Analysis & Synthesis report for top
Wed Apr 10 04:14:37 2024
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. Registers Removed During Synthesis
 12. Removed Registers Triggering Further Register Optimizations
 13. General Register Statistics
 14. Inverted Register Statistics
 15. Registers Packed Into Inferred Megafunctions
 16. Multiplexer Restructuring Statistics (Restructuring Performed)
 17. Source assignments for ram:ram_debug|altsyncram:altsyncram_component|altsyncram_i7q1:auto_generated|altsyncram_iph2:altsyncram1
 18. Source assignments for ramvectorial:data_mem|altsyncram:altsyncram_component|altsyncram_19t2:auto_generated
 19. Source assignments for processor:m_processor|datapath:dp|RegV:rfv|altsyncram:vrf_rtl_0|altsyncram_hok1:auto_generated
 20. Source assignments for processor:m_processor|datapath:dp|RegV:rfv|altsyncram:vrf_rtl_1|altsyncram_a9j1:auto_generated
 21. Parameter Settings for User Entity Instance: mux2:branchmux
 22. Parameter Settings for User Entity Instance: processor:m_processor|controller:c|floprc:flushedregsE
 23. Parameter Settings for User Entity Instance: processor:m_processor|controller:c|flopr:regsE
 24. Parameter Settings for User Entity Instance: processor:m_processor|controller:c|flopr:condregE
 25. Parameter Settings for User Entity Instance: processor:m_processor|controller:c|flopr:flagsreg
 26. Parameter Settings for User Entity Instance: processor:m_processor|controller:c|flopr:regsM
 27. Parameter Settings for User Entity Instance: processor:m_processor|controller:c|flopr:regsW
 28. Parameter Settings for User Entity Instance: processor:m_processor|controllerV:cv|floprc:flushedregsE
 29. Parameter Settings for User Entity Instance: processor:m_processor|controllerV:cv|flopr:regsE
 30. Parameter Settings for User Entity Instance: processor:m_processor|controllerV:cv|flopr:condregE
 31. Parameter Settings for User Entity Instance: processor:m_processor|controllerV:cv|flopr:flagsreg
 32. Parameter Settings for User Entity Instance: processor:m_processor|controllerV:cv|flopr:regsM
 33. Parameter Settings for User Entity Instance: processor:m_processor|controllerV:cv|flopr:regsW
 34. Parameter Settings for User Entity Instance: processor:m_processor|datapath:dp|mux2:pcnextmux
 35. Parameter Settings for User Entity Instance: processor:m_processor|datapath:dp|mux2:branchmux
 36. Parameter Settings for User Entity Instance: processor:m_processor|datapath:dp|flopenr:pcreg
 37. Parameter Settings for User Entity Instance: processor:m_processor|datapath:dp|adder:pcadd
 38. Parameter Settings for User Entity Instance: processor:m_processor|datapath:dp|flopenrc:instrreg
 39. Parameter Settings for User Entity Instance: processor:m_processor|datapath:dp|flopenrc:instrregV
 40. Parameter Settings for User Entity Instance: processor:m_processor|datapath:dp|mux2:ra1_mux
 41. Parameter Settings for User Entity Instance: processor:m_processor|datapath:dp|mux2:ra2_mux
 42. Parameter Settings for User Entity Instance: processor:m_processor|datapath:dp|mux2:ra1_muxV
 43. Parameter Settings for User Entity Instance: processor:m_processor|datapath:dp|mux2:ra2_muxV
 44. Parameter Settings for User Entity Instance: processor:m_processor|datapath:dp|RegV:rfv
 45. Parameter Settings for User Entity Instance: processor:m_processor|datapath:dp|flopr:rd1d_e
 46. Parameter Settings for User Entity Instance: processor:m_processor|datapath:dp|flopr:rd2d_e
 47. Parameter Settings for User Entity Instance: processor:m_processor|datapath:dp|flopr:Inm_reg
 48. Parameter Settings for User Entity Instance: processor:m_processor|datapath:dp|flopr:ra1d_e
 49. Parameter Settings for User Entity Instance: processor:m_processor|datapath:dp|flopr:ra2d_e
 50. Parameter Settings for User Entity Instance: processor:m_processor|datapath:dp|flopr:wa3d_e
 51. Parameter Settings for User Entity Instance: processor:m_processor|datapath:dp|mux3:byp1mux
 52. Parameter Settings for User Entity Instance: processor:m_processor|datapath:dp|mux3:byp2mux
 53. Parameter Settings for User Entity Instance: processor:m_processor|datapath:dp|mux2:srcbmux
 54. Parameter Settings for User Entity Instance: processor:m_processor|datapath:dp|flopr:wa3d_eV
 55. Parameter Settings for User Entity Instance: processor:m_processor|datapath:dp|flopr:rd1d_eV
 56. Parameter Settings for User Entity Instance: processor:m_processor|datapath:dp|flopr:rd2d_eV
 57. Parameter Settings for User Entity Instance: processor:m_processor|datapath:dp|flopr:ra1d_eV
 58. Parameter Settings for User Entity Instance: processor:m_processor|datapath:dp|flopr:ra2d_eV
 59. Parameter Settings for User Entity Instance: processor:m_processor|datapath:dp|mux3:byp1muxV
 60. Parameter Settings for User Entity Instance: processor:m_processor|datapath:dp|mux3:byp2muxV
 61. Parameter Settings for User Entity Instance: processor:m_processor|datapath:dp|alu_vect_2:aluv
 62. Parameter Settings for User Entity Instance: processor:m_processor|datapath:dp|flopr:AluResult_reg
 63. Parameter Settings for User Entity Instance: processor:m_processor|datapath:dp|flopr:WriteDataE_M
 64. Parameter Settings for User Entity Instance: processor:m_processor|datapath:dp|flopr:wa3e_m
 65. Parameter Settings for User Entity Instance: processor:m_processor|datapath:dp|flopr:AluResult_regV
 66. Parameter Settings for User Entity Instance: processor:m_processor|datapath:dp|flopr:wa3e_mV
 67. Parameter Settings for User Entity Instance: processor:m_processor|datapath:dp|flopr:AluOutM_W
 68. Parameter Settings for User Entity Instance: processor:m_processor|datapath:dp|flopr:ReadDataM_W
 69. Parameter Settings for User Entity Instance: processor:m_processor|datapath:dp|flopr:wa3m_w
 70. Parameter Settings for User Entity Instance: processor:m_processor|datapath:dp|mux2:Result_mux
 71. Parameter Settings for User Entity Instance: processor:m_processor|datapath:dp|flopr:AluOutM_WV
 72. Parameter Settings for User Entity Instance: processor:m_processor|datapath:dp|flopr:ReadDataM_WV
 73. Parameter Settings for User Entity Instance: processor:m_processor|datapath:dp|flopr:wa3m_wV
 74. Parameter Settings for User Entity Instance: processor:m_processor|datapath:dp|mux2:Result_muxV
 75. Parameter Settings for User Entity Instance: processor:m_processor|datapath:dp|eqcmp:m0
 76. Parameter Settings for User Entity Instance: processor:m_processor|datapath:dp|eqcmp:m1
 77. Parameter Settings for User Entity Instance: processor:m_processor|datapath:dp|eqcmp:m2
 78. Parameter Settings for User Entity Instance: processor:m_processor|datapath:dp|eqcmp:m3
 79. Parameter Settings for User Entity Instance: processor:m_processor|datapath:dp|eqcmp:m4a
 80. Parameter Settings for User Entity Instance: processor:m_processor|datapath:dp|eqcmp:m4b
 81. Parameter Settings for User Entity Instance: processor:m_processor|datapath:dp|eqcmp:m0V
 82. Parameter Settings for User Entity Instance: processor:m_processor|datapath:dp|eqcmp:m1V
 83. Parameter Settings for User Entity Instance: processor:m_processor|datapath:dp|eqcmp:m2V
 84. Parameter Settings for User Entity Instance: processor:m_processor|datapath:dp|eqcmp:m3V
 85. Parameter Settings for User Entity Instance: processor:m_processor|datapath:dp|eqcmp:m4aV
 86. Parameter Settings for User Entity Instance: processor:m_processor|datapath:dp|eqcmp:m4bV
 87. Parameter Settings for User Entity Instance: ram:ram_debug|altsyncram:altsyncram_component
 88. Parameter Settings for User Entity Instance: ramvectorial:data_mem|altsyncram:altsyncram_component
 89. Parameter Settings for Inferred Entity Instance: processor:m_processor|datapath:dp|RegV:rfv|altsyncram:vrf_rtl_0
 90. Parameter Settings for Inferred Entity Instance: processor:m_processor|datapath:dp|RegV:rfv|altsyncram:vrf_rtl_1
 91. altsyncram Parameter Settings by Entity Instance
 92. Port Connectivity Checks: "ramvectorial:data_mem"
 93. Port Connectivity Checks: "ram:ram_debug"
 94. Port Connectivity Checks: "processor:m_processor|datapath:dp|flopr:WriteDataE_M"
 95. Port Connectivity Checks: "processor:m_processor|datapath:dp|mux2:ra1_muxV"
 96. Port Connectivity Checks: "processor:m_processor|datapath:dp|mux2:ra1_mux"
 97. Port Connectivity Checks: "processor:m_processor|datapath:dp|flopenrc:instrregV"
 98. Port Connectivity Checks: "processor:m_processor|datapath:dp|adder:pcadd"
 99. Port Connectivity Checks: "processor:m_processor|datapath:dp"
100. Port Connectivity Checks: "processor:m_processor|controllerV:cv|flopr:regsM"
101. Port Connectivity Checks: "processor:m_processor|controllerV:cv|floprc:flushedregsE"
102. Port Connectivity Checks: "processor:m_processor|controllerV:cv"
103. Port Connectivity Checks: "processor:m_processor|controller:c|flopr:regsM"
104. Port Connectivity Checks: "processor:m_processor"
105. Port Connectivity Checks: "mux2:branchmux"
106. In-System Memory Content Editor Settings
107. Post-Synthesis Netlist Statistics for Top Partition
108. Elapsed Time Per Partition
109. Analysis & Synthesis Messages
110. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Wed Apr 10 04:14:37 2024       ;
; Quartus Prime Version           ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                   ; top                                         ;
; Top-level Entity Name           ; top                                         ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 3627                                        ;
; Total pins                      ; 15                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 2,097,152                                   ;
; Total DSP Blocks                ; 34                                          ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; top                ; top                ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 12          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.1%      ;
;     Processor 4            ;   0.1%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
;     Processor 7            ;   0.0%      ;
;     Processor 8            ;   0.0%      ;
;     Processors 9-12        ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                              ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                    ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------------------+-------------+
; arr2bits.sv                                                        ; yes             ; User SystemVerilog HDL File                  ; C:/Users/XT/Desktop/AudioSIMD-FIR/Procesador/arr2bits.sv                                                        ;             ;
; controllerV.sv                                                     ; yes             ; User SystemVerilog HDL File                  ; C:/Users/XT/Desktop/AudioSIMD-FIR/Procesador/controllerV.sv                                                     ;             ;
; RegV.sv                                                            ; yes             ; User SystemVerilog HDL File                  ; C:/Users/XT/Desktop/AudioSIMD-FIR/Procesador/RegV.sv                                                            ;             ;
; audio_hex_data.mif                                                 ; yes             ; User Memory Initialization File              ; C:/Users/XT/Desktop/AudioSIMD-FIR/Procesador/audio_hex_data.mif                                                 ;             ;
; adder.sv                                                           ; yes             ; User SystemVerilog HDL File                  ; C:/Users/XT/Desktop/AudioSIMD-FIR/Procesador/adder.sv                                                           ;             ;
; top.sv                                                             ; yes             ; User SystemVerilog HDL File                  ; C:/Users/XT/Desktop/AudioSIMD-FIR/Procesador/top.sv                                                             ;             ;
; imem.sv                                                            ; yes             ; User SystemVerilog HDL File                  ; C:/Users/XT/Desktop/AudioSIMD-FIR/Procesador/imem.sv                                                            ;             ;
; processor.sv                                                       ; yes             ; User SystemVerilog HDL File                  ; C:/Users/XT/Desktop/AudioSIMD-FIR/Procesador/processor.sv                                                       ;             ;
; controller.sv                                                      ; yes             ; User SystemVerilog HDL File                  ; C:/Users/XT/Desktop/AudioSIMD-FIR/Procesador/controller.sv                                                      ;             ;
; conditional.sv                                                     ; yes             ; User SystemVerilog HDL File                  ; C:/Users/XT/Desktop/AudioSIMD-FIR/Procesador/conditional.sv                                                     ;             ;
; datapath.sv                                                        ; yes             ; User SystemVerilog HDL File                  ; C:/Users/XT/Desktop/AudioSIMD-FIR/Procesador/datapath.sv                                                        ;             ;
; hazard.sv                                                          ; yes             ; User SystemVerilog HDL File                  ; C:/Users/XT/Desktop/AudioSIMD-FIR/Procesador/hazard.sv                                                          ;             ;
; regfile.sv                                                         ; yes             ; User SystemVerilog HDL File                  ; C:/Users/XT/Desktop/AudioSIMD-FIR/Procesador/regfile.sv                                                         ;             ;
; extend.sv                                                          ; yes             ; User SystemVerilog HDL File                  ; C:/Users/XT/Desktop/AudioSIMD-FIR/Procesador/extend.sv                                                          ;             ;
; alu.sv                                                             ; yes             ; User SystemVerilog HDL File                  ; C:/Users/XT/Desktop/AudioSIMD-FIR/Procesador/alu.sv                                                             ;             ;
; flopenr.sv                                                         ; yes             ; User SystemVerilog HDL File                  ; C:/Users/XT/Desktop/AudioSIMD-FIR/Procesador/flopenr.sv                                                         ;             ;
; flopr.sv                                                           ; yes             ; User SystemVerilog HDL File                  ; C:/Users/XT/Desktop/AudioSIMD-FIR/Procesador/flopr.sv                                                           ;             ;
; flopenrc.sv                                                        ; yes             ; User SystemVerilog HDL File                  ; C:/Users/XT/Desktop/AudioSIMD-FIR/Procesador/flopenrc.sv                                                        ;             ;
; floprc.sv                                                          ; yes             ; User SystemVerilog HDL File                  ; C:/Users/XT/Desktop/AudioSIMD-FIR/Procesador/floprc.sv                                                          ;             ;
; mux2.sv                                                            ; yes             ; User SystemVerilog HDL File                  ; C:/Users/XT/Desktop/AudioSIMD-FIR/Procesador/mux2.sv                                                            ;             ;
; mux3.sv                                                            ; yes             ; User SystemVerilog HDL File                  ; C:/Users/XT/Desktop/AudioSIMD-FIR/Procesador/mux3.sv                                                            ;             ;
; eqcmp.sv                                                           ; yes             ; User SystemVerilog HDL File                  ; C:/Users/XT/Desktop/AudioSIMD-FIR/Procesador/eqcmp.sv                                                           ;             ;
; ram.v                                                              ; yes             ; User Wizard-Generated File                   ; C:/Users/XT/Desktop/AudioSIMD-FIR/Procesador/ram.v                                                              ;             ;
; instructions.dat                                                   ; yes             ; User Unspecified File                        ; C:/Users/XT/Desktop/AudioSIMD-FIR/Procesador/instructions.dat                                                   ;             ;
; ramvectorial.v                                                     ; yes             ; User Wizard-Generated File                   ; C:/Users/XT/Desktop/AudioSIMD-FIR/Procesador/ramvectorial.v                                                     ;             ;
; alu_vect_2.sv                                                      ; yes             ; User SystemVerilog HDL File                  ; C:/Users/XT/Desktop/AudioSIMD-FIR/Procesador/alu_vect_2.sv                                                      ;             ;
; hazardV.sv                                                         ; yes             ; User SystemVerilog HDL File                  ; C:/Users/XT/Desktop/AudioSIMD-FIR/Procesador/hazardV.sv                                                         ;             ;
; bits2arr.sv                                                        ; yes             ; User SystemVerilog HDL File                  ; C:/Users/XT/Desktop/AudioSIMD-FIR/Procesador/bits2arr.sv                                                        ;             ;
; arr2bits4mem.sv                                                    ; yes             ; User SystemVerilog HDL File                  ; C:/Users/XT/Desktop/AudioSIMD-FIR/Procesador/arr2bits4mem.sv                                                    ;             ;
; bits2arr4mem.sv                                                    ; yes             ; User SystemVerilog HDL File                  ; C:/Users/XT/Desktop/AudioSIMD-FIR/Procesador/bits2arr4mem.sv                                                    ;             ;
; instvecorscalar.sv                                                 ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Users/XT/Desktop/AudioSIMD-FIR/Procesador/instvecorscalar.sv                                                 ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf                                           ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                    ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc                                              ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc                                           ;             ;
; aglobal181.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc                                           ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc                                            ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.inc                                               ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.inc                                               ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.inc                                             ;             ;
; db/altsyncram_i7q1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/XT/Desktop/AudioSIMD-FIR/Procesador/db/altsyncram_i7q1.tdf                                             ;             ;
; db/altsyncram_iph2.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/XT/Desktop/AudioSIMD-FIR/Procesador/db/altsyncram_iph2.tdf                                             ;             ;
; db/decode_uma.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/XT/Desktop/AudioSIMD-FIR/Procesador/db/decode_uma.tdf                                                  ;             ;
; db/decode_n2a.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/XT/Desktop/AudioSIMD-FIR/Procesador/db/decode_n2a.tdf                                                  ;             ;
; db/mux_ehb.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/Users/XT/Desktop/AudioSIMD-FIR/Procesador/db/mux_ehb.tdf                                                     ;             ;
; sld_mod_ram_rom.vhd                                                ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd                                      ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                            ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                        ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                           ;             ;
; db/altsyncram_19t2.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/XT/Desktop/AudioSIMD-FIR/Procesador/db/altsyncram_19t2.tdf                                             ;             ;
; db/mux_hkb.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/Users/XT/Desktop/AudioSIMD-FIR/Procesador/db/mux_hkb.tdf                                                     ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd                                              ; altera_sld  ;
; db/ip/sld62e5bc0b/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/XT/Desktop/AudioSIMD-FIR/Procesador/db/ip/sld62e5bc0b/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sld62e5bc0b/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/XT/Desktop/AudioSIMD-FIR/Procesador/db/ip/sld62e5bc0b/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sld62e5bc0b/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Users/XT/Desktop/AudioSIMD-FIR/Procesador/db/ip/sld62e5bc0b/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sld62e5bc0b/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/XT/Desktop/AudioSIMD-FIR/Procesador/db/ip/sld62e5bc0b/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sld62e5bc0b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; C:/Users/XT/Desktop/AudioSIMD-FIR/Procesador/db/ip/sld62e5bc0b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sld62e5bc0b/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/XT/Desktop/AudioSIMD-FIR/Procesador/db/ip/sld62e5bc0b/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                         ;             ;
; db/altsyncram_hok1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/XT/Desktop/AudioSIMD-FIR/Procesador/db/altsyncram_hok1.tdf                                             ;             ;
; db/altsyncram_a9j1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/XT/Desktop/AudioSIMD-FIR/Procesador/db/altsyncram_a9j1.tdf                                             ;             ;
; db/altsyncram_uui1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/XT/Desktop/AudioSIMD-FIR/Procesador/db/altsyncram_uui1.tdf                                             ;             ;
; db/altsyncram_g9j1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/XT/Desktop/AudioSIMD-FIR/Procesador/db/altsyncram_g9j1.tdf                                             ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------------------+-------------+


+-------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                       ;
+---------------------------------------------+---------------------+
; Resource                                    ; Usage               ;
+---------------------------------------------+---------------------+
; Estimate of Logic utilization (ALMs needed) ; 6466                ;
;                                             ;                     ;
; Combinational ALUT usage for logic          ; 7864                ;
;     -- 7 input functions                    ; 18                  ;
;     -- 6 input functions                    ; 4323                ;
;     -- 5 input functions                    ; 1433                ;
;     -- 4 input functions                    ; 526                 ;
;     -- <=3 input functions                  ; 1564                ;
;                                             ;                     ;
; Dedicated logic registers                   ; 3627                ;
;                                             ;                     ;
; I/O pins                                    ; 15                  ;
; Total MLAB memory bits                      ; 0                   ;
; Total block memory bits                     ; 2097152             ;
;                                             ;                     ;
; Total DSP Blocks                            ; 34                  ;
;                                             ;                     ;
; Maximum fan-out node                        ; mux2:branchmux|y[0] ;
; Maximum fan-out                             ; 4506                ;
; Total fan-out                               ; 75073               ;
; Average fan-out                             ; 5.84                ;
+---------------------------------------------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                             ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |top                                                                                                                                    ; 7864 (1)            ; 3627 (0)                  ; 2097152           ; 34         ; 15   ; 0            ; |top                                                                                                                                                                                                                                                                                                                                            ; top                               ; work         ;
;    |imem:instructions_mem|                                                                                                              ; 136 (136)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|imem:instructions_mem                                                                                                                                                                                                                                                                                                                      ; imem                              ; work         ;
;    |mux2:branchmux|                                                                                                                     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|mux2:branchmux                                                                                                                                                                                                                                                                                                                             ; mux2                              ; work         ;
;    |processor:m_processor|                                                                                                              ; 6761 (0)            ; 3482 (0)                  ; 16384             ; 34         ; 0    ; 0            ; |top|processor:m_processor                                                                                                                                                                                                                                                                                                                      ; processor                         ; work         ;
;       |controller:c|                                                                                                                    ; 25 (11)             ; 24 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |top|processor:m_processor|controller:c                                                                                                                                                                                                                                                                                                         ; controller                        ; work         ;
;          |conditional:Cond|                                                                                                             ; 6 (6)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|processor:m_processor|controller:c|conditional:Cond                                                                                                                                                                                                                                                                                        ; conditional                       ; work         ;
;          |flopr:condregE|                                                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |top|processor:m_processor|controller:c|flopr:condregE                                                                                                                                                                                                                                                                                          ; flopr                             ; work         ;
;          |flopr:flagsreg|                                                                                                               ; 0 (0)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |top|processor:m_processor|controller:c|flopr:flagsreg                                                                                                                                                                                                                                                                                          ; flopr                             ; work         ;
;          |flopr:regsE|                                                                                                                  ; 0 (0)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |top|processor:m_processor|controller:c|flopr:regsE                                                                                                                                                                                                                                                                                             ; flopr                             ; work         ;
;          |flopr:regsM|                                                                                                                  ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |top|processor:m_processor|controller:c|flopr:regsM                                                                                                                                                                                                                                                                                             ; flopr                             ; work         ;
;          |flopr:regsW|                                                                                                                  ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |top|processor:m_processor|controller:c|flopr:regsW                                                                                                                                                                                                                                                                                             ; flopr                             ; work         ;
;          |floprc:flushedregsE|                                                                                                          ; 8 (8)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |top|processor:m_processor|controller:c|floprc:flushedregsE                                                                                                                                                                                                                                                                                     ; floprc                            ; work         ;
;       |controllerV:cv|                                                                                                                  ; 7 (4)               ; 11 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |top|processor:m_processor|controllerV:cv                                                                                                                                                                                                                                                                                                       ; controllerV                       ; work         ;
;          |flopr:regsE|                                                                                                                  ; 0 (0)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |top|processor:m_processor|controllerV:cv|flopr:regsE                                                                                                                                                                                                                                                                                           ; flopr                             ; work         ;
;          |flopr:regsM|                                                                                                                  ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|processor:m_processor|controllerV:cv|flopr:regsM                                                                                                                                                                                                                                                                                           ; flopr                             ; work         ;
;          |flopr:regsW|                                                                                                                  ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|processor:m_processor|controllerV:cv|flopr:regsW                                                                                                                                                                                                                                                                                           ; flopr                             ; work         ;
;          |floprc:flushedregsE|                                                                                                          ; 3 (3)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |top|processor:m_processor|controllerV:cv|floprc:flushedregsE                                                                                                                                                                                                                                                                                   ; floprc                            ; work         ;
;       |datapath:dp|                                                                                                                     ; 6684 (4)            ; 3447 (0)                  ; 16384             ; 34         ; 0    ; 0            ; |top|processor:m_processor|datapath:dp                                                                                                                                                                                                                                                                                                          ; datapath                          ; work         ;
;          |RegV:rfv|                                                                                                                     ; 1 (1)               ; 514 (514)                 ; 16384             ; 0          ; 0    ; 0            ; |top|processor:m_processor|datapath:dp|RegV:rfv                                                                                                                                                                                                                                                                                                 ; RegV                              ; work         ;
;             |altsyncram:vrf_rtl_0|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |top|processor:m_processor|datapath:dp|RegV:rfv|altsyncram:vrf_rtl_0                                                                                                                                                                                                                                                                            ; altsyncram                        ; work         ;
;                |altsyncram_hok1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |top|processor:m_processor|datapath:dp|RegV:rfv|altsyncram:vrf_rtl_0|altsyncram_hok1:auto_generated                                                                                                                                                                                                                                             ; altsyncram_hok1                   ; work         ;
;             |altsyncram:vrf_rtl_1|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |top|processor:m_processor|datapath:dp|RegV:rfv|altsyncram:vrf_rtl_1                                                                                                                                                                                                                                                                            ; altsyncram                        ; work         ;
;                |altsyncram_a9j1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |top|processor:m_processor|datapath:dp|RegV:rfv|altsyncram:vrf_rtl_1|altsyncram_a9j1:auto_generated                                                                                                                                                                                                                                             ; altsyncram_a9j1                   ; work         ;
;          |adder:pcadd|                                                                                                                  ; 30 (30)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|processor:m_processor|datapath:dp|adder:pcadd                                                                                                                                                                                                                                                                                              ; adder                             ; work         ;
;          |alu:alu|                                                                                                                      ; 406 (406)           ; 0 (0)                     ; 0                 ; 2          ; 0    ; 0            ; |top|processor:m_processor|datapath:dp|alu:alu                                                                                                                                                                                                                                                                                                  ; alu                               ; work         ;
;          |alu_vect_2:aluv|                                                                                                              ; 3056 (3056)         ; 0 (0)                     ; 0                 ; 32         ; 0    ; 0            ; |top|processor:m_processor|datapath:dp|alu_vect_2:aluv                                                                                                                                                                                                                                                                                          ; alu_vect_2                        ; work         ;
;          |eqcmp:m4a|                                                                                                                    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|processor:m_processor|datapath:dp|eqcmp:m4a                                                                                                                                                                                                                                                                                                ; eqcmp                             ; work         ;
;          |eqcmp:m4b|                                                                                                                    ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|processor:m_processor|datapath:dp|eqcmp:m4b                                                                                                                                                                                                                                                                                                ; eqcmp                             ; work         ;
;          |extend:ext|                                                                                                                   ; 9 (9)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|processor:m_processor|datapath:dp|extend:ext                                                                                                                                                                                                                                                                                               ; extend                            ; work         ;
;          |flopenr:pcreg|                                                                                                                ; 2 (2)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |top|processor:m_processor|datapath:dp|flopenr:pcreg                                                                                                                                                                                                                                                                                            ; flopenr                           ; work         ;
;          |flopenrc:instrregV|                                                                                                           ; 0 (0)               ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |top|processor:m_processor|datapath:dp|flopenrc:instrregV                                                                                                                                                                                                                                                                                       ; flopenrc                          ; work         ;
;          |flopenrc:instrreg|                                                                                                            ; 13 (13)             ; 29 (29)                   ; 0                 ; 0          ; 0    ; 0            ; |top|processor:m_processor|datapath:dp|flopenrc:instrreg                                                                                                                                                                                                                                                                                        ; flopenrc                          ; work         ;
;          |flopr:AluOutM_WV|                                                                                                             ; 0 (0)               ; 512 (512)                 ; 0                 ; 0          ; 0    ; 0            ; |top|processor:m_processor|datapath:dp|flopr:AluOutM_WV                                                                                                                                                                                                                                                                                         ; flopr                             ; work         ;
;          |flopr:AluOutM_W|                                                                                                              ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |top|processor:m_processor|datapath:dp|flopr:AluOutM_W                                                                                                                                                                                                                                                                                          ; flopr                             ; work         ;
;          |flopr:AluResult_regV|                                                                                                         ; 162 (162)           ; 512 (512)                 ; 0                 ; 0          ; 0    ; 0            ; |top|processor:m_processor|datapath:dp|flopr:AluResult_regV                                                                                                                                                                                                                                                                                     ; flopr                             ; work         ;
;          |flopr:AluResult_reg|                                                                                                          ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |top|processor:m_processor|datapath:dp|flopr:AluResult_reg                                                                                                                                                                                                                                                                                      ; flopr                             ; work         ;
;          |flopr:Inm_reg|                                                                                                                ; 0 (0)               ; 22 (22)                   ; 0                 ; 0          ; 0    ; 0            ; |top|processor:m_processor|datapath:dp|flopr:Inm_reg                                                                                                                                                                                                                                                                                            ; flopr                             ; work         ;
;          |flopr:ReadDataM_WV|                                                                                                           ; 0 (0)               ; 128 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |top|processor:m_processor|datapath:dp|flopr:ReadDataM_WV                                                                                                                                                                                                                                                                                       ; flopr                             ; work         ;
;          |flopr:ReadDataM_W|                                                                                                            ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |top|processor:m_processor|datapath:dp|flopr:ReadDataM_W                                                                                                                                                                                                                                                                                        ; flopr                             ; work         ;
;          |flopr:ra1d_eV|                                                                                                                ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |top|processor:m_processor|datapath:dp|flopr:ra1d_eV                                                                                                                                                                                                                                                                                            ; flopr                             ; work         ;
;          |flopr:ra1d_e|                                                                                                                 ; 0 (0)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |top|processor:m_processor|datapath:dp|flopr:ra1d_e                                                                                                                                                                                                                                                                                             ; flopr                             ; work         ;
;          |flopr:ra2d_eV|                                                                                                                ; 0 (0)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |top|processor:m_processor|datapath:dp|flopr:ra2d_eV                                                                                                                                                                                                                                                                                            ; flopr                             ; work         ;
;          |flopr:ra2d_e|                                                                                                                 ; 0 (0)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |top|processor:m_processor|datapath:dp|flopr:ra2d_e                                                                                                                                                                                                                                                                                             ; flopr                             ; work         ;
;          |flopr:rd1d_eV|                                                                                                                ; 0 (0)               ; 512 (512)                 ; 0                 ; 0          ; 0    ; 0            ; |top|processor:m_processor|datapath:dp|flopr:rd1d_eV                                                                                                                                                                                                                                                                                            ; flopr                             ; work         ;
;          |flopr:rd1d_e|                                                                                                                 ; 3 (3)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |top|processor:m_processor|datapath:dp|flopr:rd1d_e                                                                                                                                                                                                                                                                                             ; flopr                             ; work         ;
;          |flopr:rd2d_e|                                                                                                                 ; 3 (3)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |top|processor:m_processor|datapath:dp|flopr:rd2d_e                                                                                                                                                                                                                                                                                             ; flopr                             ; work         ;
;          |flopr:wa3d_eV|                                                                                                                ; 0 (0)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |top|processor:m_processor|datapath:dp|flopr:wa3d_eV                                                                                                                                                                                                                                                                                            ; flopr                             ; work         ;
;          |flopr:wa3d_e|                                                                                                                 ; 0 (0)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |top|processor:m_processor|datapath:dp|flopr:wa3d_e                                                                                                                                                                                                                                                                                             ; flopr                             ; work         ;
;          |flopr:wa3e_mV|                                                                                                                ; 0 (0)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |top|processor:m_processor|datapath:dp|flopr:wa3e_mV                                                                                                                                                                                                                                                                                            ; flopr                             ; work         ;
;          |flopr:wa3e_m|                                                                                                                 ; 0 (0)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |top|processor:m_processor|datapath:dp|flopr:wa3e_m                                                                                                                                                                                                                                                                                             ; flopr                             ; work         ;
;          |flopr:wa3m_wV|                                                                                                                ; 0 (0)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |top|processor:m_processor|datapath:dp|flopr:wa3m_wV                                                                                                                                                                                                                                                                                            ; flopr                             ; work         ;
;          |flopr:wa3m_w|                                                                                                                 ; 0 (0)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |top|processor:m_processor|datapath:dp|flopr:wa3m_w                                                                                                                                                                                                                                                                                             ; flopr                             ; work         ;
;          |mux2:Result_muxV|                                                                                                             ; 512 (512)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|processor:m_processor|datapath:dp|mux2:Result_muxV                                                                                                                                                                                                                                                                                         ; mux2                              ; work         ;
;          |mux2:Result_mux|                                                                                                              ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|processor:m_processor|datapath:dp|mux2:Result_mux                                                                                                                                                                                                                                                                                          ; mux2                              ; work         ;
;          |mux2:branchmux|                                                                                                               ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|processor:m_processor|datapath:dp|mux2:branchmux                                                                                                                                                                                                                                                                                           ; mux2                              ; work         ;
;          |mux2:ra1_mux|                                                                                                                 ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|processor:m_processor|datapath:dp|mux2:ra1_mux                                                                                                                                                                                                                                                                                             ; mux2                              ; work         ;
;          |mux2:ra2_muxV|                                                                                                                ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|processor:m_processor|datapath:dp|mux2:ra2_muxV                                                                                                                                                                                                                                                                                            ; mux2                              ; work         ;
;          |mux2:ra2_mux|                                                                                                                 ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|processor:m_processor|datapath:dp|mux2:ra2_mux                                                                                                                                                                                                                                                                                             ; mux2                              ; work         ;
;          |mux2:srcbmux|                                                                                                                 ; 34 (34)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|processor:m_processor|datapath:dp|mux2:srcbmux                                                                                                                                                                                                                                                                                             ; mux2                              ; work         ;
;          |mux3:byp1muxV|                                                                                                                ; 512 (512)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|processor:m_processor|datapath:dp|mux3:byp1muxV                                                                                                                                                                                                                                                                                            ; mux3                              ; work         ;
;          |mux3:byp1mux|                                                                                                                 ; 57 (57)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|processor:m_processor|datapath:dp|mux3:byp1mux                                                                                                                                                                                                                                                                                             ; mux3                              ; work         ;
;          |mux3:byp2muxV|                                                                                                                ; 546 (546)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|processor:m_processor|datapath:dp|mux3:byp2muxV                                                                                                                                                                                                                                                                                            ; mux3                              ; work         ;
;          |mux3:byp2mux|                                                                                                                 ; 16 (16)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|processor:m_processor|datapath:dp|mux3:byp2mux                                                                                                                                                                                                                                                                                             ; mux3                              ; work         ;
;          |regfile:rf|                                                                                                                   ; 1227 (1227)         ; 991 (991)                 ; 0                 ; 0          ; 0    ; 0            ; |top|processor:m_processor|datapath:dp|regfile:rf                                                                                                                                                                                                                                                                                               ; regfile                           ; work         ;
;       |hazard:h|                                                                                                                        ; 16 (16)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|processor:m_processor|hazard:h                                                                                                                                                                                                                                                                                                             ; hazard                            ; work         ;
;       |hazardV:hV|                                                                                                                      ; 14 (14)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|processor:m_processor|hazardV:hV                                                                                                                                                                                                                                                                                                           ; hazardV                           ; work         ;
;       |instVecOrScalar:i|                                                                                                               ; 15 (15)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|processor:m_processor|instVecOrScalar:i                                                                                                                                                                                                                                                                                                    ; instVecOrScalar                   ; work         ;
;    |ram:ram_debug|                                                                                                                      ; 154 (0)             ; 50 (0)                    ; 1040384           ; 0          ; 0    ; 0            ; |top|ram:ram_debug                                                                                                                                                                                                                                                                                                                              ; ram                               ; work         ;
;       |altsyncram:altsyncram_component|                                                                                                 ; 154 (0)             ; 50 (0)                    ; 1040384           ; 0          ; 0    ; 0            ; |top|ram:ram_debug|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                              ; altsyncram                        ; work         ;
;          |altsyncram_i7q1:auto_generated|                                                                                               ; 154 (0)             ; 50 (0)                    ; 1040384           ; 0          ; 0    ; 0            ; |top|ram:ram_debug|altsyncram:altsyncram_component|altsyncram_i7q1:auto_generated                                                                                                                                                                                                                                                               ; altsyncram_i7q1                   ; work         ;
;             |altsyncram_iph2:altsyncram1|                                                                                               ; 66 (0)              ; 4 (4)                     ; 1040384           ; 0          ; 0    ; 0            ; |top|ram:ram_debug|altsyncram:altsyncram_component|altsyncram_i7q1:auto_generated|altsyncram_iph2:altsyncram1                                                                                                                                                                                                                                   ; altsyncram_iph2                   ; work         ;
;                |decode_n2a:rden_decode_a|                                                                                               ; 15 (15)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|ram:ram_debug|altsyncram:altsyncram_component|altsyncram_i7q1:auto_generated|altsyncram_iph2:altsyncram1|decode_n2a:rden_decode_a                                                                                                                                                                                                          ; decode_n2a                        ; work         ;
;                |decode_n2a:rden_decode_b|                                                                                               ; 16 (16)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|ram:ram_debug|altsyncram:altsyncram_component|altsyncram_i7q1:auto_generated|altsyncram_iph2:altsyncram1|decode_n2a:rden_decode_b                                                                                                                                                                                                          ; decode_n2a                        ; work         ;
;                |decode_uma:decode4|                                                                                                     ; 18 (18)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|ram:ram_debug|altsyncram:altsyncram_component|altsyncram_i7q1:auto_generated|altsyncram_iph2:altsyncram1|decode_uma:decode4                                                                                                                                                                                                                ; decode_uma                        ; work         ;
;                |decode_uma:decode5|                                                                                                     ; 17 (17)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|ram:ram_debug|altsyncram:altsyncram_component|altsyncram_i7q1:auto_generated|altsyncram_iph2:altsyncram1|decode_uma:decode5                                                                                                                                                                                                                ; decode_uma                        ; work         ;
;             |sld_mod_ram_rom:mgl_prim2|                                                                                                 ; 88 (71)             ; 46 (37)                   ; 0                 ; 0          ; 0    ; 0            ; |top|ram:ram_debug|altsyncram:altsyncram_component|altsyncram_i7q1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                                                                     ; sld_mod_ram_rom                   ; work         ;
;                |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                                                     ; 17 (17)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |top|ram:ram_debug|altsyncram:altsyncram_component|altsyncram_i7q1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                                                                                                  ; sld_rom_sr                        ; work         ;
;    |ramvectorial:data_mem|                                                                                                              ; 711 (0)             ; 8 (0)                     ; 1040384           ; 0          ; 0    ; 0            ; |top|ramvectorial:data_mem                                                                                                                                                                                                                                                                                                                      ; ramvectorial                      ; work         ;
;       |altsyncram:altsyncram_component|                                                                                                 ; 711 (0)             ; 8 (0)                     ; 1040384           ; 0          ; 0    ; 0            ; |top|ramvectorial:data_mem|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                      ; altsyncram                        ; work         ;
;          |altsyncram_19t2:auto_generated|                                                                                               ; 711 (0)             ; 8 (8)                     ; 1040384           ; 0          ; 0    ; 0            ; |top|ramvectorial:data_mem|altsyncram:altsyncram_component|altsyncram_19t2:auto_generated                                                                                                                                                                                                                                                       ; altsyncram_19t2                   ; work         ;
;             |decode_n2a:rden_decode_b|                                                                                                  ; 15 (15)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|ramvectorial:data_mem|altsyncram:altsyncram_component|altsyncram_19t2:auto_generated|decode_n2a:rden_decode_b                                                                                                                                                                                                                              ; decode_n2a                        ; work         ;
;             |decode_uma:decode3|                                                                                                        ; 16 (16)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|ramvectorial:data_mem|altsyncram:altsyncram_component|altsyncram_19t2:auto_generated|decode_uma:decode3                                                                                                                                                                                                                                    ; decode_uma                        ; work         ;
;             |mux_ehb:mux4|                                                                                                              ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|ramvectorial:data_mem|altsyncram:altsyncram_component|altsyncram_19t2:auto_generated|mux_ehb:mux4                                                                                                                                                                                                                                          ; mux_ehb                           ; work         ;
;             |mux_hkb:mux5|                                                                                                              ; 640 (640)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|ramvectorial:data_mem|altsyncram:altsyncram_component|altsyncram_19t2:auto_generated|mux_hkb:mux5                                                                                                                                                                                                                                          ; mux_hkb                           ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 100 (1)             ; 87 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |top|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 99 (0)              ; 87 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 99 (0)              ; 87 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 99 (1)              ; 87 (5)                    ; 0                 ; 0          ; 0    ; 0            ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 98 (0)              ; 82 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 98 (66)             ; 82 (54)                   ; 0                 ; 0          ; 0    ; 0            ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 14 (14)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                         ;
+---------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+--------------------+
; Name                                                                                                                ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size    ; MIF                ;
+---------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+--------------------+
; processor:m_processor|datapath:dp|RegV:rfv|altsyncram:vrf_rtl_0|altsyncram_hok1:auto_generated|ALTSYNCRAM           ; AUTO ; Simple Dual Port ; 32           ; 512          ; 32           ; 512          ; 16384   ; None               ;
; processor:m_processor|datapath:dp|RegV:rfv|altsyncram:vrf_rtl_1|altsyncram_a9j1:auto_generated|ALTSYNCRAM           ; AUTO ; Simple Dual Port ; 32           ; 512          ; 32           ; 512          ; 16384   ; None               ;
; ram:ram_debug|altsyncram:altsyncram_component|altsyncram_i7q1:auto_generated|altsyncram_iph2:altsyncram1|ALTSYNCRAM ; AUTO ; True Dual Port   ; 130048       ; 8            ; 130048       ; 8            ; 1040384 ; audio_hex_data.mif ;
; ramvectorial:data_mem|altsyncram:altsyncram_component|altsyncram_19t2:auto_generated|ALTSYNCRAM                     ; AUTO ; True Dual Port   ; 130048       ; 8            ; 8128         ; 128          ; 1040384 ; audio_hex_data.mif ;
+---------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+--------------------+


+-------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary    ;
+-----------------------------------+-------------+
; Statistic                         ; Number Used ;
+-----------------------------------+-------------+
; Two Independent 18x18             ; 17          ;
; Sum of two 18x18                  ; 17          ;
; Total number of DSP blocks        ; 34          ;
;                                   ;             ;
; Fixed Point Unsigned Multiplier   ; 49          ;
; Fixed Point Mixed Sign Multiplier ; 2           ;
+-----------------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                      ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                          ; IP Include File ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
; Altera ; RAM: 2-PORT  ; 18.1    ; N/A          ; N/A          ; |top|ramvectorial:data_mem                                                                                                                                                                                                                                               ; ramvectorial.v  ;
; Altera ; RAM: 1-PORT  ; 18.1    ; N/A          ; N/A          ; |top|ram:ram_debug                                                                                                                                                                                                                                                       ; ram.v           ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+
; Register name                                                                                                                                                                                    ; Reason for Removal                                                    ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+
; processor:m_processor|datapath:dp|flopr:ReadDataM_WV|q[8..31,40..63,72..95,104..127,136..159,168..191,200..223,232..255,264..287,296..319,328..351,360..383,392..415,424..447,456..479,488..511] ; Stuck at GND due to stuck port data_in                                ;
; processor:m_processor|controllerV:cv|floprc:flushedregsE|q[3..5]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                ;
; processor:m_processor|controllerV:cv|flopr:condregE|q[0..3]                                                                                                                                      ; Lost fanout                                                           ;
; processor:m_processor|controllerV:cv|flopr:flagsreg|q[0..3]                                                                                                                                      ; Lost fanout                                                           ;
; processor:m_processor|datapath:dp|flopr:ReadDataM_W|q[7..30]                                                                                                                                     ; Merged with processor:m_processor|datapath:dp|flopr:ReadDataM_W|q[31] ;
; processor:m_processor|datapath:dp|flopr:Inm_reg|q[22..31]                                                                                                                                        ; Merged with processor:m_processor|datapath:dp|flopr:Inm_reg|q[21]     ;
; processor:m_processor|datapath:dp|flopenrc:instrreg|q[28]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                ;
; processor:m_processor|controller:c|flopr:condregE|q[3]                                                                                                                                           ; Stuck at GND due to stuck port data_in                                ;
; processor:m_processor|controller:c|flopr:regsE|q[3]                                                                                                                                              ; Stuck at GND due to stuck port data_in                                ;
; processor:m_processor|datapath:dp|regfile:rf|registers[0][4]                                                                                                                                     ; Stuck at GND due to stuck port clock_enable                           ;
; processor:m_processor|datapath:dp|regfile:rf|registers[30][4]                                                                                                                                    ; Stuck at GND due to stuck port clock_enable                           ;
; processor:m_processor|datapath:dp|regfile:rf|registers[0][15]                                                                                                                                    ; Stuck at GND due to stuck port clock_enable                           ;
; processor:m_processor|datapath:dp|regfile:rf|registers[30][15]                                                                                                                                   ; Stuck at GND due to stuck port clock_enable                           ;
; processor:m_processor|datapath:dp|regfile:rf|registers[0][16]                                                                                                                                    ; Stuck at GND due to stuck port clock_enable                           ;
; processor:m_processor|datapath:dp|regfile:rf|registers[30][16]                                                                                                                                   ; Stuck at GND due to stuck port clock_enable                           ;
; processor:m_processor|datapath:dp|regfile:rf|registers[0][17]                                                                                                                                    ; Stuck at GND due to stuck port clock_enable                           ;
; processor:m_processor|datapath:dp|regfile:rf|registers[30][17]                                                                                                                                   ; Stuck at GND due to stuck port clock_enable                           ;
; processor:m_processor|datapath:dp|regfile:rf|registers[0][18]                                                                                                                                    ; Stuck at GND due to stuck port clock_enable                           ;
; processor:m_processor|datapath:dp|regfile:rf|registers[30][18]                                                                                                                                   ; Stuck at GND due to stuck port clock_enable                           ;
; processor:m_processor|datapath:dp|regfile:rf|registers[0][23]                                                                                                                                    ; Stuck at GND due to stuck port clock_enable                           ;
; processor:m_processor|datapath:dp|regfile:rf|registers[30][23]                                                                                                                                   ; Stuck at GND due to stuck port clock_enable                           ;
; processor:m_processor|datapath:dp|regfile:rf|registers[0][20]                                                                                                                                    ; Stuck at GND due to stuck port clock_enable                           ;
; processor:m_processor|datapath:dp|regfile:rf|registers[30][20]                                                                                                                                   ; Stuck at GND due to stuck port clock_enable                           ;
; processor:m_processor|datapath:dp|regfile:rf|registers[0][21]                                                                                                                                    ; Stuck at GND due to stuck port clock_enable                           ;
; processor:m_processor|datapath:dp|regfile:rf|registers[30][21]                                                                                                                                   ; Stuck at GND due to stuck port clock_enable                           ;
; processor:m_processor|datapath:dp|regfile:rf|registers[0][19]                                                                                                                                    ; Stuck at GND due to stuck port clock_enable                           ;
; processor:m_processor|datapath:dp|regfile:rf|registers[30][19]                                                                                                                                   ; Stuck at GND due to stuck port clock_enable                           ;
; processor:m_processor|datapath:dp|regfile:rf|registers[0][24]                                                                                                                                    ; Stuck at GND due to stuck port clock_enable                           ;
; processor:m_processor|datapath:dp|regfile:rf|registers[30][24]                                                                                                                                   ; Stuck at GND due to stuck port clock_enable                           ;
; processor:m_processor|datapath:dp|regfile:rf|registers[0][25]                                                                                                                                    ; Stuck at GND due to stuck port clock_enable                           ;
; processor:m_processor|datapath:dp|regfile:rf|registers[30][25]                                                                                                                                   ; Stuck at GND due to stuck port clock_enable                           ;
; processor:m_processor|datapath:dp|regfile:rf|registers[0][26]                                                                                                                                    ; Stuck at GND due to stuck port clock_enable                           ;
; processor:m_processor|datapath:dp|regfile:rf|registers[30][26]                                                                                                                                   ; Stuck at GND due to stuck port clock_enable                           ;
; processor:m_processor|datapath:dp|regfile:rf|registers[0][27]                                                                                                                                    ; Stuck at GND due to stuck port clock_enable                           ;
; processor:m_processor|datapath:dp|regfile:rf|registers[30][27]                                                                                                                                   ; Stuck at GND due to stuck port clock_enable                           ;
; processor:m_processor|datapath:dp|regfile:rf|registers[0][30]                                                                                                                                    ; Stuck at GND due to stuck port clock_enable                           ;
; processor:m_processor|datapath:dp|regfile:rf|registers[30][30]                                                                                                                                   ; Stuck at GND due to stuck port clock_enable                           ;
; processor:m_processor|datapath:dp|regfile:rf|registers[0][22]                                                                                                                                    ; Stuck at GND due to stuck port clock_enable                           ;
; processor:m_processor|datapath:dp|regfile:rf|registers[30][22]                                                                                                                                   ; Stuck at GND due to stuck port clock_enable                           ;
; processor:m_processor|datapath:dp|regfile:rf|registers[0][28]                                                                                                                                    ; Stuck at GND due to stuck port clock_enable                           ;
; processor:m_processor|datapath:dp|regfile:rf|registers[30][28]                                                                                                                                   ; Stuck at GND due to stuck port clock_enable                           ;
; processor:m_processor|datapath:dp|regfile:rf|registers[0][29]                                                                                                                                    ; Stuck at GND due to stuck port clock_enable                           ;
; processor:m_processor|datapath:dp|regfile:rf|registers[30][29]                                                                                                                                   ; Stuck at GND due to stuck port clock_enable                           ;
; processor:m_processor|datapath:dp|regfile:rf|registers[0][31]                                                                                                                                    ; Stuck at GND due to stuck port clock_enable                           ;
; processor:m_processor|datapath:dp|regfile:rf|registers[30][31]                                                                                                                                   ; Stuck at GND due to stuck port clock_enable                           ;
; processor:m_processor|datapath:dp|regfile:rf|registers[0][8]                                                                                                                                     ; Stuck at GND due to stuck port clock_enable                           ;
; processor:m_processor|datapath:dp|regfile:rf|registers[30][8]                                                                                                                                    ; Stuck at GND due to stuck port clock_enable                           ;
; processor:m_processor|datapath:dp|regfile:rf|registers[0][9]                                                                                                                                     ; Stuck at GND due to stuck port clock_enable                           ;
; processor:m_processor|datapath:dp|regfile:rf|registers[30][9]                                                                                                                                    ; Stuck at GND due to stuck port clock_enable                           ;
; processor:m_processor|datapath:dp|regfile:rf|registers[0][10]                                                                                                                                    ; Stuck at GND due to stuck port clock_enable                           ;
; processor:m_processor|datapath:dp|regfile:rf|registers[30][10]                                                                                                                                   ; Stuck at GND due to stuck port clock_enable                           ;
; processor:m_processor|datapath:dp|regfile:rf|registers[0][11]                                                                                                                                    ; Stuck at GND due to stuck port clock_enable                           ;
; processor:m_processor|datapath:dp|regfile:rf|registers[30][11]                                                                                                                                   ; Stuck at GND due to stuck port clock_enable                           ;
; processor:m_processor|datapath:dp|regfile:rf|registers[0][12]                                                                                                                                    ; Stuck at GND due to stuck port clock_enable                           ;
; processor:m_processor|datapath:dp|regfile:rf|registers[30][12]                                                                                                                                   ; Stuck at GND due to stuck port clock_enable                           ;
; processor:m_processor|datapath:dp|regfile:rf|registers[0][13]                                                                                                                                    ; Stuck at GND due to stuck port clock_enable                           ;
; processor:m_processor|datapath:dp|regfile:rf|registers[30][13]                                                                                                                                   ; Stuck at GND due to stuck port clock_enable                           ;
; processor:m_processor|datapath:dp|regfile:rf|registers[0][14]                                                                                                                                    ; Stuck at GND due to stuck port clock_enable                           ;
; processor:m_processor|datapath:dp|regfile:rf|registers[30][14]                                                                                                                                   ; Stuck at GND due to stuck port clock_enable                           ;
; processor:m_processor|datapath:dp|regfile:rf|registers[0][7]                                                                                                                                     ; Stuck at GND due to stuck port clock_enable                           ;
; processor:m_processor|datapath:dp|regfile:rf|registers[30][7]                                                                                                                                    ; Stuck at GND due to stuck port clock_enable                           ;
; processor:m_processor|datapath:dp|regfile:rf|registers[0][6]                                                                                                                                     ; Stuck at GND due to stuck port clock_enable                           ;
; processor:m_processor|datapath:dp|regfile:rf|registers[30][6]                                                                                                                                    ; Stuck at GND due to stuck port clock_enable                           ;
; processor:m_processor|datapath:dp|regfile:rf|registers[0][5]                                                                                                                                     ; Stuck at GND due to stuck port clock_enable                           ;
; processor:m_processor|datapath:dp|regfile:rf|registers[30][5]                                                                                                                                    ; Stuck at GND due to stuck port clock_enable                           ;
; processor:m_processor|datapath:dp|regfile:rf|registers[0][1]                                                                                                                                     ; Stuck at GND due to stuck port clock_enable                           ;
; processor:m_processor|datapath:dp|regfile:rf|registers[30][1]                                                                                                                                    ; Stuck at GND due to stuck port clock_enable                           ;
; processor:m_processor|datapath:dp|regfile:rf|registers[0][0]                                                                                                                                     ; Stuck at GND due to stuck port clock_enable                           ;
; processor:m_processor|datapath:dp|regfile:rf|registers[30][0]                                                                                                                                    ; Stuck at GND due to stuck port clock_enable                           ;
; processor:m_processor|datapath:dp|regfile:rf|registers[0][2]                                                                                                                                     ; Stuck at GND due to stuck port clock_enable                           ;
; processor:m_processor|datapath:dp|regfile:rf|registers[30][2]                                                                                                                                    ; Stuck at GND due to stuck port clock_enable                           ;
; processor:m_processor|datapath:dp|regfile:rf|registers[0][3]                                                                                                                                     ; Stuck at GND due to stuck port clock_enable                           ;
; processor:m_processor|datapath:dp|regfile:rf|registers[30][3]                                                                                                                                    ; Stuck at GND due to stuck port clock_enable                           ;
; processor:m_processor|datapath:dp|flopenrc:instrreg|q[8,9]                                                                                                                                       ; Merged with processor:m_processor|datapath:dp|flopenrc:instrreg|q[14] ;
; processor:m_processor|datapath:dp|regfile:rf|InstrB[8,9]                                                                                                                                         ; Merged with processor:m_processor|datapath:dp|regfile:rf|InstrB[14]   ;
; processor:m_processor|datapath:dp|flopenrc:instrregV|q[12..15,19,24]                                                                                                                             ; Stuck at GND due to stuck port data_in                                ;
; processor:m_processor|datapath:dp|flopr:ra1d_eV|q[0,4]                                                                                                                                           ; Stuck at GND due to stuck port data_in                                ;
; processor:m_processor|datapath:dp|flopr:ra2d_eV|q[4]                                                                                                                                             ; Stuck at GND due to stuck port data_in                                ;
; processor:m_processor|datapath:dp|flopr:wa3d_eV|q[4]                                                                                                                                             ; Stuck at GND due to stuck port data_in                                ;
; processor:m_processor|datapath:dp|flopr:wa3e_mV|q[4]                                                                                                                                             ; Stuck at GND due to stuck port data_in                                ;
; processor:m_processor|datapath:dp|flopr:wa3m_wV|q[4]                                                                                                                                             ; Stuck at GND due to stuck port data_in                                ;
; ram:ram_debug|altsyncram:altsyncram_component|altsyncram_i7q1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                            ; Stuck at GND due to stuck port data_in                                ;
; Total Number of Removed Registers = 513                                                                                                                                                          ;                                                                       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                           ;
+---------------------------------------------------------------+---------------------------+-----------------------------------------------------------+
; Register name                                                 ; Reason for Removal        ; Registers Removed due to This Register                    ;
+---------------------------------------------------------------+---------------------------+-----------------------------------------------------------+
; processor:m_processor|controllerV:cv|floprc:flushedregsE|q[3] ; Stuck at GND              ; processor:m_processor|controllerV:cv|flopr:condregE|q[3], ;
;                                                               ; due to stuck port data_in ; processor:m_processor|controllerV:cv|flopr:condregE|q[2], ;
;                                                               ;                           ; processor:m_processor|controllerV:cv|flopr:condregE|q[1], ;
;                                                               ;                           ; processor:m_processor|controllerV:cv|flopr:condregE|q[0]  ;
; processor:m_processor|datapath:dp|flopenrc:instrregV|q[24]    ; Stuck at GND              ; processor:m_processor|datapath:dp|flopr:wa3d_eV|q[4],     ;
;                                                               ; due to stuck port data_in ; processor:m_processor|datapath:dp|flopr:wa3e_mV|q[4],     ;
;                                                               ;                           ; processor:m_processor|datapath:dp|flopr:wa3m_wV|q[4]      ;
; processor:m_processor|controllerV:cv|floprc:flushedregsE|q[5] ; Stuck at GND              ; processor:m_processor|controllerV:cv|flopr:flagsreg|q[1], ;
;                                                               ; due to stuck port data_in ; processor:m_processor|controllerV:cv|flopr:flagsreg|q[0]  ;
; processor:m_processor|controllerV:cv|floprc:flushedregsE|q[4] ; Stuck at GND              ; processor:m_processor|controllerV:cv|flopr:flagsreg|q[3], ;
;                                                               ; due to stuck port data_in ; processor:m_processor|controllerV:cv|flopr:flagsreg|q[2]  ;
; processor:m_processor|datapath:dp|flopenrc:instrreg|q[28]     ; Stuck at GND              ; processor:m_processor|controller:c|flopr:condregE|q[3],   ;
;                                                               ; due to stuck port data_in ; processor:m_processor|controller:c|flopr:regsE|q[3]       ;
; processor:m_processor|datapath:dp|flopenrc:instrregV|q[15]    ; Stuck at GND              ; processor:m_processor|datapath:dp|flopr:ra1d_eV|q[0]      ;
;                                                               ; due to stuck port data_in ;                                                           ;
; processor:m_processor|datapath:dp|flopenrc:instrregV|q[19]    ; Stuck at GND              ; processor:m_processor|datapath:dp|flopr:ra1d_eV|q[4]      ;
;                                                               ; due to stuck port data_in ;                                                           ;
; processor:m_processor|datapath:dp|flopenrc:instrregV|q[14]    ; Stuck at GND              ; processor:m_processor|datapath:dp|flopr:ra2d_eV|q[4]      ;
;                                                               ; due to stuck port data_in ;                                                           ;
+---------------------------------------------------------------+---------------------------+-----------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 3627  ;
; Number of registers using Synchronous Clear  ; 861   ;
; Number of registers using Synchronous Load   ; 712   ;
; Number of registers using Asynchronous Clear ; 2042  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1524  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 3       ;
; Total number of inverted registers = 2                                                                                                                                                                                                                                                                                          ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                            ;
+-----------------------------------------------------------+------------------------------------------------------+------+
; Register Name                                             ; Megafunction                                         ; Type ;
+-----------------------------------------------------------+------------------------------------------------------+------+
; processor:m_processor|datapath:dp|flopr:rd2d_eV|q[0..511] ; processor:m_processor|datapath:dp|RegV:rfv|vrf_rtl_1 ; RAM  ;
+-----------------------------------------------------------+------------------------------------------------------+------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |top|processor:m_processor|datapath:dp|flopenrc:instrreg|q[27]                                                                                                                 ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |top|ram:ram_debug|altsyncram:altsyncram_component|altsyncram_i7q1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |top|processor:m_processor|datapath:dp|flopenr:pcreg|q[0]                                                                                                                      ;
; 3:1                ; 30 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; Yes        ; |top|processor:m_processor|datapath:dp|flopenr:pcreg|q[22]                                                                                                                     ;
; 3:1                ; 17 bits   ; 34 LEs        ; 0 LEs                ; 34 LEs                 ; Yes        ; |top|processor:m_processor|datapath:dp|flopenrc:instrreg|q[4]                                                                                                                  ;
; 3:1                ; 17 bits   ; 34 LEs        ; 0 LEs                ; 34 LEs                 ; Yes        ; |top|ram:ram_debug|altsyncram:altsyncram_component|altsyncram_i7q1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |top|processor:m_processor|controller:c|floprc:flushedregsE|q[6]                                                                                                               ;
; 3:1                ; 13 bits   ; 26 LEs        ; 0 LEs                ; 26 LEs                 ; Yes        ; |top|processor:m_processor|datapath:dp|flopr:Inm_reg|q[10]                                                                                                                     ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |top|processor:m_processor|datapath:dp|flopr:Inm_reg|q[18]                                                                                                                     ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |top|ram:ram_debug|altsyncram:altsyncram_component|altsyncram_i7q1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2] ;
; 26:1               ; 4 bits    ; 68 LEs        ; 56 LEs               ; 12 LEs                 ; Yes        ; |top|ram:ram_debug|altsyncram:altsyncram_component|altsyncram_i7q1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]      ;
; 35:1               ; 29 bits   ; 667 LEs       ; 638 LEs              ; 29 LEs                 ; Yes        ; |top|processor:m_processor|datapath:dp|flopr:rd1d_e|q[30]                                                                                                                      ;
; 35:1               ; 3 bits    ; 69 LEs        ; 69 LEs               ; 0 LEs                  ; Yes        ; |top|processor:m_processor|datapath:dp|flopr:rd1d_e|q[0]                                                                                                                       ;
; 35:1               ; 29 bits   ; 667 LEs       ; 638 LEs              ; 29 LEs                 ; Yes        ; |top|processor:m_processor|datapath:dp|flopr:rd2d_e|q[11]                                                                                                                      ;
; 35:1               ; 3 bits    ; 69 LEs        ; 69 LEs               ; 0 LEs                  ; Yes        ; |top|processor:m_processor|datapath:dp|flopr:rd2d_e|q[0]                                                                                                                       ;
; 16:1               ; 128 bits  ; 1280 LEs      ; 1280 LEs             ; 0 LEs                  ; Yes        ; |top|processor:m_processor|datapath:dp|flopr:ReadDataM_WV|q[98]                                                                                                                ;
; 16:1               ; 8 bits    ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; Yes        ; |top|processor:m_processor|datapath:dp|flopr:ReadDataM_W|q[0]                                                                                                                  ;
; 22:1               ; 12 bits   ; 168 LEs       ; 48 LEs               ; 120 LEs                ; Yes        ; |top|processor:m_processor|datapath:dp|flopr:AluResult_regV|q[15]                                                                                                              ;
; 22:1               ; 12 bits   ; 168 LEs       ; 48 LEs               ; 120 LEs                ; Yes        ; |top|processor:m_processor|datapath:dp|flopr:AluResult_regV|q[20]                                                                                                              ;
; 22:1               ; 12 bits   ; 168 LEs       ; 48 LEs               ; 120 LEs                ; Yes        ; |top|processor:m_processor|datapath:dp|flopr:AluResult_regV|q[490]                                                                                                             ;
; 22:1               ; 12 bits   ; 168 LEs       ; 48 LEs               ; 120 LEs                ; Yes        ; |top|processor:m_processor|datapath:dp|flopr:AluResult_regV|q[455]                                                                                                             ;
; 22:1               ; 12 bits   ; 168 LEs       ; 48 LEs               ; 120 LEs                ; Yes        ; |top|processor:m_processor|datapath:dp|flopr:AluResult_regV|q[428]                                                                                                             ;
; 22:1               ; 12 bits   ; 168 LEs       ; 48 LEs               ; 120 LEs                ; Yes        ; |top|processor:m_processor|datapath:dp|flopr:AluResult_regV|q[396]                                                                                                             ;
; 22:1               ; 12 bits   ; 168 LEs       ; 48 LEs               ; 120 LEs                ; Yes        ; |top|processor:m_processor|datapath:dp|flopr:AluResult_regV|q[366]                                                                                                             ;
; 22:1               ; 12 bits   ; 168 LEs       ; 48 LEs               ; 120 LEs                ; Yes        ; |top|processor:m_processor|datapath:dp|flopr:AluResult_regV|q[333]                                                                                                             ;
; 22:1               ; 12 bits   ; 168 LEs       ; 48 LEs               ; 120 LEs                ; Yes        ; |top|processor:m_processor|datapath:dp|flopr:AluResult_regV|q[296]                                                                                                             ;
; 22:1               ; 12 bits   ; 168 LEs       ; 48 LEs               ; 120 LEs                ; Yes        ; |top|processor:m_processor|datapath:dp|flopr:AluResult_regV|q[262]                                                                                                             ;
; 22:1               ; 12 bits   ; 168 LEs       ; 48 LEs               ; 120 LEs                ; Yes        ; |top|processor:m_processor|datapath:dp|flopr:AluResult_regV|q[238]                                                                                                             ;
; 22:1               ; 12 bits   ; 168 LEs       ; 48 LEs               ; 120 LEs                ; Yes        ; |top|processor:m_processor|datapath:dp|flopr:AluResult_regV|q[203]                                                                                                             ;
; 22:1               ; 12 bits   ; 168 LEs       ; 48 LEs               ; 120 LEs                ; Yes        ; |top|processor:m_processor|datapath:dp|flopr:AluResult_regV|q[165]                                                                                                             ;
; 22:1               ; 12 bits   ; 168 LEs       ; 48 LEs               ; 120 LEs                ; Yes        ; |top|processor:m_processor|datapath:dp|flopr:AluResult_regV|q[138]                                                                                                             ;
; 22:1               ; 12 bits   ; 168 LEs       ; 48 LEs               ; 120 LEs                ; Yes        ; |top|processor:m_processor|datapath:dp|flopr:AluResult_regV|q[111]                                                                                                             ;
; 22:1               ; 12 bits   ; 168 LEs       ; 48 LEs               ; 120 LEs                ; Yes        ; |top|processor:m_processor|datapath:dp|flopr:AluResult_regV|q[74]                                                                                                              ;
; 22:1               ; 12 bits   ; 168 LEs       ; 48 LEs               ; 120 LEs                ; Yes        ; |top|processor:m_processor|datapath:dp|flopr:AluResult_regV|q[42]                                                                                                              ;
; 22:1               ; 12 bits   ; 168 LEs       ; 48 LEs               ; 120 LEs                ; Yes        ; |top|processor:m_processor|datapath:dp|flopr:AluResult_regV|q[501]                                                                                                             ;
; 22:1               ; 12 bits   ; 168 LEs       ; 48 LEs               ; 120 LEs                ; Yes        ; |top|processor:m_processor|datapath:dp|flopr:AluResult_regV|q[475]                                                                                                             ;
; 22:1               ; 12 bits   ; 168 LEs       ; 48 LEs               ; 120 LEs                ; Yes        ; |top|processor:m_processor|datapath:dp|flopr:AluResult_regV|q[441]                                                                                                             ;
; 22:1               ; 12 bits   ; 168 LEs       ; 48 LEs               ; 120 LEs                ; Yes        ; |top|processor:m_processor|datapath:dp|flopr:AluResult_regV|q[409]                                                                                                             ;
; 22:1               ; 12 bits   ; 168 LEs       ; 48 LEs               ; 120 LEs                ; Yes        ; |top|processor:m_processor|datapath:dp|flopr:AluResult_regV|q[370]                                                                                                             ;
; 22:1               ; 12 bits   ; 168 LEs       ; 48 LEs               ; 120 LEs                ; Yes        ; |top|processor:m_processor|datapath:dp|flopr:AluResult_regV|q[347]                                                                                                             ;
; 22:1               ; 12 bits   ; 168 LEs       ; 48 LEs               ; 120 LEs                ; Yes        ; |top|processor:m_processor|datapath:dp|flopr:AluResult_regV|q[312]                                                                                                             ;
; 22:1               ; 12 bits   ; 168 LEs       ; 48 LEs               ; 120 LEs                ; Yes        ; |top|processor:m_processor|datapath:dp|flopr:AluResult_regV|q[275]                                                                                                             ;
; 22:1               ; 12 bits   ; 168 LEs       ; 48 LEs               ; 120 LEs                ; Yes        ; |top|processor:m_processor|datapath:dp|flopr:AluResult_regV|q[243]                                                                                                             ;
; 22:1               ; 12 bits   ; 168 LEs       ; 48 LEs               ; 120 LEs                ; Yes        ; |top|processor:m_processor|datapath:dp|flopr:AluResult_regV|q[212]                                                                                                             ;
; 22:1               ; 12 bits   ; 168 LEs       ; 48 LEs               ; 120 LEs                ; Yes        ; |top|processor:m_processor|datapath:dp|flopr:AluResult_regV|q[176]                                                                                                             ;
; 22:1               ; 12 bits   ; 168 LEs       ; 48 LEs               ; 120 LEs                ; Yes        ; |top|processor:m_processor|datapath:dp|flopr:AluResult_regV|q[155]                                                                                                             ;
; 22:1               ; 12 bits   ; 168 LEs       ; 48 LEs               ; 120 LEs                ; Yes        ; |top|processor:m_processor|datapath:dp|flopr:AluResult_regV|q[114]                                                                                                             ;
; 22:1               ; 12 bits   ; 168 LEs       ; 48 LEs               ; 120 LEs                ; Yes        ; |top|processor:m_processor|datapath:dp|flopr:AluResult_regV|q[85]                                                                                                              ;
; 22:1               ; 12 bits   ; 168 LEs       ; 48 LEs               ; 120 LEs                ; Yes        ; |top|processor:m_processor|datapath:dp|flopr:AluResult_regV|q[48]                                                                                                              ;
; 18:1               ; 8 bits    ; 96 LEs        ; 80 LEs               ; 16 LEs                 ; Yes        ; |top|ram:ram_debug|altsyncram:altsyncram_component|altsyncram_i7q1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                ;
; 25:1               ; 4 bits    ; 64 LEs        ; 40 LEs               ; 24 LEs                 ; Yes        ; |top|processor:m_processor|datapath:dp|flopr:AluResult_regV|q[2]                                                                                                               ;
; 25:1               ; 4 bits    ; 64 LEs        ; 40 LEs               ; 24 LEs                 ; Yes        ; |top|processor:m_processor|datapath:dp|flopr:AluResult_regV|q[28]                                                                                                              ;
; 25:1               ; 4 bits    ; 64 LEs        ; 40 LEs               ; 24 LEs                 ; Yes        ; |top|processor:m_processor|datapath:dp|flopr:AluResult_regV|q[482]                                                                                                             ;
; 25:1               ; 4 bits    ; 64 LEs        ; 40 LEs               ; 24 LEs                 ; Yes        ; |top|processor:m_processor|datapath:dp|flopr:AluResult_regV|q[449]                                                                                                             ;
; 25:1               ; 4 bits    ; 64 LEs        ; 40 LEs               ; 24 LEs                 ; Yes        ; |top|processor:m_processor|datapath:dp|flopr:AluResult_regV|q[416]                                                                                                             ;
; 25:1               ; 4 bits    ; 64 LEs        ; 40 LEs               ; 24 LEs                 ; Yes        ; |top|processor:m_processor|datapath:dp|flopr:AluResult_regV|q[384]                                                                                                             ;
; 25:1               ; 4 bits    ; 64 LEs        ; 40 LEs               ; 24 LEs                 ; Yes        ; |top|processor:m_processor|datapath:dp|flopr:AluResult_regV|q[355]                                                                                                             ;
; 25:1               ; 4 bits    ; 64 LEs        ; 40 LEs               ; 24 LEs                 ; Yes        ; |top|processor:m_processor|datapath:dp|flopr:AluResult_regV|q[320]                                                                                                             ;
; 25:1               ; 4 bits    ; 64 LEs        ; 40 LEs               ; 24 LEs                 ; Yes        ; |top|processor:m_processor|datapath:dp|flopr:AluResult_regV|q[288]                                                                                                             ;
; 25:1               ; 4 bits    ; 64 LEs        ; 40 LEs               ; 24 LEs                 ; Yes        ; |top|processor:m_processor|datapath:dp|flopr:AluResult_regV|q[256]                                                                                                             ;
; 25:1               ; 4 bits    ; 64 LEs        ; 40 LEs               ; 24 LEs                 ; Yes        ; |top|processor:m_processor|datapath:dp|flopr:AluResult_regV|q[227]                                                                                                             ;
; 25:1               ; 4 bits    ; 64 LEs        ; 40 LEs               ; 24 LEs                 ; Yes        ; |top|processor:m_processor|datapath:dp|flopr:AluResult_regV|q[195]                                                                                                             ;
; 25:1               ; 4 bits    ; 64 LEs        ; 40 LEs               ; 24 LEs                 ; Yes        ; |top|processor:m_processor|datapath:dp|flopr:AluResult_regV|q[163]                                                                                                             ;
; 25:1               ; 4 bits    ; 64 LEs        ; 40 LEs               ; 24 LEs                 ; Yes        ; |top|processor:m_processor|datapath:dp|flopr:AluResult_regV|q[130]                                                                                                             ;
; 25:1               ; 4 bits    ; 64 LEs        ; 40 LEs               ; 24 LEs                 ; Yes        ; |top|processor:m_processor|datapath:dp|flopr:AluResult_regV|q[97]                                                                                                              ;
; 25:1               ; 4 bits    ; 64 LEs        ; 40 LEs               ; 24 LEs                 ; Yes        ; |top|processor:m_processor|datapath:dp|flopr:AluResult_regV|q[64]                                                                                                              ;
; 25:1               ; 4 bits    ; 64 LEs        ; 40 LEs               ; 24 LEs                 ; Yes        ; |top|processor:m_processor|datapath:dp|flopr:AluResult_regV|q[34]                                                                                                              ;
; 25:1               ; 4 bits    ; 64 LEs        ; 40 LEs               ; 24 LEs                 ; Yes        ; |top|processor:m_processor|datapath:dp|flopr:AluResult_regV|q[511]                                                                                                             ;
; 25:1               ; 4 bits    ; 64 LEs        ; 40 LEs               ; 24 LEs                 ; Yes        ; |top|processor:m_processor|datapath:dp|flopr:AluResult_regV|q[479]                                                                                                             ;
; 25:1               ; 4 bits    ; 64 LEs        ; 40 LEs               ; 24 LEs                 ; Yes        ; |top|processor:m_processor|datapath:dp|flopr:AluResult_regV|q[446]                                                                                                             ;
; 25:1               ; 4 bits    ; 64 LEs        ; 40 LEs               ; 24 LEs                 ; Yes        ; |top|processor:m_processor|datapath:dp|flopr:AluResult_regV|q[412]                                                                                                             ;
; 25:1               ; 4 bits    ; 64 LEs        ; 40 LEs               ; 24 LEs                 ; Yes        ; |top|processor:m_processor|datapath:dp|flopr:AluResult_regV|q[381]                                                                                                             ;
; 25:1               ; 4 bits    ; 64 LEs        ; 40 LEs               ; 24 LEs                 ; Yes        ; |top|processor:m_processor|datapath:dp|flopr:AluResult_regV|q[350]                                                                                                             ;
; 25:1               ; 4 bits    ; 64 LEs        ; 40 LEs               ; 24 LEs                 ; Yes        ; |top|processor:m_processor|datapath:dp|flopr:AluResult_regV|q[316]                                                                                                             ;
; 25:1               ; 4 bits    ; 64 LEs        ; 40 LEs               ; 24 LEs                 ; Yes        ; |top|processor:m_processor|datapath:dp|flopr:AluResult_regV|q[286]                                                                                                             ;
; 25:1               ; 4 bits    ; 64 LEs        ; 40 LEs               ; 24 LEs                 ; Yes        ; |top|processor:m_processor|datapath:dp|flopr:AluResult_regV|q[255]                                                                                                             ;
; 25:1               ; 4 bits    ; 64 LEs        ; 40 LEs               ; 24 LEs                 ; Yes        ; |top|processor:m_processor|datapath:dp|flopr:AluResult_regV|q[223]                                                                                                             ;
; 25:1               ; 4 bits    ; 64 LEs        ; 40 LEs               ; 24 LEs                 ; Yes        ; |top|processor:m_processor|datapath:dp|flopr:AluResult_regV|q[191]                                                                                                             ;
; 25:1               ; 4 bits    ; 64 LEs        ; 40 LEs               ; 24 LEs                 ; Yes        ; |top|processor:m_processor|datapath:dp|flopr:AluResult_regV|q[159]                                                                                                             ;
; 25:1               ; 4 bits    ; 64 LEs        ; 40 LEs               ; 24 LEs                 ; Yes        ; |top|processor:m_processor|datapath:dp|flopr:AluResult_regV|q[124]                                                                                                             ;
; 25:1               ; 4 bits    ; 64 LEs        ; 40 LEs               ; 24 LEs                 ; Yes        ; |top|processor:m_processor|datapath:dp|flopr:AluResult_regV|q[95]                                                                                                              ;
; 25:1               ; 4 bits    ; 64 LEs        ; 40 LEs               ; 24 LEs                 ; Yes        ; |top|processor:m_processor|datapath:dp|flopr:AluResult_regV|q[62]                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |top|processor:m_processor|datapath:dp|mux3:byp2mux|y[4]                                                                                                                       ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |top|processor:m_processor|datapath:dp|alu:alu|ShiftLeft0                                                                                                                      ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |top|processor:m_processor|datapath:dp|alu:alu|ShiftLeft0                                                                                                                      ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |top|processor:m_processor|datapath:dp|alu:alu|ShiftLeft0                                                                                                                      ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |top|processor:m_processor|datapath:dp|alu:alu|ShiftRight0                                                                                                                     ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |top|processor:m_processor|datapath:dp|alu:alu|ShiftRight1                                                                                                                     ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top|processor:m_processor|datapath:dp|alu:alu|ShiftRight0                                                                                                                     ;
; 4:1                ; 49 bits   ; 98 LEs        ; 98 LEs               ; 0 LEs                  ; No         ; |top|processor:m_processor|datapath:dp|alu:alu|ShiftRight1                                                                                                                     ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |top|processor:m_processor|datapath:dp|mux3:byp1mux|y[11]                                                                                                                      ;
; 3:1                ; 512 bits  ; 1024 LEs      ; 1024 LEs             ; 0 LEs                  ; No         ; |top|processor:m_processor|datapath:dp|mux3:byp1muxV|y[362]                                                                                                                    ;
; 3:1                ; 512 bits  ; 1024 LEs      ; 1024 LEs             ; 0 LEs                  ; No         ; |top|processor:m_processor|datapath:dp|mux3:byp2muxV|y[368]                                                                                                                    ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top|processor:m_processor|datapath:dp|alu_vect_2:aluv|ShiftLeft15                                                                                                             ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top|processor:m_processor|datapath:dp|alu_vect_2:aluv|ShiftRight15                                                                                                            ;
; 4:1                ; 50 bits   ; 100 LEs       ; 100 LEs              ; 0 LEs                  ; No         ; |top|processor:m_processor|datapath:dp|alu_vect_2:aluv|ShiftLeft15                                                                                                             ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |top|processor:m_processor|datapath:dp|alu_vect_2:aluv|ShiftRight15                                                                                                            ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |top|processor:m_processor|datapath:dp|alu_vect_2:aluv|ShiftLeft15                                                                                                             ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |top|processor:m_processor|datapath:dp|alu_vect_2:aluv|ShiftLeft15                                                                                                             ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top|processor:m_processor|datapath:dp|alu_vect_2:aluv|ShiftLeft0                                                                                                              ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top|processor:m_processor|datapath:dp|alu_vect_2:aluv|ShiftRight0                                                                                                             ;
; 4:1                ; 50 bits   ; 100 LEs       ; 100 LEs              ; 0 LEs                  ; No         ; |top|processor:m_processor|datapath:dp|alu_vect_2:aluv|ShiftRight0                                                                                                             ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top|processor:m_processor|datapath:dp|alu_vect_2:aluv|ShiftRight1                                                                                                             ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top|processor:m_processor|datapath:dp|alu_vect_2:aluv|ShiftLeft1                                                                                                              ;
; 4:1                ; 50 bits   ; 100 LEs       ; 100 LEs              ; 0 LEs                  ; No         ; |top|processor:m_processor|datapath:dp|alu_vect_2:aluv|ShiftLeft1                                                                                                              ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top|processor:m_processor|datapath:dp|alu_vect_2:aluv|ShiftRight2                                                                                                             ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top|processor:m_processor|datapath:dp|alu_vect_2:aluv|ShiftRight2                                                                                                             ;
; 4:1                ; 50 bits   ; 100 LEs       ; 100 LEs              ; 0 LEs                  ; No         ; |top|processor:m_processor|datapath:dp|alu_vect_2:aluv|ShiftRight2                                                                                                             ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top|processor:m_processor|datapath:dp|alu_vect_2:aluv|ShiftLeft3                                                                                                              ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top|processor:m_processor|datapath:dp|alu_vect_2:aluv|ShiftRight3                                                                                                             ;
; 4:1                ; 50 bits   ; 100 LEs       ; 100 LEs              ; 0 LEs                  ; No         ; |top|processor:m_processor|datapath:dp|alu_vect_2:aluv|ShiftLeft3                                                                                                              ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top|processor:m_processor|datapath:dp|alu_vect_2:aluv|ShiftRight4                                                                                                             ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top|processor:m_processor|datapath:dp|alu_vect_2:aluv|ShiftRight4                                                                                                             ;
; 4:1                ; 50 bits   ; 100 LEs       ; 100 LEs              ; 0 LEs                  ; No         ; |top|processor:m_processor|datapath:dp|alu_vect_2:aluv|ShiftLeft4                                                                                                              ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top|processor:m_processor|datapath:dp|alu_vect_2:aluv|ShiftLeft5                                                                                                              ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top|processor:m_processor|datapath:dp|alu_vect_2:aluv|ShiftLeft5                                                                                                              ;
; 4:1                ; 50 bits   ; 100 LEs       ; 100 LEs              ; 0 LEs                  ; No         ; |top|processor:m_processor|datapath:dp|alu_vect_2:aluv|ShiftLeft5                                                                                                              ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top|processor:m_processor|datapath:dp|alu_vect_2:aluv|ShiftLeft6                                                                                                              ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top|processor:m_processor|datapath:dp|alu_vect_2:aluv|ShiftLeft6                                                                                                              ;
; 4:1                ; 50 bits   ; 100 LEs       ; 100 LEs              ; 0 LEs                  ; No         ; |top|processor:m_processor|datapath:dp|alu_vect_2:aluv|ShiftLeft6                                                                                                              ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top|processor:m_processor|datapath:dp|alu_vect_2:aluv|ShiftRight7                                                                                                             ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top|processor:m_processor|datapath:dp|alu_vect_2:aluv|ShiftRight7                                                                                                             ;
; 4:1                ; 50 bits   ; 100 LEs       ; 100 LEs              ; 0 LEs                  ; No         ; |top|processor:m_processor|datapath:dp|alu_vect_2:aluv|ShiftLeft7                                                                                                              ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top|processor:m_processor|datapath:dp|alu_vect_2:aluv|ShiftLeft8                                                                                                              ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top|processor:m_processor|datapath:dp|alu_vect_2:aluv|ShiftLeft8                                                                                                              ;
; 4:1                ; 50 bits   ; 100 LEs       ; 100 LEs              ; 0 LEs                  ; No         ; |top|processor:m_processor|datapath:dp|alu_vect_2:aluv|ShiftRight8                                                                                                             ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top|processor:m_processor|datapath:dp|alu_vect_2:aluv|ShiftRight9                                                                                                             ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top|processor:m_processor|datapath:dp|alu_vect_2:aluv|ShiftRight9                                                                                                             ;
; 4:1                ; 50 bits   ; 100 LEs       ; 100 LEs              ; 0 LEs                  ; No         ; |top|processor:m_processor|datapath:dp|alu_vect_2:aluv|ShiftLeft9                                                                                                              ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top|processor:m_processor|datapath:dp|alu_vect_2:aluv|ShiftLeft10                                                                                                             ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top|processor:m_processor|datapath:dp|alu_vect_2:aluv|ShiftRight10                                                                                                            ;
; 4:1                ; 50 bits   ; 100 LEs       ; 100 LEs              ; 0 LEs                  ; No         ; |top|processor:m_processor|datapath:dp|alu_vect_2:aluv|ShiftRight10                                                                                                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top|processor:m_processor|datapath:dp|alu_vect_2:aluv|ShiftRight11                                                                                                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top|processor:m_processor|datapath:dp|alu_vect_2:aluv|ShiftRight11                                                                                                            ;
; 4:1                ; 50 bits   ; 100 LEs       ; 100 LEs              ; 0 LEs                  ; No         ; |top|processor:m_processor|datapath:dp|alu_vect_2:aluv|ShiftRight11                                                                                                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top|processor:m_processor|datapath:dp|alu_vect_2:aluv|ShiftLeft12                                                                                                             ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top|processor:m_processor|datapath:dp|alu_vect_2:aluv|ShiftRight12                                                                                                            ;
; 4:1                ; 50 bits   ; 100 LEs       ; 100 LEs              ; 0 LEs                  ; No         ; |top|processor:m_processor|datapath:dp|alu_vect_2:aluv|ShiftLeft12                                                                                                             ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top|processor:m_processor|datapath:dp|alu_vect_2:aluv|ShiftLeft13                                                                                                             ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top|processor:m_processor|datapath:dp|alu_vect_2:aluv|ShiftLeft13                                                                                                             ;
; 4:1                ; 50 bits   ; 100 LEs       ; 100 LEs              ; 0 LEs                  ; No         ; |top|processor:m_processor|datapath:dp|alu_vect_2:aluv|ShiftLeft13                                                                                                             ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top|processor:m_processor|datapath:dp|alu_vect_2:aluv|ShiftLeft14                                                                                                             ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top|processor:m_processor|datapath:dp|alu_vect_2:aluv|ShiftRight14                                                                                                            ;
; 4:1                ; 50 bits   ; 100 LEs       ; 100 LEs              ; 0 LEs                  ; No         ; |top|processor:m_processor|datapath:dp|alu_vect_2:aluv|ShiftLeft14                                                                                                             ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |top|processor:m_processor|datapath:dp|alu_vect_2:aluv|ShiftLeft0                                                                                                              ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |top|processor:m_processor|datapath:dp|alu_vect_2:aluv|ShiftRight0                                                                                                             ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |top|processor:m_processor|datapath:dp|alu_vect_2:aluv|ShiftLeft0                                                                                                              ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |top|processor:m_processor|datapath:dp|alu_vect_2:aluv|ShiftLeft1                                                                                                              ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |top|processor:m_processor|datapath:dp|alu_vect_2:aluv|ShiftLeft1                                                                                                              ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |top|processor:m_processor|datapath:dp|alu_vect_2:aluv|ShiftRight1                                                                                                             ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |top|processor:m_processor|datapath:dp|alu_vect_2:aluv|ShiftRight2                                                                                                             ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |top|processor:m_processor|datapath:dp|alu_vect_2:aluv|ShiftLeft2                                                                                                              ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |top|processor:m_processor|datapath:dp|alu_vect_2:aluv|ShiftLeft2                                                                                                              ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |top|processor:m_processor|datapath:dp|alu_vect_2:aluv|ShiftLeft3                                                                                                              ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |top|processor:m_processor|datapath:dp|alu_vect_2:aluv|ShiftLeft3                                                                                                              ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |top|processor:m_processor|datapath:dp|alu_vect_2:aluv|ShiftRight3                                                                                                             ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |top|processor:m_processor|datapath:dp|alu_vect_2:aluv|ShiftLeft4                                                                                                              ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |top|processor:m_processor|datapath:dp|alu_vect_2:aluv|ShiftRight4                                                                                                             ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |top|processor:m_processor|datapath:dp|alu_vect_2:aluv|ShiftRight4                                                                                                             ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |top|processor:m_processor|datapath:dp|alu_vect_2:aluv|ShiftLeft5                                                                                                              ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |top|processor:m_processor|datapath:dp|alu_vect_2:aluv|ShiftRight5                                                                                                             ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |top|processor:m_processor|datapath:dp|alu_vect_2:aluv|ShiftLeft5                                                                                                              ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |top|processor:m_processor|datapath:dp|alu_vect_2:aluv|ShiftLeft6                                                                                                              ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |top|processor:m_processor|datapath:dp|alu_vect_2:aluv|ShiftLeft6                                                                                                              ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |top|processor:m_processor|datapath:dp|alu_vect_2:aluv|ShiftLeft6                                                                                                              ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |top|processor:m_processor|datapath:dp|alu_vect_2:aluv|ShiftLeft7                                                                                                              ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |top|processor:m_processor|datapath:dp|alu_vect_2:aluv|ShiftRight7                                                                                                             ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |top|processor:m_processor|datapath:dp|alu_vect_2:aluv|ShiftLeft7                                                                                                              ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |top|processor:m_processor|datapath:dp|alu_vect_2:aluv|ShiftRight8                                                                                                             ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |top|processor:m_processor|datapath:dp|alu_vect_2:aluv|ShiftRight8                                                                                                             ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |top|processor:m_processor|datapath:dp|alu_vect_2:aluv|ShiftRight8                                                                                                             ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |top|processor:m_processor|datapath:dp|alu_vect_2:aluv|ShiftLeft9                                                                                                              ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |top|processor:m_processor|datapath:dp|alu_vect_2:aluv|ShiftRight9                                                                                                             ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |top|processor:m_processor|datapath:dp|alu_vect_2:aluv|ShiftLeft9                                                                                                              ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |top|processor:m_processor|datapath:dp|alu_vect_2:aluv|ShiftLeft10                                                                                                             ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |top|processor:m_processor|datapath:dp|alu_vect_2:aluv|ShiftRight10                                                                                                            ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |top|processor:m_processor|datapath:dp|alu_vect_2:aluv|ShiftRight10                                                                                                            ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |top|processor:m_processor|datapath:dp|alu_vect_2:aluv|ShiftRight11                                                                                                            ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |top|processor:m_processor|datapath:dp|alu_vect_2:aluv|ShiftRight11                                                                                                            ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |top|processor:m_processor|datapath:dp|alu_vect_2:aluv|ShiftRight11                                                                                                            ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |top|processor:m_processor|datapath:dp|alu_vect_2:aluv|ShiftLeft12                                                                                                             ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |top|processor:m_processor|datapath:dp|alu_vect_2:aluv|ShiftLeft12                                                                                                             ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |top|processor:m_processor|datapath:dp|alu_vect_2:aluv|ShiftLeft12                                                                                                             ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |top|processor:m_processor|datapath:dp|alu_vect_2:aluv|ShiftLeft13                                                                                                             ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |top|processor:m_processor|datapath:dp|alu_vect_2:aluv|ShiftLeft13                                                                                                             ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |top|processor:m_processor|datapath:dp|alu_vect_2:aluv|ShiftRight13                                                                                                            ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |top|processor:m_processor|datapath:dp|alu_vect_2:aluv|ShiftLeft14                                                                                                             ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |top|processor:m_processor|datapath:dp|alu_vect_2:aluv|ShiftLeft14                                                                                                             ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |top|processor:m_processor|datapath:dp|alu_vect_2:aluv|ShiftLeft14                                                                                                             ;
; 4:1                ; 24 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |top|processor:m_processor|datapath:dp|mux2:srcbmux|y[15]                                                                                                                      ;
; 17:1               ; 8 bits    ; 88 LEs        ; 72 LEs               ; 16 LEs                 ; No         ; |top|processor:m_processor|datapath:dp|alu:alu|Mux14                                                                                                                           ;
; 16:1               ; 5 bits    ; 50 LEs        ; 45 LEs               ; 5 LEs                  ; No         ; |top|processor:m_processor|datapath:dp|alu:alu|Mux25                                                                                                                           ;
; 18:1               ; 2 bits    ; 24 LEs        ; 18 LEs               ; 6 LEs                  ; No         ; |top|processor:m_processor|datapath:dp|alu:alu|Mux22                                                                                                                           ;
; 16:1               ; 3 bits    ; 30 LEs        ; 27 LEs               ; 3 LEs                  ; No         ; |top|processor:m_processor|datapath:dp|alu:alu|Mux19                                                                                                                           ;
; 20:1               ; 3 bits    ; 39 LEs        ; 33 LEs               ; 6 LEs                  ; No         ; |top|processor:m_processor|datapath:dp|alu:alu|Mux1                                                                                                                            ;
; 19:1               ; 2 bits    ; 24 LEs        ; 20 LEs               ; 4 LEs                  ; No         ; |top|processor:m_processor|datapath:dp|alu:alu|Mux6                                                                                                                            ;
; 19:1               ; 3 bits    ; 36 LEs        ; 33 LEs               ; 3 LEs                  ; No         ; |top|processor:m_processor|datapath:dp|alu:alu|Mux28                                                                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ram:ram_debug|altsyncram:altsyncram_component|altsyncram_i7q1:auto_generated|altsyncram_iph2:altsyncram1 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Source assignments for ramvectorial:data_mem|altsyncram:altsyncram_component|altsyncram_19t2:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------+
; Assignment                      ; Value              ; From ; To                                            ;
+---------------------------------+--------------------+------+-----------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                             ;
+---------------------------------+--------------------+------+-----------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Source assignments for processor:m_processor|datapath:dp|RegV:rfv|altsyncram:vrf_rtl_0|altsyncram_hok1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                      ;
+---------------------------------+--------------------+------+---------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                       ;
+---------------------------------+--------------------+------+---------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Source assignments for processor:m_processor|datapath:dp|RegV:rfv|altsyncram:vrf_rtl_1|altsyncram_a9j1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                      ;
+---------------------------------+--------------------+------+---------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                       ;
+---------------------------------+--------------------+------+---------------------------------------------------------+


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux2:branchmux ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; WIDTH          ; 32    ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:m_processor|controller:c|floprc:flushedregsE ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; WIDTH          ; 7     ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:m_processor|controller:c|flopr:regsE ;
+----------------+-------+--------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                               ;
+----------------+-------+--------------------------------------------------------------------+
; WIDTH          ; 5     ; Signed Integer                                                     ;
+----------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:m_processor|controller:c|flopr:condregE ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:m_processor|controller:c|flopr:flagsreg ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:m_processor|controller:c|flopr:regsM ;
+----------------+-------+--------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                               ;
+----------------+-------+--------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                     ;
+----------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:m_processor|controller:c|flopr:regsW ;
+----------------+-------+--------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                               ;
+----------------+-------+--------------------------------------------------------------------+
; WIDTH          ; 3     ; Signed Integer                                                     ;
+----------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:m_processor|controllerV:cv|floprc:flushedregsE ;
+----------------+-------+------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                         ;
+----------------+-------+------------------------------------------------------------------------------+
; WIDTH          ; 6     ; Signed Integer                                                               ;
+----------------+-------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:m_processor|controllerV:cv|flopr:regsE ;
+----------------+-------+----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                 ;
+----------------+-------+----------------------------------------------------------------------+
; WIDTH          ; 5     ; Signed Integer                                                       ;
+----------------+-------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:m_processor|controllerV:cv|flopr:condregE ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:m_processor|controllerV:cv|flopr:flagsreg ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:m_processor|controllerV:cv|flopr:regsM ;
+----------------+-------+----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                 ;
+----------------+-------+----------------------------------------------------------------------+
; WIDTH          ; 3     ; Signed Integer                                                       ;
+----------------+-------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:m_processor|controllerV:cv|flopr:regsW ;
+----------------+-------+----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                 ;
+----------------+-------+----------------------------------------------------------------------+
; WIDTH          ; 2     ; Signed Integer                                                       ;
+----------------+-------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:m_processor|datapath:dp|mux2:pcnextmux ;
+----------------+-------+----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                 ;
+----------------+-------+----------------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                       ;
+----------------+-------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:m_processor|datapath:dp|mux2:branchmux ;
+----------------+-------+----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                 ;
+----------------+-------+----------------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                       ;
+----------------+-------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:m_processor|datapath:dp|flopenr:pcreg ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:m_processor|datapath:dp|adder:pcadd ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:m_processor|datapath:dp|flopenrc:instrreg ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:m_processor|datapath:dp|flopenrc:instrregV ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:m_processor|datapath:dp|mux2:ra1_mux ;
+----------------+-------+--------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                               ;
+----------------+-------+--------------------------------------------------------------------+
; WIDTH          ; 5     ; Signed Integer                                                     ;
+----------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:m_processor|datapath:dp|mux2:ra2_mux ;
+----------------+-------+--------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                               ;
+----------------+-------+--------------------------------------------------------------------+
; WIDTH          ; 5     ; Signed Integer                                                     ;
+----------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:m_processor|datapath:dp|mux2:ra1_muxV ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; WIDTH          ; 5     ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:m_processor|datapath:dp|mux2:ra2_muxV ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; WIDTH          ; 5     ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:m_processor|datapath:dp|RegV:rfv ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; REGSIZE        ; 32    ; Signed Integer                                                 ;
; VECTORSPERREG  ; 16    ; Signed Integer                                                 ;
; DATAWIDTH      ; 32    ; Signed Integer                                                 ;
; REGSIZEINT     ; 5     ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:m_processor|datapath:dp|flopr:rd1d_e ;
+----------------+-------+--------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                               ;
+----------------+-------+--------------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                     ;
+----------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:m_processor|datapath:dp|flopr:rd2d_e ;
+----------------+-------+--------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                               ;
+----------------+-------+--------------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                     ;
+----------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:m_processor|datapath:dp|flopr:Inm_reg ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:m_processor|datapath:dp|flopr:ra1d_e ;
+----------------+-------+--------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                               ;
+----------------+-------+--------------------------------------------------------------------+
; WIDTH          ; 5     ; Signed Integer                                                     ;
+----------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:m_processor|datapath:dp|flopr:ra2d_e ;
+----------------+-------+--------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                               ;
+----------------+-------+--------------------------------------------------------------------+
; WIDTH          ; 5     ; Signed Integer                                                     ;
+----------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:m_processor|datapath:dp|flopr:wa3d_e ;
+----------------+-------+--------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                               ;
+----------------+-------+--------------------------------------------------------------------+
; WIDTH          ; 5     ; Signed Integer                                                     ;
+----------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:m_processor|datapath:dp|mux3:byp1mux ;
+----------------+-------+--------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                               ;
+----------------+-------+--------------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                     ;
+----------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:m_processor|datapath:dp|mux3:byp2mux ;
+----------------+-------+--------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                               ;
+----------------+-------+--------------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                     ;
+----------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:m_processor|datapath:dp|mux2:srcbmux ;
+----------------+-------+--------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                               ;
+----------------+-------+--------------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                     ;
+----------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:m_processor|datapath:dp|flopr:wa3d_eV ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; WIDTH          ; 5     ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:m_processor|datapath:dp|flopr:rd1d_eV ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; WIDTH          ; 512   ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:m_processor|datapath:dp|flopr:rd2d_eV ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; WIDTH          ; 512   ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:m_processor|datapath:dp|flopr:ra1d_eV ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; WIDTH          ; 5     ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:m_processor|datapath:dp|flopr:ra2d_eV ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; WIDTH          ; 5     ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:m_processor|datapath:dp|mux3:byp1muxV ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; WIDTH          ; 512   ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:m_processor|datapath:dp|mux3:byp2muxV ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; WIDTH          ; 512   ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:m_processor|datapath:dp|alu_vect_2:aluv ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                        ;
; M              ; 16    ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:m_processor|datapath:dp|flopr:AluResult_reg ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:m_processor|datapath:dp|flopr:WriteDataE_M ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:m_processor|datapath:dp|flopr:wa3e_m ;
+----------------+-------+--------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                               ;
+----------------+-------+--------------------------------------------------------------------+
; WIDTH          ; 5     ; Signed Integer                                                     ;
+----------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:m_processor|datapath:dp|flopr:AluResult_regV ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; WIDTH          ; 512   ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:m_processor|datapath:dp|flopr:wa3e_mV ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; WIDTH          ; 5     ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:m_processor|datapath:dp|flopr:AluOutM_W ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:m_processor|datapath:dp|flopr:ReadDataM_W ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:m_processor|datapath:dp|flopr:wa3m_w ;
+----------------+-------+--------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                               ;
+----------------+-------+--------------------------------------------------------------------+
; WIDTH          ; 5     ; Signed Integer                                                     ;
+----------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:m_processor|datapath:dp|mux2:Result_mux ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:m_processor|datapath:dp|flopr:AluOutM_WV ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; WIDTH          ; 512   ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:m_processor|datapath:dp|flopr:ReadDataM_WV ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; WIDTH          ; 512   ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:m_processor|datapath:dp|flopr:wa3m_wV ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; WIDTH          ; 5     ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:m_processor|datapath:dp|mux2:Result_muxV ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; WIDTH          ; 512   ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:m_processor|datapath:dp|eqcmp:m0 ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; WIDTH          ; 5     ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:m_processor|datapath:dp|eqcmp:m1 ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; WIDTH          ; 5     ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:m_processor|datapath:dp|eqcmp:m2 ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; WIDTH          ; 5     ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:m_processor|datapath:dp|eqcmp:m3 ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; WIDTH          ; 5     ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:m_processor|datapath:dp|eqcmp:m4a ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; WIDTH          ; 5     ; Signed Integer                                                  ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:m_processor|datapath:dp|eqcmp:m4b ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; WIDTH          ; 5     ; Signed Integer                                                  ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:m_processor|datapath:dp|eqcmp:m0V ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; WIDTH          ; 5     ; Signed Integer                                                  ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:m_processor|datapath:dp|eqcmp:m1V ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; WIDTH          ; 5     ; Signed Integer                                                  ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:m_processor|datapath:dp|eqcmp:m2V ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; WIDTH          ; 5     ; Signed Integer                                                  ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:m_processor|datapath:dp|eqcmp:m3V ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; WIDTH          ; 5     ; Signed Integer                                                  ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:m_processor|datapath:dp|eqcmp:m4aV ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; WIDTH          ; 5     ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:m_processor|datapath:dp|eqcmp:m4bV ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; WIDTH          ; 5     ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram:ram_debug|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------+
; Parameter Name                     ; Value                ; Type                           ;
+------------------------------------+----------------------+--------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                        ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                        ;
; WIDTH_A                            ; 8                    ; Signed Integer                 ;
; WIDTHAD_A                          ; 17                   ; Signed Integer                 ;
; NUMWORDS_A                         ; 130048               ; Signed Integer                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WIDTH_B                            ; 1                    ; Untyped                        ;
; WIDTHAD_B                          ; 1                    ; Untyped                        ;
; NUMWORDS_B                         ; 1                    ; Untyped                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE            ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; INIT_FILE                          ; audio_hex_data.mif   ; Untyped                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                        ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                        ;
; CBXI_PARAMETER                     ; altsyncram_i7q1      ; Untyped                        ;
+------------------------------------+----------------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ramvectorial:data_mem|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------+
; Parameter Name                     ; Value                ; Type                                   ;
+------------------------------------+----------------------+----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                ;
; WIDTH_A                            ; 8                    ; Signed Integer                         ;
; WIDTHAD_A                          ; 17                   ; Signed Integer                         ;
; NUMWORDS_A                         ; 130048               ; Signed Integer                         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                ;
; WIDTH_B                            ; 128                  ; Signed Integer                         ;
; WIDTHAD_B                          ; 13                   ; Signed Integer                         ;
; NUMWORDS_B                         ; 8128                 ; Signed Integer                         ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                ;
; BYTE_SIZE                          ; 8                    ; Untyped                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                ;
; INIT_FILE                          ; audio_hex_data.mif   ; Untyped                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                ;
; CBXI_PARAMETER                     ; altsyncram_19t2      ; Untyped                                ;
+------------------------------------+----------------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: processor:m_processor|datapath:dp|RegV:rfv|altsyncram:vrf_rtl_0 ;
+------------------------------------+----------------------+------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                 ;
+------------------------------------+----------------------+------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                              ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                              ;
; WIDTH_A                            ; 512                  ; Untyped                                              ;
; WIDTHAD_A                          ; 5                    ; Untyped                                              ;
; NUMWORDS_A                         ; 32                   ; Untyped                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WIDTH_B                            ; 512                  ; Untyped                                              ;
; WIDTHAD_B                          ; 5                    ; Untyped                                              ;
; NUMWORDS_B                         ; 32                   ; Untyped                                              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; INIT_FILE                          ; UNUSED               ; Untyped                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                              ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                              ;
; CBXI_PARAMETER                     ; altsyncram_hok1      ; Untyped                                              ;
+------------------------------------+----------------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: processor:m_processor|datapath:dp|RegV:rfv|altsyncram:vrf_rtl_1 ;
+------------------------------------+----------------------+------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                 ;
+------------------------------------+----------------------+------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                              ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                              ;
; WIDTH_A                            ; 512                  ; Untyped                                              ;
; WIDTHAD_A                          ; 5                    ; Untyped                                              ;
; NUMWORDS_A                         ; 32                   ; Untyped                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WIDTH_B                            ; 512                  ; Untyped                                              ;
; WIDTHAD_B                          ; 5                    ; Untyped                                              ;
; NUMWORDS_B                         ; 32                   ; Untyped                                              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; INIT_FILE                          ; UNUSED               ; Untyped                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                              ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                              ;
; CBXI_PARAMETER                     ; altsyncram_a9j1      ; Untyped                                              ;
+------------------------------------+----------------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                            ;
+-------------------------------------------+-----------------------------------------------------------------+
; Name                                      ; Value                                                           ;
+-------------------------------------------+-----------------------------------------------------------------+
; Number of entity instances                ; 4                                                               ;
; Entity Instance                           ; ram:ram_debug|altsyncram:altsyncram_component                   ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                     ;
;     -- WIDTH_A                            ; 8                                                               ;
;     -- NUMWORDS_A                         ; 130048                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                    ;
;     -- WIDTH_B                            ; 1                                                               ;
;     -- NUMWORDS_B                         ; 1                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                       ;
; Entity Instance                           ; ramvectorial:data_mem|altsyncram:altsyncram_component           ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                 ;
;     -- WIDTH_A                            ; 8                                                               ;
;     -- NUMWORDS_A                         ; 130048                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                    ;
;     -- WIDTH_B                            ; 128                                                             ;
;     -- NUMWORDS_B                         ; 8128                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                       ;
; Entity Instance                           ; processor:m_processor|datapath:dp|RegV:rfv|altsyncram:vrf_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                       ;
;     -- WIDTH_A                            ; 512                                                             ;
;     -- NUMWORDS_A                         ; 32                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                    ;
;     -- WIDTH_B                            ; 512                                                             ;
;     -- NUMWORDS_B                         ; 32                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                       ;
; Entity Instance                           ; processor:m_processor|datapath:dp|RegV:rfv|altsyncram:vrf_rtl_1 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                       ;
;     -- WIDTH_A                            ; 512                                                             ;
;     -- NUMWORDS_A                         ; 32                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                    ;
;     -- WIDTH_B                            ; 512                                                             ;
;     -- NUMWORDS_B                         ; 32                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                       ;
+-------------------------------------------+-----------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ramvectorial:data_mem"                                                                                                                                                                 ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address_b ; Input ; Warning  ; Input port expression (14 bits) is wider than the input port (13 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ram:ram_debug"                                                                      ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; q    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:m_processor|datapath:dp|flopr:WriteDataE_M"                               ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; q    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:m_processor|datapath:dp|mux2:ra1_muxV"                                                                                                                                   ;
+-------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; d1    ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; s     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; s[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+-------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:m_processor|datapath:dp|mux2:ra1_mux" ;
+------+-------+----------+--------------------------------------------------+
; Port ; Type  ; Severity ; Details                                          ;
+------+-------+----------+--------------------------------------------------+
; d1   ; Input ; Info     ; Stuck at VCC                                     ;
+------+-------+----------+--------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:m_processor|datapath:dp|flopenrc:instrregV"                                                                                                                                  ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clear     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; clear[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:m_processor|datapath:dp|adder:pcadd" ;
+----------+-------+----------+---------------------------------------------+
; Port     ; Type  ; Severity ; Details                                     ;
+----------+-------+----------+---------------------------------------------+
; b[31..3] ; Input ; Info     ; Stuck at GND                                ;
; b[1..0]  ; Input ; Info     ; Stuck at GND                                ;
; b[2]     ; Input ; Info     ; Stuck at VCC                                ;
+----------+-------+----------+---------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:m_processor|datapath:dp"                                                            ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; InstrD[19..0]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; InstrDV[24..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:m_processor|controllerV:cv|flopr:regsM"                                   ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; q[2] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:m_processor|controllerV:cv|floprc:flushedregsE" ;
+---------+-------+----------+---------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                 ;
+---------+-------+----------+---------------------------------------------------------+
; d[5..3] ; Input ; Info     ; Stuck at GND                                            ;
+---------+-------+----------+---------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:m_processor|controllerV:cv"                                                  ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; ImmSrcD ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ALUSrcE ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:m_processor|controller:c|flopr:regsM"                                     ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; q[3] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:m_processor"                                                                           ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; ALUOutE[31..17]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; WriteDataE[31..8] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mux2:branchmux"                                                                                                                              ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                      ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; d0   ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "d0[31..1]" will be connected to GND. ;
; d1   ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "d1[31..1]" will be connected to GND. ;
; y    ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (1 bits) it drives; bit(s) "y[31..1]" have no fanouts                       ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; In-System Memory Content Editor Settings                                                                                                  ;
+----------------+-------------+-------+--------+------------+------------------------------------------------------------------------------+
; Instance Index ; Instance ID ; Width ; Depth  ; Mode       ; Hierarchy Location                                                           ;
+----------------+-------------+-------+--------+------------+------------------------------------------------------------------------------+
; 0              ; RAM         ; 8     ; 130048 ; Read/Write ; ram:ram_debug|altsyncram:altsyncram_component|altsyncram_i7q1:auto_generated ;
+----------------+-------------+-------+--------+------------+------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 3540                        ;
;     CLR               ; 935                         ;
;     CLR SCLR          ; 442                         ;
;     CLR SLD           ; 526                         ;
;     ENA               ; 967                         ;
;     ENA CLR           ; 60                          ;
;     ENA CLR SCLR      ; 28                          ;
;     ENA CLR SLD       ; 17                          ;
;     ENA SCLR          ; 384                         ;
;     ENA SLD           ; 8                           ;
;     SLD               ; 160                         ;
;     plain             ; 13                          ;
; arriav_lcell_comb     ; 7764                        ;
;     arith             ; 540                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 48                          ;
;         2 data inputs ; 238                         ;
;         3 data inputs ; 221                         ;
;         5 data inputs ; 32                          ;
;     extend            ; 18                          ;
;         7 data inputs ; 18                          ;
;     normal            ; 7206                        ;
;         0 data inputs ; 1                           ;
;         2 data inputs ; 523                         ;
;         3 data inputs ; 482                         ;
;         4 data inputs ; 511                         ;
;         5 data inputs ; 1381                        ;
;         6 data inputs ; 4308                        ;
; arriav_mac            ; 34                          ;
; boundary_port         ; 42                          ;
; stratixv_ram_block    ; 1280                        ;
;                       ;                             ;
; Max LUT depth         ; 12.00                       ;
; Average LUT depth     ; 4.64                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:30     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Wed Apr 10 04:13:42 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off proyecto_2 -c top
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file arr2bits.sv
    Info (12023): Found entity 1: arr2bits File: C:/Users/XT/Desktop/AudioSIMD-FIR/Procesador/arr2bits.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alu_vect_tb.sv
    Info (12023): Found entity 1: alu_vect_tb File: C:/Users/XT/Desktop/AudioSIMD-FIR/Procesador/alu_vect_tb.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alu_vect.sv
    Info (12023): Found entity 1: alu_vect File: C:/Users/XT/Desktop/AudioSIMD-FIR/Procesador/alu_vect.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file controllerv_tb.sv
    Info (12023): Found entity 1: controllerV_tb File: C:/Users/XT/Desktop/AudioSIMD-FIR/Procesador/controllerV_tb.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file controllerv.sv
    Info (12023): Found entity 1: controllerV File: C:/Users/XT/Desktop/AudioSIMD-FIR/Procesador/controllerV.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file regv_tb.sv
    Info (12023): Found entity 1: RegV_tb File: C:/Users/XT/Desktop/AudioSIMD-FIR/Procesador/RegV_tb.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file regv.sv
    Info (12023): Found entity 1: RegV File: C:/Users/XT/Desktop/AudioSIMD-FIR/Procesador/RegV.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file dmem.sv
    Info (12023): Found entity 1: dmem File: C:/Users/XT/Desktop/AudioSIMD-FIR/Procesador/dmem.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file adder.sv
    Info (12023): Found entity 1: adder File: C:/Users/XT/Desktop/AudioSIMD-FIR/Procesador/adder.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file top.sv
    Info (12023): Found entity 1: top File: C:/Users/XT/Desktop/AudioSIMD-FIR/Procesador/top.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file testbench.sv
    Info (12023): Found entity 1: testbench File: C:/Users/XT/Desktop/AudioSIMD-FIR/Procesador/testbench.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file imem.sv
    Info (12023): Found entity 1: imem File: C:/Users/XT/Desktop/AudioSIMD-FIR/Procesador/imem.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file processor.sv
    Info (12023): Found entity 1: processor File: C:/Users/XT/Desktop/AudioSIMD-FIR/Procesador/processor.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file controller.sv
    Info (12023): Found entity 1: controller File: C:/Users/XT/Desktop/AudioSIMD-FIR/Procesador/controller.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file conditional.sv
    Info (12023): Found entity 1: conditional File: C:/Users/XT/Desktop/AudioSIMD-FIR/Procesador/conditional.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file datapath.sv
    Info (12023): Found entity 1: datapath File: C:/Users/XT/Desktop/AudioSIMD-FIR/Procesador/datapath.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file hazard.sv
    Info (12023): Found entity 1: hazard File: C:/Users/XT/Desktop/AudioSIMD-FIR/Procesador/hazard.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file regfile.sv
    Info (12023): Found entity 1: regfile File: C:/Users/XT/Desktop/AudioSIMD-FIR/Procesador/regfile.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file extend.sv
    Info (12023): Found entity 1: extend File: C:/Users/XT/Desktop/AudioSIMD-FIR/Procesador/extend.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alu.sv
    Info (12023): Found entity 1: alu File: C:/Users/XT/Desktop/AudioSIMD-FIR/Procesador/alu.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file flopenr.sv
    Info (12023): Found entity 1: flopenr File: C:/Users/XT/Desktop/AudioSIMD-FIR/Procesador/flopenr.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file flopr.sv
    Info (12023): Found entity 1: flopr File: C:/Users/XT/Desktop/AudioSIMD-FIR/Procesador/flopr.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file flopenrc.sv
    Info (12023): Found entity 1: flopenrc File: C:/Users/XT/Desktop/AudioSIMD-FIR/Procesador/flopenrc.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file floprc.sv
    Info (12023): Found entity 1: floprc File: C:/Users/XT/Desktop/AudioSIMD-FIR/Procesador/floprc.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mux2.sv
    Info (12023): Found entity 1: mux2 File: C:/Users/XT/Desktop/AudioSIMD-FIR/Procesador/mux2.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mux3.sv
    Info (12023): Found entity 1: mux3 File: C:/Users/XT/Desktop/AudioSIMD-FIR/Procesador/mux3.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file eqcmp.sv
    Info (12023): Found entity 1: eqcmp File: C:/Users/XT/Desktop/AudioSIMD-FIR/Procesador/eqcmp.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ram.v
    Info (12023): Found entity 1: ram File: C:/Users/XT/Desktop/AudioSIMD-FIR/Procesador/ram.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file testbench_alu.sv
    Info (12023): Found entity 1: testbench_alu File: C:/Users/XT/Desktop/AudioSIMD-FIR/Procesador/testbench_alu.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file testbench_conditional.sv
    Info (12023): Found entity 1: testbench_conditional File: C:/Users/XT/Desktop/AudioSIMD-FIR/Procesador/testbench_conditional.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file testbench_mux2.sv
    Info (12023): Found entity 1: testbench_mux2 File: C:/Users/XT/Desktop/AudioSIMD-FIR/Procesador/testbench_mux2.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file testbench_mux3.sv
    Info (12023): Found entity 1: testbench_mux3 File: C:/Users/XT/Desktop/AudioSIMD-FIR/Procesador/testbench_mux3.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file testbench_hazard.sv
    Info (12023): Found entity 1: testbench_hazard File: C:/Users/XT/Desktop/AudioSIMD-FIR/Procesador/testbench_hazard.sv Line: 2
Warning (10229): Verilog HDL Expression warning at testbench_ram.sv(30): truncated literal to match 32 bits File: C:/Users/XT/Desktop/AudioSIMD-FIR/Procesador/testbench_ram.sv Line: 30
Warning (10229): Verilog HDL Expression warning at testbench_ram.sv(34): truncated literal to match 32 bits File: C:/Users/XT/Desktop/AudioSIMD-FIR/Procesador/testbench_ram.sv Line: 34
Warning (10229): Verilog HDL Expression warning at testbench_ram.sv(38): truncated literal to match 32 bits File: C:/Users/XT/Desktop/AudioSIMD-FIR/Procesador/testbench_ram.sv Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file testbench_ram.sv
    Info (12023): Found entity 1: testbench_ram File: C:/Users/XT/Desktop/AudioSIMD-FIR/Procesador/testbench_ram.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file ramvectorial.v
    Info (12023): Found entity 1: ramvectorial File: C:/Users/XT/Desktop/AudioSIMD-FIR/Procesador/ramvectorial.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file alu_vect_2.sv
    Info (12023): Found entity 1: alu_vect_2 File: C:/Users/XT/Desktop/AudioSIMD-FIR/Procesador/alu_vect_2.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alu_vect_2_tb.sv
    Info (12023): Found entity 1: alu_vect_2_tb File: C:/Users/XT/Desktop/AudioSIMD-FIR/Procesador/alu_vect_2_tb.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file testbench_regfile.sv
    Info (12023): Found entity 1: testbench_regfile File: C:/Users/XT/Desktop/AudioSIMD-FIR/Procesador/testbench_regfile.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file hazardv.sv
    Info (12023): Found entity 1: hazardV File: C:/Users/XT/Desktop/AudioSIMD-FIR/Procesador/hazardV.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file bits2arr.sv
    Info (12023): Found entity 1: bits2arr File: C:/Users/XT/Desktop/AudioSIMD-FIR/Procesador/bits2arr.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file arr2bits4mem.sv
    Info (12023): Found entity 1: arr2bits4mem File: C:/Users/XT/Desktop/AudioSIMD-FIR/Procesador/arr2bits4mem.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file bits2arr4mem.sv
    Info (12023): Found entity 1: bits2arr4mem File: C:/Users/XT/Desktop/AudioSIMD-FIR/Procesador/bits2arr4mem.sv Line: 1
Warning (10236): Verilog HDL Implicit Net warning at testbench_regfile.sv(14): created implicit net for "PCPlus8D" File: C:/Users/XT/Desktop/AudioSIMD-FIR/Procesador/testbench_regfile.sv Line: 14
Info (12127): Elaborating entity "top" for the top level hierarchy
Info (12128): Elaborating entity "mux2" for hierarchy "mux2:branchmux" File: C:/Users/XT/Desktop/AudioSIMD-FIR/Procesador/top.sv Line: 14
Info (12128): Elaborating entity "processor" for hierarchy "processor:m_processor" File: C:/Users/XT/Desktop/AudioSIMD-FIR/Procesador/top.sv Line: 26
Warning (12125): Using design file instvecorscalar.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: instVecOrScalar File: C:/Users/XT/Desktop/AudioSIMD-FIR/Procesador/instvecorscalar.sv Line: 1
Info (12128): Elaborating entity "instVecOrScalar" for hierarchy "processor:m_processor|instVecOrScalar:i" File: C:/Users/XT/Desktop/AudioSIMD-FIR/Procesador/processor.sv Line: 33
Info (12128): Elaborating entity "controller" for hierarchy "processor:m_processor|controller:c" File: C:/Users/XT/Desktop/AudioSIMD-FIR/Procesador/processor.sv Line: 42
Info (12128): Elaborating entity "floprc" for hierarchy "processor:m_processor|controller:c|floprc:flushedregsE" File: C:/Users/XT/Desktop/AudioSIMD-FIR/Procesador/controller.sv Line: 73
Info (12128): Elaborating entity "flopr" for hierarchy "processor:m_processor|controller:c|flopr:regsE" File: C:/Users/XT/Desktop/AudioSIMD-FIR/Procesador/controller.sv Line: 75
Info (12128): Elaborating entity "flopr" for hierarchy "processor:m_processor|controller:c|flopr:condregE" File: C:/Users/XT/Desktop/AudioSIMD-FIR/Procesador/controller.sv Line: 77
Info (12128): Elaborating entity "conditional" for hierarchy "processor:m_processor|controller:c|conditional:Cond" File: C:/Users/XT/Desktop/AudioSIMD-FIR/Procesador/controller.sv Line: 82
Info (12128): Elaborating entity "flopr" for hierarchy "processor:m_processor|controller:c|flopr:regsW" File: C:/Users/XT/Desktop/AudioSIMD-FIR/Procesador/controller.sv Line: 97
Info (12128): Elaborating entity "controllerV" for hierarchy "processor:m_processor|controllerV:cv" File: C:/Users/XT/Desktop/AudioSIMD-FIR/Procesador/processor.sv Line: 50
Warning (10036): Verilog HDL or VHDL warning at controllerV.sv(25): object "SetCondition" assigned a value but never read File: C:/Users/XT/Desktop/AudioSIMD-FIR/Procesador/controllerV.sv Line: 25
Info (12128): Elaborating entity "floprc" for hierarchy "processor:m_processor|controllerV:cv|floprc:flushedregsE" File: C:/Users/XT/Desktop/AudioSIMD-FIR/Procesador/controllerV.sv Line: 65
Info (12128): Elaborating entity "flopr" for hierarchy "processor:m_processor|controllerV:cv|flopr:regsW" File: C:/Users/XT/Desktop/AudioSIMD-FIR/Procesador/controllerV.sv Line: 89
Info (12128): Elaborating entity "datapath" for hierarchy "processor:m_processor|datapath:dp" File: C:/Users/XT/Desktop/AudioSIMD-FIR/Procesador/processor.sv Line: 69
Info (12128): Elaborating entity "flopenr" for hierarchy "processor:m_processor|datapath:dp|flopenr:pcreg" File: C:/Users/XT/Desktop/AudioSIMD-FIR/Procesador/datapath.sv Line: 66
Info (12128): Elaborating entity "adder" for hierarchy "processor:m_processor|datapath:dp|adder:pcadd" File: C:/Users/XT/Desktop/AudioSIMD-FIR/Procesador/datapath.sv Line: 67
Info (12128): Elaborating entity "flopenrc" for hierarchy "processor:m_processor|datapath:dp|flopenrc:instrreg" File: C:/Users/XT/Desktop/AudioSIMD-FIR/Procesador/datapath.sv Line: 74
Info (12128): Elaborating entity "mux2" for hierarchy "processor:m_processor|datapath:dp|mux2:ra1_mux" File: C:/Users/XT/Desktop/AudioSIMD-FIR/Procesador/datapath.sv Line: 81
Info (12128): Elaborating entity "regfile" for hierarchy "processor:m_processor|datapath:dp|regfile:rf" File: C:/Users/XT/Desktop/AudioSIMD-FIR/Procesador/datapath.sv Line: 94
Info (12128): Elaborating entity "extend" for hierarchy "processor:m_processor|datapath:dp|extend:ext" File: C:/Users/XT/Desktop/AudioSIMD-FIR/Procesador/datapath.sv Line: 96
Info (12128): Elaborating entity "RegV" for hierarchy "processor:m_processor|datapath:dp|RegV:rfv" File: C:/Users/XT/Desktop/AudioSIMD-FIR/Procesador/datapath.sv Line: 120
Info (12128): Elaborating entity "flopr" for hierarchy "processor:m_processor|datapath:dp|flopr:rd1d_e" File: C:/Users/XT/Desktop/AudioSIMD-FIR/Procesador/datapath.sv Line: 124
Info (12128): Elaborating entity "mux3" for hierarchy "processor:m_processor|datapath:dp|mux3:byp1mux" File: C:/Users/XT/Desktop/AudioSIMD-FIR/Procesador/datapath.sv Line: 134
Info (12128): Elaborating entity "alu" for hierarchy "processor:m_processor|datapath:dp|alu:alu" File: C:/Users/XT/Desktop/AudioSIMD-FIR/Procesador/datapath.sv Line: 139
Warning (10272): Verilog HDL Case Statement warning at alu.sv(19): case item expression covers a value already covered by a previous case item File: C:/Users/XT/Desktop/AudioSIMD-FIR/Procesador/alu.sv Line: 19
Info (12128): Elaborating entity "flopr" for hierarchy "processor:m_processor|datapath:dp|flopr:rd1d_eV" File: C:/Users/XT/Desktop/AudioSIMD-FIR/Procesador/datapath.sv Line: 147
Info (12128): Elaborating entity "mux3" for hierarchy "processor:m_processor|datapath:dp|mux3:byp1muxV" File: C:/Users/XT/Desktop/AudioSIMD-FIR/Procesador/datapath.sv Line: 152
Info (12128): Elaborating entity "alu_vect_2" for hierarchy "processor:m_processor|datapath:dp|alu_vect_2:aluv" File: C:/Users/XT/Desktop/AudioSIMD-FIR/Procesador/datapath.sv Line: 161
Info (12128): Elaborating entity "arr2bits" for hierarchy "processor:m_processor|datapath:dp|arr2bits:a2b_alu" File: C:/Users/XT/Desktop/AudioSIMD-FIR/Procesador/datapath.sv Line: 164
Info (12128): Elaborating entity "arr2bits4mem" for hierarchy "processor:m_processor|datapath:dp|arr2bits4mem:a2b_reg2" File: C:/Users/XT/Desktop/AudioSIMD-FIR/Procesador/datapath.sv Line: 167
Info (12128): Elaborating entity "bits2arr" for hierarchy "processor:m_processor|datapath:dp|bits2arr:b2a" File: C:/Users/XT/Desktop/AudioSIMD-FIR/Procesador/datapath.sv Line: 182
Info (12128): Elaborating entity "bits2arr4mem" for hierarchy "processor:m_processor|datapath:dp|bits2arr4mem:b2a4m" File: C:/Users/XT/Desktop/AudioSIMD-FIR/Procesador/datapath.sv Line: 201
Info (12128): Elaborating entity "mux2" for hierarchy "processor:m_processor|datapath:dp|mux2:Result_muxV" File: C:/Users/XT/Desktop/AudioSIMD-FIR/Procesador/datapath.sv Line: 206
Info (12128): Elaborating entity "eqcmp" for hierarchy "processor:m_processor|datapath:dp|eqcmp:m0" File: C:/Users/XT/Desktop/AudioSIMD-FIR/Procesador/datapath.sv Line: 215
Info (12128): Elaborating entity "hazard" for hierarchy "processor:m_processor|hazard:h" File: C:/Users/XT/Desktop/AudioSIMD-FIR/Procesador/processor.sv Line: 76
Info (12128): Elaborating entity "hazardV" for hierarchy "processor:m_processor|hazardV:hV" File: C:/Users/XT/Desktop/AudioSIMD-FIR/Procesador/processor.sv Line: 93
Info (12128): Elaborating entity "imem" for hierarchy "imem:instructions_mem" File: C:/Users/XT/Desktop/AudioSIMD-FIR/Procesador/top.sv Line: 29
Warning (10850): Verilog HDL warning at imem.sv(7): number of words (69) in memory file does not match the number of elements in the address range [0:264] File: C:/Users/XT/Desktop/AudioSIMD-FIR/Procesador/imem.sv Line: 7
Warning (10030): Net "ROM.data_a" at imem.sv(4) has no driver or initial value, using a default initial value '0' File: C:/Users/XT/Desktop/AudioSIMD-FIR/Procesador/imem.sv Line: 4
Warning (10030): Net "ROM.waddr_a" at imem.sv(4) has no driver or initial value, using a default initial value '0' File: C:/Users/XT/Desktop/AudioSIMD-FIR/Procesador/imem.sv Line: 4
Warning (10030): Net "ROM.we_a" at imem.sv(4) has no driver or initial value, using a default initial value '0' File: C:/Users/XT/Desktop/AudioSIMD-FIR/Procesador/imem.sv Line: 4
Info (12128): Elaborating entity "ram" for hierarchy "ram:ram_debug" File: C:/Users/XT/Desktop/AudioSIMD-FIR/Procesador/top.sv Line: 30
Info (12128): Elaborating entity "altsyncram" for hierarchy "ram:ram_debug|altsyncram:altsyncram_component" File: C:/Users/XT/Desktop/AudioSIMD-FIR/Procesador/ram.v Line: 85
Info (12130): Elaborated megafunction instantiation "ram:ram_debug|altsyncram:altsyncram_component" File: C:/Users/XT/Desktop/AudioSIMD-FIR/Procesador/ram.v Line: 85
Info (12133): Instantiated megafunction "ram:ram_debug|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/XT/Desktop/AudioSIMD-FIR/Procesador/ram.v Line: 85
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "audio_hex_data.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=RAM"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "130048"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "widthad_a" = "17"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_i7q1.tdf
    Info (12023): Found entity 1: altsyncram_i7q1 File: C:/Users/XT/Desktop/AudioSIMD-FIR/Procesador/db/altsyncram_i7q1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_i7q1" for hierarchy "ram:ram_debug|altsyncram:altsyncram_component|altsyncram_i7q1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_iph2.tdf
    Info (12023): Found entity 1: altsyncram_iph2 File: C:/Users/XT/Desktop/AudioSIMD-FIR/Procesador/db/altsyncram_iph2.tdf Line: 33
Info (12128): Elaborating entity "altsyncram_iph2" for hierarchy "ram:ram_debug|altsyncram:altsyncram_component|altsyncram_i7q1:auto_generated|altsyncram_iph2:altsyncram1" File: C:/Users/XT/Desktop/AudioSIMD-FIR/Procesador/db/altsyncram_i7q1.tdf Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_uma.tdf
    Info (12023): Found entity 1: decode_uma File: C:/Users/XT/Desktop/AudioSIMD-FIR/Procesador/db/decode_uma.tdf Line: 22
Info (12128): Elaborating entity "decode_uma" for hierarchy "ram:ram_debug|altsyncram:altsyncram_component|altsyncram_i7q1:auto_generated|altsyncram_iph2:altsyncram1|decode_uma:decode4" File: C:/Users/XT/Desktop/AudioSIMD-FIR/Procesador/db/altsyncram_iph2.tdf Line: 49
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_n2a.tdf
    Info (12023): Found entity 1: decode_n2a File: C:/Users/XT/Desktop/AudioSIMD-FIR/Procesador/db/decode_n2a.tdf Line: 22
Info (12128): Elaborating entity "decode_n2a" for hierarchy "ram:ram_debug|altsyncram:altsyncram_component|altsyncram_i7q1:auto_generated|altsyncram_iph2:altsyncram1|decode_n2a:rden_decode_a" File: C:/Users/XT/Desktop/AudioSIMD-FIR/Procesador/db/altsyncram_iph2.tdf Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_ehb.tdf
    Info (12023): Found entity 1: mux_ehb File: C:/Users/XT/Desktop/AudioSIMD-FIR/Procesador/db/mux_ehb.tdf Line: 22
Info (12128): Elaborating entity "mux_ehb" for hierarchy "ram:ram_debug|altsyncram:altsyncram_component|altsyncram_i7q1:auto_generated|altsyncram_iph2:altsyncram1|mux_ehb:mux6" File: C:/Users/XT/Desktop/AudioSIMD-FIR/Procesador/db/altsyncram_iph2.tdf Line: 53
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "ram:ram_debug|altsyncram:altsyncram_component|altsyncram_i7q1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Users/XT/Desktop/AudioSIMD-FIR/Procesador/db/altsyncram_i7q1.tdf Line: 37
Info (12130): Elaborated megafunction instantiation "ram:ram_debug|altsyncram:altsyncram_component|altsyncram_i7q1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Users/XT/Desktop/AudioSIMD-FIR/Procesador/db/altsyncram_i7q1.tdf Line: 37
Info (12133): Instantiated megafunction "ram:ram_debug|altsyncram:altsyncram_component|altsyncram_i7q1:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter: File: C:/Users/XT/Desktop/AudioSIMD-FIR/Procesador/db/altsyncram_i7q1.tdf Line: 37
    Info (12134): Parameter "CVALUE" = "00000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "1380011264"
    Info (12134): Parameter "NUMWORDS" = "130048"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "4"
    Info (12134): Parameter "WIDTH_WORD" = "8"
    Info (12134): Parameter "WIDTHAD" = "17"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "ram:ram_debug|altsyncram:altsyncram_component|altsyncram_i7q1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 302
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "ram:ram_debug|altsyncram:altsyncram_component|altsyncram_i7q1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "sld_rom_sr" for hierarchy "ram:ram_debug|altsyncram:altsyncram_component|altsyncram_i7q1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 828
Info (12128): Elaborating entity "ramvectorial" for hierarchy "ramvectorial:data_mem" File: C:/Users/XT/Desktop/AudioSIMD-FIR/Procesador/top.sv Line: 31
Info (12128): Elaborating entity "altsyncram" for hierarchy "ramvectorial:data_mem|altsyncram:altsyncram_component" File: C:/Users/XT/Desktop/AudioSIMD-FIR/Procesador/ramvectorial.v Line: 97
Info (12130): Elaborated megafunction instantiation "ramvectorial:data_mem|altsyncram:altsyncram_component" File: C:/Users/XT/Desktop/AudioSIMD-FIR/Procesador/ramvectorial.v Line: 97
Info (12133): Instantiated megafunction "ramvectorial:data_mem|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/XT/Desktop/AudioSIMD-FIR/Procesador/ramvectorial.v Line: 97
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "audio_hex_data.mif"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "130048"
    Info (12134): Parameter "numwords_b" = "8128"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "17"
    Info (12134): Parameter "widthad_b" = "13"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "128"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_19t2.tdf
    Info (12023): Found entity 1: altsyncram_19t2 File: C:/Users/XT/Desktop/AudioSIMD-FIR/Procesador/db/altsyncram_19t2.tdf Line: 35
Info (12128): Elaborating entity "altsyncram_19t2" for hierarchy "ramvectorial:data_mem|altsyncram:altsyncram_component|altsyncram_19t2:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_hkb.tdf
    Info (12023): Found entity 1: mux_hkb File: C:/Users/XT/Desktop/AudioSIMD-FIR/Procesador/db/mux_hkb.tdf Line: 22
Info (12128): Elaborating entity "mux_hkb" for hierarchy "ramvectorial:data_mem|altsyncram:altsyncram_component|altsyncram_19t2:auto_generated|mux_hkb:mux5" File: C:/Users/XT/Desktop/AudioSIMD-FIR/Procesador/db/altsyncram_19t2.tdf Line: 55
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2024.04.10.04:13:58 Progress: Loading sld62e5bc0b/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld62e5bc0b/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Users/XT/Desktop/AudioSIMD-FIR/Procesador/db/ip/sld62e5bc0b/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld62e5bc0b/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Users/XT/Desktop/AudioSIMD-FIR/Procesador/db/ip/sld62e5bc0b/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld62e5bc0b/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Users/XT/Desktop/AudioSIMD-FIR/Procesador/db/ip/sld62e5bc0b/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld62e5bc0b/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Users/XT/Desktop/AudioSIMD-FIR/Procesador/db/ip/sld62e5bc0b/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld62e5bc0b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Users/XT/Desktop/AudioSIMD-FIR/Procesador/db/ip/sld62e5bc0b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Users/XT/Desktop/AudioSIMD-FIR/Procesador/db/ip/sld62e5bc0b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld62e5bc0b/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Users/XT/Desktop/AudioSIMD-FIR/Procesador/db/ip/sld62e5bc0b/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (19016): Clock multiplexers are found and protected
    Warning (19017): Found clock multiplexer mux2:branchmux|y[0] File: C:/Users/XT/Desktop/AudioSIMD-FIR/Procesador/mux2.sv Line: 3
Warning (276027): Inferred dual-clock RAM node "processor:m_processor|datapath:dp|RegV:rfv|vrf_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "processor:m_processor|datapath:dp|RegV:rfv|vrf_rtl_1" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Critical Warning (127005): Memory depth (512) in the design file differs from memory depth (265) in the Memory Initialization File "C:/Users/XT/Desktop/AudioSIMD-FIR/Procesador/db/top.ram0_imem_37c714.hdl.mif" -- setting initial value for remaining addresses to 0
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "C:/Users/XT/Desktop/AudioSIMD-FIR/Procesador/db/top.ram0_imem_37c714.hdl.mif" contains "don't care" values -- overwriting them with 0s
Info (19000): Inferred 2 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "processor:m_processor|datapath:dp|RegV:rfv|vrf_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 512
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 32
        Info (286033): Parameter WIDTH_B set to 512
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 32
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "processor:m_processor|datapath:dp|RegV:rfv|vrf_rtl_1" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 512
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 32
        Info (286033): Parameter WIDTH_B set to 512
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 32
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
Info (12130): Elaborated megafunction instantiation "processor:m_processor|datapath:dp|RegV:rfv|altsyncram:vrf_rtl_0"
Info (12133): Instantiated megafunction "processor:m_processor|datapath:dp|RegV:rfv|altsyncram:vrf_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "512"
    Info (12134): Parameter "WIDTHAD_A" = "5"
    Info (12134): Parameter "NUMWORDS_A" = "32"
    Info (12134): Parameter "WIDTH_B" = "512"
    Info (12134): Parameter "WIDTHAD_B" = "5"
    Info (12134): Parameter "NUMWORDS_B" = "32"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_hok1.tdf
    Info (12023): Found entity 1: altsyncram_hok1 File: C:/Users/XT/Desktop/AudioSIMD-FIR/Procesador/db/altsyncram_hok1.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "processor:m_processor|datapath:dp|RegV:rfv|altsyncram:vrf_rtl_1"
Info (12133): Instantiated megafunction "processor:m_processor|datapath:dp|RegV:rfv|altsyncram:vrf_rtl_1" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "512"
    Info (12134): Parameter "WIDTHAD_A" = "5"
    Info (12134): Parameter "NUMWORDS_A" = "32"
    Info (12134): Parameter "WIDTH_B" = "512"
    Info (12134): Parameter "WIDTHAD_B" = "5"
    Info (12134): Parameter "NUMWORDS_B" = "32"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_a9j1.tdf
    Info (12023): Found entity 1: altsyncram_a9j1 File: C:/Users/XT/Desktop/AudioSIMD-FIR/Procesador/db/altsyncram_a9j1.tdf Line: 27
Warning (12241): 4 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 8 registers lost all their fanouts during netlist optimizations.
Info (17036): Removed 1 MSB VCC or GND address nodes from RAM block "processor:m_processor|datapath:dp|RegV:rfv|altsyncram:vrf_rtl_1|altsyncram_a9j1:auto_generated|ALTSYNCRAM" File: C:/Users/XT/Desktop/AudioSIMD-FIR/Procesador/db/altsyncram_a9j1.tdf Line: 14438
Info (17036): Removed 1 MSB VCC or GND address nodes from RAM block "processor:m_processor|datapath:dp|RegV:rfv|altsyncram:vrf_rtl_0|altsyncram_hok1:auto_generated|ALTSYNCRAM" File: C:/Users/XT/Desktop/AudioSIMD-FIR/Procesador/db/altsyncram_hok1.tdf Line: 14439
Info (144001): Generated suppressed messages file C:/Users/XT/Desktop/AudioSIMD-FIR/Procesador/output_files/top.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 11758 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 10 input pins
    Info (21059): Implemented 9 output pins
    Info (21061): Implemented 10424 logic cells
    Info (21064): Implemented 1280 RAM segments
    Info (21062): Implemented 34 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 19 warnings
    Info: Peak virtual memory: 5113 megabytes
    Info: Processing ended: Wed Apr 10 04:14:37 2024
    Info: Elapsed time: 00:00:55
    Info: Total CPU time (on all processors): 00:01:14


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/XT/Desktop/AudioSIMD-FIR/Procesador/output_files/top.map.smsg.


