///Register `VCTR3` reader
pub type R = crate::R<VCTR3rs>;
///Register `VCTR3` writer
pub type W = crate::W<VCTR3rs>;
///Field `B96` reader - B96
pub type B96_R = crate::BitReader;
///Field `B96` writer - B96
pub type B96_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B97` reader - B97
pub type B97_R = crate::BitReader;
///Field `B97` writer - B97
pub type B97_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B98` reader - B98
pub type B98_R = crate::BitReader;
///Field `B98` writer - B98
pub type B98_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B99` reader - B99
pub type B99_R = crate::BitReader;
///Field `B99` writer - B99
pub type B99_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B100` reader - B100
pub type B100_R = crate::BitReader;
///Field `B100` writer - B100
pub type B100_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B101` reader - B101
pub type B101_R = crate::BitReader;
///Field `B101` writer - B101
pub type B101_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B102` reader - B102
pub type B102_R = crate::BitReader;
///Field `B102` writer - B102
pub type B102_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B103` reader - B103
pub type B103_R = crate::BitReader;
///Field `B103` writer - B103
pub type B103_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B104` reader - B104
pub type B104_R = crate::BitReader;
///Field `B104` writer - B104
pub type B104_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B105` reader - B105
pub type B105_R = crate::BitReader;
///Field `B105` writer - B105
pub type B105_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B106` reader - B106
pub type B106_R = crate::BitReader;
///Field `B106` writer - B106
pub type B106_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B107` reader - B107
pub type B107_R = crate::BitReader;
///Field `B107` writer - B107
pub type B107_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B108` reader - B108
pub type B108_R = crate::BitReader;
///Field `B108` writer - B108
pub type B108_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B109` reader - B109
pub type B109_R = crate::BitReader;
///Field `B109` writer - B109
pub type B109_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B110` reader - B110
pub type B110_R = crate::BitReader;
///Field `B110` writer - B110
pub type B110_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B111` reader - B111
pub type B111_R = crate::BitReader;
///Field `B111` writer - B111
pub type B111_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B112` reader - B112
pub type B112_R = crate::BitReader;
///Field `B112` writer - B112
pub type B112_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B113` reader - B113
pub type B113_R = crate::BitReader;
///Field `B113` writer - B113
pub type B113_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B114` reader - B114
pub type B114_R = crate::BitReader;
///Field `B114` writer - B114
pub type B114_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B115` reader - B115
pub type B115_R = crate::BitReader;
///Field `B115` writer - B115
pub type B115_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B116` reader - B116
pub type B116_R = crate::BitReader;
///Field `B116` writer - B116
pub type B116_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B117` reader - B117
pub type B117_R = crate::BitReader;
///Field `B117` writer - B117
pub type B117_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B118` reader - B118
pub type B118_R = crate::BitReader;
///Field `B118` writer - B118
pub type B118_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B119` reader - B119
pub type B119_R = crate::BitReader;
///Field `B119` writer - B119
pub type B119_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B120` reader - B120
pub type B120_R = crate::BitReader;
///Field `B120` writer - B120
pub type B120_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B121` reader - B121
pub type B121_R = crate::BitReader;
///Field `B121` writer - B121
pub type B121_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B122` reader - B122
pub type B122_R = crate::BitReader;
///Field `B122` writer - B122
pub type B122_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B123` reader - B123
pub type B123_R = crate::BitReader;
///Field `B123` writer - B123
pub type B123_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B124` reader - B124
pub type B124_R = crate::BitReader;
///Field `B124` writer - B124
pub type B124_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B125` reader - B125
pub type B125_R = crate::BitReader;
///Field `B125` writer - B125
pub type B125_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B126` reader - B126
pub type B126_R = crate::BitReader;
///Field `B126` writer - B126
pub type B126_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B127` reader - B127
pub type B127_R = crate::BitReader;
///Field `B127` writer - B127
pub type B127_W<'a, REG> = crate::BitWriter<'a, REG>;
impl R {
    ///Bit 0 - B96
    #[inline(always)]
    pub fn b96(&self) -> B96_R {
        B96_R::new((self.bits & 1) != 0)
    }
    ///Bit 1 - B97
    #[inline(always)]
    pub fn b97(&self) -> B97_R {
        B97_R::new(((self.bits >> 1) & 1) != 0)
    }
    ///Bit 2 - B98
    #[inline(always)]
    pub fn b98(&self) -> B98_R {
        B98_R::new(((self.bits >> 2) & 1) != 0)
    }
    ///Bit 3 - B99
    #[inline(always)]
    pub fn b99(&self) -> B99_R {
        B99_R::new(((self.bits >> 3) & 1) != 0)
    }
    ///Bit 4 - B100
    #[inline(always)]
    pub fn b100(&self) -> B100_R {
        B100_R::new(((self.bits >> 4) & 1) != 0)
    }
    ///Bit 5 - B101
    #[inline(always)]
    pub fn b101(&self) -> B101_R {
        B101_R::new(((self.bits >> 5) & 1) != 0)
    }
    ///Bit 6 - B102
    #[inline(always)]
    pub fn b102(&self) -> B102_R {
        B102_R::new(((self.bits >> 6) & 1) != 0)
    }
    ///Bit 7 - B103
    #[inline(always)]
    pub fn b103(&self) -> B103_R {
        B103_R::new(((self.bits >> 7) & 1) != 0)
    }
    ///Bit 8 - B104
    #[inline(always)]
    pub fn b104(&self) -> B104_R {
        B104_R::new(((self.bits >> 8) & 1) != 0)
    }
    ///Bit 9 - B105
    #[inline(always)]
    pub fn b105(&self) -> B105_R {
        B105_R::new(((self.bits >> 9) & 1) != 0)
    }
    ///Bit 10 - B106
    #[inline(always)]
    pub fn b106(&self) -> B106_R {
        B106_R::new(((self.bits >> 10) & 1) != 0)
    }
    ///Bit 11 - B107
    #[inline(always)]
    pub fn b107(&self) -> B107_R {
        B107_R::new(((self.bits >> 11) & 1) != 0)
    }
    ///Bit 12 - B108
    #[inline(always)]
    pub fn b108(&self) -> B108_R {
        B108_R::new(((self.bits >> 12) & 1) != 0)
    }
    ///Bit 13 - B109
    #[inline(always)]
    pub fn b109(&self) -> B109_R {
        B109_R::new(((self.bits >> 13) & 1) != 0)
    }
    ///Bit 14 - B110
    #[inline(always)]
    pub fn b110(&self) -> B110_R {
        B110_R::new(((self.bits >> 14) & 1) != 0)
    }
    ///Bit 15 - B111
    #[inline(always)]
    pub fn b111(&self) -> B111_R {
        B111_R::new(((self.bits >> 15) & 1) != 0)
    }
    ///Bit 16 - B112
    #[inline(always)]
    pub fn b112(&self) -> B112_R {
        B112_R::new(((self.bits >> 16) & 1) != 0)
    }
    ///Bit 17 - B113
    #[inline(always)]
    pub fn b113(&self) -> B113_R {
        B113_R::new(((self.bits >> 17) & 1) != 0)
    }
    ///Bit 18 - B114
    #[inline(always)]
    pub fn b114(&self) -> B114_R {
        B114_R::new(((self.bits >> 18) & 1) != 0)
    }
    ///Bit 19 - B115
    #[inline(always)]
    pub fn b115(&self) -> B115_R {
        B115_R::new(((self.bits >> 19) & 1) != 0)
    }
    ///Bit 20 - B116
    #[inline(always)]
    pub fn b116(&self) -> B116_R {
        B116_R::new(((self.bits >> 20) & 1) != 0)
    }
    ///Bit 21 - B117
    #[inline(always)]
    pub fn b117(&self) -> B117_R {
        B117_R::new(((self.bits >> 21) & 1) != 0)
    }
    ///Bit 22 - B118
    #[inline(always)]
    pub fn b118(&self) -> B118_R {
        B118_R::new(((self.bits >> 22) & 1) != 0)
    }
    ///Bit 23 - B119
    #[inline(always)]
    pub fn b119(&self) -> B119_R {
        B119_R::new(((self.bits >> 23) & 1) != 0)
    }
    ///Bit 24 - B120
    #[inline(always)]
    pub fn b120(&self) -> B120_R {
        B120_R::new(((self.bits >> 24) & 1) != 0)
    }
    ///Bit 25 - B121
    #[inline(always)]
    pub fn b121(&self) -> B121_R {
        B121_R::new(((self.bits >> 25) & 1) != 0)
    }
    ///Bit 26 - B122
    #[inline(always)]
    pub fn b122(&self) -> B122_R {
        B122_R::new(((self.bits >> 26) & 1) != 0)
    }
    ///Bit 27 - B123
    #[inline(always)]
    pub fn b123(&self) -> B123_R {
        B123_R::new(((self.bits >> 27) & 1) != 0)
    }
    ///Bit 28 - B124
    #[inline(always)]
    pub fn b124(&self) -> B124_R {
        B124_R::new(((self.bits >> 28) & 1) != 0)
    }
    ///Bit 29 - B125
    #[inline(always)]
    pub fn b125(&self) -> B125_R {
        B125_R::new(((self.bits >> 29) & 1) != 0)
    }
    ///Bit 30 - B126
    #[inline(always)]
    pub fn b126(&self) -> B126_R {
        B126_R::new(((self.bits >> 30) & 1) != 0)
    }
    ///Bit 31 - B127
    #[inline(always)]
    pub fn b127(&self) -> B127_R {
        B127_R::new(((self.bits >> 31) & 1) != 0)
    }
}
impl core::fmt::Debug for R {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("VCTR3")
            .field("b96", &self.b96())
            .field("b97", &self.b97())
            .field("b98", &self.b98())
            .field("b99", &self.b99())
            .field("b100", &self.b100())
            .field("b101", &self.b101())
            .field("b102", &self.b102())
            .field("b103", &self.b103())
            .field("b104", &self.b104())
            .field("b105", &self.b105())
            .field("b106", &self.b106())
            .field("b107", &self.b107())
            .field("b108", &self.b108())
            .field("b109", &self.b109())
            .field("b110", &self.b110())
            .field("b111", &self.b111())
            .field("b112", &self.b112())
            .field("b113", &self.b113())
            .field("b114", &self.b114())
            .field("b115", &self.b115())
            .field("b116", &self.b116())
            .field("b117", &self.b117())
            .field("b118", &self.b118())
            .field("b119", &self.b119())
            .field("b120", &self.b120())
            .field("b121", &self.b121())
            .field("b122", &self.b122())
            .field("b123", &self.b123())
            .field("b124", &self.b124())
            .field("b125", &self.b125())
            .field("b126", &self.b126())
            .field("b127", &self.b127())
            .finish()
    }
}
impl W {
    ///Bit 0 - B96
    #[inline(always)]
    pub fn b96(&mut self) -> B96_W<'_, VCTR3rs> {
        B96_W::new(self, 0)
    }
    ///Bit 1 - B97
    #[inline(always)]
    pub fn b97(&mut self) -> B97_W<'_, VCTR3rs> {
        B97_W::new(self, 1)
    }
    ///Bit 2 - B98
    #[inline(always)]
    pub fn b98(&mut self) -> B98_W<'_, VCTR3rs> {
        B98_W::new(self, 2)
    }
    ///Bit 3 - B99
    #[inline(always)]
    pub fn b99(&mut self) -> B99_W<'_, VCTR3rs> {
        B99_W::new(self, 3)
    }
    ///Bit 4 - B100
    #[inline(always)]
    pub fn b100(&mut self) -> B100_W<'_, VCTR3rs> {
        B100_W::new(self, 4)
    }
    ///Bit 5 - B101
    #[inline(always)]
    pub fn b101(&mut self) -> B101_W<'_, VCTR3rs> {
        B101_W::new(self, 5)
    }
    ///Bit 6 - B102
    #[inline(always)]
    pub fn b102(&mut self) -> B102_W<'_, VCTR3rs> {
        B102_W::new(self, 6)
    }
    ///Bit 7 - B103
    #[inline(always)]
    pub fn b103(&mut self) -> B103_W<'_, VCTR3rs> {
        B103_W::new(self, 7)
    }
    ///Bit 8 - B104
    #[inline(always)]
    pub fn b104(&mut self) -> B104_W<'_, VCTR3rs> {
        B104_W::new(self, 8)
    }
    ///Bit 9 - B105
    #[inline(always)]
    pub fn b105(&mut self) -> B105_W<'_, VCTR3rs> {
        B105_W::new(self, 9)
    }
    ///Bit 10 - B106
    #[inline(always)]
    pub fn b106(&mut self) -> B106_W<'_, VCTR3rs> {
        B106_W::new(self, 10)
    }
    ///Bit 11 - B107
    #[inline(always)]
    pub fn b107(&mut self) -> B107_W<'_, VCTR3rs> {
        B107_W::new(self, 11)
    }
    ///Bit 12 - B108
    #[inline(always)]
    pub fn b108(&mut self) -> B108_W<'_, VCTR3rs> {
        B108_W::new(self, 12)
    }
    ///Bit 13 - B109
    #[inline(always)]
    pub fn b109(&mut self) -> B109_W<'_, VCTR3rs> {
        B109_W::new(self, 13)
    }
    ///Bit 14 - B110
    #[inline(always)]
    pub fn b110(&mut self) -> B110_W<'_, VCTR3rs> {
        B110_W::new(self, 14)
    }
    ///Bit 15 - B111
    #[inline(always)]
    pub fn b111(&mut self) -> B111_W<'_, VCTR3rs> {
        B111_W::new(self, 15)
    }
    ///Bit 16 - B112
    #[inline(always)]
    pub fn b112(&mut self) -> B112_W<'_, VCTR3rs> {
        B112_W::new(self, 16)
    }
    ///Bit 17 - B113
    #[inline(always)]
    pub fn b113(&mut self) -> B113_W<'_, VCTR3rs> {
        B113_W::new(self, 17)
    }
    ///Bit 18 - B114
    #[inline(always)]
    pub fn b114(&mut self) -> B114_W<'_, VCTR3rs> {
        B114_W::new(self, 18)
    }
    ///Bit 19 - B115
    #[inline(always)]
    pub fn b115(&mut self) -> B115_W<'_, VCTR3rs> {
        B115_W::new(self, 19)
    }
    ///Bit 20 - B116
    #[inline(always)]
    pub fn b116(&mut self) -> B116_W<'_, VCTR3rs> {
        B116_W::new(self, 20)
    }
    ///Bit 21 - B117
    #[inline(always)]
    pub fn b117(&mut self) -> B117_W<'_, VCTR3rs> {
        B117_W::new(self, 21)
    }
    ///Bit 22 - B118
    #[inline(always)]
    pub fn b118(&mut self) -> B118_W<'_, VCTR3rs> {
        B118_W::new(self, 22)
    }
    ///Bit 23 - B119
    #[inline(always)]
    pub fn b119(&mut self) -> B119_W<'_, VCTR3rs> {
        B119_W::new(self, 23)
    }
    ///Bit 24 - B120
    #[inline(always)]
    pub fn b120(&mut self) -> B120_W<'_, VCTR3rs> {
        B120_W::new(self, 24)
    }
    ///Bit 25 - B121
    #[inline(always)]
    pub fn b121(&mut self) -> B121_W<'_, VCTR3rs> {
        B121_W::new(self, 25)
    }
    ///Bit 26 - B122
    #[inline(always)]
    pub fn b122(&mut self) -> B122_W<'_, VCTR3rs> {
        B122_W::new(self, 26)
    }
    ///Bit 27 - B123
    #[inline(always)]
    pub fn b123(&mut self) -> B123_W<'_, VCTR3rs> {
        B123_W::new(self, 27)
    }
    ///Bit 28 - B124
    #[inline(always)]
    pub fn b124(&mut self) -> B124_W<'_, VCTR3rs> {
        B124_W::new(self, 28)
    }
    ///Bit 29 - B125
    #[inline(always)]
    pub fn b125(&mut self) -> B125_W<'_, VCTR3rs> {
        B125_W::new(self, 29)
    }
    ///Bit 30 - B126
    #[inline(always)]
    pub fn b126(&mut self) -> B126_W<'_, VCTR3rs> {
        B126_W::new(self, 30)
    }
    ///Bit 31 - B127
    #[inline(always)]
    pub fn b127(&mut self) -> B127_W<'_, VCTR3rs> {
        B127_W::new(self, 31)
    }
}
/**MPCBBx vector register

You can [`read`](crate::Reg::read) this register and get [`vctr3::R`](R). You can [`reset`](crate::Reg::reset), [`write`](crate::Reg::write), [`write_with_zero`](crate::Reg::write_with_zero) this register using [`vctr3::W`](W). You can also [`modify`](crate::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).

See register [structure](https://stm32-rs.github.io/stm32-rs/STM32L552.html#GTZC_MPCBB2:VCTR3)*/
pub struct VCTR3rs;
impl crate::RegisterSpec for VCTR3rs {
    type Ux = u32;
}
///`read()` method returns [`vctr3::R`](R) reader structure
impl crate::Readable for VCTR3rs {}
///`write(|w| ..)` method takes [`vctr3::W`](W) writer structure
impl crate::Writable for VCTR3rs {
    type Safety = crate::Unsafe;
}
///`reset()` method sets VCTR3 to value 0xffff_ffff
impl crate::Resettable for VCTR3rs {
    const RESET_VALUE: u32 = 0xffff_ffff;
}
