<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>Altera SoCAL: Register : ECC_WDataecc1bus</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="altera-logo.gif"/></td>
  <td style="padding-left: 0.5em;">
   <div id="projectname">Altera SoCAL
   &#160;<span id="projectnumber">18.1</span>
   </div>
   <div id="projectbrief">The Altera SoC Abstraction Layer (SoCAL) API Reference Manual</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.2 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Address&#160;Space</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('group___a_l_t___e_c_c___n_a_n_d___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Groups</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#typedef-members">Typedefs</a>  </div>
  <div class="headertitle">
<div class="title">Register : ECC_WDataecc1bus</div>  </div>
<div class="ingroups"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d.html">Component : ALT_ECC_NAND</a></div></div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">Description</h2>
<p>The msb bit for the register is configured based on DAT parameter (RAM word size). Unimplemented bytes of this register will be reserved.</p>
<p><b>Register Layout</b></p>
<table class="doxtable">
<tr>
<th align="left">Bits </th><th align="left">Access </th><th align="left">Reset </th><th align="left">Description</th></tr>
<tr>
<td align="left">[5:0] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_NAND_ECC_WDATAECC1BUS_ECC_WDATAECC4BUS">ALT_ECC_NAND_ECC_WDATAECC1BUS_ECC_WDATAECC4BUS</a> </td></tr>
<tr>
<td align="left">[7:6] </td><td align="left">??? </td><td align="left">0x0 </td><td align="left"><em>UNDEFINED</em> </td></tr>
<tr>
<td align="left">[13:8] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_NAND_ECC_WDATAECC1BUS_ECC_WDATAECC5BUS">ALT_ECC_NAND_ECC_WDATAECC1BUS_ECC_WDATAECC5BUS</a> </td></tr>
<tr>
<td align="left">[15:14] </td><td align="left">??? </td><td align="left">0x0 </td><td align="left"><em>UNDEFINED</em> </td></tr>
<tr>
<td align="left">[21:16] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_NAND_ECC_WDATAECC1BUS_ECC_WDATAECC6BUS">ALT_ECC_NAND_ECC_WDATAECC1BUS_ECC_WDATAECC6BUS</a> </td></tr>
<tr>
<td align="left">[23:22] </td><td align="left">??? </td><td align="left">0x0 </td><td align="left"><em>UNDEFINED</em> </td></tr>
<tr>
<td align="left">[29:24] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_NAND_ECC_WDATAECC1BUS_ECC_WDATAECC7BUS">ALT_ECC_NAND_ECC_WDATAECC1BUS_ECC_WDATAECC7BUS</a> </td></tr>
<tr>
<td align="left">[31:30] </td><td align="left">??? </td><td align="left">0x0 </td><td align="left"><em>UNDEFINED</em> </td></tr>
</table>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : ECC_WDataecc4BUS </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpfbf0f7fd61a370b31d7aa54ef8d092db"></a><a class="anchor" id="ALT_ECC_NAND_ECC_WDATAECC1BUS_ECC_WDATAECC4BUS"></a></p>
<p>Eccdata from the register will be written to the RAM.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga2859ec3ccfe4aa68b10de2b854140dfe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ga2859ec3ccfe4aa68b10de2b854140dfe">ALT_ECC_NAND_ECC_WDATAECC1BUS_ECC_WDATAECC4BUS_LSB</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga2859ec3ccfe4aa68b10de2b854140dfe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7127ad6a8d6a2e062df8a644daf8ae68"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ga7127ad6a8d6a2e062df8a644daf8ae68">ALT_ECC_NAND_ECC_WDATAECC1BUS_ECC_WDATAECC4BUS_MSB</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:ga7127ad6a8d6a2e062df8a644daf8ae68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ba98d4e611c30c2a650098d1e9a9354"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ga7ba98d4e611c30c2a650098d1e9a9354">ALT_ECC_NAND_ECC_WDATAECC1BUS_ECC_WDATAECC4BUS_WIDTH</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:ga7ba98d4e611c30c2a650098d1e9a9354"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67dea07d67c13360dbc4f12ef487fd8a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ga67dea07d67c13360dbc4f12ef487fd8a">ALT_ECC_NAND_ECC_WDATAECC1BUS_ECC_WDATAECC4BUS_SET_MSK</a>&#160;&#160;&#160;0x0000003f</td></tr>
<tr class="separator:ga67dea07d67c13360dbc4f12ef487fd8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1924d878f06002ea017d660a481d87db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ga1924d878f06002ea017d660a481d87db">ALT_ECC_NAND_ECC_WDATAECC1BUS_ECC_WDATAECC4BUS_CLR_MSK</a>&#160;&#160;&#160;0xffffffc0</td></tr>
<tr class="separator:ga1924d878f06002ea017d660a481d87db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa064b589b39e60850b3ab113e0093a48"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#gaa064b589b39e60850b3ab113e0093a48">ALT_ECC_NAND_ECC_WDATAECC1BUS_ECC_WDATAECC4BUS_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:gaa064b589b39e60850b3ab113e0093a48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac6e8b4d397941f0bc237a3938578ed3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#gaac6e8b4d397941f0bc237a3938578ed3">ALT_ECC_NAND_ECC_WDATAECC1BUS_ECC_WDATAECC4BUS_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x0000003f) &gt;&gt; 0)</td></tr>
<tr class="separator:gaac6e8b4d397941f0bc237a3938578ed3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68b2e1f7b1021b45d89a944ccb725a90"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ga68b2e1f7b1021b45d89a944ccb725a90">ALT_ECC_NAND_ECC_WDATAECC1BUS_ECC_WDATAECC4BUS_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 0) &amp; 0x0000003f)</td></tr>
<tr class="separator:ga68b2e1f7b1021b45d89a944ccb725a90"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : ECC_WDataecc5BUS </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp6ff36b8bb045a8be80e327796aede3b1"></a><a class="anchor" id="ALT_ECC_NAND_ECC_WDATAECC1BUS_ECC_WDATAECC5BUS"></a></p>
<p>Eccdata from the register will be written to the RAM.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gad316bc48671225e9042d314bd7499d48"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#gad316bc48671225e9042d314bd7499d48">ALT_ECC_NAND_ECC_WDATAECC1BUS_ECC_WDATAECC5BUS_LSB</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:gad316bc48671225e9042d314bd7499d48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8fdb6bece0c71d9ae20d215ce7dbeedb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ga8fdb6bece0c71d9ae20d215ce7dbeedb">ALT_ECC_NAND_ECC_WDATAECC1BUS_ECC_WDATAECC5BUS_MSB</a>&#160;&#160;&#160;13</td></tr>
<tr class="separator:ga8fdb6bece0c71d9ae20d215ce7dbeedb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f1060a4e6cd6066c3052deb5c9ead80"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ga4f1060a4e6cd6066c3052deb5c9ead80">ALT_ECC_NAND_ECC_WDATAECC1BUS_ECC_WDATAECC5BUS_WIDTH</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:ga4f1060a4e6cd6066c3052deb5c9ead80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga27d124bdaa251f745499a8b6e2bb399c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ga27d124bdaa251f745499a8b6e2bb399c">ALT_ECC_NAND_ECC_WDATAECC1BUS_ECC_WDATAECC5BUS_SET_MSK</a>&#160;&#160;&#160;0x00003f00</td></tr>
<tr class="separator:ga27d124bdaa251f745499a8b6e2bb399c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad8f09460bafe064460181734f67bfa84"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#gad8f09460bafe064460181734f67bfa84">ALT_ECC_NAND_ECC_WDATAECC1BUS_ECC_WDATAECC5BUS_CLR_MSK</a>&#160;&#160;&#160;0xffffc0ff</td></tr>
<tr class="separator:gad8f09460bafe064460181734f67bfa84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec97ee8756c5ff99f46a8d6440c59c66"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#gaec97ee8756c5ff99f46a8d6440c59c66">ALT_ECC_NAND_ECC_WDATAECC1BUS_ECC_WDATAECC5BUS_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:gaec97ee8756c5ff99f46a8d6440c59c66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab4ef2c501bf2a8f6fc1de45d53d1f1c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#gab4ef2c501bf2a8f6fc1de45d53d1f1c4">ALT_ECC_NAND_ECC_WDATAECC1BUS_ECC_WDATAECC5BUS_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00003f00) &gt;&gt; 8)</td></tr>
<tr class="separator:gab4ef2c501bf2a8f6fc1de45d53d1f1c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d9198c27e268da46484b65941c739fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ga5d9198c27e268da46484b65941c739fb">ALT_ECC_NAND_ECC_WDATAECC1BUS_ECC_WDATAECC5BUS_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 8) &amp; 0x00003f00)</td></tr>
<tr class="separator:ga5d9198c27e268da46484b65941c739fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : ECC_WDataecc6BUS </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp7762e78f6fba6d46f9f3a08c613498e1"></a><a class="anchor" id="ALT_ECC_NAND_ECC_WDATAECC1BUS_ECC_WDATAECC6BUS"></a></p>
<p>Eccdata from the register will be written to the RAM.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga53354cddfed07c6fc3d0b7a2bfc758ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ga53354cddfed07c6fc3d0b7a2bfc758ac">ALT_ECC_NAND_ECC_WDATAECC1BUS_ECC_WDATAECC6BUS_LSB</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:ga53354cddfed07c6fc3d0b7a2bfc758ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a41de27b0c7d3abf51846cf4a280438"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ga7a41de27b0c7d3abf51846cf4a280438">ALT_ECC_NAND_ECC_WDATAECC1BUS_ECC_WDATAECC6BUS_MSB</a>&#160;&#160;&#160;21</td></tr>
<tr class="separator:ga7a41de27b0c7d3abf51846cf4a280438"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac1525c8b5567a3401d726c1a06516b6a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#gac1525c8b5567a3401d726c1a06516b6a">ALT_ECC_NAND_ECC_WDATAECC1BUS_ECC_WDATAECC6BUS_WIDTH</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:gac1525c8b5567a3401d726c1a06516b6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga744ccdac6e7b5c625bed9bbb87d858ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ga744ccdac6e7b5c625bed9bbb87d858ab">ALT_ECC_NAND_ECC_WDATAECC1BUS_ECC_WDATAECC6BUS_SET_MSK</a>&#160;&#160;&#160;0x003f0000</td></tr>
<tr class="separator:ga744ccdac6e7b5c625bed9bbb87d858ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac225b10a0c965402eee303355df43d4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#gac225b10a0c965402eee303355df43d4d">ALT_ECC_NAND_ECC_WDATAECC1BUS_ECC_WDATAECC6BUS_CLR_MSK</a>&#160;&#160;&#160;0xffc0ffff</td></tr>
<tr class="separator:gac225b10a0c965402eee303355df43d4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3cfd74a18fd8951480822bd44ca21817"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ga3cfd74a18fd8951480822bd44ca21817">ALT_ECC_NAND_ECC_WDATAECC1BUS_ECC_WDATAECC6BUS_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga3cfd74a18fd8951480822bd44ca21817"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7392d2dee20cbbf8dd4bbb517ee11f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#gad7392d2dee20cbbf8dd4bbb517ee11f3">ALT_ECC_NAND_ECC_WDATAECC1BUS_ECC_WDATAECC6BUS_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x003f0000) &gt;&gt; 16)</td></tr>
<tr class="separator:gad7392d2dee20cbbf8dd4bbb517ee11f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga09efb1164bf2b56225c4eec49167d7af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ga09efb1164bf2b56225c4eec49167d7af">ALT_ECC_NAND_ECC_WDATAECC1BUS_ECC_WDATAECC6BUS_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 16) &amp; 0x003f0000)</td></tr>
<tr class="separator:ga09efb1164bf2b56225c4eec49167d7af"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : ECC_WDataecc7BUS </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpb80fbf006949fd067a4a48195312c0aa"></a><a class="anchor" id="ALT_ECC_NAND_ECC_WDATAECC1BUS_ECC_WDATAECC7BUS"></a></p>
<p>Eccdata from the register will be written to the RAM.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga517bf313e109b97e8e96c301a19c79e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ga517bf313e109b97e8e96c301a19c79e0">ALT_ECC_NAND_ECC_WDATAECC1BUS_ECC_WDATAECC7BUS_LSB</a>&#160;&#160;&#160;24</td></tr>
<tr class="separator:ga517bf313e109b97e8e96c301a19c79e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e9fbf7c38ad3ae5bbba2634cebe0b64"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ga9e9fbf7c38ad3ae5bbba2634cebe0b64">ALT_ECC_NAND_ECC_WDATAECC1BUS_ECC_WDATAECC7BUS_MSB</a>&#160;&#160;&#160;29</td></tr>
<tr class="separator:ga9e9fbf7c38ad3ae5bbba2634cebe0b64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9307febda57d8d5d3678eaa58d717850"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ga9307febda57d8d5d3678eaa58d717850">ALT_ECC_NAND_ECC_WDATAECC1BUS_ECC_WDATAECC7BUS_WIDTH</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:ga9307febda57d8d5d3678eaa58d717850"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab739dbfcd0aa83bbab1cf714aaaa1993"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#gab739dbfcd0aa83bbab1cf714aaaa1993">ALT_ECC_NAND_ECC_WDATAECC1BUS_ECC_WDATAECC7BUS_SET_MSK</a>&#160;&#160;&#160;0x3f000000</td></tr>
<tr class="separator:gab739dbfcd0aa83bbab1cf714aaaa1993"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59e3bed3b9f690fa4a044cf811c6dcae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ga59e3bed3b9f690fa4a044cf811c6dcae">ALT_ECC_NAND_ECC_WDATAECC1BUS_ECC_WDATAECC7BUS_CLR_MSK</a>&#160;&#160;&#160;0xc0ffffff</td></tr>
<tr class="separator:ga59e3bed3b9f690fa4a044cf811c6dcae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa030d07574c68d50bd3008c89eb4ddb0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#gaa030d07574c68d50bd3008c89eb4ddb0">ALT_ECC_NAND_ECC_WDATAECC1BUS_ECC_WDATAECC7BUS_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:gaa030d07574c68d50bd3008c89eb4ddb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c4f59712519a030215417a6dd1985d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ga1c4f59712519a030215417a6dd1985d7">ALT_ECC_NAND_ECC_WDATAECC1BUS_ECC_WDATAECC7BUS_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x3f000000) &gt;&gt; 24)</td></tr>
<tr class="separator:ga1c4f59712519a030215417a6dd1985d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa8fa3404688e3c9e230ed89afae2606b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#gaa8fa3404688e3c9e230ed89afae2606b">ALT_ECC_NAND_ECC_WDATAECC1BUS_ECC_WDATAECC7BUS_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 24) &amp; 0x3f000000)</td></tr>
<tr class="separator:gaa8fa3404688e3c9e230ed89afae2606b"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:struct_a_l_t___e_c_c___n_a_n_d___e_c_c___w_d_a_t_a_e_c_c1_b_u_s__s"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#struct_a_l_t___e_c_c___n_a_n_d___e_c_c___w_d_a_t_a_e_c_c1_b_u_s__s">ALT_ECC_NAND_ECC_WDATAECC1BUS_s</a></td></tr>
<tr class="separator:struct_a_l_t___e_c_c___n_a_n_d___e_c_c___w_d_a_t_a_e_c_c1_b_u_s__s"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga3f45b2231b7bbe7e573555857b62018e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ga3f45b2231b7bbe7e573555857b62018e">ALT_ECC_NAND_ECC_WDATAECC1BUS_RESET</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr class="separator:ga3f45b2231b7bbe7e573555857b62018e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0173fcb96142d7f3e9b8c4886e2d9c0c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ga0173fcb96142d7f3e9b8c4886e2d9c0c">ALT_ECC_NAND_ECC_WDATAECC1BUS_OFST</a>&#160;&#160;&#160;0x70</td></tr>
<tr class="separator:ga0173fcb96142d7f3e9b8c4886e2d9c0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:gadd9daf1d340b5ac98daf8ca231a1a4c2"><td class="memItemLeft" align="right" valign="top">typedef struct <br class="typebreak"/>
<a class="el" href="group___a_l_t___e_c_c___n_a_n_d___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#struct_a_l_t___e_c_c___n_a_n_d___e_c_c___w_d_a_t_a_e_c_c1_b_u_s__s">ALT_ECC_NAND_ECC_WDATAECC1BUS_s</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#gadd9daf1d340b5ac98daf8ca231a1a4c2">ALT_ECC_NAND_ECC_WDATAECC1BUS_t</a></td></tr>
<tr class="separator:gadd9daf1d340b5ac98daf8ca231a1a4c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<hr/><h2 class="groupheader">Data Structure Documentation</h2>
<a name="struct_a_l_t___e_c_c___n_a_n_d___e_c_c___w_d_a_t_a_e_c_c1_b_u_s__s" id="struct_a_l_t___e_c_c___n_a_n_d___e_c_c___w_d_a_t_a_e_c_c1_b_u_s__s"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct ALT_ECC_NAND_ECC_WDATAECC1BUS_s</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p><b> WARNING: The C register and register group struct declarations are provided for convenience and illustrative purposes. They should, however, be used with caution as the C language standard provides no guarantees about the alignment or atomicity of device memory accesses. The recommended practice for writing hardware drivers is to use the SoCAL access macros and <a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l___r_w___f_u_n_c.html#ga77db76edef8b90adb75eb837325b5d11">alt_read_word()</a> and <a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l___r_w___f_u_n_c.html#gac135ea12921af3aeb033c92ddb82c66c">alt_write_word()</a> functions. </b></p>
<p>The struct declaration for register <a class="el" href="group___a_l_t___e_c_c___n_a_n_d___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html">ALT_ECC_NAND_ECC_WDATAECC1BUS</a>. </p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a class="anchor" id="acf1404f2a5d125c255e6c7f1b91785de"></a>uint32_t</td>
<td class="fieldname">
ECC_WDataecc4BUS: 6</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___e_c_c___n_a_n_d___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_NAND_ECC_WDATAECC1BUS_ECC_WDATAECC4BUS">ALT_ECC_NAND_ECC_WDATAECC1BUS_ECC_WDATAECC4BUS</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a66b3946a2be986320387b087552a47f4"></a>uint32_t</td>
<td class="fieldname">
__pad0__: 2</td>
<td class="fielddoc">
<em>UNDEFINED</em> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a818b7950dfeabb4f05d466bd11ae8496"></a>uint32_t</td>
<td class="fieldname">
ECC_WDataecc5BUS: 6</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___e_c_c___n_a_n_d___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_NAND_ECC_WDATAECC1BUS_ECC_WDATAECC5BUS">ALT_ECC_NAND_ECC_WDATAECC1BUS_ECC_WDATAECC5BUS</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="abbf807ea269c5733854a383b27669756"></a>uint32_t</td>
<td class="fieldname">
__pad1__: 2</td>
<td class="fielddoc">
<em>UNDEFINED</em> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a4202759802e523cfb333ed2bec246458"></a>uint32_t</td>
<td class="fieldname">
ECC_WDataecc6BUS: 6</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___e_c_c___n_a_n_d___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_NAND_ECC_WDATAECC1BUS_ECC_WDATAECC6BUS">ALT_ECC_NAND_ECC_WDATAECC1BUS_ECC_WDATAECC6BUS</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a7ddfc80fca28a57bc1918548b2185425"></a>uint32_t</td>
<td class="fieldname">
__pad2__: 2</td>
<td class="fielddoc">
<em>UNDEFINED</em> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a50b9fbd91d815df06f593f52a1f27f4f"></a>uint32_t</td>
<td class="fieldname">
ECC_WDataecc7BUS: 6</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___e_c_c___n_a_n_d___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_NAND_ECC_WDATAECC1BUS_ECC_WDATAECC7BUS">ALT_ECC_NAND_ECC_WDATAECC1BUS_ECC_WDATAECC7BUS</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="acd10fe30a3614cc5a12c07a9047d9fa1"></a>uint32_t</td>
<td class="fieldname">
__pad3__: 2</td>
<td class="fielddoc">
<em>UNDEFINED</em> </td></tr>
</table>

</div>
</div>
<h2 class="groupheader">Macro Definitions</h2>
<a class="anchor" id="ga2859ec3ccfe4aa68b10de2b854140dfe"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_NAND_ECC_WDATAECC1BUS_ECC_WDATAECC4BUS_LSB&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___e_c_c___n_a_n_d___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_NAND_ECC_WDATAECC1BUS_ECC_WDATAECC4BUS">ALT_ECC_NAND_ECC_WDATAECC1BUS_ECC_WDATAECC4BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga7127ad6a8d6a2e062df8a644daf8ae68"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_NAND_ECC_WDATAECC1BUS_ECC_WDATAECC4BUS_MSB&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___e_c_c___n_a_n_d___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_NAND_ECC_WDATAECC1BUS_ECC_WDATAECC4BUS">ALT_ECC_NAND_ECC_WDATAECC1BUS_ECC_WDATAECC4BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga7ba98d4e611c30c2a650098d1e9a9354"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_NAND_ECC_WDATAECC1BUS_ECC_WDATAECC4BUS_WIDTH&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___e_c_c___n_a_n_d___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_NAND_ECC_WDATAECC1BUS_ECC_WDATAECC4BUS">ALT_ECC_NAND_ECC_WDATAECC1BUS_ECC_WDATAECC4BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga67dea07d67c13360dbc4f12ef487fd8a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_NAND_ECC_WDATAECC1BUS_ECC_WDATAECC4BUS_SET_MSK&#160;&#160;&#160;0x0000003f</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___e_c_c___n_a_n_d___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_NAND_ECC_WDATAECC1BUS_ECC_WDATAECC4BUS">ALT_ECC_NAND_ECC_WDATAECC1BUS_ECC_WDATAECC4BUS</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga1924d878f06002ea017d660a481d87db"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_NAND_ECC_WDATAECC1BUS_ECC_WDATAECC4BUS_CLR_MSK&#160;&#160;&#160;0xffffffc0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___e_c_c___n_a_n_d___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_NAND_ECC_WDATAECC1BUS_ECC_WDATAECC4BUS">ALT_ECC_NAND_ECC_WDATAECC1BUS_ECC_WDATAECC4BUS</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gaa064b589b39e60850b3ab113e0093a48"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_NAND_ECC_WDATAECC1BUS_ECC_WDATAECC4BUS_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___e_c_c___n_a_n_d___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_NAND_ECC_WDATAECC1BUS_ECC_WDATAECC4BUS">ALT_ECC_NAND_ECC_WDATAECC1BUS_ECC_WDATAECC4BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaac6e8b4d397941f0bc237a3938578ed3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_NAND_ECC_WDATAECC1BUS_ECC_WDATAECC4BUS_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x0000003f) &gt;&gt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___e_c_c___n_a_n_d___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_NAND_ECC_WDATAECC1BUS_ECC_WDATAECC4BUS">ALT_ECC_NAND_ECC_WDATAECC1BUS_ECC_WDATAECC4BUS</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga68b2e1f7b1021b45d89a944ccb725a90"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_NAND_ECC_WDATAECC1BUS_ECC_WDATAECC4BUS_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 0) &amp; 0x0000003f)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___e_c_c___n_a_n_d___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_NAND_ECC_WDATAECC1BUS_ECC_WDATAECC4BUS">ALT_ECC_NAND_ECC_WDATAECC1BUS_ECC_WDATAECC4BUS</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gad316bc48671225e9042d314bd7499d48"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_NAND_ECC_WDATAECC1BUS_ECC_WDATAECC5BUS_LSB&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___e_c_c___n_a_n_d___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_NAND_ECC_WDATAECC1BUS_ECC_WDATAECC5BUS">ALT_ECC_NAND_ECC_WDATAECC1BUS_ECC_WDATAECC5BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga8fdb6bece0c71d9ae20d215ce7dbeedb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_NAND_ECC_WDATAECC1BUS_ECC_WDATAECC5BUS_MSB&#160;&#160;&#160;13</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___e_c_c___n_a_n_d___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_NAND_ECC_WDATAECC1BUS_ECC_WDATAECC5BUS">ALT_ECC_NAND_ECC_WDATAECC1BUS_ECC_WDATAECC5BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga4f1060a4e6cd6066c3052deb5c9ead80"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_NAND_ECC_WDATAECC1BUS_ECC_WDATAECC5BUS_WIDTH&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___e_c_c___n_a_n_d___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_NAND_ECC_WDATAECC1BUS_ECC_WDATAECC5BUS">ALT_ECC_NAND_ECC_WDATAECC1BUS_ECC_WDATAECC5BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga27d124bdaa251f745499a8b6e2bb399c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_NAND_ECC_WDATAECC1BUS_ECC_WDATAECC5BUS_SET_MSK&#160;&#160;&#160;0x00003f00</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___e_c_c___n_a_n_d___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_NAND_ECC_WDATAECC1BUS_ECC_WDATAECC5BUS">ALT_ECC_NAND_ECC_WDATAECC1BUS_ECC_WDATAECC5BUS</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gad8f09460bafe064460181734f67bfa84"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_NAND_ECC_WDATAECC1BUS_ECC_WDATAECC5BUS_CLR_MSK&#160;&#160;&#160;0xffffc0ff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___e_c_c___n_a_n_d___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_NAND_ECC_WDATAECC1BUS_ECC_WDATAECC5BUS">ALT_ECC_NAND_ECC_WDATAECC1BUS_ECC_WDATAECC5BUS</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gaec97ee8756c5ff99f46a8d6440c59c66"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_NAND_ECC_WDATAECC1BUS_ECC_WDATAECC5BUS_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___e_c_c___n_a_n_d___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_NAND_ECC_WDATAECC1BUS_ECC_WDATAECC5BUS">ALT_ECC_NAND_ECC_WDATAECC1BUS_ECC_WDATAECC5BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="gab4ef2c501bf2a8f6fc1de45d53d1f1c4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_NAND_ECC_WDATAECC1BUS_ECC_WDATAECC5BUS_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00003f00) &gt;&gt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___e_c_c___n_a_n_d___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_NAND_ECC_WDATAECC1BUS_ECC_WDATAECC5BUS">ALT_ECC_NAND_ECC_WDATAECC1BUS_ECC_WDATAECC5BUS</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga5d9198c27e268da46484b65941c739fb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_NAND_ECC_WDATAECC1BUS_ECC_WDATAECC5BUS_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 8) &amp; 0x00003f00)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___e_c_c___n_a_n_d___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_NAND_ECC_WDATAECC1BUS_ECC_WDATAECC5BUS">ALT_ECC_NAND_ECC_WDATAECC1BUS_ECC_WDATAECC5BUS</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga53354cddfed07c6fc3d0b7a2bfc758ac"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_NAND_ECC_WDATAECC1BUS_ECC_WDATAECC6BUS_LSB&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___e_c_c___n_a_n_d___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_NAND_ECC_WDATAECC1BUS_ECC_WDATAECC6BUS">ALT_ECC_NAND_ECC_WDATAECC1BUS_ECC_WDATAECC6BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga7a41de27b0c7d3abf51846cf4a280438"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_NAND_ECC_WDATAECC1BUS_ECC_WDATAECC6BUS_MSB&#160;&#160;&#160;21</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___e_c_c___n_a_n_d___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_NAND_ECC_WDATAECC1BUS_ECC_WDATAECC6BUS">ALT_ECC_NAND_ECC_WDATAECC1BUS_ECC_WDATAECC6BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="gac1525c8b5567a3401d726c1a06516b6a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_NAND_ECC_WDATAECC1BUS_ECC_WDATAECC6BUS_WIDTH&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___e_c_c___n_a_n_d___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_NAND_ECC_WDATAECC1BUS_ECC_WDATAECC6BUS">ALT_ECC_NAND_ECC_WDATAECC1BUS_ECC_WDATAECC6BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga744ccdac6e7b5c625bed9bbb87d858ab"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_NAND_ECC_WDATAECC1BUS_ECC_WDATAECC6BUS_SET_MSK&#160;&#160;&#160;0x003f0000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___e_c_c___n_a_n_d___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_NAND_ECC_WDATAECC1BUS_ECC_WDATAECC6BUS">ALT_ECC_NAND_ECC_WDATAECC1BUS_ECC_WDATAECC6BUS</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gac225b10a0c965402eee303355df43d4d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_NAND_ECC_WDATAECC1BUS_ECC_WDATAECC6BUS_CLR_MSK&#160;&#160;&#160;0xffc0ffff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___e_c_c___n_a_n_d___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_NAND_ECC_WDATAECC1BUS_ECC_WDATAECC6BUS">ALT_ECC_NAND_ECC_WDATAECC1BUS_ECC_WDATAECC6BUS</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga3cfd74a18fd8951480822bd44ca21817"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_NAND_ECC_WDATAECC1BUS_ECC_WDATAECC6BUS_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___e_c_c___n_a_n_d___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_NAND_ECC_WDATAECC1BUS_ECC_WDATAECC6BUS">ALT_ECC_NAND_ECC_WDATAECC1BUS_ECC_WDATAECC6BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="gad7392d2dee20cbbf8dd4bbb517ee11f3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_NAND_ECC_WDATAECC1BUS_ECC_WDATAECC6BUS_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x003f0000) &gt;&gt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___e_c_c___n_a_n_d___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_NAND_ECC_WDATAECC1BUS_ECC_WDATAECC6BUS">ALT_ECC_NAND_ECC_WDATAECC1BUS_ECC_WDATAECC6BUS</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga09efb1164bf2b56225c4eec49167d7af"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_NAND_ECC_WDATAECC1BUS_ECC_WDATAECC6BUS_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 16) &amp; 0x003f0000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___e_c_c___n_a_n_d___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_NAND_ECC_WDATAECC1BUS_ECC_WDATAECC6BUS">ALT_ECC_NAND_ECC_WDATAECC1BUS_ECC_WDATAECC6BUS</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga517bf313e109b97e8e96c301a19c79e0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_NAND_ECC_WDATAECC1BUS_ECC_WDATAECC7BUS_LSB&#160;&#160;&#160;24</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___e_c_c___n_a_n_d___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_NAND_ECC_WDATAECC1BUS_ECC_WDATAECC7BUS">ALT_ECC_NAND_ECC_WDATAECC1BUS_ECC_WDATAECC7BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga9e9fbf7c38ad3ae5bbba2634cebe0b64"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_NAND_ECC_WDATAECC1BUS_ECC_WDATAECC7BUS_MSB&#160;&#160;&#160;29</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___e_c_c___n_a_n_d___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_NAND_ECC_WDATAECC1BUS_ECC_WDATAECC7BUS">ALT_ECC_NAND_ECC_WDATAECC1BUS_ECC_WDATAECC7BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga9307febda57d8d5d3678eaa58d717850"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_NAND_ECC_WDATAECC1BUS_ECC_WDATAECC7BUS_WIDTH&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___e_c_c___n_a_n_d___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_NAND_ECC_WDATAECC1BUS_ECC_WDATAECC7BUS">ALT_ECC_NAND_ECC_WDATAECC1BUS_ECC_WDATAECC7BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="gab739dbfcd0aa83bbab1cf714aaaa1993"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_NAND_ECC_WDATAECC1BUS_ECC_WDATAECC7BUS_SET_MSK&#160;&#160;&#160;0x3f000000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___e_c_c___n_a_n_d___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_NAND_ECC_WDATAECC1BUS_ECC_WDATAECC7BUS">ALT_ECC_NAND_ECC_WDATAECC1BUS_ECC_WDATAECC7BUS</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga59e3bed3b9f690fa4a044cf811c6dcae"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_NAND_ECC_WDATAECC1BUS_ECC_WDATAECC7BUS_CLR_MSK&#160;&#160;&#160;0xc0ffffff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___e_c_c___n_a_n_d___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_NAND_ECC_WDATAECC1BUS_ECC_WDATAECC7BUS">ALT_ECC_NAND_ECC_WDATAECC1BUS_ECC_WDATAECC7BUS</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gaa030d07574c68d50bd3008c89eb4ddb0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_NAND_ECC_WDATAECC1BUS_ECC_WDATAECC7BUS_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___e_c_c___n_a_n_d___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_NAND_ECC_WDATAECC1BUS_ECC_WDATAECC7BUS">ALT_ECC_NAND_ECC_WDATAECC1BUS_ECC_WDATAECC7BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga1c4f59712519a030215417a6dd1985d7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_NAND_ECC_WDATAECC1BUS_ECC_WDATAECC7BUS_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x3f000000) &gt;&gt; 24)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___e_c_c___n_a_n_d___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_NAND_ECC_WDATAECC1BUS_ECC_WDATAECC7BUS">ALT_ECC_NAND_ECC_WDATAECC1BUS_ECC_WDATAECC7BUS</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gaa8fa3404688e3c9e230ed89afae2606b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_NAND_ECC_WDATAECC1BUS_ECC_WDATAECC7BUS_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 24) &amp; 0x3f000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___e_c_c___n_a_n_d___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_NAND_ECC_WDATAECC1BUS_ECC_WDATAECC7BUS">ALT_ECC_NAND_ECC_WDATAECC1BUS_ECC_WDATAECC7BUS</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga3f45b2231b7bbe7e573555857b62018e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_NAND_ECC_WDATAECC1BUS_RESET&#160;&#160;&#160;0x00000000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___e_c_c___n_a_n_d___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html">ALT_ECC_NAND_ECC_WDATAECC1BUS</a> register. </p>

</div>
</div>
<a class="anchor" id="ga0173fcb96142d7f3e9b8c4886e2d9c0c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_NAND_ECC_WDATAECC1BUS_OFST&#160;&#160;&#160;0x70</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The byte offset of the <a class="el" href="group___a_l_t___e_c_c___n_a_n_d___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html">ALT_ECC_NAND_ECC_WDATAECC1BUS</a> register from the beginning of the component. </p>

</div>
</div>
<h2 class="groupheader">Typedef Documentation</h2>
<a class="anchor" id="gadd9daf1d340b5ac98daf8ca231a1a4c2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="group___a_l_t___e_c_c___n_a_n_d___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#struct_a_l_t___e_c_c___n_a_n_d___e_c_c___w_d_a_t_a_e_c_c1_b_u_s__s">ALT_ECC_NAND_ECC_WDATAECC1BUS_s</a> <a class="el" href="group___a_l_t___e_c_c___n_a_n_d___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#gadd9daf1d340b5ac98daf8ca231a1a4c2">ALT_ECC_NAND_ECC_WDATAECC1BUS_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The typedef declaration for register <a class="el" href="group___a_l_t___e_c_c___n_a_n_d___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html">ALT_ECC_NAND_ECC_WDATAECC1BUS</a>. </p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated on Thu Sep 13 2018 01:56:39 for Altera SoCAL by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.2 </li>
  </ul>
</div>
</body>
</html>
