

================================================================
== Synthesis Summary Report of 'FFT_TOP'
================================================================
+ General Information: 
    * Date:           Fri Apr  4 19:12:50 2025
    * Version:        2024.2 (Build 5238294 on Nov  8 2024)
    * Project:        build
    * Solution:       FFT_250MHz (Vivado IP Flow Target)
    * Product family: versalpremium
    * Target device:  xcvp1802-lsvc4072-3HP-e-S
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +---------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+---------+---------+-----------+------------+-----+
    |                   Modules                   | Issue|      | Latency |  Latency  | Iteration|         | Trip |          |         |         |           |            |     |
    |                   & Loops                   | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined|  BRAM   |   DSP   |     FF    |     LUT    | URAM|
    +---------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+---------+---------+-----------+------------+-----+
    |+ FFT_TOP                                    |     -|  0.04|     2084|  8.336e+03|         -|     2085|     -|        no|  8 (~0%)|  8 (~0%)|  930 (~0%)|  1583 (~0%)|    -|
    | + FFT_TOP_Pipeline_PreP_Fwd_loop            |     -|  1.26|      130|    520.000|         -|      130|     -|        no|        -|        -|   28 (~0%)|    59 (~0%)|    -|
    |  o PreP_Fwd_loop                            |     -|  2.92|      128|    512.000|         2|        1|   128|       yes|        -|        -|          -|           -|    -|
    | + FFT_TOP_Pipeline_Rev_Bit_loop             |     -|  1.29|      131|    524.000|         -|      131|     -|        no|        -|        -|   54 (~0%)|   103 (~0%)|    -|
    |  o Rev_Bit_loop                             |     -|  2.92|      129|    516.000|         3|        1|   128|       yes|        -|        -|          -|           -|    -|
    | + FFT_TOP_Pipeline_PostP_Fwd_loop           |     -|  1.55|      130|    520.000|         -|      130|     -|        no|        -|        -|   28 (~0%)|    59 (~0%)|    -|
    |  o PostP_Fwd_loop                           |     -|  2.92|      128|    512.000|         2|        1|   128|       yes|        -|        -|          -|           -|    -|
    | o Stage_loop                                |     -|  2.92|     1688|  6.752e+03|       211|        -|     8|        no|        -|        -|          -|           -|    -|
    |  + FFT_stage_temporal                       |     -|  0.04|      209|    836.000|         -|      209|     -|        no|        -|  8 (~0%)|  804 (~0%)|   488 (~0%)|    -|
    |   o Group_loop                              |     -|  2.92|      208|    832.000|        26|        -|     8|        no|        -|        -|          -|           -|    -|
    |    + FFT_stage_temporal_Pipeline_Pair_loop  |     -|  0.04|       23|     92.000|         -|       23|     -|        no|        -|  8 (~0%)|  615 (~0%)|   189 (~0%)|    -|
    |     o Pair_loop                             |     -|  2.92|       21|     84.000|         7|        1|    16|       yes|        -|        -|          -|           -|    -|
    +---------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+---------+---------+-----------+------------+-----+


================================================================
== HW Interfaces
================================================================
* AP_MEMORY
+------------------+-----------+----------+
| Port             | Direction | Bitwidth |
+------------------+-----------+----------+
| dataIn_address0  | out       | 8        |
| dataIn_address1  | out       | 8        |
| dataIn_q0        | in        | 64       |
| dataIn_q1        | in        | 64       |
| dataOut_address0 | out       | 8        |
| dataOut_address1 | out       | 8        |
| dataOut_d0       | out       | 64       |
| dataOut_d1       | out       | 64       |
+------------------+-----------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+-----------------+
| Argument | Direction | Datatype        |
+----------+-----------+-----------------+
| dataIn   | in        | complex<float>* |
| dataOut  | out       | complex<float>* |
+----------+-----------+-----------------+

* SW-to-HW Mapping
+----------+------------------+---------+----------+
| Argument | HW Interface     | HW Type | HW Usage |
+----------+------------------+---------+----------+
| dataIn   | dataIn_address0  | port    | offset   |
| dataIn   | dataIn_ce0       | port    |          |
| dataIn   | dataIn_q0        | port    |          |
| dataIn   | dataIn_address1  | port    | offset   |
| dataIn   | dataIn_ce1       | port    |          |
| dataIn   | dataIn_q1        | port    |          |
| dataOut  | dataOut_address0 | port    | offset   |
| dataOut  | dataOut_ce0      | port    |          |
| dataOut  | dataOut_we0      | port    |          |
| dataOut  | dataOut_d0       | port    |          |
| dataOut  | dataOut_address1 | port    | offset   |
| dataOut  | dataOut_ce1      | port    |          |
| dataOut  | dataOut_we1      | port    |          |
| dataOut  | dataOut_d1       | port    |          |
+----------+------------------+---------+----------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.


================================================================
== Bind Op Report
================================================================
+--------------------------------------------------------+-----+--------+------------------+--------+--------------+---------+
| Name                                                   | DSP | Pragma | Variable         | Op     | Impl         | Latency |
+--------------------------------------------------------+-----+--------+------------------+--------+--------------+---------+
| + FFT_TOP                                              | 8   |        |                  |        |              |         |
|   icmp_ln70_fu_136_p2                                  |     |        | icmp_ln70        | seteq  | auto         | 0       |
|   bflyExp_3_fu_146_p2                                  |     |        | bflyExp_3        | add    | fabric       | 0       |
|  + FFT_TOP_Pipeline_PreP_Fwd_loop                      | 0   |        |                  |        |              |         |
|    add_ln61_fu_147_p2                                  |     |        | add_ln61         | add    | fabric       | 0       |
|  + FFT_TOP_Pipeline_Rev_Bit_loop                       | 0   |        |                  |        |              |         |
|    add_ln65_fu_195_p2                                  |     |        | add_ln65         | add    | fabric       | 0       |
|  + FFT_stage_temporal                                  | 8   |        |                  |        |              |         |
|    bflySize_fu_111_p2                                  |     |        | bflySize         | shl    | auto_pipe    | 0       |
|    shr10_fu_117_p2                                     |     |        | shr10            | lshr   | auto_pipe    | 0       |
|    add_ln21_fu_150_p2                                  |     |        | add_ln21         | add    | fabric       | 0       |
|    icmp_ln21_fu_156_p2                                 |     |        | icmp_ln21        | seteq  | auto         | 0       |
|    add_ln21_1_fu_182_p2                                |     |        | add_ln21_1       | add    | fabric       | 0       |
|   + FFT_stage_temporal_Pipeline_Pair_loop              | 8   |        |                  |        |              |         |
|     tw_enable_assign_fu_238_p2                         |     |        | tw_enable_assign | setne  | auto         | 0       |
|     add_ln32_fu_264_p2                                 |     |        | add_ln32         | add    | fabric       | 0       |
|     add_ln33_fu_270_p2                                 |     |        | add_ln33         | add    | fabric       | 0       |
|     fmul_32ns_32ns_32_1_primitive_dsp_1_U13            | 1   |        | mul_bd_i_i       | fmul   | primitivedsp | 0       |
|     fmul_32ns_32ns_32_1_primitive_dsp_1_U14            | 1   |        | mul_bc_i_i       | fmul   | primitivedsp | 0       |
|     fmsub_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U16 | 1   |        | p_r              | fmsub  | primitivedsp | 0       |
|     fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U15 | 1   |        | p_r_12           | fmadd  | primitivedsp | 0       |
|     p_r_13_fu_343_p3                                   |     |        | p_r_13           | select | auto_sel     | 0       |
|     p_r_14_fu_350_p3                                   |     |        | p_r_14           | select | auto_sel     | 0       |
|     fadd_32ns_32ns_32_1_primitive_dsp_1_U9             | 1   |        | p_r_5            | fadd   | primitivedsp | 0       |
|     fadd_32ns_32ns_32_1_primitive_dsp_1_U10            | 1   |        | p_r_6            | fadd   | primitivedsp | 0       |
|     fsub_32ns_32ns_32_1_primitive_dsp_1_U11            | 1   |        | p_r_7            | fsub   | primitivedsp | 0       |
|     fsub_32ns_32ns_32_1_primitive_dsp_1_U12            | 1   |        | p_r_8            | fsub   | primitivedsp | 0       |
|     add_ln26_fu_285_p2                                 |     |        | add_ln26         | add    | fabric       | 0       |
|  + FFT_TOP_Pipeline_PostP_Fwd_loop                     | 0   |        |                  |        |              |         |
|    add_ln73_fu_143_p2                                  |     |        | add_ln73         | add    | fabric       | 0       |
+--------------------------------------------------------+-----+--------+------------------+--------+--------------+---------+


================================================================
== Storage Report
================================================================
+--------------------------------------------------+---------+------+------+------+--------+----------------------------------------------+------+---------+------------------+
| Name                                             | Usage   | Type | BRAM | URAM | Pragma | Variable                                     | Impl | Latency | Bitwidth, Depth, |
|                                                  |         |      |      |      |        |                                              |      |         | Banks            |
+--------------------------------------------------+---------+------+------+------+--------+----------------------------------------------+------+---------+------------------+
| + FFT_TOP                                        |         |      | 8    | 0    |        |                                              |      |         |                  |
|   FFT_TOP_complex_float_complex_float_data_0_0_U | ram_t2p |      | 2    |      |        | FFT_TOP_complex_float_complex_float_data_0_0 | auto | 1       | 32, 256, 1       |
|   FFT_TOP_complex_float_complex_float_data_1_0_U | ram_t2p |      | 2    |      |        | FFT_TOP_complex_float_complex_float_data_1_0 | auto | 1       | 32, 256, 1       |
|   FFT_TOP_complex_float_complex_float_data_0_1_U | ram_t2p |      | 2    |      |        | FFT_TOP_complex_float_complex_float_data_0_1 | auto | 1       | 32, 256, 1       |
|   FFT_TOP_complex_float_complex_float_data_1_1_U | ram_t2p |      | 2    |      |        | FFT_TOP_complex_float_complex_float_data_1_1 | auto | 1       | 32, 256, 1       |
|  + FFT_TOP_Pipeline_Rev_Bit_loop                 |         |      | 0    | 0    |        |                                              |      |         |                  |
|    revIdxTab_U                                   | rom_2p  |      |      |      |        | revIdxTab                                    | auto | 1       | 8, 256, 1        |
|  + FFT_stage_temporal                            |         |      | 0    | 0    |        |                                              |      |         |                  |
|    twiddles_1_U                                  | rom_1p  |      |      |      |        | twiddles_1                                   | auto | 1       | 32, 128, 1       |
|    twiddles_U                                    | rom_1p  |      |      |      |        | twiddles                                     | auto | 1       | 32, 128, 1       |
+--------------------------------------------------+---------+------+------+------+--------+----------------------------------------------+------+---------+------------------+


================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------------+-----------------------------------+-------------------------------------------+
| Type            | Options                           | Location                                  |
+-----------------+-----------------------------------+-------------------------------------------+
| inline          |                                   | FFT.cpp:7 in radix2_bfly_double_buffer    |
| loop_tripcount  | min=1 max=1<<(8 -1-8/2)           | FFT.cpp:22 in fft_stage_temporal          |
| loop_flatten    |                                   | FFT.cpp:27 in fft_stage_temporal          |
| pipeline        |                                   | FFT.cpp:28 in fft_stage_temporal          |
| dependence      | variable=data_ld inter false      | FFT.cpp:29 in fft_stage_temporal, data_ld |
| dependence      | variable=data_st inter false      | FFT.cpp:30 in fft_stage_temporal, data_st |
| loop_tripcount  | min=1 max=1<<(8/2)                | FFT.cpp:31 in fft_stage_temporal          |
| array_partition | variable=data type=complete dim=1 | FFT.cpp:59 in fft_top, data               |
| unroll          | factor=2                          | FFT.cpp:62 in fft_top                     |
| pipeline        |                                   | FFT.cpp:66 in fft_top                     |
| unroll          | factor=2                          | FFT.cpp:67 in fft_top                     |
| unroll          | factor=2                          | FFT.cpp:74 in fft_top                     |
+-----------------+-----------------------------------+-------------------------------------------+


