
#
# Prepares the ISE model for use with the formal flow by performing some
# basic synthesis / lowering on it.
#
# Useful as the model takes a long time to synthesis like this, so doing it
# once and then sharing the prepped file is useful.
#

# Read in the design
read_verilog -I../../work/ ../../verif/model/model_ise.v

# Lower processes/tasks/functions to netlist level
proc

# Basic optimisation loop
opt

# Write out the synthesised verilog
write_verilog ../../work/model_ise_prep.v
