$ED_PATH/hardware_test_design/common/cxl_compliance/cxl_compliance_csr_avmm_slave.sv
$ED_PATH/hardware_test_design/common/cxl_compliance/cxl_compliance_csr_top.sv
$ED_PATH/hardware_test_design/common/intel_reset_release/intel_reset_release/altera_s10_user_rst_clkgate_1941/sim/altera_s10_user_rst_clkgate.sv
$ED_PATH/hardware_test_design/common/intel_reset_release/intel_reset_release/sim/intel_reset_release.v

$ED_PATH/hardware_test_design/common/ex_default_csr/ex_default_csr_avmm_slave.sv
$ED_PATH/hardware_test_design/common/ex_default_csr/ex_default_csr_top.sv

$ED_PATH/hardware_test_design/common/cxl_pio/intel_cxl_pio_parameters.sv 
$ED_PATH/hardware_test_design/common/cxl_pio/pcie_ed_altera_avalon_sc_fifo_1931_vhmcgqy.v
$ED_PATH/hardware_test_design/common/cxl_pio/pcie_ed_altera_avalon_st_pipeline_stage_1920_zterisq.sv
$ED_PATH/hardware_test_design/common/cxl_pio/pcie_ed_altera_merlin_burst_adapter_1922_tsepz7q.sv
$ED_PATH/hardware_test_design/common/cxl_pio/pcie_ed_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1922_pev47ty.v
$ED_PATH/hardware_test_design/common/cxl_pio/pcie_ed_altera_merlin_demultiplexer_1921_s5kn7vi.sv
$ED_PATH/hardware_test_design/common/cxl_pio/pcie_ed_altera_merlin_master_agent_191_mpbm6tq.sv
$ED_PATH/hardware_test_design/common/cxl_pio/pcie_ed_altera_merlin_master_translator_191_g7h47bq.sv
$ED_PATH/hardware_test_design/common/cxl_pio/pcie_ed_altera_merlin_multiplexer_1921_5zcdh2i.sv
$ED_PATH/hardware_test_design/common/cxl_pio/pcie_ed_altera_merlin_multiplexer_1921_zxmqgaq.sv
$ED_PATH/hardware_test_design/common/cxl_pio/pcie_ed_altera_merlin_router_1921_6kkcoeq.sv
$ED_PATH/hardware_test_design/common/cxl_pio/pcie_ed_altera_merlin_router_1921_sv2vwxi.sv
$ED_PATH/hardware_test_design/common/cxl_pio/pcie_ed_altera_merlin_slave_agent_191_ncfkfri.sv
$ED_PATH/hardware_test_design/common/cxl_pio/pcie_ed_altera_merlin_slave_translator_191_x56fcki.sv
$ED_PATH/hardware_test_design/common/cxl_pio/pcie_ed_altera_mm_interconnect_1920_sx2feoa.v
$ED_PATH/hardware_test_design/common/cxl_pio/pcie_ed_MEM0.v
$ED_PATH/hardware_test_design/common/cxl_pio/pcie_ed_MEM0_altera_avalon_onchip_memory2_1932_vi4l4uq.v
$ED_PATH/hardware_test_design/common/cxl_pio/intel_pcie_reset_sync.v
$ED_PATH/hardware_test_design/common/cxl_pio/intel_std_synchronizer_nocut.v
$ED_PATH/hardware_test_design/common/cxl_pio/intel_pcie_bam_v2.sv
$ED_PATH/hardware_test_design/common/cxl_pio/intel_pcie_bam_v2_avmm_intf.sv
$ED_PATH/hardware_test_design/common/cxl_pio/intel_pcie_bam_v2_avst_intf.sv
$ED_PATH/hardware_test_design/common/cxl_pio/intel_pcie_bam_v2_cpl.sv
$ED_PATH/hardware_test_design/common/cxl_pio/intel_pcie_bam_v2_fifos.sv
$ED_PATH/hardware_test_design/common/cxl_pio/intel_pcie_bam_v2_rw.sv
$ED_PATH/hardware_test_design/common/cxl_pio/intel_pcie_bam_v2_sch_intf.sv
$ED_PATH/hardware_test_design/common/cxl_pio/intel_cxl_pio.sv
$ED_PATH/hardware_test_design/common/cxl_pio/intel_cxl_bam_v2_crdt_intf.sv
$ED_PATH/hardware_test_design/common/cxl_pio/intel_cxl_default_config.sv
$ED_PATH/hardware_test_design/common/cxl_pio/intel_cxl_pf_checker.sv
$ED_PATH/hardware_test_design/common/cxl_pio/intel_pcie_bam_v2_hwtcl.sv
$ED_PATH/hardware_test_design/common/cxl_pio/pcie_ed_pio0.v
$ED_PATH/hardware_test_design/common/cxl_pio/pcie_ed.v
$ED_PATH/hardware_test_design/common/cxl_pio/intel_cxl_pio_ed_top.sv
 

$ED_PATH/hardware_test_design/common/afu/afu_csr_avmm_slave.sv
$ED_PATH/hardware_test_design/common/afu/afu_top.sv

$ED_PATH/hardware_test_design/common/mc_top/mc_channel_adapter.sv
//ED_PATH/hardware_test_design/common/mc_top/mc_core_top.sv
$ED_PATH/hardware_test_design/common/mc_top/mc_cxlmem_ready_control.sv
$ED_PATH/hardware_test_design/common/mc_top/mc_ecc.sv
$ED_PATH/hardware_test_design/common/mc_top/mc_rmw_shim.sv
$ED_PATH/hardware_test_design/common/mc_top/mc_top.sv

$ED_PATH/hardware_test_design/ed_top_wrapper_typ3.sv    
$ED_PATH/hardware_test_design/cxltyp3_memexp_ddr4_top.sv




