INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shiva/Desktop/DSDLab/Lab4/RCA_behav/RCA_behav.srcs/sources_1/new/RCA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RCA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shiva/Desktop/DSDLab/Lab4/RCA_behav/RCA_behav.srcs/sources_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shiva/Desktop/DSDLab/Lab4/RCA_behav/RCA_behav.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
