ExecStartTime: 1714633534
Domain of the design: Unit Level Test
RegID: 23
timeout: 90
Device: 1GVTC
Strategy: delay
INFO: Created design: design122_12_5_top. Project type: rtl
INFO: Target device: 1GVTC
INFO: Device version: v1.6.244
INFO: Adding VERILOG_2001 /nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v
INFO: Adding SV_2012 /nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././sim/co_sim_tb/co_sim_design122_12_5_top.v /nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v
INFO: ANL: ##################################################
INFO: ANL: Analysis for design: design122_12_5_top
INFO: ANL: ##################################################
INFO: ANL: Analyze command: /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/yosys -s /nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/design122_12_5_top/run_1/synth_1_1/analysis/design122_12_5_top_analyzer.cmd
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/yosys -s /nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/design122_12_5_top/run_1/synth_1_1/analysis/design122_12_5_top_analyzer.cmd

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.38 (git sha1 24ed610c2, gcc 11.2.1 -fPIC -Os)


-- Executing script file `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/design122_12_5_top/run_1/synth_1_1/analysis/design122_12_5_top_analyzer.cmd' --

1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v
Parsing SystemVerilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v' to AST representation.
Generating RTLIL representation for module `\BOOT_CLOCK'.
Generating RTLIL representation for module `\CARRY'.
Generating RTLIL representation for module `\CLK_BUF'.
Generating RTLIL representation for module `\DFFNRE'.
Generating RTLIL representation for module `\DFFRE'.
Generating RTLIL representation for module `\DSP19X2'.
Generating RTLIL representation for module `\DSP38'.
Generating RTLIL representation for module `\FIFO18KX2'.
Generating RTLIL representation for module `\FIFO36K'.
Generating RTLIL representation for module `\I_BUF_DS'.
Generating RTLIL representation for module `\I_BUF'.
Generating RTLIL representation for module `\I_DDR'.
Generating RTLIL representation for module `\I_DELAY'.
Generating RTLIL representation for module `\I_SERDES'.
Generating RTLIL representation for module `\LUT1'.
Generating RTLIL representation for module `\LUT2'.
Generating RTLIL representation for module `\LUT3'.
Generating RTLIL representation for module `\LUT4'.
Generating RTLIL representation for module `\LUT5'.
Generating RTLIL representation for module `\LUT6'.
Generating RTLIL representation for module `\O_BUF_DS'.
Generating RTLIL representation for module `\O_BUFT_DS'.
Generating RTLIL representation for module `\O_BUFT'.
Generating RTLIL representation for module `\O_BUF'.
Generating RTLIL representation for module `\O_DDR'.
Generating RTLIL representation for module `\O_DELAY'.
Generating RTLIL representation for module `\O_SERDES_CLK'.
Generating RTLIL representation for module `\O_SERDES'.
Generating RTLIL representation for module `\PLL'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_M'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_S'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M0'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M1'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_DMA'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_IRQ'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_JTAG'.
Generating RTLIL representation for module `\SOC_FPGA_TEMPERATURE'.
Generating RTLIL representation for module `\TDP_RAM18KX2'.
Generating RTLIL representation for module `\TDP_RAM36K'.
Generating RTLIL representation for module `\LATCH'.
Generating RTLIL representation for module `\LATCHN'.
Generating RTLIL representation for module `\LATCHR'.
Generating RTLIL representation for module `\LATCHS'.
Generating RTLIL representation for module `\LATCHNR'.
Generating RTLIL representation for module `\LATCHNS'.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Generating RTLIL representation for module `\_$_mem_v2_asymmetric'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: ../../../../.././rtl/full_adder_top.v
Parsing Verilog input from `../../../../.././rtl/full_adder_top.v' to AST representation.
Generating RTLIL representation for module `\full_adder_top'.
Generating RTLIL representation for module `\full_adder'.
Successfully finished Verilog frontend.

3. Executing Verilog-2005 frontend: ../../../../.././rtl/large_mux.v
Parsing Verilog input from `../../../../.././rtl/large_mux.v' to AST representation.
Generating RTLIL representation for module `\large_mux'.
Note: Assuming pure combinatorial block at ../../../../.././rtl/large_mux.v:11.1-35.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

4. Executing Verilog-2005 frontend: ../../../../.././rtl/register.v
Parsing Verilog input from `../../../../.././rtl/register.v' to AST representation.
Generating RTLIL representation for module `\register'.
Successfully finished Verilog frontend.

5. Executing Verilog-2005 frontend: ../../../../.././rtl/memory_cntrl.v
Parsing Verilog input from `../../../../.././rtl/memory_cntrl.v' to AST representation.
Warning: Encountered `full_case' comment! Such legacy hot comments are supported by Yosys, but are not part of any formal language specification. Using the Verilog `full_case' attribute or the SystemVerilog `unique' or `unique0' keywords is recommended!
Generating RTLIL representation for module `\memory_cntrl'.
Generating RTLIL representation for module `\memory'.
Successfully finished Verilog frontend.

6. Executing Verilog-2005 frontend: ../../../../.././rtl/encoder.v
Parsing Verilog input from `../../../../.././rtl/encoder.v' to AST representation.
Generating RTLIL representation for module `\encoder'.
Successfully finished Verilog frontend.

7. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v' to AST representation.
Generating RTLIL representation for module `\design122_12_5_top'.
Generating RTLIL representation for module `\design122_12_5'.
Successfully finished Verilog frontend.

-- Running command `hierarchy -top design122_12_5_top' --

8. Executing HIERARCHY pass (managing design hierarchy).

8.1. Analyzing design hierarchy..
Top module:  \design122_12_5_top
Used module:     \design122_12_5
Used module:         \memory_cntrl
Used module:             \memory
Used module:         \register
Used module:         \encoder
Used module:         \full_adder_top
Used module:             \full_adder
Used module:         \large_mux
Parameter \WIDTH = 32

8.2. Executing AST frontend in derive mode using pre-parsed AST for module `\full_adder'.
Parameter \WIDTH = 32
Generating RTLIL representation for module `$paramod\full_adder\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32

8.3. Executing AST frontend in derive mode using pre-parsed AST for module `\design122_12_5'.
Parameter \WIDTH = 32
Generating RTLIL representation for module `$paramod\design122_12_5\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32

8.4. Executing AST frontend in derive mode using pre-parsed AST for module `\memory_cntrl'.
Parameter \WIDTH = 32
Generating RTLIL representation for module `$paramod\memory_cntrl\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32

8.5. Executing AST frontend in derive mode using pre-parsed AST for module `\register'.
Parameter \WIDTH = 32
Generating RTLIL representation for module `$paramod\register\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32

8.6. Executing AST frontend in derive mode using pre-parsed AST for module `\encoder'.
Parameter \WIDTH = 32
Generating RTLIL representation for module `$paramod\encoder\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32

8.7. Executing AST frontend in derive mode using pre-parsed AST for module `\full_adder_top'.
Parameter \WIDTH = 32
Generating RTLIL representation for module `$paramod\full_adder_top\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32

8.8. Executing AST frontend in derive mode using pre-parsed AST for module `\large_mux'.
Parameter \WIDTH = 32
Generating RTLIL representation for module `$paramod\large_mux\WIDTH=s32'00000000000000000000000000100000'.
Note: Assuming pure combinatorial block at ../../../../.././rtl/large_mux.v:11.1-35.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\register\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\large_mux\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\full_adder_top\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\memory_cntrl\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\encoder\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\register\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\full_adder_top\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\memory_cntrl\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\large_mux\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\encoder\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\large_mux\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\full_adder_top\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\register\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\encoder\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\memory_cntrl\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\encoder\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\memory_cntrl\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\full_adder_top\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\large_mux\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\register\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\large_mux\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\encoder\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\register\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\memory_cntrl\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\full_adder_top\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\full_adder_top\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\memory_cntrl\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\encoder\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\register\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\large_mux\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\large_mux\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\register\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\memory_cntrl\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\encoder\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\full_adder_top\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\encoder\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\memory_cntrl\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\full_adder_top\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\register\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\large_mux\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\memory_cntrl\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\register\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\encoder\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\full_adder_top\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\large_mux\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\full_adder_top\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\large_mux\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\register\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\encoder\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\memory_cntrl\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\full_adder_top\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\large_mux\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\memory_cntrl\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\register\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\encoder\WIDTH=s32'00000000000000000000000000100000'.

8.9. Analyzing design hierarchy..
Top module:  \design122_12_5_top
Used module:     $paramod\design122_12_5\WIDTH=s32'00000000000000000000000000100000
Used module:         \memory_cntrl
Used module:             \memory
Used module:         \register
Used module:         \encoder
Used module:         \full_adder_top
Used module:             $paramod\full_adder\WIDTH=s32'00000000000000000000000000100000
Used module:         \large_mux
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\memory_cntrl\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\register\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\encoder\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\full_adder_top\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\large_mux\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\register\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\large_mux\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\full_adder_top\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\memory_cntrl\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\encoder\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\register\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\full_adder_top\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\memory_cntrl\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\large_mux\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\encoder\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\large_mux\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\full_adder_top\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\register\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\encoder\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\memory_cntrl\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\encoder\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\memory_cntrl\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\full_adder_top\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\large_mux\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\register\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\large_mux\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\encoder\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\register\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\memory_cntrl\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\full_adder_top\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\full_adder_top\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\memory_cntrl\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\encoder\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\register\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\large_mux\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\large_mux\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\register\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\memory_cntrl\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\encoder\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\full_adder_top\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\encoder\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\memory_cntrl\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\full_adder_top\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\register\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\large_mux\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\memory_cntrl\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\register\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\encoder\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\full_adder_top\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\large_mux\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\full_adder_top\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\large_mux\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\register\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\encoder\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\memory_cntrl\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\full_adder_top\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\large_mux\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\memory_cntrl\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\register\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\encoder\WIDTH=s32'00000000000000000000000000100000'.

8.10. Analyzing design hierarchy..
Top module:  \design122_12_5_top
Used module:     $paramod\design122_12_5\WIDTH=s32'00000000000000000000000000100000
Used module:         $paramod\memory_cntrl\WIDTH=s32'00000000000000000000000000100000
Used module:             \memory
Used module:         $paramod\register\WIDTH=s32'00000000000000000000000000100000
Used module:         $paramod\encoder\WIDTH=s32'00000000000000000000000000100000
Used module:         $paramod\full_adder_top\WIDTH=s32'00000000000000000000000000100000
Used module:             \full_adder
Used module:         $paramod\large_mux\WIDTH=s32'00000000000000000000000000100000
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\full_adder\WIDTH=s32'00000000000000000000000000100000'.

8.11. Analyzing design hierarchy..
Top module:  \design122_12_5_top
Used module:     $paramod\design122_12_5\WIDTH=s32'00000000000000000000000000100000
Used module:         $paramod\memory_cntrl\WIDTH=s32'00000000000000000000000000100000
Used module:             \memory
Used module:         $paramod\register\WIDTH=s32'00000000000000000000000000100000
Used module:         $paramod\encoder\WIDTH=s32'00000000000000000000000000100000
Used module:         $paramod\full_adder_top\WIDTH=s32'00000000000000000000000000100000
Used module:             $paramod\full_adder\WIDTH=s32'00000000000000000000000000100000
Used module:         $paramod\large_mux\WIDTH=s32'00000000000000000000000000100000

8.12. Analyzing design hierarchy..
Top module:  \design122_12_5_top
Used module:     $paramod\design122_12_5\WIDTH=s32'00000000000000000000000000100000
Used module:         $paramod\memory_cntrl\WIDTH=s32'00000000000000000000000000100000
Used module:             \memory
Used module:         $paramod\register\WIDTH=s32'00000000000000000000000000100000
Used module:         $paramod\encoder\WIDTH=s32'00000000000000000000000000100000
Used module:         $paramod\full_adder_top\WIDTH=s32'00000000000000000000000000100000
Used module:             $paramod\full_adder\WIDTH=s32'00000000000000000000000000100000
Used module:         $paramod\large_mux\WIDTH=s32'00000000000000000000000000100000
Removing unused module `\design122_12_5'.
Removing unused module `\encoder'.
Removing unused module `\memory_cntrl'.
Removing unused module `\register'.
Removing unused module `\large_mux'.
Removing unused module `\full_adder'.
Removing unused module `\full_adder_top'.
Removed 7 unused modules.

Dumping file hier_info.json ...
 Process module "$paramod\\design122_12_5\\WIDTH=s32'00000000000000000000000000100000"
 Process module "$paramod\\encoder\\WIDTH=s32'00000000000000000000000000100000"
 Process module "$paramod\\full_adder\\WIDTH=s32'00000000000000000000000000100000"
 Process module "$paramod\\full_adder_top\\WIDTH=s32'00000000000000000000000000100000"
 Process module "$paramod\\large_mux\\WIDTH=s32'00000000000000000000000000100000"
 Process module "$paramod\\memory_cntrl\\WIDTH=s32'00000000000000000000000000100000"
 Process module "$paramod\\register\\WIDTH=s32'00000000000000000000000000100000"
 Process module "memory"
Dumping file port_info.json ...

Warnings: 1 unique messages, 1 total
End of script. Logfile hash: d210dc90b3, CPU: user 0.06s system 0.01s, MEM: 17.05 MB peak
Yosys 0.38 (git sha1 24ed610c2, gcc 11.2.1 -fPIC -Os)
Time spent: 76% 14x read_verilog (0 sec), 20% 1x hierarchy (0 sec), ...
INFO: ANL: Design design122_12_5_top is analyzed
INFO: ANL: Top Modules: design122_12_5_top

INFO: SYN: ##################################################
INFO: SYN: Synthesis for design: design122_12_5_top
INFO: SYN: ##################################################
INFO: SYN: RS Synthesis
INFO: SYN: Synthesis command: /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/yosys -s design122_12_5_top.ys -l design122_12_5_top_synth.log
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/yosys -s design122_12_5_top.ys -l design122_12_5_top_synth.log

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.38 (git sha1 24ed610c2, gcc 11.2.1 -fPIC -Os)


-- Executing script file `design122_12_5_top.ys' --

1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v
Parsing SystemVerilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v' to AST representation.
Generating RTLIL representation for module `\BOOT_CLOCK'.
Generating RTLIL representation for module `\CARRY'.
Generating RTLIL representation for module `\CLK_BUF'.
Generating RTLIL representation for module `\DFFNRE'.
Generating RTLIL representation for module `\DFFRE'.
Generating RTLIL representation for module `\DSP19X2'.
Generating RTLIL representation for module `\DSP38'.
Generating RTLIL representation for module `\FIFO18KX2'.
Generating RTLIL representation for module `\FIFO36K'.
Generating RTLIL representation for module `\I_BUF_DS'.
Generating RTLIL representation for module `\I_BUF'.
Generating RTLIL representation for module `\I_DDR'.
Generating RTLIL representation for module `\I_DELAY'.
Generating RTLIL representation for module `\I_SERDES'.
Generating RTLIL representation for module `\LUT1'.
Generating RTLIL representation for module `\LUT2'.
Generating RTLIL representation for module `\LUT3'.
Generating RTLIL representation for module `\LUT4'.
Generating RTLIL representation for module `\LUT5'.
Generating RTLIL representation for module `\LUT6'.
Generating RTLIL representation for module `\O_BUF_DS'.
Generating RTLIL representation for module `\O_BUFT_DS'.
Generating RTLIL representation for module `\O_BUFT'.
Generating RTLIL representation for module `\O_BUF'.
Generating RTLIL representation for module `\O_DDR'.
Generating RTLIL representation for module `\O_DELAY'.
Generating RTLIL representation for module `\O_SERDES_CLK'.
Generating RTLIL representation for module `\O_SERDES'.
Generating RTLIL representation for module `\PLL'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_M'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_S'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M0'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M1'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_DMA'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_IRQ'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_JTAG'.
Generating RTLIL representation for module `\SOC_FPGA_TEMPERATURE'.
Generating RTLIL representation for module `\TDP_RAM18KX2'.
Generating RTLIL representation for module `\TDP_RAM36K'.
Generating RTLIL representation for module `\LATCH'.
Generating RTLIL representation for module `\LATCHN'.
Generating RTLIL representation for module `\LATCHR'.
Generating RTLIL representation for module `\LATCHS'.
Generating RTLIL representation for module `\LATCHNR'.
Generating RTLIL representation for module `\LATCHNS'.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Generating RTLIL representation for module `\_$_mem_v2_asymmetric'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: ../../../../.././rtl/full_adder_top.v
Parsing Verilog input from `../../../../.././rtl/full_adder_top.v' to AST representation.
Generating RTLIL representation for module `\full_adder_top'.
Generating RTLIL representation for module `\full_adder'.
Successfully finished Verilog frontend.

3. Executing Verilog-2005 frontend: ../../../../.././rtl/large_mux.v
Parsing Verilog input from `../../../../.././rtl/large_mux.v' to AST representation.
Generating RTLIL representation for module `\large_mux'.
Note: Assuming pure combinatorial block at ../../../../.././rtl/large_mux.v:11.1-35.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

4. Executing Verilog-2005 frontend: ../../../../.././rtl/register.v
Parsing Verilog input from `../../../../.././rtl/register.v' to AST representation.
Generating RTLIL representation for module `\register'.
Successfully finished Verilog frontend.

5. Executing Verilog-2005 frontend: ../../../../.././rtl/memory_cntrl.v
Parsing Verilog input from `../../../../.././rtl/memory_cntrl.v' to AST representation.
Warning: Encountered `full_case' comment! Such legacy hot comments are supported by Yosys, but are not part of any formal language specification. Using the Verilog `full_case' attribute or the SystemVerilog `unique' or `unique0' keywords is recommended!
Generating RTLIL representation for module `\memory_cntrl'.
Generating RTLIL representation for module `\memory'.
Successfully finished Verilog frontend.

6. Executing Verilog-2005 frontend: ../../../../.././rtl/encoder.v
Parsing Verilog input from `../../../../.././rtl/encoder.v' to AST representation.
Generating RTLIL representation for module `\encoder'.
Successfully finished Verilog frontend.

7. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v' to AST representation.
Generating RTLIL representation for module `\design122_12_5_top'.
Generating RTLIL representation for module `\design122_12_5'.
Successfully finished Verilog frontend.

8. Executing HIERARCHY pass (managing design hierarchy).

8.1. Analyzing design hierarchy..
Top module:  \design122_12_5_top
Used module:     \design122_12_5
Used module:         \memory_cntrl
Used module:             \memory
Used module:         \register
Used module:         \encoder
Used module:         \full_adder_top
Used module:             \full_adder
Used module:         \large_mux
Parameter \WIDTH = 32

8.2. Executing AST frontend in derive mode using pre-parsed AST for module `\full_adder'.
Parameter \WIDTH = 32
Generating RTLIL representation for module `$paramod\full_adder\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32

8.3. Executing AST frontend in derive mode using pre-parsed AST for module `\design122_12_5'.
Parameter \WIDTH = 32
Generating RTLIL representation for module `$paramod\design122_12_5\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32

8.4. Executing AST frontend in derive mode using pre-parsed AST for module `\memory_cntrl'.
Parameter \WIDTH = 32
Generating RTLIL representation for module `$paramod\memory_cntrl\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32

8.5. Executing AST frontend in derive mode using pre-parsed AST for module `\register'.
Parameter \WIDTH = 32
Generating RTLIL representation for module `$paramod\register\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32

8.6. Executing AST frontend in derive mode using pre-parsed AST for module `\encoder'.
Parameter \WIDTH = 32
Generating RTLIL representation for module `$paramod\encoder\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32

8.7. Executing AST frontend in derive mode using pre-parsed AST for module `\full_adder_top'.
Parameter \WIDTH = 32
Generating RTLIL representation for module `$paramod\full_adder_top\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32

8.8. Executing AST frontend in derive mode using pre-parsed AST for module `\large_mux'.
Parameter \WIDTH = 32
Generating RTLIL representation for module `$paramod\large_mux\WIDTH=s32'00000000000000000000000000100000'.
Note: Assuming pure combinatorial block at ../../../../.././rtl/large_mux.v:11.1-35.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\register\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\large_mux\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\full_adder_top\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\memory_cntrl\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\encoder\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\register\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\full_adder_top\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\memory_cntrl\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\large_mux\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\encoder\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\large_mux\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\full_adder_top\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\register\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\encoder\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\memory_cntrl\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\encoder\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\memory_cntrl\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\full_adder_top\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\large_mux\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\register\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\large_mux\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\encoder\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\register\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\memory_cntrl\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\full_adder_top\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\full_adder_top\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\memory_cntrl\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\encoder\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\register\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\large_mux\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\large_mux\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\register\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\memory_cntrl\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\encoder\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\full_adder_top\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\encoder\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\memory_cntrl\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\full_adder_top\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\register\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\large_mux\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\memory_cntrl\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\register\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\encoder\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\full_adder_top\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\large_mux\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\full_adder_top\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\large_mux\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\register\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\encoder\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\memory_cntrl\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\full_adder_top\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\large_mux\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\memory_cntrl\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\register\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\encoder\WIDTH=s32'00000000000000000000000000100000'.

8.9. Analyzing design hierarchy..
Top module:  \design122_12_5_top
Used module:     $paramod\design122_12_5\WIDTH=s32'00000000000000000000000000100000
Used module:         \memory_cntrl
Used module:             \memory
Used module:         \register
Used module:         \encoder
Used module:         \full_adder_top
Used module:             $paramod\full_adder\WIDTH=s32'00000000000000000000000000100000
Used module:         \large_mux
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\memory_cntrl\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\register\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\encoder\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\full_adder_top\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\large_mux\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\register\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\large_mux\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\full_adder_top\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\memory_cntrl\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\encoder\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\register\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\full_adder_top\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\memory_cntrl\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\large_mux\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\encoder\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\large_mux\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\full_adder_top\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\register\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\encoder\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\memory_cntrl\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\encoder\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\memory_cntrl\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\full_adder_top\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\large_mux\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\register\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\large_mux\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\encoder\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\register\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\memory_cntrl\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\full_adder_top\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\full_adder_top\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\memory_cntrl\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\encoder\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\register\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\large_mux\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\large_mux\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\register\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\memory_cntrl\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\encoder\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\full_adder_top\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\encoder\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\memory_cntrl\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\full_adder_top\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\register\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\large_mux\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\memory_cntrl\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\register\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\encoder\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\full_adder_top\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\large_mux\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\full_adder_top\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\large_mux\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\register\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\encoder\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\memory_cntrl\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\full_adder_top\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\large_mux\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\memory_cntrl\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\register\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\encoder\WIDTH=s32'00000000000000000000000000100000'.

8.10. Analyzing design hierarchy..
Top module:  \design122_12_5_top
Used module:     $paramod\design122_12_5\WIDTH=s32'00000000000000000000000000100000
Used module:         $paramod\memory_cntrl\WIDTH=s32'00000000000000000000000000100000
Used module:             \memory
Used module:         $paramod\register\WIDTH=s32'00000000000000000000000000100000
Used module:         $paramod\encoder\WIDTH=s32'00000000000000000000000000100000
Used module:         $paramod\full_adder_top\WIDTH=s32'00000000000000000000000000100000
Used module:             \full_adder
Used module:         $paramod\large_mux\WIDTH=s32'00000000000000000000000000100000
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\full_adder\WIDTH=s32'00000000000000000000000000100000'.

8.11. Analyzing design hierarchy..
Top module:  \design122_12_5_top
Used module:     $paramod\design122_12_5\WIDTH=s32'00000000000000000000000000100000
Used module:         $paramod\memory_cntrl\WIDTH=s32'00000000000000000000000000100000
Used module:             \memory
Used module:         $paramod\register\WIDTH=s32'00000000000000000000000000100000
Used module:         $paramod\encoder\WIDTH=s32'00000000000000000000000000100000
Used module:         $paramod\full_adder_top\WIDTH=s32'00000000000000000000000000100000
Used module:             $paramod\full_adder\WIDTH=s32'00000000000000000000000000100000
Used module:         $paramod\large_mux\WIDTH=s32'00000000000000000000000000100000

8.12. Analyzing design hierarchy..
Top module:  \design122_12_5_top
Used module:     $paramod\design122_12_5\WIDTH=s32'00000000000000000000000000100000
Used module:         $paramod\memory_cntrl\WIDTH=s32'00000000000000000000000000100000
Used module:             \memory
Used module:         $paramod\register\WIDTH=s32'00000000000000000000000000100000
Used module:         $paramod\encoder\WIDTH=s32'00000000000000000000000000100000
Used module:         $paramod\full_adder_top\WIDTH=s32'00000000000000000000000000100000
Used module:             $paramod\full_adder\WIDTH=s32'00000000000000000000000000100000
Used module:         $paramod\large_mux\WIDTH=s32'00000000000000000000000000100000
Removing unused module `\design122_12_5'.
Removing unused module `\encoder'.
Removing unused module `\memory_cntrl'.
Removing unused module `\register'.
Removing unused module `\large_mux'.
Removing unused module `\full_adder'.
Removing unused module `\full_adder_top'.
Removed 7 unused modules.

9. Executing synth_rs pass: v0.4.218

9.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/common/cells_sim.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/common/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\inv'.
Generating RTLIL representation for module `\buff'.
Generating RTLIL representation for module `\logic_0'.
Generating RTLIL representation for module `\logic_1'.
Generating RTLIL representation for module `\gclkbuff'.
Successfully finished Verilog frontend.

9.2. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v' to AST representation.
Replacing existing blackbox module `\CARRY' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v:10.1-19.10.
Generating RTLIL representation for module `\CARRY'.
Successfully finished Verilog frontend.

9.3. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v' to AST representation.
Replacing existing blackbox module `\LATCH' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:20.1-34.10.
Generating RTLIL representation for module `\LATCH'.
Replacing existing blackbox module `\LATCHN' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:48.1-62.10.
Generating RTLIL representation for module `\LATCHN'.
Replacing existing blackbox module `\LATCHR' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:81.1-97.10.
Generating RTLIL representation for module `\LATCHR'.
Replacing existing blackbox module `\LATCHS' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:115.1-131.10.
Generating RTLIL representation for module `\LATCHS'.
Replacing existing blackbox module `\LATCHNR' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:150.1-166.10.
Generating RTLIL representation for module `\LATCHNR'.
Replacing existing blackbox module `\LATCHNS' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:184.1-200.10.
Generating RTLIL representation for module `\LATCHNS'.
Generating RTLIL representation for module `\LATCHSRE'.
Generating RTLIL representation for module `\LATCHNSRE'.
Successfully finished Verilog frontend.

9.4. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v' to AST representation.
Replacing existing blackbox module `\DFFRE' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v:11.1-25.10.
Generating RTLIL representation for module `\DFFRE'.
Successfully finished Verilog frontend.

9.5. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v' to AST representation.
Replacing existing blackbox module `\DFFNRE' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v:11.1-25.10.
Generating RTLIL representation for module `\DFFNRE'.
Successfully finished Verilog frontend.

9.6. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT1.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT1.v' to AST representation.
Replacing existing blackbox module `\LUT1' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT1.v:10.1-20.10.
Generating RTLIL representation for module `\LUT1'.
Successfully finished Verilog frontend.

9.7. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT2.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT2.v' to AST representation.
Replacing existing blackbox module `\LUT2' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT2.v:10.1-21.10.
Generating RTLIL representation for module `\LUT2'.
Successfully finished Verilog frontend.

9.8. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT3.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT3.v' to AST representation.
Replacing existing blackbox module `\LUT3' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT3.v:10.1-22.10.
Generating RTLIL representation for module `\LUT3'.
Successfully finished Verilog frontend.

9.9. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT4.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT4.v' to AST representation.
Replacing existing blackbox module `\LUT4' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT4.v:11.1-25.10.
Generating RTLIL representation for module `\LUT4'.
Successfully finished Verilog frontend.

9.10. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT5.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT5.v' to AST representation.
Replacing existing blackbox module `\LUT5' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT5.v:10.1-24.10.
Generating RTLIL representation for module `\LUT5'.
Successfully finished Verilog frontend.

9.11. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT6.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT6.v' to AST representation.
Replacing existing blackbox module `\LUT6' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT6.v:10.1-25.10.
Generating RTLIL representation for module `\LUT6'.
Successfully finished Verilog frontend.

9.12. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CLK_BUF.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CLK_BUF.v' to AST representation.
Replacing existing blackbox module `\CLK_BUF' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CLK_BUF.v:10.1-17.10.
Generating RTLIL representation for module `\CLK_BUF'.
Successfully finished Verilog frontend.

9.13. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF.v' to AST representation.
Replacing existing blackbox module `\O_BUF' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF.v:10.1-22.10.
Generating RTLIL representation for module `\O_BUF'.
Successfully finished Verilog frontend.

9.14. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v' to AST representation.
Replacing existing blackbox module `\DSP38' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v:10.1-324.10.
Generating RTLIL representation for module `\DSP38'.
Successfully finished Verilog frontend.

9.15. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v' to AST representation.
Replacing existing blackbox module `\TDP_RAM36K' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:2.1-29.10.
Generating RTLIL representation for module `\TDP_RAM36K'.
Replacing existing blackbox module `\TDP_RAM18KX2' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:33.1-84.10.
Generating RTLIL representation for module `\TDP_RAM18KX2'.
Generating RTLIL representation for module `\RS_DSP3'.
Replacing existing blackbox module `\DSP19X2' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:116.1-149.10.
Generating RTLIL representation for module `\DSP19X2'.
Successfully finished Verilog frontend.

9.16. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v' to AST representation.
Generating RTLIL representation for module `\TDP_BRAM18'.
Replacing existing blackbox module `\BRAM2x18_TDP' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:112.1-540.10.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Replacing existing blackbox module `\BRAM2x18_SDP' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:542.1-951.10.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Replacing existing blackbox module `\_$_mem_v2_asymmetric' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:953.1-1356.10.
Generating RTLIL representation for module `\_$_mem_v2_asymmetric'.
Successfully finished Verilog frontend.

9.17. Executing HIERARCHY pass (managing design hierarchy).

9.17.1. Analyzing design hierarchy..
Top module:  \design122_12_5_top
Used module:     $paramod\design122_12_5\WIDTH=s32'00000000000000000000000000100000
Used module:         $paramod\memory_cntrl\WIDTH=s32'00000000000000000000000000100000
Used module:             \memory
Used module:         $paramod\register\WIDTH=s32'00000000000000000000000000100000
Used module:         $paramod\encoder\WIDTH=s32'00000000000000000000000000100000
Used module:         $paramod\full_adder_top\WIDTH=s32'00000000000000000000000000100000
Used module:             $paramod\full_adder\WIDTH=s32'00000000000000000000000000100000
Used module:         $paramod\large_mux\WIDTH=s32'00000000000000000000000000100000

9.17.2. Analyzing design hierarchy..
Top module:  \design122_12_5_top
Used module:     $paramod\design122_12_5\WIDTH=s32'00000000000000000000000000100000
Used module:         $paramod\memory_cntrl\WIDTH=s32'00000000000000000000000000100000
Used module:             \memory
Used module:         $paramod\register\WIDTH=s32'00000000000000000000000000100000
Used module:         $paramod\encoder\WIDTH=s32'00000000000000000000000000100000
Used module:         $paramod\full_adder_top\WIDTH=s32'00000000000000000000000000100000
Used module:             $paramod\full_adder\WIDTH=s32'00000000000000000000000000100000
Used module:         $paramod\large_mux\WIDTH=s32'00000000000000000000000000100000
Removed 0 unused modules.

9.18. Executing PROC pass (convert processes to netlists).

9.18.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

9.18.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$../../../../.././rtl/large_mux.v:11$69 in module $paramod\large_mux\WIDTH=s32'00000000000000000000000000100000.
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:41$34 in module design122_12_5_top.
Marked 1 switch rules as full_case in process $proc$../../../../.././rtl/full_adder_top.v:12$67 in module $paramod\full_adder_top\WIDTH=s32'00000000000000000000000000100000.
Marked 1 switch rules as full_case in process $proc$../../../../.././rtl/memory_cntrl.v:102$25 in module memory.
Marked 1 switch rules as full_case in process $proc$../../../../.././rtl/memory_cntrl.v:96$18 in module memory.
Marked 5 switch rules as full_case in process $proc$../../../../.././rtl/encoder.v:20$61 in module $paramod\encoder\WIDTH=s32'00000000000000000000000000100000.
Marked 1 switch rules as full_case in process $proc$../../../../.././rtl/encoder.v:11$60 in module $paramod\encoder\WIDTH=s32'00000000000000000000000000100000.
Marked 1 switch rules as full_case in process $proc$../../../../.././rtl/register.v:10$59 in module $paramod\register\WIDTH=s32'00000000000000000000000000100000.
Marked 2 switch rules as full_case in process $proc$../../../../.././rtl/memory_cntrl.v:21$55 in module $paramod\memory_cntrl\WIDTH=s32'00000000000000000000000000100000.
Marked 1 switch rules as full_case in process $proc$../../../../.././rtl/full_adder_top.v:38$47 in module $paramod\full_adder\WIDTH=s32'00000000000000000000000000100000.
Removed a total of 0 dead cases.

9.18.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 10 redundant assignments.
Promoted 17 assignments to connections.

9.18.4. Executing PROC_INIT pass (extract init attributes).

9.18.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \rst in `\design122_12_5_top.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:41$34'.

9.18.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~16 debug messages>

9.18.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `$paramod\large_mux\WIDTH=s32'00000000000000000000000000100000.$proc$../../../../.././rtl/large_mux.v:11$69'.
     1/1: $1\data_out[31:0]
Creating decoders for process `\design122_12_5_top.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:48$35'.
Creating decoders for process `\design122_12_5_top.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:41$34'.
     1/1: $0\tmp[383:0]
Creating decoders for process `$paramod\full_adder_top\WIDTH=s32'00000000000000000000000000100000.$proc$../../../../.././rtl/full_adder_top.v:12$67'.
     1/1: $0\cin[0:0]
Creating decoders for process `\memory.$proc$../../../../.././rtl/memory_cntrl.v:102$25'.
     1/1: $0\rd_data_out[31:0]
Creating decoders for process `\memory.$proc$../../../../.././rtl/memory_cntrl.v:96$18'.
     1/3: $1$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$24
     2/3: $1$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_DATA[31:0]$23
     3/3: $1$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_ADDR[9:0]$22
Creating decoders for process `$paramod\encoder\WIDTH=s32'00000000000000000000000000100000.$proc$../../../../.././rtl/encoder.v:20$61'.
     1/5: $5\data_out_wire[31:0]
     2/5: $4\data_out_wire[31:0]
     3/5: $3\data_out_wire[31:0]
     4/5: $2\data_out_wire[31:0]
     5/5: $1\data_out_wire[31:0]
Creating decoders for process `$paramod\encoder\WIDTH=s32'00000000000000000000000000100000.$proc$../../../../.././rtl/encoder.v:11$60'.
     1/1: $0\data_out[31:0]
Creating decoders for process `$paramod\register\WIDTH=s32'00000000000000000000000000100000.$proc$../../../../.././rtl/register.v:10$59'.
     1/2: $0\data_out[31:0] [31:24]
     2/2: $0\data_out[31:0] [23:0]
Creating decoders for process `$paramod\memory_cntrl\WIDTH=s32'00000000000000000000000000100000.$proc$../../../../.././rtl/memory_cntrl.v:21$55'.
     1/7: $0\state[1:0]
     2/7: $0\wr_en[0:0]
     3/7: $0\rd_en[0:0]
     4/7: $0\wr_data_mem[31:0]
     5/7: $0\rd_addr[9:0]
     6/7: $0\wr_addr[9:0]
     7/7: $0\reset_mem[0:0]
Creating decoders for process `$paramod\full_adder\WIDTH=s32'00000000000000000000000000100000.$proc$../../../../.././rtl/full_adder_top.v:38$47'.
     1/5: $0\data_out[31:0]
     2/5: $0\cout[0:0]
     3/5: $0\c[0:0]
     4/5: $0\b[15:0]
     5/5: $0\a[15:0]

9.18.8. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `$paramod\large_mux\WIDTH=s32'00000000000000000000000000100000.\data_out' from process `$paramod\large_mux\WIDTH=s32'00000000000000000000000000100000.$proc$../../../../.././rtl/large_mux.v:11$69'.
No latch inferred for signal `$paramod\encoder\WIDTH=s32'00000000000000000000000000100000.\data_out_wire' from process `$paramod\encoder\WIDTH=s32'00000000000000000000000000100000.$proc$../../../../.././rtl/encoder.v:20$61'.

9.18.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\design122_12_5_top.\d_in0' using process `\design122_12_5_top.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:48$35'.
  created $dff cell `$procdff$239' with positive edge clock.
Creating register for signal `\design122_12_5_top.\d_in1' using process `\design122_12_5_top.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:48$35'.
  created $dff cell `$procdff$240' with positive edge clock.
Creating register for signal `\design122_12_5_top.\d_in2' using process `\design122_12_5_top.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:48$35'.
  created $dff cell `$procdff$241' with positive edge clock.
Creating register for signal `\design122_12_5_top.\d_in3' using process `\design122_12_5_top.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:48$35'.
  created $dff cell `$procdff$242' with positive edge clock.
Creating register for signal `\design122_12_5_top.\d_in4' using process `\design122_12_5_top.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:48$35'.
  created $dff cell `$procdff$243' with positive edge clock.
Creating register for signal `\design122_12_5_top.\d_in5' using process `\design122_12_5_top.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:48$35'.
  created $dff cell `$procdff$244' with positive edge clock.
Creating register for signal `\design122_12_5_top.\d_in6' using process `\design122_12_5_top.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:48$35'.
  created $dff cell `$procdff$245' with positive edge clock.
Creating register for signal `\design122_12_5_top.\d_in7' using process `\design122_12_5_top.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:48$35'.
  created $dff cell `$procdff$246' with positive edge clock.
Creating register for signal `\design122_12_5_top.\d_in8' using process `\design122_12_5_top.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:48$35'.
  created $dff cell `$procdff$247' with positive edge clock.
Creating register for signal `\design122_12_5_top.\d_in9' using process `\design122_12_5_top.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:48$35'.
  created $dff cell `$procdff$248' with positive edge clock.
Creating register for signal `\design122_12_5_top.\d_in10' using process `\design122_12_5_top.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:48$35'.
  created $dff cell `$procdff$249' with positive edge clock.
Creating register for signal `\design122_12_5_top.\d_in11' using process `\design122_12_5_top.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:48$35'.
  created $dff cell `$procdff$250' with positive edge clock.
Creating register for signal `\design122_12_5_top.\tmp' using process `\design122_12_5_top.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:41$34'.
  created $adff cell `$procdff$251' with positive edge clock and positive level reset.
Creating register for signal `$paramod\full_adder_top\WIDTH=s32'00000000000000000000000000100000.\cin' using process `$paramod\full_adder_top\WIDTH=s32'00000000000000000000000000100000.$proc$../../../../.././rtl/full_adder_top.v:12$67'.
  created $dff cell `$procdff$252' with positive edge clock.
Creating register for signal `\memory.\rd_data_out' using process `\memory.$proc$../../../../.././rtl/memory_cntrl.v:102$25'.
  created $dff cell `$procdff$253' with positive edge clock.
Creating register for signal `\memory.$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_ADDR' using process `\memory.$proc$../../../../.././rtl/memory_cntrl.v:96$18'.
  created $dff cell `$procdff$254' with positive edge clock.
Creating register for signal `\memory.$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_DATA' using process `\memory.$proc$../../../../.././rtl/memory_cntrl.v:96$18'.
  created $dff cell `$procdff$255' with positive edge clock.
Creating register for signal `\memory.$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN' using process `\memory.$proc$../../../../.././rtl/memory_cntrl.v:96$18'.
  created $dff cell `$procdff$256' with positive edge clock.
Creating register for signal `$paramod\encoder\WIDTH=s32'00000000000000000000000000100000.\data_out' using process `$paramod\encoder\WIDTH=s32'00000000000000000000000000100000.$proc$../../../../.././rtl/encoder.v:11$60'.
  created $dff cell `$procdff$257' with positive edge clock.
Creating register for signal `$paramod\register\WIDTH=s32'00000000000000000000000000100000.\data_out' using process `$paramod\register\WIDTH=s32'00000000000000000000000000100000.$proc$../../../../.././rtl/register.v:10$59'.
  created $dff cell `$procdff$258' with positive edge clock.
Creating register for signal `$paramod\memory_cntrl\WIDTH=s32'00000000000000000000000000100000.\state' using process `$paramod\memory_cntrl\WIDTH=s32'00000000000000000000000000100000.$proc$../../../../.././rtl/memory_cntrl.v:21$55'.
  created $dff cell `$procdff$259' with positive edge clock.
Creating register for signal `$paramod\memory_cntrl\WIDTH=s32'00000000000000000000000000100000.\reset_mem' using process `$paramod\memory_cntrl\WIDTH=s32'00000000000000000000000000100000.$proc$../../../../.././rtl/memory_cntrl.v:21$55'.
  created $dff cell `$procdff$260' with positive edge clock.
Creating register for signal `$paramod\memory_cntrl\WIDTH=s32'00000000000000000000000000100000.\wr_addr' using process `$paramod\memory_cntrl\WIDTH=s32'00000000000000000000000000100000.$proc$../../../../.././rtl/memory_cntrl.v:21$55'.
  created $dff cell `$procdff$261' with positive edge clock.
Creating register for signal `$paramod\memory_cntrl\WIDTH=s32'00000000000000000000000000100000.\rd_addr' using process `$paramod\memory_cntrl\WIDTH=s32'00000000000000000000000000100000.$proc$../../../../.././rtl/memory_cntrl.v:21$55'.
  created $dff cell `$procdff$262' with positive edge clock.
Creating register for signal `$paramod\memory_cntrl\WIDTH=s32'00000000000000000000000000100000.\wr_data_mem' using process `$paramod\memory_cntrl\WIDTH=s32'00000000000000000000000000100000.$proc$../../../../.././rtl/memory_cntrl.v:21$55'.
  created $dff cell `$procdff$263' with positive edge clock.
Creating register for signal `$paramod\memory_cntrl\WIDTH=s32'00000000000000000000000000100000.\rd_en' using process `$paramod\memory_cntrl\WIDTH=s32'00000000000000000000000000100000.$proc$../../../../.././rtl/memory_cntrl.v:21$55'.
  created $dff cell `$procdff$264' with positive edge clock.
Creating register for signal `$paramod\memory_cntrl\WIDTH=s32'00000000000000000000000000100000.\wr_en' using process `$paramod\memory_cntrl\WIDTH=s32'00000000000000000000000000100000.$proc$../../../../.././rtl/memory_cntrl.v:21$55'.
  created $dff cell `$procdff$265' with positive edge clock.
Creating register for signal `$paramod\full_adder\WIDTH=s32'00000000000000000000000000100000.\data_out' using process `$paramod\full_adder\WIDTH=s32'00000000000000000000000000100000.$proc$../../../../.././rtl/full_adder_top.v:38$47'.
  created $dff cell `$procdff$266' with positive edge clock.
Creating register for signal `$paramod\full_adder\WIDTH=s32'00000000000000000000000000100000.\cout' using process `$paramod\full_adder\WIDTH=s32'00000000000000000000000000100000.$proc$../../../../.././rtl/full_adder_top.v:38$47'.
  created $dff cell `$procdff$267' with positive edge clock.
Creating register for signal `$paramod\full_adder\WIDTH=s32'00000000000000000000000000100000.\a' using process `$paramod\full_adder\WIDTH=s32'00000000000000000000000000100000.$proc$../../../../.././rtl/full_adder_top.v:38$47'.
  created $dff cell `$procdff$268' with positive edge clock.
Creating register for signal `$paramod\full_adder\WIDTH=s32'00000000000000000000000000100000.\b' using process `$paramod\full_adder\WIDTH=s32'00000000000000000000000000100000.$proc$../../../../.././rtl/full_adder_top.v:38$47'.
  created $dff cell `$procdff$269' with positive edge clock.
Creating register for signal `$paramod\full_adder\WIDTH=s32'00000000000000000000000000100000.\c' using process `$paramod\full_adder\WIDTH=s32'00000000000000000000000000100000.$proc$../../../../.././rtl/full_adder_top.v:38$47'.
  created $dff cell `$procdff$270' with positive edge clock.

9.18.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

9.18.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `$paramod\large_mux\WIDTH=s32'00000000000000000000000000100000.$proc$../../../../.././rtl/large_mux.v:11$69'.
Removing empty process `$paramod\large_mux\WIDTH=s32'00000000000000000000000000100000.$proc$../../../../.././rtl/large_mux.v:11$69'.
Removing empty process `design122_12_5_top.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:48$35'.
Removing empty process `design122_12_5_top.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:41$34'.
Found and cleaned up 1 empty switch in `$paramod\full_adder_top\WIDTH=s32'00000000000000000000000000100000.$proc$../../../../.././rtl/full_adder_top.v:12$67'.
Removing empty process `$paramod\full_adder_top\WIDTH=s32'00000000000000000000000000100000.$proc$../../../../.././rtl/full_adder_top.v:12$67'.
Found and cleaned up 2 empty switches in `\memory.$proc$../../../../.././rtl/memory_cntrl.v:102$25'.
Removing empty process `memory.$proc$../../../../.././rtl/memory_cntrl.v:102$25'.
Found and cleaned up 1 empty switch in `\memory.$proc$../../../../.././rtl/memory_cntrl.v:96$18'.
Removing empty process `memory.$proc$../../../../.././rtl/memory_cntrl.v:96$18'.
Found and cleaned up 5 empty switches in `$paramod\encoder\WIDTH=s32'00000000000000000000000000100000.$proc$../../../../.././rtl/encoder.v:20$61'.
Removing empty process `$paramod\encoder\WIDTH=s32'00000000000000000000000000100000.$proc$../../../../.././rtl/encoder.v:20$61'.
Found and cleaned up 1 empty switch in `$paramod\encoder\WIDTH=s32'00000000000000000000000000100000.$proc$../../../../.././rtl/encoder.v:11$60'.
Removing empty process `$paramod\encoder\WIDTH=s32'00000000000000000000000000100000.$proc$../../../../.././rtl/encoder.v:11$60'.
Found and cleaned up 1 empty switch in `$paramod\register\WIDTH=s32'00000000000000000000000000100000.$proc$../../../../.././rtl/register.v:10$59'.
Removing empty process `$paramod\register\WIDTH=s32'00000000000000000000000000100000.$proc$../../../../.././rtl/register.v:10$59'.
Found and cleaned up 3 empty switches in `$paramod\memory_cntrl\WIDTH=s32'00000000000000000000000000100000.$proc$../../../../.././rtl/memory_cntrl.v:21$55'.
Removing empty process `$paramod\memory_cntrl\WIDTH=s32'00000000000000000000000000100000.$proc$../../../../.././rtl/memory_cntrl.v:21$55'.
Found and cleaned up 1 empty switch in `$paramod\full_adder\WIDTH=s32'00000000000000000000000000100000.$proc$../../../../.././rtl/full_adder_top.v:38$47'.
Removing empty process `$paramod\full_adder\WIDTH=s32'00000000000000000000000000100000.$proc$../../../../.././rtl/full_adder_top.v:38$47'.
Cleaned up 16 empty switches.

9.18.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod\large_mux\WIDTH=s32'00000000000000000000000000100000.
<suppressed ~4 debug messages>
Optimizing module design122_12_5_top.
Optimizing module $paramod\full_adder_top\WIDTH=s32'00000000000000000000000000100000.
<suppressed ~1 debug messages>
Optimizing module memory.
Optimizing module $paramod\encoder\WIDTH=s32'00000000000000000000000000100000.
<suppressed ~1 debug messages>
Optimizing module $paramod\register\WIDTH=s32'00000000000000000000000000100000.
Optimizing module $paramod\memory_cntrl\WIDTH=s32'00000000000000000000000000100000.
<suppressed ~5 debug messages>
Optimizing module $paramod\design122_12_5\WIDTH=s32'00000000000000000000000000100000.
Optimizing module $paramod\full_adder\WIDTH=s32'00000000000000000000000000100000.

9.19. Executing SPLITNETS pass (splitting up multi-bit signals).

9.20. Executing DEMUXMAP pass.

9.21. Executing FLATTEN pass (flatten design).
Deleting now unused module $paramod\design122_12_5\WIDTH=s32'00000000000000000000000000100000.
Deleting now unused module $paramod\encoder\WIDTH=s32'00000000000000000000000000100000.
Deleting now unused module $paramod\full_adder\WIDTH=s32'00000000000000000000000000100000.
Deleting now unused module $paramod\full_adder_top\WIDTH=s32'00000000000000000000000000100000.
Deleting now unused module $paramod\large_mux\WIDTH=s32'00000000000000000000000000100000.
Deleting now unused module $paramod\memory_cntrl\WIDTH=s32'00000000000000000000000000100000.
Deleting now unused module $paramod\register\WIDTH=s32'00000000000000000000000000100000.
Deleting now unused module memory.
<suppressed ~63 debug messages>

9.22. Executing DEMUXMAP pass.

9.23. Executing TRIBUF pass.

9.24. Executing TRIBUF pass.

9.25. Executing DEMINOUT pass (demote inout ports to input or output).

9.26. Executing OPT_EXPR pass (perform const folding).
Optimizing module design122_12_5_top.

9.27. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \design122_12_5_top..
Removed 132 unused cells and 1046 unused wires.
<suppressed ~157 debug messages>

9.28. Executing CHECK pass (checking for obvious problems).
Checking module design122_12_5_top...
Found and reported 0 problems.

9.29. Printing statistics.

=== design122_12_5_top ===

   Number of wires:               1661
   Number of wire bits:          25468
   Number of public wires:         655
   Number of public wire bits:   11204
   Number of memories:              12
   Number of memory bits:       393216
   Number of processes:              0
   Number of cells:               1248
     $add                           24
     $adff                           1
     $dff                          192
     $eq                           240
     $logic_not                    120
     $memrd_v2                      12
     $memwr_v2                      12
     $mux                          552
     $pmux                          60
     $xor                           35

9.30. Executing OPT_EXPR pass (perform const folding).
Optimizing module design122_12_5_top.

9.31. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\design122_12_5_top'.
<suppressed ~216 debug messages>
Removed a total of 72 cells.

9.32. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \design122_12_5_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $flatten\design122_12_5_inst.\encoder_instance120112.$procmux$112.
    dead port 1/2 on $mux $flatten\design122_12_5_inst.\encoder_instance120112.$procmux$115.
    dead port 1/2 on $mux $flatten\design122_12_5_inst.\encoder_instance120112.$procmux$118.
    dead port 1/2 on $mux $flatten\design122_12_5_inst.\encoder_instance120112.$procmux$121.
    dead port 1/2 on $mux $flatten\design122_12_5_inst.\encoder_instance120112.$procmux$127.
    dead port 1/2 on $mux $flatten\design122_12_5_inst.\encoder_instance120112.$procmux$130.
    dead port 1/2 on $mux $flatten\design122_12_5_inst.\encoder_instance120112.$procmux$133.
    dead port 1/2 on $mux $flatten\design122_12_5_inst.\encoder_instance120112.$procmux$139.
    dead port 1/2 on $mux $flatten\design122_12_5_inst.\encoder_instance120112.$procmux$142.
    dead port 1/2 on $mux $flatten\design122_12_5_inst.\encoder_instance120112.$procmux$148.
    dead port 1/2 on $mux $flatten\design122_12_5_inst.\encoder_instance211.$procmux$112.
    dead port 1/2 on $mux $flatten\design122_12_5_inst.\encoder_instance211.$procmux$115.
    dead port 1/2 on $mux $flatten\design122_12_5_inst.\encoder_instance211.$procmux$118.
    dead port 1/2 on $mux $flatten\design122_12_5_inst.\encoder_instance211.$procmux$121.
    dead port 1/2 on $mux $flatten\design122_12_5_inst.\encoder_instance211.$procmux$127.
    dead port 1/2 on $mux $flatten\design122_12_5_inst.\encoder_instance211.$procmux$130.
    dead port 1/2 on $mux $flatten\design122_12_5_inst.\encoder_instance211.$procmux$133.
    dead port 1/2 on $mux $flatten\design122_12_5_inst.\encoder_instance211.$procmux$139.
    dead port 1/2 on $mux $flatten\design122_12_5_inst.\encoder_instance211.$procmux$142.
    dead port 1/2 on $mux $flatten\design122_12_5_inst.\encoder_instance211.$procmux$148.
    dead port 1/2 on $mux $flatten\design122_12_5_inst.\encoder_instance322.$procmux$112.
    dead port 1/2 on $mux $flatten\design122_12_5_inst.\encoder_instance322.$procmux$115.
    dead port 1/2 on $mux $flatten\design122_12_5_inst.\encoder_instance322.$procmux$118.
    dead port 1/2 on $mux $flatten\design122_12_5_inst.\encoder_instance322.$procmux$121.
    dead port 1/2 on $mux $flatten\design122_12_5_inst.\encoder_instance322.$procmux$127.
    dead port 1/2 on $mux $flatten\design122_12_5_inst.\encoder_instance322.$procmux$130.
    dead port 1/2 on $mux $flatten\design122_12_5_inst.\encoder_instance322.$procmux$133.
    dead port 1/2 on $mux $flatten\design122_12_5_inst.\encoder_instance322.$procmux$139.
    dead port 1/2 on $mux $flatten\design122_12_5_inst.\encoder_instance322.$procmux$142.
    dead port 1/2 on $mux $flatten\design122_12_5_inst.\encoder_instance322.$procmux$148.
    dead port 1/2 on $mux $flatten\design122_12_5_inst.\encoder_instance434.$procmux$112.
    dead port 1/2 on $mux $flatten\design122_12_5_inst.\encoder_instance434.$procmux$115.
    dead port 1/2 on $mux $flatten\design122_12_5_inst.\encoder_instance434.$procmux$118.
    dead port 1/2 on $mux $flatten\design122_12_5_inst.\encoder_instance434.$procmux$121.
    dead port 1/2 on $mux $flatten\design122_12_5_inst.\encoder_instance434.$procmux$127.
    dead port 1/2 on $mux $flatten\design122_12_5_inst.\encoder_instance434.$procmux$130.
    dead port 1/2 on $mux $flatten\design122_12_5_inst.\encoder_instance434.$procmux$133.
    dead port 1/2 on $mux $flatten\design122_12_5_inst.\encoder_instance434.$procmux$139.
    dead port 1/2 on $mux $flatten\design122_12_5_inst.\encoder_instance434.$procmux$142.
    dead port 1/2 on $mux $flatten\design122_12_5_inst.\encoder_instance434.$procmux$148.
    dead port 1/2 on $mux $flatten\design122_12_5_inst.\encoder_instance541.$procmux$112.
    dead port 1/2 on $mux $flatten\design122_12_5_inst.\encoder_instance541.$procmux$115.
    dead port 1/2 on $mux $flatten\design122_12_5_inst.\encoder_instance541.$procmux$118.
    dead port 1/2 on $mux $flatten\design122_12_5_inst.\encoder_instance541.$procmux$121.
    dead port 1/2 on $mux $flatten\design122_12_5_inst.\encoder_instance541.$procmux$127.
    dead port 1/2 on $mux $flatten\design122_12_5_inst.\encoder_instance541.$procmux$130.
    dead port 1/2 on $mux $flatten\design122_12_5_inst.\encoder_instance541.$procmux$133.
    dead port 1/2 on $mux $flatten\design122_12_5_inst.\encoder_instance541.$procmux$139.
    dead port 1/2 on $mux $flatten\design122_12_5_inst.\encoder_instance541.$procmux$142.
    dead port 1/2 on $mux $flatten\design122_12_5_inst.\encoder_instance541.$procmux$148.
    dead port 1/2 on $mux $flatten\design122_12_5_inst.\encoder_instance652.$procmux$112.
    dead port 1/2 on $mux $flatten\design122_12_5_inst.\encoder_instance652.$procmux$115.
    dead port 1/2 on $mux $flatten\design122_12_5_inst.\encoder_instance652.$procmux$118.
    dead port 1/2 on $mux $flatten\design122_12_5_inst.\encoder_instance652.$procmux$121.
    dead port 1/2 on $mux $flatten\design122_12_5_inst.\encoder_instance652.$procmux$127.
    dead port 1/2 on $mux $flatten\design122_12_5_inst.\encoder_instance652.$procmux$130.
    dead port 1/2 on $mux $flatten\design122_12_5_inst.\encoder_instance652.$procmux$133.
    dead port 1/2 on $mux $flatten\design122_12_5_inst.\encoder_instance652.$procmux$139.
    dead port 1/2 on $mux $flatten\design122_12_5_inst.\encoder_instance652.$procmux$142.
    dead port 1/2 on $mux $flatten\design122_12_5_inst.\encoder_instance652.$procmux$148.
    dead port 1/2 on $mux $flatten\design122_12_5_inst.\encoder_instance763.$procmux$112.
    dead port 1/2 on $mux $flatten\design122_12_5_inst.\encoder_instance763.$procmux$115.
    dead port 1/2 on $mux $flatten\design122_12_5_inst.\encoder_instance763.$procmux$118.
    dead port 1/2 on $mux $flatten\design122_12_5_inst.\encoder_instance763.$procmux$121.
    dead port 1/2 on $mux $flatten\design122_12_5_inst.\encoder_instance763.$procmux$127.
    dead port 1/2 on $mux $flatten\design122_12_5_inst.\encoder_instance763.$procmux$130.
    dead port 1/2 on $mux $flatten\design122_12_5_inst.\encoder_instance763.$procmux$133.
    dead port 1/2 on $mux $flatten\design122_12_5_inst.\encoder_instance763.$procmux$139.
    dead port 1/2 on $mux $flatten\design122_12_5_inst.\encoder_instance763.$procmux$142.
    dead port 1/2 on $mux $flatten\design122_12_5_inst.\encoder_instance763.$procmux$148.
    dead port 1/2 on $mux $flatten\design122_12_5_inst.\encoder_instance874.$procmux$112.
    dead port 1/2 on $mux $flatten\design122_12_5_inst.\encoder_instance874.$procmux$115.
    dead port 1/2 on $mux $flatten\design122_12_5_inst.\encoder_instance874.$procmux$118.
    dead port 1/2 on $mux $flatten\design122_12_5_inst.\encoder_instance874.$procmux$121.
    dead port 1/2 on $mux $flatten\design122_12_5_inst.\encoder_instance874.$procmux$127.
    dead port 1/2 on $mux $flatten\design122_12_5_inst.\encoder_instance874.$procmux$130.
    dead port 1/2 on $mux $flatten\design122_12_5_inst.\encoder_instance874.$procmux$133.
    dead port 1/2 on $mux $flatten\design122_12_5_inst.\encoder_instance874.$procmux$139.
    dead port 1/2 on $mux $flatten\design122_12_5_inst.\encoder_instance874.$procmux$142.
    dead port 1/2 on $mux $flatten\design122_12_5_inst.\encoder_instance874.$procmux$148.
    dead port 1/2 on $mux $flatten\design122_12_5_inst.\encoder_instance981.$procmux$112.
    dead port 1/2 on $mux $flatten\design122_12_5_inst.\encoder_instance981.$procmux$115.
    dead port 1/2 on $mux $flatten\design122_12_5_inst.\encoder_instance981.$procmux$118.
    dead port 1/2 on $mux $flatten\design122_12_5_inst.\encoder_instance981.$procmux$121.
    dead port 1/2 on $mux $flatten\design122_12_5_inst.\encoder_instance981.$procmux$127.
    dead port 1/2 on $mux $flatten\design122_12_5_inst.\encoder_instance981.$procmux$130.
    dead port 1/2 on $mux $flatten\design122_12_5_inst.\encoder_instance981.$procmux$133.
    dead port 1/2 on $mux $flatten\design122_12_5_inst.\encoder_instance981.$procmux$139.
    dead port 1/2 on $mux $flatten\design122_12_5_inst.\encoder_instance981.$procmux$142.
    dead port 1/2 on $mux $flatten\design122_12_5_inst.\encoder_instance981.$procmux$148.
    dead port 1/2 on $mux $flatten\design122_12_5_inst.\encoder_instance100.$procmux$112.
    dead port 1/2 on $mux $flatten\design122_12_5_inst.\encoder_instance100.$procmux$115.
    dead port 1/2 on $mux $flatten\design122_12_5_inst.\encoder_instance100.$procmux$118.
    dead port 1/2 on $mux $flatten\design122_12_5_inst.\encoder_instance100.$procmux$121.
    dead port 1/2 on $mux $flatten\design122_12_5_inst.\encoder_instance100.$procmux$127.
    dead port 1/2 on $mux $flatten\design122_12_5_inst.\encoder_instance100.$procmux$130.
    dead port 1/2 on $mux $flatten\design122_12_5_inst.\encoder_instance100.$procmux$133.
    dead port 1/2 on $mux $flatten\design122_12_5_inst.\encoder_instance100.$procmux$139.
    dead port 1/2 on $mux $flatten\design122_12_5_inst.\encoder_instance100.$procmux$142.
    dead port 1/2 on $mux $flatten\design122_12_5_inst.\encoder_instance100.$procmux$148.
    dead port 1/2 on $mux $flatten\design122_12_5_inst.\encoder_instance10090.$procmux$112.
    dead port 1/2 on $mux $flatten\design122_12_5_inst.\encoder_instance10090.$procmux$115.
    dead port 1/2 on $mux $flatten\design122_12_5_inst.\encoder_instance10090.$procmux$118.
    dead port 1/2 on $mux $flatten\design122_12_5_inst.\encoder_instance10090.$procmux$121.
    dead port 1/2 on $mux $flatten\design122_12_5_inst.\encoder_instance10090.$procmux$127.
    dead port 1/2 on $mux $flatten\design122_12_5_inst.\encoder_instance10090.$procmux$130.
    dead port 1/2 on $mux $flatten\design122_12_5_inst.\encoder_instance10090.$procmux$133.
    dead port 1/2 on $mux $flatten\design122_12_5_inst.\encoder_instance10090.$procmux$139.
    dead port 1/2 on $mux $flatten\design122_12_5_inst.\encoder_instance10090.$procmux$142.
    dead port 1/2 on $mux $flatten\design122_12_5_inst.\encoder_instance10090.$procmux$148.
    dead port 1/2 on $mux $flatten\design122_12_5_inst.\encoder_instance110100.$procmux$112.
    dead port 1/2 on $mux $flatten\design122_12_5_inst.\encoder_instance110100.$procmux$115.
    dead port 1/2 on $mux $flatten\design122_12_5_inst.\encoder_instance110100.$procmux$118.
    dead port 1/2 on $mux $flatten\design122_12_5_inst.\encoder_instance110100.$procmux$121.
    dead port 1/2 on $mux $flatten\design122_12_5_inst.\encoder_instance110100.$procmux$127.
    dead port 1/2 on $mux $flatten\design122_12_5_inst.\encoder_instance110100.$procmux$130.
    dead port 1/2 on $mux $flatten\design122_12_5_inst.\encoder_instance110100.$procmux$133.
    dead port 1/2 on $mux $flatten\design122_12_5_inst.\encoder_instance110100.$procmux$139.
    dead port 1/2 on $mux $flatten\design122_12_5_inst.\encoder_instance110100.$procmux$142.
    dead port 1/2 on $mux $flatten\design122_12_5_inst.\encoder_instance110100.$procmux$148.
Removed 120 multiplexer ports.
<suppressed ~236 debug messages>

9.33. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \design122_12_5_top.
    Consolidated identical input bits for $mux cell $flatten\design122_12_5_inst.\memory_cntrl_instance10092.\mem.$procmux$100:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\design122_12_5_inst.\memory_cntrl_instance10092.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21
      New ports: A=1'0, B=1'1, Y=$flatten\design122_12_5_inst.\memory_cntrl_instance10092.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0]
      New connections: $flatten\design122_12_5_inst.\memory_cntrl_instance10092.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [31:1] = { $flatten\design122_12_5_inst.\memory_cntrl_instance10092.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance10092.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance10092.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance10092.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance10092.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance10092.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance10092.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance10092.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance10092.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance10092.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance10092.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance10092.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance10092.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance10092.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance10092.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance10092.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance10092.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance10092.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance10092.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance10092.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance10092.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance10092.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance10092.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance10092.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance10092.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance10092.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance10092.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance10092.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance10092.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance10092.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance10092.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] }
    Consolidated identical input bits for $mux cell $flatten\design122_12_5_inst.\memory_cntrl_instance102.\mem.$procmux$100:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\design122_12_5_inst.\memory_cntrl_instance102.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21
      New ports: A=1'0, B=1'1, Y=$flatten\design122_12_5_inst.\memory_cntrl_instance102.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0]
      New connections: $flatten\design122_12_5_inst.\memory_cntrl_instance102.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [31:1] = { $flatten\design122_12_5_inst.\memory_cntrl_instance102.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance102.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance102.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance102.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance102.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance102.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance102.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance102.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance102.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance102.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance102.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance102.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance102.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance102.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance102.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance102.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance102.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance102.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance102.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance102.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance102.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance102.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance102.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance102.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance102.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance102.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance102.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance102.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance102.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance102.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance102.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] }
    Consolidated identical input bits for $mux cell $flatten\design122_12_5_inst.\memory_cntrl_instance110101.\mem.$procmux$100:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\design122_12_5_inst.\memory_cntrl_instance110101.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21
      New ports: A=1'0, B=1'1, Y=$flatten\design122_12_5_inst.\memory_cntrl_instance110101.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0]
      New connections: $flatten\design122_12_5_inst.\memory_cntrl_instance110101.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [31:1] = { $flatten\design122_12_5_inst.\memory_cntrl_instance110101.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance110101.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance110101.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance110101.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance110101.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance110101.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance110101.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance110101.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance110101.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance110101.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance110101.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance110101.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance110101.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance110101.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance110101.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance110101.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance110101.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance110101.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance110101.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance110101.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance110101.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance110101.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance110101.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance110101.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance110101.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance110101.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance110101.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance110101.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance110101.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance110101.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance110101.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] }
    Consolidated identical input bits for $mux cell $flatten\design122_12_5_inst.\memory_cntrl_instance120114.\mem.$procmux$100:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\design122_12_5_inst.\memory_cntrl_instance120114.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21
      New ports: A=1'0, B=1'1, Y=$flatten\design122_12_5_inst.\memory_cntrl_instance120114.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0]
      New connections: $flatten\design122_12_5_inst.\memory_cntrl_instance120114.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [31:1] = { $flatten\design122_12_5_inst.\memory_cntrl_instance120114.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance120114.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance120114.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance120114.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance120114.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance120114.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance120114.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance120114.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance120114.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance120114.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance120114.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance120114.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance120114.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance120114.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance120114.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance120114.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance120114.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance120114.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance120114.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance120114.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance120114.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance120114.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance120114.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance120114.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance120114.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance120114.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance120114.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance120114.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance120114.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance120114.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance120114.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] }
    Consolidated identical input bits for $mux cell $flatten\design122_12_5_inst.\memory_cntrl_instance210.\mem.$procmux$100:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\design122_12_5_inst.\memory_cntrl_instance210.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21
      New ports: A=1'0, B=1'1, Y=$flatten\design122_12_5_inst.\memory_cntrl_instance210.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0]
      New connections: $flatten\design122_12_5_inst.\memory_cntrl_instance210.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [31:1] = { $flatten\design122_12_5_inst.\memory_cntrl_instance210.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance210.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance210.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance210.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance210.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance210.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance210.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance210.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance210.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance210.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance210.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance210.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance210.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance210.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance210.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance210.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance210.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance210.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance210.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance210.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance210.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance210.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance210.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance210.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance210.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance210.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance210.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance210.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance210.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance210.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance210.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] }
    Consolidated identical input bits for $mux cell $flatten\design122_12_5_inst.\memory_cntrl_instance324.\mem.$procmux$100:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\design122_12_5_inst.\memory_cntrl_instance324.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21
      New ports: A=1'0, B=1'1, Y=$flatten\design122_12_5_inst.\memory_cntrl_instance324.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0]
      New connections: $flatten\design122_12_5_inst.\memory_cntrl_instance324.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [31:1] = { $flatten\design122_12_5_inst.\memory_cntrl_instance324.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance324.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance324.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance324.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance324.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance324.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance324.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance324.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance324.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance324.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance324.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance324.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance324.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance324.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance324.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance324.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance324.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance324.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance324.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance324.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance324.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance324.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance324.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance324.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance324.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance324.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance324.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance324.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance324.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance324.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance324.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] }
    Consolidated identical input bits for $mux cell $flatten\design122_12_5_inst.\memory_cntrl_instance433.\mem.$procmux$100:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\design122_12_5_inst.\memory_cntrl_instance433.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21
      New ports: A=1'0, B=1'1, Y=$flatten\design122_12_5_inst.\memory_cntrl_instance433.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0]
      New connections: $flatten\design122_12_5_inst.\memory_cntrl_instance433.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [31:1] = { $flatten\design122_12_5_inst.\memory_cntrl_instance433.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance433.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance433.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance433.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance433.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance433.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance433.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance433.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance433.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance433.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance433.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance433.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance433.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance433.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance433.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance433.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance433.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance433.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance433.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance433.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance433.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance433.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance433.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance433.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance433.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance433.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance433.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance433.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance433.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance433.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance433.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] }
    Consolidated identical input bits for $mux cell $flatten\design122_12_5_inst.\memory_cntrl_instance542.\mem.$procmux$100:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\design122_12_5_inst.\memory_cntrl_instance542.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21
      New ports: A=1'0, B=1'1, Y=$flatten\design122_12_5_inst.\memory_cntrl_instance542.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0]
      New connections: $flatten\design122_12_5_inst.\memory_cntrl_instance542.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [31:1] = { $flatten\design122_12_5_inst.\memory_cntrl_instance542.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance542.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance542.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance542.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance542.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance542.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance542.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance542.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance542.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance542.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance542.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance542.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance542.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance542.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance542.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance542.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance542.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance542.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance542.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance542.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance542.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance542.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance542.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance542.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance542.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance542.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance542.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance542.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance542.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance542.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance542.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] }
    Consolidated identical input bits for $mux cell $flatten\design122_12_5_inst.\memory_cntrl_instance653.\mem.$procmux$100:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\design122_12_5_inst.\memory_cntrl_instance653.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21
      New ports: A=1'0, B=1'1, Y=$flatten\design122_12_5_inst.\memory_cntrl_instance653.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0]
      New connections: $flatten\design122_12_5_inst.\memory_cntrl_instance653.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [31:1] = { $flatten\design122_12_5_inst.\memory_cntrl_instance653.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance653.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance653.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance653.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance653.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance653.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance653.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance653.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance653.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance653.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance653.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance653.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance653.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance653.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance653.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance653.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance653.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance653.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance653.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance653.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance653.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance653.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance653.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance653.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance653.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance653.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance653.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance653.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance653.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance653.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance653.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] }
    Consolidated identical input bits for $mux cell $flatten\design122_12_5_inst.\memory_cntrl_instance761.\mem.$procmux$100:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\design122_12_5_inst.\memory_cntrl_instance761.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21
      New ports: A=1'0, B=1'1, Y=$flatten\design122_12_5_inst.\memory_cntrl_instance761.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0]
      New connections: $flatten\design122_12_5_inst.\memory_cntrl_instance761.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [31:1] = { $flatten\design122_12_5_inst.\memory_cntrl_instance761.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance761.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance761.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance761.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance761.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance761.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance761.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance761.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance761.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance761.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance761.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance761.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance761.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance761.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance761.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance761.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance761.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance761.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance761.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance761.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance761.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance761.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance761.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance761.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance761.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance761.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance761.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance761.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance761.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance761.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance761.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] }
    Consolidated identical input bits for $mux cell $flatten\design122_12_5_inst.\memory_cntrl_instance873.\mem.$procmux$100:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\design122_12_5_inst.\memory_cntrl_instance873.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21
      New ports: A=1'0, B=1'1, Y=$flatten\design122_12_5_inst.\memory_cntrl_instance873.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0]
      New connections: $flatten\design122_12_5_inst.\memory_cntrl_instance873.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [31:1] = { $flatten\design122_12_5_inst.\memory_cntrl_instance873.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance873.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance873.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance873.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance873.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance873.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance873.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance873.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance873.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance873.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance873.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance873.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance873.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance873.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance873.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance873.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance873.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance873.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance873.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance873.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance873.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance873.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance873.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance873.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance873.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance873.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance873.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance873.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance873.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance873.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance873.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] }
    Consolidated identical input bits for $mux cell $flatten\design122_12_5_inst.\memory_cntrl_instance980.\mem.$procmux$100:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\design122_12_5_inst.\memory_cntrl_instance980.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21
      New ports: A=1'0, B=1'1, Y=$flatten\design122_12_5_inst.\memory_cntrl_instance980.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0]
      New connections: $flatten\design122_12_5_inst.\memory_cntrl_instance980.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [31:1] = { $flatten\design122_12_5_inst.\memory_cntrl_instance980.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance980.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance980.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance980.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance980.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance980.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance980.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance980.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance980.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance980.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance980.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance980.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance980.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance980.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance980.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance980.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance980.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance980.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance980.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance980.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance980.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance980.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance980.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance980.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance980.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance980.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance980.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance980.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance980.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance980.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance980.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] }
  Optimizing cells in module \design122_12_5_top.
Performed a total of 12 changes.

9.34. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\design122_12_5_top'.
<suppressed ~165 debug messages>
Removed a total of 55 cells.

9.35. Executing OPT_SHARE pass.

9.36. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=171, #solve=0, #remove=0, time=0.03 sec.]

9.37. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \design122_12_5_top..
Removed 0 unused cells and 214 unused wires.
<suppressed ~1 debug messages>

9.38. Executing OPT_EXPR pass (perform const folding).
Optimizing module design122_12_5_top.

9.39. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \design122_12_5_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~203 debug messages>

9.40. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \design122_12_5_top.
Performed a total of 0 changes.

9.41. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\design122_12_5_top'.
Removed a total of 0 cells.

9.42. Executing OPT_SHARE pass.

9.43. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=171, #solve=0, #remove=0, time=0.03 sec.]

9.44. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \design122_12_5_top..

9.45. Executing OPT_EXPR pass (perform const folding).
Optimizing module design122_12_5_top.

RUN-OPT ITERATIONS DONE : 2

9.46. Executing FSM pass (extract and optimize FSM).

9.46.1. Executing FSM_DETECT pass (finding FSMs in design).
Not marking design122_12_5_top.design122_12_5_inst.encoder_instance100.data_out as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking design122_12_5_top.design122_12_5_inst.encoder_instance10090.data_out as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking design122_12_5_top.design122_12_5_inst.encoder_instance110100.data_out as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking design122_12_5_top.design122_12_5_inst.encoder_instance120112.data_out as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking design122_12_5_top.design122_12_5_inst.encoder_instance211.data_out as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking design122_12_5_top.design122_12_5_inst.encoder_instance322.data_out as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking design122_12_5_top.design122_12_5_inst.encoder_instance434.data_out as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking design122_12_5_top.design122_12_5_inst.encoder_instance541.data_out as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking design122_12_5_top.design122_12_5_inst.encoder_instance652.data_out as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking design122_12_5_top.design122_12_5_inst.encoder_instance763.data_out as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking design122_12_5_top.design122_12_5_inst.encoder_instance874.data_out as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking design122_12_5_top.design122_12_5_inst.encoder_instance981.data_out as FSM state register:
    Users of register don't seem to benefit from recoding.
Found FSM state register design122_12_5_top.design122_12_5_inst.memory_cntrl_instance10092.state.
Found FSM state register design122_12_5_top.design122_12_5_inst.memory_cntrl_instance102.state.
Found FSM state register design122_12_5_top.design122_12_5_inst.memory_cntrl_instance110101.state.
Found FSM state register design122_12_5_top.design122_12_5_inst.memory_cntrl_instance120114.state.
Found FSM state register design122_12_5_top.design122_12_5_inst.memory_cntrl_instance210.state.
Found FSM state register design122_12_5_top.design122_12_5_inst.memory_cntrl_instance324.state.
Found FSM state register design122_12_5_top.design122_12_5_inst.memory_cntrl_instance433.state.
Found FSM state register design122_12_5_top.design122_12_5_inst.memory_cntrl_instance542.state.
Found FSM state register design122_12_5_top.design122_12_5_inst.memory_cntrl_instance653.state.
Found FSM state register design122_12_5_top.design122_12_5_inst.memory_cntrl_instance761.state.
Found FSM state register design122_12_5_top.design122_12_5_inst.memory_cntrl_instance873.state.
Found FSM state register design122_12_5_top.design122_12_5_inst.memory_cntrl_instance980.state.

9.46.2. Executing FSM_EXTRACT pass (extracting FSM from design).
Extracting FSM `\design122_12_5_inst.memory_cntrl_instance10092.state' from module `\design122_12_5_top'.
  found $dff cell for state register: $flatten\design122_12_5_inst.\memory_cntrl_instance10092.$procdff$259
  root of input selection tree: $flatten\design122_12_5_inst.\memory_cntrl_instance10092.$0\state[1:0]
  found reset state: 2'00 (guessed from mux tree)
  found ctrl input: \rst
  found ctrl input: $flatten\design122_12_5_inst.\memory_cntrl_instance10092.$procmux$164_CMP
  found ctrl input: $flatten\design122_12_5_inst.\memory_cntrl_instance10092.$procmux$168_CMP
  found state code: 2'00
  found state code: 2'01
  found ctrl input: $flatten\design122_12_5_inst.\memory_cntrl_instance10092.$eq$../../../../.././rtl/memory_cntrl.v:36$56_Y
  found ctrl output: $flatten\design122_12_5_inst.\memory_cntrl_instance10092.$procmux$168_CMP
  found ctrl output: $flatten\design122_12_5_inst.\memory_cntrl_instance10092.$procmux$164_CMP
  ctrl inputs: { $flatten\design122_12_5_inst.\memory_cntrl_instance10092.$eq$../../../../.././rtl/memory_cntrl.v:36$56_Y \rst }
  ctrl outputs: { $flatten\design122_12_5_inst.\memory_cntrl_instance10092.$procmux$168_CMP $flatten\design122_12_5_inst.\memory_cntrl_instance10092.$procmux$164_CMP $flatten\design122_12_5_inst.\memory_cntrl_instance10092.$0\state[1:0] }
  transition:       2'00 2'00 ->       2'00 4'1000
  transition:       2'00 2'10 ->       2'01 4'1001
  transition:       2'00 2'-1 ->       2'00 4'1000
  transition:       2'01 2'-0 ->       2'01 4'0101
  transition:       2'01 2'-1 ->       2'00 4'0100
Extracting FSM `\design122_12_5_inst.memory_cntrl_instance102.state' from module `\design122_12_5_top'.
  found $dff cell for state register: $flatten\design122_12_5_inst.\memory_cntrl_instance102.$procdff$259
  root of input selection tree: $flatten\design122_12_5_inst.\memory_cntrl_instance102.$0\state[1:0]
  found reset state: 2'00 (guessed from mux tree)
  found ctrl input: \rst
  found ctrl input: $flatten\design122_12_5_inst.\memory_cntrl_instance102.$procmux$164_CMP
  found ctrl input: $flatten\design122_12_5_inst.\memory_cntrl_instance102.$procmux$168_CMP
  found state code: 2'00
  found state code: 2'01
  found ctrl input: $flatten\design122_12_5_inst.\memory_cntrl_instance102.$eq$../../../../.././rtl/memory_cntrl.v:36$56_Y
  found ctrl output: $flatten\design122_12_5_inst.\memory_cntrl_instance102.$procmux$168_CMP
  found ctrl output: $flatten\design122_12_5_inst.\memory_cntrl_instance102.$procmux$164_CMP
  ctrl inputs: { $flatten\design122_12_5_inst.\memory_cntrl_instance102.$eq$../../../../.././rtl/memory_cntrl.v:36$56_Y \rst }
  ctrl outputs: { $flatten\design122_12_5_inst.\memory_cntrl_instance102.$procmux$168_CMP $flatten\design122_12_5_inst.\memory_cntrl_instance102.$procmux$164_CMP $flatten\design122_12_5_inst.\memory_cntrl_instance102.$0\state[1:0] }
  transition:       2'00 2'00 ->       2'00 4'1000
  transition:       2'00 2'10 ->       2'01 4'1001
  transition:       2'00 2'-1 ->       2'00 4'1000
  transition:       2'01 2'-0 ->       2'01 4'0101
  transition:       2'01 2'-1 ->       2'00 4'0100
Extracting FSM `\design122_12_5_inst.memory_cntrl_instance110101.state' from module `\design122_12_5_top'.
  found $dff cell for state register: $flatten\design122_12_5_inst.\memory_cntrl_instance110101.$procdff$259
  root of input selection tree: $flatten\design122_12_5_inst.\memory_cntrl_instance110101.$0\state[1:0]
  found reset state: 2'00 (guessed from mux tree)
  found ctrl input: \rst
  found ctrl input: $flatten\design122_12_5_inst.\memory_cntrl_instance110101.$procmux$164_CMP
  found ctrl input: $flatten\design122_12_5_inst.\memory_cntrl_instance110101.$procmux$168_CMP
  found state code: 2'00
  found state code: 2'01
  found ctrl input: $flatten\design122_12_5_inst.\memory_cntrl_instance110101.$eq$../../../../.././rtl/memory_cntrl.v:36$56_Y
  found ctrl output: $flatten\design122_12_5_inst.\memory_cntrl_instance110101.$procmux$168_CMP
  found ctrl output: $flatten\design122_12_5_inst.\memory_cntrl_instance110101.$procmux$164_CMP
  ctrl inputs: { $flatten\design122_12_5_inst.\memory_cntrl_instance110101.$eq$../../../../.././rtl/memory_cntrl.v:36$56_Y \rst }
  ctrl outputs: { $flatten\design122_12_5_inst.\memory_cntrl_instance110101.$procmux$168_CMP $flatten\design122_12_5_inst.\memory_cntrl_instance110101.$procmux$164_CMP $flatten\design122_12_5_inst.\memory_cntrl_instance110101.$0\state[1:0] }
  transition:       2'00 2'00 ->       2'00 4'1000
  transition:       2'00 2'10 ->       2'01 4'1001
  transition:       2'00 2'-1 ->       2'00 4'1000
  transition:       2'01 2'-0 ->       2'01 4'0101
  transition:       2'01 2'-1 ->       2'00 4'0100
Extracting FSM `\design122_12_5_inst.memory_cntrl_instance120114.state' from module `\design122_12_5_top'.
  found $dff cell for state register: $flatten\design122_12_5_inst.\memory_cntrl_instance120114.$procdff$259
  root of input selection tree: $flatten\design122_12_5_inst.\memory_cntrl_instance120114.$0\state[1:0]
  found reset state: 2'00 (guessed from mux tree)
  found ctrl input: \rst
  found ctrl input: $flatten\design122_12_5_inst.\memory_cntrl_instance120114.$procmux$164_CMP
  found ctrl input: $flatten\design122_12_5_inst.\memory_cntrl_instance120114.$procmux$168_CMP
  found state code: 2'00
  found state code: 2'01
  found ctrl input: $flatten\design122_12_5_inst.\memory_cntrl_instance120114.$eq$../../../../.././rtl/memory_cntrl.v:36$56_Y
  found ctrl output: $flatten\design122_12_5_inst.\memory_cntrl_instance120114.$procmux$168_CMP
  found ctrl output: $flatten\design122_12_5_inst.\memory_cntrl_instance120114.$procmux$164_CMP
  ctrl inputs: { $flatten\design122_12_5_inst.\memory_cntrl_instance120114.$eq$../../../../.././rtl/memory_cntrl.v:36$56_Y \rst }
  ctrl outputs: { $flatten\design122_12_5_inst.\memory_cntrl_instance120114.$procmux$168_CMP $flatten\design122_12_5_inst.\memory_cntrl_instance120114.$procmux$164_CMP $flatten\design122_12_5_inst.\memory_cntrl_instance120114.$0\state[1:0] }
  transition:       2'00 2'00 ->       2'00 4'1000
  transition:       2'00 2'10 ->       2'01 4'1001
  transition:       2'00 2'-1 ->       2'00 4'1000
  transition:       2'01 2'-0 ->       2'01 4'0101
  transition:       2'01 2'-1 ->       2'00 4'0100
Extracting FSM `\design122_12_5_inst.memory_cntrl_instance210.state' from module `\design122_12_5_top'.
  found $dff cell for state register: $flatten\design122_12_5_inst.\memory_cntrl_instance210.$procdff$259
  root of input selection tree: $flatten\design122_12_5_inst.\memory_cntrl_instance210.$0\state[1:0]
  found reset state: 2'00 (guessed from mux tree)
  found ctrl input: \rst
  found ctrl input: $flatten\design122_12_5_inst.\memory_cntrl_instance210.$procmux$164_CMP
  found ctrl input: $flatten\design122_12_5_inst.\memory_cntrl_instance210.$procmux$168_CMP
  found state code: 2'00
  found state code: 2'01
  found ctrl input: $flatten\design122_12_5_inst.\memory_cntrl_instance210.$eq$../../../../.././rtl/memory_cntrl.v:36$56_Y
  found ctrl output: $flatten\design122_12_5_inst.\memory_cntrl_instance210.$procmux$168_CMP
  found ctrl output: $flatten\design122_12_5_inst.\memory_cntrl_instance210.$procmux$164_CMP
  ctrl inputs: { $flatten\design122_12_5_inst.\memory_cntrl_instance210.$eq$../../../../.././rtl/memory_cntrl.v:36$56_Y \rst }
  ctrl outputs: { $flatten\design122_12_5_inst.\memory_cntrl_instance210.$procmux$168_CMP $flatten\design122_12_5_inst.\memory_cntrl_instance210.$procmux$164_CMP $flatten\design122_12_5_inst.\memory_cntrl_instance210.$0\state[1:0] }
  transition:       2'00 2'00 ->       2'00 4'1000
  transition:       2'00 2'10 ->       2'01 4'1001
  transition:       2'00 2'-1 ->       2'00 4'1000
  transition:       2'01 2'-0 ->       2'01 4'0101
  transition:       2'01 2'-1 ->       2'00 4'0100
Extracting FSM `\design122_12_5_inst.memory_cntrl_instance324.state' from module `\design122_12_5_top'.
  found $dff cell for state register: $flatten\design122_12_5_inst.\memory_cntrl_instance324.$procdff$259
  root of input selection tree: $flatten\design122_12_5_inst.\memory_cntrl_instance324.$0\state[1:0]
  found reset state: 2'00 (guessed from mux tree)
  found ctrl input: \rst
  found ctrl input: $flatten\design122_12_5_inst.\memory_cntrl_instance324.$procmux$164_CMP
  found ctrl input: $flatten\design122_12_5_inst.\memory_cntrl_instance324.$procmux$168_CMP
  found state code: 2'00
  found state code: 2'01
  found ctrl input: $flatten\design122_12_5_inst.\memory_cntrl_instance324.$eq$../../../../.././rtl/memory_cntrl.v:36$56_Y
  found ctrl output: $flatten\design122_12_5_inst.\memory_cntrl_instance324.$procmux$168_CMP
  found ctrl output: $flatten\design122_12_5_inst.\memory_cntrl_instance324.$procmux$164_CMP
  ctrl inputs: { $flatten\design122_12_5_inst.\memory_cntrl_instance324.$eq$../../../../.././rtl/memory_cntrl.v:36$56_Y \rst }
  ctrl outputs: { $flatten\design122_12_5_inst.\memory_cntrl_instance324.$procmux$168_CMP $flatten\design122_12_5_inst.\memory_cntrl_instance324.$procmux$164_CMP $flatten\design122_12_5_inst.\memory_cntrl_instance324.$0\state[1:0] }
  transition:       2'00 2'00 ->       2'00 4'1000
  transition:       2'00 2'10 ->       2'01 4'1001
  transition:       2'00 2'-1 ->       2'00 4'1000
  transition:       2'01 2'-0 ->       2'01 4'0101
  transition:       2'01 2'-1 ->       2'00 4'0100
Extracting FSM `\design122_12_5_inst.memory_cntrl_instance433.state' from module `\design122_12_5_top'.
  found $dff cell for state register: $flatten\design122_12_5_inst.\memory_cntrl_instance433.$procdff$259
  root of input selection tree: $flatten\design122_12_5_inst.\memory_cntrl_instance433.$0\state[1:0]
  found reset state: 2'00 (guessed from mux tree)
  found ctrl input: \rst
  found ctrl input: $flatten\design122_12_5_inst.\memory_cntrl_instance433.$procmux$164_CMP
  found ctrl input: $flatten\design122_12_5_inst.\memory_cntrl_instance433.$procmux$168_CMP
  found state code: 2'00
  found state code: 2'01
  found ctrl input: $flatten\design122_12_5_inst.\memory_cntrl_instance433.$eq$../../../../.././rtl/memory_cntrl.v:36$56_Y
  found ctrl output: $flatten\design122_12_5_inst.\memory_cntrl_instance433.$procmux$168_CMP
  found ctrl output: $flatten\design122_12_5_inst.\memory_cntrl_instance433.$procmux$164_CMP
  ctrl inputs: { $flatten\design122_12_5_inst.\memory_cntrl_instance433.$eq$../../../../.././rtl/memory_cntrl.v:36$56_Y \rst }
  ctrl outputs: { $flatten\design122_12_5_inst.\memory_cntrl_instance433.$0\state[1:0] $flatten\design122_12_5_inst.\memory_cntrl_instance433.$procmux$164_CMP $flatten\design122_12_5_inst.\memory_cntrl_instance433.$procmux$168_CMP }
  transition:       2'00 2'00 ->       2'00 4'0001
  transition:       2'00 2'10 ->       2'01 4'0101
  transition:       2'00 2'-1 ->       2'00 4'0001
  transition:       2'01 2'-0 ->       2'01 4'0110
  transition:       2'01 2'-1 ->       2'00 4'0010
Extracting FSM `\design122_12_5_inst.memory_cntrl_instance542.state' from module `\design122_12_5_top'.
  found $dff cell for state register: $flatten\design122_12_5_inst.\memory_cntrl_instance542.$procdff$259
  root of input selection tree: $flatten\design122_12_5_inst.\memory_cntrl_instance542.$0\state[1:0]
  found reset state: 2'00 (guessed from mux tree)
  found ctrl input: \rst
  found ctrl input: $flatten\design122_12_5_inst.\memory_cntrl_instance542.$procmux$164_CMP
  found ctrl input: $flatten\design122_12_5_inst.\memory_cntrl_instance542.$procmux$168_CMP
  found state code: 2'00
  found state code: 2'01
  found ctrl input: $flatten\design122_12_5_inst.\memory_cntrl_instance542.$eq$../../../../.././rtl/memory_cntrl.v:36$56_Y
  found ctrl output: $flatten\design122_12_5_inst.\memory_cntrl_instance542.$procmux$168_CMP
  found ctrl output: $flatten\design122_12_5_inst.\memory_cntrl_instance542.$procmux$164_CMP
  ctrl inputs: { $flatten\design122_12_5_inst.\memory_cntrl_instance542.$eq$../../../../.././rtl/memory_cntrl.v:36$56_Y \rst }
  ctrl outputs: { $flatten\design122_12_5_inst.\memory_cntrl_instance542.$0\state[1:0] $flatten\design122_12_5_inst.\memory_cntrl_instance542.$procmux$164_CMP $flatten\design122_12_5_inst.\memory_cntrl_instance542.$procmux$168_CMP }
  transition:       2'00 2'00 ->       2'00 4'0001
  transition:       2'00 2'10 ->       2'01 4'0101
  transition:       2'00 2'-1 ->       2'00 4'0001
  transition:       2'01 2'-0 ->       2'01 4'0110
  transition:       2'01 2'-1 ->       2'00 4'0010
Extracting FSM `\design122_12_5_inst.memory_cntrl_instance653.state' from module `\design122_12_5_top'.
  found $dff cell for state register: $flatten\design122_12_5_inst.\memory_cntrl_instance653.$procdff$259
  root of input selection tree: $flatten\design122_12_5_inst.\memory_cntrl_instance653.$0\state[1:0]
  found reset state: 2'00 (guessed from mux tree)
  found ctrl input: \rst
  found ctrl input: $flatten\design122_12_5_inst.\memory_cntrl_instance653.$procmux$164_CMP
  found ctrl input: $flatten\design122_12_5_inst.\memory_cntrl_instance653.$procmux$168_CMP
  found state code: 2'00
  found state code: 2'01
  found ctrl input: $flatten\design122_12_5_inst.\memory_cntrl_instance653.$eq$../../../../.././rtl/memory_cntrl.v:36$56_Y
  found ctrl output: $flatten\design122_12_5_inst.\memory_cntrl_instance653.$procmux$168_CMP
  found ctrl output: $flatten\design122_12_5_inst.\memory_cntrl_instance653.$procmux$164_CMP
  ctrl inputs: { $flatten\design122_12_5_inst.\memory_cntrl_instance653.$eq$../../../../.././rtl/memory_cntrl.v:36$56_Y \rst }
  ctrl outputs: { $flatten\design122_12_5_inst.\memory_cntrl_instance653.$0\state[1:0] $flatten\design122_12_5_inst.\memory_cntrl_instance653.$procmux$164_CMP $flatten\design122_12_5_inst.\memory_cntrl_instance653.$procmux$168_CMP }
  transition:       2'00 2'00 ->       2'00 4'0001
  transition:       2'00 2'10 ->       2'01 4'0101
  transition:       2'00 2'-1 ->       2'00 4'0001
  transition:       2'01 2'-0 ->       2'01 4'0110
  transition:       2'01 2'-1 ->       2'00 4'0010
Extracting FSM `\design122_12_5_inst.memory_cntrl_instance761.state' from module `\design122_12_5_top'.
  found $dff cell for state register: $flatten\design122_12_5_inst.\memory_cntrl_instance761.$procdff$259
  root of input selection tree: $flatten\design122_12_5_inst.\memory_cntrl_instance761.$0\state[1:0]
  found reset state: 2'00 (guessed from mux tree)
  found ctrl input: \rst
  found ctrl input: $flatten\design122_12_5_inst.\memory_cntrl_instance761.$procmux$164_CMP
  found ctrl input: $flatten\design122_12_5_inst.\memory_cntrl_instance761.$procmux$168_CMP
  found state code: 2'00
  found state code: 2'01
  found ctrl input: $flatten\design122_12_5_inst.\memory_cntrl_instance761.$eq$../../../../.././rtl/memory_cntrl.v:36$56_Y
  found ctrl output: $flatten\design122_12_5_inst.\memory_cntrl_instance761.$procmux$168_CMP
  found ctrl output: $flatten\design122_12_5_inst.\memory_cntrl_instance761.$procmux$164_CMP
  ctrl inputs: { $flatten\design122_12_5_inst.\memory_cntrl_instance761.$eq$../../../../.././rtl/memory_cntrl.v:36$56_Y \rst }
  ctrl outputs: { $flatten\design122_12_5_inst.\memory_cntrl_instance761.$0\state[1:0] $flatten\design122_12_5_inst.\memory_cntrl_instance761.$procmux$164_CMP $flatten\design122_12_5_inst.\memory_cntrl_instance761.$procmux$168_CMP }
  transition:       2'00 2'00 ->       2'00 4'0001
  transition:       2'00 2'10 ->       2'01 4'0101
  transition:       2'00 2'-1 ->       2'00 4'0001
  transition:       2'01 2'-0 ->       2'01 4'0110
  transition:       2'01 2'-1 ->       2'00 4'0010
Extracting FSM `\design122_12_5_inst.memory_cntrl_instance873.state' from module `\design122_12_5_top'.
  found $dff cell for state register: $flatten\design122_12_5_inst.\memory_cntrl_instance873.$procdff$259
  root of input selection tree: $flatten\design122_12_5_inst.\memory_cntrl_instance873.$0\state[1:0]
  found reset state: 2'00 (guessed from mux tree)
  found ctrl input: \rst
  found ctrl input: $flatten\design122_12_5_inst.\memory_cntrl_instance873.$procmux$164_CMP
  found ctrl input: $flatten\design122_12_5_inst.\memory_cntrl_instance873.$procmux$168_CMP
  found state code: 2'00
  found state code: 2'01
  found ctrl input: $flatten\design122_12_5_inst.\memory_cntrl_instance873.$eq$../../../../.././rtl/memory_cntrl.v:36$56_Y
  found ctrl output: $flatten\design122_12_5_inst.\memory_cntrl_instance873.$procmux$168_CMP
  found ctrl output: $flatten\design122_12_5_inst.\memory_cntrl_instance873.$procmux$164_CMP
  ctrl inputs: { $flatten\design122_12_5_inst.\memory_cntrl_instance873.$eq$../../../../.././rtl/memory_cntrl.v:36$56_Y \rst }
  ctrl outputs: { $flatten\design122_12_5_inst.\memory_cntrl_instance873.$0\state[1:0] $flatten\design122_12_5_inst.\memory_cntrl_instance873.$procmux$164_CMP $flatten\design122_12_5_inst.\memory_cntrl_instance873.$procmux$168_CMP }
  transition:       2'00 2'00 ->       2'00 4'0001
  transition:       2'00 2'10 ->       2'01 4'0101
  transition:       2'00 2'-1 ->       2'00 4'0001
  transition:       2'01 2'-0 ->       2'01 4'0110
  transition:       2'01 2'-1 ->       2'00 4'0010
Extracting FSM `\design122_12_5_inst.memory_cntrl_instance980.state' from module `\design122_12_5_top'.
  found $dff cell for state register: $flatten\design122_12_5_inst.\memory_cntrl_instance980.$procdff$259
  root of input selection tree: $flatten\design122_12_5_inst.\memory_cntrl_instance980.$0\state[1:0]
  found reset state: 2'00 (guessed from mux tree)
  found ctrl input: \rst
  found ctrl input: $flatten\design122_12_5_inst.\memory_cntrl_instance980.$procmux$164_CMP
  found ctrl input: $flatten\design122_12_5_inst.\memory_cntrl_instance980.$procmux$168_CMP
  found state code: 2'00
  found state code: 2'01
  found ctrl input: $flatten\design122_12_5_inst.\memory_cntrl_instance980.$eq$../../../../.././rtl/memory_cntrl.v:36$56_Y
  found ctrl output: $flatten\design122_12_5_inst.\memory_cntrl_instance980.$procmux$168_CMP
  found ctrl output: $flatten\design122_12_5_inst.\memory_cntrl_instance980.$procmux$164_CMP
  ctrl inputs: { $flatten\design122_12_5_inst.\memory_cntrl_instance980.$eq$../../../../.././rtl/memory_cntrl.v:36$56_Y \rst }
  ctrl outputs: { $flatten\design122_12_5_inst.\memory_cntrl_instance980.$0\state[1:0] $flatten\design122_12_5_inst.\memory_cntrl_instance980.$procmux$164_CMP $flatten\design122_12_5_inst.\memory_cntrl_instance980.$procmux$168_CMP }
  transition:       2'00 2'00 ->       2'00 4'0001
  transition:       2'00 2'10 ->       2'01 4'0101
  transition:       2'00 2'-1 ->       2'00 4'0001
  transition:       2'01 2'-0 ->       2'01 4'0110
  transition:       2'01 2'-1 ->       2'00 4'0010

9.46.3. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\design122_12_5_inst.memory_cntrl_instance980.state$316' from module `\design122_12_5_top'.
Optimizing FSM `$fsm$\design122_12_5_inst.memory_cntrl_instance873.state$312' from module `\design122_12_5_top'.
Optimizing FSM `$fsm$\design122_12_5_inst.memory_cntrl_instance761.state$308' from module `\design122_12_5_top'.
Optimizing FSM `$fsm$\design122_12_5_inst.memory_cntrl_instance653.state$304' from module `\design122_12_5_top'.
Optimizing FSM `$fsm$\design122_12_5_inst.memory_cntrl_instance542.state$300' from module `\design122_12_5_top'.
Optimizing FSM `$fsm$\design122_12_5_inst.memory_cntrl_instance433.state$296' from module `\design122_12_5_top'.
Optimizing FSM `$fsm$\design122_12_5_inst.memory_cntrl_instance324.state$292' from module `\design122_12_5_top'.
Optimizing FSM `$fsm$\design122_12_5_inst.memory_cntrl_instance210.state$288' from module `\design122_12_5_top'.
Optimizing FSM `$fsm$\design122_12_5_inst.memory_cntrl_instance120114.state$284' from module `\design122_12_5_top'.
Optimizing FSM `$fsm$\design122_12_5_inst.memory_cntrl_instance110101.state$280' from module `\design122_12_5_top'.
Optimizing FSM `$fsm$\design122_12_5_inst.memory_cntrl_instance102.state$276' from module `\design122_12_5_top'.
Optimizing FSM `$fsm$\design122_12_5_inst.memory_cntrl_instance10092.state$272' from module `\design122_12_5_top'.

9.46.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \design122_12_5_top..
Removed 72 unused cells and 72 unused wires.
<suppressed ~73 debug messages>

9.46.5. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\design122_12_5_inst.memory_cntrl_instance10092.state$272' from module `\design122_12_5_top'.
  Removing unused output signal $flatten\design122_12_5_inst.\memory_cntrl_instance10092.$0\state[1:0] [0].
  Removing unused output signal $flatten\design122_12_5_inst.\memory_cntrl_instance10092.$0\state[1:0] [1].
Optimizing FSM `$fsm$\design122_12_5_inst.memory_cntrl_instance102.state$276' from module `\design122_12_5_top'.
  Removing unused output signal $flatten\design122_12_5_inst.\memory_cntrl_instance102.$0\state[1:0] [0].
  Removing unused output signal $flatten\design122_12_5_inst.\memory_cntrl_instance102.$0\state[1:0] [1].
Optimizing FSM `$fsm$\design122_12_5_inst.memory_cntrl_instance110101.state$280' from module `\design122_12_5_top'.
  Removing unused output signal $flatten\design122_12_5_inst.\memory_cntrl_instance110101.$0\state[1:0] [0].
  Removing unused output signal $flatten\design122_12_5_inst.\memory_cntrl_instance110101.$0\state[1:0] [1].
Optimizing FSM `$fsm$\design122_12_5_inst.memory_cntrl_instance120114.state$284' from module `\design122_12_5_top'.
  Removing unused output signal $flatten\design122_12_5_inst.\memory_cntrl_instance120114.$0\state[1:0] [0].
  Removing unused output signal $flatten\design122_12_5_inst.\memory_cntrl_instance120114.$0\state[1:0] [1].
Optimizing FSM `$fsm$\design122_12_5_inst.memory_cntrl_instance210.state$288' from module `\design122_12_5_top'.
  Removing unused output signal $flatten\design122_12_5_inst.\memory_cntrl_instance210.$0\state[1:0] [0].
  Removing unused output signal $flatten\design122_12_5_inst.\memory_cntrl_instance210.$0\state[1:0] [1].
Optimizing FSM `$fsm$\design122_12_5_inst.memory_cntrl_instance324.state$292' from module `\design122_12_5_top'.
  Removing unused output signal $flatten\design122_12_5_inst.\memory_cntrl_instance324.$0\state[1:0] [0].
  Removing unused output signal $flatten\design122_12_5_inst.\memory_cntrl_instance324.$0\state[1:0] [1].
Optimizing FSM `$fsm$\design122_12_5_inst.memory_cntrl_instance433.state$296' from module `\design122_12_5_top'.
  Removing unused output signal $flatten\design122_12_5_inst.\memory_cntrl_instance433.$0\state[1:0] [0].
  Removing unused output signal $flatten\design122_12_5_inst.\memory_cntrl_instance433.$0\state[1:0] [1].
Optimizing FSM `$fsm$\design122_12_5_inst.memory_cntrl_instance542.state$300' from module `\design122_12_5_top'.
  Removing unused output signal $flatten\design122_12_5_inst.\memory_cntrl_instance542.$0\state[1:0] [0].
  Removing unused output signal $flatten\design122_12_5_inst.\memory_cntrl_instance542.$0\state[1:0] [1].
Optimizing FSM `$fsm$\design122_12_5_inst.memory_cntrl_instance653.state$304' from module `\design122_12_5_top'.
  Removing unused output signal $flatten\design122_12_5_inst.\memory_cntrl_instance653.$0\state[1:0] [0].
  Removing unused output signal $flatten\design122_12_5_inst.\memory_cntrl_instance653.$0\state[1:0] [1].
Optimizing FSM `$fsm$\design122_12_5_inst.memory_cntrl_instance761.state$308' from module `\design122_12_5_top'.
  Removing unused output signal $flatten\design122_12_5_inst.\memory_cntrl_instance761.$0\state[1:0] [0].
  Removing unused output signal $flatten\design122_12_5_inst.\memory_cntrl_instance761.$0\state[1:0] [1].
Optimizing FSM `$fsm$\design122_12_5_inst.memory_cntrl_instance873.state$312' from module `\design122_12_5_top'.
  Removing unused output signal $flatten\design122_12_5_inst.\memory_cntrl_instance873.$0\state[1:0] [0].
  Removing unused output signal $flatten\design122_12_5_inst.\memory_cntrl_instance873.$0\state[1:0] [1].
Optimizing FSM `$fsm$\design122_12_5_inst.memory_cntrl_instance980.state$316' from module `\design122_12_5_top'.
  Removing unused output signal $flatten\design122_12_5_inst.\memory_cntrl_instance980.$0\state[1:0] [0].
  Removing unused output signal $flatten\design122_12_5_inst.\memory_cntrl_instance980.$0\state[1:0] [1].

9.46.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).
Recoding FSM `$fsm$\design122_12_5_inst.memory_cntrl_instance10092.state$272' from module `\design122_12_5_top' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  00 -> -1
  01 -> 1-
Recoding FSM `$fsm$\design122_12_5_inst.memory_cntrl_instance102.state$276' from module `\design122_12_5_top' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  00 -> -1
  01 -> 1-
Recoding FSM `$fsm$\design122_12_5_inst.memory_cntrl_instance110101.state$280' from module `\design122_12_5_top' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  00 -> -1
  01 -> 1-
Recoding FSM `$fsm$\design122_12_5_inst.memory_cntrl_instance120114.state$284' from module `\design122_12_5_top' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  00 -> -1
  01 -> 1-
Recoding FSM `$fsm$\design122_12_5_inst.memory_cntrl_instance210.state$288' from module `\design122_12_5_top' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  00 -> -1
  01 -> 1-
Recoding FSM `$fsm$\design122_12_5_inst.memory_cntrl_instance324.state$292' from module `\design122_12_5_top' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  00 -> -1
  01 -> 1-
Recoding FSM `$fsm$\design122_12_5_inst.memory_cntrl_instance433.state$296' from module `\design122_12_5_top' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  00 -> -1
  01 -> 1-
Recoding FSM `$fsm$\design122_12_5_inst.memory_cntrl_instance542.state$300' from module `\design122_12_5_top' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  00 -> -1
  01 -> 1-
Recoding FSM `$fsm$\design122_12_5_inst.memory_cntrl_instance653.state$304' from module `\design122_12_5_top' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  00 -> -1
  01 -> 1-
Recoding FSM `$fsm$\design122_12_5_inst.memory_cntrl_instance761.state$308' from module `\design122_12_5_top' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  00 -> -1
  01 -> 1-
Recoding FSM `$fsm$\design122_12_5_inst.memory_cntrl_instance873.state$312' from module `\design122_12_5_top' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  00 -> -1
  01 -> 1-
Recoding FSM `$fsm$\design122_12_5_inst.memory_cntrl_instance980.state$316' from module `\design122_12_5_top' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  00 -> -1
  01 -> 1-

9.46.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

FSM `$fsm$\design122_12_5_inst.memory_cntrl_instance10092.state$272' from module `design122_12_5_top':
-------------------------------------

  Information on FSM $fsm$\design122_12_5_inst.memory_cntrl_instance10092.state$272 (\design122_12_5_inst.memory_cntrl_instance10092.state):

  Number of input signals:    2
  Number of output signals:   2
  Number of state bits:       2

  Input signals:
    0: \rst
    1: $flatten\design122_12_5_inst.\memory_cntrl_instance10092.$eq$../../../../.././rtl/memory_cntrl.v:36$56_Y

  Output signals:
    0: $flatten\design122_12_5_inst.\memory_cntrl_instance10092.$procmux$164_CMP
    1: $flatten\design122_12_5_inst.\memory_cntrl_instance10092.$procmux$168_CMP

  State encoding:
    0:       2'-1  <RESET STATE>
    1:       2'1-

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 2'00   ->     0 2'10
      1:     0 2'-1   ->     0 2'10
      2:     0 2'10   ->     1 2'10
      3:     1 2'-1   ->     0 2'01
      4:     1 2'-0   ->     1 2'01

-------------------------------------

FSM `$fsm$\design122_12_5_inst.memory_cntrl_instance102.state$276' from module `design122_12_5_top':
-------------------------------------

  Information on FSM $fsm$\design122_12_5_inst.memory_cntrl_instance102.state$276 (\design122_12_5_inst.memory_cntrl_instance102.state):

  Number of input signals:    2
  Number of output signals:   2
  Number of state bits:       2

  Input signals:
    0: \rst
    1: $flatten\design122_12_5_inst.\memory_cntrl_instance102.$eq$../../../../.././rtl/memory_cntrl.v:36$56_Y

  Output signals:
    0: $flatten\design122_12_5_inst.\memory_cntrl_instance102.$procmux$164_CMP
    1: $flatten\design122_12_5_inst.\memory_cntrl_instance102.$procmux$168_CMP

  State encoding:
    0:       2'-1  <RESET STATE>
    1:       2'1-

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 2'00   ->     0 2'10
      1:     0 2'-1   ->     0 2'10
      2:     0 2'10   ->     1 2'10
      3:     1 2'-1   ->     0 2'01
      4:     1 2'-0   ->     1 2'01

-------------------------------------

FSM `$fsm$\design122_12_5_inst.memory_cntrl_instance110101.state$280' from module `design122_12_5_top':
-------------------------------------

  Information on FSM $fsm$\design122_12_5_inst.memory_cntrl_instance110101.state$280 (\design122_12_5_inst.memory_cntrl_instance110101.state):

  Number of input signals:    2
  Number of output signals:   2
  Number of state bits:       2

  Input signals:
    0: \rst
    1: $flatten\design122_12_5_inst.\memory_cntrl_instance110101.$eq$../../../../.././rtl/memory_cntrl.v:36$56_Y

  Output signals:
    0: $flatten\design122_12_5_inst.\memory_cntrl_instance110101.$procmux$164_CMP
    1: $flatten\design122_12_5_inst.\memory_cntrl_instance110101.$procmux$168_CMP

  State encoding:
    0:       2'-1  <RESET STATE>
    1:       2'1-

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 2'00   ->     0 2'10
      1:     0 2'-1   ->     0 2'10
      2:     0 2'10   ->     1 2'10
      3:     1 2'-1   ->     0 2'01
      4:     1 2'-0   ->     1 2'01

-------------------------------------

FSM `$fsm$\design122_12_5_inst.memory_cntrl_instance120114.state$284' from module `design122_12_5_top':
-------------------------------------

  Information on FSM $fsm$\design122_12_5_inst.memory_cntrl_instance120114.state$284 (\design122_12_5_inst.memory_cntrl_instance120114.state):

  Number of input signals:    2
  Number of output signals:   2
  Number of state bits:       2

  Input signals:
    0: \rst
    1: $flatten\design122_12_5_inst.\memory_cntrl_instance120114.$eq$../../../../.././rtl/memory_cntrl.v:36$56_Y

  Output signals:
    0: $flatten\design122_12_5_inst.\memory_cntrl_instance120114.$procmux$164_CMP
    1: $flatten\design122_12_5_inst.\memory_cntrl_instance120114.$procmux$168_CMP

  State encoding:
    0:       2'-1  <RESET STATE>
    1:       2'1-

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 2'00   ->     0 2'10
      1:     0 2'-1   ->     0 2'10
      2:     0 2'10   ->     1 2'10
      3:     1 2'-1   ->     0 2'01
      4:     1 2'-0   ->     1 2'01

-------------------------------------

FSM `$fsm$\design122_12_5_inst.memory_cntrl_instance210.state$288' from module `design122_12_5_top':
-------------------------------------

  Information on FSM $fsm$\design122_12_5_inst.memory_cntrl_instance210.state$288 (\design122_12_5_inst.memory_cntrl_instance210.state):

  Number of input signals:    2
  Number of output signals:   2
  Number of state bits:       2

  Input signals:
    0: \rst
    1: $flatten\design122_12_5_inst.\memory_cntrl_instance210.$eq$../../../../.././rtl/memory_cntrl.v:36$56_Y

  Output signals:
    0: $flatten\design122_12_5_inst.\memory_cntrl_instance210.$procmux$164_CMP
    1: $flatten\design122_12_5_inst.\memory_cntrl_instance210.$procmux$168_CMP

  State encoding:
    0:       2'-1  <RESET STATE>
    1:       2'1-

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 2'00   ->     0 2'10
      1:     0 2'-1   ->     0 2'10
      2:     0 2'10   ->     1 2'10
      3:     1 2'-1   ->     0 2'01
      4:     1 2'-0   ->     1 2'01

-------------------------------------

FSM `$fsm$\design122_12_5_inst.memory_cntrl_instance324.state$292' from module `design122_12_5_top':
-------------------------------------

  Information on FSM $fsm$\design122_12_5_inst.memory_cntrl_instance324.state$292 (\design122_12_5_inst.memory_cntrl_instance324.state):

  Number of input signals:    2
  Number of output signals:   2
  Number of state bits:       2

  Input signals:
    0: \rst
    1: $flatten\design122_12_5_inst.\memory_cntrl_instance324.$eq$../../../../.././rtl/memory_cntrl.v:36$56_Y

  Output signals:
    0: $flatten\design122_12_5_inst.\memory_cntrl_instance324.$procmux$164_CMP
    1: $flatten\design122_12_5_inst.\memory_cntrl_instance324.$procmux$168_CMP

  State encoding:
    0:       2'-1  <RESET STATE>
    1:       2'1-

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 2'00   ->     0 2'10
      1:     0 2'-1   ->     0 2'10
      2:     0 2'10   ->     1 2'10
      3:     1 2'-1   ->     0 2'01
      4:     1 2'-0   ->     1 2'01

-------------------------------------

FSM `$fsm$\design122_12_5_inst.memory_cntrl_instance433.state$296' from module `design122_12_5_top':
-------------------------------------

  Information on FSM $fsm$\design122_12_5_inst.memory_cntrl_instance433.state$296 (\design122_12_5_inst.memory_cntrl_instance433.state):

  Number of input signals:    2
  Number of output signals:   2
  Number of state bits:       2

  Input signals:
    0: \rst
    1: $flatten\design122_12_5_inst.\memory_cntrl_instance433.$eq$../../../../.././rtl/memory_cntrl.v:36$56_Y

  Output signals:
    0: $flatten\design122_12_5_inst.\memory_cntrl_instance433.$procmux$168_CMP
    1: $flatten\design122_12_5_inst.\memory_cntrl_instance433.$procmux$164_CMP

  State encoding:
    0:       2'-1  <RESET STATE>
    1:       2'1-

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 2'00   ->     0 2'01
      1:     0 2'-1   ->     0 2'01
      2:     0 2'10   ->     1 2'01
      3:     1 2'-1   ->     0 2'10
      4:     1 2'-0   ->     1 2'10

-------------------------------------

FSM `$fsm$\design122_12_5_inst.memory_cntrl_instance542.state$300' from module `design122_12_5_top':
-------------------------------------

  Information on FSM $fsm$\design122_12_5_inst.memory_cntrl_instance542.state$300 (\design122_12_5_inst.memory_cntrl_instance542.state):

  Number of input signals:    2
  Number of output signals:   2
  Number of state bits:       2

  Input signals:
    0: \rst
    1: $flatten\design122_12_5_inst.\memory_cntrl_instance542.$eq$../../../../.././rtl/memory_cntrl.v:36$56_Y

  Output signals:
    0: $flatten\design122_12_5_inst.\memory_cntrl_instance542.$procmux$168_CMP
    1: $flatten\design122_12_5_inst.\memory_cntrl_instance542.$procmux$164_CMP

  State encoding:
    0:       2'-1  <RESET STATE>
    1:       2'1-

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 2'00   ->     0 2'01
      1:     0 2'-1   ->     0 2'01
      2:     0 2'10   ->     1 2'01
      3:     1 2'-1   ->     0 2'10
      4:     1 2'-0   ->     1 2'10

-------------------------------------

FSM `$fsm$\design122_12_5_inst.memory_cntrl_instance653.state$304' from module `design122_12_5_top':
-------------------------------------

  Information on FSM $fsm$\design122_12_5_inst.memory_cntrl_instance653.state$304 (\design122_12_5_inst.memory_cntrl_instance653.state):

  Number of input signals:    2
  Number of output signals:   2
  Number of state bits:       2

  Input signals:
    0: \rst
    1: $flatten\design122_12_5_inst.\memory_cntrl_instance653.$eq$../../../../.././rtl/memory_cntrl.v:36$56_Y

  Output signals:
    0: $flatten\design122_12_5_inst.\memory_cntrl_instance653.$procmux$168_CMP
    1: $flatten\design122_12_5_inst.\memory_cntrl_instance653.$procmux$164_CMP

  State encoding:
    0:       2'-1  <RESET STATE>
    1:       2'1-

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 2'00   ->     0 2'01
      1:     0 2'-1   ->     0 2'01
      2:     0 2'10   ->     1 2'01
      3:     1 2'-1   ->     0 2'10
      4:     1 2'-0   ->     1 2'10

-------------------------------------

FSM `$fsm$\design122_12_5_inst.memory_cntrl_instance761.state$308' from module `design122_12_5_top':
-------------------------------------

  Information on FSM $fsm$\design122_12_5_inst.memory_cntrl_instance761.state$308 (\design122_12_5_inst.memory_cntrl_instance761.state):

  Number of input signals:    2
  Number of output signals:   2
  Number of state bits:       2

  Input signals:
    0: \rst
    1: $flatten\design122_12_5_inst.\memory_cntrl_instance761.$eq$../../../../.././rtl/memory_cntrl.v:36$56_Y

  Output signals:
    0: $flatten\design122_12_5_inst.\memory_cntrl_instance761.$procmux$168_CMP
    1: $flatten\design122_12_5_inst.\memory_cntrl_instance761.$procmux$164_CMP

  State encoding:
    0:       2'-1  <RESET STATE>
    1:       2'1-

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 2'00   ->     0 2'01
      1:     0 2'-1   ->     0 2'01
      2:     0 2'10   ->     1 2'01
      3:     1 2'-1   ->     0 2'10
      4:     1 2'-0   ->     1 2'10

-------------------------------------

FSM `$fsm$\design122_12_5_inst.memory_cntrl_instance873.state$312' from module `design122_12_5_top':
-------------------------------------

  Information on FSM $fsm$\design122_12_5_inst.memory_cntrl_instance873.state$312 (\design122_12_5_inst.memory_cntrl_instance873.state):

  Number of input signals:    2
  Number of output signals:   2
  Number of state bits:       2

  Input signals:
    0: \rst
    1: $flatten\design122_12_5_inst.\memory_cntrl_instance873.$eq$../../../../.././rtl/memory_cntrl.v:36$56_Y

  Output signals:
    0: $flatten\design122_12_5_inst.\memory_cntrl_instance873.$procmux$168_CMP
    1: $flatten\design122_12_5_inst.\memory_cntrl_instance873.$procmux$164_CMP

  State encoding:
    0:       2'-1  <RESET STATE>
    1:       2'1-

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 2'00   ->     0 2'01
      1:     0 2'-1   ->     0 2'01
      2:     0 2'10   ->     1 2'01
      3:     1 2'-1   ->     0 2'10
      4:     1 2'-0   ->     1 2'10

-------------------------------------

FSM `$fsm$\design122_12_5_inst.memory_cntrl_instance980.state$316' from module `design122_12_5_top':
-------------------------------------

  Information on FSM $fsm$\design122_12_5_inst.memory_cntrl_instance980.state$316 (\design122_12_5_inst.memory_cntrl_instance980.state):

  Number of input signals:    2
  Number of output signals:   2
  Number of state bits:       2

  Input signals:
    0: \rst
    1: $flatten\design122_12_5_inst.\memory_cntrl_instance980.$eq$../../../../.././rtl/memory_cntrl.v:36$56_Y

  Output signals:
    0: $flatten\design122_12_5_inst.\memory_cntrl_instance980.$procmux$168_CMP
    1: $flatten\design122_12_5_inst.\memory_cntrl_instance980.$procmux$164_CMP

  State encoding:
    0:       2'-1  <RESET STATE>
    1:       2'1-

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 2'00   ->     0 2'01
      1:     0 2'-1   ->     0 2'01
      2:     0 2'10   ->     1 2'01
      3:     1 2'-1   ->     0 2'10
      4:     1 2'-0   ->     1 2'10

-------------------------------------

9.46.8. Executing FSM_MAP pass (mapping FSMs to basic logic).
Mapping FSM `$fsm$\design122_12_5_inst.memory_cntrl_instance10092.state$272' from module `\design122_12_5_top'.
Mapping FSM `$fsm$\design122_12_5_inst.memory_cntrl_instance102.state$276' from module `\design122_12_5_top'.
Mapping FSM `$fsm$\design122_12_5_inst.memory_cntrl_instance110101.state$280' from module `\design122_12_5_top'.
Mapping FSM `$fsm$\design122_12_5_inst.memory_cntrl_instance120114.state$284' from module `\design122_12_5_top'.
Mapping FSM `$fsm$\design122_12_5_inst.memory_cntrl_instance210.state$288' from module `\design122_12_5_top'.
Mapping FSM `$fsm$\design122_12_5_inst.memory_cntrl_instance324.state$292' from module `\design122_12_5_top'.
Mapping FSM `$fsm$\design122_12_5_inst.memory_cntrl_instance433.state$296' from module `\design122_12_5_top'.
Mapping FSM `$fsm$\design122_12_5_inst.memory_cntrl_instance542.state$300' from module `\design122_12_5_top'.
Mapping FSM `$fsm$\design122_12_5_inst.memory_cntrl_instance653.state$304' from module `\design122_12_5_top'.
Mapping FSM `$fsm$\design122_12_5_inst.memory_cntrl_instance761.state$308' from module `\design122_12_5_top'.
Mapping FSM `$fsm$\design122_12_5_inst.memory_cntrl_instance873.state$312' from module `\design122_12_5_top'.
Mapping FSM `$fsm$\design122_12_5_inst.memory_cntrl_instance980.state$316' from module `\design122_12_5_top'.

9.47. Executing WREDUCE pass (reducing word size of cells).
Removed top 8 bits (of 32) from FF cell design122_12_5_top.$procdff$246 ($dff).
Removed top 1 bits (of 2) from port B of cell design122_12_5_top.$auto$fsm_map.cc:77:implement_pattern_cache$361 ($eq).
Removed top 1 bits (of 2) from port B of cell design122_12_5_top.$auto$fsm_map.cc:77:implement_pattern_cache$523 ($eq).
Removed top 1 bits (of 2) from port B of cell design122_12_5_top.$auto$fsm_map.cc:77:implement_pattern_cache$505 ($eq).
Removed top 1 bits (of 2) from port B of cell design122_12_5_top.$auto$fsm_map.cc:77:implement_pattern_cache$487 ($eq).
Removed top 1 bits (of 2) from port B of cell design122_12_5_top.$auto$fsm_map.cc:77:implement_pattern_cache$469 ($eq).
Removed top 1 bits (of 2) from port B of cell design122_12_5_top.$auto$fsm_map.cc:77:implement_pattern_cache$325 ($eq).
Removed top 1 bits (of 2) from port B of cell design122_12_5_top.$auto$fsm_map.cc:77:implement_pattern_cache$343 ($eq).
Removed top 1 bits (of 2) from port B of cell design122_12_5_top.$auto$fsm_map.cc:77:implement_pattern_cache$379 ($eq).
Removed top 8 bits (of 32) from FF cell design122_12_5_top.$flatten\design122_12_5_inst.\encoder_instance100.$procdff$257 ($dff).
Removed top 19 bits (of 32) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\encoder_instance100.$eq$../../../../.././rtl/encoder.v:35$66 ($eq).
Removed top 18 bits (of 32) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\encoder_instance100.$eq$../../../../.././rtl/encoder.v:32$65 ($eq).
Removed top 22 bits (of 32) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\encoder_instance100.$eq$../../../../.././rtl/encoder.v:29$64 ($eq).
Removed top 25 bits (of 32) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\encoder_instance100.$eq$../../../../.././rtl/encoder.v:26$63 ($eq).
Removed top 19 bits (of 32) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\encoder_instance10090.$eq$../../../../.././rtl/encoder.v:35$66 ($eq).
Removed top 18 bits (of 32) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\encoder_instance10090.$eq$../../../../.././rtl/encoder.v:32$65 ($eq).
Removed top 22 bits (of 32) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\encoder_instance10090.$eq$../../../../.././rtl/encoder.v:29$64 ($eq).
Removed top 25 bits (of 32) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\encoder_instance10090.$eq$../../../../.././rtl/encoder.v:26$63 ($eq).
Removed top 19 bits (of 32) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\encoder_instance110100.$eq$../../../../.././rtl/encoder.v:35$66 ($eq).
Removed top 18 bits (of 32) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\encoder_instance110100.$eq$../../../../.././rtl/encoder.v:32$65 ($eq).
Removed top 22 bits (of 32) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\encoder_instance110100.$eq$../../../../.././rtl/encoder.v:29$64 ($eq).
Removed top 25 bits (of 32) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\encoder_instance110100.$eq$../../../../.././rtl/encoder.v:26$63 ($eq).
Removed top 8 bits (of 32) from FF cell design122_12_5_top.$flatten\design122_12_5_inst.\encoder_instance120112.$procdff$257 ($dff).
Removed top 19 bits (of 32) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\encoder_instance120112.$eq$../../../../.././rtl/encoder.v:35$66 ($eq).
Removed top 18 bits (of 32) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\encoder_instance120112.$eq$../../../../.././rtl/encoder.v:32$65 ($eq).
Removed top 22 bits (of 32) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\encoder_instance120112.$eq$../../../../.././rtl/encoder.v:29$64 ($eq).
Removed top 25 bits (of 32) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\encoder_instance120112.$eq$../../../../.././rtl/encoder.v:26$63 ($eq).
Removed top 8 bits (of 32) from FF cell design122_12_5_top.$flatten\design122_12_5_inst.\encoder_instance211.$procdff$257 ($dff).
Removed top 19 bits (of 32) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\encoder_instance211.$eq$../../../../.././rtl/encoder.v:35$66 ($eq).
Removed top 18 bits (of 32) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\encoder_instance211.$eq$../../../../.././rtl/encoder.v:32$65 ($eq).
Removed top 22 bits (of 32) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\encoder_instance211.$eq$../../../../.././rtl/encoder.v:29$64 ($eq).
Removed top 25 bits (of 32) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\encoder_instance211.$eq$../../../../.././rtl/encoder.v:26$63 ($eq).
Removed top 8 bits (of 32) from FF cell design122_12_5_top.$flatten\design122_12_5_inst.\encoder_instance322.$procdff$257 ($dff).
Removed top 19 bits (of 32) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\encoder_instance322.$eq$../../../../.././rtl/encoder.v:35$66 ($eq).
Removed top 18 bits (of 32) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\encoder_instance322.$eq$../../../../.././rtl/encoder.v:32$65 ($eq).
Removed top 22 bits (of 32) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\encoder_instance322.$eq$../../../../.././rtl/encoder.v:29$64 ($eq).
Removed top 25 bits (of 32) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\encoder_instance322.$eq$../../../../.././rtl/encoder.v:26$63 ($eq).
Removed top 19 bits (of 32) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\encoder_instance434.$eq$../../../../.././rtl/encoder.v:35$66 ($eq).
Removed top 18 bits (of 32) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\encoder_instance434.$eq$../../../../.././rtl/encoder.v:32$65 ($eq).
Removed top 22 bits (of 32) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\encoder_instance434.$eq$../../../../.././rtl/encoder.v:29$64 ($eq).
Removed top 25 bits (of 32) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\encoder_instance434.$eq$../../../../.././rtl/encoder.v:26$63 ($eq).
Removed top 19 bits (of 32) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\encoder_instance541.$eq$../../../../.././rtl/encoder.v:35$66 ($eq).
Removed top 18 bits (of 32) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\encoder_instance541.$eq$../../../../.././rtl/encoder.v:32$65 ($eq).
Removed top 22 bits (of 32) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\encoder_instance541.$eq$../../../../.././rtl/encoder.v:29$64 ($eq).
Removed top 25 bits (of 32) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\encoder_instance541.$eq$../../../../.././rtl/encoder.v:26$63 ($eq).
Removed top 19 bits (of 32) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\encoder_instance652.$eq$../../../../.././rtl/encoder.v:35$66 ($eq).
Removed top 18 bits (of 32) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\encoder_instance652.$eq$../../../../.././rtl/encoder.v:32$65 ($eq).
Removed top 22 bits (of 32) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\encoder_instance652.$eq$../../../../.././rtl/encoder.v:29$64 ($eq).
Removed top 25 bits (of 32) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\encoder_instance652.$eq$../../../../.././rtl/encoder.v:26$63 ($eq).
Removed top 19 bits (of 32) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\encoder_instance763.$eq$../../../../.././rtl/encoder.v:35$66 ($eq).
Removed top 18 bits (of 32) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\encoder_instance763.$eq$../../../../.././rtl/encoder.v:32$65 ($eq).
Removed top 22 bits (of 32) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\encoder_instance763.$eq$../../../../.././rtl/encoder.v:29$64 ($eq).
Removed top 25 bits (of 32) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\encoder_instance763.$eq$../../../../.././rtl/encoder.v:26$63 ($eq).
Removed top 19 bits (of 32) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\encoder_instance874.$eq$../../../../.././rtl/encoder.v:35$66 ($eq).
Removed top 18 bits (of 32) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\encoder_instance874.$eq$../../../../.././rtl/encoder.v:32$65 ($eq).
Removed top 22 bits (of 32) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\encoder_instance874.$eq$../../../../.././rtl/encoder.v:29$64 ($eq).
Removed top 25 bits (of 32) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\encoder_instance874.$eq$../../../../.././rtl/encoder.v:26$63 ($eq).
Removed top 8 bits (of 32) from FF cell design122_12_5_top.$flatten\design122_12_5_inst.\encoder_instance981.$procdff$257 ($dff).
Removed top 19 bits (of 32) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\encoder_instance981.$eq$../../../../.././rtl/encoder.v:35$66 ($eq).
Removed top 18 bits (of 32) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\encoder_instance981.$eq$../../../../.././rtl/encoder.v:32$65 ($eq).
Removed top 22 bits (of 32) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\encoder_instance981.$eq$../../../../.././rtl/encoder.v:29$64 ($eq).
Removed top 25 bits (of 32) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\encoder_instance981.$eq$../../../../.././rtl/encoder.v:26$63 ($eq).
Removed top 8 bits (of 32) from FF cell design122_12_5_top.$flatten\design122_12_5_inst.\full_adder_instance10093.\full_adder_inst.$procdff$266 ($dff).
Removed top 8 bits (of 32) from mux cell design122_12_5_top.$flatten\design122_12_5_inst.\full_adder_instance10093.\full_adder_inst.$procmux$225 ($mux).
Removed top 16 bits (of 32) from port Y of cell design122_12_5_top.$flatten\design122_12_5_inst.\full_adder_instance10093.\full_adder_inst.$xor$../../../../.././rtl/full_adder_top.v:49$48 ($xor).
Removed top 16 bits (of 32) from port Y of cell design122_12_5_top.$flatten\design122_12_5_inst.\full_adder_instance104.\full_adder_inst.$xor$../../../../.././rtl/full_adder_top.v:49$48 ($xor).
Removed top 16 bits (of 32) from port Y of cell design122_12_5_top.$flatten\design122_12_5_inst.\full_adder_instance110102.\full_adder_inst.$xor$../../../../.././rtl/full_adder_top.v:49$48 ($xor).
Removed top 16 bits (of 32) from port Y of cell design122_12_5_top.$flatten\design122_12_5_inst.\full_adder_instance120111.\full_adder_inst.$xor$../../../../.././rtl/full_adder_top.v:49$48 ($xor).
Removed top 16 bits (of 32) from port Y of cell design122_12_5_top.$flatten\design122_12_5_inst.\full_adder_instance214.\full_adder_inst.$xor$../../../../.././rtl/full_adder_top.v:49$48 ($xor).
Removed top 16 bits (of 32) from port Y of cell design122_12_5_top.$flatten\design122_12_5_inst.\full_adder_instance321.\full_adder_inst.$xor$../../../../.././rtl/full_adder_top.v:49$48 ($xor).
Removed top 16 bits (of 32) from port Y of cell design122_12_5_top.$flatten\design122_12_5_inst.\full_adder_instance432.\full_adder_inst.$xor$../../../../.././rtl/full_adder_top.v:49$48 ($xor).
Removed top 16 bits (of 32) from port Y of cell design122_12_5_top.$flatten\design122_12_5_inst.\full_adder_instance540.\full_adder_inst.$xor$../../../../.././rtl/full_adder_top.v:49$48 ($xor).
Removed top 16 bits (of 32) from port Y of cell design122_12_5_top.$flatten\design122_12_5_inst.\full_adder_instance654.\full_adder_inst.$xor$../../../../.././rtl/full_adder_top.v:49$48 ($xor).
Removed top 16 bits (of 32) from port Y of cell design122_12_5_top.$flatten\design122_12_5_inst.\full_adder_instance760.\full_adder_inst.$xor$../../../../.././rtl/full_adder_top.v:49$48 ($xor).
Removed top 16 bits (of 32) from port Y of cell design122_12_5_top.$flatten\design122_12_5_inst.\full_adder_instance872.\full_adder_inst.$xor$../../../../.././rtl/full_adder_top.v:49$48 ($xor).
Removed top 16 bits (of 32) from port Y of cell design122_12_5_top.$flatten\design122_12_5_inst.\full_adder_instance983.\full_adder_inst.$xor$../../../../.././rtl/full_adder_top.v:49$48 ($xor).
Removed top 3 bits (of 4) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\large_mux_instance10091.$procmux$89_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\large_mux_instance10091.$procmux$88_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\large_mux_instance10091.$procmux$87_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\large_mux_instance10091.$procmux$84_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\large_mux_instance10091.$procmux$83_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\large_mux_instance10091.$procmux$82_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\large_mux_instance10091.$procmux$79_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\large_mux_instance10091.$procmux$78_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\large_mux_instance10091.$procmux$77_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\large_mux_instance10091.$procmux$74_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\large_mux_instance10091.$procmux$73_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\large_mux_instance10091.$procmux$72_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\large_mux_instance103.$procmux$89_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\large_mux_instance103.$procmux$88_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\large_mux_instance103.$procmux$87_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\large_mux_instance103.$procmux$84_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\large_mux_instance103.$procmux$83_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\large_mux_instance103.$procmux$82_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\large_mux_instance103.$procmux$79_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\large_mux_instance103.$procmux$78_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\large_mux_instance103.$procmux$77_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\large_mux_instance103.$procmux$74_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\large_mux_instance103.$procmux$73_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\large_mux_instance103.$procmux$72_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\large_mux_instance110103.$procmux$89_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\large_mux_instance110103.$procmux$88_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\large_mux_instance110103.$procmux$87_CMP0 ($eq).
Removed top 8 bits (of 32) from mux cell design122_12_5_top.$flatten\design122_12_5_inst.\large_mux_instance110103.$procmux$86 ($pmux).
Removed top 3 bits (of 4) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\large_mux_instance110103.$procmux$84_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\large_mux_instance110103.$procmux$83_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\large_mux_instance110103.$procmux$82_CMP0 ($eq).
Removed top 8 bits (of 32) from mux cell design122_12_5_top.$flatten\design122_12_5_inst.\large_mux_instance110103.$procmux$81 ($pmux).
Removed top 3 bits (of 4) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\large_mux_instance110103.$procmux$79_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\large_mux_instance110103.$procmux$78_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\large_mux_instance110103.$procmux$77_CMP0 ($eq).
Removed top 8 bits (of 32) from mux cell design122_12_5_top.$flatten\design122_12_5_inst.\large_mux_instance110103.$procmux$76 ($pmux).
Removed top 3 bits (of 4) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\large_mux_instance110103.$procmux$74_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\large_mux_instance110103.$procmux$73_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\large_mux_instance110103.$procmux$72_CMP0 ($eq).
Removed top 8 bits (of 32) from mux cell design122_12_5_top.$flatten\design122_12_5_inst.\large_mux_instance110103.$procmux$71 ($pmux).
Removed top 3 bits (of 4) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\large_mux_instance120110.$procmux$89_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\large_mux_instance120110.$procmux$88_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\large_mux_instance120110.$procmux$87_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\large_mux_instance120110.$procmux$84_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\large_mux_instance120110.$procmux$83_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\large_mux_instance120110.$procmux$82_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\large_mux_instance120110.$procmux$79_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\large_mux_instance120110.$procmux$78_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\large_mux_instance120110.$procmux$77_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\large_mux_instance120110.$procmux$74_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\large_mux_instance120110.$procmux$73_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\large_mux_instance120110.$procmux$72_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\large_mux_instance213.$procmux$89_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\large_mux_instance213.$procmux$88_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\large_mux_instance213.$procmux$87_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\large_mux_instance213.$procmux$84_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\large_mux_instance213.$procmux$83_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\large_mux_instance213.$procmux$82_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\large_mux_instance213.$procmux$79_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\large_mux_instance213.$procmux$78_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\large_mux_instance213.$procmux$77_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\large_mux_instance213.$procmux$74_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\large_mux_instance213.$procmux$73_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\large_mux_instance213.$procmux$72_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\large_mux_instance320.$procmux$89_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\large_mux_instance320.$procmux$88_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\large_mux_instance320.$procmux$87_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\large_mux_instance320.$procmux$84_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\large_mux_instance320.$procmux$83_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\large_mux_instance320.$procmux$82_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\large_mux_instance320.$procmux$79_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\large_mux_instance320.$procmux$78_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\large_mux_instance320.$procmux$77_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\large_mux_instance320.$procmux$74_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\large_mux_instance320.$procmux$73_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\large_mux_instance320.$procmux$72_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\large_mux_instance430.$procmux$89_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\large_mux_instance430.$procmux$88_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\large_mux_instance430.$procmux$87_CMP0 ($eq).
Removed top 8 bits (of 32) from mux cell design122_12_5_top.$flatten\design122_12_5_inst.\large_mux_instance430.$procmux$86 ($pmux).
Removed top 3 bits (of 4) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\large_mux_instance430.$procmux$84_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\large_mux_instance430.$procmux$83_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\large_mux_instance430.$procmux$82_CMP0 ($eq).
Removed top 8 bits (of 32) from mux cell design122_12_5_top.$flatten\design122_12_5_inst.\large_mux_instance430.$procmux$81 ($pmux).
Removed top 3 bits (of 4) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\large_mux_instance430.$procmux$79_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\large_mux_instance430.$procmux$78_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\large_mux_instance430.$procmux$77_CMP0 ($eq).
Removed top 8 bits (of 32) from mux cell design122_12_5_top.$flatten\design122_12_5_inst.\large_mux_instance430.$procmux$76 ($pmux).
Removed top 3 bits (of 4) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\large_mux_instance430.$procmux$74_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\large_mux_instance430.$procmux$73_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\large_mux_instance430.$procmux$72_CMP0 ($eq).
Removed top 8 bits (of 32) from mux cell design122_12_5_top.$flatten\design122_12_5_inst.\large_mux_instance430.$procmux$71 ($pmux).
Removed top 3 bits (of 4) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\large_mux_instance544.$procmux$89_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\large_mux_instance544.$procmux$88_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\large_mux_instance544.$procmux$87_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\large_mux_instance544.$procmux$84_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\large_mux_instance544.$procmux$83_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\large_mux_instance544.$procmux$82_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\large_mux_instance544.$procmux$79_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\large_mux_instance544.$procmux$78_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\large_mux_instance544.$procmux$77_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\large_mux_instance544.$procmux$74_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\large_mux_instance544.$procmux$73_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\large_mux_instance544.$procmux$72_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\large_mux_instance650.$procmux$89_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\large_mux_instance650.$procmux$88_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\large_mux_instance650.$procmux$87_CMP0 ($eq).
Removed top 8 bits (of 32) from mux cell design122_12_5_top.$flatten\design122_12_5_inst.\large_mux_instance650.$procmux$86 ($pmux).
Removed top 3 bits (of 4) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\large_mux_instance650.$procmux$84_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\large_mux_instance650.$procmux$83_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\large_mux_instance650.$procmux$82_CMP0 ($eq).
Removed top 8 bits (of 32) from mux cell design122_12_5_top.$flatten\design122_12_5_inst.\large_mux_instance650.$procmux$81 ($pmux).
Removed top 3 bits (of 4) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\large_mux_instance650.$procmux$79_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\large_mux_instance650.$procmux$78_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\large_mux_instance650.$procmux$77_CMP0 ($eq).
Removed top 8 bits (of 32) from mux cell design122_12_5_top.$flatten\design122_12_5_inst.\large_mux_instance650.$procmux$76 ($pmux).
Removed top 3 bits (of 4) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\large_mux_instance650.$procmux$74_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\large_mux_instance650.$procmux$73_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\large_mux_instance650.$procmux$72_CMP0 ($eq).
Removed top 8 bits (of 32) from mux cell design122_12_5_top.$flatten\design122_12_5_inst.\large_mux_instance650.$procmux$71 ($pmux).
Removed top 3 bits (of 4) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\large_mux_instance764.$procmux$89_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\large_mux_instance764.$procmux$88_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\large_mux_instance764.$procmux$87_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\large_mux_instance764.$procmux$84_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\large_mux_instance764.$procmux$83_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\large_mux_instance764.$procmux$82_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\large_mux_instance764.$procmux$79_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\large_mux_instance764.$procmux$78_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\large_mux_instance764.$procmux$77_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\large_mux_instance764.$procmux$74_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\large_mux_instance764.$procmux$73_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\large_mux_instance764.$procmux$72_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\large_mux_instance871.$procmux$89_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\large_mux_instance871.$procmux$88_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\large_mux_instance871.$procmux$87_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\large_mux_instance871.$procmux$84_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\large_mux_instance871.$procmux$83_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\large_mux_instance871.$procmux$82_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\large_mux_instance871.$procmux$79_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\large_mux_instance871.$procmux$78_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\large_mux_instance871.$procmux$77_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\large_mux_instance871.$procmux$74_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\large_mux_instance871.$procmux$73_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\large_mux_instance871.$procmux$72_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\large_mux_instance984.$procmux$89_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\large_mux_instance984.$procmux$88_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\large_mux_instance984.$procmux$87_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\large_mux_instance984.$procmux$84_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\large_mux_instance984.$procmux$83_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\large_mux_instance984.$procmux$82_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\large_mux_instance984.$procmux$79_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\large_mux_instance984.$procmux$78_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\large_mux_instance984.$procmux$77_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\large_mux_instance984.$procmux$74_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\large_mux_instance984.$procmux$73_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\large_mux_instance984.$procmux$72_CMP0 ($eq).
Removed top 31 bits (of 32) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\memory_cntrl_instance10092.$add$../../../../.././rtl/memory_cntrl.v:53$58 ($add).
Removed top 22 bits (of 32) from port Y of cell design122_12_5_top.$flatten\design122_12_5_inst.\memory_cntrl_instance10092.$add$../../../../.././rtl/memory_cntrl.v:53$58 ($add).
Removed top 31 bits (of 32) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\memory_cntrl_instance10092.$add$../../../../.././rtl/memory_cntrl.v:45$57 ($add).
Removed top 22 bits (of 32) from port Y of cell design122_12_5_top.$flatten\design122_12_5_inst.\memory_cntrl_instance10092.$add$../../../../.././rtl/memory_cntrl.v:45$57 ($add).
Removed top 1 bits (of 2) from port B of cell design122_12_5_top.$auto$fsm_map.cc:77:implement_pattern_cache$451 ($eq).
Removed top 31 bits (of 32) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\memory_cntrl_instance102.$add$../../../../.././rtl/memory_cntrl.v:53$58 ($add).
Removed top 22 bits (of 32) from port Y of cell design122_12_5_top.$flatten\design122_12_5_inst.\memory_cntrl_instance102.$add$../../../../.././rtl/memory_cntrl.v:53$58 ($add).
Removed top 31 bits (of 32) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\memory_cntrl_instance102.$add$../../../../.././rtl/memory_cntrl.v:45$57 ($add).
Removed top 22 bits (of 32) from port Y of cell design122_12_5_top.$flatten\design122_12_5_inst.\memory_cntrl_instance102.$add$../../../../.././rtl/memory_cntrl.v:45$57 ($add).
Removed top 31 bits (of 32) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\memory_cntrl_instance110101.$add$../../../../.././rtl/memory_cntrl.v:53$58 ($add).
Removed top 22 bits (of 32) from port Y of cell design122_12_5_top.$flatten\design122_12_5_inst.\memory_cntrl_instance110101.$add$../../../../.././rtl/memory_cntrl.v:53$58 ($add).
Removed top 31 bits (of 32) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\memory_cntrl_instance110101.$add$../../../../.././rtl/memory_cntrl.v:45$57 ($add).
Removed top 22 bits (of 32) from port Y of cell design122_12_5_top.$flatten\design122_12_5_inst.\memory_cntrl_instance110101.$add$../../../../.././rtl/memory_cntrl.v:45$57 ($add).
Removed top 31 bits (of 32) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\memory_cntrl_instance120114.$add$../../../../.././rtl/memory_cntrl.v:53$58 ($add).
Removed top 22 bits (of 32) from port Y of cell design122_12_5_top.$flatten\design122_12_5_inst.\memory_cntrl_instance120114.$add$../../../../.././rtl/memory_cntrl.v:53$58 ($add).
Removed top 31 bits (of 32) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\memory_cntrl_instance120114.$add$../../../../.././rtl/memory_cntrl.v:45$57 ($add).
Removed top 22 bits (of 32) from port Y of cell design122_12_5_top.$flatten\design122_12_5_inst.\memory_cntrl_instance120114.$add$../../../../.././rtl/memory_cntrl.v:45$57 ($add).
Removed top 1 bits (of 2) from port B of cell design122_12_5_top.$auto$fsm_map.cc:77:implement_pattern_cache$433 ($eq).
Removed top 31 bits (of 32) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\memory_cntrl_instance210.$add$../../../../.././rtl/memory_cntrl.v:53$58 ($add).
Removed top 22 bits (of 32) from port Y of cell design122_12_5_top.$flatten\design122_12_5_inst.\memory_cntrl_instance210.$add$../../../../.././rtl/memory_cntrl.v:53$58 ($add).
Removed top 31 bits (of 32) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\memory_cntrl_instance210.$add$../../../../.././rtl/memory_cntrl.v:45$57 ($add).
Removed top 22 bits (of 32) from port Y of cell design122_12_5_top.$flatten\design122_12_5_inst.\memory_cntrl_instance210.$add$../../../../.././rtl/memory_cntrl.v:45$57 ($add).
Removed top 31 bits (of 32) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\memory_cntrl_instance324.$add$../../../../.././rtl/memory_cntrl.v:53$58 ($add).
Removed top 22 bits (of 32) from port Y of cell design122_12_5_top.$flatten\design122_12_5_inst.\memory_cntrl_instance324.$add$../../../../.././rtl/memory_cntrl.v:53$58 ($add).
Removed top 31 bits (of 32) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\memory_cntrl_instance324.$add$../../../../.././rtl/memory_cntrl.v:45$57 ($add).
Removed top 22 bits (of 32) from port Y of cell design122_12_5_top.$flatten\design122_12_5_inst.\memory_cntrl_instance324.$add$../../../../.././rtl/memory_cntrl.v:45$57 ($add).
Removed top 31 bits (of 32) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\memory_cntrl_instance433.$add$../../../../.././rtl/memory_cntrl.v:53$58 ($add).
Removed top 22 bits (of 32) from port Y of cell design122_12_5_top.$flatten\design122_12_5_inst.\memory_cntrl_instance433.$add$../../../../.././rtl/memory_cntrl.v:53$58 ($add).
Removed top 31 bits (of 32) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\memory_cntrl_instance433.$add$../../../../.././rtl/memory_cntrl.v:45$57 ($add).
Removed top 22 bits (of 32) from port Y of cell design122_12_5_top.$flatten\design122_12_5_inst.\memory_cntrl_instance433.$add$../../../../.././rtl/memory_cntrl.v:45$57 ($add).
Removed top 1 bits (of 2) from port B of cell design122_12_5_top.$auto$fsm_map.cc:77:implement_pattern_cache$415 ($eq).
Removed top 31 bits (of 32) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\memory_cntrl_instance542.$add$../../../../.././rtl/memory_cntrl.v:53$58 ($add).
Removed top 22 bits (of 32) from port Y of cell design122_12_5_top.$flatten\design122_12_5_inst.\memory_cntrl_instance542.$add$../../../../.././rtl/memory_cntrl.v:53$58 ($add).
Removed top 31 bits (of 32) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\memory_cntrl_instance542.$add$../../../../.././rtl/memory_cntrl.v:45$57 ($add).
Removed top 22 bits (of 32) from port Y of cell design122_12_5_top.$flatten\design122_12_5_inst.\memory_cntrl_instance542.$add$../../../../.././rtl/memory_cntrl.v:45$57 ($add).
Removed top 31 bits (of 32) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\memory_cntrl_instance653.$add$../../../../.././rtl/memory_cntrl.v:53$58 ($add).
Removed top 22 bits (of 32) from port Y of cell design122_12_5_top.$flatten\design122_12_5_inst.\memory_cntrl_instance653.$add$../../../../.././rtl/memory_cntrl.v:53$58 ($add).
Removed top 31 bits (of 32) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\memory_cntrl_instance653.$add$../../../../.././rtl/memory_cntrl.v:45$57 ($add).
Removed top 22 bits (of 32) from port Y of cell design122_12_5_top.$flatten\design122_12_5_inst.\memory_cntrl_instance653.$add$../../../../.././rtl/memory_cntrl.v:45$57 ($add).
Removed top 31 bits (of 32) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\memory_cntrl_instance761.$add$../../../../.././rtl/memory_cntrl.v:53$58 ($add).
Removed top 22 bits (of 32) from port Y of cell design122_12_5_top.$flatten\design122_12_5_inst.\memory_cntrl_instance761.$add$../../../../.././rtl/memory_cntrl.v:53$58 ($add).
Removed top 31 bits (of 32) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\memory_cntrl_instance761.$add$../../../../.././rtl/memory_cntrl.v:45$57 ($add).
Removed top 22 bits (of 32) from port Y of cell design122_12_5_top.$flatten\design122_12_5_inst.\memory_cntrl_instance761.$add$../../../../.././rtl/memory_cntrl.v:45$57 ($add).
Removed top 1 bits (of 2) from port B of cell design122_12_5_top.$auto$fsm_map.cc:77:implement_pattern_cache$397 ($eq).
Removed top 31 bits (of 32) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\memory_cntrl_instance873.$add$../../../../.././rtl/memory_cntrl.v:53$58 ($add).
Removed top 22 bits (of 32) from port Y of cell design122_12_5_top.$flatten\design122_12_5_inst.\memory_cntrl_instance873.$add$../../../../.././rtl/memory_cntrl.v:53$58 ($add).
Removed top 31 bits (of 32) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\memory_cntrl_instance873.$add$../../../../.././rtl/memory_cntrl.v:45$57 ($add).
Removed top 22 bits (of 32) from port Y of cell design122_12_5_top.$flatten\design122_12_5_inst.\memory_cntrl_instance873.$add$../../../../.././rtl/memory_cntrl.v:45$57 ($add).
Removed top 31 bits (of 32) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\memory_cntrl_instance980.$add$../../../../.././rtl/memory_cntrl.v:53$58 ($add).
Removed top 22 bits (of 32) from port Y of cell design122_12_5_top.$flatten\design122_12_5_inst.\memory_cntrl_instance980.$add$../../../../.././rtl/memory_cntrl.v:53$58 ($add).
Removed top 31 bits (of 32) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\memory_cntrl_instance980.$add$../../../../.././rtl/memory_cntrl.v:45$57 ($add).
Removed top 22 bits (of 32) from port Y of cell design122_12_5_top.$flatten\design122_12_5_inst.\memory_cntrl_instance980.$add$../../../../.././rtl/memory_cntrl.v:45$57 ($add).
Removed top 8 bits (of 32) from mux cell design122_12_5_top.$flatten\design122_12_5_inst.\encoder_instance100.$procmux$154 ($mux).
Removed top 8 bits (of 32) from mux cell design122_12_5_top.$flatten\design122_12_5_inst.\encoder_instance120112.$procmux$154 ($mux).
Removed top 8 bits (of 32) from mux cell design122_12_5_top.$flatten\design122_12_5_inst.\encoder_instance211.$procmux$154 ($mux).
Removed top 8 bits (of 32) from mux cell design122_12_5_top.$flatten\design122_12_5_inst.\encoder_instance322.$procmux$154 ($mux).
Removed top 8 bits (of 32) from mux cell design122_12_5_top.$flatten\design122_12_5_inst.\encoder_instance981.$procmux$154 ($mux).
Removed top 16 bits (of 32) from port A of cell design122_12_5_top.$flatten\design122_12_5_inst.\full_adder_instance10093.\full_adder_inst.$xor$../../../../.././rtl/full_adder_top.v:49$49 ($xor).
Removed top 16 bits (of 32) from port Y of cell design122_12_5_top.$flatten\design122_12_5_inst.\full_adder_instance10093.\full_adder_inst.$xor$../../../../.././rtl/full_adder_top.v:49$49 ($xor).
Removed top 16 bits (of 32) from port A of cell design122_12_5_top.$flatten\design122_12_5_inst.\full_adder_instance104.\full_adder_inst.$xor$../../../../.././rtl/full_adder_top.v:49$49 ($xor).
Removed top 16 bits (of 32) from port Y of cell design122_12_5_top.$flatten\design122_12_5_inst.\full_adder_instance104.\full_adder_inst.$xor$../../../../.././rtl/full_adder_top.v:49$49 ($xor).
Removed top 16 bits (of 32) from port A of cell design122_12_5_top.$flatten\design122_12_5_inst.\full_adder_instance110102.\full_adder_inst.$xor$../../../../.././rtl/full_adder_top.v:49$49 ($xor).
Removed top 16 bits (of 32) from port Y of cell design122_12_5_top.$flatten\design122_12_5_inst.\full_adder_instance110102.\full_adder_inst.$xor$../../../../.././rtl/full_adder_top.v:49$49 ($xor).
Removed top 16 bits (of 32) from port A of cell design122_12_5_top.$flatten\design122_12_5_inst.\full_adder_instance120111.\full_adder_inst.$xor$../../../../.././rtl/full_adder_top.v:49$49 ($xor).
Removed top 16 bits (of 32) from port Y of cell design122_12_5_top.$flatten\design122_12_5_inst.\full_adder_instance120111.\full_adder_inst.$xor$../../../../.././rtl/full_adder_top.v:49$49 ($xor).
Removed top 16 bits (of 32) from port A of cell design122_12_5_top.$flatten\design122_12_5_inst.\full_adder_instance214.\full_adder_inst.$xor$../../../../.././rtl/full_adder_top.v:49$49 ($xor).
Removed top 16 bits (of 32) from port Y of cell design122_12_5_top.$flatten\design122_12_5_inst.\full_adder_instance214.\full_adder_inst.$xor$../../../../.././rtl/full_adder_top.v:49$49 ($xor).
Removed top 16 bits (of 32) from port A of cell design122_12_5_top.$flatten\design122_12_5_inst.\full_adder_instance321.\full_adder_inst.$xor$../../../../.././rtl/full_adder_top.v:49$49 ($xor).
Removed top 16 bits (of 32) from port Y of cell design122_12_5_top.$flatten\design122_12_5_inst.\full_adder_instance321.\full_adder_inst.$xor$../../../../.././rtl/full_adder_top.v:49$49 ($xor).
Removed top 16 bits (of 32) from port A of cell design122_12_5_top.$flatten\design122_12_5_inst.\full_adder_instance432.\full_adder_inst.$xor$../../../../.././rtl/full_adder_top.v:49$49 ($xor).
Removed top 16 bits (of 32) from port Y of cell design122_12_5_top.$flatten\design122_12_5_inst.\full_adder_instance432.\full_adder_inst.$xor$../../../../.././rtl/full_adder_top.v:49$49 ($xor).
Removed top 16 bits (of 32) from port A of cell design122_12_5_top.$flatten\design122_12_5_inst.\full_adder_instance540.\full_adder_inst.$xor$../../../../.././rtl/full_adder_top.v:49$49 ($xor).
Removed top 16 bits (of 32) from port Y of cell design122_12_5_top.$flatten\design122_12_5_inst.\full_adder_instance540.\full_adder_inst.$xor$../../../../.././rtl/full_adder_top.v:49$49 ($xor).
Removed top 16 bits (of 32) from port A of cell design122_12_5_top.$flatten\design122_12_5_inst.\full_adder_instance654.\full_adder_inst.$xor$../../../../.././rtl/full_adder_top.v:49$49 ($xor).
Removed top 16 bits (of 32) from port Y of cell design122_12_5_top.$flatten\design122_12_5_inst.\full_adder_instance654.\full_adder_inst.$xor$../../../../.././rtl/full_adder_top.v:49$49 ($xor).
Removed top 16 bits (of 32) from port A of cell design122_12_5_top.$flatten\design122_12_5_inst.\full_adder_instance760.\full_adder_inst.$xor$../../../../.././rtl/full_adder_top.v:49$49 ($xor).
Removed top 16 bits (of 32) from port Y of cell design122_12_5_top.$flatten\design122_12_5_inst.\full_adder_instance760.\full_adder_inst.$xor$../../../../.././rtl/full_adder_top.v:49$49 ($xor).
Removed top 16 bits (of 32) from port A of cell design122_12_5_top.$flatten\design122_12_5_inst.\full_adder_instance872.\full_adder_inst.$xor$../../../../.././rtl/full_adder_top.v:49$49 ($xor).
Removed top 16 bits (of 32) from port Y of cell design122_12_5_top.$flatten\design122_12_5_inst.\full_adder_instance872.\full_adder_inst.$xor$../../../../.././rtl/full_adder_top.v:49$49 ($xor).
Removed top 16 bits (of 32) from port A of cell design122_12_5_top.$flatten\design122_12_5_inst.\full_adder_instance983.\full_adder_inst.$xor$../../../../.././rtl/full_adder_top.v:49$49 ($xor).
Removed top 16 bits (of 32) from port Y of cell design122_12_5_top.$flatten\design122_12_5_inst.\full_adder_instance983.\full_adder_inst.$xor$../../../../.././rtl/full_adder_top.v:49$49 ($xor).
Removed top 8 bits (of 32) from FF cell design122_12_5_top.$procdff$242 ($dff).
Removed top 8 bits (of 32) from FF cell design122_12_5_top.$procdff$244 ($dff).
Removed top 8 bits (of 32) from mux cell design122_12_5_top.$flatten\design122_12_5_inst.\encoder_instance100.$procmux$151 ($mux).
Removed top 8 bits (of 32) from mux cell design122_12_5_top.$flatten\design122_12_5_inst.\encoder_instance120112.$procmux$151 ($mux).
Removed top 8 bits (of 32) from mux cell design122_12_5_top.$flatten\design122_12_5_inst.\encoder_instance211.$procmux$151 ($mux).
Removed top 8 bits (of 32) from mux cell design122_12_5_top.$flatten\design122_12_5_inst.\encoder_instance322.$procmux$151 ($mux).
Removed top 8 bits (of 32) from mux cell design122_12_5_top.$flatten\design122_12_5_inst.\encoder_instance981.$procmux$151 ($mux).
Removed top 8 bits (of 24) from mux cell design122_12_5_top.$flatten\design122_12_5_inst.\full_adder_instance10093.\full_adder_inst.$procmux$225 ($mux).
Removed top 8 bits (of 32) from FF cell design122_12_5_top.$flatten\design122_12_5_inst.\full_adder_instance110102.\full_adder_inst.$procdff$266 ($dff).
Removed top 8 bits (of 32) from mux cell design122_12_5_top.$flatten\design122_12_5_inst.\encoder_instance100.$procmux$145 ($mux).
Removed top 8 bits (of 32) from mux cell design122_12_5_top.$flatten\design122_12_5_inst.\encoder_instance120112.$procmux$145 ($mux).
Removed top 8 bits (of 32) from mux cell design122_12_5_top.$flatten\design122_12_5_inst.\encoder_instance211.$procmux$145 ($mux).
Removed top 8 bits (of 32) from mux cell design122_12_5_top.$flatten\design122_12_5_inst.\encoder_instance322.$procmux$145 ($mux).
Removed top 8 bits (of 32) from mux cell design122_12_5_top.$flatten\design122_12_5_inst.\encoder_instance981.$procmux$145 ($mux).
Removed top 16 bits (of 32) from mux cell design122_12_5_top.$flatten\design122_12_5_inst.\full_adder_instance110102.\full_adder_inst.$procmux$225 ($mux).
Removed top 8 bits (of 32) from mux cell design122_12_5_top.$flatten\design122_12_5_inst.\encoder_instance100.$procmux$136 ($mux).
Removed top 8 bits (of 32) from mux cell design122_12_5_top.$flatten\design122_12_5_inst.\encoder_instance120112.$procmux$136 ($mux).
Removed top 8 bits (of 32) from mux cell design122_12_5_top.$flatten\design122_12_5_inst.\encoder_instance211.$procmux$136 ($mux).
Removed top 8 bits (of 32) from mux cell design122_12_5_top.$flatten\design122_12_5_inst.\encoder_instance322.$procmux$136 ($mux).
Removed top 8 bits (of 32) from mux cell design122_12_5_top.$flatten\design122_12_5_inst.\encoder_instance981.$procmux$136 ($mux).
Removed top 8 bits (of 32) from mux cell design122_12_5_top.$flatten\design122_12_5_inst.\encoder_instance100.$procmux$124 ($mux).
Removed top 8 bits (of 32) from mux cell design122_12_5_top.$flatten\design122_12_5_inst.\encoder_instance120112.$procmux$124 ($mux).
Removed top 8 bits (of 32) from mux cell design122_12_5_top.$flatten\design122_12_5_inst.\encoder_instance211.$procmux$124 ($mux).
Removed top 8 bits (of 32) from mux cell design122_12_5_top.$flatten\design122_12_5_inst.\encoder_instance322.$procmux$124 ($mux).
Removed top 8 bits (of 32) from mux cell design122_12_5_top.$flatten\design122_12_5_inst.\encoder_instance981.$procmux$124 ($mux).
Removed top 8 bits (of 32) from mux cell design122_12_5_top.$flatten\design122_12_5_inst.\encoder_instance100.$procmux$109 ($mux).
Removed top 8 bits (of 32) from mux cell design122_12_5_top.$flatten\design122_12_5_inst.\encoder_instance120112.$procmux$109 ($mux).
Removed top 8 bits (of 32) from mux cell design122_12_5_top.$flatten\design122_12_5_inst.\encoder_instance211.$procmux$109 ($mux).
Removed top 8 bits (of 32) from mux cell design122_12_5_top.$flatten\design122_12_5_inst.\encoder_instance322.$procmux$109 ($mux).
Removed top 8 bits (of 32) from mux cell design122_12_5_top.$flatten\design122_12_5_inst.\encoder_instance981.$procmux$109 ($mux).
Removed top 8 bits (of 32) from wire design122_12_5_top.$flatten\design122_12_5_inst.\encoder_instance100.$0\data_out[31:0].
Removed top 8 bits (of 32) from wire design122_12_5_top.$flatten\design122_12_5_inst.\encoder_instance100.$2\data_out_wire[31:0].
Removed top 8 bits (of 32) from wire design122_12_5_top.$flatten\design122_12_5_inst.\encoder_instance100.$3\data_out_wire[31:0].
Removed top 8 bits (of 32) from wire design122_12_5_top.$flatten\design122_12_5_inst.\encoder_instance100.$4\data_out_wire[31:0].
Removed top 8 bits (of 32) from wire design122_12_5_top.$flatten\design122_12_5_inst.\encoder_instance100.$5\data_out_wire[31:0].
Removed top 8 bits (of 32) from wire design122_12_5_top.$flatten\design122_12_5_inst.\encoder_instance120112.$0\data_out[31:0].
Removed top 8 bits (of 32) from wire design122_12_5_top.$flatten\design122_12_5_inst.\encoder_instance120112.$2\data_out_wire[31:0].
Removed top 8 bits (of 32) from wire design122_12_5_top.$flatten\design122_12_5_inst.\encoder_instance120112.$3\data_out_wire[31:0].
Removed top 8 bits (of 32) from wire design122_12_5_top.$flatten\design122_12_5_inst.\encoder_instance120112.$4\data_out_wire[31:0].
Removed top 10 bits (of 32) from wire design122_12_5_top.$flatten\design122_12_5_inst.\encoder_instance120112.$5\data_out_wire[31:0].
Removed top 8 bits (of 32) from wire design122_12_5_top.$flatten\design122_12_5_inst.\encoder_instance211.$0\data_out[31:0].
Removed top 8 bits (of 32) from wire design122_12_5_top.$flatten\design122_12_5_inst.\encoder_instance211.$2\data_out_wire[31:0].
Removed top 8 bits (of 32) from wire design122_12_5_top.$flatten\design122_12_5_inst.\encoder_instance211.$3\data_out_wire[31:0].
Removed top 8 bits (of 32) from wire design122_12_5_top.$flatten\design122_12_5_inst.\encoder_instance211.$4\data_out_wire[31:0].
Removed top 8 bits (of 32) from wire design122_12_5_top.$flatten\design122_12_5_inst.\encoder_instance211.$5\data_out_wire[31:0].
Removed top 8 bits (of 32) from wire design122_12_5_top.$flatten\design122_12_5_inst.\encoder_instance322.$0\data_out[31:0].
Removed top 8 bits (of 32) from wire design122_12_5_top.$flatten\design122_12_5_inst.\encoder_instance322.$2\data_out_wire[31:0].
Removed top 8 bits (of 32) from wire design122_12_5_top.$flatten\design122_12_5_inst.\encoder_instance322.$3\data_out_wire[31:0].
Removed top 8 bits (of 32) from wire design122_12_5_top.$flatten\design122_12_5_inst.\encoder_instance322.$4\data_out_wire[31:0].
Removed top 8 bits (of 32) from wire design122_12_5_top.$flatten\design122_12_5_inst.\encoder_instance322.$5\data_out_wire[31:0].
Removed top 8 bits (of 32) from wire design122_12_5_top.$flatten\design122_12_5_inst.\encoder_instance981.$0\data_out[31:0].
Removed top 8 bits (of 32) from wire design122_12_5_top.$flatten\design122_12_5_inst.\encoder_instance981.$2\data_out_wire[31:0].
Removed top 8 bits (of 32) from wire design122_12_5_top.$flatten\design122_12_5_inst.\encoder_instance981.$3\data_out_wire[31:0].
Removed top 8 bits (of 32) from wire design122_12_5_top.$flatten\design122_12_5_inst.\encoder_instance981.$4\data_out_wire[31:0].
Removed top 8 bits (of 32) from wire design122_12_5_top.$flatten\design122_12_5_inst.\encoder_instance981.$5\data_out_wire[31:0].
Removed top 19 bits (of 32) from wire design122_12_5_top.$flatten\design122_12_5_inst.\full_adder_instance10093.\full_adder_inst.$0\data_out[31:0].
Removed top 19 bits (of 32) from wire design122_12_5_top.$flatten\design122_12_5_inst.\full_adder_instance10093.\full_adder_inst.$xor$../../../../.././rtl/full_adder_top.v:49$48_Y.
Removed top 16 bits (of 32) from wire design122_12_5_top.$flatten\design122_12_5_inst.\full_adder_instance10093.\full_adder_inst.$xor$../../../../.././rtl/full_adder_top.v:49$49_Y.
Removed top 16 bits (of 32) from wire design122_12_5_top.$flatten\design122_12_5_inst.\full_adder_instance104.\full_adder_inst.$xor$../../../../.././rtl/full_adder_top.v:49$48_Y.
Removed top 19 bits (of 32) from wire design122_12_5_top.$flatten\design122_12_5_inst.\full_adder_instance104.\full_adder_inst.$xor$../../../../.././rtl/full_adder_top.v:49$49_Y.
Removed top 16 bits (of 32) from wire design122_12_5_top.$flatten\design122_12_5_inst.\full_adder_instance110102.\full_adder_inst.$0\data_out[31:0].
Removed top 19 bits (of 32) from wire design122_12_5_top.$flatten\design122_12_5_inst.\full_adder_instance110102.\full_adder_inst.$xor$../../../../.././rtl/full_adder_top.v:49$48_Y.
Removed top 19 bits (of 32) from wire design122_12_5_top.$flatten\design122_12_5_inst.\full_adder_instance110102.\full_adder_inst.$xor$../../../../.././rtl/full_adder_top.v:49$49_Y.
Removed top 16 bits (of 32) from wire design122_12_5_top.$flatten\design122_12_5_inst.\full_adder_instance120111.\full_adder_inst.$xor$../../../../.././rtl/full_adder_top.v:49$48_Y.
Removed top 19 bits (of 32) from wire design122_12_5_top.$flatten\design122_12_5_inst.\full_adder_instance120111.\full_adder_inst.$xor$../../../../.././rtl/full_adder_top.v:49$49_Y.
Removed top 16 bits (of 32) from wire design122_12_5_top.$flatten\design122_12_5_inst.\full_adder_instance214.\full_adder_inst.$xor$../../../../.././rtl/full_adder_top.v:49$48_Y.
Removed top 19 bits (of 32) from wire design122_12_5_top.$flatten\design122_12_5_inst.\full_adder_instance214.\full_adder_inst.$xor$../../../../.././rtl/full_adder_top.v:49$49_Y.
Removed top 16 bits (of 32) from wire design122_12_5_top.$flatten\design122_12_5_inst.\full_adder_instance321.\full_adder_inst.$xor$../../../../.././rtl/full_adder_top.v:49$48_Y.
Removed top 19 bits (of 32) from wire design122_12_5_top.$flatten\design122_12_5_inst.\full_adder_instance321.\full_adder_inst.$xor$../../../../.././rtl/full_adder_top.v:49$49_Y.
Removed top 16 bits (of 32) from wire design122_12_5_top.$flatten\design122_12_5_inst.\full_adder_instance432.\full_adder_inst.$xor$../../../../.././rtl/full_adder_top.v:49$48_Y.
Removed top 19 bits (of 32) from wire design122_12_5_top.$flatten\design122_12_5_inst.\full_adder_instance432.\full_adder_inst.$xor$../../../../.././rtl/full_adder_top.v:49$49_Y.
Removed top 16 bits (of 32) from wire design122_12_5_top.$flatten\design122_12_5_inst.\full_adder_instance540.\full_adder_inst.$xor$../../../../.././rtl/full_adder_top.v:49$48_Y.
Removed top 19 bits (of 32) from wire design122_12_5_top.$flatten\design122_12_5_inst.\full_adder_instance540.\full_adder_inst.$xor$../../../../.././rtl/full_adder_top.v:49$49_Y.
Removed top 16 bits (of 32) from wire design122_12_5_top.$flatten\design122_12_5_inst.\full_adder_instance654.\full_adder_inst.$xor$../../../../.././rtl/full_adder_top.v:49$48_Y.
Removed top 19 bits (of 32) from wire design122_12_5_top.$flatten\design122_12_5_inst.\full_adder_instance654.\full_adder_inst.$xor$../../../../.././rtl/full_adder_top.v:49$49_Y.
Removed top 16 bits (of 32) from wire design122_12_5_top.$flatten\design122_12_5_inst.\full_adder_instance760.\full_adder_inst.$xor$../../../../.././rtl/full_adder_top.v:49$48_Y.
Removed top 19 bits (of 32) from wire design122_12_5_top.$flatten\design122_12_5_inst.\full_adder_instance760.\full_adder_inst.$xor$../../../../.././rtl/full_adder_top.v:49$49_Y.
Removed top 16 bits (of 32) from wire design122_12_5_top.$flatten\design122_12_5_inst.\full_adder_instance872.\full_adder_inst.$xor$../../../../.././rtl/full_adder_top.v:49$48_Y.
Removed top 16 bits (of 32) from wire design122_12_5_top.$flatten\design122_12_5_inst.\full_adder_instance872.\full_adder_inst.$xor$../../../../.././rtl/full_adder_top.v:49$49_Y.
Removed top 16 bits (of 32) from wire design122_12_5_top.$flatten\design122_12_5_inst.\full_adder_instance983.\full_adder_inst.$xor$../../../../.././rtl/full_adder_top.v:49$48_Y.
Removed top 16 bits (of 32) from wire design122_12_5_top.$flatten\design122_12_5_inst.\full_adder_instance983.\full_adder_inst.$xor$../../../../.././rtl/full_adder_top.v:49$49_Y.
Removed top 8 bits (of 32) from wire design122_12_5_top.$flatten\design122_12_5_inst.\large_mux_instance110103.$procmux$71_Y.
Removed top 8 bits (of 32) from wire design122_12_5_top.$flatten\design122_12_5_inst.\large_mux_instance110103.$procmux$76_Y.
Removed top 8 bits (of 32) from wire design122_12_5_top.$flatten\design122_12_5_inst.\large_mux_instance110103.$procmux$81_Y.
Removed top 8 bits (of 32) from wire design122_12_5_top.$flatten\design122_12_5_inst.\large_mux_instance430.$procmux$71_Y.
Removed top 8 bits (of 32) from wire design122_12_5_top.$flatten\design122_12_5_inst.\large_mux_instance430.$procmux$76_Y.
Removed top 8 bits (of 32) from wire design122_12_5_top.$flatten\design122_12_5_inst.\large_mux_instance430.$procmux$81_Y.
Removed top 8 bits (of 32) from wire design122_12_5_top.$flatten\design122_12_5_inst.\large_mux_instance650.$procmux$71_Y.
Removed top 8 bits (of 32) from wire design122_12_5_top.$flatten\design122_12_5_inst.\large_mux_instance650.$procmux$76_Y.
Removed top 8 bits (of 32) from wire design122_12_5_top.$flatten\design122_12_5_inst.\large_mux_instance650.$procmux$81_Y.
Removed top 22 bits (of 32) from wire design122_12_5_top.$flatten\design122_12_5_inst.\memory_cntrl_instance10092.$add$../../../../.././rtl/memory_cntrl.v:45$57_Y.
Removed top 22 bits (of 32) from wire design122_12_5_top.$flatten\design122_12_5_inst.\memory_cntrl_instance10092.$add$../../../../.././rtl/memory_cntrl.v:53$58_Y.
Removed top 22 bits (of 32) from wire design122_12_5_top.$flatten\design122_12_5_inst.\memory_cntrl_instance102.$add$../../../../.././rtl/memory_cntrl.v:45$57_Y.
Removed top 22 bits (of 32) from wire design122_12_5_top.$flatten\design122_12_5_inst.\memory_cntrl_instance102.$add$../../../../.././rtl/memory_cntrl.v:53$58_Y.
Removed top 22 bits (of 32) from wire design122_12_5_top.$flatten\design122_12_5_inst.\memory_cntrl_instance110101.$add$../../../../.././rtl/memory_cntrl.v:45$57_Y.
Removed top 22 bits (of 32) from wire design122_12_5_top.$flatten\design122_12_5_inst.\memory_cntrl_instance110101.$add$../../../../.././rtl/memory_cntrl.v:53$58_Y.
Removed top 22 bits (of 32) from wire design122_12_5_top.$flatten\design122_12_5_inst.\memory_cntrl_instance120114.$add$../../../../.././rtl/memory_cntrl.v:45$57_Y.
Removed top 22 bits (of 32) from wire design122_12_5_top.$flatten\design122_12_5_inst.\memory_cntrl_instance210.$add$../../../../.././rtl/memory_cntrl.v:45$57_Y.
Removed top 22 bits (of 32) from wire design122_12_5_top.$flatten\design122_12_5_inst.\memory_cntrl_instance324.$add$../../../../.././rtl/memory_cntrl.v:45$57_Y.
Removed top 22 bits (of 32) from wire design122_12_5_top.$flatten\design122_12_5_inst.\memory_cntrl_instance433.$add$../../../../.././rtl/memory_cntrl.v:45$57_Y.
Removed top 22 bits (of 32) from wire design122_12_5_top.$flatten\design122_12_5_inst.\memory_cntrl_instance433.$add$../../../../.././rtl/memory_cntrl.v:53$58_Y.
Removed top 22 bits (of 32) from wire design122_12_5_top.$flatten\design122_12_5_inst.\memory_cntrl_instance542.$add$../../../../.././rtl/memory_cntrl.v:45$57_Y.
Removed top 22 bits (of 32) from wire design122_12_5_top.$flatten\design122_12_5_inst.\memory_cntrl_instance542.$add$../../../../.././rtl/memory_cntrl.v:53$58_Y.
Removed top 22 bits (of 32) from wire design122_12_5_top.$flatten\design122_12_5_inst.\memory_cntrl_instance653.$add$../../../../.././rtl/memory_cntrl.v:45$57_Y.
Removed top 22 bits (of 32) from wire design122_12_5_top.$flatten\design122_12_5_inst.\memory_cntrl_instance761.$add$../../../../.././rtl/memory_cntrl.v:45$57_Y.
Removed top 22 bits (of 32) from wire design122_12_5_top.$flatten\design122_12_5_inst.\memory_cntrl_instance761.$add$../../../../.././rtl/memory_cntrl.v:53$58_Y.
Removed top 22 bits (of 32) from wire design122_12_5_top.$flatten\design122_12_5_inst.\memory_cntrl_instance873.$add$../../../../.././rtl/memory_cntrl.v:45$57_Y.
Removed top 22 bits (of 32) from wire design122_12_5_top.$flatten\design122_12_5_inst.\memory_cntrl_instance873.$add$../../../../.././rtl/memory_cntrl.v:53$58_Y.
Removed top 22 bits (of 32) from wire design122_12_5_top.$flatten\design122_12_5_inst.\memory_cntrl_instance980.$add$../../../../.././rtl/memory_cntrl.v:45$57_Y.
Removed top 8 bits (of 32) from wire design122_12_5_top.d_in3.
Removed top 8 bits (of 32) from wire design122_12_5_top.d_in5.
Removed top 8 bits (of 32) from wire design122_12_5_top.d_in7.

9.48. Executing PEEPOPT pass (run peephole optimizers).

9.49. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \design122_12_5_top..
Removed 0 unused cells and 142 unused wires.
<suppressed ~1 debug messages>

9.50. Executing OPT_EXPR pass (perform const folding).
Optimizing module design122_12_5_top.
<suppressed ~36 debug messages>

9.51. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\design122_12_5_top'.
<suppressed ~33 debug messages>
Removed a total of 11 cells.

9.52. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \design122_12_5_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~191 debug messages>

9.53. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \design122_12_5_top.
    New ctrl vector for $pmux cell $flatten\design122_12_5_inst.\large_mux_instance110103.$procmux$71: { $flatten\design122_12_5_inst.\large_mux_instance110103.$procmux$74_CMP $flatten\design122_12_5_inst.\large_mux_instance110103.$procmux$73_CMP $flatten\design122_12_5_inst.\large_mux_instance110103.$procmux$72_CMP }
    New ctrl vector for $pmux cell $flatten\design122_12_5_inst.\large_mux_instance430.$procmux$71: { $flatten\design122_12_5_inst.\large_mux_instance430.$procmux$74_CMP $flatten\design122_12_5_inst.\large_mux_instance430.$procmux$73_CMP $flatten\design122_12_5_inst.\large_mux_instance430.$procmux$72_CMP }
    New ctrl vector for $pmux cell $flatten\design122_12_5_inst.\large_mux_instance650.$procmux$71: { $flatten\design122_12_5_inst.\large_mux_instance650.$procmux$74_CMP $flatten\design122_12_5_inst.\large_mux_instance650.$procmux$73_CMP $flatten\design122_12_5_inst.\large_mux_instance650.$procmux$72_CMP }
  Optimizing cells in module \design122_12_5_top.
Performed a total of 3 changes.

9.54. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\design122_12_5_top'.
Removed a total of 0 cells.

9.55. Executing OPT_SHARE pass.

9.56. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $flatten\design122_12_5_inst.\register_instance982.$procdff$258 ($dff) from module design122_12_5_top (D = \design122_12_5_inst.encoder_instance981.data_out [23:0], Q = \design122_12_5_inst.register_instance982.data_out [23:0], rval = 24'000000000000000000000000).
Adding SRST signal on $flatten\design122_12_5_inst.\register_instance870.$procdff$258 ($dff) from module design122_12_5_top (D = \d_in7, Q = \design122_12_5_inst.register_instance870.data_out [23:0], rval = 24'000000000000000000000000).
Adding SRST signal on $flatten\design122_12_5_inst.\register_instance762.$procdff$258 ($dff) from module design122_12_5_top (D = \design122_12_5_inst.memory_cntrl_instance761.mem.rd_data_out [23:0], Q = \design122_12_5_inst.register_instance762.data_out [23:0], rval = 24'000000000000000000000000).
Adding SRST signal on $flatten\design122_12_5_inst.\register_instance651.$procdff$258 ($dff) from module design122_12_5_top (D = \design122_12_5_inst.register_instance651.data_in [23:0], Q = \design122_12_5_inst.register_instance651.data_out [23:0], rval = 24'000000000000000000000000).
Adding SRST signal on $flatten\design122_12_5_inst.\register_instance543.$procdff$258 ($dff) from module design122_12_5_top (D = \design122_12_5_inst.memory_cntrl_instance542.mem.rd_data_out [23:0], Q = \design122_12_5_inst.register_instance543.data_out [23:0], rval = 24'000000000000000000000000).
Adding SRST signal on $flatten\design122_12_5_inst.\register_instance431.$procdff$258 ($dff) from module design122_12_5_top (D = \design122_12_5_inst.register_instance431.data_in [23:0], Q = \design122_12_5_inst.register_instance431.data_out [23:0], rval = 24'000000000000000000000000).
Adding SRST signal on $flatten\design122_12_5_inst.\register_instance323.$procdff$258 ($dff) from module design122_12_5_top (D = \design122_12_5_inst.encoder_instance322.data_out [23:0], Q = \design122_12_5_inst.register_instance323.data_out [23:0], rval = 24'000000000000000000000000).
Adding SRST signal on $flatten\design122_12_5_inst.\register_instance212.$procdff$258 ($dff) from module design122_12_5_top (D = \design122_12_5_inst.encoder_instance211.data_out [23:0], Q = \design122_12_5_inst.register_instance212.data_out [23:0], rval = 24'000000000000000000000000).
Adding SRST signal on $flatten\design122_12_5_inst.\register_instance120113.$procdff$258 ($dff) from module design122_12_5_top (D = \design122_12_5_inst.encoder_instance120112.data_out [23:0], Q = \design122_12_5_inst.register_instance120113.data_out [23:0], rval = 24'000000000000000000000000).
Adding SRST signal on $flatten\design122_12_5_inst.\register_instance110104.$procdff$258 ($dff) from module design122_12_5_top (D = \design122_12_5_inst.register_instance110104.data_in [23:0], Q = \design122_12_5_inst.register_instance110104.data_out [23:0], rval = 24'000000000000000000000000).
Adding SRST signal on $flatten\design122_12_5_inst.\register_instance101.$procdff$258 ($dff) from module design122_12_5_top (D = \design122_12_5_inst.encoder_instance100.data_out [23:0], Q = \design122_12_5_inst.register_instance101.data_out [23:0], rval = 24'000000000000000000000000).
Adding SRST signal on $flatten\design122_12_5_inst.\register_instance10094.$procdff$258 ($dff) from module design122_12_5_top (D = \design122_12_5_inst.full_adder_instance10093.full_adder_inst.data_out [23:0], Q = \design122_12_5_inst.register_instance10094.data_out [23:0], rval = 24'000000000000000000000000).
Adding SRST signal on $flatten\design122_12_5_inst.\memory_cntrl_instance980.\mem.$procdff$253 ($dff) from module design122_12_5_top (D = $flatten\design122_12_5_inst.\memory_cntrl_instance980.\mem.$procmux$94_Y, Q = \design122_12_5_inst.memory_cntrl_instance980.mem.rd_data_out, rval = 0).
Adding EN signal on $auto$ff.cc:298:slice$642 ($sdff) from module design122_12_5_top (D = $flatten\design122_12_5_inst.\memory_cntrl_instance980.\mem.$memrd$\mem$../../../../.././rtl/memory_cntrl.v:107$26_DATA, Q = \design122_12_5_inst.memory_cntrl_instance980.mem.rd_data_out).
Adding SRST signal on $flatten\design122_12_5_inst.\memory_cntrl_instance980.$procdff$265 ($dff) from module design122_12_5_top (D = $flatten\design122_12_5_inst.\memory_cntrl_instance980.$procmux$177_Y, Q = \design122_12_5_inst.memory_cntrl_instance980.wr_en, rval = 1'0).
Adding EN signal on design122_12_5_top:design122_12_5_inst.memory_cntrl_instance980.wr_en_644 ($sdff) from module design122_12_5_top (D = $flatten\design122_12_5_inst.\memory_cntrl_instance980.$procmux$175_Y, Q = \design122_12_5_inst.memory_cntrl_instance980.wr_en).
Adding SRST signal on $flatten\design122_12_5_inst.\memory_cntrl_instance980.$procdff$264 ($dff) from module design122_12_5_top (D = $flatten\design122_12_5_inst.\memory_cntrl_instance980.$procmux$183_Y, Q = \design122_12_5_inst.memory_cntrl_instance980.rd_en, rval = 1'0).
Adding EN signal on design122_12_5_top:design122_12_5_inst.memory_cntrl_instance980.rd_en_646 ($sdff) from module design122_12_5_top (D = 1'1, Q = \design122_12_5_inst.memory_cntrl_instance980.rd_en).
Adding EN signal on $flatten\design122_12_5_inst.\memory_cntrl_instance980.$procdff$263 ($dff) from module design122_12_5_top (D = $flatten\design122_12_5_inst.\memory_cntrl_instance980.$procmux$191_Y, Q = \design122_12_5_inst.memory_cntrl_instance980.wr_data_mem).
Adding SRST signal on $auto$ff.cc:298:slice$648 ($dffe) from module design122_12_5_top (D = \d_in8, Q = \design122_12_5_inst.memory_cntrl_instance980.wr_data_mem, rval = 0).
Adding SRST signal on $flatten\design122_12_5_inst.\memory_cntrl_instance980.$procdff$262 ($dff) from module design122_12_5_top (D = $flatten\design122_12_5_inst.\memory_cntrl_instance980.$procmux$199_Y, Q = \design122_12_5_inst.memory_cntrl_instance980.rd_addr, rval = 10'0000000000).
Adding EN signal on $auto$ff.cc:298:slice$654 ($sdff) from module design122_12_5_top (D = $flatten\design122_12_5_inst.\memory_cntrl_instance980.$add$../../../../.././rtl/memory_cntrl.v:53$58_Y [9:0], Q = \design122_12_5_inst.memory_cntrl_instance980.rd_addr).
Adding SRST signal on $flatten\design122_12_5_inst.\memory_cntrl_instance980.$procdff$261 ($dff) from module design122_12_5_top (D = $flatten\design122_12_5_inst.\memory_cntrl_instance980.$procmux$209_Y, Q = \design122_12_5_inst.memory_cntrl_instance980.wr_addr, rval = 10'0000000000).
Adding EN signal on $auto$ff.cc:298:slice$656 ($sdff) from module design122_12_5_top (D = $flatten\design122_12_5_inst.\memory_cntrl_instance980.$procmux$207_Y, Q = \design122_12_5_inst.memory_cntrl_instance980.wr_addr).
Adding SRST signal on $flatten\design122_12_5_inst.\memory_cntrl_instance980.$procdff$260 ($dff) from module design122_12_5_top (D = $flatten\design122_12_5_inst.\memory_cntrl_instance980.$procmux$219_Y, Q = \design122_12_5_inst.memory_cntrl_instance980.reset_mem, rval = 1'1).
Adding EN signal on design122_12_5_top:design122_12_5_inst.memory_cntrl_instance980.reset_mem_658 ($sdff) from module design122_12_5_top (D = 1'0, Q = \design122_12_5_inst.memory_cntrl_instance980.reset_mem).
Adding SRST signal on $flatten\design122_12_5_inst.\memory_cntrl_instance873.\mem.$procdff$253 ($dff) from module design122_12_5_top (D = $flatten\design122_12_5_inst.\memory_cntrl_instance873.\mem.$procmux$94_Y, Q = \design122_12_5_inst.memory_cntrl_instance873.mem.rd_data_out, rval = 0).
Adding EN signal on $auto$ff.cc:298:slice$662 ($sdff) from module design122_12_5_top (D = $flatten\design122_12_5_inst.\memory_cntrl_instance873.\mem.$memrd$\mem$../../../../.././rtl/memory_cntrl.v:107$26_DATA, Q = \design122_12_5_inst.memory_cntrl_instance873.mem.rd_data_out).
Adding SRST signal on $flatten\design122_12_5_inst.\memory_cntrl_instance873.$procdff$265 ($dff) from module design122_12_5_top (D = $flatten\design122_12_5_inst.\memory_cntrl_instance873.$procmux$177_Y, Q = \design122_12_5_inst.memory_cntrl_instance873.wr_en, rval = 1'0).
Adding EN signal on design122_12_5_top:design122_12_5_inst.memory_cntrl_instance873.wr_en_664 ($sdff) from module design122_12_5_top (D = $flatten\design122_12_5_inst.\memory_cntrl_instance873.$procmux$175_Y, Q = \design122_12_5_inst.memory_cntrl_instance873.wr_en).
Adding SRST signal on $flatten\design122_12_5_inst.\memory_cntrl_instance873.$procdff$264 ($dff) from module design122_12_5_top (D = $flatten\design122_12_5_inst.\memory_cntrl_instance873.$procmux$183_Y, Q = \design122_12_5_inst.memory_cntrl_instance873.rd_en, rval = 1'0).
Adding EN signal on design122_12_5_top:design122_12_5_inst.memory_cntrl_instance873.rd_en_666 ($sdff) from module design122_12_5_top (D = 1'1, Q = \design122_12_5_inst.memory_cntrl_instance873.rd_en).
Adding EN signal on $flatten\design122_12_5_inst.\memory_cntrl_instance873.$procdff$263 ($dff) from module design122_12_5_top (D = $flatten\design122_12_5_inst.\memory_cntrl_instance873.$procmux$191_Y, Q = \design122_12_5_inst.memory_cntrl_instance873.wr_data_mem).
Adding SRST signal on $auto$ff.cc:298:slice$668 ($dffe) from module design122_12_5_top (D = \design122_12_5_inst.full_adder_instance872.full_adder_inst.data_out, Q = \design122_12_5_inst.memory_cntrl_instance873.wr_data_mem, rval = 0).
Adding SRST signal on $flatten\design122_12_5_inst.\memory_cntrl_instance873.$procdff$262 ($dff) from module design122_12_5_top (D = $flatten\design122_12_5_inst.\memory_cntrl_instance873.$procmux$199_Y, Q = \design122_12_5_inst.memory_cntrl_instance873.rd_addr, rval = 10'0000000000).
Adding EN signal on $auto$ff.cc:298:slice$674 ($sdff) from module design122_12_5_top (D = $auto$wreduce.cc:461:run$613 [9:0], Q = \design122_12_5_inst.memory_cntrl_instance873.rd_addr).
Adding SRST signal on $flatten\design122_12_5_inst.\memory_cntrl_instance873.$procdff$261 ($dff) from module design122_12_5_top (D = $flatten\design122_12_5_inst.\memory_cntrl_instance873.$procmux$209_Y, Q = \design122_12_5_inst.memory_cntrl_instance873.wr_addr, rval = 10'0000000000).
Adding EN signal on $auto$ff.cc:298:slice$676 ($sdff) from module design122_12_5_top (D = $flatten\design122_12_5_inst.\memory_cntrl_instance873.$procmux$207_Y, Q = \design122_12_5_inst.memory_cntrl_instance873.wr_addr).
Adding SRST signal on $flatten\design122_12_5_inst.\memory_cntrl_instance873.$procdff$260 ($dff) from module design122_12_5_top (D = $flatten\design122_12_5_inst.\memory_cntrl_instance873.$procmux$219_Y, Q = \design122_12_5_inst.memory_cntrl_instance873.reset_mem, rval = 1'1).
Adding EN signal on design122_12_5_top:design122_12_5_inst.memory_cntrl_instance873.reset_mem_678 ($sdff) from module design122_12_5_top (D = 1'0, Q = \design122_12_5_inst.memory_cntrl_instance873.reset_mem).
Adding SRST signal on $flatten\design122_12_5_inst.\memory_cntrl_instance761.\mem.$procdff$253 ($dff) from module design122_12_5_top (D = $flatten\design122_12_5_inst.\memory_cntrl_instance761.\mem.$procmux$94_Y, Q = \design122_12_5_inst.memory_cntrl_instance761.mem.rd_data_out, rval = 0).
Adding EN signal on $auto$ff.cc:298:slice$682 ($sdff) from module design122_12_5_top (D = $flatten\design122_12_5_inst.\memory_cntrl_instance761.\mem.$memrd$\mem$../../../../.././rtl/memory_cntrl.v:107$26_DATA, Q = \design122_12_5_inst.memory_cntrl_instance761.mem.rd_data_out).
Adding SRST signal on $flatten\design122_12_5_inst.\memory_cntrl_instance761.$procdff$265 ($dff) from module design122_12_5_top (D = $flatten\design122_12_5_inst.\memory_cntrl_instance761.$procmux$177_Y, Q = \design122_12_5_inst.memory_cntrl_instance761.wr_en, rval = 1'0).
Adding EN signal on design122_12_5_top:design122_12_5_inst.memory_cntrl_instance761.wr_en_684 ($sdff) from module design122_12_5_top (D = $flatten\design122_12_5_inst.\memory_cntrl_instance761.$procmux$175_Y, Q = \design122_12_5_inst.memory_cntrl_instance761.wr_en).
Adding SRST signal on $flatten\design122_12_5_inst.\memory_cntrl_instance761.$procdff$264 ($dff) from module design122_12_5_top (D = $flatten\design122_12_5_inst.\memory_cntrl_instance761.$procmux$183_Y, Q = \design122_12_5_inst.memory_cntrl_instance761.rd_en, rval = 1'0).
Adding EN signal on design122_12_5_top:design122_12_5_inst.memory_cntrl_instance761.rd_en_686 ($sdff) from module design122_12_5_top (D = 1'1, Q = \design122_12_5_inst.memory_cntrl_instance761.rd_en).
Adding EN signal on $flatten\design122_12_5_inst.\memory_cntrl_instance761.$procdff$263 ($dff) from module design122_12_5_top (D = $flatten\design122_12_5_inst.\memory_cntrl_instance761.$procmux$191_Y, Q = \design122_12_5_inst.memory_cntrl_instance761.wr_data_mem).
Adding SRST signal on $auto$ff.cc:298:slice$688 ($dffe) from module design122_12_5_top (D = \design122_12_5_inst.full_adder_instance760.full_adder_inst.data_out, Q = \design122_12_5_inst.memory_cntrl_instance761.wr_data_mem, rval = 0).
Adding SRST signal on $flatten\design122_12_5_inst.\memory_cntrl_instance761.$procdff$262 ($dff) from module design122_12_5_top (D = $flatten\design122_12_5_inst.\memory_cntrl_instance761.$procmux$199_Y, Q = \design122_12_5_inst.memory_cntrl_instance761.rd_addr, rval = 10'0000000000).
Adding EN signal on $auto$ff.cc:298:slice$694 ($sdff) from module design122_12_5_top (D = $auto$wreduce.cc:461:run$611 [9:0], Q = \design122_12_5_inst.memory_cntrl_instance761.rd_addr).
Adding SRST signal on $flatten\design122_12_5_inst.\memory_cntrl_instance761.$procdff$261 ($dff) from module design122_12_5_top (D = $flatten\design122_12_5_inst.\memory_cntrl_instance761.$procmux$209_Y, Q = \design122_12_5_inst.memory_cntrl_instance761.wr_addr, rval = 10'0000000000).
Adding EN signal on $auto$ff.cc:298:slice$696 ($sdff) from module design122_12_5_top (D = $flatten\design122_12_5_inst.\memory_cntrl_instance761.$procmux$207_Y, Q = \design122_12_5_inst.memory_cntrl_instance761.wr_addr).
Adding SRST signal on $flatten\design122_12_5_inst.\memory_cntrl_instance761.$procdff$260 ($dff) from module design122_12_5_top (D = $flatten\design122_12_5_inst.\memory_cntrl_instance761.$procmux$219_Y, Q = \design122_12_5_inst.memory_cntrl_instance761.reset_mem, rval = 1'1).
Adding EN signal on design122_12_5_top:design122_12_5_inst.memory_cntrl_instance761.reset_mem_698 ($sdff) from module design122_12_5_top (D = 1'0, Q = \design122_12_5_inst.memory_cntrl_instance761.reset_mem).
Adding SRST signal on $flatten\design122_12_5_inst.\memory_cntrl_instance653.\mem.$procdff$253 ($dff) from module design122_12_5_top (D = $flatten\design122_12_5_inst.\memory_cntrl_instance653.\mem.$procmux$94_Y, Q = \design122_12_5_inst.memory_cntrl_instance653.mem.rd_data_out, rval = 0).
Adding EN signal on $auto$ff.cc:298:slice$702 ($sdff) from module design122_12_5_top (D = $flatten\design122_12_5_inst.\memory_cntrl_instance653.\mem.$memrd$\mem$../../../../.././rtl/memory_cntrl.v:107$26_DATA, Q = \design122_12_5_inst.memory_cntrl_instance653.mem.rd_data_out).
Adding SRST signal on $flatten\design122_12_5_inst.\memory_cntrl_instance653.$procdff$265 ($dff) from module design122_12_5_top (D = $flatten\design122_12_5_inst.\memory_cntrl_instance653.$procmux$177_Y, Q = \design122_12_5_inst.memory_cntrl_instance653.wr_en, rval = 1'0).
Adding EN signal on design122_12_5_top:design122_12_5_inst.memory_cntrl_instance653.wr_en_704 ($sdff) from module design122_12_5_top (D = $flatten\design122_12_5_inst.\memory_cntrl_instance653.$procmux$175_Y, Q = \design122_12_5_inst.memory_cntrl_instance653.wr_en).
Adding SRST signal on $flatten\design122_12_5_inst.\memory_cntrl_instance653.$procdff$264 ($dff) from module design122_12_5_top (D = $flatten\design122_12_5_inst.\memory_cntrl_instance653.$procmux$183_Y, Q = \design122_12_5_inst.memory_cntrl_instance653.rd_en, rval = 1'0).
Adding EN signal on design122_12_5_top:design122_12_5_inst.memory_cntrl_instance653.rd_en_706 ($sdff) from module design122_12_5_top (D = 1'1, Q = \design122_12_5_inst.memory_cntrl_instance653.rd_en).
Adding EN signal on $flatten\design122_12_5_inst.\memory_cntrl_instance653.$procdff$263 ($dff) from module design122_12_5_top (D = $flatten\design122_12_5_inst.\memory_cntrl_instance653.$procmux$191_Y, Q = \design122_12_5_inst.memory_cntrl_instance653.wr_data_mem).
Adding SRST signal on $auto$ff.cc:298:slice$708 ($dffe) from module design122_12_5_top (D = \design122_12_5_inst.encoder_instance652.data_out, Q = \design122_12_5_inst.memory_cntrl_instance653.wr_data_mem, rval = 0).
Adding SRST signal on $flatten\design122_12_5_inst.\memory_cntrl_instance653.$procdff$262 ($dff) from module design122_12_5_top (D = $flatten\design122_12_5_inst.\memory_cntrl_instance653.$procmux$199_Y, Q = \design122_12_5_inst.memory_cntrl_instance653.rd_addr, rval = 10'0000000000).
Adding EN signal on $auto$ff.cc:298:slice$714 ($sdff) from module design122_12_5_top (D = $flatten\design122_12_5_inst.\memory_cntrl_instance653.$add$../../../../.././rtl/memory_cntrl.v:53$58_Y [9:0], Q = \design122_12_5_inst.memory_cntrl_instance653.rd_addr).
Adding SRST signal on $flatten\design122_12_5_inst.\memory_cntrl_instance653.$procdff$261 ($dff) from module design122_12_5_top (D = $flatten\design122_12_5_inst.\memory_cntrl_instance653.$procmux$209_Y, Q = \design122_12_5_inst.memory_cntrl_instance653.wr_addr, rval = 10'0000000000).
Adding EN signal on $auto$ff.cc:298:slice$716 ($sdff) from module design122_12_5_top (D = $flatten\design122_12_5_inst.\memory_cntrl_instance653.$procmux$207_Y, Q = \design122_12_5_inst.memory_cntrl_instance653.wr_addr).
Adding SRST signal on $flatten\design122_12_5_inst.\memory_cntrl_instance653.$procdff$260 ($dff) from module design122_12_5_top (D = $flatten\design122_12_5_inst.\memory_cntrl_instance653.$procmux$219_Y, Q = \design122_12_5_inst.memory_cntrl_instance653.reset_mem, rval = 1'1).
Adding EN signal on design122_12_5_top:design122_12_5_inst.memory_cntrl_instance653.reset_mem_718 ($sdff) from module design122_12_5_top (D = 1'0, Q = \design122_12_5_inst.memory_cntrl_instance653.reset_mem).
Adding SRST signal on $flatten\design122_12_5_inst.\memory_cntrl_instance542.\mem.$procdff$253 ($dff) from module design122_12_5_top (D = $flatten\design122_12_5_inst.\memory_cntrl_instance542.\mem.$procmux$94_Y, Q = \design122_12_5_inst.memory_cntrl_instance542.mem.rd_data_out, rval = 0).
Adding EN signal on $auto$ff.cc:298:slice$722 ($sdff) from module design122_12_5_top (D = $flatten\design122_12_5_inst.\memory_cntrl_instance542.\mem.$memrd$\mem$../../../../.././rtl/memory_cntrl.v:107$26_DATA, Q = \design122_12_5_inst.memory_cntrl_instance542.mem.rd_data_out).
Adding SRST signal on $flatten\design122_12_5_inst.\memory_cntrl_instance542.$procdff$265 ($dff) from module design122_12_5_top (D = $flatten\design122_12_5_inst.\memory_cntrl_instance542.$procmux$177_Y, Q = \design122_12_5_inst.memory_cntrl_instance542.wr_en, rval = 1'0).
Adding EN signal on design122_12_5_top:design122_12_5_inst.memory_cntrl_instance542.wr_en_724 ($sdff) from module design122_12_5_top (D = $flatten\design122_12_5_inst.\memory_cntrl_instance542.$procmux$175_Y, Q = \design122_12_5_inst.memory_cntrl_instance542.wr_en).
Adding SRST signal on $flatten\design122_12_5_inst.\memory_cntrl_instance542.$procdff$264 ($dff) from module design122_12_5_top (D = $flatten\design122_12_5_inst.\memory_cntrl_instance542.$procmux$183_Y, Q = \design122_12_5_inst.memory_cntrl_instance542.rd_en, rval = 1'0).
Adding EN signal on design122_12_5_top:design122_12_5_inst.memory_cntrl_instance542.rd_en_726 ($sdff) from module design122_12_5_top (D = 1'1, Q = \design122_12_5_inst.memory_cntrl_instance542.rd_en).
Adding EN signal on $flatten\design122_12_5_inst.\memory_cntrl_instance542.$procdff$263 ($dff) from module design122_12_5_top (D = $flatten\design122_12_5_inst.\memory_cntrl_instance542.$procmux$191_Y, Q = \design122_12_5_inst.memory_cntrl_instance542.wr_data_mem).
Adding SRST signal on $auto$ff.cc:298:slice$728 ($dffe) from module design122_12_5_top (D = \design122_12_5_inst.encoder_instance541.data_out, Q = \design122_12_5_inst.memory_cntrl_instance542.wr_data_mem, rval = 0).
Adding SRST signal on $flatten\design122_12_5_inst.\memory_cntrl_instance542.$procdff$262 ($dff) from module design122_12_5_top (D = $flatten\design122_12_5_inst.\memory_cntrl_instance542.$procmux$199_Y, Q = \design122_12_5_inst.memory_cntrl_instance542.rd_addr, rval = 10'0000000000).
Adding EN signal on $auto$ff.cc:298:slice$734 ($sdff) from module design122_12_5_top (D = $auto$wreduce.cc:461:run$608 [9:0], Q = \design122_12_5_inst.memory_cntrl_instance542.rd_addr).
Adding SRST signal on $flatten\design122_12_5_inst.\memory_cntrl_instance542.$procdff$261 ($dff) from module design122_12_5_top (D = $flatten\design122_12_5_inst.\memory_cntrl_instance542.$procmux$209_Y, Q = \design122_12_5_inst.memory_cntrl_instance542.wr_addr, rval = 10'0000000000).
Adding EN signal on $auto$ff.cc:298:slice$736 ($sdff) from module design122_12_5_top (D = $flatten\design122_12_5_inst.\memory_cntrl_instance542.$procmux$207_Y, Q = \design122_12_5_inst.memory_cntrl_instance542.wr_addr).
Adding SRST signal on $flatten\design122_12_5_inst.\memory_cntrl_instance542.$procdff$260 ($dff) from module design122_12_5_top (D = $flatten\design122_12_5_inst.\memory_cntrl_instance542.$procmux$219_Y, Q = \design122_12_5_inst.memory_cntrl_instance542.reset_mem, rval = 1'1).
Adding EN signal on design122_12_5_top:design122_12_5_inst.memory_cntrl_instance542.reset_mem_738 ($sdff) from module design122_12_5_top (D = 1'0, Q = \design122_12_5_inst.memory_cntrl_instance542.reset_mem).
Adding SRST signal on $flatten\design122_12_5_inst.\memory_cntrl_instance433.\mem.$procdff$253 ($dff) from module design122_12_5_top (D = $flatten\design122_12_5_inst.\memory_cntrl_instance433.\mem.$procmux$94_Y, Q = \design122_12_5_inst.memory_cntrl_instance433.mem.rd_data_out, rval = 0).
Adding EN signal on $auto$ff.cc:298:slice$742 ($sdff) from module design122_12_5_top (D = $flatten\design122_12_5_inst.\memory_cntrl_instance433.\mem.$memrd$\mem$../../../../.././rtl/memory_cntrl.v:107$26_DATA, Q = \design122_12_5_inst.memory_cntrl_instance433.mem.rd_data_out).
Adding SRST signal on $flatten\design122_12_5_inst.\memory_cntrl_instance433.$procdff$265 ($dff) from module design122_12_5_top (D = $flatten\design122_12_5_inst.\memory_cntrl_instance433.$procmux$177_Y, Q = \design122_12_5_inst.memory_cntrl_instance433.wr_en, rval = 1'0).
Adding EN signal on design122_12_5_top:design122_12_5_inst.memory_cntrl_instance433.wr_en_744 ($sdff) from module design122_12_5_top (D = $flatten\design122_12_5_inst.\memory_cntrl_instance433.$procmux$175_Y, Q = \design122_12_5_inst.memory_cntrl_instance433.wr_en).
Adding SRST signal on $flatten\design122_12_5_inst.\memory_cntrl_instance433.$procdff$264 ($dff) from module design122_12_5_top (D = $flatten\design122_12_5_inst.\memory_cntrl_instance433.$procmux$183_Y, Q = \design122_12_5_inst.memory_cntrl_instance433.rd_en, rval = 1'0).
Adding EN signal on design122_12_5_top:design122_12_5_inst.memory_cntrl_instance433.rd_en_746 ($sdff) from module design122_12_5_top (D = 1'1, Q = \design122_12_5_inst.memory_cntrl_instance433.rd_en).
Adding EN signal on $flatten\design122_12_5_inst.\memory_cntrl_instance433.$procdff$263 ($dff) from module design122_12_5_top (D = $flatten\design122_12_5_inst.\memory_cntrl_instance433.$procmux$191_Y, Q = \design122_12_5_inst.memory_cntrl_instance433.wr_data_mem).
Adding SRST signal on $auto$ff.cc:298:slice$748 ($dffe) from module design122_12_5_top (D = \design122_12_5_inst.full_adder_instance432.full_adder_inst.data_out, Q = \design122_12_5_inst.memory_cntrl_instance433.wr_data_mem, rval = 0).
Adding SRST signal on $flatten\design122_12_5_inst.\memory_cntrl_instance433.$procdff$262 ($dff) from module design122_12_5_top (D = $flatten\design122_12_5_inst.\memory_cntrl_instance433.$procmux$199_Y, Q = \design122_12_5_inst.memory_cntrl_instance433.rd_addr, rval = 10'0000000000).
Adding EN signal on $auto$ff.cc:298:slice$754 ($sdff) from module design122_12_5_top (D = $auto$wreduce.cc:461:run$606 [9:0], Q = \design122_12_5_inst.memory_cntrl_instance433.rd_addr).
Adding SRST signal on $flatten\design122_12_5_inst.\memory_cntrl_instance433.$procdff$261 ($dff) from module design122_12_5_top (D = $flatten\design122_12_5_inst.\memory_cntrl_instance433.$procmux$209_Y, Q = \design122_12_5_inst.memory_cntrl_instance433.wr_addr, rval = 10'0000000000).
Adding EN signal on $auto$ff.cc:298:slice$756 ($sdff) from module design122_12_5_top (D = $flatten\design122_12_5_inst.\memory_cntrl_instance433.$procmux$207_Y, Q = \design122_12_5_inst.memory_cntrl_instance433.wr_addr).
Adding SRST signal on $flatten\design122_12_5_inst.\memory_cntrl_instance433.$procdff$260 ($dff) from module design122_12_5_top (D = $flatten\design122_12_5_inst.\memory_cntrl_instance433.$procmux$219_Y, Q = \design122_12_5_inst.memory_cntrl_instance433.reset_mem, rval = 1'1).
Adding EN signal on design122_12_5_top:design122_12_5_inst.memory_cntrl_instance433.reset_mem_758 ($sdff) from module design122_12_5_top (D = 1'0, Q = \design122_12_5_inst.memory_cntrl_instance433.reset_mem).
Adding SRST signal on $flatten\design122_12_5_inst.\memory_cntrl_instance324.\mem.$procdff$253 ($dff) from module design122_12_5_top (D = $flatten\design122_12_5_inst.\memory_cntrl_instance324.\mem.$procmux$94_Y, Q = \design122_12_5_inst.memory_cntrl_instance324.mem.rd_data_out, rval = 0).
Adding EN signal on $auto$ff.cc:298:slice$762 ($sdff) from module design122_12_5_top (D = $flatten\design122_12_5_inst.\memory_cntrl_instance324.\mem.$memrd$\mem$../../../../.././rtl/memory_cntrl.v:107$26_DATA, Q = \design122_12_5_inst.memory_cntrl_instance324.mem.rd_data_out).
Adding SRST signal on $flatten\design122_12_5_inst.\memory_cntrl_instance324.$procdff$265 ($dff) from module design122_12_5_top (D = $flatten\design122_12_5_inst.\memory_cntrl_instance324.$procmux$177_Y, Q = \design122_12_5_inst.memory_cntrl_instance324.wr_en, rval = 1'0).
Adding EN signal on design122_12_5_top:design122_12_5_inst.memory_cntrl_instance324.wr_en_764 ($sdff) from module design122_12_5_top (D = $flatten\design122_12_5_inst.\memory_cntrl_instance324.$procmux$175_Y, Q = \design122_12_5_inst.memory_cntrl_instance324.wr_en).
Adding SRST signal on $flatten\design122_12_5_inst.\memory_cntrl_instance324.$procdff$264 ($dff) from module design122_12_5_top (D = $flatten\design122_12_5_inst.\memory_cntrl_instance324.$procmux$183_Y, Q = \design122_12_5_inst.memory_cntrl_instance324.rd_en, rval = 1'0).
Adding EN signal on design122_12_5_top:design122_12_5_inst.memory_cntrl_instance324.rd_en_766 ($sdff) from module design122_12_5_top (D = 1'1, Q = \design122_12_5_inst.memory_cntrl_instance324.rd_en).
Adding EN signal on $flatten\design122_12_5_inst.\memory_cntrl_instance324.$procdff$263 ($dff) from module design122_12_5_top (D = $flatten\design122_12_5_inst.\memory_cntrl_instance324.$procmux$191_Y, Q = \design122_12_5_inst.memory_cntrl_instance324.wr_data_mem).
Adding SRST signal on $auto$ff.cc:298:slice$768 ($dffe) from module design122_12_5_top (D = \design122_12_5_inst.register_instance323.data_out, Q = \design122_12_5_inst.memory_cntrl_instance324.wr_data_mem, rval = 0).
Adding SRST signal on $flatten\design122_12_5_inst.\memory_cntrl_instance324.$procdff$262 ($dff) from module design122_12_5_top (D = $flatten\design122_12_5_inst.\memory_cntrl_instance324.$procmux$199_Y, Q = \design122_12_5_inst.memory_cntrl_instance324.rd_addr, rval = 10'0000000000).
Adding EN signal on $auto$ff.cc:298:slice$774 ($sdff) from module design122_12_5_top (D = $flatten\design122_12_5_inst.\memory_cntrl_instance324.$add$../../../../.././rtl/memory_cntrl.v:53$58_Y [9:0], Q = \design122_12_5_inst.memory_cntrl_instance324.rd_addr).
Adding SRST signal on $flatten\design122_12_5_inst.\memory_cntrl_instance324.$procdff$261 ($dff) from module design122_12_5_top (D = $flatten\design122_12_5_inst.\memory_cntrl_instance324.$procmux$209_Y, Q = \design122_12_5_inst.memory_cntrl_instance324.wr_addr, rval = 10'0000000000).
Adding EN signal on $auto$ff.cc:298:slice$776 ($sdff) from module design122_12_5_top (D = $flatten\design122_12_5_inst.\memory_cntrl_instance324.$procmux$207_Y, Q = \design122_12_5_inst.memory_cntrl_instance324.wr_addr).
Adding SRST signal on $flatten\design122_12_5_inst.\memory_cntrl_instance324.$procdff$260 ($dff) from module design122_12_5_top (D = $flatten\design122_12_5_inst.\memory_cntrl_instance324.$procmux$219_Y, Q = \design122_12_5_inst.memory_cntrl_instance324.reset_mem, rval = 1'1).
Adding EN signal on design122_12_5_top:design122_12_5_inst.memory_cntrl_instance324.reset_mem_778 ($sdff) from module design122_12_5_top (D = 1'0, Q = \design122_12_5_inst.memory_cntrl_instance324.reset_mem).
Adding SRST signal on $flatten\design122_12_5_inst.\memory_cntrl_instance210.\mem.$procdff$253 ($dff) from module design122_12_5_top (D = $flatten\design122_12_5_inst.\memory_cntrl_instance210.\mem.$procmux$94_Y, Q = \design122_12_5_inst.memory_cntrl_instance210.mem.rd_data_out, rval = 0).
Adding EN signal on $auto$ff.cc:298:slice$782 ($sdff) from module design122_12_5_top (D = $flatten\design122_12_5_inst.\memory_cntrl_instance210.\mem.$memrd$\mem$../../../../.././rtl/memory_cntrl.v:107$26_DATA, Q = \design122_12_5_inst.memory_cntrl_instance210.mem.rd_data_out).
Adding SRST signal on $flatten\design122_12_5_inst.\memory_cntrl_instance210.$procdff$265 ($dff) from module design122_12_5_top (D = $flatten\design122_12_5_inst.\memory_cntrl_instance210.$procmux$177_Y, Q = \design122_12_5_inst.memory_cntrl_instance210.wr_en, rval = 1'0).
Adding EN signal on design122_12_5_top:design122_12_5_inst.memory_cntrl_instance210.wr_en_784 ($sdff) from module design122_12_5_top (D = $flatten\design122_12_5_inst.\memory_cntrl_instance210.$procmux$175_Y, Q = \design122_12_5_inst.memory_cntrl_instance210.wr_en).
Adding SRST signal on $flatten\design122_12_5_inst.\memory_cntrl_instance210.$procdff$264 ($dff) from module design122_12_5_top (D = $flatten\design122_12_5_inst.\memory_cntrl_instance210.$procmux$183_Y, Q = \design122_12_5_inst.memory_cntrl_instance210.rd_en, rval = 1'0).
Adding EN signal on design122_12_5_top:design122_12_5_inst.memory_cntrl_instance210.rd_en_786 ($sdff) from module design122_12_5_top (D = 1'1, Q = \design122_12_5_inst.memory_cntrl_instance210.rd_en).
Adding EN signal on $flatten\design122_12_5_inst.\memory_cntrl_instance210.$procdff$263 ($dff) from module design122_12_5_top (D = $flatten\design122_12_5_inst.\memory_cntrl_instance210.$procmux$191_Y, Q = \design122_12_5_inst.memory_cntrl_instance210.wr_data_mem).
Adding SRST signal on $auto$ff.cc:298:slice$788 ($dffe) from module design122_12_5_top (D = \d_in1, Q = \design122_12_5_inst.memory_cntrl_instance210.wr_data_mem, rval = 0).
Adding SRST signal on $flatten\design122_12_5_inst.\memory_cntrl_instance210.$procdff$262 ($dff) from module design122_12_5_top (D = $flatten\design122_12_5_inst.\memory_cntrl_instance210.$procmux$199_Y, Q = \design122_12_5_inst.memory_cntrl_instance210.rd_addr, rval = 10'0000000000).
Adding EN signal on $auto$ff.cc:298:slice$794 ($sdff) from module design122_12_5_top (D = $flatten\design122_12_5_inst.\memory_cntrl_instance210.$add$../../../../.././rtl/memory_cntrl.v:53$58_Y [9:0], Q = \design122_12_5_inst.memory_cntrl_instance210.rd_addr).
Adding SRST signal on $flatten\design122_12_5_inst.\memory_cntrl_instance210.$procdff$261 ($dff) from module design122_12_5_top (D = $flatten\design122_12_5_inst.\memory_cntrl_instance210.$procmux$209_Y, Q = \design122_12_5_inst.memory_cntrl_instance210.wr_addr, rval = 10'0000000000).
Adding EN signal on $auto$ff.cc:298:slice$796 ($sdff) from module design122_12_5_top (D = $flatten\design122_12_5_inst.\memory_cntrl_instance210.$procmux$207_Y, Q = \design122_12_5_inst.memory_cntrl_instance210.wr_addr).
Adding SRST signal on $flatten\design122_12_5_inst.\memory_cntrl_instance210.$procdff$260 ($dff) from module design122_12_5_top (D = $flatten\design122_12_5_inst.\memory_cntrl_instance210.$procmux$219_Y, Q = \design122_12_5_inst.memory_cntrl_instance210.reset_mem, rval = 1'1).
Adding EN signal on design122_12_5_top:design122_12_5_inst.memory_cntrl_instance210.reset_mem_798 ($sdff) from module design122_12_5_top (D = 1'0, Q = \design122_12_5_inst.memory_cntrl_instance210.reset_mem).
Adding SRST signal on $flatten\design122_12_5_inst.\memory_cntrl_instance120114.\mem.$procdff$253 ($dff) from module design122_12_5_top (D = $flatten\design122_12_5_inst.\memory_cntrl_instance120114.\mem.$procmux$94_Y, Q = \design122_12_5_inst.memory_cntrl_instance120114.mem.rd_data_out, rval = 0).
Adding EN signal on $auto$ff.cc:298:slice$802 ($sdff) from module design122_12_5_top (D = $flatten\design122_12_5_inst.\memory_cntrl_instance120114.\mem.$memrd$\mem$../../../../.././rtl/memory_cntrl.v:107$26_DATA, Q = \design122_12_5_inst.memory_cntrl_instance120114.mem.rd_data_out).
Adding SRST signal on $flatten\design122_12_5_inst.\memory_cntrl_instance120114.$procdff$265 ($dff) from module design122_12_5_top (D = $flatten\design122_12_5_inst.\memory_cntrl_instance120114.$procmux$177_Y, Q = \design122_12_5_inst.memory_cntrl_instance120114.wr_en, rval = 1'0).
Adding EN signal on design122_12_5_top:design122_12_5_inst.memory_cntrl_instance120114.wr_en_804 ($sdff) from module design122_12_5_top (D = $flatten\design122_12_5_inst.\memory_cntrl_instance120114.$procmux$175_Y, Q = \design122_12_5_inst.memory_cntrl_instance120114.wr_en).
Adding SRST signal on $flatten\design122_12_5_inst.\memory_cntrl_instance120114.$procdff$264 ($dff) from module design122_12_5_top (D = $flatten\design122_12_5_inst.\memory_cntrl_instance120114.$procmux$183_Y, Q = \design122_12_5_inst.memory_cntrl_instance120114.rd_en, rval = 1'0).
Adding EN signal on design122_12_5_top:design122_12_5_inst.memory_cntrl_instance120114.rd_en_806 ($sdff) from module design122_12_5_top (D = 1'1, Q = \design122_12_5_inst.memory_cntrl_instance120114.rd_en).
Adding EN signal on $flatten\design122_12_5_inst.\memory_cntrl_instance120114.$procdff$263 ($dff) from module design122_12_5_top (D = $flatten\design122_12_5_inst.\memory_cntrl_instance120114.$procmux$191_Y, Q = \design122_12_5_inst.memory_cntrl_instance120114.wr_data_mem).
Adding SRST signal on $auto$ff.cc:298:slice$808 ($dffe) from module design122_12_5_top (D = \design122_12_5_inst.register_instance120113.data_out, Q = \design122_12_5_inst.memory_cntrl_instance120114.wr_data_mem, rval = 0).
Adding SRST signal on $flatten\design122_12_5_inst.\memory_cntrl_instance120114.$procdff$262 ($dff) from module design122_12_5_top (D = $flatten\design122_12_5_inst.\memory_cntrl_instance120114.$procmux$199_Y, Q = \design122_12_5_inst.memory_cntrl_instance120114.rd_addr, rval = 10'0000000000).
Adding EN signal on $auto$ff.cc:298:slice$814 ($sdff) from module design122_12_5_top (D = $flatten\design122_12_5_inst.\memory_cntrl_instance120114.$add$../../../../.././rtl/memory_cntrl.v:53$58_Y [9:0], Q = \design122_12_5_inst.memory_cntrl_instance120114.rd_addr).
Adding SRST signal on $flatten\design122_12_5_inst.\memory_cntrl_instance120114.$procdff$261 ($dff) from module design122_12_5_top (D = $flatten\design122_12_5_inst.\memory_cntrl_instance120114.$procmux$209_Y, Q = \design122_12_5_inst.memory_cntrl_instance120114.wr_addr, rval = 10'0000000000).
Adding EN signal on $auto$ff.cc:298:slice$816 ($sdff) from module design122_12_5_top (D = $flatten\design122_12_5_inst.\memory_cntrl_instance120114.$procmux$207_Y, Q = \design122_12_5_inst.memory_cntrl_instance120114.wr_addr).
Adding SRST signal on $flatten\design122_12_5_inst.\memory_cntrl_instance120114.$procdff$260 ($dff) from module design122_12_5_top (D = $flatten\design122_12_5_inst.\memory_cntrl_instance120114.$procmux$219_Y, Q = \design122_12_5_inst.memory_cntrl_instance120114.reset_mem, rval = 1'1).
Adding EN signal on design122_12_5_top:design122_12_5_inst.memory_cntrl_instance120114.reset_mem_818 ($sdff) from module design122_12_5_top (D = 1'0, Q = \design122_12_5_inst.memory_cntrl_instance120114.reset_mem).
Adding SRST signal on $flatten\design122_12_5_inst.\memory_cntrl_instance110101.\mem.$procdff$253 ($dff) from module design122_12_5_top (D = $flatten\design122_12_5_inst.\memory_cntrl_instance110101.\mem.$procmux$94_Y, Q = \design122_12_5_inst.memory_cntrl_instance110101.mem.rd_data_out, rval = 0).
Adding EN signal on $auto$ff.cc:298:slice$822 ($sdff) from module design122_12_5_top (D = $flatten\design122_12_5_inst.\memory_cntrl_instance110101.\mem.$memrd$\mem$../../../../.././rtl/memory_cntrl.v:107$26_DATA, Q = \design122_12_5_inst.memory_cntrl_instance110101.mem.rd_data_out).
Adding SRST signal on $flatten\design122_12_5_inst.\memory_cntrl_instance110101.$procdff$265 ($dff) from module design122_12_5_top (D = $flatten\design122_12_5_inst.\memory_cntrl_instance110101.$procmux$177_Y, Q = \design122_12_5_inst.memory_cntrl_instance110101.wr_en, rval = 1'0).
Adding EN signal on design122_12_5_top:design122_12_5_inst.memory_cntrl_instance110101.wr_en_824 ($sdff) from module design122_12_5_top (D = $flatten\design122_12_5_inst.\memory_cntrl_instance110101.$procmux$175_Y, Q = \design122_12_5_inst.memory_cntrl_instance110101.wr_en).
Adding SRST signal on $flatten\design122_12_5_inst.\memory_cntrl_instance110101.$procdff$264 ($dff) from module design122_12_5_top (D = $flatten\design122_12_5_inst.\memory_cntrl_instance110101.$procmux$183_Y, Q = \design122_12_5_inst.memory_cntrl_instance110101.rd_en, rval = 1'0).
Adding EN signal on design122_12_5_top:design122_12_5_inst.memory_cntrl_instance110101.rd_en_826 ($sdff) from module design122_12_5_top (D = 1'1, Q = \design122_12_5_inst.memory_cntrl_instance110101.rd_en).
Adding EN signal on $flatten\design122_12_5_inst.\memory_cntrl_instance110101.$procdff$263 ($dff) from module design122_12_5_top (D = $flatten\design122_12_5_inst.\memory_cntrl_instance110101.$procmux$191_Y, Q = \design122_12_5_inst.memory_cntrl_instance110101.wr_data_mem).
Adding SRST signal on $auto$ff.cc:298:slice$828 ($dffe) from module design122_12_5_top (D = \design122_12_5_inst.encoder_instance110100.data_out, Q = \design122_12_5_inst.memory_cntrl_instance110101.wr_data_mem, rval = 0).
Adding SRST signal on $flatten\design122_12_5_inst.\memory_cntrl_instance110101.$procdff$262 ($dff) from module design122_12_5_top (D = $flatten\design122_12_5_inst.\memory_cntrl_instance110101.$procmux$199_Y, Q = \design122_12_5_inst.memory_cntrl_instance110101.rd_addr, rval = 10'0000000000).
Adding EN signal on $auto$ff.cc:298:slice$834 ($sdff) from module design122_12_5_top (D = $auto$wreduce.cc:461:run$601 [9:0], Q = \design122_12_5_inst.memory_cntrl_instance110101.rd_addr).
Adding SRST signal on $flatten\design122_12_5_inst.\memory_cntrl_instance110101.$procdff$261 ($dff) from module design122_12_5_top (D = $flatten\design122_12_5_inst.\memory_cntrl_instance110101.$procmux$209_Y, Q = \design122_12_5_inst.memory_cntrl_instance110101.wr_addr, rval = 10'0000000000).
Adding EN signal on $auto$ff.cc:298:slice$836 ($sdff) from module design122_12_5_top (D = $flatten\design122_12_5_inst.\memory_cntrl_instance110101.$procmux$207_Y, Q = \design122_12_5_inst.memory_cntrl_instance110101.wr_addr).
Adding SRST signal on $flatten\design122_12_5_inst.\memory_cntrl_instance110101.$procdff$260 ($dff) from module design122_12_5_top (D = $flatten\design122_12_5_inst.\memory_cntrl_instance110101.$procmux$219_Y, Q = \design122_12_5_inst.memory_cntrl_instance110101.reset_mem, rval = 1'1).
Adding EN signal on design122_12_5_top:design122_12_5_inst.memory_cntrl_instance110101.reset_mem_838 ($sdff) from module design122_12_5_top (D = 1'0, Q = \design122_12_5_inst.memory_cntrl_instance110101.reset_mem).
Adding SRST signal on $flatten\design122_12_5_inst.\memory_cntrl_instance102.\mem.$procdff$253 ($dff) from module design122_12_5_top (D = $flatten\design122_12_5_inst.\memory_cntrl_instance102.\mem.$procmux$94_Y, Q = \design122_12_5_inst.memory_cntrl_instance102.mem.rd_data_out, rval = 0).
Adding EN signal on $auto$ff.cc:298:slice$842 ($sdff) from module design122_12_5_top (D = $flatten\design122_12_5_inst.\memory_cntrl_instance102.\mem.$memrd$\mem$../../../../.././rtl/memory_cntrl.v:107$26_DATA, Q = \design122_12_5_inst.memory_cntrl_instance102.mem.rd_data_out).
Adding SRST signal on $flatten\design122_12_5_inst.\memory_cntrl_instance102.$procdff$265 ($dff) from module design122_12_5_top (D = $flatten\design122_12_5_inst.\memory_cntrl_instance102.$procmux$177_Y, Q = \design122_12_5_inst.memory_cntrl_instance102.wr_en, rval = 1'0).
Adding EN signal on design122_12_5_top:design122_12_5_inst.memory_cntrl_instance102.wr_en_844 ($sdff) from module design122_12_5_top (D = $flatten\design122_12_5_inst.\memory_cntrl_instance102.$procmux$175_Y, Q = \design122_12_5_inst.memory_cntrl_instance102.wr_en).
Adding SRST signal on $flatten\design122_12_5_inst.\memory_cntrl_instance102.$procdff$264 ($dff) from module design122_12_5_top (D = $flatten\design122_12_5_inst.\memory_cntrl_instance102.$procmux$183_Y, Q = \design122_12_5_inst.memory_cntrl_instance102.rd_en, rval = 1'0).
Adding EN signal on design122_12_5_top:design122_12_5_inst.memory_cntrl_instance102.rd_en_846 ($sdff) from module design122_12_5_top (D = 1'1, Q = \design122_12_5_inst.memory_cntrl_instance102.rd_en).
Adding EN signal on $flatten\design122_12_5_inst.\memory_cntrl_instance102.$procdff$263 ($dff) from module design122_12_5_top (D = $flatten\design122_12_5_inst.\memory_cntrl_instance102.$procmux$191_Y, Q = \design122_12_5_inst.memory_cntrl_instance102.wr_data_mem).
Adding SRST signal on $auto$ff.cc:298:slice$848 ($dffe) from module design122_12_5_top (D = \design122_12_5_inst.register_instance101.data_out, Q = \design122_12_5_inst.memory_cntrl_instance102.wr_data_mem, rval = 0).
Adding SRST signal on $flatten\design122_12_5_inst.\memory_cntrl_instance102.$procdff$262 ($dff) from module design122_12_5_top (D = $flatten\design122_12_5_inst.\memory_cntrl_instance102.$procmux$199_Y, Q = \design122_12_5_inst.memory_cntrl_instance102.rd_addr, rval = 10'0000000000).
Adding EN signal on $auto$ff.cc:298:slice$854 ($sdff) from module design122_12_5_top (D = $auto$wreduce.cc:461:run$599 [9:0], Q = \design122_12_5_inst.memory_cntrl_instance102.rd_addr).
Adding SRST signal on $flatten\design122_12_5_inst.\memory_cntrl_instance102.$procdff$261 ($dff) from module design122_12_5_top (D = $flatten\design122_12_5_inst.\memory_cntrl_instance102.$procmux$209_Y, Q = \design122_12_5_inst.memory_cntrl_instance102.wr_addr, rval = 10'0000000000).
Adding EN signal on $auto$ff.cc:298:slice$856 ($sdff) from module design122_12_5_top (D = $flatten\design122_12_5_inst.\memory_cntrl_instance102.$procmux$207_Y, Q = \design122_12_5_inst.memory_cntrl_instance102.wr_addr).
Adding SRST signal on $flatten\design122_12_5_inst.\memory_cntrl_instance102.$procdff$260 ($dff) from module design122_12_5_top (D = $flatten\design122_12_5_inst.\memory_cntrl_instance102.$procmux$219_Y, Q = \design122_12_5_inst.memory_cntrl_instance102.reset_mem, rval = 1'1).
Adding EN signal on design122_12_5_top:design122_12_5_inst.memory_cntrl_instance102.reset_mem_858 ($sdff) from module design122_12_5_top (D = 1'0, Q = \design122_12_5_inst.memory_cntrl_instance102.reset_mem).
Adding SRST signal on $flatten\design122_12_5_inst.\memory_cntrl_instance10092.\mem.$procdff$253 ($dff) from module design122_12_5_top (D = $flatten\design122_12_5_inst.\memory_cntrl_instance10092.\mem.$procmux$94_Y, Q = \design122_12_5_inst.memory_cntrl_instance10092.mem.rd_data_out, rval = 0).
Adding EN signal on $auto$ff.cc:298:slice$862 ($sdff) from module design122_12_5_top (D = $flatten\design122_12_5_inst.\memory_cntrl_instance10092.\mem.$memrd$\mem$../../../../.././rtl/memory_cntrl.v:107$26_DATA, Q = \design122_12_5_inst.memory_cntrl_instance10092.mem.rd_data_out).
Adding SRST signal on $flatten\design122_12_5_inst.\memory_cntrl_instance10092.$procdff$265 ($dff) from module design122_12_5_top (D = $flatten\design122_12_5_inst.\memory_cntrl_instance10092.$procmux$177_Y, Q = \design122_12_5_inst.memory_cntrl_instance10092.wr_en, rval = 1'0).
Adding EN signal on design122_12_5_top:design122_12_5_inst.memory_cntrl_instance10092.wr_en_864 ($sdff) from module design122_12_5_top (D = $flatten\design122_12_5_inst.\memory_cntrl_instance10092.$procmux$175_Y, Q = \design122_12_5_inst.memory_cntrl_instance10092.wr_en).
Adding SRST signal on $flatten\design122_12_5_inst.\memory_cntrl_instance10092.$procdff$264 ($dff) from module design122_12_5_top (D = $flatten\design122_12_5_inst.\memory_cntrl_instance10092.$procmux$183_Y, Q = \design122_12_5_inst.memory_cntrl_instance10092.rd_en, rval = 1'0).
Adding EN signal on design122_12_5_top:design122_12_5_inst.memory_cntrl_instance10092.rd_en_866 ($sdff) from module design122_12_5_top (D = 1'1, Q = \design122_12_5_inst.memory_cntrl_instance10092.rd_en).
Adding EN signal on $flatten\design122_12_5_inst.\memory_cntrl_instance10092.$procdff$263 ($dff) from module design122_12_5_top (D = $flatten\design122_12_5_inst.\memory_cntrl_instance10092.$procmux$191_Y, Q = \design122_12_5_inst.memory_cntrl_instance10092.wr_data_mem).
Adding SRST signal on $auto$ff.cc:298:slice$868 ($dffe) from module design122_12_5_top (D = \design122_12_5_inst.memory_cntrl_instance10092.data_in, Q = \design122_12_5_inst.memory_cntrl_instance10092.wr_data_mem, rval = 0).
Adding SRST signal on $flatten\design122_12_5_inst.\memory_cntrl_instance10092.$procdff$262 ($dff) from module design122_12_5_top (D = $flatten\design122_12_5_inst.\memory_cntrl_instance10092.$procmux$199_Y, Q = \design122_12_5_inst.memory_cntrl_instance10092.rd_addr, rval = 10'0000000000).
Adding EN signal on $auto$ff.cc:298:slice$874 ($sdff) from module design122_12_5_top (D = $auto$wreduce.cc:461:run$597 [9:0], Q = \design122_12_5_inst.memory_cntrl_instance10092.rd_addr).
Adding SRST signal on $flatten\design122_12_5_inst.\memory_cntrl_instance10092.$procdff$261 ($dff) from module design122_12_5_top (D = $flatten\design122_12_5_inst.\memory_cntrl_instance10092.$procmux$209_Y, Q = \design122_12_5_inst.memory_cntrl_instance10092.wr_addr, rval = 10'0000000000).
Adding EN signal on $auto$ff.cc:298:slice$876 ($sdff) from module design122_12_5_top (D = $flatten\design122_12_5_inst.\memory_cntrl_instance10092.$procmux$207_Y, Q = \design122_12_5_inst.memory_cntrl_instance10092.wr_addr).
Adding SRST signal on $flatten\design122_12_5_inst.\memory_cntrl_instance10092.$procdff$260 ($dff) from module design122_12_5_top (D = $flatten\design122_12_5_inst.\memory_cntrl_instance10092.$procmux$219_Y, Q = \design122_12_5_inst.memory_cntrl_instance10092.reset_mem, rval = 1'1).
Adding EN signal on design122_12_5_top:design122_12_5_inst.memory_cntrl_instance10092.reset_mem_878 ($sdff) from module design122_12_5_top (D = 1'0, Q = \design122_12_5_inst.memory_cntrl_instance10092.reset_mem).
Adding SRST signal on $flatten\design122_12_5_inst.\full_adder_instance983.\full_adder_inst.$procdff$269 ($dff) from module design122_12_5_top (D = \design122_12_5_inst.register_instance982.data_out [31:16], Q = \design122_12_5_inst.full_adder_instance983.full_adder_inst.b, rval = 16'0000000000000000).
Adding SRST signal on $flatten\design122_12_5_inst.\full_adder_instance983.\full_adder_inst.$procdff$268 ($dff) from module design122_12_5_top (D = \design122_12_5_inst.register_instance982.data_out [15:0], Q = \design122_12_5_inst.full_adder_instance983.full_adder_inst.a, rval = 16'0000000000000000).
Adding SRST signal on $flatten\design122_12_5_inst.\full_adder_instance983.\full_adder_inst.$procdff$266 ($dff) from module design122_12_5_top (D = $auto$wreduce.cc:461:run$586 [15:0], Q = \design122_12_5_inst.full_adder_instance983.full_adder_inst.data_out [15:0], rval = 16'0000000000000000).
Adding SRST signal on $flatten\design122_12_5_inst.\full_adder_instance872.\full_adder_inst.$procdff$269 ($dff) from module design122_12_5_top (D = \design122_12_5_inst.full_adder_instance872.full_adder_inst.data_in [31:16], Q = \design122_12_5_inst.full_adder_instance872.full_adder_inst.b, rval = 16'0000000000000000).
Adding SRST signal on $flatten\design122_12_5_inst.\full_adder_instance872.\full_adder_inst.$procdff$268 ($dff) from module design122_12_5_top (D = \design122_12_5_inst.full_adder_instance872.full_adder_inst.data_in [15:0], Q = \design122_12_5_inst.full_adder_instance872.full_adder_inst.a, rval = 16'0000000000000000).
Adding SRST signal on $flatten\design122_12_5_inst.\full_adder_instance872.\full_adder_inst.$procdff$266 ($dff) from module design122_12_5_top (D = $auto$wreduce.cc:461:run$584 [15:0], Q = \design122_12_5_inst.full_adder_instance872.full_adder_inst.data_out [15:0], rval = 16'0000000000000000).
Adding SRST signal on $flatten\design122_12_5_inst.\full_adder_instance760.\full_adder_inst.$procdff$269 ($dff) from module design122_12_5_top (D = \d_in6 [31:16], Q = \design122_12_5_inst.full_adder_instance760.full_adder_inst.b, rval = 16'0000000000000000).
Adding SRST signal on $flatten\design122_12_5_inst.\full_adder_instance760.\full_adder_inst.$procdff$268 ($dff) from module design122_12_5_top (D = \d_in6 [15:0], Q = \design122_12_5_inst.full_adder_instance760.full_adder_inst.a, rval = 16'0000000000000000).
Adding SRST signal on $flatten\design122_12_5_inst.\full_adder_instance760.\full_adder_inst.$procdff$266 ($dff) from module design122_12_5_top (D = $auto$wreduce.cc:461:run$582 [15:0], Q = \design122_12_5_inst.full_adder_instance760.full_adder_inst.data_out [15:0], rval = 16'0000000000000000).
Adding SRST signal on $flatten\design122_12_5_inst.\full_adder_instance654.\full_adder_inst.$procdff$269 ($dff) from module design122_12_5_top (D = \design122_12_5_inst.memory_cntrl_instance653.mem.rd_data_out [31:16], Q = \design122_12_5_inst.full_adder_instance654.full_adder_inst.b, rval = 16'0000000000000000).
Adding SRST signal on $flatten\design122_12_5_inst.\full_adder_instance654.\full_adder_inst.$procdff$268 ($dff) from module design122_12_5_top (D = \design122_12_5_inst.memory_cntrl_instance653.mem.rd_data_out [15:0], Q = \design122_12_5_inst.full_adder_instance654.full_adder_inst.a, rval = 16'0000000000000000).
Adding SRST signal on $flatten\design122_12_5_inst.\full_adder_instance654.\full_adder_inst.$procdff$266 ($dff) from module design122_12_5_top (D = $auto$wreduce.cc:461:run$580 [15:0], Q = \design122_12_5_inst.full_adder_instance654.full_adder_inst.data_out [15:0], rval = 16'0000000000000000).
Adding SRST signal on $flatten\design122_12_5_inst.\full_adder_instance540.\full_adder_inst.$procdff$269 ($dff) from module design122_12_5_top (D = \d_in4 [31:16], Q = \design122_12_5_inst.full_adder_instance540.full_adder_inst.b, rval = 16'0000000000000000).
Adding SRST signal on $flatten\design122_12_5_inst.\full_adder_instance540.\full_adder_inst.$procdff$268 ($dff) from module design122_12_5_top (D = \d_in4 [15:0], Q = \design122_12_5_inst.full_adder_instance540.full_adder_inst.a, rval = 16'0000000000000000).
Adding SRST signal on $flatten\design122_12_5_inst.\full_adder_instance540.\full_adder_inst.$procdff$266 ($dff) from module design122_12_5_top (D = $auto$wreduce.cc:461:run$578 [15:0], Q = \design122_12_5_inst.full_adder_instance540.full_adder_inst.data_out [15:0], rval = 16'0000000000000000).
Adding SRST signal on $flatten\design122_12_5_inst.\full_adder_instance432.\full_adder_inst.$procdff$269 ($dff) from module design122_12_5_top (D = \design122_12_5_inst.register_instance431.data_out [31:16], Q = \design122_12_5_inst.full_adder_instance432.full_adder_inst.b, rval = 16'0000000000000000).
Adding SRST signal on $flatten\design122_12_5_inst.\full_adder_instance432.\full_adder_inst.$procdff$268 ($dff) from module design122_12_5_top (D = \design122_12_5_inst.register_instance431.data_out [15:0], Q = \design122_12_5_inst.full_adder_instance432.full_adder_inst.a, rval = 16'0000000000000000).
Adding SRST signal on $flatten\design122_12_5_inst.\full_adder_instance432.\full_adder_inst.$procdff$266 ($dff) from module design122_12_5_top (D = $auto$wreduce.cc:461:run$576 [15:0], Q = \design122_12_5_inst.full_adder_instance432.full_adder_inst.data_out [15:0], rval = 16'0000000000000000).
Adding SRST signal on $flatten\design122_12_5_inst.\full_adder_instance321.\full_adder_inst.$procdff$269 ($dff) from module design122_12_5_top (D = \design122_12_5_inst.full_adder_instance321.full_adder_inst.data_in [31:16], Q = \design122_12_5_inst.full_adder_instance321.full_adder_inst.b, rval = 16'0000000000000000).
Adding SRST signal on $flatten\design122_12_5_inst.\full_adder_instance321.\full_adder_inst.$procdff$268 ($dff) from module design122_12_5_top (D = \design122_12_5_inst.full_adder_instance321.full_adder_inst.data_in [15:0], Q = \design122_12_5_inst.full_adder_instance321.full_adder_inst.a, rval = 16'0000000000000000).
Adding SRST signal on $flatten\design122_12_5_inst.\full_adder_instance321.\full_adder_inst.$procdff$266 ($dff) from module design122_12_5_top (D = $auto$wreduce.cc:461:run$574 [15:0], Q = \design122_12_5_inst.full_adder_instance321.full_adder_inst.data_out [15:0], rval = 16'0000000000000000).
Adding SRST signal on $flatten\design122_12_5_inst.\full_adder_instance214.\full_adder_inst.$procdff$269 ($dff) from module design122_12_5_top (D = \design122_12_5_inst.full_adder_instance214.full_adder_inst.data_in [31:16], Q = \design122_12_5_inst.full_adder_instance214.full_adder_inst.b, rval = 16'0000000000000000).
Adding SRST signal on $flatten\design122_12_5_inst.\full_adder_instance214.\full_adder_inst.$procdff$268 ($dff) from module design122_12_5_top (D = \design122_12_5_inst.full_adder_instance214.full_adder_inst.data_in [15:0], Q = \design122_12_5_inst.full_adder_instance214.full_adder_inst.a, rval = 16'0000000000000000).
Adding SRST signal on $flatten\design122_12_5_inst.\full_adder_instance214.\full_adder_inst.$procdff$266 ($dff) from module design122_12_5_top (D = $auto$wreduce.cc:461:run$572 [15:0], Q = \design122_12_5_inst.full_adder_instance214.full_adder_inst.data_out [15:0], rval = 16'0000000000000000).
Adding SRST signal on $flatten\design122_12_5_inst.\full_adder_instance120111.\full_adder_inst.$procdff$269 ($dff) from module design122_12_5_top (D = \design122_12_5_inst.full_adder_instance120111.full_adder_inst.data_in [31:16], Q = \design122_12_5_inst.full_adder_instance120111.full_adder_inst.b, rval = 16'0000000000000000).
Adding SRST signal on $flatten\design122_12_5_inst.\full_adder_instance120111.\full_adder_inst.$procdff$268 ($dff) from module design122_12_5_top (D = \design122_12_5_inst.full_adder_instance120111.full_adder_inst.data_in [15:0], Q = \design122_12_5_inst.full_adder_instance120111.full_adder_inst.a, rval = 16'0000000000000000).
Adding SRST signal on $flatten\design122_12_5_inst.\full_adder_instance120111.\full_adder_inst.$procdff$266 ($dff) from module design122_12_5_top (D = $auto$wreduce.cc:461:run$570 [15:0], Q = \design122_12_5_inst.full_adder_instance120111.full_adder_inst.data_out [15:0], rval = 16'0000000000000000).
Adding SRST signal on $flatten\design122_12_5_inst.\full_adder_instance110102.\full_adder_inst.$procdff$269 ($dff) from module design122_12_5_top (D = \design122_12_5_inst.memory_cntrl_instance110101.mem.rd_data_out [31:16], Q = \design122_12_5_inst.full_adder_instance110102.full_adder_inst.b, rval = 16'0000000000000000).
Adding SRST signal on $flatten\design122_12_5_inst.\full_adder_instance110102.\full_adder_inst.$procdff$268 ($dff) from module design122_12_5_top (D = \design122_12_5_inst.memory_cntrl_instance110101.mem.rd_data_out [15:0], Q = \design122_12_5_inst.full_adder_instance110102.full_adder_inst.a, rval = 16'0000000000000000).
Adding SRST signal on $flatten\design122_12_5_inst.\full_adder_instance110102.\full_adder_inst.$procdff$266 ($dff) from module design122_12_5_top (D = $auto$wreduce.cc:461:run$568 [15:0], Q = \design122_12_5_inst.full_adder_instance110102.full_adder_inst.data_out [15:0], rval = 16'0000000000000000).
Adding SRST signal on $flatten\design122_12_5_inst.\full_adder_instance104.\full_adder_inst.$procdff$269 ($dff) from module design122_12_5_top (D = \design122_12_5_inst.full_adder_instance104.full_adder_inst.data_in [31:16], Q = \design122_12_5_inst.full_adder_instance104.full_adder_inst.b, rval = 16'0000000000000000).
Adding SRST signal on $flatten\design122_12_5_inst.\full_adder_instance104.\full_adder_inst.$procdff$268 ($dff) from module design122_12_5_top (D = \design122_12_5_inst.full_adder_instance104.full_adder_inst.data_in [15:0], Q = \design122_12_5_inst.full_adder_instance104.full_adder_inst.a, rval = 16'0000000000000000).
Adding SRST signal on $flatten\design122_12_5_inst.\full_adder_instance104.\full_adder_inst.$procdff$266 ($dff) from module design122_12_5_top (D = $auto$wreduce.cc:461:run$565 [15:0], Q = \design122_12_5_inst.full_adder_instance104.full_adder_inst.data_out [15:0], rval = 16'0000000000000000).
Adding SRST signal on $flatten\design122_12_5_inst.\full_adder_instance10093.\full_adder_inst.$procdff$270 ($dff) from module design122_12_5_top (D = \design122_12_5_inst.full_adder_instance10093.cin, Q = \design122_12_5_inst.full_adder_instance10093.full_adder_inst.c, rval = 1'0).
Adding SRST signal on $flatten\design122_12_5_inst.\full_adder_instance10093.\full_adder_inst.$procdff$269 ($dff) from module design122_12_5_top (D = \design122_12_5_inst.memory_cntrl_instance10092.mem.rd_data_out [31:16], Q = \design122_12_5_inst.full_adder_instance10093.full_adder_inst.b, rval = 16'0000000000000000).
Adding SRST signal on $flatten\design122_12_5_inst.\full_adder_instance10093.\full_adder_inst.$procdff$268 ($dff) from module design122_12_5_top (D = \design122_12_5_inst.memory_cntrl_instance10092.mem.rd_data_out [15:0], Q = \design122_12_5_inst.full_adder_instance10093.full_adder_inst.a, rval = 16'0000000000000000).
Adding SRST signal on $flatten\design122_12_5_inst.\full_adder_instance10093.\full_adder_inst.$procdff$266 ($dff) from module design122_12_5_top (D = $auto$wreduce.cc:461:run$563 [15:0], Q = \design122_12_5_inst.full_adder_instance10093.full_adder_inst.data_out [15:0], rval = 16'0000000000000000).
Adding SRST signal on $flatten\design122_12_5_inst.\encoder_instance981.$procdff$257 ($dff) from module design122_12_5_top (D = { \design122_12_5_inst.encoder_instance981.data_out_wire [10] \design122_12_5_inst.encoder_instance981.data_out_wire [8:7] \design122_12_5_inst.encoder_instance981.data_out_wire [3:0] }, Q = { \design122_12_5_inst.encoder_instance981.data_out [10] \design122_12_5_inst.encoder_instance981.data_out [8:7] \design122_12_5_inst.encoder_instance981.data_out [3:0] }, rval = 7'0000000).
Adding SRST signal on $flatten\design122_12_5_inst.\encoder_instance981.$procdff$257 ($dff) from module design122_12_5_top (D = { $auto$wreduce.cc:461:run$557 [23:11] $auto$wreduce.cc:461:run$557 [9] $auto$wreduce.cc:461:run$557 [6:4] }, Q = { \design122_12_5_inst.encoder_instance981.data_out [23:11] \design122_12_5_inst.encoder_instance981.data_out [9] \design122_12_5_inst.encoder_instance981.data_out [6:4] }, rval = 17'00000000000000000).
Adding SRST signal on $flatten\design122_12_5_inst.\encoder_instance874.$procdff$257 ($dff) from module design122_12_5_top (D = { \design122_12_5_inst.encoder_instance874.data_out_wire [10] \design122_12_5_inst.encoder_instance874.data_out_wire [8:7] \design122_12_5_inst.encoder_instance874.data_out_wire [3:0] }, Q = { \design122_12_5_inst.encoder_instance874.data_out [10] \design122_12_5_inst.encoder_instance874.data_out [8:7] \design122_12_5_inst.encoder_instance874.data_out [3:0] }, rval = 7'0000000).
Adding SRST signal on $flatten\design122_12_5_inst.\encoder_instance874.$procdff$257 ($dff) from module design122_12_5_top (D = { $flatten\design122_12_5_inst.\encoder_instance874.$2\data_out_wire[31:0] [31:11] $flatten\design122_12_5_inst.\encoder_instance874.$2\data_out_wire[31:0] [9] $flatten\design122_12_5_inst.\encoder_instance874.$2\data_out_wire[31:0] [6:4] }, Q = { \design122_12_5_inst.encoder_instance874.data_out [31:11] \design122_12_5_inst.encoder_instance874.data_out [9] \design122_12_5_inst.encoder_instance874.data_out [6:4] }, rval = 25'0000000000000000000000000).
Adding SRST signal on $flatten\design122_12_5_inst.\encoder_instance763.$procdff$257 ($dff) from module design122_12_5_top (D = { \design122_12_5_inst.encoder_instance763.data_out_wire [10] \design122_12_5_inst.encoder_instance763.data_out_wire [8:7] \design122_12_5_inst.encoder_instance763.data_out_wire [3:0] }, Q = { \design122_12_5_inst.encoder_instance763.data_out [10] \design122_12_5_inst.encoder_instance763.data_out [8:7] \design122_12_5_inst.encoder_instance763.data_out [3:0] }, rval = 7'0000000).
Adding SRST signal on $flatten\design122_12_5_inst.\encoder_instance763.$procdff$257 ($dff) from module design122_12_5_top (D = { $flatten\design122_12_5_inst.\encoder_instance763.$2\data_out_wire[31:0] [31:11] $flatten\design122_12_5_inst.\encoder_instance763.$2\data_out_wire[31:0] [9] $flatten\design122_12_5_inst.\encoder_instance763.$2\data_out_wire[31:0] [6:4] }, Q = { \design122_12_5_inst.encoder_instance763.data_out [31:11] \design122_12_5_inst.encoder_instance763.data_out [9] \design122_12_5_inst.encoder_instance763.data_out [6:4] }, rval = 25'0000000000000000000000000).
Adding SRST signal on $flatten\design122_12_5_inst.\encoder_instance652.$procdff$257 ($dff) from module design122_12_5_top (D = { \design122_12_5_inst.encoder_instance652.data_out_wire [10] \design122_12_5_inst.encoder_instance652.data_out_wire [8:7] \design122_12_5_inst.encoder_instance652.data_out_wire [3:0] }, Q = { \design122_12_5_inst.encoder_instance652.data_out [10] \design122_12_5_inst.encoder_instance652.data_out [8:7] \design122_12_5_inst.encoder_instance652.data_out [3:0] }, rval = 7'0000000).
Adding SRST signal on $flatten\design122_12_5_inst.\encoder_instance652.$procdff$257 ($dff) from module design122_12_5_top (D = { $flatten\design122_12_5_inst.\encoder_instance652.$2\data_out_wire[31:0] [31:11] $flatten\design122_12_5_inst.\encoder_instance652.$2\data_out_wire[31:0] [9] $flatten\design122_12_5_inst.\encoder_instance652.$2\data_out_wire[31:0] [6:4] }, Q = { \design122_12_5_inst.encoder_instance652.data_out [31:11] \design122_12_5_inst.encoder_instance652.data_out [9] \design122_12_5_inst.encoder_instance652.data_out [6:4] }, rval = 25'0000000000000000000000000).
Adding SRST signal on $flatten\design122_12_5_inst.\encoder_instance541.$procdff$257 ($dff) from module design122_12_5_top (D = { \design122_12_5_inst.encoder_instance541.data_out_wire [10] \design122_12_5_inst.encoder_instance541.data_out_wire [8:7] \design122_12_5_inst.encoder_instance541.data_out_wire [3:0] }, Q = { \design122_12_5_inst.encoder_instance541.data_out [10] \design122_12_5_inst.encoder_instance541.data_out [8:7] \design122_12_5_inst.encoder_instance541.data_out [3:0] }, rval = 7'0000000).
Adding SRST signal on $flatten\design122_12_5_inst.\encoder_instance541.$procdff$257 ($dff) from module design122_12_5_top (D = { $flatten\design122_12_5_inst.\encoder_instance541.$2\data_out_wire[31:0] [31:11] $flatten\design122_12_5_inst.\encoder_instance541.$2\data_out_wire[31:0] [9] $flatten\design122_12_5_inst.\encoder_instance541.$2\data_out_wire[31:0] [6:4] }, Q = { \design122_12_5_inst.encoder_instance541.data_out [31:11] \design122_12_5_inst.encoder_instance541.data_out [9] \design122_12_5_inst.encoder_instance541.data_out [6:4] }, rval = 25'0000000000000000000000000).
Adding SRST signal on $flatten\design122_12_5_inst.\encoder_instance434.$procdff$257 ($dff) from module design122_12_5_top (D = { \design122_12_5_inst.encoder_instance434.data_out_wire [10] \design122_12_5_inst.encoder_instance434.data_out_wire [8:7] \design122_12_5_inst.encoder_instance434.data_out_wire [3:0] }, Q = { \design122_12_5_inst.encoder_instance434.data_out [10] \design122_12_5_inst.encoder_instance434.data_out [8:7] \design122_12_5_inst.encoder_instance434.data_out [3:0] }, rval = 7'0000000).
Adding SRST signal on $flatten\design122_12_5_inst.\encoder_instance434.$procdff$257 ($dff) from module design122_12_5_top (D = { $flatten\design122_12_5_inst.\encoder_instance434.$2\data_out_wire[31:0] [31:11] $flatten\design122_12_5_inst.\encoder_instance434.$2\data_out_wire[31:0] [9] $flatten\design122_12_5_inst.\encoder_instance434.$2\data_out_wire[31:0] [6:4] }, Q = { \design122_12_5_inst.encoder_instance434.data_out [31:11] \design122_12_5_inst.encoder_instance434.data_out [9] \design122_12_5_inst.encoder_instance434.data_out [6:4] }, rval = 25'0000000000000000000000000).
Adding SRST signal on $flatten\design122_12_5_inst.\encoder_instance322.$procdff$257 ($dff) from module design122_12_5_top (D = { \design122_12_5_inst.encoder_instance322.data_out_wire [10] \design122_12_5_inst.encoder_instance322.data_out_wire [8:7] \design122_12_5_inst.encoder_instance322.data_out_wire [3:0] }, Q = { \design122_12_5_inst.encoder_instance322.data_out [10] \design122_12_5_inst.encoder_instance322.data_out [8:7] \design122_12_5_inst.encoder_instance322.data_out [3:0] }, rval = 7'0000000).
Adding SRST signal on $flatten\design122_12_5_inst.\encoder_instance322.$procdff$257 ($dff) from module design122_12_5_top (D = { $auto$wreduce.cc:461:run$552 [23:11] $auto$wreduce.cc:461:run$552 [9] $auto$wreduce.cc:461:run$552 [6:4] }, Q = { \design122_12_5_inst.encoder_instance322.data_out [23:11] \design122_12_5_inst.encoder_instance322.data_out [9] \design122_12_5_inst.encoder_instance322.data_out [6:4] }, rval = 17'00000000000000000).
Adding SRST signal on $flatten\design122_12_5_inst.\encoder_instance211.$procdff$257 ($dff) from module design122_12_5_top (D = { \design122_12_5_inst.encoder_instance211.data_out_wire [10] \design122_12_5_inst.encoder_instance211.data_out_wire [8:7] \design122_12_5_inst.encoder_instance211.data_out_wire [3:0] }, Q = { \design122_12_5_inst.encoder_instance211.data_out [10] \design122_12_5_inst.encoder_instance211.data_out [8:7] \design122_12_5_inst.encoder_instance211.data_out [3:0] }, rval = 7'0000000).
Adding SRST signal on $flatten\design122_12_5_inst.\encoder_instance211.$procdff$257 ($dff) from module design122_12_5_top (D = { $auto$wreduce.cc:461:run$547 [23:11] $auto$wreduce.cc:461:run$547 [9] $auto$wreduce.cc:461:run$547 [6:4] }, Q = { \design122_12_5_inst.encoder_instance211.data_out [23:11] \design122_12_5_inst.encoder_instance211.data_out [9] \design122_12_5_inst.encoder_instance211.data_out [6:4] }, rval = 17'00000000000000000).
Adding SRST signal on $flatten\design122_12_5_inst.\encoder_instance120112.$procdff$257 ($dff) from module design122_12_5_top (D = { \design122_12_5_inst.encoder_instance120112.data_out_wire [10] \design122_12_5_inst.encoder_instance120112.data_out_wire [8:7] \design122_12_5_inst.encoder_instance120112.data_out_wire [3:0] }, Q = { \design122_12_5_inst.encoder_instance120112.data_out [10] \design122_12_5_inst.encoder_instance120112.data_out [8:7] \design122_12_5_inst.encoder_instance120112.data_out [3:0] }, rval = 7'0000000).
Adding SRST signal on $flatten\design122_12_5_inst.\encoder_instance120112.$procdff$257 ($dff) from module design122_12_5_top (D = { $auto$wreduce.cc:461:run$542 [23:11] $auto$wreduce.cc:461:run$542 [9] $auto$wreduce.cc:461:run$542 [6:4] }, Q = { \design122_12_5_inst.encoder_instance120112.data_out [23:11] \design122_12_5_inst.encoder_instance120112.data_out [9] \design122_12_5_inst.encoder_instance120112.data_out [6:4] }, rval = 17'00000000000000000).
Adding SRST signal on $flatten\design122_12_5_inst.\encoder_instance110100.$procdff$257 ($dff) from module design122_12_5_top (D = { \design122_12_5_inst.encoder_instance110100.data_out_wire [10] \design122_12_5_inst.encoder_instance110100.data_out_wire [8:7] \design122_12_5_inst.encoder_instance110100.data_out_wire [3:0] }, Q = { \design122_12_5_inst.encoder_instance110100.data_out [10] \design122_12_5_inst.encoder_instance110100.data_out [8:7] \design122_12_5_inst.encoder_instance110100.data_out [3:0] }, rval = 7'0000000).
Adding SRST signal on $flatten\design122_12_5_inst.\encoder_instance110100.$procdff$257 ($dff) from module design122_12_5_top (D = { $flatten\design122_12_5_inst.\encoder_instance110100.$2\data_out_wire[31:0] [31:11] $flatten\design122_12_5_inst.\encoder_instance110100.$2\data_out_wire[31:0] [9] $flatten\design122_12_5_inst.\encoder_instance110100.$2\data_out_wire[31:0] [6:4] }, Q = { \design122_12_5_inst.encoder_instance110100.data_out [31:11] \design122_12_5_inst.encoder_instance110100.data_out [9] \design122_12_5_inst.encoder_instance110100.data_out [6:4] }, rval = 25'0000000000000000000000000).
Adding SRST signal on $flatten\design122_12_5_inst.\encoder_instance10090.$procdff$257 ($dff) from module design122_12_5_top (D = { \design122_12_5_inst.encoder_instance10090.data_out_wire [10] \design122_12_5_inst.encoder_instance10090.data_out_wire [8:7] \design122_12_5_inst.encoder_instance10090.data_out_wire [3:0] }, Q = { \design122_12_5_inst.encoder_instance10090.data_out [10] \design122_12_5_inst.encoder_instance10090.data_out [8:7] \design122_12_5_inst.encoder_instance10090.data_out [3:0] }, rval = 7'0000000).
Adding SRST signal on $flatten\design122_12_5_inst.\encoder_instance10090.$procdff$257 ($dff) from module design122_12_5_top (D = { $flatten\design122_12_5_inst.\encoder_instance10090.$2\data_out_wire[31:0] [31:11] $flatten\design122_12_5_inst.\encoder_instance10090.$2\data_out_wire[31:0] [9] $flatten\design122_12_5_inst.\encoder_instance10090.$2\data_out_wire[31:0] [6:4] }, Q = { \design122_12_5_inst.encoder_instance10090.data_out [31:11] \design122_12_5_inst.encoder_instance10090.data_out [9] \design122_12_5_inst.encoder_instance10090.data_out [6:4] }, rval = 25'0000000000000000000000000).
Adding SRST signal on $flatten\design122_12_5_inst.\encoder_instance100.$procdff$257 ($dff) from module design122_12_5_top (D = { \design122_12_5_inst.encoder_instance100.data_out_wire [10] \design122_12_5_inst.encoder_instance100.data_out_wire [8:7] \design122_12_5_inst.encoder_instance100.data_out_wire [3:0] }, Q = { \design122_12_5_inst.encoder_instance100.data_out [10] \design122_12_5_inst.encoder_instance100.data_out [8:7] \design122_12_5_inst.encoder_instance100.data_out [3:0] }, rval = 7'0000000).
Adding SRST signal on $flatten\design122_12_5_inst.\encoder_instance100.$procdff$257 ($dff) from module design122_12_5_top (D = { $auto$wreduce.cc:461:run$537 [23:11] $auto$wreduce.cc:461:run$537 [9] $auto$wreduce.cc:461:run$537 [6:4] }, Q = { \design122_12_5_inst.encoder_instance100.data_out [23:11] \design122_12_5_inst.encoder_instance100.data_out [9] \design122_12_5_inst.encoder_instance100.data_out [6:4] }, rval = 17'00000000000000000).
Setting constant 0-bit at position 0 on $auto$ff.cc:298:slice$930 ($dff) from module design122_12_5_top.
Setting constant 0-bit at position 1 on $auto$ff.cc:298:slice$930 ($dff) from module design122_12_5_top.
Setting constant 0-bit at position 2 on $auto$ff.cc:298:slice$930 ($dff) from module design122_12_5_top.
Setting constant 0-bit at position 3 on $auto$ff.cc:298:slice$930 ($dff) from module design122_12_5_top.
Setting constant 0-bit at position 4 on $auto$ff.cc:298:slice$930 ($dff) from module design122_12_5_top.
Setting constant 0-bit at position 5 on $auto$ff.cc:298:slice$930 ($dff) from module design122_12_5_top.
Setting constant 0-bit at position 6 on $auto$ff.cc:298:slice$930 ($dff) from module design122_12_5_top.
Setting constant 0-bit at position 7 on $auto$ff.cc:298:slice$930 ($dff) from module design122_12_5_top.
Setting constant 0-bit at position 0 on $auto$ff.cc:298:slice$921 ($dff) from module design122_12_5_top.
Setting constant 0-bit at position 1 on $auto$ff.cc:298:slice$921 ($dff) from module design122_12_5_top.
Setting constant 0-bit at position 2 on $auto$ff.cc:298:slice$921 ($dff) from module design122_12_5_top.
Setting constant 0-bit at position 3 on $auto$ff.cc:298:slice$921 ($dff) from module design122_12_5_top.
Setting constant 0-bit at position 4 on $auto$ff.cc:298:slice$921 ($dff) from module design122_12_5_top.
Setting constant 0-bit at position 5 on $auto$ff.cc:298:slice$921 ($dff) from module design122_12_5_top.
Setting constant 0-bit at position 6 on $auto$ff.cc:298:slice$921 ($dff) from module design122_12_5_top.
Setting constant 0-bit at position 7 on $auto$ff.cc:298:slice$921 ($dff) from module design122_12_5_top.
[#visit=207, #solve=0, #remove=16, time=0.03 sec.]

9.57. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \design122_12_5_top..
Removed 246 unused cells and 268 unused wires.
<suppressed ~247 debug messages>

9.58. Executing OPT_EXPR pass (perform const folding).
Optimizing module design122_12_5_top.

9.59. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \design122_12_5_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~108 debug messages>

9.60. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \design122_12_5_top.
    New ctrl vector for $pmux cell $flatten\design122_12_5_inst.\large_mux_instance110103.$procmux$71: { $flatten\design122_12_5_inst.\large_mux_instance110103.$procmux$74_CMP $flatten\design122_12_5_inst.\large_mux_instance110103.$procmux$73_CMP }
    New ctrl vector for $pmux cell $flatten\design122_12_5_inst.\large_mux_instance110103.$procmux$76: { $auto$opt_reduce.cc:134:opt_pmux$980 $flatten\design122_12_5_inst.\large_mux_instance110103.$procmux$78_CMP $flatten\design122_12_5_inst.\large_mux_instance110103.$procmux$77_CMP }
    New ctrl vector for $pmux cell $flatten\design122_12_5_inst.\large_mux_instance110103.$procmux$81: { $flatten\design122_12_5_inst.\large_mux_instance110103.$procmux$85_CMP $auto$opt_reduce.cc:134:opt_pmux$982 $flatten\design122_12_5_inst.\large_mux_instance110103.$procmux$82_CMP }
    New ctrl vector for $pmux cell $flatten\design122_12_5_inst.\large_mux_instance110103.$procmux$86: { $flatten\design122_12_5_inst.\large_mux_instance110103.$procmux$90_CMP $flatten\design122_12_5_inst.\large_mux_instance110103.$procmux$89_CMP $auto$opt_reduce.cc:134:opt_pmux$984 }
  Optimizing cells in module \design122_12_5_top.
Performed a total of 4 changes.

9.61. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\design122_12_5_top'.
<suppressed ~69 debug messages>
Removed a total of 23 cells.

9.62. Executing OPT_SHARE pass.

9.63. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 16 on $auto$ff.cc:298:slice$640 ($sdff) from module design122_12_5_top.
Setting constant 0-bit at position 17 on $auto$ff.cc:298:slice$640 ($sdff) from module design122_12_5_top.
Setting constant 0-bit at position 18 on $auto$ff.cc:298:slice$640 ($sdff) from module design122_12_5_top.
Setting constant 0-bit at position 19 on $auto$ff.cc:298:slice$640 ($sdff) from module design122_12_5_top.
Setting constant 0-bit at position 20 on $auto$ff.cc:298:slice$640 ($sdff) from module design122_12_5_top.
Setting constant 0-bit at position 21 on $auto$ff.cc:298:slice$640 ($sdff) from module design122_12_5_top.
Setting constant 0-bit at position 22 on $auto$ff.cc:298:slice$640 ($sdff) from module design122_12_5_top.
Setting constant 0-bit at position 23 on $auto$ff.cc:298:slice$640 ($sdff) from module design122_12_5_top.
[#visit=194, #solve=0, #remove=8, time=0.02 sec.]

9.64. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \design122_12_5_top..
Removed 1 unused cells and 13 unused wires.
<suppressed ~2 debug messages>

9.65. Executing OPT_EXPR pass (perform const folding).
Optimizing module design122_12_5_top.

9.66. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \design122_12_5_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~108 debug messages>

9.67. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \design122_12_5_top.
Performed a total of 0 changes.

9.68. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\design122_12_5_top'.
Removed a total of 0 cells.

9.69. Executing OPT_SHARE pass.

9.70. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=194, #solve=0, #remove=0, time=0.02 sec.]

9.71. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \design122_12_5_top..

9.72. Executing OPT_EXPR pass (perform const folding).
Optimizing module design122_12_5_top.

RUN-OPT ITERATIONS DONE : 3

9.73. Executing OPT_EXPR pass (perform const folding).
Optimizing module design122_12_5_top.

9.74. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\design122_12_5_top'.
Removed a total of 0 cells.

9.75. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \design122_12_5_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~108 debug messages>

9.76. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \design122_12_5_top.
Performed a total of 0 changes.

9.77. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\design122_12_5_top'.
Removed a total of 0 cells.

9.78. Executing OPT_SHARE pass.

9.79. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=194, #solve=0, #remove=0, time=0.02 sec.]

9.80. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \design122_12_5_top..

9.81. Executing OPT_EXPR pass (perform const folding).
Optimizing module design122_12_5_top.

RUN-OPT ITERATIONS DONE : 1

9.82. Executing OPT_EXPR pass (perform const folding).
Optimizing module design122_12_5_top.

9.83. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\design122_12_5_top'.
Removed a total of 0 cells.

9.84. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \design122_12_5_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~108 debug messages>

9.85. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \design122_12_5_top.
Performed a total of 0 changes.

9.86. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\design122_12_5_top'.
Removed a total of 0 cells.

9.87. Executing OPT_SHARE pass.

9.88. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=194, #solve=0, #remove=0, time=0.02 sec.]

9.89. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=194, #solve=2573, #remove=0, time=2.52 sec.]

9.90. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \design122_12_5_top..

9.91. Executing OPT_EXPR pass (perform const folding).
Optimizing module design122_12_5_top.

RUN-OPT ITERATIONS DONE : 1

9.92. Executing WREDUCE pass (reducing word size of cells).
Removed top 13 bits (of 24) from mux cell design122_12_5_top.$flatten\design122_12_5_inst.\encoder_instance100.$procmux$151 ($mux).
Removed top 21 bits (of 32) from mux cell design122_12_5_top.$flatten\design122_12_5_inst.\encoder_instance10090.$procmux$151 ($mux).
Removed top 21 bits (of 32) from mux cell design122_12_5_top.$flatten\design122_12_5_inst.\encoder_instance110100.$procmux$151 ($mux).
Removed top 13 bits (of 24) from mux cell design122_12_5_top.$flatten\design122_12_5_inst.\encoder_instance120112.$procmux$151 ($mux).
Removed top 13 bits (of 24) from mux cell design122_12_5_top.$flatten\design122_12_5_inst.\encoder_instance211.$procmux$151 ($mux).
Removed top 13 bits (of 24) from mux cell design122_12_5_top.$flatten\design122_12_5_inst.\encoder_instance322.$procmux$151 ($mux).
Removed top 21 bits (of 32) from mux cell design122_12_5_top.$flatten\design122_12_5_inst.\encoder_instance434.$procmux$151 ($mux).
Removed top 21 bits (of 32) from mux cell design122_12_5_top.$flatten\design122_12_5_inst.\encoder_instance541.$procmux$151 ($mux).
Removed top 21 bits (of 32) from mux cell design122_12_5_top.$flatten\design122_12_5_inst.\encoder_instance652.$procmux$151 ($mux).
Removed top 21 bits (of 32) from mux cell design122_12_5_top.$flatten\design122_12_5_inst.\encoder_instance763.$procmux$151 ($mux).
Removed top 21 bits (of 32) from mux cell design122_12_5_top.$flatten\design122_12_5_inst.\encoder_instance874.$procmux$151 ($mux).
Removed top 13 bits (of 24) from mux cell design122_12_5_top.$flatten\design122_12_5_inst.\encoder_instance981.$procmux$151 ($mux).
Removed cell design122_12_5_top.$flatten\design122_12_5_inst.\full_adder_instance104.\full_adder_inst.$procmux$225 ($mux).
Removed cell design122_12_5_top.$flatten\design122_12_5_inst.\full_adder_instance120111.\full_adder_inst.$procmux$225 ($mux).
Removed cell design122_12_5_top.$flatten\design122_12_5_inst.\full_adder_instance214.\full_adder_inst.$procmux$225 ($mux).
Removed cell design122_12_5_top.$flatten\design122_12_5_inst.\full_adder_instance321.\full_adder_inst.$procmux$225 ($mux).
Removed cell design122_12_5_top.$flatten\design122_12_5_inst.\full_adder_instance432.\full_adder_inst.$procmux$225 ($mux).
Removed cell design122_12_5_top.$flatten\design122_12_5_inst.\full_adder_instance540.\full_adder_inst.$procmux$225 ($mux).
Removed cell design122_12_5_top.$flatten\design122_12_5_inst.\full_adder_instance654.\full_adder_inst.$procmux$225 ($mux).
Removed cell design122_12_5_top.$flatten\design122_12_5_inst.\full_adder_instance760.\full_adder_inst.$procmux$225 ($mux).
Removed cell design122_12_5_top.$flatten\design122_12_5_inst.\full_adder_instance872.\full_adder_inst.$procmux$225 ($mux).
Removed cell design122_12_5_top.$flatten\design122_12_5_inst.\full_adder_instance983.\full_adder_inst.$procmux$225 ($mux).
Removed top 8 bits (of 24) from mux cell design122_12_5_top.$flatten\design122_12_5_inst.\large_mux_instance110103.$procmux$71 ($pmux).
Removed top 8 bits (of 32) from FF cell design122_12_5_top.$auto$ff.cc:298:slice$723 ($sdffe).
Removed top 8 bits (of 32) from FF cell design122_12_5_top.$auto$ff.cc:298:slice$683 ($sdffe).
Removed top 8 bits (of 32) from wire design122_12_5_top.$auto$wreduce.cc:461:run$537.
Removed top 8 bits (of 32) from wire design122_12_5_top.$auto$wreduce.cc:461:run$538.
Removed top 8 bits (of 32) from wire design122_12_5_top.$auto$wreduce.cc:461:run$539.
Removed top 8 bits (of 32) from wire design122_12_5_top.$auto$wreduce.cc:461:run$540.
Removed top 8 bits (of 32) from wire design122_12_5_top.$auto$wreduce.cc:461:run$542.
Removed top 8 bits (of 32) from wire design122_12_5_top.$auto$wreduce.cc:461:run$543.
Removed top 8 bits (of 32) from wire design122_12_5_top.$auto$wreduce.cc:461:run$544.
Removed top 8 bits (of 32) from wire design122_12_5_top.$auto$wreduce.cc:461:run$545.
Removed top 8 bits (of 32) from wire design122_12_5_top.$auto$wreduce.cc:461:run$547.
Removed top 8 bits (of 32) from wire design122_12_5_top.$auto$wreduce.cc:461:run$548.
Removed top 8 bits (of 32) from wire design122_12_5_top.$auto$wreduce.cc:461:run$549.
Removed top 8 bits (of 32) from wire design122_12_5_top.$auto$wreduce.cc:461:run$550.
Removed top 8 bits (of 32) from wire design122_12_5_top.$auto$wreduce.cc:461:run$552.
Removed top 8 bits (of 32) from wire design122_12_5_top.$auto$wreduce.cc:461:run$553.
Removed top 8 bits (of 32) from wire design122_12_5_top.$auto$wreduce.cc:461:run$554.
Removed top 8 bits (of 32) from wire design122_12_5_top.$auto$wreduce.cc:461:run$555.
Removed top 8 bits (of 32) from wire design122_12_5_top.$auto$wreduce.cc:461:run$557.
Removed top 8 bits (of 32) from wire design122_12_5_top.$auto$wreduce.cc:461:run$558.
Removed top 8 bits (of 32) from wire design122_12_5_top.$auto$wreduce.cc:461:run$559.
Removed top 8 bits (of 32) from wire design122_12_5_top.$auto$wreduce.cc:461:run$560.
Removed top 16 bits (of 32) from wire design122_12_5_top.$auto$wreduce.cc:461:run$562.
Removed top 16 bits (of 32) from wire design122_12_5_top.$auto$wreduce.cc:461:run$563.
Removed top 16 bits (of 32) from wire design122_12_5_top.$auto$wreduce.cc:461:run$564.
Removed top 16 bits (of 32) from wire design122_12_5_top.$auto$wreduce.cc:461:run$565.
Removed top 16 bits (of 32) from wire design122_12_5_top.$auto$wreduce.cc:461:run$570.
Removed top 16 bits (of 32) from wire design122_12_5_top.$auto$wreduce.cc:461:run$571.
Removed top 16 bits (of 32) from wire design122_12_5_top.$auto$wreduce.cc:461:run$574.
Removed top 16 bits (of 32) from wire design122_12_5_top.$auto$wreduce.cc:461:run$575.
Removed top 16 bits (of 32) from wire design122_12_5_top.$auto$wreduce.cc:461:run$576.
Removed top 16 bits (of 32) from wire design122_12_5_top.$auto$wreduce.cc:461:run$577.
Removed top 16 bits (of 32) from wire design122_12_5_top.$auto$wreduce.cc:461:run$578.
Removed top 16 bits (of 32) from wire design122_12_5_top.$auto$wreduce.cc:461:run$582.
Removed top 16 bits (of 32) from wire design122_12_5_top.$auto$wreduce.cc:461:run$583.
Removed top 16 bits (of 32) from wire design122_12_5_top.$auto$wreduce.cc:461:run$584.
Removed top 16 bits (of 32) from wire design122_12_5_top.$auto$wreduce.cc:461:run$585.
Removed top 16 bits (of 32) from wire design122_12_5_top.$auto$wreduce.cc:461:run$586.
Removed top 8 bits (of 32) from wire design122_12_5_top.$auto$wreduce.cc:461:run$588.
Removed top 8 bits (of 32) from wire design122_12_5_top.$auto$wreduce.cc:461:run$589.
Removed top 8 bits (of 32) from wire design122_12_5_top.$auto$wreduce.cc:461:run$590.
Removed top 8 bits (of 32) from wire design122_12_5_top.$auto$wreduce.cc:461:run$594.
Removed top 8 bits (of 32) from wire design122_12_5_top.$auto$wreduce.cc:461:run$595.
Removed top 26 bits (of 32) from wire design122_12_5_top.$auto$wreduce.cc:461:run$597.
Removed top 22 bits (of 32) from wire design122_12_5_top.$auto$wreduce.cc:461:run$598.
Removed top 22 bits (of 32) from wire design122_12_5_top.$auto$wreduce.cc:461:run$599.
Removed top 22 bits (of 32) from wire design122_12_5_top.$auto$wreduce.cc:461:run$600.
Removed top 22 bits (of 32) from wire design122_12_5_top.$auto$wreduce.cc:461:run$601.
Removed top 25 bits (of 32) from wire design122_12_5_top.$auto$wreduce.cc:461:run$602.
Removed top 25 bits (of 32) from wire design122_12_5_top.$auto$wreduce.cc:461:run$603.
Removed top 22 bits (of 32) from wire design122_12_5_top.$auto$wreduce.cc:461:run$604.
Removed top 22 bits (of 32) from wire design122_12_5_top.$auto$wreduce.cc:461:run$605.
Removed top 22 bits (of 32) from wire design122_12_5_top.$auto$wreduce.cc:461:run$606.
Removed top 22 bits (of 32) from wire design122_12_5_top.$auto$wreduce.cc:461:run$607.
Removed top 22 bits (of 32) from wire design122_12_5_top.$auto$wreduce.cc:461:run$608.
Removed top 22 bits (of 32) from wire design122_12_5_top.$auto$wreduce.cc:461:run$609.
Removed top 22 bits (of 32) from wire design122_12_5_top.$auto$wreduce.cc:461:run$610.
Removed top 22 bits (of 32) from wire design122_12_5_top.$auto$wreduce.cc:461:run$611.
Removed top 22 bits (of 32) from wire design122_12_5_top.$auto$wreduce.cc:461:run$612.
Removed top 25 bits (of 32) from wire design122_12_5_top.$auto$wreduce.cc:461:run$613.
Removed top 25 bits (of 32) from wire design122_12_5_top.$auto$wreduce.cc:461:run$614.
Removed top 22 bits (of 32) from wire design122_12_5_top.$flatten\design122_12_5_inst.\memory_cntrl_instance120114.$add$../../../../.././rtl/memory_cntrl.v:53$58_Y.
Removed top 22 bits (of 32) from wire design122_12_5_top.$flatten\design122_12_5_inst.\memory_cntrl_instance210.$add$../../../../.././rtl/memory_cntrl.v:53$58_Y.
Removed top 22 bits (of 32) from wire design122_12_5_top.$flatten\design122_12_5_inst.\memory_cntrl_instance324.$add$../../../../.././rtl/memory_cntrl.v:53$58_Y.
Removed top 1 bits (of 10) from wire design122_12_5_top.$flatten\design122_12_5_inst.\memory_cntrl_instance542.$procmux$207_Y.
Removed top 22 bits (of 32) from wire design122_12_5_top.$flatten\design122_12_5_inst.\memory_cntrl_instance653.$add$../../../../.././rtl/memory_cntrl.v:53$58_Y.
Removed top 1 bits (of 10) from wire design122_12_5_top.$flatten\design122_12_5_inst.\memory_cntrl_instance761.$procmux$207_Y.
Removed top 22 bits (of 32) from wire design122_12_5_top.$flatten\design122_12_5_inst.\memory_cntrl_instance980.$add$../../../../.././rtl/memory_cntrl.v:53$58_Y.

9.93. Executing PEEPOPT pass (run peephole optimizers).

9.94. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \design122_12_5_top..
Removed 0 unused cells and 76 unused wires.
<suppressed ~1 debug messages>

9.95. Executing DEMUXMAP pass.

9.96. Executing SPLITNETS pass (splitting up multi-bit signals).

9.97. Printing statistics.

=== design122_12_5_top ===

   Number of wires:               1231
   Number of wire bits:          17421
   Number of public wires:         655
   Number of public wire bits:   11180
   Number of memories:              12
   Number of memory bits:       393216
   Number of processes:              0
   Number of cells:                819
     $add                           24
     $adff                           1
     $and                           24
     $dff                           36
     $eq                           215
     $logic_not                     69
     $memrd_v2                      12
     $memwr_v2                      12
     $mux                          122
     $not                            1
     $pmux                          48
     $reduce_and                    24
     $reduce_or                     39
     $sdff                          73
     $sdffce                        12
     $sdffe                         72
     $xor                           35

9.98. Executing RS_DSP_MULTADD pass.

9.99. Executing WREDUCE pass (reducing word size of cells).

9.100. Executing RS_DSP_MACC pass.
Warning: The synchronous register element Generic DFF $auto$ff.cc:298:slice$877 (type: $sdffe) cannot be merged in RS_DSP due to architectural limitations. Please address this issue in the RTL at line "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/memory_cntrl.v:21.1-60.7|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:202.32-202.120"
Warning: The synchronous register element Generic DFF $auto$ff.cc:298:slice$875 (type: $sdffe) cannot be merged in RS_DSP due to architectural limitations. Please address this issue in the RTL at line "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/memory_cntrl.v:21.1-60.7|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:202.32-202.120"
Warning: The synchronous register element Generic DFF $auto$ff.cc:298:slice$857 (type: $sdffe) cannot be merged in RS_DSP due to architectural limitations. Please address this issue in the RTL at line "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/memory_cntrl.v:21.1-60.7|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:148.32-148.118"
Warning: The synchronous register element Generic DFF $auto$ff.cc:298:slice$855 (type: $sdffe) cannot be merged in RS_DSP due to architectural limitations. Please address this issue in the RTL at line "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/memory_cntrl.v:21.1-60.7|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:148.32-148.118"
Warning: The synchronous register element Generic DFF $auto$ff.cc:298:slice$837 (type: $sdffe) cannot be merged in RS_DSP due to architectural limitations. Please address this issue in the RTL at line "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/memory_cntrl.v:21.1-60.7|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:207.32-207.123"
Warning: The synchronous register element Generic DFF $auto$ff.cc:298:slice$835 (type: $sdffe) cannot be merged in RS_DSP due to architectural limitations. Please address this issue in the RTL at line "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/memory_cntrl.v:21.1-60.7|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:207.32-207.123"
Warning: The synchronous register element Generic DFF $auto$ff.cc:298:slice$817 (type: $sdffe) cannot be merged in RS_DSP due to architectural limitations. Please address this issue in the RTL at line "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/memory_cntrl.v:21.1-60.7|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:216.32-216.120"
Warning: The synchronous register element Generic DFF $auto$ff.cc:298:slice$815 (type: $sdffe) cannot be merged in RS_DSP due to architectural limitations. Please address this issue in the RTL at line "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/memory_cntrl.v:21.1-60.7|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:216.32-216.120"
Warning: The synchronous register element Generic DFF $auto$ff.cc:298:slice$797 (type: $sdffe) cannot be merged in RS_DSP due to architectural limitations. Please address this issue in the RTL at line "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/memory_cntrl.v:21.1-60.7|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:152.32-152.114"
Warning: The synchronous register element Generic DFF $auto$ff.cc:298:slice$795 (type: $sdffe) cannot be merged in RS_DSP due to architectural limitations. Please address this issue in the RTL at line "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/memory_cntrl.v:21.1-60.7|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:152.32-152.114"
Warning: The synchronous register element Generic DFF $auto$ff.cc:298:slice$777 (type: $sdffe) cannot be merged in RS_DSP due to architectural limitations. Please address this issue in the RTL at line "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/memory_cntrl.v:21.1-60.7|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:162.32-162.115"
Warning: The synchronous register element Generic DFF $auto$ff.cc:298:slice$775 (type: $sdffe) cannot be merged in RS_DSP due to architectural limitations. Please address this issue in the RTL at line "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/memory_cntrl.v:21.1-60.7|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:162.32-162.115"
Warning: The synchronous register element Generic DFF $auto$ff.cc:298:slice$757 (type: $sdffe) cannot be merged in RS_DSP due to architectural limitations. Please address this issue in the RTL at line "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/memory_cntrl.v:21.1-60.7|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:167.32-167.118"
Warning: The synchronous register element Generic DFF $auto$ff.cc:298:slice$755 (type: $sdffe) cannot be merged in RS_DSP due to architectural limitations. Please address this issue in the RTL at line "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/memory_cntrl.v:21.1-60.7|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:167.32-167.118"
Warning: The synchronous register element Generic DFF $auto$ff.cc:298:slice$737 (type: $sdffe) cannot be merged in RS_DSP due to architectural limitations. Please address this issue in the RTL at line "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/memory_cntrl.v:21.1-60.7|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:172.32-172.118"
Warning: The synchronous register element Generic DFF $auto$ff.cc:298:slice$735 (type: $sdffe) cannot be merged in RS_DSP due to architectural limitations. Please address this issue in the RTL at line "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/memory_cntrl.v:21.1-60.7|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:172.32-172.118"
Warning: The synchronous register element Generic DFF $auto$ff.cc:298:slice$717 (type: $sdffe) cannot be merged in RS_DSP due to architectural limitations. Please address this issue in the RTL at line "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/memory_cntrl.v:21.1-60.7|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:179.32-179.118"
Warning: The synchronous register element Generic DFF $auto$ff.cc:298:slice$715 (type: $sdffe) cannot be merged in RS_DSP due to architectural limitations. Please address this issue in the RTL at line "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/memory_cntrl.v:21.1-60.7|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:179.32-179.118"
Warning: The synchronous register element Generic DFF $auto$ff.cc:298:slice$697 (type: $sdffe) cannot be merged in RS_DSP due to architectural limitations. Please address this issue in the RTL at line "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/memory_cntrl.v:21.1-60.7|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:183.32-183.118"
Warning: The synchronous register element Generic DFF $auto$ff.cc:298:slice$695 (type: $sdffe) cannot be merged in RS_DSP due to architectural limitations. Please address this issue in the RTL at line "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/memory_cntrl.v:21.1-60.7|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:183.32-183.118"
Warning: The synchronous register element Generic DFF $auto$ff.cc:298:slice$677 (type: $sdffe) cannot be merged in RS_DSP due to architectural limitations. Please address this issue in the RTL at line "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/memory_cntrl.v:21.1-60.7|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:191.32-191.118"
Warning: The synchronous register element Generic DFF $auto$ff.cc:298:slice$675 (type: $sdffe) cannot be merged in RS_DSP due to architectural limitations. Please address this issue in the RTL at line "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/memory_cntrl.v:21.1-60.7|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:191.32-191.118"
Warning: The synchronous register element Generic DFF $auto$ff.cc:298:slice$657 (type: $sdffe) cannot be merged in RS_DSP due to architectural limitations. Please address this issue in the RTL at line "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/memory_cntrl.v:21.1-60.7|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:194.32-194.114"
Warning: The synchronous register element Generic DFF $auto$ff.cc:298:slice$655 (type: $sdffe) cannot be merged in RS_DSP due to architectural limitations. Please address this issue in the RTL at line "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/memory_cntrl.v:21.1-60.7|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:194.32-194.114"

9.101. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \design122_12_5_top..

9.102. Executing TECHMAP pass (map to technology primitives).

9.102.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

9.102.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

9.103. Printing statistics.

=== design122_12_5_top ===

   Number of wires:               1231
   Number of wire bits:          17421
   Number of public wires:         655
   Number of public wire bits:   11180
   Number of memories:              12
   Number of memory bits:       393216
   Number of processes:              0
   Number of cells:                819
     $add                           24
     $adff                           1
     $and                           24
     $dff                           36
     $eq                           215
     $logic_not                     69
     $memrd_v2                      12
     $memwr_v2                      12
     $mux                          122
     $not                            1
     $pmux                          48
     $reduce_and                    24
     $reduce_or                     39
     $sdff                          73
     $sdffce                        12
     $sdffe                         72
     $xor                           35

9.104. Executing TECHMAP pass (map to technology primitives).

9.104.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

9.104.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

9.105. Printing statistics.

=== design122_12_5_top ===

   Number of wires:               1231
   Number of wire bits:          17421
   Number of public wires:         655
   Number of public wire bits:   11180
   Number of memories:              12
   Number of memory bits:       393216
   Number of processes:              0
   Number of cells:                819
     $add                           24
     $adff                           1
     $and                           24
     $dff                           36
     $eq                           215
     $logic_not                     69
     $memrd_v2                      12
     $memwr_v2                      12
     $mux                          122
     $not                            1
     $pmux                          48
     $reduce_and                    24
     $reduce_or                     39
     $sdff                          73
     $sdffce                        12
     $sdffe                         72
     $xor                           35

9.106. Executing TECHMAP pass (map to technology primitives).

9.106.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/mul2dsp.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/mul2dsp.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

9.106.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

9.107. Executing TECHMAP pass (map to technology primitives).

9.107.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/mul2dsp.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/mul2dsp.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

9.107.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

9.108. Executing TECHMAP pass (map to technology primitives).

9.108.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_map.v' to AST representation.
Generating RTLIL representation for module `\$__RS_MUL20X18'.
Generating RTLIL representation for module `\$__RS_MUL10X9'.
Successfully finished Verilog frontend.

9.108.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

9.109. Executing RS_DSP_SIMD pass.

9.110. Executing TECHMAP pass (map to technology primitives).

9.110.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_final_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_final_map.v' to AST representation.
Generating RTLIL representation for module `\dsp_t1_20x18x64_cfg_ports'.
Generating RTLIL representation for module `\dsp_t1_10x9x32_cfg_params'.
Successfully finished Verilog frontend.

9.110.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

9.111. Executing TECHMAP pass (map to technology primitives).

9.111.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v' to AST representation.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC'.
Generating RTLIL representation for module `\RS_DSPX2_MULT'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP3'.
Successfully finished Verilog frontend.

9.111.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~15 debug messages>

9.112. Executing rs_pack_dsp_regs pass.

9.113. Executing RS_DSP_IO_REGS pass.

9.114. Executing TECHMAP pass (map to technology primitives).

9.114.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp38_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp38_map.v' to AST representation.
Generating RTLIL representation for module `\RS_DSP_MULTACC'.
Generating RTLIL representation for module `\RS_DSP_MULT'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTADD'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGIN_REGOUT'.
Successfully finished Verilog frontend.

9.114.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~14 debug messages>

9.115. Executing TECHMAP pass (map to technology primitives).

9.115.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v' to AST representation.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC'.
Generating RTLIL representation for module `\RS_DSPX2_MULT'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP3'.
Successfully finished Verilog frontend.

9.115.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~15 debug messages>

9.116. Printing statistics.

=== design122_12_5_top ===

   Number of wires:               1231
   Number of wire bits:          17421
   Number of public wires:         655
   Number of public wire bits:   11180
   Number of memories:              12
   Number of memory bits:       393216
   Number of processes:              0
   Number of cells:                819
     $add                           24
     $adff                           1
     $and                           24
     $dff                           36
     $eq                           215
     $logic_not                     69
     $memrd_v2                      12
     $memwr_v2                      12
     $mux                          122
     $not                            1
     $pmux                          48
     $reduce_and                    24
     $reduce_or                     39
     $sdff                          73
     $sdffce                        12
     $sdffe                         72
     $xor                           35

9.117. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module design122_12_5_top:
  creating $macc model for $flatten\design122_12_5_inst.\memory_cntrl_instance10092.$add$../../../../.././rtl/memory_cntrl.v:45$57 ($add).
  creating $macc model for $flatten\design122_12_5_inst.\memory_cntrl_instance10092.$add$../../../../.././rtl/memory_cntrl.v:53$58 ($add).
  creating $macc model for $flatten\design122_12_5_inst.\memory_cntrl_instance102.$add$../../../../.././rtl/memory_cntrl.v:45$57 ($add).
  creating $macc model for $flatten\design122_12_5_inst.\memory_cntrl_instance102.$add$../../../../.././rtl/memory_cntrl.v:53$58 ($add).
  creating $macc model for $flatten\design122_12_5_inst.\memory_cntrl_instance110101.$add$../../../../.././rtl/memory_cntrl.v:45$57 ($add).
  creating $macc model for $flatten\design122_12_5_inst.\memory_cntrl_instance110101.$add$../../../../.././rtl/memory_cntrl.v:53$58 ($add).
  creating $macc model for $flatten\design122_12_5_inst.\memory_cntrl_instance120114.$add$../../../../.././rtl/memory_cntrl.v:45$57 ($add).
  creating $macc model for $flatten\design122_12_5_inst.\memory_cntrl_instance120114.$add$../../../../.././rtl/memory_cntrl.v:53$58 ($add).
  creating $macc model for $flatten\design122_12_5_inst.\memory_cntrl_instance210.$add$../../../../.././rtl/memory_cntrl.v:45$57 ($add).
  creating $macc model for $flatten\design122_12_5_inst.\memory_cntrl_instance210.$add$../../../../.././rtl/memory_cntrl.v:53$58 ($add).
  creating $macc model for $flatten\design122_12_5_inst.\memory_cntrl_instance324.$add$../../../../.././rtl/memory_cntrl.v:45$57 ($add).
  creating $macc model for $flatten\design122_12_5_inst.\memory_cntrl_instance324.$add$../../../../.././rtl/memory_cntrl.v:53$58 ($add).
  creating $macc model for $flatten\design122_12_5_inst.\memory_cntrl_instance433.$add$../../../../.././rtl/memory_cntrl.v:45$57 ($add).
  creating $macc model for $flatten\design122_12_5_inst.\memory_cntrl_instance433.$add$../../../../.././rtl/memory_cntrl.v:53$58 ($add).
  creating $macc model for $flatten\design122_12_5_inst.\memory_cntrl_instance542.$add$../../../../.././rtl/memory_cntrl.v:45$57 ($add).
  creating $macc model for $flatten\design122_12_5_inst.\memory_cntrl_instance542.$add$../../../../.././rtl/memory_cntrl.v:53$58 ($add).
  creating $macc model for $flatten\design122_12_5_inst.\memory_cntrl_instance653.$add$../../../../.././rtl/memory_cntrl.v:45$57 ($add).
  creating $macc model for $flatten\design122_12_5_inst.\memory_cntrl_instance653.$add$../../../../.././rtl/memory_cntrl.v:53$58 ($add).
  creating $macc model for $flatten\design122_12_5_inst.\memory_cntrl_instance761.$add$../../../../.././rtl/memory_cntrl.v:45$57 ($add).
  creating $macc model for $flatten\design122_12_5_inst.\memory_cntrl_instance761.$add$../../../../.././rtl/memory_cntrl.v:53$58 ($add).
  creating $macc model for $flatten\design122_12_5_inst.\memory_cntrl_instance873.$add$../../../../.././rtl/memory_cntrl.v:45$57 ($add).
  creating $macc model for $flatten\design122_12_5_inst.\memory_cntrl_instance873.$add$../../../../.././rtl/memory_cntrl.v:53$58 ($add).
  creating $macc model for $flatten\design122_12_5_inst.\memory_cntrl_instance980.$add$../../../../.././rtl/memory_cntrl.v:45$57 ($add).
  creating $macc model for $flatten\design122_12_5_inst.\memory_cntrl_instance980.$add$../../../../.././rtl/memory_cntrl.v:53$58 ($add).
  creating $alu model for $macc $flatten\design122_12_5_inst.\memory_cntrl_instance980.$add$../../../../.././rtl/memory_cntrl.v:53$58.
  creating $alu model for $macc $flatten\design122_12_5_inst.\memory_cntrl_instance980.$add$../../../../.././rtl/memory_cntrl.v:45$57.
  creating $alu model for $macc $flatten\design122_12_5_inst.\memory_cntrl_instance873.$add$../../../../.././rtl/memory_cntrl.v:53$58.
  creating $alu model for $macc $flatten\design122_12_5_inst.\memory_cntrl_instance873.$add$../../../../.././rtl/memory_cntrl.v:45$57.
  creating $alu model for $macc $flatten\design122_12_5_inst.\memory_cntrl_instance761.$add$../../../../.././rtl/memory_cntrl.v:53$58.
  creating $alu model for $macc $flatten\design122_12_5_inst.\memory_cntrl_instance761.$add$../../../../.././rtl/memory_cntrl.v:45$57.
  creating $alu model for $macc $flatten\design122_12_5_inst.\memory_cntrl_instance653.$add$../../../../.././rtl/memory_cntrl.v:53$58.
  creating $alu model for $macc $flatten\design122_12_5_inst.\memory_cntrl_instance653.$add$../../../../.././rtl/memory_cntrl.v:45$57.
  creating $alu model for $macc $flatten\design122_12_5_inst.\memory_cntrl_instance542.$add$../../../../.././rtl/memory_cntrl.v:53$58.
  creating $alu model for $macc $flatten\design122_12_5_inst.\memory_cntrl_instance542.$add$../../../../.././rtl/memory_cntrl.v:45$57.
  creating $alu model for $macc $flatten\design122_12_5_inst.\memory_cntrl_instance433.$add$../../../../.././rtl/memory_cntrl.v:53$58.
  creating $alu model for $macc $flatten\design122_12_5_inst.\memory_cntrl_instance433.$add$../../../../.././rtl/memory_cntrl.v:45$57.
  creating $alu model for $macc $flatten\design122_12_5_inst.\memory_cntrl_instance324.$add$../../../../.././rtl/memory_cntrl.v:53$58.
  creating $alu model for $macc $flatten\design122_12_5_inst.\memory_cntrl_instance324.$add$../../../../.././rtl/memory_cntrl.v:45$57.
  creating $alu model for $macc $flatten\design122_12_5_inst.\memory_cntrl_instance210.$add$../../../../.././rtl/memory_cntrl.v:53$58.
  creating $alu model for $macc $flatten\design122_12_5_inst.\memory_cntrl_instance210.$add$../../../../.././rtl/memory_cntrl.v:45$57.
  creating $alu model for $macc $flatten\design122_12_5_inst.\memory_cntrl_instance120114.$add$../../../../.././rtl/memory_cntrl.v:53$58.
  creating $alu model for $macc $flatten\design122_12_5_inst.\memory_cntrl_instance120114.$add$../../../../.././rtl/memory_cntrl.v:45$57.
  creating $alu model for $macc $flatten\design122_12_5_inst.\memory_cntrl_instance110101.$add$../../../../.././rtl/memory_cntrl.v:53$58.
  creating $alu model for $macc $flatten\design122_12_5_inst.\memory_cntrl_instance110101.$add$../../../../.././rtl/memory_cntrl.v:45$57.
  creating $alu model for $macc $flatten\design122_12_5_inst.\memory_cntrl_instance102.$add$../../../../.././rtl/memory_cntrl.v:53$58.
  creating $alu model for $macc $flatten\design122_12_5_inst.\memory_cntrl_instance102.$add$../../../../.././rtl/memory_cntrl.v:45$57.
  creating $alu model for $macc $flatten\design122_12_5_inst.\memory_cntrl_instance10092.$add$../../../../.././rtl/memory_cntrl.v:53$58.
  creating $alu model for $macc $flatten\design122_12_5_inst.\memory_cntrl_instance10092.$add$../../../../.././rtl/memory_cntrl.v:45$57.
  creating $alu cell for $flatten\design122_12_5_inst.\memory_cntrl_instance10092.$add$../../../../.././rtl/memory_cntrl.v:45$57: $auto$alumacc.cc:485:replace_alu$1052
  creating $alu cell for $flatten\design122_12_5_inst.\memory_cntrl_instance10092.$add$../../../../.././rtl/memory_cntrl.v:53$58: $auto$alumacc.cc:485:replace_alu$1055
  creating $alu cell for $flatten\design122_12_5_inst.\memory_cntrl_instance102.$add$../../../../.././rtl/memory_cntrl.v:45$57: $auto$alumacc.cc:485:replace_alu$1058
  creating $alu cell for $flatten\design122_12_5_inst.\memory_cntrl_instance102.$add$../../../../.././rtl/memory_cntrl.v:53$58: $auto$alumacc.cc:485:replace_alu$1061
  creating $alu cell for $flatten\design122_12_5_inst.\memory_cntrl_instance110101.$add$../../../../.././rtl/memory_cntrl.v:45$57: $auto$alumacc.cc:485:replace_alu$1064
  creating $alu cell for $flatten\design122_12_5_inst.\memory_cntrl_instance110101.$add$../../../../.././rtl/memory_cntrl.v:53$58: $auto$alumacc.cc:485:replace_alu$1067
  creating $alu cell for $flatten\design122_12_5_inst.\memory_cntrl_instance120114.$add$../../../../.././rtl/memory_cntrl.v:45$57: $auto$alumacc.cc:485:replace_alu$1070
  creating $alu cell for $flatten\design122_12_5_inst.\memory_cntrl_instance120114.$add$../../../../.././rtl/memory_cntrl.v:53$58: $auto$alumacc.cc:485:replace_alu$1073
  creating $alu cell for $flatten\design122_12_5_inst.\memory_cntrl_instance210.$add$../../../../.././rtl/memory_cntrl.v:45$57: $auto$alumacc.cc:485:replace_alu$1076
  creating $alu cell for $flatten\design122_12_5_inst.\memory_cntrl_instance210.$add$../../../../.././rtl/memory_cntrl.v:53$58: $auto$alumacc.cc:485:replace_alu$1079
  creating $alu cell for $flatten\design122_12_5_inst.\memory_cntrl_instance324.$add$../../../../.././rtl/memory_cntrl.v:45$57: $auto$alumacc.cc:485:replace_alu$1082
  creating $alu cell for $flatten\design122_12_5_inst.\memory_cntrl_instance324.$add$../../../../.././rtl/memory_cntrl.v:53$58: $auto$alumacc.cc:485:replace_alu$1085
  creating $alu cell for $flatten\design122_12_5_inst.\memory_cntrl_instance433.$add$../../../../.././rtl/memory_cntrl.v:45$57: $auto$alumacc.cc:485:replace_alu$1088
  creating $alu cell for $flatten\design122_12_5_inst.\memory_cntrl_instance433.$add$../../../../.././rtl/memory_cntrl.v:53$58: $auto$alumacc.cc:485:replace_alu$1091
  creating $alu cell for $flatten\design122_12_5_inst.\memory_cntrl_instance542.$add$../../../../.././rtl/memory_cntrl.v:45$57: $auto$alumacc.cc:485:replace_alu$1094
  creating $alu cell for $flatten\design122_12_5_inst.\memory_cntrl_instance542.$add$../../../../.././rtl/memory_cntrl.v:53$58: $auto$alumacc.cc:485:replace_alu$1097
  creating $alu cell for $flatten\design122_12_5_inst.\memory_cntrl_instance653.$add$../../../../.././rtl/memory_cntrl.v:45$57: $auto$alumacc.cc:485:replace_alu$1100
  creating $alu cell for $flatten\design122_12_5_inst.\memory_cntrl_instance653.$add$../../../../.././rtl/memory_cntrl.v:53$58: $auto$alumacc.cc:485:replace_alu$1103
  creating $alu cell for $flatten\design122_12_5_inst.\memory_cntrl_instance761.$add$../../../../.././rtl/memory_cntrl.v:45$57: $auto$alumacc.cc:485:replace_alu$1106
  creating $alu cell for $flatten\design122_12_5_inst.\memory_cntrl_instance761.$add$../../../../.././rtl/memory_cntrl.v:53$58: $auto$alumacc.cc:485:replace_alu$1109
  creating $alu cell for $flatten\design122_12_5_inst.\memory_cntrl_instance873.$add$../../../../.././rtl/memory_cntrl.v:45$57: $auto$alumacc.cc:485:replace_alu$1112
  creating $alu cell for $flatten\design122_12_5_inst.\memory_cntrl_instance873.$add$../../../../.././rtl/memory_cntrl.v:53$58: $auto$alumacc.cc:485:replace_alu$1115
  creating $alu cell for $flatten\design122_12_5_inst.\memory_cntrl_instance980.$add$../../../../.././rtl/memory_cntrl.v:45$57: $auto$alumacc.cc:485:replace_alu$1118
  creating $alu cell for $flatten\design122_12_5_inst.\memory_cntrl_instance980.$add$../../../../.././rtl/memory_cntrl.v:53$58: $auto$alumacc.cc:485:replace_alu$1121
  created 24 $alu and 0 $macc cells.

9.118. Executing OPT_EXPR pass (perform const folding).
Optimizing module design122_12_5_top.

9.119. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\design122_12_5_top'.
<suppressed ~27 debug messages>
Removed a total of 9 cells.

9.120. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \design122_12_5_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~98 debug messages>

9.121. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \design122_12_5_top.
Performed a total of 0 changes.

9.122. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\design122_12_5_top'.
Removed a total of 0 cells.

9.123. Executing OPT_SHARE pass.

9.124. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $auto$ff.cc:298:slice$885 ($dff) from module design122_12_5_top.
Setting constant 0-bit at position 1 on $auto$ff.cc:298:slice$885 ($dff) from module design122_12_5_top.
Setting constant 0-bit at position 2 on $auto$ff.cc:298:slice$885 ($dff) from module design122_12_5_top.
Setting constant 0-bit at position 3 on $auto$ff.cc:298:slice$885 ($dff) from module design122_12_5_top.
Setting constant 0-bit at position 4 on $auto$ff.cc:298:slice$885 ($dff) from module design122_12_5_top.
Setting constant 0-bit at position 5 on $auto$ff.cc:298:slice$885 ($dff) from module design122_12_5_top.
Setting constant 0-bit at position 6 on $auto$ff.cc:298:slice$885 ($dff) from module design122_12_5_top.
Setting constant 0-bit at position 7 on $auto$ff.cc:298:slice$885 ($dff) from module design122_12_5_top.
Setting constant 0-bit at position 8 on $auto$ff.cc:298:slice$885 ($dff) from module design122_12_5_top.
Setting constant 0-bit at position 9 on $auto$ff.cc:298:slice$885 ($dff) from module design122_12_5_top.
Setting constant 0-bit at position 10 on $auto$ff.cc:298:slice$885 ($dff) from module design122_12_5_top.
Setting constant 0-bit at position 11 on $auto$ff.cc:298:slice$885 ($dff) from module design122_12_5_top.
Setting constant 0-bit at position 12 on $auto$ff.cc:298:slice$885 ($dff) from module design122_12_5_top.
Setting constant 0-bit at position 13 on $auto$ff.cc:298:slice$885 ($dff) from module design122_12_5_top.
Setting constant 0-bit at position 14 on $auto$ff.cc:298:slice$885 ($dff) from module design122_12_5_top.
Setting constant 0-bit at position 15 on $auto$ff.cc:298:slice$885 ($dff) from module design122_12_5_top.
[#visit=185, #solve=0, #remove=16, time=0.02 sec.]

9.125. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \design122_12_5_top..

9.126. Executing OPT_EXPR pass (perform const folding).
Optimizing module design122_12_5_top.

9.127. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \design122_12_5_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~98 debug messages>

9.128. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \design122_12_5_top.
    New ctrl vector for $pmux cell $flatten\design122_12_5_inst.\large_mux_instance984.$procmux$71: { $flatten\design122_12_5_inst.\large_mux_instance984.$procmux$74_CMP $flatten\design122_12_5_inst.\large_mux_instance984.$procmux$73_CMP }
    New ctrl vector for $pmux cell $flatten\design122_12_5_inst.\large_mux_instance984.$procmux$76: { $auto$opt_reduce.cc:134:opt_pmux$1125 $flatten\design122_12_5_inst.\large_mux_instance984.$procmux$78_CMP $flatten\design122_12_5_inst.\large_mux_instance984.$procmux$77_CMP }
    New ctrl vector for $pmux cell $flatten\design122_12_5_inst.\large_mux_instance984.$procmux$81: { $flatten\design122_12_5_inst.\large_mux_instance984.$procmux$85_CMP $auto$opt_reduce.cc:134:opt_pmux$1127 $flatten\design122_12_5_inst.\large_mux_instance984.$procmux$82_CMP }
    New ctrl vector for $pmux cell $flatten\design122_12_5_inst.\large_mux_instance984.$procmux$86: { $flatten\design122_12_5_inst.\large_mux_instance984.$procmux$90_CMP $flatten\design122_12_5_inst.\large_mux_instance984.$procmux$89_CMP $auto$opt_reduce.cc:134:opt_pmux$1129 }
  Optimizing cells in module \design122_12_5_top.
Performed a total of 4 changes.

9.129. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\design122_12_5_top'.
Removed a total of 0 cells.

9.130. Executing OPT_SHARE pass.

9.131. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 16 on $auto$ff.cc:298:slice$673 ($sdffce) from module design122_12_5_top.
Setting constant 0-bit at position 17 on $auto$ff.cc:298:slice$673 ($sdffce) from module design122_12_5_top.
Setting constant 0-bit at position 18 on $auto$ff.cc:298:slice$673 ($sdffce) from module design122_12_5_top.
Setting constant 0-bit at position 19 on $auto$ff.cc:298:slice$673 ($sdffce) from module design122_12_5_top.
Setting constant 0-bit at position 20 on $auto$ff.cc:298:slice$673 ($sdffce) from module design122_12_5_top.
Setting constant 0-bit at position 21 on $auto$ff.cc:298:slice$673 ($sdffce) from module design122_12_5_top.
Setting constant 0-bit at position 22 on $auto$ff.cc:298:slice$673 ($sdffce) from module design122_12_5_top.
Setting constant 0-bit at position 23 on $auto$ff.cc:298:slice$673 ($sdffce) from module design122_12_5_top.
Setting constant 0-bit at position 24 on $auto$ff.cc:298:slice$673 ($sdffce) from module design122_12_5_top.
Setting constant 0-bit at position 25 on $auto$ff.cc:298:slice$673 ($sdffce) from module design122_12_5_top.
Setting constant 0-bit at position 26 on $auto$ff.cc:298:slice$673 ($sdffce) from module design122_12_5_top.
Setting constant 0-bit at position 27 on $auto$ff.cc:298:slice$673 ($sdffce) from module design122_12_5_top.
Setting constant 0-bit at position 28 on $auto$ff.cc:298:slice$673 ($sdffce) from module design122_12_5_top.
Setting constant 0-bit at position 29 on $auto$ff.cc:298:slice$673 ($sdffce) from module design122_12_5_top.
Setting constant 0-bit at position 30 on $auto$ff.cc:298:slice$673 ($sdffce) from module design122_12_5_top.
Setting constant 0-bit at position 31 on $auto$ff.cc:298:slice$673 ($sdffce) from module design122_12_5_top.
Setting constant 0-bit at position 16 on $auto$ff.cc:298:slice$693 ($sdffce) from module design122_12_5_top.
Setting constant 0-bit at position 17 on $auto$ff.cc:298:slice$693 ($sdffce) from module design122_12_5_top.
Setting constant 0-bit at position 18 on $auto$ff.cc:298:slice$693 ($sdffce) from module design122_12_5_top.
Setting constant 0-bit at position 19 on $auto$ff.cc:298:slice$693 ($sdffce) from module design122_12_5_top.
Setting constant 0-bit at position 20 on $auto$ff.cc:298:slice$693 ($sdffce) from module design122_12_5_top.
Setting constant 0-bit at position 21 on $auto$ff.cc:298:slice$693 ($sdffce) from module design122_12_5_top.
Setting constant 0-bit at position 22 on $auto$ff.cc:298:slice$693 ($sdffce) from module design122_12_5_top.
Setting constant 0-bit at position 23 on $auto$ff.cc:298:slice$693 ($sdffce) from module design122_12_5_top.
Setting constant 0-bit at position 24 on $auto$ff.cc:298:slice$693 ($sdffce) from module design122_12_5_top.
Setting constant 0-bit at position 25 on $auto$ff.cc:298:slice$693 ($sdffce) from module design122_12_5_top.
Setting constant 0-bit at position 26 on $auto$ff.cc:298:slice$693 ($sdffce) from module design122_12_5_top.
Setting constant 0-bit at position 27 on $auto$ff.cc:298:slice$693 ($sdffce) from module design122_12_5_top.
Setting constant 0-bit at position 28 on $auto$ff.cc:298:slice$693 ($sdffce) from module design122_12_5_top.
Setting constant 0-bit at position 29 on $auto$ff.cc:298:slice$693 ($sdffce) from module design122_12_5_top.
Setting constant 0-bit at position 30 on $auto$ff.cc:298:slice$693 ($sdffce) from module design122_12_5_top.
Setting constant 0-bit at position 31 on $auto$ff.cc:298:slice$693 ($sdffce) from module design122_12_5_top.
Setting constant 0-bit at position 16 on $auto$ff.cc:298:slice$753 ($sdffce) from module design122_12_5_top.
Setting constant 0-bit at position 17 on $auto$ff.cc:298:slice$753 ($sdffce) from module design122_12_5_top.
Setting constant 0-bit at position 18 on $auto$ff.cc:298:slice$753 ($sdffce) from module design122_12_5_top.
Setting constant 0-bit at position 19 on $auto$ff.cc:298:slice$753 ($sdffce) from module design122_12_5_top.
Setting constant 0-bit at position 20 on $auto$ff.cc:298:slice$753 ($sdffce) from module design122_12_5_top.
Setting constant 0-bit at position 21 on $auto$ff.cc:298:slice$753 ($sdffce) from module design122_12_5_top.
Setting constant 0-bit at position 22 on $auto$ff.cc:298:slice$753 ($sdffce) from module design122_12_5_top.
Setting constant 0-bit at position 23 on $auto$ff.cc:298:slice$753 ($sdffce) from module design122_12_5_top.
Setting constant 0-bit at position 24 on $auto$ff.cc:298:slice$753 ($sdffce) from module design122_12_5_top.
Setting constant 0-bit at position 25 on $auto$ff.cc:298:slice$753 ($sdffce) from module design122_12_5_top.
Setting constant 0-bit at position 26 on $auto$ff.cc:298:slice$753 ($sdffce) from module design122_12_5_top.
Setting constant 0-bit at position 27 on $auto$ff.cc:298:slice$753 ($sdffce) from module design122_12_5_top.
Setting constant 0-bit at position 28 on $auto$ff.cc:298:slice$753 ($sdffce) from module design122_12_5_top.
Setting constant 0-bit at position 29 on $auto$ff.cc:298:slice$753 ($sdffce) from module design122_12_5_top.
Setting constant 0-bit at position 30 on $auto$ff.cc:298:slice$753 ($sdffce) from module design122_12_5_top.
Setting constant 0-bit at position 31 on $auto$ff.cc:298:slice$753 ($sdffce) from module design122_12_5_top.
[#visit=184, #solve=0, #remove=48, time=0.03 sec.]

9.132. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \design122_12_5_top..
Removed 2 unused cells and 2 unused wires.
<suppressed ~3 debug messages>

9.133. Executing OPT_EXPR pass (perform const folding).
Optimizing module design122_12_5_top.

9.134. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \design122_12_5_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~98 debug messages>

9.135. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \design122_12_5_top.
Performed a total of 0 changes.

9.136. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\design122_12_5_top'.
Removed a total of 0 cells.

9.137. Executing OPT_SHARE pass.

9.138. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=184, #solve=0, #remove=0, time=0.02 sec.]

9.139. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \design122_12_5_top..

9.140. Executing OPT_EXPR pass (perform const folding).
Optimizing module design122_12_5_top.

RUN-OPT ITERATIONS DONE : 3

9.141. Printing statistics.

=== design122_12_5_top ===

   Number of wires:               1280
   Number of wire bits:          17902
   Number of public wires:         655
   Number of public wire bits:   11180
   Number of memories:              12
   Number of memory bits:       393216
   Number of processes:              0
   Number of cells:                810
     $adff                           1
     $alu                           24
     $and                           24
     $dff                           26
     $eq                           214
     $logic_not                     68
     $memrd_v2                      12
     $memwr_v2                      12
     $mux                          122
     $not                            1
     $pmux                          48
     $reduce_and                    24
     $reduce_or                     42
     $sdff                          73
     $sdffce                        12
     $sdffe                         72
     $xor                           35

9.142. Executing MEMORY pass.

9.142.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

9.142.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

9.142.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).
  Analyzing design122_12_5_top.design122_12_5_inst.memory_cntrl_instance10092.mem.mem write port 0.
  Analyzing design122_12_5_top.design122_12_5_inst.memory_cntrl_instance102.mem.mem write port 0.
  Analyzing design122_12_5_top.design122_12_5_inst.memory_cntrl_instance110101.mem.mem write port 0.
  Analyzing design122_12_5_top.design122_12_5_inst.memory_cntrl_instance120114.mem.mem write port 0.
  Analyzing design122_12_5_top.design122_12_5_inst.memory_cntrl_instance210.mem.mem write port 0.
  Analyzing design122_12_5_top.design122_12_5_inst.memory_cntrl_instance324.mem.mem write port 0.
  Analyzing design122_12_5_top.design122_12_5_inst.memory_cntrl_instance433.mem.mem write port 0.
  Analyzing design122_12_5_top.design122_12_5_inst.memory_cntrl_instance542.mem.mem write port 0.
  Analyzing design122_12_5_top.design122_12_5_inst.memory_cntrl_instance653.mem.mem write port 0.
  Analyzing design122_12_5_top.design122_12_5_inst.memory_cntrl_instance761.mem.mem write port 0.
  Analyzing design122_12_5_top.design122_12_5_inst.memory_cntrl_instance873.mem.mem write port 0.
  Analyzing design122_12_5_top.design122_12_5_inst.memory_cntrl_instance980.mem.mem write port 0.

9.142.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

9.142.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).
Checking read port `\design122_12_5_inst.memory_cntrl_instance10092.mem.mem'[0] in module `\design122_12_5_top': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\design122_12_5_inst.memory_cntrl_instance102.mem.mem'[0] in module `\design122_12_5_top': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\design122_12_5_inst.memory_cntrl_instance110101.mem.mem'[0] in module `\design122_12_5_top': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\design122_12_5_inst.memory_cntrl_instance120114.mem.mem'[0] in module `\design122_12_5_top': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\design122_12_5_inst.memory_cntrl_instance210.mem.mem'[0] in module `\design122_12_5_top': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\design122_12_5_inst.memory_cntrl_instance324.mem.mem'[0] in module `\design122_12_5_top': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\design122_12_5_inst.memory_cntrl_instance433.mem.mem'[0] in module `\design122_12_5_top': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\design122_12_5_inst.memory_cntrl_instance542.mem.mem'[0] in module `\design122_12_5_top': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\design122_12_5_inst.memory_cntrl_instance653.mem.mem'[0] in module `\design122_12_5_top': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\design122_12_5_inst.memory_cntrl_instance761.mem.mem'[0] in module `\design122_12_5_top': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\design122_12_5_inst.memory_cntrl_instance873.mem.mem'[0] in module `\design122_12_5_top': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\design122_12_5_inst.memory_cntrl_instance980.mem.mem'[0] in module `\design122_12_5_top': merging output FF to cell.
    Write port 0: non-transparent.

9.142.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \design122_12_5_top..
Removed 12 unused cells and 378 unused wires.
<suppressed ~13 debug messages>

9.142.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

9.142.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

9.142.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \design122_12_5_top..

9.142.10. Executing MEMORY_COLLECT pass (generating $mem cells).

9.143. Printing statistics.

=== design122_12_5_top ===

   Number of wires:               1270
   Number of wire bits:          17582
   Number of public wires:         655
   Number of public wire bits:   11180
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                786
     $adff                           1
     $alu                           24
     $and                           24
     $dff                           26
     $eq                           214
     $logic_not                     68
     $mem_v2                        12
     $mux                          122
     $not                            1
     $pmux                          48
     $reduce_and                    24
     $reduce_or                     42
     $sdff                          73
     $sdffce                        12
     $sdffe                         60
     $xor                           35

9.144. Executing MUXPACK pass ($mux cell cascades to $pmux).
Converting design122_12_5_top.$flatten\design122_12_5_inst.\encoder_instance100.$procmux$109 ... design122_12_5_top.$flatten\design122_12_5_inst.\encoder_instance100.$procmux$145 to a pmux with 4 cases.
Converting design122_12_5_top.$flatten\design122_12_5_inst.\encoder_instance10090.$procmux$109 ... design122_12_5_top.$flatten\design122_12_5_inst.\encoder_instance10090.$procmux$145 to a pmux with 4 cases.
Converted 8 (p)mux cells into 2 pmux cells.
<suppressed ~125 debug messages>

9.145. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \design122_12_5_top..
Removed 0 unused cells and 6 unused wires.
<suppressed ~1 debug messages>

9.146. Executing MEMORY_LIBMAP pass (mapping memories to cells).

9.147. Executing MEMORY_LIBMAP pass (mapping memories to cells).
mapping memory design122_12_5_top.design122_12_5_inst.memory_cntrl_instance10092.mem.mem via $__RS_FACTOR_BRAM36_SDP
mapping memory design122_12_5_top.design122_12_5_inst.memory_cntrl_instance102.mem.mem via $__RS_FACTOR_BRAM36_SDP
mapping memory design122_12_5_top.design122_12_5_inst.memory_cntrl_instance110101.mem.mem via $__RS_FACTOR_BRAM36_SDP
mapping memory design122_12_5_top.design122_12_5_inst.memory_cntrl_instance120114.mem.mem via $__RS_FACTOR_BRAM36_SDP
mapping memory design122_12_5_top.design122_12_5_inst.memory_cntrl_instance210.mem.mem via $__RS_FACTOR_BRAM36_SDP
mapping memory design122_12_5_top.design122_12_5_inst.memory_cntrl_instance324.mem.mem via $__RS_FACTOR_BRAM36_SDP
mapping memory design122_12_5_top.design122_12_5_inst.memory_cntrl_instance433.mem.mem via $__RS_FACTOR_BRAM36_SDP
mapping memory design122_12_5_top.design122_12_5_inst.memory_cntrl_instance542.mem.mem via $__RS_FACTOR_BRAM36_SDP
mapping memory design122_12_5_top.design122_12_5_inst.memory_cntrl_instance653.mem.mem via $__RS_FACTOR_BRAM36_SDP
mapping memory design122_12_5_top.design122_12_5_inst.memory_cntrl_instance761.mem.mem via $__RS_FACTOR_BRAM36_SDP
mapping memory design122_12_5_top.design122_12_5_inst.memory_cntrl_instance873.mem.mem via $__RS_FACTOR_BRAM36_SDP
mapping memory design122_12_5_top.design122_12_5_inst.memory_cntrl_instance980.mem.mem via $__RS_FACTOR_BRAM36_SDP
<suppressed ~2736 debug messages>

9.148. Executing Rs_BRAM_Split pass.

9.149. Executing TECHMAP pass (map to technology primitives).

9.149.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v' to AST representation.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM36_TDP'.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM18_TDP'.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM18_SDP'.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM36_SDP'.
Successfully finished Verilog frontend.

9.149.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~41 debug messages>

9.150. Executing TECHMAP pass (map to technology primitives).

9.150.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v' to AST representation.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Successfully finished Verilog frontend.

9.150.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

9.151. Executing DFFUNMAP pass (unmap clock enable and synchronous reset from FFs).

9.152. Executing OPT_EXPR pass (perform const folding).
Optimizing module design122_12_5_top.
<suppressed ~24 debug messages>

9.153. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\design122_12_5_top'.
Removed a total of 0 cells.

9.154. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \design122_12_5_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $flatten\design122_12_5_inst.\memory_cntrl_instance10092.\mem.$procmux$106.
    dead port 2/2 on $mux $flatten\design122_12_5_inst.\memory_cntrl_instance10092.\mem.$procmux$106.
    dead port 1/2 on $mux $flatten\design122_12_5_inst.\memory_cntrl_instance102.\mem.$procmux$106.
    dead port 2/2 on $mux $flatten\design122_12_5_inst.\memory_cntrl_instance102.\mem.$procmux$106.
    dead port 1/2 on $mux $flatten\design122_12_5_inst.\memory_cntrl_instance110101.\mem.$procmux$106.
    dead port 2/2 on $mux $flatten\design122_12_5_inst.\memory_cntrl_instance110101.\mem.$procmux$106.
    dead port 1/2 on $mux $flatten\design122_12_5_inst.\memory_cntrl_instance120114.\mem.$procmux$106.
    dead port 2/2 on $mux $flatten\design122_12_5_inst.\memory_cntrl_instance120114.\mem.$procmux$106.
    dead port 1/2 on $mux $flatten\design122_12_5_inst.\memory_cntrl_instance210.\mem.$procmux$106.
    dead port 2/2 on $mux $flatten\design122_12_5_inst.\memory_cntrl_instance210.\mem.$procmux$106.
    dead port 1/2 on $mux $flatten\design122_12_5_inst.\memory_cntrl_instance324.\mem.$procmux$106.
    dead port 2/2 on $mux $flatten\design122_12_5_inst.\memory_cntrl_instance324.\mem.$procmux$106.
    dead port 1/2 on $mux $flatten\design122_12_5_inst.\memory_cntrl_instance433.\mem.$procmux$106.
    dead port 2/2 on $mux $flatten\design122_12_5_inst.\memory_cntrl_instance433.\mem.$procmux$106.
    dead port 1/2 on $mux $flatten\design122_12_5_inst.\memory_cntrl_instance542.\mem.$procmux$106.
    dead port 2/2 on $mux $flatten\design122_12_5_inst.\memory_cntrl_instance542.\mem.$procmux$106.
    dead port 1/2 on $mux $flatten\design122_12_5_inst.\memory_cntrl_instance653.\mem.$procmux$106.
    dead port 2/2 on $mux $flatten\design122_12_5_inst.\memory_cntrl_instance653.\mem.$procmux$106.
    dead port 1/2 on $mux $flatten\design122_12_5_inst.\memory_cntrl_instance761.\mem.$procmux$106.
    dead port 2/2 on $mux $flatten\design122_12_5_inst.\memory_cntrl_instance761.\mem.$procmux$106.
    dead port 1/2 on $mux $flatten\design122_12_5_inst.\memory_cntrl_instance873.\mem.$procmux$106.
    dead port 2/2 on $mux $flatten\design122_12_5_inst.\memory_cntrl_instance873.\mem.$procmux$106.
    dead port 1/2 on $mux $flatten\design122_12_5_inst.\memory_cntrl_instance980.\mem.$procmux$106.
    dead port 2/2 on $mux $flatten\design122_12_5_inst.\memory_cntrl_instance980.\mem.$procmux$106.
Removed 24 multiplexer ports.
<suppressed ~227 debug messages>

9.155. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \design122_12_5_top.
Performed a total of 0 changes.

9.156. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\design122_12_5_top'.
Removed a total of 0 cells.

9.157. Executing OPT_SHARE pass.

9.158. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on design122_12_5_top:design122_12_5_inst.memory_cntrl_instance873.rd_en_667 ($dff) from module design122_12_5_top (D = $auto$rtlil.cc:2613:Mux$2230, Q = \design122_12_5_inst.memory_cntrl_instance873.rd_en).
Adding EN signal on design122_12_5_top:design122_12_5_inst.memory_cntrl_instance873.reset_mem_679 ($dff) from module design122_12_5_top (D = $auto$rtlil.cc:2613:Mux$2234, Q = \design122_12_5_inst.memory_cntrl_instance873.reset_mem).
Adding EN signal on design122_12_5_top:design122_12_5_inst.memory_cntrl_instance873.wr_en_665 ($dff) from module design122_12_5_top (D = $auto$rtlil.cc:2613:Mux$2238, Q = \design122_12_5_inst.memory_cntrl_instance873.wr_en).
Adding EN signal on design122_12_5_top:design122_12_5_inst.memory_cntrl_instance980.rd_en_647 ($dff) from module design122_12_5_top (D = $auto$rtlil.cc:2613:Mux$2242, Q = \design122_12_5_inst.memory_cntrl_instance980.rd_en).
Adding EN signal on design122_12_5_top:design122_12_5_inst.memory_cntrl_instance980.reset_mem_659 ($dff) from module design122_12_5_top (D = $auto$rtlil.cc:2613:Mux$2246, Q = \design122_12_5_inst.memory_cntrl_instance980.reset_mem).
Adding EN signal on design122_12_5_top:design122_12_5_inst.memory_cntrl_instance980.wr_en_645 ($dff) from module design122_12_5_top (D = $auto$rtlil.cc:2613:Mux$2250, Q = \design122_12_5_inst.memory_cntrl_instance980.wr_en).
Adding EN signal on design122_12_5_top:design122_12_5_inst.memory_cntrl_instance653.rd_en_707 ($dff) from module design122_12_5_top (D = $auto$rtlil.cc:2613:Mux$2206, Q = \design122_12_5_inst.memory_cntrl_instance653.rd_en).
Adding EN signal on design122_12_5_top:design122_12_5_inst.memory_cntrl_instance653.reset_mem_719 ($dff) from module design122_12_5_top (D = $auto$rtlil.cc:2613:Mux$2210, Q = \design122_12_5_inst.memory_cntrl_instance653.reset_mem).
Adding EN signal on design122_12_5_top:design122_12_5_inst.memory_cntrl_instance653.wr_en_705 ($dff) from module design122_12_5_top (D = $auto$rtlil.cc:2613:Mux$2214, Q = \design122_12_5_inst.memory_cntrl_instance653.wr_en).
Adding EN signal on design122_12_5_top:design122_12_5_inst.memory_cntrl_instance761.rd_en_687 ($dff) from module design122_12_5_top (D = $auto$rtlil.cc:2613:Mux$2218, Q = \design122_12_5_inst.memory_cntrl_instance761.rd_en).
Adding EN signal on design122_12_5_top:design122_12_5_inst.memory_cntrl_instance761.reset_mem_699 ($dff) from module design122_12_5_top (D = $auto$rtlil.cc:2613:Mux$2222, Q = \design122_12_5_inst.memory_cntrl_instance761.reset_mem).
Adding EN signal on design122_12_5_top:design122_12_5_inst.memory_cntrl_instance761.wr_en_685 ($dff) from module design122_12_5_top (D = $auto$rtlil.cc:2613:Mux$2226, Q = \design122_12_5_inst.memory_cntrl_instance761.wr_en).
Adding EN signal on $auto$mem.cc:1529:emulate_reset$1711 ($dff) from module design122_12_5_top (D = $auto$rtlil.cc:2613:Mux$1748, Q = \emulate_reset_emu_srst_sel_1710).
Adding EN signal on $auto$memory_libmap.cc:2442:execute$1704 ($dff) from module design122_12_5_top (D = $auto$rtlil.cc:2613:Mux$1752, Q = $auto$memory_libmap.cc:2436:execute$1702).
Adding EN signal on $auto$mem.cc:1529:emulate_reset$1694 ($dff) from module design122_12_5_top (D = $auto$rtlil.cc:2613:Mux$1756, Q = \emulate_reset_emu_srst_sel_1693).
Adding EN signal on $auto$memory_libmap.cc:2442:execute$1687 ($dff) from module design122_12_5_top (D = $auto$rtlil.cc:2613:Mux$1760, Q = $auto$memory_libmap.cc:2436:execute$1685).
Adding EN signal on $auto$mem.cc:1529:emulate_reset$1677 ($dff) from module design122_12_5_top (D = $auto$rtlil.cc:2613:Mux$1764, Q = \emulate_reset_emu_srst_sel_1676).
Adding EN signal on $auto$memory_libmap.cc:2442:execute$1670 ($dff) from module design122_12_5_top (D = $auto$rtlil.cc:2613:Mux$1768 [31:24], Q = $auto$memory_libmap.cc:2436:execute$1668 [31:24]).
Adding EN signal on $auto$memory_libmap.cc:2442:execute$1670 ($dff) from module design122_12_5_top (D = $auto$rtlil.cc:2613:Mux$1768 [23:0], Q = $auto$memory_libmap.cc:2436:execute$1668 [23:0]).
Adding EN signal on $auto$mem.cc:1529:emulate_reset$1660 ($dff) from module design122_12_5_top (D = $auto$rtlil.cc:2613:Mux$1772, Q = \emulate_reset_emu_srst_sel_1659).
Adding EN signal on $auto$memory_libmap.cc:2442:execute$1653 ($dff) from module design122_12_5_top (D = $auto$rtlil.cc:2613:Mux$1776, Q = $auto$memory_libmap.cc:2436:execute$1651).
Adding EN signal on $auto$mem.cc:1529:emulate_reset$1643 ($dff) from module design122_12_5_top (D = $auto$rtlil.cc:2613:Mux$1780, Q = \emulate_reset_emu_srst_sel_1642).
Adding EN signal on $auto$memory_libmap.cc:2442:execute$1636 ($dff) from module design122_12_5_top (D = $auto$rtlil.cc:2613:Mux$1784 [31:24], Q = $auto$memory_libmap.cc:2436:execute$1634 [31:24]).
Adding EN signal on $auto$memory_libmap.cc:2442:execute$1636 ($dff) from module design122_12_5_top (D = $auto$rtlil.cc:2613:Mux$1784 [23:0], Q = $auto$memory_libmap.cc:2436:execute$1634 [23:0]).
Adding EN signal on $auto$mem.cc:1529:emulate_reset$1626 ($dff) from module design122_12_5_top (D = $auto$rtlil.cc:2613:Mux$1788, Q = \emulate_reset_emu_srst_sel_1625).
Adding EN signal on $auto$memory_libmap.cc:2442:execute$1619 ($dff) from module design122_12_5_top (D = $auto$rtlil.cc:2613:Mux$1792, Q = $auto$memory_libmap.cc:2436:execute$1617).
Adding EN signal on $auto$mem.cc:1529:emulate_reset$1609 ($dff) from module design122_12_5_top (D = $auto$rtlil.cc:2613:Mux$1796, Q = \emulate_reset_emu_srst_sel_1608).
Adding EN signal on $auto$memory_libmap.cc:2442:execute$1602 ($dff) from module design122_12_5_top (D = $auto$rtlil.cc:2613:Mux$1800, Q = $auto$memory_libmap.cc:2436:execute$1600).
Adding EN signal on $auto$mem.cc:1529:emulate_reset$1592 ($dff) from module design122_12_5_top (D = $auto$rtlil.cc:2613:Mux$1804, Q = \emulate_reset_emu_srst_sel_1591).
Adding EN signal on $auto$memory_libmap.cc:2442:execute$1585 ($dff) from module design122_12_5_top (D = $auto$rtlil.cc:2613:Mux$1808, Q = $auto$memory_libmap.cc:2436:execute$1583).
Adding EN signal on $auto$mem.cc:1529:emulate_reset$1575 ($dff) from module design122_12_5_top (D = $auto$rtlil.cc:2613:Mux$1812, Q = \emulate_reset_emu_srst_sel_1574).
Adding EN signal on $auto$memory_libmap.cc:2442:execute$1568 ($dff) from module design122_12_5_top (D = $auto$rtlil.cc:2613:Mux$1816, Q = $auto$memory_libmap.cc:2436:execute$1566).
Adding EN signal on $auto$mem.cc:1529:emulate_reset$1558 ($dff) from module design122_12_5_top (D = $auto$rtlil.cc:2613:Mux$1820, Q = \emulate_reset_emu_srst_sel_1557).
Adding EN signal on $auto$memory_libmap.cc:2442:execute$1551 ($dff) from module design122_12_5_top (D = $auto$rtlil.cc:2613:Mux$1824, Q = $auto$memory_libmap.cc:2436:execute$1549).
Adding EN signal on $auto$mem.cc:1529:emulate_reset$1541 ($dff) from module design122_12_5_top (D = $auto$rtlil.cc:2613:Mux$1828, Q = \emulate_reset_emu_srst_sel_1540).
Adding EN signal on $auto$memory_libmap.cc:2442:execute$1534 ($dff) from module design122_12_5_top (D = $auto$rtlil.cc:2613:Mux$1832, Q = $auto$memory_libmap.cc:2436:execute$1532).
Adding EN signal on $auto$mem.cc:1529:emulate_reset$1524 ($dff) from module design122_12_5_top (D = $auto$rtlil.cc:2613:Mux$1836, Q = \emulate_reset_emu_srst_sel_1523).
Adding EN signal on $auto$memory_libmap.cc:2442:execute$1517 ($dff) from module design122_12_5_top (D = $auto$rtlil.cc:2613:Mux$1840, Q = $auto$memory_libmap.cc:2436:execute$1515).
Adding EN signal on $auto$ff.cc:298:slice$655 ($dff) from module design122_12_5_top (D = $auto$rtlil.cc:2613:Mux$1874, Q = \design122_12_5_inst.memory_cntrl_instance980.rd_addr).
Adding EN signal on $auto$ff.cc:298:slice$657 ($dff) from module design122_12_5_top (D = $auto$rtlil.cc:2613:Mux$1878, Q = \design122_12_5_inst.memory_cntrl_instance980.wr_addr).
Adding EN signal on $auto$ff.cc:298:slice$675 ($dff) from module design122_12_5_top (D = $auto$rtlil.cc:2613:Mux$1882, Q = \design122_12_5_inst.memory_cntrl_instance873.rd_addr).
Adding EN signal on $auto$ff.cc:298:slice$677 ($dff) from module design122_12_5_top (D = $auto$rtlil.cc:2613:Mux$1886, Q = \design122_12_5_inst.memory_cntrl_instance873.wr_addr).
Adding EN signal on $auto$ff.cc:298:slice$695 ($dff) from module design122_12_5_top (D = $auto$rtlil.cc:2613:Mux$1890, Q = \design122_12_5_inst.memory_cntrl_instance761.rd_addr).
Adding EN signal on $auto$ff.cc:298:slice$697 ($dff) from module design122_12_5_top (D = $auto$rtlil.cc:2613:Mux$1894, Q = \design122_12_5_inst.memory_cntrl_instance761.wr_addr).
Adding EN signal on $auto$ff.cc:298:slice$715 ($dff) from module design122_12_5_top (D = $auto$rtlil.cc:2613:Mux$1900, Q = \design122_12_5_inst.memory_cntrl_instance653.rd_addr).
Adding EN signal on $auto$ff.cc:298:slice$717 ($dff) from module design122_12_5_top (D = $auto$rtlil.cc:2613:Mux$1904, Q = \design122_12_5_inst.memory_cntrl_instance653.wr_addr).
Adding EN signal on $auto$ff.cc:298:slice$735 ($dff) from module design122_12_5_top (D = $auto$rtlil.cc:2613:Mux$1910, Q = \design122_12_5_inst.memory_cntrl_instance542.rd_addr).
Adding EN signal on $auto$ff.cc:298:slice$737 ($dff) from module design122_12_5_top (D = $auto$rtlil.cc:2613:Mux$1914, Q = \design122_12_5_inst.memory_cntrl_instance542.wr_addr).
Adding EN signal on $auto$ff.cc:298:slice$755 ($dff) from module design122_12_5_top (D = $auto$rtlil.cc:2613:Mux$1918, Q = \design122_12_5_inst.memory_cntrl_instance433.rd_addr).
Adding EN signal on $auto$ff.cc:298:slice$757 ($dff) from module design122_12_5_top (D = $auto$rtlil.cc:2613:Mux$1922, Q = \design122_12_5_inst.memory_cntrl_instance433.wr_addr).
Adding EN signal on $auto$ff.cc:298:slice$775 ($dff) from module design122_12_5_top (D = $auto$rtlil.cc:2613:Mux$1928, Q = \design122_12_5_inst.memory_cntrl_instance324.rd_addr).
Adding EN signal on $auto$ff.cc:298:slice$777 ($dff) from module design122_12_5_top (D = $auto$rtlil.cc:2613:Mux$1932, Q = \design122_12_5_inst.memory_cntrl_instance324.wr_addr).
Adding EN signal on $auto$ff.cc:298:slice$795 ($dff) from module design122_12_5_top (D = $auto$rtlil.cc:2613:Mux$1938, Q = \design122_12_5_inst.memory_cntrl_instance210.rd_addr).
Adding EN signal on $auto$ff.cc:298:slice$797 ($dff) from module design122_12_5_top (D = $auto$rtlil.cc:2613:Mux$1942, Q = \design122_12_5_inst.memory_cntrl_instance210.wr_addr).
Adding EN signal on $auto$ff.cc:298:slice$815 ($dff) from module design122_12_5_top (D = $auto$rtlil.cc:2613:Mux$1948, Q = \design122_12_5_inst.memory_cntrl_instance120114.rd_addr).
Adding EN signal on $auto$ff.cc:298:slice$817 ($dff) from module design122_12_5_top (D = $auto$rtlil.cc:2613:Mux$1952, Q = \design122_12_5_inst.memory_cntrl_instance120114.wr_addr).
Adding EN signal on $auto$ff.cc:298:slice$835 ($dff) from module design122_12_5_top (D = $auto$rtlil.cc:2613:Mux$1958, Q = \design122_12_5_inst.memory_cntrl_instance110101.rd_addr).
Adding EN signal on $auto$ff.cc:298:slice$837 ($dff) from module design122_12_5_top (D = $auto$rtlil.cc:2613:Mux$1962, Q = \design122_12_5_inst.memory_cntrl_instance110101.wr_addr).
Adding EN signal on $auto$ff.cc:298:slice$855 ($dff) from module design122_12_5_top (D = $auto$rtlil.cc:2613:Mux$1968, Q = \design122_12_5_inst.memory_cntrl_instance102.rd_addr).
Adding EN signal on $auto$ff.cc:298:slice$857 ($dff) from module design122_12_5_top (D = $auto$rtlil.cc:2613:Mux$1972, Q = \design122_12_5_inst.memory_cntrl_instance102.wr_addr).
Adding EN signal on $auto$ff.cc:298:slice$875 ($dff) from module design122_12_5_top (D = $auto$rtlil.cc:2613:Mux$1978, Q = \design122_12_5_inst.memory_cntrl_instance10092.rd_addr).
Adding EN signal on $auto$ff.cc:298:slice$877 ($dff) from module design122_12_5_top (D = $auto$rtlil.cc:2613:Mux$1982, Q = \design122_12_5_inst.memory_cntrl_instance10092.wr_addr).
Adding EN signal on design122_12_5_top:design122_12_5_inst.memory_cntrl_instance10092.rd_en_867 ($dff) from module design122_12_5_top (D = $auto$rtlil.cc:2613:Mux$2110, Q = \design122_12_5_inst.memory_cntrl_instance10092.rd_en).
Adding EN signal on design122_12_5_top:design122_12_5_inst.memory_cntrl_instance10092.reset_mem_879 ($dff) from module design122_12_5_top (D = $auto$rtlil.cc:2613:Mux$2114, Q = \design122_12_5_inst.memory_cntrl_instance10092.reset_mem).
Adding EN signal on design122_12_5_top:design122_12_5_inst.memory_cntrl_instance10092.wr_en_865 ($dff) from module design122_12_5_top (D = $auto$rtlil.cc:2613:Mux$2118, Q = \design122_12_5_inst.memory_cntrl_instance10092.wr_en).
Adding EN signal on design122_12_5_top:design122_12_5_inst.memory_cntrl_instance102.rd_en_847 ($dff) from module design122_12_5_top (D = $auto$rtlil.cc:2613:Mux$2122, Q = \design122_12_5_inst.memory_cntrl_instance102.rd_en).
Adding EN signal on design122_12_5_top:design122_12_5_inst.memory_cntrl_instance102.reset_mem_859 ($dff) from module design122_12_5_top (D = $auto$rtlil.cc:2613:Mux$2126, Q = \design122_12_5_inst.memory_cntrl_instance102.reset_mem).
Adding EN signal on design122_12_5_top:design122_12_5_inst.memory_cntrl_instance102.wr_en_845 ($dff) from module design122_12_5_top (D = $auto$rtlil.cc:2613:Mux$2130, Q = \design122_12_5_inst.memory_cntrl_instance102.wr_en).
Adding EN signal on design122_12_5_top:design122_12_5_inst.memory_cntrl_instance110101.rd_en_827 ($dff) from module design122_12_5_top (D = $auto$rtlil.cc:2613:Mux$2134, Q = \design122_12_5_inst.memory_cntrl_instance110101.rd_en).
Adding EN signal on design122_12_5_top:design122_12_5_inst.memory_cntrl_instance110101.reset_mem_839 ($dff) from module design122_12_5_top (D = $auto$rtlil.cc:2613:Mux$2138, Q = \design122_12_5_inst.memory_cntrl_instance110101.reset_mem).
Adding EN signal on design122_12_5_top:design122_12_5_inst.memory_cntrl_instance110101.wr_en_825 ($dff) from module design122_12_5_top (D = $auto$rtlil.cc:2613:Mux$2142, Q = \design122_12_5_inst.memory_cntrl_instance110101.wr_en).
Adding EN signal on design122_12_5_top:design122_12_5_inst.memory_cntrl_instance120114.rd_en_807 ($dff) from module design122_12_5_top (D = $auto$rtlil.cc:2613:Mux$2146, Q = \design122_12_5_inst.memory_cntrl_instance120114.rd_en).
Adding EN signal on design122_12_5_top:design122_12_5_inst.memory_cntrl_instance120114.reset_mem_819 ($dff) from module design122_12_5_top (D = $auto$rtlil.cc:2613:Mux$2150, Q = \design122_12_5_inst.memory_cntrl_instance120114.reset_mem).
Adding EN signal on design122_12_5_top:design122_12_5_inst.memory_cntrl_instance120114.wr_en_805 ($dff) from module design122_12_5_top (D = $auto$rtlil.cc:2613:Mux$2154, Q = \design122_12_5_inst.memory_cntrl_instance120114.wr_en).
Adding EN signal on design122_12_5_top:design122_12_5_inst.memory_cntrl_instance210.rd_en_787 ($dff) from module design122_12_5_top (D = $auto$rtlil.cc:2613:Mux$2158, Q = \design122_12_5_inst.memory_cntrl_instance210.rd_en).
Adding EN signal on design122_12_5_top:design122_12_5_inst.memory_cntrl_instance210.reset_mem_799 ($dff) from module design122_12_5_top (D = $auto$rtlil.cc:2613:Mux$2162, Q = \design122_12_5_inst.memory_cntrl_instance210.reset_mem).
Adding EN signal on design122_12_5_top:design122_12_5_inst.memory_cntrl_instance210.wr_en_785 ($dff) from module design122_12_5_top (D = $auto$rtlil.cc:2613:Mux$2166, Q = \design122_12_5_inst.memory_cntrl_instance210.wr_en).
Adding EN signal on design122_12_5_top:design122_12_5_inst.memory_cntrl_instance324.rd_en_767 ($dff) from module design122_12_5_top (D = $auto$rtlil.cc:2613:Mux$2170, Q = \design122_12_5_inst.memory_cntrl_instance324.rd_en).
Adding EN signal on design122_12_5_top:design122_12_5_inst.memory_cntrl_instance324.reset_mem_779 ($dff) from module design122_12_5_top (D = $auto$rtlil.cc:2613:Mux$2174, Q = \design122_12_5_inst.memory_cntrl_instance324.reset_mem).
Adding EN signal on design122_12_5_top:design122_12_5_inst.memory_cntrl_instance324.wr_en_765 ($dff) from module design122_12_5_top (D = $auto$rtlil.cc:2613:Mux$2178, Q = \design122_12_5_inst.memory_cntrl_instance324.wr_en).
Adding EN signal on design122_12_5_top:design122_12_5_inst.memory_cntrl_instance433.rd_en_747 ($dff) from module design122_12_5_top (D = $auto$rtlil.cc:2613:Mux$2182, Q = \design122_12_5_inst.memory_cntrl_instance433.rd_en).
Adding EN signal on design122_12_5_top:design122_12_5_inst.memory_cntrl_instance433.reset_mem_759 ($dff) from module design122_12_5_top (D = $auto$rtlil.cc:2613:Mux$2186, Q = \design122_12_5_inst.memory_cntrl_instance433.reset_mem).
Adding EN signal on design122_12_5_top:design122_12_5_inst.memory_cntrl_instance433.wr_en_745 ($dff) from module design122_12_5_top (D = $auto$rtlil.cc:2613:Mux$2190, Q = \design122_12_5_inst.memory_cntrl_instance433.wr_en).
Adding EN signal on design122_12_5_top:design122_12_5_inst.memory_cntrl_instance542.rd_en_727 ($dff) from module design122_12_5_top (D = $auto$rtlil.cc:2613:Mux$2194, Q = \design122_12_5_inst.memory_cntrl_instance542.rd_en).
Adding EN signal on design122_12_5_top:design122_12_5_inst.memory_cntrl_instance542.reset_mem_739 ($dff) from module design122_12_5_top (D = $auto$rtlil.cc:2613:Mux$2198, Q = \design122_12_5_inst.memory_cntrl_instance542.reset_mem).
Adding EN signal on design122_12_5_top:design122_12_5_inst.memory_cntrl_instance542.wr_en_725 ($dff) from module design122_12_5_top (D = $auto$rtlil.cc:2613:Mux$2202, Q = \design122_12_5_inst.memory_cntrl_instance542.wr_en).
[#visit=210, #solve=0, #remove=0, time=0.03 sec.]

9.159. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \design122_12_5_top..
Removed 20 unused cells and 270 unused wires.
<suppressed ~21 debug messages>

9.160. Executing OPT_EXPR pass (perform const folding).
Optimizing module design122_12_5_top.
<suppressed ~72 debug messages>

9.161. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \design122_12_5_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~227 debug messages>

9.162. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \design122_12_5_top.
Performed a total of 0 changes.

9.163. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\design122_12_5_top'.
<suppressed ~72 debug messages>
Removed a total of 24 cells.

9.164. Executing OPT_SHARE pass.

9.165. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=208, #solve=0, #remove=0, time=0.03 sec.]

9.166. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \design122_12_5_top..
Removed 0 unused cells and 24 unused wires.
<suppressed ~1 debug messages>

9.167. Executing OPT_EXPR pass (perform const folding).
Optimizing module design122_12_5_top.

9.168. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \design122_12_5_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~227 debug messages>

9.169. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \design122_12_5_top.
Performed a total of 0 changes.

9.170. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\design122_12_5_top'.
Removed a total of 0 cells.

9.171. Executing OPT_SHARE pass.

9.172. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=208, #solve=0, #remove=0, time=0.03 sec.]

9.173. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \design122_12_5_top..

9.174. Executing OPT_EXPR pass (perform const folding).
Optimizing module design122_12_5_top.

RUN-OPT ITERATIONS DONE : 3

9.175. Executing PMUXTREE pass.

9.176. Executing MUXPACK pass ($mux cell cascades to $pmux).
Converting design122_12_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$3137 ... design122_12_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$3139 to a pmux with 2 cases.
Converting design122_12_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$3123 ... design122_12_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$3125 to a pmux with 2 cases.
Converting design122_12_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$3109 ... design122_12_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$3111 to a pmux with 2 cases.
Converting design122_12_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$3081 ... design122_12_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$3083 to a pmux with 2 cases.
Converting design122_12_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$3067 ... design122_12_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$3069 to a pmux with 2 cases.
Converting design122_12_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$3053 ... design122_12_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$3055 to a pmux with 2 cases.
Converting design122_12_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$3025 ... design122_12_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$3027 to a pmux with 2 cases.
Converting design122_12_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$3011 ... design122_12_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$3013 to a pmux with 2 cases.
Converting design122_12_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$2997 ... design122_12_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$2999 to a pmux with 2 cases.
Converting design122_12_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$2971 ... design122_12_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$2973 to a pmux with 2 cases.
Converting design122_12_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$2957 ... design122_12_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$2959 to a pmux with 2 cases.
Converting design122_12_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$2943 ... design122_12_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$2945 to a pmux with 2 cases.
Converting design122_12_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$2915 ... design122_12_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$2917 to a pmux with 2 cases.
Converting design122_12_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$2901 ... design122_12_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$2903 to a pmux with 2 cases.
Converting design122_12_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$2887 ... design122_12_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$2889 to a pmux with 2 cases.
Converting design122_12_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$2861 ... design122_12_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$2863 to a pmux with 2 cases.
Converting design122_12_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$2847 ... design122_12_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$2849 to a pmux with 2 cases.
Converting design122_12_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$2833 ... design122_12_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$2835 to a pmux with 2 cases.
Converting design122_12_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$2805 ... design122_12_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$2807 to a pmux with 2 cases.
Converting design122_12_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$2791 ... design122_12_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$2793 to a pmux with 2 cases.
Converting design122_12_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$2777 ... design122_12_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$2779 to a pmux with 2 cases.
Converting design122_12_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$2749 ... design122_12_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$2751 to a pmux with 2 cases.
Converting design122_12_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$2735 ... design122_12_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$2737 to a pmux with 2 cases.
Converting design122_12_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$2721 ... design122_12_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$2723 to a pmux with 2 cases.
Converting design122_12_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$2661 ... design122_12_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$2663 to a pmux with 2 cases.
Converting design122_12_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$2649 ... design122_12_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$2651 to a pmux with 2 cases.
Converting design122_12_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$2635 ... design122_12_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$2637 to a pmux with 2 cases.
Converting design122_12_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$2621 ... design122_12_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$2623 to a pmux with 2 cases.
Converting design122_12_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$2593 ... design122_12_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$2595 to a pmux with 2 cases.
Converting design122_12_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$2579 ... design122_12_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$2581 to a pmux with 2 cases.
Converting design122_12_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$2565 ... design122_12_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$2567 to a pmux with 2 cases.
Converting design122_12_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$2537 ... design122_12_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$2539 to a pmux with 2 cases.
Converting design122_12_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$2523 ... design122_12_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$2525 to a pmux with 2 cases.
Converted 66 (p)mux cells into 33 pmux cells.
<suppressed ~453 debug messages>

9.177. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

9.178. Executing TECHMAP pass (map to technology primitives).

9.178.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

9.178.2. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_rs_alu'.
Successfully finished Verilog frontend.

9.178.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $xor.
Using extmapper simplemap for cells of type $dff.
Using extmapper simplemap for cells of type $adff.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $reduce_and.
Using extmapper simplemap for cells of type $logic_not.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $dffe.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $reduce_bool.
Using extmapper simplemap for cells of type $ne.
Using extmapper simplemap for cells of type $pos.
No more expansions possible.
<suppressed ~3813 debug messages>

9.179. Printing statistics.

=== design122_12_5_top ===

   Number of wires:               7896
   Number of wire bits:          77667
   Number of public wires:         679
   Number of public wire bits:   11576
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              24012
     $_AND_                       2736
     $_DFFE_PP_                    992
     $_DFF_PP0_                    384
     $_DFF_P_                     1606
     $_MUX_                      10366
     $_NOT_                        573
     $_OR_                        4023
     $_XOR_                       3320
     TDP_RAM36K                     12

9.180. Executing OPT_EXPR pass (perform const folding).
Optimizing module design122_12_5_top.
<suppressed ~11379 debug messages>

9.181. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\design122_12_5_top'.
<suppressed ~14142 debug messages>
Removed a total of 4714 cells.

9.182. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \design122_12_5_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

9.183. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \design122_12_5_top.
Performed a total of 0 changes.

9.184. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\design122_12_5_top'.
Removed a total of 0 cells.

9.185. Executing OPT_SHARE pass.

9.186. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on design122_12_5_top:design122_12_5_inst.register_instance110104.data_out[0]_14287 ($_DFF_P_) from module design122_12_5_top.
[#visit=2425, #solve=0, #remove=1, time=0.11 sec.]

9.187. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \design122_12_5_top..
Removed 404 unused cells and 5706 unused wires.
<suppressed ~405 debug messages>

9.188. Executing OPT_EXPR pass (perform const folding).
Optimizing module design122_12_5_top.
<suppressed ~308 debug messages>

9.189. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \design122_12_5_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

9.190. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \design122_12_5_top.
Performed a total of 0 changes.

9.191. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\design122_12_5_top'.
<suppressed ~9 debug messages>
Removed a total of 3 cells.

9.192. Executing OPT_SHARE pass.

9.193. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on design122_12_5_top:design122_12_5_inst.full_adder_instance214.full_adder_inst.b[0]_10207 ($_DFF_P_) from module design122_12_5_top.
Setting constant 0-bit at position 0 on design122_12_5_top:design122_12_5_inst.memory_cntrl_instance102.wr_data_mem[0]_13123 ($_DFFE_PP_) from module design122_12_5_top.
Setting constant 0-bit at position 0 on design122_12_5_top:design122_12_5_inst.memory_cntrl_instance120114.wr_data_mem[0]_13353 ($_DFFE_PP_) from module design122_12_5_top.
Setting constant 0-bit at position 0 on design122_12_5_top:design122_12_5_inst.memory_cntrl_instance324.wr_data_mem[0]_13573 ($_DFFE_PP_) from module design122_12_5_top.
[#visit=2421, #solve=0, #remove=4, time=0.09 sec.]

9.194. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \design122_12_5_top..
Removed 6 unused cells and 43 unused wires.
<suppressed ~7 debug messages>

9.195. Executing OPT_EXPR pass (perform const folding).
Optimizing module design122_12_5_top.
<suppressed ~24 debug messages>

9.196. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \design122_12_5_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

9.197. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \design122_12_5_top.
Performed a total of 0 changes.

9.198. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\design122_12_5_top'.
Removed a total of 0 cells.

9.199. Executing OPT_SHARE pass.

9.200. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=2417, #solve=0, #remove=0, time=0.09 sec.]

9.201. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \design122_12_5_top..

9.202. Executing OPT_EXPR pass (perform const folding).
Optimizing module design122_12_5_top.

RUN-OPT ITERATIONS DONE : 3

9.203. Executing OPT_EXPR pass (perform const folding).
Optimizing module design122_12_5_top.
<suppressed ~2238 debug messages>

9.204. Executing TECHMAP pass (map to technology primitives).

9.204.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

9.204.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~73 debug messages>

9.205. Printing statistics.

=== design122_12_5_top ===

   Number of wires:               2875
   Number of wire bits:          29049
   Number of public wires:         679
   Number of public wire bits:   11576
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              11045
     $_AND_                       1955
     $_DFFE_PP_                    833
     $_DFF_PP0_                    384
     $_DFF_P_                     1200
     $_MUX_                       3867
     $_NOT_                        647
     $_OR_                        1489
     $_XOR_                        658
     TDP_RAM36K                     12

9.206. Executing OPT_EXPR pass (perform const folding).
Optimizing module design122_12_5_top.

9.207. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\design122_12_5_top'.
<suppressed ~36 debug messages>
Removed a total of 12 cells.

9.208. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \design122_12_5_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

9.209. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \design122_12_5_top.
Performed a total of 0 changes.

9.210. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\design122_12_5_top'.
Removed a total of 0 cells.

9.211. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=2417, #solve=0, #remove=0, time=0.09 sec.]

9.212. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \design122_12_5_top..
Removed 0 unused cells and 122 unused wires.
<suppressed ~1 debug messages>

9.213. Executing OPT_EXPR pass (perform const folding).
Optimizing module design122_12_5_top.

RUN-OPT ITERATIONS DONE : 1

9.214. Executing OPT_EXPR pass (perform const folding).
Optimizing module design122_12_5_top.

9.215. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\design122_12_5_top'.
Removed a total of 0 cells.

9.216. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \design122_12_5_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

9.217. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \design122_12_5_top.
Performed a total of 0 changes.

9.218. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\design122_12_5_top'.
Removed a total of 0 cells.

9.219. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=2417, #solve=0, #remove=0, time=0.09 sec.]

9.220. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \design122_12_5_top..

9.221. Executing OPT_EXPR pass (perform const folding).
Optimizing module design122_12_5_top.

RUN-OPT ITERATIONS DONE : 1

9.222. Executing OPT_EXPR pass (perform const folding).
Optimizing module design122_12_5_top.

9.223. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\design122_12_5_top'.
Removed a total of 0 cells.

9.224. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \design122_12_5_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

9.225. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \design122_12_5_top.
Performed a total of 0 changes.

9.226. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\design122_12_5_top'.
Removed a total of 0 cells.

9.227. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=2417, #solve=0, #remove=0, time=0.10 sec.]

9.228. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=2417, #solve=352, #remove=0, time=0.10 sec.]

9.229. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \design122_12_5_top..

9.230. Executing OPT_EXPR pass (perform const folding).
Optimizing module design122_12_5_top.

RUN-OPT ITERATIONS DONE : 1

9.231. Printing statistics.

=== design122_12_5_top ===

   Number of wires:               2753
   Number of wire bits:          27913
   Number of public wires:         679
   Number of public wire bits:   11576
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              11033
     $_AND_                       1955
     $_DFFE_PP_                    833
     $_DFF_PP0_                    384
     $_DFF_P_                     1200
     $_MUX_                       3867
     $_NOT_                        635
     $_OR_                        1489
     $_XOR_                        658
     TDP_RAM36K                     12

   Number of Generic REGs:          2417

ABC-DFF iteration : 1

9.232. Executing ABC pass (technology mapping using ABC).

9.232.1. Summary of detected clock domains:
  384 cells in clk=\clk, en={ }, arst=\rst, srst={ }
  35 cells in clk=\clk, en=$auto$opt_dff.cc:195:make_patterns_logic$2288, arst={ }, srst={ }
  35 cells in clk=\clk, en=$auto$opt_dff.cc:195:make_patterns_logic$2294, arst={ }, srst={ }
  27 cells in clk=\clk, en=$auto$opt_dff.cc:195:make_patterns_logic$2300, arst={ }, srst={ }
  35 cells in clk=\clk, en=$auto$opt_dff.cc:195:make_patterns_logic$2313, arst={ }, srst={ }
  27 cells in clk=\clk, en=$auto$opt_dff.cc:195:make_patterns_logic$2319, arst={ }, srst={ }
  35 cells in clk=\clk, en=$auto$opt_dff.cc:195:make_patterns_logic$2332, arst={ }, srst={ }
  35 cells in clk=\clk, en=$auto$opt_dff.cc:195:make_patterns_logic$2338, arst={ }, srst={ }
  35 cells in clk=\clk, en=$auto$opt_dff.cc:195:make_patterns_logic$2344, arst={ }, srst={ }
  35 cells in clk=\clk, en=$auto$opt_dff.cc:195:make_patterns_logic$2350, arst={ }, srst={ }
  35 cells in clk=\clk, en=$auto$opt_dff.cc:195:make_patterns_logic$2356, arst={ }, srst={ }
  35 cells in clk=\clk, en=$auto$opt_dff.cc:195:make_patterns_logic$2362, arst={ }, srst={ }
  35 cells in clk=\clk, en=$auto$opt_dff.cc:195:make_patterns_logic$2368, arst={ }, srst={ }
  74 cells in clk=\clk, en=$auto$opt_dff.cc:220:make_patterns_logic$651, arst={ }, srst={ }
  65 cells in clk=\clk, en=$auto$opt_dff.cc:195:make_patterns_logic$2267, arst={ }, srst={ }
  35 cells in clk=\clk, en=$auto$opt_dff.cc:195:make_patterns_logic$2264, arst={ }, srst={ }
  44 cells in clk=\clk, en=$auto$opt_dff.cc:195:make_patterns_logic$2261, arst={ }, srst={ }
  42 cells in clk=\clk, en=$auto$opt_dff.cc:220:make_patterns_logic$671, arst={ }, srst={ }
  65 cells in clk=\clk, en=$auto$opt_dff.cc:195:make_patterns_logic$2258, arst={ }, srst={ }
  35 cells in clk=\clk, en=$auto$opt_dff.cc:195:make_patterns_logic$2255, arst={ }, srst={ }
  44 cells in clk=\clk, en=$auto$opt_dff.cc:195:make_patterns_logic$2252, arst={ }, srst={ }
  42 cells in clk=\clk, en=$auto$opt_dff.cc:220:make_patterns_logic$691, arst={ }, srst={ }
  65 cells in clk=\clk, en=$auto$opt_dff.cc:195:make_patterns_logic$2285, arst={ }, srst={ }
  27 cells in clk=\clk, en=$auto$opt_dff.cc:195:make_patterns_logic$2282, arst={ }, srst={ }
  44 cells in clk=\clk, en=$auto$opt_dff.cc:195:make_patterns_logic$2279, arst={ }, srst={ }
  26 cells in clk=\clk, en=$auto$opt_dff.cc:220:make_patterns_logic$711, arst={ }, srst={ }
  65 cells in clk=\clk, en=$auto$opt_dff.cc:195:make_patterns_logic$2276, arst={ }, srst={ }
  35 cells in clk=\clk, en=$auto$opt_dff.cc:195:make_patterns_logic$2273, arst={ }, srst={ }
  44 cells in clk=\clk, en=$auto$opt_dff.cc:195:make_patterns_logic$2270, arst={ }, srst={ }
  26 cells in clk=\clk, en=$auto$opt_dff.cc:220:make_patterns_logic$731, arst={ }, srst={ }
  65 cells in clk=\clk, en=$auto$opt_dff.cc:195:make_patterns_logic$2401, arst={ }, srst={ }
  27 cells in clk=\clk, en=$auto$opt_dff.cc:195:make_patterns_logic$2512, arst={ }, srst={ }
  44 cells in clk=\clk, en=$auto$opt_dff.cc:195:make_patterns_logic$2398, arst={ }, srst={ }
  42 cells in clk=\clk, en=$auto$opt_dff.cc:220:make_patterns_logic$751, arst={ }, srst={ }
  65 cells in clk=\clk, en=$auto$opt_dff.cc:195:make_patterns_logic$2407, arst={ }, srst={ }
  35 cells in clk=\clk, en=$auto$opt_dff.cc:195:make_patterns_logic$2503, arst={ }, srst={ }
  44 cells in clk=\clk, en=$auto$opt_dff.cc:195:make_patterns_logic$2404, arst={ }, srst={ }
  10 cells in clk=\clk, en=$auto$opt_dff.cc:220:make_patterns_logic$771, arst={ }, srst={ }
  74 cells in clk=\clk, en=$auto$opt_dff.cc:195:make_patterns_logic$2413, arst={ }, srst={ }
  35 cells in clk=\clk, en=$auto$opt_dff.cc:195:make_patterns_logic$2494, arst={ }, srst={ }
  44 cells in clk=\clk, en=$auto$opt_dff.cc:195:make_patterns_logic$2410, arst={ }, srst={ }
  74 cells in clk=\clk, en=$auto$opt_dff.cc:220:make_patterns_logic$791, arst={ }, srst={ }
  65 cells in clk=\clk, en=$auto$opt_dff.cc:195:make_patterns_logic$2419, arst={ }, srst={ }
  35 cells in clk=\clk, en=$auto$opt_dff.cc:195:make_patterns_logic$2485, arst={ }, srst={ }
  44 cells in clk=\clk, en=$auto$opt_dff.cc:195:make_patterns_logic$2416, arst={ }, srst={ }
  10 cells in clk=\clk, en=$auto$opt_dff.cc:220:make_patterns_logic$811, arst={ }, srst={ }
  74 cells in clk=\clk, en=$auto$opt_dff.cc:195:make_patterns_logic$2425, arst={ }, srst={ }
  35 cells in clk=\clk, en=$auto$opt_dff.cc:195:make_patterns_logic$2476, arst={ }, srst={ }
  44 cells in clk=\clk, en=$auto$opt_dff.cc:195:make_patterns_logic$2422, arst={ }, srst={ }
  26 cells in clk=\clk, en=$auto$opt_dff.cc:220:make_patterns_logic$831, arst={ }, srst={ }
  65 cells in clk=\clk, en=$auto$opt_dff.cc:195:make_patterns_logic$2431, arst={ }, srst={ }
  35 cells in clk=\clk, en=$auto$opt_dff.cc:195:make_patterns_logic$2467, arst={ }, srst={ }
  44 cells in clk=\clk, en=$auto$opt_dff.cc:195:make_patterns_logic$2428, arst={ }, srst={ }
  10 cells in clk=\clk, en=$auto$opt_dff.cc:220:make_patterns_logic$851, arst={ }, srst={ }
  74 cells in clk=\clk, en=$auto$opt_dff.cc:195:make_patterns_logic$2437, arst={ }, srst={ }
  35 cells in clk=\clk, en=$auto$opt_dff.cc:195:make_patterns_logic$2458, arst={ }, srst={ }
  44 cells in clk=\clk, en=$auto$opt_dff.cc:195:make_patterns_logic$2434, arst={ }, srst={ }
  134 cells in clk=\clk, en=$auto$opt_dff.cc:220:make_patterns_logic$871, arst={ }, srst={ }
  65 cells in clk=\clk, en=$auto$opt_dff.cc:195:make_patterns_logic$2443, arst={ }, srst={ }
  35 cells in clk=\clk, en=$auto$opt_dff.cc:195:make_patterns_logic$2449, arst={ }, srst={ }
  44 cells in clk=\clk, en=$auto$opt_dff.cc:195:make_patterns_logic$2440, arst={ }, srst={ }
  7622 cells in clk=\clk, en={ }, arst={ }, srst={ }
  32 cells in clk=\clk, en=$auto$opt_dff.cc:195:make_patterns_logic$2291, arst={ }, srst={ }
  32 cells in clk=\clk, en=$auto$opt_dff.cc:195:make_patterns_logic$2297, arst={ }, srst={ }
  24 cells in clk=\clk, en=$auto$opt_dff.cc:195:make_patterns_logic$2310, arst={ }, srst={ }
  32 cells in clk=\clk, en=$auto$opt_dff.cc:195:make_patterns_logic$2316, arst={ }, srst={ }
  24 cells in clk=\clk, en=$auto$opt_dff.cc:195:make_patterns_logic$2329, arst={ }, srst={ }
  32 cells in clk=\clk, en=$auto$opt_dff.cc:195:make_patterns_logic$2335, arst={ }, srst={ }
  32 cells in clk=\clk, en=$auto$opt_dff.cc:195:make_patterns_logic$2341, arst={ }, srst={ }
  32 cells in clk=\clk, en=$auto$opt_dff.cc:195:make_patterns_logic$2347, arst={ }, srst={ }
  32 cells in clk=\clk, en=$auto$opt_dff.cc:195:make_patterns_logic$2353, arst={ }, srst={ }
  32 cells in clk=\clk, en=$auto$opt_dff.cc:195:make_patterns_logic$2359, arst={ }, srst={ }
  32 cells in clk=\clk, en=$auto$opt_dff.cc:195:make_patterns_logic$2365, arst={ }, srst={ }
  32 cells in clk=\clk, en=$auto$opt_dff.cc:195:make_patterns_logic$2371, arst={ }, srst={ }

  #logic partitions = 74

9.232.2. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk
Extracted 7622 gates and 8745 wires to a netlist network with 1121 inputs and 1711 outputs (dfl=1).

9.232.2.1. Executing ABC.
[Time = 0.58 sec.]

9.232.3. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, asynchronously reset by \rst
Extracted 384 gates and 416 wires to a netlist network with 32 inputs and 384 outputs (dfl=1).

9.232.3.1. Executing ABC.
[Time = 0.08 sec.]

9.232.4. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:220:make_patterns_logic$871
Extracted 134 gates and 169 wires to a netlist network with 33 inputs and 16 outputs (dfl=1).

9.232.4.1. Executing ABC.
[Time = 0.07 sec.]

9.232.5. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$2413
Extracted 73 gates and 77 wires to a netlist network with 2 inputs and 13 outputs (dfl=1).

9.232.5.1. Executing ABC.
[Time = 0.08 sec.]

9.232.6. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:220:make_patterns_logic$791
Extracted 74 gates and 118 wires to a netlist network with 44 inputs and 34 outputs (dfl=1).

9.232.6.1. Executing ABC.
[Time = 0.07 sec.]

9.232.7. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$2425
Extracted 73 gates and 77 wires to a netlist network with 2 inputs and 13 outputs (dfl=1).

9.232.7.1. Executing ABC.
[Time = 0.08 sec.]

9.232.8. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:220:make_patterns_logic$651
Extracted 74 gates and 118 wires to a netlist network with 44 inputs and 34 outputs (dfl=1).

9.232.8.1. Executing ABC.
[Time = 0.06 sec.]

9.232.9. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$2437
Extracted 73 gates and 77 wires to a netlist network with 2 inputs and 13 outputs (dfl=1).

9.232.9.1. Executing ABC.
[Time = 0.08 sec.]

9.232.10. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$2407
Extracted 64 gates and 69 wires to a netlist network with 3 inputs and 22 outputs (dfl=1).

9.232.10.1. Executing ABC.
[Time = 0.09 sec.]

9.232.11. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$2431
Extracted 64 gates and 69 wires to a netlist network with 3 inputs and 22 outputs (dfl=1).

9.232.11.1. Executing ABC.
[Time = 0.08 sec.]

9.232.12. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$2443
Extracted 64 gates and 69 wires to a netlist network with 3 inputs and 22 outputs (dfl=1).

9.232.12.1. Executing ABC.
[Time = 0.08 sec.]

9.232.13. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$2267
Extracted 64 gates and 69 wires to a netlist network with 3 inputs and 22 outputs (dfl=1).

9.232.13.1. Executing ABC.
[Time = 0.08 sec.]

9.232.14. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$2401
Extracted 64 gates and 69 wires to a netlist network with 3 inputs and 22 outputs (dfl=1).

9.232.14.1. Executing ABC.
[Time = 0.08 sec.]

9.232.15. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$2419
Extracted 64 gates and 69 wires to a netlist network with 3 inputs and 22 outputs (dfl=1).

9.232.15.1. Executing ABC.
[Time = 0.08 sec.]

9.232.16. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$2258
Extracted 64 gates and 69 wires to a netlist network with 3 inputs and 22 outputs (dfl=1).

9.232.16.1. Executing ABC.
[Time = 0.07 sec.]

9.232.17. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$2276
Extracted 64 gates and 69 wires to a netlist network with 3 inputs and 22 outputs (dfl=1).

9.232.17.1. Executing ABC.
[Time = 0.08 sec.]

9.232.18. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$2285
Extracted 64 gates and 69 wires to a netlist network with 3 inputs and 22 outputs (dfl=1).

9.232.18.1. Executing ABC.
[Time = 0.09 sec.]

9.232.19. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$32026$auto$opt_dff.cc:195:make_patterns_logic$2434
Extracted 44 gates and 47 wires to a netlist network with 2 inputs and 12 outputs (dfl=1).

9.232.19.1. Executing ABC.
[Time = 0.07 sec.]

9.232.20. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$32026$auto$opt_dff.cc:195:make_patterns_logic$2398
Extracted 44 gates and 47 wires to a netlist network with 2 inputs and 12 outputs (dfl=1).

9.232.20.1. Executing ABC.
[Time = 0.07 sec.]

9.232.21. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$32026$auto$opt_dff.cc:195:make_patterns_logic$2440
Extracted 44 gates and 47 wires to a netlist network with 2 inputs and 12 outputs (dfl=1).

9.232.21.1. Executing ABC.
[Time = 0.07 sec.]

9.232.22. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$32026$auto$opt_dff.cc:195:make_patterns_logic$2270
Extracted 44 gates and 47 wires to a netlist network with 2 inputs and 12 outputs (dfl=1).

9.232.22.1. Executing ABC.
[Time = 0.07 sec.]

9.232.23. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$32026$auto$opt_dff.cc:195:make_patterns_logic$2410
Extracted 44 gates and 47 wires to a netlist network with 2 inputs and 12 outputs (dfl=1).

9.232.23.1. Executing ABC.
[Time = 0.07 sec.]

9.232.24. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$32026$auto$opt_dff.cc:195:make_patterns_logic$2416
Extracted 44 gates and 47 wires to a netlist network with 2 inputs and 12 outputs (dfl=1).

9.232.24.1. Executing ABC.
[Time = 0.07 sec.]

9.232.25. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$32026$auto$opt_dff.cc:195:make_patterns_logic$2279
Extracted 44 gates and 47 wires to a netlist network with 2 inputs and 12 outputs (dfl=1).

9.232.25.1. Executing ABC.
[Time = 0.07 sec.]

9.232.26. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$32026$auto$opt_dff.cc:195:make_patterns_logic$2404
Extracted 44 gates and 47 wires to a netlist network with 2 inputs and 12 outputs (dfl=1).

9.232.26.1. Executing ABC.
[Time = 0.07 sec.]

9.232.27. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$32026$auto$opt_dff.cc:195:make_patterns_logic$2252
Extracted 44 gates and 47 wires to a netlist network with 2 inputs and 12 outputs (dfl=1).

9.232.27.1. Executing ABC.
[Time = 0.07 sec.]

9.232.28. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$32026$auto$opt_dff.cc:195:make_patterns_logic$2261
Extracted 44 gates and 47 wires to a netlist network with 2 inputs and 12 outputs (dfl=1).

9.232.28.1. Executing ABC.
[Time = 0.07 sec.]

9.232.29. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$32026$auto$opt_dff.cc:195:make_patterns_logic$2422
Extracted 44 gates and 47 wires to a netlist network with 2 inputs and 12 outputs (dfl=1).

9.232.29.1. Executing ABC.
[Time = 0.09 sec.]

9.232.30. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$32026$auto$opt_dff.cc:195:make_patterns_logic$2428
Extracted 44 gates and 47 wires to a netlist network with 2 inputs and 12 outputs (dfl=1).

9.232.30.1. Executing ABC.
[Time = 0.07 sec.]

9.232.31. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:220:make_patterns_logic$691
Extracted 42 gates and 70 wires to a netlist network with 28 inputs and 18 outputs (dfl=1).

9.232.31.1. Executing ABC.
[Time = 0.05 sec.]

9.232.32. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:220:make_patterns_logic$671
Extracted 42 gates and 70 wires to a netlist network with 28 inputs and 18 outputs (dfl=1).

9.232.32.1. Executing ABC.
[Time = 0.05 sec.]

9.232.33. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:220:make_patterns_logic$751
Extracted 42 gates and 70 wires to a netlist network with 28 inputs and 18 outputs (dfl=1).

9.232.33.1. Executing ABC.
[Time = 0.05 sec.]

9.232.34. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$2494
Extracted 35 gates and 71 wires to a netlist network with 35 inputs and 35 outputs (dfl=1).

9.232.34.1. Executing ABC.
[Time = 0.06 sec.]

9.232.35. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$2458
Extracted 35 gates and 71 wires to a netlist network with 35 inputs and 35 outputs (dfl=1).

9.232.35.1. Executing ABC.
[Time = 0.07 sec.]

9.232.36. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$2288
Extracted 35 gates and 69 wires to a netlist network with 34 inputs and 34 outputs (dfl=1).

9.232.36.1. Executing ABC.
[Time = 0.05 sec.]

9.232.37. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$2485
Extracted 35 gates and 71 wires to a netlist network with 35 inputs and 35 outputs (dfl=1).

9.232.37.1. Executing ABC.
[Time = 0.06 sec.]

9.232.38. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$2449
Extracted 35 gates and 71 wires to a netlist network with 35 inputs and 35 outputs (dfl=1).

9.232.38.1. Executing ABC.
[Time = 0.06 sec.]

9.232.39. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$2476
Extracted 35 gates and 71 wires to a netlist network with 35 inputs and 35 outputs (dfl=1).

9.232.39.1. Executing ABC.
[Time = 0.06 sec.]

9.232.40. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$2467
Extracted 35 gates and 71 wires to a netlist network with 35 inputs and 35 outputs (dfl=1).

9.232.40.1. Executing ABC.
[Time = 0.07 sec.]

9.232.41. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$2503
Extracted 35 gates and 71 wires to a netlist network with 35 inputs and 35 outputs (dfl=1).

9.232.41.1. Executing ABC.
[Time = 0.06 sec.]

9.232.42. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$2294
Extracted 35 gates and 69 wires to a netlist network with 34 inputs and 34 outputs (dfl=1).

9.232.42.1. Executing ABC.
[Time = 0.05 sec.]

9.232.43. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$2313
Extracted 35 gates and 69 wires to a netlist network with 34 inputs and 34 outputs (dfl=1).

9.232.43.1. Executing ABC.
[Time = 0.05 sec.]

9.232.44. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$2332
Extracted 35 gates and 69 wires to a netlist network with 34 inputs and 34 outputs (dfl=1).

9.232.44.1. Executing ABC.
[Time = 0.05 sec.]

9.232.45. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$2338
Extracted 35 gates and 69 wires to a netlist network with 34 inputs and 34 outputs (dfl=1).

9.232.45.1. Executing ABC.
[Time = 0.05 sec.]

9.232.46. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$2344
Extracted 35 gates and 69 wires to a netlist network with 34 inputs and 34 outputs (dfl=1).

9.232.46.1. Executing ABC.
[Time = 0.05 sec.]

9.232.47. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$2350
Extracted 35 gates and 69 wires to a netlist network with 34 inputs and 34 outputs (dfl=1).

9.232.47.1. Executing ABC.
[Time = 0.05 sec.]

9.232.48. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$2356
Extracted 35 gates and 69 wires to a netlist network with 34 inputs and 34 outputs (dfl=1).

9.232.48.1. Executing ABC.
[Time = 0.05 sec.]

9.232.49. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$2362
Extracted 35 gates and 69 wires to a netlist network with 34 inputs and 34 outputs (dfl=1).

9.232.49.1. Executing ABC.
[Time = 0.05 sec.]

9.232.50. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$2368
Extracted 35 gates and 69 wires to a netlist network with 34 inputs and 34 outputs (dfl=1).

9.232.50.1. Executing ABC.
[Time = 0.05 sec.]

9.232.51. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$2264
Extracted 35 gates and 71 wires to a netlist network with 35 inputs and 35 outputs (dfl=1).

9.232.51.1. Executing ABC.
[Time = 0.06 sec.]

9.232.52. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$2255
Extracted 35 gates and 71 wires to a netlist network with 35 inputs and 35 outputs (dfl=1).

9.232.52.1. Executing ABC.
[Time = 0.06 sec.]

9.232.53. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$2273
Extracted 35 gates and 71 wires to a netlist network with 35 inputs and 35 outputs (dfl=1).

9.232.53.1. Executing ABC.
[Time = 0.06 sec.]

9.232.54. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$43600$auto$opt_dff.cc:195:make_patterns_logic$2297
Extracted 32 gates and 64 wires to a netlist network with 32 inputs and 32 outputs (dfl=1).

9.232.54.1. Executing ABC.
[Time = 0.04 sec.]

9.232.55. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$43153$auto$opt_dff.cc:195:make_patterns_logic$2359
Extracted 32 gates and 64 wires to a netlist network with 32 inputs and 32 outputs (dfl=1).

9.232.55.1. Executing ABC.
[Time = 0.05 sec.]

9.232.56. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$43562$auto$opt_dff.cc:195:make_patterns_logic$2291
Extracted 32 gates and 64 wires to a netlist network with 32 inputs and 32 outputs (dfl=1).

9.232.56.1. Executing ABC.
[Time = 0.05 sec.]

9.232.57. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$43638$auto$opt_dff.cc:195:make_patterns_logic$2316
Extracted 32 gates and 64 wires to a netlist network with 32 inputs and 32 outputs (dfl=1).

9.232.57.1. Executing ABC.
[Time = 0.05 sec.]

9.232.58. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$43115$auto$opt_dff.cc:195:make_patterns_logic$2353
Extracted 32 gates and 64 wires to a netlist network with 32 inputs and 32 outputs (dfl=1).

9.232.58.1. Executing ABC.
[Time = 0.05 sec.]

9.232.59. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$43039$auto$opt_dff.cc:195:make_patterns_logic$2347
Extracted 32 gates and 64 wires to a netlist network with 32 inputs and 32 outputs (dfl=1).

9.232.59.1. Executing ABC.
[Time = 0.05 sec.]

9.232.60. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$42964$auto$opt_dff.cc:195:make_patterns_logic$2365
Extracted 32 gates and 64 wires to a netlist network with 32 inputs and 32 outputs (dfl=1).

9.232.60.1. Executing ABC.
[Time = 0.04 sec.]

9.232.61. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$42926$auto$opt_dff.cc:195:make_patterns_logic$2341
Extracted 32 gates and 64 wires to a netlist network with 32 inputs and 32 outputs (dfl=1).

9.232.61.1. Executing ABC.
[Time = 0.05 sec.]

9.232.62. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$43191$auto$opt_dff.cc:195:make_patterns_logic$2335
Extracted 32 gates and 64 wires to a netlist network with 32 inputs and 32 outputs (dfl=1).

9.232.62.1. Executing ABC.
[Time = 0.04 sec.]

9.232.63. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$43077$auto$opt_dff.cc:195:make_patterns_logic$2371
Extracted 32 gates and 64 wires to a netlist network with 32 inputs and 32 outputs (dfl=1).

9.232.63.1. Executing ABC.
[Time = 0.05 sec.]

9.232.64. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$2512
Extracted 27 gates and 55 wires to a netlist network with 27 inputs and 27 outputs (dfl=1).

9.232.64.1. Executing ABC.
[Time = 0.07 sec.]

9.232.65. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$2282
Extracted 27 gates and 55 wires to a netlist network with 27 inputs and 27 outputs (dfl=1).

9.232.65.1. Executing ABC.
[Time = 0.06 sec.]

9.232.66. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$2319
Extracted 27 gates and 53 wires to a netlist network with 26 inputs and 26 outputs (dfl=1).

9.232.66.1. Executing ABC.
[Time = 0.05 sec.]

9.232.67. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$2300
Extracted 27 gates and 53 wires to a netlist network with 26 inputs and 26 outputs (dfl=1).

9.232.67.1. Executing ABC.
[Time = 0.05 sec.]

9.232.68. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:220:make_patterns_logic$831
Extracted 26 gates and 46 wires to a netlist network with 20 inputs and 10 outputs (dfl=1).

9.232.68.1. Executing ABC.
[Time = 0.05 sec.]

9.232.69. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:220:make_patterns_logic$731
Extracted 26 gates and 46 wires to a netlist network with 20 inputs and 10 outputs (dfl=1).

9.232.69.1. Executing ABC.
[Time = 0.05 sec.]

9.232.70. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:220:make_patterns_logic$711
Extracted 26 gates and 40 wires to a netlist network with 13 inputs and 10 outputs (dfl=1).

9.232.70.1. Executing ABC.
[Time = 0.04 sec.]

9.232.71. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$44676$auto$opt_dff.cc:195:make_patterns_logic$2310
Extracted 24 gates and 48 wires to a netlist network with 24 inputs and 24 outputs (dfl=1).

9.232.71.1. Executing ABC.
[Time = 0.04 sec.]

9.232.72. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$44646$auto$opt_dff.cc:195:make_patterns_logic$2329
Extracted 24 gates and 48 wires to a netlist network with 24 inputs and 24 outputs (dfl=1).

9.232.72.1. Executing ABC.
[Time = 0.05 sec.]

9.232.73. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:220:make_patterns_logic$851
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 10 outputs (dfl=1).

9.232.73.1. Executing ABC.
[Time = 0.04 sec.]

9.232.74. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:220:make_patterns_logic$811
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 10 outputs (dfl=1).

9.232.74.1. Executing ABC.
[Time = 0.05 sec.]

9.232.75. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:220:make_patterns_logic$771
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 10 outputs (dfl=1).

9.232.75.1. Executing ABC.
[Time = 0.05 sec.]

9.233. Executing OPT_EXPR pass (perform const folding).
Optimizing module design122_12_5_top.

9.234. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\design122_12_5_top'.
<suppressed ~69 debug messages>
Removed a total of 23 cells.

9.235. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \design122_12_5_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

9.236. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \design122_12_5_top.
Performed a total of 0 changes.

9.237. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\design122_12_5_top'.
Removed a total of 0 cells.

9.238. Executing OPT_SHARE pass.

9.239. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=2384, #solve=0, #remove=0, time=0.08 sec.]

9.240. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \design122_12_5_top..
Removed 1 unused cells and 11151 unused wires.
<suppressed ~14 debug messages>

9.241. Executing OPT_EXPR pass (perform const folding).
Optimizing module design122_12_5_top.

9.242. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \design122_12_5_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

9.243. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \design122_12_5_top.
Performed a total of 0 changes.

9.244. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\design122_12_5_top'.
Removed a total of 0 cells.

9.245. Executing OPT_SHARE pass.

9.246. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=2384, #solve=0, #remove=0, time=0.09 sec.]

9.247. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \design122_12_5_top..

9.248. Executing OPT_EXPR pass (perform const folding).
Optimizing module design122_12_5_top.

RUN-OPT ITERATIONS DONE : 2

ABC-DFF iteration : 2

9.249. Executing ABC pass (technology mapping using ABC).

9.249.1. Summary of detected clock domains:
  20 cells in clk=\clk, en=$abc$45059$auto$opt_dff.cc:220:make_patterns_logic$771, arst={ }, srst={ }
  20 cells in clk=\clk, en=$abc$45030$auto$opt_dff.cc:220:make_patterns_logic$811, arst={ }, srst={ }
  20 cells in clk=\clk, en=$abc$45001$auto$opt_dff.cc:220:make_patterns_logic$851, arst={ }, srst={ }
  73 cells in clk=\clk, en=$abc$44646$auto$opt_dff.cc:195:make_patterns_logic$2329, arst={ }, srst={ }
  73 cells in clk=\clk, en=$abc$44676$auto$opt_dff.cc:195:make_patterns_logic$2310, arst={ }, srst={ }
  4 cells in clk=\clk, en=$abc$44834$auto$opt_dff.cc:220:make_patterns_logic$711, arst={ }, srst={ }
  18 cells in clk=\clk, en=$abc$44799$auto$opt_dff.cc:220:make_patterns_logic$731, arst={ }, srst={ }
  18 cells in clk=\clk, en=$abc$44764$auto$opt_dff.cc:220:make_patterns_logic$831, arst={ }, srst={ }
  27 cells in clk=\clk, en=$abc$44735$auto$opt_dff.cc:195:make_patterns_logic$2300, arst={ }, srst={ }
  27 cells in clk=\clk, en=$abc$44706$auto$opt_dff.cc:195:make_patterns_logic$2319, arst={ }, srst={ }
  2 cells in clk=\clk, en=$abc$44676$auto$opt_dff.cc:195:make_patterns_logic$2282, arst={ }, srst={ }
  2 cells in clk=\clk, en=$abc$44646$auto$opt_dff.cc:195:make_patterns_logic$2512, arst={ }, srst={ }
  97 cells in clk=\clk, en=$abc$43077$auto$opt_dff.cc:195:make_patterns_logic$2371, arst={ }, srst={ }
  97 cells in clk=\clk, en=$abc$43191$auto$opt_dff.cc:195:make_patterns_logic$2335, arst={ }, srst={ }
  97 cells in clk=\clk, en=$abc$42926$auto$opt_dff.cc:195:make_patterns_logic$2341, arst={ }, srst={ }
  97 cells in clk=\clk, en=$abc$42964$auto$opt_dff.cc:195:make_patterns_logic$2365, arst={ }, srst={ }
  97 cells in clk=\clk, en=$abc$43039$auto$opt_dff.cc:195:make_patterns_logic$2347, arst={ }, srst={ }
  97 cells in clk=\clk, en=$abc$43115$auto$opt_dff.cc:195:make_patterns_logic$2353, arst={ }, srst={ }
  97 cells in clk=\clk, en=$abc$43638$auto$opt_dff.cc:195:make_patterns_logic$2316, arst={ }, srst={ }
  97 cells in clk=\clk, en=$abc$43562$auto$opt_dff.cc:195:make_patterns_logic$2291, arst={ }, srst={ }
  97 cells in clk=\clk, en=$abc$43153$auto$opt_dff.cc:195:make_patterns_logic$2359, arst={ }, srst={ }
  97 cells in clk=\clk, en=$abc$43600$auto$opt_dff.cc:195:make_patterns_logic$2297, arst={ }, srst={ }
  4 cells in clk=\clk, en=$abc$43638$auto$opt_dff.cc:195:make_patterns_logic$2273, arst={ }, srst={ }
  4 cells in clk=\clk, en=$abc$43600$auto$opt_dff.cc:195:make_patterns_logic$2255, arst={ }, srst={ }
  4 cells in clk=\clk, en=$abc$43562$auto$opt_dff.cc:195:make_patterns_logic$2264, arst={ }, srst={ }
  35 cells in clk=\clk, en=$abc$43525$auto$opt_dff.cc:195:make_patterns_logic$2368, arst={ }, srst={ }
  35 cells in clk=\clk, en=$abc$43488$auto$opt_dff.cc:195:make_patterns_logic$2362, arst={ }, srst={ }
  35 cells in clk=\clk, en=$abc$43451$auto$opt_dff.cc:195:make_patterns_logic$2356, arst={ }, srst={ }
  35 cells in clk=\clk, en=$abc$43414$auto$opt_dff.cc:195:make_patterns_logic$2350, arst={ }, srst={ }
  35 cells in clk=\clk, en=$abc$43377$auto$opt_dff.cc:195:make_patterns_logic$2344, arst={ }, srst={ }
  35 cells in clk=\clk, en=$abc$43340$auto$opt_dff.cc:195:make_patterns_logic$2338, arst={ }, srst={ }
  35 cells in clk=\clk, en=$abc$43303$auto$opt_dff.cc:195:make_patterns_logic$2332, arst={ }, srst={ }
  33 cells in clk=\clk, en=$abc$43266$auto$opt_dff.cc:195:make_patterns_logic$2313, arst={ }, srst={ }
  33 cells in clk=\clk, en=$abc$43229$auto$opt_dff.cc:195:make_patterns_logic$2294, arst={ }, srst={ }
  2 cells in clk=\clk, en=$abc$43191$auto$opt_dff.cc:195:make_patterns_logic$2503, arst={ }, srst={ }
  2 cells in clk=\clk, en=$abc$43153$auto$opt_dff.cc:195:make_patterns_logic$2467, arst={ }, srst={ }
  2 cells in clk=\clk, en=$abc$43115$auto$opt_dff.cc:195:make_patterns_logic$2476, arst={ }, srst={ }
  2 cells in clk=\clk, en=$abc$43077$auto$opt_dff.cc:195:make_patterns_logic$2449, arst={ }, srst={ }
  2 cells in clk=\clk, en=$abc$43039$auto$opt_dff.cc:195:make_patterns_logic$2485, arst={ }, srst={ }
  33 cells in clk=\clk, en=$abc$43002$auto$opt_dff.cc:195:make_patterns_logic$2288, arst={ }, srst={ }
  2 cells in clk=\clk, en=$abc$42964$auto$opt_dff.cc:195:make_patterns_logic$2458, arst={ }, srst={ }
  2 cells in clk=\clk, en=$abc$42926$auto$opt_dff.cc:195:make_patterns_logic$2494, arst={ }, srst={ }
  34 cells in clk=\clk, en=$abc$42867$auto$opt_dff.cc:220:make_patterns_logic$751, arst={ }, srst={ }
  34 cells in clk=\clk, en=$abc$42808$auto$opt_dff.cc:220:make_patterns_logic$671, arst={ }, srst={ }
  34 cells in clk=\clk, en=$abc$42749$auto$opt_dff.cc:220:make_patterns_logic$691, arst={ }, srst={ }
  45 cells in clk=\clk, en=$abc$32026$auto$opt_dff.cc:195:make_patterns_logic$2428, arst={ }, srst={ }
  44 cells in clk=\clk, en=$abc$32026$auto$opt_dff.cc:195:make_patterns_logic$2422, arst={ }, srst={ }
  45 cells in clk=\clk, en=$abc$32026$auto$opt_dff.cc:195:make_patterns_logic$2261, arst={ }, srst={ }
  44 cells in clk=\clk, en=$abc$32026$auto$opt_dff.cc:195:make_patterns_logic$2252, arst={ }, srst={ }
  44 cells in clk=\clk, en=$abc$32026$auto$opt_dff.cc:195:make_patterns_logic$2404, arst={ }, srst={ }
  44 cells in clk=\clk, en=$abc$32026$auto$opt_dff.cc:195:make_patterns_logic$2279, arst={ }, srst={ }
  45 cells in clk=\clk, en=$abc$32026$auto$opt_dff.cc:195:make_patterns_logic$2416, arst={ }, srst={ }
  44 cells in clk=\clk, en=$abc$32026$auto$opt_dff.cc:195:make_patterns_logic$2410, arst={ }, srst={ }
  44 cells in clk=\clk, en=$abc$32026$auto$opt_dff.cc:195:make_patterns_logic$2270, arst={ }, srst={ }
  45 cells in clk=\clk, en=$abc$32026$auto$opt_dff.cc:195:make_patterns_logic$2440, arst={ }, srst={ }
  44 cells in clk=\clk, en=$abc$32026$auto$opt_dff.cc:195:make_patterns_logic$2398, arst={ }, srst={ }
  44 cells in clk=\clk, en=$abc$32026$auto$opt_dff.cc:195:make_patterns_logic$2434, arst={ }, srst={ }
  64 cells in clk=\clk, en=$abc$42001$auto$opt_dff.cc:195:make_patterns_logic$2285, arst={ }, srst={ }
  64 cells in clk=\clk, en=$abc$41925$auto$opt_dff.cc:195:make_patterns_logic$2276, arst={ }, srst={ }
  64 cells in clk=\clk, en=$abc$41849$auto$opt_dff.cc:195:make_patterns_logic$2258, arst={ }, srst={ }
  64 cells in clk=\clk, en=$abc$41773$auto$opt_dff.cc:195:make_patterns_logic$2419, arst={ }, srst={ }
  64 cells in clk=\clk, en=$abc$41697$auto$opt_dff.cc:195:make_patterns_logic$2401, arst={ }, srst={ }
  64 cells in clk=\clk, en=$abc$41621$auto$opt_dff.cc:195:make_patterns_logic$2267, arst={ }, srst={ }
  64 cells in clk=\clk, en=$abc$41545$auto$opt_dff.cc:195:make_patterns_logic$2443, arst={ }, srst={ }
  64 cells in clk=\clk, en=$abc$41469$auto$opt_dff.cc:195:make_patterns_logic$2431, arst={ }, srst={ }
  64 cells in clk=\clk, en=$abc$41393$auto$opt_dff.cc:195:make_patterns_logic$2407, arst={ }, srst={ }
  46 cells in clk=\clk, en=$abc$41333$auto$opt_dff.cc:195:make_patterns_logic$2437, arst={ }, srst={ }
  65 cells in clk=\clk, en=$abc$41226$auto$opt_dff.cc:220:make_patterns_logic$651, arst={ }, srst={ }
  46 cells in clk=\clk, en=$abc$41166$auto$opt_dff.cc:195:make_patterns_logic$2425, arst={ }, srst={ }
  65 cells in clk=\clk, en=$abc$41059$auto$opt_dff.cc:220:make_patterns_logic$791, arst={ }, srst={ }
  46 cells in clk=\clk, en=$abc$40999$auto$opt_dff.cc:195:make_patterns_logic$2413, arst={ }, srst={ }
  19 cells in clk=\clk, en=$abc$40925$auto$opt_dff.cc:220:make_patterns_logic$871, arst={ }, srst={ }
  384 cells in clk=\clk, en={ }, arst=\rst, srst={ }
  5812 cells in clk=\clk, en={ }, arst={ }, srst={ }

  #logic partitions = 74

9.249.2. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk
Extracted 5812 gates and 6660 wires to a netlist network with 848 inputs and 1246 outputs (dfl=1).

9.249.2.1. Executing ABC.
[Time = 0.47 sec.]

9.249.3. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, asynchronously reset by \rst
Extracted 384 gates and 416 wires to a netlist network with 32 inputs and 384 outputs (dfl=1).

9.249.3.1. Executing ABC.
[Time = 0.08 sec.]

9.249.4. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$43153$auto$opt_dff.cc:195:make_patterns_logic$2359
Extracted 97 gates and 132 wires to a netlist network with 35 inputs and 65 outputs (dfl=1).

9.249.4.1. Executing ABC.
[Time = 0.07 sec.]

9.249.5. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$43600$auto$opt_dff.cc:195:make_patterns_logic$2297
Extracted 97 gates and 132 wires to a netlist network with 35 inputs and 65 outputs (dfl=1).

9.249.5.1. Executing ABC.
[Time = 0.07 sec.]

9.249.6. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$43562$auto$opt_dff.cc:195:make_patterns_logic$2291
Extracted 97 gates and 132 wires to a netlist network with 35 inputs and 65 outputs (dfl=1).

9.249.6.1. Executing ABC.
[Time = 0.07 sec.]

9.249.7. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$43638$auto$opt_dff.cc:195:make_patterns_logic$2316
Extracted 97 gates and 132 wires to a netlist network with 35 inputs and 65 outputs (dfl=1).

9.249.7.1. Executing ABC.
[Time = 0.07 sec.]

9.249.8. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$43115$auto$opt_dff.cc:195:make_patterns_logic$2353
Extracted 97 gates and 132 wires to a netlist network with 35 inputs and 65 outputs (dfl=1).

9.249.8.1. Executing ABC.
[Time = 0.08 sec.]

9.249.9. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$43039$auto$opt_dff.cc:195:make_patterns_logic$2347
Extracted 97 gates and 132 wires to a netlist network with 35 inputs and 65 outputs (dfl=1).

9.249.9.1. Executing ABC.
[Time = 0.07 sec.]

9.249.10. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$42964$auto$opt_dff.cc:195:make_patterns_logic$2365
Extracted 97 gates and 132 wires to a netlist network with 35 inputs and 65 outputs (dfl=1).

9.249.10.1. Executing ABC.
[Time = 0.07 sec.]

9.249.11. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$42926$auto$opt_dff.cc:195:make_patterns_logic$2341
Extracted 97 gates and 132 wires to a netlist network with 35 inputs and 65 outputs (dfl=1).

9.249.11.1. Executing ABC.
[Time = 0.07 sec.]

9.249.12. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$43191$auto$opt_dff.cc:195:make_patterns_logic$2335
Extracted 97 gates and 132 wires to a netlist network with 35 inputs and 65 outputs (dfl=1).

9.249.12.1. Executing ABC.
[Time = 0.07 sec.]

9.249.13. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$43077$auto$opt_dff.cc:195:make_patterns_logic$2371
Extracted 97 gates and 132 wires to a netlist network with 35 inputs and 65 outputs (dfl=1).

9.249.13.1. Executing ABC.
[Time = 0.07 sec.]

9.249.14. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$44676$auto$opt_dff.cc:195:make_patterns_logic$2310
Extracted 73 gates and 100 wires to a netlist network with 27 inputs and 49 outputs (dfl=1).

9.249.14.1. Executing ABC.
[Time = 0.07 sec.]

9.249.15. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$44646$auto$opt_dff.cc:195:make_patterns_logic$2329
Extracted 73 gates and 100 wires to a netlist network with 27 inputs and 49 outputs (dfl=1).

9.249.15.1. Executing ABC.
[Time = 0.07 sec.]

9.249.16. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$41226$auto$opt_dff.cc:220:make_patterns_logic$651
Extracted 65 gates and 100 wires to a netlist network with 35 inputs and 33 outputs (dfl=1).

9.249.16.1. Executing ABC.
[Time = 0.05 sec.]

9.249.17. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$41059$auto$opt_dff.cc:220:make_patterns_logic$791
Extracted 65 gates and 100 wires to a netlist network with 35 inputs and 33 outputs (dfl=1).

9.249.17.1. Executing ABC.
[Time = 0.05 sec.]

9.249.18. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$42001$auto$opt_dff.cc:195:make_patterns_logic$2285
Extracted 64 gates and 67 wires to a netlist network with 3 inputs and 23 outputs (dfl=1).

9.249.18.1. Executing ABC.
[Time = 0.06 sec.]

9.249.19. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$41925$auto$opt_dff.cc:195:make_patterns_logic$2276
Extracted 64 gates and 67 wires to a netlist network with 3 inputs and 23 outputs (dfl=1).

9.249.19.1. Executing ABC.
[Time = 0.06 sec.]

9.249.20. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$41849$auto$opt_dff.cc:195:make_patterns_logic$2258
Extracted 64 gates and 67 wires to a netlist network with 3 inputs and 23 outputs (dfl=1).

9.249.20.1. Executing ABC.
[Time = 0.07 sec.]

9.249.21. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$41773$auto$opt_dff.cc:195:make_patterns_logic$2419
Extracted 64 gates and 67 wires to a netlist network with 3 inputs and 23 outputs (dfl=1).

9.249.21.1. Executing ABC.
[Time = 0.06 sec.]

9.249.22. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$41697$auto$opt_dff.cc:195:make_patterns_logic$2401
Extracted 64 gates and 67 wires to a netlist network with 3 inputs and 23 outputs (dfl=1).

9.249.22.1. Executing ABC.
[Time = 0.07 sec.]

9.249.23. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$41621$auto$opt_dff.cc:195:make_patterns_logic$2267
Extracted 64 gates and 67 wires to a netlist network with 3 inputs and 23 outputs (dfl=1).

9.249.23.1. Executing ABC.
[Time = 0.06 sec.]

9.249.24. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$41545$auto$opt_dff.cc:195:make_patterns_logic$2443
Extracted 64 gates and 67 wires to a netlist network with 3 inputs and 23 outputs (dfl=1).

9.249.24.1. Executing ABC.
[Time = 0.06 sec.]

9.249.25. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$41393$auto$opt_dff.cc:195:make_patterns_logic$2407
Extracted 64 gates and 67 wires to a netlist network with 3 inputs and 23 outputs (dfl=1).

9.249.25.1. Executing ABC.
[Time = 0.07 sec.]

9.249.26. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$41469$auto$opt_dff.cc:195:make_patterns_logic$2431
Extracted 64 gates and 67 wires to a netlist network with 3 inputs and 23 outputs (dfl=1).

9.249.26.1. Executing ABC.
[Time = 0.07 sec.]

9.249.27. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$41333$auto$opt_dff.cc:195:make_patterns_logic$2437
Extracted 46 gates and 50 wires to a netlist network with 4 inputs and 14 outputs (dfl=1).

9.249.27.1. Executing ABC.
[Time = 0.07 sec.]

9.249.28. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$41166$auto$opt_dff.cc:195:make_patterns_logic$2425
Extracted 46 gates and 50 wires to a netlist network with 4 inputs and 14 outputs (dfl=1).

9.249.28.1. Executing ABC.
[Time = 0.06 sec.]

9.249.29. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$40999$auto$opt_dff.cc:195:make_patterns_logic$2413
Extracted 46 gates and 50 wires to a netlist network with 4 inputs and 14 outputs (dfl=1).

9.249.29.1. Executing ABC.
[Time = 0.06 sec.]

9.249.30. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$32026$auto$opt_dff.cc:195:make_patterns_logic$2261
Extracted 44 gates and 47 wires to a netlist network with 3 inputs and 13 outputs (dfl=1).

9.249.30.1. Executing ABC.
[Time = 0.05 sec.]

9.249.31. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$32026$auto$opt_dff.cc:195:make_patterns_logic$2428
Extracted 45 gates and 47 wires to a netlist network with 2 inputs and 14 outputs (dfl=1).

9.249.31.1. Executing ABC.
[Time = 0.05 sec.]

9.249.32. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$32026$auto$opt_dff.cc:195:make_patterns_logic$2416
Extracted 44 gates and 47 wires to a netlist network with 3 inputs and 13 outputs (dfl=1).

9.249.32.1. Executing ABC.
[Time = 0.05 sec.]

9.249.33. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$32026$auto$opt_dff.cc:195:make_patterns_logic$2440
Extracted 44 gates and 47 wires to a netlist network with 3 inputs and 13 outputs (dfl=1).

9.249.33.1. Executing ABC.
[Time = 0.06 sec.]

9.249.34. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$32026$auto$opt_dff.cc:195:make_patterns_logic$2404
Extracted 44 gates and 47 wires to a netlist network with 3 inputs and 13 outputs (dfl=1).

9.249.34.1. Executing ABC.
[Time = 0.09 sec.]

9.249.35. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$32026$auto$opt_dff.cc:195:make_patterns_logic$2252
Extracted 44 gates and 47 wires to a netlist network with 3 inputs and 13 outputs (dfl=1).

9.249.35.1. Executing ABC.
[Time = 0.06 sec.]

9.249.36. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$32026$auto$opt_dff.cc:195:make_patterns_logic$2422
Extracted 44 gates and 47 wires to a netlist network with 3 inputs and 13 outputs (dfl=1).

9.249.36.1. Executing ABC.
[Time = 0.05 sec.]

9.249.37. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$32026$auto$opt_dff.cc:195:make_patterns_logic$2434
Extracted 44 gates and 47 wires to a netlist network with 3 inputs and 13 outputs (dfl=1).

9.249.37.1. Executing ABC.
[Time = 0.05 sec.]

9.249.38. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$32026$auto$opt_dff.cc:195:make_patterns_logic$2398
Extracted 44 gates and 47 wires to a netlist network with 3 inputs and 13 outputs (dfl=1).

9.249.38.1. Executing ABC.
[Time = 0.06 sec.]

9.249.39. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$32026$auto$opt_dff.cc:195:make_patterns_logic$2279
Extracted 44 gates and 47 wires to a netlist network with 3 inputs and 13 outputs (dfl=1).

9.249.39.1. Executing ABC.
[Time = 0.07 sec.]

9.249.40. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$32026$auto$opt_dff.cc:195:make_patterns_logic$2270
Extracted 44 gates and 47 wires to a netlist network with 3 inputs and 13 outputs (dfl=1).

9.249.40.1. Executing ABC.
[Time = 0.06 sec.]

9.249.41. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$32026$auto$opt_dff.cc:195:make_patterns_logic$2410
Extracted 44 gates and 47 wires to a netlist network with 3 inputs and 13 outputs (dfl=1).

9.249.41.1. Executing ABC.
[Time = 0.05 sec.]

9.249.42. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$43303$auto$opt_dff.cc:195:make_patterns_logic$2332
Extracted 35 gates and 69 wires to a netlist network with 34 inputs and 34 outputs (dfl=1).

9.249.42.1. Executing ABC.
[Time = 0.05 sec.]

9.249.43. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$43340$auto$opt_dff.cc:195:make_patterns_logic$2338
Extracted 35 gates and 69 wires to a netlist network with 34 inputs and 34 outputs (dfl=1).

9.249.43.1. Executing ABC.
[Time = 0.05 sec.]

9.249.44. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$43377$auto$opt_dff.cc:195:make_patterns_logic$2344
Extracted 35 gates and 69 wires to a netlist network with 34 inputs and 34 outputs (dfl=1).

9.249.44.1. Executing ABC.
[Time = 0.05 sec.]

9.249.45. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$43414$auto$opt_dff.cc:195:make_patterns_logic$2350
Extracted 35 gates and 69 wires to a netlist network with 34 inputs and 34 outputs (dfl=1).

9.249.45.1. Executing ABC.
[Time = 0.05 sec.]

9.249.46. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$43451$auto$opt_dff.cc:195:make_patterns_logic$2356
Extracted 35 gates and 69 wires to a netlist network with 34 inputs and 34 outputs (dfl=1).

9.249.46.1. Executing ABC.
[Time = 0.05 sec.]

9.249.47. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$43488$auto$opt_dff.cc:195:make_patterns_logic$2362
Extracted 35 gates and 69 wires to a netlist network with 34 inputs and 34 outputs (dfl=1).

9.249.47.1. Executing ABC.
[Time = 0.05 sec.]

9.249.48. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$43525$auto$opt_dff.cc:195:make_patterns_logic$2368
Extracted 35 gates and 69 wires to a netlist network with 34 inputs and 34 outputs (dfl=1).

9.249.48.1. Executing ABC.
[Time = 0.05 sec.]

9.249.49. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$42867$auto$opt_dff.cc:220:make_patterns_logic$751
Extracted 33 gates and 52 wires to a netlist network with 19 inputs and 17 outputs (dfl=1).

9.249.49.1. Executing ABC.
[Time = 0.05 sec.]

9.249.50. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$42808$auto$opt_dff.cc:220:make_patterns_logic$671
Extracted 33 gates and 52 wires to a netlist network with 19 inputs and 17 outputs (dfl=1).

9.249.50.1. Executing ABC.
[Time = 0.05 sec.]

9.249.51. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$42749$auto$opt_dff.cc:220:make_patterns_logic$691
Extracted 33 gates and 52 wires to a netlist network with 19 inputs and 17 outputs (dfl=1).

9.249.51.1. Executing ABC.
[Time = 0.05 sec.]

9.249.52. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$43002$auto$opt_dff.cc:195:make_patterns_logic$2288
Extracted 33 gates and 66 wires to a netlist network with 33 inputs and 33 outputs (dfl=1).

9.249.52.1. Executing ABC.
[Time = 0.05 sec.]

9.249.53. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$43229$auto$opt_dff.cc:195:make_patterns_logic$2294
Extracted 33 gates and 66 wires to a netlist network with 33 inputs and 33 outputs (dfl=1).

9.249.53.1. Executing ABC.
[Time = 0.05 sec.]

9.249.54. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$43266$auto$opt_dff.cc:195:make_patterns_logic$2313
Extracted 33 gates and 66 wires to a netlist network with 33 inputs and 33 outputs (dfl=1).

9.249.54.1. Executing ABC.
[Time = 0.05 sec.]

9.249.55. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$44706$auto$opt_dff.cc:195:make_patterns_logic$2319
Extracted 27 gates and 53 wires to a netlist network with 26 inputs and 26 outputs (dfl=1).

9.249.55.1. Executing ABC.
[Time = 0.05 sec.]

9.249.56. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$44735$auto$opt_dff.cc:195:make_patterns_logic$2300
Extracted 27 gates and 53 wires to a netlist network with 26 inputs and 26 outputs (dfl=1).

9.249.56.1. Executing ABC.
[Time = 0.05 sec.]

9.249.57. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$45030$auto$opt_dff.cc:220:make_patterns_logic$811
Extracted 19 gates and 31 wires to a netlist network with 12 inputs and 10 outputs (dfl=1).

9.249.57.1. Executing ABC.
[Time = 0.05 sec.]

9.249.58. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$45059$auto$opt_dff.cc:220:make_patterns_logic$771
Extracted 19 gates and 31 wires to a netlist network with 12 inputs and 10 outputs (dfl=1).

9.249.58.1. Executing ABC.
[Time = 0.05 sec.]

9.249.59. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$45001$auto$opt_dff.cc:220:make_patterns_logic$851
Extracted 19 gates and 31 wires to a netlist network with 12 inputs and 10 outputs (dfl=1).

9.249.59.1. Executing ABC.
[Time = 0.05 sec.]

9.249.60. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$40925$auto$opt_dff.cc:220:make_patterns_logic$871
Extracted 19 gates and 30 wires to a netlist network with 10 inputs and 10 outputs (dfl=1).

9.249.60.1. Executing ABC.
[Time = 0.05 sec.]

9.249.61. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$44799$auto$opt_dff.cc:220:make_patterns_logic$731
Extracted 17 gates and 28 wires to a netlist network with 11 inputs and 9 outputs (dfl=1).

9.249.61.1. Executing ABC.
[Time = 0.05 sec.]

9.249.62. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$44764$auto$opt_dff.cc:220:make_patterns_logic$831
Extracted 17 gates and 28 wires to a netlist network with 11 inputs and 9 outputs (dfl=1).

9.249.62.1. Executing ABC.
[Time = 0.05 sec.]

9.249.63. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$43638$auto$opt_dff.cc:195:make_patterns_logic$2273
Extracted 4 gates and 7 wires to a netlist network with 3 inputs and 4 outputs (dfl=1).

9.249.63.1. Executing ABC.
[Time = 0.05 sec.]

9.249.64. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$44834$auto$opt_dff.cc:220:make_patterns_logic$711
Extracted 3 gates and 7 wires to a netlist network with 4 inputs and 2 outputs (dfl=1).

9.249.64.1. Executing ABC.
[Time = 0.05 sec.]

9.249.65. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$43600$auto$opt_dff.cc:195:make_patterns_logic$2255
Extracted 4 gates and 7 wires to a netlist network with 3 inputs and 4 outputs (dfl=1).

9.249.65.1. Executing ABC.
[Time = 0.05 sec.]

9.249.66. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$43562$auto$opt_dff.cc:195:make_patterns_logic$2264
Extracted 4 gates and 7 wires to a netlist network with 3 inputs and 4 outputs (dfl=1).

9.249.66.1. Executing ABC.
[Time = 0.04 sec.]

9.249.67. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$42926$auto$opt_dff.cc:195:make_patterns_logic$2494
Extracted 2 gates and 4 wires to a netlist network with 2 inputs and 2 outputs (dfl=1).

9.249.67.1. Executing ABC.
[Time = 0.04 sec.]

9.249.68. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$44646$auto$opt_dff.cc:195:make_patterns_logic$2512
Extracted 2 gates and 4 wires to a netlist network with 2 inputs and 2 outputs (dfl=1).

9.249.68.1. Executing ABC.
[Time = 0.05 sec.]

9.249.69. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$44676$auto$opt_dff.cc:195:make_patterns_logic$2282
Extracted 2 gates and 4 wires to a netlist network with 2 inputs and 2 outputs (dfl=1).

9.249.69.1. Executing ABC.
[Time = 0.04 sec.]

9.249.70. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$43191$auto$opt_dff.cc:195:make_patterns_logic$2503
Extracted 2 gates and 4 wires to a netlist network with 2 inputs and 2 outputs (dfl=1).

9.249.70.1. Executing ABC.
[Time = 0.05 sec.]

9.249.71. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$43153$auto$opt_dff.cc:195:make_patterns_logic$2467
Extracted 2 gates and 4 wires to a netlist network with 2 inputs and 2 outputs (dfl=1).

9.249.71.1. Executing ABC.
[Time = 0.05 sec.]

9.249.72. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$43115$auto$opt_dff.cc:195:make_patterns_logic$2476
Extracted 2 gates and 4 wires to a netlist network with 2 inputs and 2 outputs (dfl=1).

9.249.72.1. Executing ABC.
[Time = 0.05 sec.]

9.249.73. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$43077$auto$opt_dff.cc:195:make_patterns_logic$2449
Extracted 2 gates and 4 wires to a netlist network with 2 inputs and 2 outputs (dfl=1).

9.249.73.1. Executing ABC.
[Time = 0.05 sec.]

9.249.74. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$43039$auto$opt_dff.cc:195:make_patterns_logic$2485
Extracted 2 gates and 4 wires to a netlist network with 2 inputs and 2 outputs (dfl=1).

9.249.74.1. Executing ABC.
[Time = 0.04 sec.]

9.249.75. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$42964$auto$opt_dff.cc:195:make_patterns_logic$2458
Extracted 2 gates and 4 wires to a netlist network with 2 inputs and 2 outputs (dfl=1).

9.249.75.1. Executing ABC.
[Time = 0.05 sec.]

9.250. Executing OPT_EXPR pass (perform const folding).
Optimizing module design122_12_5_top.

9.251. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\design122_12_5_top'.
<suppressed ~84 debug messages>
Removed a total of 28 cells.

9.252. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \design122_12_5_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

9.253. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \design122_12_5_top.
Performed a total of 0 changes.

9.254. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\design122_12_5_top'.
Removed a total of 0 cells.

9.255. Executing OPT_SHARE pass.

9.256. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=2379, #solve=0, #remove=0, time=0.11 sec.]

9.257. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \design122_12_5_top..
Removed 0 unused cells and 14491 unused wires.
<suppressed ~1 debug messages>

9.258. Executing OPT_EXPR pass (perform const folding).
Optimizing module design122_12_5_top.

RUN-OPT ITERATIONS DONE : 1

ABC-DFF iteration : 3

9.259. Executing ABC pass (technology mapping using ABC).

9.259.1. Summary of detected clock domains:
  5 cells in clk=\clk, en=$abc$42964$auto$opt_dff.cc:195:make_patterns_logic$2458, arst={ }, srst={ }
  5 cells in clk=\clk, en=$abc$43039$auto$opt_dff.cc:195:make_patterns_logic$2485, arst={ }, srst={ }
  5 cells in clk=\clk, en=$abc$43077$auto$opt_dff.cc:195:make_patterns_logic$2449, arst={ }, srst={ }
  5 cells in clk=\clk, en=$abc$43115$auto$opt_dff.cc:195:make_patterns_logic$2476, arst={ }, srst={ }
  5 cells in clk=\clk, en=$abc$43153$auto$opt_dff.cc:195:make_patterns_logic$2467, arst={ }, srst={ }
  5 cells in clk=\clk, en=$abc$43191$auto$opt_dff.cc:195:make_patterns_logic$2503, arst={ }, srst={ }
  5 cells in clk=\clk, en=$abc$44676$auto$opt_dff.cc:195:make_patterns_logic$2282, arst={ }, srst={ }
  5 cells in clk=\clk, en=$abc$44646$auto$opt_dff.cc:195:make_patterns_logic$2512, arst={ }, srst={ }
  5 cells in clk=\clk, en=$abc$42926$auto$opt_dff.cc:195:make_patterns_logic$2494, arst={ }, srst={ }
  5 cells in clk=\clk, en=$abc$43562$auto$opt_dff.cc:195:make_patterns_logic$2264, arst={ }, srst={ }
  5 cells in clk=\clk, en=$abc$43600$auto$opt_dff.cc:195:make_patterns_logic$2255, arst={ }, srst={ }
  4 cells in clk=\clk, en=$abc$44834$auto$opt_dff.cc:220:make_patterns_logic$711, arst={ }, srst={ }
  5 cells in clk=\clk, en=$abc$43638$auto$opt_dff.cc:195:make_patterns_logic$2273, arst={ }, srst={ }
  18 cells in clk=\clk, en=$abc$44764$auto$opt_dff.cc:220:make_patterns_logic$831, arst={ }, srst={ }
  18 cells in clk=\clk, en=$abc$44799$auto$opt_dff.cc:220:make_patterns_logic$731, arst={ }, srst={ }
  10 cells in clk=\clk, en=$abc$40925$auto$opt_dff.cc:220:make_patterns_logic$871, arst={ }, srst={ }
  20 cells in clk=\clk, en=$abc$45001$auto$opt_dff.cc:220:make_patterns_logic$851, arst={ }, srst={ }
  20 cells in clk=\clk, en=$abc$45059$auto$opt_dff.cc:220:make_patterns_logic$771, arst={ }, srst={ }
  20 cells in clk=\clk, en=$abc$45030$auto$opt_dff.cc:220:make_patterns_logic$811, arst={ }, srst={ }
  25 cells in clk=\clk, en=$abc$44735$auto$opt_dff.cc:195:make_patterns_logic$2300, arst={ }, srst={ }
  25 cells in clk=\clk, en=$abc$44706$auto$opt_dff.cc:195:make_patterns_logic$2319, arst={ }, srst={ }
  33 cells in clk=\clk, en=$abc$43266$auto$opt_dff.cc:195:make_patterns_logic$2313, arst={ }, srst={ }
  33 cells in clk=\clk, en=$abc$43229$auto$opt_dff.cc:195:make_patterns_logic$2294, arst={ }, srst={ }
  33 cells in clk=\clk, en=$abc$43002$auto$opt_dff.cc:195:make_patterns_logic$2288, arst={ }, srst={ }
  34 cells in clk=\clk, en=$abc$42749$auto$opt_dff.cc:220:make_patterns_logic$691, arst={ }, srst={ }
  34 cells in clk=\clk, en=$abc$42808$auto$opt_dff.cc:220:make_patterns_logic$671, arst={ }, srst={ }
  34 cells in clk=\clk, en=$abc$42867$auto$opt_dff.cc:220:make_patterns_logic$751, arst={ }, srst={ }
  33 cells in clk=\clk, en=$abc$43525$auto$opt_dff.cc:195:make_patterns_logic$2368, arst={ }, srst={ }
  33 cells in clk=\clk, en=$abc$43488$auto$opt_dff.cc:195:make_patterns_logic$2362, arst={ }, srst={ }
  33 cells in clk=\clk, en=$abc$43451$auto$opt_dff.cc:195:make_patterns_logic$2356, arst={ }, srst={ }
  33 cells in clk=\clk, en=$abc$43414$auto$opt_dff.cc:195:make_patterns_logic$2350, arst={ }, srst={ }
  33 cells in clk=\clk, en=$abc$43377$auto$opt_dff.cc:195:make_patterns_logic$2344, arst={ }, srst={ }
  33 cells in clk=\clk, en=$abc$43340$auto$opt_dff.cc:195:make_patterns_logic$2338, arst={ }, srst={ }
  33 cells in clk=\clk, en=$abc$43303$auto$opt_dff.cc:195:make_patterns_logic$2332, arst={ }, srst={ }
  41 cells in clk=\clk, en=$abc$32026$auto$opt_dff.cc:195:make_patterns_logic$2410, arst={ }, srst={ }
  40 cells in clk=\clk, en=$abc$32026$auto$opt_dff.cc:195:make_patterns_logic$2270, arst={ }, srst={ }
  40 cells in clk=\clk, en=$abc$32026$auto$opt_dff.cc:195:make_patterns_logic$2279, arst={ }, srst={ }
  40 cells in clk=\clk, en=$abc$32026$auto$opt_dff.cc:195:make_patterns_logic$2398, arst={ }, srst={ }
  40 cells in clk=\clk, en=$abc$32026$auto$opt_dff.cc:195:make_patterns_logic$2434, arst={ }, srst={ }
  40 cells in clk=\clk, en=$abc$32026$auto$opt_dff.cc:195:make_patterns_logic$2422, arst={ }, srst={ }
  40 cells in clk=\clk, en=$abc$32026$auto$opt_dff.cc:195:make_patterns_logic$2252, arst={ }, srst={ }
  40 cells in clk=\clk, en=$abc$32026$auto$opt_dff.cc:195:make_patterns_logic$2404, arst={ }, srst={ }
  40 cells in clk=\clk, en=$abc$32026$auto$opt_dff.cc:195:make_patterns_logic$2440, arst={ }, srst={ }
  41 cells in clk=\clk, en=$abc$32026$auto$opt_dff.cc:195:make_patterns_logic$2416, arst={ }, srst={ }
  40 cells in clk=\clk, en=$abc$32026$auto$opt_dff.cc:195:make_patterns_logic$2428, arst={ }, srst={ }
  41 cells in clk=\clk, en=$abc$32026$auto$opt_dff.cc:195:make_patterns_logic$2261, arst={ }, srst={ }
  47 cells in clk=\clk, en=$abc$40999$auto$opt_dff.cc:195:make_patterns_logic$2413, arst={ }, srst={ }
  47 cells in clk=\clk, en=$abc$41166$auto$opt_dff.cc:195:make_patterns_logic$2425, arst={ }, srst={ }
  47 cells in clk=\clk, en=$abc$41333$auto$opt_dff.cc:195:make_patterns_logic$2437, arst={ }, srst={ }
  64 cells in clk=\clk, en=$abc$41469$auto$opt_dff.cc:195:make_patterns_logic$2431, arst={ }, srst={ }
  64 cells in clk=\clk, en=$abc$41393$auto$opt_dff.cc:195:make_patterns_logic$2407, arst={ }, srst={ }
  64 cells in clk=\clk, en=$abc$41545$auto$opt_dff.cc:195:make_patterns_logic$2443, arst={ }, srst={ }
  64 cells in clk=\clk, en=$abc$41621$auto$opt_dff.cc:195:make_patterns_logic$2267, arst={ }, srst={ }
  64 cells in clk=\clk, en=$abc$41697$auto$opt_dff.cc:195:make_patterns_logic$2401, arst={ }, srst={ }
  64 cells in clk=\clk, en=$abc$41773$auto$opt_dff.cc:195:make_patterns_logic$2419, arst={ }, srst={ }
  64 cells in clk=\clk, en=$abc$41849$auto$opt_dff.cc:195:make_patterns_logic$2258, arst={ }, srst={ }
  64 cells in clk=\clk, en=$abc$41925$auto$opt_dff.cc:195:make_patterns_logic$2276, arst={ }, srst={ }
  64 cells in clk=\clk, en=$abc$42001$auto$opt_dff.cc:195:make_patterns_logic$2285, arst={ }, srst={ }
  65 cells in clk=\clk, en=$abc$41059$auto$opt_dff.cc:220:make_patterns_logic$791, arst={ }, srst={ }
  65 cells in clk=\clk, en=$abc$41226$auto$opt_dff.cc:220:make_patterns_logic$651, arst={ }, srst={ }
  72 cells in clk=\clk, en=$abc$44646$auto$opt_dff.cc:195:make_patterns_logic$2329, arst={ }, srst={ }
  72 cells in clk=\clk, en=$abc$44676$auto$opt_dff.cc:195:make_patterns_logic$2310, arst={ }, srst={ }
  96 cells in clk=\clk, en=$abc$43077$auto$opt_dff.cc:195:make_patterns_logic$2371, arst={ }, srst={ }
  96 cells in clk=\clk, en=$abc$43191$auto$opt_dff.cc:195:make_patterns_logic$2335, arst={ }, srst={ }
  96 cells in clk=\clk, en=$abc$42926$auto$opt_dff.cc:195:make_patterns_logic$2341, arst={ }, srst={ }
  96 cells in clk=\clk, en=$abc$42964$auto$opt_dff.cc:195:make_patterns_logic$2365, arst={ }, srst={ }
  96 cells in clk=\clk, en=$abc$43039$auto$opt_dff.cc:195:make_patterns_logic$2347, arst={ }, srst={ }
  96 cells in clk=\clk, en=$abc$43115$auto$opt_dff.cc:195:make_patterns_logic$2353, arst={ }, srst={ }
  96 cells in clk=\clk, en=$abc$43638$auto$opt_dff.cc:195:make_patterns_logic$2316, arst={ }, srst={ }
  96 cells in clk=\clk, en=$abc$43562$auto$opt_dff.cc:195:make_patterns_logic$2291, arst={ }, srst={ }
  96 cells in clk=\clk, en=$abc$43600$auto$opt_dff.cc:195:make_patterns_logic$2297, arst={ }, srst={ }
  96 cells in clk=\clk, en=$abc$43153$auto$opt_dff.cc:195:make_patterns_logic$2359, arst={ }, srst={ }
  384 cells in clk=\clk, en={ }, arst=\rst, srst={ }
  5788 cells in clk=\clk, en={ }, arst={ }, srst={ }

  #logic partitions = 74

9.259.2. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk
Extracted 5788 gates and 6639 wires to a netlist network with 851 inputs and 1241 outputs (dfl=2).

9.259.2.1. Executing ABC.
[Time = 0.93 sec.]

9.259.3. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, asynchronously reset by \rst
Extracted 384 gates and 416 wires to a netlist network with 32 inputs and 384 outputs (dfl=2).

9.259.3.1. Executing ABC.
[Time = 0.07 sec.]

9.259.4. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$42926$auto$opt_dff.cc:195:make_patterns_logic$2341
Extracted 96 gates and 130 wires to a netlist network with 34 inputs and 64 outputs (dfl=2).

9.259.4.1. Executing ABC.
[Time = 0.08 sec.]

9.259.5. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$43077$auto$opt_dff.cc:195:make_patterns_logic$2371
Extracted 96 gates and 130 wires to a netlist network with 34 inputs and 64 outputs (dfl=2).

9.259.5.1. Executing ABC.
[Time = 0.08 sec.]

9.259.6. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$43191$auto$opt_dff.cc:195:make_patterns_logic$2335
Extracted 96 gates and 130 wires to a netlist network with 34 inputs and 64 outputs (dfl=2).

9.259.6.1. Executing ABC.
[Time = 0.08 sec.]

9.259.7. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$42964$auto$opt_dff.cc:195:make_patterns_logic$2365
Extracted 96 gates and 130 wires to a netlist network with 34 inputs and 64 outputs (dfl=2).

9.259.7.1. Executing ABC.
[Time = 0.08 sec.]

9.259.8. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$43039$auto$opt_dff.cc:195:make_patterns_logic$2347
Extracted 96 gates and 130 wires to a netlist network with 34 inputs and 64 outputs (dfl=2).

9.259.8.1. Executing ABC.
[Time = 0.08 sec.]

9.259.9. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$43115$auto$opt_dff.cc:195:make_patterns_logic$2353
Extracted 96 gates and 130 wires to a netlist network with 34 inputs and 64 outputs (dfl=2).

9.259.9.1. Executing ABC.
[Time = 0.08 sec.]

9.259.10. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$43638$auto$opt_dff.cc:195:make_patterns_logic$2316
Extracted 96 gates and 130 wires to a netlist network with 34 inputs and 64 outputs (dfl=2).

9.259.10.1. Executing ABC.
[Time = 0.12 sec.]

9.259.11. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$43562$auto$opt_dff.cc:195:make_patterns_logic$2291
Extracted 96 gates and 130 wires to a netlist network with 34 inputs and 64 outputs (dfl=2).

9.259.11.1. Executing ABC.
[Time = 0.08 sec.]

9.259.12. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$43600$auto$opt_dff.cc:195:make_patterns_logic$2297
Extracted 96 gates and 130 wires to a netlist network with 34 inputs and 64 outputs (dfl=2).

9.259.12.1. Executing ABC.
[Time = 0.08 sec.]

9.259.13. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$43153$auto$opt_dff.cc:195:make_patterns_logic$2359
Extracted 96 gates and 130 wires to a netlist network with 34 inputs and 64 outputs (dfl=2).

9.259.13.1. Executing ABC.
[Time = 0.08 sec.]

9.259.14. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$44676$auto$opt_dff.cc:195:make_patterns_logic$2310
Extracted 72 gates and 98 wires to a netlist network with 26 inputs and 48 outputs (dfl=2).

9.259.14.1. Executing ABC.
[Time = 0.08 sec.]

9.259.15. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$44646$auto$opt_dff.cc:195:make_patterns_logic$2329
Extracted 72 gates and 98 wires to a netlist network with 26 inputs and 48 outputs (dfl=2).

9.259.15.1. Executing ABC.
[Time = 0.07 sec.]

9.259.16. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$41226$auto$opt_dff.cc:220:make_patterns_logic$651
Extracted 65 gates and 100 wires to a netlist network with 35 inputs and 33 outputs (dfl=2).

9.259.16.1. Executing ABC.
[Time = 0.05 sec.]

9.259.17. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$41059$auto$opt_dff.cc:220:make_patterns_logic$791
Extracted 65 gates and 100 wires to a netlist network with 35 inputs and 33 outputs (dfl=2).

9.259.17.1. Executing ABC.
[Time = 0.07 sec.]

9.259.18. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$41849$auto$opt_dff.cc:195:make_patterns_logic$2258
Extracted 64 gates and 67 wires to a netlist network with 3 inputs and 23 outputs (dfl=2).

9.259.18.1. Executing ABC.
[Time = 0.07 sec.]

9.259.19. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$41469$auto$opt_dff.cc:195:make_patterns_logic$2431
Extracted 64 gates and 67 wires to a netlist network with 3 inputs and 23 outputs (dfl=2).

9.259.19.1. Executing ABC.
[Time = 0.07 sec.]

9.259.20. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$41393$auto$opt_dff.cc:195:make_patterns_logic$2407
Extracted 64 gates and 67 wires to a netlist network with 3 inputs and 23 outputs (dfl=2).

9.259.20.1. Executing ABC.
[Time = 0.07 sec.]

9.259.21. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$41545$auto$opt_dff.cc:195:make_patterns_logic$2443
Extracted 64 gates and 67 wires to a netlist network with 3 inputs and 23 outputs (dfl=2).

9.259.21.1. Executing ABC.
[Time = 0.07 sec.]

9.259.22. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$41621$auto$opt_dff.cc:195:make_patterns_logic$2267
Extracted 64 gates and 67 wires to a netlist network with 3 inputs and 23 outputs (dfl=2).

9.259.22.1. Executing ABC.
[Time = 0.07 sec.]

9.259.23. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$41773$auto$opt_dff.cc:195:make_patterns_logic$2419
Extracted 64 gates and 67 wires to a netlist network with 3 inputs and 23 outputs (dfl=2).

9.259.23.1. Executing ABC.
[Time = 0.07 sec.]

9.259.24. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$41925$auto$opt_dff.cc:195:make_patterns_logic$2276
Extracted 64 gates and 67 wires to a netlist network with 3 inputs and 23 outputs (dfl=2).

9.259.24.1. Executing ABC.
[Time = 0.07 sec.]

9.259.25. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$42001$auto$opt_dff.cc:195:make_patterns_logic$2285
Extracted 64 gates and 67 wires to a netlist network with 3 inputs and 23 outputs (dfl=2).

9.259.25.1. Executing ABC.
[Time = 0.07 sec.]

9.259.26. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$41697$auto$opt_dff.cc:195:make_patterns_logic$2401
Extracted 64 gates and 67 wires to a netlist network with 3 inputs and 23 outputs (dfl=2).

9.259.26.1. Executing ABC.
[Time = 0.07 sec.]

9.259.27. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$41333$auto$opt_dff.cc:195:make_patterns_logic$2437
Extracted 47 gates and 51 wires to a netlist network with 4 inputs and 15 outputs (dfl=2).

9.259.27.1. Executing ABC.
[Time = 0.07 sec.]

9.259.28. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$41166$auto$opt_dff.cc:195:make_patterns_logic$2425
Extracted 47 gates and 51 wires to a netlist network with 4 inputs and 15 outputs (dfl=2).

9.259.28.1. Executing ABC.
[Time = 0.07 sec.]

9.259.29. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$40999$auto$opt_dff.cc:195:make_patterns_logic$2413
Extracted 47 gates and 51 wires to a netlist network with 4 inputs and 15 outputs (dfl=2).

9.259.29.1. Executing ABC.
[Time = 0.07 sec.]

9.259.30. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$32026$auto$opt_dff.cc:195:make_patterns_logic$2261
Extracted 40 gates and 43 wires to a netlist network with 3 inputs and 13 outputs (dfl=2).

9.259.30.1. Executing ABC.
[Time = 0.06 sec.]

9.259.31. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$32026$auto$opt_dff.cc:195:make_patterns_logic$2410
Extracted 41 gates and 43 wires to a netlist network with 2 inputs and 14 outputs (dfl=2).

9.259.31.1. Executing ABC.
[Time = 0.06 sec.]

9.259.32. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$32026$auto$opt_dff.cc:195:make_patterns_logic$2416
Extracted 40 gates and 43 wires to a netlist network with 3 inputs and 13 outputs (dfl=2).

9.259.32.1. Executing ABC.
[Time = 0.06 sec.]

9.259.33. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$32026$auto$opt_dff.cc:195:make_patterns_logic$2428
Extracted 40 gates and 43 wires to a netlist network with 3 inputs and 13 outputs (dfl=2).

9.259.33.1. Executing ABC.
[Time = 0.06 sec.]

9.259.34. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$32026$auto$opt_dff.cc:195:make_patterns_logic$2440
Extracted 40 gates and 43 wires to a netlist network with 3 inputs and 13 outputs (dfl=2).

9.259.34.1. Executing ABC.
[Time = 0.06 sec.]

9.259.35. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$32026$auto$opt_dff.cc:195:make_patterns_logic$2404
Extracted 40 gates and 43 wires to a netlist network with 3 inputs and 13 outputs (dfl=2).

9.259.35.1. Executing ABC.
[Time = 0.06 sec.]

9.259.36. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$32026$auto$opt_dff.cc:195:make_patterns_logic$2398
Extracted 40 gates and 43 wires to a netlist network with 3 inputs and 13 outputs (dfl=2).

9.259.36.1. Executing ABC.
[Time = 0.06 sec.]

9.259.37. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$32026$auto$opt_dff.cc:195:make_patterns_logic$2252
Extracted 40 gates and 43 wires to a netlist network with 3 inputs and 13 outputs (dfl=2).

9.259.37.1. Executing ABC.
[Time = 0.06 sec.]

9.259.38. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$32026$auto$opt_dff.cc:195:make_patterns_logic$2422
Extracted 40 gates and 43 wires to a netlist network with 3 inputs and 13 outputs (dfl=2).

9.259.38.1. Executing ABC.
[Time = 0.06 sec.]

9.259.39. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$32026$auto$opt_dff.cc:195:make_patterns_logic$2434
Extracted 40 gates and 43 wires to a netlist network with 3 inputs and 13 outputs (dfl=2).

9.259.39.1. Executing ABC.
[Time = 0.06 sec.]

9.259.40. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$32026$auto$opt_dff.cc:195:make_patterns_logic$2279
Extracted 40 gates and 43 wires to a netlist network with 3 inputs and 13 outputs (dfl=2).

9.259.40.1. Executing ABC.
[Time = 0.06 sec.]

9.259.41. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$32026$auto$opt_dff.cc:195:make_patterns_logic$2270
Extracted 40 gates and 43 wires to a netlist network with 3 inputs and 13 outputs (dfl=2).

9.259.41.1. Executing ABC.
[Time = 0.06 sec.]

9.259.42. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$42749$auto$opt_dff.cc:220:make_patterns_logic$691
Extracted 33 gates and 52 wires to a netlist network with 19 inputs and 17 outputs (dfl=2).

9.259.42.1. Executing ABC.
[Time = 0.05 sec.]

9.259.43. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$42808$auto$opt_dff.cc:220:make_patterns_logic$671
Extracted 33 gates and 52 wires to a netlist network with 19 inputs and 17 outputs (dfl=2).

9.259.43.1. Executing ABC.
[Time = 0.05 sec.]

9.259.44. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$42867$auto$opt_dff.cc:220:make_patterns_logic$751
Extracted 33 gates and 52 wires to a netlist network with 19 inputs and 17 outputs (dfl=2).

9.259.44.1. Executing ABC.
[Time = 0.05 sec.]

9.259.45. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$43525$auto$opt_dff.cc:195:make_patterns_logic$2368
Extracted 33 gates and 66 wires to a netlist network with 33 inputs and 33 outputs (dfl=2).

9.259.45.1. Executing ABC.
[Time = 0.05 sec.]

9.259.46. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$43266$auto$opt_dff.cc:195:make_patterns_logic$2313
Extracted 33 gates and 66 wires to a netlist network with 33 inputs and 33 outputs (dfl=2).

9.259.46.1. Executing ABC.
[Time = 0.05 sec.]

9.259.47. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$43229$auto$opt_dff.cc:195:make_patterns_logic$2294
Extracted 33 gates and 66 wires to a netlist network with 33 inputs and 33 outputs (dfl=2).

9.259.47.1. Executing ABC.
[Time = 0.05 sec.]

9.259.48. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$43002$auto$opt_dff.cc:195:make_patterns_logic$2288
Extracted 33 gates and 66 wires to a netlist network with 33 inputs and 33 outputs (dfl=2).

9.259.48.1. Executing ABC.
[Time = 0.05 sec.]

9.259.49. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$43488$auto$opt_dff.cc:195:make_patterns_logic$2362
Extracted 33 gates and 66 wires to a netlist network with 33 inputs and 33 outputs (dfl=2).

9.259.49.1. Executing ABC.
[Time = 0.05 sec.]

9.259.50. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$43451$auto$opt_dff.cc:195:make_patterns_logic$2356
Extracted 33 gates and 66 wires to a netlist network with 33 inputs and 33 outputs (dfl=2).

9.259.50.1. Executing ABC.
[Time = 0.08 sec.]

9.259.51. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$43414$auto$opt_dff.cc:195:make_patterns_logic$2350
Extracted 33 gates and 66 wires to a netlist network with 33 inputs and 33 outputs (dfl=2).

9.259.51.1. Executing ABC.
[Time = 0.06 sec.]

9.259.52. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$43377$auto$opt_dff.cc:195:make_patterns_logic$2344
Extracted 33 gates and 66 wires to a netlist network with 33 inputs and 33 outputs (dfl=2).

9.259.52.1. Executing ABC.
[Time = 0.05 sec.]

9.259.53. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$43340$auto$opt_dff.cc:195:make_patterns_logic$2338
Extracted 33 gates and 66 wires to a netlist network with 33 inputs and 33 outputs (dfl=2).

9.259.53.1. Executing ABC.
[Time = 0.05 sec.]

9.259.54. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$43303$auto$opt_dff.cc:195:make_patterns_logic$2332
Extracted 33 gates and 66 wires to a netlist network with 33 inputs and 33 outputs (dfl=2).

9.259.54.1. Executing ABC.
[Time = 0.05 sec.]

9.259.55. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$44706$auto$opt_dff.cc:195:make_patterns_logic$2319
Extracted 25 gates and 50 wires to a netlist network with 25 inputs and 25 outputs (dfl=2).

9.259.55.1. Executing ABC.
[Time = 0.05 sec.]

9.259.56. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$44735$auto$opt_dff.cc:195:make_patterns_logic$2300
Extracted 25 gates and 50 wires to a netlist network with 25 inputs and 25 outputs (dfl=2).

9.259.56.1. Executing ABC.
[Time = 0.05 sec.]

9.259.57. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$45030$auto$opt_dff.cc:220:make_patterns_logic$811
Extracted 19 gates and 31 wires to a netlist network with 12 inputs and 10 outputs (dfl=2).

9.259.57.1. Executing ABC.
[Time = 0.05 sec.]

9.259.58. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$45001$auto$opt_dff.cc:220:make_patterns_logic$851
Extracted 19 gates and 31 wires to a netlist network with 12 inputs and 10 outputs (dfl=2).

9.259.58.1. Executing ABC.
[Time = 0.05 sec.]

9.259.59. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$45059$auto$opt_dff.cc:220:make_patterns_logic$771
Extracted 19 gates and 31 wires to a netlist network with 12 inputs and 10 outputs (dfl=2).

9.259.59.1. Executing ABC.
[Time = 0.05 sec.]

9.259.60. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$44799$auto$opt_dff.cc:220:make_patterns_logic$731
Extracted 17 gates and 28 wires to a netlist network with 11 inputs and 9 outputs (dfl=2).

9.259.60.1. Executing ABC.
[Time = 0.05 sec.]

9.259.61. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$44764$auto$opt_dff.cc:220:make_patterns_logic$831
Extracted 17 gates and 28 wires to a netlist network with 11 inputs and 9 outputs (dfl=2).

9.259.61.1. Executing ABC.
[Time = 0.05 sec.]

9.259.62. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$40925$auto$opt_dff.cc:220:make_patterns_logic$871
Extracted 9 gates and 17 wires to a netlist network with 8 inputs and 5 outputs (dfl=2).

9.259.62.1. Executing ABC.
[Time = 0.05 sec.]

9.259.63. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$43562$auto$opt_dff.cc:195:make_patterns_logic$2264
Extracted 5 gates and 9 wires to a netlist network with 4 inputs and 5 outputs (dfl=2).

9.259.63.1. Executing ABC.
[Time = 0.05 sec.]

9.259.64. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$43039$auto$opt_dff.cc:195:make_patterns_logic$2485
Extracted 5 gates and 9 wires to a netlist network with 4 inputs and 5 outputs (dfl=2).

9.259.64.1. Executing ABC.
[Time = 0.05 sec.]

9.259.65. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$43077$auto$opt_dff.cc:195:make_patterns_logic$2449
Extracted 5 gates and 9 wires to a netlist network with 4 inputs and 5 outputs (dfl=2).

9.259.65.1. Executing ABC.
[Time = 0.05 sec.]

9.259.66. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$43115$auto$opt_dff.cc:195:make_patterns_logic$2476
Extracted 5 gates and 9 wires to a netlist network with 4 inputs and 5 outputs (dfl=2).

9.259.66.1. Executing ABC.
[Time = 0.05 sec.]

9.259.67. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$43153$auto$opt_dff.cc:195:make_patterns_logic$2467
Extracted 5 gates and 9 wires to a netlist network with 4 inputs and 5 outputs (dfl=2).

9.259.67.1. Executing ABC.
[Time = 0.05 sec.]

9.259.68. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$43191$auto$opt_dff.cc:195:make_patterns_logic$2503
Extracted 5 gates and 9 wires to a netlist network with 4 inputs and 5 outputs (dfl=2).

9.259.68.1. Executing ABC.
[Time = 0.05 sec.]

9.259.69. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$44676$auto$opt_dff.cc:195:make_patterns_logic$2282
Extracted 5 gates and 9 wires to a netlist network with 4 inputs and 5 outputs (dfl=2).

9.259.69.1. Executing ABC.
[Time = 0.05 sec.]

9.259.70. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$44646$auto$opt_dff.cc:195:make_patterns_logic$2512
Extracted 5 gates and 9 wires to a netlist network with 4 inputs and 5 outputs (dfl=2).

9.259.70.1. Executing ABC.
[Time = 0.05 sec.]

9.259.71. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$42926$auto$opt_dff.cc:195:make_patterns_logic$2494
Extracted 5 gates and 9 wires to a netlist network with 4 inputs and 5 outputs (dfl=2).

9.259.71.1. Executing ABC.
[Time = 0.05 sec.]

9.259.72. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$43600$auto$opt_dff.cc:195:make_patterns_logic$2255
Extracted 5 gates and 9 wires to a netlist network with 4 inputs and 5 outputs (dfl=2).

9.259.72.1. Executing ABC.
[Time = 0.05 sec.]

9.259.73. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$43638$auto$opt_dff.cc:195:make_patterns_logic$2273
Extracted 5 gates and 9 wires to a netlist network with 4 inputs and 5 outputs (dfl=2).

9.259.73.1. Executing ABC.
[Time = 0.05 sec.]

9.259.74. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$42964$auto$opt_dff.cc:195:make_patterns_logic$2458
Extracted 5 gates and 9 wires to a netlist network with 4 inputs and 5 outputs (dfl=2).

9.259.74.1. Executing ABC.
[Time = 0.05 sec.]

9.259.75. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$44834$auto$opt_dff.cc:220:make_patterns_logic$711
Extracted 3 gates and 7 wires to a netlist network with 4 inputs and 2 outputs (dfl=2).

9.259.75.1. Executing ABC.
[Time = 0.05 sec.]

9.260. Executing OPT_EXPR pass (perform const folding).
Optimizing module design122_12_5_top.

9.261. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\design122_12_5_top'.
<suppressed ~30 debug messages>
Removed a total of 10 cells.

9.262. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \design122_12_5_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

9.263. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \design122_12_5_top.
Performed a total of 0 changes.

9.264. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\design122_12_5_top'.
Removed a total of 0 cells.

9.265. Executing OPT_SHARE pass.

9.266. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=2379, #solve=0, #remove=0, time=0.06 sec.]

9.267. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \design122_12_5_top..
Removed 0 unused cells and 14402 unused wires.
<suppressed ~1 debug messages>

9.268. Executing OPT_EXPR pass (perform const folding).
Optimizing module design122_12_5_top.

RUN-OPT ITERATIONS DONE : 1

ABC-DFF iteration : 4

9.269. Executing ABC pass (technology mapping using ABC).

9.269.1. Summary of detected clock domains:
  4 cells in clk=\clk, en=$abc$44834$auto$opt_dff.cc:220:make_patterns_logic$711, arst={ }, srst={ }
  5 cells in clk=\clk, en=$abc$42964$auto$opt_dff.cc:195:make_patterns_logic$2458, arst={ }, srst={ }
  5 cells in clk=\clk, en=$abc$43638$auto$opt_dff.cc:195:make_patterns_logic$2273, arst={ }, srst={ }
  5 cells in clk=\clk, en=$abc$43600$auto$opt_dff.cc:195:make_patterns_logic$2255, arst={ }, srst={ }
  5 cells in clk=\clk, en=$abc$42926$auto$opt_dff.cc:195:make_patterns_logic$2494, arst={ }, srst={ }
  5 cells in clk=\clk, en=$abc$44646$auto$opt_dff.cc:195:make_patterns_logic$2512, arst={ }, srst={ }
  5 cells in clk=\clk, en=$abc$44676$auto$opt_dff.cc:195:make_patterns_logic$2282, arst={ }, srst={ }
  5 cells in clk=\clk, en=$abc$43191$auto$opt_dff.cc:195:make_patterns_logic$2503, arst={ }, srst={ }
  5 cells in clk=\clk, en=$abc$43153$auto$opt_dff.cc:195:make_patterns_logic$2467, arst={ }, srst={ }
  5 cells in clk=\clk, en=$abc$43115$auto$opt_dff.cc:195:make_patterns_logic$2476, arst={ }, srst={ }
  5 cells in clk=\clk, en=$abc$43077$auto$opt_dff.cc:195:make_patterns_logic$2449, arst={ }, srst={ }
  5 cells in clk=\clk, en=$abc$43039$auto$opt_dff.cc:195:make_patterns_logic$2485, arst={ }, srst={ }
  5 cells in clk=\clk, en=$abc$43562$auto$opt_dff.cc:195:make_patterns_logic$2264, arst={ }, srst={ }
  13 cells in clk=\clk, en=$abc$40925$auto$opt_dff.cc:220:make_patterns_logic$871, arst={ }, srst={ }
  18 cells in clk=\clk, en=$abc$44764$auto$opt_dff.cc:220:make_patterns_logic$831, arst={ }, srst={ }
  18 cells in clk=\clk, en=$abc$44799$auto$opt_dff.cc:220:make_patterns_logic$731, arst={ }, srst={ }
  20 cells in clk=\clk, en=$abc$45059$auto$opt_dff.cc:220:make_patterns_logic$771, arst={ }, srst={ }
  20 cells in clk=\clk, en=$abc$45001$auto$opt_dff.cc:220:make_patterns_logic$851, arst={ }, srst={ }
  20 cells in clk=\clk, en=$abc$45030$auto$opt_dff.cc:220:make_patterns_logic$811, arst={ }, srst={ }
  25 cells in clk=\clk, en=$abc$44735$auto$opt_dff.cc:195:make_patterns_logic$2300, arst={ }, srst={ }
  25 cells in clk=\clk, en=$abc$44706$auto$opt_dff.cc:195:make_patterns_logic$2319, arst={ }, srst={ }
  33 cells in clk=\clk, en=$abc$43303$auto$opt_dff.cc:195:make_patterns_logic$2332, arst={ }, srst={ }
  33 cells in clk=\clk, en=$abc$43340$auto$opt_dff.cc:195:make_patterns_logic$2338, arst={ }, srst={ }
  33 cells in clk=\clk, en=$abc$43377$auto$opt_dff.cc:195:make_patterns_logic$2344, arst={ }, srst={ }
  33 cells in clk=\clk, en=$abc$43414$auto$opt_dff.cc:195:make_patterns_logic$2350, arst={ }, srst={ }
  33 cells in clk=\clk, en=$abc$43451$auto$opt_dff.cc:195:make_patterns_logic$2356, arst={ }, srst={ }
  33 cells in clk=\clk, en=$abc$43488$auto$opt_dff.cc:195:make_patterns_logic$2362, arst={ }, srst={ }
  33 cells in clk=\clk, en=$abc$43002$auto$opt_dff.cc:195:make_patterns_logic$2288, arst={ }, srst={ }
  33 cells in clk=\clk, en=$abc$43229$auto$opt_dff.cc:195:make_patterns_logic$2294, arst={ }, srst={ }
  33 cells in clk=\clk, en=$abc$43266$auto$opt_dff.cc:195:make_patterns_logic$2313, arst={ }, srst={ }
  33 cells in clk=\clk, en=$abc$43525$auto$opt_dff.cc:195:make_patterns_logic$2368, arst={ }, srst={ }
  34 cells in clk=\clk, en=$abc$42867$auto$opt_dff.cc:220:make_patterns_logic$751, arst={ }, srst={ }
  34 cells in clk=\clk, en=$abc$42808$auto$opt_dff.cc:220:make_patterns_logic$671, arst={ }, srst={ }
  34 cells in clk=\clk, en=$abc$42749$auto$opt_dff.cc:220:make_patterns_logic$691, arst={ }, srst={ }
  49 cells in clk=\clk, en=$abc$32026$auto$opt_dff.cc:195:make_patterns_logic$2270, arst={ }, srst={ }
  48 cells in clk=\clk, en=$abc$32026$auto$opt_dff.cc:195:make_patterns_logic$2279, arst={ }, srst={ }
  48 cells in clk=\clk, en=$abc$32026$auto$opt_dff.cc:195:make_patterns_logic$2434, arst={ }, srst={ }
  48 cells in clk=\clk, en=$abc$32026$auto$opt_dff.cc:195:make_patterns_logic$2422, arst={ }, srst={ }
  48 cells in clk=\clk, en=$abc$32026$auto$opt_dff.cc:195:make_patterns_logic$2252, arst={ }, srst={ }
  48 cells in clk=\clk, en=$abc$32026$auto$opt_dff.cc:195:make_patterns_logic$2398, arst={ }, srst={ }
  48 cells in clk=\clk, en=$abc$32026$auto$opt_dff.cc:195:make_patterns_logic$2404, arst={ }, srst={ }
  48 cells in clk=\clk, en=$abc$32026$auto$opt_dff.cc:195:make_patterns_logic$2440, arst={ }, srst={ }
  48 cells in clk=\clk, en=$abc$32026$auto$opt_dff.cc:195:make_patterns_logic$2428, arst={ }, srst={ }
  49 cells in clk=\clk, en=$abc$32026$auto$opt_dff.cc:195:make_patterns_logic$2416, arst={ }, srst={ }
  48 cells in clk=\clk, en=$abc$32026$auto$opt_dff.cc:195:make_patterns_logic$2410, arst={ }, srst={ }
  49 cells in clk=\clk, en=$abc$32026$auto$opt_dff.cc:195:make_patterns_logic$2261, arst={ }, srst={ }
  50 cells in clk=\clk, en=$abc$40999$auto$opt_dff.cc:195:make_patterns_logic$2413, arst={ }, srst={ }
  50 cells in clk=\clk, en=$abc$41166$auto$opt_dff.cc:195:make_patterns_logic$2425, arst={ }, srst={ }
  50 cells in clk=\clk, en=$abc$41333$auto$opt_dff.cc:195:make_patterns_logic$2437, arst={ }, srst={ }
  60 cells in clk=\clk, en=$abc$41697$auto$opt_dff.cc:195:make_patterns_logic$2401, arst={ }, srst={ }
  60 cells in clk=\clk, en=$abc$42001$auto$opt_dff.cc:195:make_patterns_logic$2285, arst={ }, srst={ }
  60 cells in clk=\clk, en=$abc$41925$auto$opt_dff.cc:195:make_patterns_logic$2276, arst={ }, srst={ }
  59 cells in clk=\clk, en=$abc$41773$auto$opt_dff.cc:195:make_patterns_logic$2419, arst={ }, srst={ }
  59 cells in clk=\clk, en=$abc$41621$auto$opt_dff.cc:195:make_patterns_logic$2267, arst={ }, srst={ }
  60 cells in clk=\clk, en=$abc$41545$auto$opt_dff.cc:195:make_patterns_logic$2443, arst={ }, srst={ }
  60 cells in clk=\clk, en=$abc$41393$auto$opt_dff.cc:195:make_patterns_logic$2407, arst={ }, srst={ }
  60 cells in clk=\clk, en=$abc$41469$auto$opt_dff.cc:195:make_patterns_logic$2431, arst={ }, srst={ }
  60 cells in clk=\clk, en=$abc$41849$auto$opt_dff.cc:195:make_patterns_logic$2258, arst={ }, srst={ }
  66 cells in clk=\clk, en=$abc$41059$auto$opt_dff.cc:220:make_patterns_logic$791, arst={ }, srst={ }
  66 cells in clk=\clk, en=$abc$41226$auto$opt_dff.cc:220:make_patterns_logic$651, arst={ }, srst={ }
  72 cells in clk=\clk, en=$abc$44646$auto$opt_dff.cc:195:make_patterns_logic$2329, arst={ }, srst={ }
  72 cells in clk=\clk, en=$abc$44676$auto$opt_dff.cc:195:make_patterns_logic$2310, arst={ }, srst={ }
  96 cells in clk=\clk, en=$abc$43153$auto$opt_dff.cc:195:make_patterns_logic$2359, arst={ }, srst={ }
  96 cells in clk=\clk, en=$abc$43600$auto$opt_dff.cc:195:make_patterns_logic$2297, arst={ }, srst={ }
  96 cells in clk=\clk, en=$abc$43562$auto$opt_dff.cc:195:make_patterns_logic$2291, arst={ }, srst={ }
  96 cells in clk=\clk, en=$abc$43638$auto$opt_dff.cc:195:make_patterns_logic$2316, arst={ }, srst={ }
  102 cells in clk=\clk, en=$abc$43115$auto$opt_dff.cc:195:make_patterns_logic$2353, arst={ }, srst={ }
  96 cells in clk=\clk, en=$abc$43039$auto$opt_dff.cc:195:make_patterns_logic$2347, arst={ }, srst={ }
  96 cells in clk=\clk, en=$abc$42964$auto$opt_dff.cc:195:make_patterns_logic$2365, arst={ }, srst={ }
  96 cells in clk=\clk, en=$abc$43191$auto$opt_dff.cc:195:make_patterns_logic$2335, arst={ }, srst={ }
  96 cells in clk=\clk, en=$abc$43077$auto$opt_dff.cc:195:make_patterns_logic$2371, arst={ }, srst={ }
  113 cells in clk=\clk, en=$abc$42926$auto$opt_dff.cc:195:make_patterns_logic$2341, arst={ }, srst={ }
  384 cells in clk=\clk, en={ }, arst=\rst, srst={ }
  3953 cells in clk=\clk, en={ }, arst={ }, srst={ }

  #logic partitions = 74

9.269.2. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk
Extracted 3953 gates and 4782 wires to a netlist network with 829 inputs and 1249 outputs (dfl=2).

9.269.2.1. Executing ABC.
[Time = 0.79 sec.]

9.269.3. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, asynchronously reset by \rst
Extracted 384 gates and 416 wires to a netlist network with 32 inputs and 384 outputs (dfl=2).

9.269.3.1. Executing ABC.
[Time = 0.08 sec.]

9.269.4. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$42926$auto$opt_dff.cc:195:make_patterns_logic$2341
Extracted 113 gates and 164 wires to a netlist network with 51 inputs and 64 outputs (dfl=2).

9.269.4.1. Executing ABC.
[Time = 0.09 sec.]

9.269.5. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$43115$auto$opt_dff.cc:195:make_patterns_logic$2353
Extracted 102 gates and 142 wires to a netlist network with 40 inputs and 64 outputs (dfl=2).

9.269.5.1. Executing ABC.
[Time = 0.09 sec.]

9.269.6. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$43562$auto$opt_dff.cc:195:make_patterns_logic$2291
Extracted 96 gates and 130 wires to a netlist network with 34 inputs and 64 outputs (dfl=2).

9.269.6.1. Executing ABC.
[Time = 0.08 sec.]

9.269.7. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$43153$auto$opt_dff.cc:195:make_patterns_logic$2359
Extracted 96 gates and 130 wires to a netlist network with 34 inputs and 64 outputs (dfl=2).

9.269.7.1. Executing ABC.
[Time = 0.08 sec.]

9.269.8. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$43600$auto$opt_dff.cc:195:make_patterns_logic$2297
Extracted 96 gates and 130 wires to a netlist network with 34 inputs and 64 outputs (dfl=2).

9.269.8.1. Executing ABC.
[Time = 0.08 sec.]

9.269.9. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$43638$auto$opt_dff.cc:195:make_patterns_logic$2316
Extracted 96 gates and 130 wires to a netlist network with 34 inputs and 64 outputs (dfl=2).

9.269.9.1. Executing ABC.
[Time = 0.08 sec.]

9.269.10. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$43039$auto$opt_dff.cc:195:make_patterns_logic$2347
Extracted 96 gates and 130 wires to a netlist network with 34 inputs and 64 outputs (dfl=2).

9.269.10.1. Executing ABC.
[Time = 0.09 sec.]

9.269.11. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$42964$auto$opt_dff.cc:195:make_patterns_logic$2365
Extracted 96 gates and 130 wires to a netlist network with 34 inputs and 64 outputs (dfl=2).

9.269.11.1. Executing ABC.
[Time = 0.08 sec.]

9.269.12. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$43191$auto$opt_dff.cc:195:make_patterns_logic$2335
Extracted 96 gates and 130 wires to a netlist network with 34 inputs and 64 outputs (dfl=2).

9.269.12.1. Executing ABC.
[Time = 0.08 sec.]

9.269.13. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$43077$auto$opt_dff.cc:195:make_patterns_logic$2371
Extracted 96 gates and 130 wires to a netlist network with 34 inputs and 64 outputs (dfl=2).

9.269.13.1. Executing ABC.
[Time = 0.08 sec.]

9.269.14. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$44676$auto$opt_dff.cc:195:make_patterns_logic$2310
Extracted 72 gates and 98 wires to a netlist network with 26 inputs and 48 outputs (dfl=2).

9.269.14.1. Executing ABC.
[Time = 0.09 sec.]

9.269.15. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$44646$auto$opt_dff.cc:195:make_patterns_logic$2329
Extracted 72 gates and 98 wires to a netlist network with 26 inputs and 48 outputs (dfl=2).

9.269.15.1. Executing ABC.
[Time = 0.09 sec.]

9.269.16. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$41226$auto$opt_dff.cc:220:make_patterns_logic$651
Extracted 66 gates and 101 wires to a netlist network with 35 inputs and 34 outputs (dfl=2).

9.269.16.1. Executing ABC.
[Time = 0.06 sec.]

9.269.17. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$41059$auto$opt_dff.cc:220:make_patterns_logic$791
Extracted 66 gates and 101 wires to a netlist network with 35 inputs and 34 outputs (dfl=2).

9.269.17.1. Executing ABC.
[Time = 0.06 sec.]

9.269.18. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$41393$auto$opt_dff.cc:195:make_patterns_logic$2407
Extracted 60 gates and 63 wires to a netlist network with 3 inputs and 24 outputs (dfl=2).

9.269.18.1. Executing ABC.
[Time = 0.06 sec.]

9.269.19. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$41697$auto$opt_dff.cc:195:make_patterns_logic$2401
Extracted 60 gates and 63 wires to a netlist network with 3 inputs and 24 outputs (dfl=2).

9.269.19.1. Executing ABC.
[Time = 0.06 sec.]

9.269.20. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$42001$auto$opt_dff.cc:195:make_patterns_logic$2285
Extracted 60 gates and 63 wires to a netlist network with 3 inputs and 24 outputs (dfl=2).

9.269.20.1. Executing ABC.
[Time = 0.09 sec.]

9.269.21. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$41925$auto$opt_dff.cc:195:make_patterns_logic$2276
Extracted 60 gates and 63 wires to a netlist network with 3 inputs and 24 outputs (dfl=2).

9.269.21.1. Executing ABC.
[Time = 0.06 sec.]

9.269.22. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$41469$auto$opt_dff.cc:195:make_patterns_logic$2431
Extracted 60 gates and 63 wires to a netlist network with 3 inputs and 24 outputs (dfl=2).

9.269.22.1. Executing ABC.
[Time = 0.06 sec.]

9.269.23. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$41849$auto$opt_dff.cc:195:make_patterns_logic$2258
Extracted 60 gates and 63 wires to a netlist network with 3 inputs and 24 outputs (dfl=2).

9.269.23.1. Executing ABC.
[Time = 0.06 sec.]

9.269.24. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$41545$auto$opt_dff.cc:195:make_patterns_logic$2443
Extracted 60 gates and 63 wires to a netlist network with 3 inputs and 24 outputs (dfl=2).

9.269.24.1. Executing ABC.
[Time = 0.06 sec.]

9.269.25. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$41621$auto$opt_dff.cc:195:make_patterns_logic$2267
Extracted 59 gates and 62 wires to a netlist network with 3 inputs and 23 outputs (dfl=2).

9.269.25.1. Executing ABC.
[Time = 0.06 sec.]

9.269.26. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$41773$auto$opt_dff.cc:195:make_patterns_logic$2419
Extracted 59 gates and 62 wires to a netlist network with 3 inputs and 23 outputs (dfl=2).

9.269.26.1. Executing ABC.
[Time = 0.06 sec.]

9.269.27. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$41333$auto$opt_dff.cc:195:make_patterns_logic$2437
Extracted 50 gates and 54 wires to a netlist network with 4 inputs and 14 outputs (dfl=2).

9.269.27.1. Executing ABC.
[Time = 0.06 sec.]

9.269.28. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$41166$auto$opt_dff.cc:195:make_patterns_logic$2425
Extracted 50 gates and 54 wires to a netlist network with 4 inputs and 14 outputs (dfl=2).

9.269.28.1. Executing ABC.
[Time = 0.06 sec.]

9.269.29. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$40999$auto$opt_dff.cc:195:make_patterns_logic$2413
Extracted 50 gates and 54 wires to a netlist network with 4 inputs and 14 outputs (dfl=2).

9.269.29.1. Executing ABC.
[Time = 0.06 sec.]

9.269.30. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$32026$auto$opt_dff.cc:195:make_patterns_logic$2261
Extracted 48 gates and 51 wires to a netlist network with 3 inputs and 13 outputs (dfl=2).

9.269.30.1. Executing ABC.
[Time = 0.06 sec.]

9.269.31. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$32026$auto$opt_dff.cc:195:make_patterns_logic$2270
Extracted 49 gates and 51 wires to a netlist network with 2 inputs and 14 outputs (dfl=2).

9.269.31.1. Executing ABC.
[Time = 0.06 sec.]

9.269.32. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$32026$auto$opt_dff.cc:195:make_patterns_logic$2416
Extracted 48 gates and 51 wires to a netlist network with 3 inputs and 13 outputs (dfl=2).

9.269.32.1. Executing ABC.
[Time = 0.06 sec.]

9.269.33. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$32026$auto$opt_dff.cc:195:make_patterns_logic$2410
Extracted 48 gates and 51 wires to a netlist network with 3 inputs and 13 outputs (dfl=2).

9.269.33.1. Executing ABC.
[Time = 0.06 sec.]

9.269.34. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$32026$auto$opt_dff.cc:195:make_patterns_logic$2428
Extracted 48 gates and 51 wires to a netlist network with 3 inputs and 13 outputs (dfl=2).

9.269.34.1. Executing ABC.
[Time = 0.06 sec.]

9.269.35. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$32026$auto$opt_dff.cc:195:make_patterns_logic$2440
Extracted 48 gates and 51 wires to a netlist network with 3 inputs and 13 outputs (dfl=2).

9.269.35.1. Executing ABC.
[Time = 0.06 sec.]

9.269.36. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$32026$auto$opt_dff.cc:195:make_patterns_logic$2422
Extracted 48 gates and 51 wires to a netlist network with 3 inputs and 13 outputs (dfl=2).

9.269.36.1. Executing ABC.
[Time = 0.06 sec.]

9.269.37. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$32026$auto$opt_dff.cc:195:make_patterns_logic$2404
Extracted 48 gates and 51 wires to a netlist network with 3 inputs and 13 outputs (dfl=2).

9.269.37.1. Executing ABC.
[Time = 0.06 sec.]

9.269.38. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$32026$auto$opt_dff.cc:195:make_patterns_logic$2398
Extracted 48 gates and 51 wires to a netlist network with 3 inputs and 13 outputs (dfl=2).

9.269.38.1. Executing ABC.
[Time = 0.06 sec.]

9.269.39. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$32026$auto$opt_dff.cc:195:make_patterns_logic$2252
Extracted 48 gates and 51 wires to a netlist network with 3 inputs and 13 outputs (dfl=2).

9.269.39.1. Executing ABC.
[Time = 0.06 sec.]

9.269.40. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$32026$auto$opt_dff.cc:195:make_patterns_logic$2434
Extracted 48 gates and 51 wires to a netlist network with 3 inputs and 13 outputs (dfl=2).

9.269.40.1. Executing ABC.
[Time = 0.06 sec.]

9.269.41. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$32026$auto$opt_dff.cc:195:make_patterns_logic$2279
Extracted 48 gates and 51 wires to a netlist network with 3 inputs and 13 outputs (dfl=2).

9.269.41.1. Executing ABC.
[Time = 0.06 sec.]

9.269.42. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$42749$auto$opt_dff.cc:220:make_patterns_logic$691
Extracted 33 gates and 52 wires to a netlist network with 19 inputs and 17 outputs (dfl=2).

9.269.42.1. Executing ABC.
[Time = 0.05 sec.]

9.269.43. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$42808$auto$opt_dff.cc:220:make_patterns_logic$671
Extracted 33 gates and 52 wires to a netlist network with 19 inputs and 17 outputs (dfl=2).

9.269.43.1. Executing ABC.
[Time = 0.05 sec.]

9.269.44. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$42867$auto$opt_dff.cc:220:make_patterns_logic$751
Extracted 33 gates and 52 wires to a netlist network with 19 inputs and 17 outputs (dfl=2).

9.269.44.1. Executing ABC.
[Time = 0.05 sec.]

9.269.45. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$43002$auto$opt_dff.cc:195:make_patterns_logic$2288
Extracted 33 gates and 66 wires to a netlist network with 33 inputs and 33 outputs (dfl=2).

9.269.45.1. Executing ABC.
[Time = 0.05 sec.]

9.269.46. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$43303$auto$opt_dff.cc:195:make_patterns_logic$2332
Extracted 33 gates and 66 wires to a netlist network with 33 inputs and 33 outputs (dfl=2).

9.269.46.1. Executing ABC.
[Time = 0.05 sec.]

9.269.47. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$43340$auto$opt_dff.cc:195:make_patterns_logic$2338
Extracted 33 gates and 66 wires to a netlist network with 33 inputs and 33 outputs (dfl=2).

9.269.47.1. Executing ABC.
[Time = 0.05 sec.]

9.269.48. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$43377$auto$opt_dff.cc:195:make_patterns_logic$2344
Extracted 33 gates and 66 wires to a netlist network with 33 inputs and 33 outputs (dfl=2).

9.269.48.1. Executing ABC.
[Time = 0.06 sec.]

9.269.49. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$43414$auto$opt_dff.cc:195:make_patterns_logic$2350
Extracted 33 gates and 66 wires to a netlist network with 33 inputs and 33 outputs (dfl=2).

9.269.49.1. Executing ABC.
[Time = 0.05 sec.]

9.269.50. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$43451$auto$opt_dff.cc:195:make_patterns_logic$2356
Extracted 33 gates and 66 wires to a netlist network with 33 inputs and 33 outputs (dfl=2).

9.269.50.1. Executing ABC.
[Time = 0.05 sec.]

9.269.51. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$43488$auto$opt_dff.cc:195:make_patterns_logic$2362
Extracted 33 gates and 66 wires to a netlist network with 33 inputs and 33 outputs (dfl=2).

9.269.51.1. Executing ABC.
[Time = 0.05 sec.]

9.269.52. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$43229$auto$opt_dff.cc:195:make_patterns_logic$2294
Extracted 33 gates and 66 wires to a netlist network with 33 inputs and 33 outputs (dfl=2).

9.269.52.1. Executing ABC.
[Time = 0.05 sec.]

9.269.53. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$43266$auto$opt_dff.cc:195:make_patterns_logic$2313
Extracted 33 gates and 66 wires to a netlist network with 33 inputs and 33 outputs (dfl=2).

9.269.53.1. Executing ABC.
[Time = 0.05 sec.]

9.269.54. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$43525$auto$opt_dff.cc:195:make_patterns_logic$2368
Extracted 33 gates and 66 wires to a netlist network with 33 inputs and 33 outputs (dfl=2).

9.269.54.1. Executing ABC.
[Time = 0.05 sec.]

9.269.55. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$44706$auto$opt_dff.cc:195:make_patterns_logic$2319
Extracted 25 gates and 50 wires to a netlist network with 25 inputs and 25 outputs (dfl=2).

9.269.55.1. Executing ABC.
[Time = 0.05 sec.]

9.269.56. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$44735$auto$opt_dff.cc:195:make_patterns_logic$2300
Extracted 25 gates and 50 wires to a netlist network with 25 inputs and 25 outputs (dfl=2).

9.269.56.1. Executing ABC.
[Time = 0.05 sec.]

9.269.57. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$45030$auto$opt_dff.cc:220:make_patterns_logic$811
Extracted 19 gates and 31 wires to a netlist network with 12 inputs and 10 outputs (dfl=2).

9.269.57.1. Executing ABC.
[Time = 0.05 sec.]

9.269.58. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$45059$auto$opt_dff.cc:220:make_patterns_logic$771
Extracted 19 gates and 31 wires to a netlist network with 12 inputs and 10 outputs (dfl=2).

9.269.58.1. Executing ABC.
[Time = 0.05 sec.]

9.269.59. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$45001$auto$opt_dff.cc:220:make_patterns_logic$851
Extracted 19 gates and 31 wires to a netlist network with 12 inputs and 10 outputs (dfl=2).

9.269.59.1. Executing ABC.
[Time = 0.05 sec.]

9.269.60. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$44799$auto$opt_dff.cc:220:make_patterns_logic$731
Extracted 17 gates and 28 wires to a netlist network with 11 inputs and 9 outputs (dfl=2).

9.269.60.1. Executing ABC.
[Time = 0.05 sec.]

9.269.61. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$44764$auto$opt_dff.cc:220:make_patterns_logic$831
Extracted 17 gates and 28 wires to a netlist network with 11 inputs and 9 outputs (dfl=2).

9.269.61.1. Executing ABC.
[Time = 0.06 sec.]

9.269.62. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$40925$auto$opt_dff.cc:220:make_patterns_logic$871
Extracted 12 gates and 20 wires to a netlist network with 8 inputs and 4 outputs (dfl=2).

9.269.62.1. Executing ABC.
[Time = 0.06 sec.]

9.269.63. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$43115$auto$opt_dff.cc:195:make_patterns_logic$2476
Extracted 5 gates and 9 wires to a netlist network with 4 inputs and 5 outputs (dfl=2).

9.269.63.1. Executing ABC.
[Time = 0.06 sec.]

9.269.64. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$42964$auto$opt_dff.cc:195:make_patterns_logic$2458
Extracted 5 gates and 9 wires to a netlist network with 4 inputs and 5 outputs (dfl=2).

9.269.64.1. Executing ABC.
[Time = 0.05 sec.]

9.269.65. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$43638$auto$opt_dff.cc:195:make_patterns_logic$2273
Extracted 5 gates and 9 wires to a netlist network with 4 inputs and 5 outputs (dfl=2).

9.269.65.1. Executing ABC.
[Time = 0.05 sec.]

9.269.66. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$43600$auto$opt_dff.cc:195:make_patterns_logic$2255
Extracted 5 gates and 9 wires to a netlist network with 4 inputs and 5 outputs (dfl=2).

9.269.66.1. Executing ABC.
[Time = 0.05 sec.]

9.269.67. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$42926$auto$opt_dff.cc:195:make_patterns_logic$2494
Extracted 5 gates and 9 wires to a netlist network with 4 inputs and 5 outputs (dfl=2).

9.269.67.1. Executing ABC.
[Time = 0.05 sec.]

9.269.68. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$44646$auto$opt_dff.cc:195:make_patterns_logic$2512
Extracted 5 gates and 9 wires to a netlist network with 4 inputs and 5 outputs (dfl=2).

9.269.68.1. Executing ABC.
[Time = 0.06 sec.]

9.269.69. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$44676$auto$opt_dff.cc:195:make_patterns_logic$2282
Extracted 5 gates and 9 wires to a netlist network with 4 inputs and 5 outputs (dfl=2).

9.269.69.1. Executing ABC.
[Time = 0.05 sec.]

9.269.70. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$43191$auto$opt_dff.cc:195:make_patterns_logic$2503
Extracted 5 gates and 9 wires to a netlist network with 4 inputs and 5 outputs (dfl=2).

9.269.70.1. Executing ABC.
[Time = 0.05 sec.]

9.269.71. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$43153$auto$opt_dff.cc:195:make_patterns_logic$2467
Extracted 5 gates and 9 wires to a netlist network with 4 inputs and 5 outputs (dfl=2).

9.269.71.1. Executing ABC.
[Time = 0.05 sec.]

9.269.72. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$43077$auto$opt_dff.cc:195:make_patterns_logic$2449
Extracted 5 gates and 9 wires to a netlist network with 4 inputs and 5 outputs (dfl=2).

9.269.72.1. Executing ABC.
[Time = 0.05 sec.]

9.269.73. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$43039$auto$opt_dff.cc:195:make_patterns_logic$2485
Extracted 5 gates and 9 wires to a netlist network with 4 inputs and 5 outputs (dfl=2).

9.269.73.1. Executing ABC.
[Time = 0.05 sec.]

9.269.74. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$43562$auto$opt_dff.cc:195:make_patterns_logic$2264
Extracted 5 gates and 9 wires to a netlist network with 4 inputs and 5 outputs (dfl=2).

9.269.74.1. Executing ABC.
[Time = 0.05 sec.]

9.269.75. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$44834$auto$opt_dff.cc:220:make_patterns_logic$711
Extracted 3 gates and 7 wires to a netlist network with 4 inputs and 2 outputs (dfl=2).

9.269.75.1. Executing ABC.
[Time = 0.05 sec.]

9.270. Executing OPT_EXPR pass (perform const folding).
Optimizing module design122_12_5_top.
<suppressed ~1 debug messages>

9.271. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\design122_12_5_top'.
<suppressed ~30 debug messages>
Removed a total of 10 cells.

9.272. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \design122_12_5_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

9.273. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \design122_12_5_top.
Performed a total of 0 changes.

9.274. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\design122_12_5_top'.
Removed a total of 0 cells.

9.275. Executing OPT_SHARE pass.

9.276. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=2379, #solve=0, #remove=0, time=0.06 sec.]

9.277. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \design122_12_5_top..
Removed 0 unused cells and 12644 unused wires.
<suppressed ~1 debug messages>

9.278. Executing OPT_EXPR pass (perform const folding).
Optimizing module design122_12_5_top.

RUN-OPT ITERATIONS DONE : 1
select with DFL2 synthesis (thresh-logic=0.920000, thresh_dff=0.980000)

9.279. Executing OPT_FFINV pass (push inverters through FFs).
Discovering LUTs.
Pushed 0 inverters.
   Number of Generic REGs:          2417

ABC-DFF iteration : 1

9.280. Executing ABC pass (technology mapping using ABC).

9.280.1. Summary of detected clock domains:
  384 cells in clk=\clk, en={ }, arst=\rst, srst={ }
  35 cells in clk=\clk, en=$auto$opt_dff.cc:195:make_patterns_logic$2288, arst={ }, srst={ }
  35 cells in clk=\clk, en=$auto$opt_dff.cc:195:make_patterns_logic$2294, arst={ }, srst={ }
  27 cells in clk=\clk, en=$auto$opt_dff.cc:195:make_patterns_logic$2300, arst={ }, srst={ }
  35 cells in clk=\clk, en=$auto$opt_dff.cc:195:make_patterns_logic$2313, arst={ }, srst={ }
  27 cells in clk=\clk, en=$auto$opt_dff.cc:195:make_patterns_logic$2319, arst={ }, srst={ }
  35 cells in clk=\clk, en=$auto$opt_dff.cc:195:make_patterns_logic$2332, arst={ }, srst={ }
  35 cells in clk=\clk, en=$auto$opt_dff.cc:195:make_patterns_logic$2338, arst={ }, srst={ }
  35 cells in clk=\clk, en=$auto$opt_dff.cc:195:make_patterns_logic$2344, arst={ }, srst={ }
  35 cells in clk=\clk, en=$auto$opt_dff.cc:195:make_patterns_logic$2350, arst={ }, srst={ }
  35 cells in clk=\clk, en=$auto$opt_dff.cc:195:make_patterns_logic$2356, arst={ }, srst={ }
  35 cells in clk=\clk, en=$auto$opt_dff.cc:195:make_patterns_logic$2362, arst={ }, srst={ }
  35 cells in clk=\clk, en=$auto$opt_dff.cc:195:make_patterns_logic$2368, arst={ }, srst={ }
  74 cells in clk=\clk, en=$auto$opt_dff.cc:220:make_patterns_logic$651, arst={ }, srst={ }
  65 cells in clk=\clk, en=$auto$opt_dff.cc:195:make_patterns_logic$2267, arst={ }, srst={ }
  35 cells in clk=\clk, en=$auto$opt_dff.cc:195:make_patterns_logic$2264, arst={ }, srst={ }
  44 cells in clk=\clk, en=$auto$opt_dff.cc:195:make_patterns_logic$2261, arst={ }, srst={ }
  42 cells in clk=\clk, en=$auto$opt_dff.cc:220:make_patterns_logic$671, arst={ }, srst={ }
  65 cells in clk=\clk, en=$auto$opt_dff.cc:195:make_patterns_logic$2258, arst={ }, srst={ }
  35 cells in clk=\clk, en=$auto$opt_dff.cc:195:make_patterns_logic$2255, arst={ }, srst={ }
  44 cells in clk=\clk, en=$auto$opt_dff.cc:195:make_patterns_logic$2252, arst={ }, srst={ }
  42 cells in clk=\clk, en=$auto$opt_dff.cc:220:make_patterns_logic$691, arst={ }, srst={ }
  65 cells in clk=\clk, en=$auto$opt_dff.cc:195:make_patterns_logic$2285, arst={ }, srst={ }
  27 cells in clk=\clk, en=$auto$opt_dff.cc:195:make_patterns_logic$2282, arst={ }, srst={ }
  44 cells in clk=\clk, en=$auto$opt_dff.cc:195:make_patterns_logic$2279, arst={ }, srst={ }
  26 cells in clk=\clk, en=$auto$opt_dff.cc:220:make_patterns_logic$711, arst={ }, srst={ }
  65 cells in clk=\clk, en=$auto$opt_dff.cc:195:make_patterns_logic$2276, arst={ }, srst={ }
  35 cells in clk=\clk, en=$auto$opt_dff.cc:195:make_patterns_logic$2273, arst={ }, srst={ }
  44 cells in clk=\clk, en=$auto$opt_dff.cc:195:make_patterns_logic$2270, arst={ }, srst={ }
  26 cells in clk=\clk, en=$auto$opt_dff.cc:220:make_patterns_logic$731, arst={ }, srst={ }
  65 cells in clk=\clk, en=$auto$opt_dff.cc:195:make_patterns_logic$2401, arst={ }, srst={ }
  27 cells in clk=\clk, en=$auto$opt_dff.cc:195:make_patterns_logic$2512, arst={ }, srst={ }
  44 cells in clk=\clk, en=$auto$opt_dff.cc:195:make_patterns_logic$2398, arst={ }, srst={ }
  42 cells in clk=\clk, en=$auto$opt_dff.cc:220:make_patterns_logic$751, arst={ }, srst={ }
  65 cells in clk=\clk, en=$auto$opt_dff.cc:195:make_patterns_logic$2407, arst={ }, srst={ }
  35 cells in clk=\clk, en=$auto$opt_dff.cc:195:make_patterns_logic$2503, arst={ }, srst={ }
  44 cells in clk=\clk, en=$auto$opt_dff.cc:195:make_patterns_logic$2404, arst={ }, srst={ }
  10 cells in clk=\clk, en=$auto$opt_dff.cc:220:make_patterns_logic$771, arst={ }, srst={ }
  74 cells in clk=\clk, en=$auto$opt_dff.cc:195:make_patterns_logic$2413, arst={ }, srst={ }
  35 cells in clk=\clk, en=$auto$opt_dff.cc:195:make_patterns_logic$2494, arst={ }, srst={ }
  44 cells in clk=\clk, en=$auto$opt_dff.cc:195:make_patterns_logic$2410, arst={ }, srst={ }
  74 cells in clk=\clk, en=$auto$opt_dff.cc:220:make_patterns_logic$791, arst={ }, srst={ }
  65 cells in clk=\clk, en=$auto$opt_dff.cc:195:make_patterns_logic$2419, arst={ }, srst={ }
  35 cells in clk=\clk, en=$auto$opt_dff.cc:195:make_patterns_logic$2485, arst={ }, srst={ }
  44 cells in clk=\clk, en=$auto$opt_dff.cc:195:make_patterns_logic$2416, arst={ }, srst={ }
  10 cells in clk=\clk, en=$auto$opt_dff.cc:220:make_patterns_logic$811, arst={ }, srst={ }
  74 cells in clk=\clk, en=$auto$opt_dff.cc:195:make_patterns_logic$2425, arst={ }, srst={ }
  35 cells in clk=\clk, en=$auto$opt_dff.cc:195:make_patterns_logic$2476, arst={ }, srst={ }
  44 cells in clk=\clk, en=$auto$opt_dff.cc:195:make_patterns_logic$2422, arst={ }, srst={ }
  26 cells in clk=\clk, en=$auto$opt_dff.cc:220:make_patterns_logic$831, arst={ }, srst={ }
  65 cells in clk=\clk, en=$auto$opt_dff.cc:195:make_patterns_logic$2431, arst={ }, srst={ }
  35 cells in clk=\clk, en=$auto$opt_dff.cc:195:make_patterns_logic$2467, arst={ }, srst={ }
  44 cells in clk=\clk, en=$auto$opt_dff.cc:195:make_patterns_logic$2428, arst={ }, srst={ }
  10 cells in clk=\clk, en=$auto$opt_dff.cc:220:make_patterns_logic$851, arst={ }, srst={ }
  74 cells in clk=\clk, en=$auto$opt_dff.cc:195:make_patterns_logic$2437, arst={ }, srst={ }
  35 cells in clk=\clk, en=$auto$opt_dff.cc:195:make_patterns_logic$2458, arst={ }, srst={ }
  44 cells in clk=\clk, en=$auto$opt_dff.cc:195:make_patterns_logic$2434, arst={ }, srst={ }
  134 cells in clk=\clk, en=$auto$opt_dff.cc:220:make_patterns_logic$871, arst={ }, srst={ }
  65 cells in clk=\clk, en=$auto$opt_dff.cc:195:make_patterns_logic$2443, arst={ }, srst={ }
  35 cells in clk=\clk, en=$auto$opt_dff.cc:195:make_patterns_logic$2449, arst={ }, srst={ }
  44 cells in clk=\clk, en=$auto$opt_dff.cc:195:make_patterns_logic$2440, arst={ }, srst={ }
  7622 cells in clk=\clk, en={ }, arst={ }, srst={ }
  32 cells in clk=\clk, en=$auto$opt_dff.cc:195:make_patterns_logic$2291, arst={ }, srst={ }
  32 cells in clk=\clk, en=$auto$opt_dff.cc:195:make_patterns_logic$2297, arst={ }, srst={ }
  24 cells in clk=\clk, en=$auto$opt_dff.cc:195:make_patterns_logic$2310, arst={ }, srst={ }
  32 cells in clk=\clk, en=$auto$opt_dff.cc:195:make_patterns_logic$2316, arst={ }, srst={ }
  24 cells in clk=\clk, en=$auto$opt_dff.cc:195:make_patterns_logic$2329, arst={ }, srst={ }
  32 cells in clk=\clk, en=$auto$opt_dff.cc:195:make_patterns_logic$2335, arst={ }, srst={ }
  32 cells in clk=\clk, en=$auto$opt_dff.cc:195:make_patterns_logic$2341, arst={ }, srst={ }
  32 cells in clk=\clk, en=$auto$opt_dff.cc:195:make_patterns_logic$2347, arst={ }, srst={ }
  32 cells in clk=\clk, en=$auto$opt_dff.cc:195:make_patterns_logic$2353, arst={ }, srst={ }
  32 cells in clk=\clk, en=$auto$opt_dff.cc:195:make_patterns_logic$2359, arst={ }, srst={ }
  32 cells in clk=\clk, en=$auto$opt_dff.cc:195:make_patterns_logic$2365, arst={ }, srst={ }
  32 cells in clk=\clk, en=$auto$opt_dff.cc:195:make_patterns_logic$2371, arst={ }, srst={ }

  #logic partitions = 74

9.280.2. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk
Extracted 7622 gates and 8745 wires to a netlist network with 1121 inputs and 1711 outputs (dfl=1).

9.280.2.1. Executing ABC.
[Time = 0.58 sec.]

9.280.3. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, asynchronously reset by \rst
Extracted 384 gates and 416 wires to a netlist network with 32 inputs and 384 outputs (dfl=1).

9.280.3.1. Executing ABC.
[Time = 0.08 sec.]

9.280.4. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:220:make_patterns_logic$871
Extracted 134 gates and 169 wires to a netlist network with 33 inputs and 16 outputs (dfl=1).

9.280.4.1. Executing ABC.
[Time = 0.07 sec.]

9.280.5. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$2413
Extracted 73 gates and 77 wires to a netlist network with 2 inputs and 13 outputs (dfl=1).

9.280.5.1. Executing ABC.
[Time = 0.08 sec.]

9.280.6. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:220:make_patterns_logic$791
Extracted 74 gates and 118 wires to a netlist network with 44 inputs and 34 outputs (dfl=1).

9.280.6.1. Executing ABC.
[Time = 0.05 sec.]

9.280.7. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$2425
Extracted 73 gates and 77 wires to a netlist network with 2 inputs and 13 outputs (dfl=1).

9.280.7.1. Executing ABC.
[Time = 0.08 sec.]

9.280.8. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:220:make_patterns_logic$651
Extracted 74 gates and 118 wires to a netlist network with 44 inputs and 34 outputs (dfl=1).

9.280.8.1. Executing ABC.
[Time = 0.05 sec.]

9.280.9. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$2437
Extracted 73 gates and 77 wires to a netlist network with 2 inputs and 13 outputs (dfl=1).

9.280.9.1. Executing ABC.
[Time = 0.08 sec.]

9.280.10. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$2407
Extracted 64 gates and 69 wires to a netlist network with 3 inputs and 22 outputs (dfl=1).

9.280.10.1. Executing ABC.
[Time = 0.08 sec.]

9.280.11. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$2431
Extracted 64 gates and 69 wires to a netlist network with 3 inputs and 22 outputs (dfl=1).

9.280.11.1. Executing ABC.
[Time = 0.08 sec.]

9.280.12. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$2443
Extracted 64 gates and 69 wires to a netlist network with 3 inputs and 22 outputs (dfl=1).

9.280.12.1. Executing ABC.
[Time = 0.08 sec.]

9.280.13. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$2267
Extracted 64 gates and 69 wires to a netlist network with 3 inputs and 22 outputs (dfl=1).

9.280.13.1. Executing ABC.
[Time = 0.08 sec.]

9.280.14. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$2401
Extracted 64 gates and 69 wires to a netlist network with 3 inputs and 22 outputs (dfl=1).

9.280.14.1. Executing ABC.
[Time = 0.08 sec.]

9.280.15. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$2419
Extracted 64 gates and 69 wires to a netlist network with 3 inputs and 22 outputs (dfl=1).

9.280.15.1. Executing ABC.
[Time = 0.08 sec.]

9.280.16. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$2258
Extracted 64 gates and 69 wires to a netlist network with 3 inputs and 22 outputs (dfl=1).

9.280.16.1. Executing ABC.
[Time = 0.08 sec.]

9.280.17. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$2276
Extracted 64 gates and 69 wires to a netlist network with 3 inputs and 22 outputs (dfl=1).

9.280.17.1. Executing ABC.
[Time = 0.08 sec.]

9.280.18. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$2285
Extracted 64 gates and 69 wires to a netlist network with 3 inputs and 22 outputs (dfl=1).

9.280.18.1. Executing ABC.
[Time = 0.08 sec.]

9.280.19. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$79107$auto$opt_dff.cc:195:make_patterns_logic$2434
Extracted 44 gates and 47 wires to a netlist network with 2 inputs and 12 outputs (dfl=1).

9.280.19.1. Executing ABC.
[Time = 0.07 sec.]

9.280.20. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$79107$auto$opt_dff.cc:195:make_patterns_logic$2398
Extracted 44 gates and 47 wires to a netlist network with 2 inputs and 12 outputs (dfl=1).

9.280.20.1. Executing ABC.
[Time = 0.07 sec.]

9.280.21. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$79107$auto$opt_dff.cc:195:make_patterns_logic$2440
Extracted 44 gates and 47 wires to a netlist network with 2 inputs and 12 outputs (dfl=1).

9.280.21.1. Executing ABC.
[Time = 0.08 sec.]

9.280.22. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$79107$auto$opt_dff.cc:195:make_patterns_logic$2270
Extracted 44 gates and 47 wires to a netlist network with 2 inputs and 12 outputs (dfl=1).

9.280.22.1. Executing ABC.
[Time = 0.07 sec.]

9.280.23. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$79107$auto$opt_dff.cc:195:make_patterns_logic$2410
Extracted 44 gates and 47 wires to a netlist network with 2 inputs and 12 outputs (dfl=1).

9.280.23.1. Executing ABC.
[Time = 0.07 sec.]

9.280.24. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$79107$auto$opt_dff.cc:195:make_patterns_logic$2416
Extracted 44 gates and 47 wires to a netlist network with 2 inputs and 12 outputs (dfl=1).

9.280.24.1. Executing ABC.
[Time = 0.07 sec.]

9.280.25. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$79107$auto$opt_dff.cc:195:make_patterns_logic$2279
Extracted 44 gates and 47 wires to a netlist network with 2 inputs and 12 outputs (dfl=1).

9.280.25.1. Executing ABC.
[Time = 0.07 sec.]

9.280.26. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$79107$auto$opt_dff.cc:195:make_patterns_logic$2404
Extracted 44 gates and 47 wires to a netlist network with 2 inputs and 12 outputs (dfl=1).

9.280.26.1. Executing ABC.
[Time = 0.07 sec.]

9.280.27. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$79107$auto$opt_dff.cc:195:make_patterns_logic$2252
Extracted 44 gates and 47 wires to a netlist network with 2 inputs and 12 outputs (dfl=1).

9.280.27.1. Executing ABC.
[Time = 0.07 sec.]

9.280.28. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$79107$auto$opt_dff.cc:195:make_patterns_logic$2261
Extracted 44 gates and 47 wires to a netlist network with 2 inputs and 12 outputs (dfl=1).

9.280.28.1. Executing ABC.
[Time = 0.07 sec.]

9.280.29. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$79107$auto$opt_dff.cc:195:make_patterns_logic$2422
Extracted 44 gates and 47 wires to a netlist network with 2 inputs and 12 outputs (dfl=1).

9.280.29.1. Executing ABC.
[Time = 0.07 sec.]

9.280.30. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$79107$auto$opt_dff.cc:195:make_patterns_logic$2428
Extracted 44 gates and 47 wires to a netlist network with 2 inputs and 12 outputs (dfl=1).

9.280.30.1. Executing ABC.
[Time = 0.07 sec.]

9.280.31. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:220:make_patterns_logic$691
Extracted 42 gates and 70 wires to a netlist network with 28 inputs and 18 outputs (dfl=1).

9.280.31.1. Executing ABC.
[Time = 0.05 sec.]

9.280.32. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:220:make_patterns_logic$671
Extracted 42 gates and 70 wires to a netlist network with 28 inputs and 18 outputs (dfl=1).

9.280.32.1. Executing ABC.
[Time = 0.05 sec.]

9.280.33. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:220:make_patterns_logic$751
Extracted 42 gates and 70 wires to a netlist network with 28 inputs and 18 outputs (dfl=1).

9.280.33.1. Executing ABC.
[Time = 0.05 sec.]

9.280.34. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$2494
Extracted 35 gates and 71 wires to a netlist network with 35 inputs and 35 outputs (dfl=1).

9.280.34.1. Executing ABC.
[Time = 0.07 sec.]

9.280.35. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$2458
Extracted 35 gates and 71 wires to a netlist network with 35 inputs and 35 outputs (dfl=1).

9.280.35.1. Executing ABC.
[Time = 0.08 sec.]

9.280.36. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$2288
Extracted 35 gates and 69 wires to a netlist network with 34 inputs and 34 outputs (dfl=1).

9.280.36.1. Executing ABC.
[Time = 0.06 sec.]

9.280.37. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$2485
Extracted 35 gates and 71 wires to a netlist network with 35 inputs and 35 outputs (dfl=1).

9.280.37.1. Executing ABC.
[Time = 0.07 sec.]

9.280.38. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$2449
Extracted 35 gates and 71 wires to a netlist network with 35 inputs and 35 outputs (dfl=1).

9.280.38.1. Executing ABC.
[Time = 0.07 sec.]

9.280.39. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$2476
Extracted 35 gates and 71 wires to a netlist network with 35 inputs and 35 outputs (dfl=1).

9.280.39.1. Executing ABC.
[Time = 0.07 sec.]

9.280.40. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$2467
Extracted 35 gates and 71 wires to a netlist network with 35 inputs and 35 outputs (dfl=1).

9.280.40.1. Executing ABC.
[Time = 0.07 sec.]

9.280.41. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$2503
Extracted 35 gates and 71 wires to a netlist network with 35 inputs and 35 outputs (dfl=1).

9.280.41.1. Executing ABC.
[Time = 0.07 sec.]

9.280.42. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$2294
Extracted 35 gates and 69 wires to a netlist network with 34 inputs and 34 outputs (dfl=1).

9.280.42.1. Executing ABC.
[Time = 0.05 sec.]

9.280.43. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$2313
Extracted 35 gates and 69 wires to a netlist network with 34 inputs and 34 outputs (dfl=1).

9.280.43.1. Executing ABC.
[Time = 0.05 sec.]

9.280.44. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$2332
Extracted 35 gates and 69 wires to a netlist network with 34 inputs and 34 outputs (dfl=1).

9.280.44.1. Executing ABC.
[Time = 0.05 sec.]

9.280.45. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$2338
Extracted 35 gates and 69 wires to a netlist network with 34 inputs and 34 outputs (dfl=1).

9.280.45.1. Executing ABC.
[Time = 0.05 sec.]

9.280.46. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$2344
Extracted 35 gates and 69 wires to a netlist network with 34 inputs and 34 outputs (dfl=1).

9.280.46.1. Executing ABC.
[Time = 0.05 sec.]

9.280.47. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$2350
Extracted 35 gates and 69 wires to a netlist network with 34 inputs and 34 outputs (dfl=1).

9.280.47.1. Executing ABC.
[Time = 0.05 sec.]

9.280.48. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$2356
Extracted 35 gates and 69 wires to a netlist network with 34 inputs and 34 outputs (dfl=1).

9.280.48.1. Executing ABC.
[Time = 0.05 sec.]

9.280.49. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$2362
Extracted 35 gates and 69 wires to a netlist network with 34 inputs and 34 outputs (dfl=1).

9.280.49.1. Executing ABC.
[Time = 0.05 sec.]

9.280.50. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$2368
Extracted 35 gates and 69 wires to a netlist network with 34 inputs and 34 outputs (dfl=1).

9.280.50.1. Executing ABC.
[Time = 0.05 sec.]

9.280.51. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$2264
Extracted 35 gates and 71 wires to a netlist network with 35 inputs and 35 outputs (dfl=1).

9.280.51.1. Executing ABC.
[Time = 0.07 sec.]

9.280.52. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$2255
Extracted 35 gates and 71 wires to a netlist network with 35 inputs and 35 outputs (dfl=1).

9.280.52.1. Executing ABC.
[Time = 0.07 sec.]

9.280.53. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$2273
Extracted 35 gates and 71 wires to a netlist network with 35 inputs and 35 outputs (dfl=1).

9.280.53.1. Executing ABC.
[Time = 0.07 sec.]

9.280.54. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$90681$auto$opt_dff.cc:195:make_patterns_logic$2297
Extracted 32 gates and 64 wires to a netlist network with 32 inputs and 32 outputs (dfl=1).

9.280.54.1. Executing ABC.
[Time = 0.05 sec.]

9.280.55. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$90234$auto$opt_dff.cc:195:make_patterns_logic$2359
Extracted 32 gates and 64 wires to a netlist network with 32 inputs and 32 outputs (dfl=1).

9.280.55.1. Executing ABC.
[Time = 0.05 sec.]

9.280.56. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$90643$auto$opt_dff.cc:195:make_patterns_logic$2291
Extracted 32 gates and 64 wires to a netlist network with 32 inputs and 32 outputs (dfl=1).

9.280.56.1. Executing ABC.
[Time = 0.05 sec.]

9.280.57. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$90719$auto$opt_dff.cc:195:make_patterns_logic$2316
Extracted 32 gates and 64 wires to a netlist network with 32 inputs and 32 outputs (dfl=1).

9.280.57.1. Executing ABC.
[Time = 0.05 sec.]

9.280.58. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$90196$auto$opt_dff.cc:195:make_patterns_logic$2353
Extracted 32 gates and 64 wires to a netlist network with 32 inputs and 32 outputs (dfl=1).

9.280.58.1. Executing ABC.
[Time = 0.05 sec.]

9.280.59. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$90120$auto$opt_dff.cc:195:make_patterns_logic$2347
Extracted 32 gates and 64 wires to a netlist network with 32 inputs and 32 outputs (dfl=1).

9.280.59.1. Executing ABC.
[Time = 0.05 sec.]

9.280.60. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$90045$auto$opt_dff.cc:195:make_patterns_logic$2365
Extracted 32 gates and 64 wires to a netlist network with 32 inputs and 32 outputs (dfl=1).

9.280.60.1. Executing ABC.
[Time = 0.05 sec.]

9.280.61. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$90007$auto$opt_dff.cc:195:make_patterns_logic$2341
Extracted 32 gates and 64 wires to a netlist network with 32 inputs and 32 outputs (dfl=1).

9.280.61.1. Executing ABC.
[Time = 0.05 sec.]

9.280.62. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$90272$auto$opt_dff.cc:195:make_patterns_logic$2335
Extracted 32 gates and 64 wires to a netlist network with 32 inputs and 32 outputs (dfl=1).

9.280.62.1. Executing ABC.
[Time = 0.05 sec.]

9.280.63. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$90158$auto$opt_dff.cc:195:make_patterns_logic$2371
Extracted 32 gates and 64 wires to a netlist network with 32 inputs and 32 outputs (dfl=1).

9.280.63.1. Executing ABC.
[Time = 0.05 sec.]

9.280.64. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$2512
Extracted 27 gates and 55 wires to a netlist network with 27 inputs and 27 outputs (dfl=1).

9.280.64.1. Executing ABC.
[Time = 0.07 sec.]

9.280.65. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$2282
Extracted 27 gates and 55 wires to a netlist network with 27 inputs and 27 outputs (dfl=1).

9.280.65.1. Executing ABC.
[Time = 0.07 sec.]

9.280.66. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$2319
Extracted 27 gates and 53 wires to a netlist network with 26 inputs and 26 outputs (dfl=1).

9.280.66.1. Executing ABC.
[Time = 0.06 sec.]

9.280.67. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$2300
Extracted 27 gates and 53 wires to a netlist network with 26 inputs and 26 outputs (dfl=1).

9.280.67.1. Executing ABC.
[Time = 0.05 sec.]

9.280.68. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:220:make_patterns_logic$831
Extracted 26 gates and 46 wires to a netlist network with 20 inputs and 10 outputs (dfl=1).

9.280.68.1. Executing ABC.
[Time = 0.05 sec.]

9.280.69. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:220:make_patterns_logic$731
Extracted 26 gates and 46 wires to a netlist network with 20 inputs and 10 outputs (dfl=1).

9.280.69.1. Executing ABC.
[Time = 0.05 sec.]

9.280.70. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:220:make_patterns_logic$711
Extracted 26 gates and 40 wires to a netlist network with 13 inputs and 10 outputs (dfl=1).

9.280.70.1. Executing ABC.
[Time = 0.05 sec.]

9.280.71. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$91757$auto$opt_dff.cc:195:make_patterns_logic$2310
Extracted 24 gates and 48 wires to a netlist network with 24 inputs and 24 outputs (dfl=1).

9.280.71.1. Executing ABC.
[Time = 0.05 sec.]

9.280.72. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$91727$auto$opt_dff.cc:195:make_patterns_logic$2329
Extracted 24 gates and 48 wires to a netlist network with 24 inputs and 24 outputs (dfl=1).

9.280.72.1. Executing ABC.
[Time = 0.05 sec.]

9.280.73. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:220:make_patterns_logic$851
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 10 outputs (dfl=1).

9.280.73.1. Executing ABC.
[Time = 0.05 sec.]

9.280.74. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:220:make_patterns_logic$811
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 10 outputs (dfl=1).

9.280.74.1. Executing ABC.
[Time = 0.05 sec.]

9.280.75. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:220:make_patterns_logic$771
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 10 outputs (dfl=1).

9.280.75.1. Executing ABC.
[Time = 0.05 sec.]

9.281. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=2385, #solve=0, #remove=0, time=0.09 sec.]

9.282. Executing OPT_EXPR pass (perform const folding).
Optimizing module design122_12_5_top.

9.283. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \design122_12_5_top..
Removed 1 unused cells and 11133 unused wires.
<suppressed ~14 debug messages>

9.284. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=2385, #solve=0, #remove=0, time=0.12 sec.]

9.285. Executing OPT_EXPR pass (perform const folding).
Optimizing module design122_12_5_top.

9.286. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \design122_12_5_top..

9.287. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=2385, #solve=0, #remove=0, time=0.09 sec.]

9.288. Executing OPT_EXPR pass (perform const folding).
Optimizing module design122_12_5_top.

9.289. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \design122_12_5_top..

9.290. Executing DFFUNMAP pass (unmap clock enable and synchronous reset from FFs).

ABC-DFF iteration : 2

9.291. Executing ABC pass (technology mapping using ABC).

9.291.1. Summary of detected clock domains:
  384 cells in clk=\clk, en={ }, arst=\rst, srst={ }
  9797 cells in clk=\clk, en={ }, arst={ }, srst={ }

  #logic partitions = 2

9.291.2. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk
Extracted 9785 gates and 10514 wires to a netlist network with 729 inputs and 2033 outputs (dfl=1).

9.291.2.1. Executing ABC.
[Time = 1.04 sec.]

9.291.3. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, asynchronously reset by \rst
Extracted 384 gates and 416 wires to a netlist network with 32 inputs and 384 outputs (dfl=1).

9.291.3.1. Executing ABC.
[Time = 0.09 sec.]

9.292. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=1710, #solve=0, #remove=0, time=0.06 sec.]

9.293. Executing OPT_EXPR pass (perform const folding).
Optimizing module design122_12_5_top.

9.294. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \design122_12_5_top..
Removed 0 unused cells and 13048 unused wires.
<suppressed ~36 debug messages>

9.295. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=1710, #solve=0, #remove=0, time=0.06 sec.]

9.296. Executing OPT_EXPR pass (perform const folding).
Optimizing module design122_12_5_top.

9.297. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \design122_12_5_top..

9.298. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $abc$93811$auto$blifparse.cc:377:parse_blif$93992 ($_DFF_P_) from module design122_12_5_top (D = $abc$93811$new_n7784_, Q = \design122_12_5_inst.memory_cntrl_instance10092.wr_data_mem [6]).
Adding EN signal on $abc$93811$auto$blifparse.cc:377:parse_blif$93991 ($_DFF_P_) from module design122_12_5_top (D = $abc$93811$new_n7781_, Q = \design122_12_5_inst.memory_cntrl_instance10092.wr_data_mem [22]).
Adding EN signal on $abc$93811$auto$blifparse.cc:377:parse_blif$93990 ($_DFF_P_) from module design122_12_5_top (D = $abc$93811$new_n7777_, Q = \design122_12_5_inst.memory_cntrl_instance10092.wr_data_mem [23]).
Adding EN signal on $abc$93811$auto$blifparse.cc:377:parse_blif$93989 ($_DFF_P_) from module design122_12_5_top (D = $abc$93811$new_n7774_, Q = \design122_12_5_inst.memory_cntrl_instance210.wr_data_mem [0]).
Adding EN signal on $abc$93811$auto$blifparse.cc:377:parse_blif$93988 ($_DFF_P_) from module design122_12_5_top (D = $abc$93811$new_n7772_, Q = \design122_12_5_inst.memory_cntrl_instance210.wr_data_mem [1]).
Adding EN signal on $abc$93811$auto$blifparse.cc:377:parse_blif$93987 ($_DFF_P_) from module design122_12_5_top (D = $abc$93811$new_n7770_, Q = \design122_12_5_inst.memory_cntrl_instance210.wr_data_mem [2]).
Adding EN signal on $abc$93811$auto$blifparse.cc:377:parse_blif$93986 ($_DFF_P_) from module design122_12_5_top (D = $abc$93811$new_n7768_, Q = \design122_12_5_inst.memory_cntrl_instance210.wr_data_mem [3]).
Adding EN signal on $abc$93811$auto$blifparse.cc:377:parse_blif$93985 ($_DFF_P_) from module design122_12_5_top (D = $abc$93811$new_n7766_, Q = \design122_12_5_inst.memory_cntrl_instance210.wr_data_mem [4]).
Adding EN signal on $abc$93811$auto$blifparse.cc:377:parse_blif$93984 ($_DFF_P_) from module design122_12_5_top (D = $abc$93811$new_n7764_, Q = \design122_12_5_inst.memory_cntrl_instance210.wr_data_mem [5]).
Adding EN signal on $abc$93811$auto$blifparse.cc:377:parse_blif$93983 ($_DFF_P_) from module design122_12_5_top (D = $abc$93811$new_n7762_, Q = \design122_12_5_inst.memory_cntrl_instance210.wr_data_mem [6]).
Adding EN signal on $abc$93811$auto$blifparse.cc:377:parse_blif$93982 ($_DFF_P_) from module design122_12_5_top (D = $abc$93811$new_n7760_, Q = \design122_12_5_inst.memory_cntrl_instance210.wr_data_mem [7]).
Adding EN signal on $abc$93811$auto$blifparse.cc:377:parse_blif$93981 ($_DFF_P_) from module design122_12_5_top (D = $abc$93811$new_n7758_, Q = \design122_12_5_inst.memory_cntrl_instance210.wr_data_mem [8]).
Adding EN signal on $abc$93811$auto$blifparse.cc:377:parse_blif$93980 ($_DFF_P_) from module design122_12_5_top (D = $abc$93811$new_n7756_, Q = \design122_12_5_inst.memory_cntrl_instance210.wr_data_mem [9]).
Adding EN signal on $abc$93811$auto$blifparse.cc:377:parse_blif$93979 ($_DFF_P_) from module design122_12_5_top (D = $abc$93811$new_n7754_, Q = \design122_12_5_inst.memory_cntrl_instance210.wr_data_mem [10]).
Adding EN signal on $abc$93811$auto$blifparse.cc:377:parse_blif$93978 ($_DFF_P_) from module design122_12_5_top (D = $abc$93811$new_n7752_, Q = \design122_12_5_inst.memory_cntrl_instance210.wr_data_mem [11]).
Adding EN signal on $abc$93811$auto$blifparse.cc:377:parse_blif$93977 ($_DFF_P_) from module design122_12_5_top (D = $abc$93811$new_n7750_, Q = \design122_12_5_inst.memory_cntrl_instance210.wr_data_mem [12]).
Adding EN signal on $abc$93811$auto$blifparse.cc:377:parse_blif$93976 ($_DFF_P_) from module design122_12_5_top (D = $abc$93811$new_n7748_, Q = \design122_12_5_inst.memory_cntrl_instance210.wr_data_mem [13]).
Adding EN signal on $abc$93811$auto$blifparse.cc:377:parse_blif$93975 ($_DFF_P_) from module design122_12_5_top (D = $abc$93811$new_n7746_, Q = \design122_12_5_inst.memory_cntrl_instance210.wr_data_mem [14]).
Adding EN signal on $abc$93811$auto$blifparse.cc:377:parse_blif$93974 ($_DFF_P_) from module design122_12_5_top (D = $abc$93811$new_n7744_, Q = \design122_12_5_inst.memory_cntrl_instance210.wr_data_mem [15]).
Adding EN signal on $abc$93811$auto$blifparse.cc:377:parse_blif$93973 ($_DFF_P_) from module design122_12_5_top (D = $abc$93811$new_n7742_, Q = \design122_12_5_inst.memory_cntrl_instance210.wr_data_mem [16]).
Adding EN signal on $abc$93811$auto$blifparse.cc:377:parse_blif$93972 ($_DFF_P_) from module design122_12_5_top (D = $abc$93811$new_n7740_, Q = \design122_12_5_inst.memory_cntrl_instance210.wr_data_mem [17]).
Adding EN signal on $abc$93811$auto$blifparse.cc:377:parse_blif$93971 ($_DFF_P_) from module design122_12_5_top (D = $abc$93811$new_n7738_, Q = \design122_12_5_inst.memory_cntrl_instance210.wr_data_mem [18]).
Adding EN signal on $abc$93811$auto$blifparse.cc:377:parse_blif$93970 ($_DFF_P_) from module design122_12_5_top (D = $abc$93811$new_n7736_, Q = \design122_12_5_inst.memory_cntrl_instance210.wr_data_mem [19]).
Adding EN signal on $abc$93811$auto$blifparse.cc:377:parse_blif$93969 ($_DFF_P_) from module design122_12_5_top (D = $abc$93811$new_n7734_, Q = \design122_12_5_inst.memory_cntrl_instance210.wr_data_mem [20]).
Adding EN signal on $abc$93811$auto$blifparse.cc:377:parse_blif$93968 ($_DFF_P_) from module design122_12_5_top (D = $abc$93811$new_n7732_, Q = \design122_12_5_inst.memory_cntrl_instance210.wr_data_mem [21]).
Adding EN signal on $abc$93811$auto$blifparse.cc:377:parse_blif$93967 ($_DFF_P_) from module design122_12_5_top (D = $abc$93811$new_n7730_, Q = \design122_12_5_inst.memory_cntrl_instance210.wr_data_mem [22]).
Adding EN signal on $abc$93811$auto$blifparse.cc:377:parse_blif$93966 ($_DFF_P_) from module design122_12_5_top (D = $abc$93811$new_n7728_, Q = \design122_12_5_inst.memory_cntrl_instance210.wr_data_mem [23]).
Adding EN signal on $abc$93811$auto$blifparse.cc:377:parse_blif$93965 ($_DFF_P_) from module design122_12_5_top (D = $abc$93811$new_n7726_, Q = \design122_12_5_inst.memory_cntrl_instance210.wr_data_mem [24]).
Adding EN signal on $abc$93811$auto$blifparse.cc:377:parse_blif$93964 ($_DFF_P_) from module design122_12_5_top (D = $abc$93811$new_n7724_, Q = \design122_12_5_inst.memory_cntrl_instance210.wr_data_mem [25]).
Adding EN signal on $abc$93811$auto$blifparse.cc:377:parse_blif$93963 ($_DFF_P_) from module design122_12_5_top (D = $abc$93811$new_n7722_, Q = \design122_12_5_inst.memory_cntrl_instance210.wr_data_mem [26]).
Adding EN signal on $abc$93811$auto$blifparse.cc:377:parse_blif$93962 ($_DFF_P_) from module design122_12_5_top (D = $abc$93811$new_n7720_, Q = \design122_12_5_inst.memory_cntrl_instance210.wr_data_mem [27]).
Adding EN signal on $abc$93811$auto$blifparse.cc:377:parse_blif$93961 ($_DFF_P_) from module design122_12_5_top (D = $abc$93811$new_n7718_, Q = \design122_12_5_inst.memory_cntrl_instance210.wr_data_mem [28]).
Adding EN signal on $abc$93811$auto$blifparse.cc:377:parse_blif$93960 ($_DFF_P_) from module design122_12_5_top (D = $abc$93811$new_n7716_, Q = \design122_12_5_inst.memory_cntrl_instance210.wr_data_mem [29]).
Adding EN signal on $abc$93811$auto$blifparse.cc:377:parse_blif$93959 ($_DFF_P_) from module design122_12_5_top (D = $abc$93811$new_n7714_, Q = \design122_12_5_inst.memory_cntrl_instance210.wr_data_mem [30]).
Adding EN signal on $abc$93811$auto$blifparse.cc:377:parse_blif$93958 ($_DFF_P_) from module design122_12_5_top (D = $abc$93811$new_n7712_, Q = \design122_12_5_inst.memory_cntrl_instance210.wr_data_mem [31]).
Adding EN signal on $abc$93811$auto$blifparse.cc:377:parse_blif$93957 ($_DFF_P_) from module design122_12_5_top (D = $abc$93811$new_n7710_, Q = \design122_12_5_inst.memory_cntrl_instance980.wr_data_mem [0]).
Adding EN signal on $abc$93811$auto$blifparse.cc:377:parse_blif$93956 ($_DFF_P_) from module design122_12_5_top (D = $abc$93811$new_n7708_, Q = \design122_12_5_inst.memory_cntrl_instance980.wr_data_mem [1]).
Adding EN signal on $abc$93811$auto$blifparse.cc:377:parse_blif$93955 ($_DFF_P_) from module design122_12_5_top (D = $abc$93811$new_n7706_, Q = \design122_12_5_inst.memory_cntrl_instance980.wr_data_mem [2]).
Adding EN signal on $abc$93811$auto$blifparse.cc:377:parse_blif$93954 ($_DFF_P_) from module design122_12_5_top (D = $abc$93811$new_n7704_, Q = \design122_12_5_inst.memory_cntrl_instance980.wr_data_mem [3]).
Adding EN signal on $abc$93811$auto$blifparse.cc:377:parse_blif$93953 ($_DFF_P_) from module design122_12_5_top (D = $abc$93811$new_n7702_, Q = \design122_12_5_inst.memory_cntrl_instance980.wr_data_mem [4]).
Adding EN signal on $abc$93811$auto$blifparse.cc:377:parse_blif$93952 ($_DFF_P_) from module design122_12_5_top (D = $abc$93811$new_n7700_, Q = \design122_12_5_inst.memory_cntrl_instance980.wr_data_mem [5]).
Adding EN signal on $abc$93811$auto$blifparse.cc:377:parse_blif$93951 ($_DFF_P_) from module design122_12_5_top (D = $abc$93811$new_n7698_, Q = \design122_12_5_inst.memory_cntrl_instance980.wr_data_mem [6]).
Adding EN signal on $abc$93811$auto$blifparse.cc:377:parse_blif$93950 ($_DFF_P_) from module design122_12_5_top (D = $abc$93811$new_n7696_, Q = \design122_12_5_inst.memory_cntrl_instance980.wr_data_mem [7]).
Adding EN signal on $abc$93811$auto$blifparse.cc:377:parse_blif$93949 ($_DFF_P_) from module design122_12_5_top (D = $abc$93811$new_n7694_, Q = \design122_12_5_inst.memory_cntrl_instance980.wr_data_mem [8]).
Adding EN signal on $abc$93811$auto$blifparse.cc:377:parse_blif$93948 ($_DFF_P_) from module design122_12_5_top (D = $abc$93811$new_n7692_, Q = \design122_12_5_inst.memory_cntrl_instance980.wr_data_mem [9]).
Adding EN signal on $abc$93811$auto$blifparse.cc:377:parse_blif$93947 ($_DFF_P_) from module design122_12_5_top (D = $abc$93811$new_n7690_, Q = \design122_12_5_inst.memory_cntrl_instance980.wr_data_mem [10]).
Adding EN signal on $abc$93811$auto$blifparse.cc:377:parse_blif$93946 ($_DFF_P_) from module design122_12_5_top (D = $abc$93811$new_n7688_, Q = \design122_12_5_inst.memory_cntrl_instance980.wr_data_mem [11]).
Adding EN signal on $abc$93811$auto$blifparse.cc:377:parse_blif$93945 ($_DFF_P_) from module design122_12_5_top (D = $abc$93811$new_n7686_, Q = \design122_12_5_inst.memory_cntrl_instance980.wr_data_mem [12]).
Adding EN signal on $abc$93811$auto$blifparse.cc:377:parse_blif$93944 ($_DFF_P_) from module design122_12_5_top (D = $abc$93811$new_n7684_, Q = \design122_12_5_inst.memory_cntrl_instance980.wr_data_mem [13]).
Adding EN signal on $abc$93811$auto$blifparse.cc:377:parse_blif$93943 ($_DFF_P_) from module design122_12_5_top (D = $abc$93811$new_n7682_, Q = \design122_12_5_inst.memory_cntrl_instance980.wr_data_mem [14]).
Adding EN signal on $abc$93811$auto$blifparse.cc:377:parse_blif$93942 ($_DFF_P_) from module design122_12_5_top (D = $abc$93811$new_n7680_, Q = \design122_12_5_inst.memory_cntrl_instance980.wr_data_mem [15]).
Adding EN signal on $abc$93811$auto$blifparse.cc:377:parse_blif$93941 ($_DFF_P_) from module design122_12_5_top (D = $abc$93811$new_n7678_, Q = \design122_12_5_inst.memory_cntrl_instance980.wr_data_mem [16]).
Adding EN signal on $abc$93811$auto$blifparse.cc:377:parse_blif$93940 ($_DFF_P_) from module design122_12_5_top (D = $abc$93811$new_n7676_, Q = \design122_12_5_inst.memory_cntrl_instance980.wr_data_mem [17]).
Adding EN signal on $abc$93811$auto$blifparse.cc:377:parse_blif$93939 ($_DFF_P_) from module design122_12_5_top (D = $abc$93811$new_n7674_, Q = \design122_12_5_inst.memory_cntrl_instance980.wr_data_mem [18]).
Adding EN signal on $abc$93811$auto$blifparse.cc:377:parse_blif$93938 ($_DFF_P_) from module design122_12_5_top (D = $abc$93811$new_n7672_, Q = \design122_12_5_inst.memory_cntrl_instance980.wr_data_mem [19]).
Adding EN signal on $abc$93811$auto$blifparse.cc:377:parse_blif$93937 ($_DFF_P_) from module design122_12_5_top (D = $abc$93811$new_n7670_, Q = \design122_12_5_inst.memory_cntrl_instance980.wr_data_mem [20]).
Adding EN signal on $abc$93811$auto$blifparse.cc:377:parse_blif$93936 ($_DFF_P_) from module design122_12_5_top (D = $abc$93811$new_n7668_, Q = \design122_12_5_inst.memory_cntrl_instance980.wr_data_mem [21]).
Adding EN signal on $abc$93811$auto$blifparse.cc:377:parse_blif$93935 ($_DFF_P_) from module design122_12_5_top (D = $abc$93811$new_n7666_, Q = \design122_12_5_inst.memory_cntrl_instance980.wr_data_mem [22]).
Adding EN signal on $abc$93811$auto$blifparse.cc:377:parse_blif$93934 ($_DFF_P_) from module design122_12_5_top (D = $abc$93811$new_n7664_, Q = \design122_12_5_inst.memory_cntrl_instance980.wr_data_mem [23]).
Adding EN signal on $abc$93811$auto$blifparse.cc:377:parse_blif$93933 ($_DFF_P_) from module design122_12_5_top (D = $abc$93811$new_n7662_, Q = \design122_12_5_inst.memory_cntrl_instance980.wr_data_mem [24]).
Adding EN signal on $abc$93811$auto$blifparse.cc:377:parse_blif$93932 ($_DFF_P_) from module design122_12_5_top (D = $abc$93811$new_n7660_, Q = \design122_12_5_inst.memory_cntrl_instance980.wr_data_mem [25]).
Adding EN signal on $abc$93811$auto$blifparse.cc:377:parse_blif$93931 ($_DFF_P_) from module design122_12_5_top (D = $abc$93811$new_n7658_, Q = \design122_12_5_inst.memory_cntrl_instance980.wr_data_mem [26]).
Adding EN signal on $abc$93811$auto$blifparse.cc:377:parse_blif$93930 ($_DFF_P_) from module design122_12_5_top (D = $abc$93811$new_n7656_, Q = \design122_12_5_inst.memory_cntrl_instance980.wr_data_mem [27]).
Adding EN signal on $abc$93811$auto$blifparse.cc:377:parse_blif$93929 ($_DFF_P_) from module design122_12_5_top (D = $abc$93811$new_n7654_, Q = \design122_12_5_inst.memory_cntrl_instance980.wr_data_mem [28]).
Adding EN signal on $abc$93811$auto$blifparse.cc:377:parse_blif$93928 ($_DFF_P_) from module design122_12_5_top (D = $abc$93811$new_n7652_, Q = \design122_12_5_inst.memory_cntrl_instance980.wr_data_mem [29]).
Adding EN signal on $abc$93811$auto$blifparse.cc:377:parse_blif$93927 ($_DFF_P_) from module design122_12_5_top (D = $abc$93811$new_n7650_, Q = \design122_12_5_inst.memory_cntrl_instance980.wr_data_mem [30]).
Adding EN signal on $abc$93811$auto$blifparse.cc:377:parse_blif$93926 ($_DFF_P_) from module design122_12_5_top (D = $abc$93811$new_n7648_, Q = \design122_12_5_inst.memory_cntrl_instance980.wr_data_mem [31]).
Adding EN signal on $abc$93811$auto$blifparse.cc:377:parse_blif$93903 ($_DFF_P_) from module design122_12_5_top (D = $abc$93811$new_n7565_, Q = \design122_12_5_inst.memory_cntrl_instance761.wr_data_mem [0]).
Adding EN signal on $abc$93811$auto$blifparse.cc:377:parse_blif$93902 ($_DFF_P_) from module design122_12_5_top (D = $abc$93811$new_n7563_, Q = \design122_12_5_inst.memory_cntrl_instance761.wr_data_mem [1]).
Adding EN signal on $abc$93811$auto$blifparse.cc:377:parse_blif$93901 ($_DFF_P_) from module design122_12_5_top (D = $abc$93811$new_n7561_, Q = \design122_12_5_inst.memory_cntrl_instance761.wr_data_mem [2]).
Adding EN signal on $abc$93811$auto$blifparse.cc:377:parse_blif$93900 ($_DFF_P_) from module design122_12_5_top (D = $abc$93811$new_n7559_, Q = \design122_12_5_inst.memory_cntrl_instance761.wr_data_mem [3]).
Adding EN signal on $abc$93811$auto$blifparse.cc:377:parse_blif$93899 ($_DFF_P_) from module design122_12_5_top (D = $abc$93811$new_n7557_, Q = \design122_12_5_inst.memory_cntrl_instance761.wr_data_mem [4]).
Adding EN signal on $abc$93811$auto$blifparse.cc:377:parse_blif$93898 ($_DFF_P_) from module design122_12_5_top (D = $abc$93811$new_n7555_, Q = \design122_12_5_inst.memory_cntrl_instance761.wr_data_mem [5]).
Adding EN signal on $abc$93811$auto$blifparse.cc:377:parse_blif$93897 ($_DFF_P_) from module design122_12_5_top (D = $abc$93811$new_n7553_, Q = \design122_12_5_inst.memory_cntrl_instance761.wr_data_mem [6]).
Adding EN signal on $abc$93811$auto$blifparse.cc:377:parse_blif$93896 ($_DFF_P_) from module design122_12_5_top (D = $abc$93811$new_n7551_, Q = \design122_12_5_inst.memory_cntrl_instance761.wr_data_mem [7]).
Adding EN signal on $abc$93811$auto$blifparse.cc:377:parse_blif$93895 ($_DFF_P_) from module design122_12_5_top (D = $abc$93811$new_n7549_, Q = \design122_12_5_inst.memory_cntrl_instance761.wr_data_mem [8]).
Adding EN signal on $abc$93811$auto$blifparse.cc:377:parse_blif$93894 ($_DFF_P_) from module design122_12_5_top (D = $abc$93811$new_n7547_, Q = \design122_12_5_inst.memory_cntrl_instance761.wr_data_mem [9]).
Adding EN signal on $abc$93811$auto$blifparse.cc:377:parse_blif$93893 ($_DFF_P_) from module design122_12_5_top (D = $abc$93811$new_n7545_, Q = \design122_12_5_inst.memory_cntrl_instance761.wr_data_mem [10]).
Adding EN signal on $abc$93811$auto$blifparse.cc:377:parse_blif$93892 ($_DFF_P_) from module design122_12_5_top (D = $abc$93811$new_n7543_, Q = \design122_12_5_inst.memory_cntrl_instance761.wr_data_mem [11]).
Adding EN signal on $abc$93811$auto$blifparse.cc:377:parse_blif$93891 ($_DFF_P_) from module design122_12_5_top (D = $abc$93811$new_n7541_, Q = \design122_12_5_inst.memory_cntrl_instance761.wr_data_mem [12]).
Adding EN signal on $abc$93811$auto$blifparse.cc:377:parse_blif$93890 ($_DFF_P_) from module design122_12_5_top (D = $abc$93811$new_n7539_, Q = \design122_12_5_inst.memory_cntrl_instance761.wr_data_mem [13]).
Adding EN signal on $abc$93811$auto$blifparse.cc:377:parse_blif$93889 ($_DFF_P_) from module design122_12_5_top (D = $abc$93811$new_n7537_, Q = \design122_12_5_inst.memory_cntrl_instance761.wr_data_mem [14]).
Adding EN signal on $abc$93811$auto$blifparse.cc:377:parse_blif$93888 ($_DFF_P_) from module design122_12_5_top (D = $abc$93811$new_n7535_, Q = \design122_12_5_inst.memory_cntrl_instance761.wr_data_mem [15]).
Adding EN signal on $abc$93811$auto$blifparse.cc:377:parse_blif$93887 ($_DFF_P_) from module design122_12_5_top (D = $abc$93811$new_n7533_, Q = \design122_12_5_inst.memory_cntrl_instance873.wr_data_mem [0]).
Adding EN signal on $abc$93811$auto$blifparse.cc:377:parse_blif$93886 ($_DFF_P_) from module design122_12_5_top (D = $abc$93811$new_n7531_, Q = \design122_12_5_inst.memory_cntrl_instance873.wr_data_mem [1]).
Adding EN signal on $abc$93811$auto$blifparse.cc:377:parse_blif$93885 ($_DFF_P_) from module design122_12_5_top (D = $abc$93811$new_n7529_, Q = \design122_12_5_inst.memory_cntrl_instance873.wr_data_mem [2]).
Adding EN signal on $abc$93811$auto$blifparse.cc:377:parse_blif$93884 ($_DFF_P_) from module design122_12_5_top (D = $abc$93811$new_n7527_, Q = \design122_12_5_inst.memory_cntrl_instance873.wr_data_mem [3]).
Adding EN signal on $abc$93811$auto$blifparse.cc:377:parse_blif$93883 ($_DFF_P_) from module design122_12_5_top (D = $abc$93811$new_n7525_, Q = \design122_12_5_inst.memory_cntrl_instance873.wr_data_mem [4]).
Adding EN signal on $abc$93811$auto$blifparse.cc:377:parse_blif$93882 ($_DFF_P_) from module design122_12_5_top (D = $abc$93811$new_n7523_, Q = \design122_12_5_inst.memory_cntrl_instance873.wr_data_mem [5]).
Adding EN signal on $abc$93811$auto$blifparse.cc:377:parse_blif$93881 ($_DFF_P_) from module design122_12_5_top (D = $abc$93811$new_n7521_, Q = \design122_12_5_inst.memory_cntrl_instance873.wr_data_mem [6]).
Adding EN signal on $abc$93811$auto$blifparse.cc:377:parse_blif$93880 ($_DFF_P_) from module design122_12_5_top (D = $abc$93811$new_n7519_, Q = \design122_12_5_inst.memory_cntrl_instance873.wr_data_mem [7]).
Adding EN signal on $abc$93811$auto$blifparse.cc:377:parse_blif$93879 ($_DFF_P_) from module design122_12_5_top (D = $abc$93811$new_n7517_, Q = \design122_12_5_inst.memory_cntrl_instance873.wr_data_mem [8]).
Adding EN signal on $abc$93811$auto$blifparse.cc:377:parse_blif$93878 ($_DFF_P_) from module design122_12_5_top (D = $abc$93811$new_n7515_, Q = \design122_12_5_inst.memory_cntrl_instance873.wr_data_mem [9]).
Adding EN signal on $abc$93811$auto$blifparse.cc:377:parse_blif$93877 ($_DFF_P_) from module design122_12_5_top (D = $abc$93811$new_n7513_, Q = \design122_12_5_inst.memory_cntrl_instance873.wr_data_mem [10]).
Adding EN signal on $abc$93811$auto$blifparse.cc:377:parse_blif$93876 ($_DFF_P_) from module design122_12_5_top (D = $abc$93811$new_n7511_, Q = \design122_12_5_inst.memory_cntrl_instance873.wr_data_mem [11]).
Adding EN signal on $abc$93811$auto$blifparse.cc:377:parse_blif$93875 ($_DFF_P_) from module design122_12_5_top (D = $abc$93811$new_n7509_, Q = \design122_12_5_inst.memory_cntrl_instance873.wr_data_mem [12]).
Adding EN signal on $abc$93811$auto$blifparse.cc:377:parse_blif$93874 ($_DFF_P_) from module design122_12_5_top (D = $abc$93811$new_n7507_, Q = \design122_12_5_inst.memory_cntrl_instance873.wr_data_mem [13]).
Adding EN signal on $abc$93811$auto$blifparse.cc:377:parse_blif$93873 ($_DFF_P_) from module design122_12_5_top (D = $abc$93811$new_n7505_, Q = \design122_12_5_inst.memory_cntrl_instance873.wr_data_mem [14]).
Adding EN signal on $abc$93811$auto$blifparse.cc:377:parse_blif$93872 ($_DFF_P_) from module design122_12_5_top (D = $abc$93811$new_n7503_, Q = \design122_12_5_inst.memory_cntrl_instance873.wr_data_mem [15]).
Adding EN signal on $abc$93811$auto$blifparse.cc:377:parse_blif$93871 ($_DFF_P_) from module design122_12_5_top (D = $abc$93811$new_n7501_, Q = \design122_12_5_inst.memory_cntrl_instance433.wr_data_mem [0]).
Adding EN signal on $abc$93811$auto$blifparse.cc:377:parse_blif$93870 ($_DFF_P_) from module design122_12_5_top (D = $abc$93811$new_n7499_, Q = \design122_12_5_inst.memory_cntrl_instance433.wr_data_mem [1]).
Adding EN signal on $abc$93811$auto$blifparse.cc:377:parse_blif$93869 ($_DFF_P_) from module design122_12_5_top (D = $abc$93811$new_n7497_, Q = \design122_12_5_inst.memory_cntrl_instance433.wr_data_mem [2]).
Adding EN signal on $abc$93811$auto$blifparse.cc:377:parse_blif$93868 ($_DFF_P_) from module design122_12_5_top (D = $abc$93811$new_n7495_, Q = \design122_12_5_inst.memory_cntrl_instance433.wr_data_mem [3]).
Adding EN signal on $abc$93811$auto$blifparse.cc:377:parse_blif$93867 ($_DFF_P_) from module design122_12_5_top (D = $abc$93811$new_n7493_, Q = \design122_12_5_inst.memory_cntrl_instance433.wr_data_mem [4]).
Adding EN signal on $abc$93811$auto$blifparse.cc:377:parse_blif$93866 ($_DFF_P_) from module design122_12_5_top (D = $abc$93811$new_n7491_, Q = \design122_12_5_inst.memory_cntrl_instance433.wr_data_mem [5]).
Adding EN signal on $abc$93811$auto$blifparse.cc:377:parse_blif$93865 ($_DFF_P_) from module design122_12_5_top (D = $abc$93811$new_n7489_, Q = \design122_12_5_inst.memory_cntrl_instance433.wr_data_mem [6]).
Adding EN signal on $abc$93811$auto$blifparse.cc:377:parse_blif$93864 ($_DFF_P_) from module design122_12_5_top (D = $abc$93811$new_n7487_, Q = \design122_12_5_inst.memory_cntrl_instance433.wr_data_mem [7]).
Adding EN signal on $abc$93811$auto$blifparse.cc:377:parse_blif$93863 ($_DFF_P_) from module design122_12_5_top (D = $abc$93811$new_n7485_, Q = \design122_12_5_inst.memory_cntrl_instance433.wr_data_mem [8]).
Adding EN signal on $abc$93811$auto$blifparse.cc:377:parse_blif$93862 ($_DFF_P_) from module design122_12_5_top (D = $abc$93811$new_n7483_, Q = \design122_12_5_inst.memory_cntrl_instance433.wr_data_mem [9]).
Adding EN signal on $abc$93811$auto$blifparse.cc:377:parse_blif$93861 ($_DFF_P_) from module design122_12_5_top (D = $abc$93811$new_n7481_, Q = \design122_12_5_inst.memory_cntrl_instance433.wr_data_mem [10]).
Adding EN signal on $abc$93811$auto$blifparse.cc:377:parse_blif$93860 ($_DFF_P_) from module design122_12_5_top (D = $abc$93811$new_n7479_, Q = \design122_12_5_inst.memory_cntrl_instance433.wr_data_mem [11]).
Adding EN signal on $abc$93811$auto$blifparse.cc:377:parse_blif$93859 ($_DFF_P_) from module design122_12_5_top (D = $abc$93811$new_n7477_, Q = \design122_12_5_inst.memory_cntrl_instance433.wr_data_mem [12]).
Adding EN signal on $abc$93811$auto$blifparse.cc:377:parse_blif$93858 ($_DFF_P_) from module design122_12_5_top (D = $abc$93811$new_n7475_, Q = \design122_12_5_inst.memory_cntrl_instance433.wr_data_mem [13]).
Adding EN signal on $abc$93811$auto$blifparse.cc:377:parse_blif$93857 ($_DFF_P_) from module design122_12_5_top (D = $abc$93811$new_n7473_, Q = \design122_12_5_inst.memory_cntrl_instance433.wr_data_mem [14]).
Adding EN signal on $abc$93811$auto$blifparse.cc:377:parse_blif$93856 ($_DFF_P_) from module design122_12_5_top (D = $abc$93811$new_n7471_, Q = \design122_12_5_inst.memory_cntrl_instance433.wr_data_mem [15]).
Adding EN signal on $abc$93811$auto$blifparse.cc:377:parse_blif$93853 ($_DFF_P_) from module design122_12_5_top (D = $abc$93811$new_n7466_, Q = \design122_12_5_inst.memory_cntrl_instance110101.wr_data_mem [2]).
Adding EN signal on $abc$93811$auto$blifparse.cc:377:parse_blif$93852 ($_DFF_P_) from module design122_12_5_top (D = $abc$93811$new_n7464_, Q = \design122_12_5_inst.memory_cntrl_instance110101.wr_data_mem [3]).
Adding EN signal on $abc$93811$auto$blifparse.cc:377:parse_blif$93851 ($_DFF_P_) from module design122_12_5_top (D = $abc$93811$new_n7462_, Q = \design122_12_5_inst.memory_cntrl_instance110101.wr_data_mem [4]).
Adding EN signal on $abc$93811$auto$blifparse.cc:377:parse_blif$93850 ($_DFF_P_) from module design122_12_5_top (D = $abc$93811$new_n7460_, Q = \design122_12_5_inst.memory_cntrl_instance110101.wr_data_mem [10]).
Adding EN signal on $abc$93811$auto$blifparse.cc:377:parse_blif$93849 ($_DFF_P_) from module design122_12_5_top (D = $abc$93811$new_n7458_, Q = \design122_12_5_inst.memory_cntrl_instance110101.wr_data_mem [11]).
Adding EN signal on $abc$93811$auto$blifparse.cc:377:parse_blif$93848 ($_DFF_P_) from module design122_12_5_top (D = $abc$93811$new_n7456_, Q = \design122_12_5_inst.memory_cntrl_instance110101.wr_data_mem [18]).
Adding EN signal on $abc$93811$auto$blifparse.cc:377:parse_blif$93847 ($_DFF_P_) from module design122_12_5_top (D = $abc$93811$new_n7454_, Q = \design122_12_5_inst.memory_cntrl_instance110101.wr_data_mem [22]).
Adding EN signal on $abc$93811$auto$blifparse.cc:377:parse_blif$93846 ($_DFF_P_) from module design122_12_5_top (D = $abc$93811$new_n7452_, Q = \design122_12_5_inst.memory_cntrl_instance110101.wr_data_mem [30]).
Adding EN signal on $abc$93811$auto$blifparse.cc:377:parse_blif$93845 ($_DFF_P_) from module design122_12_5_top (D = $abc$93811$new_n7450_, Q = \design122_12_5_inst.memory_cntrl_instance542.wr_data_mem [2]).
Adding EN signal on $abc$93811$auto$blifparse.cc:377:parse_blif$93844 ($_DFF_P_) from module design122_12_5_top (D = $abc$93811$new_n7448_, Q = \design122_12_5_inst.memory_cntrl_instance542.wr_data_mem [3]).
Adding EN signal on $abc$93811$auto$blifparse.cc:377:parse_blif$93843 ($_DFF_P_) from module design122_12_5_top (D = $abc$93811$new_n7446_, Q = \design122_12_5_inst.memory_cntrl_instance542.wr_data_mem [4]).
Adding EN signal on $abc$93811$auto$blifparse.cc:377:parse_blif$93842 ($_DFF_P_) from module design122_12_5_top (D = $abc$93811$new_n7444_, Q = \design122_12_5_inst.memory_cntrl_instance542.wr_data_mem [10]).
Adding EN signal on $abc$93811$auto$blifparse.cc:377:parse_blif$93841 ($_DFF_P_) from module design122_12_5_top (D = $abc$93811$new_n7442_, Q = \design122_12_5_inst.memory_cntrl_instance542.wr_data_mem [11]).
Adding EN signal on $abc$93811$auto$blifparse.cc:377:parse_blif$93840 ($_DFF_P_) from module design122_12_5_top (D = $abc$93811$new_n7440_, Q = \design122_12_5_inst.memory_cntrl_instance542.wr_data_mem [18]).
Adding EN signal on $abc$93811$auto$blifparse.cc:377:parse_blif$93839 ($_DFF_P_) from module design122_12_5_top (D = $abc$93811$new_n7438_, Q = \design122_12_5_inst.memory_cntrl_instance542.wr_data_mem [22]).
Adding EN signal on $abc$93811$auto$blifparse.cc:377:parse_blif$93838 ($_DFF_P_) from module design122_12_5_top (D = $abc$93811$new_n7436_, Q = \design122_12_5_inst.memory_cntrl_instance542.wr_data_mem [30]).
Adding EN signal on $abc$93811$auto$blifparse.cc:377:parse_blif$93837 ($_DFF_P_) from module design122_12_5_top (D = $abc$93811$new_n7434_, Q = \design122_12_5_inst.memory_cntrl_instance653.wr_data_mem [10]).
Adding EN signal on $abc$93811$auto$blifparse.cc:377:parse_blif$93836 ($_DFF_P_) from module design122_12_5_top (D = $abc$93811$new_n7432_, Q = \design122_12_5_inst.memory_cntrl_instance102.wr_data_mem [2]).
Adding EN signal on $abc$93811$auto$blifparse.cc:377:parse_blif$93835 ($_DFF_P_) from module design122_12_5_top (D = $abc$93811$new_n7430_, Q = \design122_12_5_inst.memory_cntrl_instance102.wr_data_mem [3]).
Adding EN signal on $abc$93811$auto$blifparse.cc:377:parse_blif$93834 ($_DFF_P_) from module design122_12_5_top (D = $abc$93811$new_n7428_, Q = \design122_12_5_inst.memory_cntrl_instance102.wr_data_mem [4]).
Adding EN signal on $abc$93811$auto$blifparse.cc:377:parse_blif$93833 ($_DFF_P_) from module design122_12_5_top (D = $abc$93811$new_n7426_, Q = \design122_12_5_inst.memory_cntrl_instance102.wr_data_mem [10]).
Adding EN signal on $abc$93811$auto$blifparse.cc:377:parse_blif$93832 ($_DFF_P_) from module design122_12_5_top (D = $abc$93811$new_n7424_, Q = \design122_12_5_inst.memory_cntrl_instance102.wr_data_mem [11]).
Adding EN signal on $abc$93811$auto$blifparse.cc:377:parse_blif$93831 ($_DFF_P_) from module design122_12_5_top (D = $abc$93811$new_n7422_, Q = \design122_12_5_inst.memory_cntrl_instance102.wr_data_mem [18]).
Adding EN signal on $abc$93811$auto$blifparse.cc:377:parse_blif$93830 ($_DFF_P_) from module design122_12_5_top (D = $abc$93811$new_n7420_, Q = \design122_12_5_inst.memory_cntrl_instance102.wr_data_mem [22]).
Adding EN signal on $abc$93811$auto$blifparse.cc:377:parse_blif$93829 ($_DFF_P_) from module design122_12_5_top (D = $abc$93811$new_n7418_, Q = \design122_12_5_inst.memory_cntrl_instance102.wr_data_mem [23]).
Adding EN signal on $abc$93811$auto$blifparse.cc:377:parse_blif$93828 ($_DFF_P_) from module design122_12_5_top (D = $abc$93811$new_n7416_, Q = \design122_12_5_inst.memory_cntrl_instance120114.wr_data_mem [2]).
Adding EN signal on $abc$93811$auto$blifparse.cc:377:parse_blif$93827 ($_DFF_P_) from module design122_12_5_top (D = $abc$93811$new_n7414_, Q = \design122_12_5_inst.memory_cntrl_instance120114.wr_data_mem [3]).
Adding EN signal on $abc$93811$auto$blifparse.cc:377:parse_blif$93826 ($_DFF_P_) from module design122_12_5_top (D = $abc$93811$new_n7412_, Q = \design122_12_5_inst.memory_cntrl_instance120114.wr_data_mem [4]).
Adding EN signal on $abc$93811$auto$blifparse.cc:377:parse_blif$93825 ($_DFF_P_) from module design122_12_5_top (D = $abc$93811$new_n7410_, Q = \design122_12_5_inst.memory_cntrl_instance120114.wr_data_mem [10]).
Adding EN signal on $abc$93811$auto$blifparse.cc:377:parse_blif$93824 ($_DFF_P_) from module design122_12_5_top (D = $abc$93811$new_n7408_, Q = \design122_12_5_inst.memory_cntrl_instance120114.wr_data_mem [11]).
Adding EN signal on $abc$93811$auto$blifparse.cc:377:parse_blif$93823 ($_DFF_P_) from module design122_12_5_top (D = $abc$93811$new_n7406_, Q = \design122_12_5_inst.memory_cntrl_instance120114.wr_data_mem [18]).
Adding EN signal on $abc$93811$auto$blifparse.cc:377:parse_blif$93822 ($_DFF_P_) from module design122_12_5_top (D = $abc$93811$new_n7404_, Q = \design122_12_5_inst.memory_cntrl_instance120114.wr_data_mem [22]).
Adding EN signal on $abc$93811$auto$blifparse.cc:377:parse_blif$93821 ($_DFF_P_) from module design122_12_5_top (D = $abc$93811$new_n7402_, Q = \design122_12_5_inst.memory_cntrl_instance120114.wr_data_mem [23]).
Adding EN signal on $abc$93811$auto$blifparse.cc:377:parse_blif$93820 ($_DFF_P_) from module design122_12_5_top (D = $abc$93811$new_n7400_, Q = \design122_12_5_inst.memory_cntrl_instance324.wr_data_mem [2]).
Adding EN signal on $abc$93811$auto$blifparse.cc:377:parse_blif$93819 ($_DFF_P_) from module design122_12_5_top (D = $abc$93811$new_n7398_, Q = \design122_12_5_inst.memory_cntrl_instance324.wr_data_mem [3]).
Adding EN signal on $abc$93811$auto$blifparse.cc:377:parse_blif$93818 ($_DFF_P_) from module design122_12_5_top (D = $abc$93811$new_n7396_, Q = \design122_12_5_inst.memory_cntrl_instance324.wr_data_mem [4]).
Adding EN signal on $abc$93811$auto$blifparse.cc:377:parse_blif$93817 ($_DFF_P_) from module design122_12_5_top (D = $abc$93811$new_n7394_, Q = \design122_12_5_inst.memory_cntrl_instance324.wr_data_mem [10]).
Adding EN signal on $abc$93811$auto$blifparse.cc:377:parse_blif$93816 ($_DFF_P_) from module design122_12_5_top (D = $abc$93811$new_n7392_, Q = \design122_12_5_inst.memory_cntrl_instance324.wr_data_mem [11]).
Adding EN signal on $abc$93811$auto$blifparse.cc:377:parse_blif$93815 ($_DFF_P_) from module design122_12_5_top (D = $abc$93811$new_n7390_, Q = \design122_12_5_inst.memory_cntrl_instance324.wr_data_mem [18]).
Adding EN signal on $abc$93811$auto$blifparse.cc:377:parse_blif$93814 ($_DFF_P_) from module design122_12_5_top (D = $abc$93811$new_n7388_, Q = \design122_12_5_inst.memory_cntrl_instance324.wr_data_mem [22]).
Adding EN signal on $abc$93811$auto$blifparse.cc:377:parse_blif$93813 ($_DFF_P_) from module design122_12_5_top (D = $abc$93811$new_n7386_, Q = \design122_12_5_inst.memory_cntrl_instance324.wr_data_mem [23]).
Adding EN signal on $abc$93811$auto$blifparse.cc:377:parse_blif$93812 ($_DFF_P_) from module design122_12_5_top (D = $abc$93811$new_n7384_, Q = \design122_12_5_inst.memory_cntrl_instance102.wr_data_mem [29]).
[#visit=1710, #solve=0, #remove=0, time=0.06 sec.]

9.299. Executing OPT_EXPR pass (perform const folding).
Optimizing module design122_12_5_top.

9.300. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \design122_12_5_top..
Removed 157 unused cells and 157 unused wires.
<suppressed ~158 debug messages>

9.301. Executing DFFUNMAP pass (unmap clock enable and synchronous reset from FFs).

ABC-DFF iteration : 3

9.302. Executing ABC pass (technology mapping using ABC).

9.302.1. Summary of detected clock domains:
  384 cells in clk=\clk, en={ }, arst=\rst, srst={ }
  6575 cells in clk=\clk, en={ }, arst={ }, srst={ }

  #logic partitions = 2

9.302.2. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk
Extracted 6563 gates and 7292 wires to a netlist network with 729 inputs and 1358 outputs (dfl=2).

9.302.2.1. Executing ABC.
[Time = 1.25 sec.]

9.302.3. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, asynchronously reset by \rst
Extracted 384 gates and 416 wires to a netlist network with 32 inputs and 384 outputs (dfl=2).

9.302.3.1. Executing ABC.
[Time = 0.08 sec.]

9.303. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=1710, #solve=0, #remove=0, time=0.04 sec.]

9.304. Executing OPT_EXPR pass (perform const folding).
Optimizing module design122_12_5_top.

9.305. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \design122_12_5_top..
Removed 0 unused cells and 10164 unused wires.
<suppressed ~1 debug messages>

9.306. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=1710, #solve=0, #remove=0, time=0.05 sec.]

9.307. Executing OPT_EXPR pass (perform const folding).
Optimizing module design122_12_5_top.

9.308. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \design122_12_5_top..

9.309. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=1710, #solve=0, #remove=0, time=0.04 sec.]

9.310. Executing OPT_EXPR pass (perform const folding).
Optimizing module design122_12_5_top.

9.311. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \design122_12_5_top..

9.312. Executing DFFUNMAP pass (unmap clock enable and synchronous reset from FFs).

ABC-DFF iteration : 4

9.313. Executing ABC pass (technology mapping using ABC).

9.313.1. Summary of detected clock domains:
  384 cells in clk=\clk, en={ }, arst=\rst, srst={ }
  4732 cells in clk=\clk, en={ }, arst={ }, srst={ }

  #logic partitions = 2

9.313.2. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk
Extracted 4720 gates and 5449 wires to a netlist network with 729 inputs and 1358 outputs (dfl=2).

9.313.2.1. Executing ABC.
[Time = 1.01 sec.]

9.313.3. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, asynchronously reset by \rst
Extracted 384 gates and 416 wires to a netlist network with 32 inputs and 384 outputs (dfl=2).

9.313.3.1. Executing ABC.
[Time = 0.08 sec.]

9.314. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=1710, #solve=0, #remove=0, time=0.04 sec.]

9.315. Executing OPT_EXPR pass (perform const folding).
Optimizing module design122_12_5_top.

9.316. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \design122_12_5_top..
Removed 0 unused cells and 8321 unused wires.
<suppressed ~1 debug messages>

9.317. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=1710, #solve=0, #remove=0, time=0.04 sec.]

9.318. Executing OPT_EXPR pass (perform const folding).
Optimizing module design122_12_5_top.

9.319. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \design122_12_5_top..

9.320. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=1710, #solve=0, #remove=0, time=0.04 sec.]

9.321. Executing OPT_EXPR pass (perform const folding).
Optimizing module design122_12_5_top.

9.322. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \design122_12_5_top..

9.323. Executing DFFUNMAP pass (unmap clock enable and synchronous reset from FFs).
select with DFL2 synthesis (thresh-logic=0.920000, thresh_dff=0.980000)

9.324. Executing OPT_FFINV pass (push inverters through FFs).
Discovering LUTs.
Pushed 1 inverters.
select CE remove strategy (thresh_logic=0.920000, thresh_dff=0.980000, dfl=2)

9.325. Executing OPT_EXPR pass (perform const folding).
Optimizing module design122_12_5_top.

9.326. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\design122_12_5_top'.
Removed a total of 0 cells.

9.327. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \design122_12_5_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

9.328. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \design122_12_5_top.
Performed a total of 0 changes.

9.329. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\design122_12_5_top'.
Removed a total of 0 cells.

9.330. Executing OPT_SHARE pass.

9.331. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=1710, #solve=0, #remove=0, time=0.04 sec.]

9.332. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \design122_12_5_top..
Removed 1 unused cells and 1 unused wires.
<suppressed ~2 debug messages>

9.333. Executing OPT_EXPR pass (perform const folding).
Optimizing module design122_12_5_top.

9.334. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \design122_12_5_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

9.335. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \design122_12_5_top.
Performed a total of 0 changes.

9.336. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\design122_12_5_top'.
Removed a total of 0 cells.

9.337. Executing OPT_SHARE pass.

9.338. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=1710, #solve=0, #remove=0, time=0.05 sec.]

9.339. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \design122_12_5_top..

9.340. Executing OPT_EXPR pass (perform const folding).
Optimizing module design122_12_5_top.

RUN-OPT ITERATIONS DONE : 2

9.341. Executing OPT_EXPR pass (perform const folding).
Optimizing module design122_12_5_top.

9.342. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\design122_12_5_top'.
Removed a total of 0 cells.

9.343. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \design122_12_5_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

9.344. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \design122_12_5_top.
Performed a total of 0 changes.

9.345. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\design122_12_5_top'.
Removed a total of 0 cells.

9.346. Executing OPT_SHARE pass.

9.347. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=1710, #solve=0, #remove=0, time=0.04 sec.]

9.348. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \design122_12_5_top..

9.349. Executing OPT_EXPR pass (perform const folding).
Optimizing module design122_12_5_top.

RUN-OPT ITERATIONS DONE : 1

9.350. Executing OPT_EXPR pass (perform const folding).
Optimizing module design122_12_5_top.

9.351. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\design122_12_5_top'.
Removed a total of 0 cells.

9.352. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \design122_12_5_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

9.353. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \design122_12_5_top.
Performed a total of 0 changes.

9.354. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\design122_12_5_top'.
Removed a total of 0 cells.

9.355. Executing OPT_SHARE pass.

9.356. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=1710, #solve=0, #remove=0, time=0.04 sec.]

9.357. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=1710, #solve=352, #remove=0, time=0.05 sec.]

9.358. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \design122_12_5_top..

9.359. Executing OPT_EXPR pass (perform const folding).
Optimizing module design122_12_5_top.

RUN-OPT ITERATIONS DONE : 1

9.360. Executing BMUXMAP pass.

9.361. Executing DEMUXMAP pass.

9.362. Executing SPLITNETS pass (splitting up multi-bit signals).

9.363. Executing ABC pass (technology mapping using ABC).

9.363.1. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Extracted 3353 gates and 4995 wires to a netlist network with 1642 inputs and 996 outputs (dfl=1).

9.363.1.1. Executing ABC.
DE:   Version : 7.7
DE:   #PIs = 1642  #Luts =  1482  Max Lvl =   4  Avg Lvl =   2.09  [   0.12 sec. at Pass 0]{firstMap}[1]
DE:   #PIs = 1642  #Luts =  1475  Max Lvl =   4  Avg Lvl =   2.10  [   1.55 sec. at Pass 1]{initMapFlow}[2]
DE:   #PIs = 1642  #Luts =  1405  Max Lvl =   4  Avg Lvl =   2.08  [   1.64 sec. at Pass 2]{map}[6]
DE:   #PIs = 1642  #Luts =  1393  Max Lvl =   4  Avg Lvl =   2.06  [   1.47 sec. at Pass 3]{postMap}[12]
DE:   #PIs = 1642  #Luts =  1375  Max Lvl =   4  Avg Lvl =   2.06  [   1.70 sec. at Pass 4]{map}[16]
DE:   #PIs = 1642  #Luts =  1368  Max Lvl =   4  Avg Lvl =   2.06  [   2.05 sec. at Pass 5]{postMap}[16]
DE:   #PIs = 1642  #Luts =  1438  Max Lvl =   3  Avg Lvl =   2.09  [   1.63 sec. at Pass 6]{map}[16]
DE:   #PIs = 1642  #Luts =  1414  Max Lvl =   3  Avg Lvl =   1.90  [   1.81 sec. at Pass 7]{postMap}[16]
DE:   #PIs = 1642  #Luts =  1403  Max Lvl =   3  Avg Lvl =   2.09  [   1.78 sec. at Pass 8]{map}[16]
DE:   #PIs = 1642  #Luts =  1398  Max Lvl =   3  Avg Lvl =   2.09  [   1.70 sec. at Pass 9]{postMap}[16]
DE:   #PIs = 1642  #Luts =  1392  Max Lvl =   3  Avg Lvl =   2.09  [   1.74 sec. at Pass 10]{map}[16]
DE:   #PIs = 1642  #Luts =  1391  Max Lvl =   3  Avg Lvl =   1.91  [   1.79 sec. at Pass 11]{postMap}[16]
DE:   #PIs = 1642  #Luts =  1384  Max Lvl =   3  Avg Lvl =   1.89  [   1.67 sec. at Pass 12]{map}[16]
DE:   #PIs = 1642  #Luts =  1384  Max Lvl =   3  Avg Lvl =   1.89  [   1.79 sec. at Pass 13]{postMap}[16]
DE:   #PIs = 1642  #Luts =  1384  Max Lvl =   3  Avg Lvl =   1.89  [   1.90 sec. at Pass 14]{map}[16]
DE:   #PIs = 1642  #Luts =  1383  Max Lvl =   3  Avg Lvl =   1.89  [   1.83 sec. at Pass 15]{postMap}[16]
DE:   #PIs = 1642  #Luts =  1383  Max Lvl =   3  Avg Lvl =   1.89  [   1.70 sec. at Pass 16]{map}[16]
DE:   #PIs = 1642  #Luts =  1383  Max Lvl =   3  Avg Lvl =   1.89  [   1.71 sec. at Pass 17]{postMap}[16]
DE:   #PIs = 1642  #Luts =  1383  Max Lvl =   3  Avg Lvl =   1.89  [   1.62 sec. at Pass 18]{map}[16]
DE:   #PIs = 1642  #Luts =  1383  Max Lvl =   3  Avg Lvl =   1.89  [   1.24 sec. at Pass 19]{pushMap}[16]
DE:   #PIs = 1642  #Luts =  1376  Max Lvl =   3  Avg Lvl =   1.90  [   1.17 sec. at Pass 20]{pushMap}[16]
DE:   #PIs = 1642  #Luts =  1376  Max Lvl =   3  Avg Lvl =   1.90  [   1.19 sec. at Pass 20]{pushMap}[16]
DE:   #PIs = 1642  #Luts =  1376  Max Lvl =   3  Avg Lvl =   1.90  [   1.40 sec. at Pass 21]{postMap}[16]
DE:   #PIs = 1642  #Luts =  1376  Max Lvl =   3  Avg Lvl =   1.90  [   1.53 sec. at Pass 22]{map}[16]
DE:   #PIs = 1642  #Luts =  1369  Max Lvl =   3  Avg Lvl =   1.90  [   1.47 sec. at Pass 23]{postMap}[16]
DE:   #PIs = 1642  #Luts =  1368  Max Lvl =   3  Avg Lvl =   1.90  [   1.59 sec. at Pass 24]{map}[16]
DE:   #PIs = 1642  #Luts =  1367  Max Lvl =   3  Avg Lvl =   1.89  [   1.44 sec. at Pass 25]{postMap}[16]
DE:   #PIs = 1642  #Luts =  1367  Max Lvl =   3  Avg Lvl =   1.89  [   1.69 sec. at Pass 26]{map}[16]
DE:   #PIs = 1642  #Luts =  1361  Max Lvl =   3  Avg Lvl =   1.91  [   1.50 sec. at Pass 27]{postMap}[16]
DE:   #PIs = 1642  #Luts =  1361  Max Lvl =   3  Avg Lvl =   1.91  [   1.71 sec. at Pass 28]{map}[16]
DE:   #PIs = 1642  #Luts =  1361  Max Lvl =   3  Avg Lvl =   1.91  [   1.64 sec. at Pass 29]{postMap}[16]
DE:   #PIs = 1642  #Luts =  1361  Max Lvl =   3  Avg Lvl =   1.91  [   1.65 sec. at Pass 30]{map}[16]
DE:   #PIs = 1642  #Luts =  1361  Max Lvl =   3  Avg Lvl =   1.91  [   1.21 sec. at Pass 31]{pushMap}[16]
DE:   #PIs = 1642  #Luts =  1361  Max Lvl =   3  Avg Lvl =   1.91  [   1.16 sec. at Pass 32]{pushMap}[16]
DE:   #PIs = 1642  #Luts =  1361  Max Lvl =   3  Avg Lvl =   1.91  [   1.25 sec. at Pass 32]{pushMap}[16]
DE:   #PIs = 1642  #Luts =  1361  Max Lvl =   3  Avg Lvl =   1.91  [   0.83 sec. at Pass 33]{finalMap}[16]
DE:   
DE:   total time =   54.97 sec.
[Time = 57.11 sec.]

9.364. Executing OPT_EXPR pass (perform const folding).
Optimizing module design122_12_5_top.

9.365. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\design122_12_5_top'.
Removed a total of 0 cells.

9.366. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \design122_12_5_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

9.367. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \design122_12_5_top.
Performed a total of 0 changes.

9.368. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\design122_12_5_top'.
Removed a total of 0 cells.

9.369. Executing OPT_SHARE pass.

9.370. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=1710, #solve=0, #remove=0, time=0.02 sec.]

9.371. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \design122_12_5_top..
Removed 0 unused cells and 4995 unused wires.
<suppressed ~1 debug messages>

9.372. Executing OPT_EXPR pass (perform const folding).
Optimizing module design122_12_5_top.

RUN-OPT ITERATIONS DONE : 1

9.373. Executing OPT_FFINV pass (push inverters through FFs).
Discovering LUTs.
Pushed 1 inverters.

9.374. Executing OPT_EXPR pass (perform const folding).
Optimizing module design122_12_5_top.

9.375. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\design122_12_5_top'.
<suppressed ~9 debug messages>
Removed a total of 3 cells.

9.376. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \design122_12_5_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

9.377. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \design122_12_5_top.
Performed a total of 0 changes.

9.378. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\design122_12_5_top'.
Removed a total of 0 cells.

9.379. Executing OPT_SHARE pass.

9.380. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=1708, #solve=0, #remove=0, time=0.03 sec.]

9.381. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \design122_12_5_top..
Removed 1 unused cells and 2 unused wires.
<suppressed ~2 debug messages>

9.382. Executing OPT_EXPR pass (perform const folding).
Optimizing module design122_12_5_top.

9.383. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \design122_12_5_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

9.384. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \design122_12_5_top.
Performed a total of 0 changes.

9.385. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\design122_12_5_top'.
Removed a total of 0 cells.

9.386. Executing OPT_SHARE pass.

9.387. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=1708, #solve=0, #remove=0, time=0.03 sec.]

9.388. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \design122_12_5_top..

9.389. Executing OPT_EXPR pass (perform const folding).
Optimizing module design122_12_5_top.

RUN-OPT ITERATIONS DONE : 2

9.390. Executing OPT_EXPR pass (perform const folding).
Optimizing module design122_12_5_top.

9.391. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\design122_12_5_top'.
Removed a total of 0 cells.

9.392. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \design122_12_5_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

9.393. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \design122_12_5_top.
Performed a total of 0 changes.

9.394. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\design122_12_5_top'.
Removed a total of 0 cells.

9.395. Executing OPT_SHARE pass.

9.396. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=1708, #solve=0, #remove=0, time=0.02 sec.]

9.397. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=1708, #solve=352, #remove=0, time=0.03 sec.]

9.398. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \design122_12_5_top..

9.399. Executing OPT_EXPR pass (perform const folding).
Optimizing module design122_12_5_top.

RUN-OPT ITERATIONS DONE : 1

9.400. Executing OPT_EXPR pass (perform const folding).
Optimizing module design122_12_5_top.

9.401. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\design122_12_5_top'.
Removed a total of 0 cells.

9.402. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \design122_12_5_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

9.403. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \design122_12_5_top.
Performed a total of 0 changes.

9.404. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\design122_12_5_top'.
Removed a total of 0 cells.

9.405. Executing OPT_SHARE pass.

9.406. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=1708, #solve=0, #remove=0, time=0.02 sec.]

9.407. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \design122_12_5_top..

9.408. Executing OPT_EXPR pass (perform const folding).
Optimizing module design122_12_5_top.

RUN-OPT ITERATIONS DONE : 1

9.409. Executing OPT_EXPR pass (perform const folding).
Optimizing module design122_12_5_top.

9.410. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\design122_12_5_top'.
Removed a total of 0 cells.

9.411. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \design122_12_5_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

9.412. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \design122_12_5_top.
Performed a total of 0 changes.

9.413. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\design122_12_5_top'.
Removed a total of 0 cells.

9.414. Executing OPT_SHARE pass.

9.415. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=1708, #solve=0, #remove=0, time=0.02 sec.]

9.416. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=1708, #solve=352, #remove=0, time=0.03 sec.]

9.417. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \design122_12_5_top..

9.418. Executing OPT_EXPR pass (perform const folding).
Optimizing module design122_12_5_top.

RUN-OPT ITERATIONS DONE : 1

9.419. Printing statistics.

=== design122_12_5_top ===

   Number of wires:               2007
   Number of wire bits:          12659
   Number of public wires:         632
   Number of public wire bits:   10072
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               3079
     $_DFF_PP0_                    384
     $_DFF_P_                     1324
     $lut                         1359
     TDP_RAM36K                     12

9.420. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

9.421. Executing RS_DFFSR_CONV pass.

9.422. Printing statistics.

=== design122_12_5_top ===

   Number of wires:               2007
   Number of wire bits:          12659
   Number of public wires:         632
   Number of public wire bits:   10072
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               3079
     $_DFF_PP0_                    384
     $_DFF_P_                     1324
     $lut                         1359
     TDP_RAM36K                     12

9.423. Executing TECHMAP pass (map to technology primitives).

9.423.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

9.423.2. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP0N_'.
Generating RTLIL representation for module `\$_DFFE_PN0P_'.
Generating RTLIL representation for module `\$_DFFE_PN0N_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP1N_'.
Generating RTLIL representation for module `\$_DFFE_PN1P_'.
Generating RTLIL representation for module `\$_DFFE_PN1N_'.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP0N_'.
Generating RTLIL representation for module `\$_DFFE_NN0P_'.
Generating RTLIL representation for module `\$_DFFE_NN0N_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP1N_'.
Generating RTLIL representation for module `\$_DFFE_NN1P_'.
Generating RTLIL representation for module `\$_DFFE_NN1N_'.
Generating RTLIL representation for module `\$__SHREG_DFF_P_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PN0_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NN0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_PN1_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_NN1_'.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Generating RTLIL representation for module `\$_DLATCH_PP0_'.
Generating RTLIL representation for module `\$_DLATCH_PN0_'.
Generating RTLIL representation for module `\$_DLATCH_NP0_'.
Generating RTLIL representation for module `\$_DLATCH_NN0_'.
Generating RTLIL representation for module `\$_DLATCH_PP1_'.
Generating RTLIL representation for module `\$_DLATCH_PN1_'.
Generating RTLIL representation for module `\$_DLATCH_NP1_'.
Generating RTLIL representation for module `\$_DLATCH_NN1_'.
Successfully finished Verilog frontend.

9.423.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $lut.
Using extmapper simplemap for cells of type $logic_not.
No more expansions possible.
<suppressed ~3573 debug messages>

9.424. Executing OPT_EXPR pass (perform const folding).
Optimizing module design122_12_5_top.
<suppressed ~22094 debug messages>

9.425. Executing SIMPLEMAP pass (map simple cells to gate primitives).

9.426. Executing OPT_EXPR pass (perform const folding).
Optimizing module design122_12_5_top.

9.427. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\design122_12_5_top'.
<suppressed ~10452 debug messages>
Removed a total of 3484 cells.

9.428. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.07 sec.]

9.429. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \design122_12_5_top..
Removed 0 unused cells and 8978 unused wires.
<suppressed ~1 debug messages>

9.430. Executing OPT_EXPR pass (perform const folding).
Optimizing module design122_12_5_top.
<suppressed ~285 debug messages>

9.431. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\design122_12_5_top'.
<suppressed ~6 debug messages>
Removed a total of 2 cells.

9.432. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \design122_12_5_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

9.433. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \design122_12_5_top.
Performed a total of 0 changes.

9.434. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\design122_12_5_top'.
Removed a total of 0 cells.

9.435. Executing OPT_SHARE pass.

9.436. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.05 sec.]

9.437. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \design122_12_5_top..
Removed 0 unused cells and 177 unused wires.
<suppressed ~1 debug messages>

9.438. Executing OPT_EXPR pass (perform const folding).
Optimizing module design122_12_5_top.

RUN-OPT ITERATIONS DONE : 1

9.439. Executing TECHMAP pass (map to technology primitives).

9.439.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

9.439.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~73 debug messages>

9.440. Executing ABC pass (technology mapping using ABC).

9.440.1. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Extracted 3776 gates and 5418 wires to a netlist network with 1640 inputs and 995 outputs (dfl=1).

9.440.1.1. Executing ABC.
DE:   Version : 7.7
DE:   #PIs = 1640  #Luts =  1371  Max Lvl =   3  Avg Lvl =   1.89  [   0.13 sec. at Pass 0]{firstMap}[1]
DE:   #PIs = 1640  #Luts =  1367  Max Lvl =   3  Avg Lvl =   1.89  [   1.44 sec. at Pass 1]{initMapFlow}[2]
DE:   #PIs = 1640  #Luts =  1367  Max Lvl =   3  Avg Lvl =   1.89  [   1.51 sec. at Pass 2]{map}[6]
DE:   #PIs = 1640  #Luts =  1367  Max Lvl =   3  Avg Lvl =   1.89  [   1.48 sec. at Pass 3]{postMap}[12]
DE:   #PIs = 1640  #Luts =  1367  Max Lvl =   3  Avg Lvl =   1.89  [   1.68 sec. at Pass 4]{map}[16]
DE:   #PIs = 1640  #Luts =  1367  Max Lvl =   3  Avg Lvl =   1.89  [   1.63 sec. at Pass 5]{postMap}[16]
DE:   #PIs = 1640  #Luts =  1367  Max Lvl =   3  Avg Lvl =   1.89  [   1.24 sec. at Pass 6]{pushMap}[16]
DE:   #PIs = 1640  #Luts =  1367  Max Lvl =   3  Avg Lvl =   1.89  [   1.23 sec. at Pass 7]{pushMap}[16]
DE:   #PIs = 1640  #Luts =  1367  Max Lvl =   3  Avg Lvl =   1.89  [   1.29 sec. at Pass 7]{pushMap}[16]
DE:   #PIs = 1640  #Luts =  1367  Max Lvl =   3  Avg Lvl =   1.89  [   0.92 sec. at Pass 8]{finalMap}[16]
DE:   
DE:   total time =   12.56 sec.
[Time = 14.71 sec.]

9.441. Executing OPT_EXPR pass (perform const folding).
Optimizing module design122_12_5_top.

9.442. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\design122_12_5_top'.
Removed a total of 0 cells.

9.443. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \design122_12_5_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

9.444. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \design122_12_5_top.
Performed a total of 0 changes.

9.445. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\design122_12_5_top'.
Removed a total of 0 cells.

9.446. Executing OPT_SHARE pass.

9.447. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.03 sec.]

9.448. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \design122_12_5_top..
Removed 0 unused cells and 4933 unused wires.
<suppressed ~1 debug messages>

9.449. Executing OPT_EXPR pass (perform const folding).
Optimizing module design122_12_5_top.

RUN-OPT ITERATIONS DONE : 1

9.450. Executing HIERARCHY pass (managing design hierarchy).

9.450.1. Analyzing design hierarchy..
Top module:  \design122_12_5_top

9.450.2. Analyzing design hierarchy..
Top module:  \design122_12_5_top
Removed 0 unused modules.

9.451. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \design122_12_5_top..
Removed 0 unused cells and 445 unused wires.
<suppressed ~445 debug messages>

9.452. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cells_map1.v
Parsing SystemVerilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cells_map1.v' to AST representation.
Generating RTLIL representation for module `\rs__CLK_BUF'.
Generating RTLIL representation for module `\rs__I_BUF'.
Generating RTLIL representation for module `\rs__O_BUF'.
Generating RTLIL representation for module `\rs__IO_BUF'.
Generating RTLIL representation for module `\rs__O_BUFT'.
Successfully finished Verilog frontend.

9.453. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v
Parsing SystemVerilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v' to AST representation.
Replacing existing blackbox module `\BOOT_CLOCK' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:9.1-14.10.
Generating RTLIL representation for module `\BOOT_CLOCK'.
Replacing existing blackbox module `\CARRY' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:24.1-31.10.
Generating RTLIL representation for module `\CARRY'.
Replacing existing blackbox module `\CLK_BUF' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:41.1-46.10.
Generating RTLIL representation for module `\CLK_BUF'.
Replacing existing blackbox module `\DFFNRE' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:56.1-64.10.
Generating RTLIL representation for module `\DFFNRE'.
Replacing existing blackbox module `\DFFRE' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:74.1-82.10.
Generating RTLIL representation for module `\DFFRE'.
Replacing existing blackbox module `\DSP19X2' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:92.1-126.10.
Generating RTLIL representation for module `\DSP19X2'.
Replacing existing blackbox module `\DSP38' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:136.1-162.10.
Generating RTLIL representation for module `\DSP38'.
Replacing existing blackbox module `\FIFO18KX2' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:172.1-219.10.
Generating RTLIL representation for module `\FIFO18KX2'.
Replacing existing blackbox module `\FIFO36K' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:229.1-254.10.
Generating RTLIL representation for module `\FIFO36K'.
Replacing existing blackbox module `\I_BUF_DS' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:264.1-276.10.
Generating RTLIL representation for module `\I_BUF_DS'.
Replacing existing blackbox module `\I_BUF' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:286.1-297.10.
Generating RTLIL representation for module `\I_BUF'.
Replacing existing blackbox module `\I_DDR' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:307.1-315.10.
Generating RTLIL representation for module `\I_DDR'.
Replacing existing blackbox module `\I_DELAY' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:325.1-337.10.
Generating RTLIL representation for module `\I_DELAY'.
Replacing existing blackbox module `\I_SERDES' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:347.1-366.10.
Generating RTLIL representation for module `\I_SERDES'.
Replacing existing blackbox module `\LUT1' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:376.1-382.10.
Generating RTLIL representation for module `\LUT1'.
Replacing existing blackbox module `\LUT2' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:392.1-398.10.
Generating RTLIL representation for module `\LUT2'.
Replacing existing blackbox module `\LUT3' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:408.1-414.10.
Generating RTLIL representation for module `\LUT3'.
Replacing existing blackbox module `\LUT4' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:424.1-430.10.
Generating RTLIL representation for module `\LUT4'.
Replacing existing blackbox module `\LUT5' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:440.1-446.10.
Generating RTLIL representation for module `\LUT5'.
Replacing existing blackbox module `\LUT6' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:456.1-462.10.
Generating RTLIL representation for module `\LUT6'.
Replacing existing blackbox module `\O_BUF_DS' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:472.1-486.10.
Generating RTLIL representation for module `\O_BUF_DS'.
Replacing existing blackbox module `\O_BUFT_DS' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:496.1-510.10.
Generating RTLIL representation for module `\O_BUFT_DS'.
Replacing existing blackbox module `\O_BUFT' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:520.1-533.10.
Generating RTLIL representation for module `\O_BUFT'.
Replacing existing blackbox module `\O_BUF' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:543.1-556.10.
Generating RTLIL representation for module `\O_BUF'.
Replacing existing blackbox module `\O_DDR' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:566.1-574.10.
Generating RTLIL representation for module `\O_DDR'.
Replacing existing blackbox module `\O_DELAY' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:584.1-596.10.
Generating RTLIL representation for module `\O_DELAY'.
Replacing existing blackbox module `\O_SERDES_CLK' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:606.1-615.10.
Generating RTLIL representation for module `\O_SERDES_CLK'.
Replacing existing blackbox module `\O_SERDES' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:625.1-642.10.
Generating RTLIL representation for module `\O_SERDES'.
Replacing existing blackbox module `\PLL' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:652.1-667.10.
Generating RTLIL representation for module `\PLL'.
Replacing existing blackbox module `\SOC_FPGA_INTF_AHB_M' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:677.1-691.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_M'.
Replacing existing blackbox module `\SOC_FPGA_INTF_AHB_S' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:701.1-718.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_S'.
Replacing existing blackbox module `\SOC_FPGA_INTF_AXI_M0' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:728.1-767.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M0'.
Replacing existing blackbox module `\SOC_FPGA_INTF_AXI_M1' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:777.1-816.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M1'.
Replacing existing blackbox module `\SOC_FPGA_INTF_DMA' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:826.1-832.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_DMA'.
Replacing existing blackbox module `\SOC_FPGA_INTF_IRQ' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:842.1-848.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_IRQ'.
Replacing existing blackbox module `\SOC_FPGA_INTF_JTAG' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:858.1-866.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_JTAG'.
Replacing existing blackbox module `\SOC_FPGA_TEMPERATURE' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:876.1-884.10.
Generating RTLIL representation for module `\SOC_FPGA_TEMPERATURE'.
Replacing existing blackbox module `\TDP_RAM18KX2' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:894.1-947.10.
Generating RTLIL representation for module `\TDP_RAM18KX2'.
Replacing existing blackbox module `\TDP_RAM36K' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:957.1-986.10.
Generating RTLIL representation for module `\TDP_RAM36K'.
Replacing existing blackbox module `\LATCH' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1003.1-1008.10.
Generating RTLIL representation for module `\LATCH'.
Replacing existing blackbox module `\LATCHN' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1016.1-1021.10.
Generating RTLIL representation for module `\LATCHN'.
Replacing existing blackbox module `\LATCHR' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1030.1-1036.10.
Generating RTLIL representation for module `\LATCHR'.
Replacing existing blackbox module `\LATCHS' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1044.1-1050.10.
Generating RTLIL representation for module `\LATCHS'.
Replacing existing blackbox module `\LATCHNR' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1059.1-1065.10.
Generating RTLIL representation for module `\LATCHNR'.
Replacing existing blackbox module `\LATCHNS' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1074.1-1080.10.
Generating RTLIL representation for module `\LATCHNS'.
Replacing existing blackbox module `\BRAM2x18_TDP' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1085.1-1135.10.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Replacing existing blackbox module `\BRAM2x18_SDP' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1140.1-1174.10.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Replacing existing blackbox module `\_$_mem_v2_asymmetric' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1179.1-1225.12.
Generating RTLIL representation for module `\_$_mem_v2_asymmetric'.
Successfully finished Verilog frontend.

9.454. Executing CLKBUFMAP pass (inserting clock buffers).
Inserting rs__CLK_BUF on design122_12_5_top.clk[0].

9.455. Executing TECHMAP pass (map to technology primitives).

9.455.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v' to AST representation.
Generating RTLIL representation for module `\rs__CLK_BUF'.
Generating RTLIL representation for module `\rs__I_BUF'.
Generating RTLIL representation for module `\rs__O_BUF'.
Generating RTLIL representation for module `\rs__O_BUFT'.
Successfully finished Verilog frontend.

9.455.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~7 debug messages>

9.456. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \design122_12_5_top..
Removed 0 unused cells and 3 unused wires.
<suppressed ~1 debug messages>

9.457. Executing IOPADMAP pass (mapping inputs/outputs to IO-PAD cells).
Mapping port design122_12_5_top.clk using rs__I_BUF.
Mapping port design122_12_5_top.in using rs__I_BUF.
Mapping port design122_12_5_top.out using rs__O_BUF.
Mapping port design122_12_5_top.rst using rs__I_BUF.

9.458. Executing TECHMAP pass (map to technology primitives).

9.458.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v' to AST representation.
Generating RTLIL representation for module `\rs__CLK_BUF'.
Generating RTLIL representation for module `\rs__I_BUF'.
Generating RTLIL representation for module `\rs__O_BUF'.
Generating RTLIL representation for module `\rs__O_BUFT'.
Successfully finished Verilog frontend.

9.458.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~72 debug messages>

9.459. Printing statistics.

=== design122_12_5_top ===

   Number of wires:               1773
   Number of wire bits:           6288
   Number of public wires:         187
   Number of public wire bits:    3428
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               3154
     $lut                         1367
     CLK_BUF                         1
     DFFRE                        1708
     I_BUF                          34
     O_BUF                          32
     TDP_RAM36K                     12

9.460. Executing TECHMAP pass (map to technology primitives).

9.460.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v' to AST representation.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

9.460.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4126 debug messages>

9.461. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \design122_12_5_top..
Removed 0 unused cells and 2932 unused wires.
<suppressed ~1 debug messages>

9.462. Executing SPLITNETS pass (splitting up multi-bit signals).

9.463. Executing HIERARCHY pass (managing design hierarchy).

9.463.1. Analyzing design hierarchy..
Top module:  \design122_12_5_top

9.463.2. Analyzing design hierarchy..
Top module:  \design122_12_5_top
Removed 0 unused modules.

Dumping port properties into 'netlist_info.json' file.

9.464. Printing statistics.

=== design122_12_5_top ===

   Number of wires:               1575
   Number of wire bits:           6090
   Number of public wires:         187
   Number of public wire bits:    3428
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               3154
     CLK_BUF                         1
     DFFRE                        1708
     I_BUF                          34
     LUT1                            1
     LUT2                          295
     LUT3                          367
     LUT4                          313
     LUT5                          134
     LUT6                          257
     O_BUF                          32
     TDP_RAM36K                     12

   Number of LUTs:                1367
   Number of REGs:                1708
   Number of CARRY ADDERs:           0

10. Executing Verilog backend.
Dumping module `\design122_12_5_top'.

10.1. Executing BLIF backend.

-- Running command `write_rtlil design.rtlil' --

10.2. Executing RTLIL backend.
Output filename: design.rtlil

10.3. Executing SPLITNETS pass (splitting up multi-bit signals).

10.4. Executing FLATTEN pass (flatten design).
Deleting now unused module interface_design122_12_5_top.
<suppressed ~1 debug messages>

10.5. Executing Verilog backend.
Dumping module `\design122_12_5_top'.

10.5.1. Executing BLIF backend.
Run Script

10.5.2. Executing Verilog backend.
Dumping module `\design122_12_5_top'.

10.5.2.1. Executing BLIF backend.

10.5.2.2. Executing Verilog backend.
Dumping module `\fabric_design122_12_5_top'.

10.5.2.2.1. Executing BLIF backend.

Warnings: 25 unique messages, 25 total
End of script. Logfile hash: dbf2bbf4e4, CPU: user 57.15s system 2.45s, MEM: 164.87 MB peak
Yosys 0.38 (git sha1 24ed610c2, gcc 11.2.1 -fPIC -Os)
Time spent: 95% 10x abc (866 sec), 1% 79x opt_expr (14 sec), ...
INFO: SYN: Design design122_12_5_top is synthesized
Modification completed.
INFO: SGT: ##################################################
INFO: SGT: Gate simulation for design: design122_12_5_top
INFO: SGT: ##################################################
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/HDL_simulator/iverilog/bin/iverilog -DIVERILOG=1 -v -s co_sim_design122_12_5_top -I../../../../.././rtl -I/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl -I/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././sim/co_sim_tb -y ../../../../.././rtl -Y .v -Y .sv -g2012 /nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././sim/co_sim_tb/co_sim_design122_12_5_top.v /nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v /nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/design122_12_5_top/run_1/synth_1_1/synthesis/design122_12_5_top_post_synth.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/simlib.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/llatches_sim.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT1.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_SERDES.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUFT_DS.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP19X2.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM36K.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM18KX2.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT2.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/BOOT_CLOCK.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_SERDES.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_DDR.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/PLL.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_DELAY.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT3.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF_DS.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_DDR.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/SOC_FPGA_INTF_JTAG.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/SOC_FPGA_TEMPERATURE.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_BUF.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_DELAY.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT6.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUFT.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT4.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CLK_BUF.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/FIFO36K.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_SERDES_CLK.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_BUF_DS.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/share/raptorIcarus Verilog Preprocessor version 13.0 (devel) (s20221226-498-g52d049b51)

Copyright (c) 1999-2024 Stephen Williams (steve@icarus.com)

  This program is free software; you can redistribute it and/or modify
  it under the terms of the GNU General Public License as published by
  the Free Software Foundation; either version 2 of the License, or
  (at your option) any later version.

  This program is distributed in the hope that it will be useful,
  but WITHOUT ANY WARRANTY; without even the implied warranty of
  MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
  GNU General Public License for more details.

  You should have received a copy of the GNU General Public License along
  with this program; if not, write to the Free Software Foundation, Inc.,
  51 Franklin Street, Fifth Floor, Boston, MA 02110-1301, USA.
Indexing library: ../../../../.././rtl
 ... done, 0.11 seconds.
Loading library file ../../../../.././rtl/encoder.v.
Executing: /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/HDL_simulator/iverilog/lib/ivl/ivlpp  -L -F"/tmp/ivrlg237ef79d0" -P"/tmp/ivrli37ef79d0" "../../../../.././rtl/encoder.v"
...parsing output from preprocessor...
... Load module complete.
Loading library file ../../../../.././rtl/register.v.
Executing: /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/HDL_simulator/iverilog/lib/ivl/ivlpp  -L -F"/tmp/ivrlg237ef79d0" -P"/tmp/ivrli37ef79d0" "../../../../.././rtl/register.v"
...parsing output from preprocessor...
... Load module complete.
Loading library file ../../../../.././rtl/memory_cntrl.v.
Executing: /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/HDL_simulator/iverilog/lib/ivl/ivlpp  -L -F"/tmp/ivrlg237ef79d0" -P"/tmp/ivrli37ef79d0" "../../../../.././rtl/memory_cntrl.v"
...parsing output from preprocessor...
... Load module complete.
Loading library file ../../../../.././rtl/large_mux.v.
Executing: /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/HDL_simulator/iverilog/lib/ivl/ivlpp  -L -F"/tmp/ivrlg237ef79d0" -P"/tmp/ivrli37ef79d0" "../../../../.././rtl/large_mux.v"
...parsing output from preprocessor...
... Load module complete.
Loading library file ../../../../.././rtl/full_adder_top.v.
Executing: /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/HDL_simulator/iverilog/lib/ivl/ivlpp  -L -F"/tmp/ivrlg237ef79d0" -P"/tmp/ivrli37ef79d0" "../../../../.././rtl/full_adder_top.v"
...parsing output from preprocessor...
... Load module complete.
 ... done, 0.43 seconds.
 -F cprop ...
 -F nodangle ...
 ... done, 0.12 seconds.
 ... done, 0.29 seconds.
/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT5.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/FIFO18KX2.v
Using language generation: IEEE1800-2012,no-specify,no-interconnect,xtypes,icarus-misc
PARSING INPUT
ELABORATING DESIGN
RUNNING FUNCTORS
 ... Iteration detected 34 optimizations.
 ... Iteration detected 0 optimizations.
 ... Look for dangling constants
 ... done
 ... scan for dangling signal and event nodes. (scomplete=F, ecomplete=F)
 ... 1 iterations deleted 12587 dangling signals and 0 events.
 ... scan for dangling signal and event nodes. (scomplete=T, ecomplete=F)
 ... 2 iterations deleted 12587 dangling signals and 572 events.
 ... done
CALCULATING ISLANDS
CODE GENERATION
 ... invoking target_design
STATISTICS
lex_string: add_count=33131 hit_count=196333
Icarus Verilog version 13.0 (devel) (s20221226-498-g52d049b51)

Copyright (c) 2000-2024 Stephen Williams (steve@icarus.com)

  This program is free software; you can redistribute it and/or modify
  it under the terms of the GNU General Public License as published by
  the Free Software Foundation; either version 2 of the License, or
  (at your option) any later version.

  This program is distributed in the hope that it will be useful,
  but WITHOUT ANY WARRANTY; without even the implied warranty of
  MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
  GNU General Public License for more details.

  You should have received a copy of the GNU General Public License along
  with this program; if not, write to the Free Software Foundation, Inc.,
  51 Franklin Street, Fifth Floor, Boston, MA 02110-1301, USA.

translate: /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/HDL_simulator/iverilog/lib/ivl/ivlpp -v -L -F"/tmp/ivrlg237ef79d0" -f"/tmp/ivrlg37ef79d0" -p"/tmp/ivrli37ef79d0" |/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/HDL_simulator/iverilog/lib/ivl/ivl -v -C"/tmp/ivrlh37ef79d0" -C"/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/HDL_simulator/iverilog/lib/ivl/vvp.conf" -- -
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/HDL_simulator/iverilog/bin/vvp ./a.out -fst
FST info: dumpfile tb.vcd opened for output.


***Reset Test is applied***


                   2  Test stimulus is: inpt=0
                   2  Test stimulus is: inpt=0
Data Matched. Golden: 0, Netlist: 0, Time: 6 ns


***Reset Test is ended***




*** Random Functionality Tests for multiplier with  inputs are applied***


                   8  Test stimulus is: inpt=303379748
                   8  Test stimulus is: inpt=303379748
Data Mismatch. Golden: 1, Netlist: X, Time: 12 ns
                  12  Test stimulus is: inpt=3230228097
                  12  Test stimulus is: inpt=3230228097
Data Mismatch. Golden: 43520, Netlist: X, Time: 16 ns
                  16  Test stimulus is: inpt=2223298057
                  16  Test stimulus is: inpt=2223298057
Data Mismatch. Golden: 43520, Netlist: X, Time: 20 ns
                  20  Test stimulus is: inpt=2985317987
                  20  Test stimulus is: inpt=2985317987
Data Mismatch. Golden: 43520, Netlist: X, Time: 24 ns
                  24  Test stimulus is: inpt=112818957
                  24  Test stimulus is: inpt=112818957
Data Mismatch. Golden: 43520, Netlist: X, Time: 28 ns
                  28  Test stimulus is: inpt=1189058957
                  28  Test stimulus is: inpt=1189058957
Data Mismatch. Golden: 43520, Netlist: X, Time: 32 ns
                  32  Test stimulus is: inpt=2999092325
                  32  Test stimulus is: inpt=2999092325
Data Mismatch. Golden: 43520, Netlist: X, Time: 36 ns
                  36  Test stimulus is: inpt=2302104082
                  36  Test stimulus is: inpt=2302104082
Data Mismatch. Golden: 43520, Netlist: X, Time: 40 ns
                  40  Test stimulus is: inpt=15983361
                  40  Test stimulus is: inpt=15983361
Data Mismatch. Golden: 43520, Netlist: X, Time: 44 ns
                  44  Test stimulus is: inpt=114806029
                  44  Test stimulus is: inpt=114806029
Data Mismatch. Golden: 43520, Netlist: X, Time: 48 ns
                  48  Test stimulus is: inpt=992211318
                  48  Test stimulus is: inpt=992211318
Data Mismatch. Golden: 43520, Netlist: X, Time: 52 ns
                  52  Test stimulus is: inpt=512609597
                  52  Test stimulus is: inpt=512609597
Data Mismatch. Golden: 43520, Netlist: X, Time: 56 ns
                  56  Test stimulus is: inpt=1993627629
                  56  Test stimulus is: inpt=1993627629
Data Mismatch. Golden: 43520, Netlist: X, Time: 60 ns
                  60  Test stimulus is: inpt=1177417612
                  60  Test stimulus is: inpt=1177417612
Data Mismatch. Golden: 43520, Netlist: X, Time: 64 ns
                  64  Test stimulus is: inpt=2097015289
                  64  Test stimulus is: inpt=2097015289
Data Mismatch. Golden: 43520, Netlist: X, Time: 68 ns
                  68  Test stimulus is: inpt=3812041926
                  68  Test stimulus is: inpt=3812041926
Data Mismatch. Golden: 43520, Netlist: X, Time: 72 ns
                  72  Test stimulus is: inpt=3807872197
                  72  Test stimulus is: inpt=3807872197
Data Mismatch. Golden: 43520, Netlist: X, Time: 76 ns
                  76  Test stimulus is: inpt=3574846122
                  76  Test stimulus is: inpt=3574846122
Data Mismatch. Golden: 43520, Netlist: X, Time: 80 ns
                  80  Test stimulus is: inpt=1924134885
                  80  Test stimulus is: inpt=1924134885
Data Mismatch. Golden: 43520, Netlist: X, Time: 84 ns
                  84  Test stimulus is: inpt=3151131255
                  84  Test stimulus is: inpt=3151131255
Data Mismatch. Golden: 43520, Netlist: X, Time: 88 ns
                  88  Test stimulus is: inpt=2301810194
                  88  Test stimulus is: inpt=2301810194
Data Mismatch. Golden: 43520, Netlist: X, Time: 92 ns
                  92  Test stimulus is: inpt=1206705039
                  92  Test stimulus is: inpt=1206705039
Data Mismatch. Golden: 43520, Netlist: X, Time: 96 ns
                  96  Test stimulus is: inpt=2033215986
                  96  Test stimulus is: inpt=2033215986
Data Mismatch. Golden: 43520, Netlist: X, Time: 100 ns
                 100  Test stimulus is: inpt=3883308750
                 100  Test stimulus is: inpt=3883308750
Data Mismatch. Golden: 43520, Netlist: X, Time: 104 ns
                 104  Test stimulus is: inpt=4093672168
                 104  Test stimulus is: inpt=4093672168
Data Mismatch. Golden: 43520, Netlist: X, Time: 108 ns
                 108  Test stimulus is: inpt=3804909253
                 108  Test stimulus is: inpt=3804909253
Data Mismatch. Golden: 43520, Netlist: X, Time: 112 ns
                 112  Test stimulus is: inpt=777537884
                 112  Test stimulus is: inpt=777537884
Data Mismatch. Golden: 43520, Netlist: X, Time: 116 ns
                 116  Test stimulus is: inpt=3733858493
                 116  Test stimulus is: inpt=3733858493
Data Mismatch. Golden: 43520, Netlist: X, Time: 120 ns
                 120  Test stimulus is: inpt=2527811629
                 120  Test stimulus is: inpt=2527811629
Data Mismatch. Golden: 43520, Netlist: X, Time: 124 ns
                 124  Test stimulus is: inpt=2997298789
                 124  Test stimulus is: inpt=2997298789
Data Mismatch. Golden: 43520, Netlist: X, Time: 128 ns
                 128  Test stimulus is: inpt=2985255523
                 128  Test stimulus is: inpt=2985255523
Data Mismatch. Golden: 43520, Netlist: X, Time: 132 ns
                 132  Test stimulus is: inpt=91457290
                 132  Test stimulus is: inpt=91457290
Data Mismatch. Golden: 43520, Netlist: X, Time: 136 ns
                 136  Test stimulus is: inpt=3225100928
                 136  Test stimulus is: inpt=3225100928
Data Mismatch. Golden: 43520, Netlist: X, Time: 140 ns
                 140  Test stimulus is: inpt=274997536
                 140  Test stimulus is: inpt=274997536
Data Mismatch. Golden: 43520, Netlist: X, Time: 144 ns
                 144  Test stimulus is: inpt=1433945514
                 144  Test stimulus is: inpt=1433945514
Data Mismatch. Golden: 43520, Netlist: X, Time: 148 ns
                 148  Test stimulus is: inpt=3469528221
                 148  Test stimulus is: inpt=3469528221
Data Mismatch. Golden: 43520, Netlist: X, Time: 152 ns
                 152  Test stimulus is: inpt=3407888022
                 152  Test stimulus is: inpt=3407888022
Data Mismatch. Golden: 43520, Netlist: X, Time: 156 ns
                 156  Test stimulus is: inpt=2307110931
                 156  Test stimulus is: inpt=2307110931
Data Mismatch. Golden: 43520, Netlist: X, Time: 160 ns
                 160  Test stimulus is: inpt=2260482061
                 160  Test stimulus is: inpt=2260482061
Data Mismatch. Golden: 43520, Netlist: X, Time: 164 ns
                 164  Test stimulus is: inpt=2846348883
                 164  Test stimulus is: inpt=2846348883
Data Mismatch. Golden: 43520, Netlist: X, Time: 168 ns
                 168  Test stimulus is: inpt=899669355
                 168  Test stimulus is: inpt=899669355
Data Mismatch. Golden: 43520, Netlist: X, Time: 172 ns
                 172  Test stimulus is: inpt=3936758485
                 172  Test stimulus is: inpt=3936758485
Data Mismatch. Golden: 43520, Netlist: X, Time: 176 ns
                 176  Test stimulus is: inpt=2165787138
                 176  Test stimulus is: inpt=2165787138
Data Mismatch. Golden: 43520, Netlist: X, Time: 180 ns
                 180  Test stimulus is: inpt=3612753582
                 180  Test stimulus is: inpt=3612753582
Data Mismatch. Golden: 43520, Netlist: X, Time: 184 ns
                 184  Test stimulus is: inpt=251652381
                 184  Test stimulus is: inpt=251652381
Data Mismatch. Golden: 43520, Netlist: X, Time: 188 ns
                 188  Test stimulus is: inpt=3888476879
                 188  Test stimulus is: inpt=3888476879
Data Mismatch. Golden: 43520, Netlist: X, Time: 192 ns
                 192  Test stimulus is: inpt=293882147
                 192  Test stimulus is: inpt=293882147
Data Mismatch. Golden: 43520, Netlist: X, Time: 196 ns
                 196  Test stimulus is: inpt=84501770
                 196  Test stimulus is: inpt=84501770
Data Mismatch. Golden: 43520, Netlist: X, Time: 200 ns
                 200  Test stimulus is: inpt=3849521866
                 200  Test stimulus is: inpt=3849521866
Data Mismatch. Golden: 43520, Netlist: X, Time: 204 ns
                 204  Test stimulus is: inpt=2654030908
                 204  Test stimulus is: inpt=2654030908
Data Mismatch. Golden: 43520, Netlist: X, Time: 208 ns
                 208  Test stimulus is: inpt=2036907506
                 208  Test stimulus is: inpt=2036907506
Data Mismatch. Golden: 43520, Netlist: X, Time: 212 ns
                 212  Test stimulus is: inpt=1160667530
                 212  Test stimulus is: inpt=1160667530
Data Mismatch. Golden: 43520, Netlist: X, Time: 216 ns
                 216  Test stimulus is: inpt=549761857
                 216  Test stimulus is: inpt=549761857
Data Mismatch. Golden: 43520, Netlist: X, Time: 220 ns
                 220  Test stimulus is: inpt=3964351704
                 220  Test stimulus is: inpt=3964351704
Data Mismatch. Golden: 43520, Netlist: X, Time: 224 ns
                 224  Test stimulus is: inpt=1008792440
                 224  Test stimulus is: inpt=1008792440
Data Mismatch. Golden: 43520, Netlist: X, Time: 228 ns
                 228  Test stimulus is: inpt=3297383049
                 228  Test stimulus is: inpt=3297383049
Data Mismatch. Golden: 43520, Netlist: X, Time: 232 ns
                 232  Test stimulus is: inpt=1975848427
                 232  Test stimulus is: inpt=1975848427
Data Mismatch. Golden: 43520, Netlist: X, Time: 236 ns
                 236  Test stimulus is: inpt=1526883766
                 236  Test stimulus is: inpt=1526883766
Data Mismatch. Golden: 43520, Netlist: X, Time: 240 ns
                 240  Test stimulus is: inpt=1665923526
                 240  Test stimulus is: inpt=1665923526
Data Mismatch. Golden: 43520, Netlist: X, Time: 244 ns
                 244  Test stimulus is: inpt=1460999086
                 244  Test stimulus is: inpt=1460999086
Data Mismatch. Golden: 43520, Netlist: X, Time: 248 ns
                 248  Test stimulus is: inpt=3732210364
                 248  Test stimulus is: inpt=3732210364
Data Mismatch. Golden: 43520, Netlist: X, Time: 252 ns
                 252  Test stimulus is: inpt=353361194
                 252  Test stimulus is: inpt=353361194
Data Mismatch. Golden: 43520, Netlist: X, Time: 256 ns
                 256  Test stimulus is: inpt=2245499403
                 256  Test stimulus is: inpt=2245499403
Data Mismatch. Golden: 43520, Netlist: X, Time: 260 ns
                 260  Test stimulus is: inpt=3096952433
                 260  Test stimulus is: inpt=3096952433
Data Mismatch. Golden: 43520, Netlist: X, Time: 264 ns
                 264  Test stimulus is: inpt=1123172741
                 264  Test stimulus is: inpt=1123172741
Data Mismatch. Golden: 43520, Netlist: X, Time: 268 ns
                 268  Test stimulus is: inpt=670192975
                 268  Test stimulus is: inpt=670192975
Data Mismatch. Golden: 43520, Netlist: X, Time: 272 ns
                 272  Test stimulus is: inpt=2647416891
                 272  Test stimulus is: inpt=2647416891
Data Mismatch. Golden: 43520, Netlist: X, Time: 276 ns
                 276  Test stimulus is: inpt=486945594
                 276  Test stimulus is: inpt=486945594
Data Mismatch. Golden: 43520, Netlist: X, Time: 280 ns
                 280  Test stimulus is: inpt=3206754942
                 280  Test stimulus is: inpt=3206754942
Data Mismatch. Golden: 43520, Netlist: X, Time: 284 ns
                 284  Test stimulus is: inpt=178932501
                 284  Test stimulus is: inpt=178932501
Data Mismatch. Golden: 43520, Netlist: X, Time: 288 ns
                 288  Test stimulus is: inpt=2027527153
                 288  Test stimulus is: inpt=2027527153
Data Mismatch. Golden: 43520, Netlist: X, Time: 292 ns
                 292  Test stimulus is: inpt=1822182361
                 292  Test stimulus is: inpt=1822182361
Data Mismatch. Golden: 43520, Netlist: X, Time: 296 ns
                 296  Test stimulus is: inpt=824379234
                 296  Test stimulus is: inpt=824379234
Data Mismatch. Golden: 43520, Netlist: X, Time: 300 ns
                 300  Test stimulus is: inpt=641071948
                 300  Test stimulus is: inpt=641071948
Data Mismatch. Golden: 43520, Netlist: X, Time: 304 ns
                 304  Test stimulus is: inpt=1335973279
                 304  Test stimulus is: inpt=1335973279
Data Mismatch. Golden: 43520, Netlist: X, Time: 308 ns
                 308  Test stimulus is: inpt=1203347855
                 308  Test stimulus is: inpt=1203347855
Data Mismatch. Golden: 43520, Netlist: X, Time: 312 ns
                 312  Test stimulus is: inpt=2087561720
                 312  Test stimulus is: inpt=2087561720
Data Mismatch. Golden: 43520, Netlist: X, Time: 316 ns
                 316  Test stimulus is: inpt=3687669943
                 316  Test stimulus is: inpt=3687669943
Data Mismatch. Golden: 43520, Netlist: X, Time: 320 ns
                 320  Test stimulus is: inpt=3485750943
                 320  Test stimulus is: inpt=3485750943
Data Mismatch. Golden: 43520, Netlist: X, Time: 324 ns
                 324  Test stimulus is: inpt=2927465564
                 324  Test stimulus is: inpt=2927465564
Data Mismatch. Golden: 43520, Netlist: X, Time: 328 ns
                 328  Test stimulus is: inpt=2915811419
                 328  Test stimulus is: inpt=2915811419
Data Mismatch. Golden: 43520, Netlist: X, Time: 332 ns
                 332  Test stimulus is: inpt=1155413897
                 332  Test stimulus is: inpt=1155413897
Data Mismatch. Golden: 43520, Netlist: X, Time: 336 ns
                 336  Test stimulus is: inpt=2762879561
                 336  Test stimulus is: inpt=2762879561
Data Mismatch. Golden: 43520, Netlist: X, Time: 340 ns
                 340  Test stimulus is: inpt=3894623952
                 340  Test stimulus is: inpt=3894623952
Data Mismatch. Golden: 43520, Netlist: X, Time: 344 ns
                 344  Test stimulus is: inpt=3959341271
                 344  Test stimulus is: inpt=3959341271
Data Mismatch. Golden: 43520, Netlist: X, Time: 348 ns
                 348  Test stimulus is: inpt=2831678545
                 348  Test stimulus is: inpt=2831678545
Data Mismatch. Golden: 43520, Netlist: X, Time: 352 ns
                 352  Test stimulus is: inpt=1260466070
                 352  Test stimulus is: inpt=1260466070
Data Mismatch. Golden: 43520, Netlist: X, Time: 356 ns
                 356  Test stimulus is: inpt=102596364
                 356  Test stimulus is: inpt=102596364
Data Mismatch. Golden: 43520, Netlist: X, Time: 360 ns
                 360  Test stimulus is: inpt=3777810114
                 360  Test stimulus is: inpt=3777810114
Data Mismatch. Golden: 43520, Netlist: X, Time: 364 ns
                 364  Test stimulus is: inpt=1683484104
                 364  Test stimulus is: inpt=1683484104
Data Mismatch. Golden: 43520, Netlist: X, Time: 368 ns
                 368  Test stimulus is: inpt=3145882231
                 368  Test stimulus is: inpt=3145882231
Data Mismatch. Golden: 43520, Netlist: X, Time: 372 ns
                 372  Test stimulus is: inpt=519236925
                 372  Test stimulus is: inpt=519236925
Data Mismatch. Golden: 43520, Netlist: X, Time: 376 ns
                 376  Test stimulus is: inpt=151837458
                 376  Test stimulus is: inpt=151837458
Data Mismatch. Golden: 43520, Netlist: X, Time: 380 ns
                 380  Test stimulus is: inpt=3204776062
                 380  Test stimulus is: inpt=3204776062
Data Mismatch. Golden: 43520, Netlist: X, Time: 384 ns
                 384  Test stimulus is: inpt=921010541
                 384  Test stimulus is: inpt=921010541
Data Mismatch. Golden: 43520, Netlist: X, Time: 388 ns
                 388  Test stimulus is: inpt=484042553
                 388  Test stimulus is: inpt=484042553
Data Mismatch. Golden: 43520, Netlist: X, Time: 392 ns
                 392  Test stimulus is: inpt=265457439
                 392  Test stimulus is: inpt=265457439
Data Mismatch. Golden: 43520, Netlist: X, Time: 396 ns
                 396  Test stimulus is: inpt=3924555475
                 396  Test stimulus is: inpt=3924555475
Data Mismatch. Golden: 43520, Netlist: X, Time: 400 ns
                 400  Test stimulus is: inpt=1121529733
                 400  Test stimulus is: inpt=1121529733
Data Mismatch. Golden: 43520, Netlist: X, Time: 404 ns
                 404  Test stimulus is: inpt=3155462264
                 404  Test stimulus is: inpt=3155462264
Data Mismatch. Golden: 43520, Netlist: X, Time: 408 ns
                 408  Test stimulus is: inpt=769284443
                 408  Test stimulus is: inpt=769284443
Data Mismatch. Golden: 43520, Netlist: X, Time: 412 ns
                 412  Test stimulus is: inpt=613108553
                 412  Test stimulus is: inpt=613108553
Data Mismatch. Golden: 43520, Netlist: X, Time: 416 ns
                 416  Test stimulus is: inpt=2683481663
                 416  Test stimulus is: inpt=2683481663
Data Mismatch. Golden: 43520, Netlist: X, Time: 420 ns
                 420  Test stimulus is: inpt=353152810
                 420  Test stimulus is: inpt=353152810
Data Mismatch. Golden: 43520, Netlist: X, Time: 424 ns
                 424  Test stimulus is: inpt=739599192
                 424  Test stimulus is: inpt=739599192
Data Mismatch. Golden: 43520, Netlist: X, Time: 428 ns
                 428  Test stimulus is: inpt=3275700358
                 428  Test stimulus is: inpt=3275700358
Data Mismatch. Golden: 43520, Netlist: X, Time: 432 ns
                 432  Test stimulus is: inpt=3340373134
                 432  Test stimulus is: inpt=3340373134
Data Mismatch. Golden: 43520, Netlist: X, Time: 436 ns
                 436  Test stimulus is: inpt=3459248796
                 436  Test stimulus is: inpt=3459248796
Data Mismatch. Golden: 43520, Netlist: X, Time: 440 ns
                 440  Test stimulus is: inpt=2100664826
                 440  Test stimulus is: inpt=2100664826
Data Mismatch. Golden: 43520, Netlist: X, Time: 444 ns
                 444  Test stimulus is: inpt=2474490918
                 444  Test stimulus is: inpt=2474490918
Data Mismatch. Golden: 43520, Netlist: X, Time: 448 ns
                 448  Test stimulus is: inpt=966137715
                 448  Test stimulus is: inpt=966137715
Data Mismatch. Golden: 43520, Netlist: X, Time: 452 ns
                 452  Test stimulus is: inpt=3515593891
                 452  Test stimulus is: inpt=3515593891
Data Mismatch. Golden: 43520, Netlist: X, Time: 456 ns
                 456  Test stimulus is: inpt=2543429679
                 456  Test stimulus is: inpt=2543429679
Data Mismatch. Golden: 43520, Netlist: X, Time: 460 ns
                 460  Test stimulus is: inpt=3654455987
                 460  Test stimulus is: inpt=3654455987
Data Mismatch. Golden: 43520, Netlist: X, Time: 464 ns
                 464  Test stimulus is: inpt=2950190687
                 464  Test stimulus is: inpt=2950190687
Data Mismatch. Golden: 43520, Netlist: X, Time: 468 ns
                 468  Test stimulus is: inpt=573115716
                 468  Test stimulus is: inpt=573115716
Data Mismatch. Golden: 43520, Netlist: X, Time: 472 ns
                 472  Test stimulus is: inpt=2079915511
                 472  Test stimulus is: inpt=2079915511
Data Mismatch. Golden: 43520, Netlist: X, Time: 476 ns
                 476  Test stimulus is: inpt=3852154571
                 476  Test stimulus is: inpt=3852154571
Data Mismatch. Golden: 43520, Netlist: X, Time: 480 ns
                 480  Test stimulus is: inpt=4077460198
                 480  Test stimulus is: inpt=4077460198
Data Mismatch. Golden: 43520, Netlist: X, Time: 484 ns
                 484  Test stimulus is: inpt=757652314
                 484  Test stimulus is: inpt=757652314
Data Mismatch. Golden: 43520, Netlist: X, Time: 488 ns
                 488  Test stimulus is: inpt=349159721
                 488  Test stimulus is: inpt=349159721
Data Mismatch. Golden: 43520, Netlist: X, Time: 492 ns
                 492  Test stimulus is: inpt=4135772909
                 492  Test stimulus is: inpt=4135772909
Data Mismatch. Golden: 43520, Netlist: X, Time: 496 ns
                 496  Test stimulus is: inpt=3981667546
                 496  Test stimulus is: inpt=3981667546
Data Mismatch. Golden: 43520, Netlist: X, Time: 500 ns
                 500  Test stimulus is: inpt=2996811365
                 500  Test stimulus is: inpt=2996811365
Data Mismatch. Golden: 43520, Netlist: X, Time: 504 ns
                 504  Test stimulus is: inpt=3666535093
                 504  Test stimulus is: inpt=3666535093
Data Mismatch. Golden: 43520, Netlist: X, Time: 508 ns
                 508  Test stimulus is: inpt=4022244575
                 508  Test stimulus is: inpt=4022244575
Data Mismatch. Golden: 43520, Netlist: X, Time: 512 ns
                 512  Test stimulus is: inpt=1022433657
                 512  Test stimulus is: inpt=1022433657
Data Mismatch. Golden: 43520, Netlist: X, Time: 516 ns
                 516  Test stimulus is: inpt=573701956
                 516  Test stimulus is: inpt=573701956
Data Mismatch. Golden: 43520, Netlist: X, Time: 520 ns
                 520  Test stimulus is: inpt=3899919568
                 520  Test stimulus is: inpt=3899919568
Data Mismatch. Golden: 43520, Netlist: X, Time: 524 ns
                 524  Test stimulus is: inpt=352914218
                 524  Test stimulus is: inpt=352914218
Data Mismatch. Golden: 43520, Netlist: X, Time: 528 ns
                 528  Test stimulus is: inpt=1442229675
                 528  Test stimulus is: inpt=1442229675
Data Mismatch. Golden: 43520, Netlist: X, Time: 532 ns
                 532  Test stimulus is: inpt=124768014
                 532  Test stimulus is: inpt=124768014
Data Mismatch. Golden: 43520, Netlist: X, Time: 536 ns
                 536  Test stimulus is: inpt=1851633116
                 536  Test stimulus is: inpt=1851633116
Data Mismatch. Golden: 43520, Netlist: X, Time: 540 ns
                 540  Test stimulus is: inpt=3445537946
                 540  Test stimulus is: inpt=3445537946
Data Mismatch. Golden: 43520, Netlist: X, Time: 544 ns
                 544  Test stimulus is: inpt=4276056829
                 544  Test stimulus is: inpt=4276056829
Data Mismatch. Golden: 43520, Netlist: X, Time: 548 ns
                 548  Test stimulus is: inpt=3790668483
                 548  Test stimulus is: inpt=3790668483
Data Mismatch. Golden: 43520, Netlist: X, Time: 552 ns
                 552  Test stimulus is: inpt=722398550
                 552  Test stimulus is: inpt=722398550
Data Mismatch. Golden: 43520, Netlist: X, Time: 556 ns
                 556  Test stimulus is: inpt=662301006
                 556  Test stimulus is: inpt=662301006
Data Mismatch. Golden: 43520, Netlist: X, Time: 560 ns
                 560  Test stimulus is: inpt=3017373287
                 560  Test stimulus is: inpt=3017373287
Data Mismatch. Golden: 43520, Netlist: X, Time: 564 ns
                 564  Test stimulus is: inpt=2234594314
                 564  Test stimulus is: inpt=2234594314
Data Mismatch. Golden: 43520, Netlist: X, Time: 568 ns
                 568  Test stimulus is: inpt=1534048694
                 568  Test stimulus is: inpt=1534048694
Data Mismatch. Golden: 43520, Netlist: X, Time: 572 ns
                 572  Test stimulus is: inpt=2618198584
                 572  Test stimulus is: inpt=2618198584
Data Mismatch. Golden: 43520, Netlist: X, Time: 576 ns
                 576  Test stimulus is: inpt=1020364665
                 576  Test stimulus is: inpt=1020364665
Data Mismatch. Golden: 43520, Netlist: X, Time: 580 ns
                 580  Test stimulus is: inpt=3693855928
                 580  Test stimulus is: inpt=3693855928
Data Mismatch. Golden: 43520, Netlist: X, Time: 584 ns
                 584  Test stimulus is: inpt=1249165204
                 584  Test stimulus is: inpt=1249165204
Data Mismatch. Golden: 43520, Netlist: X, Time: 588 ns
                 588  Test stimulus is: inpt=1237736851
                 588  Test stimulus is: inpt=1237736851
Data Mismatch. Golden: 43520, Netlist: X, Time: 592 ns
                 592  Test stimulus is: inpt=2185178116
                 592  Test stimulus is: inpt=2185178116
Data Mismatch. Golden: 43520, Netlist: X, Time: 596 ns
                 596  Test stimulus is: inpt=2897726041
                 596  Test stimulus is: inpt=2897726041
Data Mismatch. Golden: 43520, Netlist: X, Time: 600 ns
                 600  Test stimulus is: inpt=1842047451
                 600  Test stimulus is: inpt=1842047451
Data Mismatch. Golden: 43520, Netlist: X, Time: 604 ns
                 604  Test stimulus is: inpt=2801589837
                 604  Test stimulus is: inpt=2801589837
Data Mismatch. Golden: 43520, Netlist: X, Time: 608 ns
                 608  Test stimulus is: inpt=1823520729
                 608  Test stimulus is: inpt=1823520729
Data Mismatch. Golden: 43520, Netlist: X, Time: 612 ns
                 612  Test stimulus is: inpt=3064211053
                 612  Test stimulus is: inpt=3064211053
Data Mismatch. Golden: 43520, Netlist: X, Time: 616 ns
                 616  Test stimulus is: inpt=3141919350
                 616  Test stimulus is: inpt=3141919350
Data Mismatch. Golden: 43520, Netlist: X, Time: 620 ns
                 620  Test stimulus is: inpt=1698384330
                 620  Test stimulus is: inpt=1698384330
Data Mismatch. Golden: 43520, Netlist: X, Time: 624 ns
                 624  Test stimulus is: inpt=1528245686
                 624  Test stimulus is: inpt=1528245686
Data Mismatch. Golden: 43520, Netlist: X, Time: 628 ns
                 628  Test stimulus is: inpt=1251176853
                 628  Test stimulus is: inpt=1251176853
Data Mismatch. Golden: 43520, Netlist: X, Time: 632 ns
                 632  Test stimulus is: inpt=2735151686
                 632  Test stimulus is: inpt=2735151686
Data Mismatch. Golden: 43520, Netlist: X, Time: 636 ns
                 636  Test stimulus is: inpt=41196292
                 636  Test stimulus is: inpt=41196292
Data Mismatch. Golden: 43520, Netlist: X, Time: 640 ns
                 640  Test stimulus is: inpt=2077385207
                 640  Test stimulus is: inpt=2077385207
Data Mismatch. Golden: 43520, Netlist: X, Time: 644 ns
                 644  Test stimulus is: inpt=882378601
                 644  Test stimulus is: inpt=882378601
Data Mismatch. Golden: 43520, Netlist: X, Time: 648 ns
                 648  Test stimulus is: inpt=3664689844
                 648  Test stimulus is: inpt=3664689844
Data Mismatch. Golden: 43520, Netlist: X, Time: 652 ns
                 652  Test stimulus is: inpt=1140952456
                 652  Test stimulus is: inpt=1140952456
Data Mismatch. Golden: 43520, Netlist: X, Time: 656 ns
                 656  Test stimulus is: inpt=343726376
                 656  Test stimulus is: inpt=343726376
Data Mismatch. Golden: 43520, Netlist: X, Time: 660 ns
                 660  Test stimulus is: inpt=2526020653
                 660  Test stimulus is: inpt=2526020653
Data Mismatch. Golden: 43520, Netlist: X, Time: 664 ns
                 664  Test stimulus is: inpt=3821351111
                 664  Test stimulus is: inpt=3821351111
Data Mismatch. Golden: 43520, Netlist: X, Time: 668 ns
                 668  Test stimulus is: inpt=2539428910
                 668  Test stimulus is: inpt=2539428910
Data Mismatch. Golden: 43520, Netlist: X, Time: 672 ns
                 672  Test stimulus is: inpt=2222449672
                 672  Test stimulus is: inpt=2222449672
Data Mismatch. Golden: 43520, Netlist: X, Time: 676 ns
                 676  Test stimulus is: inpt=239158556
                 676  Test stimulus is: inpt=239158556
Data Mismatch. Golden: 43520, Netlist: X, Time: 680 ns
                 680  Test stimulus is: inpt=4272400125
                 680  Test stimulus is: inpt=4272400125
Data Mismatch. Golden: 43520, Netlist: X, Time: 684 ns
                 684  Test stimulus is: inpt=345900841
                 684  Test stimulus is: inpt=345900841
Data Mismatch. Golden: 43520, Netlist: X, Time: 688 ns
                 688  Test stimulus is: inpt=2386006044
                 688  Test stimulus is: inpt=2386006044
Data Mismatch. Golden: 43520, Netlist: X, Time: 692 ns
                 692  Test stimulus is: inpt=1127573382
                 692  Test stimulus is: inpt=1127573382
Data Mismatch. Golden: 43520, Netlist: X, Time: 696 ns
                 696  Test stimulus is: inpt=3979610330
                 696  Test stimulus is: inpt=3979610330
Data Mismatch. Golden: 43520, Netlist: X, Time: 700 ns
                 700  Test stimulus is: inpt=2662843965
                 700  Test stimulus is: inpt=2662843965
Data Mismatch. Golden: 43520, Netlist: X, Time: 704 ns
                 704  Test stimulus is: inpt=860792678
                 704  Test stimulus is: inpt=860792678
Data Mismatch. Golden: 43520, Netlist: X, Time: 708 ns
                 708  Test stimulus is: inpt=3092628592
                 708  Test stimulus is: inpt=3092628592
Data Mismatch. Golden: 43520, Netlist: X, Time: 712 ns
                 712  Test stimulus is: inpt=3119842419
                 712  Test stimulus is: inpt=3119842419
Data Mismatch. Golden: 43520, Netlist: X, Time: 716 ns
                 716  Test stimulus is: inpt=1567726010
                 716  Test stimulus is: inpt=1567726010
Data Mismatch. Golden: 43520, Netlist: X, Time: 720 ns
                 720  Test stimulus is: inpt=792376158
                 720  Test stimulus is: inpt=792376158
Data Mismatch. Golden: 43520, Netlist: X, Time: 724 ns
                 724  Test stimulus is: inpt=2101836282
                 724  Test stimulus is: inpt=2101836282
Data Mismatch. Golden: 43520, Netlist: X, Time: 728 ns
                 728  Test stimulus is: inpt=1787692501
                 728  Test stimulus is: inpt=1787692501
Data Mismatch. Golden: 43520, Netlist: X, Time: 732 ns
                 732  Test stimulus is: inpt=2368009754
                 732  Test stimulus is: inpt=2368009754
Data Mismatch. Golden: 43520, Netlist: X, Time: 736 ns
                 736  Test stimulus is: inpt=3706716345
                 736  Test stimulus is: inpt=3706716345
Data Mismatch. Golden: 43520, Netlist: X, Time: 740 ns
                 740  Test stimulus is: inpt=461857079
                 740  Test stimulus is: inpt=461857079
Data Mismatch. Golden: 43520, Netlist: X, Time: 744 ns
                 744  Test stimulus is: inpt=1260861334
                 744  Test stimulus is: inpt=1260861334
Data Mismatch. Golden: 43520, Netlist: X, Time: 748 ns
                 748  Test stimulus is: inpt=1614356928
                 748  Test stimulus is: inpt=1614356928
Data Mismatch. Golden: 43520, Netlist: X, Time: 752 ns
                 752  Test stimulus is: inpt=321232678
                 752  Test stimulus is: inpt=321232678
Data Mismatch. Golden: 43520, Netlist: X, Time: 756 ns
                 756  Test stimulus is: inpt=3678804662
                 756  Test stimulus is: inpt=3678804662
Data Mismatch. Golden: 43520, Netlist: X, Time: 760 ns
                 760  Test stimulus is: inpt=1050248061
                 760  Test stimulus is: inpt=1050248061
Data Mismatch. Golden: 43520, Netlist: X, Time: 764 ns
                 764  Test stimulus is: inpt=1851723740
                 764  Test stimulus is: inpt=1851723740
Data Mismatch. Golden: 43520, Netlist: X, Time: 768 ns
                 768  Test stimulus is: inpt=1130452870
                 768  Test stimulus is: inpt=1130452870
Data Mismatch. Golden: 43520, Netlist: X, Time: 772 ns
                 772  Test stimulus is: inpt=1006894968
                 772  Test stimulus is: inpt=1006894968
Data Mismatch. Golden: 43520, Netlist: X, Time: 776 ns
                 776  Test stimulus is: inpt=1062902654
                 776  Test stimulus is: inpt=1062902654
Data Mismatch. Golden: 43520, Netlist: X, Time: 780 ns
                 780  Test stimulus is: inpt=3985473755
                 780  Test stimulus is: inpt=3985473755
Data Mismatch. Golden: 43520, Netlist: X, Time: 784 ns
                 784  Test stimulus is: inpt=3888363215
                 784  Test stimulus is: inpt=3888363215
Data Mismatch. Golden: 43520, Netlist: X, Time: 788 ns
                 788  Test stimulus is: inpt=1022176121
                 788  Test stimulus is: inpt=1022176121
Data Mismatch. Golden: 43520, Netlist: X, Time: 792 ns
                 792  Test stimulus is: inpt=4247315706
                 792  Test stimulus is: inpt=4247315706
Data Mismatch. Golden: 43520, Netlist: X, Time: 796 ns
                 796  Test stimulus is: inpt=2965171809
                 796  Test stimulus is: inpt=2965171809
Data Mismatch. Golden: 43520, Netlist: X, Time: 800 ns
                 800  Test stimulus is: inpt=194251031
                 800  Test stimulus is: inpt=194251031
Data Mismatch. Golden: 43520, Netlist: X, Time: 804 ns
                 804  Test stimulus is: inpt=3505748129
                 804  Test stimulus is: inpt=3505748129
Data Mismatch. Golden: 43520, Netlist: X, Time: 808 ns
                 808  Test stimulus is: inpt=1131909510
                 808  Test stimulus is: inpt=1131909510
Data Mismatch. Golden: 43520, Netlist: X, Time: 812 ns
                 812  Test stimulus is: inpt=2825098832
                 812  Test stimulus is: inpt=2825098832
Data Mismatch. Golden: 43520, Netlist: X, Time: 816 ns
                 816  Test stimulus is: inpt=2056018421
                 816  Test stimulus is: inpt=2056018421
Data Mismatch. Golden: 43520, Netlist: X, Time: 820 ns
                 820  Test stimulus is: inpt=2595522613
                 820  Test stimulus is: inpt=2595522613
Data Mismatch. Golden: 43520, Netlist: X, Time: 824 ns
                 824  Test stimulus is: inpt=2493155881
                 824  Test stimulus is: inpt=2493155881
Data Mismatch. Golden: 43520, Netlist: X, Time: 828 ns
                 828  Test stimulus is: inpt=1622242753
                 828  Test stimulus is: inpt=1622242753
Data Mismatch. Golden: 43520, Netlist: X, Time: 832 ns
                 832  Test stimulus is: inpt=3806688453
                 832  Test stimulus is: inpt=3806688453
Data Mismatch. Golden: 43520, Netlist: X, Time: 836 ns
                 836  Test stimulus is: inpt=3422663832
                 836  Test stimulus is: inpt=3422663832
Data Mismatch. Golden: 43520, Netlist: X, Time: 840 ns
                 840  Test stimulus is: inpt=632453963
                 840  Test stimulus is: inpt=632453963
Data Mismatch. Golden: 43520, Netlist: X, Time: 844 ns
                 844  Test stimulus is: inpt=3112977011
                 844  Test stimulus is: inpt=3112977011
Data Mismatch. Golden: 43520, Netlist: X, Time: 848 ns
                 848  Test stimulus is: inpt=4129482476
                 848  Test stimulus is: inpt=4129482476
Data Mismatch. Golden: 43520, Netlist: X, Time: 852 ns
                 852  Test stimulus is: inpt=3310360202
                 852  Test stimulus is: inpt=3310360202
Data Mismatch. Golden: 43520, Netlist: X, Time: 856 ns
                 856  Test stimulus is: inpt=660132174
                 856  Test stimulus is: inpt=660132174
Data Mismatch. Golden: 43520, Netlist: X, Time: 860 ns
                 860  Test stimulus is: inpt=3561717928
                 860  Test stimulus is: inpt=3561717928
Data Mismatch. Golden: 43520, Netlist: X, Time: 864 ns
                 864  Test stimulus is: inpt=1419705769
                 864  Test stimulus is: inpt=1419705769
Data Mismatch. Golden: 43520, Netlist: X, Time: 868 ns
                 868  Test stimulus is: inpt=3502935201
                 868  Test stimulus is: inpt=3502935201
Data Mismatch. Golden: 43520, Netlist: X, Time: 872 ns
                 872  Test stimulus is: inpt=118208782
                 872  Test stimulus is: inpt=118208782
Data Mismatch. Golden: 43520, Netlist: X, Time: 876 ns
                 876  Test stimulus is: inpt=4080297702
                 876  Test stimulus is: inpt=4080297702
Data Mismatch. Golden: 43520, Netlist: X, Time: 880 ns
                 880  Test stimulus is: inpt=3486957727
                 880  Test stimulus is: inpt=3486957727
Data Mismatch. Golden: 43520, Netlist: X, Time: 884 ns
                 884  Test stimulus is: inpt=355448106
                 884  Test stimulus is: inpt=355448106
Data Mismatch. Golden: 43520, Netlist: X, Time: 888 ns
                 888  Test stimulus is: inpt=358227242
                 888  Test stimulus is: inpt=358227242
Data Mismatch. Golden: 43520, Netlist: X, Time: 892 ns
                 892  Test stimulus is: inpt=3333813389
                 892  Test stimulus is: inpt=3333813389
Data Mismatch. Golden: 43520, Netlist: X, Time: 896 ns
                 896  Test stimulus is: inpt=1333133214
                 896  Test stimulus is: inpt=1333133214
Data Mismatch. Golden: 43520, Netlist: X, Time: 900 ns
                 900  Test stimulus is: inpt=2624448056
                 900  Test stimulus is: inpt=2624448056
Data Mismatch. Golden: 43520, Netlist: X, Time: 904 ns
                 904  Test stimulus is: inpt=3167725689
                 904  Test stimulus is: inpt=3167725689
Data Mismatch. Golden: 43520, Netlist: X, Time: 908 ns
                 908  Test stimulus is: inpt=1684333512
                 908  Test stimulus is: inpt=1684333512
Data Mismatch. Golden: 43520, Netlist: X, Time: 912 ns
                 912  Test stimulus is: inpt=1696810442
                 912  Test stimulus is: inpt=1696810442
Data Mismatch. Golden: 43520, Netlist: X, Time: 916 ns
                 916  Test stimulus is: inpt=167723283
                 916  Test stimulus is: inpt=167723283
Data Mismatch. Golden: 43520, Netlist: X, Time: 920 ns
                 920  Test stimulus is: inpt=899729771
                 920  Test stimulus is: inpt=899729771
Data Mismatch. Golden: 43520, Netlist: X, Time: 924 ns
                 924  Test stimulus is: inpt=3820465863
                 924  Test stimulus is: inpt=3820465863
Data Mismatch. Golden: 43520, Netlist: X, Time: 928 ns
                 928  Test stimulus is: inpt=1527504310
                 928  Test stimulus is: inpt=1527504310
Data Mismatch. Golden: 43520, Netlist: X, Time: 932 ns
                 932  Test stimulus is: inpt=1560649146
                 932  Test stimulus is: inpt=1560649146
Data Mismatch. Golden: 43520, Netlist: X, Time: 936 ns
                 936  Test stimulus is: inpt=1645652932
                 936  Test stimulus is: inpt=1645652932
Data Mismatch. Golden: 43520, Netlist: X, Time: 940 ns
                 940  Test stimulus is: inpt=1552061881
                 940  Test stimulus is: inpt=1552061881
Data Mismatch. Golden: 43520, Netlist: X, Time: 944 ns
                 944  Test stimulus is: inpt=1227871122
                 944  Test stimulus is: inpt=1227871122
Data Mismatch. Golden: 43520, Netlist: X, Time: 948 ns
                 948  Test stimulus is: inpt=3659963060
                 948  Test stimulus is: inpt=3659963060
Data Mismatch. Golden: 43520, Netlist: X, Time: 952 ns
                 952  Test stimulus is: inpt=1069235071
                 952  Test stimulus is: inpt=1069235071
Data Mismatch. Golden: 43520, Netlist: X, Time: 956 ns
                 956  Test stimulus is: inpt=3274936454
                 956  Test stimulus is: inpt=3274936454
Data Mismatch. Golden: 43520, Netlist: X, Time: 960 ns
                 960  Test stimulus is: inpt=2104358394
                 960  Test stimulus is: inpt=2104358394
Data Mismatch. Golden: 43520, Netlist: X, Time: 964 ns
                 964  Test stimulus is: inpt=4180120818
                 964  Test stimulus is: inpt=4180120818
Data Mismatch. Golden: 43520, Netlist: X, Time: 968 ns
                 968  Test stimulus is: inpt=423960882
                 968  Test stimulus is: inpt=423960882
Data Mismatch. Golden: 43520, Netlist: X, Time: 972 ns
                 972  Test stimulus is: inpt=3738066621
                 972  Test stimulus is: inpt=3738066621
Data Mismatch. Golden: 43520, Netlist: X, Time: 976 ns
                 976  Test stimulus is: inpt=1112526212
                 976  Test stimulus is: inpt=1112526212
Data Mismatch. Golden: 43520, Netlist: X, Time: 980 ns
                 980  Test stimulus is: inpt=4064912612
                 980  Test stimulus is: inpt=4064912612
Data Mismatch. Golden: 43520, Netlist: X, Time: 984 ns
                 984  Test stimulus is: inpt=1698942922
                 984  Test stimulus is: inpt=1698942922
Data Mismatch. Golden: 43520, Netlist: X, Time: 988 ns
                 988  Test stimulus is: inpt=1420327337
                 988  Test stimulus is: inpt=1420327337
Data Mismatch. Golden: 43520, Netlist: X, Time: 992 ns
                 992  Test stimulus is: inpt=3499468961
                 992  Test stimulus is: inpt=3499468961
Data Mismatch. Golden: 43520, Netlist: X, Time: 996 ns
                 996  Test stimulus is: inpt=1197844878
                 996  Test stimulus is: inpt=1197844878
Data Mismatch. Golden: 43520, Netlist: X, Time: 1000 ns
                1000  Test stimulus is: inpt=4253772539
                1000  Test stimulus is: inpt=4253772539
Data Mismatch. Golden: 43520, Netlist: X, Time: 1004 ns
                1004  Test stimulus is: inpt=2246385163
                1004  Test stimulus is: inpt=2246385163
Data Mismatch. Golden: 43520, Netlist: X, Time: 1008 ns
                1008  Test stimulus is: inpt=4152529135
                1008  Test stimulus is: inpt=4152529135
Data Mismatch. Golden: 43520, Netlist: X, Time: 1012 ns
                1012  Test stimulus is: inpt=1690844617
                1012  Test stimulus is: inpt=1690844617
Data Mismatch. Golden: 43520, Netlist: X, Time: 1016 ns
                1016  Test stimulus is: inpt=459334966
                1016  Test stimulus is: inpt=459334966
Data Mismatch. Golden: 43520, Netlist: X, Time: 1020 ns
                1020  Test stimulus is: inpt=3132180597
                1020  Test stimulus is: inpt=3132180597
Data Mismatch. Golden: 43520, Netlist: X, Time: 1024 ns
                1024  Test stimulus is: inpt=3353892495
                1024  Test stimulus is: inpt=3353892495
Data Mismatch. Golden: 43520, Netlist: X, Time: 1028 ns
                1028  Test stimulus is: inpt=902676331
                1028  Test stimulus is: inpt=902676331
Data Mismatch. Golden: 43520, Netlist: X, Time: 1032 ns
                1032  Test stimulus is: inpt=1147529096
                1032  Test stimulus is: inpt=1147529096
Data Mismatch. Golden: 43520, Netlist: X, Time: 1036 ns
                1036  Test stimulus is: inpt=3611276462
                1036  Test stimulus is: inpt=3611276462
Data Mismatch. Golden: 43520, Netlist: X, Time: 1040 ns
                1040  Test stimulus is: inpt=1307804059
                1040  Test stimulus is: inpt=1307804059
Data Mismatch. Golden: 43520, Netlist: X, Time: 1044 ns
                1044  Test stimulus is: inpt=1228817810
                1044  Test stimulus is: inpt=1228817810
Data Mismatch. Golden: 43520, Netlist: X, Time: 1048 ns
                1048  Test stimulus is: inpt=340057896
                1048  Test stimulus is: inpt=340057896
Data Mismatch. Golden: 43520, Netlist: X, Time: 1052 ns
                1052  Test stimulus is: inpt=2525290541
                1052  Test stimulus is: inpt=2525290541
Data Mismatch. Golden: 43520, Netlist: X, Time: 1056 ns
                1056  Test stimulus is: inpt=632774475
                1056  Test stimulus is: inpt=632774475
Data Mismatch. Golden: 43520, Netlist: X, Time: 1060 ns
                1060  Test stimulus is: inpt=3781800130
                1060  Test stimulus is: inpt=3781800130
Data Mismatch. Golden: 43520, Netlist: X, Time: 1064 ns
                1064  Test stimulus is: inpt=2401039902
                1064  Test stimulus is: inpt=2401039902
Data Mismatch. Golden: 43520, Netlist: X, Time: 1068 ns
                1068  Test stimulus is: inpt=112395533
                1068  Test stimulus is: inpt=112395533
Data Mismatch. Golden: 43520, Netlist: X, Time: 1072 ns
                1072  Test stimulus is: inpt=1987706348
                1072  Test stimulus is: inpt=1987706348
Data Mismatch. Golden: 43520, Netlist: X, Time: 1076 ns
                1076  Test stimulus is: inpt=201563416
                1076  Test stimulus is: inpt=201563416
Data Mismatch. Golden: 43520, Netlist: X, Time: 1080 ns
                1080  Test stimulus is: inpt=1756240849
                1080  Test stimulus is: inpt=1756240849
Data Mismatch. Golden: 43520, Netlist: X, Time: 1084 ns
                1084  Test stimulus is: inpt=3279297670
                1084  Test stimulus is: inpt=3279297670
Data Mismatch. Golden: 43520, Netlist: X, Time: 1088 ns
                1088  Test stimulus is: inpt=2696946753
                1088  Test stimulus is: inpt=2696946753
Data Mismatch. Golden: 43520, Netlist: X, Time: 1092 ns
                1092  Test stimulus is: inpt=2646565947
                1092  Test stimulus is: inpt=2646565947
Data Mismatch. Golden: 43520, Netlist: X, Time: 1096 ns
                1096  Test stimulus is: inpt=1816459736
                1096  Test stimulus is: inpt=1816459736
Data Mismatch. Golden: 43520, Netlist: X, Time: 1100 ns
                1100  Test stimulus is: inpt=703588691
                1100  Test stimulus is: inpt=703588691
Data Mismatch. Golden: 43520, Netlist: X, Time: 1104 ns
                1104  Test stimulus is: inpt=2870567510
                1104  Test stimulus is: inpt=2870567510
Data Mismatch. Golden: 43520, Netlist: X, Time: 1108 ns
                1108  Test stimulus is: inpt=2913739355
                1108  Test stimulus is: inpt=2913739355
Data Mismatch. Golden: 43520, Netlist: X, Time: 1112 ns
                1112  Test stimulus is: inpt=4050057954
                1112  Test stimulus is: inpt=4050057954
Data Mismatch. Golden: 43520, Netlist: X, Time: 1116 ns
                1116  Test stimulus is: inpt=2188632580
                1116  Test stimulus is: inpt=2188632580
Data Mismatch. Golden: 43520, Netlist: X, Time: 1120 ns
                1120  Test stimulus is: inpt=967574387
                1120  Test stimulus is: inpt=967574387
Data Mismatch. Golden: 43520, Netlist: X, Time: 1124 ns
                1124  Test stimulus is: inpt=3964712152
                1124  Test stimulus is: inpt=3964712152
Data Mismatch. Golden: 43520, Netlist: X, Time: 1128 ns
                1128  Test stimulus is: inpt=155077906
                1128  Test stimulus is: inpt=155077906
Data Mismatch. Golden: 43520, Netlist: X, Time: 1132 ns
                1132  Test stimulus is: inpt=3691201720
                1132  Test stimulus is: inpt=3691201720
Data Mismatch. Golden: 43520, Netlist: X, Time: 1136 ns
                1136  Test stimulus is: inpt=2625704505
                1136  Test stimulus is: inpt=2625704505
Data Mismatch. Golden: 43520, Netlist: X, Time: 1140 ns
                1140  Test stimulus is: inpt=4068980453
                1140  Test stimulus is: inpt=4068980453
Data Mismatch. Golden: 43520, Netlist: X, Time: 1144 ns
                1144  Test stimulus is: inpt=3502628001
                1144  Test stimulus is: inpt=3502628001
Data Mismatch. Golden: 43520, Netlist: X, Time: 1148 ns
                1148  Test stimulus is: inpt=361303851
                1148  Test stimulus is: inpt=361303851
Data Mismatch. Golden: 43520, Netlist: X, Time: 1152 ns
                1152  Test stimulus is: inpt=1083202945
                1152  Test stimulus is: inpt=1083202945
Data Mismatch. Golden: 43520, Netlist: X, Time: 1156 ns
                1156  Test stimulus is: inpt=1679525320
                1156  Test stimulus is: inpt=1679525320
Data Mismatch. Golden: 43520, Netlist: X, Time: 1160 ns
                1160  Test stimulus is: inpt=330650919
                1160  Test stimulus is: inpt=330650919
Data Mismatch. Golden: 43520, Netlist: X, Time: 1164 ns
                1164  Test stimulus is: inpt=1356200353
                1164  Test stimulus is: inpt=1356200353
Data Mismatch. Golden: 43520, Netlist: X, Time: 1168 ns
                1168  Test stimulus is: inpt=2408345119
                1168  Test stimulus is: inpt=2408345119
Data Mismatch. Golden: 43520, Netlist: X, Time: 1172 ns
                1172  Test stimulus is: inpt=2183281156
                1172  Test stimulus is: inpt=2183281156
Data Mismatch. Golden: 43520, Netlist: X, Time: 1176 ns
                1176  Test stimulus is: inpt=741155672
                1176  Test stimulus is: inpt=741155672
Data Mismatch. Golden: 43520, Netlist: X, Time: 1180 ns
                1180  Test stimulus is: inpt=3411837078
                1180  Test stimulus is: inpt=3411837078
Data Mismatch. Golden: 43520, Netlist: X, Time: 1184 ns
                1184  Test stimulus is: inpt=175018772
                1184  Test stimulus is: inpt=175018772
Data Mismatch. Golden: 43520, Netlist: X, Time: 1188 ns
                1188  Test stimulus is: inpt=2300163090
                1188  Test stimulus is: inpt=2300163090
Data Mismatch. Golden: 43520, Netlist: X, Time: 1192 ns
                1192  Test stimulus is: inpt=3408031894
                1192  Test stimulus is: inpt=3408031894
Data Mismatch. Golden: 43520, Netlist: X, Time: 1196 ns
                1196  Test stimulus is: inpt=3635208881
                1196  Test stimulus is: inpt=3635208881
Data Mismatch. Golden: 43520, Netlist: X, Time: 1200 ns
                1200  Test stimulus is: inpt=717411669
                1200  Test stimulus is: inpt=717411669
Data Mismatch. Golden: 43520, Netlist: X, Time: 1204 ns
                1204  Test stimulus is: inpt=4140011245
                1204  Test stimulus is: inpt=4140011245
Data Mismatch. Golden: 43520, Netlist: X, Time: 1208 ns
                1208  Test stimulus is: inpt=361442091
                1208  Test stimulus is: inpt=361442091
Data Mismatch. Golden: 43520, Netlist: X, Time: 1212 ns
                1212  Test stimulus is: inpt=2058427381
                1212  Test stimulus is: inpt=2058427381
Data Mismatch. Golden: 43520, Netlist: X, Time: 1216 ns
                1216  Test stimulus is: inpt=1454637997
                1216  Test stimulus is: inpt=1454637997
Data Mismatch. Golden: 43520, Netlist: X, Time: 1220 ns
                1220  Test stimulus is: inpt=2478907943
                1220  Test stimulus is: inpt=2478907943
Data Mismatch. Golden: 43520, Netlist: X, Time: 1224 ns
                1224  Test stimulus is: inpt=1112145796
                1224  Test stimulus is: inpt=1112145796
Data Mismatch. Golden: 43520, Netlist: X, Time: 1228 ns
                1228  Test stimulus is: inpt=3551061159
                1228  Test stimulus is: inpt=3551061159
Data Mismatch. Golden: 43520, Netlist: X, Time: 1232 ns
                1232  Test stimulus is: inpt=4090996455
                1232  Test stimulus is: inpt=4090996455
Data Mismatch. Golden: 43520, Netlist: X, Time: 1236 ns
                1236  Test stimulus is: inpt=3706687673
                1236  Test stimulus is: inpt=3706687673
Data Mismatch. Golden: 43520, Netlist: X, Time: 1240 ns
                1240  Test stimulus is: inpt=2765772361
                1240  Test stimulus is: inpt=2765772361
Data Mismatch. Golden: 43520, Netlist: X, Time: 1244 ns
                1244  Test stimulus is: inpt=1843772379
                1244  Test stimulus is: inpt=1843772379
Data Mismatch. Golden: 43520, Netlist: X, Time: 1248 ns
                1248  Test stimulus is: inpt=1689915337
                1248  Test stimulus is: inpt=1689915337
Data Mismatch. Golden: 43520, Netlist: X, Time: 1252 ns
                1252  Test stimulus is: inpt=679719249
                1252  Test stimulus is: inpt=679719249
Data Mismatch. Golden: 43520, Netlist: X, Time: 1256 ns
                1256  Test stimulus is: inpt=3502005921
                1256  Test stimulus is: inpt=3502005921
Data Mismatch. Golden: 43520, Netlist: X, Time: 1260 ns
                1260  Test stimulus is: inpt=356965674
                1260  Test stimulus is: inpt=356965674
Data Mismatch. Golden: 43520, Netlist: X, Time: 1264 ns
                1264  Test stimulus is: inpt=2099922426
                1264  Test stimulus is: inpt=2099922426
Data Mismatch. Golden: 43520, Netlist: X, Time: 1268 ns
                1268  Test stimulus is: inpt=2732990533
                1268  Test stimulus is: inpt=2732990533
Data Mismatch. Golden: 43520, Netlist: X, Time: 1272 ns
                1272  Test stimulus is: inpt=1101071747
                1272  Test stimulus is: inpt=1101071747
Data Mismatch. Golden: 43520, Netlist: X, Time: 1276 ns
                1276  Test stimulus is: inpt=3195355772
                1276  Test stimulus is: inpt=3195355772
Data Mismatch. Golden: 43520, Netlist: X, Time: 1280 ns
                1280  Test stimulus is: inpt=3108377714
                1280  Test stimulus is: inpt=3108377714
Data Mismatch. Golden: 43520, Netlist: X, Time: 1284 ns
                1284  Test stimulus is: inpt=4283383038
                1284  Test stimulus is: inpt=4283383038
Data Mismatch. Golden: 43520, Netlist: X, Time: 1288 ns
                1288  Test stimulus is: inpt=3025531496
                1288  Test stimulus is: inpt=3025531496
Data Mismatch. Golden: 43520, Netlist: X, Time: 1292 ns
                1292  Test stimulus is: inpt=3084888687
                1292  Test stimulus is: inpt=3084888687
Data Mismatch. Golden: 43520, Netlist: X, Time: 1296 ns
                1296  Test stimulus is: inpt=1128664454
                1296  Test stimulus is: inpt=1128664454
Data Mismatch. Golden: 43520, Netlist: X, Time: 1300 ns
                1300  Test stimulus is: inpt=2015568368
                1300  Test stimulus is: inpt=2015568368
Data Mismatch. Golden: 43520, Netlist: X, Time: 1304 ns
                1304  Test stimulus is: inpt=477206328
                1304  Test stimulus is: inpt=477206328
Data Mismatch. Golden: 43520, Netlist: X, Time: 1308 ns
                1308  Test stimulus is: inpt=544641344
                1308  Test stimulus is: inpt=544641344
Data Mismatch. Golden: 43520, Netlist: X, Time: 1312 ns
                1312  Test stimulus is: inpt=2483648040
                1312  Test stimulus is: inpt=2483648040
Data Mismatch. Golden: 43520, Netlist: X, Time: 1316 ns
                1316  Test stimulus is: inpt=2064493046
                1316  Test stimulus is: inpt=2064493046
Data Mismatch. Golden: 43520, Netlist: X, Time: 1320 ns
                1320  Test stimulus is: inpt=3804175045
                1320  Test stimulus is: inpt=3804175045
Data Mismatch. Golden: 43520, Netlist: X, Time: 1324 ns
                1324  Test stimulus is: inpt=1613246912
                1324  Test stimulus is: inpt=1613246912
Data Mismatch. Golden: 43520, Netlist: X, Time: 1328 ns
                1328  Test stimulus is: inpt=979525492
                1328  Test stimulus is: inpt=979525492
Data Mismatch. Golden: 43520, Netlist: X, Time: 1332 ns
                1332  Test stimulus is: inpt=484340025
                1332  Test stimulus is: inpt=484340025
Data Mismatch. Golden: 43520, Netlist: X, Time: 1336 ns
                1336  Test stimulus is: inpt=3630852784
                1336  Test stimulus is: inpt=3630852784
Data Mismatch. Golden: 43520, Netlist: X, Time: 1340 ns
                1340  Test stimulus is: inpt=505186108
                1340  Test stimulus is: inpt=505186108
Data Mismatch. Golden: 43520, Netlist: X, Time: 1344 ns
                1344  Test stimulus is: inpt=354521898
                1344  Test stimulus is: inpt=354521898
Data Mismatch. Golden: 43520, Netlist: X, Time: 1348 ns
                1348  Test stimulus is: inpt=824496994
                1348  Test stimulus is: inpt=824496994
Data Mismatch. Golden: 43520, Netlist: X, Time: 1352 ns
                1352  Test stimulus is: inpt=183252245
                1352  Test stimulus is: inpt=183252245
Data Mismatch. Golden: 43520, Netlist: X, Time: 1356 ns
                1356  Test stimulus is: inpt=4038151905
                1356  Test stimulus is: inpt=4038151905
Data Mismatch. Golden: 43520, Netlist: X, Time: 1360 ns
                1360  Test stimulus is: inpt=199400727
                1360  Test stimulus is: inpt=199400727
Data Mismatch. Golden: 43520, Netlist: X, Time: 1364 ns
                1364  Test stimulus is: inpt=2710302275
                1364  Test stimulus is: inpt=2710302275
Data Mismatch. Golden: 43520, Netlist: X, Time: 1368 ns
                1368  Test stimulus is: inpt=1689641929
                1368  Test stimulus is: inpt=1689641929
Data Mismatch. Golden: 43520, Netlist: X, Time: 1372 ns
                1372  Test stimulus is: inpt=3275097222
                1372  Test stimulus is: inpt=3275097222
Data Mismatch. Golden: 43520, Netlist: X, Time: 1376 ns
                1376  Test stimulus is: inpt=311937829
                1376  Test stimulus is: inpt=311937829
Data Mismatch. Golden: 43520, Netlist: X, Time: 1380 ns
                1380  Test stimulus is: inpt=1626774977
                1380  Test stimulus is: inpt=1626774977
Data Mismatch. Golden: 43520, Netlist: X, Time: 1384 ns
                1384  Test stimulus is: inpt=3332219533
                1384  Test stimulus is: inpt=3332219533
Data Mismatch. Golden: 43520, Netlist: X, Time: 1388 ns
                1388  Test stimulus is: inpt=2909266522
                1388  Test stimulus is: inpt=2909266522
Data Mismatch. Golden: 43520, Netlist: X, Time: 1392 ns
                1392  Test stimulus is: inpt=64366343
                1392  Test stimulus is: inpt=64366343
Data Mismatch. Golden: 43520, Netlist: X, Time: 1396 ns
                1396  Test stimulus is: inpt=375094060
                1396  Test stimulus is: inpt=375094060
Data Mismatch. Golden: 43520, Netlist: X, Time: 1400 ns
                1400  Test stimulus is: inpt=101342476
                1400  Test stimulus is: inpt=101342476
Data Mismatch. Golden: 43520, Netlist: X, Time: 1404 ns
                1404  Test stimulus is: inpt=3098404465
                1404  Test stimulus is: inpt=3098404465
Data Mismatch. Golden: 43520, Netlist: X, Time: 1408 ns
                1408  Test stimulus is: inpt=2648800315
                1408  Test stimulus is: inpt=2648800315
Data Mismatch. Golden: 43520, Netlist: X, Time: 1412 ns
                1412  Test stimulus is: inpt=1533076918
                1412  Test stimulus is: inpt=1533076918
Data Mismatch. Golden: 43520, Netlist: X, Time: 1416 ns
                1416  Test stimulus is: inpt=4225745655
                1416  Test stimulus is: inpt=4225745655
Data Mismatch. Golden: 43520, Netlist: X, Time: 1420 ns
                1420  Test stimulus is: inpt=3474247326
                1420  Test stimulus is: inpt=3474247326
Data Mismatch. Golden: 43520, Netlist: X, Time: 1424 ns
                1424  Test stimulus is: inpt=2927122524
                1424  Test stimulus is: inpt=2927122524
Data Mismatch. Golden: 43520, Netlist: X, Time: 1428 ns
                1428  Test stimulus is: inpt=716765013
                1428  Test stimulus is: inpt=716765013
Data Mismatch. Golden: 43520, Netlist: X, Time: 1432 ns
                1432  Test stimulus is: inpt=2418686496
                1432  Test stimulus is: inpt=2418686496
Data Mismatch. Golden: 43520, Netlist: X, Time: 1436 ns
                1436  Test stimulus is: inpt=3490386592
                1436  Test stimulus is: inpt=3490386592
Data Mismatch. Golden: 43520, Netlist: X, Time: 1440 ns
                1440  Test stimulus is: inpt=962595186
                1440  Test stimulus is: inpt=962595186
Data Mismatch. Golden: 43520, Netlist: X, Time: 1444 ns
                1444  Test stimulus is: inpt=3661466804
                1444  Test stimulus is: inpt=3661466804
Data Mismatch. Golden: 43520, Netlist: X, Time: 1448 ns
                1448  Test stimulus is: inpt=1854600669
                1448  Test stimulus is: inpt=1854600669
Data Mismatch. Golden: 43520, Netlist: X, Time: 1452 ns
                1452  Test stimulus is: inpt=2262626317
                1452  Test stimulus is: inpt=2262626317
Data Mismatch. Golden: 43520, Netlist: X, Time: 1456 ns
                1456  Test stimulus is: inpt=632330571
                1456  Test stimulus is: inpt=632330571
Data Mismatch. Golden: 43520, Netlist: X, Time: 1460 ns
                1460  Test stimulus is: inpt=3167502969
                1460  Test stimulus is: inpt=3167502969
Data Mismatch. Golden: 43520, Netlist: X, Time: 1464 ns
                1464  Test stimulus is: inpt=3479427742
                1464  Test stimulus is: inpt=3479427742
Data Mismatch. Golden: 43520, Netlist: X, Time: 1468 ns
                1468  Test stimulus is: inpt=4277167357
                1468  Test stimulus is: inpt=4277167357
Data Mismatch. Golden: 43520, Netlist: X, Time: 1472 ns
                1472  Test stimulus is: inpt=3185627771
                1472  Test stimulus is: inpt=3185627771
Data Mismatch. Golden: 43520, Netlist: X, Time: 1476 ns
                1476  Test stimulus is: inpt=1206023055
                1476  Test stimulus is: inpt=1206023055
Data Mismatch. Golden: 43520, Netlist: X, Time: 1480 ns
                1480  Test stimulus is: inpt=2177079811
                1480  Test stimulus is: inpt=2177079811
Data Mismatch. Golden: 43520, Netlist: X, Time: 1484 ns
                1484  Test stimulus is: inpt=1908484579
                1484  Test stimulus is: inpt=1908484579
Data Mismatch. Golden: 43520, Netlist: X, Time: 1488 ns
                1488  Test stimulus is: inpt=244466461
                1488  Test stimulus is: inpt=244466461
Data Mismatch. Golden: 43520, Netlist: X, Time: 1492 ns
                1492  Test stimulus is: inpt=1492729265
                1492  Test stimulus is: inpt=1492729265
Data Mismatch. Golden: 43520, Netlist: X, Time: 1496 ns
                1496  Test stimulus is: inpt=571580228
                1496  Test stimulus is: inpt=571580228
Data Mismatch. Golden: 43520, Netlist: X, Time: 1500 ns
                1500  Test stimulus is: inpt=3399269525
                1500  Test stimulus is: inpt=3399269525
Data Mismatch. Golden: 43520, Netlist: X, Time: 1504 ns
                1504  Test stimulus is: inpt=4028445920
                1504  Test stimulus is: inpt=4028445920
Data Mismatch. Golden: 43520, Netlist: X, Time: 1508 ns
                1508  Test stimulus is: inpt=4137777389
                1508  Test stimulus is: inpt=4137777389
Data Mismatch. Golden: 43520, Netlist: X, Time: 1512 ns
                1512  Test stimulus is: inpt=695866706
                1512  Test stimulus is: inpt=695866706
Data Mismatch. Golden: 43520, Netlist: X, Time: 1516 ns
                1516  Test stimulus is: inpt=2082364408
                1516  Test stimulus is: inpt=2082364408
Data Mismatch. Golden: 43520, Netlist: X, Time: 1520 ns
                1520  Test stimulus is: inpt=1188870029
                1520  Test stimulus is: inpt=1188870029
Data Mismatch. Golden: 43520, Netlist: X, Time: 1524 ns
                1524  Test stimulus is: inpt=2841625682
                1524  Test stimulus is: inpt=2841625682
Data Mismatch. Golden: 43520, Netlist: X, Time: 1528 ns
                1528  Test stimulus is: inpt=1108993924
                1528  Test stimulus is: inpt=1108993924
Data Mismatch. Golden: 43520, Netlist: X, Time: 1532 ns
                1532  Test stimulus is: inpt=594214214
                1532  Test stimulus is: inpt=594214214
Data Mismatch. Golden: 43520, Netlist: X, Time: 1536 ns
                1536  Test stimulus is: inpt=3325727372
                1536  Test stimulus is: inpt=3325727372
Data Mismatch. Golden: 43520, Netlist: X, Time: 1540 ns
                1540  Test stimulus is: inpt=1212710288
                1540  Test stimulus is: inpt=1212710288
Data Mismatch. Golden: 43520, Netlist: X, Time: 1544 ns
                1544  Test stimulus is: inpt=199934231
                1544  Test stimulus is: inpt=199934231
Data Mismatch. Golden: 43520, Netlist: X, Time: 1548 ns
                1548  Test stimulus is: inpt=892166506
                1548  Test stimulus is: inpt=892166506
Data Mismatch. Golden: 43520, Netlist: X, Time: 1552 ns
                1552  Test stimulus is: inpt=1115379588
                1552  Test stimulus is: inpt=1115379588
Data Mismatch. Golden: 43520, Netlist: X, Time: 1556 ns
                1556  Test stimulus is: inpt=3579559082
                1556  Test stimulus is: inpt=3579559082
Data Mismatch. Golden: 43520, Netlist: X, Time: 1560 ns
                1560  Test stimulus is: inpt=1047465852
                1560  Test stimulus is: inpt=1047465852
Data Mismatch. Golden: 43520, Netlist: X, Time: 1564 ns
                1564  Test stimulus is: inpt=2958164576
                1564  Test stimulus is: inpt=2958164576
Data Mismatch. Golden: 43520, Netlist: X, Time: 1568 ns
                1568  Test stimulus is: inpt=1565150650
                1568  Test stimulus is: inpt=1565150650
Data Mismatch. Golden: 43520, Netlist: X, Time: 1572 ns
                1572  Test stimulus is: inpt=3315687563
                1572  Test stimulus is: inpt=3315687563
Data Mismatch. Golden: 43520, Netlist: X, Time: 1576 ns
                1576  Test stimulus is: inpt=3541958310
                1576  Test stimulus is: inpt=3541958310
Data Mismatch. Golden: 43520, Netlist: X, Time: 1580 ns
                1580  Test stimulus is: inpt=2458066469
                1580  Test stimulus is: inpt=2458066469
Data Mismatch. Golden: 43520, Netlist: X, Time: 1584 ns
                1584  Test stimulus is: inpt=419791666
                1584  Test stimulus is: inpt=419791666
Data Mismatch. Golden: 43520, Netlist: X, Time: 1588 ns
                1588  Test stimulus is: inpt=3506767010
                1588  Test stimulus is: inpt=3506767010
Data Mismatch. Golden: 43520, Netlist: X, Time: 1592 ns
                1592  Test stimulus is: inpt=2760866889
                1592  Test stimulus is: inpt=2760866889
Data Mismatch. Golden: 43520, Netlist: X, Time: 1596 ns
                1596  Test stimulus is: inpt=2321854484
                1596  Test stimulus is: inpt=2321854484
Data Mismatch. Golden: 43520, Netlist: X, Time: 1600 ns
                1600  Test stimulus is: inpt=2664022077
                1600  Test stimulus is: inpt=2664022077
Data Mismatch. Golden: 43520, Netlist: X, Time: 1604 ns
                1604  Test stimulus is: inpt=636617547
                1604  Test stimulus is: inpt=636617547
Data Mismatch. Golden: 43520, Netlist: X, Time: 1608 ns
                1608  Test stimulus is: inpt=2926063708
                1608  Test stimulus is: inpt=2926063708
Data Mismatch. Golden: 43520, Netlist: X, Time: 1612 ns
                1612  Test stimulus is: inpt=596669767
                1612  Test stimulus is: inpt=596669767
Data Mismatch. Golden: 43520, Netlist: X, Time: 1616 ns
                1616  Test stimulus is: inpt=1128175494
                1616  Test stimulus is: inpt=1128175494
Data Mismatch. Golden: 43520, Netlist: X, Time: 1620 ns
                1620  Test stimulus is: inpt=2628745785
                1620  Test stimulus is: inpt=2628745785
Data Mismatch. Golden: 43520, Netlist: X, Time: 1624 ns
                1624  Test stimulus is: inpt=3657796276
                1624  Test stimulus is: inpt=3657796276
Data Mismatch. Golden: 43520, Netlist: X, Time: 1628 ns
                1628  Test stimulus is: inpt=1750197712
                1628  Test stimulus is: inpt=1750197712
Data Mismatch. Golden: 43520, Netlist: X, Time: 1632 ns
                1632  Test stimulus is: inpt=2518831148
                1632  Test stimulus is: inpt=2518831148
Data Mismatch. Golden: 43520, Netlist: X, Time: 1636 ns
                1636  Test stimulus is: inpt=1182549388
                1636  Test stimulus is: inpt=1182549388
Data Mismatch. Golden: 43520, Netlist: X, Time: 1640 ns
                1640  Test stimulus is: inpt=65648391
                1640  Test stimulus is: inpt=65648391
Data Mismatch. Golden: 43520, Netlist: X, Time: 1644 ns
                1644  Test stimulus is: inpt=3038920810
                1644  Test stimulus is: inpt=3038920810
Data Mismatch. Golden: 43520, Netlist: X, Time: 1648 ns
                1648  Test stimulus is: inpt=144046353
                1648  Test stimulus is: inpt=144046353
Data Mismatch. Golden: 43520, Netlist: X, Time: 1652 ns
                1652  Test stimulus is: inpt=1953169384
                1652  Test stimulus is: inpt=1953169384
Data Mismatch. Golden: 43520, Netlist: X, Time: 1656 ns
                1656  Test stimulus is: inpt=2783419979
                1656  Test stimulus is: inpt=2783419979
Data Mismatch. Golden: 43520, Netlist: X, Time: 1660 ns
                1660  Test stimulus is: inpt=971276659
                1660  Test stimulus is: inpt=971276659
Data Mismatch. Golden: 43520, Netlist: X, Time: 1664 ns
                1664  Test stimulus is: inpt=1982421996
                1664  Test stimulus is: inpt=1982421996
Data Mismatch. Golden: 43520, Netlist: X, Time: 1668 ns
                1668  Test stimulus is: inpt=301860131
                1668  Test stimulus is: inpt=301860131
Data Mismatch. Golden: 43520, Netlist: X, Time: 1672 ns
                1672  Test stimulus is: inpt=1376710564
                1672  Test stimulus is: inpt=1376710564
Data Mismatch. Golden: 43520, Netlist: X, Time: 1676 ns
                1676  Test stimulus is: inpt=1692493257
                1676  Test stimulus is: inpt=1692493257
Data Mismatch. Golden: 43520, Netlist: X, Time: 1680 ns
                1680  Test stimulus is: inpt=2628191289
                1680  Test stimulus is: inpt=2628191289
Data Mismatch. Golden: 43520, Netlist: X, Time: 1684 ns
                1684  Test stimulus is: inpt=4018369247
                1684  Test stimulus is: inpt=4018369247
Data Mismatch. Golden: 43520, Netlist: X, Time: 1688 ns
                1688  Test stimulus is: inpt=3931641044
                1688  Test stimulus is: inpt=3931641044
Data Mismatch. Golden: 43520, Netlist: X, Time: 1692 ns
                1692  Test stimulus is: inpt=864249191
                1692  Test stimulus is: inpt=864249191
Data Mismatch. Golden: 43520, Netlist: X, Time: 1696 ns
                1696  Test stimulus is: inpt=1319125405
                1696  Test stimulus is: inpt=1319125405
Data Mismatch. Golden: 43520, Netlist: X, Time: 1700 ns
                1700  Test stimulus is: inpt=1479615920
                1700  Test stimulus is: inpt=1479615920
Data Mismatch. Golden: 43520, Netlist: X, Time: 1704 ns
                1704  Test stimulus is: inpt=1091582338
                1704  Test stimulus is: inpt=1091582338
Data Mismatch. Golden: 43520, Netlist: X, Time: 1708 ns
                1708  Test stimulus is: inpt=617791305
                1708  Test stimulus is: inpt=617791305
Data Mismatch. Golden: 43520, Netlist: X, Time: 1712 ns
                1712  Test stimulus is: inpt=3971554009
                1712  Test stimulus is: inpt=3971554009
Data Mismatch. Golden: 43520, Netlist: X, Time: 1716 ns
                1716  Test stimulus is: inpt=268482336
                1716  Test stimulus is: inpt=268482336
Data Mismatch. Golden: 43520, Netlist: X, Time: 1720 ns
                1720  Test stimulus is: inpt=2382711836
                1720  Test stimulus is: inpt=2382711836
Data Mismatch. Golden: 43520, Netlist: X, Time: 1724 ns
                1724  Test stimulus is: inpt=1236365203
                1724  Test stimulus is: inpt=1236365203
Data Mismatch. Golden: 43520, Netlist: X, Time: 1728 ns
                1728  Test stimulus is: inpt=1907646947
                1728  Test stimulus is: inpt=1907646947
Data Mismatch. Golden: 43520, Netlist: X, Time: 1732 ns
                1732  Test stimulus is: inpt=2504753706
                1732  Test stimulus is: inpt=2504753706
Data Mismatch. Golden: 43520, Netlist: X, Time: 1736 ns
                1736  Test stimulus is: inpt=3832674504
                1736  Test stimulus is: inpt=3832674504
Data Mismatch. Golden: 43520, Netlist: X, Time: 1740 ns
                1740  Test stimulus is: inpt=2933337693
                1740  Test stimulus is: inpt=2933337693
Data Mismatch. Golden: 43520, Netlist: X, Time: 1744 ns
                1744  Test stimulus is: inpt=490708282
                1744  Test stimulus is: inpt=490708282
Data Mismatch. Golden: 43520, Netlist: X, Time: 1748 ns
                1748  Test stimulus is: inpt=1109830020
                1748  Test stimulus is: inpt=1109830020
Data Mismatch. Golden: 43520, Netlist: X, Time: 1752 ns
                1752  Test stimulus is: inpt=2510923819
                1752  Test stimulus is: inpt=2510923819
Data Mismatch. Golden: 43520, Netlist: X, Time: 1756 ns
                1756  Test stimulus is: inpt=479035193
                1756  Test stimulus is: inpt=479035193
Data Mismatch. Golden: 43520, Netlist: X, Time: 1760 ns
                1760  Test stimulus is: inpt=2306808850
                1760  Test stimulus is: inpt=2306808850
Data Mismatch. Golden: 43520, Netlist: X, Time: 1764 ns
                1764  Test stimulus is: inpt=2843672658
                1764  Test stimulus is: inpt=2843672658
Data Mismatch. Golden: 43520, Netlist: X, Time: 1768 ns
                1768  Test stimulus is: inpt=746883417
                1768  Test stimulus is: inpt=746883417
Data Mismatch. Golden: 43520, Netlist: X, Time: 1772 ns
                1772  Test stimulus is: inpt=3895170768
                1772  Test stimulus is: inpt=3895170768
Data Mismatch. Golden: 43520, Netlist: X, Time: 1776 ns
                1776  Test stimulus is: inpt=3076123246
                1776  Test stimulus is: inpt=3076123246
Data Mismatch. Golden: 43520, Netlist: X, Time: 1780 ns
                1780  Test stimulus is: inpt=1274358167
                1780  Test stimulus is: inpt=1274358167
Data Mismatch. Golden: 43520, Netlist: X, Time: 1784 ns
                1784  Test stimulus is: inpt=1837860827
                1784  Test stimulus is: inpt=1837860827
Data Mismatch. Golden: 43520, Netlist: X, Time: 1788 ns
                1788  Test stimulus is: inpt=1397913510
                1788  Test stimulus is: inpt=1397913510
Data Mismatch. Golden: 43520, Netlist: X, Time: 1792 ns
                1792  Test stimulus is: inpt=1569051579
                1792  Test stimulus is: inpt=1569051579
Data Mismatch. Golden: 43520, Netlist: X, Time: 1796 ns
                1796  Test stimulus is: inpt=2155445248
                1796  Test stimulus is: inpt=2155445248
Data Mismatch. Golden: 43520, Netlist: X, Time: 1800 ns
                1800  Test stimulus is: inpt=2279885839
                1800  Test stimulus is: inpt=2279885839
Data Mismatch. Golden: 43520, Netlist: X, Time: 1804 ns
                1804  Test stimulus is: inpt=3035158121
                1804  Test stimulus is: inpt=3035158121
Data Mismatch. Golden: 43520, Netlist: X, Time: 1808 ns
                1808  Test stimulus is: inpt=2253611532
                1808  Test stimulus is: inpt=2253611532
Data Mismatch. Golden: 43520, Netlist: X, Time: 1812 ns
                1812  Test stimulus is: inpt=749214041
                1812  Test stimulus is: inpt=749214041
Data Mismatch. Golden: 43520, Netlist: X, Time: 1816 ns
                1816  Test stimulus is: inpt=1660766661
                1816  Test stimulus is: inpt=1660766661
Data Mismatch. Golden: 43520, Netlist: X, Time: 1820 ns
                1820  Test stimulus is: inpt=1742157263
                1820  Test stimulus is: inpt=1742157263
Data Mismatch. Golden: 43520, Netlist: X, Time: 1824 ns
                1824  Test stimulus is: inpt=1211753872
                1824  Test stimulus is: inpt=1211753872
Data Mismatch. Golden: 43520, Netlist: X, Time: 1828 ns
                1828  Test stimulus is: inpt=2833569873
                1828  Test stimulus is: inpt=2833569873
Data Mismatch. Golden: 43520, Netlist: X, Time: 1832 ns
                1832  Test stimulus is: inpt=3036259433
                1832  Test stimulus is: inpt=3036259433
Data Mismatch. Golden: 43520, Netlist: X, Time: 1836 ns
                1836  Test stimulus is: inpt=998493559
                1836  Test stimulus is: inpt=998493559
Data Mismatch. Golden: 43520, Netlist: X, Time: 1840 ns
                1840  Test stimulus is: inpt=623076682
                1840  Test stimulus is: inpt=623076682
Data Mismatch. Golden: 43520, Netlist: X, Time: 1844 ns
                1844  Test stimulus is: inpt=3963050200
                1844  Test stimulus is: inpt=3963050200
Data Mismatch. Golden: 43520, Netlist: X, Time: 1848 ns
                1848  Test stimulus is: inpt=1306348955
                1848  Test stimulus is: inpt=1306348955
Data Mismatch. Golden: 43520, Netlist: X, Time: 1852 ns
                1852  Test stimulus is: inpt=3792607940
                1852  Test stimulus is: inpt=3792607940
Data Mismatch. Golden: 43520, Netlist: X, Time: 1856 ns
                1856  Test stimulus is: inpt=1551413688
                1856  Test stimulus is: inpt=1551413688
Data Mismatch. Golden: 43520, Netlist: X, Time: 1860 ns
                1860  Test stimulus is: inpt=3689345719
                1860  Test stimulus is: inpt=3689345719
Data Mismatch. Golden: 43520, Netlist: X, Time: 1864 ns
                1864  Test stimulus is: inpt=3279482502
                1864  Test stimulus is: inpt=3279482502
Data Mismatch. Golden: 43520, Netlist: X, Time: 1868 ns
                1868  Test stimulus is: inpt=2555206192
                1868  Test stimulus is: inpt=2555206192
Data Mismatch. Golden: 43520, Netlist: X, Time: 1872 ns
                1872  Test stimulus is: inpt=1005409143
                1872  Test stimulus is: inpt=1005409143
Data Mismatch. Golden: 43520, Netlist: X, Time: 1876 ns
                1876  Test stimulus is: inpt=1524025269
                1876  Test stimulus is: inpt=1524025269
Data Mismatch. Golden: 43520, Netlist: X, Time: 1880 ns
                1880  Test stimulus is: inpt=1779824084
                1880  Test stimulus is: inpt=1779824084
Data Mismatch. Golden: 43520, Netlist: X, Time: 1884 ns
                1884  Test stimulus is: inpt=59213575
                1884  Test stimulus is: inpt=59213575
Data Mismatch. Golden: 43520, Netlist: X, Time: 1888 ns
                1888  Test stimulus is: inpt=990615414
                1888  Test stimulus is: inpt=990615414
Data Mismatch. Golden: 43520, Netlist: X, Time: 1892 ns
                1892  Test stimulus is: inpt=1956752873
                1892  Test stimulus is: inpt=1956752873
Data Mismatch. Golden: 43520, Netlist: X, Time: 1896 ns
                1896  Test stimulus is: inpt=1172474763
                1896  Test stimulus is: inpt=1172474763
Data Mismatch. Golden: 43520, Netlist: X, Time: 1900 ns
                1900  Test stimulus is: inpt=15884033
                1900  Test stimulus is: inpt=15884033
Data Mismatch. Golden: 43520, Netlist: X, Time: 1904 ns
                1904  Test stimulus is: inpt=1837140955
                1904  Test stimulus is: inpt=1837140955
Data Mismatch. Golden: 43520, Netlist: X, Time: 1908 ns
                1908  Test stimulus is: inpt=3228975744
                1908  Test stimulus is: inpt=3228975744
Data Mismatch. Golden: 43520, Netlist: X, Time: 1912 ns
                1912  Test stimulus is: inpt=1629331394
                1912  Test stimulus is: inpt=1629331394
Data Mismatch. Golden: 43520, Netlist: X, Time: 1916 ns
                1916  Test stimulus is: inpt=3807173317
                1916  Test stimulus is: inpt=3807173317
Data Mismatch. Golden: 43520, Netlist: X, Time: 1920 ns
                1920  Test stimulus is: inpt=2552756784
                1920  Test stimulus is: inpt=2552756784
Data Mismatch. Golden: 43520, Netlist: X, Time: 1924 ns
                1924  Test stimulus is: inpt=3618825391
                1924  Test stimulus is: inpt=3618825391
Data Mismatch. Golden: 43520, Netlist: X, Time: 1928 ns
                1928  Test stimulus is: inpt=3003308646
                1928  Test stimulus is: inpt=3003308646
Data Mismatch. Golden: 43520, Netlist: X, Time: 1932 ns
                1932  Test stimulus is: inpt=1476114863
                1932  Test stimulus is: inpt=1476114863
Data Mismatch. Golden: 43520, Netlist: X, Time: 1936 ns
                1936  Test stimulus is: inpt=4107824873
                1936  Test stimulus is: inpt=4107824873
Data Mismatch. Golden: 43520, Netlist: X, Time: 1940 ns
                1940  Test stimulus is: inpt=2084679672
                1940  Test stimulus is: inpt=2084679672
Data Mismatch. Golden: 43520, Netlist: X, Time: 1944 ns
                1944  Test stimulus is: inpt=2205592582
                1944  Test stimulus is: inpt=2205592582
Data Mismatch. Golden: 43520, Netlist: X, Time: 1948 ns
                1948  Test stimulus is: inpt=4152719087
                1948  Test stimulus is: inpt=4152719087
Data Mismatch. Golden: 43520, Netlist: X, Time: 1952 ns
                1952  Test stimulus is: inpt=1894725601
                1952  Test stimulus is: inpt=1894725601
Data Mismatch. Golden: 43520, Netlist: X, Time: 1956 ns
                1956  Test stimulus is: inpt=3400826005
                1956  Test stimulus is: inpt=3400826005
Data Mismatch. Golden: 43520, Netlist: X, Time: 1960 ns
                1960  Test stimulus is: inpt=4151459566
                1960  Test stimulus is: inpt=4151459566
Data Mismatch. Golden: 43520, Netlist: X, Time: 1964 ns
                1964  Test stimulus is: inpt=810437984
                1964  Test stimulus is: inpt=810437984
Data Mismatch. Golden: 43520, Netlist: X, Time: 1968 ns
                1968  Test stimulus is: inpt=4070334181
                1968  Test stimulus is: inpt=4070334181
Data Mismatch. Golden: 43520, Netlist: X, Time: 1972 ns
                1972  Test stimulus is: inpt=2485185064
                1972  Test stimulus is: inpt=2485185064
Data Mismatch. Golden: 43520, Netlist: X, Time: 1976 ns
                1976  Test stimulus is: inpt=841973092
                1976  Test stimulus is: inpt=841973092
Data Mismatch. Golden: 43520, Netlist: X, Time: 1980 ns
                1980  Test stimulus is: inpt=347354921
                1980  Test stimulus is: inpt=347354921
Data Mismatch. Golden: 43520, Netlist: X, Time: 1984 ns
                1984  Test stimulus is: inpt=4042174177
                1984  Test stimulus is: inpt=4042174177
Data Mismatch. Golden: 43520, Netlist: X, Time: 1988 ns
                1988  Test stimulus is: inpt=3149681271
                1988  Test stimulus is: inpt=3149681271
Data Mismatch. Golden: 43520, Netlist: X, Time: 1992 ns
                1992  Test stimulus is: inpt=924128622
                1992  Test stimulus is: inpt=924128622
Data Mismatch. Golden: 43520, Netlist: X, Time: 1996 ns
                1996  Test stimulus is: inpt=1084945793
                1996  Test stimulus is: inpt=1084945793
Data Mismatch. Golden: 43520, Netlist: X, Time: 2000 ns
                2000  Test stimulus is: inpt=1788852693
                2000  Test stimulus is: inpt=1788852693
Data Mismatch. Golden: 43520, Netlist: X, Time: 2004 ns
                2004  Test stimulus is: inpt=876074344
                2004  Test stimulus is: inpt=876074344
Data Mismatch. Golden: 43520, Netlist: X, Time: 2008 ns
                2008  Test stimulus is: inpt=2019717616
                2008  Test stimulus is: inpt=2019717616
Data Mismatch. Golden: 43520, Netlist: X, Time: 2012 ns
                2012  Test stimulus is: inpt=3581411498
                2012  Test stimulus is: inpt=3581411498
Data Mismatch. Golden: 43520, Netlist: X, Time: 2016 ns
                2016  Test stimulus is: inpt=127910671
                2016  Test stimulus is: inpt=127910671
Data Mismatch. Golden: 43520, Netlist: X, Time: 2020 ns
                2020  Test stimulus is: inpt=4175186161
                2020  Test stimulus is: inpt=4175186161
Data Mismatch. Golden: 43520, Netlist: X, Time: 2024 ns
                2024  Test stimulus is: inpt=3197877373
                2024  Test stimulus is: inpt=3197877373
Data Mismatch. Golden: 43520, Netlist: X, Time: 2028 ns
                2028  Test stimulus is: inpt=1194235278
                2028  Test stimulus is: inpt=1194235278
Data Mismatch. Golden: 43520, Netlist: X, Time: 2032 ns
                2032  Test stimulus is: inpt=4049722594
                2032  Test stimulus is: inpt=4049722594
Data Mismatch. Golden: 43520, Netlist: X, Time: 2036 ns
                2036  Test stimulus is: inpt=510020924
                2036  Test stimulus is: inpt=510020924
Data Mismatch. Golden: 43520, Netlist: X, Time: 2040 ns
                2040  Test stimulus is: inpt=3568690857
                2040  Test stimulus is: inpt=3568690857
Data Mismatch. Golden: 43520, Netlist: X, Time: 2044 ns
                2044  Test stimulus is: inpt=2011935215
                2044  Test stimulus is: inpt=2011935215
Data Mismatch. Golden: 43520, Netlist: X, Time: 2048 ns
                2048  Test stimulus is: inpt=2917650523
                2048  Test stimulus is: inpt=2917650523
Data Mismatch. Golden: 43520, Netlist: X, Time: 2052 ns
                2052  Test stimulus is: inpt=3617733807
                2052  Test stimulus is: inpt=3617733807
Data Mismatch. Golden: 43520, Netlist: X, Time: 2056 ns
                2056  Test stimulus is: inpt=620927818
                2056  Test stimulus is: inpt=620927818
Data Matched. Golden: 43520, Netlist: 43520, Time: 2060 ns
                2060  Test stimulus is: inpt=1557269945
                2060  Test stimulus is: inpt=1557269945
Data Matched. Golden: 2852171663, Netlist: 2852171663, Time: 2064 ns
                2064  Test stimulus is: inpt=160312595
                2064  Test stimulus is: inpt=160312595
Data Matched. Golden: 2852128143, Netlist: 2852128143, Time: 2068 ns
                2068  Test stimulus is: inpt=164115731
                2068  Test stimulus is: inpt=164115731
Data Matched. Golden: 2852171663, Netlist: 2852171663, Time: 2072 ns
                2072  Test stimulus is: inpt=853295461
                2072  Test stimulus is: inpt=853295461
Data Matched. Golden: 2852126720, Netlist: 2852126720, Time: 2076 ns
                2076  Test stimulus is: inpt=684074833
                2076  Test stimulus is: inpt=684074833
Data Matched. Golden: 0, Netlist: 0, Time: 2080 ns
                2080  Test stimulus is: inpt=3684186807
                2080  Test stimulus is: inpt=3684186807
Data Matched. Golden: 0, Netlist: 0, Time: 2084 ns
                2084  Test stimulus is: inpt=3432517785
                2084  Test stimulus is: inpt=3432517785
Data Matched. Golden: 1423, Netlist: 1423, Time: 2088 ns
                2088  Test stimulus is: inpt=2635204666
                2088  Test stimulus is: inpt=2635204666
Data Matched. Golden: 1423, Netlist: 1423, Time: 2092 ns
                2092  Test stimulus is: inpt=3102358129
                2092  Test stimulus is: inpt=3102358129
Data Matched. Golden: 1423, Netlist: 1423, Time: 2096 ns
                2096  Test stimulus is: inpt=830211938
                2096  Test stimulus is: inpt=830211938
Data Matched. Golden: 1423, Netlist: 1423, Time: 2100 ns
                2100  Test stimulus is: inpt=4063587044
                2100  Test stimulus is: inpt=4063587044
Data Matched. Golden: 0, Netlist: 0, Time: 2104 ns
                2104  Test stimulus is: inpt=353623338
                2104  Test stimulus is: inpt=353623338
Data Matched. Golden: 1423, Netlist: 1423, Time: 2108 ns
                2108  Test stimulus is: inpt=3201975421
                2108  Test stimulus is: inpt=3201975421
Data Matched. Golden: 1423, Netlist: 1423, Time: 2112 ns
                2112  Test stimulus is: inpt=753819481
                2112  Test stimulus is: inpt=753819481
Data Matched. Golden: 1423, Netlist: 1423, Time: 2116 ns
                2116  Test stimulus is: inpt=1925424101
                2116  Test stimulus is: inpt=1925424101
Data Matched. Golden: 1423, Netlist: 1423, Time: 2120 ns
                2120  Test stimulus is: inpt=1994288109
                2120  Test stimulus is: inpt=1994288109
Data Matched. Golden: 1423, Netlist: 1423, Time: 2124 ns
                2124  Test stimulus is: inpt=3836215497
                2124  Test stimulus is: inpt=3836215497
Data Matched. Golden: 1423, Netlist: 1423, Time: 2128 ns
                2128  Test stimulus is: inpt=2695810113
                2128  Test stimulus is: inpt=2695810113
Data Matched. Golden: 1423, Netlist: 1423, Time: 2132 ns
                2132  Test stimulus is: inpt=1472319919
                2132  Test stimulus is: inpt=1472319919
Data Matched. Golden: 1423, Netlist: 1423, Time: 2136 ns
                2136  Test stimulus is: inpt=3987152091
                2136  Test stimulus is: inpt=3987152091
Data Matched. Golden: 0, Netlist: 0, Time: 2140 ns
                2140  Test stimulus is: inpt=3868649677
                2140  Test stimulus is: inpt=3868649677
Data Matched. Golden: 0, Netlist: 0, Time: 2144 ns
                2144  Test stimulus is: inpt=940810096
                2144  Test stimulus is: inpt=940810096
Data Matched. Golden: 0, Netlist: 0, Time: 2148 ns
                2148  Test stimulus is: inpt=2200359942
                2148  Test stimulus is: inpt=2200359942
Data Matched. Golden: 0, Netlist: 0, Time: 2152 ns
                2152  Test stimulus is: inpt=3511165090
                2152  Test stimulus is: inpt=3511165090
Data Matched. Golden: 0, Netlist: 0, Time: 2156 ns
                2156  Test stimulus is: inpt=1587035581
                2156  Test stimulus is: inpt=1587035581
Data Matched. Golden: 1423, Netlist: 1423, Time: 2160 ns
                2160  Test stimulus is: inpt=3042303594
                2160  Test stimulus is: inpt=3042303594
Data Matched. Golden: 0, Netlist: 0, Time: 2164 ns
                2164  Test stimulus is: inpt=1849509852
                2164  Test stimulus is: inpt=1849509852
Data Matched. Golden: 0, Netlist: 0, Time: 2168 ns
                2168  Test stimulus is: inpt=2825674320
                2168  Test stimulus is: inpt=2825674320
Data Matched. Golden: 0, Netlist: 0, Time: 2172 ns
                2172  Test stimulus is: inpt=3179738235
                2172  Test stimulus is: inpt=3179738235
Data Matched. Golden: 1423, Netlist: 1423, Time: 2176 ns
                2176  Test stimulus is: inpt=2459785253
                2176  Test stimulus is: inpt=2459785253
Data Matched. Golden: 1423, Netlist: 1423, Time: 2180 ns
                2180  Test stimulus is: inpt=3158279288
                2180  Test stimulus is: inpt=3158279288
Data Matched. Golden: 1423, Netlist: 1423, Time: 2184 ns
                2184  Test stimulus is: inpt=2071693814
                2184  Test stimulus is: inpt=2071693814
Data Matched. Golden: 0, Netlist: 0, Time: 2188 ns
                2188  Test stimulus is: inpt=2921582172
                2188  Test stimulus is: inpt=2921582172
Data Matched. Golden: 0, Netlist: 0, Time: 2192 ns
                2192  Test stimulus is: inpt=298621731
                2192  Test stimulus is: inpt=298621731
Data Matched. Golden: 1423, Netlist: 1423, Time: 2196 ns
                2196  Test stimulus is: inpt=1018407801
                2196  Test stimulus is: inpt=1018407801
Data Matched. Golden: 1423, Netlist: 1423, Time: 2200 ns
                2200  Test stimulus is: inpt=1682310600
                2200  Test stimulus is: inpt=1682310600
Data Matched. Golden: 0, Netlist: 0, Time: 2204 ns
                2204  Test stimulus is: inpt=3721479867
                2204  Test stimulus is: inpt=3721479867
Data Matched. Golden: 0, Netlist: 0, Time: 2208 ns
                2208  Test stimulus is: inpt=2265771534
                2208  Test stimulus is: inpt=2265771534
Data Matched. Golden: 1423, Netlist: 1423, Time: 2212 ns
                2212  Test stimulus is: inpt=3112670323
                2212  Test stimulus is: inpt=3112670323
Data Matched. Golden: 1423, Netlist: 1423, Time: 2216 ns
                2216  Test stimulus is: inpt=108069644
                2216  Test stimulus is: inpt=108069644
Data Matched. Golden: 0, Netlist: 0, Time: 2220 ns
                2220  Test stimulus is: inpt=3876559054
                2220  Test stimulus is: inpt=3876559054
Data Matched. Golden: 1423, Netlist: 1423, Time: 2224 ns
                2224  Test stimulus is: inpt=1780113876
                2224  Test stimulus is: inpt=1780113876
Data Matched. Golden: 1423, Netlist: 1423, Time: 2228 ns
                2228  Test stimulus is: inpt=2901204057
                2228  Test stimulus is: inpt=2901204057
Data Matched. Golden: 1423, Netlist: 1423, Time: 2232 ns
                2232  Test stimulus is: inpt=1554149305
                2232  Test stimulus is: inpt=1554149305
Data Matched. Golden: 0, Netlist: 0, Time: 2236 ns
                2236  Test stimulus is: inpt=3652763827
                2236  Test stimulus is: inpt=3652763827
Data Matched. Golden: 0, Netlist: 0, Time: 2240 ns
                2240  Test stimulus is: inpt=2052046836
                2240  Test stimulus is: inpt=2052046836
Data Matched. Golden: 0, Netlist: 0, Time: 2244 ns
                2244  Test stimulus is: inpt=3136610933
                2244  Test stimulus is: inpt=3136610933
Data Matched. Golden: 1423, Netlist: 1423, Time: 2248 ns
                2248  Test stimulus is: inpt=107802892
                2248  Test stimulus is: inpt=107802892
Data Matched. Golden: 0, Netlist: 0, Time: 2252 ns
                2252  Test stimulus is: inpt=2633792057
                2252  Test stimulus is: inpt=2633792057
Data Matched. Golden: 1423, Netlist: 1423, Time: 2256 ns
                2256  Test stimulus is: inpt=24285954
                2256  Test stimulus is: inpt=24285954
Data Matched. Golden: 0, Netlist: 0, Time: 2260 ns
                2260  Test stimulus is: inpt=2330770965
                2260  Test stimulus is: inpt=2330770965
Data Matched. Golden: 0, Netlist: 0, Time: 2264 ns
                2264  Test stimulus is: inpt=50067717
                2264  Test stimulus is: inpt=50067717
Data Matched. Golden: 0, Netlist: 0, Time: 2268 ns
                2268  Test stimulus is: inpt=656163662
                2268  Test stimulus is: inpt=656163662
Data Matched. Golden: 0, Netlist: 0, Time: 2272 ns
                2272  Test stimulus is: inpt=20916482
                2272  Test stimulus is: inpt=20916482
Data Matched. Golden: 0, Netlist: 0, Time: 2276 ns
                2276  Test stimulus is: inpt=1551454648
                2276  Test stimulus is: inpt=1551454648
Data Matched. Golden: 0, Netlist: 0, Time: 2280 ns
                2280  Test stimulus is: inpt=2222961160
                2280  Test stimulus is: inpt=2222961160
Data Matched. Golden: 0, Netlist: 0, Time: 2284 ns
                2284  Test stimulus is: inpt=1189565325
                2284  Test stimulus is: inpt=1189565325
Data Matched. Golden: 0, Netlist: 0, Time: 2288 ns
                2288  Test stimulus is: inpt=3618934447
                2288  Test stimulus is: inpt=3618934447
Data Matched. Golden: 0, Netlist: 0, Time: 2292 ns
                2292  Test stimulus is: inpt=1953706472
                2292  Test stimulus is: inpt=1953706472
Data Matched. Golden: 0, Netlist: 0, Time: 2296 ns
                2296  Test stimulus is: inpt=1213794704
                2296  Test stimulus is: inpt=1213794704
Data Matched. Golden: 0, Netlist: 0, Time: 2300 ns
                2300  Test stimulus is: inpt=2062986229
                2300  Test stimulus is: inpt=2062986229
Data Matched. Golden: 1423, Netlist: 1423, Time: 2304 ns
                2304  Test stimulus is: inpt=2787151948
                2304  Test stimulus is: inpt=2787151948
Data Matched. Golden: 1423, Netlist: 1423, Time: 2308 ns
                2308  Test stimulus is: inpt=1031978363
                2308  Test stimulus is: inpt=1031978363
Data Matched. Golden: 0, Netlist: 0, Time: 2312 ns
                2312  Test stimulus is: inpt=2684724800
                2312  Test stimulus is: inpt=2684724800
Data Matched. Golden: 1423, Netlist: 1423, Time: 2316 ns
                2316  Test stimulus is: inpt=313066277
                2316  Test stimulus is: inpt=313066277
Data Matched. Golden: 1423, Netlist: 1423, Time: 2320 ns
                2320  Test stimulus is: inpt=2263594509
                2320  Test stimulus is: inpt=2263594509
Data Matched. Golden: 1423, Netlist: 1423, Time: 2324 ns
                2324  Test stimulus is: inpt=3095138416
                2324  Test stimulus is: inpt=3095138416
Data Matched. Golden: 1423, Netlist: 1423, Time: 2328 ns
                2328  Test stimulus is: inpt=382466349
                2328  Test stimulus is: inpt=382466349
Data Matched. Golden: 0, Netlist: 0, Time: 2332 ns
                2332  Test stimulus is: inpt=2497632297
                2332  Test stimulus is: inpt=2497632297
Data Matched. Golden: 1423, Netlist: 1423, Time: 2336 ns
                2336  Test stimulus is: inpt=1579504060
                2336  Test stimulus is: inpt=1579504060
Data Matched. Golden: 0, Netlist: 0, Time: 2340 ns
                2340  Test stimulus is: inpt=2558199856
                2340  Test stimulus is: inpt=2558199856
Data Matched. Golden: 0, Netlist: 0, Time: 2344 ns
                2344  Test stimulus is: inpt=1613180352
                2344  Test stimulus is: inpt=1613180352
Data Matched. Golden: 1423, Netlist: 1423, Time: 2348 ns
                2348  Test stimulus is: inpt=678848848
                2348  Test stimulus is: inpt=678848848
Data Matched. Golden: 0, Netlist: 0, Time: 2352 ns
                2352  Test stimulus is: inpt=3503254177
                2352  Test stimulus is: inpt=3503254177
Data Matched. Golden: 1423, Netlist: 1423, Time: 2356 ns
                2356  Test stimulus is: inpt=650067789
                2356  Test stimulus is: inpt=650067789
Data Matched. Golden: 1423, Netlist: 1423, Time: 2360 ns
                2360  Test stimulus is: inpt=4210241269
                2360  Test stimulus is: inpt=4210241269
Data Matched. Golden: 0, Netlist: 0, Time: 2364 ns
                2364  Test stimulus is: inpt=2055712757
                2364  Test stimulus is: inpt=2055712757
Data Matched. Golden: 1423, Netlist: 1423, Time: 2368 ns
                2368  Test stimulus is: inpt=2934623325
                2368  Test stimulus is: inpt=2934623325
Data Matched. Golden: 0, Netlist: 0, Time: 2372 ns
                2372  Test stimulus is: inpt=3393720980
                2372  Test stimulus is: inpt=3393720980
Data Matched. Golden: 0, Netlist: 0, Time: 2376 ns
                2376  Test stimulus is: inpt=3042485866
                2376  Test stimulus is: inpt=3042485866
Data Matched. Golden: 1423, Netlist: 1423, Time: 2380 ns
                2380  Test stimulus is: inpt=1583375804
                2380  Test stimulus is: inpt=1583375804
Data Matched. Golden: 1423, Netlist: 1423, Time: 2384 ns
                2384  Test stimulus is: inpt=3695380664
                2384  Test stimulus is: inpt=3695380664
Data Matched. Golden: 0, Netlist: 0, Time: 2388 ns
                2388  Test stimulus is: inpt=3476069534
                2388  Test stimulus is: inpt=3476069534
Data Matched. Golden: 1423, Netlist: 1423, Time: 2392 ns
                2392  Test stimulus is: inpt=4252567290
                2392  Test stimulus is: inpt=4252567290
Data Matched. Golden: 0, Netlist: 0, Time: 2396 ns
                2396  Test stimulus is: inpt=591399750
                2396  Test stimulus is: inpt=591399750
Data Matched. Golden: 0, Netlist: 0, Time: 2400 ns
                2400  Test stimulus is: inpt=2214224903
                2400  Test stimulus is: inpt=2214224903
Data Matched. Golden: 1423, Netlist: 1423, Time: 2404 ns
                2404  Test stimulus is: inpt=3385572499
                2404  Test stimulus is: inpt=3385572499
Data Matched. Golden: 1423, Netlist: 1423, Time: 2408 ns
                2408  Test stimulus is: inpt=2866443349
                2408  Test stimulus is: inpt=2866443349
Data Matched. Golden: 1423, Netlist: 1423, Time: 2412 ns
                2412  Test stimulus is: inpt=1540610999
                2412  Test stimulus is: inpt=1540610999
Data Matched. Golden: 0, Netlist: 0, Time: 2416 ns
                2416  Test stimulus is: inpt=584446277
                2416  Test stimulus is: inpt=584446277
Data Matched. Golden: 0, Netlist: 0, Time: 2420 ns
                2420  Test stimulus is: inpt=2977958499
                2420  Test stimulus is: inpt=2977958499
Data Matched. Golden: 0, Netlist: 0, Time: 2424 ns
                2424  Test stimulus is: inpt=2895372377
                2424  Test stimulus is: inpt=2895372377
Data Matched. Golden: 0, Netlist: 0, Time: 2428 ns
                2428  Test stimulus is: inpt=2473774630
                2428  Test stimulus is: inpt=2473774630
Data Matched. Golden: 1423, Netlist: 1423, Time: 2432 ns
                2432  Test stimulus is: inpt=3024713320
                2432  Test stimulus is: inpt=3024713320
Data Matched. Golden: 1423, Netlist: 1423, Time: 2436 ns
                2436  Test stimulus is: inpt=2405688350
                2436  Test stimulus is: inpt=2405688350
Data Matched. Golden: 0, Netlist: 0, Time: 2440 ns
                2440  Test stimulus is: inpt=3359175824
                2440  Test stimulus is: inpt=3359175824
Data Matched. Golden: 1423, Netlist: 1423, Time: 2444 ns
                2444  Test stimulus is: inpt=756655450
                2444  Test stimulus is: inpt=756655450
Data Matched. Golden: 1423, Netlist: 1423, Time: 2448 ns
                2448  Test stimulus is: inpt=239306012
                2448  Test stimulus is: inpt=239306012
Data Matched. Golden: 1423, Netlist: 1423, Time: 2452 ns
                2452  Test stimulus is: inpt=1553557433
                2452  Test stimulus is: inpt=1553557433
Data Matched. Golden: 1423, Netlist: 1423, Time: 2456 ns
                2456  Test stimulus is: inpt=1434853291
                2456  Test stimulus is: inpt=1434853291
Data Matched. Golden: 0, Netlist: 0, Time: 2460 ns
                2460  Test stimulus is: inpt=1747376592
                2460  Test stimulus is: inpt=1747376592
Data Matched. Golden: 0, Netlist: 0, Time: 2464 ns
                2464  Test stimulus is: inpt=934897007
                2464  Test stimulus is: inpt=934897007
Data Matched. Golden: 0, Netlist: 0, Time: 2468 ns
                2468  Test stimulus is: inpt=1818914264
                2468  Test stimulus is: inpt=1818914264
Data Matched. Golden: 1423, Netlist: 1423, Time: 2472 ns
                2472  Test stimulus is: inpt=2731313221
                2472  Test stimulus is: inpt=2731313221
Data Matched. Golden: 1423, Netlist: 1423, Time: 2476 ns
                2476  Test stimulus is: inpt=1188472717
                2476  Test stimulus is: inpt=1188472717
Data Matched. Golden: 1423, Netlist: 1423, Time: 2480 ns
                2480  Test stimulus is: inpt=1173562251
                2480  Test stimulus is: inpt=1173562251
Data Matched. Golden: 1423, Netlist: 1423, Time: 2484 ns
                2484  Test stimulus is: inpt=2116325884
                2484  Test stimulus is: inpt=2116325884
Data Matched. Golden: 1423, Netlist: 1423, Time: 2488 ns
                2488  Test stimulus is: inpt=1847467996
                2488  Test stimulus is: inpt=1847467996
Data Matched. Golden: 0, Netlist: 0, Time: 2492 ns
                2492  Test stimulus is: inpt=3531541156
                2492  Test stimulus is: inpt=3531541156
Data Matched. Golden: 1423, Netlist: 1423, Time: 2496 ns
                2496  Test stimulus is: inpt=211258649
                2496  Test stimulus is: inpt=211258649
Data Matched. Golden: 1423, Netlist: 1423, Time: 2500 ns
                2500  Test stimulus is: inpt=1387606949
                2500  Test stimulus is: inpt=1387606949
Data Matched. Golden: 0, Netlist: 0, Time: 2504 ns
                2504  Test stimulus is: inpt=2671349310
                2504  Test stimulus is: inpt=2671349310
Data Matched. Golden: 1423, Netlist: 1423, Time: 2508 ns
                2508  Test stimulus is: inpt=4186685683
                2508  Test stimulus is: inpt=4186685683
Data Matched. Golden: 0, Netlist: 0, Time: 2512 ns
                2512  Test stimulus is: inpt=2893556824
                2512  Test stimulus is: inpt=2893556824
Data Matched. Golden: 0, Netlist: 0, Time: 2516 ns
                2516  Test stimulus is: inpt=1644522436
                2516  Test stimulus is: inpt=1644522436
Data Matched. Golden: 1423, Netlist: 1423, Time: 2520 ns
                2520  Test stimulus is: inpt=775308124
                2520  Test stimulus is: inpt=775308124
Data Matched. Golden: 0, Netlist: 0, Time: 2524 ns
                2524  Test stimulus is: inpt=54150406
                2524  Test stimulus is: inpt=54150406
Data Matched. Golden: 1423, Netlist: 1423, Time: 2528 ns
                2528  Test stimulus is: inpt=3441250458
                2528  Test stimulus is: inpt=3441250458
Data Matched. Golden: 1423, Netlist: 1423, Time: 2532 ns
                2532  Test stimulus is: inpt=202774808
                2532  Test stimulus is: inpt=202774808
Data Matched. Golden: 0, Netlist: 0, Time: 2536 ns
                2536  Test stimulus is: inpt=3807405765
                2536  Test stimulus is: inpt=3807405765
Data Matched. Golden: 1423, Netlist: 1423, Time: 2540 ns
                2540  Test stimulus is: inpt=1427493290
                2540  Test stimulus is: inpt=1427493290
Data Matched. Golden: 1423, Netlist: 1423, Time: 2544 ns
                2544  Test stimulus is: inpt=219284250
                2544  Test stimulus is: inpt=219284250
Data Matched. Golden: 0, Netlist: 0, Time: 2548 ns
                2548  Test stimulus is: inpt=1641797059
                2548  Test stimulus is: inpt=1641797059
Data Matched. Golden: 1423, Netlist: 1423, Time: 2552 ns
                2552  Test stimulus is: inpt=1496639922
                2552  Test stimulus is: inpt=1496639922
Data Matched. Golden: 0, Netlist: 0, Time: 2556 ns
                2556  Test stimulus is: inpt=104030988
                2556  Test stimulus is: inpt=104030988
Data Matched. Golden: 1423, Netlist: 1423, Time: 2560 ns
                2560  Test stimulus is: inpt=4109373161
                2560  Test stimulus is: inpt=4109373161
Data Matched. Golden: 0, Netlist: 0, Time: 2564 ns
                2564  Test stimulus is: inpt=1641741763
                2564  Test stimulus is: inpt=1641741763
Data Matched. Golden: 1423, Netlist: 1423, Time: 2568 ns
                2568  Test stimulus is: inpt=1974301675
                2568  Test stimulus is: inpt=1974301675
Data Matched. Golden: 1423, Netlist: 1423, Time: 2572 ns
                2572  Test stimulus is: inpt=2083371512
                2572  Test stimulus is: inpt=2083371512
Data Matched. Golden: 0, Netlist: 0, Time: 2576 ns
                2576  Test stimulus is: inpt=2032927730
                2576  Test stimulus is: inpt=2032927730
Data Matched. Golden: 1423, Netlist: 1423, Time: 2580 ns
                2580  Test stimulus is: inpt=1149480329
                2580  Test stimulus is: inpt=1149480329
Data Matched. Golden: 0, Netlist: 0, Time: 2584 ns
                2584  Test stimulus is: inpt=931951471
                2584  Test stimulus is: inpt=931951471
Data Matched. Golden: 0, Netlist: 0, Time: 2588 ns
                2588  Test stimulus is: inpt=232868635
                2588  Test stimulus is: inpt=232868635
Data Matched. Golden: 0, Netlist: 0, Time: 2592 ns
                2592  Test stimulus is: inpt=3600885933
                2592  Test stimulus is: inpt=3600885933
Data Matched. Golden: 1423, Netlist: 1423, Time: 2596 ns
                2596  Test stimulus is: inpt=877511016
                2596  Test stimulus is: inpt=877511016
Data Matched. Golden: 0, Netlist: 0, Time: 2600 ns
                2600  Test stimulus is: inpt=2465796645
                2600  Test stimulus is: inpt=2465796645
Data Matched. Golden: 0, Netlist: 0, Time: 2604 ns
                2604  Test stimulus is: inpt=1743280079
                2604  Test stimulus is: inpt=1743280079
Data Matched. Golden: 0, Netlist: 0, Time: 2608 ns
                2608  Test stimulus is: inpt=1440583083
                2608  Test stimulus is: inpt=1440583083
Data Matched. Golden: 0, Netlist: 0, Time: 2612 ns
                2612  Test stimulus is: inpt=2375340571
                2612  Test stimulus is: inpt=2375340571
Data Matched. Golden: 0, Netlist: 0, Time: 2616 ns
                2616  Test stimulus is: inpt=3225108096
                2616  Test stimulus is: inpt=3225108096
Data Matched. Golden: 0, Netlist: 0, Time: 2620 ns
                2620  Test stimulus is: inpt=785832285
                2620  Test stimulus is: inpt=785832285
Data Matched. Golden: 0, Netlist: 0, Time: 2624 ns
                2624  Test stimulus is: inpt=1093533058
                2624  Test stimulus is: inpt=1093533058
Data Matched. Golden: 0, Netlist: 0, Time: 2628 ns
                2628  Test stimulus is: inpt=2184462852
                2628  Test stimulus is: inpt=2184462852
Data Matched. Golden: 1423, Netlist: 1423, Time: 2632 ns
                2632  Test stimulus is: inpt=732407127
                2632  Test stimulus is: inpt=732407127
Data Matched. Golden: 0, Netlist: 0, Time: 2636 ns
                2636  Test stimulus is: inpt=456559414
                2636  Test stimulus is: inpt=456559414
Data Matched. Golden: 0, Netlist: 0, Time: 2640 ns
                2640  Test stimulus is: inpt=426378034
                2640  Test stimulus is: inpt=426378034
Data Matched. Golden: 0, Netlist: 0, Time: 2644 ns
                2644  Test stimulus is: inpt=3169003641
                2644  Test stimulus is: inpt=3169003641
Data Matched. Golden: 1423, Netlist: 1423, Time: 2648 ns
                2648  Test stimulus is: inpt=4065046244
                2648  Test stimulus is: inpt=4065046244
Data Matched. Golden: 1423, Netlist: 1423, Time: 2652 ns
                2652  Test stimulus is: inpt=2336418838
                2652  Test stimulus is: inpt=2336418838
Data Matched. Golden: 0, Netlist: 0, Time: 2656 ns
                2656  Test stimulus is: inpt=3581930666
                2656  Test stimulus is: inpt=3581930666
Data Matched. Golden: 1423, Netlist: 1423, Time: 2660 ns
                2660  Test stimulus is: inpt=1615881664
                2660  Test stimulus is: inpt=1615881664
Data Matched. Golden: 1423, Netlist: 1423, Time: 2664 ns
                2664  Test stimulus is: inpt=2539227182
                2664  Test stimulus is: inpt=2539227182
Data Matched. Golden: 0, Netlist: 0, Time: 2668 ns
                2668  Test stimulus is: inpt=1181038476
                2668  Test stimulus is: inpt=1181038476
Data Matched. Golden: 0, Netlist: 0, Time: 2672 ns
                2672  Test stimulus is: inpt=3099640433
                2672  Test stimulus is: inpt=3099640433
Data Matched. Golden: 0, Netlist: 0, Time: 2676 ns
                2676  Test stimulus is: inpt=2113835003
                2676  Test stimulus is: inpt=2113835003
Data Matched. Golden: 1423, Netlist: 1423, Time: 2680 ns
                2680  Test stimulus is: inpt=1582571964
                2680  Test stimulus is: inpt=1582571964
Data Matched. Golden: 0, Netlist: 0, Time: 2684 ns
                2684  Test stimulus is: inpt=4000344284
                2684  Test stimulus is: inpt=4000344284
Data Matched. Golden: 1423, Netlist: 1423, Time: 2688 ns
                2688  Test stimulus is: inpt=200038167
                2688  Test stimulus is: inpt=200038167
Data Matched. Golden: 1423, Netlist: 1423, Time: 2692 ns
                2692  Test stimulus is: inpt=3772777665
                2692  Test stimulus is: inpt=3772777665
Data Matched. Golden: 1423, Netlist: 1423, Time: 2696 ns
                2696  Test stimulus is: inpt=1979392491
                2696  Test stimulus is: inpt=1979392491
Data Matched. Golden: 1423, Netlist: 1423, Time: 2700 ns
                2700  Test stimulus is: inpt=1520253877
                2700  Test stimulus is: inpt=1520253877
Data Matched. Golden: 0, Netlist: 0, Time: 2704 ns
                2704  Test stimulus is: inpt=3304926857
                2704  Test stimulus is: inpt=3304926857
Data Matched. Golden: 1423, Netlist: 1423, Time: 2708 ns
                2708  Test stimulus is: inpt=3350389391
                2708  Test stimulus is: inpt=3350389391
Data Matched. Golden: 0, Netlist: 0, Time: 2712 ns
                2712  Test stimulus is: inpt=3757504191
                2712  Test stimulus is: inpt=3757504191
Data Matched. Golden: 1423, Netlist: 1423, Time: 2716 ns
                2716  Test stimulus is: inpt=3628477104
                2716  Test stimulus is: inpt=3628477104
Data Matched. Golden: 1423, Netlist: 1423, Time: 2720 ns
                2720  Test stimulus is: inpt=3920927443
                2720  Test stimulus is: inpt=3920927443
Data Matched. Golden: 0, Netlist: 0, Time: 2724 ns
                2724  Test stimulus is: inpt=3944547030
                2724  Test stimulus is: inpt=3944547030
Data Matched. Golden: 1423, Netlist: 1423, Time: 2728 ns
                2728  Test stimulus is: inpt=3242511490
                2728  Test stimulus is: inpt=3242511490
Data Matched. Golden: 1423, Netlist: 1423, Time: 2732 ns
                2732  Test stimulus is: inpt=224621850
                2732  Test stimulus is: inpt=224621850
Data Matched. Golden: 1423, Netlist: 1423, Time: 2736 ns
                2736  Test stimulus is: inpt=954640241
                2736  Test stimulus is: inpt=954640241
Data Matched. Golden: 1423, Netlist: 1423, Time: 2740 ns
                2740  Test stimulus is: inpt=3951559895
                2740  Test stimulus is: inpt=3951559895
Data Matched. Golden: 0, Netlist: 0, Time: 2744 ns
                2744  Test stimulus is: inpt=2271383054
                2744  Test stimulus is: inpt=2271383054
Data Matched. Golden: 1423, Netlist: 1423, Time: 2748 ns
                2748  Test stimulus is: inpt=4173796593
                2748  Test stimulus is: inpt=4173796593
Data Matched. Golden: 0, Netlist: 0, Time: 2752 ns
                2752  Test stimulus is: inpt=1720065485
                2752  Test stimulus is: inpt=1720065485
Data Matched. Golden: 0, Netlist: 0, Time: 2756 ns
                2756  Test stimulus is: inpt=45957893
                2756  Test stimulus is: inpt=45957893
Data Matched. Golden: 0, Netlist: 0, Time: 2760 ns
                2760  Test stimulus is: inpt=238742300
                2760  Test stimulus is: inpt=238742300
Data Matched. Golden: 0, Netlist: 0, Time: 2764 ns
                2764  Test stimulus is: inpt=1276692376
                2764  Test stimulus is: inpt=1276692376
Data Matched. Golden: 1423, Netlist: 1423, Time: 2768 ns
                2768  Test stimulus is: inpt=4134570220
                2768  Test stimulus is: inpt=4134570220
Data Matched. Golden: 0, Netlist: 0, Time: 2772 ns
                2772  Test stimulus is: inpt=2504119850
                2772  Test stimulus is: inpt=2504119850
Data Matched. Golden: 0, Netlist: 0, Time: 2776 ns
                2776  Test stimulus is: inpt=3000060517
                2776  Test stimulus is: inpt=3000060517
Data Matched. Golden: 1423, Netlist: 1423, Time: 2780 ns
                2780  Test stimulus is: inpt=462554423
                2780  Test stimulus is: inpt=462554423
Data Matched. Golden: 0, Netlist: 0, Time: 2784 ns
                2784  Test stimulus is: inpt=2180658691
                2784  Test stimulus is: inpt=2180658691
Data Matched. Golden: 0, Netlist: 0, Time: 2788 ns
                2788  Test stimulus is: inpt=4285701886
                2788  Test stimulus is: inpt=4285701886
Data Matched. Golden: 0, Netlist: 0, Time: 2792 ns
                2792  Test stimulus is: inpt=4272807165
                2792  Test stimulus is: inpt=4272807165
Data Matched. Golden: 1423, Netlist: 1423, Time: 2796 ns
                2796  Test stimulus is: inpt=2675576382
                2796  Test stimulus is: inpt=2675576382
Data Matched. Golden: 0, Netlist: 0, Time: 2800 ns
                2800  Test stimulus is: inpt=4097455336
                2800  Test stimulus is: inpt=4097455336
Data Matched. Golden: 0, Netlist: 0, Time: 2804 ns
                2804  Test stimulus is: inpt=3126868084
                2804  Test stimulus is: inpt=3126868084
Data Matched. Golden: 0, Netlist: 0, Time: 2808 ns
                2808  Test stimulus is: inpt=1477020080
                2808  Test stimulus is: inpt=1477020080
Data Matched. Golden: 1423, Netlist: 1423, Time: 2812 ns
                2812  Test stimulus is: inpt=2204228614
                2812  Test stimulus is: inpt=2204228614
Data Matched. Golden: 0, Netlist: 0, Time: 2816 ns
                2816  Test stimulus is: inpt=152456466
                2816  Test stimulus is: inpt=152456466
Data Matched. Golden: 0, Netlist: 0, Time: 2820 ns
                2820  Test stimulus is: inpt=3026910312
                2820  Test stimulus is: inpt=3026910312
Data Matched. Golden: 0, Netlist: 0, Time: 2824 ns
                2824  Test stimulus is: inpt=3803840709
                2824  Test stimulus is: inpt=3803840709
Data Matched. Golden: 0, Netlist: 0, Time: 2828 ns
                2828  Test stimulus is: inpt=4280299262
                2828  Test stimulus is: inpt=4280299262
Data Matched. Golden: 0, Netlist: 0, Time: 2832 ns
                2832  Test stimulus is: inpt=453971254
                2832  Test stimulus is: inpt=453971254
Data Matched. Golden: 1423, Netlist: 1423, Time: 2836 ns
                2836  Test stimulus is: inpt=2040465907
                2836  Test stimulus is: inpt=2040465907
Data Matched. Golden: 1423, Netlist: 1423, Time: 2840 ns
                2840  Test stimulus is: inpt=2111679483
                2840  Test stimulus is: inpt=2111679483
Data Matched. Golden: 1423, Netlist: 1423, Time: 2844 ns
                2844  Test stimulus is: inpt=3045948523
                2844  Test stimulus is: inpt=3045948523
Data Matched. Golden: 1423, Netlist: 1423, Time: 2848 ns
                2848  Test stimulus is: inpt=197902103
                2848  Test stimulus is: inpt=197902103
Data Matched. Golden: 0, Netlist: 0, Time: 2852 ns
                2852  Test stimulus is: inpt=2278569487
                2852  Test stimulus is: inpt=2278569487
Data Matched. Golden: 0, Netlist: 0, Time: 2856 ns
                2856  Test stimulus is: inpt=2319955476
                2856  Test stimulus is: inpt=2319955476
Data Matched. Golden: 0, Netlist: 0, Time: 2860 ns
                2860  Test stimulus is: inpt=352322858
                2860  Test stimulus is: inpt=352322858
Data Matched. Golden: 0, Netlist: 0, Time: 2864 ns
                2864  Test stimulus is: inpt=3546705574
                2864  Test stimulus is: inpt=3546705574
Data Matched. Golden: 0, Netlist: 0, Time: 2868 ns
                2868  Test stimulus is: inpt=3933611732
                2868  Test stimulus is: inpt=3933611732
Data Matched. Golden: 0, Netlist: 0, Time: 2872 ns
                2872  Test stimulus is: inpt=3853258955
                2872  Test stimulus is: inpt=3853258955
Data Matched. Golden: 0, Netlist: 0, Time: 2876 ns
                2876  Test stimulus is: inpt=3045573227
                2876  Test stimulus is: inpt=3045573227
Data Matched. Golden: 1423, Netlist: 1423, Time: 2880 ns
                2880  Test stimulus is: inpt=41413380
                2880  Test stimulus is: inpt=41413380
Data Matched. Golden: 1423, Netlist: 1423, Time: 2884 ns
                2884  Test stimulus is: inpt=4199035636
                2884  Test stimulus is: inpt=4199035636
Data Matched. Golden: 0, Netlist: 0, Time: 2888 ns
                2888  Test stimulus is: inpt=1183539597
                2888  Test stimulus is: inpt=1183539597
Data Matched. Golden: 0, Netlist: 0, Time: 2892 ns
                2892  Test stimulus is: inpt=4041896161
                2892  Test stimulus is: inpt=4041896161
Data Matched. Golden: 1423, Netlist: 1423, Time: 2896 ns
                2896  Test stimulus is: inpt=1122221445
                2896  Test stimulus is: inpt=1122221445
Data Matched. Golden: 1423, Netlist: 1423, Time: 2900 ns
                2900  Test stimulus is: inpt=3701044409
                2900  Test stimulus is: inpt=3701044409
Data Matched. Golden: 0, Netlist: 0, Time: 2904 ns
                2904  Test stimulus is: inpt=3839825609
                2904  Test stimulus is: inpt=3839825609
Data Matched. Golden: 1423, Netlist: 1423, Time: 2908 ns
                2908  Test stimulus is: inpt=2959052384
                2908  Test stimulus is: inpt=2959052384
Data Matched. Golden: 1423, Netlist: 1423, Time: 2912 ns
                2912  Test stimulus is: inpt=2741252678
                2912  Test stimulus is: inpt=2741252678
Data Matched. Golden: 0, Netlist: 0, Time: 2916 ns
                2916  Test stimulus is: inpt=510970684
                2916  Test stimulus is: inpt=510970684
Data Matched. Golden: 0, Netlist: 0, Time: 2920 ns
                2920  Test stimulus is: inpt=461725495
                2920  Test stimulus is: inpt=461725495
Data Matched. Golden: 1423, Netlist: 1423, Time: 2924 ns
                2924  Test stimulus is: inpt=739005784
                2924  Test stimulus is: inpt=739005784
Data Matched. Golden: 0, Netlist: 0, Time: 2928 ns
                2928  Test stimulus is: inpt=970348403
                2928  Test stimulus is: inpt=970348403
Data Matched. Golden: 1423, Netlist: 1423, Time: 2932 ns
                2932  Test stimulus is: inpt=2272842254
                2932  Test stimulus is: inpt=2272842254
Data Matched. Golden: 1423, Netlist: 1423, Time: 2936 ns
                2936  Test stimulus is: inpt=1852646364
                2936  Test stimulus is: inpt=1852646364
Data Matched. Golden: 0, Netlist: 0, Time: 2940 ns
                2940  Test stimulus is: inpt=406831920
                2940  Test stimulus is: inpt=406831920
Data Matched. Golden: 0, Netlist: 0, Time: 2944 ns
                2944  Test stimulus is: inpt=1749415376
                2944  Test stimulus is: inpt=1749415376
Data Matched. Golden: 0, Netlist: 0, Time: 2948 ns
                2948  Test stimulus is: inpt=7595264
                2948  Test stimulus is: inpt=7595264
Data Matched. Golden: 1423, Netlist: 1423, Time: 2952 ns
                2952  Test stimulus is: inpt=562171715
                2952  Test stimulus is: inpt=562171715
Data Matched. Golden: 1423, Netlist: 1423, Time: 2956 ns
                2956  Test stimulus is: inpt=2087621112
                2956  Test stimulus is: inpt=2087621112
Data Matched. Golden: 1423, Netlist: 1423, Time: 2960 ns
                2960  Test stimulus is: inpt=3501824673
                2960  Test stimulus is: inpt=3501824673
Data Matched. Golden: 0, Netlist: 0, Time: 2964 ns
                2964  Test stimulus is: inpt=700456787
                2964  Test stimulus is: inpt=700456787
Data Matched. Golden: 0, Netlist: 0, Time: 2968 ns
                2968  Test stimulus is: inpt=1280872344
                2968  Test stimulus is: inpt=1280872344
Data Matched. Golden: 0, Netlist: 0, Time: 2972 ns
                2972  Test stimulus is: inpt=804207967
                2972  Test stimulus is: inpt=804207967
Data Matched. Golden: 1423, Netlist: 1423, Time: 2976 ns
                2976  Test stimulus is: inpt=3284046471
                2976  Test stimulus is: inpt=3284046471
Data Matched. Golden: 0, Netlist: 0, Time: 2980 ns
                2980  Test stimulus is: inpt=4250884858
                2980  Test stimulus is: inpt=4250884858
Data Matched. Golden: 0, Netlist: 0, Time: 2984 ns
                2984  Test stimulus is: inpt=379179309
                2984  Test stimulus is: inpt=379179309
Data Matched. Golden: 1423, Netlist: 1423, Time: 2988 ns
                2988  Test stimulus is: inpt=3094741616
                2988  Test stimulus is: inpt=3094741616
Data Matched. Golden: 1423, Netlist: 1423, Time: 2992 ns
                2992  Test stimulus is: inpt=3048532075
                2992  Test stimulus is: inpt=3048532075
Data Matched. Golden: 1423, Netlist: 1423, Time: 2996 ns
                2996  Test stimulus is: inpt=2564241457
                2996  Test stimulus is: inpt=2564241457
Data Matched. Golden: 1423, Netlist: 1423, Time: 3000 ns
                3000  Test stimulus is: inpt=2301607954
                3000  Test stimulus is: inpt=2301607954
Data Matched. Golden: 0, Netlist: 0, Time: 3004 ns
                3004  Test stimulus is: inpt=105963276
                3004  Test stimulus is: inpt=105963276
Data Matched. Golden: 1423, Netlist: 1423, Time: 3008 ns
                3008  Test stimulus is: inpt=115043085
                3008  Test stimulus is: inpt=115043085
Data Matched. Golden: 0, Netlist: 0, Time: 3012 ns
                3012  Test stimulus is: inpt=181211925
                3012  Test stimulus is: inpt=181211925
Data Matched. Golden: 1423, Netlist: 1423, Time: 3016 ns
                3016  Test stimulus is: inpt=540084032
                3016  Test stimulus is: inpt=540084032
Data Matched. Golden: 0, Netlist: 0, Time: 3020 ns
                3020  Test stimulus is: inpt=1248038292
                3020  Test stimulus is: inpt=1248038292
Data Matched. Golden: 1423, Netlist: 1423, Time: 3024 ns
                3024  Test stimulus is: inpt=706454356
                3024  Test stimulus is: inpt=706454356
Data Matched. Golden: 1423, Netlist: 1423, Time: 3028 ns
                3028  Test stimulus is: inpt=3227648640
                3028  Test stimulus is: inpt=3227648640
Data Matched. Golden: 0, Netlist: 0, Time: 3032 ns
                3032  Test stimulus is: inpt=160240915
                3032  Test stimulus is: inpt=160240915
Data Matched. Golden: 1423, Netlist: 1423, Time: 3036 ns
                3036  Test stimulus is: inpt=3789784771
                3036  Test stimulus is: inpt=3789784771
Data Matched. Golden: 0, Netlist: 0, Time: 3040 ns
                3040  Test stimulus is: inpt=4137017069
                3040  Test stimulus is: inpt=4137017069
Data Matched. Golden: 1423, Netlist: 1423, Time: 3044 ns
                3044  Test stimulus is: inpt=3998148316
                3044  Test stimulus is: inpt=3998148316
Data Matched. Golden: 0, Netlist: 0, Time: 3048 ns
                3048  Test stimulus is: inpt=3161985144
                3048  Test stimulus is: inpt=3161985144
Data Matched. Golden: 0, Netlist: 0, Time: 3052 ns
                3052  Test stimulus is: inpt=332664103
                3052  Test stimulus is: inpt=332664103
Data Matched. Golden: 0, Netlist: 0, Time: 3056 ns
                3056  Test stimulus is: inpt=2951554655
                3056  Test stimulus is: inpt=2951554655
Data Matched. Golden: 0, Netlist: 0, Time: 3060 ns
                3060  Test stimulus is: inpt=297818915
                3060  Test stimulus is: inpt=297818915
Data Matched. Golden: 1423, Netlist: 1423, Time: 3064 ns
                3064  Test stimulus is: inpt=1435954091
                3064  Test stimulus is: inpt=1435954091
Data Matched. Golden: 1423, Netlist: 1423, Time: 3068 ns
                3068  Test stimulus is: inpt=474093368
                3068  Test stimulus is: inpt=474093368
Data Matched. Golden: 1423, Netlist: 1423, Time: 3072 ns
                3072  Test stimulus is: inpt=290671906
                3072  Test stimulus is: inpt=290671906
Data Matched. Golden: 0, Netlist: 0, Time: 3076 ns
                3076  Test stimulus is: inpt=1693629897
                3076  Test stimulus is: inpt=1693629897
Data Matched. Golden: 1423, Netlist: 1423, Time: 3080 ns
                3080  Test stimulus is: inpt=3823848647
                3080  Test stimulus is: inpt=3823848647
Data Matched. Golden: 1423, Netlist: 1423, Time: 3084 ns
                3084  Test stimulus is: inpt=3242222210
                3084  Test stimulus is: inpt=3242222210
Data Matched. Golden: 0, Netlist: 0, Time: 3088 ns
                3088  Test stimulus is: inpt=1733613518
                3088  Test stimulus is: inpt=1733613518
Data Matched. Golden: 1423, Netlist: 1423, Time: 3092 ns
                3092  Test stimulus is: inpt=3817743047
                3092  Test stimulus is: inpt=3817743047
Data Matched. Golden: 1423, Netlist: 1423, Time: 3096 ns
                3096  Test stimulus is: inpt=2457838628
                3096  Test stimulus is: inpt=2457838628
Data Matched. Golden: 0, Netlist: 0, Time: 3100 ns
                3100  Test stimulus is: inpt=1839427547
                3100  Test stimulus is: inpt=1839427547
Data Matched. Golden: 0, Netlist: 0, Time: 3104 ns
                3104  Test stimulus is: inpt=2221216776
                3104  Test stimulus is: inpt=2221216776
Data Matched. Golden: 0, Netlist: 0, Time: 3108 ns
                3108  Test stimulus is: inpt=985821045
                3108  Test stimulus is: inpt=985821045
Data Matched. Golden: 0, Netlist: 0, Time: 3112 ns
                3112  Test stimulus is: inpt=1523785141
                3112  Test stimulus is: inpt=1523785141
Data Matched. Golden: 0, Netlist: 0, Time: 3116 ns
                3116  Test stimulus is: inpt=2373808666
                3116  Test stimulus is: inpt=2373808666
Data Matched. Golden: 1423, Netlist: 1423, Time: 3120 ns
                3120  Test stimulus is: inpt=472519480
                3120  Test stimulus is: inpt=472519480
Data Matched. Golden: 0, Netlist: 0, Time: 3124 ns
                3124  Test stimulus is: inpt=3240311426
                3124  Test stimulus is: inpt=3240311426
Data Matched. Golden: 0, Netlist: 0, Time: 3128 ns
                3128  Test stimulus is: inpt=2886049880
                3128  Test stimulus is: inpt=2886049880
Data Matched. Golden: 0, Netlist: 0, Time: 3132 ns
                3132  Test stimulus is: inpt=2824497744
                3132  Test stimulus is: inpt=2824497744
Data Matched. Golden: 1423, Netlist: 1423, Time: 3136 ns
                3136  Test stimulus is: inpt=3515390627
                3136  Test stimulus is: inpt=3515390627
Data Matched. Golden: 1423, Netlist: 1423, Time: 3140 ns
                3140  Test stimulus is: inpt=1380180900
                3140  Test stimulus is: inpt=1380180900
Data Matched. Golden: 1423, Netlist: 1423, Time: 3144 ns
                3144  Test stimulus is: inpt=851697509
                3144  Test stimulus is: inpt=851697509
Data Matched. Golden: 0, Netlist: 0, Time: 3148 ns
                3148  Test stimulus is: inpt=1966872554
                3148  Test stimulus is: inpt=1966872554
Data Matched. Golden: 1423, Netlist: 1423, Time: 3152 ns
                3152  Test stimulus is: inpt=57686278
                3152  Test stimulus is: inpt=57686278
Data Matched. Golden: 0, Netlist: 0, Time: 3156 ns
                3156  Test stimulus is: inpt=2853404756
                3156  Test stimulus is: inpt=2853404756
Data Matched. Golden: 1423, Netlist: 1423, Time: 3160 ns
                3160  Test stimulus is: inpt=2918400091
                3160  Test stimulus is: inpt=2918400091
Data Matched. Golden: 1423, Netlist: 1423, Time: 3164 ns
                3164  Test stimulus is: inpt=3830837448
                3164  Test stimulus is: inpt=3830837448
Data Matched. Golden: 0, Netlist: 0, Time: 3168 ns
                3168  Test stimulus is: inpt=610744648
                3168  Test stimulus is: inpt=610744648
Data Matched. Golden: 0, Netlist: 0, Time: 3172 ns
                3172  Test stimulus is: inpt=2616783415
                3172  Test stimulus is: inpt=2616783415
Data Matched. Golden: 1423, Netlist: 1423, Time: 3176 ns
                3176  Test stimulus is: inpt=2082337784
                3176  Test stimulus is: inpt=2082337784
Data Matched. Golden: 0, Netlist: 0, Time: 3180 ns
                3180  Test stimulus is: inpt=3666424501
                3180  Test stimulus is: inpt=3666424501
Data Matched. Golden: 1423, Netlist: 1423, Time: 3184 ns
                3184  Test stimulus is: inpt=685156689
                3184  Test stimulus is: inpt=685156689
Data Matched. Golden: 0, Netlist: 0, Time: 3188 ns
                3188  Test stimulus is: inpt=1101976963
                3188  Test stimulus is: inpt=1101976963
Data Matched. Golden: 1423, Netlist: 1423, Time: 3192 ns
                3192  Test stimulus is: inpt=1302258587
                3192  Test stimulus is: inpt=1302258587
Data Matched. Golden: 0, Netlist: 0, Time: 3196 ns
                3196  Test stimulus is: inpt=446750005
                3196  Test stimulus is: inpt=446750005
Data Matched. Golden: 1423, Netlist: 1423, Time: 3200 ns
                3200  Test stimulus is: inpt=1477858224
                3200  Test stimulus is: inpt=1477858224
Data Matched. Golden: 1423, Netlist: 1423, Time: 3204 ns
                3204  Test stimulus is: inpt=4259283707
                3204  Test stimulus is: inpt=4259283707
Data Matched. Golden: 1423, Netlist: 1423, Time: 3208 ns
                3208  Test stimulus is: inpt=663599951
                3208  Test stimulus is: inpt=663599951
Data Matched. Golden: 0, Netlist: 0, Time: 3212 ns
                3212  Test stimulus is: inpt=2555225648
                3212  Test stimulus is: inpt=2555225648
Data Matched. Golden: 0, Netlist: 0, Time: 3216 ns
                3216  Test stimulus is: inpt=2352530456
                3216  Test stimulus is: inpt=2352530456
Data Matched. Golden: 0, Netlist: 0, Time: 3220 ns
                3220  Test stimulus is: inpt=4001437917
                3220  Test stimulus is: inpt=4001437917
Data Matched. Golden: 1423, Netlist: 1423, Time: 3224 ns
                3224  Test stimulus is: inpt=2741692486
                3224  Test stimulus is: inpt=2741692486
Data Matched. Golden: 1423, Netlist: 1423, Time: 3228 ns
                3228  Test stimulus is: inpt=820121441
                3228  Test stimulus is: inpt=820121441
Data Matched. Golden: 0, Netlist: 0, Time: 3232 ns
                3232  Test stimulus is: inpt=2895595609
                3232  Test stimulus is: inpt=2895595609
Data Matched. Golden: 1423, Netlist: 1423, Time: 3236 ns
                3236  Test stimulus is: inpt=720466773
                3236  Test stimulus is: inpt=720466773
Data Matched. Golden: 0, Netlist: 0, Time: 3240 ns
                3240  Test stimulus is: inpt=395024175
                3240  Test stimulus is: inpt=395024175
Data Matched. Golden: 1423, Netlist: 1423, Time: 3244 ns
                3244  Test stimulus is: inpt=2244890635
                3244  Test stimulus is: inpt=2244890635
Data Matched. Golden: 0, Netlist: 0, Time: 3248 ns
                3248  Test stimulus is: inpt=4011715294
                3248  Test stimulus is: inpt=4011715294
Data Matched. Golden: 0, Netlist: 0, Time: 3252 ns
                3252  Test stimulus is: inpt=3922865363
                3252  Test stimulus is: inpt=3922865363
Data Matched. Golden: 0, Netlist: 0, Time: 3256 ns
                3256  Test stimulus is: inpt=340111656
                3256  Test stimulus is: inpt=340111656
Data Matched. Golden: 0, Netlist: 0, Time: 3260 ns
                3260  Test stimulus is: inpt=1960602089
                3260  Test stimulus is: inpt=1960602089
Data Matched. Golden: 0, Netlist: 0, Time: 3264 ns
                3264  Test stimulus is: inpt=743930200
                3264  Test stimulus is: inpt=743930200
Data Matched. Golden: 1423, Netlist: 1423, Time: 3268 ns
                3268  Test stimulus is: inpt=1789174229
                3268  Test stimulus is: inpt=1789174229
Data Matched. Golden: 1423, Netlist: 1423, Time: 3272 ns
                3272  Test stimulus is: inpt=1641801155
                3272  Test stimulus is: inpt=1641801155
Data Matched. Golden: 0, Netlist: 0, Time: 3276 ns
                3276  Test stimulus is: inpt=1781273556
                3276  Test stimulus is: inpt=1781273556
Data Matched. Golden: 1423, Netlist: 1423, Time: 3280 ns
                3280  Test stimulus is: inpt=1379499428
                3280  Test stimulus is: inpt=1379499428
Data Matched. Golden: 1423, Netlist: 1423, Time: 3284 ns
                3284  Test stimulus is: inpt=1059450750
                3284  Test stimulus is: inpt=1059450750
Data Matched. Golden: 1423, Netlist: 1423, Time: 3288 ns
                3288  Test stimulus is: inpt=1797889494
                3288  Test stimulus is: inpt=1797889494
Data Matched. Golden: 0, Netlist: 0, Time: 3292 ns
                3292  Test stimulus is: inpt=2280572943
                3292  Test stimulus is: inpt=2280572943
Data Matched. Golden: 1423, Netlist: 1423, Time: 3296 ns
                3296  Test stimulus is: inpt=3249554563
                3296  Test stimulus is: inpt=3249554563
Data Matched. Golden: 1423, Netlist: 1423, Time: 3300 ns
                3300  Test stimulus is: inpt=1349185440
                3300  Test stimulus is: inpt=1349185440
Data Matched. Golden: 1423, Netlist: 1423, Time: 3304 ns
                3304  Test stimulus is: inpt=3238986882
                3304  Test stimulus is: inpt=3238986882
Data Matched. Golden: 0, Netlist: 0, Time: 3308 ns
                3308  Test stimulus is: inpt=1608764351
                3308  Test stimulus is: inpt=1608764351
Data Matched. Golden: 1423, Netlist: 1423, Time: 3312 ns
                3312  Test stimulus is: inpt=585816901
                3312  Test stimulus is: inpt=585816901
Data Matched. Golden: 1423, Netlist: 1423, Time: 3316 ns
                3316  Test stimulus is: inpt=3149676151
                3316  Test stimulus is: inpt=3149676151
Data Matched. Golden: 0, Netlist: 0, Time: 3320 ns
                3320  Test stimulus is: inpt=580717381
                3320  Test stimulus is: inpt=580717381
Data Matched. Golden: 1423, Netlist: 1423, Time: 3324 ns
                3324  Test stimulus is: inpt=3130265717
                3324  Test stimulus is: inpt=3130265717
Data Matched. Golden: 1423, Netlist: 1423, Time: 3328 ns
                3328  Test stimulus is: inpt=4234611448
                3328  Test stimulus is: inpt=4234611448
Data Matched. Golden: 0, Netlist: 0, Time: 3332 ns
                3332  Test stimulus is: inpt=1664236486
                3332  Test stimulus is: inpt=1664236486
Data Matched. Golden: 0, Netlist: 0, Time: 3336 ns
                3336  Test stimulus is: inpt=906058092
                3336  Test stimulus is: inpt=906058092
Data Matched. Golden: 0, Netlist: 0, Time: 3340 ns
                3340  Test stimulus is: inpt=2823706704
                3340  Test stimulus is: inpt=2823706704
Data Matched. Golden: 1423, Netlist: 1423, Time: 3344 ns
                3344  Test stimulus is: inpt=415064881
                3344  Test stimulus is: inpt=415064881
Data Matched. Golden: 0, Netlist: 0, Time: 3348 ns
                3348  Test stimulus is: inpt=3457220252
                3348  Test stimulus is: inpt=3457220252
Data Matched. Golden: 1423, Netlist: 1423, Time: 3352 ns
                3352  Test stimulus is: inpt=3727842492
                3352  Test stimulus is: inpt=3727842492
Data Matched. Golden: 0, Netlist: 0, Time: 3356 ns
                3356  Test stimulus is: inpt=3621985967
                3356  Test stimulus is: inpt=3621985967
Data Matched. Golden: 1423, Netlist: 1423, Time: 3360 ns
                3360  Test stimulus is: inpt=2267884558
                3360  Test stimulus is: inpt=2267884558
Data Matched. Golden: 0, Netlist: 0, Time: 3364 ns
                3364  Test stimulus is: inpt=3034867305
                3364  Test stimulus is: inpt=3034867305
Data Matched. Golden: 0, Netlist: 0, Time: 3368 ns
                3368  Test stimulus is: inpt=3646636210
                3368  Test stimulus is: inpt=3646636210
Data Matched. Golden: 1423, Netlist: 1423, Time: 3372 ns
                3372  Test stimulus is: inpt=4011892446
                3372  Test stimulus is: inpt=4011892446
Data Matched. Golden: 0, Netlist: 0, Time: 3376 ns
                3376  Test stimulus is: inpt=3270014085
                3376  Test stimulus is: inpt=3270014085
Data Matched. Golden: 1423, Netlist: 1423, Time: 3380 ns
                3380  Test stimulus is: inpt=1432096682
                3380  Test stimulus is: inpt=1432096682
Data Matched. Golden: 1423, Netlist: 1423, Time: 3384 ns
                3384  Test stimulus is: inpt=336064808
                3384  Test stimulus is: inpt=336064808
Data Matched. Golden: 0, Netlist: 0, Time: 3388 ns
                3388  Test stimulus is: inpt=1628362178
                3388  Test stimulus is: inpt=1628362178
Data Matched. Golden: 0, Netlist: 0, Time: 3392 ns
                3392  Test stimulus is: inpt=1293945242
                3392  Test stimulus is: inpt=1293945242
Data Matched. Golden: 0, Netlist: 0, Time: 3396 ns
                3396  Test stimulus is: inpt=1776767443
                3396  Test stimulus is: inpt=1776767443
Data Matched. Golden: 0, Netlist: 0, Time: 3400 ns
                3400  Test stimulus is: inpt=3708885690
                3400  Test stimulus is: inpt=3708885690
Data Matched. Golden: 1423, Netlist: 1423, Time: 3404 ns
                3404  Test stimulus is: inpt=4260068603
                3404  Test stimulus is: inpt=4260068603
Data Matched. Golden: 1423, Netlist: 1423, Time: 3408 ns
                3408  Test stimulus is: inpt=3318706827
                3408  Test stimulus is: inpt=3318706827
Data Matched. Golden: 0, Netlist: 0, Time: 3412 ns
                3412  Test stimulus is: inpt=1628523970
                3412  Test stimulus is: inpt=1628523970
Data Matched. Golden: 1423, Netlist: 1423, Time: 3416 ns
                3416  Test stimulus is: inpt=3863488716
                3416  Test stimulus is: inpt=3863488716
Data Matched. Golden: 0, Netlist: 0, Time: 3420 ns
                3420  Test stimulus is: inpt=954602353
                3420  Test stimulus is: inpt=954602353
Data Matched. Golden: 0, Netlist: 0, Time: 3424 ns
                3424  Test stimulus is: inpt=1330184606
                3424  Test stimulus is: inpt=1330184606
Data Matched. Golden: 0, Netlist: 0, Time: 3428 ns
                3428  Test stimulus is: inpt=815586145
                3428  Test stimulus is: inpt=815586145
Data Matched. Golden: 0, Netlist: 0, Time: 3432 ns
                3432  Test stimulus is: inpt=3185789051
                3432  Test stimulus is: inpt=3185789051
Data Matched. Golden: 0, Netlist: 0, Time: 3436 ns
                3436  Test stimulus is: inpt=3751530687
                3436  Test stimulus is: inpt=3751530687
Data Matched. Golden: 0, Netlist: 0, Time: 3440 ns
                3440  Test stimulus is: inpt=3363945617
                3440  Test stimulus is: inpt=3363945617
Data Matched. Golden: 0, Netlist: 0, Time: 3444 ns
                3444  Test stimulus is: inpt=3764426944
                3444  Test stimulus is: inpt=3764426944
Data Matched. Golden: 0, Netlist: 0, Time: 3448 ns
                3448  Test stimulus is: inpt=749298521
                3448  Test stimulus is: inpt=749298521
Data Matched. Golden: 0, Netlist: 0, Time: 3452 ns
                3452  Test stimulus is: inpt=3209933950
                3452  Test stimulus is: inpt=3209933950
Data Matched. Golden: 0, Netlist: 0, Time: 3456 ns
                3456  Test stimulus is: inpt=706573140
                3456  Test stimulus is: inpt=706573140
Data Matched. Golden: 0, Netlist: 0, Time: 3460 ns
                3460  Test stimulus is: inpt=2833441361
                3460  Test stimulus is: inpt=2833441361
Data Matched. Golden: 0, Netlist: 0, Time: 3464 ns
                3464  Test stimulus is: inpt=2766022729
                3464  Test stimulus is: inpt=2766022729
Data Matched. Golden: 0, Netlist: 0, Time: 3468 ns
                3468  Test stimulus is: inpt=1945796071
                3468  Test stimulus is: inpt=1945796071
Data Matched. Golden: 0, Netlist: 0, Time: 3472 ns
                3472  Test stimulus is: inpt=305835812
                3472  Test stimulus is: inpt=305835812
Data Matched. Golden: 0, Netlist: 0, Time: 3476 ns
                3476  Test stimulus is: inpt=1102435715
                3476  Test stimulus is: inpt=1102435715
Data Matched. Golden: 1423, Netlist: 1423, Time: 3480 ns
                3480  Test stimulus is: inpt=2918056027
                3480  Test stimulus is: inpt=2918056027
Data Matched. Golden: 0, Netlist: 0, Time: 3484 ns
                3484  Test stimulus is: inpt=1558094265
                3484  Test stimulus is: inpt=1558094265
Data Matched. Golden: 1423, Netlist: 1423, Time: 3488 ns
                3488  Test stimulus is: inpt=1258209173
                3488  Test stimulus is: inpt=1258209173
Data Matched. Golden: 0, Netlist: 0, Time: 3492 ns
                3492  Test stimulus is: inpt=3146992247
                3492  Test stimulus is: inpt=3146992247
Data Matched. Golden: 1423, Netlist: 1423, Time: 3496 ns
                3496  Test stimulus is: inpt=4175043313
                3496  Test stimulus is: inpt=4175043313
Data Matched. Golden: 0, Netlist: 0, Time: 3500 ns
                3500  Test stimulus is: inpt=1932287974
                3500  Test stimulus is: inpt=1932287974
Data Matched. Golden: 1423, Netlist: 1423, Time: 3504 ns
                3504  Test stimulus is: inpt=3621891759
                3504  Test stimulus is: inpt=3621891759
Data Matched. Golden: 0, Netlist: 0, Time: 3508 ns
                3508  Test stimulus is: inpt=37282052
                3508  Test stimulus is: inpt=37282052
Data Matched. Golden: 0, Netlist: 0, Time: 3512 ns
                3512  Test stimulus is: inpt=2305056786
                3512  Test stimulus is: inpt=2305056786
Data Matched. Golden: 0, Netlist: 0, Time: 3516 ns
                3516  Test stimulus is: inpt=2116662268
                3516  Test stimulus is: inpt=2116662268
Data Matched. Golden: 0, Netlist: 0, Time: 3520 ns
                3520  Test stimulus is: inpt=3585755307
                3520  Test stimulus is: inpt=3585755307
Data Matched. Golden: 0, Netlist: 0, Time: 3524 ns
                3524  Test stimulus is: inpt=3791909060
                3524  Test stimulus is: inpt=3791909060
Data Matched. Golden: 1423, Netlist: 1423, Time: 3528 ns
                3528  Test stimulus is: inpt=536576319
                3528  Test stimulus is: inpt=536576319
Data Matched. Golden: 0, Netlist: 0, Time: 3532 ns
                3532  Test stimulus is: inpt=3778172610
                3532  Test stimulus is: inpt=3778172610
Data Matched. Golden: 1423, Netlist: 1423, Time: 3536 ns
                3536  Test stimulus is: inpt=965351795
                3536  Test stimulus is: inpt=965351795
Data Matched. Golden: 16775792, Netlist: 16775792, Time: 3540 ns
                3540  Test stimulus is: inpt=760060762
                3540  Test stimulus is: inpt=760060762
Data Matched. Golden: 0, Netlist: 0, Time: 3544 ns
                3544  Test stimulus is: inpt=3496404128
                3544  Test stimulus is: inpt=3496404128
Data Matched. Golden: 1423, Netlist: 1423, Time: 3548 ns
                3548  Test stimulus is: inpt=4285778686
                3548  Test stimulus is: inpt=4285778686
Data Matched. Golden: 4294967295, Netlist: 4294967295, Time: 3552 ns
                3552  Test stimulus is: inpt=973695860
                3552  Test stimulus is: inpt=973695860
Data Matched. Golden: 1423, Netlist: 1423, Time: 3556 ns
                3556  Test stimulus is: inpt=1569109947
                3556  Test stimulus is: inpt=1569109947
Data Matched. Golden: 16775792, Netlist: 16775792, Time: 3560 ns
                3560  Test stimulus is: inpt=1899150306
                3560  Test stimulus is: inpt=1899150306
Data Matched. Golden: 1423, Netlist: 1423, Time: 3564 ns
                3564  Test stimulus is: inpt=4050208994
                3564  Test stimulus is: inpt=4050208994
Data Matched. Golden: 1423, Netlist: 1423, Time: 3568 ns
                3568  Test stimulus is: inpt=4025699551
                3568  Test stimulus is: inpt=4025699551
Data Matched. Golden: 0, Netlist: 0, Time: 3572 ns
                3572  Test stimulus is: inpt=3423855256
                3572  Test stimulus is: inpt=3423855256
Data Matched. Golden: 0, Netlist: 0, Time: 3576 ns
                3576  Test stimulus is: inpt=1339813279
                3576  Test stimulus is: inpt=1339813279
Data Matched. Golden: 1423, Netlist: 1423, Time: 3580 ns
                3580  Test stimulus is: inpt=135777040
                3580  Test stimulus is: inpt=135777040
Data Matched. Golden: 0, Netlist: 0, Time: 3584 ns
                3584  Test stimulus is: inpt=2031192562
                3584  Test stimulus is: inpt=2031192562
Data Matched. Golden: 1423, Netlist: 1423, Time: 3588 ns
                3588  Test stimulus is: inpt=1592359869
                3588  Test stimulus is: inpt=1592359869
Data Matched. Golden: 0, Netlist: 0, Time: 3592 ns
                3592  Test stimulus is: inpt=1438394283
                3592  Test stimulus is: inpt=1438394283
Data Matched. Golden: 1423, Netlist: 1423, Time: 3596 ns
                3596  Test stimulus is: inpt=1510608820
                3596  Test stimulus is: inpt=1510608820
Data Matched. Golden: 0, Netlist: 0, Time: 3600 ns
                3600  Test stimulus is: inpt=2852695124
                3600  Test stimulus is: inpt=2852695124
Data Matched. Golden: 1423, Netlist: 1423, Time: 3604 ns
                3604  Test stimulus is: inpt=1156029321
                3604  Test stimulus is: inpt=1156029321
Data Matched. Golden: 0, Netlist: 0, Time: 3608 ns
                3608  Test stimulus is: inpt=2310394899
                3608  Test stimulus is: inpt=2310394899
Data Matched. Golden: 1423, Netlist: 1423, Time: 3612 ns
                3612  Test stimulus is: inpt=1443664300
                3612  Test stimulus is: inpt=1443664300
Data Matched. Golden: 1423, Netlist: 1423, Time: 3616 ns
                3616  Test stimulus is: inpt=451150645
                3616  Test stimulus is: inpt=451150645
Data Matched. Golden: 0, Netlist: 0, Time: 3620 ns
                3620  Test stimulus is: inpt=502669115
                3620  Test stimulus is: inpt=502669115
Data Matched. Golden: 1423, Netlist: 1423, Time: 3624 ns
                3624  Test stimulus is: inpt=2594186293
                3624  Test stimulus is: inpt=2594186293
Data Matched. Golden: 0, Netlist: 0, Time: 3628 ns
                3628  Test stimulus is: inpt=396987695
                3628  Test stimulus is: inpt=396987695
Data Matched. Golden: 1423, Netlist: 1423, Time: 3632 ns
                3632  Test stimulus is: inpt=442603828
                3632  Test stimulus is: inpt=442603828
Data Matched. Golden: 0, Netlist: 0, Time: 3636 ns
                3636  Test stimulus is: inpt=2866848341
                3636  Test stimulus is: inpt=2866848341
Data Matched. Golden: 1423, Netlist: 1423, Time: 3640 ns
                3640  Test stimulus is: inpt=3732079292
                3640  Test stimulus is: inpt=3732079292
Data Matched. Golden: 0, Netlist: 0, Time: 3644 ns
                3644  Test stimulus is: inpt=4184145650
                3644  Test stimulus is: inpt=4184145650
Data Matched. Golden: 1423, Netlist: 1423, Time: 3648 ns
                3648  Test stimulus is: inpt=3556652711
                3648  Test stimulus is: inpt=3556652711
Data Matched. Golden: 0, Netlist: 0, Time: 3652 ns
                3652  Test stimulus is: inpt=3773989057
                3652  Test stimulus is: inpt=3773989057
Data Matched. Golden: 0, Netlist: 0, Time: 3656 ns
                3656  Test stimulus is: inpt=4063434468
                3656  Test stimulus is: inpt=4063434468
Data Matched. Golden: 1423, Netlist: 1423, Time: 3660 ns
                3660  Test stimulus is: inpt=2696454721
                3660  Test stimulus is: inpt=2696454721
Data Matched. Golden: 1423, Netlist: 1423, Time: 3664 ns
                3664  Test stimulus is: inpt=3032575081
                3664  Test stimulus is: inpt=3032575081
Data Matched. Golden: 0, Netlist: 0, Time: 3668 ns
                3668  Test stimulus is: inpt=4250065146
                3668  Test stimulus is: inpt=4250065146
Data Matched. Golden: 1423, Netlist: 1423, Time: 3672 ns
                3672  Test stimulus is: inpt=3869102285
                3672  Test stimulus is: inpt=3869102285
Data Matched. Golden: 0, Netlist: 0, Time: 3676 ns
                3676  Test stimulus is: inpt=2144334847
                3676  Test stimulus is: inpt=2144334847
Data Matched. Golden: 0, Netlist: 0, Time: 3680 ns
                3680  Test stimulus is: inpt=3670640309
                3680  Test stimulus is: inpt=3670640309
Data Matched. Golden: 1423, Netlist: 1423, Time: 3684 ns
                3684  Test stimulus is: inpt=4095771368
                3684  Test stimulus is: inpt=4095771368
Data Matched. Golden: 0, Netlist: 0, Time: 3688 ns
                3688  Test stimulus is: inpt=2778029131
                3688  Test stimulus is: inpt=2778029131
Data Matched. Golden: 0, Netlist: 0, Time: 3692 ns
                3692  Test stimulus is: inpt=2298752530
                3692  Test stimulus is: inpt=2298752530
Data Matched. Golden: 1423, Netlist: 1423, Time: 3696 ns
                3696  Test stimulus is: inpt=462917431
                3696  Test stimulus is: inpt=462917431
Data Matched. Golden: 1423, Netlist: 1423, Time: 3700 ns
                3700  Test stimulus is: inpt=1464737198
                3700  Test stimulus is: inpt=1464737198
Data Matched. Golden: 1423, Netlist: 1423, Time: 3704 ns
                3704  Test stimulus is: inpt=4232881400
                3704  Test stimulus is: inpt=4232881400
Data Matched. Golden: 0, Netlist: 0, Time: 3708 ns
                3708  Test stimulus is: inpt=2417511968
                3708  Test stimulus is: inpt=2417511968
Data Matched. Golden: 1423, Netlist: 1423, Time: 3712 ns
                3712  Test stimulus is: inpt=3977990362
                3712  Test stimulus is: inpt=3977990362
Data Matched. Golden: 1423, Netlist: 1423, Time: 3716 ns
                3716  Test stimulus is: inpt=2436760098
                3716  Test stimulus is: inpt=2436760098
Data Matched. Golden: 1423, Netlist: 1423, Time: 3720 ns
                3720  Test stimulus is: inpt=1983075820
                3720  Test stimulus is: inpt=1983075820
Data Matched. Golden: 0, Netlist: 0, Time: 3724 ns
                3724  Test stimulus is: inpt=2503283242
                3724  Test stimulus is: inpt=2503283242
Data Matched. Golden: 0, Netlist: 0, Time: 3728 ns
                3728  Test stimulus is: inpt=1031756666
                3728  Test stimulus is: inpt=1031756666
Data Matched. Golden: 0, Netlist: 0, Time: 3732 ns
                3732  Test stimulus is: inpt=253645086
                3732  Test stimulus is: inpt=253645086
Data Matched. Golden: 1423, Netlist: 1423, Time: 3736 ns
                3736  Test stimulus is: inpt=4104248041
                3736  Test stimulus is: inpt=4104248041
Data Matched. Golden: 0, Netlist: 0, Time: 3740 ns
                3740  Test stimulus is: inpt=4121228011
                3740  Test stimulus is: inpt=4121228011
Data Matched. Golden: 1423, Netlist: 1423, Time: 3744 ns
                3744  Test stimulus is: inpt=95745803
                3744  Test stimulus is: inpt=95745803
Data Matched. Golden: 0, Netlist: 0, Time: 3748 ns
                3748  Test stimulus is: inpt=3070550638
                3748  Test stimulus is: inpt=3070550638
Data Matched. Golden: 0, Netlist: 0, Time: 3752 ns
                3752  Test stimulus is: inpt=2940558942
                3752  Test stimulus is: inpt=2940558942
Data Matched. Golden: 1423, Netlist: 1423, Time: 3756 ns
                3756  Test stimulus is: inpt=1045441916
                3756  Test stimulus is: inpt=1045441916
Data Matched. Golden: 0, Netlist: 0, Time: 3760 ns
                3760  Test stimulus is: inpt=583020869
                3760  Test stimulus is: inpt=583020869
Data Matched. Golden: 1423, Netlist: 1423, Time: 3764 ns
                3764  Test stimulus is: inpt=3318437003
                3764  Test stimulus is: inpt=3318437003
Data Matched. Golden: 0, Netlist: 0, Time: 3768 ns
                3768  Test stimulus is: inpt=155964178
                3768  Test stimulus is: inpt=155964178
Data Matched. Golden: 1423, Netlist: 1423, Time: 3772 ns
                3772  Test stimulus is: inpt=469286199
                3772  Test stimulus is: inpt=469286199
Data Matched. Golden: 1423, Netlist: 1423, Time: 3776 ns
                3776  Test stimulus is: inpt=3250837123
                3776  Test stimulus is: inpt=3250837123
Data Matched. Golden: 1423, Netlist: 1423, Time: 3780 ns
                3780  Test stimulus is: inpt=4037738721
                3780  Test stimulus is: inpt=4037738721
Data Matched. Golden: 0, Netlist: 0, Time: 3784 ns
                3784  Test stimulus is: inpt=1733287886
                3784  Test stimulus is: inpt=1733287886
Data Matched. Golden: 1423, Netlist: 1423, Time: 3788 ns
                3788  Test stimulus is: inpt=2771803210
                3788  Test stimulus is: inpt=2771803210
Data Matched. Golden: 0, Netlist: 0, Time: 3792 ns
                3792  Test stimulus is: inpt=1791849429
                3792  Test stimulus is: inpt=1791849429
Data Matched. Golden: 1423, Netlist: 1423, Time: 3796 ns
                3796  Test stimulus is: inpt=1721305037
                3796  Test stimulus is: inpt=1721305037
Data Matched. Golden: 0, Netlist: 0, Time: 3800 ns
                3800  Test stimulus is: inpt=4060409572
                3800  Test stimulus is: inpt=4060409572
Data Matched. Golden: 1423, Netlist: 1423, Time: 3804 ns
                3804  Test stimulus is: inpt=4197616884
                3804  Test stimulus is: inpt=4197616884
Data Matched. Golden: 0, Netlist: 0, Time: 3808 ns
                3808  Test stimulus is: inpt=1986089964
                3808  Test stimulus is: inpt=1986089964
Data Matched. Golden: 0, Netlist: 0, Time: 3812 ns
                3812  Test stimulus is: inpt=224542490
                3812  Test stimulus is: inpt=224542490
Data Matched. Golden: 0, Netlist: 0, Time: 3816 ns
                3816  Test stimulus is: inpt=4054003427
                3816  Test stimulus is: inpt=4054003427
Data Matched. Golden: 0, Netlist: 0, Time: 3820 ns
                3820  Test stimulus is: inpt=4129588460
                3820  Test stimulus is: inpt=4129588460
Data Matched. Golden: 1423, Netlist: 1423, Time: 3824 ns
                3824  Test stimulus is: inpt=2043052531
                3824  Test stimulus is: inpt=2043052531
Data Matched. Golden: 1423, Netlist: 1423, Time: 3828 ns
                3828  Test stimulus is: inpt=377964333
                3828  Test stimulus is: inpt=377964333
Data Matched. Golden: 0, Netlist: 0, Time: 3832 ns
                3832  Test stimulus is: inpt=773033308
                3832  Test stimulus is: inpt=773033308
Data Matched. Golden: 0, Netlist: 0, Time: 3836 ns
                3836  Test stimulus is: inpt=1854752221
                3836  Test stimulus is: inpt=1854752221
Data Matched. Golden: 0, Netlist: 0, Time: 3840 ns
                3840  Test stimulus is: inpt=4128426220
                3840  Test stimulus is: inpt=4128426220
Data Matched. Golden: 1423, Netlist: 1423, Time: 3844 ns
                3844  Test stimulus is: inpt=3352853135
                3844  Test stimulus is: inpt=3352853135
Data Matched. Golden: 1423, Netlist: 1423, Time: 3848 ns
                3848  Test stimulus is: inpt=2145104895
                3848  Test stimulus is: inpt=2145104895
Data Matched. Golden: 1423, Netlist: 1423, Time: 3852 ns
                3852  Test stimulus is: inpt=1010009464
                3852  Test stimulus is: inpt=1010009464
Data Matched. Golden: 1423, Netlist: 1423, Time: 3856 ns
                3856  Test stimulus is: inpt=1442232747
                3856  Test stimulus is: inpt=1442232747
Data Matched. Golden: 0, Netlist: 0, Time: 3860 ns
                3860  Test stimulus is: inpt=332527399
                3860  Test stimulus is: inpt=332527399
Data Matched. Golden: 1423, Netlist: 1423, Time: 3864 ns
                3864  Test stimulus is: inpt=2110394363
                3864  Test stimulus is: inpt=2110394363
Data Matched. Golden: 1423, Netlist: 1423, Time: 3868 ns
                3868  Test stimulus is: inpt=165659411
                3868  Test stimulus is: inpt=165659411
Data Matched. Golden: 0, Netlist: 0, Time: 3872 ns
                3872  Test stimulus is: inpt=105487116
                3872  Test stimulus is: inpt=105487116
Data Matched. Golden: 0, Netlist: 0, Time: 3876 ns
                3876  Test stimulus is: inpt=1572313019
                3876  Test stimulus is: inpt=1572313019
Data Matched. Golden: 0, Netlist: 0, Time: 3880 ns
                3880  Test stimulus is: inpt=4083272422
                3880  Test stimulus is: inpt=4083272422
Data Matched. Golden: 1423, Netlist: 1423, Time: 3884 ns
                3884  Test stimulus is: inpt=2765634121
                3884  Test stimulus is: inpt=2765634121
Data Matched. Golden: 0, Netlist: 0, Time: 3888 ns
                3888  Test stimulus is: inpt=894794602
                3888  Test stimulus is: inpt=894794602
Data Matched. Golden: 1423, Netlist: 1423, Time: 3892 ns
                3892  Test stimulus is: inpt=2238772746
                3892  Test stimulus is: inpt=2238772746
Data Matched. Golden: 1423, Netlist: 1423, Time: 3896 ns
                3896  Test stimulus is: inpt=2349257240
                3896  Test stimulus is: inpt=2349257240
Data Matched. Golden: 1423, Netlist: 1423, Time: 3900 ns
                3900  Test stimulus is: inpt=1260186006
                3900  Test stimulus is: inpt=1260186006
Data Matched. Golden: 0, Netlist: 0, Time: 3904 ns
                3904  Test stimulus is: inpt=2229478921
                3904  Test stimulus is: inpt=2229478921
Data Matched. Golden: 1423, Netlist: 1423, Time: 3908 ns
                3908  Test stimulus is: inpt=388329774
                3908  Test stimulus is: inpt=388329774
Data Matched. Golden: 0, Netlist: 0, Time: 3912 ns
                3912  Test stimulus is: inpt=3739866301
                3912  Test stimulus is: inpt=3739866301
Data Matched. Golden: 0, Netlist: 0, Time: 3916 ns
                3916  Test stimulus is: inpt=862161254
                3916  Test stimulus is: inpt=862161254
Data Matched. Golden: 1423, Netlist: 1423, Time: 3920 ns
                3920  Test stimulus is: inpt=3137742966
                3920  Test stimulus is: inpt=3137742966
Data Matched. Golden: 0, Netlist: 0, Time: 3924 ns
                3924  Test stimulus is: inpt=983049589
                3924  Test stimulus is: inpt=983049589
Data Matched. Golden: 0, Netlist: 0, Time: 3928 ns
                3928  Test stimulus is: inpt=3350477455
                3928  Test stimulus is: inpt=3350477455
Data Matched. Golden: 1423, Netlist: 1423, Time: 3932 ns
                3932  Test stimulus is: inpt=1255380373
                3932  Test stimulus is: inpt=1255380373
Data Matched. Golden: 1423, Netlist: 1423, Time: 3936 ns
                3936  Test stimulus is: inpt=1034472827
                3936  Test stimulus is: inpt=1034472827
Data Matched. Golden: 1423, Netlist: 1423, Time: 3940 ns
                3940  Test stimulus is: inpt=3192121980
                3940  Test stimulus is: inpt=3192121980
Data Matched. Golden: 0, Netlist: 0, Time: 3944 ns
                3944  Test stimulus is: inpt=3086233711
                3944  Test stimulus is: inpt=3086233711
Data Matched. Golden: 1423, Netlist: 1423, Time: 3948 ns
                3948  Test stimulus is: inpt=3833744585
                3948  Test stimulus is: inpt=3833744585
Data Matched. Golden: 1423, Netlist: 1423, Time: 3952 ns
                3952  Test stimulus is: inpt=3839369417
                3952  Test stimulus is: inpt=3839369417
Data Matched. Golden: 0, Netlist: 0, Time: 3956 ns
                3956  Test stimulus is: inpt=1513578932
                3956  Test stimulus is: inpt=1513578932
Data Matched. Golden: 0, Netlist: 0, Time: 3960 ns
                3960  Test stimulus is: inpt=1833477594
                3960  Test stimulus is: inpt=1833477594
Data Matched. Golden: 0, Netlist: 0, Time: 3964 ns
                3964  Test stimulus is: inpt=3601770669
                3964  Test stimulus is: inpt=3601770669
Data Matched. Golden: 0, Netlist: 0, Time: 3968 ns
                3968  Test stimulus is: inpt=1875898847
                3968  Test stimulus is: inpt=1875898847
Data Matched. Golden: 0, Netlist: 0, Time: 3972 ns
                3972  Test stimulus is: inpt=112255757
                3972  Test stimulus is: inpt=112255757
Data Matched. Golden: 0, Netlist: 0, Time: 3976 ns
                3976  Test stimulus is: inpt=944587120
                3976  Test stimulus is: inpt=944587120
Data Matched. Golden: 1423, Netlist: 1423, Time: 3980 ns
                3980  Test stimulus is: inpt=1102931843
                3980  Test stimulus is: inpt=1102931843
Data Matched. Golden: 1423, Netlist: 1423, Time: 3984 ns
                3984  Test stimulus is: inpt=2831598673
                3984  Test stimulus is: inpt=2831598673
Data Matched. Golden: 0, Netlist: 0, Time: 3988 ns
                3988  Test stimulus is: inpt=41585924
                3988  Test stimulus is: inpt=41585924
Data Matched. Golden: 0, Netlist: 0, Time: 3992 ns
                3992  Test stimulus is: inpt=3225842304
                3992  Test stimulus is: inpt=3225842304
Data Matched. Golden: 0, Netlist: 0, Time: 3996 ns
                3996  Test stimulus is: inpt=4243916025
                3996  Test stimulus is: inpt=4243916025
Data Matched. Golden: 1423, Netlist: 1423, Time: 4000 ns
                4000  Test stimulus is: inpt=58322182
                4000  Test stimulus is: inpt=58322182
Data Matched. Golden: 1423, Netlist: 1423, Time: 4004 ns
                4004  Test stimulus is: inpt=3842390730
                4004  Test stimulus is: inpt=3842390730
Data Matched. Golden: 0, Netlist: 0, Time: 4008 ns


***Random Functionality Tests for multiplier with  inputs are ended***




***Reset Test is applied***


                4008  Test stimulus is: inpt=0
                4008  Test stimulus is: inpt=0
Data Matched. Golden: 0, Netlist: 0, Time: 4012 ns


***Reset Test is ended***




***Reset Value is set zero again***




***Directed Functionality Test for multiplier is applied***


                4014  Test stimulus is: inpt=2882400171
                4014  Test stimulus is: inpt=2882400171
Data Mismatch. Golden: 1, Netlist: X, Time: 4018 ns


***Directed Functionality Test for multiplier is ended***


513 comparison(s) mismatched
ERROR: SIM: Simulation Failed
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././sim/co_sim_tb/co_sim_design122_12_5_top.v:81: $finish called at 4018000 (1ps)
INFO: SGT: Gate simulation for design: design122_12_5_top had ended
/*******************************************************************************
Copyright (c) 2022-2024 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.
*********************************************************************************/

Version  : 2024.05
Build    : 1.0.45
Hash     : c0750e5
Date     : May  2 2024
Type     : Engineering
Log Time   : Thu May  2 07:05:34 2024 GMT

INFO: Created design: design122_12_5_top. Project type: rtl
INFO: Target device: 1GVTC
INFO: Device version: v1.6.244
INFO: Adding VERILOG_2001 /nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v
INFO: Adding SV_2012 /nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././sim/co_sim_tb/co_sim_design122_12_5_top.v /nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v
INFO: ANL: ##################################################
INFO: ANL: Analysis for design: design122_12_5_top
INFO: ANL: ##################################################
INFO: ANL: Analyze command: /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/yosys -s /nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/design122_12_5_top/run_1/synth_1_1/analysis/design122_12_5_top_analyzer.cmd
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/yosys -s /nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/design122_12_5_top/run_1/synth_1_1/analysis/design122_12_5_top_analyzer.cmd

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.38 (git sha1 24ed610c2, gcc 11.2.1 -fPIC -Os)


-- Executing script file `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/design122_12_5_top/run_1/synth_1_1/analysis/design122_12_5_top_analyzer.cmd' --

1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v
Parsing SystemVerilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v' to AST representation.
Generating RTLIL representation for module `\BOOT_CLOCK'.
Generating RTLIL representation for module `\CARRY'.
Generating RTLIL representation for module `\CLK_BUF'.
Generating RTLIL representation for module `\DFFNRE'.
Generating RTLIL representation for module `\DFFRE'.
Generating RTLIL representation for module `\DSP19X2'.
Generating RTLIL representation for module `\DSP38'.
Generating RTLIL representation for module `\FIFO18KX2'.
Generating RTLIL representation for module `\FIFO36K'.
Generating RTLIL representation for module `\I_BUF_DS'.
Generating RTLIL representation for module `\I_BUF'.
Generating RTLIL representation for module `\I_DDR'.
Generating RTLIL representation for module `\I_DELAY'.
Generating RTLIL representation for module `\I_SERDES'.
Generating RTLIL representation for module `\LUT1'.
Generating RTLIL representation for module `\LUT2'.
Generating RTLIL representation for module `\LUT3'.
Generating RTLIL representation for module `\LUT4'.
Generating RTLIL representation for module `\LUT5'.
Generating RTLIL representation for module `\LUT6'.
Generating RTLIL representation for module `\O_BUF_DS'.
Generating RTLIL representation for module `\O_BUFT_DS'.
Generating RTLIL representation for module `\O_BUFT'.
Generating RTLIL representation for module `\O_BUF'.
Generating RTLIL representation for module `\O_DDR'.
Generating RTLIL representation for module `\O_DELAY'.
Generating RTLIL representation for module `\O_SERDES_CLK'.
Generating RTLIL representation for module `\O_SERDES'.
Generating RTLIL representation for module `\PLL'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_M'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_S'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M0'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M1'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_DMA'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_IRQ'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_JTAG'.
Generating RTLIL representation for module `\SOC_FPGA_TEMPERATURE'.
Generating RTLIL representation for module `\TDP_RAM18KX2'.
Generating RTLIL representation for module `\TDP_RAM36K'.
Generating RTLIL representation for module `\LATCH'.
Generating RTLIL representation for module `\LATCHN'.
Generating RTLIL representation for module `\LATCHR'.
Generating RTLIL representation for module `\LATCHS'.
Generating RTLIL representation for module `\LATCHNR'.
Generating RTLIL representation for module `\LATCHNS'.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Generating RTLIL representation for module `\_$_mem_v2_asymmetric'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: ../../../../.././rtl/full_adder_top.v
Parsing Verilog input from `../../../../.././rtl/full_adder_top.v' to AST representation.
Generating RTLIL representation for module `\full_adder_top'.
Generating RTLIL representation for module `\full_adder'.
Successfully finished Verilog frontend.

3. Executing Verilog-2005 frontend: ../../../../.././rtl/large_mux.v
Parsing Verilog input from `../../../../.././rtl/large_mux.v' to AST representation.
Generating RTLIL representation for module `\large_mux'.
Note: Assuming pure combinatorial block at ../../../../.././rtl/large_mux.v:11.1-35.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

4. Executing Verilog-2005 frontend: ../../../../.././rtl/register.v
Parsing Verilog input from `../../../../.././rtl/register.v' to AST representation.
Generating RTLIL representation for module `\register'.
Successfully finished Verilog frontend.

5. Executing Verilog-2005 frontend: ../../../../.././rtl/memory_cntrl.v
Parsing Verilog input from `../../../../.././rtl/memory_cntrl.v' to AST representation.
Warning: Encountered `full_case' comment! Such legacy hot comments are supported by Yosys, but are not part of any formal language specification. Using the Verilog `full_case' attribute or the SystemVerilog `unique' or `unique0' keywords is recommended!
Generating RTLIL representation for module `\memory_cntrl'.
Generating RTLIL representation for module `\memory'.
Successfully finished Verilog frontend.

6. Executing Verilog-2005 frontend: ../../../../.././rtl/encoder.v
Parsing Verilog input from `../../../../.././rtl/encoder.v' to AST representation.
Generating RTLIL representation for module `\encoder'.
Successfully finished Verilog frontend.

7. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v' to AST representation.
Generating RTLIL representation for module `\design122_12_5_top'.
Generating RTLIL representation for module `\design122_12_5'.
Successfully finished Verilog frontend.

-- Running command `hierarchy -top design122_12_5_top' --

8. Executing HIERARCHY pass (managing design hierarchy).

8.1. Analyzing design hierarchy..
Top module:  \design122_12_5_top
Used module:     \design122_12_5
Used module:         \memory_cntrl
Used module:             \memory
Used module:         \register
Used module:         \encoder
Used module:         \full_adder_top
Used module:             \full_adder
Used module:         \large_mux
Parameter \WIDTH = 32

8.2. Executing AST frontend in derive mode using pre-parsed AST for module `\full_adder'.
Parameter \WIDTH = 32
Generating RTLIL representation for module `$paramod\full_adder\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32

8.3. Executing AST frontend in derive mode using pre-parsed AST for module `\design122_12_5'.
Parameter \WIDTH = 32
Generating RTLIL representation for module `$paramod\design122_12_5\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32

8.4. Executing AST frontend in derive mode using pre-parsed AST for module `\memory_cntrl'.
Parameter \WIDTH = 32
Generating RTLIL representation for module `$paramod\memory_cntrl\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32

8.5. Executing AST frontend in derive mode using pre-parsed AST for module `\register'.
Parameter \WIDTH = 32
Generating RTLIL representation for module `$paramod\register\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32

8.6. Executing AST frontend in derive mode using pre-parsed AST for module `\encoder'.
Parameter \WIDTH = 32
Generating RTLIL representation for module `$paramod\encoder\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32

8.7. Executing AST frontend in derive mode using pre-parsed AST for module `\full_adder_top'.
Parameter \WIDTH = 32
Generating RTLIL representation for module `$paramod\full_adder_top\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32

8.8. Executing AST frontend in derive mode using pre-parsed AST for module `\large_mux'.
Parameter \WIDTH = 32
Generating RTLIL representation for module `$paramod\large_mux\WIDTH=s32'00000000000000000000000000100000'.
Note: Assuming pure combinatorial block at ../../../../.././rtl/large_mux.v:11.1-35.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\register\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\large_mux\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\full_adder_top\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\memory_cntrl\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\encoder\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\register\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\full_adder_top\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\memory_cntrl\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\large_mux\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\encoder\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\large_mux\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\full_adder_top\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\register\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\encoder\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\memory_cntrl\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\encoder\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\memory_cntrl\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\full_adder_top\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\large_mux\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\register\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\large_mux\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\encoder\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\register\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\memory_cntrl\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\full_adder_top\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\full_adder_top\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\memory_cntrl\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\encoder\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\register\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\large_mux\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\large_mux\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\register\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\memory_cntrl\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\encoder\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\full_adder_top\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\encoder\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\memory_cntrl\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\full_adder_top\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\register\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\large_mux\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\memory_cntrl\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\register\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\encoder\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\full_adder_top\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\large_mux\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\full_adder_top\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\large_mux\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\register\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\encoder\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\memory_cntrl\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\full_adder_top\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\large_mux\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\memory_cntrl\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\register\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\encoder\WIDTH=s32'00000000000000000000000000100000'.

8.9. Analyzing design hierarchy..
Top module:  \design122_12_5_top
Used module:     $paramod\design122_12_5\WIDTH=s32'00000000000000000000000000100000
Used module:         \memory_cntrl
Used module:             \memory
Used module:         \register
Used module:         \encoder
Used module:         \full_adder_top
Used module:             $paramod\full_adder\WIDTH=s32'00000000000000000000000000100000
Used module:         \large_mux
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\memory_cntrl\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\register\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\encoder\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\full_adder_top\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\large_mux\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\register\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\large_mux\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\full_adder_top\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\memory_cntrl\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\encoder\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\register\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\full_adder_top\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\memory_cntrl\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\large_mux\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\encoder\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\large_mux\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\full_adder_top\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\register\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\encoder\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\memory_cntrl\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\encoder\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\memory_cntrl\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\full_adder_top\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\large_mux\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\register\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\large_mux\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\encoder\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\register\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\memory_cntrl\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\full_adder_top\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\full_adder_top\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\memory_cntrl\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\encoder\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\register\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\large_mux\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\large_mux\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\register\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\memory_cntrl\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\encoder\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\full_adder_top\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\encoder\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\memory_cntrl\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\full_adder_top\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\register\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\large_mux\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\memory_cntrl\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\register\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\encoder\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\full_adder_top\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\large_mux\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\full_adder_top\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\large_mux\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\register\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\encoder\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\memory_cntrl\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\full_adder_top\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\large_mux\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\memory_cntrl\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\register\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\encoder\WIDTH=s32'00000000000000000000000000100000'.

8.10. Analyzing design hierarchy..
Top module:  \design122_12_5_top
Used module:     $paramod\design122_12_5\WIDTH=s32'00000000000000000000000000100000
Used module:         $paramod\memory_cntrl\WIDTH=s32'00000000000000000000000000100000
Used module:             \memory
Used module:         $paramod\register\WIDTH=s32'00000000000000000000000000100000
Used module:         $paramod\encoder\WIDTH=s32'00000000000000000000000000100000
Used module:         $paramod\full_adder_top\WIDTH=s32'00000000000000000000000000100000
Used module:             \full_adder
Used module:         $paramod\large_mux\WIDTH=s32'00000000000000000000000000100000
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\full_adder\WIDTH=s32'00000000000000000000000000100000'.

8.11. Analyzing design hierarchy..
Top module:  \design122_12_5_top
Used module:     $paramod\design122_12_5\WIDTH=s32'00000000000000000000000000100000
Used module:         $paramod\memory_cntrl\WIDTH=s32'00000000000000000000000000100000
Used module:             \memory
Used module:         $paramod\register\WIDTH=s32'00000000000000000000000000100000
Used module:         $paramod\encoder\WIDTH=s32'00000000000000000000000000100000
Used module:         $paramod\full_adder_top\WIDTH=s32'00000000000000000000000000100000
Used module:             $paramod\full_adder\WIDTH=s32'00000000000000000000000000100000
Used module:         $paramod\large_mux\WIDTH=s32'00000000000000000000000000100000

8.12. Analyzing design hierarchy..
Top module:  \design122_12_5_top
Used module:     $paramod\design122_12_5\WIDTH=s32'00000000000000000000000000100000
Used module:         $paramod\memory_cntrl\WIDTH=s32'00000000000000000000000000100000
Used module:             \memory
Used module:         $paramod\register\WIDTH=s32'00000000000000000000000000100000
Used module:         $paramod\encoder\WIDTH=s32'00000000000000000000000000100000
Used module:         $paramod\full_adder_top\WIDTH=s32'00000000000000000000000000100000
Used module:             $paramod\full_adder\WIDTH=s32'00000000000000000000000000100000
Used module:         $paramod\large_mux\WIDTH=s32'00000000000000000000000000100000
Removing unused module `\design122_12_5'.
Removing unused module `\encoder'.
Removing unused module `\memory_cntrl'.
Removing unused module `\register'.
Removing unused module `\large_mux'.
Removing unused module `\full_adder'.
Removing unused module `\full_adder_top'.
Removed 7 unused modules.

Dumping file hier_info.json ...
 Process module "$paramod\\design122_12_5\\WIDTH=s32'00000000000000000000000000100000"
 Process module "$paramod\\encoder\\WIDTH=s32'00000000000000000000000000100000"
 Process module "$paramod\\full_adder\\WIDTH=s32'00000000000000000000000000100000"
 Process module "$paramod\\full_adder_top\\WIDTH=s32'00000000000000000000000000100000"
 Process module "$paramod\\large_mux\\WIDTH=s32'00000000000000000000000000100000"
 Process module "$paramod\\memory_cntrl\\WIDTH=s32'00000000000000000000000000100000"
 Process module "$paramod\\register\\WIDTH=s32'00000000000000000000000000100000"
 Process module "memory"
Dumping file port_info.json ...

Warnings: 1 unique messages, 1 total
End of script. Logfile hash: d210dc90b3, CPU: user 0.06s system 0.01s, MEM: 17.05 MB peak
Yosys 0.38 (git sha1 24ed610c2, gcc 11.2.1 -fPIC -Os)
Time spent: 76% 14x read_verilog (0 sec), 20% 1x hierarchy (0 sec), ...
INFO: ANL: Design design122_12_5_top is analyzed
INFO: ANL: Top Modules: design122_12_5_top

INFO: SYN: ##################################################
INFO: SYN: Synthesis for design: design122_12_5_top
INFO: SYN: ##################################################
INFO: SYN: RS Synthesis
INFO: SYN: Synthesis command: /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/yosys -s design122_12_5_top.ys -l design122_12_5_top_synth.log
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/yosys -s design122_12_5_top.ys -l design122_12_5_top_synth.log

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.38 (git sha1 24ed610c2, gcc 11.2.1 -fPIC -Os)


-- Executing script file `design122_12_5_top.ys' --

1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v
Parsing SystemVerilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v' to AST representation.
Generating RTLIL representation for module `\BOOT_CLOCK'.
Generating RTLIL representation for module `\CARRY'.
Generating RTLIL representation for module `\CLK_BUF'.
Generating RTLIL representation for module `\DFFNRE'.
Generating RTLIL representation for module `\DFFRE'.
Generating RTLIL representation for module `\DSP19X2'.
Generating RTLIL representation for module `\DSP38'.
Generating RTLIL representation for module `\FIFO18KX2'.
Generating RTLIL representation for module `\FIFO36K'.
Generating RTLIL representation for module `\I_BUF_DS'.
Generating RTLIL representation for module `\I_BUF'.
Generating RTLIL representation for module `\I_DDR'.
Generating RTLIL representation for module `\I_DELAY'.
Generating RTLIL representation for module `\I_SERDES'.
Generating RTLIL representation for module `\LUT1'.
Generating RTLIL representation for module `\LUT2'.
Generating RTLIL representation for module `\LUT3'.
Generating RTLIL representation for module `\LUT4'.
Generating RTLIL representation for module `\LUT5'.
Generating RTLIL representation for module `\LUT6'.
Generating RTLIL representation for module `\O_BUF_DS'.
Generating RTLIL representation for module `\O_BUFT_DS'.
Generating RTLIL representation for module `\O_BUFT'.
Generating RTLIL representation for module `\O_BUF'.
Generating RTLIL representation for module `\O_DDR'.
Generating RTLIL representation for module `\O_DELAY'.
Generating RTLIL representation for module `\O_SERDES_CLK'.
Generating RTLIL representation for module `\O_SERDES'.
Generating RTLIL representation for module `\PLL'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_M'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_S'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M0'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M1'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_DMA'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_IRQ'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_JTAG'.
Generating RTLIL representation for module `\SOC_FPGA_TEMPERATURE'.
Generating RTLIL representation for module `\TDP_RAM18KX2'.
Generating RTLIL representation for module `\TDP_RAM36K'.
Generating RTLIL representation for module `\LATCH'.
Generating RTLIL representation for module `\LATCHN'.
Generating RTLIL representation for module `\LATCHR'.
Generating RTLIL representation for module `\LATCHS'.
Generating RTLIL representation for module `\LATCHNR'.
Generating RTLIL representation for module `\LATCHNS'.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Generating RTLIL representation for module `\_$_mem_v2_asymmetric'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: ../../../../.././rtl/full_adder_top.v
Parsing Verilog input from `../../../../.././rtl/full_adder_top.v' to AST representation.
Generating RTLIL representation for module `\full_adder_top'.
Generating RTLIL representation for module `\full_adder'.
Successfully finished Verilog frontend.

3. Executing Verilog-2005 frontend: ../../../../.././rtl/large_mux.v
Parsing Verilog input from `../../../../.././rtl/large_mux.v' to AST representation.
Generating RTLIL representation for module `\large_mux'.
Note: Assuming pure combinatorial block at ../../../../.././rtl/large_mux.v:11.1-35.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

4. Executing Verilog-2005 frontend: ../../../../.././rtl/register.v
Parsing Verilog input from `../../../../.././rtl/register.v' to AST representation.
Generating RTLIL representation for module `\register'.
Successfully finished Verilog frontend.

5. Executing Verilog-2005 frontend: ../../../../.././rtl/memory_cntrl.v
Parsing Verilog input from `../../../../.././rtl/memory_cntrl.v' to AST representation.
Warning: Encountered `full_case' comment! Such legacy hot comments are supported by Yosys, but are not part of any formal language specification. Using the Verilog `full_case' attribute or the SystemVerilog `unique' or `unique0' keywords is recommended!
Generating RTLIL representation for module `\memory_cntrl'.
Generating RTLIL representation for module `\memory'.
Successfully finished Verilog frontend.

6. Executing Verilog-2005 frontend: ../../../../.././rtl/encoder.v
Parsing Verilog input from `../../../../.././rtl/encoder.v' to AST representation.
Generating RTLIL representation for module `\encoder'.
Successfully finished Verilog frontend.

7. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v' to AST representation.
Generating RTLIL representation for module `\design122_12_5_top'.
Generating RTLIL representation for module `\design122_12_5'.
Successfully finished Verilog frontend.

8. Executing HIERARCHY pass (managing design hierarchy).

8.1. Analyzing design hierarchy..
Top module:  \design122_12_5_top
Used module:     \design122_12_5
Used module:         \memory_cntrl
Used module:             \memory
Used module:         \register
Used module:         \encoder
Used module:         \full_adder_top
Used module:             \full_adder
Used module:         \large_mux
Parameter \WIDTH = 32

8.2. Executing AST frontend in derive mode using pre-parsed AST for module `\full_adder'.
Parameter \WIDTH = 32
Generating RTLIL representation for module `$paramod\full_adder\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32

8.3. Executing AST frontend in derive mode using pre-parsed AST for module `\design122_12_5'.
Parameter \WIDTH = 32
Generating RTLIL representation for module `$paramod\design122_12_5\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32

8.4. Executing AST frontend in derive mode using pre-parsed AST for module `\memory_cntrl'.
Parameter \WIDTH = 32
Generating RTLIL representation for module `$paramod\memory_cntrl\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32

8.5. Executing AST frontend in derive mode using pre-parsed AST for module `\register'.
Parameter \WIDTH = 32
Generating RTLIL representation for module `$paramod\register\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32

8.6. Executing AST frontend in derive mode using pre-parsed AST for module `\encoder'.
Parameter \WIDTH = 32
Generating RTLIL representation for module `$paramod\encoder\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32

8.7. Executing AST frontend in derive mode using pre-parsed AST for module `\full_adder_top'.
Parameter \WIDTH = 32
Generating RTLIL representation for module `$paramod\full_adder_top\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32

8.8. Executing AST frontend in derive mode using pre-parsed AST for module `\large_mux'.
Parameter \WIDTH = 32
Generating RTLIL representation for module `$paramod\large_mux\WIDTH=s32'00000000000000000000000000100000'.
Note: Assuming pure combinatorial block at ../../../../.././rtl/large_mux.v:11.1-35.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\register\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\large_mux\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\full_adder_top\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\memory_cntrl\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\encoder\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\register\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\full_adder_top\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\memory_cntrl\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\large_mux\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\encoder\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\large_mux\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\full_adder_top\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\register\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\encoder\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\memory_cntrl\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\encoder\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\memory_cntrl\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\full_adder_top\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\large_mux\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\register\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\large_mux\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\encoder\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\register\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\memory_cntrl\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\full_adder_top\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\full_adder_top\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\memory_cntrl\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\encoder\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\register\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\large_mux\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\large_mux\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\register\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\memory_cntrl\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\encoder\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\full_adder_top\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\encoder\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\memory_cntrl\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\full_adder_top\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\register\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\large_mux\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\memory_cntrl\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\register\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\encoder\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\full_adder_top\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\large_mux\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\full_adder_top\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\large_mux\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\register\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\encoder\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\memory_cntrl\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\full_adder_top\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\large_mux\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\memory_cntrl\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\register\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\encoder\WIDTH=s32'00000000000000000000000000100000'.

8.9. Analyzing design hierarchy..
Top module:  \design122_12_5_top
Used module:     $paramod\design122_12_5\WIDTH=s32'00000000000000000000000000100000
Used module:         \memory_cntrl
Used module:             \memory
Used module:         \register
Used module:         \encoder
Used module:         \full_adder_top
Used module:             $paramod\full_adder\WIDTH=s32'00000000000000000000000000100000
Used module:         \large_mux
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\memory_cntrl\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\register\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\encoder\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\full_adder_top\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\large_mux\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\register\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\large_mux\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\full_adder_top\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\memory_cntrl\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\encoder\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\register\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\full_adder_top\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\memory_cntrl\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\large_mux\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\encoder\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\large_mux\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\full_adder_top\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\register\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\encoder\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\memory_cntrl\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\encoder\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\memory_cntrl\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\full_adder_top\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\large_mux\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\register\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\large_mux\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\encoder\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\register\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\memory_cntrl\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\full_adder_top\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\full_adder_top\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\memory_cntrl\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\encoder\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\register\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\large_mux\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\large_mux\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\register\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\memory_cntrl\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\encoder\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\full_adder_top\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\encoder\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\memory_cntrl\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\full_adder_top\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\register\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\large_mux\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\memory_cntrl\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\register\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\encoder\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\full_adder_top\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\large_mux\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\full_adder_top\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\large_mux\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\register\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\encoder\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\memory_cntrl\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\full_adder_top\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\large_mux\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\memory_cntrl\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\register\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\encoder\WIDTH=s32'00000000000000000000000000100000'.

8.10. Analyzing design hierarchy..
Top module:  \design122_12_5_top
Used module:     $paramod\design122_12_5\WIDTH=s32'00000000000000000000000000100000
Used module:         $paramod\memory_cntrl\WIDTH=s32'00000000000000000000000000100000
Used module:             \memory
Used module:         $paramod\register\WIDTH=s32'00000000000000000000000000100000
Used module:         $paramod\encoder\WIDTH=s32'00000000000000000000000000100000
Used module:         $paramod\full_adder_top\WIDTH=s32'00000000000000000000000000100000
Used module:             \full_adder
Used module:         $paramod\large_mux\WIDTH=s32'00000000000000000000000000100000
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\full_adder\WIDTH=s32'00000000000000000000000000100000'.

8.11. Analyzing design hierarchy..
Top module:  \design122_12_5_top
Used module:     $paramod\design122_12_5\WIDTH=s32'00000000000000000000000000100000
Used module:         $paramod\memory_cntrl\WIDTH=s32'00000000000000000000000000100000
Used module:             \memory
Used module:         $paramod\register\WIDTH=s32'00000000000000000000000000100000
Used module:         $paramod\encoder\WIDTH=s32'00000000000000000000000000100000
Used module:         $paramod\full_adder_top\WIDTH=s32'00000000000000000000000000100000
Used module:             $paramod\full_adder\WIDTH=s32'00000000000000000000000000100000
Used module:         $paramod\large_mux\WIDTH=s32'00000000000000000000000000100000

8.12. Analyzing design hierarchy..
Top module:  \design122_12_5_top
Used module:     $paramod\design122_12_5\WIDTH=s32'00000000000000000000000000100000
Used module:         $paramod\memory_cntrl\WIDTH=s32'00000000000000000000000000100000
Used module:             \memory
Used module:         $paramod\register\WIDTH=s32'00000000000000000000000000100000
Used module:         $paramod\encoder\WIDTH=s32'00000000000000000000000000100000
Used module:         $paramod\full_adder_top\WIDTH=s32'00000000000000000000000000100000
Used module:             $paramod\full_adder\WIDTH=s32'00000000000000000000000000100000
Used module:         $paramod\large_mux\WIDTH=s32'00000000000000000000000000100000
Removing unused module `\design122_12_5'.
Removing unused module `\encoder'.
Removing unused module `\memory_cntrl'.
Removing unused module `\register'.
Removing unused module `\large_mux'.
Removing unused module `\full_adder'.
Removing unused module `\full_adder_top'.
Removed 7 unused modules.

9. Executing synth_rs pass: v0.4.218

9.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/common/cells_sim.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/common/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\inv'.
Generating RTLIL representation for module `\buff'.
Generating RTLIL representation for module `\logic_0'.
Generating RTLIL representation for module `\logic_1'.
Generating RTLIL representation for module `\gclkbuff'.
Successfully finished Verilog frontend.

9.2. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v' to AST representation.
Replacing existing blackbox module `\CARRY' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v:10.1-19.10.
Generating RTLIL representation for module `\CARRY'.
Successfully finished Verilog frontend.

9.3. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v' to AST representation.
Replacing existing blackbox module `\LATCH' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:20.1-34.10.
Generating RTLIL representation for module `\LATCH'.
Replacing existing blackbox module `\LATCHN' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:48.1-62.10.
Generating RTLIL representation for module `\LATCHN'.
Replacing existing blackbox module `\LATCHR' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:81.1-97.10.
Generating RTLIL representation for module `\LATCHR'.
Replacing existing blackbox module `\LATCHS' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:115.1-131.10.
Generating RTLIL representation for module `\LATCHS'.
Replacing existing blackbox module `\LATCHNR' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:150.1-166.10.
Generating RTLIL representation for module `\LATCHNR'.
Replacing existing blackbox module `\LATCHNS' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:184.1-200.10.
Generating RTLIL representation for module `\LATCHNS'.
Generating RTLIL representation for module `\LATCHSRE'.
Generating RTLIL representation for module `\LATCHNSRE'.
Successfully finished Verilog frontend.

9.4. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v' to AST representation.
Replacing existing blackbox module `\DFFRE' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v:11.1-25.10.
Generating RTLIL representation for module `\DFFRE'.
Successfully finished Verilog frontend.

9.5. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v' to AST representation.
Replacing existing blackbox module `\DFFNRE' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v:11.1-25.10.
Generating RTLIL representation for module `\DFFNRE'.
Successfully finished Verilog frontend.

9.6. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT1.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT1.v' to AST representation.
Replacing existing blackbox module `\LUT1' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT1.v:10.1-20.10.
Generating RTLIL representation for module `\LUT1'.
Successfully finished Verilog frontend.

9.7. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT2.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT2.v' to AST representation.
Replacing existing blackbox module `\LUT2' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT2.v:10.1-21.10.
Generating RTLIL representation for module `\LUT2'.
Successfully finished Verilog frontend.

9.8. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT3.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT3.v' to AST representation.
Replacing existing blackbox module `\LUT3' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT3.v:10.1-22.10.
Generating RTLIL representation for module `\LUT3'.
Successfully finished Verilog frontend.

9.9. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT4.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT4.v' to AST representation.
Replacing existing blackbox module `\LUT4' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT4.v:11.1-25.10.
Generating RTLIL representation for module `\LUT4'.
Successfully finished Verilog frontend.

9.10. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT5.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT5.v' to AST representation.
Replacing existing blackbox module `\LUT5' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT5.v:10.1-24.10.
Generating RTLIL representation for module `\LUT5'.
Successfully finished Verilog frontend.

9.11. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT6.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT6.v' to AST representation.
Replacing existing blackbox module `\LUT6' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT6.v:10.1-25.10.
Generating RTLIL representation for module `\LUT6'.
Successfully finished Verilog frontend.

9.12. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CLK_BUF.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CLK_BUF.v' to AST representation.
Replacing existing blackbox module `\CLK_BUF' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CLK_BUF.v:10.1-17.10.
Generating RTLIL representation for module `\CLK_BUF'.
Successfully finished Verilog frontend.

9.13. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF.v' to AST representation.
Replacing existing blackbox module `\O_BUF' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF.v:10.1-22.10.
Generating RTLIL representation for module `\O_BUF'.
Successfully finished Verilog frontend.

9.14. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v' to AST representation.
Replacing existing blackbox module `\DSP38' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v:10.1-324.10.
Generating RTLIL representation for module `\DSP38'.
Successfully finished Verilog frontend.

9.15. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v' to AST representation.
Replacing existing blackbox module `\TDP_RAM36K' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:2.1-29.10.
Generating RTLIL representation for module `\TDP_RAM36K'.
Replacing existing blackbox module `\TDP_RAM18KX2' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:33.1-84.10.
Generating RTLIL representation for module `\TDP_RAM18KX2'.
Generating RTLIL representation for module `\RS_DSP3'.
Replacing existing blackbox module `\DSP19X2' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:116.1-149.10.
Generating RTLIL representation for module `\DSP19X2'.
Successfully finished Verilog frontend.

9.16. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v' to AST representation.
Generating RTLIL representation for module `\TDP_BRAM18'.
Replacing existing blackbox module `\BRAM2x18_TDP' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:112.1-540.10.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Replacing existing blackbox module `\BRAM2x18_SDP' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:542.1-951.10.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Replacing existing blackbox module `\_$_mem_v2_asymmetric' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:953.1-1356.10.
Generating RTLIL representation for module `\_$_mem_v2_asymmetric'.
Successfully finished Verilog frontend.

9.17. Executing HIERARCHY pass (managing design hierarchy).

9.17.1. Analyzing design hierarchy..
Top module:  \design122_12_5_top
Used module:     $paramod\design122_12_5\WIDTH=s32'00000000000000000000000000100000
Used module:         $paramod\memory_cntrl\WIDTH=s32'00000000000000000000000000100000
Used module:             \memory
Used module:         $paramod\register\WIDTH=s32'00000000000000000000000000100000
Used module:         $paramod\encoder\WIDTH=s32'00000000000000000000000000100000
Used module:         $paramod\full_adder_top\WIDTH=s32'00000000000000000000000000100000
Used module:             $paramod\full_adder\WIDTH=s32'00000000000000000000000000100000
Used module:         $paramod\large_mux\WIDTH=s32'00000000000000000000000000100000

9.17.2. Analyzing design hierarchy..
Top module:  \design122_12_5_top
Used module:     $paramod\design122_12_5\WIDTH=s32'00000000000000000000000000100000
Used module:         $paramod\memory_cntrl\WIDTH=s32'00000000000000000000000000100000
Used module:             \memory
Used module:         $paramod\register\WIDTH=s32'00000000000000000000000000100000
Used module:         $paramod\encoder\WIDTH=s32'00000000000000000000000000100000
Used module:         $paramod\full_adder_top\WIDTH=s32'00000000000000000000000000100000
Used module:             $paramod\full_adder\WIDTH=s32'00000000000000000000000000100000
Used module:         $paramod\large_mux\WIDTH=s32'00000000000000000000000000100000
Removed 0 unused modules.

9.18. Executing PROC pass (convert processes to netlists).

9.18.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

9.18.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$../../../../.././rtl/large_mux.v:11$69 in module $paramod\large_mux\WIDTH=s32'00000000000000000000000000100000.
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:41$34 in module design122_12_5_top.
Marked 1 switch rules as full_case in process $proc$../../../../.././rtl/full_adder_top.v:12$67 in module $paramod\full_adder_top\WIDTH=s32'00000000000000000000000000100000.
Marked 1 switch rules as full_case in process $proc$../../../../.././rtl/memory_cntrl.v:102$25 in module memory.
Marked 1 switch rules as full_case in process $proc$../../../../.././rtl/memory_cntrl.v:96$18 in module memory.
Marked 5 switch rules as full_case in process $proc$../../../../.././rtl/encoder.v:20$61 in module $paramod\encoder\WIDTH=s32'00000000000000000000000000100000.
Marked 1 switch rules as full_case in process $proc$../../../../.././rtl/encoder.v:11$60 in module $paramod\encoder\WIDTH=s32'00000000000000000000000000100000.
Marked 1 switch rules as full_case in process $proc$../../../../.././rtl/register.v:10$59 in module $paramod\register\WIDTH=s32'00000000000000000000000000100000.
Marked 2 switch rules as full_case in process $proc$../../../../.././rtl/memory_cntrl.v:21$55 in module $paramod\memory_cntrl\WIDTH=s32'00000000000000000000000000100000.
Marked 1 switch rules as full_case in process $proc$../../../../.././rtl/full_adder_top.v:38$47 in module $paramod\full_adder\WIDTH=s32'00000000000000000000000000100000.
Removed a total of 0 dead cases.

9.18.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 10 redundant assignments.
Promoted 17 assignments to connections.

9.18.4. Executing PROC_INIT pass (extract init attributes).

9.18.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \rst in `\design122_12_5_top.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:41$34'.

9.18.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~16 debug messages>

9.18.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `$paramod\large_mux\WIDTH=s32'00000000000000000000000000100000.$proc$../../../../.././rtl/large_mux.v:11$69'.
     1/1: $1\data_out[31:0]
Creating decoders for process `\design122_12_5_top.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:48$35'.
Creating decoders for process `\design122_12_5_top.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:41$34'.
     1/1: $0\tmp[383:0]
Creating decoders for process `$paramod\full_adder_top\WIDTH=s32'00000000000000000000000000100000.$proc$../../../../.././rtl/full_adder_top.v:12$67'.
     1/1: $0\cin[0:0]
Creating decoders for process `\memory.$proc$../../../../.././rtl/memory_cntrl.v:102$25'.
     1/1: $0\rd_data_out[31:0]
Creating decoders for process `\memory.$proc$../../../../.././rtl/memory_cntrl.v:96$18'.
     1/3: $1$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$24
     2/3: $1$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_DATA[31:0]$23
     3/3: $1$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_ADDR[9:0]$22
Creating decoders for process `$paramod\encoder\WIDTH=s32'00000000000000000000000000100000.$proc$../../../../.././rtl/encoder.v:20$61'.
     1/5: $5\data_out_wire[31:0]
     2/5: $4\data_out_wire[31:0]
     3/5: $3\data_out_wire[31:0]
     4/5: $2\data_out_wire[31:0]
     5/5: $1\data_out_wire[31:0]
Creating decoders for process `$paramod\encoder\WIDTH=s32'00000000000000000000000000100000.$proc$../../../../.././rtl/encoder.v:11$60'.
     1/1: $0\data_out[31:0]
Creating decoders for process `$paramod\register\WIDTH=s32'00000000000000000000000000100000.$proc$../../../../.././rtl/register.v:10$59'.
     1/2: $0\data_out[31:0] [31:24]
     2/2: $0\data_out[31:0] [23:0]
Creating decoders for process `$paramod\memory_cntrl\WIDTH=s32'00000000000000000000000000100000.$proc$../../../../.././rtl/memory_cntrl.v:21$55'.
     1/7: $0\state[1:0]
     2/7: $0\wr_en[0:0]
     3/7: $0\rd_en[0:0]
     4/7: $0\wr_data_mem[31:0]
     5/7: $0\rd_addr[9:0]
     6/7: $0\wr_addr[9:0]
     7/7: $0\reset_mem[0:0]
Creating decoders for process `$paramod\full_adder\WIDTH=s32'00000000000000000000000000100000.$proc$../../../../.././rtl/full_adder_top.v:38$47'.
     1/5: $0\data_out[31:0]
     2/5: $0\cout[0:0]
     3/5: $0\c[0:0]
     4/5: $0\b[15:0]
     5/5: $0\a[15:0]

9.18.8. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `$paramod\large_mux\WIDTH=s32'00000000000000000000000000100000.\data_out' from process `$paramod\large_mux\WIDTH=s32'00000000000000000000000000100000.$proc$../../../../.././rtl/large_mux.v:11$69'.
No latch inferred for signal `$paramod\encoder\WIDTH=s32'00000000000000000000000000100000.\data_out_wire' from process `$paramod\encoder\WIDTH=s32'00000000000000000000000000100000.$proc$../../../../.././rtl/encoder.v:20$61'.

9.18.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\design122_12_5_top.\d_in0' using process `\design122_12_5_top.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:48$35'.
  created $dff cell `$procdff$239' with positive edge clock.
Creating register for signal `\design122_12_5_top.\d_in1' using process `\design122_12_5_top.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:48$35'.
  created $dff cell `$procdff$240' with positive edge clock.
Creating register for signal `\design122_12_5_top.\d_in2' using process `\design122_12_5_top.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:48$35'.
  created $dff cell `$procdff$241' with positive edge clock.
Creating register for signal `\design122_12_5_top.\d_in3' using process `\design122_12_5_top.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:48$35'.
  created $dff cell `$procdff$242' with positive edge clock.
Creating register for signal `\design122_12_5_top.\d_in4' using process `\design122_12_5_top.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:48$35'.
  created $dff cell `$procdff$243' with positive edge clock.
Creating register for signal `\design122_12_5_top.\d_in5' using process `\design122_12_5_top.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:48$35'.
  created $dff cell `$procdff$244' with positive edge clock.
Creating register for signal `\design122_12_5_top.\d_in6' using process `\design122_12_5_top.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:48$35'.
  created $dff cell `$procdff$245' with positive edge clock.
Creating register for signal `\design122_12_5_top.\d_in7' using process `\design122_12_5_top.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:48$35'.
  created $dff cell `$procdff$246' with positive edge clock.
Creating register for signal `\design122_12_5_top.\d_in8' using process `\design122_12_5_top.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:48$35'.
  created $dff cell `$procdff$247' with positive edge clock.
Creating register for signal `\design122_12_5_top.\d_in9' using process `\design122_12_5_top.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:48$35'.
  created $dff cell `$procdff$248' with positive edge clock.
Creating register for signal `\design122_12_5_top.\d_in10' using process `\design122_12_5_top.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:48$35'.
  created $dff cell `$procdff$249' with positive edge clock.
Creating register for signal `\design122_12_5_top.\d_in11' using process `\design122_12_5_top.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:48$35'.
  created $dff cell `$procdff$250' with positive edge clock.
Creating register for signal `\design122_12_5_top.\tmp' using process `\design122_12_5_top.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:41$34'.
  created $adff cell `$procdff$251' with positive edge clock and positive level reset.
Creating register for signal `$paramod\full_adder_top\WIDTH=s32'00000000000000000000000000100000.\cin' using process `$paramod\full_adder_top\WIDTH=s32'00000000000000000000000000100000.$proc$../../../../.././rtl/full_adder_top.v:12$67'.
  created $dff cell `$procdff$252' with positive edge clock.
Creating register for signal `\memory.\rd_data_out' using process `\memory.$proc$../../../../.././rtl/memory_cntrl.v:102$25'.
  created $dff cell `$procdff$253' with positive edge clock.
Creating register for signal `\memory.$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_ADDR' using process `\memory.$proc$../../../../.././rtl/memory_cntrl.v:96$18'.
  created $dff cell `$procdff$254' with positive edge clock.
Creating register for signal `\memory.$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_DATA' using process `\memory.$proc$../../../../.././rtl/memory_cntrl.v:96$18'.
  created $dff cell `$procdff$255' with positive edge clock.
Creating register for signal `\memory.$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN' using process `\memory.$proc$../../../../.././rtl/memory_cntrl.v:96$18'.
  created $dff cell `$procdff$256' with positive edge clock.
Creating register for signal `$paramod\encoder\WIDTH=s32'00000000000000000000000000100000.\data_out' using process `$paramod\encoder\WIDTH=s32'00000000000000000000000000100000.$proc$../../../../.././rtl/encoder.v:11$60'.
  created $dff cell `$procdff$257' with positive edge clock.
Creating register for signal `$paramod\register\WIDTH=s32'00000000000000000000000000100000.\data_out' using process `$paramod\register\WIDTH=s32'00000000000000000000000000100000.$proc$../../../../.././rtl/register.v:10$59'.
  created $dff cell `$procdff$258' with positive edge clock.
Creating register for signal `$paramod\memory_cntrl\WIDTH=s32'00000000000000000000000000100000.\state' using process `$paramod\memory_cntrl\WIDTH=s32'00000000000000000000000000100000.$proc$../../../../.././rtl/memory_cntrl.v:21$55'.
  created $dff cell `$procdff$259' with positive edge clock.
Creating register for signal `$paramod\memory_cntrl\WIDTH=s32'00000000000000000000000000100000.\reset_mem' using process `$paramod\memory_cntrl\WIDTH=s32'00000000000000000000000000100000.$proc$../../../../.././rtl/memory_cntrl.v:21$55'.
  created $dff cell `$procdff$260' with positive edge clock.
Creating register for signal `$paramod\memory_cntrl\WIDTH=s32'00000000000000000000000000100000.\wr_addr' using process `$paramod\memory_cntrl\WIDTH=s32'00000000000000000000000000100000.$proc$../../../../.././rtl/memory_cntrl.v:21$55'.
  created $dff cell `$procdff$261' with positive edge clock.
Creating register for signal `$paramod\memory_cntrl\WIDTH=s32'00000000000000000000000000100000.\rd_addr' using process `$paramod\memory_cntrl\WIDTH=s32'00000000000000000000000000100000.$proc$../../../../.././rtl/memory_cntrl.v:21$55'.
  created $dff cell `$procdff$262' with positive edge clock.
Creating register for signal `$paramod\memory_cntrl\WIDTH=s32'00000000000000000000000000100000.\wr_data_mem' using process `$paramod\memory_cntrl\WIDTH=s32'00000000000000000000000000100000.$proc$../../../../.././rtl/memory_cntrl.v:21$55'.
  created $dff cell `$procdff$263' with positive edge clock.
Creating register for signal `$paramod\memory_cntrl\WIDTH=s32'00000000000000000000000000100000.\rd_en' using process `$paramod\memory_cntrl\WIDTH=s32'00000000000000000000000000100000.$proc$../../../../.././rtl/memory_cntrl.v:21$55'.
  created $dff cell `$procdff$264' with positive edge clock.
Creating register for signal `$paramod\memory_cntrl\WIDTH=s32'00000000000000000000000000100000.\wr_en' using process `$paramod\memory_cntrl\WIDTH=s32'00000000000000000000000000100000.$proc$../../../../.././rtl/memory_cntrl.v:21$55'.
  created $dff cell `$procdff$265' with positive edge clock.
Creating register for signal `$paramod\full_adder\WIDTH=s32'00000000000000000000000000100000.\data_out' using process `$paramod\full_adder\WIDTH=s32'00000000000000000000000000100000.$proc$../../../../.././rtl/full_adder_top.v:38$47'.
  created $dff cell `$procdff$266' with positive edge clock.
Creating register for signal `$paramod\full_adder\WIDTH=s32'00000000000000000000000000100000.\cout' using process `$paramod\full_adder\WIDTH=s32'00000000000000000000000000100000.$proc$../../../../.././rtl/full_adder_top.v:38$47'.
  created $dff cell `$procdff$267' with positive edge clock.
Creating register for signal `$paramod\full_adder\WIDTH=s32'00000000000000000000000000100000.\a' using process `$paramod\full_adder\WIDTH=s32'00000000000000000000000000100000.$proc$../../../../.././rtl/full_adder_top.v:38$47'.
  created $dff cell `$procdff$268' with positive edge clock.
Creating register for signal `$paramod\full_adder\WIDTH=s32'00000000000000000000000000100000.\b' using process `$paramod\full_adder\WIDTH=s32'00000000000000000000000000100000.$proc$../../../../.././rtl/full_adder_top.v:38$47'.
  created $dff cell `$procdff$269' with positive edge clock.
Creating register for signal `$paramod\full_adder\WIDTH=s32'00000000000000000000000000100000.\c' using process `$paramod\full_adder\WIDTH=s32'00000000000000000000000000100000.$proc$../../../../.././rtl/full_adder_top.v:38$47'.
  created $dff cell `$procdff$270' with positive edge clock.

9.18.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

9.18.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `$paramod\large_mux\WIDTH=s32'00000000000000000000000000100000.$proc$../../../../.././rtl/large_mux.v:11$69'.
Removing empty process `$paramod\large_mux\WIDTH=s32'00000000000000000000000000100000.$proc$../../../../.././rtl/large_mux.v:11$69'.
Removing empty process `design122_12_5_top.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:48$35'.
Removing empty process `design122_12_5_top.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:41$34'.
Found and cleaned up 1 empty switch in `$paramod\full_adder_top\WIDTH=s32'00000000000000000000000000100000.$proc$../../../../.././rtl/full_adder_top.v:12$67'.
Removing empty process `$paramod\full_adder_top\WIDTH=s32'00000000000000000000000000100000.$proc$../../../../.././rtl/full_adder_top.v:12$67'.
Found and cleaned up 2 empty switches in `\memory.$proc$../../../../.././rtl/memory_cntrl.v:102$25'.
Removing empty process `memory.$proc$../../../../.././rtl/memory_cntrl.v:102$25'.
Found and cleaned up 1 empty switch in `\memory.$proc$../../../../.././rtl/memory_cntrl.v:96$18'.
Removing empty process `memory.$proc$../../../../.././rtl/memory_cntrl.v:96$18'.
Found and cleaned up 5 empty switches in `$paramod\encoder\WIDTH=s32'00000000000000000000000000100000.$proc$../../../../.././rtl/encoder.v:20$61'.
Removing empty process `$paramod\encoder\WIDTH=s32'00000000000000000000000000100000.$proc$../../../../.././rtl/encoder.v:20$61'.
Found and cleaned up 1 empty switch in `$paramod\encoder\WIDTH=s32'00000000000000000000000000100000.$proc$../../../../.././rtl/encoder.v:11$60'.
Removing empty process `$paramod\encoder\WIDTH=s32'00000000000000000000000000100000.$proc$../../../../.././rtl/encoder.v:11$60'.
Found and cleaned up 1 empty switch in `$paramod\register\WIDTH=s32'00000000000000000000000000100000.$proc$../../../../.././rtl/register.v:10$59'.
Removing empty process `$paramod\register\WIDTH=s32'00000000000000000000000000100000.$proc$../../../../.././rtl/register.v:10$59'.
Found and cleaned up 3 empty switches in `$paramod\memory_cntrl\WIDTH=s32'00000000000000000000000000100000.$proc$../../../../.././rtl/memory_cntrl.v:21$55'.
Removing empty process `$paramod\memory_cntrl\WIDTH=s32'00000000000000000000000000100000.$proc$../../../../.././rtl/memory_cntrl.v:21$55'.
Found and cleaned up 1 empty switch in `$paramod\full_adder\WIDTH=s32'00000000000000000000000000100000.$proc$../../../../.././rtl/full_adder_top.v:38$47'.
Removing empty process `$paramod\full_adder\WIDTH=s32'00000000000000000000000000100000.$proc$../../../../.././rtl/full_adder_top.v:38$47'.
Cleaned up 16 empty switches.

9.18.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod\large_mux\WIDTH=s32'00000000000000000000000000100000.
<suppressed ~4 debug messages>
Optimizing module design122_12_5_top.
Optimizing module $paramod\full_adder_top\WIDTH=s32'00000000000000000000000000100000.
<suppressed ~1 debug messages>
Optimizing module memory.
Optimizing module $paramod\encoder\WIDTH=s32'00000000000000000000000000100000.
<suppressed ~1 debug messages>
Optimizing module $paramod\register\WIDTH=s32'00000000000000000000000000100000.
Optimizing module $paramod\memory_cntrl\WIDTH=s32'00000000000000000000000000100000.
<suppressed ~5 debug messages>
Optimizing module $paramod\design122_12_5\WIDTH=s32'00000000000000000000000000100000.
Optimizing module $paramod\full_adder\WIDTH=s32'00000000000000000000000000100000.

9.19. Executing SPLITNETS pass (splitting up multi-bit signals).

9.20. Executing DEMUXMAP pass.

9.21. Executing FLATTEN pass (flatten design).
Deleting now unused module $paramod\design122_12_5\WIDTH=s32'00000000000000000000000000100000.
Deleting now unused module $paramod\encoder\WIDTH=s32'00000000000000000000000000100000.
Deleting now unused module $paramod\full_adder\WIDTH=s32'00000000000000000000000000100000.
Deleting now unused module $paramod\full_adder_top\WIDTH=s32'00000000000000000000000000100000.
Deleting now unused module $paramod\large_mux\WIDTH=s32'00000000000000000000000000100000.
Deleting now unused module $paramod\memory_cntrl\WIDTH=s32'00000000000000000000000000100000.
Deleting now unused module $paramod\register\WIDTH=s32'00000000000000000000000000100000.
Deleting now unused module memory.
<suppressed ~63 debug messages>

9.22. Executing DEMUXMAP pass.

9.23. Executing TRIBUF pass.

9.24. Executing TRIBUF pass.

9.25. Executing DEMINOUT pass (demote inout ports to input or output).

9.26. Executing OPT_EXPR pass (perform const folding).
Optimizing module design122_12_5_top.

9.27. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \design122_12_5_top..
Removed 132 unused cells and 1046 unused wires.
<suppressed ~157 debug messages>

9.28. Executing CHECK pass (checking for obvious problems).
Checking module design122_12_5_top...
Found and reported 0 problems.

9.29. Printing statistics.

=== design122_12_5_top ===

   Number of wires:               1661
   Number of wire bits:          25468
   Number of public wires:         655
   Number of public wire bits:   11204
   Number of memories:              12
   Number of memory bits:       393216
   Number of processes:              0
   Number of cells:               1248
     $add                           24
     $adff                           1
     $dff                          192
     $eq                           240
     $logic_not                    120
     $memrd_v2                      12
     $memwr_v2                      12
     $mux                          552
     $pmux                          60
     $xor                           35

9.30. Executing OPT_EXPR pass (perform const folding).
Optimizing module design122_12_5_top.

9.31. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\design122_12_5_top'.
<suppressed ~216 debug messages>
Removed a total of 72 cells.

9.32. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \design122_12_5_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $flatten\design122_12_5_inst.\encoder_instance120112.$procmux$112.
    dead port 1/2 on $mux $flatten\design122_12_5_inst.\encoder_instance120112.$procmux$115.
    dead port 1/2 on $mux $flatten\design122_12_5_inst.\encoder_instance120112.$procmux$118.
    dead port 1/2 on $mux $flatten\design122_12_5_inst.\encoder_instance120112.$procmux$121.
    dead port 1/2 on $mux $flatten\design122_12_5_inst.\encoder_instance120112.$procmux$127.
    dead port 1/2 on $mux $flatten\design122_12_5_inst.\encoder_instance120112.$procmux$130.
    dead port 1/2 on $mux $flatten\design122_12_5_inst.\encoder_instance120112.$procmux$133.
    dead port 1/2 on $mux $flatten\design122_12_5_inst.\encoder_instance120112.$procmux$139.
    dead port 1/2 on $mux $flatten\design122_12_5_inst.\encoder_instance120112.$procmux$142.
    dead port 1/2 on $mux $flatten\design122_12_5_inst.\encoder_instance120112.$procmux$148.
    dead port 1/2 on $mux $flatten\design122_12_5_inst.\encoder_instance211.$procmux$112.
    dead port 1/2 on $mux $flatten\design122_12_5_inst.\encoder_instance211.$procmux$115.
    dead port 1/2 on $mux $flatten\design122_12_5_inst.\encoder_instance211.$procmux$118.
    dead port 1/2 on $mux $flatten\design122_12_5_inst.\encoder_instance211.$procmux$121.
    dead port 1/2 on $mux $flatten\design122_12_5_inst.\encoder_instance211.$procmux$127.
    dead port 1/2 on $mux $flatten\design122_12_5_inst.\encoder_instance211.$procmux$130.
    dead port 1/2 on $mux $flatten\design122_12_5_inst.\encoder_instance211.$procmux$133.
    dead port 1/2 on $mux $flatten\design122_12_5_inst.\encoder_instance211.$procmux$139.
    dead port 1/2 on $mux $flatten\design122_12_5_inst.\encoder_instance211.$procmux$142.
    dead port 1/2 on $mux $flatten\design122_12_5_inst.\encoder_instance211.$procmux$148.
    dead port 1/2 on $mux $flatten\design122_12_5_inst.\encoder_instance322.$procmux$112.
    dead port 1/2 on $mux $flatten\design122_12_5_inst.\encoder_instance322.$procmux$115.
    dead port 1/2 on $mux $flatten\design122_12_5_inst.\encoder_instance322.$procmux$118.
    dead port 1/2 on $mux $flatten\design122_12_5_inst.\encoder_instance322.$procmux$121.
    dead port 1/2 on $mux $flatten\design122_12_5_inst.\encoder_instance322.$procmux$127.
    dead port 1/2 on $mux $flatten\design122_12_5_inst.\encoder_instance322.$procmux$130.
    dead port 1/2 on $mux $flatten\design122_12_5_inst.\encoder_instance322.$procmux$133.
    dead port 1/2 on $mux $flatten\design122_12_5_inst.\encoder_instance322.$procmux$139.
    dead port 1/2 on $mux $flatten\design122_12_5_inst.\encoder_instance322.$procmux$142.
    dead port 1/2 on $mux $flatten\design122_12_5_inst.\encoder_instance322.$procmux$148.
    dead port 1/2 on $mux $flatten\design122_12_5_inst.\encoder_instance434.$procmux$112.
    dead port 1/2 on $mux $flatten\design122_12_5_inst.\encoder_instance434.$procmux$115.
    dead port 1/2 on $mux $flatten\design122_12_5_inst.\encoder_instance434.$procmux$118.
    dead port 1/2 on $mux $flatten\design122_12_5_inst.\encoder_instance434.$procmux$121.
    dead port 1/2 on $mux $flatten\design122_12_5_inst.\encoder_instance434.$procmux$127.
    dead port 1/2 on $mux $flatten\design122_12_5_inst.\encoder_instance434.$procmux$130.
    dead port 1/2 on $mux $flatten\design122_12_5_inst.\encoder_instance434.$procmux$133.
    dead port 1/2 on $mux $flatten\design122_12_5_inst.\encoder_instance434.$procmux$139.
    dead port 1/2 on $mux $flatten\design122_12_5_inst.\encoder_instance434.$procmux$142.
    dead port 1/2 on $mux $flatten\design122_12_5_inst.\encoder_instance434.$procmux$148.
    dead port 1/2 on $mux $flatten\design122_12_5_inst.\encoder_instance541.$procmux$112.
    dead port 1/2 on $mux $flatten\design122_12_5_inst.\encoder_instance541.$procmux$115.
    dead port 1/2 on $mux $flatten\design122_12_5_inst.\encoder_instance541.$procmux$118.
    dead port 1/2 on $mux $flatten\design122_12_5_inst.\encoder_instance541.$procmux$121.
    dead port 1/2 on $mux $flatten\design122_12_5_inst.\encoder_instance541.$procmux$127.
    dead port 1/2 on $mux $flatten\design122_12_5_inst.\encoder_instance541.$procmux$130.
    dead port 1/2 on $mux $flatten\design122_12_5_inst.\encoder_instance541.$procmux$133.
    dead port 1/2 on $mux $flatten\design122_12_5_inst.\encoder_instance541.$procmux$139.
    dead port 1/2 on $mux $flatten\design122_12_5_inst.\encoder_instance541.$procmux$142.
    dead port 1/2 on $mux $flatten\design122_12_5_inst.\encoder_instance541.$procmux$148.
    dead port 1/2 on $mux $flatten\design122_12_5_inst.\encoder_instance652.$procmux$112.
    dead port 1/2 on $mux $flatten\design122_12_5_inst.\encoder_instance652.$procmux$115.
    dead port 1/2 on $mux $flatten\design122_12_5_inst.\encoder_instance652.$procmux$118.
    dead port 1/2 on $mux $flatten\design122_12_5_inst.\encoder_instance652.$procmux$121.
    dead port 1/2 on $mux $flatten\design122_12_5_inst.\encoder_instance652.$procmux$127.
    dead port 1/2 on $mux $flatten\design122_12_5_inst.\encoder_instance652.$procmux$130.
    dead port 1/2 on $mux $flatten\design122_12_5_inst.\encoder_instance652.$procmux$133.
    dead port 1/2 on $mux $flatten\design122_12_5_inst.\encoder_instance652.$procmux$139.
    dead port 1/2 on $mux $flatten\design122_12_5_inst.\encoder_instance652.$procmux$142.
    dead port 1/2 on $mux $flatten\design122_12_5_inst.\encoder_instance652.$procmux$148.
    dead port 1/2 on $mux $flatten\design122_12_5_inst.\encoder_instance763.$procmux$112.
    dead port 1/2 on $mux $flatten\design122_12_5_inst.\encoder_instance763.$procmux$115.
    dead port 1/2 on $mux $flatten\design122_12_5_inst.\encoder_instance763.$procmux$118.
    dead port 1/2 on $mux $flatten\design122_12_5_inst.\encoder_instance763.$procmux$121.
    dead port 1/2 on $mux $flatten\design122_12_5_inst.\encoder_instance763.$procmux$127.
    dead port 1/2 on $mux $flatten\design122_12_5_inst.\encoder_instance763.$procmux$130.
    dead port 1/2 on $mux $flatten\design122_12_5_inst.\encoder_instance763.$procmux$133.
    dead port 1/2 on $mux $flatten\design122_12_5_inst.\encoder_instance763.$procmux$139.
    dead port 1/2 on $mux $flatten\design122_12_5_inst.\encoder_instance763.$procmux$142.
    dead port 1/2 on $mux $flatten\design122_12_5_inst.\encoder_instance763.$procmux$148.
    dead port 1/2 on $mux $flatten\design122_12_5_inst.\encoder_instance874.$procmux$112.
    dead port 1/2 on $mux $flatten\design122_12_5_inst.\encoder_instance874.$procmux$115.
    dead port 1/2 on $mux $flatten\design122_12_5_inst.\encoder_instance874.$procmux$118.
    dead port 1/2 on $mux $flatten\design122_12_5_inst.\encoder_instance874.$procmux$121.
    dead port 1/2 on $mux $flatten\design122_12_5_inst.\encoder_instance874.$procmux$127.
    dead port 1/2 on $mux $flatten\design122_12_5_inst.\encoder_instance874.$procmux$130.
    dead port 1/2 on $mux $flatten\design122_12_5_inst.\encoder_instance874.$procmux$133.
    dead port 1/2 on $mux $flatten\design122_12_5_inst.\encoder_instance874.$procmux$139.
    dead port 1/2 on $mux $flatten\design122_12_5_inst.\encoder_instance874.$procmux$142.
    dead port 1/2 on $mux $flatten\design122_12_5_inst.\encoder_instance874.$procmux$148.
    dead port 1/2 on $mux $flatten\design122_12_5_inst.\encoder_instance981.$procmux$112.
    dead port 1/2 on $mux $flatten\design122_12_5_inst.\encoder_instance981.$procmux$115.
    dead port 1/2 on $mux $flatten\design122_12_5_inst.\encoder_instance981.$procmux$118.
    dead port 1/2 on $mux $flatten\design122_12_5_inst.\encoder_instance981.$procmux$121.
    dead port 1/2 on $mux $flatten\design122_12_5_inst.\encoder_instance981.$procmux$127.
    dead port 1/2 on $mux $flatten\design122_12_5_inst.\encoder_instance981.$procmux$130.
    dead port 1/2 on $mux $flatten\design122_12_5_inst.\encoder_instance981.$procmux$133.
    dead port 1/2 on $mux $flatten\design122_12_5_inst.\encoder_instance981.$procmux$139.
    dead port 1/2 on $mux $flatten\design122_12_5_inst.\encoder_instance981.$procmux$142.
    dead port 1/2 on $mux $flatten\design122_12_5_inst.\encoder_instance981.$procmux$148.
    dead port 1/2 on $mux $flatten\design122_12_5_inst.\encoder_instance100.$procmux$112.
    dead port 1/2 on $mux $flatten\design122_12_5_inst.\encoder_instance100.$procmux$115.
    dead port 1/2 on $mux $flatten\design122_12_5_inst.\encoder_instance100.$procmux$118.
    dead port 1/2 on $mux $flatten\design122_12_5_inst.\encoder_instance100.$procmux$121.
    dead port 1/2 on $mux $flatten\design122_12_5_inst.\encoder_instance100.$procmux$127.
    dead port 1/2 on $mux $flatten\design122_12_5_inst.\encoder_instance100.$procmux$130.
    dead port 1/2 on $mux $flatten\design122_12_5_inst.\encoder_instance100.$procmux$133.
    dead port 1/2 on $mux $flatten\design122_12_5_inst.\encoder_instance100.$procmux$139.
    dead port 1/2 on $mux $flatten\design122_12_5_inst.\encoder_instance100.$procmux$142.
    dead port 1/2 on $mux $flatten\design122_12_5_inst.\encoder_instance100.$procmux$148.
    dead port 1/2 on $mux $flatten\design122_12_5_inst.\encoder_instance10090.$procmux$112.
    dead port 1/2 on $mux $flatten\design122_12_5_inst.\encoder_instance10090.$procmux$115.
    dead port 1/2 on $mux $flatten\design122_12_5_inst.\encoder_instance10090.$procmux$118.
    dead port 1/2 on $mux $flatten\design122_12_5_inst.\encoder_instance10090.$procmux$121.
    dead port 1/2 on $mux $flatten\design122_12_5_inst.\encoder_instance10090.$procmux$127.
    dead port 1/2 on $mux $flatten\design122_12_5_inst.\encoder_instance10090.$procmux$130.
    dead port 1/2 on $mux $flatten\design122_12_5_inst.\encoder_instance10090.$procmux$133.
    dead port 1/2 on $mux $flatten\design122_12_5_inst.\encoder_instance10090.$procmux$139.
    dead port 1/2 on $mux $flatten\design122_12_5_inst.\encoder_instance10090.$procmux$142.
    dead port 1/2 on $mux $flatten\design122_12_5_inst.\encoder_instance10090.$procmux$148.
    dead port 1/2 on $mux $flatten\design122_12_5_inst.\encoder_instance110100.$procmux$112.
    dead port 1/2 on $mux $flatten\design122_12_5_inst.\encoder_instance110100.$procmux$115.
    dead port 1/2 on $mux $flatten\design122_12_5_inst.\encoder_instance110100.$procmux$118.
    dead port 1/2 on $mux $flatten\design122_12_5_inst.\encoder_instance110100.$procmux$121.
    dead port 1/2 on $mux $flatten\design122_12_5_inst.\encoder_instance110100.$procmux$127.
    dead port 1/2 on $mux $flatten\design122_12_5_inst.\encoder_instance110100.$procmux$130.
    dead port 1/2 on $mux $flatten\design122_12_5_inst.\encoder_instance110100.$procmux$133.
    dead port 1/2 on $mux $flatten\design122_12_5_inst.\encoder_instance110100.$procmux$139.
    dead port 1/2 on $mux $flatten\design122_12_5_inst.\encoder_instance110100.$procmux$142.
    dead port 1/2 on $mux $flatten\design122_12_5_inst.\encoder_instance110100.$procmux$148.
Removed 120 multiplexer ports.
<suppressed ~236 debug messages>

9.33. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \design122_12_5_top.
    Consolidated identical input bits for $mux cell $flatten\design122_12_5_inst.\memory_cntrl_instance10092.\mem.$procmux$100:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\design122_12_5_inst.\memory_cntrl_instance10092.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21
      New ports: A=1'0, B=1'1, Y=$flatten\design122_12_5_inst.\memory_cntrl_instance10092.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0]
      New connections: $flatten\design122_12_5_inst.\memory_cntrl_instance10092.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [31:1] = { $flatten\design122_12_5_inst.\memory_cntrl_instance10092.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance10092.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance10092.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance10092.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance10092.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance10092.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance10092.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance10092.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance10092.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance10092.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance10092.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance10092.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance10092.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance10092.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance10092.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance10092.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance10092.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance10092.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance10092.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance10092.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance10092.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance10092.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance10092.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance10092.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance10092.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance10092.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance10092.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance10092.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance10092.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance10092.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance10092.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] }
    Consolidated identical input bits for $mux cell $flatten\design122_12_5_inst.\memory_cntrl_instance102.\mem.$procmux$100:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\design122_12_5_inst.\memory_cntrl_instance102.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21
      New ports: A=1'0, B=1'1, Y=$flatten\design122_12_5_inst.\memory_cntrl_instance102.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0]
      New connections: $flatten\design122_12_5_inst.\memory_cntrl_instance102.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [31:1] = { $flatten\design122_12_5_inst.\memory_cntrl_instance102.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance102.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance102.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance102.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance102.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance102.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance102.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance102.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance102.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance102.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance102.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance102.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance102.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance102.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance102.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance102.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance102.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance102.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance102.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance102.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance102.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance102.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance102.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance102.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance102.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance102.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance102.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance102.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance102.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance102.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance102.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] }
    Consolidated identical input bits for $mux cell $flatten\design122_12_5_inst.\memory_cntrl_instance110101.\mem.$procmux$100:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\design122_12_5_inst.\memory_cntrl_instance110101.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21
      New ports: A=1'0, B=1'1, Y=$flatten\design122_12_5_inst.\memory_cntrl_instance110101.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0]
      New connections: $flatten\design122_12_5_inst.\memory_cntrl_instance110101.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [31:1] = { $flatten\design122_12_5_inst.\memory_cntrl_instance110101.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance110101.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance110101.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance110101.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance110101.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance110101.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance110101.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance110101.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance110101.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance110101.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance110101.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance110101.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance110101.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance110101.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance110101.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance110101.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance110101.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance110101.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance110101.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance110101.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance110101.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance110101.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance110101.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance110101.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance110101.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance110101.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance110101.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance110101.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance110101.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance110101.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance110101.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] }
    Consolidated identical input bits for $mux cell $flatten\design122_12_5_inst.\memory_cntrl_instance120114.\mem.$procmux$100:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\design122_12_5_inst.\memory_cntrl_instance120114.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21
      New ports: A=1'0, B=1'1, Y=$flatten\design122_12_5_inst.\memory_cntrl_instance120114.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0]
      New connections: $flatten\design122_12_5_inst.\memory_cntrl_instance120114.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [31:1] = { $flatten\design122_12_5_inst.\memory_cntrl_instance120114.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance120114.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance120114.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance120114.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance120114.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance120114.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance120114.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance120114.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance120114.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance120114.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance120114.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance120114.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance120114.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance120114.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance120114.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance120114.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance120114.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance120114.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance120114.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance120114.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance120114.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance120114.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance120114.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance120114.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance120114.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance120114.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance120114.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance120114.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance120114.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance120114.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance120114.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] }
    Consolidated identical input bits for $mux cell $flatten\design122_12_5_inst.\memory_cntrl_instance210.\mem.$procmux$100:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\design122_12_5_inst.\memory_cntrl_instance210.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21
      New ports: A=1'0, B=1'1, Y=$flatten\design122_12_5_inst.\memory_cntrl_instance210.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0]
      New connections: $flatten\design122_12_5_inst.\memory_cntrl_instance210.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [31:1] = { $flatten\design122_12_5_inst.\memory_cntrl_instance210.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance210.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance210.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance210.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance210.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance210.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance210.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance210.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance210.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance210.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance210.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance210.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance210.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance210.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance210.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance210.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance210.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance210.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance210.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance210.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance210.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance210.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance210.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance210.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance210.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance210.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance210.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance210.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance210.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance210.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance210.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] }
    Consolidated identical input bits for $mux cell $flatten\design122_12_5_inst.\memory_cntrl_instance324.\mem.$procmux$100:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\design122_12_5_inst.\memory_cntrl_instance324.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21
      New ports: A=1'0, B=1'1, Y=$flatten\design122_12_5_inst.\memory_cntrl_instance324.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0]
      New connections: $flatten\design122_12_5_inst.\memory_cntrl_instance324.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [31:1] = { $flatten\design122_12_5_inst.\memory_cntrl_instance324.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance324.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance324.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance324.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance324.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance324.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance324.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance324.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance324.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance324.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance324.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance324.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance324.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance324.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance324.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance324.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance324.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance324.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance324.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance324.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance324.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance324.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance324.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance324.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance324.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance324.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance324.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance324.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance324.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance324.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance324.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] }
    Consolidated identical input bits for $mux cell $flatten\design122_12_5_inst.\memory_cntrl_instance433.\mem.$procmux$100:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\design122_12_5_inst.\memory_cntrl_instance433.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21
      New ports: A=1'0, B=1'1, Y=$flatten\design122_12_5_inst.\memory_cntrl_instance433.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0]
      New connections: $flatten\design122_12_5_inst.\memory_cntrl_instance433.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [31:1] = { $flatten\design122_12_5_inst.\memory_cntrl_instance433.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance433.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance433.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance433.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance433.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance433.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance433.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance433.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance433.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance433.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance433.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance433.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance433.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance433.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance433.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance433.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance433.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance433.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance433.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance433.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance433.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance433.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance433.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance433.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance433.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance433.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance433.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance433.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance433.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance433.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance433.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] }
    Consolidated identical input bits for $mux cell $flatten\design122_12_5_inst.\memory_cntrl_instance542.\mem.$procmux$100:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\design122_12_5_inst.\memory_cntrl_instance542.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21
      New ports: A=1'0, B=1'1, Y=$flatten\design122_12_5_inst.\memory_cntrl_instance542.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0]
      New connections: $flatten\design122_12_5_inst.\memory_cntrl_instance542.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [31:1] = { $flatten\design122_12_5_inst.\memory_cntrl_instance542.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance542.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance542.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance542.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance542.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance542.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance542.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance542.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance542.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance542.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance542.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance542.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance542.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance542.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance542.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance542.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance542.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance542.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance542.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance542.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance542.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance542.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance542.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance542.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance542.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance542.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance542.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance542.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance542.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance542.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance542.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] }
    Consolidated identical input bits for $mux cell $flatten\design122_12_5_inst.\memory_cntrl_instance653.\mem.$procmux$100:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\design122_12_5_inst.\memory_cntrl_instance653.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21
      New ports: A=1'0, B=1'1, Y=$flatten\design122_12_5_inst.\memory_cntrl_instance653.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0]
      New connections: $flatten\design122_12_5_inst.\memory_cntrl_instance653.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [31:1] = { $flatten\design122_12_5_inst.\memory_cntrl_instance653.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance653.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance653.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance653.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance653.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance653.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance653.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance653.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance653.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance653.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance653.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance653.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance653.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance653.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance653.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance653.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance653.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance653.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance653.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance653.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance653.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance653.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance653.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance653.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance653.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance653.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance653.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance653.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance653.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance653.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance653.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] }
    Consolidated identical input bits for $mux cell $flatten\design122_12_5_inst.\memory_cntrl_instance761.\mem.$procmux$100:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\design122_12_5_inst.\memory_cntrl_instance761.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21
      New ports: A=1'0, B=1'1, Y=$flatten\design122_12_5_inst.\memory_cntrl_instance761.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0]
      New connections: $flatten\design122_12_5_inst.\memory_cntrl_instance761.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [31:1] = { $flatten\design122_12_5_inst.\memory_cntrl_instance761.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance761.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance761.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance761.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance761.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance761.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance761.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance761.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance761.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance761.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance761.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance761.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance761.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance761.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance761.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance761.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance761.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance761.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance761.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance761.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance761.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance761.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance761.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance761.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance761.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance761.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance761.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance761.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance761.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance761.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance761.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] }
    Consolidated identical input bits for $mux cell $flatten\design122_12_5_inst.\memory_cntrl_instance873.\mem.$procmux$100:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\design122_12_5_inst.\memory_cntrl_instance873.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21
      New ports: A=1'0, B=1'1, Y=$flatten\design122_12_5_inst.\memory_cntrl_instance873.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0]
      New connections: $flatten\design122_12_5_inst.\memory_cntrl_instance873.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [31:1] = { $flatten\design122_12_5_inst.\memory_cntrl_instance873.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance873.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance873.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance873.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance873.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance873.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance873.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance873.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance873.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance873.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance873.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance873.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance873.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance873.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance873.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance873.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance873.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance873.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance873.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance873.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance873.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance873.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance873.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance873.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance873.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance873.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance873.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance873.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance873.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance873.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance873.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] }
    Consolidated identical input bits for $mux cell $flatten\design122_12_5_inst.\memory_cntrl_instance980.\mem.$procmux$100:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\design122_12_5_inst.\memory_cntrl_instance980.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21
      New ports: A=1'0, B=1'1, Y=$flatten\design122_12_5_inst.\memory_cntrl_instance980.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0]
      New connections: $flatten\design122_12_5_inst.\memory_cntrl_instance980.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [31:1] = { $flatten\design122_12_5_inst.\memory_cntrl_instance980.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance980.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance980.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance980.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance980.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance980.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance980.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance980.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance980.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance980.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance980.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance980.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance980.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance980.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance980.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance980.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance980.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance980.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance980.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance980.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance980.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance980.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance980.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance980.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance980.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance980.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance980.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance980.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance980.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance980.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] $flatten\design122_12_5_inst.\memory_cntrl_instance980.\mem.$0$memwr$\mem$../../../../.././rtl/memory_cntrl.v:98$17_EN[31:0]$21 [0] }
  Optimizing cells in module \design122_12_5_top.
Performed a total of 12 changes.

9.34. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\design122_12_5_top'.
<suppressed ~165 debug messages>
Removed a total of 55 cells.

9.35. Executing OPT_SHARE pass.

9.36. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=171, #solve=0, #remove=0, time=0.03 sec.]

9.37. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \design122_12_5_top..
Removed 0 unused cells and 214 unused wires.
<suppressed ~1 debug messages>

9.38. Executing OPT_EXPR pass (perform const folding).
Optimizing module design122_12_5_top.

9.39. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \design122_12_5_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~203 debug messages>

9.40. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \design122_12_5_top.
Performed a total of 0 changes.

9.41. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\design122_12_5_top'.
Removed a total of 0 cells.

9.42. Executing OPT_SHARE pass.

9.43. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=171, #solve=0, #remove=0, time=0.03 sec.]

9.44. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \design122_12_5_top..

9.45. Executing OPT_EXPR pass (perform const folding).
Optimizing module design122_12_5_top.

RUN-OPT ITERATIONS DONE : 2

9.46. Executing FSM pass (extract and optimize FSM).

9.46.1. Executing FSM_DETECT pass (finding FSMs in design).
Not marking design122_12_5_top.design122_12_5_inst.encoder_instance100.data_out as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking design122_12_5_top.design122_12_5_inst.encoder_instance10090.data_out as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking design122_12_5_top.design122_12_5_inst.encoder_instance110100.data_out as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking design122_12_5_top.design122_12_5_inst.encoder_instance120112.data_out as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking design122_12_5_top.design122_12_5_inst.encoder_instance211.data_out as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking design122_12_5_top.design122_12_5_inst.encoder_instance322.data_out as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking design122_12_5_top.design122_12_5_inst.encoder_instance434.data_out as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking design122_12_5_top.design122_12_5_inst.encoder_instance541.data_out as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking design122_12_5_top.design122_12_5_inst.encoder_instance652.data_out as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking design122_12_5_top.design122_12_5_inst.encoder_instance763.data_out as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking design122_12_5_top.design122_12_5_inst.encoder_instance874.data_out as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking design122_12_5_top.design122_12_5_inst.encoder_instance981.data_out as FSM state register:
    Users of register don't seem to benefit from recoding.
Found FSM state register design122_12_5_top.design122_12_5_inst.memory_cntrl_instance10092.state.
Found FSM state register design122_12_5_top.design122_12_5_inst.memory_cntrl_instance102.state.
Found FSM state register design122_12_5_top.design122_12_5_inst.memory_cntrl_instance110101.state.
Found FSM state register design122_12_5_top.design122_12_5_inst.memory_cntrl_instance120114.state.
Found FSM state register design122_12_5_top.design122_12_5_inst.memory_cntrl_instance210.state.
Found FSM state register design122_12_5_top.design122_12_5_inst.memory_cntrl_instance324.state.
Found FSM state register design122_12_5_top.design122_12_5_inst.memory_cntrl_instance433.state.
Found FSM state register design122_12_5_top.design122_12_5_inst.memory_cntrl_instance542.state.
Found FSM state register design122_12_5_top.design122_12_5_inst.memory_cntrl_instance653.state.
Found FSM state register design122_12_5_top.design122_12_5_inst.memory_cntrl_instance761.state.
Found FSM state register design122_12_5_top.design122_12_5_inst.memory_cntrl_instance873.state.
Found FSM state register design122_12_5_top.design122_12_5_inst.memory_cntrl_instance980.state.

9.46.2. Executing FSM_EXTRACT pass (extracting FSM from design).
Extracting FSM `\design122_12_5_inst.memory_cntrl_instance10092.state' from module `\design122_12_5_top'.
  found $dff cell for state register: $flatten\design122_12_5_inst.\memory_cntrl_instance10092.$procdff$259
  root of input selection tree: $flatten\design122_12_5_inst.\memory_cntrl_instance10092.$0\state[1:0]
  found reset state: 2'00 (guessed from mux tree)
  found ctrl input: \rst
  found ctrl input: $flatten\design122_12_5_inst.\memory_cntrl_instance10092.$procmux$164_CMP
  found ctrl input: $flatten\design122_12_5_inst.\memory_cntrl_instance10092.$procmux$168_CMP
  found state code: 2'00
  found state code: 2'01
  found ctrl input: $flatten\design122_12_5_inst.\memory_cntrl_instance10092.$eq$../../../../.././rtl/memory_cntrl.v:36$56_Y
  found ctrl output: $flatten\design122_12_5_inst.\memory_cntrl_instance10092.$procmux$168_CMP
  found ctrl output: $flatten\design122_12_5_inst.\memory_cntrl_instance10092.$procmux$164_CMP
  ctrl inputs: { $flatten\design122_12_5_inst.\memory_cntrl_instance10092.$eq$../../../../.././rtl/memory_cntrl.v:36$56_Y \rst }
  ctrl outputs: { $flatten\design122_12_5_inst.\memory_cntrl_instance10092.$procmux$168_CMP $flatten\design122_12_5_inst.\memory_cntrl_instance10092.$procmux$164_CMP $flatten\design122_12_5_inst.\memory_cntrl_instance10092.$0\state[1:0] }
  transition:       2'00 2'00 ->       2'00 4'1000
  transition:       2'00 2'10 ->       2'01 4'1001
  transition:       2'00 2'-1 ->       2'00 4'1000
  transition:       2'01 2'-0 ->       2'01 4'0101
  transition:       2'01 2'-1 ->       2'00 4'0100
Extracting FSM `\design122_12_5_inst.memory_cntrl_instance102.state' from module `\design122_12_5_top'.
  found $dff cell for state register: $flatten\design122_12_5_inst.\memory_cntrl_instance102.$procdff$259
  root of input selection tree: $flatten\design122_12_5_inst.\memory_cntrl_instance102.$0\state[1:0]
  found reset state: 2'00 (guessed from mux tree)
  found ctrl input: \rst
  found ctrl input: $flatten\design122_12_5_inst.\memory_cntrl_instance102.$procmux$164_CMP
  found ctrl input: $flatten\design122_12_5_inst.\memory_cntrl_instance102.$procmux$168_CMP
  found state code: 2'00
  found state code: 2'01
  found ctrl input: $flatten\design122_12_5_inst.\memory_cntrl_instance102.$eq$../../../../.././rtl/memory_cntrl.v:36$56_Y
  found ctrl output: $flatten\design122_12_5_inst.\memory_cntrl_instance102.$procmux$168_CMP
  found ctrl output: $flatten\design122_12_5_inst.\memory_cntrl_instance102.$procmux$164_CMP
  ctrl inputs: { $flatten\design122_12_5_inst.\memory_cntrl_instance102.$eq$../../../../.././rtl/memory_cntrl.v:36$56_Y \rst }
  ctrl outputs: { $flatten\design122_12_5_inst.\memory_cntrl_instance102.$procmux$168_CMP $flatten\design122_12_5_inst.\memory_cntrl_instance102.$procmux$164_CMP $flatten\design122_12_5_inst.\memory_cntrl_instance102.$0\state[1:0] }
  transition:       2'00 2'00 ->       2'00 4'1000
  transition:       2'00 2'10 ->       2'01 4'1001
  transition:       2'00 2'-1 ->       2'00 4'1000
  transition:       2'01 2'-0 ->       2'01 4'0101
  transition:       2'01 2'-1 ->       2'00 4'0100
Extracting FSM `\design122_12_5_inst.memory_cntrl_instance110101.state' from module `\design122_12_5_top'.
  found $dff cell for state register: $flatten\design122_12_5_inst.\memory_cntrl_instance110101.$procdff$259
  root of input selection tree: $flatten\design122_12_5_inst.\memory_cntrl_instance110101.$0\state[1:0]
  found reset state: 2'00 (guessed from mux tree)
  found ctrl input: \rst
  found ctrl input: $flatten\design122_12_5_inst.\memory_cntrl_instance110101.$procmux$164_CMP
  found ctrl input: $flatten\design122_12_5_inst.\memory_cntrl_instance110101.$procmux$168_CMP
  found state code: 2'00
  found state code: 2'01
  found ctrl input: $flatten\design122_12_5_inst.\memory_cntrl_instance110101.$eq$../../../../.././rtl/memory_cntrl.v:36$56_Y
  found ctrl output: $flatten\design122_12_5_inst.\memory_cntrl_instance110101.$procmux$168_CMP
  found ctrl output: $flatten\design122_12_5_inst.\memory_cntrl_instance110101.$procmux$164_CMP
  ctrl inputs: { $flatten\design122_12_5_inst.\memory_cntrl_instance110101.$eq$../../../../.././rtl/memory_cntrl.v:36$56_Y \rst }
  ctrl outputs: { $flatten\design122_12_5_inst.\memory_cntrl_instance110101.$procmux$168_CMP $flatten\design122_12_5_inst.\memory_cntrl_instance110101.$procmux$164_CMP $flatten\design122_12_5_inst.\memory_cntrl_instance110101.$0\state[1:0] }
  transition:       2'00 2'00 ->       2'00 4'1000
  transition:       2'00 2'10 ->       2'01 4'1001
  transition:       2'00 2'-1 ->       2'00 4'1000
  transition:       2'01 2'-0 ->       2'01 4'0101
  transition:       2'01 2'-1 ->       2'00 4'0100
Extracting FSM `\design122_12_5_inst.memory_cntrl_instance120114.state' from module `\design122_12_5_top'.
  found $dff cell for state register: $flatten\design122_12_5_inst.\memory_cntrl_instance120114.$procdff$259
  root of input selection tree: $flatten\design122_12_5_inst.\memory_cntrl_instance120114.$0\state[1:0]
  found reset state: 2'00 (guessed from mux tree)
  found ctrl input: \rst
  found ctrl input: $flatten\design122_12_5_inst.\memory_cntrl_instance120114.$procmux$164_CMP
  found ctrl input: $flatten\design122_12_5_inst.\memory_cntrl_instance120114.$procmux$168_CMP
  found state code: 2'00
  found state code: 2'01
  found ctrl input: $flatten\design122_12_5_inst.\memory_cntrl_instance120114.$eq$../../../../.././rtl/memory_cntrl.v:36$56_Y
  found ctrl output: $flatten\design122_12_5_inst.\memory_cntrl_instance120114.$procmux$168_CMP
  found ctrl output: $flatten\design122_12_5_inst.\memory_cntrl_instance120114.$procmux$164_CMP
  ctrl inputs: { $flatten\design122_12_5_inst.\memory_cntrl_instance120114.$eq$../../../../.././rtl/memory_cntrl.v:36$56_Y \rst }
  ctrl outputs: { $flatten\design122_12_5_inst.\memory_cntrl_instance120114.$procmux$168_CMP $flatten\design122_12_5_inst.\memory_cntrl_instance120114.$procmux$164_CMP $flatten\design122_12_5_inst.\memory_cntrl_instance120114.$0\state[1:0] }
  transition:       2'00 2'00 ->       2'00 4'1000
  transition:       2'00 2'10 ->       2'01 4'1001
  transition:       2'00 2'-1 ->       2'00 4'1000
  transition:       2'01 2'-0 ->       2'01 4'0101
  transition:       2'01 2'-1 ->       2'00 4'0100
Extracting FSM `\design122_12_5_inst.memory_cntrl_instance210.state' from module `\design122_12_5_top'.
  found $dff cell for state register: $flatten\design122_12_5_inst.\memory_cntrl_instance210.$procdff$259
  root of input selection tree: $flatten\design122_12_5_inst.\memory_cntrl_instance210.$0\state[1:0]
  found reset state: 2'00 (guessed from mux tree)
  found ctrl input: \rst
  found ctrl input: $flatten\design122_12_5_inst.\memory_cntrl_instance210.$procmux$164_CMP
  found ctrl input: $flatten\design122_12_5_inst.\memory_cntrl_instance210.$procmux$168_CMP
  found state code: 2'00
  found state code: 2'01
  found ctrl input: $flatten\design122_12_5_inst.\memory_cntrl_instance210.$eq$../../../../.././rtl/memory_cntrl.v:36$56_Y
  found ctrl output: $flatten\design122_12_5_inst.\memory_cntrl_instance210.$procmux$168_CMP
  found ctrl output: $flatten\design122_12_5_inst.\memory_cntrl_instance210.$procmux$164_CMP
  ctrl inputs: { $flatten\design122_12_5_inst.\memory_cntrl_instance210.$eq$../../../../.././rtl/memory_cntrl.v:36$56_Y \rst }
  ctrl outputs: { $flatten\design122_12_5_inst.\memory_cntrl_instance210.$procmux$168_CMP $flatten\design122_12_5_inst.\memory_cntrl_instance210.$procmux$164_CMP $flatten\design122_12_5_inst.\memory_cntrl_instance210.$0\state[1:0] }
  transition:       2'00 2'00 ->       2'00 4'1000
  transition:       2'00 2'10 ->       2'01 4'1001
  transition:       2'00 2'-1 ->       2'00 4'1000
  transition:       2'01 2'-0 ->       2'01 4'0101
  transition:       2'01 2'-1 ->       2'00 4'0100
Extracting FSM `\design122_12_5_inst.memory_cntrl_instance324.state' from module `\design122_12_5_top'.
  found $dff cell for state register: $flatten\design122_12_5_inst.\memory_cntrl_instance324.$procdff$259
  root of input selection tree: $flatten\design122_12_5_inst.\memory_cntrl_instance324.$0\state[1:0]
  found reset state: 2'00 (guessed from mux tree)
  found ctrl input: \rst
  found ctrl input: $flatten\design122_12_5_inst.\memory_cntrl_instance324.$procmux$164_CMP
  found ctrl input: $flatten\design122_12_5_inst.\memory_cntrl_instance324.$procmux$168_CMP
  found state code: 2'00
  found state code: 2'01
  found ctrl input: $flatten\design122_12_5_inst.\memory_cntrl_instance324.$eq$../../../../.././rtl/memory_cntrl.v:36$56_Y
  found ctrl output: $flatten\design122_12_5_inst.\memory_cntrl_instance324.$procmux$168_CMP
  found ctrl output: $flatten\design122_12_5_inst.\memory_cntrl_instance324.$procmux$164_CMP
  ctrl inputs: { $flatten\design122_12_5_inst.\memory_cntrl_instance324.$eq$../../../../.././rtl/memory_cntrl.v:36$56_Y \rst }
  ctrl outputs: { $flatten\design122_12_5_inst.\memory_cntrl_instance324.$procmux$168_CMP $flatten\design122_12_5_inst.\memory_cntrl_instance324.$procmux$164_CMP $flatten\design122_12_5_inst.\memory_cntrl_instance324.$0\state[1:0] }
  transition:       2'00 2'00 ->       2'00 4'1000
  transition:       2'00 2'10 ->       2'01 4'1001
  transition:       2'00 2'-1 ->       2'00 4'1000
  transition:       2'01 2'-0 ->       2'01 4'0101
  transition:       2'01 2'-1 ->       2'00 4'0100
Extracting FSM `\design122_12_5_inst.memory_cntrl_instance433.state' from module `\design122_12_5_top'.
  found $dff cell for state register: $flatten\design122_12_5_inst.\memory_cntrl_instance433.$procdff$259
  root of input selection tree: $flatten\design122_12_5_inst.\memory_cntrl_instance433.$0\state[1:0]
  found reset state: 2'00 (guessed from mux tree)
  found ctrl input: \rst
  found ctrl input: $flatten\design122_12_5_inst.\memory_cntrl_instance433.$procmux$164_CMP
  found ctrl input: $flatten\design122_12_5_inst.\memory_cntrl_instance433.$procmux$168_CMP
  found state code: 2'00
  found state code: 2'01
  found ctrl input: $flatten\design122_12_5_inst.\memory_cntrl_instance433.$eq$../../../../.././rtl/memory_cntrl.v:36$56_Y
  found ctrl output: $flatten\design122_12_5_inst.\memory_cntrl_instance433.$procmux$168_CMP
  found ctrl output: $flatten\design122_12_5_inst.\memory_cntrl_instance433.$procmux$164_CMP
  ctrl inputs: { $flatten\design122_12_5_inst.\memory_cntrl_instance433.$eq$../../../../.././rtl/memory_cntrl.v:36$56_Y \rst }
  ctrl outputs: { $flatten\design122_12_5_inst.\memory_cntrl_instance433.$0\state[1:0] $flatten\design122_12_5_inst.\memory_cntrl_instance433.$procmux$164_CMP $flatten\design122_12_5_inst.\memory_cntrl_instance433.$procmux$168_CMP }
  transition:       2'00 2'00 ->       2'00 4'0001
  transition:       2'00 2'10 ->       2'01 4'0101
  transition:       2'00 2'-1 ->       2'00 4'0001
  transition:       2'01 2'-0 ->       2'01 4'0110
  transition:       2'01 2'-1 ->       2'00 4'0010
Extracting FSM `\design122_12_5_inst.memory_cntrl_instance542.state' from module `\design122_12_5_top'.
  found $dff cell for state register: $flatten\design122_12_5_inst.\memory_cntrl_instance542.$procdff$259
  root of input selection tree: $flatten\design122_12_5_inst.\memory_cntrl_instance542.$0\state[1:0]
  found reset state: 2'00 (guessed from mux tree)
  found ctrl input: \rst
  found ctrl input: $flatten\design122_12_5_inst.\memory_cntrl_instance542.$procmux$164_CMP
  found ctrl input: $flatten\design122_12_5_inst.\memory_cntrl_instance542.$procmux$168_CMP
  found state code: 2'00
  found state code: 2'01
  found ctrl input: $flatten\design122_12_5_inst.\memory_cntrl_instance542.$eq$../../../../.././rtl/memory_cntrl.v:36$56_Y
  found ctrl output: $flatten\design122_12_5_inst.\memory_cntrl_instance542.$procmux$168_CMP
  found ctrl output: $flatten\design122_12_5_inst.\memory_cntrl_instance542.$procmux$164_CMP
  ctrl inputs: { $flatten\design122_12_5_inst.\memory_cntrl_instance542.$eq$../../../../.././rtl/memory_cntrl.v:36$56_Y \rst }
  ctrl outputs: { $flatten\design122_12_5_inst.\memory_cntrl_instance542.$0\state[1:0] $flatten\design122_12_5_inst.\memory_cntrl_instance542.$procmux$164_CMP $flatten\design122_12_5_inst.\memory_cntrl_instance542.$procmux$168_CMP }
  transition:       2'00 2'00 ->       2'00 4'0001
  transition:       2'00 2'10 ->       2'01 4'0101
  transition:       2'00 2'-1 ->       2'00 4'0001
  transition:       2'01 2'-0 ->       2'01 4'0110
  transition:       2'01 2'-1 ->       2'00 4'0010
Extracting FSM `\design122_12_5_inst.memory_cntrl_instance653.state' from module `\design122_12_5_top'.
  found $dff cell for state register: $flatten\design122_12_5_inst.\memory_cntrl_instance653.$procdff$259
  root of input selection tree: $flatten\design122_12_5_inst.\memory_cntrl_instance653.$0\state[1:0]
  found reset state: 2'00 (guessed from mux tree)
  found ctrl input: \rst
  found ctrl input: $flatten\design122_12_5_inst.\memory_cntrl_instance653.$procmux$164_CMP
  found ctrl input: $flatten\design122_12_5_inst.\memory_cntrl_instance653.$procmux$168_CMP
  found state code: 2'00
  found state code: 2'01
  found ctrl input: $flatten\design122_12_5_inst.\memory_cntrl_instance653.$eq$../../../../.././rtl/memory_cntrl.v:36$56_Y
  found ctrl output: $flatten\design122_12_5_inst.\memory_cntrl_instance653.$procmux$168_CMP
  found ctrl output: $flatten\design122_12_5_inst.\memory_cntrl_instance653.$procmux$164_CMP
  ctrl inputs: { $flatten\design122_12_5_inst.\memory_cntrl_instance653.$eq$../../../../.././rtl/memory_cntrl.v:36$56_Y \rst }
  ctrl outputs: { $flatten\design122_12_5_inst.\memory_cntrl_instance653.$0\state[1:0] $flatten\design122_12_5_inst.\memory_cntrl_instance653.$procmux$164_CMP $flatten\design122_12_5_inst.\memory_cntrl_instance653.$procmux$168_CMP }
  transition:       2'00 2'00 ->       2'00 4'0001
  transition:       2'00 2'10 ->       2'01 4'0101
  transition:       2'00 2'-1 ->       2'00 4'0001
  transition:       2'01 2'-0 ->       2'01 4'0110
  transition:       2'01 2'-1 ->       2'00 4'0010
Extracting FSM `\design122_12_5_inst.memory_cntrl_instance761.state' from module `\design122_12_5_top'.
  found $dff cell for state register: $flatten\design122_12_5_inst.\memory_cntrl_instance761.$procdff$259
  root of input selection tree: $flatten\design122_12_5_inst.\memory_cntrl_instance761.$0\state[1:0]
  found reset state: 2'00 (guessed from mux tree)
  found ctrl input: \rst
  found ctrl input: $flatten\design122_12_5_inst.\memory_cntrl_instance761.$procmux$164_CMP
  found ctrl input: $flatten\design122_12_5_inst.\memory_cntrl_instance761.$procmux$168_CMP
  found state code: 2'00
  found state code: 2'01
  found ctrl input: $flatten\design122_12_5_inst.\memory_cntrl_instance761.$eq$../../../../.././rtl/memory_cntrl.v:36$56_Y
  found ctrl output: $flatten\design122_12_5_inst.\memory_cntrl_instance761.$procmux$168_CMP
  found ctrl output: $flatten\design122_12_5_inst.\memory_cntrl_instance761.$procmux$164_CMP
  ctrl inputs: { $flatten\design122_12_5_inst.\memory_cntrl_instance761.$eq$../../../../.././rtl/memory_cntrl.v:36$56_Y \rst }
  ctrl outputs: { $flatten\design122_12_5_inst.\memory_cntrl_instance761.$0\state[1:0] $flatten\design122_12_5_inst.\memory_cntrl_instance761.$procmux$164_CMP $flatten\design122_12_5_inst.\memory_cntrl_instance761.$procmux$168_CMP }
  transition:       2'00 2'00 ->       2'00 4'0001
  transition:       2'00 2'10 ->       2'01 4'0101
  transition:       2'00 2'-1 ->       2'00 4'0001
  transition:       2'01 2'-0 ->       2'01 4'0110
  transition:       2'01 2'-1 ->       2'00 4'0010
Extracting FSM `\design122_12_5_inst.memory_cntrl_instance873.state' from module `\design122_12_5_top'.
  found $dff cell for state register: $flatten\design122_12_5_inst.\memory_cntrl_instance873.$procdff$259
  root of input selection tree: $flatten\design122_12_5_inst.\memory_cntrl_instance873.$0\state[1:0]
  found reset state: 2'00 (guessed from mux tree)
  found ctrl input: \rst
  found ctrl input: $flatten\design122_12_5_inst.\memory_cntrl_instance873.$procmux$164_CMP
  found ctrl input: $flatten\design122_12_5_inst.\memory_cntrl_instance873.$procmux$168_CMP
  found state code: 2'00
  found state code: 2'01
  found ctrl input: $flatten\design122_12_5_inst.\memory_cntrl_instance873.$eq$../../../../.././rtl/memory_cntrl.v:36$56_Y
  found ctrl output: $flatten\design122_12_5_inst.\memory_cntrl_instance873.$procmux$168_CMP
  found ctrl output: $flatten\design122_12_5_inst.\memory_cntrl_instance873.$procmux$164_CMP
  ctrl inputs: { $flatten\design122_12_5_inst.\memory_cntrl_instance873.$eq$../../../../.././rtl/memory_cntrl.v:36$56_Y \rst }
  ctrl outputs: { $flatten\design122_12_5_inst.\memory_cntrl_instance873.$0\state[1:0] $flatten\design122_12_5_inst.\memory_cntrl_instance873.$procmux$164_CMP $flatten\design122_12_5_inst.\memory_cntrl_instance873.$procmux$168_CMP }
  transition:       2'00 2'00 ->       2'00 4'0001
  transition:       2'00 2'10 ->       2'01 4'0101
  transition:       2'00 2'-1 ->       2'00 4'0001
  transition:       2'01 2'-0 ->       2'01 4'0110
  transition:       2'01 2'-1 ->       2'00 4'0010
Extracting FSM `\design122_12_5_inst.memory_cntrl_instance980.state' from module `\design122_12_5_top'.
  found $dff cell for state register: $flatten\design122_12_5_inst.\memory_cntrl_instance980.$procdff$259
  root of input selection tree: $flatten\design122_12_5_inst.\memory_cntrl_instance980.$0\state[1:0]
  found reset state: 2'00 (guessed from mux tree)
  found ctrl input: \rst
  found ctrl input: $flatten\design122_12_5_inst.\memory_cntrl_instance980.$procmux$164_CMP
  found ctrl input: $flatten\design122_12_5_inst.\memory_cntrl_instance980.$procmux$168_CMP
  found state code: 2'00
  found state code: 2'01
  found ctrl input: $flatten\design122_12_5_inst.\memory_cntrl_instance980.$eq$../../../../.././rtl/memory_cntrl.v:36$56_Y
  found ctrl output: $flatten\design122_12_5_inst.\memory_cntrl_instance980.$procmux$168_CMP
  found ctrl output: $flatten\design122_12_5_inst.\memory_cntrl_instance980.$procmux$164_CMP
  ctrl inputs: { $flatten\design122_12_5_inst.\memory_cntrl_instance980.$eq$../../../../.././rtl/memory_cntrl.v:36$56_Y \rst }
  ctrl outputs: { $flatten\design122_12_5_inst.\memory_cntrl_instance980.$0\state[1:0] $flatten\design122_12_5_inst.\memory_cntrl_instance980.$procmux$164_CMP $flatten\design122_12_5_inst.\memory_cntrl_instance980.$procmux$168_CMP }
  transition:       2'00 2'00 ->       2'00 4'0001
  transition:       2'00 2'10 ->       2'01 4'0101
  transition:       2'00 2'-1 ->       2'00 4'0001
  transition:       2'01 2'-0 ->       2'01 4'0110
  transition:       2'01 2'-1 ->       2'00 4'0010

9.46.3. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\design122_12_5_inst.memory_cntrl_instance980.state$316' from module `\design122_12_5_top'.
Optimizing FSM `$fsm$\design122_12_5_inst.memory_cntrl_instance873.state$312' from module `\design122_12_5_top'.
Optimizing FSM `$fsm$\design122_12_5_inst.memory_cntrl_instance761.state$308' from module `\design122_12_5_top'.
Optimizing FSM `$fsm$\design122_12_5_inst.memory_cntrl_instance653.state$304' from module `\design122_12_5_top'.
Optimizing FSM `$fsm$\design122_12_5_inst.memory_cntrl_instance542.state$300' from module `\design122_12_5_top'.
Optimizing FSM `$fsm$\design122_12_5_inst.memory_cntrl_instance433.state$296' from module `\design122_12_5_top'.
Optimizing FSM `$fsm$\design122_12_5_inst.memory_cntrl_instance324.state$292' from module `\design122_12_5_top'.
Optimizing FSM `$fsm$\design122_12_5_inst.memory_cntrl_instance210.state$288' from module `\design122_12_5_top'.
Optimizing FSM `$fsm$\design122_12_5_inst.memory_cntrl_instance120114.state$284' from module `\design122_12_5_top'.
Optimizing FSM `$fsm$\design122_12_5_inst.memory_cntrl_instance110101.state$280' from module `\design122_12_5_top'.
Optimizing FSM `$fsm$\design122_12_5_inst.memory_cntrl_instance102.state$276' from module `\design122_12_5_top'.
Optimizing FSM `$fsm$\design122_12_5_inst.memory_cntrl_instance10092.state$272' from module `\design122_12_5_top'.

9.46.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \design122_12_5_top..
Removed 72 unused cells and 72 unused wires.
<suppressed ~73 debug messages>

9.46.5. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\design122_12_5_inst.memory_cntrl_instance10092.state$272' from module `\design122_12_5_top'.
  Removing unused output signal $flatten\design122_12_5_inst.\memory_cntrl_instance10092.$0\state[1:0] [0].
  Removing unused output signal $flatten\design122_12_5_inst.\memory_cntrl_instance10092.$0\state[1:0] [1].
Optimizing FSM `$fsm$\design122_12_5_inst.memory_cntrl_instance102.state$276' from module `\design122_12_5_top'.
  Removing unused output signal $flatten\design122_12_5_inst.\memory_cntrl_instance102.$0\state[1:0] [0].
  Removing unused output signal $flatten\design122_12_5_inst.\memory_cntrl_instance102.$0\state[1:0] [1].
Optimizing FSM `$fsm$\design122_12_5_inst.memory_cntrl_instance110101.state$280' from module `\design122_12_5_top'.
  Removing unused output signal $flatten\design122_12_5_inst.\memory_cntrl_instance110101.$0\state[1:0] [0].
  Removing unused output signal $flatten\design122_12_5_inst.\memory_cntrl_instance110101.$0\state[1:0] [1].
Optimizing FSM `$fsm$\design122_12_5_inst.memory_cntrl_instance120114.state$284' from module `\design122_12_5_top'.
  Removing unused output signal $flatten\design122_12_5_inst.\memory_cntrl_instance120114.$0\state[1:0] [0].
  Removing unused output signal $flatten\design122_12_5_inst.\memory_cntrl_instance120114.$0\state[1:0] [1].
Optimizing FSM `$fsm$\design122_12_5_inst.memory_cntrl_instance210.state$288' from module `\design122_12_5_top'.
  Removing unused output signal $flatten\design122_12_5_inst.\memory_cntrl_instance210.$0\state[1:0] [0].
  Removing unused output signal $flatten\design122_12_5_inst.\memory_cntrl_instance210.$0\state[1:0] [1].
Optimizing FSM `$fsm$\design122_12_5_inst.memory_cntrl_instance324.state$292' from module `\design122_12_5_top'.
  Removing unused output signal $flatten\design122_12_5_inst.\memory_cntrl_instance324.$0\state[1:0] [0].
  Removing unused output signal $flatten\design122_12_5_inst.\memory_cntrl_instance324.$0\state[1:0] [1].
Optimizing FSM `$fsm$\design122_12_5_inst.memory_cntrl_instance433.state$296' from module `\design122_12_5_top'.
  Removing unused output signal $flatten\design122_12_5_inst.\memory_cntrl_instance433.$0\state[1:0] [0].
  Removing unused output signal $flatten\design122_12_5_inst.\memory_cntrl_instance433.$0\state[1:0] [1].
Optimizing FSM `$fsm$\design122_12_5_inst.memory_cntrl_instance542.state$300' from module `\design122_12_5_top'.
  Removing unused output signal $flatten\design122_12_5_inst.\memory_cntrl_instance542.$0\state[1:0] [0].
  Removing unused output signal $flatten\design122_12_5_inst.\memory_cntrl_instance542.$0\state[1:0] [1].
Optimizing FSM `$fsm$\design122_12_5_inst.memory_cntrl_instance653.state$304' from module `\design122_12_5_top'.
  Removing unused output signal $flatten\design122_12_5_inst.\memory_cntrl_instance653.$0\state[1:0] [0].
  Removing unused output signal $flatten\design122_12_5_inst.\memory_cntrl_instance653.$0\state[1:0] [1].
Optimizing FSM `$fsm$\design122_12_5_inst.memory_cntrl_instance761.state$308' from module `\design122_12_5_top'.
  Removing unused output signal $flatten\design122_12_5_inst.\memory_cntrl_instance761.$0\state[1:0] [0].
  Removing unused output signal $flatten\design122_12_5_inst.\memory_cntrl_instance761.$0\state[1:0] [1].
Optimizing FSM `$fsm$\design122_12_5_inst.memory_cntrl_instance873.state$312' from module `\design122_12_5_top'.
  Removing unused output signal $flatten\design122_12_5_inst.\memory_cntrl_instance873.$0\state[1:0] [0].
  Removing unused output signal $flatten\design122_12_5_inst.\memory_cntrl_instance873.$0\state[1:0] [1].
Optimizing FSM `$fsm$\design122_12_5_inst.memory_cntrl_instance980.state$316' from module `\design122_12_5_top'.
  Removing unused output signal $flatten\design122_12_5_inst.\memory_cntrl_instance980.$0\state[1:0] [0].
  Removing unused output signal $flatten\design122_12_5_inst.\memory_cntrl_instance980.$0\state[1:0] [1].

9.46.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).
Recoding FSM `$fsm$\design122_12_5_inst.memory_cntrl_instance10092.state$272' from module `\design122_12_5_top' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  00 -> -1
  01 -> 1-
Recoding FSM `$fsm$\design122_12_5_inst.memory_cntrl_instance102.state$276' from module `\design122_12_5_top' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  00 -> -1
  01 -> 1-
Recoding FSM `$fsm$\design122_12_5_inst.memory_cntrl_instance110101.state$280' from module `\design122_12_5_top' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  00 -> -1
  01 -> 1-
Recoding FSM `$fsm$\design122_12_5_inst.memory_cntrl_instance120114.state$284' from module `\design122_12_5_top' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  00 -> -1
  01 -> 1-
Recoding FSM `$fsm$\design122_12_5_inst.memory_cntrl_instance210.state$288' from module `\design122_12_5_top' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  00 -> -1
  01 -> 1-
Recoding FSM `$fsm$\design122_12_5_inst.memory_cntrl_instance324.state$292' from module `\design122_12_5_top' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  00 -> -1
  01 -> 1-
Recoding FSM `$fsm$\design122_12_5_inst.memory_cntrl_instance433.state$296' from module `\design122_12_5_top' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  00 -> -1
  01 -> 1-
Recoding FSM `$fsm$\design122_12_5_inst.memory_cntrl_instance542.state$300' from module `\design122_12_5_top' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  00 -> -1
  01 -> 1-
Recoding FSM `$fsm$\design122_12_5_inst.memory_cntrl_instance653.state$304' from module `\design122_12_5_top' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  00 -> -1
  01 -> 1-
Recoding FSM `$fsm$\design122_12_5_inst.memory_cntrl_instance761.state$308' from module `\design122_12_5_top' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  00 -> -1
  01 -> 1-
Recoding FSM `$fsm$\design122_12_5_inst.memory_cntrl_instance873.state$312' from module `\design122_12_5_top' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  00 -> -1
  01 -> 1-
Recoding FSM `$fsm$\design122_12_5_inst.memory_cntrl_instance980.state$316' from module `\design122_12_5_top' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  00 -> -1
  01 -> 1-

9.46.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

FSM `$fsm$\design122_12_5_inst.memory_cntrl_instance10092.state$272' from module `design122_12_5_top':
-------------------------------------

  Information on FSM $fsm$\design122_12_5_inst.memory_cntrl_instance10092.state$272 (\design122_12_5_inst.memory_cntrl_instance10092.state):

  Number of input signals:    2
  Number of output signals:   2
  Number of state bits:       2

  Input signals:
    0: \rst
    1: $flatten\design122_12_5_inst.\memory_cntrl_instance10092.$eq$../../../../.././rtl/memory_cntrl.v:36$56_Y

  Output signals:
    0: $flatten\design122_12_5_inst.\memory_cntrl_instance10092.$procmux$164_CMP
    1: $flatten\design122_12_5_inst.\memory_cntrl_instance10092.$procmux$168_CMP

  State encoding:
    0:       2'-1  <RESET STATE>
    1:       2'1-

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 2'00   ->     0 2'10
      1:     0 2'-1   ->     0 2'10
      2:     0 2'10   ->     1 2'10
      3:     1 2'-1   ->     0 2'01
      4:     1 2'-0   ->     1 2'01

-------------------------------------

FSM `$fsm$\design122_12_5_inst.memory_cntrl_instance102.state$276' from module `design122_12_5_top':
-------------------------------------

  Information on FSM $fsm$\design122_12_5_inst.memory_cntrl_instance102.state$276 (\design122_12_5_inst.memory_cntrl_instance102.state):

  Number of input signals:    2
  Number of output signals:   2
  Number of state bits:       2

  Input signals:
    0: \rst
    1: $flatten\design122_12_5_inst.\memory_cntrl_instance102.$eq$../../../../.././rtl/memory_cntrl.v:36$56_Y

  Output signals:
    0: $flatten\design122_12_5_inst.\memory_cntrl_instance102.$procmux$164_CMP
    1: $flatten\design122_12_5_inst.\memory_cntrl_instance102.$procmux$168_CMP

  State encoding:
    0:       2'-1  <RESET STATE>
    1:       2'1-

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 2'00   ->     0 2'10
      1:     0 2'-1   ->     0 2'10
      2:     0 2'10   ->     1 2'10
      3:     1 2'-1   ->     0 2'01
      4:     1 2'-0   ->     1 2'01

-------------------------------------

FSM `$fsm$\design122_12_5_inst.memory_cntrl_instance110101.state$280' from module `design122_12_5_top':
-------------------------------------

  Information on FSM $fsm$\design122_12_5_inst.memory_cntrl_instance110101.state$280 (\design122_12_5_inst.memory_cntrl_instance110101.state):

  Number of input signals:    2
  Number of output signals:   2
  Number of state bits:       2

  Input signals:
    0: \rst
    1: $flatten\design122_12_5_inst.\memory_cntrl_instance110101.$eq$../../../../.././rtl/memory_cntrl.v:36$56_Y

  Output signals:
    0: $flatten\design122_12_5_inst.\memory_cntrl_instance110101.$procmux$164_CMP
    1: $flatten\design122_12_5_inst.\memory_cntrl_instance110101.$procmux$168_CMP

  State encoding:
    0:       2'-1  <RESET STATE>
    1:       2'1-

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 2'00   ->     0 2'10
      1:     0 2'-1   ->     0 2'10
      2:     0 2'10   ->     1 2'10
      3:     1 2'-1   ->     0 2'01
      4:     1 2'-0   ->     1 2'01

-------------------------------------

FSM `$fsm$\design122_12_5_inst.memory_cntrl_instance120114.state$284' from module `design122_12_5_top':
-------------------------------------

  Information on FSM $fsm$\design122_12_5_inst.memory_cntrl_instance120114.state$284 (\design122_12_5_inst.memory_cntrl_instance120114.state):

  Number of input signals:    2
  Number of output signals:   2
  Number of state bits:       2

  Input signals:
    0: \rst
    1: $flatten\design122_12_5_inst.\memory_cntrl_instance120114.$eq$../../../../.././rtl/memory_cntrl.v:36$56_Y

  Output signals:
    0: $flatten\design122_12_5_inst.\memory_cntrl_instance120114.$procmux$164_CMP
    1: $flatten\design122_12_5_inst.\memory_cntrl_instance120114.$procmux$168_CMP

  State encoding:
    0:       2'-1  <RESET STATE>
    1:       2'1-

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 2'00   ->     0 2'10
      1:     0 2'-1   ->     0 2'10
      2:     0 2'10   ->     1 2'10
      3:     1 2'-1   ->     0 2'01
      4:     1 2'-0   ->     1 2'01

-------------------------------------

FSM `$fsm$\design122_12_5_inst.memory_cntrl_instance210.state$288' from module `design122_12_5_top':
-------------------------------------

  Information on FSM $fsm$\design122_12_5_inst.memory_cntrl_instance210.state$288 (\design122_12_5_inst.memory_cntrl_instance210.state):

  Number of input signals:    2
  Number of output signals:   2
  Number of state bits:       2

  Input signals:
    0: \rst
    1: $flatten\design122_12_5_inst.\memory_cntrl_instance210.$eq$../../../../.././rtl/memory_cntrl.v:36$56_Y

  Output signals:
    0: $flatten\design122_12_5_inst.\memory_cntrl_instance210.$procmux$164_CMP
    1: $flatten\design122_12_5_inst.\memory_cntrl_instance210.$procmux$168_CMP

  State encoding:
    0:       2'-1  <RESET STATE>
    1:       2'1-

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 2'00   ->     0 2'10
      1:     0 2'-1   ->     0 2'10
      2:     0 2'10   ->     1 2'10
      3:     1 2'-1   ->     0 2'01
      4:     1 2'-0   ->     1 2'01

-------------------------------------

FSM `$fsm$\design122_12_5_inst.memory_cntrl_instance324.state$292' from module `design122_12_5_top':
-------------------------------------

  Information on FSM $fsm$\design122_12_5_inst.memory_cntrl_instance324.state$292 (\design122_12_5_inst.memory_cntrl_instance324.state):

  Number of input signals:    2
  Number of output signals:   2
  Number of state bits:       2

  Input signals:
    0: \rst
    1: $flatten\design122_12_5_inst.\memory_cntrl_instance324.$eq$../../../../.././rtl/memory_cntrl.v:36$56_Y

  Output signals:
    0: $flatten\design122_12_5_inst.\memory_cntrl_instance324.$procmux$164_CMP
    1: $flatten\design122_12_5_inst.\memory_cntrl_instance324.$procmux$168_CMP

  State encoding:
    0:       2'-1  <RESET STATE>
    1:       2'1-

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 2'00   ->     0 2'10
      1:     0 2'-1   ->     0 2'10
      2:     0 2'10   ->     1 2'10
      3:     1 2'-1   ->     0 2'01
      4:     1 2'-0   ->     1 2'01

-------------------------------------

FSM `$fsm$\design122_12_5_inst.memory_cntrl_instance433.state$296' from module `design122_12_5_top':
-------------------------------------

  Information on FSM $fsm$\design122_12_5_inst.memory_cntrl_instance433.state$296 (\design122_12_5_inst.memory_cntrl_instance433.state):

  Number of input signals:    2
  Number of output signals:   2
  Number of state bits:       2

  Input signals:
    0: \rst
    1: $flatten\design122_12_5_inst.\memory_cntrl_instance433.$eq$../../../../.././rtl/memory_cntrl.v:36$56_Y

  Output signals:
    0: $flatten\design122_12_5_inst.\memory_cntrl_instance433.$procmux$168_CMP
    1: $flatten\design122_12_5_inst.\memory_cntrl_instance433.$procmux$164_CMP

  State encoding:
    0:       2'-1  <RESET STATE>
    1:       2'1-

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 2'00   ->     0 2'01
      1:     0 2'-1   ->     0 2'01
      2:     0 2'10   ->     1 2'01
      3:     1 2'-1   ->     0 2'10
      4:     1 2'-0   ->     1 2'10

-------------------------------------

FSM `$fsm$\design122_12_5_inst.memory_cntrl_instance542.state$300' from module `design122_12_5_top':
-------------------------------------

  Information on FSM $fsm$\design122_12_5_inst.memory_cntrl_instance542.state$300 (\design122_12_5_inst.memory_cntrl_instance542.state):

  Number of input signals:    2
  Number of output signals:   2
  Number of state bits:       2

  Input signals:
    0: \rst
    1: $flatten\design122_12_5_inst.\memory_cntrl_instance542.$eq$../../../../.././rtl/memory_cntrl.v:36$56_Y

  Output signals:
    0: $flatten\design122_12_5_inst.\memory_cntrl_instance542.$procmux$168_CMP
    1: $flatten\design122_12_5_inst.\memory_cntrl_instance542.$procmux$164_CMP

  State encoding:
    0:       2'-1  <RESET STATE>
    1:       2'1-

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 2'00   ->     0 2'01
      1:     0 2'-1   ->     0 2'01
      2:     0 2'10   ->     1 2'01
      3:     1 2'-1   ->     0 2'10
      4:     1 2'-0   ->     1 2'10

-------------------------------------

FSM `$fsm$\design122_12_5_inst.memory_cntrl_instance653.state$304' from module `design122_12_5_top':
-------------------------------------

  Information on FSM $fsm$\design122_12_5_inst.memory_cntrl_instance653.state$304 (\design122_12_5_inst.memory_cntrl_instance653.state):

  Number of input signals:    2
  Number of output signals:   2
  Number of state bits:       2

  Input signals:
    0: \rst
    1: $flatten\design122_12_5_inst.\memory_cntrl_instance653.$eq$../../../../.././rtl/memory_cntrl.v:36$56_Y

  Output signals:
    0: $flatten\design122_12_5_inst.\memory_cntrl_instance653.$procmux$168_CMP
    1: $flatten\design122_12_5_inst.\memory_cntrl_instance653.$procmux$164_CMP

  State encoding:
    0:       2'-1  <RESET STATE>
    1:       2'1-

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 2'00   ->     0 2'01
      1:     0 2'-1   ->     0 2'01
      2:     0 2'10   ->     1 2'01
      3:     1 2'-1   ->     0 2'10
      4:     1 2'-0   ->     1 2'10

-------------------------------------

FSM `$fsm$\design122_12_5_inst.memory_cntrl_instance761.state$308' from module `design122_12_5_top':
-------------------------------------

  Information on FSM $fsm$\design122_12_5_inst.memory_cntrl_instance761.state$308 (\design122_12_5_inst.memory_cntrl_instance761.state):

  Number of input signals:    2
  Number of output signals:   2
  Number of state bits:       2

  Input signals:
    0: \rst
    1: $flatten\design122_12_5_inst.\memory_cntrl_instance761.$eq$../../../../.././rtl/memory_cntrl.v:36$56_Y

  Output signals:
    0: $flatten\design122_12_5_inst.\memory_cntrl_instance761.$procmux$168_CMP
    1: $flatten\design122_12_5_inst.\memory_cntrl_instance761.$procmux$164_CMP

  State encoding:
    0:       2'-1  <RESET STATE>
    1:       2'1-

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 2'00   ->     0 2'01
      1:     0 2'-1   ->     0 2'01
      2:     0 2'10   ->     1 2'01
      3:     1 2'-1   ->     0 2'10
      4:     1 2'-0   ->     1 2'10

-------------------------------------

FSM `$fsm$\design122_12_5_inst.memory_cntrl_instance873.state$312' from module `design122_12_5_top':
-------------------------------------

  Information on FSM $fsm$\design122_12_5_inst.memory_cntrl_instance873.state$312 (\design122_12_5_inst.memory_cntrl_instance873.state):

  Number of input signals:    2
  Number of output signals:   2
  Number of state bits:       2

  Input signals:
    0: \rst
    1: $flatten\design122_12_5_inst.\memory_cntrl_instance873.$eq$../../../../.././rtl/memory_cntrl.v:36$56_Y

  Output signals:
    0: $flatten\design122_12_5_inst.\memory_cntrl_instance873.$procmux$168_CMP
    1: $flatten\design122_12_5_inst.\memory_cntrl_instance873.$procmux$164_CMP

  State encoding:
    0:       2'-1  <RESET STATE>
    1:       2'1-

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 2'00   ->     0 2'01
      1:     0 2'-1   ->     0 2'01
      2:     0 2'10   ->     1 2'01
      3:     1 2'-1   ->     0 2'10
      4:     1 2'-0   ->     1 2'10

-------------------------------------

FSM `$fsm$\design122_12_5_inst.memory_cntrl_instance980.state$316' from module `design122_12_5_top':
-------------------------------------

  Information on FSM $fsm$\design122_12_5_inst.memory_cntrl_instance980.state$316 (\design122_12_5_inst.memory_cntrl_instance980.state):

  Number of input signals:    2
  Number of output signals:   2
  Number of state bits:       2

  Input signals:
    0: \rst
    1: $flatten\design122_12_5_inst.\memory_cntrl_instance980.$eq$../../../../.././rtl/memory_cntrl.v:36$56_Y

  Output signals:
    0: $flatten\design122_12_5_inst.\memory_cntrl_instance980.$procmux$168_CMP
    1: $flatten\design122_12_5_inst.\memory_cntrl_instance980.$procmux$164_CMP

  State encoding:
    0:       2'-1  <RESET STATE>
    1:       2'1-

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 2'00   ->     0 2'01
      1:     0 2'-1   ->     0 2'01
      2:     0 2'10   ->     1 2'01
      3:     1 2'-1   ->     0 2'10
      4:     1 2'-0   ->     1 2'10

-------------------------------------

9.46.8. Executing FSM_MAP pass (mapping FSMs to basic logic).
Mapping FSM `$fsm$\design122_12_5_inst.memory_cntrl_instance10092.state$272' from module `\design122_12_5_top'.
Mapping FSM `$fsm$\design122_12_5_inst.memory_cntrl_instance102.state$276' from module `\design122_12_5_top'.
Mapping FSM `$fsm$\design122_12_5_inst.memory_cntrl_instance110101.state$280' from module `\design122_12_5_top'.
Mapping FSM `$fsm$\design122_12_5_inst.memory_cntrl_instance120114.state$284' from module `\design122_12_5_top'.
Mapping FSM `$fsm$\design122_12_5_inst.memory_cntrl_instance210.state$288' from module `\design122_12_5_top'.
Mapping FSM `$fsm$\design122_12_5_inst.memory_cntrl_instance324.state$292' from module `\design122_12_5_top'.
Mapping FSM `$fsm$\design122_12_5_inst.memory_cntrl_instance433.state$296' from module `\design122_12_5_top'.
Mapping FSM `$fsm$\design122_12_5_inst.memory_cntrl_instance542.state$300' from module `\design122_12_5_top'.
Mapping FSM `$fsm$\design122_12_5_inst.memory_cntrl_instance653.state$304' from module `\design122_12_5_top'.
Mapping FSM `$fsm$\design122_12_5_inst.memory_cntrl_instance761.state$308' from module `\design122_12_5_top'.
Mapping FSM `$fsm$\design122_12_5_inst.memory_cntrl_instance873.state$312' from module `\design122_12_5_top'.
Mapping FSM `$fsm$\design122_12_5_inst.memory_cntrl_instance980.state$316' from module `\design122_12_5_top'.

9.47. Executing WREDUCE pass (reducing word size of cells).
Removed top 8 bits (of 32) from FF cell design122_12_5_top.$procdff$246 ($dff).
Removed top 1 bits (of 2) from port B of cell design122_12_5_top.$auto$fsm_map.cc:77:implement_pattern_cache$361 ($eq).
Removed top 1 bits (of 2) from port B of cell design122_12_5_top.$auto$fsm_map.cc:77:implement_pattern_cache$523 ($eq).
Removed top 1 bits (of 2) from port B of cell design122_12_5_top.$auto$fsm_map.cc:77:implement_pattern_cache$505 ($eq).
Removed top 1 bits (of 2) from port B of cell design122_12_5_top.$auto$fsm_map.cc:77:implement_pattern_cache$487 ($eq).
Removed top 1 bits (of 2) from port B of cell design122_12_5_top.$auto$fsm_map.cc:77:implement_pattern_cache$469 ($eq).
Removed top 1 bits (of 2) from port B of cell design122_12_5_top.$auto$fsm_map.cc:77:implement_pattern_cache$325 ($eq).
Removed top 1 bits (of 2) from port B of cell design122_12_5_top.$auto$fsm_map.cc:77:implement_pattern_cache$343 ($eq).
Removed top 1 bits (of 2) from port B of cell design122_12_5_top.$auto$fsm_map.cc:77:implement_pattern_cache$379 ($eq).
Removed top 8 bits (of 32) from FF cell design122_12_5_top.$flatten\design122_12_5_inst.\encoder_instance100.$procdff$257 ($dff).
Removed top 19 bits (of 32) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\encoder_instance100.$eq$../../../../.././rtl/encoder.v:35$66 ($eq).
Removed top 18 bits (of 32) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\encoder_instance100.$eq$../../../../.././rtl/encoder.v:32$65 ($eq).
Removed top 22 bits (of 32) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\encoder_instance100.$eq$../../../../.././rtl/encoder.v:29$64 ($eq).
Removed top 25 bits (of 32) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\encoder_instance100.$eq$../../../../.././rtl/encoder.v:26$63 ($eq).
Removed top 19 bits (of 32) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\encoder_instance10090.$eq$../../../../.././rtl/encoder.v:35$66 ($eq).
Removed top 18 bits (of 32) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\encoder_instance10090.$eq$../../../../.././rtl/encoder.v:32$65 ($eq).
Removed top 22 bits (of 32) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\encoder_instance10090.$eq$../../../../.././rtl/encoder.v:29$64 ($eq).
Removed top 25 bits (of 32) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\encoder_instance10090.$eq$../../../../.././rtl/encoder.v:26$63 ($eq).
Removed top 19 bits (of 32) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\encoder_instance110100.$eq$../../../../.././rtl/encoder.v:35$66 ($eq).
Removed top 18 bits (of 32) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\encoder_instance110100.$eq$../../../../.././rtl/encoder.v:32$65 ($eq).
Removed top 22 bits (of 32) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\encoder_instance110100.$eq$../../../../.././rtl/encoder.v:29$64 ($eq).
Removed top 25 bits (of 32) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\encoder_instance110100.$eq$../../../../.././rtl/encoder.v:26$63 ($eq).
Removed top 8 bits (of 32) from FF cell design122_12_5_top.$flatten\design122_12_5_inst.\encoder_instance120112.$procdff$257 ($dff).
Removed top 19 bits (of 32) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\encoder_instance120112.$eq$../../../../.././rtl/encoder.v:35$66 ($eq).
Removed top 18 bits (of 32) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\encoder_instance120112.$eq$../../../../.././rtl/encoder.v:32$65 ($eq).
Removed top 22 bits (of 32) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\encoder_instance120112.$eq$../../../../.././rtl/encoder.v:29$64 ($eq).
Removed top 25 bits (of 32) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\encoder_instance120112.$eq$../../../../.././rtl/encoder.v:26$63 ($eq).
Removed top 8 bits (of 32) from FF cell design122_12_5_top.$flatten\design122_12_5_inst.\encoder_instance211.$procdff$257 ($dff).
Removed top 19 bits (of 32) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\encoder_instance211.$eq$../../../../.././rtl/encoder.v:35$66 ($eq).
Removed top 18 bits (of 32) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\encoder_instance211.$eq$../../../../.././rtl/encoder.v:32$65 ($eq).
Removed top 22 bits (of 32) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\encoder_instance211.$eq$../../../../.././rtl/encoder.v:29$64 ($eq).
Removed top 25 bits (of 32) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\encoder_instance211.$eq$../../../../.././rtl/encoder.v:26$63 ($eq).
Removed top 8 bits (of 32) from FF cell design122_12_5_top.$flatten\design122_12_5_inst.\encoder_instance322.$procdff$257 ($dff).
Removed top 19 bits (of 32) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\encoder_instance322.$eq$../../../../.././rtl/encoder.v:35$66 ($eq).
Removed top 18 bits (of 32) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\encoder_instance322.$eq$../../../../.././rtl/encoder.v:32$65 ($eq).
Removed top 22 bits (of 32) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\encoder_instance322.$eq$../../../../.././rtl/encoder.v:29$64 ($eq).
Removed top 25 bits (of 32) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\encoder_instance322.$eq$../../../../.././rtl/encoder.v:26$63 ($eq).
Removed top 19 bits (of 32) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\encoder_instance434.$eq$../../../../.././rtl/encoder.v:35$66 ($eq).
Removed top 18 bits (of 32) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\encoder_instance434.$eq$../../../../.././rtl/encoder.v:32$65 ($eq).
Removed top 22 bits (of 32) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\encoder_instance434.$eq$../../../../.././rtl/encoder.v:29$64 ($eq).
Removed top 25 bits (of 32) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\encoder_instance434.$eq$../../../../.././rtl/encoder.v:26$63 ($eq).
Removed top 19 bits (of 32) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\encoder_instance541.$eq$../../../../.././rtl/encoder.v:35$66 ($eq).
Removed top 18 bits (of 32) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\encoder_instance541.$eq$../../../../.././rtl/encoder.v:32$65 ($eq).
Removed top 22 bits (of 32) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\encoder_instance541.$eq$../../../../.././rtl/encoder.v:29$64 ($eq).
Removed top 25 bits (of 32) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\encoder_instance541.$eq$../../../../.././rtl/encoder.v:26$63 ($eq).
Removed top 19 bits (of 32) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\encoder_instance652.$eq$../../../../.././rtl/encoder.v:35$66 ($eq).
Removed top 18 bits (of 32) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\encoder_instance652.$eq$../../../../.././rtl/encoder.v:32$65 ($eq).
Removed top 22 bits (of 32) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\encoder_instance652.$eq$../../../../.././rtl/encoder.v:29$64 ($eq).
Removed top 25 bits (of 32) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\encoder_instance652.$eq$../../../../.././rtl/encoder.v:26$63 ($eq).
Removed top 19 bits (of 32) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\encoder_instance763.$eq$../../../../.././rtl/encoder.v:35$66 ($eq).
Removed top 18 bits (of 32) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\encoder_instance763.$eq$../../../../.././rtl/encoder.v:32$65 ($eq).
Removed top 22 bits (of 32) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\encoder_instance763.$eq$../../../../.././rtl/encoder.v:29$64 ($eq).
Removed top 25 bits (of 32) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\encoder_instance763.$eq$../../../../.././rtl/encoder.v:26$63 ($eq).
Removed top 19 bits (of 32) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\encoder_instance874.$eq$../../../../.././rtl/encoder.v:35$66 ($eq).
Removed top 18 bits (of 32) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\encoder_instance874.$eq$../../../../.././rtl/encoder.v:32$65 ($eq).
Removed top 22 bits (of 32) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\encoder_instance874.$eq$../../../../.././rtl/encoder.v:29$64 ($eq).
Removed top 25 bits (of 32) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\encoder_instance874.$eq$../../../../.././rtl/encoder.v:26$63 ($eq).
Removed top 8 bits (of 32) from FF cell design122_12_5_top.$flatten\design122_12_5_inst.\encoder_instance981.$procdff$257 ($dff).
Removed top 19 bits (of 32) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\encoder_instance981.$eq$../../../../.././rtl/encoder.v:35$66 ($eq).
Removed top 18 bits (of 32) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\encoder_instance981.$eq$../../../../.././rtl/encoder.v:32$65 ($eq).
Removed top 22 bits (of 32) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\encoder_instance981.$eq$../../../../.././rtl/encoder.v:29$64 ($eq).
Removed top 25 bits (of 32) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\encoder_instance981.$eq$../../../../.././rtl/encoder.v:26$63 ($eq).
Removed top 8 bits (of 32) from FF cell design122_12_5_top.$flatten\design122_12_5_inst.\full_adder_instance10093.\full_adder_inst.$procdff$266 ($dff).
Removed top 8 bits (of 32) from mux cell design122_12_5_top.$flatten\design122_12_5_inst.\full_adder_instance10093.\full_adder_inst.$procmux$225 ($mux).
Removed top 16 bits (of 32) from port Y of cell design122_12_5_top.$flatten\design122_12_5_inst.\full_adder_instance10093.\full_adder_inst.$xor$../../../../.././rtl/full_adder_top.v:49$48 ($xor).
Removed top 16 bits (of 32) from port Y of cell design122_12_5_top.$flatten\design122_12_5_inst.\full_adder_instance104.\full_adder_inst.$xor$../../../../.././rtl/full_adder_top.v:49$48 ($xor).
Removed top 16 bits (of 32) from port Y of cell design122_12_5_top.$flatten\design122_12_5_inst.\full_adder_instance110102.\full_adder_inst.$xor$../../../../.././rtl/full_adder_top.v:49$48 ($xor).
Removed top 16 bits (of 32) from port Y of cell design122_12_5_top.$flatten\design122_12_5_inst.\full_adder_instance120111.\full_adder_inst.$xor$../../../../.././rtl/full_adder_top.v:49$48 ($xor).
Removed top 16 bits (of 32) from port Y of cell design122_12_5_top.$flatten\design122_12_5_inst.\full_adder_instance214.\full_adder_inst.$xor$../../../../.././rtl/full_adder_top.v:49$48 ($xor).
Removed top 16 bits (of 32) from port Y of cell design122_12_5_top.$flatten\design122_12_5_inst.\full_adder_instance321.\full_adder_inst.$xor$../../../../.././rtl/full_adder_top.v:49$48 ($xor).
Removed top 16 bits (of 32) from port Y of cell design122_12_5_top.$flatten\design122_12_5_inst.\full_adder_instance432.\full_adder_inst.$xor$../../../../.././rtl/full_adder_top.v:49$48 ($xor).
Removed top 16 bits (of 32) from port Y of cell design122_12_5_top.$flatten\design122_12_5_inst.\full_adder_instance540.\full_adder_inst.$xor$../../../../.././rtl/full_adder_top.v:49$48 ($xor).
Removed top 16 bits (of 32) from port Y of cell design122_12_5_top.$flatten\design122_12_5_inst.\full_adder_instance654.\full_adder_inst.$xor$../../../../.././rtl/full_adder_top.v:49$48 ($xor).
Removed top 16 bits (of 32) from port Y of cell design122_12_5_top.$flatten\design122_12_5_inst.\full_adder_instance760.\full_adder_inst.$xor$../../../../.././rtl/full_adder_top.v:49$48 ($xor).
Removed top 16 bits (of 32) from port Y of cell design122_12_5_top.$flatten\design122_12_5_inst.\full_adder_instance872.\full_adder_inst.$xor$../../../../.././rtl/full_adder_top.v:49$48 ($xor).
Removed top 16 bits (of 32) from port Y of cell design122_12_5_top.$flatten\design122_12_5_inst.\full_adder_instance983.\full_adder_inst.$xor$../../../../.././rtl/full_adder_top.v:49$48 ($xor).
Removed top 3 bits (of 4) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\large_mux_instance10091.$procmux$89_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\large_mux_instance10091.$procmux$88_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\large_mux_instance10091.$procmux$87_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\large_mux_instance10091.$procmux$84_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\large_mux_instance10091.$procmux$83_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\large_mux_instance10091.$procmux$82_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\large_mux_instance10091.$procmux$79_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\large_mux_instance10091.$procmux$78_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\large_mux_instance10091.$procmux$77_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\large_mux_instance10091.$procmux$74_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\large_mux_instance10091.$procmux$73_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\large_mux_instance10091.$procmux$72_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\large_mux_instance103.$procmux$89_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\large_mux_instance103.$procmux$88_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\large_mux_instance103.$procmux$87_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\large_mux_instance103.$procmux$84_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\large_mux_instance103.$procmux$83_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\large_mux_instance103.$procmux$82_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\large_mux_instance103.$procmux$79_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\large_mux_instance103.$procmux$78_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\large_mux_instance103.$procmux$77_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\large_mux_instance103.$procmux$74_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\large_mux_instance103.$procmux$73_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\large_mux_instance103.$procmux$72_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\large_mux_instance110103.$procmux$89_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\large_mux_instance110103.$procmux$88_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\large_mux_instance110103.$procmux$87_CMP0 ($eq).
Removed top 8 bits (of 32) from mux cell design122_12_5_top.$flatten\design122_12_5_inst.\large_mux_instance110103.$procmux$86 ($pmux).
Removed top 3 bits (of 4) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\large_mux_instance110103.$procmux$84_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\large_mux_instance110103.$procmux$83_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\large_mux_instance110103.$procmux$82_CMP0 ($eq).
Removed top 8 bits (of 32) from mux cell design122_12_5_top.$flatten\design122_12_5_inst.\large_mux_instance110103.$procmux$81 ($pmux).
Removed top 3 bits (of 4) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\large_mux_instance110103.$procmux$79_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\large_mux_instance110103.$procmux$78_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\large_mux_instance110103.$procmux$77_CMP0 ($eq).
Removed top 8 bits (of 32) from mux cell design122_12_5_top.$flatten\design122_12_5_inst.\large_mux_instance110103.$procmux$76 ($pmux).
Removed top 3 bits (of 4) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\large_mux_instance110103.$procmux$74_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\large_mux_instance110103.$procmux$73_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\large_mux_instance110103.$procmux$72_CMP0 ($eq).
Removed top 8 bits (of 32) from mux cell design122_12_5_top.$flatten\design122_12_5_inst.\large_mux_instance110103.$procmux$71 ($pmux).
Removed top 3 bits (of 4) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\large_mux_instance120110.$procmux$89_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\large_mux_instance120110.$procmux$88_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\large_mux_instance120110.$procmux$87_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\large_mux_instance120110.$procmux$84_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\large_mux_instance120110.$procmux$83_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\large_mux_instance120110.$procmux$82_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\large_mux_instance120110.$procmux$79_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\large_mux_instance120110.$procmux$78_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\large_mux_instance120110.$procmux$77_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\large_mux_instance120110.$procmux$74_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\large_mux_instance120110.$procmux$73_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\large_mux_instance120110.$procmux$72_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\large_mux_instance213.$procmux$89_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\large_mux_instance213.$procmux$88_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\large_mux_instance213.$procmux$87_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\large_mux_instance213.$procmux$84_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\large_mux_instance213.$procmux$83_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\large_mux_instance213.$procmux$82_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\large_mux_instance213.$procmux$79_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\large_mux_instance213.$procmux$78_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\large_mux_instance213.$procmux$77_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\large_mux_instance213.$procmux$74_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\large_mux_instance213.$procmux$73_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\large_mux_instance213.$procmux$72_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\large_mux_instance320.$procmux$89_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\large_mux_instance320.$procmux$88_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\large_mux_instance320.$procmux$87_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\large_mux_instance320.$procmux$84_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\large_mux_instance320.$procmux$83_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\large_mux_instance320.$procmux$82_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\large_mux_instance320.$procmux$79_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\large_mux_instance320.$procmux$78_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\large_mux_instance320.$procmux$77_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\large_mux_instance320.$procmux$74_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\large_mux_instance320.$procmux$73_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\large_mux_instance320.$procmux$72_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\large_mux_instance430.$procmux$89_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\large_mux_instance430.$procmux$88_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\large_mux_instance430.$procmux$87_CMP0 ($eq).
Removed top 8 bits (of 32) from mux cell design122_12_5_top.$flatten\design122_12_5_inst.\large_mux_instance430.$procmux$86 ($pmux).
Removed top 3 bits (of 4) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\large_mux_instance430.$procmux$84_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\large_mux_instance430.$procmux$83_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\large_mux_instance430.$procmux$82_CMP0 ($eq).
Removed top 8 bits (of 32) from mux cell design122_12_5_top.$flatten\design122_12_5_inst.\large_mux_instance430.$procmux$81 ($pmux).
Removed top 3 bits (of 4) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\large_mux_instance430.$procmux$79_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\large_mux_instance430.$procmux$78_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\large_mux_instance430.$procmux$77_CMP0 ($eq).
Removed top 8 bits (of 32) from mux cell design122_12_5_top.$flatten\design122_12_5_inst.\large_mux_instance430.$procmux$76 ($pmux).
Removed top 3 bits (of 4) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\large_mux_instance430.$procmux$74_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\large_mux_instance430.$procmux$73_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\large_mux_instance430.$procmux$72_CMP0 ($eq).
Removed top 8 bits (of 32) from mux cell design122_12_5_top.$flatten\design122_12_5_inst.\large_mux_instance430.$procmux$71 ($pmux).
Removed top 3 bits (of 4) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\large_mux_instance544.$procmux$89_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\large_mux_instance544.$procmux$88_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\large_mux_instance544.$procmux$87_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\large_mux_instance544.$procmux$84_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\large_mux_instance544.$procmux$83_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\large_mux_instance544.$procmux$82_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\large_mux_instance544.$procmux$79_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\large_mux_instance544.$procmux$78_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\large_mux_instance544.$procmux$77_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\large_mux_instance544.$procmux$74_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\large_mux_instance544.$procmux$73_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\large_mux_instance544.$procmux$72_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\large_mux_instance650.$procmux$89_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\large_mux_instance650.$procmux$88_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\large_mux_instance650.$procmux$87_CMP0 ($eq).
Removed top 8 bits (of 32) from mux cell design122_12_5_top.$flatten\design122_12_5_inst.\large_mux_instance650.$procmux$86 ($pmux).
Removed top 3 bits (of 4) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\large_mux_instance650.$procmux$84_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\large_mux_instance650.$procmux$83_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\large_mux_instance650.$procmux$82_CMP0 ($eq).
Removed top 8 bits (of 32) from mux cell design122_12_5_top.$flatten\design122_12_5_inst.\large_mux_instance650.$procmux$81 ($pmux).
Removed top 3 bits (of 4) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\large_mux_instance650.$procmux$79_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\large_mux_instance650.$procmux$78_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\large_mux_instance650.$procmux$77_CMP0 ($eq).
Removed top 8 bits (of 32) from mux cell design122_12_5_top.$flatten\design122_12_5_inst.\large_mux_instance650.$procmux$76 ($pmux).
Removed top 3 bits (of 4) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\large_mux_instance650.$procmux$74_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\large_mux_instance650.$procmux$73_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\large_mux_instance650.$procmux$72_CMP0 ($eq).
Removed top 8 bits (of 32) from mux cell design122_12_5_top.$flatten\design122_12_5_inst.\large_mux_instance650.$procmux$71 ($pmux).
Removed top 3 bits (of 4) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\large_mux_instance764.$procmux$89_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\large_mux_instance764.$procmux$88_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\large_mux_instance764.$procmux$87_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\large_mux_instance764.$procmux$84_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\large_mux_instance764.$procmux$83_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\large_mux_instance764.$procmux$82_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\large_mux_instance764.$procmux$79_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\large_mux_instance764.$procmux$78_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\large_mux_instance764.$procmux$77_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\large_mux_instance764.$procmux$74_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\large_mux_instance764.$procmux$73_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\large_mux_instance764.$procmux$72_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\large_mux_instance871.$procmux$89_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\large_mux_instance871.$procmux$88_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\large_mux_instance871.$procmux$87_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\large_mux_instance871.$procmux$84_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\large_mux_instance871.$procmux$83_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\large_mux_instance871.$procmux$82_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\large_mux_instance871.$procmux$79_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\large_mux_instance871.$procmux$78_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\large_mux_instance871.$procmux$77_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\large_mux_instance871.$procmux$74_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\large_mux_instance871.$procmux$73_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\large_mux_instance871.$procmux$72_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\large_mux_instance984.$procmux$89_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\large_mux_instance984.$procmux$88_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\large_mux_instance984.$procmux$87_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\large_mux_instance984.$procmux$84_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\large_mux_instance984.$procmux$83_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\large_mux_instance984.$procmux$82_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\large_mux_instance984.$procmux$79_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\large_mux_instance984.$procmux$78_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\large_mux_instance984.$procmux$77_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\large_mux_instance984.$procmux$74_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\large_mux_instance984.$procmux$73_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\large_mux_instance984.$procmux$72_CMP0 ($eq).
Removed top 31 bits (of 32) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\memory_cntrl_instance10092.$add$../../../../.././rtl/memory_cntrl.v:53$58 ($add).
Removed top 22 bits (of 32) from port Y of cell design122_12_5_top.$flatten\design122_12_5_inst.\memory_cntrl_instance10092.$add$../../../../.././rtl/memory_cntrl.v:53$58 ($add).
Removed top 31 bits (of 32) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\memory_cntrl_instance10092.$add$../../../../.././rtl/memory_cntrl.v:45$57 ($add).
Removed top 22 bits (of 32) from port Y of cell design122_12_5_top.$flatten\design122_12_5_inst.\memory_cntrl_instance10092.$add$../../../../.././rtl/memory_cntrl.v:45$57 ($add).
Removed top 1 bits (of 2) from port B of cell design122_12_5_top.$auto$fsm_map.cc:77:implement_pattern_cache$451 ($eq).
Removed top 31 bits (of 32) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\memory_cntrl_instance102.$add$../../../../.././rtl/memory_cntrl.v:53$58 ($add).
Removed top 22 bits (of 32) from port Y of cell design122_12_5_top.$flatten\design122_12_5_inst.\memory_cntrl_instance102.$add$../../../../.././rtl/memory_cntrl.v:53$58 ($add).
Removed top 31 bits (of 32) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\memory_cntrl_instance102.$add$../../../../.././rtl/memory_cntrl.v:45$57 ($add).
Removed top 22 bits (of 32) from port Y of cell design122_12_5_top.$flatten\design122_12_5_inst.\memory_cntrl_instance102.$add$../../../../.././rtl/memory_cntrl.v:45$57 ($add).
Removed top 31 bits (of 32) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\memory_cntrl_instance110101.$add$../../../../.././rtl/memory_cntrl.v:53$58 ($add).
Removed top 22 bits (of 32) from port Y of cell design122_12_5_top.$flatten\design122_12_5_inst.\memory_cntrl_instance110101.$add$../../../../.././rtl/memory_cntrl.v:53$58 ($add).
Removed top 31 bits (of 32) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\memory_cntrl_instance110101.$add$../../../../.././rtl/memory_cntrl.v:45$57 ($add).
Removed top 22 bits (of 32) from port Y of cell design122_12_5_top.$flatten\design122_12_5_inst.\memory_cntrl_instance110101.$add$../../../../.././rtl/memory_cntrl.v:45$57 ($add).
Removed top 31 bits (of 32) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\memory_cntrl_instance120114.$add$../../../../.././rtl/memory_cntrl.v:53$58 ($add).
Removed top 22 bits (of 32) from port Y of cell design122_12_5_top.$flatten\design122_12_5_inst.\memory_cntrl_instance120114.$add$../../../../.././rtl/memory_cntrl.v:53$58 ($add).
Removed top 31 bits (of 32) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\memory_cntrl_instance120114.$add$../../../../.././rtl/memory_cntrl.v:45$57 ($add).
Removed top 22 bits (of 32) from port Y of cell design122_12_5_top.$flatten\design122_12_5_inst.\memory_cntrl_instance120114.$add$../../../../.././rtl/memory_cntrl.v:45$57 ($add).
Removed top 1 bits (of 2) from port B of cell design122_12_5_top.$auto$fsm_map.cc:77:implement_pattern_cache$433 ($eq).
Removed top 31 bits (of 32) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\memory_cntrl_instance210.$add$../../../../.././rtl/memory_cntrl.v:53$58 ($add).
Removed top 22 bits (of 32) from port Y of cell design122_12_5_top.$flatten\design122_12_5_inst.\memory_cntrl_instance210.$add$../../../../.././rtl/memory_cntrl.v:53$58 ($add).
Removed top 31 bits (of 32) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\memory_cntrl_instance210.$add$../../../../.././rtl/memory_cntrl.v:45$57 ($add).
Removed top 22 bits (of 32) from port Y of cell design122_12_5_top.$flatten\design122_12_5_inst.\memory_cntrl_instance210.$add$../../../../.././rtl/memory_cntrl.v:45$57 ($add).
Removed top 31 bits (of 32) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\memory_cntrl_instance324.$add$../../../../.././rtl/memory_cntrl.v:53$58 ($add).
Removed top 22 bits (of 32) from port Y of cell design122_12_5_top.$flatten\design122_12_5_inst.\memory_cntrl_instance324.$add$../../../../.././rtl/memory_cntrl.v:53$58 ($add).
Removed top 31 bits (of 32) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\memory_cntrl_instance324.$add$../../../../.././rtl/memory_cntrl.v:45$57 ($add).
Removed top 22 bits (of 32) from port Y of cell design122_12_5_top.$flatten\design122_12_5_inst.\memory_cntrl_instance324.$add$../../../../.././rtl/memory_cntrl.v:45$57 ($add).
Removed top 31 bits (of 32) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\memory_cntrl_instance433.$add$../../../../.././rtl/memory_cntrl.v:53$58 ($add).
Removed top 22 bits (of 32) from port Y of cell design122_12_5_top.$flatten\design122_12_5_inst.\memory_cntrl_instance433.$add$../../../../.././rtl/memory_cntrl.v:53$58 ($add).
Removed top 31 bits (of 32) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\memory_cntrl_instance433.$add$../../../../.././rtl/memory_cntrl.v:45$57 ($add).
Removed top 22 bits (of 32) from port Y of cell design122_12_5_top.$flatten\design122_12_5_inst.\memory_cntrl_instance433.$add$../../../../.././rtl/memory_cntrl.v:45$57 ($add).
Removed top 1 bits (of 2) from port B of cell design122_12_5_top.$auto$fsm_map.cc:77:implement_pattern_cache$415 ($eq).
Removed top 31 bits (of 32) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\memory_cntrl_instance542.$add$../../../../.././rtl/memory_cntrl.v:53$58 ($add).
Removed top 22 bits (of 32) from port Y of cell design122_12_5_top.$flatten\design122_12_5_inst.\memory_cntrl_instance542.$add$../../../../.././rtl/memory_cntrl.v:53$58 ($add).
Removed top 31 bits (of 32) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\memory_cntrl_instance542.$add$../../../../.././rtl/memory_cntrl.v:45$57 ($add).
Removed top 22 bits (of 32) from port Y of cell design122_12_5_top.$flatten\design122_12_5_inst.\memory_cntrl_instance542.$add$../../../../.././rtl/memory_cntrl.v:45$57 ($add).
Removed top 31 bits (of 32) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\memory_cntrl_instance653.$add$../../../../.././rtl/memory_cntrl.v:53$58 ($add).
Removed top 22 bits (of 32) from port Y of cell design122_12_5_top.$flatten\design122_12_5_inst.\memory_cntrl_instance653.$add$../../../../.././rtl/memory_cntrl.v:53$58 ($add).
Removed top 31 bits (of 32) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\memory_cntrl_instance653.$add$../../../../.././rtl/memory_cntrl.v:45$57 ($add).
Removed top 22 bits (of 32) from port Y of cell design122_12_5_top.$flatten\design122_12_5_inst.\memory_cntrl_instance653.$add$../../../../.././rtl/memory_cntrl.v:45$57 ($add).
Removed top 31 bits (of 32) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\memory_cntrl_instance761.$add$../../../../.././rtl/memory_cntrl.v:53$58 ($add).
Removed top 22 bits (of 32) from port Y of cell design122_12_5_top.$flatten\design122_12_5_inst.\memory_cntrl_instance761.$add$../../../../.././rtl/memory_cntrl.v:53$58 ($add).
Removed top 31 bits (of 32) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\memory_cntrl_instance761.$add$../../../../.././rtl/memory_cntrl.v:45$57 ($add).
Removed top 22 bits (of 32) from port Y of cell design122_12_5_top.$flatten\design122_12_5_inst.\memory_cntrl_instance761.$add$../../../../.././rtl/memory_cntrl.v:45$57 ($add).
Removed top 1 bits (of 2) from port B of cell design122_12_5_top.$auto$fsm_map.cc:77:implement_pattern_cache$397 ($eq).
Removed top 31 bits (of 32) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\memory_cntrl_instance873.$add$../../../../.././rtl/memory_cntrl.v:53$58 ($add).
Removed top 22 bits (of 32) from port Y of cell design122_12_5_top.$flatten\design122_12_5_inst.\memory_cntrl_instance873.$add$../../../../.././rtl/memory_cntrl.v:53$58 ($add).
Removed top 31 bits (of 32) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\memory_cntrl_instance873.$add$../../../../.././rtl/memory_cntrl.v:45$57 ($add).
Removed top 22 bits (of 32) from port Y of cell design122_12_5_top.$flatten\design122_12_5_inst.\memory_cntrl_instance873.$add$../../../../.././rtl/memory_cntrl.v:45$57 ($add).
Removed top 31 bits (of 32) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\memory_cntrl_instance980.$add$../../../../.././rtl/memory_cntrl.v:53$58 ($add).
Removed top 22 bits (of 32) from port Y of cell design122_12_5_top.$flatten\design122_12_5_inst.\memory_cntrl_instance980.$add$../../../../.././rtl/memory_cntrl.v:53$58 ($add).
Removed top 31 bits (of 32) from port B of cell design122_12_5_top.$flatten\design122_12_5_inst.\memory_cntrl_instance980.$add$../../../../.././rtl/memory_cntrl.v:45$57 ($add).
Removed top 22 bits (of 32) from port Y of cell design122_12_5_top.$flatten\design122_12_5_inst.\memory_cntrl_instance980.$add$../../../../.././rtl/memory_cntrl.v:45$57 ($add).
Removed top 8 bits (of 32) from mux cell design122_12_5_top.$flatten\design122_12_5_inst.\encoder_instance100.$procmux$154 ($mux).
Removed top 8 bits (of 32) from mux cell design122_12_5_top.$flatten\design122_12_5_inst.\encoder_instance120112.$procmux$154 ($mux).
Removed top 8 bits (of 32) from mux cell design122_12_5_top.$flatten\design122_12_5_inst.\encoder_instance211.$procmux$154 ($mux).
Removed top 8 bits (of 32) from mux cell design122_12_5_top.$flatten\design122_12_5_inst.\encoder_instance322.$procmux$154 ($mux).
Removed top 8 bits (of 32) from mux cell design122_12_5_top.$flatten\design122_12_5_inst.\encoder_instance981.$procmux$154 ($mux).
Removed top 16 bits (of 32) from port A of cell design122_12_5_top.$flatten\design122_12_5_inst.\full_adder_instance10093.\full_adder_inst.$xor$../../../../.././rtl/full_adder_top.v:49$49 ($xor).
Removed top 16 bits (of 32) from port Y of cell design122_12_5_top.$flatten\design122_12_5_inst.\full_adder_instance10093.\full_adder_inst.$xor$../../../../.././rtl/full_adder_top.v:49$49 ($xor).
Removed top 16 bits (of 32) from port A of cell design122_12_5_top.$flatten\design122_12_5_inst.\full_adder_instance104.\full_adder_inst.$xor$../../../../.././rtl/full_adder_top.v:49$49 ($xor).
Removed top 16 bits (of 32) from port Y of cell design122_12_5_top.$flatten\design122_12_5_inst.\full_adder_instance104.\full_adder_inst.$xor$../../../../.././rtl/full_adder_top.v:49$49 ($xor).
Removed top 16 bits (of 32) from port A of cell design122_12_5_top.$flatten\design122_12_5_inst.\full_adder_instance110102.\full_adder_inst.$xor$../../../../.././rtl/full_adder_top.v:49$49 ($xor).
Removed top 16 bits (of 32) from port Y of cell design122_12_5_top.$flatten\design122_12_5_inst.\full_adder_instance110102.\full_adder_inst.$xor$../../../../.././rtl/full_adder_top.v:49$49 ($xor).
Removed top 16 bits (of 32) from port A of cell design122_12_5_top.$flatten\design122_12_5_inst.\full_adder_instance120111.\full_adder_inst.$xor$../../../../.././rtl/full_adder_top.v:49$49 ($xor).
Removed top 16 bits (of 32) from port Y of cell design122_12_5_top.$flatten\design122_12_5_inst.\full_adder_instance120111.\full_adder_inst.$xor$../../../../.././rtl/full_adder_top.v:49$49 ($xor).
Removed top 16 bits (of 32) from port A of cell design122_12_5_top.$flatten\design122_12_5_inst.\full_adder_instance214.\full_adder_inst.$xor$../../../../.././rtl/full_adder_top.v:49$49 ($xor).
Removed top 16 bits (of 32) from port Y of cell design122_12_5_top.$flatten\design122_12_5_inst.\full_adder_instance214.\full_adder_inst.$xor$../../../../.././rtl/full_adder_top.v:49$49 ($xor).
Removed top 16 bits (of 32) from port A of cell design122_12_5_top.$flatten\design122_12_5_inst.\full_adder_instance321.\full_adder_inst.$xor$../../../../.././rtl/full_adder_top.v:49$49 ($xor).
Removed top 16 bits (of 32) from port Y of cell design122_12_5_top.$flatten\design122_12_5_inst.\full_adder_instance321.\full_adder_inst.$xor$../../../../.././rtl/full_adder_top.v:49$49 ($xor).
Removed top 16 bits (of 32) from port A of cell design122_12_5_top.$flatten\design122_12_5_inst.\full_adder_instance432.\full_adder_inst.$xor$../../../../.././rtl/full_adder_top.v:49$49 ($xor).
Removed top 16 bits (of 32) from port Y of cell design122_12_5_top.$flatten\design122_12_5_inst.\full_adder_instance432.\full_adder_inst.$xor$../../../../.././rtl/full_adder_top.v:49$49 ($xor).
Removed top 16 bits (of 32) from port A of cell design122_12_5_top.$flatten\design122_12_5_inst.\full_adder_instance540.\full_adder_inst.$xor$../../../../.././rtl/full_adder_top.v:49$49 ($xor).
Removed top 16 bits (of 32) from port Y of cell design122_12_5_top.$flatten\design122_12_5_inst.\full_adder_instance540.\full_adder_inst.$xor$../../../../.././rtl/full_adder_top.v:49$49 ($xor).
Removed top 16 bits (of 32) from port A of cell design122_12_5_top.$flatten\design122_12_5_inst.\full_adder_instance654.\full_adder_inst.$xor$../../../../.././rtl/full_adder_top.v:49$49 ($xor).
Removed top 16 bits (of 32) from port Y of cell design122_12_5_top.$flatten\design122_12_5_inst.\full_adder_instance654.\full_adder_inst.$xor$../../../../.././rtl/full_adder_top.v:49$49 ($xor).
Removed top 16 bits (of 32) from port A of cell design122_12_5_top.$flatten\design122_12_5_inst.\full_adder_instance760.\full_adder_inst.$xor$../../../../.././rtl/full_adder_top.v:49$49 ($xor).
Removed top 16 bits (of 32) from port Y of cell design122_12_5_top.$flatten\design122_12_5_inst.\full_adder_instance760.\full_adder_inst.$xor$../../../../.././rtl/full_adder_top.v:49$49 ($xor).
Removed top 16 bits (of 32) from port A of cell design122_12_5_top.$flatten\design122_12_5_inst.\full_adder_instance872.\full_adder_inst.$xor$../../../../.././rtl/full_adder_top.v:49$49 ($xor).
Removed top 16 bits (of 32) from port Y of cell design122_12_5_top.$flatten\design122_12_5_inst.\full_adder_instance872.\full_adder_inst.$xor$../../../../.././rtl/full_adder_top.v:49$49 ($xor).
Removed top 16 bits (of 32) from port A of cell design122_12_5_top.$flatten\design122_12_5_inst.\full_adder_instance983.\full_adder_inst.$xor$../../../../.././rtl/full_adder_top.v:49$49 ($xor).
Removed top 16 bits (of 32) from port Y of cell design122_12_5_top.$flatten\design122_12_5_inst.\full_adder_instance983.\full_adder_inst.$xor$../../../../.././rtl/full_adder_top.v:49$49 ($xor).
Removed top 8 bits (of 32) from FF cell design122_12_5_top.$procdff$242 ($dff).
Removed top 8 bits (of 32) from FF cell design122_12_5_top.$procdff$244 ($dff).
Removed top 8 bits (of 32) from mux cell design122_12_5_top.$flatten\design122_12_5_inst.\encoder_instance100.$procmux$151 ($mux).
Removed top 8 bits (of 32) from mux cell design122_12_5_top.$flatten\design122_12_5_inst.\encoder_instance120112.$procmux$151 ($mux).
Removed top 8 bits (of 32) from mux cell design122_12_5_top.$flatten\design122_12_5_inst.\encoder_instance211.$procmux$151 ($mux).
Removed top 8 bits (of 32) from mux cell design122_12_5_top.$flatten\design122_12_5_inst.\encoder_instance322.$procmux$151 ($mux).
Removed top 8 bits (of 32) from mux cell design122_12_5_top.$flatten\design122_12_5_inst.\encoder_instance981.$procmux$151 ($mux).
Removed top 8 bits (of 24) from mux cell design122_12_5_top.$flatten\design122_12_5_inst.\full_adder_instance10093.\full_adder_inst.$procmux$225 ($mux).
Removed top 8 bits (of 32) from FF cell design122_12_5_top.$flatten\design122_12_5_inst.\full_adder_instance110102.\full_adder_inst.$procdff$266 ($dff).
Removed top 8 bits (of 32) from mux cell design122_12_5_top.$flatten\design122_12_5_inst.\encoder_instance100.$procmux$145 ($mux).
Removed top 8 bits (of 32) from mux cell design122_12_5_top.$flatten\design122_12_5_inst.\encoder_instance120112.$procmux$145 ($mux).
Removed top 8 bits (of 32) from mux cell design122_12_5_top.$flatten\design122_12_5_inst.\encoder_instance211.$procmux$145 ($mux).
Removed top 8 bits (of 32) from mux cell design122_12_5_top.$flatten\design122_12_5_inst.\encoder_instance322.$procmux$145 ($mux).
Removed top 8 bits (of 32) from mux cell design122_12_5_top.$flatten\design122_12_5_inst.\encoder_instance981.$procmux$145 ($mux).
Removed top 16 bits (of 32) from mux cell design122_12_5_top.$flatten\design122_12_5_inst.\full_adder_instance110102.\full_adder_inst.$procmux$225 ($mux).
Removed top 8 bits (of 32) from mux cell design122_12_5_top.$flatten\design122_12_5_inst.\encoder_instance100.$procmux$136 ($mux).
Removed top 8 bits (of 32) from mux cell design122_12_5_top.$flatten\design122_12_5_inst.\encoder_instance120112.$procmux$136 ($mux).
Removed top 8 bits (of 32) from mux cell design122_12_5_top.$flatten\design122_12_5_inst.\encoder_instance211.$procmux$136 ($mux).
Removed top 8 bits (of 32) from mux cell design122_12_5_top.$flatten\design122_12_5_inst.\encoder_instance322.$procmux$136 ($mux).
Removed top 8 bits (of 32) from mux cell design122_12_5_top.$flatten\design122_12_5_inst.\encoder_instance981.$procmux$136 ($mux).
Removed top 8 bits (of 32) from mux cell design122_12_5_top.$flatten\design122_12_5_inst.\encoder_instance100.$procmux$124 ($mux).
Removed top 8 bits (of 32) from mux cell design122_12_5_top.$flatten\design122_12_5_inst.\encoder_instance120112.$procmux$124 ($mux).
Removed top 8 bits (of 32) from mux cell design122_12_5_top.$flatten\design122_12_5_inst.\encoder_instance211.$procmux$124 ($mux).
Removed top 8 bits (of 32) from mux cell design122_12_5_top.$flatten\design122_12_5_inst.\encoder_instance322.$procmux$124 ($mux).
Removed top 8 bits (of 32) from mux cell design122_12_5_top.$flatten\design122_12_5_inst.\encoder_instance981.$procmux$124 ($mux).
Removed top 8 bits (of 32) from mux cell design122_12_5_top.$flatten\design122_12_5_inst.\encoder_instance100.$procmux$109 ($mux).
Removed top 8 bits (of 32) from mux cell design122_12_5_top.$flatten\design122_12_5_inst.\encoder_instance120112.$procmux$109 ($mux).
Removed top 8 bits (of 32) from mux cell design122_12_5_top.$flatten\design122_12_5_inst.\encoder_instance211.$procmux$109 ($mux).
Removed top 8 bits (of 32) from mux cell design122_12_5_top.$flatten\design122_12_5_inst.\encoder_instance322.$procmux$109 ($mux).
Removed top 8 bits (of 32) from mux cell design122_12_5_top.$flatten\design122_12_5_inst.\encoder_instance981.$procmux$109 ($mux).
Removed top 8 bits (of 32) from wire design122_12_5_top.$flatten\design122_12_5_inst.\encoder_instance100.$0\data_out[31:0].
Removed top 8 bits (of 32) from wire design122_12_5_top.$flatten\design122_12_5_inst.\encoder_instance100.$2\data_out_wire[31:0].
Removed top 8 bits (of 32) from wire design122_12_5_top.$flatten\design122_12_5_inst.\encoder_instance100.$3\data_out_wire[31:0].
Removed top 8 bits (of 32) from wire design122_12_5_top.$flatten\design122_12_5_inst.\encoder_instance100.$4\data_out_wire[31:0].
Removed top 8 bits (of 32) from wire design122_12_5_top.$flatten\design122_12_5_inst.\encoder_instance100.$5\data_out_wire[31:0].
Removed top 8 bits (of 32) from wire design122_12_5_top.$flatten\design122_12_5_inst.\encoder_instance120112.$0\data_out[31:0].
Removed top 8 bits (of 32) from wire design122_12_5_top.$flatten\design122_12_5_inst.\encoder_instance120112.$2\data_out_wire[31:0].
Removed top 8 bits (of 32) from wire design122_12_5_top.$flatten\design122_12_5_inst.\encoder_instance120112.$3\data_out_wire[31:0].
Removed top 8 bits (of 32) from wire design122_12_5_top.$flatten\design122_12_5_inst.\encoder_instance120112.$4\data_out_wire[31:0].
Removed top 10 bits (of 32) from wire design122_12_5_top.$flatten\design122_12_5_inst.\encoder_instance120112.$5\data_out_wire[31:0].
Removed top 8 bits (of 32) from wire design122_12_5_top.$flatten\design122_12_5_inst.\encoder_instance211.$0\data_out[31:0].
Removed top 8 bits (of 32) from wire design122_12_5_top.$flatten\design122_12_5_inst.\encoder_instance211.$2\data_out_wire[31:0].
Removed top 8 bits (of 32) from wire design122_12_5_top.$flatten\design122_12_5_inst.\encoder_instance211.$3\data_out_wire[31:0].
Removed top 8 bits (of 32) from wire design122_12_5_top.$flatten\design122_12_5_inst.\encoder_instance211.$4\data_out_wire[31:0].
Removed top 8 bits (of 32) from wire design122_12_5_top.$flatten\design122_12_5_inst.\encoder_instance211.$5\data_out_wire[31:0].
Removed top 8 bits (of 32) from wire design122_12_5_top.$flatten\design122_12_5_inst.\encoder_instance322.$0\data_out[31:0].
Removed top 8 bits (of 32) from wire design122_12_5_top.$flatten\design122_12_5_inst.\encoder_instance322.$2\data_out_wire[31:0].
Removed top 8 bits (of 32) from wire design122_12_5_top.$flatten\design122_12_5_inst.\encoder_instance322.$3\data_out_wire[31:0].
Removed top 8 bits (of 32) from wire design122_12_5_top.$flatten\design122_12_5_inst.\encoder_instance322.$4\data_out_wire[31:0].
Removed top 8 bits (of 32) from wire design122_12_5_top.$flatten\design122_12_5_inst.\encoder_instance322.$5\data_out_wire[31:0].
Removed top 8 bits (of 32) from wire design122_12_5_top.$flatten\design122_12_5_inst.\encoder_instance981.$0\data_out[31:0].
Removed top 8 bits (of 32) from wire design122_12_5_top.$flatten\design122_12_5_inst.\encoder_instance981.$2\data_out_wire[31:0].
Removed top 8 bits (of 32) from wire design122_12_5_top.$flatten\design122_12_5_inst.\encoder_instance981.$3\data_out_wire[31:0].
Removed top 8 bits (of 32) from wire design122_12_5_top.$flatten\design122_12_5_inst.\encoder_instance981.$4\data_out_wire[31:0].
Removed top 8 bits (of 32) from wire design122_12_5_top.$flatten\design122_12_5_inst.\encoder_instance981.$5\data_out_wire[31:0].
Removed top 19 bits (of 32) from wire design122_12_5_top.$flatten\design122_12_5_inst.\full_adder_instance10093.\full_adder_inst.$0\data_out[31:0].
Removed top 19 bits (of 32) from wire design122_12_5_top.$flatten\design122_12_5_inst.\full_adder_instance10093.\full_adder_inst.$xor$../../../../.././rtl/full_adder_top.v:49$48_Y.
Removed top 16 bits (of 32) from wire design122_12_5_top.$flatten\design122_12_5_inst.\full_adder_instance10093.\full_adder_inst.$xor$../../../../.././rtl/full_adder_top.v:49$49_Y.
Removed top 16 bits (of 32) from wire design122_12_5_top.$flatten\design122_12_5_inst.\full_adder_instance104.\full_adder_inst.$xor$../../../../.././rtl/full_adder_top.v:49$48_Y.
Removed top 19 bits (of 32) from wire design122_12_5_top.$flatten\design122_12_5_inst.\full_adder_instance104.\full_adder_inst.$xor$../../../../.././rtl/full_adder_top.v:49$49_Y.
Removed top 16 bits (of 32) from wire design122_12_5_top.$flatten\design122_12_5_inst.\full_adder_instance110102.\full_adder_inst.$0\data_out[31:0].
Removed top 19 bits (of 32) from wire design122_12_5_top.$flatten\design122_12_5_inst.\full_adder_instance110102.\full_adder_inst.$xor$../../../../.././rtl/full_adder_top.v:49$48_Y.
Removed top 19 bits (of 32) from wire design122_12_5_top.$flatten\design122_12_5_inst.\full_adder_instance110102.\full_adder_inst.$xor$../../../../.././rtl/full_adder_top.v:49$49_Y.
Removed top 16 bits (of 32) from wire design122_12_5_top.$flatten\design122_12_5_inst.\full_adder_instance120111.\full_adder_inst.$xor$../../../../.././rtl/full_adder_top.v:49$48_Y.
Removed top 19 bits (of 32) from wire design122_12_5_top.$flatten\design122_12_5_inst.\full_adder_instance120111.\full_adder_inst.$xor$../../../../.././rtl/full_adder_top.v:49$49_Y.
Removed top 16 bits (of 32) from wire design122_12_5_top.$flatten\design122_12_5_inst.\full_adder_instance214.\full_adder_inst.$xor$../../../../.././rtl/full_adder_top.v:49$48_Y.
Removed top 19 bits (of 32) from wire design122_12_5_top.$flatten\design122_12_5_inst.\full_adder_instance214.\full_adder_inst.$xor$../../../../.././rtl/full_adder_top.v:49$49_Y.
Removed top 16 bits (of 32) from wire design122_12_5_top.$flatten\design122_12_5_inst.\full_adder_instance321.\full_adder_inst.$xor$../../../../.././rtl/full_adder_top.v:49$48_Y.
Removed top 19 bits (of 32) from wire design122_12_5_top.$flatten\design122_12_5_inst.\full_adder_instance321.\full_adder_inst.$xor$../../../../.././rtl/full_adder_top.v:49$49_Y.
Removed top 16 bits (of 32) from wire design122_12_5_top.$flatten\design122_12_5_inst.\full_adder_instance432.\full_adder_inst.$xor$../../../../.././rtl/full_adder_top.v:49$48_Y.
Removed top 19 bits (of 32) from wire design122_12_5_top.$flatten\design122_12_5_inst.\full_adder_instance432.\full_adder_inst.$xor$../../../../.././rtl/full_adder_top.v:49$49_Y.
Removed top 16 bits (of 32) from wire design122_12_5_top.$flatten\design122_12_5_inst.\full_adder_instance540.\full_adder_inst.$xor$../../../../.././rtl/full_adder_top.v:49$48_Y.
Removed top 19 bits (of 32) from wire design122_12_5_top.$flatten\design122_12_5_inst.\full_adder_instance540.\full_adder_inst.$xor$../../../../.././rtl/full_adder_top.v:49$49_Y.
Removed top 16 bits (of 32) from wire design122_12_5_top.$flatten\design122_12_5_inst.\full_adder_instance654.\full_adder_inst.$xor$../../../../.././rtl/full_adder_top.v:49$48_Y.
Removed top 19 bits (of 32) from wire design122_12_5_top.$flatten\design122_12_5_inst.\full_adder_instance654.\full_adder_inst.$xor$../../../../.././rtl/full_adder_top.v:49$49_Y.
Removed top 16 bits (of 32) from wire design122_12_5_top.$flatten\design122_12_5_inst.\full_adder_instance760.\full_adder_inst.$xor$../../../../.././rtl/full_adder_top.v:49$48_Y.
Removed top 19 bits (of 32) from wire design122_12_5_top.$flatten\design122_12_5_inst.\full_adder_instance760.\full_adder_inst.$xor$../../../../.././rtl/full_adder_top.v:49$49_Y.
Removed top 16 bits (of 32) from wire design122_12_5_top.$flatten\design122_12_5_inst.\full_adder_instance872.\full_adder_inst.$xor$../../../../.././rtl/full_adder_top.v:49$48_Y.
Removed top 16 bits (of 32) from wire design122_12_5_top.$flatten\design122_12_5_inst.\full_adder_instance872.\full_adder_inst.$xor$../../../../.././rtl/full_adder_top.v:49$49_Y.
Removed top 16 bits (of 32) from wire design122_12_5_top.$flatten\design122_12_5_inst.\full_adder_instance983.\full_adder_inst.$xor$../../../../.././rtl/full_adder_top.v:49$48_Y.
Removed top 16 bits (of 32) from wire design122_12_5_top.$flatten\design122_12_5_inst.\full_adder_instance983.\full_adder_inst.$xor$../../../../.././rtl/full_adder_top.v:49$49_Y.
Removed top 8 bits (of 32) from wire design122_12_5_top.$flatten\design122_12_5_inst.\large_mux_instance110103.$procmux$71_Y.
Removed top 8 bits (of 32) from wire design122_12_5_top.$flatten\design122_12_5_inst.\large_mux_instance110103.$procmux$76_Y.
Removed top 8 bits (of 32) from wire design122_12_5_top.$flatten\design122_12_5_inst.\large_mux_instance110103.$procmux$81_Y.
Removed top 8 bits (of 32) from wire design122_12_5_top.$flatten\design122_12_5_inst.\large_mux_instance430.$procmux$71_Y.
Removed top 8 bits (of 32) from wire design122_12_5_top.$flatten\design122_12_5_inst.\large_mux_instance430.$procmux$76_Y.
Removed top 8 bits (of 32) from wire design122_12_5_top.$flatten\design122_12_5_inst.\large_mux_instance430.$procmux$81_Y.
Removed top 8 bits (of 32) from wire design122_12_5_top.$flatten\design122_12_5_inst.\large_mux_instance650.$procmux$71_Y.
Removed top 8 bits (of 32) from wire design122_12_5_top.$flatten\design122_12_5_inst.\large_mux_instance650.$procmux$76_Y.
Removed top 8 bits (of 32) from wire design122_12_5_top.$flatten\design122_12_5_inst.\large_mux_instance650.$procmux$81_Y.
Removed top 22 bits (of 32) from wire design122_12_5_top.$flatten\design122_12_5_inst.\memory_cntrl_instance10092.$add$../../../../.././rtl/memory_cntrl.v:45$57_Y.
Removed top 22 bits (of 32) from wire design122_12_5_top.$flatten\design122_12_5_inst.\memory_cntrl_instance10092.$add$../../../../.././rtl/memory_cntrl.v:53$58_Y.
Removed top 22 bits (of 32) from wire design122_12_5_top.$flatten\design122_12_5_inst.\memory_cntrl_instance102.$add$../../../../.././rtl/memory_cntrl.v:45$57_Y.
Removed top 22 bits (of 32) from wire design122_12_5_top.$flatten\design122_12_5_inst.\memory_cntrl_instance102.$add$../../../../.././rtl/memory_cntrl.v:53$58_Y.
Removed top 22 bits (of 32) from wire design122_12_5_top.$flatten\design122_12_5_inst.\memory_cntrl_instance110101.$add$../../../../.././rtl/memory_cntrl.v:45$57_Y.
Removed top 22 bits (of 32) from wire design122_12_5_top.$flatten\design122_12_5_inst.\memory_cntrl_instance110101.$add$../../../../.././rtl/memory_cntrl.v:53$58_Y.
Removed top 22 bits (of 32) from wire design122_12_5_top.$flatten\design122_12_5_inst.\memory_cntrl_instance120114.$add$../../../../.././rtl/memory_cntrl.v:45$57_Y.
Removed top 22 bits (of 32) from wire design122_12_5_top.$flatten\design122_12_5_inst.\memory_cntrl_instance210.$add$../../../../.././rtl/memory_cntrl.v:45$57_Y.
Removed top 22 bits (of 32) from wire design122_12_5_top.$flatten\design122_12_5_inst.\memory_cntrl_instance324.$add$../../../../.././rtl/memory_cntrl.v:45$57_Y.
Removed top 22 bits (of 32) from wire design122_12_5_top.$flatten\design122_12_5_inst.\memory_cntrl_instance433.$add$../../../../.././rtl/memory_cntrl.v:45$57_Y.
Removed top 22 bits (of 32) from wire design122_12_5_top.$flatten\design122_12_5_inst.\memory_cntrl_instance433.$add$../../../../.././rtl/memory_cntrl.v:53$58_Y.
Removed top 22 bits (of 32) from wire design122_12_5_top.$flatten\design122_12_5_inst.\memory_cntrl_instance542.$add$../../../../.././rtl/memory_cntrl.v:45$57_Y.
Removed top 22 bits (of 32) from wire design122_12_5_top.$flatten\design122_12_5_inst.\memory_cntrl_instance542.$add$../../../../.././rtl/memory_cntrl.v:53$58_Y.
Removed top 22 bits (of 32) from wire design122_12_5_top.$flatten\design122_12_5_inst.\memory_cntrl_instance653.$add$../../../../.././rtl/memory_cntrl.v:45$57_Y.
Removed top 22 bits (of 32) from wire design122_12_5_top.$flatten\design122_12_5_inst.\memory_cntrl_instance761.$add$../../../../.././rtl/memory_cntrl.v:45$57_Y.
Removed top 22 bits (of 32) from wire design122_12_5_top.$flatten\design122_12_5_inst.\memory_cntrl_instance761.$add$../../../../.././rtl/memory_cntrl.v:53$58_Y.
Removed top 22 bits (of 32) from wire design122_12_5_top.$flatten\design122_12_5_inst.\memory_cntrl_instance873.$add$../../../../.././rtl/memory_cntrl.v:45$57_Y.
Removed top 22 bits (of 32) from wire design122_12_5_top.$flatten\design122_12_5_inst.\memory_cntrl_instance873.$add$../../../../.././rtl/memory_cntrl.v:53$58_Y.
Removed top 22 bits (of 32) from wire design122_12_5_top.$flatten\design122_12_5_inst.\memory_cntrl_instance980.$add$../../../../.././rtl/memory_cntrl.v:45$57_Y.
Removed top 8 bits (of 32) from wire design122_12_5_top.d_in3.
Removed top 8 bits (of 32) from wire design122_12_5_top.d_in5.
Removed top 8 bits (of 32) from wire design122_12_5_top.d_in7.

9.48. Executing PEEPOPT pass (run peephole optimizers).

9.49. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \design122_12_5_top..
Removed 0 unused cells and 142 unused wires.
<suppressed ~1 debug messages>

9.50. Executing OPT_EXPR pass (perform const folding).
Optimizing module design122_12_5_top.
<suppressed ~36 debug messages>

9.51. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\design122_12_5_top'.
<suppressed ~33 debug messages>
Removed a total of 11 cells.

9.52. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \design122_12_5_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~191 debug messages>

9.53. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \design122_12_5_top.
    New ctrl vector for $pmux cell $flatten\design122_12_5_inst.\large_mux_instance110103.$procmux$71: { $flatten\design122_12_5_inst.\large_mux_instance110103.$procmux$74_CMP $flatten\design122_12_5_inst.\large_mux_instance110103.$procmux$73_CMP $flatten\design122_12_5_inst.\large_mux_instance110103.$procmux$72_CMP }
    New ctrl vector for $pmux cell $flatten\design122_12_5_inst.\large_mux_instance430.$procmux$71: { $flatten\design122_12_5_inst.\large_mux_instance430.$procmux$74_CMP $flatten\design122_12_5_inst.\large_mux_instance430.$procmux$73_CMP $flatten\design122_12_5_inst.\large_mux_instance430.$procmux$72_CMP }
    New ctrl vector for $pmux cell $flatten\design122_12_5_inst.\large_mux_instance650.$procmux$71: { $flatten\design122_12_5_inst.\large_mux_instance650.$procmux$74_CMP $flatten\design122_12_5_inst.\large_mux_instance650.$procmux$73_CMP $flatten\design122_12_5_inst.\large_mux_instance650.$procmux$72_CMP }
  Optimizing cells in module \design122_12_5_top.
Performed a total of 3 changes.

9.54. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\design122_12_5_top'.
Removed a total of 0 cells.

9.55. Executing OPT_SHARE pass.

9.56. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $flatten\design122_12_5_inst.\register_instance982.$procdff$258 ($dff) from module design122_12_5_top (D = \design122_12_5_inst.encoder_instance981.data_out [23:0], Q = \design122_12_5_inst.register_instance982.data_out [23:0], rval = 24'000000000000000000000000).
Adding SRST signal on $flatten\design122_12_5_inst.\register_instance870.$procdff$258 ($dff) from module design122_12_5_top (D = \d_in7, Q = \design122_12_5_inst.register_instance870.data_out [23:0], rval = 24'000000000000000000000000).
Adding SRST signal on $flatten\design122_12_5_inst.\register_instance762.$procdff$258 ($dff) from module design122_12_5_top (D = \design122_12_5_inst.memory_cntrl_instance761.mem.rd_data_out [23:0], Q = \design122_12_5_inst.register_instance762.data_out [23:0], rval = 24'000000000000000000000000).
Adding SRST signal on $flatten\design122_12_5_inst.\register_instance651.$procdff$258 ($dff) from module design122_12_5_top (D = \design122_12_5_inst.register_instance651.data_in [23:0], Q = \design122_12_5_inst.register_instance651.data_out [23:0], rval = 24'000000000000000000000000).
Adding SRST signal on $flatten\design122_12_5_inst.\register_instance543.$procdff$258 ($dff) from module design122_12_5_top (D = \design122_12_5_inst.memory_cntrl_instance542.mem.rd_data_out [23:0], Q = \design122_12_5_inst.register_instance543.data_out [23:0], rval = 24'000000000000000000000000).
Adding SRST signal on $flatten\design122_12_5_inst.\register_instance431.$procdff$258 ($dff) from module design122_12_5_top (D = \design122_12_5_inst.register_instance431.data_in [23:0], Q = \design122_12_5_inst.register_instance431.data_out [23:0], rval = 24'000000000000000000000000).
Adding SRST signal on $flatten\design122_12_5_inst.\register_instance323.$procdff$258 ($dff) from module design122_12_5_top (D = \design122_12_5_inst.encoder_instance322.data_out [23:0], Q = \design122_12_5_inst.register_instance323.data_out [23:0], rval = 24'000000000000000000000000).
Adding SRST signal on $flatten\design122_12_5_inst.\register_instance212.$procdff$258 ($dff) from module design122_12_5_top (D = \design122_12_5_inst.encoder_instance211.data_out [23:0], Q = \design122_12_5_inst.register_instance212.data_out [23:0], rval = 24'000000000000000000000000).
Adding SRST signal on $flatten\design122_12_5_inst.\register_instance120113.$procdff$258 ($dff) from module design122_12_5_top (D = \design122_12_5_inst.encoder_instance120112.data_out [23:0], Q = \design122_12_5_inst.register_instance120113.data_out [23:0], rval = 24'000000000000000000000000).
Adding SRST signal on $flatten\design122_12_5_inst.\register_instance110104.$procdff$258 ($dff) from module design122_12_5_top (D = \design122_12_5_inst.register_instance110104.data_in [23:0], Q = \design122_12_5_inst.register_instance110104.data_out [23:0], rval = 24'000000000000000000000000).
Adding SRST signal on $flatten\design122_12_5_inst.\register_instance101.$procdff$258 ($dff) from module design122_12_5_top (D = \design122_12_5_inst.encoder_instance100.data_out [23:0], Q = \design122_12_5_inst.register_instance101.data_out [23:0], rval = 24'000000000000000000000000).
Adding SRST signal on $flatten\design122_12_5_inst.\register_instance10094.$procdff$258 ($dff) from module design122_12_5_top (D = \design122_12_5_inst.full_adder_instance10093.full_adder_inst.data_out [23:0], Q = \design122_12_5_inst.register_instance10094.data_out [23:0], rval = 24'000000000000000000000000).
Adding SRST signal on $flatten\design122_12_5_inst.\memory_cntrl_instance980.\mem.$procdff$253 ($dff) from module design122_12_5_top (D = $flatten\design122_12_5_inst.\memory_cntrl_instance980.\mem.$procmux$94_Y, Q = \design122_12_5_inst.memory_cntrl_instance980.mem.rd_data_out, rval = 0).
Adding EN signal on $auto$ff.cc:298:slice$642 ($sdff) from module design122_12_5_top (D = $flatten\design122_12_5_inst.\memory_cntrl_instance980.\mem.$memrd$\mem$../../../../.././rtl/memory_cntrl.v:107$26_DATA, Q = \design122_12_5_inst.memory_cntrl_instance980.mem.rd_data_out).
Adding SRST signal on $flatten\design122_12_5_inst.\memory_cntrl_instance980.$procdff$265 ($dff) from module design122_12_5_top (D = $flatten\design122_12_5_inst.\memory_cntrl_instance980.$procmux$177_Y, Q = \design122_12_5_inst.memory_cntrl_instance980.wr_en, rval = 1'0).
Adding EN signal on design122_12_5_top:design122_12_5_inst.memory_cntrl_instance980.wr_en_644 ($sdff) from module design122_12_5_top (D = $flatten\design122_12_5_inst.\memory_cntrl_instance980.$procmux$175_Y, Q = \design122_12_5_inst.memory_cntrl_instance980.wr_en).
Adding SRST signal on $flatten\design122_12_5_inst.\memory_cntrl_instance980.$procdff$264 ($dff) from module design122_12_5_top (D = $flatten\design122_12_5_inst.\memory_cntrl_instance980.$procmux$183_Y, Q = \design122_12_5_inst.memory_cntrl_instance980.rd_en, rval = 1'0).
Adding EN signal on design122_12_5_top:design122_12_5_inst.memory_cntrl_instance980.rd_en_646 ($sdff) from module design122_12_5_top (D = 1'1, Q = \design122_12_5_inst.memory_cntrl_instance980.rd_en).
Adding EN signal on $flatten\design122_12_5_inst.\memory_cntrl_instance980.$procdff$263 ($dff) from module design122_12_5_top (D = $flatten\design122_12_5_inst.\memory_cntrl_instance980.$procmux$191_Y, Q = \design122_12_5_inst.memory_cntrl_instance980.wr_data_mem).
Adding SRST signal on $auto$ff.cc:298:slice$648 ($dffe) from module design122_12_5_top (D = \d_in8, Q = \design122_12_5_inst.memory_cntrl_instance980.wr_data_mem, rval = 0).
Adding SRST signal on $flatten\design122_12_5_inst.\memory_cntrl_instance980.$procdff$262 ($dff) from module design122_12_5_top (D = $flatten\design122_12_5_inst.\memory_cntrl_instance980.$procmux$199_Y, Q = \design122_12_5_inst.memory_cntrl_instance980.rd_addr, rval = 10'0000000000).
Adding EN signal on $auto$ff.cc:298:slice$654 ($sdff) from module design122_12_5_top (D = $flatten\design122_12_5_inst.\memory_cntrl_instance980.$add$../../../../.././rtl/memory_cntrl.v:53$58_Y [9:0], Q = \design122_12_5_inst.memory_cntrl_instance980.rd_addr).
Adding SRST signal on $flatten\design122_12_5_inst.\memory_cntrl_instance980.$procdff$261 ($dff) from module design122_12_5_top (D = $flatten\design122_12_5_inst.\memory_cntrl_instance980.$procmux$209_Y, Q = \design122_12_5_inst.memory_cntrl_instance980.wr_addr, rval = 10'0000000000).
Adding EN signal on $auto$ff.cc:298:slice$656 ($sdff) from module design122_12_5_top (D = $flatten\design122_12_5_inst.\memory_cntrl_instance980.$procmux$207_Y, Q = \design122_12_5_inst.memory_cntrl_instance980.wr_addr).
Adding SRST signal on $flatten\design122_12_5_inst.\memory_cntrl_instance980.$procdff$260 ($dff) from module design122_12_5_top (D = $flatten\design122_12_5_inst.\memory_cntrl_instance980.$procmux$219_Y, Q = \design122_12_5_inst.memory_cntrl_instance980.reset_mem, rval = 1'1).
Adding EN signal on design122_12_5_top:design122_12_5_inst.memory_cntrl_instance980.reset_mem_658 ($sdff) from module design122_12_5_top (D = 1'0, Q = \design122_12_5_inst.memory_cntrl_instance980.reset_mem).
Adding SRST signal on $flatten\design122_12_5_inst.\memory_cntrl_instance873.\mem.$procdff$253 ($dff) from module design122_12_5_top (D = $flatten\design122_12_5_inst.\memory_cntrl_instance873.\mem.$procmux$94_Y, Q = \design122_12_5_inst.memory_cntrl_instance873.mem.rd_data_out, rval = 0).
Adding EN signal on $auto$ff.cc:298:slice$662 ($sdff) from module design122_12_5_top (D = $flatten\design122_12_5_inst.\memory_cntrl_instance873.\mem.$memrd$\mem$../../../../.././rtl/memory_cntrl.v:107$26_DATA, Q = \design122_12_5_inst.memory_cntrl_instance873.mem.rd_data_out).
Adding SRST signal on $flatten\design122_12_5_inst.\memory_cntrl_instance873.$procdff$265 ($dff) from module design122_12_5_top (D = $flatten\design122_12_5_inst.\memory_cntrl_instance873.$procmux$177_Y, Q = \design122_12_5_inst.memory_cntrl_instance873.wr_en, rval = 1'0).
Adding EN signal on design122_12_5_top:design122_12_5_inst.memory_cntrl_instance873.wr_en_664 ($sdff) from module design122_12_5_top (D = $flatten\design122_12_5_inst.\memory_cntrl_instance873.$procmux$175_Y, Q = \design122_12_5_inst.memory_cntrl_instance873.wr_en).
Adding SRST signal on $flatten\design122_12_5_inst.\memory_cntrl_instance873.$procdff$264 ($dff) from module design122_12_5_top (D = $flatten\design122_12_5_inst.\memory_cntrl_instance873.$procmux$183_Y, Q = \design122_12_5_inst.memory_cntrl_instance873.rd_en, rval = 1'0).
Adding EN signal on design122_12_5_top:design122_12_5_inst.memory_cntrl_instance873.rd_en_666 ($sdff) from module design122_12_5_top (D = 1'1, Q = \design122_12_5_inst.memory_cntrl_instance873.rd_en).
Adding EN signal on $flatten\design122_12_5_inst.\memory_cntrl_instance873.$procdff$263 ($dff) from module design122_12_5_top (D = $flatten\design122_12_5_inst.\memory_cntrl_instance873.$procmux$191_Y, Q = \design122_12_5_inst.memory_cntrl_instance873.wr_data_mem).
Adding SRST signal on $auto$ff.cc:298:slice$668 ($dffe) from module design122_12_5_top (D = \design122_12_5_inst.full_adder_instance872.full_adder_inst.data_out, Q = \design122_12_5_inst.memory_cntrl_instance873.wr_data_mem, rval = 0).
Adding SRST signal on $flatten\design122_12_5_inst.\memory_cntrl_instance873.$procdff$262 ($dff) from module design122_12_5_top (D = $flatten\design122_12_5_inst.\memory_cntrl_instance873.$procmux$199_Y, Q = \design122_12_5_inst.memory_cntrl_instance873.rd_addr, rval = 10'0000000000).
Adding EN signal on $auto$ff.cc:298:slice$674 ($sdff) from module design122_12_5_top (D = $auto$wreduce.cc:461:run$613 [9:0], Q = \design122_12_5_inst.memory_cntrl_instance873.rd_addr).
Adding SRST signal on $flatten\design122_12_5_inst.\memory_cntrl_instance873.$procdff$261 ($dff) from module design122_12_5_top (D = $flatten\design122_12_5_inst.\memory_cntrl_instance873.$procmux$209_Y, Q = \design122_12_5_inst.memory_cntrl_instance873.wr_addr, rval = 10'0000000000).
Adding EN signal on $auto$ff.cc:298:slice$676 ($sdff) from module design122_12_5_top (D = $flatten\design122_12_5_inst.\memory_cntrl_instance873.$procmux$207_Y, Q = \design122_12_5_inst.memory_cntrl_instance873.wr_addr).
Adding SRST signal on $flatten\design122_12_5_inst.\memory_cntrl_instance873.$procdff$260 ($dff) from module design122_12_5_top (D = $flatten\design122_12_5_inst.\memory_cntrl_instance873.$procmux$219_Y, Q = \design122_12_5_inst.memory_cntrl_instance873.reset_mem, rval = 1'1).
Adding EN signal on design122_12_5_top:design122_12_5_inst.memory_cntrl_instance873.reset_mem_678 ($sdff) from module design122_12_5_top (D = 1'0, Q = \design122_12_5_inst.memory_cntrl_instance873.reset_mem).
Adding SRST signal on $flatten\design122_12_5_inst.\memory_cntrl_instance761.\mem.$procdff$253 ($dff) from module design122_12_5_top (D = $flatten\design122_12_5_inst.\memory_cntrl_instance761.\mem.$procmux$94_Y, Q = \design122_12_5_inst.memory_cntrl_instance761.mem.rd_data_out, rval = 0).
Adding EN signal on $auto$ff.cc:298:slice$682 ($sdff) from module design122_12_5_top (D = $flatten\design122_12_5_inst.\memory_cntrl_instance761.\mem.$memrd$\mem$../../../../.././rtl/memory_cntrl.v:107$26_DATA, Q = \design122_12_5_inst.memory_cntrl_instance761.mem.rd_data_out).
Adding SRST signal on $flatten\design122_12_5_inst.\memory_cntrl_instance761.$procdff$265 ($dff) from module design122_12_5_top (D = $flatten\design122_12_5_inst.\memory_cntrl_instance761.$procmux$177_Y, Q = \design122_12_5_inst.memory_cntrl_instance761.wr_en, rval = 1'0).
Adding EN signal on design122_12_5_top:design122_12_5_inst.memory_cntrl_instance761.wr_en_684 ($sdff) from module design122_12_5_top (D = $flatten\design122_12_5_inst.\memory_cntrl_instance761.$procmux$175_Y, Q = \design122_12_5_inst.memory_cntrl_instance761.wr_en).
Adding SRST signal on $flatten\design122_12_5_inst.\memory_cntrl_instance761.$procdff$264 ($dff) from module design122_12_5_top (D = $flatten\design122_12_5_inst.\memory_cntrl_instance761.$procmux$183_Y, Q = \design122_12_5_inst.memory_cntrl_instance761.rd_en, rval = 1'0).
Adding EN signal on design122_12_5_top:design122_12_5_inst.memory_cntrl_instance761.rd_en_686 ($sdff) from module design122_12_5_top (D = 1'1, Q = \design122_12_5_inst.memory_cntrl_instance761.rd_en).
Adding EN signal on $flatten\design122_12_5_inst.\memory_cntrl_instance761.$procdff$263 ($dff) from module design122_12_5_top (D = $flatten\design122_12_5_inst.\memory_cntrl_instance761.$procmux$191_Y, Q = \design122_12_5_inst.memory_cntrl_instance761.wr_data_mem).
Adding SRST signal on $auto$ff.cc:298:slice$688 ($dffe) from module design122_12_5_top (D = \design122_12_5_inst.full_adder_instance760.full_adder_inst.data_out, Q = \design122_12_5_inst.memory_cntrl_instance761.wr_data_mem, rval = 0).
Adding SRST signal on $flatten\design122_12_5_inst.\memory_cntrl_instance761.$procdff$262 ($dff) from module design122_12_5_top (D = $flatten\design122_12_5_inst.\memory_cntrl_instance761.$procmux$199_Y, Q = \design122_12_5_inst.memory_cntrl_instance761.rd_addr, rval = 10'0000000000).
Adding EN signal on $auto$ff.cc:298:slice$694 ($sdff) from module design122_12_5_top (D = $auto$wreduce.cc:461:run$611 [9:0], Q = \design122_12_5_inst.memory_cntrl_instance761.rd_addr).
Adding SRST signal on $flatten\design122_12_5_inst.\memory_cntrl_instance761.$procdff$261 ($dff) from module design122_12_5_top (D = $flatten\design122_12_5_inst.\memory_cntrl_instance761.$procmux$209_Y, Q = \design122_12_5_inst.memory_cntrl_instance761.wr_addr, rval = 10'0000000000).
Adding EN signal on $auto$ff.cc:298:slice$696 ($sdff) from module design122_12_5_top (D = $flatten\design122_12_5_inst.\memory_cntrl_instance761.$procmux$207_Y, Q = \design122_12_5_inst.memory_cntrl_instance761.wr_addr).
Adding SRST signal on $flatten\design122_12_5_inst.\memory_cntrl_instance761.$procdff$260 ($dff) from module design122_12_5_top (D = $flatten\design122_12_5_inst.\memory_cntrl_instance761.$procmux$219_Y, Q = \design122_12_5_inst.memory_cntrl_instance761.reset_mem, rval = 1'1).
Adding EN signal on design122_12_5_top:design122_12_5_inst.memory_cntrl_instance761.reset_mem_698 ($sdff) from module design122_12_5_top (D = 1'0, Q = \design122_12_5_inst.memory_cntrl_instance761.reset_mem).
Adding SRST signal on $flatten\design122_12_5_inst.\memory_cntrl_instance653.\mem.$procdff$253 ($dff) from module design122_12_5_top (D = $flatten\design122_12_5_inst.\memory_cntrl_instance653.\mem.$procmux$94_Y, Q = \design122_12_5_inst.memory_cntrl_instance653.mem.rd_data_out, rval = 0).
Adding EN signal on $auto$ff.cc:298:slice$702 ($sdff) from module design122_12_5_top (D = $flatten\design122_12_5_inst.\memory_cntrl_instance653.\mem.$memrd$\mem$../../../../.././rtl/memory_cntrl.v:107$26_DATA, Q = \design122_12_5_inst.memory_cntrl_instance653.mem.rd_data_out).
Adding SRST signal on $flatten\design122_12_5_inst.\memory_cntrl_instance653.$procdff$265 ($dff) from module design122_12_5_top (D = $flatten\design122_12_5_inst.\memory_cntrl_instance653.$procmux$177_Y, Q = \design122_12_5_inst.memory_cntrl_instance653.wr_en, rval = 1'0).
Adding EN signal on design122_12_5_top:design122_12_5_inst.memory_cntrl_instance653.wr_en_704 ($sdff) from module design122_12_5_top (D = $flatten\design122_12_5_inst.\memory_cntrl_instance653.$procmux$175_Y, Q = \design122_12_5_inst.memory_cntrl_instance653.wr_en).
Adding SRST signal on $flatten\design122_12_5_inst.\memory_cntrl_instance653.$procdff$264 ($dff) from module design122_12_5_top (D = $flatten\design122_12_5_inst.\memory_cntrl_instance653.$procmux$183_Y, Q = \design122_12_5_inst.memory_cntrl_instance653.rd_en, rval = 1'0).
Adding EN signal on design122_12_5_top:design122_12_5_inst.memory_cntrl_instance653.rd_en_706 ($sdff) from module design122_12_5_top (D = 1'1, Q = \design122_12_5_inst.memory_cntrl_instance653.rd_en).
Adding EN signal on $flatten\design122_12_5_inst.\memory_cntrl_instance653.$procdff$263 ($dff) from module design122_12_5_top (D = $flatten\design122_12_5_inst.\memory_cntrl_instance653.$procmux$191_Y, Q = \design122_12_5_inst.memory_cntrl_instance653.wr_data_mem).
Adding SRST signal on $auto$ff.cc:298:slice$708 ($dffe) from module design122_12_5_top (D = \design122_12_5_inst.encoder_instance652.data_out, Q = \design122_12_5_inst.memory_cntrl_instance653.wr_data_mem, rval = 0).
Adding SRST signal on $flatten\design122_12_5_inst.\memory_cntrl_instance653.$procdff$262 ($dff) from module design122_12_5_top (D = $flatten\design122_12_5_inst.\memory_cntrl_instance653.$procmux$199_Y, Q = \design122_12_5_inst.memory_cntrl_instance653.rd_addr, rval = 10'0000000000).
Adding EN signal on $auto$ff.cc:298:slice$714 ($sdff) from module design122_12_5_top (D = $flatten\design122_12_5_inst.\memory_cntrl_instance653.$add$../../../../.././rtl/memory_cntrl.v:53$58_Y [9:0], Q = \design122_12_5_inst.memory_cntrl_instance653.rd_addr).
Adding SRST signal on $flatten\design122_12_5_inst.\memory_cntrl_instance653.$procdff$261 ($dff) from module design122_12_5_top (D = $flatten\design122_12_5_inst.\memory_cntrl_instance653.$procmux$209_Y, Q = \design122_12_5_inst.memory_cntrl_instance653.wr_addr, rval = 10'0000000000).
Adding EN signal on $auto$ff.cc:298:slice$716 ($sdff) from module design122_12_5_top (D = $flatten\design122_12_5_inst.\memory_cntrl_instance653.$procmux$207_Y, Q = \design122_12_5_inst.memory_cntrl_instance653.wr_addr).
Adding SRST signal on $flatten\design122_12_5_inst.\memory_cntrl_instance653.$procdff$260 ($dff) from module design122_12_5_top (D = $flatten\design122_12_5_inst.\memory_cntrl_instance653.$procmux$219_Y, Q = \design122_12_5_inst.memory_cntrl_instance653.reset_mem, rval = 1'1).
Adding EN signal on design122_12_5_top:design122_12_5_inst.memory_cntrl_instance653.reset_mem_718 ($sdff) from module design122_12_5_top (D = 1'0, Q = \design122_12_5_inst.memory_cntrl_instance653.reset_mem).
Adding SRST signal on $flatten\design122_12_5_inst.\memory_cntrl_instance542.\mem.$procdff$253 ($dff) from module design122_12_5_top (D = $flatten\design122_12_5_inst.\memory_cntrl_instance542.\mem.$procmux$94_Y, Q = \design122_12_5_inst.memory_cntrl_instance542.mem.rd_data_out, rval = 0).
Adding EN signal on $auto$ff.cc:298:slice$722 ($sdff) from module design122_12_5_top (D = $flatten\design122_12_5_inst.\memory_cntrl_instance542.\mem.$memrd$\mem$../../../../.././rtl/memory_cntrl.v:107$26_DATA, Q = \design122_12_5_inst.memory_cntrl_instance542.mem.rd_data_out).
Adding SRST signal on $flatten\design122_12_5_inst.\memory_cntrl_instance542.$procdff$265 ($dff) from module design122_12_5_top (D = $flatten\design122_12_5_inst.\memory_cntrl_instance542.$procmux$177_Y, Q = \design122_12_5_inst.memory_cntrl_instance542.wr_en, rval = 1'0).
Adding EN signal on design122_12_5_top:design122_12_5_inst.memory_cntrl_instance542.wr_en_724 ($sdff) from module design122_12_5_top (D = $flatten\design122_12_5_inst.\memory_cntrl_instance542.$procmux$175_Y, Q = \design122_12_5_inst.memory_cntrl_instance542.wr_en).
Adding SRST signal on $flatten\design122_12_5_inst.\memory_cntrl_instance542.$procdff$264 ($dff) from module design122_12_5_top (D = $flatten\design122_12_5_inst.\memory_cntrl_instance542.$procmux$183_Y, Q = \design122_12_5_inst.memory_cntrl_instance542.rd_en, rval = 1'0).
Adding EN signal on design122_12_5_top:design122_12_5_inst.memory_cntrl_instance542.rd_en_726 ($sdff) from module design122_12_5_top (D = 1'1, Q = \design122_12_5_inst.memory_cntrl_instance542.rd_en).
Adding EN signal on $flatten\design122_12_5_inst.\memory_cntrl_instance542.$procdff$263 ($dff) from module design122_12_5_top (D = $flatten\design122_12_5_inst.\memory_cntrl_instance542.$procmux$191_Y, Q = \design122_12_5_inst.memory_cntrl_instance542.wr_data_mem).
Adding SRST signal on $auto$ff.cc:298:slice$728 ($dffe) from module design122_12_5_top (D = \design122_12_5_inst.encoder_instance541.data_out, Q = \design122_12_5_inst.memory_cntrl_instance542.wr_data_mem, rval = 0).
Adding SRST signal on $flatten\design122_12_5_inst.\memory_cntrl_instance542.$procdff$262 ($dff) from module design122_12_5_top (D = $flatten\design122_12_5_inst.\memory_cntrl_instance542.$procmux$199_Y, Q = \design122_12_5_inst.memory_cntrl_instance542.rd_addr, rval = 10'0000000000).
Adding EN signal on $auto$ff.cc:298:slice$734 ($sdff) from module design122_12_5_top (D = $auto$wreduce.cc:461:run$608 [9:0], Q = \design122_12_5_inst.memory_cntrl_instance542.rd_addr).
Adding SRST signal on $flatten\design122_12_5_inst.\memory_cntrl_instance542.$procdff$261 ($dff) from module design122_12_5_top (D = $flatten\design122_12_5_inst.\memory_cntrl_instance542.$procmux$209_Y, Q = \design122_12_5_inst.memory_cntrl_instance542.wr_addr, rval = 10'0000000000).
Adding EN signal on $auto$ff.cc:298:slice$736 ($sdff) from module design122_12_5_top (D = $flatten\design122_12_5_inst.\memory_cntrl_instance542.$procmux$207_Y, Q = \design122_12_5_inst.memory_cntrl_instance542.wr_addr).
Adding SRST signal on $flatten\design122_12_5_inst.\memory_cntrl_instance542.$procdff$260 ($dff) from module design122_12_5_top (D = $flatten\design122_12_5_inst.\memory_cntrl_instance542.$procmux$219_Y, Q = \design122_12_5_inst.memory_cntrl_instance542.reset_mem, rval = 1'1).
Adding EN signal on design122_12_5_top:design122_12_5_inst.memory_cntrl_instance542.reset_mem_738 ($sdff) from module design122_12_5_top (D = 1'0, Q = \design122_12_5_inst.memory_cntrl_instance542.reset_mem).
Adding SRST signal on $flatten\design122_12_5_inst.\memory_cntrl_instance433.\mem.$procdff$253 ($dff) from module design122_12_5_top (D = $flatten\design122_12_5_inst.\memory_cntrl_instance433.\mem.$procmux$94_Y, Q = \design122_12_5_inst.memory_cntrl_instance433.mem.rd_data_out, rval = 0).
Adding EN signal on $auto$ff.cc:298:slice$742 ($sdff) from module design122_12_5_top (D = $flatten\design122_12_5_inst.\memory_cntrl_instance433.\mem.$memrd$\mem$../../../../.././rtl/memory_cntrl.v:107$26_DATA, Q = \design122_12_5_inst.memory_cntrl_instance433.mem.rd_data_out).
Adding SRST signal on $flatten\design122_12_5_inst.\memory_cntrl_instance433.$procdff$265 ($dff) from module design122_12_5_top (D = $flatten\design122_12_5_inst.\memory_cntrl_instance433.$procmux$177_Y, Q = \design122_12_5_inst.memory_cntrl_instance433.wr_en, rval = 1'0).
Adding EN signal on design122_12_5_top:design122_12_5_inst.memory_cntrl_instance433.wr_en_744 ($sdff) from module design122_12_5_top (D = $flatten\design122_12_5_inst.\memory_cntrl_instance433.$procmux$175_Y, Q = \design122_12_5_inst.memory_cntrl_instance433.wr_en).
Adding SRST signal on $flatten\design122_12_5_inst.\memory_cntrl_instance433.$procdff$264 ($dff) from module design122_12_5_top (D = $flatten\design122_12_5_inst.\memory_cntrl_instance433.$procmux$183_Y, Q = \design122_12_5_inst.memory_cntrl_instance433.rd_en, rval = 1'0).
Adding EN signal on design122_12_5_top:design122_12_5_inst.memory_cntrl_instance433.rd_en_746 ($sdff) from module design122_12_5_top (D = 1'1, Q = \design122_12_5_inst.memory_cntrl_instance433.rd_en).
Adding EN signal on $flatten\design122_12_5_inst.\memory_cntrl_instance433.$procdff$263 ($dff) from module design122_12_5_top (D = $flatten\design122_12_5_inst.\memory_cntrl_instance433.$procmux$191_Y, Q = \design122_12_5_inst.memory_cntrl_instance433.wr_data_mem).
Adding SRST signal on $auto$ff.cc:298:slice$748 ($dffe) from module design122_12_5_top (D = \design122_12_5_inst.full_adder_instance432.full_adder_inst.data_out, Q = \design122_12_5_inst.memory_cntrl_instance433.wr_data_mem, rval = 0).
Adding SRST signal on $flatten\design122_12_5_inst.\memory_cntrl_instance433.$procdff$262 ($dff) from module design122_12_5_top (D = $flatten\design122_12_5_inst.\memory_cntrl_instance433.$procmux$199_Y, Q = \design122_12_5_inst.memory_cntrl_instance433.rd_addr, rval = 10'0000000000).
Adding EN signal on $auto$ff.cc:298:slice$754 ($sdff) from module design122_12_5_top (D = $auto$wreduce.cc:461:run$606 [9:0], Q = \design122_12_5_inst.memory_cntrl_instance433.rd_addr).
Adding SRST signal on $flatten\design122_12_5_inst.\memory_cntrl_instance433.$procdff$261 ($dff) from module design122_12_5_top (D = $flatten\design122_12_5_inst.\memory_cntrl_instance433.$procmux$209_Y, Q = \design122_12_5_inst.memory_cntrl_instance433.wr_addr, rval = 10'0000000000).
Adding EN signal on $auto$ff.cc:298:slice$756 ($sdff) from module design122_12_5_top (D = $flatten\design122_12_5_inst.\memory_cntrl_instance433.$procmux$207_Y, Q = \design122_12_5_inst.memory_cntrl_instance433.wr_addr).
Adding SRST signal on $flatten\design122_12_5_inst.\memory_cntrl_instance433.$procdff$260 ($dff) from module design122_12_5_top (D = $flatten\design122_12_5_inst.\memory_cntrl_instance433.$procmux$219_Y, Q = \design122_12_5_inst.memory_cntrl_instance433.reset_mem, rval = 1'1).
Adding EN signal on design122_12_5_top:design122_12_5_inst.memory_cntrl_instance433.reset_mem_758 ($sdff) from module design122_12_5_top (D = 1'0, Q = \design122_12_5_inst.memory_cntrl_instance433.reset_mem).
Adding SRST signal on $flatten\design122_12_5_inst.\memory_cntrl_instance324.\mem.$procdff$253 ($dff) from module design122_12_5_top (D = $flatten\design122_12_5_inst.\memory_cntrl_instance324.\mem.$procmux$94_Y, Q = \design122_12_5_inst.memory_cntrl_instance324.mem.rd_data_out, rval = 0).
Adding EN signal on $auto$ff.cc:298:slice$762 ($sdff) from module design122_12_5_top (D = $flatten\design122_12_5_inst.\memory_cntrl_instance324.\mem.$memrd$\mem$../../../../.././rtl/memory_cntrl.v:107$26_DATA, Q = \design122_12_5_inst.memory_cntrl_instance324.mem.rd_data_out).
Adding SRST signal on $flatten\design122_12_5_inst.\memory_cntrl_instance324.$procdff$265 ($dff) from module design122_12_5_top (D = $flatten\design122_12_5_inst.\memory_cntrl_instance324.$procmux$177_Y, Q = \design122_12_5_inst.memory_cntrl_instance324.wr_en, rval = 1'0).
Adding EN signal on design122_12_5_top:design122_12_5_inst.memory_cntrl_instance324.wr_en_764 ($sdff) from module design122_12_5_top (D = $flatten\design122_12_5_inst.\memory_cntrl_instance324.$procmux$175_Y, Q = \design122_12_5_inst.memory_cntrl_instance324.wr_en).
Adding SRST signal on $flatten\design122_12_5_inst.\memory_cntrl_instance324.$procdff$264 ($dff) from module design122_12_5_top (D = $flatten\design122_12_5_inst.\memory_cntrl_instance324.$procmux$183_Y, Q = \design122_12_5_inst.memory_cntrl_instance324.rd_en, rval = 1'0).
Adding EN signal on design122_12_5_top:design122_12_5_inst.memory_cntrl_instance324.rd_en_766 ($sdff) from module design122_12_5_top (D = 1'1, Q = \design122_12_5_inst.memory_cntrl_instance324.rd_en).
Adding EN signal on $flatten\design122_12_5_inst.\memory_cntrl_instance324.$procdff$263 ($dff) from module design122_12_5_top (D = $flatten\design122_12_5_inst.\memory_cntrl_instance324.$procmux$191_Y, Q = \design122_12_5_inst.memory_cntrl_instance324.wr_data_mem).
Adding SRST signal on $auto$ff.cc:298:slice$768 ($dffe) from module design122_12_5_top (D = \design122_12_5_inst.register_instance323.data_out, Q = \design122_12_5_inst.memory_cntrl_instance324.wr_data_mem, rval = 0).
Adding SRST signal on $flatten\design122_12_5_inst.\memory_cntrl_instance324.$procdff$262 ($dff) from module design122_12_5_top (D = $flatten\design122_12_5_inst.\memory_cntrl_instance324.$procmux$199_Y, Q = \design122_12_5_inst.memory_cntrl_instance324.rd_addr, rval = 10'0000000000).
Adding EN signal on $auto$ff.cc:298:slice$774 ($sdff) from module design122_12_5_top (D = $flatten\design122_12_5_inst.\memory_cntrl_instance324.$add$../../../../.././rtl/memory_cntrl.v:53$58_Y [9:0], Q = \design122_12_5_inst.memory_cntrl_instance324.rd_addr).
Adding SRST signal on $flatten\design122_12_5_inst.\memory_cntrl_instance324.$procdff$261 ($dff) from module design122_12_5_top (D = $flatten\design122_12_5_inst.\memory_cntrl_instance324.$procmux$209_Y, Q = \design122_12_5_inst.memory_cntrl_instance324.wr_addr, rval = 10'0000000000).
Adding EN signal on $auto$ff.cc:298:slice$776 ($sdff) from module design122_12_5_top (D = $flatten\design122_12_5_inst.\memory_cntrl_instance324.$procmux$207_Y, Q = \design122_12_5_inst.memory_cntrl_instance324.wr_addr).
Adding SRST signal on $flatten\design122_12_5_inst.\memory_cntrl_instance324.$procdff$260 ($dff) from module design122_12_5_top (D = $flatten\design122_12_5_inst.\memory_cntrl_instance324.$procmux$219_Y, Q = \design122_12_5_inst.memory_cntrl_instance324.reset_mem, rval = 1'1).
Adding EN signal on design122_12_5_top:design122_12_5_inst.memory_cntrl_instance324.reset_mem_778 ($sdff) from module design122_12_5_top (D = 1'0, Q = \design122_12_5_inst.memory_cntrl_instance324.reset_mem).
Adding SRST signal on $flatten\design122_12_5_inst.\memory_cntrl_instance210.\mem.$procdff$253 ($dff) from module design122_12_5_top (D = $flatten\design122_12_5_inst.\memory_cntrl_instance210.\mem.$procmux$94_Y, Q = \design122_12_5_inst.memory_cntrl_instance210.mem.rd_data_out, rval = 0).
Adding EN signal on $auto$ff.cc:298:slice$782 ($sdff) from module design122_12_5_top (D = $flatten\design122_12_5_inst.\memory_cntrl_instance210.\mem.$memrd$\mem$../../../../.././rtl/memory_cntrl.v:107$26_DATA, Q = \design122_12_5_inst.memory_cntrl_instance210.mem.rd_data_out).
Adding SRST signal on $flatten\design122_12_5_inst.\memory_cntrl_instance210.$procdff$265 ($dff) from module design122_12_5_top (D = $flatten\design122_12_5_inst.\memory_cntrl_instance210.$procmux$177_Y, Q = \design122_12_5_inst.memory_cntrl_instance210.wr_en, rval = 1'0).
Adding EN signal on design122_12_5_top:design122_12_5_inst.memory_cntrl_instance210.wr_en_784 ($sdff) from module design122_12_5_top (D = $flatten\design122_12_5_inst.\memory_cntrl_instance210.$procmux$175_Y, Q = \design122_12_5_inst.memory_cntrl_instance210.wr_en).
Adding SRST signal on $flatten\design122_12_5_inst.\memory_cntrl_instance210.$procdff$264 ($dff) from module design122_12_5_top (D = $flatten\design122_12_5_inst.\memory_cntrl_instance210.$procmux$183_Y, Q = \design122_12_5_inst.memory_cntrl_instance210.rd_en, rval = 1'0).
Adding EN signal on design122_12_5_top:design122_12_5_inst.memory_cntrl_instance210.rd_en_786 ($sdff) from module design122_12_5_top (D = 1'1, Q = \design122_12_5_inst.memory_cntrl_instance210.rd_en).
Adding EN signal on $flatten\design122_12_5_inst.\memory_cntrl_instance210.$procdff$263 ($dff) from module design122_12_5_top (D = $flatten\design122_12_5_inst.\memory_cntrl_instance210.$procmux$191_Y, Q = \design122_12_5_inst.memory_cntrl_instance210.wr_data_mem).
Adding SRST signal on $auto$ff.cc:298:slice$788 ($dffe) from module design122_12_5_top (D = \d_in1, Q = \design122_12_5_inst.memory_cntrl_instance210.wr_data_mem, rval = 0).
Adding SRST signal on $flatten\design122_12_5_inst.\memory_cntrl_instance210.$procdff$262 ($dff) from module design122_12_5_top (D = $flatten\design122_12_5_inst.\memory_cntrl_instance210.$procmux$199_Y, Q = \design122_12_5_inst.memory_cntrl_instance210.rd_addr, rval = 10'0000000000).
Adding EN signal on $auto$ff.cc:298:slice$794 ($sdff) from module design122_12_5_top (D = $flatten\design122_12_5_inst.\memory_cntrl_instance210.$add$../../../../.././rtl/memory_cntrl.v:53$58_Y [9:0], Q = \design122_12_5_inst.memory_cntrl_instance210.rd_addr).
Adding SRST signal on $flatten\design122_12_5_inst.\memory_cntrl_instance210.$procdff$261 ($dff) from module design122_12_5_top (D = $flatten\design122_12_5_inst.\memory_cntrl_instance210.$procmux$209_Y, Q = \design122_12_5_inst.memory_cntrl_instance210.wr_addr, rval = 10'0000000000).
Adding EN signal on $auto$ff.cc:298:slice$796 ($sdff) from module design122_12_5_top (D = $flatten\design122_12_5_inst.\memory_cntrl_instance210.$procmux$207_Y, Q = \design122_12_5_inst.memory_cntrl_instance210.wr_addr).
Adding SRST signal on $flatten\design122_12_5_inst.\memory_cntrl_instance210.$procdff$260 ($dff) from module design122_12_5_top (D = $flatten\design122_12_5_inst.\memory_cntrl_instance210.$procmux$219_Y, Q = \design122_12_5_inst.memory_cntrl_instance210.reset_mem, rval = 1'1).
Adding EN signal on design122_12_5_top:design122_12_5_inst.memory_cntrl_instance210.reset_mem_798 ($sdff) from module design122_12_5_top (D = 1'0, Q = \design122_12_5_inst.memory_cntrl_instance210.reset_mem).
Adding SRST signal on $flatten\design122_12_5_inst.\memory_cntrl_instance120114.\mem.$procdff$253 ($dff) from module design122_12_5_top (D = $flatten\design122_12_5_inst.\memory_cntrl_instance120114.\mem.$procmux$94_Y, Q = \design122_12_5_inst.memory_cntrl_instance120114.mem.rd_data_out, rval = 0).
Adding EN signal on $auto$ff.cc:298:slice$802 ($sdff) from module design122_12_5_top (D = $flatten\design122_12_5_inst.\memory_cntrl_instance120114.\mem.$memrd$\mem$../../../../.././rtl/memory_cntrl.v:107$26_DATA, Q = \design122_12_5_inst.memory_cntrl_instance120114.mem.rd_data_out).
Adding SRST signal on $flatten\design122_12_5_inst.\memory_cntrl_instance120114.$procdff$265 ($dff) from module design122_12_5_top (D = $flatten\design122_12_5_inst.\memory_cntrl_instance120114.$procmux$177_Y, Q = \design122_12_5_inst.memory_cntrl_instance120114.wr_en, rval = 1'0).
Adding EN signal on design122_12_5_top:design122_12_5_inst.memory_cntrl_instance120114.wr_en_804 ($sdff) from module design122_12_5_top (D = $flatten\design122_12_5_inst.\memory_cntrl_instance120114.$procmux$175_Y, Q = \design122_12_5_inst.memory_cntrl_instance120114.wr_en).
Adding SRST signal on $flatten\design122_12_5_inst.\memory_cntrl_instance120114.$procdff$264 ($dff) from module design122_12_5_top (D = $flatten\design122_12_5_inst.\memory_cntrl_instance120114.$procmux$183_Y, Q = \design122_12_5_inst.memory_cntrl_instance120114.rd_en, rval = 1'0).
Adding EN signal on design122_12_5_top:design122_12_5_inst.memory_cntrl_instance120114.rd_en_806 ($sdff) from module design122_12_5_top (D = 1'1, Q = \design122_12_5_inst.memory_cntrl_instance120114.rd_en).
Adding EN signal on $flatten\design122_12_5_inst.\memory_cntrl_instance120114.$procdff$263 ($dff) from module design122_12_5_top (D = $flatten\design122_12_5_inst.\memory_cntrl_instance120114.$procmux$191_Y, Q = \design122_12_5_inst.memory_cntrl_instance120114.wr_data_mem).
Adding SRST signal on $auto$ff.cc:298:slice$808 ($dffe) from module design122_12_5_top (D = \design122_12_5_inst.register_instance120113.data_out, Q = \design122_12_5_inst.memory_cntrl_instance120114.wr_data_mem, rval = 0).
Adding SRST signal on $flatten\design122_12_5_inst.\memory_cntrl_instance120114.$procdff$262 ($dff) from module design122_12_5_top (D = $flatten\design122_12_5_inst.\memory_cntrl_instance120114.$procmux$199_Y, Q = \design122_12_5_inst.memory_cntrl_instance120114.rd_addr, rval = 10'0000000000).
Adding EN signal on $auto$ff.cc:298:slice$814 ($sdff) from module design122_12_5_top (D = $flatten\design122_12_5_inst.\memory_cntrl_instance120114.$add$../../../../.././rtl/memory_cntrl.v:53$58_Y [9:0], Q = \design122_12_5_inst.memory_cntrl_instance120114.rd_addr).
Adding SRST signal on $flatten\design122_12_5_inst.\memory_cntrl_instance120114.$procdff$261 ($dff) from module design122_12_5_top (D = $flatten\design122_12_5_inst.\memory_cntrl_instance120114.$procmux$209_Y, Q = \design122_12_5_inst.memory_cntrl_instance120114.wr_addr, rval = 10'0000000000).
Adding EN signal on $auto$ff.cc:298:slice$816 ($sdff) from module design122_12_5_top (D = $flatten\design122_12_5_inst.\memory_cntrl_instance120114.$procmux$207_Y, Q = \design122_12_5_inst.memory_cntrl_instance120114.wr_addr).
Adding SRST signal on $flatten\design122_12_5_inst.\memory_cntrl_instance120114.$procdff$260 ($dff) from module design122_12_5_top (D = $flatten\design122_12_5_inst.\memory_cntrl_instance120114.$procmux$219_Y, Q = \design122_12_5_inst.memory_cntrl_instance120114.reset_mem, rval = 1'1).
Adding EN signal on design122_12_5_top:design122_12_5_inst.memory_cntrl_instance120114.reset_mem_818 ($sdff) from module design122_12_5_top (D = 1'0, Q = \design122_12_5_inst.memory_cntrl_instance120114.reset_mem).
Adding SRST signal on $flatten\design122_12_5_inst.\memory_cntrl_instance110101.\mem.$procdff$253 ($dff) from module design122_12_5_top (D = $flatten\design122_12_5_inst.\memory_cntrl_instance110101.\mem.$procmux$94_Y, Q = \design122_12_5_inst.memory_cntrl_instance110101.mem.rd_data_out, rval = 0).
Adding EN signal on $auto$ff.cc:298:slice$822 ($sdff) from module design122_12_5_top (D = $flatten\design122_12_5_inst.\memory_cntrl_instance110101.\mem.$memrd$\mem$../../../../.././rtl/memory_cntrl.v:107$26_DATA, Q = \design122_12_5_inst.memory_cntrl_instance110101.mem.rd_data_out).
Adding SRST signal on $flatten\design122_12_5_inst.\memory_cntrl_instance110101.$procdff$265 ($dff) from module design122_12_5_top (D = $flatten\design122_12_5_inst.\memory_cntrl_instance110101.$procmux$177_Y, Q = \design122_12_5_inst.memory_cntrl_instance110101.wr_en, rval = 1'0).
Adding EN signal on design122_12_5_top:design122_12_5_inst.memory_cntrl_instance110101.wr_en_824 ($sdff) from module design122_12_5_top (D = $flatten\design122_12_5_inst.\memory_cntrl_instance110101.$procmux$175_Y, Q = \design122_12_5_inst.memory_cntrl_instance110101.wr_en).
Adding SRST signal on $flatten\design122_12_5_inst.\memory_cntrl_instance110101.$procdff$264 ($dff) from module design122_12_5_top (D = $flatten\design122_12_5_inst.\memory_cntrl_instance110101.$procmux$183_Y, Q = \design122_12_5_inst.memory_cntrl_instance110101.rd_en, rval = 1'0).
Adding EN signal on design122_12_5_top:design122_12_5_inst.memory_cntrl_instance110101.rd_en_826 ($sdff) from module design122_12_5_top (D = 1'1, Q = \design122_12_5_inst.memory_cntrl_instance110101.rd_en).
Adding EN signal on $flatten\design122_12_5_inst.\memory_cntrl_instance110101.$procdff$263 ($dff) from module design122_12_5_top (D = $flatten\design122_12_5_inst.\memory_cntrl_instance110101.$procmux$191_Y, Q = \design122_12_5_inst.memory_cntrl_instance110101.wr_data_mem).
Adding SRST signal on $auto$ff.cc:298:slice$828 ($dffe) from module design122_12_5_top (D = \design122_12_5_inst.encoder_instance110100.data_out, Q = \design122_12_5_inst.memory_cntrl_instance110101.wr_data_mem, rval = 0).
Adding SRST signal on $flatten\design122_12_5_inst.\memory_cntrl_instance110101.$procdff$262 ($dff) from module design122_12_5_top (D = $flatten\design122_12_5_inst.\memory_cntrl_instance110101.$procmux$199_Y, Q = \design122_12_5_inst.memory_cntrl_instance110101.rd_addr, rval = 10'0000000000).
Adding EN signal on $auto$ff.cc:298:slice$834 ($sdff) from module design122_12_5_top (D = $auto$wreduce.cc:461:run$601 [9:0], Q = \design122_12_5_inst.memory_cntrl_instance110101.rd_addr).
Adding SRST signal on $flatten\design122_12_5_inst.\memory_cntrl_instance110101.$procdff$261 ($dff) from module design122_12_5_top (D = $flatten\design122_12_5_inst.\memory_cntrl_instance110101.$procmux$209_Y, Q = \design122_12_5_inst.memory_cntrl_instance110101.wr_addr, rval = 10'0000000000).
Adding EN signal on $auto$ff.cc:298:slice$836 ($sdff) from module design122_12_5_top (D = $flatten\design122_12_5_inst.\memory_cntrl_instance110101.$procmux$207_Y, Q = \design122_12_5_inst.memory_cntrl_instance110101.wr_addr).
Adding SRST signal on $flatten\design122_12_5_inst.\memory_cntrl_instance110101.$procdff$260 ($dff) from module design122_12_5_top (D = $flatten\design122_12_5_inst.\memory_cntrl_instance110101.$procmux$219_Y, Q = \design122_12_5_inst.memory_cntrl_instance110101.reset_mem, rval = 1'1).
Adding EN signal on design122_12_5_top:design122_12_5_inst.memory_cntrl_instance110101.reset_mem_838 ($sdff) from module design122_12_5_top (D = 1'0, Q = \design122_12_5_inst.memory_cntrl_instance110101.reset_mem).
Adding SRST signal on $flatten\design122_12_5_inst.\memory_cntrl_instance102.\mem.$procdff$253 ($dff) from module design122_12_5_top (D = $flatten\design122_12_5_inst.\memory_cntrl_instance102.\mem.$procmux$94_Y, Q = \design122_12_5_inst.memory_cntrl_instance102.mem.rd_data_out, rval = 0).
Adding EN signal on $auto$ff.cc:298:slice$842 ($sdff) from module design122_12_5_top (D = $flatten\design122_12_5_inst.\memory_cntrl_instance102.\mem.$memrd$\mem$../../../../.././rtl/memory_cntrl.v:107$26_DATA, Q = \design122_12_5_inst.memory_cntrl_instance102.mem.rd_data_out).
Adding SRST signal on $flatten\design122_12_5_inst.\memory_cntrl_instance102.$procdff$265 ($dff) from module design122_12_5_top (D = $flatten\design122_12_5_inst.\memory_cntrl_instance102.$procmux$177_Y, Q = \design122_12_5_inst.memory_cntrl_instance102.wr_en, rval = 1'0).
Adding EN signal on design122_12_5_top:design122_12_5_inst.memory_cntrl_instance102.wr_en_844 ($sdff) from module design122_12_5_top (D = $flatten\design122_12_5_inst.\memory_cntrl_instance102.$procmux$175_Y, Q = \design122_12_5_inst.memory_cntrl_instance102.wr_en).
Adding SRST signal on $flatten\design122_12_5_inst.\memory_cntrl_instance102.$procdff$264 ($dff) from module design122_12_5_top (D = $flatten\design122_12_5_inst.\memory_cntrl_instance102.$procmux$183_Y, Q = \design122_12_5_inst.memory_cntrl_instance102.rd_en, rval = 1'0).
Adding EN signal on design122_12_5_top:design122_12_5_inst.memory_cntrl_instance102.rd_en_846 ($sdff) from module design122_12_5_top (D = 1'1, Q = \design122_12_5_inst.memory_cntrl_instance102.rd_en).
Adding EN signal on $flatten\design122_12_5_inst.\memory_cntrl_instance102.$procdff$263 ($dff) from module design122_12_5_top (D = $flatten\design122_12_5_inst.\memory_cntrl_instance102.$procmux$191_Y, Q = \design122_12_5_inst.memory_cntrl_instance102.wr_data_mem).
Adding SRST signal on $auto$ff.cc:298:slice$848 ($dffe) from module design122_12_5_top (D = \design122_12_5_inst.register_instance101.data_out, Q = \design122_12_5_inst.memory_cntrl_instance102.wr_data_mem, rval = 0).
Adding SRST signal on $flatten\design122_12_5_inst.\memory_cntrl_instance102.$procdff$262 ($dff) from module design122_12_5_top (D = $flatten\design122_12_5_inst.\memory_cntrl_instance102.$procmux$199_Y, Q = \design122_12_5_inst.memory_cntrl_instance102.rd_addr, rval = 10'0000000000).
Adding EN signal on $auto$ff.cc:298:slice$854 ($sdff) from module design122_12_5_top (D = $auto$wreduce.cc:461:run$599 [9:0], Q = \design122_12_5_inst.memory_cntrl_instance102.rd_addr).
Adding SRST signal on $flatten\design122_12_5_inst.\memory_cntrl_instance102.$procdff$261 ($dff) from module design122_12_5_top (D = $flatten\design122_12_5_inst.\memory_cntrl_instance102.$procmux$209_Y, Q = \design122_12_5_inst.memory_cntrl_instance102.wr_addr, rval = 10'0000000000).
Adding EN signal on $auto$ff.cc:298:slice$856 ($sdff) from module design122_12_5_top (D = $flatten\design122_12_5_inst.\memory_cntrl_instance102.$procmux$207_Y, Q = \design122_12_5_inst.memory_cntrl_instance102.wr_addr).
Adding SRST signal on $flatten\design122_12_5_inst.\memory_cntrl_instance102.$procdff$260 ($dff) from module design122_12_5_top (D = $flatten\design122_12_5_inst.\memory_cntrl_instance102.$procmux$219_Y, Q = \design122_12_5_inst.memory_cntrl_instance102.reset_mem, rval = 1'1).
Adding EN signal on design122_12_5_top:design122_12_5_inst.memory_cntrl_instance102.reset_mem_858 ($sdff) from module design122_12_5_top (D = 1'0, Q = \design122_12_5_inst.memory_cntrl_instance102.reset_mem).
Adding SRST signal on $flatten\design122_12_5_inst.\memory_cntrl_instance10092.\mem.$procdff$253 ($dff) from module design122_12_5_top (D = $flatten\design122_12_5_inst.\memory_cntrl_instance10092.\mem.$procmux$94_Y, Q = \design122_12_5_inst.memory_cntrl_instance10092.mem.rd_data_out, rval = 0).
Adding EN signal on $auto$ff.cc:298:slice$862 ($sdff) from module design122_12_5_top (D = $flatten\design122_12_5_inst.\memory_cntrl_instance10092.\mem.$memrd$\mem$../../../../.././rtl/memory_cntrl.v:107$26_DATA, Q = \design122_12_5_inst.memory_cntrl_instance10092.mem.rd_data_out).
Adding SRST signal on $flatten\design122_12_5_inst.\memory_cntrl_instance10092.$procdff$265 ($dff) from module design122_12_5_top (D = $flatten\design122_12_5_inst.\memory_cntrl_instance10092.$procmux$177_Y, Q = \design122_12_5_inst.memory_cntrl_instance10092.wr_en, rval = 1'0).
Adding EN signal on design122_12_5_top:design122_12_5_inst.memory_cntrl_instance10092.wr_en_864 ($sdff) from module design122_12_5_top (D = $flatten\design122_12_5_inst.\memory_cntrl_instance10092.$procmux$175_Y, Q = \design122_12_5_inst.memory_cntrl_instance10092.wr_en).
Adding SRST signal on $flatten\design122_12_5_inst.\memory_cntrl_instance10092.$procdff$264 ($dff) from module design122_12_5_top (D = $flatten\design122_12_5_inst.\memory_cntrl_instance10092.$procmux$183_Y, Q = \design122_12_5_inst.memory_cntrl_instance10092.rd_en, rval = 1'0).
Adding EN signal on design122_12_5_top:design122_12_5_inst.memory_cntrl_instance10092.rd_en_866 ($sdff) from module design122_12_5_top (D = 1'1, Q = \design122_12_5_inst.memory_cntrl_instance10092.rd_en).
Adding EN signal on $flatten\design122_12_5_inst.\memory_cntrl_instance10092.$procdff$263 ($dff) from module design122_12_5_top (D = $flatten\design122_12_5_inst.\memory_cntrl_instance10092.$procmux$191_Y, Q = \design122_12_5_inst.memory_cntrl_instance10092.wr_data_mem).
Adding SRST signal on $auto$ff.cc:298:slice$868 ($dffe) from module design122_12_5_top (D = \design122_12_5_inst.memory_cntrl_instance10092.data_in, Q = \design122_12_5_inst.memory_cntrl_instance10092.wr_data_mem, rval = 0).
Adding SRST signal on $flatten\design122_12_5_inst.\memory_cntrl_instance10092.$procdff$262 ($dff) from module design122_12_5_top (D = $flatten\design122_12_5_inst.\memory_cntrl_instance10092.$procmux$199_Y, Q = \design122_12_5_inst.memory_cntrl_instance10092.rd_addr, rval = 10'0000000000).
Adding EN signal on $auto$ff.cc:298:slice$874 ($sdff) from module design122_12_5_top (D = $auto$wreduce.cc:461:run$597 [9:0], Q = \design122_12_5_inst.memory_cntrl_instance10092.rd_addr).
Adding SRST signal on $flatten\design122_12_5_inst.\memory_cntrl_instance10092.$procdff$261 ($dff) from module design122_12_5_top (D = $flatten\design122_12_5_inst.\memory_cntrl_instance10092.$procmux$209_Y, Q = \design122_12_5_inst.memory_cntrl_instance10092.wr_addr, rval = 10'0000000000).
Adding EN signal on $auto$ff.cc:298:slice$876 ($sdff) from module design122_12_5_top (D = $flatten\design122_12_5_inst.\memory_cntrl_instance10092.$procmux$207_Y, Q = \design122_12_5_inst.memory_cntrl_instance10092.wr_addr).
Adding SRST signal on $flatten\design122_12_5_inst.\memory_cntrl_instance10092.$procdff$260 ($dff) from module design122_12_5_top (D = $flatten\design122_12_5_inst.\memory_cntrl_instance10092.$procmux$219_Y, Q = \design122_12_5_inst.memory_cntrl_instance10092.reset_mem, rval = 1'1).
Adding EN signal on design122_12_5_top:design122_12_5_inst.memory_cntrl_instance10092.reset_mem_878 ($sdff) from module design122_12_5_top (D = 1'0, Q = \design122_12_5_inst.memory_cntrl_instance10092.reset_mem).
Adding SRST signal on $flatten\design122_12_5_inst.\full_adder_instance983.\full_adder_inst.$procdff$269 ($dff) from module design122_12_5_top (D = \design122_12_5_inst.register_instance982.data_out [31:16], Q = \design122_12_5_inst.full_adder_instance983.full_adder_inst.b, rval = 16'0000000000000000).
Adding SRST signal on $flatten\design122_12_5_inst.\full_adder_instance983.\full_adder_inst.$procdff$268 ($dff) from module design122_12_5_top (D = \design122_12_5_inst.register_instance982.data_out [15:0], Q = \design122_12_5_inst.full_adder_instance983.full_adder_inst.a, rval = 16'0000000000000000).
Adding SRST signal on $flatten\design122_12_5_inst.\full_adder_instance983.\full_adder_inst.$procdff$266 ($dff) from module design122_12_5_top (D = $auto$wreduce.cc:461:run$586 [15:0], Q = \design122_12_5_inst.full_adder_instance983.full_adder_inst.data_out [15:0], rval = 16'0000000000000000).
Adding SRST signal on $flatten\design122_12_5_inst.\full_adder_instance872.\full_adder_inst.$procdff$269 ($dff) from module design122_12_5_top (D = \design122_12_5_inst.full_adder_instance872.full_adder_inst.data_in [31:16], Q = \design122_12_5_inst.full_adder_instance872.full_adder_inst.b, rval = 16'0000000000000000).
Adding SRST signal on $flatten\design122_12_5_inst.\full_adder_instance872.\full_adder_inst.$procdff$268 ($dff) from module design122_12_5_top (D = \design122_12_5_inst.full_adder_instance872.full_adder_inst.data_in [15:0], Q = \design122_12_5_inst.full_adder_instance872.full_adder_inst.a, rval = 16'0000000000000000).
Adding SRST signal on $flatten\design122_12_5_inst.\full_adder_instance872.\full_adder_inst.$procdff$266 ($dff) from module design122_12_5_top (D = $auto$wreduce.cc:461:run$584 [15:0], Q = \design122_12_5_inst.full_adder_instance872.full_adder_inst.data_out [15:0], rval = 16'0000000000000000).
Adding SRST signal on $flatten\design122_12_5_inst.\full_adder_instance760.\full_adder_inst.$procdff$269 ($dff) from module design122_12_5_top (D = \d_in6 [31:16], Q = \design122_12_5_inst.full_adder_instance760.full_adder_inst.b, rval = 16'0000000000000000).
Adding SRST signal on $flatten\design122_12_5_inst.\full_adder_instance760.\full_adder_inst.$procdff$268 ($dff) from module design122_12_5_top (D = \d_in6 [15:0], Q = \design122_12_5_inst.full_adder_instance760.full_adder_inst.a, rval = 16'0000000000000000).
Adding SRST signal on $flatten\design122_12_5_inst.\full_adder_instance760.\full_adder_inst.$procdff$266 ($dff) from module design122_12_5_top (D = $auto$wreduce.cc:461:run$582 [15:0], Q = \design122_12_5_inst.full_adder_instance760.full_adder_inst.data_out [15:0], rval = 16'0000000000000000).
Adding SRST signal on $flatten\design122_12_5_inst.\full_adder_instance654.\full_adder_inst.$procdff$269 ($dff) from module design122_12_5_top (D = \design122_12_5_inst.memory_cntrl_instance653.mem.rd_data_out [31:16], Q = \design122_12_5_inst.full_adder_instance654.full_adder_inst.b, rval = 16'0000000000000000).
Adding SRST signal on $flatten\design122_12_5_inst.\full_adder_instance654.\full_adder_inst.$procdff$268 ($dff) from module design122_12_5_top (D = \design122_12_5_inst.memory_cntrl_instance653.mem.rd_data_out [15:0], Q = \design122_12_5_inst.full_adder_instance654.full_adder_inst.a, rval = 16'0000000000000000).
Adding SRST signal on $flatten\design122_12_5_inst.\full_adder_instance654.\full_adder_inst.$procdff$266 ($dff) from module design122_12_5_top (D = $auto$wreduce.cc:461:run$580 [15:0], Q = \design122_12_5_inst.full_adder_instance654.full_adder_inst.data_out [15:0], rval = 16'0000000000000000).
Adding SRST signal on $flatten\design122_12_5_inst.\full_adder_instance540.\full_adder_inst.$procdff$269 ($dff) from module design122_12_5_top (D = \d_in4 [31:16], Q = \design122_12_5_inst.full_adder_instance540.full_adder_inst.b, rval = 16'0000000000000000).
Adding SRST signal on $flatten\design122_12_5_inst.\full_adder_instance540.\full_adder_inst.$procdff$268 ($dff) from module design122_12_5_top (D = \d_in4 [15:0], Q = \design122_12_5_inst.full_adder_instance540.full_adder_inst.a, rval = 16'0000000000000000).
Adding SRST signal on $flatten\design122_12_5_inst.\full_adder_instance540.\full_adder_inst.$procdff$266 ($dff) from module design122_12_5_top (D = $auto$wreduce.cc:461:run$578 [15:0], Q = \design122_12_5_inst.full_adder_instance540.full_adder_inst.data_out [15:0], rval = 16'0000000000000000).
Adding SRST signal on $flatten\design122_12_5_inst.\full_adder_instance432.\full_adder_inst.$procdff$269 ($dff) from module design122_12_5_top (D = \design122_12_5_inst.register_instance431.data_out [31:16], Q = \design122_12_5_inst.full_adder_instance432.full_adder_inst.b, rval = 16'0000000000000000).
Adding SRST signal on $flatten\design122_12_5_inst.\full_adder_instance432.\full_adder_inst.$procdff$268 ($dff) from module design122_12_5_top (D = \design122_12_5_inst.register_instance431.data_out [15:0], Q = \design122_12_5_inst.full_adder_instance432.full_adder_inst.a, rval = 16'0000000000000000).
Adding SRST signal on $flatten\design122_12_5_inst.\full_adder_instance432.\full_adder_inst.$procdff$266 ($dff) from module design122_12_5_top (D = $auto$wreduce.cc:461:run$576 [15:0], Q = \design122_12_5_inst.full_adder_instance432.full_adder_inst.data_out [15:0], rval = 16'0000000000000000).
Adding SRST signal on $flatten\design122_12_5_inst.\full_adder_instance321.\full_adder_inst.$procdff$269 ($dff) from module design122_12_5_top (D = \design122_12_5_inst.full_adder_instance321.full_adder_inst.data_in [31:16], Q = \design122_12_5_inst.full_adder_instance321.full_adder_inst.b, rval = 16'0000000000000000).
Adding SRST signal on $flatten\design122_12_5_inst.\full_adder_instance321.\full_adder_inst.$procdff$268 ($dff) from module design122_12_5_top (D = \design122_12_5_inst.full_adder_instance321.full_adder_inst.data_in [15:0], Q = \design122_12_5_inst.full_adder_instance321.full_adder_inst.a, rval = 16'0000000000000000).
Adding SRST signal on $flatten\design122_12_5_inst.\full_adder_instance321.\full_adder_inst.$procdff$266 ($dff) from module design122_12_5_top (D = $auto$wreduce.cc:461:run$574 [15:0], Q = \design122_12_5_inst.full_adder_instance321.full_adder_inst.data_out [15:0], rval = 16'0000000000000000).
Adding SRST signal on $flatten\design122_12_5_inst.\full_adder_instance214.\full_adder_inst.$procdff$269 ($dff) from module design122_12_5_top (D = \design122_12_5_inst.full_adder_instance214.full_adder_inst.data_in [31:16], Q = \design122_12_5_inst.full_adder_instance214.full_adder_inst.b, rval = 16'0000000000000000).
Adding SRST signal on $flatten\design122_12_5_inst.\full_adder_instance214.\full_adder_inst.$procdff$268 ($dff) from module design122_12_5_top (D = \design122_12_5_inst.full_adder_instance214.full_adder_inst.data_in [15:0], Q = \design122_12_5_inst.full_adder_instance214.full_adder_inst.a, rval = 16'0000000000000000).
Adding SRST signal on $flatten\design122_12_5_inst.\full_adder_instance214.\full_adder_inst.$procdff$266 ($dff) from module design122_12_5_top (D = $auto$wreduce.cc:461:run$572 [15:0], Q = \design122_12_5_inst.full_adder_instance214.full_adder_inst.data_out [15:0], rval = 16'0000000000000000).
Adding SRST signal on $flatten\design122_12_5_inst.\full_adder_instance120111.\full_adder_inst.$procdff$269 ($dff) from module design122_12_5_top (D = \design122_12_5_inst.full_adder_instance120111.full_adder_inst.data_in [31:16], Q = \design122_12_5_inst.full_adder_instance120111.full_adder_inst.b, rval = 16'0000000000000000).
Adding SRST signal on $flatten\design122_12_5_inst.\full_adder_instance120111.\full_adder_inst.$procdff$268 ($dff) from module design122_12_5_top (D = \design122_12_5_inst.full_adder_instance120111.full_adder_inst.data_in [15:0], Q = \design122_12_5_inst.full_adder_instance120111.full_adder_inst.a, rval = 16'0000000000000000).
Adding SRST signal on $flatten\design122_12_5_inst.\full_adder_instance120111.\full_adder_inst.$procdff$266 ($dff) from module design122_12_5_top (D = $auto$wreduce.cc:461:run$570 [15:0], Q = \design122_12_5_inst.full_adder_instance120111.full_adder_inst.data_out [15:0], rval = 16'0000000000000000).
Adding SRST signal on $flatten\design122_12_5_inst.\full_adder_instance110102.\full_adder_inst.$procdff$269 ($dff) from module design122_12_5_top (D = \design122_12_5_inst.memory_cntrl_instance110101.mem.rd_data_out [31:16], Q = \design122_12_5_inst.full_adder_instance110102.full_adder_inst.b, rval = 16'0000000000000000).
Adding SRST signal on $flatten\design122_12_5_inst.\full_adder_instance110102.\full_adder_inst.$procdff$268 ($dff) from module design122_12_5_top (D = \design122_12_5_inst.memory_cntrl_instance110101.mem.rd_data_out [15:0], Q = \design122_12_5_inst.full_adder_instance110102.full_adder_inst.a, rval = 16'0000000000000000).
Adding SRST signal on $flatten\design122_12_5_inst.\full_adder_instance110102.\full_adder_inst.$procdff$266 ($dff) from module design122_12_5_top (D = $auto$wreduce.cc:461:run$568 [15:0], Q = \design122_12_5_inst.full_adder_instance110102.full_adder_inst.data_out [15:0], rval = 16'0000000000000000).
Adding SRST signal on $flatten\design122_12_5_inst.\full_adder_instance104.\full_adder_inst.$procdff$269 ($dff) from module design122_12_5_top (D = \design122_12_5_inst.full_adder_instance104.full_adder_inst.data_in [31:16], Q = \design122_12_5_inst.full_adder_instance104.full_adder_inst.b, rval = 16'0000000000000000).
Adding SRST signal on $flatten\design122_12_5_inst.\full_adder_instance104.\full_adder_inst.$procdff$268 ($dff) from module design122_12_5_top (D = \design122_12_5_inst.full_adder_instance104.full_adder_inst.data_in [15:0], Q = \design122_12_5_inst.full_adder_instance104.full_adder_inst.a, rval = 16'0000000000000000).
Adding SRST signal on $flatten\design122_12_5_inst.\full_adder_instance104.\full_adder_inst.$procdff$266 ($dff) from module design122_12_5_top (D = $auto$wreduce.cc:461:run$565 [15:0], Q = \design122_12_5_inst.full_adder_instance104.full_adder_inst.data_out [15:0], rval = 16'0000000000000000).
Adding SRST signal on $flatten\design122_12_5_inst.\full_adder_instance10093.\full_adder_inst.$procdff$270 ($dff) from module design122_12_5_top (D = \design122_12_5_inst.full_adder_instance10093.cin, Q = \design122_12_5_inst.full_adder_instance10093.full_adder_inst.c, rval = 1'0).
Adding SRST signal on $flatten\design122_12_5_inst.\full_adder_instance10093.\full_adder_inst.$procdff$269 ($dff) from module design122_12_5_top (D = \design122_12_5_inst.memory_cntrl_instance10092.mem.rd_data_out [31:16], Q = \design122_12_5_inst.full_adder_instance10093.full_adder_inst.b, rval = 16'0000000000000000).
Adding SRST signal on $flatten\design122_12_5_inst.\full_adder_instance10093.\full_adder_inst.$procdff$268 ($dff) from module design122_12_5_top (D = \design122_12_5_inst.memory_cntrl_instance10092.mem.rd_data_out [15:0], Q = \design122_12_5_inst.full_adder_instance10093.full_adder_inst.a, rval = 16'0000000000000000).
Adding SRST signal on $flatten\design122_12_5_inst.\full_adder_instance10093.\full_adder_inst.$procdff$266 ($dff) from module design122_12_5_top (D = $auto$wreduce.cc:461:run$563 [15:0], Q = \design122_12_5_inst.full_adder_instance10093.full_adder_inst.data_out [15:0], rval = 16'0000000000000000).
Adding SRST signal on $flatten\design122_12_5_inst.\encoder_instance981.$procdff$257 ($dff) from module design122_12_5_top (D = { \design122_12_5_inst.encoder_instance981.data_out_wire [10] \design122_12_5_inst.encoder_instance981.data_out_wire [8:7] \design122_12_5_inst.encoder_instance981.data_out_wire [3:0] }, Q = { \design122_12_5_inst.encoder_instance981.data_out [10] \design122_12_5_inst.encoder_instance981.data_out [8:7] \design122_12_5_inst.encoder_instance981.data_out [3:0] }, rval = 7'0000000).
Adding SRST signal on $flatten\design122_12_5_inst.\encoder_instance981.$procdff$257 ($dff) from module design122_12_5_top (D = { $auto$wreduce.cc:461:run$557 [23:11] $auto$wreduce.cc:461:run$557 [9] $auto$wreduce.cc:461:run$557 [6:4] }, Q = { \design122_12_5_inst.encoder_instance981.data_out [23:11] \design122_12_5_inst.encoder_instance981.data_out [9] \design122_12_5_inst.encoder_instance981.data_out [6:4] }, rval = 17'00000000000000000).
Adding SRST signal on $flatten\design122_12_5_inst.\encoder_instance874.$procdff$257 ($dff) from module design122_12_5_top (D = { \design122_12_5_inst.encoder_instance874.data_out_wire [10] \design122_12_5_inst.encoder_instance874.data_out_wire [8:7] \design122_12_5_inst.encoder_instance874.data_out_wire [3:0] }, Q = { \design122_12_5_inst.encoder_instance874.data_out [10] \design122_12_5_inst.encoder_instance874.data_out [8:7] \design122_12_5_inst.encoder_instance874.data_out [3:0] }, rval = 7'0000000).
Adding SRST signal on $flatten\design122_12_5_inst.\encoder_instance874.$procdff$257 ($dff) from module design122_12_5_top (D = { $flatten\design122_12_5_inst.\encoder_instance874.$2\data_out_wire[31:0] [31:11] $flatten\design122_12_5_inst.\encoder_instance874.$2\data_out_wire[31:0] [9] $flatten\design122_12_5_inst.\encoder_instance874.$2\data_out_wire[31:0] [6:4] }, Q = { \design122_12_5_inst.encoder_instance874.data_out [31:11] \design122_12_5_inst.encoder_instance874.data_out [9] \design122_12_5_inst.encoder_instance874.data_out [6:4] }, rval = 25'0000000000000000000000000).
Adding SRST signal on $flatten\design122_12_5_inst.\encoder_instance763.$procdff$257 ($dff) from module design122_12_5_top (D = { \design122_12_5_inst.encoder_instance763.data_out_wire [10] \design122_12_5_inst.encoder_instance763.data_out_wire [8:7] \design122_12_5_inst.encoder_instance763.data_out_wire [3:0] }, Q = { \design122_12_5_inst.encoder_instance763.data_out [10] \design122_12_5_inst.encoder_instance763.data_out [8:7] \design122_12_5_inst.encoder_instance763.data_out [3:0] }, rval = 7'0000000).
Adding SRST signal on $flatten\design122_12_5_inst.\encoder_instance763.$procdff$257 ($dff) from module design122_12_5_top (D = { $flatten\design122_12_5_inst.\encoder_instance763.$2\data_out_wire[31:0] [31:11] $flatten\design122_12_5_inst.\encoder_instance763.$2\data_out_wire[31:0] [9] $flatten\design122_12_5_inst.\encoder_instance763.$2\data_out_wire[31:0] [6:4] }, Q = { \design122_12_5_inst.encoder_instance763.data_out [31:11] \design122_12_5_inst.encoder_instance763.data_out [9] \design122_12_5_inst.encoder_instance763.data_out [6:4] }, rval = 25'0000000000000000000000000).
Adding SRST signal on $flatten\design122_12_5_inst.\encoder_instance652.$procdff$257 ($dff) from module design122_12_5_top (D = { \design122_12_5_inst.encoder_instance652.data_out_wire [10] \design122_12_5_inst.encoder_instance652.data_out_wire [8:7] \design122_12_5_inst.encoder_instance652.data_out_wire [3:0] }, Q = { \design122_12_5_inst.encoder_instance652.data_out [10] \design122_12_5_inst.encoder_instance652.data_out [8:7] \design122_12_5_inst.encoder_instance652.data_out [3:0] }, rval = 7'0000000).
Adding SRST signal on $flatten\design122_12_5_inst.\encoder_instance652.$procdff$257 ($dff) from module design122_12_5_top (D = { $flatten\design122_12_5_inst.\encoder_instance652.$2\data_out_wire[31:0] [31:11] $flatten\design122_12_5_inst.\encoder_instance652.$2\data_out_wire[31:0] [9] $flatten\design122_12_5_inst.\encoder_instance652.$2\data_out_wire[31:0] [6:4] }, Q = { \design122_12_5_inst.encoder_instance652.data_out [31:11] \design122_12_5_inst.encoder_instance652.data_out [9] \design122_12_5_inst.encoder_instance652.data_out [6:4] }, rval = 25'0000000000000000000000000).
Adding SRST signal on $flatten\design122_12_5_inst.\encoder_instance541.$procdff$257 ($dff) from module design122_12_5_top (D = { \design122_12_5_inst.encoder_instance541.data_out_wire [10] \design122_12_5_inst.encoder_instance541.data_out_wire [8:7] \design122_12_5_inst.encoder_instance541.data_out_wire [3:0] }, Q = { \design122_12_5_inst.encoder_instance541.data_out [10] \design122_12_5_inst.encoder_instance541.data_out [8:7] \design122_12_5_inst.encoder_instance541.data_out [3:0] }, rval = 7'0000000).
Adding SRST signal on $flatten\design122_12_5_inst.\encoder_instance541.$procdff$257 ($dff) from module design122_12_5_top (D = { $flatten\design122_12_5_inst.\encoder_instance541.$2\data_out_wire[31:0] [31:11] $flatten\design122_12_5_inst.\encoder_instance541.$2\data_out_wire[31:0] [9] $flatten\design122_12_5_inst.\encoder_instance541.$2\data_out_wire[31:0] [6:4] }, Q = { \design122_12_5_inst.encoder_instance541.data_out [31:11] \design122_12_5_inst.encoder_instance541.data_out [9] \design122_12_5_inst.encoder_instance541.data_out [6:4] }, rval = 25'0000000000000000000000000).
Adding SRST signal on $flatten\design122_12_5_inst.\encoder_instance434.$procdff$257 ($dff) from module design122_12_5_top (D = { \design122_12_5_inst.encoder_instance434.data_out_wire [10] \design122_12_5_inst.encoder_instance434.data_out_wire [8:7] \design122_12_5_inst.encoder_instance434.data_out_wire [3:0] }, Q = { \design122_12_5_inst.encoder_instance434.data_out [10] \design122_12_5_inst.encoder_instance434.data_out [8:7] \design122_12_5_inst.encoder_instance434.data_out [3:0] }, rval = 7'0000000).
Adding SRST signal on $flatten\design122_12_5_inst.\encoder_instance434.$procdff$257 ($dff) from module design122_12_5_top (D = { $flatten\design122_12_5_inst.\encoder_instance434.$2\data_out_wire[31:0] [31:11] $flatten\design122_12_5_inst.\encoder_instance434.$2\data_out_wire[31:0] [9] $flatten\design122_12_5_inst.\encoder_instance434.$2\data_out_wire[31:0] [6:4] }, Q = { \design122_12_5_inst.encoder_instance434.data_out [31:11] \design122_12_5_inst.encoder_instance434.data_out [9] \design122_12_5_inst.encoder_instance434.data_out [6:4] }, rval = 25'0000000000000000000000000).
Adding SRST signal on $flatten\design122_12_5_inst.\encoder_instance322.$procdff$257 ($dff) from module design122_12_5_top (D = { \design122_12_5_inst.encoder_instance322.data_out_wire [10] \design122_12_5_inst.encoder_instance322.data_out_wire [8:7] \design122_12_5_inst.encoder_instance322.data_out_wire [3:0] }, Q = { \design122_12_5_inst.encoder_instance322.data_out [10] \design122_12_5_inst.encoder_instance322.data_out [8:7] \design122_12_5_inst.encoder_instance322.data_out [3:0] }, rval = 7'0000000).
Adding SRST signal on $flatten\design122_12_5_inst.\encoder_instance322.$procdff$257 ($dff) from module design122_12_5_top (D = { $auto$wreduce.cc:461:run$552 [23:11] $auto$wreduce.cc:461:run$552 [9] $auto$wreduce.cc:461:run$552 [6:4] }, Q = { \design122_12_5_inst.encoder_instance322.data_out [23:11] \design122_12_5_inst.encoder_instance322.data_out [9] \design122_12_5_inst.encoder_instance322.data_out [6:4] }, rval = 17'00000000000000000).
Adding SRST signal on $flatten\design122_12_5_inst.\encoder_instance211.$procdff$257 ($dff) from module design122_12_5_top (D = { \design122_12_5_inst.encoder_instance211.data_out_wire [10] \design122_12_5_inst.encoder_instance211.data_out_wire [8:7] \design122_12_5_inst.encoder_instance211.data_out_wire [3:0] }, Q = { \design122_12_5_inst.encoder_instance211.data_out [10] \design122_12_5_inst.encoder_instance211.data_out [8:7] \design122_12_5_inst.encoder_instance211.data_out [3:0] }, rval = 7'0000000).
Adding SRST signal on $flatten\design122_12_5_inst.\encoder_instance211.$procdff$257 ($dff) from module design122_12_5_top (D = { $auto$wreduce.cc:461:run$547 [23:11] $auto$wreduce.cc:461:run$547 [9] $auto$wreduce.cc:461:run$547 [6:4] }, Q = { \design122_12_5_inst.encoder_instance211.data_out [23:11] \design122_12_5_inst.encoder_instance211.data_out [9] \design122_12_5_inst.encoder_instance211.data_out [6:4] }, rval = 17'00000000000000000).
Adding SRST signal on $flatten\design122_12_5_inst.\encoder_instance120112.$procdff$257 ($dff) from module design122_12_5_top (D = { \design122_12_5_inst.encoder_instance120112.data_out_wire [10] \design122_12_5_inst.encoder_instance120112.data_out_wire [8:7] \design122_12_5_inst.encoder_instance120112.data_out_wire [3:0] }, Q = { \design122_12_5_inst.encoder_instance120112.data_out [10] \design122_12_5_inst.encoder_instance120112.data_out [8:7] \design122_12_5_inst.encoder_instance120112.data_out [3:0] }, rval = 7'0000000).
Adding SRST signal on $flatten\design122_12_5_inst.\encoder_instance120112.$procdff$257 ($dff) from module design122_12_5_top (D = { $auto$wreduce.cc:461:run$542 [23:11] $auto$wreduce.cc:461:run$542 [9] $auto$wreduce.cc:461:run$542 [6:4] }, Q = { \design122_12_5_inst.encoder_instance120112.data_out [23:11] \design122_12_5_inst.encoder_instance120112.data_out [9] \design122_12_5_inst.encoder_instance120112.data_out [6:4] }, rval = 17'00000000000000000).
Adding SRST signal on $flatten\design122_12_5_inst.\encoder_instance110100.$procdff$257 ($dff) from module design122_12_5_top (D = { \design122_12_5_inst.encoder_instance110100.data_out_wire [10] \design122_12_5_inst.encoder_instance110100.data_out_wire [8:7] \design122_12_5_inst.encoder_instance110100.data_out_wire [3:0] }, Q = { \design122_12_5_inst.encoder_instance110100.data_out [10] \design122_12_5_inst.encoder_instance110100.data_out [8:7] \design122_12_5_inst.encoder_instance110100.data_out [3:0] }, rval = 7'0000000).
Adding SRST signal on $flatten\design122_12_5_inst.\encoder_instance110100.$procdff$257 ($dff) from module design122_12_5_top (D = { $flatten\design122_12_5_inst.\encoder_instance110100.$2\data_out_wire[31:0] [31:11] $flatten\design122_12_5_inst.\encoder_instance110100.$2\data_out_wire[31:0] [9] $flatten\design122_12_5_inst.\encoder_instance110100.$2\data_out_wire[31:0] [6:4] }, Q = { \design122_12_5_inst.encoder_instance110100.data_out [31:11] \design122_12_5_inst.encoder_instance110100.data_out [9] \design122_12_5_inst.encoder_instance110100.data_out [6:4] }, rval = 25'0000000000000000000000000).
Adding SRST signal on $flatten\design122_12_5_inst.\encoder_instance10090.$procdff$257 ($dff) from module design122_12_5_top (D = { \design122_12_5_inst.encoder_instance10090.data_out_wire [10] \design122_12_5_inst.encoder_instance10090.data_out_wire [8:7] \design122_12_5_inst.encoder_instance10090.data_out_wire [3:0] }, Q = { \design122_12_5_inst.encoder_instance10090.data_out [10] \design122_12_5_inst.encoder_instance10090.data_out [8:7] \design122_12_5_inst.encoder_instance10090.data_out [3:0] }, rval = 7'0000000).
Adding SRST signal on $flatten\design122_12_5_inst.\encoder_instance10090.$procdff$257 ($dff) from module design122_12_5_top (D = { $flatten\design122_12_5_inst.\encoder_instance10090.$2\data_out_wire[31:0] [31:11] $flatten\design122_12_5_inst.\encoder_instance10090.$2\data_out_wire[31:0] [9] $flatten\design122_12_5_inst.\encoder_instance10090.$2\data_out_wire[31:0] [6:4] }, Q = { \design122_12_5_inst.encoder_instance10090.data_out [31:11] \design122_12_5_inst.encoder_instance10090.data_out [9] \design122_12_5_inst.encoder_instance10090.data_out [6:4] }, rval = 25'0000000000000000000000000).
Adding SRST signal on $flatten\design122_12_5_inst.\encoder_instance100.$procdff$257 ($dff) from module design122_12_5_top (D = { \design122_12_5_inst.encoder_instance100.data_out_wire [10] \design122_12_5_inst.encoder_instance100.data_out_wire [8:7] \design122_12_5_inst.encoder_instance100.data_out_wire [3:0] }, Q = { \design122_12_5_inst.encoder_instance100.data_out [10] \design122_12_5_inst.encoder_instance100.data_out [8:7] \design122_12_5_inst.encoder_instance100.data_out [3:0] }, rval = 7'0000000).
Adding SRST signal on $flatten\design122_12_5_inst.\encoder_instance100.$procdff$257 ($dff) from module design122_12_5_top (D = { $auto$wreduce.cc:461:run$537 [23:11] $auto$wreduce.cc:461:run$537 [9] $auto$wreduce.cc:461:run$537 [6:4] }, Q = { \design122_12_5_inst.encoder_instance100.data_out [23:11] \design122_12_5_inst.encoder_instance100.data_out [9] \design122_12_5_inst.encoder_instance100.data_out [6:4] }, rval = 17'00000000000000000).
Setting constant 0-bit at position 0 on $auto$ff.cc:298:slice$930 ($dff) from module design122_12_5_top.
Setting constant 0-bit at position 1 on $auto$ff.cc:298:slice$930 ($dff) from module design122_12_5_top.
Setting constant 0-bit at position 2 on $auto$ff.cc:298:slice$930 ($dff) from module design122_12_5_top.
Setting constant 0-bit at position 3 on $auto$ff.cc:298:slice$930 ($dff) from module design122_12_5_top.
Setting constant 0-bit at position 4 on $auto$ff.cc:298:slice$930 ($dff) from module design122_12_5_top.
Setting constant 0-bit at position 5 on $auto$ff.cc:298:slice$930 ($dff) from module design122_12_5_top.
Setting constant 0-bit at position 6 on $auto$ff.cc:298:slice$930 ($dff) from module design122_12_5_top.
Setting constant 0-bit at position 7 on $auto$ff.cc:298:slice$930 ($dff) from module design122_12_5_top.
Setting constant 0-bit at position 0 on $auto$ff.cc:298:slice$921 ($dff) from module design122_12_5_top.
Setting constant 0-bit at position 1 on $auto$ff.cc:298:slice$921 ($dff) from module design122_12_5_top.
Setting constant 0-bit at position 2 on $auto$ff.cc:298:slice$921 ($dff) from module design122_12_5_top.
Setting constant 0-bit at position 3 on $auto$ff.cc:298:slice$921 ($dff) from module design122_12_5_top.
Setting constant 0-bit at position 4 on $auto$ff.cc:298:slice$921 ($dff) from module design122_12_5_top.
Setting constant 0-bit at position 5 on $auto$ff.cc:298:slice$921 ($dff) from module design122_12_5_top.
Setting constant 0-bit at position 6 on $auto$ff.cc:298:slice$921 ($dff) from module design122_12_5_top.
Setting constant 0-bit at position 7 on $auto$ff.cc:298:slice$921 ($dff) from module design122_12_5_top.
[#visit=207, #solve=0, #remove=16, time=0.03 sec.]

9.57. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \design122_12_5_top..
Removed 246 unused cells and 268 unused wires.
<suppressed ~247 debug messages>

9.58. Executing OPT_EXPR pass (perform const folding).
Optimizing module design122_12_5_top.

9.59. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \design122_12_5_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~108 debug messages>

9.60. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \design122_12_5_top.
    New ctrl vector for $pmux cell $flatten\design122_12_5_inst.\large_mux_instance110103.$procmux$71: { $flatten\design122_12_5_inst.\large_mux_instance110103.$procmux$74_CMP $flatten\design122_12_5_inst.\large_mux_instance110103.$procmux$73_CMP }
    New ctrl vector for $pmux cell $flatten\design122_12_5_inst.\large_mux_instance110103.$procmux$76: { $auto$opt_reduce.cc:134:opt_pmux$980 $flatten\design122_12_5_inst.\large_mux_instance110103.$procmux$78_CMP $flatten\design122_12_5_inst.\large_mux_instance110103.$procmux$77_CMP }
    New ctrl vector for $pmux cell $flatten\design122_12_5_inst.\large_mux_instance110103.$procmux$81: { $flatten\design122_12_5_inst.\large_mux_instance110103.$procmux$85_CMP $auto$opt_reduce.cc:134:opt_pmux$982 $flatten\design122_12_5_inst.\large_mux_instance110103.$procmux$82_CMP }
    New ctrl vector for $pmux cell $flatten\design122_12_5_inst.\large_mux_instance110103.$procmux$86: { $flatten\design122_12_5_inst.\large_mux_instance110103.$procmux$90_CMP $flatten\design122_12_5_inst.\large_mux_instance110103.$procmux$89_CMP $auto$opt_reduce.cc:134:opt_pmux$984 }
  Optimizing cells in module \design122_12_5_top.
Performed a total of 4 changes.

9.61. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\design122_12_5_top'.
<suppressed ~69 debug messages>
Removed a total of 23 cells.

9.62. Executing OPT_SHARE pass.

9.63. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 16 on $auto$ff.cc:298:slice$640 ($sdff) from module design122_12_5_top.
Setting constant 0-bit at position 17 on $auto$ff.cc:298:slice$640 ($sdff) from module design122_12_5_top.
Setting constant 0-bit at position 18 on $auto$ff.cc:298:slice$640 ($sdff) from module design122_12_5_top.
Setting constant 0-bit at position 19 on $auto$ff.cc:298:slice$640 ($sdff) from module design122_12_5_top.
Setting constant 0-bit at position 20 on $auto$ff.cc:298:slice$640 ($sdff) from module design122_12_5_top.
Setting constant 0-bit at position 21 on $auto$ff.cc:298:slice$640 ($sdff) from module design122_12_5_top.
Setting constant 0-bit at position 22 on $auto$ff.cc:298:slice$640 ($sdff) from module design122_12_5_top.
Setting constant 0-bit at position 23 on $auto$ff.cc:298:slice$640 ($sdff) from module design122_12_5_top.
[#visit=194, #solve=0, #remove=8, time=0.02 sec.]

9.64. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \design122_12_5_top..
Removed 1 unused cells and 13 unused wires.
<suppressed ~2 debug messages>

9.65. Executing OPT_EXPR pass (perform const folding).
Optimizing module design122_12_5_top.

9.66. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \design122_12_5_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~108 debug messages>

9.67. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \design122_12_5_top.
Performed a total of 0 changes.

9.68. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\design122_12_5_top'.
Removed a total of 0 cells.

9.69. Executing OPT_SHARE pass.

9.70. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=194, #solve=0, #remove=0, time=0.02 sec.]

9.71. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \design122_12_5_top..

9.72. Executing OPT_EXPR pass (perform const folding).
Optimizing module design122_12_5_top.

RUN-OPT ITERATIONS DONE : 3

9.73. Executing OPT_EXPR pass (perform const folding).
Optimizing module design122_12_5_top.

9.74. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\design122_12_5_top'.
Removed a total of 0 cells.

9.75. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \design122_12_5_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~108 debug messages>

9.76. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \design122_12_5_top.
Performed a total of 0 changes.

9.77. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\design122_12_5_top'.
Removed a total of 0 cells.

9.78. Executing OPT_SHARE pass.

9.79. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=194, #solve=0, #remove=0, time=0.02 sec.]

9.80. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \design122_12_5_top..

9.81. Executing OPT_EXPR pass (perform const folding).
Optimizing module design122_12_5_top.

RUN-OPT ITERATIONS DONE : 1

9.82. Executing OPT_EXPR pass (perform const folding).
Optimizing module design122_12_5_top.

9.83. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\design122_12_5_top'.
Removed a total of 0 cells.

9.84. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \design122_12_5_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~108 debug messages>

9.85. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \design122_12_5_top.
Performed a total of 0 changes.

9.86. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\design122_12_5_top'.
Removed a total of 0 cells.

9.87. Executing OPT_SHARE pass.

9.88. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=194, #solve=0, #remove=0, time=0.02 sec.]

9.89. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=194, #solve=2573, #remove=0, time=2.52 sec.]

9.90. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \design122_12_5_top..

9.91. Executing OPT_EXPR pass (perform const folding).
Optimizing module design122_12_5_top.

RUN-OPT ITERATIONS DONE : 1

9.92. Executing WREDUCE pass (reducing word size of cells).
Removed top 13 bits (of 24) from mux cell design122_12_5_top.$flatten\design122_12_5_inst.\encoder_instance100.$procmux$151 ($mux).
Removed top 21 bits (of 32) from mux cell design122_12_5_top.$flatten\design122_12_5_inst.\encoder_instance10090.$procmux$151 ($mux).
Removed top 21 bits (of 32) from mux cell design122_12_5_top.$flatten\design122_12_5_inst.\encoder_instance110100.$procmux$151 ($mux).
Removed top 13 bits (of 24) from mux cell design122_12_5_top.$flatten\design122_12_5_inst.\encoder_instance120112.$procmux$151 ($mux).
Removed top 13 bits (of 24) from mux cell design122_12_5_top.$flatten\design122_12_5_inst.\encoder_instance211.$procmux$151 ($mux).
Removed top 13 bits (of 24) from mux cell design122_12_5_top.$flatten\design122_12_5_inst.\encoder_instance322.$procmux$151 ($mux).
Removed top 21 bits (of 32) from mux cell design122_12_5_top.$flatten\design122_12_5_inst.\encoder_instance434.$procmux$151 ($mux).
Removed top 21 bits (of 32) from mux cell design122_12_5_top.$flatten\design122_12_5_inst.\encoder_instance541.$procmux$151 ($mux).
Removed top 21 bits (of 32) from mux cell design122_12_5_top.$flatten\design122_12_5_inst.\encoder_instance652.$procmux$151 ($mux).
Removed top 21 bits (of 32) from mux cell design122_12_5_top.$flatten\design122_12_5_inst.\encoder_instance763.$procmux$151 ($mux).
Removed top 21 bits (of 32) from mux cell design122_12_5_top.$flatten\design122_12_5_inst.\encoder_instance874.$procmux$151 ($mux).
Removed top 13 bits (of 24) from mux cell design122_12_5_top.$flatten\design122_12_5_inst.\encoder_instance981.$procmux$151 ($mux).
Removed cell design122_12_5_top.$flatten\design122_12_5_inst.\full_adder_instance104.\full_adder_inst.$procmux$225 ($mux).
Removed cell design122_12_5_top.$flatten\design122_12_5_inst.\full_adder_instance120111.\full_adder_inst.$procmux$225 ($mux).
Removed cell design122_12_5_top.$flatten\design122_12_5_inst.\full_adder_instance214.\full_adder_inst.$procmux$225 ($mux).
Removed cell design122_12_5_top.$flatten\design122_12_5_inst.\full_adder_instance321.\full_adder_inst.$procmux$225 ($mux).
Removed cell design122_12_5_top.$flatten\design122_12_5_inst.\full_adder_instance432.\full_adder_inst.$procmux$225 ($mux).
Removed cell design122_12_5_top.$flatten\design122_12_5_inst.\full_adder_instance540.\full_adder_inst.$procmux$225 ($mux).
Removed cell design122_12_5_top.$flatten\design122_12_5_inst.\full_adder_instance654.\full_adder_inst.$procmux$225 ($mux).
Removed cell design122_12_5_top.$flatten\design122_12_5_inst.\full_adder_instance760.\full_adder_inst.$procmux$225 ($mux).
Removed cell design122_12_5_top.$flatten\design122_12_5_inst.\full_adder_instance872.\full_adder_inst.$procmux$225 ($mux).
Removed cell design122_12_5_top.$flatten\design122_12_5_inst.\full_adder_instance983.\full_adder_inst.$procmux$225 ($mux).
Removed top 8 bits (of 24) from mux cell design122_12_5_top.$flatten\design122_12_5_inst.\large_mux_instance110103.$procmux$71 ($pmux).
Removed top 8 bits (of 32) from FF cell design122_12_5_top.$auto$ff.cc:298:slice$723 ($sdffe).
Removed top 8 bits (of 32) from FF cell design122_12_5_top.$auto$ff.cc:298:slice$683 ($sdffe).
Removed top 8 bits (of 32) from wire design122_12_5_top.$auto$wreduce.cc:461:run$537.
Removed top 8 bits (of 32) from wire design122_12_5_top.$auto$wreduce.cc:461:run$538.
Removed top 8 bits (of 32) from wire design122_12_5_top.$auto$wreduce.cc:461:run$539.
Removed top 8 bits (of 32) from wire design122_12_5_top.$auto$wreduce.cc:461:run$540.
Removed top 8 bits (of 32) from wire design122_12_5_top.$auto$wreduce.cc:461:run$542.
Removed top 8 bits (of 32) from wire design122_12_5_top.$auto$wreduce.cc:461:run$543.
Removed top 8 bits (of 32) from wire design122_12_5_top.$auto$wreduce.cc:461:run$544.
Removed top 8 bits (of 32) from wire design122_12_5_top.$auto$wreduce.cc:461:run$545.
Removed top 8 bits (of 32) from wire design122_12_5_top.$auto$wreduce.cc:461:run$547.
Removed top 8 bits (of 32) from wire design122_12_5_top.$auto$wreduce.cc:461:run$548.
Removed top 8 bits (of 32) from wire design122_12_5_top.$auto$wreduce.cc:461:run$549.
Removed top 8 bits (of 32) from wire design122_12_5_top.$auto$wreduce.cc:461:run$550.
Removed top 8 bits (of 32) from wire design122_12_5_top.$auto$wreduce.cc:461:run$552.
Removed top 8 bits (of 32) from wire design122_12_5_top.$auto$wreduce.cc:461:run$553.
Removed top 8 bits (of 32) from wire design122_12_5_top.$auto$wreduce.cc:461:run$554.
Removed top 8 bits (of 32) from wire design122_12_5_top.$auto$wreduce.cc:461:run$555.
Removed top 8 bits (of 32) from wire design122_12_5_top.$auto$wreduce.cc:461:run$557.
Removed top 8 bits (of 32) from wire design122_12_5_top.$auto$wreduce.cc:461:run$558.
Removed top 8 bits (of 32) from wire design122_12_5_top.$auto$wreduce.cc:461:run$559.
Removed top 8 bits (of 32) from wire design122_12_5_top.$auto$wreduce.cc:461:run$560.
Removed top 16 bits (of 32) from wire design122_12_5_top.$auto$wreduce.cc:461:run$562.
Removed top 16 bits (of 32) from wire design122_12_5_top.$auto$wreduce.cc:461:run$563.
Removed top 16 bits (of 32) from wire design122_12_5_top.$auto$wreduce.cc:461:run$564.
Removed top 16 bits (of 32) from wire design122_12_5_top.$auto$wreduce.cc:461:run$565.
Removed top 16 bits (of 32) from wire design122_12_5_top.$auto$wreduce.cc:461:run$570.
Removed top 16 bits (of 32) from wire design122_12_5_top.$auto$wreduce.cc:461:run$571.
Removed top 16 bits (of 32) from wire design122_12_5_top.$auto$wreduce.cc:461:run$574.
Removed top 16 bits (of 32) from wire design122_12_5_top.$auto$wreduce.cc:461:run$575.
Removed top 16 bits (of 32) from wire design122_12_5_top.$auto$wreduce.cc:461:run$576.
Removed top 16 bits (of 32) from wire design122_12_5_top.$auto$wreduce.cc:461:run$577.
Removed top 16 bits (of 32) from wire design122_12_5_top.$auto$wreduce.cc:461:run$578.
Removed top 16 bits (of 32) from wire design122_12_5_top.$auto$wreduce.cc:461:run$582.
Removed top 16 bits (of 32) from wire design122_12_5_top.$auto$wreduce.cc:461:run$583.
Removed top 16 bits (of 32) from wire design122_12_5_top.$auto$wreduce.cc:461:run$584.
Removed top 16 bits (of 32) from wire design122_12_5_top.$auto$wreduce.cc:461:run$585.
Removed top 16 bits (of 32) from wire design122_12_5_top.$auto$wreduce.cc:461:run$586.
Removed top 8 bits (of 32) from wire design122_12_5_top.$auto$wreduce.cc:461:run$588.
Removed top 8 bits (of 32) from wire design122_12_5_top.$auto$wreduce.cc:461:run$589.
Removed top 8 bits (of 32) from wire design122_12_5_top.$auto$wreduce.cc:461:run$590.
Removed top 8 bits (of 32) from wire design122_12_5_top.$auto$wreduce.cc:461:run$594.
Removed top 8 bits (of 32) from wire design122_12_5_top.$auto$wreduce.cc:461:run$595.
Removed top 26 bits (of 32) from wire design122_12_5_top.$auto$wreduce.cc:461:run$597.
Removed top 22 bits (of 32) from wire design122_12_5_top.$auto$wreduce.cc:461:run$598.
Removed top 22 bits (of 32) from wire design122_12_5_top.$auto$wreduce.cc:461:run$599.
Removed top 22 bits (of 32) from wire design122_12_5_top.$auto$wreduce.cc:461:run$600.
Removed top 22 bits (of 32) from wire design122_12_5_top.$auto$wreduce.cc:461:run$601.
Removed top 25 bits (of 32) from wire design122_12_5_top.$auto$wreduce.cc:461:run$602.
Removed top 25 bits (of 32) from wire design122_12_5_top.$auto$wreduce.cc:461:run$603.
Removed top 22 bits (of 32) from wire design122_12_5_top.$auto$wreduce.cc:461:run$604.
Removed top 22 bits (of 32) from wire design122_12_5_top.$auto$wreduce.cc:461:run$605.
Removed top 22 bits (of 32) from wire design122_12_5_top.$auto$wreduce.cc:461:run$606.
Removed top 22 bits (of 32) from wire design122_12_5_top.$auto$wreduce.cc:461:run$607.
Removed top 22 bits (of 32) from wire design122_12_5_top.$auto$wreduce.cc:461:run$608.
Removed top 22 bits (of 32) from wire design122_12_5_top.$auto$wreduce.cc:461:run$609.
Removed top 22 bits (of 32) from wire design122_12_5_top.$auto$wreduce.cc:461:run$610.
Removed top 22 bits (of 32) from wire design122_12_5_top.$auto$wreduce.cc:461:run$611.
Removed top 22 bits (of 32) from wire design122_12_5_top.$auto$wreduce.cc:461:run$612.
Removed top 25 bits (of 32) from wire design122_12_5_top.$auto$wreduce.cc:461:run$613.
Removed top 25 bits (of 32) from wire design122_12_5_top.$auto$wreduce.cc:461:run$614.
Removed top 22 bits (of 32) from wire design122_12_5_top.$flatten\design122_12_5_inst.\memory_cntrl_instance120114.$add$../../../../.././rtl/memory_cntrl.v:53$58_Y.
Removed top 22 bits (of 32) from wire design122_12_5_top.$flatten\design122_12_5_inst.\memory_cntrl_instance210.$add$../../../../.././rtl/memory_cntrl.v:53$58_Y.
Removed top 22 bits (of 32) from wire design122_12_5_top.$flatten\design122_12_5_inst.\memory_cntrl_instance324.$add$../../../../.././rtl/memory_cntrl.v:53$58_Y.
Removed top 1 bits (of 10) from wire design122_12_5_top.$flatten\design122_12_5_inst.\memory_cntrl_instance542.$procmux$207_Y.
Removed top 22 bits (of 32) from wire design122_12_5_top.$flatten\design122_12_5_inst.\memory_cntrl_instance653.$add$../../../../.././rtl/memory_cntrl.v:53$58_Y.
Removed top 1 bits (of 10) from wire design122_12_5_top.$flatten\design122_12_5_inst.\memory_cntrl_instance761.$procmux$207_Y.
Removed top 22 bits (of 32) from wire design122_12_5_top.$flatten\design122_12_5_inst.\memory_cntrl_instance980.$add$../../../../.././rtl/memory_cntrl.v:53$58_Y.

9.93. Executing PEEPOPT pass (run peephole optimizers).

9.94. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \design122_12_5_top..
Removed 0 unused cells and 76 unused wires.
<suppressed ~1 debug messages>

9.95. Executing DEMUXMAP pass.

9.96. Executing SPLITNETS pass (splitting up multi-bit signals).

9.97. Printing statistics.

=== design122_12_5_top ===

   Number of wires:               1231
   Number of wire bits:          17421
   Number of public wires:         655
   Number of public wire bits:   11180
   Number of memories:              12
   Number of memory bits:       393216
   Number of processes:              0
   Number of cells:                819
     $add                           24
     $adff                           1
     $and                           24
     $dff                           36
     $eq                           215
     $logic_not                     69
     $memrd_v2                      12
     $memwr_v2                      12
     $mux                          122
     $not                            1
     $pmux                          48
     $reduce_and                    24
     $reduce_or                     39
     $sdff                          73
     $sdffce                        12
     $sdffe                         72
     $xor                           35

9.98. Executing RS_DSP_MULTADD pass.

9.99. Executing WREDUCE pass (reducing word size of cells).

9.100. Executing RS_DSP_MACC pass.
Warning: The synchronous register element Generic DFF $auto$ff.cc:298:slice$877 (type: $sdffe) cannot be merged in RS_DSP due to architectural limitations. Please address this issue in the RTL at line "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/memory_cntrl.v:21.1-60.7|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:202.32-202.120"
Warning: The synchronous register element Generic DFF $auto$ff.cc:298:slice$875 (type: $sdffe) cannot be merged in RS_DSP due to architectural limitations. Please address this issue in the RTL at line "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/memory_cntrl.v:21.1-60.7|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:202.32-202.120"
Warning: The synchronous register element Generic DFF $auto$ff.cc:298:slice$857 (type: $sdffe) cannot be merged in RS_DSP due to architectural limitations. Please address this issue in the RTL at line "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/memory_cntrl.v:21.1-60.7|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:148.32-148.118"
Warning: The synchronous register element Generic DFF $auto$ff.cc:298:slice$855 (type: $sdffe) cannot be merged in RS_DSP due to architectural limitations. Please address this issue in the RTL at line "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/memory_cntrl.v:21.1-60.7|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:148.32-148.118"
Warning: The synchronous register element Generic DFF $auto$ff.cc:298:slice$837 (type: $sdffe) cannot be merged in RS_DSP due to architectural limitations. Please address this issue in the RTL at line "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/memory_cntrl.v:21.1-60.7|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:207.32-207.123"
Warning: The synchronous register element Generic DFF $auto$ff.cc:298:slice$835 (type: $sdffe) cannot be merged in RS_DSP due to architectural limitations. Please address this issue in the RTL at line "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/memory_cntrl.v:21.1-60.7|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:207.32-207.123"
Warning: The synchronous register element Generic DFF $auto$ff.cc:298:slice$817 (type: $sdffe) cannot be merged in RS_DSP due to architectural limitations. Please address this issue in the RTL at line "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/memory_cntrl.v:21.1-60.7|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:216.32-216.120"
Warning: The synchronous register element Generic DFF $auto$ff.cc:298:slice$815 (type: $sdffe) cannot be merged in RS_DSP due to architectural limitations. Please address this issue in the RTL at line "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/memory_cntrl.v:21.1-60.7|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:216.32-216.120"
Warning: The synchronous register element Generic DFF $auto$ff.cc:298:slice$797 (type: $sdffe) cannot be merged in RS_DSP due to architectural limitations. Please address this issue in the RTL at line "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/memory_cntrl.v:21.1-60.7|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:152.32-152.114"
Warning: The synchronous register element Generic DFF $auto$ff.cc:298:slice$795 (type: $sdffe) cannot be merged in RS_DSP due to architectural limitations. Please address this issue in the RTL at line "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/memory_cntrl.v:21.1-60.7|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:152.32-152.114"
Warning: The synchronous register element Generic DFF $auto$ff.cc:298:slice$777 (type: $sdffe) cannot be merged in RS_DSP due to architectural limitations. Please address this issue in the RTL at line "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/memory_cntrl.v:21.1-60.7|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:162.32-162.115"
Warning: The synchronous register element Generic DFF $auto$ff.cc:298:slice$775 (type: $sdffe) cannot be merged in RS_DSP due to architectural limitations. Please address this issue in the RTL at line "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/memory_cntrl.v:21.1-60.7|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:162.32-162.115"
Warning: The synchronous register element Generic DFF $auto$ff.cc:298:slice$757 (type: $sdffe) cannot be merged in RS_DSP due to architectural limitations. Please address this issue in the RTL at line "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/memory_cntrl.v:21.1-60.7|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:167.32-167.118"
Warning: The synchronous register element Generic DFF $auto$ff.cc:298:slice$755 (type: $sdffe) cannot be merged in RS_DSP due to architectural limitations. Please address this issue in the RTL at line "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/memory_cntrl.v:21.1-60.7|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:167.32-167.118"
Warning: The synchronous register element Generic DFF $auto$ff.cc:298:slice$737 (type: $sdffe) cannot be merged in RS_DSP due to architectural limitations. Please address this issue in the RTL at line "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/memory_cntrl.v:21.1-60.7|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:172.32-172.118"
Warning: The synchronous register element Generic DFF $auto$ff.cc:298:slice$735 (type: $sdffe) cannot be merged in RS_DSP due to architectural limitations. Please address this issue in the RTL at line "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/memory_cntrl.v:21.1-60.7|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:172.32-172.118"
Warning: The synchronous register element Generic DFF $auto$ff.cc:298:slice$717 (type: $sdffe) cannot be merged in RS_DSP due to architectural limitations. Please address this issue in the RTL at line "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/memory_cntrl.v:21.1-60.7|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:179.32-179.118"
Warning: The synchronous register element Generic DFF $auto$ff.cc:298:slice$715 (type: $sdffe) cannot be merged in RS_DSP due to architectural limitations. Please address this issue in the RTL at line "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/memory_cntrl.v:21.1-60.7|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:179.32-179.118"
Warning: The synchronous register element Generic DFF $auto$ff.cc:298:slice$697 (type: $sdffe) cannot be merged in RS_DSP due to architectural limitations. Please address this issue in the RTL at line "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/memory_cntrl.v:21.1-60.7|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:183.32-183.118"
Warning: The synchronous register element Generic DFF $auto$ff.cc:298:slice$695 (type: $sdffe) cannot be merged in RS_DSP due to architectural limitations. Please address this issue in the RTL at line "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/memory_cntrl.v:21.1-60.7|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:183.32-183.118"
Warning: The synchronous register element Generic DFF $auto$ff.cc:298:slice$677 (type: $sdffe) cannot be merged in RS_DSP due to architectural limitations. Please address this issue in the RTL at line "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/memory_cntrl.v:21.1-60.7|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:191.32-191.118"
Warning: The synchronous register element Generic DFF $auto$ff.cc:298:slice$675 (type: $sdffe) cannot be merged in RS_DSP due to architectural limitations. Please address this issue in the RTL at line "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/memory_cntrl.v:21.1-60.7|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:191.32-191.118"
Warning: The synchronous register element Generic DFF $auto$ff.cc:298:slice$657 (type: $sdffe) cannot be merged in RS_DSP due to architectural limitations. Please address this issue in the RTL at line "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/memory_cntrl.v:21.1-60.7|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:194.32-194.114"
Warning: The synchronous register element Generic DFF $auto$ff.cc:298:slice$655 (type: $sdffe) cannot be merged in RS_DSP due to architectural limitations. Please address this issue in the RTL at line "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/memory_cntrl.v:21.1-60.7|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:194.32-194.114"

9.101. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \design122_12_5_top..

9.102. Executing TECHMAP pass (map to technology primitives).

9.102.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

9.102.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

9.103. Printing statistics.

=== design122_12_5_top ===

   Number of wires:               1231
   Number of wire bits:          17421
   Number of public wires:         655
   Number of public wire bits:   11180
   Number of memories:              12
   Number of memory bits:       393216
   Number of processes:              0
   Number of cells:                819
     $add                           24
     $adff                           1
     $and                           24
     $dff                           36
     $eq                           215
     $logic_not                     69
     $memrd_v2                      12
     $memwr_v2                      12
     $mux                          122
     $not                            1
     $pmux                          48
     $reduce_and                    24
     $reduce_or                     39
     $sdff                          73
     $sdffce                        12
     $sdffe                         72
     $xor                           35

9.104. Executing TECHMAP pass (map to technology primitives).

9.104.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

9.104.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

9.105. Printing statistics.

=== design122_12_5_top ===

   Number of wires:               1231
   Number of wire bits:          17421
   Number of public wires:         655
   Number of public wire bits:   11180
   Number of memories:              12
   Number of memory bits:       393216
   Number of processes:              0
   Number of cells:                819
     $add                           24
     $adff                           1
     $and                           24
     $dff                           36
     $eq                           215
     $logic_not                     69
     $memrd_v2                      12
     $memwr_v2                      12
     $mux                          122
     $not                            1
     $pmux                          48
     $reduce_and                    24
     $reduce_or                     39
     $sdff                          73
     $sdffce                        12
     $sdffe                         72
     $xor                           35

9.106. Executing TECHMAP pass (map to technology primitives).

9.106.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/mul2dsp.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/mul2dsp.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

9.106.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

9.107. Executing TECHMAP pass (map to technology primitives).

9.107.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/mul2dsp.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/mul2dsp.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

9.107.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

9.108. Executing TECHMAP pass (map to technology primitives).

9.108.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_map.v' to AST representation.
Generating RTLIL representation for module `\$__RS_MUL20X18'.
Generating RTLIL representation for module `\$__RS_MUL10X9'.
Successfully finished Verilog frontend.

9.108.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

9.109. Executing RS_DSP_SIMD pass.

9.110. Executing TECHMAP pass (map to technology primitives).

9.110.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_final_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_final_map.v' to AST representation.
Generating RTLIL representation for module `\dsp_t1_20x18x64_cfg_ports'.
Generating RTLIL representation for module `\dsp_t1_10x9x32_cfg_params'.
Successfully finished Verilog frontend.

9.110.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

9.111. Executing TECHMAP pass (map to technology primitives).

9.111.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v' to AST representation.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC'.
Generating RTLIL representation for module `\RS_DSPX2_MULT'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP3'.
Successfully finished Verilog frontend.

9.111.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~15 debug messages>

9.112. Executing rs_pack_dsp_regs pass.

9.113. Executing RS_DSP_IO_REGS pass.

9.114. Executing TECHMAP pass (map to technology primitives).

9.114.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp38_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp38_map.v' to AST representation.
Generating RTLIL representation for module `\RS_DSP_MULTACC'.
Generating RTLIL representation for module `\RS_DSP_MULT'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTADD'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGIN_REGOUT'.
Successfully finished Verilog frontend.

9.114.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~14 debug messages>

9.115. Executing TECHMAP pass (map to technology primitives).

9.115.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v' to AST representation.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC'.
Generating RTLIL representation for module `\RS_DSPX2_MULT'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP3'.
Successfully finished Verilog frontend.

9.115.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~15 debug messages>

9.116. Printing statistics.

=== design122_12_5_top ===

   Number of wires:               1231
   Number of wire bits:          17421
   Number of public wires:         655
   Number of public wire bits:   11180
   Number of memories:              12
   Number of memory bits:       393216
   Number of processes:              0
   Number of cells:                819
     $add                           24
     $adff                           1
     $and                           24
     $dff                           36
     $eq                           215
     $logic_not                     69
     $memrd_v2                      12
     $memwr_v2                      12
     $mux                          122
     $not                            1
     $pmux                          48
     $reduce_and                    24
     $reduce_or                     39
     $sdff                          73
     $sdffce                        12
     $sdffe                         72
     $xor                           35

9.117. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module design122_12_5_top:
  creating $macc model for $flatten\design122_12_5_inst.\memory_cntrl_instance10092.$add$../../../../.././rtl/memory_cntrl.v:45$57 ($add).
  creating $macc model for $flatten\design122_12_5_inst.\memory_cntrl_instance10092.$add$../../../../.././rtl/memory_cntrl.v:53$58 ($add).
  creating $macc model for $flatten\design122_12_5_inst.\memory_cntrl_instance102.$add$../../../../.././rtl/memory_cntrl.v:45$57 ($add).
  creating $macc model for $flatten\design122_12_5_inst.\memory_cntrl_instance102.$add$../../../../.././rtl/memory_cntrl.v:53$58 ($add).
  creating $macc model for $flatten\design122_12_5_inst.\memory_cntrl_instance110101.$add$../../../../.././rtl/memory_cntrl.v:45$57 ($add).
  creating $macc model for $flatten\design122_12_5_inst.\memory_cntrl_instance110101.$add$../../../../.././rtl/memory_cntrl.v:53$58 ($add).
  creating $macc model for $flatten\design122_12_5_inst.\memory_cntrl_instance120114.$add$../../../../.././rtl/memory_cntrl.v:45$57 ($add).
  creating $macc model for $flatten\design122_12_5_inst.\memory_cntrl_instance120114.$add$../../../../.././rtl/memory_cntrl.v:53$58 ($add).
  creating $macc model for $flatten\design122_12_5_inst.\memory_cntrl_instance210.$add$../../../../.././rtl/memory_cntrl.v:45$57 ($add).
  creating $macc model for $flatten\design122_12_5_inst.\memory_cntrl_instance210.$add$../../../../.././rtl/memory_cntrl.v:53$58 ($add).
  creating $macc model for $flatten\design122_12_5_inst.\memory_cntrl_instance324.$add$../../../../.././rtl/memory_cntrl.v:45$57 ($add).
  creating $macc model for $flatten\design122_12_5_inst.\memory_cntrl_instance324.$add$../../../../.././rtl/memory_cntrl.v:53$58 ($add).
  creating $macc model for $flatten\design122_12_5_inst.\memory_cntrl_instance433.$add$../../../../.././rtl/memory_cntrl.v:45$57 ($add).
  creating $macc model for $flatten\design122_12_5_inst.\memory_cntrl_instance433.$add$../../../../.././rtl/memory_cntrl.v:53$58 ($add).
  creating $macc model for $flatten\design122_12_5_inst.\memory_cntrl_instance542.$add$../../../../.././rtl/memory_cntrl.v:45$57 ($add).
  creating $macc model for $flatten\design122_12_5_inst.\memory_cntrl_instance542.$add$../../../../.././rtl/memory_cntrl.v:53$58 ($add).
  creating $macc model for $flatten\design122_12_5_inst.\memory_cntrl_instance653.$add$../../../../.././rtl/memory_cntrl.v:45$57 ($add).
  creating $macc model for $flatten\design122_12_5_inst.\memory_cntrl_instance653.$add$../../../../.././rtl/memory_cntrl.v:53$58 ($add).
  creating $macc model for $flatten\design122_12_5_inst.\memory_cntrl_instance761.$add$../../../../.././rtl/memory_cntrl.v:45$57 ($add).
  creating $macc model for $flatten\design122_12_5_inst.\memory_cntrl_instance761.$add$../../../../.././rtl/memory_cntrl.v:53$58 ($add).
  creating $macc model for $flatten\design122_12_5_inst.\memory_cntrl_instance873.$add$../../../../.././rtl/memory_cntrl.v:45$57 ($add).
  creating $macc model for $flatten\design122_12_5_inst.\memory_cntrl_instance873.$add$../../../../.././rtl/memory_cntrl.v:53$58 ($add).
  creating $macc model for $flatten\design122_12_5_inst.\memory_cntrl_instance980.$add$../../../../.././rtl/memory_cntrl.v:45$57 ($add).
  creating $macc model for $flatten\design122_12_5_inst.\memory_cntrl_instance980.$add$../../../../.././rtl/memory_cntrl.v:53$58 ($add).
  creating $alu model for $macc $flatten\design122_12_5_inst.\memory_cntrl_instance980.$add$../../../../.././rtl/memory_cntrl.v:53$58.
  creating $alu model for $macc $flatten\design122_12_5_inst.\memory_cntrl_instance980.$add$../../../../.././rtl/memory_cntrl.v:45$57.
  creating $alu model for $macc $flatten\design122_12_5_inst.\memory_cntrl_instance873.$add$../../../../.././rtl/memory_cntrl.v:53$58.
  creating $alu model for $macc $flatten\design122_12_5_inst.\memory_cntrl_instance873.$add$../../../../.././rtl/memory_cntrl.v:45$57.
  creating $alu model for $macc $flatten\design122_12_5_inst.\memory_cntrl_instance761.$add$../../../../.././rtl/memory_cntrl.v:53$58.
  creating $alu model for $macc $flatten\design122_12_5_inst.\memory_cntrl_instance761.$add$../../../../.././rtl/memory_cntrl.v:45$57.
  creating $alu model for $macc $flatten\design122_12_5_inst.\memory_cntrl_instance653.$add$../../../../.././rtl/memory_cntrl.v:53$58.
  creating $alu model for $macc $flatten\design122_12_5_inst.\memory_cntrl_instance653.$add$../../../../.././rtl/memory_cntrl.v:45$57.
  creating $alu model for $macc $flatten\design122_12_5_inst.\memory_cntrl_instance542.$add$../../../../.././rtl/memory_cntrl.v:53$58.
  creating $alu model for $macc $flatten\design122_12_5_inst.\memory_cntrl_instance542.$add$../../../../.././rtl/memory_cntrl.v:45$57.
  creating $alu model for $macc $flatten\design122_12_5_inst.\memory_cntrl_instance433.$add$../../../../.././rtl/memory_cntrl.v:53$58.
  creating $alu model for $macc $flatten\design122_12_5_inst.\memory_cntrl_instance433.$add$../../../../.././rtl/memory_cntrl.v:45$57.
  creating $alu model for $macc $flatten\design122_12_5_inst.\memory_cntrl_instance324.$add$../../../../.././rtl/memory_cntrl.v:53$58.
  creating $alu model for $macc $flatten\design122_12_5_inst.\memory_cntrl_instance324.$add$../../../../.././rtl/memory_cntrl.v:45$57.
  creating $alu model for $macc $flatten\design122_12_5_inst.\memory_cntrl_instance210.$add$../../../../.././rtl/memory_cntrl.v:53$58.
  creating $alu model for $macc $flatten\design122_12_5_inst.\memory_cntrl_instance210.$add$../../../../.././rtl/memory_cntrl.v:45$57.
  creating $alu model for $macc $flatten\design122_12_5_inst.\memory_cntrl_instance120114.$add$../../../../.././rtl/memory_cntrl.v:53$58.
  creating $alu model for $macc $flatten\design122_12_5_inst.\memory_cntrl_instance120114.$add$../../../../.././rtl/memory_cntrl.v:45$57.
  creating $alu model for $macc $flatten\design122_12_5_inst.\memory_cntrl_instance110101.$add$../../../../.././rtl/memory_cntrl.v:53$58.
  creating $alu model for $macc $flatten\design122_12_5_inst.\memory_cntrl_instance110101.$add$../../../../.././rtl/memory_cntrl.v:45$57.
  creating $alu model for $macc $flatten\design122_12_5_inst.\memory_cntrl_instance102.$add$../../../../.././rtl/memory_cntrl.v:53$58.
  creating $alu model for $macc $flatten\design122_12_5_inst.\memory_cntrl_instance102.$add$../../../../.././rtl/memory_cntrl.v:45$57.
  creating $alu model for $macc $flatten\design122_12_5_inst.\memory_cntrl_instance10092.$add$../../../../.././rtl/memory_cntrl.v:53$58.
  creating $alu model for $macc $flatten\design122_12_5_inst.\memory_cntrl_instance10092.$add$../../../../.././rtl/memory_cntrl.v:45$57.
  creating $alu cell for $flatten\design122_12_5_inst.\memory_cntrl_instance10092.$add$../../../../.././rtl/memory_cntrl.v:45$57: $auto$alumacc.cc:485:replace_alu$1052
  creating $alu cell for $flatten\design122_12_5_inst.\memory_cntrl_instance10092.$add$../../../../.././rtl/memory_cntrl.v:53$58: $auto$alumacc.cc:485:replace_alu$1055
  creating $alu cell for $flatten\design122_12_5_inst.\memory_cntrl_instance102.$add$../../../../.././rtl/memory_cntrl.v:45$57: $auto$alumacc.cc:485:replace_alu$1058
  creating $alu cell for $flatten\design122_12_5_inst.\memory_cntrl_instance102.$add$../../../../.././rtl/memory_cntrl.v:53$58: $auto$alumacc.cc:485:replace_alu$1061
  creating $alu cell for $flatten\design122_12_5_inst.\memory_cntrl_instance110101.$add$../../../../.././rtl/memory_cntrl.v:45$57: $auto$alumacc.cc:485:replace_alu$1064
  creating $alu cell for $flatten\design122_12_5_inst.\memory_cntrl_instance110101.$add$../../../../.././rtl/memory_cntrl.v:53$58: $auto$alumacc.cc:485:replace_alu$1067
  creating $alu cell for $flatten\design122_12_5_inst.\memory_cntrl_instance120114.$add$../../../../.././rtl/memory_cntrl.v:45$57: $auto$alumacc.cc:485:replace_alu$1070
  creating $alu cell for $flatten\design122_12_5_inst.\memory_cntrl_instance120114.$add$../../../../.././rtl/memory_cntrl.v:53$58: $auto$alumacc.cc:485:replace_alu$1073
  creating $alu cell for $flatten\design122_12_5_inst.\memory_cntrl_instance210.$add$../../../../.././rtl/memory_cntrl.v:45$57: $auto$alumacc.cc:485:replace_alu$1076
  creating $alu cell for $flatten\design122_12_5_inst.\memory_cntrl_instance210.$add$../../../../.././rtl/memory_cntrl.v:53$58: $auto$alumacc.cc:485:replace_alu$1079
  creating $alu cell for $flatten\design122_12_5_inst.\memory_cntrl_instance324.$add$../../../../.././rtl/memory_cntrl.v:45$57: $auto$alumacc.cc:485:replace_alu$1082
  creating $alu cell for $flatten\design122_12_5_inst.\memory_cntrl_instance324.$add$../../../../.././rtl/memory_cntrl.v:53$58: $auto$alumacc.cc:485:replace_alu$1085
  creating $alu cell for $flatten\design122_12_5_inst.\memory_cntrl_instance433.$add$../../../../.././rtl/memory_cntrl.v:45$57: $auto$alumacc.cc:485:replace_alu$1088
  creating $alu cell for $flatten\design122_12_5_inst.\memory_cntrl_instance433.$add$../../../../.././rtl/memory_cntrl.v:53$58: $auto$alumacc.cc:485:replace_alu$1091
  creating $alu cell for $flatten\design122_12_5_inst.\memory_cntrl_instance542.$add$../../../../.././rtl/memory_cntrl.v:45$57: $auto$alumacc.cc:485:replace_alu$1094
  creating $alu cell for $flatten\design122_12_5_inst.\memory_cntrl_instance542.$add$../../../../.././rtl/memory_cntrl.v:53$58: $auto$alumacc.cc:485:replace_alu$1097
  creating $alu cell for $flatten\design122_12_5_inst.\memory_cntrl_instance653.$add$../../../../.././rtl/memory_cntrl.v:45$57: $auto$alumacc.cc:485:replace_alu$1100
  creating $alu cell for $flatten\design122_12_5_inst.\memory_cntrl_instance653.$add$../../../../.././rtl/memory_cntrl.v:53$58: $auto$alumacc.cc:485:replace_alu$1103
  creating $alu cell for $flatten\design122_12_5_inst.\memory_cntrl_instance761.$add$../../../../.././rtl/memory_cntrl.v:45$57: $auto$alumacc.cc:485:replace_alu$1106
  creating $alu cell for $flatten\design122_12_5_inst.\memory_cntrl_instance761.$add$../../../../.././rtl/memory_cntrl.v:53$58: $auto$alumacc.cc:485:replace_alu$1109
  creating $alu cell for $flatten\design122_12_5_inst.\memory_cntrl_instance873.$add$../../../../.././rtl/memory_cntrl.v:45$57: $auto$alumacc.cc:485:replace_alu$1112
  creating $alu cell for $flatten\design122_12_5_inst.\memory_cntrl_instance873.$add$../../../../.././rtl/memory_cntrl.v:53$58: $auto$alumacc.cc:485:replace_alu$1115
  creating $alu cell for $flatten\design122_12_5_inst.\memory_cntrl_instance980.$add$../../../../.././rtl/memory_cntrl.v:45$57: $auto$alumacc.cc:485:replace_alu$1118
  creating $alu cell for $flatten\design122_12_5_inst.\memory_cntrl_instance980.$add$../../../../.././rtl/memory_cntrl.v:53$58: $auto$alumacc.cc:485:replace_alu$1121
  created 24 $alu and 0 $macc cells.

9.118. Executing OPT_EXPR pass (perform const folding).
Optimizing module design122_12_5_top.

9.119. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\design122_12_5_top'.
<suppressed ~27 debug messages>
Removed a total of 9 cells.

9.120. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \design122_12_5_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~98 debug messages>

9.121. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \design122_12_5_top.
Performed a total of 0 changes.

9.122. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\design122_12_5_top'.
Removed a total of 0 cells.

9.123. Executing OPT_SHARE pass.

9.124. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $auto$ff.cc:298:slice$885 ($dff) from module design122_12_5_top.
Setting constant 0-bit at position 1 on $auto$ff.cc:298:slice$885 ($dff) from module design122_12_5_top.
Setting constant 0-bit at position 2 on $auto$ff.cc:298:slice$885 ($dff) from module design122_12_5_top.
Setting constant 0-bit at position 3 on $auto$ff.cc:298:slice$885 ($dff) from module design122_12_5_top.
Setting constant 0-bit at position 4 on $auto$ff.cc:298:slice$885 ($dff) from module design122_12_5_top.
Setting constant 0-bit at position 5 on $auto$ff.cc:298:slice$885 ($dff) from module design122_12_5_top.
Setting constant 0-bit at position 6 on $auto$ff.cc:298:slice$885 ($dff) from module design122_12_5_top.
Setting constant 0-bit at position 7 on $auto$ff.cc:298:slice$885 ($dff) from module design122_12_5_top.
Setting constant 0-bit at position 8 on $auto$ff.cc:298:slice$885 ($dff) from module design122_12_5_top.
Setting constant 0-bit at position 9 on $auto$ff.cc:298:slice$885 ($dff) from module design122_12_5_top.
Setting constant 0-bit at position 10 on $auto$ff.cc:298:slice$885 ($dff) from module design122_12_5_top.
Setting constant 0-bit at position 11 on $auto$ff.cc:298:slice$885 ($dff) from module design122_12_5_top.
Setting constant 0-bit at position 12 on $auto$ff.cc:298:slice$885 ($dff) from module design122_12_5_top.
Setting constant 0-bit at position 13 on $auto$ff.cc:298:slice$885 ($dff) from module design122_12_5_top.
Setting constant 0-bit at position 14 on $auto$ff.cc:298:slice$885 ($dff) from module design122_12_5_top.
Setting constant 0-bit at position 15 on $auto$ff.cc:298:slice$885 ($dff) from module design122_12_5_top.
[#visit=185, #solve=0, #remove=16, time=0.02 sec.]

9.125. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \design122_12_5_top..

9.126. Executing OPT_EXPR pass (perform const folding).
Optimizing module design122_12_5_top.

9.127. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \design122_12_5_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~98 debug messages>

9.128. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \design122_12_5_top.
    New ctrl vector for $pmux cell $flatten\design122_12_5_inst.\large_mux_instance984.$procmux$71: { $flatten\design122_12_5_inst.\large_mux_instance984.$procmux$74_CMP $flatten\design122_12_5_inst.\large_mux_instance984.$procmux$73_CMP }
    New ctrl vector for $pmux cell $flatten\design122_12_5_inst.\large_mux_instance984.$procmux$76: { $auto$opt_reduce.cc:134:opt_pmux$1125 $flatten\design122_12_5_inst.\large_mux_instance984.$procmux$78_CMP $flatten\design122_12_5_inst.\large_mux_instance984.$procmux$77_CMP }
    New ctrl vector for $pmux cell $flatten\design122_12_5_inst.\large_mux_instance984.$procmux$81: { $flatten\design122_12_5_inst.\large_mux_instance984.$procmux$85_CMP $auto$opt_reduce.cc:134:opt_pmux$1127 $flatten\design122_12_5_inst.\large_mux_instance984.$procmux$82_CMP }
    New ctrl vector for $pmux cell $flatten\design122_12_5_inst.\large_mux_instance984.$procmux$86: { $flatten\design122_12_5_inst.\large_mux_instance984.$procmux$90_CMP $flatten\design122_12_5_inst.\large_mux_instance984.$procmux$89_CMP $auto$opt_reduce.cc:134:opt_pmux$1129 }
  Optimizing cells in module \design122_12_5_top.
Performed a total of 4 changes.

9.129. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\design122_12_5_top'.
Removed a total of 0 cells.

9.130. Executing OPT_SHARE pass.

9.131. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 16 on $auto$ff.cc:298:slice$673 ($sdffce) from module design122_12_5_top.
Setting constant 0-bit at position 17 on $auto$ff.cc:298:slice$673 ($sdffce) from module design122_12_5_top.
Setting constant 0-bit at position 18 on $auto$ff.cc:298:slice$673 ($sdffce) from module design122_12_5_top.
Setting constant 0-bit at position 19 on $auto$ff.cc:298:slice$673 ($sdffce) from module design122_12_5_top.
Setting constant 0-bit at position 20 on $auto$ff.cc:298:slice$673 ($sdffce) from module design122_12_5_top.
Setting constant 0-bit at position 21 on $auto$ff.cc:298:slice$673 ($sdffce) from module design122_12_5_top.
Setting constant 0-bit at position 22 on $auto$ff.cc:298:slice$673 ($sdffce) from module design122_12_5_top.
Setting constant 0-bit at position 23 on $auto$ff.cc:298:slice$673 ($sdffce) from module design122_12_5_top.
Setting constant 0-bit at position 24 on $auto$ff.cc:298:slice$673 ($sdffce) from module design122_12_5_top.
Setting constant 0-bit at position 25 on $auto$ff.cc:298:slice$673 ($sdffce) from module design122_12_5_top.
Setting constant 0-bit at position 26 on $auto$ff.cc:298:slice$673 ($sdffce) from module design122_12_5_top.
Setting constant 0-bit at position 27 on $auto$ff.cc:298:slice$673 ($sdffce) from module design122_12_5_top.
Setting constant 0-bit at position 28 on $auto$ff.cc:298:slice$673 ($sdffce) from module design122_12_5_top.
Setting constant 0-bit at position 29 on $auto$ff.cc:298:slice$673 ($sdffce) from module design122_12_5_top.
Setting constant 0-bit at position 30 on $auto$ff.cc:298:slice$673 ($sdffce) from module design122_12_5_top.
Setting constant 0-bit at position 31 on $auto$ff.cc:298:slice$673 ($sdffce) from module design122_12_5_top.
Setting constant 0-bit at position 16 on $auto$ff.cc:298:slice$693 ($sdffce) from module design122_12_5_top.
Setting constant 0-bit at position 17 on $auto$ff.cc:298:slice$693 ($sdffce) from module design122_12_5_top.
Setting constant 0-bit at position 18 on $auto$ff.cc:298:slice$693 ($sdffce) from module design122_12_5_top.
Setting constant 0-bit at position 19 on $auto$ff.cc:298:slice$693 ($sdffce) from module design122_12_5_top.
Setting constant 0-bit at position 20 on $auto$ff.cc:298:slice$693 ($sdffce) from module design122_12_5_top.
Setting constant 0-bit at position 21 on $auto$ff.cc:298:slice$693 ($sdffce) from module design122_12_5_top.
Setting constant 0-bit at position 22 on $auto$ff.cc:298:slice$693 ($sdffce) from module design122_12_5_top.
Setting constant 0-bit at position 23 on $auto$ff.cc:298:slice$693 ($sdffce) from module design122_12_5_top.
Setting constant 0-bit at position 24 on $auto$ff.cc:298:slice$693 ($sdffce) from module design122_12_5_top.
Setting constant 0-bit at position 25 on $auto$ff.cc:298:slice$693 ($sdffce) from module design122_12_5_top.
Setting constant 0-bit at position 26 on $auto$ff.cc:298:slice$693 ($sdffce) from module design122_12_5_top.
Setting constant 0-bit at position 27 on $auto$ff.cc:298:slice$693 ($sdffce) from module design122_12_5_top.
Setting constant 0-bit at position 28 on $auto$ff.cc:298:slice$693 ($sdffce) from module design122_12_5_top.
Setting constant 0-bit at position 29 on $auto$ff.cc:298:slice$693 ($sdffce) from module design122_12_5_top.
Setting constant 0-bit at position 30 on $auto$ff.cc:298:slice$693 ($sdffce) from module design122_12_5_top.
Setting constant 0-bit at position 31 on $auto$ff.cc:298:slice$693 ($sdffce) from module design122_12_5_top.
Setting constant 0-bit at position 16 on $auto$ff.cc:298:slice$753 ($sdffce) from module design122_12_5_top.
Setting constant 0-bit at position 17 on $auto$ff.cc:298:slice$753 ($sdffce) from module design122_12_5_top.
Setting constant 0-bit at position 18 on $auto$ff.cc:298:slice$753 ($sdffce) from module design122_12_5_top.
Setting constant 0-bit at position 19 on $auto$ff.cc:298:slice$753 ($sdffce) from module design122_12_5_top.
Setting constant 0-bit at position 20 on $auto$ff.cc:298:slice$753 ($sdffce) from module design122_12_5_top.
Setting constant 0-bit at position 21 on $auto$ff.cc:298:slice$753 ($sdffce) from module design122_12_5_top.
Setting constant 0-bit at position 22 on $auto$ff.cc:298:slice$753 ($sdffce) from module design122_12_5_top.
Setting constant 0-bit at position 23 on $auto$ff.cc:298:slice$753 ($sdffce) from module design122_12_5_top.
Setting constant 0-bit at position 24 on $auto$ff.cc:298:slice$753 ($sdffce) from module design122_12_5_top.
Setting constant 0-bit at position 25 on $auto$ff.cc:298:slice$753 ($sdffce) from module design122_12_5_top.
Setting constant 0-bit at position 26 on $auto$ff.cc:298:slice$753 ($sdffce) from module design122_12_5_top.
Setting constant 0-bit at position 27 on $auto$ff.cc:298:slice$753 ($sdffce) from module design122_12_5_top.
Setting constant 0-bit at position 28 on $auto$ff.cc:298:slice$753 ($sdffce) from module design122_12_5_top.
Setting constant 0-bit at position 29 on $auto$ff.cc:298:slice$753 ($sdffce) from module design122_12_5_top.
Setting constant 0-bit at position 30 on $auto$ff.cc:298:slice$753 ($sdffce) from module design122_12_5_top.
Setting constant 0-bit at position 31 on $auto$ff.cc:298:slice$753 ($sdffce) from module design122_12_5_top.
[#visit=184, #solve=0, #remove=48, time=0.03 sec.]

9.132. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \design122_12_5_top..
Removed 2 unused cells and 2 unused wires.
<suppressed ~3 debug messages>

9.133. Executing OPT_EXPR pass (perform const folding).
Optimizing module design122_12_5_top.

9.134. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \design122_12_5_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~98 debug messages>

9.135. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \design122_12_5_top.
Performed a total of 0 changes.

9.136. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\design122_12_5_top'.
Removed a total of 0 cells.

9.137. Executing OPT_SHARE pass.

9.138. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=184, #solve=0, #remove=0, time=0.02 sec.]

9.139. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \design122_12_5_top..

9.140. Executing OPT_EXPR pass (perform const folding).
Optimizing module design122_12_5_top.

RUN-OPT ITERATIONS DONE : 3

9.141. Printing statistics.

=== design122_12_5_top ===

   Number of wires:               1280
   Number of wire bits:          17902
   Number of public wires:         655
   Number of public wire bits:   11180
   Number of memories:              12
   Number of memory bits:       393216
   Number of processes:              0
   Number of cells:                810
     $adff                           1
     $alu                           24
     $and                           24
     $dff                           26
     $eq                           214
     $logic_not                     68
     $memrd_v2                      12
     $memwr_v2                      12
     $mux                          122
     $not                            1
     $pmux                          48
     $reduce_and                    24
     $reduce_or                     42
     $sdff                          73
     $sdffce                        12
     $sdffe                         72
     $xor                           35

9.142. Executing MEMORY pass.

9.142.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

9.142.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

9.142.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).
  Analyzing design122_12_5_top.design122_12_5_inst.memory_cntrl_instance10092.mem.mem write port 0.
  Analyzing design122_12_5_top.design122_12_5_inst.memory_cntrl_instance102.mem.mem write port 0.
  Analyzing design122_12_5_top.design122_12_5_inst.memory_cntrl_instance110101.mem.mem write port 0.
  Analyzing design122_12_5_top.design122_12_5_inst.memory_cntrl_instance120114.mem.mem write port 0.
  Analyzing design122_12_5_top.design122_12_5_inst.memory_cntrl_instance210.mem.mem write port 0.
  Analyzing design122_12_5_top.design122_12_5_inst.memory_cntrl_instance324.mem.mem write port 0.
  Analyzing design122_12_5_top.design122_12_5_inst.memory_cntrl_instance433.mem.mem write port 0.
  Analyzing design122_12_5_top.design122_12_5_inst.memory_cntrl_instance542.mem.mem write port 0.
  Analyzing design122_12_5_top.design122_12_5_inst.memory_cntrl_instance653.mem.mem write port 0.
  Analyzing design122_12_5_top.design122_12_5_inst.memory_cntrl_instance761.mem.mem write port 0.
  Analyzing design122_12_5_top.design122_12_5_inst.memory_cntrl_instance873.mem.mem write port 0.
  Analyzing design122_12_5_top.design122_12_5_inst.memory_cntrl_instance980.mem.mem write port 0.

9.142.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

9.142.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).
Checking read port `\design122_12_5_inst.memory_cntrl_instance10092.mem.mem'[0] in module `\design122_12_5_top': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\design122_12_5_inst.memory_cntrl_instance102.mem.mem'[0] in module `\design122_12_5_top': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\design122_12_5_inst.memory_cntrl_instance110101.mem.mem'[0] in module `\design122_12_5_top': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\design122_12_5_inst.memory_cntrl_instance120114.mem.mem'[0] in module `\design122_12_5_top': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\design122_12_5_inst.memory_cntrl_instance210.mem.mem'[0] in module `\design122_12_5_top': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\design122_12_5_inst.memory_cntrl_instance324.mem.mem'[0] in module `\design122_12_5_top': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\design122_12_5_inst.memory_cntrl_instance433.mem.mem'[0] in module `\design122_12_5_top': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\design122_12_5_inst.memory_cntrl_instance542.mem.mem'[0] in module `\design122_12_5_top': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\design122_12_5_inst.memory_cntrl_instance653.mem.mem'[0] in module `\design122_12_5_top': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\design122_12_5_inst.memory_cntrl_instance761.mem.mem'[0] in module `\design122_12_5_top': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\design122_12_5_inst.memory_cntrl_instance873.mem.mem'[0] in module `\design122_12_5_top': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\design122_12_5_inst.memory_cntrl_instance980.mem.mem'[0] in module `\design122_12_5_top': merging output FF to cell.
    Write port 0: non-transparent.

9.142.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \design122_12_5_top..
Removed 12 unused cells and 378 unused wires.
<suppressed ~13 debug messages>

9.142.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

9.142.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

9.142.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \design122_12_5_top..

9.142.10. Executing MEMORY_COLLECT pass (generating $mem cells).

9.143. Printing statistics.

=== design122_12_5_top ===

   Number of wires:               1270
   Number of wire bits:          17582
   Number of public wires:         655
   Number of public wire bits:   11180
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                786
     $adff                           1
     $alu                           24
     $and                           24
     $dff                           26
     $eq                           214
     $logic_not                     68
     $mem_v2                        12
     $mux                          122
     $not                            1
     $pmux                          48
     $reduce_and                    24
     $reduce_or                     42
     $sdff                          73
     $sdffce                        12
     $sdffe                         60
     $xor                           35

9.144. Executing MUXPACK pass ($mux cell cascades to $pmux).
Converting design122_12_5_top.$flatten\design122_12_5_inst.\encoder_instance100.$procmux$109 ... design122_12_5_top.$flatten\design122_12_5_inst.\encoder_instance100.$procmux$145 to a pmux with 4 cases.
Converting design122_12_5_top.$flatten\design122_12_5_inst.\encoder_instance10090.$procmux$109 ... design122_12_5_top.$flatten\design122_12_5_inst.\encoder_instance10090.$procmux$145 to a pmux with 4 cases.
Converted 8 (p)mux cells into 2 pmux cells.
<suppressed ~125 debug messages>

9.145. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \design122_12_5_top..
Removed 0 unused cells and 6 unused wires.
<suppressed ~1 debug messages>

9.146. Executing MEMORY_LIBMAP pass (mapping memories to cells).

9.147. Executing MEMORY_LIBMAP pass (mapping memories to cells).
mapping memory design122_12_5_top.design122_12_5_inst.memory_cntrl_instance10092.mem.mem via $__RS_FACTOR_BRAM36_SDP
mapping memory design122_12_5_top.design122_12_5_inst.memory_cntrl_instance102.mem.mem via $__RS_FACTOR_BRAM36_SDP
mapping memory design122_12_5_top.design122_12_5_inst.memory_cntrl_instance110101.mem.mem via $__RS_FACTOR_BRAM36_SDP
mapping memory design122_12_5_top.design122_12_5_inst.memory_cntrl_instance120114.mem.mem via $__RS_FACTOR_BRAM36_SDP
mapping memory design122_12_5_top.design122_12_5_inst.memory_cntrl_instance210.mem.mem via $__RS_FACTOR_BRAM36_SDP
mapping memory design122_12_5_top.design122_12_5_inst.memory_cntrl_instance324.mem.mem via $__RS_FACTOR_BRAM36_SDP
mapping memory design122_12_5_top.design122_12_5_inst.memory_cntrl_instance433.mem.mem via $__RS_FACTOR_BRAM36_SDP
mapping memory design122_12_5_top.design122_12_5_inst.memory_cntrl_instance542.mem.mem via $__RS_FACTOR_BRAM36_SDP
mapping memory design122_12_5_top.design122_12_5_inst.memory_cntrl_instance653.mem.mem via $__RS_FACTOR_BRAM36_SDP
mapping memory design122_12_5_top.design122_12_5_inst.memory_cntrl_instance761.mem.mem via $__RS_FACTOR_BRAM36_SDP
mapping memory design122_12_5_top.design122_12_5_inst.memory_cntrl_instance873.mem.mem via $__RS_FACTOR_BRAM36_SDP
mapping memory design122_12_5_top.design122_12_5_inst.memory_cntrl_instance980.mem.mem via $__RS_FACTOR_BRAM36_SDP
<suppressed ~2736 debug messages>

9.148. Executing Rs_BRAM_Split pass.

9.149. Executing TECHMAP pass (map to technology primitives).

9.149.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v' to AST representation.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM36_TDP'.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM18_TDP'.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM18_SDP'.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM36_SDP'.
Successfully finished Verilog frontend.

9.149.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~41 debug messages>

9.150. Executing TECHMAP pass (map to technology primitives).

9.150.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v' to AST representation.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Successfully finished Verilog frontend.

9.150.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

9.151. Executing DFFUNMAP pass (unmap clock enable and synchronous reset from FFs).

9.152. Executing OPT_EXPR pass (perform const folding).
Optimizing module design122_12_5_top.
<suppressed ~24 debug messages>

9.153. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\design122_12_5_top'.
Removed a total of 0 cells.

9.154. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \design122_12_5_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $flatten\design122_12_5_inst.\memory_cntrl_instance10092.\mem.$procmux$106.
    dead port 2/2 on $mux $flatten\design122_12_5_inst.\memory_cntrl_instance10092.\mem.$procmux$106.
    dead port 1/2 on $mux $flatten\design122_12_5_inst.\memory_cntrl_instance102.\mem.$procmux$106.
    dead port 2/2 on $mux $flatten\design122_12_5_inst.\memory_cntrl_instance102.\mem.$procmux$106.
    dead port 1/2 on $mux $flatten\design122_12_5_inst.\memory_cntrl_instance110101.\mem.$procmux$106.
    dead port 2/2 on $mux $flatten\design122_12_5_inst.\memory_cntrl_instance110101.\mem.$procmux$106.
    dead port 1/2 on $mux $flatten\design122_12_5_inst.\memory_cntrl_instance120114.\mem.$procmux$106.
    dead port 2/2 on $mux $flatten\design122_12_5_inst.\memory_cntrl_instance120114.\mem.$procmux$106.
    dead port 1/2 on $mux $flatten\design122_12_5_inst.\memory_cntrl_instance210.\mem.$procmux$106.
    dead port 2/2 on $mux $flatten\design122_12_5_inst.\memory_cntrl_instance210.\mem.$procmux$106.
    dead port 1/2 on $mux $flatten\design122_12_5_inst.\memory_cntrl_instance324.\mem.$procmux$106.
    dead port 2/2 on $mux $flatten\design122_12_5_inst.\memory_cntrl_instance324.\mem.$procmux$106.
    dead port 1/2 on $mux $flatten\design122_12_5_inst.\memory_cntrl_instance433.\mem.$procmux$106.
    dead port 2/2 on $mux $flatten\design122_12_5_inst.\memory_cntrl_instance433.\mem.$procmux$106.
    dead port 1/2 on $mux $flatten\design122_12_5_inst.\memory_cntrl_instance542.\mem.$procmux$106.
    dead port 2/2 on $mux $flatten\design122_12_5_inst.\memory_cntrl_instance542.\mem.$procmux$106.
    dead port 1/2 on $mux $flatten\design122_12_5_inst.\memory_cntrl_instance653.\mem.$procmux$106.
    dead port 2/2 on $mux $flatten\design122_12_5_inst.\memory_cntrl_instance653.\mem.$procmux$106.
    dead port 1/2 on $mux $flatten\design122_12_5_inst.\memory_cntrl_instance761.\mem.$procmux$106.
    dead port 2/2 on $mux $flatten\design122_12_5_inst.\memory_cntrl_instance761.\mem.$procmux$106.
    dead port 1/2 on $mux $flatten\design122_12_5_inst.\memory_cntrl_instance873.\mem.$procmux$106.
    dead port 2/2 on $mux $flatten\design122_12_5_inst.\memory_cntrl_instance873.\mem.$procmux$106.
    dead port 1/2 on $mux $flatten\design122_12_5_inst.\memory_cntrl_instance980.\mem.$procmux$106.
    dead port 2/2 on $mux $flatten\design122_12_5_inst.\memory_cntrl_instance980.\mem.$procmux$106.
Removed 24 multiplexer ports.
<suppressed ~227 debug messages>

9.155. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \design122_12_5_top.
Performed a total of 0 changes.

9.156. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\design122_12_5_top'.
Removed a total of 0 cells.

9.157. Executing OPT_SHARE pass.

9.158. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on design122_12_5_top:design122_12_5_inst.memory_cntrl_instance873.rd_en_667 ($dff) from module design122_12_5_top (D = $auto$rtlil.cc:2613:Mux$2230, Q = \design122_12_5_inst.memory_cntrl_instance873.rd_en).
Adding EN signal on design122_12_5_top:design122_12_5_inst.memory_cntrl_instance873.reset_mem_679 ($dff) from module design122_12_5_top (D = $auto$rtlil.cc:2613:Mux$2234, Q = \design122_12_5_inst.memory_cntrl_instance873.reset_mem).
Adding EN signal on design122_12_5_top:design122_12_5_inst.memory_cntrl_instance873.wr_en_665 ($dff) from module design122_12_5_top (D = $auto$rtlil.cc:2613:Mux$2238, Q = \design122_12_5_inst.memory_cntrl_instance873.wr_en).
Adding EN signal on design122_12_5_top:design122_12_5_inst.memory_cntrl_instance980.rd_en_647 ($dff) from module design122_12_5_top (D = $auto$rtlil.cc:2613:Mux$2242, Q = \design122_12_5_inst.memory_cntrl_instance980.rd_en).
Adding EN signal on design122_12_5_top:design122_12_5_inst.memory_cntrl_instance980.reset_mem_659 ($dff) from module design122_12_5_top (D = $auto$rtlil.cc:2613:Mux$2246, Q = \design122_12_5_inst.memory_cntrl_instance980.reset_mem).
Adding EN signal on design122_12_5_top:design122_12_5_inst.memory_cntrl_instance980.wr_en_645 ($dff) from module design122_12_5_top (D = $auto$rtlil.cc:2613:Mux$2250, Q = \design122_12_5_inst.memory_cntrl_instance980.wr_en).
Adding EN signal on design122_12_5_top:design122_12_5_inst.memory_cntrl_instance653.rd_en_707 ($dff) from module design122_12_5_top (D = $auto$rtlil.cc:2613:Mux$2206, Q = \design122_12_5_inst.memory_cntrl_instance653.rd_en).
Adding EN signal on design122_12_5_top:design122_12_5_inst.memory_cntrl_instance653.reset_mem_719 ($dff) from module design122_12_5_top (D = $auto$rtlil.cc:2613:Mux$2210, Q = \design122_12_5_inst.memory_cntrl_instance653.reset_mem).
Adding EN signal on design122_12_5_top:design122_12_5_inst.memory_cntrl_instance653.wr_en_705 ($dff) from module design122_12_5_top (D = $auto$rtlil.cc:2613:Mux$2214, Q = \design122_12_5_inst.memory_cntrl_instance653.wr_en).
Adding EN signal on design122_12_5_top:design122_12_5_inst.memory_cntrl_instance761.rd_en_687 ($dff) from module design122_12_5_top (D = $auto$rtlil.cc:2613:Mux$2218, Q = \design122_12_5_inst.memory_cntrl_instance761.rd_en).
Adding EN signal on design122_12_5_top:design122_12_5_inst.memory_cntrl_instance761.reset_mem_699 ($dff) from module design122_12_5_top (D = $auto$rtlil.cc:2613:Mux$2222, Q = \design122_12_5_inst.memory_cntrl_instance761.reset_mem).
Adding EN signal on design122_12_5_top:design122_12_5_inst.memory_cntrl_instance761.wr_en_685 ($dff) from module design122_12_5_top (D = $auto$rtlil.cc:2613:Mux$2226, Q = \design122_12_5_inst.memory_cntrl_instance761.wr_en).
Adding EN signal on $auto$mem.cc:1529:emulate_reset$1711 ($dff) from module design122_12_5_top (D = $auto$rtlil.cc:2613:Mux$1748, Q = \emulate_reset_emu_srst_sel_1710).
Adding EN signal on $auto$memory_libmap.cc:2442:execute$1704 ($dff) from module design122_12_5_top (D = $auto$rtlil.cc:2613:Mux$1752, Q = $auto$memory_libmap.cc:2436:execute$1702).
Adding EN signal on $auto$mem.cc:1529:emulate_reset$1694 ($dff) from module design122_12_5_top (D = $auto$rtlil.cc:2613:Mux$1756, Q = \emulate_reset_emu_srst_sel_1693).
Adding EN signal on $auto$memory_libmap.cc:2442:execute$1687 ($dff) from module design122_12_5_top (D = $auto$rtlil.cc:2613:Mux$1760, Q = $auto$memory_libmap.cc:2436:execute$1685).
Adding EN signal on $auto$mem.cc:1529:emulate_reset$1677 ($dff) from module design122_12_5_top (D = $auto$rtlil.cc:2613:Mux$1764, Q = \emulate_reset_emu_srst_sel_1676).
Adding EN signal on $auto$memory_libmap.cc:2442:execute$1670 ($dff) from module design122_12_5_top (D = $auto$rtlil.cc:2613:Mux$1768 [31:24], Q = $auto$memory_libmap.cc:2436:execute$1668 [31:24]).
Adding EN signal on $auto$memory_libmap.cc:2442:execute$1670 ($dff) from module design122_12_5_top (D = $auto$rtlil.cc:2613:Mux$1768 [23:0], Q = $auto$memory_libmap.cc:2436:execute$1668 [23:0]).
Adding EN signal on $auto$mem.cc:1529:emulate_reset$1660 ($dff) from module design122_12_5_top (D = $auto$rtlil.cc:2613:Mux$1772, Q = \emulate_reset_emu_srst_sel_1659).
Adding EN signal on $auto$memory_libmap.cc:2442:execute$1653 ($dff) from module design122_12_5_top (D = $auto$rtlil.cc:2613:Mux$1776, Q = $auto$memory_libmap.cc:2436:execute$1651).
Adding EN signal on $auto$mem.cc:1529:emulate_reset$1643 ($dff) from module design122_12_5_top (D = $auto$rtlil.cc:2613:Mux$1780, Q = \emulate_reset_emu_srst_sel_1642).
Adding EN signal on $auto$memory_libmap.cc:2442:execute$1636 ($dff) from module design122_12_5_top (D = $auto$rtlil.cc:2613:Mux$1784 [31:24], Q = $auto$memory_libmap.cc:2436:execute$1634 [31:24]).
Adding EN signal on $auto$memory_libmap.cc:2442:execute$1636 ($dff) from module design122_12_5_top (D = $auto$rtlil.cc:2613:Mux$1784 [23:0], Q = $auto$memory_libmap.cc:2436:execute$1634 [23:0]).
Adding EN signal on $auto$mem.cc:1529:emulate_reset$1626 ($dff) from module design122_12_5_top (D = $auto$rtlil.cc:2613:Mux$1788, Q = \emulate_reset_emu_srst_sel_1625).
Adding EN signal on $auto$memory_libmap.cc:2442:execute$1619 ($dff) from module design122_12_5_top (D = $auto$rtlil.cc:2613:Mux$1792, Q = $auto$memory_libmap.cc:2436:execute$1617).
Adding EN signal on $auto$mem.cc:1529:emulate_reset$1609 ($dff) from module design122_12_5_top (D = $auto$rtlil.cc:2613:Mux$1796, Q = \emulate_reset_emu_srst_sel_1608).
Adding EN signal on $auto$memory_libmap.cc:2442:execute$1602 ($dff) from module design122_12_5_top (D = $auto$rtlil.cc:2613:Mux$1800, Q = $auto$memory_libmap.cc:2436:execute$1600).
Adding EN signal on $auto$mem.cc:1529:emulate_reset$1592 ($dff) from module design122_12_5_top (D = $auto$rtlil.cc:2613:Mux$1804, Q = \emulate_reset_emu_srst_sel_1591).
Adding EN signal on $auto$memory_libmap.cc:2442:execute$1585 ($dff) from module design122_12_5_top (D = $auto$rtlil.cc:2613:Mux$1808, Q = $auto$memory_libmap.cc:2436:execute$1583).
Adding EN signal on $auto$mem.cc:1529:emulate_reset$1575 ($dff) from module design122_12_5_top (D = $auto$rtlil.cc:2613:Mux$1812, Q = \emulate_reset_emu_srst_sel_1574).
Adding EN signal on $auto$memory_libmap.cc:2442:execute$1568 ($dff) from module design122_12_5_top (D = $auto$rtlil.cc:2613:Mux$1816, Q = $auto$memory_libmap.cc:2436:execute$1566).
Adding EN signal on $auto$mem.cc:1529:emulate_reset$1558 ($dff) from module design122_12_5_top (D = $auto$rtlil.cc:2613:Mux$1820, Q = \emulate_reset_emu_srst_sel_1557).
Adding EN signal on $auto$memory_libmap.cc:2442:execute$1551 ($dff) from module design122_12_5_top (D = $auto$rtlil.cc:2613:Mux$1824, Q = $auto$memory_libmap.cc:2436:execute$1549).
Adding EN signal on $auto$mem.cc:1529:emulate_reset$1541 ($dff) from module design122_12_5_top (D = $auto$rtlil.cc:2613:Mux$1828, Q = \emulate_reset_emu_srst_sel_1540).
Adding EN signal on $auto$memory_libmap.cc:2442:execute$1534 ($dff) from module design122_12_5_top (D = $auto$rtlil.cc:2613:Mux$1832, Q = $auto$memory_libmap.cc:2436:execute$1532).
Adding EN signal on $auto$mem.cc:1529:emulate_reset$1524 ($dff) from module design122_12_5_top (D = $auto$rtlil.cc:2613:Mux$1836, Q = \emulate_reset_emu_srst_sel_1523).
Adding EN signal on $auto$memory_libmap.cc:2442:execute$1517 ($dff) from module design122_12_5_top (D = $auto$rtlil.cc:2613:Mux$1840, Q = $auto$memory_libmap.cc:2436:execute$1515).
Adding EN signal on $auto$ff.cc:298:slice$655 ($dff) from module design122_12_5_top (D = $auto$rtlil.cc:2613:Mux$1874, Q = \design122_12_5_inst.memory_cntrl_instance980.rd_addr).
Adding EN signal on $auto$ff.cc:298:slice$657 ($dff) from module design122_12_5_top (D = $auto$rtlil.cc:2613:Mux$1878, Q = \design122_12_5_inst.memory_cntrl_instance980.wr_addr).
Adding EN signal on $auto$ff.cc:298:slice$675 ($dff) from module design122_12_5_top (D = $auto$rtlil.cc:2613:Mux$1882, Q = \design122_12_5_inst.memory_cntrl_instance873.rd_addr).
Adding EN signal on $auto$ff.cc:298:slice$677 ($dff) from module design122_12_5_top (D = $auto$rtlil.cc:2613:Mux$1886, Q = \design122_12_5_inst.memory_cntrl_instance873.wr_addr).
Adding EN signal on $auto$ff.cc:298:slice$695 ($dff) from module design122_12_5_top (D = $auto$rtlil.cc:2613:Mux$1890, Q = \design122_12_5_inst.memory_cntrl_instance761.rd_addr).
Adding EN signal on $auto$ff.cc:298:slice$697 ($dff) from module design122_12_5_top (D = $auto$rtlil.cc:2613:Mux$1894, Q = \design122_12_5_inst.memory_cntrl_instance761.wr_addr).
Adding EN signal on $auto$ff.cc:298:slice$715 ($dff) from module design122_12_5_top (D = $auto$rtlil.cc:2613:Mux$1900, Q = \design122_12_5_inst.memory_cntrl_instance653.rd_addr).
Adding EN signal on $auto$ff.cc:298:slice$717 ($dff) from module design122_12_5_top (D = $auto$rtlil.cc:2613:Mux$1904, Q = \design122_12_5_inst.memory_cntrl_instance653.wr_addr).
Adding EN signal on $auto$ff.cc:298:slice$735 ($dff) from module design122_12_5_top (D = $auto$rtlil.cc:2613:Mux$1910, Q = \design122_12_5_inst.memory_cntrl_instance542.rd_addr).
Adding EN signal on $auto$ff.cc:298:slice$737 ($dff) from module design122_12_5_top (D = $auto$rtlil.cc:2613:Mux$1914, Q = \design122_12_5_inst.memory_cntrl_instance542.wr_addr).
Adding EN signal on $auto$ff.cc:298:slice$755 ($dff) from module design122_12_5_top (D = $auto$rtlil.cc:2613:Mux$1918, Q = \design122_12_5_inst.memory_cntrl_instance433.rd_addr).
Adding EN signal on $auto$ff.cc:298:slice$757 ($dff) from module design122_12_5_top (D = $auto$rtlil.cc:2613:Mux$1922, Q = \design122_12_5_inst.memory_cntrl_instance433.wr_addr).
Adding EN signal on $auto$ff.cc:298:slice$775 ($dff) from module design122_12_5_top (D = $auto$rtlil.cc:2613:Mux$1928, Q = \design122_12_5_inst.memory_cntrl_instance324.rd_addr).
Adding EN signal on $auto$ff.cc:298:slice$777 ($dff) from module design122_12_5_top (D = $auto$rtlil.cc:2613:Mux$1932, Q = \design122_12_5_inst.memory_cntrl_instance324.wr_addr).
Adding EN signal on $auto$ff.cc:298:slice$795 ($dff) from module design122_12_5_top (D = $auto$rtlil.cc:2613:Mux$1938, Q = \design122_12_5_inst.memory_cntrl_instance210.rd_addr).
Adding EN signal on $auto$ff.cc:298:slice$797 ($dff) from module design122_12_5_top (D = $auto$rtlil.cc:2613:Mux$1942, Q = \design122_12_5_inst.memory_cntrl_instance210.wr_addr).
Adding EN signal on $auto$ff.cc:298:slice$815 ($dff) from module design122_12_5_top (D = $auto$rtlil.cc:2613:Mux$1948, Q = \design122_12_5_inst.memory_cntrl_instance120114.rd_addr).
Adding EN signal on $auto$ff.cc:298:slice$817 ($dff) from module design122_12_5_top (D = $auto$rtlil.cc:2613:Mux$1952, Q = \design122_12_5_inst.memory_cntrl_instance120114.wr_addr).
Adding EN signal on $auto$ff.cc:298:slice$835 ($dff) from module design122_12_5_top (D = $auto$rtlil.cc:2613:Mux$1958, Q = \design122_12_5_inst.memory_cntrl_instance110101.rd_addr).
Adding EN signal on $auto$ff.cc:298:slice$837 ($dff) from module design122_12_5_top (D = $auto$rtlil.cc:2613:Mux$1962, Q = \design122_12_5_inst.memory_cntrl_instance110101.wr_addr).
Adding EN signal on $auto$ff.cc:298:slice$855 ($dff) from module design122_12_5_top (D = $auto$rtlil.cc:2613:Mux$1968, Q = \design122_12_5_inst.memory_cntrl_instance102.rd_addr).
Adding EN signal on $auto$ff.cc:298:slice$857 ($dff) from module design122_12_5_top (D = $auto$rtlil.cc:2613:Mux$1972, Q = \design122_12_5_inst.memory_cntrl_instance102.wr_addr).
Adding EN signal on $auto$ff.cc:298:slice$875 ($dff) from module design122_12_5_top (D = $auto$rtlil.cc:2613:Mux$1978, Q = \design122_12_5_inst.memory_cntrl_instance10092.rd_addr).
Adding EN signal on $auto$ff.cc:298:slice$877 ($dff) from module design122_12_5_top (D = $auto$rtlil.cc:2613:Mux$1982, Q = \design122_12_5_inst.memory_cntrl_instance10092.wr_addr).
Adding EN signal on design122_12_5_top:design122_12_5_inst.memory_cntrl_instance10092.rd_en_867 ($dff) from module design122_12_5_top (D = $auto$rtlil.cc:2613:Mux$2110, Q = \design122_12_5_inst.memory_cntrl_instance10092.rd_en).
Adding EN signal on design122_12_5_top:design122_12_5_inst.memory_cntrl_instance10092.reset_mem_879 ($dff) from module design122_12_5_top (D = $auto$rtlil.cc:2613:Mux$2114, Q = \design122_12_5_inst.memory_cntrl_instance10092.reset_mem).
Adding EN signal on design122_12_5_top:design122_12_5_inst.memory_cntrl_instance10092.wr_en_865 ($dff) from module design122_12_5_top (D = $auto$rtlil.cc:2613:Mux$2118, Q = \design122_12_5_inst.memory_cntrl_instance10092.wr_en).
Adding EN signal on design122_12_5_top:design122_12_5_inst.memory_cntrl_instance102.rd_en_847 ($dff) from module design122_12_5_top (D = $auto$rtlil.cc:2613:Mux$2122, Q = \design122_12_5_inst.memory_cntrl_instance102.rd_en).
Adding EN signal on design122_12_5_top:design122_12_5_inst.memory_cntrl_instance102.reset_mem_859 ($dff) from module design122_12_5_top (D = $auto$rtlil.cc:2613:Mux$2126, Q = \design122_12_5_inst.memory_cntrl_instance102.reset_mem).
Adding EN signal on design122_12_5_top:design122_12_5_inst.memory_cntrl_instance102.wr_en_845 ($dff) from module design122_12_5_top (D = $auto$rtlil.cc:2613:Mux$2130, Q = \design122_12_5_inst.memory_cntrl_instance102.wr_en).
Adding EN signal on design122_12_5_top:design122_12_5_inst.memory_cntrl_instance110101.rd_en_827 ($dff) from module design122_12_5_top (D = $auto$rtlil.cc:2613:Mux$2134, Q = \design122_12_5_inst.memory_cntrl_instance110101.rd_en).
Adding EN signal on design122_12_5_top:design122_12_5_inst.memory_cntrl_instance110101.reset_mem_839 ($dff) from module design122_12_5_top (D = $auto$rtlil.cc:2613:Mux$2138, Q = \design122_12_5_inst.memory_cntrl_instance110101.reset_mem).
Adding EN signal on design122_12_5_top:design122_12_5_inst.memory_cntrl_instance110101.wr_en_825 ($dff) from module design122_12_5_top (D = $auto$rtlil.cc:2613:Mux$2142, Q = \design122_12_5_inst.memory_cntrl_instance110101.wr_en).
Adding EN signal on design122_12_5_top:design122_12_5_inst.memory_cntrl_instance120114.rd_en_807 ($dff) from module design122_12_5_top (D = $auto$rtlil.cc:2613:Mux$2146, Q = \design122_12_5_inst.memory_cntrl_instance120114.rd_en).
Adding EN signal on design122_12_5_top:design122_12_5_inst.memory_cntrl_instance120114.reset_mem_819 ($dff) from module design122_12_5_top (D = $auto$rtlil.cc:2613:Mux$2150, Q = \design122_12_5_inst.memory_cntrl_instance120114.reset_mem).
Adding EN signal on design122_12_5_top:design122_12_5_inst.memory_cntrl_instance120114.wr_en_805 ($dff) from module design122_12_5_top (D = $auto$rtlil.cc:2613:Mux$2154, Q = \design122_12_5_inst.memory_cntrl_instance120114.wr_en).
Adding EN signal on design122_12_5_top:design122_12_5_inst.memory_cntrl_instance210.rd_en_787 ($dff) from module design122_12_5_top (D = $auto$rtlil.cc:2613:Mux$2158, Q = \design122_12_5_inst.memory_cntrl_instance210.rd_en).
Adding EN signal on design122_12_5_top:design122_12_5_inst.memory_cntrl_instance210.reset_mem_799 ($dff) from module design122_12_5_top (D = $auto$rtlil.cc:2613:Mux$2162, Q = \design122_12_5_inst.memory_cntrl_instance210.reset_mem).
Adding EN signal on design122_12_5_top:design122_12_5_inst.memory_cntrl_instance210.wr_en_785 ($dff) from module design122_12_5_top (D = $auto$rtlil.cc:2613:Mux$2166, Q = \design122_12_5_inst.memory_cntrl_instance210.wr_en).
Adding EN signal on design122_12_5_top:design122_12_5_inst.memory_cntrl_instance324.rd_en_767 ($dff) from module design122_12_5_top (D = $auto$rtlil.cc:2613:Mux$2170, Q = \design122_12_5_inst.memory_cntrl_instance324.rd_en).
Adding EN signal on design122_12_5_top:design122_12_5_inst.memory_cntrl_instance324.reset_mem_779 ($dff) from module design122_12_5_top (D = $auto$rtlil.cc:2613:Mux$2174, Q = \design122_12_5_inst.memory_cntrl_instance324.reset_mem).
Adding EN signal on design122_12_5_top:design122_12_5_inst.memory_cntrl_instance324.wr_en_765 ($dff) from module design122_12_5_top (D = $auto$rtlil.cc:2613:Mux$2178, Q = \design122_12_5_inst.memory_cntrl_instance324.wr_en).
Adding EN signal on design122_12_5_top:design122_12_5_inst.memory_cntrl_instance433.rd_en_747 ($dff) from module design122_12_5_top (D = $auto$rtlil.cc:2613:Mux$2182, Q = \design122_12_5_inst.memory_cntrl_instance433.rd_en).
Adding EN signal on design122_12_5_top:design122_12_5_inst.memory_cntrl_instance433.reset_mem_759 ($dff) from module design122_12_5_top (D = $auto$rtlil.cc:2613:Mux$2186, Q = \design122_12_5_inst.memory_cntrl_instance433.reset_mem).
Adding EN signal on design122_12_5_top:design122_12_5_inst.memory_cntrl_instance433.wr_en_745 ($dff) from module design122_12_5_top (D = $auto$rtlil.cc:2613:Mux$2190, Q = \design122_12_5_inst.memory_cntrl_instance433.wr_en).
Adding EN signal on design122_12_5_top:design122_12_5_inst.memory_cntrl_instance542.rd_en_727 ($dff) from module design122_12_5_top (D = $auto$rtlil.cc:2613:Mux$2194, Q = \design122_12_5_inst.memory_cntrl_instance542.rd_en).
Adding EN signal on design122_12_5_top:design122_12_5_inst.memory_cntrl_instance542.reset_mem_739 ($dff) from module design122_12_5_top (D = $auto$rtlil.cc:2613:Mux$2198, Q = \design122_12_5_inst.memory_cntrl_instance542.reset_mem).
Adding EN signal on design122_12_5_top:design122_12_5_inst.memory_cntrl_instance542.wr_en_725 ($dff) from module design122_12_5_top (D = $auto$rtlil.cc:2613:Mux$2202, Q = \design122_12_5_inst.memory_cntrl_instance542.wr_en).
[#visit=210, #solve=0, #remove=0, time=0.03 sec.]

9.159. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \design122_12_5_top..
Removed 20 unused cells and 270 unused wires.
<suppressed ~21 debug messages>

9.160. Executing OPT_EXPR pass (perform const folding).
Optimizing module design122_12_5_top.
<suppressed ~72 debug messages>

9.161. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \design122_12_5_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~227 debug messages>

9.162. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \design122_12_5_top.
Performed a total of 0 changes.

9.163. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\design122_12_5_top'.
<suppressed ~72 debug messages>
Removed a total of 24 cells.

9.164. Executing OPT_SHARE pass.

9.165. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=208, #solve=0, #remove=0, time=0.03 sec.]

9.166. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \design122_12_5_top..
Removed 0 unused cells and 24 unused wires.
<suppressed ~1 debug messages>

9.167. Executing OPT_EXPR pass (perform const folding).
Optimizing module design122_12_5_top.

9.168. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \design122_12_5_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~227 debug messages>

9.169. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \design122_12_5_top.
Performed a total of 0 changes.

9.170. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\design122_12_5_top'.
Removed a total of 0 cells.

9.171. Executing OPT_SHARE pass.

9.172. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=208, #solve=0, #remove=0, time=0.03 sec.]

9.173. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \design122_12_5_top..

9.174. Executing OPT_EXPR pass (perform const folding).
Optimizing module design122_12_5_top.

RUN-OPT ITERATIONS DONE : 3

9.175. Executing PMUXTREE pass.

9.176. Executing MUXPACK pass ($mux cell cascades to $pmux).
Converting design122_12_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$3137 ... design122_12_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$3139 to a pmux with 2 cases.
Converting design122_12_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$3123 ... design122_12_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$3125 to a pmux with 2 cases.
Converting design122_12_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$3109 ... design122_12_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$3111 to a pmux with 2 cases.
Converting design122_12_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$3081 ... design122_12_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$3083 to a pmux with 2 cases.
Converting design122_12_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$3067 ... design122_12_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$3069 to a pmux with 2 cases.
Converting design122_12_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$3053 ... design122_12_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$3055 to a pmux with 2 cases.
Converting design122_12_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$3025 ... design122_12_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$3027 to a pmux with 2 cases.
Converting design122_12_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$3011 ... design122_12_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$3013 to a pmux with 2 cases.
Converting design122_12_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$2997 ... design122_12_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$2999 to a pmux with 2 cases.
Converting design122_12_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$2971 ... design122_12_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$2973 to a pmux with 2 cases.
Converting design122_12_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$2957 ... design122_12_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$2959 to a pmux with 2 cases.
Converting design122_12_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$2943 ... design122_12_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$2945 to a pmux with 2 cases.
Converting design122_12_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$2915 ... design122_12_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$2917 to a pmux with 2 cases.
Converting design122_12_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$2901 ... design122_12_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$2903 to a pmux with 2 cases.
Converting design122_12_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$2887 ... design122_12_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$2889 to a pmux with 2 cases.
Converting design122_12_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$2861 ... design122_12_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$2863 to a pmux with 2 cases.
Converting design122_12_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$2847 ... design122_12_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$2849 to a pmux with 2 cases.
Converting design122_12_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$2833 ... design122_12_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$2835 to a pmux with 2 cases.
Converting design122_12_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$2805 ... design122_12_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$2807 to a pmux with 2 cases.
Converting design122_12_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$2791 ... design122_12_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$2793 to a pmux with 2 cases.
Converting design122_12_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$2777 ... design122_12_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$2779 to a pmux with 2 cases.
Converting design122_12_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$2749 ... design122_12_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$2751 to a pmux with 2 cases.
Converting design122_12_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$2735 ... design122_12_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$2737 to a pmux with 2 cases.
Converting design122_12_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$2721 ... design122_12_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$2723 to a pmux with 2 cases.
Converting design122_12_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$2661 ... design122_12_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$2663 to a pmux with 2 cases.
Converting design122_12_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$2649 ... design122_12_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$2651 to a pmux with 2 cases.
Converting design122_12_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$2635 ... design122_12_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$2637 to a pmux with 2 cases.
Converting design122_12_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$2621 ... design122_12_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$2623 to a pmux with 2 cases.
Converting design122_12_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$2593 ... design122_12_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$2595 to a pmux with 2 cases.
Converting design122_12_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$2579 ... design122_12_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$2581 to a pmux with 2 cases.
Converting design122_12_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$2565 ... design122_12_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$2567 to a pmux with 2 cases.
Converting design122_12_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$2537 ... design122_12_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$2539 to a pmux with 2 cases.
Converting design122_12_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$2523 ... design122_12_5_top.$auto$pmuxtree.cc:65:recursive_mux_generator$2525 to a pmux with 2 cases.
Converted 66 (p)mux cells into 33 pmux cells.
<suppressed ~453 debug messages>

9.177. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

9.178. Executing TECHMAP pass (map to technology primitives).

9.178.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

9.178.2. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_rs_alu'.
Successfully finished Verilog frontend.

9.178.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $xor.
Using extmapper simplemap for cells of type $dff.
Using extmapper simplemap for cells of type $adff.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $reduce_and.
Using extmapper simplemap for cells of type $logic_not.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $dffe.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $reduce_bool.
Using extmapper simplemap for cells of type $ne.
Using extmapper simplemap for cells of type $pos.
No more expansions possible.
<suppressed ~3813 debug messages>

9.179. Printing statistics.

=== design122_12_5_top ===

   Number of wires:               7896
   Number of wire bits:          77667
   Number of public wires:         679
   Number of public wire bits:   11576
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              24012
     $_AND_                       2736
     $_DFFE_PP_                    992
     $_DFF_PP0_                    384
     $_DFF_P_                     1606
     $_MUX_                      10366
     $_NOT_                        573
     $_OR_                        4023
     $_XOR_                       3320
     TDP_RAM36K                     12

9.180. Executing OPT_EXPR pass (perform const folding).
Optimizing module design122_12_5_top.
<suppressed ~11379 debug messages>

9.181. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\design122_12_5_top'.
<suppressed ~14142 debug messages>
Removed a total of 4714 cells.

9.182. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \design122_12_5_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

9.183. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \design122_12_5_top.
Performed a total of 0 changes.

9.184. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\design122_12_5_top'.
Removed a total of 0 cells.

9.185. Executing OPT_SHARE pass.

9.186. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on design122_12_5_top:design122_12_5_inst.register_instance110104.data_out[0]_14287 ($_DFF_P_) from module design122_12_5_top.
[#visit=2425, #solve=0, #remove=1, time=0.11 sec.]

9.187. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \design122_12_5_top..
Removed 404 unused cells and 5706 unused wires.
<suppressed ~405 debug messages>

9.188. Executing OPT_EXPR pass (perform const folding).
Optimizing module design122_12_5_top.
<suppressed ~308 debug messages>

9.189. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \design122_12_5_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

9.190. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \design122_12_5_top.
Performed a total of 0 changes.

9.191. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\design122_12_5_top'.
<suppressed ~9 debug messages>
Removed a total of 3 cells.

9.192. Executing OPT_SHARE pass.

9.193. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on design122_12_5_top:design122_12_5_inst.full_adder_instance214.full_adder_inst.b[0]_10207 ($_DFF_P_) from module design122_12_5_top.
Setting constant 0-bit at position 0 on design122_12_5_top:design122_12_5_inst.memory_cntrl_instance102.wr_data_mem[0]_13123 ($_DFFE_PP_) from module design122_12_5_top.
Setting constant 0-bit at position 0 on design122_12_5_top:design122_12_5_inst.memory_cntrl_instance120114.wr_data_mem[0]_13353 ($_DFFE_PP_) from module design122_12_5_top.
Setting constant 0-bit at position 0 on design122_12_5_top:design122_12_5_inst.memory_cntrl_instance324.wr_data_mem[0]_13573 ($_DFFE_PP_) from module design122_12_5_top.
[#visit=2421, #solve=0, #remove=4, time=0.09 sec.]

9.194. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \design122_12_5_top..
Removed 6 unused cells and 43 unused wires.
<suppressed ~7 debug messages>

9.195. Executing OPT_EXPR pass (perform const folding).
Optimizing module design122_12_5_top.
<suppressed ~24 debug messages>

9.196. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \design122_12_5_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

9.197. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \design122_12_5_top.
Performed a total of 0 changes.

9.198. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\design122_12_5_top'.
Removed a total of 0 cells.

9.199. Executing OPT_SHARE pass.

9.200. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=2417, #solve=0, #remove=0, time=0.09 sec.]

9.201. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \design122_12_5_top..

9.202. Executing OPT_EXPR pass (perform const folding).
Optimizing module design122_12_5_top.

RUN-OPT ITERATIONS DONE : 3

9.203. Executing OPT_EXPR pass (perform const folding).
Optimizing module design122_12_5_top.
<suppressed ~2238 debug messages>

9.204. Executing TECHMAP pass (map to technology primitives).

9.204.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

9.204.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~73 debug messages>

9.205. Printing statistics.

=== design122_12_5_top ===

   Number of wires:               2875
   Number of wire bits:          29049
   Number of public wires:         679
   Number of public wire bits:   11576
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              11045
     $_AND_                       1955
     $_DFFE_PP_                    833
     $_DFF_PP0_                    384
     $_DFF_P_                     1200
     $_MUX_                       3867
     $_NOT_                        647
     $_OR_                        1489
     $_XOR_                        658
     TDP_RAM36K                     12

9.206. Executing OPT_EXPR pass (perform const folding).
Optimizing module design122_12_5_top.

9.207. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\design122_12_5_top'.
<suppressed ~36 debug messages>
Removed a total of 12 cells.

9.208. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \design122_12_5_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

9.209. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \design122_12_5_top.
Performed a total of 0 changes.

9.210. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\design122_12_5_top'.
Removed a total of 0 cells.

9.211. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=2417, #solve=0, #remove=0, time=0.09 sec.]

9.212. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \design122_12_5_top..
Removed 0 unused cells and 122 unused wires.
<suppressed ~1 debug messages>

9.213. Executing OPT_EXPR pass (perform const folding).
Optimizing module design122_12_5_top.

RUN-OPT ITERATIONS DONE : 1

9.214. Executing OPT_EXPR pass (perform const folding).
Optimizing module design122_12_5_top.

9.215. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\design122_12_5_top'.
Removed a total of 0 cells.

9.216. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \design122_12_5_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

9.217. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \design122_12_5_top.
Performed a total of 0 changes.

9.218. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\design122_12_5_top'.
Removed a total of 0 cells.

9.219. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=2417, #solve=0, #remove=0, time=0.09 sec.]

9.220. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \design122_12_5_top..

9.221. Executing OPT_EXPR pass (perform const folding).
Optimizing module design122_12_5_top.

RUN-OPT ITERATIONS DONE : 1

9.222. Executing OPT_EXPR pass (perform const folding).
Optimizing module design122_12_5_top.

9.223. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\design122_12_5_top'.
Removed a total of 0 cells.

9.224. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \design122_12_5_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

9.225. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \design122_12_5_top.
Performed a total of 0 changes.

9.226. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\design122_12_5_top'.
Removed a total of 0 cells.

9.227. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=2417, #solve=0, #remove=0, time=0.10 sec.]

9.228. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=2417, #solve=352, #remove=0, time=0.10 sec.]

9.229. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \design122_12_5_top..

9.230. Executing OPT_EXPR pass (perform const folding).
Optimizing module design122_12_5_top.

RUN-OPT ITERATIONS DONE : 1

9.231. Printing statistics.

=== design122_12_5_top ===

   Number of wires:               2753
   Number of wire bits:          27913
   Number of public wires:         679
   Number of public wire bits:   11576
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              11033
     $_AND_                       1955
     $_DFFE_PP_                    833
     $_DFF_PP0_                    384
     $_DFF_P_                     1200
     $_MUX_                       3867
     $_NOT_                        635
     $_OR_                        1489
     $_XOR_                        658
     TDP_RAM36K                     12

   Number of Generic REGs:          2417

ABC-DFF iteration : 1

9.232. Executing ABC pass (technology mapping using ABC).

9.232.1. Summary of detected clock domains:
  384 cells in clk=\clk, en={ }, arst=\rst, srst={ }
  35 cells in clk=\clk, en=$auto$opt_dff.cc:195:make_patterns_logic$2288, arst={ }, srst={ }
  35 cells in clk=\clk, en=$auto$opt_dff.cc:195:make_patterns_logic$2294, arst={ }, srst={ }
  27 cells in clk=\clk, en=$auto$opt_dff.cc:195:make_patterns_logic$2300, arst={ }, srst={ }
  35 cells in clk=\clk, en=$auto$opt_dff.cc:195:make_patterns_logic$2313, arst={ }, srst={ }
  27 cells in clk=\clk, en=$auto$opt_dff.cc:195:make_patterns_logic$2319, arst={ }, srst={ }
  35 cells in clk=\clk, en=$auto$opt_dff.cc:195:make_patterns_logic$2332, arst={ }, srst={ }
  35 cells in clk=\clk, en=$auto$opt_dff.cc:195:make_patterns_logic$2338, arst={ }, srst={ }
  35 cells in clk=\clk, en=$auto$opt_dff.cc:195:make_patterns_logic$2344, arst={ }, srst={ }
  35 cells in clk=\clk, en=$auto$opt_dff.cc:195:make_patterns_logic$2350, arst={ }, srst={ }
  35 cells in clk=\clk, en=$auto$opt_dff.cc:195:make_patterns_logic$2356, arst={ }, srst={ }
  35 cells in clk=\clk, en=$auto$opt_dff.cc:195:make_patterns_logic$2362, arst={ }, srst={ }
  35 cells in clk=\clk, en=$auto$opt_dff.cc:195:make_patterns_logic$2368, arst={ }, srst={ }
  74 cells in clk=\clk, en=$auto$opt_dff.cc:220:make_patterns_logic$651, arst={ }, srst={ }
  65 cells in clk=\clk, en=$auto$opt_dff.cc:195:make_patterns_logic$2267, arst={ }, srst={ }
  35 cells in clk=\clk, en=$auto$opt_dff.cc:195:make_patterns_logic$2264, arst={ }, srst={ }
  44 cells in clk=\clk, en=$auto$opt_dff.cc:195:make_patterns_logic$2261, arst={ }, srst={ }
  42 cells in clk=\clk, en=$auto$opt_dff.cc:220:make_patterns_logic$671, arst={ }, srst={ }
  65 cells in clk=\clk, en=$auto$opt_dff.cc:195:make_patterns_logic$2258, arst={ }, srst={ }
  35 cells in clk=\clk, en=$auto$opt_dff.cc:195:make_patterns_logic$2255, arst={ }, srst={ }
  44 cells in clk=\clk, en=$auto$opt_dff.cc:195:make_patterns_logic$2252, arst={ }, srst={ }
  42 cells in clk=\clk, en=$auto$opt_dff.cc:220:make_patterns_logic$691, arst={ }, srst={ }
  65 cells in clk=\clk, en=$auto$opt_dff.cc:195:make_patterns_logic$2285, arst={ }, srst={ }
  27 cells in clk=\clk, en=$auto$opt_dff.cc:195:make_patterns_logic$2282, arst={ }, srst={ }
  44 cells in clk=\clk, en=$auto$opt_dff.cc:195:make_patterns_logic$2279, arst={ }, srst={ }
  26 cells in clk=\clk, en=$auto$opt_dff.cc:220:make_patterns_logic$711, arst={ }, srst={ }
  65 cells in clk=\clk, en=$auto$opt_dff.cc:195:make_patterns_logic$2276, arst={ }, srst={ }
  35 cells in clk=\clk, en=$auto$opt_dff.cc:195:make_patterns_logic$2273, arst={ }, srst={ }
  44 cells in clk=\clk, en=$auto$opt_dff.cc:195:make_patterns_logic$2270, arst={ }, srst={ }
  26 cells in clk=\clk, en=$auto$opt_dff.cc:220:make_patterns_logic$731, arst={ }, srst={ }
  65 cells in clk=\clk, en=$auto$opt_dff.cc:195:make_patterns_logic$2401, arst={ }, srst={ }
  27 cells in clk=\clk, en=$auto$opt_dff.cc:195:make_patterns_logic$2512, arst={ }, srst={ }
  44 cells in clk=\clk, en=$auto$opt_dff.cc:195:make_patterns_logic$2398, arst={ }, srst={ }
  42 cells in clk=\clk, en=$auto$opt_dff.cc:220:make_patterns_logic$751, arst={ }, srst={ }
  65 cells in clk=\clk, en=$auto$opt_dff.cc:195:make_patterns_logic$2407, arst={ }, srst={ }
  35 cells in clk=\clk, en=$auto$opt_dff.cc:195:make_patterns_logic$2503, arst={ }, srst={ }
  44 cells in clk=\clk, en=$auto$opt_dff.cc:195:make_patterns_logic$2404, arst={ }, srst={ }
  10 cells in clk=\clk, en=$auto$opt_dff.cc:220:make_patterns_logic$771, arst={ }, srst={ }
  74 cells in clk=\clk, en=$auto$opt_dff.cc:195:make_patterns_logic$2413, arst={ }, srst={ }
  35 cells in clk=\clk, en=$auto$opt_dff.cc:195:make_patterns_logic$2494, arst={ }, srst={ }
  44 cells in clk=\clk, en=$auto$opt_dff.cc:195:make_patterns_logic$2410, arst={ }, srst={ }
  74 cells in clk=\clk, en=$auto$opt_dff.cc:220:make_patterns_logic$791, arst={ }, srst={ }
  65 cells in clk=\clk, en=$auto$opt_dff.cc:195:make_patterns_logic$2419, arst={ }, srst={ }
  35 cells in clk=\clk, en=$auto$opt_dff.cc:195:make_patterns_logic$2485, arst={ }, srst={ }
  44 cells in clk=\clk, en=$auto$opt_dff.cc:195:make_patterns_logic$2416, arst={ }, srst={ }
  10 cells in clk=\clk, en=$auto$opt_dff.cc:220:make_patterns_logic$811, arst={ }, srst={ }
  74 cells in clk=\clk, en=$auto$opt_dff.cc:195:make_patterns_logic$2425, arst={ }, srst={ }
  35 cells in clk=\clk, en=$auto$opt_dff.cc:195:make_patterns_logic$2476, arst={ }, srst={ }
  44 cells in clk=\clk, en=$auto$opt_dff.cc:195:make_patterns_logic$2422, arst={ }, srst={ }
  26 cells in clk=\clk, en=$auto$opt_dff.cc:220:make_patterns_logic$831, arst={ }, srst={ }
  65 cells in clk=\clk, en=$auto$opt_dff.cc:195:make_patterns_logic$2431, arst={ }, srst={ }
  35 cells in clk=\clk, en=$auto$opt_dff.cc:195:make_patterns_logic$2467, arst={ }, srst={ }
  44 cells in clk=\clk, en=$auto$opt_dff.cc:195:make_patterns_logic$2428, arst={ }, srst={ }
  10 cells in clk=\clk, en=$auto$opt_dff.cc:220:make_patterns_logic$851, arst={ }, srst={ }
  74 cells in clk=\clk, en=$auto$opt_dff.cc:195:make_patterns_logic$2437, arst={ }, srst={ }
  35 cells in clk=\clk, en=$auto$opt_dff.cc:195:make_patterns_logic$2458, arst={ }, srst={ }
  44 cells in clk=\clk, en=$auto$opt_dff.cc:195:make_patterns_logic$2434, arst={ }, srst={ }
  134 cells in clk=\clk, en=$auto$opt_dff.cc:220:make_patterns_logic$871, arst={ }, srst={ }
  65 cells in clk=\clk, en=$auto$opt_dff.cc:195:make_patterns_logic$2443, arst={ }, srst={ }
  35 cells in clk=\clk, en=$auto$opt_dff.cc:195:make_patterns_logic$2449, arst={ }, srst={ }
  44 cells in clk=\clk, en=$auto$opt_dff.cc:195:make_patterns_logic$2440, arst={ }, srst={ }
  7622 cells in clk=\clk, en={ }, arst={ }, srst={ }
  32 cells in clk=\clk, en=$auto$opt_dff.cc:195:make_patterns_logic$2291, arst={ }, srst={ }
  32 cells in clk=\clk, en=$auto$opt_dff.cc:195:make_patterns_logic$2297, arst={ }, srst={ }
  24 cells in clk=\clk, en=$auto$opt_dff.cc:195:make_patterns_logic$2310, arst={ }, srst={ }
  32 cells in clk=\clk, en=$auto$opt_dff.cc:195:make_patterns_logic$2316, arst={ }, srst={ }
  24 cells in clk=\clk, en=$auto$opt_dff.cc:195:make_patterns_logic$2329, arst={ }, srst={ }
  32 cells in clk=\clk, en=$auto$opt_dff.cc:195:make_patterns_logic$2335, arst={ }, srst={ }
  32 cells in clk=\clk, en=$auto$opt_dff.cc:195:make_patterns_logic$2341, arst={ }, srst={ }
  32 cells in clk=\clk, en=$auto$opt_dff.cc:195:make_patterns_logic$2347, arst={ }, srst={ }
  32 cells in clk=\clk, en=$auto$opt_dff.cc:195:make_patterns_logic$2353, arst={ }, srst={ }
  32 cells in clk=\clk, en=$auto$opt_dff.cc:195:make_patterns_logic$2359, arst={ }, srst={ }
  32 cells in clk=\clk, en=$auto$opt_dff.cc:195:make_patterns_logic$2365, arst={ }, srst={ }
  32 cells in clk=\clk, en=$auto$opt_dff.cc:195:make_patterns_logic$2371, arst={ }, srst={ }

  #logic partitions = 74

9.232.2. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk
Extracted 7622 gates and 8745 wires to a netlist network with 1121 inputs and 1711 outputs (dfl=1).

9.232.2.1. Executing ABC.
[Time = 0.58 sec.]

9.232.3. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, asynchronously reset by \rst
Extracted 384 gates and 416 wires to a netlist network with 32 inputs and 384 outputs (dfl=1).

9.232.3.1. Executing ABC.
[Time = 0.08 sec.]

9.232.4. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:220:make_patterns_logic$871
Extracted 134 gates and 169 wires to a netlist network with 33 inputs and 16 outputs (dfl=1).

9.232.4.1. Executing ABC.
[Time = 0.07 sec.]

9.232.5. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$2413
Extracted 73 gates and 77 wires to a netlist network with 2 inputs and 13 outputs (dfl=1).

9.232.5.1. Executing ABC.
[Time = 0.08 sec.]

9.232.6. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:220:make_patterns_logic$791
Extracted 74 gates and 118 wires to a netlist network with 44 inputs and 34 outputs (dfl=1).

9.232.6.1. Executing ABC.
[Time = 0.07 sec.]

9.232.7. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$2425
Extracted 73 gates and 77 wires to a netlist network with 2 inputs and 13 outputs (dfl=1).

9.232.7.1. Executing ABC.
[Time = 0.08 sec.]

9.232.8. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:220:make_patterns_logic$651
Extracted 74 gates and 118 wires to a netlist network with 44 inputs and 34 outputs (dfl=1).

9.232.8.1. Executing ABC.
[Time = 0.06 sec.]

9.232.9. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$2437
Extracted 73 gates and 77 wires to a netlist network with 2 inputs and 13 outputs (dfl=1).

9.232.9.1. Executing ABC.
[Time = 0.08 sec.]

9.232.10. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$2407
Extracted 64 gates and 69 wires to a netlist network with 3 inputs and 22 outputs (dfl=1).

9.232.10.1. Executing ABC.
[Time = 0.09 sec.]

9.232.11. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$2431
Extracted 64 gates and 69 wires to a netlist network with 3 inputs and 22 outputs (dfl=1).

9.232.11.1. Executing ABC.
[Time = 0.08 sec.]

9.232.12. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$2443
Extracted 64 gates and 69 wires to a netlist network with 3 inputs and 22 outputs (dfl=1).

9.232.12.1. Executing ABC.
[Time = 0.08 sec.]

9.232.13. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$2267
Extracted 64 gates and 69 wires to a netlist network with 3 inputs and 22 outputs (dfl=1).

9.232.13.1. Executing ABC.
[Time = 0.08 sec.]

9.232.14. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$2401
Extracted 64 gates and 69 wires to a netlist network with 3 inputs and 22 outputs (dfl=1).

9.232.14.1. Executing ABC.
[Time = 0.08 sec.]

9.232.15. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$2419
Extracted 64 gates and 69 wires to a netlist network with 3 inputs and 22 outputs (dfl=1).

9.232.15.1. Executing ABC.
[Time = 0.08 sec.]

9.232.16. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$2258
Extracted 64 gates and 69 wires to a netlist network with 3 inputs and 22 outputs (dfl=1).

9.232.16.1. Executing ABC.
[Time = 0.07 sec.]

9.232.17. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$2276
Extracted 64 gates and 69 wires to a netlist network with 3 inputs and 22 outputs (dfl=1).

9.232.17.1. Executing ABC.
[Time = 0.08 sec.]

9.232.18. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$2285
Extracted 64 gates and 69 wires to a netlist network with 3 inputs and 22 outputs (dfl=1).

9.232.18.1. Executing ABC.
[Time = 0.09 sec.]

9.232.19. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$32026$auto$opt_dff.cc:195:make_patterns_logic$2434
Extracted 44 gates and 47 wires to a netlist network with 2 inputs and 12 outputs (dfl=1).

9.232.19.1. Executing ABC.
[Time = 0.07 sec.]

9.232.20. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$32026$auto$opt_dff.cc:195:make_patterns_logic$2398
Extracted 44 gates and 47 wires to a netlist network with 2 inputs and 12 outputs (dfl=1).

9.232.20.1. Executing ABC.
[Time = 0.07 sec.]

9.232.21. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$32026$auto$opt_dff.cc:195:make_patterns_logic$2440
Extracted 44 gates and 47 wires to a netlist network with 2 inputs and 12 outputs (dfl=1).

9.232.21.1. Executing ABC.
[Time = 0.07 sec.]

9.232.22. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$32026$auto$opt_dff.cc:195:make_patterns_logic$2270
Extracted 44 gates and 47 wires to a netlist network with 2 inputs and 12 outputs (dfl=1).

9.232.22.1. Executing ABC.
[Time = 0.07 sec.]

9.232.23. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$32026$auto$opt_dff.cc:195:make_patterns_logic$2410
Extracted 44 gates and 47 wires to a netlist network with 2 inputs and 12 outputs (dfl=1).

9.232.23.1. Executing ABC.
[Time = 0.07 sec.]

9.232.24. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$32026$auto$opt_dff.cc:195:make_patterns_logic$2416
Extracted 44 gates and 47 wires to a netlist network with 2 inputs and 12 outputs (dfl=1).

9.232.24.1. Executing ABC.
[Time = 0.07 sec.]

9.232.25. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$32026$auto$opt_dff.cc:195:make_patterns_logic$2279
Extracted 44 gates and 47 wires to a netlist network with 2 inputs and 12 outputs (dfl=1).

9.232.25.1. Executing ABC.
[Time = 0.07 sec.]

9.232.26. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$32026$auto$opt_dff.cc:195:make_patterns_logic$2404
Extracted 44 gates and 47 wires to a netlist network with 2 inputs and 12 outputs (dfl=1).

9.232.26.1. Executing ABC.
[Time = 0.07 sec.]

9.232.27. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$32026$auto$opt_dff.cc:195:make_patterns_logic$2252
Extracted 44 gates and 47 wires to a netlist network with 2 inputs and 12 outputs (dfl=1).

9.232.27.1. Executing ABC.
[Time = 0.07 sec.]

9.232.28. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$32026$auto$opt_dff.cc:195:make_patterns_logic$2261
Extracted 44 gates and 47 wires to a netlist network with 2 inputs and 12 outputs (dfl=1).

9.232.28.1. Executing ABC.
[Time = 0.07 sec.]

9.232.29. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$32026$auto$opt_dff.cc:195:make_patterns_logic$2422
Extracted 44 gates and 47 wires to a netlist network with 2 inputs and 12 outputs (dfl=1).

9.232.29.1. Executing ABC.
[Time = 0.09 sec.]

9.232.30. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$32026$auto$opt_dff.cc:195:make_patterns_logic$2428
Extracted 44 gates and 47 wires to a netlist network with 2 inputs and 12 outputs (dfl=1).

9.232.30.1. Executing ABC.
[Time = 0.07 sec.]

9.232.31. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:220:make_patterns_logic$691
Extracted 42 gates and 70 wires to a netlist network with 28 inputs and 18 outputs (dfl=1).

9.232.31.1. Executing ABC.
[Time = 0.05 sec.]

9.232.32. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:220:make_patterns_logic$671
Extracted 42 gates and 70 wires to a netlist network with 28 inputs and 18 outputs (dfl=1).

9.232.32.1. Executing ABC.
[Time = 0.05 sec.]

9.232.33. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:220:make_patterns_logic$751
Extracted 42 gates and 70 wires to a netlist network with 28 inputs and 18 outputs (dfl=1).

9.232.33.1. Executing ABC.
[Time = 0.05 sec.]

9.232.34. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$2494
Extracted 35 gates and 71 wires to a netlist network with 35 inputs and 35 outputs (dfl=1).

9.232.34.1. Executing ABC.
[Time = 0.06 sec.]

9.232.35. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$2458
Extracted 35 gates and 71 wires to a netlist network with 35 inputs and 35 outputs (dfl=1).

9.232.35.1. Executing ABC.
[Time = 0.07 sec.]

9.232.36. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$2288
Extracted 35 gates and 69 wires to a netlist network with 34 inputs and 34 outputs (dfl=1).

9.232.36.1. Executing ABC.
[Time = 0.05 sec.]

9.232.37. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$2485
Extracted 35 gates and 71 wires to a netlist network with 35 inputs and 35 outputs (dfl=1).

9.232.37.1. Executing ABC.
[Time = 0.06 sec.]

9.232.38. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$2449
Extracted 35 gates and 71 wires to a netlist network with 35 inputs and 35 outputs (dfl=1).

9.232.38.1. Executing ABC.
[Time = 0.06 sec.]

9.232.39. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$2476
Extracted 35 gates and 71 wires to a netlist network with 35 inputs and 35 outputs (dfl=1).

9.232.39.1. Executing ABC.
[Time = 0.06 sec.]

9.232.40. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$2467
Extracted 35 gates and 71 wires to a netlist network with 35 inputs and 35 outputs (dfl=1).

9.232.40.1. Executing ABC.
[Time = 0.07 sec.]

9.232.41. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$2503
Extracted 35 gates and 71 wires to a netlist network with 35 inputs and 35 outputs (dfl=1).

9.232.41.1. Executing ABC.
[Time = 0.06 sec.]

9.232.42. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$2294
Extracted 35 gates and 69 wires to a netlist network with 34 inputs and 34 outputs (dfl=1).

9.232.42.1. Executing ABC.
[Time = 0.05 sec.]

9.232.43. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$2313
Extracted 35 gates and 69 wires to a netlist network with 34 inputs and 34 outputs (dfl=1).

9.232.43.1. Executing ABC.
[Time = 0.05 sec.]

9.232.44. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$2332
Extracted 35 gates and 69 wires to a netlist network with 34 inputs and 34 outputs (dfl=1).

9.232.44.1. Executing ABC.
[Time = 0.05 sec.]

9.232.45. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$2338
Extracted 35 gates and 69 wires to a netlist network with 34 inputs and 34 outputs (dfl=1).

9.232.45.1. Executing ABC.
[Time = 0.05 sec.]

9.232.46. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$2344
Extracted 35 gates and 69 wires to a netlist network with 34 inputs and 34 outputs (dfl=1).

9.232.46.1. Executing ABC.
[Time = 0.05 sec.]

9.232.47. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$2350
Extracted 35 gates and 69 wires to a netlist network with 34 inputs and 34 outputs (dfl=1).

9.232.47.1. Executing ABC.
[Time = 0.05 sec.]

9.232.48. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$2356
Extracted 35 gates and 69 wires to a netlist network with 34 inputs and 34 outputs (dfl=1).

9.232.48.1. Executing ABC.
[Time = 0.05 sec.]

9.232.49. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$2362
Extracted 35 gates and 69 wires to a netlist network with 34 inputs and 34 outputs (dfl=1).

9.232.49.1. Executing ABC.
[Time = 0.05 sec.]

9.232.50. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$2368
Extracted 35 gates and 69 wires to a netlist network with 34 inputs and 34 outputs (dfl=1).

9.232.50.1. Executing ABC.
[Time = 0.05 sec.]

9.232.51. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$2264
Extracted 35 gates and 71 wires to a netlist network with 35 inputs and 35 outputs (dfl=1).

9.232.51.1. Executing ABC.
[Time = 0.06 sec.]

9.232.52. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$2255
Extracted 35 gates and 71 wires to a netlist network with 35 inputs and 35 outputs (dfl=1).

9.232.52.1. Executing ABC.
[Time = 0.06 sec.]

9.232.53. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$2273
Extracted 35 gates and 71 wires to a netlist network with 35 inputs and 35 outputs (dfl=1).

9.232.53.1. Executing ABC.
[Time = 0.06 sec.]

9.232.54. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$43600$auto$opt_dff.cc:195:make_patterns_logic$2297
Extracted 32 gates and 64 wires to a netlist network with 32 inputs and 32 outputs (dfl=1).

9.232.54.1. Executing ABC.
[Time = 0.04 sec.]

9.232.55. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$43153$auto$opt_dff.cc:195:make_patterns_logic$2359
Extracted 32 gates and 64 wires to a netlist network with 32 inputs and 32 outputs (dfl=1).

9.232.55.1. Executing ABC.
[Time = 0.05 sec.]

9.232.56. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$43562$auto$opt_dff.cc:195:make_patterns_logic$2291
Extracted 32 gates and 64 wires to a netlist network with 32 inputs and 32 outputs (dfl=1).

9.232.56.1. Executing ABC.
[Time = 0.05 sec.]

9.232.57. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$43638$auto$opt_dff.cc:195:make_patterns_logic$2316
Extracted 32 gates and 64 wires to a netlist network with 32 inputs and 32 outputs (dfl=1).

9.232.57.1. Executing ABC.
[Time = 0.05 sec.]

9.232.58. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$43115$auto$opt_dff.cc:195:make_patterns_logic$2353
Extracted 32 gates and 64 wires to a netlist network with 32 inputs and 32 outputs (dfl=1).

9.232.58.1. Executing ABC.
[Time = 0.05 sec.]

9.232.59. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$43039$auto$opt_dff.cc:195:make_patterns_logic$2347
Extracted 32 gates and 64 wires to a netlist network with 32 inputs and 32 outputs (dfl=1).

9.232.59.1. Executing ABC.
[Time = 0.05 sec.]

9.232.60. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$42964$auto$opt_dff.cc:195:make_patterns_logic$2365
Extracted 32 gates and 64 wires to a netlist network with 32 inputs and 32 outputs (dfl=1).

9.232.60.1. Executing ABC.
[Time = 0.04 sec.]

9.232.61. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$42926$auto$opt_dff.cc:195:make_patterns_logic$2341
Extracted 32 gates and 64 wires to a netlist network with 32 inputs and 32 outputs (dfl=1).

9.232.61.1. Executing ABC.
[Time = 0.05 sec.]

9.232.62. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$43191$auto$opt_dff.cc:195:make_patterns_logic$2335
Extracted 32 gates and 64 wires to a netlist network with 32 inputs and 32 outputs (dfl=1).

9.232.62.1. Executing ABC.
[Time = 0.04 sec.]

9.232.63. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$43077$auto$opt_dff.cc:195:make_patterns_logic$2371
Extracted 32 gates and 64 wires to a netlist network with 32 inputs and 32 outputs (dfl=1).

9.232.63.1. Executing ABC.
[Time = 0.05 sec.]

9.232.64. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$2512
Extracted 27 gates and 55 wires to a netlist network with 27 inputs and 27 outputs (dfl=1).

9.232.64.1. Executing ABC.
[Time = 0.07 sec.]

9.232.65. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$2282
Extracted 27 gates and 55 wires to a netlist network with 27 inputs and 27 outputs (dfl=1).

9.232.65.1. Executing ABC.
[Time = 0.06 sec.]

9.232.66. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$2319
Extracted 27 gates and 53 wires to a netlist network with 26 inputs and 26 outputs (dfl=1).

9.232.66.1. Executing ABC.
[Time = 0.05 sec.]

9.232.67. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$2300
Extracted 27 gates and 53 wires to a netlist network with 26 inputs and 26 outputs (dfl=1).

9.232.67.1. Executing ABC.
[Time = 0.05 sec.]

9.232.68. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:220:make_patterns_logic$831
Extracted 26 gates and 46 wires to a netlist network with 20 inputs and 10 outputs (dfl=1).

9.232.68.1. Executing ABC.
[Time = 0.05 sec.]

9.232.69. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:220:make_patterns_logic$731
Extracted 26 gates and 46 wires to a netlist network with 20 inputs and 10 outputs (dfl=1).

9.232.69.1. Executing ABC.
[Time = 0.05 sec.]

9.232.70. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:220:make_patterns_logic$711
Extracted 26 gates and 40 wires to a netlist network with 13 inputs and 10 outputs (dfl=1).

9.232.70.1. Executing ABC.
[Time = 0.04 sec.]

9.232.71. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$44676$auto$opt_dff.cc:195:make_patterns_logic$2310
Extracted 24 gates and 48 wires to a netlist network with 24 inputs and 24 outputs (dfl=1).

9.232.71.1. Executing ABC.
[Time = 0.04 sec.]

9.232.72. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$44646$auto$opt_dff.cc:195:make_patterns_logic$2329
Extracted 24 gates and 48 wires to a netlist network with 24 inputs and 24 outputs (dfl=1).

9.232.72.1. Executing ABC.
[Time = 0.05 sec.]

9.232.73. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:220:make_patterns_logic$851
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 10 outputs (dfl=1).

9.232.73.1. Executing ABC.
[Time = 0.04 sec.]

9.232.74. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:220:make_patterns_logic$811
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 10 outputs (dfl=1).

9.232.74.1. Executing ABC.
[Time = 0.05 sec.]

9.232.75. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:220:make_patterns_logic$771
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 10 outputs (dfl=1).

9.232.75.1. Executing ABC.
[Time = 0.05 sec.]

9.233. Executing OPT_EXPR pass (perform const folding).
Optimizing module design122_12_5_top.

9.234. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\design122_12_5_top'.
<suppressed ~69 debug messages>
Removed a total of 23 cells.

9.235. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \design122_12_5_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

9.236. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \design122_12_5_top.
Performed a total of 0 changes.

9.237. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\design122_12_5_top'.
Removed a total of 0 cells.

9.238. Executing OPT_SHARE pass.

9.239. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=2384, #solve=0, #remove=0, time=0.08 sec.]

9.240. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \design122_12_5_top..
Removed 1 unused cells and 11151 unused wires.
<suppressed ~14 debug messages>

9.241. Executing OPT_EXPR pass (perform const folding).
Optimizing module design122_12_5_top.

9.242. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \design122_12_5_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

9.243. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \design122_12_5_top.
Performed a total of 0 changes.

9.244. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\design122_12_5_top'.
Removed a total of 0 cells.

9.245. Executing OPT_SHARE pass.

9.246. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=2384, #solve=0, #remove=0, time=0.09 sec.]

9.247. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \design122_12_5_top..

9.248. Executing OPT_EXPR pass (perform const folding).
Optimizing module design122_12_5_top.

RUN-OPT ITERATIONS DONE : 2

ABC-DFF iteration : 2

9.249. Executing ABC pass (technology mapping using ABC).

9.249.1. Summary of detected clock domains:
  20 cells in clk=\clk, en=$abc$45059$auto$opt_dff.cc:220:make_patterns_logic$771, arst={ }, srst={ }
  20 cells in clk=\clk, en=$abc$45030$auto$opt_dff.cc:220:make_patterns_logic$811, arst={ }, srst={ }
  20 cells in clk=\clk, en=$abc$45001$auto$opt_dff.cc:220:make_patterns_logic$851, arst={ }, srst={ }
  73 cells in clk=\clk, en=$abc$44646$auto$opt_dff.cc:195:make_patterns_logic$2329, arst={ }, srst={ }
  73 cells in clk=\clk, en=$abc$44676$auto$opt_dff.cc:195:make_patterns_logic$2310, arst={ }, srst={ }
  4 cells in clk=\clk, en=$abc$44834$auto$opt_dff.cc:220:make_patterns_logic$711, arst={ }, srst={ }
  18 cells in clk=\clk, en=$abc$44799$auto$opt_dff.cc:220:make_patterns_logic$731, arst={ }, srst={ }
  18 cells in clk=\clk, en=$abc$44764$auto$opt_dff.cc:220:make_patterns_logic$831, arst={ }, srst={ }
  27 cells in clk=\clk, en=$abc$44735$auto$opt_dff.cc:195:make_patterns_logic$2300, arst={ }, srst={ }
  27 cells in clk=\clk, en=$abc$44706$auto$opt_dff.cc:195:make_patterns_logic$2319, arst={ }, srst={ }
  2 cells in clk=\clk, en=$abc$44676$auto$opt_dff.cc:195:make_patterns_logic$2282, arst={ }, srst={ }
  2 cells in clk=\clk, en=$abc$44646$auto$opt_dff.cc:195:make_patterns_logic$2512, arst={ }, srst={ }
  97 cells in clk=\clk, en=$abc$43077$auto$opt_dff.cc:195:make_patterns_logic$2371, arst={ }, srst={ }
  97 cells in clk=\clk, en=$abc$43191$auto$opt_dff.cc:195:make_patterns_logic$2335, arst={ }, srst={ }
  97 cells in clk=\clk, en=$abc$42926$auto$opt_dff.cc:195:make_patterns_logic$2341, arst={ }, srst={ }
  97 cells in clk=\clk, en=$abc$42964$auto$opt_dff.cc:195:make_patterns_logic$2365, arst={ }, srst={ }
  97 cells in clk=\clk, en=$abc$43039$auto$opt_dff.cc:195:make_patterns_logic$2347, arst={ }, srst={ }
  97 cells in clk=\clk, en=$abc$43115$auto$opt_dff.cc:195:make_patterns_logic$2353, arst={ }, srst={ }
  97 cells in clk=\clk, en=$abc$43638$auto$opt_dff.cc:195:make_patterns_logic$2316, arst={ }, srst={ }
  97 cells in clk=\clk, en=$abc$43562$auto$opt_dff.cc:195:make_patterns_logic$2291, arst={ }, srst={ }
  97 cells in clk=\clk, en=$abc$43153$auto$opt_dff.cc:195:make_patterns_logic$2359, arst={ }, srst={ }
  97 cells in clk=\clk, en=$abc$43600$auto$opt_dff.cc:195:make_patterns_logic$2297, arst={ }, srst={ }
  4 cells in clk=\clk, en=$abc$43638$auto$opt_dff.cc:195:make_patterns_logic$2273, arst={ }, srst={ }
  4 cells in clk=\clk, en=$abc$43600$auto$opt_dff.cc:195:make_patterns_logic$2255, arst={ }, srst={ }
  4 cells in clk=\clk, en=$abc$43562$auto$opt_dff.cc:195:make_patterns_logic$2264, arst={ }, srst={ }
  35 cells in clk=\clk, en=$abc$43525$auto$opt_dff.cc:195:make_patterns_logic$2368, arst={ }, srst={ }
  35 cells in clk=\clk, en=$abc$43488$auto$opt_dff.cc:195:make_patterns_logic$2362, arst={ }, srst={ }
  35 cells in clk=\clk, en=$abc$43451$auto$opt_dff.cc:195:make_patterns_logic$2356, arst={ }, srst={ }
  35 cells in clk=\clk, en=$abc$43414$auto$opt_dff.cc:195:make_patterns_logic$2350, arst={ }, srst={ }
  35 cells in clk=\clk, en=$abc$43377$auto$opt_dff.cc:195:make_patterns_logic$2344, arst={ }, srst={ }
  35 cells in clk=\clk, en=$abc$43340$auto$opt_dff.cc:195:make_patterns_logic$2338, arst={ }, srst={ }
  35 cells in clk=\clk, en=$abc$43303$auto$opt_dff.cc:195:make_patterns_logic$2332, arst={ }, srst={ }
  33 cells in clk=\clk, en=$abc$43266$auto$opt_dff.cc:195:make_patterns_logic$2313, arst={ }, srst={ }
  33 cells in clk=\clk, en=$abc$43229$auto$opt_dff.cc:195:make_patterns_logic$2294, arst={ }, srst={ }
  2 cells in clk=\clk, en=$abc$43191$auto$opt_dff.cc:195:make_patterns_logic$2503, arst={ }, srst={ }
  2 cells in clk=\clk, en=$abc$43153$auto$opt_dff.cc:195:make_patterns_logic$2467, arst={ }, srst={ }
  2 cells in clk=\clk, en=$abc$43115$auto$opt_dff.cc:195:make_patterns_logic$2476, arst={ }, srst={ }
  2 cells in clk=\clk, en=$abc$43077$auto$opt_dff.cc:195:make_patterns_logic$2449, arst={ }, srst={ }
  2 cells in clk=\clk, en=$abc$43039$auto$opt_dff.cc:195:make_patterns_logic$2485, arst={ }, srst={ }
  33 cells in clk=\clk, en=$abc$43002$auto$opt_dff.cc:195:make_patterns_logic$2288, arst={ }, srst={ }
  2 cells in clk=\clk, en=$abc$42964$auto$opt_dff.cc:195:make_patterns_logic$2458, arst={ }, srst={ }
  2 cells in clk=\clk, en=$abc$42926$auto$opt_dff.cc:195:make_patterns_logic$2494, arst={ }, srst={ }
  34 cells in clk=\clk, en=$abc$42867$auto$opt_dff.cc:220:make_patterns_logic$751, arst={ }, srst={ }
  34 cells in clk=\clk, en=$abc$42808$auto$opt_dff.cc:220:make_patterns_logic$671, arst={ }, srst={ }
  34 cells in clk=\clk, en=$abc$42749$auto$opt_dff.cc:220:make_patterns_logic$691, arst={ }, srst={ }
  45 cells in clk=\clk, en=$abc$32026$auto$opt_dff.cc:195:make_patterns_logic$2428, arst={ }, srst={ }
  44 cells in clk=\clk, en=$abc$32026$auto$opt_dff.cc:195:make_patterns_logic$2422, arst={ }, srst={ }
  45 cells in clk=\clk, en=$abc$32026$auto$opt_dff.cc:195:make_patterns_logic$2261, arst={ }, srst={ }
  44 cells in clk=\clk, en=$abc$32026$auto$opt_dff.cc:195:make_patterns_logic$2252, arst={ }, srst={ }
  44 cells in clk=\clk, en=$abc$32026$auto$opt_dff.cc:195:make_patterns_logic$2404, arst={ }, srst={ }
  44 cells in clk=\clk, en=$abc$32026$auto$opt_dff.cc:195:make_patterns_logic$2279, arst={ }, srst={ }
  45 cells in clk=\clk, en=$abc$32026$auto$opt_dff.cc:195:make_patterns_logic$2416, arst={ }, srst={ }
  44 cells in clk=\clk, en=$abc$32026$auto$opt_dff.cc:195:make_patterns_logic$2410, arst={ }, srst={ }
  44 cells in clk=\clk, en=$abc$32026$auto$opt_dff.cc:195:make_patterns_logic$2270, arst={ }, srst={ }
  45 cells in clk=\clk, en=$abc$32026$auto$opt_dff.cc:195:make_patterns_logic$2440, arst={ }, srst={ }
  44 cells in clk=\clk, en=$abc$32026$auto$opt_dff.cc:195:make_patterns_logic$2398, arst={ }, srst={ }
  44 cells in clk=\clk, en=$abc$32026$auto$opt_dff.cc:195:make_patterns_logic$2434, arst={ }, srst={ }
  64 cells in clk=\clk, en=$abc$42001$auto$opt_dff.cc:195:make_patterns_logic$2285, arst={ }, srst={ }
  64 cells in clk=\clk, en=$abc$41925$auto$opt_dff.cc:195:make_patterns_logic$2276, arst={ }, srst={ }
  64 cells in clk=\clk, en=$abc$41849$auto$opt_dff.cc:195:make_patterns_logic$2258, arst={ }, srst={ }
  64 cells in clk=\clk, en=$abc$41773$auto$opt_dff.cc:195:make_patterns_logic$2419, arst={ }, srst={ }
  64 cells in clk=\clk, en=$abc$41697$auto$opt_dff.cc:195:make_patterns_logic$2401, arst={ }, srst={ }
  64 cells in clk=\clk, en=$abc$41621$auto$opt_dff.cc:195:make_patterns_logic$2267, arst={ }, srst={ }
  64 cells in clk=\clk, en=$abc$41545$auto$opt_dff.cc:195:make_patterns_logic$2443, arst={ }, srst={ }
  64 cells in clk=\clk, en=$abc$41469$auto$opt_dff.cc:195:make_patterns_logic$2431, arst={ }, srst={ }
  64 cells in clk=\clk, en=$abc$41393$auto$opt_dff.cc:195:make_patterns_logic$2407, arst={ }, srst={ }
  46 cells in clk=\clk, en=$abc$41333$auto$opt_dff.cc:195:make_patterns_logic$2437, arst={ }, srst={ }
  65 cells in clk=\clk, en=$abc$41226$auto$opt_dff.cc:220:make_patterns_logic$651, arst={ }, srst={ }
  46 cells in clk=\clk, en=$abc$41166$auto$opt_dff.cc:195:make_patterns_logic$2425, arst={ }, srst={ }
  65 cells in clk=\clk, en=$abc$41059$auto$opt_dff.cc:220:make_patterns_logic$791, arst={ }, srst={ }
  46 cells in clk=\clk, en=$abc$40999$auto$opt_dff.cc:195:make_patterns_logic$2413, arst={ }, srst={ }
  19 cells in clk=\clk, en=$abc$40925$auto$opt_dff.cc:220:make_patterns_logic$871, arst={ }, srst={ }
  384 cells in clk=\clk, en={ }, arst=\rst, srst={ }
  5812 cells in clk=\clk, en={ }, arst={ }, srst={ }

  #logic partitions = 74

9.249.2. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk
Extracted 5812 gates and 6660 wires to a netlist network with 848 inputs and 1246 outputs (dfl=1).

9.249.2.1. Executing ABC.
[Time = 0.47 sec.]

9.249.3. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, asynchronously reset by \rst
Extracted 384 gates and 416 wires to a netlist network with 32 inputs and 384 outputs (dfl=1).

9.249.3.1. Executing ABC.
[Time = 0.08 sec.]

9.249.4. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$43153$auto$opt_dff.cc:195:make_patterns_logic$2359
Extracted 97 gates and 132 wires to a netlist network with 35 inputs and 65 outputs (dfl=1).

9.249.4.1. Executing ABC.
[Time = 0.07 sec.]

9.249.5. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$43600$auto$opt_dff.cc:195:make_patterns_logic$2297
Extracted 97 gates and 132 wires to a netlist network with 35 inputs and 65 outputs (dfl=1).

9.249.5.1. Executing ABC.
[Time = 0.07 sec.]

9.249.6. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$43562$auto$opt_dff.cc:195:make_patterns_logic$2291
Extracted 97 gates and 132 wires to a netlist network with 35 inputs and 65 outputs (dfl=1).

9.249.6.1. Executing ABC.
[Time = 0.07 sec.]

9.249.7. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$43638$auto$opt_dff.cc:195:make_patterns_logic$2316
Extracted 97 gates and 132 wires to a netlist network with 35 inputs and 65 outputs (dfl=1).

9.249.7.1. Executing ABC.
[Time = 0.07 sec.]

9.249.8. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$43115$auto$opt_dff.cc:195:make_patterns_logic$2353
Extracted 97 gates and 132 wires to a netlist network with 35 inputs and 65 outputs (dfl=1).

9.249.8.1. Executing ABC.
[Time = 0.08 sec.]

9.249.9. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$43039$auto$opt_dff.cc:195:make_patterns_logic$2347
Extracted 97 gates and 132 wires to a netlist network with 35 inputs and 65 outputs (dfl=1).

9.249.9.1. Executing ABC.
[Time = 0.07 sec.]

9.249.10. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$42964$auto$opt_dff.cc:195:make_patterns_logic$2365
Extracted 97 gates and 132 wires to a netlist network with 35 inputs and 65 outputs (dfl=1).

9.249.10.1. Executing ABC.
[Time = 0.07 sec.]

9.249.11. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$42926$auto$opt_dff.cc:195:make_patterns_logic$2341
Extracted 97 gates and 132 wires to a netlist network with 35 inputs and 65 outputs (dfl=1).

9.249.11.1. Executing ABC.
[Time = 0.07 sec.]

9.249.12. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$43191$auto$opt_dff.cc:195:make_patterns_logic$2335
Extracted 97 gates and 132 wires to a netlist network with 35 inputs and 65 outputs (dfl=1).

9.249.12.1. Executing ABC.
[Time = 0.07 sec.]

9.249.13. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$43077$auto$opt_dff.cc:195:make_patterns_logic$2371
Extracted 97 gates and 132 wires to a netlist network with 35 inputs and 65 outputs (dfl=1).

9.249.13.1. Executing ABC.
[Time = 0.07 sec.]

9.249.14. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$44676$auto$opt_dff.cc:195:make_patterns_logic$2310
Extracted 73 gates and 100 wires to a netlist network with 27 inputs and 49 outputs (dfl=1).

9.249.14.1. Executing ABC.
[Time = 0.07 sec.]

9.249.15. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$44646$auto$opt_dff.cc:195:make_patterns_logic$2329
Extracted 73 gates and 100 wires to a netlist network with 27 inputs and 49 outputs (dfl=1).

9.249.15.1. Executing ABC.
[Time = 0.07 sec.]

9.249.16. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$41226$auto$opt_dff.cc:220:make_patterns_logic$651
Extracted 65 gates and 100 wires to a netlist network with 35 inputs and 33 outputs (dfl=1).

9.249.16.1. Executing ABC.
[Time = 0.05 sec.]

9.249.17. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$41059$auto$opt_dff.cc:220:make_patterns_logic$791
Extracted 65 gates and 100 wires to a netlist network with 35 inputs and 33 outputs (dfl=1).

9.249.17.1. Executing ABC.
[Time = 0.05 sec.]

9.249.18. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$42001$auto$opt_dff.cc:195:make_patterns_logic$2285
Extracted 64 gates and 67 wires to a netlist network with 3 inputs and 23 outputs (dfl=1).

9.249.18.1. Executing ABC.
[Time = 0.06 sec.]

9.249.19. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$41925$auto$opt_dff.cc:195:make_patterns_logic$2276
Extracted 64 gates and 67 wires to a netlist network with 3 inputs and 23 outputs (dfl=1).

9.249.19.1. Executing ABC.
[Time = 0.06 sec.]

9.249.20. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$41849$auto$opt_dff.cc:195:make_patterns_logic$2258
Extracted 64 gates and 67 wires to a netlist network with 3 inputs and 23 outputs (dfl=1).

9.249.20.1. Executing ABC.
[Time = 0.07 sec.]

9.249.21. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$41773$auto$opt_dff.cc:195:make_patterns_logic$2419
Extracted 64 gates and 67 wires to a netlist network with 3 inputs and 23 outputs (dfl=1).

9.249.21.1. Executing ABC.
[Time = 0.06 sec.]

9.249.22. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$41697$auto$opt_dff.cc:195:make_patterns_logic$2401
Extracted 64 gates and 67 wires to a netlist network with 3 inputs and 23 outputs (dfl=1).

9.249.22.1. Executing ABC.
[Time = 0.07 sec.]

9.249.23. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$41621$auto$opt_dff.cc:195:make_patterns_logic$2267
Extracted 64 gates and 67 wires to a netlist network with 3 inputs and 23 outputs (dfl=1).

9.249.23.1. Executing ABC.
[Time = 0.06 sec.]

9.249.24. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$41545$auto$opt_dff.cc:195:make_patterns_logic$2443
Extracted 64 gates and 67 wires to a netlist network with 3 inputs and 23 outputs (dfl=1).

9.249.24.1. Executing ABC.
[Time = 0.06 sec.]

9.249.25. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$41393$auto$opt_dff.cc:195:make_patterns_logic$2407
Extracted 64 gates and 67 wires to a netlist network with 3 inputs and 23 outputs (dfl=1).

9.249.25.1. Executing ABC.
[Time = 0.07 sec.]

9.249.26. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$41469$auto$opt_dff.cc:195:make_patterns_logic$2431
Extracted 64 gates and 67 wires to a netlist network with 3 inputs and 23 outputs (dfl=1).

9.249.26.1. Executing ABC.
[Time = 0.07 sec.]

9.249.27. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$41333$auto$opt_dff.cc:195:make_patterns_logic$2437
Extracted 46 gates and 50 wires to a netlist network with 4 inputs and 14 outputs (dfl=1).

9.249.27.1. Executing ABC.
[Time = 0.07 sec.]

9.249.28. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$41166$auto$opt_dff.cc:195:make_patterns_logic$2425
Extracted 46 gates and 50 wires to a netlist network with 4 inputs and 14 outputs (dfl=1).

9.249.28.1. Executing ABC.
[Time = 0.06 sec.]

9.249.29. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$40999$auto$opt_dff.cc:195:make_patterns_logic$2413
Extracted 46 gates and 50 wires to a netlist network with 4 inputs and 14 outputs (dfl=1).

9.249.29.1. Executing ABC.
[Time = 0.06 sec.]

9.249.30. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$32026$auto$opt_dff.cc:195:make_patterns_logic$2261
Extracted 44 gates and 47 wires to a netlist network with 3 inputs and 13 outputs (dfl=1).

9.249.30.1. Executing ABC.
[Time = 0.05 sec.]

9.249.31. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$32026$auto$opt_dff.cc:195:make_patterns_logic$2428
Extracted 45 gates and 47 wires to a netlist network with 2 inputs and 14 outputs (dfl=1).

9.249.31.1. Executing ABC.
[Time = 0.05 sec.]

9.249.32. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$32026$auto$opt_dff.cc:195:make_patterns_logic$2416
Extracted 44 gates and 47 wires to a netlist network with 3 inputs and 13 outputs (dfl=1).

9.249.32.1. Executing ABC.
[Time = 0.05 sec.]

9.249.33. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$32026$auto$opt_dff.cc:195:make_patterns_logic$2440
Extracted 44 gates and 47 wires to a netlist network with 3 inputs and 13 outputs (dfl=1).

9.249.33.1. Executing ABC.
[Time = 0.06 sec.]

9.249.34. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$32026$auto$opt_dff.cc:195:make_patterns_logic$2404
Extracted 44 gates and 47 wires to a netlist network with 3 inputs and 13 outputs (dfl=1).

9.249.34.1. Executing ABC.
[Time = 0.09 sec.]

9.249.35. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$32026$auto$opt_dff.cc:195:make_patterns_logic$2252
Extracted 44 gates and 47 wires to a netlist network with 3 inputs and 13 outputs (dfl=1).

9.249.35.1. Executing ABC.
[Time = 0.06 sec.]

9.249.36. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$32026$auto$opt_dff.cc:195:make_patterns_logic$2422
Extracted 44 gates and 47 wires to a netlist network with 3 inputs and 13 outputs (dfl=1).

9.249.36.1. Executing ABC.
[Time = 0.05 sec.]

9.249.37. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$32026$auto$opt_dff.cc:195:make_patterns_logic$2434
Extracted 44 gates and 47 wires to a netlist network with 3 inputs and 13 outputs (dfl=1).

9.249.37.1. Executing ABC.
[Time = 0.05 sec.]

9.249.38. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$32026$auto$opt_dff.cc:195:make_patterns_logic$2398
Extracted 44 gates and 47 wires to a netlist network with 3 inputs and 13 outputs (dfl=1).

9.249.38.1. Executing ABC.
[Time = 0.06 sec.]

9.249.39. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$32026$auto$opt_dff.cc:195:make_patterns_logic$2279
Extracted 44 gates and 47 wires to a netlist network with 3 inputs and 13 outputs (dfl=1).

9.249.39.1. Executing ABC.
[Time = 0.07 sec.]

9.249.40. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$32026$auto$opt_dff.cc:195:make_patterns_logic$2270
Extracted 44 gates and 47 wires to a netlist network with 3 inputs and 13 outputs (dfl=1).

9.249.40.1. Executing ABC.
[Time = 0.06 sec.]

9.249.41. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$32026$auto$opt_dff.cc:195:make_patterns_logic$2410
Extracted 44 gates and 47 wires to a netlist network with 3 inputs and 13 outputs (dfl=1).

9.249.41.1. Executing ABC.
[Time = 0.05 sec.]

9.249.42. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$43303$auto$opt_dff.cc:195:make_patterns_logic$2332
Extracted 35 gates and 69 wires to a netlist network with 34 inputs and 34 outputs (dfl=1).

9.249.42.1. Executing ABC.
[Time = 0.05 sec.]

9.249.43. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$43340$auto$opt_dff.cc:195:make_patterns_logic$2338
Extracted 35 gates and 69 wires to a netlist network with 34 inputs and 34 outputs (dfl=1).

9.249.43.1. Executing ABC.
[Time = 0.05 sec.]

9.249.44. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$43377$auto$opt_dff.cc:195:make_patterns_logic$2344
Extracted 35 gates and 69 wires to a netlist network with 34 inputs and 34 outputs (dfl=1).

9.249.44.1. Executing ABC.
[Time = 0.05 sec.]

9.249.45. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$43414$auto$opt_dff.cc:195:make_patterns_logic$2350
Extracted 35 gates and 69 wires to a netlist network with 34 inputs and 34 outputs (dfl=1).

9.249.45.1. Executing ABC.
[Time = 0.05 sec.]

9.249.46. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$43451$auto$opt_dff.cc:195:make_patterns_logic$2356
Extracted 35 gates and 69 wires to a netlist network with 34 inputs and 34 outputs (dfl=1).

9.249.46.1. Executing ABC.
[Time = 0.05 sec.]

9.249.47. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$43488$auto$opt_dff.cc:195:make_patterns_logic$2362
Extracted 35 gates and 69 wires to a netlist network with 34 inputs and 34 outputs (dfl=1).

9.249.47.1. Executing ABC.
[Time = 0.05 sec.]

9.249.48. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$43525$auto$opt_dff.cc:195:make_patterns_logic$2368
Extracted 35 gates and 69 wires to a netlist network with 34 inputs and 34 outputs (dfl=1).

9.249.48.1. Executing ABC.
[Time = 0.05 sec.]

9.249.49. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$42867$auto$opt_dff.cc:220:make_patterns_logic$751
Extracted 33 gates and 52 wires to a netlist network with 19 inputs and 17 outputs (dfl=1).

9.249.49.1. Executing ABC.
[Time = 0.05 sec.]

9.249.50. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$42808$auto$opt_dff.cc:220:make_patterns_logic$671
Extracted 33 gates and 52 wires to a netlist network with 19 inputs and 17 outputs (dfl=1).

9.249.50.1. Executing ABC.
[Time = 0.05 sec.]

9.249.51. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$42749$auto$opt_dff.cc:220:make_patterns_logic$691
Extracted 33 gates and 52 wires to a netlist network with 19 inputs and 17 outputs (dfl=1).

9.249.51.1. Executing ABC.
[Time = 0.05 sec.]

9.249.52. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$43002$auto$opt_dff.cc:195:make_patterns_logic$2288
Extracted 33 gates and 66 wires to a netlist network with 33 inputs and 33 outputs (dfl=1).

9.249.52.1. Executing ABC.
[Time = 0.05 sec.]

9.249.53. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$43229$auto$opt_dff.cc:195:make_patterns_logic$2294
Extracted 33 gates and 66 wires to a netlist network with 33 inputs and 33 outputs (dfl=1).

9.249.53.1. Executing ABC.
[Time = 0.05 sec.]

9.249.54. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$43266$auto$opt_dff.cc:195:make_patterns_logic$2313
Extracted 33 gates and 66 wires to a netlist network with 33 inputs and 33 outputs (dfl=1).

9.249.54.1. Executing ABC.
[Time = 0.05 sec.]

9.249.55. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$44706$auto$opt_dff.cc:195:make_patterns_logic$2319
Extracted 27 gates and 53 wires to a netlist network with 26 inputs and 26 outputs (dfl=1).

9.249.55.1. Executing ABC.
[Time = 0.05 sec.]

9.249.56. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$44735$auto$opt_dff.cc:195:make_patterns_logic$2300
Extracted 27 gates and 53 wires to a netlist network with 26 inputs and 26 outputs (dfl=1).

9.249.56.1. Executing ABC.
[Time = 0.05 sec.]

9.249.57. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$45030$auto$opt_dff.cc:220:make_patterns_logic$811
Extracted 19 gates and 31 wires to a netlist network with 12 inputs and 10 outputs (dfl=1).

9.249.57.1. Executing ABC.
[Time = 0.05 sec.]

9.249.58. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$45059$auto$opt_dff.cc:220:make_patterns_logic$771
Extracted 19 gates and 31 wires to a netlist network with 12 inputs and 10 outputs (dfl=1).

9.249.58.1. Executing ABC.
[Time = 0.05 sec.]

9.249.59. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$45001$auto$opt_dff.cc:220:make_patterns_logic$851
Extracted 19 gates and 31 wires to a netlist network with 12 inputs and 10 outputs (dfl=1).

9.249.59.1. Executing ABC.
[Time = 0.05 sec.]

9.249.60. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$40925$auto$opt_dff.cc:220:make_patterns_logic$871
Extracted 19 gates and 30 wires to a netlist network with 10 inputs and 10 outputs (dfl=1).

9.249.60.1. Executing ABC.
[Time = 0.05 sec.]

9.249.61. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$44799$auto$opt_dff.cc:220:make_patterns_logic$731
Extracted 17 gates and 28 wires to a netlist network with 11 inputs and 9 outputs (dfl=1).

9.249.61.1. Executing ABC.
[Time = 0.05 sec.]

9.249.62. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$44764$auto$opt_dff.cc:220:make_patterns_logic$831
Extracted 17 gates and 28 wires to a netlist network with 11 inputs and 9 outputs (dfl=1).

9.249.62.1. Executing ABC.
[Time = 0.05 sec.]

9.249.63. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$43638$auto$opt_dff.cc:195:make_patterns_logic$2273
Extracted 4 gates and 7 wires to a netlist network with 3 inputs and 4 outputs (dfl=1).

9.249.63.1. Executing ABC.
[Time = 0.05 sec.]

9.249.64. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$44834$auto$opt_dff.cc:220:make_patterns_logic$711
Extracted 3 gates and 7 wires to a netlist network with 4 inputs and 2 outputs (dfl=1).

9.249.64.1. Executing ABC.
[Time = 0.05 sec.]

9.249.65. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$43600$auto$opt_dff.cc:195:make_patterns_logic$2255
Extracted 4 gates and 7 wires to a netlist network with 3 inputs and 4 outputs (dfl=1).

9.249.65.1. Executing ABC.
[Time = 0.05 sec.]

9.249.66. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$43562$auto$opt_dff.cc:195:make_patterns_logic$2264
Extracted 4 gates and 7 wires to a netlist network with 3 inputs and 4 outputs (dfl=1).

9.249.66.1. Executing ABC.
[Time = 0.04 sec.]

9.249.67. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$42926$auto$opt_dff.cc:195:make_patterns_logic$2494
Extracted 2 gates and 4 wires to a netlist network with 2 inputs and 2 outputs (dfl=1).

9.249.67.1. Executing ABC.
[Time = 0.04 sec.]

9.249.68. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$44646$auto$opt_dff.cc:195:make_patterns_logic$2512
Extracted 2 gates and 4 wires to a netlist network with 2 inputs and 2 outputs (dfl=1).

9.249.68.1. Executing ABC.
[Time = 0.05 sec.]

9.249.69. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$44676$auto$opt_dff.cc:195:make_patterns_logic$2282
Extracted 2 gates and 4 wires to a netlist network with 2 inputs and 2 outputs (dfl=1).

9.249.69.1. Executing ABC.
[Time = 0.04 sec.]

9.249.70. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$43191$auto$opt_dff.cc:195:make_patterns_logic$2503
Extracted 2 gates and 4 wires to a netlist network with 2 inputs and 2 outputs (dfl=1).

9.249.70.1. Executing ABC.
[Time = 0.05 sec.]

9.249.71. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$43153$auto$opt_dff.cc:195:make_patterns_logic$2467
Extracted 2 gates and 4 wires to a netlist network with 2 inputs and 2 outputs (dfl=1).

9.249.71.1. Executing ABC.
[Time = 0.05 sec.]

9.249.72. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$43115$auto$opt_dff.cc:195:make_patterns_logic$2476
Extracted 2 gates and 4 wires to a netlist network with 2 inputs and 2 outputs (dfl=1).

9.249.72.1. Executing ABC.
[Time = 0.05 sec.]

9.249.73. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$43077$auto$opt_dff.cc:195:make_patterns_logic$2449
Extracted 2 gates and 4 wires to a netlist network with 2 inputs and 2 outputs (dfl=1).

9.249.73.1. Executing ABC.
[Time = 0.05 sec.]

9.249.74. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$43039$auto$opt_dff.cc:195:make_patterns_logic$2485
Extracted 2 gates and 4 wires to a netlist network with 2 inputs and 2 outputs (dfl=1).

9.249.74.1. Executing ABC.
[Time = 0.04 sec.]

9.249.75. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$42964$auto$opt_dff.cc:195:make_patterns_logic$2458
Extracted 2 gates and 4 wires to a netlist network with 2 inputs and 2 outputs (dfl=1).

9.249.75.1. Executing ABC.
[Time = 0.05 sec.]

9.250. Executing OPT_EXPR pass (perform const folding).
Optimizing module design122_12_5_top.

9.251. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\design122_12_5_top'.
<suppressed ~84 debug messages>
Removed a total of 28 cells.

9.252. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \design122_12_5_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

9.253. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \design122_12_5_top.
Performed a total of 0 changes.

9.254. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\design122_12_5_top'.
Removed a total of 0 cells.

9.255. Executing OPT_SHARE pass.

9.256. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=2379, #solve=0, #remove=0, time=0.11 sec.]

9.257. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \design122_12_5_top..
Removed 0 unused cells and 14491 unused wires.
<suppressed ~1 debug messages>

9.258. Executing OPT_EXPR pass (perform const folding).
Optimizing module design122_12_5_top.

RUN-OPT ITERATIONS DONE : 1

ABC-DFF iteration : 3

9.259. Executing ABC pass (technology mapping using ABC).

9.259.1. Summary of detected clock domains:
  5 cells in clk=\clk, en=$abc$42964$auto$opt_dff.cc:195:make_patterns_logic$2458, arst={ }, srst={ }
  5 cells in clk=\clk, en=$abc$43039$auto$opt_dff.cc:195:make_patterns_logic$2485, arst={ }, srst={ }
  5 cells in clk=\clk, en=$abc$43077$auto$opt_dff.cc:195:make_patterns_logic$2449, arst={ }, srst={ }
  5 cells in clk=\clk, en=$abc$43115$auto$opt_dff.cc:195:make_patterns_logic$2476, arst={ }, srst={ }
  5 cells in clk=\clk, en=$abc$43153$auto$opt_dff.cc:195:make_patterns_logic$2467, arst={ }, srst={ }
  5 cells in clk=\clk, en=$abc$43191$auto$opt_dff.cc:195:make_patterns_logic$2503, arst={ }, srst={ }
  5 cells in clk=\clk, en=$abc$44676$auto$opt_dff.cc:195:make_patterns_logic$2282, arst={ }, srst={ }
  5 cells in clk=\clk, en=$abc$44646$auto$opt_dff.cc:195:make_patterns_logic$2512, arst={ }, srst={ }
  5 cells in clk=\clk, en=$abc$42926$auto$opt_dff.cc:195:make_patterns_logic$2494, arst={ }, srst={ }
  5 cells in clk=\clk, en=$abc$43562$auto$opt_dff.cc:195:make_patterns_logic$2264, arst={ }, srst={ }
  5 cells in clk=\clk, en=$abc$43600$auto$opt_dff.cc:195:make_patterns_logic$2255, arst={ }, srst={ }
  4 cells in clk=\clk, en=$abc$44834$auto$opt_dff.cc:220:make_patterns_logic$711, arst={ }, srst={ }
  5 cells in clk=\clk, en=$abc$43638$auto$opt_dff.cc:195:make_patterns_logic$2273, arst={ }, srst={ }
  18 cells in clk=\clk, en=$abc$44764$auto$opt_dff.cc:220:make_patterns_logic$831, arst={ }, srst={ }
  18 cells in clk=\clk, en=$abc$44799$auto$opt_dff.cc:220:make_patterns_logic$731, arst={ }, srst={ }
  10 cells in clk=\clk, en=$abc$40925$auto$opt_dff.cc:220:make_patterns_logic$871, arst={ }, srst={ }
  20 cells in clk=\clk, en=$abc$45001$auto$opt_dff.cc:220:make_patterns_logic$851, arst={ }, srst={ }
  20 cells in clk=\clk, en=$abc$45059$auto$opt_dff.cc:220:make_patterns_logic$771, arst={ }, srst={ }
  20 cells in clk=\clk, en=$abc$45030$auto$opt_dff.cc:220:make_patterns_logic$811, arst={ }, srst={ }
  25 cells in clk=\clk, en=$abc$44735$auto$opt_dff.cc:195:make_patterns_logic$2300, arst={ }, srst={ }
  25 cells in clk=\clk, en=$abc$44706$auto$opt_dff.cc:195:make_patterns_logic$2319, arst={ }, srst={ }
  33 cells in clk=\clk, en=$abc$43266$auto$opt_dff.cc:195:make_patterns_logic$2313, arst={ }, srst={ }
  33 cells in clk=\clk, en=$abc$43229$auto$opt_dff.cc:195:make_patterns_logic$2294, arst={ }, srst={ }
  33 cells in clk=\clk, en=$abc$43002$auto$opt_dff.cc:195:make_patterns_logic$2288, arst={ }, srst={ }
  34 cells in clk=\clk, en=$abc$42749$auto$opt_dff.cc:220:make_patterns_logic$691, arst={ }, srst={ }
  34 cells in clk=\clk, en=$abc$42808$auto$opt_dff.cc:220:make_patterns_logic$671, arst={ }, srst={ }
  34 cells in clk=\clk, en=$abc$42867$auto$opt_dff.cc:220:make_patterns_logic$751, arst={ }, srst={ }
  33 cells in clk=\clk, en=$abc$43525$auto$opt_dff.cc:195:make_patterns_logic$2368, arst={ }, srst={ }
  33 cells in clk=\clk, en=$abc$43488$auto$opt_dff.cc:195:make_patterns_logic$2362, arst={ }, srst={ }
  33 cells in clk=\clk, en=$abc$43451$auto$opt_dff.cc:195:make_patterns_logic$2356, arst={ }, srst={ }
  33 cells in clk=\clk, en=$abc$43414$auto$opt_dff.cc:195:make_patterns_logic$2350, arst={ }, srst={ }
  33 cells in clk=\clk, en=$abc$43377$auto$opt_dff.cc:195:make_patterns_logic$2344, arst={ }, srst={ }
  33 cells in clk=\clk, en=$abc$43340$auto$opt_dff.cc:195:make_patterns_logic$2338, arst={ }, srst={ }
  33 cells in clk=\clk, en=$abc$43303$auto$opt_dff.cc:195:make_patterns_logic$2332, arst={ }, srst={ }
  41 cells in clk=\clk, en=$abc$32026$auto$opt_dff.cc:195:make_patterns_logic$2410, arst={ }, srst={ }
  40 cells in clk=\clk, en=$abc$32026$auto$opt_dff.cc:195:make_patterns_logic$2270, arst={ }, srst={ }
  40 cells in clk=\clk, en=$abc$32026$auto$opt_dff.cc:195:make_patterns_logic$2279, arst={ }, srst={ }
  40 cells in clk=\clk, en=$abc$32026$auto$opt_dff.cc:195:make_patterns_logic$2398, arst={ }, srst={ }
  40 cells in clk=\clk, en=$abc$32026$auto$opt_dff.cc:195:make_patterns_logic$2434, arst={ }, srst={ }
  40 cells in clk=\clk, en=$abc$32026$auto$opt_dff.cc:195:make_patterns_logic$2422, arst={ }, srst={ }
  40 cells in clk=\clk, en=$abc$32026$auto$opt_dff.cc:195:make_patterns_logic$2252, arst={ }, srst={ }
  40 cells in clk=\clk, en=$abc$32026$auto$opt_dff.cc:195:make_patterns_logic$2404, arst={ }, srst={ }
  40 cells in clk=\clk, en=$abc$32026$auto$opt_dff.cc:195:make_patterns_logic$2440, arst={ }, srst={ }
  41 cells in clk=\clk, en=$abc$32026$auto$opt_dff.cc:195:make_patterns_logic$2416, arst={ }, srst={ }
  40 cells in clk=\clk, en=$abc$32026$auto$opt_dff.cc:195:make_patterns_logic$2428, arst={ }, srst={ }
  41 cells in clk=\clk, en=$abc$32026$auto$opt_dff.cc:195:make_patterns_logic$2261, arst={ }, srst={ }
  47 cells in clk=\clk, en=$abc$40999$auto$opt_dff.cc:195:make_patterns_logic$2413, arst={ }, srst={ }
  47 cells in clk=\clk, en=$abc$41166$auto$opt_dff.cc:195:make_patterns_logic$2425, arst={ }, srst={ }
  47 cells in clk=\clk, en=$abc$41333$auto$opt_dff.cc:195:make_patterns_logic$2437, arst={ }, srst={ }
  64 cells in clk=\clk, en=$abc$41469$auto$opt_dff.cc:195:make_patterns_logic$2431, arst={ }, srst={ }
  64 cells in clk=\clk, en=$abc$41393$auto$opt_dff.cc:195:make_patterns_logic$2407, arst={ }, srst={ }
  64 cells in clk=\clk, en=$abc$41545$auto$opt_dff.cc:195:make_patterns_logic$2443, arst={ }, srst={ }
  64 cells in clk=\clk, en=$abc$41621$auto$opt_dff.cc:195:make_patterns_logic$2267, arst={ }, srst={ }
  64 cells in clk=\clk, en=$abc$41697$auto$opt_dff.cc:195:make_patterns_logic$2401, arst={ }, srst={ }
  64 cells in clk=\clk, en=$abc$41773$auto$opt_dff.cc:195:make_patterns_logic$2419, arst={ }, srst={ }
  64 cells in clk=\clk, en=$abc$41849$auto$opt_dff.cc:195:make_patterns_logic$2258, arst={ }, srst={ }
  64 cells in clk=\clk, en=$abc$41925$auto$opt_dff.cc:195:make_patterns_logic$2276, arst={ }, srst={ }
  64 cells in clk=\clk, en=$abc$42001$auto$opt_dff.cc:195:make_patterns_logic$2285, arst={ }, srst={ }
  65 cells in clk=\clk, en=$abc$41059$auto$opt_dff.cc:220:make_patterns_logic$791, arst={ }, srst={ }
  65 cells in clk=\clk, en=$abc$41226$auto$opt_dff.cc:220:make_patterns_logic$651, arst={ }, srst={ }
  72 cells in clk=\clk, en=$abc$44646$auto$opt_dff.cc:195:make_patterns_logic$2329, arst={ }, srst={ }
  72 cells in clk=\clk, en=$abc$44676$auto$opt_dff.cc:195:make_patterns_logic$2310, arst={ }, srst={ }
  96 cells in clk=\clk, en=$abc$43077$auto$opt_dff.cc:195:make_patterns_logic$2371, arst={ }, srst={ }
  96 cells in clk=\clk, en=$abc$43191$auto$opt_dff.cc:195:make_patterns_logic$2335, arst={ }, srst={ }
  96 cells in clk=\clk, en=$abc$42926$auto$opt_dff.cc:195:make_patterns_logic$2341, arst={ }, srst={ }
  96 cells in clk=\clk, en=$abc$42964$auto$opt_dff.cc:195:make_patterns_logic$2365, arst={ }, srst={ }
  96 cells in clk=\clk, en=$abc$43039$auto$opt_dff.cc:195:make_patterns_logic$2347, arst={ }, srst={ }
  96 cells in clk=\clk, en=$abc$43115$auto$opt_dff.cc:195:make_patterns_logic$2353, arst={ }, srst={ }
  96 cells in clk=\clk, en=$abc$43638$auto$opt_dff.cc:195:make_patterns_logic$2316, arst={ }, srst={ }
  96 cells in clk=\clk, en=$abc$43562$auto$opt_dff.cc:195:make_patterns_logic$2291, arst={ }, srst={ }
  96 cells in clk=\clk, en=$abc$43600$auto$opt_dff.cc:195:make_patterns_logic$2297, arst={ }, srst={ }
  96 cells in clk=\clk, en=$abc$43153$auto$opt_dff.cc:195:make_patterns_logic$2359, arst={ }, srst={ }
  384 cells in clk=\clk, en={ }, arst=\rst, srst={ }
  5788 cells in clk=\clk, en={ }, arst={ }, srst={ }

  #logic partitions = 74

9.259.2. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk
Extracted 5788 gates and 6639 wires to a netlist network with 851 inputs and 1241 outputs (dfl=2).

9.259.2.1. Executing ABC.
[Time = 0.93 sec.]

9.259.3. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, asynchronously reset by \rst
Extracted 384 gates and 416 wires to a netlist network with 32 inputs and 384 outputs (dfl=2).

9.259.3.1. Executing ABC.
[Time = 0.07 sec.]

9.259.4. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$42926$auto$opt_dff.cc:195:make_patterns_logic$2341
Extracted 96 gates and 130 wires to a netlist network with 34 inputs and 64 outputs (dfl=2).

9.259.4.1. Executing ABC.
[Time = 0.08 sec.]

9.259.5. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$43077$auto$opt_dff.cc:195:make_patterns_logic$2371
Extracted 96 gates and 130 wires to a netlist network with 34 inputs and 64 outputs (dfl=2).

9.259.5.1. Executing ABC.
[Time = 0.08 sec.]

9.259.6. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$43191$auto$opt_dff.cc:195:make_patterns_logic$2335
Extracted 96 gates and 130 wires to a netlist network with 34 inputs and 64 outputs (dfl=2).

9.259.6.1. Executing ABC.
[Time = 0.08 sec.]

9.259.7. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$42964$auto$opt_dff.cc:195:make_patterns_logic$2365
Extracted 96 gates and 130 wires to a netlist network with 34 inputs and 64 outputs (dfl=2).

9.259.7.1. Executing ABC.
[Time = 0.08 sec.]

9.259.8. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$43039$auto$opt_dff.cc:195:make_patterns_logic$2347
Extracted 96 gates and 130 wires to a netlist network with 34 inputs and 64 outputs (dfl=2).

9.259.8.1. Executing ABC.
[Time = 0.08 sec.]

9.259.9. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$43115$auto$opt_dff.cc:195:make_patterns_logic$2353
Extracted 96 gates and 130 wires to a netlist network with 34 inputs and 64 outputs (dfl=2).

9.259.9.1. Executing ABC.
[Time = 0.08 sec.]

9.259.10. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$43638$auto$opt_dff.cc:195:make_patterns_logic$2316
Extracted 96 gates and 130 wires to a netlist network with 34 inputs and 64 outputs (dfl=2).

9.259.10.1. Executing ABC.
[Time = 0.12 sec.]

9.259.11. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$43562$auto$opt_dff.cc:195:make_patterns_logic$2291
Extracted 96 gates and 130 wires to a netlist network with 34 inputs and 64 outputs (dfl=2).

9.259.11.1. Executing ABC.
[Time = 0.08 sec.]

9.259.12. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$43600$auto$opt_dff.cc:195:make_patterns_logic$2297
Extracted 96 gates and 130 wires to a netlist network with 34 inputs and 64 outputs (dfl=2).

9.259.12.1. Executing ABC.
[Time = 0.08 sec.]

9.259.13. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$43153$auto$opt_dff.cc:195:make_patterns_logic$2359
Extracted 96 gates and 130 wires to a netlist network with 34 inputs and 64 outputs (dfl=2).

9.259.13.1. Executing ABC.
[Time = 0.08 sec.]

9.259.14. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$44676$auto$opt_dff.cc:195:make_patterns_logic$2310
Extracted 72 gates and 98 wires to a netlist network with 26 inputs and 48 outputs (dfl=2).

9.259.14.1. Executing ABC.
[Time = 0.08 sec.]

9.259.15. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$44646$auto$opt_dff.cc:195:make_patterns_logic$2329
Extracted 72 gates and 98 wires to a netlist network with 26 inputs and 48 outputs (dfl=2).

9.259.15.1. Executing ABC.
[Time = 0.07 sec.]

9.259.16. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$41226$auto$opt_dff.cc:220:make_patterns_logic$651
Extracted 65 gates and 100 wires to a netlist network with 35 inputs and 33 outputs (dfl=2).

9.259.16.1. Executing ABC.
[Time = 0.05 sec.]

9.259.17. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$41059$auto$opt_dff.cc:220:make_patterns_logic$791
Extracted 65 gates and 100 wires to a netlist network with 35 inputs and 33 outputs (dfl=2).

9.259.17.1. Executing ABC.
[Time = 0.07 sec.]

9.259.18. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$41849$auto$opt_dff.cc:195:make_patterns_logic$2258
Extracted 64 gates and 67 wires to a netlist network with 3 inputs and 23 outputs (dfl=2).

9.259.18.1. Executing ABC.
[Time = 0.07 sec.]

9.259.19. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$41469$auto$opt_dff.cc:195:make_patterns_logic$2431
Extracted 64 gates and 67 wires to a netlist network with 3 inputs and 23 outputs (dfl=2).

9.259.19.1. Executing ABC.
[Time = 0.07 sec.]

9.259.20. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$41393$auto$opt_dff.cc:195:make_patterns_logic$2407
Extracted 64 gates and 67 wires to a netlist network with 3 inputs and 23 outputs (dfl=2).

9.259.20.1. Executing ABC.
[Time = 0.07 sec.]

9.259.21. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$41545$auto$opt_dff.cc:195:make_patterns_logic$2443
Extracted 64 gates and 67 wires to a netlist network with 3 inputs and 23 outputs (dfl=2).

9.259.21.1. Executing ABC.
[Time = 0.07 sec.]

9.259.22. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$41621$auto$opt_dff.cc:195:make_patterns_logic$2267
Extracted 64 gates and 67 wires to a netlist network with 3 inputs and 23 outputs (dfl=2).

9.259.22.1. Executing ABC.
[Time = 0.07 sec.]

9.259.23. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$41773$auto$opt_dff.cc:195:make_patterns_logic$2419
Extracted 64 gates and 67 wires to a netlist network with 3 inputs and 23 outputs (dfl=2).

9.259.23.1. Executing ABC.
[Time = 0.07 sec.]

9.259.24. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$41925$auto$opt_dff.cc:195:make_patterns_logic$2276
Extracted 64 gates and 67 wires to a netlist network with 3 inputs and 23 outputs (dfl=2).

9.259.24.1. Executing ABC.
[Time = 0.07 sec.]

9.259.25. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$42001$auto$opt_dff.cc:195:make_patterns_logic$2285
Extracted 64 gates and 67 wires to a netlist network with 3 inputs and 23 outputs (dfl=2).

9.259.25.1. Executing ABC.
[Time = 0.07 sec.]

9.259.26. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$41697$auto$opt_dff.cc:195:make_patterns_logic$2401
Extracted 64 gates and 67 wires to a netlist network with 3 inputs and 23 outputs (dfl=2).

9.259.26.1. Executing ABC.
[Time = 0.07 sec.]

9.259.27. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$41333$auto$opt_dff.cc:195:make_patterns_logic$2437
Extracted 47 gates and 51 wires to a netlist network with 4 inputs and 15 outputs (dfl=2).

9.259.27.1. Executing ABC.
[Time = 0.07 sec.]

9.259.28. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$41166$auto$opt_dff.cc:195:make_patterns_logic$2425
Extracted 47 gates and 51 wires to a netlist network with 4 inputs and 15 outputs (dfl=2).

9.259.28.1. Executing ABC.
[Time = 0.07 sec.]

9.259.29. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$40999$auto$opt_dff.cc:195:make_patterns_logic$2413
Extracted 47 gates and 51 wires to a netlist network with 4 inputs and 15 outputs (dfl=2).

9.259.29.1. Executing ABC.
[Time = 0.07 sec.]

9.259.30. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$32026$auto$opt_dff.cc:195:make_patterns_logic$2261
Extracted 40 gates and 43 wires to a netlist network with 3 inputs and 13 outputs (dfl=2).

9.259.30.1. Executing ABC.
[Time = 0.06 sec.]

9.259.31. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$32026$auto$opt_dff.cc:195:make_patterns_logic$2410
Extracted 41 gates and 43 wires to a netlist network with 2 inputs and 14 outputs (dfl=2).

9.259.31.1. Executing ABC.
[Time = 0.06 sec.]

9.259.32. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$32026$auto$opt_dff.cc:195:make_patterns_logic$2416
Extracted 40 gates and 43 wires to a netlist network with 3 inputs and 13 outputs (dfl=2).

9.259.32.1. Executing ABC.
[Time = 0.06 sec.]

9.259.33. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$32026$auto$opt_dff.cc:195:make_patterns_logic$2428
Extracted 40 gates and 43 wires to a netlist network with 3 inputs and 13 outputs (dfl=2).

9.259.33.1. Executing ABC.
[Time = 0.06 sec.]

9.259.34. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$32026$auto$opt_dff.cc:195:make_patterns_logic$2440
Extracted 40 gates and 43 wires to a netlist network with 3 inputs and 13 outputs (dfl=2).

9.259.34.1. Executing ABC.
[Time = 0.06 sec.]

9.259.35. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$32026$auto$opt_dff.cc:195:make_patterns_logic$2404
Extracted 40 gates and 43 wires to a netlist network with 3 inputs and 13 outputs (dfl=2).

9.259.35.1. Executing ABC.
[Time = 0.06 sec.]

9.259.36. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$32026$auto$opt_dff.cc:195:make_patterns_logic$2398
Extracted 40 gates and 43 wires to a netlist network with 3 inputs and 13 outputs (dfl=2).

9.259.36.1. Executing ABC.
[Time = 0.06 sec.]

9.259.37. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$32026$auto$opt_dff.cc:195:make_patterns_logic$2252
Extracted 40 gates and 43 wires to a netlist network with 3 inputs and 13 outputs (dfl=2).

9.259.37.1. Executing ABC.
[Time = 0.06 sec.]

9.259.38. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$32026$auto$opt_dff.cc:195:make_patterns_logic$2422
Extracted 40 gates and 43 wires to a netlist network with 3 inputs and 13 outputs (dfl=2).

9.259.38.1. Executing ABC.
[Time = 0.06 sec.]

9.259.39. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$32026$auto$opt_dff.cc:195:make_patterns_logic$2434
Extracted 40 gates and 43 wires to a netlist network with 3 inputs and 13 outputs (dfl=2).

9.259.39.1. Executing ABC.
[Time = 0.06 sec.]

9.259.40. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$32026$auto$opt_dff.cc:195:make_patterns_logic$2279
Extracted 40 gates and 43 wires to a netlist network with 3 inputs and 13 outputs (dfl=2).

9.259.40.1. Executing ABC.
[Time = 0.06 sec.]

9.259.41. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$32026$auto$opt_dff.cc:195:make_patterns_logic$2270
Extracted 40 gates and 43 wires to a netlist network with 3 inputs and 13 outputs (dfl=2).

9.259.41.1. Executing ABC.
[Time = 0.06 sec.]

9.259.42. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$42749$auto$opt_dff.cc:220:make_patterns_logic$691
Extracted 33 gates and 52 wires to a netlist network with 19 inputs and 17 outputs (dfl=2).

9.259.42.1. Executing ABC.
[Time = 0.05 sec.]

9.259.43. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$42808$auto$opt_dff.cc:220:make_patterns_logic$671
Extracted 33 gates and 52 wires to a netlist network with 19 inputs and 17 outputs (dfl=2).

9.259.43.1. Executing ABC.
[Time = 0.05 sec.]

9.259.44. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$42867$auto$opt_dff.cc:220:make_patterns_logic$751
Extracted 33 gates and 52 wires to a netlist network with 19 inputs and 17 outputs (dfl=2).

9.259.44.1. Executing ABC.
[Time = 0.05 sec.]

9.259.45. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$43525$auto$opt_dff.cc:195:make_patterns_logic$2368
Extracted 33 gates and 66 wires to a netlist network with 33 inputs and 33 outputs (dfl=2).

9.259.45.1. Executing ABC.
[Time = 0.05 sec.]

9.259.46. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$43266$auto$opt_dff.cc:195:make_patterns_logic$2313
Extracted 33 gates and 66 wires to a netlist network with 33 inputs and 33 outputs (dfl=2).

9.259.46.1. Executing ABC.
[Time = 0.05 sec.]

9.259.47. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$43229$auto$opt_dff.cc:195:make_patterns_logic$2294
Extracted 33 gates and 66 wires to a netlist network with 33 inputs and 33 outputs (dfl=2).

9.259.47.1. Executing ABC.
[Time = 0.05 sec.]

9.259.48. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$43002$auto$opt_dff.cc:195:make_patterns_logic$2288
Extracted 33 gates and 66 wires to a netlist network with 33 inputs and 33 outputs (dfl=2).

9.259.48.1. Executing ABC.
[Time = 0.05 sec.]

9.259.49. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$43488$auto$opt_dff.cc:195:make_patterns_logic$2362
Extracted 33 gates and 66 wires to a netlist network with 33 inputs and 33 outputs (dfl=2).

9.259.49.1. Executing ABC.
[Time = 0.05 sec.]

9.259.50. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$43451$auto$opt_dff.cc:195:make_patterns_logic$2356
Extracted 33 gates and 66 wires to a netlist network with 33 inputs and 33 outputs (dfl=2).

9.259.50.1. Executing ABC.
[Time = 0.08 sec.]

9.259.51. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$43414$auto$opt_dff.cc:195:make_patterns_logic$2350
Extracted 33 gates and 66 wires to a netlist network with 33 inputs and 33 outputs (dfl=2).

9.259.51.1. Executing ABC.
[Time = 0.06 sec.]

9.259.52. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$43377$auto$opt_dff.cc:195:make_patterns_logic$2344
Extracted 33 gates and 66 wires to a netlist network with 33 inputs and 33 outputs (dfl=2).

9.259.52.1. Executing ABC.
[Time = 0.05 sec.]

9.259.53. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$43340$auto$opt_dff.cc:195:make_patterns_logic$2338
Extracted 33 gates and 66 wires to a netlist network with 33 inputs and 33 outputs (dfl=2).

9.259.53.1. Executing ABC.
[Time = 0.05 sec.]

9.259.54. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$43303$auto$opt_dff.cc:195:make_patterns_logic$2332
Extracted 33 gates and 66 wires to a netlist network with 33 inputs and 33 outputs (dfl=2).

9.259.54.1. Executing ABC.
[Time = 0.05 sec.]

9.259.55. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$44706$auto$opt_dff.cc:195:make_patterns_logic$2319
Extracted 25 gates and 50 wires to a netlist network with 25 inputs and 25 outputs (dfl=2).

9.259.55.1. Executing ABC.
[Time = 0.05 sec.]

9.259.56. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$44735$auto$opt_dff.cc:195:make_patterns_logic$2300
Extracted 25 gates and 50 wires to a netlist network with 25 inputs and 25 outputs (dfl=2).

9.259.56.1. Executing ABC.
[Time = 0.05 sec.]

9.259.57. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$45030$auto$opt_dff.cc:220:make_patterns_logic$811
Extracted 19 gates and 31 wires to a netlist network with 12 inputs and 10 outputs (dfl=2).

9.259.57.1. Executing ABC.
[Time = 0.05 sec.]

9.259.58. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$45001$auto$opt_dff.cc:220:make_patterns_logic$851
Extracted 19 gates and 31 wires to a netlist network with 12 inputs and 10 outputs (dfl=2).

9.259.58.1. Executing ABC.
[Time = 0.05 sec.]

9.259.59. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$45059$auto$opt_dff.cc:220:make_patterns_logic$771
Extracted 19 gates and 31 wires to a netlist network with 12 inputs and 10 outputs (dfl=2).

9.259.59.1. Executing ABC.
[Time = 0.05 sec.]

9.259.60. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$44799$auto$opt_dff.cc:220:make_patterns_logic$731
Extracted 17 gates and 28 wires to a netlist network with 11 inputs and 9 outputs (dfl=2).

9.259.60.1. Executing ABC.
[Time = 0.05 sec.]

9.259.61. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$44764$auto$opt_dff.cc:220:make_patterns_logic$831
Extracted 17 gates and 28 wires to a netlist network with 11 inputs and 9 outputs (dfl=2).

9.259.61.1. Executing ABC.
[Time = 0.05 sec.]

9.259.62. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$40925$auto$opt_dff.cc:220:make_patterns_logic$871
Extracted 9 gates and 17 wires to a netlist network with 8 inputs and 5 outputs (dfl=2).

9.259.62.1. Executing ABC.
[Time = 0.05 sec.]

9.259.63. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$43562$auto$opt_dff.cc:195:make_patterns_logic$2264
Extracted 5 gates and 9 wires to a netlist network with 4 inputs and 5 outputs (dfl=2).

9.259.63.1. Executing ABC.
[Time = 0.05 sec.]

9.259.64. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$43039$auto$opt_dff.cc:195:make_patterns_logic$2485
Extracted 5 gates and 9 wires to a netlist network with 4 inputs and 5 outputs (dfl=2).

9.259.64.1. Executing ABC.
[Time = 0.05 sec.]

9.259.65. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$43077$auto$opt_dff.cc:195:make_patterns_logic$2449
Extracted 5 gates and 9 wires to a netlist network with 4 inputs and 5 outputs (dfl=2).

9.259.65.1. Executing ABC.
[Time = 0.05 sec.]

9.259.66. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$43115$auto$opt_dff.cc:195:make_patterns_logic$2476
Extracted 5 gates and 9 wires to a netlist network with 4 inputs and 5 outputs (dfl=2).

9.259.66.1. Executing ABC.
[Time = 0.05 sec.]

9.259.67. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$43153$auto$opt_dff.cc:195:make_patterns_logic$2467
Extracted 5 gates and 9 wires to a netlist network with 4 inputs and 5 outputs (dfl=2).

9.259.67.1. Executing ABC.
[Time = 0.05 sec.]

9.259.68. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$43191$auto$opt_dff.cc:195:make_patterns_logic$2503
Extracted 5 gates and 9 wires to a netlist network with 4 inputs and 5 outputs (dfl=2).

9.259.68.1. Executing ABC.
[Time = 0.05 sec.]

9.259.69. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$44676$auto$opt_dff.cc:195:make_patterns_logic$2282
Extracted 5 gates and 9 wires to a netlist network with 4 inputs and 5 outputs (dfl=2).

9.259.69.1. Executing ABC.
[Time = 0.05 sec.]

9.259.70. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$44646$auto$opt_dff.cc:195:make_patterns_logic$2512
Extracted 5 gates and 9 wires to a netlist network with 4 inputs and 5 outputs (dfl=2).

9.259.70.1. Executing ABC.
[Time = 0.05 sec.]

9.259.71. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$42926$auto$opt_dff.cc:195:make_patterns_logic$2494
Extracted 5 gates and 9 wires to a netlist network with 4 inputs and 5 outputs (dfl=2).

9.259.71.1. Executing ABC.
[Time = 0.05 sec.]

9.259.72. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$43600$auto$opt_dff.cc:195:make_patterns_logic$2255
Extracted 5 gates and 9 wires to a netlist network with 4 inputs and 5 outputs (dfl=2).

9.259.72.1. Executing ABC.
[Time = 0.05 sec.]

9.259.73. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$43638$auto$opt_dff.cc:195:make_patterns_logic$2273
Extracted 5 gates and 9 wires to a netlist network with 4 inputs and 5 outputs (dfl=2).

9.259.73.1. Executing ABC.
[Time = 0.05 sec.]

9.259.74. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$42964$auto$opt_dff.cc:195:make_patterns_logic$2458
Extracted 5 gates and 9 wires to a netlist network with 4 inputs and 5 outputs (dfl=2).

9.259.74.1. Executing ABC.
[Time = 0.05 sec.]

9.259.75. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$44834$auto$opt_dff.cc:220:make_patterns_logic$711
Extracted 3 gates and 7 wires to a netlist network with 4 inputs and 2 outputs (dfl=2).

9.259.75.1. Executing ABC.
[Time = 0.05 sec.]

9.260. Executing OPT_EXPR pass (perform const folding).
Optimizing module design122_12_5_top.

9.261. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\design122_12_5_top'.
<suppressed ~30 debug messages>
Removed a total of 10 cells.

9.262. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \design122_12_5_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

9.263. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \design122_12_5_top.
Performed a total of 0 changes.

9.264. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\design122_12_5_top'.
Removed a total of 0 cells.

9.265. Executing OPT_SHARE pass.

9.266. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=2379, #solve=0, #remove=0, time=0.06 sec.]

9.267. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \design122_12_5_top..
Removed 0 unused cells and 14402 unused wires.
<suppressed ~1 debug messages>

9.268. Executing OPT_EXPR pass (perform const folding).
Optimizing module design122_12_5_top.

RUN-OPT ITERATIONS DONE : 1

ABC-DFF iteration : 4

9.269. Executing ABC pass (technology mapping using ABC).

9.269.1. Summary of detected clock domains:
  4 cells in clk=\clk, en=$abc$44834$auto$opt_dff.cc:220:make_patterns_logic$711, arst={ }, srst={ }
  5 cells in clk=\clk, en=$abc$42964$auto$opt_dff.cc:195:make_patterns_logic$2458, arst={ }, srst={ }
  5 cells in clk=\clk, en=$abc$43638$auto$opt_dff.cc:195:make_patterns_logic$2273, arst={ }, srst={ }
  5 cells in clk=\clk, en=$abc$43600$auto$opt_dff.cc:195:make_patterns_logic$2255, arst={ }, srst={ }
  5 cells in clk=\clk, en=$abc$42926$auto$opt_dff.cc:195:make_patterns_logic$2494, arst={ }, srst={ }
  5 cells in clk=\clk, en=$abc$44646$auto$opt_dff.cc:195:make_patterns_logic$2512, arst={ }, srst={ }
  5 cells in clk=\clk, en=$abc$44676$auto$opt_dff.cc:195:make_patterns_logic$2282, arst={ }, srst={ }
  5 cells in clk=\clk, en=$abc$43191$auto$opt_dff.cc:195:make_patterns_logic$2503, arst={ }, srst={ }
  5 cells in clk=\clk, en=$abc$43153$auto$opt_dff.cc:195:make_patterns_logic$2467, arst={ }, srst={ }
  5 cells in clk=\clk, en=$abc$43115$auto$opt_dff.cc:195:make_patterns_logic$2476, arst={ }, srst={ }
  5 cells in clk=\clk, en=$abc$43077$auto$opt_dff.cc:195:make_patterns_logic$2449, arst={ }, srst={ }
  5 cells in clk=\clk, en=$abc$43039$auto$opt_dff.cc:195:make_patterns_logic$2485, arst={ }, srst={ }
  5 cells in clk=\clk, en=$abc$43562$auto$opt_dff.cc:195:make_patterns_logic$2264, arst={ }, srst={ }
  13 cells in clk=\clk, en=$abc$40925$auto$opt_dff.cc:220:make_patterns_logic$871, arst={ }, srst={ }
  18 cells in clk=\clk, en=$abc$44764$auto$opt_dff.cc:220:make_patterns_logic$831, arst={ }, srst={ }
  18 cells in clk=\clk, en=$abc$44799$auto$opt_dff.cc:220:make_patterns_logic$731, arst={ }, srst={ }
  20 cells in clk=\clk, en=$abc$45059$auto$opt_dff.cc:220:make_patterns_logic$771, arst={ }, srst={ }
  20 cells in clk=\clk, en=$abc$45001$auto$opt_dff.cc:220:make_patterns_logic$851, arst={ }, srst={ }
  20 cells in clk=\clk, en=$abc$45030$auto$opt_dff.cc:220:make_patterns_logic$811, arst={ }, srst={ }
  25 cells in clk=\clk, en=$abc$44735$auto$opt_dff.cc:195:make_patterns_logic$2300, arst={ }, srst={ }
  25 cells in clk=\clk, en=$abc$44706$auto$opt_dff.cc:195:make_patterns_logic$2319, arst={ }, srst={ }
  33 cells in clk=\clk, en=$abc$43303$auto$opt_dff.cc:195:make_patterns_logic$2332, arst={ }, srst={ }
  33 cells in clk=\clk, en=$abc$43340$auto$opt_dff.cc:195:make_patterns_logic$2338, arst={ }, srst={ }
  33 cells in clk=\clk, en=$abc$43377$auto$opt_dff.cc:195:make_patterns_logic$2344, arst={ }, srst={ }
  33 cells in clk=\clk, en=$abc$43414$auto$opt_dff.cc:195:make_patterns_logic$2350, arst={ }, srst={ }
  33 cells in clk=\clk, en=$abc$43451$auto$opt_dff.cc:195:make_patterns_logic$2356, arst={ }, srst={ }
  33 cells in clk=\clk, en=$abc$43488$auto$opt_dff.cc:195:make_patterns_logic$2362, arst={ }, srst={ }
  33 cells in clk=\clk, en=$abc$43002$auto$opt_dff.cc:195:make_patterns_logic$2288, arst={ }, srst={ }
  33 cells in clk=\clk, en=$abc$43229$auto$opt_dff.cc:195:make_patterns_logic$2294, arst={ }, srst={ }
  33 cells in clk=\clk, en=$abc$43266$auto$opt_dff.cc:195:make_patterns_logic$2313, arst={ }, srst={ }
  33 cells in clk=\clk, en=$abc$43525$auto$opt_dff.cc:195:make_patterns_logic$2368, arst={ }, srst={ }
  34 cells in clk=\clk, en=$abc$42867$auto$opt_dff.cc:220:make_patterns_logic$751, arst={ }, srst={ }
  34 cells in clk=\clk, en=$abc$42808$auto$opt_dff.cc:220:make_patterns_logic$671, arst={ }, srst={ }
  34 cells in clk=\clk, en=$abc$42749$auto$opt_dff.cc:220:make_patterns_logic$691, arst={ }, srst={ }
  49 cells in clk=\clk, en=$abc$32026$auto$opt_dff.cc:195:make_patterns_logic$2270, arst={ }, srst={ }
  48 cells in clk=\clk, en=$abc$32026$auto$opt_dff.cc:195:make_patterns_logic$2279, arst={ }, srst={ }
  48 cells in clk=\clk, en=$abc$32026$auto$opt_dff.cc:195:make_patterns_logic$2434, arst={ }, srst={ }
  48 cells in clk=\clk, en=$abc$32026$auto$opt_dff.cc:195:make_patterns_logic$2422, arst={ }, srst={ }
  48 cells in clk=\clk, en=$abc$32026$auto$opt_dff.cc:195:make_patterns_logic$2252, arst={ }, srst={ }
  48 cells in clk=\clk, en=$abc$32026$auto$opt_dff.cc:195:make_patterns_logic$2398, arst={ }, srst={ }
  48 cells in clk=\clk, en=$abc$32026$auto$opt_dff.cc:195:make_patterns_logic$2404, arst={ }, srst={ }
  48 cells in clk=\clk, en=$abc$32026$auto$opt_dff.cc:195:make_patterns_logic$2440, arst={ }, srst={ }
  48 cells in clk=\clk, en=$abc$32026$auto$opt_dff.cc:195:make_patterns_logic$2428, arst={ }, srst={ }
  49 cells in clk=\clk, en=$abc$32026$auto$opt_dff.cc:195:make_patterns_logic$2416, arst={ }, srst={ }
  48 cells in clk=\clk, en=$abc$32026$auto$opt_dff.cc:195:make_patterns_logic$2410, arst={ }, srst={ }
  49 cells in clk=\clk, en=$abc$32026$auto$opt_dff.cc:195:make_patterns_logic$2261, arst={ }, srst={ }
  50 cells in clk=\clk, en=$abc$40999$auto$opt_dff.cc:195:make_patterns_logic$2413, arst={ }, srst={ }
  50 cells in clk=\clk, en=$abc$41166$auto$opt_dff.cc:195:make_patterns_logic$2425, arst={ }, srst={ }
  50 cells in clk=\clk, en=$abc$41333$auto$opt_dff.cc:195:make_patterns_logic$2437, arst={ }, srst={ }
  60 cells in clk=\clk, en=$abc$41697$auto$opt_dff.cc:195:make_patterns_logic$2401, arst={ }, srst={ }
  60 cells in clk=\clk, en=$abc$42001$auto$opt_dff.cc:195:make_patterns_logic$2285, arst={ }, srst={ }
  60 cells in clk=\clk, en=$abc$41925$auto$opt_dff.cc:195:make_patterns_logic$2276, arst={ }, srst={ }
  59 cells in clk=\clk, en=$abc$41773$auto$opt_dff.cc:195:make_patterns_logic$2419, arst={ }, srst={ }
  59 cells in clk=\clk, en=$abc$41621$auto$opt_dff.cc:195:make_patterns_logic$2267, arst={ }, srst={ }
  60 cells in clk=\clk, en=$abc$41545$auto$opt_dff.cc:195:make_patterns_logic$2443, arst={ }, srst={ }
  60 cells in clk=\clk, en=$abc$41393$auto$opt_dff.cc:195:make_patterns_logic$2407, arst={ }, srst={ }
  60 cells in clk=\clk, en=$abc$41469$auto$opt_dff.cc:195:make_patterns_logic$2431, arst={ }, srst={ }
  60 cells in clk=\clk, en=$abc$41849$auto$opt_dff.cc:195:make_patterns_logic$2258, arst={ }, srst={ }
  66 cells in clk=\clk, en=$abc$41059$auto$opt_dff.cc:220:make_patterns_logic$791, arst={ }, srst={ }
  66 cells in clk=\clk, en=$abc$41226$auto$opt_dff.cc:220:make_patterns_logic$651, arst={ }, srst={ }
  72 cells in clk=\clk, en=$abc$44646$auto$opt_dff.cc:195:make_patterns_logic$2329, arst={ }, srst={ }
  72 cells in clk=\clk, en=$abc$44676$auto$opt_dff.cc:195:make_patterns_logic$2310, arst={ }, srst={ }
  96 cells in clk=\clk, en=$abc$43153$auto$opt_dff.cc:195:make_patterns_logic$2359, arst={ }, srst={ }
  96 cells in clk=\clk, en=$abc$43600$auto$opt_dff.cc:195:make_patterns_logic$2297, arst={ }, srst={ }
  96 cells in clk=\clk, en=$abc$43562$auto$opt_dff.cc:195:make_patterns_logic$2291, arst={ }, srst={ }
  96 cells in clk=\clk, en=$abc$43638$auto$opt_dff.cc:195:make_patterns_logic$2316, arst={ }, srst={ }
  102 cells in clk=\clk, en=$abc$43115$auto$opt_dff.cc:195:make_patterns_logic$2353, arst={ }, srst={ }
  96 cells in clk=\clk, en=$abc$43039$auto$opt_dff.cc:195:make_patterns_logic$2347, arst={ }, srst={ }
  96 cells in clk=\clk, en=$abc$42964$auto$opt_dff.cc:195:make_patterns_logic$2365, arst={ }, srst={ }
  96 cells in clk=\clk, en=$abc$43191$auto$opt_dff.cc:195:make_patterns_logic$2335, arst={ }, srst={ }
  96 cells in clk=\clk, en=$abc$43077$auto$opt_dff.cc:195:make_patterns_logic$2371, arst={ }, srst={ }
  113 cells in clk=\clk, en=$abc$42926$auto$opt_dff.cc:195:make_patterns_logic$2341, arst={ }, srst={ }
  384 cells in clk=\clk, en={ }, arst=\rst, srst={ }
  3953 cells in clk=\clk, en={ }, arst={ }, srst={ }

  #logic partitions = 74

9.269.2. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk
Extracted 3953 gates and 4782 wires to a netlist network with 829 inputs and 1249 outputs (dfl=2).

9.269.2.1. Executing ABC.
[Time = 0.79 sec.]

9.269.3. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, asynchronously reset by \rst
Extracted 384 gates and 416 wires to a netlist network with 32 inputs and 384 outputs (dfl=2).

9.269.3.1. Executing ABC.
[Time = 0.08 sec.]

9.269.4. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$42926$auto$opt_dff.cc:195:make_patterns_logic$2341
Extracted 113 gates and 164 wires to a netlist network with 51 inputs and 64 outputs (dfl=2).

9.269.4.1. Executing ABC.
[Time = 0.09 sec.]

9.269.5. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$43115$auto$opt_dff.cc:195:make_patterns_logic$2353
Extracted 102 gates and 142 wires to a netlist network with 40 inputs and 64 outputs (dfl=2).

9.269.5.1. Executing ABC.
[Time = 0.09 sec.]

9.269.6. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$43562$auto$opt_dff.cc:195:make_patterns_logic$2291
Extracted 96 gates and 130 wires to a netlist network with 34 inputs and 64 outputs (dfl=2).

9.269.6.1. Executing ABC.
[Time = 0.08 sec.]

9.269.7. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$43153$auto$opt_dff.cc:195:make_patterns_logic$2359
Extracted 96 gates and 130 wires to a netlist network with 34 inputs and 64 outputs (dfl=2).

9.269.7.1. Executing ABC.
[Time = 0.08 sec.]

9.269.8. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$43600$auto$opt_dff.cc:195:make_patterns_logic$2297
Extracted 96 gates and 130 wires to a netlist network with 34 inputs and 64 outputs (dfl=2).

9.269.8.1. Executing ABC.
[Time = 0.08 sec.]

9.269.9. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$43638$auto$opt_dff.cc:195:make_patterns_logic$2316
Extracted 96 gates and 130 wires to a netlist network with 34 inputs and 64 outputs (dfl=2).

9.269.9.1. Executing ABC.
[Time = 0.08 sec.]

9.269.10. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$43039$auto$opt_dff.cc:195:make_patterns_logic$2347
Extracted 96 gates and 130 wires to a netlist network with 34 inputs and 64 outputs (dfl=2).

9.269.10.1. Executing ABC.
[Time = 0.09 sec.]

9.269.11. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$42964$auto$opt_dff.cc:195:make_patterns_logic$2365
Extracted 96 gates and 130 wires to a netlist network with 34 inputs and 64 outputs (dfl=2).

9.269.11.1. Executing ABC.
[Time = 0.08 sec.]

9.269.12. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$43191$auto$opt_dff.cc:195:make_patterns_logic$2335
Extracted 96 gates and 130 wires to a netlist network with 34 inputs and 64 outputs (dfl=2).

9.269.12.1. Executing ABC.
[Time = 0.08 sec.]

9.269.13. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$43077$auto$opt_dff.cc:195:make_patterns_logic$2371
Extracted 96 gates and 130 wires to a netlist network with 34 inputs and 64 outputs (dfl=2).

9.269.13.1. Executing ABC.
[Time = 0.08 sec.]

9.269.14. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$44676$auto$opt_dff.cc:195:make_patterns_logic$2310
Extracted 72 gates and 98 wires to a netlist network with 26 inputs and 48 outputs (dfl=2).

9.269.14.1. Executing ABC.
[Time = 0.09 sec.]

9.269.15. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$44646$auto$opt_dff.cc:195:make_patterns_logic$2329
Extracted 72 gates and 98 wires to a netlist network with 26 inputs and 48 outputs (dfl=2).

9.269.15.1. Executing ABC.
[Time = 0.09 sec.]

9.269.16. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$41226$auto$opt_dff.cc:220:make_patterns_logic$651
Extracted 66 gates and 101 wires to a netlist network with 35 inputs and 34 outputs (dfl=2).

9.269.16.1. Executing ABC.
[Time = 0.06 sec.]

9.269.17. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$41059$auto$opt_dff.cc:220:make_patterns_logic$791
Extracted 66 gates and 101 wires to a netlist network with 35 inputs and 34 outputs (dfl=2).

9.269.17.1. Executing ABC.
[Time = 0.06 sec.]

9.269.18. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$41393$auto$opt_dff.cc:195:make_patterns_logic$2407
Extracted 60 gates and 63 wires to a netlist network with 3 inputs and 24 outputs (dfl=2).

9.269.18.1. Executing ABC.
[Time = 0.06 sec.]

9.269.19. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$41697$auto$opt_dff.cc:195:make_patterns_logic$2401
Extracted 60 gates and 63 wires to a netlist network with 3 inputs and 24 outputs (dfl=2).

9.269.19.1. Executing ABC.
[Time = 0.06 sec.]

9.269.20. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$42001$auto$opt_dff.cc:195:make_patterns_logic$2285
Extracted 60 gates and 63 wires to a netlist network with 3 inputs and 24 outputs (dfl=2).

9.269.20.1. Executing ABC.
[Time = 0.09 sec.]

9.269.21. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$41925$auto$opt_dff.cc:195:make_patterns_logic$2276
Extracted 60 gates and 63 wires to a netlist network with 3 inputs and 24 outputs (dfl=2).

9.269.21.1. Executing ABC.
[Time = 0.06 sec.]

9.269.22. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$41469$auto$opt_dff.cc:195:make_patterns_logic$2431
Extracted 60 gates and 63 wires to a netlist network with 3 inputs and 24 outputs (dfl=2).

9.269.22.1. Executing ABC.
[Time = 0.06 sec.]

9.269.23. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$41849$auto$opt_dff.cc:195:make_patterns_logic$2258
Extracted 60 gates and 63 wires to a netlist network with 3 inputs and 24 outputs (dfl=2).

9.269.23.1. Executing ABC.
[Time = 0.06 sec.]

9.269.24. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$41545$auto$opt_dff.cc:195:make_patterns_logic$2443
Extracted 60 gates and 63 wires to a netlist network with 3 inputs and 24 outputs (dfl=2).

9.269.24.1. Executing ABC.
[Time = 0.06 sec.]

9.269.25. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$41621$auto$opt_dff.cc:195:make_patterns_logic$2267
Extracted 59 gates and 62 wires to a netlist network with 3 inputs and 23 outputs (dfl=2).

9.269.25.1. Executing ABC.
[Time = 0.06 sec.]

9.269.26. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$41773$auto$opt_dff.cc:195:make_patterns_logic$2419
Extracted 59 gates and 62 wires to a netlist network with 3 inputs and 23 outputs (dfl=2).

9.269.26.1. Executing ABC.
[Time = 0.06 sec.]

9.269.27. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$41333$auto$opt_dff.cc:195:make_patterns_logic$2437
Extracted 50 gates and 54 wires to a netlist network with 4 inputs and 14 outputs (dfl=2).

9.269.27.1. Executing ABC.
[Time = 0.06 sec.]

9.269.28. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$41166$auto$opt_dff.cc:195:make_patterns_logic$2425
Extracted 50 gates and 54 wires to a netlist network with 4 inputs and 14 outputs (dfl=2).

9.269.28.1. Executing ABC.
[Time = 0.06 sec.]

9.269.29. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$40999$auto$opt_dff.cc:195:make_patterns_logic$2413
Extracted 50 gates and 54 wires to a netlist network with 4 inputs and 14 outputs (dfl=2).

9.269.29.1. Executing ABC.
[Time = 0.06 sec.]

9.269.30. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$32026$auto$opt_dff.cc:195:make_patterns_logic$2261
Extracted 48 gates and 51 wires to a netlist network with 3 inputs and 13 outputs (dfl=2).

9.269.30.1. Executing ABC.
[Time = 0.06 sec.]

9.269.31. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$32026$auto$opt_dff.cc:195:make_patterns_logic$2270
Extracted 49 gates and 51 wires to a netlist network with 2 inputs and 14 outputs (dfl=2).

9.269.31.1. Executing ABC.
[Time = 0.06 sec.]

9.269.32. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$32026$auto$opt_dff.cc:195:make_patterns_logic$2416
Extracted 48 gates and 51 wires to a netlist network with 3 inputs and 13 outputs (dfl=2).

9.269.32.1. Executing ABC.
[Time = 0.06 sec.]

9.269.33. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$32026$auto$opt_dff.cc:195:make_patterns_logic$2410
Extracted 48 gates and 51 wires to a netlist network with 3 inputs and 13 outputs (dfl=2).

9.269.33.1. Executing ABC.
[Time = 0.06 sec.]

9.269.34. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$32026$auto$opt_dff.cc:195:make_patterns_logic$2428
Extracted 48 gates and 51 wires to a netlist network with 3 inputs and 13 outputs (dfl=2).

9.269.34.1. Executing ABC.
[Time = 0.06 sec.]

9.269.35. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$32026$auto$opt_dff.cc:195:make_patterns_logic$2440
Extracted 48 gates and 51 wires to a netlist network with 3 inputs and 13 outputs (dfl=2).

9.269.35.1. Executing ABC.
[Time = 0.06 sec.]

9.269.36. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$32026$auto$opt_dff.cc:195:make_patterns_logic$2422
Extracted 48 gates and 51 wires to a netlist network with 3 inputs and 13 outputs (dfl=2).

9.269.36.1. Executing ABC.
[Time = 0.06 sec.]

9.269.37. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$32026$auto$opt_dff.cc:195:make_patterns_logic$2404
Extracted 48 gates and 51 wires to a netlist network with 3 inputs and 13 outputs (dfl=2).

9.269.37.1. Executing ABC.
[Time = 0.06 sec.]

9.269.38. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$32026$auto$opt_dff.cc:195:make_patterns_logic$2398
Extracted 48 gates and 51 wires to a netlist network with 3 inputs and 13 outputs (dfl=2).

9.269.38.1. Executing ABC.
[Time = 0.06 sec.]

9.269.39. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$32026$auto$opt_dff.cc:195:make_patterns_logic$2252
Extracted 48 gates and 51 wires to a netlist network with 3 inputs and 13 outputs (dfl=2).

9.269.39.1. Executing ABC.
[Time = 0.06 sec.]

9.269.40. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$32026$auto$opt_dff.cc:195:make_patterns_logic$2434
Extracted 48 gates and 51 wires to a netlist network with 3 inputs and 13 outputs (dfl=2).

9.269.40.1. Executing ABC.
[Time = 0.06 sec.]

9.269.41. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$32026$auto$opt_dff.cc:195:make_patterns_logic$2279
Extracted 48 gates and 51 wires to a netlist network with 3 inputs and 13 outputs (dfl=2).

9.269.41.1. Executing ABC.
[Time = 0.06 sec.]

9.269.42. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$42749$auto$opt_dff.cc:220:make_patterns_logic$691
Extracted 33 gates and 52 wires to a netlist network with 19 inputs and 17 outputs (dfl=2).

9.269.42.1. Executing ABC.
[Time = 0.05 sec.]

9.269.43. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$42808$auto$opt_dff.cc:220:make_patterns_logic$671
Extracted 33 gates and 52 wires to a netlist network with 19 inputs and 17 outputs (dfl=2).

9.269.43.1. Executing ABC.
[Time = 0.05 sec.]

9.269.44. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$42867$auto$opt_dff.cc:220:make_patterns_logic$751
Extracted 33 gates and 52 wires to a netlist network with 19 inputs and 17 outputs (dfl=2).

9.269.44.1. Executing ABC.
[Time = 0.05 sec.]

9.269.45. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$43002$auto$opt_dff.cc:195:make_patterns_logic$2288
Extracted 33 gates and 66 wires to a netlist network with 33 inputs and 33 outputs (dfl=2).

9.269.45.1. Executing ABC.
[Time = 0.05 sec.]

9.269.46. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$43303$auto$opt_dff.cc:195:make_patterns_logic$2332
Extracted 33 gates and 66 wires to a netlist network with 33 inputs and 33 outputs (dfl=2).

9.269.46.1. Executing ABC.
[Time = 0.05 sec.]

9.269.47. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$43340$auto$opt_dff.cc:195:make_patterns_logic$2338
Extracted 33 gates and 66 wires to a netlist network with 33 inputs and 33 outputs (dfl=2).

9.269.47.1. Executing ABC.
[Time = 0.05 sec.]

9.269.48. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$43377$auto$opt_dff.cc:195:make_patterns_logic$2344
Extracted 33 gates and 66 wires to a netlist network with 33 inputs and 33 outputs (dfl=2).

9.269.48.1. Executing ABC.
[Time = 0.06 sec.]

9.269.49. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$43414$auto$opt_dff.cc:195:make_patterns_logic$2350
Extracted 33 gates and 66 wires to a netlist network with 33 inputs and 33 outputs (dfl=2).

9.269.49.1. Executing ABC.
[Time = 0.05 sec.]

9.269.50. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$43451$auto$opt_dff.cc:195:make_patterns_logic$2356
Extracted 33 gates and 66 wires to a netlist network with 33 inputs and 33 outputs (dfl=2).

9.269.50.1. Executing ABC.
[Time = 0.05 sec.]

9.269.51. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$43488$auto$opt_dff.cc:195:make_patterns_logic$2362
Extracted 33 gates and 66 wires to a netlist network with 33 inputs and 33 outputs (dfl=2).

9.269.51.1. Executing ABC.
[Time = 0.05 sec.]

9.269.52. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$43229$auto$opt_dff.cc:195:make_patterns_logic$2294
Extracted 33 gates and 66 wires to a netlist network with 33 inputs and 33 outputs (dfl=2).

9.269.52.1. Executing ABC.
[Time = 0.05 sec.]

9.269.53. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$43266$auto$opt_dff.cc:195:make_patterns_logic$2313
Extracted 33 gates and 66 wires to a netlist network with 33 inputs and 33 outputs (dfl=2).

9.269.53.1. Executing ABC.
[Time = 0.05 sec.]

9.269.54. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$43525$auto$opt_dff.cc:195:make_patterns_logic$2368
Extracted 33 gates and 66 wires to a netlist network with 33 inputs and 33 outputs (dfl=2).

9.269.54.1. Executing ABC.
[Time = 0.05 sec.]

9.269.55. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$44706$auto$opt_dff.cc:195:make_patterns_logic$2319
Extracted 25 gates and 50 wires to a netlist network with 25 inputs and 25 outputs (dfl=2).

9.269.55.1. Executing ABC.
[Time = 0.05 sec.]

9.269.56. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$44735$auto$opt_dff.cc:195:make_patterns_logic$2300
Extracted 25 gates and 50 wires to a netlist network with 25 inputs and 25 outputs (dfl=2).

9.269.56.1. Executing ABC.
[Time = 0.05 sec.]

9.269.57. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$45030$auto$opt_dff.cc:220:make_patterns_logic$811
Extracted 19 gates and 31 wires to a netlist network with 12 inputs and 10 outputs (dfl=2).

9.269.57.1. Executing ABC.
[Time = 0.05 sec.]

9.269.58. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$45059$auto$opt_dff.cc:220:make_patterns_logic$771
Extracted 19 gates and 31 wires to a netlist network with 12 inputs and 10 outputs (dfl=2).

9.269.58.1. Executing ABC.
[Time = 0.05 sec.]

9.269.59. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$45001$auto$opt_dff.cc:220:make_patterns_logic$851
Extracted 19 gates and 31 wires to a netlist network with 12 inputs and 10 outputs (dfl=2).

9.269.59.1. Executing ABC.
[Time = 0.05 sec.]

9.269.60. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$44799$auto$opt_dff.cc:220:make_patterns_logic$731
Extracted 17 gates and 28 wires to a netlist network with 11 inputs and 9 outputs (dfl=2).

9.269.60.1. Executing ABC.
[Time = 0.05 sec.]

9.269.61. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$44764$auto$opt_dff.cc:220:make_patterns_logic$831
Extracted 17 gates and 28 wires to a netlist network with 11 inputs and 9 outputs (dfl=2).

9.269.61.1. Executing ABC.
[Time = 0.06 sec.]

9.269.62. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$40925$auto$opt_dff.cc:220:make_patterns_logic$871
Extracted 12 gates and 20 wires to a netlist network with 8 inputs and 4 outputs (dfl=2).

9.269.62.1. Executing ABC.
[Time = 0.06 sec.]

9.269.63. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$43115$auto$opt_dff.cc:195:make_patterns_logic$2476
Extracted 5 gates and 9 wires to a netlist network with 4 inputs and 5 outputs (dfl=2).

9.269.63.1. Executing ABC.
[Time = 0.06 sec.]

9.269.64. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$42964$auto$opt_dff.cc:195:make_patterns_logic$2458
Extracted 5 gates and 9 wires to a netlist network with 4 inputs and 5 outputs (dfl=2).

9.269.64.1. Executing ABC.
[Time = 0.05 sec.]

9.269.65. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$43638$auto$opt_dff.cc:195:make_patterns_logic$2273
Extracted 5 gates and 9 wires to a netlist network with 4 inputs and 5 outputs (dfl=2).

9.269.65.1. Executing ABC.
[Time = 0.05 sec.]

9.269.66. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$43600$auto$opt_dff.cc:195:make_patterns_logic$2255
Extracted 5 gates and 9 wires to a netlist network with 4 inputs and 5 outputs (dfl=2).

9.269.66.1. Executing ABC.
[Time = 0.05 sec.]

9.269.67. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$42926$auto$opt_dff.cc:195:make_patterns_logic$2494
Extracted 5 gates and 9 wires to a netlist network with 4 inputs and 5 outputs (dfl=2).

9.269.67.1. Executing ABC.
[Time = 0.05 sec.]

9.269.68. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$44646$auto$opt_dff.cc:195:make_patterns_logic$2512
Extracted 5 gates and 9 wires to a netlist network with 4 inputs and 5 outputs (dfl=2).

9.269.68.1. Executing ABC.
[Time = 0.06 sec.]

9.269.69. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$44676$auto$opt_dff.cc:195:make_patterns_logic$2282
Extracted 5 gates and 9 wires to a netlist network with 4 inputs and 5 outputs (dfl=2).

9.269.69.1. Executing ABC.
[Time = 0.05 sec.]

9.269.70. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$43191$auto$opt_dff.cc:195:make_patterns_logic$2503
Extracted 5 gates and 9 wires to a netlist network with 4 inputs and 5 outputs (dfl=2).

9.269.70.1. Executing ABC.
[Time = 0.05 sec.]

9.269.71. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$43153$auto$opt_dff.cc:195:make_patterns_logic$2467
Extracted 5 gates and 9 wires to a netlist network with 4 inputs and 5 outputs (dfl=2).

9.269.71.1. Executing ABC.
[Time = 0.05 sec.]

9.269.72. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$43077$auto$opt_dff.cc:195:make_patterns_logic$2449
Extracted 5 gates and 9 wires to a netlist network with 4 inputs and 5 outputs (dfl=2).

9.269.72.1. Executing ABC.
[Time = 0.05 sec.]

9.269.73. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$43039$auto$opt_dff.cc:195:make_patterns_logic$2485
Extracted 5 gates and 9 wires to a netlist network with 4 inputs and 5 outputs (dfl=2).

9.269.73.1. Executing ABC.
[Time = 0.05 sec.]

9.269.74. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$43562$auto$opt_dff.cc:195:make_patterns_logic$2264
Extracted 5 gates and 9 wires to a netlist network with 4 inputs and 5 outputs (dfl=2).

9.269.74.1. Executing ABC.
[Time = 0.05 sec.]

9.269.75. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$44834$auto$opt_dff.cc:220:make_patterns_logic$711
Extracted 3 gates and 7 wires to a netlist network with 4 inputs and 2 outputs (dfl=2).

9.269.75.1. Executing ABC.
[Time = 0.05 sec.]

9.270. Executing OPT_EXPR pass (perform const folding).
Optimizing module design122_12_5_top.
<suppressed ~1 debug messages>

9.271. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\design122_12_5_top'.
<suppressed ~30 debug messages>
Removed a total of 10 cells.

9.272. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \design122_12_5_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

9.273. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \design122_12_5_top.
Performed a total of 0 changes.

9.274. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\design122_12_5_top'.
Removed a total of 0 cells.

9.275. Executing OPT_SHARE pass.

9.276. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=2379, #solve=0, #remove=0, time=0.06 sec.]

9.277. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \design122_12_5_top..
Removed 0 unused cells and 12644 unused wires.
<suppressed ~1 debug messages>

9.278. Executing OPT_EXPR pass (perform const folding).
Optimizing module design122_12_5_top.

RUN-OPT ITERATIONS DONE : 1
select with DFL2 synthesis (thresh-logic=0.920000, thresh_dff=0.980000)

9.279. Executing OPT_FFINV pass (push inverters through FFs).
Discovering LUTs.
Pushed 0 inverters.
   Number of Generic REGs:          2417

ABC-DFF iteration : 1

9.280. Executing ABC pass (technology mapping using ABC).

9.280.1. Summary of detected clock domains:
  384 cells in clk=\clk, en={ }, arst=\rst, srst={ }
  35 cells in clk=\clk, en=$auto$opt_dff.cc:195:make_patterns_logic$2288, arst={ }, srst={ }
  35 cells in clk=\clk, en=$auto$opt_dff.cc:195:make_patterns_logic$2294, arst={ }, srst={ }
  27 cells in clk=\clk, en=$auto$opt_dff.cc:195:make_patterns_logic$2300, arst={ }, srst={ }
  35 cells in clk=\clk, en=$auto$opt_dff.cc:195:make_patterns_logic$2313, arst={ }, srst={ }
  27 cells in clk=\clk, en=$auto$opt_dff.cc:195:make_patterns_logic$2319, arst={ }, srst={ }
  35 cells in clk=\clk, en=$auto$opt_dff.cc:195:make_patterns_logic$2332, arst={ }, srst={ }
  35 cells in clk=\clk, en=$auto$opt_dff.cc:195:make_patterns_logic$2338, arst={ }, srst={ }
  35 cells in clk=\clk, en=$auto$opt_dff.cc:195:make_patterns_logic$2344, arst={ }, srst={ }
  35 cells in clk=\clk, en=$auto$opt_dff.cc:195:make_patterns_logic$2350, arst={ }, srst={ }
  35 cells in clk=\clk, en=$auto$opt_dff.cc:195:make_patterns_logic$2356, arst={ }, srst={ }
  35 cells in clk=\clk, en=$auto$opt_dff.cc:195:make_patterns_logic$2362, arst={ }, srst={ }
  35 cells in clk=\clk, en=$auto$opt_dff.cc:195:make_patterns_logic$2368, arst={ }, srst={ }
  74 cells in clk=\clk, en=$auto$opt_dff.cc:220:make_patterns_logic$651, arst={ }, srst={ }
  65 cells in clk=\clk, en=$auto$opt_dff.cc:195:make_patterns_logic$2267, arst={ }, srst={ }
  35 cells in clk=\clk, en=$auto$opt_dff.cc:195:make_patterns_logic$2264, arst={ }, srst={ }
  44 cells in clk=\clk, en=$auto$opt_dff.cc:195:make_patterns_logic$2261, arst={ }, srst={ }
  42 cells in clk=\clk, en=$auto$opt_dff.cc:220:make_patterns_logic$671, arst={ }, srst={ }
  65 cells in clk=\clk, en=$auto$opt_dff.cc:195:make_patterns_logic$2258, arst={ }, srst={ }
  35 cells in clk=\clk, en=$auto$opt_dff.cc:195:make_patterns_logic$2255, arst={ }, srst={ }
  44 cells in clk=\clk, en=$auto$opt_dff.cc:195:make_patterns_logic$2252, arst={ }, srst={ }
  42 cells in clk=\clk, en=$auto$opt_dff.cc:220:make_patterns_logic$691, arst={ }, srst={ }
  65 cells in clk=\clk, en=$auto$opt_dff.cc:195:make_patterns_logic$2285, arst={ }, srst={ }
  27 cells in clk=\clk, en=$auto$opt_dff.cc:195:make_patterns_logic$2282, arst={ }, srst={ }
  44 cells in clk=\clk, en=$auto$opt_dff.cc:195:make_patterns_logic$2279, arst={ }, srst={ }
  26 cells in clk=\clk, en=$auto$opt_dff.cc:220:make_patterns_logic$711, arst={ }, srst={ }
  65 cells in clk=\clk, en=$auto$opt_dff.cc:195:make_patterns_logic$2276, arst={ }, srst={ }
  35 cells in clk=\clk, en=$auto$opt_dff.cc:195:make_patterns_logic$2273, arst={ }, srst={ }
  44 cells in clk=\clk, en=$auto$opt_dff.cc:195:make_patterns_logic$2270, arst={ }, srst={ }
  26 cells in clk=\clk, en=$auto$opt_dff.cc:220:make_patterns_logic$731, arst={ }, srst={ }
  65 cells in clk=\clk, en=$auto$opt_dff.cc:195:make_patterns_logic$2401, arst={ }, srst={ }
  27 cells in clk=\clk, en=$auto$opt_dff.cc:195:make_patterns_logic$2512, arst={ }, srst={ }
  44 cells in clk=\clk, en=$auto$opt_dff.cc:195:make_patterns_logic$2398, arst={ }, srst={ }
  42 cells in clk=\clk, en=$auto$opt_dff.cc:220:make_patterns_logic$751, arst={ }, srst={ }
  65 cells in clk=\clk, en=$auto$opt_dff.cc:195:make_patterns_logic$2407, arst={ }, srst={ }
  35 cells in clk=\clk, en=$auto$opt_dff.cc:195:make_patterns_logic$2503, arst={ }, srst={ }
  44 cells in clk=\clk, en=$auto$opt_dff.cc:195:make_patterns_logic$2404, arst={ }, srst={ }
  10 cells in clk=\clk, en=$auto$opt_dff.cc:220:make_patterns_logic$771, arst={ }, srst={ }
  74 cells in clk=\clk, en=$auto$opt_dff.cc:195:make_patterns_logic$2413, arst={ }, srst={ }
  35 cells in clk=\clk, en=$auto$opt_dff.cc:195:make_patterns_logic$2494, arst={ }, srst={ }
  44 cells in clk=\clk, en=$auto$opt_dff.cc:195:make_patterns_logic$2410, arst={ }, srst={ }
  74 cells in clk=\clk, en=$auto$opt_dff.cc:220:make_patterns_logic$791, arst={ }, srst={ }
  65 cells in clk=\clk, en=$auto$opt_dff.cc:195:make_patterns_logic$2419, arst={ }, srst={ }
  35 cells in clk=\clk, en=$auto$opt_dff.cc:195:make_patterns_logic$2485, arst={ }, srst={ }
  44 cells in clk=\clk, en=$auto$opt_dff.cc:195:make_patterns_logic$2416, arst={ }, srst={ }
  10 cells in clk=\clk, en=$auto$opt_dff.cc:220:make_patterns_logic$811, arst={ }, srst={ }
  74 cells in clk=\clk, en=$auto$opt_dff.cc:195:make_patterns_logic$2425, arst={ }, srst={ }
  35 cells in clk=\clk, en=$auto$opt_dff.cc:195:make_patterns_logic$2476, arst={ }, srst={ }
  44 cells in clk=\clk, en=$auto$opt_dff.cc:195:make_patterns_logic$2422, arst={ }, srst={ }
  26 cells in clk=\clk, en=$auto$opt_dff.cc:220:make_patterns_logic$831, arst={ }, srst={ }
  65 cells in clk=\clk, en=$auto$opt_dff.cc:195:make_patterns_logic$2431, arst={ }, srst={ }
  35 cells in clk=\clk, en=$auto$opt_dff.cc:195:make_patterns_logic$2467, arst={ }, srst={ }
  44 cells in clk=\clk, en=$auto$opt_dff.cc:195:make_patterns_logic$2428, arst={ }, srst={ }
  10 cells in clk=\clk, en=$auto$opt_dff.cc:220:make_patterns_logic$851, arst={ }, srst={ }
  74 cells in clk=\clk, en=$auto$opt_dff.cc:195:make_patterns_logic$2437, arst={ }, srst={ }
  35 cells in clk=\clk, en=$auto$opt_dff.cc:195:make_patterns_logic$2458, arst={ }, srst={ }
  44 cells in clk=\clk, en=$auto$opt_dff.cc:195:make_patterns_logic$2434, arst={ }, srst={ }
  134 cells in clk=\clk, en=$auto$opt_dff.cc:220:make_patterns_logic$871, arst={ }, srst={ }
  65 cells in clk=\clk, en=$auto$opt_dff.cc:195:make_patterns_logic$2443, arst={ }, srst={ }
  35 cells in clk=\clk, en=$auto$opt_dff.cc:195:make_patterns_logic$2449, arst={ }, srst={ }
  44 cells in clk=\clk, en=$auto$opt_dff.cc:195:make_patterns_logic$2440, arst={ }, srst={ }
  7622 cells in clk=\clk, en={ }, arst={ }, srst={ }
  32 cells in clk=\clk, en=$auto$opt_dff.cc:195:make_patterns_logic$2291, arst={ }, srst={ }
  32 cells in clk=\clk, en=$auto$opt_dff.cc:195:make_patterns_logic$2297, arst={ }, srst={ }
  24 cells in clk=\clk, en=$auto$opt_dff.cc:195:make_patterns_logic$2310, arst={ }, srst={ }
  32 cells in clk=\clk, en=$auto$opt_dff.cc:195:make_patterns_logic$2316, arst={ }, srst={ }
  24 cells in clk=\clk, en=$auto$opt_dff.cc:195:make_patterns_logic$2329, arst={ }, srst={ }
  32 cells in clk=\clk, en=$auto$opt_dff.cc:195:make_patterns_logic$2335, arst={ }, srst={ }
  32 cells in clk=\clk, en=$auto$opt_dff.cc:195:make_patterns_logic$2341, arst={ }, srst={ }
  32 cells in clk=\clk, en=$auto$opt_dff.cc:195:make_patterns_logic$2347, arst={ }, srst={ }
  32 cells in clk=\clk, en=$auto$opt_dff.cc:195:make_patterns_logic$2353, arst={ }, srst={ }
  32 cells in clk=\clk, en=$auto$opt_dff.cc:195:make_patterns_logic$2359, arst={ }, srst={ }
  32 cells in clk=\clk, en=$auto$opt_dff.cc:195:make_patterns_logic$2365, arst={ }, srst={ }
  32 cells in clk=\clk, en=$auto$opt_dff.cc:195:make_patterns_logic$2371, arst={ }, srst={ }

  #logic partitions = 74

9.280.2. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk
Extracted 7622 gates and 8745 wires to a netlist network with 1121 inputs and 1711 outputs (dfl=1).

9.280.2.1. Executing ABC.
[Time = 0.58 sec.]

9.280.3. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, asynchronously reset by \rst
Extracted 384 gates and 416 wires to a netlist network with 32 inputs and 384 outputs (dfl=1).

9.280.3.1. Executing ABC.
[Time = 0.08 sec.]

9.280.4. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:220:make_patterns_logic$871
Extracted 134 gates and 169 wires to a netlist network with 33 inputs and 16 outputs (dfl=1).

9.280.4.1. Executing ABC.
[Time = 0.07 sec.]

9.280.5. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$2413
Extracted 73 gates and 77 wires to a netlist network with 2 inputs and 13 outputs (dfl=1).

9.280.5.1. Executing ABC.
[Time = 0.08 sec.]

9.280.6. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:220:make_patterns_logic$791
Extracted 74 gates and 118 wires to a netlist network with 44 inputs and 34 outputs (dfl=1).

9.280.6.1. Executing ABC.
[Time = 0.05 sec.]

9.280.7. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$2425
Extracted 73 gates and 77 wires to a netlist network with 2 inputs and 13 outputs (dfl=1).

9.280.7.1. Executing ABC.
[Time = 0.08 sec.]

9.280.8. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:220:make_patterns_logic$651
Extracted 74 gates and 118 wires to a netlist network with 44 inputs and 34 outputs (dfl=1).

9.280.8.1. Executing ABC.
[Time = 0.05 sec.]

9.280.9. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$2437
Extracted 73 gates and 77 wires to a netlist network with 2 inputs and 13 outputs (dfl=1).

9.280.9.1. Executing ABC.
[Time = 0.08 sec.]

9.280.10. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$2407
Extracted 64 gates and 69 wires to a netlist network with 3 inputs and 22 outputs (dfl=1).

9.280.10.1. Executing ABC.
[Time = 0.08 sec.]

9.280.11. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$2431
Extracted 64 gates and 69 wires to a netlist network with 3 inputs and 22 outputs (dfl=1).

9.280.11.1. Executing ABC.
[Time = 0.08 sec.]

9.280.12. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$2443
Extracted 64 gates and 69 wires to a netlist network with 3 inputs and 22 outputs (dfl=1).

9.280.12.1. Executing ABC.
[Time = 0.08 sec.]

9.280.13. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$2267
Extracted 64 gates and 69 wires to a netlist network with 3 inputs and 22 outputs (dfl=1).

9.280.13.1. Executing ABC.
[Time = 0.08 sec.]

9.280.14. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$2401
Extracted 64 gates and 69 wires to a netlist network with 3 inputs and 22 outputs (dfl=1).

9.280.14.1. Executing ABC.
[Time = 0.08 sec.]

9.280.15. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$2419
Extracted 64 gates and 69 wires to a netlist network with 3 inputs and 22 outputs (dfl=1).

9.280.15.1. Executing ABC.
[Time = 0.08 sec.]

9.280.16. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$2258
Extracted 64 gates and 69 wires to a netlist network with 3 inputs and 22 outputs (dfl=1).

9.280.16.1. Executing ABC.
[Time = 0.08 sec.]

9.280.17. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$2276
Extracted 64 gates and 69 wires to a netlist network with 3 inputs and 22 outputs (dfl=1).

9.280.17.1. Executing ABC.
[Time = 0.08 sec.]

9.280.18. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$2285
Extracted 64 gates and 69 wires to a netlist network with 3 inputs and 22 outputs (dfl=1).

9.280.18.1. Executing ABC.
[Time = 0.08 sec.]

9.280.19. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$79107$auto$opt_dff.cc:195:make_patterns_logic$2434
Extracted 44 gates and 47 wires to a netlist network with 2 inputs and 12 outputs (dfl=1).

9.280.19.1. Executing ABC.
[Time = 0.07 sec.]

9.280.20. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$79107$auto$opt_dff.cc:195:make_patterns_logic$2398
Extracted 44 gates and 47 wires to a netlist network with 2 inputs and 12 outputs (dfl=1).

9.280.20.1. Executing ABC.
[Time = 0.07 sec.]

9.280.21. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$79107$auto$opt_dff.cc:195:make_patterns_logic$2440
Extracted 44 gates and 47 wires to a netlist network with 2 inputs and 12 outputs (dfl=1).

9.280.21.1. Executing ABC.
[Time = 0.08 sec.]

9.280.22. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$79107$auto$opt_dff.cc:195:make_patterns_logic$2270
Extracted 44 gates and 47 wires to a netlist network with 2 inputs and 12 outputs (dfl=1).

9.280.22.1. Executing ABC.
[Time = 0.07 sec.]

9.280.23. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$79107$auto$opt_dff.cc:195:make_patterns_logic$2410
Extracted 44 gates and 47 wires to a netlist network with 2 inputs and 12 outputs (dfl=1).

9.280.23.1. Executing ABC.
[Time = 0.07 sec.]

9.280.24. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$79107$auto$opt_dff.cc:195:make_patterns_logic$2416
Extracted 44 gates and 47 wires to a netlist network with 2 inputs and 12 outputs (dfl=1).

9.280.24.1. Executing ABC.
[Time = 0.07 sec.]

9.280.25. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$79107$auto$opt_dff.cc:195:make_patterns_logic$2279
Extracted 44 gates and 47 wires to a netlist network with 2 inputs and 12 outputs (dfl=1).

9.280.25.1. Executing ABC.
[Time = 0.07 sec.]

9.280.26. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$79107$auto$opt_dff.cc:195:make_patterns_logic$2404
Extracted 44 gates and 47 wires to a netlist network with 2 inputs and 12 outputs (dfl=1).

9.280.26.1. Executing ABC.
[Time = 0.07 sec.]

9.280.27. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$79107$auto$opt_dff.cc:195:make_patterns_logic$2252
Extracted 44 gates and 47 wires to a netlist network with 2 inputs and 12 outputs (dfl=1).

9.280.27.1. Executing ABC.
[Time = 0.07 sec.]

9.280.28. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$79107$auto$opt_dff.cc:195:make_patterns_logic$2261
Extracted 44 gates and 47 wires to a netlist network with 2 inputs and 12 outputs (dfl=1).

9.280.28.1. Executing ABC.
[Time = 0.07 sec.]

9.280.29. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$79107$auto$opt_dff.cc:195:make_patterns_logic$2422
Extracted 44 gates and 47 wires to a netlist network with 2 inputs and 12 outputs (dfl=1).

9.280.29.1. Executing ABC.
[Time = 0.07 sec.]

9.280.30. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$79107$auto$opt_dff.cc:195:make_patterns_logic$2428
Extracted 44 gates and 47 wires to a netlist network with 2 inputs and 12 outputs (dfl=1).

9.280.30.1. Executing ABC.
[Time = 0.07 sec.]

9.280.31. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:220:make_patterns_logic$691
Extracted 42 gates and 70 wires to a netlist network with 28 inputs and 18 outputs (dfl=1).

9.280.31.1. Executing ABC.
[Time = 0.05 sec.]

9.280.32. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:220:make_patterns_logic$671
Extracted 42 gates and 70 wires to a netlist network with 28 inputs and 18 outputs (dfl=1).

9.280.32.1. Executing ABC.
[Time = 0.05 sec.]

9.280.33. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:220:make_patterns_logic$751
Extracted 42 gates and 70 wires to a netlist network with 28 inputs and 18 outputs (dfl=1).

9.280.33.1. Executing ABC.
[Time = 0.05 sec.]

9.280.34. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$2494
Extracted 35 gates and 71 wires to a netlist network with 35 inputs and 35 outputs (dfl=1).

9.280.34.1. Executing ABC.
[Time = 0.07 sec.]

9.280.35. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$2458
Extracted 35 gates and 71 wires to a netlist network with 35 inputs and 35 outputs (dfl=1).

9.280.35.1. Executing ABC.
[Time = 0.08 sec.]

9.280.36. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$2288
Extracted 35 gates and 69 wires to a netlist network with 34 inputs and 34 outputs (dfl=1).

9.280.36.1. Executing ABC.
[Time = 0.06 sec.]

9.280.37. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$2485
Extracted 35 gates and 71 wires to a netlist network with 35 inputs and 35 outputs (dfl=1).

9.280.37.1. Executing ABC.
[Time = 0.07 sec.]

9.280.38. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$2449
Extracted 35 gates and 71 wires to a netlist network with 35 inputs and 35 outputs (dfl=1).

9.280.38.1. Executing ABC.
[Time = 0.07 sec.]

9.280.39. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$2476
Extracted 35 gates and 71 wires to a netlist network with 35 inputs and 35 outputs (dfl=1).

9.280.39.1. Executing ABC.
[Time = 0.07 sec.]

9.280.40. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$2467
Extracted 35 gates and 71 wires to a netlist network with 35 inputs and 35 outputs (dfl=1).

9.280.40.1. Executing ABC.
[Time = 0.07 sec.]

9.280.41. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$2503
Extracted 35 gates and 71 wires to a netlist network with 35 inputs and 35 outputs (dfl=1).

9.280.41.1. Executing ABC.
[Time = 0.07 sec.]

9.280.42. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$2294
Extracted 35 gates and 69 wires to a netlist network with 34 inputs and 34 outputs (dfl=1).

9.280.42.1. Executing ABC.
[Time = 0.05 sec.]

9.280.43. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$2313
Extracted 35 gates and 69 wires to a netlist network with 34 inputs and 34 outputs (dfl=1).

9.280.43.1. Executing ABC.
[Time = 0.05 sec.]

9.280.44. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$2332
Extracted 35 gates and 69 wires to a netlist network with 34 inputs and 34 outputs (dfl=1).

9.280.44.1. Executing ABC.
[Time = 0.05 sec.]

9.280.45. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$2338
Extracted 35 gates and 69 wires to a netlist network with 34 inputs and 34 outputs (dfl=1).

9.280.45.1. Executing ABC.
[Time = 0.05 sec.]

9.280.46. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$2344
Extracted 35 gates and 69 wires to a netlist network with 34 inputs and 34 outputs (dfl=1).

9.280.46.1. Executing ABC.
[Time = 0.05 sec.]

9.280.47. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$2350
Extracted 35 gates and 69 wires to a netlist network with 34 inputs and 34 outputs (dfl=1).

9.280.47.1. Executing ABC.
[Time = 0.05 sec.]

9.280.48. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$2356
Extracted 35 gates and 69 wires to a netlist network with 34 inputs and 34 outputs (dfl=1).

9.280.48.1. Executing ABC.
[Time = 0.05 sec.]

9.280.49. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$2362
Extracted 35 gates and 69 wires to a netlist network with 34 inputs and 34 outputs (dfl=1).

9.280.49.1. Executing ABC.
[Time = 0.05 sec.]

9.280.50. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$2368
Extracted 35 gates and 69 wires to a netlist network with 34 inputs and 34 outputs (dfl=1).

9.280.50.1. Executing ABC.
[Time = 0.05 sec.]

9.280.51. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$2264
Extracted 35 gates and 71 wires to a netlist network with 35 inputs and 35 outputs (dfl=1).

9.280.51.1. Executing ABC.
[Time = 0.07 sec.]

9.280.52. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$2255
Extracted 35 gates and 71 wires to a netlist network with 35 inputs and 35 outputs (dfl=1).

9.280.52.1. Executing ABC.
[Time = 0.07 sec.]

9.280.53. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$2273
Extracted 35 gates and 71 wires to a netlist network with 35 inputs and 35 outputs (dfl=1).

9.280.53.1. Executing ABC.
[Time = 0.07 sec.]

9.280.54. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$90681$auto$opt_dff.cc:195:make_patterns_logic$2297
Extracted 32 gates and 64 wires to a netlist network with 32 inputs and 32 outputs (dfl=1).

9.280.54.1. Executing ABC.
[Time = 0.05 sec.]

9.280.55. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$90234$auto$opt_dff.cc:195:make_patterns_logic$2359
Extracted 32 gates and 64 wires to a netlist network with 32 inputs and 32 outputs (dfl=1).

9.280.55.1. Executing ABC.
[Time = 0.05 sec.]

9.280.56. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$90643$auto$opt_dff.cc:195:make_patterns_logic$2291
Extracted 32 gates and 64 wires to a netlist network with 32 inputs and 32 outputs (dfl=1).

9.280.56.1. Executing ABC.
[Time = 0.05 sec.]

9.280.57. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$90719$auto$opt_dff.cc:195:make_patterns_logic$2316
Extracted 32 gates and 64 wires to a netlist network with 32 inputs and 32 outputs (dfl=1).

9.280.57.1. Executing ABC.
[Time = 0.05 sec.]

9.280.58. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$90196$auto$opt_dff.cc:195:make_patterns_logic$2353
Extracted 32 gates and 64 wires to a netlist network with 32 inputs and 32 outputs (dfl=1).

9.280.58.1. Executing ABC.
[Time = 0.05 sec.]

9.280.59. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$90120$auto$opt_dff.cc:195:make_patterns_logic$2347
Extracted 32 gates and 64 wires to a netlist network with 32 inputs and 32 outputs (dfl=1).

9.280.59.1. Executing ABC.
[Time = 0.05 sec.]

9.280.60. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$90045$auto$opt_dff.cc:195:make_patterns_logic$2365
Extracted 32 gates and 64 wires to a netlist network with 32 inputs and 32 outputs (dfl=1).

9.280.60.1. Executing ABC.
[Time = 0.05 sec.]

9.280.61. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$90007$auto$opt_dff.cc:195:make_patterns_logic$2341
Extracted 32 gates and 64 wires to a netlist network with 32 inputs and 32 outputs (dfl=1).

9.280.61.1. Executing ABC.
[Time = 0.05 sec.]

9.280.62. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$90272$auto$opt_dff.cc:195:make_patterns_logic$2335
Extracted 32 gates and 64 wires to a netlist network with 32 inputs and 32 outputs (dfl=1).

9.280.62.1. Executing ABC.
[Time = 0.05 sec.]

9.280.63. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$90158$auto$opt_dff.cc:195:make_patterns_logic$2371
Extracted 32 gates and 64 wires to a netlist network with 32 inputs and 32 outputs (dfl=1).

9.280.63.1. Executing ABC.
[Time = 0.05 sec.]

9.280.64. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$2512
Extracted 27 gates and 55 wires to a netlist network with 27 inputs and 27 outputs (dfl=1).

9.280.64.1. Executing ABC.
[Time = 0.07 sec.]

9.280.65. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$2282
Extracted 27 gates and 55 wires to a netlist network with 27 inputs and 27 outputs (dfl=1).

9.280.65.1. Executing ABC.
[Time = 0.07 sec.]

9.280.66. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$2319
Extracted 27 gates and 53 wires to a netlist network with 26 inputs and 26 outputs (dfl=1).

9.280.66.1. Executing ABC.
[Time = 0.06 sec.]

9.280.67. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$2300
Extracted 27 gates and 53 wires to a netlist network with 26 inputs and 26 outputs (dfl=1).

9.280.67.1. Executing ABC.
[Time = 0.05 sec.]

9.280.68. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:220:make_patterns_logic$831
Extracted 26 gates and 46 wires to a netlist network with 20 inputs and 10 outputs (dfl=1).

9.280.68.1. Executing ABC.
[Time = 0.05 sec.]

9.280.69. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:220:make_patterns_logic$731
Extracted 26 gates and 46 wires to a netlist network with 20 inputs and 10 outputs (dfl=1).

9.280.69.1. Executing ABC.
[Time = 0.05 sec.]

9.280.70. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:220:make_patterns_logic$711
Extracted 26 gates and 40 wires to a netlist network with 13 inputs and 10 outputs (dfl=1).

9.280.70.1. Executing ABC.
[Time = 0.05 sec.]

9.280.71. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$91757$auto$opt_dff.cc:195:make_patterns_logic$2310
Extracted 24 gates and 48 wires to a netlist network with 24 inputs and 24 outputs (dfl=1).

9.280.71.1. Executing ABC.
[Time = 0.05 sec.]

9.280.72. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$91727$auto$opt_dff.cc:195:make_patterns_logic$2329
Extracted 24 gates and 48 wires to a netlist network with 24 inputs and 24 outputs (dfl=1).

9.280.72.1. Executing ABC.
[Time = 0.05 sec.]

9.280.73. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:220:make_patterns_logic$851
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 10 outputs (dfl=1).

9.280.73.1. Executing ABC.
[Time = 0.05 sec.]

9.280.74. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:220:make_patterns_logic$811
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 10 outputs (dfl=1).

9.280.74.1. Executing ABC.
[Time = 0.05 sec.]

9.280.75. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:220:make_patterns_logic$771
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 10 outputs (dfl=1).

9.280.75.1. Executing ABC.
[Time = 0.05 sec.]

9.281. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=2385, #solve=0, #remove=0, time=0.09 sec.]

9.282. Executing OPT_EXPR pass (perform const folding).
Optimizing module design122_12_5_top.

9.283. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \design122_12_5_top..
Removed 1 unused cells and 11133 unused wires.
<suppressed ~14 debug messages>

9.284. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=2385, #solve=0, #remove=0, time=0.12 sec.]

9.285. Executing OPT_EXPR pass (perform const folding).
Optimizing module design122_12_5_top.

9.286. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \design122_12_5_top..

9.287. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=2385, #solve=0, #remove=0, time=0.09 sec.]

9.288. Executing OPT_EXPR pass (perform const folding).
Optimizing module design122_12_5_top.

9.289. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \design122_12_5_top..

9.290. Executing DFFUNMAP pass (unmap clock enable and synchronous reset from FFs).

ABC-DFF iteration : 2

9.291. Executing ABC pass (technology mapping using ABC).

9.291.1. Summary of detected clock domains:
  384 cells in clk=\clk, en={ }, arst=\rst, srst={ }
  9797 cells in clk=\clk, en={ }, arst={ }, srst={ }

  #logic partitions = 2

9.291.2. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk
Extracted 9785 gates and 10514 wires to a netlist network with 729 inputs and 2033 outputs (dfl=1).

9.291.2.1. Executing ABC.
[Time = 1.04 sec.]

9.291.3. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, asynchronously reset by \rst
Extracted 384 gates and 416 wires to a netlist network with 32 inputs and 384 outputs (dfl=1).

9.291.3.1. Executing ABC.
[Time = 0.09 sec.]

9.292. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=1710, #solve=0, #remove=0, time=0.06 sec.]

9.293. Executing OPT_EXPR pass (perform const folding).
Optimizing module design122_12_5_top.

9.294. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \design122_12_5_top..
Removed 0 unused cells and 13048 unused wires.
<suppressed ~36 debug messages>

9.295. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=1710, #solve=0, #remove=0, time=0.06 sec.]

9.296. Executing OPT_EXPR pass (perform const folding).
Optimizing module design122_12_5_top.

9.297. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \design122_12_5_top..

9.298. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $abc$93811$auto$blifparse.cc:377:parse_blif$93992 ($_DFF_P_) from module design122_12_5_top (D = $abc$93811$new_n7784_, Q = \design122_12_5_inst.memory_cntrl_instance10092.wr_data_mem [6]).
Adding EN signal on $abc$93811$auto$blifparse.cc:377:parse_blif$93991 ($_DFF_P_) from module design122_12_5_top (D = $abc$93811$new_n7781_, Q = \design122_12_5_inst.memory_cntrl_instance10092.wr_data_mem [22]).
Adding EN signal on $abc$93811$auto$blifparse.cc:377:parse_blif$93990 ($_DFF_P_) from module design122_12_5_top (D = $abc$93811$new_n7777_, Q = \design122_12_5_inst.memory_cntrl_instance10092.wr_data_mem [23]).
Adding EN signal on $abc$93811$auto$blifparse.cc:377:parse_blif$93989 ($_DFF_P_) from module design122_12_5_top (D = $abc$93811$new_n7774_, Q = \design122_12_5_inst.memory_cntrl_instance210.wr_data_mem [0]).
Adding EN signal on $abc$93811$auto$blifparse.cc:377:parse_blif$93988 ($_DFF_P_) from module design122_12_5_top (D = $abc$93811$new_n7772_, Q = \design122_12_5_inst.memory_cntrl_instance210.wr_data_mem [1]).
Adding EN signal on $abc$93811$auto$blifparse.cc:377:parse_blif$93987 ($_DFF_P_) from module design122_12_5_top (D = $abc$93811$new_n7770_, Q = \design122_12_5_inst.memory_cntrl_instance210.wr_data_mem [2]).
Adding EN signal on $abc$93811$auto$blifparse.cc:377:parse_blif$93986 ($_DFF_P_) from module design122_12_5_top (D = $abc$93811$new_n7768_, Q = \design122_12_5_inst.memory_cntrl_instance210.wr_data_mem [3]).
Adding EN signal on $abc$93811$auto$blifparse.cc:377:parse_blif$93985 ($_DFF_P_) from module design122_12_5_top (D = $abc$93811$new_n7766_, Q = \design122_12_5_inst.memory_cntrl_instance210.wr_data_mem [4]).
Adding EN signal on $abc$93811$auto$blifparse.cc:377:parse_blif$93984 ($_DFF_P_) from module design122_12_5_top (D = $abc$93811$new_n7764_, Q = \design122_12_5_inst.memory_cntrl_instance210.wr_data_mem [5]).
Adding EN signal on $abc$93811$auto$blifparse.cc:377:parse_blif$93983 ($_DFF_P_) from module design122_12_5_top (D = $abc$93811$new_n7762_, Q = \design122_12_5_inst.memory_cntrl_instance210.wr_data_mem [6]).
Adding EN signal on $abc$93811$auto$blifparse.cc:377:parse_blif$93982 ($_DFF_P_) from module design122_12_5_top (D = $abc$93811$new_n7760_, Q = \design122_12_5_inst.memory_cntrl_instance210.wr_data_mem [7]).
Adding EN signal on $abc$93811$auto$blifparse.cc:377:parse_blif$93981 ($_DFF_P_) from module design122_12_5_top (D = $abc$93811$new_n7758_, Q = \design122_12_5_inst.memory_cntrl_instance210.wr_data_mem [8]).
Adding EN signal on $abc$93811$auto$blifparse.cc:377:parse_blif$93980 ($_DFF_P_) from module design122_12_5_top (D = $abc$93811$new_n7756_, Q = \design122_12_5_inst.memory_cntrl_instance210.wr_data_mem [9]).
Adding EN signal on $abc$93811$auto$blifparse.cc:377:parse_blif$93979 ($_DFF_P_) from module design122_12_5_top (D = $abc$93811$new_n7754_, Q = \design122_12_5_inst.memory_cntrl_instance210.wr_data_mem [10]).
Adding EN signal on $abc$93811$auto$blifparse.cc:377:parse_blif$93978 ($_DFF_P_) from module design122_12_5_top (D = $abc$93811$new_n7752_, Q = \design122_12_5_inst.memory_cntrl_instance210.wr_data_mem [11]).
Adding EN signal on $abc$93811$auto$blifparse.cc:377:parse_blif$93977 ($_DFF_P_) from module design122_12_5_top (D = $abc$93811$new_n7750_, Q = \design122_12_5_inst.memory_cntrl_instance210.wr_data_mem [12]).
Adding EN signal on $abc$93811$auto$blifparse.cc:377:parse_blif$93976 ($_DFF_P_) from module design122_12_5_top (D = $abc$93811$new_n7748_, Q = \design122_12_5_inst.memory_cntrl_instance210.wr_data_mem [13]).
Adding EN signal on $abc$93811$auto$blifparse.cc:377:parse_blif$93975 ($_DFF_P_) from module design122_12_5_top (D = $abc$93811$new_n7746_, Q = \design122_12_5_inst.memory_cntrl_instance210.wr_data_mem [14]).
Adding EN signal on $abc$93811$auto$blifparse.cc:377:parse_blif$93974 ($_DFF_P_) from module design122_12_5_top (D = $abc$93811$new_n7744_, Q = \design122_12_5_inst.memory_cntrl_instance210.wr_data_mem [15]).
Adding EN signal on $abc$93811$auto$blifparse.cc:377:parse_blif$93973 ($_DFF_P_) from module design122_12_5_top (D = $abc$93811$new_n7742_, Q = \design122_12_5_inst.memory_cntrl_instance210.wr_data_mem [16]).
Adding EN signal on $abc$93811$auto$blifparse.cc:377:parse_blif$93972 ($_DFF_P_) from module design122_12_5_top (D = $abc$93811$new_n7740_, Q = \design122_12_5_inst.memory_cntrl_instance210.wr_data_mem [17]).
Adding EN signal on $abc$93811$auto$blifparse.cc:377:parse_blif$93971 ($_DFF_P_) from module design122_12_5_top (D = $abc$93811$new_n7738_, Q = \design122_12_5_inst.memory_cntrl_instance210.wr_data_mem [18]).
Adding EN signal on $abc$93811$auto$blifparse.cc:377:parse_blif$93970 ($_DFF_P_) from module design122_12_5_top (D = $abc$93811$new_n7736_, Q = \design122_12_5_inst.memory_cntrl_instance210.wr_data_mem [19]).
Adding EN signal on $abc$93811$auto$blifparse.cc:377:parse_blif$93969 ($_DFF_P_) from module design122_12_5_top (D = $abc$93811$new_n7734_, Q = \design122_12_5_inst.memory_cntrl_instance210.wr_data_mem [20]).
Adding EN signal on $abc$93811$auto$blifparse.cc:377:parse_blif$93968 ($_DFF_P_) from module design122_12_5_top (D = $abc$93811$new_n7732_, Q = \design122_12_5_inst.memory_cntrl_instance210.wr_data_mem [21]).
Adding EN signal on $abc$93811$auto$blifparse.cc:377:parse_blif$93967 ($_DFF_P_) from module design122_12_5_top (D = $abc$93811$new_n7730_, Q = \design122_12_5_inst.memory_cntrl_instance210.wr_data_mem [22]).
Adding EN signal on $abc$93811$auto$blifparse.cc:377:parse_blif$93966 ($_DFF_P_) from module design122_12_5_top (D = $abc$93811$new_n7728_, Q = \design122_12_5_inst.memory_cntrl_instance210.wr_data_mem [23]).
Adding EN signal on $abc$93811$auto$blifparse.cc:377:parse_blif$93965 ($_DFF_P_) from module design122_12_5_top (D = $abc$93811$new_n7726_, Q = \design122_12_5_inst.memory_cntrl_instance210.wr_data_mem [24]).
Adding EN signal on $abc$93811$auto$blifparse.cc:377:parse_blif$93964 ($_DFF_P_) from module design122_12_5_top (D = $abc$93811$new_n7724_, Q = \design122_12_5_inst.memory_cntrl_instance210.wr_data_mem [25]).
Adding EN signal on $abc$93811$auto$blifparse.cc:377:parse_blif$93963 ($_DFF_P_) from module design122_12_5_top (D = $abc$93811$new_n7722_, Q = \design122_12_5_inst.memory_cntrl_instance210.wr_data_mem [26]).
Adding EN signal on $abc$93811$auto$blifparse.cc:377:parse_blif$93962 ($_DFF_P_) from module design122_12_5_top (D = $abc$93811$new_n7720_, Q = \design122_12_5_inst.memory_cntrl_instance210.wr_data_mem [27]).
Adding EN signal on $abc$93811$auto$blifparse.cc:377:parse_blif$93961 ($_DFF_P_) from module design122_12_5_top (D = $abc$93811$new_n7718_, Q = \design122_12_5_inst.memory_cntrl_instance210.wr_data_mem [28]).
Adding EN signal on $abc$93811$auto$blifparse.cc:377:parse_blif$93960 ($_DFF_P_) from module design122_12_5_top (D = $abc$93811$new_n7716_, Q = \design122_12_5_inst.memory_cntrl_instance210.wr_data_mem [29]).
Adding EN signal on $abc$93811$auto$blifparse.cc:377:parse_blif$93959 ($_DFF_P_) from module design122_12_5_top (D = $abc$93811$new_n7714_, Q = \design122_12_5_inst.memory_cntrl_instance210.wr_data_mem [30]).
Adding EN signal on $abc$93811$auto$blifparse.cc:377:parse_blif$93958 ($_DFF_P_) from module design122_12_5_top (D = $abc$93811$new_n7712_, Q = \design122_12_5_inst.memory_cntrl_instance210.wr_data_mem [31]).
Adding EN signal on $abc$93811$auto$blifparse.cc:377:parse_blif$93957 ($_DFF_P_) from module design122_12_5_top (D = $abc$93811$new_n7710_, Q = \design122_12_5_inst.memory_cntrl_instance980.wr_data_mem [0]).
Adding EN signal on $abc$93811$auto$blifparse.cc:377:parse_blif$93956 ($_DFF_P_) from module design122_12_5_top (D = $abc$93811$new_n7708_, Q = \design122_12_5_inst.memory_cntrl_instance980.wr_data_mem [1]).
Adding EN signal on $abc$93811$auto$blifparse.cc:377:parse_blif$93955 ($_DFF_P_) from module design122_12_5_top (D = $abc$93811$new_n7706_, Q = \design122_12_5_inst.memory_cntrl_instance980.wr_data_mem [2]).
Adding EN signal on $abc$93811$auto$blifparse.cc:377:parse_blif$93954 ($_DFF_P_) from module design122_12_5_top (D = $abc$93811$new_n7704_, Q = \design122_12_5_inst.memory_cntrl_instance980.wr_data_mem [3]).
Adding EN signal on $abc$93811$auto$blifparse.cc:377:parse_blif$93953 ($_DFF_P_) from module design122_12_5_top (D = $abc$93811$new_n7702_, Q = \design122_12_5_inst.memory_cntrl_instance980.wr_data_mem [4]).
Adding EN signal on $abc$93811$auto$blifparse.cc:377:parse_blif$93952 ($_DFF_P_) from module design122_12_5_top (D = $abc$93811$new_n7700_, Q = \design122_12_5_inst.memory_cntrl_instance980.wr_data_mem [5]).
Adding EN signal on $abc$93811$auto$blifparse.cc:377:parse_blif$93951 ($_DFF_P_) from module design122_12_5_top (D = $abc$93811$new_n7698_, Q = \design122_12_5_inst.memory_cntrl_instance980.wr_data_mem [6]).
Adding EN signal on $abc$93811$auto$blifparse.cc:377:parse_blif$93950 ($_DFF_P_) from module design122_12_5_top (D = $abc$93811$new_n7696_, Q = \design122_12_5_inst.memory_cntrl_instance980.wr_data_mem [7]).
Adding EN signal on $abc$93811$auto$blifparse.cc:377:parse_blif$93949 ($_DFF_P_) from module design122_12_5_top (D = $abc$93811$new_n7694_, Q = \design122_12_5_inst.memory_cntrl_instance980.wr_data_mem [8]).
Adding EN signal on $abc$93811$auto$blifparse.cc:377:parse_blif$93948 ($_DFF_P_) from module design122_12_5_top (D = $abc$93811$new_n7692_, Q = \design122_12_5_inst.memory_cntrl_instance980.wr_data_mem [9]).
Adding EN signal on $abc$93811$auto$blifparse.cc:377:parse_blif$93947 ($_DFF_P_) from module design122_12_5_top (D = $abc$93811$new_n7690_, Q = \design122_12_5_inst.memory_cntrl_instance980.wr_data_mem [10]).
Adding EN signal on $abc$93811$auto$blifparse.cc:377:parse_blif$93946 ($_DFF_P_) from module design122_12_5_top (D = $abc$93811$new_n7688_, Q = \design122_12_5_inst.memory_cntrl_instance980.wr_data_mem [11]).
Adding EN signal on $abc$93811$auto$blifparse.cc:377:parse_blif$93945 ($_DFF_P_) from module design122_12_5_top (D = $abc$93811$new_n7686_, Q = \design122_12_5_inst.memory_cntrl_instance980.wr_data_mem [12]).
Adding EN signal on $abc$93811$auto$blifparse.cc:377:parse_blif$93944 ($_DFF_P_) from module design122_12_5_top (D = $abc$93811$new_n7684_, Q = \design122_12_5_inst.memory_cntrl_instance980.wr_data_mem [13]).
Adding EN signal on $abc$93811$auto$blifparse.cc:377:parse_blif$93943 ($_DFF_P_) from module design122_12_5_top (D = $abc$93811$new_n7682_, Q = \design122_12_5_inst.memory_cntrl_instance980.wr_data_mem [14]).
Adding EN signal on $abc$93811$auto$blifparse.cc:377:parse_blif$93942 ($_DFF_P_) from module design122_12_5_top (D = $abc$93811$new_n7680_, Q = \design122_12_5_inst.memory_cntrl_instance980.wr_data_mem [15]).
Adding EN signal on $abc$93811$auto$blifparse.cc:377:parse_blif$93941 ($_DFF_P_) from module design122_12_5_top (D = $abc$93811$new_n7678_, Q = \design122_12_5_inst.memory_cntrl_instance980.wr_data_mem [16]).
Adding EN signal on $abc$93811$auto$blifparse.cc:377:parse_blif$93940 ($_DFF_P_) from module design122_12_5_top (D = $abc$93811$new_n7676_, Q = \design122_12_5_inst.memory_cntrl_instance980.wr_data_mem [17]).
Adding EN signal on $abc$93811$auto$blifparse.cc:377:parse_blif$93939 ($_DFF_P_) from module design122_12_5_top (D = $abc$93811$new_n7674_, Q = \design122_12_5_inst.memory_cntrl_instance980.wr_data_mem [18]).
Adding EN signal on $abc$93811$auto$blifparse.cc:377:parse_blif$93938 ($_DFF_P_) from module design122_12_5_top (D = $abc$93811$new_n7672_, Q = \design122_12_5_inst.memory_cntrl_instance980.wr_data_mem [19]).
Adding EN signal on $abc$93811$auto$blifparse.cc:377:parse_blif$93937 ($_DFF_P_) from module design122_12_5_top (D = $abc$93811$new_n7670_, Q = \design122_12_5_inst.memory_cntrl_instance980.wr_data_mem [20]).
Adding EN signal on $abc$93811$auto$blifparse.cc:377:parse_blif$93936 ($_DFF_P_) from module design122_12_5_top (D = $abc$93811$new_n7668_, Q = \design122_12_5_inst.memory_cntrl_instance980.wr_data_mem [21]).
Adding EN signal on $abc$93811$auto$blifparse.cc:377:parse_blif$93935 ($_DFF_P_) from module design122_12_5_top (D = $abc$93811$new_n7666_, Q = \design122_12_5_inst.memory_cntrl_instance980.wr_data_mem [22]).
Adding EN signal on $abc$93811$auto$blifparse.cc:377:parse_blif$93934 ($_DFF_P_) from module design122_12_5_top (D = $abc$93811$new_n7664_, Q = \design122_12_5_inst.memory_cntrl_instance980.wr_data_mem [23]).
Adding EN signal on $abc$93811$auto$blifparse.cc:377:parse_blif$93933 ($_DFF_P_) from module design122_12_5_top (D = $abc$93811$new_n7662_, Q = \design122_12_5_inst.memory_cntrl_instance980.wr_data_mem [24]).
Adding EN signal on $abc$93811$auto$blifparse.cc:377:parse_blif$93932 ($_DFF_P_) from module design122_12_5_top (D = $abc$93811$new_n7660_, Q = \design122_12_5_inst.memory_cntrl_instance980.wr_data_mem [25]).
Adding EN signal on $abc$93811$auto$blifparse.cc:377:parse_blif$93931 ($_DFF_P_) from module design122_12_5_top (D = $abc$93811$new_n7658_, Q = \design122_12_5_inst.memory_cntrl_instance980.wr_data_mem [26]).
Adding EN signal on $abc$93811$auto$blifparse.cc:377:parse_blif$93930 ($_DFF_P_) from module design122_12_5_top (D = $abc$93811$new_n7656_, Q = \design122_12_5_inst.memory_cntrl_instance980.wr_data_mem [27]).
Adding EN signal on $abc$93811$auto$blifparse.cc:377:parse_blif$93929 ($_DFF_P_) from module design122_12_5_top (D = $abc$93811$new_n7654_, Q = \design122_12_5_inst.memory_cntrl_instance980.wr_data_mem [28]).
Adding EN signal on $abc$93811$auto$blifparse.cc:377:parse_blif$93928 ($_DFF_P_) from module design122_12_5_top (D = $abc$93811$new_n7652_, Q = \design122_12_5_inst.memory_cntrl_instance980.wr_data_mem [29]).
Adding EN signal on $abc$93811$auto$blifparse.cc:377:parse_blif$93927 ($_DFF_P_) from module design122_12_5_top (D = $abc$93811$new_n7650_, Q = \design122_12_5_inst.memory_cntrl_instance980.wr_data_mem [30]).
Adding EN signal on $abc$93811$auto$blifparse.cc:377:parse_blif$93926 ($_DFF_P_) from module design122_12_5_top (D = $abc$93811$new_n7648_, Q = \design122_12_5_inst.memory_cntrl_instance980.wr_data_mem [31]).
Adding EN signal on $abc$93811$auto$blifparse.cc:377:parse_blif$93903 ($_DFF_P_) from module design122_12_5_top (D = $abc$93811$new_n7565_, Q = \design122_12_5_inst.memory_cntrl_instance761.wr_data_mem [0]).
Adding EN signal on $abc$93811$auto$blifparse.cc:377:parse_blif$93902 ($_DFF_P_) from module design122_12_5_top (D = $abc$93811$new_n7563_, Q = \design122_12_5_inst.memory_cntrl_instance761.wr_data_mem [1]).
Adding EN signal on $abc$93811$auto$blifparse.cc:377:parse_blif$93901 ($_DFF_P_) from module design122_12_5_top (D = $abc$93811$new_n7561_, Q = \design122_12_5_inst.memory_cntrl_instance761.wr_data_mem [2]).
Adding EN signal on $abc$93811$auto$blifparse.cc:377:parse_blif$93900 ($_DFF_P_) from module design122_12_5_top (D = $abc$93811$new_n7559_, Q = \design122_12_5_inst.memory_cntrl_instance761.wr_data_mem [3]).
Adding EN signal on $abc$93811$auto$blifparse.cc:377:parse_blif$93899 ($_DFF_P_) from module design122_12_5_top (D = $abc$93811$new_n7557_, Q = \design122_12_5_inst.memory_cntrl_instance761.wr_data_mem [4]).
Adding EN signal on $abc$93811$auto$blifparse.cc:377:parse_blif$93898 ($_DFF_P_) from module design122_12_5_top (D = $abc$93811$new_n7555_, Q = \design122_12_5_inst.memory_cntrl_instance761.wr_data_mem [5]).
Adding EN signal on $abc$93811$auto$blifparse.cc:377:parse_blif$93897 ($_DFF_P_) from module design122_12_5_top (D = $abc$93811$new_n7553_, Q = \design122_12_5_inst.memory_cntrl_instance761.wr_data_mem [6]).
Adding EN signal on $abc$93811$auto$blifparse.cc:377:parse_blif$93896 ($_DFF_P_) from module design122_12_5_top (D = $abc$93811$new_n7551_, Q = \design122_12_5_inst.memory_cntrl_instance761.wr_data_mem [7]).
Adding EN signal on $abc$93811$auto$blifparse.cc:377:parse_blif$93895 ($_DFF_P_) from module design122_12_5_top (D = $abc$93811$new_n7549_, Q = \design122_12_5_inst.memory_cntrl_instance761.wr_data_mem [8]).
Adding EN signal on $abc$93811$auto$blifparse.cc:377:parse_blif$93894 ($_DFF_P_) from module design122_12_5_top (D = $abc$93811$new_n7547_, Q = \design122_12_5_inst.memory_cntrl_instance761.wr_data_mem [9]).
Adding EN signal on $abc$93811$auto$blifparse.cc:377:parse_blif$93893 ($_DFF_P_) from module design122_12_5_top (D = $abc$93811$new_n7545_, Q = \design122_12_5_inst.memory_cntrl_instance761.wr_data_mem [10]).
Adding EN signal on $abc$93811$auto$blifparse.cc:377:parse_blif$93892 ($_DFF_P_) from module design122_12_5_top (D = $abc$93811$new_n7543_, Q = \design122_12_5_inst.memory_cntrl_instance761.wr_data_mem [11]).
Adding EN signal on $abc$93811$auto$blifparse.cc:377:parse_blif$93891 ($_DFF_P_) from module design122_12_5_top (D = $abc$93811$new_n7541_, Q = \design122_12_5_inst.memory_cntrl_instance761.wr_data_mem [12]).
Adding EN signal on $abc$93811$auto$blifparse.cc:377:parse_blif$93890 ($_DFF_P_) from module design122_12_5_top (D = $abc$93811$new_n7539_, Q = \design122_12_5_inst.memory_cntrl_instance761.wr_data_mem [13]).
Adding EN signal on $abc$93811$auto$blifparse.cc:377:parse_blif$93889 ($_DFF_P_) from module design122_12_5_top (D = $abc$93811$new_n7537_, Q = \design122_12_5_inst.memory_cntrl_instance761.wr_data_mem [14]).
Adding EN signal on $abc$93811$auto$blifparse.cc:377:parse_blif$93888 ($_DFF_P_) from module design122_12_5_top (D = $abc$93811$new_n7535_, Q = \design122_12_5_inst.memory_cntrl_instance761.wr_data_mem [15]).
Adding EN signal on $abc$93811$auto$blifparse.cc:377:parse_blif$93887 ($_DFF_P_) from module design122_12_5_top (D = $abc$93811$new_n7533_, Q = \design122_12_5_inst.memory_cntrl_instance873.wr_data_mem [0]).
Adding EN signal on $abc$93811$auto$blifparse.cc:377:parse_blif$93886 ($_DFF_P_) from module design122_12_5_top (D = $abc$93811$new_n7531_, Q = \design122_12_5_inst.memory_cntrl_instance873.wr_data_mem [1]).
Adding EN signal on $abc$93811$auto$blifparse.cc:377:parse_blif$93885 ($_DFF_P_) from module design122_12_5_top (D = $abc$93811$new_n7529_, Q = \design122_12_5_inst.memory_cntrl_instance873.wr_data_mem [2]).
Adding EN signal on $abc$93811$auto$blifparse.cc:377:parse_blif$93884 ($_DFF_P_) from module design122_12_5_top (D = $abc$93811$new_n7527_, Q = \design122_12_5_inst.memory_cntrl_instance873.wr_data_mem [3]).
Adding EN signal on $abc$93811$auto$blifparse.cc:377:parse_blif$93883 ($_DFF_P_) from module design122_12_5_top (D = $abc$93811$new_n7525_, Q = \design122_12_5_inst.memory_cntrl_instance873.wr_data_mem [4]).
Adding EN signal on $abc$93811$auto$blifparse.cc:377:parse_blif$93882 ($_DFF_P_) from module design122_12_5_top (D = $abc$93811$new_n7523_, Q = \design122_12_5_inst.memory_cntrl_instance873.wr_data_mem [5]).
Adding EN signal on $abc$93811$auto$blifparse.cc:377:parse_blif$93881 ($_DFF_P_) from module design122_12_5_top (D = $abc$93811$new_n7521_, Q = \design122_12_5_inst.memory_cntrl_instance873.wr_data_mem [6]).
Adding EN signal on $abc$93811$auto$blifparse.cc:377:parse_blif$93880 ($_DFF_P_) from module design122_12_5_top (D = $abc$93811$new_n7519_, Q = \design122_12_5_inst.memory_cntrl_instance873.wr_data_mem [7]).
Adding EN signal on $abc$93811$auto$blifparse.cc:377:parse_blif$93879 ($_DFF_P_) from module design122_12_5_top (D = $abc$93811$new_n7517_, Q = \design122_12_5_inst.memory_cntrl_instance873.wr_data_mem [8]).
Adding EN signal on $abc$93811$auto$blifparse.cc:377:parse_blif$93878 ($_DFF_P_) from module design122_12_5_top (D = $abc$93811$new_n7515_, Q = \design122_12_5_inst.memory_cntrl_instance873.wr_data_mem [9]).
Adding EN signal on $abc$93811$auto$blifparse.cc:377:parse_blif$93877 ($_DFF_P_) from module design122_12_5_top (D = $abc$93811$new_n7513_, Q = \design122_12_5_inst.memory_cntrl_instance873.wr_data_mem [10]).
Adding EN signal on $abc$93811$auto$blifparse.cc:377:parse_blif$93876 ($_DFF_P_) from module design122_12_5_top (D = $abc$93811$new_n7511_, Q = \design122_12_5_inst.memory_cntrl_instance873.wr_data_mem [11]).
Adding EN signal on $abc$93811$auto$blifparse.cc:377:parse_blif$93875 ($_DFF_P_) from module design122_12_5_top (D = $abc$93811$new_n7509_, Q = \design122_12_5_inst.memory_cntrl_instance873.wr_data_mem [12]).
Adding EN signal on $abc$93811$auto$blifparse.cc:377:parse_blif$93874 ($_DFF_P_) from module design122_12_5_top (D = $abc$93811$new_n7507_, Q = \design122_12_5_inst.memory_cntrl_instance873.wr_data_mem [13]).
Adding EN signal on $abc$93811$auto$blifparse.cc:377:parse_blif$93873 ($_DFF_P_) from module design122_12_5_top (D = $abc$93811$new_n7505_, Q = \design122_12_5_inst.memory_cntrl_instance873.wr_data_mem [14]).
Adding EN signal on $abc$93811$auto$blifparse.cc:377:parse_blif$93872 ($_DFF_P_) from module design122_12_5_top (D = $abc$93811$new_n7503_, Q = \design122_12_5_inst.memory_cntrl_instance873.wr_data_mem [15]).
Adding EN signal on $abc$93811$auto$blifparse.cc:377:parse_blif$93871 ($_DFF_P_) from module design122_12_5_top (D = $abc$93811$new_n7501_, Q = \design122_12_5_inst.memory_cntrl_instance433.wr_data_mem [0]).
Adding EN signal on $abc$93811$auto$blifparse.cc:377:parse_blif$93870 ($_DFF_P_) from module design122_12_5_top (D = $abc$93811$new_n7499_, Q = \design122_12_5_inst.memory_cntrl_instance433.wr_data_mem [1]).
Adding EN signal on $abc$93811$auto$blifparse.cc:377:parse_blif$93869 ($_DFF_P_) from module design122_12_5_top (D = $abc$93811$new_n7497_, Q = \design122_12_5_inst.memory_cntrl_instance433.wr_data_mem [2]).
Adding EN signal on $abc$93811$auto$blifparse.cc:377:parse_blif$93868 ($_DFF_P_) from module design122_12_5_top (D = $abc$93811$new_n7495_, Q = \design122_12_5_inst.memory_cntrl_instance433.wr_data_mem [3]).
Adding EN signal on $abc$93811$auto$blifparse.cc:377:parse_blif$93867 ($_DFF_P_) from module design122_12_5_top (D = $abc$93811$new_n7493_, Q = \design122_12_5_inst.memory_cntrl_instance433.wr_data_mem [4]).
Adding EN signal on $abc$93811$auto$blifparse.cc:377:parse_blif$93866 ($_DFF_P_) from module design122_12_5_top (D = $abc$93811$new_n7491_, Q = \design122_12_5_inst.memory_cntrl_instance433.wr_data_mem [5]).
Adding EN signal on $abc$93811$auto$blifparse.cc:377:parse_blif$93865 ($_DFF_P_) from module design122_12_5_top (D = $abc$93811$new_n7489_, Q = \design122_12_5_inst.memory_cntrl_instance433.wr_data_mem [6]).
Adding EN signal on $abc$93811$auto$blifparse.cc:377:parse_blif$93864 ($_DFF_P_) from module design122_12_5_top (D = $abc$93811$new_n7487_, Q = \design122_12_5_inst.memory_cntrl_instance433.wr_data_mem [7]).
Adding EN signal on $abc$93811$auto$blifparse.cc:377:parse_blif$93863 ($_DFF_P_) from module design122_12_5_top (D = $abc$93811$new_n7485_, Q = \design122_12_5_inst.memory_cntrl_instance433.wr_data_mem [8]).
Adding EN signal on $abc$93811$auto$blifparse.cc:377:parse_blif$93862 ($_DFF_P_) from module design122_12_5_top (D = $abc$93811$new_n7483_, Q = \design122_12_5_inst.memory_cntrl_instance433.wr_data_mem [9]).
Adding EN signal on $abc$93811$auto$blifparse.cc:377:parse_blif$93861 ($_DFF_P_) from module design122_12_5_top (D = $abc$93811$new_n7481_, Q = \design122_12_5_inst.memory_cntrl_instance433.wr_data_mem [10]).
Adding EN signal on $abc$93811$auto$blifparse.cc:377:parse_blif$93860 ($_DFF_P_) from module design122_12_5_top (D = $abc$93811$new_n7479_, Q = \design122_12_5_inst.memory_cntrl_instance433.wr_data_mem [11]).
Adding EN signal on $abc$93811$auto$blifparse.cc:377:parse_blif$93859 ($_DFF_P_) from module design122_12_5_top (D = $abc$93811$new_n7477_, Q = \design122_12_5_inst.memory_cntrl_instance433.wr_data_mem [12]).
Adding EN signal on $abc$93811$auto$blifparse.cc:377:parse_blif$93858 ($_DFF_P_) from module design122_12_5_top (D = $abc$93811$new_n7475_, Q = \design122_12_5_inst.memory_cntrl_instance433.wr_data_mem [13]).
Adding EN signal on $abc$93811$auto$blifparse.cc:377:parse_blif$93857 ($_DFF_P_) from module design122_12_5_top (D = $abc$93811$new_n7473_, Q = \design122_12_5_inst.memory_cntrl_instance433.wr_data_mem [14]).
Adding EN signal on $abc$93811$auto$blifparse.cc:377:parse_blif$93856 ($_DFF_P_) from module design122_12_5_top (D = $abc$93811$new_n7471_, Q = \design122_12_5_inst.memory_cntrl_instance433.wr_data_mem [15]).
Adding EN signal on $abc$93811$auto$blifparse.cc:377:parse_blif$93853 ($_DFF_P_) from module design122_12_5_top (D = $abc$93811$new_n7466_, Q = \design122_12_5_inst.memory_cntrl_instance110101.wr_data_mem [2]).
Adding EN signal on $abc$93811$auto$blifparse.cc:377:parse_blif$93852 ($_DFF_P_) from module design122_12_5_top (D = $abc$93811$new_n7464_, Q = \design122_12_5_inst.memory_cntrl_instance110101.wr_data_mem [3]).
Adding EN signal on $abc$93811$auto$blifparse.cc:377:parse_blif$93851 ($_DFF_P_) from module design122_12_5_top (D = $abc$93811$new_n7462_, Q = \design122_12_5_inst.memory_cntrl_instance110101.wr_data_mem [4]).
Adding EN signal on $abc$93811$auto$blifparse.cc:377:parse_blif$93850 ($_DFF_P_) from module design122_12_5_top (D = $abc$93811$new_n7460_, Q = \design122_12_5_inst.memory_cntrl_instance110101.wr_data_mem [10]).
Adding EN signal on $abc$93811$auto$blifparse.cc:377:parse_blif$93849 ($_DFF_P_) from module design122_12_5_top (D = $abc$93811$new_n7458_, Q = \design122_12_5_inst.memory_cntrl_instance110101.wr_data_mem [11]).
Adding EN signal on $abc$93811$auto$blifparse.cc:377:parse_blif$93848 ($_DFF_P_) from module design122_12_5_top (D = $abc$93811$new_n7456_, Q = \design122_12_5_inst.memory_cntrl_instance110101.wr_data_mem [18]).
Adding EN signal on $abc$93811$auto$blifparse.cc:377:parse_blif$93847 ($_DFF_P_) from module design122_12_5_top (D = $abc$93811$new_n7454_, Q = \design122_12_5_inst.memory_cntrl_instance110101.wr_data_mem [22]).
Adding EN signal on $abc$93811$auto$blifparse.cc:377:parse_blif$93846 ($_DFF_P_) from module design122_12_5_top (D = $abc$93811$new_n7452_, Q = \design122_12_5_inst.memory_cntrl_instance110101.wr_data_mem [30]).
Adding EN signal on $abc$93811$auto$blifparse.cc:377:parse_blif$93845 ($_DFF_P_) from module design122_12_5_top (D = $abc$93811$new_n7450_, Q = \design122_12_5_inst.memory_cntrl_instance542.wr_data_mem [2]).
Adding EN signal on $abc$93811$auto$blifparse.cc:377:parse_blif$93844 ($_DFF_P_) from module design122_12_5_top (D = $abc$93811$new_n7448_, Q = \design122_12_5_inst.memory_cntrl_instance542.wr_data_mem [3]).
Adding EN signal on $abc$93811$auto$blifparse.cc:377:parse_blif$93843 ($_DFF_P_) from module design122_12_5_top (D = $abc$93811$new_n7446_, Q = \design122_12_5_inst.memory_cntrl_instance542.wr_data_mem [4]).
Adding EN signal on $abc$93811$auto$blifparse.cc:377:parse_blif$93842 ($_DFF_P_) from module design122_12_5_top (D = $abc$93811$new_n7444_, Q = \design122_12_5_inst.memory_cntrl_instance542.wr_data_mem [10]).
Adding EN signal on $abc$93811$auto$blifparse.cc:377:parse_blif$93841 ($_DFF_P_) from module design122_12_5_top (D = $abc$93811$new_n7442_, Q = \design122_12_5_inst.memory_cntrl_instance542.wr_data_mem [11]).
Adding EN signal on $abc$93811$auto$blifparse.cc:377:parse_blif$93840 ($_DFF_P_) from module design122_12_5_top (D = $abc$93811$new_n7440_, Q = \design122_12_5_inst.memory_cntrl_instance542.wr_data_mem [18]).
Adding EN signal on $abc$93811$auto$blifparse.cc:377:parse_blif$93839 ($_DFF_P_) from module design122_12_5_top (D = $abc$93811$new_n7438_, Q = \design122_12_5_inst.memory_cntrl_instance542.wr_data_mem [22]).
Adding EN signal on $abc$93811$auto$blifparse.cc:377:parse_blif$93838 ($_DFF_P_) from module design122_12_5_top (D = $abc$93811$new_n7436_, Q = \design122_12_5_inst.memory_cntrl_instance542.wr_data_mem [30]).
Adding EN signal on $abc$93811$auto$blifparse.cc:377:parse_blif$93837 ($_DFF_P_) from module design122_12_5_top (D = $abc$93811$new_n7434_, Q = \design122_12_5_inst.memory_cntrl_instance653.wr_data_mem [10]).
Adding EN signal on $abc$93811$auto$blifparse.cc:377:parse_blif$93836 ($_DFF_P_) from module design122_12_5_top (D = $abc$93811$new_n7432_, Q = \design122_12_5_inst.memory_cntrl_instance102.wr_data_mem [2]).
Adding EN signal on $abc$93811$auto$blifparse.cc:377:parse_blif$93835 ($_DFF_P_) from module design122_12_5_top (D = $abc$93811$new_n7430_, Q = \design122_12_5_inst.memory_cntrl_instance102.wr_data_mem [3]).
Adding EN signal on $abc$93811$auto$blifparse.cc:377:parse_blif$93834 ($_DFF_P_) from module design122_12_5_top (D = $abc$93811$new_n7428_, Q = \design122_12_5_inst.memory_cntrl_instance102.wr_data_mem [4]).
Adding EN signal on $abc$93811$auto$blifparse.cc:377:parse_blif$93833 ($_DFF_P_) from module design122_12_5_top (D = $abc$93811$new_n7426_, Q = \design122_12_5_inst.memory_cntrl_instance102.wr_data_mem [10]).
Adding EN signal on $abc$93811$auto$blifparse.cc:377:parse_blif$93832 ($_DFF_P_) from module design122_12_5_top (D = $abc$93811$new_n7424_, Q = \design122_12_5_inst.memory_cntrl_instance102.wr_data_mem [11]).
Adding EN signal on $abc$93811$auto$blifparse.cc:377:parse_blif$93831 ($_DFF_P_) from module design122_12_5_top (D = $abc$93811$new_n7422_, Q = \design122_12_5_inst.memory_cntrl_instance102.wr_data_mem [18]).
Adding EN signal on $abc$93811$auto$blifparse.cc:377:parse_blif$93830 ($_DFF_P_) from module design122_12_5_top (D = $abc$93811$new_n7420_, Q = \design122_12_5_inst.memory_cntrl_instance102.wr_data_mem [22]).
Adding EN signal on $abc$93811$auto$blifparse.cc:377:parse_blif$93829 ($_DFF_P_) from module design122_12_5_top (D = $abc$93811$new_n7418_, Q = \design122_12_5_inst.memory_cntrl_instance102.wr_data_mem [23]).
Adding EN signal on $abc$93811$auto$blifparse.cc:377:parse_blif$93828 ($_DFF_P_) from module design122_12_5_top (D = $abc$93811$new_n7416_, Q = \design122_12_5_inst.memory_cntrl_instance120114.wr_data_mem [2]).
Adding EN signal on $abc$93811$auto$blifparse.cc:377:parse_blif$93827 ($_DFF_P_) from module design122_12_5_top (D = $abc$93811$new_n7414_, Q = \design122_12_5_inst.memory_cntrl_instance120114.wr_data_mem [3]).
Adding EN signal on $abc$93811$auto$blifparse.cc:377:parse_blif$93826 ($_DFF_P_) from module design122_12_5_top (D = $abc$93811$new_n7412_, Q = \design122_12_5_inst.memory_cntrl_instance120114.wr_data_mem [4]).
Adding EN signal on $abc$93811$auto$blifparse.cc:377:parse_blif$93825 ($_DFF_P_) from module design122_12_5_top (D = $abc$93811$new_n7410_, Q = \design122_12_5_inst.memory_cntrl_instance120114.wr_data_mem [10]).
Adding EN signal on $abc$93811$auto$blifparse.cc:377:parse_blif$93824 ($_DFF_P_) from module design122_12_5_top (D = $abc$93811$new_n7408_, Q = \design122_12_5_inst.memory_cntrl_instance120114.wr_data_mem [11]).
Adding EN signal on $abc$93811$auto$blifparse.cc:377:parse_blif$93823 ($_DFF_P_) from module design122_12_5_top (D = $abc$93811$new_n7406_, Q = \design122_12_5_inst.memory_cntrl_instance120114.wr_data_mem [18]).
Adding EN signal on $abc$93811$auto$blifparse.cc:377:parse_blif$93822 ($_DFF_P_) from module design122_12_5_top (D = $abc$93811$new_n7404_, Q = \design122_12_5_inst.memory_cntrl_instance120114.wr_data_mem [22]).
Adding EN signal on $abc$93811$auto$blifparse.cc:377:parse_blif$93821 ($_DFF_P_) from module design122_12_5_top (D = $abc$93811$new_n7402_, Q = \design122_12_5_inst.memory_cntrl_instance120114.wr_data_mem [23]).
Adding EN signal on $abc$93811$auto$blifparse.cc:377:parse_blif$93820 ($_DFF_P_) from module design122_12_5_top (D = $abc$93811$new_n7400_, Q = \design122_12_5_inst.memory_cntrl_instance324.wr_data_mem [2]).
Adding EN signal on $abc$93811$auto$blifparse.cc:377:parse_blif$93819 ($_DFF_P_) from module design122_12_5_top (D = $abc$93811$new_n7398_, Q = \design122_12_5_inst.memory_cntrl_instance324.wr_data_mem [3]).
Adding EN signal on $abc$93811$auto$blifparse.cc:377:parse_blif$93818 ($_DFF_P_) from module design122_12_5_top (D = $abc$93811$new_n7396_, Q = \design122_12_5_inst.memory_cntrl_instance324.wr_data_mem [4]).
Adding EN signal on $abc$93811$auto$blifparse.cc:377:parse_blif$93817 ($_DFF_P_) from module design122_12_5_top (D = $abc$93811$new_n7394_, Q = \design122_12_5_inst.memory_cntrl_instance324.wr_data_mem [10]).
Adding EN signal on $abc$93811$auto$blifparse.cc:377:parse_blif$93816 ($_DFF_P_) from module design122_12_5_top (D = $abc$93811$new_n7392_, Q = \design122_12_5_inst.memory_cntrl_instance324.wr_data_mem [11]).
Adding EN signal on $abc$93811$auto$blifparse.cc:377:parse_blif$93815 ($_DFF_P_) from module design122_12_5_top (D = $abc$93811$new_n7390_, Q = \design122_12_5_inst.memory_cntrl_instance324.wr_data_mem [18]).
Adding EN signal on $abc$93811$auto$blifparse.cc:377:parse_blif$93814 ($_DFF_P_) from module design122_12_5_top (D = $abc$93811$new_n7388_, Q = \design122_12_5_inst.memory_cntrl_instance324.wr_data_mem [22]).
Adding EN signal on $abc$93811$auto$blifparse.cc:377:parse_blif$93813 ($_DFF_P_) from module design122_12_5_top (D = $abc$93811$new_n7386_, Q = \design122_12_5_inst.memory_cntrl_instance324.wr_data_mem [23]).
Adding EN signal on $abc$93811$auto$blifparse.cc:377:parse_blif$93812 ($_DFF_P_) from module design122_12_5_top (D = $abc$93811$new_n7384_, Q = \design122_12_5_inst.memory_cntrl_instance102.wr_data_mem [29]).
[#visit=1710, #solve=0, #remove=0, time=0.06 sec.]

9.299. Executing OPT_EXPR pass (perform const folding).
Optimizing module design122_12_5_top.

9.300. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \design122_12_5_top..
Removed 157 unused cells and 157 unused wires.
<suppressed ~158 debug messages>

9.301. Executing DFFUNMAP pass (unmap clock enable and synchronous reset from FFs).

ABC-DFF iteration : 3

9.302. Executing ABC pass (technology mapping using ABC).

9.302.1. Summary of detected clock domains:
  384 cells in clk=\clk, en={ }, arst=\rst, srst={ }
  6575 cells in clk=\clk, en={ }, arst={ }, srst={ }

  #logic partitions = 2

9.302.2. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk
Extracted 6563 gates and 7292 wires to a netlist network with 729 inputs and 1358 outputs (dfl=2).

9.302.2.1. Executing ABC.
[Time = 1.25 sec.]

9.302.3. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, asynchronously reset by \rst
Extracted 384 gates and 416 wires to a netlist network with 32 inputs and 384 outputs (dfl=2).

9.302.3.1. Executing ABC.
[Time = 0.08 sec.]

9.303. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=1710, #solve=0, #remove=0, time=0.04 sec.]

9.304. Executing OPT_EXPR pass (perform const folding).
Optimizing module design122_12_5_top.

9.305. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \design122_12_5_top..
Removed 0 unused cells and 10164 unused wires.
<suppressed ~1 debug messages>

9.306. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=1710, #solve=0, #remove=0, time=0.05 sec.]

9.307. Executing OPT_EXPR pass (perform const folding).
Optimizing module design122_12_5_top.

9.308. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \design122_12_5_top..

9.309. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=1710, #solve=0, #remove=0, time=0.04 sec.]

9.310. Executing OPT_EXPR pass (perform const folding).
Optimizing module design122_12_5_top.

9.311. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \design122_12_5_top..

9.312. Executing DFFUNMAP pass (unmap clock enable and synchronous reset from FFs).

ABC-DFF iteration : 4

9.313. Executing ABC pass (technology mapping using ABC).

9.313.1. Summary of detected clock domains:
  384 cells in clk=\clk, en={ }, arst=\rst, srst={ }
  4732 cells in clk=\clk, en={ }, arst={ }, srst={ }

  #logic partitions = 2

9.313.2. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk
Extracted 4720 gates and 5449 wires to a netlist network with 729 inputs and 1358 outputs (dfl=2).

9.313.2.1. Executing ABC.
[Time = 1.01 sec.]

9.313.3. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, asynchronously reset by \rst
Extracted 384 gates and 416 wires to a netlist network with 32 inputs and 384 outputs (dfl=2).

9.313.3.1. Executing ABC.
[Time = 0.08 sec.]

9.314. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=1710, #solve=0, #remove=0, time=0.04 sec.]

9.315. Executing OPT_EXPR pass (perform const folding).
Optimizing module design122_12_5_top.

9.316. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \design122_12_5_top..
Removed 0 unused cells and 8321 unused wires.
<suppressed ~1 debug messages>

9.317. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=1710, #solve=0, #remove=0, time=0.04 sec.]

9.318. Executing OPT_EXPR pass (perform const folding).
Optimizing module design122_12_5_top.

9.319. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \design122_12_5_top..

9.320. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=1710, #solve=0, #remove=0, time=0.04 sec.]

9.321. Executing OPT_EXPR pass (perform const folding).
Optimizing module design122_12_5_top.

9.322. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \design122_12_5_top..

9.323. Executing DFFUNMAP pass (unmap clock enable and synchronous reset from FFs).
select with DFL2 synthesis (thresh-logic=0.920000, thresh_dff=0.980000)

9.324. Executing OPT_FFINV pass (push inverters through FFs).
Discovering LUTs.
Pushed 1 inverters.
select CE remove strategy (thresh_logic=0.920000, thresh_dff=0.980000, dfl=2)

9.325. Executing OPT_EXPR pass (perform const folding).
Optimizing module design122_12_5_top.

9.326. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\design122_12_5_top'.
Removed a total of 0 cells.

9.327. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \design122_12_5_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

9.328. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \design122_12_5_top.
Performed a total of 0 changes.

9.329. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\design122_12_5_top'.
Removed a total of 0 cells.

9.330. Executing OPT_SHARE pass.

9.331. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=1710, #solve=0, #remove=0, time=0.04 sec.]

9.332. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \design122_12_5_top..
Removed 1 unused cells and 1 unused wires.
<suppressed ~2 debug messages>

9.333. Executing OPT_EXPR pass (perform const folding).
Optimizing module design122_12_5_top.

9.334. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \design122_12_5_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

9.335. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \design122_12_5_top.
Performed a total of 0 changes.

9.336. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\design122_12_5_top'.
Removed a total of 0 cells.

9.337. Executing OPT_SHARE pass.

9.338. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=1710, #solve=0, #remove=0, time=0.05 sec.]

9.339. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \design122_12_5_top..

9.340. Executing OPT_EXPR pass (perform const folding).
Optimizing module design122_12_5_top.

RUN-OPT ITERATIONS DONE : 2

9.341. Executing OPT_EXPR pass (perform const folding).
Optimizing module design122_12_5_top.

9.342. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\design122_12_5_top'.
Removed a total of 0 cells.

9.343. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \design122_12_5_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

9.344. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \design122_12_5_top.
Performed a total of 0 changes.

9.345. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\design122_12_5_top'.
Removed a total of 0 cells.

9.346. Executing OPT_SHARE pass.

9.347. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=1710, #solve=0, #remove=0, time=0.04 sec.]

9.348. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \design122_12_5_top..

9.349. Executing OPT_EXPR pass (perform const folding).
Optimizing module design122_12_5_top.

RUN-OPT ITERATIONS DONE : 1

9.350. Executing OPT_EXPR pass (perform const folding).
Optimizing module design122_12_5_top.

9.351. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\design122_12_5_top'.
Removed a total of 0 cells.

9.352. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \design122_12_5_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

9.353. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \design122_12_5_top.
Performed a total of 0 changes.

9.354. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\design122_12_5_top'.
Removed a total of 0 cells.

9.355. Executing OPT_SHARE pass.

9.356. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=1710, #solve=0, #remove=0, time=0.04 sec.]

9.357. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=1710, #solve=352, #remove=0, time=0.05 sec.]

9.358. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \design122_12_5_top..

9.359. Executing OPT_EXPR pass (perform const folding).
Optimizing module design122_12_5_top.

RUN-OPT ITERATIONS DONE : 1

9.360. Executing BMUXMAP pass.

9.361. Executing DEMUXMAP pass.

9.362. Executing SPLITNETS pass (splitting up multi-bit signals).

9.363. Executing ABC pass (technology mapping using ABC).

9.363.1. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Extracted 3353 gates and 4995 wires to a netlist network with 1642 inputs and 996 outputs (dfl=1).

9.363.1.1. Executing ABC.
DE:   Version : 7.7
DE:   #PIs = 1642  #Luts =  1482  Max Lvl =   4  Avg Lvl =   2.09  [   0.12 sec. at Pass 0]{firstMap}[1]
DE:   #PIs = 1642  #Luts =  1475  Max Lvl =   4  Avg Lvl =   2.10  [   1.55 sec. at Pass 1]{initMapFlow}[2]
DE:   #PIs = 1642  #Luts =  1405  Max Lvl =   4  Avg Lvl =   2.08  [   1.64 sec. at Pass 2]{map}[6]
DE:   #PIs = 1642  #Luts =  1393  Max Lvl =   4  Avg Lvl =   2.06  [   1.47 sec. at Pass 3]{postMap}[12]
DE:   #PIs = 1642  #Luts =  1375  Max Lvl =   4  Avg Lvl =   2.06  [   1.70 sec. at Pass 4]{map}[16]
DE:   #PIs = 1642  #Luts =  1368  Max Lvl =   4  Avg Lvl =   2.06  [   2.05 sec. at Pass 5]{postMap}[16]
DE:   #PIs = 1642  #Luts =  1438  Max Lvl =   3  Avg Lvl =   2.09  [   1.63 sec. at Pass 6]{map}[16]
DE:   #PIs = 1642  #Luts =  1414  Max Lvl =   3  Avg Lvl =   1.90  [   1.81 sec. at Pass 7]{postMap}[16]
DE:   #PIs = 1642  #Luts =  1403  Max Lvl =   3  Avg Lvl =   2.09  [   1.78 sec. at Pass 8]{map}[16]
DE:   #PIs = 1642  #Luts =  1398  Max Lvl =   3  Avg Lvl =   2.09  [   1.70 sec. at Pass 9]{postMap}[16]
DE:   #PIs = 1642  #Luts =  1392  Max Lvl =   3  Avg Lvl =   2.09  [   1.74 sec. at Pass 10]{map}[16]
DE:   #PIs = 1642  #Luts =  1391  Max Lvl =   3  Avg Lvl =   1.91  [   1.79 sec. at Pass 11]{postMap}[16]
DE:   #PIs = 1642  #Luts =  1384  Max Lvl =   3  Avg Lvl =   1.89  [   1.67 sec. at Pass 12]{map}[16]
DE:   #PIs = 1642  #Luts =  1384  Max Lvl =   3  Avg Lvl =   1.89  [   1.79 sec. at Pass 13]{postMap}[16]
DE:   #PIs = 1642  #Luts =  1384  Max Lvl =   3  Avg Lvl =   1.89  [   1.90 sec. at Pass 14]{map}[16]
DE:   #PIs = 1642  #Luts =  1383  Max Lvl =   3  Avg Lvl =   1.89  [   1.83 sec. at Pass 15]{postMap}[16]
DE:   #PIs = 1642  #Luts =  1383  Max Lvl =   3  Avg Lvl =   1.89  [   1.70 sec. at Pass 16]{map}[16]
DE:   #PIs = 1642  #Luts =  1383  Max Lvl =   3  Avg Lvl =   1.89  [   1.71 sec. at Pass 17]{postMap}[16]
DE:   #PIs = 1642  #Luts =  1383  Max Lvl =   3  Avg Lvl =   1.89  [   1.62 sec. at Pass 18]{map}[16]
DE:   #PIs = 1642  #Luts =  1383  Max Lvl =   3  Avg Lvl =   1.89  [   1.24 sec. at Pass 19]{pushMap}[16]
DE:   #PIs = 1642  #Luts =  1376  Max Lvl =   3  Avg Lvl =   1.90  [   1.17 sec. at Pass 20]{pushMap}[16]
DE:   #PIs = 1642  #Luts =  1376  Max Lvl =   3  Avg Lvl =   1.90  [   1.19 sec. at Pass 20]{pushMap}[16]
DE:   #PIs = 1642  #Luts =  1376  Max Lvl =   3  Avg Lvl =   1.90  [   1.40 sec. at Pass 21]{postMap}[16]
DE:   #PIs = 1642  #Luts =  1376  Max Lvl =   3  Avg Lvl =   1.90  [   1.53 sec. at Pass 22]{map}[16]
DE:   #PIs = 1642  #Luts =  1369  Max Lvl =   3  Avg Lvl =   1.90  [   1.47 sec. at Pass 23]{postMap}[16]
DE:   #PIs = 1642  #Luts =  1368  Max Lvl =   3  Avg Lvl =   1.90  [   1.59 sec. at Pass 24]{map}[16]
DE:   #PIs = 1642  #Luts =  1367  Max Lvl =   3  Avg Lvl =   1.89  [   1.44 sec. at Pass 25]{postMap}[16]
DE:   #PIs = 1642  #Luts =  1367  Max Lvl =   3  Avg Lvl =   1.89  [   1.69 sec. at Pass 26]{map}[16]
DE:   #PIs = 1642  #Luts =  1361  Max Lvl =   3  Avg Lvl =   1.91  [   1.50 sec. at Pass 27]{postMap}[16]
DE:   #PIs = 1642  #Luts =  1361  Max Lvl =   3  Avg Lvl =   1.91  [   1.71 sec. at Pass 28]{map}[16]
DE:   #PIs = 1642  #Luts =  1361  Max Lvl =   3  Avg Lvl =   1.91  [   1.64 sec. at Pass 29]{postMap}[16]
DE:   #PIs = 1642  #Luts =  1361  Max Lvl =   3  Avg Lvl =   1.91  [   1.65 sec. at Pass 30]{map}[16]
DE:   #PIs = 1642  #Luts =  1361  Max Lvl =   3  Avg Lvl =   1.91  [   1.21 sec. at Pass 31]{pushMap}[16]
DE:   #PIs = 1642  #Luts =  1361  Max Lvl =   3  Avg Lvl =   1.91  [   1.16 sec. at Pass 32]{pushMap}[16]
DE:   #PIs = 1642  #Luts =  1361  Max Lvl =   3  Avg Lvl =   1.91  [   1.25 sec. at Pass 32]{pushMap}[16]
DE:   #PIs = 1642  #Luts =  1361  Max Lvl =   3  Avg Lvl =   1.91  [   0.83 sec. at Pass 33]{finalMap}[16]
DE:   
DE:   total time =   54.97 sec.
[Time = 57.11 sec.]

9.364. Executing OPT_EXPR pass (perform const folding).
Optimizing module design122_12_5_top.

9.365. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\design122_12_5_top'.
Removed a total of 0 cells.

9.366. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \design122_12_5_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

9.367. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \design122_12_5_top.
Performed a total of 0 changes.

9.368. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\design122_12_5_top'.
Removed a total of 0 cells.

9.369. Executing OPT_SHARE pass.

9.370. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=1710, #solve=0, #remove=0, time=0.02 sec.]

9.371. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \design122_12_5_top..
Removed 0 unused cells and 4995 unused wires.
<suppressed ~1 debug messages>

9.372. Executing OPT_EXPR pass (perform const folding).
Optimizing module design122_12_5_top.

RUN-OPT ITERATIONS DONE : 1

9.373. Executing OPT_FFINV pass (push inverters through FFs).
Discovering LUTs.
Pushed 1 inverters.

9.374. Executing OPT_EXPR pass (perform const folding).
Optimizing module design122_12_5_top.

9.375. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\design122_12_5_top'.
<suppressed ~9 debug messages>
Removed a total of 3 cells.

9.376. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \design122_12_5_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

9.377. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \design122_12_5_top.
Performed a total of 0 changes.

9.378. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\design122_12_5_top'.
Removed a total of 0 cells.

9.379. Executing OPT_SHARE pass.

9.380. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=1708, #solve=0, #remove=0, time=0.03 sec.]

9.381. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \design122_12_5_top..
Removed 1 unused cells and 2 unused wires.
<suppressed ~2 debug messages>

9.382. Executing OPT_EXPR pass (perform const folding).
Optimizing module design122_12_5_top.

9.383. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \design122_12_5_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

9.384. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \design122_12_5_top.
Performed a total of 0 changes.

9.385. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\design122_12_5_top'.
Removed a total of 0 cells.

9.386. Executing OPT_SHARE pass.

9.387. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=1708, #solve=0, #remove=0, time=0.03 sec.]

9.388. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \design122_12_5_top..

9.389. Executing OPT_EXPR pass (perform const folding).
Optimizing module design122_12_5_top.

RUN-OPT ITERATIONS DONE : 2

9.390. Executing OPT_EXPR pass (perform const folding).
Optimizing module design122_12_5_top.

9.391. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\design122_12_5_top'.
Removed a total of 0 cells.

9.392. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \design122_12_5_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

9.393. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \design122_12_5_top.
Performed a total of 0 changes.

9.394. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\design122_12_5_top'.
Removed a total of 0 cells.

9.395. Executing OPT_SHARE pass.

9.396. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=1708, #solve=0, #remove=0, time=0.02 sec.]

9.397. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=1708, #solve=352, #remove=0, time=0.03 sec.]

9.398. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \design122_12_5_top..

9.399. Executing OPT_EXPR pass (perform const folding).
Optimizing module design122_12_5_top.

RUN-OPT ITERATIONS DONE : 1

9.400. Executing OPT_EXPR pass (perform const folding).
Optimizing module design122_12_5_top.

9.401. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\design122_12_5_top'.
Removed a total of 0 cells.

9.402. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \design122_12_5_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

9.403. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \design122_12_5_top.
Performed a total of 0 changes.

9.404. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\design122_12_5_top'.
Removed a total of 0 cells.

9.405. Executing OPT_SHARE pass.

9.406. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=1708, #solve=0, #remove=0, time=0.02 sec.]

9.407. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \design122_12_5_top..

9.408. Executing OPT_EXPR pass (perform const folding).
Optimizing module design122_12_5_top.

RUN-OPT ITERATIONS DONE : 1

9.409. Executing OPT_EXPR pass (perform const folding).
Optimizing module design122_12_5_top.

9.410. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\design122_12_5_top'.
Removed a total of 0 cells.

9.411. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \design122_12_5_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

9.412. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \design122_12_5_top.
Performed a total of 0 changes.

9.413. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\design122_12_5_top'.
Removed a total of 0 cells.

9.414. Executing OPT_SHARE pass.

9.415. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=1708, #solve=0, #remove=0, time=0.02 sec.]

9.416. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=1708, #solve=352, #remove=0, time=0.03 sec.]

9.417. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \design122_12_5_top..

9.418. Executing OPT_EXPR pass (perform const folding).
Optimizing module design122_12_5_top.

RUN-OPT ITERATIONS DONE : 1

9.419. Printing statistics.

=== design122_12_5_top ===

   Number of wires:               2007
   Number of wire bits:          12659
   Number of public wires:         632
   Number of public wire bits:   10072
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               3079
     $_DFF_PP0_                    384
     $_DFF_P_                     1324
     $lut                         1359
     TDP_RAM36K                     12

9.420. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

9.421. Executing RS_DFFSR_CONV pass.

9.422. Printing statistics.

=== design122_12_5_top ===

   Number of wires:               2007
   Number of wire bits:          12659
   Number of public wires:         632
   Number of public wire bits:   10072
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               3079
     $_DFF_PP0_                    384
     $_DFF_P_                     1324
     $lut                         1359
     TDP_RAM36K                     12

9.423. Executing TECHMAP pass (map to technology primitives).

9.423.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

9.423.2. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP0N_'.
Generating RTLIL representation for module `\$_DFFE_PN0P_'.
Generating RTLIL representation for module `\$_DFFE_PN0N_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP1N_'.
Generating RTLIL representation for module `\$_DFFE_PN1P_'.
Generating RTLIL representation for module `\$_DFFE_PN1N_'.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP0N_'.
Generating RTLIL representation for module `\$_DFFE_NN0P_'.
Generating RTLIL representation for module `\$_DFFE_NN0N_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP1N_'.
Generating RTLIL representation for module `\$_DFFE_NN1P_'.
Generating RTLIL representation for module `\$_DFFE_NN1N_'.
Generating RTLIL representation for module `\$__SHREG_DFF_P_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PN0_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NN0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_PN1_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_NN1_'.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Generating RTLIL representation for module `\$_DLATCH_PP0_'.
Generating RTLIL representation for module `\$_DLATCH_PN0_'.
Generating RTLIL representation for module `\$_DLATCH_NP0_'.
Generating RTLIL representation for module `\$_DLATCH_NN0_'.
Generating RTLIL representation for module `\$_DLATCH_PP1_'.
Generating RTLIL representation for module `\$_DLATCH_PN1_'.
Generating RTLIL representation for module `\$_DLATCH_NP1_'.
Generating RTLIL representation for module `\$_DLATCH_NN1_'.
Successfully finished Verilog frontend.

9.423.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $lut.
Using extmapper simplemap for cells of type $logic_not.
No more expansions possible.
<suppressed ~3573 debug messages>

9.424. Executing OPT_EXPR pass (perform const folding).
Optimizing module design122_12_5_top.
<suppressed ~22094 debug messages>

9.425. Executing SIMPLEMAP pass (map simple cells to gate primitives).

9.426. Executing OPT_EXPR pass (perform const folding).
Optimizing module design122_12_5_top.

9.427. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\design122_12_5_top'.
<suppressed ~10452 debug messages>
Removed a total of 3484 cells.

9.428. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.07 sec.]

9.429. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \design122_12_5_top..
Removed 0 unused cells and 8978 unused wires.
<suppressed ~1 debug messages>

9.430. Executing OPT_EXPR pass (perform const folding).
Optimizing module design122_12_5_top.
<suppressed ~285 debug messages>

9.431. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\design122_12_5_top'.
<suppressed ~6 debug messages>
Removed a total of 2 cells.

9.432. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \design122_12_5_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

9.433. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \design122_12_5_top.
Performed a total of 0 changes.

9.434. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\design122_12_5_top'.
Removed a total of 0 cells.

9.435. Executing OPT_SHARE pass.

9.436. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.05 sec.]

9.437. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \design122_12_5_top..
Removed 0 unused cells and 177 unused wires.
<suppressed ~1 debug messages>

9.438. Executing OPT_EXPR pass (perform const folding).
Optimizing module design122_12_5_top.

RUN-OPT ITERATIONS DONE : 1

9.439. Executing TECHMAP pass (map to technology primitives).

9.439.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

9.439.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~73 debug messages>

9.440. Executing ABC pass (technology mapping using ABC).

9.440.1. Extracting gate netlist of module `\design122_12_5_top' to `<abc-temp-dir>/input.blif'..
Extracted 3776 gates and 5418 wires to a netlist network with 1640 inputs and 995 outputs (dfl=1).

9.440.1.1. Executing ABC.
DE:   Version : 7.7
DE:   #PIs = 1640  #Luts =  1371  Max Lvl =   3  Avg Lvl =   1.89  [   0.13 sec. at Pass 0]{firstMap}[1]
DE:   #PIs = 1640  #Luts =  1367  Max Lvl =   3  Avg Lvl =   1.89  [   1.44 sec. at Pass 1]{initMapFlow}[2]
DE:   #PIs = 1640  #Luts =  1367  Max Lvl =   3  Avg Lvl =   1.89  [   1.51 sec. at Pass 2]{map}[6]
DE:   #PIs = 1640  #Luts =  1367  Max Lvl =   3  Avg Lvl =   1.89  [   1.48 sec. at Pass 3]{postMap}[12]
DE:   #PIs = 1640  #Luts =  1367  Max Lvl =   3  Avg Lvl =   1.89  [   1.68 sec. at Pass 4]{map}[16]
DE:   #PIs = 1640  #Luts =  1367  Max Lvl =   3  Avg Lvl =   1.89  [   1.63 sec. at Pass 5]{postMap}[16]
DE:   #PIs = 1640  #Luts =  1367  Max Lvl =   3  Avg Lvl =   1.89  [   1.24 sec. at Pass 6]{pushMap}[16]
DE:   #PIs = 1640  #Luts =  1367  Max Lvl =   3  Avg Lvl =   1.89  [   1.23 sec. at Pass 7]{pushMap}[16]
DE:   #PIs = 1640  #Luts =  1367  Max Lvl =   3  Avg Lvl =   1.89  [   1.29 sec. at Pass 7]{pushMap}[16]
DE:   #PIs = 1640  #Luts =  1367  Max Lvl =   3  Avg Lvl =   1.89  [   0.92 sec. at Pass 8]{finalMap}[16]
DE:   
DE:   total time =   12.56 sec.
[Time = 14.71 sec.]

9.441. Executing OPT_EXPR pass (perform const folding).
Optimizing module design122_12_5_top.

9.442. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\design122_12_5_top'.
Removed a total of 0 cells.

9.443. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \design122_12_5_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

9.444. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \design122_12_5_top.
Performed a total of 0 changes.

9.445. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\design122_12_5_top'.
Removed a total of 0 cells.

9.446. Executing OPT_SHARE pass.

9.447. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.03 sec.]

9.448. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \design122_12_5_top..
Removed 0 unused cells and 4933 unused wires.
<suppressed ~1 debug messages>

9.449. Executing OPT_EXPR pass (perform const folding).
Optimizing module design122_12_5_top.

RUN-OPT ITERATIONS DONE : 1

9.450. Executing HIERARCHY pass (managing design hierarchy).

9.450.1. Analyzing design hierarchy..
Top module:  \design122_12_5_top

9.450.2. Analyzing design hierarchy..
Top module:  \design122_12_5_top
Removed 0 unused modules.

9.451. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \design122_12_5_top..
Removed 0 unused cells and 445 unused wires.
<suppressed ~445 debug messages>

9.452. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cells_map1.v
Parsing SystemVerilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cells_map1.v' to AST representation.
Generating RTLIL representation for module `\rs__CLK_BUF'.
Generating RTLIL representation for module `\rs__I_BUF'.
Generating RTLIL representation for module `\rs__O_BUF'.
Generating RTLIL representation for module `\rs__IO_BUF'.
Generating RTLIL representation for module `\rs__O_BUFT'.
Successfully finished Verilog frontend.

9.453. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v
Parsing SystemVerilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v' to AST representation.
Replacing existing blackbox module `\BOOT_CLOCK' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:9.1-14.10.
Generating RTLIL representation for module `\BOOT_CLOCK'.
Replacing existing blackbox module `\CARRY' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:24.1-31.10.
Generating RTLIL representation for module `\CARRY'.
Replacing existing blackbox module `\CLK_BUF' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:41.1-46.10.
Generating RTLIL representation for module `\CLK_BUF'.
Replacing existing blackbox module `\DFFNRE' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:56.1-64.10.
Generating RTLIL representation for module `\DFFNRE'.
Replacing existing blackbox module `\DFFRE' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:74.1-82.10.
Generating RTLIL representation for module `\DFFRE'.
Replacing existing blackbox module `\DSP19X2' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:92.1-126.10.
Generating RTLIL representation for module `\DSP19X2'.
Replacing existing blackbox module `\DSP38' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:136.1-162.10.
Generating RTLIL representation for module `\DSP38'.
Replacing existing blackbox module `\FIFO18KX2' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:172.1-219.10.
Generating RTLIL representation for module `\FIFO18KX2'.
Replacing existing blackbox module `\FIFO36K' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:229.1-254.10.
Generating RTLIL representation for module `\FIFO36K'.
Replacing existing blackbox module `\I_BUF_DS' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:264.1-276.10.
Generating RTLIL representation for module `\I_BUF_DS'.
Replacing existing blackbox module `\I_BUF' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:286.1-297.10.
Generating RTLIL representation for module `\I_BUF'.
Replacing existing blackbox module `\I_DDR' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:307.1-315.10.
Generating RTLIL representation for module `\I_DDR'.
Replacing existing blackbox module `\I_DELAY' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:325.1-337.10.
Generating RTLIL representation for module `\I_DELAY'.
Replacing existing blackbox module `\I_SERDES' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:347.1-366.10.
Generating RTLIL representation for module `\I_SERDES'.
Replacing existing blackbox module `\LUT1' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:376.1-382.10.
Generating RTLIL representation for module `\LUT1'.
Replacing existing blackbox module `\LUT2' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:392.1-398.10.
Generating RTLIL representation for module `\LUT2'.
Replacing existing blackbox module `\LUT3' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:408.1-414.10.
Generating RTLIL representation for module `\LUT3'.
Replacing existing blackbox module `\LUT4' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:424.1-430.10.
Generating RTLIL representation for module `\LUT4'.
Replacing existing blackbox module `\LUT5' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:440.1-446.10.
Generating RTLIL representation for module `\LUT5'.
Replacing existing blackbox module `\LUT6' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:456.1-462.10.
Generating RTLIL representation for module `\LUT6'.
Replacing existing blackbox module `\O_BUF_DS' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:472.1-486.10.
Generating RTLIL representation for module `\O_BUF_DS'.
Replacing existing blackbox module `\O_BUFT_DS' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:496.1-510.10.
Generating RTLIL representation for module `\O_BUFT_DS'.
Replacing existing blackbox module `\O_BUFT' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:520.1-533.10.
Generating RTLIL representation for module `\O_BUFT'.
Replacing existing blackbox module `\O_BUF' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:543.1-556.10.
Generating RTLIL representation for module `\O_BUF'.
Replacing existing blackbox module `\O_DDR' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:566.1-574.10.
Generating RTLIL representation for module `\O_DDR'.
Replacing existing blackbox module `\O_DELAY' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:584.1-596.10.
Generating RTLIL representation for module `\O_DELAY'.
Replacing existing blackbox module `\O_SERDES_CLK' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:606.1-615.10.
Generating RTLIL representation for module `\O_SERDES_CLK'.
Replacing existing blackbox module `\O_SERDES' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:625.1-642.10.
Generating RTLIL representation for module `\O_SERDES'.
Replacing existing blackbox module `\PLL' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:652.1-667.10.
Generating RTLIL representation for module `\PLL'.
Replacing existing blackbox module `\SOC_FPGA_INTF_AHB_M' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:677.1-691.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_M'.
Replacing existing blackbox module `\SOC_FPGA_INTF_AHB_S' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:701.1-718.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_S'.
Replacing existing blackbox module `\SOC_FPGA_INTF_AXI_M0' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:728.1-767.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M0'.
Replacing existing blackbox module `\SOC_FPGA_INTF_AXI_M1' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:777.1-816.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M1'.
Replacing existing blackbox module `\SOC_FPGA_INTF_DMA' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:826.1-832.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_DMA'.
Replacing existing blackbox module `\SOC_FPGA_INTF_IRQ' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:842.1-848.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_IRQ'.
Replacing existing blackbox module `\SOC_FPGA_INTF_JTAG' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:858.1-866.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_JTAG'.
Replacing existing blackbox module `\SOC_FPGA_TEMPERATURE' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:876.1-884.10.
Generating RTLIL representation for module `\SOC_FPGA_TEMPERATURE'.
Replacing existing blackbox module `\TDP_RAM18KX2' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:894.1-947.10.
Generating RTLIL representation for module `\TDP_RAM18KX2'.
Replacing existing blackbox module `\TDP_RAM36K' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:957.1-986.10.
Generating RTLIL representation for module `\TDP_RAM36K'.
Replacing existing blackbox module `\LATCH' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1003.1-1008.10.
Generating RTLIL representation for module `\LATCH'.
Replacing existing blackbox module `\LATCHN' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1016.1-1021.10.
Generating RTLIL representation for module `\LATCHN'.
Replacing existing blackbox module `\LATCHR' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1030.1-1036.10.
Generating RTLIL representation for module `\LATCHR'.
Replacing existing blackbox module `\LATCHS' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1044.1-1050.10.
Generating RTLIL representation for module `\LATCHS'.
Replacing existing blackbox module `\LATCHNR' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1059.1-1065.10.
Generating RTLIL representation for module `\LATCHNR'.
Replacing existing blackbox module `\LATCHNS' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1074.1-1080.10.
Generating RTLIL representation for module `\LATCHNS'.
Replacing existing blackbox module `\BRAM2x18_TDP' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1085.1-1135.10.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Replacing existing blackbox module `\BRAM2x18_SDP' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1140.1-1174.10.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Replacing existing blackbox module `\_$_mem_v2_asymmetric' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1179.1-1225.12.
Generating RTLIL representation for module `\_$_mem_v2_asymmetric'.
Successfully finished Verilog frontend.

9.454. Executing CLKBUFMAP pass (inserting clock buffers).
Inserting rs__CLK_BUF on design122_12_5_top.clk[0].

9.455. Executing TECHMAP pass (map to technology primitives).

9.455.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v' to AST representation.
Generating RTLIL representation for module `\rs__CLK_BUF'.
Generating RTLIL representation for module `\rs__I_BUF'.
Generating RTLIL representation for module `\rs__O_BUF'.
Generating RTLIL representation for module `\rs__O_BUFT'.
Successfully finished Verilog frontend.

9.455.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~7 debug messages>

9.456. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \design122_12_5_top..
Removed 0 unused cells and 3 unused wires.
<suppressed ~1 debug messages>

9.457. Executing IOPADMAP pass (mapping inputs/outputs to IO-PAD cells).
Mapping port design122_12_5_top.clk using rs__I_BUF.
Mapping port design122_12_5_top.in using rs__I_BUF.
Mapping port design122_12_5_top.out using rs__O_BUF.
Mapping port design122_12_5_top.rst using rs__I_BUF.

9.458. Executing TECHMAP pass (map to technology primitives).

9.458.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v' to AST representation.
Generating RTLIL representation for module `\rs__CLK_BUF'.
Generating RTLIL representation for module `\rs__I_BUF'.
Generating RTLIL representation for module `\rs__O_BUF'.
Generating RTLIL representation for module `\rs__O_BUFT'.
Successfully finished Verilog frontend.

9.458.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~72 debug messages>

9.459. Printing statistics.

=== design122_12_5_top ===

   Number of wires:               1773
   Number of wire bits:           6288
   Number of public wires:         187
   Number of public wire bits:    3428
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               3154
     $lut                         1367
     CLK_BUF                         1
     DFFRE                        1708
     I_BUF                          34
     O_BUF                          32
     TDP_RAM36K                     12

9.460. Executing TECHMAP pass (map to technology primitives).

9.460.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v' to AST representation.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

9.460.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4126 debug messages>

9.461. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \design122_12_5_top..
Removed 0 unused cells and 2932 unused wires.
<suppressed ~1 debug messages>

9.462. Executing SPLITNETS pass (splitting up multi-bit signals).

9.463. Executing HIERARCHY pass (managing design hierarchy).

9.463.1. Analyzing design hierarchy..
Top module:  \design122_12_5_top

9.463.2. Analyzing design hierarchy..
Top module:  \design122_12_5_top
Removed 0 unused modules.

Dumping port properties into 'netlist_info.json' file.

9.464. Printing statistics.

=== design122_12_5_top ===

   Number of wires:               1575
   Number of wire bits:           6090
   Number of public wires:         187
   Number of public wire bits:    3428
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               3154
     CLK_BUF                         1
     DFFRE                        1708
     I_BUF                          34
     LUT1                            1
     LUT2                          295
     LUT3                          367
     LUT4                          313
     LUT5                          134
     LUT6                          257
     O_BUF                          32
     TDP_RAM36K                     12

   Number of LUTs:                1367
   Number of REGs:                1708
   Number of CARRY ADDERs:           0

10. Executing Verilog backend.
Dumping module `\design122_12_5_top'.

10.1. Executing BLIF backend.

-- Running command `write_rtlil design.rtlil' --

10.2. Executing RTLIL backend.
Output filename: design.rtlil

10.3. Executing SPLITNETS pass (splitting up multi-bit signals).

10.4. Executing FLATTEN pass (flatten design).
Deleting now unused module interface_design122_12_5_top.
<suppressed ~1 debug messages>

10.5. Executing Verilog backend.
Dumping module `\design122_12_5_top'.

10.5.1. Executing BLIF backend.
Run Script

10.5.2. Executing Verilog backend.
Dumping module `\design122_12_5_top'.

10.5.2.1. Executing BLIF backend.

10.5.2.2. Executing Verilog backend.
Dumping module `\fabric_design122_12_5_top'.

10.5.2.2.1. Executing BLIF backend.

Warnings: 25 unique messages, 25 total
End of script. Logfile hash: dbf2bbf4e4, CPU: user 57.15s system 2.45s, MEM: 164.87 MB peak
Yosys 0.38 (git sha1 24ed610c2, gcc 11.2.1 -fPIC -Os)
Time spent: 95% 10x abc (866 sec), 1% 79x opt_expr (14 sec), ...
INFO: SYN: Design design122_12_5_top is synthesized
Modification completed.
INFO: SGT: ##################################################
INFO: SGT: Gate simulation for design: design122_12_5_top
INFO: SGT: ##################################################
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/HDL_simulator/iverilog/bin/iverilog -DIVERILOG=1 -v -s co_sim_design122_12_5_top -I../../../../.././rtl -I/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl -I/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././sim/co_sim_tb -y ../../../../.././rtl -Y .v -Y .sv -g2012 /nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././sim/co_sim_tb/co_sim_design122_12_5_top.v /nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v /nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/design122_12_5_top/run_1/synth_1_1/synthesis/design122_12_5_top_post_synth.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/simlib.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/llatches_sim.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT1.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_SERDES.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUFT_DS.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP19X2.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM36K.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM18KX2.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT2.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/BOOT_CLOCK.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_SERDES.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_DDR.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/PLL.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_DELAY.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT3.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF_DS.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_DDR.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/SOC_FPGA_INTF_JTAG.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/SOC_FPGA_TEMPERATURE.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_BUF.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_DELAY.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT6.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUFT.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT4.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CLK_BUF.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/FIFO36K.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_SERDES_CLK.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_BUF_DS.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT5.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/FIFO18KX2.v
Icarus Verilog Preprocessor version 13.0 (devel) (s20221226-498-g52d049b51)

Copyright (c) 1999-2024 Stephen Williams (steve@icarus.com)

  This program is free software; you can redistribute it and/or modify
  it under the terms of the GNU General Public License as published by
  the Free Software Foundation; either version 2 of the License, or
  (at your option) any later version.

  This program is distributed in the hope that it will be useful,
  but WITHOUT ANY WARRANTY; without even the implied warranty of
  MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
  GNU General Public License for more details.

  You should have received a copy of the GNU General Public License along
  with this program; if not, write to the Free Software Foundation, Inc.,
  51 Franklin Street, Fifth Floor, Boston, MA 02110-1301, USA.
Indexing library: ../../../../.././rtl
Using language generation: IEEE1800-2012,no-specify,no-interconnect,xtypes,icarus-misc
PARSING INPUT
 ... done, ELABORATING DESIGN
0.11 seconds.
Loading library file ../../../../.././rtl/encoder.v.
Executing: /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/HDL_simulator/iverilog/lib/ivl/ivlpp  -L -F"/tmp/ivrlg237ef79d0" -P"/tmp/ivrli37ef79d0" "../../../../.././rtl/encoder.v"
...parsing output from preprocessor...
... Load module complete.
Loading library file ../../../../.././rtl/register.v.
Executing: /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/HDL_simulator/iverilog/lib/ivl/ivlpp  -L -F"/tmp/ivrlg237ef79d0" -P"/tmp/ivrli37ef79d0" "../../../../.././rtl/register.v"
...parsing output from preprocessor...
... Load module complete.
Loading library file ../../../../.././rtl/memory_cntrl.v.
Executing: /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/HDL_simulator/iverilog/lib/ivl/ivlpp  -L -F"/tmp/ivrlg237ef79d0" -P"/tmp/ivrli37ef79d0" "../../../../.././rtl/memory_cntrl.v"
...parsing output from preprocessor...
... Load module complete.
Loading library file ../../../../.././rtl/large_mux.v.
Executing: /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/HDL_simulator/iverilog/lib/ivl/ivlpp  -L -F"/tmp/ivrlg237ef79d0" -P"/tmp/ivrli37ef79d0" "../../../../.././rtl/large_mux.v"
...parsing output from preprocessor...
... Load module complete.
Loading library file ../../../../.././rtl/full_adder_top.v.
Executing: /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/HDL_simulator/iverilog/lib/ivl/ivlpp  -L -F"/tmp/ivrlg237ef79d0" -P"/tmp/ivrli37ef79d0" "../../../../.././rtl/full_adder_top.v"
...parsing output from preprocessor...
... Load module complete.
RUNNING FUNCTORS
 ... done, 0.43 seconds.
 -F cprop ...
 ... Iteration detected 34 optimizations.
 ... Iteration detected 0 optimizations.
 ... Look for dangling constants
 ... done
 -F nodangle ...
 ... scan for dangling signal and event nodes. (scomplete=F, ecomplete=F)
 ... 1 iterations deleted 12587 dangling signals and 0 events.
 ... scan for dangling signal and event nodes. (scomplete=T, ecomplete=F)
 ... 2 iterations deleted 12587 dangling signals and 572 events.
 ... done
CALCULATING ISLANDS
CODE GENERATION
 ... done, 0.12 seconds.
 ... invoking target_design
 ... done, 0.29 seconds.
STATISTICS
lex_string: add_count=33131 hit_count=196333
Icarus Verilog version 13.0 (devel) (s20221226-498-g52d049b51)

Copyright (c) 2000-2024 Stephen Williams (steve@icarus.com)

  This program is free software; you can redistribute it and/or modify
  it under the terms of the GNU General Public License as published by
  the Free Software Foundation; either version 2 of the License, or
  (at your option) any later version.

  This program is distributed in the hope that it will be useful,
  but WITHOUT ANY WARRANTY; without even the implied warranty of
  MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
  GNU General Public License for more details.

  You should have received a copy of the GNU General Public License along
  with this program; if not, write to the Free Software Foundation, Inc.,
  51 Franklin Street, Fifth Floor, Boston, MA 02110-1301, USA.

translate: /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/HDL_simulator/iverilog/lib/ivl/ivlpp -v -L -F"/tmp/ivrlg237ef79d0" -f"/tmp/ivrlg37ef79d0" -p"/tmp/ivrli37ef79d0" |/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/HDL_simulator/iverilog/lib/ivl/ivl -v -C"/tmp/ivrlh37ef79d0" -C"/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/HDL_simulator/iverilog/lib/ivl/vvp.conf" -- -
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/HDL_simulator/iverilog/bin/vvp ./a.out -fst
FST info: dumpfile tb.vcd opened for output.


***Reset Test is applied***


                   2  Test stimulus is: inpt=0
                   2  Test stimulus is: inpt=0
Data Matched. Golden: 0, Netlist: 0, Time: 6 ns


***Reset Test is ended***




*** Random Functionality Tests for multiplier with  inputs are applied***


                   8  Test stimulus is: inpt=303379748
                   8  Test stimulus is: inpt=303379748
Data Mismatch. Golden: 1, Netlist: X, Time: 12 ns
                  12  Test stimulus is: inpt=3230228097
                  12  Test stimulus is: inpt=3230228097
Data Mismatch. Golden: 43520, Netlist: X, Time: 16 ns
                  16  Test stimulus is: inpt=2223298057
                  16  Test stimulus is: inpt=2223298057
Data Mismatch. Golden: 43520, Netlist: X, Time: 20 ns
                  20  Test stimulus is: inpt=2985317987
                  20  Test stimulus is: inpt=2985317987
Data Mismatch. Golden: 43520, Netlist: X, Time: 24 ns
                  24  Test stimulus is: inpt=112818957
                  24  Test stimulus is: inpt=112818957
Data Mismatch. Golden: 43520, Netlist: X, Time: 28 ns
                  28  Test stimulus is: inpt=1189058957
                  28  Test stimulus is: inpt=1189058957
Data Mismatch. Golden: 43520, Netlist: X, Time: 32 ns
                  32  Test stimulus is: inpt=2999092325
                  32  Test stimulus is: inpt=2999092325
Data Mismatch. Golden: 43520, Netlist: X, Time: 36 ns
                  36  Test stimulus is: inpt=2302104082
                  36  Test stimulus is: inpt=2302104082
Data Mismatch. Golden: 43520, Netlist: X, Time: 40 ns
                  40  Test stimulus is: inpt=15983361
                  40  Test stimulus is: inpt=15983361
Data Mismatch. Golden: 43520, Netlist: X, Time: 44 ns
                  44  Test stimulus is: inpt=114806029
                  44  Test stimulus is: inpt=114806029
Data Mismatch. Golden: 43520, Netlist: X, Time: 48 ns
                  48  Test stimulus is: inpt=992211318
                  48  Test stimulus is: inpt=992211318
Data Mismatch. Golden: 43520, Netlist: X, Time: 52 ns
                  52  Test stimulus is: inpt=512609597
                  52  Test stimulus is: inpt=512609597
Data Mismatch. Golden: 43520, Netlist: X, Time: 56 ns
                  56  Test stimulus is: inpt=1993627629
                  56  Test stimulus is: inpt=1993627629
Data Mismatch. Golden: 43520, Netlist: X, Time: 60 ns
                  60  Test stimulus is: inpt=1177417612
                  60  Test stimulus is: inpt=1177417612
Data Mismatch. Golden: 43520, Netlist: X, Time: 64 ns
                  64  Test stimulus is: inpt=2097015289
                  64  Test stimulus is: inpt=2097015289
Data Mismatch. Golden: 43520, Netlist: X, Time: 68 ns
                  68  Test stimulus is: inpt=3812041926
                  68  Test stimulus is: inpt=3812041926
Data Mismatch. Golden: 43520, Netlist: X, Time: 72 ns
                  72  Test stimulus is: inpt=3807872197
                  72  Test stimulus is: inpt=3807872197
Data Mismatch. Golden: 43520, Netlist: X, Time: 76 ns
                  76  Test stimulus is: inpt=3574846122
                  76  Test stimulus is: inpt=3574846122
Data Mismatch. Golden: 43520, Netlist: X, Time: 80 ns
                  80  Test stimulus is: inpt=1924134885
                  80  Test stimulus is: inpt=1924134885
Data Mismatch. Golden: 43520, Netlist: X, Time: 84 ns
                  84  Test stimulus is: inpt=3151131255
                  84  Test stimulus is: inpt=3151131255
Data Mismatch. Golden: 43520, Netlist: X, Time: 88 ns
                  88  Test stimulus is: inpt=2301810194
                  88  Test stimulus is: inpt=2301810194
Data Mismatch. Golden: 43520, Netlist: X, Time: 92 ns
                  92  Test stimulus is: inpt=1206705039
                  92  Test stimulus is: inpt=1206705039
Data Mismatch. Golden: 43520, Netlist: X, Time: 96 ns
                  96  Test stimulus is: inpt=2033215986
                  96  Test stimulus is: inpt=2033215986
Data Mismatch. Golden: 43520, Netlist: X, Time: 100 ns
                 100  Test stimulus is: inpt=3883308750
                 100  Test stimulus is: inpt=3883308750
Data Mismatch. Golden: 43520, Netlist: X, Time: 104 ns
                 104  Test stimulus is: inpt=4093672168
                 104  Test stimulus is: inpt=4093672168
Data Mismatch. Golden: 43520, Netlist: X, Time: 108 ns
                 108  Test stimulus is: inpt=3804909253
                 108  Test stimulus is: inpt=3804909253
Data Mismatch. Golden: 43520, Netlist: X, Time: 112 ns
                 112  Test stimulus is: inpt=777537884
                 112  Test stimulus is: inpt=777537884
Data Mismatch. Golden: 43520, Netlist: X, Time: 116 ns
                 116  Test stimulus is: inpt=3733858493
                 116  Test stimulus is: inpt=3733858493
Data Mismatch. Golden: 43520, Netlist: X, Time: 120 ns
                 120  Test stimulus is: inpt=2527811629
                 120  Test stimulus is: inpt=2527811629
Data Mismatch. Golden: 43520, Netlist: X, Time: 124 ns
                 124  Test stimulus is: inpt=2997298789
                 124  Test stimulus is: inpt=2997298789
Data Mismatch. Golden: 43520, Netlist: X, Time: 128 ns
                 128  Test stimulus is: inpt=2985255523
                 128  Test stimulus is: inpt=2985255523
Data Mismatch. Golden: 43520, Netlist: X, Time: 132 ns
                 132  Test stimulus is: inpt=91457290
                 132  Test stimulus is: inpt=91457290
Data Mismatch. Golden: 43520, Netlist: X, Time: 136 ns
                 136  Test stimulus is: inpt=3225100928
                 136  Test stimulus is: inpt=3225100928
Data Mismatch. Golden: 43520, Netlist: X, Time: 140 ns
                 140  Test stimulus is: inpt=274997536
                 140  Test stimulus is: inpt=274997536
Data Mismatch. Golden: 43520, Netlist: X, Time: 144 ns
                 144  Test stimulus is: inpt=1433945514
                 144  Test stimulus is: inpt=1433945514
Data Mismatch. Golden: 43520, Netlist: X, Time: 148 ns
                 148  Test stimulus is: inpt=3469528221
                 148  Test stimulus is: inpt=3469528221
Data Mismatch. Golden: 43520, Netlist: X, Time: 152 ns
                 152  Test stimulus is: inpt=3407888022
                 152  Test stimulus is: inpt=3407888022
Data Mismatch. Golden: 43520, Netlist: X, Time: 156 ns
                 156  Test stimulus is: inpt=2307110931
                 156  Test stimulus is: inpt=2307110931
Data Mismatch. Golden: 43520, Netlist: X, Time: 160 ns
                 160  Test stimulus is: inpt=2260482061
                 160  Test stimulus is: inpt=2260482061
Data Mismatch. Golden: 43520, Netlist: X, Time: 164 ns
                 164  Test stimulus is: inpt=2846348883
                 164  Test stimulus is: inpt=2846348883
Data Mismatch. Golden: 43520, Netlist: X, Time: 168 ns
                 168  Test stimulus is: inpt=899669355
                 168  Test stimulus is: inpt=899669355
Data Mismatch. Golden: 43520, Netlist: X, Time: 172 ns
                 172  Test stimulus is: inpt=3936758485
                 172  Test stimulus is: inpt=3936758485
Data Mismatch. Golden: 43520, Netlist: X, Time: 176 ns
                 176  Test stimulus is: inpt=2165787138
                 176  Test stimulus is: inpt=2165787138
Data Mismatch. Golden: 43520, Netlist: X, Time: 180 ns
                 180  Test stimulus is: inpt=3612753582
                 180  Test stimulus is: inpt=3612753582
Data Mismatch. Golden: 43520, Netlist: X, Time: 184 ns
                 184  Test stimulus is: inpt=251652381
                 184  Test stimulus is: inpt=251652381
Data Mismatch. Golden: 43520, Netlist: X, Time: 188 ns
                 188  Test stimulus is: inpt=3888476879
                 188  Test stimulus is: inpt=3888476879
Data Mismatch. Golden: 43520, Netlist: X, Time: 192 ns
                 192  Test stimulus is: inpt=293882147
                 192  Test stimulus is: inpt=293882147
Data Mismatch. Golden: 43520, Netlist: X, Time: 196 ns
                 196  Test stimulus is: inpt=84501770
                 196  Test stimulus is: inpt=84501770
Data Mismatch. Golden: 43520, Netlist: X, Time: 200 ns
                 200  Test stimulus is: inpt=3849521866
                 200  Test stimulus is: inpt=3849521866
Data Mismatch. Golden: 43520, Netlist: X, Time: 204 ns
                 204  Test stimulus is: inpt=2654030908
                 204  Test stimulus is: inpt=2654030908
Data Mismatch. Golden: 43520, Netlist: X, Time: 208 ns
                 208  Test stimulus is: inpt=2036907506
                 208  Test stimulus is: inpt=2036907506
Data Mismatch. Golden: 43520, Netlist: X, Time: 212 ns
                 212  Test stimulus is: inpt=1160667530
                 212  Test stimulus is: inpt=1160667530
Data Mismatch. Golden: 43520, Netlist: X, Time: 216 ns
                 216  Test stimulus is: inpt=549761857
                 216  Test stimulus is: inpt=549761857
Data Mismatch. Golden: 43520, Netlist: X, Time: 220 ns
                 220  Test stimulus is: inpt=3964351704
                 220  Test stimulus is: inpt=3964351704
Data Mismatch. Golden: 43520, Netlist: X, Time: 224 ns
                 224  Test stimulus is: inpt=1008792440
                 224  Test stimulus is: inpt=1008792440
Data Mismatch. Golden: 43520, Netlist: X, Time: 228 ns
                 228  Test stimulus is: inpt=3297383049
                 228  Test stimulus is: inpt=3297383049
Data Mismatch. Golden: 43520, Netlist: X, Time: 232 ns
                 232  Test stimulus is: inpt=1975848427
                 232  Test stimulus is: inpt=1975848427
Data Mismatch. Golden: 43520, Netlist: X, Time: 236 ns
                 236  Test stimulus is: inpt=1526883766
                 236  Test stimulus is: inpt=1526883766
Data Mismatch. Golden: 43520, Netlist: X, Time: 240 ns
                 240  Test stimulus is: inpt=1665923526
                 240  Test stimulus is: inpt=1665923526
Data Mismatch. Golden: 43520, Netlist: X, Time: 244 ns
                 244  Test stimulus is: inpt=1460999086
                 244  Test stimulus is: inpt=1460999086
Data Mismatch. Golden: 43520, Netlist: X, Time: 248 ns
                 248  Test stimulus is: inpt=3732210364
                 248  Test stimulus is: inpt=3732210364
Data Mismatch. Golden: 43520, Netlist: X, Time: 252 ns
                 252  Test stimulus is: inpt=353361194
                 252  Test stimulus is: inpt=353361194
Data Mismatch. Golden: 43520, Netlist: X, Time: 256 ns
                 256  Test stimulus is: inpt=2245499403
                 256  Test stimulus is: inpt=2245499403
Data Mismatch. Golden: 43520, Netlist: X, Time: 260 ns
                 260  Test stimulus is: inpt=3096952433
                 260  Test stimulus is: inpt=3096952433
Data Mismatch. Golden: 43520, Netlist: X, Time: 264 ns
                 264  Test stimulus is: inpt=1123172741
                 264  Test stimulus is: inpt=1123172741
Data Mismatch. Golden: 43520, Netlist: X, Time: 268 ns
                 268  Test stimulus is: inpt=670192975
                 268  Test stimulus is: inpt=670192975
Data Mismatch. Golden: 43520, Netlist: X, Time: 272 ns
                 272  Test stimulus is: inpt=2647416891
                 272  Test stimulus is: inpt=2647416891
Data Mismatch. Golden: 43520, Netlist: X, Time: 276 ns
                 276  Test stimulus is: inpt=486945594
                 276  Test stimulus is: inpt=486945594
Data Mismatch. Golden: 43520, Netlist: X, Time: 280 ns
                 280  Test stimulus is: inpt=3206754942
                 280  Test stimulus is: inpt=3206754942
Data Mismatch. Golden: 43520, Netlist: X, Time: 284 ns
                 284  Test stimulus is: inpt=178932501
                 284  Test stimulus is: inpt=178932501
Data Mismatch. Golden: 43520, Netlist: X, Time: 288 ns
                 288  Test stimulus is: inpt=2027527153
                 288  Test stimulus is: inpt=2027527153
Data Mismatch. Golden: 43520, Netlist: X, Time: 292 ns
                 292  Test stimulus is: inpt=1822182361
                 292  Test stimulus is: inpt=1822182361
Data Mismatch. Golden: 43520, Netlist: X, Time: 296 ns
                 296  Test stimulus is: inpt=824379234
                 296  Test stimulus is: inpt=824379234
Data Mismatch. Golden: 43520, Netlist: X, Time: 300 ns
                 300  Test stimulus is: inpt=641071948
                 300  Test stimulus is: inpt=641071948
Data Mismatch. Golden: 43520, Netlist: X, Time: 304 ns
                 304  Test stimulus is: inpt=1335973279
                 304  Test stimulus is: inpt=1335973279
Data Mismatch. Golden: 43520, Netlist: X, Time: 308 ns
                 308  Test stimulus is: inpt=1203347855
                 308  Test stimulus is: inpt=1203347855
Data Mismatch. Golden: 43520, Netlist: X, Time: 312 ns
                 312  Test stimulus is: inpt=2087561720
                 312  Test stimulus is: inpt=2087561720
Data Mismatch. Golden: 43520, Netlist: X, Time: 316 ns
                 316  Test stimulus is: inpt=3687669943
                 316  Test stimulus is: inpt=3687669943
Data Mismatch. Golden: 43520, Netlist: X, Time: 320 ns
                 320  Test stimulus is: inpt=3485750943
                 320  Test stimulus is: inpt=3485750943
Data Mismatch. Golden: 43520, Netlist: X, Time: 324 ns
                 324  Test stimulus is: inpt=2927465564
                 324  Test stimulus is: inpt=2927465564
Data Mismatch. Golden: 43520, Netlist: X, Time: 328 ns
                 328  Test stimulus is: inpt=2915811419
                 328  Test stimulus is: inpt=2915811419
Data Mismatch. Golden: 43520, Netlist: X, Time: 332 ns
                 332  Test stimulus is: inpt=1155413897
                 332  Test stimulus is: inpt=1155413897
Data Mismatch. Golden: 43520, Netlist: X, Time: 336 ns
                 336  Test stimulus is: inpt=2762879561
                 336  Test stimulus is: inpt=2762879561
Data Mismatch. Golden: 43520, Netlist: X, Time: 340 ns
                 340  Test stimulus is: inpt=3894623952
                 340  Test stimulus is: inpt=3894623952
Data Mismatch. Golden: 43520, Netlist: X, Time: 344 ns
                 344  Test stimulus is: inpt=3959341271
                 344  Test stimulus is: inpt=3959341271
Data Mismatch. Golden: 43520, Netlist: X, Time: 348 ns
                 348  Test stimulus is: inpt=2831678545
                 348  Test stimulus is: inpt=2831678545
Data Mismatch. Golden: 43520, Netlist: X, Time: 352 ns
                 352  Test stimulus is: inpt=1260466070
                 352  Test stimulus is: inpt=1260466070
Data Mismatch. Golden: 43520, Netlist: X, Time: 356 ns
                 356  Test stimulus is: inpt=102596364
                 356  Test stimulus is: inpt=102596364
Data Mismatch. Golden: 43520, Netlist: X, Time: 360 ns
                 360  Test stimulus is: inpt=3777810114
                 360  Test stimulus is: inpt=3777810114
Data Mismatch. Golden: 43520, Netlist: X, Time: 364 ns
                 364  Test stimulus is: inpt=1683484104
                 364  Test stimulus is: inpt=1683484104
Data Mismatch. Golden: 43520, Netlist: X, Time: 368 ns
                 368  Test stimulus is: inpt=3145882231
                 368  Test stimulus is: inpt=3145882231
Data Mismatch. Golden: 43520, Netlist: X, Time: 372 ns
                 372  Test stimulus is: inpt=519236925
                 372  Test stimulus is: inpt=519236925
Data Mismatch. Golden: 43520, Netlist: X, Time: 376 ns
                 376  Test stimulus is: inpt=151837458
                 376  Test stimulus is: inpt=151837458
Data Mismatch. Golden: 43520, Netlist: X, Time: 380 ns
                 380  Test stimulus is: inpt=3204776062
                 380  Test stimulus is: inpt=3204776062
Data Mismatch. Golden: 43520, Netlist: X, Time: 384 ns
                 384  Test stimulus is: inpt=921010541
                 384  Test stimulus is: inpt=921010541
Data Mismatch. Golden: 43520, Netlist: X, Time: 388 ns
                 388  Test stimulus is: inpt=484042553
                 388  Test stimulus is: inpt=484042553
Data Mismatch. Golden: 43520, Netlist: X, Time: 392 ns
                 392  Test stimulus is: inpt=265457439
                 392  Test stimulus is: inpt=265457439
Data Mismatch. Golden: 43520, Netlist: X, Time: 396 ns
                 396  Test stimulus is: inpt=3924555475
                 396  Test stimulus is: inpt=3924555475
Data Mismatch. Golden: 43520, Netlist: X, Time: 400 ns
                 400  Test stimulus is: inpt=1121529733
                 400  Test stimulus is: inpt=1121529733
Data Mismatch. Golden: 43520, Netlist: X, Time: 404 ns
                 404  Test stimulus is: inpt=3155462264
                 404  Test stimulus is: inpt=3155462264
Data Mismatch. Golden: 43520, Netlist: X, Time: 408 ns
                 408  Test stimulus is: inpt=769284443
                 408  Test stimulus is: inpt=769284443
Data Mismatch. Golden: 43520, Netlist: X, Time: 412 ns
                 412  Test stimulus is: inpt=613108553
                 412  Test stimulus is: inpt=613108553
Data Mismatch. Golden: 43520, Netlist: X, Time: 416 ns
                 416  Test stimulus is: inpt=2683481663
                 416  Test stimulus is: inpt=2683481663
Data Mismatch. Golden: 43520, Netlist: X, Time: 420 ns
                 420  Test stimulus is: inpt=353152810
                 420  Test stimulus is: inpt=353152810
Data Mismatch. Golden: 43520, Netlist: X, Time: 424 ns
                 424  Test stimulus is: inpt=739599192
                 424  Test stimulus is: inpt=739599192
Data Mismatch. Golden: 43520, Netlist: X, Time: 428 ns
                 428  Test stimulus is: inpt=3275700358
                 428  Test stimulus is: inpt=3275700358
Data Mismatch. Golden: 43520, Netlist: X, Time: 432 ns
                 432  Test stimulus is: inpt=3340373134
                 432  Test stimulus is: inpt=3340373134
Data Mismatch. Golden: 43520, Netlist: X, Time: 436 ns
                 436  Test stimulus is: inpt=3459248796
                 436  Test stimulus is: inpt=3459248796
Data Mismatch. Golden: 43520, Netlist: X, Time: 440 ns
                 440  Test stimulus is: inpt=2100664826
                 440  Test stimulus is: inpt=2100664826
Data Mismatch. Golden: 43520, Netlist: X, Time: 444 ns
                 444  Test stimulus is: inpt=2474490918
                 444  Test stimulus is: inpt=2474490918
Data Mismatch. Golden: 43520, Netlist: X, Time: 448 ns
                 448  Test stimulus is: inpt=966137715
                 448  Test stimulus is: inpt=966137715
Data Mismatch. Golden: 43520, Netlist: X, Time: 452 ns
                 452  Test stimulus is: inpt=3515593891
                 452  Test stimulus is: inpt=3515593891
Data Mismatch. Golden: 43520, Netlist: X, Time: 456 ns
                 456  Test stimulus is: inpt=2543429679
                 456  Test stimulus is: inpt=2543429679
Data Mismatch. Golden: 43520, Netlist: X, Time: 460 ns
                 460  Test stimulus is: inpt=3654455987
                 460  Test stimulus is: inpt=3654455987
Data Mismatch. Golden: 43520, Netlist: X, Time: 464 ns
                 464  Test stimulus is: inpt=2950190687
                 464  Test stimulus is: inpt=2950190687
Data Mismatch. Golden: 43520, Netlist: X, Time: 468 ns
                 468  Test stimulus is: inpt=573115716
                 468  Test stimulus is: inpt=573115716
Data Mismatch. Golden: 43520, Netlist: X, Time: 472 ns
                 472  Test stimulus is: inpt=2079915511
                 472  Test stimulus is: inpt=2079915511
Data Mismatch. Golden: 43520, Netlist: X, Time: 476 ns
                 476  Test stimulus is: inpt=3852154571
                 476  Test stimulus is: inpt=3852154571
Data Mismatch. Golden: 43520, Netlist: X, Time: 480 ns
                 480  Test stimulus is: inpt=4077460198
                 480  Test stimulus is: inpt=4077460198
Data Mismatch. Golden: 43520, Netlist: X, Time: 484 ns
                 484  Test stimulus is: inpt=757652314
                 484  Test stimulus is: inpt=757652314
Data Mismatch. Golden: 43520, Netlist: X, Time: 488 ns
                 488  Test stimulus is: inpt=349159721
                 488  Test stimulus is: inpt=349159721
Data Mismatch. Golden: 43520, Netlist: X, Time: 492 ns
                 492  Test stimulus is: inpt=4135772909
                 492  Test stimulus is: inpt=4135772909
Data Mismatch. Golden: 43520, Netlist: X, Time: 496 ns
                 496  Test stimulus is: inpt=3981667546
                 496  Test stimulus is: inpt=3981667546
Data Mismatch. Golden: 43520, Netlist: X, Time: 500 ns
                 500  Test stimulus is: inpt=2996811365
                 500  Test stimulus is: inpt=2996811365
Data Mismatch. Golden: 43520, Netlist: X, Time: 504 ns
                 504  Test stimulus is: inpt=3666535093
                 504  Test stimulus is: inpt=3666535093
Data Mismatch. Golden: 43520, Netlist: X, Time: 508 ns
                 508  Test stimulus is: inpt=4022244575
                 508  Test stimulus is: inpt=4022244575
Data Mismatch. Golden: 43520, Netlist: X, Time: 512 ns
                 512  Test stimulus is: inpt=1022433657
                 512  Test stimulus is: inpt=1022433657
Data Mismatch. Golden: 43520, Netlist: X, Time: 516 ns
                 516  Test stimulus is: inpt=573701956
                 516  Test stimulus is: inpt=573701956
Data Mismatch. Golden: 43520, Netlist: X, Time: 520 ns
                 520  Test stimulus is: inpt=3899919568
                 520  Test stimulus is: inpt=3899919568
Data Mismatch. Golden: 43520, Netlist: X, Time: 524 ns
                 524  Test stimulus is: inpt=352914218
                 524  Test stimulus is: inpt=352914218
Data Mismatch. Golden: 43520, Netlist: X, Time: 528 ns
                 528  Test stimulus is: inpt=1442229675
                 528  Test stimulus is: inpt=1442229675
Data Mismatch. Golden: 43520, Netlist: X, Time: 532 ns
                 532  Test stimulus is: inpt=124768014
                 532  Test stimulus is: inpt=124768014
Data Mismatch. Golden: 43520, Netlist: X, Time: 536 ns
                 536  Test stimulus is: inpt=1851633116
                 536  Test stimulus is: inpt=1851633116
Data Mismatch. Golden: 43520, Netlist: X, Time: 540 ns
                 540  Test stimulus is: inpt=3445537946
                 540  Test stimulus is: inpt=3445537946
Data Mismatch. Golden: 43520, Netlist: X, Time: 544 ns
                 544  Test stimulus is: inpt=4276056829
                 544  Test stimulus is: inpt=4276056829
Data Mismatch. Golden: 43520, Netlist: X, Time: 548 ns
                 548  Test stimulus is: inpt=3790668483
                 548  Test stimulus is: inpt=3790668483
Data Mismatch. Golden: 43520, Netlist: X, Time: 552 ns
                 552  Test stimulus is: inpt=722398550
                 552  Test stimulus is: inpt=722398550
Data Mismatch. Golden: 43520, Netlist: X, Time: 556 ns
                 556  Test stimulus is: inpt=662301006
                 556  Test stimulus is: inpt=662301006
Data Mismatch. Golden: 43520, Netlist: X, Time: 560 ns
                 560  Test stimulus is: inpt=3017373287
                 560  Test stimulus is: inpt=3017373287
Data Mismatch. Golden: 43520, Netlist: X, Time: 564 ns
                 564  Test stimulus is: inpt=2234594314
                 564  Test stimulus is: inpt=2234594314
Data Mismatch. Golden: 43520, Netlist: X, Time: 568 ns
                 568  Test stimulus is: inpt=1534048694
                 568  Test stimulus is: inpt=1534048694
Data Mismatch. Golden: 43520, Netlist: X, Time: 572 ns
                 572  Test stimulus is: inpt=2618198584
                 572  Test stimulus is: inpt=2618198584
Data Mismatch. Golden: 43520, Netlist: X, Time: 576 ns
                 576  Test stimulus is: inpt=1020364665
                 576  Test stimulus is: inpt=1020364665
Data Mismatch. Golden: 43520, Netlist: X, Time: 580 ns
                 580  Test stimulus is: inpt=3693855928
                 580  Test stimulus is: inpt=3693855928
Data Mismatch. Golden: 43520, Netlist: X, Time: 584 ns
                 584  Test stimulus is: inpt=1249165204
                 584  Test stimulus is: inpt=1249165204
Data Mismatch. Golden: 43520, Netlist: X, Time: 588 ns
                 588  Test stimulus is: inpt=1237736851
                 588  Test stimulus is: inpt=1237736851
Data Mismatch. Golden: 43520, Netlist: X, Time: 592 ns
                 592  Test stimulus is: inpt=2185178116
                 592  Test stimulus is: inpt=2185178116
Data Mismatch. Golden: 43520, Netlist: X, Time: 596 ns
                 596  Test stimulus is: inpt=2897726041
                 596  Test stimulus is: inpt=2897726041
Data Mismatch. Golden: 43520, Netlist: X, Time: 600 ns
                 600  Test stimulus is: inpt=1842047451
                 600  Test stimulus is: inpt=1842047451
Data Mismatch. Golden: 43520, Netlist: X, Time: 604 ns
                 604  Test stimulus is: inpt=2801589837
                 604  Test stimulus is: inpt=2801589837
Data Mismatch. Golden: 43520, Netlist: X, Time: 608 ns
                 608  Test stimulus is: inpt=1823520729
                 608  Test stimulus is: inpt=1823520729
Data Mismatch. Golden: 43520, Netlist: X, Time: 612 ns
                 612  Test stimulus is: inpt=3064211053
                 612  Test stimulus is: inpt=3064211053
Data Mismatch. Golden: 43520, Netlist: X, Time: 616 ns
                 616  Test stimulus is: inpt=3141919350
                 616  Test stimulus is: inpt=3141919350
Data Mismatch. Golden: 43520, Netlist: X, Time: 620 ns
                 620  Test stimulus is: inpt=1698384330
                 620  Test stimulus is: inpt=1698384330
Data Mismatch. Golden: 43520, Netlist: X, Time: 624 ns
                 624  Test stimulus is: inpt=1528245686
                 624  Test stimulus is: inpt=1528245686
Data Mismatch. Golden: 43520, Netlist: X, Time: 628 ns
                 628  Test stimulus is: inpt=1251176853
                 628  Test stimulus is: inpt=1251176853
Data Mismatch. Golden: 43520, Netlist: X, Time: 632 ns
                 632  Test stimulus is: inpt=2735151686
                 632  Test stimulus is: inpt=2735151686
Data Mismatch. Golden: 43520, Netlist: X, Time: 636 ns
                 636  Test stimulus is: inpt=41196292
                 636  Test stimulus is: inpt=41196292
Data Mismatch. Golden: 43520, Netlist: X, Time: 640 ns
                 640  Test stimulus is: inpt=2077385207
                 640  Test stimulus is: inpt=2077385207
Data Mismatch. Golden: 43520, Netlist: X, Time: 644 ns
                 644  Test stimulus is: inpt=882378601
                 644  Test stimulus is: inpt=882378601
Data Mismatch. Golden: 43520, Netlist: X, Time: 648 ns
                 648  Test stimulus is: inpt=3664689844
                 648  Test stimulus is: inpt=3664689844
Data Mismatch. Golden: 43520, Netlist: X, Time: 652 ns
                 652  Test stimulus is: inpt=1140952456
                 652  Test stimulus is: inpt=1140952456
Data Mismatch. Golden: 43520, Netlist: X, Time: 656 ns
                 656  Test stimulus is: inpt=343726376
                 656  Test stimulus is: inpt=343726376
Data Mismatch. Golden: 43520, Netlist: X, Time: 660 ns
                 660  Test stimulus is: inpt=2526020653
                 660  Test stimulus is: inpt=2526020653
Data Mismatch. Golden: 43520, Netlist: X, Time: 664 ns
                 664  Test stimulus is: inpt=3821351111
                 664  Test stimulus is: inpt=3821351111
Data Mismatch. Golden: 43520, Netlist: X, Time: 668 ns
                 668  Test stimulus is: inpt=2539428910
                 668  Test stimulus is: inpt=2539428910
Data Mismatch. Golden: 43520, Netlist: X, Time: 672 ns
                 672  Test stimulus is: inpt=2222449672
                 672  Test stimulus is: inpt=2222449672
Data Mismatch. Golden: 43520, Netlist: X, Time: 676 ns
                 676  Test stimulus is: inpt=239158556
                 676  Test stimulus is: inpt=239158556
Data Mismatch. Golden: 43520, Netlist: X, Time: 680 ns
                 680  Test stimulus is: inpt=4272400125
                 680  Test stimulus is: inpt=4272400125
Data Mismatch. Golden: 43520, Netlist: X, Time: 684 ns
                 684  Test stimulus is: inpt=345900841
                 684  Test stimulus is: inpt=345900841
Data Mismatch. Golden: 43520, Netlist: X, Time: 688 ns
                 688  Test stimulus is: inpt=2386006044
                 688  Test stimulus is: inpt=2386006044
Data Mismatch. Golden: 43520, Netlist: X, Time: 692 ns
                 692  Test stimulus is: inpt=1127573382
                 692  Test stimulus is: inpt=1127573382
Data Mismatch. Golden: 43520, Netlist: X, Time: 696 ns
                 696  Test stimulus is: inpt=3979610330
                 696  Test stimulus is: inpt=3979610330
Data Mismatch. Golden: 43520, Netlist: X, Time: 700 ns
                 700  Test stimulus is: inpt=2662843965
                 700  Test stimulus is: inpt=2662843965
Data Mismatch. Golden: 43520, Netlist: X, Time: 704 ns
                 704  Test stimulus is: inpt=860792678
                 704  Test stimulus is: inpt=860792678
Data Mismatch. Golden: 43520, Netlist: X, Time: 708 ns
                 708  Test stimulus is: inpt=3092628592
                 708  Test stimulus is: inpt=3092628592
Data Mismatch. Golden: 43520, Netlist: X, Time: 712 ns
                 712  Test stimulus is: inpt=3119842419
                 712  Test stimulus is: inpt=3119842419
Data Mismatch. Golden: 43520, Netlist: X, Time: 716 ns
                 716  Test stimulus is: inpt=1567726010
                 716  Test stimulus is: inpt=1567726010
Data Mismatch. Golden: 43520, Netlist: X, Time: 720 ns
                 720  Test stimulus is: inpt=792376158
                 720  Test stimulus is: inpt=792376158
Data Mismatch. Golden: 43520, Netlist: X, Time: 724 ns
                 724  Test stimulus is: inpt=2101836282
                 724  Test stimulus is: inpt=2101836282
Data Mismatch. Golden: 43520, Netlist: X, Time: 728 ns
                 728  Test stimulus is: inpt=1787692501
                 728  Test stimulus is: inpt=1787692501
Data Mismatch. Golden: 43520, Netlist: X, Time: 732 ns
                 732  Test stimulus is: inpt=2368009754
                 732  Test stimulus is: inpt=2368009754
Data Mismatch. Golden: 43520, Netlist: X, Time: 736 ns
                 736  Test stimulus is: inpt=3706716345
                 736  Test stimulus is: inpt=3706716345
Data Mismatch. Golden: 43520, Netlist: X, Time: 740 ns
                 740  Test stimulus is: inpt=461857079
                 740  Test stimulus is: inpt=461857079
Data Mismatch. Golden: 43520, Netlist: X, Time: 744 ns
                 744  Test stimulus is: inpt=1260861334
                 744  Test stimulus is: inpt=1260861334
Data Mismatch. Golden: 43520, Netlist: X, Time: 748 ns
                 748  Test stimulus is: inpt=1614356928
                 748  Test stimulus is: inpt=1614356928
Data Mismatch. Golden: 43520, Netlist: X, Time: 752 ns
                 752  Test stimulus is: inpt=321232678
                 752  Test stimulus is: inpt=321232678
Data Mismatch. Golden: 43520, Netlist: X, Time: 756 ns
                 756  Test stimulus is: inpt=3678804662
                 756  Test stimulus is: inpt=3678804662
Data Mismatch. Golden: 43520, Netlist: X, Time: 760 ns
                 760  Test stimulus is: inpt=1050248061
                 760  Test stimulus is: inpt=1050248061
Data Mismatch. Golden: 43520, Netlist: X, Time: 764 ns
                 764  Test stimulus is: inpt=1851723740
                 764  Test stimulus is: inpt=1851723740
Data Mismatch. Golden: 43520, Netlist: X, Time: 768 ns
                 768  Test stimulus is: inpt=1130452870
                 768  Test stimulus is: inpt=1130452870
Data Mismatch. Golden: 43520, Netlist: X, Time: 772 ns
                 772  Test stimulus is: inpt=1006894968
                 772  Test stimulus is: inpt=1006894968
Data Mismatch. Golden: 43520, Netlist: X, Time: 776 ns
                 776  Test stimulus is: inpt=1062902654
                 776  Test stimulus is: inpt=1062902654
Data Mismatch. Golden: 43520, Netlist: X, Time: 780 ns
                 780  Test stimulus is: inpt=3985473755
                 780  Test stimulus is: inpt=3985473755
Data Mismatch. Golden: 43520, Netlist: X, Time: 784 ns
                 784  Test stimulus is: inpt=3888363215
                 784  Test stimulus is: inpt=3888363215
Data Mismatch. Golden: 43520, Netlist: X, Time: 788 ns
                 788  Test stimulus is: inpt=1022176121
                 788  Test stimulus is: inpt=1022176121
Data Mismatch. Golden: 43520, Netlist: X, Time: 792 ns
                 792  Test stimulus is: inpt=4247315706
                 792  Test stimulus is: inpt=4247315706
Data Mismatch. Golden: 43520, Netlist: X, Time: 796 ns
                 796  Test stimulus is: inpt=2965171809
                 796  Test stimulus is: inpt=2965171809
Data Mismatch. Golden: 43520, Netlist: X, Time: 800 ns
                 800  Test stimulus is: inpt=194251031
                 800  Test stimulus is: inpt=194251031
Data Mismatch. Golden: 43520, Netlist: X, Time: 804 ns
                 804  Test stimulus is: inpt=3505748129
                 804  Test stimulus is: inpt=3505748129
Data Mismatch. Golden: 43520, Netlist: X, Time: 808 ns
                 808  Test stimulus is: inpt=1131909510
                 808  Test stimulus is: inpt=1131909510
Data Mismatch. Golden: 43520, Netlist: X, Time: 812 ns
                 812  Test stimulus is: inpt=2825098832
                 812  Test stimulus is: inpt=2825098832
Data Mismatch. Golden: 43520, Netlist: X, Time: 816 ns
                 816  Test stimulus is: inpt=2056018421
                 816  Test stimulus is: inpt=2056018421
Data Mismatch. Golden: 43520, Netlist: X, Time: 820 ns
                 820  Test stimulus is: inpt=2595522613
                 820  Test stimulus is: inpt=2595522613
Data Mismatch. Golden: 43520, Netlist: X, Time: 824 ns
                 824  Test stimulus is: inpt=2493155881
                 824  Test stimulus is: inpt=2493155881
Data Mismatch. Golden: 43520, Netlist: X, Time: 828 ns
                 828  Test stimulus is: inpt=1622242753
                 828  Test stimulus is: inpt=1622242753
Data Mismatch. Golden: 43520, Netlist: X, Time: 832 ns
                 832  Test stimulus is: inpt=3806688453
                 832  Test stimulus is: inpt=3806688453
Data Mismatch. Golden: 43520, Netlist: X, Time: 836 ns
                 836  Test stimulus is: inpt=3422663832
                 836  Test stimulus is: inpt=3422663832
Data Mismatch. Golden: 43520, Netlist: X, Time: 840 ns
                 840  Test stimulus is: inpt=632453963
                 840  Test stimulus is: inpt=632453963
Data Mismatch. Golden: 43520, Netlist: X, Time: 844 ns
                 844  Test stimulus is: inpt=3112977011
                 844  Test stimulus is: inpt=3112977011
Data Mismatch. Golden: 43520, Netlist: X, Time: 848 ns
                 848  Test stimulus is: inpt=4129482476
                 848  Test stimulus is: inpt=4129482476
Data Mismatch. Golden: 43520, Netlist: X, Time: 852 ns
                 852  Test stimulus is: inpt=3310360202
                 852  Test stimulus is: inpt=3310360202
Data Mismatch. Golden: 43520, Netlist: X, Time: 856 ns
                 856  Test stimulus is: inpt=660132174
                 856  Test stimulus is: inpt=660132174
Data Mismatch. Golden: 43520, Netlist: X, Time: 860 ns
                 860  Test stimulus is: inpt=3561717928
                 860  Test stimulus is: inpt=3561717928
Data Mismatch. Golden: 43520, Netlist: X, Time: 864 ns
                 864  Test stimulus is: inpt=1419705769
                 864  Test stimulus is: inpt=1419705769
Data Mismatch. Golden: 43520, Netlist: X, Time: 868 ns
                 868  Test stimulus is: inpt=3502935201
                 868  Test stimulus is: inpt=3502935201
Data Mismatch. Golden: 43520, Netlist: X, Time: 872 ns
                 872  Test stimulus is: inpt=118208782
                 872  Test stimulus is: inpt=118208782
Data Mismatch. Golden: 43520, Netlist: X, Time: 876 ns
                 876  Test stimulus is: inpt=4080297702
                 876  Test stimulus is: inpt=4080297702
Data Mismatch. Golden: 43520, Netlist: X, Time: 880 ns
                 880  Test stimulus is: inpt=3486957727
                 880  Test stimulus is: inpt=3486957727
Data Mismatch. Golden: 43520, Netlist: X, Time: 884 ns
                 884  Test stimulus is: inpt=355448106
                 884  Test stimulus is: inpt=355448106
Data Mismatch. Golden: 43520, Netlist: X, Time: 888 ns
                 888  Test stimulus is: inpt=358227242
                 888  Test stimulus is: inpt=358227242
Data Mismatch. Golden: 43520, Netlist: X, Time: 892 ns
                 892  Test stimulus is: inpt=3333813389
                 892  Test stimulus is: inpt=3333813389
Data Mismatch. Golden: 43520, Netlist: X, Time: 896 ns
                 896  Test stimulus is: inpt=1333133214
                 896  Test stimulus is: inpt=1333133214
Data Mismatch. Golden: 43520, Netlist: X, Time: 900 ns
                 900  Test stimulus is: inpt=2624448056
                 900  Test stimulus is: inpt=2624448056
Data Mismatch. Golden: 43520, Netlist: X, Time: 904 ns
                 904  Test stimulus is: inpt=3167725689
                 904  Test stimulus is: inpt=3167725689
Data Mismatch. Golden: 43520, Netlist: X, Time: 908 ns
                 908  Test stimulus is: inpt=1684333512
                 908  Test stimulus is: inpt=1684333512
Data Mismatch. Golden: 43520, Netlist: X, Time: 912 ns
                 912  Test stimulus is: inpt=1696810442
                 912  Test stimulus is: inpt=1696810442
Data Mismatch. Golden: 43520, Netlist: X, Time: 916 ns
                 916  Test stimulus is: inpt=167723283
                 916  Test stimulus is: inpt=167723283
Data Mismatch. Golden: 43520, Netlist: X, Time: 920 ns
                 920  Test stimulus is: inpt=899729771
                 920  Test stimulus is: inpt=899729771
Data Mismatch. Golden: 43520, Netlist: X, Time: 924 ns
                 924  Test stimulus is: inpt=3820465863
                 924  Test stimulus is: inpt=3820465863
Data Mismatch. Golden: 43520, Netlist: X, Time: 928 ns
                 928  Test stimulus is: inpt=1527504310
                 928  Test stimulus is: inpt=1527504310
Data Mismatch. Golden: 43520, Netlist: X, Time: 932 ns
                 932  Test stimulus is: inpt=1560649146
                 932  Test stimulus is: inpt=1560649146
Data Mismatch. Golden: 43520, Netlist: X, Time: 936 ns
                 936  Test stimulus is: inpt=1645652932
                 936  Test stimulus is: inpt=1645652932
Data Mismatch. Golden: 43520, Netlist: X, Time: 940 ns
                 940  Test stimulus is: inpt=1552061881
                 940  Test stimulus is: inpt=1552061881
Data Mismatch. Golden: 43520, Netlist: X, Time: 944 ns
                 944  Test stimulus is: inpt=1227871122
                 944  Test stimulus is: inpt=1227871122
Data Mismatch. Golden: 43520, Netlist: X, Time: 948 ns
                 948  Test stimulus is: inpt=3659963060
                 948  Test stimulus is: inpt=3659963060
Data Mismatch. Golden: 43520, Netlist: X, Time: 952 ns
                 952  Test stimulus is: inpt=1069235071
                 952  Test stimulus is: inpt=1069235071
Data Mismatch. Golden: 43520, Netlist: X, Time: 956 ns
                 956  Test stimulus is: inpt=3274936454
                 956  Test stimulus is: inpt=3274936454
Data Mismatch. Golden: 43520, Netlist: X, Time: 960 ns
                 960  Test stimulus is: inpt=2104358394
                 960  Test stimulus is: inpt=2104358394
Data Mismatch. Golden: 43520, Netlist: X, Time: 964 ns
                 964  Test stimulus is: inpt=4180120818
                 964  Test stimulus is: inpt=4180120818
Data Mismatch. Golden: 43520, Netlist: X, Time: 968 ns
                 968  Test stimulus is: inpt=423960882
                 968  Test stimulus is: inpt=423960882
Data Mismatch. Golden: 43520, Netlist: X, Time: 972 ns
                 972  Test stimulus is: inpt=3738066621
                 972  Test stimulus is: inpt=3738066621
Data Mismatch. Golden: 43520, Netlist: X, Time: 976 ns
                 976  Test stimulus is: inpt=1112526212
                 976  Test stimulus is: inpt=1112526212
Data Mismatch. Golden: 43520, Netlist: X, Time: 980 ns
                 980  Test stimulus is: inpt=4064912612
                 980  Test stimulus is: inpt=4064912612
Data Mismatch. Golden: 43520, Netlist: X, Time: 984 ns
                 984  Test stimulus is: inpt=1698942922
                 984  Test stimulus is: inpt=1698942922
Data Mismatch. Golden: 43520, Netlist: X, Time: 988 ns
                 988  Test stimulus is: inpt=1420327337
                 988  Test stimulus is: inpt=1420327337
Data Mismatch. Golden: 43520, Netlist: X, Time: 992 ns
                 992  Test stimulus is: inpt=3499468961
                 992  Test stimulus is: inpt=3499468961
Data Mismatch. Golden: 43520, Netlist: X, Time: 996 ns
                 996  Test stimulus is: inpt=1197844878
                 996  Test stimulus is: inpt=1197844878
Data Mismatch. Golden: 43520, Netlist: X, Time: 1000 ns
                1000  Test stimulus is: inpt=4253772539
                1000  Test stimulus is: inpt=4253772539
Data Mismatch. Golden: 43520, Netlist: X, Time: 1004 ns
                1004  Test stimulus is: inpt=2246385163
                1004  Test stimulus is: inpt=2246385163
Data Mismatch. Golden: 43520, Netlist: X, Time: 1008 ns
                1008  Test stimulus is: inpt=4152529135
                1008  Test stimulus is: inpt=4152529135
Data Mismatch. Golden: 43520, Netlist: X, Time: 1012 ns
                1012  Test stimulus is: inpt=1690844617
                1012  Test stimulus is: inpt=1690844617
Data Mismatch. Golden: 43520, Netlist: X, Time: 1016 ns
                1016  Test stimulus is: inpt=459334966
                1016  Test stimulus is: inpt=459334966
Data Mismatch. Golden: 43520, Netlist: X, Time: 1020 ns
                1020  Test stimulus is: inpt=3132180597
                1020  Test stimulus is: inpt=3132180597
Data Mismatch. Golden: 43520, Netlist: X, Time: 1024 ns
                1024  Test stimulus is: inpt=3353892495
                1024  Test stimulus is: inpt=3353892495
Data Mismatch. Golden: 43520, Netlist: X, Time: 1028 ns
                1028  Test stimulus is: inpt=902676331
                1028  Test stimulus is: inpt=902676331
Data Mismatch. Golden: 43520, Netlist: X, Time: 1032 ns
                1032  Test stimulus is: inpt=1147529096
                1032  Test stimulus is: inpt=1147529096
Data Mismatch. Golden: 43520, Netlist: X, Time: 1036 ns
                1036  Test stimulus is: inpt=3611276462
                1036  Test stimulus is: inpt=3611276462
Data Mismatch. Golden: 43520, Netlist: X, Time: 1040 ns
                1040  Test stimulus is: inpt=1307804059
                1040  Test stimulus is: inpt=1307804059
Data Mismatch. Golden: 43520, Netlist: X, Time: 1044 ns
                1044  Test stimulus is: inpt=1228817810
                1044  Test stimulus is: inpt=1228817810
Data Mismatch. Golden: 43520, Netlist: X, Time: 1048 ns
                1048  Test stimulus is: inpt=340057896
                1048  Test stimulus is: inpt=340057896
Data Mismatch. Golden: 43520, Netlist: X, Time: 1052 ns
                1052  Test stimulus is: inpt=2525290541
                1052  Test stimulus is: inpt=2525290541
Data Mismatch. Golden: 43520, Netlist: X, Time: 1056 ns
                1056  Test stimulus is: inpt=632774475
                1056  Test stimulus is: inpt=632774475
Data Mismatch. Golden: 43520, Netlist: X, Time: 1060 ns
                1060  Test stimulus is: inpt=3781800130
                1060  Test stimulus is: inpt=3781800130
Data Mismatch. Golden: 43520, Netlist: X, Time: 1064 ns
                1064  Test stimulus is: inpt=2401039902
                1064  Test stimulus is: inpt=2401039902
Data Mismatch. Golden: 43520, Netlist: X, Time: 1068 ns
                1068  Test stimulus is: inpt=112395533
                1068  Test stimulus is: inpt=112395533
Data Mismatch. Golden: 43520, Netlist: X, Time: 1072 ns
                1072  Test stimulus is: inpt=1987706348
                1072  Test stimulus is: inpt=1987706348
Data Mismatch. Golden: 43520, Netlist: X, Time: 1076 ns
                1076  Test stimulus is: inpt=201563416
                1076  Test stimulus is: inpt=201563416
Data Mismatch. Golden: 43520, Netlist: X, Time: 1080 ns
                1080  Test stimulus is: inpt=1756240849
                1080  Test stimulus is: inpt=1756240849
Data Mismatch. Golden: 43520, Netlist: X, Time: 1084 ns
                1084  Test stimulus is: inpt=3279297670
                1084  Test stimulus is: inpt=3279297670
Data Mismatch. Golden: 43520, Netlist: X, Time: 1088 ns
                1088  Test stimulus is: inpt=2696946753
                1088  Test stimulus is: inpt=2696946753
Data Mismatch. Golden: 43520, Netlist: X, Time: 1092 ns
                1092  Test stimulus is: inpt=2646565947
                1092  Test stimulus is: inpt=2646565947
Data Mismatch. Golden: 43520, Netlist: X, Time: 1096 ns
                1096  Test stimulus is: inpt=1816459736
                1096  Test stimulus is: inpt=1816459736
Data Mismatch. Golden: 43520, Netlist: X, Time: 1100 ns
                1100  Test stimulus is: inpt=703588691
                1100  Test stimulus is: inpt=703588691
Data Mismatch. Golden: 43520, Netlist: X, Time: 1104 ns
                1104  Test stimulus is: inpt=2870567510
                1104  Test stimulus is: inpt=2870567510
Data Mismatch. Golden: 43520, Netlist: X, Time: 1108 ns
                1108  Test stimulus is: inpt=2913739355
                1108  Test stimulus is: inpt=2913739355
Data Mismatch. Golden: 43520, Netlist: X, Time: 1112 ns
                1112  Test stimulus is: inpt=4050057954
                1112  Test stimulus is: inpt=4050057954
Data Mismatch. Golden: 43520, Netlist: X, Time: 1116 ns
                1116  Test stimulus is: inpt=2188632580
                1116  Test stimulus is: inpt=2188632580
Data Mismatch. Golden: 43520, Netlist: X, Time: 1120 ns
                1120  Test stimulus is: inpt=967574387
                1120  Test stimulus is: inpt=967574387
Data Mismatch. Golden: 43520, Netlist: X, Time: 1124 ns
                1124  Test stimulus is: inpt=3964712152
                1124  Test stimulus is: inpt=3964712152
Data Mismatch. Golden: 43520, Netlist: X, Time: 1128 ns
                1128  Test stimulus is: inpt=155077906
                1128  Test stimulus is: inpt=155077906
Data Mismatch. Golden: 43520, Netlist: X, Time: 1132 ns
                1132  Test stimulus is: inpt=3691201720
                1132  Test stimulus is: inpt=3691201720
Data Mismatch. Golden: 43520, Netlist: X, Time: 1136 ns
                1136  Test stimulus is: inpt=2625704505
                1136  Test stimulus is: inpt=2625704505
Data Mismatch. Golden: 43520, Netlist: X, Time: 1140 ns
                1140  Test stimulus is: inpt=4068980453
                1140  Test stimulus is: inpt=4068980453
Data Mismatch. Golden: 43520, Netlist: X, Time: 1144 ns
                1144  Test stimulus is: inpt=3502628001
                1144  Test stimulus is: inpt=3502628001
Data Mismatch. Golden: 43520, Netlist: X, Time: 1148 ns
                1148  Test stimulus is: inpt=361303851
                1148  Test stimulus is: inpt=361303851
Data Mismatch. Golden: 43520, Netlist: X, Time: 1152 ns
                1152  Test stimulus is: inpt=1083202945
                1152  Test stimulus is: inpt=1083202945
Data Mismatch. Golden: 43520, Netlist: X, Time: 1156 ns
                1156  Test stimulus is: inpt=1679525320
                1156  Test stimulus is: inpt=1679525320
Data Mismatch. Golden: 43520, Netlist: X, Time: 1160 ns
                1160  Test stimulus is: inpt=330650919
                1160  Test stimulus is: inpt=330650919
Data Mismatch. Golden: 43520, Netlist: X, Time: 1164 ns
                1164  Test stimulus is: inpt=1356200353
                1164  Test stimulus is: inpt=1356200353
Data Mismatch. Golden: 43520, Netlist: X, Time: 1168 ns
                1168  Test stimulus is: inpt=2408345119
                1168  Test stimulus is: inpt=2408345119
Data Mismatch. Golden: 43520, Netlist: X, Time: 1172 ns
                1172  Test stimulus is: inpt=2183281156
                1172  Test stimulus is: inpt=2183281156
Data Mismatch. Golden: 43520, Netlist: X, Time: 1176 ns
                1176  Test stimulus is: inpt=741155672
                1176  Test stimulus is: inpt=741155672
Data Mismatch. Golden: 43520, Netlist: X, Time: 1180 ns
                1180  Test stimulus is: inpt=3411837078
                1180  Test stimulus is: inpt=3411837078
Data Mismatch. Golden: 43520, Netlist: X, Time: 1184 ns
                1184  Test stimulus is: inpt=175018772
                1184  Test stimulus is: inpt=175018772
Data Mismatch. Golden: 43520, Netlist: X, Time: 1188 ns
                1188  Test stimulus is: inpt=2300163090
                1188  Test stimulus is: inpt=2300163090
Data Mismatch. Golden: 43520, Netlist: X, Time: 1192 ns
                1192  Test stimulus is: inpt=3408031894
                1192  Test stimulus is: inpt=3408031894
Data Mismatch. Golden: 43520, Netlist: X, Time: 1196 ns
                1196  Test stimulus is: inpt=3635208881
                1196  Test stimulus is: inpt=3635208881
Data Mismatch. Golden: 43520, Netlist: X, Time: 1200 ns
                1200  Test stimulus is: inpt=717411669
                1200  Test stimulus is: inpt=717411669
Data Mismatch. Golden: 43520, Netlist: X, Time: 1204 ns
                1204  Test stimulus is: inpt=4140011245
                1204  Test stimulus is: inpt=4140011245
Data Mismatch. Golden: 43520, Netlist: X, Time: 1208 ns
                1208  Test stimulus is: inpt=361442091
                1208  Test stimulus is: inpt=361442091
Data Mismatch. Golden: 43520, Netlist: X, Time: 1212 ns
                1212  Test stimulus is: inpt=2058427381
                1212  Test stimulus is: inpt=2058427381
Data Mismatch. Golden: 43520, Netlist: X, Time: 1216 ns
                1216  Test stimulus is: inpt=1454637997
                1216  Test stimulus is: inpt=1454637997
Data Mismatch. Golden: 43520, Netlist: X, Time: 1220 ns
                1220  Test stimulus is: inpt=2478907943
                1220  Test stimulus is: inpt=2478907943
Data Mismatch. Golden: 43520, Netlist: X, Time: 1224 ns
                1224  Test stimulus is: inpt=1112145796
                1224  Test stimulus is: inpt=1112145796
Data Mismatch. Golden: 43520, Netlist: X, Time: 1228 ns
                1228  Test stimulus is: inpt=3551061159
                1228  Test stimulus is: inpt=3551061159
Data Mismatch. Golden: 43520, Netlist: X, Time: 1232 ns
                1232  Test stimulus is: inpt=4090996455
                1232  Test stimulus is: inpt=4090996455
Data Mismatch. Golden: 43520, Netlist: X, Time: 1236 ns
                1236  Test stimulus is: inpt=3706687673
                1236  Test stimulus is: inpt=3706687673
Data Mismatch. Golden: 43520, Netlist: X, Time: 1240 ns
                1240  Test stimulus is: inpt=2765772361
                1240  Test stimulus is: inpt=2765772361
Data Mismatch. Golden: 43520, Netlist: X, Time: 1244 ns
                1244  Test stimulus is: inpt=1843772379
                1244  Test stimulus is: inpt=1843772379
Data Mismatch. Golden: 43520, Netlist: X, Time: 1248 ns
                1248  Test stimulus is: inpt=1689915337
                1248  Test stimulus is: inpt=1689915337
Data Mismatch. Golden: 43520, Netlist: X, Time: 1252 ns
                1252  Test stimulus is: inpt=679719249
                1252  Test stimulus is: inpt=679719249
Data Mismatch. Golden: 43520, Netlist: X, Time: 1256 ns
                1256  Test stimulus is: inpt=3502005921
                1256  Test stimulus is: inpt=3502005921
Data Mismatch. Golden: 43520, Netlist: X, Time: 1260 ns
                1260  Test stimulus is: inpt=356965674
                1260  Test stimulus is: inpt=356965674
Data Mismatch. Golden: 43520, Netlist: X, Time: 1264 ns
                1264  Test stimulus is: inpt=2099922426
                1264  Test stimulus is: inpt=2099922426
Data Mismatch. Golden: 43520, Netlist: X, Time: 1268 ns
                1268  Test stimulus is: inpt=2732990533
                1268  Test stimulus is: inpt=2732990533
Data Mismatch. Golden: 43520, Netlist: X, Time: 1272 ns
                1272  Test stimulus is: inpt=1101071747
                1272  Test stimulus is: inpt=1101071747
Data Mismatch. Golden: 43520, Netlist: X, Time: 1276 ns
                1276  Test stimulus is: inpt=3195355772
                1276  Test stimulus is: inpt=3195355772
Data Mismatch. Golden: 43520, Netlist: X, Time: 1280 ns
                1280  Test stimulus is: inpt=3108377714
                1280  Test stimulus is: inpt=3108377714
Data Mismatch. Golden: 43520, Netlist: X, Time: 1284 ns
                1284  Test stimulus is: inpt=4283383038
                1284  Test stimulus is: inpt=4283383038
Data Mismatch. Golden: 43520, Netlist: X, Time: 1288 ns
                1288  Test stimulus is: inpt=3025531496
                1288  Test stimulus is: inpt=3025531496
Data Mismatch. Golden: 43520, Netlist: X, Time: 1292 ns
                1292  Test stimulus is: inpt=3084888687
                1292  Test stimulus is: inpt=3084888687
Data Mismatch. Golden: 43520, Netlist: X, Time: 1296 ns
                1296  Test stimulus is: inpt=1128664454
                1296  Test stimulus is: inpt=1128664454
Data Mismatch. Golden: 43520, Netlist: X, Time: 1300 ns
                1300  Test stimulus is: inpt=2015568368
                1300  Test stimulus is: inpt=2015568368
Data Mismatch. Golden: 43520, Netlist: X, Time: 1304 ns
                1304  Test stimulus is: inpt=477206328
                1304  Test stimulus is: inpt=477206328
Data Mismatch. Golden: 43520, Netlist: X, Time: 1308 ns
                1308  Test stimulus is: inpt=544641344
                1308  Test stimulus is: inpt=544641344
Data Mismatch. Golden: 43520, Netlist: X, Time: 1312 ns
                1312  Test stimulus is: inpt=2483648040
                1312  Test stimulus is: inpt=2483648040
Data Mismatch. Golden: 43520, Netlist: X, Time: 1316 ns
                1316  Test stimulus is: inpt=2064493046
                1316  Test stimulus is: inpt=2064493046
Data Mismatch. Golden: 43520, Netlist: X, Time: 1320 ns
                1320  Test stimulus is: inpt=3804175045
                1320  Test stimulus is: inpt=3804175045
Data Mismatch. Golden: 43520, Netlist: X, Time: 1324 ns
                1324  Test stimulus is: inpt=1613246912
                1324  Test stimulus is: inpt=1613246912
Data Mismatch. Golden: 43520, Netlist: X, Time: 1328 ns
                1328  Test stimulus is: inpt=979525492
                1328  Test stimulus is: inpt=979525492
Data Mismatch. Golden: 43520, Netlist: X, Time: 1332 ns
                1332  Test stimulus is: inpt=484340025
                1332  Test stimulus is: inpt=484340025
Data Mismatch. Golden: 43520, Netlist: X, Time: 1336 ns
                1336  Test stimulus is: inpt=3630852784
                1336  Test stimulus is: inpt=3630852784
Data Mismatch. Golden: 43520, Netlist: X, Time: 1340 ns
                1340  Test stimulus is: inpt=505186108
                1340  Test stimulus is: inpt=505186108
Data Mismatch. Golden: 43520, Netlist: X, Time: 1344 ns
                1344  Test stimulus is: inpt=354521898
                1344  Test stimulus is: inpt=354521898
Data Mismatch. Golden: 43520, Netlist: X, Time: 1348 ns
                1348  Test stimulus is: inpt=824496994
                1348  Test stimulus is: inpt=824496994
Data Mismatch. Golden: 43520, Netlist: X, Time: 1352 ns
                1352  Test stimulus is: inpt=183252245
                1352  Test stimulus is: inpt=183252245
Data Mismatch. Golden: 43520, Netlist: X, Time: 1356 ns
                1356  Test stimulus is: inpt=4038151905
                1356  Test stimulus is: inpt=4038151905
Data Mismatch. Golden: 43520, Netlist: X, Time: 1360 ns
                1360  Test stimulus is: inpt=199400727
                1360  Test stimulus is: inpt=199400727
Data Mismatch. Golden: 43520, Netlist: X, Time: 1364 ns
                1364  Test stimulus is: inpt=2710302275
                1364  Test stimulus is: inpt=2710302275
Data Mismatch. Golden: 43520, Netlist: X, Time: 1368 ns
                1368  Test stimulus is: inpt=1689641929
                1368  Test stimulus is: inpt=1689641929
Data Mismatch. Golden: 43520, Netlist: X, Time: 1372 ns
                1372  Test stimulus is: inpt=3275097222
                1372  Test stimulus is: inpt=3275097222
Data Mismatch. Golden: 43520, Netlist: X, Time: 1376 ns
                1376  Test stimulus is: inpt=311937829
                1376  Test stimulus is: inpt=311937829
Data Mismatch. Golden: 43520, Netlist: X, Time: 1380 ns
                1380  Test stimulus is: inpt=1626774977
                1380  Test stimulus is: inpt=1626774977
Data Mismatch. Golden: 43520, Netlist: X, Time: 1384 ns
                1384  Test stimulus is: inpt=3332219533
                1384  Test stimulus is: inpt=3332219533
Data Mismatch. Golden: 43520, Netlist: X, Time: 1388 ns
                1388  Test stimulus is: inpt=2909266522
                1388  Test stimulus is: inpt=2909266522
Data Mismatch. Golden: 43520, Netlist: X, Time: 1392 ns
                1392  Test stimulus is: inpt=64366343
                1392  Test stimulus is: inpt=64366343
Data Mismatch. Golden: 43520, Netlist: X, Time: 1396 ns
                1396  Test stimulus is: inpt=375094060
                1396  Test stimulus is: inpt=375094060
Data Mismatch. Golden: 43520, Netlist: X, Time: 1400 ns
                1400  Test stimulus is: inpt=101342476
                1400  Test stimulus is: inpt=101342476
Data Mismatch. Golden: 43520, Netlist: X, Time: 1404 ns
                1404  Test stimulus is: inpt=3098404465
                1404  Test stimulus is: inpt=3098404465
Data Mismatch. Golden: 43520, Netlist: X, Time: 1408 ns
                1408  Test stimulus is: inpt=2648800315
                1408  Test stimulus is: inpt=2648800315
Data Mismatch. Golden: 43520, Netlist: X, Time: 1412 ns
                1412  Test stimulus is: inpt=1533076918
                1412  Test stimulus is: inpt=1533076918
Data Mismatch. Golden: 43520, Netlist: X, Time: 1416 ns
                1416  Test stimulus is: inpt=4225745655
                1416  Test stimulus is: inpt=4225745655
Data Mismatch. Golden: 43520, Netlist: X, Time: 1420 ns
                1420  Test stimulus is: inpt=3474247326
                1420  Test stimulus is: inpt=3474247326
Data Mismatch. Golden: 43520, Netlist: X, Time: 1424 ns
                1424  Test stimulus is: inpt=2927122524
                1424  Test stimulus is: inpt=2927122524
Data Mismatch. Golden: 43520, Netlist: X, Time: 1428 ns
                1428  Test stimulus is: inpt=716765013
                1428  Test stimulus is: inpt=716765013
Data Mismatch. Golden: 43520, Netlist: X, Time: 1432 ns
                1432  Test stimulus is: inpt=2418686496
                1432  Test stimulus is: inpt=2418686496
Data Mismatch. Golden: 43520, Netlist: X, Time: 1436 ns
                1436  Test stimulus is: inpt=3490386592
                1436  Test stimulus is: inpt=3490386592
Data Mismatch. Golden: 43520, Netlist: X, Time: 1440 ns
                1440  Test stimulus is: inpt=962595186
                1440  Test stimulus is: inpt=962595186
Data Mismatch. Golden: 43520, Netlist: X, Time: 1444 ns
                1444  Test stimulus is: inpt=3661466804
                1444  Test stimulus is: inpt=3661466804
Data Mismatch. Golden: 43520, Netlist: X, Time: 1448 ns
                1448  Test stimulus is: inpt=1854600669
                1448  Test stimulus is: inpt=1854600669
Data Mismatch. Golden: 43520, Netlist: X, Time: 1452 ns
                1452  Test stimulus is: inpt=2262626317
                1452  Test stimulus is: inpt=2262626317
Data Mismatch. Golden: 43520, Netlist: X, Time: 1456 ns
                1456  Test stimulus is: inpt=632330571
                1456  Test stimulus is: inpt=632330571
Data Mismatch. Golden: 43520, Netlist: X, Time: 1460 ns
                1460  Test stimulus is: inpt=3167502969
                1460  Test stimulus is: inpt=3167502969
Data Mismatch. Golden: 43520, Netlist: X, Time: 1464 ns
                1464  Test stimulus is: inpt=3479427742
                1464  Test stimulus is: inpt=3479427742
Data Mismatch. Golden: 43520, Netlist: X, Time: 1468 ns
                1468  Test stimulus is: inpt=4277167357
                1468  Test stimulus is: inpt=4277167357
Data Mismatch. Golden: 43520, Netlist: X, Time: 1472 ns
                1472  Test stimulus is: inpt=3185627771
                1472  Test stimulus is: inpt=3185627771
Data Mismatch. Golden: 43520, Netlist: X, Time: 1476 ns
                1476  Test stimulus is: inpt=1206023055
                1476  Test stimulus is: inpt=1206023055
Data Mismatch. Golden: 43520, Netlist: X, Time: 1480 ns
                1480  Test stimulus is: inpt=2177079811
                1480  Test stimulus is: inpt=2177079811
Data Mismatch. Golden: 43520, Netlist: X, Time: 1484 ns
                1484  Test stimulus is: inpt=1908484579
                1484  Test stimulus is: inpt=1908484579
Data Mismatch. Golden: 43520, Netlist: X, Time: 1488 ns
                1488  Test stimulus is: inpt=244466461
                1488  Test stimulus is: inpt=244466461
Data Mismatch. Golden: 43520, Netlist: X, Time: 1492 ns
                1492  Test stimulus is: inpt=1492729265
                1492  Test stimulus is: inpt=1492729265
Data Mismatch. Golden: 43520, Netlist: X, Time: 1496 ns
                1496  Test stimulus is: inpt=571580228
                1496  Test stimulus is: inpt=571580228
Data Mismatch. Golden: 43520, Netlist: X, Time: 1500 ns
                1500  Test stimulus is: inpt=3399269525
                1500  Test stimulus is: inpt=3399269525
Data Mismatch. Golden: 43520, Netlist: X, Time: 1504 ns
                1504  Test stimulus is: inpt=4028445920
                1504  Test stimulus is: inpt=4028445920
Data Mismatch. Golden: 43520, Netlist: X, Time: 1508 ns
                1508  Test stimulus is: inpt=4137777389
                1508  Test stimulus is: inpt=4137777389
Data Mismatch. Golden: 43520, Netlist: X, Time: 1512 ns
                1512  Test stimulus is: inpt=695866706
                1512  Test stimulus is: inpt=695866706
Data Mismatch. Golden: 43520, Netlist: X, Time: 1516 ns
                1516  Test stimulus is: inpt=2082364408
                1516  Test stimulus is: inpt=2082364408
Data Mismatch. Golden: 43520, Netlist: X, Time: 1520 ns
                1520  Test stimulus is: inpt=1188870029
                1520  Test stimulus is: inpt=1188870029
Data Mismatch. Golden: 43520, Netlist: X, Time: 1524 ns
                1524  Test stimulus is: inpt=2841625682
                1524  Test stimulus is: inpt=2841625682
Data Mismatch. Golden: 43520, Netlist: X, Time: 1528 ns
                1528  Test stimulus is: inpt=1108993924
                1528  Test stimulus is: inpt=1108993924
Data Mismatch. Golden: 43520, Netlist: X, Time: 1532 ns
                1532  Test stimulus is: inpt=594214214
                1532  Test stimulus is: inpt=594214214
Data Mismatch. Golden: 43520, Netlist: X, Time: 1536 ns
                1536  Test stimulus is: inpt=3325727372
                1536  Test stimulus is: inpt=3325727372
Data Mismatch. Golden: 43520, Netlist: X, Time: 1540 ns
                1540  Test stimulus is: inpt=1212710288
                1540  Test stimulus is: inpt=1212710288
Data Mismatch. Golden: 43520, Netlist: X, Time: 1544 ns
                1544  Test stimulus is: inpt=199934231
                1544  Test stimulus is: inpt=199934231
Data Mismatch. Golden: 43520, Netlist: X, Time: 1548 ns
                1548  Test stimulus is: inpt=892166506
                1548  Test stimulus is: inpt=892166506
Data Mismatch. Golden: 43520, Netlist: X, Time: 1552 ns
                1552  Test stimulus is: inpt=1115379588
                1552  Test stimulus is: inpt=1115379588
Data Mismatch. Golden: 43520, Netlist: X, Time: 1556 ns
                1556  Test stimulus is: inpt=3579559082
                1556  Test stimulus is: inpt=3579559082
Data Mismatch. Golden: 43520, Netlist: X, Time: 1560 ns
                1560  Test stimulus is: inpt=1047465852
                1560  Test stimulus is: inpt=1047465852
Data Mismatch. Golden: 43520, Netlist: X, Time: 1564 ns
                1564  Test stimulus is: inpt=2958164576
                1564  Test stimulus is: inpt=2958164576
Data Mismatch. Golden: 43520, Netlist: X, Time: 1568 ns
                1568  Test stimulus is: inpt=1565150650
                1568  Test stimulus is: inpt=1565150650
Data Mismatch. Golden: 43520, Netlist: X, Time: 1572 ns
                1572  Test stimulus is: inpt=3315687563
                1572  Test stimulus is: inpt=3315687563
Data Mismatch. Golden: 43520, Netlist: X, Time: 1576 ns
                1576  Test stimulus is: inpt=3541958310
                1576  Test stimulus is: inpt=3541958310
Data Mismatch. Golden: 43520, Netlist: X, Time: 1580 ns
                1580  Test stimulus is: inpt=2458066469
                1580  Test stimulus is: inpt=2458066469
Data Mismatch. Golden: 43520, Netlist: X, Time: 1584 ns
                1584  Test stimulus is: inpt=419791666
                1584  Test stimulus is: inpt=419791666
Data Mismatch. Golden: 43520, Netlist: X, Time: 1588 ns
                1588  Test stimulus is: inpt=3506767010
                1588  Test stimulus is: inpt=3506767010
Data Mismatch. Golden: 43520, Netlist: X, Time: 1592 ns
                1592  Test stimulus is: inpt=2760866889
                1592  Test stimulus is: inpt=2760866889
Data Mismatch. Golden: 43520, Netlist: X, Time: 1596 ns
                1596  Test stimulus is: inpt=2321854484
                1596  Test stimulus is: inpt=2321854484
Data Mismatch. Golden: 43520, Netlist: X, Time: 1600 ns
                1600  Test stimulus is: inpt=2664022077
                1600  Test stimulus is: inpt=2664022077
Data Mismatch. Golden: 43520, Netlist: X, Time: 1604 ns
                1604  Test stimulus is: inpt=636617547
                1604  Test stimulus is: inpt=636617547
Data Mismatch. Golden: 43520, Netlist: X, Time: 1608 ns
                1608  Test stimulus is: inpt=2926063708
                1608  Test stimulus is: inpt=2926063708
Data Mismatch. Golden: 43520, Netlist: X, Time: 1612 ns
                1612  Test stimulus is: inpt=596669767
                1612  Test stimulus is: inpt=596669767
Data Mismatch. Golden: 43520, Netlist: X, Time: 1616 ns
                1616  Test stimulus is: inpt=1128175494
                1616  Test stimulus is: inpt=1128175494
Data Mismatch. Golden: 43520, Netlist: X, Time: 1620 ns
                1620  Test stimulus is: inpt=2628745785
                1620  Test stimulus is: inpt=2628745785
Data Mismatch. Golden: 43520, Netlist: X, Time: 1624 ns
                1624  Test stimulus is: inpt=3657796276
                1624  Test stimulus is: inpt=3657796276
Data Mismatch. Golden: 43520, Netlist: X, Time: 1628 ns
                1628  Test stimulus is: inpt=1750197712
                1628  Test stimulus is: inpt=1750197712
Data Mismatch. Golden: 43520, Netlist: X, Time: 1632 ns
                1632  Test stimulus is: inpt=2518831148
                1632  Test stimulus is: inpt=2518831148
Data Mismatch. Golden: 43520, Netlist: X, Time: 1636 ns
                1636  Test stimulus is: inpt=1182549388
                1636  Test stimulus is: inpt=1182549388
Data Mismatch. Golden: 43520, Netlist: X, Time: 1640 ns
                1640  Test stimulus is: inpt=65648391
                1640  Test stimulus is: inpt=65648391
Data Mismatch. Golden: 43520, Netlist: X, Time: 1644 ns
                1644  Test stimulus is: inpt=3038920810
                1644  Test stimulus is: inpt=3038920810
Data Mismatch. Golden: 43520, Netlist: X, Time: 1648 ns
                1648  Test stimulus is: inpt=144046353
                1648  Test stimulus is: inpt=144046353
Data Mismatch. Golden: 43520, Netlist: X, Time: 1652 ns
                1652  Test stimulus is: inpt=1953169384
                1652  Test stimulus is: inpt=1953169384
Data Mismatch. Golden: 43520, Netlist: X, Time: 1656 ns
                1656  Test stimulus is: inpt=2783419979
                1656  Test stimulus is: inpt=2783419979
Data Mismatch. Golden: 43520, Netlist: X, Time: 1660 ns
                1660  Test stimulus is: inpt=971276659
                1660  Test stimulus is: inpt=971276659
Data Mismatch. Golden: 43520, Netlist: X, Time: 1664 ns
                1664  Test stimulus is: inpt=1982421996
                1664  Test stimulus is: inpt=1982421996
Data Mismatch. Golden: 43520, Netlist: X, Time: 1668 ns
                1668  Test stimulus is: inpt=301860131
                1668  Test stimulus is: inpt=301860131
Data Mismatch. Golden: 43520, Netlist: X, Time: 1672 ns
                1672  Test stimulus is: inpt=1376710564
                1672  Test stimulus is: inpt=1376710564
Data Mismatch. Golden: 43520, Netlist: X, Time: 1676 ns
                1676  Test stimulus is: inpt=1692493257
                1676  Test stimulus is: inpt=1692493257
Data Mismatch. Golden: 43520, Netlist: X, Time: 1680 ns
                1680  Test stimulus is: inpt=2628191289
                1680  Test stimulus is: inpt=2628191289
Data Mismatch. Golden: 43520, Netlist: X, Time: 1684 ns
                1684  Test stimulus is: inpt=4018369247
                1684  Test stimulus is: inpt=4018369247
Data Mismatch. Golden: 43520, Netlist: X, Time: 1688 ns
                1688  Test stimulus is: inpt=3931641044
                1688  Test stimulus is: inpt=3931641044
Data Mismatch. Golden: 43520, Netlist: X, Time: 1692 ns
                1692  Test stimulus is: inpt=864249191
                1692  Test stimulus is: inpt=864249191
Data Mismatch. Golden: 43520, Netlist: X, Time: 1696 ns
                1696  Test stimulus is: inpt=1319125405
                1696  Test stimulus is: inpt=1319125405
Data Mismatch. Golden: 43520, Netlist: X, Time: 1700 ns
                1700  Test stimulus is: inpt=1479615920
                1700  Test stimulus is: inpt=1479615920
Data Mismatch. Golden: 43520, Netlist: X, Time: 1704 ns
                1704  Test stimulus is: inpt=1091582338
                1704  Test stimulus is: inpt=1091582338
Data Mismatch. Golden: 43520, Netlist: X, Time: 1708 ns
                1708  Test stimulus is: inpt=617791305
                1708  Test stimulus is: inpt=617791305
Data Mismatch. Golden: 43520, Netlist: X, Time: 1712 ns
                1712  Test stimulus is: inpt=3971554009
                1712  Test stimulus is: inpt=3971554009
Data Mismatch. Golden: 43520, Netlist: X, Time: 1716 ns
                1716  Test stimulus is: inpt=268482336
                1716  Test stimulus is: inpt=268482336
Data Mismatch. Golden: 43520, Netlist: X, Time: 1720 ns
                1720  Test stimulus is: inpt=2382711836
                1720  Test stimulus is: inpt=2382711836
Data Mismatch. Golden: 43520, Netlist: X, Time: 1724 ns
                1724  Test stimulus is: inpt=1236365203
                1724  Test stimulus is: inpt=1236365203
Data Mismatch. Golden: 43520, Netlist: X, Time: 1728 ns
                1728  Test stimulus is: inpt=1907646947
                1728  Test stimulus is: inpt=1907646947
Data Mismatch. Golden: 43520, Netlist: X, Time: 1732 ns
                1732  Test stimulus is: inpt=2504753706
                1732  Test stimulus is: inpt=2504753706
Data Mismatch. Golden: 43520, Netlist: X, Time: 1736 ns
                1736  Test stimulus is: inpt=3832674504
                1736  Test stimulus is: inpt=3832674504
Data Mismatch. Golden: 43520, Netlist: X, Time: 1740 ns
                1740  Test stimulus is: inpt=2933337693
                1740  Test stimulus is: inpt=2933337693
Data Mismatch. Golden: 43520, Netlist: X, Time: 1744 ns
                1744  Test stimulus is: inpt=490708282
                1744  Test stimulus is: inpt=490708282
Data Mismatch. Golden: 43520, Netlist: X, Time: 1748 ns
                1748  Test stimulus is: inpt=1109830020
                1748  Test stimulus is: inpt=1109830020
Data Mismatch. Golden: 43520, Netlist: X, Time: 1752 ns
                1752  Test stimulus is: inpt=2510923819
                1752  Test stimulus is: inpt=2510923819
Data Mismatch. Golden: 43520, Netlist: X, Time: 1756 ns
                1756  Test stimulus is: inpt=479035193
                1756  Test stimulus is: inpt=479035193
Data Mismatch. Golden: 43520, Netlist: X, Time: 1760 ns
                1760  Test stimulus is: inpt=2306808850
                1760  Test stimulus is: inpt=2306808850
Data Mismatch. Golden: 43520, Netlist: X, Time: 1764 ns
                1764  Test stimulus is: inpt=2843672658
                1764  Test stimulus is: inpt=2843672658
Data Mismatch. Golden: 43520, Netlist: X, Time: 1768 ns
                1768  Test stimulus is: inpt=746883417
                1768  Test stimulus is: inpt=746883417
Data Mismatch. Golden: 43520, Netlist: X, Time: 1772 ns
                1772  Test stimulus is: inpt=3895170768
                1772  Test stimulus is: inpt=3895170768
Data Mismatch. Golden: 43520, Netlist: X, Time: 1776 ns
                1776  Test stimulus is: inpt=3076123246
                1776  Test stimulus is: inpt=3076123246
Data Mismatch. Golden: 43520, Netlist: X, Time: 1780 ns
                1780  Test stimulus is: inpt=1274358167
                1780  Test stimulus is: inpt=1274358167
Data Mismatch. Golden: 43520, Netlist: X, Time: 1784 ns
                1784  Test stimulus is: inpt=1837860827
                1784  Test stimulus is: inpt=1837860827
Data Mismatch. Golden: 43520, Netlist: X, Time: 1788 ns
                1788  Test stimulus is: inpt=1397913510
                1788  Test stimulus is: inpt=1397913510
Data Mismatch. Golden: 43520, Netlist: X, Time: 1792 ns
                1792  Test stimulus is: inpt=1569051579
                1792  Test stimulus is: inpt=1569051579
Data Mismatch. Golden: 43520, Netlist: X, Time: 1796 ns
                1796  Test stimulus is: inpt=2155445248
                1796  Test stimulus is: inpt=2155445248
Data Mismatch. Golden: 43520, Netlist: X, Time: 1800 ns
                1800  Test stimulus is: inpt=2279885839
                1800  Test stimulus is: inpt=2279885839
Data Mismatch. Golden: 43520, Netlist: X, Time: 1804 ns
                1804  Test stimulus is: inpt=3035158121
                1804  Test stimulus is: inpt=3035158121
Data Mismatch. Golden: 43520, Netlist: X, Time: 1808 ns
                1808  Test stimulus is: inpt=2253611532
                1808  Test stimulus is: inpt=2253611532
Data Mismatch. Golden: 43520, Netlist: X, Time: 1812 ns
                1812  Test stimulus is: inpt=749214041
                1812  Test stimulus is: inpt=749214041
Data Mismatch. Golden: 43520, Netlist: X, Time: 1816 ns
                1816  Test stimulus is: inpt=1660766661
                1816  Test stimulus is: inpt=1660766661
Data Mismatch. Golden: 43520, Netlist: X, Time: 1820 ns
                1820  Test stimulus is: inpt=1742157263
                1820  Test stimulus is: inpt=1742157263
Data Mismatch. Golden: 43520, Netlist: X, Time: 1824 ns
                1824  Test stimulus is: inpt=1211753872
                1824  Test stimulus is: inpt=1211753872
Data Mismatch. Golden: 43520, Netlist: X, Time: 1828 ns
                1828  Test stimulus is: inpt=2833569873
                1828  Test stimulus is: inpt=2833569873
Data Mismatch. Golden: 43520, Netlist: X, Time: 1832 ns
                1832  Test stimulus is: inpt=3036259433
                1832  Test stimulus is: inpt=3036259433
Data Mismatch. Golden: 43520, Netlist: X, Time: 1836 ns
                1836  Test stimulus is: inpt=998493559
                1836  Test stimulus is: inpt=998493559
Data Mismatch. Golden: 43520, Netlist: X, Time: 1840 ns
                1840  Test stimulus is: inpt=623076682
                1840  Test stimulus is: inpt=623076682
Data Mismatch. Golden: 43520, Netlist: X, Time: 1844 ns
                1844  Test stimulus is: inpt=3963050200
                1844  Test stimulus is: inpt=3963050200
Data Mismatch. Golden: 43520, Netlist: X, Time: 1848 ns
                1848  Test stimulus is: inpt=1306348955
                1848  Test stimulus is: inpt=1306348955
Data Mismatch. Golden: 43520, Netlist: X, Time: 1852 ns
                1852  Test stimulus is: inpt=3792607940
                1852  Test stimulus is: inpt=3792607940
Data Mismatch. Golden: 43520, Netlist: X, Time: 1856 ns
                1856  Test stimulus is: inpt=1551413688
                1856  Test stimulus is: inpt=1551413688
Data Mismatch. Golden: 43520, Netlist: X, Time: 1860 ns
                1860  Test stimulus is: inpt=3689345719
                1860  Test stimulus is: inpt=3689345719
Data Mismatch. Golden: 43520, Netlist: X, Time: 1864 ns
                1864  Test stimulus is: inpt=3279482502
                1864  Test stimulus is: inpt=3279482502
Data Mismatch. Golden: 43520, Netlist: X, Time: 1868 ns
                1868  Test stimulus is: inpt=2555206192
                1868  Test stimulus is: inpt=2555206192
Data Mismatch. Golden: 43520, Netlist: X, Time: 1872 ns
                1872  Test stimulus is: inpt=1005409143
                1872  Test stimulus is: inpt=1005409143
Data Mismatch. Golden: 43520, Netlist: X, Time: 1876 ns
                1876  Test stimulus is: inpt=1524025269
                1876  Test stimulus is: inpt=1524025269
Data Mismatch. Golden: 43520, Netlist: X, Time: 1880 ns
                1880  Test stimulus is: inpt=1779824084
                1880  Test stimulus is: inpt=1779824084
Data Mismatch. Golden: 43520, Netlist: X, Time: 1884 ns
                1884  Test stimulus is: inpt=59213575
                1884  Test stimulus is: inpt=59213575
Data Mismatch. Golden: 43520, Netlist: X, Time: 1888 ns
                1888  Test stimulus is: inpt=990615414
                1888  Test stimulus is: inpt=990615414
Data Mismatch. Golden: 43520, Netlist: X, Time: 1892 ns
                1892  Test stimulus is: inpt=1956752873
                1892  Test stimulus is: inpt=1956752873
Data Mismatch. Golden: 43520, Netlist: X, Time: 1896 ns
                1896  Test stimulus is: inpt=1172474763
                1896  Test stimulus is: inpt=1172474763
Data Mismatch. Golden: 43520, Netlist: X, Time: 1900 ns
                1900  Test stimulus is: inpt=15884033
                1900  Test stimulus is: inpt=15884033
Data Mismatch. Golden: 43520, Netlist: X, Time: 1904 ns
                1904  Test stimulus is: inpt=1837140955
                1904  Test stimulus is: inpt=1837140955
Data Mismatch. Golden: 43520, Netlist: X, Time: 1908 ns
                1908  Test stimulus is: inpt=3228975744
                1908  Test stimulus is: inpt=3228975744
Data Mismatch. Golden: 43520, Netlist: X, Time: 1912 ns
                1912  Test stimulus is: inpt=1629331394
                1912  Test stimulus is: inpt=1629331394
Data Mismatch. Golden: 43520, Netlist: X, Time: 1916 ns
                1916  Test stimulus is: inpt=3807173317
                1916  Test stimulus is: inpt=3807173317
Data Mismatch. Golden: 43520, Netlist: X, Time: 1920 ns
                1920  Test stimulus is: inpt=2552756784
                1920  Test stimulus is: inpt=2552756784
Data Mismatch. Golden: 43520, Netlist: X, Time: 1924 ns
                1924  Test stimulus is: inpt=3618825391
                1924  Test stimulus is: inpt=3618825391
Data Mismatch. Golden: 43520, Netlist: X, Time: 1928 ns
                1928  Test stimulus is: inpt=3003308646
                1928  Test stimulus is: inpt=3003308646
Data Mismatch. Golden: 43520, Netlist: X, Time: 1932 ns
                1932  Test stimulus is: inpt=1476114863
                1932  Test stimulus is: inpt=1476114863
Data Mismatch. Golden: 43520, Netlist: X, Time: 1936 ns
                1936  Test stimulus is: inpt=4107824873
                1936  Test stimulus is: inpt=4107824873
Data Mismatch. Golden: 43520, Netlist: X, Time: 1940 ns
                1940  Test stimulus is: inpt=2084679672
                1940  Test stimulus is: inpt=2084679672
Data Mismatch. Golden: 43520, Netlist: X, Time: 1944 ns
                1944  Test stimulus is: inpt=2205592582
                1944  Test stimulus is: inpt=2205592582
Data Mismatch. Golden: 43520, Netlist: X, Time: 1948 ns
                1948  Test stimulus is: inpt=4152719087
                1948  Test stimulus is: inpt=4152719087
Data Mismatch. Golden: 43520, Netlist: X, Time: 1952 ns
                1952  Test stimulus is: inpt=1894725601
                1952  Test stimulus is: inpt=1894725601
Data Mismatch. Golden: 43520, Netlist: X, Time: 1956 ns
                1956  Test stimulus is: inpt=3400826005
                1956  Test stimulus is: inpt=3400826005
Data Mismatch. Golden: 43520, Netlist: X, Time: 1960 ns
                1960  Test stimulus is: inpt=4151459566
                1960  Test stimulus is: inpt=4151459566
Data Mismatch. Golden: 43520, Netlist: X, Time: 1964 ns
                1964  Test stimulus is: inpt=810437984
                1964  Test stimulus is: inpt=810437984
Data Mismatch. Golden: 43520, Netlist: X, Time: 1968 ns
                1968  Test stimulus is: inpt=4070334181
                1968  Test stimulus is: inpt=4070334181
Data Mismatch. Golden: 43520, Netlist: X, Time: 1972 ns
                1972  Test stimulus is: inpt=2485185064
                1972  Test stimulus is: inpt=2485185064
Data Mismatch. Golden: 43520, Netlist: X, Time: 1976 ns
                1976  Test stimulus is: inpt=841973092
                1976  Test stimulus is: inpt=841973092
Data Mismatch. Golden: 43520, Netlist: X, Time: 1980 ns
                1980  Test stimulus is: inpt=347354921
                1980  Test stimulus is: inpt=347354921
Data Mismatch. Golden: 43520, Netlist: X, Time: 1984 ns
                1984  Test stimulus is: inpt=4042174177
                1984  Test stimulus is: inpt=4042174177
Data Mismatch. Golden: 43520, Netlist: X, Time: 1988 ns
                1988  Test stimulus is: inpt=3149681271
                1988  Test stimulus is: inpt=3149681271
Data Mismatch. Golden: 43520, Netlist: X, Time: 1992 ns
                1992  Test stimulus is: inpt=924128622
                1992  Test stimulus is: inpt=924128622
Data Mismatch. Golden: 43520, Netlist: X, Time: 1996 ns
                1996  Test stimulus is: inpt=1084945793
                1996  Test stimulus is: inpt=1084945793
Data Mismatch. Golden: 43520, Netlist: X, Time: 2000 ns
                2000  Test stimulus is: inpt=1788852693
                2000  Test stimulus is: inpt=1788852693
Data Mismatch. Golden: 43520, Netlist: X, Time: 2004 ns
                2004  Test stimulus is: inpt=876074344
                2004  Test stimulus is: inpt=876074344
Data Mismatch. Golden: 43520, Netlist: X, Time: 2008 ns
                2008  Test stimulus is: inpt=2019717616
                2008  Test stimulus is: inpt=2019717616
Data Mismatch. Golden: 43520, Netlist: X, Time: 2012 ns
                2012  Test stimulus is: inpt=3581411498
                2012  Test stimulus is: inpt=3581411498
Data Mismatch. Golden: 43520, Netlist: X, Time: 2016 ns
                2016  Test stimulus is: inpt=127910671
                2016  Test stimulus is: inpt=127910671
Data Mismatch. Golden: 43520, Netlist: X, Time: 2020 ns
                2020  Test stimulus is: inpt=4175186161
                2020  Test stimulus is: inpt=4175186161
Data Mismatch. Golden: 43520, Netlist: X, Time: 2024 ns
                2024  Test stimulus is: inpt=3197877373
                2024  Test stimulus is: inpt=3197877373
Data Mismatch. Golden: 43520, Netlist: X, Time: 2028 ns
                2028  Test stimulus is: inpt=1194235278
                2028  Test stimulus is: inpt=1194235278
Data Mismatch. Golden: 43520, Netlist: X, Time: 2032 ns
                2032  Test stimulus is: inpt=4049722594
                2032  Test stimulus is: inpt=4049722594
Data Mismatch. Golden: 43520, Netlist: X, Time: 2036 ns
                2036  Test stimulus is: inpt=510020924
                2036  Test stimulus is: inpt=510020924
Data Mismatch. Golden: 43520, Netlist: X, Time: 2040 ns
                2040  Test stimulus is: inpt=3568690857
                2040  Test stimulus is: inpt=3568690857
Data Mismatch. Golden: 43520, Netlist: X, Time: 2044 ns
                2044  Test stimulus is: inpt=2011935215
                2044  Test stimulus is: inpt=2011935215
Data Mismatch. Golden: 43520, Netlist: X, Time: 2048 ns
                2048  Test stimulus is: inpt=2917650523
                2048  Test stimulus is: inpt=2917650523
Data Mismatch. Golden: 43520, Netlist: X, Time: 2052 ns
                2052  Test stimulus is: inpt=3617733807
                2052  Test stimulus is: inpt=3617733807
Data Mismatch. Golden: 43520, Netlist: X, Time: 2056 ns
                2056  Test stimulus is: inpt=620927818
                2056  Test stimulus is: inpt=620927818
Data Matched. Golden: 43520, Netlist: 43520, Time: 2060 ns
                2060  Test stimulus is: inpt=1557269945
                2060  Test stimulus is: inpt=1557269945
Data Matched. Golden: 2852171663, Netlist: 2852171663, Time: 2064 ns
                2064  Test stimulus is: inpt=160312595
                2064  Test stimulus is: inpt=160312595
Data Matched. Golden: 2852128143, Netlist: 2852128143, Time: 2068 ns
                2068  Test stimulus is: inpt=164115731
                2068  Test stimulus is: inpt=164115731
Data Matched. Golden: 2852171663, Netlist: 2852171663, Time: 2072 ns
                2072  Test stimulus is: inpt=853295461
                2072  Test stimulus is: inpt=853295461
Data Matched. Golden: 2852126720, Netlist: 2852126720, Time: 2076 ns
                2076  Test stimulus is: inpt=684074833
                2076  Test stimulus is: inpt=684074833
Data Matched. Golden: 0, Netlist: 0, Time: 2080 ns
                2080  Test stimulus is: inpt=3684186807
                2080  Test stimulus is: inpt=3684186807
Data Matched. Golden: 0, Netlist: 0, Time: 2084 ns
                2084  Test stimulus is: inpt=3432517785
                2084  Test stimulus is: inpt=3432517785
Data Matched. Golden: 1423, Netlist: 1423, Time: 2088 ns
                2088  Test stimulus is: inpt=2635204666
                2088  Test stimulus is: inpt=2635204666
Data Matched. Golden: 1423, Netlist: 1423, Time: 2092 ns
                2092  Test stimulus is: inpt=3102358129
                2092  Test stimulus is: inpt=3102358129
Data Matched. Golden: 1423, Netlist: 1423, Time: 2096 ns
                2096  Test stimulus is: inpt=830211938
                2096  Test stimulus is: inpt=830211938
Data Matched. Golden: 1423, Netlist: 1423, Time: 2100 ns
                2100  Test stimulus is: inpt=4063587044
                2100  Test stimulus is: inpt=4063587044
Data Matched. Golden: 0, Netlist: 0, Time: 2104 ns
                2104  Test stimulus is: inpt=353623338
                2104  Test stimulus is: inpt=353623338
Data Matched. Golden: 1423, Netlist: 1423, Time: 2108 ns
                2108  Test stimulus is: inpt=3201975421
                2108  Test stimulus is: inpt=3201975421
Data Matched. Golden: 1423, Netlist: 1423, Time: 2112 ns
                2112  Test stimulus is: inpt=753819481
                2112  Test stimulus is: inpt=753819481
Data Matched. Golden: 1423, Netlist: 1423, Time: 2116 ns
                2116  Test stimulus is: inpt=1925424101
                2116  Test stimulus is: inpt=1925424101
Data Matched. Golden: 1423, Netlist: 1423, Time: 2120 ns
                2120  Test stimulus is: inpt=1994288109
                2120  Test stimulus is: inpt=1994288109
Data Matched. Golden: 1423, Netlist: 1423, Time: 2124 ns
                2124  Test stimulus is: inpt=3836215497
                2124  Test stimulus is: inpt=3836215497
Data Matched. Golden: 1423, Netlist: 1423, Time: 2128 ns
                2128  Test stimulus is: inpt=2695810113
                2128  Test stimulus is: inpt=2695810113
Data Matched. Golden: 1423, Netlist: 1423, Time: 2132 ns
                2132  Test stimulus is: inpt=1472319919
                2132  Test stimulus is: inpt=1472319919
Data Matched. Golden: 1423, Netlist: 1423, Time: 2136 ns
                2136  Test stimulus is: inpt=3987152091
                2136  Test stimulus is: inpt=3987152091
Data Matched. Golden: 0, Netlist: 0, Time: 2140 ns
                2140  Test stimulus is: inpt=3868649677
                2140  Test stimulus is: inpt=3868649677
Data Matched. Golden: 0, Netlist: 0, Time: 2144 ns
                2144  Test stimulus is: inpt=940810096
                2144  Test stimulus is: inpt=940810096
Data Matched. Golden: 0, Netlist: 0, Time: 2148 ns
                2148  Test stimulus is: inpt=2200359942
                2148  Test stimulus is: inpt=2200359942
Data Matched. Golden: 0, Netlist: 0, Time: 2152 ns
                2152  Test stimulus is: inpt=3511165090
                2152  Test stimulus is: inpt=3511165090
Data Matched. Golden: 0, Netlist: 0, Time: 2156 ns
                2156  Test stimulus is: inpt=1587035581
                2156  Test stimulus is: inpt=1587035581
Data Matched. Golden: 1423, Netlist: 1423, Time: 2160 ns
                2160  Test stimulus is: inpt=3042303594
                2160  Test stimulus is: inpt=3042303594
Data Matched. Golden: 0, Netlist: 0, Time: 2164 ns
                2164  Test stimulus is: inpt=1849509852
                2164  Test stimulus is: inpt=1849509852
Data Matched. Golden: 0, Netlist: 0, Time: 2168 ns
                2168  Test stimulus is: inpt=2825674320
                2168  Test stimulus is: inpt=2825674320
Data Matched. Golden: 0, Netlist: 0, Time: 2172 ns
                2172  Test stimulus is: inpt=3179738235
                2172  Test stimulus is: inpt=3179738235
Data Matched. Golden: 1423, Netlist: 1423, Time: 2176 ns
                2176  Test stimulus is: inpt=2459785253
                2176  Test stimulus is: inpt=2459785253
Data Matched. Golden: 1423, Netlist: 1423, Time: 2180 ns
                2180  Test stimulus is: inpt=3158279288
                2180  Test stimulus is: inpt=3158279288
Data Matched. Golden: 1423, Netlist: 1423, Time: 2184 ns
                2184  Test stimulus is: inpt=2071693814
                2184  Test stimulus is: inpt=2071693814
Data Matched. Golden: 0, Netlist: 0, Time: 2188 ns
                2188  Test stimulus is: inpt=2921582172
                2188  Test stimulus is: inpt=2921582172
Data Matched. Golden: 0, Netlist: 0, Time: 2192 ns
                2192  Test stimulus is: inpt=298621731
                2192  Test stimulus is: inpt=298621731
Data Matched. Golden: 1423, Netlist: 1423, Time: 2196 ns
                2196  Test stimulus is: inpt=1018407801
                2196  Test stimulus is: inpt=1018407801
Data Matched. Golden: 1423, Netlist: 1423, Time: 2200 ns
                2200  Test stimulus is: inpt=1682310600
                2200  Test stimulus is: inpt=1682310600
Data Matched. Golden: 0, Netlist: 0, Time: 2204 ns
                2204  Test stimulus is: inpt=3721479867
                2204  Test stimulus is: inpt=3721479867
Data Matched. Golden: 0, Netlist: 0, Time: 2208 ns
                2208  Test stimulus is: inpt=2265771534
                2208  Test stimulus is: inpt=2265771534
Data Matched. Golden: 1423, Netlist: 1423, Time: 2212 ns
                2212  Test stimulus is: inpt=3112670323
                2212  Test stimulus is: inpt=3112670323
Data Matched. Golden: 1423, Netlist: 1423, Time: 2216 ns
                2216  Test stimulus is: inpt=108069644
                2216  Test stimulus is: inpt=108069644
Data Matched. Golden: 0, Netlist: 0, Time: 2220 ns
                2220  Test stimulus is: inpt=3876559054
                2220  Test stimulus is: inpt=3876559054
Data Matched. Golden: 1423, Netlist: 1423, Time: 2224 ns
                2224  Test stimulus is: inpt=1780113876
                2224  Test stimulus is: inpt=1780113876
Data Matched. Golden: 1423, Netlist: 1423, Time: 2228 ns
                2228  Test stimulus is: inpt=2901204057
                2228  Test stimulus is: inpt=2901204057
Data Matched. Golden: 1423, Netlist: 1423, Time: 2232 ns
                2232  Test stimulus is: inpt=1554149305
                2232  Test stimulus is: inpt=1554149305
Data Matched. Golden: 0, Netlist: 0, Time: 2236 ns
                2236  Test stimulus is: inpt=3652763827
                2236  Test stimulus is: inpt=3652763827
Data Matched. Golden: 0, Netlist: 0, Time: 2240 ns
                2240  Test stimulus is: inpt=2052046836
                2240  Test stimulus is: inpt=2052046836
Data Matched. Golden: 0, Netlist: 0, Time: 2244 ns
                2244  Test stimulus is: inpt=3136610933
                2244  Test stimulus is: inpt=3136610933
Data Matched. Golden: 1423, Netlist: 1423, Time: 2248 ns
                2248  Test stimulus is: inpt=107802892
                2248  Test stimulus is: inpt=107802892
Data Matched. Golden: 0, Netlist: 0, Time: 2252 ns
                2252  Test stimulus is: inpt=2633792057
                2252  Test stimulus is: inpt=2633792057
Data Matched. Golden: 1423, Netlist: 1423, Time: 2256 ns
                2256  Test stimulus is: inpt=24285954
                2256  Test stimulus is: inpt=24285954
Data Matched. Golden: 0, Netlist: 0, Time: 2260 ns
                2260  Test stimulus is: inpt=2330770965
                2260  Test stimulus is: inpt=2330770965
Data Matched. Golden: 0, Netlist: 0, Time: 2264 ns
                2264  Test stimulus is: inpt=50067717
                2264  Test stimulus is: inpt=50067717
Data Matched. Golden: 0, Netlist: 0, Time: 2268 ns
                2268  Test stimulus is: inpt=656163662
                2268  Test stimulus is: inpt=656163662
Data Matched. Golden: 0, Netlist: 0, Time: 2272 ns
                2272  Test stimulus is: inpt=20916482
                2272  Test stimulus is: inpt=20916482
Data Matched. Golden: 0, Netlist: 0, Time: 2276 ns
                2276  Test stimulus is: inpt=1551454648
                2276  Test stimulus is: inpt=1551454648
Data Matched. Golden: 0, Netlist: 0, Time: 2280 ns
                2280  Test stimulus is: inpt=2222961160
                2280  Test stimulus is: inpt=2222961160
Data Matched. Golden: 0, Netlist: 0, Time: 2284 ns
                2284  Test stimulus is: inpt=1189565325
                2284  Test stimulus is: inpt=1189565325
Data Matched. Golden: 0, Netlist: 0, Time: 2288 ns
                2288  Test stimulus is: inpt=3618934447
                2288  Test stimulus is: inpt=3618934447
Data Matched. Golden: 0, Netlist: 0, Time: 2292 ns
                2292  Test stimulus is: inpt=1953706472
                2292  Test stimulus is: inpt=1953706472
Data Matched. Golden: 0, Netlist: 0, Time: 2296 ns
                2296  Test stimulus is: inpt=1213794704
                2296  Test stimulus is: inpt=1213794704
Data Matched. Golden: 0, Netlist: 0, Time: 2300 ns
                2300  Test stimulus is: inpt=2062986229
                2300  Test stimulus is: inpt=2062986229
Data Matched. Golden: 1423, Netlist: 1423, Time: 2304 ns
                2304  Test stimulus is: inpt=2787151948
                2304  Test stimulus is: inpt=2787151948
Data Matched. Golden: 1423, Netlist: 1423, Time: 2308 ns
                2308  Test stimulus is: inpt=1031978363
                2308  Test stimulus is: inpt=1031978363
Data Matched. Golden: 0, Netlist: 0, Time: 2312 ns
                2312  Test stimulus is: inpt=2684724800
                2312  Test stimulus is: inpt=2684724800
Data Matched. Golden: 1423, Netlist: 1423, Time: 2316 ns
                2316  Test stimulus is: inpt=313066277
                2316  Test stimulus is: inpt=313066277
Data Matched. Golden: 1423, Netlist: 1423, Time: 2320 ns
                2320  Test stimulus is: inpt=2263594509
                2320  Test stimulus is: inpt=2263594509
Data Matched. Golden: 1423, Netlist: 1423, Time: 2324 ns
                2324  Test stimulus is: inpt=3095138416
                2324  Test stimulus is: inpt=3095138416
Data Matched. Golden: 1423, Netlist: 1423, Time: 2328 ns
                2328  Test stimulus is: inpt=382466349
                2328  Test stimulus is: inpt=382466349
Data Matched. Golden: 0, Netlist: 0, Time: 2332 ns
                2332  Test stimulus is: inpt=2497632297
                2332  Test stimulus is: inpt=2497632297
Data Matched. Golden: 1423, Netlist: 1423, Time: 2336 ns
                2336  Test stimulus is: inpt=1579504060
                2336  Test stimulus is: inpt=1579504060
Data Matched. Golden: 0, Netlist: 0, Time: 2340 ns
                2340  Test stimulus is: inpt=2558199856
                2340  Test stimulus is: inpt=2558199856
Data Matched. Golden: 0, Netlist: 0, Time: 2344 ns
                2344  Test stimulus is: inpt=1613180352
                2344  Test stimulus is: inpt=1613180352
Data Matched. Golden: 1423, Netlist: 1423, Time: 2348 ns
                2348  Test stimulus is: inpt=678848848
                2348  Test stimulus is: inpt=678848848
Data Matched. Golden: 0, Netlist: 0, Time: 2352 ns
                2352  Test stimulus is: inpt=3503254177
                2352  Test stimulus is: inpt=3503254177
Data Matched. Golden: 1423, Netlist: 1423, Time: 2356 ns
                2356  Test stimulus is: inpt=650067789
                2356  Test stimulus is: inpt=650067789
Data Matched. Golden: 1423, Netlist: 1423, Time: 2360 ns
                2360  Test stimulus is: inpt=4210241269
                2360  Test stimulus is: inpt=4210241269
Data Matched. Golden: 0, Netlist: 0, Time: 2364 ns
                2364  Test stimulus is: inpt=2055712757
                2364  Test stimulus is: inpt=2055712757
Data Matched. Golden: 1423, Netlist: 1423, Time: 2368 ns
                2368  Test stimulus is: inpt=2934623325
                2368  Test stimulus is: inpt=2934623325
Data Matched. Golden: 0, Netlist: 0, Time: 2372 ns
                2372  Test stimulus is: inpt=3393720980
                2372  Test stimulus is: inpt=3393720980
Data Matched. Golden: 0, Netlist: 0, Time: 2376 ns
                2376  Test stimulus is: inpt=3042485866
                2376  Test stimulus is: inpt=3042485866
Data Matched. Golden: 1423, Netlist: 1423, Time: 2380 ns
                2380  Test stimulus is: inpt=1583375804
                2380  Test stimulus is: inpt=1583375804
Data Matched. Golden: 1423, Netlist: 1423, Time: 2384 ns
                2384  Test stimulus is: inpt=3695380664
                2384  Test stimulus is: inpt=3695380664
Data Matched. Golden: 0, Netlist: 0, Time: 2388 ns
                2388  Test stimulus is: inpt=3476069534
                2388  Test stimulus is: inpt=3476069534
Data Matched. Golden: 1423, Netlist: 1423, Time: 2392 ns
                2392  Test stimulus is: inpt=4252567290
                2392  Test stimulus is: inpt=4252567290
Data Matched. Golden: 0, Netlist: 0, Time: 2396 ns
                2396  Test stimulus is: inpt=591399750
                2396  Test stimulus is: inpt=591399750
Data Matched. Golden: 0, Netlist: 0, Time: 2400 ns
                2400  Test stimulus is: inpt=2214224903
                2400  Test stimulus is: inpt=2214224903
Data Matched. Golden: 1423, Netlist: 1423, Time: 2404 ns
                2404  Test stimulus is: inpt=3385572499
                2404  Test stimulus is: inpt=3385572499
Data Matched. Golden: 1423, Netlist: 1423, Time: 2408 ns
                2408  Test stimulus is: inpt=2866443349
                2408  Test stimulus is: inpt=2866443349
Data Matched. Golden: 1423, Netlist: 1423, Time: 2412 ns
                2412  Test stimulus is: inpt=1540610999
                2412  Test stimulus is: inpt=1540610999
Data Matched. Golden: 0, Netlist: 0, Time: 2416 ns
                2416  Test stimulus is: inpt=584446277
                2416  Test stimulus is: inpt=584446277
Data Matched. Golden: 0, Netlist: 0, Time: 2420 ns
                2420  Test stimulus is: inpt=2977958499
                2420  Test stimulus is: inpt=2977958499
Data Matched. Golden: 0, Netlist: 0, Time: 2424 ns
                2424  Test stimulus is: inpt=2895372377
                2424  Test stimulus is: inpt=2895372377
Data Matched. Golden: 0, Netlist: 0, Time: 2428 ns
                2428  Test stimulus is: inpt=2473774630
                2428  Test stimulus is: inpt=2473774630
Data Matched. Golden: 1423, Netlist: 1423, Time: 2432 ns
                2432  Test stimulus is: inpt=3024713320
                2432  Test stimulus is: inpt=3024713320
Data Matched. Golden: 1423, Netlist: 1423, Time: 2436 ns
                2436  Test stimulus is: inpt=2405688350
                2436  Test stimulus is: inpt=2405688350
Data Matched. Golden: 0, Netlist: 0, Time: 2440 ns
                2440  Test stimulus is: inpt=3359175824
                2440  Test stimulus is: inpt=3359175824
Data Matched. Golden: 1423, Netlist: 1423, Time: 2444 ns
                2444  Test stimulus is: inpt=756655450
                2444  Test stimulus is: inpt=756655450
Data Matched. Golden: 1423, Netlist: 1423, Time: 2448 ns
                2448  Test stimulus is: inpt=239306012
                2448  Test stimulus is: inpt=239306012
Data Matched. Golden: 1423, Netlist: 1423, Time: 2452 ns
                2452  Test stimulus is: inpt=1553557433
                2452  Test stimulus is: inpt=1553557433
Data Matched. Golden: 1423, Netlist: 1423, Time: 2456 ns
                2456  Test stimulus is: inpt=1434853291
                2456  Test stimulus is: inpt=1434853291
Data Matched. Golden: 0, Netlist: 0, Time: 2460 ns
                2460  Test stimulus is: inpt=1747376592
                2460  Test stimulus is: inpt=1747376592
Data Matched. Golden: 0, Netlist: 0, Time: 2464 ns
                2464  Test stimulus is: inpt=934897007
                2464  Test stimulus is: inpt=934897007
Data Matched. Golden: 0, Netlist: 0, Time: 2468 ns
                2468  Test stimulus is: inpt=1818914264
                2468  Test stimulus is: inpt=1818914264
Data Matched. Golden: 1423, Netlist: 1423, Time: 2472 ns
                2472  Test stimulus is: inpt=2731313221
                2472  Test stimulus is: inpt=2731313221
Data Matched. Golden: 1423, Netlist: 1423, Time: 2476 ns
                2476  Test stimulus is: inpt=1188472717
                2476  Test stimulus is: inpt=1188472717
Data Matched. Golden: 1423, Netlist: 1423, Time: 2480 ns
                2480  Test stimulus is: inpt=1173562251
                2480  Test stimulus is: inpt=1173562251
Data Matched. Golden: 1423, Netlist: 1423, Time: 2484 ns
                2484  Test stimulus is: inpt=2116325884
                2484  Test stimulus is: inpt=2116325884
Data Matched. Golden: 1423, Netlist: 1423, Time: 2488 ns
                2488  Test stimulus is: inpt=1847467996
                2488  Test stimulus is: inpt=1847467996
Data Matched. Golden: 0, Netlist: 0, Time: 2492 ns
                2492  Test stimulus is: inpt=3531541156
                2492  Test stimulus is: inpt=3531541156
Data Matched. Golden: 1423, Netlist: 1423, Time: 2496 ns
                2496  Test stimulus is: inpt=211258649
                2496  Test stimulus is: inpt=211258649
Data Matched. Golden: 1423, Netlist: 1423, Time: 2500 ns
                2500  Test stimulus is: inpt=1387606949
                2500  Test stimulus is: inpt=1387606949
Data Matched. Golden: 0, Netlist: 0, Time: 2504 ns
                2504  Test stimulus is: inpt=2671349310
                2504  Test stimulus is: inpt=2671349310
Data Matched. Golden: 1423, Netlist: 1423, Time: 2508 ns
                2508  Test stimulus is: inpt=4186685683
                2508  Test stimulus is: inpt=4186685683
Data Matched. Golden: 0, Netlist: 0, Time: 2512 ns
                2512  Test stimulus is: inpt=2893556824
                2512  Test stimulus is: inpt=2893556824
Data Matched. Golden: 0, Netlist: 0, Time: 2516 ns
                2516  Test stimulus is: inpt=1644522436
                2516  Test stimulus is: inpt=1644522436
Data Matched. Golden: 1423, Netlist: 1423, Time: 2520 ns
                2520  Test stimulus is: inpt=775308124
                2520  Test stimulus is: inpt=775308124
Data Matched. Golden: 0, Netlist: 0, Time: 2524 ns
                2524  Test stimulus is: inpt=54150406
                2524  Test stimulus is: inpt=54150406
Data Matched. Golden: 1423, Netlist: 1423, Time: 2528 ns
                2528  Test stimulus is: inpt=3441250458
                2528  Test stimulus is: inpt=3441250458
Data Matched. Golden: 1423, Netlist: 1423, Time: 2532 ns
                2532  Test stimulus is: inpt=202774808
                2532  Test stimulus is: inpt=202774808
Data Matched. Golden: 0, Netlist: 0, Time: 2536 ns
                2536  Test stimulus is: inpt=3807405765
                2536  Test stimulus is: inpt=3807405765
Data Matched. Golden: 1423, Netlist: 1423, Time: 2540 ns
                2540  Test stimulus is: inpt=1427493290
                2540  Test stimulus is: inpt=1427493290
Data Matched. Golden: 1423, Netlist: 1423, Time: 2544 ns
                2544  Test stimulus is: inpt=219284250
                2544  Test stimulus is: inpt=219284250
Data Matched. Golden: 0, Netlist: 0, Time: 2548 ns
                2548  Test stimulus is: inpt=1641797059
                2548  Test stimulus is: inpt=1641797059
Data Matched. Golden: 1423, Netlist: 1423, Time: 2552 ns
                2552  Test stimulus is: inpt=1496639922
                2552  Test stimulus is: inpt=1496639922
Data Matched. Golden: 0, Netlist: 0, Time: 2556 ns
                2556  Test stimulus is: inpt=104030988
                2556  Test stimulus is: inpt=104030988
Data Matched. Golden: 1423, Netlist: 1423, Time: 2560 ns
                2560  Test stimulus is: inpt=4109373161
                2560  Test stimulus is: inpt=4109373161
Data Matched. Golden: 0, Netlist: 0, Time: 2564 ns
                2564  Test stimulus is: inpt=1641741763
                2564  Test stimulus is: inpt=1641741763
Data Matched. Golden: 1423, Netlist: 1423, Time: 2568 ns
                2568  Test stimulus is: inpt=1974301675
                2568  Test stimulus is: inpt=1974301675
Data Matched. Golden: 1423, Netlist: 1423, Time: 2572 ns
                2572  Test stimulus is: inpt=2083371512
                2572  Test stimulus is: inpt=2083371512
Data Matched. Golden: 0, Netlist: 0, Time: 2576 ns
                2576  Test stimulus is: inpt=2032927730
                2576  Test stimulus is: inpt=2032927730
Data Matched. Golden: 1423, Netlist: 1423, Time: 2580 ns
                2580  Test stimulus is: inpt=1149480329
                2580  Test stimulus is: inpt=1149480329
Data Matched. Golden: 0, Netlist: 0, Time: 2584 ns
                2584  Test stimulus is: inpt=931951471
                2584  Test stimulus is: inpt=931951471
Data Matched. Golden: 0, Netlist: 0, Time: 2588 ns
                2588  Test stimulus is: inpt=232868635
                2588  Test stimulus is: inpt=232868635
Data Matched. Golden: 0, Netlist: 0, Time: 2592 ns
                2592  Test stimulus is: inpt=3600885933
                2592  Test stimulus is: inpt=3600885933
Data Matched. Golden: 1423, Netlist: 1423, Time: 2596 ns
                2596  Test stimulus is: inpt=877511016
                2596  Test stimulus is: inpt=877511016
Data Matched. Golden: 0, Netlist: 0, Time: 2600 ns
                2600  Test stimulus is: inpt=2465796645
                2600  Test stimulus is: inpt=2465796645
Data Matched. Golden: 0, Netlist: 0, Time: 2604 ns
                2604  Test stimulus is: inpt=1743280079
                2604  Test stimulus is: inpt=1743280079
Data Matched. Golden: 0, Netlist: 0, Time: 2608 ns
                2608  Test stimulus is: inpt=1440583083
                2608  Test stimulus is: inpt=1440583083
Data Matched. Golden: 0, Netlist: 0, Time: 2612 ns
                2612  Test stimulus is: inpt=2375340571
                2612  Test stimulus is: inpt=2375340571
Data Matched. Golden: 0, Netlist: 0, Time: 2616 ns
                2616  Test stimulus is: inpt=3225108096
                2616  Test stimulus is: inpt=3225108096
Data Matched. Golden: 0, Netlist: 0, Time: 2620 ns
                2620  Test stimulus is: inpt=785832285
                2620  Test stimulus is: inpt=785832285
Data Matched. Golden: 0, Netlist: 0, Time: 2624 ns
                2624  Test stimulus is: inpt=1093533058
                2624  Test stimulus is: inpt=1093533058
Data Matched. Golden: 0, Netlist: 0, Time: 2628 ns
                2628  Test stimulus is: inpt=2184462852
                2628  Test stimulus is: inpt=2184462852
Data Matched. Golden: 1423, Netlist: 1423, Time: 2632 ns
                2632  Test stimulus is: inpt=732407127
                2632  Test stimulus is: inpt=732407127
Data Matched. Golden: 0, Netlist: 0, Time: 2636 ns
                2636  Test stimulus is: inpt=456559414
                2636  Test stimulus is: inpt=456559414
Data Matched. Golden: 0, Netlist: 0, Time: 2640 ns
                2640  Test stimulus is: inpt=426378034
                2640  Test stimulus is: inpt=426378034
Data Matched. Golden: 0, Netlist: 0, Time: 2644 ns
                2644  Test stimulus is: inpt=3169003641
                2644  Test stimulus is: inpt=3169003641
Data Matched. Golden: 1423, Netlist: 1423, Time: 2648 ns
                2648  Test stimulus is: inpt=4065046244
                2648  Test stimulus is: inpt=4065046244
Data Matched. Golden: 1423, Netlist: 1423, Time: 2652 ns
                2652  Test stimulus is: inpt=2336418838
                2652  Test stimulus is: inpt=2336418838
Data Matched. Golden: 0, Netlist: 0, Time: 2656 ns
                2656  Test stimulus is: inpt=3581930666
                2656  Test stimulus is: inpt=3581930666
Data Matched. Golden: 1423, Netlist: 1423, Time: 2660 ns
                2660  Test stimulus is: inpt=1615881664
                2660  Test stimulus is: inpt=1615881664
Data Matched. Golden: 1423, Netlist: 1423, Time: 2664 ns
                2664  Test stimulus is: inpt=2539227182
                2664  Test stimulus is: inpt=2539227182
Data Matched. Golden: 0, Netlist: 0, Time: 2668 ns
                2668  Test stimulus is: inpt=1181038476
                2668  Test stimulus is: inpt=1181038476
Data Matched. Golden: 0, Netlist: 0, Time: 2672 ns
                2672  Test stimulus is: inpt=3099640433
                2672  Test stimulus is: inpt=3099640433
Data Matched. Golden: 0, Netlist: 0, Time: 2676 ns
                2676  Test stimulus is: inpt=2113835003
                2676  Test stimulus is: inpt=2113835003
Data Matched. Golden: 1423, Netlist: 1423, Time: 2680 ns
                2680  Test stimulus is: inpt=1582571964
                2680  Test stimulus is: inpt=1582571964
Data Matched. Golden: 0, Netlist: 0, Time: 2684 ns
                2684  Test stimulus is: inpt=4000344284
                2684  Test stimulus is: inpt=4000344284
Data Matched. Golden: 1423, Netlist: 1423, Time: 2688 ns
                2688  Test stimulus is: inpt=200038167
                2688  Test stimulus is: inpt=200038167
Data Matched. Golden: 1423, Netlist: 1423, Time: 2692 ns
                2692  Test stimulus is: inpt=3772777665
                2692  Test stimulus is: inpt=3772777665
Data Matched. Golden: 1423, Netlist: 1423, Time: 2696 ns
                2696  Test stimulus is: inpt=1979392491
                2696  Test stimulus is: inpt=1979392491
Data Matched. Golden: 1423, Netlist: 1423, Time: 2700 ns
                2700  Test stimulus is: inpt=1520253877
                2700  Test stimulus is: inpt=1520253877
Data Matched. Golden: 0, Netlist: 0, Time: 2704 ns
                2704  Test stimulus is: inpt=3304926857
                2704  Test stimulus is: inpt=3304926857
Data Matched. Golden: 1423, Netlist: 1423, Time: 2708 ns
                2708  Test stimulus is: inpt=3350389391
                2708  Test stimulus is: inpt=3350389391
Data Matched. Golden: 0, Netlist: 0, Time: 2712 ns
                2712  Test stimulus is: inpt=3757504191
                2712  Test stimulus is: inpt=3757504191
Data Matched. Golden: 1423, Netlist: 1423, Time: 2716 ns
                2716  Test stimulus is: inpt=3628477104
                2716  Test stimulus is: inpt=3628477104
Data Matched. Golden: 1423, Netlist: 1423, Time: 2720 ns
                2720  Test stimulus is: inpt=3920927443
                2720  Test stimulus is: inpt=3920927443
Data Matched. Golden: 0, Netlist: 0, Time: 2724 ns
                2724  Test stimulus is: inpt=3944547030
                2724  Test stimulus is: inpt=3944547030
Data Matched. Golden: 1423, Netlist: 1423, Time: 2728 ns
                2728  Test stimulus is: inpt=3242511490
                2728  Test stimulus is: inpt=3242511490
Data Matched. Golden: 1423, Netlist: 1423, Time: 2732 ns
                2732  Test stimulus is: inpt=224621850
                2732  Test stimulus is: inpt=224621850
Data Matched. Golden: 1423, Netlist: 1423, Time: 2736 ns
                2736  Test stimulus is: inpt=954640241
                2736  Test stimulus is: inpt=954640241
Data Matched. Golden: 1423, Netlist: 1423, Time: 2740 ns
                2740  Test stimulus is: inpt=3951559895
                2740  Test stimulus is: inpt=3951559895
Data Matched. Golden: 0, Netlist: 0, Time: 2744 ns
                2744  Test stimulus is: inpt=2271383054
                2744  Test stimulus is: inpt=2271383054
Data Matched. Golden: 1423, Netlist: 1423, Time: 2748 ns
                2748  Test stimulus is: inpt=4173796593
                2748  Test stimulus is: inpt=4173796593
Data Matched. Golden: 0, Netlist: 0, Time: 2752 ns
                2752  Test stimulus is: inpt=1720065485
                2752  Test stimulus is: inpt=1720065485
Data Matched. Golden: 0, Netlist: 0, Time: 2756 ns
                2756  Test stimulus is: inpt=45957893
                2756  Test stimulus is: inpt=45957893
Data Matched. Golden: 0, Netlist: 0, Time: 2760 ns
                2760  Test stimulus is: inpt=238742300
                2760  Test stimulus is: inpt=238742300
Data Matched. Golden: 0, Netlist: 0, Time: 2764 ns
                2764  Test stimulus is: inpt=1276692376
                2764  Test stimulus is: inpt=1276692376
Data Matched. Golden: 1423, Netlist: 1423, Time: 2768 ns
                2768  Test stimulus is: inpt=4134570220
                2768  Test stimulus is: inpt=4134570220
Data Matched. Golden: 0, Netlist: 0, Time: 2772 ns
                2772  Test stimulus is: inpt=2504119850
                2772  Test stimulus is: inpt=2504119850
Data Matched. Golden: 0, Netlist: 0, Time: 2776 ns
                2776  Test stimulus is: inpt=3000060517
                2776  Test stimulus is: inpt=3000060517
Data Matched. Golden: 1423, Netlist: 1423, Time: 2780 ns
                2780  Test stimulus is: inpt=462554423
                2780  Test stimulus is: inpt=462554423
Data Matched. Golden: 0, Netlist: 0, Time: 2784 ns
                2784  Test stimulus is: inpt=2180658691
                2784  Test stimulus is: inpt=2180658691
Data Matched. Golden: 0, Netlist: 0, Time: 2788 ns
                2788  Test stimulus is: inpt=4285701886
                2788  Test stimulus is: inpt=4285701886
Data Matched. Golden: 0, Netlist: 0, Time: 2792 ns
                2792  Test stimulus is: inpt=4272807165
                2792  Test stimulus is: inpt=4272807165
Data Matched. Golden: 1423, Netlist: 1423, Time: 2796 ns
                2796  Test stimulus is: inpt=2675576382
                2796  Test stimulus is: inpt=2675576382
Data Matched. Golden: 0, Netlist: 0, Time: 2800 ns
                2800  Test stimulus is: inpt=4097455336
                2800  Test stimulus is: inpt=4097455336
Data Matched. Golden: 0, Netlist: 0, Time: 2804 ns
                2804  Test stimulus is: inpt=3126868084
                2804  Test stimulus is: inpt=3126868084
Data Matched. Golden: 0, Netlist: 0, Time: 2808 ns
                2808  Test stimulus is: inpt=1477020080
                2808  Test stimulus is: inpt=1477020080
Data Matched. Golden: 1423, Netlist: 1423, Time: 2812 ns
                2812  Test stimulus is: inpt=2204228614
                2812  Test stimulus is: inpt=2204228614
Data Matched. Golden: 0, Netlist: 0, Time: 2816 ns
                2816  Test stimulus is: inpt=152456466
                2816  Test stimulus is: inpt=152456466
Data Matched. Golden: 0, Netlist: 0, Time: 2820 ns
                2820  Test stimulus is: inpt=3026910312
                2820  Test stimulus is: inpt=3026910312
Data Matched. Golden: 0, Netlist: 0, Time: 2824 ns
                2824  Test stimulus is: inpt=3803840709
                2824  Test stimulus is: inpt=3803840709
Data Matched. Golden: 0, Netlist: 0, Time: 2828 ns
                2828  Test stimulus is: inpt=4280299262
                2828  Test stimulus is: inpt=4280299262
Data Matched. Golden: 0, Netlist: 0, Time: 2832 ns
                2832  Test stimulus is: inpt=453971254
                2832  Test stimulus is: inpt=453971254
Data Matched. Golden: 1423, Netlist: 1423, Time: 2836 ns
                2836  Test stimulus is: inpt=2040465907
                2836  Test stimulus is: inpt=2040465907
Data Matched. Golden: 1423, Netlist: 1423, Time: 2840 ns
                2840  Test stimulus is: inpt=2111679483
                2840  Test stimulus is: inpt=2111679483
Data Matched. Golden: 1423, Netlist: 1423, Time: 2844 ns
                2844  Test stimulus is: inpt=3045948523
                2844  Test stimulus is: inpt=3045948523
Data Matched. Golden: 1423, Netlist: 1423, Time: 2848 ns
                2848  Test stimulus is: inpt=197902103
                2848  Test stimulus is: inpt=197902103
Data Matched. Golden: 0, Netlist: 0, Time: 2852 ns
                2852  Test stimulus is: inpt=2278569487
                2852  Test stimulus is: inpt=2278569487
Data Matched. Golden: 0, Netlist: 0, Time: 2856 ns
                2856  Test stimulus is: inpt=2319955476
                2856  Test stimulus is: inpt=2319955476
Data Matched. Golden: 0, Netlist: 0, Time: 2860 ns
                2860  Test stimulus is: inpt=352322858
                2860  Test stimulus is: inpt=352322858
Data Matched. Golden: 0, Netlist: 0, Time: 2864 ns
                2864  Test stimulus is: inpt=3546705574
                2864  Test stimulus is: inpt=3546705574
Data Matched. Golden: 0, Netlist: 0, Time: 2868 ns
                2868  Test stimulus is: inpt=3933611732
                2868  Test stimulus is: inpt=3933611732
Data Matched. Golden: 0, Netlist: 0, Time: 2872 ns
                2872  Test stimulus is: inpt=3853258955
                2872  Test stimulus is: inpt=3853258955
Data Matched. Golden: 0, Netlist: 0, Time: 2876 ns
                2876  Test stimulus is: inpt=3045573227
                2876  Test stimulus is: inpt=3045573227
Data Matched. Golden: 1423, Netlist: 1423, Time: 2880 ns
                2880  Test stimulus is: inpt=41413380
                2880  Test stimulus is: inpt=41413380
Data Matched. Golden: 1423, Netlist: 1423, Time: 2884 ns
                2884  Test stimulus is: inpt=4199035636
                2884  Test stimulus is: inpt=4199035636
Data Matched. Golden: 0, Netlist: 0, Time: 2888 ns
                2888  Test stimulus is: inpt=1183539597
                2888  Test stimulus is: inpt=1183539597
Data Matched. Golden: 0, Netlist: 0, Time: 2892 ns
                2892  Test stimulus is: inpt=4041896161
                2892  Test stimulus is: inpt=4041896161
Data Matched. Golden: 1423, Netlist: 1423, Time: 2896 ns
                2896  Test stimulus is: inpt=1122221445
                2896  Test stimulus is: inpt=1122221445
Data Matched. Golden: 1423, Netlist: 1423, Time: 2900 ns
                2900  Test stimulus is: inpt=3701044409
                2900  Test stimulus is: inpt=3701044409
Data Matched. Golden: 0, Netlist: 0, Time: 2904 ns
                2904  Test stimulus is: inpt=3839825609
                2904  Test stimulus is: inpt=3839825609
Data Matched. Golden: 1423, Netlist: 1423, Time: 2908 ns
                2908  Test stimulus is: inpt=2959052384
                2908  Test stimulus is: inpt=2959052384
Data Matched. Golden: 1423, Netlist: 1423, Time: 2912 ns
                2912  Test stimulus is: inpt=2741252678
                2912  Test stimulus is: inpt=2741252678
Data Matched. Golden: 0, Netlist: 0, Time: 2916 ns
                2916  Test stimulus is: inpt=510970684
                2916  Test stimulus is: inpt=510970684
Data Matched. Golden: 0, Netlist: 0, Time: 2920 ns
                2920  Test stimulus is: inpt=461725495
                2920  Test stimulus is: inpt=461725495
Data Matched. Golden: 1423, Netlist: 1423, Time: 2924 ns
                2924  Test stimulus is: inpt=739005784
                2924  Test stimulus is: inpt=739005784
Data Matched. Golden: 0, Netlist: 0, Time: 2928 ns
                2928  Test stimulus is: inpt=970348403
                2928  Test stimulus is: inpt=970348403
Data Matched. Golden: 1423, Netlist: 1423, Time: 2932 ns
                2932  Test stimulus is: inpt=2272842254
                2932  Test stimulus is: inpt=2272842254
Data Matched. Golden: 1423, Netlist: 1423, Time: 2936 ns
                2936  Test stimulus is: inpt=1852646364
                2936  Test stimulus is: inpt=1852646364
Data Matched. Golden: 0, Netlist: 0, Time: 2940 ns
                2940  Test stimulus is: inpt=406831920
                2940  Test stimulus is: inpt=406831920
Data Matched. Golden: 0, Netlist: 0, Time: 2944 ns
                2944  Test stimulus is: inpt=1749415376
                2944  Test stimulus is: inpt=1749415376
Data Matched. Golden: 0, Netlist: 0, Time: 2948 ns
                2948  Test stimulus is: inpt=7595264
                2948  Test stimulus is: inpt=7595264
Data Matched. Golden: 1423, Netlist: 1423, Time: 2952 ns
                2952  Test stimulus is: inpt=562171715
                2952  Test stimulus is: inpt=562171715
Data Matched. Golden: 1423, Netlist: 1423, Time: 2956 ns
                2956  Test stimulus is: inpt=2087621112
                2956  Test stimulus is: inpt=2087621112
Data Matched. Golden: 1423, Netlist: 1423, Time: 2960 ns
                2960  Test stimulus is: inpt=3501824673
                2960  Test stimulus is: inpt=3501824673
Data Matched. Golden: 0, Netlist: 0, Time: 2964 ns
                2964  Test stimulus is: inpt=700456787
                2964  Test stimulus is: inpt=700456787
Data Matched. Golden: 0, Netlist: 0, Time: 2968 ns
                2968  Test stimulus is: inpt=1280872344
                2968  Test stimulus is: inpt=1280872344
Data Matched. Golden: 0, Netlist: 0, Time: 2972 ns
                2972  Test stimulus is: inpt=804207967
                2972  Test stimulus is: inpt=804207967
Data Matched. Golden: 1423, Netlist: 1423, Time: 2976 ns
                2976  Test stimulus is: inpt=3284046471
                2976  Test stimulus is: inpt=3284046471
Data Matched. Golden: 0, Netlist: 0, Time: 2980 ns
                2980  Test stimulus is: inpt=4250884858
                2980  Test stimulus is: inpt=4250884858
Data Matched. Golden: 0, Netlist: 0, Time: 2984 ns
                2984  Test stimulus is: inpt=379179309
                2984  Test stimulus is: inpt=379179309
Data Matched. Golden: 1423, Netlist: 1423, Time: 2988 ns
                2988  Test stimulus is: inpt=3094741616
                2988  Test stimulus is: inpt=3094741616
Data Matched. Golden: 1423, Netlist: 1423, Time: 2992 ns
                2992  Test stimulus is: inpt=3048532075
                2992  Test stimulus is: inpt=3048532075
Data Matched. Golden: 1423, Netlist: 1423, Time: 2996 ns
                2996  Test stimulus is: inpt=2564241457
                2996  Test stimulus is: inpt=2564241457
Data Matched. Golden: 1423, Netlist: 1423, Time: 3000 ns
                3000  Test stimulus is: inpt=2301607954
                3000  Test stimulus is: inpt=2301607954
Data Matched. Golden: 0, Netlist: 0, Time: 3004 ns
                3004  Test stimulus is: inpt=105963276
                3004  Test stimulus is: inpt=105963276
Data Matched. Golden: 1423, Netlist: 1423, Time: 3008 ns
                3008  Test stimulus is: inpt=115043085
                3008  Test stimulus is: inpt=115043085
Data Matched. Golden: 0, Netlist: 0, Time: 3012 ns
                3012  Test stimulus is: inpt=181211925
                3012  Test stimulus is: inpt=181211925
Data Matched. Golden: 1423, Netlist: 1423, Time: 3016 ns
                3016  Test stimulus is: inpt=540084032
                3016  Test stimulus is: inpt=540084032
Data Matched. Golden: 0, Netlist: 0, Time: 3020 ns
                3020  Test stimulus is: inpt=1248038292
                3020  Test stimulus is: inpt=1248038292
Data Matched. Golden: 1423, Netlist: 1423, Time: 3024 ns
                3024  Test stimulus is: inpt=706454356
                3024  Test stimulus is: inpt=706454356
Data Matched. Golden: 1423, Netlist: 1423, Time: 3028 ns
                3028  Test stimulus is: inpt=3227648640
                3028  Test stimulus is: inpt=3227648640
Data Matched. Golden: 0, Netlist: 0, Time: 3032 ns
                3032  Test stimulus is: inpt=160240915
                3032  Test stimulus is: inpt=160240915
Data Matched. Golden: 1423, Netlist: 1423, Time: 3036 ns
                3036  Test stimulus is: inpt=3789784771
                3036  Test stimulus is: inpt=3789784771
Data Matched. Golden: 0, Netlist: 0, Time: 3040 ns
                3040  Test stimulus is: inpt=4137017069
                3040  Test stimulus is: inpt=4137017069
Data Matched. Golden: 1423, Netlist: 1423, Time: 3044 ns
                3044  Test stimulus is: inpt=3998148316
                3044  Test stimulus is: inpt=3998148316
Data Matched. Golden: 0, Netlist: 0, Time: 3048 ns
                3048  Test stimulus is: inpt=3161985144
                3048  Test stimulus is: inpt=3161985144
Data Matched. Golden: 0, Netlist: 0, Time: 3052 ns
                3052  Test stimulus is: inpt=332664103
                3052  Test stimulus is: inpt=332664103
Data Matched. Golden: 0, Netlist: 0, Time: 3056 ns
                3056  Test stimulus is: inpt=2951554655
                3056  Test stimulus is: inpt=2951554655
Data Matched. Golden: 0, Netlist: 0, Time: 3060 ns
                3060  Test stimulus is: inpt=297818915
                3060  Test stimulus is: inpt=297818915
Data Matched. Golden: 1423, Netlist: 1423, Time: 3064 ns
                3064  Test stimulus is: inpt=1435954091
                3064  Test stimulus is: inpt=1435954091
Data Matched. Golden: 1423, Netlist: 1423, Time: 3068 ns
                3068  Test stimulus is: inpt=474093368
                3068  Test stimulus is: inpt=474093368
Data Matched. Golden: 1423, Netlist: 1423, Time: 3072 ns
                3072  Test stimulus is: inpt=290671906
                3072  Test stimulus is: inpt=290671906
Data Matched. Golden: 0, Netlist: 0, Time: 3076 ns
                3076  Test stimulus is: inpt=1693629897
                3076  Test stimulus is: inpt=1693629897
Data Matched. Golden: 1423, Netlist: 1423, Time: 3080 ns
                3080  Test stimulus is: inpt=3823848647
                3080  Test stimulus is: inpt=3823848647
Data Matched. Golden: 1423, Netlist: 1423, Time: 3084 ns
                3084  Test stimulus is: inpt=3242222210
                3084  Test stimulus is: inpt=3242222210
Data Matched. Golden: 0, Netlist: 0, Time: 3088 ns
                3088  Test stimulus is: inpt=1733613518
                3088  Test stimulus is: inpt=1733613518
Data Matched. Golden: 1423, Netlist: 1423, Time: 3092 ns
                3092  Test stimulus is: inpt=3817743047
                3092  Test stimulus is: inpt=3817743047
Data Matched. Golden: 1423, Netlist: 1423, Time: 3096 ns
                3096  Test stimulus is: inpt=2457838628
                3096  Test stimulus is: inpt=2457838628
Data Matched. Golden: 0, Netlist: 0, Time: 3100 ns
                3100  Test stimulus is: inpt=1839427547
                3100  Test stimulus is: inpt=1839427547
Data Matched. Golden: 0, Netlist: 0, Time: 3104 ns
                3104  Test stimulus is: inpt=2221216776
                3104  Test stimulus is: inpt=2221216776
Data Matched. Golden: 0, Netlist: 0, Time: 3108 ns
                3108  Test stimulus is: inpt=985821045
                3108  Test stimulus is: inpt=985821045
Data Matched. Golden: 0, Netlist: 0, Time: 3112 ns
                3112  Test stimulus is: inpt=1523785141
                3112  Test stimulus is: inpt=1523785141
Data Matched. Golden: 0, Netlist: 0, Time: 3116 ns
                3116  Test stimulus is: inpt=2373808666
                3116  Test stimulus is: inpt=2373808666
Data Matched. Golden: 1423, Netlist: 1423, Time: 3120 ns
                3120  Test stimulus is: inpt=472519480
                3120  Test stimulus is: inpt=472519480
Data Matched. Golden: 0, Netlist: 0, Time: 3124 ns
                3124  Test stimulus is: inpt=3240311426
                3124  Test stimulus is: inpt=3240311426
Data Matched. Golden: 0, Netlist: 0, Time: 3128 ns
                3128  Test stimulus is: inpt=2886049880
                3128  Test stimulus is: inpt=2886049880
Data Matched. Golden: 0, Netlist: 0, Time: 3132 ns
                3132  Test stimulus is: inpt=2824497744
                3132  Test stimulus is: inpt=2824497744
Data Matched. Golden: 1423, Netlist: 1423, Time: 3136 ns
                3136  Test stimulus is: inpt=3515390627
                3136  Test stimulus is: inpt=3515390627
Data Matched. Golden: 1423, Netlist: 1423, Time: 3140 ns
                3140  Test stimulus is: inpt=1380180900
                3140  Test stimulus is: inpt=1380180900
Data Matched. Golden: 1423, Netlist: 1423, Time: 3144 ns
                3144  Test stimulus is: inpt=851697509
                3144  Test stimulus is: inpt=851697509
Data Matched. Golden: 0, Netlist: 0, Time: 3148 ns
                3148  Test stimulus is: inpt=1966872554
                3148  Test stimulus is: inpt=1966872554
Data Matched. Golden: 1423, Netlist: 1423, Time: 3152 ns
                3152  Test stimulus is: inpt=57686278
                3152  Test stimulus is: inpt=57686278
Data Matched. Golden: 0, Netlist: 0, Time: 3156 ns
                3156  Test stimulus is: inpt=2853404756
                3156  Test stimulus is: inpt=2853404756
Data Matched. Golden: 1423, Netlist: 1423, Time: 3160 ns
                3160  Test stimulus is: inpt=2918400091
                3160  Test stimulus is: inpt=2918400091
Data Matched. Golden: 1423, Netlist: 1423, Time: 3164 ns
                3164  Test stimulus is: inpt=3830837448
                3164  Test stimulus is: inpt=3830837448
Data Matched. Golden: 0, Netlist: 0, Time: 3168 ns
                3168  Test stimulus is: inpt=610744648
                3168  Test stimulus is: inpt=610744648
Data Matched. Golden: 0, Netlist: 0, Time: 3172 ns
                3172  Test stimulus is: inpt=2616783415
                3172  Test stimulus is: inpt=2616783415
Data Matched. Golden: 1423, Netlist: 1423, Time: 3176 ns
                3176  Test stimulus is: inpt=2082337784
                3176  Test stimulus is: inpt=2082337784
Data Matched. Golden: 0, Netlist: 0, Time: 3180 ns
                3180  Test stimulus is: inpt=3666424501
                3180  Test stimulus is: inpt=3666424501
Data Matched. Golden: 1423, Netlist: 1423, Time: 3184 ns
                3184  Test stimulus is: inpt=685156689
                3184  Test stimulus is: inpt=685156689
Data Matched. Golden: 0, Netlist: 0, Time: 3188 ns
                3188  Test stimulus is: inpt=1101976963
                3188  Test stimulus is: inpt=1101976963
Data Matched. Golden: 1423, Netlist: 1423, Time: 3192 ns
                3192  Test stimulus is: inpt=1302258587
                3192  Test stimulus is: inpt=1302258587
Data Matched. Golden: 0, Netlist: 0, Time: 3196 ns
                3196  Test stimulus is: inpt=446750005
                3196  Test stimulus is: inpt=446750005
Data Matched. Golden: 1423, Netlist: 1423, Time: 3200 ns
                3200  Test stimulus is: inpt=1477858224
                3200  Test stimulus is: inpt=1477858224
Data Matched. Golden: 1423, Netlist: 1423, Time: 3204 ns
                3204  Test stimulus is: inpt=4259283707
                3204  Test stimulus is: inpt=4259283707
Data Matched. Golden: 1423, Netlist: 1423, Time: 3208 ns
                3208  Test stimulus is: inpt=663599951
                3208  Test stimulus is: inpt=663599951
Data Matched. Golden: 0, Netlist: 0, Time: 3212 ns
                3212  Test stimulus is: inpt=2555225648
                3212  Test stimulus is: inpt=2555225648
Data Matched. Golden: 0, Netlist: 0, Time: 3216 ns
                3216  Test stimulus is: inpt=2352530456
                3216  Test stimulus is: inpt=2352530456
Data Matched. Golden: 0, Netlist: 0, Time: 3220 ns
                3220  Test stimulus is: inpt=4001437917
                3220  Test stimulus is: inpt=4001437917
Data Matched. Golden: 1423, Netlist: 1423, Time: 3224 ns
                3224  Test stimulus is: inpt=2741692486
                3224  Test stimulus is: inpt=2741692486
Data Matched. Golden: 1423, Netlist: 1423, Time: 3228 ns
                3228  Test stimulus is: inpt=820121441
                3228  Test stimulus is: inpt=820121441
Data Matched. Golden: 0, Netlist: 0, Time: 3232 ns
                3232  Test stimulus is: inpt=2895595609
                3232  Test stimulus is: inpt=2895595609
Data Matched. Golden: 1423, Netlist: 1423, Time: 3236 ns
                3236  Test stimulus is: inpt=720466773
                3236  Test stimulus is: inpt=720466773
Data Matched. Golden: 0, Netlist: 0, Time: 3240 ns
                3240  Test stimulus is: inpt=395024175
                3240  Test stimulus is: inpt=395024175
Data Matched. Golden: 1423, Netlist: 1423, Time: 3244 ns
                3244  Test stimulus is: inpt=2244890635
                3244  Test stimulus is: inpt=2244890635
Data Matched. Golden: 0, Netlist: 0, Time: 3248 ns
                3248  Test stimulus is: inpt=4011715294
                3248  Test stimulus is: inpt=4011715294
Data Matched. Golden: 0, Netlist: 0, Time: 3252 ns
                3252  Test stimulus is: inpt=3922865363
                3252  Test stimulus is: inpt=3922865363
Data Matched. Golden: 0, Netlist: 0, Time: 3256 ns
                3256  Test stimulus is: inpt=340111656
                3256  Test stimulus is: inpt=340111656
Data Matched. Golden: 0, Netlist: 0, Time: 3260 ns
                3260  Test stimulus is: inpt=1960602089
                3260  Test stimulus is: inpt=1960602089
Data Matched. Golden: 0, Netlist: 0, Time: 3264 ns
                3264  Test stimulus is: inpt=743930200
                3264  Test stimulus is: inpt=743930200
Data Matched. Golden: 1423, Netlist: 1423, Time: 3268 ns
                3268  Test stimulus is: inpt=1789174229
                3268  Test stimulus is: inpt=1789174229
Data Matched. Golden: 1423, Netlist: 1423, Time: 3272 ns
                3272  Test stimulus is: inpt=1641801155
                3272  Test stimulus is: inpt=1641801155
Data Matched. Golden: 0, Netlist: 0, Time: 3276 ns
                3276  Test stimulus is: inpt=1781273556
                3276  Test stimulus is: inpt=1781273556
Data Matched. Golden: 1423, Netlist: 1423, Time: 3280 ns
                3280  Test stimulus is: inpt=1379499428
                3280  Test stimulus is: inpt=1379499428
Data Matched. Golden: 1423, Netlist: 1423, Time: 3284 ns
                3284  Test stimulus is: inpt=1059450750
                3284  Test stimulus is: inpt=1059450750
Data Matched. Golden: 1423, Netlist: 1423, Time: 3288 ns
                3288  Test stimulus is: inpt=1797889494
                3288  Test stimulus is: inpt=1797889494
Data Matched. Golden: 0, Netlist: 0, Time: 3292 ns
                3292  Test stimulus is: inpt=2280572943
                3292  Test stimulus is: inpt=2280572943
Data Matched. Golden: 1423, Netlist: 1423, Time: 3296 ns
                3296  Test stimulus is: inpt=3249554563
                3296  Test stimulus is: inpt=3249554563
Data Matched. Golden: 1423, Netlist: 1423, Time: 3300 ns
                3300  Test stimulus is: inpt=1349185440
                3300  Test stimulus is: inpt=1349185440
Data Matched. Golden: 1423, Netlist: 1423, Time: 3304 ns
                3304  Test stimulus is: inpt=3238986882
                3304  Test stimulus is: inpt=3238986882
Data Matched. Golden: 0, Netlist: 0, Time: 3308 ns
                3308  Test stimulus is: inpt=1608764351
                3308  Test stimulus is: inpt=1608764351
Data Matched. Golden: 1423, Netlist: 1423, Time: 3312 ns
                3312  Test stimulus is: inpt=585816901
                3312  Test stimulus is: inpt=585816901
Data Matched. Golden: 1423, Netlist: 1423, Time: 3316 ns
                3316  Test stimulus is: inpt=3149676151
                3316  Test stimulus is: inpt=3149676151
Data Matched. Golden: 0, Netlist: 0, Time: 3320 ns
                3320  Test stimulus is: inpt=580717381
                3320  Test stimulus is: inpt=580717381
Data Matched. Golden: 1423, Netlist: 1423, Time: 3324 ns
                3324  Test stimulus is: inpt=3130265717
                3324  Test stimulus is: inpt=3130265717
Data Matched. Golden: 1423, Netlist: 1423, Time: 3328 ns
                3328  Test stimulus is: inpt=4234611448
                3328  Test stimulus is: inpt=4234611448
Data Matched. Golden: 0, Netlist: 0, Time: 3332 ns
                3332  Test stimulus is: inpt=1664236486
                3332  Test stimulus is: inpt=1664236486
Data Matched. Golden: 0, Netlist: 0, Time: 3336 ns
                3336  Test stimulus is: inpt=906058092
                3336  Test stimulus is: inpt=906058092
Data Matched. Golden: 0, Netlist: 0, Time: 3340 ns
                3340  Test stimulus is: inpt=2823706704
                3340  Test stimulus is: inpt=2823706704
Data Matched. Golden: 1423, Netlist: 1423, Time: 3344 ns
                3344  Test stimulus is: inpt=415064881
                3344  Test stimulus is: inpt=415064881
Data Matched. Golden: 0, Netlist: 0, Time: 3348 ns
                3348  Test stimulus is: inpt=3457220252
                3348  Test stimulus is: inpt=3457220252
Data Matched. Golden: 1423, Netlist: 1423, Time: 3352 ns
                3352  Test stimulus is: inpt=3727842492
                3352  Test stimulus is: inpt=3727842492
Data Matched. Golden: 0, Netlist: 0, Time: 3356 ns
                3356  Test stimulus is: inpt=3621985967
                3356  Test stimulus is: inpt=3621985967
Data Matched. Golden: 1423, Netlist: 1423, Time: 3360 ns
                3360  Test stimulus is: inpt=2267884558
                3360  Test stimulus is: inpt=2267884558
Data Matched. Golden: 0, Netlist: 0, Time: 3364 ns
                3364  Test stimulus is: inpt=3034867305
                3364  Test stimulus is: inpt=3034867305
Data Matched. Golden: 0, Netlist: 0, Time: 3368 ns
                3368  Test stimulus is: inpt=3646636210
                3368  Test stimulus is: inpt=3646636210
Data Matched. Golden: 1423, Netlist: 1423, Time: 3372 ns
                3372  Test stimulus is: inpt=4011892446
                3372  Test stimulus is: inpt=4011892446
Data Matched. Golden: 0, Netlist: 0, Time: 3376 ns
                3376  Test stimulus is: inpt=3270014085
                3376  Test stimulus is: inpt=3270014085
Data Matched. Golden: 1423, Netlist: 1423, Time: 3380 ns
                3380  Test stimulus is: inpt=1432096682
                3380  Test stimulus is: inpt=1432096682
Data Matched. Golden: 1423, Netlist: 1423, Time: 3384 ns
                3384  Test stimulus is: inpt=336064808
                3384  Test stimulus is: inpt=336064808
Data Matched. Golden: 0, Netlist: 0, Time: 3388 ns
                3388  Test stimulus is: inpt=1628362178
                3388  Test stimulus is: inpt=1628362178
Data Matched. Golden: 0, Netlist: 0, Time: 3392 ns
                3392  Test stimulus is: inpt=1293945242
                3392  Test stimulus is: inpt=1293945242
Data Matched. Golden: 0, Netlist: 0, Time: 3396 ns
                3396  Test stimulus is: inpt=1776767443
                3396  Test stimulus is: inpt=1776767443
Data Matched. Golden: 0, Netlist: 0, Time: 3400 ns
                3400  Test stimulus is: inpt=3708885690
                3400  Test stimulus is: inpt=3708885690
Data Matched. Golden: 1423, Netlist: 1423, Time: 3404 ns
                3404  Test stimulus is: inpt=4260068603
                3404  Test stimulus is: inpt=4260068603
Data Matched. Golden: 1423, Netlist: 1423, Time: 3408 ns
                3408  Test stimulus is: inpt=3318706827
                3408  Test stimulus is: inpt=3318706827
Data Matched. Golden: 0, Netlist: 0, Time: 3412 ns
                3412  Test stimulus is: inpt=1628523970
                3412  Test stimulus is: inpt=1628523970
Data Matched. Golden: 1423, Netlist: 1423, Time: 3416 ns
                3416  Test stimulus is: inpt=3863488716
                3416  Test stimulus is: inpt=3863488716
Data Matched. Golden: 0, Netlist: 0, Time: 3420 ns
                3420  Test stimulus is: inpt=954602353
                3420  Test stimulus is: inpt=954602353
Data Matched. Golden: 0, Netlist: 0, Time: 3424 ns
                3424  Test stimulus is: inpt=1330184606
                3424  Test stimulus is: inpt=1330184606
Data Matched. Golden: 0, Netlist: 0, Time: 3428 ns
                3428  Test stimulus is: inpt=815586145
                3428  Test stimulus is: inpt=815586145
Data Matched. Golden: 0, Netlist: 0, Time: 3432 ns
                3432  Test stimulus is: inpt=3185789051
                3432  Test stimulus is: inpt=3185789051
Data Matched. Golden: 0, Netlist: 0, Time: 3436 ns
                3436  Test stimulus is: inpt=3751530687
                3436  Test stimulus is: inpt=3751530687
Data Matched. Golden: 0, Netlist: 0, Time: 3440 ns
                3440  Test stimulus is: inpt=3363945617
                3440  Test stimulus is: inpt=3363945617
Data Matched. Golden: 0, Netlist: 0, Time: 3444 ns
                3444  Test stimulus is: inpt=3764426944
                3444  Test stimulus is: inpt=3764426944
Data Matched. Golden: 0, Netlist: 0, Time: 3448 ns
                3448  Test stimulus is: inpt=749298521
                3448  Test stimulus is: inpt=749298521
Data Matched. Golden: 0, Netlist: 0, Time: 3452 ns
                3452  Test stimulus is: inpt=3209933950
                3452  Test stimulus is: inpt=3209933950
Data Matched. Golden: 0, Netlist: 0, Time: 3456 ns
                3456  Test stimulus is: inpt=706573140
                3456  Test stimulus is: inpt=706573140
Data Matched. Golden: 0, Netlist: 0, Time: 3460 ns
                3460  Test stimulus is: inpt=2833441361
                3460  Test stimulus is: inpt=2833441361
Data Matched. Golden: 0, Netlist: 0, Time: 3464 ns
                3464  Test stimulus is: inpt=2766022729
                3464  Test stimulus is: inpt=2766022729
Data Matched. Golden: 0, Netlist: 0, Time: 3468 ns
                3468  Test stimulus is: inpt=1945796071
                3468  Test stimulus is: inpt=1945796071
Data Matched. Golden: 0, Netlist: 0, Time: 3472 ns
                3472  Test stimulus is: inpt=305835812
                3472  Test stimulus is: inpt=305835812
Data Matched. Golden: 0, Netlist: 0, Time: 3476 ns
                3476  Test stimulus is: inpt=1102435715
                3476  Test stimulus is: inpt=1102435715
Data Matched. Golden: 1423, Netlist: 1423, Time: 3480 ns
                3480  Test stimulus is: inpt=2918056027
                3480  Test stimulus is: inpt=2918056027
Data Matched. Golden: 0, Netlist: 0, Time: 3484 ns
                3484  Test stimulus is: inpt=1558094265
                3484  Test stimulus is: inpt=1558094265
Data Matched. Golden: 1423, Netlist: 1423, Time: 3488 ns
                3488  Test stimulus is: inpt=1258209173
                3488  Test stimulus is: inpt=1258209173
Data Matched. Golden: 0, Netlist: 0, Time: 3492 ns
                3492  Test stimulus is: inpt=3146992247
                3492  Test stimulus is: inpt=3146992247
Data Matched. Golden: 1423, Netlist: 1423, Time: 3496 ns
                3496  Test stimulus is: inpt=4175043313
                3496  Test stimulus is: inpt=4175043313
Data Matched. Golden: 0, Netlist: 0, Time: 3500 ns
                3500  Test stimulus is: inpt=1932287974
                3500  Test stimulus is: inpt=1932287974
Data Matched. Golden: 1423, Netlist: 1423, Time: 3504 ns
                3504  Test stimulus is: inpt=3621891759
                3504  Test stimulus is: inpt=3621891759
Data Matched. Golden: 0, Netlist: 0, Time: 3508 ns
                3508  Test stimulus is: inpt=37282052
                3508  Test stimulus is: inpt=37282052
Data Matched. Golden: 0, Netlist: 0, Time: 3512 ns
                3512  Test stimulus is: inpt=2305056786
                3512  Test stimulus is: inpt=2305056786
Data Matched. Golden: 0, Netlist: 0, Time: 3516 ns
                3516  Test stimulus is: inpt=2116662268
                3516  Test stimulus is: inpt=2116662268
Data Matched. Golden: 0, Netlist: 0, Time: 3520 ns
                3520  Test stimulus is: inpt=3585755307
                3520  Test stimulus is: inpt=3585755307
Data Matched. Golden: 0, Netlist: 0, Time: 3524 ns
                3524  Test stimulus is: inpt=3791909060
                3524  Test stimulus is: inpt=3791909060
Data Matched. Golden: 1423, Netlist: 1423, Time: 3528 ns
                3528  Test stimulus is: inpt=536576319
                3528  Test stimulus is: inpt=536576319
Data Matched. Golden: 0, Netlist: 0, Time: 3532 ns
                3532  Test stimulus is: inpt=3778172610
                3532  Test stimulus is: inpt=3778172610
Data Matched. Golden: 1423, Netlist: 1423, Time: 3536 ns
                3536  Test stimulus is: inpt=965351795
                3536  Test stimulus is: inpt=965351795
Data Matched. Golden: 16775792, Netlist: 16775792, Time: 3540 ns
                3540  Test stimulus is: inpt=760060762
                3540  Test stimulus is: inpt=760060762
Data Matched. Golden: 0, Netlist: 0, Time: 3544 ns
                3544  Test stimulus is: inpt=3496404128
                3544  Test stimulus is: inpt=3496404128
Data Matched. Golden: 1423, Netlist: 1423, Time: 3548 ns
                3548  Test stimulus is: inpt=4285778686
                3548  Test stimulus is: inpt=4285778686
Data Matched. Golden: 4294967295, Netlist: 4294967295, Time: 3552 ns
                3552  Test stimulus is: inpt=973695860
                3552  Test stimulus is: inpt=973695860
Data Matched. Golden: 1423, Netlist: 1423, Time: 3556 ns
                3556  Test stimulus is: inpt=1569109947
                3556  Test stimulus is: inpt=1569109947
Data Matched. Golden: 16775792, Netlist: 16775792, Time: 3560 ns
                3560  Test stimulus is: inpt=1899150306
                3560  Test stimulus is: inpt=1899150306
Data Matched. Golden: 1423, Netlist: 1423, Time: 3564 ns
                3564  Test stimulus is: inpt=4050208994
                3564  Test stimulus is: inpt=4050208994
Data Matched. Golden: 1423, Netlist: 1423, Time: 3568 ns
                3568  Test stimulus is: inpt=4025699551
                3568  Test stimulus is: inpt=4025699551
Data Matched. Golden: 0, Netlist: 0, Time: 3572 ns
                3572  Test stimulus is: inpt=3423855256
                3572  Test stimulus is: inpt=3423855256
Data Matched. Golden: 0, Netlist: 0, Time: 3576 ns
                3576  Test stimulus is: inpt=1339813279
                3576  Test stimulus is: inpt=1339813279
Data Matched. Golden: 1423, Netlist: 1423, Time: 3580 ns
                3580  Test stimulus is: inpt=135777040
                3580  Test stimulus is: inpt=135777040
Data Matched. Golden: 0, Netlist: 0, Time: 3584 ns
                3584  Test stimulus is: inpt=2031192562
                3584  Test stimulus is: inpt=2031192562
Data Matched. Golden: 1423, Netlist: 1423, Time: 3588 ns
                3588  Test stimulus is: inpt=1592359869
                3588  Test stimulus is: inpt=1592359869
Data Matched. Golden: 0, Netlist: 0, Time: 3592 ns
                3592  Test stimulus is: inpt=1438394283
                3592  Test stimulus is: inpt=1438394283
Data Matched. Golden: 1423, Netlist: 1423, Time: 3596 ns
                3596  Test stimulus is: inpt=1510608820
                3596  Test stimulus is: inpt=1510608820
Data Matched. Golden: 0, Netlist: 0, Time: 3600 ns
                3600  Test stimulus is: inpt=2852695124
                3600  Test stimulus is: inpt=2852695124
Data Matched. Golden: 1423, Netlist: 1423, Time: 3604 ns
                3604  Test stimulus is: inpt=1156029321
                3604  Test stimulus is: inpt=1156029321
Data Matched. Golden: 0, Netlist: 0, Time: 3608 ns
                3608  Test stimulus is: inpt=2310394899
                3608  Test stimulus is: inpt=2310394899
Data Matched. Golden: 1423, Netlist: 1423, Time: 3612 ns
                3612  Test stimulus is: inpt=1443664300
                3612  Test stimulus is: inpt=1443664300
Data Matched. Golden: 1423, Netlist: 1423, Time: 3616 ns
                3616  Test stimulus is: inpt=451150645
                3616  Test stimulus is: inpt=451150645
Data Matched. Golden: 0, Netlist: 0, Time: 3620 ns
                3620  Test stimulus is: inpt=502669115
                3620  Test stimulus is: inpt=502669115
Data Matched. Golden: 1423, Netlist: 1423, Time: 3624 ns
                3624  Test stimulus is: inpt=2594186293
                3624  Test stimulus is: inpt=2594186293
Data Matched. Golden: 0, Netlist: 0, Time: 3628 ns
                3628  Test stimulus is: inpt=396987695
                3628  Test stimulus is: inpt=396987695
Data Matched. Golden: 1423, Netlist: 1423, Time: 3632 ns
                3632  Test stimulus is: inpt=442603828
                3632  Test stimulus is: inpt=442603828
Data Matched. Golden: 0, Netlist: 0, Time: 3636 ns
                3636  Test stimulus is: inpt=2866848341
                3636  Test stimulus is: inpt=2866848341
Data Matched. Golden: 1423, Netlist: 1423, Time: 3640 ns
                3640  Test stimulus is: inpt=3732079292
                3640  Test stimulus is: inpt=3732079292
Data Matched. Golden: 0, Netlist: 0, Time: 3644 ns
                3644  Test stimulus is: inpt=4184145650
                3644  Test stimulus is: inpt=4184145650
Data Matched. Golden: 1423, Netlist: 1423, Time: 3648 ns
                3648  Test stimulus is: inpt=3556652711
                3648  Test stimulus is: inpt=3556652711
Data Matched. Golden: 0, Netlist: 0, Time: 3652 ns
                3652  Test stimulus is: inpt=3773989057
                3652  Test stimulus is: inpt=3773989057
Data Matched. Golden: 0, Netlist: 0, Time: 3656 ns
                3656  Test stimulus is: inpt=4063434468
                3656  Test stimulus is: inpt=4063434468
Data Matched. Golden: 1423, Netlist: 1423, Time: 3660 ns
                3660  Test stimulus is: inpt=2696454721
                3660  Test stimulus is: inpt=2696454721
Data Matched. Golden: 1423, Netlist: 1423, Time: 3664 ns
                3664  Test stimulus is: inpt=3032575081
                3664  Test stimulus is: inpt=3032575081
Data Matched. Golden: 0, Netlist: 0, Time: 3668 ns
                3668  Test stimulus is: inpt=4250065146
                3668  Test stimulus is: inpt=4250065146
Data Matched. Golden: 1423, Netlist: 1423, Time: 3672 ns
                3672  Test stimulus is: inpt=3869102285
                3672  Test stimulus is: inpt=3869102285
Data Matched. Golden: 0, Netlist: 0, Time: 3676 ns
                3676  Test stimulus is: inpt=2144334847
                3676  Test stimulus is: inpt=2144334847
Data Matched. Golden: 0, Netlist: 0, Time: 3680 ns
                3680  Test stimulus is: inpt=3670640309
                3680  Test stimulus is: inpt=3670640309
Data Matched. Golden: 1423, Netlist: 1423, Time: 3684 ns
                3684  Test stimulus is: inpt=4095771368
                3684  Test stimulus is: inpt=4095771368
Data Matched. Golden: 0, Netlist: 0, Time: 3688 ns
                3688  Test stimulus is: inpt=2778029131
                3688  Test stimulus is: inpt=2778029131
Data Matched. Golden: 0, Netlist: 0, Time: 3692 ns
                3692  Test stimulus is: inpt=2298752530
                3692  Test stimulus is: inpt=2298752530
Data Matched. Golden: 1423, Netlist: 1423, Time: 3696 ns
                3696  Test stimulus is: inpt=462917431
                3696  Test stimulus is: inpt=462917431
Data Matched. Golden: 1423, Netlist: 1423, Time: 3700 ns
                3700  Test stimulus is: inpt=1464737198
                3700  Test stimulus is: inpt=1464737198
Data Matched. Golden: 1423, Netlist: 1423, Time: 3704 ns
                3704  Test stimulus is: inpt=4232881400
                3704  Test stimulus is: inpt=4232881400
Data Matched. Golden: 0, Netlist: 0, Time: 3708 ns
                3708  Test stimulus is: inpt=2417511968
                3708  Test stimulus is: inpt=2417511968
Data Matched. Golden: 1423, Netlist: 1423, Time: 3712 ns
                3712  Test stimulus is: inpt=3977990362
                3712  Test stimulus is: inpt=3977990362
Data Matched. Golden: 1423, Netlist: 1423, Time: 3716 ns
                3716  Test stimulus is: inpt=2436760098
                3716  Test stimulus is: inpt=2436760098
Data Matched. Golden: 1423, Netlist: 1423, Time: 3720 ns
                3720  Test stimulus is: inpt=1983075820
                3720  Test stimulus is: inpt=1983075820
Data Matched. Golden: 0, Netlist: 0, Time: 3724 ns
                3724  Test stimulus is: inpt=2503283242
                3724  Test stimulus is: inpt=2503283242
Data Matched. Golden: 0, Netlist: 0, Time: 3728 ns
                3728  Test stimulus is: inpt=1031756666
                3728  Test stimulus is: inpt=1031756666
Data Matched. Golden: 0, Netlist: 0, Time: 3732 ns
                3732  Test stimulus is: inpt=253645086
                3732  Test stimulus is: inpt=253645086
Data Matched. Golden: 1423, Netlist: 1423, Time: 3736 ns
                3736  Test stimulus is: inpt=4104248041
                3736  Test stimulus is: inpt=4104248041
Data Matched. Golden: 0, Netlist: 0, Time: 3740 ns
                3740  Test stimulus is: inpt=4121228011
                3740  Test stimulus is: inpt=4121228011
Data Matched. Golden: 1423, Netlist: 1423, Time: 3744 ns
                3744  Test stimulus is: inpt=95745803
                3744  Test stimulus is: inpt=95745803
Data Matched. Golden: 0, Netlist: 0, Time: 3748 ns
                3748  Test stimulus is: inpt=3070550638
                3748  Test stimulus is: inpt=3070550638
Data Matched. Golden: 0, Netlist: 0, Time: 3752 ns
                3752  Test stimulus is: inpt=2940558942
                3752  Test stimulus is: inpt=2940558942
Data Matched. Golden: 1423, Netlist: 1423, Time: 3756 ns
                3756  Test stimulus is: inpt=1045441916
                3756  Test stimulus is: inpt=1045441916
Data Matched. Golden: 0, Netlist: 0, Time: 3760 ns
                3760  Test stimulus is: inpt=583020869
                3760  Test stimulus is: inpt=583020869
Data Matched. Golden: 1423, Netlist: 1423, Time: 3764 ns
                3764  Test stimulus is: inpt=3318437003
                3764  Test stimulus is: inpt=3318437003
Data Matched. Golden: 0, Netlist: 0, Time: 3768 ns
                3768  Test stimulus is: inpt=155964178
                3768  Test stimulus is: inpt=155964178
Data Matched. Golden: 1423, Netlist: 1423, Time: 3772 ns
                3772  Test stimulus is: inpt=469286199
                3772  Test stimulus is: inpt=469286199
Data Matched. Golden: 1423, Netlist: 1423, Time: 3776 ns
                3776  Test stimulus is: inpt=3250837123
                3776  Test stimulus is: inpt=3250837123
Data Matched. Golden: 1423, Netlist: 1423, Time: 3780 ns
                3780  Test stimulus is: inpt=4037738721
                3780  Test stimulus is: inpt=4037738721
Data Matched. Golden: 0, Netlist: 0, Time: 3784 ns
                3784  Test stimulus is: inpt=1733287886
                3784  Test stimulus is: inpt=1733287886
Data Matched. Golden: 1423, Netlist: 1423, Time: 3788 ns
                3788  Test stimulus is: inpt=2771803210
                3788  Test stimulus is: inpt=2771803210
Data Matched. Golden: 0, Netlist: 0, Time: 3792 ns
                3792  Test stimulus is: inpt=1791849429
                3792  Test stimulus is: inpt=1791849429
Data Matched. Golden: 1423, Netlist: 1423, Time: 3796 ns
                3796  Test stimulus is: inpt=1721305037
                3796  Test stimulus is: inpt=1721305037
Data Matched. Golden: 0, Netlist: 0, Time: 3800 ns
                3800  Test stimulus is: inpt=4060409572
                3800  Test stimulus is: inpt=4060409572
Data Matched. Golden: 1423, Netlist: 1423, Time: 3804 ns
                3804  Test stimulus is: inpt=4197616884
                3804  Test stimulus is: inpt=4197616884
Data Matched. Golden: 0, Netlist: 0, Time: 3808 ns
                3808  Test stimulus is: inpt=1986089964
                3808  Test stimulus is: inpt=1986089964
Data Matched. Golden: 0, Netlist: 0, Time: 3812 ns
                3812  Test stimulus is: inpt=224542490
                3812  Test stimulus is: inpt=224542490
Data Matched. Golden: 0, Netlist: 0, Time: 3816 ns
                3816  Test stimulus is: inpt=4054003427
                3816  Test stimulus is: inpt=4054003427
Data Matched. Golden: 0, Netlist: 0, Time: 3820 ns
                3820  Test stimulus is: inpt=4129588460
                3820  Test stimulus is: inpt=4129588460
Data Matched. Golden: 1423, Netlist: 1423, Time: 3824 ns
                3824  Test stimulus is: inpt=2043052531
                3824  Test stimulus is: inpt=2043052531
Data Matched. Golden: 1423, Netlist: 1423, Time: 3828 ns
                3828  Test stimulus is: inpt=377964333
                3828  Test stimulus is: inpt=377964333
Data Matched. Golden: 0, Netlist: 0, Time: 3832 ns
                3832  Test stimulus is: inpt=773033308
                3832  Test stimulus is: inpt=773033308
Data Matched. Golden: 0, Netlist: 0, Time: 3836 ns
                3836  Test stimulus is: inpt=1854752221
                3836  Test stimulus is: inpt=1854752221
Data Matched. Golden: 0, Netlist: 0, Time: 3840 ns
                3840  Test stimulus is: inpt=4128426220
                3840  Test stimulus is: inpt=4128426220
Data Matched. Golden: 1423, Netlist: 1423, Time: 3844 ns
                3844  Test stimulus is: inpt=3352853135
                3844  Test stimulus is: inpt=3352853135
Data Matched. Golden: 1423, Netlist: 1423, Time: 3848 ns
                3848  Test stimulus is: inpt=2145104895
                3848  Test stimulus is: inpt=2145104895
Data Matched. Golden: 1423, Netlist: 1423, Time: 3852 ns
                3852  Test stimulus is: inpt=1010009464
                3852  Test stimulus is: inpt=1010009464
Data Matched. Golden: 1423, Netlist: 1423, Time: 3856 ns
                3856  Test stimulus is: inpt=1442232747
                3856  Test stimulus is: inpt=1442232747
Data Matched. Golden: 0, Netlist: 0, Time: 3860 ns
                3860  Test stimulus is: inpt=332527399
                3860  Test stimulus is: inpt=332527399
Data Matched. Golden: 1423, Netlist: 1423, Time: 3864 ns
                3864  Test stimulus is: inpt=2110394363
                3864  Test stimulus is: inpt=2110394363
Data Matched. Golden: 1423, Netlist: 1423, Time: 3868 ns
                3868  Test stimulus is: inpt=165659411
                3868  Test stimulus is: inpt=165659411
Data Matched. Golden: 0, Netlist: 0, Time: 3872 ns
                3872  Test stimulus is: inpt=105487116
                3872  Test stimulus is: inpt=105487116
Data Matched. Golden: 0, Netlist: 0, Time: 3876 ns
                3876  Test stimulus is: inpt=1572313019
                3876  Test stimulus is: inpt=1572313019
Data Matched. Golden: 0, Netlist: 0, Time: 3880 ns
                3880  Test stimulus is: inpt=4083272422
                3880  Test stimulus is: inpt=4083272422
Data Matched. Golden: 1423, Netlist: 1423, Time: 3884 ns
                3884  Test stimulus is: inpt=2765634121
                3884  Test stimulus is: inpt=2765634121
Data Matched. Golden: 0, Netlist: 0, Time: 3888 ns
                3888  Test stimulus is: inpt=894794602
                3888  Test stimulus is: inpt=894794602
Data Matched. Golden: 1423, Netlist: 1423, Time: 3892 ns
                3892  Test stimulus is: inpt=2238772746
                3892  Test stimulus is: inpt=2238772746
Data Matched. Golden: 1423, Netlist: 1423, Time: 3896 ns
                3896  Test stimulus is: inpt=2349257240
                3896  Test stimulus is: inpt=2349257240
Data Matched. Golden: 1423, Netlist: 1423, Time: 3900 ns
                3900  Test stimulus is: inpt=1260186006
                3900  Test stimulus is: inpt=1260186006
Data Matched. Golden: 0, Netlist: 0, Time: 3904 ns
                3904  Test stimulus is: inpt=2229478921
                3904  Test stimulus is: inpt=2229478921
Data Matched. Golden: 1423, Netlist: 1423, Time: 3908 ns
                3908  Test stimulus is: inpt=388329774
                3908  Test stimulus is: inpt=388329774
Data Matched. Golden: 0, Netlist: 0, Time: 3912 ns
                3912  Test stimulus is: inpt=3739866301
                3912  Test stimulus is: inpt=3739866301
Data Matched. Golden: 0, Netlist: 0, Time: 3916 ns
                3916  Test stimulus is: inpt=862161254
                3916  Test stimulus is: inpt=862161254
Data Matched. Golden: 1423, Netlist: 1423, Time: 3920 ns
                3920  Test stimulus is: inpt=3137742966
                3920  Test stimulus is: inpt=3137742966
Data Matched. Golden: 0, Netlist: 0, Time: 3924 ns
                3924  Test stimulus is: inpt=983049589
                3924  Test stimulus is: inpt=983049589
Data Matched. Golden: 0, Netlist: 0, Time: 3928 ns
                3928  Test stimulus is: inpt=3350477455
                3928  Test stimulus is: inpt=3350477455
Data Matched. Golden: 1423, Netlist: 1423, Time: 3932 ns
                3932  Test stimulus is: inpt=1255380373
                3932  Test stimulus is: inpt=1255380373
Data Matched. Golden: 1423, Netlist: 1423, Time: 3936 ns
                3936  Test stimulus is: inpt=1034472827
                3936  Test stimulus is: inpt=1034472827
Data Matched. Golden: 1423, Netlist: 1423, Time: 3940 ns
                3940  Test stimulus is: inpt=3192121980
                3940  Test stimulus is: inpt=3192121980
Data Matched. Golden: 0, Netlist: 0, Time: 3944 ns
                3944  Test stimulus is: inpt=3086233711
                3944  Test stimulus is: inpt=3086233711
Data Matched. Golden: 1423, Netlist: 1423, Time: 3948 ns
                3948  Test stimulus is: inpt=3833744585
                3948  Test stimulus is: inpt=3833744585
Data Matched. Golden: 1423, Netlist: 1423, Time: 3952 ns
                3952  Test stimulus is: inpt=3839369417
                3952  Test stimulus is: inpt=3839369417
Data Matched. Golden: 0, Netlist: 0, Time: 3956 ns
                3956  Test stimulus is: inpt=1513578932
                3956  Test stimulus is: inpt=1513578932
Data Matched. Golden: 0, Netlist: 0, Time: 3960 ns
                3960  Test stimulus is: inpt=1833477594
                3960  Test stimulus is: inpt=1833477594
Data Matched. Golden: 0, Netlist: 0, Time: 3964 ns
                3964  Test stimulus is: inpt=3601770669
                3964  Test stimulus is: inpt=3601770669
Data Matched. Golden: 0, Netlist: 0, Time: 3968 ns
                3968  Test stimulus is: inpt=1875898847
                3968  Test stimulus is: inpt=1875898847
Data Matched. Golden: 0, Netlist: 0, Time: 3972 ns
                3972  Test stimulus is: inpt=112255757
                3972  Test stimulus is: inpt=112255757
Data Matched. Golden: 0, Netlist: 0, Time: 3976 ns
                3976  Test stimulus is: inpt=944587120
                3976  Test stimulus is: inpt=944587120
Data Matched. Golden: 1423, Netlist: 1423, Time: 3980 ns
                3980  Test stimulus is: inpt=1102931843
                3980  Test stimulus is: inpt=1102931843
Data Matched. Golden: 1423, Netlist: 1423, Time: 3984 ns
                3984  Test stimulus is: inpt=2831598673
                3984  Test stimulus is: inpt=2831598673
Data Matched. Golden: 0, Netlist: 0, Time: 3988 ns
                3988  Test stimulus is: inpt=41585924
                3988  Test stimulus is: inpt=41585924
Data Matched. Golden: 0, Netlist: 0, Time: 3992 ns
                3992  Test stimulus is: inpt=3225842304
                3992  Test stimulus is: inpt=3225842304
Data Matched. Golden: 0, Netlist: 0, Time: 3996 ns
                3996  Test stimulus is: inpt=4243916025
                3996  Test stimulus is: inpt=4243916025
Data Matched. Golden: 1423, Netlist: 1423, Time: 4000 ns
                4000  Test stimulus is: inpt=58322182
                4000  Test stimulus is: inpt=58322182
Data Matched. Golden: 1423, Netlist: 1423, Time: 4004 ns
                4004  Test stimulus is: inpt=3842390730
                4004  Test stimulus is: inpt=3842390730
Data Matched. Golden: 0, Netlist: 0, Time: 4008 ns


***Random Functionality Tests for multiplier with  inputs are ended***




***Reset Test is applied***


                4008  Test stimulus is: inpt=0
                4008  Test stimulus is: inpt=0
Data Matched. Golden: 0, Netlist: 0, Time: 4012 ns


***Reset Test is ended***




***Reset Value is set zero again***




***Directed Functionality Test for multiplier is applied***


                4014  Test stimulus is: inpt=2882400171
                4014  Test stimulus is: inpt=2882400171
Data Mismatch. Golden: 1, Netlist: X, Time: 4018 ns


***Directed Functionality Test for multiplier is ended***


513 comparison(s) mismatched
ERROR: SIM: Simulation Failed
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././sim/co_sim_tb/co_sim_design122_12_5_top.v:81: $finish called at 4018000 (1ps)
INFO: SGT: Gate simulation for design: design122_12_5_top had ended


#########Raptor Performance Data#########
/*******************************************************************************
Copyright (c) 2022-2024 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.
*********************************************************************************/

Version  : 2024.05
Build    : 1.0.45
Hash     : c0750e5
Date     : May  2 2024
Type     : Engineering
Log Time   : Thu May  2 07:05:34 2024 GMT

[ 12:05:34 ] Analysis has started
[ 12:05:34 ] Command: /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/yosys -s /nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/design122_12_5_top/run_1/synth_1_1/analysis/design122_12_5_top_analyzer.cmd
[ 12:05:34 ] Duration: 119 ms. Max utilization: 46 MB
[ 12:05:34 ] Synthesize has started
[ 12:05:35 ] Command: /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/yosys -s design122_12_5_top.ys -l design122_12_5_top_synth.log
[ 12:08:12 ] Duration: 157136 ms. Max utilization: 206 MB
[ 12:08:12 ] Gate Simulation has started
[ 12:08:12 ] Command: /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/HDL_simulator/iverilog/bin/iverilog -DIVERILOG=1 -v -s co_sim_design122_12_5_top -I../../../../.././rtl -I/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl -I/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././sim/co_sim_tb -y ../../../../.././rtl -Y .v -Y .sv -g2012 /nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././sim/co_sim_tb/co_sim_design122_12_5_top.v /nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v /nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/design122_12_5_top/run_1/synth_1_1/synthesis/design122_12_5_top_post_synth.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/simlib.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/llatches_sim.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT1.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_SERDES.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUFT_DS.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP19X2.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM36K.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM18KX2.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT2.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/BOOT_CLOCK.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_SERDES.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_DDR.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/PLL.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_DELAY.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT3.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF_DS.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_DDR.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/SOC_FPGA_INTF_JTAG.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/SOC_FPGA_TEMPERATURE.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_BUF.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_DELAY.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT6.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUFT.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT4.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CLK_BUF.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/FIFO36K.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_SERDES_CLK.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_BUF_DS.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT5.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/FIFO18KX2.v
[ 12:08:13 ] Duration: 1069 ms. Max utilization: 4 MB
[ 12:08:13 ] Command: /nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/HDL_simulator/iverilog/bin/vvp ./a.out -fst
[ 12:08:25 ] Duration: 11713 ms. Max utilization: 257 MB
#############################################


Total RunTime to run raptor_run.sh: 171
Peak Memory Usage: 117360
ExecEndTime: 1714633705
Rapid Silicon Raptor Design Suite
Version  : 2024.05
Build    : 1.0.45
Hash     : c0750e5
Date     : May  2 2024
Type     : Engineering
