{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1488496411949 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition " "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1488496411957 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 02 15:13:31 2017 " "Processing started: Thu Mar 02 15:13:31 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1488496411957 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1488496411957 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1488496411957 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1488496412372 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "seg7.v(18) " "Verilog HDL warning at seg7.v(18): extended using \"x\" or \"z\"" {  } { { "seg7.v" "" { Text "D:/Schoolwork/Winter_17/EE371/lab5/ee371_winter17/seg7.v" 18 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1488496412417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg7.v 1 1 " "Found 1 design units, including 1 entities, in source file seg7.v" { { "Info" "ISGN_ENTITY_NAME" "1 seg7 " "Found entity 1: seg7" {  } { { "seg7.v" "" { Text "D:/Schoolwork/Winter_17/EE371/lab5/ee371_winter17/seg7.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488496412418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1488496412418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dflipflop.v 1 1 " "Found 1 design units, including 1 entities, in source file dflipflop.v" { { "Info" "ISGN_ENTITY_NAME" "1 DFlipFlop " "Found entity 1: DFlipFlop" {  } { { "DFlipFlop.v" "" { Text "D:/Schoolwork/Winter_17/EE371/lab5/ee371_winter17/DFlipFlop.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488496412421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1488496412421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divider.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divider " "Found entity 1: clock_divider" {  } { { "clock_divider.v" "" { Text "D:/Schoolwork/Winter_17/EE371/lab5/ee371_winter17/clock_divider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488496412423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1488496412423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comms.v 2 2 " "Found 2 design units, including 2 entities, in source file comms.v" { { "Info" "ISGN_ENTITY_NAME" "1 comms " "Found entity 1: comms" {  } { { "comms.v" "" { Text "D:/Schoolwork/Winter_17/EE371/lab5/ee371_winter17/comms.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488496412425 ""} { "Info" "ISGN_ENTITY_NAME" "2 commsTestBench " "Found entity 2: commsTestBench" {  } { { "comms.v" "" { Text "D:/Schoolwork/Winter_17/EE371/lab5/ee371_winter17/comms.v" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488496412425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1488496412425 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "lab5TopLevel.v(61) " "Verilog HDL information at lab5TopLevel.v(61): always construct contains both blocking and non-blocking assignments" {  } { { "lab5TopLevel.v" "" { Text "D:/Schoolwork/Winter_17/EE371/lab5/ee371_winter17/lab5TopLevel.v" 61 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1488496412428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5toplevel.v 1 1 " "Found 1 design units, including 1 entities, in source file lab5toplevel.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab5TopLevel " "Found entity 1: lab5TopLevel" {  } { { "lab5TopLevel.v" "" { Text "D:/Schoolwork/Winter_17/EE371/lab5/ee371_winter17/lab5TopLevel.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488496412428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1488496412428 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab5TopLevel " "Elaborating entity \"lab5TopLevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1488496412459 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[6..3\] lab5TopLevel.v(8) " "Output port \"LEDR\[6..3\]\" at lab5TopLevel.v(8) has no driver" {  } { { "lab5TopLevel.v" "" { Text "D:/Schoolwork/Winter_17/EE371/lab5/ee371_winter17/lab5TopLevel.v" 8 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 1 0 "Quartus II" 0 -1 1488496412474 "|lab5TopLevel"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divider clock_divider:cdiv " "Elaborating entity \"clock_divider\" for hierarchy \"clock_divider:cdiv\"" {  } { { "lab5TopLevel.v" "cdiv" { Text "D:/Schoolwork/Winter_17/EE371/lab5/ee371_winter17/lab5TopLevel.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488496412491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comms comms:com " "Elaborating entity \"comms\" for hierarchy \"comms:com\"" {  } { { "lab5TopLevel.v" "com" { Text "D:/Schoolwork/Winter_17/EE371/lab5/ee371_winter17/lab5TopLevel.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488496412492 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "readyForReceive comms.v(3) " "Output port \"readyForReceive\" at comms.v(3) has no driver" {  } { { "comms.v" "" { Text "D:/Schoolwork/Winter_17/EE371/lab5/ee371_winter17/comms.v" 3 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 1 0 "Quartus II" 0 -1 1488496412495 "|lab5TopLevel|comms:com"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg7 seg7:h0 " "Elaborating entity \"seg7\" for hierarchy \"seg7:h0\"" {  } { { "lab5TopLevel.v" "h0" { Text "D:/Schoolwork/Winter_17/EE371/lab5/ee371_winter17/lab5TopLevel.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488496412495 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "6 " "6 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1488496412903 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[0\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[0\]\" and its non-tri-state driver." {  } { { "lab5TopLevel.v" "" { Text "D:/Schoolwork/Winter_17/EE371/lab5/ee371_winter17/lab5TopLevel.v" 5 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1488496412908 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[1\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[1\]\" and its non-tri-state driver." {  } { { "lab5TopLevel.v" "" { Text "D:/Schoolwork/Winter_17/EE371/lab5/ee371_winter17/lab5TopLevel.v" 5 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1488496412908 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Quartus II" 0 -1 1488496412908 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidir pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[6\] " "Bidir \"GPIO_0\[6\]\" has no driver" {  } { { "lab5TopLevel.v" "" { Text "D:/Schoolwork/Winter_17/EE371/lab5/ee371_winter17/lab5TopLevel.v" 5 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 1 0 "Quartus II" 0 -1 1488496412908 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[4\] " "Bidir \"GPIO_0\[4\]\" has no driver" {  } { { "lab5TopLevel.v" "" { Text "D:/Schoolwork/Winter_17/EE371/lab5/ee371_winter17/lab5TopLevel.v" 5 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 1 0 "Quartus II" 0 -1 1488496412908 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[5\] " "Bidir \"GPIO_0\[5\]\" has no driver" {  } { { "lab5TopLevel.v" "" { Text "D:/Schoolwork/Winter_17/EE371/lab5/ee371_winter17/lab5TopLevel.v" 5 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 1 0 "Quartus II" 0 -1 1488496412908 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[3\] " "Bidir \"GPIO_0\[3\]\" has no driver" {  } { { "lab5TopLevel.v" "" { Text "D:/Schoolwork/Winter_17/EE371/lab5/ee371_winter17/lab5TopLevel.v" 5 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 1 0 "Quartus II" 0 -1 1488496412908 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[7\] " "Bidir \"GPIO_0\[7\]\" has no driver" {  } { { "lab5TopLevel.v" "" { Text "D:/Schoolwork/Winter_17/EE371/lab5/ee371_winter17/lab5TopLevel.v" 5 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 1 0 "Quartus II" 0 -1 1488496412908 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[8\] " "Bidir \"GPIO_0\[8\]\" has no driver" {  } { { "lab5TopLevel.v" "" { Text "D:/Schoolwork/Winter_17/EE371/lab5/ee371_winter17/lab5TopLevel.v" 5 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 1 0 "Quartus II" 0 -1 1488496412908 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[9\] " "Bidir \"GPIO_0\[9\]\" has no driver" {  } { { "lab5TopLevel.v" "" { Text "D:/Schoolwork/Winter_17/EE371/lab5/ee371_winter17/lab5TopLevel.v" 5 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 1 0 "Quartus II" 0 -1 1488496412908 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[10\] " "Bidir \"GPIO_0\[10\]\" has no driver" {  } { { "lab5TopLevel.v" "" { Text "D:/Schoolwork/Winter_17/EE371/lab5/ee371_winter17/lab5TopLevel.v" 5 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 1 0 "Quartus II" 0 -1 1488496412908 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[11\] " "Bidir \"GPIO_0\[11\]\" has no driver" {  } { { "lab5TopLevel.v" "" { Text "D:/Schoolwork/Winter_17/EE371/lab5/ee371_winter17/lab5TopLevel.v" 5 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 1 0 "Quartus II" 0 -1 1488496412908 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[12\] " "Bidir \"GPIO_0\[12\]\" has no driver" {  } { { "lab5TopLevel.v" "" { Text "D:/Schoolwork/Winter_17/EE371/lab5/ee371_winter17/lab5TopLevel.v" 5 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 1 0 "Quartus II" 0 -1 1488496412908 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[13\] " "Bidir \"GPIO_0\[13\]\" has no driver" {  } { { "lab5TopLevel.v" "" { Text "D:/Schoolwork/Winter_17/EE371/lab5/ee371_winter17/lab5TopLevel.v" 5 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 1 0 "Quartus II" 0 -1 1488496412908 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[14\] " "Bidir \"GPIO_0\[14\]\" has no driver" {  } { { "lab5TopLevel.v" "" { Text "D:/Schoolwork/Winter_17/EE371/lab5/ee371_winter17/lab5TopLevel.v" 5 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 1 0 "Quartus II" 0 -1 1488496412908 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[15\] " "Bidir \"GPIO_0\[15\]\" has no driver" {  } { { "lab5TopLevel.v" "" { Text "D:/Schoolwork/Winter_17/EE371/lab5/ee371_winter17/lab5TopLevel.v" 5 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 1 0 "Quartus II" 0 -1 1488496412908 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[16\] " "Bidir \"GPIO_0\[16\]\" has no driver" {  } { { "lab5TopLevel.v" "" { Text "D:/Schoolwork/Winter_17/EE371/lab5/ee371_winter17/lab5TopLevel.v" 5 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 1 0 "Quartus II" 0 -1 1488496412908 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[17\] " "Bidir \"GPIO_0\[17\]\" has no driver" {  } { { "lab5TopLevel.v" "" { Text "D:/Schoolwork/Winter_17/EE371/lab5/ee371_winter17/lab5TopLevel.v" 5 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 1 0 "Quartus II" 0 -1 1488496412908 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[18\] " "Bidir \"GPIO_0\[18\]\" has no driver" {  } { { "lab5TopLevel.v" "" { Text "D:/Schoolwork/Winter_17/EE371/lab5/ee371_winter17/lab5TopLevel.v" 5 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 1 0 "Quartus II" 0 -1 1488496412908 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[19\] " "Bidir \"GPIO_0\[19\]\" has no driver" {  } { { "lab5TopLevel.v" "" { Text "D:/Schoolwork/Winter_17/EE371/lab5/ee371_winter17/lab5TopLevel.v" 5 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 1 0 "Quartus II" 0 -1 1488496412908 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[20\] " "Bidir \"GPIO_0\[20\]\" has no driver" {  } { { "lab5TopLevel.v" "" { Text "D:/Schoolwork/Winter_17/EE371/lab5/ee371_winter17/lab5TopLevel.v" 5 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 1 0 "Quartus II" 0 -1 1488496412908 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[21\] " "Bidir \"GPIO_0\[21\]\" has no driver" {  } { { "lab5TopLevel.v" "" { Text "D:/Schoolwork/Winter_17/EE371/lab5/ee371_winter17/lab5TopLevel.v" 5 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 1 0 "Quartus II" 0 -1 1488496412908 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[22\] " "Bidir \"GPIO_0\[22\]\" has no driver" {  } { { "lab5TopLevel.v" "" { Text "D:/Schoolwork/Winter_17/EE371/lab5/ee371_winter17/lab5TopLevel.v" 5 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 1 0 "Quartus II" 0 -1 1488496412908 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[23\] " "Bidir \"GPIO_0\[23\]\" has no driver" {  } { { "lab5TopLevel.v" "" { Text "D:/Schoolwork/Winter_17/EE371/lab5/ee371_winter17/lab5TopLevel.v" 5 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 1 0 "Quartus II" 0 -1 1488496412908 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[24\] " "Bidir \"GPIO_0\[24\]\" has no driver" {  } { { "lab5TopLevel.v" "" { Text "D:/Schoolwork/Winter_17/EE371/lab5/ee371_winter17/lab5TopLevel.v" 5 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 1 0 "Quartus II" 0 -1 1488496412908 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[25\] " "Bidir \"GPIO_0\[25\]\" has no driver" {  } { { "lab5TopLevel.v" "" { Text "D:/Schoolwork/Winter_17/EE371/lab5/ee371_winter17/lab5TopLevel.v" 5 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 1 0 "Quartus II" 0 -1 1488496412908 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[26\] " "Bidir \"GPIO_0\[26\]\" has no driver" {  } { { "lab5TopLevel.v" "" { Text "D:/Schoolwork/Winter_17/EE371/lab5/ee371_winter17/lab5TopLevel.v" 5 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 1 0 "Quartus II" 0 -1 1488496412908 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[27\] " "Bidir \"GPIO_0\[27\]\" has no driver" {  } { { "lab5TopLevel.v" "" { Text "D:/Schoolwork/Winter_17/EE371/lab5/ee371_winter17/lab5TopLevel.v" 5 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 1 0 "Quartus II" 0 -1 1488496412908 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[28\] " "Bidir \"GPIO_0\[28\]\" has no driver" {  } { { "lab5TopLevel.v" "" { Text "D:/Schoolwork/Winter_17/EE371/lab5/ee371_winter17/lab5TopLevel.v" 5 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 1 0 "Quartus II" 0 -1 1488496412908 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[29\] " "Bidir \"GPIO_0\[29\]\" has no driver" {  } { { "lab5TopLevel.v" "" { Text "D:/Schoolwork/Winter_17/EE371/lab5/ee371_winter17/lab5TopLevel.v" 5 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 1 0 "Quartus II" 0 -1 1488496412908 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[30\] " "Bidir \"GPIO_0\[30\]\" has no driver" {  } { { "lab5TopLevel.v" "" { Text "D:/Schoolwork/Winter_17/EE371/lab5/ee371_winter17/lab5TopLevel.v" 5 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 1 0 "Quartus II" 0 -1 1488496412908 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[31\] " "Bidir \"GPIO_0\[31\]\" has no driver" {  } { { "lab5TopLevel.v" "" { Text "D:/Schoolwork/Winter_17/EE371/lab5/ee371_winter17/lab5TopLevel.v" 5 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 1 0 "Quartus II" 0 -1 1488496412908 ""}  } {  } 0 13039 "The following bidir pins have no drivers" 0 0 "Quartus II" 0 -1 1488496412908 ""}
{ "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI_HDR" "" "The following tri-state nodes are fed by constants" { { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_0\[2\] GND pin " "The pin \"GPIO_0\[2\]\" is fed by GND" {  } { { "lab5TopLevel.v" "" { Text "D:/Schoolwork/Winter_17/EE371/lab5/ee371_winter17/lab5TopLevel.v" 5 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1488496412909 ""}  } {  } 0 13032 "The following tri-state nodes are fed by constants" 0 0 "Quartus II" 0 -1 1488496412909 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "comms:com\|transfer comms:com\|transfer~_emulated comms:com\|transfer~1 " "Register \"comms:com\|transfer\" is converted into an equivalent circuit using register \"comms:com\|transfer~_emulated\" and latch \"comms:com\|transfer~1\"" {  } { { "comms.v" "" { Text "D:/Schoolwork/Winter_17/EE371/lab5/ee371_winter17/comms.v" 12 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1488496412911 "|lab5TopLevel|comms:com|transfer"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1488496412911 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[0\]~synth " "Node \"GPIO_0\[0\]~synth\"" {  } { { "lab5TopLevel.v" "" { Text "D:/Schoolwork/Winter_17/EE371/lab5/ee371_winter17/lab5TopLevel.v" 5 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1488496412950 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[1\]~synth " "Node \"GPIO_0\[1\]~synth\"" {  } { { "lab5TopLevel.v" "" { Text "D:/Schoolwork/Winter_17/EE371/lab5/ee371_winter17/lab5TopLevel.v" 5 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1488496412950 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Quartus II" 0 -1 1488496412950 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "lab5TopLevel.v" "" { Text "D:/Schoolwork/Winter_17/EE371/lab5/ee371_winter17/lab5TopLevel.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1488496412950 "|lab5TopLevel|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "lab5TopLevel.v" "" { Text "D:/Schoolwork/Winter_17/EE371/lab5/ee371_winter17/lab5TopLevel.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1488496412950 "|lab5TopLevel|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "lab5TopLevel.v" "" { Text "D:/Schoolwork/Winter_17/EE371/lab5/ee371_winter17/lab5TopLevel.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1488496412950 "|lab5TopLevel|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "lab5TopLevel.v" "" { Text "D:/Schoolwork/Winter_17/EE371/lab5/ee371_winter17/lab5TopLevel.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1488496412950 "|lab5TopLevel|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "lab5TopLevel.v" "" { Text "D:/Schoolwork/Winter_17/EE371/lab5/ee371_winter17/lab5TopLevel.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1488496412950 "|lab5TopLevel|LEDR[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 1 0 "Quartus II" 0 -1 1488496412950 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1488496413018 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "LEDR\[8\] GPIO_0\[4\] " "Output pin \"LEDR\[8\]\" driven by bidirectional pin \"GPIO_0\[4\]\" cannot be tri-stated" {  } { { "lab5TopLevel.v" "" { Text "D:/Schoolwork/Winter_17/EE371/lab5/ee371_winter17/lab5TopLevel.v" 8 -1 0 } } { "lab5TopLevel.v" "" { Text "D:/Schoolwork/Winter_17/EE371/lab5/ee371_winter17/lab5TopLevel.v" 5 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Quartus II" 0 -1 1488496413144 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "LEDR\[9\] GPIO_0\[5\] " "Output pin \"LEDR\[9\]\" driven by bidirectional pin \"GPIO_0\[5\]\" cannot be tri-stated" {  } { { "lab5TopLevel.v" "" { Text "D:/Schoolwork/Winter_17/EE371/lab5/ee371_winter17/lab5TopLevel.v" 8 -1 0 } } { "lab5TopLevel.v" "" { Text "D:/Schoolwork/Winter_17/EE371/lab5/ee371_winter17/lab5TopLevel.v" 5 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Quartus II" 0 -1 1488496413144 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "31 " "31 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1488496413184 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Schoolwork/Winter_17/EE371/lab5/ee371_winter17/output_files/DE1_SoC.map.smsg " "Generated suppressed messages file D:/Schoolwork/Winter_17/EE371/lab5/ee371_winter17/output_files/DE1_SoC.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1488496413214 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1488496413331 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1488496413331 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "10 " "Design contains 10 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "lab5TopLevel.v" "" { Text "D:/Schoolwork/Winter_17/EE371/lab5/ee371_winter17/lab5TopLevel.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1488496413367 "|lab5TopLevel|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "lab5TopLevel.v" "" { Text "D:/Schoolwork/Winter_17/EE371/lab5/ee371_winter17/lab5TopLevel.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1488496413367 "|lab5TopLevel|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "lab5TopLevel.v" "" { Text "D:/Schoolwork/Winter_17/EE371/lab5/ee371_winter17/lab5TopLevel.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1488496413367 "|lab5TopLevel|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "lab5TopLevel.v" "" { Text "D:/Schoolwork/Winter_17/EE371/lab5/ee371_winter17/lab5TopLevel.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1488496413367 "|lab5TopLevel|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "lab5TopLevel.v" "" { Text "D:/Schoolwork/Winter_17/EE371/lab5/ee371_winter17/lab5TopLevel.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1488496413367 "|lab5TopLevel|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "lab5TopLevel.v" "" { Text "D:/Schoolwork/Winter_17/EE371/lab5/ee371_winter17/lab5TopLevel.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1488496413367 "|lab5TopLevel|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "lab5TopLevel.v" "" { Text "D:/Schoolwork/Winter_17/EE371/lab5/ee371_winter17/lab5TopLevel.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1488496413367 "|lab5TopLevel|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "lab5TopLevel.v" "" { Text "D:/Schoolwork/Winter_17/EE371/lab5/ee371_winter17/lab5TopLevel.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1488496413367 "|lab5TopLevel|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "lab5TopLevel.v" "" { Text "D:/Schoolwork/Winter_17/EE371/lab5/ee371_winter17/lab5TopLevel.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1488496413367 "|lab5TopLevel|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "lab5TopLevel.v" "" { Text "D:/Schoolwork/Winter_17/EE371/lab5/ee371_winter17/lab5TopLevel.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1488496413367 "|lab5TopLevel|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 1 0 "Quartus II" 0 -1 1488496413367 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "211 " "Implemented 211 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1488496413369 ""} { "Info" "ICUT_CUT_TM_OPINS" "52 " "Implemented 52 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1488496413369 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "32 " "Implemented 32 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1488496413369 ""} { "Info" "ICUT_CUT_TM_LCELLS" "112 " "Implemented 112 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1488496413369 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1488496413369 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 14 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "644 " "Peak virtual memory: 644 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1488496413395 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 02 15:13:33 2017 " "Processing ended: Thu Mar 02 15:13:33 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1488496413395 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1488496413395 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1488496413395 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1488496413395 ""}
