INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kaixunwang/Desktop/RISC-VCPU/RISC-VCPU/RISC-VCPU/RISC-VCPU.srcs/sources_1/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kaixunwang/Desktop/RISC-VCPU/RISC-VCPU/RISC-VCPU/RISC-VCPU.srcs/sources_1/ip/prgrom/sim/prgrom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prgrom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kaixunwang/Desktop/RISC-VCPU/RISC-VCPU/RISC-VCPU/RISC-VCPU.srcs/sources_1/ip/clk_divider/clk_divider_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_divider_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kaixunwang/Desktop/RISC-VCPU/RISC-VCPU/RISC-VCPU/RISC-VCPU.srcs/sources_1/ip/clk_divider/clk_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kaixunwang/Desktop/RISC-VCPU/RISC-VCPU/RISC-VCPU/RISC-VCPU.srcs/sources_1/new/alu_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kaixunwang/Desktop/RISC-VCPU/RISC-VCPU/RISC-VCPU/RISC-VCPU.srcs/sources_1/new/bin32_to_bcd8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bin32_to_bcd8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kaixunwang/Desktop/RISC-VCPU/RISC-VCPU/RISC-VCPU/RISC-VCPU.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kaixunwang/Desktop/RISC-VCPU/RISC-VCPU/RISC-VCPU/RISC-VCPU.srcs/sources_1/new/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kaixunwang/Desktop/RISC-VCPU/RISC-VCPU/RISC-VCPU/RISC-VCPU.srcs/sources_1/new/debouncer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debouncer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kaixunwang/Desktop/RISC-VCPU/RISC-VCPU/RISC-VCPU/RISC-VCPU.srcs/sources_1/new/ins_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ins_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kaixunwang/Desktop/RISC-VCPU/RISC-VCPU/RISC-VCPU/RISC-VCPU.srcs/sources_1/new/ins_decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ins_decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kaixunwang/Desktop/RISC-VCPU/RISC-VCPU/RISC-VCPU/RISC-VCPU.srcs/sources_1/new/ins_execute.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ins_execute
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kaixunwang/Desktop/RISC-VCPU/RISC-VCPU/RISC-VCPU/RISC-VCPU.srcs/sources_1/new/ins_fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ins_fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kaixunwang/Desktop/RISC-VCPU/RISC-VCPU/RISC-VCPU/RISC-VCPU.srcs/sources_1/new/ins_split.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ins_split
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kaixunwang/Desktop/RISC-VCPU/RISC-VCPU/RISC-VCPU/RISC-VCPU.srcs/sources_1/new/led.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kaixunwang/Desktop/RISC-VCPU/RISC-VCPU/RISC-VCPU/RISC-VCPU.srcs/sources_1/new/mem_or_io.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_or_io
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kaixunwang/Desktop/RISC-VCPU/RISC-VCPU/RISC-VCPU/RISC-VCPU.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kaixunwang/Desktop/RISC-VCPU/RISC-VCPU/RISC-VCPU/RISC-VCPU.srcs/sources_1/new/segment_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module segment_display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kaixunwang/Desktop/RISC-VCPU/RISC-VCPU/RISC-VCPU/RISC-VCPU.srcs/sources_1/new/switch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module switch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kaixunwang/Desktop/RISC-VCPU/RISC-VCPU/RISC-VCPU/RISC-VCPU.srcs/sim_1/new/cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
