0.7
2020.1
May 27 2020
20:09:33
E:/Xlinx_project/example_lab_1/example_lab_1.sim/sim_1/behav/xsim/glbl.v,1665704903,verilog,,,,glbl,,,,,,,,
E:/Xlinx_project/example_lab_1/example_lab_1.srcs/sim_1/new/cpu_tb.v,1696232699,verilog,,,,cpu_tb,,,,,,,,
E:/Xlinx_project/example_lab_1/example_lab_1.srcs/sources_1/new/ALU.v,1696220818,verilog,,E:/Xlinx_project/example_lab_1/example_lab_1.srcs/sources_1/new/CU.v,,ALU,,,,,,,,
E:/Xlinx_project/example_lab_1/example_lab_1.srcs/sources_1/new/CU.v,1696256699,verilog,,E:/Xlinx_project/example_lab_1/example_lab_1.srcs/sources_1/new/EX_MEM.v,,CU,,,,,,,,
E:/Xlinx_project/example_lab_1/example_lab_1.srcs/sources_1/new/EX_MEM.v,1696258044,verilog,,E:/Xlinx_project/example_lab_1/example_lab_1.srcs/sources_1/new/Extender.v,,EX_MEM,,,,,,,,
E:/Xlinx_project/example_lab_1/example_lab_1.srcs/sources_1/new/Extender.v,1696214863,verilog,,E:/Xlinx_project/example_lab_1/example_lab_1.srcs/sources_1/new/ID_EX.v,,Extender,,,,,,,,
E:/Xlinx_project/example_lab_1/example_lab_1.srcs/sources_1/new/ID_EX.v,1696303079,verilog,,E:/Xlinx_project/example_lab_1/example_lab_1.srcs/sources_1/new/IF_ID.v,,ID_EX,,,,,,,,
E:/Xlinx_project/example_lab_1/example_lab_1.srcs/sources_1/new/IF_ID.v,1696314855,verilog,,E:/Xlinx_project/example_lab_1/example_lab_1.srcs/sources_1/new/MEM_WB.v,,IF_ID,,,,,,,,
E:/Xlinx_project/example_lab_1/example_lab_1.srcs/sources_1/new/MEM_WB.v,1696330374,verilog,,E:/Xlinx_project/example_lab_1/example_lab_1.srcs/sources_1/new/PC.v,,MEM_WB,,,,,,,,
E:/Xlinx_project/example_lab_1/example_lab_1.srcs/sources_1/new/PC.v,1696314889,verilog,,E:/Xlinx_project/example_lab_1/example_lab_1.srcs/sources_1/new/PC_adder.v,,PC,,,,,,,,
E:/Xlinx_project/example_lab_1/example_lab_1.srcs/sources_1/new/PC_adder.v,1696213126,verilog,,E:/Xlinx_project/example_lab_1/example_lab_1.srcs/sources_1/new/cpu.v,,adder,,,,,,,,
E:/Xlinx_project/example_lab_1/example_lab_1.srcs/sources_1/new/cpu.v,1696330162,verilog,,E:/Xlinx_project/example_lab_1/example_lab_1.srcs/sources_1/new/cpu_top.v,,cpu,,,,,,,,
E:/Xlinx_project/example_lab_1/example_lab_1.srcs/sources_1/new/cpu_top.v,1696333432,verilog,,E:/Xlinx_project/example_lab_1/example_lab_1.srcs/sources_1/new/data_ram.v,,cpu_top,,,,,,,,
E:/Xlinx_project/example_lab_1/example_lab_1.srcs/sources_1/new/data_ram.v,1696739668,verilog,,E:/Xlinx_project/example_lab_1/example_lab_1.srcs/sources_1/new/data_selecter_2_to_1.v,,data_ram,,,,,,,,
E:/Xlinx_project/example_lab_1/example_lab_1.srcs/sources_1/new/data_selecter_2_to_1.v,1696248815,verilog,,E:/Xlinx_project/example_lab_1/example_lab_1.srcs/sources_1/new/data_selecter_4_to_1.v,,data_selecter_2_to_1,,,,,,,,
E:/Xlinx_project/example_lab_1/example_lab_1.srcs/sources_1/new/data_selecter_4_to_1.v,1696220976,verilog,,E:/Xlinx_project/example_lab_1/example_lab_1.srcs/sources_1/new/data_selecter_8_to_1.v,,data_selecter_4_to_1,,,,,,,,
E:/Xlinx_project/example_lab_1/example_lab_1.srcs/sources_1/new/data_selecter_8_to_1.v,1696301328,verilog,,E:/Xlinx_project/example_lab_1/example_lab_1.srcs/sources_1/new/ir_ROM.v,,data_selecter_8_to_1,,,,,,,,
E:/Xlinx_project/example_lab_1/example_lab_1.srcs/sources_1/new/ir_ROM.v,1696739634,verilog,,E:/Xlinx_project/example_lab_1/example_lab_1.srcs/sources_1/new/pc_adder_res.v,,ir_ROM,,,,,,,,
E:/Xlinx_project/example_lab_1/example_lab_1.srcs/sources_1/new/pc_adder_res.v,1696213570,verilog,,E:/Xlinx_project/example_lab_1/example_lab_1.srcs/sources_1/new/regfiles.v,,pc_adder_res,,,,,,,,
E:/Xlinx_project/example_lab_1/example_lab_1.srcs/sources_1/new/regfiles.v,1696324475,verilog,,E:/Xlinx_project/example_lab_1/example_lab_1.srcs/sources_1/new/super_CU.v,,regfiles,,,,,,,,
E:/Xlinx_project/example_lab_1/example_lab_1.srcs/sources_1/new/super_CU.v,1696669563,verilog,,E:/Xlinx_project/example_lab_1/example_lab_1.srcs/sim_1/new/cpu_tb.v,,super_CU,,,,,,,,
