{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1641119163969 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1641119163977 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 02 18:26:03 2022 " "Processing started: Sun Jan 02 18:26:03 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1641119163977 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641119163977 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ece385_finalproject -c ece385_finalproject " "Command: quartus_map --read_settings_files=on --write_settings_files=off ece385_finalproject -c ece385_finalproject" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641119163977 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1641119165112 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1641119165112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "music.sv 1 1 " "Found 1 design units, including 1 entities, in source file music.sv" { { "Info" "ISGN_ENTITY_NAME" "1 music " "Found entity 1: music" {  } { { "music.sv" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/music.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641119174436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641119174436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_interface.vhd 2 1 " "Found 2 design units, including 1 entities, in source file audio_interface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 audio_interface-Behavorial " "Found design unit 1: audio_interface-Behavorial" {  } { { "audio_interface.vhd" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/audio_interface.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641119174795 ""} { "Info" "ISGN_ENTITY_NAME" "1 audio_interface " "Found entity 1: audio_interface" {  } { { "audio_interface.vhd" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/audio_interface.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641119174795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641119174795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio.sv 1 1 " "Found 1 design units, including 1 entities, in source file audio.sv" { { "Info" "ISGN_ENTITY_NAME" "1 audio " "Found entity 1: audio" {  } { { "audio.sv" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/audio.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641119174795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641119174795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece385_finalproject_soc/synthesis/ece385_finalproject_soc.v 1 1 " "Found 1 design units, including 1 entities, in source file ece385_finalproject_soc/synthesis/ece385_finalproject_soc.v" { { "Info" "ISGN_ENTITY_NAME" "1 ece385_finalproject_soc " "Found entity 1: ece385_finalproject_soc" {  } { { "ece385_finalproject_soc/synthesis/ece385_finalproject_soc.v" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject_soc/synthesis/ece385_finalproject_soc.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641119174811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641119174811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece385_finalproject_soc/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file ece385_finalproject_soc/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "ece385_finalproject_soc/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject_soc/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641119174811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641119174811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece385_finalproject_soc/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file ece385_finalproject_soc/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "ece385_finalproject_soc/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject_soc/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641119174811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641119174811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ece385_finalproject_soc_irq_mapper " "Found entity 1: ece385_finalproject_soc_irq_mapper" {  } { { "ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_irq_mapper.sv" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641119174826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641119174826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 ece385_finalproject_soc_mm_interconnect_0 " "Found entity 1: ece385_finalproject_soc_mm_interconnect_0" {  } { { "ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_mm_interconnect_0.v" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641119174826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641119174826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 ece385_finalproject_soc_mm_interconnect_0_avalon_st_adapter " "Found entity 1: ece385_finalproject_soc_mm_interconnect_0_avalon_st_adapter" {  } { { "ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641119174842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641119174842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ece385_finalproject_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: ece385_finalproject_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641119174842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641119174842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece385_finalproject_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file ece385_finalproject_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "ece385_finalproject_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641119174842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641119174842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece385_finalproject_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file ece385_finalproject_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "ece385_finalproject_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641119174857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641119174857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece385_finalproject_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file ece385_finalproject_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "ece385_finalproject_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641119174857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641119174857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece385_finalproject_soc/synthesis/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file ece385_finalproject_soc/synthesis/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "ece385_finalproject_soc/synthesis/submodules/altera_std_synchronizer_nocut.v" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject_soc/synthesis/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641119174857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641119174857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ece385_finalproject_soc_mm_interconnect_0_rsp_mux_001 " "Found entity 1: ece385_finalproject_soc_mm_interconnect_0_rsp_mux_001" {  } { { "ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641119174857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641119174857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece385_finalproject_soc/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file ece385_finalproject_soc/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "ece385_finalproject_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641119174873 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "ece385_finalproject_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641119174873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641119174873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ece385_finalproject_soc_mm_interconnect_0_rsp_mux " "Found entity 1: ece385_finalproject_soc_mm_interconnect_0_rsp_mux" {  } { { "ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641119174873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641119174873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ece385_finalproject_soc_mm_interconnect_0_rsp_demux_001 " "Found entity 1: ece385_finalproject_soc_mm_interconnect_0_rsp_demux_001" {  } { { "ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_mm_interconnect_0_rsp_demux_001.sv" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641119174873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641119174873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ece385_finalproject_soc_mm_interconnect_0_rsp_demux " "Found entity 1: ece385_finalproject_soc_mm_interconnect_0_rsp_demux" {  } { { "ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641119174873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641119174873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ece385_finalproject_soc_mm_interconnect_0_cmd_mux_001 " "Found entity 1: ece385_finalproject_soc_mm_interconnect_0_cmd_mux_001" {  } { { "ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_mm_interconnect_0_cmd_mux_001.sv" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641119174889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641119174889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ece385_finalproject_soc_mm_interconnect_0_cmd_mux " "Found entity 1: ece385_finalproject_soc_mm_interconnect_0_cmd_mux" {  } { { "ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641119174889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641119174889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ece385_finalproject_soc_mm_interconnect_0_cmd_demux_001 " "Found entity 1: ece385_finalproject_soc_mm_interconnect_0_cmd_demux_001" {  } { { "ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641119174889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641119174889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ece385_finalproject_soc_mm_interconnect_0_cmd_demux " "Found entity 1: ece385_finalproject_soc_mm_interconnect_0_cmd_demux" {  } { { "ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641119174904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641119174904 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel ece385_finalproject_soc_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at ece385_finalproject_soc_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1641119174904 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel ece385_finalproject_soc_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at ece385_finalproject_soc_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1641119174904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ece385_finalproject_soc_mm_interconnect_0_router_003_default_decode " "Found entity 1: ece385_finalproject_soc_mm_interconnect_0_router_003_default_decode" {  } { { "ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641119174904 ""} { "Info" "ISGN_ENTITY_NAME" "2 ece385_finalproject_soc_mm_interconnect_0_router_003 " "Found entity 2: ece385_finalproject_soc_mm_interconnect_0_router_003" {  } { { "ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641119174904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641119174904 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel ece385_finalproject_soc_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at ece385_finalproject_soc_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1641119174904 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel ece385_finalproject_soc_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at ece385_finalproject_soc_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1641119174904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ece385_finalproject_soc_mm_interconnect_0_router_002_default_decode " "Found entity 1: ece385_finalproject_soc_mm_interconnect_0_router_002_default_decode" {  } { { "ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641119174904 ""} { "Info" "ISGN_ENTITY_NAME" "2 ece385_finalproject_soc_mm_interconnect_0_router_002 " "Found entity 2: ece385_finalproject_soc_mm_interconnect_0_router_002" {  } { { "ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641119174904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641119174904 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel ece385_finalproject_soc_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at ece385_finalproject_soc_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1641119174904 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel ece385_finalproject_soc_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at ece385_finalproject_soc_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1641119174904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ece385_finalproject_soc_mm_interconnect_0_router_001_default_decode " "Found entity 1: ece385_finalproject_soc_mm_interconnect_0_router_001_default_decode" {  } { { "ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641119174920 ""} { "Info" "ISGN_ENTITY_NAME" "2 ece385_finalproject_soc_mm_interconnect_0_router_001 " "Found entity 2: ece385_finalproject_soc_mm_interconnect_0_router_001" {  } { { "ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641119174920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641119174920 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel ece385_finalproject_soc_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at ece385_finalproject_soc_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_mm_interconnect_0_router.sv" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1641119174920 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel ece385_finalproject_soc_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at ece385_finalproject_soc_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_mm_interconnect_0_router.sv" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1641119174920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ece385_finalproject_soc_mm_interconnect_0_router_default_decode " "Found entity 1: ece385_finalproject_soc_mm_interconnect_0_router_default_decode" {  } { { "ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_mm_interconnect_0_router.sv" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641119174920 ""} { "Info" "ISGN_ENTITY_NAME" "2 ece385_finalproject_soc_mm_interconnect_0_router " "Found entity 2: ece385_finalproject_soc_mm_interconnect_0_router" {  } { { "ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_mm_interconnect_0_router.sv" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641119174920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641119174920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece385_finalproject_soc/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file ece385_finalproject_soc/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "ece385_finalproject_soc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject_soc/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641119174920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641119174920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece385_finalproject_soc/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file ece385_finalproject_soc/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "ece385_finalproject_soc/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject_soc/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641119174936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641119174936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece385_finalproject_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file ece385_finalproject_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "ece385_finalproject_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641119174936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641119174936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece385_finalproject_soc/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file ece385_finalproject_soc/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "ece385_finalproject_soc/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject_soc/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641119174936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641119174936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece385_finalproject_soc/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file ece385_finalproject_soc/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "ece385_finalproject_soc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject_soc/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641119174951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641119174951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece385_finalproject_soc/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file ece385_finalproject_soc/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "ece385_finalproject_soc/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject_soc/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641119174951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641119174951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_sysid_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_sysid_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 ece385_finalproject_soc_sysid_qsys_0 " "Found entity 1: ece385_finalproject_soc_sysid_qsys_0" {  } { { "ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_sysid_qsys_0.v" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_sysid_qsys_0.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641119174951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641119174951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 ece385_finalproject_soc_sdram_input_efifo_module " "Found entity 1: ece385_finalproject_soc_sdram_input_efifo_module" {  } { { "ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_sdram.v" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641119174967 ""} { "Info" "ISGN_ENTITY_NAME" "2 ece385_finalproject_soc_sdram " "Found entity 2: ece385_finalproject_soc_sdram" {  } { { "ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_sdram.v" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_sdram.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641119174967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641119174967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_otg_hpi_data.v 1 1 " "Found 1 design units, including 1 entities, in source file ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_otg_hpi_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 ece385_finalproject_soc_otg_hpi_data " "Found entity 1: ece385_finalproject_soc_otg_hpi_data" {  } { { "ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_otg_hpi_data.v" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_otg_hpi_data.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641119174967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641119174967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_otg_hpi_cs.v 1 1 " "Found 1 design units, including 1 entities, in source file ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_otg_hpi_cs.v" { { "Info" "ISGN_ENTITY_NAME" "1 ece385_finalproject_soc_otg_hpi_cs " "Found entity 1: ece385_finalproject_soc_otg_hpi_cs" {  } { { "ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_otg_hpi_cs.v" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_otg_hpi_cs.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641119174982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641119174982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_otg_hpi_address.v 1 1 " "Found 1 design units, including 1 entities, in source file ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_otg_hpi_address.v" { { "Info" "ISGN_ENTITY_NAME" "1 ece385_finalproject_soc_otg_hpi_address " "Found entity 1: ece385_finalproject_soc_otg_hpi_address" {  } { { "ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_otg_hpi_address.v" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_otg_hpi_address.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641119174982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641119174982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 ece385_finalproject_soc_onchip_memory2_0 " "Found entity 1: ece385_finalproject_soc_onchip_memory2_0" {  } { { "ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_onchip_memory2_0.v" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641119174998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641119174998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 ece385_finalproject_soc_nios2_gen2_0 " "Found entity 1: ece385_finalproject_soc_nios2_gen2_0" {  } { { "ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_nios2_gen2_0.v" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641119175014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641119175014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_nios2_gen2_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ece385_finalproject_soc_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 1: ece385_finalproject_soc_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641119175061 ""} { "Info" "ISGN_ENTITY_NAME" "2 ece385_finalproject_soc_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 2: ece385_finalproject_soc_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_nios2_gen2_0_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641119175061 ""} { "Info" "ISGN_ENTITY_NAME" "3 ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 3: ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_nios2_gen2_0_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641119175061 ""} { "Info" "ISGN_ENTITY_NAME" "4 ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 4: ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_nios2_gen2_0_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641119175061 ""} { "Info" "ISGN_ENTITY_NAME" "5 ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 5: ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_nios2_gen2_0_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641119175061 ""} { "Info" "ISGN_ENTITY_NAME" "6 ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 6: ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_nios2_gen2_0_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641119175061 ""} { "Info" "ISGN_ENTITY_NAME" "7 ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 7: ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_nios2_gen2_0_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641119175061 ""} { "Info" "ISGN_ENTITY_NAME" "8 ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 8: ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_nios2_gen2_0_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641119175061 ""} { "Info" "ISGN_ENTITY_NAME" "9 ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 9: ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_nios2_gen2_0_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641119175061 ""} { "Info" "ISGN_ENTITY_NAME" "10 ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_nios2_gen2_0_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641119175061 ""} { "Info" "ISGN_ENTITY_NAME" "11 ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_nios2_gen2_0_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641119175061 ""} { "Info" "ISGN_ENTITY_NAME" "12 ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_nios2_gen2_0_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641119175061 ""} { "Info" "ISGN_ENTITY_NAME" "13 ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 13: ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_nios2_gen2_0_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641119175061 ""} { "Info" "ISGN_ENTITY_NAME" "14 ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 14: ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_nios2_gen2_0_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641119175061 ""} { "Info" "ISGN_ENTITY_NAME" "15 ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 15: ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_nios2_gen2_0_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641119175061 ""} { "Info" "ISGN_ENTITY_NAME" "16 ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 16: ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_nios2_gen2_0_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641119175061 ""} { "Info" "ISGN_ENTITY_NAME" "17 ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 17: ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_nios2_gen2_0_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641119175061 ""} { "Info" "ISGN_ENTITY_NAME" "18 ece385_finalproject_soc_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 18: ece385_finalproject_soc_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_nios2_gen2_0_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641119175061 ""} { "Info" "ISGN_ENTITY_NAME" "19 ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 19: ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_nios2_gen2_0_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641119175061 ""} { "Info" "ISGN_ENTITY_NAME" "20 ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_oci " "Found entity 20: ece385_finalproject_soc_nios2_gen2_0_cpu_nios2_oci" {  } { { "ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_nios2_gen2_0_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641119175061 ""} { "Info" "ISGN_ENTITY_NAME" "21 ece385_finalproject_soc_nios2_gen2_0_cpu " "Found entity 21: ece385_finalproject_soc_nios2_gen2_0_cpu" {  } { { "ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_nios2_gen2_0_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641119175061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641119175061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 ece385_finalproject_soc_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: ece385_finalproject_soc_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641119175061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641119175061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 ece385_finalproject_soc_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: ece385_finalproject_soc_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641119175076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641119175076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 ece385_finalproject_soc_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: ece385_finalproject_soc_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641119175076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641119175076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 ece385_finalproject_soc_nios2_gen2_0_cpu_test_bench " "Found entity 1: ece385_finalproject_soc_nios2_gen2_0_cpu_test_bench" {  } { { "ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_nios2_gen2_0_cpu_test_bench.v" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641119175076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641119175076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_keycode.v 1 1 " "Found 1 design units, including 1 entities, in source file ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_keycode.v" { { "Info" "ISGN_ENTITY_NAME" "1 ece385_finalproject_soc_keycode " "Found entity 1: ece385_finalproject_soc_keycode" {  } { { "ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_keycode.v" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_keycode.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641119175092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641119175092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 ece385_finalproject_soc_jtag_uart_0_sim_scfifo_w " "Found entity 1: ece385_finalproject_soc_jtag_uart_0_sim_scfifo_w" {  } { { "ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_jtag_uart_0.v" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641119175092 ""} { "Info" "ISGN_ENTITY_NAME" "2 ece385_finalproject_soc_jtag_uart_0_scfifo_w " "Found entity 2: ece385_finalproject_soc_jtag_uart_0_scfifo_w" {  } { { "ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_jtag_uart_0.v" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641119175092 ""} { "Info" "ISGN_ENTITY_NAME" "3 ece385_finalproject_soc_jtag_uart_0_sim_scfifo_r " "Found entity 3: ece385_finalproject_soc_jtag_uart_0_sim_scfifo_r" {  } { { "ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_jtag_uart_0.v" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641119175092 ""} { "Info" "ISGN_ENTITY_NAME" "4 ece385_finalproject_soc_jtag_uart_0_scfifo_r " "Found entity 4: ece385_finalproject_soc_jtag_uart_0_scfifo_r" {  } { { "ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_jtag_uart_0.v" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641119175092 ""} { "Info" "ISGN_ENTITY_NAME" "5 ece385_finalproject_soc_jtag_uart_0 " "Found entity 5: ece385_finalproject_soc_jtag_uart_0" {  } { { "ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_jtag_uart_0.v" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641119175092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641119175092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_altpll_0.v 4 4 " "Found 4 design units, including 4 entities, in source file ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_altpll_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 ece385_finalproject_soc_altpll_0_dffpipe_l2c " "Found entity 1: ece385_finalproject_soc_altpll_0_dffpipe_l2c" {  } { { "ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_altpll_0.v" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_altpll_0.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641119175107 ""} { "Info" "ISGN_ENTITY_NAME" "2 ece385_finalproject_soc_altpll_0_stdsync_sv6 " "Found entity 2: ece385_finalproject_soc_altpll_0_stdsync_sv6" {  } { { "ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_altpll_0.v" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_altpll_0.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641119175107 ""} { "Info" "ISGN_ENTITY_NAME" "3 ece385_finalproject_soc_altpll_0_altpll_lqa2 " "Found entity 3: ece385_finalproject_soc_altpll_0_altpll_lqa2" {  } { { "ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_altpll_0.v" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_altpll_0.v" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641119175107 ""} { "Info" "ISGN_ENTITY_NAME" "4 ece385_finalproject_soc_altpll_0 " "Found entity 4: ece385_finalproject_soc_altpll_0" {  } { { "ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_altpll_0.v" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject_soc/synthesis/submodules/ece385_finalproject_soc_altpll_0.v" 217 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641119175107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641119175107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.sv 1 1 " "Found 1 design units, including 1 entities, in source file ram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 frameROM " "Found entity 1: frameROM" {  } { { "ram.sv" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/ram.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641119175123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641119175123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_clk.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_clk.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_clk " "Found entity 1: vga_clk" {  } { { "vga_clk.v" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/vga_clk.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641119175123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641119175123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hpi_io_intf.sv 1 1 " "Found 1 design units, including 1 entities, in source file hpi_io_intf.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hpi_io_intf " "Found entity 1: hpi_io_intf" {  } { { "hpi_io_intf.sv" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/hpi_io_intf.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641119175123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641119175123 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"input\";  expecting \")\" ece385_finalproject.sv(49) " "Verilog HDL syntax error at ece385_finalproject.sv(49) near text: \"input\";  expecting \")\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "ece385_finalproject.sv" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject.sv" 49 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1641119175139 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "ece385_finalproject.sv(102) " "Verilog HDL Module Instantiation warning at ece385_finalproject.sv(102): ignored dangling comma in List of Port Connections" {  } { { "ece385_finalproject.sv" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject.sv" 102 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1641119175139 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "ece385_finalproject ece385_finalproject.sv(16) " "Ignored design unit \"ece385_finalproject\" at ece385_finalproject.sv(16) due to previous errors" {  } { { "ece385_finalproject.sv" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/ece385_finalproject.sv" 16 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1641119175139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece385_finalproject.sv 0 0 " "Found 0 design units, including 0 entities, in source file ece385_finalproject.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641119175139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_controller " "Found entity 1: VGA_controller" {  } { { "VGA_controller.sv" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/VGA_controller.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641119175139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641119175139 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "HexDriver.sv(23) " "Verilog HDL warning at HexDriver.sv(23): extended using \"x\" or \"z\"" {  } { { "HexDriver.sv" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/HexDriver.sv" 23 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1641119175139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexdriver.sv 1 1 " "Found 1 design units, including 1 entities, in source file hexdriver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HexDriver " "Found entity 1: HexDriver" {  } { { "HexDriver.sv" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/HexDriver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641119175154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641119175154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "color_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file color_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 color_mapper " "Found entity 1: color_mapper" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/Color_Mapper.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641119175154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641119175154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ball.sv 1 1 " "Found 1 design units, including 1 entities, in source file ball.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ball " "Found entity 1: ball" {  } { { "ball.sv" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/ball.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641119175154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641119175154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block_display.sv 3 3 " "Found 3 design units, including 3 entities, in source file block_display.sv" { { "Info" "ISGN_ENTITY_NAME" "1 block_state " "Found entity 1: block_state" {  } { { "block_display.sv" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/block_display.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641119175170 ""} { "Info" "ISGN_ENTITY_NAME" "2 block_display " "Found entity 2: block_display" {  } { { "block_display.sv" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/block_display.sv" 203 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641119175170 ""} { "Info" "ISGN_ENTITY_NAME" "3 rank " "Found entity 3: rank" {  } { { "block_display.sv" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/block_display.sv" 621 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641119175170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641119175170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block_address.sv 1 1 " "Found 1 design units, including 1 entities, in source file block_address.sv" { { "Info" "ISGN_ENTITY_NAME" "1 block_address " "Found entity 1: block_address" {  } { { "block_address.sv" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/block_address.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641119175186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641119175186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "random.sv 1 1 " "Found 1 design units, including 1 entities, in source file random.sv" { { "Info" "ISGN_ENTITY_NAME" "1 random " "Found entity 1: random" {  } { { "random.sv" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/random.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641119175186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641119175186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alphabet_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file alphabet_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alphabet_rom " "Found entity 1: alphabet_rom" {  } { { "alphabet_rom.sv" "" { Text "C:/Users/12517/Desktop/ece385_finalproject/alphabet_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641119175201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641119175201 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/12517/Desktop/ece385_finalproject/output_files/ece385_finalproject.map.smsg " "Generated suppressed messages file C:/Users/12517/Desktop/ece385_finalproject/output_files/ece385_finalproject.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641119175303 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4811 " "Peak virtual memory: 4811 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1641119176728 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Jan 02 18:26:16 2022 " "Processing ended: Sun Jan 02 18:26:16 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1641119176728 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1641119176728 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1641119176728 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1641119176728 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 2 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 2 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1641119177339 ""}
