

================================================================
== Vivado HLS Report for 'avgpool'
================================================================
* Date:           Sat Dec 15 03:40:15 2018

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        acceleartor_hls_padding
* Solution:       naive
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      7.66|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  30209|  30209|  30209|  30209|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+-------+-------+----------+-----------+-----------+------+----------+
        |                 |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+-------+-------+----------+-----------+-----------+------+----------+
        |- Loop 1         |  30208|  30208|        59|          -|          -|   512|    no    |
        | + Loop 1.1      |     56|     56|        14|          -|          -|     4|    no    |
        |  ++ Loop 1.1.1  |     12|     12|         3|          -|          -|     4|    no    |
        +-----------------+-------+-------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 7
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond7)
3 --> 
	7  / (exitcond8)
	4  / (!exitcond8)
4 --> 
	5  / (!exitcond)
	3  / (exitcond)
5 --> 
	6  / true
6 --> 
	4  / true
7 --> 
	2  / true
* FSM state operations: 

 <State 1>: 1.59ns
ST_1: StgValue_8 (3)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:662
:0  br label %1


 <State 2>: 3.02ns
ST_2: co (5)  [1/1] 0.00ns
:0  %co = phi i10 [ 0, %0 ], [ %co_25, %_ifconv1 ]

ST_2: exitcond7 (6)  [1/1] 3.02ns  loc: acceleartor_hls_padding/components.cpp:662
:1  %exitcond7 = icmp eq i10 %co, -512

ST_2: empty (7)  [1/1] 0.00ns
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 512, i64 512, i64 512)

ST_2: co_25 (8)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:662
:3  %co_25 = add i10 %co, 1

ST_2: StgValue_13 (9)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:662
:4  br i1 %exitcond7, label %2, label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i

ST_2: tmp (11)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:666
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i:0  %tmp = zext i10 %co to i64

ST_2: tmp_s (12)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:662
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i:1  %tmp_s = call i12 @_ssdm_op_BitConcatenate.i12.i10.i2(i10 %co, i2 0)

ST_2: tmp_460_cast (13)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:664
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i:2  %tmp_460_cast = zext i12 %tmp_s to i13

ST_2: StgValue_17 (14)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:664
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i:3  br label %.loopexit

ST_2: StgValue_18 (73)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:671
:0  ret void


 <State 3>: 2.33ns
ST_3: p_Val2_s (16)  [1/1] 0.00ns
.loopexit:0  %p_Val2_s = phi i8 [ 0, %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i ], [ %p_Val2_108, %.loopexit.loopexit ]

ST_3: h (17)  [1/1] 0.00ns
.loopexit:1  %h = phi i3 [ 0, %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i ], [ %h_24, %.loopexit.loopexit ]

ST_3: exitcond8 (18)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:664
.loopexit:2  %exitcond8 = icmp eq i3 %h, -4

ST_3: empty_103 (19)  [1/1] 0.00ns
.loopexit:3  %empty_103 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

ST_3: h_24 (20)  [1/1] 2.26ns  loc: acceleartor_hls_padding/components.cpp:664
.loopexit:4  %h_24 = add i3 %h, 1

ST_3: StgValue_24 (21)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:664
.loopexit:5  br i1 %exitcond8, label %_ifconv1, label %.preheader.preheader

ST_3: tmp_cast (23)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:666
.preheader.preheader:0  %tmp_cast = zext i3 %h to i13

ST_3: tmp_364 (24)  [1/1] 2.33ns  loc: acceleartor_hls_padding/components.cpp:666
.preheader.preheader:1  %tmp_364 = add i13 %tmp_cast, %tmp_460_cast

ST_3: tmp_464_cast (25)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:665
.preheader.preheader:2  %tmp_464_cast = call i15 @_ssdm_op_BitConcatenate.i15.i13.i2(i13 %tmp_364, i2 0)

ST_3: StgValue_28 (26)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:665
.preheader.preheader:3  br label %.preheader

ST_3: tmp_tr (58)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:669
_ifconv1:0  %tmp_tr = sext i8 %p_Val2_s to i9

ST_3: p_neg (60)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:669
_ifconv1:2  %p_neg = sub i9 0, %tmp_tr

ST_3: tmp_363 (61)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:669
_ifconv1:3  %tmp_363 = call i5 @_ssdm_op_PartSelect.i5.i9.i32.i32(i9 %p_neg, i32 4, i32 8)


 <State 4>: 5.61ns
ST_4: p_Val2_108 (28)  [1/1] 0.00ns
.preheader:0  %p_Val2_108 = phi i8 [ %p_Val2_s, %.preheader.preheader ], [ %sum_V, %_ifconv ]

ST_4: w (29)  [1/1] 0.00ns
.preheader:1  %w = phi i3 [ 0, %.preheader.preheader ], [ %w_24, %_ifconv ]

ST_4: exitcond (30)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:665
.preheader:2  %exitcond = icmp eq i3 %w, -4

ST_4: empty_104 (31)  [1/1] 0.00ns
.preheader:3  %empty_104 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

ST_4: w_24 (32)  [1/1] 2.26ns  loc: acceleartor_hls_padding/components.cpp:665
.preheader:4  %w_24 = add i3 %w, 1

ST_4: StgValue_37 (33)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:665
.preheader:5  br i1 %exitcond, label %.loopexit.loopexit, label %_ifconv

ST_4: tmp_221_cast (35)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:666
_ifconv:0  %tmp_221_cast = zext i3 %w to i15

ST_4: tmp_365 (36)  [1/1] 2.35ns  loc: acceleartor_hls_padding/components.cpp:666
_ifconv:1  %tmp_365 = add i15 %tmp_464_cast, %tmp_221_cast

ST_4: tmp_465_cast (37)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:666
_ifconv:2  %tmp_465_cast = zext i15 %tmp_365 to i64

ST_4: conv_last_output_V_a (38)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:666
_ifconv:3  %conv_last_output_V_a = getelementptr [8192 x i8]* @conv_last_output_V, i64 0, i64 %tmp_465_cast

ST_4: p_Val2_109 (40)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:666
_ifconv:5  %p_Val2_109 = load i8* %conv_last_output_V_a, align 1

ST_4: StgValue_43 (56)  [1/1] 0.00ns
.loopexit.loopexit:0  br label %.loopexit


 <State 5>: 5.57ns
ST_5: tmp_222 (39)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:666
_ifconv:4  %tmp_222 = sext i8 %p_Val2_108 to i9

ST_5: p_Val2_109 (40)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:666
_ifconv:5  %p_Val2_109 = load i8* %conv_last_output_V_a, align 1

ST_5: tmp_223 (41)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:666
_ifconv:6  %tmp_223 = sext i8 %p_Val2_109 to i9

ST_5: p_Val2_110 (42)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:666
_ifconv:7  %p_Val2_110 = add i9 %tmp_222, %tmp_223

ST_5: isneg (43)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:666
_ifconv:8  %isneg = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %p_Val2_110, i32 8)

ST_5: p_Val2_111 (44)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:666
_ifconv:9  %p_Val2_111 = add i8 %p_Val2_108, %p_Val2_109

ST_5: newsignbit (45)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:666
_ifconv:10  %newsignbit = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_111, i32 7)


 <State 6>: 4.14ns
ST_6: tmp_224 (46)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:666 (grouped into LUT with out node p_Val2_1)
_ifconv:11  %tmp_224 = xor i1 %newsignbit, true

ST_6: underflow (47)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:666 (grouped into LUT with out node p_Val2_1)
_ifconv:12  %underflow = and i1 %isneg, %tmp_224

ST_6: brmerge_i_i_i (48)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:666 (grouped into LUT with out node sum_V)
_ifconv:13  %brmerge_i_i_i = xor i1 %isneg, %newsignbit

ST_6: isneg_not (49)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:666 (grouped into LUT with out node sum_V)
_ifconv:14  %isneg_not = xor i1 %isneg, true

ST_6: brmerge (50)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:666 (grouped into LUT with out node sum_V)
_ifconv:15  %brmerge = or i1 %newsignbit, %isneg_not

ST_6: p_Val2_118_mux (51)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:666 (grouped into LUT with out node sum_V)
_ifconv:16  %p_Val2_118_mux = select i1 %brmerge_i_i_i, i8 127, i8 %p_Val2_111

ST_6: p_Val2_1 (52)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:666 (out node of the LUT)
_ifconv:17  %p_Val2_1 = select i1 %underflow, i8 -128, i8 %p_Val2_111

ST_6: sum_V (53)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:666 (out node of the LUT)
_ifconv:18  %sum_V = select i1 %brmerge, i8 %p_Val2_118_mux, i8 %p_Val2_1

ST_6: StgValue_59 (54)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:665
_ifconv:19  br label %.preheader


 <State 7>: 7.66ns
ST_7: tmp_310 (59)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:669
_ifconv1:1  %tmp_310 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_s, i32 7)

ST_7: p_lshr_cast (62)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:669
_ifconv1:4  %p_lshr_cast = zext i5 %tmp_363 to i6

ST_7: p_neg_t (63)  [1/1] 2.33ns  loc: acceleartor_hls_padding/components.cpp:669
_ifconv1:5  %p_neg_t = sub i6 0, %p_lshr_cast

ST_7: tmp_13 (64)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:669
_ifconv1:6  %tmp_13 = call i4 @_ssdm_op_PartSelect.i4.i8.i32.i32(i8 %p_Val2_s, i32 4, i32 7)

ST_7: tmp_14 (65)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:669
_ifconv1:7  %tmp_14 = sext i4 %tmp_13 to i5

ST_7: p_lshr_f_cast (66)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:669
_ifconv1:8  %p_lshr_f_cast = zext i5 %tmp_14 to i6

ST_7: tmp_15 (67)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:669
_ifconv1:9  %tmp_15 = select i1 %tmp_310, i6 %p_neg_t, i6 %p_lshr_f_cast

ST_7: p_Val2_107 (68)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:669
_ifconv1:10  %p_Val2_107 = sext i6 %tmp_15 to i8

ST_7: output_V_addr (69)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:669
_ifconv1:11  %output_V_addr = getelementptr [512 x i8]* %output_V, i64 0, i64 %tmp

ST_7: StgValue_69 (70)  [1/1] 3.25ns  loc: acceleartor_hls_padding/components.cpp:669
_ifconv1:12  store i8 %p_Val2_107, i8* %output_V_addr, align 1

ST_7: StgValue_70 (71)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:662
_ifconv1:13  br label %1



============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('co') with incoming values : ('co', acceleartor_hls_padding/components.cpp:662) [5]  (1.59 ns)

 <State 2>: 3.02ns
The critical path consists of the following:
	'phi' operation ('co') with incoming values : ('co', acceleartor_hls_padding/components.cpp:662) [5]  (0 ns)
	'icmp' operation ('exitcond7', acceleartor_hls_padding/components.cpp:662) [6]  (3.02 ns)

 <State 3>: 2.33ns
The critical path consists of the following:
	'phi' operation ('h') with incoming values : ('h', acceleartor_hls_padding/components.cpp:664) [17]  (0 ns)
	'add' operation ('tmp_364', acceleartor_hls_padding/components.cpp:666) [24]  (2.33 ns)

 <State 4>: 5.61ns
The critical path consists of the following:
	'phi' operation ('w') with incoming values : ('w', acceleartor_hls_padding/components.cpp:665) [29]  (0 ns)
	'add' operation ('tmp_365', acceleartor_hls_padding/components.cpp:666) [36]  (2.35 ns)
	'getelementptr' operation ('conv_last_output_V_a', acceleartor_hls_padding/components.cpp:666) [38]  (0 ns)
	'load' operation ('__Val2__', acceleartor_hls_padding/components.cpp:666) on array 'conv_last_output_V' [40]  (3.25 ns)

 <State 5>: 5.57ns
The critical path consists of the following:
	'load' operation ('__Val2__', acceleartor_hls_padding/components.cpp:666) on array 'conv_last_output_V' [40]  (3.25 ns)
	'add' operation ('__Val2__', acceleartor_hls_padding/components.cpp:666) [42]  (2.32 ns)

 <State 6>: 4.14ns
The critical path consists of the following:
	'xor' operation ('tmp_224', acceleartor_hls_padding/components.cpp:666) [46]  (0 ns)
	'and' operation ('underflow', acceleartor_hls_padding/components.cpp:666) [47]  (0 ns)
	'select' operation ('p_Val2_1', acceleartor_hls_padding/components.cpp:666) [52]  (2.07 ns)
	'select' operation ('sum.V', acceleartor_hls_padding/components.cpp:666) [53]  (2.07 ns)

 <State 7>: 7.66ns
The critical path consists of the following:
	'sub' operation ('p_neg_t', acceleartor_hls_padding/components.cpp:669) [63]  (2.33 ns)
	'select' operation ('tmp_15', acceleartor_hls_padding/components.cpp:669) [67]  (2.07 ns)
	'store' operation (acceleartor_hls_padding/components.cpp:669) of variable '__Val2__', acceleartor_hls_padding/components.cpp:669 on array 'output_V' [70]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
