// Seed: 1169363388
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  input wire id_5;
  output wire id_4;
  output supply0 id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_3 = -1'b0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  inout logic [7:0] id_7;
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  output uwire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_3 = -1;
  or primCall (id_5, id_7, id_2, id_6, id_1);
  module_0 modCall_1 (
      id_2,
      id_6,
      id_6,
      id_2,
      id_1,
      id_5
  );
  assign modCall_1.id_3 = 0;
  logic id_9 = id_9;
endmodule
