{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1703151405874 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1703151405875 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 21 18:36:45 2023 " "Processing started: Thu Dec 21 18:36:45 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1703151405875 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703151405875 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top_calculator -c top_calculator " "Command: quartus_map --read_settings_files=on --write_settings_files=off top_calculator -c top_calculator" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703151405875 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1703151406476 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1703151406476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_calculator.v 1 1 " "Found 1 design units, including 1 entities, in source file top_calculator.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_calculator " "Found entity 1: top_calculator" {  } { { "top_calculator.v" "" { Text "C:/Verilog/FPGA_project/top_calculator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703151419408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703151419408 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "fnd_d fnd_D segment_driver.v(6) " "Verilog HDL Declaration information at segment_driver.v(6): object \"fnd_d\" differs only in case from object \"fnd_D\" in the same scope" {  } { { "segment_driver.v" "" { Text "C:/Verilog/FPGA_project/segment_driver.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1703151419411 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "fnd_n fnd_N segment_driver.v(32) " "Verilog HDL Declaration information at segment_driver.v(32): object \"fnd_n\" differs only in case from object \"fnd_N\" in the same scope" {  } { { "segment_driver.v" "" { Text "C:/Verilog/FPGA_project/segment_driver.v" 32 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1703151419412 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "fnd_h fnd_H segment_driver.v(31) " "Verilog HDL Declaration information at segment_driver.v(31): object \"fnd_h\" differs only in case from object \"fnd_H\" in the same scope" {  } { { "segment_driver.v" "" { Text "C:/Verilog/FPGA_project/segment_driver.v" 31 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1703151419412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "segment_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file segment_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 segment_driver " "Found entity 1: segment_driver" {  } { { "segment_driver.v" "" { Text "C:/Verilog/FPGA_project/segment_driver.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703151419412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703151419412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keypad_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file keypad_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 keypad_driver " "Found entity 1: keypad_driver" {  } { { "keypad_driver.v" "" { Text "C:/Verilog/FPGA_project/keypad_driver.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703151419424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703151419424 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "interface interface.v(1) " "Verilog HDL Declaration warning at interface.v(1): \"interface\" is SystemVerilog-2005 keyword" {  } { { "interface.v" "" { Text "C:/Verilog/FPGA_project/interface.v" 1 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1703151419437 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "interface.v(62) " "Verilog HDL information at interface.v(62): always construct contains both blocking and non-blocking assignments" {  } { { "interface.v" "" { Text "C:/Verilog/FPGA_project/interface.v" 62 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1703151419437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interface.v 1 1 " "Found 1 design units, including 1 entities, in source file interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 interface " "Found entity 1: interface" {  } { { "interface.v" "" { Text "C:/Verilog/FPGA_project/interface.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703151419438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703151419438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divider.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divider " "Found entity 1: clock_divider" {  } { { "clock_divider.v" "" { Text "C:/Verilog/FPGA_project/clock_divider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703151419458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703151419458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "calculate.v 1 1 " "Found 1 design units, including 1 entities, in source file calculate.v" { { "Info" "ISGN_ENTITY_NAME" "1 calculate " "Found entity 1: calculate" {  } { { "calculate.v" "" { Text "C:/Verilog/FPGA_project/calculate.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703151419461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703151419461 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_calculator " "Elaborating entity \"top_calculator\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1703151419612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divider clock_divider:CLK " "Elaborating entity \"clock_divider\" for hierarchy \"clock_divider:CLK\"" {  } { { "top_calculator.v" "CLK" { Text "C:/Verilog/FPGA_project/top_calculator.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703151419615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segment_driver segment_driver:SDI " "Elaborating entity \"segment_driver\" for hierarchy \"segment_driver:SDI\"" {  } { { "top_calculator.v" "SDI" { Text "C:/Verilog/FPGA_project/top_calculator.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703151419626 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 segment_driver.v(276) " "Verilog HDL assignment warning at segment_driver.v(276): truncated value with size 32 to match size of target (3)" {  } { { "segment_driver.v" "" { Text "C:/Verilog/FPGA_project/segment_driver.v" 276 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1703151419630 "|top_calculator|segment_driver:SDI"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "segment_driver.v(56) " "Verilog HDL Case Statement warning at segment_driver.v(56): can't check case statement for completeness because the case expression has too many possible states" {  } { { "segment_driver.v" "" { Text "C:/Verilog/FPGA_project/segment_driver.v" 56 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1703151419630 "|top_calculator|segment_driver:SDI"}
{ "Warning" "WVRFX_VERI_2104_UNCONVERTED" "signBit set_segment segment_driver.v(51) " "Verilog HDL warning at segment_driver.v(51): variable signBit in static task or function set_segment may have unintended latch behavior" {  } { { "segment_driver.v" "" { Text "C:/Verilog/FPGA_project/segment_driver.v" 51 0 0 } }  } 0 10776 "Verilog HDL warning at %3!s!: variable %1!s! in static task or function %2!s! may have unintended latch behavior" 0 0 "Analysis & Synthesis" 0 -1 1703151419630 "|top_calculator|segment_driver:SDI"}
{ "Warning" "WVRFX_VERI_2104_UNCONVERTED" "data set_segment segment_driver.v(49) " "Verilog HDL warning at segment_driver.v(49): variable data in static task or function set_segment may have unintended latch behavior" {  } { { "segment_driver.v" "" { Text "C:/Verilog/FPGA_project/segment_driver.v" 49 0 0 } }  } 0 10776 "Verilog HDL warning at %3!s!: variable %1!s! in static task or function %2!s! may have unintended latch behavior" 0 0 "Analysis & Synthesis" 0 -1 1703151419630 "|top_calculator|segment_driver:SDI"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 segment_driver.v(288) " "Verilog HDL assignment warning at segment_driver.v(288): truncated value with size 32 to match size of target (3)" {  } { { "segment_driver.v" "" { Text "C:/Verilog/FPGA_project/segment_driver.v" 288 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1703151419630 "|top_calculator|segment_driver:SDI"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "set_segment.segment 0 segment_driver.v(50) " "Net \"set_segment.segment\" at segment_driver.v(50) has no driver or initial value, using a default initial value '0'" {  } { { "segment_driver.v" "" { Text "C:/Verilog/FPGA_project/segment_driver.v" 50 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1703151419630 "|top_calculator|segment_driver:SDI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set_segment.segment\[0\]\[0\] segment_driver.v(243) " "Inferred latch for \"set_segment.segment\[0\]\[0\]\" at segment_driver.v(243)" {  } { { "segment_driver.v" "" { Text "C:/Verilog/FPGA_project/segment_driver.v" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703151419630 "|top_calculator|segment_driver:SDI"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keypad_driver keypad_driver:KDI " "Elaborating entity \"keypad_driver\" for hierarchy \"keypad_driver:KDI\"" {  } { { "top_calculator.v" "KDI" { Text "C:/Verilog/FPGA_project/top_calculator.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703151419631 ""}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "keypad_driver.v(22) " "Verilog HDL Case Statement warning at keypad_driver.v(22): case item expression never matches the case expression" {  } { { "keypad_driver.v" "" { Text "C:/Verilog/FPGA_project/keypad_driver.v" 22 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1703151419632 "|top_calculator|keypad_driver:KDI"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "keypad_driver.v(25) " "Verilog HDL Case Statement warning at keypad_driver.v(25): case item expression never matches the case expression" {  } { { "keypad_driver.v" "" { Text "C:/Verilog/FPGA_project/keypad_driver.v" 25 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1703151419632 "|top_calculator|keypad_driver:KDI"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "keypad_driver.v(28) " "Verilog HDL Case Statement warning at keypad_driver.v(28): case item expression never matches the case expression" {  } { { "keypad_driver.v" "" { Text "C:/Verilog/FPGA_project/keypad_driver.v" 28 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1703151419632 "|top_calculator|keypad_driver:KDI"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "keypad_driver.v(31) " "Verilog HDL Case Statement warning at keypad_driver.v(31): case item expression never matches the case expression" {  } { { "keypad_driver.v" "" { Text "C:/Verilog/FPGA_project/keypad_driver.v" 31 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1703151419632 "|top_calculator|keypad_driver:KDI"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "keypad_driver.v(34) " "Verilog HDL Case Statement warning at keypad_driver.v(34): case item expression never matches the case expression" {  } { { "keypad_driver.v" "" { Text "C:/Verilog/FPGA_project/keypad_driver.v" 34 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1703151419632 "|top_calculator|keypad_driver:KDI"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "keypad_driver.v(37) " "Verilog HDL Case Statement warning at keypad_driver.v(37): case item expression never matches the case expression" {  } { { "keypad_driver.v" "" { Text "C:/Verilog/FPGA_project/keypad_driver.v" 37 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1703151419632 "|top_calculator|keypad_driver:KDI"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "keypad_driver.v(40) " "Verilog HDL Case Statement warning at keypad_driver.v(40): case item expression never matches the case expression" {  } { { "keypad_driver.v" "" { Text "C:/Verilog/FPGA_project/keypad_driver.v" 40 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1703151419633 "|top_calculator|keypad_driver:KDI"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "keypad_driver.v(43) " "Verilog HDL Case Statement warning at keypad_driver.v(43): case item expression never matches the case expression" {  } { { "keypad_driver.v" "" { Text "C:/Verilog/FPGA_project/keypad_driver.v" 43 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1703151419633 "|top_calculator|keypad_driver:KDI"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "keypad_driver.v(46) " "Verilog HDL Case Statement warning at keypad_driver.v(46): case item expression never matches the case expression" {  } { { "keypad_driver.v" "" { Text "C:/Verilog/FPGA_project/keypad_driver.v" 46 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1703151419633 "|top_calculator|keypad_driver:KDI"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "keypad_driver.v(49) " "Verilog HDL Case Statement warning at keypad_driver.v(49): case item expression never matches the case expression" {  } { { "keypad_driver.v" "" { Text "C:/Verilog/FPGA_project/keypad_driver.v" 49 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1703151419633 "|top_calculator|keypad_driver:KDI"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "keypad_driver.v(52) " "Verilog HDL Case Statement warning at keypad_driver.v(52): case item expression never matches the case expression" {  } { { "keypad_driver.v" "" { Text "C:/Verilog/FPGA_project/keypad_driver.v" 52 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1703151419633 "|top_calculator|keypad_driver:KDI"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "keypad_driver.v(55) " "Verilog HDL Case Statement warning at keypad_driver.v(55): case item expression never matches the case expression" {  } { { "keypad_driver.v" "" { Text "C:/Verilog/FPGA_project/keypad_driver.v" 55 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1703151419633 "|top_calculator|keypad_driver:KDI"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "keypad_driver.v(62) " "Verilog HDL Case Statement warning at keypad_driver.v(62): case item expression never matches the case expression" {  } { { "keypad_driver.v" "" { Text "C:/Verilog/FPGA_project/keypad_driver.v" 62 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1703151419634 "|top_calculator|keypad_driver:KDI"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "keypad_driver.v(65) " "Verilog HDL Case Statement warning at keypad_driver.v(65): case item expression never matches the case expression" {  } { { "keypad_driver.v" "" { Text "C:/Verilog/FPGA_project/keypad_driver.v" 65 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1703151419634 "|top_calculator|keypad_driver:KDI"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "keypad_driver.v(68) " "Verilog HDL Case Statement warning at keypad_driver.v(68): case item expression never matches the case expression" {  } { { "keypad_driver.v" "" { Text "C:/Verilog/FPGA_project/keypad_driver.v" 68 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1703151419634 "|top_calculator|keypad_driver:KDI"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "keypad_driver.v(21) " "Verilog HDL Case Statement warning at keypad_driver.v(21): can't check case statement for completeness because the case expression has too many possible states" {  } { { "keypad_driver.v" "" { Text "C:/Verilog/FPGA_project/keypad_driver.v" 21 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1703151419634 "|top_calculator|keypad_driver:KDI"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "calculate calculate:CAL " "Elaborating entity \"calculate\" for hierarchy \"calculate:CAL\"" {  } { { "top_calculator.v" "CAL" { Text "C:/Verilog/FPGA_project/top_calculator.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703151419644 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 calculate.v(41) " "Verilog HDL assignment warning at calculate.v(41): truncated value with size 64 to match size of target (32)" {  } { { "calculate.v" "" { Text "C:/Verilog/FPGA_project/calculate.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1703151419647 "|top_calculator|calculate:CAL"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "interface interface:UI " "Elaborating entity \"interface\" for hierarchy \"interface:UI\"" {  } { { "top_calculator.v" "UI" { Text "C:/Verilog/FPGA_project/top_calculator.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703151419649 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 interface.v(139) " "Verilog HDL assignment warning at interface.v(139): truncated value with size 32 to match size of target (3)" {  } { { "interface.v" "" { Text "C:/Verilog/FPGA_project/interface.v" 139 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1703151419653 "|top_calculator|interface:UI"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 interface.v(154) " "Verilog HDL assignment warning at interface.v(154): truncated value with size 32 to match size of target (3)" {  } { { "interface.v" "" { Text "C:/Verilog/FPGA_project/interface.v" 154 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1703151419655 "|top_calculator|interface:UI"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 interface.v(231) " "Verilog HDL assignment warning at interface.v(231): truncated value with size 32 to match size of target (3)" {  } { { "interface.v" "" { Text "C:/Verilog/FPGA_project/interface.v" 231 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1703151419658 "|top_calculator|interface:UI"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 interface.v(245) " "Verilog HDL assignment warning at interface.v(245): truncated value with size 32 to match size of target (3)" {  } { { "interface.v" "" { Text "C:/Verilog/FPGA_project/interface.v" 245 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1703151419659 "|top_calculator|interface:UI"}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "segment_driver.v" "" { Text "C:/Verilog/FPGA_project/segment_driver.v" 280 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1703151420485 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1703151420486 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "segment_driver:SDI\|fnd_s\[0\] segment_driver:SDI\|fnd_s\[0\]~_emulated segment_driver:SDI\|fnd_s\[0\]~1 " "Register \"segment_driver:SDI\|fnd_s\[0\]\" is converted into an equivalent circuit using register \"segment_driver:SDI\|fnd_s\[0\]~_emulated\" and latch \"segment_driver:SDI\|fnd_s\[0\]~1\"" {  } { { "segment_driver.v" "" { Text "C:/Verilog/FPGA_project/segment_driver.v" 280 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1703151420487 "|top_calculator|segment_driver:SDI|fnd_s[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "segment_driver:SDI\|fnd_s\[1\] segment_driver:SDI\|fnd_s\[1\]~_emulated segment_driver:SDI\|fnd_s\[1\]~5 " "Register \"segment_driver:SDI\|fnd_s\[1\]\" is converted into an equivalent circuit using register \"segment_driver:SDI\|fnd_s\[1\]~_emulated\" and latch \"segment_driver:SDI\|fnd_s\[1\]~5\"" {  } { { "segment_driver.v" "" { Text "C:/Verilog/FPGA_project/segment_driver.v" 280 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1703151420487 "|top_calculator|segment_driver:SDI|fnd_s[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "segment_driver:SDI\|fnd_s\[2\] segment_driver:SDI\|fnd_s\[2\]~_emulated segment_driver:SDI\|fnd_s\[2\]~9 " "Register \"segment_driver:SDI\|fnd_s\[2\]\" is converted into an equivalent circuit using register \"segment_driver:SDI\|fnd_s\[2\]~_emulated\" and latch \"segment_driver:SDI\|fnd_s\[2\]~9\"" {  } { { "segment_driver.v" "" { Text "C:/Verilog/FPGA_project/segment_driver.v" 280 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1703151420487 "|top_calculator|segment_driver:SDI|fnd_s[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "segment_driver:SDI\|fnd_s\[3\] segment_driver:SDI\|fnd_s\[3\]~_emulated segment_driver:SDI\|fnd_s\[3\]~13 " "Register \"segment_driver:SDI\|fnd_s\[3\]\" is converted into an equivalent circuit using register \"segment_driver:SDI\|fnd_s\[3\]~_emulated\" and latch \"segment_driver:SDI\|fnd_s\[3\]~13\"" {  } { { "segment_driver.v" "" { Text "C:/Verilog/FPGA_project/segment_driver.v" 280 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1703151420487 "|top_calculator|segment_driver:SDI|fnd_s[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "segment_driver:SDI\|fnd_s\[4\] segment_driver:SDI\|fnd_s\[4\]~_emulated segment_driver:SDI\|fnd_s\[4\]~17 " "Register \"segment_driver:SDI\|fnd_s\[4\]\" is converted into an equivalent circuit using register \"segment_driver:SDI\|fnd_s\[4\]~_emulated\" and latch \"segment_driver:SDI\|fnd_s\[4\]~17\"" {  } { { "segment_driver.v" "" { Text "C:/Verilog/FPGA_project/segment_driver.v" 280 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1703151420487 "|top_calculator|segment_driver:SDI|fnd_s[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "segment_driver:SDI\|fnd_s\[5\] segment_driver:SDI\|fnd_s\[5\]~_emulated segment_driver:SDI\|fnd_s\[5\]~21 " "Register \"segment_driver:SDI\|fnd_s\[5\]\" is converted into an equivalent circuit using register \"segment_driver:SDI\|fnd_s\[5\]~_emulated\" and latch \"segment_driver:SDI\|fnd_s\[5\]~21\"" {  } { { "segment_driver.v" "" { Text "C:/Verilog/FPGA_project/segment_driver.v" 280 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1703151420487 "|top_calculator|segment_driver:SDI|fnd_s[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "segment_driver:SDI\|fnd_d\[6\] segment_driver:SDI\|fnd_d\[6\]~_emulated segment_driver:SDI\|fnd_d\[6\]~1 " "Register \"segment_driver:SDI\|fnd_d\[6\]\" is converted into an equivalent circuit using register \"segment_driver:SDI\|fnd_d\[6\]~_emulated\" and latch \"segment_driver:SDI\|fnd_d\[6\]~1\"" {  } { { "segment_driver.v" "" { Text "C:/Verilog/FPGA_project/segment_driver.v" 280 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1703151420487 "|top_calculator|segment_driver:SDI|fnd_d[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "segment_driver:SDI\|fnd_cnt\[0\] segment_driver:SDI\|fnd_cnt\[0\]~_emulated segment_driver:SDI\|fnd_cnt\[0\]~1 " "Register \"segment_driver:SDI\|fnd_cnt\[0\]\" is converted into an equivalent circuit using register \"segment_driver:SDI\|fnd_cnt\[0\]~_emulated\" and latch \"segment_driver:SDI\|fnd_cnt\[0\]~1\"" {  } { { "segment_driver.v" "" { Text "C:/Verilog/FPGA_project/segment_driver.v" 280 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1703151420487 "|top_calculator|segment_driver:SDI|fnd_cnt[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "segment_driver:SDI\|fnd_cnt\[2\] segment_driver:SDI\|fnd_cnt\[2\]~_emulated segment_driver:SDI\|fnd_cnt\[2\]~5 " "Register \"segment_driver:SDI\|fnd_cnt\[2\]\" is converted into an equivalent circuit using register \"segment_driver:SDI\|fnd_cnt\[2\]~_emulated\" and latch \"segment_driver:SDI\|fnd_cnt\[2\]~5\"" {  } { { "segment_driver.v" "" { Text "C:/Verilog/FPGA_project/segment_driver.v" 280 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1703151420487 "|top_calculator|segment_driver:SDI|fnd_cnt[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "segment_driver:SDI\|fnd_cnt\[1\] segment_driver:SDI\|fnd_cnt\[1\]~_emulated segment_driver:SDI\|fnd_cnt\[1\]~9 " "Register \"segment_driver:SDI\|fnd_cnt\[1\]\" is converted into an equivalent circuit using register \"segment_driver:SDI\|fnd_cnt\[1\]~_emulated\" and latch \"segment_driver:SDI\|fnd_cnt\[1\]~9\"" {  } { { "segment_driver.v" "" { Text "C:/Verilog/FPGA_project/segment_driver.v" 280 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1703151420487 "|top_calculator|segment_driver:SDI|fnd_cnt[1]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1703151420487 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "fnd_d\[0\] GND " "Pin \"fnd_d\[0\]\" is stuck at GND" {  } { { "top_calculator.v" "" { Text "C:/Verilog/FPGA_project/top_calculator.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1703151420504 "|top_calculator|fnd_d[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fnd_d\[1\] GND " "Pin \"fnd_d\[1\]\" is stuck at GND" {  } { { "top_calculator.v" "" { Text "C:/Verilog/FPGA_project/top_calculator.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1703151420504 "|top_calculator|fnd_d[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fnd_d\[2\] GND " "Pin \"fnd_d\[2\]\" is stuck at GND" {  } { { "top_calculator.v" "" { Text "C:/Verilog/FPGA_project/top_calculator.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1703151420504 "|top_calculator|fnd_d[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fnd_d\[3\] GND " "Pin \"fnd_d\[3\]\" is stuck at GND" {  } { { "top_calculator.v" "" { Text "C:/Verilog/FPGA_project/top_calculator.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1703151420504 "|top_calculator|fnd_d[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fnd_d\[4\] GND " "Pin \"fnd_d\[4\]\" is stuck at GND" {  } { { "top_calculator.v" "" { Text "C:/Verilog/FPGA_project/top_calculator.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1703151420504 "|top_calculator|fnd_d[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fnd_d\[5\] GND " "Pin \"fnd_d\[5\]\" is stuck at GND" {  } { { "top_calculator.v" "" { Text "C:/Verilog/FPGA_project/top_calculator.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1703151420504 "|top_calculator|fnd_d[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fnd_d\[7\] GND " "Pin \"fnd_d\[7\]\" is stuck at GND" {  } { { "top_calculator.v" "" { Text "C:/Verilog/FPGA_project/top_calculator.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1703151420504 "|top_calculator|fnd_d[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1703151420504 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1703151420574 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "26 " "26 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1703151420898 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Verilog/FPGA_project/output_files/top_calculator.map.smsg " "Generated suppressed messages file C:/Verilog/FPGA_project/output_files/top_calculator.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703151420946 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1703151421088 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703151421088 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "15 " "Design contains 15 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pb\[0\] " "No output dependent on input pin \"pb\[0\]\"" {  } { { "top_calculator.v" "" { Text "C:/Verilog/FPGA_project/top_calculator.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1703151421149 "|top_calculator|pb[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pb\[1\] " "No output dependent on input pin \"pb\[1\]\"" {  } { { "top_calculator.v" "" { Text "C:/Verilog/FPGA_project/top_calculator.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1703151421149 "|top_calculator|pb[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pb\[2\] " "No output dependent on input pin \"pb\[2\]\"" {  } { { "top_calculator.v" "" { Text "C:/Verilog/FPGA_project/top_calculator.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1703151421149 "|top_calculator|pb[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pb\[3\] " "No output dependent on input pin \"pb\[3\]\"" {  } { { "top_calculator.v" "" { Text "C:/Verilog/FPGA_project/top_calculator.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1703151421149 "|top_calculator|pb[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pb\[4\] " "No output dependent on input pin \"pb\[4\]\"" {  } { { "top_calculator.v" "" { Text "C:/Verilog/FPGA_project/top_calculator.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1703151421149 "|top_calculator|pb[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pb\[5\] " "No output dependent on input pin \"pb\[5\]\"" {  } { { "top_calculator.v" "" { Text "C:/Verilog/FPGA_project/top_calculator.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1703151421149 "|top_calculator|pb[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pb\[6\] " "No output dependent on input pin \"pb\[6\]\"" {  } { { "top_calculator.v" "" { Text "C:/Verilog/FPGA_project/top_calculator.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1703151421149 "|top_calculator|pb[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pb\[7\] " "No output dependent on input pin \"pb\[7\]\"" {  } { { "top_calculator.v" "" { Text "C:/Verilog/FPGA_project/top_calculator.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1703151421149 "|top_calculator|pb[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pb\[8\] " "No output dependent on input pin \"pb\[8\]\"" {  } { { "top_calculator.v" "" { Text "C:/Verilog/FPGA_project/top_calculator.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1703151421149 "|top_calculator|pb[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pb\[9\] " "No output dependent on input pin \"pb\[9\]\"" {  } { { "top_calculator.v" "" { Text "C:/Verilog/FPGA_project/top_calculator.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1703151421149 "|top_calculator|pb[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pb\[10\] " "No output dependent on input pin \"pb\[10\]\"" {  } { { "top_calculator.v" "" { Text "C:/Verilog/FPGA_project/top_calculator.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1703151421149 "|top_calculator|pb[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pb\[11\] " "No output dependent on input pin \"pb\[11\]\"" {  } { { "top_calculator.v" "" { Text "C:/Verilog/FPGA_project/top_calculator.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1703151421149 "|top_calculator|pb[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pb\[13\] " "No output dependent on input pin \"pb\[13\]\"" {  } { { "top_calculator.v" "" { Text "C:/Verilog/FPGA_project/top_calculator.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1703151421149 "|top_calculator|pb[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pb\[14\] " "No output dependent on input pin \"pb\[14\]\"" {  } { { "top_calculator.v" "" { Text "C:/Verilog/FPGA_project/top_calculator.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1703151421149 "|top_calculator|pb[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pb\[15\] " "No output dependent on input pin \"pb\[15\]\"" {  } { { "top_calculator.v" "" { Text "C:/Verilog/FPGA_project/top_calculator.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1703151421149 "|top_calculator|pb[15]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1703151421149 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "89 " "Implemented 89 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "17 " "Implemented 17 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1703151421150 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1703151421150 ""} { "Info" "ICUT_CUT_TM_LCELLS" "58 " "Implemented 58 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1703151421150 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1703151421150 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 64 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 64 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4748 " "Peak virtual memory: 4748 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1703151421183 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 21 18:37:01 2023 " "Processing ended: Thu Dec 21 18:37:01 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1703151421183 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1703151421183 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1703151421183 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1703151421183 ""}
