-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2019.1
-- Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity p_sc_stream_imagedatafix_thread is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    din_0_dout : IN STD_LOGIC_VECTOR (127 downto 0);
    din_0_empty_n : IN STD_LOGIC;
    din_0_read : OUT STD_LOGIC;
    din_1_dout : IN STD_LOGIC_VECTOR (0 downto 0);
    din_1_empty_n : IN STD_LOGIC;
    din_1_read : OUT STD_LOGIC;
    din_2_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    din_2_empty_n : IN STD_LOGIC;
    din_2_read : OUT STD_LOGIC;
    enable_dout : IN STD_LOGIC_VECTOR (0 downto 0);
    enable_empty_n : IN STD_LOGIC;
    enable_read : OUT STD_LOGIC;
    sc_fifo_chn_1_din : OUT STD_LOGIC_VECTOR (0 downto 0);
    sc_fifo_chn_1_full_n : IN STD_LOGIC;
    sc_fifo_chn_1_write : OUT STD_LOGIC;
    sc_fifo_chn_114_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    sc_fifo_chn_114_full_n : IN STD_LOGIC;
    sc_fifo_chn_114_write : OUT STD_LOGIC;
    sc_fifo_chn_115_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    sc_fifo_chn_115_full_n : IN STD_LOGIC;
    sc_fifo_chn_115_write : OUT STD_LOGIC;
    sc_fifo_chn_116_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    sc_fifo_chn_116_full_n : IN STD_LOGIC;
    sc_fifo_chn_116_write : OUT STD_LOGIC;
    sc_fifo_chn_117_din : OUT STD_LOGIC;
    sc_fifo_chn_117_full_n : IN STD_LOGIC;
    sc_fifo_chn_117_write : OUT STD_LOGIC;
    sc_fifo_chn_320_din : OUT STD_LOGIC_VECTOR (127 downto 0);
    sc_fifo_chn_320_full_n : IN STD_LOGIC;
    sc_fifo_chn_320_write : OUT STD_LOGIC;
    sc_fifo_chn_421_din : OUT STD_LOGIC_VECTOR (0 downto 0);
    sc_fifo_chn_421_full_n : IN STD_LOGIC;
    sc_fifo_chn_421_write : OUT STD_LOGIC;
    sc_fifo_chn_522_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    sc_fifo_chn_522_full_n : IN STD_LOGIC;
    sc_fifo_chn_522_write : OUT STD_LOGIC );
end;


architecture behav of p_sc_stream_imagedatafix_thread is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (7 downto 0) := "00000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (7 downto 0) := "00000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (7 downto 0) := "00001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (7 downto 0) := "00010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (7 downto 0) := "00100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (7 downto 0) := "01000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (7 downto 0) := "10000000";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv3_1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_const_lv3_2 : STD_LOGIC_VECTOR (2 downto 0) := "010";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv5_1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_27 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100111";
    constant ap_const_lv32_28 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101000";
    constant ap_const_lv32_2F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101111";
    constant ap_const_lv32_30 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110000";
    constant ap_const_lv32_37 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110111";
    constant ap_const_lv32_38 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111000";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv32_40 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000000";
    constant ap_const_lv32_47 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000111";
    constant ap_const_lv32_48 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001000";
    constant ap_const_lv32_4F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001111";
    constant ap_const_lv32_50 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010000";
    constant ap_const_lv32_57 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010111";
    constant ap_const_lv32_58 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001011000";
    constant ap_const_lv32_5F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001011111";
    constant ap_const_lv32_60 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001100000";
    constant ap_const_lv32_67 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001100111";
    constant ap_const_lv32_68 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001101000";
    constant ap_const_lv32_6F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001101111";
    constant ap_const_lv32_70 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001110000";
    constant ap_const_lv32_77 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001110111";
    constant ap_const_lv32_78 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001111000";
    constant ap_const_lv32_7F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001111111";
    constant ap_const_lv5_F : STD_LOGIC_VECTOR (4 downto 0) := "01111";
    constant ap_const_boolean_1 : BOOLEAN := true;

    signal din_0_blk_n : STD_LOGIC;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal icmp_ln879_reg_1589 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal din_1_blk_n : STD_LOGIC;
    signal din_2_blk_n : STD_LOGIC;
    signal enable_blk_n : STD_LOGIC;
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal sc_fifo_chn_1_blk_n : STD_LOGIC;
    signal sc_fifo_chn_114_blk_n : STD_LOGIC;
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal icmp_ln879_2_reg_1593 : STD_LOGIC_VECTOR (0 downto 0);
    signal sc_fifo_chn_115_blk_n : STD_LOGIC;
    signal or_ln226_reg_1607 : STD_LOGIC_VECTOR (0 downto 0);
    signal sc_fifo_chn_116_blk_n : STD_LOGIC;
    signal or_ln232_reg_1616 : STD_LOGIC_VECTOR (0 downto 0);
    signal sc_fifo_chn_117_blk_n : STD_LOGIC;
    signal sc_fifo_chn_320_blk_n : STD_LOGIC;
    signal sc_fifo_chn_421_blk_n : STD_LOGIC;
    signal sc_fifo_chn_522_blk_n : STD_LOGIC;
    signal ap_block_state2 : BOOLEAN;
    signal val_V_reg_1577 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln210_fu_892_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal zext_ln210_reg_1584 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal icmp_ln879_fu_896_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln879_2_fu_902_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal itr_V_fu_908_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_V_fu_1084_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_V_reg_1602 : STD_LOGIC_VECTOR (7 downto 0);
    signal io_acc_block_signal_op168 : STD_LOGIC;
    signal ap_block_state6 : BOOLEAN;
    signal or_ln226_fu_1136_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_V_3_fu_1146_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_V_3_reg_1611 : STD_LOGIC_VECTOR (7 downto 0);
    signal or_ln232_fu_1205_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_V_4_fu_1215_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_V_4_reg_1620 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln240_fu_1285_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_block_state7 : BOOLEAN;
    signal raw_pixels_15_V_2_reg_360 : STD_LOGIC_VECTOR (7 downto 0);
    signal raw_pixels_15_V_3_reg_554 : STD_LOGIC_VECTOR (7 downto 0);
    signal and_ln244_fu_1299_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal raw_pixels_14_V_2_reg_370 : STD_LOGIC_VECTOR (7 downto 0);
    signal raw_pixels_14_V_3_reg_566 : STD_LOGIC_VECTOR (7 downto 0);
    signal raw_pixels_13_V_2_reg_380 : STD_LOGIC_VECTOR (7 downto 0);
    signal raw_pixels_13_V_3_reg_578 : STD_LOGIC_VECTOR (7 downto 0);
    signal raw_pixels_12_V_2_reg_390 : STD_LOGIC_VECTOR (7 downto 0);
    signal raw_pixels_12_V_3_reg_590 : STD_LOGIC_VECTOR (7 downto 0);
    signal raw_pixels_11_V_2_reg_400 : STD_LOGIC_VECTOR (7 downto 0);
    signal raw_pixels_11_V_3_reg_602 : STD_LOGIC_VECTOR (7 downto 0);
    signal raw_pixels_10_V_2_reg_410 : STD_LOGIC_VECTOR (7 downto 0);
    signal raw_pixels_10_V_3_reg_614 : STD_LOGIC_VECTOR (7 downto 0);
    signal raw_pixels_9_V_2_reg_420 : STD_LOGIC_VECTOR (7 downto 0);
    signal raw_pixels_9_V_3_reg_626 : STD_LOGIC_VECTOR (7 downto 0);
    signal raw_pixels_8_V_2_reg_430 : STD_LOGIC_VECTOR (7 downto 0);
    signal raw_pixels_8_V_3_reg_638 : STD_LOGIC_VECTOR (7 downto 0);
    signal raw_pixels_7_V_2_reg_440 : STD_LOGIC_VECTOR (7 downto 0);
    signal raw_pixels_7_V_3_reg_650 : STD_LOGIC_VECTOR (7 downto 0);
    signal raw_pixels_6_V_2_reg_450 : STD_LOGIC_VECTOR (7 downto 0);
    signal raw_pixels_6_V_3_reg_662 : STD_LOGIC_VECTOR (7 downto 0);
    signal raw_pixels_5_V_2_reg_460 : STD_LOGIC_VECTOR (7 downto 0);
    signal raw_pixels_5_V_3_reg_674 : STD_LOGIC_VECTOR (7 downto 0);
    signal raw_pixels_4_V_2_reg_470 : STD_LOGIC_VECTOR (7 downto 0);
    signal raw_pixels_4_V_3_reg_686 : STD_LOGIC_VECTOR (7 downto 0);
    signal raw_pixels_3_V_2_reg_480 : STD_LOGIC_VECTOR (7 downto 0);
    signal raw_pixels_3_V_3_reg_698 : STD_LOGIC_VECTOR (7 downto 0);
    signal raw_pixels_2_V_2_reg_490 : STD_LOGIC_VECTOR (7 downto 0);
    signal raw_pixels_2_V_3_reg_710 : STD_LOGIC_VECTOR (7 downto 0);
    signal raw_pixels_1_V_2_reg_500 : STD_LOGIC_VECTOR (7 downto 0);
    signal raw_pixels_1_V_3_reg_722 : STD_LOGIC_VECTOR (7 downto 0);
    signal raw_pixels_0_V_2_reg_510 : STD_LOGIC_VECTOR (7 downto 0);
    signal raw_pixels_0_V_3_reg_734 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_in_1_1_reg_520 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_in_1_2_reg_746 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_0199_0_reg_530 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_phi_mux_p_0199_3_phi_fu_806_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal t_V_reg_542 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_phi_mux_raw_pixels_15_V_3_phi_fu_558_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_raw_pixels_14_V_3_phi_fu_570_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_raw_pixels_13_V_3_phi_fu_582_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_raw_pixels_12_V_3_phi_fu_594_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_raw_pixels_11_V_3_phi_fu_606_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_raw_pixels_10_V_3_phi_fu_618_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_raw_pixels_9_V_3_phi_fu_630_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_raw_pixels_8_V_3_phi_fu_642_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_raw_pixels_7_V_3_phi_fu_654_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_raw_pixels_6_V_3_phi_fu_666_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_raw_pixels_5_V_3_phi_fu_678_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_raw_pixels_4_V_3_phi_fu_690_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_raw_pixels_3_V_3_phi_fu_702_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_raw_pixels_2_V_3_phi_fu_714_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_raw_pixels_1_V_3_phi_fu_726_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal raw_pixels_0_V_1_fu_914_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_raw_pixels_0_V_3_phi_fu_738_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_830_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_p_0199_1_phi_fu_762_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal p_0199_1_reg_758 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_phi_mux_t_V_1_phi_fu_773_p4 : STD_LOGIC_VECTOR (4 downto 0);
    signal t_V_1_reg_770 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_phi_mux_p_0199_2_phi_fu_782_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal itr_V_1_fu_1184_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_phi_mux_t_V_2_phi_fu_794_p4 : STD_LOGIC_VECTOR (4 downto 0);
    signal t_V_2_reg_791 : STD_LOGIC_VECTOR (4 downto 0);
    signal p_0199_3_reg_802 : STD_LOGIC_VECTOR (2 downto 0);
    signal itr_V_2_fu_1266_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_phi_mux_p_0203_3_phi_fu_818_p4 : STD_LOGIC_VECTOR (4 downto 0);
    signal p_0203_3_reg_815 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_in_1_02_fu_226 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal raw_pixels_0_V_fu_230 : STD_LOGIC_VECTOR (7 downto 0);
    signal raw_pixels_1_V_1_fu_234 : STD_LOGIC_VECTOR (7 downto 0);
    signal raw_pixels_2_V_1_fu_238 : STD_LOGIC_VECTOR (7 downto 0);
    signal raw_pixels_3_V_1_fu_242 : STD_LOGIC_VECTOR (7 downto 0);
    signal raw_pixels_4_V_1_fu_246 : STD_LOGIC_VECTOR (7 downto 0);
    signal raw_pixels_5_V_1_fu_250 : STD_LOGIC_VECTOR (7 downto 0);
    signal raw_pixels_6_V_1_fu_254 : STD_LOGIC_VECTOR (7 downto 0);
    signal raw_pixels_7_V_1_fu_258 : STD_LOGIC_VECTOR (7 downto 0);
    signal raw_pixels_8_V_1_fu_262 : STD_LOGIC_VECTOR (7 downto 0);
    signal raw_pixels_9_V_1_fu_266 : STD_LOGIC_VECTOR (7 downto 0);
    signal raw_pixels_10_V_1_fu_270 : STD_LOGIC_VECTOR (7 downto 0);
    signal raw_pixels_11_V_1_fu_274 : STD_LOGIC_VECTOR (7 downto 0);
    signal raw_pixels_12_V_1_fu_278 : STD_LOGIC_VECTOR (7 downto 0);
    signal raw_pixels_13_V_1_fu_282 : STD_LOGIC_VECTOR (7 downto 0);
    signal raw_pixels_14_V_1_fu_286 : STD_LOGIC_VECTOR (7 downto 0);
    signal raw_pixels_15_V_1_fu_290 : STD_LOGIC_VECTOR (7 downto 0);
    signal io_acc_block_signal_op133 : STD_LOGIC;
    signal io_acc_block_signal_op137 : STD_LOGIC;
    signal ap_block_state3 : BOOLEAN;
    signal tmp_53_fu_1122_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln879_3_fu_1130_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_V_3_fu_1146_p17 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_54_fu_1191_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln879_4_fu_1199_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_V_4_fu_1215_p17 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln879_5_fu_1253_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_55_fu_1277_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln891_fu_1273_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal phitmp_fu_1293_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_condition_128 : BOOLEAN;
    signal ap_condition_183 : BOOLEAN;

    component p_sc_stream_imagedatafix_mux_164_8_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        din4_WIDTH : INTEGER;
        din5_WIDTH : INTEGER;
        din6_WIDTH : INTEGER;
        din7_WIDTH : INTEGER;
        din8_WIDTH : INTEGER;
        din9_WIDTH : INTEGER;
        din10_WIDTH : INTEGER;
        din11_WIDTH : INTEGER;
        din12_WIDTH : INTEGER;
        din13_WIDTH : INTEGER;
        din14_WIDTH : INTEGER;
        din15_WIDTH : INTEGER;
        din16_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (7 downto 0);
        din3 : IN STD_LOGIC_VECTOR (7 downto 0);
        din4 : IN STD_LOGIC_VECTOR (7 downto 0);
        din5 : IN STD_LOGIC_VECTOR (7 downto 0);
        din6 : IN STD_LOGIC_VECTOR (7 downto 0);
        din7 : IN STD_LOGIC_VECTOR (7 downto 0);
        din8 : IN STD_LOGIC_VECTOR (7 downto 0);
        din9 : IN STD_LOGIC_VECTOR (7 downto 0);
        din10 : IN STD_LOGIC_VECTOR (7 downto 0);
        din11 : IN STD_LOGIC_VECTOR (7 downto 0);
        din12 : IN STD_LOGIC_VECTOR (7 downto 0);
        din13 : IN STD_LOGIC_VECTOR (7 downto 0);
        din14 : IN STD_LOGIC_VECTOR (7 downto 0);
        din15 : IN STD_LOGIC_VECTOR (7 downto 0);
        din16 : IN STD_LOGIC_VECTOR (3 downto 0);
        dout : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;



begin
    p_sc_stream_imagedatafix_mux_164_8_1_1_U94 : component p_sc_stream_imagedatafix_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => ap_phi_mux_raw_pixels_0_V_3_phi_fu_738_p4,
        din1 => ap_phi_mux_raw_pixels_1_V_3_phi_fu_726_p4,
        din2 => ap_phi_mux_raw_pixels_2_V_3_phi_fu_714_p4,
        din3 => ap_phi_mux_raw_pixels_3_V_3_phi_fu_702_p4,
        din4 => ap_phi_mux_raw_pixels_4_V_3_phi_fu_690_p4,
        din5 => ap_phi_mux_raw_pixels_5_V_3_phi_fu_678_p4,
        din6 => ap_phi_mux_raw_pixels_6_V_3_phi_fu_666_p4,
        din7 => ap_phi_mux_raw_pixels_7_V_3_phi_fu_654_p4,
        din8 => ap_phi_mux_raw_pixels_8_V_3_phi_fu_642_p4,
        din9 => ap_phi_mux_raw_pixels_9_V_3_phi_fu_630_p4,
        din10 => ap_phi_mux_raw_pixels_10_V_3_phi_fu_618_p4,
        din11 => ap_phi_mux_raw_pixels_11_V_3_phi_fu_606_p4,
        din12 => ap_phi_mux_raw_pixels_12_V_3_phi_fu_594_p4,
        din13 => ap_phi_mux_raw_pixels_13_V_3_phi_fu_582_p4,
        din14 => ap_phi_mux_raw_pixels_14_V_3_phi_fu_570_p4,
        din15 => ap_phi_mux_raw_pixels_15_V_3_phi_fu_558_p4,
        din16 => t_V_reg_542,
        dout => tmp_V_fu_1084_p18);

    p_sc_stream_imagedatafix_mux_164_8_1_1_U95 : component p_sc_stream_imagedatafix_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => ap_phi_mux_raw_pixels_0_V_3_phi_fu_738_p4,
        din1 => ap_phi_mux_raw_pixels_1_V_3_phi_fu_726_p4,
        din2 => ap_phi_mux_raw_pixels_2_V_3_phi_fu_714_p4,
        din3 => ap_phi_mux_raw_pixels_3_V_3_phi_fu_702_p4,
        din4 => ap_phi_mux_raw_pixels_4_V_3_phi_fu_690_p4,
        din5 => ap_phi_mux_raw_pixels_5_V_3_phi_fu_678_p4,
        din6 => ap_phi_mux_raw_pixels_6_V_3_phi_fu_666_p4,
        din7 => ap_phi_mux_raw_pixels_7_V_3_phi_fu_654_p4,
        din8 => ap_phi_mux_raw_pixels_8_V_3_phi_fu_642_p4,
        din9 => ap_phi_mux_raw_pixels_9_V_3_phi_fu_630_p4,
        din10 => ap_phi_mux_raw_pixels_10_V_3_phi_fu_618_p4,
        din11 => ap_phi_mux_raw_pixels_11_V_3_phi_fu_606_p4,
        din12 => ap_phi_mux_raw_pixels_12_V_3_phi_fu_594_p4,
        din13 => ap_phi_mux_raw_pixels_13_V_3_phi_fu_582_p4,
        din14 => ap_phi_mux_raw_pixels_14_V_3_phi_fu_570_p4,
        din15 => ap_phi_mux_raw_pixels_15_V_3_phi_fu_558_p4,
        din16 => tmp_V_3_fu_1146_p17,
        dout => tmp_V_3_fu_1146_p18);

    p_sc_stream_imagedatafix_mux_164_8_1_1_U96 : component p_sc_stream_imagedatafix_mux_164_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => ap_phi_mux_raw_pixels_0_V_3_phi_fu_738_p4,
        din1 => ap_phi_mux_raw_pixels_1_V_3_phi_fu_726_p4,
        din2 => ap_phi_mux_raw_pixels_2_V_3_phi_fu_714_p4,
        din3 => ap_phi_mux_raw_pixels_3_V_3_phi_fu_702_p4,
        din4 => ap_phi_mux_raw_pixels_4_V_3_phi_fu_690_p4,
        din5 => ap_phi_mux_raw_pixels_5_V_3_phi_fu_678_p4,
        din6 => ap_phi_mux_raw_pixels_6_V_3_phi_fu_666_p4,
        din7 => ap_phi_mux_raw_pixels_7_V_3_phi_fu_654_p4,
        din8 => ap_phi_mux_raw_pixels_8_V_3_phi_fu_642_p4,
        din9 => ap_phi_mux_raw_pixels_9_V_3_phi_fu_630_p4,
        din10 => ap_phi_mux_raw_pixels_10_V_3_phi_fu_618_p4,
        din11 => ap_phi_mux_raw_pixels_11_V_3_phi_fu_606_p4,
        din12 => ap_phi_mux_raw_pixels_12_V_3_phi_fu_594_p4,
        din13 => ap_phi_mux_raw_pixels_13_V_3_phi_fu_582_p4,
        din14 => ap_phi_mux_raw_pixels_14_V_3_phi_fu_570_p4,
        din15 => ap_phi_mux_raw_pixels_15_V_3_phi_fu_558_p4,
        din16 => tmp_V_4_fu_1215_p17,
        dout => tmp_V_4_fu_1215_p18);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    p_0199_0_reg_530_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((((or_ln232_reg_1616 = ap_const_lv1_0) and (sc_fifo_chn_117_full_n = ap_const_logic_0)) or ((or_ln232_reg_1616 = ap_const_lv1_0) and (sc_fifo_chn_116_full_n = ap_const_logic_0)) or ((or_ln226_reg_1607 = ap_const_lv1_0) and (sc_fifo_chn_115_full_n = ap_const_logic_0)) or ((icmp_ln879_2_reg_1593 = ap_const_lv1_1) and (sc_fifo_chn_114_full_n = ap_const_logic_0)))) and (ap_const_lv1_0 = and_ln244_fu_1299_p2) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
                p_0199_0_reg_530 <= ap_phi_mux_p_0199_3_phi_fu_806_p4;
            elsif ((not(((enable_empty_n = ap_const_logic_0) or ((enable_dout = ap_const_lv1_0) and (sc_fifo_chn_1_full_n = ap_const_logic_0)) or ((enable_dout = ap_const_lv1_1) and (sc_fifo_chn_1_full_n = ap_const_logic_0)))) and (enable_dout = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                p_0199_0_reg_530 <= ap_const_lv3_0;
            end if; 
        end if;
    end process;

    p_0199_1_reg_758_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((icmp_ln879_reg_1589 = ap_const_lv1_1) and (io_acc_block_signal_op168 = ap_const_logic_0))) and (icmp_ln879_2_reg_1593 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                p_0199_1_reg_758 <= p_0199_0_reg_530;
            elsif (((icmp_ln879_2_fu_902_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                p_0199_1_reg_758 <= ap_const_lv3_1;
            end if; 
        end if;
    end process;

    p_0199_3_reg_802_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((icmp_ln879_reg_1589 = ap_const_lv1_1) and (io_acc_block_signal_op168 = ap_const_logic_0))) and (or_ln232_fu_1205_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                p_0199_3_reg_802 <= ap_phi_mux_p_0199_2_phi_fu_782_p4;
            elsif ((not((((or_ln232_reg_1616 = ap_const_lv1_0) and (sc_fifo_chn_117_full_n = ap_const_logic_0)) or ((or_ln232_reg_1616 = ap_const_lv1_0) and (sc_fifo_chn_116_full_n = ap_const_logic_0)) or ((or_ln226_reg_1607 = ap_const_lv1_0) and (sc_fifo_chn_115_full_n = ap_const_logic_0)) or ((icmp_ln879_2_reg_1593 = ap_const_lv1_1) and (sc_fifo_chn_114_full_n = ap_const_logic_0)))) and (or_ln232_reg_1616 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
                p_0199_3_reg_802 <= ap_const_lv3_0;
            end if; 
        end if;
    end process;

    p_0203_3_reg_815_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((icmp_ln879_reg_1589 = ap_const_lv1_1) and (io_acc_block_signal_op168 = ap_const_logic_0))) and (or_ln232_fu_1205_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                p_0203_3_reg_815 <= ap_phi_mux_t_V_2_phi_fu_794_p4;
            elsif ((not((((or_ln232_reg_1616 = ap_const_lv1_0) and (sc_fifo_chn_117_full_n = ap_const_logic_0)) or ((or_ln232_reg_1616 = ap_const_lv1_0) and (sc_fifo_chn_116_full_n = ap_const_logic_0)) or ((or_ln226_reg_1607 = ap_const_lv1_0) and (sc_fifo_chn_115_full_n = ap_const_logic_0)) or ((icmp_ln879_2_reg_1593 = ap_const_lv1_1) and (sc_fifo_chn_114_full_n = ap_const_logic_0)))) and (or_ln232_reg_1616 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
                p_0203_3_reg_815 <= itr_V_2_fu_1266_p2;
            end if; 
        end if;
    end process;

    raw_pixels_0_V_2_reg_510_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((((or_ln232_reg_1616 = ap_const_lv1_0) and (sc_fifo_chn_117_full_n = ap_const_logic_0)) or ((or_ln232_reg_1616 = ap_const_lv1_0) and (sc_fifo_chn_116_full_n = ap_const_logic_0)) or ((or_ln226_reg_1607 = ap_const_lv1_0) and (sc_fifo_chn_115_full_n = ap_const_logic_0)) or ((icmp_ln879_2_reg_1593 = ap_const_lv1_1) and (sc_fifo_chn_114_full_n = ap_const_logic_0)))) and (ap_const_lv1_0 = and_ln244_fu_1299_p2) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
                raw_pixels_0_V_2_reg_510 <= raw_pixels_0_V_3_reg_734;
            elsif ((not(((enable_empty_n = ap_const_logic_0) or ((enable_dout = ap_const_lv1_0) and (sc_fifo_chn_1_full_n = ap_const_logic_0)) or ((enable_dout = ap_const_lv1_1) and (sc_fifo_chn_1_full_n = ap_const_logic_0)))) and (enable_dout = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                raw_pixels_0_V_2_reg_510 <= raw_pixels_0_V_fu_230;
            end if; 
        end if;
    end process;

    raw_pixels_0_V_3_reg_734_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln879_fu_896_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                raw_pixels_0_V_3_reg_734 <= raw_pixels_0_V_2_reg_510;
            elsif ((not(((icmp_ln879_reg_1589 = ap_const_lv1_1) and (io_acc_block_signal_op168 = ap_const_logic_0))) and (icmp_ln879_reg_1589 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                raw_pixels_0_V_3_reg_734 <= raw_pixels_0_V_1_fu_914_p1;
            end if; 
        end if;
    end process;

    raw_pixels_10_V_2_reg_410_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((((or_ln232_reg_1616 = ap_const_lv1_0) and (sc_fifo_chn_117_full_n = ap_const_logic_0)) or ((or_ln232_reg_1616 = ap_const_lv1_0) and (sc_fifo_chn_116_full_n = ap_const_logic_0)) or ((or_ln226_reg_1607 = ap_const_lv1_0) and (sc_fifo_chn_115_full_n = ap_const_logic_0)) or ((icmp_ln879_2_reg_1593 = ap_const_lv1_1) and (sc_fifo_chn_114_full_n = ap_const_logic_0)))) and (ap_const_lv1_0 = and_ln244_fu_1299_p2) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
                raw_pixels_10_V_2_reg_410 <= raw_pixels_10_V_3_reg_614;
            elsif ((not(((enable_empty_n = ap_const_logic_0) or ((enable_dout = ap_const_lv1_0) and (sc_fifo_chn_1_full_n = ap_const_logic_0)) or ((enable_dout = ap_const_lv1_1) and (sc_fifo_chn_1_full_n = ap_const_logic_0)))) and (enable_dout = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                raw_pixels_10_V_2_reg_410 <= raw_pixels_10_V_1_fu_270;
            end if; 
        end if;
    end process;

    raw_pixels_10_V_3_reg_614_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln879_fu_896_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                raw_pixels_10_V_3_reg_614 <= raw_pixels_10_V_2_reg_410;
            elsif ((not(((icmp_ln879_reg_1589 = ap_const_lv1_1) and (io_acc_block_signal_op168 = ap_const_logic_0))) and (icmp_ln879_reg_1589 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                raw_pixels_10_V_3_reg_614 <= din_0_dout(87 downto 80);
            end if; 
        end if;
    end process;

    raw_pixels_11_V_2_reg_400_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((((or_ln232_reg_1616 = ap_const_lv1_0) and (sc_fifo_chn_117_full_n = ap_const_logic_0)) or ((or_ln232_reg_1616 = ap_const_lv1_0) and (sc_fifo_chn_116_full_n = ap_const_logic_0)) or ((or_ln226_reg_1607 = ap_const_lv1_0) and (sc_fifo_chn_115_full_n = ap_const_logic_0)) or ((icmp_ln879_2_reg_1593 = ap_const_lv1_1) and (sc_fifo_chn_114_full_n = ap_const_logic_0)))) and (ap_const_lv1_0 = and_ln244_fu_1299_p2) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
                raw_pixels_11_V_2_reg_400 <= raw_pixels_11_V_3_reg_602;
            elsif ((not(((enable_empty_n = ap_const_logic_0) or ((enable_dout = ap_const_lv1_0) and (sc_fifo_chn_1_full_n = ap_const_logic_0)) or ((enable_dout = ap_const_lv1_1) and (sc_fifo_chn_1_full_n = ap_const_logic_0)))) and (enable_dout = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                raw_pixels_11_V_2_reg_400 <= raw_pixels_11_V_1_fu_274;
            end if; 
        end if;
    end process;

    raw_pixels_11_V_3_reg_602_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln879_fu_896_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                raw_pixels_11_V_3_reg_602 <= raw_pixels_11_V_2_reg_400;
            elsif ((not(((icmp_ln879_reg_1589 = ap_const_lv1_1) and (io_acc_block_signal_op168 = ap_const_logic_0))) and (icmp_ln879_reg_1589 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                raw_pixels_11_V_3_reg_602 <= din_0_dout(95 downto 88);
            end if; 
        end if;
    end process;

    raw_pixels_12_V_2_reg_390_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((((or_ln232_reg_1616 = ap_const_lv1_0) and (sc_fifo_chn_117_full_n = ap_const_logic_0)) or ((or_ln232_reg_1616 = ap_const_lv1_0) and (sc_fifo_chn_116_full_n = ap_const_logic_0)) or ((or_ln226_reg_1607 = ap_const_lv1_0) and (sc_fifo_chn_115_full_n = ap_const_logic_0)) or ((icmp_ln879_2_reg_1593 = ap_const_lv1_1) and (sc_fifo_chn_114_full_n = ap_const_logic_0)))) and (ap_const_lv1_0 = and_ln244_fu_1299_p2) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
                raw_pixels_12_V_2_reg_390 <= raw_pixels_12_V_3_reg_590;
            elsif ((not(((enable_empty_n = ap_const_logic_0) or ((enable_dout = ap_const_lv1_0) and (sc_fifo_chn_1_full_n = ap_const_logic_0)) or ((enable_dout = ap_const_lv1_1) and (sc_fifo_chn_1_full_n = ap_const_logic_0)))) and (enable_dout = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                raw_pixels_12_V_2_reg_390 <= raw_pixels_12_V_1_fu_278;
            end if; 
        end if;
    end process;

    raw_pixels_12_V_3_reg_590_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln879_fu_896_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                raw_pixels_12_V_3_reg_590 <= raw_pixels_12_V_2_reg_390;
            elsif ((not(((icmp_ln879_reg_1589 = ap_const_lv1_1) and (io_acc_block_signal_op168 = ap_const_logic_0))) and (icmp_ln879_reg_1589 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                raw_pixels_12_V_3_reg_590 <= din_0_dout(103 downto 96);
            end if; 
        end if;
    end process;

    raw_pixels_13_V_2_reg_380_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((((or_ln232_reg_1616 = ap_const_lv1_0) and (sc_fifo_chn_117_full_n = ap_const_logic_0)) or ((or_ln232_reg_1616 = ap_const_lv1_0) and (sc_fifo_chn_116_full_n = ap_const_logic_0)) or ((or_ln226_reg_1607 = ap_const_lv1_0) and (sc_fifo_chn_115_full_n = ap_const_logic_0)) or ((icmp_ln879_2_reg_1593 = ap_const_lv1_1) and (sc_fifo_chn_114_full_n = ap_const_logic_0)))) and (ap_const_lv1_0 = and_ln244_fu_1299_p2) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
                raw_pixels_13_V_2_reg_380 <= raw_pixels_13_V_3_reg_578;
            elsif ((not(((enable_empty_n = ap_const_logic_0) or ((enable_dout = ap_const_lv1_0) and (sc_fifo_chn_1_full_n = ap_const_logic_0)) or ((enable_dout = ap_const_lv1_1) and (sc_fifo_chn_1_full_n = ap_const_logic_0)))) and (enable_dout = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                raw_pixels_13_V_2_reg_380 <= raw_pixels_13_V_1_fu_282;
            end if; 
        end if;
    end process;

    raw_pixels_13_V_3_reg_578_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln879_fu_896_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                raw_pixels_13_V_3_reg_578 <= raw_pixels_13_V_2_reg_380;
            elsif ((not(((icmp_ln879_reg_1589 = ap_const_lv1_1) and (io_acc_block_signal_op168 = ap_const_logic_0))) and (icmp_ln879_reg_1589 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                raw_pixels_13_V_3_reg_578 <= din_0_dout(111 downto 104);
            end if; 
        end if;
    end process;

    raw_pixels_14_V_2_reg_370_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((((or_ln232_reg_1616 = ap_const_lv1_0) and (sc_fifo_chn_117_full_n = ap_const_logic_0)) or ((or_ln232_reg_1616 = ap_const_lv1_0) and (sc_fifo_chn_116_full_n = ap_const_logic_0)) or ((or_ln226_reg_1607 = ap_const_lv1_0) and (sc_fifo_chn_115_full_n = ap_const_logic_0)) or ((icmp_ln879_2_reg_1593 = ap_const_lv1_1) and (sc_fifo_chn_114_full_n = ap_const_logic_0)))) and (ap_const_lv1_0 = and_ln244_fu_1299_p2) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
                raw_pixels_14_V_2_reg_370 <= raw_pixels_14_V_3_reg_566;
            elsif ((not(((enable_empty_n = ap_const_logic_0) or ((enable_dout = ap_const_lv1_0) and (sc_fifo_chn_1_full_n = ap_const_logic_0)) or ((enable_dout = ap_const_lv1_1) and (sc_fifo_chn_1_full_n = ap_const_logic_0)))) and (enable_dout = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                raw_pixels_14_V_2_reg_370 <= raw_pixels_14_V_1_fu_286;
            end if; 
        end if;
    end process;

    raw_pixels_14_V_3_reg_566_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln879_fu_896_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                raw_pixels_14_V_3_reg_566 <= raw_pixels_14_V_2_reg_370;
            elsif ((not(((icmp_ln879_reg_1589 = ap_const_lv1_1) and (io_acc_block_signal_op168 = ap_const_logic_0))) and (icmp_ln879_reg_1589 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                raw_pixels_14_V_3_reg_566 <= din_0_dout(119 downto 112);
            end if; 
        end if;
    end process;

    raw_pixels_15_V_2_reg_360_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((((or_ln232_reg_1616 = ap_const_lv1_0) and (sc_fifo_chn_117_full_n = ap_const_logic_0)) or ((or_ln232_reg_1616 = ap_const_lv1_0) and (sc_fifo_chn_116_full_n = ap_const_logic_0)) or ((or_ln226_reg_1607 = ap_const_lv1_0) and (sc_fifo_chn_115_full_n = ap_const_logic_0)) or ((icmp_ln879_2_reg_1593 = ap_const_lv1_1) and (sc_fifo_chn_114_full_n = ap_const_logic_0)))) and (ap_const_lv1_0 = and_ln244_fu_1299_p2) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
                raw_pixels_15_V_2_reg_360 <= raw_pixels_15_V_3_reg_554;
            elsif ((not(((enable_empty_n = ap_const_logic_0) or ((enable_dout = ap_const_lv1_0) and (sc_fifo_chn_1_full_n = ap_const_logic_0)) or ((enable_dout = ap_const_lv1_1) and (sc_fifo_chn_1_full_n = ap_const_logic_0)))) and (enable_dout = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                raw_pixels_15_V_2_reg_360 <= raw_pixels_15_V_1_fu_290;
            end if; 
        end if;
    end process;

    raw_pixels_15_V_3_reg_554_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln879_fu_896_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                raw_pixels_15_V_3_reg_554 <= raw_pixels_15_V_2_reg_360;
            elsif ((not(((icmp_ln879_reg_1589 = ap_const_lv1_1) and (io_acc_block_signal_op168 = ap_const_logic_0))) and (icmp_ln879_reg_1589 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                raw_pixels_15_V_3_reg_554 <= din_0_dout(127 downto 120);
            end if; 
        end if;
    end process;

    raw_pixels_1_V_2_reg_500_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((((or_ln232_reg_1616 = ap_const_lv1_0) and (sc_fifo_chn_117_full_n = ap_const_logic_0)) or ((or_ln232_reg_1616 = ap_const_lv1_0) and (sc_fifo_chn_116_full_n = ap_const_logic_0)) or ((or_ln226_reg_1607 = ap_const_lv1_0) and (sc_fifo_chn_115_full_n = ap_const_logic_0)) or ((icmp_ln879_2_reg_1593 = ap_const_lv1_1) and (sc_fifo_chn_114_full_n = ap_const_logic_0)))) and (ap_const_lv1_0 = and_ln244_fu_1299_p2) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
                raw_pixels_1_V_2_reg_500 <= raw_pixels_1_V_3_reg_722;
            elsif ((not(((enable_empty_n = ap_const_logic_0) or ((enable_dout = ap_const_lv1_0) and (sc_fifo_chn_1_full_n = ap_const_logic_0)) or ((enable_dout = ap_const_lv1_1) and (sc_fifo_chn_1_full_n = ap_const_logic_0)))) and (enable_dout = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                raw_pixels_1_V_2_reg_500 <= raw_pixels_1_V_1_fu_234;
            end if; 
        end if;
    end process;

    raw_pixels_1_V_3_reg_722_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln879_fu_896_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                raw_pixels_1_V_3_reg_722 <= raw_pixels_1_V_2_reg_500;
            elsif ((not(((icmp_ln879_reg_1589 = ap_const_lv1_1) and (io_acc_block_signal_op168 = ap_const_logic_0))) and (icmp_ln879_reg_1589 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                raw_pixels_1_V_3_reg_722 <= din_0_dout(15 downto 8);
            end if; 
        end if;
    end process;

    raw_pixels_2_V_2_reg_490_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((((or_ln232_reg_1616 = ap_const_lv1_0) and (sc_fifo_chn_117_full_n = ap_const_logic_0)) or ((or_ln232_reg_1616 = ap_const_lv1_0) and (sc_fifo_chn_116_full_n = ap_const_logic_0)) or ((or_ln226_reg_1607 = ap_const_lv1_0) and (sc_fifo_chn_115_full_n = ap_const_logic_0)) or ((icmp_ln879_2_reg_1593 = ap_const_lv1_1) and (sc_fifo_chn_114_full_n = ap_const_logic_0)))) and (ap_const_lv1_0 = and_ln244_fu_1299_p2) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
                raw_pixels_2_V_2_reg_490 <= raw_pixels_2_V_3_reg_710;
            elsif ((not(((enable_empty_n = ap_const_logic_0) or ((enable_dout = ap_const_lv1_0) and (sc_fifo_chn_1_full_n = ap_const_logic_0)) or ((enable_dout = ap_const_lv1_1) and (sc_fifo_chn_1_full_n = ap_const_logic_0)))) and (enable_dout = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                raw_pixels_2_V_2_reg_490 <= raw_pixels_2_V_1_fu_238;
            end if; 
        end if;
    end process;

    raw_pixels_2_V_3_reg_710_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln879_fu_896_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                raw_pixels_2_V_3_reg_710 <= raw_pixels_2_V_2_reg_490;
            elsif ((not(((icmp_ln879_reg_1589 = ap_const_lv1_1) and (io_acc_block_signal_op168 = ap_const_logic_0))) and (icmp_ln879_reg_1589 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                raw_pixels_2_V_3_reg_710 <= din_0_dout(23 downto 16);
            end if; 
        end if;
    end process;

    raw_pixels_3_V_2_reg_480_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((((or_ln232_reg_1616 = ap_const_lv1_0) and (sc_fifo_chn_117_full_n = ap_const_logic_0)) or ((or_ln232_reg_1616 = ap_const_lv1_0) and (sc_fifo_chn_116_full_n = ap_const_logic_0)) or ((or_ln226_reg_1607 = ap_const_lv1_0) and (sc_fifo_chn_115_full_n = ap_const_logic_0)) or ((icmp_ln879_2_reg_1593 = ap_const_lv1_1) and (sc_fifo_chn_114_full_n = ap_const_logic_0)))) and (ap_const_lv1_0 = and_ln244_fu_1299_p2) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
                raw_pixels_3_V_2_reg_480 <= raw_pixels_3_V_3_reg_698;
            elsif ((not(((enable_empty_n = ap_const_logic_0) or ((enable_dout = ap_const_lv1_0) and (sc_fifo_chn_1_full_n = ap_const_logic_0)) or ((enable_dout = ap_const_lv1_1) and (sc_fifo_chn_1_full_n = ap_const_logic_0)))) and (enable_dout = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                raw_pixels_3_V_2_reg_480 <= raw_pixels_3_V_1_fu_242;
            end if; 
        end if;
    end process;

    raw_pixels_3_V_3_reg_698_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln879_fu_896_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                raw_pixels_3_V_3_reg_698 <= raw_pixels_3_V_2_reg_480;
            elsif ((not(((icmp_ln879_reg_1589 = ap_const_lv1_1) and (io_acc_block_signal_op168 = ap_const_logic_0))) and (icmp_ln879_reg_1589 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                raw_pixels_3_V_3_reg_698 <= din_0_dout(31 downto 24);
            end if; 
        end if;
    end process;

    raw_pixels_4_V_2_reg_470_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((((or_ln232_reg_1616 = ap_const_lv1_0) and (sc_fifo_chn_117_full_n = ap_const_logic_0)) or ((or_ln232_reg_1616 = ap_const_lv1_0) and (sc_fifo_chn_116_full_n = ap_const_logic_0)) or ((or_ln226_reg_1607 = ap_const_lv1_0) and (sc_fifo_chn_115_full_n = ap_const_logic_0)) or ((icmp_ln879_2_reg_1593 = ap_const_lv1_1) and (sc_fifo_chn_114_full_n = ap_const_logic_0)))) and (ap_const_lv1_0 = and_ln244_fu_1299_p2) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
                raw_pixels_4_V_2_reg_470 <= raw_pixels_4_V_3_reg_686;
            elsif ((not(((enable_empty_n = ap_const_logic_0) or ((enable_dout = ap_const_lv1_0) and (sc_fifo_chn_1_full_n = ap_const_logic_0)) or ((enable_dout = ap_const_lv1_1) and (sc_fifo_chn_1_full_n = ap_const_logic_0)))) and (enable_dout = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                raw_pixels_4_V_2_reg_470 <= raw_pixels_4_V_1_fu_246;
            end if; 
        end if;
    end process;

    raw_pixels_4_V_3_reg_686_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln879_fu_896_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                raw_pixels_4_V_3_reg_686 <= raw_pixels_4_V_2_reg_470;
            elsif ((not(((icmp_ln879_reg_1589 = ap_const_lv1_1) and (io_acc_block_signal_op168 = ap_const_logic_0))) and (icmp_ln879_reg_1589 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                raw_pixels_4_V_3_reg_686 <= din_0_dout(39 downto 32);
            end if; 
        end if;
    end process;

    raw_pixels_5_V_2_reg_460_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((((or_ln232_reg_1616 = ap_const_lv1_0) and (sc_fifo_chn_117_full_n = ap_const_logic_0)) or ((or_ln232_reg_1616 = ap_const_lv1_0) and (sc_fifo_chn_116_full_n = ap_const_logic_0)) or ((or_ln226_reg_1607 = ap_const_lv1_0) and (sc_fifo_chn_115_full_n = ap_const_logic_0)) or ((icmp_ln879_2_reg_1593 = ap_const_lv1_1) and (sc_fifo_chn_114_full_n = ap_const_logic_0)))) and (ap_const_lv1_0 = and_ln244_fu_1299_p2) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
                raw_pixels_5_V_2_reg_460 <= raw_pixels_5_V_3_reg_674;
            elsif ((not(((enable_empty_n = ap_const_logic_0) or ((enable_dout = ap_const_lv1_0) and (sc_fifo_chn_1_full_n = ap_const_logic_0)) or ((enable_dout = ap_const_lv1_1) and (sc_fifo_chn_1_full_n = ap_const_logic_0)))) and (enable_dout = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                raw_pixels_5_V_2_reg_460 <= raw_pixels_5_V_1_fu_250;
            end if; 
        end if;
    end process;

    raw_pixels_5_V_3_reg_674_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln879_fu_896_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                raw_pixels_5_V_3_reg_674 <= raw_pixels_5_V_2_reg_460;
            elsif ((not(((icmp_ln879_reg_1589 = ap_const_lv1_1) and (io_acc_block_signal_op168 = ap_const_logic_0))) and (icmp_ln879_reg_1589 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                raw_pixels_5_V_3_reg_674 <= din_0_dout(47 downto 40);
            end if; 
        end if;
    end process;

    raw_pixels_6_V_2_reg_450_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((((or_ln232_reg_1616 = ap_const_lv1_0) and (sc_fifo_chn_117_full_n = ap_const_logic_0)) or ((or_ln232_reg_1616 = ap_const_lv1_0) and (sc_fifo_chn_116_full_n = ap_const_logic_0)) or ((or_ln226_reg_1607 = ap_const_lv1_0) and (sc_fifo_chn_115_full_n = ap_const_logic_0)) or ((icmp_ln879_2_reg_1593 = ap_const_lv1_1) and (sc_fifo_chn_114_full_n = ap_const_logic_0)))) and (ap_const_lv1_0 = and_ln244_fu_1299_p2) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
                raw_pixels_6_V_2_reg_450 <= raw_pixels_6_V_3_reg_662;
            elsif ((not(((enable_empty_n = ap_const_logic_0) or ((enable_dout = ap_const_lv1_0) and (sc_fifo_chn_1_full_n = ap_const_logic_0)) or ((enable_dout = ap_const_lv1_1) and (sc_fifo_chn_1_full_n = ap_const_logic_0)))) and (enable_dout = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                raw_pixels_6_V_2_reg_450 <= raw_pixels_6_V_1_fu_254;
            end if; 
        end if;
    end process;

    raw_pixels_6_V_3_reg_662_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln879_fu_896_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                raw_pixels_6_V_3_reg_662 <= raw_pixels_6_V_2_reg_450;
            elsif ((not(((icmp_ln879_reg_1589 = ap_const_lv1_1) and (io_acc_block_signal_op168 = ap_const_logic_0))) and (icmp_ln879_reg_1589 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                raw_pixels_6_V_3_reg_662 <= din_0_dout(55 downto 48);
            end if; 
        end if;
    end process;

    raw_pixels_7_V_2_reg_440_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((((or_ln232_reg_1616 = ap_const_lv1_0) and (sc_fifo_chn_117_full_n = ap_const_logic_0)) or ((or_ln232_reg_1616 = ap_const_lv1_0) and (sc_fifo_chn_116_full_n = ap_const_logic_0)) or ((or_ln226_reg_1607 = ap_const_lv1_0) and (sc_fifo_chn_115_full_n = ap_const_logic_0)) or ((icmp_ln879_2_reg_1593 = ap_const_lv1_1) and (sc_fifo_chn_114_full_n = ap_const_logic_0)))) and (ap_const_lv1_0 = and_ln244_fu_1299_p2) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
                raw_pixels_7_V_2_reg_440 <= raw_pixels_7_V_3_reg_650;
            elsif ((not(((enable_empty_n = ap_const_logic_0) or ((enable_dout = ap_const_lv1_0) and (sc_fifo_chn_1_full_n = ap_const_logic_0)) or ((enable_dout = ap_const_lv1_1) and (sc_fifo_chn_1_full_n = ap_const_logic_0)))) and (enable_dout = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                raw_pixels_7_V_2_reg_440 <= raw_pixels_7_V_1_fu_258;
            end if; 
        end if;
    end process;

    raw_pixels_7_V_3_reg_650_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln879_fu_896_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                raw_pixels_7_V_3_reg_650 <= raw_pixels_7_V_2_reg_440;
            elsif ((not(((icmp_ln879_reg_1589 = ap_const_lv1_1) and (io_acc_block_signal_op168 = ap_const_logic_0))) and (icmp_ln879_reg_1589 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                raw_pixels_7_V_3_reg_650 <= din_0_dout(63 downto 56);
            end if; 
        end if;
    end process;

    raw_pixels_8_V_2_reg_430_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((((or_ln232_reg_1616 = ap_const_lv1_0) and (sc_fifo_chn_117_full_n = ap_const_logic_0)) or ((or_ln232_reg_1616 = ap_const_lv1_0) and (sc_fifo_chn_116_full_n = ap_const_logic_0)) or ((or_ln226_reg_1607 = ap_const_lv1_0) and (sc_fifo_chn_115_full_n = ap_const_logic_0)) or ((icmp_ln879_2_reg_1593 = ap_const_lv1_1) and (sc_fifo_chn_114_full_n = ap_const_logic_0)))) and (ap_const_lv1_0 = and_ln244_fu_1299_p2) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
                raw_pixels_8_V_2_reg_430 <= raw_pixels_8_V_3_reg_638;
            elsif ((not(((enable_empty_n = ap_const_logic_0) or ((enable_dout = ap_const_lv1_0) and (sc_fifo_chn_1_full_n = ap_const_logic_0)) or ((enable_dout = ap_const_lv1_1) and (sc_fifo_chn_1_full_n = ap_const_logic_0)))) and (enable_dout = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                raw_pixels_8_V_2_reg_430 <= raw_pixels_8_V_1_fu_262;
            end if; 
        end if;
    end process;

    raw_pixels_8_V_3_reg_638_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln879_fu_896_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                raw_pixels_8_V_3_reg_638 <= raw_pixels_8_V_2_reg_430;
            elsif ((not(((icmp_ln879_reg_1589 = ap_const_lv1_1) and (io_acc_block_signal_op168 = ap_const_logic_0))) and (icmp_ln879_reg_1589 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                raw_pixels_8_V_3_reg_638 <= din_0_dout(71 downto 64);
            end if; 
        end if;
    end process;

    raw_pixels_9_V_2_reg_420_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((((or_ln232_reg_1616 = ap_const_lv1_0) and (sc_fifo_chn_117_full_n = ap_const_logic_0)) or ((or_ln232_reg_1616 = ap_const_lv1_0) and (sc_fifo_chn_116_full_n = ap_const_logic_0)) or ((or_ln226_reg_1607 = ap_const_lv1_0) and (sc_fifo_chn_115_full_n = ap_const_logic_0)) or ((icmp_ln879_2_reg_1593 = ap_const_lv1_1) and (sc_fifo_chn_114_full_n = ap_const_logic_0)))) and (ap_const_lv1_0 = and_ln244_fu_1299_p2) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
                raw_pixels_9_V_2_reg_420 <= raw_pixels_9_V_3_reg_626;
            elsif ((not(((enable_empty_n = ap_const_logic_0) or ((enable_dout = ap_const_lv1_0) and (sc_fifo_chn_1_full_n = ap_const_logic_0)) or ((enable_dout = ap_const_lv1_1) and (sc_fifo_chn_1_full_n = ap_const_logic_0)))) and (enable_dout = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                raw_pixels_9_V_2_reg_420 <= raw_pixels_9_V_1_fu_266;
            end if; 
        end if;
    end process;

    raw_pixels_9_V_3_reg_626_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln879_fu_896_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                raw_pixels_9_V_3_reg_626 <= raw_pixels_9_V_2_reg_420;
            elsif ((not(((icmp_ln879_reg_1589 = ap_const_lv1_1) and (io_acc_block_signal_op168 = ap_const_logic_0))) and (icmp_ln879_reg_1589 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                raw_pixels_9_V_3_reg_626 <= din_0_dout(79 downto 72);
            end if; 
        end if;
    end process;

    t_V_1_reg_770_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((icmp_ln879_reg_1589 = ap_const_lv1_1) and (io_acc_block_signal_op168 = ap_const_logic_0))) and (icmp_ln879_2_reg_1593 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                t_V_1_reg_770 <= zext_ln210_reg_1584;
            elsif (((icmp_ln879_2_fu_902_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                t_V_1_reg_770 <= itr_V_fu_908_p2;
            end if; 
        end if;
    end process;

    t_V_2_reg_791_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_183)) then
                if ((or_ln226_fu_1136_p2 = ap_const_lv1_1)) then 
                    t_V_2_reg_791 <= ap_phi_mux_t_V_1_phi_fu_773_p4;
                elsif ((or_ln226_fu_1136_p2 = ap_const_lv1_0)) then 
                    t_V_2_reg_791 <= itr_V_1_fu_1184_p2;
                end if;
            end if; 
        end if;
    end process;

    t_V_reg_542_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((((or_ln232_reg_1616 = ap_const_lv1_0) and (sc_fifo_chn_117_full_n = ap_const_logic_0)) or ((or_ln232_reg_1616 = ap_const_lv1_0) and (sc_fifo_chn_116_full_n = ap_const_logic_0)) or ((or_ln226_reg_1607 = ap_const_lv1_0) and (sc_fifo_chn_115_full_n = ap_const_logic_0)) or ((icmp_ln879_2_reg_1593 = ap_const_lv1_1) and (sc_fifo_chn_114_full_n = ap_const_logic_0)))) and (ap_const_lv1_0 = and_ln244_fu_1299_p2) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
                t_V_reg_542 <= select_ln240_fu_1285_p3;
            elsif ((not(((enable_empty_n = ap_const_logic_0) or ((enable_dout = ap_const_lv1_0) and (sc_fifo_chn_1_full_n = ap_const_logic_0)) or ((enable_dout = ap_const_lv1_1) and (sc_fifo_chn_1_full_n = ap_const_logic_0)))) and (enable_dout = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                t_V_reg_542 <= ap_const_lv4_0;
            end if; 
        end if;
    end process;

    tmp_in_1_1_reg_520_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((((or_ln232_reg_1616 = ap_const_lv1_0) and (sc_fifo_chn_117_full_n = ap_const_logic_0)) or ((or_ln232_reg_1616 = ap_const_lv1_0) and (sc_fifo_chn_116_full_n = ap_const_logic_0)) or ((or_ln226_reg_1607 = ap_const_lv1_0) and (sc_fifo_chn_115_full_n = ap_const_logic_0)) or ((icmp_ln879_2_reg_1593 = ap_const_lv1_1) and (sc_fifo_chn_114_full_n = ap_const_logic_0)))) and (ap_const_lv1_0 = and_ln244_fu_1299_p2) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
                tmp_in_1_1_reg_520 <= tmp_in_1_2_reg_746;
            elsif ((not(((enable_empty_n = ap_const_logic_0) or ((enable_dout = ap_const_lv1_0) and (sc_fifo_chn_1_full_n = ap_const_logic_0)) or ((enable_dout = ap_const_lv1_1) and (sc_fifo_chn_1_full_n = ap_const_logic_0)))) and (enable_dout = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                tmp_in_1_1_reg_520 <= tmp_in_1_02_fu_226;
            end if; 
        end if;
    end process;

    tmp_in_1_2_reg_746_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln879_fu_896_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                tmp_in_1_2_reg_746 <= tmp_in_1_1_reg_520;
            elsif ((not(((icmp_ln879_reg_1589 = ap_const_lv1_1) and (io_acc_block_signal_op168 = ap_const_logic_0))) and (icmp_ln879_reg_1589 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                tmp_in_1_2_reg_746 <= din_1_dout;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state5)) then
                icmp_ln879_2_reg_1593 <= icmp_ln879_2_fu_902_p2;
                icmp_ln879_reg_1589 <= icmp_ln879_fu_896_p2;
                    zext_ln210_reg_1584(3 downto 0) <= zext_ln210_fu_892_p1(3 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((icmp_ln879_reg_1589 = ap_const_lv1_1) and (io_acc_block_signal_op168 = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                or_ln226_reg_1607 <= or_ln226_fu_1136_p2;
                or_ln232_reg_1616 <= or_ln232_fu_1205_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((val_V_reg_1577 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state8))) then
                raw_pixels_0_V_fu_230 <= raw_pixels_0_V_3_reg_734;
                raw_pixels_10_V_1_fu_270 <= raw_pixels_10_V_3_reg_614;
                raw_pixels_11_V_1_fu_274 <= raw_pixels_11_V_3_reg_602;
                raw_pixels_12_V_1_fu_278 <= raw_pixels_12_V_3_reg_590;
                raw_pixels_13_V_1_fu_282 <= raw_pixels_13_V_3_reg_578;
                raw_pixels_14_V_1_fu_286 <= raw_pixels_14_V_3_reg_566;
                raw_pixels_15_V_1_fu_290 <= raw_pixels_15_V_3_reg_554;
                raw_pixels_1_V_1_fu_234 <= raw_pixels_1_V_3_reg_722;
                raw_pixels_2_V_1_fu_238 <= raw_pixels_2_V_3_reg_710;
                raw_pixels_3_V_1_fu_242 <= raw_pixels_3_V_3_reg_698;
                raw_pixels_4_V_1_fu_246 <= raw_pixels_4_V_3_reg_686;
                raw_pixels_5_V_1_fu_250 <= raw_pixels_5_V_3_reg_674;
                raw_pixels_6_V_1_fu_254 <= raw_pixels_6_V_3_reg_662;
                raw_pixels_7_V_1_fu_258 <= raw_pixels_7_V_3_reg_650;
                raw_pixels_8_V_1_fu_262 <= raw_pixels_8_V_3_reg_638;
                raw_pixels_9_V_1_fu_266 <= raw_pixels_9_V_3_reg_626;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((icmp_ln879_reg_1589 = ap_const_lv1_1) and (io_acc_block_signal_op168 = ap_const_logic_0))) and (or_ln226_fu_1136_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                tmp_V_3_reg_1611 <= tmp_V_3_fu_1146_p18;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((icmp_ln879_reg_1589 = ap_const_lv1_1) and (io_acc_block_signal_op168 = ap_const_logic_0))) and (or_ln232_fu_1205_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                tmp_V_4_reg_1620 <= tmp_V_4_fu_1215_p18;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((icmp_ln879_reg_1589 = ap_const_lv1_1) and (io_acc_block_signal_op168 = ap_const_logic_0))) and (icmp_ln879_2_reg_1593 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                tmp_V_reg_1602 <= tmp_V_fu_1084_p18;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((enable_empty_n = ap_const_logic_0) or ((enable_dout = ap_const_lv1_0) and (sc_fifo_chn_1_full_n = ap_const_logic_0)) or ((enable_dout = ap_const_lv1_1) and (sc_fifo_chn_1_full_n = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                val_V_reg_1577 <= enable_dout;
            end if;
        end if;
    end process;
    zext_ln210_reg_1584(4) <= '0';

    ap_NS_fsm_assign_proc : process (enable_dout, enable_empty_n, sc_fifo_chn_1_full_n, sc_fifo_chn_114_full_n, sc_fifo_chn_115_full_n, sc_fifo_chn_116_full_n, sc_fifo_chn_117_full_n, ap_CS_fsm, ap_CS_fsm_state6, icmp_ln879_reg_1589, ap_CS_fsm_state3, ap_CS_fsm_state2, ap_CS_fsm_state7, icmp_ln879_2_reg_1593, or_ln226_reg_1607, or_ln232_reg_1616, io_acc_block_signal_op168, and_ln244_fu_1299_p2, grp_fu_830_p1, io_acc_block_signal_op133, io_acc_block_signal_op137)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                ap_NS_fsm <= ap_ST_fsm_state2;
            when ap_ST_fsm_state2 => 
                if ((not(((enable_empty_n = ap_const_logic_0) or ((enable_dout = ap_const_lv1_0) and (sc_fifo_chn_1_full_n = ap_const_logic_0)) or ((enable_dout = ap_const_lv1_1) and (sc_fifo_chn_1_full_n = ap_const_logic_0)))) and (enable_dout = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                elsif ((not(((enable_empty_n = ap_const_logic_0) or ((enable_dout = ap_const_lv1_0) and (sc_fifo_chn_1_full_n = ap_const_logic_0)) or ((enable_dout = ap_const_lv1_1) and (sc_fifo_chn_1_full_n = ap_const_logic_0)))) and (enable_dout = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                if ((not(((io_acc_block_signal_op137 = ap_const_logic_0) or (io_acc_block_signal_op133 = ap_const_logic_0))) and (grp_fu_830_p1 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                elsif ((not(((io_acc_block_signal_op137 = ap_const_logic_0) or (io_acc_block_signal_op133 = ap_const_logic_0))) and (grp_fu_830_p1 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                    ap_NS_fsm <= ap_ST_fsm_state4;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                if ((not(((icmp_ln879_reg_1589 = ap_const_lv1_1) and (io_acc_block_signal_op168 = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                    ap_NS_fsm <= ap_ST_fsm_state7;
                else
                    ap_NS_fsm <= ap_ST_fsm_state6;
                end if;
            when ap_ST_fsm_state7 => 
                if ((not((((or_ln232_reg_1616 = ap_const_lv1_0) and (sc_fifo_chn_117_full_n = ap_const_logic_0)) or ((or_ln232_reg_1616 = ap_const_lv1_0) and (sc_fifo_chn_116_full_n = ap_const_logic_0)) or ((or_ln226_reg_1607 = ap_const_lv1_0) and (sc_fifo_chn_115_full_n = ap_const_logic_0)) or ((icmp_ln879_2_reg_1593 = ap_const_lv1_1) and (sc_fifo_chn_114_full_n = ap_const_logic_0)))) and (ap_const_lv1_0 = and_ln244_fu_1299_p2) and (ap_const_logic_1 = ap_CS_fsm_state7))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                elsif ((not((((or_ln232_reg_1616 = ap_const_lv1_0) and (sc_fifo_chn_117_full_n = ap_const_logic_0)) or ((or_ln232_reg_1616 = ap_const_lv1_0) and (sc_fifo_chn_116_full_n = ap_const_logic_0)) or ((or_ln226_reg_1607 = ap_const_lv1_0) and (sc_fifo_chn_115_full_n = ap_const_logic_0)) or ((icmp_ln879_2_reg_1593 = ap_const_lv1_1) and (sc_fifo_chn_114_full_n = ap_const_logic_0)))) and (ap_const_lv1_1 = and_ln244_fu_1299_p2) and (ap_const_logic_1 = ap_CS_fsm_state7))) then
                    ap_NS_fsm <= ap_ST_fsm_state8;
                else
                    ap_NS_fsm <= ap_ST_fsm_state7;
                end if;
            when ap_ST_fsm_state8 => 
                ap_NS_fsm <= ap_ST_fsm_state2;
            when others =>  
                ap_NS_fsm <= "XXXXXXXX";
        end case;
    end process;
    and_ln244_fu_1299_p2 <= (tmp_in_1_2_reg_746 and phitmp_fu_1293_p2);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);

    ap_block_state2_assign_proc : process(enable_dout, enable_empty_n, sc_fifo_chn_1_full_n)
    begin
                ap_block_state2 <= ((enable_empty_n = ap_const_logic_0) or ((enable_dout = ap_const_lv1_0) and (sc_fifo_chn_1_full_n = ap_const_logic_0)) or ((enable_dout = ap_const_lv1_1) and (sc_fifo_chn_1_full_n = ap_const_logic_0)));
    end process;


    ap_block_state3_assign_proc : process(io_acc_block_signal_op133, io_acc_block_signal_op137)
    begin
                ap_block_state3 <= ((io_acc_block_signal_op137 = ap_const_logic_0) or (io_acc_block_signal_op133 = ap_const_logic_0));
    end process;


    ap_block_state6_assign_proc : process(icmp_ln879_reg_1589, io_acc_block_signal_op168)
    begin
                ap_block_state6 <= ((icmp_ln879_reg_1589 = ap_const_lv1_1) and (io_acc_block_signal_op168 = ap_const_logic_0));
    end process;


    ap_block_state7_assign_proc : process(sc_fifo_chn_114_full_n, sc_fifo_chn_115_full_n, sc_fifo_chn_116_full_n, sc_fifo_chn_117_full_n, icmp_ln879_2_reg_1593, or_ln226_reg_1607, or_ln232_reg_1616)
    begin
                ap_block_state7 <= (((or_ln232_reg_1616 = ap_const_lv1_0) and (sc_fifo_chn_117_full_n = ap_const_logic_0)) or ((or_ln232_reg_1616 = ap_const_lv1_0) and (sc_fifo_chn_116_full_n = ap_const_logic_0)) or ((or_ln226_reg_1607 = ap_const_lv1_0) and (sc_fifo_chn_115_full_n = ap_const_logic_0)) or ((icmp_ln879_2_reg_1593 = ap_const_lv1_1) and (sc_fifo_chn_114_full_n = ap_const_logic_0)));
    end process;


    ap_condition_128_assign_proc : process(enable_dout, enable_empty_n, sc_fifo_chn_1_full_n, ap_CS_fsm_state2)
    begin
                ap_condition_128 <= (not(((enable_empty_n = ap_const_logic_0) or ((enable_dout = ap_const_lv1_0) and (sc_fifo_chn_1_full_n = ap_const_logic_0)) or ((enable_dout = ap_const_lv1_1) and (sc_fifo_chn_1_full_n = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state2));
    end process;


    ap_condition_183_assign_proc : process(ap_CS_fsm_state6, icmp_ln879_reg_1589, io_acc_block_signal_op168)
    begin
                ap_condition_183 <= (not(((icmp_ln879_reg_1589 = ap_const_lv1_1) and (io_acc_block_signal_op168 = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state6));
    end process;


    ap_phi_mux_p_0199_1_phi_fu_762_p4_assign_proc : process(ap_CS_fsm_state6, icmp_ln879_2_reg_1593, p_0199_0_reg_530, p_0199_1_reg_758)
    begin
        if (((icmp_ln879_2_reg_1593 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            ap_phi_mux_p_0199_1_phi_fu_762_p4 <= p_0199_0_reg_530;
        else 
            ap_phi_mux_p_0199_1_phi_fu_762_p4 <= p_0199_1_reg_758;
        end if; 
    end process;


    ap_phi_mux_p_0199_2_phi_fu_782_p4_assign_proc : process(ap_CS_fsm_state6, or_ln226_fu_1136_p2, ap_phi_mux_p_0199_1_phi_fu_762_p4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then
            if ((or_ln226_fu_1136_p2 = ap_const_lv1_1)) then 
                ap_phi_mux_p_0199_2_phi_fu_782_p4 <= ap_phi_mux_p_0199_1_phi_fu_762_p4;
            elsif ((or_ln226_fu_1136_p2 = ap_const_lv1_0)) then 
                ap_phi_mux_p_0199_2_phi_fu_782_p4 <= ap_const_lv3_2;
            else 
                ap_phi_mux_p_0199_2_phi_fu_782_p4 <= "XXX";
            end if;
        else 
            ap_phi_mux_p_0199_2_phi_fu_782_p4 <= "XXX";
        end if; 
    end process;


    ap_phi_mux_p_0199_3_phi_fu_806_p4_assign_proc : process(ap_CS_fsm_state7, or_ln232_reg_1616, p_0199_3_reg_802)
    begin
        if (((or_ln232_reg_1616 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            ap_phi_mux_p_0199_3_phi_fu_806_p4 <= ap_const_lv3_0;
        else 
            ap_phi_mux_p_0199_3_phi_fu_806_p4 <= p_0199_3_reg_802;
        end if; 
    end process;


    ap_phi_mux_p_0203_3_phi_fu_818_p4_assign_proc : process(ap_CS_fsm_state7, or_ln232_reg_1616, itr_V_2_fu_1266_p2, p_0203_3_reg_815)
    begin
        if (((or_ln232_reg_1616 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            ap_phi_mux_p_0203_3_phi_fu_818_p4 <= itr_V_2_fu_1266_p2;
        else 
            ap_phi_mux_p_0203_3_phi_fu_818_p4 <= p_0203_3_reg_815;
        end if; 
    end process;


    ap_phi_mux_raw_pixels_0_V_3_phi_fu_738_p4_assign_proc : process(ap_CS_fsm_state6, icmp_ln879_reg_1589, raw_pixels_0_V_3_reg_734, raw_pixels_0_V_1_fu_914_p1)
    begin
        if (((icmp_ln879_reg_1589 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            ap_phi_mux_raw_pixels_0_V_3_phi_fu_738_p4 <= raw_pixels_0_V_1_fu_914_p1;
        else 
            ap_phi_mux_raw_pixels_0_V_3_phi_fu_738_p4 <= raw_pixels_0_V_3_reg_734;
        end if; 
    end process;


    ap_phi_mux_raw_pixels_10_V_3_phi_fu_618_p4_assign_proc : process(din_0_dout, ap_CS_fsm_state6, icmp_ln879_reg_1589, raw_pixels_10_V_3_reg_614)
    begin
        if (((icmp_ln879_reg_1589 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            ap_phi_mux_raw_pixels_10_V_3_phi_fu_618_p4 <= din_0_dout(87 downto 80);
        else 
            ap_phi_mux_raw_pixels_10_V_3_phi_fu_618_p4 <= raw_pixels_10_V_3_reg_614;
        end if; 
    end process;


    ap_phi_mux_raw_pixels_11_V_3_phi_fu_606_p4_assign_proc : process(din_0_dout, ap_CS_fsm_state6, icmp_ln879_reg_1589, raw_pixels_11_V_3_reg_602)
    begin
        if (((icmp_ln879_reg_1589 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            ap_phi_mux_raw_pixels_11_V_3_phi_fu_606_p4 <= din_0_dout(95 downto 88);
        else 
            ap_phi_mux_raw_pixels_11_V_3_phi_fu_606_p4 <= raw_pixels_11_V_3_reg_602;
        end if; 
    end process;


    ap_phi_mux_raw_pixels_12_V_3_phi_fu_594_p4_assign_proc : process(din_0_dout, ap_CS_fsm_state6, icmp_ln879_reg_1589, raw_pixels_12_V_3_reg_590)
    begin
        if (((icmp_ln879_reg_1589 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            ap_phi_mux_raw_pixels_12_V_3_phi_fu_594_p4 <= din_0_dout(103 downto 96);
        else 
            ap_phi_mux_raw_pixels_12_V_3_phi_fu_594_p4 <= raw_pixels_12_V_3_reg_590;
        end if; 
    end process;


    ap_phi_mux_raw_pixels_13_V_3_phi_fu_582_p4_assign_proc : process(din_0_dout, ap_CS_fsm_state6, icmp_ln879_reg_1589, raw_pixels_13_V_3_reg_578)
    begin
        if (((icmp_ln879_reg_1589 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            ap_phi_mux_raw_pixels_13_V_3_phi_fu_582_p4 <= din_0_dout(111 downto 104);
        else 
            ap_phi_mux_raw_pixels_13_V_3_phi_fu_582_p4 <= raw_pixels_13_V_3_reg_578;
        end if; 
    end process;


    ap_phi_mux_raw_pixels_14_V_3_phi_fu_570_p4_assign_proc : process(din_0_dout, ap_CS_fsm_state6, icmp_ln879_reg_1589, raw_pixels_14_V_3_reg_566)
    begin
        if (((icmp_ln879_reg_1589 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            ap_phi_mux_raw_pixels_14_V_3_phi_fu_570_p4 <= din_0_dout(119 downto 112);
        else 
            ap_phi_mux_raw_pixels_14_V_3_phi_fu_570_p4 <= raw_pixels_14_V_3_reg_566;
        end if; 
    end process;


    ap_phi_mux_raw_pixels_15_V_3_phi_fu_558_p4_assign_proc : process(din_0_dout, ap_CS_fsm_state6, icmp_ln879_reg_1589, raw_pixels_15_V_3_reg_554)
    begin
        if (((icmp_ln879_reg_1589 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            ap_phi_mux_raw_pixels_15_V_3_phi_fu_558_p4 <= din_0_dout(127 downto 120);
        else 
            ap_phi_mux_raw_pixels_15_V_3_phi_fu_558_p4 <= raw_pixels_15_V_3_reg_554;
        end if; 
    end process;


    ap_phi_mux_raw_pixels_1_V_3_phi_fu_726_p4_assign_proc : process(din_0_dout, ap_CS_fsm_state6, icmp_ln879_reg_1589, raw_pixels_1_V_3_reg_722)
    begin
        if (((icmp_ln879_reg_1589 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            ap_phi_mux_raw_pixels_1_V_3_phi_fu_726_p4 <= din_0_dout(15 downto 8);
        else 
            ap_phi_mux_raw_pixels_1_V_3_phi_fu_726_p4 <= raw_pixels_1_V_3_reg_722;
        end if; 
    end process;


    ap_phi_mux_raw_pixels_2_V_3_phi_fu_714_p4_assign_proc : process(din_0_dout, ap_CS_fsm_state6, icmp_ln879_reg_1589, raw_pixels_2_V_3_reg_710)
    begin
        if (((icmp_ln879_reg_1589 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            ap_phi_mux_raw_pixels_2_V_3_phi_fu_714_p4 <= din_0_dout(23 downto 16);
        else 
            ap_phi_mux_raw_pixels_2_V_3_phi_fu_714_p4 <= raw_pixels_2_V_3_reg_710;
        end if; 
    end process;


    ap_phi_mux_raw_pixels_3_V_3_phi_fu_702_p4_assign_proc : process(din_0_dout, ap_CS_fsm_state6, icmp_ln879_reg_1589, raw_pixels_3_V_3_reg_698)
    begin
        if (((icmp_ln879_reg_1589 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            ap_phi_mux_raw_pixels_3_V_3_phi_fu_702_p4 <= din_0_dout(31 downto 24);
        else 
            ap_phi_mux_raw_pixels_3_V_3_phi_fu_702_p4 <= raw_pixels_3_V_3_reg_698;
        end if; 
    end process;


    ap_phi_mux_raw_pixels_4_V_3_phi_fu_690_p4_assign_proc : process(din_0_dout, ap_CS_fsm_state6, icmp_ln879_reg_1589, raw_pixels_4_V_3_reg_686)
    begin
        if (((icmp_ln879_reg_1589 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            ap_phi_mux_raw_pixels_4_V_3_phi_fu_690_p4 <= din_0_dout(39 downto 32);
        else 
            ap_phi_mux_raw_pixels_4_V_3_phi_fu_690_p4 <= raw_pixels_4_V_3_reg_686;
        end if; 
    end process;


    ap_phi_mux_raw_pixels_5_V_3_phi_fu_678_p4_assign_proc : process(din_0_dout, ap_CS_fsm_state6, icmp_ln879_reg_1589, raw_pixels_5_V_3_reg_674)
    begin
        if (((icmp_ln879_reg_1589 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            ap_phi_mux_raw_pixels_5_V_3_phi_fu_678_p4 <= din_0_dout(47 downto 40);
        else 
            ap_phi_mux_raw_pixels_5_V_3_phi_fu_678_p4 <= raw_pixels_5_V_3_reg_674;
        end if; 
    end process;


    ap_phi_mux_raw_pixels_6_V_3_phi_fu_666_p4_assign_proc : process(din_0_dout, ap_CS_fsm_state6, icmp_ln879_reg_1589, raw_pixels_6_V_3_reg_662)
    begin
        if (((icmp_ln879_reg_1589 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            ap_phi_mux_raw_pixels_6_V_3_phi_fu_666_p4 <= din_0_dout(55 downto 48);
        else 
            ap_phi_mux_raw_pixels_6_V_3_phi_fu_666_p4 <= raw_pixels_6_V_3_reg_662;
        end if; 
    end process;


    ap_phi_mux_raw_pixels_7_V_3_phi_fu_654_p4_assign_proc : process(din_0_dout, ap_CS_fsm_state6, icmp_ln879_reg_1589, raw_pixels_7_V_3_reg_650)
    begin
        if (((icmp_ln879_reg_1589 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            ap_phi_mux_raw_pixels_7_V_3_phi_fu_654_p4 <= din_0_dout(63 downto 56);
        else 
            ap_phi_mux_raw_pixels_7_V_3_phi_fu_654_p4 <= raw_pixels_7_V_3_reg_650;
        end if; 
    end process;


    ap_phi_mux_raw_pixels_8_V_3_phi_fu_642_p4_assign_proc : process(din_0_dout, ap_CS_fsm_state6, icmp_ln879_reg_1589, raw_pixels_8_V_3_reg_638)
    begin
        if (((icmp_ln879_reg_1589 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            ap_phi_mux_raw_pixels_8_V_3_phi_fu_642_p4 <= din_0_dout(71 downto 64);
        else 
            ap_phi_mux_raw_pixels_8_V_3_phi_fu_642_p4 <= raw_pixels_8_V_3_reg_638;
        end if; 
    end process;


    ap_phi_mux_raw_pixels_9_V_3_phi_fu_630_p4_assign_proc : process(din_0_dout, ap_CS_fsm_state6, icmp_ln879_reg_1589, raw_pixels_9_V_3_reg_626)
    begin
        if (((icmp_ln879_reg_1589 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            ap_phi_mux_raw_pixels_9_V_3_phi_fu_630_p4 <= din_0_dout(79 downto 72);
        else 
            ap_phi_mux_raw_pixels_9_V_3_phi_fu_630_p4 <= raw_pixels_9_V_3_reg_626;
        end if; 
    end process;


    ap_phi_mux_t_V_1_phi_fu_773_p4_assign_proc : process(ap_CS_fsm_state6, icmp_ln879_2_reg_1593, zext_ln210_reg_1584, t_V_1_reg_770)
    begin
        if (((icmp_ln879_2_reg_1593 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            ap_phi_mux_t_V_1_phi_fu_773_p4 <= zext_ln210_reg_1584;
        else 
            ap_phi_mux_t_V_1_phi_fu_773_p4 <= t_V_1_reg_770;
        end if; 
    end process;


    ap_phi_mux_t_V_2_phi_fu_794_p4_assign_proc : process(ap_CS_fsm_state6, or_ln226_fu_1136_p2, ap_phi_mux_t_V_1_phi_fu_773_p4, itr_V_1_fu_1184_p2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then
            if ((or_ln226_fu_1136_p2 = ap_const_lv1_1)) then 
                ap_phi_mux_t_V_2_phi_fu_794_p4 <= ap_phi_mux_t_V_1_phi_fu_773_p4;
            elsif ((or_ln226_fu_1136_p2 = ap_const_lv1_0)) then 
                ap_phi_mux_t_V_2_phi_fu_794_p4 <= itr_V_1_fu_1184_p2;
            else 
                ap_phi_mux_t_V_2_phi_fu_794_p4 <= "XXXXX";
            end if;
        else 
            ap_phi_mux_t_V_2_phi_fu_794_p4 <= "XXXXX";
        end if; 
    end process;


    din_0_blk_n_assign_proc : process(din_0_empty_n, ap_CS_fsm_state6, icmp_ln879_reg_1589, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or ((icmp_ln879_reg_1589 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state6)))) then 
            din_0_blk_n <= din_0_empty_n;
        else 
            din_0_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    din_0_read_assign_proc : process(ap_CS_fsm_state6, icmp_ln879_reg_1589, ap_CS_fsm_state3, io_acc_block_signal_op168, io_acc_block_signal_op133, io_acc_block_signal_op137)
    begin
        if (((not(((io_acc_block_signal_op137 = ap_const_logic_0) or (io_acc_block_signal_op133 = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state3)) or (not(((icmp_ln879_reg_1589 = ap_const_lv1_1) and (io_acc_block_signal_op168 = ap_const_logic_0))) and (icmp_ln879_reg_1589 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state6)))) then 
            din_0_read <= ap_const_logic_1;
        else 
            din_0_read <= ap_const_logic_0;
        end if; 
    end process;


    din_1_blk_n_assign_proc : process(din_1_empty_n, ap_CS_fsm_state6, icmp_ln879_reg_1589, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or ((icmp_ln879_reg_1589 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state6)))) then 
            din_1_blk_n <= din_1_empty_n;
        else 
            din_1_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    din_1_read_assign_proc : process(ap_CS_fsm_state6, icmp_ln879_reg_1589, ap_CS_fsm_state3, io_acc_block_signal_op168, io_acc_block_signal_op133, io_acc_block_signal_op137)
    begin
        if (((not(((io_acc_block_signal_op137 = ap_const_logic_0) or (io_acc_block_signal_op133 = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state3)) or (not(((icmp_ln879_reg_1589 = ap_const_lv1_1) and (io_acc_block_signal_op168 = ap_const_logic_0))) and (icmp_ln879_reg_1589 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state6)))) then 
            din_1_read <= ap_const_logic_1;
        else 
            din_1_read <= ap_const_logic_0;
        end if; 
    end process;


    din_2_blk_n_assign_proc : process(din_2_empty_n, ap_CS_fsm_state6, icmp_ln879_reg_1589, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or ((icmp_ln879_reg_1589 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state6)))) then 
            din_2_blk_n <= din_2_empty_n;
        else 
            din_2_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    din_2_read_assign_proc : process(ap_CS_fsm_state6, icmp_ln879_reg_1589, ap_CS_fsm_state3, io_acc_block_signal_op168, io_acc_block_signal_op133, io_acc_block_signal_op137)
    begin
        if (((not(((io_acc_block_signal_op137 = ap_const_logic_0) or (io_acc_block_signal_op133 = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state3)) or (not(((icmp_ln879_reg_1589 = ap_const_lv1_1) and (io_acc_block_signal_op168 = ap_const_logic_0))) and (icmp_ln879_reg_1589 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state6)))) then 
            din_2_read <= ap_const_logic_1;
        else 
            din_2_read <= ap_const_logic_0;
        end if; 
    end process;


    enable_blk_n_assign_proc : process(enable_empty_n, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            enable_blk_n <= enable_empty_n;
        else 
            enable_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    enable_read_assign_proc : process(enable_dout, enable_empty_n, sc_fifo_chn_1_full_n, ap_CS_fsm_state2)
    begin
        if ((not(((enable_empty_n = ap_const_logic_0) or ((enable_dout = ap_const_lv1_0) and (sc_fifo_chn_1_full_n = ap_const_logic_0)) or ((enable_dout = ap_const_lv1_1) and (sc_fifo_chn_1_full_n = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            enable_read <= ap_const_logic_1;
        else 
            enable_read <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_830_p1 <= din_1_dout;
    icmp_ln879_2_fu_902_p2 <= "1" when (p_0199_0_reg_530 = ap_const_lv3_0) else "0";
    icmp_ln879_3_fu_1130_p2 <= "0" when (ap_phi_mux_p_0199_1_phi_fu_762_p4 = ap_const_lv3_1) else "1";
    icmp_ln879_4_fu_1199_p2 <= "0" when (ap_phi_mux_p_0199_2_phi_fu_782_p4 = ap_const_lv3_2) else "1";
    icmp_ln879_5_fu_1253_p2 <= "1" when (t_V_2_reg_791 = ap_const_lv5_F) else "0";
    icmp_ln879_fu_896_p2 <= "1" when (t_V_reg_542 = ap_const_lv4_0) else "0";
    io_acc_block_signal_op133 <= (din_2_empty_n and din_1_empty_n and din_0_empty_n);
    io_acc_block_signal_op137 <= (sc_fifo_chn_522_full_n and sc_fifo_chn_421_full_n and sc_fifo_chn_320_full_n);
    io_acc_block_signal_op168 <= (din_2_empty_n and din_1_empty_n and din_0_empty_n);
    itr_V_1_fu_1184_p2 <= std_logic_vector(unsigned(ap_const_lv5_1) + unsigned(ap_phi_mux_t_V_1_phi_fu_773_p4));
    itr_V_2_fu_1266_p2 <= std_logic_vector(unsigned(ap_const_lv5_1) + unsigned(t_V_2_reg_791));
    itr_V_fu_908_p2 <= std_logic_vector(unsigned(zext_ln210_fu_892_p1) + unsigned(ap_const_lv5_1));
    or_ln226_fu_1136_p2 <= (tmp_53_fu_1122_p3 or icmp_ln879_3_fu_1130_p2);
    or_ln232_fu_1205_p2 <= (tmp_54_fu_1191_p3 or icmp_ln879_4_fu_1199_p2);
    phitmp_fu_1293_p2 <= "1" when (select_ln240_fu_1285_p3 = ap_const_lv4_0) else "0";
    raw_pixels_0_V_1_fu_914_p1 <= din_0_dout(8 - 1 downto 0);

    sc_fifo_chn_114_blk_n_assign_proc : process(sc_fifo_chn_114_full_n, ap_CS_fsm_state7, icmp_ln879_2_reg_1593)
    begin
        if (((icmp_ln879_2_reg_1593 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            sc_fifo_chn_114_blk_n <= sc_fifo_chn_114_full_n;
        else 
            sc_fifo_chn_114_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    sc_fifo_chn_114_din <= tmp_V_reg_1602;

    sc_fifo_chn_114_write_assign_proc : process(sc_fifo_chn_114_full_n, sc_fifo_chn_115_full_n, sc_fifo_chn_116_full_n, sc_fifo_chn_117_full_n, ap_CS_fsm_state7, icmp_ln879_2_reg_1593, or_ln226_reg_1607, or_ln232_reg_1616)
    begin
        if ((not((((or_ln232_reg_1616 = ap_const_lv1_0) and (sc_fifo_chn_117_full_n = ap_const_logic_0)) or ((or_ln232_reg_1616 = ap_const_lv1_0) and (sc_fifo_chn_116_full_n = ap_const_logic_0)) or ((or_ln226_reg_1607 = ap_const_lv1_0) and (sc_fifo_chn_115_full_n = ap_const_logic_0)) or ((icmp_ln879_2_reg_1593 = ap_const_lv1_1) and (sc_fifo_chn_114_full_n = ap_const_logic_0)))) and (icmp_ln879_2_reg_1593 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            sc_fifo_chn_114_write <= ap_const_logic_1;
        else 
            sc_fifo_chn_114_write <= ap_const_logic_0;
        end if; 
    end process;


    sc_fifo_chn_115_blk_n_assign_proc : process(sc_fifo_chn_115_full_n, ap_CS_fsm_state7, or_ln226_reg_1607)
    begin
        if (((or_ln226_reg_1607 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            sc_fifo_chn_115_blk_n <= sc_fifo_chn_115_full_n;
        else 
            sc_fifo_chn_115_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    sc_fifo_chn_115_din <= tmp_V_3_reg_1611;

    sc_fifo_chn_115_write_assign_proc : process(sc_fifo_chn_114_full_n, sc_fifo_chn_115_full_n, sc_fifo_chn_116_full_n, sc_fifo_chn_117_full_n, ap_CS_fsm_state7, icmp_ln879_2_reg_1593, or_ln226_reg_1607, or_ln232_reg_1616)
    begin
        if ((not((((or_ln232_reg_1616 = ap_const_lv1_0) and (sc_fifo_chn_117_full_n = ap_const_logic_0)) or ((or_ln232_reg_1616 = ap_const_lv1_0) and (sc_fifo_chn_116_full_n = ap_const_logic_0)) or ((or_ln226_reg_1607 = ap_const_lv1_0) and (sc_fifo_chn_115_full_n = ap_const_logic_0)) or ((icmp_ln879_2_reg_1593 = ap_const_lv1_1) and (sc_fifo_chn_114_full_n = ap_const_logic_0)))) and (or_ln226_reg_1607 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            sc_fifo_chn_115_write <= ap_const_logic_1;
        else 
            sc_fifo_chn_115_write <= ap_const_logic_0;
        end if; 
    end process;


    sc_fifo_chn_116_blk_n_assign_proc : process(sc_fifo_chn_116_full_n, ap_CS_fsm_state7, or_ln232_reg_1616)
    begin
        if (((or_ln232_reg_1616 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            sc_fifo_chn_116_blk_n <= sc_fifo_chn_116_full_n;
        else 
            sc_fifo_chn_116_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    sc_fifo_chn_116_din <= tmp_V_4_reg_1620;

    sc_fifo_chn_116_write_assign_proc : process(sc_fifo_chn_114_full_n, sc_fifo_chn_115_full_n, sc_fifo_chn_116_full_n, sc_fifo_chn_117_full_n, ap_CS_fsm_state7, icmp_ln879_2_reg_1593, or_ln226_reg_1607, or_ln232_reg_1616)
    begin
        if ((not((((or_ln232_reg_1616 = ap_const_lv1_0) and (sc_fifo_chn_117_full_n = ap_const_logic_0)) or ((or_ln232_reg_1616 = ap_const_lv1_0) and (sc_fifo_chn_116_full_n = ap_const_logic_0)) or ((or_ln226_reg_1607 = ap_const_lv1_0) and (sc_fifo_chn_115_full_n = ap_const_logic_0)) or ((icmp_ln879_2_reg_1593 = ap_const_lv1_1) and (sc_fifo_chn_114_full_n = ap_const_logic_0)))) and (or_ln232_reg_1616 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            sc_fifo_chn_116_write <= ap_const_logic_1;
        else 
            sc_fifo_chn_116_write <= ap_const_logic_0;
        end if; 
    end process;


    sc_fifo_chn_117_blk_n_assign_proc : process(sc_fifo_chn_117_full_n, ap_CS_fsm_state7, or_ln232_reg_1616)
    begin
        if (((or_ln232_reg_1616 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            sc_fifo_chn_117_blk_n <= sc_fifo_chn_117_full_n;
        else 
            sc_fifo_chn_117_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    sc_fifo_chn_117_din <= (tmp_in_1_2_reg_746(0) and icmp_ln879_5_fu_1253_p2(0));

    sc_fifo_chn_117_write_assign_proc : process(sc_fifo_chn_114_full_n, sc_fifo_chn_115_full_n, sc_fifo_chn_116_full_n, sc_fifo_chn_117_full_n, ap_CS_fsm_state7, icmp_ln879_2_reg_1593, or_ln226_reg_1607, or_ln232_reg_1616)
    begin
        if ((not((((or_ln232_reg_1616 = ap_const_lv1_0) and (sc_fifo_chn_117_full_n = ap_const_logic_0)) or ((or_ln232_reg_1616 = ap_const_lv1_0) and (sc_fifo_chn_116_full_n = ap_const_logic_0)) or ((or_ln226_reg_1607 = ap_const_lv1_0) and (sc_fifo_chn_115_full_n = ap_const_logic_0)) or ((icmp_ln879_2_reg_1593 = ap_const_lv1_1) and (sc_fifo_chn_114_full_n = ap_const_logic_0)))) and (or_ln232_reg_1616 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            sc_fifo_chn_117_write <= ap_const_logic_1;
        else 
            sc_fifo_chn_117_write <= ap_const_logic_0;
        end if; 
    end process;


    sc_fifo_chn_1_blk_n_assign_proc : process(enable_dout, sc_fifo_chn_1_full_n, ap_CS_fsm_state2)
    begin
        if ((((enable_dout = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2)) or ((enable_dout = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2)))) then 
            sc_fifo_chn_1_blk_n <= sc_fifo_chn_1_full_n;
        else 
            sc_fifo_chn_1_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    sc_fifo_chn_1_din_assign_proc : process(enable_dout, ap_condition_128)
    begin
        if ((ap_const_boolean_1 = ap_condition_128)) then
            if ((enable_dout = ap_const_lv1_1)) then 
                sc_fifo_chn_1_din <= ap_const_lv1_0;
            elsif ((enable_dout = ap_const_lv1_0)) then 
                sc_fifo_chn_1_din <= ap_const_lv1_1;
            else 
                sc_fifo_chn_1_din <= "X";
            end if;
        else 
            sc_fifo_chn_1_din <= "X";
        end if; 
    end process;


    sc_fifo_chn_1_write_assign_proc : process(enable_dout, enable_empty_n, sc_fifo_chn_1_full_n, ap_CS_fsm_state2)
    begin
        if (((not(((enable_empty_n = ap_const_logic_0) or ((enable_dout = ap_const_lv1_0) and (sc_fifo_chn_1_full_n = ap_const_logic_0)) or ((enable_dout = ap_const_lv1_1) and (sc_fifo_chn_1_full_n = ap_const_logic_0)))) and (enable_dout = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2)) or (not(((enable_empty_n = ap_const_logic_0) or ((enable_dout = ap_const_lv1_0) and (sc_fifo_chn_1_full_n = ap_const_logic_0)) or ((enable_dout = ap_const_lv1_1) and (sc_fifo_chn_1_full_n = ap_const_logic_0)))) and (enable_dout = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2)))) then 
            sc_fifo_chn_1_write <= ap_const_logic_1;
        else 
            sc_fifo_chn_1_write <= ap_const_logic_0;
        end if; 
    end process;


    sc_fifo_chn_320_blk_n_assign_proc : process(sc_fifo_chn_320_full_n, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            sc_fifo_chn_320_blk_n <= sc_fifo_chn_320_full_n;
        else 
            sc_fifo_chn_320_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    sc_fifo_chn_320_din <= din_0_dout;

    sc_fifo_chn_320_write_assign_proc : process(ap_CS_fsm_state3, io_acc_block_signal_op133, io_acc_block_signal_op137)
    begin
        if ((not(((io_acc_block_signal_op137 = ap_const_logic_0) or (io_acc_block_signal_op133 = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            sc_fifo_chn_320_write <= ap_const_logic_1;
        else 
            sc_fifo_chn_320_write <= ap_const_logic_0;
        end if; 
    end process;


    sc_fifo_chn_421_blk_n_assign_proc : process(sc_fifo_chn_421_full_n, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            sc_fifo_chn_421_blk_n <= sc_fifo_chn_421_full_n;
        else 
            sc_fifo_chn_421_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    sc_fifo_chn_421_din <= din_1_dout;

    sc_fifo_chn_421_write_assign_proc : process(ap_CS_fsm_state3, io_acc_block_signal_op133, io_acc_block_signal_op137)
    begin
        if ((not(((io_acc_block_signal_op137 = ap_const_logic_0) or (io_acc_block_signal_op133 = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            sc_fifo_chn_421_write <= ap_const_logic_1;
        else 
            sc_fifo_chn_421_write <= ap_const_logic_0;
        end if; 
    end process;


    sc_fifo_chn_522_blk_n_assign_proc : process(sc_fifo_chn_522_full_n, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            sc_fifo_chn_522_blk_n <= sc_fifo_chn_522_full_n;
        else 
            sc_fifo_chn_522_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    sc_fifo_chn_522_din <= din_2_dout;

    sc_fifo_chn_522_write_assign_proc : process(ap_CS_fsm_state3, io_acc_block_signal_op133, io_acc_block_signal_op137)
    begin
        if ((not(((io_acc_block_signal_op137 = ap_const_logic_0) or (io_acc_block_signal_op133 = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            sc_fifo_chn_522_write <= ap_const_logic_1;
        else 
            sc_fifo_chn_522_write <= ap_const_logic_0;
        end if; 
    end process;

    select_ln240_fu_1285_p3 <= 
        ap_const_lv4_0 when (tmp_55_fu_1277_p3(0) = '1') else 
        trunc_ln891_fu_1273_p1;
    tmp_53_fu_1122_p3 <= ap_phi_mux_t_V_1_phi_fu_773_p4(4 downto 4);
    tmp_54_fu_1191_p3 <= ap_phi_mux_t_V_2_phi_fu_794_p4(4 downto 4);
    tmp_55_fu_1277_p3 <= ap_phi_mux_p_0203_3_phi_fu_818_p4(4 downto 4);
    tmp_V_3_fu_1146_p17 <= ap_phi_mux_t_V_1_phi_fu_773_p4(4 - 1 downto 0);
    tmp_V_4_fu_1215_p17 <= ap_phi_mux_t_V_2_phi_fu_794_p4(4 - 1 downto 0);
    tmp_in_1_02_fu_226 <= ap_const_lv1_1;
    trunc_ln891_fu_1273_p1 <= ap_phi_mux_p_0203_3_phi_fu_818_p4(4 - 1 downto 0);
    zext_ln210_fu_892_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(t_V_reg_542),5));
end behav;
