# Vitis HLS Example Designs

The contents of this directory are based on Vitis HLS example designs sourced from benchmarks #1&ndash;28 of the [LightningSim benchmark suite](https://github.com/sharc-lab/LightningSim/tree/4df273ef094b7b86521f410f14114ad9a77bd10e/benchmarks) at commit [`4df273e`](https://github.com/sharc-lab/LightningSim/tree/4df273ef094b7b86521f410f14114ad9a77bd10e/benchmarks). Of these:

* Benchmarks #1&ndash;22 (whose names contain `basic_examples_vhls`) are derived from [Xilinx Vitis HLS Introductory Examples, version 2021.1](https://github.com/Xilinx/Vitis-HLS-Introductory-Examples/tree/2021.1).
* Benchmarks #23&ndash;27 (whose names contain `pp4fpgas`) are derived from [the examples from Kastner et al.&rsquo;s *Parallel Programming for FPGAs* book](https://github.com/KastnerRG/pp4fpgas/tree/d8fc5fa560e1b5e365ddaafd6fec1894a17cc698/examples).
* Benchmark #28 (named `28_vitis_accel_examples_streaming_vadd`) is derived from [the Hello World example from the Vitis Accel Examples repository](https://github.com/Xilinx/Vitis_Accel_Examples/tree/2021.1_rel2/hello_world).
