// Seed: 304816522
macromodule module_0 (
    input wor id_0,
    input wor id_1,
    input tri0 id_2,
    input supply0 id_3,
    input wand id_4,
    output wand id_5
);
  wire id_7, id_8, id_9, id_10, id_11, id_12, id_13, id_14, id_15, id_16, id_17, id_18;
endmodule
module module_1 (
    output wire id_0,
    output wand id_1,
    output tri id_2,
    input uwire id_3,
    input uwire id_4,
    input wire id_5,
    output uwire id_6,
    output uwire id_7,
    output wand id_8,
    output uwire id_9,
    output wand id_10,
    input tri0 id_11,
    input supply1 id_12,
    input wor id_13
    , id_16,
    output tri0 id_14
);
  assign id_8 = 1;
  wand id_17 = 1;
  module_0 modCall_1 (
      id_4,
      id_11,
      id_3,
      id_5,
      id_4,
      id_14
  );
  assign modCall_1.type_3 = 0;
  wire id_18;
endmodule
