<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com"
		xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009"
		xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
	<spirit:vendor>xilinx.com</spirit:vendor>
	<spirit:library>user</spirit:library>
	<spirit:name>cgra2x2</spirit:name>
	<spirit:version>1.0</spirit:version>
	<spirit:busInterfaces>
		<spirit:busInterface>
			<spirit:name>Port0</spirit:name>
			<spirit:busType spirit:vendor="xilinx.com"
					spirit:library="interface"
					spirit:name="bram"
					spirit:version="1.0"/>
			<spirit:abstractionType spirit:vendor="xilinx.com"
					spirit:library="interface"
					spirit:name="bram_rtl"
					spirit:version="1.0"/>
			<spirit:master>
				<spirit:addressSpaceRef spirit:addressSpaceRef="Port0"/>
			</spirit:master>
			<spirit:portMaps>
				<spirit:portMap>
					<spirit:logicalPort>
						<spirit:name>EN</spirit:name>
					</spirit:logicalPort>
					<spirit:physicalPort>
						<spirit:name>Port0_En</spirit:name>
					</spirit:physicalPort>
				</spirit:portMap>
				<spirit:portMap>
					<spirit:logicalPort>
						<spirit:name>ADDR</spirit:name>
					</spirit:logicalPort>
					<spirit:physicalPort>
						<spirit:name>Port0_Addr</spirit:name>
					</spirit:physicalPort>
				</spirit:portMap>
				<spirit:portMap>
					<spirit:logicalPort>
						<spirit:name>CLK</spirit:name>
					</spirit:logicalPort>
					<spirit:physicalPort>
						<spirit:name>Port0_Clk</spirit:name>
					</spirit:physicalPort>
				</spirit:portMap>
				<spirit:portMap>
					<spirit:logicalPort>
						<spirit:name>RST</spirit:name>
					</spirit:logicalPort>
					<spirit:physicalPort>
						<spirit:name>Port0_Rst</spirit:name>
					</spirit:physicalPort>
				</spirit:portMap>
				<spirit:portMap>
					<spirit:logicalPort>
						<spirit:name>DOUT</spirit:name>
					</spirit:logicalPort>
					<spirit:physicalPort>
						<spirit:name>Port0_Data_From_Bram</spirit:name>
					</spirit:physicalPort>
				</spirit:portMap>
				<spirit:portMap>
					<spirit:logicalPort>
						<spirit:name>WE</spirit:name>
					</spirit:logicalPort>
					<spirit:physicalPort>
						<spirit:name>Port0_Wen</spirit:name>
					</spirit:physicalPort>
				</spirit:portMap>
				<spirit:portMap>
					<spirit:logicalPort>
						<spirit:name>DIN</spirit:name>
					</spirit:logicalPort>
					<spirit:physicalPort>
						<spirit:name>Port0_Data_To_Bram</spirit:name>
					</spirit:physicalPort>
				</spirit:portMap>
			</spirit:portMaps>
		</spirit:busInterface>
		<spirit:busInterface>
			<spirit:name>Port1</spirit:name>
			<spirit:busType spirit:vendor="xilinx.com"
					spirit:library="interface"
					spirit:name="bram"
					spirit:version="1.0"/>
			<spirit:abstractionType spirit:vendor="xilinx.com"
					spirit:library="interface"
					spirit:name="bram_rtl"
					spirit:version="1.0"/>
			<spirit:master>
				<spirit:addressSpaceRef spirit:addressSpaceRef="Port1"/>
			</spirit:master>
			<spirit:portMaps>
				<spirit:portMap>
					<spirit:logicalPort>
						<spirit:name>EN</spirit:name>
					</spirit:logicalPort>
					<spirit:physicalPort>
						<spirit:name>Port1_En</spirit:name>
					</spirit:physicalPort>
				</spirit:portMap>
				<spirit:portMap>
					<spirit:logicalPort>
						<spirit:name>ADDR</spirit:name>
					</spirit:logicalPort>
					<spirit:physicalPort>
						<spirit:name>Port1_Addr</spirit:name>
					</spirit:physicalPort>
				</spirit:portMap>
				<spirit:portMap>
					<spirit:logicalPort>
						<spirit:name>CLK</spirit:name>
					</spirit:logicalPort>
					<spirit:physicalPort>
						<spirit:name>Port1_Clk</spirit:name>
					</spirit:physicalPort>
				</spirit:portMap>
				<spirit:portMap>
					<spirit:logicalPort>
						<spirit:name>RST</spirit:name>
					</spirit:logicalPort>
					<spirit:physicalPort>
						<spirit:name>Port1_Rst</spirit:name>
					</spirit:physicalPort>
				</spirit:portMap>
				<spirit:portMap>
					<spirit:logicalPort>
						<spirit:name>DOUT</spirit:name>
					</spirit:logicalPort>
					<spirit:physicalPort>
						<spirit:name>Port1_Data_From_Bram</spirit:name>
					</spirit:physicalPort>
				</spirit:portMap>
				<spirit:portMap>
					<spirit:logicalPort>
						<spirit:name>WE</spirit:name>
					</spirit:logicalPort>
					<spirit:physicalPort>
						<spirit:name>Port1_Wen</spirit:name>
					</spirit:physicalPort>
				</spirit:portMap>
				<spirit:portMap>
					<spirit:logicalPort>
						<spirit:name>DIN</spirit:name>
					</spirit:logicalPort>
					<spirit:physicalPort>
						<spirit:name>Port1_Data_To_Bram</spirit:name>
					</spirit:physicalPort>
				</spirit:portMap>
			</spirit:portMaps>
		</spirit:busInterface>
		<spirit:busInterface>
			<spirit:name>Port2</spirit:name>
			<spirit:busType spirit:vendor="xilinx.com"
					spirit:library="interface"
					spirit:name="bram"
					spirit:version="1.0"/>
			<spirit:abstractionType spirit:vendor="xilinx.com"
					spirit:library="interface"
					spirit:name="bram_rtl"
					spirit:version="1.0"/>
			<spirit:master>
				<spirit:addressSpaceRef spirit:addressSpaceRef="Port2"/>
			</spirit:master>
			<spirit:portMaps>
				<spirit:portMap>
					<spirit:logicalPort>
						<spirit:name>EN</spirit:name>
					</spirit:logicalPort>
					<spirit:physicalPort>
						<spirit:name>Port2_En</spirit:name>
					</spirit:physicalPort>
				</spirit:portMap>
				<spirit:portMap>
					<spirit:logicalPort>
						<spirit:name>ADDR</spirit:name>
					</spirit:logicalPort>
					<spirit:physicalPort>
						<spirit:name>Port2_Addr</spirit:name>
					</spirit:physicalPort>
				</spirit:portMap>
				<spirit:portMap>
					<spirit:logicalPort>
						<spirit:name>CLK</spirit:name>
					</spirit:logicalPort>
					<spirit:physicalPort>
						<spirit:name>Port2_Clk</spirit:name>
					</spirit:physicalPort>
				</spirit:portMap>
				<spirit:portMap>
					<spirit:logicalPort>
						<spirit:name>RST</spirit:name>
					</spirit:logicalPort>
					<spirit:physicalPort>
						<spirit:name>Port2_Rst</spirit:name>
					</spirit:physicalPort>
				</spirit:portMap>
				<spirit:portMap>
					<spirit:logicalPort>
						<spirit:name>DOUT</spirit:name>
					</spirit:logicalPort>
					<spirit:physicalPort>
						<spirit:name>Port2_Data_From_Bram</spirit:name>
					</spirit:physicalPort>
				</spirit:portMap>
				<spirit:portMap>
					<spirit:logicalPort>
						<spirit:name>WE</spirit:name>
					</spirit:logicalPort>
					<spirit:physicalPort>
						<spirit:name>Port2_Wen</spirit:name>
					</spirit:physicalPort>
				</spirit:portMap>
				<spirit:portMap>
					<spirit:logicalPort>
						<spirit:name>DIN</spirit:name>
					</spirit:logicalPort>
					<spirit:physicalPort>
						<spirit:name>Port2_Data_To_Bram</spirit:name>
					</spirit:physicalPort>
				</spirit:portMap>
			</spirit:portMaps>
		</spirit:busInterface>
		<spirit:busInterface>
			<spirit:name>Port3</spirit:name>
			<spirit:busType spirit:vendor="xilinx.com"
					spirit:library="interface"
					spirit:name="bram"
					spirit:version="1.0"/>
			<spirit:abstractionType spirit:vendor="xilinx.com"
					spirit:library="interface"
					spirit:name="bram_rtl"
					spirit:version="1.0"/>
			<spirit:master>
				<spirit:addressSpaceRef spirit:addressSpaceRef="Port3"/>
			</spirit:master>
			<spirit:portMaps>
				<spirit:portMap>
					<spirit:logicalPort>
						<spirit:name>EN</spirit:name>
					</spirit:logicalPort>
					<spirit:physicalPort>
						<spirit:name>Port3_En</spirit:name>
					</spirit:physicalPort>
				</spirit:portMap>
				<spirit:portMap>
					<spirit:logicalPort>
						<spirit:name>ADDR</spirit:name>
					</spirit:logicalPort>
					<spirit:physicalPort>
						<spirit:name>Port3_Addr</spirit:name>
					</spirit:physicalPort>
				</spirit:portMap>
				<spirit:portMap>
					<spirit:logicalPort>
						<spirit:name>CLK</spirit:name>
					</spirit:logicalPort>
					<spirit:physicalPort>
						<spirit:name>Port3_Clk</spirit:name>
					</spirit:physicalPort>
				</spirit:portMap>
				<spirit:portMap>
					<spirit:logicalPort>
						<spirit:name>RST</spirit:name>
					</spirit:logicalPort>
					<spirit:physicalPort>
						<spirit:name>Port3_Rst</spirit:name>
					</spirit:physicalPort>
				</spirit:portMap>
				<spirit:portMap>
					<spirit:logicalPort>
						<spirit:name>DOUT</spirit:name>
					</spirit:logicalPort>
					<spirit:physicalPort>
						<spirit:name>Port3_Data_From_Bram</spirit:name>
					</spirit:physicalPort>
				</spirit:portMap>
				<spirit:portMap>
					<spirit:logicalPort>
						<spirit:name>WE</spirit:name>
					</spirit:logicalPort>
					<spirit:physicalPort>
						<spirit:name>Port3_Wen</spirit:name>
					</spirit:physicalPort>
				</spirit:portMap>
				<spirit:portMap>
					<spirit:logicalPort>
						<spirit:name>DIN</spirit:name>
					</spirit:logicalPort>
					<spirit:physicalPort>
						<spirit:name>Port3_Data_To_Bram</spirit:name>
					</spirit:physicalPort>
				</spirit:portMap>
			</spirit:portMaps>
		</spirit:busInterface>
	</spirit:busInterfaces>
	<spirit:addressSpaces>
		<spirit:addressSpace>
			<spirit:name>Port0</spirit:name>
			<spirit:range spirit:format="long">1</spirit:range>
			<spirit:width>0</spirit:width>
		</spirit:addressSpace>
		<spirit:addressSpace>
			<spirit:name>Port1</spirit:name>
			<spirit:range spirit:format="long">1</spirit:range>
			<spirit:width>0</spirit:width>
		</spirit:addressSpace>
		<spirit:addressSpace>
			<spirit:name>Port2</spirit:name>
			<spirit:range spirit:format="long">1</spirit:range>
			<spirit:width>0</spirit:width>
		</spirit:addressSpace>
		<spirit:addressSpace>
			<spirit:name>Port3</spirit:name>
			<spirit:range spirit:format="long">1</spirit:range>
			<spirit:width>0</spirit:width>
		</spirit:addressSpace>
	</spirit:addressSpaces>
	<spirit:model>
		<spirit:views>
			<spirit:view>
				<spirit:name>xilinx_anylanguagesynthesis</spirit:name>
				<spirit:displayName>Synthesis</spirit:displayName>
				<spirit:envIdentifier>:vivado.xilinx.com:synthesis</spirit:envIdentifier>
				<spirit:modelName>cgra2x2</spirit:modelName>
				<spirit:fileSetRef>
					<spirit:localName>xilinx_anylanguagesynthesis_view_fileset</spirit:localName>
				</spirit:fileSetRef>
			</spirit:view>
			<spirit:view>
				<spirit:name>xilinx_anylanguagebehavioralsimulation</spirit:name>
				<spirit:displayName>Simulation</spirit:displayName>
				<spirit:envIdentifier>:vivado.xilinx.com:simulation</spirit:envIdentifier>
				<spirit:modelName>cgra2x2</spirit:modelName>
				<spirit:fileSetRef>
					<spirit:localName>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:localName>
				</spirit:fileSetRef>
			</spirit:view>
			<spirit:view>
				<spirit:name>xilinx_xpgui</spirit:name>
				<spirit:displayName>UI Layout</spirit:displayName>
				<spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
				<spirit:fileSetRef>
					<spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
				</spirit:fileSetRef>
			</spirit:view>
		</spirit:views>
		<spirit:ports>
			<spirit:port>
				<spirit:name>Clk</spirit:name>
				<spirit:wire>
					<spirit:direction>in</spirit:direction>
					<spirit:wireTypeDefs>
						<spirit:wireTypeDef>
							<spirit:typeName>std_logic</spirit:typeName>
							<spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
							<spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
						</spirit:wireTypeDef>
					</spirit:wireTypeDefs>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>LowClk</spirit:name>
				<spirit:wire>
					<spirit:direction>in</spirit:direction>
					<spirit:wireTypeDefs>
						<spirit:wireTypeDef>
							<spirit:typeName>std_logic</spirit:typeName>
							<spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
							<spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
						</spirit:wireTypeDef>
					</spirit:wireTypeDefs>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>Resetn</spirit:name>
				<spirit:wire>
					<spirit:direction>in</spirit:direction>
					<spirit:wireTypeDefs>
						<spirit:wireTypeDef>
							<spirit:typeName>std_logic</spirit:typeName>
							<spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
							<spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
						</spirit:wireTypeDef>
					</spirit:wireTypeDefs>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>Port0_Clk</spirit:name>
				<spirit:wire>
					<spirit:direction>out</spirit:direction>
					<spirit:wireTypeDefs>
						<spirit:wireTypeDef>
							<spirit:typeName>std_logic</spirit:typeName>
							<spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
							<spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
						</spirit:wireTypeDef>
					</spirit:wireTypeDefs>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>Port0_Rst</spirit:name>
				<spirit:wire>
					<spirit:direction>out</spirit:direction>
					<spirit:wireTypeDefs>
						<spirit:wireTypeDef>
							<spirit:typeName>std_logic</spirit:typeName>
							<spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
							<spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
						</spirit:wireTypeDef>
					</spirit:wireTypeDefs>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>Port0_En</spirit:name>
				<spirit:wire>
					<spirit:direction>out</spirit:direction>
					<spirit:wireTypeDefs>
						<spirit:wireTypeDef>
							<spirit:typeName>std_logic</spirit:typeName>
							<spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
							<spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
						</spirit:wireTypeDef>
					</spirit:wireTypeDefs>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>Port0_Wen</spirit:name>
				<spirit:wire>
					<spirit:direction>out</spirit:direction>
					<spirit:vector>
						<spirit:left spirit:format="long"
								spirit:resolve="dependent"
								spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.BYTE_LEN&apos;)) - 1)">3</spirit:left>
						<spirit:right spirit:format="long"
								spirit:resolve="immediate">0</spirit:right>
					</spirit:vector>
					<spirit:wireTypeDefs>
						<spirit:wireTypeDef>
							<spirit:typeName>std_logic_vector</spirit:typeName>
							<spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
							<spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
						</spirit:wireTypeDef>
					</spirit:wireTypeDefs>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>Port0_Addr</spirit:name>
				<spirit:wire>
					<spirit:direction>out</spirit:direction>
					<spirit:vector>
						<spirit:left spirit:format="long"
								spirit:resolve="dependent"
								spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.SYS_DWIDTH&apos;)) - 1)">31</spirit:left>
						<spirit:right spirit:format="long"
								spirit:resolve="immediate">0</spirit:right>
					</spirit:vector>
					<spirit:wireTypeDefs>
						<spirit:wireTypeDef>
							<spirit:typeName>std_logic_vector</spirit:typeName>
							<spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
							<spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
						</spirit:wireTypeDef>
					</spirit:wireTypeDefs>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>Port0_Data_To_Bram</spirit:name>
				<spirit:wire>
					<spirit:direction>out</spirit:direction>
					<spirit:vector>
						<spirit:left spirit:format="long"
								spirit:resolve="dependent"
								spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.SYS_DWIDTH&apos;)) - 1)">31</spirit:left>
						<spirit:right spirit:format="long"
								spirit:resolve="immediate">0</spirit:right>
					</spirit:vector>
					<spirit:wireTypeDefs>
						<spirit:wireTypeDef>
							<spirit:typeName>std_logic_vector</spirit:typeName>
							<spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
							<spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
						</spirit:wireTypeDef>
					</spirit:wireTypeDefs>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>Port0_Data_From_Bram</spirit:name>
				<spirit:wire>
					<spirit:direction>in</spirit:direction>
					<spirit:vector>
						<spirit:left spirit:format="long"
								spirit:resolve="dependent"
								spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.SYS_DWIDTH&apos;)) - 1)">31</spirit:left>
						<spirit:right spirit:format="long"
								spirit:resolve="immediate">0</spirit:right>
					</spirit:vector>
					<spirit:wireTypeDefs>
						<spirit:wireTypeDef>
							<spirit:typeName>std_logic_vector</spirit:typeName>
							<spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
							<spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
						</spirit:wireTypeDef>
					</spirit:wireTypeDefs>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>Port1_Clk</spirit:name>
				<spirit:wire>
					<spirit:direction>out</spirit:direction>
					<spirit:wireTypeDefs>
						<spirit:wireTypeDef>
							<spirit:typeName>std_logic</spirit:typeName>
							<spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
							<spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
						</spirit:wireTypeDef>
					</spirit:wireTypeDefs>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>Port1_Rst</spirit:name>
				<spirit:wire>
					<spirit:direction>out</spirit:direction>
					<spirit:wireTypeDefs>
						<spirit:wireTypeDef>
							<spirit:typeName>std_logic</spirit:typeName>
							<spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
							<spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
						</spirit:wireTypeDef>
					</spirit:wireTypeDefs>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>Port1_En</spirit:name>
				<spirit:wire>
					<spirit:direction>out</spirit:direction>
					<spirit:wireTypeDefs>
						<spirit:wireTypeDef>
							<spirit:typeName>std_logic</spirit:typeName>
							<spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
							<spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
						</spirit:wireTypeDef>
					</spirit:wireTypeDefs>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>Port1_Wen</spirit:name>
				<spirit:wire>
					<spirit:direction>out</spirit:direction>
					<spirit:vector>
						<spirit:left spirit:format="long"
								spirit:resolve="dependent"
								spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.BYTE_LEN&apos;)) - 1)">3</spirit:left>
						<spirit:right spirit:format="long"
								spirit:resolve="immediate">0</spirit:right>
					</spirit:vector>
					<spirit:wireTypeDefs>
						<spirit:wireTypeDef>
							<spirit:typeName>std_logic_vector</spirit:typeName>
							<spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
							<spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
						</spirit:wireTypeDef>
					</spirit:wireTypeDefs>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>Port1_Addr</spirit:name>
				<spirit:wire>
					<spirit:direction>out</spirit:direction>
					<spirit:vector>
						<spirit:left spirit:format="long"
								spirit:resolve="dependent"
								spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.SYS_DWIDTH&apos;)) - 1)">31</spirit:left>
						<spirit:right spirit:format="long"
								spirit:resolve="immediate">0</spirit:right>
					</spirit:vector>
					<spirit:wireTypeDefs>
						<spirit:wireTypeDef>
							<spirit:typeName>std_logic_vector</spirit:typeName>
							<spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
							<spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
						</spirit:wireTypeDef>
					</spirit:wireTypeDefs>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>Port1_Data_To_Bram</spirit:name>
				<spirit:wire>
					<spirit:direction>out</spirit:direction>
					<spirit:vector>
						<spirit:left spirit:format="long"
								spirit:resolve="dependent"
								spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.SYS_DWIDTH&apos;)) - 1)">31</spirit:left>
						<spirit:right spirit:format="long"
								spirit:resolve="immediate">0</spirit:right>
					</spirit:vector>
					<spirit:wireTypeDefs>
						<spirit:wireTypeDef>
							<spirit:typeName>std_logic_vector</spirit:typeName>
							<spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
							<spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
						</spirit:wireTypeDef>
					</spirit:wireTypeDefs>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>Port1_Data_From_Bram</spirit:name>
				<spirit:wire>
					<spirit:direction>in</spirit:direction>
					<spirit:vector>
						<spirit:left spirit:format="long"
								spirit:resolve="dependent"
								spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.SYS_DWIDTH&apos;)) - 1)">31</spirit:left>
						<spirit:right spirit:format="long"
								spirit:resolve="immediate">0</spirit:right>
					</spirit:vector>
					<spirit:wireTypeDefs>
						<spirit:wireTypeDef>
							<spirit:typeName>std_logic_vector</spirit:typeName>
							<spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
							<spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
						</spirit:wireTypeDef>
					</spirit:wireTypeDefs>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>Port2_Clk</spirit:name>
				<spirit:wire>
					<spirit:direction>out</spirit:direction>
					<spirit:wireTypeDefs>
						<spirit:wireTypeDef>
							<spirit:typeName>std_logic</spirit:typeName>
							<spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
							<spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
						</spirit:wireTypeDef>
					</spirit:wireTypeDefs>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>Port2_Rst</spirit:name>
				<spirit:wire>
					<spirit:direction>out</spirit:direction>
					<spirit:wireTypeDefs>
						<spirit:wireTypeDef>
							<spirit:typeName>std_logic</spirit:typeName>
							<spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
							<spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
						</spirit:wireTypeDef>
					</spirit:wireTypeDefs>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>Port2_En</spirit:name>
				<spirit:wire>
					<spirit:direction>out</spirit:direction>
					<spirit:wireTypeDefs>
						<spirit:wireTypeDef>
							<spirit:typeName>std_logic</spirit:typeName>
							<spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
							<spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
						</spirit:wireTypeDef>
					</spirit:wireTypeDefs>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>Port2_Wen</spirit:name>
				<spirit:wire>
					<spirit:direction>out</spirit:direction>
					<spirit:vector>
						<spirit:left spirit:format="long"
								spirit:resolve="dependent"
								spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.BYTE_LEN&apos;)) - 1)">3</spirit:left>
						<spirit:right spirit:format="long"
								spirit:resolve="immediate">0</spirit:right>
					</spirit:vector>
					<spirit:wireTypeDefs>
						<spirit:wireTypeDef>
							<spirit:typeName>std_logic_vector</spirit:typeName>
							<spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
							<spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
						</spirit:wireTypeDef>
					</spirit:wireTypeDefs>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>Port2_Addr</spirit:name>
				<spirit:wire>
					<spirit:direction>out</spirit:direction>
					<spirit:vector>
						<spirit:left spirit:format="long"
								spirit:resolve="dependent"
								spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.SYS_DWIDTH&apos;)) - 1)">31</spirit:left>
						<spirit:right spirit:format="long"
								spirit:resolve="immediate">0</spirit:right>
					</spirit:vector>
					<spirit:wireTypeDefs>
						<spirit:wireTypeDef>
							<spirit:typeName>std_logic_vector</spirit:typeName>
							<spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
							<spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
						</spirit:wireTypeDef>
					</spirit:wireTypeDefs>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>Port2_Data_To_Bram</spirit:name>
				<spirit:wire>
					<spirit:direction>out</spirit:direction>
					<spirit:vector>
						<spirit:left spirit:format="long"
								spirit:resolve="dependent"
								spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.SYS_DWIDTH&apos;)) - 1)">31</spirit:left>
						<spirit:right spirit:format="long"
								spirit:resolve="immediate">0</spirit:right>
					</spirit:vector>
					<spirit:wireTypeDefs>
						<spirit:wireTypeDef>
							<spirit:typeName>std_logic_vector</spirit:typeName>
							<spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
							<spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
						</spirit:wireTypeDef>
					</spirit:wireTypeDefs>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>Port2_Data_From_Bram</spirit:name>
				<spirit:wire>
					<spirit:direction>in</spirit:direction>
					<spirit:vector>
						<spirit:left spirit:format="long"
								spirit:resolve="dependent"
								spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.SYS_DWIDTH&apos;)) - 1)">31</spirit:left>
						<spirit:right spirit:format="long"
								spirit:resolve="immediate">0</spirit:right>
					</spirit:vector>
					<spirit:wireTypeDefs>
						<spirit:wireTypeDef>
							<spirit:typeName>std_logic_vector</spirit:typeName>
							<spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
							<spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
						</spirit:wireTypeDef>
					</spirit:wireTypeDefs>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>Port3_Clk</spirit:name>
				<spirit:wire>
					<spirit:direction>out</spirit:direction>
					<spirit:wireTypeDefs>
						<spirit:wireTypeDef>
							<spirit:typeName>std_logic</spirit:typeName>
							<spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
							<spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
						</spirit:wireTypeDef>
					</spirit:wireTypeDefs>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>Port3_Rst</spirit:name>
				<spirit:wire>
					<spirit:direction>out</spirit:direction>
					<spirit:wireTypeDefs>
						<spirit:wireTypeDef>
							<spirit:typeName>std_logic</spirit:typeName>
							<spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
							<spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
						</spirit:wireTypeDef>
					</spirit:wireTypeDefs>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>Port3_En</spirit:name>
				<spirit:wire>
					<spirit:direction>out</spirit:direction>
					<spirit:wireTypeDefs>
						<spirit:wireTypeDef>
							<spirit:typeName>std_logic</spirit:typeName>
							<spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
							<spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
						</spirit:wireTypeDef>
					</spirit:wireTypeDefs>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>Port3_Wen</spirit:name>
				<spirit:wire>
					<spirit:direction>out</spirit:direction>
					<spirit:vector>
						<spirit:left spirit:format="long"
								spirit:resolve="dependent"
								spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.BYTE_LEN&apos;)) - 1)">3</spirit:left>
						<spirit:right spirit:format="long"
								spirit:resolve="immediate">0</spirit:right>
					</spirit:vector>
					<spirit:wireTypeDefs>
						<spirit:wireTypeDef>
							<spirit:typeName>std_logic_vector</spirit:typeName>
							<spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
							<spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
						</spirit:wireTypeDef>
					</spirit:wireTypeDefs>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>Port3_Addr</spirit:name>
				<spirit:wire>
					<spirit:direction>out</spirit:direction>
					<spirit:vector>
						<spirit:left spirit:format="long"
								spirit:resolve="dependent"
								spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.SYS_DWIDTH&apos;)) - 1)">31</spirit:left>
						<spirit:right spirit:format="long"
								spirit:resolve="immediate">0</spirit:right>
					</spirit:vector>
					<spirit:wireTypeDefs>
						<spirit:wireTypeDef>
							<spirit:typeName>std_logic_vector</spirit:typeName>
							<spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
							<spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
						</spirit:wireTypeDef>
					</spirit:wireTypeDefs>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>Port3_Data_To_Bram</spirit:name>
				<spirit:wire>
					<spirit:direction>out</spirit:direction>
					<spirit:vector>
						<spirit:left spirit:format="long"
								spirit:resolve="dependent"
								spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.SYS_DWIDTH&apos;)) - 1)">31</spirit:left>
						<spirit:right spirit:format="long"
								spirit:resolve="immediate">0</spirit:right>
					</spirit:vector>
					<spirit:wireTypeDefs>
						<spirit:wireTypeDef>
							<spirit:typeName>std_logic_vector</spirit:typeName>
							<spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
							<spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
						</spirit:wireTypeDef>
					</spirit:wireTypeDefs>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>Port3_Data_From_Bram</spirit:name>
				<spirit:wire>
					<spirit:direction>in</spirit:direction>
					<spirit:vector>
						<spirit:left spirit:format="long"
								spirit:resolve="dependent"
								spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.SYS_DWIDTH&apos;)) - 1)">31</spirit:left>
						<spirit:right spirit:format="long"
								spirit:resolve="immediate">0</spirit:right>
					</spirit:vector>
					<spirit:wireTypeDefs>
						<spirit:wireTypeDef>
							<spirit:typeName>std_logic_vector</spirit:typeName>
							<spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
							<spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
						</spirit:wireTypeDef>
					</spirit:wireTypeDefs>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>Computation_Start</spirit:name>
				<spirit:wire>
					<spirit:direction>in</spirit:direction>
					<spirit:wireTypeDefs>
						<spirit:wireTypeDef>
							<spirit:typeName>std_logic</spirit:typeName>
							<spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
							<spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
						</spirit:wireTypeDef>
					</spirit:wireTypeDefs>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>Computation_Done</spirit:name>
				<spirit:wire>
					<spirit:direction>out</spirit:direction>
					<spirit:wireTypeDefs>
						<spirit:wireTypeDef>
							<spirit:typeName>std_logic</spirit:typeName>
							<spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
							<spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
						</spirit:wireTypeDef>
					</spirit:wireTypeDefs>
				</spirit:wire>
			</spirit:port>
		</spirit:ports>
		<spirit:modelParameters>
			<spirit:modelParameter xsi:type="spirit:nameValueTypeType"
					spirit:dataType="integer">
				<spirit:name>SYS_DWIDTH</spirit:name>
				<spirit:displayName>Sys Dwidth</spirit:displayName>
				<spirit:value spirit:format="long"
						spirit:resolve="generated"
						spirit:id="MODELPARAM_VALUE.SYS_DWIDTH">32</spirit:value>
			</spirit:modelParameter>
			<spirit:modelParameter spirit:dataType="integer">
				<spirit:name>BYTE_LEN</spirit:name>
				<spirit:displayName>Byte Len</spirit:displayName>
				<spirit:value spirit:format="long"
						spirit:resolve="generated"
						spirit:id="MODELPARAM_VALUE.BYTE_LEN">4</spirit:value>
			</spirit:modelParameter>
			<spirit:modelParameter spirit:dataType="integer">
				<spirit:name>DWIDTH</spirit:name>
				<spirit:displayName>Dwidth</spirit:displayName>
				<spirit:value spirit:format="long"
						spirit:resolve="generated"
						spirit:id="MODELPARAM_VALUE.DWIDTH">32</spirit:value>
			</spirit:modelParameter>
		</spirit:modelParameters>
	</spirit:model>
	<spirit:fileSets>
		<spirit:fileSet>
			<spirit:name>xilinx_anylanguagesynthesis_view_fileset</spirit:name>
			<spirit:file>
				<spirit:name>cgra2x2.srcs/sources_1/ip/TDP_Data_Mem/TDP_Data_Mem.xml</spirit:name>
				<spirit:userFileType>xml</spirit:userFileType>
				<spirit:logicalName>work</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>cgra2x2.srcs/sources_1/ip/TDP_Data_Mem/TDP_Data_Mem_ooc.xdc</spirit:name>
				<spirit:userFileType>xdc</spirit:userFileType>
				<spirit:userFileType>USED_IN_out_of_context</spirit:userFileType>
				<spirit:userFileType>USED_IN_synthesis</spirit:userFileType>
				<spirit:userFileType>USED_IN_implementation</spirit:userFileType>
				<spirit:isIncludeFile>true</spirit:isIncludeFile>
			</spirit:file>
			<spirit:file>
				<spirit:name>cgra2x2.srcs/sources_1/ip/TDP_Data_Mem/blk_mem_gen_v8_0/blk_mem_gen_v8_0_synth_comp.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>blk_mem_gen_v8_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>cgra2x2.srcs/sources_1/ip/TDP_Data_Mem/blk_mem_gen_v8_0/blk_mem_gen_v8_0_defaults.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>blk_mem_gen_v8_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>cgra2x2.srcs/sources_1/ip/TDP_Data_Mem/blk_mem_gen_v8_0/blk_mem_gen_v8_0_pkg.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>blk_mem_gen_v8_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>cgra2x2.srcs/sources_1/ip/TDP_Data_Mem/blk_mem_gen_v8_0/blk_mem_gen_getinit_pkg.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>blk_mem_gen_v8_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>cgra2x2.srcs/sources_1/ip/TDP_Data_Mem/blk_mem_gen_v8_0/blk_mem_min_area_pkg.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>blk_mem_gen_v8_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>cgra2x2.srcs/sources_1/ip/TDP_Data_Mem/blk_mem_gen_v8_0/blk_mem_gen_bindec.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>blk_mem_gen_v8_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>cgra2x2.srcs/sources_1/ip/TDP_Data_Mem/blk_mem_gen_v8_0/blk_mem_gen_mux.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>blk_mem_gen_v8_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>cgra2x2.srcs/sources_1/ip/TDP_Data_Mem/blk_mem_gen_v8_0/blk_mem_gen_prim_wrapper_v6.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>blk_mem_gen_v8_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>cgra2x2.srcs/sources_1/ip/TDP_Data_Mem/blk_mem_gen_v8_0/blk_mem_gen_prim_wrapper_v6_init.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>blk_mem_gen_v8_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>cgra2x2.srcs/sources_1/ip/TDP_Data_Mem/blk_mem_gen_v8_0/blk_mem_gen_prim_width.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>blk_mem_gen_v8_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>cgra2x2.srcs/sources_1/ip/TDP_Data_Mem/blk_mem_gen_v8_0/blk_mem_gen_generic_cstr.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>blk_mem_gen_v8_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>cgra2x2.srcs/sources_1/ip/TDP_Data_Mem/blk_mem_gen_v8_0/blk_mem_gen_ecc_encoder.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>blk_mem_gen_v8_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>cgra2x2.srcs/sources_1/ip/TDP_Data_Mem/blk_mem_gen_v8_0/blk_mem_gen_ecc_decoder.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>blk_mem_gen_v8_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>cgra2x2.srcs/sources_1/ip/TDP_Data_Mem/blk_mem_gen_v8_0/blk_mem_input_block.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>blk_mem_gen_v8_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>cgra2x2.srcs/sources_1/ip/TDP_Data_Mem/blk_mem_gen_v8_0/blk_mem_output_block.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>blk_mem_gen_v8_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>cgra2x2.srcs/sources_1/ip/TDP_Data_Mem/blk_mem_gen_v8_0/blk_mem_axi_read_fsm.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>blk_mem_gen_v8_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>cgra2x2.srcs/sources_1/ip/TDP_Data_Mem/blk_mem_gen_v8_0/blk_mem_axi_read_wrapper.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>blk_mem_gen_v8_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>cgra2x2.srcs/sources_1/ip/TDP_Data_Mem/blk_mem_gen_v8_0/blk_mem_axi_write_fsm.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>blk_mem_gen_v8_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>cgra2x2.srcs/sources_1/ip/TDP_Data_Mem/blk_mem_gen_v8_0/blk_mem_axi_write_wrapper.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>blk_mem_gen_v8_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>cgra2x2.srcs/sources_1/ip/TDP_Data_Mem/blk_mem_gen_v8_0/blk_mem_axi_regs_fwd.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>blk_mem_gen_v8_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>cgra2x2.srcs/sources_1/ip/TDP_Data_Mem/blk_mem_gen_v8_0/blk_mem_gen_top.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>blk_mem_gen_v8_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>cgra2x2.srcs/sources_1/ip/TDP_Data_Mem/blk_mem_gen_v8_0/blk_mem_gen_v8_0_synth.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>blk_mem_gen_v8_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>cgra2x2.srcs/sources_1/ip/TDP_Data_Mem/blk_mem_gen_v8_0/blk_mem_gen_v8_0.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>blk_mem_gen_v8_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>cgra2x2.srcs/sources_1/ip/TDP_Data_Mem/synth/TDP_Data_Mem.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>work</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>cgra2x2.srcs/sources_1/ip/SP_Inst_Mem/SP_Inst_Mem.xml</spirit:name>
				<spirit:userFileType>xml</spirit:userFileType>
				<spirit:logicalName>work</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>cgra2x2.srcs/sources_1/ip/SP_Inst_Mem/SP_Inst_Mem_ooc.xdc</spirit:name>
				<spirit:userFileType>xdc</spirit:userFileType>
				<spirit:userFileType>USED_IN_out_of_context</spirit:userFileType>
				<spirit:userFileType>USED_IN_synthesis</spirit:userFileType>
				<spirit:userFileType>USED_IN_implementation</spirit:userFileType>
			</spirit:file>
			<spirit:file>
				<spirit:name>cgra2x2.srcs/sources_1/ip/SP_Inst_Mem/blk_mem_gen_v8_0/blk_mem_gen_v8_0_synth_comp.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>blk_mem_gen_v8_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>cgra2x2.srcs/sources_1/ip/SP_Inst_Mem/blk_mem_gen_v8_0/blk_mem_gen_v8_0_defaults.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>blk_mem_gen_v8_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>cgra2x2.srcs/sources_1/ip/SP_Inst_Mem/blk_mem_gen_v8_0/blk_mem_gen_v8_0_pkg.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>blk_mem_gen_v8_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>cgra2x2.srcs/sources_1/ip/SP_Inst_Mem/blk_mem_gen_v8_0/blk_mem_gen_getinit_pkg.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>blk_mem_gen_v8_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>cgra2x2.srcs/sources_1/ip/SP_Inst_Mem/blk_mem_gen_v8_0/blk_mem_min_area_pkg.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>blk_mem_gen_v8_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>cgra2x2.srcs/sources_1/ip/SP_Inst_Mem/blk_mem_gen_v8_0/blk_mem_gen_bindec.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>blk_mem_gen_v8_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>cgra2x2.srcs/sources_1/ip/SP_Inst_Mem/blk_mem_gen_v8_0/blk_mem_gen_mux.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>blk_mem_gen_v8_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>cgra2x2.srcs/sources_1/ip/SP_Inst_Mem/blk_mem_gen_v8_0/blk_mem_gen_prim_wrapper_v6.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>blk_mem_gen_v8_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>cgra2x2.srcs/sources_1/ip/SP_Inst_Mem/blk_mem_gen_v8_0/blk_mem_gen_prim_wrapper_v6_init.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>blk_mem_gen_v8_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>cgra2x2.srcs/sources_1/ip/SP_Inst_Mem/blk_mem_gen_v8_0/blk_mem_gen_prim_width.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>blk_mem_gen_v8_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>cgra2x2.srcs/sources_1/ip/SP_Inst_Mem/blk_mem_gen_v8_0/blk_mem_gen_generic_cstr.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>blk_mem_gen_v8_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>cgra2x2.srcs/sources_1/ip/SP_Inst_Mem/blk_mem_gen_v8_0/blk_mem_gen_ecc_encoder.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>blk_mem_gen_v8_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>cgra2x2.srcs/sources_1/ip/SP_Inst_Mem/blk_mem_gen_v8_0/blk_mem_gen_ecc_decoder.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>blk_mem_gen_v8_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>cgra2x2.srcs/sources_1/ip/SP_Inst_Mem/blk_mem_gen_v8_0/blk_mem_input_block.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>blk_mem_gen_v8_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>cgra2x2.srcs/sources_1/ip/SP_Inst_Mem/blk_mem_gen_v8_0/blk_mem_output_block.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>blk_mem_gen_v8_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>cgra2x2.srcs/sources_1/ip/SP_Inst_Mem/blk_mem_gen_v8_0/blk_mem_axi_read_fsm.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>blk_mem_gen_v8_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>cgra2x2.srcs/sources_1/ip/SP_Inst_Mem/blk_mem_gen_v8_0/blk_mem_axi_read_wrapper.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>blk_mem_gen_v8_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>cgra2x2.srcs/sources_1/ip/SP_Inst_Mem/blk_mem_gen_v8_0/blk_mem_axi_write_fsm.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>blk_mem_gen_v8_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>cgra2x2.srcs/sources_1/ip/SP_Inst_Mem/blk_mem_gen_v8_0/blk_mem_axi_write_wrapper.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>blk_mem_gen_v8_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>cgra2x2.srcs/sources_1/ip/SP_Inst_Mem/blk_mem_gen_v8_0/blk_mem_axi_regs_fwd.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>blk_mem_gen_v8_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>cgra2x2.srcs/sources_1/ip/SP_Inst_Mem/blk_mem_gen_v8_0/blk_mem_gen_top.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>blk_mem_gen_v8_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>cgra2x2.srcs/sources_1/ip/SP_Inst_Mem/blk_mem_gen_v8_0/blk_mem_gen_v8_0_synth.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>blk_mem_gen_v8_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>cgra2x2.srcs/sources_1/ip/SP_Inst_Mem/blk_mem_gen_v8_0/blk_mem_gen_v8_0.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>blk_mem_gen_v8_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>cgra2x2.srcs/sources_1/ip/SP_Inst_Mem/synth/SP_Inst_Mem.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>work</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>cgra2x2.srcs/sources_1/imports/src/MulAdd.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
				<spirit:logicalName>work</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>cgra2x2.srcs/sources_1/imports/src/Inst_Mem.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
				<spirit:logicalName>work</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>cgra2x2.srcs/sources_1/imports/src/Data_Mem.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
				<spirit:logicalName>work</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>cgra2x2.srcs/sources_1/imports/src/ALU.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
				<spirit:logicalName>work</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>cgra2x2.srcs/sources_1/imports/src/PEIO.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
				<spirit:logicalName>work</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>cgra2x2.srcs/sources_1/imports/src/PE.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
				<spirit:logicalName>work</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>cgra2x2.srcs/sources_1/imports/src/Torus2x2.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
				<spirit:logicalName>work</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>cgra2x2.srcs/sources_1/imports/src/BramIF.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
				<spirit:logicalName>work</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>cgra2x2.srcs/sources_1/imports/src/cgra2x2.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
				<spirit:logicalName>work</spirit:logicalName>
			</spirit:file>
		</spirit:fileSet>
		<spirit:fileSet>
			<spirit:name>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:name>
			<spirit:file>
				<spirit:name>cgra2x2.srcs/sources_1/ip/TDP_Data_Mem/TDP_Data_Mem.xml</spirit:name>
				<spirit:userFileType>xml</spirit:userFileType>
				<spirit:logicalName>work</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>cgra2x2.srcs/sources_1/ip/TDP_Data_Mem/blk_mem_gen_v8_0/simulation/blk_mem_gen_v8_0.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
				<spirit:logicalName>blk_mem_gen_v8_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>cgra2x2.srcs/sources_1/ip/TDP_Data_Mem/sim/TDP_Data_Mem.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
				<spirit:logicalName>work</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>cgra2x2.srcs/sources_1/ip/SP_Inst_Mem/SP_Inst_Mem.xml</spirit:name>
				<spirit:userFileType>xml</spirit:userFileType>
				<spirit:logicalName>work</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>cgra2x2.srcs/sources_1/ip/SP_Inst_Mem/blk_mem_gen_v8_0/simulation/blk_mem_gen_v8_0.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
				<spirit:logicalName>blk_mem_gen_v8_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>cgra2x2.srcs/sources_1/ip/SP_Inst_Mem/sim/SP_Inst_Mem.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
				<spirit:logicalName>work</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>cgra2x2.srcs/sources_1/imports/src/MulAdd.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
				<spirit:logicalName>work</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>cgra2x2.srcs/sources_1/imports/src/Inst_Mem.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
				<spirit:logicalName>work</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>cgra2x2.srcs/sources_1/imports/src/Data_Mem.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
				<spirit:logicalName>work</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>cgra2x2.srcs/sources_1/imports/src/ALU.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
				<spirit:logicalName>work</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>cgra2x2.srcs/sources_1/imports/src/PEIO.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
				<spirit:logicalName>work</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>cgra2x2.srcs/sources_1/imports/src/PE.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
				<spirit:logicalName>work</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>cgra2x2.srcs/sources_1/imports/src/Torus2x2.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
				<spirit:logicalName>work</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>cgra2x2.srcs/sources_1/imports/src/BramIF.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
				<spirit:logicalName>work</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>cgra2x2.srcs/sources_1/imports/src/cgra2x2.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
				<spirit:logicalName>work</spirit:logicalName>
			</spirit:file>
		</spirit:fileSet>
		<spirit:fileSet>
			<spirit:name>xilinx_xpgui_view_fileset</spirit:name>
			<spirit:file>
				<spirit:name>xgui/cgra2x2_v1_0.tcl</spirit:name>
				<spirit:fileType>tclSource</spirit:fileType>
				<spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
			</spirit:file>
		</spirit:fileSet>
	</spirit:fileSets>
	<spirit:description>cgra2x2_v1_0</spirit:description>
	<spirit:parameters>
		<spirit:parameter>
			<spirit:name>DWIDTH</spirit:name>
			<spirit:displayName>Dwidth</spirit:displayName>
			<spirit:value spirit:format="long"
					spirit:resolve="user"
					spirit:id="PARAM_VALUE.DWIDTH"
					spirit:order="1100">32</spirit:value>
		</spirit:parameter>
		<spirit:parameter>
			<spirit:name>BYTE_LEN</spirit:name>
			<spirit:displayName>Byte Len</spirit:displayName>
			<spirit:value spirit:format="long"
					spirit:resolve="user"
					spirit:id="PARAM_VALUE.BYTE_LEN"
					spirit:order="1200">4</spirit:value>
		</spirit:parameter>
		<spirit:parameter>
			<spirit:name>SYS_DWIDTH</spirit:name>
			<spirit:displayName>Sys Dwidth</spirit:displayName>
			<spirit:value spirit:format="long"
					spirit:resolve="user"
					spirit:id="PARAM_VALUE.SYS_DWIDTH"
					spirit:order="1300">32</spirit:value>
		</spirit:parameter>
		<spirit:parameter>
			<spirit:name>Component_Name</spirit:name>
			<spirit:value spirit:resolve="user"
					spirit:id="PARAM_VALUE.Component_Name"
					spirit:order="1">cgra2x2_v1_0</spirit:value>
		</spirit:parameter>
	</spirit:parameters>
	<spirit:vendorExtensions>
		<xilinx:coreExtensions>
			<xilinx:supportedFamilies>
				<xilinx:family xilinx:lifeCycle="Production">zynq</xilinx:family>
			</xilinx:supportedFamilies>
			<xilinx:taxonomies>
				<xilinx:taxonomy>/BaseIP</xilinx:taxonomy>
			</xilinx:taxonomies>
			<xilinx:displayName>cgra2x2_v1_0</xilinx:displayName>
			<xilinx:coreRevision>1</xilinx:coreRevision>
			<xilinx:coreCreationDateTime>2014-07-23T07:34:23Z</xilinx:coreCreationDateTime>
		</xilinx:coreExtensions>
		<xilinx:packagingInfo>
			<xilinx:xilinxVersion>2013.3</xilinx:xilinxVersion>
		</xilinx:packagingInfo>
	</spirit:vendorExtensions>
</spirit:component>
