// Seed: 1016605504
module module_0 (
    input wor id_0,
    output uwire id_1,
    input wand id_2,
    input wand id_3,
    input tri0 id_4,
    output tri0 id_5,
    input tri0 id_6,
    output wor id_7,
    output tri1 id_8,
    input tri1 id_9,
    output wire id_10,
    input supply0 id_11,
    input tri0 id_12,
    output supply1 id_13,
    input uwire id_14,
    input tri1 id_15,
    input supply1 id_16,
    output tri1 id_17,
    output tri0 id_18,
    input tri id_19,
    output tri0 id_20,
    output tri id_21
);
  wire id_23, id_24;
endmodule
module module_1 (
    input supply1 id_0,
    input tri1 id_1,
    input uwire id_2,
    input wor id_3,
    input wire id_4,
    input tri0 id_5,
    input wand id_6,
    output tri0 id_7,
    input tri id_8,
    output tri0 id_9,
    input tri id_10,
    input wire id_11
);
  wire id_13;
  module_0(
      id_11,
      id_7,
      id_8,
      id_5,
      id_11,
      id_9,
      id_10,
      id_9,
      id_9,
      id_8,
      id_7,
      id_0,
      id_6,
      id_7,
      id_8,
      id_0,
      id_1,
      id_9,
      id_7,
      id_2,
      id_9,
      id_9
  );
  wire id_14;
  assign id_7 = 1 - id_11 - 1'h0;
endmodule
