-- generated by newgenasym Thu May 25 12:08:18 2017

library ieee;
use     ieee.std_logic_1164.all;
use     work.all;
entity mic2026 is
    port (    
	ENA:       INOUT  STD_LOGIC;    
	ENB:       INOUT  STD_LOGIC;    
	FLGA:      INOUT  STD_LOGIC;    
	FLGB:      INOUT  STD_LOGIC;    
	\in\:      INOUT  STD_LOGIC;    
	OUTA:      INOUT  STD_LOGIC;    
	OUTB:      INOUT  STD_LOGIC);
end mic2026;
