
MPU6050_STM32_test.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007984  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004a0  08007b28  08007b28  00008b28  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007fc8  08007fc8  00009278  2**0
                  CONTENTS
  4 .ARM          00000008  08007fc8  08007fc8  00008fc8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007fd0  08007fd0  00009278  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007fd0  08007fd0  00008fd0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08007fd4  08007fd4  00008fd4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000278  20000000  08007fd8  00009000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002fc  20000278  08008250  00009278  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  20000574  08008250  00009574  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00009278  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000bbed  00000000  00000000  000092a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001c2c  00000000  00000000  00014e95  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000a80  00000000  00000000  00016ac8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000082f  00000000  00000000  00017548  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00017353  00000000  00000000  00017d77  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000d6ac  00000000  00000000  0002f0ca  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008c48f  00000000  00000000  0003c776  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000c8c05  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003ee4  00000000  00000000  000c8c48  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000056  00000000  00000000  000ccb2c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000278 	.word	0x20000278
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08007b0c 	.word	0x08007b0c

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	2000027c 	.word	0x2000027c
 80001dc:	08007b0c 	.word	0x08007b0c

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <strlen>:
 8000280:	4603      	mov	r3, r0
 8000282:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000286:	2a00      	cmp	r2, #0
 8000288:	d1fb      	bne.n	8000282 <strlen+0x2>
 800028a:	1a18      	subs	r0, r3, r0
 800028c:	3801      	subs	r0, #1
 800028e:	4770      	bx	lr

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	@ 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_uldivmod>:
 8000bb8:	b953      	cbnz	r3, 8000bd0 <__aeabi_uldivmod+0x18>
 8000bba:	b94a      	cbnz	r2, 8000bd0 <__aeabi_uldivmod+0x18>
 8000bbc:	2900      	cmp	r1, #0
 8000bbe:	bf08      	it	eq
 8000bc0:	2800      	cmpeq	r0, #0
 8000bc2:	bf1c      	itt	ne
 8000bc4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bc8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bcc:	f000 b96a 	b.w	8000ea4 <__aeabi_idiv0>
 8000bd0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bd4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bd8:	f000 f806 	bl	8000be8 <__udivmoddi4>
 8000bdc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000be0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000be4:	b004      	add	sp, #16
 8000be6:	4770      	bx	lr

08000be8 <__udivmoddi4>:
 8000be8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bec:	9d08      	ldr	r5, [sp, #32]
 8000bee:	460c      	mov	r4, r1
 8000bf0:	2b00      	cmp	r3, #0
 8000bf2:	d14e      	bne.n	8000c92 <__udivmoddi4+0xaa>
 8000bf4:	4694      	mov	ip, r2
 8000bf6:	458c      	cmp	ip, r1
 8000bf8:	4686      	mov	lr, r0
 8000bfa:	fab2 f282 	clz	r2, r2
 8000bfe:	d962      	bls.n	8000cc6 <__udivmoddi4+0xde>
 8000c00:	b14a      	cbz	r2, 8000c16 <__udivmoddi4+0x2e>
 8000c02:	f1c2 0320 	rsb	r3, r2, #32
 8000c06:	4091      	lsls	r1, r2
 8000c08:	fa20 f303 	lsr.w	r3, r0, r3
 8000c0c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c10:	4319      	orrs	r1, r3
 8000c12:	fa00 fe02 	lsl.w	lr, r0, r2
 8000c16:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000c1a:	fa1f f68c 	uxth.w	r6, ip
 8000c1e:	fbb1 f4f7 	udiv	r4, r1, r7
 8000c22:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000c26:	fb07 1114 	mls	r1, r7, r4, r1
 8000c2a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c2e:	fb04 f106 	mul.w	r1, r4, r6
 8000c32:	4299      	cmp	r1, r3
 8000c34:	d90a      	bls.n	8000c4c <__udivmoddi4+0x64>
 8000c36:	eb1c 0303 	adds.w	r3, ip, r3
 8000c3a:	f104 30ff 	add.w	r0, r4, #4294967295
 8000c3e:	f080 8112 	bcs.w	8000e66 <__udivmoddi4+0x27e>
 8000c42:	4299      	cmp	r1, r3
 8000c44:	f240 810f 	bls.w	8000e66 <__udivmoddi4+0x27e>
 8000c48:	3c02      	subs	r4, #2
 8000c4a:	4463      	add	r3, ip
 8000c4c:	1a59      	subs	r1, r3, r1
 8000c4e:	fa1f f38e 	uxth.w	r3, lr
 8000c52:	fbb1 f0f7 	udiv	r0, r1, r7
 8000c56:	fb07 1110 	mls	r1, r7, r0, r1
 8000c5a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c5e:	fb00 f606 	mul.w	r6, r0, r6
 8000c62:	429e      	cmp	r6, r3
 8000c64:	d90a      	bls.n	8000c7c <__udivmoddi4+0x94>
 8000c66:	eb1c 0303 	adds.w	r3, ip, r3
 8000c6a:	f100 31ff 	add.w	r1, r0, #4294967295
 8000c6e:	f080 80fc 	bcs.w	8000e6a <__udivmoddi4+0x282>
 8000c72:	429e      	cmp	r6, r3
 8000c74:	f240 80f9 	bls.w	8000e6a <__udivmoddi4+0x282>
 8000c78:	4463      	add	r3, ip
 8000c7a:	3802      	subs	r0, #2
 8000c7c:	1b9b      	subs	r3, r3, r6
 8000c7e:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000c82:	2100      	movs	r1, #0
 8000c84:	b11d      	cbz	r5, 8000c8e <__udivmoddi4+0xa6>
 8000c86:	40d3      	lsrs	r3, r2
 8000c88:	2200      	movs	r2, #0
 8000c8a:	e9c5 3200 	strd	r3, r2, [r5]
 8000c8e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c92:	428b      	cmp	r3, r1
 8000c94:	d905      	bls.n	8000ca2 <__udivmoddi4+0xba>
 8000c96:	b10d      	cbz	r5, 8000c9c <__udivmoddi4+0xb4>
 8000c98:	e9c5 0100 	strd	r0, r1, [r5]
 8000c9c:	2100      	movs	r1, #0
 8000c9e:	4608      	mov	r0, r1
 8000ca0:	e7f5      	b.n	8000c8e <__udivmoddi4+0xa6>
 8000ca2:	fab3 f183 	clz	r1, r3
 8000ca6:	2900      	cmp	r1, #0
 8000ca8:	d146      	bne.n	8000d38 <__udivmoddi4+0x150>
 8000caa:	42a3      	cmp	r3, r4
 8000cac:	d302      	bcc.n	8000cb4 <__udivmoddi4+0xcc>
 8000cae:	4290      	cmp	r0, r2
 8000cb0:	f0c0 80f0 	bcc.w	8000e94 <__udivmoddi4+0x2ac>
 8000cb4:	1a86      	subs	r6, r0, r2
 8000cb6:	eb64 0303 	sbc.w	r3, r4, r3
 8000cba:	2001      	movs	r0, #1
 8000cbc:	2d00      	cmp	r5, #0
 8000cbe:	d0e6      	beq.n	8000c8e <__udivmoddi4+0xa6>
 8000cc0:	e9c5 6300 	strd	r6, r3, [r5]
 8000cc4:	e7e3      	b.n	8000c8e <__udivmoddi4+0xa6>
 8000cc6:	2a00      	cmp	r2, #0
 8000cc8:	f040 8090 	bne.w	8000dec <__udivmoddi4+0x204>
 8000ccc:	eba1 040c 	sub.w	r4, r1, ip
 8000cd0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000cd4:	fa1f f78c 	uxth.w	r7, ip
 8000cd8:	2101      	movs	r1, #1
 8000cda:	fbb4 f6f8 	udiv	r6, r4, r8
 8000cde:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000ce2:	fb08 4416 	mls	r4, r8, r6, r4
 8000ce6:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000cea:	fb07 f006 	mul.w	r0, r7, r6
 8000cee:	4298      	cmp	r0, r3
 8000cf0:	d908      	bls.n	8000d04 <__udivmoddi4+0x11c>
 8000cf2:	eb1c 0303 	adds.w	r3, ip, r3
 8000cf6:	f106 34ff 	add.w	r4, r6, #4294967295
 8000cfa:	d202      	bcs.n	8000d02 <__udivmoddi4+0x11a>
 8000cfc:	4298      	cmp	r0, r3
 8000cfe:	f200 80cd 	bhi.w	8000e9c <__udivmoddi4+0x2b4>
 8000d02:	4626      	mov	r6, r4
 8000d04:	1a1c      	subs	r4, r3, r0
 8000d06:	fa1f f38e 	uxth.w	r3, lr
 8000d0a:	fbb4 f0f8 	udiv	r0, r4, r8
 8000d0e:	fb08 4410 	mls	r4, r8, r0, r4
 8000d12:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000d16:	fb00 f707 	mul.w	r7, r0, r7
 8000d1a:	429f      	cmp	r7, r3
 8000d1c:	d908      	bls.n	8000d30 <__udivmoddi4+0x148>
 8000d1e:	eb1c 0303 	adds.w	r3, ip, r3
 8000d22:	f100 34ff 	add.w	r4, r0, #4294967295
 8000d26:	d202      	bcs.n	8000d2e <__udivmoddi4+0x146>
 8000d28:	429f      	cmp	r7, r3
 8000d2a:	f200 80b0 	bhi.w	8000e8e <__udivmoddi4+0x2a6>
 8000d2e:	4620      	mov	r0, r4
 8000d30:	1bdb      	subs	r3, r3, r7
 8000d32:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d36:	e7a5      	b.n	8000c84 <__udivmoddi4+0x9c>
 8000d38:	f1c1 0620 	rsb	r6, r1, #32
 8000d3c:	408b      	lsls	r3, r1
 8000d3e:	fa22 f706 	lsr.w	r7, r2, r6
 8000d42:	431f      	orrs	r7, r3
 8000d44:	fa20 fc06 	lsr.w	ip, r0, r6
 8000d48:	fa04 f301 	lsl.w	r3, r4, r1
 8000d4c:	ea43 030c 	orr.w	r3, r3, ip
 8000d50:	40f4      	lsrs	r4, r6
 8000d52:	fa00 f801 	lsl.w	r8, r0, r1
 8000d56:	0c38      	lsrs	r0, r7, #16
 8000d58:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000d5c:	fbb4 fef0 	udiv	lr, r4, r0
 8000d60:	fa1f fc87 	uxth.w	ip, r7
 8000d64:	fb00 441e 	mls	r4, r0, lr, r4
 8000d68:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000d6c:	fb0e f90c 	mul.w	r9, lr, ip
 8000d70:	45a1      	cmp	r9, r4
 8000d72:	fa02 f201 	lsl.w	r2, r2, r1
 8000d76:	d90a      	bls.n	8000d8e <__udivmoddi4+0x1a6>
 8000d78:	193c      	adds	r4, r7, r4
 8000d7a:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000d7e:	f080 8084 	bcs.w	8000e8a <__udivmoddi4+0x2a2>
 8000d82:	45a1      	cmp	r9, r4
 8000d84:	f240 8081 	bls.w	8000e8a <__udivmoddi4+0x2a2>
 8000d88:	f1ae 0e02 	sub.w	lr, lr, #2
 8000d8c:	443c      	add	r4, r7
 8000d8e:	eba4 0409 	sub.w	r4, r4, r9
 8000d92:	fa1f f983 	uxth.w	r9, r3
 8000d96:	fbb4 f3f0 	udiv	r3, r4, r0
 8000d9a:	fb00 4413 	mls	r4, r0, r3, r4
 8000d9e:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000da2:	fb03 fc0c 	mul.w	ip, r3, ip
 8000da6:	45a4      	cmp	ip, r4
 8000da8:	d907      	bls.n	8000dba <__udivmoddi4+0x1d2>
 8000daa:	193c      	adds	r4, r7, r4
 8000dac:	f103 30ff 	add.w	r0, r3, #4294967295
 8000db0:	d267      	bcs.n	8000e82 <__udivmoddi4+0x29a>
 8000db2:	45a4      	cmp	ip, r4
 8000db4:	d965      	bls.n	8000e82 <__udivmoddi4+0x29a>
 8000db6:	3b02      	subs	r3, #2
 8000db8:	443c      	add	r4, r7
 8000dba:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000dbe:	fba0 9302 	umull	r9, r3, r0, r2
 8000dc2:	eba4 040c 	sub.w	r4, r4, ip
 8000dc6:	429c      	cmp	r4, r3
 8000dc8:	46ce      	mov	lr, r9
 8000dca:	469c      	mov	ip, r3
 8000dcc:	d351      	bcc.n	8000e72 <__udivmoddi4+0x28a>
 8000dce:	d04e      	beq.n	8000e6e <__udivmoddi4+0x286>
 8000dd0:	b155      	cbz	r5, 8000de8 <__udivmoddi4+0x200>
 8000dd2:	ebb8 030e 	subs.w	r3, r8, lr
 8000dd6:	eb64 040c 	sbc.w	r4, r4, ip
 8000dda:	fa04 f606 	lsl.w	r6, r4, r6
 8000dde:	40cb      	lsrs	r3, r1
 8000de0:	431e      	orrs	r6, r3
 8000de2:	40cc      	lsrs	r4, r1
 8000de4:	e9c5 6400 	strd	r6, r4, [r5]
 8000de8:	2100      	movs	r1, #0
 8000dea:	e750      	b.n	8000c8e <__udivmoddi4+0xa6>
 8000dec:	f1c2 0320 	rsb	r3, r2, #32
 8000df0:	fa20 f103 	lsr.w	r1, r0, r3
 8000df4:	fa0c fc02 	lsl.w	ip, ip, r2
 8000df8:	fa24 f303 	lsr.w	r3, r4, r3
 8000dfc:	4094      	lsls	r4, r2
 8000dfe:	430c      	orrs	r4, r1
 8000e00:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000e04:	fa00 fe02 	lsl.w	lr, r0, r2
 8000e08:	fa1f f78c 	uxth.w	r7, ip
 8000e0c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000e10:	fb08 3110 	mls	r1, r8, r0, r3
 8000e14:	0c23      	lsrs	r3, r4, #16
 8000e16:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000e1a:	fb00 f107 	mul.w	r1, r0, r7
 8000e1e:	4299      	cmp	r1, r3
 8000e20:	d908      	bls.n	8000e34 <__udivmoddi4+0x24c>
 8000e22:	eb1c 0303 	adds.w	r3, ip, r3
 8000e26:	f100 36ff 	add.w	r6, r0, #4294967295
 8000e2a:	d22c      	bcs.n	8000e86 <__udivmoddi4+0x29e>
 8000e2c:	4299      	cmp	r1, r3
 8000e2e:	d92a      	bls.n	8000e86 <__udivmoddi4+0x29e>
 8000e30:	3802      	subs	r0, #2
 8000e32:	4463      	add	r3, ip
 8000e34:	1a5b      	subs	r3, r3, r1
 8000e36:	b2a4      	uxth	r4, r4
 8000e38:	fbb3 f1f8 	udiv	r1, r3, r8
 8000e3c:	fb08 3311 	mls	r3, r8, r1, r3
 8000e40:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000e44:	fb01 f307 	mul.w	r3, r1, r7
 8000e48:	42a3      	cmp	r3, r4
 8000e4a:	d908      	bls.n	8000e5e <__udivmoddi4+0x276>
 8000e4c:	eb1c 0404 	adds.w	r4, ip, r4
 8000e50:	f101 36ff 	add.w	r6, r1, #4294967295
 8000e54:	d213      	bcs.n	8000e7e <__udivmoddi4+0x296>
 8000e56:	42a3      	cmp	r3, r4
 8000e58:	d911      	bls.n	8000e7e <__udivmoddi4+0x296>
 8000e5a:	3902      	subs	r1, #2
 8000e5c:	4464      	add	r4, ip
 8000e5e:	1ae4      	subs	r4, r4, r3
 8000e60:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000e64:	e739      	b.n	8000cda <__udivmoddi4+0xf2>
 8000e66:	4604      	mov	r4, r0
 8000e68:	e6f0      	b.n	8000c4c <__udivmoddi4+0x64>
 8000e6a:	4608      	mov	r0, r1
 8000e6c:	e706      	b.n	8000c7c <__udivmoddi4+0x94>
 8000e6e:	45c8      	cmp	r8, r9
 8000e70:	d2ae      	bcs.n	8000dd0 <__udivmoddi4+0x1e8>
 8000e72:	ebb9 0e02 	subs.w	lr, r9, r2
 8000e76:	eb63 0c07 	sbc.w	ip, r3, r7
 8000e7a:	3801      	subs	r0, #1
 8000e7c:	e7a8      	b.n	8000dd0 <__udivmoddi4+0x1e8>
 8000e7e:	4631      	mov	r1, r6
 8000e80:	e7ed      	b.n	8000e5e <__udivmoddi4+0x276>
 8000e82:	4603      	mov	r3, r0
 8000e84:	e799      	b.n	8000dba <__udivmoddi4+0x1d2>
 8000e86:	4630      	mov	r0, r6
 8000e88:	e7d4      	b.n	8000e34 <__udivmoddi4+0x24c>
 8000e8a:	46d6      	mov	lr, sl
 8000e8c:	e77f      	b.n	8000d8e <__udivmoddi4+0x1a6>
 8000e8e:	4463      	add	r3, ip
 8000e90:	3802      	subs	r0, #2
 8000e92:	e74d      	b.n	8000d30 <__udivmoddi4+0x148>
 8000e94:	4606      	mov	r6, r0
 8000e96:	4623      	mov	r3, r4
 8000e98:	4608      	mov	r0, r1
 8000e9a:	e70f      	b.n	8000cbc <__udivmoddi4+0xd4>
 8000e9c:	3e02      	subs	r6, #2
 8000e9e:	4463      	add	r3, ip
 8000ea0:	e730      	b.n	8000d04 <__udivmoddi4+0x11c>
 8000ea2:	bf00      	nop

08000ea4 <__aeabi_idiv0>:
 8000ea4:	4770      	bx	lr
 8000ea6:	bf00      	nop

08000ea8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000ea8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000eac:	b091      	sub	sp, #68	@ 0x44
 8000eae:	af0e      	add	r7, sp, #56	@ 0x38
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000eb0:	f001 f824 	bl	8001efc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000eb4:	f000 f868 	bl	8000f88 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000eb8:	f000 f91c 	bl	80010f4 <MX_GPIO_Init>
  MX_I2C1_Init();
 8000ebc:	f000 f8c2 	bl	8001044 <MX_I2C1_Init>
  MX_USART1_UART_Init();
 8000ec0:	f000 f8ee 	bl	80010a0 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  if (MPU6050_Init(MPU6050_Accelerometer_2G,
 8000ec4:	2207      	movs	r2, #7
 8000ec6:	2100      	movs	r1, #0
 8000ec8:	2000      	movs	r0, #0
 8000eca:	f000 fa7b 	bl	80013c4 <MPU6050_Init>
 8000ece:	4603      	mov	r3, r0
 8000ed0:	2b00      	cmp	r3, #0
 8000ed2:	d103      	bne.n	8000edc <main+0x34>
                   MPU6050_Gyroscope_250_deg,
                   MPU6050_DataRate_1KHz) == MPU6050_SUCCESS)
  {
      printf("MPU6050 INIT OK\r\n");
 8000ed4:	4825      	ldr	r0, [pc, #148]	@ (8000f6c <main+0xc4>)
 8000ed6:	f004 f95f 	bl	8005198 <puts>
 8000eda:	e002      	b.n	8000ee2 <main+0x3a>
  }
  else
  {
      printf("MPU6050 INIT FAIL\r\n");
 8000edc:	4824      	ldr	r0, [pc, #144]	@ (8000f70 <main+0xc8>)
 8000ede:	f004 f95b 	bl	8005198 <puts>
  }
//  MPU6050_set_power_mode(MPU6050_POWER_ON, 0);

  // Enable DATA_READY interrupt
  MPU6050_enable_irq(LATCH_IRQ_EN | IRQ_RD_CLEAR);
 8000ee2:	2030      	movs	r0, #48	@ 0x30
 8000ee4:	f000 fa44 	bl	8001370 <MPU6050_enable_irq>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  if (mpu_data_ready)
 8000ee8:	4b22      	ldr	r3, [pc, #136]	@ (8000f74 <main+0xcc>)
 8000eea:	781b      	ldrb	r3, [r3, #0]
 8000eec:	b2db      	uxtb	r3, r3
 8000eee:	2b00      	cmp	r3, #0
 8000ef0:	d0fa      	beq.n	8000ee8 <main+0x40>
	  {
	      mpu_data_ready = 0;
 8000ef2:	4b20      	ldr	r3, [pc, #128]	@ (8000f74 <main+0xcc>)
 8000ef4:	2200      	movs	r2, #0
 8000ef6:	701a      	strb	r2, [r3, #0]

	      MPU6050_Read_All(&mpu);
 8000ef8:	481f      	ldr	r0, [pc, #124]	@ (8000f78 <main+0xd0>)
 8000efa:	f000 fad5 	bl	80014a8 <MPU6050_Read_All>

	      int len = snprintf(uart_buf, sizeof(uart_buf),
 8000efe:	4b1e      	ldr	r3, [pc, #120]	@ (8000f78 <main+0xd0>)
 8000f00:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8000f04:	491c      	ldr	r1, [pc, #112]	@ (8000f78 <main+0xd0>)
 8000f06:	e9d1 0104 	ldrd	r0, r1, [r1, #16]
 8000f0a:	4c1b      	ldr	r4, [pc, #108]	@ (8000f78 <main+0xd0>)
 8000f0c:	e9d4 4506 	ldrd	r4, r5, [r4, #24]
 8000f10:	4e19      	ldr	r6, [pc, #100]	@ (8000f78 <main+0xd0>)
 8000f12:	e9d6 890a 	ldrd	r8, r9, [r6, #40]	@ 0x28
 8000f16:	4e18      	ldr	r6, [pc, #96]	@ (8000f78 <main+0xd0>)
 8000f18:	e9d6 ab0c 	ldrd	sl, fp, [r6, #48]	@ 0x30
 8000f1c:	4e16      	ldr	r6, [pc, #88]	@ (8000f78 <main+0xd0>)
 8000f1e:	ed96 7b14 	vldr	d7, [r6, #80]	@ 0x50
 8000f22:	4e15      	ldr	r6, [pc, #84]	@ (8000f78 <main+0xd0>)
 8000f24:	ed96 6b12 	vldr	d6, [r6, #72]	@ 0x48
 8000f28:	ed8d 6b0c 	vstr	d6, [sp, #48]	@ 0x30
 8000f2c:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 8000f30:	e9cd ab08 	strd	sl, fp, [sp, #32]
 8000f34:	e9cd 8906 	strd	r8, r9, [sp, #24]
 8000f38:	e9cd 4504 	strd	r4, r5, [sp, #16]
 8000f3c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8000f40:	e9cd 2300 	strd	r2, r3, [sp]
 8000f44:	4a0d      	ldr	r2, [pc, #52]	@ (8000f7c <main+0xd4>)
 8000f46:	2180      	movs	r1, #128	@ 0x80
 8000f48:	480d      	ldr	r0, [pc, #52]	@ (8000f80 <main+0xd8>)
 8000f4a:	f004 f92d 	bl	80051a8 <sniprintf>
 8000f4e:	6078      	str	r0, [r7, #4]
	          mpu.Gx, mpu.Gy,
	          mpu.KalmanAngleY,
	          mpu.KalmanAngleX
	      );

	      HAL_UART_Transmit(&huart1,
 8000f50:	687b      	ldr	r3, [r7, #4]
 8000f52:	b29a      	uxth	r2, r3
 8000f54:	f04f 33ff 	mov.w	r3, #4294967295
 8000f58:	4909      	ldr	r1, [pc, #36]	@ (8000f80 <main+0xd8>)
 8000f5a:	480a      	ldr	r0, [pc, #40]	@ (8000f84 <main+0xdc>)
 8000f5c:	f002 ffde 	bl	8003f1c <HAL_UART_Transmit>
	                        (uint8_t*)uart_buf,
	                        len,
	                        HAL_MAX_DELAY);
	      HAL_Delay(500);
 8000f60:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000f64:	f001 f83c 	bl	8001fe0 <HAL_Delay>
	  if (mpu_data_ready)
 8000f68:	e7be      	b.n	8000ee8 <main+0x40>
 8000f6a:	bf00      	nop
 8000f6c:	08007b28 	.word	0x08007b28
 8000f70:	08007b3c 	.word	0x08007b3c
 8000f74:	20000330 	.word	0x20000330
 8000f78:	20000338 	.word	0x20000338
 8000f7c:	08007b50 	.word	0x08007b50
 8000f80:	20000390 	.word	0x20000390
 8000f84:	200002e8 	.word	0x200002e8

08000f88 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000f88:	b580      	push	{r7, lr}
 8000f8a:	b094      	sub	sp, #80	@ 0x50
 8000f8c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000f8e:	f107 0320 	add.w	r3, r7, #32
 8000f92:	2230      	movs	r2, #48	@ 0x30
 8000f94:	2100      	movs	r1, #0
 8000f96:	4618      	mov	r0, r3
 8000f98:	f004 fa12 	bl	80053c0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000f9c:	f107 030c 	add.w	r3, r7, #12
 8000fa0:	2200      	movs	r2, #0
 8000fa2:	601a      	str	r2, [r3, #0]
 8000fa4:	605a      	str	r2, [r3, #4]
 8000fa6:	609a      	str	r2, [r3, #8]
 8000fa8:	60da      	str	r2, [r3, #12]
 8000faa:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000fac:	2300      	movs	r3, #0
 8000fae:	60bb      	str	r3, [r7, #8]
 8000fb0:	4b22      	ldr	r3, [pc, #136]	@ (800103c <SystemClock_Config+0xb4>)
 8000fb2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000fb4:	4a21      	ldr	r2, [pc, #132]	@ (800103c <SystemClock_Config+0xb4>)
 8000fb6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000fba:	6413      	str	r3, [r2, #64]	@ 0x40
 8000fbc:	4b1f      	ldr	r3, [pc, #124]	@ (800103c <SystemClock_Config+0xb4>)
 8000fbe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000fc0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000fc4:	60bb      	str	r3, [r7, #8]
 8000fc6:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000fc8:	2300      	movs	r3, #0
 8000fca:	607b      	str	r3, [r7, #4]
 8000fcc:	4b1c      	ldr	r3, [pc, #112]	@ (8001040 <SystemClock_Config+0xb8>)
 8000fce:	681b      	ldr	r3, [r3, #0]
 8000fd0:	4a1b      	ldr	r2, [pc, #108]	@ (8001040 <SystemClock_Config+0xb8>)
 8000fd2:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8000fd6:	6013      	str	r3, [r2, #0]
 8000fd8:	4b19      	ldr	r3, [pc, #100]	@ (8001040 <SystemClock_Config+0xb8>)
 8000fda:	681b      	ldr	r3, [r3, #0]
 8000fdc:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000fe0:	607b      	str	r3, [r7, #4]
 8000fe2:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000fe4:	2302      	movs	r3, #2
 8000fe6:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000fe8:	2301      	movs	r3, #1
 8000fea:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000fec:	2310      	movs	r3, #16
 8000fee:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000ff0:	2300      	movs	r3, #0
 8000ff2:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000ff4:	f107 0320 	add.w	r3, r7, #32
 8000ff8:	4618      	mov	r0, r3
 8000ffa:	f002 fae7 	bl	80035cc <HAL_RCC_OscConfig>
 8000ffe:	4603      	mov	r3, r0
 8001000:	2b00      	cmp	r3, #0
 8001002:	d001      	beq.n	8001008 <SystemClock_Config+0x80>
  {
    Error_Handler();
 8001004:	f000 f8f2 	bl	80011ec <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001008:	230f      	movs	r3, #15
 800100a:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 800100c:	2300      	movs	r3, #0
 800100e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001010:	2300      	movs	r3, #0
 8001012:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001014:	2300      	movs	r3, #0
 8001016:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001018:	2300      	movs	r3, #0
 800101a:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800101c:	f107 030c 	add.w	r3, r7, #12
 8001020:	2100      	movs	r1, #0
 8001022:	4618      	mov	r0, r3
 8001024:	f002 fd4a 	bl	8003abc <HAL_RCC_ClockConfig>
 8001028:	4603      	mov	r3, r0
 800102a:	2b00      	cmp	r3, #0
 800102c:	d001      	beq.n	8001032 <SystemClock_Config+0xaa>
  {
    Error_Handler();
 800102e:	f000 f8dd 	bl	80011ec <Error_Handler>
  }
}
 8001032:	bf00      	nop
 8001034:	3750      	adds	r7, #80	@ 0x50
 8001036:	46bd      	mov	sp, r7
 8001038:	bd80      	pop	{r7, pc}
 800103a:	bf00      	nop
 800103c:	40023800 	.word	0x40023800
 8001040:	40007000 	.word	0x40007000

08001044 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001044:	b580      	push	{r7, lr}
 8001046:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001048:	4b12      	ldr	r3, [pc, #72]	@ (8001094 <MX_I2C1_Init+0x50>)
 800104a:	4a13      	ldr	r2, [pc, #76]	@ (8001098 <MX_I2C1_Init+0x54>)
 800104c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 800104e:	4b11      	ldr	r3, [pc, #68]	@ (8001094 <MX_I2C1_Init+0x50>)
 8001050:	4a12      	ldr	r2, [pc, #72]	@ (800109c <MX_I2C1_Init+0x58>)
 8001052:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001054:	4b0f      	ldr	r3, [pc, #60]	@ (8001094 <MX_I2C1_Init+0x50>)
 8001056:	2200      	movs	r2, #0
 8001058:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800105a:	4b0e      	ldr	r3, [pc, #56]	@ (8001094 <MX_I2C1_Init+0x50>)
 800105c:	2200      	movs	r2, #0
 800105e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001060:	4b0c      	ldr	r3, [pc, #48]	@ (8001094 <MX_I2C1_Init+0x50>)
 8001062:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001066:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001068:	4b0a      	ldr	r3, [pc, #40]	@ (8001094 <MX_I2C1_Init+0x50>)
 800106a:	2200      	movs	r2, #0
 800106c:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800106e:	4b09      	ldr	r3, [pc, #36]	@ (8001094 <MX_I2C1_Init+0x50>)
 8001070:	2200      	movs	r2, #0
 8001072:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001074:	4b07      	ldr	r3, [pc, #28]	@ (8001094 <MX_I2C1_Init+0x50>)
 8001076:	2200      	movs	r2, #0
 8001078:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800107a:	4b06      	ldr	r3, [pc, #24]	@ (8001094 <MX_I2C1_Init+0x50>)
 800107c:	2200      	movs	r2, #0
 800107e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001080:	4804      	ldr	r0, [pc, #16]	@ (8001094 <MX_I2C1_Init+0x50>)
 8001082:	f001 fa7f 	bl	8002584 <HAL_I2C_Init>
 8001086:	4603      	mov	r3, r0
 8001088:	2b00      	cmp	r3, #0
 800108a:	d001      	beq.n	8001090 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 800108c:	f000 f8ae 	bl	80011ec <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001090:	bf00      	nop
 8001092:	bd80      	pop	{r7, pc}
 8001094:	20000294 	.word	0x20000294
 8001098:	40005400 	.word	0x40005400
 800109c:	000186a0 	.word	0x000186a0

080010a0 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80010a0:	b580      	push	{r7, lr}
 80010a2:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80010a4:	4b11      	ldr	r3, [pc, #68]	@ (80010ec <MX_USART1_UART_Init+0x4c>)
 80010a6:	4a12      	ldr	r2, [pc, #72]	@ (80010f0 <MX_USART1_UART_Init+0x50>)
 80010a8:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80010aa:	4b10      	ldr	r3, [pc, #64]	@ (80010ec <MX_USART1_UART_Init+0x4c>)
 80010ac:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80010b0:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80010b2:	4b0e      	ldr	r3, [pc, #56]	@ (80010ec <MX_USART1_UART_Init+0x4c>)
 80010b4:	2200      	movs	r2, #0
 80010b6:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80010b8:	4b0c      	ldr	r3, [pc, #48]	@ (80010ec <MX_USART1_UART_Init+0x4c>)
 80010ba:	2200      	movs	r2, #0
 80010bc:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80010be:	4b0b      	ldr	r3, [pc, #44]	@ (80010ec <MX_USART1_UART_Init+0x4c>)
 80010c0:	2200      	movs	r2, #0
 80010c2:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80010c4:	4b09      	ldr	r3, [pc, #36]	@ (80010ec <MX_USART1_UART_Init+0x4c>)
 80010c6:	220c      	movs	r2, #12
 80010c8:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80010ca:	4b08      	ldr	r3, [pc, #32]	@ (80010ec <MX_USART1_UART_Init+0x4c>)
 80010cc:	2200      	movs	r2, #0
 80010ce:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80010d0:	4b06      	ldr	r3, [pc, #24]	@ (80010ec <MX_USART1_UART_Init+0x4c>)
 80010d2:	2200      	movs	r2, #0
 80010d4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80010d6:	4805      	ldr	r0, [pc, #20]	@ (80010ec <MX_USART1_UART_Init+0x4c>)
 80010d8:	f002 fed0 	bl	8003e7c <HAL_UART_Init>
 80010dc:	4603      	mov	r3, r0
 80010de:	2b00      	cmp	r3, #0
 80010e0:	d001      	beq.n	80010e6 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80010e2:	f000 f883 	bl	80011ec <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80010e6:	bf00      	nop
 80010e8:	bd80      	pop	{r7, pc}
 80010ea:	bf00      	nop
 80010ec:	200002e8 	.word	0x200002e8
 80010f0:	40011000 	.word	0x40011000

080010f4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80010f4:	b580      	push	{r7, lr}
 80010f6:	b088      	sub	sp, #32
 80010f8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010fa:	f107 030c 	add.w	r3, r7, #12
 80010fe:	2200      	movs	r2, #0
 8001100:	601a      	str	r2, [r3, #0]
 8001102:	605a      	str	r2, [r3, #4]
 8001104:	609a      	str	r2, [r3, #8]
 8001106:	60da      	str	r2, [r3, #12]
 8001108:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800110a:	2300      	movs	r3, #0
 800110c:	60bb      	str	r3, [r7, #8]
 800110e:	4b20      	ldr	r3, [pc, #128]	@ (8001190 <MX_GPIO_Init+0x9c>)
 8001110:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001112:	4a1f      	ldr	r2, [pc, #124]	@ (8001190 <MX_GPIO_Init+0x9c>)
 8001114:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001118:	6313      	str	r3, [r2, #48]	@ 0x30
 800111a:	4b1d      	ldr	r3, [pc, #116]	@ (8001190 <MX_GPIO_Init+0x9c>)
 800111c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800111e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001122:	60bb      	str	r3, [r7, #8]
 8001124:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001126:	2300      	movs	r3, #0
 8001128:	607b      	str	r3, [r7, #4]
 800112a:	4b19      	ldr	r3, [pc, #100]	@ (8001190 <MX_GPIO_Init+0x9c>)
 800112c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800112e:	4a18      	ldr	r2, [pc, #96]	@ (8001190 <MX_GPIO_Init+0x9c>)
 8001130:	f043 0301 	orr.w	r3, r3, #1
 8001134:	6313      	str	r3, [r2, #48]	@ 0x30
 8001136:	4b16      	ldr	r3, [pc, #88]	@ (8001190 <MX_GPIO_Init+0x9c>)
 8001138:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800113a:	f003 0301 	and.w	r3, r3, #1
 800113e:	607b      	str	r3, [r7, #4]
 8001140:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001142:	2300      	movs	r3, #0
 8001144:	603b      	str	r3, [r7, #0]
 8001146:	4b12      	ldr	r3, [pc, #72]	@ (8001190 <MX_GPIO_Init+0x9c>)
 8001148:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800114a:	4a11      	ldr	r2, [pc, #68]	@ (8001190 <MX_GPIO_Init+0x9c>)
 800114c:	f043 0302 	orr.w	r3, r3, #2
 8001150:	6313      	str	r3, [r2, #48]	@ 0x30
 8001152:	4b0f      	ldr	r3, [pc, #60]	@ (8001190 <MX_GPIO_Init+0x9c>)
 8001154:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001156:	f003 0302 	and.w	r3, r3, #2
 800115a:	603b      	str	r3, [r7, #0]
 800115c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin : PA1 */
  GPIO_InitStruct.Pin = GPIO_PIN_1;
 800115e:	2302      	movs	r3, #2
 8001160:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001162:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8001166:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001168:	2300      	movs	r3, #0
 800116a:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800116c:	f107 030c 	add.w	r3, r7, #12
 8001170:	4619      	mov	r1, r3
 8001172:	4808      	ldr	r0, [pc, #32]	@ (8001194 <MX_GPIO_Init+0xa0>)
 8001174:	f001 f86a 	bl	800224c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI1_IRQn, 0, 0);
 8001178:	2200      	movs	r2, #0
 800117a:	2100      	movs	r1, #0
 800117c:	2007      	movs	r0, #7
 800117e:	f001 f82e 	bl	80021de <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 8001182:	2007      	movs	r0, #7
 8001184:	f001 f847 	bl	8002216 <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001188:	bf00      	nop
 800118a:	3720      	adds	r7, #32
 800118c:	46bd      	mov	sp, r7
 800118e:	bd80      	pop	{r7, pc}
 8001190:	40023800 	.word	0x40023800
 8001194:	40020000 	.word	0x40020000

08001198 <_write>:

/* USER CODE BEGIN 4 */
int _write(int file, char *ptr, int len)
{
 8001198:	b580      	push	{r7, lr}
 800119a:	b084      	sub	sp, #16
 800119c:	af00      	add	r7, sp, #0
 800119e:	60f8      	str	r0, [r7, #12]
 80011a0:	60b9      	str	r1, [r7, #8]
 80011a2:	607a      	str	r2, [r7, #4]
  HAL_UART_Transmit(&huart1, (uint8_t *)ptr, len, HAL_MAX_DELAY);
 80011a4:	687b      	ldr	r3, [r7, #4]
 80011a6:	b29a      	uxth	r2, r3
 80011a8:	f04f 33ff 	mov.w	r3, #4294967295
 80011ac:	68b9      	ldr	r1, [r7, #8]
 80011ae:	4804      	ldr	r0, [pc, #16]	@ (80011c0 <_write+0x28>)
 80011b0:	f002 feb4 	bl	8003f1c <HAL_UART_Transmit>
  return len;
 80011b4:	687b      	ldr	r3, [r7, #4]
}
 80011b6:	4618      	mov	r0, r3
 80011b8:	3710      	adds	r7, #16
 80011ba:	46bd      	mov	sp, r7
 80011bc:	bd80      	pop	{r7, pc}
 80011be:	bf00      	nop
 80011c0:	200002e8 	.word	0x200002e8

080011c4 <HAL_GPIO_EXTI_Callback>:


void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80011c4:	b480      	push	{r7}
 80011c6:	b083      	sub	sp, #12
 80011c8:	af00      	add	r7, sp, #0
 80011ca:	4603      	mov	r3, r0
 80011cc:	80fb      	strh	r3, [r7, #6]
  if (GPIO_Pin == GPIO_PIN_1)   // PA1 = MPU6050 INT
 80011ce:	88fb      	ldrh	r3, [r7, #6]
 80011d0:	2b02      	cmp	r3, #2
 80011d2:	d102      	bne.n	80011da <HAL_GPIO_EXTI_Callback+0x16>
  {
    mpu_data_ready = 1;
 80011d4:	4b04      	ldr	r3, [pc, #16]	@ (80011e8 <HAL_GPIO_EXTI_Callback+0x24>)
 80011d6:	2201      	movs	r2, #1
 80011d8:	701a      	strb	r2, [r3, #0]
  }
}
 80011da:	bf00      	nop
 80011dc:	370c      	adds	r7, #12
 80011de:	46bd      	mov	sp, r7
 80011e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011e4:	4770      	bx	lr
 80011e6:	bf00      	nop
 80011e8:	20000330 	.word	0x20000330

080011ec <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80011ec:	b480      	push	{r7}
 80011ee:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80011f0:	b672      	cpsid	i
}
 80011f2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80011f4:	bf00      	nop
 80011f6:	e7fd      	b.n	80011f4 <Error_Handler+0x8>

080011f8 <i2c_MPU6050_write_reg>:
 *
 * Internal function of the MPU6050 driver, that uses I2C to write data to the I2C bus.
 *
 * */
static void i2c_MPU6050_write_reg(uint8_t *data, uint8_t num_of_data)
{
 80011f8:	b580      	push	{r7, lr}
 80011fa:	b086      	sub	sp, #24
 80011fc:	af04      	add	r7, sp, #16
 80011fe:	6078      	str	r0, [r7, #4]
 8001200:	460b      	mov	r3, r1
 8001202:	70fb      	strb	r3, [r7, #3]
  // HAL Driver Usage //
  #ifdef MPU6050_USE_HAL
    HAL_I2C_Mem_Write(&hi2c1, MPU6050_WRITE_ADDR, data[0], 1, data + 1, 1, HAL_I2C_TIMEOUT);
 8001204:	687b      	ldr	r3, [r7, #4]
 8001206:	781b      	ldrb	r3, [r3, #0]
 8001208:	4619      	mov	r1, r3
 800120a:	687b      	ldr	r3, [r7, #4]
 800120c:	3301      	adds	r3, #1
 800120e:	2264      	movs	r2, #100	@ 0x64
 8001210:	9202      	str	r2, [sp, #8]
 8001212:	2201      	movs	r2, #1
 8001214:	9201      	str	r2, [sp, #4]
 8001216:	9300      	str	r3, [sp, #0]
 8001218:	2301      	movs	r3, #1
 800121a:	460a      	mov	r2, r1
 800121c:	21d0      	movs	r1, #208	@ 0xd0
 800121e:	4803      	ldr	r0, [pc, #12]	@ (800122c <i2c_MPU6050_write_reg+0x34>)
 8001220:	f001 faf4 	bl	800280c <HAL_I2C_Mem_Write>
  #endif

  #ifndef MPU6050_USE_HAL
    i2c_write_data(i2c_handle, MPU6050_WRITE_ADDR, data, 2);
  #endif
}
 8001224:	bf00      	nop
 8001226:	3708      	adds	r7, #8
 8001228:	46bd      	mov	sp, r7
 800122a:	bd80      	pop	{r7, pc}
 800122c:	20000294 	.word	0x20000294

08001230 <i2c_MPU6050_read_reg>:
 * Internal function of the MPU6050 driver, that uses I2C to write a command to the I2C bus.
 * Follows Mem_Read format.
 *
 * */
static void i2c_MPU6050_read_reg(uint8_t command, uint8_t *data, uint8_t num_of_data)
{
 8001230:	b580      	push	{r7, lr}
 8001232:	b086      	sub	sp, #24
 8001234:	af04      	add	r7, sp, #16
 8001236:	4603      	mov	r3, r0
 8001238:	6039      	str	r1, [r7, #0]
 800123a:	71fb      	strb	r3, [r7, #7]
 800123c:	4613      	mov	r3, r2
 800123e:	71bb      	strb	r3, [r7, #6]
  #ifdef MPU6050_USE_HAL
    HAL_I2C_Mem_Read(&hi2c1, MPU6050_WRITE_ADDR, command, 1, data, num_of_data, HAL_I2C_TIMEOUT);
 8001240:	79fb      	ldrb	r3, [r7, #7]
 8001242:	b29a      	uxth	r2, r3
 8001244:	79bb      	ldrb	r3, [r7, #6]
 8001246:	b29b      	uxth	r3, r3
 8001248:	2164      	movs	r1, #100	@ 0x64
 800124a:	9102      	str	r1, [sp, #8]
 800124c:	9301      	str	r3, [sp, #4]
 800124e:	683b      	ldr	r3, [r7, #0]
 8001250:	9300      	str	r3, [sp, #0]
 8001252:	2301      	movs	r3, #1
 8001254:	21d0      	movs	r1, #208	@ 0xd0
 8001256:	4803      	ldr	r0, [pc, #12]	@ (8001264 <i2c_MPU6050_read_reg+0x34>)
 8001258:	f001 fbd2 	bl	8002a00 <HAL_I2C_Mem_Read>

  #ifndef MPU6050_USE_HAL
    i2c_write_data(i2c_handle, MPU6050_WRITE_ADDR, &command, 1);
    i2c_recv_data(i2c_handle, MPU6050_READ_ADDR, data, num_of_data);
  #endif
}
 800125c:	bf00      	nop
 800125e:	3708      	adds	r7, #8
 8001260:	46bd      	mov	sp, r7
 8001262:	bd80      	pop	{r7, pc}
 8001264:	20000294 	.word	0x20000294

08001268 <accel_sensitiviy_config>:
 * It returns the register value to be written for the specified configuration
 * and configures the sensitivity value with which we divide every time we convert to g/s.
 *
 * */
static uint8_t accel_sensitiviy_config(uint8_t config)
{
 8001268:	b480      	push	{r7}
 800126a:	b085      	sub	sp, #20
 800126c:	af00      	add	r7, sp, #0
 800126e:	4603      	mov	r3, r0
 8001270:	71fb      	strb	r3, [r7, #7]
  uint8_t reg_value; // Value to be written to the register //

  // Based on the configuration chosen by the user //
  // Choose the sensitivity value and the register value for the MPU6050 //
  switch (config) {
 8001272:	79fb      	ldrb	r3, [r7, #7]
 8001274:	2b03      	cmp	r3, #3
 8001276:	d827      	bhi.n	80012c8 <accel_sensitiviy_config+0x60>
 8001278:	a201      	add	r2, pc, #4	@ (adr r2, 8001280 <accel_sensitiviy_config+0x18>)
 800127a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800127e:	bf00      	nop
 8001280:	08001291 	.word	0x08001291
 8001284:	0800129f 	.word	0x0800129f
 8001288:	080012ad 	.word	0x080012ad
 800128c:	080012bb 	.word	0x080012bb
    case MPU6050_Accelerometer_2G:
      reg_value = ACCEL_SCALE_2G;
 8001290:	2300      	movs	r3, #0
 8001292:	73fb      	strb	r3, [r7, #15]
      mpu6050_config.accel_sensitivity = ACCEL_SENS_2G;
 8001294:	4b13      	ldr	r3, [pc, #76]	@ (80012e4 <accel_sensitiviy_config+0x7c>)
 8001296:	f04f 428d 	mov.w	r2, #1182793728	@ 0x46800000
 800129a:	605a      	str	r2, [r3, #4]
      break;
 800129c:	e01b      	b.n	80012d6 <accel_sensitiviy_config+0x6e>
    case MPU6050_Accelerometer_4G:
      reg_value = ACCEL_SCALE_4G;
 800129e:	2308      	movs	r3, #8
 80012a0:	73fb      	strb	r3, [r7, #15]
      mpu6050_config.accel_sensitivity = ACCEL_SENS_4G;
 80012a2:	4b10      	ldr	r3, [pc, #64]	@ (80012e4 <accel_sensitiviy_config+0x7c>)
 80012a4:	f04f 428c 	mov.w	r2, #1174405120	@ 0x46000000
 80012a8:	605a      	str	r2, [r3, #4]
      break;
 80012aa:	e014      	b.n	80012d6 <accel_sensitiviy_config+0x6e>
    case MPU6050_Accelerometer_8G:
      reg_value = ACCEL_SCALE_8G;
 80012ac:	2310      	movs	r3, #16
 80012ae:	73fb      	strb	r3, [r7, #15]
      mpu6050_config.accel_sensitivity = ACCEL_SENS_8G;
 80012b0:	4b0c      	ldr	r3, [pc, #48]	@ (80012e4 <accel_sensitiviy_config+0x7c>)
 80012b2:	f04f 428b 	mov.w	r2, #1166016512	@ 0x45800000
 80012b6:	605a      	str	r2, [r3, #4]
      break;
 80012b8:	e00d      	b.n	80012d6 <accel_sensitiviy_config+0x6e>
    case MPU6050_Accelerometer_16G:
      reg_value = ACCEL_SCALE_16G;
 80012ba:	2318      	movs	r3, #24
 80012bc:	73fb      	strb	r3, [r7, #15]
      mpu6050_config.accel_sensitivity = ACCEL_SENS_16G;
 80012be:	4b09      	ldr	r3, [pc, #36]	@ (80012e4 <accel_sensitiviy_config+0x7c>)
 80012c0:	f04f 428a 	mov.w	r2, #1157627904	@ 0x45000000
 80012c4:	605a      	str	r2, [r3, #4]
      break;
 80012c6:	e006      	b.n	80012d6 <accel_sensitiviy_config+0x6e>
    default:
      reg_value = ACCEL_SCALE_2G;
 80012c8:	2300      	movs	r3, #0
 80012ca:	73fb      	strb	r3, [r7, #15]
      mpu6050_config.accel_sensitivity = ACCEL_SENS_2G;
 80012cc:	4b05      	ldr	r3, [pc, #20]	@ (80012e4 <accel_sensitiviy_config+0x7c>)
 80012ce:	f04f 428d 	mov.w	r2, #1182793728	@ 0x46800000
 80012d2:	605a      	str	r2, [r3, #4]
      break;
 80012d4:	bf00      	nop
  }

  return reg_value;
 80012d6:	7bfb      	ldrb	r3, [r7, #15]
}
 80012d8:	4618      	mov	r0, r3
 80012da:	3714      	adds	r7, #20
 80012dc:	46bd      	mov	sp, r7
 80012de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012e2:	4770      	bx	lr
 80012e4:	20000414 	.word	0x20000414

080012e8 <gyro_sensitiviy_config>:
 * It returns the register value to be written for the specified configuration
 * and configures the sensitivity value with which we divide every time we convert to deg/s.
 *
 * */
static uint8_t gyro_sensitiviy_config(uint8_t config)
{
 80012e8:	b480      	push	{r7}
 80012ea:	b085      	sub	sp, #20
 80012ec:	af00      	add	r7, sp, #0
 80012ee:	4603      	mov	r3, r0
 80012f0:	71fb      	strb	r3, [r7, #7]
  uint8_t reg_value; // Value to be written to the register //

  // Based on the configuration chosen by the user //
  // Choose the sensitivity value and the register value for the MPU6050 //
  switch (config) {
 80012f2:	79fb      	ldrb	r3, [r7, #7]
 80012f4:	2b03      	cmp	r3, #3
 80012f6:	d823      	bhi.n	8001340 <gyro_sensitiviy_config+0x58>
 80012f8:	a201      	add	r2, pc, #4	@ (adr r2, 8001300 <gyro_sensitiviy_config+0x18>)
 80012fa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80012fe:	bf00      	nop
 8001300:	08001311 	.word	0x08001311
 8001304:	0800131d 	.word	0x0800131d
 8001308:	08001329 	.word	0x08001329
 800130c:	08001335 	.word	0x08001335
    case MPU6050_Gyroscope_250_deg:
      reg_value = GYRO_SCALE_250_DEG;
 8001310:	2300      	movs	r3, #0
 8001312:	73fb      	strb	r3, [r7, #15]
      mpu6050_config.gyro_sensitivity = GYRO_SENS_250_DEG;
 8001314:	4b11      	ldr	r3, [pc, #68]	@ (800135c <gyro_sensitiviy_config+0x74>)
 8001316:	4a12      	ldr	r2, [pc, #72]	@ (8001360 <gyro_sensitiviy_config+0x78>)
 8001318:	601a      	str	r2, [r3, #0]
      break;
 800131a:	e017      	b.n	800134c <gyro_sensitiviy_config+0x64>
    case MPU6050_Gyroscope_500_deg:
      reg_value = GYRO_SCALE_500_DEG;
 800131c:	2308      	movs	r3, #8
 800131e:	73fb      	strb	r3, [r7, #15]
      mpu6050_config.gyro_sensitivity = GYRO_SENS_500_DEG;
 8001320:	4b0e      	ldr	r3, [pc, #56]	@ (800135c <gyro_sensitiviy_config+0x74>)
 8001322:	4a10      	ldr	r2, [pc, #64]	@ (8001364 <gyro_sensitiviy_config+0x7c>)
 8001324:	601a      	str	r2, [r3, #0]
      break;
 8001326:	e011      	b.n	800134c <gyro_sensitiviy_config+0x64>
    case MPU6050_Gyroscope_1000_deg:
      reg_value = GYRO_SCALE_1K_DEG;
 8001328:	2310      	movs	r3, #16
 800132a:	73fb      	strb	r3, [r7, #15]
      mpu6050_config.gyro_sensitivity = GYRO_SENS_1K_DEG;
 800132c:	4b0b      	ldr	r3, [pc, #44]	@ (800135c <gyro_sensitiviy_config+0x74>)
 800132e:	4a0e      	ldr	r2, [pc, #56]	@ (8001368 <gyro_sensitiviy_config+0x80>)
 8001330:	601a      	str	r2, [r3, #0]
      break;
 8001332:	e00b      	b.n	800134c <gyro_sensitiviy_config+0x64>
    case MPU6050_Gyroscope_2000_deg:
      reg_value = GYRO_SCALE_2K_DEG;
 8001334:	2318      	movs	r3, #24
 8001336:	73fb      	strb	r3, [r7, #15]
      mpu6050_config.gyro_sensitivity = GYRO_SENS_2K_DEG;
 8001338:	4b08      	ldr	r3, [pc, #32]	@ (800135c <gyro_sensitiviy_config+0x74>)
 800133a:	4a0c      	ldr	r2, [pc, #48]	@ (800136c <gyro_sensitiviy_config+0x84>)
 800133c:	601a      	str	r2, [r3, #0]
      break;
 800133e:	e005      	b.n	800134c <gyro_sensitiviy_config+0x64>
    default:
      reg_value = GYRO_SCALE_250_DEG;
 8001340:	2300      	movs	r3, #0
 8001342:	73fb      	strb	r3, [r7, #15]
      mpu6050_config.gyro_sensitivity = GYRO_SENS_250_DEG;
 8001344:	4b05      	ldr	r3, [pc, #20]	@ (800135c <gyro_sensitiviy_config+0x74>)
 8001346:	4a06      	ldr	r2, [pc, #24]	@ (8001360 <gyro_sensitiviy_config+0x78>)
 8001348:	601a      	str	r2, [r3, #0]
      break;
 800134a:	bf00      	nop
  }

  return reg_value;
 800134c:	7bfb      	ldrb	r3, [r7, #15]
}
 800134e:	4618      	mov	r0, r3
 8001350:	3714      	adds	r7, #20
 8001352:	46bd      	mov	sp, r7
 8001354:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001358:	4770      	bx	lr
 800135a:	bf00      	nop
 800135c:	20000414 	.word	0x20000414
 8001360:	43030000 	.word	0x43030000
 8001364:	42830000 	.word	0x42830000
 8001368:	42033333 	.word	0x42033333
 800136c:	41833333 	.word	0x41833333

08001370 <MPU6050_enable_irq>:
 *
 * Interrupts are generated when a measurement is complete.
 *
 * */
void MPU6050_enable_irq(uint8_t config)
{
 8001370:	b580      	push	{r7, lr}
 8001372:	b084      	sub	sp, #16
 8001374:	af00      	add	r7, sp, #0
 8001376:	4603      	mov	r3, r0
 8001378:	71fb      	strb	r3, [r7, #7]
  uint8_t reg_trx[2];

  // Configure the pin //
  reg_trx[0] = INT_PIN_CFG_REG;
 800137a:	2337      	movs	r3, #55	@ 0x37
 800137c:	733b      	strb	r3, [r7, #12]
  reg_trx[1] = config;
 800137e:	79fb      	ldrb	r3, [r7, #7]
 8001380:	737b      	strb	r3, [r7, #13]
  i2c_MPU6050_write_reg(reg_trx, 2);
 8001382:	f107 030c 	add.w	r3, r7, #12
 8001386:	2102      	movs	r1, #2
 8001388:	4618      	mov	r0, r3
 800138a:	f7ff ff35 	bl	80011f8 <i2c_MPU6050_write_reg>

  // Configure the pin //
  reg_trx[0] = INT_ENABLE_REG;
 800138e:	2338      	movs	r3, #56	@ 0x38
 8001390:	733b      	strb	r3, [r7, #12]
  reg_trx[1] = IRQ_ENABLE;
 8001392:	2301      	movs	r3, #1
 8001394:	737b      	strb	r3, [r7, #13]
  i2c_MPU6050_write_reg(reg_trx, 2);
 8001396:	f107 030c 	add.w	r3, r7, #12
 800139a:	2102      	movs	r1, #2
 800139c:	4618      	mov	r0, r3
 800139e:	f7ff ff2b 	bl	80011f8 <i2c_MPU6050_write_reg>

  // Read the IRQ status to clear it //
  i2c_MPU6050_read_reg(INT_STATUS_REG, reg_trx, 1);
 80013a2:	f107 030c 	add.w	r3, r7, #12
 80013a6:	2201      	movs	r2, #1
 80013a8:	4619      	mov	r1, r3
 80013aa:	203a      	movs	r0, #58	@ 0x3a
 80013ac:	f7ff ff40 	bl	8001230 <i2c_MPU6050_read_reg>

  // Update the status //
  mpu6050_config.irq_enable = IRQ_ENABLE;
 80013b0:	4b03      	ldr	r3, [pc, #12]	@ (80013c0 <MPU6050_enable_irq+0x50>)
 80013b2:	2201      	movs	r2, #1
 80013b4:	729a      	strb	r2, [r3, #10]
}
 80013b6:	bf00      	nop
 80013b8:	3710      	adds	r7, #16
 80013ba:	46bd      	mov	sp, r7
 80013bc:	bd80      	pop	{r7, pc}
 80013be:	bf00      	nop
 80013c0:	20000414 	.word	0x20000414

080013c4 <MPU6050_Init>:
 * Initializes and configures the MPU6050 sensor.
 * Performs self-test if it is enabled.
 *
 * */
uint8_t MPU6050_Init(uint8_t accel_config, uint8_t gyro_config, uint8_t sample_rate)
{
 80013c4:	b580      	push	{r7, lr}
 80013c6:	b086      	sub	sp, #24
 80013c8:	af02      	add	r7, sp, #8
 80013ca:	4603      	mov	r3, r0
 80013cc:	71fb      	strb	r3, [r7, #7]
 80013ce:	460b      	mov	r3, r1
 80013d0:	71bb      	strb	r3, [r7, #6]
 80013d2:	4613      	mov	r3, r2
 80013d4:	717b      	strb	r3, [r7, #5]
  uint8_t check;
  uint8_t reg_trx[2];

  // check device ID WHO_AM_I register//
  i2c_MPU6050_read_reg(WHO_AM_I_REG, &check, 1);
 80013d6:	f107 030f 	add.w	r3, r7, #15
 80013da:	2201      	movs	r2, #1
 80013dc:	4619      	mov	r1, r3
 80013de:	2075      	movs	r0, #117	@ 0x75
 80013e0:	f7ff ff26 	bl	8001230 <i2c_MPU6050_read_reg>

  if (check == MPU6050_DEVICE_ID)  // 0x68 will be returned by the sensor if everything goes well //
 80013e4:	7bfb      	ldrb	r3, [r7, #15]
 80013e6:	2b68      	cmp	r3, #104	@ 0x68
 80013e8:	d151      	bne.n	800148e <MPU6050_Init+0xca>
  {
    // power management register 0X6B we should write all 0's to wake the sensor up //
    reg_trx[0] = PWR_MGMT_1_REG;
 80013ea:	236b      	movs	r3, #107	@ 0x6b
 80013ec:	733b      	strb	r3, [r7, #12]
    reg_trx[1] = PWR_WAKE_UP;
 80013ee:	2300      	movs	r3, #0
 80013f0:	737b      	strb	r3, [r7, #13]
    i2c_MPU6050_write_reg(reg_trx, 2);
 80013f2:	f107 030c 	add.w	r3, r7, #12
 80013f6:	2102      	movs	r1, #2
 80013f8:	4618      	mov	r0, r3
 80013fa:	f7ff fefd 	bl	80011f8 <i2c_MPU6050_write_reg>

    // Set the power mode //
    mpu6050_config.power_mode = MPU6050_POWER_ON;
 80013fe:	4b26      	ldr	r3, [pc, #152]	@ (8001498 <MPU6050_Init+0xd4>)
 8001400:	2204      	movs	r2, #4
 8001402:	721a      	strb	r2, [r3, #8]

    // Set Sample Rate by writing SMPLRT_DIV register //
    reg_trx[0] = SMPLRT_DIV_REG;
 8001404:	2319      	movs	r3, #25
 8001406:	733b      	strb	r3, [r7, #12]
    reg_trx[1] = sample_rate;
 8001408:	797b      	ldrb	r3, [r7, #5]
 800140a:	737b      	strb	r3, [r7, #13]
    i2c_MPU6050_write_reg(reg_trx, 2);
 800140c:	f107 030c 	add.w	r3, r7, #12
 8001410:	2102      	movs	r1, #2
 8001412:	4618      	mov	r0, r3
 8001414:	f7ff fef0 	bl	80011f8 <i2c_MPU6050_write_reg>
        return MPU6050_FAILURE;
      #endif

    // Set accelerometer configuration in ACCEL_CONFIG Register //
    // XA_ST=0, YA_ST=0, ZA_ST=0, FS_SEL=0 ->  2g //
    reg_trx[0] = ACCEL_CONFIG_REG;
 8001418:	231c      	movs	r3, #28
 800141a:	733b      	strb	r3, [r7, #12]
    reg_trx[1] = accel_sensitiviy_config(accel_config);
 800141c:	79fb      	ldrb	r3, [r7, #7]
 800141e:	4618      	mov	r0, r3
 8001420:	f7ff ff22 	bl	8001268 <accel_sensitiviy_config>
 8001424:	4603      	mov	r3, r0
 8001426:	737b      	strb	r3, [r7, #13]
    i2c_MPU6050_write_reg(reg_trx, 2);
 8001428:	f107 030c 	add.w	r3, r7, #12
 800142c:	2102      	movs	r1, #2
 800142e:	4618      	mov	r0, r3
 8001430:	f7ff fee2 	bl	80011f8 <i2c_MPU6050_write_reg>

    #ifdef DEBUG_MPU6050
      printf("Config accel is %f and reg val is %x\n", mpu6050_config.accel_sensitivity, reg_trx[1]);
 8001434:	4b18      	ldr	r3, [pc, #96]	@ (8001498 <MPU6050_Init+0xd4>)
 8001436:	685b      	ldr	r3, [r3, #4]
 8001438:	4618      	mov	r0, r3
 800143a:	f7ff f88d 	bl	8000558 <__aeabi_f2d>
 800143e:	4602      	mov	r2, r0
 8001440:	460b      	mov	r3, r1
 8001442:	7b79      	ldrb	r1, [r7, #13]
 8001444:	9100      	str	r1, [sp, #0]
 8001446:	4815      	ldr	r0, [pc, #84]	@ (800149c <MPU6050_Init+0xd8>)
 8001448:	f003 fe3e 	bl	80050c8 <iprintf>
    #endif

    // Set Gyro configuration in GYRO_CONFIG Register //
    // XG_ST=0,YG_ST=0,ZG_ST=0, FS_SEL=0 ->  250 /s //
    reg_trx[0] = GYRO_CONFIG_REG;
 800144c:	231b      	movs	r3, #27
 800144e:	733b      	strb	r3, [r7, #12]
    reg_trx[1] = gyro_sensitiviy_config(gyro_config);
 8001450:	79bb      	ldrb	r3, [r7, #6]
 8001452:	4618      	mov	r0, r3
 8001454:	f7ff ff48 	bl	80012e8 <gyro_sensitiviy_config>
 8001458:	4603      	mov	r3, r0
 800145a:	737b      	strb	r3, [r7, #13]
    i2c_MPU6050_write_reg(reg_trx, 2);
 800145c:	f107 030c 	add.w	r3, r7, #12
 8001460:	2102      	movs	r1, #2
 8001462:	4618      	mov	r0, r3
 8001464:	f7ff fec8 	bl	80011f8 <i2c_MPU6050_write_reg>

    printf("Config gyro is %f and reg val is %x\n", mpu6050_config.gyro_sensitivity, reg_trx[1]);
 8001468:	4b0b      	ldr	r3, [pc, #44]	@ (8001498 <MPU6050_Init+0xd4>)
 800146a:	681b      	ldr	r3, [r3, #0]
 800146c:	4618      	mov	r0, r3
 800146e:	f7ff f873 	bl	8000558 <__aeabi_f2d>
 8001472:	4602      	mov	r2, r0
 8001474:	460b      	mov	r3, r1
 8001476:	7b79      	ldrb	r1, [r7, #13]
 8001478:	9100      	str	r1, [sp, #0]
 800147a:	4809      	ldr	r0, [pc, #36]	@ (80014a0 <MPU6050_Init+0xdc>)
 800147c:	f003 fe24 	bl	80050c8 <iprintf>
    timer = HAL_GetTick();
 8001480:	f000 fda2 	bl	8001fc8 <HAL_GetTick>
 8001484:	4603      	mov	r3, r0
 8001486:	4a07      	ldr	r2, [pc, #28]	@ (80014a4 <MPU6050_Init+0xe0>)
 8001488:	6013      	str	r3, [r2, #0]
    return MPU6050_SUCCESS;
 800148a:	2300      	movs	r3, #0
 800148c:	e000      	b.n	8001490 <MPU6050_Init+0xcc>
  }
  return MPU6050_FAILURE;
 800148e:	2301      	movs	r3, #1
}
 8001490:	4618      	mov	r0, r3
 8001492:	3710      	adds	r7, #16
 8001494:	46bd      	mov	sp, r7
 8001496:	bd80      	pop	{r7, pc}
 8001498:	20000414 	.word	0x20000414
 800149c:	08007b7c 	.word	0x08007b7c
 80014a0:	08007ba4 	.word	0x08007ba4
 80014a4:	20000410 	.word	0x20000410

080014a8 <MPU6050_Read_All>:
 * and converts them into their unit of measurement.
 * The values are stored in the DataStruct corresponding fields.
 *
 * */
void MPU6050_Read_All(MPU6050_t *DataStruct)
{
 80014a8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80014ac:	b090      	sub	sp, #64	@ 0x40
 80014ae:	af00      	add	r7, sp, #0
 80014b0:	6078      	str	r0, [r7, #4]
  uint8_t Rx_Data[14];
  uint16_t temp;

  // Read 14 BYTES of data starting from ACCEL_XOUT_H register //
  i2c_MPU6050_read_reg(ACCEL_XOUT_H_REG, Rx_Data, 14);
 80014b2:	f107 0308 	add.w	r3, r7, #8
 80014b6:	220e      	movs	r2, #14
 80014b8:	4619      	mov	r1, r3
 80014ba:	203b      	movs	r0, #59	@ 0x3b
 80014bc:	f7ff feb8 	bl	8001230 <i2c_MPU6050_read_reg>

  DataStruct->Accel_X_RAW = (uint16_t) (Rx_Data[0] << 8 | Rx_Data[1]);
 80014c0:	7a3b      	ldrb	r3, [r7, #8]
 80014c2:	021b      	lsls	r3, r3, #8
 80014c4:	b21a      	sxth	r2, r3
 80014c6:	7a7b      	ldrb	r3, [r7, #9]
 80014c8:	b21b      	sxth	r3, r3
 80014ca:	4313      	orrs	r3, r2
 80014cc:	b21a      	sxth	r2, r3
 80014ce:	687b      	ldr	r3, [r7, #4]
 80014d0:	801a      	strh	r2, [r3, #0]
  DataStruct->Accel_Y_RAW = (uint16_t) (Rx_Data[2] << 8 | Rx_Data[3]);
 80014d2:	7abb      	ldrb	r3, [r7, #10]
 80014d4:	021b      	lsls	r3, r3, #8
 80014d6:	b21a      	sxth	r2, r3
 80014d8:	7afb      	ldrb	r3, [r7, #11]
 80014da:	b21b      	sxth	r3, r3
 80014dc:	4313      	orrs	r3, r2
 80014de:	b21a      	sxth	r2, r3
 80014e0:	687b      	ldr	r3, [r7, #4]
 80014e2:	805a      	strh	r2, [r3, #2]
  DataStruct->Accel_Z_RAW = (uint16_t) (Rx_Data[4] << 8 | Rx_Data[5]);
 80014e4:	7b3b      	ldrb	r3, [r7, #12]
 80014e6:	021b      	lsls	r3, r3, #8
 80014e8:	b21a      	sxth	r2, r3
 80014ea:	7b7b      	ldrb	r3, [r7, #13]
 80014ec:	b21b      	sxth	r3, r3
 80014ee:	4313      	orrs	r3, r2
 80014f0:	b21a      	sxth	r2, r3
 80014f2:	687b      	ldr	r3, [r7, #4]
 80014f4:	809a      	strh	r2, [r3, #4]

  DataStruct->Gyro_X_RAW = (uint16_t) (Rx_Data[8] << 8 | Rx_Data[9]);
 80014f6:	7c3b      	ldrb	r3, [r7, #16]
 80014f8:	021b      	lsls	r3, r3, #8
 80014fa:	b21a      	sxth	r2, r3
 80014fc:	7c7b      	ldrb	r3, [r7, #17]
 80014fe:	b21b      	sxth	r3, r3
 8001500:	4313      	orrs	r3, r2
 8001502:	b21a      	sxth	r2, r3
 8001504:	687b      	ldr	r3, [r7, #4]
 8001506:	841a      	strh	r2, [r3, #32]
  DataStruct->Gyro_Y_RAW = (uint16_t) (Rx_Data[10] << 8 | Rx_Data[11]);
 8001508:	7cbb      	ldrb	r3, [r7, #18]
 800150a:	021b      	lsls	r3, r3, #8
 800150c:	b21a      	sxth	r2, r3
 800150e:	7cfb      	ldrb	r3, [r7, #19]
 8001510:	b21b      	sxth	r3, r3
 8001512:	4313      	orrs	r3, r2
 8001514:	b21a      	sxth	r2, r3
 8001516:	687b      	ldr	r3, [r7, #4]
 8001518:	845a      	strh	r2, [r3, #34]	@ 0x22
  DataStruct->Gyro_Z_RAW = (uint16_t) (Rx_Data[12] << 8 | Rx_Data[13]);
 800151a:	7d3b      	ldrb	r3, [r7, #20]
 800151c:	021b      	lsls	r3, r3, #8
 800151e:	b21a      	sxth	r2, r3
 8001520:	7d7b      	ldrb	r3, [r7, #21]
 8001522:	b21b      	sxth	r3, r3
 8001524:	4313      	orrs	r3, r2
 8001526:	b21a      	sxth	r2, r3
 8001528:	687b      	ldr	r3, [r7, #4]
 800152a:	849a      	strh	r2, [r3, #36]	@ 0x24

  DataStruct->Gx = DataStruct->Gyro_X_RAW / (mpu6050_config.gyro_sensitivity);
 800152c:	687b      	ldr	r3, [r7, #4]
 800152e:	f9b3 3020 	ldrsh.w	r3, [r3, #32]
 8001532:	ee07 3a90 	vmov	s15, r3
 8001536:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800153a:	4ba9      	ldr	r3, [pc, #676]	@ (80017e0 <MPU6050_Read_All+0x338>)
 800153c:	edd3 7a00 	vldr	s15, [r3]
 8001540:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8001544:	ee16 0a90 	vmov	r0, s13
 8001548:	f7ff f806 	bl	8000558 <__aeabi_f2d>
 800154c:	4602      	mov	r2, r0
 800154e:	460b      	mov	r3, r1
 8001550:	6879      	ldr	r1, [r7, #4]
 8001552:	e9c1 230a 	strd	r2, r3, [r1, #40]	@ 0x28
  DataStruct->Gy = DataStruct->Gyro_Y_RAW / (mpu6050_config.gyro_sensitivity);
 8001556:	687b      	ldr	r3, [r7, #4]
 8001558:	f9b3 3022 	ldrsh.w	r3, [r3, #34]	@ 0x22
 800155c:	ee07 3a90 	vmov	s15, r3
 8001560:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001564:	4b9e      	ldr	r3, [pc, #632]	@ (80017e0 <MPU6050_Read_All+0x338>)
 8001566:	edd3 7a00 	vldr	s15, [r3]
 800156a:	eec7 6a27 	vdiv.f32	s13, s14, s15
 800156e:	ee16 0a90 	vmov	r0, s13
 8001572:	f7fe fff1 	bl	8000558 <__aeabi_f2d>
 8001576:	4602      	mov	r2, r0
 8001578:	460b      	mov	r3, r1
 800157a:	6879      	ldr	r1, [r7, #4]
 800157c:	e9c1 230c 	strd	r2, r3, [r1, #48]	@ 0x30
  DataStruct->Gz = DataStruct->Gyro_Z_RAW / (mpu6050_config.gyro_sensitivity);
 8001580:	687b      	ldr	r3, [r7, #4]
 8001582:	f9b3 3024 	ldrsh.w	r3, [r3, #36]	@ 0x24
 8001586:	ee07 3a90 	vmov	s15, r3
 800158a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800158e:	4b94      	ldr	r3, [pc, #592]	@ (80017e0 <MPU6050_Read_All+0x338>)
 8001590:	edd3 7a00 	vldr	s15, [r3]
 8001594:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8001598:	ee16 0a90 	vmov	r0, s13
 800159c:	f7fe ffdc 	bl	8000558 <__aeabi_f2d>
 80015a0:	4602      	mov	r2, r0
 80015a2:	460b      	mov	r3, r1
 80015a4:	6879      	ldr	r1, [r7, #4]
 80015a6:	e9c1 230e 	strd	r2, r3, [r1, #56]	@ 0x38

  DataStruct->Ax = DataStruct->Accel_X_RAW / (mpu6050_config.accel_sensitivity);
 80015aa:	687b      	ldr	r3, [r7, #4]
 80015ac:	f9b3 3000 	ldrsh.w	r3, [r3]
 80015b0:	ee07 3a90 	vmov	s15, r3
 80015b4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80015b8:	4b89      	ldr	r3, [pc, #548]	@ (80017e0 <MPU6050_Read_All+0x338>)
 80015ba:	edd3 7a01 	vldr	s15, [r3, #4]
 80015be:	eec7 6a27 	vdiv.f32	s13, s14, s15
 80015c2:	ee16 0a90 	vmov	r0, s13
 80015c6:	f7fe ffc7 	bl	8000558 <__aeabi_f2d>
 80015ca:	4602      	mov	r2, r0
 80015cc:	460b      	mov	r3, r1
 80015ce:	6879      	ldr	r1, [r7, #4]
 80015d0:	e9c1 2302 	strd	r2, r3, [r1, #8]
  DataStruct->Ay = DataStruct->Accel_Y_RAW / (mpu6050_config.accel_sensitivity);
 80015d4:	687b      	ldr	r3, [r7, #4]
 80015d6:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 80015da:	ee07 3a90 	vmov	s15, r3
 80015de:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80015e2:	4b7f      	ldr	r3, [pc, #508]	@ (80017e0 <MPU6050_Read_All+0x338>)
 80015e4:	edd3 7a01 	vldr	s15, [r3, #4]
 80015e8:	eec7 6a27 	vdiv.f32	s13, s14, s15
 80015ec:	ee16 0a90 	vmov	r0, s13
 80015f0:	f7fe ffb2 	bl	8000558 <__aeabi_f2d>
 80015f4:	4602      	mov	r2, r0
 80015f6:	460b      	mov	r3, r1
 80015f8:	6879      	ldr	r1, [r7, #4]
 80015fa:	e9c1 2304 	strd	r2, r3, [r1, #16]
  DataStruct->Az = DataStruct->Accel_Z_RAW / (mpu6050_config.accel_sensitivity);
 80015fe:	687b      	ldr	r3, [r7, #4]
 8001600:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8001604:	ee07 3a90 	vmov	s15, r3
 8001608:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800160c:	4b74      	ldr	r3, [pc, #464]	@ (80017e0 <MPU6050_Read_All+0x338>)
 800160e:	edd3 7a01 	vldr	s15, [r3, #4]
 8001612:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8001616:	ee16 0a90 	vmov	r0, s13
 800161a:	f7fe ff9d 	bl	8000558 <__aeabi_f2d>
 800161e:	4602      	mov	r2, r0
 8001620:	460b      	mov	r3, r1
 8001622:	6879      	ldr	r1, [r7, #4]
 8001624:	e9c1 2306 	strd	r2, r3, [r1, #24]

  temp = (uint16_t) (Rx_Data[6] << 8 | Rx_Data[7]);
 8001628:	7bbb      	ldrb	r3, [r7, #14]
 800162a:	021b      	lsls	r3, r3, #8
 800162c:	b21a      	sxth	r2, r3
 800162e:	7bfb      	ldrb	r3, [r7, #15]
 8001630:	b21b      	sxth	r3, r3
 8001632:	4313      	orrs	r3, r2
 8001634:	b21b      	sxth	r3, r3
 8001636:	86fb      	strh	r3, [r7, #54]	@ 0x36
  DataStruct->Temperature = (float) ((uint16_t) temp / (float) 340.0 + (float) 36.53);
 8001638:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800163a:	ee07 3a90 	vmov	s15, r3
 800163e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001642:	eddf 6a68 	vldr	s13, [pc, #416]	@ 80017e4 <MPU6050_Read_All+0x33c>
 8001646:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800164a:	ed9f 7a67 	vldr	s14, [pc, #412]	@ 80017e8 <MPU6050_Read_All+0x340>
 800164e:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001652:	687b      	ldr	r3, [r7, #4]
 8001654:	edc3 7a10 	vstr	s15, [r3, #64]	@ 0x40

  // Kalman angle solve
  double dt = (double) (HAL_GetTick() - timer) / 1000;
 8001658:	f000 fcb6 	bl	8001fc8 <HAL_GetTick>
 800165c:	4602      	mov	r2, r0
 800165e:	4b63      	ldr	r3, [pc, #396]	@ (80017ec <MPU6050_Read_All+0x344>)
 8001660:	681b      	ldr	r3, [r3, #0]
 8001662:	1ad3      	subs	r3, r2, r3
 8001664:	4618      	mov	r0, r3
 8001666:	f7fe ff55 	bl	8000514 <__aeabi_ui2d>
 800166a:	f04f 0200 	mov.w	r2, #0
 800166e:	4b60      	ldr	r3, [pc, #384]	@ (80017f0 <MPU6050_Read_All+0x348>)
 8001670:	f7ff f8f4 	bl	800085c <__aeabi_ddiv>
 8001674:	4602      	mov	r2, r0
 8001676:	460b      	mov	r3, r1
 8001678:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28
  timer = HAL_GetTick();
 800167c:	f000 fca4 	bl	8001fc8 <HAL_GetTick>
 8001680:	4603      	mov	r3, r0
 8001682:	4a5a      	ldr	r2, [pc, #360]	@ (80017ec <MPU6050_Read_All+0x344>)
 8001684:	6013      	str	r3, [r2, #0]
  double roll;
  double roll_sqrt = sqrt(
	  DataStruct->Accel_X_RAW * DataStruct->Accel_X_RAW + DataStruct->Accel_Z_RAW * DataStruct->Accel_Z_RAW);
 8001686:	687b      	ldr	r3, [r7, #4]
 8001688:	f9b3 3000 	ldrsh.w	r3, [r3]
 800168c:	461a      	mov	r2, r3
 800168e:	687b      	ldr	r3, [r7, #4]
 8001690:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001694:	fb03 f202 	mul.w	r2, r3, r2
 8001698:	687b      	ldr	r3, [r7, #4]
 800169a:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 800169e:	4619      	mov	r1, r3
 80016a0:	687b      	ldr	r3, [r7, #4]
 80016a2:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 80016a6:	fb01 f303 	mul.w	r3, r1, r3
 80016aa:	4413      	add	r3, r2
  double roll_sqrt = sqrt(
 80016ac:	4618      	mov	r0, r3
 80016ae:	f7fe ff41 	bl	8000534 <__aeabi_i2d>
 80016b2:	4602      	mov	r2, r0
 80016b4:	460b      	mov	r3, r1
 80016b6:	ec43 2b10 	vmov	d0, r2, r3
 80016ba:	f005 feb9 	bl	8007430 <sqrt>
 80016be:	ed87 0b08 	vstr	d0, [r7, #32]
  if (roll_sqrt != 0.0) {
 80016c2:	f04f 0200 	mov.w	r2, #0
 80016c6:	f04f 0300 	mov.w	r3, #0
 80016ca:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 80016ce:	f7ff fa03 	bl	8000ad8 <__aeabi_dcmpeq>
 80016d2:	4603      	mov	r3, r0
 80016d4:	2b00      	cmp	r3, #0
 80016d6:	d11f      	bne.n	8001718 <MPU6050_Read_All+0x270>
      roll = atan(DataStruct->Accel_Y_RAW / roll_sqrt) * RAD_TO_DEG;
 80016d8:	687b      	ldr	r3, [r7, #4]
 80016da:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 80016de:	4618      	mov	r0, r3
 80016e0:	f7fe ff28 	bl	8000534 <__aeabi_i2d>
 80016e4:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80016e8:	f7ff f8b8 	bl	800085c <__aeabi_ddiv>
 80016ec:	4602      	mov	r2, r0
 80016ee:	460b      	mov	r3, r1
 80016f0:	ec43 2b17 	vmov	d7, r2, r3
 80016f4:	eeb0 0a47 	vmov.f32	s0, s14
 80016f8:	eef0 0a67 	vmov.f32	s1, s15
 80016fc:	f005 fec4 	bl	8007488 <atan>
 8001700:	ec51 0b10 	vmov	r0, r1, d0
 8001704:	a334      	add	r3, pc, #208	@ (adr r3, 80017d8 <MPU6050_Read_All+0x330>)
 8001706:	e9d3 2300 	ldrd	r2, r3, [r3]
 800170a:	f7fe ff7d 	bl	8000608 <__aeabi_dmul>
 800170e:	4602      	mov	r2, r0
 8001710:	460b      	mov	r3, r1
 8001712:	e9c7 230e 	strd	r2, r3, [r7, #56]	@ 0x38
 8001716:	e005      	b.n	8001724 <MPU6050_Read_All+0x27c>
  } else {
      roll = 0.0;
 8001718:	f04f 0200 	mov.w	r2, #0
 800171c:	f04f 0300 	mov.w	r3, #0
 8001720:	e9c7 230e 	strd	r2, r3, [r7, #56]	@ 0x38
  }
  double pitch = atan2(-DataStruct->Accel_X_RAW, DataStruct->Accel_Z_RAW) * RAD_TO_DEG;
 8001724:	687b      	ldr	r3, [r7, #4]
 8001726:	f9b3 3000 	ldrsh.w	r3, [r3]
 800172a:	425b      	negs	r3, r3
 800172c:	4618      	mov	r0, r3
 800172e:	f7fe ff01 	bl	8000534 <__aeabi_i2d>
 8001732:	4682      	mov	sl, r0
 8001734:	468b      	mov	fp, r1
 8001736:	687b      	ldr	r3, [r7, #4]
 8001738:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 800173c:	4618      	mov	r0, r3
 800173e:	f7fe fef9 	bl	8000534 <__aeabi_i2d>
 8001742:	4602      	mov	r2, r0
 8001744:	460b      	mov	r3, r1
 8001746:	ec43 2b11 	vmov	d1, r2, r3
 800174a:	ec4b ab10 	vmov	d0, sl, fp
 800174e:	f005 fe6d 	bl	800742c <atan2>
 8001752:	ec51 0b10 	vmov	r0, r1, d0
 8001756:	a320      	add	r3, pc, #128	@ (adr r3, 80017d8 <MPU6050_Read_All+0x330>)
 8001758:	e9d3 2300 	ldrd	r2, r3, [r3]
 800175c:	f7fe ff54 	bl	8000608 <__aeabi_dmul>
 8001760:	4602      	mov	r2, r0
 8001762:	460b      	mov	r3, r1
 8001764:	e9c7 2306 	strd	r2, r3, [r7, #24]
  if ((pitch < -90 && DataStruct->KalmanAngleY > 90) || (pitch > 90 && DataStruct->KalmanAngleY < -90)) {
 8001768:	f04f 0200 	mov.w	r2, #0
 800176c:	4b21      	ldr	r3, [pc, #132]	@ (80017f4 <MPU6050_Read_All+0x34c>)
 800176e:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001772:	f7ff f9bb 	bl	8000aec <__aeabi_dcmplt>
 8001776:	4603      	mov	r3, r0
 8001778:	2b00      	cmp	r3, #0
 800177a:	d00a      	beq.n	8001792 <MPU6050_Read_All+0x2ea>
 800177c:	687b      	ldr	r3, [r7, #4]
 800177e:	e9d3 0114 	ldrd	r0, r1, [r3, #80]	@ 0x50
 8001782:	f04f 0200 	mov.w	r2, #0
 8001786:	4b1c      	ldr	r3, [pc, #112]	@ (80017f8 <MPU6050_Read_All+0x350>)
 8001788:	f7ff f9ce 	bl	8000b28 <__aeabi_dcmpgt>
 800178c:	4603      	mov	r3, r0
 800178e:	2b00      	cmp	r3, #0
 8001790:	d114      	bne.n	80017bc <MPU6050_Read_All+0x314>
 8001792:	f04f 0200 	mov.w	r2, #0
 8001796:	4b18      	ldr	r3, [pc, #96]	@ (80017f8 <MPU6050_Read_All+0x350>)
 8001798:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800179c:	f7ff f9c4 	bl	8000b28 <__aeabi_dcmpgt>
 80017a0:	4603      	mov	r3, r0
 80017a2:	2b00      	cmp	r3, #0
 80017a4:	d02c      	beq.n	8001800 <MPU6050_Read_All+0x358>
 80017a6:	687b      	ldr	r3, [r7, #4]
 80017a8:	e9d3 0114 	ldrd	r0, r1, [r3, #80]	@ 0x50
 80017ac:	f04f 0200 	mov.w	r2, #0
 80017b0:	4b10      	ldr	r3, [pc, #64]	@ (80017f4 <MPU6050_Read_All+0x34c>)
 80017b2:	f7ff f99b 	bl	8000aec <__aeabi_dcmplt>
 80017b6:	4603      	mov	r3, r0
 80017b8:	2b00      	cmp	r3, #0
 80017ba:	d021      	beq.n	8001800 <MPU6050_Read_All+0x358>
      KalmanY.angle = pitch;
 80017bc:	490f      	ldr	r1, [pc, #60]	@ (80017fc <MPU6050_Read_All+0x354>)
 80017be:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80017c2:	e9c1 2306 	strd	r2, r3, [r1, #24]
      DataStruct->KalmanAngleY = pitch;
 80017c6:	6879      	ldr	r1, [r7, #4]
 80017c8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80017cc:	e9c1 2314 	strd	r2, r3, [r1, #80]	@ 0x50
 80017d0:	e02b      	b.n	800182a <MPU6050_Read_All+0x382>
 80017d2:	bf00      	nop
 80017d4:	f3af 8000 	nop.w
 80017d8:	1a63c1f8 	.word	0x1a63c1f8
 80017dc:	404ca5dc 	.word	0x404ca5dc
 80017e0:	20000414 	.word	0x20000414
 80017e4:	43aa0000 	.word	0x43aa0000
 80017e8:	42121eb8 	.word	0x42121eb8
 80017ec:	20000410 	.word	0x20000410
 80017f0:	408f4000 	.word	0x408f4000
 80017f4:	c0568000 	.word	0xc0568000
 80017f8:	40568000 	.word	0x40568000
 80017fc:	20000048 	.word	0x20000048
  } else {
      DataStruct->KalmanAngleY = Kalman_getAngle(&KalmanY, pitch, DataStruct->Gy, dt);
 8001800:	687b      	ldr	r3, [r7, #4]
 8001802:	ed93 7b0c 	vldr	d7, [r3, #48]	@ 0x30
 8001806:	ed97 2b0a 	vldr	d2, [r7, #40]	@ 0x28
 800180a:	eeb0 1a47 	vmov.f32	s2, s14
 800180e:	eef0 1a67 	vmov.f32	s3, s15
 8001812:	ed97 0b06 	vldr	d0, [r7, #24]
 8001816:	481e      	ldr	r0, [pc, #120]	@ (8001890 <MPU6050_Read_All+0x3e8>)
 8001818:	f000 f840 	bl	800189c <Kalman_getAngle>
 800181c:	eeb0 7a40 	vmov.f32	s14, s0
 8001820:	eef0 7a60 	vmov.f32	s15, s1
 8001824:	687b      	ldr	r3, [r7, #4]
 8001826:	ed83 7b14 	vstr	d7, [r3, #80]	@ 0x50
  }
  if (fabs(DataStruct->KalmanAngleY) > 90)
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	e9d3 2314 	ldrd	r2, r3, [r3, #80]	@ 0x50
 8001830:	4690      	mov	r8, r2
 8001832:	f023 4900 	bic.w	r9, r3, #2147483648	@ 0x80000000
 8001836:	f04f 0200 	mov.w	r2, #0
 800183a:	4b16      	ldr	r3, [pc, #88]	@ (8001894 <MPU6050_Read_All+0x3ec>)
 800183c:	4640      	mov	r0, r8
 800183e:	4649      	mov	r1, r9
 8001840:	f7ff f972 	bl	8000b28 <__aeabi_dcmpgt>
 8001844:	4603      	mov	r3, r0
 8001846:	2b00      	cmp	r3, #0
 8001848:	d008      	beq.n	800185c <MPU6050_Read_All+0x3b4>
      DataStruct->Gx = -DataStruct->Gx;
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	@ 0x28
 8001850:	4614      	mov	r4, r2
 8001852:	f083 4500 	eor.w	r5, r3, #2147483648	@ 0x80000000
 8001856:	687b      	ldr	r3, [r7, #4]
 8001858:	e9c3 450a 	strd	r4, r5, [r3, #40]	@ 0x28

  DataStruct->KalmanAngleX = Kalman_getAngle(&KalmanX, roll, DataStruct->Gy, dt);
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	ed93 7b0c 	vldr	d7, [r3, #48]	@ 0x30
 8001862:	ed97 2b0a 	vldr	d2, [r7, #40]	@ 0x28
 8001866:	eeb0 1a47 	vmov.f32	s2, s14
 800186a:	eef0 1a67 	vmov.f32	s3, s15
 800186e:	ed97 0b0e 	vldr	d0, [r7, #56]	@ 0x38
 8001872:	4809      	ldr	r0, [pc, #36]	@ (8001898 <MPU6050_Read_All+0x3f0>)
 8001874:	f000 f812 	bl	800189c <Kalman_getAngle>
 8001878:	eeb0 7a40 	vmov.f32	s14, s0
 800187c:	eef0 7a60 	vmov.f32	s15, s1
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	ed83 7b12 	vstr	d7, [r3, #72]	@ 0x48

}
 8001886:	bf00      	nop
 8001888:	3740      	adds	r7, #64	@ 0x40
 800188a:	46bd      	mov	sp, r7
 800188c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001890:	20000048 	.word	0x20000048
 8001894:	40568000 	.word	0x40568000
 8001898:	20000000 	.word	0x20000000

0800189c <Kalman_getAngle>:
 *
 * Function that given the input arguments it calculates a Kalman angle.
 *
 * */
double Kalman_getAngle(Kalman_t *Kalman, double newAngle, double newRate, double dt)
{
 800189c:	b5b0      	push	{r4, r5, r7, lr}
 800189e:	b096      	sub	sp, #88	@ 0x58
 80018a0:	af00      	add	r7, sp, #0
 80018a2:	61f8      	str	r0, [r7, #28]
 80018a4:	ed87 0b04 	vstr	d0, [r7, #16]
 80018a8:	ed87 1b02 	vstr	d1, [r7, #8]
 80018ac:	ed87 2b00 	vstr	d2, [r7]
  double rate = newRate - Kalman->bias;
 80018b0:	69fb      	ldr	r3, [r7, #28]
 80018b2:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80018b6:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80018ba:	f7fe fced 	bl	8000298 <__aeabi_dsub>
 80018be:	4602      	mov	r2, r0
 80018c0:	460b      	mov	r3, r1
 80018c2:	e9c7 2314 	strd	r2, r3, [r7, #80]	@ 0x50
  Kalman->angle += dt * rate;
 80018c6:	69fb      	ldr	r3, [r7, #28]
 80018c8:	e9d3 4506 	ldrd	r4, r5, [r3, #24]
 80018cc:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 80018d0:	e9d7 0100 	ldrd	r0, r1, [r7]
 80018d4:	f7fe fe98 	bl	8000608 <__aeabi_dmul>
 80018d8:	4602      	mov	r2, r0
 80018da:	460b      	mov	r3, r1
 80018dc:	4620      	mov	r0, r4
 80018de:	4629      	mov	r1, r5
 80018e0:	f7fe fcdc 	bl	800029c <__adddf3>
 80018e4:	4602      	mov	r2, r0
 80018e6:	460b      	mov	r3, r1
 80018e8:	69f9      	ldr	r1, [r7, #28]
 80018ea:	e9c1 2306 	strd	r2, r3, [r1, #24]

  Kalman->P[0][0] += dt * (dt * Kalman->P[1][1] - Kalman->P[0][1] - Kalman->P[1][0] + Kalman->Q_angle);
 80018ee:	69fb      	ldr	r3, [r7, #28]
 80018f0:	e9d3 450a 	ldrd	r4, r5, [r3, #40]	@ 0x28
 80018f4:	69fb      	ldr	r3, [r7, #28]
 80018f6:	e9d3 0110 	ldrd	r0, r1, [r3, #64]	@ 0x40
 80018fa:	e9d7 2300 	ldrd	r2, r3, [r7]
 80018fe:	f7fe fe83 	bl	8000608 <__aeabi_dmul>
 8001902:	4602      	mov	r2, r0
 8001904:	460b      	mov	r3, r1
 8001906:	4610      	mov	r0, r2
 8001908:	4619      	mov	r1, r3
 800190a:	69fb      	ldr	r3, [r7, #28]
 800190c:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	@ 0x30
 8001910:	f7fe fcc2 	bl	8000298 <__aeabi_dsub>
 8001914:	4602      	mov	r2, r0
 8001916:	460b      	mov	r3, r1
 8001918:	4610      	mov	r0, r2
 800191a:	4619      	mov	r1, r3
 800191c:	69fb      	ldr	r3, [r7, #28]
 800191e:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 8001922:	f7fe fcb9 	bl	8000298 <__aeabi_dsub>
 8001926:	4602      	mov	r2, r0
 8001928:	460b      	mov	r3, r1
 800192a:	4610      	mov	r0, r2
 800192c:	4619      	mov	r1, r3
 800192e:	69fb      	ldr	r3, [r7, #28]
 8001930:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001934:	f7fe fcb2 	bl	800029c <__adddf3>
 8001938:	4602      	mov	r2, r0
 800193a:	460b      	mov	r3, r1
 800193c:	4610      	mov	r0, r2
 800193e:	4619      	mov	r1, r3
 8001940:	e9d7 2300 	ldrd	r2, r3, [r7]
 8001944:	f7fe fe60 	bl	8000608 <__aeabi_dmul>
 8001948:	4602      	mov	r2, r0
 800194a:	460b      	mov	r3, r1
 800194c:	4620      	mov	r0, r4
 800194e:	4629      	mov	r1, r5
 8001950:	f7fe fca4 	bl	800029c <__adddf3>
 8001954:	4602      	mov	r2, r0
 8001956:	460b      	mov	r3, r1
 8001958:	69f9      	ldr	r1, [r7, #28]
 800195a:	e9c1 230a 	strd	r2, r3, [r1, #40]	@ 0x28
  Kalman->P[0][1] -= dt * Kalman->P[1][1];
 800195e:	69fb      	ldr	r3, [r7, #28]
 8001960:	e9d3 450c 	ldrd	r4, r5, [r3, #48]	@ 0x30
 8001964:	69fb      	ldr	r3, [r7, #28]
 8001966:	e9d3 0110 	ldrd	r0, r1, [r3, #64]	@ 0x40
 800196a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800196e:	f7fe fe4b 	bl	8000608 <__aeabi_dmul>
 8001972:	4602      	mov	r2, r0
 8001974:	460b      	mov	r3, r1
 8001976:	4620      	mov	r0, r4
 8001978:	4629      	mov	r1, r5
 800197a:	f7fe fc8d 	bl	8000298 <__aeabi_dsub>
 800197e:	4602      	mov	r2, r0
 8001980:	460b      	mov	r3, r1
 8001982:	69f9      	ldr	r1, [r7, #28]
 8001984:	e9c1 230c 	strd	r2, r3, [r1, #48]	@ 0x30
  Kalman->P[1][0] -= dt * Kalman->P[1][1];
 8001988:	69fb      	ldr	r3, [r7, #28]
 800198a:	e9d3 450e 	ldrd	r4, r5, [r3, #56]	@ 0x38
 800198e:	69fb      	ldr	r3, [r7, #28]
 8001990:	e9d3 0110 	ldrd	r0, r1, [r3, #64]	@ 0x40
 8001994:	e9d7 2300 	ldrd	r2, r3, [r7]
 8001998:	f7fe fe36 	bl	8000608 <__aeabi_dmul>
 800199c:	4602      	mov	r2, r0
 800199e:	460b      	mov	r3, r1
 80019a0:	4620      	mov	r0, r4
 80019a2:	4629      	mov	r1, r5
 80019a4:	f7fe fc78 	bl	8000298 <__aeabi_dsub>
 80019a8:	4602      	mov	r2, r0
 80019aa:	460b      	mov	r3, r1
 80019ac:	69f9      	ldr	r1, [r7, #28]
 80019ae:	e9c1 230e 	strd	r2, r3, [r1, #56]	@ 0x38
  Kalman->P[1][1] += Kalman->Q_bias * dt;
 80019b2:	69fb      	ldr	r3, [r7, #28]
 80019b4:	e9d3 4510 	ldrd	r4, r5, [r3, #64]	@ 0x40
 80019b8:	69fb      	ldr	r3, [r7, #28]
 80019ba:	e9d3 0102 	ldrd	r0, r1, [r3, #8]
 80019be:	e9d7 2300 	ldrd	r2, r3, [r7]
 80019c2:	f7fe fe21 	bl	8000608 <__aeabi_dmul>
 80019c6:	4602      	mov	r2, r0
 80019c8:	460b      	mov	r3, r1
 80019ca:	4620      	mov	r0, r4
 80019cc:	4629      	mov	r1, r5
 80019ce:	f7fe fc65 	bl	800029c <__adddf3>
 80019d2:	4602      	mov	r2, r0
 80019d4:	460b      	mov	r3, r1
 80019d6:	69f9      	ldr	r1, [r7, #28]
 80019d8:	e9c1 2310 	strd	r2, r3, [r1, #64]	@ 0x40

  double S = Kalman->P[0][0] + Kalman->R_measure;
 80019dc:	69fb      	ldr	r3, [r7, #28]
 80019de:	e9d3 010a 	ldrd	r0, r1, [r3, #40]	@ 0x28
 80019e2:	69fb      	ldr	r3, [r7, #28]
 80019e4:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 80019e8:	f7fe fc58 	bl	800029c <__adddf3>
 80019ec:	4602      	mov	r2, r0
 80019ee:	460b      	mov	r3, r1
 80019f0:	e9c7 2312 	strd	r2, r3, [r7, #72]	@ 0x48
  double K[2];
  K[0] = Kalman->P[0][0] / S;
 80019f4:	69fb      	ldr	r3, [r7, #28]
 80019f6:	e9d3 010a 	ldrd	r0, r1, [r3, #40]	@ 0x28
 80019fa:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80019fe:	f7fe ff2d 	bl	800085c <__aeabi_ddiv>
 8001a02:	4602      	mov	r2, r0
 8001a04:	460b      	mov	r3, r1
 8001a06:	e9c7 2308 	strd	r2, r3, [r7, #32]
  K[1] = Kalman->P[1][0] / S;
 8001a0a:	69fb      	ldr	r3, [r7, #28]
 8001a0c:	e9d3 010e 	ldrd	r0, r1, [r3, #56]	@ 0x38
 8001a10:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8001a14:	f7fe ff22 	bl	800085c <__aeabi_ddiv>
 8001a18:	4602      	mov	r2, r0
 8001a1a:	460b      	mov	r3, r1
 8001a1c:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28

  double y = newAngle - Kalman->angle;
 8001a20:	69fb      	ldr	r3, [r7, #28]
 8001a22:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 8001a26:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001a2a:	f7fe fc35 	bl	8000298 <__aeabi_dsub>
 8001a2e:	4602      	mov	r2, r0
 8001a30:	460b      	mov	r3, r1
 8001a32:	e9c7 2310 	strd	r2, r3, [r7, #64]	@ 0x40
  Kalman->angle += K[0] * y;
 8001a36:	69fb      	ldr	r3, [r7, #28]
 8001a38:	e9d3 4506 	ldrd	r4, r5, [r3, #24]
 8001a3c:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8001a40:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8001a44:	f7fe fde0 	bl	8000608 <__aeabi_dmul>
 8001a48:	4602      	mov	r2, r0
 8001a4a:	460b      	mov	r3, r1
 8001a4c:	4620      	mov	r0, r4
 8001a4e:	4629      	mov	r1, r5
 8001a50:	f7fe fc24 	bl	800029c <__adddf3>
 8001a54:	4602      	mov	r2, r0
 8001a56:	460b      	mov	r3, r1
 8001a58:	69f9      	ldr	r1, [r7, #28]
 8001a5a:	e9c1 2306 	strd	r2, r3, [r1, #24]
  Kalman->bias += K[1] * y;
 8001a5e:	69fb      	ldr	r3, [r7, #28]
 8001a60:	e9d3 4508 	ldrd	r4, r5, [r3, #32]
 8001a64:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8001a68:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8001a6c:	f7fe fdcc 	bl	8000608 <__aeabi_dmul>
 8001a70:	4602      	mov	r2, r0
 8001a72:	460b      	mov	r3, r1
 8001a74:	4620      	mov	r0, r4
 8001a76:	4629      	mov	r1, r5
 8001a78:	f7fe fc10 	bl	800029c <__adddf3>
 8001a7c:	4602      	mov	r2, r0
 8001a7e:	460b      	mov	r3, r1
 8001a80:	69f9      	ldr	r1, [r7, #28]
 8001a82:	e9c1 2308 	strd	r2, r3, [r1, #32]

  double P00_temp = Kalman->P[0][0];
 8001a86:	69fb      	ldr	r3, [r7, #28]
 8001a88:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	@ 0x28
 8001a8c:	e9c7 230e 	strd	r2, r3, [r7, #56]	@ 0x38
  double P01_temp = Kalman->P[0][1];
 8001a90:	69fb      	ldr	r3, [r7, #28]
 8001a92:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	@ 0x30
 8001a96:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30

  Kalman->P[0][0] -= K[0] * P00_temp;
 8001a9a:	69fb      	ldr	r3, [r7, #28]
 8001a9c:	e9d3 450a 	ldrd	r4, r5, [r3, #40]	@ 0x28
 8001aa0:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8001aa4:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8001aa8:	f7fe fdae 	bl	8000608 <__aeabi_dmul>
 8001aac:	4602      	mov	r2, r0
 8001aae:	460b      	mov	r3, r1
 8001ab0:	4620      	mov	r0, r4
 8001ab2:	4629      	mov	r1, r5
 8001ab4:	f7fe fbf0 	bl	8000298 <__aeabi_dsub>
 8001ab8:	4602      	mov	r2, r0
 8001aba:	460b      	mov	r3, r1
 8001abc:	69f9      	ldr	r1, [r7, #28]
 8001abe:	e9c1 230a 	strd	r2, r3, [r1, #40]	@ 0x28
  Kalman->P[0][1] -= K[0] * P01_temp;
 8001ac2:	69fb      	ldr	r3, [r7, #28]
 8001ac4:	e9d3 450c 	ldrd	r4, r5, [r3, #48]	@ 0x30
 8001ac8:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8001acc:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 8001ad0:	f7fe fd9a 	bl	8000608 <__aeabi_dmul>
 8001ad4:	4602      	mov	r2, r0
 8001ad6:	460b      	mov	r3, r1
 8001ad8:	4620      	mov	r0, r4
 8001ada:	4629      	mov	r1, r5
 8001adc:	f7fe fbdc 	bl	8000298 <__aeabi_dsub>
 8001ae0:	4602      	mov	r2, r0
 8001ae2:	460b      	mov	r3, r1
 8001ae4:	69f9      	ldr	r1, [r7, #28]
 8001ae6:	e9c1 230c 	strd	r2, r3, [r1, #48]	@ 0x30
  Kalman->P[1][0] -= K[1] * P00_temp;
 8001aea:	69fb      	ldr	r3, [r7, #28]
 8001aec:	e9d3 450e 	ldrd	r4, r5, [r3, #56]	@ 0x38
 8001af0:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8001af4:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8001af8:	f7fe fd86 	bl	8000608 <__aeabi_dmul>
 8001afc:	4602      	mov	r2, r0
 8001afe:	460b      	mov	r3, r1
 8001b00:	4620      	mov	r0, r4
 8001b02:	4629      	mov	r1, r5
 8001b04:	f7fe fbc8 	bl	8000298 <__aeabi_dsub>
 8001b08:	4602      	mov	r2, r0
 8001b0a:	460b      	mov	r3, r1
 8001b0c:	69f9      	ldr	r1, [r7, #28]
 8001b0e:	e9c1 230e 	strd	r2, r3, [r1, #56]	@ 0x38
  Kalman->P[1][1] -= K[1] * P01_temp;
 8001b12:	69fb      	ldr	r3, [r7, #28]
 8001b14:	e9d3 4510 	ldrd	r4, r5, [r3, #64]	@ 0x40
 8001b18:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8001b1c:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 8001b20:	f7fe fd72 	bl	8000608 <__aeabi_dmul>
 8001b24:	4602      	mov	r2, r0
 8001b26:	460b      	mov	r3, r1
 8001b28:	4620      	mov	r0, r4
 8001b2a:	4629      	mov	r1, r5
 8001b2c:	f7fe fbb4 	bl	8000298 <__aeabi_dsub>
 8001b30:	4602      	mov	r2, r0
 8001b32:	460b      	mov	r3, r1
 8001b34:	69f9      	ldr	r1, [r7, #28]
 8001b36:	e9c1 2310 	strd	r2, r3, [r1, #64]	@ 0x40

  return Kalman->angle;
 8001b3a:	69fb      	ldr	r3, [r7, #28]
 8001b3c:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 8001b40:	ec43 2b17 	vmov	d7, r2, r3
};
 8001b44:	eeb0 0a47 	vmov.f32	s0, s14
 8001b48:	eef0 0a67 	vmov.f32	s1, s15
 8001b4c:	3758      	adds	r7, #88	@ 0x58
 8001b4e:	46bd      	mov	sp, r7
 8001b50:	bdb0      	pop	{r4, r5, r7, pc}
	...

08001b54 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001b54:	b480      	push	{r7}
 8001b56:	b083      	sub	sp, #12
 8001b58:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001b5a:	2300      	movs	r3, #0
 8001b5c:	607b      	str	r3, [r7, #4]
 8001b5e:	4b10      	ldr	r3, [pc, #64]	@ (8001ba0 <HAL_MspInit+0x4c>)
 8001b60:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001b62:	4a0f      	ldr	r2, [pc, #60]	@ (8001ba0 <HAL_MspInit+0x4c>)
 8001b64:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001b68:	6453      	str	r3, [r2, #68]	@ 0x44
 8001b6a:	4b0d      	ldr	r3, [pc, #52]	@ (8001ba0 <HAL_MspInit+0x4c>)
 8001b6c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001b6e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001b72:	607b      	str	r3, [r7, #4]
 8001b74:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001b76:	2300      	movs	r3, #0
 8001b78:	603b      	str	r3, [r7, #0]
 8001b7a:	4b09      	ldr	r3, [pc, #36]	@ (8001ba0 <HAL_MspInit+0x4c>)
 8001b7c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b7e:	4a08      	ldr	r2, [pc, #32]	@ (8001ba0 <HAL_MspInit+0x4c>)
 8001b80:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001b84:	6413      	str	r3, [r2, #64]	@ 0x40
 8001b86:	4b06      	ldr	r3, [pc, #24]	@ (8001ba0 <HAL_MspInit+0x4c>)
 8001b88:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b8a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001b8e:	603b      	str	r3, [r7, #0]
 8001b90:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001b92:	bf00      	nop
 8001b94:	370c      	adds	r7, #12
 8001b96:	46bd      	mov	sp, r7
 8001b98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b9c:	4770      	bx	lr
 8001b9e:	bf00      	nop
 8001ba0:	40023800 	.word	0x40023800

08001ba4 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001ba4:	b580      	push	{r7, lr}
 8001ba6:	b08a      	sub	sp, #40	@ 0x28
 8001ba8:	af00      	add	r7, sp, #0
 8001baa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001bac:	f107 0314 	add.w	r3, r7, #20
 8001bb0:	2200      	movs	r2, #0
 8001bb2:	601a      	str	r2, [r3, #0]
 8001bb4:	605a      	str	r2, [r3, #4]
 8001bb6:	609a      	str	r2, [r3, #8]
 8001bb8:	60da      	str	r2, [r3, #12]
 8001bba:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	681b      	ldr	r3, [r3, #0]
 8001bc0:	4a19      	ldr	r2, [pc, #100]	@ (8001c28 <HAL_I2C_MspInit+0x84>)
 8001bc2:	4293      	cmp	r3, r2
 8001bc4:	d12c      	bne.n	8001c20 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001bc6:	2300      	movs	r3, #0
 8001bc8:	613b      	str	r3, [r7, #16]
 8001bca:	4b18      	ldr	r3, [pc, #96]	@ (8001c2c <HAL_I2C_MspInit+0x88>)
 8001bcc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001bce:	4a17      	ldr	r2, [pc, #92]	@ (8001c2c <HAL_I2C_MspInit+0x88>)
 8001bd0:	f043 0302 	orr.w	r3, r3, #2
 8001bd4:	6313      	str	r3, [r2, #48]	@ 0x30
 8001bd6:	4b15      	ldr	r3, [pc, #84]	@ (8001c2c <HAL_I2C_MspInit+0x88>)
 8001bd8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001bda:	f003 0302 	and.w	r3, r3, #2
 8001bde:	613b      	str	r3, [r7, #16]
 8001be0:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001be2:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001be6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001be8:	2312      	movs	r3, #18
 8001bea:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bec:	2300      	movs	r3, #0
 8001bee:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001bf0:	2303      	movs	r3, #3
 8001bf2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001bf4:	2304      	movs	r3, #4
 8001bf6:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001bf8:	f107 0314 	add.w	r3, r7, #20
 8001bfc:	4619      	mov	r1, r3
 8001bfe:	480c      	ldr	r0, [pc, #48]	@ (8001c30 <HAL_I2C_MspInit+0x8c>)
 8001c00:	f000 fb24 	bl	800224c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001c04:	2300      	movs	r3, #0
 8001c06:	60fb      	str	r3, [r7, #12]
 8001c08:	4b08      	ldr	r3, [pc, #32]	@ (8001c2c <HAL_I2C_MspInit+0x88>)
 8001c0a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c0c:	4a07      	ldr	r2, [pc, #28]	@ (8001c2c <HAL_I2C_MspInit+0x88>)
 8001c0e:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001c12:	6413      	str	r3, [r2, #64]	@ 0x40
 8001c14:	4b05      	ldr	r3, [pc, #20]	@ (8001c2c <HAL_I2C_MspInit+0x88>)
 8001c16:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c18:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001c1c:	60fb      	str	r3, [r7, #12]
 8001c1e:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END I2C1_MspInit 1 */

  }

}
 8001c20:	bf00      	nop
 8001c22:	3728      	adds	r7, #40	@ 0x28
 8001c24:	46bd      	mov	sp, r7
 8001c26:	bd80      	pop	{r7, pc}
 8001c28:	40005400 	.word	0x40005400
 8001c2c:	40023800 	.word	0x40023800
 8001c30:	40020400 	.word	0x40020400

08001c34 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001c34:	b580      	push	{r7, lr}
 8001c36:	b08a      	sub	sp, #40	@ 0x28
 8001c38:	af00      	add	r7, sp, #0
 8001c3a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c3c:	f107 0314 	add.w	r3, r7, #20
 8001c40:	2200      	movs	r2, #0
 8001c42:	601a      	str	r2, [r3, #0]
 8001c44:	605a      	str	r2, [r3, #4]
 8001c46:	609a      	str	r2, [r3, #8]
 8001c48:	60da      	str	r2, [r3, #12]
 8001c4a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	681b      	ldr	r3, [r3, #0]
 8001c50:	4a19      	ldr	r2, [pc, #100]	@ (8001cb8 <HAL_UART_MspInit+0x84>)
 8001c52:	4293      	cmp	r3, r2
 8001c54:	d12c      	bne.n	8001cb0 <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001c56:	2300      	movs	r3, #0
 8001c58:	613b      	str	r3, [r7, #16]
 8001c5a:	4b18      	ldr	r3, [pc, #96]	@ (8001cbc <HAL_UART_MspInit+0x88>)
 8001c5c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001c5e:	4a17      	ldr	r2, [pc, #92]	@ (8001cbc <HAL_UART_MspInit+0x88>)
 8001c60:	f043 0310 	orr.w	r3, r3, #16
 8001c64:	6453      	str	r3, [r2, #68]	@ 0x44
 8001c66:	4b15      	ldr	r3, [pc, #84]	@ (8001cbc <HAL_UART_MspInit+0x88>)
 8001c68:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001c6a:	f003 0310 	and.w	r3, r3, #16
 8001c6e:	613b      	str	r3, [r7, #16]
 8001c70:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c72:	2300      	movs	r3, #0
 8001c74:	60fb      	str	r3, [r7, #12]
 8001c76:	4b11      	ldr	r3, [pc, #68]	@ (8001cbc <HAL_UART_MspInit+0x88>)
 8001c78:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c7a:	4a10      	ldr	r2, [pc, #64]	@ (8001cbc <HAL_UART_MspInit+0x88>)
 8001c7c:	f043 0301 	orr.w	r3, r3, #1
 8001c80:	6313      	str	r3, [r2, #48]	@ 0x30
 8001c82:	4b0e      	ldr	r3, [pc, #56]	@ (8001cbc <HAL_UART_MspInit+0x88>)
 8001c84:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c86:	f003 0301 	and.w	r3, r3, #1
 8001c8a:	60fb      	str	r3, [r7, #12]
 8001c8c:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8001c8e:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8001c92:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c94:	2302      	movs	r3, #2
 8001c96:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c98:	2300      	movs	r3, #0
 8001c9a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c9c:	2303      	movs	r3, #3
 8001c9e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001ca0:	2307      	movs	r3, #7
 8001ca2:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ca4:	f107 0314 	add.w	r3, r7, #20
 8001ca8:	4619      	mov	r1, r3
 8001caa:	4805      	ldr	r0, [pc, #20]	@ (8001cc0 <HAL_UART_MspInit+0x8c>)
 8001cac:	f000 face 	bl	800224c <HAL_GPIO_Init>

  /* USER CODE END USART1_MspInit 1 */

  }

}
 8001cb0:	bf00      	nop
 8001cb2:	3728      	adds	r7, #40	@ 0x28
 8001cb4:	46bd      	mov	sp, r7
 8001cb6:	bd80      	pop	{r7, pc}
 8001cb8:	40011000 	.word	0x40011000
 8001cbc:	40023800 	.word	0x40023800
 8001cc0:	40020000 	.word	0x40020000

08001cc4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001cc4:	b480      	push	{r7}
 8001cc6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001cc8:	bf00      	nop
 8001cca:	e7fd      	b.n	8001cc8 <NMI_Handler+0x4>

08001ccc <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001ccc:	b480      	push	{r7}
 8001cce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001cd0:	bf00      	nop
 8001cd2:	e7fd      	b.n	8001cd0 <HardFault_Handler+0x4>

08001cd4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001cd4:	b480      	push	{r7}
 8001cd6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001cd8:	bf00      	nop
 8001cda:	e7fd      	b.n	8001cd8 <MemManage_Handler+0x4>

08001cdc <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001cdc:	b480      	push	{r7}
 8001cde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001ce0:	bf00      	nop
 8001ce2:	e7fd      	b.n	8001ce0 <BusFault_Handler+0x4>

08001ce4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001ce4:	b480      	push	{r7}
 8001ce6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001ce8:	bf00      	nop
 8001cea:	e7fd      	b.n	8001ce8 <UsageFault_Handler+0x4>

08001cec <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001cec:	b480      	push	{r7}
 8001cee:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001cf0:	bf00      	nop
 8001cf2:	46bd      	mov	sp, r7
 8001cf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cf8:	4770      	bx	lr

08001cfa <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001cfa:	b480      	push	{r7}
 8001cfc:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001cfe:	bf00      	nop
 8001d00:	46bd      	mov	sp, r7
 8001d02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d06:	4770      	bx	lr

08001d08 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001d08:	b480      	push	{r7}
 8001d0a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001d0c:	bf00      	nop
 8001d0e:	46bd      	mov	sp, r7
 8001d10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d14:	4770      	bx	lr

08001d16 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001d16:	b580      	push	{r7, lr}
 8001d18:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001d1a:	f000 f941 	bl	8001fa0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001d1e:	bf00      	nop
 8001d20:	bd80      	pop	{r7, pc}

08001d22 <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 8001d22:	b580      	push	{r7, lr}
 8001d24:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_1);
 8001d26:	2002      	movs	r0, #2
 8001d28:	f000 fc14 	bl	8002554 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 8001d2c:	bf00      	nop
 8001d2e:	bd80      	pop	{r7, pc}

08001d30 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001d30:	b480      	push	{r7}
 8001d32:	af00      	add	r7, sp, #0
  return 1;
 8001d34:	2301      	movs	r3, #1
}
 8001d36:	4618      	mov	r0, r3
 8001d38:	46bd      	mov	sp, r7
 8001d3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d3e:	4770      	bx	lr

08001d40 <_kill>:

int _kill(int pid, int sig)
{
 8001d40:	b580      	push	{r7, lr}
 8001d42:	b082      	sub	sp, #8
 8001d44:	af00      	add	r7, sp, #0
 8001d46:	6078      	str	r0, [r7, #4]
 8001d48:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001d4a:	f003 fb8b 	bl	8005464 <__errno>
 8001d4e:	4603      	mov	r3, r0
 8001d50:	2216      	movs	r2, #22
 8001d52:	601a      	str	r2, [r3, #0]
  return -1;
 8001d54:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001d58:	4618      	mov	r0, r3
 8001d5a:	3708      	adds	r7, #8
 8001d5c:	46bd      	mov	sp, r7
 8001d5e:	bd80      	pop	{r7, pc}

08001d60 <_exit>:

void _exit (int status)
{
 8001d60:	b580      	push	{r7, lr}
 8001d62:	b082      	sub	sp, #8
 8001d64:	af00      	add	r7, sp, #0
 8001d66:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001d68:	f04f 31ff 	mov.w	r1, #4294967295
 8001d6c:	6878      	ldr	r0, [r7, #4]
 8001d6e:	f7ff ffe7 	bl	8001d40 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001d72:	bf00      	nop
 8001d74:	e7fd      	b.n	8001d72 <_exit+0x12>

08001d76 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001d76:	b580      	push	{r7, lr}
 8001d78:	b086      	sub	sp, #24
 8001d7a:	af00      	add	r7, sp, #0
 8001d7c:	60f8      	str	r0, [r7, #12]
 8001d7e:	60b9      	str	r1, [r7, #8]
 8001d80:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001d82:	2300      	movs	r3, #0
 8001d84:	617b      	str	r3, [r7, #20]
 8001d86:	e00a      	b.n	8001d9e <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001d88:	f3af 8000 	nop.w
 8001d8c:	4601      	mov	r1, r0
 8001d8e:	68bb      	ldr	r3, [r7, #8]
 8001d90:	1c5a      	adds	r2, r3, #1
 8001d92:	60ba      	str	r2, [r7, #8]
 8001d94:	b2ca      	uxtb	r2, r1
 8001d96:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001d98:	697b      	ldr	r3, [r7, #20]
 8001d9a:	3301      	adds	r3, #1
 8001d9c:	617b      	str	r3, [r7, #20]
 8001d9e:	697a      	ldr	r2, [r7, #20]
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	429a      	cmp	r2, r3
 8001da4:	dbf0      	blt.n	8001d88 <_read+0x12>
  }

  return len;
 8001da6:	687b      	ldr	r3, [r7, #4]
}
 8001da8:	4618      	mov	r0, r3
 8001daa:	3718      	adds	r7, #24
 8001dac:	46bd      	mov	sp, r7
 8001dae:	bd80      	pop	{r7, pc}

08001db0 <_close>:
  }
  return len;
}

int _close(int file)
{
 8001db0:	b480      	push	{r7}
 8001db2:	b083      	sub	sp, #12
 8001db4:	af00      	add	r7, sp, #0
 8001db6:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001db8:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001dbc:	4618      	mov	r0, r3
 8001dbe:	370c      	adds	r7, #12
 8001dc0:	46bd      	mov	sp, r7
 8001dc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dc6:	4770      	bx	lr

08001dc8 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001dc8:	b480      	push	{r7}
 8001dca:	b083      	sub	sp, #12
 8001dcc:	af00      	add	r7, sp, #0
 8001dce:	6078      	str	r0, [r7, #4]
 8001dd0:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001dd2:	683b      	ldr	r3, [r7, #0]
 8001dd4:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001dd8:	605a      	str	r2, [r3, #4]
  return 0;
 8001dda:	2300      	movs	r3, #0
}
 8001ddc:	4618      	mov	r0, r3
 8001dde:	370c      	adds	r7, #12
 8001de0:	46bd      	mov	sp, r7
 8001de2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001de6:	4770      	bx	lr

08001de8 <_isatty>:

int _isatty(int file)
{
 8001de8:	b480      	push	{r7}
 8001dea:	b083      	sub	sp, #12
 8001dec:	af00      	add	r7, sp, #0
 8001dee:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001df0:	2301      	movs	r3, #1
}
 8001df2:	4618      	mov	r0, r3
 8001df4:	370c      	adds	r7, #12
 8001df6:	46bd      	mov	sp, r7
 8001df8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dfc:	4770      	bx	lr

08001dfe <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001dfe:	b480      	push	{r7}
 8001e00:	b085      	sub	sp, #20
 8001e02:	af00      	add	r7, sp, #0
 8001e04:	60f8      	str	r0, [r7, #12]
 8001e06:	60b9      	str	r1, [r7, #8]
 8001e08:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001e0a:	2300      	movs	r3, #0
}
 8001e0c:	4618      	mov	r0, r3
 8001e0e:	3714      	adds	r7, #20
 8001e10:	46bd      	mov	sp, r7
 8001e12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e16:	4770      	bx	lr

08001e18 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001e18:	b580      	push	{r7, lr}
 8001e1a:	b086      	sub	sp, #24
 8001e1c:	af00      	add	r7, sp, #0
 8001e1e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001e20:	4a14      	ldr	r2, [pc, #80]	@ (8001e74 <_sbrk+0x5c>)
 8001e22:	4b15      	ldr	r3, [pc, #84]	@ (8001e78 <_sbrk+0x60>)
 8001e24:	1ad3      	subs	r3, r2, r3
 8001e26:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001e28:	697b      	ldr	r3, [r7, #20]
 8001e2a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001e2c:	4b13      	ldr	r3, [pc, #76]	@ (8001e7c <_sbrk+0x64>)
 8001e2e:	681b      	ldr	r3, [r3, #0]
 8001e30:	2b00      	cmp	r3, #0
 8001e32:	d102      	bne.n	8001e3a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001e34:	4b11      	ldr	r3, [pc, #68]	@ (8001e7c <_sbrk+0x64>)
 8001e36:	4a12      	ldr	r2, [pc, #72]	@ (8001e80 <_sbrk+0x68>)
 8001e38:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001e3a:	4b10      	ldr	r3, [pc, #64]	@ (8001e7c <_sbrk+0x64>)
 8001e3c:	681a      	ldr	r2, [r3, #0]
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	4413      	add	r3, r2
 8001e42:	693a      	ldr	r2, [r7, #16]
 8001e44:	429a      	cmp	r2, r3
 8001e46:	d207      	bcs.n	8001e58 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001e48:	f003 fb0c 	bl	8005464 <__errno>
 8001e4c:	4603      	mov	r3, r0
 8001e4e:	220c      	movs	r2, #12
 8001e50:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001e52:	f04f 33ff 	mov.w	r3, #4294967295
 8001e56:	e009      	b.n	8001e6c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001e58:	4b08      	ldr	r3, [pc, #32]	@ (8001e7c <_sbrk+0x64>)
 8001e5a:	681b      	ldr	r3, [r3, #0]
 8001e5c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001e5e:	4b07      	ldr	r3, [pc, #28]	@ (8001e7c <_sbrk+0x64>)
 8001e60:	681a      	ldr	r2, [r3, #0]
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	4413      	add	r3, r2
 8001e66:	4a05      	ldr	r2, [pc, #20]	@ (8001e7c <_sbrk+0x64>)
 8001e68:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001e6a:	68fb      	ldr	r3, [r7, #12]
}
 8001e6c:	4618      	mov	r0, r3
 8001e6e:	3718      	adds	r7, #24
 8001e70:	46bd      	mov	sp, r7
 8001e72:	bd80      	pop	{r7, pc}
 8001e74:	20020000 	.word	0x20020000
 8001e78:	00000400 	.word	0x00000400
 8001e7c:	20000420 	.word	0x20000420
 8001e80:	20000578 	.word	0x20000578

08001e84 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001e84:	b480      	push	{r7}
 8001e86:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001e88:	4b06      	ldr	r3, [pc, #24]	@ (8001ea4 <SystemInit+0x20>)
 8001e8a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001e8e:	4a05      	ldr	r2, [pc, #20]	@ (8001ea4 <SystemInit+0x20>)
 8001e90:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001e94:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001e98:	bf00      	nop
 8001e9a:	46bd      	mov	sp, r7
 8001e9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ea0:	4770      	bx	lr
 8001ea2:	bf00      	nop
 8001ea4:	e000ed00 	.word	0xe000ed00

08001ea8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8001ea8:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001ee0 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001eac:	f7ff ffea 	bl	8001e84 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001eb0:	480c      	ldr	r0, [pc, #48]	@ (8001ee4 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001eb2:	490d      	ldr	r1, [pc, #52]	@ (8001ee8 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001eb4:	4a0d      	ldr	r2, [pc, #52]	@ (8001eec <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001eb6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001eb8:	e002      	b.n	8001ec0 <LoopCopyDataInit>

08001eba <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001eba:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001ebc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001ebe:	3304      	adds	r3, #4

08001ec0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001ec0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001ec2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001ec4:	d3f9      	bcc.n	8001eba <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001ec6:	4a0a      	ldr	r2, [pc, #40]	@ (8001ef0 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001ec8:	4c0a      	ldr	r4, [pc, #40]	@ (8001ef4 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001eca:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001ecc:	e001      	b.n	8001ed2 <LoopFillZerobss>

08001ece <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001ece:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001ed0:	3204      	adds	r2, #4

08001ed2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001ed2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001ed4:	d3fb      	bcc.n	8001ece <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001ed6:	f003 facb 	bl	8005470 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001eda:	f7fe ffe5 	bl	8000ea8 <main>
  bx  lr    
 8001ede:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8001ee0:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001ee4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001ee8:	20000278 	.word	0x20000278
  ldr r2, =_sidata
 8001eec:	08007fd8 	.word	0x08007fd8
  ldr r2, =_sbss
 8001ef0:	20000278 	.word	0x20000278
  ldr r4, =_ebss
 8001ef4:	20000574 	.word	0x20000574

08001ef8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001ef8:	e7fe      	b.n	8001ef8 <ADC_IRQHandler>
	...

08001efc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001efc:	b580      	push	{r7, lr}
 8001efe:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001f00:	4b0e      	ldr	r3, [pc, #56]	@ (8001f3c <HAL_Init+0x40>)
 8001f02:	681b      	ldr	r3, [r3, #0]
 8001f04:	4a0d      	ldr	r2, [pc, #52]	@ (8001f3c <HAL_Init+0x40>)
 8001f06:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001f0a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001f0c:	4b0b      	ldr	r3, [pc, #44]	@ (8001f3c <HAL_Init+0x40>)
 8001f0e:	681b      	ldr	r3, [r3, #0]
 8001f10:	4a0a      	ldr	r2, [pc, #40]	@ (8001f3c <HAL_Init+0x40>)
 8001f12:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001f16:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001f18:	4b08      	ldr	r3, [pc, #32]	@ (8001f3c <HAL_Init+0x40>)
 8001f1a:	681b      	ldr	r3, [r3, #0]
 8001f1c:	4a07      	ldr	r2, [pc, #28]	@ (8001f3c <HAL_Init+0x40>)
 8001f1e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001f22:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001f24:	2003      	movs	r0, #3
 8001f26:	f000 f94f 	bl	80021c8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001f2a:	200f      	movs	r0, #15
 8001f2c:	f000 f808 	bl	8001f40 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001f30:	f7ff fe10 	bl	8001b54 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001f34:	2300      	movs	r3, #0
}
 8001f36:	4618      	mov	r0, r3
 8001f38:	bd80      	pop	{r7, pc}
 8001f3a:	bf00      	nop
 8001f3c:	40023c00 	.word	0x40023c00

08001f40 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001f40:	b580      	push	{r7, lr}
 8001f42:	b082      	sub	sp, #8
 8001f44:	af00      	add	r7, sp, #0
 8001f46:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001f48:	4b12      	ldr	r3, [pc, #72]	@ (8001f94 <HAL_InitTick+0x54>)
 8001f4a:	681a      	ldr	r2, [r3, #0]
 8001f4c:	4b12      	ldr	r3, [pc, #72]	@ (8001f98 <HAL_InitTick+0x58>)
 8001f4e:	781b      	ldrb	r3, [r3, #0]
 8001f50:	4619      	mov	r1, r3
 8001f52:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001f56:	fbb3 f3f1 	udiv	r3, r3, r1
 8001f5a:	fbb2 f3f3 	udiv	r3, r2, r3
 8001f5e:	4618      	mov	r0, r3
 8001f60:	f000 f967 	bl	8002232 <HAL_SYSTICK_Config>
 8001f64:	4603      	mov	r3, r0
 8001f66:	2b00      	cmp	r3, #0
 8001f68:	d001      	beq.n	8001f6e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001f6a:	2301      	movs	r3, #1
 8001f6c:	e00e      	b.n	8001f8c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	2b0f      	cmp	r3, #15
 8001f72:	d80a      	bhi.n	8001f8a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001f74:	2200      	movs	r2, #0
 8001f76:	6879      	ldr	r1, [r7, #4]
 8001f78:	f04f 30ff 	mov.w	r0, #4294967295
 8001f7c:	f000 f92f 	bl	80021de <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001f80:	4a06      	ldr	r2, [pc, #24]	@ (8001f9c <HAL_InitTick+0x5c>)
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001f86:	2300      	movs	r3, #0
 8001f88:	e000      	b.n	8001f8c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001f8a:	2301      	movs	r3, #1
}
 8001f8c:	4618      	mov	r0, r3
 8001f8e:	3708      	adds	r7, #8
 8001f90:	46bd      	mov	sp, r7
 8001f92:	bd80      	pop	{r7, pc}
 8001f94:	20000090 	.word	0x20000090
 8001f98:	20000098 	.word	0x20000098
 8001f9c:	20000094 	.word	0x20000094

08001fa0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001fa0:	b480      	push	{r7}
 8001fa2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001fa4:	4b06      	ldr	r3, [pc, #24]	@ (8001fc0 <HAL_IncTick+0x20>)
 8001fa6:	781b      	ldrb	r3, [r3, #0]
 8001fa8:	461a      	mov	r2, r3
 8001faa:	4b06      	ldr	r3, [pc, #24]	@ (8001fc4 <HAL_IncTick+0x24>)
 8001fac:	681b      	ldr	r3, [r3, #0]
 8001fae:	4413      	add	r3, r2
 8001fb0:	4a04      	ldr	r2, [pc, #16]	@ (8001fc4 <HAL_IncTick+0x24>)
 8001fb2:	6013      	str	r3, [r2, #0]
}
 8001fb4:	bf00      	nop
 8001fb6:	46bd      	mov	sp, r7
 8001fb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fbc:	4770      	bx	lr
 8001fbe:	bf00      	nop
 8001fc0:	20000098 	.word	0x20000098
 8001fc4:	20000424 	.word	0x20000424

08001fc8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001fc8:	b480      	push	{r7}
 8001fca:	af00      	add	r7, sp, #0
  return uwTick;
 8001fcc:	4b03      	ldr	r3, [pc, #12]	@ (8001fdc <HAL_GetTick+0x14>)
 8001fce:	681b      	ldr	r3, [r3, #0]
}
 8001fd0:	4618      	mov	r0, r3
 8001fd2:	46bd      	mov	sp, r7
 8001fd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fd8:	4770      	bx	lr
 8001fda:	bf00      	nop
 8001fdc:	20000424 	.word	0x20000424

08001fe0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001fe0:	b580      	push	{r7, lr}
 8001fe2:	b084      	sub	sp, #16
 8001fe4:	af00      	add	r7, sp, #0
 8001fe6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001fe8:	f7ff ffee 	bl	8001fc8 <HAL_GetTick>
 8001fec:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001ff2:	68fb      	ldr	r3, [r7, #12]
 8001ff4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001ff8:	d005      	beq.n	8002006 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001ffa:	4b0a      	ldr	r3, [pc, #40]	@ (8002024 <HAL_Delay+0x44>)
 8001ffc:	781b      	ldrb	r3, [r3, #0]
 8001ffe:	461a      	mov	r2, r3
 8002000:	68fb      	ldr	r3, [r7, #12]
 8002002:	4413      	add	r3, r2
 8002004:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002006:	bf00      	nop
 8002008:	f7ff ffde 	bl	8001fc8 <HAL_GetTick>
 800200c:	4602      	mov	r2, r0
 800200e:	68bb      	ldr	r3, [r7, #8]
 8002010:	1ad3      	subs	r3, r2, r3
 8002012:	68fa      	ldr	r2, [r7, #12]
 8002014:	429a      	cmp	r2, r3
 8002016:	d8f7      	bhi.n	8002008 <HAL_Delay+0x28>
  {
  }
}
 8002018:	bf00      	nop
 800201a:	bf00      	nop
 800201c:	3710      	adds	r7, #16
 800201e:	46bd      	mov	sp, r7
 8002020:	bd80      	pop	{r7, pc}
 8002022:	bf00      	nop
 8002024:	20000098 	.word	0x20000098

08002028 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002028:	b480      	push	{r7}
 800202a:	b085      	sub	sp, #20
 800202c:	af00      	add	r7, sp, #0
 800202e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	f003 0307 	and.w	r3, r3, #7
 8002036:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002038:	4b0c      	ldr	r3, [pc, #48]	@ (800206c <__NVIC_SetPriorityGrouping+0x44>)
 800203a:	68db      	ldr	r3, [r3, #12]
 800203c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800203e:	68ba      	ldr	r2, [r7, #8]
 8002040:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002044:	4013      	ands	r3, r2
 8002046:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002048:	68fb      	ldr	r3, [r7, #12]
 800204a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800204c:	68bb      	ldr	r3, [r7, #8]
 800204e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002050:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002054:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002058:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800205a:	4a04      	ldr	r2, [pc, #16]	@ (800206c <__NVIC_SetPriorityGrouping+0x44>)
 800205c:	68bb      	ldr	r3, [r7, #8]
 800205e:	60d3      	str	r3, [r2, #12]
}
 8002060:	bf00      	nop
 8002062:	3714      	adds	r7, #20
 8002064:	46bd      	mov	sp, r7
 8002066:	f85d 7b04 	ldr.w	r7, [sp], #4
 800206a:	4770      	bx	lr
 800206c:	e000ed00 	.word	0xe000ed00

08002070 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002070:	b480      	push	{r7}
 8002072:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002074:	4b04      	ldr	r3, [pc, #16]	@ (8002088 <__NVIC_GetPriorityGrouping+0x18>)
 8002076:	68db      	ldr	r3, [r3, #12]
 8002078:	0a1b      	lsrs	r3, r3, #8
 800207a:	f003 0307 	and.w	r3, r3, #7
}
 800207e:	4618      	mov	r0, r3
 8002080:	46bd      	mov	sp, r7
 8002082:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002086:	4770      	bx	lr
 8002088:	e000ed00 	.word	0xe000ed00

0800208c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800208c:	b480      	push	{r7}
 800208e:	b083      	sub	sp, #12
 8002090:	af00      	add	r7, sp, #0
 8002092:	4603      	mov	r3, r0
 8002094:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002096:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800209a:	2b00      	cmp	r3, #0
 800209c:	db0b      	blt.n	80020b6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800209e:	79fb      	ldrb	r3, [r7, #7]
 80020a0:	f003 021f 	and.w	r2, r3, #31
 80020a4:	4907      	ldr	r1, [pc, #28]	@ (80020c4 <__NVIC_EnableIRQ+0x38>)
 80020a6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80020aa:	095b      	lsrs	r3, r3, #5
 80020ac:	2001      	movs	r0, #1
 80020ae:	fa00 f202 	lsl.w	r2, r0, r2
 80020b2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80020b6:	bf00      	nop
 80020b8:	370c      	adds	r7, #12
 80020ba:	46bd      	mov	sp, r7
 80020bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020c0:	4770      	bx	lr
 80020c2:	bf00      	nop
 80020c4:	e000e100 	.word	0xe000e100

080020c8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80020c8:	b480      	push	{r7}
 80020ca:	b083      	sub	sp, #12
 80020cc:	af00      	add	r7, sp, #0
 80020ce:	4603      	mov	r3, r0
 80020d0:	6039      	str	r1, [r7, #0]
 80020d2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80020d4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80020d8:	2b00      	cmp	r3, #0
 80020da:	db0a      	blt.n	80020f2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80020dc:	683b      	ldr	r3, [r7, #0]
 80020de:	b2da      	uxtb	r2, r3
 80020e0:	490c      	ldr	r1, [pc, #48]	@ (8002114 <__NVIC_SetPriority+0x4c>)
 80020e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80020e6:	0112      	lsls	r2, r2, #4
 80020e8:	b2d2      	uxtb	r2, r2
 80020ea:	440b      	add	r3, r1
 80020ec:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80020f0:	e00a      	b.n	8002108 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80020f2:	683b      	ldr	r3, [r7, #0]
 80020f4:	b2da      	uxtb	r2, r3
 80020f6:	4908      	ldr	r1, [pc, #32]	@ (8002118 <__NVIC_SetPriority+0x50>)
 80020f8:	79fb      	ldrb	r3, [r7, #7]
 80020fa:	f003 030f 	and.w	r3, r3, #15
 80020fe:	3b04      	subs	r3, #4
 8002100:	0112      	lsls	r2, r2, #4
 8002102:	b2d2      	uxtb	r2, r2
 8002104:	440b      	add	r3, r1
 8002106:	761a      	strb	r2, [r3, #24]
}
 8002108:	bf00      	nop
 800210a:	370c      	adds	r7, #12
 800210c:	46bd      	mov	sp, r7
 800210e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002112:	4770      	bx	lr
 8002114:	e000e100 	.word	0xe000e100
 8002118:	e000ed00 	.word	0xe000ed00

0800211c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800211c:	b480      	push	{r7}
 800211e:	b089      	sub	sp, #36	@ 0x24
 8002120:	af00      	add	r7, sp, #0
 8002122:	60f8      	str	r0, [r7, #12]
 8002124:	60b9      	str	r1, [r7, #8]
 8002126:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002128:	68fb      	ldr	r3, [r7, #12]
 800212a:	f003 0307 	and.w	r3, r3, #7
 800212e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002130:	69fb      	ldr	r3, [r7, #28]
 8002132:	f1c3 0307 	rsb	r3, r3, #7
 8002136:	2b04      	cmp	r3, #4
 8002138:	bf28      	it	cs
 800213a:	2304      	movcs	r3, #4
 800213c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800213e:	69fb      	ldr	r3, [r7, #28]
 8002140:	3304      	adds	r3, #4
 8002142:	2b06      	cmp	r3, #6
 8002144:	d902      	bls.n	800214c <NVIC_EncodePriority+0x30>
 8002146:	69fb      	ldr	r3, [r7, #28]
 8002148:	3b03      	subs	r3, #3
 800214a:	e000      	b.n	800214e <NVIC_EncodePriority+0x32>
 800214c:	2300      	movs	r3, #0
 800214e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002150:	f04f 32ff 	mov.w	r2, #4294967295
 8002154:	69bb      	ldr	r3, [r7, #24]
 8002156:	fa02 f303 	lsl.w	r3, r2, r3
 800215a:	43da      	mvns	r2, r3
 800215c:	68bb      	ldr	r3, [r7, #8]
 800215e:	401a      	ands	r2, r3
 8002160:	697b      	ldr	r3, [r7, #20]
 8002162:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002164:	f04f 31ff 	mov.w	r1, #4294967295
 8002168:	697b      	ldr	r3, [r7, #20]
 800216a:	fa01 f303 	lsl.w	r3, r1, r3
 800216e:	43d9      	mvns	r1, r3
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002174:	4313      	orrs	r3, r2
         );
}
 8002176:	4618      	mov	r0, r3
 8002178:	3724      	adds	r7, #36	@ 0x24
 800217a:	46bd      	mov	sp, r7
 800217c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002180:	4770      	bx	lr
	...

08002184 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002184:	b580      	push	{r7, lr}
 8002186:	b082      	sub	sp, #8
 8002188:	af00      	add	r7, sp, #0
 800218a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	3b01      	subs	r3, #1
 8002190:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002194:	d301      	bcc.n	800219a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002196:	2301      	movs	r3, #1
 8002198:	e00f      	b.n	80021ba <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800219a:	4a0a      	ldr	r2, [pc, #40]	@ (80021c4 <SysTick_Config+0x40>)
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	3b01      	subs	r3, #1
 80021a0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80021a2:	210f      	movs	r1, #15
 80021a4:	f04f 30ff 	mov.w	r0, #4294967295
 80021a8:	f7ff ff8e 	bl	80020c8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80021ac:	4b05      	ldr	r3, [pc, #20]	@ (80021c4 <SysTick_Config+0x40>)
 80021ae:	2200      	movs	r2, #0
 80021b0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80021b2:	4b04      	ldr	r3, [pc, #16]	@ (80021c4 <SysTick_Config+0x40>)
 80021b4:	2207      	movs	r2, #7
 80021b6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80021b8:	2300      	movs	r3, #0
}
 80021ba:	4618      	mov	r0, r3
 80021bc:	3708      	adds	r7, #8
 80021be:	46bd      	mov	sp, r7
 80021c0:	bd80      	pop	{r7, pc}
 80021c2:	bf00      	nop
 80021c4:	e000e010 	.word	0xe000e010

080021c8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80021c8:	b580      	push	{r7, lr}
 80021ca:	b082      	sub	sp, #8
 80021cc:	af00      	add	r7, sp, #0
 80021ce:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80021d0:	6878      	ldr	r0, [r7, #4]
 80021d2:	f7ff ff29 	bl	8002028 <__NVIC_SetPriorityGrouping>
}
 80021d6:	bf00      	nop
 80021d8:	3708      	adds	r7, #8
 80021da:	46bd      	mov	sp, r7
 80021dc:	bd80      	pop	{r7, pc}

080021de <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80021de:	b580      	push	{r7, lr}
 80021e0:	b086      	sub	sp, #24
 80021e2:	af00      	add	r7, sp, #0
 80021e4:	4603      	mov	r3, r0
 80021e6:	60b9      	str	r1, [r7, #8]
 80021e8:	607a      	str	r2, [r7, #4]
 80021ea:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80021ec:	2300      	movs	r3, #0
 80021ee:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80021f0:	f7ff ff3e 	bl	8002070 <__NVIC_GetPriorityGrouping>
 80021f4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80021f6:	687a      	ldr	r2, [r7, #4]
 80021f8:	68b9      	ldr	r1, [r7, #8]
 80021fa:	6978      	ldr	r0, [r7, #20]
 80021fc:	f7ff ff8e 	bl	800211c <NVIC_EncodePriority>
 8002200:	4602      	mov	r2, r0
 8002202:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002206:	4611      	mov	r1, r2
 8002208:	4618      	mov	r0, r3
 800220a:	f7ff ff5d 	bl	80020c8 <__NVIC_SetPriority>
}
 800220e:	bf00      	nop
 8002210:	3718      	adds	r7, #24
 8002212:	46bd      	mov	sp, r7
 8002214:	bd80      	pop	{r7, pc}

08002216 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002216:	b580      	push	{r7, lr}
 8002218:	b082      	sub	sp, #8
 800221a:	af00      	add	r7, sp, #0
 800221c:	4603      	mov	r3, r0
 800221e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002220:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002224:	4618      	mov	r0, r3
 8002226:	f7ff ff31 	bl	800208c <__NVIC_EnableIRQ>
}
 800222a:	bf00      	nop
 800222c:	3708      	adds	r7, #8
 800222e:	46bd      	mov	sp, r7
 8002230:	bd80      	pop	{r7, pc}

08002232 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002232:	b580      	push	{r7, lr}
 8002234:	b082      	sub	sp, #8
 8002236:	af00      	add	r7, sp, #0
 8002238:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800223a:	6878      	ldr	r0, [r7, #4]
 800223c:	f7ff ffa2 	bl	8002184 <SysTick_Config>
 8002240:	4603      	mov	r3, r0
}
 8002242:	4618      	mov	r0, r3
 8002244:	3708      	adds	r7, #8
 8002246:	46bd      	mov	sp, r7
 8002248:	bd80      	pop	{r7, pc}
	...

0800224c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800224c:	b480      	push	{r7}
 800224e:	b089      	sub	sp, #36	@ 0x24
 8002250:	af00      	add	r7, sp, #0
 8002252:	6078      	str	r0, [r7, #4]
 8002254:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002256:	2300      	movs	r3, #0
 8002258:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800225a:	2300      	movs	r3, #0
 800225c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800225e:	2300      	movs	r3, #0
 8002260:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002262:	2300      	movs	r3, #0
 8002264:	61fb      	str	r3, [r7, #28]
 8002266:	e159      	b.n	800251c <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002268:	2201      	movs	r2, #1
 800226a:	69fb      	ldr	r3, [r7, #28]
 800226c:	fa02 f303 	lsl.w	r3, r2, r3
 8002270:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002272:	683b      	ldr	r3, [r7, #0]
 8002274:	681b      	ldr	r3, [r3, #0]
 8002276:	697a      	ldr	r2, [r7, #20]
 8002278:	4013      	ands	r3, r2
 800227a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800227c:	693a      	ldr	r2, [r7, #16]
 800227e:	697b      	ldr	r3, [r7, #20]
 8002280:	429a      	cmp	r2, r3
 8002282:	f040 8148 	bne.w	8002516 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002286:	683b      	ldr	r3, [r7, #0]
 8002288:	685b      	ldr	r3, [r3, #4]
 800228a:	f003 0303 	and.w	r3, r3, #3
 800228e:	2b01      	cmp	r3, #1
 8002290:	d005      	beq.n	800229e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002292:	683b      	ldr	r3, [r7, #0]
 8002294:	685b      	ldr	r3, [r3, #4]
 8002296:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800229a:	2b02      	cmp	r3, #2
 800229c:	d130      	bne.n	8002300 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	689b      	ldr	r3, [r3, #8]
 80022a2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80022a4:	69fb      	ldr	r3, [r7, #28]
 80022a6:	005b      	lsls	r3, r3, #1
 80022a8:	2203      	movs	r2, #3
 80022aa:	fa02 f303 	lsl.w	r3, r2, r3
 80022ae:	43db      	mvns	r3, r3
 80022b0:	69ba      	ldr	r2, [r7, #24]
 80022b2:	4013      	ands	r3, r2
 80022b4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80022b6:	683b      	ldr	r3, [r7, #0]
 80022b8:	68da      	ldr	r2, [r3, #12]
 80022ba:	69fb      	ldr	r3, [r7, #28]
 80022bc:	005b      	lsls	r3, r3, #1
 80022be:	fa02 f303 	lsl.w	r3, r2, r3
 80022c2:	69ba      	ldr	r2, [r7, #24]
 80022c4:	4313      	orrs	r3, r2
 80022c6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	69ba      	ldr	r2, [r7, #24]
 80022cc:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	685b      	ldr	r3, [r3, #4]
 80022d2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80022d4:	2201      	movs	r2, #1
 80022d6:	69fb      	ldr	r3, [r7, #28]
 80022d8:	fa02 f303 	lsl.w	r3, r2, r3
 80022dc:	43db      	mvns	r3, r3
 80022de:	69ba      	ldr	r2, [r7, #24]
 80022e0:	4013      	ands	r3, r2
 80022e2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80022e4:	683b      	ldr	r3, [r7, #0]
 80022e6:	685b      	ldr	r3, [r3, #4]
 80022e8:	091b      	lsrs	r3, r3, #4
 80022ea:	f003 0201 	and.w	r2, r3, #1
 80022ee:	69fb      	ldr	r3, [r7, #28]
 80022f0:	fa02 f303 	lsl.w	r3, r2, r3
 80022f4:	69ba      	ldr	r2, [r7, #24]
 80022f6:	4313      	orrs	r3, r2
 80022f8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	69ba      	ldr	r2, [r7, #24]
 80022fe:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002300:	683b      	ldr	r3, [r7, #0]
 8002302:	685b      	ldr	r3, [r3, #4]
 8002304:	f003 0303 	and.w	r3, r3, #3
 8002308:	2b03      	cmp	r3, #3
 800230a:	d017      	beq.n	800233c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	68db      	ldr	r3, [r3, #12]
 8002310:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002312:	69fb      	ldr	r3, [r7, #28]
 8002314:	005b      	lsls	r3, r3, #1
 8002316:	2203      	movs	r2, #3
 8002318:	fa02 f303 	lsl.w	r3, r2, r3
 800231c:	43db      	mvns	r3, r3
 800231e:	69ba      	ldr	r2, [r7, #24]
 8002320:	4013      	ands	r3, r2
 8002322:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002324:	683b      	ldr	r3, [r7, #0]
 8002326:	689a      	ldr	r2, [r3, #8]
 8002328:	69fb      	ldr	r3, [r7, #28]
 800232a:	005b      	lsls	r3, r3, #1
 800232c:	fa02 f303 	lsl.w	r3, r2, r3
 8002330:	69ba      	ldr	r2, [r7, #24]
 8002332:	4313      	orrs	r3, r2
 8002334:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	69ba      	ldr	r2, [r7, #24]
 800233a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800233c:	683b      	ldr	r3, [r7, #0]
 800233e:	685b      	ldr	r3, [r3, #4]
 8002340:	f003 0303 	and.w	r3, r3, #3
 8002344:	2b02      	cmp	r3, #2
 8002346:	d123      	bne.n	8002390 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002348:	69fb      	ldr	r3, [r7, #28]
 800234a:	08da      	lsrs	r2, r3, #3
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	3208      	adds	r2, #8
 8002350:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002354:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002356:	69fb      	ldr	r3, [r7, #28]
 8002358:	f003 0307 	and.w	r3, r3, #7
 800235c:	009b      	lsls	r3, r3, #2
 800235e:	220f      	movs	r2, #15
 8002360:	fa02 f303 	lsl.w	r3, r2, r3
 8002364:	43db      	mvns	r3, r3
 8002366:	69ba      	ldr	r2, [r7, #24]
 8002368:	4013      	ands	r3, r2
 800236a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800236c:	683b      	ldr	r3, [r7, #0]
 800236e:	691a      	ldr	r2, [r3, #16]
 8002370:	69fb      	ldr	r3, [r7, #28]
 8002372:	f003 0307 	and.w	r3, r3, #7
 8002376:	009b      	lsls	r3, r3, #2
 8002378:	fa02 f303 	lsl.w	r3, r2, r3
 800237c:	69ba      	ldr	r2, [r7, #24]
 800237e:	4313      	orrs	r3, r2
 8002380:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002382:	69fb      	ldr	r3, [r7, #28]
 8002384:	08da      	lsrs	r2, r3, #3
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	3208      	adds	r2, #8
 800238a:	69b9      	ldr	r1, [r7, #24]
 800238c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	681b      	ldr	r3, [r3, #0]
 8002394:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002396:	69fb      	ldr	r3, [r7, #28]
 8002398:	005b      	lsls	r3, r3, #1
 800239a:	2203      	movs	r2, #3
 800239c:	fa02 f303 	lsl.w	r3, r2, r3
 80023a0:	43db      	mvns	r3, r3
 80023a2:	69ba      	ldr	r2, [r7, #24]
 80023a4:	4013      	ands	r3, r2
 80023a6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80023a8:	683b      	ldr	r3, [r7, #0]
 80023aa:	685b      	ldr	r3, [r3, #4]
 80023ac:	f003 0203 	and.w	r2, r3, #3
 80023b0:	69fb      	ldr	r3, [r7, #28]
 80023b2:	005b      	lsls	r3, r3, #1
 80023b4:	fa02 f303 	lsl.w	r3, r2, r3
 80023b8:	69ba      	ldr	r2, [r7, #24]
 80023ba:	4313      	orrs	r3, r2
 80023bc:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	69ba      	ldr	r2, [r7, #24]
 80023c2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80023c4:	683b      	ldr	r3, [r7, #0]
 80023c6:	685b      	ldr	r3, [r3, #4]
 80023c8:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80023cc:	2b00      	cmp	r3, #0
 80023ce:	f000 80a2 	beq.w	8002516 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80023d2:	2300      	movs	r3, #0
 80023d4:	60fb      	str	r3, [r7, #12]
 80023d6:	4b57      	ldr	r3, [pc, #348]	@ (8002534 <HAL_GPIO_Init+0x2e8>)
 80023d8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80023da:	4a56      	ldr	r2, [pc, #344]	@ (8002534 <HAL_GPIO_Init+0x2e8>)
 80023dc:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80023e0:	6453      	str	r3, [r2, #68]	@ 0x44
 80023e2:	4b54      	ldr	r3, [pc, #336]	@ (8002534 <HAL_GPIO_Init+0x2e8>)
 80023e4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80023e6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80023ea:	60fb      	str	r3, [r7, #12]
 80023ec:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80023ee:	4a52      	ldr	r2, [pc, #328]	@ (8002538 <HAL_GPIO_Init+0x2ec>)
 80023f0:	69fb      	ldr	r3, [r7, #28]
 80023f2:	089b      	lsrs	r3, r3, #2
 80023f4:	3302      	adds	r3, #2
 80023f6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80023fa:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80023fc:	69fb      	ldr	r3, [r7, #28]
 80023fe:	f003 0303 	and.w	r3, r3, #3
 8002402:	009b      	lsls	r3, r3, #2
 8002404:	220f      	movs	r2, #15
 8002406:	fa02 f303 	lsl.w	r3, r2, r3
 800240a:	43db      	mvns	r3, r3
 800240c:	69ba      	ldr	r2, [r7, #24]
 800240e:	4013      	ands	r3, r2
 8002410:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	4a49      	ldr	r2, [pc, #292]	@ (800253c <HAL_GPIO_Init+0x2f0>)
 8002416:	4293      	cmp	r3, r2
 8002418:	d019      	beq.n	800244e <HAL_GPIO_Init+0x202>
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	4a48      	ldr	r2, [pc, #288]	@ (8002540 <HAL_GPIO_Init+0x2f4>)
 800241e:	4293      	cmp	r3, r2
 8002420:	d013      	beq.n	800244a <HAL_GPIO_Init+0x1fe>
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	4a47      	ldr	r2, [pc, #284]	@ (8002544 <HAL_GPIO_Init+0x2f8>)
 8002426:	4293      	cmp	r3, r2
 8002428:	d00d      	beq.n	8002446 <HAL_GPIO_Init+0x1fa>
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	4a46      	ldr	r2, [pc, #280]	@ (8002548 <HAL_GPIO_Init+0x2fc>)
 800242e:	4293      	cmp	r3, r2
 8002430:	d007      	beq.n	8002442 <HAL_GPIO_Init+0x1f6>
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	4a45      	ldr	r2, [pc, #276]	@ (800254c <HAL_GPIO_Init+0x300>)
 8002436:	4293      	cmp	r3, r2
 8002438:	d101      	bne.n	800243e <HAL_GPIO_Init+0x1f2>
 800243a:	2304      	movs	r3, #4
 800243c:	e008      	b.n	8002450 <HAL_GPIO_Init+0x204>
 800243e:	2307      	movs	r3, #7
 8002440:	e006      	b.n	8002450 <HAL_GPIO_Init+0x204>
 8002442:	2303      	movs	r3, #3
 8002444:	e004      	b.n	8002450 <HAL_GPIO_Init+0x204>
 8002446:	2302      	movs	r3, #2
 8002448:	e002      	b.n	8002450 <HAL_GPIO_Init+0x204>
 800244a:	2301      	movs	r3, #1
 800244c:	e000      	b.n	8002450 <HAL_GPIO_Init+0x204>
 800244e:	2300      	movs	r3, #0
 8002450:	69fa      	ldr	r2, [r7, #28]
 8002452:	f002 0203 	and.w	r2, r2, #3
 8002456:	0092      	lsls	r2, r2, #2
 8002458:	4093      	lsls	r3, r2
 800245a:	69ba      	ldr	r2, [r7, #24]
 800245c:	4313      	orrs	r3, r2
 800245e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002460:	4935      	ldr	r1, [pc, #212]	@ (8002538 <HAL_GPIO_Init+0x2ec>)
 8002462:	69fb      	ldr	r3, [r7, #28]
 8002464:	089b      	lsrs	r3, r3, #2
 8002466:	3302      	adds	r3, #2
 8002468:	69ba      	ldr	r2, [r7, #24]
 800246a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800246e:	4b38      	ldr	r3, [pc, #224]	@ (8002550 <HAL_GPIO_Init+0x304>)
 8002470:	689b      	ldr	r3, [r3, #8]
 8002472:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002474:	693b      	ldr	r3, [r7, #16]
 8002476:	43db      	mvns	r3, r3
 8002478:	69ba      	ldr	r2, [r7, #24]
 800247a:	4013      	ands	r3, r2
 800247c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800247e:	683b      	ldr	r3, [r7, #0]
 8002480:	685b      	ldr	r3, [r3, #4]
 8002482:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002486:	2b00      	cmp	r3, #0
 8002488:	d003      	beq.n	8002492 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 800248a:	69ba      	ldr	r2, [r7, #24]
 800248c:	693b      	ldr	r3, [r7, #16]
 800248e:	4313      	orrs	r3, r2
 8002490:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002492:	4a2f      	ldr	r2, [pc, #188]	@ (8002550 <HAL_GPIO_Init+0x304>)
 8002494:	69bb      	ldr	r3, [r7, #24]
 8002496:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002498:	4b2d      	ldr	r3, [pc, #180]	@ (8002550 <HAL_GPIO_Init+0x304>)
 800249a:	68db      	ldr	r3, [r3, #12]
 800249c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800249e:	693b      	ldr	r3, [r7, #16]
 80024a0:	43db      	mvns	r3, r3
 80024a2:	69ba      	ldr	r2, [r7, #24]
 80024a4:	4013      	ands	r3, r2
 80024a6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80024a8:	683b      	ldr	r3, [r7, #0]
 80024aa:	685b      	ldr	r3, [r3, #4]
 80024ac:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80024b0:	2b00      	cmp	r3, #0
 80024b2:	d003      	beq.n	80024bc <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 80024b4:	69ba      	ldr	r2, [r7, #24]
 80024b6:	693b      	ldr	r3, [r7, #16]
 80024b8:	4313      	orrs	r3, r2
 80024ba:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80024bc:	4a24      	ldr	r2, [pc, #144]	@ (8002550 <HAL_GPIO_Init+0x304>)
 80024be:	69bb      	ldr	r3, [r7, #24]
 80024c0:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80024c2:	4b23      	ldr	r3, [pc, #140]	@ (8002550 <HAL_GPIO_Init+0x304>)
 80024c4:	685b      	ldr	r3, [r3, #4]
 80024c6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80024c8:	693b      	ldr	r3, [r7, #16]
 80024ca:	43db      	mvns	r3, r3
 80024cc:	69ba      	ldr	r2, [r7, #24]
 80024ce:	4013      	ands	r3, r2
 80024d0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80024d2:	683b      	ldr	r3, [r7, #0]
 80024d4:	685b      	ldr	r3, [r3, #4]
 80024d6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80024da:	2b00      	cmp	r3, #0
 80024dc:	d003      	beq.n	80024e6 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 80024de:	69ba      	ldr	r2, [r7, #24]
 80024e0:	693b      	ldr	r3, [r7, #16]
 80024e2:	4313      	orrs	r3, r2
 80024e4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80024e6:	4a1a      	ldr	r2, [pc, #104]	@ (8002550 <HAL_GPIO_Init+0x304>)
 80024e8:	69bb      	ldr	r3, [r7, #24]
 80024ea:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80024ec:	4b18      	ldr	r3, [pc, #96]	@ (8002550 <HAL_GPIO_Init+0x304>)
 80024ee:	681b      	ldr	r3, [r3, #0]
 80024f0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80024f2:	693b      	ldr	r3, [r7, #16]
 80024f4:	43db      	mvns	r3, r3
 80024f6:	69ba      	ldr	r2, [r7, #24]
 80024f8:	4013      	ands	r3, r2
 80024fa:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80024fc:	683b      	ldr	r3, [r7, #0]
 80024fe:	685b      	ldr	r3, [r3, #4]
 8002500:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002504:	2b00      	cmp	r3, #0
 8002506:	d003      	beq.n	8002510 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8002508:	69ba      	ldr	r2, [r7, #24]
 800250a:	693b      	ldr	r3, [r7, #16]
 800250c:	4313      	orrs	r3, r2
 800250e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002510:	4a0f      	ldr	r2, [pc, #60]	@ (8002550 <HAL_GPIO_Init+0x304>)
 8002512:	69bb      	ldr	r3, [r7, #24]
 8002514:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002516:	69fb      	ldr	r3, [r7, #28]
 8002518:	3301      	adds	r3, #1
 800251a:	61fb      	str	r3, [r7, #28]
 800251c:	69fb      	ldr	r3, [r7, #28]
 800251e:	2b0f      	cmp	r3, #15
 8002520:	f67f aea2 	bls.w	8002268 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002524:	bf00      	nop
 8002526:	bf00      	nop
 8002528:	3724      	adds	r7, #36	@ 0x24
 800252a:	46bd      	mov	sp, r7
 800252c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002530:	4770      	bx	lr
 8002532:	bf00      	nop
 8002534:	40023800 	.word	0x40023800
 8002538:	40013800 	.word	0x40013800
 800253c:	40020000 	.word	0x40020000
 8002540:	40020400 	.word	0x40020400
 8002544:	40020800 	.word	0x40020800
 8002548:	40020c00 	.word	0x40020c00
 800254c:	40021000 	.word	0x40021000
 8002550:	40013c00 	.word	0x40013c00

08002554 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002554:	b580      	push	{r7, lr}
 8002556:	b082      	sub	sp, #8
 8002558:	af00      	add	r7, sp, #0
 800255a:	4603      	mov	r3, r0
 800255c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 800255e:	4b08      	ldr	r3, [pc, #32]	@ (8002580 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002560:	695a      	ldr	r2, [r3, #20]
 8002562:	88fb      	ldrh	r3, [r7, #6]
 8002564:	4013      	ands	r3, r2
 8002566:	2b00      	cmp	r3, #0
 8002568:	d006      	beq.n	8002578 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800256a:	4a05      	ldr	r2, [pc, #20]	@ (8002580 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800256c:	88fb      	ldrh	r3, [r7, #6]
 800256e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002570:	88fb      	ldrh	r3, [r7, #6]
 8002572:	4618      	mov	r0, r3
 8002574:	f7fe fe26 	bl	80011c4 <HAL_GPIO_EXTI_Callback>
  }
}
 8002578:	bf00      	nop
 800257a:	3708      	adds	r7, #8
 800257c:	46bd      	mov	sp, r7
 800257e:	bd80      	pop	{r7, pc}
 8002580:	40013c00 	.word	0x40013c00

08002584 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002584:	b580      	push	{r7, lr}
 8002586:	b084      	sub	sp, #16
 8002588:	af00      	add	r7, sp, #0
 800258a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	2b00      	cmp	r3, #0
 8002590:	d101      	bne.n	8002596 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002592:	2301      	movs	r3, #1
 8002594:	e12b      	b.n	80027ee <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800259c:	b2db      	uxtb	r3, r3
 800259e:	2b00      	cmp	r3, #0
 80025a0:	d106      	bne.n	80025b0 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	2200      	movs	r2, #0
 80025a6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80025aa:	6878      	ldr	r0, [r7, #4]
 80025ac:	f7ff fafa 	bl	8001ba4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	2224      	movs	r2, #36	@ 0x24
 80025b4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	681b      	ldr	r3, [r3, #0]
 80025bc:	681a      	ldr	r2, [r3, #0]
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	681b      	ldr	r3, [r3, #0]
 80025c2:	f022 0201 	bic.w	r2, r2, #1
 80025c6:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	681b      	ldr	r3, [r3, #0]
 80025cc:	681a      	ldr	r2, [r3, #0]
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	681b      	ldr	r3, [r3, #0]
 80025d2:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80025d6:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	681b      	ldr	r3, [r3, #0]
 80025dc:	681a      	ldr	r2, [r3, #0]
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	681b      	ldr	r3, [r3, #0]
 80025e2:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80025e6:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80025e8:	f001 fc20 	bl	8003e2c <HAL_RCC_GetPCLK1Freq>
 80025ec:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	685b      	ldr	r3, [r3, #4]
 80025f2:	4a81      	ldr	r2, [pc, #516]	@ (80027f8 <HAL_I2C_Init+0x274>)
 80025f4:	4293      	cmp	r3, r2
 80025f6:	d807      	bhi.n	8002608 <HAL_I2C_Init+0x84>
 80025f8:	68fb      	ldr	r3, [r7, #12]
 80025fa:	4a80      	ldr	r2, [pc, #512]	@ (80027fc <HAL_I2C_Init+0x278>)
 80025fc:	4293      	cmp	r3, r2
 80025fe:	bf94      	ite	ls
 8002600:	2301      	movls	r3, #1
 8002602:	2300      	movhi	r3, #0
 8002604:	b2db      	uxtb	r3, r3
 8002606:	e006      	b.n	8002616 <HAL_I2C_Init+0x92>
 8002608:	68fb      	ldr	r3, [r7, #12]
 800260a:	4a7d      	ldr	r2, [pc, #500]	@ (8002800 <HAL_I2C_Init+0x27c>)
 800260c:	4293      	cmp	r3, r2
 800260e:	bf94      	ite	ls
 8002610:	2301      	movls	r3, #1
 8002612:	2300      	movhi	r3, #0
 8002614:	b2db      	uxtb	r3, r3
 8002616:	2b00      	cmp	r3, #0
 8002618:	d001      	beq.n	800261e <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800261a:	2301      	movs	r3, #1
 800261c:	e0e7      	b.n	80027ee <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800261e:	68fb      	ldr	r3, [r7, #12]
 8002620:	4a78      	ldr	r2, [pc, #480]	@ (8002804 <HAL_I2C_Init+0x280>)
 8002622:	fba2 2303 	umull	r2, r3, r2, r3
 8002626:	0c9b      	lsrs	r3, r3, #18
 8002628:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	681b      	ldr	r3, [r3, #0]
 800262e:	685b      	ldr	r3, [r3, #4]
 8002630:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	681b      	ldr	r3, [r3, #0]
 8002638:	68ba      	ldr	r2, [r7, #8]
 800263a:	430a      	orrs	r2, r1
 800263c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	681b      	ldr	r3, [r3, #0]
 8002642:	6a1b      	ldr	r3, [r3, #32]
 8002644:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	685b      	ldr	r3, [r3, #4]
 800264c:	4a6a      	ldr	r2, [pc, #424]	@ (80027f8 <HAL_I2C_Init+0x274>)
 800264e:	4293      	cmp	r3, r2
 8002650:	d802      	bhi.n	8002658 <HAL_I2C_Init+0xd4>
 8002652:	68bb      	ldr	r3, [r7, #8]
 8002654:	3301      	adds	r3, #1
 8002656:	e009      	b.n	800266c <HAL_I2C_Init+0xe8>
 8002658:	68bb      	ldr	r3, [r7, #8]
 800265a:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 800265e:	fb02 f303 	mul.w	r3, r2, r3
 8002662:	4a69      	ldr	r2, [pc, #420]	@ (8002808 <HAL_I2C_Init+0x284>)
 8002664:	fba2 2303 	umull	r2, r3, r2, r3
 8002668:	099b      	lsrs	r3, r3, #6
 800266a:	3301      	adds	r3, #1
 800266c:	687a      	ldr	r2, [r7, #4]
 800266e:	6812      	ldr	r2, [r2, #0]
 8002670:	430b      	orrs	r3, r1
 8002672:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	681b      	ldr	r3, [r3, #0]
 8002678:	69db      	ldr	r3, [r3, #28]
 800267a:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 800267e:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	685b      	ldr	r3, [r3, #4]
 8002686:	495c      	ldr	r1, [pc, #368]	@ (80027f8 <HAL_I2C_Init+0x274>)
 8002688:	428b      	cmp	r3, r1
 800268a:	d819      	bhi.n	80026c0 <HAL_I2C_Init+0x13c>
 800268c:	68fb      	ldr	r3, [r7, #12]
 800268e:	1e59      	subs	r1, r3, #1
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	685b      	ldr	r3, [r3, #4]
 8002694:	005b      	lsls	r3, r3, #1
 8002696:	fbb1 f3f3 	udiv	r3, r1, r3
 800269a:	1c59      	adds	r1, r3, #1
 800269c:	f640 73fc 	movw	r3, #4092	@ 0xffc
 80026a0:	400b      	ands	r3, r1
 80026a2:	2b00      	cmp	r3, #0
 80026a4:	d00a      	beq.n	80026bc <HAL_I2C_Init+0x138>
 80026a6:	68fb      	ldr	r3, [r7, #12]
 80026a8:	1e59      	subs	r1, r3, #1
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	685b      	ldr	r3, [r3, #4]
 80026ae:	005b      	lsls	r3, r3, #1
 80026b0:	fbb1 f3f3 	udiv	r3, r1, r3
 80026b4:	3301      	adds	r3, #1
 80026b6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80026ba:	e051      	b.n	8002760 <HAL_I2C_Init+0x1dc>
 80026bc:	2304      	movs	r3, #4
 80026be:	e04f      	b.n	8002760 <HAL_I2C_Init+0x1dc>
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	689b      	ldr	r3, [r3, #8]
 80026c4:	2b00      	cmp	r3, #0
 80026c6:	d111      	bne.n	80026ec <HAL_I2C_Init+0x168>
 80026c8:	68fb      	ldr	r3, [r7, #12]
 80026ca:	1e58      	subs	r0, r3, #1
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	6859      	ldr	r1, [r3, #4]
 80026d0:	460b      	mov	r3, r1
 80026d2:	005b      	lsls	r3, r3, #1
 80026d4:	440b      	add	r3, r1
 80026d6:	fbb0 f3f3 	udiv	r3, r0, r3
 80026da:	3301      	adds	r3, #1
 80026dc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80026e0:	2b00      	cmp	r3, #0
 80026e2:	bf0c      	ite	eq
 80026e4:	2301      	moveq	r3, #1
 80026e6:	2300      	movne	r3, #0
 80026e8:	b2db      	uxtb	r3, r3
 80026ea:	e012      	b.n	8002712 <HAL_I2C_Init+0x18e>
 80026ec:	68fb      	ldr	r3, [r7, #12]
 80026ee:	1e58      	subs	r0, r3, #1
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	6859      	ldr	r1, [r3, #4]
 80026f4:	460b      	mov	r3, r1
 80026f6:	009b      	lsls	r3, r3, #2
 80026f8:	440b      	add	r3, r1
 80026fa:	0099      	lsls	r1, r3, #2
 80026fc:	440b      	add	r3, r1
 80026fe:	fbb0 f3f3 	udiv	r3, r0, r3
 8002702:	3301      	adds	r3, #1
 8002704:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002708:	2b00      	cmp	r3, #0
 800270a:	bf0c      	ite	eq
 800270c:	2301      	moveq	r3, #1
 800270e:	2300      	movne	r3, #0
 8002710:	b2db      	uxtb	r3, r3
 8002712:	2b00      	cmp	r3, #0
 8002714:	d001      	beq.n	800271a <HAL_I2C_Init+0x196>
 8002716:	2301      	movs	r3, #1
 8002718:	e022      	b.n	8002760 <HAL_I2C_Init+0x1dc>
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	689b      	ldr	r3, [r3, #8]
 800271e:	2b00      	cmp	r3, #0
 8002720:	d10e      	bne.n	8002740 <HAL_I2C_Init+0x1bc>
 8002722:	68fb      	ldr	r3, [r7, #12]
 8002724:	1e58      	subs	r0, r3, #1
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	6859      	ldr	r1, [r3, #4]
 800272a:	460b      	mov	r3, r1
 800272c:	005b      	lsls	r3, r3, #1
 800272e:	440b      	add	r3, r1
 8002730:	fbb0 f3f3 	udiv	r3, r0, r3
 8002734:	3301      	adds	r3, #1
 8002736:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800273a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800273e:	e00f      	b.n	8002760 <HAL_I2C_Init+0x1dc>
 8002740:	68fb      	ldr	r3, [r7, #12]
 8002742:	1e58      	subs	r0, r3, #1
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	6859      	ldr	r1, [r3, #4]
 8002748:	460b      	mov	r3, r1
 800274a:	009b      	lsls	r3, r3, #2
 800274c:	440b      	add	r3, r1
 800274e:	0099      	lsls	r1, r3, #2
 8002750:	440b      	add	r3, r1
 8002752:	fbb0 f3f3 	udiv	r3, r0, r3
 8002756:	3301      	adds	r3, #1
 8002758:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800275c:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8002760:	6879      	ldr	r1, [r7, #4]
 8002762:	6809      	ldr	r1, [r1, #0]
 8002764:	4313      	orrs	r3, r2
 8002766:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	681b      	ldr	r3, [r3, #0]
 800276e:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	69da      	ldr	r2, [r3, #28]
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	6a1b      	ldr	r3, [r3, #32]
 800277a:	431a      	orrs	r2, r3
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	430a      	orrs	r2, r1
 8002782:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	681b      	ldr	r3, [r3, #0]
 8002788:	689b      	ldr	r3, [r3, #8]
 800278a:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 800278e:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8002792:	687a      	ldr	r2, [r7, #4]
 8002794:	6911      	ldr	r1, [r2, #16]
 8002796:	687a      	ldr	r2, [r7, #4]
 8002798:	68d2      	ldr	r2, [r2, #12]
 800279a:	4311      	orrs	r1, r2
 800279c:	687a      	ldr	r2, [r7, #4]
 800279e:	6812      	ldr	r2, [r2, #0]
 80027a0:	430b      	orrs	r3, r1
 80027a2:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	681b      	ldr	r3, [r3, #0]
 80027a8:	68db      	ldr	r3, [r3, #12]
 80027aa:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	695a      	ldr	r2, [r3, #20]
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	699b      	ldr	r3, [r3, #24]
 80027b6:	431a      	orrs	r2, r3
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	681b      	ldr	r3, [r3, #0]
 80027bc:	430a      	orrs	r2, r1
 80027be:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	681a      	ldr	r2, [r3, #0]
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	681b      	ldr	r3, [r3, #0]
 80027ca:	f042 0201 	orr.w	r2, r2, #1
 80027ce:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	2200      	movs	r2, #0
 80027d4:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	2220      	movs	r2, #32
 80027da:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	2200      	movs	r2, #0
 80027e2:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	2200      	movs	r2, #0
 80027e8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 80027ec:	2300      	movs	r3, #0
}
 80027ee:	4618      	mov	r0, r3
 80027f0:	3710      	adds	r7, #16
 80027f2:	46bd      	mov	sp, r7
 80027f4:	bd80      	pop	{r7, pc}
 80027f6:	bf00      	nop
 80027f8:	000186a0 	.word	0x000186a0
 80027fc:	001e847f 	.word	0x001e847f
 8002800:	003d08ff 	.word	0x003d08ff
 8002804:	431bde83 	.word	0x431bde83
 8002808:	10624dd3 	.word	0x10624dd3

0800280c <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800280c:	b580      	push	{r7, lr}
 800280e:	b088      	sub	sp, #32
 8002810:	af02      	add	r7, sp, #8
 8002812:	60f8      	str	r0, [r7, #12]
 8002814:	4608      	mov	r0, r1
 8002816:	4611      	mov	r1, r2
 8002818:	461a      	mov	r2, r3
 800281a:	4603      	mov	r3, r0
 800281c:	817b      	strh	r3, [r7, #10]
 800281e:	460b      	mov	r3, r1
 8002820:	813b      	strh	r3, [r7, #8]
 8002822:	4613      	mov	r3, r2
 8002824:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002826:	f7ff fbcf 	bl	8001fc8 <HAL_GetTick>
 800282a:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800282c:	68fb      	ldr	r3, [r7, #12]
 800282e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002832:	b2db      	uxtb	r3, r3
 8002834:	2b20      	cmp	r3, #32
 8002836:	f040 80d9 	bne.w	80029ec <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800283a:	697b      	ldr	r3, [r7, #20]
 800283c:	9300      	str	r3, [sp, #0]
 800283e:	2319      	movs	r3, #25
 8002840:	2201      	movs	r2, #1
 8002842:	496d      	ldr	r1, [pc, #436]	@ (80029f8 <HAL_I2C_Mem_Write+0x1ec>)
 8002844:	68f8      	ldr	r0, [r7, #12]
 8002846:	f000 fc8b 	bl	8003160 <I2C_WaitOnFlagUntilTimeout>
 800284a:	4603      	mov	r3, r0
 800284c:	2b00      	cmp	r3, #0
 800284e:	d001      	beq.n	8002854 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8002850:	2302      	movs	r3, #2
 8002852:	e0cc      	b.n	80029ee <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002854:	68fb      	ldr	r3, [r7, #12]
 8002856:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800285a:	2b01      	cmp	r3, #1
 800285c:	d101      	bne.n	8002862 <HAL_I2C_Mem_Write+0x56>
 800285e:	2302      	movs	r3, #2
 8002860:	e0c5      	b.n	80029ee <HAL_I2C_Mem_Write+0x1e2>
 8002862:	68fb      	ldr	r3, [r7, #12]
 8002864:	2201      	movs	r2, #1
 8002866:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800286a:	68fb      	ldr	r3, [r7, #12]
 800286c:	681b      	ldr	r3, [r3, #0]
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	f003 0301 	and.w	r3, r3, #1
 8002874:	2b01      	cmp	r3, #1
 8002876:	d007      	beq.n	8002888 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002878:	68fb      	ldr	r3, [r7, #12]
 800287a:	681b      	ldr	r3, [r3, #0]
 800287c:	681a      	ldr	r2, [r3, #0]
 800287e:	68fb      	ldr	r3, [r7, #12]
 8002880:	681b      	ldr	r3, [r3, #0]
 8002882:	f042 0201 	orr.w	r2, r2, #1
 8002886:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002888:	68fb      	ldr	r3, [r7, #12]
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	681a      	ldr	r2, [r3, #0]
 800288e:	68fb      	ldr	r3, [r7, #12]
 8002890:	681b      	ldr	r3, [r3, #0]
 8002892:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002896:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8002898:	68fb      	ldr	r3, [r7, #12]
 800289a:	2221      	movs	r2, #33	@ 0x21
 800289c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80028a0:	68fb      	ldr	r3, [r7, #12]
 80028a2:	2240      	movs	r2, #64	@ 0x40
 80028a4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80028a8:	68fb      	ldr	r3, [r7, #12]
 80028aa:	2200      	movs	r2, #0
 80028ac:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80028ae:	68fb      	ldr	r3, [r7, #12]
 80028b0:	6a3a      	ldr	r2, [r7, #32]
 80028b2:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80028b4:	68fb      	ldr	r3, [r7, #12]
 80028b6:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80028b8:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80028ba:	68fb      	ldr	r3, [r7, #12]
 80028bc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80028be:	b29a      	uxth	r2, r3
 80028c0:	68fb      	ldr	r3, [r7, #12]
 80028c2:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80028c4:	68fb      	ldr	r3, [r7, #12]
 80028c6:	4a4d      	ldr	r2, [pc, #308]	@ (80029fc <HAL_I2C_Mem_Write+0x1f0>)
 80028c8:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80028ca:	88f8      	ldrh	r0, [r7, #6]
 80028cc:	893a      	ldrh	r2, [r7, #8]
 80028ce:	8979      	ldrh	r1, [r7, #10]
 80028d0:	697b      	ldr	r3, [r7, #20]
 80028d2:	9301      	str	r3, [sp, #4]
 80028d4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80028d6:	9300      	str	r3, [sp, #0]
 80028d8:	4603      	mov	r3, r0
 80028da:	68f8      	ldr	r0, [r7, #12]
 80028dc:	f000 fac2 	bl	8002e64 <I2C_RequestMemoryWrite>
 80028e0:	4603      	mov	r3, r0
 80028e2:	2b00      	cmp	r3, #0
 80028e4:	d052      	beq.n	800298c <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 80028e6:	2301      	movs	r3, #1
 80028e8:	e081      	b.n	80029ee <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80028ea:	697a      	ldr	r2, [r7, #20]
 80028ec:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80028ee:	68f8      	ldr	r0, [r7, #12]
 80028f0:	f000 fd50 	bl	8003394 <I2C_WaitOnTXEFlagUntilTimeout>
 80028f4:	4603      	mov	r3, r0
 80028f6:	2b00      	cmp	r3, #0
 80028f8:	d00d      	beq.n	8002916 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80028fa:	68fb      	ldr	r3, [r7, #12]
 80028fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80028fe:	2b04      	cmp	r3, #4
 8002900:	d107      	bne.n	8002912 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002902:	68fb      	ldr	r3, [r7, #12]
 8002904:	681b      	ldr	r3, [r3, #0]
 8002906:	681a      	ldr	r2, [r3, #0]
 8002908:	68fb      	ldr	r3, [r7, #12]
 800290a:	681b      	ldr	r3, [r3, #0]
 800290c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002910:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002912:	2301      	movs	r3, #1
 8002914:	e06b      	b.n	80029ee <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002916:	68fb      	ldr	r3, [r7, #12]
 8002918:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800291a:	781a      	ldrb	r2, [r3, #0]
 800291c:	68fb      	ldr	r3, [r7, #12]
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002922:	68fb      	ldr	r3, [r7, #12]
 8002924:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002926:	1c5a      	adds	r2, r3, #1
 8002928:	68fb      	ldr	r3, [r7, #12]
 800292a:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 800292c:	68fb      	ldr	r3, [r7, #12]
 800292e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002930:	3b01      	subs	r3, #1
 8002932:	b29a      	uxth	r2, r3
 8002934:	68fb      	ldr	r3, [r7, #12]
 8002936:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8002938:	68fb      	ldr	r3, [r7, #12]
 800293a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800293c:	b29b      	uxth	r3, r3
 800293e:	3b01      	subs	r3, #1
 8002940:	b29a      	uxth	r2, r3
 8002942:	68fb      	ldr	r3, [r7, #12]
 8002944:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8002946:	68fb      	ldr	r3, [r7, #12]
 8002948:	681b      	ldr	r3, [r3, #0]
 800294a:	695b      	ldr	r3, [r3, #20]
 800294c:	f003 0304 	and.w	r3, r3, #4
 8002950:	2b04      	cmp	r3, #4
 8002952:	d11b      	bne.n	800298c <HAL_I2C_Mem_Write+0x180>
 8002954:	68fb      	ldr	r3, [r7, #12]
 8002956:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002958:	2b00      	cmp	r3, #0
 800295a:	d017      	beq.n	800298c <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 800295c:	68fb      	ldr	r3, [r7, #12]
 800295e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002960:	781a      	ldrb	r2, [r3, #0]
 8002962:	68fb      	ldr	r3, [r7, #12]
 8002964:	681b      	ldr	r3, [r3, #0]
 8002966:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002968:	68fb      	ldr	r3, [r7, #12]
 800296a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800296c:	1c5a      	adds	r2, r3, #1
 800296e:	68fb      	ldr	r3, [r7, #12]
 8002970:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8002972:	68fb      	ldr	r3, [r7, #12]
 8002974:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002976:	3b01      	subs	r3, #1
 8002978:	b29a      	uxth	r2, r3
 800297a:	68fb      	ldr	r3, [r7, #12]
 800297c:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 800297e:	68fb      	ldr	r3, [r7, #12]
 8002980:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002982:	b29b      	uxth	r3, r3
 8002984:	3b01      	subs	r3, #1
 8002986:	b29a      	uxth	r2, r3
 8002988:	68fb      	ldr	r3, [r7, #12]
 800298a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 800298c:	68fb      	ldr	r3, [r7, #12]
 800298e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002990:	2b00      	cmp	r3, #0
 8002992:	d1aa      	bne.n	80028ea <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002994:	697a      	ldr	r2, [r7, #20]
 8002996:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002998:	68f8      	ldr	r0, [r7, #12]
 800299a:	f000 fd43 	bl	8003424 <I2C_WaitOnBTFFlagUntilTimeout>
 800299e:	4603      	mov	r3, r0
 80029a0:	2b00      	cmp	r3, #0
 80029a2:	d00d      	beq.n	80029c0 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80029a4:	68fb      	ldr	r3, [r7, #12]
 80029a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029a8:	2b04      	cmp	r3, #4
 80029aa:	d107      	bne.n	80029bc <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80029ac:	68fb      	ldr	r3, [r7, #12]
 80029ae:	681b      	ldr	r3, [r3, #0]
 80029b0:	681a      	ldr	r2, [r3, #0]
 80029b2:	68fb      	ldr	r3, [r7, #12]
 80029b4:	681b      	ldr	r3, [r3, #0]
 80029b6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80029ba:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80029bc:	2301      	movs	r3, #1
 80029be:	e016      	b.n	80029ee <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80029c0:	68fb      	ldr	r3, [r7, #12]
 80029c2:	681b      	ldr	r3, [r3, #0]
 80029c4:	681a      	ldr	r2, [r3, #0]
 80029c6:	68fb      	ldr	r3, [r7, #12]
 80029c8:	681b      	ldr	r3, [r3, #0]
 80029ca:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80029ce:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80029d0:	68fb      	ldr	r3, [r7, #12]
 80029d2:	2220      	movs	r2, #32
 80029d4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80029d8:	68fb      	ldr	r3, [r7, #12]
 80029da:	2200      	movs	r2, #0
 80029dc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80029e0:	68fb      	ldr	r3, [r7, #12]
 80029e2:	2200      	movs	r2, #0
 80029e4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 80029e8:	2300      	movs	r3, #0
 80029ea:	e000      	b.n	80029ee <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 80029ec:	2302      	movs	r3, #2
  }
}
 80029ee:	4618      	mov	r0, r3
 80029f0:	3718      	adds	r7, #24
 80029f2:	46bd      	mov	sp, r7
 80029f4:	bd80      	pop	{r7, pc}
 80029f6:	bf00      	nop
 80029f8:	00100002 	.word	0x00100002
 80029fc:	ffff0000 	.word	0xffff0000

08002a00 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002a00:	b580      	push	{r7, lr}
 8002a02:	b08c      	sub	sp, #48	@ 0x30
 8002a04:	af02      	add	r7, sp, #8
 8002a06:	60f8      	str	r0, [r7, #12]
 8002a08:	4608      	mov	r0, r1
 8002a0a:	4611      	mov	r1, r2
 8002a0c:	461a      	mov	r2, r3
 8002a0e:	4603      	mov	r3, r0
 8002a10:	817b      	strh	r3, [r7, #10]
 8002a12:	460b      	mov	r3, r1
 8002a14:	813b      	strh	r3, [r7, #8]
 8002a16:	4613      	mov	r3, r2
 8002a18:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002a1a:	f7ff fad5 	bl	8001fc8 <HAL_GetTick>
 8002a1e:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002a20:	68fb      	ldr	r3, [r7, #12]
 8002a22:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002a26:	b2db      	uxtb	r3, r3
 8002a28:	2b20      	cmp	r3, #32
 8002a2a:	f040 8214 	bne.w	8002e56 <HAL_I2C_Mem_Read+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002a2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a30:	9300      	str	r3, [sp, #0]
 8002a32:	2319      	movs	r3, #25
 8002a34:	2201      	movs	r2, #1
 8002a36:	497b      	ldr	r1, [pc, #492]	@ (8002c24 <HAL_I2C_Mem_Read+0x224>)
 8002a38:	68f8      	ldr	r0, [r7, #12]
 8002a3a:	f000 fb91 	bl	8003160 <I2C_WaitOnFlagUntilTimeout>
 8002a3e:	4603      	mov	r3, r0
 8002a40:	2b00      	cmp	r3, #0
 8002a42:	d001      	beq.n	8002a48 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8002a44:	2302      	movs	r3, #2
 8002a46:	e207      	b.n	8002e58 <HAL_I2C_Mem_Read+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002a48:	68fb      	ldr	r3, [r7, #12]
 8002a4a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002a4e:	2b01      	cmp	r3, #1
 8002a50:	d101      	bne.n	8002a56 <HAL_I2C_Mem_Read+0x56>
 8002a52:	2302      	movs	r3, #2
 8002a54:	e200      	b.n	8002e58 <HAL_I2C_Mem_Read+0x458>
 8002a56:	68fb      	ldr	r3, [r7, #12]
 8002a58:	2201      	movs	r2, #1
 8002a5a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002a5e:	68fb      	ldr	r3, [r7, #12]
 8002a60:	681b      	ldr	r3, [r3, #0]
 8002a62:	681b      	ldr	r3, [r3, #0]
 8002a64:	f003 0301 	and.w	r3, r3, #1
 8002a68:	2b01      	cmp	r3, #1
 8002a6a:	d007      	beq.n	8002a7c <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002a6c:	68fb      	ldr	r3, [r7, #12]
 8002a6e:	681b      	ldr	r3, [r3, #0]
 8002a70:	681a      	ldr	r2, [r3, #0]
 8002a72:	68fb      	ldr	r3, [r7, #12]
 8002a74:	681b      	ldr	r3, [r3, #0]
 8002a76:	f042 0201 	orr.w	r2, r2, #1
 8002a7a:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002a7c:	68fb      	ldr	r3, [r7, #12]
 8002a7e:	681b      	ldr	r3, [r3, #0]
 8002a80:	681a      	ldr	r2, [r3, #0]
 8002a82:	68fb      	ldr	r3, [r7, #12]
 8002a84:	681b      	ldr	r3, [r3, #0]
 8002a86:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002a8a:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8002a8c:	68fb      	ldr	r3, [r7, #12]
 8002a8e:	2222      	movs	r2, #34	@ 0x22
 8002a90:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002a94:	68fb      	ldr	r3, [r7, #12]
 8002a96:	2240      	movs	r2, #64	@ 0x40
 8002a98:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002a9c:	68fb      	ldr	r3, [r7, #12]
 8002a9e:	2200      	movs	r2, #0
 8002aa0:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002aa2:	68fb      	ldr	r3, [r7, #12]
 8002aa4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002aa6:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8002aa8:	68fb      	ldr	r3, [r7, #12]
 8002aaa:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8002aac:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002aae:	68fb      	ldr	r3, [r7, #12]
 8002ab0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002ab2:	b29a      	uxth	r2, r3
 8002ab4:	68fb      	ldr	r3, [r7, #12]
 8002ab6:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002ab8:	68fb      	ldr	r3, [r7, #12]
 8002aba:	4a5b      	ldr	r2, [pc, #364]	@ (8002c28 <HAL_I2C_Mem_Read+0x228>)
 8002abc:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002abe:	88f8      	ldrh	r0, [r7, #6]
 8002ac0:	893a      	ldrh	r2, [r7, #8]
 8002ac2:	8979      	ldrh	r1, [r7, #10]
 8002ac4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ac6:	9301      	str	r3, [sp, #4]
 8002ac8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002aca:	9300      	str	r3, [sp, #0]
 8002acc:	4603      	mov	r3, r0
 8002ace:	68f8      	ldr	r0, [r7, #12]
 8002ad0:	f000 fa5e 	bl	8002f90 <I2C_RequestMemoryRead>
 8002ad4:	4603      	mov	r3, r0
 8002ad6:	2b00      	cmp	r3, #0
 8002ad8:	d001      	beq.n	8002ade <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8002ada:	2301      	movs	r3, #1
 8002adc:	e1bc      	b.n	8002e58 <HAL_I2C_Mem_Read+0x458>
    }

    if (hi2c->XferSize == 0U)
 8002ade:	68fb      	ldr	r3, [r7, #12]
 8002ae0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002ae2:	2b00      	cmp	r3, #0
 8002ae4:	d113      	bne.n	8002b0e <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002ae6:	2300      	movs	r3, #0
 8002ae8:	623b      	str	r3, [r7, #32]
 8002aea:	68fb      	ldr	r3, [r7, #12]
 8002aec:	681b      	ldr	r3, [r3, #0]
 8002aee:	695b      	ldr	r3, [r3, #20]
 8002af0:	623b      	str	r3, [r7, #32]
 8002af2:	68fb      	ldr	r3, [r7, #12]
 8002af4:	681b      	ldr	r3, [r3, #0]
 8002af6:	699b      	ldr	r3, [r3, #24]
 8002af8:	623b      	str	r3, [r7, #32]
 8002afa:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002afc:	68fb      	ldr	r3, [r7, #12]
 8002afe:	681b      	ldr	r3, [r3, #0]
 8002b00:	681a      	ldr	r2, [r3, #0]
 8002b02:	68fb      	ldr	r3, [r7, #12]
 8002b04:	681b      	ldr	r3, [r3, #0]
 8002b06:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002b0a:	601a      	str	r2, [r3, #0]
 8002b0c:	e190      	b.n	8002e30 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 1U)
 8002b0e:	68fb      	ldr	r3, [r7, #12]
 8002b10:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002b12:	2b01      	cmp	r3, #1
 8002b14:	d11b      	bne.n	8002b4e <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002b16:	68fb      	ldr	r3, [r7, #12]
 8002b18:	681b      	ldr	r3, [r3, #0]
 8002b1a:	681a      	ldr	r2, [r3, #0]
 8002b1c:	68fb      	ldr	r3, [r7, #12]
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002b24:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002b26:	2300      	movs	r3, #0
 8002b28:	61fb      	str	r3, [r7, #28]
 8002b2a:	68fb      	ldr	r3, [r7, #12]
 8002b2c:	681b      	ldr	r3, [r3, #0]
 8002b2e:	695b      	ldr	r3, [r3, #20]
 8002b30:	61fb      	str	r3, [r7, #28]
 8002b32:	68fb      	ldr	r3, [r7, #12]
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	699b      	ldr	r3, [r3, #24]
 8002b38:	61fb      	str	r3, [r7, #28]
 8002b3a:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002b3c:	68fb      	ldr	r3, [r7, #12]
 8002b3e:	681b      	ldr	r3, [r3, #0]
 8002b40:	681a      	ldr	r2, [r3, #0]
 8002b42:	68fb      	ldr	r3, [r7, #12]
 8002b44:	681b      	ldr	r3, [r3, #0]
 8002b46:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002b4a:	601a      	str	r2, [r3, #0]
 8002b4c:	e170      	b.n	8002e30 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 2U)
 8002b4e:	68fb      	ldr	r3, [r7, #12]
 8002b50:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002b52:	2b02      	cmp	r3, #2
 8002b54:	d11b      	bne.n	8002b8e <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002b56:	68fb      	ldr	r3, [r7, #12]
 8002b58:	681b      	ldr	r3, [r3, #0]
 8002b5a:	681a      	ldr	r2, [r3, #0]
 8002b5c:	68fb      	ldr	r3, [r7, #12]
 8002b5e:	681b      	ldr	r3, [r3, #0]
 8002b60:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002b64:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002b66:	68fb      	ldr	r3, [r7, #12]
 8002b68:	681b      	ldr	r3, [r3, #0]
 8002b6a:	681a      	ldr	r2, [r3, #0]
 8002b6c:	68fb      	ldr	r3, [r7, #12]
 8002b6e:	681b      	ldr	r3, [r3, #0]
 8002b70:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002b74:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002b76:	2300      	movs	r3, #0
 8002b78:	61bb      	str	r3, [r7, #24]
 8002b7a:	68fb      	ldr	r3, [r7, #12]
 8002b7c:	681b      	ldr	r3, [r3, #0]
 8002b7e:	695b      	ldr	r3, [r3, #20]
 8002b80:	61bb      	str	r3, [r7, #24]
 8002b82:	68fb      	ldr	r3, [r7, #12]
 8002b84:	681b      	ldr	r3, [r3, #0]
 8002b86:	699b      	ldr	r3, [r3, #24]
 8002b88:	61bb      	str	r3, [r7, #24]
 8002b8a:	69bb      	ldr	r3, [r7, #24]
 8002b8c:	e150      	b.n	8002e30 <HAL_I2C_Mem_Read+0x430>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002b8e:	2300      	movs	r3, #0
 8002b90:	617b      	str	r3, [r7, #20]
 8002b92:	68fb      	ldr	r3, [r7, #12]
 8002b94:	681b      	ldr	r3, [r3, #0]
 8002b96:	695b      	ldr	r3, [r3, #20]
 8002b98:	617b      	str	r3, [r7, #20]
 8002b9a:	68fb      	ldr	r3, [r7, #12]
 8002b9c:	681b      	ldr	r3, [r3, #0]
 8002b9e:	699b      	ldr	r3, [r3, #24]
 8002ba0:	617b      	str	r3, [r7, #20]
 8002ba2:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8002ba4:	e144      	b.n	8002e30 <HAL_I2C_Mem_Read+0x430>
    {
      if (hi2c->XferSize <= 3U)
 8002ba6:	68fb      	ldr	r3, [r7, #12]
 8002ba8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002baa:	2b03      	cmp	r3, #3
 8002bac:	f200 80f1 	bhi.w	8002d92 <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8002bb0:	68fb      	ldr	r3, [r7, #12]
 8002bb2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002bb4:	2b01      	cmp	r3, #1
 8002bb6:	d123      	bne.n	8002c00 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002bb8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002bba:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8002bbc:	68f8      	ldr	r0, [r7, #12]
 8002bbe:	f000 fc79 	bl	80034b4 <I2C_WaitOnRXNEFlagUntilTimeout>
 8002bc2:	4603      	mov	r3, r0
 8002bc4:	2b00      	cmp	r3, #0
 8002bc6:	d001      	beq.n	8002bcc <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8002bc8:	2301      	movs	r3, #1
 8002bca:	e145      	b.n	8002e58 <HAL_I2C_Mem_Read+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002bcc:	68fb      	ldr	r3, [r7, #12]
 8002bce:	681b      	ldr	r3, [r3, #0]
 8002bd0:	691a      	ldr	r2, [r3, #16]
 8002bd2:	68fb      	ldr	r3, [r7, #12]
 8002bd4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002bd6:	b2d2      	uxtb	r2, r2
 8002bd8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002bda:	68fb      	ldr	r3, [r7, #12]
 8002bdc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002bde:	1c5a      	adds	r2, r3, #1
 8002be0:	68fb      	ldr	r3, [r7, #12]
 8002be2:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002be4:	68fb      	ldr	r3, [r7, #12]
 8002be6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002be8:	3b01      	subs	r3, #1
 8002bea:	b29a      	uxth	r2, r3
 8002bec:	68fb      	ldr	r3, [r7, #12]
 8002bee:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002bf0:	68fb      	ldr	r3, [r7, #12]
 8002bf2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002bf4:	b29b      	uxth	r3, r3
 8002bf6:	3b01      	subs	r3, #1
 8002bf8:	b29a      	uxth	r2, r3
 8002bfa:	68fb      	ldr	r3, [r7, #12]
 8002bfc:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8002bfe:	e117      	b.n	8002e30 <HAL_I2C_Mem_Read+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8002c00:	68fb      	ldr	r3, [r7, #12]
 8002c02:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002c04:	2b02      	cmp	r3, #2
 8002c06:	d14e      	bne.n	8002ca6 <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002c08:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c0a:	9300      	str	r3, [sp, #0]
 8002c0c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002c0e:	2200      	movs	r2, #0
 8002c10:	4906      	ldr	r1, [pc, #24]	@ (8002c2c <HAL_I2C_Mem_Read+0x22c>)
 8002c12:	68f8      	ldr	r0, [r7, #12]
 8002c14:	f000 faa4 	bl	8003160 <I2C_WaitOnFlagUntilTimeout>
 8002c18:	4603      	mov	r3, r0
 8002c1a:	2b00      	cmp	r3, #0
 8002c1c:	d008      	beq.n	8002c30 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 8002c1e:	2301      	movs	r3, #1
 8002c20:	e11a      	b.n	8002e58 <HAL_I2C_Mem_Read+0x458>
 8002c22:	bf00      	nop
 8002c24:	00100002 	.word	0x00100002
 8002c28:	ffff0000 	.word	0xffff0000
 8002c2c:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002c30:	68fb      	ldr	r3, [r7, #12]
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	681a      	ldr	r2, [r3, #0]
 8002c36:	68fb      	ldr	r3, [r7, #12]
 8002c38:	681b      	ldr	r3, [r3, #0]
 8002c3a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002c3e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002c40:	68fb      	ldr	r3, [r7, #12]
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	691a      	ldr	r2, [r3, #16]
 8002c46:	68fb      	ldr	r3, [r7, #12]
 8002c48:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c4a:	b2d2      	uxtb	r2, r2
 8002c4c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002c4e:	68fb      	ldr	r3, [r7, #12]
 8002c50:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c52:	1c5a      	adds	r2, r3, #1
 8002c54:	68fb      	ldr	r3, [r7, #12]
 8002c56:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002c58:	68fb      	ldr	r3, [r7, #12]
 8002c5a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002c5c:	3b01      	subs	r3, #1
 8002c5e:	b29a      	uxth	r2, r3
 8002c60:	68fb      	ldr	r3, [r7, #12]
 8002c62:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002c64:	68fb      	ldr	r3, [r7, #12]
 8002c66:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002c68:	b29b      	uxth	r3, r3
 8002c6a:	3b01      	subs	r3, #1
 8002c6c:	b29a      	uxth	r2, r3
 8002c6e:	68fb      	ldr	r3, [r7, #12]
 8002c70:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002c72:	68fb      	ldr	r3, [r7, #12]
 8002c74:	681b      	ldr	r3, [r3, #0]
 8002c76:	691a      	ldr	r2, [r3, #16]
 8002c78:	68fb      	ldr	r3, [r7, #12]
 8002c7a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c7c:	b2d2      	uxtb	r2, r2
 8002c7e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002c80:	68fb      	ldr	r3, [r7, #12]
 8002c82:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c84:	1c5a      	adds	r2, r3, #1
 8002c86:	68fb      	ldr	r3, [r7, #12]
 8002c88:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002c8a:	68fb      	ldr	r3, [r7, #12]
 8002c8c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002c8e:	3b01      	subs	r3, #1
 8002c90:	b29a      	uxth	r2, r3
 8002c92:	68fb      	ldr	r3, [r7, #12]
 8002c94:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002c96:	68fb      	ldr	r3, [r7, #12]
 8002c98:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002c9a:	b29b      	uxth	r3, r3
 8002c9c:	3b01      	subs	r3, #1
 8002c9e:	b29a      	uxth	r2, r3
 8002ca0:	68fb      	ldr	r3, [r7, #12]
 8002ca2:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8002ca4:	e0c4      	b.n	8002e30 <HAL_I2C_Mem_Read+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002ca6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ca8:	9300      	str	r3, [sp, #0]
 8002caa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002cac:	2200      	movs	r2, #0
 8002cae:	496c      	ldr	r1, [pc, #432]	@ (8002e60 <HAL_I2C_Mem_Read+0x460>)
 8002cb0:	68f8      	ldr	r0, [r7, #12]
 8002cb2:	f000 fa55 	bl	8003160 <I2C_WaitOnFlagUntilTimeout>
 8002cb6:	4603      	mov	r3, r0
 8002cb8:	2b00      	cmp	r3, #0
 8002cba:	d001      	beq.n	8002cc0 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8002cbc:	2301      	movs	r3, #1
 8002cbe:	e0cb      	b.n	8002e58 <HAL_I2C_Mem_Read+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002cc0:	68fb      	ldr	r3, [r7, #12]
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	681a      	ldr	r2, [r3, #0]
 8002cc6:	68fb      	ldr	r3, [r7, #12]
 8002cc8:	681b      	ldr	r3, [r3, #0]
 8002cca:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002cce:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002cd0:	68fb      	ldr	r3, [r7, #12]
 8002cd2:	681b      	ldr	r3, [r3, #0]
 8002cd4:	691a      	ldr	r2, [r3, #16]
 8002cd6:	68fb      	ldr	r3, [r7, #12]
 8002cd8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002cda:	b2d2      	uxtb	r2, r2
 8002cdc:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002cde:	68fb      	ldr	r3, [r7, #12]
 8002ce0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ce2:	1c5a      	adds	r2, r3, #1
 8002ce4:	68fb      	ldr	r3, [r7, #12]
 8002ce6:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002ce8:	68fb      	ldr	r3, [r7, #12]
 8002cea:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002cec:	3b01      	subs	r3, #1
 8002cee:	b29a      	uxth	r2, r3
 8002cf0:	68fb      	ldr	r3, [r7, #12]
 8002cf2:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002cf4:	68fb      	ldr	r3, [r7, #12]
 8002cf6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002cf8:	b29b      	uxth	r3, r3
 8002cfa:	3b01      	subs	r3, #1
 8002cfc:	b29a      	uxth	r2, r3
 8002cfe:	68fb      	ldr	r3, [r7, #12]
 8002d00:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002d02:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d04:	9300      	str	r3, [sp, #0]
 8002d06:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002d08:	2200      	movs	r2, #0
 8002d0a:	4955      	ldr	r1, [pc, #340]	@ (8002e60 <HAL_I2C_Mem_Read+0x460>)
 8002d0c:	68f8      	ldr	r0, [r7, #12]
 8002d0e:	f000 fa27 	bl	8003160 <I2C_WaitOnFlagUntilTimeout>
 8002d12:	4603      	mov	r3, r0
 8002d14:	2b00      	cmp	r3, #0
 8002d16:	d001      	beq.n	8002d1c <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8002d18:	2301      	movs	r3, #1
 8002d1a:	e09d      	b.n	8002e58 <HAL_I2C_Mem_Read+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002d1c:	68fb      	ldr	r3, [r7, #12]
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	681a      	ldr	r2, [r3, #0]
 8002d22:	68fb      	ldr	r3, [r7, #12]
 8002d24:	681b      	ldr	r3, [r3, #0]
 8002d26:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002d2a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002d2c:	68fb      	ldr	r3, [r7, #12]
 8002d2e:	681b      	ldr	r3, [r3, #0]
 8002d30:	691a      	ldr	r2, [r3, #16]
 8002d32:	68fb      	ldr	r3, [r7, #12]
 8002d34:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d36:	b2d2      	uxtb	r2, r2
 8002d38:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002d3a:	68fb      	ldr	r3, [r7, #12]
 8002d3c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d3e:	1c5a      	adds	r2, r3, #1
 8002d40:	68fb      	ldr	r3, [r7, #12]
 8002d42:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002d44:	68fb      	ldr	r3, [r7, #12]
 8002d46:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002d48:	3b01      	subs	r3, #1
 8002d4a:	b29a      	uxth	r2, r3
 8002d4c:	68fb      	ldr	r3, [r7, #12]
 8002d4e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002d50:	68fb      	ldr	r3, [r7, #12]
 8002d52:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002d54:	b29b      	uxth	r3, r3
 8002d56:	3b01      	subs	r3, #1
 8002d58:	b29a      	uxth	r2, r3
 8002d5a:	68fb      	ldr	r3, [r7, #12]
 8002d5c:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002d5e:	68fb      	ldr	r3, [r7, #12]
 8002d60:	681b      	ldr	r3, [r3, #0]
 8002d62:	691a      	ldr	r2, [r3, #16]
 8002d64:	68fb      	ldr	r3, [r7, #12]
 8002d66:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d68:	b2d2      	uxtb	r2, r2
 8002d6a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002d6c:	68fb      	ldr	r3, [r7, #12]
 8002d6e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d70:	1c5a      	adds	r2, r3, #1
 8002d72:	68fb      	ldr	r3, [r7, #12]
 8002d74:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002d76:	68fb      	ldr	r3, [r7, #12]
 8002d78:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002d7a:	3b01      	subs	r3, #1
 8002d7c:	b29a      	uxth	r2, r3
 8002d7e:	68fb      	ldr	r3, [r7, #12]
 8002d80:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002d82:	68fb      	ldr	r3, [r7, #12]
 8002d84:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002d86:	b29b      	uxth	r3, r3
 8002d88:	3b01      	subs	r3, #1
 8002d8a:	b29a      	uxth	r2, r3
 8002d8c:	68fb      	ldr	r3, [r7, #12]
 8002d8e:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8002d90:	e04e      	b.n	8002e30 <HAL_I2C_Mem_Read+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002d92:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002d94:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8002d96:	68f8      	ldr	r0, [r7, #12]
 8002d98:	f000 fb8c 	bl	80034b4 <I2C_WaitOnRXNEFlagUntilTimeout>
 8002d9c:	4603      	mov	r3, r0
 8002d9e:	2b00      	cmp	r3, #0
 8002da0:	d001      	beq.n	8002da6 <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8002da2:	2301      	movs	r3, #1
 8002da4:	e058      	b.n	8002e58 <HAL_I2C_Mem_Read+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002da6:	68fb      	ldr	r3, [r7, #12]
 8002da8:	681b      	ldr	r3, [r3, #0]
 8002daa:	691a      	ldr	r2, [r3, #16]
 8002dac:	68fb      	ldr	r3, [r7, #12]
 8002dae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002db0:	b2d2      	uxtb	r2, r2
 8002db2:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002db4:	68fb      	ldr	r3, [r7, #12]
 8002db6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002db8:	1c5a      	adds	r2, r3, #1
 8002dba:	68fb      	ldr	r3, [r7, #12]
 8002dbc:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8002dbe:	68fb      	ldr	r3, [r7, #12]
 8002dc0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002dc2:	3b01      	subs	r3, #1
 8002dc4:	b29a      	uxth	r2, r3
 8002dc6:	68fb      	ldr	r3, [r7, #12]
 8002dc8:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8002dca:	68fb      	ldr	r3, [r7, #12]
 8002dcc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002dce:	b29b      	uxth	r3, r3
 8002dd0:	3b01      	subs	r3, #1
 8002dd2:	b29a      	uxth	r2, r3
 8002dd4:	68fb      	ldr	r3, [r7, #12]
 8002dd6:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8002dd8:	68fb      	ldr	r3, [r7, #12]
 8002dda:	681b      	ldr	r3, [r3, #0]
 8002ddc:	695b      	ldr	r3, [r3, #20]
 8002dde:	f003 0304 	and.w	r3, r3, #4
 8002de2:	2b04      	cmp	r3, #4
 8002de4:	d124      	bne.n	8002e30 <HAL_I2C_Mem_Read+0x430>
        {
          if (hi2c->XferSize == 3U)
 8002de6:	68fb      	ldr	r3, [r7, #12]
 8002de8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002dea:	2b03      	cmp	r3, #3
 8002dec:	d107      	bne.n	8002dfe <HAL_I2C_Mem_Read+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002dee:	68fb      	ldr	r3, [r7, #12]
 8002df0:	681b      	ldr	r3, [r3, #0]
 8002df2:	681a      	ldr	r2, [r3, #0]
 8002df4:	68fb      	ldr	r3, [r7, #12]
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002dfc:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002dfe:	68fb      	ldr	r3, [r7, #12]
 8002e00:	681b      	ldr	r3, [r3, #0]
 8002e02:	691a      	ldr	r2, [r3, #16]
 8002e04:	68fb      	ldr	r3, [r7, #12]
 8002e06:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e08:	b2d2      	uxtb	r2, r2
 8002e0a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002e0c:	68fb      	ldr	r3, [r7, #12]
 8002e0e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e10:	1c5a      	adds	r2, r3, #1
 8002e12:	68fb      	ldr	r3, [r7, #12]
 8002e14:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002e16:	68fb      	ldr	r3, [r7, #12]
 8002e18:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002e1a:	3b01      	subs	r3, #1
 8002e1c:	b29a      	uxth	r2, r3
 8002e1e:	68fb      	ldr	r3, [r7, #12]
 8002e20:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002e22:	68fb      	ldr	r3, [r7, #12]
 8002e24:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002e26:	b29b      	uxth	r3, r3
 8002e28:	3b01      	subs	r3, #1
 8002e2a:	b29a      	uxth	r2, r3
 8002e2c:	68fb      	ldr	r3, [r7, #12]
 8002e2e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8002e30:	68fb      	ldr	r3, [r7, #12]
 8002e32:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002e34:	2b00      	cmp	r3, #0
 8002e36:	f47f aeb6 	bne.w	8002ba6 <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8002e3a:	68fb      	ldr	r3, [r7, #12]
 8002e3c:	2220      	movs	r2, #32
 8002e3e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002e42:	68fb      	ldr	r3, [r7, #12]
 8002e44:	2200      	movs	r2, #0
 8002e46:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002e4a:	68fb      	ldr	r3, [r7, #12]
 8002e4c:	2200      	movs	r2, #0
 8002e4e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8002e52:	2300      	movs	r3, #0
 8002e54:	e000      	b.n	8002e58 <HAL_I2C_Mem_Read+0x458>
  }
  else
  {
    return HAL_BUSY;
 8002e56:	2302      	movs	r3, #2
  }
}
 8002e58:	4618      	mov	r0, r3
 8002e5a:	3728      	adds	r7, #40	@ 0x28
 8002e5c:	46bd      	mov	sp, r7
 8002e5e:	bd80      	pop	{r7, pc}
 8002e60:	00010004 	.word	0x00010004

08002e64 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8002e64:	b580      	push	{r7, lr}
 8002e66:	b088      	sub	sp, #32
 8002e68:	af02      	add	r7, sp, #8
 8002e6a:	60f8      	str	r0, [r7, #12]
 8002e6c:	4608      	mov	r0, r1
 8002e6e:	4611      	mov	r1, r2
 8002e70:	461a      	mov	r2, r3
 8002e72:	4603      	mov	r3, r0
 8002e74:	817b      	strh	r3, [r7, #10]
 8002e76:	460b      	mov	r3, r1
 8002e78:	813b      	strh	r3, [r7, #8]
 8002e7a:	4613      	mov	r3, r2
 8002e7c:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002e7e:	68fb      	ldr	r3, [r7, #12]
 8002e80:	681b      	ldr	r3, [r3, #0]
 8002e82:	681a      	ldr	r2, [r3, #0]
 8002e84:	68fb      	ldr	r3, [r7, #12]
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002e8c:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002e8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e90:	9300      	str	r3, [sp, #0]
 8002e92:	6a3b      	ldr	r3, [r7, #32]
 8002e94:	2200      	movs	r2, #0
 8002e96:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8002e9a:	68f8      	ldr	r0, [r7, #12]
 8002e9c:	f000 f960 	bl	8003160 <I2C_WaitOnFlagUntilTimeout>
 8002ea0:	4603      	mov	r3, r0
 8002ea2:	2b00      	cmp	r3, #0
 8002ea4:	d00d      	beq.n	8002ec2 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002ea6:	68fb      	ldr	r3, [r7, #12]
 8002ea8:	681b      	ldr	r3, [r3, #0]
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002eb0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002eb4:	d103      	bne.n	8002ebe <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002eb6:	68fb      	ldr	r3, [r7, #12]
 8002eb8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002ebc:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8002ebe:	2303      	movs	r3, #3
 8002ec0:	e05f      	b.n	8002f82 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8002ec2:	897b      	ldrh	r3, [r7, #10]
 8002ec4:	b2db      	uxtb	r3, r3
 8002ec6:	461a      	mov	r2, r3
 8002ec8:	68fb      	ldr	r3, [r7, #12]
 8002eca:	681b      	ldr	r3, [r3, #0]
 8002ecc:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8002ed0:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002ed2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ed4:	6a3a      	ldr	r2, [r7, #32]
 8002ed6:	492d      	ldr	r1, [pc, #180]	@ (8002f8c <I2C_RequestMemoryWrite+0x128>)
 8002ed8:	68f8      	ldr	r0, [r7, #12]
 8002eda:	f000 f9bb 	bl	8003254 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002ede:	4603      	mov	r3, r0
 8002ee0:	2b00      	cmp	r3, #0
 8002ee2:	d001      	beq.n	8002ee8 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8002ee4:	2301      	movs	r3, #1
 8002ee6:	e04c      	b.n	8002f82 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002ee8:	2300      	movs	r3, #0
 8002eea:	617b      	str	r3, [r7, #20]
 8002eec:	68fb      	ldr	r3, [r7, #12]
 8002eee:	681b      	ldr	r3, [r3, #0]
 8002ef0:	695b      	ldr	r3, [r3, #20]
 8002ef2:	617b      	str	r3, [r7, #20]
 8002ef4:	68fb      	ldr	r3, [r7, #12]
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	699b      	ldr	r3, [r3, #24]
 8002efa:	617b      	str	r3, [r7, #20]
 8002efc:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002efe:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002f00:	6a39      	ldr	r1, [r7, #32]
 8002f02:	68f8      	ldr	r0, [r7, #12]
 8002f04:	f000 fa46 	bl	8003394 <I2C_WaitOnTXEFlagUntilTimeout>
 8002f08:	4603      	mov	r3, r0
 8002f0a:	2b00      	cmp	r3, #0
 8002f0c:	d00d      	beq.n	8002f2a <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002f0e:	68fb      	ldr	r3, [r7, #12]
 8002f10:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f12:	2b04      	cmp	r3, #4
 8002f14:	d107      	bne.n	8002f26 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002f16:	68fb      	ldr	r3, [r7, #12]
 8002f18:	681b      	ldr	r3, [r3, #0]
 8002f1a:	681a      	ldr	r2, [r3, #0]
 8002f1c:	68fb      	ldr	r3, [r7, #12]
 8002f1e:	681b      	ldr	r3, [r3, #0]
 8002f20:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002f24:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8002f26:	2301      	movs	r3, #1
 8002f28:	e02b      	b.n	8002f82 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8002f2a:	88fb      	ldrh	r3, [r7, #6]
 8002f2c:	2b01      	cmp	r3, #1
 8002f2e:	d105      	bne.n	8002f3c <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8002f30:	893b      	ldrh	r3, [r7, #8]
 8002f32:	b2da      	uxtb	r2, r3
 8002f34:	68fb      	ldr	r3, [r7, #12]
 8002f36:	681b      	ldr	r3, [r3, #0]
 8002f38:	611a      	str	r2, [r3, #16]
 8002f3a:	e021      	b.n	8002f80 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8002f3c:	893b      	ldrh	r3, [r7, #8]
 8002f3e:	0a1b      	lsrs	r3, r3, #8
 8002f40:	b29b      	uxth	r3, r3
 8002f42:	b2da      	uxtb	r2, r3
 8002f44:	68fb      	ldr	r3, [r7, #12]
 8002f46:	681b      	ldr	r3, [r3, #0]
 8002f48:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002f4a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002f4c:	6a39      	ldr	r1, [r7, #32]
 8002f4e:	68f8      	ldr	r0, [r7, #12]
 8002f50:	f000 fa20 	bl	8003394 <I2C_WaitOnTXEFlagUntilTimeout>
 8002f54:	4603      	mov	r3, r0
 8002f56:	2b00      	cmp	r3, #0
 8002f58:	d00d      	beq.n	8002f76 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002f5a:	68fb      	ldr	r3, [r7, #12]
 8002f5c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f5e:	2b04      	cmp	r3, #4
 8002f60:	d107      	bne.n	8002f72 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002f62:	68fb      	ldr	r3, [r7, #12]
 8002f64:	681b      	ldr	r3, [r3, #0]
 8002f66:	681a      	ldr	r2, [r3, #0]
 8002f68:	68fb      	ldr	r3, [r7, #12]
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002f70:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8002f72:	2301      	movs	r3, #1
 8002f74:	e005      	b.n	8002f82 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8002f76:	893b      	ldrh	r3, [r7, #8]
 8002f78:	b2da      	uxtb	r2, r3
 8002f7a:	68fb      	ldr	r3, [r7, #12]
 8002f7c:	681b      	ldr	r3, [r3, #0]
 8002f7e:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8002f80:	2300      	movs	r3, #0
}
 8002f82:	4618      	mov	r0, r3
 8002f84:	3718      	adds	r7, #24
 8002f86:	46bd      	mov	sp, r7
 8002f88:	bd80      	pop	{r7, pc}
 8002f8a:	bf00      	nop
 8002f8c:	00010002 	.word	0x00010002

08002f90 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8002f90:	b580      	push	{r7, lr}
 8002f92:	b088      	sub	sp, #32
 8002f94:	af02      	add	r7, sp, #8
 8002f96:	60f8      	str	r0, [r7, #12]
 8002f98:	4608      	mov	r0, r1
 8002f9a:	4611      	mov	r1, r2
 8002f9c:	461a      	mov	r2, r3
 8002f9e:	4603      	mov	r3, r0
 8002fa0:	817b      	strh	r3, [r7, #10]
 8002fa2:	460b      	mov	r3, r1
 8002fa4:	813b      	strh	r3, [r7, #8]
 8002fa6:	4613      	mov	r3, r2
 8002fa8:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002faa:	68fb      	ldr	r3, [r7, #12]
 8002fac:	681b      	ldr	r3, [r3, #0]
 8002fae:	681a      	ldr	r2, [r3, #0]
 8002fb0:	68fb      	ldr	r3, [r7, #12]
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8002fb8:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002fba:	68fb      	ldr	r3, [r7, #12]
 8002fbc:	681b      	ldr	r3, [r3, #0]
 8002fbe:	681a      	ldr	r2, [r3, #0]
 8002fc0:	68fb      	ldr	r3, [r7, #12]
 8002fc2:	681b      	ldr	r3, [r3, #0]
 8002fc4:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002fc8:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002fca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002fcc:	9300      	str	r3, [sp, #0]
 8002fce:	6a3b      	ldr	r3, [r7, #32]
 8002fd0:	2200      	movs	r2, #0
 8002fd2:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8002fd6:	68f8      	ldr	r0, [r7, #12]
 8002fd8:	f000 f8c2 	bl	8003160 <I2C_WaitOnFlagUntilTimeout>
 8002fdc:	4603      	mov	r3, r0
 8002fde:	2b00      	cmp	r3, #0
 8002fe0:	d00d      	beq.n	8002ffe <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002fe2:	68fb      	ldr	r3, [r7, #12]
 8002fe4:	681b      	ldr	r3, [r3, #0]
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002fec:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002ff0:	d103      	bne.n	8002ffa <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002ff2:	68fb      	ldr	r3, [r7, #12]
 8002ff4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002ff8:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8002ffa:	2303      	movs	r3, #3
 8002ffc:	e0aa      	b.n	8003154 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8002ffe:	897b      	ldrh	r3, [r7, #10]
 8003000:	b2db      	uxtb	r3, r3
 8003002:	461a      	mov	r2, r3
 8003004:	68fb      	ldr	r3, [r7, #12]
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 800300c:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800300e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003010:	6a3a      	ldr	r2, [r7, #32]
 8003012:	4952      	ldr	r1, [pc, #328]	@ (800315c <I2C_RequestMemoryRead+0x1cc>)
 8003014:	68f8      	ldr	r0, [r7, #12]
 8003016:	f000 f91d 	bl	8003254 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800301a:	4603      	mov	r3, r0
 800301c:	2b00      	cmp	r3, #0
 800301e:	d001      	beq.n	8003024 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8003020:	2301      	movs	r3, #1
 8003022:	e097      	b.n	8003154 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003024:	2300      	movs	r3, #0
 8003026:	617b      	str	r3, [r7, #20]
 8003028:	68fb      	ldr	r3, [r7, #12]
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	695b      	ldr	r3, [r3, #20]
 800302e:	617b      	str	r3, [r7, #20]
 8003030:	68fb      	ldr	r3, [r7, #12]
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	699b      	ldr	r3, [r3, #24]
 8003036:	617b      	str	r3, [r7, #20]
 8003038:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800303a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800303c:	6a39      	ldr	r1, [r7, #32]
 800303e:	68f8      	ldr	r0, [r7, #12]
 8003040:	f000 f9a8 	bl	8003394 <I2C_WaitOnTXEFlagUntilTimeout>
 8003044:	4603      	mov	r3, r0
 8003046:	2b00      	cmp	r3, #0
 8003048:	d00d      	beq.n	8003066 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800304a:	68fb      	ldr	r3, [r7, #12]
 800304c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800304e:	2b04      	cmp	r3, #4
 8003050:	d107      	bne.n	8003062 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003052:	68fb      	ldr	r3, [r7, #12]
 8003054:	681b      	ldr	r3, [r3, #0]
 8003056:	681a      	ldr	r2, [r3, #0]
 8003058:	68fb      	ldr	r3, [r7, #12]
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003060:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8003062:	2301      	movs	r3, #1
 8003064:	e076      	b.n	8003154 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003066:	88fb      	ldrh	r3, [r7, #6]
 8003068:	2b01      	cmp	r3, #1
 800306a:	d105      	bne.n	8003078 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800306c:	893b      	ldrh	r3, [r7, #8]
 800306e:	b2da      	uxtb	r2, r3
 8003070:	68fb      	ldr	r3, [r7, #12]
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	611a      	str	r2, [r3, #16]
 8003076:	e021      	b.n	80030bc <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8003078:	893b      	ldrh	r3, [r7, #8]
 800307a:	0a1b      	lsrs	r3, r3, #8
 800307c:	b29b      	uxth	r3, r3
 800307e:	b2da      	uxtb	r2, r3
 8003080:	68fb      	ldr	r3, [r7, #12]
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003086:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003088:	6a39      	ldr	r1, [r7, #32]
 800308a:	68f8      	ldr	r0, [r7, #12]
 800308c:	f000 f982 	bl	8003394 <I2C_WaitOnTXEFlagUntilTimeout>
 8003090:	4603      	mov	r3, r0
 8003092:	2b00      	cmp	r3, #0
 8003094:	d00d      	beq.n	80030b2 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003096:	68fb      	ldr	r3, [r7, #12]
 8003098:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800309a:	2b04      	cmp	r3, #4
 800309c:	d107      	bne.n	80030ae <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800309e:	68fb      	ldr	r3, [r7, #12]
 80030a0:	681b      	ldr	r3, [r3, #0]
 80030a2:	681a      	ldr	r2, [r3, #0]
 80030a4:	68fb      	ldr	r3, [r7, #12]
 80030a6:	681b      	ldr	r3, [r3, #0]
 80030a8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80030ac:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80030ae:	2301      	movs	r3, #1
 80030b0:	e050      	b.n	8003154 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80030b2:	893b      	ldrh	r3, [r7, #8]
 80030b4:	b2da      	uxtb	r2, r3
 80030b6:	68fb      	ldr	r3, [r7, #12]
 80030b8:	681b      	ldr	r3, [r3, #0]
 80030ba:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80030bc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80030be:	6a39      	ldr	r1, [r7, #32]
 80030c0:	68f8      	ldr	r0, [r7, #12]
 80030c2:	f000 f967 	bl	8003394 <I2C_WaitOnTXEFlagUntilTimeout>
 80030c6:	4603      	mov	r3, r0
 80030c8:	2b00      	cmp	r3, #0
 80030ca:	d00d      	beq.n	80030e8 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80030cc:	68fb      	ldr	r3, [r7, #12]
 80030ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80030d0:	2b04      	cmp	r3, #4
 80030d2:	d107      	bne.n	80030e4 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80030d4:	68fb      	ldr	r3, [r7, #12]
 80030d6:	681b      	ldr	r3, [r3, #0]
 80030d8:	681a      	ldr	r2, [r3, #0]
 80030da:	68fb      	ldr	r3, [r7, #12]
 80030dc:	681b      	ldr	r3, [r3, #0]
 80030de:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80030e2:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80030e4:	2301      	movs	r3, #1
 80030e6:	e035      	b.n	8003154 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80030e8:	68fb      	ldr	r3, [r7, #12]
 80030ea:	681b      	ldr	r3, [r3, #0]
 80030ec:	681a      	ldr	r2, [r3, #0]
 80030ee:	68fb      	ldr	r3, [r7, #12]
 80030f0:	681b      	ldr	r3, [r3, #0]
 80030f2:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80030f6:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80030f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80030fa:	9300      	str	r3, [sp, #0]
 80030fc:	6a3b      	ldr	r3, [r7, #32]
 80030fe:	2200      	movs	r2, #0
 8003100:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003104:	68f8      	ldr	r0, [r7, #12]
 8003106:	f000 f82b 	bl	8003160 <I2C_WaitOnFlagUntilTimeout>
 800310a:	4603      	mov	r3, r0
 800310c:	2b00      	cmp	r3, #0
 800310e:	d00d      	beq.n	800312c <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003110:	68fb      	ldr	r3, [r7, #12]
 8003112:	681b      	ldr	r3, [r3, #0]
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800311a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800311e:	d103      	bne.n	8003128 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003120:	68fb      	ldr	r3, [r7, #12]
 8003122:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003126:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8003128:	2303      	movs	r3, #3
 800312a:	e013      	b.n	8003154 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 800312c:	897b      	ldrh	r3, [r7, #10]
 800312e:	b2db      	uxtb	r3, r3
 8003130:	f043 0301 	orr.w	r3, r3, #1
 8003134:	b2da      	uxtb	r2, r3
 8003136:	68fb      	ldr	r3, [r7, #12]
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800313c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800313e:	6a3a      	ldr	r2, [r7, #32]
 8003140:	4906      	ldr	r1, [pc, #24]	@ (800315c <I2C_RequestMemoryRead+0x1cc>)
 8003142:	68f8      	ldr	r0, [r7, #12]
 8003144:	f000 f886 	bl	8003254 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003148:	4603      	mov	r3, r0
 800314a:	2b00      	cmp	r3, #0
 800314c:	d001      	beq.n	8003152 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 800314e:	2301      	movs	r3, #1
 8003150:	e000      	b.n	8003154 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8003152:	2300      	movs	r3, #0
}
 8003154:	4618      	mov	r0, r3
 8003156:	3718      	adds	r7, #24
 8003158:	46bd      	mov	sp, r7
 800315a:	bd80      	pop	{r7, pc}
 800315c:	00010002 	.word	0x00010002

08003160 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8003160:	b580      	push	{r7, lr}
 8003162:	b084      	sub	sp, #16
 8003164:	af00      	add	r7, sp, #0
 8003166:	60f8      	str	r0, [r7, #12]
 8003168:	60b9      	str	r1, [r7, #8]
 800316a:	603b      	str	r3, [r7, #0]
 800316c:	4613      	mov	r3, r2
 800316e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003170:	e048      	b.n	8003204 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003172:	683b      	ldr	r3, [r7, #0]
 8003174:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003178:	d044      	beq.n	8003204 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800317a:	f7fe ff25 	bl	8001fc8 <HAL_GetTick>
 800317e:	4602      	mov	r2, r0
 8003180:	69bb      	ldr	r3, [r7, #24]
 8003182:	1ad3      	subs	r3, r2, r3
 8003184:	683a      	ldr	r2, [r7, #0]
 8003186:	429a      	cmp	r2, r3
 8003188:	d302      	bcc.n	8003190 <I2C_WaitOnFlagUntilTimeout+0x30>
 800318a:	683b      	ldr	r3, [r7, #0]
 800318c:	2b00      	cmp	r3, #0
 800318e:	d139      	bne.n	8003204 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8003190:	68bb      	ldr	r3, [r7, #8]
 8003192:	0c1b      	lsrs	r3, r3, #16
 8003194:	b2db      	uxtb	r3, r3
 8003196:	2b01      	cmp	r3, #1
 8003198:	d10d      	bne.n	80031b6 <I2C_WaitOnFlagUntilTimeout+0x56>
 800319a:	68fb      	ldr	r3, [r7, #12]
 800319c:	681b      	ldr	r3, [r3, #0]
 800319e:	695b      	ldr	r3, [r3, #20]
 80031a0:	43da      	mvns	r2, r3
 80031a2:	68bb      	ldr	r3, [r7, #8]
 80031a4:	4013      	ands	r3, r2
 80031a6:	b29b      	uxth	r3, r3
 80031a8:	2b00      	cmp	r3, #0
 80031aa:	bf0c      	ite	eq
 80031ac:	2301      	moveq	r3, #1
 80031ae:	2300      	movne	r3, #0
 80031b0:	b2db      	uxtb	r3, r3
 80031b2:	461a      	mov	r2, r3
 80031b4:	e00c      	b.n	80031d0 <I2C_WaitOnFlagUntilTimeout+0x70>
 80031b6:	68fb      	ldr	r3, [r7, #12]
 80031b8:	681b      	ldr	r3, [r3, #0]
 80031ba:	699b      	ldr	r3, [r3, #24]
 80031bc:	43da      	mvns	r2, r3
 80031be:	68bb      	ldr	r3, [r7, #8]
 80031c0:	4013      	ands	r3, r2
 80031c2:	b29b      	uxth	r3, r3
 80031c4:	2b00      	cmp	r3, #0
 80031c6:	bf0c      	ite	eq
 80031c8:	2301      	moveq	r3, #1
 80031ca:	2300      	movne	r3, #0
 80031cc:	b2db      	uxtb	r3, r3
 80031ce:	461a      	mov	r2, r3
 80031d0:	79fb      	ldrb	r3, [r7, #7]
 80031d2:	429a      	cmp	r2, r3
 80031d4:	d116      	bne.n	8003204 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 80031d6:	68fb      	ldr	r3, [r7, #12]
 80031d8:	2200      	movs	r2, #0
 80031da:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 80031dc:	68fb      	ldr	r3, [r7, #12]
 80031de:	2220      	movs	r2, #32
 80031e0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 80031e4:	68fb      	ldr	r3, [r7, #12]
 80031e6:	2200      	movs	r2, #0
 80031e8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80031ec:	68fb      	ldr	r3, [r7, #12]
 80031ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80031f0:	f043 0220 	orr.w	r2, r3, #32
 80031f4:	68fb      	ldr	r3, [r7, #12]
 80031f6:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80031f8:	68fb      	ldr	r3, [r7, #12]
 80031fa:	2200      	movs	r2, #0
 80031fc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003200:	2301      	movs	r3, #1
 8003202:	e023      	b.n	800324c <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003204:	68bb      	ldr	r3, [r7, #8]
 8003206:	0c1b      	lsrs	r3, r3, #16
 8003208:	b2db      	uxtb	r3, r3
 800320a:	2b01      	cmp	r3, #1
 800320c:	d10d      	bne.n	800322a <I2C_WaitOnFlagUntilTimeout+0xca>
 800320e:	68fb      	ldr	r3, [r7, #12]
 8003210:	681b      	ldr	r3, [r3, #0]
 8003212:	695b      	ldr	r3, [r3, #20]
 8003214:	43da      	mvns	r2, r3
 8003216:	68bb      	ldr	r3, [r7, #8]
 8003218:	4013      	ands	r3, r2
 800321a:	b29b      	uxth	r3, r3
 800321c:	2b00      	cmp	r3, #0
 800321e:	bf0c      	ite	eq
 8003220:	2301      	moveq	r3, #1
 8003222:	2300      	movne	r3, #0
 8003224:	b2db      	uxtb	r3, r3
 8003226:	461a      	mov	r2, r3
 8003228:	e00c      	b.n	8003244 <I2C_WaitOnFlagUntilTimeout+0xe4>
 800322a:	68fb      	ldr	r3, [r7, #12]
 800322c:	681b      	ldr	r3, [r3, #0]
 800322e:	699b      	ldr	r3, [r3, #24]
 8003230:	43da      	mvns	r2, r3
 8003232:	68bb      	ldr	r3, [r7, #8]
 8003234:	4013      	ands	r3, r2
 8003236:	b29b      	uxth	r3, r3
 8003238:	2b00      	cmp	r3, #0
 800323a:	bf0c      	ite	eq
 800323c:	2301      	moveq	r3, #1
 800323e:	2300      	movne	r3, #0
 8003240:	b2db      	uxtb	r3, r3
 8003242:	461a      	mov	r2, r3
 8003244:	79fb      	ldrb	r3, [r7, #7]
 8003246:	429a      	cmp	r2, r3
 8003248:	d093      	beq.n	8003172 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800324a:	2300      	movs	r3, #0
}
 800324c:	4618      	mov	r0, r3
 800324e:	3710      	adds	r7, #16
 8003250:	46bd      	mov	sp, r7
 8003252:	bd80      	pop	{r7, pc}

08003254 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8003254:	b580      	push	{r7, lr}
 8003256:	b084      	sub	sp, #16
 8003258:	af00      	add	r7, sp, #0
 800325a:	60f8      	str	r0, [r7, #12]
 800325c:	60b9      	str	r1, [r7, #8]
 800325e:	607a      	str	r2, [r7, #4]
 8003260:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003262:	e071      	b.n	8003348 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003264:	68fb      	ldr	r3, [r7, #12]
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	695b      	ldr	r3, [r3, #20]
 800326a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800326e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003272:	d123      	bne.n	80032bc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003274:	68fb      	ldr	r3, [r7, #12]
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	681a      	ldr	r2, [r3, #0]
 800327a:	68fb      	ldr	r3, [r7, #12]
 800327c:	681b      	ldr	r3, [r3, #0]
 800327e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003282:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003284:	68fb      	ldr	r3, [r7, #12]
 8003286:	681b      	ldr	r3, [r3, #0]
 8003288:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800328c:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800328e:	68fb      	ldr	r3, [r7, #12]
 8003290:	2200      	movs	r2, #0
 8003292:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003294:	68fb      	ldr	r3, [r7, #12]
 8003296:	2220      	movs	r2, #32
 8003298:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800329c:	68fb      	ldr	r3, [r7, #12]
 800329e:	2200      	movs	r2, #0
 80032a0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80032a4:	68fb      	ldr	r3, [r7, #12]
 80032a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80032a8:	f043 0204 	orr.w	r2, r3, #4
 80032ac:	68fb      	ldr	r3, [r7, #12]
 80032ae:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80032b0:	68fb      	ldr	r3, [r7, #12]
 80032b2:	2200      	movs	r2, #0
 80032b4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 80032b8:	2301      	movs	r3, #1
 80032ba:	e067      	b.n	800338c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	f1b3 3fff 	cmp.w	r3, #4294967295
 80032c2:	d041      	beq.n	8003348 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80032c4:	f7fe fe80 	bl	8001fc8 <HAL_GetTick>
 80032c8:	4602      	mov	r2, r0
 80032ca:	683b      	ldr	r3, [r7, #0]
 80032cc:	1ad3      	subs	r3, r2, r3
 80032ce:	687a      	ldr	r2, [r7, #4]
 80032d0:	429a      	cmp	r2, r3
 80032d2:	d302      	bcc.n	80032da <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	2b00      	cmp	r3, #0
 80032d8:	d136      	bne.n	8003348 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 80032da:	68bb      	ldr	r3, [r7, #8]
 80032dc:	0c1b      	lsrs	r3, r3, #16
 80032de:	b2db      	uxtb	r3, r3
 80032e0:	2b01      	cmp	r3, #1
 80032e2:	d10c      	bne.n	80032fe <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 80032e4:	68fb      	ldr	r3, [r7, #12]
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	695b      	ldr	r3, [r3, #20]
 80032ea:	43da      	mvns	r2, r3
 80032ec:	68bb      	ldr	r3, [r7, #8]
 80032ee:	4013      	ands	r3, r2
 80032f0:	b29b      	uxth	r3, r3
 80032f2:	2b00      	cmp	r3, #0
 80032f4:	bf14      	ite	ne
 80032f6:	2301      	movne	r3, #1
 80032f8:	2300      	moveq	r3, #0
 80032fa:	b2db      	uxtb	r3, r3
 80032fc:	e00b      	b.n	8003316 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 80032fe:	68fb      	ldr	r3, [r7, #12]
 8003300:	681b      	ldr	r3, [r3, #0]
 8003302:	699b      	ldr	r3, [r3, #24]
 8003304:	43da      	mvns	r2, r3
 8003306:	68bb      	ldr	r3, [r7, #8]
 8003308:	4013      	ands	r3, r2
 800330a:	b29b      	uxth	r3, r3
 800330c:	2b00      	cmp	r3, #0
 800330e:	bf14      	ite	ne
 8003310:	2301      	movne	r3, #1
 8003312:	2300      	moveq	r3, #0
 8003314:	b2db      	uxtb	r3, r3
 8003316:	2b00      	cmp	r3, #0
 8003318:	d016      	beq.n	8003348 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800331a:	68fb      	ldr	r3, [r7, #12]
 800331c:	2200      	movs	r2, #0
 800331e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003320:	68fb      	ldr	r3, [r7, #12]
 8003322:	2220      	movs	r2, #32
 8003324:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003328:	68fb      	ldr	r3, [r7, #12]
 800332a:	2200      	movs	r2, #0
 800332c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003330:	68fb      	ldr	r3, [r7, #12]
 8003332:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003334:	f043 0220 	orr.w	r2, r3, #32
 8003338:	68fb      	ldr	r3, [r7, #12]
 800333a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800333c:	68fb      	ldr	r3, [r7, #12]
 800333e:	2200      	movs	r2, #0
 8003340:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003344:	2301      	movs	r3, #1
 8003346:	e021      	b.n	800338c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003348:	68bb      	ldr	r3, [r7, #8]
 800334a:	0c1b      	lsrs	r3, r3, #16
 800334c:	b2db      	uxtb	r3, r3
 800334e:	2b01      	cmp	r3, #1
 8003350:	d10c      	bne.n	800336c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8003352:	68fb      	ldr	r3, [r7, #12]
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	695b      	ldr	r3, [r3, #20]
 8003358:	43da      	mvns	r2, r3
 800335a:	68bb      	ldr	r3, [r7, #8]
 800335c:	4013      	ands	r3, r2
 800335e:	b29b      	uxth	r3, r3
 8003360:	2b00      	cmp	r3, #0
 8003362:	bf14      	ite	ne
 8003364:	2301      	movne	r3, #1
 8003366:	2300      	moveq	r3, #0
 8003368:	b2db      	uxtb	r3, r3
 800336a:	e00b      	b.n	8003384 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 800336c:	68fb      	ldr	r3, [r7, #12]
 800336e:	681b      	ldr	r3, [r3, #0]
 8003370:	699b      	ldr	r3, [r3, #24]
 8003372:	43da      	mvns	r2, r3
 8003374:	68bb      	ldr	r3, [r7, #8]
 8003376:	4013      	ands	r3, r2
 8003378:	b29b      	uxth	r3, r3
 800337a:	2b00      	cmp	r3, #0
 800337c:	bf14      	ite	ne
 800337e:	2301      	movne	r3, #1
 8003380:	2300      	moveq	r3, #0
 8003382:	b2db      	uxtb	r3, r3
 8003384:	2b00      	cmp	r3, #0
 8003386:	f47f af6d 	bne.w	8003264 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 800338a:	2300      	movs	r3, #0
}
 800338c:	4618      	mov	r0, r3
 800338e:	3710      	adds	r7, #16
 8003390:	46bd      	mov	sp, r7
 8003392:	bd80      	pop	{r7, pc}

08003394 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003394:	b580      	push	{r7, lr}
 8003396:	b084      	sub	sp, #16
 8003398:	af00      	add	r7, sp, #0
 800339a:	60f8      	str	r0, [r7, #12]
 800339c:	60b9      	str	r1, [r7, #8]
 800339e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80033a0:	e034      	b.n	800340c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80033a2:	68f8      	ldr	r0, [r7, #12]
 80033a4:	f000 f8e3 	bl	800356e <I2C_IsAcknowledgeFailed>
 80033a8:	4603      	mov	r3, r0
 80033aa:	2b00      	cmp	r3, #0
 80033ac:	d001      	beq.n	80033b2 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80033ae:	2301      	movs	r3, #1
 80033b0:	e034      	b.n	800341c <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80033b2:	68bb      	ldr	r3, [r7, #8]
 80033b4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80033b8:	d028      	beq.n	800340c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80033ba:	f7fe fe05 	bl	8001fc8 <HAL_GetTick>
 80033be:	4602      	mov	r2, r0
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	1ad3      	subs	r3, r2, r3
 80033c4:	68ba      	ldr	r2, [r7, #8]
 80033c6:	429a      	cmp	r2, r3
 80033c8:	d302      	bcc.n	80033d0 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80033ca:	68bb      	ldr	r3, [r7, #8]
 80033cc:	2b00      	cmp	r3, #0
 80033ce:	d11d      	bne.n	800340c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 80033d0:	68fb      	ldr	r3, [r7, #12]
 80033d2:	681b      	ldr	r3, [r3, #0]
 80033d4:	695b      	ldr	r3, [r3, #20]
 80033d6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80033da:	2b80      	cmp	r3, #128	@ 0x80
 80033dc:	d016      	beq.n	800340c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80033de:	68fb      	ldr	r3, [r7, #12]
 80033e0:	2200      	movs	r2, #0
 80033e2:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80033e4:	68fb      	ldr	r3, [r7, #12]
 80033e6:	2220      	movs	r2, #32
 80033e8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80033ec:	68fb      	ldr	r3, [r7, #12]
 80033ee:	2200      	movs	r2, #0
 80033f0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80033f4:	68fb      	ldr	r3, [r7, #12]
 80033f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80033f8:	f043 0220 	orr.w	r2, r3, #32
 80033fc:	68fb      	ldr	r3, [r7, #12]
 80033fe:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003400:	68fb      	ldr	r3, [r7, #12]
 8003402:	2200      	movs	r2, #0
 8003404:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003408:	2301      	movs	r3, #1
 800340a:	e007      	b.n	800341c <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800340c:	68fb      	ldr	r3, [r7, #12]
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	695b      	ldr	r3, [r3, #20]
 8003412:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003416:	2b80      	cmp	r3, #128	@ 0x80
 8003418:	d1c3      	bne.n	80033a2 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800341a:	2300      	movs	r3, #0
}
 800341c:	4618      	mov	r0, r3
 800341e:	3710      	adds	r7, #16
 8003420:	46bd      	mov	sp, r7
 8003422:	bd80      	pop	{r7, pc}

08003424 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003424:	b580      	push	{r7, lr}
 8003426:	b084      	sub	sp, #16
 8003428:	af00      	add	r7, sp, #0
 800342a:	60f8      	str	r0, [r7, #12]
 800342c:	60b9      	str	r1, [r7, #8]
 800342e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003430:	e034      	b.n	800349c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003432:	68f8      	ldr	r0, [r7, #12]
 8003434:	f000 f89b 	bl	800356e <I2C_IsAcknowledgeFailed>
 8003438:	4603      	mov	r3, r0
 800343a:	2b00      	cmp	r3, #0
 800343c:	d001      	beq.n	8003442 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800343e:	2301      	movs	r3, #1
 8003440:	e034      	b.n	80034ac <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003442:	68bb      	ldr	r3, [r7, #8]
 8003444:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003448:	d028      	beq.n	800349c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800344a:	f7fe fdbd 	bl	8001fc8 <HAL_GetTick>
 800344e:	4602      	mov	r2, r0
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	1ad3      	subs	r3, r2, r3
 8003454:	68ba      	ldr	r2, [r7, #8]
 8003456:	429a      	cmp	r2, r3
 8003458:	d302      	bcc.n	8003460 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 800345a:	68bb      	ldr	r3, [r7, #8]
 800345c:	2b00      	cmp	r3, #0
 800345e:	d11d      	bne.n	800349c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8003460:	68fb      	ldr	r3, [r7, #12]
 8003462:	681b      	ldr	r3, [r3, #0]
 8003464:	695b      	ldr	r3, [r3, #20]
 8003466:	f003 0304 	and.w	r3, r3, #4
 800346a:	2b04      	cmp	r3, #4
 800346c:	d016      	beq.n	800349c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800346e:	68fb      	ldr	r3, [r7, #12]
 8003470:	2200      	movs	r2, #0
 8003472:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003474:	68fb      	ldr	r3, [r7, #12]
 8003476:	2220      	movs	r2, #32
 8003478:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 800347c:	68fb      	ldr	r3, [r7, #12]
 800347e:	2200      	movs	r2, #0
 8003480:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003484:	68fb      	ldr	r3, [r7, #12]
 8003486:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003488:	f043 0220 	orr.w	r2, r3, #32
 800348c:	68fb      	ldr	r3, [r7, #12]
 800348e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003490:	68fb      	ldr	r3, [r7, #12]
 8003492:	2200      	movs	r2, #0
 8003494:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003498:	2301      	movs	r3, #1
 800349a:	e007      	b.n	80034ac <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800349c:	68fb      	ldr	r3, [r7, #12]
 800349e:	681b      	ldr	r3, [r3, #0]
 80034a0:	695b      	ldr	r3, [r3, #20]
 80034a2:	f003 0304 	and.w	r3, r3, #4
 80034a6:	2b04      	cmp	r3, #4
 80034a8:	d1c3      	bne.n	8003432 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80034aa:	2300      	movs	r3, #0
}
 80034ac:	4618      	mov	r0, r3
 80034ae:	3710      	adds	r7, #16
 80034b0:	46bd      	mov	sp, r7
 80034b2:	bd80      	pop	{r7, pc}

080034b4 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80034b4:	b580      	push	{r7, lr}
 80034b6:	b084      	sub	sp, #16
 80034b8:	af00      	add	r7, sp, #0
 80034ba:	60f8      	str	r0, [r7, #12]
 80034bc:	60b9      	str	r1, [r7, #8]
 80034be:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80034c0:	e049      	b.n	8003556 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80034c2:	68fb      	ldr	r3, [r7, #12]
 80034c4:	681b      	ldr	r3, [r3, #0]
 80034c6:	695b      	ldr	r3, [r3, #20]
 80034c8:	f003 0310 	and.w	r3, r3, #16
 80034cc:	2b10      	cmp	r3, #16
 80034ce:	d119      	bne.n	8003504 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80034d0:	68fb      	ldr	r3, [r7, #12]
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	f06f 0210 	mvn.w	r2, #16
 80034d8:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80034da:	68fb      	ldr	r3, [r7, #12]
 80034dc:	2200      	movs	r2, #0
 80034de:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80034e0:	68fb      	ldr	r3, [r7, #12]
 80034e2:	2220      	movs	r2, #32
 80034e4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80034e8:	68fb      	ldr	r3, [r7, #12]
 80034ea:	2200      	movs	r2, #0
 80034ec:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 80034f0:	68fb      	ldr	r3, [r7, #12]
 80034f2:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80034f4:	68fb      	ldr	r3, [r7, #12]
 80034f6:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80034f8:	68fb      	ldr	r3, [r7, #12]
 80034fa:	2200      	movs	r2, #0
 80034fc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8003500:	2301      	movs	r3, #1
 8003502:	e030      	b.n	8003566 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003504:	f7fe fd60 	bl	8001fc8 <HAL_GetTick>
 8003508:	4602      	mov	r2, r0
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	1ad3      	subs	r3, r2, r3
 800350e:	68ba      	ldr	r2, [r7, #8]
 8003510:	429a      	cmp	r2, r3
 8003512:	d302      	bcc.n	800351a <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8003514:	68bb      	ldr	r3, [r7, #8]
 8003516:	2b00      	cmp	r3, #0
 8003518:	d11d      	bne.n	8003556 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 800351a:	68fb      	ldr	r3, [r7, #12]
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	695b      	ldr	r3, [r3, #20]
 8003520:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003524:	2b40      	cmp	r3, #64	@ 0x40
 8003526:	d016      	beq.n	8003556 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003528:	68fb      	ldr	r3, [r7, #12]
 800352a:	2200      	movs	r2, #0
 800352c:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800352e:	68fb      	ldr	r3, [r7, #12]
 8003530:	2220      	movs	r2, #32
 8003532:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003536:	68fb      	ldr	r3, [r7, #12]
 8003538:	2200      	movs	r2, #0
 800353a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800353e:	68fb      	ldr	r3, [r7, #12]
 8003540:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003542:	f043 0220 	orr.w	r2, r3, #32
 8003546:	68fb      	ldr	r3, [r7, #12]
 8003548:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800354a:	68fb      	ldr	r3, [r7, #12]
 800354c:	2200      	movs	r2, #0
 800354e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8003552:	2301      	movs	r3, #1
 8003554:	e007      	b.n	8003566 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003556:	68fb      	ldr	r3, [r7, #12]
 8003558:	681b      	ldr	r3, [r3, #0]
 800355a:	695b      	ldr	r3, [r3, #20]
 800355c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003560:	2b40      	cmp	r3, #64	@ 0x40
 8003562:	d1ae      	bne.n	80034c2 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003564:	2300      	movs	r3, #0
}
 8003566:	4618      	mov	r0, r3
 8003568:	3710      	adds	r7, #16
 800356a:	46bd      	mov	sp, r7
 800356c:	bd80      	pop	{r7, pc}

0800356e <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 800356e:	b480      	push	{r7}
 8003570:	b083      	sub	sp, #12
 8003572:	af00      	add	r7, sp, #0
 8003574:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	695b      	ldr	r3, [r3, #20]
 800357c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003580:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003584:	d11b      	bne.n	80035be <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	681b      	ldr	r3, [r3, #0]
 800358a:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800358e:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	2200      	movs	r2, #0
 8003594:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	2220      	movs	r2, #32
 800359a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	2200      	movs	r2, #0
 80035a2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80035aa:	f043 0204 	orr.w	r2, r3, #4
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	2200      	movs	r2, #0
 80035b6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 80035ba:	2301      	movs	r3, #1
 80035bc:	e000      	b.n	80035c0 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80035be:	2300      	movs	r3, #0
}
 80035c0:	4618      	mov	r0, r3
 80035c2:	370c      	adds	r7, #12
 80035c4:	46bd      	mov	sp, r7
 80035c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035ca:	4770      	bx	lr

080035cc <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80035cc:	b580      	push	{r7, lr}
 80035ce:	b086      	sub	sp, #24
 80035d0:	af00      	add	r7, sp, #0
 80035d2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	2b00      	cmp	r3, #0
 80035d8:	d101      	bne.n	80035de <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80035da:	2301      	movs	r3, #1
 80035dc:	e267      	b.n	8003aae <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	681b      	ldr	r3, [r3, #0]
 80035e2:	f003 0301 	and.w	r3, r3, #1
 80035e6:	2b00      	cmp	r3, #0
 80035e8:	d075      	beq.n	80036d6 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80035ea:	4b88      	ldr	r3, [pc, #544]	@ (800380c <HAL_RCC_OscConfig+0x240>)
 80035ec:	689b      	ldr	r3, [r3, #8]
 80035ee:	f003 030c 	and.w	r3, r3, #12
 80035f2:	2b04      	cmp	r3, #4
 80035f4:	d00c      	beq.n	8003610 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80035f6:	4b85      	ldr	r3, [pc, #532]	@ (800380c <HAL_RCC_OscConfig+0x240>)
 80035f8:	689b      	ldr	r3, [r3, #8]
 80035fa:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80035fe:	2b08      	cmp	r3, #8
 8003600:	d112      	bne.n	8003628 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003602:	4b82      	ldr	r3, [pc, #520]	@ (800380c <HAL_RCC_OscConfig+0x240>)
 8003604:	685b      	ldr	r3, [r3, #4]
 8003606:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800360a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800360e:	d10b      	bne.n	8003628 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003610:	4b7e      	ldr	r3, [pc, #504]	@ (800380c <HAL_RCC_OscConfig+0x240>)
 8003612:	681b      	ldr	r3, [r3, #0]
 8003614:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003618:	2b00      	cmp	r3, #0
 800361a:	d05b      	beq.n	80036d4 <HAL_RCC_OscConfig+0x108>
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	685b      	ldr	r3, [r3, #4]
 8003620:	2b00      	cmp	r3, #0
 8003622:	d157      	bne.n	80036d4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003624:	2301      	movs	r3, #1
 8003626:	e242      	b.n	8003aae <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	685b      	ldr	r3, [r3, #4]
 800362c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003630:	d106      	bne.n	8003640 <HAL_RCC_OscConfig+0x74>
 8003632:	4b76      	ldr	r3, [pc, #472]	@ (800380c <HAL_RCC_OscConfig+0x240>)
 8003634:	681b      	ldr	r3, [r3, #0]
 8003636:	4a75      	ldr	r2, [pc, #468]	@ (800380c <HAL_RCC_OscConfig+0x240>)
 8003638:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800363c:	6013      	str	r3, [r2, #0]
 800363e:	e01d      	b.n	800367c <HAL_RCC_OscConfig+0xb0>
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	685b      	ldr	r3, [r3, #4]
 8003644:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003648:	d10c      	bne.n	8003664 <HAL_RCC_OscConfig+0x98>
 800364a:	4b70      	ldr	r3, [pc, #448]	@ (800380c <HAL_RCC_OscConfig+0x240>)
 800364c:	681b      	ldr	r3, [r3, #0]
 800364e:	4a6f      	ldr	r2, [pc, #444]	@ (800380c <HAL_RCC_OscConfig+0x240>)
 8003650:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003654:	6013      	str	r3, [r2, #0]
 8003656:	4b6d      	ldr	r3, [pc, #436]	@ (800380c <HAL_RCC_OscConfig+0x240>)
 8003658:	681b      	ldr	r3, [r3, #0]
 800365a:	4a6c      	ldr	r2, [pc, #432]	@ (800380c <HAL_RCC_OscConfig+0x240>)
 800365c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003660:	6013      	str	r3, [r2, #0]
 8003662:	e00b      	b.n	800367c <HAL_RCC_OscConfig+0xb0>
 8003664:	4b69      	ldr	r3, [pc, #420]	@ (800380c <HAL_RCC_OscConfig+0x240>)
 8003666:	681b      	ldr	r3, [r3, #0]
 8003668:	4a68      	ldr	r2, [pc, #416]	@ (800380c <HAL_RCC_OscConfig+0x240>)
 800366a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800366e:	6013      	str	r3, [r2, #0]
 8003670:	4b66      	ldr	r3, [pc, #408]	@ (800380c <HAL_RCC_OscConfig+0x240>)
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	4a65      	ldr	r2, [pc, #404]	@ (800380c <HAL_RCC_OscConfig+0x240>)
 8003676:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800367a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	685b      	ldr	r3, [r3, #4]
 8003680:	2b00      	cmp	r3, #0
 8003682:	d013      	beq.n	80036ac <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003684:	f7fe fca0 	bl	8001fc8 <HAL_GetTick>
 8003688:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800368a:	e008      	b.n	800369e <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800368c:	f7fe fc9c 	bl	8001fc8 <HAL_GetTick>
 8003690:	4602      	mov	r2, r0
 8003692:	693b      	ldr	r3, [r7, #16]
 8003694:	1ad3      	subs	r3, r2, r3
 8003696:	2b64      	cmp	r3, #100	@ 0x64
 8003698:	d901      	bls.n	800369e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800369a:	2303      	movs	r3, #3
 800369c:	e207      	b.n	8003aae <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800369e:	4b5b      	ldr	r3, [pc, #364]	@ (800380c <HAL_RCC_OscConfig+0x240>)
 80036a0:	681b      	ldr	r3, [r3, #0]
 80036a2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80036a6:	2b00      	cmp	r3, #0
 80036a8:	d0f0      	beq.n	800368c <HAL_RCC_OscConfig+0xc0>
 80036aa:	e014      	b.n	80036d6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80036ac:	f7fe fc8c 	bl	8001fc8 <HAL_GetTick>
 80036b0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80036b2:	e008      	b.n	80036c6 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80036b4:	f7fe fc88 	bl	8001fc8 <HAL_GetTick>
 80036b8:	4602      	mov	r2, r0
 80036ba:	693b      	ldr	r3, [r7, #16]
 80036bc:	1ad3      	subs	r3, r2, r3
 80036be:	2b64      	cmp	r3, #100	@ 0x64
 80036c0:	d901      	bls.n	80036c6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80036c2:	2303      	movs	r3, #3
 80036c4:	e1f3      	b.n	8003aae <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80036c6:	4b51      	ldr	r3, [pc, #324]	@ (800380c <HAL_RCC_OscConfig+0x240>)
 80036c8:	681b      	ldr	r3, [r3, #0]
 80036ca:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80036ce:	2b00      	cmp	r3, #0
 80036d0:	d1f0      	bne.n	80036b4 <HAL_RCC_OscConfig+0xe8>
 80036d2:	e000      	b.n	80036d6 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80036d4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	681b      	ldr	r3, [r3, #0]
 80036da:	f003 0302 	and.w	r3, r3, #2
 80036de:	2b00      	cmp	r3, #0
 80036e0:	d063      	beq.n	80037aa <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80036e2:	4b4a      	ldr	r3, [pc, #296]	@ (800380c <HAL_RCC_OscConfig+0x240>)
 80036e4:	689b      	ldr	r3, [r3, #8]
 80036e6:	f003 030c 	and.w	r3, r3, #12
 80036ea:	2b00      	cmp	r3, #0
 80036ec:	d00b      	beq.n	8003706 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80036ee:	4b47      	ldr	r3, [pc, #284]	@ (800380c <HAL_RCC_OscConfig+0x240>)
 80036f0:	689b      	ldr	r3, [r3, #8]
 80036f2:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80036f6:	2b08      	cmp	r3, #8
 80036f8:	d11c      	bne.n	8003734 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80036fa:	4b44      	ldr	r3, [pc, #272]	@ (800380c <HAL_RCC_OscConfig+0x240>)
 80036fc:	685b      	ldr	r3, [r3, #4]
 80036fe:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003702:	2b00      	cmp	r3, #0
 8003704:	d116      	bne.n	8003734 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003706:	4b41      	ldr	r3, [pc, #260]	@ (800380c <HAL_RCC_OscConfig+0x240>)
 8003708:	681b      	ldr	r3, [r3, #0]
 800370a:	f003 0302 	and.w	r3, r3, #2
 800370e:	2b00      	cmp	r3, #0
 8003710:	d005      	beq.n	800371e <HAL_RCC_OscConfig+0x152>
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	68db      	ldr	r3, [r3, #12]
 8003716:	2b01      	cmp	r3, #1
 8003718:	d001      	beq.n	800371e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800371a:	2301      	movs	r3, #1
 800371c:	e1c7      	b.n	8003aae <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800371e:	4b3b      	ldr	r3, [pc, #236]	@ (800380c <HAL_RCC_OscConfig+0x240>)
 8003720:	681b      	ldr	r3, [r3, #0]
 8003722:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	691b      	ldr	r3, [r3, #16]
 800372a:	00db      	lsls	r3, r3, #3
 800372c:	4937      	ldr	r1, [pc, #220]	@ (800380c <HAL_RCC_OscConfig+0x240>)
 800372e:	4313      	orrs	r3, r2
 8003730:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003732:	e03a      	b.n	80037aa <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	68db      	ldr	r3, [r3, #12]
 8003738:	2b00      	cmp	r3, #0
 800373a:	d020      	beq.n	800377e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800373c:	4b34      	ldr	r3, [pc, #208]	@ (8003810 <HAL_RCC_OscConfig+0x244>)
 800373e:	2201      	movs	r2, #1
 8003740:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003742:	f7fe fc41 	bl	8001fc8 <HAL_GetTick>
 8003746:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003748:	e008      	b.n	800375c <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800374a:	f7fe fc3d 	bl	8001fc8 <HAL_GetTick>
 800374e:	4602      	mov	r2, r0
 8003750:	693b      	ldr	r3, [r7, #16]
 8003752:	1ad3      	subs	r3, r2, r3
 8003754:	2b02      	cmp	r3, #2
 8003756:	d901      	bls.n	800375c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003758:	2303      	movs	r3, #3
 800375a:	e1a8      	b.n	8003aae <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800375c:	4b2b      	ldr	r3, [pc, #172]	@ (800380c <HAL_RCC_OscConfig+0x240>)
 800375e:	681b      	ldr	r3, [r3, #0]
 8003760:	f003 0302 	and.w	r3, r3, #2
 8003764:	2b00      	cmp	r3, #0
 8003766:	d0f0      	beq.n	800374a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003768:	4b28      	ldr	r3, [pc, #160]	@ (800380c <HAL_RCC_OscConfig+0x240>)
 800376a:	681b      	ldr	r3, [r3, #0]
 800376c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	691b      	ldr	r3, [r3, #16]
 8003774:	00db      	lsls	r3, r3, #3
 8003776:	4925      	ldr	r1, [pc, #148]	@ (800380c <HAL_RCC_OscConfig+0x240>)
 8003778:	4313      	orrs	r3, r2
 800377a:	600b      	str	r3, [r1, #0]
 800377c:	e015      	b.n	80037aa <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800377e:	4b24      	ldr	r3, [pc, #144]	@ (8003810 <HAL_RCC_OscConfig+0x244>)
 8003780:	2200      	movs	r2, #0
 8003782:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003784:	f7fe fc20 	bl	8001fc8 <HAL_GetTick>
 8003788:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800378a:	e008      	b.n	800379e <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800378c:	f7fe fc1c 	bl	8001fc8 <HAL_GetTick>
 8003790:	4602      	mov	r2, r0
 8003792:	693b      	ldr	r3, [r7, #16]
 8003794:	1ad3      	subs	r3, r2, r3
 8003796:	2b02      	cmp	r3, #2
 8003798:	d901      	bls.n	800379e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800379a:	2303      	movs	r3, #3
 800379c:	e187      	b.n	8003aae <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800379e:	4b1b      	ldr	r3, [pc, #108]	@ (800380c <HAL_RCC_OscConfig+0x240>)
 80037a0:	681b      	ldr	r3, [r3, #0]
 80037a2:	f003 0302 	and.w	r3, r3, #2
 80037a6:	2b00      	cmp	r3, #0
 80037a8:	d1f0      	bne.n	800378c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	681b      	ldr	r3, [r3, #0]
 80037ae:	f003 0308 	and.w	r3, r3, #8
 80037b2:	2b00      	cmp	r3, #0
 80037b4:	d036      	beq.n	8003824 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	695b      	ldr	r3, [r3, #20]
 80037ba:	2b00      	cmp	r3, #0
 80037bc:	d016      	beq.n	80037ec <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80037be:	4b15      	ldr	r3, [pc, #84]	@ (8003814 <HAL_RCC_OscConfig+0x248>)
 80037c0:	2201      	movs	r2, #1
 80037c2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80037c4:	f7fe fc00 	bl	8001fc8 <HAL_GetTick>
 80037c8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80037ca:	e008      	b.n	80037de <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80037cc:	f7fe fbfc 	bl	8001fc8 <HAL_GetTick>
 80037d0:	4602      	mov	r2, r0
 80037d2:	693b      	ldr	r3, [r7, #16]
 80037d4:	1ad3      	subs	r3, r2, r3
 80037d6:	2b02      	cmp	r3, #2
 80037d8:	d901      	bls.n	80037de <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80037da:	2303      	movs	r3, #3
 80037dc:	e167      	b.n	8003aae <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80037de:	4b0b      	ldr	r3, [pc, #44]	@ (800380c <HAL_RCC_OscConfig+0x240>)
 80037e0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80037e2:	f003 0302 	and.w	r3, r3, #2
 80037e6:	2b00      	cmp	r3, #0
 80037e8:	d0f0      	beq.n	80037cc <HAL_RCC_OscConfig+0x200>
 80037ea:	e01b      	b.n	8003824 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80037ec:	4b09      	ldr	r3, [pc, #36]	@ (8003814 <HAL_RCC_OscConfig+0x248>)
 80037ee:	2200      	movs	r2, #0
 80037f0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80037f2:	f7fe fbe9 	bl	8001fc8 <HAL_GetTick>
 80037f6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80037f8:	e00e      	b.n	8003818 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80037fa:	f7fe fbe5 	bl	8001fc8 <HAL_GetTick>
 80037fe:	4602      	mov	r2, r0
 8003800:	693b      	ldr	r3, [r7, #16]
 8003802:	1ad3      	subs	r3, r2, r3
 8003804:	2b02      	cmp	r3, #2
 8003806:	d907      	bls.n	8003818 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8003808:	2303      	movs	r3, #3
 800380a:	e150      	b.n	8003aae <HAL_RCC_OscConfig+0x4e2>
 800380c:	40023800 	.word	0x40023800
 8003810:	42470000 	.word	0x42470000
 8003814:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003818:	4b88      	ldr	r3, [pc, #544]	@ (8003a3c <HAL_RCC_OscConfig+0x470>)
 800381a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800381c:	f003 0302 	and.w	r3, r3, #2
 8003820:	2b00      	cmp	r3, #0
 8003822:	d1ea      	bne.n	80037fa <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	681b      	ldr	r3, [r3, #0]
 8003828:	f003 0304 	and.w	r3, r3, #4
 800382c:	2b00      	cmp	r3, #0
 800382e:	f000 8097 	beq.w	8003960 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003832:	2300      	movs	r3, #0
 8003834:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003836:	4b81      	ldr	r3, [pc, #516]	@ (8003a3c <HAL_RCC_OscConfig+0x470>)
 8003838:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800383a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800383e:	2b00      	cmp	r3, #0
 8003840:	d10f      	bne.n	8003862 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003842:	2300      	movs	r3, #0
 8003844:	60bb      	str	r3, [r7, #8]
 8003846:	4b7d      	ldr	r3, [pc, #500]	@ (8003a3c <HAL_RCC_OscConfig+0x470>)
 8003848:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800384a:	4a7c      	ldr	r2, [pc, #496]	@ (8003a3c <HAL_RCC_OscConfig+0x470>)
 800384c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003850:	6413      	str	r3, [r2, #64]	@ 0x40
 8003852:	4b7a      	ldr	r3, [pc, #488]	@ (8003a3c <HAL_RCC_OscConfig+0x470>)
 8003854:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003856:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800385a:	60bb      	str	r3, [r7, #8]
 800385c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800385e:	2301      	movs	r3, #1
 8003860:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003862:	4b77      	ldr	r3, [pc, #476]	@ (8003a40 <HAL_RCC_OscConfig+0x474>)
 8003864:	681b      	ldr	r3, [r3, #0]
 8003866:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800386a:	2b00      	cmp	r3, #0
 800386c:	d118      	bne.n	80038a0 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800386e:	4b74      	ldr	r3, [pc, #464]	@ (8003a40 <HAL_RCC_OscConfig+0x474>)
 8003870:	681b      	ldr	r3, [r3, #0]
 8003872:	4a73      	ldr	r2, [pc, #460]	@ (8003a40 <HAL_RCC_OscConfig+0x474>)
 8003874:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003878:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800387a:	f7fe fba5 	bl	8001fc8 <HAL_GetTick>
 800387e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003880:	e008      	b.n	8003894 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003882:	f7fe fba1 	bl	8001fc8 <HAL_GetTick>
 8003886:	4602      	mov	r2, r0
 8003888:	693b      	ldr	r3, [r7, #16]
 800388a:	1ad3      	subs	r3, r2, r3
 800388c:	2b02      	cmp	r3, #2
 800388e:	d901      	bls.n	8003894 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8003890:	2303      	movs	r3, #3
 8003892:	e10c      	b.n	8003aae <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003894:	4b6a      	ldr	r3, [pc, #424]	@ (8003a40 <HAL_RCC_OscConfig+0x474>)
 8003896:	681b      	ldr	r3, [r3, #0]
 8003898:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800389c:	2b00      	cmp	r3, #0
 800389e:	d0f0      	beq.n	8003882 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	689b      	ldr	r3, [r3, #8]
 80038a4:	2b01      	cmp	r3, #1
 80038a6:	d106      	bne.n	80038b6 <HAL_RCC_OscConfig+0x2ea>
 80038a8:	4b64      	ldr	r3, [pc, #400]	@ (8003a3c <HAL_RCC_OscConfig+0x470>)
 80038aa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80038ac:	4a63      	ldr	r2, [pc, #396]	@ (8003a3c <HAL_RCC_OscConfig+0x470>)
 80038ae:	f043 0301 	orr.w	r3, r3, #1
 80038b2:	6713      	str	r3, [r2, #112]	@ 0x70
 80038b4:	e01c      	b.n	80038f0 <HAL_RCC_OscConfig+0x324>
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	689b      	ldr	r3, [r3, #8]
 80038ba:	2b05      	cmp	r3, #5
 80038bc:	d10c      	bne.n	80038d8 <HAL_RCC_OscConfig+0x30c>
 80038be:	4b5f      	ldr	r3, [pc, #380]	@ (8003a3c <HAL_RCC_OscConfig+0x470>)
 80038c0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80038c2:	4a5e      	ldr	r2, [pc, #376]	@ (8003a3c <HAL_RCC_OscConfig+0x470>)
 80038c4:	f043 0304 	orr.w	r3, r3, #4
 80038c8:	6713      	str	r3, [r2, #112]	@ 0x70
 80038ca:	4b5c      	ldr	r3, [pc, #368]	@ (8003a3c <HAL_RCC_OscConfig+0x470>)
 80038cc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80038ce:	4a5b      	ldr	r2, [pc, #364]	@ (8003a3c <HAL_RCC_OscConfig+0x470>)
 80038d0:	f043 0301 	orr.w	r3, r3, #1
 80038d4:	6713      	str	r3, [r2, #112]	@ 0x70
 80038d6:	e00b      	b.n	80038f0 <HAL_RCC_OscConfig+0x324>
 80038d8:	4b58      	ldr	r3, [pc, #352]	@ (8003a3c <HAL_RCC_OscConfig+0x470>)
 80038da:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80038dc:	4a57      	ldr	r2, [pc, #348]	@ (8003a3c <HAL_RCC_OscConfig+0x470>)
 80038de:	f023 0301 	bic.w	r3, r3, #1
 80038e2:	6713      	str	r3, [r2, #112]	@ 0x70
 80038e4:	4b55      	ldr	r3, [pc, #340]	@ (8003a3c <HAL_RCC_OscConfig+0x470>)
 80038e6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80038e8:	4a54      	ldr	r2, [pc, #336]	@ (8003a3c <HAL_RCC_OscConfig+0x470>)
 80038ea:	f023 0304 	bic.w	r3, r3, #4
 80038ee:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	689b      	ldr	r3, [r3, #8]
 80038f4:	2b00      	cmp	r3, #0
 80038f6:	d015      	beq.n	8003924 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80038f8:	f7fe fb66 	bl	8001fc8 <HAL_GetTick>
 80038fc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80038fe:	e00a      	b.n	8003916 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003900:	f7fe fb62 	bl	8001fc8 <HAL_GetTick>
 8003904:	4602      	mov	r2, r0
 8003906:	693b      	ldr	r3, [r7, #16]
 8003908:	1ad3      	subs	r3, r2, r3
 800390a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800390e:	4293      	cmp	r3, r2
 8003910:	d901      	bls.n	8003916 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8003912:	2303      	movs	r3, #3
 8003914:	e0cb      	b.n	8003aae <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003916:	4b49      	ldr	r3, [pc, #292]	@ (8003a3c <HAL_RCC_OscConfig+0x470>)
 8003918:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800391a:	f003 0302 	and.w	r3, r3, #2
 800391e:	2b00      	cmp	r3, #0
 8003920:	d0ee      	beq.n	8003900 <HAL_RCC_OscConfig+0x334>
 8003922:	e014      	b.n	800394e <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003924:	f7fe fb50 	bl	8001fc8 <HAL_GetTick>
 8003928:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800392a:	e00a      	b.n	8003942 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800392c:	f7fe fb4c 	bl	8001fc8 <HAL_GetTick>
 8003930:	4602      	mov	r2, r0
 8003932:	693b      	ldr	r3, [r7, #16]
 8003934:	1ad3      	subs	r3, r2, r3
 8003936:	f241 3288 	movw	r2, #5000	@ 0x1388
 800393a:	4293      	cmp	r3, r2
 800393c:	d901      	bls.n	8003942 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800393e:	2303      	movs	r3, #3
 8003940:	e0b5      	b.n	8003aae <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003942:	4b3e      	ldr	r3, [pc, #248]	@ (8003a3c <HAL_RCC_OscConfig+0x470>)
 8003944:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003946:	f003 0302 	and.w	r3, r3, #2
 800394a:	2b00      	cmp	r3, #0
 800394c:	d1ee      	bne.n	800392c <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800394e:	7dfb      	ldrb	r3, [r7, #23]
 8003950:	2b01      	cmp	r3, #1
 8003952:	d105      	bne.n	8003960 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003954:	4b39      	ldr	r3, [pc, #228]	@ (8003a3c <HAL_RCC_OscConfig+0x470>)
 8003956:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003958:	4a38      	ldr	r2, [pc, #224]	@ (8003a3c <HAL_RCC_OscConfig+0x470>)
 800395a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800395e:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	699b      	ldr	r3, [r3, #24]
 8003964:	2b00      	cmp	r3, #0
 8003966:	f000 80a1 	beq.w	8003aac <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800396a:	4b34      	ldr	r3, [pc, #208]	@ (8003a3c <HAL_RCC_OscConfig+0x470>)
 800396c:	689b      	ldr	r3, [r3, #8]
 800396e:	f003 030c 	and.w	r3, r3, #12
 8003972:	2b08      	cmp	r3, #8
 8003974:	d05c      	beq.n	8003a30 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	699b      	ldr	r3, [r3, #24]
 800397a:	2b02      	cmp	r3, #2
 800397c:	d141      	bne.n	8003a02 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800397e:	4b31      	ldr	r3, [pc, #196]	@ (8003a44 <HAL_RCC_OscConfig+0x478>)
 8003980:	2200      	movs	r2, #0
 8003982:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003984:	f7fe fb20 	bl	8001fc8 <HAL_GetTick>
 8003988:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800398a:	e008      	b.n	800399e <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800398c:	f7fe fb1c 	bl	8001fc8 <HAL_GetTick>
 8003990:	4602      	mov	r2, r0
 8003992:	693b      	ldr	r3, [r7, #16]
 8003994:	1ad3      	subs	r3, r2, r3
 8003996:	2b02      	cmp	r3, #2
 8003998:	d901      	bls.n	800399e <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800399a:	2303      	movs	r3, #3
 800399c:	e087      	b.n	8003aae <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800399e:	4b27      	ldr	r3, [pc, #156]	@ (8003a3c <HAL_RCC_OscConfig+0x470>)
 80039a0:	681b      	ldr	r3, [r3, #0]
 80039a2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80039a6:	2b00      	cmp	r3, #0
 80039a8:	d1f0      	bne.n	800398c <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	69da      	ldr	r2, [r3, #28]
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	6a1b      	ldr	r3, [r3, #32]
 80039b2:	431a      	orrs	r2, r3
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80039b8:	019b      	lsls	r3, r3, #6
 80039ba:	431a      	orrs	r2, r3
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80039c0:	085b      	lsrs	r3, r3, #1
 80039c2:	3b01      	subs	r3, #1
 80039c4:	041b      	lsls	r3, r3, #16
 80039c6:	431a      	orrs	r2, r3
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80039cc:	061b      	lsls	r3, r3, #24
 80039ce:	491b      	ldr	r1, [pc, #108]	@ (8003a3c <HAL_RCC_OscConfig+0x470>)
 80039d0:	4313      	orrs	r3, r2
 80039d2:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80039d4:	4b1b      	ldr	r3, [pc, #108]	@ (8003a44 <HAL_RCC_OscConfig+0x478>)
 80039d6:	2201      	movs	r2, #1
 80039d8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80039da:	f7fe faf5 	bl	8001fc8 <HAL_GetTick>
 80039de:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80039e0:	e008      	b.n	80039f4 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80039e2:	f7fe faf1 	bl	8001fc8 <HAL_GetTick>
 80039e6:	4602      	mov	r2, r0
 80039e8:	693b      	ldr	r3, [r7, #16]
 80039ea:	1ad3      	subs	r3, r2, r3
 80039ec:	2b02      	cmp	r3, #2
 80039ee:	d901      	bls.n	80039f4 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80039f0:	2303      	movs	r3, #3
 80039f2:	e05c      	b.n	8003aae <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80039f4:	4b11      	ldr	r3, [pc, #68]	@ (8003a3c <HAL_RCC_OscConfig+0x470>)
 80039f6:	681b      	ldr	r3, [r3, #0]
 80039f8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80039fc:	2b00      	cmp	r3, #0
 80039fe:	d0f0      	beq.n	80039e2 <HAL_RCC_OscConfig+0x416>
 8003a00:	e054      	b.n	8003aac <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003a02:	4b10      	ldr	r3, [pc, #64]	@ (8003a44 <HAL_RCC_OscConfig+0x478>)
 8003a04:	2200      	movs	r2, #0
 8003a06:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003a08:	f7fe fade 	bl	8001fc8 <HAL_GetTick>
 8003a0c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003a0e:	e008      	b.n	8003a22 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003a10:	f7fe fada 	bl	8001fc8 <HAL_GetTick>
 8003a14:	4602      	mov	r2, r0
 8003a16:	693b      	ldr	r3, [r7, #16]
 8003a18:	1ad3      	subs	r3, r2, r3
 8003a1a:	2b02      	cmp	r3, #2
 8003a1c:	d901      	bls.n	8003a22 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8003a1e:	2303      	movs	r3, #3
 8003a20:	e045      	b.n	8003aae <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003a22:	4b06      	ldr	r3, [pc, #24]	@ (8003a3c <HAL_RCC_OscConfig+0x470>)
 8003a24:	681b      	ldr	r3, [r3, #0]
 8003a26:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003a2a:	2b00      	cmp	r3, #0
 8003a2c:	d1f0      	bne.n	8003a10 <HAL_RCC_OscConfig+0x444>
 8003a2e:	e03d      	b.n	8003aac <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	699b      	ldr	r3, [r3, #24]
 8003a34:	2b01      	cmp	r3, #1
 8003a36:	d107      	bne.n	8003a48 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8003a38:	2301      	movs	r3, #1
 8003a3a:	e038      	b.n	8003aae <HAL_RCC_OscConfig+0x4e2>
 8003a3c:	40023800 	.word	0x40023800
 8003a40:	40007000 	.word	0x40007000
 8003a44:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003a48:	4b1b      	ldr	r3, [pc, #108]	@ (8003ab8 <HAL_RCC_OscConfig+0x4ec>)
 8003a4a:	685b      	ldr	r3, [r3, #4]
 8003a4c:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	699b      	ldr	r3, [r3, #24]
 8003a52:	2b01      	cmp	r3, #1
 8003a54:	d028      	beq.n	8003aa8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003a56:	68fb      	ldr	r3, [r7, #12]
 8003a58:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003a60:	429a      	cmp	r2, r3
 8003a62:	d121      	bne.n	8003aa8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003a64:	68fb      	ldr	r3, [r7, #12]
 8003a66:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003a6e:	429a      	cmp	r2, r3
 8003a70:	d11a      	bne.n	8003aa8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003a72:	68fa      	ldr	r2, [r7, #12]
 8003a74:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8003a78:	4013      	ands	r3, r2
 8003a7a:	687a      	ldr	r2, [r7, #4]
 8003a7c:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8003a7e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003a80:	4293      	cmp	r3, r2
 8003a82:	d111      	bne.n	8003aa8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003a84:	68fb      	ldr	r3, [r7, #12]
 8003a86:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003a8e:	085b      	lsrs	r3, r3, #1
 8003a90:	3b01      	subs	r3, #1
 8003a92:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003a94:	429a      	cmp	r2, r3
 8003a96:	d107      	bne.n	8003aa8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003a98:	68fb      	ldr	r3, [r7, #12]
 8003a9a:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003aa2:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003aa4:	429a      	cmp	r2, r3
 8003aa6:	d001      	beq.n	8003aac <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8003aa8:	2301      	movs	r3, #1
 8003aaa:	e000      	b.n	8003aae <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8003aac:	2300      	movs	r3, #0
}
 8003aae:	4618      	mov	r0, r3
 8003ab0:	3718      	adds	r7, #24
 8003ab2:	46bd      	mov	sp, r7
 8003ab4:	bd80      	pop	{r7, pc}
 8003ab6:	bf00      	nop
 8003ab8:	40023800 	.word	0x40023800

08003abc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003abc:	b580      	push	{r7, lr}
 8003abe:	b084      	sub	sp, #16
 8003ac0:	af00      	add	r7, sp, #0
 8003ac2:	6078      	str	r0, [r7, #4]
 8003ac4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	2b00      	cmp	r3, #0
 8003aca:	d101      	bne.n	8003ad0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003acc:	2301      	movs	r3, #1
 8003ace:	e0cc      	b.n	8003c6a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003ad0:	4b68      	ldr	r3, [pc, #416]	@ (8003c74 <HAL_RCC_ClockConfig+0x1b8>)
 8003ad2:	681b      	ldr	r3, [r3, #0]
 8003ad4:	f003 0307 	and.w	r3, r3, #7
 8003ad8:	683a      	ldr	r2, [r7, #0]
 8003ada:	429a      	cmp	r2, r3
 8003adc:	d90c      	bls.n	8003af8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003ade:	4b65      	ldr	r3, [pc, #404]	@ (8003c74 <HAL_RCC_ClockConfig+0x1b8>)
 8003ae0:	683a      	ldr	r2, [r7, #0]
 8003ae2:	b2d2      	uxtb	r2, r2
 8003ae4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003ae6:	4b63      	ldr	r3, [pc, #396]	@ (8003c74 <HAL_RCC_ClockConfig+0x1b8>)
 8003ae8:	681b      	ldr	r3, [r3, #0]
 8003aea:	f003 0307 	and.w	r3, r3, #7
 8003aee:	683a      	ldr	r2, [r7, #0]
 8003af0:	429a      	cmp	r2, r3
 8003af2:	d001      	beq.n	8003af8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003af4:	2301      	movs	r3, #1
 8003af6:	e0b8      	b.n	8003c6a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	681b      	ldr	r3, [r3, #0]
 8003afc:	f003 0302 	and.w	r3, r3, #2
 8003b00:	2b00      	cmp	r3, #0
 8003b02:	d020      	beq.n	8003b46 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	681b      	ldr	r3, [r3, #0]
 8003b08:	f003 0304 	and.w	r3, r3, #4
 8003b0c:	2b00      	cmp	r3, #0
 8003b0e:	d005      	beq.n	8003b1c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003b10:	4b59      	ldr	r3, [pc, #356]	@ (8003c78 <HAL_RCC_ClockConfig+0x1bc>)
 8003b12:	689b      	ldr	r3, [r3, #8]
 8003b14:	4a58      	ldr	r2, [pc, #352]	@ (8003c78 <HAL_RCC_ClockConfig+0x1bc>)
 8003b16:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8003b1a:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	681b      	ldr	r3, [r3, #0]
 8003b20:	f003 0308 	and.w	r3, r3, #8
 8003b24:	2b00      	cmp	r3, #0
 8003b26:	d005      	beq.n	8003b34 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003b28:	4b53      	ldr	r3, [pc, #332]	@ (8003c78 <HAL_RCC_ClockConfig+0x1bc>)
 8003b2a:	689b      	ldr	r3, [r3, #8]
 8003b2c:	4a52      	ldr	r2, [pc, #328]	@ (8003c78 <HAL_RCC_ClockConfig+0x1bc>)
 8003b2e:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8003b32:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003b34:	4b50      	ldr	r3, [pc, #320]	@ (8003c78 <HAL_RCC_ClockConfig+0x1bc>)
 8003b36:	689b      	ldr	r3, [r3, #8]
 8003b38:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	689b      	ldr	r3, [r3, #8]
 8003b40:	494d      	ldr	r1, [pc, #308]	@ (8003c78 <HAL_RCC_ClockConfig+0x1bc>)
 8003b42:	4313      	orrs	r3, r2
 8003b44:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	681b      	ldr	r3, [r3, #0]
 8003b4a:	f003 0301 	and.w	r3, r3, #1
 8003b4e:	2b00      	cmp	r3, #0
 8003b50:	d044      	beq.n	8003bdc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	685b      	ldr	r3, [r3, #4]
 8003b56:	2b01      	cmp	r3, #1
 8003b58:	d107      	bne.n	8003b6a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003b5a:	4b47      	ldr	r3, [pc, #284]	@ (8003c78 <HAL_RCC_ClockConfig+0x1bc>)
 8003b5c:	681b      	ldr	r3, [r3, #0]
 8003b5e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003b62:	2b00      	cmp	r3, #0
 8003b64:	d119      	bne.n	8003b9a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003b66:	2301      	movs	r3, #1
 8003b68:	e07f      	b.n	8003c6a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	685b      	ldr	r3, [r3, #4]
 8003b6e:	2b02      	cmp	r3, #2
 8003b70:	d003      	beq.n	8003b7a <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003b76:	2b03      	cmp	r3, #3
 8003b78:	d107      	bne.n	8003b8a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003b7a:	4b3f      	ldr	r3, [pc, #252]	@ (8003c78 <HAL_RCC_ClockConfig+0x1bc>)
 8003b7c:	681b      	ldr	r3, [r3, #0]
 8003b7e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003b82:	2b00      	cmp	r3, #0
 8003b84:	d109      	bne.n	8003b9a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003b86:	2301      	movs	r3, #1
 8003b88:	e06f      	b.n	8003c6a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003b8a:	4b3b      	ldr	r3, [pc, #236]	@ (8003c78 <HAL_RCC_ClockConfig+0x1bc>)
 8003b8c:	681b      	ldr	r3, [r3, #0]
 8003b8e:	f003 0302 	and.w	r3, r3, #2
 8003b92:	2b00      	cmp	r3, #0
 8003b94:	d101      	bne.n	8003b9a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003b96:	2301      	movs	r3, #1
 8003b98:	e067      	b.n	8003c6a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003b9a:	4b37      	ldr	r3, [pc, #220]	@ (8003c78 <HAL_RCC_ClockConfig+0x1bc>)
 8003b9c:	689b      	ldr	r3, [r3, #8]
 8003b9e:	f023 0203 	bic.w	r2, r3, #3
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	685b      	ldr	r3, [r3, #4]
 8003ba6:	4934      	ldr	r1, [pc, #208]	@ (8003c78 <HAL_RCC_ClockConfig+0x1bc>)
 8003ba8:	4313      	orrs	r3, r2
 8003baa:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003bac:	f7fe fa0c 	bl	8001fc8 <HAL_GetTick>
 8003bb0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003bb2:	e00a      	b.n	8003bca <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003bb4:	f7fe fa08 	bl	8001fc8 <HAL_GetTick>
 8003bb8:	4602      	mov	r2, r0
 8003bba:	68fb      	ldr	r3, [r7, #12]
 8003bbc:	1ad3      	subs	r3, r2, r3
 8003bbe:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003bc2:	4293      	cmp	r3, r2
 8003bc4:	d901      	bls.n	8003bca <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003bc6:	2303      	movs	r3, #3
 8003bc8:	e04f      	b.n	8003c6a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003bca:	4b2b      	ldr	r3, [pc, #172]	@ (8003c78 <HAL_RCC_ClockConfig+0x1bc>)
 8003bcc:	689b      	ldr	r3, [r3, #8]
 8003bce:	f003 020c 	and.w	r2, r3, #12
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	685b      	ldr	r3, [r3, #4]
 8003bd6:	009b      	lsls	r3, r3, #2
 8003bd8:	429a      	cmp	r2, r3
 8003bda:	d1eb      	bne.n	8003bb4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003bdc:	4b25      	ldr	r3, [pc, #148]	@ (8003c74 <HAL_RCC_ClockConfig+0x1b8>)
 8003bde:	681b      	ldr	r3, [r3, #0]
 8003be0:	f003 0307 	and.w	r3, r3, #7
 8003be4:	683a      	ldr	r2, [r7, #0]
 8003be6:	429a      	cmp	r2, r3
 8003be8:	d20c      	bcs.n	8003c04 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003bea:	4b22      	ldr	r3, [pc, #136]	@ (8003c74 <HAL_RCC_ClockConfig+0x1b8>)
 8003bec:	683a      	ldr	r2, [r7, #0]
 8003bee:	b2d2      	uxtb	r2, r2
 8003bf0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003bf2:	4b20      	ldr	r3, [pc, #128]	@ (8003c74 <HAL_RCC_ClockConfig+0x1b8>)
 8003bf4:	681b      	ldr	r3, [r3, #0]
 8003bf6:	f003 0307 	and.w	r3, r3, #7
 8003bfa:	683a      	ldr	r2, [r7, #0]
 8003bfc:	429a      	cmp	r2, r3
 8003bfe:	d001      	beq.n	8003c04 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003c00:	2301      	movs	r3, #1
 8003c02:	e032      	b.n	8003c6a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	f003 0304 	and.w	r3, r3, #4
 8003c0c:	2b00      	cmp	r3, #0
 8003c0e:	d008      	beq.n	8003c22 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003c10:	4b19      	ldr	r3, [pc, #100]	@ (8003c78 <HAL_RCC_ClockConfig+0x1bc>)
 8003c12:	689b      	ldr	r3, [r3, #8]
 8003c14:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	68db      	ldr	r3, [r3, #12]
 8003c1c:	4916      	ldr	r1, [pc, #88]	@ (8003c78 <HAL_RCC_ClockConfig+0x1bc>)
 8003c1e:	4313      	orrs	r3, r2
 8003c20:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	681b      	ldr	r3, [r3, #0]
 8003c26:	f003 0308 	and.w	r3, r3, #8
 8003c2a:	2b00      	cmp	r3, #0
 8003c2c:	d009      	beq.n	8003c42 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003c2e:	4b12      	ldr	r3, [pc, #72]	@ (8003c78 <HAL_RCC_ClockConfig+0x1bc>)
 8003c30:	689b      	ldr	r3, [r3, #8]
 8003c32:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	691b      	ldr	r3, [r3, #16]
 8003c3a:	00db      	lsls	r3, r3, #3
 8003c3c:	490e      	ldr	r1, [pc, #56]	@ (8003c78 <HAL_RCC_ClockConfig+0x1bc>)
 8003c3e:	4313      	orrs	r3, r2
 8003c40:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003c42:	f000 f821 	bl	8003c88 <HAL_RCC_GetSysClockFreq>
 8003c46:	4602      	mov	r2, r0
 8003c48:	4b0b      	ldr	r3, [pc, #44]	@ (8003c78 <HAL_RCC_ClockConfig+0x1bc>)
 8003c4a:	689b      	ldr	r3, [r3, #8]
 8003c4c:	091b      	lsrs	r3, r3, #4
 8003c4e:	f003 030f 	and.w	r3, r3, #15
 8003c52:	490a      	ldr	r1, [pc, #40]	@ (8003c7c <HAL_RCC_ClockConfig+0x1c0>)
 8003c54:	5ccb      	ldrb	r3, [r1, r3]
 8003c56:	fa22 f303 	lsr.w	r3, r2, r3
 8003c5a:	4a09      	ldr	r2, [pc, #36]	@ (8003c80 <HAL_RCC_ClockConfig+0x1c4>)
 8003c5c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8003c5e:	4b09      	ldr	r3, [pc, #36]	@ (8003c84 <HAL_RCC_ClockConfig+0x1c8>)
 8003c60:	681b      	ldr	r3, [r3, #0]
 8003c62:	4618      	mov	r0, r3
 8003c64:	f7fe f96c 	bl	8001f40 <HAL_InitTick>

  return HAL_OK;
 8003c68:	2300      	movs	r3, #0
}
 8003c6a:	4618      	mov	r0, r3
 8003c6c:	3710      	adds	r7, #16
 8003c6e:	46bd      	mov	sp, r7
 8003c70:	bd80      	pop	{r7, pc}
 8003c72:	bf00      	nop
 8003c74:	40023c00 	.word	0x40023c00
 8003c78:	40023800 	.word	0x40023800
 8003c7c:	08007bcc 	.word	0x08007bcc
 8003c80:	20000090 	.word	0x20000090
 8003c84:	20000094 	.word	0x20000094

08003c88 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003c88:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003c8c:	b090      	sub	sp, #64	@ 0x40
 8003c8e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8003c90:	2300      	movs	r3, #0
 8003c92:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 8003c94:	2300      	movs	r3, #0
 8003c96:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 8003c98:	2300      	movs	r3, #0
 8003c9a:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 8003c9c:	2300      	movs	r3, #0
 8003c9e:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003ca0:	4b59      	ldr	r3, [pc, #356]	@ (8003e08 <HAL_RCC_GetSysClockFreq+0x180>)
 8003ca2:	689b      	ldr	r3, [r3, #8]
 8003ca4:	f003 030c 	and.w	r3, r3, #12
 8003ca8:	2b08      	cmp	r3, #8
 8003caa:	d00d      	beq.n	8003cc8 <HAL_RCC_GetSysClockFreq+0x40>
 8003cac:	2b08      	cmp	r3, #8
 8003cae:	f200 80a1 	bhi.w	8003df4 <HAL_RCC_GetSysClockFreq+0x16c>
 8003cb2:	2b00      	cmp	r3, #0
 8003cb4:	d002      	beq.n	8003cbc <HAL_RCC_GetSysClockFreq+0x34>
 8003cb6:	2b04      	cmp	r3, #4
 8003cb8:	d003      	beq.n	8003cc2 <HAL_RCC_GetSysClockFreq+0x3a>
 8003cba:	e09b      	b.n	8003df4 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003cbc:	4b53      	ldr	r3, [pc, #332]	@ (8003e0c <HAL_RCC_GetSysClockFreq+0x184>)
 8003cbe:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8003cc0:	e09b      	b.n	8003dfa <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003cc2:	4b53      	ldr	r3, [pc, #332]	@ (8003e10 <HAL_RCC_GetSysClockFreq+0x188>)
 8003cc4:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8003cc6:	e098      	b.n	8003dfa <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003cc8:	4b4f      	ldr	r3, [pc, #316]	@ (8003e08 <HAL_RCC_GetSysClockFreq+0x180>)
 8003cca:	685b      	ldr	r3, [r3, #4]
 8003ccc:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003cd0:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003cd2:	4b4d      	ldr	r3, [pc, #308]	@ (8003e08 <HAL_RCC_GetSysClockFreq+0x180>)
 8003cd4:	685b      	ldr	r3, [r3, #4]
 8003cd6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003cda:	2b00      	cmp	r3, #0
 8003cdc:	d028      	beq.n	8003d30 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003cde:	4b4a      	ldr	r3, [pc, #296]	@ (8003e08 <HAL_RCC_GetSysClockFreq+0x180>)
 8003ce0:	685b      	ldr	r3, [r3, #4]
 8003ce2:	099b      	lsrs	r3, r3, #6
 8003ce4:	2200      	movs	r2, #0
 8003ce6:	623b      	str	r3, [r7, #32]
 8003ce8:	627a      	str	r2, [r7, #36]	@ 0x24
 8003cea:	6a3b      	ldr	r3, [r7, #32]
 8003cec:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8003cf0:	2100      	movs	r1, #0
 8003cf2:	4b47      	ldr	r3, [pc, #284]	@ (8003e10 <HAL_RCC_GetSysClockFreq+0x188>)
 8003cf4:	fb03 f201 	mul.w	r2, r3, r1
 8003cf8:	2300      	movs	r3, #0
 8003cfa:	fb00 f303 	mul.w	r3, r0, r3
 8003cfe:	4413      	add	r3, r2
 8003d00:	4a43      	ldr	r2, [pc, #268]	@ (8003e10 <HAL_RCC_GetSysClockFreq+0x188>)
 8003d02:	fba0 1202 	umull	r1, r2, r0, r2
 8003d06:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003d08:	460a      	mov	r2, r1
 8003d0a:	62ba      	str	r2, [r7, #40]	@ 0x28
 8003d0c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003d0e:	4413      	add	r3, r2
 8003d10:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003d12:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003d14:	2200      	movs	r2, #0
 8003d16:	61bb      	str	r3, [r7, #24]
 8003d18:	61fa      	str	r2, [r7, #28]
 8003d1a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003d1e:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8003d22:	f7fc ff49 	bl	8000bb8 <__aeabi_uldivmod>
 8003d26:	4602      	mov	r2, r0
 8003d28:	460b      	mov	r3, r1
 8003d2a:	4613      	mov	r3, r2
 8003d2c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003d2e:	e053      	b.n	8003dd8 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003d30:	4b35      	ldr	r3, [pc, #212]	@ (8003e08 <HAL_RCC_GetSysClockFreq+0x180>)
 8003d32:	685b      	ldr	r3, [r3, #4]
 8003d34:	099b      	lsrs	r3, r3, #6
 8003d36:	2200      	movs	r2, #0
 8003d38:	613b      	str	r3, [r7, #16]
 8003d3a:	617a      	str	r2, [r7, #20]
 8003d3c:	693b      	ldr	r3, [r7, #16]
 8003d3e:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8003d42:	f04f 0b00 	mov.w	fp, #0
 8003d46:	4652      	mov	r2, sl
 8003d48:	465b      	mov	r3, fp
 8003d4a:	f04f 0000 	mov.w	r0, #0
 8003d4e:	f04f 0100 	mov.w	r1, #0
 8003d52:	0159      	lsls	r1, r3, #5
 8003d54:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003d58:	0150      	lsls	r0, r2, #5
 8003d5a:	4602      	mov	r2, r0
 8003d5c:	460b      	mov	r3, r1
 8003d5e:	ebb2 080a 	subs.w	r8, r2, sl
 8003d62:	eb63 090b 	sbc.w	r9, r3, fp
 8003d66:	f04f 0200 	mov.w	r2, #0
 8003d6a:	f04f 0300 	mov.w	r3, #0
 8003d6e:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8003d72:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8003d76:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8003d7a:	ebb2 0408 	subs.w	r4, r2, r8
 8003d7e:	eb63 0509 	sbc.w	r5, r3, r9
 8003d82:	f04f 0200 	mov.w	r2, #0
 8003d86:	f04f 0300 	mov.w	r3, #0
 8003d8a:	00eb      	lsls	r3, r5, #3
 8003d8c:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003d90:	00e2      	lsls	r2, r4, #3
 8003d92:	4614      	mov	r4, r2
 8003d94:	461d      	mov	r5, r3
 8003d96:	eb14 030a 	adds.w	r3, r4, sl
 8003d9a:	603b      	str	r3, [r7, #0]
 8003d9c:	eb45 030b 	adc.w	r3, r5, fp
 8003da0:	607b      	str	r3, [r7, #4]
 8003da2:	f04f 0200 	mov.w	r2, #0
 8003da6:	f04f 0300 	mov.w	r3, #0
 8003daa:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003dae:	4629      	mov	r1, r5
 8003db0:	028b      	lsls	r3, r1, #10
 8003db2:	4621      	mov	r1, r4
 8003db4:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003db8:	4621      	mov	r1, r4
 8003dba:	028a      	lsls	r2, r1, #10
 8003dbc:	4610      	mov	r0, r2
 8003dbe:	4619      	mov	r1, r3
 8003dc0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003dc2:	2200      	movs	r2, #0
 8003dc4:	60bb      	str	r3, [r7, #8]
 8003dc6:	60fa      	str	r2, [r7, #12]
 8003dc8:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003dcc:	f7fc fef4 	bl	8000bb8 <__aeabi_uldivmod>
 8003dd0:	4602      	mov	r2, r0
 8003dd2:	460b      	mov	r3, r1
 8003dd4:	4613      	mov	r3, r2
 8003dd6:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8003dd8:	4b0b      	ldr	r3, [pc, #44]	@ (8003e08 <HAL_RCC_GetSysClockFreq+0x180>)
 8003dda:	685b      	ldr	r3, [r3, #4]
 8003ddc:	0c1b      	lsrs	r3, r3, #16
 8003dde:	f003 0303 	and.w	r3, r3, #3
 8003de2:	3301      	adds	r3, #1
 8003de4:	005b      	lsls	r3, r3, #1
 8003de6:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8003de8:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8003dea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003dec:	fbb2 f3f3 	udiv	r3, r2, r3
 8003df0:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8003df2:	e002      	b.n	8003dfa <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003df4:	4b05      	ldr	r3, [pc, #20]	@ (8003e0c <HAL_RCC_GetSysClockFreq+0x184>)
 8003df6:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8003df8:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003dfa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8003dfc:	4618      	mov	r0, r3
 8003dfe:	3740      	adds	r7, #64	@ 0x40
 8003e00:	46bd      	mov	sp, r7
 8003e02:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003e06:	bf00      	nop
 8003e08:	40023800 	.word	0x40023800
 8003e0c:	00f42400 	.word	0x00f42400
 8003e10:	017d7840 	.word	0x017d7840

08003e14 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003e14:	b480      	push	{r7}
 8003e16:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003e18:	4b03      	ldr	r3, [pc, #12]	@ (8003e28 <HAL_RCC_GetHCLKFreq+0x14>)
 8003e1a:	681b      	ldr	r3, [r3, #0]
}
 8003e1c:	4618      	mov	r0, r3
 8003e1e:	46bd      	mov	sp, r7
 8003e20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e24:	4770      	bx	lr
 8003e26:	bf00      	nop
 8003e28:	20000090 	.word	0x20000090

08003e2c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003e2c:	b580      	push	{r7, lr}
 8003e2e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003e30:	f7ff fff0 	bl	8003e14 <HAL_RCC_GetHCLKFreq>
 8003e34:	4602      	mov	r2, r0
 8003e36:	4b05      	ldr	r3, [pc, #20]	@ (8003e4c <HAL_RCC_GetPCLK1Freq+0x20>)
 8003e38:	689b      	ldr	r3, [r3, #8]
 8003e3a:	0a9b      	lsrs	r3, r3, #10
 8003e3c:	f003 0307 	and.w	r3, r3, #7
 8003e40:	4903      	ldr	r1, [pc, #12]	@ (8003e50 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003e42:	5ccb      	ldrb	r3, [r1, r3]
 8003e44:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003e48:	4618      	mov	r0, r3
 8003e4a:	bd80      	pop	{r7, pc}
 8003e4c:	40023800 	.word	0x40023800
 8003e50:	08007bdc 	.word	0x08007bdc

08003e54 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003e54:	b580      	push	{r7, lr}
 8003e56:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003e58:	f7ff ffdc 	bl	8003e14 <HAL_RCC_GetHCLKFreq>
 8003e5c:	4602      	mov	r2, r0
 8003e5e:	4b05      	ldr	r3, [pc, #20]	@ (8003e74 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003e60:	689b      	ldr	r3, [r3, #8]
 8003e62:	0b5b      	lsrs	r3, r3, #13
 8003e64:	f003 0307 	and.w	r3, r3, #7
 8003e68:	4903      	ldr	r1, [pc, #12]	@ (8003e78 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003e6a:	5ccb      	ldrb	r3, [r1, r3]
 8003e6c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003e70:	4618      	mov	r0, r3
 8003e72:	bd80      	pop	{r7, pc}
 8003e74:	40023800 	.word	0x40023800
 8003e78:	08007bdc 	.word	0x08007bdc

08003e7c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003e7c:	b580      	push	{r7, lr}
 8003e7e:	b082      	sub	sp, #8
 8003e80:	af00      	add	r7, sp, #0
 8003e82:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	2b00      	cmp	r3, #0
 8003e88:	d101      	bne.n	8003e8e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003e8a:	2301      	movs	r3, #1
 8003e8c:	e042      	b.n	8003f14 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003e94:	b2db      	uxtb	r3, r3
 8003e96:	2b00      	cmp	r3, #0
 8003e98:	d106      	bne.n	8003ea8 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	2200      	movs	r2, #0
 8003e9e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003ea2:	6878      	ldr	r0, [r7, #4]
 8003ea4:	f7fd fec6 	bl	8001c34 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	2224      	movs	r2, #36	@ 0x24
 8003eac:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	681b      	ldr	r3, [r3, #0]
 8003eb4:	68da      	ldr	r2, [r3, #12]
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	681b      	ldr	r3, [r3, #0]
 8003eba:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003ebe:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003ec0:	6878      	ldr	r0, [r7, #4]
 8003ec2:	f000 f973 	bl	80041ac <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	681b      	ldr	r3, [r3, #0]
 8003eca:	691a      	ldr	r2, [r3, #16]
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	681b      	ldr	r3, [r3, #0]
 8003ed0:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8003ed4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	681b      	ldr	r3, [r3, #0]
 8003eda:	695a      	ldr	r2, [r3, #20]
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	681b      	ldr	r3, [r3, #0]
 8003ee0:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8003ee4:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	681b      	ldr	r3, [r3, #0]
 8003eea:	68da      	ldr	r2, [r3, #12]
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	681b      	ldr	r3, [r3, #0]
 8003ef0:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003ef4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	2200      	movs	r2, #0
 8003efa:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	2220      	movs	r2, #32
 8003f00:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	2220      	movs	r2, #32
 8003f08:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	2200      	movs	r2, #0
 8003f10:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8003f12:	2300      	movs	r3, #0
}
 8003f14:	4618      	mov	r0, r3
 8003f16:	3708      	adds	r7, #8
 8003f18:	46bd      	mov	sp, r7
 8003f1a:	bd80      	pop	{r7, pc}

08003f1c <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003f1c:	b580      	push	{r7, lr}
 8003f1e:	b08a      	sub	sp, #40	@ 0x28
 8003f20:	af02      	add	r7, sp, #8
 8003f22:	60f8      	str	r0, [r7, #12]
 8003f24:	60b9      	str	r1, [r7, #8]
 8003f26:	603b      	str	r3, [r7, #0]
 8003f28:	4613      	mov	r3, r2
 8003f2a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8003f2c:	2300      	movs	r3, #0
 8003f2e:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003f30:	68fb      	ldr	r3, [r7, #12]
 8003f32:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003f36:	b2db      	uxtb	r3, r3
 8003f38:	2b20      	cmp	r3, #32
 8003f3a:	d175      	bne.n	8004028 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8003f3c:	68bb      	ldr	r3, [r7, #8]
 8003f3e:	2b00      	cmp	r3, #0
 8003f40:	d002      	beq.n	8003f48 <HAL_UART_Transmit+0x2c>
 8003f42:	88fb      	ldrh	r3, [r7, #6]
 8003f44:	2b00      	cmp	r3, #0
 8003f46:	d101      	bne.n	8003f4c <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8003f48:	2301      	movs	r3, #1
 8003f4a:	e06e      	b.n	800402a <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003f4c:	68fb      	ldr	r3, [r7, #12]
 8003f4e:	2200      	movs	r2, #0
 8003f50:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003f52:	68fb      	ldr	r3, [r7, #12]
 8003f54:	2221      	movs	r2, #33	@ 0x21
 8003f56:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003f5a:	f7fe f835 	bl	8001fc8 <HAL_GetTick>
 8003f5e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8003f60:	68fb      	ldr	r3, [r7, #12]
 8003f62:	88fa      	ldrh	r2, [r7, #6]
 8003f64:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8003f66:	68fb      	ldr	r3, [r7, #12]
 8003f68:	88fa      	ldrh	r2, [r7, #6]
 8003f6a:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003f6c:	68fb      	ldr	r3, [r7, #12]
 8003f6e:	689b      	ldr	r3, [r3, #8]
 8003f70:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003f74:	d108      	bne.n	8003f88 <HAL_UART_Transmit+0x6c>
 8003f76:	68fb      	ldr	r3, [r7, #12]
 8003f78:	691b      	ldr	r3, [r3, #16]
 8003f7a:	2b00      	cmp	r3, #0
 8003f7c:	d104      	bne.n	8003f88 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8003f7e:	2300      	movs	r3, #0
 8003f80:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003f82:	68bb      	ldr	r3, [r7, #8]
 8003f84:	61bb      	str	r3, [r7, #24]
 8003f86:	e003      	b.n	8003f90 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8003f88:	68bb      	ldr	r3, [r7, #8]
 8003f8a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003f8c:	2300      	movs	r3, #0
 8003f8e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003f90:	e02e      	b.n	8003ff0 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003f92:	683b      	ldr	r3, [r7, #0]
 8003f94:	9300      	str	r3, [sp, #0]
 8003f96:	697b      	ldr	r3, [r7, #20]
 8003f98:	2200      	movs	r2, #0
 8003f9a:	2180      	movs	r1, #128	@ 0x80
 8003f9c:	68f8      	ldr	r0, [r7, #12]
 8003f9e:	f000 f848 	bl	8004032 <UART_WaitOnFlagUntilTimeout>
 8003fa2:	4603      	mov	r3, r0
 8003fa4:	2b00      	cmp	r3, #0
 8003fa6:	d005      	beq.n	8003fb4 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8003fa8:	68fb      	ldr	r3, [r7, #12]
 8003faa:	2220      	movs	r2, #32
 8003fac:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8003fb0:	2303      	movs	r3, #3
 8003fb2:	e03a      	b.n	800402a <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8003fb4:	69fb      	ldr	r3, [r7, #28]
 8003fb6:	2b00      	cmp	r3, #0
 8003fb8:	d10b      	bne.n	8003fd2 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003fba:	69bb      	ldr	r3, [r7, #24]
 8003fbc:	881b      	ldrh	r3, [r3, #0]
 8003fbe:	461a      	mov	r2, r3
 8003fc0:	68fb      	ldr	r3, [r7, #12]
 8003fc2:	681b      	ldr	r3, [r3, #0]
 8003fc4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003fc8:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8003fca:	69bb      	ldr	r3, [r7, #24]
 8003fcc:	3302      	adds	r3, #2
 8003fce:	61bb      	str	r3, [r7, #24]
 8003fd0:	e007      	b.n	8003fe2 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8003fd2:	69fb      	ldr	r3, [r7, #28]
 8003fd4:	781a      	ldrb	r2, [r3, #0]
 8003fd6:	68fb      	ldr	r3, [r7, #12]
 8003fd8:	681b      	ldr	r3, [r3, #0]
 8003fda:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8003fdc:	69fb      	ldr	r3, [r7, #28]
 8003fde:	3301      	adds	r3, #1
 8003fe0:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003fe2:	68fb      	ldr	r3, [r7, #12]
 8003fe4:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003fe6:	b29b      	uxth	r3, r3
 8003fe8:	3b01      	subs	r3, #1
 8003fea:	b29a      	uxth	r2, r3
 8003fec:	68fb      	ldr	r3, [r7, #12]
 8003fee:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8003ff0:	68fb      	ldr	r3, [r7, #12]
 8003ff2:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003ff4:	b29b      	uxth	r3, r3
 8003ff6:	2b00      	cmp	r3, #0
 8003ff8:	d1cb      	bne.n	8003f92 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003ffa:	683b      	ldr	r3, [r7, #0]
 8003ffc:	9300      	str	r3, [sp, #0]
 8003ffe:	697b      	ldr	r3, [r7, #20]
 8004000:	2200      	movs	r2, #0
 8004002:	2140      	movs	r1, #64	@ 0x40
 8004004:	68f8      	ldr	r0, [r7, #12]
 8004006:	f000 f814 	bl	8004032 <UART_WaitOnFlagUntilTimeout>
 800400a:	4603      	mov	r3, r0
 800400c:	2b00      	cmp	r3, #0
 800400e:	d005      	beq.n	800401c <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8004010:	68fb      	ldr	r3, [r7, #12]
 8004012:	2220      	movs	r2, #32
 8004014:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8004018:	2303      	movs	r3, #3
 800401a:	e006      	b.n	800402a <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800401c:	68fb      	ldr	r3, [r7, #12]
 800401e:	2220      	movs	r2, #32
 8004020:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8004024:	2300      	movs	r3, #0
 8004026:	e000      	b.n	800402a <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8004028:	2302      	movs	r3, #2
  }
}
 800402a:	4618      	mov	r0, r3
 800402c:	3720      	adds	r7, #32
 800402e:	46bd      	mov	sp, r7
 8004030:	bd80      	pop	{r7, pc}

08004032 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8004032:	b580      	push	{r7, lr}
 8004034:	b086      	sub	sp, #24
 8004036:	af00      	add	r7, sp, #0
 8004038:	60f8      	str	r0, [r7, #12]
 800403a:	60b9      	str	r1, [r7, #8]
 800403c:	603b      	str	r3, [r7, #0]
 800403e:	4613      	mov	r3, r2
 8004040:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004042:	e03b      	b.n	80040bc <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004044:	6a3b      	ldr	r3, [r7, #32]
 8004046:	f1b3 3fff 	cmp.w	r3, #4294967295
 800404a:	d037      	beq.n	80040bc <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800404c:	f7fd ffbc 	bl	8001fc8 <HAL_GetTick>
 8004050:	4602      	mov	r2, r0
 8004052:	683b      	ldr	r3, [r7, #0]
 8004054:	1ad3      	subs	r3, r2, r3
 8004056:	6a3a      	ldr	r2, [r7, #32]
 8004058:	429a      	cmp	r2, r3
 800405a:	d302      	bcc.n	8004062 <UART_WaitOnFlagUntilTimeout+0x30>
 800405c:	6a3b      	ldr	r3, [r7, #32]
 800405e:	2b00      	cmp	r3, #0
 8004060:	d101      	bne.n	8004066 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8004062:	2303      	movs	r3, #3
 8004064:	e03a      	b.n	80040dc <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8004066:	68fb      	ldr	r3, [r7, #12]
 8004068:	681b      	ldr	r3, [r3, #0]
 800406a:	68db      	ldr	r3, [r3, #12]
 800406c:	f003 0304 	and.w	r3, r3, #4
 8004070:	2b00      	cmp	r3, #0
 8004072:	d023      	beq.n	80040bc <UART_WaitOnFlagUntilTimeout+0x8a>
 8004074:	68bb      	ldr	r3, [r7, #8]
 8004076:	2b80      	cmp	r3, #128	@ 0x80
 8004078:	d020      	beq.n	80040bc <UART_WaitOnFlagUntilTimeout+0x8a>
 800407a:	68bb      	ldr	r3, [r7, #8]
 800407c:	2b40      	cmp	r3, #64	@ 0x40
 800407e:	d01d      	beq.n	80040bc <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8004080:	68fb      	ldr	r3, [r7, #12]
 8004082:	681b      	ldr	r3, [r3, #0]
 8004084:	681b      	ldr	r3, [r3, #0]
 8004086:	f003 0308 	and.w	r3, r3, #8
 800408a:	2b08      	cmp	r3, #8
 800408c:	d116      	bne.n	80040bc <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 800408e:	2300      	movs	r3, #0
 8004090:	617b      	str	r3, [r7, #20]
 8004092:	68fb      	ldr	r3, [r7, #12]
 8004094:	681b      	ldr	r3, [r3, #0]
 8004096:	681b      	ldr	r3, [r3, #0]
 8004098:	617b      	str	r3, [r7, #20]
 800409a:	68fb      	ldr	r3, [r7, #12]
 800409c:	681b      	ldr	r3, [r3, #0]
 800409e:	685b      	ldr	r3, [r3, #4]
 80040a0:	617b      	str	r3, [r7, #20]
 80040a2:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80040a4:	68f8      	ldr	r0, [r7, #12]
 80040a6:	f000 f81d 	bl	80040e4 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80040aa:	68fb      	ldr	r3, [r7, #12]
 80040ac:	2208      	movs	r2, #8
 80040ae:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80040b0:	68fb      	ldr	r3, [r7, #12]
 80040b2:	2200      	movs	r2, #0
 80040b4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80040b8:	2301      	movs	r3, #1
 80040ba:	e00f      	b.n	80040dc <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80040bc:	68fb      	ldr	r3, [r7, #12]
 80040be:	681b      	ldr	r3, [r3, #0]
 80040c0:	681a      	ldr	r2, [r3, #0]
 80040c2:	68bb      	ldr	r3, [r7, #8]
 80040c4:	4013      	ands	r3, r2
 80040c6:	68ba      	ldr	r2, [r7, #8]
 80040c8:	429a      	cmp	r2, r3
 80040ca:	bf0c      	ite	eq
 80040cc:	2301      	moveq	r3, #1
 80040ce:	2300      	movne	r3, #0
 80040d0:	b2db      	uxtb	r3, r3
 80040d2:	461a      	mov	r2, r3
 80040d4:	79fb      	ldrb	r3, [r7, #7]
 80040d6:	429a      	cmp	r2, r3
 80040d8:	d0b4      	beq.n	8004044 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80040da:	2300      	movs	r3, #0
}
 80040dc:	4618      	mov	r0, r3
 80040de:	3718      	adds	r7, #24
 80040e0:	46bd      	mov	sp, r7
 80040e2:	bd80      	pop	{r7, pc}

080040e4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80040e4:	b480      	push	{r7}
 80040e6:	b095      	sub	sp, #84	@ 0x54
 80040e8:	af00      	add	r7, sp, #0
 80040ea:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	681b      	ldr	r3, [r3, #0]
 80040f0:	330c      	adds	r3, #12
 80040f2:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80040f4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80040f6:	e853 3f00 	ldrex	r3, [r3]
 80040fa:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80040fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80040fe:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004102:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	681b      	ldr	r3, [r3, #0]
 8004108:	330c      	adds	r3, #12
 800410a:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800410c:	643a      	str	r2, [r7, #64]	@ 0x40
 800410e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004110:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8004112:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004114:	e841 2300 	strex	r3, r2, [r1]
 8004118:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800411a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800411c:	2b00      	cmp	r3, #0
 800411e:	d1e5      	bne.n	80040ec <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	681b      	ldr	r3, [r3, #0]
 8004124:	3314      	adds	r3, #20
 8004126:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004128:	6a3b      	ldr	r3, [r7, #32]
 800412a:	e853 3f00 	ldrex	r3, [r3]
 800412e:	61fb      	str	r3, [r7, #28]
   return(result);
 8004130:	69fb      	ldr	r3, [r7, #28]
 8004132:	f023 0301 	bic.w	r3, r3, #1
 8004136:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	681b      	ldr	r3, [r3, #0]
 800413c:	3314      	adds	r3, #20
 800413e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004140:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004142:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004144:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004146:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004148:	e841 2300 	strex	r3, r2, [r1]
 800414c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800414e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004150:	2b00      	cmp	r3, #0
 8004152:	d1e5      	bne.n	8004120 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004158:	2b01      	cmp	r3, #1
 800415a:	d119      	bne.n	8004190 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	681b      	ldr	r3, [r3, #0]
 8004160:	330c      	adds	r3, #12
 8004162:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004164:	68fb      	ldr	r3, [r7, #12]
 8004166:	e853 3f00 	ldrex	r3, [r3]
 800416a:	60bb      	str	r3, [r7, #8]
   return(result);
 800416c:	68bb      	ldr	r3, [r7, #8]
 800416e:	f023 0310 	bic.w	r3, r3, #16
 8004172:	647b      	str	r3, [r7, #68]	@ 0x44
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	681b      	ldr	r3, [r3, #0]
 8004178:	330c      	adds	r3, #12
 800417a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800417c:	61ba      	str	r2, [r7, #24]
 800417e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004180:	6979      	ldr	r1, [r7, #20]
 8004182:	69ba      	ldr	r2, [r7, #24]
 8004184:	e841 2300 	strex	r3, r2, [r1]
 8004188:	613b      	str	r3, [r7, #16]
   return(result);
 800418a:	693b      	ldr	r3, [r7, #16]
 800418c:	2b00      	cmp	r3, #0
 800418e:	d1e5      	bne.n	800415c <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	2220      	movs	r2, #32
 8004194:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	2200      	movs	r2, #0
 800419c:	631a      	str	r2, [r3, #48]	@ 0x30
}
 800419e:	bf00      	nop
 80041a0:	3754      	adds	r7, #84	@ 0x54
 80041a2:	46bd      	mov	sp, r7
 80041a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041a8:	4770      	bx	lr
	...

080041ac <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80041ac:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80041b0:	b0c0      	sub	sp, #256	@ 0x100
 80041b2:	af00      	add	r7, sp, #0
 80041b4:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80041b8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80041bc:	681b      	ldr	r3, [r3, #0]
 80041be:	691b      	ldr	r3, [r3, #16]
 80041c0:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 80041c4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80041c8:	68d9      	ldr	r1, [r3, #12]
 80041ca:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80041ce:	681a      	ldr	r2, [r3, #0]
 80041d0:	ea40 0301 	orr.w	r3, r0, r1
 80041d4:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80041d6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80041da:	689a      	ldr	r2, [r3, #8]
 80041dc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80041e0:	691b      	ldr	r3, [r3, #16]
 80041e2:	431a      	orrs	r2, r3
 80041e4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80041e8:	695b      	ldr	r3, [r3, #20]
 80041ea:	431a      	orrs	r2, r3
 80041ec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80041f0:	69db      	ldr	r3, [r3, #28]
 80041f2:	4313      	orrs	r3, r2
 80041f4:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80041f8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80041fc:	681b      	ldr	r3, [r3, #0]
 80041fe:	68db      	ldr	r3, [r3, #12]
 8004200:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8004204:	f021 010c 	bic.w	r1, r1, #12
 8004208:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800420c:	681a      	ldr	r2, [r3, #0]
 800420e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8004212:	430b      	orrs	r3, r1
 8004214:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004216:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800421a:	681b      	ldr	r3, [r3, #0]
 800421c:	695b      	ldr	r3, [r3, #20]
 800421e:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8004222:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004226:	6999      	ldr	r1, [r3, #24]
 8004228:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800422c:	681a      	ldr	r2, [r3, #0]
 800422e:	ea40 0301 	orr.w	r3, r0, r1
 8004232:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8004234:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004238:	681a      	ldr	r2, [r3, #0]
 800423a:	4b8f      	ldr	r3, [pc, #572]	@ (8004478 <UART_SetConfig+0x2cc>)
 800423c:	429a      	cmp	r2, r3
 800423e:	d005      	beq.n	800424c <UART_SetConfig+0xa0>
 8004240:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004244:	681a      	ldr	r2, [r3, #0]
 8004246:	4b8d      	ldr	r3, [pc, #564]	@ (800447c <UART_SetConfig+0x2d0>)
 8004248:	429a      	cmp	r2, r3
 800424a:	d104      	bne.n	8004256 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800424c:	f7ff fe02 	bl	8003e54 <HAL_RCC_GetPCLK2Freq>
 8004250:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8004254:	e003      	b.n	800425e <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8004256:	f7ff fde9 	bl	8003e2c <HAL_RCC_GetPCLK1Freq>
 800425a:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800425e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004262:	69db      	ldr	r3, [r3, #28]
 8004264:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004268:	f040 810c 	bne.w	8004484 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800426c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004270:	2200      	movs	r2, #0
 8004272:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8004276:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 800427a:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 800427e:	4622      	mov	r2, r4
 8004280:	462b      	mov	r3, r5
 8004282:	1891      	adds	r1, r2, r2
 8004284:	65b9      	str	r1, [r7, #88]	@ 0x58
 8004286:	415b      	adcs	r3, r3
 8004288:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800428a:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800428e:	4621      	mov	r1, r4
 8004290:	eb12 0801 	adds.w	r8, r2, r1
 8004294:	4629      	mov	r1, r5
 8004296:	eb43 0901 	adc.w	r9, r3, r1
 800429a:	f04f 0200 	mov.w	r2, #0
 800429e:	f04f 0300 	mov.w	r3, #0
 80042a2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80042a6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80042aa:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80042ae:	4690      	mov	r8, r2
 80042b0:	4699      	mov	r9, r3
 80042b2:	4623      	mov	r3, r4
 80042b4:	eb18 0303 	adds.w	r3, r8, r3
 80042b8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80042bc:	462b      	mov	r3, r5
 80042be:	eb49 0303 	adc.w	r3, r9, r3
 80042c2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80042c6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80042ca:	685b      	ldr	r3, [r3, #4]
 80042cc:	2200      	movs	r2, #0
 80042ce:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80042d2:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 80042d6:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 80042da:	460b      	mov	r3, r1
 80042dc:	18db      	adds	r3, r3, r3
 80042de:	653b      	str	r3, [r7, #80]	@ 0x50
 80042e0:	4613      	mov	r3, r2
 80042e2:	eb42 0303 	adc.w	r3, r2, r3
 80042e6:	657b      	str	r3, [r7, #84]	@ 0x54
 80042e8:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 80042ec:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 80042f0:	f7fc fc62 	bl	8000bb8 <__aeabi_uldivmod>
 80042f4:	4602      	mov	r2, r0
 80042f6:	460b      	mov	r3, r1
 80042f8:	4b61      	ldr	r3, [pc, #388]	@ (8004480 <UART_SetConfig+0x2d4>)
 80042fa:	fba3 2302 	umull	r2, r3, r3, r2
 80042fe:	095b      	lsrs	r3, r3, #5
 8004300:	011c      	lsls	r4, r3, #4
 8004302:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004306:	2200      	movs	r2, #0
 8004308:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800430c:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8004310:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8004314:	4642      	mov	r2, r8
 8004316:	464b      	mov	r3, r9
 8004318:	1891      	adds	r1, r2, r2
 800431a:	64b9      	str	r1, [r7, #72]	@ 0x48
 800431c:	415b      	adcs	r3, r3
 800431e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004320:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8004324:	4641      	mov	r1, r8
 8004326:	eb12 0a01 	adds.w	sl, r2, r1
 800432a:	4649      	mov	r1, r9
 800432c:	eb43 0b01 	adc.w	fp, r3, r1
 8004330:	f04f 0200 	mov.w	r2, #0
 8004334:	f04f 0300 	mov.w	r3, #0
 8004338:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800433c:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8004340:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004344:	4692      	mov	sl, r2
 8004346:	469b      	mov	fp, r3
 8004348:	4643      	mov	r3, r8
 800434a:	eb1a 0303 	adds.w	r3, sl, r3
 800434e:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8004352:	464b      	mov	r3, r9
 8004354:	eb4b 0303 	adc.w	r3, fp, r3
 8004358:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800435c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004360:	685b      	ldr	r3, [r3, #4]
 8004362:	2200      	movs	r2, #0
 8004364:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8004368:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 800436c:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8004370:	460b      	mov	r3, r1
 8004372:	18db      	adds	r3, r3, r3
 8004374:	643b      	str	r3, [r7, #64]	@ 0x40
 8004376:	4613      	mov	r3, r2
 8004378:	eb42 0303 	adc.w	r3, r2, r3
 800437c:	647b      	str	r3, [r7, #68]	@ 0x44
 800437e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8004382:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8004386:	f7fc fc17 	bl	8000bb8 <__aeabi_uldivmod>
 800438a:	4602      	mov	r2, r0
 800438c:	460b      	mov	r3, r1
 800438e:	4611      	mov	r1, r2
 8004390:	4b3b      	ldr	r3, [pc, #236]	@ (8004480 <UART_SetConfig+0x2d4>)
 8004392:	fba3 2301 	umull	r2, r3, r3, r1
 8004396:	095b      	lsrs	r3, r3, #5
 8004398:	2264      	movs	r2, #100	@ 0x64
 800439a:	fb02 f303 	mul.w	r3, r2, r3
 800439e:	1acb      	subs	r3, r1, r3
 80043a0:	00db      	lsls	r3, r3, #3
 80043a2:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 80043a6:	4b36      	ldr	r3, [pc, #216]	@ (8004480 <UART_SetConfig+0x2d4>)
 80043a8:	fba3 2302 	umull	r2, r3, r3, r2
 80043ac:	095b      	lsrs	r3, r3, #5
 80043ae:	005b      	lsls	r3, r3, #1
 80043b0:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 80043b4:	441c      	add	r4, r3
 80043b6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80043ba:	2200      	movs	r2, #0
 80043bc:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80043c0:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 80043c4:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 80043c8:	4642      	mov	r2, r8
 80043ca:	464b      	mov	r3, r9
 80043cc:	1891      	adds	r1, r2, r2
 80043ce:	63b9      	str	r1, [r7, #56]	@ 0x38
 80043d0:	415b      	adcs	r3, r3
 80043d2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80043d4:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 80043d8:	4641      	mov	r1, r8
 80043da:	1851      	adds	r1, r2, r1
 80043dc:	6339      	str	r1, [r7, #48]	@ 0x30
 80043de:	4649      	mov	r1, r9
 80043e0:	414b      	adcs	r3, r1
 80043e2:	637b      	str	r3, [r7, #52]	@ 0x34
 80043e4:	f04f 0200 	mov.w	r2, #0
 80043e8:	f04f 0300 	mov.w	r3, #0
 80043ec:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 80043f0:	4659      	mov	r1, fp
 80043f2:	00cb      	lsls	r3, r1, #3
 80043f4:	4651      	mov	r1, sl
 80043f6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80043fa:	4651      	mov	r1, sl
 80043fc:	00ca      	lsls	r2, r1, #3
 80043fe:	4610      	mov	r0, r2
 8004400:	4619      	mov	r1, r3
 8004402:	4603      	mov	r3, r0
 8004404:	4642      	mov	r2, r8
 8004406:	189b      	adds	r3, r3, r2
 8004408:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800440c:	464b      	mov	r3, r9
 800440e:	460a      	mov	r2, r1
 8004410:	eb42 0303 	adc.w	r3, r2, r3
 8004414:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004418:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800441c:	685b      	ldr	r3, [r3, #4]
 800441e:	2200      	movs	r2, #0
 8004420:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8004424:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8004428:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 800442c:	460b      	mov	r3, r1
 800442e:	18db      	adds	r3, r3, r3
 8004430:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004432:	4613      	mov	r3, r2
 8004434:	eb42 0303 	adc.w	r3, r2, r3
 8004438:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800443a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800443e:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8004442:	f7fc fbb9 	bl	8000bb8 <__aeabi_uldivmod>
 8004446:	4602      	mov	r2, r0
 8004448:	460b      	mov	r3, r1
 800444a:	4b0d      	ldr	r3, [pc, #52]	@ (8004480 <UART_SetConfig+0x2d4>)
 800444c:	fba3 1302 	umull	r1, r3, r3, r2
 8004450:	095b      	lsrs	r3, r3, #5
 8004452:	2164      	movs	r1, #100	@ 0x64
 8004454:	fb01 f303 	mul.w	r3, r1, r3
 8004458:	1ad3      	subs	r3, r2, r3
 800445a:	00db      	lsls	r3, r3, #3
 800445c:	3332      	adds	r3, #50	@ 0x32
 800445e:	4a08      	ldr	r2, [pc, #32]	@ (8004480 <UART_SetConfig+0x2d4>)
 8004460:	fba2 2303 	umull	r2, r3, r2, r3
 8004464:	095b      	lsrs	r3, r3, #5
 8004466:	f003 0207 	and.w	r2, r3, #7
 800446a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800446e:	681b      	ldr	r3, [r3, #0]
 8004470:	4422      	add	r2, r4
 8004472:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8004474:	e106      	b.n	8004684 <UART_SetConfig+0x4d8>
 8004476:	bf00      	nop
 8004478:	40011000 	.word	0x40011000
 800447c:	40011400 	.word	0x40011400
 8004480:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004484:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004488:	2200      	movs	r2, #0
 800448a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800448e:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8004492:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8004496:	4642      	mov	r2, r8
 8004498:	464b      	mov	r3, r9
 800449a:	1891      	adds	r1, r2, r2
 800449c:	6239      	str	r1, [r7, #32]
 800449e:	415b      	adcs	r3, r3
 80044a0:	627b      	str	r3, [r7, #36]	@ 0x24
 80044a2:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80044a6:	4641      	mov	r1, r8
 80044a8:	1854      	adds	r4, r2, r1
 80044aa:	4649      	mov	r1, r9
 80044ac:	eb43 0501 	adc.w	r5, r3, r1
 80044b0:	f04f 0200 	mov.w	r2, #0
 80044b4:	f04f 0300 	mov.w	r3, #0
 80044b8:	00eb      	lsls	r3, r5, #3
 80044ba:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80044be:	00e2      	lsls	r2, r4, #3
 80044c0:	4614      	mov	r4, r2
 80044c2:	461d      	mov	r5, r3
 80044c4:	4643      	mov	r3, r8
 80044c6:	18e3      	adds	r3, r4, r3
 80044c8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80044cc:	464b      	mov	r3, r9
 80044ce:	eb45 0303 	adc.w	r3, r5, r3
 80044d2:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80044d6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80044da:	685b      	ldr	r3, [r3, #4]
 80044dc:	2200      	movs	r2, #0
 80044de:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80044e2:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80044e6:	f04f 0200 	mov.w	r2, #0
 80044ea:	f04f 0300 	mov.w	r3, #0
 80044ee:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80044f2:	4629      	mov	r1, r5
 80044f4:	008b      	lsls	r3, r1, #2
 80044f6:	4621      	mov	r1, r4
 80044f8:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80044fc:	4621      	mov	r1, r4
 80044fe:	008a      	lsls	r2, r1, #2
 8004500:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8004504:	f7fc fb58 	bl	8000bb8 <__aeabi_uldivmod>
 8004508:	4602      	mov	r2, r0
 800450a:	460b      	mov	r3, r1
 800450c:	4b60      	ldr	r3, [pc, #384]	@ (8004690 <UART_SetConfig+0x4e4>)
 800450e:	fba3 2302 	umull	r2, r3, r3, r2
 8004512:	095b      	lsrs	r3, r3, #5
 8004514:	011c      	lsls	r4, r3, #4
 8004516:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800451a:	2200      	movs	r2, #0
 800451c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8004520:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8004524:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8004528:	4642      	mov	r2, r8
 800452a:	464b      	mov	r3, r9
 800452c:	1891      	adds	r1, r2, r2
 800452e:	61b9      	str	r1, [r7, #24]
 8004530:	415b      	adcs	r3, r3
 8004532:	61fb      	str	r3, [r7, #28]
 8004534:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004538:	4641      	mov	r1, r8
 800453a:	1851      	adds	r1, r2, r1
 800453c:	6139      	str	r1, [r7, #16]
 800453e:	4649      	mov	r1, r9
 8004540:	414b      	adcs	r3, r1
 8004542:	617b      	str	r3, [r7, #20]
 8004544:	f04f 0200 	mov.w	r2, #0
 8004548:	f04f 0300 	mov.w	r3, #0
 800454c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004550:	4659      	mov	r1, fp
 8004552:	00cb      	lsls	r3, r1, #3
 8004554:	4651      	mov	r1, sl
 8004556:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800455a:	4651      	mov	r1, sl
 800455c:	00ca      	lsls	r2, r1, #3
 800455e:	4610      	mov	r0, r2
 8004560:	4619      	mov	r1, r3
 8004562:	4603      	mov	r3, r0
 8004564:	4642      	mov	r2, r8
 8004566:	189b      	adds	r3, r3, r2
 8004568:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800456c:	464b      	mov	r3, r9
 800456e:	460a      	mov	r2, r1
 8004570:	eb42 0303 	adc.w	r3, r2, r3
 8004574:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8004578:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800457c:	685b      	ldr	r3, [r3, #4]
 800457e:	2200      	movs	r2, #0
 8004580:	67bb      	str	r3, [r7, #120]	@ 0x78
 8004582:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8004584:	f04f 0200 	mov.w	r2, #0
 8004588:	f04f 0300 	mov.w	r3, #0
 800458c:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8004590:	4649      	mov	r1, r9
 8004592:	008b      	lsls	r3, r1, #2
 8004594:	4641      	mov	r1, r8
 8004596:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800459a:	4641      	mov	r1, r8
 800459c:	008a      	lsls	r2, r1, #2
 800459e:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 80045a2:	f7fc fb09 	bl	8000bb8 <__aeabi_uldivmod>
 80045a6:	4602      	mov	r2, r0
 80045a8:	460b      	mov	r3, r1
 80045aa:	4611      	mov	r1, r2
 80045ac:	4b38      	ldr	r3, [pc, #224]	@ (8004690 <UART_SetConfig+0x4e4>)
 80045ae:	fba3 2301 	umull	r2, r3, r3, r1
 80045b2:	095b      	lsrs	r3, r3, #5
 80045b4:	2264      	movs	r2, #100	@ 0x64
 80045b6:	fb02 f303 	mul.w	r3, r2, r3
 80045ba:	1acb      	subs	r3, r1, r3
 80045bc:	011b      	lsls	r3, r3, #4
 80045be:	3332      	adds	r3, #50	@ 0x32
 80045c0:	4a33      	ldr	r2, [pc, #204]	@ (8004690 <UART_SetConfig+0x4e4>)
 80045c2:	fba2 2303 	umull	r2, r3, r2, r3
 80045c6:	095b      	lsrs	r3, r3, #5
 80045c8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80045cc:	441c      	add	r4, r3
 80045ce:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80045d2:	2200      	movs	r2, #0
 80045d4:	673b      	str	r3, [r7, #112]	@ 0x70
 80045d6:	677a      	str	r2, [r7, #116]	@ 0x74
 80045d8:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 80045dc:	4642      	mov	r2, r8
 80045de:	464b      	mov	r3, r9
 80045e0:	1891      	adds	r1, r2, r2
 80045e2:	60b9      	str	r1, [r7, #8]
 80045e4:	415b      	adcs	r3, r3
 80045e6:	60fb      	str	r3, [r7, #12]
 80045e8:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80045ec:	4641      	mov	r1, r8
 80045ee:	1851      	adds	r1, r2, r1
 80045f0:	6039      	str	r1, [r7, #0]
 80045f2:	4649      	mov	r1, r9
 80045f4:	414b      	adcs	r3, r1
 80045f6:	607b      	str	r3, [r7, #4]
 80045f8:	f04f 0200 	mov.w	r2, #0
 80045fc:	f04f 0300 	mov.w	r3, #0
 8004600:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8004604:	4659      	mov	r1, fp
 8004606:	00cb      	lsls	r3, r1, #3
 8004608:	4651      	mov	r1, sl
 800460a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800460e:	4651      	mov	r1, sl
 8004610:	00ca      	lsls	r2, r1, #3
 8004612:	4610      	mov	r0, r2
 8004614:	4619      	mov	r1, r3
 8004616:	4603      	mov	r3, r0
 8004618:	4642      	mov	r2, r8
 800461a:	189b      	adds	r3, r3, r2
 800461c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800461e:	464b      	mov	r3, r9
 8004620:	460a      	mov	r2, r1
 8004622:	eb42 0303 	adc.w	r3, r2, r3
 8004626:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8004628:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800462c:	685b      	ldr	r3, [r3, #4]
 800462e:	2200      	movs	r2, #0
 8004630:	663b      	str	r3, [r7, #96]	@ 0x60
 8004632:	667a      	str	r2, [r7, #100]	@ 0x64
 8004634:	f04f 0200 	mov.w	r2, #0
 8004638:	f04f 0300 	mov.w	r3, #0
 800463c:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8004640:	4649      	mov	r1, r9
 8004642:	008b      	lsls	r3, r1, #2
 8004644:	4641      	mov	r1, r8
 8004646:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800464a:	4641      	mov	r1, r8
 800464c:	008a      	lsls	r2, r1, #2
 800464e:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8004652:	f7fc fab1 	bl	8000bb8 <__aeabi_uldivmod>
 8004656:	4602      	mov	r2, r0
 8004658:	460b      	mov	r3, r1
 800465a:	4b0d      	ldr	r3, [pc, #52]	@ (8004690 <UART_SetConfig+0x4e4>)
 800465c:	fba3 1302 	umull	r1, r3, r3, r2
 8004660:	095b      	lsrs	r3, r3, #5
 8004662:	2164      	movs	r1, #100	@ 0x64
 8004664:	fb01 f303 	mul.w	r3, r1, r3
 8004668:	1ad3      	subs	r3, r2, r3
 800466a:	011b      	lsls	r3, r3, #4
 800466c:	3332      	adds	r3, #50	@ 0x32
 800466e:	4a08      	ldr	r2, [pc, #32]	@ (8004690 <UART_SetConfig+0x4e4>)
 8004670:	fba2 2303 	umull	r2, r3, r2, r3
 8004674:	095b      	lsrs	r3, r3, #5
 8004676:	f003 020f 	and.w	r2, r3, #15
 800467a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800467e:	681b      	ldr	r3, [r3, #0]
 8004680:	4422      	add	r2, r4
 8004682:	609a      	str	r2, [r3, #8]
}
 8004684:	bf00      	nop
 8004686:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 800468a:	46bd      	mov	sp, r7
 800468c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004690:	51eb851f 	.word	0x51eb851f

08004694 <__cvt>:
 8004694:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004698:	ec57 6b10 	vmov	r6, r7, d0
 800469c:	2f00      	cmp	r7, #0
 800469e:	460c      	mov	r4, r1
 80046a0:	4619      	mov	r1, r3
 80046a2:	463b      	mov	r3, r7
 80046a4:	bfbb      	ittet	lt
 80046a6:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 80046aa:	461f      	movlt	r7, r3
 80046ac:	2300      	movge	r3, #0
 80046ae:	232d      	movlt	r3, #45	@ 0x2d
 80046b0:	700b      	strb	r3, [r1, #0]
 80046b2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80046b4:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 80046b8:	4691      	mov	r9, r2
 80046ba:	f023 0820 	bic.w	r8, r3, #32
 80046be:	bfbc      	itt	lt
 80046c0:	4632      	movlt	r2, r6
 80046c2:	4616      	movlt	r6, r2
 80046c4:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80046c8:	d005      	beq.n	80046d6 <__cvt+0x42>
 80046ca:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 80046ce:	d100      	bne.n	80046d2 <__cvt+0x3e>
 80046d0:	3401      	adds	r4, #1
 80046d2:	2102      	movs	r1, #2
 80046d4:	e000      	b.n	80046d8 <__cvt+0x44>
 80046d6:	2103      	movs	r1, #3
 80046d8:	ab03      	add	r3, sp, #12
 80046da:	9301      	str	r3, [sp, #4]
 80046dc:	ab02      	add	r3, sp, #8
 80046de:	9300      	str	r3, [sp, #0]
 80046e0:	ec47 6b10 	vmov	d0, r6, r7
 80046e4:	4653      	mov	r3, sl
 80046e6:	4622      	mov	r2, r4
 80046e8:	f000 ff72 	bl	80055d0 <_dtoa_r>
 80046ec:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 80046f0:	4605      	mov	r5, r0
 80046f2:	d119      	bne.n	8004728 <__cvt+0x94>
 80046f4:	f019 0f01 	tst.w	r9, #1
 80046f8:	d00e      	beq.n	8004718 <__cvt+0x84>
 80046fa:	eb00 0904 	add.w	r9, r0, r4
 80046fe:	2200      	movs	r2, #0
 8004700:	2300      	movs	r3, #0
 8004702:	4630      	mov	r0, r6
 8004704:	4639      	mov	r1, r7
 8004706:	f7fc f9e7 	bl	8000ad8 <__aeabi_dcmpeq>
 800470a:	b108      	cbz	r0, 8004710 <__cvt+0x7c>
 800470c:	f8cd 900c 	str.w	r9, [sp, #12]
 8004710:	2230      	movs	r2, #48	@ 0x30
 8004712:	9b03      	ldr	r3, [sp, #12]
 8004714:	454b      	cmp	r3, r9
 8004716:	d31e      	bcc.n	8004756 <__cvt+0xc2>
 8004718:	9b03      	ldr	r3, [sp, #12]
 800471a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800471c:	1b5b      	subs	r3, r3, r5
 800471e:	4628      	mov	r0, r5
 8004720:	6013      	str	r3, [r2, #0]
 8004722:	b004      	add	sp, #16
 8004724:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004728:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800472c:	eb00 0904 	add.w	r9, r0, r4
 8004730:	d1e5      	bne.n	80046fe <__cvt+0x6a>
 8004732:	7803      	ldrb	r3, [r0, #0]
 8004734:	2b30      	cmp	r3, #48	@ 0x30
 8004736:	d10a      	bne.n	800474e <__cvt+0xba>
 8004738:	2200      	movs	r2, #0
 800473a:	2300      	movs	r3, #0
 800473c:	4630      	mov	r0, r6
 800473e:	4639      	mov	r1, r7
 8004740:	f7fc f9ca 	bl	8000ad8 <__aeabi_dcmpeq>
 8004744:	b918      	cbnz	r0, 800474e <__cvt+0xba>
 8004746:	f1c4 0401 	rsb	r4, r4, #1
 800474a:	f8ca 4000 	str.w	r4, [sl]
 800474e:	f8da 3000 	ldr.w	r3, [sl]
 8004752:	4499      	add	r9, r3
 8004754:	e7d3      	b.n	80046fe <__cvt+0x6a>
 8004756:	1c59      	adds	r1, r3, #1
 8004758:	9103      	str	r1, [sp, #12]
 800475a:	701a      	strb	r2, [r3, #0]
 800475c:	e7d9      	b.n	8004712 <__cvt+0x7e>

0800475e <__exponent>:
 800475e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004760:	2900      	cmp	r1, #0
 8004762:	bfba      	itte	lt
 8004764:	4249      	neglt	r1, r1
 8004766:	232d      	movlt	r3, #45	@ 0x2d
 8004768:	232b      	movge	r3, #43	@ 0x2b
 800476a:	2909      	cmp	r1, #9
 800476c:	7002      	strb	r2, [r0, #0]
 800476e:	7043      	strb	r3, [r0, #1]
 8004770:	dd29      	ble.n	80047c6 <__exponent+0x68>
 8004772:	f10d 0307 	add.w	r3, sp, #7
 8004776:	461d      	mov	r5, r3
 8004778:	270a      	movs	r7, #10
 800477a:	461a      	mov	r2, r3
 800477c:	fbb1 f6f7 	udiv	r6, r1, r7
 8004780:	fb07 1416 	mls	r4, r7, r6, r1
 8004784:	3430      	adds	r4, #48	@ 0x30
 8004786:	f802 4c01 	strb.w	r4, [r2, #-1]
 800478a:	460c      	mov	r4, r1
 800478c:	2c63      	cmp	r4, #99	@ 0x63
 800478e:	f103 33ff 	add.w	r3, r3, #4294967295
 8004792:	4631      	mov	r1, r6
 8004794:	dcf1      	bgt.n	800477a <__exponent+0x1c>
 8004796:	3130      	adds	r1, #48	@ 0x30
 8004798:	1e94      	subs	r4, r2, #2
 800479a:	f803 1c01 	strb.w	r1, [r3, #-1]
 800479e:	1c41      	adds	r1, r0, #1
 80047a0:	4623      	mov	r3, r4
 80047a2:	42ab      	cmp	r3, r5
 80047a4:	d30a      	bcc.n	80047bc <__exponent+0x5e>
 80047a6:	f10d 0309 	add.w	r3, sp, #9
 80047aa:	1a9b      	subs	r3, r3, r2
 80047ac:	42ac      	cmp	r4, r5
 80047ae:	bf88      	it	hi
 80047b0:	2300      	movhi	r3, #0
 80047b2:	3302      	adds	r3, #2
 80047b4:	4403      	add	r3, r0
 80047b6:	1a18      	subs	r0, r3, r0
 80047b8:	b003      	add	sp, #12
 80047ba:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80047bc:	f813 6b01 	ldrb.w	r6, [r3], #1
 80047c0:	f801 6f01 	strb.w	r6, [r1, #1]!
 80047c4:	e7ed      	b.n	80047a2 <__exponent+0x44>
 80047c6:	2330      	movs	r3, #48	@ 0x30
 80047c8:	3130      	adds	r1, #48	@ 0x30
 80047ca:	7083      	strb	r3, [r0, #2]
 80047cc:	70c1      	strb	r1, [r0, #3]
 80047ce:	1d03      	adds	r3, r0, #4
 80047d0:	e7f1      	b.n	80047b6 <__exponent+0x58>
	...

080047d4 <_printf_float>:
 80047d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80047d8:	b08d      	sub	sp, #52	@ 0x34
 80047da:	460c      	mov	r4, r1
 80047dc:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 80047e0:	4616      	mov	r6, r2
 80047e2:	461f      	mov	r7, r3
 80047e4:	4605      	mov	r5, r0
 80047e6:	f000 fdf3 	bl	80053d0 <_localeconv_r>
 80047ea:	6803      	ldr	r3, [r0, #0]
 80047ec:	9304      	str	r3, [sp, #16]
 80047ee:	4618      	mov	r0, r3
 80047f0:	f7fb fd46 	bl	8000280 <strlen>
 80047f4:	2300      	movs	r3, #0
 80047f6:	930a      	str	r3, [sp, #40]	@ 0x28
 80047f8:	f8d8 3000 	ldr.w	r3, [r8]
 80047fc:	9005      	str	r0, [sp, #20]
 80047fe:	3307      	adds	r3, #7
 8004800:	f023 0307 	bic.w	r3, r3, #7
 8004804:	f103 0208 	add.w	r2, r3, #8
 8004808:	f894 a018 	ldrb.w	sl, [r4, #24]
 800480c:	f8d4 b000 	ldr.w	fp, [r4]
 8004810:	f8c8 2000 	str.w	r2, [r8]
 8004814:	e9d3 8900 	ldrd	r8, r9, [r3]
 8004818:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800481c:	9307      	str	r3, [sp, #28]
 800481e:	f8cd 8018 	str.w	r8, [sp, #24]
 8004822:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8004826:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800482a:	4b9c      	ldr	r3, [pc, #624]	@ (8004a9c <_printf_float+0x2c8>)
 800482c:	f04f 32ff 	mov.w	r2, #4294967295
 8004830:	f7fc f984 	bl	8000b3c <__aeabi_dcmpun>
 8004834:	bb70      	cbnz	r0, 8004894 <_printf_float+0xc0>
 8004836:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800483a:	4b98      	ldr	r3, [pc, #608]	@ (8004a9c <_printf_float+0x2c8>)
 800483c:	f04f 32ff 	mov.w	r2, #4294967295
 8004840:	f7fc f95e 	bl	8000b00 <__aeabi_dcmple>
 8004844:	bb30      	cbnz	r0, 8004894 <_printf_float+0xc0>
 8004846:	2200      	movs	r2, #0
 8004848:	2300      	movs	r3, #0
 800484a:	4640      	mov	r0, r8
 800484c:	4649      	mov	r1, r9
 800484e:	f7fc f94d 	bl	8000aec <__aeabi_dcmplt>
 8004852:	b110      	cbz	r0, 800485a <_printf_float+0x86>
 8004854:	232d      	movs	r3, #45	@ 0x2d
 8004856:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800485a:	4a91      	ldr	r2, [pc, #580]	@ (8004aa0 <_printf_float+0x2cc>)
 800485c:	4b91      	ldr	r3, [pc, #580]	@ (8004aa4 <_printf_float+0x2d0>)
 800485e:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8004862:	bf94      	ite	ls
 8004864:	4690      	movls	r8, r2
 8004866:	4698      	movhi	r8, r3
 8004868:	2303      	movs	r3, #3
 800486a:	6123      	str	r3, [r4, #16]
 800486c:	f02b 0304 	bic.w	r3, fp, #4
 8004870:	6023      	str	r3, [r4, #0]
 8004872:	f04f 0900 	mov.w	r9, #0
 8004876:	9700      	str	r7, [sp, #0]
 8004878:	4633      	mov	r3, r6
 800487a:	aa0b      	add	r2, sp, #44	@ 0x2c
 800487c:	4621      	mov	r1, r4
 800487e:	4628      	mov	r0, r5
 8004880:	f000 f9d2 	bl	8004c28 <_printf_common>
 8004884:	3001      	adds	r0, #1
 8004886:	f040 808d 	bne.w	80049a4 <_printf_float+0x1d0>
 800488a:	f04f 30ff 	mov.w	r0, #4294967295
 800488e:	b00d      	add	sp, #52	@ 0x34
 8004890:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004894:	4642      	mov	r2, r8
 8004896:	464b      	mov	r3, r9
 8004898:	4640      	mov	r0, r8
 800489a:	4649      	mov	r1, r9
 800489c:	f7fc f94e 	bl	8000b3c <__aeabi_dcmpun>
 80048a0:	b140      	cbz	r0, 80048b4 <_printf_float+0xe0>
 80048a2:	464b      	mov	r3, r9
 80048a4:	2b00      	cmp	r3, #0
 80048a6:	bfbc      	itt	lt
 80048a8:	232d      	movlt	r3, #45	@ 0x2d
 80048aa:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 80048ae:	4a7e      	ldr	r2, [pc, #504]	@ (8004aa8 <_printf_float+0x2d4>)
 80048b0:	4b7e      	ldr	r3, [pc, #504]	@ (8004aac <_printf_float+0x2d8>)
 80048b2:	e7d4      	b.n	800485e <_printf_float+0x8a>
 80048b4:	6863      	ldr	r3, [r4, #4]
 80048b6:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 80048ba:	9206      	str	r2, [sp, #24]
 80048bc:	1c5a      	adds	r2, r3, #1
 80048be:	d13b      	bne.n	8004938 <_printf_float+0x164>
 80048c0:	2306      	movs	r3, #6
 80048c2:	6063      	str	r3, [r4, #4]
 80048c4:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 80048c8:	2300      	movs	r3, #0
 80048ca:	6022      	str	r2, [r4, #0]
 80048cc:	9303      	str	r3, [sp, #12]
 80048ce:	ab0a      	add	r3, sp, #40	@ 0x28
 80048d0:	e9cd a301 	strd	sl, r3, [sp, #4]
 80048d4:	ab09      	add	r3, sp, #36	@ 0x24
 80048d6:	9300      	str	r3, [sp, #0]
 80048d8:	6861      	ldr	r1, [r4, #4]
 80048da:	ec49 8b10 	vmov	d0, r8, r9
 80048de:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 80048e2:	4628      	mov	r0, r5
 80048e4:	f7ff fed6 	bl	8004694 <__cvt>
 80048e8:	9b06      	ldr	r3, [sp, #24]
 80048ea:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80048ec:	2b47      	cmp	r3, #71	@ 0x47
 80048ee:	4680      	mov	r8, r0
 80048f0:	d129      	bne.n	8004946 <_printf_float+0x172>
 80048f2:	1cc8      	adds	r0, r1, #3
 80048f4:	db02      	blt.n	80048fc <_printf_float+0x128>
 80048f6:	6863      	ldr	r3, [r4, #4]
 80048f8:	4299      	cmp	r1, r3
 80048fa:	dd41      	ble.n	8004980 <_printf_float+0x1ac>
 80048fc:	f1aa 0a02 	sub.w	sl, sl, #2
 8004900:	fa5f fa8a 	uxtb.w	sl, sl
 8004904:	3901      	subs	r1, #1
 8004906:	4652      	mov	r2, sl
 8004908:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800490c:	9109      	str	r1, [sp, #36]	@ 0x24
 800490e:	f7ff ff26 	bl	800475e <__exponent>
 8004912:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8004914:	1813      	adds	r3, r2, r0
 8004916:	2a01      	cmp	r2, #1
 8004918:	4681      	mov	r9, r0
 800491a:	6123      	str	r3, [r4, #16]
 800491c:	dc02      	bgt.n	8004924 <_printf_float+0x150>
 800491e:	6822      	ldr	r2, [r4, #0]
 8004920:	07d2      	lsls	r2, r2, #31
 8004922:	d501      	bpl.n	8004928 <_printf_float+0x154>
 8004924:	3301      	adds	r3, #1
 8004926:	6123      	str	r3, [r4, #16]
 8004928:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800492c:	2b00      	cmp	r3, #0
 800492e:	d0a2      	beq.n	8004876 <_printf_float+0xa2>
 8004930:	232d      	movs	r3, #45	@ 0x2d
 8004932:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004936:	e79e      	b.n	8004876 <_printf_float+0xa2>
 8004938:	9a06      	ldr	r2, [sp, #24]
 800493a:	2a47      	cmp	r2, #71	@ 0x47
 800493c:	d1c2      	bne.n	80048c4 <_printf_float+0xf0>
 800493e:	2b00      	cmp	r3, #0
 8004940:	d1c0      	bne.n	80048c4 <_printf_float+0xf0>
 8004942:	2301      	movs	r3, #1
 8004944:	e7bd      	b.n	80048c2 <_printf_float+0xee>
 8004946:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800494a:	d9db      	bls.n	8004904 <_printf_float+0x130>
 800494c:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8004950:	d118      	bne.n	8004984 <_printf_float+0x1b0>
 8004952:	2900      	cmp	r1, #0
 8004954:	6863      	ldr	r3, [r4, #4]
 8004956:	dd0b      	ble.n	8004970 <_printf_float+0x19c>
 8004958:	6121      	str	r1, [r4, #16]
 800495a:	b913      	cbnz	r3, 8004962 <_printf_float+0x18e>
 800495c:	6822      	ldr	r2, [r4, #0]
 800495e:	07d0      	lsls	r0, r2, #31
 8004960:	d502      	bpl.n	8004968 <_printf_float+0x194>
 8004962:	3301      	adds	r3, #1
 8004964:	440b      	add	r3, r1
 8004966:	6123      	str	r3, [r4, #16]
 8004968:	65a1      	str	r1, [r4, #88]	@ 0x58
 800496a:	f04f 0900 	mov.w	r9, #0
 800496e:	e7db      	b.n	8004928 <_printf_float+0x154>
 8004970:	b913      	cbnz	r3, 8004978 <_printf_float+0x1a4>
 8004972:	6822      	ldr	r2, [r4, #0]
 8004974:	07d2      	lsls	r2, r2, #31
 8004976:	d501      	bpl.n	800497c <_printf_float+0x1a8>
 8004978:	3302      	adds	r3, #2
 800497a:	e7f4      	b.n	8004966 <_printf_float+0x192>
 800497c:	2301      	movs	r3, #1
 800497e:	e7f2      	b.n	8004966 <_printf_float+0x192>
 8004980:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8004984:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8004986:	4299      	cmp	r1, r3
 8004988:	db05      	blt.n	8004996 <_printf_float+0x1c2>
 800498a:	6823      	ldr	r3, [r4, #0]
 800498c:	6121      	str	r1, [r4, #16]
 800498e:	07d8      	lsls	r0, r3, #31
 8004990:	d5ea      	bpl.n	8004968 <_printf_float+0x194>
 8004992:	1c4b      	adds	r3, r1, #1
 8004994:	e7e7      	b.n	8004966 <_printf_float+0x192>
 8004996:	2900      	cmp	r1, #0
 8004998:	bfd4      	ite	le
 800499a:	f1c1 0202 	rsble	r2, r1, #2
 800499e:	2201      	movgt	r2, #1
 80049a0:	4413      	add	r3, r2
 80049a2:	e7e0      	b.n	8004966 <_printf_float+0x192>
 80049a4:	6823      	ldr	r3, [r4, #0]
 80049a6:	055a      	lsls	r2, r3, #21
 80049a8:	d407      	bmi.n	80049ba <_printf_float+0x1e6>
 80049aa:	6923      	ldr	r3, [r4, #16]
 80049ac:	4642      	mov	r2, r8
 80049ae:	4631      	mov	r1, r6
 80049b0:	4628      	mov	r0, r5
 80049b2:	47b8      	blx	r7
 80049b4:	3001      	adds	r0, #1
 80049b6:	d12b      	bne.n	8004a10 <_printf_float+0x23c>
 80049b8:	e767      	b.n	800488a <_printf_float+0xb6>
 80049ba:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80049be:	f240 80dd 	bls.w	8004b7c <_printf_float+0x3a8>
 80049c2:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80049c6:	2200      	movs	r2, #0
 80049c8:	2300      	movs	r3, #0
 80049ca:	f7fc f885 	bl	8000ad8 <__aeabi_dcmpeq>
 80049ce:	2800      	cmp	r0, #0
 80049d0:	d033      	beq.n	8004a3a <_printf_float+0x266>
 80049d2:	4a37      	ldr	r2, [pc, #220]	@ (8004ab0 <_printf_float+0x2dc>)
 80049d4:	2301      	movs	r3, #1
 80049d6:	4631      	mov	r1, r6
 80049d8:	4628      	mov	r0, r5
 80049da:	47b8      	blx	r7
 80049dc:	3001      	adds	r0, #1
 80049de:	f43f af54 	beq.w	800488a <_printf_float+0xb6>
 80049e2:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 80049e6:	4543      	cmp	r3, r8
 80049e8:	db02      	blt.n	80049f0 <_printf_float+0x21c>
 80049ea:	6823      	ldr	r3, [r4, #0]
 80049ec:	07d8      	lsls	r0, r3, #31
 80049ee:	d50f      	bpl.n	8004a10 <_printf_float+0x23c>
 80049f0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80049f4:	4631      	mov	r1, r6
 80049f6:	4628      	mov	r0, r5
 80049f8:	47b8      	blx	r7
 80049fa:	3001      	adds	r0, #1
 80049fc:	f43f af45 	beq.w	800488a <_printf_float+0xb6>
 8004a00:	f04f 0900 	mov.w	r9, #0
 8004a04:	f108 38ff 	add.w	r8, r8, #4294967295
 8004a08:	f104 0a1a 	add.w	sl, r4, #26
 8004a0c:	45c8      	cmp	r8, r9
 8004a0e:	dc09      	bgt.n	8004a24 <_printf_float+0x250>
 8004a10:	6823      	ldr	r3, [r4, #0]
 8004a12:	079b      	lsls	r3, r3, #30
 8004a14:	f100 8103 	bmi.w	8004c1e <_printf_float+0x44a>
 8004a18:	68e0      	ldr	r0, [r4, #12]
 8004a1a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8004a1c:	4298      	cmp	r0, r3
 8004a1e:	bfb8      	it	lt
 8004a20:	4618      	movlt	r0, r3
 8004a22:	e734      	b.n	800488e <_printf_float+0xba>
 8004a24:	2301      	movs	r3, #1
 8004a26:	4652      	mov	r2, sl
 8004a28:	4631      	mov	r1, r6
 8004a2a:	4628      	mov	r0, r5
 8004a2c:	47b8      	blx	r7
 8004a2e:	3001      	adds	r0, #1
 8004a30:	f43f af2b 	beq.w	800488a <_printf_float+0xb6>
 8004a34:	f109 0901 	add.w	r9, r9, #1
 8004a38:	e7e8      	b.n	8004a0c <_printf_float+0x238>
 8004a3a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004a3c:	2b00      	cmp	r3, #0
 8004a3e:	dc39      	bgt.n	8004ab4 <_printf_float+0x2e0>
 8004a40:	4a1b      	ldr	r2, [pc, #108]	@ (8004ab0 <_printf_float+0x2dc>)
 8004a42:	2301      	movs	r3, #1
 8004a44:	4631      	mov	r1, r6
 8004a46:	4628      	mov	r0, r5
 8004a48:	47b8      	blx	r7
 8004a4a:	3001      	adds	r0, #1
 8004a4c:	f43f af1d 	beq.w	800488a <_printf_float+0xb6>
 8004a50:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8004a54:	ea59 0303 	orrs.w	r3, r9, r3
 8004a58:	d102      	bne.n	8004a60 <_printf_float+0x28c>
 8004a5a:	6823      	ldr	r3, [r4, #0]
 8004a5c:	07d9      	lsls	r1, r3, #31
 8004a5e:	d5d7      	bpl.n	8004a10 <_printf_float+0x23c>
 8004a60:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004a64:	4631      	mov	r1, r6
 8004a66:	4628      	mov	r0, r5
 8004a68:	47b8      	blx	r7
 8004a6a:	3001      	adds	r0, #1
 8004a6c:	f43f af0d 	beq.w	800488a <_printf_float+0xb6>
 8004a70:	f04f 0a00 	mov.w	sl, #0
 8004a74:	f104 0b1a 	add.w	fp, r4, #26
 8004a78:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004a7a:	425b      	negs	r3, r3
 8004a7c:	4553      	cmp	r3, sl
 8004a7e:	dc01      	bgt.n	8004a84 <_printf_float+0x2b0>
 8004a80:	464b      	mov	r3, r9
 8004a82:	e793      	b.n	80049ac <_printf_float+0x1d8>
 8004a84:	2301      	movs	r3, #1
 8004a86:	465a      	mov	r2, fp
 8004a88:	4631      	mov	r1, r6
 8004a8a:	4628      	mov	r0, r5
 8004a8c:	47b8      	blx	r7
 8004a8e:	3001      	adds	r0, #1
 8004a90:	f43f aefb 	beq.w	800488a <_printf_float+0xb6>
 8004a94:	f10a 0a01 	add.w	sl, sl, #1
 8004a98:	e7ee      	b.n	8004a78 <_printf_float+0x2a4>
 8004a9a:	bf00      	nop
 8004a9c:	7fefffff 	.word	0x7fefffff
 8004aa0:	08007be4 	.word	0x08007be4
 8004aa4:	08007be8 	.word	0x08007be8
 8004aa8:	08007bec 	.word	0x08007bec
 8004aac:	08007bf0 	.word	0x08007bf0
 8004ab0:	08007bf4 	.word	0x08007bf4
 8004ab4:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8004ab6:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8004aba:	4553      	cmp	r3, sl
 8004abc:	bfa8      	it	ge
 8004abe:	4653      	movge	r3, sl
 8004ac0:	2b00      	cmp	r3, #0
 8004ac2:	4699      	mov	r9, r3
 8004ac4:	dc36      	bgt.n	8004b34 <_printf_float+0x360>
 8004ac6:	f04f 0b00 	mov.w	fp, #0
 8004aca:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004ace:	f104 021a 	add.w	r2, r4, #26
 8004ad2:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8004ad4:	9306      	str	r3, [sp, #24]
 8004ad6:	eba3 0309 	sub.w	r3, r3, r9
 8004ada:	455b      	cmp	r3, fp
 8004adc:	dc31      	bgt.n	8004b42 <_printf_float+0x36e>
 8004ade:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004ae0:	459a      	cmp	sl, r3
 8004ae2:	dc3a      	bgt.n	8004b5a <_printf_float+0x386>
 8004ae4:	6823      	ldr	r3, [r4, #0]
 8004ae6:	07da      	lsls	r2, r3, #31
 8004ae8:	d437      	bmi.n	8004b5a <_printf_float+0x386>
 8004aea:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004aec:	ebaa 0903 	sub.w	r9, sl, r3
 8004af0:	9b06      	ldr	r3, [sp, #24]
 8004af2:	ebaa 0303 	sub.w	r3, sl, r3
 8004af6:	4599      	cmp	r9, r3
 8004af8:	bfa8      	it	ge
 8004afa:	4699      	movge	r9, r3
 8004afc:	f1b9 0f00 	cmp.w	r9, #0
 8004b00:	dc33      	bgt.n	8004b6a <_printf_float+0x396>
 8004b02:	f04f 0800 	mov.w	r8, #0
 8004b06:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004b0a:	f104 0b1a 	add.w	fp, r4, #26
 8004b0e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004b10:	ebaa 0303 	sub.w	r3, sl, r3
 8004b14:	eba3 0309 	sub.w	r3, r3, r9
 8004b18:	4543      	cmp	r3, r8
 8004b1a:	f77f af79 	ble.w	8004a10 <_printf_float+0x23c>
 8004b1e:	2301      	movs	r3, #1
 8004b20:	465a      	mov	r2, fp
 8004b22:	4631      	mov	r1, r6
 8004b24:	4628      	mov	r0, r5
 8004b26:	47b8      	blx	r7
 8004b28:	3001      	adds	r0, #1
 8004b2a:	f43f aeae 	beq.w	800488a <_printf_float+0xb6>
 8004b2e:	f108 0801 	add.w	r8, r8, #1
 8004b32:	e7ec      	b.n	8004b0e <_printf_float+0x33a>
 8004b34:	4642      	mov	r2, r8
 8004b36:	4631      	mov	r1, r6
 8004b38:	4628      	mov	r0, r5
 8004b3a:	47b8      	blx	r7
 8004b3c:	3001      	adds	r0, #1
 8004b3e:	d1c2      	bne.n	8004ac6 <_printf_float+0x2f2>
 8004b40:	e6a3      	b.n	800488a <_printf_float+0xb6>
 8004b42:	2301      	movs	r3, #1
 8004b44:	4631      	mov	r1, r6
 8004b46:	4628      	mov	r0, r5
 8004b48:	9206      	str	r2, [sp, #24]
 8004b4a:	47b8      	blx	r7
 8004b4c:	3001      	adds	r0, #1
 8004b4e:	f43f ae9c 	beq.w	800488a <_printf_float+0xb6>
 8004b52:	9a06      	ldr	r2, [sp, #24]
 8004b54:	f10b 0b01 	add.w	fp, fp, #1
 8004b58:	e7bb      	b.n	8004ad2 <_printf_float+0x2fe>
 8004b5a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004b5e:	4631      	mov	r1, r6
 8004b60:	4628      	mov	r0, r5
 8004b62:	47b8      	blx	r7
 8004b64:	3001      	adds	r0, #1
 8004b66:	d1c0      	bne.n	8004aea <_printf_float+0x316>
 8004b68:	e68f      	b.n	800488a <_printf_float+0xb6>
 8004b6a:	9a06      	ldr	r2, [sp, #24]
 8004b6c:	464b      	mov	r3, r9
 8004b6e:	4442      	add	r2, r8
 8004b70:	4631      	mov	r1, r6
 8004b72:	4628      	mov	r0, r5
 8004b74:	47b8      	blx	r7
 8004b76:	3001      	adds	r0, #1
 8004b78:	d1c3      	bne.n	8004b02 <_printf_float+0x32e>
 8004b7a:	e686      	b.n	800488a <_printf_float+0xb6>
 8004b7c:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8004b80:	f1ba 0f01 	cmp.w	sl, #1
 8004b84:	dc01      	bgt.n	8004b8a <_printf_float+0x3b6>
 8004b86:	07db      	lsls	r3, r3, #31
 8004b88:	d536      	bpl.n	8004bf8 <_printf_float+0x424>
 8004b8a:	2301      	movs	r3, #1
 8004b8c:	4642      	mov	r2, r8
 8004b8e:	4631      	mov	r1, r6
 8004b90:	4628      	mov	r0, r5
 8004b92:	47b8      	blx	r7
 8004b94:	3001      	adds	r0, #1
 8004b96:	f43f ae78 	beq.w	800488a <_printf_float+0xb6>
 8004b9a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004b9e:	4631      	mov	r1, r6
 8004ba0:	4628      	mov	r0, r5
 8004ba2:	47b8      	blx	r7
 8004ba4:	3001      	adds	r0, #1
 8004ba6:	f43f ae70 	beq.w	800488a <_printf_float+0xb6>
 8004baa:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8004bae:	2200      	movs	r2, #0
 8004bb0:	2300      	movs	r3, #0
 8004bb2:	f10a 3aff 	add.w	sl, sl, #4294967295
 8004bb6:	f7fb ff8f 	bl	8000ad8 <__aeabi_dcmpeq>
 8004bba:	b9c0      	cbnz	r0, 8004bee <_printf_float+0x41a>
 8004bbc:	4653      	mov	r3, sl
 8004bbe:	f108 0201 	add.w	r2, r8, #1
 8004bc2:	4631      	mov	r1, r6
 8004bc4:	4628      	mov	r0, r5
 8004bc6:	47b8      	blx	r7
 8004bc8:	3001      	adds	r0, #1
 8004bca:	d10c      	bne.n	8004be6 <_printf_float+0x412>
 8004bcc:	e65d      	b.n	800488a <_printf_float+0xb6>
 8004bce:	2301      	movs	r3, #1
 8004bd0:	465a      	mov	r2, fp
 8004bd2:	4631      	mov	r1, r6
 8004bd4:	4628      	mov	r0, r5
 8004bd6:	47b8      	blx	r7
 8004bd8:	3001      	adds	r0, #1
 8004bda:	f43f ae56 	beq.w	800488a <_printf_float+0xb6>
 8004bde:	f108 0801 	add.w	r8, r8, #1
 8004be2:	45d0      	cmp	r8, sl
 8004be4:	dbf3      	blt.n	8004bce <_printf_float+0x3fa>
 8004be6:	464b      	mov	r3, r9
 8004be8:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8004bec:	e6df      	b.n	80049ae <_printf_float+0x1da>
 8004bee:	f04f 0800 	mov.w	r8, #0
 8004bf2:	f104 0b1a 	add.w	fp, r4, #26
 8004bf6:	e7f4      	b.n	8004be2 <_printf_float+0x40e>
 8004bf8:	2301      	movs	r3, #1
 8004bfa:	4642      	mov	r2, r8
 8004bfc:	e7e1      	b.n	8004bc2 <_printf_float+0x3ee>
 8004bfe:	2301      	movs	r3, #1
 8004c00:	464a      	mov	r2, r9
 8004c02:	4631      	mov	r1, r6
 8004c04:	4628      	mov	r0, r5
 8004c06:	47b8      	blx	r7
 8004c08:	3001      	adds	r0, #1
 8004c0a:	f43f ae3e 	beq.w	800488a <_printf_float+0xb6>
 8004c0e:	f108 0801 	add.w	r8, r8, #1
 8004c12:	68e3      	ldr	r3, [r4, #12]
 8004c14:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8004c16:	1a5b      	subs	r3, r3, r1
 8004c18:	4543      	cmp	r3, r8
 8004c1a:	dcf0      	bgt.n	8004bfe <_printf_float+0x42a>
 8004c1c:	e6fc      	b.n	8004a18 <_printf_float+0x244>
 8004c1e:	f04f 0800 	mov.w	r8, #0
 8004c22:	f104 0919 	add.w	r9, r4, #25
 8004c26:	e7f4      	b.n	8004c12 <_printf_float+0x43e>

08004c28 <_printf_common>:
 8004c28:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004c2c:	4616      	mov	r6, r2
 8004c2e:	4698      	mov	r8, r3
 8004c30:	688a      	ldr	r2, [r1, #8]
 8004c32:	690b      	ldr	r3, [r1, #16]
 8004c34:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8004c38:	4293      	cmp	r3, r2
 8004c3a:	bfb8      	it	lt
 8004c3c:	4613      	movlt	r3, r2
 8004c3e:	6033      	str	r3, [r6, #0]
 8004c40:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8004c44:	4607      	mov	r7, r0
 8004c46:	460c      	mov	r4, r1
 8004c48:	b10a      	cbz	r2, 8004c4e <_printf_common+0x26>
 8004c4a:	3301      	adds	r3, #1
 8004c4c:	6033      	str	r3, [r6, #0]
 8004c4e:	6823      	ldr	r3, [r4, #0]
 8004c50:	0699      	lsls	r1, r3, #26
 8004c52:	bf42      	ittt	mi
 8004c54:	6833      	ldrmi	r3, [r6, #0]
 8004c56:	3302      	addmi	r3, #2
 8004c58:	6033      	strmi	r3, [r6, #0]
 8004c5a:	6825      	ldr	r5, [r4, #0]
 8004c5c:	f015 0506 	ands.w	r5, r5, #6
 8004c60:	d106      	bne.n	8004c70 <_printf_common+0x48>
 8004c62:	f104 0a19 	add.w	sl, r4, #25
 8004c66:	68e3      	ldr	r3, [r4, #12]
 8004c68:	6832      	ldr	r2, [r6, #0]
 8004c6a:	1a9b      	subs	r3, r3, r2
 8004c6c:	42ab      	cmp	r3, r5
 8004c6e:	dc26      	bgt.n	8004cbe <_printf_common+0x96>
 8004c70:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8004c74:	6822      	ldr	r2, [r4, #0]
 8004c76:	3b00      	subs	r3, #0
 8004c78:	bf18      	it	ne
 8004c7a:	2301      	movne	r3, #1
 8004c7c:	0692      	lsls	r2, r2, #26
 8004c7e:	d42b      	bmi.n	8004cd8 <_printf_common+0xb0>
 8004c80:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8004c84:	4641      	mov	r1, r8
 8004c86:	4638      	mov	r0, r7
 8004c88:	47c8      	blx	r9
 8004c8a:	3001      	adds	r0, #1
 8004c8c:	d01e      	beq.n	8004ccc <_printf_common+0xa4>
 8004c8e:	6823      	ldr	r3, [r4, #0]
 8004c90:	6922      	ldr	r2, [r4, #16]
 8004c92:	f003 0306 	and.w	r3, r3, #6
 8004c96:	2b04      	cmp	r3, #4
 8004c98:	bf02      	ittt	eq
 8004c9a:	68e5      	ldreq	r5, [r4, #12]
 8004c9c:	6833      	ldreq	r3, [r6, #0]
 8004c9e:	1aed      	subeq	r5, r5, r3
 8004ca0:	68a3      	ldr	r3, [r4, #8]
 8004ca2:	bf0c      	ite	eq
 8004ca4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004ca8:	2500      	movne	r5, #0
 8004caa:	4293      	cmp	r3, r2
 8004cac:	bfc4      	itt	gt
 8004cae:	1a9b      	subgt	r3, r3, r2
 8004cb0:	18ed      	addgt	r5, r5, r3
 8004cb2:	2600      	movs	r6, #0
 8004cb4:	341a      	adds	r4, #26
 8004cb6:	42b5      	cmp	r5, r6
 8004cb8:	d11a      	bne.n	8004cf0 <_printf_common+0xc8>
 8004cba:	2000      	movs	r0, #0
 8004cbc:	e008      	b.n	8004cd0 <_printf_common+0xa8>
 8004cbe:	2301      	movs	r3, #1
 8004cc0:	4652      	mov	r2, sl
 8004cc2:	4641      	mov	r1, r8
 8004cc4:	4638      	mov	r0, r7
 8004cc6:	47c8      	blx	r9
 8004cc8:	3001      	adds	r0, #1
 8004cca:	d103      	bne.n	8004cd4 <_printf_common+0xac>
 8004ccc:	f04f 30ff 	mov.w	r0, #4294967295
 8004cd0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004cd4:	3501      	adds	r5, #1
 8004cd6:	e7c6      	b.n	8004c66 <_printf_common+0x3e>
 8004cd8:	18e1      	adds	r1, r4, r3
 8004cda:	1c5a      	adds	r2, r3, #1
 8004cdc:	2030      	movs	r0, #48	@ 0x30
 8004cde:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8004ce2:	4422      	add	r2, r4
 8004ce4:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8004ce8:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8004cec:	3302      	adds	r3, #2
 8004cee:	e7c7      	b.n	8004c80 <_printf_common+0x58>
 8004cf0:	2301      	movs	r3, #1
 8004cf2:	4622      	mov	r2, r4
 8004cf4:	4641      	mov	r1, r8
 8004cf6:	4638      	mov	r0, r7
 8004cf8:	47c8      	blx	r9
 8004cfa:	3001      	adds	r0, #1
 8004cfc:	d0e6      	beq.n	8004ccc <_printf_common+0xa4>
 8004cfe:	3601      	adds	r6, #1
 8004d00:	e7d9      	b.n	8004cb6 <_printf_common+0x8e>
	...

08004d04 <_printf_i>:
 8004d04:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004d08:	7e0f      	ldrb	r7, [r1, #24]
 8004d0a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8004d0c:	2f78      	cmp	r7, #120	@ 0x78
 8004d0e:	4691      	mov	r9, r2
 8004d10:	4680      	mov	r8, r0
 8004d12:	460c      	mov	r4, r1
 8004d14:	469a      	mov	sl, r3
 8004d16:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8004d1a:	d807      	bhi.n	8004d2c <_printf_i+0x28>
 8004d1c:	2f62      	cmp	r7, #98	@ 0x62
 8004d1e:	d80a      	bhi.n	8004d36 <_printf_i+0x32>
 8004d20:	2f00      	cmp	r7, #0
 8004d22:	f000 80d2 	beq.w	8004eca <_printf_i+0x1c6>
 8004d26:	2f58      	cmp	r7, #88	@ 0x58
 8004d28:	f000 80b9 	beq.w	8004e9e <_printf_i+0x19a>
 8004d2c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004d30:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8004d34:	e03a      	b.n	8004dac <_printf_i+0xa8>
 8004d36:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8004d3a:	2b15      	cmp	r3, #21
 8004d3c:	d8f6      	bhi.n	8004d2c <_printf_i+0x28>
 8004d3e:	a101      	add	r1, pc, #4	@ (adr r1, 8004d44 <_printf_i+0x40>)
 8004d40:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004d44:	08004d9d 	.word	0x08004d9d
 8004d48:	08004db1 	.word	0x08004db1
 8004d4c:	08004d2d 	.word	0x08004d2d
 8004d50:	08004d2d 	.word	0x08004d2d
 8004d54:	08004d2d 	.word	0x08004d2d
 8004d58:	08004d2d 	.word	0x08004d2d
 8004d5c:	08004db1 	.word	0x08004db1
 8004d60:	08004d2d 	.word	0x08004d2d
 8004d64:	08004d2d 	.word	0x08004d2d
 8004d68:	08004d2d 	.word	0x08004d2d
 8004d6c:	08004d2d 	.word	0x08004d2d
 8004d70:	08004eb1 	.word	0x08004eb1
 8004d74:	08004ddb 	.word	0x08004ddb
 8004d78:	08004e6b 	.word	0x08004e6b
 8004d7c:	08004d2d 	.word	0x08004d2d
 8004d80:	08004d2d 	.word	0x08004d2d
 8004d84:	08004ed3 	.word	0x08004ed3
 8004d88:	08004d2d 	.word	0x08004d2d
 8004d8c:	08004ddb 	.word	0x08004ddb
 8004d90:	08004d2d 	.word	0x08004d2d
 8004d94:	08004d2d 	.word	0x08004d2d
 8004d98:	08004e73 	.word	0x08004e73
 8004d9c:	6833      	ldr	r3, [r6, #0]
 8004d9e:	1d1a      	adds	r2, r3, #4
 8004da0:	681b      	ldr	r3, [r3, #0]
 8004da2:	6032      	str	r2, [r6, #0]
 8004da4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004da8:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8004dac:	2301      	movs	r3, #1
 8004dae:	e09d      	b.n	8004eec <_printf_i+0x1e8>
 8004db0:	6833      	ldr	r3, [r6, #0]
 8004db2:	6820      	ldr	r0, [r4, #0]
 8004db4:	1d19      	adds	r1, r3, #4
 8004db6:	6031      	str	r1, [r6, #0]
 8004db8:	0606      	lsls	r6, r0, #24
 8004dba:	d501      	bpl.n	8004dc0 <_printf_i+0xbc>
 8004dbc:	681d      	ldr	r5, [r3, #0]
 8004dbe:	e003      	b.n	8004dc8 <_printf_i+0xc4>
 8004dc0:	0645      	lsls	r5, r0, #25
 8004dc2:	d5fb      	bpl.n	8004dbc <_printf_i+0xb8>
 8004dc4:	f9b3 5000 	ldrsh.w	r5, [r3]
 8004dc8:	2d00      	cmp	r5, #0
 8004dca:	da03      	bge.n	8004dd4 <_printf_i+0xd0>
 8004dcc:	232d      	movs	r3, #45	@ 0x2d
 8004dce:	426d      	negs	r5, r5
 8004dd0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004dd4:	4859      	ldr	r0, [pc, #356]	@ (8004f3c <_printf_i+0x238>)
 8004dd6:	230a      	movs	r3, #10
 8004dd8:	e011      	b.n	8004dfe <_printf_i+0xfa>
 8004dda:	6821      	ldr	r1, [r4, #0]
 8004ddc:	6833      	ldr	r3, [r6, #0]
 8004dde:	0608      	lsls	r0, r1, #24
 8004de0:	f853 5b04 	ldr.w	r5, [r3], #4
 8004de4:	d402      	bmi.n	8004dec <_printf_i+0xe8>
 8004de6:	0649      	lsls	r1, r1, #25
 8004de8:	bf48      	it	mi
 8004dea:	b2ad      	uxthmi	r5, r5
 8004dec:	2f6f      	cmp	r7, #111	@ 0x6f
 8004dee:	4853      	ldr	r0, [pc, #332]	@ (8004f3c <_printf_i+0x238>)
 8004df0:	6033      	str	r3, [r6, #0]
 8004df2:	bf14      	ite	ne
 8004df4:	230a      	movne	r3, #10
 8004df6:	2308      	moveq	r3, #8
 8004df8:	2100      	movs	r1, #0
 8004dfa:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8004dfe:	6866      	ldr	r6, [r4, #4]
 8004e00:	60a6      	str	r6, [r4, #8]
 8004e02:	2e00      	cmp	r6, #0
 8004e04:	bfa2      	ittt	ge
 8004e06:	6821      	ldrge	r1, [r4, #0]
 8004e08:	f021 0104 	bicge.w	r1, r1, #4
 8004e0c:	6021      	strge	r1, [r4, #0]
 8004e0e:	b90d      	cbnz	r5, 8004e14 <_printf_i+0x110>
 8004e10:	2e00      	cmp	r6, #0
 8004e12:	d04b      	beq.n	8004eac <_printf_i+0x1a8>
 8004e14:	4616      	mov	r6, r2
 8004e16:	fbb5 f1f3 	udiv	r1, r5, r3
 8004e1a:	fb03 5711 	mls	r7, r3, r1, r5
 8004e1e:	5dc7      	ldrb	r7, [r0, r7]
 8004e20:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8004e24:	462f      	mov	r7, r5
 8004e26:	42bb      	cmp	r3, r7
 8004e28:	460d      	mov	r5, r1
 8004e2a:	d9f4      	bls.n	8004e16 <_printf_i+0x112>
 8004e2c:	2b08      	cmp	r3, #8
 8004e2e:	d10b      	bne.n	8004e48 <_printf_i+0x144>
 8004e30:	6823      	ldr	r3, [r4, #0]
 8004e32:	07df      	lsls	r7, r3, #31
 8004e34:	d508      	bpl.n	8004e48 <_printf_i+0x144>
 8004e36:	6923      	ldr	r3, [r4, #16]
 8004e38:	6861      	ldr	r1, [r4, #4]
 8004e3a:	4299      	cmp	r1, r3
 8004e3c:	bfde      	ittt	le
 8004e3e:	2330      	movle	r3, #48	@ 0x30
 8004e40:	f806 3c01 	strble.w	r3, [r6, #-1]
 8004e44:	f106 36ff 	addle.w	r6, r6, #4294967295
 8004e48:	1b92      	subs	r2, r2, r6
 8004e4a:	6122      	str	r2, [r4, #16]
 8004e4c:	f8cd a000 	str.w	sl, [sp]
 8004e50:	464b      	mov	r3, r9
 8004e52:	aa03      	add	r2, sp, #12
 8004e54:	4621      	mov	r1, r4
 8004e56:	4640      	mov	r0, r8
 8004e58:	f7ff fee6 	bl	8004c28 <_printf_common>
 8004e5c:	3001      	adds	r0, #1
 8004e5e:	d14a      	bne.n	8004ef6 <_printf_i+0x1f2>
 8004e60:	f04f 30ff 	mov.w	r0, #4294967295
 8004e64:	b004      	add	sp, #16
 8004e66:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004e6a:	6823      	ldr	r3, [r4, #0]
 8004e6c:	f043 0320 	orr.w	r3, r3, #32
 8004e70:	6023      	str	r3, [r4, #0]
 8004e72:	4833      	ldr	r0, [pc, #204]	@ (8004f40 <_printf_i+0x23c>)
 8004e74:	2778      	movs	r7, #120	@ 0x78
 8004e76:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8004e7a:	6823      	ldr	r3, [r4, #0]
 8004e7c:	6831      	ldr	r1, [r6, #0]
 8004e7e:	061f      	lsls	r7, r3, #24
 8004e80:	f851 5b04 	ldr.w	r5, [r1], #4
 8004e84:	d402      	bmi.n	8004e8c <_printf_i+0x188>
 8004e86:	065f      	lsls	r7, r3, #25
 8004e88:	bf48      	it	mi
 8004e8a:	b2ad      	uxthmi	r5, r5
 8004e8c:	6031      	str	r1, [r6, #0]
 8004e8e:	07d9      	lsls	r1, r3, #31
 8004e90:	bf44      	itt	mi
 8004e92:	f043 0320 	orrmi.w	r3, r3, #32
 8004e96:	6023      	strmi	r3, [r4, #0]
 8004e98:	b11d      	cbz	r5, 8004ea2 <_printf_i+0x19e>
 8004e9a:	2310      	movs	r3, #16
 8004e9c:	e7ac      	b.n	8004df8 <_printf_i+0xf4>
 8004e9e:	4827      	ldr	r0, [pc, #156]	@ (8004f3c <_printf_i+0x238>)
 8004ea0:	e7e9      	b.n	8004e76 <_printf_i+0x172>
 8004ea2:	6823      	ldr	r3, [r4, #0]
 8004ea4:	f023 0320 	bic.w	r3, r3, #32
 8004ea8:	6023      	str	r3, [r4, #0]
 8004eaa:	e7f6      	b.n	8004e9a <_printf_i+0x196>
 8004eac:	4616      	mov	r6, r2
 8004eae:	e7bd      	b.n	8004e2c <_printf_i+0x128>
 8004eb0:	6833      	ldr	r3, [r6, #0]
 8004eb2:	6825      	ldr	r5, [r4, #0]
 8004eb4:	6961      	ldr	r1, [r4, #20]
 8004eb6:	1d18      	adds	r0, r3, #4
 8004eb8:	6030      	str	r0, [r6, #0]
 8004eba:	062e      	lsls	r6, r5, #24
 8004ebc:	681b      	ldr	r3, [r3, #0]
 8004ebe:	d501      	bpl.n	8004ec4 <_printf_i+0x1c0>
 8004ec0:	6019      	str	r1, [r3, #0]
 8004ec2:	e002      	b.n	8004eca <_printf_i+0x1c6>
 8004ec4:	0668      	lsls	r0, r5, #25
 8004ec6:	d5fb      	bpl.n	8004ec0 <_printf_i+0x1bc>
 8004ec8:	8019      	strh	r1, [r3, #0]
 8004eca:	2300      	movs	r3, #0
 8004ecc:	6123      	str	r3, [r4, #16]
 8004ece:	4616      	mov	r6, r2
 8004ed0:	e7bc      	b.n	8004e4c <_printf_i+0x148>
 8004ed2:	6833      	ldr	r3, [r6, #0]
 8004ed4:	1d1a      	adds	r2, r3, #4
 8004ed6:	6032      	str	r2, [r6, #0]
 8004ed8:	681e      	ldr	r6, [r3, #0]
 8004eda:	6862      	ldr	r2, [r4, #4]
 8004edc:	2100      	movs	r1, #0
 8004ede:	4630      	mov	r0, r6
 8004ee0:	f7fb f97e 	bl	80001e0 <memchr>
 8004ee4:	b108      	cbz	r0, 8004eea <_printf_i+0x1e6>
 8004ee6:	1b80      	subs	r0, r0, r6
 8004ee8:	6060      	str	r0, [r4, #4]
 8004eea:	6863      	ldr	r3, [r4, #4]
 8004eec:	6123      	str	r3, [r4, #16]
 8004eee:	2300      	movs	r3, #0
 8004ef0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004ef4:	e7aa      	b.n	8004e4c <_printf_i+0x148>
 8004ef6:	6923      	ldr	r3, [r4, #16]
 8004ef8:	4632      	mov	r2, r6
 8004efa:	4649      	mov	r1, r9
 8004efc:	4640      	mov	r0, r8
 8004efe:	47d0      	blx	sl
 8004f00:	3001      	adds	r0, #1
 8004f02:	d0ad      	beq.n	8004e60 <_printf_i+0x15c>
 8004f04:	6823      	ldr	r3, [r4, #0]
 8004f06:	079b      	lsls	r3, r3, #30
 8004f08:	d413      	bmi.n	8004f32 <_printf_i+0x22e>
 8004f0a:	68e0      	ldr	r0, [r4, #12]
 8004f0c:	9b03      	ldr	r3, [sp, #12]
 8004f0e:	4298      	cmp	r0, r3
 8004f10:	bfb8      	it	lt
 8004f12:	4618      	movlt	r0, r3
 8004f14:	e7a6      	b.n	8004e64 <_printf_i+0x160>
 8004f16:	2301      	movs	r3, #1
 8004f18:	4632      	mov	r2, r6
 8004f1a:	4649      	mov	r1, r9
 8004f1c:	4640      	mov	r0, r8
 8004f1e:	47d0      	blx	sl
 8004f20:	3001      	adds	r0, #1
 8004f22:	d09d      	beq.n	8004e60 <_printf_i+0x15c>
 8004f24:	3501      	adds	r5, #1
 8004f26:	68e3      	ldr	r3, [r4, #12]
 8004f28:	9903      	ldr	r1, [sp, #12]
 8004f2a:	1a5b      	subs	r3, r3, r1
 8004f2c:	42ab      	cmp	r3, r5
 8004f2e:	dcf2      	bgt.n	8004f16 <_printf_i+0x212>
 8004f30:	e7eb      	b.n	8004f0a <_printf_i+0x206>
 8004f32:	2500      	movs	r5, #0
 8004f34:	f104 0619 	add.w	r6, r4, #25
 8004f38:	e7f5      	b.n	8004f26 <_printf_i+0x222>
 8004f3a:	bf00      	nop
 8004f3c:	08007bf6 	.word	0x08007bf6
 8004f40:	08007c07 	.word	0x08007c07

08004f44 <std>:
 8004f44:	2300      	movs	r3, #0
 8004f46:	b510      	push	{r4, lr}
 8004f48:	4604      	mov	r4, r0
 8004f4a:	e9c0 3300 	strd	r3, r3, [r0]
 8004f4e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8004f52:	6083      	str	r3, [r0, #8]
 8004f54:	8181      	strh	r1, [r0, #12]
 8004f56:	6643      	str	r3, [r0, #100]	@ 0x64
 8004f58:	81c2      	strh	r2, [r0, #14]
 8004f5a:	6183      	str	r3, [r0, #24]
 8004f5c:	4619      	mov	r1, r3
 8004f5e:	2208      	movs	r2, #8
 8004f60:	305c      	adds	r0, #92	@ 0x5c
 8004f62:	f000 fa2d 	bl	80053c0 <memset>
 8004f66:	4b0d      	ldr	r3, [pc, #52]	@ (8004f9c <std+0x58>)
 8004f68:	6263      	str	r3, [r4, #36]	@ 0x24
 8004f6a:	4b0d      	ldr	r3, [pc, #52]	@ (8004fa0 <std+0x5c>)
 8004f6c:	62a3      	str	r3, [r4, #40]	@ 0x28
 8004f6e:	4b0d      	ldr	r3, [pc, #52]	@ (8004fa4 <std+0x60>)
 8004f70:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8004f72:	4b0d      	ldr	r3, [pc, #52]	@ (8004fa8 <std+0x64>)
 8004f74:	6323      	str	r3, [r4, #48]	@ 0x30
 8004f76:	4b0d      	ldr	r3, [pc, #52]	@ (8004fac <std+0x68>)
 8004f78:	6224      	str	r4, [r4, #32]
 8004f7a:	429c      	cmp	r4, r3
 8004f7c:	d006      	beq.n	8004f8c <std+0x48>
 8004f7e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8004f82:	4294      	cmp	r4, r2
 8004f84:	d002      	beq.n	8004f8c <std+0x48>
 8004f86:	33d0      	adds	r3, #208	@ 0xd0
 8004f88:	429c      	cmp	r4, r3
 8004f8a:	d105      	bne.n	8004f98 <std+0x54>
 8004f8c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8004f90:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004f94:	f000 ba90 	b.w	80054b8 <__retarget_lock_init_recursive>
 8004f98:	bd10      	pop	{r4, pc}
 8004f9a:	bf00      	nop
 8004f9c:	08005211 	.word	0x08005211
 8004fa0:	08005233 	.word	0x08005233
 8004fa4:	0800526b 	.word	0x0800526b
 8004fa8:	0800528f 	.word	0x0800528f
 8004fac:	20000428 	.word	0x20000428

08004fb0 <stdio_exit_handler>:
 8004fb0:	4a02      	ldr	r2, [pc, #8]	@ (8004fbc <stdio_exit_handler+0xc>)
 8004fb2:	4903      	ldr	r1, [pc, #12]	@ (8004fc0 <stdio_exit_handler+0x10>)
 8004fb4:	4803      	ldr	r0, [pc, #12]	@ (8004fc4 <stdio_exit_handler+0x14>)
 8004fb6:	f000 b869 	b.w	800508c <_fwalk_sglue>
 8004fba:	bf00      	nop
 8004fbc:	2000009c 	.word	0x2000009c
 8004fc0:	08007099 	.word	0x08007099
 8004fc4:	200000ac 	.word	0x200000ac

08004fc8 <cleanup_stdio>:
 8004fc8:	6841      	ldr	r1, [r0, #4]
 8004fca:	4b0c      	ldr	r3, [pc, #48]	@ (8004ffc <cleanup_stdio+0x34>)
 8004fcc:	4299      	cmp	r1, r3
 8004fce:	b510      	push	{r4, lr}
 8004fd0:	4604      	mov	r4, r0
 8004fd2:	d001      	beq.n	8004fd8 <cleanup_stdio+0x10>
 8004fd4:	f002 f860 	bl	8007098 <_fflush_r>
 8004fd8:	68a1      	ldr	r1, [r4, #8]
 8004fda:	4b09      	ldr	r3, [pc, #36]	@ (8005000 <cleanup_stdio+0x38>)
 8004fdc:	4299      	cmp	r1, r3
 8004fde:	d002      	beq.n	8004fe6 <cleanup_stdio+0x1e>
 8004fe0:	4620      	mov	r0, r4
 8004fe2:	f002 f859 	bl	8007098 <_fflush_r>
 8004fe6:	68e1      	ldr	r1, [r4, #12]
 8004fe8:	4b06      	ldr	r3, [pc, #24]	@ (8005004 <cleanup_stdio+0x3c>)
 8004fea:	4299      	cmp	r1, r3
 8004fec:	d004      	beq.n	8004ff8 <cleanup_stdio+0x30>
 8004fee:	4620      	mov	r0, r4
 8004ff0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004ff4:	f002 b850 	b.w	8007098 <_fflush_r>
 8004ff8:	bd10      	pop	{r4, pc}
 8004ffa:	bf00      	nop
 8004ffc:	20000428 	.word	0x20000428
 8005000:	20000490 	.word	0x20000490
 8005004:	200004f8 	.word	0x200004f8

08005008 <global_stdio_init.part.0>:
 8005008:	b510      	push	{r4, lr}
 800500a:	4b0b      	ldr	r3, [pc, #44]	@ (8005038 <global_stdio_init.part.0+0x30>)
 800500c:	4c0b      	ldr	r4, [pc, #44]	@ (800503c <global_stdio_init.part.0+0x34>)
 800500e:	4a0c      	ldr	r2, [pc, #48]	@ (8005040 <global_stdio_init.part.0+0x38>)
 8005010:	601a      	str	r2, [r3, #0]
 8005012:	4620      	mov	r0, r4
 8005014:	2200      	movs	r2, #0
 8005016:	2104      	movs	r1, #4
 8005018:	f7ff ff94 	bl	8004f44 <std>
 800501c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8005020:	2201      	movs	r2, #1
 8005022:	2109      	movs	r1, #9
 8005024:	f7ff ff8e 	bl	8004f44 <std>
 8005028:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800502c:	2202      	movs	r2, #2
 800502e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005032:	2112      	movs	r1, #18
 8005034:	f7ff bf86 	b.w	8004f44 <std>
 8005038:	20000560 	.word	0x20000560
 800503c:	20000428 	.word	0x20000428
 8005040:	08004fb1 	.word	0x08004fb1

08005044 <__sfp_lock_acquire>:
 8005044:	4801      	ldr	r0, [pc, #4]	@ (800504c <__sfp_lock_acquire+0x8>)
 8005046:	f000 ba38 	b.w	80054ba <__retarget_lock_acquire_recursive>
 800504a:	bf00      	nop
 800504c:	20000569 	.word	0x20000569

08005050 <__sfp_lock_release>:
 8005050:	4801      	ldr	r0, [pc, #4]	@ (8005058 <__sfp_lock_release+0x8>)
 8005052:	f000 ba33 	b.w	80054bc <__retarget_lock_release_recursive>
 8005056:	bf00      	nop
 8005058:	20000569 	.word	0x20000569

0800505c <__sinit>:
 800505c:	b510      	push	{r4, lr}
 800505e:	4604      	mov	r4, r0
 8005060:	f7ff fff0 	bl	8005044 <__sfp_lock_acquire>
 8005064:	6a23      	ldr	r3, [r4, #32]
 8005066:	b11b      	cbz	r3, 8005070 <__sinit+0x14>
 8005068:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800506c:	f7ff bff0 	b.w	8005050 <__sfp_lock_release>
 8005070:	4b04      	ldr	r3, [pc, #16]	@ (8005084 <__sinit+0x28>)
 8005072:	6223      	str	r3, [r4, #32]
 8005074:	4b04      	ldr	r3, [pc, #16]	@ (8005088 <__sinit+0x2c>)
 8005076:	681b      	ldr	r3, [r3, #0]
 8005078:	2b00      	cmp	r3, #0
 800507a:	d1f5      	bne.n	8005068 <__sinit+0xc>
 800507c:	f7ff ffc4 	bl	8005008 <global_stdio_init.part.0>
 8005080:	e7f2      	b.n	8005068 <__sinit+0xc>
 8005082:	bf00      	nop
 8005084:	08004fc9 	.word	0x08004fc9
 8005088:	20000560 	.word	0x20000560

0800508c <_fwalk_sglue>:
 800508c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005090:	4607      	mov	r7, r0
 8005092:	4688      	mov	r8, r1
 8005094:	4614      	mov	r4, r2
 8005096:	2600      	movs	r6, #0
 8005098:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800509c:	f1b9 0901 	subs.w	r9, r9, #1
 80050a0:	d505      	bpl.n	80050ae <_fwalk_sglue+0x22>
 80050a2:	6824      	ldr	r4, [r4, #0]
 80050a4:	2c00      	cmp	r4, #0
 80050a6:	d1f7      	bne.n	8005098 <_fwalk_sglue+0xc>
 80050a8:	4630      	mov	r0, r6
 80050aa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80050ae:	89ab      	ldrh	r3, [r5, #12]
 80050b0:	2b01      	cmp	r3, #1
 80050b2:	d907      	bls.n	80050c4 <_fwalk_sglue+0x38>
 80050b4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80050b8:	3301      	adds	r3, #1
 80050ba:	d003      	beq.n	80050c4 <_fwalk_sglue+0x38>
 80050bc:	4629      	mov	r1, r5
 80050be:	4638      	mov	r0, r7
 80050c0:	47c0      	blx	r8
 80050c2:	4306      	orrs	r6, r0
 80050c4:	3568      	adds	r5, #104	@ 0x68
 80050c6:	e7e9      	b.n	800509c <_fwalk_sglue+0x10>

080050c8 <iprintf>:
 80050c8:	b40f      	push	{r0, r1, r2, r3}
 80050ca:	b507      	push	{r0, r1, r2, lr}
 80050cc:	4906      	ldr	r1, [pc, #24]	@ (80050e8 <iprintf+0x20>)
 80050ce:	ab04      	add	r3, sp, #16
 80050d0:	6808      	ldr	r0, [r1, #0]
 80050d2:	f853 2b04 	ldr.w	r2, [r3], #4
 80050d6:	6881      	ldr	r1, [r0, #8]
 80050d8:	9301      	str	r3, [sp, #4]
 80050da:	f001 fe41 	bl	8006d60 <_vfiprintf_r>
 80050de:	b003      	add	sp, #12
 80050e0:	f85d eb04 	ldr.w	lr, [sp], #4
 80050e4:	b004      	add	sp, #16
 80050e6:	4770      	bx	lr
 80050e8:	200000a8 	.word	0x200000a8

080050ec <_puts_r>:
 80050ec:	6a03      	ldr	r3, [r0, #32]
 80050ee:	b570      	push	{r4, r5, r6, lr}
 80050f0:	6884      	ldr	r4, [r0, #8]
 80050f2:	4605      	mov	r5, r0
 80050f4:	460e      	mov	r6, r1
 80050f6:	b90b      	cbnz	r3, 80050fc <_puts_r+0x10>
 80050f8:	f7ff ffb0 	bl	800505c <__sinit>
 80050fc:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80050fe:	07db      	lsls	r3, r3, #31
 8005100:	d405      	bmi.n	800510e <_puts_r+0x22>
 8005102:	89a3      	ldrh	r3, [r4, #12]
 8005104:	0598      	lsls	r0, r3, #22
 8005106:	d402      	bmi.n	800510e <_puts_r+0x22>
 8005108:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800510a:	f000 f9d6 	bl	80054ba <__retarget_lock_acquire_recursive>
 800510e:	89a3      	ldrh	r3, [r4, #12]
 8005110:	0719      	lsls	r1, r3, #28
 8005112:	d502      	bpl.n	800511a <_puts_r+0x2e>
 8005114:	6923      	ldr	r3, [r4, #16]
 8005116:	2b00      	cmp	r3, #0
 8005118:	d135      	bne.n	8005186 <_puts_r+0x9a>
 800511a:	4621      	mov	r1, r4
 800511c:	4628      	mov	r0, r5
 800511e:	f000 f8f9 	bl	8005314 <__swsetup_r>
 8005122:	b380      	cbz	r0, 8005186 <_puts_r+0x9a>
 8005124:	f04f 35ff 	mov.w	r5, #4294967295
 8005128:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800512a:	07da      	lsls	r2, r3, #31
 800512c:	d405      	bmi.n	800513a <_puts_r+0x4e>
 800512e:	89a3      	ldrh	r3, [r4, #12]
 8005130:	059b      	lsls	r3, r3, #22
 8005132:	d402      	bmi.n	800513a <_puts_r+0x4e>
 8005134:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005136:	f000 f9c1 	bl	80054bc <__retarget_lock_release_recursive>
 800513a:	4628      	mov	r0, r5
 800513c:	bd70      	pop	{r4, r5, r6, pc}
 800513e:	2b00      	cmp	r3, #0
 8005140:	da04      	bge.n	800514c <_puts_r+0x60>
 8005142:	69a2      	ldr	r2, [r4, #24]
 8005144:	429a      	cmp	r2, r3
 8005146:	dc17      	bgt.n	8005178 <_puts_r+0x8c>
 8005148:	290a      	cmp	r1, #10
 800514a:	d015      	beq.n	8005178 <_puts_r+0x8c>
 800514c:	6823      	ldr	r3, [r4, #0]
 800514e:	1c5a      	adds	r2, r3, #1
 8005150:	6022      	str	r2, [r4, #0]
 8005152:	7019      	strb	r1, [r3, #0]
 8005154:	68a3      	ldr	r3, [r4, #8]
 8005156:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800515a:	3b01      	subs	r3, #1
 800515c:	60a3      	str	r3, [r4, #8]
 800515e:	2900      	cmp	r1, #0
 8005160:	d1ed      	bne.n	800513e <_puts_r+0x52>
 8005162:	2b00      	cmp	r3, #0
 8005164:	da11      	bge.n	800518a <_puts_r+0x9e>
 8005166:	4622      	mov	r2, r4
 8005168:	210a      	movs	r1, #10
 800516a:	4628      	mov	r0, r5
 800516c:	f000 f893 	bl	8005296 <__swbuf_r>
 8005170:	3001      	adds	r0, #1
 8005172:	d0d7      	beq.n	8005124 <_puts_r+0x38>
 8005174:	250a      	movs	r5, #10
 8005176:	e7d7      	b.n	8005128 <_puts_r+0x3c>
 8005178:	4622      	mov	r2, r4
 800517a:	4628      	mov	r0, r5
 800517c:	f000 f88b 	bl	8005296 <__swbuf_r>
 8005180:	3001      	adds	r0, #1
 8005182:	d1e7      	bne.n	8005154 <_puts_r+0x68>
 8005184:	e7ce      	b.n	8005124 <_puts_r+0x38>
 8005186:	3e01      	subs	r6, #1
 8005188:	e7e4      	b.n	8005154 <_puts_r+0x68>
 800518a:	6823      	ldr	r3, [r4, #0]
 800518c:	1c5a      	adds	r2, r3, #1
 800518e:	6022      	str	r2, [r4, #0]
 8005190:	220a      	movs	r2, #10
 8005192:	701a      	strb	r2, [r3, #0]
 8005194:	e7ee      	b.n	8005174 <_puts_r+0x88>
	...

08005198 <puts>:
 8005198:	4b02      	ldr	r3, [pc, #8]	@ (80051a4 <puts+0xc>)
 800519a:	4601      	mov	r1, r0
 800519c:	6818      	ldr	r0, [r3, #0]
 800519e:	f7ff bfa5 	b.w	80050ec <_puts_r>
 80051a2:	bf00      	nop
 80051a4:	200000a8 	.word	0x200000a8

080051a8 <sniprintf>:
 80051a8:	b40c      	push	{r2, r3}
 80051aa:	b530      	push	{r4, r5, lr}
 80051ac:	4b17      	ldr	r3, [pc, #92]	@ (800520c <sniprintf+0x64>)
 80051ae:	1e0c      	subs	r4, r1, #0
 80051b0:	681d      	ldr	r5, [r3, #0]
 80051b2:	b09d      	sub	sp, #116	@ 0x74
 80051b4:	da08      	bge.n	80051c8 <sniprintf+0x20>
 80051b6:	238b      	movs	r3, #139	@ 0x8b
 80051b8:	602b      	str	r3, [r5, #0]
 80051ba:	f04f 30ff 	mov.w	r0, #4294967295
 80051be:	b01d      	add	sp, #116	@ 0x74
 80051c0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80051c4:	b002      	add	sp, #8
 80051c6:	4770      	bx	lr
 80051c8:	f44f 7302 	mov.w	r3, #520	@ 0x208
 80051cc:	f8ad 3014 	strh.w	r3, [sp, #20]
 80051d0:	bf14      	ite	ne
 80051d2:	f104 33ff 	addne.w	r3, r4, #4294967295
 80051d6:	4623      	moveq	r3, r4
 80051d8:	9304      	str	r3, [sp, #16]
 80051da:	9307      	str	r3, [sp, #28]
 80051dc:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80051e0:	9002      	str	r0, [sp, #8]
 80051e2:	9006      	str	r0, [sp, #24]
 80051e4:	f8ad 3016 	strh.w	r3, [sp, #22]
 80051e8:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 80051ea:	ab21      	add	r3, sp, #132	@ 0x84
 80051ec:	a902      	add	r1, sp, #8
 80051ee:	4628      	mov	r0, r5
 80051f0:	9301      	str	r3, [sp, #4]
 80051f2:	f001 fc8f 	bl	8006b14 <_svfiprintf_r>
 80051f6:	1c43      	adds	r3, r0, #1
 80051f8:	bfbc      	itt	lt
 80051fa:	238b      	movlt	r3, #139	@ 0x8b
 80051fc:	602b      	strlt	r3, [r5, #0]
 80051fe:	2c00      	cmp	r4, #0
 8005200:	d0dd      	beq.n	80051be <sniprintf+0x16>
 8005202:	9b02      	ldr	r3, [sp, #8]
 8005204:	2200      	movs	r2, #0
 8005206:	701a      	strb	r2, [r3, #0]
 8005208:	e7d9      	b.n	80051be <sniprintf+0x16>
 800520a:	bf00      	nop
 800520c:	200000a8 	.word	0x200000a8

08005210 <__sread>:
 8005210:	b510      	push	{r4, lr}
 8005212:	460c      	mov	r4, r1
 8005214:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005218:	f000 f900 	bl	800541c <_read_r>
 800521c:	2800      	cmp	r0, #0
 800521e:	bfab      	itete	ge
 8005220:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8005222:	89a3      	ldrhlt	r3, [r4, #12]
 8005224:	181b      	addge	r3, r3, r0
 8005226:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800522a:	bfac      	ite	ge
 800522c:	6563      	strge	r3, [r4, #84]	@ 0x54
 800522e:	81a3      	strhlt	r3, [r4, #12]
 8005230:	bd10      	pop	{r4, pc}

08005232 <__swrite>:
 8005232:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005236:	461f      	mov	r7, r3
 8005238:	898b      	ldrh	r3, [r1, #12]
 800523a:	05db      	lsls	r3, r3, #23
 800523c:	4605      	mov	r5, r0
 800523e:	460c      	mov	r4, r1
 8005240:	4616      	mov	r6, r2
 8005242:	d505      	bpl.n	8005250 <__swrite+0x1e>
 8005244:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005248:	2302      	movs	r3, #2
 800524a:	2200      	movs	r2, #0
 800524c:	f000 f8d4 	bl	80053f8 <_lseek_r>
 8005250:	89a3      	ldrh	r3, [r4, #12]
 8005252:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005256:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800525a:	81a3      	strh	r3, [r4, #12]
 800525c:	4632      	mov	r2, r6
 800525e:	463b      	mov	r3, r7
 8005260:	4628      	mov	r0, r5
 8005262:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005266:	f000 b8eb 	b.w	8005440 <_write_r>

0800526a <__sseek>:
 800526a:	b510      	push	{r4, lr}
 800526c:	460c      	mov	r4, r1
 800526e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005272:	f000 f8c1 	bl	80053f8 <_lseek_r>
 8005276:	1c43      	adds	r3, r0, #1
 8005278:	89a3      	ldrh	r3, [r4, #12]
 800527a:	bf15      	itete	ne
 800527c:	6560      	strne	r0, [r4, #84]	@ 0x54
 800527e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8005282:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8005286:	81a3      	strheq	r3, [r4, #12]
 8005288:	bf18      	it	ne
 800528a:	81a3      	strhne	r3, [r4, #12]
 800528c:	bd10      	pop	{r4, pc}

0800528e <__sclose>:
 800528e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005292:	f000 b8a1 	b.w	80053d8 <_close_r>

08005296 <__swbuf_r>:
 8005296:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005298:	460e      	mov	r6, r1
 800529a:	4614      	mov	r4, r2
 800529c:	4605      	mov	r5, r0
 800529e:	b118      	cbz	r0, 80052a8 <__swbuf_r+0x12>
 80052a0:	6a03      	ldr	r3, [r0, #32]
 80052a2:	b90b      	cbnz	r3, 80052a8 <__swbuf_r+0x12>
 80052a4:	f7ff feda 	bl	800505c <__sinit>
 80052a8:	69a3      	ldr	r3, [r4, #24]
 80052aa:	60a3      	str	r3, [r4, #8]
 80052ac:	89a3      	ldrh	r3, [r4, #12]
 80052ae:	071a      	lsls	r2, r3, #28
 80052b0:	d501      	bpl.n	80052b6 <__swbuf_r+0x20>
 80052b2:	6923      	ldr	r3, [r4, #16]
 80052b4:	b943      	cbnz	r3, 80052c8 <__swbuf_r+0x32>
 80052b6:	4621      	mov	r1, r4
 80052b8:	4628      	mov	r0, r5
 80052ba:	f000 f82b 	bl	8005314 <__swsetup_r>
 80052be:	b118      	cbz	r0, 80052c8 <__swbuf_r+0x32>
 80052c0:	f04f 37ff 	mov.w	r7, #4294967295
 80052c4:	4638      	mov	r0, r7
 80052c6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80052c8:	6823      	ldr	r3, [r4, #0]
 80052ca:	6922      	ldr	r2, [r4, #16]
 80052cc:	1a98      	subs	r0, r3, r2
 80052ce:	6963      	ldr	r3, [r4, #20]
 80052d0:	b2f6      	uxtb	r6, r6
 80052d2:	4283      	cmp	r3, r0
 80052d4:	4637      	mov	r7, r6
 80052d6:	dc05      	bgt.n	80052e4 <__swbuf_r+0x4e>
 80052d8:	4621      	mov	r1, r4
 80052da:	4628      	mov	r0, r5
 80052dc:	f001 fedc 	bl	8007098 <_fflush_r>
 80052e0:	2800      	cmp	r0, #0
 80052e2:	d1ed      	bne.n	80052c0 <__swbuf_r+0x2a>
 80052e4:	68a3      	ldr	r3, [r4, #8]
 80052e6:	3b01      	subs	r3, #1
 80052e8:	60a3      	str	r3, [r4, #8]
 80052ea:	6823      	ldr	r3, [r4, #0]
 80052ec:	1c5a      	adds	r2, r3, #1
 80052ee:	6022      	str	r2, [r4, #0]
 80052f0:	701e      	strb	r6, [r3, #0]
 80052f2:	6962      	ldr	r2, [r4, #20]
 80052f4:	1c43      	adds	r3, r0, #1
 80052f6:	429a      	cmp	r2, r3
 80052f8:	d004      	beq.n	8005304 <__swbuf_r+0x6e>
 80052fa:	89a3      	ldrh	r3, [r4, #12]
 80052fc:	07db      	lsls	r3, r3, #31
 80052fe:	d5e1      	bpl.n	80052c4 <__swbuf_r+0x2e>
 8005300:	2e0a      	cmp	r6, #10
 8005302:	d1df      	bne.n	80052c4 <__swbuf_r+0x2e>
 8005304:	4621      	mov	r1, r4
 8005306:	4628      	mov	r0, r5
 8005308:	f001 fec6 	bl	8007098 <_fflush_r>
 800530c:	2800      	cmp	r0, #0
 800530e:	d0d9      	beq.n	80052c4 <__swbuf_r+0x2e>
 8005310:	e7d6      	b.n	80052c0 <__swbuf_r+0x2a>
	...

08005314 <__swsetup_r>:
 8005314:	b538      	push	{r3, r4, r5, lr}
 8005316:	4b29      	ldr	r3, [pc, #164]	@ (80053bc <__swsetup_r+0xa8>)
 8005318:	4605      	mov	r5, r0
 800531a:	6818      	ldr	r0, [r3, #0]
 800531c:	460c      	mov	r4, r1
 800531e:	b118      	cbz	r0, 8005328 <__swsetup_r+0x14>
 8005320:	6a03      	ldr	r3, [r0, #32]
 8005322:	b90b      	cbnz	r3, 8005328 <__swsetup_r+0x14>
 8005324:	f7ff fe9a 	bl	800505c <__sinit>
 8005328:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800532c:	0719      	lsls	r1, r3, #28
 800532e:	d422      	bmi.n	8005376 <__swsetup_r+0x62>
 8005330:	06da      	lsls	r2, r3, #27
 8005332:	d407      	bmi.n	8005344 <__swsetup_r+0x30>
 8005334:	2209      	movs	r2, #9
 8005336:	602a      	str	r2, [r5, #0]
 8005338:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800533c:	81a3      	strh	r3, [r4, #12]
 800533e:	f04f 30ff 	mov.w	r0, #4294967295
 8005342:	e033      	b.n	80053ac <__swsetup_r+0x98>
 8005344:	0758      	lsls	r0, r3, #29
 8005346:	d512      	bpl.n	800536e <__swsetup_r+0x5a>
 8005348:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800534a:	b141      	cbz	r1, 800535e <__swsetup_r+0x4a>
 800534c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8005350:	4299      	cmp	r1, r3
 8005352:	d002      	beq.n	800535a <__swsetup_r+0x46>
 8005354:	4628      	mov	r0, r5
 8005356:	f000 feff 	bl	8006158 <_free_r>
 800535a:	2300      	movs	r3, #0
 800535c:	6363      	str	r3, [r4, #52]	@ 0x34
 800535e:	89a3      	ldrh	r3, [r4, #12]
 8005360:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8005364:	81a3      	strh	r3, [r4, #12]
 8005366:	2300      	movs	r3, #0
 8005368:	6063      	str	r3, [r4, #4]
 800536a:	6923      	ldr	r3, [r4, #16]
 800536c:	6023      	str	r3, [r4, #0]
 800536e:	89a3      	ldrh	r3, [r4, #12]
 8005370:	f043 0308 	orr.w	r3, r3, #8
 8005374:	81a3      	strh	r3, [r4, #12]
 8005376:	6923      	ldr	r3, [r4, #16]
 8005378:	b94b      	cbnz	r3, 800538e <__swsetup_r+0x7a>
 800537a:	89a3      	ldrh	r3, [r4, #12]
 800537c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8005380:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005384:	d003      	beq.n	800538e <__swsetup_r+0x7a>
 8005386:	4621      	mov	r1, r4
 8005388:	4628      	mov	r0, r5
 800538a:	f001 fed3 	bl	8007134 <__smakebuf_r>
 800538e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005392:	f013 0201 	ands.w	r2, r3, #1
 8005396:	d00a      	beq.n	80053ae <__swsetup_r+0x9a>
 8005398:	2200      	movs	r2, #0
 800539a:	60a2      	str	r2, [r4, #8]
 800539c:	6962      	ldr	r2, [r4, #20]
 800539e:	4252      	negs	r2, r2
 80053a0:	61a2      	str	r2, [r4, #24]
 80053a2:	6922      	ldr	r2, [r4, #16]
 80053a4:	b942      	cbnz	r2, 80053b8 <__swsetup_r+0xa4>
 80053a6:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80053aa:	d1c5      	bne.n	8005338 <__swsetup_r+0x24>
 80053ac:	bd38      	pop	{r3, r4, r5, pc}
 80053ae:	0799      	lsls	r1, r3, #30
 80053b0:	bf58      	it	pl
 80053b2:	6962      	ldrpl	r2, [r4, #20]
 80053b4:	60a2      	str	r2, [r4, #8]
 80053b6:	e7f4      	b.n	80053a2 <__swsetup_r+0x8e>
 80053b8:	2000      	movs	r0, #0
 80053ba:	e7f7      	b.n	80053ac <__swsetup_r+0x98>
 80053bc:	200000a8 	.word	0x200000a8

080053c0 <memset>:
 80053c0:	4402      	add	r2, r0
 80053c2:	4603      	mov	r3, r0
 80053c4:	4293      	cmp	r3, r2
 80053c6:	d100      	bne.n	80053ca <memset+0xa>
 80053c8:	4770      	bx	lr
 80053ca:	f803 1b01 	strb.w	r1, [r3], #1
 80053ce:	e7f9      	b.n	80053c4 <memset+0x4>

080053d0 <_localeconv_r>:
 80053d0:	4800      	ldr	r0, [pc, #0]	@ (80053d4 <_localeconv_r+0x4>)
 80053d2:	4770      	bx	lr
 80053d4:	200001e8 	.word	0x200001e8

080053d8 <_close_r>:
 80053d8:	b538      	push	{r3, r4, r5, lr}
 80053da:	4d06      	ldr	r5, [pc, #24]	@ (80053f4 <_close_r+0x1c>)
 80053dc:	2300      	movs	r3, #0
 80053de:	4604      	mov	r4, r0
 80053e0:	4608      	mov	r0, r1
 80053e2:	602b      	str	r3, [r5, #0]
 80053e4:	f7fc fce4 	bl	8001db0 <_close>
 80053e8:	1c43      	adds	r3, r0, #1
 80053ea:	d102      	bne.n	80053f2 <_close_r+0x1a>
 80053ec:	682b      	ldr	r3, [r5, #0]
 80053ee:	b103      	cbz	r3, 80053f2 <_close_r+0x1a>
 80053f0:	6023      	str	r3, [r4, #0]
 80053f2:	bd38      	pop	{r3, r4, r5, pc}
 80053f4:	20000564 	.word	0x20000564

080053f8 <_lseek_r>:
 80053f8:	b538      	push	{r3, r4, r5, lr}
 80053fa:	4d07      	ldr	r5, [pc, #28]	@ (8005418 <_lseek_r+0x20>)
 80053fc:	4604      	mov	r4, r0
 80053fe:	4608      	mov	r0, r1
 8005400:	4611      	mov	r1, r2
 8005402:	2200      	movs	r2, #0
 8005404:	602a      	str	r2, [r5, #0]
 8005406:	461a      	mov	r2, r3
 8005408:	f7fc fcf9 	bl	8001dfe <_lseek>
 800540c:	1c43      	adds	r3, r0, #1
 800540e:	d102      	bne.n	8005416 <_lseek_r+0x1e>
 8005410:	682b      	ldr	r3, [r5, #0]
 8005412:	b103      	cbz	r3, 8005416 <_lseek_r+0x1e>
 8005414:	6023      	str	r3, [r4, #0]
 8005416:	bd38      	pop	{r3, r4, r5, pc}
 8005418:	20000564 	.word	0x20000564

0800541c <_read_r>:
 800541c:	b538      	push	{r3, r4, r5, lr}
 800541e:	4d07      	ldr	r5, [pc, #28]	@ (800543c <_read_r+0x20>)
 8005420:	4604      	mov	r4, r0
 8005422:	4608      	mov	r0, r1
 8005424:	4611      	mov	r1, r2
 8005426:	2200      	movs	r2, #0
 8005428:	602a      	str	r2, [r5, #0]
 800542a:	461a      	mov	r2, r3
 800542c:	f7fc fca3 	bl	8001d76 <_read>
 8005430:	1c43      	adds	r3, r0, #1
 8005432:	d102      	bne.n	800543a <_read_r+0x1e>
 8005434:	682b      	ldr	r3, [r5, #0]
 8005436:	b103      	cbz	r3, 800543a <_read_r+0x1e>
 8005438:	6023      	str	r3, [r4, #0]
 800543a:	bd38      	pop	{r3, r4, r5, pc}
 800543c:	20000564 	.word	0x20000564

08005440 <_write_r>:
 8005440:	b538      	push	{r3, r4, r5, lr}
 8005442:	4d07      	ldr	r5, [pc, #28]	@ (8005460 <_write_r+0x20>)
 8005444:	4604      	mov	r4, r0
 8005446:	4608      	mov	r0, r1
 8005448:	4611      	mov	r1, r2
 800544a:	2200      	movs	r2, #0
 800544c:	602a      	str	r2, [r5, #0]
 800544e:	461a      	mov	r2, r3
 8005450:	f7fb fea2 	bl	8001198 <_write>
 8005454:	1c43      	adds	r3, r0, #1
 8005456:	d102      	bne.n	800545e <_write_r+0x1e>
 8005458:	682b      	ldr	r3, [r5, #0]
 800545a:	b103      	cbz	r3, 800545e <_write_r+0x1e>
 800545c:	6023      	str	r3, [r4, #0]
 800545e:	bd38      	pop	{r3, r4, r5, pc}
 8005460:	20000564 	.word	0x20000564

08005464 <__errno>:
 8005464:	4b01      	ldr	r3, [pc, #4]	@ (800546c <__errno+0x8>)
 8005466:	6818      	ldr	r0, [r3, #0]
 8005468:	4770      	bx	lr
 800546a:	bf00      	nop
 800546c:	200000a8 	.word	0x200000a8

08005470 <__libc_init_array>:
 8005470:	b570      	push	{r4, r5, r6, lr}
 8005472:	4d0d      	ldr	r5, [pc, #52]	@ (80054a8 <__libc_init_array+0x38>)
 8005474:	4c0d      	ldr	r4, [pc, #52]	@ (80054ac <__libc_init_array+0x3c>)
 8005476:	1b64      	subs	r4, r4, r5
 8005478:	10a4      	asrs	r4, r4, #2
 800547a:	2600      	movs	r6, #0
 800547c:	42a6      	cmp	r6, r4
 800547e:	d109      	bne.n	8005494 <__libc_init_array+0x24>
 8005480:	4d0b      	ldr	r5, [pc, #44]	@ (80054b0 <__libc_init_array+0x40>)
 8005482:	4c0c      	ldr	r4, [pc, #48]	@ (80054b4 <__libc_init_array+0x44>)
 8005484:	f002 fb42 	bl	8007b0c <_init>
 8005488:	1b64      	subs	r4, r4, r5
 800548a:	10a4      	asrs	r4, r4, #2
 800548c:	2600      	movs	r6, #0
 800548e:	42a6      	cmp	r6, r4
 8005490:	d105      	bne.n	800549e <__libc_init_array+0x2e>
 8005492:	bd70      	pop	{r4, r5, r6, pc}
 8005494:	f855 3b04 	ldr.w	r3, [r5], #4
 8005498:	4798      	blx	r3
 800549a:	3601      	adds	r6, #1
 800549c:	e7ee      	b.n	800547c <__libc_init_array+0xc>
 800549e:	f855 3b04 	ldr.w	r3, [r5], #4
 80054a2:	4798      	blx	r3
 80054a4:	3601      	adds	r6, #1
 80054a6:	e7f2      	b.n	800548e <__libc_init_array+0x1e>
 80054a8:	08007fd0 	.word	0x08007fd0
 80054ac:	08007fd0 	.word	0x08007fd0
 80054b0:	08007fd0 	.word	0x08007fd0
 80054b4:	08007fd4 	.word	0x08007fd4

080054b8 <__retarget_lock_init_recursive>:
 80054b8:	4770      	bx	lr

080054ba <__retarget_lock_acquire_recursive>:
 80054ba:	4770      	bx	lr

080054bc <__retarget_lock_release_recursive>:
 80054bc:	4770      	bx	lr

080054be <quorem>:
 80054be:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80054c2:	6903      	ldr	r3, [r0, #16]
 80054c4:	690c      	ldr	r4, [r1, #16]
 80054c6:	42a3      	cmp	r3, r4
 80054c8:	4607      	mov	r7, r0
 80054ca:	db7e      	blt.n	80055ca <quorem+0x10c>
 80054cc:	3c01      	subs	r4, #1
 80054ce:	f101 0814 	add.w	r8, r1, #20
 80054d2:	00a3      	lsls	r3, r4, #2
 80054d4:	f100 0514 	add.w	r5, r0, #20
 80054d8:	9300      	str	r3, [sp, #0]
 80054da:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80054de:	9301      	str	r3, [sp, #4]
 80054e0:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80054e4:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80054e8:	3301      	adds	r3, #1
 80054ea:	429a      	cmp	r2, r3
 80054ec:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80054f0:	fbb2 f6f3 	udiv	r6, r2, r3
 80054f4:	d32e      	bcc.n	8005554 <quorem+0x96>
 80054f6:	f04f 0a00 	mov.w	sl, #0
 80054fa:	46c4      	mov	ip, r8
 80054fc:	46ae      	mov	lr, r5
 80054fe:	46d3      	mov	fp, sl
 8005500:	f85c 3b04 	ldr.w	r3, [ip], #4
 8005504:	b298      	uxth	r0, r3
 8005506:	fb06 a000 	mla	r0, r6, r0, sl
 800550a:	0c02      	lsrs	r2, r0, #16
 800550c:	0c1b      	lsrs	r3, r3, #16
 800550e:	fb06 2303 	mla	r3, r6, r3, r2
 8005512:	f8de 2000 	ldr.w	r2, [lr]
 8005516:	b280      	uxth	r0, r0
 8005518:	b292      	uxth	r2, r2
 800551a:	1a12      	subs	r2, r2, r0
 800551c:	445a      	add	r2, fp
 800551e:	f8de 0000 	ldr.w	r0, [lr]
 8005522:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8005526:	b29b      	uxth	r3, r3
 8005528:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800552c:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8005530:	b292      	uxth	r2, r2
 8005532:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8005536:	45e1      	cmp	r9, ip
 8005538:	f84e 2b04 	str.w	r2, [lr], #4
 800553c:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8005540:	d2de      	bcs.n	8005500 <quorem+0x42>
 8005542:	9b00      	ldr	r3, [sp, #0]
 8005544:	58eb      	ldr	r3, [r5, r3]
 8005546:	b92b      	cbnz	r3, 8005554 <quorem+0x96>
 8005548:	9b01      	ldr	r3, [sp, #4]
 800554a:	3b04      	subs	r3, #4
 800554c:	429d      	cmp	r5, r3
 800554e:	461a      	mov	r2, r3
 8005550:	d32f      	bcc.n	80055b2 <quorem+0xf4>
 8005552:	613c      	str	r4, [r7, #16]
 8005554:	4638      	mov	r0, r7
 8005556:	f001 f979 	bl	800684c <__mcmp>
 800555a:	2800      	cmp	r0, #0
 800555c:	db25      	blt.n	80055aa <quorem+0xec>
 800555e:	4629      	mov	r1, r5
 8005560:	2000      	movs	r0, #0
 8005562:	f858 2b04 	ldr.w	r2, [r8], #4
 8005566:	f8d1 c000 	ldr.w	ip, [r1]
 800556a:	fa1f fe82 	uxth.w	lr, r2
 800556e:	fa1f f38c 	uxth.w	r3, ip
 8005572:	eba3 030e 	sub.w	r3, r3, lr
 8005576:	4403      	add	r3, r0
 8005578:	0c12      	lsrs	r2, r2, #16
 800557a:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800557e:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8005582:	b29b      	uxth	r3, r3
 8005584:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005588:	45c1      	cmp	r9, r8
 800558a:	f841 3b04 	str.w	r3, [r1], #4
 800558e:	ea4f 4022 	mov.w	r0, r2, asr #16
 8005592:	d2e6      	bcs.n	8005562 <quorem+0xa4>
 8005594:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005598:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800559c:	b922      	cbnz	r2, 80055a8 <quorem+0xea>
 800559e:	3b04      	subs	r3, #4
 80055a0:	429d      	cmp	r5, r3
 80055a2:	461a      	mov	r2, r3
 80055a4:	d30b      	bcc.n	80055be <quorem+0x100>
 80055a6:	613c      	str	r4, [r7, #16]
 80055a8:	3601      	adds	r6, #1
 80055aa:	4630      	mov	r0, r6
 80055ac:	b003      	add	sp, #12
 80055ae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80055b2:	6812      	ldr	r2, [r2, #0]
 80055b4:	3b04      	subs	r3, #4
 80055b6:	2a00      	cmp	r2, #0
 80055b8:	d1cb      	bne.n	8005552 <quorem+0x94>
 80055ba:	3c01      	subs	r4, #1
 80055bc:	e7c6      	b.n	800554c <quorem+0x8e>
 80055be:	6812      	ldr	r2, [r2, #0]
 80055c0:	3b04      	subs	r3, #4
 80055c2:	2a00      	cmp	r2, #0
 80055c4:	d1ef      	bne.n	80055a6 <quorem+0xe8>
 80055c6:	3c01      	subs	r4, #1
 80055c8:	e7ea      	b.n	80055a0 <quorem+0xe2>
 80055ca:	2000      	movs	r0, #0
 80055cc:	e7ee      	b.n	80055ac <quorem+0xee>
	...

080055d0 <_dtoa_r>:
 80055d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80055d4:	69c7      	ldr	r7, [r0, #28]
 80055d6:	b099      	sub	sp, #100	@ 0x64
 80055d8:	ed8d 0b02 	vstr	d0, [sp, #8]
 80055dc:	ec55 4b10 	vmov	r4, r5, d0
 80055e0:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 80055e2:	9109      	str	r1, [sp, #36]	@ 0x24
 80055e4:	4683      	mov	fp, r0
 80055e6:	920e      	str	r2, [sp, #56]	@ 0x38
 80055e8:	9313      	str	r3, [sp, #76]	@ 0x4c
 80055ea:	b97f      	cbnz	r7, 800560c <_dtoa_r+0x3c>
 80055ec:	2010      	movs	r0, #16
 80055ee:	f000 fdfd 	bl	80061ec <malloc>
 80055f2:	4602      	mov	r2, r0
 80055f4:	f8cb 001c 	str.w	r0, [fp, #28]
 80055f8:	b920      	cbnz	r0, 8005604 <_dtoa_r+0x34>
 80055fa:	4ba7      	ldr	r3, [pc, #668]	@ (8005898 <_dtoa_r+0x2c8>)
 80055fc:	21ef      	movs	r1, #239	@ 0xef
 80055fe:	48a7      	ldr	r0, [pc, #668]	@ (800589c <_dtoa_r+0x2cc>)
 8005600:	f001 fe2e 	bl	8007260 <__assert_func>
 8005604:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8005608:	6007      	str	r7, [r0, #0]
 800560a:	60c7      	str	r7, [r0, #12]
 800560c:	f8db 301c 	ldr.w	r3, [fp, #28]
 8005610:	6819      	ldr	r1, [r3, #0]
 8005612:	b159      	cbz	r1, 800562c <_dtoa_r+0x5c>
 8005614:	685a      	ldr	r2, [r3, #4]
 8005616:	604a      	str	r2, [r1, #4]
 8005618:	2301      	movs	r3, #1
 800561a:	4093      	lsls	r3, r2
 800561c:	608b      	str	r3, [r1, #8]
 800561e:	4658      	mov	r0, fp
 8005620:	f000 feda 	bl	80063d8 <_Bfree>
 8005624:	f8db 301c 	ldr.w	r3, [fp, #28]
 8005628:	2200      	movs	r2, #0
 800562a:	601a      	str	r2, [r3, #0]
 800562c:	1e2b      	subs	r3, r5, #0
 800562e:	bfb9      	ittee	lt
 8005630:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8005634:	9303      	strlt	r3, [sp, #12]
 8005636:	2300      	movge	r3, #0
 8005638:	6033      	strge	r3, [r6, #0]
 800563a:	9f03      	ldr	r7, [sp, #12]
 800563c:	4b98      	ldr	r3, [pc, #608]	@ (80058a0 <_dtoa_r+0x2d0>)
 800563e:	bfbc      	itt	lt
 8005640:	2201      	movlt	r2, #1
 8005642:	6032      	strlt	r2, [r6, #0]
 8005644:	43bb      	bics	r3, r7
 8005646:	d112      	bne.n	800566e <_dtoa_r+0x9e>
 8005648:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800564a:	f242 730f 	movw	r3, #9999	@ 0x270f
 800564e:	6013      	str	r3, [r2, #0]
 8005650:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8005654:	4323      	orrs	r3, r4
 8005656:	f000 854d 	beq.w	80060f4 <_dtoa_r+0xb24>
 800565a:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800565c:	f8df a254 	ldr.w	sl, [pc, #596]	@ 80058b4 <_dtoa_r+0x2e4>
 8005660:	2b00      	cmp	r3, #0
 8005662:	f000 854f 	beq.w	8006104 <_dtoa_r+0xb34>
 8005666:	f10a 0303 	add.w	r3, sl, #3
 800566a:	f000 bd49 	b.w	8006100 <_dtoa_r+0xb30>
 800566e:	ed9d 7b02 	vldr	d7, [sp, #8]
 8005672:	2200      	movs	r2, #0
 8005674:	ec51 0b17 	vmov	r0, r1, d7
 8005678:	2300      	movs	r3, #0
 800567a:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 800567e:	f7fb fa2b 	bl	8000ad8 <__aeabi_dcmpeq>
 8005682:	4680      	mov	r8, r0
 8005684:	b158      	cbz	r0, 800569e <_dtoa_r+0xce>
 8005686:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8005688:	2301      	movs	r3, #1
 800568a:	6013      	str	r3, [r2, #0]
 800568c:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800568e:	b113      	cbz	r3, 8005696 <_dtoa_r+0xc6>
 8005690:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8005692:	4b84      	ldr	r3, [pc, #528]	@ (80058a4 <_dtoa_r+0x2d4>)
 8005694:	6013      	str	r3, [r2, #0]
 8005696:	f8df a220 	ldr.w	sl, [pc, #544]	@ 80058b8 <_dtoa_r+0x2e8>
 800569a:	f000 bd33 	b.w	8006104 <_dtoa_r+0xb34>
 800569e:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 80056a2:	aa16      	add	r2, sp, #88	@ 0x58
 80056a4:	a917      	add	r1, sp, #92	@ 0x5c
 80056a6:	4658      	mov	r0, fp
 80056a8:	f001 f980 	bl	80069ac <__d2b>
 80056ac:	f3c7 560a 	ubfx	r6, r7, #20, #11
 80056b0:	4681      	mov	r9, r0
 80056b2:	2e00      	cmp	r6, #0
 80056b4:	d077      	beq.n	80057a6 <_dtoa_r+0x1d6>
 80056b6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80056b8:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 80056bc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80056c0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80056c4:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 80056c8:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 80056cc:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 80056d0:	4619      	mov	r1, r3
 80056d2:	2200      	movs	r2, #0
 80056d4:	4b74      	ldr	r3, [pc, #464]	@ (80058a8 <_dtoa_r+0x2d8>)
 80056d6:	f7fa fddf 	bl	8000298 <__aeabi_dsub>
 80056da:	a369      	add	r3, pc, #420	@ (adr r3, 8005880 <_dtoa_r+0x2b0>)
 80056dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80056e0:	f7fa ff92 	bl	8000608 <__aeabi_dmul>
 80056e4:	a368      	add	r3, pc, #416	@ (adr r3, 8005888 <_dtoa_r+0x2b8>)
 80056e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80056ea:	f7fa fdd7 	bl	800029c <__adddf3>
 80056ee:	4604      	mov	r4, r0
 80056f0:	4630      	mov	r0, r6
 80056f2:	460d      	mov	r5, r1
 80056f4:	f7fa ff1e 	bl	8000534 <__aeabi_i2d>
 80056f8:	a365      	add	r3, pc, #404	@ (adr r3, 8005890 <_dtoa_r+0x2c0>)
 80056fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80056fe:	f7fa ff83 	bl	8000608 <__aeabi_dmul>
 8005702:	4602      	mov	r2, r0
 8005704:	460b      	mov	r3, r1
 8005706:	4620      	mov	r0, r4
 8005708:	4629      	mov	r1, r5
 800570a:	f7fa fdc7 	bl	800029c <__adddf3>
 800570e:	4604      	mov	r4, r0
 8005710:	460d      	mov	r5, r1
 8005712:	f7fb fa29 	bl	8000b68 <__aeabi_d2iz>
 8005716:	2200      	movs	r2, #0
 8005718:	4607      	mov	r7, r0
 800571a:	2300      	movs	r3, #0
 800571c:	4620      	mov	r0, r4
 800571e:	4629      	mov	r1, r5
 8005720:	f7fb f9e4 	bl	8000aec <__aeabi_dcmplt>
 8005724:	b140      	cbz	r0, 8005738 <_dtoa_r+0x168>
 8005726:	4638      	mov	r0, r7
 8005728:	f7fa ff04 	bl	8000534 <__aeabi_i2d>
 800572c:	4622      	mov	r2, r4
 800572e:	462b      	mov	r3, r5
 8005730:	f7fb f9d2 	bl	8000ad8 <__aeabi_dcmpeq>
 8005734:	b900      	cbnz	r0, 8005738 <_dtoa_r+0x168>
 8005736:	3f01      	subs	r7, #1
 8005738:	2f16      	cmp	r7, #22
 800573a:	d851      	bhi.n	80057e0 <_dtoa_r+0x210>
 800573c:	4b5b      	ldr	r3, [pc, #364]	@ (80058ac <_dtoa_r+0x2dc>)
 800573e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8005742:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005746:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800574a:	f7fb f9cf 	bl	8000aec <__aeabi_dcmplt>
 800574e:	2800      	cmp	r0, #0
 8005750:	d048      	beq.n	80057e4 <_dtoa_r+0x214>
 8005752:	3f01      	subs	r7, #1
 8005754:	2300      	movs	r3, #0
 8005756:	9312      	str	r3, [sp, #72]	@ 0x48
 8005758:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800575a:	1b9b      	subs	r3, r3, r6
 800575c:	1e5a      	subs	r2, r3, #1
 800575e:	bf44      	itt	mi
 8005760:	f1c3 0801 	rsbmi	r8, r3, #1
 8005764:	2300      	movmi	r3, #0
 8005766:	9208      	str	r2, [sp, #32]
 8005768:	bf54      	ite	pl
 800576a:	f04f 0800 	movpl.w	r8, #0
 800576e:	9308      	strmi	r3, [sp, #32]
 8005770:	2f00      	cmp	r7, #0
 8005772:	db39      	blt.n	80057e8 <_dtoa_r+0x218>
 8005774:	9b08      	ldr	r3, [sp, #32]
 8005776:	970f      	str	r7, [sp, #60]	@ 0x3c
 8005778:	443b      	add	r3, r7
 800577a:	9308      	str	r3, [sp, #32]
 800577c:	2300      	movs	r3, #0
 800577e:	930a      	str	r3, [sp, #40]	@ 0x28
 8005780:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005782:	2b09      	cmp	r3, #9
 8005784:	d864      	bhi.n	8005850 <_dtoa_r+0x280>
 8005786:	2b05      	cmp	r3, #5
 8005788:	bfc4      	itt	gt
 800578a:	3b04      	subgt	r3, #4
 800578c:	9309      	strgt	r3, [sp, #36]	@ 0x24
 800578e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005790:	f1a3 0302 	sub.w	r3, r3, #2
 8005794:	bfcc      	ite	gt
 8005796:	2400      	movgt	r4, #0
 8005798:	2401      	movle	r4, #1
 800579a:	2b03      	cmp	r3, #3
 800579c:	d863      	bhi.n	8005866 <_dtoa_r+0x296>
 800579e:	e8df f003 	tbb	[pc, r3]
 80057a2:	372a      	.short	0x372a
 80057a4:	5535      	.short	0x5535
 80057a6:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 80057aa:	441e      	add	r6, r3
 80057ac:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 80057b0:	2b20      	cmp	r3, #32
 80057b2:	bfc1      	itttt	gt
 80057b4:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 80057b8:	409f      	lslgt	r7, r3
 80057ba:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 80057be:	fa24 f303 	lsrgt.w	r3, r4, r3
 80057c2:	bfd6      	itet	le
 80057c4:	f1c3 0320 	rsble	r3, r3, #32
 80057c8:	ea47 0003 	orrgt.w	r0, r7, r3
 80057cc:	fa04 f003 	lslle.w	r0, r4, r3
 80057d0:	f7fa fea0 	bl	8000514 <__aeabi_ui2d>
 80057d4:	2201      	movs	r2, #1
 80057d6:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 80057da:	3e01      	subs	r6, #1
 80057dc:	9214      	str	r2, [sp, #80]	@ 0x50
 80057de:	e777      	b.n	80056d0 <_dtoa_r+0x100>
 80057e0:	2301      	movs	r3, #1
 80057e2:	e7b8      	b.n	8005756 <_dtoa_r+0x186>
 80057e4:	9012      	str	r0, [sp, #72]	@ 0x48
 80057e6:	e7b7      	b.n	8005758 <_dtoa_r+0x188>
 80057e8:	427b      	negs	r3, r7
 80057ea:	930a      	str	r3, [sp, #40]	@ 0x28
 80057ec:	2300      	movs	r3, #0
 80057ee:	eba8 0807 	sub.w	r8, r8, r7
 80057f2:	930f      	str	r3, [sp, #60]	@ 0x3c
 80057f4:	e7c4      	b.n	8005780 <_dtoa_r+0x1b0>
 80057f6:	2300      	movs	r3, #0
 80057f8:	930b      	str	r3, [sp, #44]	@ 0x2c
 80057fa:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80057fc:	2b00      	cmp	r3, #0
 80057fe:	dc35      	bgt.n	800586c <_dtoa_r+0x29c>
 8005800:	2301      	movs	r3, #1
 8005802:	9300      	str	r3, [sp, #0]
 8005804:	9307      	str	r3, [sp, #28]
 8005806:	461a      	mov	r2, r3
 8005808:	920e      	str	r2, [sp, #56]	@ 0x38
 800580a:	e00b      	b.n	8005824 <_dtoa_r+0x254>
 800580c:	2301      	movs	r3, #1
 800580e:	e7f3      	b.n	80057f8 <_dtoa_r+0x228>
 8005810:	2300      	movs	r3, #0
 8005812:	930b      	str	r3, [sp, #44]	@ 0x2c
 8005814:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8005816:	18fb      	adds	r3, r7, r3
 8005818:	9300      	str	r3, [sp, #0]
 800581a:	3301      	adds	r3, #1
 800581c:	2b01      	cmp	r3, #1
 800581e:	9307      	str	r3, [sp, #28]
 8005820:	bfb8      	it	lt
 8005822:	2301      	movlt	r3, #1
 8005824:	f8db 001c 	ldr.w	r0, [fp, #28]
 8005828:	2100      	movs	r1, #0
 800582a:	2204      	movs	r2, #4
 800582c:	f102 0514 	add.w	r5, r2, #20
 8005830:	429d      	cmp	r5, r3
 8005832:	d91f      	bls.n	8005874 <_dtoa_r+0x2a4>
 8005834:	6041      	str	r1, [r0, #4]
 8005836:	4658      	mov	r0, fp
 8005838:	f000 fd8e 	bl	8006358 <_Balloc>
 800583c:	4682      	mov	sl, r0
 800583e:	2800      	cmp	r0, #0
 8005840:	d13c      	bne.n	80058bc <_dtoa_r+0x2ec>
 8005842:	4b1b      	ldr	r3, [pc, #108]	@ (80058b0 <_dtoa_r+0x2e0>)
 8005844:	4602      	mov	r2, r0
 8005846:	f240 11af 	movw	r1, #431	@ 0x1af
 800584a:	e6d8      	b.n	80055fe <_dtoa_r+0x2e>
 800584c:	2301      	movs	r3, #1
 800584e:	e7e0      	b.n	8005812 <_dtoa_r+0x242>
 8005850:	2401      	movs	r4, #1
 8005852:	2300      	movs	r3, #0
 8005854:	9309      	str	r3, [sp, #36]	@ 0x24
 8005856:	940b      	str	r4, [sp, #44]	@ 0x2c
 8005858:	f04f 33ff 	mov.w	r3, #4294967295
 800585c:	9300      	str	r3, [sp, #0]
 800585e:	9307      	str	r3, [sp, #28]
 8005860:	2200      	movs	r2, #0
 8005862:	2312      	movs	r3, #18
 8005864:	e7d0      	b.n	8005808 <_dtoa_r+0x238>
 8005866:	2301      	movs	r3, #1
 8005868:	930b      	str	r3, [sp, #44]	@ 0x2c
 800586a:	e7f5      	b.n	8005858 <_dtoa_r+0x288>
 800586c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800586e:	9300      	str	r3, [sp, #0]
 8005870:	9307      	str	r3, [sp, #28]
 8005872:	e7d7      	b.n	8005824 <_dtoa_r+0x254>
 8005874:	3101      	adds	r1, #1
 8005876:	0052      	lsls	r2, r2, #1
 8005878:	e7d8      	b.n	800582c <_dtoa_r+0x25c>
 800587a:	bf00      	nop
 800587c:	f3af 8000 	nop.w
 8005880:	636f4361 	.word	0x636f4361
 8005884:	3fd287a7 	.word	0x3fd287a7
 8005888:	8b60c8b3 	.word	0x8b60c8b3
 800588c:	3fc68a28 	.word	0x3fc68a28
 8005890:	509f79fb 	.word	0x509f79fb
 8005894:	3fd34413 	.word	0x3fd34413
 8005898:	08007c25 	.word	0x08007c25
 800589c:	08007c3c 	.word	0x08007c3c
 80058a0:	7ff00000 	.word	0x7ff00000
 80058a4:	08007bf5 	.word	0x08007bf5
 80058a8:	3ff80000 	.word	0x3ff80000
 80058ac:	08007d38 	.word	0x08007d38
 80058b0:	08007c94 	.word	0x08007c94
 80058b4:	08007c21 	.word	0x08007c21
 80058b8:	08007bf4 	.word	0x08007bf4
 80058bc:	f8db 301c 	ldr.w	r3, [fp, #28]
 80058c0:	6018      	str	r0, [r3, #0]
 80058c2:	9b07      	ldr	r3, [sp, #28]
 80058c4:	2b0e      	cmp	r3, #14
 80058c6:	f200 80a4 	bhi.w	8005a12 <_dtoa_r+0x442>
 80058ca:	2c00      	cmp	r4, #0
 80058cc:	f000 80a1 	beq.w	8005a12 <_dtoa_r+0x442>
 80058d0:	2f00      	cmp	r7, #0
 80058d2:	dd33      	ble.n	800593c <_dtoa_r+0x36c>
 80058d4:	4bad      	ldr	r3, [pc, #692]	@ (8005b8c <_dtoa_r+0x5bc>)
 80058d6:	f007 020f 	and.w	r2, r7, #15
 80058da:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80058de:	ed93 7b00 	vldr	d7, [r3]
 80058e2:	05f8      	lsls	r0, r7, #23
 80058e4:	ed8d 7b04 	vstr	d7, [sp, #16]
 80058e8:	ea4f 1427 	mov.w	r4, r7, asr #4
 80058ec:	d516      	bpl.n	800591c <_dtoa_r+0x34c>
 80058ee:	4ba8      	ldr	r3, [pc, #672]	@ (8005b90 <_dtoa_r+0x5c0>)
 80058f0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80058f4:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80058f8:	f7fa ffb0 	bl	800085c <__aeabi_ddiv>
 80058fc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005900:	f004 040f 	and.w	r4, r4, #15
 8005904:	2603      	movs	r6, #3
 8005906:	4da2      	ldr	r5, [pc, #648]	@ (8005b90 <_dtoa_r+0x5c0>)
 8005908:	b954      	cbnz	r4, 8005920 <_dtoa_r+0x350>
 800590a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800590e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005912:	f7fa ffa3 	bl	800085c <__aeabi_ddiv>
 8005916:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800591a:	e028      	b.n	800596e <_dtoa_r+0x39e>
 800591c:	2602      	movs	r6, #2
 800591e:	e7f2      	b.n	8005906 <_dtoa_r+0x336>
 8005920:	07e1      	lsls	r1, r4, #31
 8005922:	d508      	bpl.n	8005936 <_dtoa_r+0x366>
 8005924:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005928:	e9d5 2300 	ldrd	r2, r3, [r5]
 800592c:	f7fa fe6c 	bl	8000608 <__aeabi_dmul>
 8005930:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005934:	3601      	adds	r6, #1
 8005936:	1064      	asrs	r4, r4, #1
 8005938:	3508      	adds	r5, #8
 800593a:	e7e5      	b.n	8005908 <_dtoa_r+0x338>
 800593c:	f000 80d2 	beq.w	8005ae4 <_dtoa_r+0x514>
 8005940:	427c      	negs	r4, r7
 8005942:	4b92      	ldr	r3, [pc, #584]	@ (8005b8c <_dtoa_r+0x5bc>)
 8005944:	4d92      	ldr	r5, [pc, #584]	@ (8005b90 <_dtoa_r+0x5c0>)
 8005946:	f004 020f 	and.w	r2, r4, #15
 800594a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800594e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005952:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8005956:	f7fa fe57 	bl	8000608 <__aeabi_dmul>
 800595a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800595e:	1124      	asrs	r4, r4, #4
 8005960:	2300      	movs	r3, #0
 8005962:	2602      	movs	r6, #2
 8005964:	2c00      	cmp	r4, #0
 8005966:	f040 80b2 	bne.w	8005ace <_dtoa_r+0x4fe>
 800596a:	2b00      	cmp	r3, #0
 800596c:	d1d3      	bne.n	8005916 <_dtoa_r+0x346>
 800596e:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8005970:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8005974:	2b00      	cmp	r3, #0
 8005976:	f000 80b7 	beq.w	8005ae8 <_dtoa_r+0x518>
 800597a:	4b86      	ldr	r3, [pc, #536]	@ (8005b94 <_dtoa_r+0x5c4>)
 800597c:	2200      	movs	r2, #0
 800597e:	4620      	mov	r0, r4
 8005980:	4629      	mov	r1, r5
 8005982:	f7fb f8b3 	bl	8000aec <__aeabi_dcmplt>
 8005986:	2800      	cmp	r0, #0
 8005988:	f000 80ae 	beq.w	8005ae8 <_dtoa_r+0x518>
 800598c:	9b07      	ldr	r3, [sp, #28]
 800598e:	2b00      	cmp	r3, #0
 8005990:	f000 80aa 	beq.w	8005ae8 <_dtoa_r+0x518>
 8005994:	9b00      	ldr	r3, [sp, #0]
 8005996:	2b00      	cmp	r3, #0
 8005998:	dd37      	ble.n	8005a0a <_dtoa_r+0x43a>
 800599a:	1e7b      	subs	r3, r7, #1
 800599c:	9304      	str	r3, [sp, #16]
 800599e:	4620      	mov	r0, r4
 80059a0:	4b7d      	ldr	r3, [pc, #500]	@ (8005b98 <_dtoa_r+0x5c8>)
 80059a2:	2200      	movs	r2, #0
 80059a4:	4629      	mov	r1, r5
 80059a6:	f7fa fe2f 	bl	8000608 <__aeabi_dmul>
 80059aa:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80059ae:	9c00      	ldr	r4, [sp, #0]
 80059b0:	3601      	adds	r6, #1
 80059b2:	4630      	mov	r0, r6
 80059b4:	f7fa fdbe 	bl	8000534 <__aeabi_i2d>
 80059b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80059bc:	f7fa fe24 	bl	8000608 <__aeabi_dmul>
 80059c0:	4b76      	ldr	r3, [pc, #472]	@ (8005b9c <_dtoa_r+0x5cc>)
 80059c2:	2200      	movs	r2, #0
 80059c4:	f7fa fc6a 	bl	800029c <__adddf3>
 80059c8:	4605      	mov	r5, r0
 80059ca:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 80059ce:	2c00      	cmp	r4, #0
 80059d0:	f040 808d 	bne.w	8005aee <_dtoa_r+0x51e>
 80059d4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80059d8:	4b71      	ldr	r3, [pc, #452]	@ (8005ba0 <_dtoa_r+0x5d0>)
 80059da:	2200      	movs	r2, #0
 80059dc:	f7fa fc5c 	bl	8000298 <__aeabi_dsub>
 80059e0:	4602      	mov	r2, r0
 80059e2:	460b      	mov	r3, r1
 80059e4:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80059e8:	462a      	mov	r2, r5
 80059ea:	4633      	mov	r3, r6
 80059ec:	f7fb f89c 	bl	8000b28 <__aeabi_dcmpgt>
 80059f0:	2800      	cmp	r0, #0
 80059f2:	f040 828b 	bne.w	8005f0c <_dtoa_r+0x93c>
 80059f6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80059fa:	462a      	mov	r2, r5
 80059fc:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8005a00:	f7fb f874 	bl	8000aec <__aeabi_dcmplt>
 8005a04:	2800      	cmp	r0, #0
 8005a06:	f040 8128 	bne.w	8005c5a <_dtoa_r+0x68a>
 8005a0a:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 8005a0e:	e9cd 3402 	strd	r3, r4, [sp, #8]
 8005a12:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8005a14:	2b00      	cmp	r3, #0
 8005a16:	f2c0 815a 	blt.w	8005cce <_dtoa_r+0x6fe>
 8005a1a:	2f0e      	cmp	r7, #14
 8005a1c:	f300 8157 	bgt.w	8005cce <_dtoa_r+0x6fe>
 8005a20:	4b5a      	ldr	r3, [pc, #360]	@ (8005b8c <_dtoa_r+0x5bc>)
 8005a22:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8005a26:	ed93 7b00 	vldr	d7, [r3]
 8005a2a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8005a2c:	2b00      	cmp	r3, #0
 8005a2e:	ed8d 7b00 	vstr	d7, [sp]
 8005a32:	da03      	bge.n	8005a3c <_dtoa_r+0x46c>
 8005a34:	9b07      	ldr	r3, [sp, #28]
 8005a36:	2b00      	cmp	r3, #0
 8005a38:	f340 8101 	ble.w	8005c3e <_dtoa_r+0x66e>
 8005a3c:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8005a40:	4656      	mov	r6, sl
 8005a42:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005a46:	4620      	mov	r0, r4
 8005a48:	4629      	mov	r1, r5
 8005a4a:	f7fa ff07 	bl	800085c <__aeabi_ddiv>
 8005a4e:	f7fb f88b 	bl	8000b68 <__aeabi_d2iz>
 8005a52:	4680      	mov	r8, r0
 8005a54:	f7fa fd6e 	bl	8000534 <__aeabi_i2d>
 8005a58:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005a5c:	f7fa fdd4 	bl	8000608 <__aeabi_dmul>
 8005a60:	4602      	mov	r2, r0
 8005a62:	460b      	mov	r3, r1
 8005a64:	4620      	mov	r0, r4
 8005a66:	4629      	mov	r1, r5
 8005a68:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8005a6c:	f7fa fc14 	bl	8000298 <__aeabi_dsub>
 8005a70:	f806 4b01 	strb.w	r4, [r6], #1
 8005a74:	9d07      	ldr	r5, [sp, #28]
 8005a76:	eba6 040a 	sub.w	r4, r6, sl
 8005a7a:	42a5      	cmp	r5, r4
 8005a7c:	4602      	mov	r2, r0
 8005a7e:	460b      	mov	r3, r1
 8005a80:	f040 8117 	bne.w	8005cb2 <_dtoa_r+0x6e2>
 8005a84:	f7fa fc0a 	bl	800029c <__adddf3>
 8005a88:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005a8c:	4604      	mov	r4, r0
 8005a8e:	460d      	mov	r5, r1
 8005a90:	f7fb f84a 	bl	8000b28 <__aeabi_dcmpgt>
 8005a94:	2800      	cmp	r0, #0
 8005a96:	f040 80f9 	bne.w	8005c8c <_dtoa_r+0x6bc>
 8005a9a:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005a9e:	4620      	mov	r0, r4
 8005aa0:	4629      	mov	r1, r5
 8005aa2:	f7fb f819 	bl	8000ad8 <__aeabi_dcmpeq>
 8005aa6:	b118      	cbz	r0, 8005ab0 <_dtoa_r+0x4e0>
 8005aa8:	f018 0f01 	tst.w	r8, #1
 8005aac:	f040 80ee 	bne.w	8005c8c <_dtoa_r+0x6bc>
 8005ab0:	4649      	mov	r1, r9
 8005ab2:	4658      	mov	r0, fp
 8005ab4:	f000 fc90 	bl	80063d8 <_Bfree>
 8005ab8:	2300      	movs	r3, #0
 8005aba:	7033      	strb	r3, [r6, #0]
 8005abc:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8005abe:	3701      	adds	r7, #1
 8005ac0:	601f      	str	r7, [r3, #0]
 8005ac2:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8005ac4:	2b00      	cmp	r3, #0
 8005ac6:	f000 831d 	beq.w	8006104 <_dtoa_r+0xb34>
 8005aca:	601e      	str	r6, [r3, #0]
 8005acc:	e31a      	b.n	8006104 <_dtoa_r+0xb34>
 8005ace:	07e2      	lsls	r2, r4, #31
 8005ad0:	d505      	bpl.n	8005ade <_dtoa_r+0x50e>
 8005ad2:	e9d5 2300 	ldrd	r2, r3, [r5]
 8005ad6:	f7fa fd97 	bl	8000608 <__aeabi_dmul>
 8005ada:	3601      	adds	r6, #1
 8005adc:	2301      	movs	r3, #1
 8005ade:	1064      	asrs	r4, r4, #1
 8005ae0:	3508      	adds	r5, #8
 8005ae2:	e73f      	b.n	8005964 <_dtoa_r+0x394>
 8005ae4:	2602      	movs	r6, #2
 8005ae6:	e742      	b.n	800596e <_dtoa_r+0x39e>
 8005ae8:	9c07      	ldr	r4, [sp, #28]
 8005aea:	9704      	str	r7, [sp, #16]
 8005aec:	e761      	b.n	80059b2 <_dtoa_r+0x3e2>
 8005aee:	4b27      	ldr	r3, [pc, #156]	@ (8005b8c <_dtoa_r+0x5bc>)
 8005af0:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8005af2:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8005af6:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8005afa:	4454      	add	r4, sl
 8005afc:	2900      	cmp	r1, #0
 8005afe:	d053      	beq.n	8005ba8 <_dtoa_r+0x5d8>
 8005b00:	4928      	ldr	r1, [pc, #160]	@ (8005ba4 <_dtoa_r+0x5d4>)
 8005b02:	2000      	movs	r0, #0
 8005b04:	f7fa feaa 	bl	800085c <__aeabi_ddiv>
 8005b08:	4633      	mov	r3, r6
 8005b0a:	462a      	mov	r2, r5
 8005b0c:	f7fa fbc4 	bl	8000298 <__aeabi_dsub>
 8005b10:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8005b14:	4656      	mov	r6, sl
 8005b16:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005b1a:	f7fb f825 	bl	8000b68 <__aeabi_d2iz>
 8005b1e:	4605      	mov	r5, r0
 8005b20:	f7fa fd08 	bl	8000534 <__aeabi_i2d>
 8005b24:	4602      	mov	r2, r0
 8005b26:	460b      	mov	r3, r1
 8005b28:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005b2c:	f7fa fbb4 	bl	8000298 <__aeabi_dsub>
 8005b30:	3530      	adds	r5, #48	@ 0x30
 8005b32:	4602      	mov	r2, r0
 8005b34:	460b      	mov	r3, r1
 8005b36:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8005b3a:	f806 5b01 	strb.w	r5, [r6], #1
 8005b3e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8005b42:	f7fa ffd3 	bl	8000aec <__aeabi_dcmplt>
 8005b46:	2800      	cmp	r0, #0
 8005b48:	d171      	bne.n	8005c2e <_dtoa_r+0x65e>
 8005b4a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005b4e:	4911      	ldr	r1, [pc, #68]	@ (8005b94 <_dtoa_r+0x5c4>)
 8005b50:	2000      	movs	r0, #0
 8005b52:	f7fa fba1 	bl	8000298 <__aeabi_dsub>
 8005b56:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8005b5a:	f7fa ffc7 	bl	8000aec <__aeabi_dcmplt>
 8005b5e:	2800      	cmp	r0, #0
 8005b60:	f040 8095 	bne.w	8005c8e <_dtoa_r+0x6be>
 8005b64:	42a6      	cmp	r6, r4
 8005b66:	f43f af50 	beq.w	8005a0a <_dtoa_r+0x43a>
 8005b6a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8005b6e:	4b0a      	ldr	r3, [pc, #40]	@ (8005b98 <_dtoa_r+0x5c8>)
 8005b70:	2200      	movs	r2, #0
 8005b72:	f7fa fd49 	bl	8000608 <__aeabi_dmul>
 8005b76:	4b08      	ldr	r3, [pc, #32]	@ (8005b98 <_dtoa_r+0x5c8>)
 8005b78:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8005b7c:	2200      	movs	r2, #0
 8005b7e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005b82:	f7fa fd41 	bl	8000608 <__aeabi_dmul>
 8005b86:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005b8a:	e7c4      	b.n	8005b16 <_dtoa_r+0x546>
 8005b8c:	08007d38 	.word	0x08007d38
 8005b90:	08007d10 	.word	0x08007d10
 8005b94:	3ff00000 	.word	0x3ff00000
 8005b98:	40240000 	.word	0x40240000
 8005b9c:	401c0000 	.word	0x401c0000
 8005ba0:	40140000 	.word	0x40140000
 8005ba4:	3fe00000 	.word	0x3fe00000
 8005ba8:	4631      	mov	r1, r6
 8005baa:	4628      	mov	r0, r5
 8005bac:	f7fa fd2c 	bl	8000608 <__aeabi_dmul>
 8005bb0:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8005bb4:	9415      	str	r4, [sp, #84]	@ 0x54
 8005bb6:	4656      	mov	r6, sl
 8005bb8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005bbc:	f7fa ffd4 	bl	8000b68 <__aeabi_d2iz>
 8005bc0:	4605      	mov	r5, r0
 8005bc2:	f7fa fcb7 	bl	8000534 <__aeabi_i2d>
 8005bc6:	4602      	mov	r2, r0
 8005bc8:	460b      	mov	r3, r1
 8005bca:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005bce:	f7fa fb63 	bl	8000298 <__aeabi_dsub>
 8005bd2:	3530      	adds	r5, #48	@ 0x30
 8005bd4:	f806 5b01 	strb.w	r5, [r6], #1
 8005bd8:	4602      	mov	r2, r0
 8005bda:	460b      	mov	r3, r1
 8005bdc:	42a6      	cmp	r6, r4
 8005bde:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8005be2:	f04f 0200 	mov.w	r2, #0
 8005be6:	d124      	bne.n	8005c32 <_dtoa_r+0x662>
 8005be8:	4bac      	ldr	r3, [pc, #688]	@ (8005e9c <_dtoa_r+0x8cc>)
 8005bea:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8005bee:	f7fa fb55 	bl	800029c <__adddf3>
 8005bf2:	4602      	mov	r2, r0
 8005bf4:	460b      	mov	r3, r1
 8005bf6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005bfa:	f7fa ff95 	bl	8000b28 <__aeabi_dcmpgt>
 8005bfe:	2800      	cmp	r0, #0
 8005c00:	d145      	bne.n	8005c8e <_dtoa_r+0x6be>
 8005c02:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8005c06:	49a5      	ldr	r1, [pc, #660]	@ (8005e9c <_dtoa_r+0x8cc>)
 8005c08:	2000      	movs	r0, #0
 8005c0a:	f7fa fb45 	bl	8000298 <__aeabi_dsub>
 8005c0e:	4602      	mov	r2, r0
 8005c10:	460b      	mov	r3, r1
 8005c12:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005c16:	f7fa ff69 	bl	8000aec <__aeabi_dcmplt>
 8005c1a:	2800      	cmp	r0, #0
 8005c1c:	f43f aef5 	beq.w	8005a0a <_dtoa_r+0x43a>
 8005c20:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 8005c22:	1e73      	subs	r3, r6, #1
 8005c24:	9315      	str	r3, [sp, #84]	@ 0x54
 8005c26:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8005c2a:	2b30      	cmp	r3, #48	@ 0x30
 8005c2c:	d0f8      	beq.n	8005c20 <_dtoa_r+0x650>
 8005c2e:	9f04      	ldr	r7, [sp, #16]
 8005c30:	e73e      	b.n	8005ab0 <_dtoa_r+0x4e0>
 8005c32:	4b9b      	ldr	r3, [pc, #620]	@ (8005ea0 <_dtoa_r+0x8d0>)
 8005c34:	f7fa fce8 	bl	8000608 <__aeabi_dmul>
 8005c38:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005c3c:	e7bc      	b.n	8005bb8 <_dtoa_r+0x5e8>
 8005c3e:	d10c      	bne.n	8005c5a <_dtoa_r+0x68a>
 8005c40:	4b98      	ldr	r3, [pc, #608]	@ (8005ea4 <_dtoa_r+0x8d4>)
 8005c42:	2200      	movs	r2, #0
 8005c44:	e9dd 0100 	ldrd	r0, r1, [sp]
 8005c48:	f7fa fcde 	bl	8000608 <__aeabi_dmul>
 8005c4c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005c50:	f7fa ff60 	bl	8000b14 <__aeabi_dcmpge>
 8005c54:	2800      	cmp	r0, #0
 8005c56:	f000 8157 	beq.w	8005f08 <_dtoa_r+0x938>
 8005c5a:	2400      	movs	r4, #0
 8005c5c:	4625      	mov	r5, r4
 8005c5e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8005c60:	43db      	mvns	r3, r3
 8005c62:	9304      	str	r3, [sp, #16]
 8005c64:	4656      	mov	r6, sl
 8005c66:	2700      	movs	r7, #0
 8005c68:	4621      	mov	r1, r4
 8005c6a:	4658      	mov	r0, fp
 8005c6c:	f000 fbb4 	bl	80063d8 <_Bfree>
 8005c70:	2d00      	cmp	r5, #0
 8005c72:	d0dc      	beq.n	8005c2e <_dtoa_r+0x65e>
 8005c74:	b12f      	cbz	r7, 8005c82 <_dtoa_r+0x6b2>
 8005c76:	42af      	cmp	r7, r5
 8005c78:	d003      	beq.n	8005c82 <_dtoa_r+0x6b2>
 8005c7a:	4639      	mov	r1, r7
 8005c7c:	4658      	mov	r0, fp
 8005c7e:	f000 fbab 	bl	80063d8 <_Bfree>
 8005c82:	4629      	mov	r1, r5
 8005c84:	4658      	mov	r0, fp
 8005c86:	f000 fba7 	bl	80063d8 <_Bfree>
 8005c8a:	e7d0      	b.n	8005c2e <_dtoa_r+0x65e>
 8005c8c:	9704      	str	r7, [sp, #16]
 8005c8e:	4633      	mov	r3, r6
 8005c90:	461e      	mov	r6, r3
 8005c92:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8005c96:	2a39      	cmp	r2, #57	@ 0x39
 8005c98:	d107      	bne.n	8005caa <_dtoa_r+0x6da>
 8005c9a:	459a      	cmp	sl, r3
 8005c9c:	d1f8      	bne.n	8005c90 <_dtoa_r+0x6c0>
 8005c9e:	9a04      	ldr	r2, [sp, #16]
 8005ca0:	3201      	adds	r2, #1
 8005ca2:	9204      	str	r2, [sp, #16]
 8005ca4:	2230      	movs	r2, #48	@ 0x30
 8005ca6:	f88a 2000 	strb.w	r2, [sl]
 8005caa:	781a      	ldrb	r2, [r3, #0]
 8005cac:	3201      	adds	r2, #1
 8005cae:	701a      	strb	r2, [r3, #0]
 8005cb0:	e7bd      	b.n	8005c2e <_dtoa_r+0x65e>
 8005cb2:	4b7b      	ldr	r3, [pc, #492]	@ (8005ea0 <_dtoa_r+0x8d0>)
 8005cb4:	2200      	movs	r2, #0
 8005cb6:	f7fa fca7 	bl	8000608 <__aeabi_dmul>
 8005cba:	2200      	movs	r2, #0
 8005cbc:	2300      	movs	r3, #0
 8005cbe:	4604      	mov	r4, r0
 8005cc0:	460d      	mov	r5, r1
 8005cc2:	f7fa ff09 	bl	8000ad8 <__aeabi_dcmpeq>
 8005cc6:	2800      	cmp	r0, #0
 8005cc8:	f43f aebb 	beq.w	8005a42 <_dtoa_r+0x472>
 8005ccc:	e6f0      	b.n	8005ab0 <_dtoa_r+0x4e0>
 8005cce:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8005cd0:	2a00      	cmp	r2, #0
 8005cd2:	f000 80db 	beq.w	8005e8c <_dtoa_r+0x8bc>
 8005cd6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005cd8:	2a01      	cmp	r2, #1
 8005cda:	f300 80bf 	bgt.w	8005e5c <_dtoa_r+0x88c>
 8005cde:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8005ce0:	2a00      	cmp	r2, #0
 8005ce2:	f000 80b7 	beq.w	8005e54 <_dtoa_r+0x884>
 8005ce6:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8005cea:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8005cec:	4646      	mov	r6, r8
 8005cee:	9a08      	ldr	r2, [sp, #32]
 8005cf0:	2101      	movs	r1, #1
 8005cf2:	441a      	add	r2, r3
 8005cf4:	4658      	mov	r0, fp
 8005cf6:	4498      	add	r8, r3
 8005cf8:	9208      	str	r2, [sp, #32]
 8005cfa:	f000 fc21 	bl	8006540 <__i2b>
 8005cfe:	4605      	mov	r5, r0
 8005d00:	b15e      	cbz	r6, 8005d1a <_dtoa_r+0x74a>
 8005d02:	9b08      	ldr	r3, [sp, #32]
 8005d04:	2b00      	cmp	r3, #0
 8005d06:	dd08      	ble.n	8005d1a <_dtoa_r+0x74a>
 8005d08:	42b3      	cmp	r3, r6
 8005d0a:	9a08      	ldr	r2, [sp, #32]
 8005d0c:	bfa8      	it	ge
 8005d0e:	4633      	movge	r3, r6
 8005d10:	eba8 0803 	sub.w	r8, r8, r3
 8005d14:	1af6      	subs	r6, r6, r3
 8005d16:	1ad3      	subs	r3, r2, r3
 8005d18:	9308      	str	r3, [sp, #32]
 8005d1a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005d1c:	b1f3      	cbz	r3, 8005d5c <_dtoa_r+0x78c>
 8005d1e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005d20:	2b00      	cmp	r3, #0
 8005d22:	f000 80b7 	beq.w	8005e94 <_dtoa_r+0x8c4>
 8005d26:	b18c      	cbz	r4, 8005d4c <_dtoa_r+0x77c>
 8005d28:	4629      	mov	r1, r5
 8005d2a:	4622      	mov	r2, r4
 8005d2c:	4658      	mov	r0, fp
 8005d2e:	f000 fcc7 	bl	80066c0 <__pow5mult>
 8005d32:	464a      	mov	r2, r9
 8005d34:	4601      	mov	r1, r0
 8005d36:	4605      	mov	r5, r0
 8005d38:	4658      	mov	r0, fp
 8005d3a:	f000 fc17 	bl	800656c <__multiply>
 8005d3e:	4649      	mov	r1, r9
 8005d40:	9004      	str	r0, [sp, #16]
 8005d42:	4658      	mov	r0, fp
 8005d44:	f000 fb48 	bl	80063d8 <_Bfree>
 8005d48:	9b04      	ldr	r3, [sp, #16]
 8005d4a:	4699      	mov	r9, r3
 8005d4c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005d4e:	1b1a      	subs	r2, r3, r4
 8005d50:	d004      	beq.n	8005d5c <_dtoa_r+0x78c>
 8005d52:	4649      	mov	r1, r9
 8005d54:	4658      	mov	r0, fp
 8005d56:	f000 fcb3 	bl	80066c0 <__pow5mult>
 8005d5a:	4681      	mov	r9, r0
 8005d5c:	2101      	movs	r1, #1
 8005d5e:	4658      	mov	r0, fp
 8005d60:	f000 fbee 	bl	8006540 <__i2b>
 8005d64:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8005d66:	4604      	mov	r4, r0
 8005d68:	2b00      	cmp	r3, #0
 8005d6a:	f000 81cf 	beq.w	800610c <_dtoa_r+0xb3c>
 8005d6e:	461a      	mov	r2, r3
 8005d70:	4601      	mov	r1, r0
 8005d72:	4658      	mov	r0, fp
 8005d74:	f000 fca4 	bl	80066c0 <__pow5mult>
 8005d78:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005d7a:	2b01      	cmp	r3, #1
 8005d7c:	4604      	mov	r4, r0
 8005d7e:	f300 8095 	bgt.w	8005eac <_dtoa_r+0x8dc>
 8005d82:	9b02      	ldr	r3, [sp, #8]
 8005d84:	2b00      	cmp	r3, #0
 8005d86:	f040 8087 	bne.w	8005e98 <_dtoa_r+0x8c8>
 8005d8a:	9b03      	ldr	r3, [sp, #12]
 8005d8c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005d90:	2b00      	cmp	r3, #0
 8005d92:	f040 8089 	bne.w	8005ea8 <_dtoa_r+0x8d8>
 8005d96:	9b03      	ldr	r3, [sp, #12]
 8005d98:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8005d9c:	0d1b      	lsrs	r3, r3, #20
 8005d9e:	051b      	lsls	r3, r3, #20
 8005da0:	b12b      	cbz	r3, 8005dae <_dtoa_r+0x7de>
 8005da2:	9b08      	ldr	r3, [sp, #32]
 8005da4:	3301      	adds	r3, #1
 8005da6:	9308      	str	r3, [sp, #32]
 8005da8:	f108 0801 	add.w	r8, r8, #1
 8005dac:	2301      	movs	r3, #1
 8005dae:	930a      	str	r3, [sp, #40]	@ 0x28
 8005db0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8005db2:	2b00      	cmp	r3, #0
 8005db4:	f000 81b0 	beq.w	8006118 <_dtoa_r+0xb48>
 8005db8:	6923      	ldr	r3, [r4, #16]
 8005dba:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8005dbe:	6918      	ldr	r0, [r3, #16]
 8005dc0:	f000 fb72 	bl	80064a8 <__hi0bits>
 8005dc4:	f1c0 0020 	rsb	r0, r0, #32
 8005dc8:	9b08      	ldr	r3, [sp, #32]
 8005dca:	4418      	add	r0, r3
 8005dcc:	f010 001f 	ands.w	r0, r0, #31
 8005dd0:	d077      	beq.n	8005ec2 <_dtoa_r+0x8f2>
 8005dd2:	f1c0 0320 	rsb	r3, r0, #32
 8005dd6:	2b04      	cmp	r3, #4
 8005dd8:	dd6b      	ble.n	8005eb2 <_dtoa_r+0x8e2>
 8005dda:	9b08      	ldr	r3, [sp, #32]
 8005ddc:	f1c0 001c 	rsb	r0, r0, #28
 8005de0:	4403      	add	r3, r0
 8005de2:	4480      	add	r8, r0
 8005de4:	4406      	add	r6, r0
 8005de6:	9308      	str	r3, [sp, #32]
 8005de8:	f1b8 0f00 	cmp.w	r8, #0
 8005dec:	dd05      	ble.n	8005dfa <_dtoa_r+0x82a>
 8005dee:	4649      	mov	r1, r9
 8005df0:	4642      	mov	r2, r8
 8005df2:	4658      	mov	r0, fp
 8005df4:	f000 fcbe 	bl	8006774 <__lshift>
 8005df8:	4681      	mov	r9, r0
 8005dfa:	9b08      	ldr	r3, [sp, #32]
 8005dfc:	2b00      	cmp	r3, #0
 8005dfe:	dd05      	ble.n	8005e0c <_dtoa_r+0x83c>
 8005e00:	4621      	mov	r1, r4
 8005e02:	461a      	mov	r2, r3
 8005e04:	4658      	mov	r0, fp
 8005e06:	f000 fcb5 	bl	8006774 <__lshift>
 8005e0a:	4604      	mov	r4, r0
 8005e0c:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8005e0e:	2b00      	cmp	r3, #0
 8005e10:	d059      	beq.n	8005ec6 <_dtoa_r+0x8f6>
 8005e12:	4621      	mov	r1, r4
 8005e14:	4648      	mov	r0, r9
 8005e16:	f000 fd19 	bl	800684c <__mcmp>
 8005e1a:	2800      	cmp	r0, #0
 8005e1c:	da53      	bge.n	8005ec6 <_dtoa_r+0x8f6>
 8005e1e:	1e7b      	subs	r3, r7, #1
 8005e20:	9304      	str	r3, [sp, #16]
 8005e22:	4649      	mov	r1, r9
 8005e24:	2300      	movs	r3, #0
 8005e26:	220a      	movs	r2, #10
 8005e28:	4658      	mov	r0, fp
 8005e2a:	f000 faf7 	bl	800641c <__multadd>
 8005e2e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005e30:	4681      	mov	r9, r0
 8005e32:	2b00      	cmp	r3, #0
 8005e34:	f000 8172 	beq.w	800611c <_dtoa_r+0xb4c>
 8005e38:	2300      	movs	r3, #0
 8005e3a:	4629      	mov	r1, r5
 8005e3c:	220a      	movs	r2, #10
 8005e3e:	4658      	mov	r0, fp
 8005e40:	f000 faec 	bl	800641c <__multadd>
 8005e44:	9b00      	ldr	r3, [sp, #0]
 8005e46:	2b00      	cmp	r3, #0
 8005e48:	4605      	mov	r5, r0
 8005e4a:	dc67      	bgt.n	8005f1c <_dtoa_r+0x94c>
 8005e4c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005e4e:	2b02      	cmp	r3, #2
 8005e50:	dc41      	bgt.n	8005ed6 <_dtoa_r+0x906>
 8005e52:	e063      	b.n	8005f1c <_dtoa_r+0x94c>
 8005e54:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8005e56:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8005e5a:	e746      	b.n	8005cea <_dtoa_r+0x71a>
 8005e5c:	9b07      	ldr	r3, [sp, #28]
 8005e5e:	1e5c      	subs	r4, r3, #1
 8005e60:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005e62:	42a3      	cmp	r3, r4
 8005e64:	bfbf      	itttt	lt
 8005e66:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 8005e68:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 8005e6a:	940a      	strlt	r4, [sp, #40]	@ 0x28
 8005e6c:	1ae3      	sublt	r3, r4, r3
 8005e6e:	bfb4      	ite	lt
 8005e70:	18d2      	addlt	r2, r2, r3
 8005e72:	1b1c      	subge	r4, r3, r4
 8005e74:	9b07      	ldr	r3, [sp, #28]
 8005e76:	bfbc      	itt	lt
 8005e78:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 8005e7a:	2400      	movlt	r4, #0
 8005e7c:	2b00      	cmp	r3, #0
 8005e7e:	bfb5      	itete	lt
 8005e80:	eba8 0603 	sublt.w	r6, r8, r3
 8005e84:	9b07      	ldrge	r3, [sp, #28]
 8005e86:	2300      	movlt	r3, #0
 8005e88:	4646      	movge	r6, r8
 8005e8a:	e730      	b.n	8005cee <_dtoa_r+0x71e>
 8005e8c:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8005e8e:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8005e90:	4646      	mov	r6, r8
 8005e92:	e735      	b.n	8005d00 <_dtoa_r+0x730>
 8005e94:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8005e96:	e75c      	b.n	8005d52 <_dtoa_r+0x782>
 8005e98:	2300      	movs	r3, #0
 8005e9a:	e788      	b.n	8005dae <_dtoa_r+0x7de>
 8005e9c:	3fe00000 	.word	0x3fe00000
 8005ea0:	40240000 	.word	0x40240000
 8005ea4:	40140000 	.word	0x40140000
 8005ea8:	9b02      	ldr	r3, [sp, #8]
 8005eaa:	e780      	b.n	8005dae <_dtoa_r+0x7de>
 8005eac:	2300      	movs	r3, #0
 8005eae:	930a      	str	r3, [sp, #40]	@ 0x28
 8005eb0:	e782      	b.n	8005db8 <_dtoa_r+0x7e8>
 8005eb2:	d099      	beq.n	8005de8 <_dtoa_r+0x818>
 8005eb4:	9a08      	ldr	r2, [sp, #32]
 8005eb6:	331c      	adds	r3, #28
 8005eb8:	441a      	add	r2, r3
 8005eba:	4498      	add	r8, r3
 8005ebc:	441e      	add	r6, r3
 8005ebe:	9208      	str	r2, [sp, #32]
 8005ec0:	e792      	b.n	8005de8 <_dtoa_r+0x818>
 8005ec2:	4603      	mov	r3, r0
 8005ec4:	e7f6      	b.n	8005eb4 <_dtoa_r+0x8e4>
 8005ec6:	9b07      	ldr	r3, [sp, #28]
 8005ec8:	9704      	str	r7, [sp, #16]
 8005eca:	2b00      	cmp	r3, #0
 8005ecc:	dc20      	bgt.n	8005f10 <_dtoa_r+0x940>
 8005ece:	9300      	str	r3, [sp, #0]
 8005ed0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005ed2:	2b02      	cmp	r3, #2
 8005ed4:	dd1e      	ble.n	8005f14 <_dtoa_r+0x944>
 8005ed6:	9b00      	ldr	r3, [sp, #0]
 8005ed8:	2b00      	cmp	r3, #0
 8005eda:	f47f aec0 	bne.w	8005c5e <_dtoa_r+0x68e>
 8005ede:	4621      	mov	r1, r4
 8005ee0:	2205      	movs	r2, #5
 8005ee2:	4658      	mov	r0, fp
 8005ee4:	f000 fa9a 	bl	800641c <__multadd>
 8005ee8:	4601      	mov	r1, r0
 8005eea:	4604      	mov	r4, r0
 8005eec:	4648      	mov	r0, r9
 8005eee:	f000 fcad 	bl	800684c <__mcmp>
 8005ef2:	2800      	cmp	r0, #0
 8005ef4:	f77f aeb3 	ble.w	8005c5e <_dtoa_r+0x68e>
 8005ef8:	4656      	mov	r6, sl
 8005efa:	2331      	movs	r3, #49	@ 0x31
 8005efc:	f806 3b01 	strb.w	r3, [r6], #1
 8005f00:	9b04      	ldr	r3, [sp, #16]
 8005f02:	3301      	adds	r3, #1
 8005f04:	9304      	str	r3, [sp, #16]
 8005f06:	e6ae      	b.n	8005c66 <_dtoa_r+0x696>
 8005f08:	9c07      	ldr	r4, [sp, #28]
 8005f0a:	9704      	str	r7, [sp, #16]
 8005f0c:	4625      	mov	r5, r4
 8005f0e:	e7f3      	b.n	8005ef8 <_dtoa_r+0x928>
 8005f10:	9b07      	ldr	r3, [sp, #28]
 8005f12:	9300      	str	r3, [sp, #0]
 8005f14:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005f16:	2b00      	cmp	r3, #0
 8005f18:	f000 8104 	beq.w	8006124 <_dtoa_r+0xb54>
 8005f1c:	2e00      	cmp	r6, #0
 8005f1e:	dd05      	ble.n	8005f2c <_dtoa_r+0x95c>
 8005f20:	4629      	mov	r1, r5
 8005f22:	4632      	mov	r2, r6
 8005f24:	4658      	mov	r0, fp
 8005f26:	f000 fc25 	bl	8006774 <__lshift>
 8005f2a:	4605      	mov	r5, r0
 8005f2c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005f2e:	2b00      	cmp	r3, #0
 8005f30:	d05a      	beq.n	8005fe8 <_dtoa_r+0xa18>
 8005f32:	6869      	ldr	r1, [r5, #4]
 8005f34:	4658      	mov	r0, fp
 8005f36:	f000 fa0f 	bl	8006358 <_Balloc>
 8005f3a:	4606      	mov	r6, r0
 8005f3c:	b928      	cbnz	r0, 8005f4a <_dtoa_r+0x97a>
 8005f3e:	4b84      	ldr	r3, [pc, #528]	@ (8006150 <_dtoa_r+0xb80>)
 8005f40:	4602      	mov	r2, r0
 8005f42:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8005f46:	f7ff bb5a 	b.w	80055fe <_dtoa_r+0x2e>
 8005f4a:	692a      	ldr	r2, [r5, #16]
 8005f4c:	3202      	adds	r2, #2
 8005f4e:	0092      	lsls	r2, r2, #2
 8005f50:	f105 010c 	add.w	r1, r5, #12
 8005f54:	300c      	adds	r0, #12
 8005f56:	f001 f975 	bl	8007244 <memcpy>
 8005f5a:	2201      	movs	r2, #1
 8005f5c:	4631      	mov	r1, r6
 8005f5e:	4658      	mov	r0, fp
 8005f60:	f000 fc08 	bl	8006774 <__lshift>
 8005f64:	f10a 0301 	add.w	r3, sl, #1
 8005f68:	9307      	str	r3, [sp, #28]
 8005f6a:	9b00      	ldr	r3, [sp, #0]
 8005f6c:	4453      	add	r3, sl
 8005f6e:	930b      	str	r3, [sp, #44]	@ 0x2c
 8005f70:	9b02      	ldr	r3, [sp, #8]
 8005f72:	f003 0301 	and.w	r3, r3, #1
 8005f76:	462f      	mov	r7, r5
 8005f78:	930a      	str	r3, [sp, #40]	@ 0x28
 8005f7a:	4605      	mov	r5, r0
 8005f7c:	9b07      	ldr	r3, [sp, #28]
 8005f7e:	4621      	mov	r1, r4
 8005f80:	3b01      	subs	r3, #1
 8005f82:	4648      	mov	r0, r9
 8005f84:	9300      	str	r3, [sp, #0]
 8005f86:	f7ff fa9a 	bl	80054be <quorem>
 8005f8a:	4639      	mov	r1, r7
 8005f8c:	9002      	str	r0, [sp, #8]
 8005f8e:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8005f92:	4648      	mov	r0, r9
 8005f94:	f000 fc5a 	bl	800684c <__mcmp>
 8005f98:	462a      	mov	r2, r5
 8005f9a:	9008      	str	r0, [sp, #32]
 8005f9c:	4621      	mov	r1, r4
 8005f9e:	4658      	mov	r0, fp
 8005fa0:	f000 fc70 	bl	8006884 <__mdiff>
 8005fa4:	68c2      	ldr	r2, [r0, #12]
 8005fa6:	4606      	mov	r6, r0
 8005fa8:	bb02      	cbnz	r2, 8005fec <_dtoa_r+0xa1c>
 8005faa:	4601      	mov	r1, r0
 8005fac:	4648      	mov	r0, r9
 8005fae:	f000 fc4d 	bl	800684c <__mcmp>
 8005fb2:	4602      	mov	r2, r0
 8005fb4:	4631      	mov	r1, r6
 8005fb6:	4658      	mov	r0, fp
 8005fb8:	920e      	str	r2, [sp, #56]	@ 0x38
 8005fba:	f000 fa0d 	bl	80063d8 <_Bfree>
 8005fbe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005fc0:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8005fc2:	9e07      	ldr	r6, [sp, #28]
 8005fc4:	ea43 0102 	orr.w	r1, r3, r2
 8005fc8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005fca:	4319      	orrs	r1, r3
 8005fcc:	d110      	bne.n	8005ff0 <_dtoa_r+0xa20>
 8005fce:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8005fd2:	d029      	beq.n	8006028 <_dtoa_r+0xa58>
 8005fd4:	9b08      	ldr	r3, [sp, #32]
 8005fd6:	2b00      	cmp	r3, #0
 8005fd8:	dd02      	ble.n	8005fe0 <_dtoa_r+0xa10>
 8005fda:	9b02      	ldr	r3, [sp, #8]
 8005fdc:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 8005fe0:	9b00      	ldr	r3, [sp, #0]
 8005fe2:	f883 8000 	strb.w	r8, [r3]
 8005fe6:	e63f      	b.n	8005c68 <_dtoa_r+0x698>
 8005fe8:	4628      	mov	r0, r5
 8005fea:	e7bb      	b.n	8005f64 <_dtoa_r+0x994>
 8005fec:	2201      	movs	r2, #1
 8005fee:	e7e1      	b.n	8005fb4 <_dtoa_r+0x9e4>
 8005ff0:	9b08      	ldr	r3, [sp, #32]
 8005ff2:	2b00      	cmp	r3, #0
 8005ff4:	db04      	blt.n	8006000 <_dtoa_r+0xa30>
 8005ff6:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8005ff8:	430b      	orrs	r3, r1
 8005ffa:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8005ffc:	430b      	orrs	r3, r1
 8005ffe:	d120      	bne.n	8006042 <_dtoa_r+0xa72>
 8006000:	2a00      	cmp	r2, #0
 8006002:	dded      	ble.n	8005fe0 <_dtoa_r+0xa10>
 8006004:	4649      	mov	r1, r9
 8006006:	2201      	movs	r2, #1
 8006008:	4658      	mov	r0, fp
 800600a:	f000 fbb3 	bl	8006774 <__lshift>
 800600e:	4621      	mov	r1, r4
 8006010:	4681      	mov	r9, r0
 8006012:	f000 fc1b 	bl	800684c <__mcmp>
 8006016:	2800      	cmp	r0, #0
 8006018:	dc03      	bgt.n	8006022 <_dtoa_r+0xa52>
 800601a:	d1e1      	bne.n	8005fe0 <_dtoa_r+0xa10>
 800601c:	f018 0f01 	tst.w	r8, #1
 8006020:	d0de      	beq.n	8005fe0 <_dtoa_r+0xa10>
 8006022:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8006026:	d1d8      	bne.n	8005fda <_dtoa_r+0xa0a>
 8006028:	9a00      	ldr	r2, [sp, #0]
 800602a:	2339      	movs	r3, #57	@ 0x39
 800602c:	7013      	strb	r3, [r2, #0]
 800602e:	4633      	mov	r3, r6
 8006030:	461e      	mov	r6, r3
 8006032:	3b01      	subs	r3, #1
 8006034:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8006038:	2a39      	cmp	r2, #57	@ 0x39
 800603a:	d052      	beq.n	80060e2 <_dtoa_r+0xb12>
 800603c:	3201      	adds	r2, #1
 800603e:	701a      	strb	r2, [r3, #0]
 8006040:	e612      	b.n	8005c68 <_dtoa_r+0x698>
 8006042:	2a00      	cmp	r2, #0
 8006044:	dd07      	ble.n	8006056 <_dtoa_r+0xa86>
 8006046:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800604a:	d0ed      	beq.n	8006028 <_dtoa_r+0xa58>
 800604c:	9a00      	ldr	r2, [sp, #0]
 800604e:	f108 0301 	add.w	r3, r8, #1
 8006052:	7013      	strb	r3, [r2, #0]
 8006054:	e608      	b.n	8005c68 <_dtoa_r+0x698>
 8006056:	9b07      	ldr	r3, [sp, #28]
 8006058:	9a07      	ldr	r2, [sp, #28]
 800605a:	f803 8c01 	strb.w	r8, [r3, #-1]
 800605e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006060:	4293      	cmp	r3, r2
 8006062:	d028      	beq.n	80060b6 <_dtoa_r+0xae6>
 8006064:	4649      	mov	r1, r9
 8006066:	2300      	movs	r3, #0
 8006068:	220a      	movs	r2, #10
 800606a:	4658      	mov	r0, fp
 800606c:	f000 f9d6 	bl	800641c <__multadd>
 8006070:	42af      	cmp	r7, r5
 8006072:	4681      	mov	r9, r0
 8006074:	f04f 0300 	mov.w	r3, #0
 8006078:	f04f 020a 	mov.w	r2, #10
 800607c:	4639      	mov	r1, r7
 800607e:	4658      	mov	r0, fp
 8006080:	d107      	bne.n	8006092 <_dtoa_r+0xac2>
 8006082:	f000 f9cb 	bl	800641c <__multadd>
 8006086:	4607      	mov	r7, r0
 8006088:	4605      	mov	r5, r0
 800608a:	9b07      	ldr	r3, [sp, #28]
 800608c:	3301      	adds	r3, #1
 800608e:	9307      	str	r3, [sp, #28]
 8006090:	e774      	b.n	8005f7c <_dtoa_r+0x9ac>
 8006092:	f000 f9c3 	bl	800641c <__multadd>
 8006096:	4629      	mov	r1, r5
 8006098:	4607      	mov	r7, r0
 800609a:	2300      	movs	r3, #0
 800609c:	220a      	movs	r2, #10
 800609e:	4658      	mov	r0, fp
 80060a0:	f000 f9bc 	bl	800641c <__multadd>
 80060a4:	4605      	mov	r5, r0
 80060a6:	e7f0      	b.n	800608a <_dtoa_r+0xaba>
 80060a8:	9b00      	ldr	r3, [sp, #0]
 80060aa:	2b00      	cmp	r3, #0
 80060ac:	bfcc      	ite	gt
 80060ae:	461e      	movgt	r6, r3
 80060b0:	2601      	movle	r6, #1
 80060b2:	4456      	add	r6, sl
 80060b4:	2700      	movs	r7, #0
 80060b6:	4649      	mov	r1, r9
 80060b8:	2201      	movs	r2, #1
 80060ba:	4658      	mov	r0, fp
 80060bc:	f000 fb5a 	bl	8006774 <__lshift>
 80060c0:	4621      	mov	r1, r4
 80060c2:	4681      	mov	r9, r0
 80060c4:	f000 fbc2 	bl	800684c <__mcmp>
 80060c8:	2800      	cmp	r0, #0
 80060ca:	dcb0      	bgt.n	800602e <_dtoa_r+0xa5e>
 80060cc:	d102      	bne.n	80060d4 <_dtoa_r+0xb04>
 80060ce:	f018 0f01 	tst.w	r8, #1
 80060d2:	d1ac      	bne.n	800602e <_dtoa_r+0xa5e>
 80060d4:	4633      	mov	r3, r6
 80060d6:	461e      	mov	r6, r3
 80060d8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80060dc:	2a30      	cmp	r2, #48	@ 0x30
 80060de:	d0fa      	beq.n	80060d6 <_dtoa_r+0xb06>
 80060e0:	e5c2      	b.n	8005c68 <_dtoa_r+0x698>
 80060e2:	459a      	cmp	sl, r3
 80060e4:	d1a4      	bne.n	8006030 <_dtoa_r+0xa60>
 80060e6:	9b04      	ldr	r3, [sp, #16]
 80060e8:	3301      	adds	r3, #1
 80060ea:	9304      	str	r3, [sp, #16]
 80060ec:	2331      	movs	r3, #49	@ 0x31
 80060ee:	f88a 3000 	strb.w	r3, [sl]
 80060f2:	e5b9      	b.n	8005c68 <_dtoa_r+0x698>
 80060f4:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 80060f6:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 8006154 <_dtoa_r+0xb84>
 80060fa:	b11b      	cbz	r3, 8006104 <_dtoa_r+0xb34>
 80060fc:	f10a 0308 	add.w	r3, sl, #8
 8006100:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8006102:	6013      	str	r3, [r2, #0]
 8006104:	4650      	mov	r0, sl
 8006106:	b019      	add	sp, #100	@ 0x64
 8006108:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800610c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800610e:	2b01      	cmp	r3, #1
 8006110:	f77f ae37 	ble.w	8005d82 <_dtoa_r+0x7b2>
 8006114:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006116:	930a      	str	r3, [sp, #40]	@ 0x28
 8006118:	2001      	movs	r0, #1
 800611a:	e655      	b.n	8005dc8 <_dtoa_r+0x7f8>
 800611c:	9b00      	ldr	r3, [sp, #0]
 800611e:	2b00      	cmp	r3, #0
 8006120:	f77f aed6 	ble.w	8005ed0 <_dtoa_r+0x900>
 8006124:	4656      	mov	r6, sl
 8006126:	4621      	mov	r1, r4
 8006128:	4648      	mov	r0, r9
 800612a:	f7ff f9c8 	bl	80054be <quorem>
 800612e:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8006132:	f806 8b01 	strb.w	r8, [r6], #1
 8006136:	9b00      	ldr	r3, [sp, #0]
 8006138:	eba6 020a 	sub.w	r2, r6, sl
 800613c:	4293      	cmp	r3, r2
 800613e:	ddb3      	ble.n	80060a8 <_dtoa_r+0xad8>
 8006140:	4649      	mov	r1, r9
 8006142:	2300      	movs	r3, #0
 8006144:	220a      	movs	r2, #10
 8006146:	4658      	mov	r0, fp
 8006148:	f000 f968 	bl	800641c <__multadd>
 800614c:	4681      	mov	r9, r0
 800614e:	e7ea      	b.n	8006126 <_dtoa_r+0xb56>
 8006150:	08007c94 	.word	0x08007c94
 8006154:	08007c18 	.word	0x08007c18

08006158 <_free_r>:
 8006158:	b538      	push	{r3, r4, r5, lr}
 800615a:	4605      	mov	r5, r0
 800615c:	2900      	cmp	r1, #0
 800615e:	d041      	beq.n	80061e4 <_free_r+0x8c>
 8006160:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006164:	1f0c      	subs	r4, r1, #4
 8006166:	2b00      	cmp	r3, #0
 8006168:	bfb8      	it	lt
 800616a:	18e4      	addlt	r4, r4, r3
 800616c:	f000 f8e8 	bl	8006340 <__malloc_lock>
 8006170:	4a1d      	ldr	r2, [pc, #116]	@ (80061e8 <_free_r+0x90>)
 8006172:	6813      	ldr	r3, [r2, #0]
 8006174:	b933      	cbnz	r3, 8006184 <_free_r+0x2c>
 8006176:	6063      	str	r3, [r4, #4]
 8006178:	6014      	str	r4, [r2, #0]
 800617a:	4628      	mov	r0, r5
 800617c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006180:	f000 b8e4 	b.w	800634c <__malloc_unlock>
 8006184:	42a3      	cmp	r3, r4
 8006186:	d908      	bls.n	800619a <_free_r+0x42>
 8006188:	6820      	ldr	r0, [r4, #0]
 800618a:	1821      	adds	r1, r4, r0
 800618c:	428b      	cmp	r3, r1
 800618e:	bf01      	itttt	eq
 8006190:	6819      	ldreq	r1, [r3, #0]
 8006192:	685b      	ldreq	r3, [r3, #4]
 8006194:	1809      	addeq	r1, r1, r0
 8006196:	6021      	streq	r1, [r4, #0]
 8006198:	e7ed      	b.n	8006176 <_free_r+0x1e>
 800619a:	461a      	mov	r2, r3
 800619c:	685b      	ldr	r3, [r3, #4]
 800619e:	b10b      	cbz	r3, 80061a4 <_free_r+0x4c>
 80061a0:	42a3      	cmp	r3, r4
 80061a2:	d9fa      	bls.n	800619a <_free_r+0x42>
 80061a4:	6811      	ldr	r1, [r2, #0]
 80061a6:	1850      	adds	r0, r2, r1
 80061a8:	42a0      	cmp	r0, r4
 80061aa:	d10b      	bne.n	80061c4 <_free_r+0x6c>
 80061ac:	6820      	ldr	r0, [r4, #0]
 80061ae:	4401      	add	r1, r0
 80061b0:	1850      	adds	r0, r2, r1
 80061b2:	4283      	cmp	r3, r0
 80061b4:	6011      	str	r1, [r2, #0]
 80061b6:	d1e0      	bne.n	800617a <_free_r+0x22>
 80061b8:	6818      	ldr	r0, [r3, #0]
 80061ba:	685b      	ldr	r3, [r3, #4]
 80061bc:	6053      	str	r3, [r2, #4]
 80061be:	4408      	add	r0, r1
 80061c0:	6010      	str	r0, [r2, #0]
 80061c2:	e7da      	b.n	800617a <_free_r+0x22>
 80061c4:	d902      	bls.n	80061cc <_free_r+0x74>
 80061c6:	230c      	movs	r3, #12
 80061c8:	602b      	str	r3, [r5, #0]
 80061ca:	e7d6      	b.n	800617a <_free_r+0x22>
 80061cc:	6820      	ldr	r0, [r4, #0]
 80061ce:	1821      	adds	r1, r4, r0
 80061d0:	428b      	cmp	r3, r1
 80061d2:	bf04      	itt	eq
 80061d4:	6819      	ldreq	r1, [r3, #0]
 80061d6:	685b      	ldreq	r3, [r3, #4]
 80061d8:	6063      	str	r3, [r4, #4]
 80061da:	bf04      	itt	eq
 80061dc:	1809      	addeq	r1, r1, r0
 80061de:	6021      	streq	r1, [r4, #0]
 80061e0:	6054      	str	r4, [r2, #4]
 80061e2:	e7ca      	b.n	800617a <_free_r+0x22>
 80061e4:	bd38      	pop	{r3, r4, r5, pc}
 80061e6:	bf00      	nop
 80061e8:	20000570 	.word	0x20000570

080061ec <malloc>:
 80061ec:	4b02      	ldr	r3, [pc, #8]	@ (80061f8 <malloc+0xc>)
 80061ee:	4601      	mov	r1, r0
 80061f0:	6818      	ldr	r0, [r3, #0]
 80061f2:	f000 b825 	b.w	8006240 <_malloc_r>
 80061f6:	bf00      	nop
 80061f8:	200000a8 	.word	0x200000a8

080061fc <sbrk_aligned>:
 80061fc:	b570      	push	{r4, r5, r6, lr}
 80061fe:	4e0f      	ldr	r6, [pc, #60]	@ (800623c <sbrk_aligned+0x40>)
 8006200:	460c      	mov	r4, r1
 8006202:	6831      	ldr	r1, [r6, #0]
 8006204:	4605      	mov	r5, r0
 8006206:	b911      	cbnz	r1, 800620e <sbrk_aligned+0x12>
 8006208:	f001 f80c 	bl	8007224 <_sbrk_r>
 800620c:	6030      	str	r0, [r6, #0]
 800620e:	4621      	mov	r1, r4
 8006210:	4628      	mov	r0, r5
 8006212:	f001 f807 	bl	8007224 <_sbrk_r>
 8006216:	1c43      	adds	r3, r0, #1
 8006218:	d103      	bne.n	8006222 <sbrk_aligned+0x26>
 800621a:	f04f 34ff 	mov.w	r4, #4294967295
 800621e:	4620      	mov	r0, r4
 8006220:	bd70      	pop	{r4, r5, r6, pc}
 8006222:	1cc4      	adds	r4, r0, #3
 8006224:	f024 0403 	bic.w	r4, r4, #3
 8006228:	42a0      	cmp	r0, r4
 800622a:	d0f8      	beq.n	800621e <sbrk_aligned+0x22>
 800622c:	1a21      	subs	r1, r4, r0
 800622e:	4628      	mov	r0, r5
 8006230:	f000 fff8 	bl	8007224 <_sbrk_r>
 8006234:	3001      	adds	r0, #1
 8006236:	d1f2      	bne.n	800621e <sbrk_aligned+0x22>
 8006238:	e7ef      	b.n	800621a <sbrk_aligned+0x1e>
 800623a:	bf00      	nop
 800623c:	2000056c 	.word	0x2000056c

08006240 <_malloc_r>:
 8006240:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006244:	1ccd      	adds	r5, r1, #3
 8006246:	f025 0503 	bic.w	r5, r5, #3
 800624a:	3508      	adds	r5, #8
 800624c:	2d0c      	cmp	r5, #12
 800624e:	bf38      	it	cc
 8006250:	250c      	movcc	r5, #12
 8006252:	2d00      	cmp	r5, #0
 8006254:	4606      	mov	r6, r0
 8006256:	db01      	blt.n	800625c <_malloc_r+0x1c>
 8006258:	42a9      	cmp	r1, r5
 800625a:	d904      	bls.n	8006266 <_malloc_r+0x26>
 800625c:	230c      	movs	r3, #12
 800625e:	6033      	str	r3, [r6, #0]
 8006260:	2000      	movs	r0, #0
 8006262:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006266:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800633c <_malloc_r+0xfc>
 800626a:	f000 f869 	bl	8006340 <__malloc_lock>
 800626e:	f8d8 3000 	ldr.w	r3, [r8]
 8006272:	461c      	mov	r4, r3
 8006274:	bb44      	cbnz	r4, 80062c8 <_malloc_r+0x88>
 8006276:	4629      	mov	r1, r5
 8006278:	4630      	mov	r0, r6
 800627a:	f7ff ffbf 	bl	80061fc <sbrk_aligned>
 800627e:	1c43      	adds	r3, r0, #1
 8006280:	4604      	mov	r4, r0
 8006282:	d158      	bne.n	8006336 <_malloc_r+0xf6>
 8006284:	f8d8 4000 	ldr.w	r4, [r8]
 8006288:	4627      	mov	r7, r4
 800628a:	2f00      	cmp	r7, #0
 800628c:	d143      	bne.n	8006316 <_malloc_r+0xd6>
 800628e:	2c00      	cmp	r4, #0
 8006290:	d04b      	beq.n	800632a <_malloc_r+0xea>
 8006292:	6823      	ldr	r3, [r4, #0]
 8006294:	4639      	mov	r1, r7
 8006296:	4630      	mov	r0, r6
 8006298:	eb04 0903 	add.w	r9, r4, r3
 800629c:	f000 ffc2 	bl	8007224 <_sbrk_r>
 80062a0:	4581      	cmp	r9, r0
 80062a2:	d142      	bne.n	800632a <_malloc_r+0xea>
 80062a4:	6821      	ldr	r1, [r4, #0]
 80062a6:	1a6d      	subs	r5, r5, r1
 80062a8:	4629      	mov	r1, r5
 80062aa:	4630      	mov	r0, r6
 80062ac:	f7ff ffa6 	bl	80061fc <sbrk_aligned>
 80062b0:	3001      	adds	r0, #1
 80062b2:	d03a      	beq.n	800632a <_malloc_r+0xea>
 80062b4:	6823      	ldr	r3, [r4, #0]
 80062b6:	442b      	add	r3, r5
 80062b8:	6023      	str	r3, [r4, #0]
 80062ba:	f8d8 3000 	ldr.w	r3, [r8]
 80062be:	685a      	ldr	r2, [r3, #4]
 80062c0:	bb62      	cbnz	r2, 800631c <_malloc_r+0xdc>
 80062c2:	f8c8 7000 	str.w	r7, [r8]
 80062c6:	e00f      	b.n	80062e8 <_malloc_r+0xa8>
 80062c8:	6822      	ldr	r2, [r4, #0]
 80062ca:	1b52      	subs	r2, r2, r5
 80062cc:	d420      	bmi.n	8006310 <_malloc_r+0xd0>
 80062ce:	2a0b      	cmp	r2, #11
 80062d0:	d917      	bls.n	8006302 <_malloc_r+0xc2>
 80062d2:	1961      	adds	r1, r4, r5
 80062d4:	42a3      	cmp	r3, r4
 80062d6:	6025      	str	r5, [r4, #0]
 80062d8:	bf18      	it	ne
 80062da:	6059      	strne	r1, [r3, #4]
 80062dc:	6863      	ldr	r3, [r4, #4]
 80062de:	bf08      	it	eq
 80062e0:	f8c8 1000 	streq.w	r1, [r8]
 80062e4:	5162      	str	r2, [r4, r5]
 80062e6:	604b      	str	r3, [r1, #4]
 80062e8:	4630      	mov	r0, r6
 80062ea:	f000 f82f 	bl	800634c <__malloc_unlock>
 80062ee:	f104 000b 	add.w	r0, r4, #11
 80062f2:	1d23      	adds	r3, r4, #4
 80062f4:	f020 0007 	bic.w	r0, r0, #7
 80062f8:	1ac2      	subs	r2, r0, r3
 80062fa:	bf1c      	itt	ne
 80062fc:	1a1b      	subne	r3, r3, r0
 80062fe:	50a3      	strne	r3, [r4, r2]
 8006300:	e7af      	b.n	8006262 <_malloc_r+0x22>
 8006302:	6862      	ldr	r2, [r4, #4]
 8006304:	42a3      	cmp	r3, r4
 8006306:	bf0c      	ite	eq
 8006308:	f8c8 2000 	streq.w	r2, [r8]
 800630c:	605a      	strne	r2, [r3, #4]
 800630e:	e7eb      	b.n	80062e8 <_malloc_r+0xa8>
 8006310:	4623      	mov	r3, r4
 8006312:	6864      	ldr	r4, [r4, #4]
 8006314:	e7ae      	b.n	8006274 <_malloc_r+0x34>
 8006316:	463c      	mov	r4, r7
 8006318:	687f      	ldr	r7, [r7, #4]
 800631a:	e7b6      	b.n	800628a <_malloc_r+0x4a>
 800631c:	461a      	mov	r2, r3
 800631e:	685b      	ldr	r3, [r3, #4]
 8006320:	42a3      	cmp	r3, r4
 8006322:	d1fb      	bne.n	800631c <_malloc_r+0xdc>
 8006324:	2300      	movs	r3, #0
 8006326:	6053      	str	r3, [r2, #4]
 8006328:	e7de      	b.n	80062e8 <_malloc_r+0xa8>
 800632a:	230c      	movs	r3, #12
 800632c:	6033      	str	r3, [r6, #0]
 800632e:	4630      	mov	r0, r6
 8006330:	f000 f80c 	bl	800634c <__malloc_unlock>
 8006334:	e794      	b.n	8006260 <_malloc_r+0x20>
 8006336:	6005      	str	r5, [r0, #0]
 8006338:	e7d6      	b.n	80062e8 <_malloc_r+0xa8>
 800633a:	bf00      	nop
 800633c:	20000570 	.word	0x20000570

08006340 <__malloc_lock>:
 8006340:	4801      	ldr	r0, [pc, #4]	@ (8006348 <__malloc_lock+0x8>)
 8006342:	f7ff b8ba 	b.w	80054ba <__retarget_lock_acquire_recursive>
 8006346:	bf00      	nop
 8006348:	20000568 	.word	0x20000568

0800634c <__malloc_unlock>:
 800634c:	4801      	ldr	r0, [pc, #4]	@ (8006354 <__malloc_unlock+0x8>)
 800634e:	f7ff b8b5 	b.w	80054bc <__retarget_lock_release_recursive>
 8006352:	bf00      	nop
 8006354:	20000568 	.word	0x20000568

08006358 <_Balloc>:
 8006358:	b570      	push	{r4, r5, r6, lr}
 800635a:	69c6      	ldr	r6, [r0, #28]
 800635c:	4604      	mov	r4, r0
 800635e:	460d      	mov	r5, r1
 8006360:	b976      	cbnz	r6, 8006380 <_Balloc+0x28>
 8006362:	2010      	movs	r0, #16
 8006364:	f7ff ff42 	bl	80061ec <malloc>
 8006368:	4602      	mov	r2, r0
 800636a:	61e0      	str	r0, [r4, #28]
 800636c:	b920      	cbnz	r0, 8006378 <_Balloc+0x20>
 800636e:	4b18      	ldr	r3, [pc, #96]	@ (80063d0 <_Balloc+0x78>)
 8006370:	4818      	ldr	r0, [pc, #96]	@ (80063d4 <_Balloc+0x7c>)
 8006372:	216b      	movs	r1, #107	@ 0x6b
 8006374:	f000 ff74 	bl	8007260 <__assert_func>
 8006378:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800637c:	6006      	str	r6, [r0, #0]
 800637e:	60c6      	str	r6, [r0, #12]
 8006380:	69e6      	ldr	r6, [r4, #28]
 8006382:	68f3      	ldr	r3, [r6, #12]
 8006384:	b183      	cbz	r3, 80063a8 <_Balloc+0x50>
 8006386:	69e3      	ldr	r3, [r4, #28]
 8006388:	68db      	ldr	r3, [r3, #12]
 800638a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800638e:	b9b8      	cbnz	r0, 80063c0 <_Balloc+0x68>
 8006390:	2101      	movs	r1, #1
 8006392:	fa01 f605 	lsl.w	r6, r1, r5
 8006396:	1d72      	adds	r2, r6, #5
 8006398:	0092      	lsls	r2, r2, #2
 800639a:	4620      	mov	r0, r4
 800639c:	f000 ff7e 	bl	800729c <_calloc_r>
 80063a0:	b160      	cbz	r0, 80063bc <_Balloc+0x64>
 80063a2:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80063a6:	e00e      	b.n	80063c6 <_Balloc+0x6e>
 80063a8:	2221      	movs	r2, #33	@ 0x21
 80063aa:	2104      	movs	r1, #4
 80063ac:	4620      	mov	r0, r4
 80063ae:	f000 ff75 	bl	800729c <_calloc_r>
 80063b2:	69e3      	ldr	r3, [r4, #28]
 80063b4:	60f0      	str	r0, [r6, #12]
 80063b6:	68db      	ldr	r3, [r3, #12]
 80063b8:	2b00      	cmp	r3, #0
 80063ba:	d1e4      	bne.n	8006386 <_Balloc+0x2e>
 80063bc:	2000      	movs	r0, #0
 80063be:	bd70      	pop	{r4, r5, r6, pc}
 80063c0:	6802      	ldr	r2, [r0, #0]
 80063c2:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80063c6:	2300      	movs	r3, #0
 80063c8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80063cc:	e7f7      	b.n	80063be <_Balloc+0x66>
 80063ce:	bf00      	nop
 80063d0:	08007c25 	.word	0x08007c25
 80063d4:	08007ca5 	.word	0x08007ca5

080063d8 <_Bfree>:
 80063d8:	b570      	push	{r4, r5, r6, lr}
 80063da:	69c6      	ldr	r6, [r0, #28]
 80063dc:	4605      	mov	r5, r0
 80063de:	460c      	mov	r4, r1
 80063e0:	b976      	cbnz	r6, 8006400 <_Bfree+0x28>
 80063e2:	2010      	movs	r0, #16
 80063e4:	f7ff ff02 	bl	80061ec <malloc>
 80063e8:	4602      	mov	r2, r0
 80063ea:	61e8      	str	r0, [r5, #28]
 80063ec:	b920      	cbnz	r0, 80063f8 <_Bfree+0x20>
 80063ee:	4b09      	ldr	r3, [pc, #36]	@ (8006414 <_Bfree+0x3c>)
 80063f0:	4809      	ldr	r0, [pc, #36]	@ (8006418 <_Bfree+0x40>)
 80063f2:	218f      	movs	r1, #143	@ 0x8f
 80063f4:	f000 ff34 	bl	8007260 <__assert_func>
 80063f8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80063fc:	6006      	str	r6, [r0, #0]
 80063fe:	60c6      	str	r6, [r0, #12]
 8006400:	b13c      	cbz	r4, 8006412 <_Bfree+0x3a>
 8006402:	69eb      	ldr	r3, [r5, #28]
 8006404:	6862      	ldr	r2, [r4, #4]
 8006406:	68db      	ldr	r3, [r3, #12]
 8006408:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800640c:	6021      	str	r1, [r4, #0]
 800640e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8006412:	bd70      	pop	{r4, r5, r6, pc}
 8006414:	08007c25 	.word	0x08007c25
 8006418:	08007ca5 	.word	0x08007ca5

0800641c <__multadd>:
 800641c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006420:	690d      	ldr	r5, [r1, #16]
 8006422:	4607      	mov	r7, r0
 8006424:	460c      	mov	r4, r1
 8006426:	461e      	mov	r6, r3
 8006428:	f101 0c14 	add.w	ip, r1, #20
 800642c:	2000      	movs	r0, #0
 800642e:	f8dc 3000 	ldr.w	r3, [ip]
 8006432:	b299      	uxth	r1, r3
 8006434:	fb02 6101 	mla	r1, r2, r1, r6
 8006438:	0c1e      	lsrs	r6, r3, #16
 800643a:	0c0b      	lsrs	r3, r1, #16
 800643c:	fb02 3306 	mla	r3, r2, r6, r3
 8006440:	b289      	uxth	r1, r1
 8006442:	3001      	adds	r0, #1
 8006444:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8006448:	4285      	cmp	r5, r0
 800644a:	f84c 1b04 	str.w	r1, [ip], #4
 800644e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8006452:	dcec      	bgt.n	800642e <__multadd+0x12>
 8006454:	b30e      	cbz	r6, 800649a <__multadd+0x7e>
 8006456:	68a3      	ldr	r3, [r4, #8]
 8006458:	42ab      	cmp	r3, r5
 800645a:	dc19      	bgt.n	8006490 <__multadd+0x74>
 800645c:	6861      	ldr	r1, [r4, #4]
 800645e:	4638      	mov	r0, r7
 8006460:	3101      	adds	r1, #1
 8006462:	f7ff ff79 	bl	8006358 <_Balloc>
 8006466:	4680      	mov	r8, r0
 8006468:	b928      	cbnz	r0, 8006476 <__multadd+0x5a>
 800646a:	4602      	mov	r2, r0
 800646c:	4b0c      	ldr	r3, [pc, #48]	@ (80064a0 <__multadd+0x84>)
 800646e:	480d      	ldr	r0, [pc, #52]	@ (80064a4 <__multadd+0x88>)
 8006470:	21ba      	movs	r1, #186	@ 0xba
 8006472:	f000 fef5 	bl	8007260 <__assert_func>
 8006476:	6922      	ldr	r2, [r4, #16]
 8006478:	3202      	adds	r2, #2
 800647a:	f104 010c 	add.w	r1, r4, #12
 800647e:	0092      	lsls	r2, r2, #2
 8006480:	300c      	adds	r0, #12
 8006482:	f000 fedf 	bl	8007244 <memcpy>
 8006486:	4621      	mov	r1, r4
 8006488:	4638      	mov	r0, r7
 800648a:	f7ff ffa5 	bl	80063d8 <_Bfree>
 800648e:	4644      	mov	r4, r8
 8006490:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8006494:	3501      	adds	r5, #1
 8006496:	615e      	str	r6, [r3, #20]
 8006498:	6125      	str	r5, [r4, #16]
 800649a:	4620      	mov	r0, r4
 800649c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80064a0:	08007c94 	.word	0x08007c94
 80064a4:	08007ca5 	.word	0x08007ca5

080064a8 <__hi0bits>:
 80064a8:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 80064ac:	4603      	mov	r3, r0
 80064ae:	bf36      	itet	cc
 80064b0:	0403      	lslcc	r3, r0, #16
 80064b2:	2000      	movcs	r0, #0
 80064b4:	2010      	movcc	r0, #16
 80064b6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80064ba:	bf3c      	itt	cc
 80064bc:	021b      	lslcc	r3, r3, #8
 80064be:	3008      	addcc	r0, #8
 80064c0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80064c4:	bf3c      	itt	cc
 80064c6:	011b      	lslcc	r3, r3, #4
 80064c8:	3004      	addcc	r0, #4
 80064ca:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80064ce:	bf3c      	itt	cc
 80064d0:	009b      	lslcc	r3, r3, #2
 80064d2:	3002      	addcc	r0, #2
 80064d4:	2b00      	cmp	r3, #0
 80064d6:	db05      	blt.n	80064e4 <__hi0bits+0x3c>
 80064d8:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 80064dc:	f100 0001 	add.w	r0, r0, #1
 80064e0:	bf08      	it	eq
 80064e2:	2020      	moveq	r0, #32
 80064e4:	4770      	bx	lr

080064e6 <__lo0bits>:
 80064e6:	6803      	ldr	r3, [r0, #0]
 80064e8:	4602      	mov	r2, r0
 80064ea:	f013 0007 	ands.w	r0, r3, #7
 80064ee:	d00b      	beq.n	8006508 <__lo0bits+0x22>
 80064f0:	07d9      	lsls	r1, r3, #31
 80064f2:	d421      	bmi.n	8006538 <__lo0bits+0x52>
 80064f4:	0798      	lsls	r0, r3, #30
 80064f6:	bf49      	itett	mi
 80064f8:	085b      	lsrmi	r3, r3, #1
 80064fa:	089b      	lsrpl	r3, r3, #2
 80064fc:	2001      	movmi	r0, #1
 80064fe:	6013      	strmi	r3, [r2, #0]
 8006500:	bf5c      	itt	pl
 8006502:	6013      	strpl	r3, [r2, #0]
 8006504:	2002      	movpl	r0, #2
 8006506:	4770      	bx	lr
 8006508:	b299      	uxth	r1, r3
 800650a:	b909      	cbnz	r1, 8006510 <__lo0bits+0x2a>
 800650c:	0c1b      	lsrs	r3, r3, #16
 800650e:	2010      	movs	r0, #16
 8006510:	b2d9      	uxtb	r1, r3
 8006512:	b909      	cbnz	r1, 8006518 <__lo0bits+0x32>
 8006514:	3008      	adds	r0, #8
 8006516:	0a1b      	lsrs	r3, r3, #8
 8006518:	0719      	lsls	r1, r3, #28
 800651a:	bf04      	itt	eq
 800651c:	091b      	lsreq	r3, r3, #4
 800651e:	3004      	addeq	r0, #4
 8006520:	0799      	lsls	r1, r3, #30
 8006522:	bf04      	itt	eq
 8006524:	089b      	lsreq	r3, r3, #2
 8006526:	3002      	addeq	r0, #2
 8006528:	07d9      	lsls	r1, r3, #31
 800652a:	d403      	bmi.n	8006534 <__lo0bits+0x4e>
 800652c:	085b      	lsrs	r3, r3, #1
 800652e:	f100 0001 	add.w	r0, r0, #1
 8006532:	d003      	beq.n	800653c <__lo0bits+0x56>
 8006534:	6013      	str	r3, [r2, #0]
 8006536:	4770      	bx	lr
 8006538:	2000      	movs	r0, #0
 800653a:	4770      	bx	lr
 800653c:	2020      	movs	r0, #32
 800653e:	4770      	bx	lr

08006540 <__i2b>:
 8006540:	b510      	push	{r4, lr}
 8006542:	460c      	mov	r4, r1
 8006544:	2101      	movs	r1, #1
 8006546:	f7ff ff07 	bl	8006358 <_Balloc>
 800654a:	4602      	mov	r2, r0
 800654c:	b928      	cbnz	r0, 800655a <__i2b+0x1a>
 800654e:	4b05      	ldr	r3, [pc, #20]	@ (8006564 <__i2b+0x24>)
 8006550:	4805      	ldr	r0, [pc, #20]	@ (8006568 <__i2b+0x28>)
 8006552:	f240 1145 	movw	r1, #325	@ 0x145
 8006556:	f000 fe83 	bl	8007260 <__assert_func>
 800655a:	2301      	movs	r3, #1
 800655c:	6144      	str	r4, [r0, #20]
 800655e:	6103      	str	r3, [r0, #16]
 8006560:	bd10      	pop	{r4, pc}
 8006562:	bf00      	nop
 8006564:	08007c94 	.word	0x08007c94
 8006568:	08007ca5 	.word	0x08007ca5

0800656c <__multiply>:
 800656c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006570:	4614      	mov	r4, r2
 8006572:	690a      	ldr	r2, [r1, #16]
 8006574:	6923      	ldr	r3, [r4, #16]
 8006576:	429a      	cmp	r2, r3
 8006578:	bfa8      	it	ge
 800657a:	4623      	movge	r3, r4
 800657c:	460f      	mov	r7, r1
 800657e:	bfa4      	itt	ge
 8006580:	460c      	movge	r4, r1
 8006582:	461f      	movge	r7, r3
 8006584:	f8d4 a010 	ldr.w	sl, [r4, #16]
 8006588:	f8d7 9010 	ldr.w	r9, [r7, #16]
 800658c:	68a3      	ldr	r3, [r4, #8]
 800658e:	6861      	ldr	r1, [r4, #4]
 8006590:	eb0a 0609 	add.w	r6, sl, r9
 8006594:	42b3      	cmp	r3, r6
 8006596:	b085      	sub	sp, #20
 8006598:	bfb8      	it	lt
 800659a:	3101      	addlt	r1, #1
 800659c:	f7ff fedc 	bl	8006358 <_Balloc>
 80065a0:	b930      	cbnz	r0, 80065b0 <__multiply+0x44>
 80065a2:	4602      	mov	r2, r0
 80065a4:	4b44      	ldr	r3, [pc, #272]	@ (80066b8 <__multiply+0x14c>)
 80065a6:	4845      	ldr	r0, [pc, #276]	@ (80066bc <__multiply+0x150>)
 80065a8:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 80065ac:	f000 fe58 	bl	8007260 <__assert_func>
 80065b0:	f100 0514 	add.w	r5, r0, #20
 80065b4:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 80065b8:	462b      	mov	r3, r5
 80065ba:	2200      	movs	r2, #0
 80065bc:	4543      	cmp	r3, r8
 80065be:	d321      	bcc.n	8006604 <__multiply+0x98>
 80065c0:	f107 0114 	add.w	r1, r7, #20
 80065c4:	f104 0214 	add.w	r2, r4, #20
 80065c8:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 80065cc:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 80065d0:	9302      	str	r3, [sp, #8]
 80065d2:	1b13      	subs	r3, r2, r4
 80065d4:	3b15      	subs	r3, #21
 80065d6:	f023 0303 	bic.w	r3, r3, #3
 80065da:	3304      	adds	r3, #4
 80065dc:	f104 0715 	add.w	r7, r4, #21
 80065e0:	42ba      	cmp	r2, r7
 80065e2:	bf38      	it	cc
 80065e4:	2304      	movcc	r3, #4
 80065e6:	9301      	str	r3, [sp, #4]
 80065e8:	9b02      	ldr	r3, [sp, #8]
 80065ea:	9103      	str	r1, [sp, #12]
 80065ec:	428b      	cmp	r3, r1
 80065ee:	d80c      	bhi.n	800660a <__multiply+0x9e>
 80065f0:	2e00      	cmp	r6, #0
 80065f2:	dd03      	ble.n	80065fc <__multiply+0x90>
 80065f4:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80065f8:	2b00      	cmp	r3, #0
 80065fa:	d05b      	beq.n	80066b4 <__multiply+0x148>
 80065fc:	6106      	str	r6, [r0, #16]
 80065fe:	b005      	add	sp, #20
 8006600:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006604:	f843 2b04 	str.w	r2, [r3], #4
 8006608:	e7d8      	b.n	80065bc <__multiply+0x50>
 800660a:	f8b1 a000 	ldrh.w	sl, [r1]
 800660e:	f1ba 0f00 	cmp.w	sl, #0
 8006612:	d024      	beq.n	800665e <__multiply+0xf2>
 8006614:	f104 0e14 	add.w	lr, r4, #20
 8006618:	46a9      	mov	r9, r5
 800661a:	f04f 0c00 	mov.w	ip, #0
 800661e:	f85e 7b04 	ldr.w	r7, [lr], #4
 8006622:	f8d9 3000 	ldr.w	r3, [r9]
 8006626:	fa1f fb87 	uxth.w	fp, r7
 800662a:	b29b      	uxth	r3, r3
 800662c:	fb0a 330b 	mla	r3, sl, fp, r3
 8006630:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 8006634:	f8d9 7000 	ldr.w	r7, [r9]
 8006638:	4463      	add	r3, ip
 800663a:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800663e:	fb0a c70b 	mla	r7, sl, fp, ip
 8006642:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 8006646:	b29b      	uxth	r3, r3
 8006648:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800664c:	4572      	cmp	r2, lr
 800664e:	f849 3b04 	str.w	r3, [r9], #4
 8006652:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8006656:	d8e2      	bhi.n	800661e <__multiply+0xb2>
 8006658:	9b01      	ldr	r3, [sp, #4]
 800665a:	f845 c003 	str.w	ip, [r5, r3]
 800665e:	9b03      	ldr	r3, [sp, #12]
 8006660:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8006664:	3104      	adds	r1, #4
 8006666:	f1b9 0f00 	cmp.w	r9, #0
 800666a:	d021      	beq.n	80066b0 <__multiply+0x144>
 800666c:	682b      	ldr	r3, [r5, #0]
 800666e:	f104 0c14 	add.w	ip, r4, #20
 8006672:	46ae      	mov	lr, r5
 8006674:	f04f 0a00 	mov.w	sl, #0
 8006678:	f8bc b000 	ldrh.w	fp, [ip]
 800667c:	f8be 7002 	ldrh.w	r7, [lr, #2]
 8006680:	fb09 770b 	mla	r7, r9, fp, r7
 8006684:	4457      	add	r7, sl
 8006686:	b29b      	uxth	r3, r3
 8006688:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800668c:	f84e 3b04 	str.w	r3, [lr], #4
 8006690:	f85c 3b04 	ldr.w	r3, [ip], #4
 8006694:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8006698:	f8be 3000 	ldrh.w	r3, [lr]
 800669c:	fb09 330a 	mla	r3, r9, sl, r3
 80066a0:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 80066a4:	4562      	cmp	r2, ip
 80066a6:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80066aa:	d8e5      	bhi.n	8006678 <__multiply+0x10c>
 80066ac:	9f01      	ldr	r7, [sp, #4]
 80066ae:	51eb      	str	r3, [r5, r7]
 80066b0:	3504      	adds	r5, #4
 80066b2:	e799      	b.n	80065e8 <__multiply+0x7c>
 80066b4:	3e01      	subs	r6, #1
 80066b6:	e79b      	b.n	80065f0 <__multiply+0x84>
 80066b8:	08007c94 	.word	0x08007c94
 80066bc:	08007ca5 	.word	0x08007ca5

080066c0 <__pow5mult>:
 80066c0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80066c4:	4615      	mov	r5, r2
 80066c6:	f012 0203 	ands.w	r2, r2, #3
 80066ca:	4607      	mov	r7, r0
 80066cc:	460e      	mov	r6, r1
 80066ce:	d007      	beq.n	80066e0 <__pow5mult+0x20>
 80066d0:	4c25      	ldr	r4, [pc, #148]	@ (8006768 <__pow5mult+0xa8>)
 80066d2:	3a01      	subs	r2, #1
 80066d4:	2300      	movs	r3, #0
 80066d6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80066da:	f7ff fe9f 	bl	800641c <__multadd>
 80066de:	4606      	mov	r6, r0
 80066e0:	10ad      	asrs	r5, r5, #2
 80066e2:	d03d      	beq.n	8006760 <__pow5mult+0xa0>
 80066e4:	69fc      	ldr	r4, [r7, #28]
 80066e6:	b97c      	cbnz	r4, 8006708 <__pow5mult+0x48>
 80066e8:	2010      	movs	r0, #16
 80066ea:	f7ff fd7f 	bl	80061ec <malloc>
 80066ee:	4602      	mov	r2, r0
 80066f0:	61f8      	str	r0, [r7, #28]
 80066f2:	b928      	cbnz	r0, 8006700 <__pow5mult+0x40>
 80066f4:	4b1d      	ldr	r3, [pc, #116]	@ (800676c <__pow5mult+0xac>)
 80066f6:	481e      	ldr	r0, [pc, #120]	@ (8006770 <__pow5mult+0xb0>)
 80066f8:	f240 11b3 	movw	r1, #435	@ 0x1b3
 80066fc:	f000 fdb0 	bl	8007260 <__assert_func>
 8006700:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8006704:	6004      	str	r4, [r0, #0]
 8006706:	60c4      	str	r4, [r0, #12]
 8006708:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800670c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8006710:	b94c      	cbnz	r4, 8006726 <__pow5mult+0x66>
 8006712:	f240 2171 	movw	r1, #625	@ 0x271
 8006716:	4638      	mov	r0, r7
 8006718:	f7ff ff12 	bl	8006540 <__i2b>
 800671c:	2300      	movs	r3, #0
 800671e:	f8c8 0008 	str.w	r0, [r8, #8]
 8006722:	4604      	mov	r4, r0
 8006724:	6003      	str	r3, [r0, #0]
 8006726:	f04f 0900 	mov.w	r9, #0
 800672a:	07eb      	lsls	r3, r5, #31
 800672c:	d50a      	bpl.n	8006744 <__pow5mult+0x84>
 800672e:	4631      	mov	r1, r6
 8006730:	4622      	mov	r2, r4
 8006732:	4638      	mov	r0, r7
 8006734:	f7ff ff1a 	bl	800656c <__multiply>
 8006738:	4631      	mov	r1, r6
 800673a:	4680      	mov	r8, r0
 800673c:	4638      	mov	r0, r7
 800673e:	f7ff fe4b 	bl	80063d8 <_Bfree>
 8006742:	4646      	mov	r6, r8
 8006744:	106d      	asrs	r5, r5, #1
 8006746:	d00b      	beq.n	8006760 <__pow5mult+0xa0>
 8006748:	6820      	ldr	r0, [r4, #0]
 800674a:	b938      	cbnz	r0, 800675c <__pow5mult+0x9c>
 800674c:	4622      	mov	r2, r4
 800674e:	4621      	mov	r1, r4
 8006750:	4638      	mov	r0, r7
 8006752:	f7ff ff0b 	bl	800656c <__multiply>
 8006756:	6020      	str	r0, [r4, #0]
 8006758:	f8c0 9000 	str.w	r9, [r0]
 800675c:	4604      	mov	r4, r0
 800675e:	e7e4      	b.n	800672a <__pow5mult+0x6a>
 8006760:	4630      	mov	r0, r6
 8006762:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006766:	bf00      	nop
 8006768:	08007d00 	.word	0x08007d00
 800676c:	08007c25 	.word	0x08007c25
 8006770:	08007ca5 	.word	0x08007ca5

08006774 <__lshift>:
 8006774:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006778:	460c      	mov	r4, r1
 800677a:	6849      	ldr	r1, [r1, #4]
 800677c:	6923      	ldr	r3, [r4, #16]
 800677e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8006782:	68a3      	ldr	r3, [r4, #8]
 8006784:	4607      	mov	r7, r0
 8006786:	4691      	mov	r9, r2
 8006788:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800678c:	f108 0601 	add.w	r6, r8, #1
 8006790:	42b3      	cmp	r3, r6
 8006792:	db0b      	blt.n	80067ac <__lshift+0x38>
 8006794:	4638      	mov	r0, r7
 8006796:	f7ff fddf 	bl	8006358 <_Balloc>
 800679a:	4605      	mov	r5, r0
 800679c:	b948      	cbnz	r0, 80067b2 <__lshift+0x3e>
 800679e:	4602      	mov	r2, r0
 80067a0:	4b28      	ldr	r3, [pc, #160]	@ (8006844 <__lshift+0xd0>)
 80067a2:	4829      	ldr	r0, [pc, #164]	@ (8006848 <__lshift+0xd4>)
 80067a4:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 80067a8:	f000 fd5a 	bl	8007260 <__assert_func>
 80067ac:	3101      	adds	r1, #1
 80067ae:	005b      	lsls	r3, r3, #1
 80067b0:	e7ee      	b.n	8006790 <__lshift+0x1c>
 80067b2:	2300      	movs	r3, #0
 80067b4:	f100 0114 	add.w	r1, r0, #20
 80067b8:	f100 0210 	add.w	r2, r0, #16
 80067bc:	4618      	mov	r0, r3
 80067be:	4553      	cmp	r3, sl
 80067c0:	db33      	blt.n	800682a <__lshift+0xb6>
 80067c2:	6920      	ldr	r0, [r4, #16]
 80067c4:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80067c8:	f104 0314 	add.w	r3, r4, #20
 80067cc:	f019 091f 	ands.w	r9, r9, #31
 80067d0:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80067d4:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80067d8:	d02b      	beq.n	8006832 <__lshift+0xbe>
 80067da:	f1c9 0e20 	rsb	lr, r9, #32
 80067de:	468a      	mov	sl, r1
 80067e0:	2200      	movs	r2, #0
 80067e2:	6818      	ldr	r0, [r3, #0]
 80067e4:	fa00 f009 	lsl.w	r0, r0, r9
 80067e8:	4310      	orrs	r0, r2
 80067ea:	f84a 0b04 	str.w	r0, [sl], #4
 80067ee:	f853 2b04 	ldr.w	r2, [r3], #4
 80067f2:	459c      	cmp	ip, r3
 80067f4:	fa22 f20e 	lsr.w	r2, r2, lr
 80067f8:	d8f3      	bhi.n	80067e2 <__lshift+0x6e>
 80067fa:	ebac 0304 	sub.w	r3, ip, r4
 80067fe:	3b15      	subs	r3, #21
 8006800:	f023 0303 	bic.w	r3, r3, #3
 8006804:	3304      	adds	r3, #4
 8006806:	f104 0015 	add.w	r0, r4, #21
 800680a:	4584      	cmp	ip, r0
 800680c:	bf38      	it	cc
 800680e:	2304      	movcc	r3, #4
 8006810:	50ca      	str	r2, [r1, r3]
 8006812:	b10a      	cbz	r2, 8006818 <__lshift+0xa4>
 8006814:	f108 0602 	add.w	r6, r8, #2
 8006818:	3e01      	subs	r6, #1
 800681a:	4638      	mov	r0, r7
 800681c:	612e      	str	r6, [r5, #16]
 800681e:	4621      	mov	r1, r4
 8006820:	f7ff fdda 	bl	80063d8 <_Bfree>
 8006824:	4628      	mov	r0, r5
 8006826:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800682a:	f842 0f04 	str.w	r0, [r2, #4]!
 800682e:	3301      	adds	r3, #1
 8006830:	e7c5      	b.n	80067be <__lshift+0x4a>
 8006832:	3904      	subs	r1, #4
 8006834:	f853 2b04 	ldr.w	r2, [r3], #4
 8006838:	f841 2f04 	str.w	r2, [r1, #4]!
 800683c:	459c      	cmp	ip, r3
 800683e:	d8f9      	bhi.n	8006834 <__lshift+0xc0>
 8006840:	e7ea      	b.n	8006818 <__lshift+0xa4>
 8006842:	bf00      	nop
 8006844:	08007c94 	.word	0x08007c94
 8006848:	08007ca5 	.word	0x08007ca5

0800684c <__mcmp>:
 800684c:	690a      	ldr	r2, [r1, #16]
 800684e:	4603      	mov	r3, r0
 8006850:	6900      	ldr	r0, [r0, #16]
 8006852:	1a80      	subs	r0, r0, r2
 8006854:	b530      	push	{r4, r5, lr}
 8006856:	d10e      	bne.n	8006876 <__mcmp+0x2a>
 8006858:	3314      	adds	r3, #20
 800685a:	3114      	adds	r1, #20
 800685c:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8006860:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8006864:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8006868:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800686c:	4295      	cmp	r5, r2
 800686e:	d003      	beq.n	8006878 <__mcmp+0x2c>
 8006870:	d205      	bcs.n	800687e <__mcmp+0x32>
 8006872:	f04f 30ff 	mov.w	r0, #4294967295
 8006876:	bd30      	pop	{r4, r5, pc}
 8006878:	42a3      	cmp	r3, r4
 800687a:	d3f3      	bcc.n	8006864 <__mcmp+0x18>
 800687c:	e7fb      	b.n	8006876 <__mcmp+0x2a>
 800687e:	2001      	movs	r0, #1
 8006880:	e7f9      	b.n	8006876 <__mcmp+0x2a>
	...

08006884 <__mdiff>:
 8006884:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006888:	4689      	mov	r9, r1
 800688a:	4606      	mov	r6, r0
 800688c:	4611      	mov	r1, r2
 800688e:	4648      	mov	r0, r9
 8006890:	4614      	mov	r4, r2
 8006892:	f7ff ffdb 	bl	800684c <__mcmp>
 8006896:	1e05      	subs	r5, r0, #0
 8006898:	d112      	bne.n	80068c0 <__mdiff+0x3c>
 800689a:	4629      	mov	r1, r5
 800689c:	4630      	mov	r0, r6
 800689e:	f7ff fd5b 	bl	8006358 <_Balloc>
 80068a2:	4602      	mov	r2, r0
 80068a4:	b928      	cbnz	r0, 80068b2 <__mdiff+0x2e>
 80068a6:	4b3f      	ldr	r3, [pc, #252]	@ (80069a4 <__mdiff+0x120>)
 80068a8:	f240 2137 	movw	r1, #567	@ 0x237
 80068ac:	483e      	ldr	r0, [pc, #248]	@ (80069a8 <__mdiff+0x124>)
 80068ae:	f000 fcd7 	bl	8007260 <__assert_func>
 80068b2:	2301      	movs	r3, #1
 80068b4:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80068b8:	4610      	mov	r0, r2
 80068ba:	b003      	add	sp, #12
 80068bc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80068c0:	bfbc      	itt	lt
 80068c2:	464b      	movlt	r3, r9
 80068c4:	46a1      	movlt	r9, r4
 80068c6:	4630      	mov	r0, r6
 80068c8:	f8d9 1004 	ldr.w	r1, [r9, #4]
 80068cc:	bfba      	itte	lt
 80068ce:	461c      	movlt	r4, r3
 80068d0:	2501      	movlt	r5, #1
 80068d2:	2500      	movge	r5, #0
 80068d4:	f7ff fd40 	bl	8006358 <_Balloc>
 80068d8:	4602      	mov	r2, r0
 80068da:	b918      	cbnz	r0, 80068e4 <__mdiff+0x60>
 80068dc:	4b31      	ldr	r3, [pc, #196]	@ (80069a4 <__mdiff+0x120>)
 80068de:	f240 2145 	movw	r1, #581	@ 0x245
 80068e2:	e7e3      	b.n	80068ac <__mdiff+0x28>
 80068e4:	f8d9 7010 	ldr.w	r7, [r9, #16]
 80068e8:	6926      	ldr	r6, [r4, #16]
 80068ea:	60c5      	str	r5, [r0, #12]
 80068ec:	f109 0310 	add.w	r3, r9, #16
 80068f0:	f109 0514 	add.w	r5, r9, #20
 80068f4:	f104 0e14 	add.w	lr, r4, #20
 80068f8:	f100 0b14 	add.w	fp, r0, #20
 80068fc:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8006900:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8006904:	9301      	str	r3, [sp, #4]
 8006906:	46d9      	mov	r9, fp
 8006908:	f04f 0c00 	mov.w	ip, #0
 800690c:	9b01      	ldr	r3, [sp, #4]
 800690e:	f85e 0b04 	ldr.w	r0, [lr], #4
 8006912:	f853 af04 	ldr.w	sl, [r3, #4]!
 8006916:	9301      	str	r3, [sp, #4]
 8006918:	fa1f f38a 	uxth.w	r3, sl
 800691c:	4619      	mov	r1, r3
 800691e:	b283      	uxth	r3, r0
 8006920:	1acb      	subs	r3, r1, r3
 8006922:	0c00      	lsrs	r0, r0, #16
 8006924:	4463      	add	r3, ip
 8006926:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800692a:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800692e:	b29b      	uxth	r3, r3
 8006930:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8006934:	4576      	cmp	r6, lr
 8006936:	f849 3b04 	str.w	r3, [r9], #4
 800693a:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800693e:	d8e5      	bhi.n	800690c <__mdiff+0x88>
 8006940:	1b33      	subs	r3, r6, r4
 8006942:	3b15      	subs	r3, #21
 8006944:	f023 0303 	bic.w	r3, r3, #3
 8006948:	3415      	adds	r4, #21
 800694a:	3304      	adds	r3, #4
 800694c:	42a6      	cmp	r6, r4
 800694e:	bf38      	it	cc
 8006950:	2304      	movcc	r3, #4
 8006952:	441d      	add	r5, r3
 8006954:	445b      	add	r3, fp
 8006956:	461e      	mov	r6, r3
 8006958:	462c      	mov	r4, r5
 800695a:	4544      	cmp	r4, r8
 800695c:	d30e      	bcc.n	800697c <__mdiff+0xf8>
 800695e:	f108 0103 	add.w	r1, r8, #3
 8006962:	1b49      	subs	r1, r1, r5
 8006964:	f021 0103 	bic.w	r1, r1, #3
 8006968:	3d03      	subs	r5, #3
 800696a:	45a8      	cmp	r8, r5
 800696c:	bf38      	it	cc
 800696e:	2100      	movcc	r1, #0
 8006970:	440b      	add	r3, r1
 8006972:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8006976:	b191      	cbz	r1, 800699e <__mdiff+0x11a>
 8006978:	6117      	str	r7, [r2, #16]
 800697a:	e79d      	b.n	80068b8 <__mdiff+0x34>
 800697c:	f854 1b04 	ldr.w	r1, [r4], #4
 8006980:	46e6      	mov	lr, ip
 8006982:	0c08      	lsrs	r0, r1, #16
 8006984:	fa1c fc81 	uxtah	ip, ip, r1
 8006988:	4471      	add	r1, lr
 800698a:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800698e:	b289      	uxth	r1, r1
 8006990:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8006994:	f846 1b04 	str.w	r1, [r6], #4
 8006998:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800699c:	e7dd      	b.n	800695a <__mdiff+0xd6>
 800699e:	3f01      	subs	r7, #1
 80069a0:	e7e7      	b.n	8006972 <__mdiff+0xee>
 80069a2:	bf00      	nop
 80069a4:	08007c94 	.word	0x08007c94
 80069a8:	08007ca5 	.word	0x08007ca5

080069ac <__d2b>:
 80069ac:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80069b0:	460f      	mov	r7, r1
 80069b2:	2101      	movs	r1, #1
 80069b4:	ec59 8b10 	vmov	r8, r9, d0
 80069b8:	4616      	mov	r6, r2
 80069ba:	f7ff fccd 	bl	8006358 <_Balloc>
 80069be:	4604      	mov	r4, r0
 80069c0:	b930      	cbnz	r0, 80069d0 <__d2b+0x24>
 80069c2:	4602      	mov	r2, r0
 80069c4:	4b23      	ldr	r3, [pc, #140]	@ (8006a54 <__d2b+0xa8>)
 80069c6:	4824      	ldr	r0, [pc, #144]	@ (8006a58 <__d2b+0xac>)
 80069c8:	f240 310f 	movw	r1, #783	@ 0x30f
 80069cc:	f000 fc48 	bl	8007260 <__assert_func>
 80069d0:	f3c9 550a 	ubfx	r5, r9, #20, #11
 80069d4:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80069d8:	b10d      	cbz	r5, 80069de <__d2b+0x32>
 80069da:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80069de:	9301      	str	r3, [sp, #4]
 80069e0:	f1b8 0300 	subs.w	r3, r8, #0
 80069e4:	d023      	beq.n	8006a2e <__d2b+0x82>
 80069e6:	4668      	mov	r0, sp
 80069e8:	9300      	str	r3, [sp, #0]
 80069ea:	f7ff fd7c 	bl	80064e6 <__lo0bits>
 80069ee:	e9dd 1200 	ldrd	r1, r2, [sp]
 80069f2:	b1d0      	cbz	r0, 8006a2a <__d2b+0x7e>
 80069f4:	f1c0 0320 	rsb	r3, r0, #32
 80069f8:	fa02 f303 	lsl.w	r3, r2, r3
 80069fc:	430b      	orrs	r3, r1
 80069fe:	40c2      	lsrs	r2, r0
 8006a00:	6163      	str	r3, [r4, #20]
 8006a02:	9201      	str	r2, [sp, #4]
 8006a04:	9b01      	ldr	r3, [sp, #4]
 8006a06:	61a3      	str	r3, [r4, #24]
 8006a08:	2b00      	cmp	r3, #0
 8006a0a:	bf0c      	ite	eq
 8006a0c:	2201      	moveq	r2, #1
 8006a0e:	2202      	movne	r2, #2
 8006a10:	6122      	str	r2, [r4, #16]
 8006a12:	b1a5      	cbz	r5, 8006a3e <__d2b+0x92>
 8006a14:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8006a18:	4405      	add	r5, r0
 8006a1a:	603d      	str	r5, [r7, #0]
 8006a1c:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8006a20:	6030      	str	r0, [r6, #0]
 8006a22:	4620      	mov	r0, r4
 8006a24:	b003      	add	sp, #12
 8006a26:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8006a2a:	6161      	str	r1, [r4, #20]
 8006a2c:	e7ea      	b.n	8006a04 <__d2b+0x58>
 8006a2e:	a801      	add	r0, sp, #4
 8006a30:	f7ff fd59 	bl	80064e6 <__lo0bits>
 8006a34:	9b01      	ldr	r3, [sp, #4]
 8006a36:	6163      	str	r3, [r4, #20]
 8006a38:	3020      	adds	r0, #32
 8006a3a:	2201      	movs	r2, #1
 8006a3c:	e7e8      	b.n	8006a10 <__d2b+0x64>
 8006a3e:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8006a42:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8006a46:	6038      	str	r0, [r7, #0]
 8006a48:	6918      	ldr	r0, [r3, #16]
 8006a4a:	f7ff fd2d 	bl	80064a8 <__hi0bits>
 8006a4e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8006a52:	e7e5      	b.n	8006a20 <__d2b+0x74>
 8006a54:	08007c94 	.word	0x08007c94
 8006a58:	08007ca5 	.word	0x08007ca5

08006a5c <__ssputs_r>:
 8006a5c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006a60:	688e      	ldr	r6, [r1, #8]
 8006a62:	461f      	mov	r7, r3
 8006a64:	42be      	cmp	r6, r7
 8006a66:	680b      	ldr	r3, [r1, #0]
 8006a68:	4682      	mov	sl, r0
 8006a6a:	460c      	mov	r4, r1
 8006a6c:	4690      	mov	r8, r2
 8006a6e:	d82d      	bhi.n	8006acc <__ssputs_r+0x70>
 8006a70:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8006a74:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8006a78:	d026      	beq.n	8006ac8 <__ssputs_r+0x6c>
 8006a7a:	6965      	ldr	r5, [r4, #20]
 8006a7c:	6909      	ldr	r1, [r1, #16]
 8006a7e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8006a82:	eba3 0901 	sub.w	r9, r3, r1
 8006a86:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8006a8a:	1c7b      	adds	r3, r7, #1
 8006a8c:	444b      	add	r3, r9
 8006a8e:	106d      	asrs	r5, r5, #1
 8006a90:	429d      	cmp	r5, r3
 8006a92:	bf38      	it	cc
 8006a94:	461d      	movcc	r5, r3
 8006a96:	0553      	lsls	r3, r2, #21
 8006a98:	d527      	bpl.n	8006aea <__ssputs_r+0x8e>
 8006a9a:	4629      	mov	r1, r5
 8006a9c:	f7ff fbd0 	bl	8006240 <_malloc_r>
 8006aa0:	4606      	mov	r6, r0
 8006aa2:	b360      	cbz	r0, 8006afe <__ssputs_r+0xa2>
 8006aa4:	6921      	ldr	r1, [r4, #16]
 8006aa6:	464a      	mov	r2, r9
 8006aa8:	f000 fbcc 	bl	8007244 <memcpy>
 8006aac:	89a3      	ldrh	r3, [r4, #12]
 8006aae:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8006ab2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006ab6:	81a3      	strh	r3, [r4, #12]
 8006ab8:	6126      	str	r6, [r4, #16]
 8006aba:	6165      	str	r5, [r4, #20]
 8006abc:	444e      	add	r6, r9
 8006abe:	eba5 0509 	sub.w	r5, r5, r9
 8006ac2:	6026      	str	r6, [r4, #0]
 8006ac4:	60a5      	str	r5, [r4, #8]
 8006ac6:	463e      	mov	r6, r7
 8006ac8:	42be      	cmp	r6, r7
 8006aca:	d900      	bls.n	8006ace <__ssputs_r+0x72>
 8006acc:	463e      	mov	r6, r7
 8006ace:	6820      	ldr	r0, [r4, #0]
 8006ad0:	4632      	mov	r2, r6
 8006ad2:	4641      	mov	r1, r8
 8006ad4:	f000 fb6a 	bl	80071ac <memmove>
 8006ad8:	68a3      	ldr	r3, [r4, #8]
 8006ada:	1b9b      	subs	r3, r3, r6
 8006adc:	60a3      	str	r3, [r4, #8]
 8006ade:	6823      	ldr	r3, [r4, #0]
 8006ae0:	4433      	add	r3, r6
 8006ae2:	6023      	str	r3, [r4, #0]
 8006ae4:	2000      	movs	r0, #0
 8006ae6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006aea:	462a      	mov	r2, r5
 8006aec:	f000 fbfc 	bl	80072e8 <_realloc_r>
 8006af0:	4606      	mov	r6, r0
 8006af2:	2800      	cmp	r0, #0
 8006af4:	d1e0      	bne.n	8006ab8 <__ssputs_r+0x5c>
 8006af6:	6921      	ldr	r1, [r4, #16]
 8006af8:	4650      	mov	r0, sl
 8006afa:	f7ff fb2d 	bl	8006158 <_free_r>
 8006afe:	230c      	movs	r3, #12
 8006b00:	f8ca 3000 	str.w	r3, [sl]
 8006b04:	89a3      	ldrh	r3, [r4, #12]
 8006b06:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006b0a:	81a3      	strh	r3, [r4, #12]
 8006b0c:	f04f 30ff 	mov.w	r0, #4294967295
 8006b10:	e7e9      	b.n	8006ae6 <__ssputs_r+0x8a>
	...

08006b14 <_svfiprintf_r>:
 8006b14:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006b18:	4698      	mov	r8, r3
 8006b1a:	898b      	ldrh	r3, [r1, #12]
 8006b1c:	061b      	lsls	r3, r3, #24
 8006b1e:	b09d      	sub	sp, #116	@ 0x74
 8006b20:	4607      	mov	r7, r0
 8006b22:	460d      	mov	r5, r1
 8006b24:	4614      	mov	r4, r2
 8006b26:	d510      	bpl.n	8006b4a <_svfiprintf_r+0x36>
 8006b28:	690b      	ldr	r3, [r1, #16]
 8006b2a:	b973      	cbnz	r3, 8006b4a <_svfiprintf_r+0x36>
 8006b2c:	2140      	movs	r1, #64	@ 0x40
 8006b2e:	f7ff fb87 	bl	8006240 <_malloc_r>
 8006b32:	6028      	str	r0, [r5, #0]
 8006b34:	6128      	str	r0, [r5, #16]
 8006b36:	b930      	cbnz	r0, 8006b46 <_svfiprintf_r+0x32>
 8006b38:	230c      	movs	r3, #12
 8006b3a:	603b      	str	r3, [r7, #0]
 8006b3c:	f04f 30ff 	mov.w	r0, #4294967295
 8006b40:	b01d      	add	sp, #116	@ 0x74
 8006b42:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006b46:	2340      	movs	r3, #64	@ 0x40
 8006b48:	616b      	str	r3, [r5, #20]
 8006b4a:	2300      	movs	r3, #0
 8006b4c:	9309      	str	r3, [sp, #36]	@ 0x24
 8006b4e:	2320      	movs	r3, #32
 8006b50:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8006b54:	f8cd 800c 	str.w	r8, [sp, #12]
 8006b58:	2330      	movs	r3, #48	@ 0x30
 8006b5a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8006cf8 <_svfiprintf_r+0x1e4>
 8006b5e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8006b62:	f04f 0901 	mov.w	r9, #1
 8006b66:	4623      	mov	r3, r4
 8006b68:	469a      	mov	sl, r3
 8006b6a:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006b6e:	b10a      	cbz	r2, 8006b74 <_svfiprintf_r+0x60>
 8006b70:	2a25      	cmp	r2, #37	@ 0x25
 8006b72:	d1f9      	bne.n	8006b68 <_svfiprintf_r+0x54>
 8006b74:	ebba 0b04 	subs.w	fp, sl, r4
 8006b78:	d00b      	beq.n	8006b92 <_svfiprintf_r+0x7e>
 8006b7a:	465b      	mov	r3, fp
 8006b7c:	4622      	mov	r2, r4
 8006b7e:	4629      	mov	r1, r5
 8006b80:	4638      	mov	r0, r7
 8006b82:	f7ff ff6b 	bl	8006a5c <__ssputs_r>
 8006b86:	3001      	adds	r0, #1
 8006b88:	f000 80a7 	beq.w	8006cda <_svfiprintf_r+0x1c6>
 8006b8c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006b8e:	445a      	add	r2, fp
 8006b90:	9209      	str	r2, [sp, #36]	@ 0x24
 8006b92:	f89a 3000 	ldrb.w	r3, [sl]
 8006b96:	2b00      	cmp	r3, #0
 8006b98:	f000 809f 	beq.w	8006cda <_svfiprintf_r+0x1c6>
 8006b9c:	2300      	movs	r3, #0
 8006b9e:	f04f 32ff 	mov.w	r2, #4294967295
 8006ba2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006ba6:	f10a 0a01 	add.w	sl, sl, #1
 8006baa:	9304      	str	r3, [sp, #16]
 8006bac:	9307      	str	r3, [sp, #28]
 8006bae:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8006bb2:	931a      	str	r3, [sp, #104]	@ 0x68
 8006bb4:	4654      	mov	r4, sl
 8006bb6:	2205      	movs	r2, #5
 8006bb8:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006bbc:	484e      	ldr	r0, [pc, #312]	@ (8006cf8 <_svfiprintf_r+0x1e4>)
 8006bbe:	f7f9 fb0f 	bl	80001e0 <memchr>
 8006bc2:	9a04      	ldr	r2, [sp, #16]
 8006bc4:	b9d8      	cbnz	r0, 8006bfe <_svfiprintf_r+0xea>
 8006bc6:	06d0      	lsls	r0, r2, #27
 8006bc8:	bf44      	itt	mi
 8006bca:	2320      	movmi	r3, #32
 8006bcc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006bd0:	0711      	lsls	r1, r2, #28
 8006bd2:	bf44      	itt	mi
 8006bd4:	232b      	movmi	r3, #43	@ 0x2b
 8006bd6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006bda:	f89a 3000 	ldrb.w	r3, [sl]
 8006bde:	2b2a      	cmp	r3, #42	@ 0x2a
 8006be0:	d015      	beq.n	8006c0e <_svfiprintf_r+0xfa>
 8006be2:	9a07      	ldr	r2, [sp, #28]
 8006be4:	4654      	mov	r4, sl
 8006be6:	2000      	movs	r0, #0
 8006be8:	f04f 0c0a 	mov.w	ip, #10
 8006bec:	4621      	mov	r1, r4
 8006bee:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006bf2:	3b30      	subs	r3, #48	@ 0x30
 8006bf4:	2b09      	cmp	r3, #9
 8006bf6:	d94b      	bls.n	8006c90 <_svfiprintf_r+0x17c>
 8006bf8:	b1b0      	cbz	r0, 8006c28 <_svfiprintf_r+0x114>
 8006bfa:	9207      	str	r2, [sp, #28]
 8006bfc:	e014      	b.n	8006c28 <_svfiprintf_r+0x114>
 8006bfe:	eba0 0308 	sub.w	r3, r0, r8
 8006c02:	fa09 f303 	lsl.w	r3, r9, r3
 8006c06:	4313      	orrs	r3, r2
 8006c08:	9304      	str	r3, [sp, #16]
 8006c0a:	46a2      	mov	sl, r4
 8006c0c:	e7d2      	b.n	8006bb4 <_svfiprintf_r+0xa0>
 8006c0e:	9b03      	ldr	r3, [sp, #12]
 8006c10:	1d19      	adds	r1, r3, #4
 8006c12:	681b      	ldr	r3, [r3, #0]
 8006c14:	9103      	str	r1, [sp, #12]
 8006c16:	2b00      	cmp	r3, #0
 8006c18:	bfbb      	ittet	lt
 8006c1a:	425b      	neglt	r3, r3
 8006c1c:	f042 0202 	orrlt.w	r2, r2, #2
 8006c20:	9307      	strge	r3, [sp, #28]
 8006c22:	9307      	strlt	r3, [sp, #28]
 8006c24:	bfb8      	it	lt
 8006c26:	9204      	strlt	r2, [sp, #16]
 8006c28:	7823      	ldrb	r3, [r4, #0]
 8006c2a:	2b2e      	cmp	r3, #46	@ 0x2e
 8006c2c:	d10a      	bne.n	8006c44 <_svfiprintf_r+0x130>
 8006c2e:	7863      	ldrb	r3, [r4, #1]
 8006c30:	2b2a      	cmp	r3, #42	@ 0x2a
 8006c32:	d132      	bne.n	8006c9a <_svfiprintf_r+0x186>
 8006c34:	9b03      	ldr	r3, [sp, #12]
 8006c36:	1d1a      	adds	r2, r3, #4
 8006c38:	681b      	ldr	r3, [r3, #0]
 8006c3a:	9203      	str	r2, [sp, #12]
 8006c3c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8006c40:	3402      	adds	r4, #2
 8006c42:	9305      	str	r3, [sp, #20]
 8006c44:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8006d08 <_svfiprintf_r+0x1f4>
 8006c48:	7821      	ldrb	r1, [r4, #0]
 8006c4a:	2203      	movs	r2, #3
 8006c4c:	4650      	mov	r0, sl
 8006c4e:	f7f9 fac7 	bl	80001e0 <memchr>
 8006c52:	b138      	cbz	r0, 8006c64 <_svfiprintf_r+0x150>
 8006c54:	9b04      	ldr	r3, [sp, #16]
 8006c56:	eba0 000a 	sub.w	r0, r0, sl
 8006c5a:	2240      	movs	r2, #64	@ 0x40
 8006c5c:	4082      	lsls	r2, r0
 8006c5e:	4313      	orrs	r3, r2
 8006c60:	3401      	adds	r4, #1
 8006c62:	9304      	str	r3, [sp, #16]
 8006c64:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006c68:	4824      	ldr	r0, [pc, #144]	@ (8006cfc <_svfiprintf_r+0x1e8>)
 8006c6a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8006c6e:	2206      	movs	r2, #6
 8006c70:	f7f9 fab6 	bl	80001e0 <memchr>
 8006c74:	2800      	cmp	r0, #0
 8006c76:	d036      	beq.n	8006ce6 <_svfiprintf_r+0x1d2>
 8006c78:	4b21      	ldr	r3, [pc, #132]	@ (8006d00 <_svfiprintf_r+0x1ec>)
 8006c7a:	bb1b      	cbnz	r3, 8006cc4 <_svfiprintf_r+0x1b0>
 8006c7c:	9b03      	ldr	r3, [sp, #12]
 8006c7e:	3307      	adds	r3, #7
 8006c80:	f023 0307 	bic.w	r3, r3, #7
 8006c84:	3308      	adds	r3, #8
 8006c86:	9303      	str	r3, [sp, #12]
 8006c88:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006c8a:	4433      	add	r3, r6
 8006c8c:	9309      	str	r3, [sp, #36]	@ 0x24
 8006c8e:	e76a      	b.n	8006b66 <_svfiprintf_r+0x52>
 8006c90:	fb0c 3202 	mla	r2, ip, r2, r3
 8006c94:	460c      	mov	r4, r1
 8006c96:	2001      	movs	r0, #1
 8006c98:	e7a8      	b.n	8006bec <_svfiprintf_r+0xd8>
 8006c9a:	2300      	movs	r3, #0
 8006c9c:	3401      	adds	r4, #1
 8006c9e:	9305      	str	r3, [sp, #20]
 8006ca0:	4619      	mov	r1, r3
 8006ca2:	f04f 0c0a 	mov.w	ip, #10
 8006ca6:	4620      	mov	r0, r4
 8006ca8:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006cac:	3a30      	subs	r2, #48	@ 0x30
 8006cae:	2a09      	cmp	r2, #9
 8006cb0:	d903      	bls.n	8006cba <_svfiprintf_r+0x1a6>
 8006cb2:	2b00      	cmp	r3, #0
 8006cb4:	d0c6      	beq.n	8006c44 <_svfiprintf_r+0x130>
 8006cb6:	9105      	str	r1, [sp, #20]
 8006cb8:	e7c4      	b.n	8006c44 <_svfiprintf_r+0x130>
 8006cba:	fb0c 2101 	mla	r1, ip, r1, r2
 8006cbe:	4604      	mov	r4, r0
 8006cc0:	2301      	movs	r3, #1
 8006cc2:	e7f0      	b.n	8006ca6 <_svfiprintf_r+0x192>
 8006cc4:	ab03      	add	r3, sp, #12
 8006cc6:	9300      	str	r3, [sp, #0]
 8006cc8:	462a      	mov	r2, r5
 8006cca:	4b0e      	ldr	r3, [pc, #56]	@ (8006d04 <_svfiprintf_r+0x1f0>)
 8006ccc:	a904      	add	r1, sp, #16
 8006cce:	4638      	mov	r0, r7
 8006cd0:	f7fd fd80 	bl	80047d4 <_printf_float>
 8006cd4:	1c42      	adds	r2, r0, #1
 8006cd6:	4606      	mov	r6, r0
 8006cd8:	d1d6      	bne.n	8006c88 <_svfiprintf_r+0x174>
 8006cda:	89ab      	ldrh	r3, [r5, #12]
 8006cdc:	065b      	lsls	r3, r3, #25
 8006cde:	f53f af2d 	bmi.w	8006b3c <_svfiprintf_r+0x28>
 8006ce2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006ce4:	e72c      	b.n	8006b40 <_svfiprintf_r+0x2c>
 8006ce6:	ab03      	add	r3, sp, #12
 8006ce8:	9300      	str	r3, [sp, #0]
 8006cea:	462a      	mov	r2, r5
 8006cec:	4b05      	ldr	r3, [pc, #20]	@ (8006d04 <_svfiprintf_r+0x1f0>)
 8006cee:	a904      	add	r1, sp, #16
 8006cf0:	4638      	mov	r0, r7
 8006cf2:	f7fe f807 	bl	8004d04 <_printf_i>
 8006cf6:	e7ed      	b.n	8006cd4 <_svfiprintf_r+0x1c0>
 8006cf8:	08007e00 	.word	0x08007e00
 8006cfc:	08007e0a 	.word	0x08007e0a
 8006d00:	080047d5 	.word	0x080047d5
 8006d04:	08006a5d 	.word	0x08006a5d
 8006d08:	08007e06 	.word	0x08007e06

08006d0c <__sfputc_r>:
 8006d0c:	6893      	ldr	r3, [r2, #8]
 8006d0e:	3b01      	subs	r3, #1
 8006d10:	2b00      	cmp	r3, #0
 8006d12:	b410      	push	{r4}
 8006d14:	6093      	str	r3, [r2, #8]
 8006d16:	da08      	bge.n	8006d2a <__sfputc_r+0x1e>
 8006d18:	6994      	ldr	r4, [r2, #24]
 8006d1a:	42a3      	cmp	r3, r4
 8006d1c:	db01      	blt.n	8006d22 <__sfputc_r+0x16>
 8006d1e:	290a      	cmp	r1, #10
 8006d20:	d103      	bne.n	8006d2a <__sfputc_r+0x1e>
 8006d22:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006d26:	f7fe bab6 	b.w	8005296 <__swbuf_r>
 8006d2a:	6813      	ldr	r3, [r2, #0]
 8006d2c:	1c58      	adds	r0, r3, #1
 8006d2e:	6010      	str	r0, [r2, #0]
 8006d30:	7019      	strb	r1, [r3, #0]
 8006d32:	4608      	mov	r0, r1
 8006d34:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006d38:	4770      	bx	lr

08006d3a <__sfputs_r>:
 8006d3a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006d3c:	4606      	mov	r6, r0
 8006d3e:	460f      	mov	r7, r1
 8006d40:	4614      	mov	r4, r2
 8006d42:	18d5      	adds	r5, r2, r3
 8006d44:	42ac      	cmp	r4, r5
 8006d46:	d101      	bne.n	8006d4c <__sfputs_r+0x12>
 8006d48:	2000      	movs	r0, #0
 8006d4a:	e007      	b.n	8006d5c <__sfputs_r+0x22>
 8006d4c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006d50:	463a      	mov	r2, r7
 8006d52:	4630      	mov	r0, r6
 8006d54:	f7ff ffda 	bl	8006d0c <__sfputc_r>
 8006d58:	1c43      	adds	r3, r0, #1
 8006d5a:	d1f3      	bne.n	8006d44 <__sfputs_r+0xa>
 8006d5c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08006d60 <_vfiprintf_r>:
 8006d60:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006d64:	460d      	mov	r5, r1
 8006d66:	b09d      	sub	sp, #116	@ 0x74
 8006d68:	4614      	mov	r4, r2
 8006d6a:	4698      	mov	r8, r3
 8006d6c:	4606      	mov	r6, r0
 8006d6e:	b118      	cbz	r0, 8006d78 <_vfiprintf_r+0x18>
 8006d70:	6a03      	ldr	r3, [r0, #32]
 8006d72:	b90b      	cbnz	r3, 8006d78 <_vfiprintf_r+0x18>
 8006d74:	f7fe f972 	bl	800505c <__sinit>
 8006d78:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8006d7a:	07d9      	lsls	r1, r3, #31
 8006d7c:	d405      	bmi.n	8006d8a <_vfiprintf_r+0x2a>
 8006d7e:	89ab      	ldrh	r3, [r5, #12]
 8006d80:	059a      	lsls	r2, r3, #22
 8006d82:	d402      	bmi.n	8006d8a <_vfiprintf_r+0x2a>
 8006d84:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8006d86:	f7fe fb98 	bl	80054ba <__retarget_lock_acquire_recursive>
 8006d8a:	89ab      	ldrh	r3, [r5, #12]
 8006d8c:	071b      	lsls	r3, r3, #28
 8006d8e:	d501      	bpl.n	8006d94 <_vfiprintf_r+0x34>
 8006d90:	692b      	ldr	r3, [r5, #16]
 8006d92:	b99b      	cbnz	r3, 8006dbc <_vfiprintf_r+0x5c>
 8006d94:	4629      	mov	r1, r5
 8006d96:	4630      	mov	r0, r6
 8006d98:	f7fe fabc 	bl	8005314 <__swsetup_r>
 8006d9c:	b170      	cbz	r0, 8006dbc <_vfiprintf_r+0x5c>
 8006d9e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8006da0:	07dc      	lsls	r4, r3, #31
 8006da2:	d504      	bpl.n	8006dae <_vfiprintf_r+0x4e>
 8006da4:	f04f 30ff 	mov.w	r0, #4294967295
 8006da8:	b01d      	add	sp, #116	@ 0x74
 8006daa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006dae:	89ab      	ldrh	r3, [r5, #12]
 8006db0:	0598      	lsls	r0, r3, #22
 8006db2:	d4f7      	bmi.n	8006da4 <_vfiprintf_r+0x44>
 8006db4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8006db6:	f7fe fb81 	bl	80054bc <__retarget_lock_release_recursive>
 8006dba:	e7f3      	b.n	8006da4 <_vfiprintf_r+0x44>
 8006dbc:	2300      	movs	r3, #0
 8006dbe:	9309      	str	r3, [sp, #36]	@ 0x24
 8006dc0:	2320      	movs	r3, #32
 8006dc2:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8006dc6:	f8cd 800c 	str.w	r8, [sp, #12]
 8006dca:	2330      	movs	r3, #48	@ 0x30
 8006dcc:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8006f7c <_vfiprintf_r+0x21c>
 8006dd0:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8006dd4:	f04f 0901 	mov.w	r9, #1
 8006dd8:	4623      	mov	r3, r4
 8006dda:	469a      	mov	sl, r3
 8006ddc:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006de0:	b10a      	cbz	r2, 8006de6 <_vfiprintf_r+0x86>
 8006de2:	2a25      	cmp	r2, #37	@ 0x25
 8006de4:	d1f9      	bne.n	8006dda <_vfiprintf_r+0x7a>
 8006de6:	ebba 0b04 	subs.w	fp, sl, r4
 8006dea:	d00b      	beq.n	8006e04 <_vfiprintf_r+0xa4>
 8006dec:	465b      	mov	r3, fp
 8006dee:	4622      	mov	r2, r4
 8006df0:	4629      	mov	r1, r5
 8006df2:	4630      	mov	r0, r6
 8006df4:	f7ff ffa1 	bl	8006d3a <__sfputs_r>
 8006df8:	3001      	adds	r0, #1
 8006dfa:	f000 80a7 	beq.w	8006f4c <_vfiprintf_r+0x1ec>
 8006dfe:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006e00:	445a      	add	r2, fp
 8006e02:	9209      	str	r2, [sp, #36]	@ 0x24
 8006e04:	f89a 3000 	ldrb.w	r3, [sl]
 8006e08:	2b00      	cmp	r3, #0
 8006e0a:	f000 809f 	beq.w	8006f4c <_vfiprintf_r+0x1ec>
 8006e0e:	2300      	movs	r3, #0
 8006e10:	f04f 32ff 	mov.w	r2, #4294967295
 8006e14:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006e18:	f10a 0a01 	add.w	sl, sl, #1
 8006e1c:	9304      	str	r3, [sp, #16]
 8006e1e:	9307      	str	r3, [sp, #28]
 8006e20:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8006e24:	931a      	str	r3, [sp, #104]	@ 0x68
 8006e26:	4654      	mov	r4, sl
 8006e28:	2205      	movs	r2, #5
 8006e2a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006e2e:	4853      	ldr	r0, [pc, #332]	@ (8006f7c <_vfiprintf_r+0x21c>)
 8006e30:	f7f9 f9d6 	bl	80001e0 <memchr>
 8006e34:	9a04      	ldr	r2, [sp, #16]
 8006e36:	b9d8      	cbnz	r0, 8006e70 <_vfiprintf_r+0x110>
 8006e38:	06d1      	lsls	r1, r2, #27
 8006e3a:	bf44      	itt	mi
 8006e3c:	2320      	movmi	r3, #32
 8006e3e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006e42:	0713      	lsls	r3, r2, #28
 8006e44:	bf44      	itt	mi
 8006e46:	232b      	movmi	r3, #43	@ 0x2b
 8006e48:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006e4c:	f89a 3000 	ldrb.w	r3, [sl]
 8006e50:	2b2a      	cmp	r3, #42	@ 0x2a
 8006e52:	d015      	beq.n	8006e80 <_vfiprintf_r+0x120>
 8006e54:	9a07      	ldr	r2, [sp, #28]
 8006e56:	4654      	mov	r4, sl
 8006e58:	2000      	movs	r0, #0
 8006e5a:	f04f 0c0a 	mov.w	ip, #10
 8006e5e:	4621      	mov	r1, r4
 8006e60:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006e64:	3b30      	subs	r3, #48	@ 0x30
 8006e66:	2b09      	cmp	r3, #9
 8006e68:	d94b      	bls.n	8006f02 <_vfiprintf_r+0x1a2>
 8006e6a:	b1b0      	cbz	r0, 8006e9a <_vfiprintf_r+0x13a>
 8006e6c:	9207      	str	r2, [sp, #28]
 8006e6e:	e014      	b.n	8006e9a <_vfiprintf_r+0x13a>
 8006e70:	eba0 0308 	sub.w	r3, r0, r8
 8006e74:	fa09 f303 	lsl.w	r3, r9, r3
 8006e78:	4313      	orrs	r3, r2
 8006e7a:	9304      	str	r3, [sp, #16]
 8006e7c:	46a2      	mov	sl, r4
 8006e7e:	e7d2      	b.n	8006e26 <_vfiprintf_r+0xc6>
 8006e80:	9b03      	ldr	r3, [sp, #12]
 8006e82:	1d19      	adds	r1, r3, #4
 8006e84:	681b      	ldr	r3, [r3, #0]
 8006e86:	9103      	str	r1, [sp, #12]
 8006e88:	2b00      	cmp	r3, #0
 8006e8a:	bfbb      	ittet	lt
 8006e8c:	425b      	neglt	r3, r3
 8006e8e:	f042 0202 	orrlt.w	r2, r2, #2
 8006e92:	9307      	strge	r3, [sp, #28]
 8006e94:	9307      	strlt	r3, [sp, #28]
 8006e96:	bfb8      	it	lt
 8006e98:	9204      	strlt	r2, [sp, #16]
 8006e9a:	7823      	ldrb	r3, [r4, #0]
 8006e9c:	2b2e      	cmp	r3, #46	@ 0x2e
 8006e9e:	d10a      	bne.n	8006eb6 <_vfiprintf_r+0x156>
 8006ea0:	7863      	ldrb	r3, [r4, #1]
 8006ea2:	2b2a      	cmp	r3, #42	@ 0x2a
 8006ea4:	d132      	bne.n	8006f0c <_vfiprintf_r+0x1ac>
 8006ea6:	9b03      	ldr	r3, [sp, #12]
 8006ea8:	1d1a      	adds	r2, r3, #4
 8006eaa:	681b      	ldr	r3, [r3, #0]
 8006eac:	9203      	str	r2, [sp, #12]
 8006eae:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8006eb2:	3402      	adds	r4, #2
 8006eb4:	9305      	str	r3, [sp, #20]
 8006eb6:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8006f8c <_vfiprintf_r+0x22c>
 8006eba:	7821      	ldrb	r1, [r4, #0]
 8006ebc:	2203      	movs	r2, #3
 8006ebe:	4650      	mov	r0, sl
 8006ec0:	f7f9 f98e 	bl	80001e0 <memchr>
 8006ec4:	b138      	cbz	r0, 8006ed6 <_vfiprintf_r+0x176>
 8006ec6:	9b04      	ldr	r3, [sp, #16]
 8006ec8:	eba0 000a 	sub.w	r0, r0, sl
 8006ecc:	2240      	movs	r2, #64	@ 0x40
 8006ece:	4082      	lsls	r2, r0
 8006ed0:	4313      	orrs	r3, r2
 8006ed2:	3401      	adds	r4, #1
 8006ed4:	9304      	str	r3, [sp, #16]
 8006ed6:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006eda:	4829      	ldr	r0, [pc, #164]	@ (8006f80 <_vfiprintf_r+0x220>)
 8006edc:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8006ee0:	2206      	movs	r2, #6
 8006ee2:	f7f9 f97d 	bl	80001e0 <memchr>
 8006ee6:	2800      	cmp	r0, #0
 8006ee8:	d03f      	beq.n	8006f6a <_vfiprintf_r+0x20a>
 8006eea:	4b26      	ldr	r3, [pc, #152]	@ (8006f84 <_vfiprintf_r+0x224>)
 8006eec:	bb1b      	cbnz	r3, 8006f36 <_vfiprintf_r+0x1d6>
 8006eee:	9b03      	ldr	r3, [sp, #12]
 8006ef0:	3307      	adds	r3, #7
 8006ef2:	f023 0307 	bic.w	r3, r3, #7
 8006ef6:	3308      	adds	r3, #8
 8006ef8:	9303      	str	r3, [sp, #12]
 8006efa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006efc:	443b      	add	r3, r7
 8006efe:	9309      	str	r3, [sp, #36]	@ 0x24
 8006f00:	e76a      	b.n	8006dd8 <_vfiprintf_r+0x78>
 8006f02:	fb0c 3202 	mla	r2, ip, r2, r3
 8006f06:	460c      	mov	r4, r1
 8006f08:	2001      	movs	r0, #1
 8006f0a:	e7a8      	b.n	8006e5e <_vfiprintf_r+0xfe>
 8006f0c:	2300      	movs	r3, #0
 8006f0e:	3401      	adds	r4, #1
 8006f10:	9305      	str	r3, [sp, #20]
 8006f12:	4619      	mov	r1, r3
 8006f14:	f04f 0c0a 	mov.w	ip, #10
 8006f18:	4620      	mov	r0, r4
 8006f1a:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006f1e:	3a30      	subs	r2, #48	@ 0x30
 8006f20:	2a09      	cmp	r2, #9
 8006f22:	d903      	bls.n	8006f2c <_vfiprintf_r+0x1cc>
 8006f24:	2b00      	cmp	r3, #0
 8006f26:	d0c6      	beq.n	8006eb6 <_vfiprintf_r+0x156>
 8006f28:	9105      	str	r1, [sp, #20]
 8006f2a:	e7c4      	b.n	8006eb6 <_vfiprintf_r+0x156>
 8006f2c:	fb0c 2101 	mla	r1, ip, r1, r2
 8006f30:	4604      	mov	r4, r0
 8006f32:	2301      	movs	r3, #1
 8006f34:	e7f0      	b.n	8006f18 <_vfiprintf_r+0x1b8>
 8006f36:	ab03      	add	r3, sp, #12
 8006f38:	9300      	str	r3, [sp, #0]
 8006f3a:	462a      	mov	r2, r5
 8006f3c:	4b12      	ldr	r3, [pc, #72]	@ (8006f88 <_vfiprintf_r+0x228>)
 8006f3e:	a904      	add	r1, sp, #16
 8006f40:	4630      	mov	r0, r6
 8006f42:	f7fd fc47 	bl	80047d4 <_printf_float>
 8006f46:	4607      	mov	r7, r0
 8006f48:	1c78      	adds	r0, r7, #1
 8006f4a:	d1d6      	bne.n	8006efa <_vfiprintf_r+0x19a>
 8006f4c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8006f4e:	07d9      	lsls	r1, r3, #31
 8006f50:	d405      	bmi.n	8006f5e <_vfiprintf_r+0x1fe>
 8006f52:	89ab      	ldrh	r3, [r5, #12]
 8006f54:	059a      	lsls	r2, r3, #22
 8006f56:	d402      	bmi.n	8006f5e <_vfiprintf_r+0x1fe>
 8006f58:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8006f5a:	f7fe faaf 	bl	80054bc <__retarget_lock_release_recursive>
 8006f5e:	89ab      	ldrh	r3, [r5, #12]
 8006f60:	065b      	lsls	r3, r3, #25
 8006f62:	f53f af1f 	bmi.w	8006da4 <_vfiprintf_r+0x44>
 8006f66:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006f68:	e71e      	b.n	8006da8 <_vfiprintf_r+0x48>
 8006f6a:	ab03      	add	r3, sp, #12
 8006f6c:	9300      	str	r3, [sp, #0]
 8006f6e:	462a      	mov	r2, r5
 8006f70:	4b05      	ldr	r3, [pc, #20]	@ (8006f88 <_vfiprintf_r+0x228>)
 8006f72:	a904      	add	r1, sp, #16
 8006f74:	4630      	mov	r0, r6
 8006f76:	f7fd fec5 	bl	8004d04 <_printf_i>
 8006f7a:	e7e4      	b.n	8006f46 <_vfiprintf_r+0x1e6>
 8006f7c:	08007e00 	.word	0x08007e00
 8006f80:	08007e0a 	.word	0x08007e0a
 8006f84:	080047d5 	.word	0x080047d5
 8006f88:	08006d3b 	.word	0x08006d3b
 8006f8c:	08007e06 	.word	0x08007e06

08006f90 <__sflush_r>:
 8006f90:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8006f94:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006f98:	0716      	lsls	r6, r2, #28
 8006f9a:	4605      	mov	r5, r0
 8006f9c:	460c      	mov	r4, r1
 8006f9e:	d454      	bmi.n	800704a <__sflush_r+0xba>
 8006fa0:	684b      	ldr	r3, [r1, #4]
 8006fa2:	2b00      	cmp	r3, #0
 8006fa4:	dc02      	bgt.n	8006fac <__sflush_r+0x1c>
 8006fa6:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8006fa8:	2b00      	cmp	r3, #0
 8006faa:	dd48      	ble.n	800703e <__sflush_r+0xae>
 8006fac:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8006fae:	2e00      	cmp	r6, #0
 8006fb0:	d045      	beq.n	800703e <__sflush_r+0xae>
 8006fb2:	2300      	movs	r3, #0
 8006fb4:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8006fb8:	682f      	ldr	r7, [r5, #0]
 8006fba:	6a21      	ldr	r1, [r4, #32]
 8006fbc:	602b      	str	r3, [r5, #0]
 8006fbe:	d030      	beq.n	8007022 <__sflush_r+0x92>
 8006fc0:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8006fc2:	89a3      	ldrh	r3, [r4, #12]
 8006fc4:	0759      	lsls	r1, r3, #29
 8006fc6:	d505      	bpl.n	8006fd4 <__sflush_r+0x44>
 8006fc8:	6863      	ldr	r3, [r4, #4]
 8006fca:	1ad2      	subs	r2, r2, r3
 8006fcc:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8006fce:	b10b      	cbz	r3, 8006fd4 <__sflush_r+0x44>
 8006fd0:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8006fd2:	1ad2      	subs	r2, r2, r3
 8006fd4:	2300      	movs	r3, #0
 8006fd6:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8006fd8:	6a21      	ldr	r1, [r4, #32]
 8006fda:	4628      	mov	r0, r5
 8006fdc:	47b0      	blx	r6
 8006fde:	1c43      	adds	r3, r0, #1
 8006fe0:	89a3      	ldrh	r3, [r4, #12]
 8006fe2:	d106      	bne.n	8006ff2 <__sflush_r+0x62>
 8006fe4:	6829      	ldr	r1, [r5, #0]
 8006fe6:	291d      	cmp	r1, #29
 8006fe8:	d82b      	bhi.n	8007042 <__sflush_r+0xb2>
 8006fea:	4a2a      	ldr	r2, [pc, #168]	@ (8007094 <__sflush_r+0x104>)
 8006fec:	410a      	asrs	r2, r1
 8006fee:	07d6      	lsls	r6, r2, #31
 8006ff0:	d427      	bmi.n	8007042 <__sflush_r+0xb2>
 8006ff2:	2200      	movs	r2, #0
 8006ff4:	6062      	str	r2, [r4, #4]
 8006ff6:	04d9      	lsls	r1, r3, #19
 8006ff8:	6922      	ldr	r2, [r4, #16]
 8006ffa:	6022      	str	r2, [r4, #0]
 8006ffc:	d504      	bpl.n	8007008 <__sflush_r+0x78>
 8006ffe:	1c42      	adds	r2, r0, #1
 8007000:	d101      	bne.n	8007006 <__sflush_r+0x76>
 8007002:	682b      	ldr	r3, [r5, #0]
 8007004:	b903      	cbnz	r3, 8007008 <__sflush_r+0x78>
 8007006:	6560      	str	r0, [r4, #84]	@ 0x54
 8007008:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800700a:	602f      	str	r7, [r5, #0]
 800700c:	b1b9      	cbz	r1, 800703e <__sflush_r+0xae>
 800700e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8007012:	4299      	cmp	r1, r3
 8007014:	d002      	beq.n	800701c <__sflush_r+0x8c>
 8007016:	4628      	mov	r0, r5
 8007018:	f7ff f89e 	bl	8006158 <_free_r>
 800701c:	2300      	movs	r3, #0
 800701e:	6363      	str	r3, [r4, #52]	@ 0x34
 8007020:	e00d      	b.n	800703e <__sflush_r+0xae>
 8007022:	2301      	movs	r3, #1
 8007024:	4628      	mov	r0, r5
 8007026:	47b0      	blx	r6
 8007028:	4602      	mov	r2, r0
 800702a:	1c50      	adds	r0, r2, #1
 800702c:	d1c9      	bne.n	8006fc2 <__sflush_r+0x32>
 800702e:	682b      	ldr	r3, [r5, #0]
 8007030:	2b00      	cmp	r3, #0
 8007032:	d0c6      	beq.n	8006fc2 <__sflush_r+0x32>
 8007034:	2b1d      	cmp	r3, #29
 8007036:	d001      	beq.n	800703c <__sflush_r+0xac>
 8007038:	2b16      	cmp	r3, #22
 800703a:	d11e      	bne.n	800707a <__sflush_r+0xea>
 800703c:	602f      	str	r7, [r5, #0]
 800703e:	2000      	movs	r0, #0
 8007040:	e022      	b.n	8007088 <__sflush_r+0xf8>
 8007042:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007046:	b21b      	sxth	r3, r3
 8007048:	e01b      	b.n	8007082 <__sflush_r+0xf2>
 800704a:	690f      	ldr	r7, [r1, #16]
 800704c:	2f00      	cmp	r7, #0
 800704e:	d0f6      	beq.n	800703e <__sflush_r+0xae>
 8007050:	0793      	lsls	r3, r2, #30
 8007052:	680e      	ldr	r6, [r1, #0]
 8007054:	bf08      	it	eq
 8007056:	694b      	ldreq	r3, [r1, #20]
 8007058:	600f      	str	r7, [r1, #0]
 800705a:	bf18      	it	ne
 800705c:	2300      	movne	r3, #0
 800705e:	eba6 0807 	sub.w	r8, r6, r7
 8007062:	608b      	str	r3, [r1, #8]
 8007064:	f1b8 0f00 	cmp.w	r8, #0
 8007068:	dde9      	ble.n	800703e <__sflush_r+0xae>
 800706a:	6a21      	ldr	r1, [r4, #32]
 800706c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800706e:	4643      	mov	r3, r8
 8007070:	463a      	mov	r2, r7
 8007072:	4628      	mov	r0, r5
 8007074:	47b0      	blx	r6
 8007076:	2800      	cmp	r0, #0
 8007078:	dc08      	bgt.n	800708c <__sflush_r+0xfc>
 800707a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800707e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007082:	81a3      	strh	r3, [r4, #12]
 8007084:	f04f 30ff 	mov.w	r0, #4294967295
 8007088:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800708c:	4407      	add	r7, r0
 800708e:	eba8 0800 	sub.w	r8, r8, r0
 8007092:	e7e7      	b.n	8007064 <__sflush_r+0xd4>
 8007094:	dfbffffe 	.word	0xdfbffffe

08007098 <_fflush_r>:
 8007098:	b538      	push	{r3, r4, r5, lr}
 800709a:	690b      	ldr	r3, [r1, #16]
 800709c:	4605      	mov	r5, r0
 800709e:	460c      	mov	r4, r1
 80070a0:	b913      	cbnz	r3, 80070a8 <_fflush_r+0x10>
 80070a2:	2500      	movs	r5, #0
 80070a4:	4628      	mov	r0, r5
 80070a6:	bd38      	pop	{r3, r4, r5, pc}
 80070a8:	b118      	cbz	r0, 80070b2 <_fflush_r+0x1a>
 80070aa:	6a03      	ldr	r3, [r0, #32]
 80070ac:	b90b      	cbnz	r3, 80070b2 <_fflush_r+0x1a>
 80070ae:	f7fd ffd5 	bl	800505c <__sinit>
 80070b2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80070b6:	2b00      	cmp	r3, #0
 80070b8:	d0f3      	beq.n	80070a2 <_fflush_r+0xa>
 80070ba:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80070bc:	07d0      	lsls	r0, r2, #31
 80070be:	d404      	bmi.n	80070ca <_fflush_r+0x32>
 80070c0:	0599      	lsls	r1, r3, #22
 80070c2:	d402      	bmi.n	80070ca <_fflush_r+0x32>
 80070c4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80070c6:	f7fe f9f8 	bl	80054ba <__retarget_lock_acquire_recursive>
 80070ca:	4628      	mov	r0, r5
 80070cc:	4621      	mov	r1, r4
 80070ce:	f7ff ff5f 	bl	8006f90 <__sflush_r>
 80070d2:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80070d4:	07da      	lsls	r2, r3, #31
 80070d6:	4605      	mov	r5, r0
 80070d8:	d4e4      	bmi.n	80070a4 <_fflush_r+0xc>
 80070da:	89a3      	ldrh	r3, [r4, #12]
 80070dc:	059b      	lsls	r3, r3, #22
 80070de:	d4e1      	bmi.n	80070a4 <_fflush_r+0xc>
 80070e0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80070e2:	f7fe f9eb 	bl	80054bc <__retarget_lock_release_recursive>
 80070e6:	e7dd      	b.n	80070a4 <_fflush_r+0xc>

080070e8 <__swhatbuf_r>:
 80070e8:	b570      	push	{r4, r5, r6, lr}
 80070ea:	460c      	mov	r4, r1
 80070ec:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80070f0:	2900      	cmp	r1, #0
 80070f2:	b096      	sub	sp, #88	@ 0x58
 80070f4:	4615      	mov	r5, r2
 80070f6:	461e      	mov	r6, r3
 80070f8:	da0d      	bge.n	8007116 <__swhatbuf_r+0x2e>
 80070fa:	89a3      	ldrh	r3, [r4, #12]
 80070fc:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8007100:	f04f 0100 	mov.w	r1, #0
 8007104:	bf14      	ite	ne
 8007106:	2340      	movne	r3, #64	@ 0x40
 8007108:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800710c:	2000      	movs	r0, #0
 800710e:	6031      	str	r1, [r6, #0]
 8007110:	602b      	str	r3, [r5, #0]
 8007112:	b016      	add	sp, #88	@ 0x58
 8007114:	bd70      	pop	{r4, r5, r6, pc}
 8007116:	466a      	mov	r2, sp
 8007118:	f000 f862 	bl	80071e0 <_fstat_r>
 800711c:	2800      	cmp	r0, #0
 800711e:	dbec      	blt.n	80070fa <__swhatbuf_r+0x12>
 8007120:	9901      	ldr	r1, [sp, #4]
 8007122:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8007126:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800712a:	4259      	negs	r1, r3
 800712c:	4159      	adcs	r1, r3
 800712e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8007132:	e7eb      	b.n	800710c <__swhatbuf_r+0x24>

08007134 <__smakebuf_r>:
 8007134:	898b      	ldrh	r3, [r1, #12]
 8007136:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007138:	079d      	lsls	r5, r3, #30
 800713a:	4606      	mov	r6, r0
 800713c:	460c      	mov	r4, r1
 800713e:	d507      	bpl.n	8007150 <__smakebuf_r+0x1c>
 8007140:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8007144:	6023      	str	r3, [r4, #0]
 8007146:	6123      	str	r3, [r4, #16]
 8007148:	2301      	movs	r3, #1
 800714a:	6163      	str	r3, [r4, #20]
 800714c:	b003      	add	sp, #12
 800714e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007150:	ab01      	add	r3, sp, #4
 8007152:	466a      	mov	r2, sp
 8007154:	f7ff ffc8 	bl	80070e8 <__swhatbuf_r>
 8007158:	9f00      	ldr	r7, [sp, #0]
 800715a:	4605      	mov	r5, r0
 800715c:	4639      	mov	r1, r7
 800715e:	4630      	mov	r0, r6
 8007160:	f7ff f86e 	bl	8006240 <_malloc_r>
 8007164:	b948      	cbnz	r0, 800717a <__smakebuf_r+0x46>
 8007166:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800716a:	059a      	lsls	r2, r3, #22
 800716c:	d4ee      	bmi.n	800714c <__smakebuf_r+0x18>
 800716e:	f023 0303 	bic.w	r3, r3, #3
 8007172:	f043 0302 	orr.w	r3, r3, #2
 8007176:	81a3      	strh	r3, [r4, #12]
 8007178:	e7e2      	b.n	8007140 <__smakebuf_r+0xc>
 800717a:	89a3      	ldrh	r3, [r4, #12]
 800717c:	6020      	str	r0, [r4, #0]
 800717e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007182:	81a3      	strh	r3, [r4, #12]
 8007184:	9b01      	ldr	r3, [sp, #4]
 8007186:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800718a:	b15b      	cbz	r3, 80071a4 <__smakebuf_r+0x70>
 800718c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007190:	4630      	mov	r0, r6
 8007192:	f000 f837 	bl	8007204 <_isatty_r>
 8007196:	b128      	cbz	r0, 80071a4 <__smakebuf_r+0x70>
 8007198:	89a3      	ldrh	r3, [r4, #12]
 800719a:	f023 0303 	bic.w	r3, r3, #3
 800719e:	f043 0301 	orr.w	r3, r3, #1
 80071a2:	81a3      	strh	r3, [r4, #12]
 80071a4:	89a3      	ldrh	r3, [r4, #12]
 80071a6:	431d      	orrs	r5, r3
 80071a8:	81a5      	strh	r5, [r4, #12]
 80071aa:	e7cf      	b.n	800714c <__smakebuf_r+0x18>

080071ac <memmove>:
 80071ac:	4288      	cmp	r0, r1
 80071ae:	b510      	push	{r4, lr}
 80071b0:	eb01 0402 	add.w	r4, r1, r2
 80071b4:	d902      	bls.n	80071bc <memmove+0x10>
 80071b6:	4284      	cmp	r4, r0
 80071b8:	4623      	mov	r3, r4
 80071ba:	d807      	bhi.n	80071cc <memmove+0x20>
 80071bc:	1e43      	subs	r3, r0, #1
 80071be:	42a1      	cmp	r1, r4
 80071c0:	d008      	beq.n	80071d4 <memmove+0x28>
 80071c2:	f811 2b01 	ldrb.w	r2, [r1], #1
 80071c6:	f803 2f01 	strb.w	r2, [r3, #1]!
 80071ca:	e7f8      	b.n	80071be <memmove+0x12>
 80071cc:	4402      	add	r2, r0
 80071ce:	4601      	mov	r1, r0
 80071d0:	428a      	cmp	r2, r1
 80071d2:	d100      	bne.n	80071d6 <memmove+0x2a>
 80071d4:	bd10      	pop	{r4, pc}
 80071d6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80071da:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80071de:	e7f7      	b.n	80071d0 <memmove+0x24>

080071e0 <_fstat_r>:
 80071e0:	b538      	push	{r3, r4, r5, lr}
 80071e2:	4d07      	ldr	r5, [pc, #28]	@ (8007200 <_fstat_r+0x20>)
 80071e4:	2300      	movs	r3, #0
 80071e6:	4604      	mov	r4, r0
 80071e8:	4608      	mov	r0, r1
 80071ea:	4611      	mov	r1, r2
 80071ec:	602b      	str	r3, [r5, #0]
 80071ee:	f7fa fdeb 	bl	8001dc8 <_fstat>
 80071f2:	1c43      	adds	r3, r0, #1
 80071f4:	d102      	bne.n	80071fc <_fstat_r+0x1c>
 80071f6:	682b      	ldr	r3, [r5, #0]
 80071f8:	b103      	cbz	r3, 80071fc <_fstat_r+0x1c>
 80071fa:	6023      	str	r3, [r4, #0]
 80071fc:	bd38      	pop	{r3, r4, r5, pc}
 80071fe:	bf00      	nop
 8007200:	20000564 	.word	0x20000564

08007204 <_isatty_r>:
 8007204:	b538      	push	{r3, r4, r5, lr}
 8007206:	4d06      	ldr	r5, [pc, #24]	@ (8007220 <_isatty_r+0x1c>)
 8007208:	2300      	movs	r3, #0
 800720a:	4604      	mov	r4, r0
 800720c:	4608      	mov	r0, r1
 800720e:	602b      	str	r3, [r5, #0]
 8007210:	f7fa fdea 	bl	8001de8 <_isatty>
 8007214:	1c43      	adds	r3, r0, #1
 8007216:	d102      	bne.n	800721e <_isatty_r+0x1a>
 8007218:	682b      	ldr	r3, [r5, #0]
 800721a:	b103      	cbz	r3, 800721e <_isatty_r+0x1a>
 800721c:	6023      	str	r3, [r4, #0]
 800721e:	bd38      	pop	{r3, r4, r5, pc}
 8007220:	20000564 	.word	0x20000564

08007224 <_sbrk_r>:
 8007224:	b538      	push	{r3, r4, r5, lr}
 8007226:	4d06      	ldr	r5, [pc, #24]	@ (8007240 <_sbrk_r+0x1c>)
 8007228:	2300      	movs	r3, #0
 800722a:	4604      	mov	r4, r0
 800722c:	4608      	mov	r0, r1
 800722e:	602b      	str	r3, [r5, #0]
 8007230:	f7fa fdf2 	bl	8001e18 <_sbrk>
 8007234:	1c43      	adds	r3, r0, #1
 8007236:	d102      	bne.n	800723e <_sbrk_r+0x1a>
 8007238:	682b      	ldr	r3, [r5, #0]
 800723a:	b103      	cbz	r3, 800723e <_sbrk_r+0x1a>
 800723c:	6023      	str	r3, [r4, #0]
 800723e:	bd38      	pop	{r3, r4, r5, pc}
 8007240:	20000564 	.word	0x20000564

08007244 <memcpy>:
 8007244:	440a      	add	r2, r1
 8007246:	4291      	cmp	r1, r2
 8007248:	f100 33ff 	add.w	r3, r0, #4294967295
 800724c:	d100      	bne.n	8007250 <memcpy+0xc>
 800724e:	4770      	bx	lr
 8007250:	b510      	push	{r4, lr}
 8007252:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007256:	f803 4f01 	strb.w	r4, [r3, #1]!
 800725a:	4291      	cmp	r1, r2
 800725c:	d1f9      	bne.n	8007252 <memcpy+0xe>
 800725e:	bd10      	pop	{r4, pc}

08007260 <__assert_func>:
 8007260:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8007262:	4614      	mov	r4, r2
 8007264:	461a      	mov	r2, r3
 8007266:	4b09      	ldr	r3, [pc, #36]	@ (800728c <__assert_func+0x2c>)
 8007268:	681b      	ldr	r3, [r3, #0]
 800726a:	4605      	mov	r5, r0
 800726c:	68d8      	ldr	r0, [r3, #12]
 800726e:	b954      	cbnz	r4, 8007286 <__assert_func+0x26>
 8007270:	4b07      	ldr	r3, [pc, #28]	@ (8007290 <__assert_func+0x30>)
 8007272:	461c      	mov	r4, r3
 8007274:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8007278:	9100      	str	r1, [sp, #0]
 800727a:	462b      	mov	r3, r5
 800727c:	4905      	ldr	r1, [pc, #20]	@ (8007294 <__assert_func+0x34>)
 800727e:	f000 f86f 	bl	8007360 <fiprintf>
 8007282:	f000 f87f 	bl	8007384 <abort>
 8007286:	4b04      	ldr	r3, [pc, #16]	@ (8007298 <__assert_func+0x38>)
 8007288:	e7f4      	b.n	8007274 <__assert_func+0x14>
 800728a:	bf00      	nop
 800728c:	200000a8 	.word	0x200000a8
 8007290:	08007e56 	.word	0x08007e56
 8007294:	08007e28 	.word	0x08007e28
 8007298:	08007e1b 	.word	0x08007e1b

0800729c <_calloc_r>:
 800729c:	b570      	push	{r4, r5, r6, lr}
 800729e:	fba1 5402 	umull	r5, r4, r1, r2
 80072a2:	b93c      	cbnz	r4, 80072b4 <_calloc_r+0x18>
 80072a4:	4629      	mov	r1, r5
 80072a6:	f7fe ffcb 	bl	8006240 <_malloc_r>
 80072aa:	4606      	mov	r6, r0
 80072ac:	b928      	cbnz	r0, 80072ba <_calloc_r+0x1e>
 80072ae:	2600      	movs	r6, #0
 80072b0:	4630      	mov	r0, r6
 80072b2:	bd70      	pop	{r4, r5, r6, pc}
 80072b4:	220c      	movs	r2, #12
 80072b6:	6002      	str	r2, [r0, #0]
 80072b8:	e7f9      	b.n	80072ae <_calloc_r+0x12>
 80072ba:	462a      	mov	r2, r5
 80072bc:	4621      	mov	r1, r4
 80072be:	f7fe f87f 	bl	80053c0 <memset>
 80072c2:	e7f5      	b.n	80072b0 <_calloc_r+0x14>

080072c4 <__ascii_mbtowc>:
 80072c4:	b082      	sub	sp, #8
 80072c6:	b901      	cbnz	r1, 80072ca <__ascii_mbtowc+0x6>
 80072c8:	a901      	add	r1, sp, #4
 80072ca:	b142      	cbz	r2, 80072de <__ascii_mbtowc+0x1a>
 80072cc:	b14b      	cbz	r3, 80072e2 <__ascii_mbtowc+0x1e>
 80072ce:	7813      	ldrb	r3, [r2, #0]
 80072d0:	600b      	str	r3, [r1, #0]
 80072d2:	7812      	ldrb	r2, [r2, #0]
 80072d4:	1e10      	subs	r0, r2, #0
 80072d6:	bf18      	it	ne
 80072d8:	2001      	movne	r0, #1
 80072da:	b002      	add	sp, #8
 80072dc:	4770      	bx	lr
 80072de:	4610      	mov	r0, r2
 80072e0:	e7fb      	b.n	80072da <__ascii_mbtowc+0x16>
 80072e2:	f06f 0001 	mvn.w	r0, #1
 80072e6:	e7f8      	b.n	80072da <__ascii_mbtowc+0x16>

080072e8 <_realloc_r>:
 80072e8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80072ec:	4680      	mov	r8, r0
 80072ee:	4615      	mov	r5, r2
 80072f0:	460c      	mov	r4, r1
 80072f2:	b921      	cbnz	r1, 80072fe <_realloc_r+0x16>
 80072f4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80072f8:	4611      	mov	r1, r2
 80072fa:	f7fe bfa1 	b.w	8006240 <_malloc_r>
 80072fe:	b92a      	cbnz	r2, 800730c <_realloc_r+0x24>
 8007300:	f7fe ff2a 	bl	8006158 <_free_r>
 8007304:	2400      	movs	r4, #0
 8007306:	4620      	mov	r0, r4
 8007308:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800730c:	f000 f841 	bl	8007392 <_malloc_usable_size_r>
 8007310:	4285      	cmp	r5, r0
 8007312:	4606      	mov	r6, r0
 8007314:	d802      	bhi.n	800731c <_realloc_r+0x34>
 8007316:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 800731a:	d8f4      	bhi.n	8007306 <_realloc_r+0x1e>
 800731c:	4629      	mov	r1, r5
 800731e:	4640      	mov	r0, r8
 8007320:	f7fe ff8e 	bl	8006240 <_malloc_r>
 8007324:	4607      	mov	r7, r0
 8007326:	2800      	cmp	r0, #0
 8007328:	d0ec      	beq.n	8007304 <_realloc_r+0x1c>
 800732a:	42b5      	cmp	r5, r6
 800732c:	462a      	mov	r2, r5
 800732e:	4621      	mov	r1, r4
 8007330:	bf28      	it	cs
 8007332:	4632      	movcs	r2, r6
 8007334:	f7ff ff86 	bl	8007244 <memcpy>
 8007338:	4621      	mov	r1, r4
 800733a:	4640      	mov	r0, r8
 800733c:	f7fe ff0c 	bl	8006158 <_free_r>
 8007340:	463c      	mov	r4, r7
 8007342:	e7e0      	b.n	8007306 <_realloc_r+0x1e>

08007344 <__ascii_wctomb>:
 8007344:	4603      	mov	r3, r0
 8007346:	4608      	mov	r0, r1
 8007348:	b141      	cbz	r1, 800735c <__ascii_wctomb+0x18>
 800734a:	2aff      	cmp	r2, #255	@ 0xff
 800734c:	d904      	bls.n	8007358 <__ascii_wctomb+0x14>
 800734e:	228a      	movs	r2, #138	@ 0x8a
 8007350:	601a      	str	r2, [r3, #0]
 8007352:	f04f 30ff 	mov.w	r0, #4294967295
 8007356:	4770      	bx	lr
 8007358:	700a      	strb	r2, [r1, #0]
 800735a:	2001      	movs	r0, #1
 800735c:	4770      	bx	lr
	...

08007360 <fiprintf>:
 8007360:	b40e      	push	{r1, r2, r3}
 8007362:	b503      	push	{r0, r1, lr}
 8007364:	4601      	mov	r1, r0
 8007366:	ab03      	add	r3, sp, #12
 8007368:	4805      	ldr	r0, [pc, #20]	@ (8007380 <fiprintf+0x20>)
 800736a:	f853 2b04 	ldr.w	r2, [r3], #4
 800736e:	6800      	ldr	r0, [r0, #0]
 8007370:	9301      	str	r3, [sp, #4]
 8007372:	f7ff fcf5 	bl	8006d60 <_vfiprintf_r>
 8007376:	b002      	add	sp, #8
 8007378:	f85d eb04 	ldr.w	lr, [sp], #4
 800737c:	b003      	add	sp, #12
 800737e:	4770      	bx	lr
 8007380:	200000a8 	.word	0x200000a8

08007384 <abort>:
 8007384:	b508      	push	{r3, lr}
 8007386:	2006      	movs	r0, #6
 8007388:	f000 f834 	bl	80073f4 <raise>
 800738c:	2001      	movs	r0, #1
 800738e:	f7fa fce7 	bl	8001d60 <_exit>

08007392 <_malloc_usable_size_r>:
 8007392:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007396:	1f18      	subs	r0, r3, #4
 8007398:	2b00      	cmp	r3, #0
 800739a:	bfbc      	itt	lt
 800739c:	580b      	ldrlt	r3, [r1, r0]
 800739e:	18c0      	addlt	r0, r0, r3
 80073a0:	4770      	bx	lr

080073a2 <_raise_r>:
 80073a2:	291f      	cmp	r1, #31
 80073a4:	b538      	push	{r3, r4, r5, lr}
 80073a6:	4605      	mov	r5, r0
 80073a8:	460c      	mov	r4, r1
 80073aa:	d904      	bls.n	80073b6 <_raise_r+0x14>
 80073ac:	2316      	movs	r3, #22
 80073ae:	6003      	str	r3, [r0, #0]
 80073b0:	f04f 30ff 	mov.w	r0, #4294967295
 80073b4:	bd38      	pop	{r3, r4, r5, pc}
 80073b6:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 80073b8:	b112      	cbz	r2, 80073c0 <_raise_r+0x1e>
 80073ba:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80073be:	b94b      	cbnz	r3, 80073d4 <_raise_r+0x32>
 80073c0:	4628      	mov	r0, r5
 80073c2:	f000 f831 	bl	8007428 <_getpid_r>
 80073c6:	4622      	mov	r2, r4
 80073c8:	4601      	mov	r1, r0
 80073ca:	4628      	mov	r0, r5
 80073cc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80073d0:	f000 b818 	b.w	8007404 <_kill_r>
 80073d4:	2b01      	cmp	r3, #1
 80073d6:	d00a      	beq.n	80073ee <_raise_r+0x4c>
 80073d8:	1c59      	adds	r1, r3, #1
 80073da:	d103      	bne.n	80073e4 <_raise_r+0x42>
 80073dc:	2316      	movs	r3, #22
 80073de:	6003      	str	r3, [r0, #0]
 80073e0:	2001      	movs	r0, #1
 80073e2:	e7e7      	b.n	80073b4 <_raise_r+0x12>
 80073e4:	2100      	movs	r1, #0
 80073e6:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 80073ea:	4620      	mov	r0, r4
 80073ec:	4798      	blx	r3
 80073ee:	2000      	movs	r0, #0
 80073f0:	e7e0      	b.n	80073b4 <_raise_r+0x12>
	...

080073f4 <raise>:
 80073f4:	4b02      	ldr	r3, [pc, #8]	@ (8007400 <raise+0xc>)
 80073f6:	4601      	mov	r1, r0
 80073f8:	6818      	ldr	r0, [r3, #0]
 80073fa:	f7ff bfd2 	b.w	80073a2 <_raise_r>
 80073fe:	bf00      	nop
 8007400:	200000a8 	.word	0x200000a8

08007404 <_kill_r>:
 8007404:	b538      	push	{r3, r4, r5, lr}
 8007406:	4d07      	ldr	r5, [pc, #28]	@ (8007424 <_kill_r+0x20>)
 8007408:	2300      	movs	r3, #0
 800740a:	4604      	mov	r4, r0
 800740c:	4608      	mov	r0, r1
 800740e:	4611      	mov	r1, r2
 8007410:	602b      	str	r3, [r5, #0]
 8007412:	f7fa fc95 	bl	8001d40 <_kill>
 8007416:	1c43      	adds	r3, r0, #1
 8007418:	d102      	bne.n	8007420 <_kill_r+0x1c>
 800741a:	682b      	ldr	r3, [r5, #0]
 800741c:	b103      	cbz	r3, 8007420 <_kill_r+0x1c>
 800741e:	6023      	str	r3, [r4, #0]
 8007420:	bd38      	pop	{r3, r4, r5, pc}
 8007422:	bf00      	nop
 8007424:	20000564 	.word	0x20000564

08007428 <_getpid_r>:
 8007428:	f7fa bc82 	b.w	8001d30 <_getpid>

0800742c <atan2>:
 800742c:	f000 baa8 	b.w	8007980 <__ieee754_atan2>

08007430 <sqrt>:
 8007430:	b538      	push	{r3, r4, r5, lr}
 8007432:	ed2d 8b02 	vpush	{d8}
 8007436:	ec55 4b10 	vmov	r4, r5, d0
 800743a:	f000 f9c5 	bl	80077c8 <__ieee754_sqrt>
 800743e:	4622      	mov	r2, r4
 8007440:	462b      	mov	r3, r5
 8007442:	4620      	mov	r0, r4
 8007444:	4629      	mov	r1, r5
 8007446:	eeb0 8a40 	vmov.f32	s16, s0
 800744a:	eef0 8a60 	vmov.f32	s17, s1
 800744e:	f7f9 fb75 	bl	8000b3c <__aeabi_dcmpun>
 8007452:	b990      	cbnz	r0, 800747a <sqrt+0x4a>
 8007454:	2200      	movs	r2, #0
 8007456:	2300      	movs	r3, #0
 8007458:	4620      	mov	r0, r4
 800745a:	4629      	mov	r1, r5
 800745c:	f7f9 fb46 	bl	8000aec <__aeabi_dcmplt>
 8007460:	b158      	cbz	r0, 800747a <sqrt+0x4a>
 8007462:	f7fd ffff 	bl	8005464 <__errno>
 8007466:	2321      	movs	r3, #33	@ 0x21
 8007468:	6003      	str	r3, [r0, #0]
 800746a:	2200      	movs	r2, #0
 800746c:	2300      	movs	r3, #0
 800746e:	4610      	mov	r0, r2
 8007470:	4619      	mov	r1, r3
 8007472:	f7f9 f9f3 	bl	800085c <__aeabi_ddiv>
 8007476:	ec41 0b18 	vmov	d8, r0, r1
 800747a:	eeb0 0a48 	vmov.f32	s0, s16
 800747e:	eef0 0a68 	vmov.f32	s1, s17
 8007482:	ecbd 8b02 	vpop	{d8}
 8007486:	bd38      	pop	{r3, r4, r5, pc}

08007488 <atan>:
 8007488:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800748c:	ec55 4b10 	vmov	r4, r5, d0
 8007490:	4bbf      	ldr	r3, [pc, #764]	@ (8007790 <atan+0x308>)
 8007492:	f025 4600 	bic.w	r6, r5, #2147483648	@ 0x80000000
 8007496:	429e      	cmp	r6, r3
 8007498:	46ab      	mov	fp, r5
 800749a:	d918      	bls.n	80074ce <atan+0x46>
 800749c:	4bbd      	ldr	r3, [pc, #756]	@ (8007794 <atan+0x30c>)
 800749e:	429e      	cmp	r6, r3
 80074a0:	d801      	bhi.n	80074a6 <atan+0x1e>
 80074a2:	d109      	bne.n	80074b8 <atan+0x30>
 80074a4:	b144      	cbz	r4, 80074b8 <atan+0x30>
 80074a6:	4622      	mov	r2, r4
 80074a8:	462b      	mov	r3, r5
 80074aa:	4620      	mov	r0, r4
 80074ac:	4629      	mov	r1, r5
 80074ae:	f7f8 fef5 	bl	800029c <__adddf3>
 80074b2:	4604      	mov	r4, r0
 80074b4:	460d      	mov	r5, r1
 80074b6:	e006      	b.n	80074c6 <atan+0x3e>
 80074b8:	f1bb 0f00 	cmp.w	fp, #0
 80074bc:	f340 812b 	ble.w	8007716 <atan+0x28e>
 80074c0:	a597      	add	r5, pc, #604	@ (adr r5, 8007720 <atan+0x298>)
 80074c2:	e9d5 4500 	ldrd	r4, r5, [r5]
 80074c6:	ec45 4b10 	vmov	d0, r4, r5
 80074ca:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80074ce:	4bb2      	ldr	r3, [pc, #712]	@ (8007798 <atan+0x310>)
 80074d0:	429e      	cmp	r6, r3
 80074d2:	d813      	bhi.n	80074fc <atan+0x74>
 80074d4:	f1a3 73de 	sub.w	r3, r3, #29097984	@ 0x1bc0000
 80074d8:	429e      	cmp	r6, r3
 80074da:	d80c      	bhi.n	80074f6 <atan+0x6e>
 80074dc:	a392      	add	r3, pc, #584	@ (adr r3, 8007728 <atan+0x2a0>)
 80074de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80074e2:	4620      	mov	r0, r4
 80074e4:	4629      	mov	r1, r5
 80074e6:	f7f8 fed9 	bl	800029c <__adddf3>
 80074ea:	4bac      	ldr	r3, [pc, #688]	@ (800779c <atan+0x314>)
 80074ec:	2200      	movs	r2, #0
 80074ee:	f7f9 fb1b 	bl	8000b28 <__aeabi_dcmpgt>
 80074f2:	2800      	cmp	r0, #0
 80074f4:	d1e7      	bne.n	80074c6 <atan+0x3e>
 80074f6:	f04f 3aff 	mov.w	sl, #4294967295
 80074fa:	e029      	b.n	8007550 <atan+0xc8>
 80074fc:	f000 f95c 	bl	80077b8 <fabs>
 8007500:	4ba7      	ldr	r3, [pc, #668]	@ (80077a0 <atan+0x318>)
 8007502:	429e      	cmp	r6, r3
 8007504:	ec55 4b10 	vmov	r4, r5, d0
 8007508:	f200 80bc 	bhi.w	8007684 <atan+0x1fc>
 800750c:	f5a3 2350 	sub.w	r3, r3, #851968	@ 0xd0000
 8007510:	429e      	cmp	r6, r3
 8007512:	f200 809e 	bhi.w	8007652 <atan+0x1ca>
 8007516:	4622      	mov	r2, r4
 8007518:	462b      	mov	r3, r5
 800751a:	4620      	mov	r0, r4
 800751c:	4629      	mov	r1, r5
 800751e:	f7f8 febd 	bl	800029c <__adddf3>
 8007522:	4b9e      	ldr	r3, [pc, #632]	@ (800779c <atan+0x314>)
 8007524:	2200      	movs	r2, #0
 8007526:	f7f8 feb7 	bl	8000298 <__aeabi_dsub>
 800752a:	2200      	movs	r2, #0
 800752c:	4606      	mov	r6, r0
 800752e:	460f      	mov	r7, r1
 8007530:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8007534:	4620      	mov	r0, r4
 8007536:	4629      	mov	r1, r5
 8007538:	f7f8 feb0 	bl	800029c <__adddf3>
 800753c:	4602      	mov	r2, r0
 800753e:	460b      	mov	r3, r1
 8007540:	4630      	mov	r0, r6
 8007542:	4639      	mov	r1, r7
 8007544:	f7f9 f98a 	bl	800085c <__aeabi_ddiv>
 8007548:	f04f 0a00 	mov.w	sl, #0
 800754c:	4604      	mov	r4, r0
 800754e:	460d      	mov	r5, r1
 8007550:	4622      	mov	r2, r4
 8007552:	462b      	mov	r3, r5
 8007554:	4620      	mov	r0, r4
 8007556:	4629      	mov	r1, r5
 8007558:	f7f9 f856 	bl	8000608 <__aeabi_dmul>
 800755c:	4602      	mov	r2, r0
 800755e:	460b      	mov	r3, r1
 8007560:	4680      	mov	r8, r0
 8007562:	4689      	mov	r9, r1
 8007564:	f7f9 f850 	bl	8000608 <__aeabi_dmul>
 8007568:	a371      	add	r3, pc, #452	@ (adr r3, 8007730 <atan+0x2a8>)
 800756a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800756e:	4606      	mov	r6, r0
 8007570:	460f      	mov	r7, r1
 8007572:	f7f9 f849 	bl	8000608 <__aeabi_dmul>
 8007576:	a370      	add	r3, pc, #448	@ (adr r3, 8007738 <atan+0x2b0>)
 8007578:	e9d3 2300 	ldrd	r2, r3, [r3]
 800757c:	f7f8 fe8e 	bl	800029c <__adddf3>
 8007580:	4632      	mov	r2, r6
 8007582:	463b      	mov	r3, r7
 8007584:	f7f9 f840 	bl	8000608 <__aeabi_dmul>
 8007588:	a36d      	add	r3, pc, #436	@ (adr r3, 8007740 <atan+0x2b8>)
 800758a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800758e:	f7f8 fe85 	bl	800029c <__adddf3>
 8007592:	4632      	mov	r2, r6
 8007594:	463b      	mov	r3, r7
 8007596:	f7f9 f837 	bl	8000608 <__aeabi_dmul>
 800759a:	a36b      	add	r3, pc, #428	@ (adr r3, 8007748 <atan+0x2c0>)
 800759c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80075a0:	f7f8 fe7c 	bl	800029c <__adddf3>
 80075a4:	4632      	mov	r2, r6
 80075a6:	463b      	mov	r3, r7
 80075a8:	f7f9 f82e 	bl	8000608 <__aeabi_dmul>
 80075ac:	a368      	add	r3, pc, #416	@ (adr r3, 8007750 <atan+0x2c8>)
 80075ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80075b2:	f7f8 fe73 	bl	800029c <__adddf3>
 80075b6:	4632      	mov	r2, r6
 80075b8:	463b      	mov	r3, r7
 80075ba:	f7f9 f825 	bl	8000608 <__aeabi_dmul>
 80075be:	a366      	add	r3, pc, #408	@ (adr r3, 8007758 <atan+0x2d0>)
 80075c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80075c4:	f7f8 fe6a 	bl	800029c <__adddf3>
 80075c8:	4642      	mov	r2, r8
 80075ca:	464b      	mov	r3, r9
 80075cc:	f7f9 f81c 	bl	8000608 <__aeabi_dmul>
 80075d0:	a363      	add	r3, pc, #396	@ (adr r3, 8007760 <atan+0x2d8>)
 80075d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80075d6:	4680      	mov	r8, r0
 80075d8:	4689      	mov	r9, r1
 80075da:	4630      	mov	r0, r6
 80075dc:	4639      	mov	r1, r7
 80075de:	f7f9 f813 	bl	8000608 <__aeabi_dmul>
 80075e2:	a361      	add	r3, pc, #388	@ (adr r3, 8007768 <atan+0x2e0>)
 80075e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80075e8:	f7f8 fe56 	bl	8000298 <__aeabi_dsub>
 80075ec:	4632      	mov	r2, r6
 80075ee:	463b      	mov	r3, r7
 80075f0:	f7f9 f80a 	bl	8000608 <__aeabi_dmul>
 80075f4:	a35e      	add	r3, pc, #376	@ (adr r3, 8007770 <atan+0x2e8>)
 80075f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80075fa:	f7f8 fe4d 	bl	8000298 <__aeabi_dsub>
 80075fe:	4632      	mov	r2, r6
 8007600:	463b      	mov	r3, r7
 8007602:	f7f9 f801 	bl	8000608 <__aeabi_dmul>
 8007606:	a35c      	add	r3, pc, #368	@ (adr r3, 8007778 <atan+0x2f0>)
 8007608:	e9d3 2300 	ldrd	r2, r3, [r3]
 800760c:	f7f8 fe44 	bl	8000298 <__aeabi_dsub>
 8007610:	4632      	mov	r2, r6
 8007612:	463b      	mov	r3, r7
 8007614:	f7f8 fff8 	bl	8000608 <__aeabi_dmul>
 8007618:	a359      	add	r3, pc, #356	@ (adr r3, 8007780 <atan+0x2f8>)
 800761a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800761e:	f7f8 fe3b 	bl	8000298 <__aeabi_dsub>
 8007622:	4632      	mov	r2, r6
 8007624:	463b      	mov	r3, r7
 8007626:	f7f8 ffef 	bl	8000608 <__aeabi_dmul>
 800762a:	4602      	mov	r2, r0
 800762c:	460b      	mov	r3, r1
 800762e:	4640      	mov	r0, r8
 8007630:	4649      	mov	r1, r9
 8007632:	f7f8 fe33 	bl	800029c <__adddf3>
 8007636:	4622      	mov	r2, r4
 8007638:	462b      	mov	r3, r5
 800763a:	f7f8 ffe5 	bl	8000608 <__aeabi_dmul>
 800763e:	f1ba 3fff 	cmp.w	sl, #4294967295
 8007642:	4602      	mov	r2, r0
 8007644:	460b      	mov	r3, r1
 8007646:	d148      	bne.n	80076da <atan+0x252>
 8007648:	4620      	mov	r0, r4
 800764a:	4629      	mov	r1, r5
 800764c:	f7f8 fe24 	bl	8000298 <__aeabi_dsub>
 8007650:	e72f      	b.n	80074b2 <atan+0x2a>
 8007652:	4b52      	ldr	r3, [pc, #328]	@ (800779c <atan+0x314>)
 8007654:	2200      	movs	r2, #0
 8007656:	4620      	mov	r0, r4
 8007658:	4629      	mov	r1, r5
 800765a:	f7f8 fe1d 	bl	8000298 <__aeabi_dsub>
 800765e:	4b4f      	ldr	r3, [pc, #316]	@ (800779c <atan+0x314>)
 8007660:	4606      	mov	r6, r0
 8007662:	460f      	mov	r7, r1
 8007664:	2200      	movs	r2, #0
 8007666:	4620      	mov	r0, r4
 8007668:	4629      	mov	r1, r5
 800766a:	f7f8 fe17 	bl	800029c <__adddf3>
 800766e:	4602      	mov	r2, r0
 8007670:	460b      	mov	r3, r1
 8007672:	4630      	mov	r0, r6
 8007674:	4639      	mov	r1, r7
 8007676:	f7f9 f8f1 	bl	800085c <__aeabi_ddiv>
 800767a:	f04f 0a01 	mov.w	sl, #1
 800767e:	4604      	mov	r4, r0
 8007680:	460d      	mov	r5, r1
 8007682:	e765      	b.n	8007550 <atan+0xc8>
 8007684:	4b47      	ldr	r3, [pc, #284]	@ (80077a4 <atan+0x31c>)
 8007686:	429e      	cmp	r6, r3
 8007688:	d21c      	bcs.n	80076c4 <atan+0x23c>
 800768a:	4b47      	ldr	r3, [pc, #284]	@ (80077a8 <atan+0x320>)
 800768c:	2200      	movs	r2, #0
 800768e:	4620      	mov	r0, r4
 8007690:	4629      	mov	r1, r5
 8007692:	f7f8 fe01 	bl	8000298 <__aeabi_dsub>
 8007696:	4b44      	ldr	r3, [pc, #272]	@ (80077a8 <atan+0x320>)
 8007698:	4606      	mov	r6, r0
 800769a:	460f      	mov	r7, r1
 800769c:	2200      	movs	r2, #0
 800769e:	4620      	mov	r0, r4
 80076a0:	4629      	mov	r1, r5
 80076a2:	f7f8 ffb1 	bl	8000608 <__aeabi_dmul>
 80076a6:	4b3d      	ldr	r3, [pc, #244]	@ (800779c <atan+0x314>)
 80076a8:	2200      	movs	r2, #0
 80076aa:	f7f8 fdf7 	bl	800029c <__adddf3>
 80076ae:	4602      	mov	r2, r0
 80076b0:	460b      	mov	r3, r1
 80076b2:	4630      	mov	r0, r6
 80076b4:	4639      	mov	r1, r7
 80076b6:	f7f9 f8d1 	bl	800085c <__aeabi_ddiv>
 80076ba:	f04f 0a02 	mov.w	sl, #2
 80076be:	4604      	mov	r4, r0
 80076c0:	460d      	mov	r5, r1
 80076c2:	e745      	b.n	8007550 <atan+0xc8>
 80076c4:	4622      	mov	r2, r4
 80076c6:	462b      	mov	r3, r5
 80076c8:	4938      	ldr	r1, [pc, #224]	@ (80077ac <atan+0x324>)
 80076ca:	2000      	movs	r0, #0
 80076cc:	f7f9 f8c6 	bl	800085c <__aeabi_ddiv>
 80076d0:	f04f 0a03 	mov.w	sl, #3
 80076d4:	4604      	mov	r4, r0
 80076d6:	460d      	mov	r5, r1
 80076d8:	e73a      	b.n	8007550 <atan+0xc8>
 80076da:	4b35      	ldr	r3, [pc, #212]	@ (80077b0 <atan+0x328>)
 80076dc:	4e35      	ldr	r6, [pc, #212]	@ (80077b4 <atan+0x32c>)
 80076de:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 80076e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80076e6:	f7f8 fdd7 	bl	8000298 <__aeabi_dsub>
 80076ea:	4622      	mov	r2, r4
 80076ec:	462b      	mov	r3, r5
 80076ee:	f7f8 fdd3 	bl	8000298 <__aeabi_dsub>
 80076f2:	eb06 06ca 	add.w	r6, r6, sl, lsl #3
 80076f6:	4602      	mov	r2, r0
 80076f8:	460b      	mov	r3, r1
 80076fa:	e9d6 0100 	ldrd	r0, r1, [r6]
 80076fe:	f7f8 fdcb 	bl	8000298 <__aeabi_dsub>
 8007702:	f1bb 0f00 	cmp.w	fp, #0
 8007706:	4604      	mov	r4, r0
 8007708:	460d      	mov	r5, r1
 800770a:	f6bf aedc 	bge.w	80074c6 <atan+0x3e>
 800770e:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8007712:	461d      	mov	r5, r3
 8007714:	e6d7      	b.n	80074c6 <atan+0x3e>
 8007716:	a51c      	add	r5, pc, #112	@ (adr r5, 8007788 <atan+0x300>)
 8007718:	e9d5 4500 	ldrd	r4, r5, [r5]
 800771c:	e6d3      	b.n	80074c6 <atan+0x3e>
 800771e:	bf00      	nop
 8007720:	54442d18 	.word	0x54442d18
 8007724:	3ff921fb 	.word	0x3ff921fb
 8007728:	8800759c 	.word	0x8800759c
 800772c:	7e37e43c 	.word	0x7e37e43c
 8007730:	e322da11 	.word	0xe322da11
 8007734:	3f90ad3a 	.word	0x3f90ad3a
 8007738:	24760deb 	.word	0x24760deb
 800773c:	3fa97b4b 	.word	0x3fa97b4b
 8007740:	a0d03d51 	.word	0xa0d03d51
 8007744:	3fb10d66 	.word	0x3fb10d66
 8007748:	c54c206e 	.word	0xc54c206e
 800774c:	3fb745cd 	.word	0x3fb745cd
 8007750:	920083ff 	.word	0x920083ff
 8007754:	3fc24924 	.word	0x3fc24924
 8007758:	5555550d 	.word	0x5555550d
 800775c:	3fd55555 	.word	0x3fd55555
 8007760:	2c6a6c2f 	.word	0x2c6a6c2f
 8007764:	bfa2b444 	.word	0xbfa2b444
 8007768:	52defd9a 	.word	0x52defd9a
 800776c:	3fadde2d 	.word	0x3fadde2d
 8007770:	af749a6d 	.word	0xaf749a6d
 8007774:	3fb3b0f2 	.word	0x3fb3b0f2
 8007778:	fe231671 	.word	0xfe231671
 800777c:	3fbc71c6 	.word	0x3fbc71c6
 8007780:	9998ebc4 	.word	0x9998ebc4
 8007784:	3fc99999 	.word	0x3fc99999
 8007788:	54442d18 	.word	0x54442d18
 800778c:	bff921fb 	.word	0xbff921fb
 8007790:	440fffff 	.word	0x440fffff
 8007794:	7ff00000 	.word	0x7ff00000
 8007798:	3fdbffff 	.word	0x3fdbffff
 800779c:	3ff00000 	.word	0x3ff00000
 80077a0:	3ff2ffff 	.word	0x3ff2ffff
 80077a4:	40038000 	.word	0x40038000
 80077a8:	3ff80000 	.word	0x3ff80000
 80077ac:	bff00000 	.word	0xbff00000
 80077b0:	08007f58 	.word	0x08007f58
 80077b4:	08007f78 	.word	0x08007f78

080077b8 <fabs>:
 80077b8:	ec51 0b10 	vmov	r0, r1, d0
 80077bc:	4602      	mov	r2, r0
 80077be:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 80077c2:	ec43 2b10 	vmov	d0, r2, r3
 80077c6:	4770      	bx	lr

080077c8 <__ieee754_sqrt>:
 80077c8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80077cc:	4a68      	ldr	r2, [pc, #416]	@ (8007970 <__ieee754_sqrt+0x1a8>)
 80077ce:	ec55 4b10 	vmov	r4, r5, d0
 80077d2:	43aa      	bics	r2, r5
 80077d4:	462b      	mov	r3, r5
 80077d6:	4621      	mov	r1, r4
 80077d8:	d110      	bne.n	80077fc <__ieee754_sqrt+0x34>
 80077da:	4622      	mov	r2, r4
 80077dc:	4620      	mov	r0, r4
 80077de:	4629      	mov	r1, r5
 80077e0:	f7f8 ff12 	bl	8000608 <__aeabi_dmul>
 80077e4:	4602      	mov	r2, r0
 80077e6:	460b      	mov	r3, r1
 80077e8:	4620      	mov	r0, r4
 80077ea:	4629      	mov	r1, r5
 80077ec:	f7f8 fd56 	bl	800029c <__adddf3>
 80077f0:	4604      	mov	r4, r0
 80077f2:	460d      	mov	r5, r1
 80077f4:	ec45 4b10 	vmov	d0, r4, r5
 80077f8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80077fc:	2d00      	cmp	r5, #0
 80077fe:	dc0e      	bgt.n	800781e <__ieee754_sqrt+0x56>
 8007800:	f025 4200 	bic.w	r2, r5, #2147483648	@ 0x80000000
 8007804:	4322      	orrs	r2, r4
 8007806:	d0f5      	beq.n	80077f4 <__ieee754_sqrt+0x2c>
 8007808:	b19d      	cbz	r5, 8007832 <__ieee754_sqrt+0x6a>
 800780a:	4622      	mov	r2, r4
 800780c:	4620      	mov	r0, r4
 800780e:	4629      	mov	r1, r5
 8007810:	f7f8 fd42 	bl	8000298 <__aeabi_dsub>
 8007814:	4602      	mov	r2, r0
 8007816:	460b      	mov	r3, r1
 8007818:	f7f9 f820 	bl	800085c <__aeabi_ddiv>
 800781c:	e7e8      	b.n	80077f0 <__ieee754_sqrt+0x28>
 800781e:	152a      	asrs	r2, r5, #20
 8007820:	d115      	bne.n	800784e <__ieee754_sqrt+0x86>
 8007822:	2000      	movs	r0, #0
 8007824:	e009      	b.n	800783a <__ieee754_sqrt+0x72>
 8007826:	0acb      	lsrs	r3, r1, #11
 8007828:	3a15      	subs	r2, #21
 800782a:	0549      	lsls	r1, r1, #21
 800782c:	2b00      	cmp	r3, #0
 800782e:	d0fa      	beq.n	8007826 <__ieee754_sqrt+0x5e>
 8007830:	e7f7      	b.n	8007822 <__ieee754_sqrt+0x5a>
 8007832:	462a      	mov	r2, r5
 8007834:	e7fa      	b.n	800782c <__ieee754_sqrt+0x64>
 8007836:	005b      	lsls	r3, r3, #1
 8007838:	3001      	adds	r0, #1
 800783a:	02dc      	lsls	r4, r3, #11
 800783c:	d5fb      	bpl.n	8007836 <__ieee754_sqrt+0x6e>
 800783e:	1e44      	subs	r4, r0, #1
 8007840:	1b12      	subs	r2, r2, r4
 8007842:	f1c0 0420 	rsb	r4, r0, #32
 8007846:	fa21 f404 	lsr.w	r4, r1, r4
 800784a:	4323      	orrs	r3, r4
 800784c:	4081      	lsls	r1, r0
 800784e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007852:	f2a2 35ff 	subw	r5, r2, #1023	@ 0x3ff
 8007856:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800785a:	07d2      	lsls	r2, r2, #31
 800785c:	bf5c      	itt	pl
 800785e:	005b      	lslpl	r3, r3, #1
 8007860:	eb03 73d1 	addpl.w	r3, r3, r1, lsr #31
 8007864:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8007868:	bf58      	it	pl
 800786a:	0049      	lslpl	r1, r1, #1
 800786c:	2600      	movs	r6, #0
 800786e:	eb03 73d1 	add.w	r3, r3, r1, lsr #31
 8007872:	106d      	asrs	r5, r5, #1
 8007874:	0049      	lsls	r1, r1, #1
 8007876:	2016      	movs	r0, #22
 8007878:	4632      	mov	r2, r6
 800787a:	f44f 1400 	mov.w	r4, #2097152	@ 0x200000
 800787e:	1917      	adds	r7, r2, r4
 8007880:	429f      	cmp	r7, r3
 8007882:	bfde      	ittt	le
 8007884:	193a      	addle	r2, r7, r4
 8007886:	1bdb      	suble	r3, r3, r7
 8007888:	1936      	addle	r6, r6, r4
 800788a:	0fcf      	lsrs	r7, r1, #31
 800788c:	3801      	subs	r0, #1
 800788e:	eb07 0343 	add.w	r3, r7, r3, lsl #1
 8007892:	ea4f 0141 	mov.w	r1, r1, lsl #1
 8007896:	ea4f 0454 	mov.w	r4, r4, lsr #1
 800789a:	d1f0      	bne.n	800787e <__ieee754_sqrt+0xb6>
 800789c:	4604      	mov	r4, r0
 800789e:	2720      	movs	r7, #32
 80078a0:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80078a4:	429a      	cmp	r2, r3
 80078a6:	eb00 0e0c 	add.w	lr, r0, ip
 80078aa:	db02      	blt.n	80078b2 <__ieee754_sqrt+0xea>
 80078ac:	d113      	bne.n	80078d6 <__ieee754_sqrt+0x10e>
 80078ae:	458e      	cmp	lr, r1
 80078b0:	d811      	bhi.n	80078d6 <__ieee754_sqrt+0x10e>
 80078b2:	f1be 0f00 	cmp.w	lr, #0
 80078b6:	eb0e 000c 	add.w	r0, lr, ip
 80078ba:	da42      	bge.n	8007942 <__ieee754_sqrt+0x17a>
 80078bc:	2800      	cmp	r0, #0
 80078be:	db40      	blt.n	8007942 <__ieee754_sqrt+0x17a>
 80078c0:	f102 0801 	add.w	r8, r2, #1
 80078c4:	1a9b      	subs	r3, r3, r2
 80078c6:	458e      	cmp	lr, r1
 80078c8:	bf88      	it	hi
 80078ca:	f103 33ff 	addhi.w	r3, r3, #4294967295
 80078ce:	eba1 010e 	sub.w	r1, r1, lr
 80078d2:	4464      	add	r4, ip
 80078d4:	4642      	mov	r2, r8
 80078d6:	ea4f 7ed1 	mov.w	lr, r1, lsr #31
 80078da:	3f01      	subs	r7, #1
 80078dc:	eb0e 0343 	add.w	r3, lr, r3, lsl #1
 80078e0:	ea4f 0141 	mov.w	r1, r1, lsl #1
 80078e4:	ea4f 0c5c 	mov.w	ip, ip, lsr #1
 80078e8:	d1dc      	bne.n	80078a4 <__ieee754_sqrt+0xdc>
 80078ea:	4319      	orrs	r1, r3
 80078ec:	d01b      	beq.n	8007926 <__ieee754_sqrt+0x15e>
 80078ee:	f8df a084 	ldr.w	sl, [pc, #132]	@ 8007974 <__ieee754_sqrt+0x1ac>
 80078f2:	f8df b084 	ldr.w	fp, [pc, #132]	@ 8007978 <__ieee754_sqrt+0x1b0>
 80078f6:	e9da 0100 	ldrd	r0, r1, [sl]
 80078fa:	e9db 2300 	ldrd	r2, r3, [fp]
 80078fe:	f7f8 fccb 	bl	8000298 <__aeabi_dsub>
 8007902:	e9da 8900 	ldrd	r8, r9, [sl]
 8007906:	4602      	mov	r2, r0
 8007908:	460b      	mov	r3, r1
 800790a:	4640      	mov	r0, r8
 800790c:	4649      	mov	r1, r9
 800790e:	f7f9 f8f7 	bl	8000b00 <__aeabi_dcmple>
 8007912:	b140      	cbz	r0, 8007926 <__ieee754_sqrt+0x15e>
 8007914:	f1b4 3fff 	cmp.w	r4, #4294967295
 8007918:	e9da 0100 	ldrd	r0, r1, [sl]
 800791c:	e9db 2300 	ldrd	r2, r3, [fp]
 8007920:	d111      	bne.n	8007946 <__ieee754_sqrt+0x17e>
 8007922:	3601      	adds	r6, #1
 8007924:	463c      	mov	r4, r7
 8007926:	1072      	asrs	r2, r6, #1
 8007928:	0863      	lsrs	r3, r4, #1
 800792a:	07f1      	lsls	r1, r6, #31
 800792c:	f102 527f 	add.w	r2, r2, #1069547520	@ 0x3fc00000
 8007930:	f502 1200 	add.w	r2, r2, #2097152	@ 0x200000
 8007934:	bf48      	it	mi
 8007936:	f043 4300 	orrmi.w	r3, r3, #2147483648	@ 0x80000000
 800793a:	eb02 5105 	add.w	r1, r2, r5, lsl #20
 800793e:	4618      	mov	r0, r3
 8007940:	e756      	b.n	80077f0 <__ieee754_sqrt+0x28>
 8007942:	4690      	mov	r8, r2
 8007944:	e7be      	b.n	80078c4 <__ieee754_sqrt+0xfc>
 8007946:	f7f8 fca9 	bl	800029c <__adddf3>
 800794a:	e9da 8900 	ldrd	r8, r9, [sl]
 800794e:	4602      	mov	r2, r0
 8007950:	460b      	mov	r3, r1
 8007952:	4640      	mov	r0, r8
 8007954:	4649      	mov	r1, r9
 8007956:	f7f9 f8c9 	bl	8000aec <__aeabi_dcmplt>
 800795a:	b120      	cbz	r0, 8007966 <__ieee754_sqrt+0x19e>
 800795c:	1ca0      	adds	r0, r4, #2
 800795e:	bf08      	it	eq
 8007960:	3601      	addeq	r6, #1
 8007962:	3402      	adds	r4, #2
 8007964:	e7df      	b.n	8007926 <__ieee754_sqrt+0x15e>
 8007966:	1c63      	adds	r3, r4, #1
 8007968:	f023 0401 	bic.w	r4, r3, #1
 800796c:	e7db      	b.n	8007926 <__ieee754_sqrt+0x15e>
 800796e:	bf00      	nop
 8007970:	7ff00000 	.word	0x7ff00000
 8007974:	20000270 	.word	0x20000270
 8007978:	20000268 	.word	0x20000268
 800797c:	00000000 	.word	0x00000000

08007980 <__ieee754_atan2>:
 8007980:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007984:	ec57 6b11 	vmov	r6, r7, d1
 8007988:	4273      	negs	r3, r6
 800798a:	f8df 817c 	ldr.w	r8, [pc, #380]	@ 8007b08 <__ieee754_atan2+0x188>
 800798e:	f027 4200 	bic.w	r2, r7, #2147483648	@ 0x80000000
 8007992:	4333      	orrs	r3, r6
 8007994:	ea42 73d3 	orr.w	r3, r2, r3, lsr #31
 8007998:	4543      	cmp	r3, r8
 800799a:	ec51 0b10 	vmov	r0, r1, d0
 800799e:	4635      	mov	r5, r6
 80079a0:	d809      	bhi.n	80079b6 <__ieee754_atan2+0x36>
 80079a2:	4244      	negs	r4, r0
 80079a4:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 80079a8:	4304      	orrs	r4, r0
 80079aa:	ea43 74d4 	orr.w	r4, r3, r4, lsr #31
 80079ae:	4544      	cmp	r4, r8
 80079b0:	468e      	mov	lr, r1
 80079b2:	4681      	mov	r9, r0
 80079b4:	d907      	bls.n	80079c6 <__ieee754_atan2+0x46>
 80079b6:	4632      	mov	r2, r6
 80079b8:	463b      	mov	r3, r7
 80079ba:	f7f8 fc6f 	bl	800029c <__adddf3>
 80079be:	ec41 0b10 	vmov	d0, r0, r1
 80079c2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80079c6:	f107 4440 	add.w	r4, r7, #3221225472	@ 0xc0000000
 80079ca:	f504 1480 	add.w	r4, r4, #1048576	@ 0x100000
 80079ce:	4334      	orrs	r4, r6
 80079d0:	d103      	bne.n	80079da <__ieee754_atan2+0x5a>
 80079d2:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80079d6:	f7ff bd57 	b.w	8007488 <atan>
 80079da:	17bc      	asrs	r4, r7, #30
 80079dc:	f004 0402 	and.w	r4, r4, #2
 80079e0:	ea53 0909 	orrs.w	r9, r3, r9
 80079e4:	ea44 74d1 	orr.w	r4, r4, r1, lsr #31
 80079e8:	d107      	bne.n	80079fa <__ieee754_atan2+0x7a>
 80079ea:	2c02      	cmp	r4, #2
 80079ec:	d05f      	beq.n	8007aae <__ieee754_atan2+0x12e>
 80079ee:	2c03      	cmp	r4, #3
 80079f0:	d1e5      	bne.n	80079be <__ieee754_atan2+0x3e>
 80079f2:	a141      	add	r1, pc, #260	@ (adr r1, 8007af8 <__ieee754_atan2+0x178>)
 80079f4:	e9d1 0100 	ldrd	r0, r1, [r1]
 80079f8:	e7e1      	b.n	80079be <__ieee754_atan2+0x3e>
 80079fa:	4315      	orrs	r5, r2
 80079fc:	d106      	bne.n	8007a0c <__ieee754_atan2+0x8c>
 80079fe:	f1be 0f00 	cmp.w	lr, #0
 8007a02:	da5f      	bge.n	8007ac4 <__ieee754_atan2+0x144>
 8007a04:	a13e      	add	r1, pc, #248	@ (adr r1, 8007b00 <__ieee754_atan2+0x180>)
 8007a06:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007a0a:	e7d8      	b.n	80079be <__ieee754_atan2+0x3e>
 8007a0c:	4542      	cmp	r2, r8
 8007a0e:	d10f      	bne.n	8007a30 <__ieee754_atan2+0xb0>
 8007a10:	4293      	cmp	r3, r2
 8007a12:	f104 34ff 	add.w	r4, r4, #4294967295
 8007a16:	d107      	bne.n	8007a28 <__ieee754_atan2+0xa8>
 8007a18:	2c02      	cmp	r4, #2
 8007a1a:	d84c      	bhi.n	8007ab6 <__ieee754_atan2+0x136>
 8007a1c:	4b34      	ldr	r3, [pc, #208]	@ (8007af0 <__ieee754_atan2+0x170>)
 8007a1e:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8007a22:	e9d3 0100 	ldrd	r0, r1, [r3]
 8007a26:	e7ca      	b.n	80079be <__ieee754_atan2+0x3e>
 8007a28:	2c02      	cmp	r4, #2
 8007a2a:	d848      	bhi.n	8007abe <__ieee754_atan2+0x13e>
 8007a2c:	4b31      	ldr	r3, [pc, #196]	@ (8007af4 <__ieee754_atan2+0x174>)
 8007a2e:	e7f6      	b.n	8007a1e <__ieee754_atan2+0x9e>
 8007a30:	4543      	cmp	r3, r8
 8007a32:	d0e4      	beq.n	80079fe <__ieee754_atan2+0x7e>
 8007a34:	1a9b      	subs	r3, r3, r2
 8007a36:	f1b3 7f74 	cmp.w	r3, #63963136	@ 0x3d00000
 8007a3a:	ea4f 5223 	mov.w	r2, r3, asr #20
 8007a3e:	da1e      	bge.n	8007a7e <__ieee754_atan2+0xfe>
 8007a40:	2f00      	cmp	r7, #0
 8007a42:	da01      	bge.n	8007a48 <__ieee754_atan2+0xc8>
 8007a44:	323c      	adds	r2, #60	@ 0x3c
 8007a46:	db1e      	blt.n	8007a86 <__ieee754_atan2+0x106>
 8007a48:	4632      	mov	r2, r6
 8007a4a:	463b      	mov	r3, r7
 8007a4c:	f7f8 ff06 	bl	800085c <__aeabi_ddiv>
 8007a50:	ec41 0b10 	vmov	d0, r0, r1
 8007a54:	f7ff feb0 	bl	80077b8 <fabs>
 8007a58:	f7ff fd16 	bl	8007488 <atan>
 8007a5c:	ec51 0b10 	vmov	r0, r1, d0
 8007a60:	2c01      	cmp	r4, #1
 8007a62:	d013      	beq.n	8007a8c <__ieee754_atan2+0x10c>
 8007a64:	2c02      	cmp	r4, #2
 8007a66:	d015      	beq.n	8007a94 <__ieee754_atan2+0x114>
 8007a68:	2c00      	cmp	r4, #0
 8007a6a:	d0a8      	beq.n	80079be <__ieee754_atan2+0x3e>
 8007a6c:	a318      	add	r3, pc, #96	@ (adr r3, 8007ad0 <__ieee754_atan2+0x150>)
 8007a6e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007a72:	f7f8 fc11 	bl	8000298 <__aeabi_dsub>
 8007a76:	a318      	add	r3, pc, #96	@ (adr r3, 8007ad8 <__ieee754_atan2+0x158>)
 8007a78:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007a7c:	e014      	b.n	8007aa8 <__ieee754_atan2+0x128>
 8007a7e:	a118      	add	r1, pc, #96	@ (adr r1, 8007ae0 <__ieee754_atan2+0x160>)
 8007a80:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007a84:	e7ec      	b.n	8007a60 <__ieee754_atan2+0xe0>
 8007a86:	2000      	movs	r0, #0
 8007a88:	2100      	movs	r1, #0
 8007a8a:	e7e9      	b.n	8007a60 <__ieee754_atan2+0xe0>
 8007a8c:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8007a90:	4619      	mov	r1, r3
 8007a92:	e794      	b.n	80079be <__ieee754_atan2+0x3e>
 8007a94:	a30e      	add	r3, pc, #56	@ (adr r3, 8007ad0 <__ieee754_atan2+0x150>)
 8007a96:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007a9a:	f7f8 fbfd 	bl	8000298 <__aeabi_dsub>
 8007a9e:	4602      	mov	r2, r0
 8007aa0:	460b      	mov	r3, r1
 8007aa2:	a10d      	add	r1, pc, #52	@ (adr r1, 8007ad8 <__ieee754_atan2+0x158>)
 8007aa4:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007aa8:	f7f8 fbf6 	bl	8000298 <__aeabi_dsub>
 8007aac:	e787      	b.n	80079be <__ieee754_atan2+0x3e>
 8007aae:	a10a      	add	r1, pc, #40	@ (adr r1, 8007ad8 <__ieee754_atan2+0x158>)
 8007ab0:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007ab4:	e783      	b.n	80079be <__ieee754_atan2+0x3e>
 8007ab6:	a10c      	add	r1, pc, #48	@ (adr r1, 8007ae8 <__ieee754_atan2+0x168>)
 8007ab8:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007abc:	e77f      	b.n	80079be <__ieee754_atan2+0x3e>
 8007abe:	2000      	movs	r0, #0
 8007ac0:	2100      	movs	r1, #0
 8007ac2:	e77c      	b.n	80079be <__ieee754_atan2+0x3e>
 8007ac4:	a106      	add	r1, pc, #24	@ (adr r1, 8007ae0 <__ieee754_atan2+0x160>)
 8007ac6:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007aca:	e778      	b.n	80079be <__ieee754_atan2+0x3e>
 8007acc:	f3af 8000 	nop.w
 8007ad0:	33145c07 	.word	0x33145c07
 8007ad4:	3ca1a626 	.word	0x3ca1a626
 8007ad8:	54442d18 	.word	0x54442d18
 8007adc:	400921fb 	.word	0x400921fb
 8007ae0:	54442d18 	.word	0x54442d18
 8007ae4:	3ff921fb 	.word	0x3ff921fb
 8007ae8:	54442d18 	.word	0x54442d18
 8007aec:	3fe921fb 	.word	0x3fe921fb
 8007af0:	08007fb0 	.word	0x08007fb0
 8007af4:	08007f98 	.word	0x08007f98
 8007af8:	54442d18 	.word	0x54442d18
 8007afc:	c00921fb 	.word	0xc00921fb
 8007b00:	54442d18 	.word	0x54442d18
 8007b04:	bff921fb 	.word	0xbff921fb
 8007b08:	7ff00000 	.word	0x7ff00000

08007b0c <_init>:
 8007b0c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007b0e:	bf00      	nop
 8007b10:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007b12:	bc08      	pop	{r3}
 8007b14:	469e      	mov	lr, r3
 8007b16:	4770      	bx	lr

08007b18 <_fini>:
 8007b18:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007b1a:	bf00      	nop
 8007b1c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007b1e:	bc08      	pop	{r3}
 8007b20:	469e      	mov	lr, r3
 8007b22:	4770      	bx	lr
