# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 720 0.000128 2048 230 950 92160 31.6561 14.4946 215.12 417.706 679.141 679.275
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 990 3.2e-05 4096 190 10060 519680 370.84 189.224 25149.4 5603.63 31313.8 31314.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1650 6.4e-05 4096 180 2760 294528 46.3258 55.6031 3272.96 1675.11 5050.07 5050.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1890 0.000512 512 450 720 34304 1.26771 0.937472 14.3716 51.2034 67.8817 67.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1070 3.2e-05 4096 400 3900 425984 356.168 148.181 8393.08 4415.7 13313.5 13313.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 780 6.4e-05 1024 230 520 202752 34.8109 13.4881 136.618 417.618 602.726 602.883
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1020 0.001024 1024 225 2060 15808 0.697472 28.1498 42.3056 71.1934 71.2438
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 790 0.000128 512 240 1160 100352 8.79091 3.40787 69.3979 104.554 186.334 186.482
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 730 3.2e-05 4096 260 3300 350208 512.097 163.457 5907.64 4822.05 11405.6 11406
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 490 0.001024 4096 120 10210 10752 2.73613 388.576 104.758 496.116 496.173
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 720 0.000128 2048 230 950 92160 31.6809 14.4418 246.885 417.526 710.702 710.837
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 990 3.2e-05 4096 190 10060 518976 372.699 189.755 30239.9 5654.33 36457.3 36457.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1650 6.4e-05 4096 180 2760 294624 46.4304 55.7129 3728.25 1675.8 5506.26 5506.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1890 0.000512 512 450 720 34272 1.26733 0.937984 16.6769 51.1903 70.1725 70.2678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1070 3.2e-05 4096 400 3900 425088 357.737 148.591 9661.31 4419.21 14587.2 14587.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 780 6.4e-05 1024 230 520 202752 34.8641 13.6516 156.852 417.454 623.006 623.151
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1020 0.001024 1024 225 2060 15768 0.695936 33.8881 42.2573 76.8854 76.9311
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 790 0.000128 512 240 1160 99072 8.75645 3.41386 82.6154 103.736 198.707 198.855
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 730 3.2e-05 4096 260 3300 350208 512.112 163.723 6767.19 4820.95 12264.4 12264.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 490 0.001024 4096 120 10210 10728 2.7369 470.519 104.698 577.998 578.054
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 720 0.000128 2048 230 950 92160 31.8459 14.4001 257.48 419.572 723.469 723.613
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 990 3.2e-05 4096 190 10060 519680 371.093 189.381 31476.9 5629.12 37667.2 37667.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1650 6.4e-05 4096 180 2760 294560 46.3016 55.6564 3898.45 1677.02 5677.5 5677.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1890 0.000512 512 450 720 34240 1.26122 0.935968 17.5321 50.0562 69.8877 69.9843
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1070 3.2e-05 4096 400 3900 426240 355.672 148.314 10108.7 4419.15 15032.2 15032.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 780 6.4e-05 1024 230 520 202240 35.0132 13.5129 163.285 419.469 631.474 631.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1020 0.001024 1024 225 2060 15760 0.696192 35.3976 42.4986 78.6346 78.6858
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 790 0.000128 512 240 1160 102400 8.70931 3.4153 89.053 105.022 206.386 206.539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 730 3.2e-05 4096 260 3300 350720 511.016 163.541 7084.23 4824.56 12583.7 12584.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 490 0.001024 4096 120 10210 10720 2.72794 489.679 104.778 597.228 597.285
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 720 0.000128 2048 230 950 92160 31.4492 14.4145 241.021 416.783 703.839 703.979
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 990 3.2e-05 4096 190 10060 519168 370.67 189.387 29222.2 5654.46 35437.5 35438.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1650 6.4e-05 4096 180 2760 294528 46.211 55.5964 3627.71 1684.26 5413.86 5413.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1890 0.000512 512 450 720 34176 1.26589 0.93792 16.1697 51.1463 69.62 69.718
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1070 3.2e-05 4096 400 3900 423936 356.592 148.28 9373.78 4418.81 14297.8 14298.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 780 6.4e-05 1024 230 520 199680 34.8651 13.4415 149.875 416.501 614.873 615.025
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1020 0.001024 1024 225 2060 15744 0.692416 32.9447 42.1868 75.8691 75.9187
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 790 0.000128 512 240 1160 98304 8.69955 3.39722 79.3927 103.239 194.913 195.062
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 730 3.2e-05 4096 260 3300 347136 513.63 163.65 6520.21 4829.64 12027.5 12027.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 490 0.001024 4096 120 10210 10656 2.72541 454.997 104.447 562.214 562.272
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 720 0.000128 2048 230 950 91200 31.8284 14.463 240.945 416.996 704.401 704.532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 990 3.2e-05 4096 190 10060 519200 374.4 190.085 29662 5624.33 35851.5 35852.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1650 6.4e-05 4096 180 2760 294600 46.549 55.7361 3672.29 1677.41 5452.07 5452.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1890 0.000512 512 450 720 34400 1.27251 0.937984 16.3693 51.1705 69.8513 69.9433
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1070 3.2e-05 4096 400 3900 425600 356.346 148.533 9505.88 4415.53 14426.6 14426.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 780 6.4e-05 1024 230 520 201600 34.9042 13.5208 153.835 416.849 619.296 619.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1020 0.001024 1024 225 2060 15800 0.698656 33.7784 42.5047 77.0257 77.0744
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 790 0.000128 512 240 1160 99200 8.69894 3.4072 81.3174 103.3 196.904 197.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 730 3.2e-05 4096 260 3300 348800 513.738 163.926 6628.49 4827.66 12134.2 12134.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 490 0.001024 4096 120 10210 10700 2.73507 459.694 104.763 567.236 567.292
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 720 0.000128 2048 230 950 91392 31.9082 14.3742 249.523 418.968 714.936 715.059
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 990 3.2e-05 4096 190 10060 518784 371.9 189.723 30159.9 5626.43 36348.6 36349.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1650 6.4e-05 4096 180 2760 294336 46.2832 55.6438 3735.87 1676.84 5514.72 5514.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1890 0.000512 512 450 720 34048 1.25232 0.928192 16.9756 49.9516 69.2067 69.3002
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1070 3.2e-05 4096 400 3900 424704 356.164 148.232 9658.93 4416.73 14580.4 14580.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 780 6.4e-05 1024 230 520 200704 35.099 13.522 156.897 418.826 624.525 624.673
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1020 0.001024 1024 225 2060 15792 0.699136 34.6708 42.6149 78.0436 78.0932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 790 0.000128 512 240 1160 100352 8.64006 3.40045 84.6018 103.666 200.492 200.637
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 730 3.2e-05 4096 260 3300 347648 513.253 163.708 6734.16 4830.52 12242 12242.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 490 0.001024 4096 120 10210 10640 2.72179 467.411 104.522 574.697 574.753
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 720 0.000128 2048 230 950 92160 31.6907 14.4261 251.905 417.678 715.869 716.006
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 990 3.2e-05 4096 190 10060 518400 373.246 189.91 30450.2 5615.57 36629.7 36630.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1650 6.4e-05 4096 180 2760 294480 46.4198 55.7008 3777.24 1675.13 5554.57 5554.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1890 0.000512 512 450 720 34080 1.27414 0.940512 17.0326 51.2157 70.5642 70.6626
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1070 3.2e-05 4096 400 3900 424320 358.155 148.634 9743.55 4418.56 14669.2 14669.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 780 6.4e-05 1024 230 520 199680 35.1925 13.5131 157.142 417.319 623.355 623.501
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1020 0.001024 1024 225 2060 15720 0.699072 34.7255 43.774 79.2566 79.3073
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 790 0.000128 512 240 1160 99840 8.64403 3.39744 84.8027 103.225 200.25 200.399
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 730 3.2e-05 4096 260 3300 345600 514.714 163.727 6762.19 4820.29 12261.3 12261.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 490 0.001024 4096 120 10210 10680 2.73747 474.104 104.674 581.56 581.618
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 720 0.000128 2048 230 950 92160 31.6855 14.3506 243.304 417.974 707.475 707.604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 990 3.2e-05 4096 190 10060 519168 371.292 189.582 29493.8 5637 35692.3 35692.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1650 6.4e-05 4096 180 2760 294400 46.2849 55.588 3656.03 1675.98 5433.96 5434.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1890 0.000512 512 450 720 34304 1.27235 0.94192 16.6176 51.2471 70.1797 70.273
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1070 3.2e-05 4096 400 3900 425984 356.005 148.176 9459.4 4417.6 14381.5 14381.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 780 6.4e-05 1024 230 520 200704 35.0023 13.484 152.474 417.908 619.052 619.198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1020 0.001024 1024 225 2060 15744 0.694272 33.4653 42.3267 76.5433 76.5945
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 790 0.000128 512 240 1160 98304 8.89747 3.41197 80.3894 104.623 197.509 197.652
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 730 3.2e-05 4096 260 3300 348160 510.378 163.257 6580.12 4812.93 12067.1 12067.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 490 0.001024 4096 120 10210 10624 2.73021 455.244 104.52 562.539 562.594
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 720 0.000128 2048 230 950 89088 31.5634 14.2807 237.438 412.964 696.409 696.536
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 990 3.2e-05 4096 190 10060 517632 372.282 189.616 29720.5 5633.58 35916.7 35917.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1650 6.4e-05 4096 180 2760 294144 46.2743 55.6153 3681.05 1676.82 5459.84 5459.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1890 0.000512 512 450 720 33792 1.25978 0.925408 16.5013 49.92 68.706 68.8007
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1070 3.2e-05 4096 400 3900 423936 356.989 148.33 9512.4 4421.62 14439.7 14439.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 780 6.4e-05 1024 230 520 196608 34.7582 13.3198 150.051 412.817 611.128 611.269
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1020 0.001024 1024 225 2060 15552 0.692064 33.4766 41.6666 75.8948 75.946
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 790 0.000128 512 240 1160 98304 8.70803 3.39933 81.0799 103.365 196.735 196.874
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 730 3.2e-05 4096 260 3300 344064 513.084 163.187 6568.11 4817.09 12061.9 12062.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 490 0.001024 4096 120 10210 10560 2.72794 461.234 104.508 568.516 568.574
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 720 0.000128 2048 230 950 89600 31.6116 14.463 256.063 412.687 714.994 715.125
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 990 3.2e-05 4096 190 10060 518400 373.097 189.894 31731.1 5618.87 37913.7 37914.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1650 6.4e-05 4096 180 2760 294000 46.4228 55.7063 3889.24 1674.55 5666 5666.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1890 0.000512 512 450 720 33600 1.26333 0.927744 17.8807 49.9041 70.0752 70.1702
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1070 3.2e-05 4096 400 3900 425600 356.191 148.481 10144.9 4413.64 15063.5 15063.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 780 6.4e-05 1024 230 520 198400 34.6627 14.1452 161.582 412.464 623.041 623.186
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1020 0.001024 1024 225 2060 15600 0.692224 36.0456 41.7077 78.5036 78.5533
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 790 0.000128 512 240 1160 96000 8.85958 3.40314 84.9479 103.298 200.692 200.833
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 730 3.2e-05 4096 260 3300 345600 512.512 163.309 6993.86 4808.24 12478.3 12478.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 490 0.001024 4096 120 10210 10600 2.73274 496.718 104.692 604.188 604.246
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 720 0.000128 2048 230 950 90112 32.0458 14.383 301.721 418.316 766.641 766.777
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 990 3.2e-05 4096 190 10060 518144 373.04 190.318 36867.3 5642.88 43074.3 43074.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1650 6.4e-05 4096 180 2760 293888 46.2091 55.5797 4567.06 1673.79 6342.72 6342.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1890 0.000512 512 450 720 32768 1.25194 0.916608 20.6642 49.6005 72.5359 72.6288
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1070 3.2e-05 4096 400 3900 421888 357.488 148.23 11749.3 4418.8 16674.2 16674.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 780 6.4e-05 1024 230 520 196608 35.516 13.4922 188.199 418.107 655.503 655.656
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1020 0.001024 1024 225 2060 15616 0.693632 41.6625 43.2284 85.6428 85.6929
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 790 0.000128 512 240 1160 98304 8.90384 3.41152 101.413 104.707 218.623 218.774
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 730 3.2e-05 4096 260 3300 344064 515.405 163.733 8172.19 4836.3 13688 13688.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 490 0.001024 4096 120 10210 10496 2.7239 565.274 104.434 672.478 672.536
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 720 0.000128 2048 230 960 92160 31.9124 14.4231 405.669 419.074 871.252 871.395
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 990 3.2e-05 4096 190 10065 519936 370.371 189.156 25863 5605.09 32028.3 32028.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1650 6.4e-05 4096 180 2760 294656 46.2412 55.593 3203.06 1676.05 4981.03 4981.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1890 0.000512 512 450 720 34432 1.26269 0.937984 14.0639 51.1869 67.5477 67.6454
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1070 3.2e-05 4096 400 3900 425984 355.81 148.195 8270.01 4416.67 13191 13191.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 780 6.4e-05 1024 230 525 200704 35.262 13.4984 229.409 419.043 697.408 697.561
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1020 0.001024 1024 225 2055 15872 0.698112 28.6597 43.1288 72.5322 72.5899
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 790 0.000128 512 240 1155 101376 8.72691 3.41008 71.2975 104.554 188.177 188.326
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 730 3.2e-05 4096 260 3300 350208 511.345 163.435 5798.72 4822.66 11296.6 11296.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 490 0.001024 4096 120 10215 10784 2.73664 401.227 104.793 508.801 508.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 720 0.000128 2048 230 960 92160 32.0417 14.3916 421.755 419.51 887.87 888.007
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 990 3.2e-05 4096 190 10065 520000 372.382 189.56 26053.6 5611.22 32227.4 32228
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1650 6.4e-05 4096 180 2760 294640 46.5008 55.713 3227.65 1677.39 5007.33 5007.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1890 0.000512 512 450 720 34400 1.26349 0.937984 14.3543 51.1939 67.8525 67.9466
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1070 3.2e-05 4096 400 3900 425600 357.828 148.626 8325.45 4422.67 13254.9 13255.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 780 6.4e-05 1024 230 525 200960 35.2912 13.5277 235.778 419.549 704.328 704.473
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1020 0.001024 1024 225 2055 15840 0.713728 28.81 42.7688 72.3373 72.3876
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 790 0.000128 512 240 1155 102400 8.73638 3.41683 72.9343 105.008 190.281 190.429
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 730 3.2e-05 4096 260 3300 349440 514.396 163.874 5825.12 4831.56 11335.3 11335.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 490 0.001024 4096 120 10215 10760 2.73584 406.402 104.812 513.994 514.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 720 0.000128 2048 230 960 92160 31.8468 14.3733 211.957 418.597 676.945 677.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 990 3.2e-05 4096 190 10065 519936 370.543 189.236 26023.5 5621.77 32205.7 32206.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1650 6.4e-05 4096 180 2760 294624 46.344 55.6549 3223.31 1675.94 5001.32 5001.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1890 0.000512 512 450 720 34560 1.26333 0.937984 14.4434 51.2406 67.9876 68.0812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1070 3.2e-05 4096 400 3900 425472 356.416 148.349 8315.59 4416.68 13237.3 13237.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 780 6.4e-05 1024 230 525 199680 35.2904 13.5105 138.204 418.526 605.72 605.862
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1020 0.001024 1024 225 2055 15840 0.697312 28.7881 42.5375 72.0808 72.1303
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 790 0.000128 512 240 1155 101376 8.66995 3.41008 71.9845 104.224 188.476 188.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 730 3.2e-05 4096 260 3300 348672 512.458 163.545 5809.4 4820.34 11306.1 11306.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 490 0.001024 4096 120 10215 10752 2.73219 403.36 104.714 510.852 510.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 720 0.000128 2048 230 960 92288 31.8803 14.3872 219.494 418.872 684.797 684.931
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 990 3.2e-05 4096 190 10065 519680 371.913 189.374 26476.7 5625.86 32664.5 32665.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1650 6.4e-05 4096 180 2760 294560 46.4534 55.7138 3277.53 1677.39 5057.16 5057.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1890 0.000512 512 450 720 34496 1.26877 0.942336 14.8611 51.2679 68.4415 68.5397
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1070 3.2e-05 4096 400 3900 425600 357.481 148.588 8461.45 4421.52 13389.4 13389.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 780 6.4e-05 1024 230 525 200704 35.1819 13.5208 138.068 418.837 605.79 605.938
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1020 0.001024 1024 225 2055 15848 0.69632 29.6308 43.5364 73.906 73.9566
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 790 0.000128 512 240 1155 102144 8.73818 3.41645 74.1273 104.845 191.308 191.453
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 730 3.2e-05 4096 260 3300 347648 514.545 163.867 5890.29 4830.57 11399.7 11399.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 490 0.001024 4096 120 10215 10752 2.7385 412.435 104.855 520.072 520.129
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 720 0.000128 2048 230 960 91136 31.8776 14.3653 222.402 418.114 686.927 687.057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 990 3.2e-05 4096 190 10065 519680 370.786 189.205 25879.4 5625.52 32065.6 32066.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1650 6.4e-05 4096 180 2760 294528 46.3014 55.6121 3355.35 1676.72 5134.06 5134.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1890 0.000512 512 450 720 34304 1.26835 0.936128 14.7775 51.23 68.3108 68.4073
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1070 3.2e-05 4096 400 3900 425984 356.086 148.174 8613.48 4419.94 13538 13538.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 780 6.4e-05 1024 230 525 198656 35.293 13.4818 139.801 418.061 606.82 606.968
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1020 0.001024 1024 225 2055 15808 0.6928 29.1808 42.2957 72.2137 72.2637
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 790 0.000128 512 240 1155 100352 8.78803 3.41027 71.281 104.66 188.323 188.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 730 3.2e-05 4096 260 3300 350208 511.579 163.49 6061.28 4826.61 11563.4 11563.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 490 0.001024 4096 120 10215 10752 2.73565 399.178 104.876 506.835 506.893
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 720 0.000128 2048 230 960 91008 31.8924 14.4058 252.97 417.452 716.886 717.016
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 990 3.2e-05 4096 190 10065 519552 371.285 189.362 30527.3 5600.66 36689.3 36689.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1650 6.4e-05 4096 180 2760 294480 46.422 55.7188 3771.68 1675.52 5549.41 5549.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1890 0.000512 512 450 720 34272 1.26899 0.937984 17.0816 51.1894 70.5789 70.6733
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1070 3.2e-05 4096 400 3900 425088 357.54 148.588 9741.55 4418.93 14666.9 14667.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 780 6.4e-05 1024 230 525 198144 35.4166 13.8363 157.528 417.473 624.439 624.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1020 0.001024 1024 225 2055 15840 0.694112 34.9178 42.235 77.8872 77.9383
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 790 0.000128 512 240 1155 99072 8.7463 3.40787 83.7978 103.717 199.849 199.995
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 730 3.2e-05 4096 260 3300 347904 515.094 164.07 6799 4832.52 12311.1 12311.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 490 0.001024 4096 120 10215 10728 2.73203 476.958 104.7 584.434 584.493
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 720 0.000128 2048 230 960 92160 31.8639 14.4036 250.024 419.617 716.075 716.214
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 990 3.2e-05 4096 190 10065 519680 370.937 189.379 29729.4 5646.76 35937.2 35937.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1650 6.4e-05 4096 180 2760 294560 46.2717 55.6624 3672.15 1686.04 5460.2 5460.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1890 0.000512 512 450 720 34240 1.26054 0.933888 16.5859 50.0552 68.9389 69.0303
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1070 3.2e-05 4096 400 3900 424960 357.413 148.606 9501.25 4435.02 14442.6 14442.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 780 6.4e-05 1024 230 525 199680 35.3651 13.5088 155.499 419.459 624.017 624.177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1020 0.001024 1024 225 2055 15760 0.694272 34.026 43.6654 78.4272 78.4756
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 790 0.000128 512 240 1155 102400 8.70755 3.41606 84.8512 105.034 202.193 202.341
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 730 3.2e-05 4096 260 3300 348160 514.444 163.968 6635.76 4860.05 12174.6 12174.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 490 0.001024 4096 120 10215 10720 2.73203 464.916 104.816 572.51 572.568
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 720 0.000128 2048 230 960 90624 31.6836 14.487 262.592 416.871 725.804 725.947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 990 3.2e-05 4096 190 10065 519168 370.314 189.39 31555.7 5614.6 37730.7 37731.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1650 6.4e-05 4096 180 2760 294528 46.1828 55.5847 3914.04 1677.52 5693.4 5693.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1890 0.000512 512 450 720 34176 1.26998 0.935296 17.9047 51.1621 71.3759 71.4722
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1070 3.2e-05 4096 400 3900 423936 356.183 148.284 10081.9 4420.88 15007.6 15007.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 780 6.4e-05 1024 230 525 196608 35.2642 13.439 163.774 416.777 629.456 629.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1020 0.001024 1024 225 2055 15744 0.692416 36.3905 43.3565 80.4988 80.5519
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 790 0.000128 512 240 1155 98304 8.68384 3.39357 86.8772 103.32 202.463 202.613
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 730 3.2e-05 4096 260 3300 347136 513.216 163.609 7046.15 4833.26 12556.6 12557
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 490 0.001024 4096 120 10215 10656 2.72554 492.414 104.548 599.732 599.794
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 720 0.000128 2048 230 960 91200 31.8084 14.4424 261.694 416.696 724.81 724.944
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 990 3.2e-05 4096 190 10065 519200 373.112 189.947 31445.4 5620.5 37629.6 37630.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1650 6.4e-05 4096 180 2760 294600 46.5063 55.7466 3894.93 1676.26 5673.53 5673.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1890 0.000512 512 450 720 34000 1.26794 0.934592 17.7555 51.1469 71.2077 71.3026
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1070 3.2e-05 4096 400 3900 424000 358.389 148.847 10028.2 4420.94 14956.7 14956.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 780 6.4e-05 1024 230 525 198400 35.227 13.5658 164.649 416.5 630.132 630.284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1020 0.001024 1024 225 2055 15800 0.698848 36.446 42.4429 79.6475 79.6963
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 790 0.000128 512 240 1155 99200 8.67731 3.41018 87.3642 103.223 202.865 203.016
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 730 3.2e-05 4096 260 3300 348800 513.254 163.931 7039.44 4824.28 12541.3 12541.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 490 0.001024 4096 120 10215 10700 2.7361 489.706 104.715 597.201 597.258
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 720 0.000128 2048 230 960 91392 31.8961 14.4008 264.423 418.575 729.459 729.589
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 990 3.2e-05 4096 190 10065 519680 369.952 189.154 31725.8 5602.22 37887.8 37888.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1650 6.4e-05 4096 180 2760 294336 46.2684 55.6442 3923.3 1675.66 5700.95 5701.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1890 0.000512 512 450 720 34048 1.2585 0.928384 17.6696 49.9288 69.8855 69.9802
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1070 3.2e-05 4096 400 3900 424704 356.055 148.201 10132.9 4412.68 15050.2 15050.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 780 6.4e-05 1024 230 525 200704 35.106 13.5107 166.235 418.593 633.632 633.779
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1020 0.001024 1024 225 2055 15792 0.69632 36.3151 42.2367 79.3076 79.3571
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 790 0.000128 512 240 1155 100352 8.63299 3.39584 88.2337 103.567 204.014 204.163
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 730 3.2e-05 4096 260 3300 347648 513.053 163.713 7078.03 4826.01 12581.2 12581.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 490 0.001024 4096 120 10215 10640 2.72781 491.69 104.444 598.907 598.966
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 720 0.000128 2048 230 960 90240 32.0144 14.382 256.122 417.962 720.646 720.781
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 990 3.2e-05 4096 190 10065 518400 373.173 189.959 31325.5 5621.36 37510.6 37511.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1650 6.4e-05 4096 180 2760 294480 46.4199 55.7241 3884.36 1676.8 5663.38 5663.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1890 0.000512 512 450 720 34080 1.27101 0.93968 17.4209 51.2451 70.9787 71.0734
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1070 3.2e-05 4096 400 3900 424320 358.139 148.619 10010.1 4423.06 14940.2 14940.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 780 6.4e-05 1024 230 525 199680 35.1842 13.5065 162.736 417.826 629.44 629.592
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1020 0.001024 1024 225 2055 15720 0.694208 35.5118 42.0622 78.3231 78.3737
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 790 0.000128 512 240 1155 99840 8.64336 3.39725 86.565 103.328 202.121 202.266
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 730 3.2e-05 4096 260 3300 345600 514.399 163.719 6952.19 4825.14 12455.8 12456.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 490 0.001024 4096 120 10215 10680 2.73264 487.469 104.803 595.05 595.108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 720 0.000128 2048 230 960 90112 32.0029 14.3647 245.17 417.888 709.589 709.718
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 990 3.2e-05 4096 190 10065 519168 371.196 189.602 30010.1 5616.29 36187.9 36188.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1650 6.4e-05 4096 180 2760 294400 46.2602 55.5848 3714.65 1675.49 5492.05 5492.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1890 0.000512 512 450 720 34304 1.26995 0.939456 16.6791 51.2426 70.2302 70.3245
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1070 3.2e-05 4096 400 3900 425984 355.733 148.191 9605.53 4416.39 14526.2 14526.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 780 6.4e-05 1024 230 525 196608 35.5271 13.4844 154.59 417.655 621.44 621.586
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1020 0.001024 1024 225 2055 15744 0.697984 34.3287 42.4365 77.5216 77.5708
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 790 0.000128 512 240 1155 98304 8.89814 3.40822 81.8797 104.597 198.965 199.115
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 730 3.2e-05 4096 260 3300 348160 509.943 163.26 6692.5 4811.81 12177.9 12178.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 490 0.001024 4096 120 10215 10624 2.71558 462.963 104.434 570.157 570.206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 720 0.000128 2048 230 960 89088 31.5469 14.2823 284.688 413.041 743.722 743.854
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 990 3.2e-05 4096 190 10065 517632 372.115 189.671 34539.3 5649.26 40751 40751.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1650 6.4e-05 4096 180 2760 294144 46.2258 55.5923 4280.22 1677.09 6059.2 6059.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1890 0.000512 512 450 720 33792 1.25939 0.927808 19.7285 49.9222 71.9381 72.0349
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1070 3.2e-05 4096 400 3900 423936 356.785 148.327 11045.5 4422.23 15973.2 15973.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 780 6.4e-05 1024 230 525 190464 35.4733 13.3181 174.009 412.835 635.818 635.965
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1020 0.001024 1024 225 2055 15552 0.692192 39.4259 42.6075 82.785 82.8355
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 790 0.000128 512 240 1155 98304 8.6985 3.39808 95.3901 103.389 211.059 211.205
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 730 3.2e-05 4096 260 3300 344064 512.849 163.209 7652.74 4818.05 13147.2 13147.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 490 0.001024 4096 120 10215 10560 2.72211 529.196 104.553 636.517 636.574
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 720 0.000128 2048 230 960 89600 31.5826 14.3239 286.758 412.977 745.806 745.938
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 990 3.2e-05 4096 190 10065 518400 373.005 189.868 35037.8 5626 41227.3 41227.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1650 6.4e-05 4096 180 2760 294000 46.3708 55.7079 4293.44 1675.82 6071.41 6071.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1890 0.000512 512 450 720 33600 1.26912 0.927872 20.2916 49.9211 72.5133 72.6054
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1070 3.2e-05 4096 400 3900 422400 359.935 149.014 11121.4 4433.79 16064.4 16064.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 780 6.4e-05 1024 230 525 192000 35.3871 13.3484 175.575 412.763 637.261 637.405
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1020 0.001024 1024 225 2055 15600 0.694272 39.877 42.6762 83.306 83.3546
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 790 0.000128 512 240 1155 96000 8.85613 3.40266 94.1886 103.371 210.003 210.148
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 730 3.2e-05 4096 260 3300 345600 512.491 163.332 7733.48 4811.68 13221.4 13221.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 490 0.001024 4096 120 10215 10600 2.73203 534.428 104.79 641.996 642.054
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 720 0.000128 2048 230 960 90112 32.0423 14.3534 262.541 418.377 727.481 727.617
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 990 3.2e-05 4096 190 10065 518144 373.098 190.284 31931.5 5643.61 38139.2 38139.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1650 6.4e-05 4096 180 2760 293888 46.2438 55.6008 3951.47 1674.03 5727.43 5727.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1890 0.000512 512 450 720 32768 1.25542 0.915456 17.3723 49.6021 69.246 69.3453
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1070 3.2e-05 4096 400 3900 421888 357.616 148.216 10147.6 4419.83 15073.6 15073.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 780 6.4e-05 1024 230 525 196608 35.5298 13.4857 165.867 418.04 633.112 633.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1020 0.001024 1024 225 2055 15616 0.695744 36.2686 43.5012 80.5288 80.5809
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 790 0.000128 512 240 1155 98304 8.90842 3.41402 87.902 104.724 205.14 205.291
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 730 3.2e-05 4096 260 3300 344064 515.5 163.734 7061.23 4836.97 12577.8 12578.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 490 0.001024 4096 120 10215 10496 2.72342 484.621 104.474 591.868 591.925
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 720 0.000128 2048 230 960 91648 31.9713 14.3723 390.199 419.49 856.21 856.359
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 990 3.2e-05 4096 190 10060 519936 370.099 189.165 24368 5610.52 30538.5 30539.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1650 6.4e-05 4096 180 2760 294592 46.2684 55.5884 3015 1677.61 4794.55 4794.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1890 0.000512 512 450 720 34432 1.26099 0.935936 13.3851 51.207 66.8957 66.9892
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1070 3.2e-05 4096 400 3900 425984 355.694 148.171 7806.05 4420.5 12730.7 12731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 780 6.4e-05 1024 230 520 202752 35.0036 13.4943 219.269 419.516 687.467 687.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1020 0.001024 1024 225 2060 15872 0.698368 27.1067 42.8575 70.7034 70.7627
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 790 0.000128 512 240 1160 101376 8.72122 3.40842 67.1618 104.655 184.137 184.286
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 730 3.2e-05 4096 260 3300 349184 512.743 163.553 5442.25 4832.92 10951.9 10952.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 490 0.001024 4096 120 10220 10784 2.73923 380.194 104.924 487.901 487.959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 720 0.000128 2048 230 960 91520 32.0924 14.3857 433.28 419.506 899.433 899.566
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 990 3.2e-05 4096 190 10060 520000 372.162 189.559 27391.5 5647.14 33601.1 33601.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1650 6.4e-05 4096 180 2760 294560 46.4381 55.7076 3391.1 1677.42 5170.74 5170.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1890 0.000512 512 450 720 34400 1.25958 0.936576 15.2822 51.1964 68.7779 68.8738
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1070 3.2e-05 4096 400 3900 425600 357.573 148.609 8775.95 4423.15 13705.6 13705.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 780 6.4e-05 1024 230 520 203520 34.95 13.5641 148.791 419.501 616.991 617.139
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1020 0.001024 1024 225 2060 15840 0.716896 30.747 43.6246 75.1325 75.1824
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 790 0.000128 512 240 1160 101120 8.80688 3.41898 75.9599 105.003 193.377 193.523
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 730 3.2e-05 4096 260 3300 348160 515.615 164.113 6099.22 4838.67 11618 11618.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 490 0.001024 4096 120 10220 10760 2.74227 426.738 104.909 534.432 534.489
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 720 0.000128 2048 230 960 91392 31.9259 14.5047 209.188 418.847 674.632 674.767
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 990 3.2e-05 4096 190 10060 519552 371.587 189.558 25427.7 5621.68 31611.2 31611.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1650 6.4e-05 4096 180 2760 294528 46.3354 55.6539 3150.95 1677.38 4930.4 4930.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1890 0.000512 512 450 720 34368 1.27264 0.939648 14.0075 51.2607 67.5824 67.6777
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1070 3.2e-05 4096 400 3900 425472 356.256 148.359 8147.33 4420.85 13073.1 13073.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 780 6.4e-05 1024 230 520 202752 34.8941 13.5126 132.27 418.906 599.771 599.915
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1020 0.001024 1024 225 2060 15840 0.696928 28.6577 43.5286 72.9275 72.9784
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 790 0.000128 512 240 1160 99840 8.77325 3.40954 69.6805 104.326 186.37 186.515
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 730 3.2e-05 4096 260 3300 347136 514.557 163.802 5652.7 4833.14 11164.6 11164.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 490 0.001024 4096 120 10220 10752 2.7368 396.593 104.835 504.21 504.267
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 720 0.000128 2048 230 960 91392 32.0025 14.3852 216.398 418.476 681.426 681.559
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 990 3.2e-05 4096 190 10060 519232 372.715 189.643 25778.4 5610.67 31952.1 31952.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1650 6.4e-05 4096 180 2760 294560 46.4159 55.6987 3195.88 1675.87 4973.94 4974.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1890 0.000512 512 450 720 34496 1.26973 0.939648 14.6855 51.2438 68.2411 68.3382
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1070 3.2e-05 4096 400 3900 425600 357.28 148.58 8262.44 4417.34 13186 13186.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 780 6.4e-05 1024 230 520 202496 34.9882 13.5236 135.189 418.409 602.292 602.444
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1020 0.001024 1024 225 2060 15848 0.697056 29.3945 43.5347 73.6692 73.7198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 790 0.000128 512 240 1160 100352 8.83315 3.41667 71.728 104.741 188.904 189.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 730 3.2e-05 4096 260 3300 347648 514.429 163.847 5742.15 4826.07 11246.9 11247.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 490 0.001024 4096 120 10220 10752 2.73296 402.555 104.777 510.11 510.169
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 720 0.000128 2048 230 960 91136 31.851 14.4201 217.059 417.806 681.303 681.436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 990 3.2e-05 4096 190 10060 519680 370.488 189.179 24935 5624.2 31119.5 31120.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1650 6.4e-05 4096 180 2760 294400 46.2871 55.5958 3246.67 1675.52 5024.15 5024.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1890 0.000512 512 450 720 34304 1.26915 0.939456 14.3167 51.2056 67.8324 67.932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1070 3.2e-05 4096 400 3900 425984 355.877 148.183 8336.34 4417.08 13257.8 13258.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 780 6.4e-05 1024 230 520 200704 34.9917 13.4966 135.909 417.653 602.243 602.393
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1020 0.001024 1024 225 2060 15808 0.69632 28.293 42.3419 71.3729 71.4241
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 790 0.000128 512 240 1160 100352 8.78099 3.40906 69.4924 104.581 186.446 186.593
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 730 3.2e-05 4096 260 3300 348160 514.742 163.783 5821.81 4834.14 11334.9 11335.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 490 0.001024 4096 120 10220 10752 2.73613 386.189 104.819 493.789 493.848
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 720 0.000128 2048 230 960 91008 31.8507 14.3772 267.035 417.875 731.3 731.438
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 990 3.2e-05 4096 190 10060 518976 372.372 189.769 31894.4 5660.1 38117.5 38118.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1650 6.4e-05 4096 180 2760 294480 46.3914 55.7199 3944.12 1690.63 5736.94 5737.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1890 0.000512 512 450 720 34272 1.27136 0.937376 18.0138 51.2111 71.5357 71.6309
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1070 3.2e-05 4096 400 3900 425088 357.337 148.59 10211.5 4452.13 15169.9 15170.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 780 6.4e-05 1024 230 520 200448 35.0661 13.5127 166.35 429.414 644.525 644.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1020 0.001024 1024 225 2060 15768 0.696384 36.9167 43.4116 81.0675 81.1172
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 790 0.000128 512 240 1160 99072 8.74624 3.40624 88.5806 103.82 204.738 204.882
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 730 3.2e-05 4096 260 3300 347904 514.805 164.057 7107.98 4861.64 12648.9 12649.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 490 0.001024 4096 120 10220 10728 2.73446 497.924 104.833 605.537 605.594
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 720 0.000128 2048 230 960 89856 31.6306 14.3193 184.261 414.932 645.308 645.448
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 990 3.2e-05 4096 190 10060 518400 372.445 190.104 22107.8 5632.08 28303.1 28303.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1650 6.4e-05 4096 180 2760 294336 46.2439 55.6578 2733.31 1676.76 4512.05 4512.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1890 0.000512 512 450 720 33984 1.26208 0.932192 12.7005 50.0158 65.0117 65.1135
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1070 3.2e-05 4096 400 3900 423936 358.29 148.708 7065.72 4429.55 12002.6 12002.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 780 6.4e-05 1024 230 520 198144 34.8562 13.3812 115.333 414.75 578.506 578.654
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1020 0.001024 1024 225 2060 15696 0.696128 25.6776 42.1169 68.5537 68.6059
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 790 0.000128 512 240 1160 96768 8.67558 3.3833 60.6544 102.316 175.218 175.372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 730 3.2e-05 4096 260 3300 345600 513.825 163.616 4903.01 4825.34 10406.2 10406.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 490 0.001024 4096 120 10220 10656 2.73622 344.684 104.823 452.288 452.347
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 720 0.000128 2048 230 960 90880 32.0187 14.3811 255.417 419.618 721.596 721.733
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 990 3.2e-05 4096 190 10060 519680 370.783 189.413 30963.4 5629.9 37154.2 37154.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1650 6.4e-05 4096 180 2760 294400 46.266 55.6559 3831.24 1677.28 5610.52 5610.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1890 0.000512 512 450 720 34240 1.2617 0.932864 17.5523 50.0548 69.9042 70.0004
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1070 3.2e-05 4096 400 3900 424960 357.197 148.58 9920.22 4426.69 14853 14853.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 780 6.4e-05 1024 230 520 202240 34.9851 13.6138 162.405 419.532 630.724 630.874
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1020 0.001024 1024 225 2060 15760 0.69312 35.5351 42.5473 78.8356 78.8868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 790 0.000128 512 240 1160 99840 8.86346 3.41402 86.123 105.034 203.615 203.764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 730 3.2e-05 4096 260 3300 348160 514.091 163.953 6924.16 4839.13 12441.7 12442
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 490 0.001024 4096 120 10220 10720 2.73408 485.348 104.839 592.966 593.024
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 720 0.000128 2048 230 960 87040 31.9342 14.2965 171.722 412.957 631.076 631.214
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 990 3.2e-05 4096 190 10060 519680 369.464 189.328 21504.3 5612.53 27676.3 27676.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1650 6.4e-05 4096 180 2760 294400 46.1756 55.5926 2666.77 1677.61 4446.22 4446.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1890 0.000512 512 450 720 33920 1.25357 0.926112 12.1837 49.8961 64.3614 64.4513
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1070 3.2e-05 4096 400 3900 424960 356.452 148.465 6910.4 4427.46 11843.1 11843.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 780 6.4e-05 1024 230 520 199680 35.3087 13.7343 111.957 419.722 580.913 581.064
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1020 0.001024 1024 225 2060 15680 0.692736 24.6886 42.2689 67.7087 67.7601
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 790 0.000128 512 240 1160 97280 8.7497 3.39354 58.787 103.367 174.476 174.619
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 730 3.2e-05 4096 260 3300 348160 513.959 164.099 4822.18 4840.11 10340.7 10341
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 490 0.001024 4096 120 10220 10560 2.72202 335.003 104.404 442.173 442.231
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 720 0.000128 2048 230 960 90624 31.6672 14.3421 239.47 416.906 702.55 702.682
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 990 3.2e-05 4096 190 10060 519168 370.391 189.39 29007.7 5615.16 35183.3 35183.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1650 6.4e-05 4096 180 2760 294528 46.1893 55.5807 3602.41 1677.66 5381.92 5382
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1890 0.000512 512 450 720 34176 1.26675 0.93536 16.174 51.1616 69.6379 69.7322
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1070 3.2e-05 4096 400 3900 423936 356.2 148.276 9294.85 4421.32 14221 14221.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 780 6.4e-05 1024 230 520 199680 34.8756 13.9181 149.549 416.903 615.43 615.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1020 0.001024 1024 225 2060 15744 0.694272 32.9933 42.1724 75.9177 75.9662
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 790 0.000128 512 240 1160 98304 8.68845 3.39165 79.2377 103.324 194.834 194.978
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 730 3.2e-05 4096 260 3300 347136 513.233 163.632 6461.79 4833.64 11972.7 11973
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 490 0.001024 4096 120 10220 10656 2.72794 453.866 104.578 561.215 561.272
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 720 0.000128 2048 230 960 89088 31.535 14.3485 169.649 412.959 628.658 628.791
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 990 3.2e-05 4096 190 10060 517632 372.007 189.622 20475.3 5628.8 26666.4 26667
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1650 6.4e-05 4096 180 2760 294144 46.2361 55.595 2544.55 1676.75 4323.21 4323.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1890 0.000512 512 450 720 33792 1.25645 0.929728 11.6489 49.9176 63.8524 63.9457
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1070 3.2e-05 4096 400 3900 423936 356.735 148.32 6601.06 4421.8 11528.3 11528.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 780 6.4e-05 1024 230 520 196608 34.7484 13.3796 105.827 412.82 566.962 567.106
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1020 0.001024 1024 225 2060 15552 0.693984 23.5029 41.5601 65.8141 65.8647
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 790 0.000128 512 240 1160 98304 8.69981 3.39789 56.8391 103.363 172.483 172.628
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 730 3.2e-05 4096 260 3300 344064 512.805 163.185 4560.22 4817.16 10053.8 10054.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 490 0.001024 4096 120 10220 10560 2.72314 321.964 104.556 429.287 429.343
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 720 0.000128 2048 230 960 89600 32.0892 14.3871 246.969 416.69 710.306 710.441
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 990 3.2e-05 4096 190 10060 519200 374.017 190.156 30181.9 5620.51 36367.3 36368
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1650 6.4e-05 4096 180 2760 294600 46.4801 55.75 3739.99 1676.22 5518.52 5518.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1890 0.000512 512 450 720 34000 1.27203 0.940288 16.6246 51.1589 70.0985 70.1949
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1070 3.2e-05 4096 400 3900 424000 358.385 148.849 9644.78 4420.76 14573.1 14573.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 780 6.4e-05 1024 230 520 201600 34.8625 13.4863 157.702 416.677 622.916 623.075
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1020 0.001024 1024 225 2060 15800 0.694432 34.7171 42.0951 77.5668 77.6212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 790 0.000128 512 240 1160 99200 8.69318 3.40189 83.4668 103.224 198.98 199.131
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 730 3.2e-05 4096 260 3300 345600 516.644 164.635 6685.83 4841.49 12209 12209.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 490 0.001024 4096 120 10220 10700 2.73603 470.872 104.735 578.389 578.448
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 720 0.000128 2048 230 960 86400 32.1084 14.406 169.401 412.677 628.759 628.892
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 990 3.2e-05 4096 190 10060 518400 372.973 189.86 21079 5635.67 27278.1 27278.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1650 6.4e-05 4096 180 2760 294000 46.3892 55.6893 2612.49 1674.53 4389.18 4389.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1890 0.000512 512 450 720 33600 1.26598 0.930528 11.7839 49.8968 63.9804 64.0737
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1070 3.2e-05 4096 400 3900 422400 359.925 149.001 6730.49 4430.9 11670.6 11670.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 780 6.4e-05 1024 230 520 198400 34.6397 13.3782 109.471 412.478 570.153 570.298
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1020 0.001024 1024 225 2060 15600 0.694112 24.2647 42.6639 67.6812 67.7325
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 790 0.000128 512 240 1160 96000 8.86022 3.40931 57.153 103.295 172.898 173.042
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 730 3.2e-05 4096 260 3300 339200 520.315 164.608 4603.52 4842.53 10131.4 10131.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 490 0.001024 4096 120 10220 10600 2.73613 327.538 104.797 435.115 435.171
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 720 0.000128 2048 230 960 91392 31.9047 14.3658 323.022 418.621 788.08 788.216
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 990 3.2e-05 4096 190 10060 518784 371.626 189.765 38082.7 5621.82 44266.6 44267.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1650 6.4e-05 4096 180 2760 294336 46.2356 55.6466 4726.25 1675.47 6503.67 6503.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1890 0.000512 512 450 720 34048 1.25347 0.929728 22.2238 49.9285 74.4367 74.5308
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1070 3.2e-05 4096 400 3900 424704 355.992 148.219 12217.8 4413.16 17135.5 17135.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 780 6.4e-05 1024 230 520 200704 35.0907 13.5101 199.221 418.526 666.532 666.678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1020 0.001024 1024 225 2060 15792 0.695648 44.1724 42.2545 87.1806 87.2304
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 790 0.000128 512 240 1160 96768 8.8407 3.40224 103.511 103.582 219.517 219.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 730 3.2e-05 4096 260 3300 347648 512.916 163.681 8517.32 4826.44 14020.7 14021
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 490 0.001024 4096 120 10220 10640 2.72554 592.683 104.478 699.929 699.985
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 720 0.000128 2048 230 960 89600 31.5789 14.3011 205.694 414.506 666.245 666.376
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 990 3.2e-05 4096 190 10060 517888 371.007 189.553 25194.5 5625.28 31381.1 31381.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1650 6.4e-05 4096 180 2760 294336 46.1369 55.5783 3132.46 1677.74 4911.99 4912.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1890 0.000512 512 450 720 34048 1.26211 0.930784 14.5883 50.0269 66.9124 67.0055
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1070 3.2e-05 4096 400 3900 422912 357.413 148.49 8029.97 4428.55 12964.7 12965
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 780 6.4e-05 1024 230 520 193536 35.2568 13.3489 127.081 414.207 590.085 590.232
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1020 0.001024 1024 225 2060 15680 0.69568 28.887 41.8908 71.5318 71.5839
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 790 0.000128 512 240 1160 93184 8.70774 3.36554 66.2098 101.347 179.814 179.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 730 3.2e-05 4096 260 3300 344064 516.333 164.328 5563.89 4851.41 11096.3 11096.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 490 0.001024 4096 120 10220 10528 2.71974 388.661 104.619 496.043 496.102
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 720 0.000128 2048 230 960 90240 32.0162 14.4305 304.92 417.668 769.202 769.339
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 990 3.2e-05 4096 190 10060 518400 373.016 189.947 36724.4 5617.37 42905.4 42906
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1650 6.4e-05 4096 180 2760 294240 46.3851 55.694 4555.77 1675.63 6333.55 6333.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1890 0.000512 512 450 720 34080 1.26976 0.938816 21.6867 51.2258 75.2207 75.3172
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1070 3.2e-05 4096 400 3900 424320 357.924 148.611 11792.2 4420 16719.1 16719.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 780 6.4e-05 1024 230 520 199680 35.1646 13.7456 190.17 417.627 656.895 657.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1020 0.001024 1024 225 2060 15720 0.692224 42.1688 43.1118 86.0316 86.0843
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 790 0.000128 512 240 1160 96000 8.85277 3.39968 98.9274 103.258 214.627 214.774
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 730 3.2e-05 4096 260 3300 345600 514.312 163.719 8181.27 4821.72 13681.4 13681.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 490 0.001024 4096 120 10220 10680 2.73203 576.61 104.751 684.136 684.194
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 720 0.000128 2048 230 960 88320 31.718 14.6883 203.262 412.781 662.613 662.747
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 990 3.2e-05 4096 190 10060 518400 371.893 189.816 24837.4 5619.75 31019.6 31020.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1650 6.4e-05 4096 180 2760 293760 46.2227 55.6526 3076.95 1675.32 4854.22 4854.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1890 0.000512 512 450 720 33600 1.26534 0.92752 13.9736 49.9267 66.1965 66.2897
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1070 3.2e-05 4096 400 3900 422400 356.557 148.291 7924.4 4410.26 12839.8 12840.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 780 6.4e-05 1024 230 520 192000 35.3109 13.3324 124.7 412.516 586.045 586.194
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1020 0.001024 1024 225 2060 15600 0.694112 28.4178 41.6666 70.8373 70.8883
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 790 0.000128 512 240 1160 92160 9.06896 3.40144 64.3473 103.324 180.324 180.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 730 3.2e-05 4096 260 3300 345600 514.074 163.846 5518.96 4822.23 11019.5 11019.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 490 0.001024 4096 120 10220 10560 2.73402 384.039 104.735 491.554 491.611
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 720 0.000128 2048 230 960 90112 32.0224 14.6135 294.07 417.971 758.844 758.982
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 990 3.2e-05 4096 190 10060 519168 370.964 189.63 35892.3 5636.49 42090.1 42090.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1650 6.4e-05 4096 180 2760 294400 46.2279 55.592 4458.55 1675.81 6236.26 6236.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1890 0.000512 512 450 720 34304 1.26925 0.939808 21.0267 51.248 74.5836 74.6796
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1070 3.2e-05 4096 400 3900 425984 355.728 148.181 11545.4 4417.76 16467.3 16467.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 780 6.4e-05 1024 230 520 200704 35.0062 13.4945 185.429 417.868 651.985 652.145
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1020 0.001024 1024 225 2060 15744 0.69632 41.001 42.1724 83.9284 83.9805
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 790 0.000128 512 240 1160 98304 8.89619 3.40806 98.4306 104.619 215.54 215.693
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 730 3.2e-05 4096 260 3300 344064 515.517 163.775 7936.02 4834.67 13450.4 13450.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 490 0.001024 4096 120 10220 10624 2.72602 557.362 104.48 664.611 664.671
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 720 0.000128 2048 230 960 90112 32.0348 14.3649 200.527 418.715 665.815 665.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 990 3.2e-05 4096 190 10060 518144 373.005 190.313 23989 5667.42 30220.4 30221
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1650 6.4e-05 4096 180 2760 293888 46.2083 55.5853 2967.25 1675.4 4744.52 4744.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1890 0.000512 512 450 720 32768 1.25418 0.915648 13.1657 49.6218 65.0605 65.1572
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1070 3.2e-05 4096 400 3900 421888 357.465 148.271 7635.89 4422.9 12564.9 12565.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 780 6.4e-05 1024 230 520 196608 35.5228 13.5108 122.854 418.377 590.449 590.598
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1020 0.001024 1024 225 2060 15616 0.69648 27.4703 42.199 70.4254 70.4758
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 790 0.000128 512 240 1160 98304 8.89722 3.4103 66.2626 104.808 183.561 183.709
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 730 3.2e-05 4096 260 3300 344064 515.153 163.774 5303.59 4840.96 10823.9 10824.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 490 0.001024 4096 120 10220 10496 2.71434 367.619 104.577 474.954 475.009
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 720 0.000128 2048 230 960 89088 31.5591 14.3997 254.64 412.912 713.68 713.818
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 990 3.2e-05 4096 190 10060 517632 372.107 189.617 31399.8 5628.16 37590.3 37590.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1650 6.4e-05 4096 180 2760 294144 46.2315 55.5912 3893.21 1676.68 5671.79 5671.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1890 0.000512 512 450 720 33792 1.25616 0.929792 17.9079 49.9082 70.1034 70.1991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1070 3.2e-05 4096 400 3900 423936 356.768 148.309 10055.5 4421.44 14982.3 14982.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 780 6.4e-05 1024 230 520 196608 34.7484 13.3177 159.129 412.652 620.027 620.175
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1020 0.001024 1024 225 2060 15552 0.691936 35.2207 42.6107 78.5795 78.6314
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 790 0.000128 512 240 1160 98304 8.69936 3.39968 85.3077 103.352 200.943 201.087
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 730 3.2e-05 4096 260 3300 344064 512.931 163.151 6948.73 4816.6 12441.8 12442.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 490 0.001024 4096 120 10220 10560 2.72368 477.956 104.544 585.267 585.326
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 720 0.000128 2048 230 960 86016 32.0898 14.2913 174.315 413.511 634.371 634.503
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 990 3.2e-05 4096 190 10060 516096 376.02 191.613 21682.9 5667.52 27918.8 27919.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1650 6.4e-05 4096 180 2760 293376 46.2333 55.575 2691.83 1675.91 4469.62 4469.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1890 0.000512 512 450 720 33792 1.2704 0.933888 12.3137 50.0468 64.6692 64.7655
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1070 3.2e-05 4096 400 3900 417792 358.976 148.377 6874.03 4423.96 11805.7 11806
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 780 6.4e-05 1024 230 520 196608 34.7866 13.3284 112.865 413.108 574.272 574.423
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1020 0.001024 1024 225 2060 15360 0.692224 24.4397 42.6127 67.8035 67.854
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 790 0.000128 512 240 1160 86016 8.87283 3.34675 53.221 99.3859 165.014 165.155
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 730 3.2e-05 4096 260 3300 331776 519.56 163.227 4642.44 4819.66 10145.3 10145.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 490 0.001024 4096 120 10220 10368 2.71286 325.991 104.565 433.311 433.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 720 0.000128 2048 230 960 86400 32.1531 14.3286 257.778 412.583 717.014 717.149
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 990 3.2e-05 4096 190 10060 518400 373.011 189.905 32145.1 5617.62 38326.3 38326.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1650 6.4e-05 4096 180 2760 294000 46.3856 55.6924 3960.41 1674.26 5736.82 5736.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1890 0.000512 512 450 720 33600 1.26816 0.929792 18.1493 49.8982 70.3483 70.4457
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1070 3.2e-05 4096 400 3900 422400 359.938 149.017 10216.3 4429.56 15155.1 15155.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 780 6.4e-05 1024 230 520 198400 34.67 13.3509 166.983 412.344 627.537 627.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1020 0.001024 1024 225 2060 15600 0.694272 37.3289 41.8799 79.9628 80.0154
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 790 0.000128 512 240 1160 96000 8.86662 3.40173 87.7407 103.272 203.471 203.622
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 730 3.2e-05 4096 260 3300 339200 520.363 164.603 6980.01 4841.37 12506.7 12507.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 490 0.001024 4096 120 10220 10600 2.73398 501.524 104.712 609.014 609.075
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 720 0.000128 2048 230 960 83200 32.6012 14.2922 177.403 413.28 637.743 637.874
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 990 3.2e-05 4096 190 10060 518400 371.765 193.091 23215.5 5637.65 29418.7 29419.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1650 6.4e-05 4096 180 2760 293600 46.2501 55.6745 2818.76 1675.85 4596.61 4596.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1890 0.000512 512 450 720 33600 1.27075 0.932256 13.1858 50.0334 65.5236 65.621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1070 3.2e-05 4096 400 3900 416000 360.936 148.993 7248.03 4433.55 12191.8 12192.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 780 6.4e-05 1024 230 520 192000 35.3118 13.4865 115.123 412.794 576.899 577.059
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1020 0.001024 1024 225 2060 15200 0.686912 25.6121 41.3512 67.7103 67.7622
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 790 0.000128 512 240 1160 89600 9.22186 3.39763 59.1227 103.449 175.371 175.516
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 730 3.2e-05 4096 260 3300 332800 518.094 163.715 4908.85 4810.95 10402 10402.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 490 0.001024 4096 120 10220 10400 2.72774 354.032 104.751 461.554 461.612
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 720 0.000128 2048 230 960 91136 32.0238 14.4671 370.761 419.084 836.495 836.628
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 990 3.2e-05 4096 190 10056 519680 370.433 189.336 24054.9 5610.73 30226 30226.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1650 6.4e-05 4096 180 2760 294592 46.2316 55.5889 2988.4 1676.06 4766.35 4766.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1890 0.000512 512 450 720 34304 1.25869 0.939328 13.3269 51.1888 66.8122 66.9078
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1070 3.2e-05 4096 400 3912 424960 357.069 148.404 7717.62 4421.85 12645.3 12645.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 780 6.4e-05 1024 230 528 199680 35.3849 13.5918 214.91 419.157 683.225 683.373
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1020 0.001024 1024 225 2064 15840 0.69776 26.8776 42.9855 70.6019 70.6601
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 790 0.000128 512 240 1152 101376 8.72483 3.41197 67.1954 104.556 184.072 184.217
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 730 3.2e-05 4096 260 3312 348160 514.422 163.741 5388.52 4833.71 10900.8 10901.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 490 0.001024 4096 120 10224 10784 2.7415 375.982 104.842 483.61 483.665
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 720 0.000128 2048 230 960 90880 32.2501 14.408 377.957 419.511 844.301 844.437
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 990 3.2e-05 4096 190 10056 519680 372.68 189.738 25318.8 5618.18 31500.1 31500.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1650 6.4e-05 4096 180 2760 294560 46.463 55.7056 3137.79 1677.42 4917.45 4917.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1890 0.000512 512 450 720 34240 1.26566 0.939392 13.9678 51.1934 67.4655 67.5583
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1070 3.2e-05 4096 400 3912 424960 358.389 148.724 8111.01 4426.19 13044.7 13044.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 780 6.4e-05 1024 230 528 199680 35.429 13.533 137.168 419.501 605.813 605.958
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1020 0.001024 1024 225 2064 15840 0.715872 28.7017 43.6909 73.1505 73.1992
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 790 0.000128 512 240 1152 101120 8.8143 3.42221 70.7024 105.001 188.128 188.271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 730 3.2e-05 4096 260 3312 348160 515.505 164.177 5672.95 4838.5 11191.5 11191.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 490 0.001024 4096 120 10224 10760 2.73552 393.54 104.858 501.182 501.242
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 720 0.000128 2048 230 960 90624 32.0118 14.4468 206.67 418.751 672.048 672.181
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 990 3.2e-05 4096 190 10056 519552 371.353 189.528 24968 5614.57 31144.2 31144.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1650 6.4e-05 4096 180 2760 294528 46.3049 55.6623 3092.55 1676.96 4871.55 4871.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1890 0.000512 512 450 720 34368 1.26758 0.937472 14.2411 51.2568 67.8034 67.8976
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1070 3.2e-05 4096 400 3912 424704 357.283 148.527 7995.59 4438.61 12940.4 12940.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 780 6.4e-05 1024 230 528 198144 35.4734 14.3503 130.761 434.784 615.56 615.722
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1020 0.001024 1024 225 2064 15840 0.696384 28.5668 42.4422 71.7463 71.7981
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 790 0.000128 512 240 1152 99840 8.80858 3.40778 69.4367 104.299 186.139 186.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 730 3.2e-05 4096 260 3312 347136 514.417 163.773 5579.29 4839.93 11097.8 11098.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 490 0.001024 4096 120 10224 10752 2.73616 390.692 104.831 498.303 498.358
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 720 0.000128 2048 230 960 89088 32.0853 14.3427 371.375 416.863 834.832 834.964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 990 3.2e-05 4096 190 10056 519168 370.465 189.395 16130.6 5614.77 22305.9 22306.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1650 6.4e-05 4096 180 2760 294528 46.1983 55.5824 2000.15 1677.43 3779.44 3779.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1890 0.000512 512 450 720 34176 1.26653 0.93408 9.31155 51.1665 62.7796 62.8753
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1070 3.2e-05 4096 400 3912 423936 356.359 148.288 5154.86 4420.9 10080.7 10081
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 780 6.4e-05 1024 230 528 196608 35.245 13.4687 90.1375 416.729 555.76 555.907
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1020 0.001024 1024 225 2064 15744 0.714048 18.4017 42.1228 61.2814 61.3299
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 790 0.000128 512 240 1152 98304 8.7 3.39936 44.4714 103.309 160.063 160.211
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 730 3.2e-05 4096 260 3312 347136 513.213 163.616 3593.01 4832.92 9103.13 9103.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 490 0.001024 4096 120 10224 10656 2.72282 248.684 104.583 356.031 356.087
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 720 0.000128 2048 230 960 90496 32.1169 14.4669 240.096 418.533 705.375 705.513
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 990 3.2e-05 4096 190 10056 519232 372.019 189.655 28908.6 5647.55 35118.5 35119.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1650 6.4e-05 4096 180 2760 294448 46.4159 55.7083 3584.28 1676.35 5362.83 5362.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1890 0.000512 512 450 720 34272 1.2703 0.940128 16.6561 51.2479 70.2162 70.3119
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1070 3.2e-05 4096 400 3912 424704 358.402 148.782 9256.74 4422.68 14186.9 14187.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 780 6.4e-05 1024 230 528 198912 35.5022 13.5248 152.306 418.482 620.004 620.151
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1020 0.001024 1024 225 2064 15792 0.697408 33.3117 42.261 76.3114 76.3597
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 790 0.000128 512 240 1152 100352 8.82074 3.41731 81.0498 104.758 198.227 198.367
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 730 3.2e-05 4096 260 3312 345856 516.258 164.137 6442.74 4836.17 11959.7 11960
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 490 0.001024 4096 120 10224 10752 2.73437 451.42 104.815 559.014 559.071
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 720 0.000128 2048 230 960 89600 32.1197 14.4239 152.238 418.936 617.885 618.028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 990 3.2e-05 4096 190 10056 518784 371.741 189.758 18207.6 5628.66 24398.4 24399
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1650 6.4e-05 4096 180 2760 294336 46.2457 55.642 2259.39 1676.7 4038.05 4038.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1890 0.000512 512 450 720 33600 1.26563 0.927904 10.3595 49.9492 62.601 62.6958
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1070 3.2e-05 4096 400 3912 422912 358.203 148.629 5815.38 4426.05 10748.6 10748.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 780 6.4e-05 1024 230 528 197120 35.5206 13.5987 104.141 418.927 572.37 572.521
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1020 0.001024 1024 225 2064 15680 0.692224 20.9284 43.1841 64.8626 64.9122
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 790 0.000128 512 240 1152 96768 8.84342 3.40016 49.5345 103.657 165.618 165.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 730 3.2e-05 4096 260 3312 344064 517.442 164.548 4037.35 4849.5 9569.23 9569.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 490 0.001024 4096 120 10224 10640 2.73197 282.168 104.576 389.521 389.581
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 720 0.000128 2048 230 960 90112 31.9747 14.3532 232.406 418.15 697.051 697.188
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 990 3.2e-05 4096 190 10056 519168 371.274 189.564 26633.1 5639.76 32834.4 32835
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1650 6.4e-05 4096 180 2760 294400 46.2582 55.6237 3482.63 1676.91 5261.5 5261.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1890 0.000512 512 450 720 34304 1.26346 0.937984 15.7627 51.2266 69.2914 69.3828
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1070 3.2e-05 4096 400 3912 424960 357.152 148.425 8916.06 4426 13848 13848.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 780 6.4e-05 1024 230 528 198656 35.256 13.5055 147.952 418.067 614.969 615.121
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1020 0.001024 1024 225 2064 15808 0.69472 30.9689 43.3419 75.0476 75.0976
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 790 0.000128 512 240 1152 100352 8.77331 3.41011 74.6163 104.664 191.649 191.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 730 3.2e-05 4096 260 3312 348160 514.105 163.771 6268.97 4838.09 11785.3 11785.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 490 0.001024 4096 120 10224 10752 2.73114 412.084 104.929 519.789 519.846
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 720 0.000128 2048 230 960 90112 32.0039 14.4159 155.837 417.98 620.405 620.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 990 3.2e-05 4096 190 10056 519168 371.094 189.608 16959.8 5628.18 23149.4 23150
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1650 6.4e-05 4096 180 2760 294400 46.2232 55.5945 2301.14 1675.84 4078.87 4078.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1890 0.000512 512 450 720 34304 1.27014 0.939488 10.3734 51.253 63.9358 64.032
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1070 3.2e-05 4096 400 3912 423936 358.362 148.613 5834.94 4428.36 10770.6 10770.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 780 6.4e-05 1024 230 528 196608 35.5104 13.5373 97.9199 417.858 565.006 565.156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1020 0.001024 1024 225 2064 15744 0.692256 20.0298 43.2372 64.0171 64.0688
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 790 0.000128 512 240 1152 98304 8.89373 4.49984 47.777 104.618 165.971 166.118
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 730 3.2e-05 4096 260 3312 344064 515.499 163.759 4077.51 4834.81 9591.96 9592.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 490 0.001024 4096 120 10224 10624 2.72662 259.014 104.501 366.285 366.341
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 720 0.000128 2048 230 960 89856 32.0759 14.652 250.862 417.456 715.216 715.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 990 3.2e-05 4096 190 10056 518976 372.339 189.812 30677.3 5612.94 36853.2 36853.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1650 6.4e-05 4096 180 2760 294480 46.3974 55.7301 3801.35 1675.54 5579.1 5579.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1890 0.000512 512 450 720 34272 1.27126 0.941056 17.3204 51.19 70.8236 70.9209
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1070 3.2e-05 4096 400 3912 423936 358.997 148.838 9802.55 4424.87 14735.6 14735.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 780 6.4e-05 1024 230 528 198144 35.3991 13.5106 161.529 417.383 628.02 628.174
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1020 0.001024 1024 225 2064 15768 0.694272 35.4229 42.1303 78.293 78.3423
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 790 0.000128 512 240 1152 99072 8.74605 3.40896 85.2329 103.719 201.297 201.446
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 730 3.2e-05 4096 260 3312 347904 514.866 164.102 6869.23 4832.78 12381.4 12381.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 490 0.001024 4096 120 10224 10728 2.73043 479.218 104.749 586.745 586.804
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 720 0.000128 2048 230 960 87552 32.026 14.3211 171.824 414.588 632.929 633.068
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 990 3.2e-05 4096 190 10056 518400 372.459 190.119 21408.3 5627.86 27599.4 27600
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1650 6.4e-05 4096 180 2760 294336 46.2131 55.6547 2652.21 1675.27 4429.43 4429.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1890 0.000512 512 450 720 33984 1.2656 0.931456 12.1263 49.9899 64.4122 64.5079
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1070 3.2e-05 4096 400 3912 423936 358.222 148.716 6862.61 4425.88 11795.8 11796
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 780 6.4e-05 1024 230 528 193536 35.3806 13.3798 110.226 414.437 573.609 573.765
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1020 0.001024 1024 225 2064 15696 0.693184 24.7362 41.8306 67.3186 67.3689
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 790 0.000128 512 240 1152 96768 8.67194 3.38298 58.3 102.226 172.766 172.916
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 730 3.2e-05 4096 260 3312 345600 513.712 163.596 4777.1 4821.33 10276.1 10276.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 490 0.001024 4096 120 10224 10656 2.72998 333.984 104.758 441.516 441.575
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 720 0.000128 2048 230 960 90880 32.0183 14.3652 240.262 419.537 706.345 706.473
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 990 3.2e-05 4096 190 10056 519040 371.967 189.894 29201.2 5623.03 35386.8 35387.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1650 6.4e-05 4096 180 2760 294400 46.2476 55.6584 3623.1 1676.86 5401.94 5402.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1890 0.000512 512 450 720 33920 1.26832 0.931424 16.2342 50.0543 68.595 68.6852
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1070 3.2e-05 4096 400 3912 424960 357.317 148.597 9379.92 4425.94 14312.1 14312.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 780 6.4e-05 1024 230 528 199680 35.3614 13.5073 153.174 419.448 621.675 621.819
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1020 0.001024 1024 225 2064 15760 0.694272 33.3338 43.4166 77.502 77.553
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 790 0.000128 512 240 1152 99840 8.86464 3.41466 81.1566 105.005 198.624 198.771
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 730 3.2e-05 4096 260 3312 348160 514.127 163.968 6553.52 4837.93 12069.9 12070.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 490 0.001024 4096 120 10224 10720 2.73632 458.444 104.836 566.06 566.114
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 720 0.000128 2048 230 960 87040 31.9477 14.2924 166.503 412.572 625.478 625.605
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 990 3.2e-05 4096 190 10056 518400 372.477 190.029 20689.2 5635 26887.4 26888
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1650 6.4e-05 4096 180 2760 294400 46.1578 55.5868 2572.25 1676.03 4350.1 4350.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1890 0.000512 512 450 720 33280 1.2633 0.9224 11.6075 49.877 63.7687 63.8619
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1070 3.2e-05 4096 400 3912 424960 356.394 148.423 6663.04 4423.37 11591.6 11591.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 780 6.4e-05 1024 230 528 199680 35.2987 13.8388 110.342 419.35 579.014 579.158
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1020 0.001024 1024 225 2064 15680 0.6904 23.9575 42.2521 66.9587 67.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 790 0.000128 512 240 1152 97280 8.74157 3.39558 56.9418 103.273 172.533 172.681
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 730 3.2e-05 4096 260 3312 348160 513.954 164.07 4664.64 4835.15 10178.2 10178.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 490 0.001024 4096 120 10224 10560 2.72173 321.289 104.397 428.449 428.507
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 720 0.000128 2048 230 960 89088 31.9748 14.3312 305.605 416.836 768.918 769.055
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 990 3.2e-05 4096 190 10056 519168 370.127 189.383 36876.4 5613.98 43050.6 43051.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1650 6.4e-05 4096 180 2760 294528 46.1701 55.5804 4569.27 1677.28 6348.38 6348.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1890 0.000512 512 450 720 34176 1.26627 0.935936 21.6434 51.1624 75.1101 75.2046
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1070 3.2e-05 4096 400 3912 423936 356.063 148.281 11795.3 4420.32 16720.3 16720.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 780 6.4e-05 1024 230 528 196608 35.2433 13.4475 193.418 416.72 659.013 659.167
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1020 0.001024 1024 225 2064 15744 0.694112 42.8173 42.1422 85.7172 85.7702
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 790 0.000128 512 240 1152 98304 8.68995 3.39805 102.15 103.308 217.731 217.878
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 730 3.2e-05 4096 260 3312 347136 512.902 163.63 8255.79 4832.41 13765.1 13765.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 490 0.001024 4096 120 10224 10656 2.72138 572.695 104.582 680.044 680.103
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 720 0.000128 2048 230 960 86016 32.0521 14.3459 187.343 412.847 646.758 646.893
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 990 3.2e-05 4096 190 10056 517632 372.035 189.611 23800.4 5641.39 30004.1 30004.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1650 6.4e-05 4096 180 2760 294144 46.2089 55.5992 2970.22 1675.86 4747.96 4748.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1890 0.000512 512 450 720 33792 1.25712 0.92912 13.9639 49.9033 66.154 66.2484
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1070 3.2e-05 4096 400 3912 423936 356.538 148.29 7672.42 4418.83 12596.4 12596.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 780 6.4e-05 1024 230 528 190464 35.4836 13.3169 122.153 412.478 583.614 583.763
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1020 0.001024 1024 225 2064 15552 0.692224 27.2712 41.5523 69.5742 69.6259
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 790 0.000128 512 240 1152 98304 8.70214 3.39664 66.8444 103.302 182.428 182.571
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 730 3.2e-05 4096 260 3312 344064 512.696 163.162 5328.35 4814.16 10818.7 10819.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 490 0.001024 4096 120 10224 10560 2.71942 373.416 104.515 480.694 480.748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 720 0.000128 2048 230 960 89600 32.0816 14.4163 301.241 416.694 764.601 764.741
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 990 3.2e-05 4096 190 10056 519200 373.86 190.112 36520.2 5620.11 42705 42705.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1650 6.4e-05 4096 180 2760 294400 46.4834 55.7264 4538.23 1676.12 6316.64 6316.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1890 0.000512 512 450 720 34000 1.276 0.940032 21.5205 51.1509 74.9886 75.0883
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1070 3.2e-05 4096 400 3912 424000 358.286 148.837 11706.5 4420.82 16634.8 16635
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 780 6.4e-05 1024 230 528 195200 35.5797 13.4906 189.034 416.61 654.906 655.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1020 0.001024 1024 225 2064 15800 0.698368 42.2651 43.1572 86.18 86.2333
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 790 0.000128 512 240 1152 99200 8.68618 3.40547 101.886 103.229 217.393 217.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 730 3.2e-05 4096 260 3312 345600 516.585 164.639 8149.48 4841.34 13672.4 13672.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 490 0.001024 4096 120 10224 10700 2.73613 573.51 104.755 681.046 681.102
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 720 0.000128 2048 230 960 86400 32.1199 14.4177 197.909 412.735 657.352 657.488
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 990 3.2e-05 4096 190 10056 518400 373.021 189.934 24733.5 5638.59 30935.8 30936.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1650 6.4e-05 4096 180 2760 294000 46.3977 55.6941 3065.22 1674.75 4842.15 4842.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1890 0.000512 512 450 720 33600 1.26544 0.928672 13.8547 49.904 66.0535 66.155
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1070 3.2e-05 4096 400 3912 422400 359.915 149.02 7894.44 4431.12 12834.8 12835.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 780 6.4e-05 1024 230 528 192000 35.3904 13.3506 126.39 412.403 587.728 587.886
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1020 0.001024 1024 225 2064 15600 0.696352 28.3825 41.6249 70.7644 70.8167
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 790 0.000128 512 240 1152 96000 8.86042 3.4087 66.5893 103.313 182.361 182.509
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 730 3.2e-05 4096 260 3312 339200 520.407 164.625 5413.1 4843.16 10941.7 10942
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 490 0.001024 4096 120 10224 10600 2.73805 383.967 104.769 491.519 491.576
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 720 0.000128 2048 230 960 89600 32.1293 14.3688 295.445 419.016 761.133 761.268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 990 3.2e-05 4096 190 10056 518784 371.646 189.78 35805.3 5639.99 42007.4 42008
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1650 6.4e-05 4096 180 2760 294336 46.2578 55.6743 4453.07 1677.05 6232.12 6232.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1890 0.000512 512 450 720 33600 1.26054 0.929792 20.4652 49.9493 72.7091 72.802
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1070 3.2e-05 4096 400 3912 422912 358.232 148.646 11461.5 4442.53 16411.2 16411.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 780 6.4e-05 1024 230 528 197120 35.5473 13.8977 187.739 436.686 674.052 674.208
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1020 0.001024 1024 225 2064 15680 0.693728 41.3327 43.1941 85.2796 85.3292
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 790 0.000128 512 240 1152 96768 8.83338 3.4001 97.1324 103.676 213.231 213.377
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 730 3.2e-05 4096 260 3312 344064 517.362 164.555 7966.42 4862.78 13511.5 13511.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 490 0.001024 4096 120 10224 10640 2.72794 558.576 104.604 665.95 666.011
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 720 0.000128 2048 230 960 86016 32.1565 14.3094 188.45 414.07 649.148 649.287
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 990 3.2e-05 4096 190 10056 517888 370.989 189.588 23566.2 5643.02 29770.5 29771.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1650 6.4e-05 4096 180 2760 294336 46.1573 55.5833 2927.92 1676.13 4705.86 4705.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1890 0.000512 512 450 720 33152 1.2759 0.933888 13.1477 49.9988 65.4579 65.5544
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1070 3.2e-05 4096 400 3912 422912 357.598 148.498 7542.27 4423.53 12472.2 12472.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 780 6.4e-05 1024 230 528 193536 35.2429 13.363 122.232 413.835 584.861 585.008
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1020 0.001024 1024 225 2064 15456 0.690176 26.989 41.5781 69.316 69.3711
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 790 0.000128 512 240 1152 93184 8.70563 3.36771 62.1381 101.243 175.64 175.786
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 730 3.2e-05 4096 260 3312 344064 516.412 164.353 5242.57 4846.49 10770.2 10770.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 490 0.001024 4096 120 10224 10528 2.72726 360.598 104.544 467.911 467.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 720 0.000128 2048 230 960 90240 32.0269 14.3729 288.034 417.954 752.549 752.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 990 3.2e-05 4096 190 10056 518400 372.942 189.919 34496.7 5621.11 40681.4 40681.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1650 6.4e-05 4096 180 2760 294240 46.3933 55.7006 4285.74 1676.77 6064.68 6064.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1890 0.000512 512 450 720 34080 1.26838 0.93968 19.8564 51.2432 73.4075 73.4974
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1070 3.2e-05 4096 400 3912 424320 357.871 148.604 11075.7 4423.07 16005.6 16005.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 780 6.4e-05 1024 230 528 195840 35.6585 13.5066 180.958 417.905 648.208 648.356
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1020 0.001024 1024 225 2064 15720 0.692224 39.9913 42.0871 82.8296 82.8804
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 790 0.000128 512 240 1152 96000 8.85517 3.39914 93.6989 103.323 209.456 209.601
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 730 3.2e-05 4096 260 3312 345600 514.34 163.75 7708.95 4824.99 13212.4 13212.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 490 0.001024 4096 120 10224 10680 2.73501 539.171 104.846 646.797 646.855
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 720 0.000128 2048 230 960 88320 31.7499 14.3407 183.767 412.84 642.864 642.997
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 990 3.2e-05 4096 190 10056 518400 371.862 189.85 22237.9 5620.29 28420.6 28421.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1650 6.4e-05 4096 180 2760 293760 46.2627 55.662 2760.22 1674.97 4537.19 4537.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1890 0.000512 512 450 720 33600 1.26429 0.93104 13.0115 49.9353 65.2374 65.3332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1070 3.2e-05 4096 400 3912 422400 356.51 148.279 7109.75 4410.98 12025.8 12026.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 780 6.4e-05 1024 230 528 192000 35.3339 13.822 114.988 412.619 576.954 577.108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1020 0.001024 1024 225 2064 15600 0.692576 25.8315 41.682 68.2638 68.3131
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 790 0.000128 512 240 1152 92160 9.06992 3.40067 58.4995 103.337 174.488 174.637
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 730 3.2e-05 4096 260 3312 345600 513.945 163.869 4958.07 4822.77 10459 10459.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 490 0.001024 4096 120 10224 10560 2.72326 341.16 104.767 448.694 448.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 720 0.000128 2048 230 960 90112 32.0183 14.3913 276.072 418.039 740.688 740.831
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 990 3.2e-05 4096 190 10056 519168 370.945 189.613 33057.7 5618.03 39237 39237.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1650 6.4e-05 4096 180 2760 294400 46.2323 55.5889 4097.6 1676.08 5875.58 5875.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1890 0.000512 512 450 720 34304 1.26621 0.939264 19.0073 51.2537 72.5705 72.6671
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1070 3.2e-05 4096 400 3912 423936 358.367 148.592 10574.7 4429.3 15511.3 15511.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 780 6.4e-05 1024 230 528 196608 35.4994 13.4838 173.643 417.995 640.809 640.956
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1020 0.001024 1024 225 2064 15744 0.695328 38.314 41.1298 80.2011 80.2522
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 790 0.000128 512 240 1152 98304 8.88902 3.41171 91.3092 104.633 208.432 208.579
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 730 3.2e-05 4096 260 3312 344064 515.595 163.799 7339.51 4835.47 12854.8 12855.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 490 0.001024 4096 120 10224 10624 2.73146 512.475 104.518 619.769 619.827
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 720 0.000128 2048 230 960 90112 32.0156 14.4577 185.84 418.389 650.871 651.012
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 990 3.2e-05 4096 190 10056 518144 373.019 190.296 22631.6 5659.27 28854.9 28855.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1650 6.4e-05 4096 180 2760 293888 46.2435 55.579 2808.85 1674.23 4584.99 4585.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1890 0.000512 512 450 720 32768 1.25174 0.913408 12.7194 49.6018 64.5866 64.682
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1070 3.2e-05 4096 400 3912 421888 357.512 148.206 7206.32 4419.4 12131.8 12132.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 780 6.4e-05 1024 230 528 196608 35.5158 13.5578 118.68 422.333 590.274 590.428
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1020 0.001024 1024 225 2064 15616 0.697888 25.6682 43.3028 69.7274 69.7771
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 790 0.000128 512 240 1152 98304 8.90826 3.41402 62.5282 104.722 179.754 179.895
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 730 3.2e-05 4096 260 3312 344064 515.451 163.74 5017.04 4836.94 10533.6 10533.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 490 0.001024 4096 120 10224 10496 2.73139 346.851 104.517 454.143 454.202
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 720 0.000128 2048 230 950 91648 31.9229 14.3544 413.688 419.491 879.627 879.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 990 3.2e-05 4096 190 10075 519680 370.323 189.758 27198.5 5632.25 33391.6 33392.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1650 6.4e-05 4096 180 2775 294592 46.2276 55.5974 3381.22 1677.78 5160.9 5160.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1890 0.000512 512 450 725 34304 1.26595 0.938368 15.3014 51.2065 68.8137 68.9081
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1070 3.2e-05 4096 400 3900 423936 358.13 148.585 8673.26 4431.52 13611.8 13612.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 780 6.4e-05 1024 230 525 203776 34.8312 13.5045 244.553 419.483 712.556 712.702
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1020 0.001024 1024 225 2075 15840 0.695968 30.9409 42.6632 74.3424 74.3978
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 790 0.000128 512 240 1175 100352 8.77286 3.40608 76.2681 104.651 193.283 193.432
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 730 3.2e-05 4096 260 3300 346112 516.182 164.255 6031.35 4849.43 11561.6 11561.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 490 0.001024 4096 120 10225 10784 2.74522 426.529 104.946 534.265 534.321
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 720 0.000128 2048 230 950 91520 32.1362 14.3795 362.97 419.178 828.831 828.965
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 990 3.2e-05 4096 190 10075 519680 372.788 189.741 24406.7 5613.72 30583.6 30584.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1650 6.4e-05 4096 180 2775 294560 46.4609 55.7197 3031.57 1676.04 4809.87 4809.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1890 0.000512 512 450 725 34240 1.26771 0.93792 13.5041 51.171 66.981 67.0764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1070 3.2e-05 4096 400 3900 423680 360.065 148.956 7780.94 4429.69 12720 12720.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 780 6.4e-05 1024 230 525 203520 34.9636 13.525 132.81 419.247 600.736 600.886
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1020 0.001024 1024 225 2075 15840 0.71584 27.7241 42.6519 71.1357 71.1844
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 790 0.000128 512 240 1175 101120 8.81242 3.41834 68.9032 104.919 186.244 186.388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 730 3.2e-05 4096 260 3300 346880 517.478 164.483 5419.74 4841.52 10943.6 10943.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 490 0.001024 4096 120 10225 10760 2.74 378.844 104.779 486.405 486.461
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 720 0.000128 2048 230 950 90880 32.145 14.3666 355.655 419.606 821.942 822.077
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 990 3.2e-05 4096 190 10075 519040 372.105 189.878 15709 5624.25 21895.9 21896.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1650 6.4e-05 4096 180 2775 294400 46.3111 55.6771 1951.49 1677.18 3730.74 3730.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1890 0.000512 512 450 725 33920 1.2688 0.933888 8.88886 50.0573 61.2526 61.3458
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1070 3.2e-05 4096 400 3900 423680 358.863 148.84 5012.97 4433.43 9954.42 9954.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 780 6.4e-05 1024 230 525 202240 35.0905 13.5987 202.253 419.563 670.69 670.838
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1020 0.001024 1024 225 2075 15760 0.695552 18.0974 42.858 61.6919 61.7547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 790 0.000128 512 240 1175 99840 8.86586 3.42026 44.2657 105.031 161.77 161.916
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 730 3.2e-05 4096 260 3300 345600 516.997 164.566 3481.44 4852.63 9016.01 9016.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 490 0.001024 4096 120 10225 10720 2.73405 243.906 104.858 351.542 351.597
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 720 0.000128 2048 230 950 91392 31.9193 14.4327 212.969 418.848 678.339 678.476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 990 3.2e-05 4096 190 10075 519552 371.104 189.559 26030.6 5651.82 32243.8 32244.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1650 6.4e-05 4096 180 2775 294528 46.281 55.6667 3237.22 1681.58 5020.83 5020.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1890 0.000512 512 450 725 34368 1.26582 0.939872 14.7777 51.2561 68.3446 68.438
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1070 3.2e-05 4096 400 3900 423936 358.516 148.666 8311.09 4429.02 13247.6 13247.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 780 6.4e-05 1024 230 525 202752 34.9141 13.5124 136.873 418.819 604.31 604.467
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1020 0.001024 1024 225 2075 15792 0.696096 29.5184 42.4311 72.6915 72.7429
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 790 0.000128 512 240 1175 99840 8.76957 3.41197 72.6596 104.323 189.351 189.498
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 730 3.2e-05 4096 260 3300 345600 516.005 164.154 5762.08 4841.34 11284 11284.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 490 0.001024 4096 120 10225 10752 2.7361 406.615 104.863 514.259 514.322
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 720 0.000128 2048 230 950 90624 31.7739 14.4238 373.855 416.51 836.733 836.873
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 990 3.2e-05 4096 190 10075 519168 369.936 189.238 16839.4 5629.13 23028.4 23029
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1650 6.4e-05 4096 180 2775 294528 46.2049 55.5932 2095.14 1676.01 3873.02 3873.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1890 0.000512 512 450 725 34176 1.26483 0.936864 9.52019 51.1401 62.964 63.0601
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1070 3.2e-05 4096 400 3900 422400 358.206 148.567 5357.41 4425.43 10290 10290.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 780 6.4e-05 1024 230 525 199680 34.8776 13.4472 93.0192 416.497 558.032 558.188
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1020 0.001024 1024 225 2075 15744 0.713856 19.2614 42.0987 62.1166 62.1651
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 790 0.000128 512 240 1175 98304 8.69142 3.39757 46.3716 103.221 161.869 162.019
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 730 3.2e-05 4096 260 3300 344064 516.299 164.348 3712.46 4845.43 9238.93 9239.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 490 0.001024 4096 120 10225 10656 2.73168 260.385 104.507 367.669 367.729
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 720 0.000128 2048 230 950 91392 31.9825 14.3912 231.053 418.464 696.053 696.189
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 990 3.2e-05 4096 190 10075 519232 372.282 189.657 27822.3 5611.14 33996.1 33996.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1650 6.4e-05 4096 180 2775 294448 46.4077 55.6982 3457.24 1675.93 5235.35 5235.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1890 0.000512 512 450 725 34272 1.26989 0.937984 16.1117 51.2408 69.661 69.7548
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1070 3.2e-05 4096 400 3900 423808 359.379 148.92 8879.46 4426.96 13815 13815.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 780 6.4e-05 1024 230 525 202496 34.9804 13.5194 146.55 418.34 613.578 613.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1020 0.001024 1024 225 2075 15792 0.695968 32.0266 43.5442 76.3077 76.3573
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 790 0.000128 512 240 1175 100352 8.82246 3.41606 78.4728 104.745 195.635 195.781
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 730 3.2e-05 4096 260 3300 345856 516.369 164.196 6170.57 4835.44 11687 11687.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 490 0.001024 4096 120 10225 10752 2.73933 433.641 104.804 541.228 541.288
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 720 0.000128 2048 230 950 91392 31.8879 14.3669 148.508 418.622 613.552 613.688
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 990 3.2e-05 4096 190 10075 518784 371.688 189.774 17534.6 5639.55 23736.3 23736.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1650 6.4e-05 4096 180 2775 294336 46.2705 55.6435 2180.45 1675.45 3957.89 3957.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1890 0.000512 512 450 725 33600 1.26221 0.92976 10.0764 49.9222 62.2911 62.383
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1070 3.2e-05 4096 400 3900 422912 358.265 148.629 5584.71 4441.29 10533.2 10533.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 780 6.4e-05 1024 230 525 200704 35.0919 13.5107 93.2715 438.603 580.671 580.816
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1020 0.001024 1024 225 2075 15680 0.692224 20.214 42.1364 63.1051 63.1542
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 790 0.000128 512 240 1175 96768 8.83709 3.40691 48.1755 103.583 164.182 164.328
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 730 3.2e-05 4096 260 3300 344064 517.308 164.519 3871.76 4866.35 9420.33 9420.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 490 0.001024 4096 120 10225 10640 2.73507 271.832 104.59 379.203 379.261
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 720 0.000128 2048 230 950 91136 31.8434 14.4683 239.954 418.097 704.527 704.664
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 990 3.2e-05 4096 190 10075 519168 371.224 189.533 28046.7 5637.91 34246.1 34246.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1650 6.4e-05 4096 180 2775 294400 46.2444 55.5917 3577.6 1676.83 5356.34 5356.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1890 0.000512 512 450 725 34304 1.268 0.937792 16.2567 51.2276 69.7927 69.886
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1070 3.2e-05 4096 400 3900 423936 358.361 148.578 9159.92 4430.91 14098.1 14098.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 780 6.4e-05 1024 230 525 202752 34.7841 13.5003 152.582 417.957 619.015 619.162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1020 0.001024 1024 225 2075 15808 0.695936 32.4775 42.2277 75.4458 75.4975
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 790 0.000128 512 240 1175 100352 8.76486 3.40835 79.3513 104.65 196.365 196.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 730 3.2e-05 4096 260 3300 346112 516.54 164.297 6386.19 4848.55 11916 11916.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 490 0.001024 4096 120 10225 10752 2.74848 434.692 104.921 542.407 542.466
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 720 0.000128 2048 230 950 90112 31.9948 14.3547 158.949 417.874 623.342 623.674
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 990 3.2e-05 4096 190 10075 519168 371.086 189.662 17806.6 5616.13 23984.2 23984.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1650 6.4e-05 4096 180 2775 294400 46.2388 55.6069 2377.61 1675.43 4154.97 4155.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1890 0.000512 512 450 725 34304 1.27107 0.938272 10.8258 51.2411 64.3776 64.4745
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1070 3.2e-05 4096 400 3900 423936 358.294 148.611 6042.44 4427.54 10977.2 10977.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 780 6.4e-05 1024 230 525 200704 34.9931 13.4804 101.111 417.775 567.551 567.696
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1020 0.001024 1024 225 2075 15744 0.69472 21.0033 43.2552 65.0087 65.0578
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 790 0.000128 512 240 1175 98304 8.88992 3.40778 50.0779 104.592 167.158 167.305
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 730 3.2e-05 4096 260 3300 344064 515.507 163.806 4204.31 4833.61 9717.62 9717.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 490 0.001024 4096 120 10225 10624 2.73107 271.18 104.479 378.433 378.493
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 720 0.000128 2048 230 950 91008 31.8379 14.6212 251.107 417.474 715.207 715.344
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 990 3.2e-05 4096 190 10075 518976 372.202 189.655 30793.7 5613.04 36969.3 36970
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1650 6.4e-05 4096 180 2775 294480 46.3854 55.7104 3816.98 1675.6 5594.76 5594.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1890 0.000512 512 450 725 34272 1.26774 0.9376 17.482 51.1873 70.9755 71.0693
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1070 3.2e-05 4096 400 3900 423936 359.188 148.816 9823.5 4425.06 14756.9 14757.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 780 6.4e-05 1024 230 525 200448 35.0645 13.5168 159.941 417.418 626.131 626.282
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1020 0.001024 1024 225 2075 15768 0.695136 35.3918 42.1765 78.3081 78.357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 790 0.000128 512 240 1175 99072 8.74627 3.4121 85.462 103.726 201.537 201.689
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 730 3.2e-05 4096 260 3300 345600 517.094 164.612 6812.84 4845.17 12340.1 12340.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 490 0.001024 4096 120 10225 10728 2.73475 479.912 104.759 587.453 587.514
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 720 0.000128 2048 230 950 89856 31.6187 14.3106 179.576 414.978 640.647 640.782
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 990 3.2e-05 4096 190 10075 518400 372.701 189.942 21993.8 5632.7 28189.9 28190.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1650 6.4e-05 4096 180 2775 294336 46.2098 55.6377 2715.98 1676.96 4494.87 4494.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1890 0.000512 512 450 725 33984 1.26208 0.933376 12.532 50.0141 64.8462 64.9401
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1070 3.2e-05 4096 400 3900 423936 358.342 148.723 7017.85 4430.03 11955.3 11955.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 780 6.4e-05 1024 230 525 198144 34.8227 13.4487 114.237 414.922 577.617 577.765
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1020 0.001024 1024 225 2075 15696 0.695584 25.4913 41.8813 68.1266 68.1781
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 790 0.000128 512 240 1175 96768 8.6783 3.38355 60.4349 102.322 175.01 175.159
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 730 3.2e-05 4096 260 3300 340992 519.434 164.734 4803.68 4850.82 10339.1 10339.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 490 0.001024 4096 120 10225 10656 2.73667 344.017 104.862 451.661 451.721
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 720 0.000128 2048 230 950 90880 32.0265 14.3748 244.876 419.612 711.061 711.201
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 990 3.2e-05 4096 190 10075 519040 371.944 189.898 29803 5643.43 36009 36009.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1650 6.4e-05 4096 180 2775 294400 46.2565 55.6646 3701.92 1677.18 5481.1 5481.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1890 0.000512 512 450 725 33920 1.2633 0.933856 16.5948 50.0567 68.9505 69.0463
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1070 3.2e-05 4096 400 3900 423680 358.676 148.831 9512.41 4433.38 14453.6 14453.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 780 6.4e-05 1024 230 525 202240 34.9851 13.5158 156.976 419.507 625.172 625.327
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1020 0.001024 1024 225 2075 15760 0.69632 34.365 42.3035 77.4239 77.4742
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 790 0.000128 512 240 1175 99840 8.86739 3.41606 83.8613 105.03 201.361 201.507
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 730 3.2e-05 4096 260 3300 345600 516.57 164.622 6600.53 4852.6 12134.7 12135.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 490 0.001024 4096 120 10225 10720 2.73171 465.371 104.862 573.011 573.069
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 720 0.000128 2048 230 950 87040 31.9521 14.2712 165.975 412.952 625.321 625.451
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 990 3.2e-05 4096 190 10075 518400 372.514 190 20782.7 5668.67 27019.2 27019.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1650 6.4e-05 4096 180 2775 294400 46.1534 55.58 2590.35 1677.66 4369.83 4369.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1890 0.000512 512 450 725 33280 1.26035 0.92768 11.6999 49.8972 63.8883 63.9797
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1070 3.2e-05 4096 400 3900 422400 359.327 148.781 6643.24 4441.25 11592.9 11593.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 780 6.4e-05 1024 230 525 199680 35.2942 13.5073 109.355 419.755 578.096 578.244
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1020 0.001024 1024 225 2075 15680 0.694912 24.1501 43.357 68.2633 68.3131
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 790 0.000128 512 240 1175 97280 8.75757 3.39277 57.7252 103.367 173.425 173.569
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 730 3.2e-05 4096 260 3300 343040 519.548 164.624 4597.34 4867.29 10149.2 10149.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 490 0.001024 4096 120 10225 10560 2.72384 321.977 104.43 429.179 429.236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 720 0.000128 2048 230 950 90624 31.6902 14.4029 299.122 416.866 762.251 762.391
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 990 3.2e-05 4096 190 10075 519168 369.616 189.278 36063.2 5614.55 42237.4 42238
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1650 6.4e-05 4096 180 2775 294528 46.1575 55.582 4488.69 1677.44 6267.95 6268.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1890 0.000512 512 450 725 34176 1.26336 0.934592 21.5431 51.1552 74.9956 75.0899
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1070 3.2e-05 4096 400 3900 422400 358 148.553 11516.3 4429.05 16452.2 16452.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 780 6.4e-05 1024 230 525 199680 34.8427 13.4339 188.618 416.777 653.861 654.011
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1020 0.001024 1024 225 2075 15744 0.694848 41.8418 42.0691 84.6666 84.7195
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 790 0.000128 512 240 1175 98304 8.6769 3.3977 100.801 103.311 216.369 216.518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 730 3.2e-05 4096 260 3300 344064 516.083 164.342 7983.62 4849.48 13513.9 13514.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 490 0.001024 4096 120 10225 10656 2.73408 564.496 104.593 671.867 671.925
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 720 0.000128 2048 230 950 89088 31.5253 14.3923 197.198 412.622 655.902 656.031
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 990 3.2e-05 4096 190 10075 517632 372.024 189.605 24236.7 5624.03 30423.1 30423.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1650 6.4e-05 4096 180 2775 294144 46.2193 55.5868 3022.53 1675.6 4800.01 4800.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1890 0.000512 512 450 725 33792 1.26003 0.924192 13.8017 49.8952 65.9811 66.0749
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1070 3.2e-05 4096 400 3900 420864 359.392 148.759 7711.87 4434.09 12654.4 12654.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 780 6.4e-05 1024 230 525 196608 34.7775 13.4126 125.57 412.378 586.324 586.473
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1020 0.001024 1024 225 2075 15552 0.694016 27.8426 41.5741 70.1694 70.2181
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 790 0.000128 512 240 1175 98304 8.70144 3.39354 67.8546 103.283 183.413 183.561
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 730 3.2e-05 4096 260 3300 337920 520.577 164.423 5273.75 4846.07 10805.2 10805.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 490 0.001024 4096 120 10225 10560 2.72179 375.893 104.495 483.153 483.211
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 720 0.000128 2048 230 950 89600 32.0886 14.3671 294.817 417.091 758.527 758.656
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 990 3.2e-05 4096 190 10075 519200 372.899 189.915 36343.9 5625.45 42532.9 42533.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1650 6.4e-05 4096 180 2775 294400 46.4998 55.7287 4534.5 1677.72 6314.53 6314.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1890 0.000512 512 450 725 34000 1.27533 0.9384 21.551 51.1775 75.044 75.1373
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1070 3.2e-05 4096 400 3900 422400 359.705 149.091 11609.1 4433.86 16552 16552.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 780 6.4e-05 1024 230 525 201600 34.8697 13.5322 190.362 417.074 656.02 656.163
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1020 0.001024 1024 225 2075 15700 0.693536 41.7383 42.0178 84.5099 84.5619
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 790 0.000128 512 240 1175 96000 8.85846 3.40374 98.8099 103.327 214.584 214.729
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 730 3.2e-05 4096 260 3300 345600 516.494 164.629 8083.83 4845.99 13611.3 13611.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 490 0.001024 4096 120 10225 10700 2.736 570.382 104.862 678.026 678.083
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 720 0.000128 2048 230 950 86400 32.1333 14.4037 192.785 412.896 652.386 652.525
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 990 3.2e-05 4096 190 10075 518400 372.966 189.895 24313.2 5637.48 30514.3 30515
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1650 6.4e-05 4096 180 2775 294000 46.3663 55.6933 3019.39 1674.56 4796.09 4796.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1890 0.000512 512 450 725 33600 1.26566 0.926528 13.7824 49.898 65.9751 66.0726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1070 3.2e-05 4096 400 3900 422400 359.744 149.015 7731.25 4430.18 12670.5 12670.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 780 6.4e-05 1024 230 525 198400 34.6458 13.3476 125.833 412.323 586.341 586.493
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1020 0.001024 1024 225 2075 15600 0.694208 27.9577 41.6437 70.3565 70.4062
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 790 0.000128 512 240 1175 96000 8.86602 3.40294 66.2412 103.289 181.983 182.127
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 730 3.2e-05 4096 260 3300 339200 520.178 164.619 5290.47 4842.33 10818 10818.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 490 0.001024 4096 120 10225 10600 2.72739 375.247 104.753 482.773 482.832
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 720 0.000128 2048 230 950 91392 31.9156 14.3624 292.644 418.611 757.704 757.845
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 990 3.2e-05 4096 190 10075 518784 371.674 189.763 34982.1 5621.65 41165.9 41166.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1650 6.4e-05 4096 180 2775 294336 46.2598 55.6597 4350.96 1675.42 6128.37 6128.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1890 0.000512 512 450 725 33600 1.2671 0.928224 19.9721 49.9261 72.1948 72.2904
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1070 3.2e-05 4096 400 3900 422912 358.192 148.648 11157.6 4422.75 16087.5 16087.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 780 6.4e-05 1024 230 525 200704 35.0945 13.544 185.093 418.543 652.464 652.614
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1020 0.001024 1024 225 2075 15680 0.694272 40.4582 42.1374 83.3501 83.4028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 790 0.000128 512 240 1175 96768 8.83258 3.39968 96.0659 103.578 212.062 212.205
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 730 3.2e-05 4096 260 3300 344064 517.37 164.496 7737.9 4845.57 13265.7 13266.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 490 0.001024 4096 120 10225 10640 2.73325 543.635 104.507 650.921 650.981
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 720 0.000128 2048 230 950 89600 31.5779 14.3981 189.913 414.502 650.562 650.711
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 990 3.2e-05 4096 190 10075 517888 370.995 189.558 22797.8 5646.18 29005.2 29005.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1650 6.4e-05 4096 180 2775 294336 46.1449 55.5908 2833.31 1677.71 4612.84 4612.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1890 0.000512 512 450 725 33152 1.27088 0.933888 12.9065 50.0257 65.2371 65.3347
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1070 3.2e-05 4096 400 3900 422912 357.555 148.484 7274.12 4428.05 12208.5 12208.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 780 6.4e-05 1024 230 525 193536 35.2741 13.3553 116.955 414.146 579.92 580.068
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1020 0.001024 1024 225 2075 15456 0.69104 26.3143 41.7158 68.7776 68.8287
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 790 0.000128 512 240 1175 93184 8.70451 3.36794 61.169 101.349 174.768 174.915
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 730 3.2e-05 4096 260 3300 344064 516.289 164.333 5044.48 4851.36 10576.8 10577.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 490 0.001024 4096 120 10225 10528 2.72154 348.868 104.604 456.236 456.291
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 720 0.000128 2048 230 950 90240 32.0392 14.3733 280.718 417.996 745.293 745.417
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 990 3.2e-05 4096 190 10075 518400 372.933 189.912 33772.2 5641.07 39976.8 39977.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1650 6.4e-05 4096 180 2775 294240 46.377 55.7111 4200.24 1676.97 5979.38 5979.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1890 0.000512 512 450 725 34080 1.27603 0.937984 19.5091 51.2476 73.0711 73.1689
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1070 3.2e-05 4096 400 3900 422400 360.029 148.952 10769.1 4433.85 15712.2 15712.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 780 6.4e-05 1024 230 525 199680 35.1571 13.5065 177.779 417.95 644.579 644.727
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1020 0.001024 1024 225 2075 15720 0.696992 39.2702 42.1128 82.1357 82.187
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 790 0.000128 512 240 1175 96000 8.86038 3.40531 92.4189 103.343 208.213 208.356
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 730 3.2e-05 4096 260 3300 341760 519.155 164.597 7424.04 4846.25 12954.4 12954.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 490 0.001024 4096 120 10225 10680 2.73373 527.265 104.857 634.898 634.956
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 720 0.000128 2048 230 950 88320 31.7376 14.3073 183.185 412.774 642.165 642.297
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 990 3.2e-05 4096 190 10075 518400 371.812 189.858 22596.8 5619.62 28778.8 28779.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1650 6.4e-05 4096 180 2775 293760 46.2335 55.6646 2809.49 1674.68 4586.13 4586.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1890 0.000512 512 450 725 33600 1.25952 0.93088 13.2431 49.9239 65.4552 65.5503
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1070 3.2e-05 4096 400 3900 418560 360.156 148.907 7146.37 4430.9 12086.7 12086.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 780 6.4e-05 1024 230 525 192000 35.3202 13.3464 114.62 412.562 576.037 576.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1020 0.001024 1024 225 2075 15600 0.695072 25.986 41.7034 68.4429 68.4924
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 790 0.000128 512 240 1175 92160 9.07558 3.39965 59.754 103.321 175.732 175.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 730 3.2e-05 4096 260 3300 337920 521.672 164.884 4893.57 4863.46 10444 10444.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 490 0.001024 4096 120 10225 10560 2.72525 342.566 104.755 450.09 450.144
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 720 0.000128 2048 230 950 90112 32.0263 14.4305 267.571 417.978 732.17 732.297
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 990 3.2e-05 4096 190 10075 519168 371.058 189.622 32464 5636.65 38661.9 38662.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1650 6.4e-05 4096 180 2775 294400 46.2293 55.5827 4036.96 1675.87 5814.72 5814.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1890 0.000512 512 450 725 34304 1.27078 0.940032 19.3085 51.2472 72.8701 72.9666
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1070 3.2e-05 4096 400 3900 423936 358.25 148.594 10381.8 4428.74 15317.7 15318
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 780 6.4e-05 1024 230 525 200704 34.9937 13.4821 169.998 417.881 636.543 636.688
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1020 0.001024 1024 225 2075 15744 0.694272 37.6055 43.2624 81.6246 81.6763
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 790 0.000128 512 240 1175 98304 8.89478 3.40915 90.5734 104.618 207.679 207.825
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 730 3.2e-05 4096 260 3300 344064 515.508 163.759 7175.86 4834.92 12690.4 12690.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 490 0.001024 4096 120 10225 10624 2.72906 503.602 104.504 610.881 610.939
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 720 0.000128 2048 230 950 90112 32.0391 14.3544 187.568 418.317 652.45 652.578
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 990 3.2e-05 4096 190 10075 518144 373.015 190.311 23230.7 5642.61 29437.3 29437.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1650 6.4e-05 4096 180 2775 293888 46.2072 55.5821 2887.09 1673.83 4662.78 4662.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1890 0.000512 512 450 725 32768 1.25462 0.911616 12.8169 49.5984 64.6829 64.7776
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1070 3.2e-05 4096 400 3900 421888 357.318 148.238 7363.74 4418.74 12288.4 12288.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 780 6.4e-05 1024 230 525 196608 35.5165 13.4887 118.64 417.977 585.805 585.955
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1020 0.001024 1024 225 2075 15616 0.695072 26.4791 42.2079 69.4417 69.4922
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 790 0.000128 512 240 1175 98304 8.90416 3.40931 64.4094 104.704 181.609 181.758
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 730 3.2e-05 4096 260 3300 344064 515.337 163.786 5117.82 4836.17 10633.5 10633.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 490 0.001024 4096 120 10225 10496 2.72822 354.343 104.508 461.623 461.681
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 720 0.000128 2048 230 960 91648 31.9523 14.3589 349.677 419.397 815.553 815.694
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 990 3.2e-05 4096 190 10080 519680 370.419 189.323 23789.5 5614.81 29964.7 29965.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1650 6.4e-05 4096 180 2784 294464 46.2356 55.5748 2966.26 1677.32 4745.47 4745.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1890 0.000512 512 450 736 34304 1.26237 0.938048 13.2566 51.1994 66.7572 66.8529
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1070 3.2e-05 4096 400 3904 424960 356.916 148.387 7611.73 4425.11 12542.5 12542.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 780 6.4e-05 1024 230 544 196608 35.6865 13.5004 207.214 419.42 676.006 676.157
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1020 0.001024 1024 225 2080 15840 0.696864 27.0564 42.8185 70.6161 70.6729
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 790 0.000128 512 240 1152 101376 8.71446 3.41024 66.1401 104.632 183.076 183.224
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 730 3.2e-05 4096 260 3296 347136 515.108 163.97 5282.69 4842.77 10804.9 10805.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 490 0.001024 4096 120 10208 10784 2.73798 371.411 104.849 479.039 479.095
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 720 0.000128 2048 230 960 91136 32.0222 14.345 351.331 417.813 815.679 815.815
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 990 3.2e-05 4096 190 10080 519168 371.368 189.526 15288.8 5615.87 21466.3 21466.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1650 6.4e-05 4096 180 2784 294272 46.2801 55.5889 1905.51 1675.54 3682.99 3683.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1890 0.000512 512 450 736 34304 1.26419 0.938112 8.74582 51.2007 62.2489 62.3452
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1070 3.2e-05 4096 400 3904 424960 357.317 148.426 4893.41 4422.4 9821.87 9822.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 780 6.4e-05 1024 230 544 194560 35.8757 13.4863 226.952 417.784 694.281 694.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1020 0.001024 1024 225 2080 15808 0.695232 17.7254 43.184 61.6477 61.7082
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 790 0.000128 512 240 1152 100352 8.78285 3.41286 42.2149 104.581 159.176 159.322
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 730 3.2e-05 4096 260 3296 346112 516.797 164.31 3387.89 4845.24 8914.6 8914.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 490 0.001024 4096 120 10208 10752 2.73286 237.974 104.771 345.522 345.579
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 720 0.000128 2048 230 960 91520 32.005 14.438 202.514 419.119 668.245 668.381
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 990 3.2e-05 4096 190 10080 519680 372.625 189.786 24399.6 5643.31 30606 30606.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1650 6.4e-05 4096 180 2784 294400 46.4609 55.7135 3037.53 1696.49 4836.28 4836.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1890 0.000512 512 450 736 34240 1.26771 0.936928 13.8483 51.1603 67.3172 67.4124
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1070 3.2e-05 4096 400 3904 424960 358.376 148.738 7800.22 4443.11 12750.8 12751.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 780 6.4e-05 1024 230 544 197120 35.7046 13.5292 134.137 434.413 617.971 618.124
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1020 0.001024 1024 225 2080 15800 0.698368 27.7031 42.5105 70.9726 71.0267
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 790 0.000128 512 240 1152 102400 8.72701 3.41811 68.3589 104.91 185.603 185.754
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 730 3.2e-05 4096 260 3296 346880 517.311 164.502 5409.13 4851.99 10943.3 10943.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 490 0.001024 4096 120 10208 10760 2.73558 379.974 104.682 487.44 487.498
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 720 0.000128 2048 230 960 90880 32.1402 14.4364 357.954 419.631 824.333 824.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 990 3.2e-05 4096 190 10080 519040 372.052 189.885 15709.9 5624.32 21896.9 21897.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1650 6.4e-05 4096 180 2784 294240 46.2623 55.6706 1958.84 1677.25 3738.1 3738.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1890 0.000512 512 450 736 33920 1.26307 0.933344 8.93139 50.0558 61.2844 61.3797
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1070 3.2e-05 4096 400 3904 424960 357.455 148.645 5027.1 4426.76 9960.28 9960.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 32 780 6.4e-05 1024 230 544 197120 35.7075 13.5148 204.43 419.551 673.387 673.537
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1020 0.001024 1024 225 2080 15760 0.698016 18.0742 43.7427 62.5551 62.6157
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 790 0.000128 512 240 1152 102400 8.70547 3.4177 44.5327 105.035 161.871 162.019
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 730 3.2e-05 4096 260 3296 345600 516.892 164.594 3468.53 4852.86 9003.27 9003.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 490 0.001024 4096 120 10208 10720 2.73082 242.187 104.881 349.842 349.901
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 720 0.000128 2048 230 960 91392 31.91 14.3624 219.278 418.349 684.076 684.218
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 990 3.2e-05 4096 190 10080 519552 370.898 189.548 26382.2 5628.56 32571.9 32572.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1650 6.4e-05 4096 180 2784 294336 46.2828 55.6764 3291.52 1675.46 5069.02 5069.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1890 0.000512 512 450 736 34368 1.26925 0.940256 15.4543 51.2259 68.9977 69.0986
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1070 3.2e-05 4096 400 3904 424704 357.062 148.514 8441.75 4419.61 13367.3 13367.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 780 6.4e-05 1024 230 544 196608 35.6067 13.5127 140.2 418.226 607.739 607.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1020 0.001024 1024 225 2080 15792 0.698592 30.5969 42.5582 73.9014 73.9532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 790 0.000128 512 240 1152 101376 8.6679 3.41504 73.9077 104.191 190.372 190.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 730 3.2e-05 4096 260 3296 345600 515.647 164.174 5835.09 4835.53 11350.8 11351.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 490 0.001024 4096 120 10208 10752 2.73725 410.661 104.659 518.104 518.162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 720 0.000128 2048 230 960 90624 31.6717 14.3521 140.437 416.506 603.136 603.279
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 990 3.2e-05 4096 190 10080 519168 369.753 189.241 16758.9 5609.74 22928.3 22929
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1650 6.4e-05 4096 180 2784 294336 46.1704 55.5873 2087.93 1675.98 3865.74 3865.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1890 0.000512 512 450 736 34176 1.2673 0.933184 9.94058 51.1358 63.3759 63.4702
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1070 3.2e-05 4096 400 3904 423936 356.137 148.283 5349.76 4431.45 10286 10286.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 780 6.4e-05 1024 230 544 193536 35.5736 13.441 95.6877 436.153 581.038 581.186
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1020 0.001024 1024 225 2080 15744 0.694144 19.5972 42.0563 62.4087 62.4579
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 790 0.000128 512 240 1152 98304 8.68992 3.39149 46.3631 103.227 161.859 162.007
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 730 3.2e-05 4096 260 3296 344064 516.099 164.35 3690.76 4880.19 9251.8 9252.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 490 0.001024 4096 120 10208 10656 2.7177 257.847 104.419 365.031 365.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 720 0.000128 2048 230 960 91392 31.9974 14.4547 217.204 418.758 682.575 682.711
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 990 3.2e-05 4096 190 10080 519232 371.97 189.586 25760.4 5614.54 31937.2 31937.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1650 6.4e-05 4096 180 2784 294336 46.4409 55.7054 3210.33 1676.87 4989.42 4989.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1890 0.000512 512 450 736 34272 1.26976 0.941024 14.7562 51.2582 68.3285 68.4276
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1070 3.2e-05 4096 400 3904 424704 358.442 148.781 8239.5 4425.15 13172.2 13172.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 780 6.4e-05 1024 230 544 195328 35.8426 13.5292 137.978 418.787 606.326 606.481
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1020 0.001024 1024 225 2080 15792 0.697664 29.9766 42.3014 73.0188 73.0693
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 790 0.000128 512 240 1152 102144 8.72483 3.41667 72.8218 104.817 189.968 190.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 730 3.2e-05 4096 260 3296 345856 516.448 164.162 5703.88 4838.74 11223.6 11224
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 490 0.001024 4096 120 10208 10752 2.73056 400.416 104.8 507.992 508.053
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 720 0.000128 2048 230 960 91392 31.8903 14.3642 140.987 419.023 606.43 606.566
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 990 3.2e-05 4096 190 10080 518784 371.798 189.77 16563.5 5646.57 22772.3 22772.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1650 6.4e-05 4096 180 2784 294112 46.2624 55.6564 2063.38 1677.04 3842.41 3842.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1890 0.000512 512 450 736 33600 1.26454 0.927808 9.3905 49.9446 61.6273 61.7263
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1070 3.2e-05 4096 400 3904 422912 358.302 148.637 5277.1 4427.02 10211.4 10211.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 780 6.4e-05 1024 230 544 193536 35.9684 13.5124 88.5712 418.933 557.179 557.326
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1020 0.001024 1024 225 2080 15680 0.691776 19.0812 42.1738 62.0034 62.0533
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 790 0.000128 512 240 1152 100352 8.64045 3.40173 46.2586 103.679 162.16 162.309
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 730 3.2e-05 4096 260 3296 344064 517.513 164.538 3649.77 4850.3 9182.5 9182.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 490 0.001024 4096 120 10208 10640 2.72198 254.369 104.52 361.656 361.714
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 720 0.000128 2048 230 960 91392 31.9886 14.3939 116.965 418.828 582.337 582.469
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 990 3.2e-05 4096 190 10080 517440 373.529 190.226 13581.9 5649.01 19795.3 19795.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1650 6.4e-05 4096 180 2784 294000 46.3892 55.724 1696.27 1675.38 3473.83 3473.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1890 0.000512 512 450 736 33600 1.25664 0.92544 7.84339 49.8141 59.942 60.0343
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1070 3.2e-05 4096 400 3904 422016 359.952 148.959 4330.4 4428.75 9268.38 9268.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 780 6.4e-05 1024 230 544 193536 36.0548 13.5234 79.6118 418.652 548.029 548.176
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1020 0.001024 1024 225 2080 15624 0.69152 15.6918 43.2039 59.6447 59.6927
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 790 0.000128 512 240 1152 102144 8.72845 3.4177 39.0962 104.834 156.263 156.403
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 730 3.2e-05 4096 260 3296 344064 518.175 164.86 3001.21 4847.01 8531.64 8531.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 490 0.001024 4096 120 10208 10584 2.7184 206.93 104.536 314.227 314.285
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 720 0.000128 2048 230 960 91136 31.8246 14.4427 219.997 418.2 684.637 684.774
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 990 3.2e-05 4096 190 10080 519168 371.303 189.604 25138.2 5621.31 31321.1 31321.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1650 6.4e-05 4096 180 2784 294272 46.2643 55.6216 3277.75 1677.09 5056.81 5056.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1890 0.000512 512 450 736 34304 1.26925 0.939584 14.957 51.2226 68.4929 68.5937
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1070 3.2e-05 4096 400 3904 424960 357.304 148.43 8355.94 4426.41 13288.4 13288.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 780 6.4e-05 1024 230 544 194560 35.7144 13.4963 140.471 418.115 607.99 608.145
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1020 0.001024 1024 225 2080 15808 0.698528 29.6084 42.5236 72.8878 72.9395
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 790 0.000128 512 240 1152 100352 8.77878 3.40992 70.6329 104.678 187.686 187.838
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 730 3.2e-05 4096 260 3296 346112 516.665 164.272 5807.8 4849.67 11338.8 11339.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 490 0.001024 4096 120 10208 10752 2.73725 388.77 104.866 496.42 496.478
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 720 0.000128 2048 230 960 90112 32.002 14.353 148.436 417.968 612.927 613.063
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 990 3.2e-05 4096 190 10080 519168 371.093 189.508 16210.1 5637.01 22408.4 22409.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1650 6.4e-05 4096 180 2784 294144 46.2408 55.5892 2222.2 1675.83 3999.94 4000.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1890 0.000512 512 450 736 34304 1.27162 0.940032 10.0325 51.246 63.5944 63.6932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1070 3.2e-05 4096 400 3904 423936 358.385 148.603 5614.26 4428.38 10550 10550.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 780 6.4e-05 1024 230 544 192512 35.9624 13.4859 94.0477 417.864 561.554 561.712
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1020 0.001024 1024 225 2080 15744 0.69632 19.0669 42.2191 62.0421 62.095
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 790 0.000128 512 240 1152 98304 8.90022 3.40992 45.1199 104.621 162.235 162.386
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 730 3.2e-05 4096 260 3296 344064 515.579 163.774 3896.01 4834.73 9410.5 9410.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 490 0.001024 4096 120 10208 10624 2.72173 245.262 104.423 352.452 352.511
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 720 0.000128 2048 230 960 89088 31.562 14.2868 122.702 412.94 581.655 581.797
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 990 3.2e-05 4096 190 10080 517632 372.041 189.647 13446.1 5642.75 19651.2 19651.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1650 6.4e-05 4096 180 2784 294144 46.2131 55.6002 1823.53 1676.79 3602.2 3602.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1890 0.000512 512 450 736 33792 1.26486 0.926528 8.26621 49.908 60.4656 60.5604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1070 3.2e-05 4096 400 3904 423936 356.706 148.366 4615.64 4421.24 9542.29 9542.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 780 6.4e-05 1024 230 544 190464 35.5023 13.3223 77.765 412.71 539.488 539.642
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1020 0.001024 1024 225 2080 15552 0.692224 15.8601 41.6037 58.2145 58.2615
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 790 0.000128 512 240 1152 98304 8.70915 3.4007 37.8041 103.357 153.452 153.595
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 730 3.2e-05 4096 260 3296 337920 520.814 164.458 3153.26 4850.17 8689.08 8689.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 490 0.001024 4096 120 10208 10560 2.73114 204.987 104.545 312.304 312.363
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 720 0.000128 2048 230 960 91008 31.8612 14.3995 312.107 417.822 776.358 776.493
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 990 3.2e-05 4096 190 10080 518976 371.922 189.663 36969 5617.83 43149.1 43149.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1650 6.4e-05 4096 180 2784 294336 46.3831 55.7302 4600.45 1677.14 6379.78 6379.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1890 0.000512 512 450 736 34272 1.26442 0.94208 21.7682 51.2057 75.2814 75.3763
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1070 3.2e-05 4096 400 3904 425088 357.185 148.613 11824.7 4422.48 16753.3 16753.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 780 6.4e-05 1024 230 544 195840 35.608 13.5048 198.534 417.668 665.501 665.645
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1020 0.001024 1024 225 2080 15768 0.696128 43.2297 43.1742 87.1571 87.2079
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 790 0.000128 512 240 1152 99072 8.74739 3.41168 101.951 103.807 218.1 218.243
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 730 3.2e-05 4096 260 3296 345600 516.849 164.601 8184.75 4849.18 13715.8 13716.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 490 0.001024 4096 120 10208 10728 2.73613 575.981 104.77 683.529 683.586
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 720 0.000128 2048 230 960 89856 31.6401 14.4436 193.454 414.974 654.673 654.806
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 990 3.2e-05 4096 190 10080 518400 372.678 189.952 24009.5 5632.69 30205.5 30206.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1650 6.4e-05 4096 180 2784 294048 46.2316 55.6539 2972.02 1676.85 4750.84 4750.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1890 0.000512 512 450 736 33984 1.26275 0.932672 14.1825 50.0044 66.485 66.5798
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1070 3.2e-05 4096 400 3904 423936 358.168 148.698 7638.01 4429.94 12575.1 12575.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 780 6.4e-05 1024 230 544 193536 35.3828 13.3788 126.898 414.794 590.641 590.789
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1020 0.001024 1024 225 2080 15696 0.697024 27.7283 41.8939 70.3778 70.4287
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 790 0.000128 512 240 1152 96768 8.67245 3.3816 65.6115 102.322 180.169 180.317
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 730 3.2e-05 4096 260 3296 340992 519.274 164.753 5226.13 4850.65 10761.2 10761.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 490 0.001024 4096 120 10208 10656 2.72326 374.241 104.782 481.789 481.846
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 720 0.000128 2048 230 960 89856 32.1379 14.422 160.065 417.924 624.723 624.863
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 990 3.2e-05 4096 190 10080 518400 372.398 189.758 19595 5614.4 25772.2 25772.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1650 6.4e-05 4096 180 2784 293760 46.3585 55.7076 2432.48 1674.33 4208.95 4209.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1890 0.000512 512 450 736 32832 1.26003 0.921472 11.4542 49.6604 63.3966 63.4934
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1070 3.2e-05 4096 400 3904 421632 358.436 148.554 6226.91 4414.73 11149 11149.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 780 6.4e-05 1024 230 544 193536 35.9104 13.5168 104.881 417.636 572.133 572.285
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1020 0.001024 1024 225 2080 15552 0.693824 22.8557 43.058 66.668 66.7177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 790 0.000128 512 240 1152 96768 8.69706 3.39306 54.5344 102.293 169.102 169.249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 730 3.2e-05 4096 260 3296 338688 522.375 165.044 4250.97 4859.69 9798.47 9798.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 490 0.001024 4096 120 10208 10584 2.72374 303.786 104.698 411.252 411.313
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 720 0.000128 2048 230 960 90880 32.0123 14.3805 289.956 419.138 755.654 755.797
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 990 3.2e-05 4096 190 10080 519040 371.862 189.944 34897.1 5658.48 41118 41118.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1650 6.4e-05 4096 180 2784 294240 46.2597 55.6708 4359.73 1675.26 6137.01 6137.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1890 0.000512 512 450 736 33920 1.2625 0.933696 21.1474 50.0259 73.4706 73.5642
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1070 3.2e-05 4096 400 3904 424960 357.139 148.623 11212.7 4433.37 16152.2 16152.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 780 6.4e-05 1024 230 544 197120 35.6047 13.5133 187.163 431.575 668.038 668.182
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1020 0.001024 1024 225 2080 15760 0.694272 40.4009 41.2339 82.3889 82.4407
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 790 0.000128 512 240 1152 102400 8.69946 3.42016 99.5905 104.904 216.799 216.941
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 730 3.2e-05 4096 260 3296 345600 516.697 164.6 7746.54 4846.9 13275.1 13275.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 490 0.001024 4096 120 10208 10720 2.73341 548.747 104.662 656.188 656.247
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 720 0.000128 2048 230 960 87040 31.9465 14.2855 188.948 412.882 648.23 648.365
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 990 3.2e-05 4096 190 10080 518400 372.494 190.032 23416.2 5638.79 29618.3 29618.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1650 6.4e-05 4096 180 2784 294080 46.1599 55.5727 2914.41 1677.29 4693.51 4693.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1890 0.000512 512 450 736 33280 1.2609 0.927488 13.2935 49.8875 65.4692 65.5638
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1070 3.2e-05 4096 400 3904 424960 356.392 148.431 7485.74 4426.5 12417.4 12417.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 780 6.4e-05 1024 230 544 194560 35.8836 13.5557 123.34 419.545 592.508 592.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1020 0.001024 1024 225 2080 15680 0.695968 27.0356 42.3124 70.1055 70.156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 790 0.000128 512 240 1152 97280 8.74963 3.39338 63.2253 103.346 178.9 179.048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 730 3.2e-05 4096 260 3296 343040 519.242 164.648 5145.96 4866.19 10696.4 10696.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 490 0.001024 4096 120 10208 10560 2.71011 360.062 104.331 467.149 467.205
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 720 0.000128 2048 230 960 88320 31.7488 14.3278 159.6 412.684 618.532 618.668
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 990 3.2e-05 4096 190 10080 518400 371.893 189.872 19722.4 5618.12 25903 25903.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1650 6.4e-05 4096 180 2784 293760 46.2183 55.6687 2453 1674.32 4229.29 4229.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1890 0.000512 512 450 736 33600 1.2625 0.933088 11.2917 49.9136 63.5001 63.5944
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1070 3.2e-05 4096 400 3904 422400 356.406 148.296 6283.91 4409.23 11198.2 11198.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 780 6.4e-05 1024 230 544 192000 35.3232 13.6356 103.227 412.397 564.769 564.924
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1020 0.001024 1024 225 2080 15600 0.695904 22.5884 42.7654 66.1057 66.1588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 790 0.000128 512 240 1152 99840 8.63498 3.4 54.626 103.296 170.144 170.291
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 730 3.2e-05 4096 260 3296 337920 521.699 164.875 4280.44 4862.36 9829.76 9830.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 490 0.001024 4096 120 10208 10560 2.72157 304.253 104.652 411.672 411.731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 720 0.000128 2048 230 960 90624 31.7028 14.465 274.452 416.907 737.696 737.841
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 990 3.2e-05 4096 190 10080 519168 369.654 189.313 32823.7 5614.89 38998.3 38998.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1650 6.4e-05 4096 180 2784 294336 46.1804 55.5848 4098.42 1677.86 5878.13 5878.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1890 0.000512 512 450 736 34176 1.26096 0.937984 19.0076 51.1576 72.4657 72.5606
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1070 3.2e-05 4096 400 3904 423936 356.135 148.282 10495.6 4421.31 15421.6 15421.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 780 6.4e-05 1024 230 544 193536 35.5934 13.4597 174.477 416.842 640.559 640.711
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1020 0.001024 1024 225 2080 15744 0.696256 38.249 42.0866 81.0922 81.1429
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 790 0.000128 512 240 1152 98304 8.69088 3.39776 90.6713 103.329 206.272 206.418
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 730 3.2e-05 4096 260 3296 344064 516.081 164.35 7246 4850.11 12776.9 12777.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 490 0.001024 4096 120 10208 10656 2.72518 510.289 104.52 617.58 617.638
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 720 0.000128 2048 230 960 89088 31.5293 14.3015 175.987 412.597 634.581 634.716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 990 3.2e-05 4096 190 10080 517632 372.067 198.707 21340.1 5659.67 27571.3 27571.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1650 6.4e-05 4096 180 2784 294144 46.2097 55.5968 2679.71 1675.27 4456.88 4456.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1890 0.000512 512 450 736 33792 1.2601 0.926368 12.7125 49.8869 64.8885 64.9835
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1070 3.2e-05 4096 400 3904 423936 356.764 148.394 6883.3 4417.51 11806.3 11806.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 780 6.4e-05 1024 230 544 190464 35.4987 13.3243 113.246 412.386 574.646 574.796
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1020 0.001024 1024 225 2080 15552 0.693088 24.8153 41.5846 67.1544 67.2053
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 790 0.000128 512 240 1152 98304 8.6969 3.39603 59.7162 103.275 175.271 175.415
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 730 3.2e-05 4096 260 3296 337920 520.801 164.441 4662.33 4845.74 10193.7 10194
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 490 0.001024 4096 120 10208 10560 2.724 330.909 104.41 438.088 438.145
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 720 0.000128 2048 230 960 87552 31.3949 14.2671 152.007 409.182 607.016 607.154
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 990 3.2e-05 4096 190 10080 518400 371.835 190.174 18458.2 5636.44 24657.3 24657.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1650 6.4e-05 4096 180 2784 293760 46.1583 55.589 2295.05 1677.63 4074.51 4074.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1890 0.000512 512 450 736 33408 1.2512 0.923648 10.5687 49.7228 62.5693 62.6688
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1070 3.2e-05 4096 400 3904 419328 359.181 148.595 5837.77 4431.69 10777.6 10777.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 780 6.4e-05 1024 230 544 184320 35.7473 14.4214 94.5149 408.816 553.699 553.859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1020 0.001024 1024 225 2080 15552 0.697088 21.4104 41.4474 63.6144 63.6645
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 790 0.000128 512 240 1152 92160 8.5113 3.3481 48.0716 99.3319 159.446 159.589
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 730 3.2e-05 4096 260 3296 331776 520.29 164.068 3934.15 4852.05 9470.95 9471.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 490 0.001024 4096 120 10208 10368 2.70746 278.081 104.01 384.841 384.903
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 720 0.000128 2048 230 960 89600 32.0879 14.3836 268.385 416.706 731.722 731.853
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 990 3.2e-05 4096 190 10080 519200 372.918 189.955 32436.2 5620.51 38620.3 38620.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1650 6.4e-05 4096 180 2784 294400 46.4615 55.7356 4039.57 1676.14 5817.99 5818.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1890 0.000512 512 450 736 34000 1.27181 0.937728 19.2838 51.1509 72.7469 72.8435
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1070 3.2e-05 4096 400 3904 424000 358.223 148.842 10356.9 4421.07 15285.3 15285.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 780 6.4e-05 1024 230 544 195200 35.5746 13.4829 172.962 416.678 638.881 639.027
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1020 0.001024 1024 225 2080 15700 0.692896 37.6052 42.0106 80.3659 80.4162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 790 0.000128 512 240 1152 99200 8.67488 3.40381 89.8583 103.229 205.353 205.499
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 730 3.2e-05 4096 260 3296 345600 516.496 164.643 7167.61 4841.54 12690.7 12691
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 490 0.001024 4096 120 10208 10700 2.73418 503.255 104.677 610.71 610.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 720 0.000128 2048 230 960 86400 32.1423 14.3673 178.789 413.023 638.493 638.631
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 990 3.2e-05 4096 190 10080 518400 372.949 189.909 22870.1 5623.26 29056.9 29057.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1650 6.4e-05 4096 180 2784 294000 46.3815 55.7116 2852.35 1675.91 4630.43 4630.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1890 0.000512 512 450 736 33600 1.26272 0.928384 13.2287 49.9148 65.4371 65.5319
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1070 3.2e-05 4096 400 3904 422400 359.92 149.029 7297.89 4434.17 12241.3 12241.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 780 6.4e-05 1024 230 544 192000 35.3836 13.3432 119.749 412.871 581.531 581.684
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1020 0.001024 1024 225 2080 15600 0.691936 26.1671 42.7352 69.6533 69.7027
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 790 0.000128 512 240 1152 96000 8.86893 3.40406 61.1791 103.38 177.015 177.161
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 730 3.2e-05 4096 260 3296 339200 520.383 164.622 4982.59 4846.55 10514.6 10514.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 490 0.001024 4096 120 10208 10600 2.72838 355.357 104.771 462.904 462.965
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 720 0.000128 2048 230 960 86400 32.1904 14.381 150.345 413.337 610.416 610.547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 990 3.2e-05 4096 190 10080 518400 373.39 190.289 18823.9 5645.74 25034 25034.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1650 6.4e-05 4096 180 2784 294000 46.4562 55.7403 2346.04 1676.7 4125.01 4125.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1890 0.000512 512 450 736 33600 1.27011 0.933024 10.9669 49.9858 63.2521 63.3485
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1070 3.2e-05 4096 400 3904 422400 360.66 149.164 5998.08 4435.83 10944.1 10944.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 780 6.4e-05 1024 230 544 192000 35.4147 13.382 100.267 421.339 570.595 570.742
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1020 0.001024 1024 225 2080 15300 0.688064 21.3649 42.5027 64.6137 64.6656
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 790 0.000128 512 240 1152 96000 8.87264 3.40342 51.0121 103.456 166.934 167.077
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 730 3.2e-05 4096 260 3296 345600 515.455 164.342 4178.81 4855.6 9714.6 9714.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 490 0.001024 4096 120 10208 10500 2.72141 288.159 104.782 395.708 395.765
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 720 0.000128 2048 230 960 91392 31.9064 14.4036 262.486 418.681 727.641 727.769
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 990 3.2e-05 4096 190 10080 518784 371.668 189.778 31767.6 5622.69 37952.4 37953
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1650 6.4e-05 4096 180 2784 294112 46.2666 55.681 3967.64 1675.69 5745.36 5745.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1890 0.000512 512 450 736 33600 1.26013 0.929792 18.1516 49.9216 70.3658 70.4592
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1070 3.2e-05 4096 400 3904 422912 358.203 148.621 10151.8 4423.36 15082.3 15082.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 780 6.4e-05 1024 230 544 193536 35.9869 13.5132 167.582 418.599 635.864 636.009
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1020 0.001024 1024 225 2080 15680 0.6912 36.6121 43.2075 80.5719 80.6211
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 790 0.000128 512 240 1152 100352 8.63078 3.40416 88.6377 103.591 204.448 204.594
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 730 3.2e-05 4096 260 3296 344064 517.452 164.538 7016.47 4846.5 12545.3 12545.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 490 0.001024 4096 120 10208 10640 2.724 495.386 104.44 602.596 602.655
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 720 0.000128 2048 230 960 89600 31.5821 14.3096 180.318 414.461 640.828 640.963
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 990 3.2e-05 4096 190 10080 517888 371.017 189.556 22137 5624.61 28322.9 28323.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1650 6.4e-05 4096 180 2784 293888 46.1611 55.5891 2767.07 1677.43 4546.33 4546.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1890 0.000512 512 450 736 33152 1.27203 0.93312 12.5225 50.016 64.8449 64.9441
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1070 3.2e-05 4096 400 3904 422912 357.485 148.496 7068.37 4427.61 12002.3 12002.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 780 6.4e-05 1024 230 544 186368 36.1337 13.3514 114.078 414.168 577.916 578.071
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1020 0.001024 1024 225 2080 15456 0.691136 25.3644 41.6367 67.7541 67.8052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 790 0.000128 512 240 1152 93184 8.70819 3.36906 57.7378 101.34 171.338 171.488
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 730 3.2e-05 4096 260 3296 344064 516.288 164.312 4893.25 4850.83 10425.1 10425.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 490 0.001024 4096 120 10208 10528 2.71376 339.469 104.514 446.741 446.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 720 0.000128 2048 230 960 91392 31.9359 14.3844 153.647 419.212 619.347 619.478
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 990 3.2e-05 4096 190 10080 516096 375.365 191.361 18067.8 5680.49 24315.7 24316.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1650 6.4e-05 4096 180 2784 293664 46.2015 55.6484 2255.58 1674.26 4031.77 4031.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1890 0.000512 512 450 736 32256 1.24989 0.91248 10.1347 49.4757 61.8721 61.9688
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1070 3.2e-05 4096 400 3904 419328 360.627 149.301 5736.09 4444.25 10690.6 10690.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 780 6.4e-05 1024 230 544 193536 35.9933 13.8076 97.2025 418.697 565.888 566.039
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1020 0.001024 1024 225 2080 15456 0.69488 20.8629 43.2137 64.8306 64.882
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 790 0.000128 512 240 1152 96768 8.54736 3.396 49.725 101.329 163.18 163.322
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 730 3.2e-05 4096 260 3296 344064 517.071 164.291 4006.72 4847.94 9536.41 9536.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 490 0.001024 4096 120 10208 10416 2.7161 276.336 104.422 383.519 383.577
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 720 0.000128 2048 230 960 90240 32.0254 14.3771 255.775 417.603 719.946 720.083
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 990 3.2e-05 4096 190 10080 518400 373.052 189.964 31381.9 5616.48 37562.1 37562.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1650 6.4e-05 4096 180 2784 294240 46.3846 55.706 3912.76 1675.37 5690.3 5690.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1890 0.000512 512 450 736 34080 1.27536 0.939776 18.4299 51.2175 71.9682 72.0633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1070 3.2e-05 4096 400 3904 424320 357.818 148.634 10055.3 4419.43 14981.5 14981.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 780 6.4e-05 1024 230 544 195840 35.6471 13.5066 165.437 417.509 632.29 632.442
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1020 0.001024 1024 225 2080 15720 0.694912 35.6438 42.0988 78.4967 78.5458
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 790 0.000128 512 240 1152 99840 8.64394 3.40003 85.6508 103.245 201.128 201.279
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 730 3.2e-05 4096 260 3296 341760 519.247 164.627 6881.66 4841.59 12407.5 12407.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 490 0.001024 4096 120 10208 10680 2.73773 491.138 104.733 598.654 598.714
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 720 0.000128 2048 230 960 88320 31.7444 14.3817 181.638 413.135 641.063 641.192
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 990 3.2e-05 4096 190 10080 518400 371.894 189.843 22041.9 5624.45 28228.8 28229.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1650 6.4e-05 4096 180 2784 293760 46.2314 55.6699 2743.77 1676.18 4521.93 4522.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1890 0.000512 512 450 736 33600 1.2647 0.930016 12.6357 49.944 64.875 64.9687
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1070 3.2e-05 4096 400 3904 422400 356.532 148.269 7028.22 4414.18 11947.5 11947.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 780 6.4e-05 1024 230 544 192000 35.3059 13.3322 117.429 412.879 579.127 579.273
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1020 0.001024 1024 225 2080 15600 0.697312 25.7109 41.7382 68.207 68.2572
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 790 0.000128 512 240 1152 99840 8.6337 3.39958 61.7956 103.412 177.427 177.572
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 730 3.2e-05 4096 260 3296 337920 521.789 164.887 4778.33 4867.56 10332.9 10333.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 490 0.001024 4096 120 10208 10560 2.73203 338.964 104.772 446.512 446.574
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 720 0.000128 2048 230 960 86400 32.679 14.3872 147.474 418.601 613.309 613.437
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 990 3.2e-05 4096 190 10080 515520 374.644 190.63 18468.5 5637.89 24672.3 24672.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1650 6.4e-05 4096 180 2784 293760 46.3768 55.6954 2313.44 1675.53 4091.12 4091.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1890 0.000512 512 450 736 31680 1.25334 0.909312 10.1487 49.3854 61.7986 61.891
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1070 3.2e-05 4096 400 3904 420480 359.59 148.793 5906.77 4425.9 10841.4 10841.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 780 6.4e-05 1024 230 544 195840 35.6841 13.5168 99.8297 418.254 567.471 567.615
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1020 0.001024 1024 225 2080 15480 0.69552 21.3934 43.2456 65.3911 65.442
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 790 0.000128 512 240 1152 92160 8.74621 3.36976 48.4194 100.916 161.634 161.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 730 3.2e-05 4096 260 3296 334080 741.144 218.628 3982.28 6437.46 11380.1 11380.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 490 0.001024 4096 120 10208 10440 2.72589 281.6 104.77 389.139 389.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 720 0.000128 2048 230 960 90112 32.009 14.3501 258.267 418.038 722.829 722.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 990 3.2e-05 4096 190 10080 519168 370.873 189.484 31065.1 5618.41 37244.5 37245.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1650 6.4e-05 4096 180 2784 294144 46.23 55.5848 3867.74 1676.36 5646 5646.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1890 0.000512 512 450 736 34304 1.26938 0.936768 17.7069 51.2518 71.2702 71.3656
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1070 3.2e-05 4096 400 3904 423936 358.214 148.581 9921.17 4429.06 14857.3 14857.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 780 6.4e-05 1024 230 544 192512 35.9564 13.484 164.151 417.937 631.714 631.861
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1020 0.001024 1024 225 2080 15744 0.697568 36.1665 42.224 79.1473 79.1982
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 790 0.000128 512 240 1152 98304 8.89142 3.41306 85.2778 104.634 202.404 202.551
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 730 3.2e-05 4096 260 3296 344064 515.555 163.767 6851.14 4835.76 12366.6 12366.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 490 0.001024 4096 120 10208 10624 2.72589 479.715 104.442 586.925 586.984
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 720 0.000128 2048 230 960 90112 32.0266 14.4296 176.178 418.709 641.51 641.643
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 990 3.2e-05 4096 190 10080 518144 373.099 190.317 21061.5 5648.18 27273.9 27274.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1650 6.4e-05 4096 180 2784 293376 46.2275 55.5884 2627.9 1675.45 4405.24 4405.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1890 0.000512 512 450 736 32768 1.2535 0.917504 11.9398 49.6188 63.8317 63.9283
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1070 3.2e-05 4096 400 3904 421888 357.577 148.238 6721.51 4423.02 11650.7 11651
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 780 6.4e-05 1024 230 544 188416 36.5514 13.4861 109.634 418.482 578.346 578.499
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1020 0.001024 1024 225 2080 15616 0.697984 24.4181 43.2963 68.4735 68.5261
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 790 0.000128 512 240 1152 98304 8.91539 3.41357 58.4206 104.801 175.739 175.886
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 730 3.2e-05 4096 260 3296 344064 515.604 163.776 4651.99 4840.75 10172.5 10172.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 490 0.001024 4096 120 10208 10496 2.72179 317.999 104.522 425.29 425.349
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 720 0.000128 2048 230 960 86016 32.0916 14.2746 151.013 413.115 610.663 610.806
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 990 3.2e-05 4096 190 10080 516096 375.943 191.569 19229.5 5680.9 25478.6 25479.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1650 6.4e-05 4096 180 2784 293376 46.219 55.5766 2404.21 1674.26 4180.34 4180.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1890 0.000512 512 450 736 33792 1.27296 0.934432 10.9063 50.0189 63.2306 63.3262
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1070 3.2e-05 4096 400 3904 417792 358.873 148.377 6090.66 4419.5 11017.7 11018
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 780 6.4e-05 1024 230 544 184320 36.2618 13.3316 98.4334 412.603 560.824 560.969
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1020 0.001024 1024 225 2080 15360 0.691168 21.4782 42.6374 64.8656 64.9175
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 790 0.000128 512 240 1152 86016 8.8839 3.34902 46.6705 99.2844 158.375 158.527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 730 3.2e-05 4096 260 3296 331776 519.603 163.233 4114.35 4814.86 9612.43 9612.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 490 0.001024 4096 120 10208 10368 2.71373 288.565 104.409 395.734 395.792
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 720 0.000128 2048 230 960 90112 32.1817 14.3893 353.511 419.101 819.349 819.477
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 990 3.2e-05 4096 190 10080 519680 370.333 189.347 24203.2 5630.32 30393.9 30394.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1650 6.4e-05 4096 180 2760 294464 46.2239 55.5868 3004.89 1676.06 4782.84 4782.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1890 0.000512 512 450 720 34432 1.26157 0.935936 13.5839 51.1816 67.064 67.1565
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1070 3.2e-05 4096 400 3920 424448 357.812 148.495 7782.3 4424.96 12713.9 12714.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 40 780 6.4e-05 1024 230 520 200704 35.25 13.4963 204.489 419.139 672.561 672.711
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1020 0.001024 1024 225 2080 15840 0.698368 27.6644 43.6982 72.1047 72.1613
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 790 0.000128 512 240 1160 100352 8.77347 3.41005 67.5229 104.56 184.451 184.599
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 730 3.2e-05 4096 260 3320 346112 516.324 164.282 5388.33 4844.86 10914.2 10914.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 490 0.001024 4096 120 10240 10752 2.73981 375.917 104.741 483.444 483.502
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 720 0.000128 2048 230 960 89088 32.257 14.3913 355.508 417.796 820.121 820.255
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 990 3.2e-05 4096 190 10080 519168 371.224 189.537 15569.9 5615.74 21747.1 21747.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1650 6.4e-05 4096 180 2760 294272 46.2773 55.593 1930.97 1675.52 3708.44 3708.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1890 0.000512 512 450 720 34304 1.26707 0.936608 8.7303 51.2058 62.2436 62.3347
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1070 3.2e-05 4096 400 3920 423936 358.455 148.615 5001.02 4427.69 9936.12 9936.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 780 6.4e-05 1024 230 520 198656 35.3569 13.7326 192.401 418.096 659.778 659.925
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1020 0.001024 1024 225 2080 15808 0.69632 17.9791 43.5857 62.3024 62.3575
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 790 0.000128 512 240 1160 100352 8.77075 3.41402 43.501 104.577 160.446 160.588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 730 3.2e-05 4096 260 3320 346112 516.717 164.284 3468.55 4845.16 8995.1 8995.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 490 0.001024 4096 120 10240 10688 2.73078 241.234 104.567 348.576 348.632
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 720 0.000128 2048 230 960 90240 32.2344 14.3903 230.113 419.51 696.42 696.556
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 990 3.2e-05 4096 190 10080 519680 372.325 189.749 27700 5637.33 33900.1 33900.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1650 6.4e-05 4096 180 2760 294400 46.4164 55.6936 3436.18 1677.41 5215.78 5215.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1890 0.000512 512 450 720 34400 1.26307 0.939168 15.5919 51.194 69.0912 69.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1070 3.2e-05 4096 400 3920 424320 359.131 148.921 8903.67 4429.61 13841.7 13842
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 780 6.4e-05 1024 230 520 200960 35.2199 13.7115 147.133 419.449 615.707 615.862
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1020 0.001024 1024 225 2080 15800 0.694368 31.6897 43.4444 75.8872 75.9382
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 790 0.000128 512 240 1160 101120 8.80454 3.42394 77.1256 105.006 194.544 194.693
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 730 3.2e-05 4096 260 3320 346880 516.877 164.487 6179.23 4845.26 11706.3 11706.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 490 0.001024 4096 120 10240 10760 2.73197 430.731 104.925 538.435 538.493
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 720 0.000128 2048 230 960 89600 32.2979 14.4366 397.002 419.571 863.478 863.615
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 990 3.2e-05 4096 190 10080 519040 371.92 189.891 17481.7 5623.68 23667.9 23668.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1650 6.4e-05 4096 180 2760 294240 46.256 55.6736 2167.29 1677.02 3946.31 3946.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1890 0.000512 512 450 720 34240 1.25987 0.93184 10.0059 50.0542 62.3512 62.4456
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1070 3.2e-05 4096 400 3920 423680 358.66 148.835 5612.85 4433.15 10553.8 10554.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 780 6.4e-05 1024 230 520 199680 35.3576 13.5162 97.8749 419.575 566.505 566.653
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1020 0.001024 1024 225 2080 15760 0.711264 20.3189 42.3192 63.392 63.4429
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 790 0.000128 512 240 1160 99840 8.86787 3.41606 49.3048 105.019 166.791 166.937
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 730 3.2e-05 4096 260 3320 345600 516.676 164.607 3882.74 4852.09 9416.49 9416.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 490 0.001024 4096 120 10240 10720 2.74227 270.983 104.912 378.681 378.739
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 720 0.000128 2048 230 960 88320 32.3611 14.4349 391.076 417.618 855.656 855.784
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 990 3.2e-05 4096 190 10080 518400 372.874 189.914 14210.2 5616.6 20390.3 20390.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1650 6.4e-05 4096 180 2760 294240 46.3763 55.7097 1764.42 1675.4 3541.97 3542.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1890 0.000512 512 450 720 34080 1.27555 0.9384 8.37117 51.2252 61.9066 62.0017
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1070 3.2e-05 4096 400 3920 422400 360.037 149.006 4557.97 4429.79 9497.12 9497.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 780 6.4e-05 1024 230 520 199680 35.209 13.51 218.985 417.562 685.458 685.603
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1020 0.001024 1024 225 2080 15720 0.697056 16.7895 42.2306 59.7609 59.818
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 790 0.000128 512 240 1160 96000 8.85808 3.4017 39.2713 103.243 154.955 155.101
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 730 3.2e-05 4096 260 3320 341760 519.091 164.636 3135.03 4841.73 8660.86 8661.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 490 0.001024 4096 120 10240 10680 2.73888 222.325 104.823 329.932 329.989
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 720 0.000128 2048 230 960 89856 32.087 14.3954 209.057 418.825 674.535 674.671
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 990 3.2e-05 4096 190 10080 519552 370.938 189.552 25346.6 5661.15 31568.9 31569.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1650 6.4e-05 4096 180 2760 294336 46.2651 55.6588 3144.07 1677.31 4923.39 4923.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1890 0.000512 512 450 720 34368 1.26842 0.939808 14.1114 51.2654 67.6863 67.7826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1070 3.2e-05 4096 400 3920 423936 358.323 148.679 8138.24 4428.98 13074.6 13074.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 780 6.4e-05 1024 230 520 199680 35.2662 13.5137 130.564 418.905 598.437 598.583
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1020 0.001024 1024 225 2080 15792 0.698176 29.1192 42.3513 72.2293 72.2793
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 790 0.000128 512 240 1160 99840 8.76163 3.41197 70.5628 104.317 187.241 187.388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 730 3.2e-05 4096 260 3320 345600 515.746 164.126 5636.9 4841.17 11158.3 11158.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 490 0.001024 4096 120 10240 10752 2.74432 395.542 104.921 503.25 503.309
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 720 0.000128 2048 230 960 89088 31.9596 14.3291 137.55 416.911 600.916 601.057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 990 3.2e-05 4096 190 10080 519168 369.74 189.281 16473.4 5640.35 22673.4 22674
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1650 6.4e-05 4096 180 2760 294336 46.1908 55.5872 2040.25 1677.63 3819.74 3819.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1890 0.000512 512 450 720 34176 1.26531 0.936 9.3193 51.1692 62.7892 62.8836
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1070 3.2e-05 4096 400 3920 422400 357.838 148.59 5265.01 4429.43 10201.2 10201.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 780 6.4e-05 1024 230 520 196608 35.2419 13.4432 84.6122 416.785 550.272 550.422
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1020 0.001024 1024 225 2080 15744 0.696224 19.2287 42.1188 62.1008 62.1469
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 790 0.000128 512 240 1160 98304 8.69373 3.39571 45.6014 103.323 161.199 161.343
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 730 3.2e-05 4096 260 3320 344064 516.06 164.413 3650.69 4850.22 9181.77 9182.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 490 0.001024 4096 120 10240 10656 2.728 256.18 104.724 363.675 363.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 720 0.000128 2048 230 960 87552 32.146 14.3253 343.983 414.581 805.211 805.353
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 990 3.2e-05 4096 190 10080 518400 372.685 189.96 13573.5 5643.3 19780.2 19780.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1650 6.4e-05 4096 180 2760 294048 46.243 55.6525 1683.15 1675.23 3460.36 3460.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1890 0.000512 512 450 720 33984 1.26131 0.932128 7.7969 49.9969 60.092 60.1887
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1070 3.2e-05 4096 400 3920 423936 358.277 148.724 4367.61 4425.72 9300.66 9300.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 780 6.4e-05 1024 230 520 193536 35.3774 13.3821 75.1765 414.411 538.538 538.696
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1020 0.001024 1024 225 2080 15696 0.715232 15.8724 41.8615 58.496 58.5478
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 790 0.000128 512 240 1160 96768 8.67779 3.38966 37.6437 102.223 152.126 152.277
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 730 3.2e-05 4096 260 3320 340992 519.506 164.748 2987.85 4846.15 8518.65 8518.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 490 0.001024 4096 120 10240 10656 2.74218 210.86 104.933 318.582 318.638
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 720 0.000128 2048 230 960 89600 32.2243 14.3776 300.815 418.82 766.402 766.539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 990 3.2e-05 4096 190 10080 519232 371.559 189.576 35824.2 5634.61 42020.6 42021.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1650 6.4e-05 4096 180 2760 294336 46.377 55.6974 4443.53 1677.14 6222.82 6222.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1890 0.000512 512 450 720 34496 1.27338 0.940032 21.4247 51.2636 75.0021 75.0981
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1070 3.2e-05 4096 400 3920 423808 359.115 148.911 11503.4 4430.57 16442.4 16442.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 780 6.4e-05 1024 230 520 198912 35.4582 13.5252 189.835 418.755 657.76 657.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1020 0.001024 1024 225 2080 15792 0.69632 42.4393 42.2482 85.443 85.4936
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 790 0.000128 512 240 1160 100352 8.81782 3.41536 100.66 104.832 217.91 218.054
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 730 3.2e-05 4096 260 3320 345856 516.061 164.175 8002.99 4839.43 13523.1 13523.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 490 0.001024 4096 120 10240 10752 2.73824 558.172 104.96 665.916 665.973
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 720 0.000128 2048 230 960 89600 32.1251 14.3669 190.498 418.883 656.043 656.186
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 990 3.2e-05 4096 190 10080 518784 371.588 189.763 22590.5 5622.45 28775 28775.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1650 6.4e-05 4096 180 2760 294112 46.2345 55.6596 2798.29 1675.68 4575.94 4576.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1890 0.000512 512 450 720 34048 1.25987 0.927968 12.9859 49.928 65.2018 65.2959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1070 3.2e-05 4096 400 3920 422912 358.074 148.64 7235.01 4423.23 12165.3 12165.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 780 6.4e-05 1024 230 520 197120 35.5382 13.5106 117.424 418.474 585.13 585.283
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1020 0.001024 1024 225 2080 15680 0.694048 26.5092 43.2084 70.4689 70.5208
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 790 0.000128 512 240 1160 96768 8.83546 3.39968 62.3692 103.592 178.376 178.526
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 730 3.2e-05 4096 260 3320 344064 517.109 164.509 5010.8 4846.2 10539 10539.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 490 0.001024 4096 120 10240 10640 2.71974 349.463 104.587 456.813 456.869
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 720 0.000128 2048 230 960 88704 32.3346 14.5408 154.063 418.772 619.877 620.008
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 990 3.2e-05 4096 190 10080 517440 373.457 190.201 18366.3 5651.57 24582.2 24582.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1650 6.4e-05 4096 180 2760 294000 46.379 55.7097 2278.46 1675.15 4055.78 4055.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1890 0.000512 512 450 720 33600 1.2617 0.928992 10.4482 49.8135 62.5515 62.6586
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1070 3.2e-05 4096 400 3920 422016 359.771 148.982 5887.33 4437.65 10834.1 10834.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 780 6.4e-05 1024 230 520 198912 35.4734 13.7999 97.597 422.861 569.918 570.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1020 0.001024 1024 225 2080 15624 0.69248 21.604 43.2029 65.5607 65.6118
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 790 0.000128 512 240 1160 96768 9.03331 3.41965 51.2548 104.824 168.712 168.862
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 730 3.2e-05 4096 260 3320 344064 517.888 164.916 4087.64 4869.46 9640.3 9640.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 490 0.001024 4096 120 10240 10584 2.72304 281.585 104.568 388.919 388.977
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 720 0.000128 2048 230 960 89088 32.1276 14.4159 279.893 418.194 744.795 744.928
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 990 3.2e-05 4096 190 10080 519168 370.962 189.515 33026.1 5620.95 39208.3 39208.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1650 6.4e-05 4096 180 2760 294272 46.2227 55.5821 4137.19 1677.1 5916.17 5916.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1890 0.000512 512 450 720 34304 1.26957 0.936096 19.8347 51.2272 73.3688 73.4633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1070 3.2e-05 4096 400 3920 423936 358.28 148.583 10706.8 4432.11 15646.1 15646.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 780 6.4e-05 1024 230 520 198656 35.2585 13.5442 176.224 418.169 643.377 643.519
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1020 0.001024 1024 225 2080 15808 0.693984 38.8548 42.2421 81.8492 81.8995
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 790 0.000128 512 240 1160 100352 8.77674 3.40787 94.3738 104.675 211.417 211.558
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 730 3.2e-05 4096 260 3320 346112 516.217 164.265 7433.82 4849.6 12964.3 12964.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 490 0.001024 4096 120 10240 10688 2.71661 511.503 104.668 618.932 618.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 720 0.000128 2048 230 960 88064 32.2954 14.4854 177.094 417.967 642.015 642.153
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 990 3.2e-05 4096 190 10080 519168 370.891 189.555 20152.4 5617.16 26330.8 26331.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1650 6.4e-05 4096 180 2760 294144 46.2502 55.5957 2652.07 1676.02 4430.01 4430.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1890 0.000512 512 450 720 34304 1.26829 0.940032 12.4084 51.2438 65.965 66.0582
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1070 3.2e-05 4096 400 3920 423936 358.345 148.626 6811.46 4428.36 11747.1 11747.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 780 6.4e-05 1024 230 520 196608 35.5067 13.4974 110.599 417.875 577.67 577.819
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1020 0.001024 1024 225 2080 15744 0.6984 24.2161 42.2155 67.1903 67.2428
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 790 0.000128 512 240 1160 98304 8.892 3.41318 58.2259 104.623 175.336 175.487
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 730 3.2e-05 4096 260 3320 344064 515.357 163.772 4726.53 4834.7 10240.8 10241.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 490 0.001024 4096 120 10240 10624 2.71766 309.957 104.568 417.288 417.348
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 720 0.000128 2048 230 960 86016 32.0422 14.3996 140.835 413.003 600.446 600.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 990 3.2e-05 4096 190 10080 517632 372.026 189.647 16591.8 5629.5 22783.7 22784.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1650 6.4e-05 4096 180 2760 294144 46.2263 55.595 2152.94 1676.95 3931.8 3931.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1890 0.000512 512 450 720 33792 1.26051 0.929792 9.99136 49.9191 62.2015 62.2952
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1070 3.2e-05 4096 400 3920 420864 359.341 148.781 5495.78 4438.32 10442.6 10442.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 780 6.4e-05 1024 230 520 190464 35.5096 13.6223 87.0265 412.772 549.118 549.276
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1020 0.001024 1024 225 2080 15552 0.694272 19.4158 41.6586 61.8254 61.8723
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 790 0.000128 512 240 1160 98304 8.70675 3.39738 47.1826 103.379 162.849 162.996
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 730 3.2e-05 4096 260 3320 337920 520.629 164.43 3775 4850.51 9310.96 9311.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 490 0.001024 4096 120 10240 10560 2.71933 255.768 104.662 363.193 363.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 720 0.000128 2048 230 960 88704 32.2764 14.5853 282.995 417.937 747.96 748.101
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 990 3.2e-05 4096 190 10080 518976 372.033 189.66 34306 5646.13 40514.6 40515.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1650 6.4e-05 4096 180 2760 294336 46.3934 55.7174 4258.39 1677.27 6037.85 6037.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1890 0.000512 512 450 720 34272 1.26736 0.935936 19.6506 51.2119 73.1636 73.257
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1070 3.2e-05 4096 400 3920 423936 359.032 148.845 11033.1 4445.18 15986.4 15986.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 780 6.4e-05 1024 230 520 198144 35.4001 13.5168 178.797 430.747 658.648 658.801
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1020 0.001024 1024 225 2080 15768 0.692704 40.2062 43.1762 84.1321 84.1821
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 790 0.000128 512 240 1160 99072 8.74042 3.41152 96.8695 103.821 213.025 213.168
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 730 3.2e-05 4096 260 3320 345600 516.967 164.615 7645.93 4868.06 13196 13196.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 490 0.001024 4096 120 10240 10728 2.7456 535.382 104.925 643.097 643.153
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 720 0.000128 2048 230 960 87552 32.0398 14.3049 184.041 414.977 645.535 645.677
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 990 3.2e-05 4096 190 10080 518400 376.895 189.964 22178.5 5637.13 28383.1 28383.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1650 6.4e-05 4096 180 2760 294048 46.2012 55.6349 2745.52 1676.86 4524.3 4524.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1890 0.000512 512 450 720 33984 1.26198 0.933632 12.6405 50.0144 64.9515 65.0475
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1070 3.2e-05 4096 400 3920 423936 358.194 148.718 7121.13 4429.9 12058.3 12058.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 780 6.4e-05 1024 230 520 193536 35.376 13.3795 112.855 414.735 576.532 576.684
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1020 0.001024 1024 225 2080 15696 0.69584 26.0444 42.9429 69.7394 69.7915
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 790 0.000128 512 240 1160 96768 8.67245 3.38554 61.3429 102.323 175.911 176.054
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 730 3.2e-05 4096 260 3320 340992 519.308 164.738 4877.17 4850.5 10412.1 10412.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 490 0.001024 4096 120 10240 10656 2.73168 344.535 104.927 452.236 452.293
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 720 0.000128 2048 230 960 86400 32.6114 14.481 160.517 418.178 625.954 626.086
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 990 3.2e-05 4096 190 10080 518400 372.463 189.828 19639.1 5617.73 25819.9 25820.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1650 6.4e-05 4096 180 2760 293760 46.3556 55.7097 2427.87 1675.31 4205.32 4205.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1890 0.000512 512 450 720 32832 1.26362 0.920736 10.7261 49.6772 62.6876 62.7835
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1070 3.2e-05 4096 400 3920 421632 358.421 148.521 6274.59 4417.43 11199.3 11199.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 780 6.4e-05 1024 230 520 193536 35.9074 13.5166 99.7958 417.906 567.315 567.475
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1020 0.001024 1024 225 2080 15552 0.692544 22.9417 42.0179 65.7106 65.7613
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 790 0.000128 512 240 1160 96768 8.7047 3.38816 54.3972 102.35 169.028 169.174
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 730 3.2e-05 4096 260 3320 338688 522.385 165.04 4290.16 4862.59 9840.57 9840.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 490 0.001024 4096 120 10240 10584 2.73818 303.314 104.9 410.996 411.055
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 720 0.000128 2048 230 960 82944 32.1303 14.2288 137.488 409.062 593.074 593.207
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 990 3.2e-05 4096 190 10080 518400 371.866 190.123 17579.8 5654.14 23796.6 23797.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1650 6.4e-05 4096 180 2760 293760 46.1469 55.5786 2172.44 1677.13 3951.37 3951.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1890 0.000512 512 450 720 33408 1.25059 0.923168 9.77786 49.7228 61.7776 61.8753
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1070 3.2e-05 4096 400 3920 419328 359.062 148.572 5586.87 4430.18 10525 10525.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 780 6.4e-05 1024 230 520 184320 35.7105 13.2549 86.0747 408.667 543.891 544.037
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1020 0.001024 1024 225 2080 15552 0.69552 20.5821 41.3832 62.7211 62.7715
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 790 0.000128 512 240 1160 92160 8.51194 3.34848 46.5966 99.303 157.945 158.091
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 730 3.2e-05 4096 260 3320 331776 520.238 164.048 3760.3 4850.61 9295.58 9295.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 490 0.001024 4096 120 10240 10368 2.71267 266.847 104.121 373.725 373.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 720 0.000128 2048 230 960 89600 32.243 14.4191 270.035 419.22 736.081 736.218
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 990 3.2e-05 4096 190 10080 519040 371.898 189.919 32167.8 5618.91 38349.2 38349.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1650 6.4e-05 4096 180 2760 294240 46.2614 55.6667 3981.29 1675.59 5758.88 5758.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1890 0.000512 512 450 720 34240 1.26371 0.933184 18.7964 50.037 71.1301 71.2255
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1070 3.2e-05 4096 400 3920 423680 358.534 148.827 10324.7 4429.19 15261.6 15261.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 780 6.4e-05 1024 230 520 199680 35.3395 13.5192 167.555 419.114 635.719 635.869
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1020 0.001024 1024 225 2080 15760 0.695104 37.5654 43.3483 81.6686 81.7213
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 790 0.000128 512 240 1160 99840 8.85814 3.4167 90.9149 104.932 208.309 208.455
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 730 3.2e-05 4096 260 3320 345600 516.527 164.603 7162.09 4848.01 12691.6 12691.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 490 0.001024 4096 120 10240 10720 2.74307 502.809 104.887 610.485 610.545
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 720 0.000128 2048 230 960 87040 31.9354 14.4068 176.576 412.475 635.555 635.689
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 990 3.2e-05 4096 190 10080 518400 372.429 190.041 22018.3 5633.34 28214.8 28215.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1650 6.4e-05 4096 180 2760 294080 46.135 55.5924 2736.21 1675.72 4513.73 4513.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1890 0.000512 512 450 720 33920 1.2553 0.926784 12.6914 49.8742 64.8464 64.9441
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1070 3.2e-05 4096 400 3920 422400 359.104 148.813 7063.83 4436.01 12008.1 12008.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 780 6.4e-05 1024 230 520 199680 35.302 13.4989 115.008 419.125 583.12 583.273
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1020 0.001024 1024 225 2080 15680 0.695648 25.682 43.3418 69.778 69.827
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 790 0.000128 512 240 1160 97280 8.74653 3.39354 61.4146 103.246 176.987 177.136
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 730 3.2e-05 4096 260 3320 343040 519.171 164.663 4883.25 4861.41 10428.9 10429.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 490 0.001024 4096 120 10240 10560 2.71763 340.861 104.372 447.999 448.057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 720 0.000128 2048 230 960 84480 32.3234 14.2868 145.18 412.777 604.734 604.867
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 990 3.2e-05 4096 190 10080 518400 371.886 189.85 18429.3 5643.6 24635.3 24635.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1650 6.4e-05 4096 180 2760 293760 46.2152 55.6547 2282.37 1674.72 4059.04 4059.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1890 0.000512 512 450 720 33600 1.2663 0.93184 10.6879 49.9278 62.9138 63.0047
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1070 3.2e-05 4096 400 3920 418560 360.043 148.862 5857.53 4442.41 10809.2 10809.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 780 6.4e-05 1024 230 520 192000 35.3117 13.3314 93.3807 417.175 559.392 559.545
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1020 0.001024 1024 225 2080 15600 0.696576 21.3422 41.7215 63.8176 63.8652
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 790 0.000128 512 240 1160 92160 9.07366 3.40173 48.9348 103.322 164.919 165.067
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 730 3.2e-05 4096 260 3320 337920 521.717 164.854 4025.74 4867.95 9580.65 9580.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 490 0.001024 4096 120 10240 10560 2.73222 287.226 104.823 394.826 394.884
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 720 0.000128 2048 230 960 87040 31.998 14.362 146.504 413.386 606.416 606.547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 990 3.2e-05 4096 190 10080 517120 376.101 191.745 18431.3 5671.63 24671.5 24672.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1650 6.4e-05 4096 180 2760 293120 46.2641 55.5906 2286.13 1675.03 4063.1 4063.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1890 0.000512 512 450 720 33280 1.26998 0.931808 10.2072 50.002 62.5107 62.6032
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1070 3.2e-05 4096 400 3920 419840 361.879 149.351 5911.77 4456.8 10880.1 10880.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 780 6.4e-05 1024 230 520 194560 35.0272 13.3324 93.1766 412.993 554.718 554.873
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1020 0.001024 1024 225 2080 15360 0.691264 20.5513 42.5745 63.8746 63.9257
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 790 0.000128 512 240 1160 92160 9.07728 3.39178 47.6349 103.472 163.758 163.903
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 730 3.2e-05 4096 260 3320 337920 737.203 218.288 4062.96 6437.48 11456.5 11457
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 490 0.001024 4096 120 10240 10240 2.6992 278.362 103.631 384.736 384.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 720 0.000128 2048 230 960 89088 31.9709 14.4753 252.349 416.52 715.482 715.618
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 990 3.2e-05 4096 190 10080 519168 369.683 189.273 30793.7 5643.85 36997.2 36997.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1650 6.4e-05 4096 180 2760 294336 46.1529 55.5847 3817.92 1676.26 5595.99 5596.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1890 0.000512 512 450 720 34176 1.26557 0.935424 17.833 51.143 71.2753 71.3681
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1070 3.2e-05 4096 400 3920 422400 357.956 148.561 9863.43 4447.4 14817.7 14818
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 780 6.4e-05 1024 230 520 196608 35.2363 13.5376 155.222 432.949 637.135 637.284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1020 0.001024 1024 225 2080 15744 0.694272 35.2799 42.0629 78.0953 78.1461
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 790 0.000128 512 240 1160 98304 8.6863 3.39488 84.0145 103.228 199.509 199.654
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 730 3.2e-05 4096 260 3320 344064 516.243 164.321 6839.2 4862.39 12382.5 12382.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 490 0.001024 4096 120 10240 10656 2.72496 483.52 104.571 590.86 590.919
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 720 0.000128 2048 230 960 86016 32.0463 14.2868 174.393 412.651 633.541 633.672
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 990 3.2e-05 4096 190 10080 517632 372.067 189.629 21620.2 5624.7 27807.2 27807.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1650 6.4e-05 4096 180 2760 294144 46.2471 55.5889 2690.36 1675.53 4467.8 4467.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1890 0.000512 512 450 720 33792 1.25715 0.927776 12.2385 49.8944 64.4191 64.512
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1070 3.2e-05 4096 400 3920 420864 359.488 148.775 6927.59 4434.58 11870.8 11871
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 780 6.4e-05 1024 230 520 190464 35.5071 13.3483 108.493 412.531 570.064 570.206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1020 0.001024 1024 225 2080 15552 0.694272 24.9272 41.6017 67.2829 67.3301
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 790 0.000128 512 240 1160 98304 8.70646 3.39917 60.4201 103.289 175.991 176.135
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 730 3.2e-05 4096 260 3320 337920 520.585 164.481 4724.55 4846.42 10256.4 10256.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 490 0.001024 4096 120 10240 10560 2.71578 332.731 104.569 440.059 440.113
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 720 0.000128 2048 230 960 82944 32.1461 14.3243 140.062 408.76 595.459 595.595
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 990 3.2e-05 4096 190 10080 518400 371.774 190.125 17802.4 5630.76 23995.7 23996.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1650 6.4e-05 4096 180 2760 293760 46.1598 55.5847 2205.72 1675.91 3983.45 3983.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1890 0.000512 512 450 720 33408 1.25722 0.92032 9.90515 49.7015 61.8843 61.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1070 3.2e-05 4096 400 3920 419328 359.073 148.55 5675.45 4426.94 10610.4 10610.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 780 6.4e-05 1024 230 520 184320 35.7048 13.2527 87.4099 408.396 544.953 545.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1020 0.001024 1024 225 2080 15552 0.696224 20.7589 41.3637 62.8782 62.9283
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 790 0.000128 512 240 1160 92160 8.51485 3.34909 47.1776 99.2297 158.456 158.606
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 730 3.2e-05 4096 260 3320 331776 520.351 164.049 3823.32 4847.26 9355.37 9355.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 490 0.001024 4096 120 10240 10368 2.70928 271.751 104.049 378.553 378.614
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 720 0.000128 2048 230 960 86016 32.0809 14.2951 137.948 413.166 597.657 597.787
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 990 3.2e-05 4096 190 10080 516096 375.894 191.591 16578.2 5662.55 22809 22809.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1650 6.4e-05 4096 180 2760 293376 46.2051 55.5708 2057.11 1674.47 3833.44 3833.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1890 0.000512 512 450 720 33792 1.26576 0.93424 9.6455 50.0223 61.9668 62.0635
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1070 3.2e-05 4096 400 3920 417792 358.827 148.403 5274.24 4420.05 10201.8 10202.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 780 6.4e-05 1024 230 520 184320 36.2714 13.326 81.769 412.59 544.146 544.295
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1020 0.001024 1024 225 2080 15360 0.69632 19.2316 41.6444 61.6309 61.6822
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 790 0.000128 512 240 1160 86016 8.88253 3.34848 41.7911 99.2991 153.505 153.654
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 730 3.2e-05 4096 260 3320 331776 519.638 163.229 3567.31 4815.8 9066.35 9066.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 490 0.001024 4096 120 10240 10368 2.7209 252.609 104.565 359.936 359.995
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 720 0.000128 2048 230 960 88000 32.3172 14.3809 257.599 416.693 721.155 721.283
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 990 3.2e-05 4096 190 10080 519200 372.909 189.935 31566.6 5620.13 37750.3 37750.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1650 6.4e-05 4096 180 2760 294400 46.4712 55.7373 3919.56 1676.14 5697.99 5698.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1890 0.000512 512 450 720 34000 1.27389 0.937984 17.5382 51.1527 71.0023 71.0984
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1070 3.2e-05 4096 400 3920 422400 359.69 149.098 10115 4429.55 15053.7 15053.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 780 6.4e-05 1024 230 520 198400 35.2043 13.4926 163.377 416.625 628.887 629.034
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1020 0.001024 1024 225 2080 15700 0.694368 36.7923 42.0061 79.5538 79.6037
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 790 0.000128 512 240 1160 96000 8.85984 3.40173 85.9523 103.228 201.624 201.769
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 730 3.2e-05 4096 260 3320 345600 516.534 164.656 7036.69 4841.46 12559.7 12560
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 490 0.001024 4096 120 10240 10700 2.73846 494.115 104.824 601.722 601.779
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 720 0.000128 2048 230 960 86400 32.13 14.361 173.871 412.745 633.274 633.409
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 990 3.2e-05 4096 190 10080 518400 372.994 189.849 21447.5 5627.92 27638.9 27639.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1650 6.4e-05 4096 180 2760 294000 46.3771 55.7251 2663.89 1674.77 4440.83 4440.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1890 0.000512 512 450 720 33600 1.25968 0.931904 12.1302 49.9055 64.3305 64.4254
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1070 3.2e-05 4096 400 3920 422400 359.908 149.003 6885.38 4431.42 11826 11826.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 780 6.4e-05 1024 230 520 192000 35.4052 13.3509 108.79 412.576 570.302 570.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1020 0.001024 1024 225 2080 15600 0.694016 24.8526 41.6708 67.2792 67.328
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 790 0.000128 512 240 1160 96000 8.86813 3.40042 58.6706 103.31 174.434 174.578
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 730 3.2e-05 4096 260 3320 339200 520.306 164.596 4688.08 4843.07 10216.4 10216.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 490 0.001024 4096 120 10240 10600 2.7384 329.382 104.838 437.002 437.057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 720 0.000128 2048 230 960 86400 32.202 14.4882 151.821 413.237 611.913 612.047
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 990 3.2e-05 4096 190 10080 518400 373.51 190.265 19247.5 5629.27 25441.2 25441.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1650 6.4e-05 4096 180 2760 294000 46.4505 55.7379 2384.19 1676.26 4162.7 4162.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1890 0.000512 512 450 720 33600 1.27226 0.932864 10.5941 49.9892 62.8898 62.9859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1070 3.2e-05 4096 400 3920 422400 360.748 149.169 6156.43 4434.69 11101.4 11101.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 780 6.4e-05 1024 230 520 192000 35.4164 13.355 95.5494 412.834 557.34 557.488
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1020 0.001024 1024 225 2080 15300 0.688768 21.4733 41.4583 63.681 63.7333
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 790 0.000128 512 240 1160 96000 8.8839 3.40368 51.4611 103.434 167.363 167.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 730 3.2e-05 4096 260 3320 345600 515.394 164.374 4289.39 4846.82 9816.36 9816.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 490 0.001024 4096 120 10240 10500 2.73421 295.727 104.9 403.407 403.462
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 720 0.000128 2048 230 960 83200 32.5908 14.2934 134.711 413.556 595.321 595.462
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 990 3.2e-05 4096 190 10080 518400 371.761 189.96 17057.6 5647.86 23267.9 23268.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1650 6.4e-05 4096 180 2760 293600 46.2478 55.6761 2111.21 1677.02 3890.23 3890.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1890 0.000512 512 450 720 33600 1.27037 0.937472 9.95702 50.0562 62.3264 62.423
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1070 3.2e-05 4096 400 3920 416000 360.84 149.02 5388.36 4436.63 10335.2 10335.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 780 6.4e-05 1024 230 520 192000 35.3351 13.3509 87.7582 413.053 549.685 549.846
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1020 0.001024 1024 225 2080 15200 0.686432 19.8164 42.5226 63.0872 63.1379
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 790 0.000128 512 240 1160 89600 9.22534 3.39811 44.7941 103.52 161.123 161.276
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 730 3.2e-05 4096 260 3320 332800 517.959 163.737 3671.74 4814.25 9168.08 9168.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 490 0.001024 4096 120 10240 10400 2.73818 259.658 104.913 367.354 367.414
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 720 0.000128 2048 230 960 89088 32.2789 14.3547 377.081 419.092 842.988 843.131
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 990 3.2e-05 4096 190 10080 519424 370.938 189.528 26084.7 5629.29 32275.2 32275.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1650 6.4e-05 4096 180 2784 294464 46.211 55.5939 3257.6 1676.21 5035.69 5035.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1890 0.000512 512 450 720 34176 1.26531 0.933952 15.0724 51.1873 68.5683 68.6674
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1070 3.2e-05 4096 400 3936 423936 357.915 148.591 8380.68 4427.4 13314.9 13315.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 48 780 6.4e-05 1024 230 528 190464 36.3779 13.5004 217.125 419.09 686.284 686.451
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1020 0.001024 1024 225 2064 15840 0.69632 30.0721 43.5529 74.3618 74.4193
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 790 0.000128 512 240 1152 100352 8.76749 3.41005 72.9637 104.555 189.886 190.035
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 730 3.2e-05 4096 260 3312 345088 516.607 164.473 5796.82 4863.44 11341.7 11342.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 490 0.001024 4096 120 10224 10784 2.74227 408.357 104.841 515.983 516.043
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 720 0.000128 2048 230 960 88064 32.3284 14.3565 375.207 418.153 840.21 840.341
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 990 3.2e-05 4096 190 10080 519168 371.096 189.505 16627.2 5639.71 22828.2 22828.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1650 6.4e-05 4096 180 2784 294272 46.2377 55.609 2070.68 1676.93 3849.53 3849.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1890 0.000512 512 450 720 34048 1.2681 0.935936 9.71888 51.2271 63.252 63.3464
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1070 3.2e-05 4096 400 3936 423936 358.292 148.601 5332.61 4431.61 10271.4 10271.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 780 6.4e-05 1024 230 528 188416 36.5629 13.4859 202.498 418.176 670.906 671.049
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1020 0.001024 1024 225 2064 15808 0.696896 19.5594 42.4294 62.7293 62.7855
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 790 0.000128 512 240 1152 100352 8.77443 3.40861 47.2914 104.665 164.324 164.467
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 730 3.2e-05 4096 260 3312 344064 518.654 164.801 3682.66 4860.28 9226.78 9227.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 490 0.001024 4096 120 10224 10752 2.74 260.222 104.93 367.935 367.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 720 0.000128 2048 230 960 87552 32.2338 14.3299 374.651 416.839 838.219 838.355
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 990 3.2e-05 4096 190 10080 518400 371.598 189.649 13742.7 5649.92 19954.6 19955.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1650 6.4e-05 4096 180 2784 294336 46.1425 55.5928 1715.26 1677.3 3494.37 3494.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1890 0.000512 512 450 720 33792 1.27482 0.933888 7.9119 51.162 61.3846 61.4769
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1070 3.2e-05 4096 400 3936 422400 357.928 148.55 4401.17 4428.67 9336.65 9336.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 780 6.4e-05 1024 230 528 187392 36.3988 13.4369 236.962 416.702 703.695 703.848
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1020 0.001024 1024 225 2064 15744 0.693888 16.0317 42.3225 59.0898 59.1496
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 790 0.000128 512 240 1152 98304 8.69309 3.39558 38.3259 103.301 153.901 154.048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 730 3.2e-05 4096 260 3312 344064 516.024 164.33 3049.79 4849.13 8579.66 8579.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 490 0.001024 4096 120 10224 10656 2.72384 213.202 104.575 320.543 320.601
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 720 0.000128 2048 230 960 88960 32.3603 14.387 205.477 419.51 671.908 672.049
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 990 3.2e-05 4096 190 10080 519680 372.361 189.771 25278.8 5637.12 31478.7 31479.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1650 6.4e-05 4096 180 2784 294400 46.4141 55.698 3146.27 1677.4 4925.86 4925.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1890 0.000512 512 450 720 34080 1.26614 0.937984 14.12 51.194 67.6191 67.7175
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1070 3.2e-05 4096 400 3936 423680 359.742 148.968 8092.53 4432.98 13034.6 13034.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 780 6.4e-05 1024 230 528 189440 36.637 13.7253 132.588 419.469 602.606 602.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1020 0.001024 1024 225 2064 15840 0.69632 28.9132 43.6118 73.2813 73.331
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 790 0.000128 512 240 1152 101120 8.81014 3.4169 71.4652 105.003 188.88 189.028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 730 3.2e-05 4096 260 3312 345600 517.53 164.749 5615.11 4852.17 11150 11150.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 490 0.001024 4096 120 10224 10760 2.73427 393.963 104.858 501.6 501.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 720 0.000128 2048 230 960 88320 32.4866 14.3757 344.367 419.222 810.621 810.758
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 990 3.2e-05 4096 190 10080 519040 371.807 189.885 16450.3 5619.02 22631.7 22632.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1650 6.4e-05 4096 180 2784 294240 46.273 55.6686 2049.02 1675.6 3826.63 3826.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1890 0.000512 512 450 720 33920 1.26522 0.930048 9.36957 50.0426 61.7072 61.7989
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1070 3.2e-05 4096 400 3936 423680 358.597 148.813 5273.15 4429.42 10210.3 10210.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 780 6.4e-05 1024 230 528 189440 36.5546 13.5164 89.8663 419.184 559.305 559.453
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1020 0.001024 1024 225 2064 15760 0.709856 19.018 42.2553 62.0267 62.0728
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 790 0.000128 512 240 1152 99840 8.86346 3.42016 46.1911 104.928 163.59 163.735
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 730 3.2e-05 4096 260 3312 345600 516.594 164.601 3656.8 4848.06 9186.43 9186.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 490 0.001024 4096 120 10224 10720 2.73728 256.336 104.759 363.875 363.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 720 0.000128 2048 230 960 88320 32.4111 14.3866 342.301 417.614 806.879 807.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 990 3.2e-05 4096 190 10080 518400 372.889 189.938 13463.3 5616.5 19643.3 19643.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1650 6.4e-05 4096 180 2784 294240 46.3833 55.7173 1679.48 1675.38 3457.04 3457.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1890 0.000512 512 450 720 34080 1.2769 0.9416 7.89974 51.2182 61.4345 61.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1070 3.2e-05 4096 400 3936 422400 360.041 148.989 4307.99 4429.8 9247.15 9247.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 48 780 6.4e-05 1024 230 528 188160 36.6503 13.5053 188.747 417.503 656.591 656.736
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1020 0.001024 1024 225 2064 15720 0.697472 15.7211 43.3295 59.7899 59.8467
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 790 0.000128 512 240 1152 96000 8.85965 3.39946 37.2288 103.242 152.916 153.061
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 730 3.2e-05 4096 260 3312 341760 519.201 164.647 2973.89 4841.65 8499.78 8500.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 490 0.001024 4096 120 10224 10680 2.73171 211.284 104.762 318.822 318.878
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 720 0.000128 2048 230 960 88320 32.3247 14.377 284.607 418.704 750.177 750.309
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 990 3.2e-05 4096 190 10080 519168 371.83 189.886 34772.7 5622.05 40957.2 40957.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1650 6.4e-05 4096 180 2784 294336 46.2636 55.6605 4337.98 1676.79 6116.78 6116.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1890 0.000512 512 450 720 34176 1.27194 0.9392 20.964 51.2598 74.5345 74.6287
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1070 3.2e-05 4096 400 3936 423168 358.517 148.831 11180 4431.57 16119.2 16119.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 780 6.4e-05 1024 230 528 188928 36.5697 13.5132 181.999 418.699 650.959 651.108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1020 0.001024 1024 225 2064 15840 0.694304 41.0645 43.3127 85.1315 85.1799
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 790 0.000128 512 240 1152 99840 8.76358 3.41152 97.0178 104.284 213.663 213.803
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 730 3.2e-05 4096 260 3312 344064 516.966 164.544 7731.43 4847.89 13261.2 13261.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 490 0.001024 4096 120 10224 10752 2.73408 545.012 104.819 652.608 652.668
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 720 0.000128 2048 230 960 87552 32.132 14.3284 178.653 416.587 641.866 642.006
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 990 3.2e-05 4096 190 10080 518400 371.598 189.665 21899.4 5626.88 28088.3 28088.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1650 6.4e-05 4096 180 2784 294336 46.1468 55.6014 2735.06 1676.29 4513.18 4513.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1890 0.000512 512 450 720 33792 1.27318 0.936544 12.711 51.1413 66.1667 66.261
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1070 3.2e-05 4096 400 3936 422400 357.818 148.556 7013.65 4425.92 11946.3 11946.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 780 6.4e-05 1024 230 528 187392 36.3499 13.44 112.206 416.454 578.635 578.789
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1020 0.001024 1024 225 2064 15744 0.69328 25.5323 42.0259 68.3107 68.3601
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 790 0.000128 512 240 1152 98304 8.68685 3.39363 61.7048 103.239 177.212 177.357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 730 3.2e-05 4096 260 3312 344064 515.904 164.382 4863.97 4846.13 10390.8 10391.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 490 0.001024 4096 120 10224 10656 2.71862 339.276 104.516 446.553 446.609
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 720 0.000128 2048 230 960 85248 32.3556 14.3006 140.941 414.58 602.347 602.482
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 990 3.2e-05 4096 190 10080 518400 372.632 189.977 17756.8 5627.12 23947.2 23947.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1650 6.4e-05 4096 180 2784 294048 46.2289 55.6483 2215.36 1675.23 3992.55 3992.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1890 0.000512 512 450 720 33408 1.2697 0.934912 10.4066 49.9942 62.7026 62.8027
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1070 3.2e-05 4096 400 3936 421632 359.657 149.045 5674.46 4438 10621.5 10621.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 780 6.4e-05 1024 230 528 184320 36.5051 13.3785 99.5894 414.388 564.05 564.208
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1020 0.001024 1024 225 2064 15696 0.69632 20.7667 42.9691 64.4914 64.5452
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 790 0.000128 512 240 1152 96768 8.67533 3.37805 49.9985 102.224 164.469 164.614
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 730 3.2e-05 4096 260 3312 340992 519.274 164.732 3906.79 4846.14 9437.34 9437.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 490 0.001024 4096 120 10224 10656 2.72525 275.804 104.753 383.329 383.388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 720 0.000128 2048 230 960 86016 32.0516 14.3429 444.888 412.557 904.011 904.149
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 990 3.2e-05 4096 190 10080 517632 372.008 189.646 14955.1 5622.95 21140.4 21141
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1650 6.4e-05 4096 180 2784 294144 46.2275 55.6073 1868.54 1675.09 3645.55 3645.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1890 0.000512 512 450 720 33024 1.27699 0.925696 8.73395 49.8893 60.9241 61.0219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1070 3.2e-05 4096 400 3936 420864 359.344 148.773 4779.11 4433.42 9720.96 9721.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 780 6.4e-05 1024 230 528 184320 36.2241 13.398 85.9458 412.324 548.08 548.235
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1020 0.001024 1024 225 2064 15552 0.709312 17.5216 42.6605 60.9356 60.9866
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 790 0.000128 512 240 1152 98304 8.71523 3.39558 42.9329 103.262 158.492 158.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 730 3.2e-05 4096 260 3312 337920 520.556 164.46 3266.38 4845.35 8797.12 8797.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 490 0.001024 4096 120 10224 10560 2.71958 227.363 104.473 334.603 334.662
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 720 0.000128 2048 230 960 88704 32.341 14.3871 265.415 418.523 730.835 730.978
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 990 3.2e-05 4096 190 10080 519232 371.602 189.609 32148.4 5630.82 38341.1 38341.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1650 6.4e-05 4096 180 2784 294336 46.3812 55.7056 4020.14 1675.95 5798.25 5798.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1890 0.000512 512 450 720 34048 1.27738 0.94128 19.669 51.2476 73.2345 73.3307
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1070 3.2e-05 4096 400 3936 423808 359.289 148.945 10341.2 4427.66 15277.5 15277.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 780 6.4e-05 1024 230 528 189952 36.4876 13.5355 169.72 418.559 638.485 638.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1020 0.001024 1024 225 2064 15792 0.694272 37.858 42.1915 80.8042 80.8551
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 790 0.000128 512 240 1152 100352 8.82221 3.41606 90.7513 104.756 207.929 208.079
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 730 3.2e-05 4096 260 3312 344064 518.392 164.655 7147.35 4845.78 12676.6 12676.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 490 0.001024 4096 120 10224 10752 2.73411 501.129 104.815 608.725 608.782
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 720 0.000128 2048 230 960 87808 32.3974 14.423 168.069 418.971 634.026 634.161
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 990 3.2e-05 4096 190 10080 518784 371.604 189.77 20394.4 5626.38 26582.9 26583.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1650 6.4e-05 4096 180 2784 294112 46.2437 55.659 2544.95 1676.83 4323.76 4323.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1890 0.000512 512 450 720 33600 1.26074 0.930304 12.353 49.9465 64.5944 64.6887
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1070 3.2e-05 4096 400 3936 422912 358.213 148.626 6541.56 4426.71 11475.4 11475.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 780 6.4e-05 1024 230 528 189952 36.3973 13.5127 107.726 418.887 576.71 576.862
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1020 0.001024 1024 225 2064 15680 0.694208 23.8177 42.133 66.7038 66.7563
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 790 0.000128 512 240 1152 96768 8.84861 3.40442 57.8755 103.667 173.98 174.128
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 730 3.2e-05 4096 260 3312 344064 517.15 164.515 4519.54 4849.54 10051.1 10051.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 490 0.001024 4096 120 10224 10640 2.72179 315.346 104.583 422.692 422.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 720 0.000128 2048 230 960 88704 32.3695 14.377 139.666 419.158 605.739 605.884
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 990 3.2e-05 4096 190 10080 517440 373.401 190.236 16724.4 5633.22 22922 22922.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1650 6.4e-05 4096 180 2784 294000 46.3589 55.7138 2088.67 1676.73 3867.56 3867.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1890 0.000512 512 450 720 32928 1.27101 0.925696 9.72134 49.8394 61.8604 61.9621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1070 3.2e-05 4096 400 3936 422016 359.768 148.958 5355.41 4432.3 10296.8 10297.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 780 6.4e-05 1024 230 528 188160 36.7106 13.528 87.7903 418.882 557.107 557.265
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1020 0.001024 1024 225 2064 15624 0.6936 19.4606 43.1899 63.4047 63.4596
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 790 0.000128 512 240 1152 96768 9.04429 3.41498 47.317 104.919 164.881 165.032
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 730 3.2e-05 4096 260 3312 344064 517.882 164.885 3720.01 4850.75 9253.92 9254.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 490 0.001024 4096 120 10224 10584 2.72384 254.444 104.601 361.813 361.871
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 720 0.000128 2048 230 960 86016 32.1673 14.3725 122.943 414.113 583.762 583.892
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 990 3.2e-05 4096 190 10080 517888 370.963 189.604 15151.4 5619.95 21332.6 21333.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1650 6.4e-05 4096 180 2784 293888 46.1525 55.5787 1894.08 1676.03 3671.92 3672
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1890 0.000512 512 450 720 33152 1.27795 0.932288 8.86717 50.0053 61.1855 61.2782
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1070 3.2e-05 4096 400 3936 422912 357.554 148.523 4860.21 4423.84 9790.45 9790.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 780 6.4e-05 1024 230 528 186368 36.1237 13.3478 86.4197 413.757 549.838 549.984
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1020 0.001024 1024 225 2064 15456 0.69184 17.5742 42.7192 61.0428 61.0899
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 790 0.000128 512 240 1152 93184 8.71395 3.36765 41.1284 101.253 154.645 154.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 730 3.2e-05 4096 260 3312 344064 516.246 164.347 3361.47 4846.9 8889.35 8889.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 490 0.001024 4096 120 10224 10528 2.72102 228.142 104.499 335.408 335.465
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 720 0.000128 2048 230 960 88064 32.2701 14.4587 254.757 417.877 719.53 719.665
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 990 3.2e-05 4096 190 10080 519168 370.997 189.567 30321.7 5616.6 36499.6 36500.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1650 6.4e-05 4096 180 2784 294272 46.2347 55.5937 3903.18 1675.79 5680.87 5680.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1890 0.000512 512 450 720 34048 1.26861 0.937696 18.3916 51.2058 71.9043 71.9995
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1070 3.2e-05 4096 400 3936 423936 358.262 148.6 10018.3 4428.7 14954.2 14954.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 780 6.4e-05 1024 230 528 188416 36.5063 13.4842 162.238 417.928 630.339 630.487
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1020 0.001024 1024 225 2064 15808 0.69632 35.9813 43.2409 79.9775 80.0276
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 790 0.000128 512 240 1152 100352 8.77882 3.41146 88.1528 104.596 205.12 205.269
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 730 3.2e-05 4096 260 3312 344064 518.616 164.756 6933.87 4856.84 12474.5 12474.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 490 0.001024 4096 120 10224 10752 2.73763 472.493 104.856 580.131 580.192
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 720 0.000128 2048 230 960 88064 32.2921 14.3496 167.989 418.313 633.106 633.239
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 990 3.2e-05 4096 190 10080 519168 370.932 189.501 19368.6 5655.89 25585.7 25586.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1650 6.4e-05 4096 180 2784 294144 46.2312 55.5862 2532.63 1677.38 4311.91 4311.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1890 0.000512 512 450 720 33792 1.27382 0.942944 11.677 51.2687 65.2625 65.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1070 3.2e-05 4096 400 3936 423936 358.297 148.62 6466.44 4432.05 11405.7 11406
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 780 6.4e-05 1024 230 528 188416 36.4995 13.5721 104.864 418.205 573.325 573.475
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1020 0.001024 1024 225 2064 15744 0.69632 22.8894 42.1978 65.8441 65.8944
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 790 0.000128 512 240 1152 98304 8.89338 3.41258 56.0556 104.703 173.255 173.404
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 730 3.2e-05 4096 260 3312 339968 520.621 164.757 4434.75 4860.71 9981.23 9981.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 490 0.001024 4096 120 10224 10624 2.72992 298.469 104.587 405.83 405.889
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 720 0.000128 2048 230 960 86016 32.0553 14.2853 137.817 413.007 597.331 597.467
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 990 3.2e-05 4096 190 10080 517632 372.022 189.66 15801.9 5645.73 22010 22010.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1650 6.4e-05 4096 180 2784 294144 46.2316 55.6015 2117.29 1676.92 3896.13 3896.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1890 0.000512 512 450 720 33024 1.27536 0.927936 9.49712 49.9192 61.7226 61.8237
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1070 3.2e-05 4096 400 3936 420864 359.308 148.765 5356.48 4438.28 10303.2 10303.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 780 6.4e-05 1024 230 528 184320 36.2293 13.5897 87.0233 412.773 549.807 549.964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1020 0.001024 1024 225 2064 15552 0.691808 18.8047 41.5725 61.1271 61.1772
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 790 0.000128 512 240 1152 98304 8.71098 3.3944 45.521 103.38 161.19 161.339
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 730 3.2e-05 4096 260 3312 337920 520.411 164.435 3687.23 4850.59 9223.05 9223.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 490 0.001024 4096 120 10224 10560 2.72096 237.113 104.588 344.465 344.523
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 720 0.000128 2048 230 960 86016 32.6391 14.4322 120.548 418.666 586.45 586.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 990 3.2e-05 4096 190 10080 518144 372.939 190.329 13950 5658.5 20172.4 20173
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1650 6.4e-05 4096 180 2784 293376 46.2095 55.5807 1863.22 1675.25 3640.34 3640.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1890 0.000512 512 450 720 32768 1.25027 0.919552 8.31184 49.6193 60.2025 60.2974
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1070 3.2e-05 4096 400 3936 421888 357.412 148.258 4735.38 4422.64 9664.01 9664.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 780 6.4e-05 1024 230 528 188416 36.5315 13.4875 78.498 418.312 547.013 547.161
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1020 0.001024 1024 225 2064 15616 0.696608 16.4771 42.2036 59.4369 59.4858
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 790 0.000128 512 240 1152 98304 8.91286 3.4105 40.2543 104.79 157.555 157.699
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 730 3.2e-05 4096 260 3312 335872 523.517 165.055 3233.23 4884.2 8806.39 8806.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 490 0.001024 4096 120 10224 10496 2.72374 212.36 104.585 319.711 319.771
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 720 0.000128 2048 230 960 87552 32.3845 14.4548 246.411 417.473 710.891 711.017
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 990 3.2e-05 4096 190 10080 518976 372.019 189.645 31148.3 5613.15 37323.8 37324.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1650 6.4e-05 4096 180 2784 294336 46.3751 55.7202 3885.55 1675.6 5663.33 5663.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1890 0.000512 512 450 720 33984 1.26998 0.937984 18.4279 51.1919 71.9301 72.0261
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1070 3.2e-05 4096 400 3936 422784 359.827 149.009 9988.33 4431.26 14928.8 14929
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 780 6.4e-05 1024 230 528 188928 36.4449 13.5044 158.156 417.432 625.726 625.874
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1020 0.001024 1024 225 2064 15768 0.694048 35.6174 42.062 78.4314 78.4823
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 790 0.000128 512 240 1152 99072 8.73805 3.41389 87.0227 103.72 203.079 203.223
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 730 3.2e-05 4096 260 3312 345600 516.939 164.609 6941.72 4845.17 12468.8 12469.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 490 0.001024 4096 120 10224 10728 2.73635 489.736 104.78 597.3 597.359
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 720 0.000128 2048 230 960 85248 32.37 14.3012 169.4 414.884 631.121 631.253
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 990 3.2e-05 4096 190 10080 518400 372.645 189.966 21477.6 5631.36 27672.2 27672.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1650 6.4e-05 4096 180 2784 294048 46.2214 55.6478 2672.49 1676.47 4450.91 4450.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1890 0.000512 512 450 720 33408 1.26771 0.933088 12.3791 50.0088 64.6935 64.7864
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1070 3.2e-05 4096 400 3936 421632 359.695 149.051 6853.52 4441.37 11804 11804.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 780 6.4e-05 1024 230 528 184320 36.4934 13.9803 107.135 414.726 572.519 572.666
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1020 0.001024 1024 225 2064 15696 0.693984 24.746 41.8469 67.3459 67.3945
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 790 0.000128 512 240 1152 96768 8.67757 3.38656 59.1727 102.3 173.719 173.866
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 730 3.2e-05 4096 260 3312 340992 519.283 164.721 4688.23 4849.29 10221.9 10222.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 490 0.001024 4096 120 10224 10656 2.72525 331.772 104.828 439.37 439.428
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 720 0.000128 2048 230 960 86400 32.626 14.4978 145.158 418.224 610.666 610.809
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 990 3.2e-05 4096 190 10080 518400 372.29 189.763 18144.7 5636.05 24343.5 24344.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1650 6.4e-05 4096 180 2784 293760 46.3671 55.7022 2249.41 1675.54 4027.1 4027.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1890 0.000512 512 450 720 32832 1.26317 0.920672 10.206 49.6823 62.1725 62.2672
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1070 3.2e-05 4096 400 3936 418176 361.28 149.09 5735.04 4436.44 10682.2 10682.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 780 6.4e-05 1024 230 528 186624 36.7927 13.5104 92.1815 417.959 560.627 560.773
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1020 0.001024 1024 225 2064 15552 0.693824 20.9526 43.0451 64.7474 64.7984
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 790 0.000128 512 240 1152 96768 8.70397 3.38733 50.3746 102.366 165.016 165.165
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 730 3.2e-05 4096 260 3312 338688 522.201 164.983 3952.98 4863.39 9503.93 9504.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 490 0.001024 4096 120 10224 10584 2.72643 280.392 104.847 388.009 388.066
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 720 0.000128 2048 230 960 82944 32.1415 14.2213 141.666 409.141 597.338 597.475
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 990 3.2e-05 4096 190 10080 518400 371.795 190.145 18175.6 5635.74 24374 24374.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1650 6.4e-05 4096 180 2784 293760 46.1478 55.6074 2255.11 1677.43 4034.37 4034.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1890 0.000512 512 450 720 32256 1.26995 0.921568 9.7361 49.7258 61.7573 61.8527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1070 3.2e-05 4096 400 3936 419328 359.025 148.58 5769.73 4430.96 10708.6 10708.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 780 6.4e-05 1024 230 528 175104 36.7079 13.269 88.1141 408.751 547.031 547.179
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1020 0.001024 1024 225 2064 15552 0.693984 21.1339 42.4033 64.2921 64.3428
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 790 0.000128 512 240 1152 92160 8.51235 3.3504 48.0155 99.3176 159.382 159.529
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 730 3.2e-05 4096 260 3312 331776 520.342 164.062 3887.99 4851.49 9424.3 9424.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 490 0.001024 4096 120 10224 10368 2.71155 275.894 104.074 382.725 382.783
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 720 0.000128 2048 230 960 88320 32.3804 14.4957 248.117 419.219 714.376 714.506
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 990 3.2e-05 4096 190 10080 519040 371.814 189.903 30834.8 5636.47 37033.6 37034.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1650 6.4e-05 4096 180 2784 294240 46.2664 55.6745 3838.48 1675.62 5616.11 5616.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1890 0.000512 512 450 720 33920 1.26218 0.934336 17.9895 50.0341 70.3227 70.4149
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1070 3.2e-05 4096 400 3936 423680 358.605 148.845 9888.27 4429.21 14825.3 14825.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 780 6.4e-05 1024 230 528 189440 36.5343 13.5107 155.09 419.153 624.471 624.618
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1020 0.001024 1024 225 2064 15760 0.6936 35.0333 43.3131 79.0971 79.1455
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 790 0.000128 512 240 1152 99840 8.86803 3.41984 85.4379 104.933 202.843 202.987
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 730 3.2e-05 4096 260 3312 345600 516.56 164.567 6864.39 4848.07 12394 12394.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 490 0.001024 4096 120 10224 10720 2.73094 483.353 104.758 590.887 590.946
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 720 0.000128 2048 230 960 84480 32.2533 14.2792 170.087 412.575 629.369 629.512
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 990 3.2e-05 4096 190 10080 518400 372.541 190.021 21790.8 5634.91 27989 27989.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1650 6.4e-05 4096 180 2784 294080 46.1614 55.5827 2722.19 1676.06 4500.06 4500.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1890 0.000512 512 450 720 33280 1.26714 0.925696 12.2716 49.8768 64.4444 64.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1070 3.2e-05 4096 400 3936 422400 359.273 148.792 6988.18 4437.09 11933.7 11934
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 780 6.4e-05 1024 230 528 189440 36.5067 13.5027 112.537 419.277 582.012 582.171
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1020 0.001024 1024 225 2064 15680 0.692224 25.0757 42.2561 68.0831 68.1357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 790 0.000128 512 240 1152 97280 8.76096 3.39354 60.4434 103.27 176.047 176.196
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 730 3.2e-05 4096 260 3312 343040 519.433 164.63 4824.36 4862.62 10371.4 10371.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 490 0.001024 4096 120 10224 10560 2.72589 337.031 104.329 444.132 444.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 720 0.000128 2048 230 960 84480 32.3142 14.3476 142.168 412.734 601.736 601.873
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 990 3.2e-05 4096 190 10080 518400 371.841 189.852 18000.1 5618.81 24181.3 24181.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1650 6.4e-05 4096 180 2784 293760 46.2318 55.6708 2241.88 1674.53 4018.39 4018.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1890 0.000512 512 450 720 33600 1.26157 0.93328 10.5071 49.9261 62.7296 62.8248
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1070 3.2e-05 4096 400 3936 418560 360.058 148.892 5717.52 4430.31 10657.1 10657.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 780 6.4e-05 1024 230 528 184320 36.2553 13.3312 91.6069 412.444 553.83 553.982
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1020 0.001024 1024 225 2064 15600 0.697536 20.992 41.7066 63.4546 63.505
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 790 0.000128 512 240 1152 92160 9.07568 3.40579 48.007 103.314 163.987 164.141
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 730 3.2e-05 4096 260 3312 337920 521.706 164.87 3926.51 4862.91 9476.37 9476.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 490 0.001024 4096 120 10224 10560 2.72589 280.529 104.739 388.037 388.095
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 720 0.000128 2048 230 960 81920 32.706 14.2787 129.515 412.987 589.651 589.779
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 990 3.2e-05 4096 190 10080 517120 376.111 191.718 16620.3 5666.36 22855.2 22855.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1650 6.4e-05 4096 180 2784 293120 46.283 55.5848 2067.56 1673.44 3842.94 3843.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1890 0.000512 512 450 720 33280 1.27219 0.931008 9.49546 49.9859 61.7856 61.8804
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1070 3.2e-05 4096 400 3936 419840 362.013 149.356 5303.85 4452.32 10267.9 10268.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 780 6.4e-05 1024 230 528 184320 36.2532 13.3263 85.5672 412.593 547.919 548.069
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1020 0.001024 1024 225 2064 15360 0.690176 19.2254 42.515 62.4893 62.5414
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 790 0.000128 512 240 1152 92160 9.07894 3.3928 44.6798 103.376 160.705 160.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 730 3.2e-05 4096 260 3312 337920 737.212 218.277 3645.82 6431.35 11033.2 11033.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 490 0.001024 4096 120 10224 10240 2.69946 249.845 103.471 356.058 356.123
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 720 0.000128 2048 230 950 91136 32.0083 14.4501 390.432 419.086 856.149 856.289
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 990 3.2e-05 4096 190 10100 519168 370.915 189.548 27412.1 5621.61 33594.9 33595.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1650 6.4e-05 4096 180 2800 294208 46.1906 55.5901 3443.89 1676 5221.76 5221.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1890 0.000512 512 450 750 34304 1.26698 0.933888 15.9625 51.1767 69.4432 69.5398
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1070 3.2e-05 4096 400 3900 422912 358.881 148.752 8730.96 4432.77 13671.7 13672
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 50 780 6.4e-05 1024 230 550 197632 35.5264 13.7462 233.455 419.176 702.092 702.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1020 0.001024 1024 225 2100 15776 0.69616 31.7172 43.6519 76.1062 76.1668
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 790 0.000128 512 240 1200 99328 8.8376 3.40787 77.8559 104.558 194.85 195.004
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 730 3.2e-05 4096 260 3300 343040 519.343 164.925 6042.01 4861.17 11587.9 11588.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 490 0.001024 4096 120 10250 10752 2.73712 429.341 104.792 536.917 536.978
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 720 0.000128 2048 230 950 90112 32.0881 14.3843 379.313 418.201 844.154 844.292
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 990 3.2e-05 4096 190 10100 518656 372.149 189.716 17350.4 5631.99 23545 23545.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1650 6.4e-05 4096 180 2800 294016 46.2505 55.5909 2177.94 1677.11 3956.97 3957.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1890 0.000512 512 450 750 34304 1.26595 0.9392 10.3024 51.2211 63.8295 63.9259
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1070 3.2e-05 4096 400 3900 422912 359.412 148.776 5522.4 4437.43 10468.4 10468.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 780 6.4e-05 1024 230 550 196608 35.5582 13.5123 220.207 418.228 687.701 687.855
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1020 0.001024 1024 225 2100 15744 0.695232 20.4575 42.5244 63.7201 63.7785
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 790 0.000128 512 240 1200 98304 8.89078 3.41197 49.6828 104.677 166.843 166.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 730 3.2e-05 4096 260 3300 342016 521.558 165.042 3803.78 4871.67 9362.45 9362.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 490 0.001024 4096 120 10250 10688 2.72384 268.638 104.81 376.218 376.278
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 720 0.000128 2048 230 950 89088 32.0451 14.3349 385.706 416.866 849.123 849.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 990 3.2e-05 4096 190 10100 518400 371.636 189.693 14180.5 5660.52 20403 20403.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1650 6.4e-05 4096 180 2800 294144 46.166 55.5893 1783.67 1677.43 3562.94 3563.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1890 0.000512 512 450 750 34176 1.2657 0.934688 8.5599 51.1527 62.0202 62.112
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1070 3.2e-05 4096 400 3900 420864 359.177 148.734 4505.61 4449.72 9463.58 9463.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 780 6.4e-05 1024 230 550 193536 35.6745 14.1456 250.151 427.159 727.325 727.475
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1020 0.001024 1024 225 2100 15648 0.695968 16.742 42.5724 60.0524 60.1105
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 790 0.000128 512 240 1200 95232 8.88358 3.39571 39.8576 103.309 155.631 155.779
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 730 3.2e-05 4096 260 3300 340992 520.643 164.881 3114.21 4887.62 8687.74 8688.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 490 0.001024 4096 120 10250 10656 2.72166 220.181 104.704 327.653 327.711
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 720 0.000128 2048 230 950 90880 32.0928 14.3913 211.98 419.51 678.142 678.277
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 990 3.2e-05 4096 190 10100 519360 372.469 189.836 25383.1 5624.78 31570.9 31571.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1650 6.4e-05 4096 180 2800 294160 46.4507 55.7036 3184.03 1677.39 4963.65 4963.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1890 0.000512 512 450 750 34240 1.26554 0.939616 14.8757 51.1851 68.3661 68.4618
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1070 3.2e-05 4096 400 3900 423040 360.227 149.108 8081.7 4436.69 13028.1 13028.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 780 6.4e-05 1024 230 550 198400 35.5571 13.5265 140.874 419.391 609.541 609.697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1020 0.001024 1024 225 2100 15760 0.699648 29.7384 42.7207 73.216 73.2697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 790 0.000128 512 240 1200 99840 8.88774 3.41853 73.4913 105.002 190.986 191.134
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 730 3.2e-05 4096 260 3300 343040 521.053 165.244 5585.34 4865.95 11138 11138.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 490 0.001024 4096 120 10250 10760 2.73875 396.343 104.971 504.099 504.156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 720 0.000128 2048 230 950 90880 32.1508 14.3708 351.246 419.223 817.163 817.306
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 990 3.2e-05 4096 190 10100 519040 371.626 189.786 16286.1 5638.28 22486.5 22487.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1650 6.4e-05 4096 180 2800 294080 46.2785 55.6726 2041.78 1675.62 3819.44 3819.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1890 0.000512 512 450 750 33920 1.26202 0.932672 9.57453 50.024 61.895 61.9895
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1070 3.2e-05 4096 400 3900 422400 360.053 148.952 5173.01 4436.62 10119 10119.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 780 6.4e-05 1024 230 550 197120 35.5967 13.5115 93.3343 419.257 561.884 562.043
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1020 0.001024 1024 225 2100 15680 0.713216 19.1571 41.3789 61.2909 61.3396
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 790 0.000128 512 240 1200 99840 8.87325 3.42016 47.232 104.935 164.646 164.795
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 730 3.2e-05 4096 260 3300 343040 520.093 165.057 3582.09 4861.85 9129.47 9129.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 490 0.001024 4096 120 10250 10720 2.74842 254.334 104.933 362.065 362.125
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 720 0.000128 2048 230 950 90240 32.1465 14.3988 349.447 418.002 814.16 814.288
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 990 3.2e-05 4096 190 10100 518400 372.456 189.712 13561.7 5621.81 19746.3 19746.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1650 6.4e-05 4096 180 2800 294000 46.3729 55.7117 1703.53 1676.99 3482.68 3482.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1890 0.000512 512 450 750 34080 1.27434 0.936512 8.15066 51.2329 61.6954 61.7902
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1070 3.2e-05 4096 400 3900 422400 360.04 149.015 4321.83 4433.9 9265.1 9265.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 50 780 6.4e-05 1024 230 550 195840 35.7293 13.5064 200.358 418.108 667.891 668.041
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1020 0.001024 1024 225 2100 15600 0.693888 16.0437 42.324 59.1044 59.1627
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 790 0.000128 512 240 1200 96000 8.85731 3.40246 38.3379 103.34 154.117 154.261
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 730 3.2e-05 4096 260 3300 337920 522.818 165.162 2954.99 4866.88 8510.23 8510.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 490 0.001024 4096 120 10250 10680 2.73578 211.626 104.974 319.379 319.437
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 720 0.000128 2048 230 950 87040 32.0717 14.4364 328.006 412.918 787.595 787.729
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 990 3.2e-05 4096 190 10100 518400 372.504 190.007 11682.7 5652.09 17898 17898.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1650 6.4e-05 4096 180 2800 294080 46.1464 55.5848 1469.14 1677.45 3248.4 3248.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1890 0.000512 512 450 750 33280 1.26038 0.92576 6.96979 49.8868 59.1418 59.2394
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1070 3.2e-05 4096 400 3900 422400 359.255 148.799 3722.36 4440.68 8671.42 8671.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 780 6.4e-05 1024 230 550 194560 35.967 13.5002 192.217 434.201 676.082 676.243
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1020 0.001024 1024 225 2100 15520 0.69568 13.6624 42.4614 56.8631 56.9231
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 790 0.000128 512 240 1200 97280 8.75616 3.39606 33.767 103.354 149.455 149.601
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 730 3.2e-05 4096 260 3300 343040 519.519 164.646 2576.86 4883.75 8145.17 8145.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 490 0.001024 4096 120 10250 10560 2.72266 179.628 104.536 286.929 286.988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 720 0.000128 2048 230 950 90624 32.0098 14.3568 287.617 418.797 752.941 753.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 990 3.2e-05 4096 190 10100 519168 370.887 189.65 34358.5 5623.52 40543.2 40543.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1650 6.4e-05 4096 180 2800 294144 46.2605 55.646 4324.03 1677.2 6103.22 6103.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1890 0.000512 512 450 750 34368 1.27155 0.937344 21.0217 51.2491 74.5772 74.6722
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1070 3.2e-05 4096 400 3900 422400 359.3 148.905 10952.5 4436.84 15897.9 15898.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 780 6.4e-05 1024 230 550 196608 35.5805 13.5111 186.716 418.802 654.793 654.942
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1020 0.001024 1024 225 2100 15744 0.69456 40.7617 42.2136 83.7293 83.7816
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 790 0.000128 512 240 1200 98304 8.8481 3.40624 96.5784 104.313 213.329 213.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 730 3.2e-05 4096 260 3300 342528 519.216 164.914 7575.72 4857.28 13117.5 13117.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 490 0.001024 4096 120 10250 10752 2.73594 539.002 104.966 646.746 646.802
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 720 0.000128 2048 230 950 89088 31.9572 14.4481 177.311 416.907 640.789 640.923
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 990 3.2e-05 4096 190 10100 518400 371.604 189.686 21310.8 5631.11 27503.9 27504.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1650 6.4e-05 4096 180 2800 294144 46.1479 55.5849 2672.85 1677.6 4452.26 4452.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1890 0.000512 512 450 750 34176 1.26778 0.937952 12.8347 51.1514 66.2926 66.3921
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1070 3.2e-05 4096 400 3900 420864 359.023 148.741 6749.5 4437.99 11695.6 11695.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 780 6.4e-05 1024 230 550 193536 35.5923 13.4402 114.06 416.788 580.066 580.213
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1020 0.001024 1024 225 2100 15648 0.693024 25.1562 41.9976 67.9095 67.9581
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 790 0.000128 512 240 1200 95232 8.87693 3.39824 59.9449 103.322 175.726 175.874
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 730 3.2e-05 4096 260 3300 340992 520.356 164.868 4668.33 4866.41 10220.3 10220.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 490 0.001024 4096 120 10250 10656 2.72362 331.091 104.718 438.576 438.633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 720 0.000128 2048 230 950 87552 32.0359 14.3157 141.671 414.647 602.829 602.959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 990 3.2e-05 4096 190 10100 518400 372.605 189.953 17458.2 5628.12 23649.5 23650.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1650 6.4e-05 4096 180 2800 293760 46.2131 55.6357 2189.2 1675.5 3966.63 3966.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1890 0.000512 512 450 750 33984 1.26253 0.933888 10.5056 49.9838 62.7862 62.8804
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1070 3.2e-05 4096 400 3900 421632 359.622 149.055 5543.08 4438.97 10491 10491.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 780 6.4e-05 1024 230 550 193536 35.3779 13.4916 103.178 414.452 566.685 566.835
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1020 0.001024 1024 225 2100 15552 0.691584 20.5056 41.8137 63.0694 63.1211
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 790 0.000128 512 240 1200 92160 8.9583 3.38714 47.7808 102.241 162.552 162.695
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 730 3.2e-05 4096 260 3300 340992 519.123 164.708 3826 4846.53 9356.74 9357.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 490 0.001024 4096 120 10250 10656 2.72589 270.787 104.888 378.446 378.503
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 720 0.000128 2048 230 950 86016 32.084 14.336 437.264 413.035 896.881 897.014
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 990 3.2e-05 4096 190 10100 517632 371.948 189.615 14855.6 5629.72 21047.6 21048.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1650 6.4e-05 4096 180 2800 293760 46.2279 55.5992 1865.58 1677.11 3644.59 3644.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1890 0.000512 512 450 750 33792 1.26282 0.929792 8.9408 49.9108 61.1438 61.2404
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1070 3.2e-05 4096 400 3900 420864 359.352 148.799 4717.75 4438.64 9664.86 9665.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 780 6.4e-05 1024 230 550 190464 35.4842 13.3496 88.3163 412.803 550.139 550.285
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1020 0.001024 1024 225 2100 15552 0.714272 17.6941 42.7769 61.2274 61.2756
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 790 0.000128 512 240 1200 92160 9.07242 3.39354 40.8729 103.388 156.908 157.054
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 730 3.2e-05 4096 260 3300 337920 520.627 164.434 3232.74 4850.98 8769.15 8769.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 490 0.001024 4096 120 10250 10560 2.71971 224.775 104.713 332.249 332.306
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 720 0.000128 2048 230 950 90496 32.1286 14.3856 265.43 418.815 730.925 731.057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 990 3.2e-05 4096 190 10100 518784 372.808 189.848 31465.5 5624.81 37653.6 37654.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1650 6.4e-05 4096 180 2800 294112 46.3913 55.7036 3963.6 1677.12 5742.89 5742.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1890 0.000512 512 450 750 34272 1.27187 0.94208 19.7649 51.2551 73.3343 73.4267
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1070 3.2e-05 4096 400 3900 422912 360.103 149.087 10070.9 4435.38 15015.8 15016.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 780 6.4e-05 1024 230 550 197120 35.6071 13.5209 173.634 418.808 641.755 641.898
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1020 0.001024 1024 225 2100 15736 0.694272 37.4989 43.2638 81.5143 81.5621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 790 0.000128 512 240 1200 100352 8.81846 3.4192 91.0606 104.824 208.305 208.447
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 730 3.2e-05 4096 260 3300 342272 520.714 165.049 6952.36 4858.69 12497.2 12497.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 490 0.001024 4096 120 10250 10696 2.73552 489.788 104.767 597.333 597.388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 720 0.000128 2048 230 950 89600 32.1214 14.3729 168.503 418.566 633.727 633.862
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 990 3.2e-05 4096 190 10100 518784 371.678 189.787 20057.5 5620.81 26240.5 26241.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1650 6.4e-05 4096 180 2800 293888 46.2447 55.6585 2518.45 1675.2 4295.62 4295.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1890 0.000512 512 450 750 33600 1.26566 0.928608 12.4915 49.9186 64.7069 64.8005
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1070 3.2e-05 4096 400 3900 421120 360.039 148.922 6371.05 4431.7 11312 11312.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 780 6.4e-05 1024 230 550 197120 35.5408 13.7442 110.585 418.455 578.519 578.669
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1020 0.001024 1024 225 2100 15680 0.694752 23.81 43.2386 67.8035 67.8558
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 790 0.000128 512 240 1200 96768 8.83523 3.40147 58.5617 103.565 174.546 174.695
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 730 3.2e-05 4096 260 3300 340480 521.378 165.147 4389.26 4864.1 9940.28 9940.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 490 0.001024 4096 120 10250 10640 2.72752 313.192 104.602 420.567 420.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 720 0.000128 2048 230 950 88704 32.35 14.3831 137.662 419.123 603.679 603.812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 990 3.2e-05 4096 190 10100 517440 373.481 190.201 16411.1 5632.95 22608.4 22608.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1650 6.4e-05 4096 180 2800 293664 46.3751 55.6995 2060.05 1676.54 3838.73 3838.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1890 0.000512 512 450 750 33600 1.2647 0.92768 10.0618 49.8307 62.184 62.2756
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1070 3.2e-05 4096 400 3900 422016 359.694 148.958 5222.52 4431.79 10163.3 10163.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 780 6.4e-05 1024 230 550 193536 36.0449 13.5316 89.3713 418.927 558.064 558.213
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1020 0.001024 1024 225 2100 15624 0.694272 19.4937 42.2282 62.4743 62.5251
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 790 0.000128 512 240 1200 96768 9.04304 3.41776 47.7968 104.907 165.351 165.493
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 730 3.2e-05 4096 260 3300 338688 523.155 165.368 3578.62 4879.1 9146.61 9146.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 490 0.001024 4096 120 10250 10584 2.71949 249.243 104.702 356.707 356.764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 720 0.000128 2048 230 950 86016 32.1581 14.3073 121.308 414.419 582.359 582.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 990 3.2e-05 4096 190 10100 517888 370.969 189.547 14826.2 5643.41 21030.8 21031.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1650 6.4e-05 4096 180 2800 293888 46.1519 55.5926 1865.71 1677.31 3644.84 3644.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1890 0.000512 512 450 750 33152 1.27818 0.935872 8.7175 50.0102 61.044 61.1406
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1070 3.2e-05 4096 400 3900 419328 359.443 149.087 4690.63 4446.47 9645.95 9646.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 780 6.4e-05 1024 230 550 193536 35.2656 13.525 87.9426 414.118 551.038 551.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1020 0.001024 1024 225 2100 15456 0.692224 17.3838 41.7652 59.8984 59.9487
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 790 0.000128 512 240 1200 93184 8.716 3.36691 41.2568 101.327 154.852 154.999
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 730 3.2e-05 4096 260 3300 336896 523.658 165.297 3220.6 4888.84 8798.78 8799.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 490 0.001024 4096 120 10250 10528 2.71802 224.881 104.695 332.338 332.393
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 720 0.000128 2048 230 950 90112 31.9838 14.3627 260.55 418.101 725.16 725.298
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 990 3.2e-05 4096 190 10100 518656 372.018 189.747 30434.2 5639.46 36636.1 36636.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1650 6.4e-05 4096 180 2800 294016 46.2438 55.5991 3917.44 1676.69 5696.04 5696.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1890 0.000512 512 450 750 34304 1.26806 0.935328 18.773 51.2185 72.2964 72.3933
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1070 3.2e-05 4096 400 3900 422912 359.313 148.797 9908.37 4436.22 14853 14853.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 780 6.4e-05 1024 230 550 196608 35.4884 13.6606 168.898 418.076 636.305 636.451
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1020 0.001024 1024 225 2100 15744 0.69616 36.3977 43.2444 80.3969 80.4488
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 790 0.000128 512 240 1200 98304 8.89197 3.40678 89.0968 104.647 206.225 206.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 730 3.2e-05 4096 260 3300 342016 521.428 165.05 6865.95 4870.48 12423.3 12423.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 490 0.001024 4096 120 10250 10688 2.73203 472.023 104.69 579.49 579.549
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 720 0.000128 2048 230 950 90112 32.0069 14.4007 169.98 417.868 634.422 634.564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 990 3.2e-05 4096 190 10100 518144 372.941 190.187 19779.2 5666.03 26009 26009.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1650 6.4e-05 4096 180 2800 293888 46.2298 55.5971 2551.83 1675.43 4329.17 4329.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1890 0.000512 512 450 750 34304 1.27206 0.938784 12.1973 51.2325 65.7465 65.8432
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1070 3.2e-05 4096 400 3900 421888 359.867 148.893 6421.82 4438.31 11369.2 11369.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 780 6.4e-05 1024 230 550 196608 35.5116 13.4821 110.112 417.775 577.067 577.217
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1020 0.001024 1024 225 2100 15616 0.6936 23.4209 42.0818 66.2548 66.3083
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 790 0.000128 512 240 1200 98304 8.89562 3.40992 57.4734 104.594 174.555 174.705
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 730 3.2e-05 4096 260 3300 339968 520.494 164.782 4429.17 4855.72 9970.56 9970.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 490 0.001024 4096 120 10250 10624 2.71872 305.375 104.593 412.733 412.789
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 720 0.000128 2048 230 950 86016 32.0357 14.3822 140.313 412.998 599.895 600.037
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 990 3.2e-05 4096 190 10100 517632 372.048 189.638 16339.6 5638.13 22540.1 22540.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1650 6.4e-05 4096 180 2800 293760 46.2174 55.5946 2155.91 1676.92 3934.72 3934.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1890 0.000512 512 450 750 33792 1.26432 0.928192 10.0625 49.9087 62.2625 62.3575
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1070 3.2e-05 4096 400 3900 420864 359.344 148.768 5405.06 4446.74 10360.2 10360.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 780 6.4e-05 1024 230 550 190464 35.5222 13.3263 91.4694 417.344 557.847 558.005
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1020 0.001024 1024 225 2100 15552 0.694272 19.7337 42.7016 63.1906 63.2402
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 790 0.000128 512 240 1200 92160 9.07744 3.39968 45.5799 103.378 161.62 161.767
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 730 3.2e-05 4096 260 3300 337920 520.629 164.451 3722.65 4855.27 9263.38 9263.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 490 0.001024 4096 120 10250 10560 2.71622 243.31 104.704 350.778 350.833
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 720 0.000128 2048 230 950 90112 32.0436 14.3787 129.514 418.73 594.832 594.968
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 990 3.2e-05 4096 190 10100 518144 373.029 190.325 14261.8 5664.31 20490.1 20490.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1650 6.4e-05 4096 180 2800 293376 46.2106 55.5781 1921.68 1675.57 3699.11 3699.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1890 0.000512 512 450 750 32768 1.25389 0.91664 8.87738 49.6135 60.7626 60.8603
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1070 3.2e-05 4096 400 3900 417792 360.15 148.919 4779.17 4445.21 9733.78 9734.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 780 6.4e-05 1024 230 550 196608 35.5205 13.5537 84.389 418.382 552.037 552.186
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1020 0.001024 1024 225 2100 15360 0.69056 16.883 41.9722 59.6039 59.6531
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 790 0.000128 512 240 1200 98304 8.92058 3.40998 42.3895 104.808 159.712 159.861
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 730 3.2e-05 4096 260 3300 335872 523.538 165.072 3304.52 4884.86 8878.37 8878.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 490 0.001024 4096 120 10250 10496 2.71974 210.595 104.723 318.079 318.137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 720 0.000128 2048 230 950 89856 32.096 14.4522 266.687 417.471 730.871 731.005
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 990 3.2e-05 4096 190 10100 518400 373.471 190.064 32284.2 5625.36 38473.8 38474.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1650 6.4e-05 4096 180 2800 294048 46.3913 55.7138 4048.63 1675.63 5826.44 5826.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1890 0.000512 512 450 750 34272 1.27178 0.939936 19.4733 51.1824 72.9701 73.0699
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1070 3.2e-05 4096 400 3900 422784 359.865 149.055 10279.4 4431.11 15219.8 15220
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 780 6.4e-05 1024 230 550 195840 35.6206 13.6813 170.746 417.5 637.736 637.888
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1020 0.001024 1024 225 2100 15696 0.694272 37.5956 43.1002 81.4519 81.5043
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 790 0.000128 512 240 1200 96768 8.87203 3.40803 90.2325 103.72 206.418 206.567
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 730 3.2e-05 4096 260 3300 343296 520.258 165.225 7114.86 4857.61 12658.4 12658.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 490 0.001024 4096 120 10250 10728 2.73994 504.865 104.872 612.52 612.577
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 720 0.000128 2048 230 950 87552 32.0463 14.3531 185.185 414.578 646.334 646.478
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 990 3.2e-05 4096 190 10100 518400 372.655 189.97 22929.3 5632.66 29125.2 29125.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1650 6.4e-05 4096 180 2800 293760 46.2041 55.6443 2865.67 1675.22 4642.82 4642.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1890 0.000512 512 450 750 33984 1.26515 0.933888 13.4799 49.9818 65.7612 65.8593
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1070 3.2e-05 4096 400 3900 421632 359.646 149.051 7271.78 4443.45 12224.3 12224.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 780 6.4e-05 1024 230 550 193536 35.3978 13.3785 121.523 422.49 592.979 593.132
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1020 0.001024 1024 225 2100 15552 0.691072 26.6036 42.7758 70.1276 70.1788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 790 0.000128 512 240 1200 92160 8.95462 3.38125 61.8756 102.231 176.627 176.776
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 730 3.2e-05 4096 260 3300 340992 519.339 164.737 5014.25 4850.54 10549.3 10549.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 490 0.001024 4096 120 10250 10656 2.72851 356.774 104.869 464.415 464.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 720 0.000128 2048 230 950 89856 32.1206 14.3948 158.007 418.177 622.864 622.997
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 990 3.2e-05 4096 190 10100 516672 375.443 191.011 18835 5655.99 25058.1 25058.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1650 6.4e-05 4096 180 2800 293328 46.3814 55.7199 2357.5 1675.31 4134.99 4135.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1890 0.000512 512 450 750 32832 1.26288 0.917632 10.7835 49.6703 62.7377 62.8309
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1070 3.2e-05 4096 400 3900 418176 361.268 149.102 5940.96 4435.93 10887.6 10887.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 780 6.4e-05 1024 230 550 193536 35.8896 13.5092 100.992 417.877 568.458 568.609
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1020 0.001024 1024 225 2100 15552 0.692224 22.0778 42.0638 64.8909 64.9421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 790 0.000128 512 240 1200 89856 9.10618 3.38333 50.1131 102.349 165.138 165.286
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 730 3.2e-05 4096 260 3300 338688 522.482 165.018 4107.23 4862.55 9657.66 9657.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 490 0.001024 4096 120 10250 10584 2.72557 291.607 104.952 399.331 399.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 720 0.000128 2048 230 950 82944 32.1452 14.1981 139.299 409.178 594.98 595.111
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 990 3.2e-05 4096 190 10100 518400 371.883 190.177 17755.2 5636.45 23954.4 23955
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1650 6.4e-05 4096 180 2800 293760 46.1394 55.5882 2220.44 1677.62 3999.85 3999.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1890 0.000512 512 450 750 33408 1.24957 0.919552 10.5361 49.7154 62.5221 62.6159
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1070 3.2e-05 4096 400 3900 419328 359.033 148.584 5605.61 4431.73 10545.3 10545.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 780 6.4e-05 1024 230 550 184320 35.7279 13.2493 90.2749 408.802 548.239 548.386
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1020 0.001024 1024 225 2100 15264 0.688128 20.4288 41.0509 62.233 62.2876
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 790 0.000128 512 240 1200 82944 9.0375 3.34643 43.9397 99.3277 155.836 155.978
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 730 3.2e-05 4096 260 3300 331776 520.314 164.076 3792.89 4851.99 9329.64 9329.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 490 0.001024 4096 120 10250 10368 2.7089 268.981 104.204 375.937 375.998
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 720 0.000128 2048 230 950 86400 32.6839 14.4282 134.581 418.563 600.412 600.549
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 990 3.2e-05 4096 190 10100 515520 374.723 190.639 16218.2 5637.25 22421.5 22422
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1650 6.4e-05 4096 180 2800 293040 46.3503 55.7222 2031.69 1675.35 3809.19 3809.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1890 0.000512 512 450 750 31680 1.25712 0.910688 9.10176 49.3824 60.7515 60.8477
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1070 3.2e-05 4096 400 3900 420480 359.603 148.781 5161.58 4429.97 10100.3 10100.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 780 6.4e-05 1024 230 550 195840 35.6925 13.5151 88.4298 422.378 560.202 560.353
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1020 0.001024 1024 225 2100 15120 0.684 18.684 42.8138 62.2448 62.2981
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 790 0.000128 512 240 1200 92160 8.75312 3.36678 44.904 100.901 158.106 158.255
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 730 3.2e-05 4096 260 3300 334080 741.11 218.645 3518.91 6452.02 10931.3 10931.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 490 0.001024 4096 120 10250 10440 2.73059 250.32 104.952 358.048 358.111
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 720 0.000128 2048 230 950 90880 32.0044 14.4282 259.245 419.616 725.459 725.598
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 990 3.2e-05 4096 190 10100 519040 371.522 189.754 31214.2 5642.43 37418.6 37419.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1650 6.4e-05 4096 180 2800 294080 46.25 55.6836 3923.43 1677.18 5702.63 5702.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1890 0.000512 512 450 750 33920 1.26598 0.938752 18.222 50.0505 70.5813 70.6806
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1070 3.2e-05 4096 400 3900 422400 359.97 148.964 9937.64 4440.37 14887.3 14887.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 780 6.4e-05 1024 230 550 197120 35.6052 13.5142 168.298 419.552 637.156 637.315
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1020 0.001024 1024 225 2100 15680 0.693504 36.623 42.2474 79.6248 79.6761
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 790 0.000128 512 240 1200 99840 8.87226 3.41555 91.5712 105.037 209.081 209.232
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 730 3.2e-05 4096 260 3300 343040 520.051 165.063 6886.48 4866.34 12438.3 12438.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 490 0.001024 4096 120 10250 10720 2.7344 491.327 104.972 599.081 599.141
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 720 0.000128 2048 230 950 87040 31.9698 14.2895 172.792 412.914 632.13 632.269
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 990 3.2e-05 4096 190 10100 518400 372.558 190.025 21312.7 5644.82 27520.8 27521.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1650 6.4e-05 4096 180 2800 294080 46.1637 55.597 2672.67 1677.43 4451.94 4452.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1890 0.000512 512 450 750 33280 1.26464 0.931776 12.3876 49.8859 64.57 64.6697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1070 3.2e-05 4096 400 3900 422400 359.293 148.8 6776.83 4440.67 11725.9 11726.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 780 6.4e-05 1024 230 550 194560 35.885 13.8387 114.177 419.685 583.779 583.934
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1020 0.001024 1024 225 2100 15520 0.691712 24.805 43.1941 68.7496 68.8019
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 790 0.000128 512 240 1200 97280 8.7575 3.39603 61.0003 103.354 176.695 176.848
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 730 3.2e-05 4096 260 3300 343040 519.558 164.655 4698.48 4866.84 10249.9 10250.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 490 0.001024 4096 120 10250 10560 2.72384 327.79 104.53 435.088 435.143
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 720 0.000128 2048 230 950 88320 31.7463 14.2925 149.299 413.171 608.676 608.813
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 990 3.2e-05 4096 190 10100 518400 371.473 189.923 18438.4 5624.84 24625.3 24625.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1650 6.4e-05 4096 180 2800 293760 46.2158 55.6593 2306.2 1676.34 4084.49 4084.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1890 0.000512 512 450 750 33600 1.2631 0.930144 10.8121 49.9437 63.0487 63.1445
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1070 3.2e-05 4096 400 3900 418560 360.137 148.919 5817.87 4435.15 10762.4 10762.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 780 6.4e-05 1024 230 550 192000 35.3193 13.3308 96.5101 412.851 558.2 558.351
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1020 0.001024 1024 225 2100 15360 0.690656 21.0883 41.4697 63.3071 63.3552
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 790 0.000128 512 240 1200 92160 9.0824 3.40147 49.7545 103.42 165.847 165.994
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 730 3.2e-05 4096 260 3300 337920 521.608 164.86 4009.78 4868.02 9564.65 9564.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 490 0.001024 4096 120 10250 10560 2.72995 286.06 104.976 393.811 393.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 720 0.000128 2048 230 950 87040 32.0106 14.3962 135.61 413.014 595.203 595.339
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 990 3.2e-05 4096 190 10100 517120 376.137 191.736 16713.7 5666.61 22948.9 22949.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1650 6.4e-05 4096 180 2800 293120 46.2756 55.6002 2097.61 1673.53 3873.1 3873.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1890 0.000512 512 450 750 33280 1.27795 0.93408 9.88918 49.9775 62.1805 62.2776
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1070 3.2e-05 4096 400 3900 419840 361.949 149.344 5311.9 4452.56 10276.1 10276.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 780 6.4e-05 1024 230 550 184320 36.257 13.3241 86.4476 412.619 548.835 548.983
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1020 0.001024 1024 225 2100 15360 0.690368 19.4888 41.6238 61.8623 61.914
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 790 0.000128 512 240 1200 92160 9.07501 3.39763 46.3807 103.378 162.418 162.569
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 730 3.2e-05 4096 260 3300 337920 737.307 218.306 3662.23 6431.69 11050.1 11050.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 490 0.001024 4096 120 10250 10240 2.70131 252.664 103.592 359.001 359.067
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 720 0.000128 2048 230 950 83200 32.6108 14.3155 127.362 413.555 588.009 588.141
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 990 3.2e-05 4096 190 10100 518400 371.752 190.014 16175.5 5647.81 22385.7 22386.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1650 6.4e-05 4096 180 2800 293600 46.2316 55.6731 2031.69 1677 3810.68 3810.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1890 0.000512 512 450 750 33600 1.27504 0.93184 9.44822 50.0489 61.808 61.903
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1070 3.2e-05 4096 400 3900 416000 360.795 148.989 5082.83 4436.41 10029.3 10029.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 780 6.4e-05 1024 230 550 192000 35.329 13.3386 86.4158 412.96 548.235 548.383
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1020 0.001024 1024 225 2100 15200 0.687552 18.5713 42.5118 61.829 61.8798
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 790 0.000128 512 240 1200 89600 9.21978 3.39968 42.8978 103.515 159.218 159.361
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 730 3.2e-05 4096 260 3300 332800 517.854 163.726 3477.61 4814.13 8973.7 8973.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 490 0.001024 4096 120 10250 10400 2.72637 249.554 104.962 357.286 357.344
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 720 0.000128 2048 230 960 86016 32.8273 14.3698 340.21 419.443 807.02 807.157
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 990 3.2e-05 4096 190 10080 518912 372.432 189.871 25162.5 5631.93 31357.4 31358.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1650 6.4e-05 4096 180 2760 294272 46.1926 55.5912 3129.63 1677.44 4908.92 4909
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1890 0.000512 512 450 720 34176 1.26794 0.939744 14.1146 51.2035 67.6257 67.7273
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1070 3.2e-05 4096 400 3900 421888 359.516 148.87 7989.8 4442.22 12940.7 12941
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 60 780 6.4e-05 1024 230 540 190464 36.4331 13.4984 202.878 419.441 672.444 672.606
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1020 0.001024 1024 225 2100 15776 0.698272 29.1118 42.9439 72.7932 72.855
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 790 0.000128 512 240 1200 99328 8.83718 3.40992 71.4074 104.648 188.482 188.635
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 730 3.2e-05 4096 260 3300 344064 518.206 164.774 5555.27 4859.86 11098.5 11098.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 490 0.001024 4096 120 10260 10752 2.73875 391.854 104.921 499.561 499.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 720 0.000128 2048 230 960 84992 32.9087 14.4174 332.019 418.338 797.864 798.001
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 990 3.2e-05 4096 190 10080 518656 372.922 189.882 16369.1 5631.99 22564.6 22565.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1650 6.4e-05 4096 180 2760 294144 46.2479 55.608 2034.62 1677.1 3813.66 3813.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1890 0.000512 512 450 720 34048 1.27235 0.938464 9.28749 51.2336 62.8321 62.9309
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1070 3.2e-05 4096 400 3900 421888 359.978 148.904 5200.27 4442.95 10152.4 10152.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 780 6.4e-05 1024 230 540 188416 36.6041 13.5242 189.19 418.237 657.748 657.905
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1020 0.001024 1024 225 2100 15744 0.696704 19.293 43.4094 63.4428 63.5025
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 790 0.000128 512 240 1200 98304 8.89904 3.40806 46.5115 104.677 163.676 163.829
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 730 3.2e-05 4096 260 3300 344064 518.736 164.802 3620.04 4860.65 9164.63 9164.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 490 0.001024 4096 120 10260 10688 2.72998 255.684 104.763 363.222 363.281
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 720 0.000128 2048 230 960 84480 32.822 14.3564 337.3 416.519 801.162 801.301
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 990 3.2e-05 4096 190 10080 518400 371.616 189.676 13269.8 5626.16 19458 19458.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1650 6.4e-05 4096 180 2760 294144 46.1599 55.5908 1650.2 1676.03 3428.06 3428.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1890 0.000512 512 450 720 33792 1.27158 0.936032 7.7711 51.1388 61.2191 61.3135
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1070 3.2e-05 4096 400 3900 420864 359.005 148.696 4197.23 4433.72 9138.98 9139.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 780 6.4e-05 1024 230 540 187392 36.4412 13.453 185.468 416.417 651.962 652.112
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1020 0.001024 1024 225 2100 15648 0.694272 15.7616 42.2083 58.7076 58.7625
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 790 0.000128 512 240 1200 95232 8.88288 3.39306 37.6897 103.229 153.377 153.523
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 730 3.2e-05 4096 260 3300 340992 520.37 164.926 2907.53 4862.1 8455.32 8455.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 490 0.001024 4096 120 10260 10656 2.72378 206.952 104.659 314.379 314.436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 720 0.000128 2048 230 960 83968 33.0373 14.3667 330.931 417.982 796.483 796.614
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 990 3.2e-05 4096 190 10080 518144 372.931 190.184 11504.9 5640.28 17708.9 17709.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1650 6.4e-05 4096 180 2760 294144 46.2231 55.5857 1429.63 1675.87 3207.38 3207.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1890 0.000512 512 450 720 33792 1.27802 0.939424 6.70029 51.25 60.2676 60.3626
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1070 3.2e-05 4096 400 3900 421888 359.625 148.87 3657.05 4439.47 8605.33 8605.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 780 6.4e-05 1024 230 540 188416 36.6592 13.5199 219.893 417.746 688.004 688.157
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1020 0.001024 1024 225 2100 15616 0.695712 13.5781 43.7013 58.0168 58.0759
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 790 0.000128 512 240 1200 98304 8.90288 3.41158 33.3968 104.623 150.518 150.659
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 730 3.2e-05 4096 260 3300 339968 521.609 164.777 3403.09 4857.07 8946.91 8947.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 490 0.001024 4096 120 10260 10624 2.72218 178.075 104.66 285.501 285.561
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 720 0.000128 2048 230 960 86400 32.8106 14.4364 281.456 419.514 748.385 748.522
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 990 3.2e-05 4096 190 10080 519040 373.79 190.187 34388.8 5650.26 40603.7 40604.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1650 6.4e-05 4096 180 2760 294240 46.3853 55.6982 4272.16 1677.41 6051.74 6051.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1890 0.000512 512 450 720 34080 1.26781 0.937984 20.4556 51.1893 73.9558 74.0531
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1070 3.2e-05 4096 400 3900 421760 360.613 149.266 10890.4 4443.2 15843.8 15844.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 780 6.4e-05 1024 230 540 189440 36.5915 13.525 187.455 419.46 657.224 657.382
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1020 0.001024 1024 225 2100 15760 0.69632 41.0174 42.3727 84.15 84.2021
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 790 0.000128 512 240 1200 99840 8.88278 3.41965 97.3913 105.002 214.882 215.029
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 730 3.2e-05 4096 260 3300 344320 518.806 165.076 7599.56 4859 13142.8 13143.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 490 0.001024 4096 120 10260 10720 2.72454 534.107 104.801 641.68 641.739
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 720 0.000128 2048 230 960 85760 32.8333 14.391 469.2 419.569 936.16 936.307
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 990 3.2e-05 4096 190 10080 518400 373.676 190.204 21316 5637.19 27517.8 27518.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1650 6.4e-05 4096 180 2760 294080 46.2479 55.6863 2645.6 1677 4424.61 4424.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1890 0.000512 512 450 720 33920 1.26707 0.937504 12.4552 50.0595 64.8222 64.9196
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1070 3.2e-05 4096 400 3900 421120 359.951 149.205 6758.88 4446.65 11715 11715.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 780 6.4e-05 1024 230 540 189440 36.5493 13.7321 120.228 419.403 590.101 590.261
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1020 0.001024 1024 225 2100 15680 0.714624 25.1881 42.2569 68.2031 68.2554
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 790 0.000128 512 240 1200 99840 8.86682 3.41811 62.8455 105.019 180.332 180.484
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 730 3.2e-05 4096 260 3300 343040 519.84 165.056 4699.94 4865.74 10251 10251.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 490 0.001024 4096 120 10260 10640 2.7231 331.209 104.576 438.551 438.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 720 0.000128 2048 230 960 84480 32.9421 14.486 456.93 417.96 922.48 922.616
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 990 3.2e-05 4096 190 10080 517440 374.948 190.438 17435.2 5641.71 23642.9 23643.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1650 6.4e-05 4096 180 2760 294000 46.3647 55.7015 2174.81 1676.93 3953.88 3953.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1890 0.000512 512 450 720 34080 1.27462 0.940288 10.3822 51.245 63.9458 64.0382
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1070 3.2e-05 4096 400 3900 420480 360.834 149.233 5539.23 4443.72 10493.3 10493.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 780 6.4e-05 1024 230 540 188160 36.5772 13.9039 100.248 417.73 568.641 568.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1020 0.001024 1024 225 2100 15600 0.7104 20.4821 42.0566 63.2936 63.3446
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 790 0.000128 512 240 1200 96000 8.8607 3.39843 49.7063 103.329 165.477 165.623
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 730 3.2e-05 4096 260 3300 341760 518.978 164.635 3837.92 4845.63 9367.54 9367.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 490 0.001024 4096 120 10260 10560 2.71856 268.947 104.36 376.07 376.129
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 720 0.000128 2048 230 960 81920 32.6605 14.2889 426.241 412.913 886.273 886.405
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 990 3.2e-05 4096 190 10080 518400 372.471 189.984 14829.5 5639.33 21032 21032.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1650 6.4e-05 4096 180 2760 294080 46.1537 55.577 1841.84 1677.45 3621.1 3621.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1890 0.000512 512 450 720 33280 1.27082 0.92592 8.74835 49.8977 60.9437 61.0365
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1070 3.2e-05 4096 400 3900 419840 360.199 149.277 4690.21 4454.53 9654.54 9654.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 60 780 6.4e-05 1024 230 540 189440 36.5109 13.4984 243.095 419.64 712.927 713.074
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1020 0.001024 1024 225 2100 15520 0.692256 17.3486 42.206 60.2913 60.3484
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 790 0.000128 512 240 1200 97280 8.75482 3.3992 42.8769 103.353 158.574 158.718
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 730 3.2e-05 4096 260 3300 343040 519.265 164.638 3264.43 4866.64 8815.35 8815.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 490 0.001024 4096 120 10260 10560 2.71802 225.774 104.576 333.111 333.169
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 720 0.000128 2048 230 960 86016 32.6959 14.4076 256.221 418.8 722.283 722.416
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 990 3.2e-05 4096 190 10080 518784 373.02 190.008 31537.4 5631.66 37732.8 37733.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1650 6.4e-05 4096 180 2760 294144 46.2582 55.6462 3937.08 1677.43 5716.49 5716.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1890 0.000512 512 450 720 34176 1.26842 0.938336 19.1924 51.2619 72.7624 72.8577
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1070 3.2e-05 4096 400 3900 421632 359.706 148.946 10043.3 4440.95 14993.3 14993.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 780 6.4e-05 1024 230 540 188928 36.5687 13.5117 166.785 418.77 635.819 635.967
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1020 0.001024 1024 225 2100 15744 0.694272 37.4989 42.2113 80.4626 80.5147
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 790 0.000128 512 240 1200 98304 8.85286 3.40582 88.003 104.305 204.747 204.896
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 730 3.2e-05 4096 260 3300 342528 519.285 164.881 6969.92 4857.28 12511.8 12512.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 490 0.001024 4096 120 10260 10704 2.73203 491.309 104.747 598.833 598.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 720 0.000128 2048 230 960 84480 32.6906 14.3379 159.746 416.508 623.454 623.583
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 990 3.2e-05 4096 190 10080 518400 371.556 189.69 19764.4 5644.38 25970.7 25971.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1650 6.4e-05 4096 180 2760 294144 46.1363 55.5803 2453.49 1675.97 4231.26 4231.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1890 0.000512 512 450 720 33792 1.27754 0.936096 11.8319 51.1391 65.2848 65.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1070 3.2e-05 4096 400 3900 420864 359.025 148.711 6259.38 4433.3 11200.7 11201
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 780 6.4e-05 1024 230 540 187392 36.3361 13.443 104.693 416.311 570.978 571.133
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1020 0.001024 1024 225 2100 15648 0.693984 23.4926 41.9736 66.2215 66.2727
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 790 0.000128 512 240 1200 95232 8.8752 3.39766 57.0743 103.224 172.761 172.909
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 730 3.2e-05 4096 260 3300 340992 520.302 164.864 4333.06 4861.92 9880.54 9880.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 490 0.001024 4096 120 10260 10656 2.72486 306.911 104.658 414.339 414.399
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 720 0.000128 2048 230 960 82944 32.7226 14.3041 128.342 414.573 590.106 590.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 990 3.2e-05 4096 190 10080 518400 372.627 189.978 16291.4 5627.28 22481.9 22482.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1650 6.4e-05 4096 180 2760 293760 46.2157 55.6544 2022.01 1675.22 3799.18 3799.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1890 0.000512 512 450 720 33408 1.27712 0.933888 9.5105 49.9914 61.813 61.9086
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1070 3.2e-05 4096 400 3900 421632 359.615 149.074 5172.41 4437.98 10119.4 10119.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 780 6.4e-05 1024 230 540 184320 36.5055 13.3801 91.569 414.41 556.051 556.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1020 0.001024 1024 225 2100 15552 0.690176 19.1591 41.7505 61.6591 61.7083
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 790 0.000128 512 240 1200 92160 8.94947 3.38534 44.9713 102.225 159.715 159.863
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 730 3.2e-05 4096 260 3300 340992 519.355 164.755 3576.32 4845.87 9106.68 9107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 490 0.001024 4096 120 10260 10512 2.71341 250.5 104.142 357.4 357.457
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 720 0.000128 2048 230 960 82944 32.5729 14.3462 117.214 412.946 577.238 577.368
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 990 3.2e-05 4096 190 10080 517632 372.003 189.625 14667.4 5628.35 20858 20858.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1650 6.4e-05 4096 180 2760 293760 46.22 55.5909 1822.19 1676.72 3600.8 3600.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1890 0.000512 512 450 720 33024 1.27795 0.92672 8.32803 49.9179 60.5515 60.6454
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1070 3.2e-05 4096 400 3900 420864 359.309 148.769 4658.7 4437.56 9604.66 9604.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 780 6.4e-05 1024 230 540 184320 36.2033 13.3186 83.593 412.665 545.97 546.123
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1020 0.001024 1024 225 2100 15552 0.693728 17.2205 41.6422 59.6149 59.6623
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 790 0.000128 512 240 1200 92160 9.08186 3.39718 40.2207 103.36 156.244 156.389
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 730 3.2e-05 4096 260 3300 337920 520.607 164.429 3195.86 4849.79 8731.06 8731.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 490 0.001024 4096 120 10260 10560 2.72474 226.213 104.735 333.718 333.774
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 720 0.000128 2048 230 960 80640 32.9677 14.3793 386.628 413.125 847.267 847.401
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 990 3.2e-05 4096 190 10080 516480 374.977 191.012 12716.6 5683.86 18967.2 18967.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1650 6.4e-05 4096 180 2760 293760 46.2437 55.6483 1585.32 1676.16 3363.44 3363.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1890 0.000512 512 450 720 33600 1.26454 0.929792 7.68387 49.9488 59.9295 60.0209
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1070 3.2e-05 4096 400 3900 418560 360.023 148.859 4024.58 4434.71 8968.49 8968.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 780 6.4e-05 1024 230 540 184320 36.2709 13.6438 73.1763 412.916 536.193 536.345
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1020 0.001024 1024 225 2100 15360 0.706496 14.4507 41.4538 56.6541 56.7051
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 790 0.000128 512 240 1200 92160 9.07584 3.39792 35.1195 103.409 151.185 151.333
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 730 3.2e-05 4096 260 3300 337920 521.601 164.886 2773.8 4867.62 8328.28 8328.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 490 0.001024 4096 120 10260 10320 2.6977 188.021 103.715 294.478 294.538
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 720 0.000128 2048 230 960 86016 32.7743 14.3759 246.573 418.768 712.659 712.793
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 990 3.2e-05 4096 190 10080 518336 374.016 190.084 30130.2 5633.88 36328.9 36329.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1650 6.4e-05 4096 180 2760 294112 46.3901 55.7117 3754.38 1676.95 5533.51 5533.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1890 0.000512 512 450 720 34272 1.2745 0.942336 17.7187 51.2606 71.301 71.3994
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1070 3.2e-05 4096 400 3900 421120 361.017 149.396 9586.89 4444.57 14542.2 14542.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 780 6.4e-05 1024 230 540 189952 36.4865 13.5243 158.966 418.808 627.98 628.138
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1020 0.001024 1024 225 2100 15736 0.694272 35.6305 42.2135 78.5987 78.6518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 790 0.000128 512 240 1200 98560 8.93507 3.41875 86.6829 104.817 204.046 204.203
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 730 3.2e-05 4096 260 3300 342272 520.76 165.043 6647.62 4858.15 12192 12192.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 490 0.001024 4096 120 10260 10696 2.72794 471.724 104.737 579.232 579.295
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 720 0.000128 2048 230 960 86016 32.7062 14.3892 158.015 418.624 623.903 624.037
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 990 3.2e-05 4096 190 10080 517888 373.263 190.334 19094.5 5641.68 25300.5 25301.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1650 6.4e-05 4096 180 2760 293888 46.254 55.6626 2375.11 1675.43 4152.53 4152.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1890 0.000512 512 450 720 33600 1.26333 0.93008 11.3411 49.9287 63.5658 63.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1070 3.2e-05 4096 400 3900 419328 360.275 149.221 6041.36 4441.87 10993 10993.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 780 6.4e-05 1024 230 540 189952 36.3936 13.538 101.589 418.529 570.237 570.386
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1020 0.001024 1024 225 2100 15680 0.694624 22.7862 43.2456 66.7842 66.8338
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 790 0.000128 512 240 1200 96768 8.84006 3.40246 54.8096 103.575 170.812 170.958
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 730 3.2e-05 4096 260 3300 340480 521.496 165.175 4182.31 4864.88 9734.24 9734.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 490 0.001024 4096 120 10260 10640 2.72986 296.395 104.723 403.891 403.949
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 720 0.000128 2048 230 960 86016 32.7753 14.381 134.415 419.124 600.859 600.992
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 990 3.2e-05 4096 190 10080 517440 373.441 190.216 16074.1 5654.45 22292.9 22293.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1650 6.4e-05 4096 180 2760 293664 46.37 55.6902 1997.73 1676.66 3776.52 3776.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1890 0.000512 512 450 720 33600 1.26016 0.92624 9.67469 49.841 61.8063 61.9028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1070 3.2e-05 4096 400 3900 419328 361.501 149.415 5086.88 4446.23 10044.4 10044.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 780 6.4e-05 1024 230 540 188160 36.7155 13.5316 86.5163 418.927 555.881 556.041
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1020 0.001024 1024 225 2100 15624 0.695584 18.9572 43.3095 63.0232 63.0743
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 790 0.000128 512 240 1200 96768 9.04035 3.41606 46.3919 104.909 163.942 164.092
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 730 3.2e-05 4096 260 3300 338688 523.136 165.358 3508.25 4879.18 9076.3 9076.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 490 0.001024 4096 120 10260 10584 2.7223 245.485 104.751 353.002 353.057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 720 0.000128 2048 230 960 82432 32.7197 14.447 112.705 414.457 574.493 574.624
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 990 3.2e-05 4096 190 10080 516096 374.388 191.103 14063 5682.77 20311.9 20312.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1650 6.4e-05 4096 180 2760 293888 46.1271 55.579 1756.58 1677.43 3535.79 3535.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1890 0.000512 512 450 720 33152 1.2759 0.932576 8.32986 50.0233 60.6647 60.7582
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1070 3.2e-05 4096 400 3900 419328 359.484 149.052 4462.07 4446.74 9417.67 9417.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 780 6.4e-05 1024 230 540 186368 36.1366 13.3963 75.3311 414.181 539.227 539.376
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1020 0.001024 1024 225 2100 15456 0.690816 16.2903 42.7312 59.7735 59.8238
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 790 0.000128 512 240 1200 93184 8.7193 3.36819 39.4235 101.338 153.028 153.178
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 730 3.2e-05 4096 260 3300 336896 523.584 165.272 3061.2 4889.39 8639.82 8640.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 490 0.001024 4096 120 10260 10528 2.72384 211.387 104.747 318.899 318.958
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 720 0.000128 2048 230 960 80640 32.7122 14.2538 98.2534 409.765 555.145 555.278
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 990 3.2e-05 4096 190 10080 515200 376.524 191.536 12396 5659.26 18624 18624.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1650 6.4e-05 4096 180 2760 293440 46.3596 55.7118 1549.4 1675.76 3327.3 3327.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1890 0.000512 512 450 720 32480 1.27386 0.921152 7.39747 49.7663 59.4574 59.5505
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1070 3.2e-05 4096 400 3900 416640 363 149.669 3921.12 4451.74 8885.85 8886.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 780 6.4e-05 1024 230 540 179200 36.5421 13.2839 71.2864 409.399 530.704 530.846
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1020 0.001024 1024 225 2100 15400 0.69184 14.5377 41.2486 56.535 56.579
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 790 0.000128 512 240 1200 89600 9.12765 3.3865 34.0717 102.561 149.329 149.475
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 730 3.2e-05 4096 260 3300 331520 524.501 165.095 2669.93 4860.81 8220.72 8221.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 490 0.001024 4096 120 10260 10360 2.70931 186.278 104.133 293.164 293.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 720 0.000128 2048 230 960 84992 32.7408 14.4482 230.929 417.853 696.138 696.267
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 990 3.2e-05 4096 190 10080 518656 372.893 189.935 27641.8 5627.42 33832.7 33833.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1650 6.4e-05 4096 180 2760 294144 46.2152 55.5906 3574.04 1675.68 5351.61 5351.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1890 0.000512 512 450 720 34048 1.26976 0.938784 16.9118 51.2085 70.4319 70.5251
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1070 3.2e-05 4096 400 3900 421888 359.922 148.89 9073.78 4439.29 14022.2 14022.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 780 6.4e-05 1024 230 540 188416 36.502 13.483 151.177 417.885 619.23 619.379
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1020 0.001024 1024 225 2100 15744 0.697184 33.2988 40.0776 74.1324 74.1833
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 790 0.000128 512 240 1200 98304 8.88515 3.40752 81.2766 104.586 198.337 198.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 730 3.2e-05 4096 260 3300 344064 518.664 164.755 6341.88 4856.63 11882.3 11882.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 490 0.001024 4096 120 10260 10688 2.7287 427.019 104.671 534.463 534.521
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 720 0.000128 2048 230 960 83968 32.8892 14.6207 156.43 418.027 622.13 622.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 990 3.2e-05 4096 190 10080 518144 372.924 190.181 18446.9 5658.59 24669.3 24669.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1650 6.4e-05 4096 180 2760 294144 46.2379 55.5826 2446.46 1676.06 4224.41 4224.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1890 0.000512 512 450 720 33792 1.27226 0.939808 11.2059 51.2527 64.7719 64.8661
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1070 3.2e-05 4096 400 3900 421888 359.79 148.891 6186.96 4439.91 11135.9 11136.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 780 6.4e-05 1024 230 540 188416 36.4943 13.4844 103.056 417.976 571.195 571.337
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1020 0.001024 1024 225 2100 15616 0.693696 21.9162 43.1537 65.8239 65.8754
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 790 0.000128 512 240 1200 98304 8.9023 3.40912 53.9863 104.632 171.111 171.256
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 730 3.2e-05 4096 260 3300 339968 520.693 164.761 4267.93 4857.36 9811.12 9811.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 490 0.001024 4096 120 10260 10624 2.72803 284.176 104.777 391.725 391.783
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 720 0.000128 2048 230 960 82944 32.5603 14.4936 130.656 412.71 590.592 590.731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 990 3.2e-05 4096 190 10080 517632 372.041 189.647 15234.7 5626.81 21423.9 21424.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1650 6.4e-05 4096 180 2760 293760 46.1981 55.589 2015.61 1675.74 3793.22 3793.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1890 0.000512 512 450 720 33024 1.2736 0.928928 9.17478 49.8984 61.3764 61.4747
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1070 3.2e-05 4096 400 3900 420864 359.314 148.777 5105.32 4435.09 10048.8 10049.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 780 6.4e-05 1024 230 540 184320 36.219 13.3755 84.9398 412.455 547.18 547.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1020 0.001024 1024 225 2100 15552 0.693856 18.1757 41.6467 60.5748 60.6248
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 790 0.000128 512 240 1200 92160 9.07229 3.39763 42.4803 103.304 158.439 158.584
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 730 3.2e-05 4096 260 3300 337920 520.581 164.415 3517.18 4847.04 9049.61 9049.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 490 0.001024 4096 120 10260 10560 2.71974 229.391 104.679 336.837 336.896
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 720 0.000128 2048 230 960 81920 33.2311 14.3596 120.533 418.671 586.96 587.098
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 990 3.2e-05 4096 190 10080 518144 372.982 190.314 13615.3 5652.73 19832 19832.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1650 6.4e-05 4096 180 2760 293376 46.2111 55.5915 1861.02 1675.23 3638.13 3638.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1890 0.000512 512 450 720 32768 1.25974 0.915872 8.37206 49.6197 60.2708 60.3663
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1070 3.2e-05 4096 400 3900 417792 360.115 148.941 4657.3 4444.45 9611.14 9611.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 780 6.4e-05 1024 230 540 188416 36.5641 13.5107 80.0557 418.347 548.665 548.815
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1020 0.001024 1024 225 2100 15360 0.690752 16.0253 41.9989 58.773 58.8224
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 790 0.000128 512 240 1200 98304 8.9248 3.41194 40.46 104.794 157.772 157.917
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 730 3.2e-05 4096 260 3300 335872 523.432 165.089 3223.53 4884.56 8797 8797.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 490 0.001024 4096 120 10260 10496 2.72266 204.694 104.749 312.211 312.269
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 720 0.000128 2048 230 960 81920 32.7127 14.2746 110.266 413.306 570.725 570.859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 990 3.2e-05 4096 190 10080 517120 376.188 191.687 12512.3 5675.26 18756.1 18756.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1650 6.4e-05 4096 180 2760 293120 46.2693 55.5977 1701.19 1682.08 3485.22 3485.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1890 0.000512 512 450 720 33280 1.27552 0.931424 7.9423 50.005 60.2549 60.3506
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1070 3.2e-05 4096 400 3900 419840 361.853 149.334 4276.52 4455.68 9243.72 9244
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 780 6.4e-05 1024 230 540 184320 36.2361 13.3741 72.4164 412.825 535.038 535.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1020 0.001024 1024 225 2100 15360 0.691712 14.7159 42.6158 58.0809 58.1294
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 790 0.000128 512 240 1200 92160 9.08198 3.39965 34.8363 103.453 150.953 151.103
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 730 3.2e-05 4096 260 3300 337920 737.309 218.265 2969.31 6436.23 10361.7 10362.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 490 0.001024 4096 120 10260 10240 2.69926 179.246 103.707 285.697 285.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 720 0.000128 2048 230 960 89088 32.3009 14.3763 331.518 419.051 797.414 797.543
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 990 3.2e-05 4096 190 10112 519680 369.959 189.345 24779.8 5610.35 30950.1 30950.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1650 6.4e-05 4096 180 2816 294272 46.2035 55.5958 3114.52 1676.01 4892.4 4892.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1890 0.000512 512 450 768 33792 1.27085 0.938368 14.8103 51.1714 68.2904 68.383
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1070 3.2e-05 4096 400 3904 424448 357.488 148.505 7941.03 4424.33 12871.7 12872
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 64 780 6.4e-05 1024 230 576 182272 37.3958 13.5324 203.015 419.044 673.175 673.327
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1020 0.001024 1024 225 2112 15776 0.700416 29.1638 43.8905 73.7965 73.8533
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 790 0.000128 512 240 1152 100352 8.77107 3.41187 69.9381 104.55 186.854 186.997
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 730 3.2e-05 4096 260 3328 344064 518.183 164.713 5517.9 4855.4 11056.6 11056.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 490 0.001024 4096 120 10240 10752 2.73706 385.251 104.735 492.765 492.822
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 720 0.000128 2048 230 960 88064 32.4082 14.4148 322.983 417.706 787.677 787.816
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 990 3.2e-05 4096 190 10112 519168 370.634 189.384 15886.3 5614.35 22061.4 22062
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1650 6.4e-05 4096 180 2816 294144 46.2529 55.5984 1993.9 1675.12 3770.95 3771.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1890 0.000512 512 450 768 33792 1.27162 0.937984 9.67024 51.1919 63.1728 63.2681
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1070 3.2e-05 4096 400 3904 423936 358.314 148.584 5078.2 4426.61 10012 10012.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 780 6.4e-05 1024 230 576 180224 37.5346 13.4887 188.342 417.706 657.255 657.405
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1020 0.001024 1024 225 2112 15744 0.694272 18.8157 43.5594 63.1121 63.1716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 790 0.000128 512 240 1152 100352 8.7808 3.40701 45.0928 104.552 162.014 162.162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 730 3.2e-05 4096 260 3328 344064 518.628 164.784 3538.11 4854.91 9076.81 9077.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 490 0.001024 4096 120 10240 10688 2.71789 245.694 104.571 353.026 353.081
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 720 0.000128 2048 230 960 87552 32.2795 14.3529 329.025 416.819 792.646 792.787
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 990 3.2e-05 4096 190 10112 519168 369.462 189.336 13114.8 5614.76 19289 19289.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1650 6.4e-05 4096 180 2816 294144 46.1373 55.6003 1645.32 1677.25 3424.39 3424.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1890 0.000512 512 450 768 33408 1.27994 0.936 7.95526 51.1469 61.4201 61.5134
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1070 3.2e-05 4096 400 3904 422400 357.797 148.562 4176.6 4428.54 9111.83 9112.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 780 6.4e-05 1024 230 576 178176 37.4885 13.5251 183.112 416.713 651.03 651.176
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1020 0.001024 1024 225 2112 15648 0.696128 15.7106 42.1868 58.6353 58.6911
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 790 0.000128 512 240 1152 98304 8.69069 3.39184 37.2651 103.298 152.83 152.975
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 730 3.2e-05 4096 260 3328 340992 520.418 164.891 2895.5 4865.45 8446.63 8446.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 490 0.001024 4096 120 10240 10656 2.71789 203.444 104.642 310.845 310.901
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 720 0.000128 2048 230 960 88064 32.4387 14.35 330.945 418.374 796.271 796.404
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 990 3.2e-05 4096 190 10112 519168 370.938 189.479 11351.1 5641.21 17553.4 17554
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1650 6.4e-05 4096 180 2816 294144 46.1999 55.6065 1425.22 1677.45 3204.56 3204.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1890 0.000512 512 450 768 33792 1.27859 0.939776 7.00995 51.2593 60.5895 60.6843
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1070 3.2e-05 4096 400 3904 423936 358.261 148.597 3637.34 4432.61 8577.13 8577.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 780 6.4e-05 1024 230 576 180224 37.57 13.9162 218.213 418.313 688.203 688.355
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1020 0.001024 1024 225 2112 15616 0.696096 13.5428 42.9236 57.2067 57.2641
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 790 0.000128 512 240 1152 98304 8.90733 3.41197 32.0043 104.72 149.227 149.375
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 730 3.2e-05 4096 260 3328 339968 520.91 164.808 2614.78 4861.89 8162.76 8163.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 490 0.001024 4096 120 10240 10624 2.72739 175.309 104.669 282.748 282.808
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 720 0.000128 2048 230 960 88960 32.336 14.3887 273.312 419.463 739.669 739.797
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 990 3.2e-05 4096 190 10112 519680 371.833 189.63 33157.9 5643.2 39363.2 39363.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1650 6.4e-05 4096 180 2816 294240 46.4221 55.6995 4166.37 1677.22 5945.78 5945.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1890 0.000512 512 450 768 33760 1.26941 0.939936 20.8985 51.1779 74.3884 74.4852
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1070 3.2e-05 4096 400 3904 424320 358.971 148.912 10632 4429.35 15569.6 15569.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 780 6.4e-05 1024 230 576 181760 37.4991 13.5261 183.171 419.476 653.86 654.009
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1020 0.001024 1024 225 2112 15760 0.694272 39.5244 42.3297 82.6073 82.6593
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 790 0.000128 512 240 1152 101120 8.80134 3.41456 92.4406 104.99 209.833 209.979
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 730 3.2e-05 4096 260 3328 344320 519.022 165.057 7400.82 4858.61 12943.9 12944.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 490 0.001024 4096 120 10240 10760 2.744 518.779 104.915 626.482 626.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 720 0.000128 2048 230 960 88320 32.3583 14.3689 189.242 419.283 655.417 655.555
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 990 3.2e-05 4096 190 10112 519040 371.419 189.786 20105.1 5637.86 26304.9 26305.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1650 6.4e-05 4096 180 2816 294080 46.2254 55.6728 2520.78 1675.96 4298.72 4298.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1890 0.000512 512 450 768 33600 1.27469 0.935936 12.8261 50.0206 65.1593 65.2536
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1070 3.2e-05 4096 400 3904 423680 358.408 148.814 6424.59 4429.73 11361.9 11362.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 780 6.4e-05 1024 230 576 181760 37.4185 13.517 117.033 419.111 587.27 587.417
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1020 0.001024 1024 225 2112 15680 0.71312 24.2279 43.312 68.2984 68.3479
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 790 0.000128 512 240 1152 99840 8.86781 3.41677 58.9659 104.944 176.383 176.532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 730 3.2e-05 4096 260 3328 343040 519.845 165.027 4465.94 4862.31 10013.5 10013.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 490 0.001024 4096 120 10240 10720 2.73117 313.455 104.842 421.072 421.131
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 720 0.000128 2048 230 960 88320 32.3295 14.4445 446.825 417.515 911.282 911.423
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 990 3.2e-05 4096 190 10112 518400 372.464 189.672 16671.8 5655.99 22890.6 22891.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1650 6.4e-05 4096 180 2816 294000 46.379 55.7056 2093.27 1675.09 3870.53 3870.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1890 0.000512 512 450 768 33600 1.27965 0.94208 10.4141 51.2012 63.9343 64.0306
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1070 3.2e-05 4096 400 3904 422400 359.982 148.98 5321.37 4428.83 10259.5 10259.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 780 6.4e-05 1024 230 576 180480 37.4681 13.5946 97.8449 417.296 566.394 566.542
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1020 0.001024 1024 225 2112 15600 0.71328 19.9229 42.0744 62.7547 62.8063
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 790 0.000128 512 240 1152 96000 8.86806 3.39766 46.2675 103.22 161.939 162.087
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 730 3.2e-05 4096 260 3328 341760 518.925 164.639 3697.54 4840.52 9222.03 9222.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 490 0.001024 4096 120 10240 10680 2.74208 259.451 104.806 367.042 367.101
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 720 0.000128 2048 230 960 84480 32.2754 14.394 412.114 412.635 871.589 871.723
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 990 3.2e-05 4096 190 10112 518400 372.442 189.997 14306.6 5654.73 20524.4 20525
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1650 6.4e-05 4096 180 2816 294080 46.1393 55.5989 1797.58 1676.29 3575.68 3575.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1890 0.000512 512 450 768 33280 1.26666 0.927552 9.04902 49.8607 61.2024 61.2987
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1070 3.2e-05 4096 400 3904 422400 359.151 148.79 4567.33 4437.61 9513.2 9513.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 64 780 6.4e-05 1024 230 576 179200 37.7215 13.4961 235.155 419.325 705.893 706.048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1020 0.001024 1024 225 2112 15520 0.6904 17.1527 42.213 60.1019 60.1663
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 790 0.000128 512 240 1152 97280 8.75437 3.39354 40.7052 103.285 156.316 156.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 730 3.2e-05 4096 260 3328 343040 519.134 164.645 3181.07 4863.43 8728.67 8728.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 490 0.001024 4096 120 10240 10560 2.71926 219.431 104.414 326.609 326.663
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 720 0.000128 2048 230 960 86400 32.1875 14.317 454.113 412.725 913.513 913.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 990 3.2e-05 4096 190 10112 518400 372.569 190.03 13134.8 5620.15 19318.3 19318.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1650 6.4e-05 4096 180 2816 293600 46.3567 55.6954 1645.3 1674.76 3422.2 3422.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1890 0.000512 512 450 768 32800 1.27267 0.929792 7.94294 49.8867 60.1335 60.2264
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1070 3.2e-05 4096 400 3904 422400 359.911 149.03 4192.86 4431.18 9133.31 9133.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 780 6.4e-05 1024 230 576 172800 37.7318 13.3468 243.239 412.569 707.073 707.221
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1020 0.001024 1024 225 2112 15600 0.696096 15.5099 41.8078 58.0556 58.1178
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 790 0.000128 512 240 1152 96000 8.87264 3.40541 36.7851 103.308 152.551 152.696
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 730 3.2e-05 4096 260 3328 339200 520.199 164.622 2891.19 4843.26 8419.65 8419.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 490 0.001024 4096 120 10240 10600 2.73491 201.015 104.842 308.638 308.693
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 720 0.000128 2048 230 960 88320 32.3235 14.398 248.711 418.454 714.054 714.197
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 990 3.2e-05 4096 190 10112 519552 370.306 189.484 30528.5 5629.02 36718.1 36718.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1650 6.4e-05 4096 180 2816 294240 46.2602 55.642 3840.53 1675.81 5618.32 5618.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1890 0.000512 512 450 768 33792 1.2761 0.937984 19.3705 51.221 72.9088 73.003
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1070 3.2e-05 4096 400 3904 423936 358.023 148.71 9785.9 4424.87 14717.8 14718.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 780 6.4e-05 1024 230 576 181248 37.4408 13.5087 165.181 422.584 638.906 639.064
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1020 0.001024 1024 225 2112 15744 0.697248 36.6046 42.2218 79.5851 79.6347
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 790 0.000128 512 240 1152 99840 8.7601 3.41072 84.3955 104.225 200.973 201.122
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 730 3.2e-05 4096 260 3328 342528 519.34 164.907 6784.74 4853.28 12322.6 12322.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 490 0.001024 4096 120 10240 10752 2.74227 476.544 104.831 584.159 584.217
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 720 0.000128 2048 230 960 87552 32.1348 14.3291 155.968 416.431 619.03 619.164
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 990 3.2e-05 4096 190 10112 519168 369.53 189.344 19128 5641.05 25328.6 25329.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1650 6.4e-05 4096 180 2816 294144 46.1748 55.5742 2408.93 1675.71 4186.46 4186.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1890 0.000512 512 450 768 33408 1.27421 0.936 12.0506 51.1176 65.4806 65.5734
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1070 3.2e-05 4096 400 3904 422400 357.863 148.52 6121.06 4424.74 11052.5 11052.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 780 6.4e-05 1024 230 576 178176 37.3952 13.4369 102.182 416.34 569.537 569.682
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1020 0.001024 1024 225 2112 15648 0.693696 22.915 43.0516 66.7223 66.7752
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 790 0.000128 512 240 1152 98304 8.68877 3.3945 55.54 103.207 171.019 171.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 730 3.2e-05 4096 260 3328 340992 520.583 164.911 4236.72 4860.95 9783.56 9783.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 490 0.001024 4096 120 10240 10656 2.7257 297.372 104.55 404.693 404.749
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 720 0.000128 2048 230 960 85248 32.3724 14.3266 125.069 414.93 586.862 586.994
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 990 3.2e-05 4096 190 10112 518400 372.619 189.948 15724 5651.24 21938.5 21939.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1650 6.4e-05 4096 180 2816 294048 46.2016 55.646 1976.18 1676.66 3754.77 3754.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1890 0.000512 512 450 768 33408 1.27693 0.933888 9.73562 50.0008 62.0487 62.143
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1070 3.2e-05 4096 400 3904 423936 358.132 148.7 5038.77 4429.75 9975.68 9975.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 780 6.4e-05 1024 230 576 175104 37.5417 13.3758 82.1934 414.78 548.076 548.228
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1020 0.001024 1024 225 2112 15552 0.694272 18.6697 41.7808 61.2032 61.2537
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 790 0.000128 512 240 1152 96768 8.67786 3.38461 44.1527 102.312 158.707 158.852
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 730 3.2e-05 4096 260 3328 340992 519.322 164.755 3481.24 4849.88 9015.6 9015.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 490 0.001024 4096 120 10240 10656 2.72998 244.218 104.909 351.902 351.961
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 720 0.000128 2048 230 960 86016 32.0509 14.3028 112.128 412.558 571.206 571.341
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 990 3.2e-05 4096 190 10112 517632 371.907 190.003 13875.9 5624.03 20062.6 20063.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1650 6.4e-05 4096 180 2816 293760 46.1891 55.6012 1742.01 1675.09 3518.96 3519.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1890 0.000512 512 450 768 33024 1.26832 0.93184 8.47459 49.8726 60.6489 60.7438
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1070 3.2e-05 4096 400 3904 420864 359.33 148.781 4420.3 4433.29 9362.03 9362.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 780 6.4e-05 1024 230 576 172032 37.6244 13.3214 78.664 412.241 542.04 542.183
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1020 0.001024 1024 225 2112 15552 0.692512 16.5683 42.702 60.0213 60.074
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 790 0.000128 512 240 1152 98304 8.71325 3.39382 39.643 103.263 155.202 155.345
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 730 3.2e-05 4096 260 3328 337920 520.636 164.43 3046.74 4845.4 8577.59 8577.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 490 0.001024 4096 120 10240 10560 2.71949 214.061 104.542 321.367 321.424
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 720 0.000128 2048 230 960 84480 32.402 14.2908 380.378 413.176 840.418 840.559
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 990 3.2e-05 4096 190 10112 518400 371.467 189.911 12318.2 5659.35 18539.6 18540.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1650 6.4e-05 4096 180 2816 293760 46.2179 55.6584 1545.38 1676.33 3323.67 3323.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1890 0.000512 512 450 768 32640 1.27037 0.930304 7.40326 49.9429 59.6499 59.7464
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1070 3.2e-05 4096 400 3904 418560 360.084 148.882 3895.81 4435.2 8840.3 8840.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 780 6.4e-05 1024 230 576 176640 37.1949 13.3407 71.9749 412.959 535.652 535.802
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1020 0.001024 1024 225 2112 15360 0.7072 14.3961 42.5395 57.686 57.7367
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 790 0.000128 512 240 1152 92160 9.0896 3.4025 32.9629 103.42 149.056 149.203
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 730 3.2e-05 4096 260 3328 337920 521.69 164.902 2696.13 4868.04 8251.13 8251.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 490 0.001024 4096 120 10240 10560 2.73558 184.829 104.922 292.53 292.592
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 720 0.000128 2048 230 960 88704 32.3387 14.3837 236.001 418.541 701.435 701.567
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 990 3.2e-05 4096 190 10112 519232 371.823 189.576 28648 5630.37 34840.4 34841
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1650 6.4e-05 4096 180 2816 294224 46.3974 55.7092 3593.61 1676 5371.81 5371.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1890 0.000512 512 450 768 33824 1.27562 0.94208 18.0238 51.2273 71.5714 71.6657
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1070 3.2e-05 4096 400 3904 423808 359.288 148.951 9161.21 4427.57 14097.3 14097.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 780 6.4e-05 1024 230 576 180992 37.5635 13.5234 153.469 418.491 623.231 623.376
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1020 0.001024 1024 225 2112 15736 0.694432 34.1001 42.226 77.0816 77.1323
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 790 0.000128 512 240 1152 100352 8.81821 3.41517 82.0502 104.759 199.226 199.371
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 730 3.2e-05 4096 260 3328 342272 520.791 165.074 6347.67 4855.3 11889.2 11889.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 490 0.001024 4096 120 10240 10752 2.73638 446.809 104.885 554.476 554.531
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 720 0.000128 2048 230 960 87808 32.4079 14.379 150.436 418.931 616.315 616.452
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 990 3.2e-05 4096 190 10112 518784 371.614 189.811 18304.2 5645.49 24511.8 24512.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1650 6.4e-05 4096 180 2816 294112 46.2305 55.6585 2301.14 1676.63 4079.74 4079.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1890 0.000512 512 450 768 33152 1.27395 0.929344 11.4305 49.9316 63.6636 63.7587
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1070 3.2e-05 4096 400 3904 422912 358.209 148.637 5854.92 4438.66 10800.8 10801
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 780 6.4e-05 1024 230 576 179200 37.7226 13.5105 97.6414 432.159 581.221 581.368
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1020 0.001024 1024 225 2112 15680 0.694272 21.6138 42.2376 64.6018 64.6496
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 790 0.000128 512 240 1152 96768 8.84218 3.40317 51.3594 103.653 167.437 167.582
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 730 3.2e-05 4096 260 3328 340480 521.513 165.137 4041.66 4898.72 9627.42 9627.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 490 0.001024 4096 120 10240 10640 2.72592 283.103 104.643 390.517 390.576
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 720 0.000128 2048 230 960 88704 32.3462 14.4077 128.937 419.173 595.031 595.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 990 3.2e-05 4096 190 10112 517440 373.478 190.205 15419.4 5633.37 21617.1 21617.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1650 6.4e-05 4096 180 2816 294000 46.3862 55.7076 1943.2 1676.74 3722.11 3722.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1890 0.000512 512 450 768 32928 1.27206 0.927808 9.54698 49.8243 61.672 61.7656
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1070 3.2e-05 4096 400 3904 422016 359.822 148.959 4930.65 4432.32 9872.08 9872.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 780 6.4e-05 1024 230 576 177408 37.9312 13.5291 82.3069 418.972 552.926 553.076
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1020 0.001024 1024 225 2112 15624 0.697856 18.5585 42.3034 61.6177 61.6661
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 790 0.000128 512 240 1152 96768 9.04218 3.41997 43.3082 104.922 160.879 161.026
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 730 3.2e-05 4096 260 3328 338688 523.129 165.374 3394.38 4879.96 8963.22 8963.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 490 0.001024 4096 120 10240 10584 2.72077 236.532 104.67 343.965 344.023
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 720 0.000128 2048 230 960 86016 32.176 14.3059 111.122 414.462 572.227 572.355
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 990 3.2e-05 4096 190 10112 517888 370.928 189.549 13519 5643.74 19723.9 19724.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1650 6.4e-05 4096 180 2816 293888 46.1313 55.5812 1701.24 1677.5 3480.53 3480.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1890 0.000512 512 450 768 33152 1.2753 0.933888 8.53456 50.0054 60.8505 60.9445
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1070 3.2e-05 4096 400 3904 422912 357.5 148.498 4327.45 4427.55 9261.32 9261.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 780 6.4e-05 1024 230 576 172032 37.7917 13.3513 70.7829 414.16 536.27 536.417
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1020 0.001024 1024 225 2112 15456 0.692224 15.7901 41.7592 58.3007 58.3516
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 790 0.000128 512 240 1152 93184 8.71427 3.36691 36.9495 101.338 150.552 150.698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 730 3.2e-05 4096 260 3328 336896 523.611 165.268 2962.7 4889.29 8541.25 8541.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 490 0.001024 4096 120 10240 10528 2.71907 202.306 104.658 309.726 309.783
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 720 0.000128 2048 230 960 85120 32.0714 14.2394 98.7735 409.806 555.057 555.201
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 990 3.2e-05 4096 190 10112 517440 371.741 189.652 11984.8 5621 18167.9 18168.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1650 6.4e-05 4096 180 2816 293440 46.3649 55.7001 1510.75 1676.08 3288.97 3289.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1890 0.000512 512 450 768 32480 1.27322 0.92512 7.55459 49.7464 59.5982 59.693
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1070 3.2e-05 4096 400 3904 421120 359.788 148.867 3830.11 4428.39 8767.49 8767.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 780 6.4e-05 1024 230 576 170240 37.5678 13.2854 69.3387 409.648 530.028 530.182
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1020 0.001024 1024 225 2112 15400 0.70896 13.8247 41.2815 55.8583 55.9084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 790 0.000128 512 240 1152 89600 9.12848 3.38506 31.7438 102.576 147.015 147.162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 730 3.2e-05 4096 260 3328 331520 524.455 165.11 2598.92 4861.27 8150.14 8150.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 490 0.001024 4096 120 10240 10360 2.71155 177.543 104.055 284.352 284.408
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 720 0.000128 2048 230 960 88064 32.2455 14.3527 231.331 418.201 696.293 696.424
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 990 3.2e-05 4096 190 10112 519168 370.593 189.423 27506.7 5678.93 33746.4 33747
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1650 6.4e-05 4096 180 2816 294144 46.2311 55.6013 3579.5 1677.13 5358.54 5358.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1890 0.000512 512 450 768 33792 1.27018 0.937664 17.8013 51.2141 71.3282 71.4199
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1070 3.2e-05 4096 400 3904 423936 358.251 148.601 9075.54 4445.69 14028.4 14028.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 780 6.4e-05 1024 230 576 180224 37.4003 13.4851 152.893 429.503 633.462 633.614
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1020 0.001024 1024 225 2112 15744 0.69632 33.0904 43.2788 77.1247 77.1767
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 790 0.000128 512 240 1152 100352 8.77706 3.40992 80.3324 104.678 197.378 197.519
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 730 3.2e-05 4096 260 3328 344064 518.422 164.788 6324.42 4871.54 11879.6 11879.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 490 0.001024 4096 120 10240 10688 2.72192 421.897 104.744 529.405 529.465
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 720 0.000128 2048 230 960 88064 32.2881 14.4713 158.235 417.968 623.129 623.265
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 990 3.2e-05 4096 190 10112 519168 370.865 189.514 17980.4 5617.25 24158.7 24159.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1650 6.4e-05 4096 180 2816 294144 46.2296 55.5841 2414.96 1675.85 4192.7 4192.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1890 0.000512 512 450 768 33792 1.27501 0.940448 11.6357 51.2362 65.1901 65.2847
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1070 3.2e-05 4096 400 3904 423936 358.289 148.613 6087.56 4428.65 11023.4 11023.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 780 6.4e-05 1024 230 576 180224 37.4355 13.484 103.265 417.865 572.237 572.388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1020 0.001024 1024 225 2112 15616 0.692384 21.6699 43.1679 65.588 65.6348
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 790 0.000128 512 240 1152 98304 8.90272 3.41021 51.4986 104.621 168.614 168.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 730 3.2e-05 4096 260 3328 339968 520.703 164.804 4209.94 4856.88 9752.72 9753.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 490 0.001024 4096 120 10240 10624 2.73203 276.366 104.635 383.777 383.836
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 720 0.000128 2048 230 960 86016 32.0794 14.3097 127.811 412.664 587.036 587.172
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 990 3.2e-05 4096 190 10112 517632 371.973 190.026 14766.7 5639.57 20969 20969.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1650 6.4e-05 4096 180 2816 293760 46.2397 55.5965 1996.19 1675.65 3773.76 3773.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1890 0.000512 512 450 768 33024 1.26787 0.925568 9.51978 49.8765 61.6927 61.787
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1070 3.2e-05 4096 400 3904 420864 359.337 148.766 5000.26 4434.95 9943.64 9943.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 780 6.4e-05 1024 230 576 172032 37.6176 13.3181 82.3375 412.34 545.801 545.948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1020 0.001024 1024 225 2112 15552 0.693952 17.8593 41.6962 60.309 60.3607
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 790 0.000128 512 240 1152 98304 8.70579 3.3984 42.7362 103.291 158.318 158.465
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 730 3.2e-05 4096 260 3328 337920 520.601 164.479 3468.53 4846.52 9000.51 9000.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 490 0.001024 4096 120 10240 10560 2.71702 216.119 104.569 323.45 323.508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 720 0.000128 2048 230 960 86016 32.6485 14.3604 118.749 418.324 584.25 584.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 990 3.2e-05 4096 190 10112 518144 373.016 190.355 13294.2 5642.95 19501.3 19501.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1650 6.4e-05 4096 180 2816 293376 46.2312 55.593 1833.41 1673.78 3609.08 3609.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1890 0.000512 512 450 768 32768 1.25658 0.915424 8.6487 49.5841 60.5073 60.6004
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1070 3.2e-05 4096 400 3904 421888 357.43 148.242 4590.01 4418.69 9514.69 9514.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 780 6.4e-05 1024 230 576 180224 37.4614 13.4881 79.9342 418 549.066 549.219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1020 0.001024 1024 225 2112 15360 0.690176 15.9231 43.1084 59.7753 59.8239
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 790 0.000128 512 240 1152 98304 8.91763 3.41606 38.3884 104.704 155.61 155.759
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 730 3.2e-05 4096 260 3328 335872 523.459 165.073 3170.34 4880.02 8739.28 8739.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 490 0.001024 4096 120 10240 10496 2.71629 193.318 104.567 300.645 300.701
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 720 0.000128 2048 230 960 81920 32.711 14.3199 105.118 413.295 565.608 565.742
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 990 3.2e-05 4096 190 10112 517120 376.156 191.758 12145.3 5672.51 18386.4 18387
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1650 6.4e-05 4096 180 2816 293120 46.2732 55.6038 1690.91 1674.83 3467.69 3467.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1890 0.000512 512 450 768 33280 1.2759 0.931744 8.25664 49.9867 60.5552 60.653
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1070 3.2e-05 4096 400 3904 419840 361.887 149.347 4216.97 4455.53 9184.06 9184.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 780 6.4e-05 1024 230 576 174080 37.5237 13.7835 69.5227 412.798 533.816 533.973
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1020 0.001024 1024 225 2112 15360 0.692224 14.7255 41.6183 57.0962 57.1453
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 790 0.000128 512 240 1152 92160 9.08496 3.38954 33.2052 103.448 149.311 149.453
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 730 3.2e-05 4096 260 3328 337920 737.298 218.292 2948.04 6435.97 10340.2 10340.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 490 0.001024 4096 120 10240 10240 2.69517 175.559 103.614 281.912 281.977
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 720 0.000128 2048 230 960 86016 32.0831 14.3787 104.445 413.111 564.182 564.316
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 990 3.2e-05 4096 190 10112 516096 375.994 191.611 11199.2 5662.91 17430.4 17431
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1650 6.4e-05 4096 180 2816 293376 46.2029 55.593 1600.03 1674.4 3376.3 3376.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1890 0.000512 512 450 768 32256 1.28106 0.937984 7.45296 50.008 59.7834 59.8791
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1070 3.2e-05 4096 400 3904 417792 358.827 148.361 3960.06 4419.54 8887.1 8887.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 780 6.4e-05 1024 230 576 172032 37.6449 13.3244 67.5266 412.963 531.645 531.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1020 0.001024 1024 225 2112 15360 0.69232 13.6513 42.7064 57.1086 57.1599
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 790 0.000128 512 240 1152 86016 8.87782 3.35008 28.9673 99.2884 140.669 140.815
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 730 3.2e-05 4096 260 3328 331776 519.473 163.274 2734.22 4815 8232.34 8232.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 490 0.001024 4096 120 10240 10368 2.71802 162.898 104.552 270.212 270.268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 720 0.000128 2048 230 1024 82944 33.3193 14.3667 331.622 419.045 798.52 798.656
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 990 3.2e-05 4096 190 10112 518528 373.339 190.185 24617.5 5653.75 30835.5 30836.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1650 6.4e-05 4096 180 2816 294336 46.4077 55.644 5628.54 1676.12 7406.8 7406.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1890 0.000512 512 450 768 33280 1.27565 0.939552 15.1233 51.2413 68.6797 68.7758
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1070 3.2e-05 4096 400 3968 421632 361.554 149.174 13735.9 4442.37 18689.3 18689.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 780 6.4e-05 1024 230 640 181760 37.5885 13.5089 242.418 418.973 712.676 712.835
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1020 0.001024 1024 225 2176 15680 0.698368 29.3768 43.3963 73.5137 73.5793
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 790 0.000128 512 240 1152 96768 9.03082 3.41197 69.4672 104.89 186.989 187.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 730 3.2e-05 4096 260 3328 337920 527.07 165.596 9646.49 4888.61 15228.2 15228.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 490 0.001024 4096 120 10240 10784 2.73882 385.359 104.828 492.971 493.029
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 720 0.000128 2048 230 1024 82944 33.2176 14.4033 348.646 419.442 815.88 816.026
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 990 3.2e-05 4096 190 10112 518400 372.571 190.112 27584.7 5643.72 33791.8 33792.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1650 6.4e-05 4096 180 2816 294272 46.1476 55.5888 3460.5 1677.65 5239.98 5240.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1890 0.000512 512 450 768 33152 1.27478 0.935936 17.8048 51.1899 71.3102 71.4051
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1070 3.2e-05 4096 400 3968 421376 359.466 149.008 8884.4 4444.85 13838.1 13838.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 780 6.4e-05 1024 230 640 181248 37.5046 13.8076 228.35 419.409 699.262 699.417
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1020 0.001024 1024 225 2176 15648 0.697856 34.0357 42.7138 77.4913 77.5537
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 790 0.000128 512 240 1152 96256 8.99834 3.41178 76.3034 104.646 193.546 193.695
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 730 3.2e-05 4096 260 3328 337920 523.88 165.456 6041.33 4892.89 11624 11624.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 490 0.001024 4096 120 10240 10752 2.73235 430.403 104.829 538.01 538.071
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 720 0.000128 2048 230 1024 81920 33.2882 14.3881 340.415 417.802 806.063 806.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 990 3.2e-05 4096 190 10112 518144 372.98 190.1 17838.2 5637.55 24039.6 24040.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1650 6.4e-05 4096 180 2816 294144 46.2197 55.5917 2235.62 1675.51 4013.02 4013.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1890 0.000512 512 450 768 33024 1.2791 0.939296 11.459 51.1901 64.9689 65.0633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1070 3.2e-05 4096 400 3968 420864 360.214 149.09 5746.05 4444.41 10700.1 10700.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 128 780 6.4e-05 1024 230 640 180224 37.4838 13.7768 214.721 417.833 684.001 684.147
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1020 0.001024 1024 225 2176 15616 0.697696 21.7211 43.4623 65.9215 65.9832
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 790 0.000128 512 240 1152 96256 9.02323 3.41216 51.9162 104.575 169.112 169.257
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 730 3.2e-05 4096 260 3328 337920 524.78 165.488 3905.81 4889.14 9485.6 9485.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 490 0.001024 4096 120 10240 10688 2.73184 276.8 104.571 384.146 384.205
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 720 0.000128 2048 230 1024 81408 33.1979 14.3306 336.16 416.864 800.72 800.862
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 990 3.2e-05 4096 190 10112 517632 372.675 190.441 14498.2 5664.24 20726.3 20726.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1650 6.4e-05 4096 180 2816 294144 46.1594 55.5889 1827.19 1677.45 3606.46 3606.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1890 0.000512 512 450 768 33024 1.2768 0.93392 9.49891 51.147 62.9582 63.0518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1070 3.2e-05 4096 400 3968 419328 359.58 149.039 4674.61 4456.28 9639.83 9640.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 128 780 6.4e-05 1024 230 640 178176 37.4744 13.4409 207.514 416.803 675.427 675.581
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1020 0.001024 1024 225 2176 15552 0.694272 17.8822 42.2149 60.8342 60.8966
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 790 0.000128 512 240 1152 92160 9.06403 3.39251 41.0468 103.311 156.994 157.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 730 3.2e-05 4096 260 3328 334848 526.122 165.691 3160.67 4899.21 8752.07 8752.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 490 0.001024 4096 120 10240 10656 2.72381 225.219 104.658 332.644 332.702
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 720 0.000128 2048 230 1024 81920 33.3083 14.3542 341.515 418.323 807.675 807.811
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 990 3.2e-05 4096 190 10112 518144 373.007 190.163 13012.1 5663.21 19239.2 19239.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1650 6.4e-05 4096 180 2816 294144 46.2193 55.5902 1633.82 1677.31 3413.02 3413.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1890 0.000512 512 450 768 32768 1.28371 0.939968 8.28192 51.2541 61.861 61.954
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1070 3.2e-05 4096 400 3968 419840 360.794 149.287 4178.24 4454.14 9142.8 9143.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 128 780 6.4e-05 1024 230 640 180224 37.5165 13.5843 208.275 418.199 677.764 677.923
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1020 0.001024 1024 225 2176 15488 0.69344 15.9756 42.4476 59.1602 59.2243
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 790 0.000128 512 240 1152 94208 9.15766 3.40768 37.0162 104.703 154.472 154.616
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 730 3.2e-05 4096 260 3328 335872 523.532 165.038 2838.18 4882.75 8409.89 8410.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 490 0.001024 4096 120 10240 10624 2.72451 200.593 104.657 308.02 308.079
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 720 0.000128 2048 230 1024 79360 33.1371 14.2976 334.101 412.965 794.681 794.839
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 990 3.2e-05 4096 190 10112 517120 374.579 191.125 11860.8 5667.3 18094.5 18095
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1650 6.4e-05 4096 180 2816 294080 46.1537 55.5884 1492.74 1677.62 3272.18 3272.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1890 0.000512 512 450 768 32640 1.27642 0.926176 7.65664 49.8811 59.8414 59.9306
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1070 3.2e-05 4096 400 3968 419840 360.164 149.256 3815.48 4454.85 8780.08 8780.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 780 6.4e-05 1024 230 640 179200 37.7978 13.9059 206.335 419.635 677.863 678.023
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1020 0.001024 1024 225 2176 15520 0.694624 14.8091 42.4993 58.0469 58.105
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 790 0.000128 512 240 1152 92160 9.056 3.39549 33.6509 103.369 149.654 149.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 730 3.2e-05 4096 260 3328 337920 524.025 165.571 2608.73 4894.55 8193.26 8193.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 490 0.001024 4096 120 10240 10560 2.7113 181.025 104.493 288.272 288.332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 720 0.000128 2048 230 1024 79872 33.1148 14.2804 334.741 412.662 794.968 795.103
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 990 3.2e-05 4096 190 10112 516096 375.107 191.448 10950.1 5668.39 17185.7 17186.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1650 6.4e-05 4096 180 2816 293760 46.2008 55.6012 1377.42 1675.55 3154.84 3154.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1890 0.000512 512 450 768 32256 1.27414 0.926432 7.0471 49.8791 59.228 59.322
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1070 3.2e-05 4096 400 3968 417792 361.622 149.355 3516.84 4455.62 8483.76 8484.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 780 6.4e-05 1024 230 640 172032 37.6772 13.4205 196.692 419.408 667.388 667.542
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1020 0.001024 1024 225 2176 15360 0.69376 13.1569 41.6951 55.5881 55.6478
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 790 0.000128 512 240 1152 92160 9.08918 3.39526 31.0385 103.291 147.003 147.149
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 730 3.2e-05 4096 260 3328 331776 526.25 165.268 2362.38 4892.79 7947.08 7947.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 490 0.001024 4096 120 10240 10560 2.71565 165.353 104.571 272.683 272.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 720 0.000128 2048 230 1024 78848 33.3684 14.3547 331.153 414.416 793.47 793.615
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 990 3.2e-05 4096 190 10112 516096 374.495 191.106 10261.4 5662.31 16490 16490.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1650 6.4e-05 4096 180 2816 293888 46.1312 55.5889 1290.51 1677.26 3069.56 3069.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1890 0.000512 512 450 768 32256 1.2816 0.933888 7.00669 50.0034 59.3239 59.4146
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1070 3.2e-05 4096 400 3968 419328 359.398 149.054 3309.15 4446.48 8264.41 8264.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 780 6.4e-05 1024 230 640 172032 37.8605 13.355 195.231 414.056 660.698 660.847
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1020 0.001024 1024 225 2176 15456 0.694368 12.8901 41.9609 55.5869 55.6462
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 790 0.000128 512 240 1152 86016 9.13264 3.37158 27.2201 101.323 141.237 141.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 730 3.2e-05 4096 260 3328 336896 523.619 165.322 2260.26 4888.75 7838.34 7838.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 490 0.001024 4096 120 10240 10528 2.7177 157.555 104.646 264.963 265.023
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 720 0.000128 2048 230 1024 81920 33.3382 14.359 344.202 418.321 810.395 810.545
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 990 3.2e-05 4096 190 10112 518144 373.032 190.34 9822.03 5642.62 16028.7 16029.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1650 6.4e-05 4096 180 2816 293376 46.2037 55.6012 1228.03 1673.81 3003.72 3003.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1890 0.000512 512 450 768 31744 1.26794 0.913408 6.07891 49.5847 57.948 58.045
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1070 3.2e-05 4096 400 3968 417792 360.171 148.921 3141.22 4440.81 8091.45 8091.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 780 6.4e-05 1024 230 640 180224 37.5505 13.4943 242.571 417.911 711.723 711.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1020 0.001024 1024 225 2176 15360 0.693792 11.6613 42.6806 55.0786 55.1419
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 790 0.000128 512 240 1152 90112 9.39907 3.41562 27.5563 104.706 145.262 145.414
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 730 3.2e-05 4096 260 3328 335872 523.95 165.124 2275.89 4880.22 7845.58 7845.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 490 0.001024 4096 120 10240 10496 2.72589 149.606 104.698 257.073 257.131
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 720 0.000128 2048 230 960 82432 32.8385 14.4773 330.231 414.466 792.182 792.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 990 3.2e-05 4096 190 10080 516096 374.479 191.159 9483.58 5668.21 15718.1 15718.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1650 6.4e-05 4096 180 2760 293888 46.3505 55.595 5444.5 1677.43 7223.96 7224.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1890 0.000512 512 450 720 33152 1.27085 0.933472 5.68115 50.0214 58.0075 58.1036
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1070 3.2e-05 4096 400 3900 419328 360.414 149.068 5651.5 4459.8 10621.1 10621.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 780 6.4e-05 1024 230 540 186368 36.2412 13.3508 218.893 426.107 694.785 694.936
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1020 0.001024 1024 225 2100 15456 0.692704 11.2497 42.3014 54.2869 54.3536
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 790 0.000128 512 240 1200 93184 8.71318 3.36672 26.5718 101.336 140.177 140.326
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 730 3.2e-05 4096 260 3300 336896 526.045 165.297 9445.49 4903.98 15041.2 15041.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 490 0.001024 4096 120 10260 10528 2.73222 147.344 104.746 254.866 254.921
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 720 0.000128 2048 230 960 86016 32.2879 14.4749 325.052 414.404 786.394 786.541
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 990 3.2e-05 4096 190 10112 517888 370.954 189.548 9349.22 5641.66 15552.1 15552.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1650 6.4e-05 4096 180 2816 293888 46.3086 55.5911 5201.37 1677.22 6980.57 6980.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1890 0.000512 512 450 768 33152 1.27584 0.932288 5.88534 50.0072 58.2033 58.2964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1070 3.2e-05 4096 400 3904 422912 358.351 148.497 5703.65 4434.69 10645.6 10645.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 780 6.4e-05 1024 230 576 172032 37.9275 13.4961 209.804 422.367 683.786 683.939
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1020 0.001024 1024 225 2112 15456 0.692096 11.1534 42.7313 54.6186 54.6818
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 790 0.000128 512 240 1152 93184 8.71901 3.36787 25.5926 101.326 139.192 139.337
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 730 3.2e-05 4096 260 3328 336896 525.766 165.282 9368.99 4896.28 14956.7 14957.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 490 0.001024 4096 120 10240 10528 2.7272 143.578 117.623 263.969 264.027
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 720 0.000128 2048 230 950 85120 32.2287 14.2919 342.135 409.521 798.348 798.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 990 3.2e-05 4096 190 10100 515200 376.509 191.531 9546.99 5656.89 15772.6 15773.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1650 6.4e-05 4096 180 2800 293440 46.5695 55.7056 5322.5 1674.79 7099.64 7099.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1890 0.000512 512 450 750 32480 1.27229 0.923616 5.76989 49.7316 57.7988 57.8949
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1070 3.2e-05 4096 400 3900 421120 360.55 148.857 5767.39 4430.21 10707.4 10707.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 780 6.4e-05 1024 230 550 188160 35.5259 13.2878 224.004 409.193 682.197 682.349
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1020 0.001024 1024 225 2100 15400 0.694144 11.1919 42.152 54.0799 54.143
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 790 0.000128 512 240 1200 89600 9.13178 3.38736 25.9628 102.508 141.175 141.318
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 730 3.2e-05 4096 260 3300 331520 526.447 165.112 9467.42 4857.8 15017.2 15017.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 490 0.001024 4096 120 10250 10360 2.72022 145.986 104.033 252.785 252.842
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 720 0.000128 2048 230 960 85120 32.2084 14.2969 344.324 409.44 800.444 800.579
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 990 3.2e-05 4096 190 10080 517440 371.75 189.633 9511.31 5625.37 15698.8 15699.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1650 6.4e-05 4096 180 2784 293440 46.5737 55.6872 5527.89 1676.43 7306.66 7306.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1890 0.000512 512 450 720 32480 1.27382 0.92368 5.55203 49.7455 57.5968 57.6901
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1070 3.2e-05 4096 400 3936 421120 360.718 148.871 5667.5 4424.3 10601.7 10602
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 780 6.4e-05 1024 230 528 179200 36.6227 13.3161 212.725 409.118 671.976 672.121
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1020 0.001024 1024 225 2064 15400 0.69168 10.959 43.1231 54.8187 54.8803
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 790 0.000128 512 240 1152 89600 9.12854 3.38816 25.0107 102.487 140.207 140.354
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 730 3.2e-05 4096 260 3312 331520 526.852 165.076 9337.02 4856.84 14886.2 14886.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 490 0.001024 4096 120 10224 10360 2.71907 143.74 103.896 250.397 250.456
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 720 0.000128 2048 230 960 90112 32.1753 14.4764 350.126 421.997 818.948 819.088
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 990 3.2e-05 4096 190 10080 519168 371.073 189.495 11055.6 5709.69 17326.6 17327.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1650 6.4e-05 4096 180 2784 294144 46.4212 55.5841 5440.77 1691.97 7234.83 7234.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1890 0.000512 512 450 736 34304 1.26458 0.937312 6.4 51.4864 60.1911 60.2844
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1070 3.2e-05 4096 400 3904 423936 359.377 148.613 6060.28 4484.84 11053.5 11053.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 780 6.4e-05 1024 230 544 192512 36.1248 13.4843 222.792 431.588 704.179 704.336
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1020 0.001024 1024 225 2080 15744 0.696384 12.8696 43.3143 56.9229 56.9802
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 790 0.000128 512 240 1152 98304 8.89869 3.41066 30.32 105.627 148.444 148.587
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 730 3.2e-05 4096 260 3296 344064 517.843 163.797 9477.54 4881.28 15040.8 15041.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 490 0.001024 4096 120 10208 10624 2.72589 170.399 105.425 278.594 278.651
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 720 0.000128 2048 230 960 84480 32.3626 14.3073 483.037 413.426 943.3 943.439
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 990 3.2e-05 4096 190 10080 514560 374.85 191.215 16449.2 5656.91 22672.9 22673.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1650 6.4e-05 4096 180 2784 293760 46.1599 55.5909 7375.63 1676 9153.45 9153.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1890 0.000512 512 450 736 32640 1.27386 0.935936 9.40112 51.1317 62.8429 62.937
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1070 3.2e-05 4096 400 3904 422400 355.672 148.155 5277.94 4412.84 10194.9 10195.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 780 6.4e-05 1024 230 544 184320 36.255 13.465 291.393 412.805 754.103 754.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1020 0.001024 1024 225 2080 15360 0.697696 19.1208 41.8064 61.6675 61.7308
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 790 0.000128 512 240 1152 92160 9.08301 3.39872 43.5451 103.481 159.69 159.835
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 730 3.2e-05 4096 260 3296 322560 746.132 217.709 4634.63 6434.04 12033.1 12033.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 490 0.001024 4096 120 10208 10080 2.69498 243.968 103.393 350.101 350.159
