

================================================================
== Vitis HLS Report for 'forward_Pipeline_57'
================================================================
* Date:           Tue Jan  4 08:07:36 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        proj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a12ti-csg325-1L


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  3.149 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      354|      354|  1.180 us|  1.180 us|  354|  354|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |      352|      352|        23|         22|          1|    16|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT | URAM|
+-----------------+---------+----+-------+------+-----+
|DSP              |        -|   -|      -|     -|    -|
|Expression       |        -|   -|      0|    25|    -|
|FIFO             |        -|   -|      -|     -|    -|
|Instance         |        -|   -|      -|     -|    -|
|Memory           |        -|   -|      -|     -|    -|
|Multiplexer      |        -|   -|      -|   192|    -|
|Register         |        -|   -|     92|     -|    -|
+-----------------+---------+----+-------+------+-----+
|Total            |        0|   0|     92|   217|    0|
+-----------------+---------+----+-------+------+-----+
|Available        |       40|  40|  16000|  8000|    0|
+-----------------+---------+----+-------+------+-----+
|Utilization (%)  |        0|   0|     ~0|     2|    0|
+-----------------+---------+----+-------+------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |indvar_flatten_next1067_fu_68_p2  |         +|   0|  0|  13|           5|           1|
    |exitcond_flatten1068_fu_62_p2     |      icmp|   0|  0|  10|           5|           6|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  25|          11|           9|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------------+-----+-----------+-----+-----------+
    |                   Name                   | LUT | Input Size| Bits| Total Bits|
    +------------------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                                 |  116|         23|    1|         23|
    |ap_done_int                               |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0                   |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg               |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                   |    9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten1066_load  |    9|          2|    5|         10|
    |ap_sig_allocacmp_p_load                   |   13|          3|    8|         24|
    |empty_fu_26                               |    9|          2|    8|         16|
    |indvar_flatten1066_fu_30                  |    9|          2|    5|         10|
    +------------------------------------------+-----+-----------+-----+-----------+
    |Total                                     |  192|         40|   31|         91|
    +------------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                        |  22|   0|   22|          0|
    |ap_done_reg                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1          |   1|   0|    1|          0|
    |empty_11_reg_127                 |   8|   0|   32|         24|
    |empty_13_reg_139                 |   8|   0|    8|          0|
    |empty_fu_26                      |   8|   0|    8|          0|
    |exitcond_flatten1068_reg_118     |   1|   0|    1|          0|
    |indvar_flatten1066_fu_30         |   5|   0|    5|          0|
    |indvar_flatten_next1067_reg_122  |   5|   0|    5|          0|
    |val_s_reg_134                    |  32|   0|   32|          0|
    +---------------------------------+----+----+-----+-----------+
    |Total                            |  92|   0|  116|         24|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+---------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+---------------------+-----+-----+------------+---------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  forward_Pipeline_57|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  forward_Pipeline_57|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  forward_Pipeline_57|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  forward_Pipeline_57|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  forward_Pipeline_57|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  forward_Pipeline_57|  return value|
|grp_fu_754_p_din0    |  out|   32|  ap_ctrl_hs|  forward_Pipeline_57|  return value|
|grp_fu_754_p_din1    |  out|   32|  ap_ctrl_hs|  forward_Pipeline_57|  return value|
|grp_fu_754_p_opcode  |  out|    2|  ap_ctrl_hs|  forward_Pipeline_57|  return value|
|grp_fu_754_p_dout0   |   in|   32|  ap_ctrl_hs|  forward_Pipeline_57|  return value|
|grp_fu_754_p_ce      |  out|    1|  ap_ctrl_hs|  forward_Pipeline_57|  return value|
|grp_fu_565_p_din0    |  out|   32|  ap_ctrl_hs|  forward_Pipeline_57|  return value|
|grp_fu_565_p_din1    |  out|   32|  ap_ctrl_hs|  forward_Pipeline_57|  return value|
|grp_fu_565_p_dout0   |   in|   32|  ap_ctrl_hs|  forward_Pipeline_57|  return value|
|grp_fu_565_p_ce      |  out|    1|  ap_ctrl_hs|  forward_Pipeline_57|  return value|
|arg_3                |  out|    8|      ap_vld|                arg_3|       pointer|
|arg_3_ap_vld         |  out|    1|      ap_vld|                arg_3|       pointer|
+---------------------+-----+-----+------------+---------------------+--------------+

