Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu Jul 30 11:07:19 2020
| Host         : LAPTOP-9IQPJH1B running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Driver_IIC_2_control_sets_placed.rpt
| Design       : Driver_IIC_2
| Device       : xc7s15
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    10 |
| Unused register locations in slices containing registers |    70 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            9 |
|    16+ |            1 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              25 |           11 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               8 |            8 |
| Yes          | No                    | Yes                    |               1 |            1 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+-------------------------------+----------------------------------------+------------------+----------------+
|  Clock Signal  |         Enable Signal         |            Set/Reset Signal            | Slice Load Count | Bel Load Count |
+----------------+-------------------------------+----------------------------------------+------------------+----------------+
|  clk_IBUF_BUFG | inst/IIC_Read_Data[0]_i_1_n_0 |                                        |                1 |              1 |
|  clk_IBUF_BUFG | inst/IIC_Read_Data[7]_i_1_n_0 |                                        |                1 |              1 |
|  clk_IBUF_BUFG | inst/IIC_Read_Data[4]_i_1_n_0 |                                        |                1 |              1 |
|  clk_IBUF_BUFG | inst/IIC_Read_Data[5]_i_1_n_0 |                                        |                1 |              1 |
|  clk_IBUF_BUFG | inst/IIC_Read_Data[3]_i_1_n_0 |                                        |                1 |              1 |
|  clk_IBUF_BUFG | inst/SDA_Out_i_1_n_0          | inst/FSM_sequential_c_state[3]_i_2_n_0 |                1 |              1 |
|  clk_IBUF_BUFG | inst/IIC_Read_Data[2]_i_1_n_0 |                                        |                1 |              1 |
|  clk_IBUF_BUFG | inst/IIC_Read_Data[6]_i_1_n_0 |                                        |                1 |              1 |
|  clk_IBUF_BUFG | inst/IIC_Read_Data[1]_i_1_n_0 |                                        |                1 |              1 |
|  clk_IBUF_BUFG |                               | inst/FSM_sequential_c_state[3]_i_2_n_0 |               11 |             25 |
+----------------+-------------------------------+----------------------------------------+------------------+----------------+


