[06/22 19:03:39      0s] 
[06/22 19:03:39      0s] Cadence Innovus(TM) Implementation System.
[06/22 19:03:39      0s] Copyright 2017 Cadence Design Systems, Inc. All rights reserved worldwide.
[06/22 19:03:39      0s] 
[06/22 19:03:39      0s] Version:	v17.11-s080_1, built Fri Aug 4 11:13:11 PDT 2017
[06/22 19:03:39      0s] Options:	
[06/22 19:03:39      0s] Date:		Sat Jun 22 19:03:39 2019
[06/22 19:03:39      0s] Host:		cad29 (x86_64 w/Linux 2.6.32-754.el6.x86_64) (10cores*40cpus*Intel(R) Xeon(R) CPU E5-2650 v3 @ 2.30GHz 25600KB)
[06/22 19:03:39      0s] OS:		CentOS release 6.10 (Final)
[06/22 19:03:39      0s] 
[06/22 19:03:39      0s] License:
[06/22 19:03:39      0s] 		invs	Innovus Implementation System	17.1	checkout succeeded
[06/22 19:03:39      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[06/22 19:03:52     11s] @(#)CDS: Innovus v17.11-s080_1 (64bit) 08/04/2017 11:13 (Linux 2.6.18-194.el5)
[06/22 19:03:52     11s] @(#)CDS: NanoRoute 17.11-s080_1 NR170721-2155/17_11-UB (database version 2.30, 390.7.1) {superthreading v1.44}
[06/22 19:03:52     11s] @(#)CDS: AAE 17.11-s034 (64bit) 08/04/2017 (Linux 2.6.18-194.el5)
[06/22 19:03:52     11s] @(#)CDS: CTE 17.11-s053_1 () Aug  1 2017 23:31:41 ( )
[06/22 19:03:52     11s] @(#)CDS: SYNTECH 17.11-s012_1 () Jul 21 2017 02:29:12 ( )
[06/22 19:03:52     11s] @(#)CDS: CPE v17.11-s095
[06/22 19:03:52     11s] @(#)CDS: IQRC/TQRC 16.1.1-s215 (64bit) Thu Jul  6 20:18:10 PDT 2017 (Linux 2.6.18-194.el5)
[06/22 19:03:52     11s] @(#)CDS: OA 22.50-p063 Fri Feb  3 19:45:13 2017
[06/22 19:03:52     11s] @(#)CDS: SGN 10.10-p124 (19-Aug-2014) (64 bit executable)
[06/22 19:03:52     11s] @(#)CDS: RCDB 11.10
[06/22 19:03:52     11s] --- Running on cad29 (x86_64 w/Linux 2.6.32-754.el6.x86_64) (10cores*40cpus*Intel(R) Xeon(R) CPU E5-2650 v3 @ 2.30GHz 25600KB) ---
[06/22 19:03:52     11s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_77778_cad29_b05069_rUFh5L.

[06/22 19:03:52     11s] Change the soft stacksize limit to 0.2%RAM (677 mbytes). Set global soft_stack_size_limit to change the value.
[06/22 19:03:52     11s] 
[06/22 19:03:52     11s] **INFO:  MMMC transition support version v31-84 
[06/22 19:03:52     11s] 
[06/22 19:03:52     11s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[06/22 19:03:52     11s] <CMD> suppressMessage ENCEXT-2799
[06/22 19:03:52     12s] <CMD> getDrawView
[06/22 19:03:52     12s] <CMD> loadWorkspace -name Physical
[06/22 19:03:52     12s] <CMD> win
[06/22 19:04:51     14s] <CMD> encMessage warning 0
[06/22 19:04:51     14s] Suppress "**WARN ..." messages.
[06/22 19:04:51     14s] <CMD> encMessage debug 0
[06/22 19:04:51     14s] <CMD> encMessage info 0
[06/22 19:04:52     15s] **WARN: (IMPSYC-6163):	Command 'setDoAssign' is obsolete and will be made private and will be unsupported in future release. To avoid this warning, please remove the obsolete command from your script.
[06/22 19:04:52     15s] **WARN: (GLOBAL-100):	Global 'timing_enable_default_delay_arc' has become obsolete. It will be removed in the next release.
[06/22 19:04:57     15s] **WARN: (IMPLF-119):	LAYER 'METAL1' has been found in the database. Its content except ANTENNA* data will be ignored.
[06/22 19:04:57     15s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[06/22 19:04:57     15s] **WARN: (IMPLF-119):	LAYER 'METAL2' has been found in the database. Its content except ANTENNA* data will be ignored.
[06/22 19:04:57     15s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[06/22 19:04:57     15s] **WARN: (IMPLF-119):	LAYER 'METAL3' has been found in the database. Its content except ANTENNA* data will be ignored.
[06/22 19:04:57     15s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[06/22 19:04:57     15s] **WARN: (IMPLF-119):	LAYER 'METAL4' has been found in the database. Its content except ANTENNA* data will be ignored.
[06/22 19:04:57     15s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[06/22 19:04:57     15s] **WARN: (IMPLF-119):	LAYER 'METAL5' has been found in the database. Its content except ANTENNA* data will be ignored.
[06/22 19:04:57     15s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[06/22 19:04:57     15s] **WARN: (IMPLF-119):	LAYER 'METAL6' has been found in the database. Its content except ANTENNA* data will be ignored.
[06/22 19:04:57     15s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[06/22 19:04:57     15s] **WARN: (IMPLF-119):	LAYER 'METAL7' has been found in the database. Its content except ANTENNA* data will be ignored.
[06/22 19:04:57     15s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[06/22 19:04:57     15s] **WARN: (IMPLF-119):	LAYER 'METAL8' has been found in the database. Its content except ANTENNA* data will be ignored.
[06/22 19:04:57     15s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[06/22 19:04:57     15s] **WARN: (IMPLF-119):	LAYER 'VIA12' has been found in the database. Its content except ANTENNA* data will be ignored.
[06/22 19:04:57     15s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[06/22 19:04:57     15s] **WARN: (IMPLF-119):	LAYER 'VIA23' has been found in the database. Its content except ANTENNA* data will be ignored.
[06/22 19:04:57     15s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[06/22 19:04:57     15s] **WARN: (IMPLF-119):	LAYER 'VIA34' has been found in the database. Its content except ANTENNA* data will be ignored.
[06/22 19:04:57     15s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[06/22 19:04:57     15s] **WARN: (IMPLF-119):	LAYER 'VIA45' has been found in the database. Its content except ANTENNA* data will be ignored.
[06/22 19:04:57     15s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[06/22 19:04:57     15s] **WARN: (IMPLF-119):	LAYER 'VIA56' has been found in the database. Its content except ANTENNA* data will be ignored.
[06/22 19:04:57     15s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[06/22 19:04:57     15s] **WARN: (IMPLF-119):	LAYER 'VIA67' has been found in the database. Its content except ANTENNA* data will be ignored.
[06/22 19:04:57     15s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[06/22 19:04:57     15s] **WARN: (IMPLF-119):	LAYER 'VIA78' has been found in the database. Its content except ANTENNA* data will be ignored.
[06/22 19:04:57     15s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[06/22 19:04:57     15s] **WARN: (IMPLF-44):	Macro 'PDC0102CDG' has no SIZE statement or a zero SIZE
[06/22 19:04:57     15s] statement and it is a class CORE macro so it needs a correct SIZE. There
[06/22 19:04:57     15s] is no SITE statement, so a useful SIZE cannot be computed, so this macro
[06/22 19:04:57     15s] is not loaded in the Innovus database and cannot be used in the
[06/22 19:04:57     15s] netlist.
[06/22 19:04:57     15s] **WARN: (IMPLF-44):	Macro 'PDC0204CDG' has no SIZE statement or a zero SIZE
[06/22 19:04:57     15s] statement and it is a class CORE macro so it needs a correct SIZE. There
[06/22 19:04:57     15s] is no SITE statement, so a useful SIZE cannot be computed, so this macro
[06/22 19:04:57     15s] is not loaded in the Innovus database and cannot be used in the
[06/22 19:04:57     15s] netlist.
[06/22 19:04:57     15s] **WARN: (IMPLF-44):	Macro 'PDC0408CDG' has no SIZE statement or a zero SIZE
[06/22 19:04:57     15s] statement and it is a class CORE macro so it needs a correct SIZE. There
[06/22 19:04:57     15s] is no SITE statement, so a useful SIZE cannot be computed, so this macro
[06/22 19:04:57     15s] is not loaded in the Innovus database and cannot be used in the
[06/22 19:04:57     15s] netlist.
[06/22 19:04:57     15s] **WARN: (IMPLF-44):	Macro 'PDC1216CDG' has no SIZE statement or a zero SIZE
[06/22 19:04:57     15s] statement and it is a class CORE macro so it needs a correct SIZE. There
[06/22 19:04:57     15s] is no SITE statement, so a useful SIZE cannot be computed, so this macro
[06/22 19:04:57     15s] is not loaded in the Innovus database and cannot be used in the
[06/22 19:04:57     15s] netlist.
[06/22 19:04:57     15s] **WARN: (IMPLF-44):	Macro 'PDS0102CDG' has no SIZE statement or a zero SIZE
[06/22 19:04:57     15s] statement and it is a class CORE macro so it needs a correct SIZE. There
[06/22 19:04:57     15s] is no SITE statement, so a useful SIZE cannot be computed, so this macro
[06/22 19:04:57     15s] is not loaded in the Innovus database and cannot be used in the
[06/22 19:04:57     15s] netlist.
[06/22 19:04:57     15s] **WARN: (IMPLF-44):	Macro 'PDS0204CDG' has no SIZE statement or a zero SIZE
[06/22 19:04:57     15s] statement and it is a class CORE macro so it needs a correct SIZE. There
[06/22 19:04:57     15s] is no SITE statement, so a useful SIZE cannot be computed, so this macro
[06/22 19:04:57     15s] is not loaded in the Innovus database and cannot be used in the
[06/22 19:04:57     15s] netlist.
[06/22 19:04:57     15s] **WARN: (IMPLF-44):	Macro 'PDS0408CDG' has no SIZE statement or a zero SIZE
[06/22 19:04:57     15s] statement and it is a class CORE macro so it needs a correct SIZE. There
[06/22 19:04:57     15s] is no SITE statement, so a useful SIZE cannot be computed, so this macro
[06/22 19:04:57     15s] is not loaded in the Innovus database and cannot be used in the
[06/22 19:04:57     15s] netlist.
[06/22 19:04:57     15s] **WARN: (IMPLF-44):	Macro 'PDS1216CDG' has no SIZE statement or a zero SIZE
[06/22 19:04:57     15s] statement and it is a class CORE macro so it needs a correct SIZE. There
[06/22 19:04:57     15s] is no SITE statement, so a useful SIZE cannot be computed, so this macro
[06/22 19:04:57     15s] is not loaded in the Innovus database and cannot be used in the
[06/22 19:04:57     15s] netlist.
[06/22 19:04:57     15s] **WARN: (IMPLF-44):	Macro 'PRC0102CDG' has no SIZE statement or a zero SIZE
[06/22 19:04:57     15s] statement and it is a class CORE macro so it needs a correct SIZE. There
[06/22 19:04:57     15s] is no SITE statement, so a useful SIZE cannot be computed, so this macro
[06/22 19:04:57     15s] is not loaded in the Innovus database and cannot be used in the
[06/22 19:04:57     15s] netlist.
[06/22 19:04:57     15s] **WARN: (IMPLF-44):	Macro 'PRC0204CDG' has no SIZE statement or a zero SIZE
[06/22 19:04:57     15s] statement and it is a class CORE macro so it needs a correct SIZE. There
[06/22 19:04:57     15s] is no SITE statement, so a useful SIZE cannot be computed, so this macro
[06/22 19:04:57     15s] is not loaded in the Innovus database and cannot be used in the
[06/22 19:04:57     15s] netlist.
[06/22 19:04:57     15s] **WARN: (IMPLF-44):	Macro 'PRC0408CDG' has no SIZE statement or a zero SIZE
[06/22 19:04:57     15s] statement and it is a class CORE macro so it needs a correct SIZE. There
[06/22 19:04:57     15s] is no SITE statement, so a useful SIZE cannot be computed, so this macro
[06/22 19:04:57     15s] is not loaded in the Innovus database and cannot be used in the
[06/22 19:04:57     15s] netlist.
[06/22 19:04:57     15s] **WARN: (IMPLF-44):	Macro 'PRC1216CDG' has no SIZE statement or a zero SIZE
[06/22 19:04:57     15s] statement and it is a class CORE macro so it needs a correct SIZE. There
[06/22 19:04:57     15s] is no SITE statement, so a useful SIZE cannot be computed, so this macro
[06/22 19:04:57     15s] is not loaded in the Innovus database and cannot be used in the
[06/22 19:04:57     15s] netlist.
[06/22 19:04:57     15s] **WARN: (IMPLF-44):	Macro 'PRS0102CDG' has no SIZE statement or a zero SIZE
[06/22 19:04:57     15s] statement and it is a class CORE macro so it needs a correct SIZE. There
[06/22 19:04:57     15s] is no SITE statement, so a useful SIZE cannot be computed, so this macro
[06/22 19:04:57     15s] is not loaded in the Innovus database and cannot be used in the
[06/22 19:04:57     15s] netlist.
[06/22 19:04:57     15s] **WARN: (IMPLF-44):	Macro 'PRS0204CDG' has no SIZE statement or a zero SIZE
[06/22 19:04:57     15s] statement and it is a class CORE macro so it needs a correct SIZE. There
[06/22 19:04:57     15s] is no SITE statement, so a useful SIZE cannot be computed, so this macro
[06/22 19:04:57     15s] is not loaded in the Innovus database and cannot be used in the
[06/22 19:04:57     15s] netlist.
[06/22 19:04:57     15s] **WARN: (IMPLF-44):	Macro 'PRS0408CDG' has no SIZE statement or a zero SIZE
[06/22 19:04:57     15s] statement and it is a class CORE macro so it needs a correct SIZE. There
[06/22 19:04:57     15s] is no SITE statement, so a useful SIZE cannot be computed, so this macro
[06/22 19:04:57     15s] is not loaded in the Innovus database and cannot be used in the
[06/22 19:04:57     15s] netlist.
[06/22 19:04:57     15s] **WARN: (IMPLF-44):	Macro 'PRS1216CDG' has no SIZE statement or a zero SIZE
[06/22 19:04:57     15s] statement and it is a class CORE macro so it needs a correct SIZE. There
[06/22 19:04:57     15s] is no SITE statement, so a useful SIZE cannot be computed, so this macro
[06/22 19:04:57     15s] is not loaded in the Innovus database and cannot be used in the
[06/22 19:04:57     15s] netlist.
[06/22 19:04:57     15s] **WARN: (IMPLF-44):	Macro 'PVDD1CDG' has no SIZE statement or a zero SIZE
[06/22 19:04:57     15s] statement and it is a class CORE macro so it needs a correct SIZE. There
[06/22 19:04:57     15s] is no SITE statement, so a useful SIZE cannot be computed, so this macro
[06/22 19:04:57     15s] is not loaded in the Innovus database and cannot be used in the
[06/22 19:04:57     15s] netlist.
[06/22 19:04:57     15s] **WARN: (IMPLF-44):	Macro 'PVSS1CDG' has no SIZE statement or a zero SIZE
[06/22 19:04:57     15s] statement and it is a class CORE macro so it needs a correct SIZE. There
[06/22 19:04:57     15s] is no SITE statement, so a useful SIZE cannot be computed, so this macro
[06/22 19:04:57     15s] is not loaded in the Innovus database and cannot be used in the
[06/22 19:04:57     15s] netlist.
[06/22 19:04:57     15s] **WARN: (IMPLF-44):	Macro 'PVSS3CDG' has no SIZE statement or a zero SIZE
[06/22 19:04:57     15s] statement and it is a class CORE macro so it needs a correct SIZE. There
[06/22 19:04:57     15s] is no SITE statement, so a useful SIZE cannot be computed, so this macro
[06/22 19:04:57     15s] is not loaded in the Innovus database and cannot be used in the
[06/22 19:04:57     15s] netlist.
[06/22 19:04:57     15s] **WARN: (IMPLF-44):	Macro 'PXOE1CDG' has no SIZE statement or a zero SIZE
[06/22 19:04:57     15s] statement and it is a class CORE macro so it needs a correct SIZE. There
[06/22 19:04:57     15s] is no SITE statement, so a useful SIZE cannot be computed, so this macro
[06/22 19:04:57     15s] is not loaded in the Innovus database and cannot be used in the
[06/22 19:04:57     15s] netlist.
[06/22 19:04:57     15s] **WARN: (EMS-27):	Message (IMPLF-44) has exceeded the current message display limit of 20.
[06/22 19:04:57     15s] To increase the message display limit, refer to the product command reference manual.
[06/22 19:04:57     15s] **WARN: (IMPLF-200):	Pin 'AA[0]' in macro 'RF2SH64x16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/22 19:04:57     15s] **WARN: (IMPLF-200):	Pin 'AA[1]' in macro 'RF2SH64x16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/22 19:04:57     15s] **WARN: (IMPLF-200):	Pin 'AA[2]' in macro 'RF2SH64x16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/22 19:04:57     15s] **WARN: (IMPLF-200):	Pin 'AA[3]' in macro 'RF2SH64x16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/22 19:04:57     15s] **WARN: (IMPLF-200):	Pin 'AA[4]' in macro 'RF2SH64x16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/22 19:04:57     15s] **WARN: (IMPLF-200):	Pin 'AA[5]' in macro 'RF2SH64x16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/22 19:04:57     15s] **WARN: (IMPLF-200):	Pin 'AB[0]' in macro 'RF2SH64x16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/22 19:04:57     15s] **WARN: (IMPLF-200):	Pin 'AB[1]' in macro 'RF2SH64x16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/22 19:04:57     15s] **WARN: (IMPLF-200):	Pin 'AB[2]' in macro 'RF2SH64x16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/22 19:04:57     15s] **WARN: (IMPLF-200):	Pin 'AB[3]' in macro 'RF2SH64x16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/22 19:04:57     15s] **WARN: (IMPLF-200):	Pin 'AB[4]' in macro 'RF2SH64x16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/22 19:04:57     15s] **WARN: (IMPLF-200):	Pin 'AB[5]' in macro 'RF2SH64x16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/22 19:04:57     15s] **WARN: (IMPLF-200):	Pin 'CENA' in macro 'RF2SH64x16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/22 19:04:57     15s] **WARN: (IMPLF-200):	Pin 'CENB' in macro 'RF2SH64x16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/22 19:04:57     15s] **WARN: (IMPLF-200):	Pin 'CLKA' in macro 'RF2SH64x16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/22 19:04:57     15s] **WARN: (IMPLF-200):	Pin 'CLKB' in macro 'RF2SH64x16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/22 19:04:57     15s] **WARN: (IMPLF-200):	Pin 'DB[0]' in macro 'RF2SH64x16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/22 19:04:57     15s] **WARN: (IMPLF-200):	Pin 'DB[10]' in macro 'RF2SH64x16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/22 19:04:57     15s] **WARN: (IMPLF-200):	Pin 'DB[11]' in macro 'RF2SH64x16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/22 19:04:57     15s] **WARN: (IMPLF-200):	Pin 'DB[12]' in macro 'RF2SH64x16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/22 19:04:57     15s] **WARN: (EMS-27):	Message (IMPLF-200) has exceeded the current message display limit of 20.
[06/22 19:04:57     15s] To increase the message display limit, refer to the product command reference manual.
[06/22 19:04:57     15s] **WARN: (IMPLF-201):	Pin 'QA[0]' in macro 'RF2SH64x16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/22 19:04:57     15s] **WARN: (IMPLF-201):	Pin 'QA[10]' in macro 'RF2SH64x16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/22 19:04:57     15s] **WARN: (IMPLF-201):	Pin 'QA[11]' in macro 'RF2SH64x16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/22 19:04:57     15s] **WARN: (IMPLF-201):	Pin 'QA[12]' in macro 'RF2SH64x16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/22 19:04:57     15s] **WARN: (IMPLF-201):	Pin 'QA[13]' in macro 'RF2SH64x16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/22 19:04:57     15s] **WARN: (IMPLF-201):	Pin 'QA[14]' in macro 'RF2SH64x16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/22 19:04:57     15s] **WARN: (IMPLF-201):	Pin 'QA[15]' in macro 'RF2SH64x16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/22 19:04:57     15s] **WARN: (IMPLF-201):	Pin 'QA[1]' in macro 'RF2SH64x16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/22 19:04:57     15s] **WARN: (IMPLF-201):	Pin 'QA[2]' in macro 'RF2SH64x16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/22 19:04:57     15s] **WARN: (IMPLF-201):	Pin 'QA[3]' in macro 'RF2SH64x16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/22 19:04:57     15s] **WARN: (IMPLF-201):	Pin 'QA[4]' in macro 'RF2SH64x16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/22 19:04:57     15s] **WARN: (IMPLF-201):	Pin 'QA[5]' in macro 'RF2SH64x16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/22 19:04:57     15s] **WARN: (IMPLF-201):	Pin 'QA[6]' in macro 'RF2SH64x16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/22 19:04:57     15s] **WARN: (IMPLF-201):	Pin 'QA[7]' in macro 'RF2SH64x16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/22 19:04:57     15s] **WARN: (IMPLF-201):	Pin 'QA[8]' in macro 'RF2SH64x16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/22 19:04:57     15s] **WARN: (IMPLF-201):	Pin 'QA[9]' in macro 'RF2SH64x16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/22 19:04:57     15s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'PRUW24DGZ' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/22 19:04:57     15s] **WARN: (IMPLF-201):	Pin 'C' in macro 'PRUW24DGZ' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/22 19:04:57     15s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'PRUW16DGZ' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/22 19:04:57     15s] **WARN: (IMPLF-201):	Pin 'C' in macro 'PRUW16DGZ' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/22 19:04:57     15s] **WARN: (EMS-27):	Message (IMPLF-201) has exceeded the current message display limit of 20.
[06/22 19:04:57     15s] To increase the message display limit, refer to the product command reference manual.
[06/22 19:04:57     15s] **WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM1 GENERATE.
[06/22 19:04:57     15s] **WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM2 GENERATE.
[06/22 19:04:57     15s] **WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM3 GENERATE.
[06/22 19:04:57     15s] **WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM4 GENERATE.
[06/22 19:04:57     15s] **WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM5 GENERATE.
[06/22 19:04:57     15s] **WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM6 GENERATE.
[06/22 19:04:57     15s] **WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM7 GENERATE.
[06/22 19:04:57     15s] **WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM8 GENERATE.
[06/22 19:04:57     15s] Loading view definition file from /home/raid7_2/userb05/b05069/ICD2019/project/project/layout/CONV_AfterSR.dat/viewDefinition.tcl
[06/22 19:04:57     15s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO0' of cell 'ACCSHCINX2' is not defined in the library. (File /home/raid7_2/userb05/b05069/ICD2019/project/project/library/lib/slow.lib)
[06/22 19:04:57     15s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO1' of cell 'ACCSHCINX2' is not defined in the library. (File /home/raid7_2/userb05/b05069/ICD2019/project/project/library/lib/slow.lib)
[06/22 19:04:57     15s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO0' of cell 'ACCSHCINX4' is not defined in the library. (File /home/raid7_2/userb05/b05069/ICD2019/project/project/library/lib/slow.lib)
[06/22 19:04:57     15s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO1' of cell 'ACCSHCINX4' is not defined in the library. (File /home/raid7_2/userb05/b05069/ICD2019/project/project/library/lib/slow.lib)
[06/22 19:04:57     15s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO0N' of cell 'ACCSHCONX2' is not defined in the library. (File /home/raid7_2/userb05/b05069/ICD2019/project/project/library/lib/slow.lib)
[06/22 19:04:57     15s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO1N' of cell 'ACCSHCONX2' is not defined in the library. (File /home/raid7_2/userb05/b05069/ICD2019/project/project/library/lib/slow.lib)
[06/22 19:04:57     15s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO0N' of cell 'ACCSHCONX4' is not defined in the library. (File /home/raid7_2/userb05/b05069/ICD2019/project/project/library/lib/slow.lib)
[06/22 19:04:57     15s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO1N' of cell 'ACCSHCONX4' is not defined in the library. (File /home/raid7_2/userb05/b05069/ICD2019/project/project/library/lib/slow.lib)
[06/22 19:04:57     15s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO0N' of cell 'ACCSIHCONX2' is not defined in the library. (File /home/raid7_2/userb05/b05069/ICD2019/project/project/library/lib/slow.lib)
[06/22 19:04:57     15s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO1N' of cell 'ACCSIHCONX2' is not defined in the library. (File /home/raid7_2/userb05/b05069/ICD2019/project/project/library/lib/slow.lib)
[06/22 19:04:57     15s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO0N' of cell 'ACCSIHCONX4' is not defined in the library. (File /home/raid7_2/userb05/b05069/ICD2019/project/project/library/lib/slow.lib)
[06/22 19:04:57     15s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO1N' of cell 'ACCSIHCONX4' is not defined in the library. (File /home/raid7_2/userb05/b05069/ICD2019/project/project/library/lib/slow.lib)
[06/22 19:04:57     15s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ACHCINX2' is not defined in the library. (File /home/raid7_2/userb05/b05069/ICD2019/project/project/library/lib/slow.lib)
[06/22 19:04:57     15s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ACHCINX4' is not defined in the library. (File /home/raid7_2/userb05/b05069/ICD2019/project/project/library/lib/slow.lib)
[06/22 19:04:57     15s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CON' of cell 'ACHCONX2' is not defined in the library. (File /home/raid7_2/userb05/b05069/ICD2019/project/project/library/lib/slow.lib)
[06/22 19:04:57     15s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CON' of cell 'ACHCONX4' is not defined in the library. (File /home/raid7_2/userb05/b05069/ICD2019/project/project/library/lib/slow.lib)
[06/22 19:04:57     15s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFHX1' is not defined in the library. (File /home/raid7_2/userb05/b05069/ICD2019/project/project/library/lib/slow.lib)
[06/22 19:04:57     15s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFHX1' is not defined in the library. (File /home/raid7_2/userb05/b05069/ICD2019/project/project/library/lib/slow.lib)
[06/22 19:04:57     15s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFHX2' is not defined in the library. (File /home/raid7_2/userb05/b05069/ICD2019/project/project/library/lib/slow.lib)
[06/22 19:04:57     15s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFHX2' is not defined in the library. (File /home/raid7_2/userb05/b05069/ICD2019/project/project/library/lib/slow.lib)
[06/22 19:04:58     16s] **WARN: (TECHLIB-302):	No function defined for cell 'HOLDX1'. The cell will only be used for analysis. (File /home/raid7_2/userb05/b05069/ICD2019/project/project/library/lib/slow.lib)
[06/22 19:04:58     16s] **WARN: (TECHLIB-302):	No function defined for cell 'PVSS3DGZ'. The cell will only be used for analysis. (File /home/raid7_2/userb05/b05069/ICD2019/project/project/library/lib/tpz013g3wc.lib)
[06/22 19:04:58     16s] **WARN: (TECHLIB-302):	No function defined for cell 'PVSS2DGZ'. The cell will only be used for analysis. (File /home/raid7_2/userb05/b05069/ICD2019/project/project/library/lib/tpz013g3wc.lib)
[06/22 19:04:58     16s] **WARN: (TECHLIB-302):	No function defined for cell 'PVSS1DGZ'. The cell will only be used for analysis. (File /home/raid7_2/userb05/b05069/ICD2019/project/project/library/lib/tpz013g3wc.lib)
[06/22 19:04:58     16s] **WARN: (TECHLIB-302):	No function defined for cell 'PVDD2POC'. The cell will only be used for analysis. (File /home/raid7_2/userb05/b05069/ICD2019/project/project/library/lib/tpz013g3wc.lib)
[06/22 19:04:58     16s] **WARN: (TECHLIB-302):	No function defined for cell 'PVDD2DGZ'. The cell will only be used for analysis. (File /home/raid7_2/userb05/b05069/ICD2019/project/project/library/lib/tpz013g3wc.lib)
[06/22 19:04:58     16s] **WARN: (TECHLIB-302):	No function defined for cell 'PVDD1DGZ'. The cell will only be used for analysis. (File /home/raid7_2/userb05/b05069/ICD2019/project/project/library/lib/tpz013g3wc.lib)
[06/22 19:04:59     16s] **WARN: (TECHLIB-302):	No function defined for cell 'HOLDX1'. The cell will only be used for analysis. (File /home/raid7_2/userb05/b05069/ICD2019/project/project/library/lib/fast.lib)
[06/22 19:04:59     16s] **WARN: (TECHLIB-302):	No function defined for cell 'PVSS3DGZ'. The cell will only be used for analysis. (File /home/raid7_2/userb05/b05069/ICD2019/project/project/library/lib/tpz013g3lt.lib)
[06/22 19:04:59     16s] **WARN: (TECHLIB-302):	No function defined for cell 'PVSS2DGZ'. The cell will only be used for analysis. (File /home/raid7_2/userb05/b05069/ICD2019/project/project/library/lib/tpz013g3lt.lib)
[06/22 19:04:59     16s] **WARN: (TECHLIB-302):	No function defined for cell 'PVSS1DGZ'. The cell will only be used for analysis. (File /home/raid7_2/userb05/b05069/ICD2019/project/project/library/lib/tpz013g3lt.lib)
[06/22 19:04:59     16s] **WARN: (TECHLIB-302):	No function defined for cell 'PVDD2POC'. The cell will only be used for analysis. (File /home/raid7_2/userb05/b05069/ICD2019/project/project/library/lib/tpz013g3lt.lib)
[06/22 19:04:59     16s] **WARN: (TECHLIB-302):	No function defined for cell 'PVDD2DGZ'. The cell will only be used for analysis. (File /home/raid7_2/userb05/b05069/ICD2019/project/project/library/lib/tpz013g3lt.lib)
[06/22 19:04:59     16s] **WARN: (TECHLIB-302):	No function defined for cell 'PVDD1DGZ'. The cell will only be used for analysis. (File /home/raid7_2/userb05/b05069/ICD2019/project/project/library/lib/tpz013g3lt.lib)
[06/22 19:04:59     17s] *** End library_loading (cpu=0.03min, real=0.03min, mem=20.3M, fe_cpu=0.28min, fe_real=1.33min, fe_mem=554.8M) ***
[06/22 19:04:59     17s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3XL' is defined in LEF but not in the timing library.
[06/22 19:04:59     17s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3XL' is defined in LEF but not in the timing library.
[06/22 19:04:59     17s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3X4' is defined in LEF but not in the timing library.
[06/22 19:04:59     17s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3X4' is defined in LEF but not in the timing library.
[06/22 19:04:59     17s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3X2' is defined in LEF but not in the timing library.
[06/22 19:04:59     17s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3X2' is defined in LEF but not in the timing library.
[06/22 19:04:59     17s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3X1' is defined in LEF but not in the timing library.
[06/22 19:04:59     17s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3X1' is defined in LEF but not in the timing library.
[06/22 19:04:59     17s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2XL' is defined in LEF but not in the timing library.
[06/22 19:04:59     17s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2XL' is defined in LEF but not in the timing library.
[06/22 19:04:59     17s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2X4' is defined in LEF but not in the timing library.
[06/22 19:04:59     17s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2X4' is defined in LEF but not in the timing library.
[06/22 19:04:59     17s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2X2' is defined in LEF but not in the timing library.
[06/22 19:04:59     17s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2X2' is defined in LEF but not in the timing library.
[06/22 19:04:59     17s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2X1' is defined in LEF but not in the timing library.
[06/22 19:04:59     17s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2X1' is defined in LEF but not in the timing library.
[06/22 19:04:59     17s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XNOR3XL' is defined in LEF but not in the timing library.
[06/22 19:04:59     17s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XNOR3XL' is defined in LEF but not in the timing library.
[06/22 19:04:59     17s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XNOR3X4' is defined in LEF but not in the timing library.
[06/22 19:04:59     17s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XNOR3X4' is defined in LEF but not in the timing library.
[06/22 19:04:59     17s] **WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
[06/22 19:04:59     17s] To increase the message display limit, refer to the product command reference manual.
[06/22 19:05:00     17s] *** Netlist is unique.
[06/22 19:05:00     17s] **WARN: (IMPFP-3961):	The techSite 'corner' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/22 19:05:00     17s] **WARN: (IMPFP-3961):	The techSite 'pad' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/22 19:05:00     17s] Loading preference file /home/raid7_2/userb05/b05069/ICD2019/project/project/layout/CONV_AfterSR.dat/gui.pref.tcl ...
[06/22 19:05:01     17s] **WARN: (IMPEXT-6202):	In addition to the technology file, the capacitance table file is specified for all the RC corners. If the technology file  is already specified for all the RC corners, the capacitance table file is not required for preRoute and postRoute extraction. In a new session, the capacitance table files can be removed from the create_rc_corner command to enable the technology file to be used for preRoute and postRoute (effort level medium/high/signoff) extraction engines.
[06/22 19:05:02     19s] **WARN: (IMPSYC-6163):	Command 'setDoAssign' is obsolete and will be made private and will be unsupported in future release. To avoid this warning, please remove the obsolete command from your script.
[06/22 19:05:02     19s] **WARN: (GLOBAL-100):	Global 'timing_enable_default_delay_arc' has become obsolete. It will be removed in the next release.
[06/22 19:05:18     20s] <CMD> verifyConnectivity -type special -noUnroutedNet -error 1000 -warning 50
[06/22 19:05:18     20s] VERIFY_CONNECTIVITY use new engine.
[06/22 19:05:18     20s] 
[06/22 19:05:18     20s] ******** Start: VERIFY CONNECTIVITY ********
[06/22 19:05:18     20s] Start Time: Sat Jun 22 19:05:18 2019
[06/22 19:05:18     20s] 
[06/22 19:05:18     20s] Design Name: CONV
[06/22 19:05:18     20s] Database Units: 2000
[06/22 19:05:18     20s] Design Boundary: (0.0000, 0.0000) (981.1800, 977.0300)
[06/22 19:05:18     20s] Error Limit = 1000; Warning Limit = 50
[06/22 19:05:18     20s] Check specified nets
[06/22 19:05:18     21s] **** 19:05:18 **** Processed 5000 nets.
[06/22 19:05:18     21s] **** 19:05:18 **** Processed 10000 nets.
[06/22 19:05:18     21s] **** 19:05:18 **** Processed 15000 nets.
[06/22 19:05:18     21s] **** 19:05:18 **** Processed 20000 nets.
[06/22 19:05:19     21s] **** 19:05:19 **** Processed 25000 nets.
[06/22 19:05:19     21s] **** 19:05:19 **** Processed 30000 nets.
[06/22 19:05:19     22s] **** 19:05:19 **** Processed 35000 nets.
[06/22 19:05:19     22s] **** 19:05:19 **** Processed 40000 nets.
[06/22 19:05:19     22s] **** 19:05:19 **** Processed 45000 nets.
[06/22 19:05:19     22s] **** 19:05:19 **** Processed 50000 nets.
[06/22 19:05:20     22s] **** 19:05:20 **** Processed 55000 nets.
[06/22 19:05:21     23s] 
[06/22 19:05:21     23s] Begin Summary 
[06/22 19:05:21     23s]   Found no problems or warnings.
[06/22 19:05:21     23s] End Summary
[06/22 19:05:21     23s] 
[06/22 19:05:21     23s] End Time: Sat Jun 22 19:05:21 2019
[06/22 19:05:21     23s] Time Elapsed: 0:00:03.0
[06/22 19:05:21     23s] 
[06/22 19:05:21     23s] ******** End: VERIFY CONNECTIVITY ********
[06/22 19:05:21     23s]   Verification Complete : 0 Viols.  0 Wrngs.
[06/22 19:05:21     23s]   (CPU Time: 0:00:02.9  MEM: 79.230M)
[06/22 19:05:21     23s] 
[06/22 19:05:26     24s] **WARN: (IMPTCM-125):	Option "-checkPinLayerForAccess" for command getPlaceMode is obsolete and will be ignored. It no longer has any effect and should be removed from your script.
[06/22 19:05:27     24s] <CMD> refinePlace -checkRoute 0 -preserveRouting 0 -rmAffectedRouting 0 -swapEEQ 0
[06/22 19:05:27     24s] Core basic site is TSM13SITE
[06/22 19:05:27     24s] Estimated cell power/ground rail width = 0.577 um
[06/22 19:05:27     24s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[06/22 19:05:27     24s] *** Starting refinePlace (0:00:24.5 mem=1007.8M) ***
[06/22 19:05:27     24s] Total net bbox length = 3.607e+06 (1.911e+06 1.696e+06) (ext = 3.513e+04)
[06/22 19:05:27     24s] Starting refinePlace ...
[06/22 19:05:27     24s] default core: bins with density >  0.75 =   49 % ( 306 / 625 )
[06/22 19:05:27     24s] Density distribution unevenness ratio = 6.392%
[06/22 19:05:28     24s]   Spread Effort: high, standalone mode, useDDP on.
[06/22 19:05:28     24s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.2, real=0:00:01.0, mem=1007.8MB) @(0:00:24.6 - 0:00:24.8).
[06/22 19:05:28     24s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/22 19:05:28     24s] wireLenOptFixPriorityInst 5867 inst fixed
[06/22 19:05:28     25s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/22 19:05:28     25s] [CPU] RefinePlace/Legalization (cpu=0:00:00.6, real=0:00:00.0, mem=1007.8MB) @(0:00:24.9 - 0:00:25.4).
[06/22 19:05:28     25s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/22 19:05:28     25s] 	Runtime: CPU: 0:00:00.8 REAL: 0:00:01.0 MEM: 1007.8MB
[06/22 19:05:28     25s] Statistics of distance of Instance movement in refine placement:
[06/22 19:05:28     25s]   maximum (X+Y) =         0.00 um
[06/22 19:05:28     25s]   mean    (X+Y) =         0.00 um
[06/22 19:05:28     25s] Summary Report:
[06/22 19:05:28     25s] Instances move: 0 (out of 51823 movable)
[06/22 19:05:28     25s] Instances flipped: 0
[06/22 19:05:28     25s] Mean displacement: 0.00 um
[06/22 19:05:28     25s] Max displacement: 0.00 um 
[06/22 19:05:28     25s] Total instances moved : 0
[06/22 19:05:28     25s] Total net bbox length = 3.607e+06 (1.911e+06 1.696e+06) (ext = 3.513e+04)
[06/22 19:05:28     25s] Runtime: CPU: 0:00:01.0 REAL: 0:00:01.0 MEM: 1007.8MB
[06/22 19:05:28     25s] [CPU] RefinePlace/total (cpu=0:00:01.0, real=0:00:01.0, mem=1007.8MB) @(0:00:24.5 - 0:00:25.5).
[06/22 19:05:28     25s] *** Finished refinePlace (0:00:25.5 mem=1007.8M) ***
[06/22 19:05:28     25s] Core basic site is TSM13SITE
[06/22 19:05:28     25s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[06/22 19:05:28     25s] default core: bins with density >  0.75 = 49.1 % ( 307 / 625 )
[06/22 19:05:28     25s] Density distribution unevenness ratio = 6.387%
[06/22 19:05:35     26s] <CMD> verifyConnectivity -type special -noUnroutedNet -error 1000 -warning 50
[06/22 19:05:35     26s] VERIFY_CONNECTIVITY use new engine.
[06/22 19:05:35     26s] 
[06/22 19:05:35     26s] ******** Start: VERIFY CONNECTIVITY ********
[06/22 19:05:35     26s] Start Time: Sat Jun 22 19:05:35 2019
[06/22 19:05:35     26s] 
[06/22 19:05:35     26s] Design Name: CONV
[06/22 19:05:35     26s] Database Units: 2000
[06/22 19:05:35     26s] Design Boundary: (0.0000, 0.0000) (981.1800, 977.0300)
[06/22 19:05:35     26s] Error Limit = 1000; Warning Limit = 50
[06/22 19:05:35     26s] Check specified nets
[06/22 19:05:35     26s] **** 19:05:35 **** Processed 5000 nets.
[06/22 19:05:35     26s] **** 19:05:35 **** Processed 10000 nets.
[06/22 19:05:35     26s] **** 19:05:35 **** Processed 15000 nets.
[06/22 19:05:35     26s] **** 19:05:35 **** Processed 20000 nets.
[06/22 19:05:36     26s] **** 19:05:36 **** Processed 25000 nets.
[06/22 19:05:36     27s] **** 19:05:36 **** Processed 30000 nets.
[06/22 19:05:36     27s] **** 19:05:36 **** Processed 35000 nets.
[06/22 19:05:36     27s] **** 19:05:36 **** Processed 40000 nets.
[06/22 19:05:36     27s] **** 19:05:36 **** Processed 45000 nets.
[06/22 19:05:36     27s] **** 19:05:36 **** Processed 50000 nets.
[06/22 19:05:37     27s] **** 19:05:37 **** Processed 55000 nets.
[06/22 19:05:38     28s] 
[06/22 19:05:38     28s] Begin Summary 
[06/22 19:05:38     28s]   Found no problems or warnings.
[06/22 19:05:38     28s] End Summary
[06/22 19:05:38     28s] 
[06/22 19:05:38     28s] End Time: Sat Jun 22 19:05:38 2019
[06/22 19:05:38     28s] Time Elapsed: 0:00:03.0
[06/22 19:05:38     28s] 
[06/22 19:05:38     28s] ******** End: VERIFY CONNECTIVITY ********
[06/22 19:05:38     28s]   Verification Complete : 0 Viols.  0 Wrngs.
[06/22 19:05:38     28s]   (CPU Time: 0:00:02.9  MEM: 3.230M)
[06/22 19:05:38     28s] 
[06/22 19:05:47     29s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[06/22 19:06:26     31s] *** Setting net attribute for specified net group...
[06/22 19:06:26     31s] *** setAttribute -net {@clock}  -avoid_detour true -weight 10 -preferred_extra_space 1
[06/22 19:06:26     31s] *** No nets need to be processed.
[06/22 19:06:38     32s] <CMD> setNanoRouteMode -quiet -routeInsertAntennaDiode 1
[06/22 19:06:38     32s] <CMD> setNanoRouteMode -quiet -routeAntennaCellName ANTENNA
[06/22 19:06:38     32s] <CMD> setNanoRouteMode -quiet -timingEngine {}
[06/22 19:06:38     32s] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven 1
[06/22 19:06:38     32s] <CMD> setNanoRouteMode -quiet -routeWithSiDriven 1
[06/22 19:06:38     32s] <CMD> setNanoRouteMode -quiet -routeWithSiPostRouteFix 0
[06/22 19:06:38     32s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[06/22 19:06:38     32s] <CMD> setNanoRouteMode -quiet -drouteStartIteration default
[06/22 19:06:38     32s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[06/22 19:06:38     32s] <CMD> setNanoRouteMode -quiet -routeTopRoutingLayer default
[06/22 19:06:38     32s] <CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer default
[06/22 19:06:38     32s] <CMD> setNanoRouteMode -quiet -drouteEndIteration default
[06/22 19:06:38     32s] **WARN: (IMPTCM-77):	Option "-routeEcoOnlyInLayers" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[06/22 19:06:38     32s] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven true
[06/22 19:06:38     32s] <CMD> setNanoRouteMode -quiet -routeWithSiDriven true
[06/22 19:06:38     32s] Running Native NanoRoute ...
[06/22 19:06:38     32s] <CMD> routeDesign -globalDetail
[06/22 19:06:38     32s] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 919.77 (MB), peak = 920.14 (MB)
[06/22 19:06:38     32s] #WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
[06/22 19:06:38     32s] #**INFO: setDesignMode -flowEffort standard
[06/22 19:06:38     32s] #**INFO: mulit-cut via swapping is disabled by user.
[06/22 19:06:38     32s] #**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
[06/22 19:06:38     32s] #**INFO: auto set of routeReserveSpaceForMultiCut to true
[06/22 19:06:38     32s] #**INFO: auto set of routeConcurrentMinimizeViaCountEffort to high
[06/22 19:06:38     32s] Core basic site is TSM13SITE
[06/22 19:06:38     32s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[06/22 19:06:38     32s] Begin checking placement ... (start mem=1011.8M, init mem=1011.8M)
[06/22 19:06:38     32s] *info: Placed = 52330          (Fixed = 507)
[06/22 19:06:38     32s] *info: Unplaced = 0           
[06/22 19:06:38     32s] Placement Density:74.49%(601905/808025)
[06/22 19:06:38     32s] Placement Density (including fixed std cells):74.49%(601905/808025)
[06/22 19:06:38     32s] Finished checkPlace (cpu: total=0:00:00.3, vio checks=0:00:00.2; mem=1011.8M)
[06/22 19:06:38     32s] #**INFO: honoring user setting for routeWithTimingDriven set to true
[06/22 19:06:38     32s] #**INFO: honoring user setting for routeWithSiDriven set to true
[06/22 19:06:38     32s] #WARNING (NRIG-87) Timing file "" not found, resetting timing engine to default for this session.
[06/22 19:06:38     32s] **WARN: (IMPCK-8086):	The command changeUseClockNetStatus is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.
[06/22 19:06:38     32s] 
[06/22 19:06:38     32s] changeUseClockNetStatus Option :  -noFixedNetWires 
[06/22 19:06:38     32s] *** Changed status on (501) nets in Clock.
[06/22 19:06:38     32s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1011.8M) ***
[06/22 19:06:38     32s] #View pruning: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 920.11 (MB), peak = 920.14 (MB)
[06/22 19:06:38     32s] 
[06/22 19:06:38     32s] globalDetailRoute
[06/22 19:06:38     32s] 
[06/22 19:06:38     32s] #setNanoRouteMode -droutePostRouteSpreadWire "1"
[06/22 19:06:38     32s] #setNanoRouteMode -routeAntennaCellName "ANTENNA"
[06/22 19:06:38     32s] #setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
[06/22 19:06:38     32s] #setNanoRouteMode -routeInsertAntennaDiode true
[06/22 19:06:38     32s] #setNanoRouteMode -routeReserveSpaceForMultiCut true
[06/22 19:06:38     32s] #setNanoRouteMode -routeWithSiDriven true
[06/22 19:06:38     32s] #setNanoRouteMode -routeWithTimingDriven true
[06/22 19:06:38     32s] #Start globalDetailRoute on Sat Jun 22 19:06:38 2019
[06/22 19:06:38     32s] #
[06/22 19:06:38     32s] #Generating timing data, please wait...
[06/22 19:06:38     32s] #55885 total nets, 501 already routed, 501 will ignore in trialRoute
[06/22 19:06:38     32s] [NR-eGR] Detected a user setting of 'setTrialRouteModePrv -handlePreroute true' which was ignored.
[06/22 19:06:41     35s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[06/22 19:06:42     35s] #Reporting timing...
[06/22 19:06:44     38s] AAE_INFO: Cdb files are: 
[06/22 19:06:44     38s]  	/home/raid7_2/userb05/b05069/ICD2019/project/project/layout/CONV_AfterSR.dat/libs/mmmc/slow.cdB
[06/22 19:06:44     38s] 	/home/raid7_2/userb05/b05069/ICD2019/project/project/layout/CONV_AfterSR.dat/libs/mmmc/fast.cdB
[06/22 19:06:44     38s]  
[06/22 19:06:44     38s] Start AAE Lib Loading. (MEM=1144.63)
[06/22 19:06:49     38s] End AAE Lib Loading. (MEM=1393.48 CPU=0:00:00.6 Real=0:00:05.0)
[06/22 19:06:49     38s] End AAE Lib Interpolated Model. (MEM=1393.48 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/22 19:06:49     38s] First Iteration Infinite Tw... 
[06/22 19:06:51     40s] **WARN: (IMPESI-3014):	The RC network is incomplete for net reset. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[06/22 19:06:51     40s] **WARN: (IMPESI-3014):	The RC network is incomplete for net cdata_wr[19]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[06/22 19:06:51     40s] **WARN: (IMPESI-3014):	The RC network is incomplete for net cdata_wr[18]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[06/22 19:06:51     40s] **WARN: (IMPESI-3014):	The RC network is incomplete for net cdata_wr[17]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[06/22 19:06:51     41s] **WARN: (IMPESI-3014):	The RC network is incomplete for net cdata_wr[15]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[06/22 19:06:53     42s] **WARN: (IMPESI-3014):	The RC network is incomplete for net caddr_wr[3]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[06/22 19:06:53     42s] **WARN: (IMPESI-3014):	The RC network is incomplete for net iaddr[10]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[06/22 19:06:53     42s] **WARN: (IMPESI-3014):	The RC network is incomplete for net iaddr[11]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[06/22 19:06:53     42s] **WARN: (IMPESI-3014):	The RC network is incomplete for net iaddr[9]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[06/22 19:06:53     42s] **WARN: (IMPESI-3014):	The RC network is incomplete for net iaddr[5]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[06/22 19:06:53     42s] **WARN: (IMPESI-3014):	The RC network is incomplete for net iaddr[8]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[06/22 19:06:53     42s] **WARN: (IMPESI-3014):	The RC network is incomplete for net iaddr[6]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[06/22 19:06:53     42s] **WARN: (IMPESI-3014):	The RC network is incomplete for net iaddr[2]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[06/22 19:06:53     42s] **WARN: (IMPESI-3014):	The RC network is incomplete for net caddr_wr[5]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[06/22 19:06:53     42s] **WARN: (IMPESI-3014):	The RC network is incomplete for net cdata_wr[9]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[06/22 19:06:53     42s] **WARN: (IMPESI-3014):	The RC network is incomplete for net caddr_wr[11]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[06/22 19:06:53     42s] **WARN: (IMPESI-3014):	The RC network is incomplete for net cdata_wr[4]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[06/22 19:06:53     42s] **WARN: (IMPESI-3014):	The RC network is incomplete for net caddr_wr[10]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[06/22 19:06:53     42s] **WARN: (IMPESI-3014):	The RC network is incomplete for net caddr_wr[1]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[06/22 19:06:53     42s] **WARN: (IMPESI-3014):	The RC network is incomplete for net caddr_wr[7]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[06/22 19:06:53     42s] **WARN: (EMS-27):	Message (IMPESI-3014) has exceeded the current message display limit of 20.
[06/22 19:06:53     42s] To increase the message display limit, refer to the product command reference manual.
[06/22 19:06:59     48s] Total number of fetched objects 59754
[06/22 19:06:59     48s] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[06/22 19:06:59     48s] End delay calculation. (MEM=1394.57 CPU=0:00:08.2 REAL=0:00:08.0)
[06/22 19:07:01     50s] #Normalized TNS: 1000.00 8.00 0.00 0.00 0.00 0.00
[06/22 19:07:01     50s] #Stage 1: cpu time = 00:00:15, elapsed time = 00:00:20, memory = 1139.88 (MB), peak = 1207.25 (MB)
[06/22 19:07:01     50s] #Library Standard Delay: 35.20ps
[06/22 19:07:01     50s] #Slack threshold: 70.40ps
[06/22 19:07:02     51s] #*** Analyzed 0 timing critical paths
[06/22 19:07:04     53s] #Stage 2: cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1142.51 (MB), peak = 1207.25 (MB)
[06/22 19:07:10     59s] #Stage 3: cpu time = 00:00:06, elapsed time = 00:00:06, memory = 1148.39 (MB), peak = 1207.25 (MB)
[06/22 19:07:12     61s] **WARN: (TCLCMD-1403):	'The -tcl_list output format of report_timing will not be supported in future releases of the software.   Path collections generated by 'report_timing -collection'  can be used instead for programmatic access to timing report data. The  report_timing -tcl_list will continue to work in this release - but, you should update your scripts to use path collections so that they are compatible with future releases.'
[06/22 19:07:14     63s] #Stage 4: cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1148.43 (MB), peak = 1207.25 (MB)
[06/22 19:07:14     63s] #
[06/22 19:07:14     63s] #*** Enable low timing-driven effort with mode 0.
[06/22 19:07:14     63s] #Dump tif for version 2.1
[06/22 19:07:20     69s] **WARN: (IMPEXT-3493):	The design extraction status has been reset by set_analysis_view/update_rc_corner or setExtractRCMode  command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
[06/22 19:07:20     69s] #Generating timing data took: cpu time = 00:00:34, elapsed time = 00:00:39, memory = 1053.61 (MB), peak = 1207.25 (MB)
[06/22 19:07:20     69s] #Done generating timing data.
[06/22 19:07:20     69s] #WARNING (NRDB-728) PIN QA[0] in CELL_VIEW RF2SH64x16 does not have antenna diff area.
[06/22 19:07:20     69s] #WARNING (NRDB-728) PIN QA[1] in CELL_VIEW RF2SH64x16 does not have antenna diff area.
[06/22 19:07:20     69s] #WARNING (NRDB-728) PIN QA[2] in CELL_VIEW RF2SH64x16 does not have antenna diff area.
[06/22 19:07:20     69s] #WARNING (NRDB-728) PIN QA[3] in CELL_VIEW RF2SH64x16 does not have antenna diff area.
[06/22 19:07:20     69s] #WARNING (NRDB-728) PIN QA[4] in CELL_VIEW RF2SH64x16 does not have antenna diff area.
[06/22 19:07:20     69s] #WARNING (NRDB-728) PIN QA[5] in CELL_VIEW RF2SH64x16 does not have antenna diff area.
[06/22 19:07:20     69s] #WARNING (NRDB-728) PIN QA[6] in CELL_VIEW RF2SH64x16 does not have antenna diff area.
[06/22 19:07:20     69s] #WARNING (NRDB-728) PIN QA[7] in CELL_VIEW RF2SH64x16 does not have antenna diff area.
[06/22 19:07:20     69s] #WARNING (NRDB-728) PIN QA[8] in CELL_VIEW RF2SH64x16 does not have antenna diff area.
[06/22 19:07:20     69s] #WARNING (NRDB-728) PIN QA[9] in CELL_VIEW RF2SH64x16 does not have antenna diff area.
[06/22 19:07:20     69s] #WARNING (NRDB-728) PIN QA[10] in CELL_VIEW RF2SH64x16 does not have antenna diff area.
[06/22 19:07:20     69s] #WARNING (NRDB-728) PIN QA[11] in CELL_VIEW RF2SH64x16 does not have antenna diff area.
[06/22 19:07:20     69s] #WARNING (NRDB-728) PIN QA[12] in CELL_VIEW RF2SH64x16 does not have antenna diff area.
[06/22 19:07:20     69s] #WARNING (NRDB-728) PIN QA[13] in CELL_VIEW RF2SH64x16 does not have antenna diff area.
[06/22 19:07:20     69s] #WARNING (NRDB-728) PIN QA[14] in CELL_VIEW RF2SH64x16 does not have antenna diff area.
[06/22 19:07:20     69s] #WARNING (NRDB-728) PIN QA[15] in CELL_VIEW RF2SH64x16 does not have antenna diff area.
[06/22 19:07:20     69s] #WARNING (NRDB-728) PIN C in CELL_VIEW PRUW24DGZ does not have antenna diff area.
[06/22 19:07:20     69s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW PRUW24DGZ does not have antenna diff area.
[06/22 19:07:20     69s] #WARNING (NRDB-728) PIN C in CELL_VIEW PRUW16DGZ does not have antenna diff area.
[06/22 19:07:20     69s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW PRUW16DGZ does not have antenna diff area.
[06/22 19:07:20     69s] #WARNING (EMS-27) Message (NRDB-728) has exceeded the current message display limit of 20.
[06/22 19:07:20     69s] #To increase the message display limit, refer to the product command reference manual.
[06/22 19:07:21     70s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/clk of net clk because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[06/22 19:07:21     70s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/reset of net reset because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[06/22 19:07:21     70s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/busy of net busy because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[06/22 19:07:21     70s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/ready of net ready because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[06/22 19:07:21     70s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[11] of net iaddr[11] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[06/22 19:07:21     70s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[10] of net iaddr[10] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[06/22 19:07:21     70s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[9] of net iaddr[9] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[06/22 19:07:21     70s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[8] of net iaddr[8] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[06/22 19:07:21     70s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[7] of net iaddr[7] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[06/22 19:07:21     70s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[6] of net iaddr[6] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[06/22 19:07:21     70s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[5] of net iaddr[5] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[06/22 19:07:21     70s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[4] of net iaddr[4] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[06/22 19:07:21     70s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[3] of net iaddr[3] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[06/22 19:07:21     70s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[2] of net iaddr[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[06/22 19:07:21     70s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[1] of net iaddr[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[06/22 19:07:21     70s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[0] of net iaddr[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[06/22 19:07:21     70s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/idata[19] of net idata[19] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[06/22 19:07:21     70s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/idata[18] of net idata[18] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[06/22 19:07:21     70s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/idata[17] of net idata[17] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[06/22 19:07:21     70s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/idata[16] of net idata[16] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[06/22 19:07:21     70s] #WARNING (EMS-27) Message (NRIG-39) has exceeded the current message display limit of 20.
[06/22 19:07:21     70s] #To increase the message display limit, refer to the product command reference manual.
[06/22 19:07:21     70s] ### Net info: total nets: 55920
[06/22 19:07:21     70s] ### Net info: dirty nets: 163
[06/22 19:07:21     70s] ### Net info: marked as disconnected nets: 0
[06/22 19:07:21     70s] ### Net info: fully routed nets: 321
[06/22 19:07:21     70s] ### Net info: trivial (single pin) nets: 0
[06/22 19:07:21     70s] ### Net info: unrouted nets: 55419
[06/22 19:07:21     70s] ### Net info: re-extraction nets: 180
[06/22 19:07:21     70s] ### Net info: ignored nets: 0
[06/22 19:07:21     70s] ### Net info: skip routing nets: 0
[06/22 19:07:22     70s] ### import route signature (0) = 1167608692
[06/22 19:07:22     71s] #WARNING (NRDB-976) The TRACK STEP 0.4100 for preferred direction tracks is smaller than the PITCH 0.6150 for LAYER METAL7. This will cause routability problems for NanoRoute.
[06/22 19:07:22     71s] #Start reading timing information from file .timing_file_77778.tif.gz ...
[06/22 19:07:22     71s] #Read in timing information for 105 ports, 52330 instances from timing file .timing_file_77778.tif.gz.
[06/22 19:07:22     71s] #NanoRoute Version 17.11-s080_1 NR170721-2155/17_11-UB
[06/22 19:07:22     71s] #RTESIG:78da8d93c14ec3300c8639f31456b74391581ba74d931c071a5c5041d386b8451debb64a
[06/22 19:07:22     71s] #       5d33a529f0f844709deafa16e5cb6ffbb7339bbfafd610a14c10173d53cc20946b944c72
[06/22 19:07:22     71s] #       5c7014224569c2d5f621ba9dcd5fdf36b960018f20eebd6bbae33d0c7deda0afbd0fa7bb
[06/22 19:07:22     71s] #       7fa6283238546d5f43bcb3b6bdca4814e0dd308a700551eacf97b4e93afb35f4c6d7e78b
[06/22 19:07:22     71s] #       912194f9acf65c9b1d13acd0c66d9f4ee225edaace3a3bf8da8447e6a37c7cfec134f1cd
[06/22 19:07:22     71s] #       39681a575facf398ecc76b97128125413604c487d656fe3aa7830fa7e67822e4b49824a7
[06/22 19:07:22     71s] #       98a2ec50135c5585821ce2a6f3f5b176d791d0e082b35014238b520588499c024c04c969
[06/22 19:07:22     71s] #       86c027e869262933344e40484b759ed348412222874c249cee2b4c90d2921944adfd1edf
[06/22 19:07:22     71s] #       2aad905c05ad35950c59d8ce68596e5665b91ccf8818663261df3193a4a598699ac9c5df
[06/22 19:07:22     71s] #       3f243dc55cd17de69af62b407c44e8e6175a888fa4
[06/22 19:07:22     71s] #
[06/22 19:07:22     71s] #RTESIG:78da8d93c14ec3300c8639f31456b74391581ba74d931c071a5c5041d386b8451debb64a
[06/22 19:07:22     71s] #       5d33a529f0f844709deafa16e5cb6ffbb7339bbfafd610a14c10173d53cc20946b944c72
[06/22 19:07:22     71s] #       5c7014224569c2d5f621ba9dcd5fdf36b960018f20eebd6bbae33d0c7deda0afbd0fa7bb
[06/22 19:07:22     71s] #       7fa6283238546d5f43bcb3b6bdca4814e0dd308a700551eacf97b4e93afb35f4c6d7e78b
[06/22 19:07:22     71s] #       912194f9acf65c9b1d13acd0c66d9f4ee225edaace3a3bf8da8447e6a37c7cfec134f1cd
[06/22 19:07:22     71s] #       39681a575facf398ecc76b97128125413604c487d656fe3aa7830fa7e67822e4b49824a7
[06/22 19:07:22     71s] #       98a2ec50135c5585821ce2a6f3f5b176d791d0e082b35014238b520588499c024c04c969
[06/22 19:07:22     71s] #       86c027e869262933344e40484b759ed348412222874c249cee2b4c90d2921944adfd1edf
[06/22 19:07:22     71s] #       2aad905c05ad35950c59d8ce68596e5665b91ccf8818663261df3193a4a598699ac9c5df
[06/22 19:07:22     71s] #       3f243dc55cd17de69af62b407c44e8e6175a888fa4
[06/22 19:07:22     71s] #
[06/22 19:07:22     71s] #Start routing data preparation on Sat Jun 22 19:07:22 2019
[06/22 19:07:22     71s] #
[06/22 19:07:22     71s] #WARNING (NRDB-2077) The below via enclosure for LAYER METAL1 is not specified for width 0.1600.
[06/22 19:07:22     71s] #WARNING (NRDB-2078) The above via enclosure for LAYER METAL2 is not specified for width 0.2000.
[06/22 19:07:22     71s] #WARNING (NRDB-2077) The below via enclosure for LAYER METAL1 is not specified for width 0.1600.
[06/22 19:07:22     71s] #WARNING (NRDB-2078) The above via enclosure for LAYER METAL2 is not specified for width 0.2000.
[06/22 19:07:22     71s] #WARNING (NRDB-2077) The below via enclosure for LAYER METAL2 is not specified for width 0.2000.
[06/22 19:07:22     71s] #WARNING (NRDB-2078) The above via enclosure for LAYER METAL3 is not specified for width 0.2000.
[06/22 19:07:22     71s] #WARNING (NRDB-2077) The below via enclosure for LAYER METAL2 is not specified for width 0.2000.
[06/22 19:07:22     71s] #WARNING (NRDB-2078) The above via enclosure for LAYER METAL3 is not specified for width 0.2000.
[06/22 19:07:22     71s] #WARNING (NRDB-2077) The below via enclosure for LAYER METAL3 is not specified for width 0.2000.
[06/22 19:07:22     71s] #WARNING (NRDB-2078) The above via enclosure for LAYER METAL4 is not specified for width 0.2000.
[06/22 19:07:22     71s] #WARNING (NRDB-2077) The below via enclosure for LAYER METAL3 is not specified for width 0.2000.
[06/22 19:07:22     71s] #WARNING (NRDB-2078) The above via enclosure for LAYER METAL4 is not specified for width 0.2000.
[06/22 19:07:22     71s] #WARNING (NRDB-2077) The below via enclosure for LAYER METAL4 is not specified for width 0.2000.
[06/22 19:07:22     71s] #WARNING (NRDB-2078) The above via enclosure for LAYER METAL5 is not specified for width 0.2000.
[06/22 19:07:22     71s] #WARNING (NRDB-2077) The below via enclosure for LAYER METAL4 is not specified for width 0.2000.
[06/22 19:07:22     71s] #WARNING (NRDB-2078) The above via enclosure for LAYER METAL5 is not specified for width 0.2000.
[06/22 19:07:22     71s] #WARNING (NRDB-2077) The below via enclosure for LAYER METAL5 is not specified for width 0.2000.
[06/22 19:07:22     71s] #WARNING (NRDB-2078) The above via enclosure for LAYER METAL6 is not specified for width 0.2000.
[06/22 19:07:22     71s] #WARNING (NRDB-2077) The below via enclosure for LAYER METAL5 is not specified for width 0.2000.
[06/22 19:07:22     71s] #WARNING (NRDB-2078) The above via enclosure for LAYER METAL6 is not specified for width 0.2000.
[06/22 19:07:22     71s] #WARNING (NRDB-2077) The below via enclosure for LAYER METAL6 is not specified for width 0.2000.
[06/22 19:07:22     71s] #WARNING (NRDB-2078) The above via enclosure for LAYER METAL7 is not specified for width 0.2000.
[06/22 19:07:22     71s] #WARNING (NRDB-2077) The below via enclosure for LAYER METAL6 is not specified for width 0.2000.
[06/22 19:07:22     71s] #WARNING (NRDB-2078) The above via enclosure for LAYER METAL7 is not specified for width 0.2000.
[06/22 19:07:22     71s] #WARNING (NRDB-2077) The below via enclosure for LAYER METAL7 is not specified for width 0.2000.
[06/22 19:07:22     71s] #WARNING (NRDB-2078) The above via enclosure for LAYER METAL8 is not specified for width 0.4400.
[06/22 19:07:22     71s] #WARNING (NRDB-2077) The below via enclosure for LAYER METAL7 is not specified for width 0.2000.
[06/22 19:07:22     71s] #WARNING (NRDB-2078) The above via enclosure for LAYER METAL8 is not specified for width 0.4400.
[06/22 19:07:22     71s] #WARNING (NRDB-2077) The below via enclosure for LAYER METAL1 is not specified for width 0.2000.
[06/22 19:07:22     71s] #WARNING (NRDB-2078) The above via enclosure for LAYER METAL2 is not specified for width 0.2000.
[06/22 19:07:22     71s] #WARNING (NRDB-2077) The below via enclosure for LAYER METAL1 is not specified for width 0.2000.
[06/22 19:07:22     71s] #WARNING (NRDB-2078) The above via enclosure for LAYER METAL2 is not specified for width 0.2000.
[06/22 19:07:22     71s] #WARNING (NRDB-2077) The below via enclosure for LAYER METAL2 is not specified for width 0.2000.
[06/22 19:07:22     71s] #WARNING (NRDB-2078) The above via enclosure for LAYER METAL3 is not specified for width 0.2000.
[06/22 19:07:22     71s] #WARNING (NRDB-2077) The below via enclosure for LAYER METAL2 is not specified for width 0.2000.
[06/22 19:07:22     71s] #WARNING (NRDB-2078) The above via enclosure for LAYER METAL3 is not specified for width 0.2000.
[06/22 19:07:22     71s] #WARNING (NRDB-2077) The below via enclosure for LAYER METAL3 is not specified for width 0.2000.
[06/22 19:07:22     71s] #WARNING (NRDB-2078) The above via enclosure for LAYER METAL4 is not specified for width 0.2000.
[06/22 19:07:22     71s] #WARNING (NRDB-2077) The below via enclosure for LAYER METAL3 is not specified for width 0.2000.
[06/22 19:07:22     71s] #WARNING (NRDB-2078) The above via enclosure for LAYER METAL4 is not specified for width 0.2000.
[06/22 19:07:22     71s] #WARNING (EMS-27) Message (NRDB-2077) has exceeded the current message display limit of 20.
[06/22 19:07:22     71s] #To increase the message display limit, refer to the product command reference manual.
[06/22 19:07:22     71s] #WARNING (EMS-27) Message (NRDB-2078) has exceeded the current message display limit of 20.
[06/22 19:07:22     71s] #To increase the message display limit, refer to the product command reference manual.
[06/22 19:07:23     71s] #Minimum voltage of a net in the design = 0.000.
[06/22 19:07:23     71s] #Maximum voltage of a net in the design = 1.320.
[06/22 19:07:23     71s] #Voltage range [0.000 - 0.000] has 1 net.
[06/22 19:07:23     71s] #Voltage range [1.080 - 1.320] has 1 net.
[06/22 19:07:23     71s] #Voltage range [0.000 - 1.320] has 55918 nets.
[06/22 19:07:33     82s] # METAL1       H   Track-Pitch = 0.4100    Line-2-Via Pitch = 0.3650
[06/22 19:07:33     82s] # METAL2       V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.4100
[06/22 19:07:33     82s] # METAL3       H   Track-Pitch = 0.4100    Line-2-Via Pitch = 0.4100
[06/22 19:07:33     82s] # METAL4       V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.4100
[06/22 19:07:33     82s] # METAL5       H   Track-Pitch = 0.4100    Line-2-Via Pitch = 0.4100
[06/22 19:07:33     82s] # METAL6       V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.4100
[06/22 19:07:33     82s] # METAL7       H   Track-Pitch = 0.4100    Line-2-Via Pitch = 0.4100
[06/22 19:07:33     82s] # METAL8       V   Track-Pitch = 1.1500    Line-2-Via Pitch = 0.9500
[06/22 19:07:33     82s] #Regenerating Ggrids automatically.
[06/22 19:07:33     82s] #Auto generating G-grids with size=15 tracks, using layer METAL3's pitch = 0.4100.
[06/22 19:07:33     82s] #Using automatically generated G-grids.
[06/22 19:07:33     82s] #Done routing data preparation.
[06/22 19:07:33     82s] #cpu time = 00:00:11, elapsed time = 00:00:11, memory = 1184.73 (MB), peak = 1207.25 (MB)
[06/22 19:07:33     82s] #
[06/22 19:07:33     82s] #Summary of active signal nets routing constraints set by OPT:
[06/22 19:07:33     82s] #	preferred routing layers      : 0
[06/22 19:07:33     82s] #	preferred routing layer effort: 0
[06/22 19:07:33     82s] #	preferred extra space         : 0
[06/22 19:07:33     82s] #	preferred multi-cut via       : 0
[06/22 19:07:33     82s] #	avoid detour                  : 0
[06/22 19:07:33     82s] #	expansion ratio               : 0
[06/22 19:07:33     82s] #	net priority                  : 0
[06/22 19:07:33     82s] #	s2s control                   : 0
[06/22 19:07:33     82s] #	avoid chaining                : 0
[06/22 19:07:33     82s] #	inst-based stacking via       : 0
[06/22 19:07:33     82s] #
[06/22 19:07:33     82s] #Summary of active signal nets routing constraints set by USER:
[06/22 19:07:33     82s] #	preferred routing layers      : 0
[06/22 19:07:33     82s] #	preferred routing layer effort     : 0
[06/22 19:07:33     82s] #	preferred extra space              : 0
[06/22 19:07:33     82s] #	preferred multi-cut via            : 0
[06/22 19:07:33     82s] #	avoid detour                       : 0
[06/22 19:07:33     82s] #	net weight                         : 0
[06/22 19:07:33     82s] #	avoid chaining                     : 0
[06/22 19:07:33     82s] #	cell-based stacking via (required) : 0
[06/22 19:07:33     82s] #	cell-based stacking via (optional) : 0
[06/22 19:07:33     82s] #
[06/22 19:07:33     82s] #Start timing driven prevention iteration
[06/22 19:07:33     82s] #
[06/22 19:07:33     82s] #--------------------------------------------------------
[06/22 19:07:33     82s] # Summary of active signal nets routing constraints
[06/22 19:07:33     82s] #  Avoid Detour             : 0
[06/22 19:07:33     82s] #  Max Expansion Ratio      : 0
[06/22 19:07:33     82s] #  Cell-based Stacking Via  : 0
[06/22 19:07:33     82s] #  Inst-based Stacking Via  : 0
[06/22 19:07:33     82s] #  Prefer Extra Space       : 0
[06/22 19:07:33     82s] #  Prefer Multi-cut Via     : 0
[06/22 19:07:33     82s] #  S2s Control              : 0
[06/22 19:07:33     82s] #  Preferred Layer Effort   : 0
[06/22 19:07:33     82s] #  Bottom Preferred Layer
[06/22 19:07:33     82s] #
[06/22 19:07:33     82s] #--------------------------------------------------------
[06/22 19:07:33     82s] #Done timing-driven prevention
[06/22 19:07:33     82s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1198.05 (MB), peak = 1207.25 (MB)
[06/22 19:07:33     82s] #Merging special wires...
[06/22 19:07:33     82s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 661.9050 89.6500 ) on METAL1 for NET CTS_1829. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[06/22 19:07:33     82s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 404.8900 699.2200 ) on METAL1 for NET CTS_1489. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[06/22 19:07:33     82s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 620.4500 635.7350 ) on METAL1 for NET CTS_1656. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[06/22 19:07:33     82s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 381.4300 662.3200 ) on METAL1 for NET CTS_1481. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[06/22 19:07:33     82s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 717.9700 212.1400 ) on METAL1 for NET CTS_1814. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[06/22 19:07:33     82s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 704.1700 212.1400 ) on METAL1 for NET CTS_1814. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[06/22 19:07:33     82s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 223.1900 861.5800 ) on METAL1 for NET CTS_1560. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[06/22 19:07:33     82s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 371.3100 525.0350 ) on METAL1 for NET CTS_1514. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[06/22 19:07:33     82s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 704.6300 285.9400 ) on METAL1 for NET CTS_1757. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[06/22 19:07:33     82s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 267.1700 281.4950 ) on METAL1 for NET CTS_1910. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[06/22 19:07:33     82s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 652.3950 89.9800 ) on METAL1 for NET CTS_1828. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[06/22 19:07:33     82s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 637.9850 89.6500 ) on METAL1 for NET CTS_1828. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[06/22 19:07:33     82s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 319.7900 687.3950 ) on METAL1 for NET CTS_1477. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[06/22 19:07:33     82s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 346.0100 429.0950 ) on METAL1 for NET CTS_1503. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[06/22 19:07:33     82s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 365.3300 404.0200 ) on METAL1 for NET CTS_1503. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[06/22 19:07:33     82s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 342.7900 404.0200 ) on METAL1 for NET CTS_1503. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[06/22 19:07:33     82s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 353.3700 318.3950 ) on METAL1 for NET CTS_1497. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[06/22 19:07:33     82s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 352.9100 802.5400 ) on METAL1 for NET CTS_1564. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[06/22 19:07:33     82s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 344.1700 802.5400 ) on METAL1 for NET CTS_1564. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[06/22 19:07:33     82s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 334.0500 802.5400 ) on METAL1 for NET CTS_1564. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[06/22 19:07:33     82s] #WARNING (EMS-27) Message (NRDB-1005) has exceeded the current message display limit of 20.
[06/22 19:07:33     82s] #To increase the message display limit, refer to the product command reference manual.
[06/22 19:07:34     82s] #
[06/22 19:07:34     82s] #Connectivity extraction summary:
[06/22 19:07:34     82s] #180 routed nets are extracted.
[06/22 19:07:34     82s] #    43 (0.08%) extracted nets are partially routed.
[06/22 19:07:34     82s] #321 routed net(s) are imported.
[06/22 19:07:34     82s] #55378 (99.03%) nets are without wires.
[06/22 19:07:34     82s] #41 nets are fixed|skipped|trivial (not extracted).
[06/22 19:07:34     82s] #Total number of nets = 55920.
[06/22 19:07:34     82s] #
[06/22 19:07:34     82s] #
[06/22 19:07:34     82s] #Finished routing data preparation on Sat Jun 22 19:07:34 2019
[06/22 19:07:34     82s] #
[06/22 19:07:34     82s] #Cpu time = 00:00:00
[06/22 19:07:34     82s] #Elapsed time = 00:00:00
[06/22 19:07:34     82s] #Increased memory = 0.45 (MB)
[06/22 19:07:34     82s] #Total memory = 1198.53 (MB)
[06/22 19:07:34     82s] #Peak memory = 1207.25 (MB)
[06/22 19:07:34     82s] #
[06/22 19:07:34     82s] #
[06/22 19:07:34     82s] #Start global routing on Sat Jun 22 19:07:34 2019
[06/22 19:07:34     82s] #
[06/22 19:07:34     82s] #Number of eco nets is 43
[06/22 19:07:34     82s] #
[06/22 19:07:34     82s] #Start global routing data preparation on Sat Jun 22 19:07:34 2019
[06/22 19:07:34     82s] #
[06/22 19:07:34     82s] #Start routing resource analysis on Sat Jun 22 19:07:34 2019
[06/22 19:07:34     82s] #
[06/22 19:07:34     83s] #Routing resource analysis is done on Sat Jun 22 19:07:34 2019
[06/22 19:07:34     83s] #
[06/22 19:07:34     83s] #  Resource Analysis:
[06/22 19:07:34     83s] #
[06/22 19:07:34     83s] #               Routing  #Avail      #Track     #Total     %Gcell
[06/22 19:07:34     83s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[06/22 19:07:34     83s] #  --------------------------------------------------------------
[06/22 19:07:34     83s] #  METAL1         H        2383           0       25440    81.80%
[06/22 19:07:34     83s] #  METAL2         V        2133           0       25440     0.00%
[06/22 19:07:34     83s] #  METAL3         H        2383           0       25440     0.00%
[06/22 19:07:34     83s] #  METAL4         V        2133           0       25440     0.00%
[06/22 19:07:34     83s] #  METAL5         H        2383           0       25440     0.00%
[06/22 19:07:34     83s] #  METAL6         V        2092          41       25440     1.21%
[06/22 19:07:34     83s] #  METAL7         H        2340          43       25440     1.22%
[06/22 19:07:34     83s] #  METAL8         V         853           0       25440     0.00%
[06/22 19:07:34     83s] #  --------------------------------------------------------------
[06/22 19:07:34     83s] #  Total                  16700       0.47%      203520    10.53%
[06/22 19:07:34     83s] #
[06/22 19:07:34     83s] #  263 nets (0.47%) with 1 preferred extra spacing.
[06/22 19:07:34     83s] #
[06/22 19:07:34     83s] #
[06/22 19:07:34     83s] #
[06/22 19:07:34     83s] #Global routing data preparation is done on Sat Jun 22 19:07:34 2019
[06/22 19:07:34     83s] #
[06/22 19:07:34     83s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1202.40 (MB), peak = 1207.25 (MB)
[06/22 19:07:34     83s] #
[06/22 19:07:34     83s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1203.15 (MB), peak = 1207.25 (MB)
[06/22 19:07:34     83s] #
[06/22 19:07:34     83s] #Skip 1/3 round for no nets in the round...
[06/22 19:07:34     83s] #Route nets in 2/3 round...
[06/22 19:07:34     83s] #start global routing iteration 1...
[06/22 19:07:35     83s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1213.02 (MB), peak = 1213.02 (MB)
[06/22 19:07:35     83s] #
[06/22 19:07:35     83s] #start global routing iteration 2...
[06/22 19:07:35     84s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1213.02 (MB), peak = 1213.03 (MB)
[06/22 19:07:35     84s] #
[06/22 19:07:35     84s] #start global routing iteration 3...
[06/22 19:07:35     84s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1213.06 (MB), peak = 1213.06 (MB)
[06/22 19:07:35     84s] #
[06/22 19:07:35     84s] #Route nets in 3/3 round...
[06/22 19:07:35     84s] #start global routing iteration 4...
[06/22 19:07:40     89s] #cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1289.42 (MB), peak = 1289.43 (MB)
[06/22 19:07:40     89s] #
[06/22 19:07:40     89s] #start global routing iteration 5...
[06/22 19:08:18    127s] #cpu time = 00:00:38, elapsed time = 00:00:38, memory = 1289.44 (MB), peak = 1289.44 (MB)
[06/22 19:08:18    127s] #
[06/22 19:08:18    127s] #start global routing iteration 6...
[06/22 19:11:50    338s] #cpu time = 00:03:31, elapsed time = 00:03:32, memory = 1345.57 (MB), peak = 1345.58 (MB)
[06/22 19:11:50    338s] #
[06/22 19:11:50    338s] #
[06/22 19:11:50    338s] #Total number of trivial nets (e.g. < 2 pins) = 41 (skipped).
[06/22 19:11:50    338s] #Total number of routable nets = 55879.
[06/22 19:11:50    338s] #Total number of nets in the design = 55920.
[06/22 19:11:50    338s] #
[06/22 19:11:50    338s] #55421 routable nets have only global wires.
[06/22 19:11:50    338s] #458 routable nets have only detail routed wires.
[06/22 19:11:50    338s] #49 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[06/22 19:11:50    338s] #458 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[06/22 19:11:50    338s] #
[06/22 19:11:50    338s] #Routed nets constraints summary:
[06/22 19:11:50    338s] #---------------------------------------------------------------------
[06/22 19:11:50    338s] #        Rules   Shielding   Pref Layer   Avoid Detour   Unconstrained  
[06/22 19:11:50    338s] #---------------------------------------------------------------------
[06/22 19:11:50    338s] #      Default           0            0              0           55372  
[06/22 19:11:50    338s] #     CTS_2W1S           0           32             32               0  
[06/22 19:11:50    338s] #     CTS_2W2S          17            0              0               0  
[06/22 19:11:50    338s] #---------------------------------------------------------------------
[06/22 19:11:50    338s] #        Total          17           32             32           55372  
[06/22 19:11:50    338s] #---------------------------------------------------------------------
[06/22 19:11:50    338s] #
[06/22 19:11:50    338s] #Routing constraints summary of the whole design:
[06/22 19:11:50    338s] #---------------------------------------------------------------------
[06/22 19:11:50    338s] #        Rules   Shielding   Pref Layer   Avoid Detour   Unconstrained  
[06/22 19:11:50    338s] #---------------------------------------------------------------------
[06/22 19:11:50    338s] #      Default           0            0              0           55372  
[06/22 19:11:50    338s] #     CTS_2W1S           0          245            245               0  
[06/22 19:11:50    338s] #     CTS_2W2S         262            0              0               0  
[06/22 19:11:50    338s] #---------------------------------------------------------------------
[06/22 19:11:50    338s] #        Total         262          245            245           55372  
[06/22 19:11:50    338s] #---------------------------------------------------------------------
[06/22 19:11:50    338s] #
[06/22 19:11:50    339s] #
[06/22 19:11:50    339s] #  Congestion Analysis: (blocked Gcells are excluded)
[06/22 19:11:50    339s] #
[06/22 19:11:50    339s] #                 OverCon       OverCon       OverCon       OverCon          
[06/22 19:11:50    339s] #                  #Gcell        #Gcell        #Gcell        #Gcell    %Gcell
[06/22 19:11:50    339s] #     Layer         (1-2)         (3-4)         (5-6)         (7-8)   OverCon
[06/22 19:11:50    339s] #  --------------------------------------------------------------------------
[06/22 19:11:50    339s] #  METAL1        0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[06/22 19:11:50    339s] #  METAL2     2292(9.01%)    471(1.85%)    145(0.57%)     21(0.08%)   (11.5%)
[06/22 19:11:50    339s] #  METAL3       97(0.38%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.38%)
[06/22 19:11:50    339s] #  METAL4      180(0.71%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.71%)
[06/22 19:11:50    339s] #  METAL5       16(0.06%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.06%)
[06/22 19:11:50    339s] #  METAL6       75(0.30%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.30%)
[06/22 19:11:50    339s] #  METAL7       17(0.07%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.07%)
[06/22 19:11:50    339s] #  METAL8        6(0.02%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.02%)
[06/22 19:11:50    339s] #  --------------------------------------------------------------------------
[06/22 19:11:50    339s] #     Total   2683(1.45%)    471(0.26%)    145(0.08%)     21(0.01%)   (1.80%)
[06/22 19:11:50    339s] #
[06/22 19:11:50    339s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 8
[06/22 19:11:50    339s] #  Overflow after GR: 0.16% H + 3.14% V
[06/22 19:11:50    339s] #
[06/22 19:11:50    339s] [hotspot] +------------+---------------+---------------+
[06/22 19:11:50    339s] [hotspot] |            |   max hotspot | total hotspot |
[06/22 19:11:50    339s] [hotspot] +------------+---------------+---------------+
[06/22 19:11:50    339s] [hotspot] | normalized |          0.00 |          0.00 |
[06/22 19:11:50    339s] [hotspot] +------------+---------------+---------------+
[06/22 19:11:50    339s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[06/22 19:11:50    339s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[06/22 19:11:50    339s] #Complete Global Routing.
[06/22 19:11:50    339s] #Total number of nets with non-default rule or having extra spacing = 508
[06/22 19:11:50    339s] #Total wire length = 5322183 um.
[06/22 19:11:50    339s] #Total half perimeter of net bounding box = 3682162 um.
[06/22 19:11:50    339s] #Total wire length on LAYER METAL1 = 22636 um.
[06/22 19:11:50    339s] #Total wire length on LAYER METAL2 = 496017 um.
[06/22 19:11:50    339s] #Total wire length on LAYER METAL3 = 847831 um.
[06/22 19:11:50    339s] #Total wire length on LAYER METAL4 = 912261 um.
[06/22 19:11:50    339s] #Total wire length on LAYER METAL5 = 1000057 um.
[06/22 19:11:50    339s] #Total wire length on LAYER METAL6 = 840468 um.
[06/22 19:11:50    339s] #Total wire length on LAYER METAL7 = 868422 um.
[06/22 19:11:50    339s] #Total wire length on LAYER METAL8 = 334490 um.
[06/22 19:11:50    339s] #Total number of vias = 486523
[06/22 19:11:50    339s] #Up-Via Summary (total 486523):
[06/22 19:11:50    339s] #           
[06/22 19:11:50    339s] #-----------------------
[06/22 19:11:50    339s] # METAL1         192926
[06/22 19:11:50    339s] # METAL2         138711
[06/22 19:11:50    339s] # METAL3          64732
[06/22 19:11:50    339s] # METAL4          44995
[06/22 19:11:50    339s] # METAL5          23841
[06/22 19:11:50    339s] # METAL6          15291
[06/22 19:11:50    339s] # METAL7           6027
[06/22 19:11:50    339s] #-----------------------
[06/22 19:11:50    339s] #                486523 
[06/22 19:11:50    339s] #
[06/22 19:11:50    339s] #Total number of involved regular nets 11938
[06/22 19:11:50    339s] #Maximum src to sink distance  2317.7
[06/22 19:11:50    339s] #Average of max src_to_sink distance  244.7
[06/22 19:11:50    339s] #Average of ave src_to_sink distance  150.1
[06/22 19:11:50    339s] #Total number of involved priority nets 49
[06/22 19:11:50    339s] #Maximum src to sink distance for priority net 208.9
[06/22 19:11:50    339s] #Average of max src_to_sink distance for priority net 67.3
[06/22 19:11:50    339s] #Average of ave src_to_sink distance for priority net 43.8
[06/22 19:11:50    339s] #Max overcon = 8 tracks.
[06/22 19:11:50    339s] #Total overcon = 1.80%.
[06/22 19:11:50    339s] #Worst layer Gcell overcon rate = 0.71%.
[06/22 19:11:50    339s] #
[06/22 19:11:50    339s] #Global routing statistics:
[06/22 19:11:50    339s] #Cpu time = 00:04:17
[06/22 19:11:50    339s] #Elapsed time = 00:04:17
[06/22 19:11:50    339s] #Increased memory = 147.25 (MB)
[06/22 19:11:50    339s] #Total memory = 1345.78 (MB)
[06/22 19:11:50    339s] #Peak memory = 1345.79 (MB)
[06/22 19:11:50    339s] #
[06/22 19:11:50    339s] #Finished global routing on Sat Jun 22 19:11:50 2019
[06/22 19:11:50    339s] #
[06/22 19:11:50    339s] #
[06/22 19:11:50    339s] ### route signature (4) =  901951663
[06/22 19:11:50    339s] ### violation signature (2) = 1905142130
[06/22 19:11:51    339s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1250.36 (MB), peak = 1345.79 (MB)
[06/22 19:11:51    339s] #Start Track Assignment.
[06/22 19:12:03    351s] #Done with 111026 horizontal wires in 2 hboxes and 116875 vertical wires in 2 hboxes.
[06/22 19:12:17    365s] #Done with 27188 horizontal wires in 2 hboxes and 26285 vertical wires in 2 hboxes.
[06/22 19:12:19    367s] #Done with 2 horizontal wires in 2 hboxes and 2 vertical wires in 2 hboxes.
[06/22 19:12:19    367s] #
[06/22 19:12:19    367s] #Track assignment summary:
[06/22 19:12:19    367s] # layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
[06/22 19:12:19    367s] #------------------------------------------------------------------------
[06/22 19:12:19    367s] # METAL1     22711.39 	  0.01%  	  0.00% 	  0.01%
[06/22 19:12:19    367s] # METAL2    489329.44 	  0.16%  	  0.00% 	  0.00%
[06/22 19:12:19    367s] # METAL3    829002.14 	  0.14%  	  0.00% 	  0.00%
[06/22 19:12:19    367s] # METAL4    889390.95 	  0.23%  	  0.00% 	  0.02%
[06/22 19:12:19    367s] # METAL5    988484.07 	  0.11%  	  0.00% 	  0.02%
[06/22 19:12:19    367s] # METAL6    836675.92 	  0.12%  	  0.00% 	  0.00%
[06/22 19:12:19    367s] # METAL7    863621.57 	  0.03%  	  0.00% 	  0.00%
[06/22 19:12:19    367s] # METAL8    336222.20 	  0.23%  	  0.06% 	  0.00%
[06/22 19:12:19    367s] #------------------------------------------------------------------------
[06/22 19:12:19    367s] # All     5255437.68  	  0.14% 	  0.00% 	  0.00%
[06/22 19:12:19    367s] #Complete Track Assignment.
[06/22 19:12:19    367s] #Total number of nets with non-default rule or having extra spacing = 508
[06/22 19:12:19    367s] #Total wire length = 5488809 um.
[06/22 19:12:19    367s] #Total half perimeter of net bounding box = 3682162 um.
[06/22 19:12:19    367s] #Total wire length on LAYER METAL1 = 117204 um.
[06/22 19:12:19    367s] #Total wire length on LAYER METAL2 = 496658 um.
[06/22 19:12:19    367s] #Total wire length on LAYER METAL3 = 880162 um.
[06/22 19:12:19    367s] #Total wire length on LAYER METAL4 = 923674 um.
[06/22 19:12:19    367s] #Total wire length on LAYER METAL5 = 1013623 um.
[06/22 19:12:19    367s] #Total wire length on LAYER METAL6 = 847801 um.
[06/22 19:12:19    367s] #Total wire length on LAYER METAL7 = 873068 um.
[06/22 19:12:19    367s] #Total wire length on LAYER METAL8 = 336620 um.
[06/22 19:12:19    367s] #Total number of vias = 486519
[06/22 19:12:19    367s] #Up-Via Summary (total 486519):
[06/22 19:12:19    367s] #           
[06/22 19:12:19    367s] #-----------------------
[06/22 19:12:19    367s] # METAL1         192924
[06/22 19:12:19    367s] # METAL2         138709
[06/22 19:12:19    367s] # METAL3          64732
[06/22 19:12:19    367s] # METAL4          44995
[06/22 19:12:19    367s] # METAL5          23841
[06/22 19:12:19    367s] # METAL6          15291
[06/22 19:12:19    367s] # METAL7           6027
[06/22 19:12:19    367s] #-----------------------
[06/22 19:12:19    367s] #                486519 
[06/22 19:12:19    367s] #
[06/22 19:12:19    368s] ### route signature (8) = 1394495208
[06/22 19:12:19    368s] ### violation signature (6) = 1905142130
[06/22 19:12:19    368s] #cpu time = 00:00:28, elapsed time = 00:00:28, memory = 1315.78 (MB), peak = 1345.79 (MB)
[06/22 19:12:19    368s] #
[06/22 19:12:19    368s] #number of short segments in preferred routing layers
[06/22 19:12:19    368s] #	METAL4    METAL5    METAL6    METAL7    
[06/22 19:12:19    368s] #	2         5         1         2         
[06/22 19:12:19    368s] #
[06/22 19:12:19    368s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[06/22 19:12:19    368s] #Cpu time = 00:04:56
[06/22 19:12:19    368s] #Elapsed time = 00:04:57
[06/22 19:12:19    368s] #Increased memory = 100.12 (MB)
[06/22 19:12:19    368s] #Total memory = 1248.86 (MB)
[06/22 19:12:19    368s] #Peak memory = 1345.79 (MB)
[06/22 19:12:19    368s] #WARNING (NRDR-307) Turning off incremental shielding eco because too many nets will be routed.
[06/22 19:12:20    369s] ### max drc and si pitch = 5880 (  2.9400 um) MT-safe pitch = 5600 (  2.8000 um) patch pitch = 11920 (  5.9600 um)
[06/22 19:12:21    370s] #
[06/22 19:12:21    370s] #Start Detail Routing..
[06/22 19:12:21    370s] #start initial detail routing ...
[06/22 19:23:31   1039s] #   number of violations = 328
[06/22 19:23:31   1039s] #
[06/22 19:23:31   1039s] #    By Layer and Type :
[06/22 19:23:31   1039s] #	         MetSpc    Short      Mar   Totals
[06/22 19:23:31   1039s] #	METAL1        1        1        0        2
[06/22 19:23:31   1039s] #	METAL2      119      136        5      260
[06/22 19:23:31   1039s] #	METAL3        1        0        0        1
[06/22 19:23:31   1039s] #	METAL4        0        1        0        1
[06/22 19:23:31   1039s] #	METAL5        4        0        0        4
[06/22 19:23:31   1039s] #	METAL6        2        3        0        5
[06/22 19:23:31   1039s] #	METAL7       39       16        0       55
[06/22 19:23:31   1039s] #	Totals      166      157        5      328
[06/22 19:23:31   1039s] #814 out of 52330 instances (1.6%) need to be verified(marked ipoed), dirty area=1.2%.
[06/22 19:23:31   1039s] #18.1% of the total area is being checked for drcs
[06/22 19:23:52   1061s] #18.1% of the total area was checked
[06/22 19:23:53   1061s] #   number of violations = 331
[06/22 19:23:53   1061s] #
[06/22 19:23:53   1061s] #    By Layer and Type :
[06/22 19:23:53   1061s] #	         MetSpc    Short      Mar   Totals
[06/22 19:23:53   1061s] #	METAL1        1        1        0        2
[06/22 19:23:53   1061s] #	METAL2      120      137        5      262
[06/22 19:23:53   1061s] #	METAL3        1        0        0        1
[06/22 19:23:53   1061s] #	METAL4        0        1        0        1
[06/22 19:23:53   1061s] #	METAL5        4        0        0        4
[06/22 19:23:53   1061s] #	METAL6        2        3        0        5
[06/22 19:23:53   1061s] #	METAL7       40       16        0       56
[06/22 19:23:53   1061s] #	Totals      168      158        5      331
[06/22 19:23:53   1061s] #cpu time = 00:11:31, elapsed time = 00:11:31, memory = 1370.23 (MB), peak = 1531.74 (MB)
[06/22 19:23:53   1061s] #start 1st optimization iteration ...
[06/22 19:24:16   1084s] #   number of violations = 118
[06/22 19:24:16   1084s] #
[06/22 19:24:16   1084s] #    By Layer and Type :
[06/22 19:24:16   1084s] #	         MetSpc    Short      Mar   Totals
[06/22 19:24:16   1084s] #	METAL1        0        1        0        1
[06/22 19:24:16   1084s] #	METAL2       12       88        5      105
[06/22 19:24:16   1084s] #	METAL3        0        0        0        0
[06/22 19:24:16   1084s] #	METAL4        0        0        0        0
[06/22 19:24:16   1084s] #	METAL5        1        0        0        1
[06/22 19:24:16   1084s] #	METAL6        1        0        0        1
[06/22 19:24:16   1084s] #	METAL7        8        2        0       10
[06/22 19:24:16   1084s] #	Totals       22       91        5      118
[06/22 19:24:16   1084s] #    number of process antenna violations = 1232
[06/22 19:24:16   1084s] #cpu time = 00:00:23, elapsed time = 00:00:23, memory = 1371.72 (MB), peak = 1531.74 (MB)
[06/22 19:24:16   1084s] #start 2nd optimization iteration ...
[06/22 19:24:24   1093s] #   number of violations = 114
[06/22 19:24:24   1093s] #
[06/22 19:24:24   1093s] #    By Layer and Type :
[06/22 19:24:24   1093s] #	         MetSpc    Short      Mar   Totals
[06/22 19:24:24   1093s] #	METAL1        0        1        0        1
[06/22 19:24:24   1093s] #	METAL2       28       70        5      103
[06/22 19:24:24   1093s] #	METAL3        0        0        0        0
[06/22 19:24:24   1093s] #	METAL4        0        0        0        0
[06/22 19:24:24   1093s] #	METAL5        1        0        0        1
[06/22 19:24:24   1093s] #	METAL6        2        1        0        3
[06/22 19:24:24   1093s] #	METAL7        4        2        0        6
[06/22 19:24:24   1093s] #	Totals       35       74        5      114
[06/22 19:24:24   1093s] #    number of process antenna violations = 1237
[06/22 19:24:24   1093s] #cpu time = 00:00:08, elapsed time = 00:00:08, memory = 1371.73 (MB), peak = 1531.74 (MB)
[06/22 19:24:24   1093s] #start 3rd optimization iteration ...
[06/22 19:24:34   1102s] #   number of violations = 11
[06/22 19:24:34   1102s] #
[06/22 19:24:34   1102s] #    By Layer and Type :
[06/22 19:24:34   1102s] #	         MetSpc    Short   Totals
[06/22 19:24:34   1102s] #	METAL1        0        0        0
[06/22 19:24:34   1102s] #	METAL2        0        2        2
[06/22 19:24:34   1102s] #	METAL3        0        0        0
[06/22 19:24:34   1102s] #	METAL4        0        0        0
[06/22 19:24:34   1102s] #	METAL5        0        0        0
[06/22 19:24:34   1102s] #	METAL6        2        2        4
[06/22 19:24:34   1102s] #	METAL7        4        1        5
[06/22 19:24:34   1102s] #	Totals        6        5       11
[06/22 19:24:34   1102s] #    number of process antenna violations = 1237
[06/22 19:24:34   1102s] #cpu time = 00:00:10, elapsed time = 00:00:10, memory = 1373.39 (MB), peak = 1531.74 (MB)
[06/22 19:24:34   1102s] #start 4th optimization iteration ...
[06/22 19:24:36   1105s] #   number of violations = 0
[06/22 19:24:36   1105s] #    number of process antenna violations = 1238
[06/22 19:24:36   1105s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1373.39 (MB), peak = 1531.74 (MB)
[06/22 19:24:36   1105s] #start 5th optimization iteration ...
[06/22 19:24:39   1107s] #   number of violations = 0
[06/22 19:24:39   1107s] #    number of process antenna violations = 1238
[06/22 19:24:39   1107s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1373.39 (MB), peak = 1531.74 (MB)
[06/22 19:24:39   1107s] #start 6th optimization iteration ...
[06/22 19:24:40   1108s] #   number of violations = 2
[06/22 19:24:40   1108s] #
[06/22 19:24:40   1108s] #    By Layer and Type :
[06/22 19:24:40   1108s] #	         MetSpc   Totals
[06/22 19:24:40   1108s] #	METAL1        0        0
[06/22 19:24:40   1108s] #	METAL2        0        0
[06/22 19:24:40   1108s] #	METAL3        0        0
[06/22 19:24:40   1108s] #	METAL4        0        0
[06/22 19:24:40   1108s] #	METAL5        0        0
[06/22 19:24:40   1108s] #	METAL6        0        0
[06/22 19:24:40   1108s] #	METAL7        2        2
[06/22 19:24:40   1108s] #	Totals        2        2
[06/22 19:24:40   1108s] #    number of process antenna violations = 858
[06/22 19:24:40   1108s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1373.81 (MB), peak = 1531.74 (MB)
[06/22 19:24:40   1108s] #start 7th optimization iteration ...
[06/22 19:24:41   1109s] #   number of violations = 0
[06/22 19:24:41   1109s] #    number of process antenna violations = 753
[06/22 19:24:41   1109s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1373.81 (MB), peak = 1531.74 (MB)
[06/22 19:24:41   1109s] #start 8th optimization iteration ...
[06/22 19:24:42   1110s] #   number of violations = 1
[06/22 19:24:42   1110s] #
[06/22 19:24:42   1110s] #    By Layer and Type :
[06/22 19:24:42   1110s] #	         MetSpc   Totals
[06/22 19:24:42   1110s] #	METAL1        0        0
[06/22 19:24:42   1110s] #	METAL2        0        0
[06/22 19:24:42   1110s] #	METAL3        0        0
[06/22 19:24:42   1110s] #	METAL4        0        0
[06/22 19:24:42   1110s] #	METAL5        0        0
[06/22 19:24:42   1110s] #	METAL6        0        0
[06/22 19:24:42   1110s] #	METAL7        1        1
[06/22 19:24:42   1110s] #	Totals        1        1
[06/22 19:24:42   1110s] #    number of process antenna violations = 779
[06/22 19:24:42   1110s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1373.81 (MB), peak = 1531.74 (MB)
[06/22 19:24:42   1110s] #start 9th optimization iteration ...
[06/22 19:24:42   1110s] #   number of violations = 0
[06/22 19:24:42   1110s] #    number of process antenna violations = 747
[06/22 19:24:42   1110s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1373.81 (MB), peak = 1531.74 (MB)
[06/22 19:24:42   1110s] #start 10th optimization iteration ...
[06/22 19:24:42   1110s] #   number of violations = 0
[06/22 19:24:42   1110s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1373.81 (MB), peak = 1531.74 (MB)
[06/22 19:24:42   1111s] #Complete Detail Routing.
[06/22 19:24:42   1111s] #Total number of nets with non-default rule or having extra spacing = 508
[06/22 19:24:42   1111s] #Total wire length = 5517182 um.
[06/22 19:24:42   1111s] #Total half perimeter of net bounding box = 3682162 um.
[06/22 19:24:42   1111s] #Total wire length on LAYER METAL1 = 70393 um.
[06/22 19:24:42   1111s] #Total wire length on LAYER METAL2 = 599468 um.
[06/22 19:24:42   1111s] #Total wire length on LAYER METAL3 = 896071 um.
[06/22 19:24:42   1111s] #Total wire length on LAYER METAL4 = 964889 um.
[06/22 19:24:42   1111s] #Total wire length on LAYER METAL5 = 968776 um.
[06/22 19:24:42   1111s] #Total wire length on LAYER METAL6 = 852469 um.
[06/22 19:24:42   1111s] #Total wire length on LAYER METAL7 = 851339 um.
[06/22 19:24:42   1111s] #Total wire length on LAYER METAL8 = 313776 um.
[06/22 19:24:42   1111s] #Total number of vias = 531767
[06/22 19:24:42   1111s] #Up-Via Summary (total 531767):
[06/22 19:24:42   1111s] #           
[06/22 19:24:42   1111s] #-----------------------
[06/22 19:24:42   1111s] # METAL1         201214
[06/22 19:24:42   1111s] # METAL2         154925
[06/22 19:24:42   1111s] # METAL3          74675
[06/22 19:24:42   1111s] # METAL4          48047
[06/22 19:24:42   1111s] # METAL5          27245
[06/22 19:24:42   1111s] # METAL6          19879
[06/22 19:24:42   1111s] # METAL7           5782
[06/22 19:24:42   1111s] #-----------------------
[06/22 19:24:42   1111s] #                531767 
[06/22 19:24:42   1111s] #
[06/22 19:24:42   1111s] #Total number of DRC violations = 0
[06/22 19:24:43   1111s] ### route signature (33) = 2052545998
[06/22 19:24:43   1111s] ### violation signature (31) = 1905142130
[06/22 19:24:43   1111s] #Cpu time = 00:12:23
[06/22 19:24:43   1111s] #Elapsed time = 00:12:23
[06/22 19:24:43   1111s] #Increased memory = 20.01 (MB)
[06/22 19:24:43   1111s] #Total memory = 1268.88 (MB)
[06/22 19:24:43   1111s] #Peak memory = 1531.74 (MB)
[06/22 19:24:43   1111s] #
[06/22 19:24:43   1111s] #start routing for process antenna violation fix ...
[06/22 19:24:44   1112s] ### max drc and si pitch = 5880 (  2.9400 um) MT-safe pitch = 5600 (  2.8000 um) patch pitch = 11920 (  5.9600 um)
[06/22 19:25:00   1129s] #cpu time = 00:00:18, elapsed time = 00:00:18, memory = 1317.02 (MB), peak = 1531.74 (MB)
[06/22 19:25:00   1129s] #
[06/22 19:25:01   1129s] #Total number of nets with non-default rule or having extra spacing = 508
[06/22 19:25:01   1129s] #Total wire length = 5517512 um.
[06/22 19:25:01   1129s] #Total half perimeter of net bounding box = 3682162 um.
[06/22 19:25:01   1129s] #Total wire length on LAYER METAL1 = 70393 um.
[06/22 19:25:01   1129s] #Total wire length on LAYER METAL2 = 599456 um.
[06/22 19:25:01   1129s] #Total wire length on LAYER METAL3 = 895988 um.
[06/22 19:25:01   1129s] #Total wire length on LAYER METAL4 = 964581 um.
[06/22 19:25:01   1129s] #Total wire length on LAYER METAL5 = 968308 um.
[06/22 19:25:01   1129s] #Total wire length on LAYER METAL6 = 852785 um.
[06/22 19:25:01   1129s] #Total wire length on LAYER METAL7 = 851945 um.
[06/22 19:25:01   1129s] #Total wire length on LAYER METAL8 = 314055 um.
[06/22 19:25:01   1129s] #Total number of vias = 532463
[06/22 19:25:01   1129s] #Up-Via Summary (total 532463):
[06/22 19:25:01   1129s] #           
[06/22 19:25:01   1129s] #-----------------------
[06/22 19:25:01   1129s] # METAL1         201214
[06/22 19:25:01   1129s] # METAL2         154927
[06/22 19:25:01   1129s] # METAL3          74697
[06/22 19:25:01   1129s] # METAL4          48169
[06/22 19:25:01   1129s] # METAL5          27429
[06/22 19:25:01   1129s] # METAL6          20103
[06/22 19:25:01   1129s] # METAL7           5924
[06/22 19:25:01   1129s] #-----------------------
[06/22 19:25:01   1129s] #                532463 
[06/22 19:25:01   1129s] #
[06/22 19:25:01   1129s] #Total number of DRC violations = 0
[06/22 19:25:01   1129s] #Total number of net violated process antenna rule = 8
[06/22 19:25:01   1129s] #
[06/22 19:25:01   1129s] ### route signature (36) = 1274442593
[06/22 19:25:01   1129s] ### violation signature (34) = 1097379567
[06/22 19:25:03   1131s] #
[06/22 19:25:03   1131s] # start diode insertion for process antenna violation fix ...
[06/22 19:25:03   1131s] # output diode eco list to '.nano_eco_diode.list1'.
[06/22 19:25:03   1131s] #
[06/22 19:25:03   1131s] Core basic site is TSM13SITE
[06/22 19:25:03   1131s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[06/22 19:25:03   1131s] # ** Added 8 diode instances.
[06/22 19:25:03   1131s] # Distance statistics from ideal location:
[06/22 19:25:03   1131s] #     Max (X+Y): 4.025 microns
[06/22 19:25:03   1131s] #    Mean (X+Y): 0.972 microns
[06/22 19:25:03   1131s] #
[06/22 19:25:03   1131s] # 8 diode(s) added
[06/22 19:25:03   1131s] # 0 old filler cell(s) deleted
[06/22 19:25:03   1131s] # 0 new filler cell(s) added
[06/22 19:25:03   1131s] #
[06/22 19:25:40   1169s] #cpu time = 00:00:38, elapsed time = 00:00:38, memory = 1283.24 (MB), peak = 1531.74 (MB)
[06/22 19:25:40   1169s] #
[06/22 19:25:40   1169s] #Total number of nets with non-default rule or having extra spacing = 508
[06/22 19:25:40   1169s] #Total wire length = 5517546 um.
[06/22 19:25:40   1169s] #Total half perimeter of net bounding box = 3682162 um.
[06/22 19:25:40   1169s] #Total wire length on LAYER METAL1 = 70396 um.
[06/22 19:25:40   1169s] #Total wire length on LAYER METAL2 = 599460 um.
[06/22 19:25:40   1169s] #Total wire length on LAYER METAL3 = 896013 um.
[06/22 19:25:40   1169s] #Total wire length on LAYER METAL4 = 964591 um.
[06/22 19:25:40   1169s] #Total wire length on LAYER METAL5 = 968306 um.
[06/22 19:25:40   1169s] #Total wire length on LAYER METAL6 = 852778 um.
[06/22 19:25:40   1169s] #Total wire length on LAYER METAL7 = 851948 um.
[06/22 19:25:40   1169s] #Total wire length on LAYER METAL8 = 314055 um.
[06/22 19:25:40   1169s] #Total number of vias = 532489
[06/22 19:25:40   1169s] #Up-Via Summary (total 532489):
[06/22 19:25:40   1169s] #           
[06/22 19:25:40   1169s] #-----------------------
[06/22 19:25:40   1169s] # METAL1         201225
[06/22 19:25:40   1169s] # METAL2         154947
[06/22 19:25:40   1169s] # METAL3          74699
[06/22 19:25:40   1169s] # METAL4          48167
[06/22 19:25:40   1169s] # METAL5          27424
[06/22 19:25:40   1169s] # METAL6          20103
[06/22 19:25:40   1169s] # METAL7           5924
[06/22 19:25:40   1169s] #-----------------------
[06/22 19:25:40   1169s] #                532489 
[06/22 19:25:40   1169s] #
[06/22 19:25:40   1169s] #Total number of DRC violations = 0
[06/22 19:25:40   1169s] #Total number of net violated process antenna rule = 0
[06/22 19:25:40   1169s] #
[06/22 19:25:43   1171s] #
[06/22 19:25:43   1171s] #Total number of nets with non-default rule or having extra spacing = 508
[06/22 19:25:43   1171s] #Total wire length = 5517546 um.
[06/22 19:25:43   1171s] #Total half perimeter of net bounding box = 3682162 um.
[06/22 19:25:43   1171s] #Total wire length on LAYER METAL1 = 70396 um.
[06/22 19:25:43   1171s] #Total wire length on LAYER METAL2 = 599460 um.
[06/22 19:25:43   1171s] #Total wire length on LAYER METAL3 = 896013 um.
[06/22 19:25:43   1171s] #Total wire length on LAYER METAL4 = 964591 um.
[06/22 19:25:43   1171s] #Total wire length on LAYER METAL5 = 968306 um.
[06/22 19:25:43   1171s] #Total wire length on LAYER METAL6 = 852778 um.
[06/22 19:25:43   1171s] #Total wire length on LAYER METAL7 = 851948 um.
[06/22 19:25:43   1171s] #Total wire length on LAYER METAL8 = 314055 um.
[06/22 19:25:43   1171s] #Total number of vias = 532489
[06/22 19:25:43   1171s] #Up-Via Summary (total 532489):
[06/22 19:25:43   1171s] #           
[06/22 19:25:43   1171s] #-----------------------
[06/22 19:25:43   1171s] # METAL1         201225
[06/22 19:25:43   1171s] # METAL2         154947
[06/22 19:25:43   1171s] # METAL3          74699
[06/22 19:25:43   1171s] # METAL4          48167
[06/22 19:25:43   1171s] # METAL5          27424
[06/22 19:25:43   1171s] # METAL6          20103
[06/22 19:25:43   1171s] # METAL7           5924
[06/22 19:25:43   1171s] #-----------------------
[06/22 19:25:43   1171s] #                532489 
[06/22 19:25:43   1171s] #
[06/22 19:25:43   1171s] #Total number of DRC violations = 0
[06/22 19:25:43   1171s] #Total number of net violated process antenna rule = 0
[06/22 19:25:43   1171s] #
[06/22 19:25:43   1171s] #Analyzing shielding information. 
[06/22 19:25:43   1171s] #  Total shield net = 263 (one-side = 0, hf = 0 ), 262 nets need to be shielded.
[06/22 19:25:43   1171s] #  Bottom shield layer is layer 1.
[06/22 19:25:43   1171s] #  Bottom routing layer for shield is layer 1.
[06/22 19:25:43   1171s] #  Start shielding step 1
[06/22 19:25:43   1171s] #    cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1283.28 (MB), peak = 1531.74 (MB)
[06/22 19:25:43   1171s] #  Finished shielding step 1
[06/22 19:25:43   1171s] #  Start shielding step 2
[06/22 19:25:44   1172s] #    Inner loop #1
[06/22 19:25:51   1179s] #    Inner loop #2
[06/22 19:25:57   1185s] #    Inner loop #3
[06/22 19:26:03   1191s] #    cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1277.18 (MB), peak = 1531.74 (MB)
[06/22 19:26:03   1191s] #    cpu time = 00:00:20, elapsed time = 00:00:20, memory = 1274.23 (MB), peak = 1531.74 (MB)
[06/22 19:26:03   1191s] #  Finished shielding step 2 
[06/22 19:26:04   1193s] #  Start shielding step 3
[06/22 19:26:04   1193s] #      Start loop 1
[06/22 19:26:17   1206s] #        cpu time = 00:00:13, elapsed time = 00:00:13, memory = 1315.62 (MB), peak = 1531.74 (MB)
[06/22 19:26:17   1206s] #      Finished loop 1
[06/22 19:26:17   1206s] #  Finished shielding step 3
[06/22 19:26:17   1206s] #    Start shielding step 4
[06/22 19:26:18   1206s] #    Inner loop #1
[06/22 19:26:25   1213s] #    cpu time = 00:00:07, elapsed time = 00:00:07, memory = 1306.25 (MB), peak = 1531.74 (MB)
[06/22 19:26:25   1213s] #    Finished shielding step 4
[06/22 19:26:25   1213s] #    cpu time = 00:00:22, elapsed time = 00:00:22, memory = 1306.25 (MB), peak = 1531.74 (MB)
[06/22 19:26:25   1213s] ### route signature (74) =  539420732
[06/22 19:26:25   1213s] ### violation signature (71) = 1905142130
[06/22 19:26:25   1213s] #-----------------------------------------.
[06/22 19:26:25   1213s] #
[06/22 19:26:25   1213s] #	Shielding Summary
[06/22 19:26:25   1213s] #-----------------------------------------.
[06/22 19:26:25   1213s] #Primary shielding net(s): VSS 
[06/22 19:26:25   1213s] #Opportunistic shielding net(s): VDD
[06/22 19:26:25   1213s] #
[06/22 19:26:25   1214s] #Number of nets with shield attribute: 263
[06/22 19:26:25   1214s] #Number of nets reported: 262
[06/22 19:26:25   1214s] #Number of nets without shielding: 1
[06/22 19:26:25   1214s] #Average ratio                   : 0.884
[06/22 19:26:25   1214s] #
[06/22 19:26:25   1214s] # Name         Length    Shield    Ratio
[06/22 19:26:25   1214s] #METAL1:         0.2        0.0     0.066
[06/22 19:26:25   1214s] #METAL2:         3.4        4.0     0.587
[06/22 19:26:25   1214s] #METAL3:         5.8        7.4     0.633
[06/22 19:26:25   1214s] #METAL4:         1.2        1.6     0.666
[06/22 19:26:25   1214s] #METAL5:         1.3        1.7     0.665
[06/22 19:26:25   1214s] #METAL6:        27.0       52.1     0.965
[06/22 19:26:25   1214s] #METAL7:        25.1       46.4     0.924
[06/22 19:26:25   1214s] #METAL8:         0.4        0.6     0.773
[06/22 19:26:25   1214s] #-----------------------------------------
[06/22 19:26:25   1214s] #Done Shielding:    cpu time = 00:00:43, elapsed time = 00:00:43, memory = 1303.20 (MB), peak = 1531.74 (MB)
[06/22 19:26:26   1214s] #Set shielded net as skip routing for Post Route optimization.
[06/22 19:26:28   1216s] ### max drc and si pitch = 5880 (  2.9400 um) MT-safe pitch = 5600 (  2.8000 um) patch pitch = 11920 (  5.9600 um)
[06/22 19:26:29   1217s] #
[06/22 19:26:29   1217s] #Start Post Route wire spreading..
[06/22 19:26:29   1218s] ### max drc and si pitch = 5880 (  2.9400 um) MT-safe pitch = 5600 (  2.8000 um) patch pitch = 11920 (  5.9600 um)
[06/22 19:26:29   1218s] #
[06/22 19:26:29   1218s] #Start DRC checking..
[06/22 19:27:04   1252s] #   number of violations = 0
[06/22 19:27:04   1252s] #cpu time = 00:00:35, elapsed time = 00:00:35, memory = 1373.11 (MB), peak = 1531.74 (MB)
[06/22 19:27:04   1252s] #CELL_VIEW CONV,init has no DRC violation.
[06/22 19:27:04   1252s] #Total number of DRC violations = 0
[06/22 19:27:04   1252s] #Total number of net violated process antenna rule = 0
[06/22 19:27:04   1252s] ### route signature (80) = 1108839935
[06/22 19:27:04   1252s] ### violation signature (77) = 1905142130
[06/22 19:27:04   1253s] #
[06/22 19:27:04   1253s] #Start data preparation for wire spreading...
[06/22 19:27:04   1253s] #
[06/22 19:27:04   1253s] #Data preparation is done on Sat Jun 22 19:27:04 2019
[06/22 19:27:04   1253s] #
[06/22 19:27:07   1255s] #
[06/22 19:27:07   1255s] #Start Post Route Wire Spread.
[06/22 19:27:15   1263s] #Done with 18302 horizontal wires in 3 hboxes and 12408 vertical wires in 3 hboxes.
[06/22 19:27:15   1264s] #Complete Post Route Wire Spread.
[06/22 19:27:15   1264s] #
[06/22 19:27:16   1264s] #Total number of nets with non-default rule or having extra spacing = 245
[06/22 19:27:16   1264s] #Total wire length = 5527920 um.
[06/22 19:27:16   1264s] #Total half perimeter of net bounding box = 3664944 um.
[06/22 19:27:16   1264s] #Total wire length on LAYER METAL1 = 70463 um.
[06/22 19:27:16   1264s] #Total wire length on LAYER METAL2 = 600882 um.
[06/22 19:27:16   1264s] #Total wire length on LAYER METAL3 = 898818 um.
[06/22 19:27:16   1264s] #Total wire length on LAYER METAL4 = 969134 um.
[06/22 19:27:16   1264s] #Total wire length on LAYER METAL5 = 974681 um.
[06/22 19:27:16   1264s] #Total wire length on LAYER METAL6 = 849066 um.
[06/22 19:27:16   1264s] #Total wire length on LAYER METAL7 = 848943 um.
[06/22 19:27:16   1264s] #Total wire length on LAYER METAL8 = 315932 um.
[06/22 19:27:16   1264s] #Total number of vias = 529482
[06/22 19:27:16   1264s] #Up-Via Summary (total 529482):
[06/22 19:27:16   1264s] #           
[06/22 19:27:16   1264s] #-----------------------
[06/22 19:27:16   1264s] # METAL1         200454
[06/22 19:27:16   1264s] # METAL2         154197
[06/22 19:27:16   1264s] # METAL3          74259
[06/22 19:27:16   1264s] # METAL4          47804
[06/22 19:27:16   1264s] # METAL5          27068
[06/22 19:27:16   1264s] # METAL6          19781
[06/22 19:27:16   1264s] # METAL7           5919
[06/22 19:27:16   1264s] #-----------------------
[06/22 19:27:16   1264s] #                529482 
[06/22 19:27:16   1264s] #
[06/22 19:27:16   1264s] ### route signature (83) = 1670540391
[06/22 19:27:16   1264s] ### violation signature (80) = 1905142130
[06/22 19:27:16   1265s] ### max drc and si pitch = 5880 (  2.9400 um) MT-safe pitch = 5600 (  2.8000 um) patch pitch = 11920 (  5.9600 um)
[06/22 19:27:17   1265s] #
[06/22 19:27:17   1265s] #Start DRC checking..
[06/22 19:27:53   1301s] #   number of violations = 0
[06/22 19:27:53   1301s] #cpu time = 00:00:36, elapsed time = 00:00:36, memory = 1376.23 (MB), peak = 1531.74 (MB)
[06/22 19:27:53   1301s] #CELL_VIEW CONV,init has no DRC violation.
[06/22 19:27:53   1301s] #Total number of DRC violations = 0
[06/22 19:27:53   1301s] #Total number of net violated process antenna rule = 0
[06/22 19:27:53   1301s] ### route signature (88) =  510096677
[06/22 19:27:53   1301s] ### violation signature (85) = 1905142130
[06/22 19:27:55   1304s] #   number of violations = 0
[06/22 19:27:55   1304s] #cpu time = 00:00:51, elapsed time = 00:00:51, memory = 1331.39 (MB), peak = 1531.74 (MB)
[06/22 19:27:55   1304s] #CELL_VIEW CONV,init has no DRC violation.
[06/22 19:27:55   1304s] #Total number of DRC violations = 0
[06/22 19:27:55   1304s] #Total number of net violated process antenna rule = 0
[06/22 19:27:55   1304s] #Post Route wire spread is done.
[06/22 19:27:55   1304s] #-----------------------------------------.
[06/22 19:27:55   1304s] #
[06/22 19:27:55   1304s] #	Shielding Summary
[06/22 19:27:55   1304s] #-----------------------------------------.
[06/22 19:27:55   1304s] #Primary shielding net(s): VSS 
[06/22 19:27:55   1304s] #Opportunistic shielding net(s): VDD
[06/22 19:27:55   1304s] #
[06/22 19:27:56   1304s] #Number of nets with shield attribute: 263
[06/22 19:27:56   1304s] #Number of nets reported: 262
[06/22 19:27:56   1304s] #Number of nets without shielding: 1
[06/22 19:27:56   1304s] #Average ratio                   : 0.884
[06/22 19:27:56   1304s] #
[06/22 19:27:56   1304s] # Name         Length    Shield    Ratio
[06/22 19:27:56   1304s] #METAL1:         0.2        0.0     0.066
[06/22 19:27:56   1304s] #METAL2:         3.4        4.0     0.587
[06/22 19:27:56   1304s] #METAL3:         5.8        7.4     0.633
[06/22 19:27:56   1304s] #METAL4:         1.2        1.6     0.666
[06/22 19:27:56   1304s] #METAL5:         1.3        1.7     0.665
[06/22 19:27:56   1304s] #METAL6:        27.0       52.1     0.965
[06/22 19:27:56   1304s] #METAL7:        25.1       46.4     0.924
[06/22 19:27:56   1304s] #METAL8:         0.4        0.6     0.773
[06/22 19:27:56   1304s] #-----------------------------------------
[06/22 19:27:56   1304s] #Total number of nets with non-default rule or having extra spacing = 508
[06/22 19:27:56   1304s] #Total wire length = 5544793 um.
[06/22 19:27:56   1304s] #Total half perimeter of net bounding box = 3682162 um.
[06/22 19:27:56   1304s] #Total wire length on LAYER METAL1 = 70507 um.
[06/22 19:27:56   1304s] #Total wire length on LAYER METAL2 = 601774 um.
[06/22 19:27:56   1304s] #Total wire length on LAYER METAL3 = 900347 um.
[06/22 19:27:56   1304s] #Total wire length on LAYER METAL4 = 969459 um.
[06/22 19:27:56   1304s] #Total wire length on LAYER METAL5 = 975017 um.
[06/22 19:27:56   1304s] #Total wire length on LAYER METAL6 = 856135 um.
[06/22 19:27:56   1304s] #Total wire length on LAYER METAL7 = 855525 um.
[06/22 19:27:56   1304s] #Total wire length on LAYER METAL8 = 316029 um.
[06/22 19:27:56   1304s] #Total number of vias = 532489
[06/22 19:27:56   1304s] #Up-Via Summary (total 532489):
[06/22 19:27:56   1304s] #           
[06/22 19:27:56   1304s] #-----------------------
[06/22 19:27:56   1304s] # METAL1         201225
[06/22 19:27:56   1304s] # METAL2         154947
[06/22 19:27:56   1304s] # METAL3          74699
[06/22 19:27:56   1304s] # METAL4          48167
[06/22 19:27:56   1304s] # METAL5          27424
[06/22 19:27:56   1304s] # METAL6          20103
[06/22 19:27:56   1304s] # METAL7           5924
[06/22 19:27:56   1304s] #-----------------------
[06/22 19:27:56   1304s] #                532489 
[06/22 19:27:56   1304s] #
[06/22 19:27:56   1304s] ### route signature (90) =  510096677
[06/22 19:27:56   1304s] ### violation signature (87) = 1905142130
[06/22 19:27:56   1304s] #detailRoute Statistics:
[06/22 19:27:56   1304s] #Cpu time = 00:15:37
[06/22 19:27:56   1304s] #Elapsed time = 00:15:37
[06/22 19:27:56   1304s] #Increased memory = 74.12 (MB)
[06/22 19:27:56   1304s] #Total memory = 1322.98 (MB)
[06/22 19:27:56   1304s] #Peak memory = 1531.74 (MB)
[06/22 19:27:57   1305s] ### export route signature (91) =  510096677
[06/22 19:27:58   1306s] ### export violation signature (88) = 1905142130
[06/22 19:27:58   1307s] #
[06/22 19:27:58   1307s] #globalDetailRoute statistics:
[06/22 19:27:58   1307s] #Cpu time = 00:21:15
[06/22 19:27:58   1307s] #Elapsed time = 00:21:20
[06/22 19:27:58   1307s] #Increased memory = 301.29 (MB)
[06/22 19:27:58   1307s] #Total memory = 1221.46 (MB)
[06/22 19:27:58   1307s] #Peak memory = 1531.74 (MB)
[06/22 19:27:58   1307s] #Number of warnings = 107
[06/22 19:27:58   1307s] #Total number of warnings = 109
[06/22 19:27:58   1307s] #Number of fails = 0
[06/22 19:27:58   1307s] #Total number of fails = 0
[06/22 19:27:58   1307s] #Complete globalDetailRoute on Sat Jun 22 19:27:58 2019
[06/22 19:27:58   1307s] #
[06/22 19:27:58   1307s] #routeDesign: cpu time = 00:21:15, elapsed time = 00:21:21, memory = 1221.48 (MB), peak = 1531.74 (MB)
[06/22 19:27:58   1307s] 
[06/22 19:27:58   1307s] *** Summary of all messages that are not suppressed in this session:
[06/22 19:27:58   1307s] Severity  ID               Count  Summary                                  
[06/22 19:27:58   1307s] WARNING   IMPEXT-3493          1  The design extraction status has been re...
[06/22 19:27:58   1307s] WARNING   IMPEXT-3530          1  The process node is not set. Use the com...
[06/22 19:27:58   1307s] WARNING   IMPCK-8086           1  The command %s is obsolete and will be r...
[06/22 19:27:58   1307s] WARNING   IMPESI-3014         51  The RC network is incomplete for net %s....
[06/22 19:27:58   1307s] WARNING   TCLCMD-1403          1  '%s'                                     
[06/22 19:27:58   1307s] *** Message Summary: 55 warning(s), 0 error(s)
[06/22 19:27:58   1307s] 
[06/22 19:27:58   1307s] ### 
[06/22 19:27:58   1307s] ###   Scalability Statistics
[06/22 19:27:58   1307s] ### 
[06/22 19:27:58   1307s] ### ------------------------+----------------+----------------+----------------+
[06/22 19:27:58   1307s] ###   routeDesign           |        cpu time|    elapsed time|     scalability|
[06/22 19:27:58   1307s] ### ------------------------+----------------+----------------+----------------+
[06/22 19:27:58   1307s] ###   Data Preparation      |        00:00:12|        00:00:12|             1.0|
[06/22 19:27:58   1307s] ###   Global Routing        |        00:04:24|        00:04:24|             1.0|
[06/22 19:27:58   1307s] ###   Track Assignment      |        00:00:28|        00:00:28|             1.0|
[06/22 19:27:58   1307s] ###   Detail Routing        |        00:12:23|        00:12:23|             1.0|
[06/22 19:27:58   1307s] ###   Antenna Fixing        |        00:01:00|        00:01:00|             1.0|
[06/22 19:27:58   1307s] ###   Shielding             |        00:00:43|        00:00:43|             1.0|
[06/22 19:27:58   1307s] ###   Total                 |        00:21:15|        00:21:21|             1.0|
[06/22 19:27:58   1307s] ### ------------------------+----------------+----------------+----------------+
[06/22 19:27:58   1307s] ### 
[06/22 19:49:33   1375s] <CMD> setAnalysisMode -analysisType onChipVariation
[06/22 19:49:45   1376s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[06/22 19:49:45   1376s] <CMD> timeDesign -postRoute -pathReports -drvReports -slackReports -numPaths 50 -prefix CONV_postRoute -outDir timingReports
[06/22 19:49:45   1376s] Switching SI Aware to true by default in postroute mode   
[06/22 19:49:45   1376s]  Reset EOS DB
[06/22 19:49:45   1376s] Ignoring AAE DB Resetting ...
[06/22 19:49:45   1376s] Extraction called for design 'CONV' of instances=52338 and nets=55920 using extraction engine 'postRoute' at effort level 'low' .
[06/22 19:49:45   1376s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[06/22 19:49:45   1376s] Type 'man IMPEXT-3530' for more detail.
[06/22 19:49:45   1376s] PostRoute (effortLevel low) RC Extraction called for design CONV.
[06/22 19:49:45   1376s] RC Extraction called in multi-corner(1) mode.
[06/22 19:49:45   1376s] Process corner(s) are loaded.
[06/22 19:49:45   1376s]  Corner: RC_corner
[06/22 19:49:45   1376s] extractDetailRC Option : -outfile /tmp/innovus_temp_77778_cad29_b05069_rUFh5L/CONV_77778_uKqVR1.rcdb.d  -extended
[06/22 19:49:45   1376s] RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
[06/22 19:49:45   1376s]       RC Corner Indexes            0   
[06/22 19:49:45   1376s] Capacitance Scaling Factor   : 1.00000 
[06/22 19:49:45   1376s] Coupling Cap. Scaling Factor : 1.00000 
[06/22 19:49:45   1376s] Resistance Scaling Factor    : 1.00000 
[06/22 19:49:45   1376s] Clock Cap. Scaling Factor    : 1.00000 
[06/22 19:49:45   1376s] Clock Res. Scaling Factor    : 1.00000 
[06/22 19:49:45   1376s] Shrink Factor                : 1.00000
[06/22 19:49:46   1377s] Initializing multi-corner capacitance tables ... 
[06/22 19:49:46   1377s] Initializing multi-corner resistance tables ...
[06/22 19:49:47   1378s] Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 1465.9M)
[06/22 19:49:47   1378s] Creating parasitic data file '/tmp/innovus_temp_77778_cad29_b05069_rUFh5L/CONV_77778_uKqVR1.rcdb.d' for storing RC.
[06/22 19:49:48   1379s] Extracted 10.0003% (CPU Time= 0:00:02.1  MEM= 1546.4M)
[06/22 19:49:48   1380s] Extracted 20.0002% (CPU Time= 0:00:02.7  MEM= 1546.4M)
[06/22 19:49:49   1381s] Extracted 30.0002% (CPU Time= 0:00:03.6  MEM= 1550.4M)
[06/22 19:49:51   1382s] Extracted 40.0002% (CPU Time= 0:00:04.9  MEM= 1550.4M)
[06/22 19:49:51   1383s] Extracted 50.0002% (CPU Time= 0:00:05.7  MEM= 1550.4M)
[06/22 19:49:52   1383s] Extracted 60.0002% (CPU Time= 0:00:06.3  MEM= 1550.4M)
[06/22 19:49:53   1384s] Extracted 70.0002% (CPU Time= 0:00:07.2  MEM= 1550.4M)
[06/22 19:49:54   1385s] Extracted 80.0002% (CPU Time= 0:00:08.4  MEM= 1550.4M)
[06/22 19:49:56   1387s] Extracted 90.0001% (CPU Time= 0:00:10.3  MEM= 1550.4M)
[06/22 19:49:58   1390s] Extracted 100% (CPU Time= 0:00:12.5  MEM= 1550.4M)
[06/22 19:49:59   1390s] Number of Extracted Resistors     : 1362344
[06/22 19:49:59   1390s] Number of Extracted Ground Cap.   : 1343333
[06/22 19:49:59   1390s] Number of Extracted Coupling Cap. : 3567060
[06/22 19:49:59   1390s] Opening parasitic data file '/tmp/innovus_temp_77778_cad29_b05069_rUFh5L/CONV_77778_uKqVR1.rcdb.d' for reading.
[06/22 19:49:59   1390s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[06/22 19:49:59   1390s]  Corner: RC_corner
[06/22 19:49:59   1390s] Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 1514.4M)
[06/22 19:49:59   1390s] Creating parasitic data file '/tmp/innovus_temp_77778_cad29_b05069_rUFh5L/CONV_77778_uKqVR1.rcdb_Filter.rcdb.d' for storing RC.
[06/22 19:50:00   1391s] Closing parasitic data file '/tmp/innovus_temp_77778_cad29_b05069_rUFh5L/CONV_77778_uKqVR1.rcdb.d'. 55885 times net's RC data read were performed.
[06/22 19:50:00   1391s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1514.387M)
[06/22 19:50:00   1391s] Opening parasitic data file '/tmp/innovus_temp_77778_cad29_b05069_rUFh5L/CONV_77778_uKqVR1.rcdb.d' for reading.
[06/22 19:50:00   1391s] processing rcdb (/tmp/innovus_temp_77778_cad29_b05069_rUFh5L/CONV_77778_uKqVR1.rcdb.d) for hinst (top) of cell (CONV);
[06/22 19:50:00   1391s] Lumped Parasitic Loading Completed (total cpu=0:00:00.3, real=0:00:00.0, current mem=1514.387M)
[06/22 19:50:00   1391s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:15.5  Real Time: 0:00:15.0  MEM: 1514.387M)
[06/22 19:50:02   1393s] Starting SI iteration 1 using Infinite Timing Windows
[06/22 19:50:02   1393s] #################################################################################
[06/22 19:50:02   1393s] # Design Stage: PostRoute
[06/22 19:50:02   1393s] # Design Name: CONV
[06/22 19:50:02   1393s] # Design Mode: 90nm
[06/22 19:50:02   1393s] # Analysis Mode: MMMC OCV 
[06/22 19:50:02   1393s] # Parasitics Mode: SPEF/RCDB
[06/22 19:50:02   1393s] # Signoff Settings: SI On 
[06/22 19:50:02   1393s] #################################################################################
[06/22 19:50:02   1393s] AAE_INFO: 1 threads acquired from CTE.
[06/22 19:50:02   1393s] Setting infinite Tws ...
[06/22 19:50:02   1393s] First Iteration Infinite Tw... 
[06/22 19:50:02   1393s] Calculate early delays in OCV mode...
[06/22 19:50:02   1394s] Calculate late delays in OCV mode...
[06/22 19:50:03   1394s] Topological Sorting (REAL = 0:00:00.0, MEM = 1544.6M, InitMEM = 1536.6M)
[06/22 19:50:03   1394s] Start delay calculation (fullDC) (1 T). (MEM=1544.61)
[06/22 19:50:03   1394s] Initializing multi-corner capacitance tables ... 
[06/22 19:50:03   1394s] Initializing multi-corner resistance tables ...
[06/22 19:50:03   1394s] End AAE Lib Interpolated Model. (MEM=1545.41 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/22 19:50:03   1394s] Opening parasitic data file '/tmp/innovus_temp_77778_cad29_b05069_rUFh5L/CONV_77778_uKqVR1.rcdb.d' for reading.
[06/22 19:50:03   1394s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1545.4M)
[06/22 19:50:03   1394s] AAE_INFO: 1 threads acquired from CTE.
[06/22 19:50:21   1412s] Total number of fetched objects 59754
[06/22 19:50:21   1412s] AAE_INFO-618: Total number of nets in the design is 55920,  100.0 percent of the nets selected for SI analysis
[06/22 19:50:22   1413s] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:01.0)
[06/22 19:50:22   1413s] End delay calculation. (MEM=1590.23 CPU=0:00:17.7 REAL=0:00:18.0)
[06/22 19:50:22   1413s] End delay calculation (fullDC). (MEM=1590.23 CPU=0:00:19.1 REAL=0:00:19.0)
[06/22 19:50:22   1413s] *** CDM Built up (cpu=0:00:19.4  real=0:00:20.0  mem= 1590.2M) ***
[06/22 19:50:23   1414s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1590.2M)
[06/22 19:50:23   1414s] Add other clocks and setupCteToAAEClockMapping during iter 1
[06/22 19:50:24   1415s] Loading CTE timing window is completed (CPU = 0:00:00.3, REAL = 0:00:01.0, MEM = 1590.2M)
[06/22 19:50:24   1415s] Starting SI iteration 2
[06/22 19:50:24   1415s] AAE_INFO: 1 threads acquired from CTE.
[06/22 19:50:24   1415s] Calculate early delays in OCV mode...
[06/22 19:50:24   1415s] Calculate late delays in OCV mode...
[06/22 19:50:24   1415s] Start delay calculation (fullDC) (1 T). (MEM=1598.3)
[06/22 19:50:24   1415s] End AAE Lib Interpolated Model. (MEM=1598.3 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/22 19:50:26   1417s] Glitch Analysis: View av_func_mode_max -- Total Number of Nets Skipped = 0. 
[06/22 19:50:26   1417s] Glitch Analysis: View av_func_mode_max -- Total Number of Nets Analyzed = 59754. 
[06/22 19:50:26   1417s] Total number of fetched objects 59754
[06/22 19:50:26   1417s] AAE_INFO-618: Total number of nets in the design is 55920,  1.7 percent of the nets selected for SI analysis
[06/22 19:50:26   1417s] End delay calculation. (MEM=1617.38 CPU=0:00:01.6 REAL=0:00:02.0)
[06/22 19:50:26   1417s] End delay calculation (fullDC). (MEM=1617.38 CPU=0:00:01.8 REAL=0:00:02.0)
[06/22 19:50:26   1417s] *** CDM Built up (cpu=0:00:01.9  real=0:00:02.0  mem= 1617.4M) ***
[06/22 19:50:27   1418s] Effort level <high> specified for reg2reg path_group
[06/22 19:50:27   1418s] End AAE Lib Interpolated Model. (MEM=1536.59 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/22 19:50:27   1418s] Begin: glitch net info
[06/22 19:50:28   1419s] glitch slack range: number of glitch nets
[06/22 19:50:28   1419s] glitch slack < -0.32 : 0
[06/22 19:50:28   1419s] -0.32 < glitch slack < -0.28 : 0
[06/22 19:50:28   1419s] -0.28 < glitch slack < -0.24 : 0
[06/22 19:50:28   1419s] -0.24 < glitch slack < -0.2 : 0
[06/22 19:50:28   1419s] -0.2 < glitch slack < -0.16 : 0
[06/22 19:50:28   1419s] -0.16 < glitch slack < -0.12 : 0
[06/22 19:50:28   1419s] -0.12 < glitch slack < -0.08 : 0
[06/22 19:50:28   1419s] -0.08 < glitch slack < -0.04 : 0
[06/22 19:50:28   1419s] -0.04 < glitch slack : 0
[06/22 19:50:28   1419s] End: glitch net info
[06/22 19:50:32   1423s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 av_func_mode_max 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.165  | -0.165  |  0.361  |
|           TNS (ns):| -4.194  | -4.194  |  0.000  |
|    Violating Paths:|   44    |   44    |    0    |
|          All Paths:|  11451  |  6051   |  11200  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     36 (36)      |   -0.705   |     36 (36)      |
|   max_tran     |      6 (11)      |   -1.709   |      6 (11)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 74.494%
Total number of glitch violations: 0
------------------------------------------------------------
Reported timing to dir timingReports
[06/22 19:50:32   1423s] Total CPU time: 47.35 sec
[06/22 19:50:32   1423s] Total Real time: 47.0 sec
[06/22 19:50:32   1423s] Total Memory Usage: 1534.59375 Mbytes
[06/22 19:50:32   1423s] Reset AAE Options
[06/22 19:51:31   1426s] <CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad false
[06/22 19:51:31   1426s] <CMD> setDelayCalMode -engine default -siAware true
[06/22 19:51:31   1427s] <CMD> optDesign -postRoute
[06/22 19:51:31   1427s] **WARN: (IMPOPT-576):	73 nets have unplaced terms. 
[06/22 19:51:31   1427s] Type 'man IMPOPT-576' for more detail.
[06/22 19:51:31   1427s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[06/22 19:51:31   1427s] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[06/22 19:51:31   1427s] #spOpts: mergeVia=F 
[06/22 19:51:32   1427s] Core basic site is TSM13SITE
[06/22 19:51:32   1427s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[06/22 19:51:32   1427s] #spOpts: mergeVia=F 
[06/22 19:51:32   1427s] GigaOpt running with 1 threads.
[06/22 19:51:32   1427s] Info: 1 threads available for lower-level modules during optimization.
[06/22 19:51:32   1427s] #spOpts: mergeVia=F 
[06/22 19:51:33   1428s] **WARN: (IMPOPT-665):	clk : Net has unplaced terms or is connected to uplaced instances in design. 
[06/22 19:51:33   1428s] Type 'man IMPOPT-665' for more detail.
[06/22 19:51:33   1428s] **WARN: (IMPOPT-665):	reset : Net has unplaced terms or is connected to uplaced instances in design. 
[06/22 19:51:33   1428s] Type 'man IMPOPT-665' for more detail.
[06/22 19:51:33   1428s] **WARN: (IMPOPT-665):	busy : Net has unplaced terms or is connected to uplaced instances in design. 
[06/22 19:51:33   1428s] Type 'man IMPOPT-665' for more detail.
[06/22 19:51:33   1428s] **WARN: (IMPOPT-665):	ready : Net has unplaced terms or is connected to uplaced instances in design. 
[06/22 19:51:33   1428s] Type 'man IMPOPT-665' for more detail.
[06/22 19:51:33   1428s] **WARN: (IMPOPT-665):	iaddr[11] : Net has unplaced terms or is connected to uplaced instances in design. 
[06/22 19:51:33   1428s] Type 'man IMPOPT-665' for more detail.
[06/22 19:51:33   1428s] **WARN: (IMPOPT-665):	iaddr[10] : Net has unplaced terms or is connected to uplaced instances in design. 
[06/22 19:51:33   1428s] Type 'man IMPOPT-665' for more detail.
[06/22 19:51:33   1428s] **WARN: (IMPOPT-665):	iaddr[9] : Net has unplaced terms or is connected to uplaced instances in design. 
[06/22 19:51:33   1428s] Type 'man IMPOPT-665' for more detail.
[06/22 19:51:33   1428s] **WARN: (IMPOPT-665):	iaddr[8] : Net has unplaced terms or is connected to uplaced instances in design. 
[06/22 19:51:33   1428s] Type 'man IMPOPT-665' for more detail.
[06/22 19:51:33   1428s] **WARN: (IMPOPT-665):	iaddr[7] : Net has unplaced terms or is connected to uplaced instances in design. 
[06/22 19:51:33   1428s] Type 'man IMPOPT-665' for more detail.
[06/22 19:51:33   1428s] **WARN: (IMPOPT-665):	iaddr[6] : Net has unplaced terms or is connected to uplaced instances in design. 
[06/22 19:51:33   1428s] Type 'man IMPOPT-665' for more detail.
[06/22 19:51:33   1428s] **WARN: (IMPOPT-665):	iaddr[5] : Net has unplaced terms or is connected to uplaced instances in design. 
[06/22 19:51:33   1428s] Type 'man IMPOPT-665' for more detail.
[06/22 19:51:33   1428s] **WARN: (IMPOPT-665):	iaddr[4] : Net has unplaced terms or is connected to uplaced instances in design. 
[06/22 19:51:33   1428s] Type 'man IMPOPT-665' for more detail.
[06/22 19:51:33   1428s] **WARN: (IMPOPT-665):	iaddr[3] : Net has unplaced terms or is connected to uplaced instances in design. 
[06/22 19:51:33   1428s] Type 'man IMPOPT-665' for more detail.
[06/22 19:51:33   1428s] **WARN: (IMPOPT-665):	iaddr[2] : Net has unplaced terms or is connected to uplaced instances in design. 
[06/22 19:51:33   1428s] Type 'man IMPOPT-665' for more detail.
[06/22 19:51:33   1428s] **WARN: (IMPOPT-665):	iaddr[1] : Net has unplaced terms or is connected to uplaced instances in design. 
[06/22 19:51:33   1428s] Type 'man IMPOPT-665' for more detail.
[06/22 19:51:33   1428s] **WARN: (IMPOPT-665):	iaddr[0] : Net has unplaced terms or is connected to uplaced instances in design. 
[06/22 19:51:33   1428s] Type 'man IMPOPT-665' for more detail.
[06/22 19:51:33   1428s] **WARN: (IMPOPT-665):	idata[19] : Net has unplaced terms or is connected to uplaced instances in design. 
[06/22 19:51:33   1428s] Type 'man IMPOPT-665' for more detail.
[06/22 19:51:33   1428s] **WARN: (IMPOPT-665):	idata[18] : Net has unplaced terms or is connected to uplaced instances in design. 
[06/22 19:51:33   1428s] Type 'man IMPOPT-665' for more detail.
[06/22 19:51:33   1428s] **WARN: (IMPOPT-665):	idata[17] : Net has unplaced terms or is connected to uplaced instances in design. 
[06/22 19:51:33   1428s] Type 'man IMPOPT-665' for more detail.
[06/22 19:51:33   1428s] **WARN: (IMPOPT-665):	idata[16] : Net has unplaced terms or is connected to uplaced instances in design. 
[06/22 19:51:33   1428s] Type 'man IMPOPT-665' for more detail.
[06/22 19:51:33   1428s] **WARN: (EMS-27):	Message (IMPOPT-665) has exceeded the current message display limit of 20.
[06/22 19:51:33   1428s] To increase the message display limit, refer to the product command reference manual.
[06/22 19:51:33   1428s] Effort level <high> specified for reg2reg path_group
[06/22 19:51:35   1430s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1433.3M, totSessionCpu=0:23:51 **
[06/22 19:51:35   1430s] #Created 675 library cell signatures
[06/22 19:51:35   1430s] #Created 55920 NETS and 0 SPECIALNETS signatures
[06/22 19:51:35   1430s] #Created 52338 instance signatures
[06/22 19:51:35   1430s] #Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1434.38 (MB), peak = 1531.74 (MB)
[06/22 19:51:35   1430s] #Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1434.91 (MB), peak = 1531.74 (MB)
[06/22 19:51:35   1431s] Begin checking placement ... (start mem=1547.7M, init mem=1547.7M)
[06/22 19:51:36   1431s] *info: Placed = 52338          (Fixed = 507)
[06/22 19:51:36   1431s] *info: Unplaced = 0           
[06/22 19:51:36   1431s] Placement Density:74.49%(601932/808025)
[06/22 19:51:36   1431s] Placement Density (including fixed std cells):74.49%(601932/808025)
[06/22 19:51:36   1431s] Finished checkPlace (cpu: total=0:00:00.3, vio checks=0:00:00.2; mem=1547.7M)
[06/22 19:51:36   1431s]  Initial DC engine is -> aae
[06/22 19:51:36   1431s]  
[06/22 19:51:36   1431s]  AAE-Opt:: Current number of nets in RC Memory -> 100 K
[06/22 19:51:36   1431s]  
[06/22 19:51:36   1431s]  
[06/22 19:51:36   1431s]  AAE-Opt:: New number of nets in RC Memory -> 100 K
[06/22 19:51:36   1431s]  
[06/22 19:51:36   1431s] Reset EOS DB
[06/22 19:51:36   1431s] Ignoring AAE DB Resetting ...
[06/22 19:51:36   1431s]  Set Options for AAE Based Opt flow 
[06/22 19:51:36   1431s] *** optDesign -postRoute ***
[06/22 19:51:36   1431s] DRC Margin: user margin 0.0; extra margin 0
[06/22 19:51:36   1431s] Setup Target Slack: user slack 0
[06/22 19:51:36   1431s] Hold Target Slack: user slack 0
[06/22 19:51:36   1431s] Deleting Cell Server ...
[06/22 19:51:36   1431s] Deleting Lib Analyzer.
[06/22 19:51:36   1431s] Multi-VT timing optimization disabled based on library information.
[06/22 19:51:36   1431s] Creating Cell Server ...(0, 0, 0, 0)
[06/22 19:51:36   1431s] Summary for sequential cells identification: 
[06/22 19:51:36   1431s]   Identified SBFF number: 112
[06/22 19:51:36   1431s]   Identified MBFF number: 0
[06/22 19:51:36   1431s]   Identified SB Latch number: 0
[06/22 19:51:36   1431s]   Identified MB Latch number: 0
[06/22 19:51:36   1431s]   Not identified SBFF number: 8
[06/22 19:51:36   1431s]   Not identified MBFF number: 0
[06/22 19:51:36   1431s]   Not identified SB Latch number: 0
[06/22 19:51:36   1431s]   Not identified MB Latch number: 0
[06/22 19:51:36   1431s]   Number of sequential cells which are not FFs: 34
[06/22 19:51:36   1431s] Creating Cell Server, finished. 
[06/22 19:51:36   1431s] 
[06/22 19:51:36   1431s] 
[06/22 19:51:36   1431s]  View av_func_mode_max  Weighted 0 StdDelay unweighted 35.20, weightedFactor 1.000 
[06/22 19:51:36   1431s]   
[06/22 19:51:36   1431s]  View av_func_mode_min  Weighted 0 StdDelay unweighted 17.90, weightedFactor 1.000 
[06/22 19:51:36   1431s]   
[06/22 19:51:36   1431s]  View av_scan_mode_min  Weighted 0 StdDelay unweighted 17.90, weightedFactor 1.000 
[06/22 19:51:36   1431s]   Deleting Cell Server ...
[06/22 19:51:36   1431s] ** INFO : this run is activating 'postRoute' automaton
[06/22 19:51:36   1431s] Closing parasitic data file '/tmp/innovus_temp_77778_cad29_b05069_rUFh5L/CONV_77778_uKqVR1.rcdb.d'. 55885 times net's RC data read were performed.
[06/22 19:51:36   1431s] Extraction called for design 'CONV' of instances=52338 and nets=55920 using extraction engine 'postRoute' at effort level 'low' .
[06/22 19:51:36   1431s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[06/22 19:51:36   1431s] Type 'man IMPEXT-3530' for more detail.
[06/22 19:51:36   1431s] PostRoute (effortLevel low) RC Extraction called for design CONV.
[06/22 19:51:36   1431s] RC Extraction called in multi-corner(1) mode.
[06/22 19:51:36   1431s] Process corner(s) are loaded.
[06/22 19:51:36   1431s]  Corner: RC_corner
[06/22 19:51:36   1431s] extractDetailRC Option : -outfile /tmp/innovus_temp_77778_cad29_b05069_rUFh5L/CONV_77778_uKqVR1.rcdb.d -maxResLength 200  -extended
[06/22 19:51:36   1431s] RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
[06/22 19:51:36   1431s]       RC Corner Indexes            0   
[06/22 19:51:36   1431s] Capacitance Scaling Factor   : 1.00000 
[06/22 19:51:36   1431s] Coupling Cap. Scaling Factor : 1.00000 
[06/22 19:51:36   1431s] Resistance Scaling Factor    : 1.00000 
[06/22 19:51:36   1431s] Clock Cap. Scaling Factor    : 1.00000 
[06/22 19:51:36   1431s] Clock Res. Scaling Factor    : 1.00000 
[06/22 19:51:36   1431s] Shrink Factor                : 1.00000
[06/22 19:51:37   1433s] Initializing multi-corner capacitance tables ... 
[06/22 19:51:37   1433s] Initializing multi-corner resistance tables ...
[06/22 19:51:38   1433s] Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 1539.6M)
[06/22 19:51:38   1433s] Creating parasitic data file '/tmp/innovus_temp_77778_cad29_b05069_rUFh5L/CONV_77778_uKqVR1.rcdb.d' for storing RC.
[06/22 19:51:39   1435s] Extracted 10.0003% (CPU Time= 0:00:02.3  MEM= 1624.0M)
[06/22 19:51:40   1435s] Extracted 20.0002% (CPU Time= 0:00:03.1  MEM= 1624.0M)
[06/22 19:51:41   1436s] Extracted 30.0002% (CPU Time= 0:00:04.0  MEM= 1628.0M)
[06/22 19:51:42   1438s] Extracted 40.0002% (CPU Time= 0:00:05.5  MEM= 1628.0M)
[06/22 19:51:44   1439s] Extracted 50.0002% (CPU Time= 0:00:06.6  MEM= 1628.0M)
[06/22 19:51:44   1440s] Extracted 60.0002% (CPU Time= 0:00:07.2  MEM= 1628.0M)
[06/22 19:51:45   1441s] Extracted 70.0002% (CPU Time= 0:00:08.2  MEM= 1628.0M)
[06/22 19:51:46   1442s] Extracted 80.0002% (CPU Time= 0:00:09.5  MEM= 1630.0M)
[06/22 19:51:49   1444s] Extracted 90.0001% (CPU Time= 0:00:11.6  MEM= 1635.0M)
[06/22 19:51:51   1446s] Extracted 100% (CPU Time= 0:00:14.1  MEM= 1641.0M)
[06/22 19:51:52   1447s] Number of Extracted Resistors     : 1362344
[06/22 19:51:52   1447s] Number of Extracted Ground Cap.   : 1343333
[06/22 19:51:52   1447s] Number of Extracted Coupling Cap. : 3567060
[06/22 19:51:52   1447s] Opening parasitic data file '/tmp/innovus_temp_77778_cad29_b05069_rUFh5L/CONV_77778_uKqVR1.rcdb.d' for reading.
[06/22 19:51:52   1447s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[06/22 19:51:52   1447s]  Corner: RC_corner
[06/22 19:51:52   1447s] Checking LVS Completed (CPU Time= 0:00:00.4  MEM= 1609.0M)
[06/22 19:51:52   1447s] Creating parasitic data file '/tmp/innovus_temp_77778_cad29_b05069_rUFh5L/CONV_77778_uKqVR1.rcdb_Filter.rcdb.d' for storing RC.
[06/22 19:51:53   1448s] Closing parasitic data file '/tmp/innovus_temp_77778_cad29_b05069_rUFh5L/CONV_77778_uKqVR1.rcdb.d'. 55885 times net's RC data read were performed.
[06/22 19:51:54   1448s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1608.988M)
[06/22 19:51:54   1448s] Opening parasitic data file '/tmp/innovus_temp_77778_cad29_b05069_rUFh5L/CONV_77778_uKqVR1.rcdb.d' for reading.
[06/22 19:51:54   1448s] processing rcdb (/tmp/innovus_temp_77778_cad29_b05069_rUFh5L/CONV_77778_uKqVR1.rcdb.d) for hinst (top) of cell (CONV);
[06/22 19:51:54   1448s] Lumped Parasitic Loading Completed (total cpu=0:00:00.3, real=0:00:00.0, current mem=1608.988M)
[06/22 19:51:54   1448s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:17.2  Real Time: 0:00:18.0  MEM: 1608.988M)
[06/22 19:51:54   1449s] Opening parasitic data file '/tmp/innovus_temp_77778_cad29_b05069_rUFh5L/CONV_77778_uKqVR1.rcdb.d' for reading.
[06/22 19:51:54   1449s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1585.9M)
[06/22 19:51:54   1449s] Initializing multi-corner capacitance tables ... 
[06/22 19:51:54   1449s] Initializing multi-corner resistance tables ...
[06/22 19:51:54   1449s] Unfixed 0 ViaPillar Nets
[06/22 19:51:54   1449s] *** Enable all active views. ***
[06/22 19:51:54   1449s] End AAE Lib Interpolated Model. (MEM=1585.92 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/22 19:51:54   1449s] **INFO: Starting Blocking QThread with 1 CPU
[06/22 19:51:54   1449s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[06/22 19:51:54   1449s] #################################################################################
[06/22 19:51:54   1449s] # Design Stage: PostRoute
[06/22 19:51:54   1449s] # Design Name: CONV
[06/22 19:51:54   1449s] # Design Mode: 90nm
[06/22 19:51:54   1449s] # Analysis Mode: MMMC OCV 
[06/22 19:51:54   1449s] # Parasitics Mode: SPEF/RCDB
[06/22 19:51:54   1449s] # Signoff Settings: SI Off 
[06/22 19:51:54   1449s] #################################################################################
[06/22 19:51:54   1449s] AAE_INFO: 1 threads acquired from CTE.
[06/22 19:51:54   1449s] Calculate late delays in OCV mode...
[06/22 19:51:54   1449s] Calculate early delays in OCV mode...
[06/22 19:51:54   1449s] Calculate late delays in OCV mode...
[06/22 19:51:54   1449s] Calculate early delays in OCV mode...
[06/22 19:51:54   1449s] Topological Sorting (REAL = 0:00:00.0, MEM = 23.2M, InitMEM = 23.2M)
[06/22 19:51:54   1449s] Start delay calculation (fullDC) (1 T). (MEM=23.1953)
[06/22 19:51:54   1449s] *** Calculating scaling factor for lib_min libraries using the default operating condition of each library.
[06/22 19:51:54   1449s] End AAE Lib Interpolated Model. (MEM=23.9922 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/22 19:51:54   1449s] Glitch Analysis: View av_func_mode_min -- Total Number of Nets Skipped = 0. 
[06/22 19:51:54   1449s] Glitch Analysis: View av_func_mode_min -- Total Number of Nets Analyzed = 59246. 
[06/22 19:51:54   1449s] Glitch Analysis: View av_scan_mode_min -- Total Number of Nets Skipped = 0. 
[06/22 19:51:54   1449s] Glitch Analysis: View av_scan_mode_min -- Total Number of Nets Analyzed = 50. 
[06/22 19:51:54   1449s] Total number of fetched objects 59754
[06/22 19:51:54   1449s] End Timing Check Calculation. (CPU Time=0:00:00.3, Real Time=0:00:00.0)
[06/22 19:51:54   1449s] End delay calculation. (MEM=0 CPU=0:00:10.9 REAL=0:00:11.0)
[06/22 19:51:54   1449s] End delay calculation (fullDC). (MEM=0 CPU=0:00:12.3 REAL=0:00:12.0)
[06/22 19:51:54   1449s] *** CDM Built up (cpu=0:00:12.6  real=0:00:12.0  mem= 0.0M) ***
[06/22 19:51:54   1449s] *** Done Building Timing Graph (cpu=0:00:13.9 real=0:00:14.0 totSessionCpu=0:00:16.2 mem=0.0M)
[06/22 19:51:54   1449s] Done building cte hold timing graph (HoldAware) cpu=0:00:16.2 real=0:00:17.0 totSessionCpu=0:00:16.2 mem=0.0M ***
[06/22 19:52:12   1466s]  
_______________________________________________________________________
[06/22 19:52:14   1468s] Starting SI iteration 1 using Infinite Timing Windows
[06/22 19:52:14   1468s] Begin IPO call back ...
[06/22 19:52:15   1468s] End IPO call back ...
[06/22 19:52:15   1469s] #################################################################################
[06/22 19:52:15   1469s] # Design Stage: PostRoute
[06/22 19:52:15   1469s] # Design Name: CONV
[06/22 19:52:15   1469s] # Design Mode: 90nm
[06/22 19:52:15   1469s] # Analysis Mode: MMMC OCV 
[06/22 19:52:15   1469s] # Parasitics Mode: SPEF/RCDB
[06/22 19:52:15   1469s] # Signoff Settings: SI On 
[06/22 19:52:15   1469s] #################################################################################
[06/22 19:52:15   1469s] AAE_INFO: 1 threads acquired from CTE.
[06/22 19:52:15   1469s] Setting infinite Tws ...
[06/22 19:52:15   1469s] First Iteration Infinite Tw... 
[06/22 19:52:15   1469s] Calculate early delays in OCV mode...
[06/22 19:52:15   1469s] Calculate late delays in OCV mode...
[06/22 19:52:15   1469s] Calculate early delays in OCV mode...
[06/22 19:52:16   1469s] Calculate late delays in OCV mode...
[06/22 19:52:16   1469s] Topological Sorting (REAL = 0:00:00.0, MEM = 1600.1M, InitMEM = 1600.1M)
[06/22 19:52:16   1469s] Start delay calculation (fullDC) (1 T). (MEM=1600.12)
[06/22 19:52:16   1470s] End AAE Lib Interpolated Model. (MEM=1600.92 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/22 19:52:37   1491s] Total number of fetched objects 59754
[06/22 19:52:37   1491s] AAE_INFO-618: Total number of nets in the design is 55920,  100.0 percent of the nets selected for SI analysis
[06/22 19:52:38   1492s] End Timing Check Calculation. (CPU Time=0:00:00.4, Real Time=0:00:01.0)
[06/22 19:52:38   1492s] End delay calculation. (MEM=1637.68 CPU=0:00:21.0 REAL=0:00:21.0)
[06/22 19:52:38   1492s] End delay calculation (fullDC). (MEM=1637.68 CPU=0:00:22.3 REAL=0:00:22.0)
[06/22 19:52:38   1492s] *** CDM Built up (cpu=0:00:23.1  real=0:00:23.0  mem= 1637.7M) ***
[06/22 19:52:40   1494s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1637.7M)
[06/22 19:52:40   1494s] Add other clocks and setupCteToAAEClockMapping during iter 1
[06/22 19:52:41   1494s] Loading CTE timing window is completed (CPU = 0:00:00.3, REAL = 0:00:01.0, MEM = 1637.7M)
[06/22 19:52:41   1494s] 
[06/22 19:52:41   1494s] Executing IPO callback for view pruning ..
[06/22 19:52:41   1495s] 
[06/22 19:52:41   1495s] Views Dominance Info:
[06/22 19:52:41   1495s]  av_scan_mode_max
[06/22 19:52:41   1495s]   Dominating WNS: 0.0000ns
[06/22 19:52:41   1495s]   Dominating TNS: 0.0000ns
[06/22 19:52:41   1495s]   Dominating nodes: 0
[06/22 19:52:41   1495s]   Dominating failing nodes: 0
[06/22 19:52:41   1495s]  av_func_mode_max
[06/22 19:52:41   1495s]   Dominating WNS: -1.4844ns
[06/22 19:52:41   1495s]   Dominating TNS: 141.4649ns
[06/22 19:52:41   1495s]   Dominating nodes: 11370
[06/22 19:52:41   1495s]   Dominating failing nodes: 287
[06/22 19:52:42   1495s] 
[06/22 19:52:42   1495s] Optimization is working on the following views:
[06/22 19:52:42   1495s]   Setup views: av_func_mode_max 
[06/22 19:52:42   1495s]   Hold  views: av_func_mode_min av_scan_mode_min 
[06/22 19:52:43   1497s] 
[06/22 19:52:43   1497s] Active setup views:
[06/22 19:52:43   1497s]  av_func_mode_max
[06/22 19:52:43   1497s]   Dominating endpoints: 0
[06/22 19:52:43   1497s]   Dominating TNS: -0.000
[06/22 19:52:43   1497s] 
[06/22 19:52:43   1497s] Starting SI iteration 2
[06/22 19:52:43   1497s] AAE_INFO: 1 threads acquired from CTE.
[06/22 19:52:43   1497s] Calculate early delays in OCV mode...
[06/22 19:52:43   1497s] Calculate late delays in OCV mode...
[06/22 19:52:43   1497s] Start delay calculation (fullDC) (1 T). (MEM=1645.75)
[06/22 19:52:44   1497s] End AAE Lib Interpolated Model. (MEM=1645.75 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/22 19:52:45   1499s] Glitch Analysis: View av_func_mode_max -- Total Number of Nets Skipped = 0. 
[06/22 19:52:45   1499s] Glitch Analysis: View av_func_mode_max -- Total Number of Nets Analyzed = 59754. 
[06/22 19:52:45   1499s] Total number of fetched objects 59754
[06/22 19:52:45   1499s] AAE_INFO-618: Total number of nets in the design is 55920,  1.7 percent of the nets selected for SI analysis
[06/22 19:52:45   1499s] End delay calculation. (MEM=1645.75 CPU=0:00:01.7 REAL=0:00:01.0)
[06/22 19:52:45   1499s] End delay calculation (fullDC). (MEM=1645.75 CPU=0:00:01.8 REAL=0:00:02.0)
[06/22 19:52:45   1499s] *** CDM Built up (cpu=0:00:01.9  real=0:00:02.0  mem= 1645.8M) ***
[06/22 19:52:47   1500s] *** Done Building Timing Graph (cpu=0:00:32.4 real=0:00:33.0 totSessionCpu=0:25:01 mem=1645.8M)
[06/22 19:52:47   1501s] End AAE Lib Interpolated Model. (MEM=1645.75 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/22 19:52:48   1502s] 
------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 av_func_mode_max 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.165  | -0.165  |  0.361  |
|           TNS (ns):| -4.194  | -4.194  |  0.000  |
|    Violating Paths:|   44    |   44    |    0    |
|          All Paths:|  11451  |  6051   |  11200  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     36 (36)      |   -0.705   |     36 (36)      |
|   max_tran     |      6 (11)      |   -1.709   |      6 (11)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 74.494%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:01:12, real = 0:01:13, mem = 1439.5M, totSessionCpu=0:25:02 **
[06/22 19:52:48   1502s] Setting latch borrow mode to budget during optimization.
[06/22 19:52:50   1504s] Info: Done creating the CCOpt slew target map.
[06/22 19:52:50   1504s] Glitch fixing enabled
[06/22 19:52:50   1504s] Running CCOpt-PRO on entire clock network
[06/22 19:52:50   1504s] Net route status summary:
[06/22 19:52:50   1504s]   Clock:       508 (unrouted=1, trialRouted=0, noStatus=0, routed=507, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBounday AND tooFewTerms=0)])
[06/22 19:52:50   1504s]   Non-clock: 55412 (unrouted=40, trialRouted=0, noStatus=0, routed=55372, fixed=0, [crossesIlmBoundary=0, tooFewTerms=35, (crossesIlmBounday AND tooFewTerms=0)])
[06/22 19:52:50   1504s] PRO...
[06/22 19:52:50   1504s] Relaxing cts_adjacent_rows_legal and cts_cell_density for the duration of PRO. To stop this set pro_respect_cell_density_and_adjacent_row_legal to true.
[06/22 19:52:50   1504s] Initializing clock structures...
[06/22 19:52:50   1504s]   Creating own balancer
[06/22 19:52:50   1504s]   Permitting the movement of (non-FIXED) datapath insts as required for sized/new clock tree insts
[06/22 19:52:50   1504s]   Initializing legalizer
[06/22 19:52:50   1504s]   Using cell based legalization.
[06/22 19:52:51   1504s]   Validating CTS configuration...
[06/22 19:52:51   1504s]   Non-default CCOpt properties:
[06/22 19:52:51   1504s]   adjacent_rows_legal: 1 (default: false)
[06/22 19:52:51   1504s]   allow_non_fterm_identical_swaps: 0 (default: true)
[06/22 19:52:51   1504s]   buffer_cells is set for at least one key
[06/22 19:52:51   1504s]   cell_density is set for at least one key
[06/22 19:52:51   1504s]   clock_nets_detailed_routed: 1 (default: false)
[06/22 19:52:51   1504s]   inverter_cells is set for at least one key
[06/22 19:52:51   1504s]   long_path_removal_cutoff_id is set for at least one key
[06/22 19:52:51   1504s]   original_names is set for at least one key
[06/22 19:52:51   1504s]   primary_delay_corner: Delay_Corner_max (default: )
[06/22 19:52:51   1504s]   route_type is set for at least one key
[06/22 19:52:51   1504s]   routing_top_min_fanout is set for at least one key
[06/22 19:52:51   1504s]   source_output_max_trans is set for at least one key
[06/22 19:52:51   1504s]   target_insertion_delay is set for at least one key
[06/22 19:52:51   1504s]   target_max_trans is set for at least one key
[06/22 19:52:51   1504s]   target_max_trans_sdc is set for at least one key
[06/22 19:52:51   1504s]   target_skew is set for at least one key
[06/22 19:52:51   1504s]   target_skew_wire is set for at least one key
[06/22 19:52:51   1504s]   use_inverters is set for at least one key
[06/22 19:52:51   1504s]   useful_skew_ideal_mode_max_allowed_delay: 1 (default: auto)
[06/22 19:52:51   1504s]   Route type trimming info:
[06/22 19:52:51   1504s]     No route type modifications were made.
[06/22 19:52:51   1504s]   Clock tree balancer configuration for clock_tree clk:
[06/22 19:52:51   1504s]   Non-default CCOpt properties for clock tree clk:
[06/22 19:52:51   1504s]     cell_density: 1 (default: 0.75)
[06/22 19:52:51   1504s]     route_type (leaf): leaf_rule (default: default)
[06/22 19:52:51   1504s]     route_type (trunk): trunk_rule (default: default)
[06/22 19:52:51   1504s]     route_type (top): default_route_type_nonleaf (default: default)
[06/22 19:52:51   1504s]     routing_top_min_fanout: 10000 (default: unset)
[06/22 19:52:51   1504s]     use_inverters: true (default: auto)
[06/22 19:52:51   1504s]   Library Trimming...
[06/22 19:52:51   1504s] (I)       Initializing Steiner engine. 
[06/22 19:52:51   1504s] (I)       Reading DB...
[06/22 19:52:51   1504s] (I)       Number of ignored instance 0
[06/22 19:52:51   1504s] (I)       numMoveCells=52338, numMacros=0  numPads=0  numMultiRowHeightInsts=0
[06/22 19:52:51   1505s] (I)       Identified Clock instances: Flop 5867, Clock buffer/inverter 0, Gate 0
[06/22 19:52:51   1505s] (I)       before initializing RouteDB syMemory usage = 1628.7 MB
[06/22 19:52:51   1505s] (I)       congestionReportName   : 
[06/22 19:52:51   1505s] (I)       layerRangeFor2DCongestion : 
[06/22 19:52:51   1505s] (I)       buildTerm2TermWires    : 1
[06/22 19:52:51   1505s] (I)       doTrackAssignment      : 0
[06/22 19:52:51   1505s] (I)       dumpBookshelfFiles     : 0
[06/22 19:52:51   1505s] (I)       numThreads             : 1
[06/22 19:52:51   1505s] (I)       bufferingAwareRouting  : true
[06/22 19:52:51   1505s] [NR-eGR] honorMsvRouteConstraint: false
[06/22 19:52:51   1505s] (I)       honorPin               : false
[06/22 19:52:51   1505s] (I)       honorPinGuide          : true
[06/22 19:52:51   1505s] (I)       honorPartition         : false
[06/22 19:52:51   1505s] (I)       allowPartitionCrossover: false
[06/22 19:52:51   1505s] (I)       honorSingleEntry       : true
[06/22 19:52:51   1505s] (I)       honorSingleEntryStrong : true
[06/22 19:52:51   1505s] (I)       handleViaSpacingRule   : false
[06/22 19:52:51   1505s] (I)       handleEolSpacingRule   : true
[06/22 19:52:51   1505s] (I)       PDConstraint           : none
[06/22 19:52:51   1505s] (I)       expBetterNDRHandling   : true
[06/22 19:52:51   1505s] [NR-eGR] honorClockSpecNDR      : 0
[06/22 19:52:51   1505s] (I)       routingEffortLevel     : 3
[06/22 19:52:51   1505s] (I)       effortLevel            : standard
[06/22 19:52:51   1505s] [NR-eGR] minRouteLayer          : 2
[06/22 19:52:51   1505s] [NR-eGR] maxRouteLayer          : 127
[06/22 19:52:51   1505s] (I)       relaxedTopLayerCeiling : 127
[06/22 19:52:51   1505s] (I)       relaxedBottomLayerFloor: 2
[06/22 19:52:51   1505s] (I)       numRowsPerGCell        : 1
[06/22 19:52:51   1505s] (I)       speedUpLargeDesign     : 0
[06/22 19:52:51   1505s] (I)       multiThreadingTA       : 1
[06/22 19:52:51   1505s] (I)       blkAwareLayerSwitching : 1
[06/22 19:52:51   1505s] (I)       optimizationMode       : false
[06/22 19:52:51   1505s] (I)       routeSecondPG          : false
[06/22 19:52:51   1505s] (I)       scenicRatioForLayerRelax: 0.00
[06/22 19:52:51   1505s] (I)       detourLimitForLayerRelax: 0.00
[06/22 19:52:51   1505s] (I)       punchThroughDistance   : 2147483647.00
[06/22 19:52:51   1505s] (I)       scenicBound            : 1.15
[06/22 19:52:51   1505s] (I)       maxScenicToAvoidBlk    : 100.00
[06/22 19:52:51   1505s] (I)       source-to-sink ratio   : 0.30
[06/22 19:52:51   1505s] (I)       targetCongestionRatioH : 1.00
[06/22 19:52:51   1505s] (I)       targetCongestionRatioV : 1.00
[06/22 19:52:51   1505s] (I)       layerCongestionRatio   : 1.00
[06/22 19:52:51   1505s] (I)       m1CongestionRatio      : 0.10
[06/22 19:52:51   1505s] (I)       m2m3CongestionRatio    : 0.70
[06/22 19:52:51   1505s] (I)       localRouteEffort       : 1.00
[06/22 19:52:51   1505s] (I)       numSitesBlockedByOneVia: 8.00
[06/22 19:52:51   1505s] (I)       supplyScaleFactorH     : 1.00
[06/22 19:52:51   1505s] (I)       supplyScaleFactorV     : 1.00
[06/22 19:52:51   1505s] (I)       highlight3DOverflowFactor: 0.00
[06/22 19:52:51   1505s] (I)       doubleCutViaModelingRatio: 0.00
[06/22 19:52:51   1505s] (I)       routeVias              : 
[06/22 19:52:51   1505s] (I)       readTROption           : true
[06/22 19:52:51   1505s] (I)       extraSpacingFactor     : 1.00
[06/22 19:52:51   1505s] [NR-eGR] numTracksPerClockWire  : 0
[06/22 19:52:51   1505s] (I)       routeSelectedNetsOnly  : false
[06/22 19:52:51   1505s] (I)       clkNetUseMaxDemand     : false
[06/22 19:52:51   1505s] (I)       extraDemandForClocks   : 0
[06/22 19:52:51   1505s] (I)       steinerRemoveLayers    : false
[06/22 19:52:51   1505s] (I)       demoteLayerScenicScale : 1.00
[06/22 19:52:51   1505s] (I)       nonpreferLayerCostScale : 100.00
[06/22 19:52:51   1505s] (I)       similarTopologyRoutingFast : true
[06/22 19:52:51   1505s] (I)       spanningTreeRefinement : false
[06/22 19:52:51   1505s] (I)       spanningTreeRefinementAlpha : 0.50
[06/22 19:52:51   1505s] (I)       starting read tracks
[06/22 19:52:51   1505s] (I)       build grid graph
[06/22 19:52:51   1505s] (I)       build grid graph start
[06/22 19:52:51   1505s] [NR-eGR] Layer1 has no routable track
[06/22 19:52:51   1505s] [NR-eGR] Layer2 has single uniform track structure
[06/22 19:52:51   1505s] [NR-eGR] Layer3 has single uniform track structure
[06/22 19:52:51   1505s] [NR-eGR] Layer4 has single uniform track structure
[06/22 19:52:51   1505s] [NR-eGR] Layer5 has single uniform track structure
[06/22 19:52:51   1505s] [NR-eGR] Layer6 has single uniform track structure
[06/22 19:52:51   1505s] [NR-eGR] Layer7 has single uniform track structure
[06/22 19:52:51   1505s] [NR-eGR] Layer8 has single uniform track structure
[06/22 19:52:51   1505s] (I)       build grid graph end
[06/22 19:52:51   1505s] (I)       numViaLayers=8
[06/22 19:52:51   1505s] (I)       Reading via VIA12_XR for layer: 0 
[06/22 19:52:51   1505s] (I)       Reading via VIA23_V for layer: 1 
[06/22 19:52:51   1505s] (I)       Reading via VIA34_H for layer: 2 
[06/22 19:52:51   1505s] (I)       Reading via VIA45_V for layer: 3 
[06/22 19:52:51   1505s] (I)       Reading via VIA56_H for layer: 4 
[06/22 19:52:51   1505s] (I)       Reading via VIA67_V for layer: 5 
[06/22 19:52:51   1505s] (I)       Reading via VIA78_V for layer: 6 
[06/22 19:52:51   1505s] (I)       end build via table
[06/22 19:52:51   1505s] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=17465 numBumpBlks=0 numBoundaryFakeBlks=0
[06/22 19:52:51   1505s] (I)       readDataFromPlaceDB
[06/22 19:52:51   1505s] (I)       Read net information..
[06/22 19:52:51   1505s] [NR-eGR] Read numTotalNets=0  numIgnoredNets=0
[06/22 19:52:51   1505s] (I)       Read testcase time = 0.000 seconds
[06/22 19:52:51   1505s] 
[06/22 19:52:51   1505s] (I)       read default dcut vias
[06/22 19:52:51   1505s] (I)       Reading via VIA12_2CUT_N for layer: 0 
[06/22 19:52:51   1505s] (I)       Reading via VIA23_2CUT_E for layer: 1 
[06/22 19:52:51   1505s] (I)       Reading via VIA34_2CUT_E for layer: 2 
[06/22 19:52:51   1505s] (I)       Reading via VIA45_2CUT_E for layer: 3 
[06/22 19:52:51   1505s] (I)       Reading via VIA56_2CUT_E for layer: 4 
[06/22 19:52:51   1505s] (I)       Reading via VIA67_2CUT_N for layer: 5 
[06/22 19:52:51   1505s] (I)       Reading via VIA78_2CUT_E for layer: 6 
[06/22 19:52:51   1505s] (I)       build grid graph start
[06/22 19:52:51   1505s] (I)       build grid graph end
[06/22 19:52:51   1505s] (I)       Model blockage into capacity
[06/22 19:52:51   1505s] (I)       Read numBlocks=17465  numPreroutedWires=0  numCapScreens=0
[06/22 19:52:51   1505s] (I)       blocked area on Layer1 : 0  (0.00%)
[06/22 19:52:51   1505s] (I)       blocked area on Layer2 : 23784206000  (0.62%)
[06/22 19:52:51   1505s] (I)       blocked area on Layer3 : 24621180000  (0.64%)
[06/22 19:52:51   1505s] (I)       blocked area on Layer4 : 16315363200  (0.43%)
[06/22 19:52:51   1505s] (I)       blocked area on Layer5 : 18752040800  (0.49%)
[06/22 19:52:51   1505s] (I)       blocked area on Layer6 : 402803516000  (10.50%)
[06/22 19:52:51   1505s] (I)       blocked area on Layer7 : 127712184800  (3.33%)
[06/22 19:52:51   1505s] (I)       blocked area on Layer8 : 1435248000  (0.04%)
[06/22 19:52:51   1505s] (I)       Modeling time = 0.040 seconds
[06/22 19:52:51   1505s] 
[06/22 19:52:51   1505s] (I)       Moved 0 terms for better access 
[06/22 19:52:51   1505s] (I)       Number of ignored nets = 0
[06/22 19:52:51   1505s] (I)       Number of fixed nets = 0.  Ignored: Yes
[06/22 19:52:51   1505s] (I)       Number of clock nets = 0.  Ignored: No
[06/22 19:52:51   1505s] (I)       Number of analog nets = 0.  Ignored: Yes
[06/22 19:52:51   1505s] (I)       Number of special nets = 0.  Ignored: Yes
[06/22 19:52:51   1505s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[06/22 19:52:51   1505s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[06/22 19:52:51   1505s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[06/22 19:52:51   1505s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[06/22 19:52:51   1505s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[06/22 19:52:51   1505s] (I)       Constructing bin map
[06/22 19:52:51   1505s] (I)       Initialize bin information with width=14760 height=14760
[06/22 19:52:51   1505s] (I)       Done constructing bin map
[06/22 19:52:51   1505s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1628.7 MB
[06/22 19:52:51   1505s] (I)       Ndr track 0 does not exist
[06/22 19:52:51   1505s] (I)       Layer1  viaCost=200.00
[06/22 19:52:51   1505s] (I)       Layer2  viaCost=200.00
[06/22 19:52:51   1505s] (I)       Layer3  viaCost=200.00
[06/22 19:52:51   1505s] (I)       Layer4  viaCost=200.00
[06/22 19:52:51   1505s] (I)       Layer5  viaCost=200.00
[06/22 19:52:51   1505s] (I)       Layer6  viaCost=200.00
[06/22 19:52:51   1505s] (I)       Layer7  viaCost=200.00
[06/22 19:52:51   1505s] (I)       ---------------------Grid Graph Info--------------------
[06/22 19:52:51   1505s] (I)       routing area        :  (0, 0) - (1962360, 1954060)
[06/22 19:52:51   1505s] (I)       core area           :  (80040, 80360) - (1882320, 1873700)
[06/22 19:52:51   1505s] (I)       Site Width          :   920  (dbu)
[06/22 19:52:51   1505s] (I)       Row Height          :  7380  (dbu)
[06/22 19:52:51   1505s] (I)       GCell Width         :  7380  (dbu)
[06/22 19:52:51   1505s] (I)       GCell Height        :  7380  (dbu)
[06/22 19:52:51   1505s] (I)       grid                :   266   264     8
[06/22 19:52:51   1505s] (I)       vertical capacity   :     0  7380     0  7380     0  7380     0  7380
[06/22 19:52:51   1505s] (I)       horizontal capacity :     0     0  7380     0  7380     0  7380     0
[06/22 19:52:51   1505s] (I)       Default wire width  :   320   400   400   400   400   400   400   880
[06/22 19:52:51   1505s] (I)       Default wire space  :   360   420   420   420   420   420   420   920
[06/22 19:52:51   1505s] (I)       Default pitch size  :   680   920   820   920   820   920   820  2300
[06/22 19:52:51   1505s] (I)       First Track Coord   :     0   460   410   460   410   460   410  2300
[06/22 19:52:51   1505s] (I)       Num tracks per GCell: 10.85  8.02  9.00  8.02  9.00  8.02  9.00  3.21
[06/22 19:52:51   1505s] (I)       Total num of tracks :     0  2133  2383  2133  2383  2133  2383   853
[06/22 19:52:51   1505s] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[06/22 19:52:51   1505s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0
[06/22 19:52:51   1505s] (I)       --------------------------------------------------------
[06/22 19:52:51   1505s] 
[06/22 19:52:51   1505s] [NR-eGR] ============ Routing rule table ============
[06/22 19:52:51   1505s] [NR-eGR] Rule id 0. Nets 0 
[06/22 19:52:51   1505s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[06/22 19:52:51   1505s] [NR-eGR] Pitch:  L1=680  L2=920  L3=820  L4=920  L5=820  L6=920  L7=820  L8=2300
[06/22 19:52:51   1505s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[06/22 19:52:51   1505s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[06/22 19:52:51   1505s] [NR-eGR] ========================================
[06/22 19:52:51   1505s] [NR-eGR] 
[06/22 19:52:51   1505s] (I)       After initializing earlyGlobalRoute syMemory usage = 1628.7 MB
[06/22 19:52:51   1505s] (I)       Loading and dumping file time : 0.16 seconds
[06/22 19:52:51   1505s] (I)       total 2D Cap : 3740711 = (1881699 H, 1859012 V)
[06/22 19:52:51   1505s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer9, numCutBoxes=0)
[06/22 19:52:51   1505s] End AAE Lib Interpolated Model. (MEM=1628.71 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/22 19:52:51   1505s]     Library trimming buffers in power domain auto-default and half-corner Delay_Corner_max:setup.late removed 0 of 5 cells
[06/22 19:52:51   1505s] Original list had 5 cells:
[06/22 19:52:51   1505s] BUFX12 BUFX8 BUFX6 BUFX4 BUFX2 
[06/22 19:52:51   1505s] Library trimming was not able to trim any cells:
[06/22 19:52:51   1505s] BUFX12 BUFX8 BUFX6 BUFX4 BUFX2 
[06/22 19:52:51   1505s]     Library trimming inverters in power domain auto-default and half-corner Delay_Corner_max:setup.late removed 0 of 5 cells
[06/22 19:52:51   1505s] Original list had 5 cells:
[06/22 19:52:51   1505s] INVX12 INVX8 INVX6 INVX4 INVX2 
[06/22 19:52:51   1505s] Library trimming was not able to trim any cells:
[06/22 19:52:51   1505s] INVX12 INVX8 INVX6 INVX4 INVX2 
[06/22 19:52:51   1505s]     For power domain auto-default:
[06/22 19:52:51   1505s]       Buffers:     BUFX12 BUFX8 BUFX6 BUFX4 BUFX2 
[06/22 19:52:51   1505s]       Inverters:   INVX12 INVX8 INVX6 INVX4 INVX2 
[06/22 19:52:51   1505s]       Clock gates: TLATNTSCAX20 TLATNTSCAX16 TLATNTSCAX12 TLATNTSCAX8 TLATNTSCAX6 TLATNTSCAX4 TLATNTSCAX3 TLATNTSCAX2 
[06/22 19:52:51   1505s]       Unblocked area available for placement of any clock cells in power_domain auto-default: 819361.614um^2
[06/22 19:52:51   1505s]     Top Routing info:
[06/22 19:52:51   1505s]       Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: METAL4/METAL3; 
[06/22 19:52:51   1505s]       Unshielded; Mask Constraint: 0; Source: route_type.
[06/22 19:52:51   1505s]     Trunk Routing info:
[06/22 19:52:51   1505s]       Route-type name: trunk_rule; Top/bottom preferred layer name: METAL7/METAL6; 
[06/22 19:52:51   1505s]       Non-default rule name: CTS_2W2S; Shielded - shield side: Two Side; Mask Constraint: 0; Source: route_type.
[06/22 19:52:51   1505s]     Leaf Routing info:
[06/22 19:52:51   1505s]       Route-type name: leaf_rule; Top/bottom preferred layer name: METAL5/METAL4; 
[06/22 19:52:51   1505s]       Non-default rule name: CTS_2W1S; Unshielded; Mask Constraint: 0; Source: route_type.
[06/22 19:52:51   1505s]     For timing_corner Delay_Corner_max:setup, late:
[06/22 19:52:51   1505s]       Slew time target (leaf):    0.100ns
[06/22 19:52:51   1505s]       Slew time target (trunk):   0.100ns
[06/22 19:52:51   1505s]       Slew time target (top):     0.100ns
[06/22 19:52:51   1505s]       Buffer unit delay for power domain auto-default:   0.126ns
[06/22 19:52:51   1505s]       Buffer max distance for power domain auto-default: 326.000um
[06/22 19:52:51   1505s]     Fastest wire driving cells and distances for power domain auto-default:
[06/22 19:52:51   1505s]       For nets routed with trunk routing rules:
[06/22 19:52:51   1505s]         Buffer    : {lib_cell:BUFX12, fastest_considered_half_corner=Delay_Corner_max:setup.late, optimalDrivingDistance=388.571um, saturatedSlew=0.100ns, speed=2715.381um per ns, cellArea=43.683um^2 per 1000um}
[06/22 19:52:51   1505s]         Inverter  : {lib_cell:INVX12, fastest_considered_half_corner=Delay_Corner_max:setup.late, optimalDrivingDistance=326.000um, saturatedSlew=0.100ns, speed=4289.474um per ns, cellArea=41.654um^2 per 1000um}
[06/22 19:52:51   1505s]         Clock gate: {lib_cell:TLATNTSCAX20, fastest_considered_half_corner=Delay_Corner_max:setup.late, optimalDrivingDistance=916.250um, saturatedSlew=0.100ns, speed=2281.499um per ns, cellArea=81.512um^2 per 1000um}
[06/22 19:52:51   1505s]       For nets routed with top routing rules:
[06/22 19:52:51   1505s]         Buffer    : {lib_cell:BUFX12, fastest_considered_half_corner=Delay_Corner_max:setup.late, optimalDrivingDistance=246.726um, saturatedSlew=0.080ns, speed=1902.282um per ns, cellArea=68.797um^2 per 1000um}
[06/22 19:52:51   1505s]         Inverter  : {lib_cell:INVX12, fastest_considered_half_corner=Delay_Corner_max:setup.late, optimalDrivingDistance=206.726um, saturatedSlew=0.083ns, speed=3268.396um per ns, cellArea=65.687um^2 per 1000um}
[06/22 19:52:52   1505s]         Clock gate: {lib_cell:TLATNTSCAX20, fastest_considered_half_corner=Delay_Corner_max:setup.late, optimalDrivingDistance=571.852um, saturatedSlew=0.081ns, speed=1483.403um per ns, cellArea=130.603um^2 per 1000um}
[06/22 19:52:52   1505s]   Library Trimming done.
[06/22 19:52:52   1505s] **WARN: (IMPCCOPT-1041):	The source_output_max_trans is set for clock_tree clk, but source_max_capacitance is not. Innovus will assume a maximum driven capacitance of 0.085.
[06/22 19:52:52   1505s] Type 'man IMPCCOPT-1041' for more detail.
[06/22 19:52:52   1505s]   
[06/22 19:52:52   1505s]   Logic Sizing Table:
[06/22 19:52:52   1505s]   
[06/22 19:52:52   1505s]   ----------------------------------------------------------
[06/22 19:52:52   1505s]   Cell    Instance count    Source    Eligible library cells
[06/22 19:52:52   1505s]   ----------------------------------------------------------
[06/22 19:52:52   1505s]     (empty table)
[06/22 19:52:52   1505s]   ----------------------------------------------------------
[06/22 19:52:52   1505s]   
[06/22 19:52:52   1505s]   
[06/22 19:52:52   1505s] **WARN: (IMPCCOPT-1261):	The skew target of 0.050ns for skew_group clk/func_mode is too small. For best results, it is recommended that the skew target be set no lower than 0.126ns. The skew target has been relaxed to 0.126ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
[06/22 19:52:52   1505s] Type 'man IMPCCOPT-1261' for more detail.
[06/22 19:52:52   1505s] **WARN: (IMPCCOPT-1261):	The skew target of 0.050ns for skew_group clk/scan_mode is too small. For best results, it is recommended that the skew target be set no lower than 0.126ns. The skew target has been relaxed to 0.126ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
[06/22 19:52:52   1505s] Type 'man IMPCCOPT-1261' for more detail.
[06/22 19:52:52   1506s]   Clock tree balancer configuration for skew_group clk/func_mode:
[06/22 19:52:52   1506s]     Sources:                     pin clk
[06/22 19:52:52   1506s]     Total number of sinks:       5867
[06/22 19:52:52   1506s]     Delay constrained sinks:     5867
[06/22 19:52:52   1506s]     Non-leaf sinks:              0
[06/22 19:52:52   1506s]     Ignore pins:                 0
[06/22 19:52:52   1506s]    Timing corner Delay_Corner_max:setup.late:
[06/22 19:52:52   1506s]     Skew target:                 0.126ns
[06/22 19:52:52   1506s]     Insertion delay target:      0.500ns
[06/22 19:52:52   1506s]   Clock tree balancer configuration for skew_group clk/scan_mode:
[06/22 19:52:52   1506s]     Sources:                     pin clk
[06/22 19:52:52   1506s]     Total number of sinks:       5867
[06/22 19:52:52   1506s]     Delay constrained sinks:     5867
[06/22 19:52:52   1506s]     Non-leaf sinks:              0
[06/22 19:52:52   1506s]     Ignore pins:                 0
[06/22 19:52:52   1506s]    Timing corner Delay_Corner_max:setup.late:
[06/22 19:52:52   1506s]     Skew target:                 0.126ns
[06/22 19:52:52   1506s]     Insertion delay target:      0.500ns
[06/22 19:52:52   1506s] **WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk: preferred layers METAL3-METAL4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[06/22 19:52:52   1506s] **WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk: preferred layers METAL6-METAL7 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[06/22 19:52:52   1506s] **WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk: preferred layers METAL4-METAL5 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[06/22 19:52:52   1506s]   Primary reporting skew group is skew_group clk/func_mode with 5867 clock sinks.
[06/22 19:52:52   1506s]   
[06/22 19:52:52   1506s]   Via Selection for Estimated Routes (rule default):
[06/22 19:52:52   1506s]   
[06/22 19:52:52   1506s]   ---------------------------------------------------------------
[06/22 19:52:52   1506s]   Layer    Via Cell       Res.     Cap.     RC       Top of Stack
[06/22 19:52:52   1506s]   Range                   (Ohm)    (fF)     (fs)     Only
[06/22 19:52:52   1506s]   ---------------------------------------------------------------
[06/22 19:52:52   1506s]   M1-M2    VIA12_X        0.680    0.028    0.019    false
[06/22 19:52:52   1506s]   M2-M3    VIA23_X        0.680    0.023    0.016    false
[06/22 19:52:52   1506s]   M2-M3    VIA23_TOS      0.680    0.041    0.028    true
[06/22 19:52:52   1506s]   M3-M4    VIA34_X        0.680    0.023    0.016    false
[06/22 19:52:52   1506s]   M3-M4    VIA34_TOS_E    0.680    0.058    0.039    true
[06/22 19:52:52   1506s]   M4-M5    VIA45_X        0.680    0.023    0.016    false
[06/22 19:52:52   1506s]   M4-M5    VIA45_TOS      0.680    0.041    0.028    true
[06/22 19:52:52   1506s]   M5-M6    VIA56_X        0.680    0.023    0.015    false
[06/22 19:52:52   1506s]   M5-M6    VIA56_TOS_E    0.680    0.057    0.039    true
[06/22 19:52:52   1506s]   M6-M7    VIA67_X        0.420    0.029    0.012    false
[06/22 19:52:52   1506s]   M6-M7    VIA67_TOS      0.420    0.046    0.019    true
[06/22 19:52:52   1506s]   M7-M8    VIA78_H        0.420    0.080    0.033    false
[06/22 19:52:52   1506s]   ---------------------------------------------------------------
[06/22 19:52:52   1506s]   
[06/22 19:52:52   1506s]   Via Selection for Estimated Routes (rule CTS_2W1S):
[06/22 19:52:52   1506s]   
[06/22 19:52:52   1506s]   ---------------------------------------------------------------
[06/22 19:52:52   1506s]   Layer    Via Cell       Res.     Cap.     RC       Top of Stack
[06/22 19:52:52   1506s]   Range                   (Ohm)    (fF)     (fs)     Only
[06/22 19:52:52   1506s]   ---------------------------------------------------------------
[06/22 19:52:52   1506s]   M1-M2    VIA12_X        0.680    0.028    0.019    false
[06/22 19:52:52   1506s]   M2-M3    VIA23_X        0.680    0.023    0.016    false
[06/22 19:52:52   1506s]   M2-M3    VIA23_TOS      0.680    0.041    0.028    true
[06/22 19:52:52   1506s]   M3-M4    VIA34_X        0.680    0.023    0.016    false
[06/22 19:52:52   1506s]   M3-M4    VIA34_TOS_E    0.680    0.058    0.039    true
[06/22 19:52:52   1506s]   M4-M5    VIA45_X        0.680    0.023    0.016    false
[06/22 19:52:52   1506s]   M4-M5    VIA45_TOS      0.680    0.041    0.028    true
[06/22 19:52:52   1506s]   M5-M6    VIA56_X        0.680    0.023    0.015    false
[06/22 19:52:52   1506s]   M5-M6    VIA56_TOS_E    0.680    0.057    0.039    true
[06/22 19:52:52   1506s]   M6-M7    VIA67_X        0.420    0.029    0.012    false
[06/22 19:52:52   1506s]   M6-M7    VIA67_TOS      0.420    0.046    0.019    true
[06/22 19:52:52   1506s]   M7-M8    VIA78_H        0.420    0.080    0.033    false
[06/22 19:52:52   1506s]   ---------------------------------------------------------------
[06/22 19:52:52   1506s]   
[06/22 19:52:52   1506s]   Via Selection for Estimated Routes (rule CTS_2W2S):
[06/22 19:52:52   1506s]   
[06/22 19:52:52   1506s]   ---------------------------------------------------------------
[06/22 19:52:52   1506s]   Layer    Via Cell       Res.     Cap.     RC       Top of Stack
[06/22 19:52:52   1506s]   Range                   (Ohm)    (fF)     (fs)     Only
[06/22 19:52:52   1506s]   ---------------------------------------------------------------
[06/22 19:52:52   1506s]   M1-M2    VIA12_X        0.680    0.028    0.019    false
[06/22 19:52:52   1506s]   M2-M3    VIA23_X        0.680    0.023    0.016    false
[06/22 19:52:52   1506s]   M2-M3    VIA23_TOS      0.680    0.041    0.028    true
[06/22 19:52:52   1506s]   M3-M4    VIA34_X        0.680    0.023    0.016    false
[06/22 19:52:52   1506s]   M3-M4    VIA34_TOS_E    0.680    0.058    0.039    true
[06/22 19:52:52   1506s]   M4-M5    VIA45_X        0.680    0.023    0.016    false
[06/22 19:52:52   1506s]   M4-M5    VIA45_TOS      0.680    0.041    0.028    true
[06/22 19:52:52   1506s]   M5-M6    VIA56_X        0.680    0.023    0.015    false
[06/22 19:52:52   1506s]   M5-M6    VIA56_TOS_E    0.680    0.057    0.039    true
[06/22 19:52:52   1506s]   M6-M7    VIA67_X        0.420    0.029    0.012    false
[06/22 19:52:52   1506s]   M6-M7    VIA67_TOS      0.420    0.046    0.019    true
[06/22 19:52:52   1506s]   M7-M8    VIA78_H        0.420    0.080    0.033    false
[06/22 19:52:52   1506s]   ---------------------------------------------------------------
[06/22 19:52:52   1506s]   
[06/22 19:52:52   1506s]   No ideal or dont_touch nets found in the clock tree
[06/22 19:52:52   1506s]   Validating CTS configuration done. (took cpu=0:00:01.3 real=0:00:01.3)
[06/22 19:52:52   1506s]   Reconstructing clock tree datastructures...
[06/22 19:52:52   1506s]     Validating CTS configuration...
[06/22 19:52:52   1506s]     Non-default CCOpt properties:
[06/22 19:52:52   1506s]     adjacent_rows_legal: 1 (default: false)
[06/22 19:52:52   1506s]     allow_non_fterm_identical_swaps: 0 (default: true)
[06/22 19:52:52   1506s]     buffer_cells is set for at least one key
[06/22 19:52:52   1506s]     cell_density is set for at least one key
[06/22 19:52:52   1506s]     clock_nets_detailed_routed: 1 (default: false)
[06/22 19:52:52   1506s]     inverter_cells is set for at least one key
[06/22 19:52:52   1506s]     long_path_removal_cutoff_id is set for at least one key
[06/22 19:52:52   1506s]     original_names is set for at least one key
[06/22 19:52:52   1506s]     primary_delay_corner: Delay_Corner_max (default: )
[06/22 19:52:52   1506s]     route_type is set for at least one key
[06/22 19:52:52   1506s]     routing_top_min_fanout is set for at least one key
[06/22 19:52:52   1506s]     source_output_max_trans is set for at least one key
[06/22 19:52:52   1506s]     target_insertion_delay is set for at least one key
[06/22 19:52:52   1506s]     target_max_trans is set for at least one key
[06/22 19:52:52   1506s]     target_max_trans_sdc is set for at least one key
[06/22 19:52:52   1506s]     target_skew is set for at least one key
[06/22 19:52:52   1506s]     target_skew_wire is set for at least one key
[06/22 19:52:52   1506s]     use_inverters is set for at least one key
[06/22 19:52:52   1506s]     useful_skew_ideal_mode_max_allowed_delay: 1 (default: auto)
[06/22 19:52:52   1506s]     Route type trimming info:
[06/22 19:52:52   1506s]       No route type modifications were made.
[06/22 19:52:52   1506s]     Clock tree balancer configuration for clock_tree clk:
[06/22 19:52:52   1506s]     Non-default CCOpt properties for clock tree clk:
[06/22 19:52:52   1506s]       cell_density: 1 (default: 0.75)
[06/22 19:52:52   1506s]       route_type (leaf): leaf_rule (default: default)
[06/22 19:52:52   1506s]       route_type (trunk): trunk_rule (default: default)
[06/22 19:52:52   1506s]       route_type (top): default_route_type_nonleaf (default: default)
[06/22 19:52:52   1506s]       routing_top_min_fanout: 10000 (default: unset)
[06/22 19:52:52   1506s]       use_inverters: true (default: auto)
[06/22 19:52:52   1506s]     
[06/22 19:52:52   1506s]     Logic Sizing Table:
[06/22 19:52:52   1506s]     
[06/22 19:52:52   1506s]     ----------------------------------------------------------
[06/22 19:52:52   1506s]     Cell    Instance count    Source    Eligible library cells
[06/22 19:52:52   1506s]     ----------------------------------------------------------
[06/22 19:52:52   1506s]       (empty table)
[06/22 19:52:52   1506s]     ----------------------------------------------------------
[06/22 19:52:52   1506s]     
[06/22 19:52:52   1506s]     
[06/22 19:52:52   1506s] **WARN: (IMPCCOPT-1261):	The skew target of 0.050ns for skew_group clk/func_mode is too small. For best results, it is recommended that the skew target be set no lower than 0.126ns. The skew target has been relaxed to 0.126ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
[06/22 19:52:52   1506s] Type 'man IMPCCOPT-1261' for more detail.
[06/22 19:52:52   1506s] **WARN: (IMPCCOPT-1261):	The skew target of 0.050ns for skew_group clk/scan_mode is too small. For best results, it is recommended that the skew target be set no lower than 0.126ns. The skew target has been relaxed to 0.126ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
[06/22 19:52:52   1506s] Type 'man IMPCCOPT-1261' for more detail.
[06/22 19:52:52   1506s]     Clock tree balancer configuration for skew_group clk/func_mode:
[06/22 19:52:52   1506s]       Sources:                     pin clk
[06/22 19:52:52   1506s]       Total number of sinks:       5867
[06/22 19:52:52   1506s]       Delay constrained sinks:     5867
[06/22 19:52:52   1506s]       Non-leaf sinks:              0
[06/22 19:52:52   1506s]       Ignore pins:                 0
[06/22 19:52:52   1506s]      Timing corner Delay_Corner_max:setup.late:
[06/22 19:52:52   1506s]       Skew target:                 0.126ns
[06/22 19:52:52   1506s]       Insertion delay target:      0.500ns
[06/22 19:52:52   1506s]     Clock tree balancer configuration for skew_group clk/scan_mode:
[06/22 19:52:52   1506s]       Sources:                     pin clk
[06/22 19:52:52   1506s]       Total number of sinks:       5867
[06/22 19:52:52   1506s]       Delay constrained sinks:     5867
[06/22 19:52:52   1506s]       Non-leaf sinks:              0
[06/22 19:52:52   1506s]       Ignore pins:                 0
[06/22 19:52:52   1506s]      Timing corner Delay_Corner_max:setup.late:
[06/22 19:52:52   1506s]       Skew target:                 0.126ns
[06/22 19:52:52   1506s]       Insertion delay target:      0.500ns
[06/22 19:52:52   1506s] **WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk: preferred layers METAL3-METAL4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[06/22 19:52:52   1506s] **WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk: preferred layers METAL6-METAL7 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[06/22 19:52:52   1506s] **WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk: preferred layers METAL4-METAL5 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[06/22 19:52:52   1506s]     Primary reporting skew group is skew_group clk/func_mode with 5867 clock sinks.
[06/22 19:52:52   1506s]     
[06/22 19:52:52   1506s]     Via Selection for Estimated Routes (rule default):
[06/22 19:52:52   1506s]     
[06/22 19:52:52   1506s]     ---------------------------------------------------------------
[06/22 19:52:52   1506s]     Layer    Via Cell       Res.     Cap.     RC       Top of Stack
[06/22 19:52:52   1506s]     Range                   (Ohm)    (fF)     (fs)     Only
[06/22 19:52:52   1506s]     ---------------------------------------------------------------
[06/22 19:52:52   1506s]     M1-M2    VIA12_X        0.680    0.028    0.019    false
[06/22 19:52:52   1506s]     M2-M3    VIA23_X        0.680    0.023    0.016    false
[06/22 19:52:52   1506s]     M2-M3    VIA23_TOS      0.680    0.041    0.028    true
[06/22 19:52:52   1506s]     M3-M4    VIA34_X        0.680    0.023    0.016    false
[06/22 19:52:52   1506s]     M3-M4    VIA34_TOS_E    0.680    0.058    0.039    true
[06/22 19:52:52   1506s]     M4-M5    VIA45_X        0.680    0.023    0.016    false
[06/22 19:52:52   1506s]     M4-M5    VIA45_TOS      0.680    0.041    0.028    true
[06/22 19:52:52   1506s]     M5-M6    VIA56_X        0.680    0.023    0.015    false
[06/22 19:52:52   1506s]     M5-M6    VIA56_TOS_E    0.680    0.057    0.039    true
[06/22 19:52:52   1506s]     M6-M7    VIA67_X        0.420    0.029    0.012    false
[06/22 19:52:52   1506s]     M6-M7    VIA67_TOS      0.420    0.046    0.019    true
[06/22 19:52:52   1506s]     M7-M8    VIA78_H        0.420    0.080    0.033    false
[06/22 19:52:52   1506s]     ---------------------------------------------------------------
[06/22 19:52:52   1506s]     
[06/22 19:52:52   1506s]     Via Selection for Estimated Routes (rule CTS_2W1S):
[06/22 19:52:52   1506s]     
[06/22 19:52:52   1506s]     ---------------------------------------------------------------
[06/22 19:52:52   1506s]     Layer    Via Cell       Res.     Cap.     RC       Top of Stack
[06/22 19:52:52   1506s]     Range                   (Ohm)    (fF)     (fs)     Only
[06/22 19:52:52   1506s]     ---------------------------------------------------------------
[06/22 19:52:52   1506s]     M1-M2    VIA12_X        0.680    0.028    0.019    false
[06/22 19:52:52   1506s]     M2-M3    VIA23_X        0.680    0.023    0.016    false
[06/22 19:52:52   1506s]     M2-M3    VIA23_TOS      0.680    0.041    0.028    true
[06/22 19:52:52   1506s]     M3-M4    VIA34_X        0.680    0.023    0.016    false
[06/22 19:52:52   1506s]     M3-M4    VIA34_TOS_E    0.680    0.058    0.039    true
[06/22 19:52:52   1506s]     M4-M5    VIA45_X        0.680    0.023    0.016    false
[06/22 19:52:52   1506s]     M4-M5    VIA45_TOS      0.680    0.041    0.028    true
[06/22 19:52:52   1506s]     M5-M6    VIA56_X        0.680    0.023    0.015    false
[06/22 19:52:52   1506s]     M5-M6    VIA56_TOS_E    0.680    0.057    0.039    true
[06/22 19:52:52   1506s]     M6-M7    VIA67_X        0.420    0.029    0.012    false
[06/22 19:52:52   1506s]     M6-M7    VIA67_TOS      0.420    0.046    0.019    true
[06/22 19:52:52   1506s]     M7-M8    VIA78_H        0.420    0.080    0.033    false
[06/22 19:52:52   1506s]     ---------------------------------------------------------------
[06/22 19:52:52   1506s]     
[06/22 19:52:52   1506s]     Via Selection for Estimated Routes (rule CTS_2W2S):
[06/22 19:52:52   1506s]     
[06/22 19:52:52   1506s]     ---------------------------------------------------------------
[06/22 19:52:52   1506s]     Layer    Via Cell       Res.     Cap.     RC       Top of Stack
[06/22 19:52:52   1506s]     Range                   (Ohm)    (fF)     (fs)     Only
[06/22 19:52:52   1506s]     ---------------------------------------------------------------
[06/22 19:52:52   1506s]     M1-M2    VIA12_X        0.680    0.028    0.019    false
[06/22 19:52:52   1506s]     M2-M3    VIA23_X        0.680    0.023    0.016    false
[06/22 19:52:52   1506s]     M2-M3    VIA23_TOS      0.680    0.041    0.028    true
[06/22 19:52:52   1506s]     M3-M4    VIA34_X        0.680    0.023    0.016    false
[06/22 19:52:52   1506s]     M3-M4    VIA34_TOS_E    0.680    0.058    0.039    true
[06/22 19:52:52   1506s]     M4-M5    VIA45_X        0.680    0.023    0.016    false
[06/22 19:52:52   1506s]     M4-M5    VIA45_TOS      0.680    0.041    0.028    true
[06/22 19:52:52   1506s]     M5-M6    VIA56_X        0.680    0.023    0.015    false
[06/22 19:52:52   1506s]     M5-M6    VIA56_TOS_E    0.680    0.057    0.039    true
[06/22 19:52:52   1506s]     M6-M7    VIA67_X        0.420    0.029    0.012    false
[06/22 19:52:52   1506s]     M6-M7    VIA67_TOS      0.420    0.046    0.019    true
[06/22 19:52:52   1506s]     M7-M8    VIA78_H        0.420    0.080    0.033    false
[06/22 19:52:52   1506s]     ---------------------------------------------------------------
[06/22 19:52:52   1506s]     
[06/22 19:52:52   1506s]     No ideal or dont_touch nets found in the clock tree
[06/22 19:52:52   1506s]     Validating CTS configuration done. (took cpu=0:00:00.4 real=0:00:00.4)
[06/22 19:52:52   1506s]   Reconstructing clock tree datastructures done.
[06/22 19:52:52   1506s] Initializing clock structures done.
[06/22 19:52:52   1506s] PRO...
[06/22 19:52:52   1506s]   PRO active optimizations:
[06/22 19:52:52   1506s]    - DRV fixing with cell sizing
[06/22 19:52:52   1506s]   
[06/22 19:52:52   1506s] **WARN: (IMPCCOPT-2276):	CCOpt/PRO found clock net 'clk' is not routed.
[06/22 19:52:52   1506s]   Detected clock skew data from CTS
[06/22 19:52:53   1506s]   Clock DAG stats PRO initial state:
[06/22 19:52:53   1506s]     cell counts      : b=0, i=507, icg=0, nicg=0, l=0, total=507
[06/22 19:52:53   1506s]     cell areas       : b=0.000um^2, i=6326.210um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=6326.210um^2
[06/22 19:52:53   1506s]     cell capacitance : b=0.000pF, i=11.317pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=11.317pF
[06/22 19:52:53   1506s]     sink capacitance : count=5867, total=7.362pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.005pF
[06/22 19:52:53   1506s]     wire capacitance : top=0.000pF, trunk=3.514pF, leaf=10.602pF, total=14.116pF
[06/22 19:52:53   1506s]     wire lengths     : top=0.000um, trunk=16925.175um, leaf=50070.570um, total=66995.745um
[06/22 19:52:53   1506s]   Clock DAG net violations PRO initial state:
[06/22 19:52:53   1506s]     Remaining Transition : {count=44, worst=[0.400ns, 0.017ns, 0.006ns, 0.006ns, 0.006ns, 0.006ns, 0.006ns, 0.005ns, 0.005ns, 0.005ns, ...]} avg=0.012ns sd=0.060ns sum=0.530ns
[06/22 19:52:53   1506s]   Clock DAG primary half-corner transition distribution PRO initial state:
[06/22 19:52:53   1506s]     Trunk : target=0.100ns count=267 avg=0.088ns sd=0.028ns min=0.039ns max=0.500ns {2 <= 0.040ns, 8 <= 0.060ns, 74 <= 0.080ns, 171 <= 0.100ns} {8 <= 0.105ns, 4 > 0.105ns}
[06/22 19:52:53   1506s]     Leaf  : target=0.100ns count=241 avg=0.092ns sd=0.009ns min=0.048ns max=0.106ns {3 <= 0.060ns, 11 <= 0.080ns, 195 <= 0.100ns} {26 <= 0.105ns, 6 > 0.105ns}
[06/22 19:52:53   1506s]   Clock DAG library cell distribution PRO initial state {count}:
[06/22 19:52:53   1506s]      Invs: INVX12: 356 INVX8: 124 INVX6: 27 
[06/22 19:52:53   1506s]   Primary reporting skew group PRO initial state:
[06/22 19:52:53   1506s]     skew_group default.clk/func_mode: unconstrained
[06/22 19:52:53   1506s]   Skew group summary PRO initial state:
[06/22 19:52:53   1506s]     skew_group clk/func_mode: insertion delay [min=0.914, max=1.026, avg=0.968, sd=0.021], skew [0.112 vs 0.126, 100% {0.914, 1.026}] (wid=0.016 ws=0.004) (gid=1.012 gs=0.112)
[06/22 19:52:53   1506s]   Clock network insertion delays are now [0.914ns, 1.026ns] average 0.968ns std.dev 0.021ns
[06/22 19:52:53   1506s]   Recomputing CTS skew targets...
[06/22 19:52:53   1506s]   Resolving skew group constraints...
[06/22 19:52:53   1507s]     Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 26 variables and 69 constraints; tolerance 1
[06/22 19:52:53   1507s] **WARN: (IMPCCOPT-1059):	Slackened off max insertion delay target for skew_group clk/func_mode from 0.564ns to 1.026ns.
[06/22 19:52:53   1507s]   Resolving skew group constraints done.
[06/22 19:52:53   1507s]   Recomputing CTS skew targets done. (took cpu=0:00:00.4 real=0:00:00.4)
[06/22 19:52:53   1507s]   Fixing DRVs...
[06/22 19:52:53   1507s]   Fixing clock tree DRVs: **WARN: (IMPCCOPT-2220):	CCOpt/PRO cannot construct a Route/RC graph for unrouted net 'clk'.
[06/22 19:52:53   1507s] **WARN: (IMPCCOPT-2245):	Cannot perform post-route optimization on net driven by term 'clk'.
[06/22 19:52:53   1507s] ...20% ...40% ...60% ...80% ...100% 
[06/22 19:52:53   1507s]   CCOpt-PRO: considered: 508, tested: 508, violation detected: 44, violation ignored (due to small violation): 0, cannot run: 2, attempted: 42, unsuccessful: 0, sized: 2
[06/22 19:52:53   1507s]   
[06/22 19:52:53   1507s]   PRO Statistics: Fix DRVs (cell sizing):
[06/22 19:52:53   1507s]   =======================================
[06/22 19:52:53   1507s]   
[06/22 19:52:53   1507s]   Cell changes by Net Type:
[06/22 19:52:53   1507s]   
[06/22 19:52:53   1507s]   ----------------------------------------------------------------------------------------------------------------------------
[06/22 19:52:53   1507s]   Net Type    Attempted           Upsized              Downsized    Swapped Same Size    Total Changed        Not Sized
[06/22 19:52:53   1507s]   ----------------------------------------------------------------------------------------------------------------------------
[06/22 19:52:53   1507s]   top                0                   0                    0            0                    0 (0.0%)             0 (0.0%)
[06/22 19:52:53   1507s]   trunk             10 (23.8%)           2 (100.0%)           0            0                    2 (100.0%)           8 (20.0%)
[06/22 19:52:53   1507s]   leaf              32 (76.2%)           0                    0            0                    0 (0.0%)            32 (80.0%)
[06/22 19:52:53   1507s]   ----------------------------------------------------------------------------------------------------------------------------
[06/22 19:52:53   1507s]   Total             42 (100%)            2 (100%)      -            -                           2 (100%)            40 (100%)
[06/22 19:52:53   1507s]   ----------------------------------------------------------------------------------------------------------------------------
[06/22 19:52:53   1507s]   
[06/22 19:52:53   1507s]   Upsized: 2, Downsized: 0, Sized but same area: 0, Unchanged: 40, Area change: 6.790um^2 (0.107%)
[06/22 19:52:53   1507s]   Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
[06/22 19:52:53   1507s]   
[06/22 19:52:54   1507s]   Clock DAG stats PRO after DRV fixing:
[06/22 19:52:54   1507s]     cell counts      : b=0, i=507, icg=0, nicg=0, l=0, total=507
[06/22 19:52:54   1507s]     cell areas       : b=0.000um^2, i=6332.999um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=6332.999um^2
[06/22 19:52:54   1507s]     cell capacitance : b=0.000pF, i=11.333pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=11.333pF
[06/22 19:52:54   1507s]     sink capacitance : count=5867, total=7.362pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.005pF
[06/22 19:52:54   1507s]     wire capacitance : top=0.000pF, trunk=3.514pF, leaf=10.602pF, total=14.116pF
[06/22 19:52:54   1507s]     wire lengths     : top=0.000um, trunk=16925.175um, leaf=50070.570um, total=66995.745um
[06/22 19:52:54   1507s]   Clock DAG net violations PRO after DRV fixing:
[06/22 19:52:54   1507s]     Remaining Transition : {count=42, worst=[0.400ns, 0.017ns, 0.006ns, 0.006ns, 0.006ns, 0.006ns, 0.006ns, 0.005ns, 0.005ns, 0.005ns, ...]} avg=0.013ns sd=0.061ns sum=0.528ns
[06/22 19:52:54   1507s]   Clock DAG primary half-corner transition distribution PRO after DRV fixing:
[06/22 19:52:54   1507s]     Trunk : target=0.100ns count=267 avg=0.087ns sd=0.028ns min=0.039ns max=0.500ns {2 <= 0.040ns, 8 <= 0.060ns, 76 <= 0.080ns, 171 <= 0.100ns} {6 <= 0.105ns, 4 > 0.105ns}
[06/22 19:52:54   1507s]     Leaf  : target=0.100ns count=241 avg=0.092ns sd=0.009ns min=0.048ns max=0.106ns {3 <= 0.060ns, 11 <= 0.080ns, 195 <= 0.100ns} {26 <= 0.105ns, 6 > 0.105ns}
[06/22 19:52:54   1507s]   Clock DAG library cell distribution PRO after DRV fixing {count}:
[06/22 19:52:54   1507s]      Invs: INVX12: 358 INVX8: 122 INVX6: 27 
[06/22 19:52:54   1507s]   Primary reporting skew group PRO after DRV fixing:
[06/22 19:52:54   1507s]     skew_group default.clk/func_mode: unconstrained
[06/22 19:52:54   1507s]   Skew group summary PRO after DRV fixing:
[06/22 19:52:54   1507s]     skew_group clk/func_mode: insertion delay [min=0.914, max=1.025, avg=0.968, sd=0.021], skew [0.111 vs 0.126, 100% {0.914, 1.025}] (wid=0.016 ws=0.004) (gid=1.012 gs=0.111)
[06/22 19:52:54   1507s]   Clock network insertion delays are now [0.914ns, 1.025ns] average 0.968ns std.dev 0.021ns
[06/22 19:52:54   1507s]   Fixing DRVs done. (took cpu=0:00:00.5 real=0:00:00.5)
[06/22 19:52:54   1507s] 
[06/22 19:52:54   1507s] Slew Diagnostics: After DRV fixing
[06/22 19:52:54   1507s] ==================================
[06/22 19:52:54   1507s] 
[06/22 19:52:54   1507s] Global Causes:
[06/22 19:52:54   1507s] 
[06/22 19:52:54   1507s] -------------------------------------
[06/22 19:52:54   1507s] Cause
[06/22 19:52:54   1507s] -------------------------------------
[06/22 19:52:54   1507s] DRV fixing with buffering is disabled
[06/22 19:52:54   1507s] -------------------------------------
[06/22 19:52:54   1507s] 
[06/22 19:52:54   1507s] Top 5 overslews:
[06/22 19:52:54   1507s] 
[06/22 19:52:54   1507s] --------------------------------------------------------------------------------------
[06/22 19:52:54   1507s] Overslew    Causes                                       Driving Pin
[06/22 19:52:54   1507s] --------------------------------------------------------------------------------------
[06/22 19:52:54   1507s] 0.400ns     Sizing not permitted                         clk
[06/22 19:52:54   1507s] 0.017ns     Failed to initialize route and RC mapping    CTS_ccl_INV_clk_G0_L1_1/Y
[06/22 19:52:54   1507s] 0.006ns     Inst already optimally sized (INVX12)        CTS_ccl_a_INV_clk_G0_L16_4/Y
[06/22 19:52:54   1507s] 0.006ns     Inst already optimally sized (INVX12)        CTS_ccl_a_INV_clk_G0_L14_28/Y
[06/22 19:52:54   1507s] 0.006ns     Inst already optimally sized (INVX12)        CTS_ccl_a_INV_clk_G0_L16_3/Y
[06/22 19:52:54   1507s] --------------------------------------------------------------------------------------
[06/22 19:52:54   1507s] 
[06/22 19:52:54   1507s] Slew diagnostics counts from the 42 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[06/22 19:52:54   1507s] 
[06/22 19:52:54   1507s] -------------------------------------------------------
[06/22 19:52:54   1507s] Cause                                        Occurences
[06/22 19:52:54   1507s] -------------------------------------------------------
[06/22 19:52:54   1507s] Inst already optimally sized                     40
[06/22 19:52:54   1507s] Sizing not permitted                              1
[06/22 19:52:54   1507s] Failed to initialize route and RC mapping         1
[06/22 19:52:54   1507s] -------------------------------------------------------
[06/22 19:52:54   1507s] 
[06/22 19:52:54   1507s] Violation diagnostics counts from the 42 nodes that have violations:
[06/22 19:52:54   1507s] 
[06/22 19:52:54   1507s] -------------------------------------------------------
[06/22 19:52:54   1507s] Cause                                        Occurences
[06/22 19:52:54   1507s] -------------------------------------------------------
[06/22 19:52:54   1507s] Inst already optimally sized                     40
[06/22 19:52:54   1507s] Sizing not permitted                              1
[06/22 19:52:54   1507s] Failed to initialize route and RC mapping         1
[06/22 19:52:54   1507s] -------------------------------------------------------
[06/22 19:52:54   1507s] 
[06/22 19:52:54   1507s]   Reconnecting optimized routes...
[06/22 19:52:54   1507s] **WARN: (IMPCCOPT-1304):	Net clk unexpectedly has no routing present after clock post-route optimization. Net will be implemented by a later routing step.
[06/22 19:52:54   1507s]   Reconnecting optimized routes done. (took cpu=0:00:00.1 real=0:00:00.1)
[06/22 19:52:54   1507s]   Set dirty flag on 71 insts, 142 nets
[06/22 19:52:54   1507s] End AAE Lib Interpolated Model. (MEM=1617.25 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/22 19:52:54   1508s]   Clock DAG stats PRO final:
[06/22 19:52:54   1508s]     cell counts      : b=0, i=507, icg=0, nicg=0, l=0, total=507
[06/22 19:52:54   1508s]     cell areas       : b=0.000um^2, i=6332.999um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=6332.999um^2
[06/22 19:52:54   1508s]     cell capacitance : b=0.000pF, i=11.333pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=11.333pF
[06/22 19:52:54   1508s]     sink capacitance : count=5867, total=7.362pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.005pF
[06/22 19:52:54   1508s]     wire capacitance : top=0.000pF, trunk=3.514pF, leaf=10.602pF, total=14.116pF
[06/22 19:52:54   1508s]     wire lengths     : top=0.000um, trunk=16925.175um, leaf=50070.570um, total=66995.745um
[06/22 19:52:54   1508s]   Clock DAG net violations PRO final:
[06/22 19:52:54   1508s]     Remaining Transition : {count=42, worst=[0.400ns, 0.017ns, 0.006ns, 0.006ns, 0.006ns, 0.006ns, 0.006ns, 0.005ns, 0.005ns, 0.005ns, ...]} avg=0.013ns sd=0.061ns sum=0.528ns
[06/22 19:52:54   1508s]   Clock DAG primary half-corner transition distribution PRO final:
[06/22 19:52:54   1508s]     Trunk : target=0.100ns count=267 avg=0.087ns sd=0.028ns min=0.039ns max=0.500ns {2 <= 0.040ns, 8 <= 0.060ns, 76 <= 0.080ns, 171 <= 0.100ns} {6 <= 0.105ns, 4 > 0.105ns}
[06/22 19:52:54   1508s]     Leaf  : target=0.100ns count=241 avg=0.092ns sd=0.009ns min=0.048ns max=0.106ns {3 <= 0.060ns, 11 <= 0.080ns, 195 <= 0.100ns} {26 <= 0.105ns, 6 > 0.105ns}
[06/22 19:52:54   1508s]   Clock DAG library cell distribution PRO final {count}:
[06/22 19:52:54   1508s]      Invs: INVX12: 358 INVX8: 122 INVX6: 27 
[06/22 19:52:54   1508s]   Primary reporting skew group PRO final:
[06/22 19:52:54   1508s]     skew_group default.clk/func_mode: unconstrained
[06/22 19:52:54   1508s]   Skew group summary PRO final:
[06/22 19:52:54   1508s]     skew_group clk/func_mode: insertion delay [min=0.914, max=1.025, avg=0.968, sd=0.021], skew [0.111 vs 0.126, 100% {0.914, 1.025}] (wid=0.016 ws=0.004) (gid=1.012 gs=0.111)
[06/22 19:52:54   1508s]   Clock network insertion delays are now [0.914ns, 1.025ns] average 0.968ns std.dev 0.021ns
[06/22 19:52:54   1508s] PRO done.
[06/22 19:52:54   1508s] Net route status summary:
[06/22 19:52:54   1508s]   Clock:       508 (unrouted=0, trialRouted=0, noStatus=0, routed=508, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBounday AND tooFewTerms=0)])
[06/22 19:52:54   1508s]   Non-clock: 55412 (unrouted=40, trialRouted=0, noStatus=0, routed=55372, fixed=0, [crossesIlmBoundary=0, tooFewTerms=35, (crossesIlmBounday AND tooFewTerms=0)])
[06/22 19:52:54   1508s] Updating delays...
[06/22 19:53:12   1526s] Updating delays done.
[06/22 19:53:12   1526s] PRO done. (took cpu=0:00:21.7 real=0:00:21.7)
[06/22 19:53:13   1527s] **INFO: Start fixing DRV (Mem = 1752.92M) ...
[06/22 19:53:13   1527s] Begin: GigaOpt DRV Optimization
[06/22 19:53:13   1527s] Glitch fixing enabled
[06/22 19:53:14   1527s] Info: 508 clock nets excluded from IPO operation.
[06/22 19:53:14   1527s] End AAE Lib Interpolated Model. (MEM=1752.92 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/22 19:53:14   1527s] PhyDesignGrid: maxLocalDensity 0.96
[06/22 19:53:14   1527s] ### Creating PhyDesignMc. totSessionCpu=0:25:28 mem=1752.9M
[06/22 19:53:14   1528s] ### Creating PhyDesignMc, finished. totSessionCpu=0:25:28 mem=1752.9M
[06/22 19:53:14   1528s] ### Creating LA Mngr. totSessionCpu=0:25:28 mem=1752.9M
[06/22 19:53:16   1530s] ### Creating LA Mngr, finished. totSessionCpu=0:25:30 mem=1776.9M
[06/22 19:53:16   1530s] ### Creating LA Mngr. totSessionCpu=0:25:31 mem=1905.1M
[06/22 19:53:16   1530s] ### Creating LA Mngr, finished. totSessionCpu=0:25:31 mem=1905.1M
[06/22 19:53:16   1530s] 
[06/22 19:53:16   1530s] Creating Lib Analyzer ...
[06/22 19:53:16   1530s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX3 CLKBUFX2 BUFX2 CLKBUFX4 BUFX4 BUFX3 CLKBUFX6 CLKBUFX8 BUFX6 BUFX8 BUFX12 BUFX16 CLKBUFX12 BUFX20 CLKBUFX16 CLKBUFX20)
[06/22 19:53:16   1530s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 CLKINVX1 INVX3 INVX2 CLKINVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 INVX16 INVX20 CLKINVX12 CLKINVX16 CLKINVX20)
[06/22 19:53:16   1530s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1 DLY3X1 DLY2X1 DLY1X1 DLY4X4 DLY3X4 DLY2X4 DLY1X4)
[06/22 19:53:16   1530s] 
[06/22 19:53:18   1532s] Creating Lib Analyzer, finished. 
[06/22 19:53:20   1534s] DRV pessimism of 5.00% is used for tran, 5.00% for cap, 5.00% for fanout, on top of margin 0.00%
[06/22 19:53:21   1535s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[06/22 19:53:21   1535s] |        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
[06/22 19:53:21   1535s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[06/22 19:53:21   1535s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[06/22 19:53:21   1535s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[06/22 19:53:22   1535s] Info: violation cost 12.814211 (cap = 9.474700, tran = 3.339509, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[06/22 19:53:22   1536s] |     6|    11|    -1.78|    78|    78|    -0.72|     0|     0|     0|     0|     0|     0|    -0.16|    -4.12|       0|       0|       0|  74.50|          |         |
[06/22 19:54:12   1586s] Info: violation cost 8.894123 (cap = 5.554615, tran = 3.339509, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[06/22 19:54:13   1586s] |     6|    11|    -1.78|     8|     8|    -0.72|     0|     0|     0|     0|     0|     0|    -0.16|    -3.98|      20|       0|      50|  74.54| 0:00:50.0|  2116.9M|
[06/22 19:54:14   1587s] Info: violation cost 8.892545 (cap = 5.553037, tran = 3.339509, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[06/22 19:54:14   1588s] |     6|    11|    -1.78|     7|     7|    -0.72|     0|     0|     0|     0|     0|     0|    -0.16|    -3.98|       1|       0|       0|  74.54| 0:00:01.0|  2116.9M|
[06/22 19:54:14   1588s] Info: violation cost 7.497918 (cap = 4.925385, tran = 2.572533, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[06/22 19:54:14   1588s] |     6|    11|    -1.71|     7|     7|    -0.71|     0|     0|     0|     0|     0|     0|    -0.16|    -3.98|       0|       0|       0|  74.54| 0:00:00.0|  2116.9M|
[06/22 19:54:14   1588s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[06/22 19:54:14   1588s] 
[06/22 19:54:14   1588s] ###############################################################################
[06/22 19:54:14   1588s] #
[06/22 19:54:14   1588s] #  Large fanout net report:  
[06/22 19:54:14   1588s] #     - there is 0 high fanout ( > 75) net in the design. (excluding clock nets)
[06/22 19:54:14   1588s] #     - current density: 74.54
[06/22 19:54:14   1588s] #
[06/22 19:54:14   1588s] #  List of high fanout nets:
[06/22 19:54:14   1588s] #
[06/22 19:54:14   1588s] ###############################################################################
[06/22 19:54:14   1588s] **** Begin NDR-Layer Usage Statistics ****
[06/22 19:54:14   1588s] Layer 4 has 245 constrained nets 
[06/22 19:54:14   1588s] Layer 6 has 263 constrained nets 
[06/22 19:54:14   1588s] **** End NDR-Layer Usage Statistics ****
[06/22 19:54:14   1588s] 
[06/22 19:54:14   1588s] 
[06/22 19:54:14   1588s] =======================================================================
[06/22 19:54:14   1588s]                 Reasons for remaining drv violations
[06/22 19:54:14   1588s] =======================================================================
[06/22 19:54:14   1588s] *info: Total 7 net(s) have violations which can't be fixed by DRV optimization.
[06/22 19:54:14   1588s] 
[06/22 19:54:14   1588s] MultiBuffering failure reasons
[06/22 19:54:14   1588s] ------------------------------------------------
[06/22 19:54:14   1588s] *info:     2 net(s): Could not be fixed as the violating term's net is not routed.
[06/22 19:54:14   1588s] 
[06/22 19:54:14   1588s] SingleBuffering failure reasons
[06/22 19:54:14   1588s] ------------------------------------------------
[06/22 19:54:14   1588s] *info:     2 net(s): Could not be fixed as the violating term's net is not routed.
[06/22 19:54:14   1588s] *info:     5 net(s): Could not be fixed because the net has unplaced term or invalid term for routing.
[06/22 19:54:14   1588s] 
[06/22 19:54:14   1588s] Resizing failure reasons
[06/22 19:54:14   1588s] ------------------------------------------------
[06/22 19:54:14   1588s] *info:     1 net(s): Could not be fixed because instance couldn't be resized.
[06/22 19:54:14   1588s] *info:     6 net(s): Could not be fixed because no move is found.
[06/22 19:54:14   1588s] 
[06/22 19:54:14   1588s] 
[06/22 19:54:14   1588s] *** Finish DRV Fixing (cpu=0:00:53.8 real=0:00:54.0 mem=2116.9M) ***
[06/22 19:54:14   1588s] 
[06/22 19:54:14   1588s] Begin: glitch net info
[06/22 19:54:14   1588s] glitch slack range: number of glitch nets
[06/22 19:54:14   1588s] glitch slack < -0.32 : 0
[06/22 19:54:14   1588s] -0.32 < glitch slack < -0.28 : 0
[06/22 19:54:14   1588s] -0.28 < glitch slack < -0.24 : 0
[06/22 19:54:14   1588s] -0.24 < glitch slack < -0.2 : 0
[06/22 19:54:14   1588s] -0.2 < glitch slack < -0.16 : 0
[06/22 19:54:14   1588s] -0.16 < glitch slack < -0.12 : 0
[06/22 19:54:14   1588s] -0.12 < glitch slack < -0.08 : 0
[06/22 19:54:14   1588s] -0.08 < glitch slack < -0.04 : 0
[06/22 19:54:14   1588s] -0.04 < glitch slack : 0
[06/22 19:54:14   1588s] End: glitch net info
[06/22 19:54:15   1588s] *** Starting refinePlace (0:26:29 mem=2097.8M) ***
[06/22 19:54:15   1589s] Total net bbox length = 3.615e+06 (1.916e+06 1.699e+06) (ext = 3.513e+04)
[06/22 19:54:15   1589s] Starting refinePlace ...
[06/22 19:54:15   1589s] default core: bins with density >  0.75 =   49 % ( 306 / 625 )
[06/22 19:54:15   1589s] Density distribution unevenness ratio = 6.388%
[06/22 19:54:15   1589s]   Spread Effort: high, post-route mode, useDDP on.
[06/22 19:54:15   1589s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.2, real=0:00:00.0, mem=2097.8MB) @(0:26:29 - 0:26:29).
[06/22 19:54:15   1589s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/22 19:54:15   1589s] wireLenOptFixPriorityInst 5938 inst fixed
[06/22 19:54:16   1589s] Move report: legalization moves 9 insts, mean move: 2.05 um, max move: 3.69 um
[06/22 19:54:16   1589s] 	Max move on inst (U40987): (329.36, 501.43) --> (329.36, 505.12)
[06/22 19:54:16   1589s] [CPU] RefinePlace/Legalization (cpu=0:00:00.6, real=0:00:01.0, mem=2097.8MB) @(0:26:29 - 0:26:30).
[06/22 19:54:16   1589s] Move report: Detail placement moves 9 insts, mean move: 2.05 um, max move: 3.69 um
[06/22 19:54:16   1589s] 	Max move on inst (U40987): (329.36, 501.43) --> (329.36, 505.12)
[06/22 19:54:16   1589s] 	Runtime: CPU: 0:00:00.8 REAL: 0:00:01.0 MEM: 2097.8MB
[06/22 19:54:16   1589s] Statistics of distance of Instance movement in refine placement:
[06/22 19:54:16   1589s]   maximum (X+Y) =         3.69 um
[06/22 19:54:16   1589s]   inst (U40987) with max move: (329.36, 501.43) -> (329.36, 505.12)
[06/22 19:54:16   1589s]   mean    (X+Y) =         2.05 um
[06/22 19:54:16   1589s] Summary Report:
[06/22 19:54:16   1589s] Instances move: 9 (out of 51923 movable)
[06/22 19:54:16   1589s] Instances flipped: 0
[06/22 19:54:16   1589s] Mean displacement: 2.05 um
[06/22 19:54:16   1589s] Max displacement: 3.69 um (Instance: U40987) (329.36, 501.43) -> (329.36, 505.12)
[06/22 19:54:16   1589s] 	Length: 3 sites, height: 1 rows, site name: TSM13SITE, cell type: NAND2XL
[06/22 19:54:16   1589s] Total instances moved : 9
[06/22 19:54:16   1589s] Total net bbox length = 3.615e+06 (1.916e+06 1.699e+06) (ext = 3.513e+04)
[06/22 19:54:16   1589s] Runtime: CPU: 0:00:01.0 REAL: 0:00:01.0 MEM: 2097.8MB
[06/22 19:54:16   1589s] [CPU] RefinePlace/total (cpu=0:00:01.0, real=0:00:01.0, mem=2097.8MB) @(0:26:29 - 0:26:30).
[06/22 19:54:16   1589s] *** Finished refinePlace (0:26:30 mem=2097.8M) ***
[06/22 19:54:16   1590s] default core: bins with density >  0.75 = 49.1 % ( 307 / 625 )
[06/22 19:54:16   1590s] Density distribution unevenness ratio = 6.380%
[06/22 19:54:16   1590s] End: GigaOpt DRV Optimization
[06/22 19:54:16   1590s] **optDesign ... cpu = 0:02:40, real = 0:02:41, mem = 1620.8M, totSessionCpu=0:26:31 **
[06/22 19:54:16   1590s] *info:
[06/22 19:54:16   1590s] **INFO: Completed fixing DRV (CPU Time = 0:01:03, Mem = 1879.50M).
[06/22 19:54:18   1592s] 
------------------------------------------------------------
     SI Timing Summary (cpu=1.05min real=1.05min mem=1879.5M)                             
------------------------------------------------------------

Setup views included:
 av_func_mode_max 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.163  | -0.163  |  0.360  |
|           TNS (ns):| -3.982  | -3.982  |  0.000  |
|    Violating Paths:|   38    |   38    |    0    |
|          All Paths:|  11451  |  6051   |  11200  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      7 (7)       |   -0.705   |      7 (7)       |
|   max_tran     |      6 (11)      |   -1.709   |      6 (11)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 74.536%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:02:42, real = 0:02:43, mem = 1619.3M, totSessionCpu=0:26:32 **
[06/22 19:54:19   1593s]   DRV Snapshot: (REF)
[06/22 19:54:19   1593s]          Tran DRV: 6
[06/22 19:54:19   1593s]           Cap DRV: 7
[06/22 19:54:19   1593s]        Fanout DRV: 0
[06/22 19:54:19   1593s]            Glitch: 0
[06/22 19:54:19   1593s] *** Timing NOT met, worst failing slack is -0.163
[06/22 19:54:19   1593s] *** Check timing (0:00:00.0)
[06/22 19:54:19   1593s] Deleting Lib Analyzer.
[06/22 19:54:19   1593s] Begin: GigaOpt Optimization in WNS mode
[06/22 19:54:19   1593s] Info: 508 clock nets excluded from IPO operation.
[06/22 19:54:19   1593s] End AAE Lib Interpolated Model. (MEM=1850.88 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/22 19:54:19   1593s] PhyDesignGrid: maxLocalDensity 0.96
[06/22 19:54:19   1593s] ### Creating PhyDesignMc. totSessionCpu=0:26:33 mem=1850.9M
[06/22 19:54:19   1593s] #spOpts: mergeVia=F 
[06/22 19:54:19   1593s] ### Creating PhyDesignMc, finished. totSessionCpu=0:26:34 mem=1850.9M
[06/22 19:54:20   1593s] ### Creating LA Mngr. totSessionCpu=0:26:34 mem=1850.9M
[06/22 19:54:20   1593s] ### Creating LA Mngr, finished. totSessionCpu=0:26:34 mem=1850.9M
[06/22 19:54:20   1593s] 
[06/22 19:54:20   1593s] Creating Lib Analyzer ...
[06/22 19:54:20   1593s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX3 CLKBUFX2 BUFX2 CLKBUFX4 BUFX4 BUFX3 CLKBUFX6 CLKBUFX8 BUFX6 BUFX8 BUFX12 BUFX16 CLKBUFX12 BUFX20 CLKBUFX16 CLKBUFX20)
[06/22 19:54:20   1593s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 CLKINVX1 INVX3 INVX2 CLKINVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 INVX16 INVX20 CLKINVX12 CLKINVX16 CLKINVX20)
[06/22 19:54:20   1593s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1 DLY3X1 DLY2X1 DLY1X1 DLY4X4 DLY3X4 DLY2X4 DLY1X4)
[06/22 19:54:20   1593s] 
[06/22 19:54:22   1595s] Creating Lib Analyzer, finished. 
[06/22 19:54:26   1599s] *info: 508 clock nets excluded
[06/22 19:54:26   1599s] *info: 2 special nets excluded.
[06/22 19:54:26   1599s] *info: 15 no-driver nets excluded.
[06/22 19:54:28   1602s] PathGroup :  reg2reg  TargetSlack : 0 
[06/22 19:54:29   1602s] ** GigaOpt Optimizer WNS Slack -0.163 TNS Slack -3.981 Density 74.54
[06/22 19:54:29   1602s] Optimizer WNS Pass 0
[06/22 19:54:29   1603s] Active Path Group: reg2reg  
[06/22 19:54:29   1603s] +--------+---------+--------+---------+----------+------------+--------+----------------+---------+--------------------------+
[06/22 19:54:29   1603s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |   Worst View   |Pathgroup|        End Point         |
[06/22 19:54:29   1603s] +--------+---------+--------+---------+----------+------------+--------+----------------+---------+--------------------------+
[06/22 19:54:29   1603s] |  -0.163|   -0.163|  -3.981|   -3.981|    74.54%|   0:00:00.0| 1946.3M|av_func_mode_max|  reg2reg| l0temp4_reg_31_/D        |
[06/22 19:54:30   1603s] |  -0.041|   -0.041|  -0.056|   -0.056|    74.54%|   0:00:01.0| 2006.6M|av_func_mode_max|  reg2reg| l0temp1_reg_35_/D        |
[06/22 19:54:30   1604s] |  -0.008|   -0.008|  -0.008|   -0.008|    74.54%|   0:00:00.0| 2006.6M|av_func_mode_max|  reg2reg| l0temp1_reg_35_/D        |
[06/22 19:54:30   1604s] |   0.000|    0.002|   0.000|    0.000|    74.54%|   0:00:00.0| 2006.6M|              NA|       NA| NA                       |
[06/22 19:54:30   1604s] |   0.000|    0.002|   0.000|    0.000|    74.54%|   0:00:00.0| 2006.6M|av_func_mode_max|       NA| NA                       |
[06/22 19:54:30   1604s] +--------+---------+--------+---------+----------+------------+--------+----------------+---------+--------------------------+
[06/22 19:54:30   1604s] 
[06/22 19:54:30   1604s] *** Finish Core Optimize Step (cpu=0:00:01.7 real=0:00:01.0 mem=2006.6M) ***
[06/22 19:54:31   1604s] 
[06/22 19:54:31   1604s] *** Finished Optimize Step Cumulative (cpu=0:00:01.7 real=0:00:02.0 mem=2006.6M) ***
[06/22 19:54:31   1604s] ** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 74.54
[06/22 19:54:31   1604s] Update Timing Windows (Threshold 0.035) ...
[06/22 19:54:31   1604s] Re Calculate Delays on 0 Nets
[06/22 19:54:31   1604s] **** Begin NDR-Layer Usage Statistics ****
[06/22 19:54:31   1604s] Layer 4 has 245 constrained nets 
[06/22 19:54:31   1604s] Layer 6 has 263 constrained nets 
[06/22 19:54:31   1604s] **** End NDR-Layer Usage Statistics ****
[06/22 19:54:31   1604s] 
[06/22 19:54:31   1604s] *** Finish Post Route Setup Fixing (cpu=0:00:02.5 real=0:00:03.0 mem=2006.6M) ***
[06/22 19:54:31   1605s] *** Starting refinePlace (0:26:45 mem=1987.5M) ***
[06/22 19:54:31   1605s] Total net bbox length = 3.616e+06 (1.917e+06 1.699e+06) (ext = 3.513e+04)
[06/22 19:54:31   1605s] Starting refinePlace ...
[06/22 19:54:31   1605s] default core: bins with density >  0.75 =   49 % ( 306 / 625 )
[06/22 19:54:31   1605s] Density distribution unevenness ratio = 6.386%
[06/22 19:54:31   1605s]   Spread Effort: high, post-route mode, useDDP on.
[06/22 19:54:31   1605s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.2, real=0:00:00.0, mem=1987.5MB) @(0:26:45 - 0:26:46).
[06/22 19:54:31   1605s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/22 19:54:31   1605s] wireLenOptFixPriorityInst 5938 inst fixed
[06/22 19:54:32   1606s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/22 19:54:32   1606s] [CPU] RefinePlace/Legalization (cpu=0:00:00.5, real=0:00:01.0, mem=1987.5MB) @(0:26:46 - 0:26:46).
[06/22 19:54:32   1606s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/22 19:54:32   1606s] 	Runtime: CPU: 0:00:00.8 REAL: 0:00:01.0 MEM: 1987.5MB
[06/22 19:54:32   1606s] Statistics of distance of Instance movement in refine placement:
[06/22 19:54:32   1606s]   maximum (X+Y) =         0.00 um
[06/22 19:54:32   1606s]   mean    (X+Y) =         0.00 um
[06/22 19:54:32   1606s] Summary Report:
[06/22 19:54:32   1606s] Instances move: 0 (out of 51926 movable)
[06/22 19:54:32   1606s] Instances flipped: 0
[06/22 19:54:32   1606s] Mean displacement: 0.00 um
[06/22 19:54:32   1606s] Max displacement: 0.00 um 
[06/22 19:54:32   1606s] Total instances moved : 0
[06/22 19:54:32   1606s] Total net bbox length = 3.616e+06 (1.917e+06 1.699e+06) (ext = 3.513e+04)
[06/22 19:54:32   1606s] Runtime: CPU: 0:00:01.0 REAL: 0:00:01.0 MEM: 1987.5MB
[06/22 19:54:32   1606s] [CPU] RefinePlace/total (cpu=0:00:01.0, real=0:00:01.0, mem=1987.5MB) @(0:26:45 - 0:26:46).
[06/22 19:54:32   1606s] *** Finished refinePlace (0:26:46 mem=1987.5M) ***
[06/22 19:54:32   1606s] default core: bins with density >  0.75 = 49.1 % ( 307 / 625 )
[06/22 19:54:32   1606s] Density distribution unevenness ratio = 6.378%
[06/22 19:54:33   1606s] End: GigaOpt Optimization in WNS mode
[06/22 19:54:33   1606s] Deleting Lib Analyzer.
[06/22 19:54:33   1606s] GigaOpt: target slack met, skip TNS optimization
[06/22 19:54:33   1607s]   Timing Snapshot: (REF)
[06/22 19:54:33   1607s]      Weighted WNS: 0.000
[06/22 19:54:33   1607s]       All  PG WNS: 0.000
[06/22 19:54:33   1607s]       High PG WNS: 0.000
[06/22 19:54:33   1607s]       All  PG TNS: 0.000
[06/22 19:54:33   1607s]       High PG TNS: 0.000
[06/22 19:54:33   1607s]    Category Slack: { [L, 0.002] [H, 0.002] }
[06/22 19:54:33   1607s] 
[06/22 19:54:33   1607s] 
[06/22 19:54:33   1607s] Creating Lib Analyzer ...
[06/22 19:54:33   1607s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX3 CLKBUFX2 BUFX2 CLKBUFX4 BUFX4 BUFX3 CLKBUFX6 CLKBUFX8 BUFX6 BUFX8 BUFX12 BUFX16 CLKBUFX12 BUFX20 CLKBUFX16 CLKBUFX20)
[06/22 19:54:33   1607s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 CLKINVX1 INVX3 INVX2 CLKINVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 INVX16 INVX20 CLKINVX12 CLKINVX16 CLKINVX20)
[06/22 19:54:33   1607s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1 DLY3X1 DLY2X1 DLY1X1 DLY4X4 DLY3X4 DLY2X4 DLY1X4)
[06/22 19:54:33   1607s] 
[06/22 19:54:35   1609s] Creating Lib Analyzer, finished. 
[06/22 19:54:35   1609s] Running postRoute recovery in preEcoRoute mode
[06/22 19:54:35   1609s] **optDesign ... cpu = 0:02:59, real = 0:03:00, mem = 1579.8M, totSessionCpu=0:26:49 **
[06/22 19:54:36   1610s]   DRV Snapshot: (TGT)
[06/22 19:54:36   1610s]          Tran DRV: 6
[06/22 19:54:36   1610s]           Cap DRV: 7
[06/22 19:54:36   1610s]        Fanout DRV: 0
[06/22 19:54:36   1610s]            Glitch: 0
[06/22 19:54:36   1610s] Checking DRV degradation...
[06/22 19:54:36   1610s] 
[06/22 19:54:36   1610s] Recovery Manager:
[06/22 19:54:36   1610s]     Tran DRV degradation : 0 (6 -> 6, Margin 10) - Skip
[06/22 19:54:36   1610s]      Cap DRV degradation : 0 (7 -> 7, Margin 10) - Skip
[06/22 19:54:36   1610s]   Fanout DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[06/22 19:54:36   1610s]       Glitch degradation : 0 (0 -> 0, Margin 10) - Skip
[06/22 19:54:36   1610s] 
[06/22 19:54:36   1610s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[06/22 19:54:36   1610s] *** Finish postRoute recovery in preEcoRoute mode (cpu=0:00:01, real=0:00:01, mem=1809.09M, totSessionCpu=0:26:50).
[06/22 19:54:36   1610s] **optDesign ... cpu = 0:03:00, real = 0:03:01, mem = 1579.8M, totSessionCpu=0:26:50 **
[06/22 19:54:36   1610s] 
[06/22 19:54:37   1611s]   Timing/DRV Snapshot: (REF)
[06/22 19:54:37   1611s]      Weighted WNS: 0.000
[06/22 19:54:37   1611s]       All  PG WNS: 0.000
[06/22 19:54:37   1611s]       High PG WNS: 0.000
[06/22 19:54:37   1611s]       All  PG TNS: 0.000
[06/22 19:54:37   1611s]       High PG TNS: 0.000
[06/22 19:54:37   1611s]          Tran DRV: 6
[06/22 19:54:37   1611s]           Cap DRV: 7
[06/22 19:54:37   1611s]        Fanout DRV: 0
[06/22 19:54:37   1611s]            Glitch: 0
[06/22 19:54:37   1611s]    Category Slack: { [L, 0.002] [H, 0.002] }
[06/22 19:54:37   1611s] 
[06/22 19:54:37   1611s] ### Creating LA Mngr. totSessionCpu=0:26:51 mem=1809.1M
[06/22 19:54:37   1611s] ### Creating LA Mngr, finished. totSessionCpu=0:26:51 mem=1809.1M
[06/22 19:54:37   1611s] Default Rule : ""
[06/22 19:54:37   1611s] Non Default Rules : "CTS_2W1S" "CTS_2W2S"
[06/22 19:54:37   1611s] Worst Slack : 0.002 ns
[06/22 19:54:38   1611s] Total 0 nets layer assigned (0.4).
[06/22 19:54:38   1611s] GigaOpt: setting up router preferences
[06/22 19:54:38   1611s] GigaOpt: 159 nets assigned router directives
[06/22 19:54:38   1611s] 
[06/22 19:54:38   1611s] Start Assign Priority Nets ...
[06/22 19:54:38   1611s] TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
[06/22 19:54:38   1611s] Existing Priority Nets 0 (0.0%)
[06/22 19:54:38   1611s] Total Assign Priority Nets 361 (0.7%)
[06/22 19:54:38   1611s] ### Creating LA Mngr. totSessionCpu=0:26:52 mem=1866.3M
[06/22 19:54:38   1611s] ### Creating LA Mngr, finished. totSessionCpu=0:26:52 mem=1866.3M
[06/22 19:54:38   1611s] ### Creating LA Mngr. totSessionCpu=0:26:52 mem=1866.3M
[06/22 19:54:38   1611s] ### Creating LA Mngr, finished. totSessionCpu=0:26:52 mem=1866.3M
[06/22 19:54:38   1612s] Default Rule : ""
[06/22 19:54:38   1612s] Non Default Rules : "CTS_2W1S" "CTS_2W2S"
[06/22 19:54:38   1612s] Worst Slack : 0.002 ns
[06/22 19:54:38   1612s] Total 0 nets layer assigned (0.5).
[06/22 19:54:38   1612s] GigaOpt: setting up router preferences
[06/22 19:54:38   1612s] GigaOpt: 0 nets assigned router directives
[06/22 19:54:38   1612s] 
[06/22 19:54:38   1612s] Start Assign Priority Nets ...
[06/22 19:54:38   1612s] TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
[06/22 19:54:38   1612s] Existing Priority Nets 0 (0.0%)
[06/22 19:54:38   1612s] Total Assign Priority Nets 361 (0.7%)
[06/22 19:54:40   1614s] 
------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 av_func_mode_max 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.002  |  0.002  |  0.360  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  11451  |  6051   |  11200  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      7 (7)       |   -0.705   |      7 (7)       |
|   max_tran     |      6 (11)      |   -1.709   |      6 (11)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 74.540%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:03:04, real = 0:03:05, mem = 1518.0M, totSessionCpu=0:26:54 **
[06/22 19:54:40   1614s] Deleting Lib Analyzer.
[06/22 19:54:40   1614s] -routeWithEco false                       # bool, default=false, user setting
[06/22 19:54:40   1614s] -routeWithEco true                        # bool, default=false, user setting
[06/22 19:54:40   1614s] -routeSelectedNetOnly false               # bool, default=false
[06/22 19:54:40   1614s] -routeWithTimingDriven true               # bool, default=false, user setting
[06/22 19:54:40   1614s] -routeWithTimingDriven false              # bool, default=false, user setting
[06/22 19:54:40   1614s] -routeWithSiDriven true                   # bool, default=false, user setting
[06/22 19:54:40   1614s] -routeWithSiDriven false                  # bool, default=false, user setting
[06/22 19:54:40   1614s] 
[06/22 19:54:40   1614s] globalDetailRoute
[06/22 19:54:40   1614s] 
[06/22 19:54:40   1614s] #setNanoRouteMode -droutePostRouteSpreadWire "1"
[06/22 19:54:40   1614s] #setNanoRouteMode -routeAntennaCellName "ANTENNA"
[06/22 19:54:40   1614s] #setNanoRouteMode -routeInsertAntennaDiode true
[06/22 19:54:40   1614s] #setNanoRouteMode -routeWithEco true
[06/22 19:54:40   1614s] #setNanoRouteMode -routeWithSiDriven false
[06/22 19:54:40   1614s] #setNanoRouteMode -routeWithTimingDriven false
[06/22 19:54:40   1614s] #Start globalDetailRoute on Sat Jun 22 19:54:40 2019
[06/22 19:54:40   1614s] #
[06/22 19:54:40   1614s] Closing parasitic data file '/tmp/innovus_temp_77778_cad29_b05069_rUFh5L/CONV_77778_uKqVR1.rcdb.d'. 56122 times net's RC data read were performed.
[06/22 19:54:41   1615s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/clk of net clk because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[06/22 19:54:41   1615s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/reset of net reset because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[06/22 19:54:41   1615s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/busy of net busy because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[06/22 19:54:41   1615s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/ready of net ready because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[06/22 19:54:41   1615s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[11] of net iaddr[11] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[06/22 19:54:41   1615s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[10] of net iaddr[10] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[06/22 19:54:41   1615s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[9] of net iaddr[9] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[06/22 19:54:41   1615s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[8] of net iaddr[8] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[06/22 19:54:41   1615s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[7] of net iaddr[7] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[06/22 19:54:41   1615s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[6] of net iaddr[6] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[06/22 19:54:41   1615s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[5] of net iaddr[5] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[06/22 19:54:41   1615s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[4] of net iaddr[4] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[06/22 19:54:41   1615s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[3] of net iaddr[3] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[06/22 19:54:41   1615s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[2] of net iaddr[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[06/22 19:54:41   1615s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[1] of net iaddr[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[06/22 19:54:41   1615s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[0] of net iaddr[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[06/22 19:54:41   1615s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/idata[19] of net idata[19] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[06/22 19:54:41   1615s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/idata[18] of net idata[18] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[06/22 19:54:41   1615s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/idata[17] of net idata[17] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[06/22 19:54:41   1615s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/idata[16] of net idata[16] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[06/22 19:54:41   1615s] #WARNING (EMS-27) Message (NRIG-39) has exceeded the current message display limit of 20.
[06/22 19:54:41   1615s] #To increase the message display limit, refer to the product command reference manual.
[06/22 19:54:41   1615s] ### Net info: total nets: 55944
[06/22 19:54:41   1615s] ### Net info: dirty nets: 143
[06/22 19:54:41   1615s] ### Net info: marked as disconnected nets: 0
[06/22 19:54:44   1617s] ### Net info: fully routed nets: 55656
[06/22 19:54:44   1617s] ### Net info: trivial (single pin) nets: 0
[06/22 19:54:44   1617s] ### Net info: unrouted nets: 41
[06/22 19:54:44   1617s] ### Net info: re-extraction nets: 247
[06/22 19:54:44   1617s] ### Net info: ignored nets: 0
[06/22 19:54:44   1617s] ### Net info: skip routing nets: 0
[06/22 19:54:44   1617s] ### import route signature (92) = 1317434393
[06/22 19:54:44   1618s] #WARNING (NRDB-976) The TRACK STEP 0.4100 for preferred direction tracks is smaller than the PITCH 0.6150 for LAYER METAL7. This will cause routability problems for NanoRoute.
[06/22 19:54:44   1618s] #NanoRoute Version 17.11-s080_1 NR170721-2155/17_11-UB
[06/22 19:54:44   1618s] #RTESIG:78da8d90c14ec3300c8639f31456b74391581ba749d31c071a5c5041d386b8451dcba052
[06/22 19:54:44   1618s] #       db54498a787c82b88e663e3a9fbfd8ff62f9bad9428222435c39521185506f5110417145
[06/22 19:54:44   1618s] #       91f31c850a4ffbbbe47ab17c7ed9d1b28453d3390de9c198ee1626a72d38ed7d3b7cdcfc
[06/22 19:54:44   1618s] #       318c93a04c2075de86ee59a62c8ba847d00a92dcf763de0e83f99a9cf2ba1f950855a9f7
[06/22 19:54:44   1618s] #       e648a53a104e4aa9ecfee1933fe54333186b26af5518526ff5fde337e6996ffbe054568f
[06/22 19:54:44   1618s] #       c67acc8ef38b49cea0e01925bf05e9a9338d3f0b22411a3d0189e490acebdda6aed7f31f
[06/22 19:54:44   1618s] #       23ad18783bcdea0ae47146c43dac221730327e1f931817c90b82e23404f56f42573f0c63
[06/22 19:54:44   1618s] #       cf79
[06/22 19:54:44   1618s] #
[06/22 19:54:44   1618s] #Loading the last recorded routing design signature
[06/22 19:54:44   1618s] #Created 24 NETS and 0 SPECIALNETS new signatures
[06/22 19:54:44   1618s] #Summary of the placement changes since last routing:
[06/22 19:54:44   1618s] #  Number of instances added (including moved) = 48
[06/22 19:54:44   1618s] #  Number of instances deleted (including moved) = 24
[06/22 19:54:44   1618s] #  Number of instances resized = 36
[06/22 19:54:44   1618s] #  Number of instances with different orientation = 1
[06/22 19:54:44   1618s] #  Number of instances with pin swaps = 2
[06/22 19:54:44   1618s] #  Total number of placement changes (moved instances are counted twice) = 109
[06/22 19:54:45   1618s] #RTESIG:78da8d90c14ec3300c8639f31456b74391581ba749d31c071a5c5041d386b8451dcba052
[06/22 19:54:45   1618s] #       db54498a787c82b88e663e3a9fbfd8ff62f9bad9428222435c39521185506f5110417145
[06/22 19:54:45   1618s] #       91f31c850a4ffbbbe47ab17c7ed9d1b28453d3390de9c198ee1626a72d38ed7d3b7cdcfc
[06/22 19:54:45   1618s] #       318c93a04c2075de86ee59a62c8ba847d00a92dcf763de0e83f99a9cf2ba1f950855a9f7
[06/22 19:54:45   1618s] #       e648a53a104e4aa9ecfee1933fe54333186b26af5518526ff5fde337e6996ffbe054568f
[06/22 19:54:45   1618s] #       c67acc8ef38b49cea0e01925bf05e9a9338d3f0b22411a3d0189e490acebdda6aed7f31f
[06/22 19:54:45   1618s] #       23ad18783bcdea0ae47146c43dac221730327e1f931817c90b82e23404f56f42573f0c63
[06/22 19:54:45   1618s] #       cf79
[06/22 19:54:45   1618s] #
[06/22 19:54:45   1618s] #Start routing data preparation on Sat Jun 22 19:54:45 2019
[06/22 19:54:45   1618s] #
[06/22 19:54:45   1619s] #Minimum voltage of a net in the design = 0.000.
[06/22 19:54:45   1619s] #Maximum voltage of a net in the design = 1.320.
[06/22 19:54:45   1619s] #Voltage range [0.000 - 0.000] has 1 net.
[06/22 19:54:45   1619s] #Voltage range [1.080 - 1.320] has 1 net.
[06/22 19:54:45   1619s] #Voltage range [0.000 - 1.320] has 55942 nets.
[06/22 19:54:46   1620s] # METAL1       H   Track-Pitch = 0.4100    Line-2-Via Pitch = 0.3650
[06/22 19:54:46   1620s] # METAL2       V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.4100
[06/22 19:54:46   1620s] # METAL3       H   Track-Pitch = 0.4100    Line-2-Via Pitch = 0.4100
[06/22 19:54:46   1620s] # METAL4       V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.4100
[06/22 19:54:46   1620s] # METAL5       H   Track-Pitch = 0.4100    Line-2-Via Pitch = 0.4100
[06/22 19:54:46   1620s] # METAL6       V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.4100
[06/22 19:54:46   1620s] # METAL7       H   Track-Pitch = 0.4100    Line-2-Via Pitch = 0.4100
[06/22 19:54:46   1620s] # METAL8       V   Track-Pitch = 1.1500    Line-2-Via Pitch = 0.9500
[06/22 19:54:47   1621s] #Regenerating Ggrids automatically.
[06/22 19:54:47   1621s] #Auto generating G-grids with size=15 tracks, using layer METAL3's pitch = 0.4100.
[06/22 19:54:47   1621s] #Using automatically generated G-grids.
[06/22 19:54:47   1621s] #Done routing data preparation.
[06/22 19:54:47   1621s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1474.72 (MB), peak = 1797.13 (MB)
[06/22 19:54:47   1621s] #Merging special wires...
[06/22 19:54:47   1621s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 329.9850 507.0600 ) on METAL1 for NET n34838. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[06/22 19:54:47   1621s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 296.8800 736.0600 ) on METAL1 for NET n70436. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[06/22 19:54:47   1621s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 65.9150 625.0950 ) on METAL1 for NET n72679. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[06/22 19:54:47   1621s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 306.8350 599.1550 ) on METAL1 for NET FE_OCPN72536_n49878. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[06/22 19:54:47   1621s] #WARNING (NRDB-1005) Cannot establish connection to PIN B0 at ( 316.3700 503.2750 ) on METAL1 for NET FE_OFN427_n53411. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[06/22 19:54:47   1621s] #WARNING (NRDB-1005) Cannot establish connection to PIN A0 at ( 314.3000 503.2750 ) on METAL1 for NET FE_OFN407_n70726. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[06/22 19:54:47   1621s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 48.3750 462.6850 ) on METAL1 for NET n70801. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[06/22 19:54:47   1621s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 432.7850 411.0250 ) on METAL1 for NET n68877. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[06/22 19:54:47   1621s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 394.7550 658.2550 ) on METAL1 for NET n70837. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[06/22 19:54:47   1621s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 330.1150 503.1800 ) on METAL1 for NET n70721. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[06/22 19:54:47   1621s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 160.2150 617.7150 ) on METAL1 for NET n70814. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[06/22 19:54:47   1621s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 85.4250 455.3550 ) on METAL1 for NET n70657. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[06/22 19:54:47   1621s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 277.4350 433.4600 ) on METAL1 for NET n70607. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[06/22 19:54:47   1621s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 592.6600 185.6200 ) on METAL1 for NET n70666. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[06/22 19:54:47   1621s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 68.1550 625.0450 ) on METAL1 for NET n72681. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[06/22 19:54:47   1621s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 409.0750 573.4350 ) on METAL1 for NET n57849. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[06/22 19:54:47   1621s] #WARNING (NRDB-1005) Cannot establish connection to PIN A0 at ( 319.3500 503.3650 ) on METAL1 for NET n69254. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[06/22 19:54:47   1621s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 480.2550 503.2150 ) on METAL1 for NET n68317. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[06/22 19:54:47   1621s] #WARNING (NRDB-1005) Cannot establish connection to PIN B0 at ( 310.8500 503.2750 ) on METAL1 for NET n45137. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[06/22 19:54:47   1621s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 460.9700 565.9350 ) on METAL1 for NET n67110. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[06/22 19:54:47   1621s] #WARNING (EMS-27) Message (NRDB-1005) has exceeded the current message display limit of 20.
[06/22 19:54:47   1621s] #To increase the message display limit, refer to the product command reference manual.
[06/22 19:54:47   1621s] #WARNING (NRDB-874) There are 2 dangling wires/vias in the fully routed NET n61953. NanoRoute will correct the dangling wires/vias that are not of FIXED status.
[06/22 19:54:47   1621s] #
[06/22 19:54:47   1621s] #Connectivity extraction summary:
[06/22 19:54:47   1621s] #279 routed nets are extracted.
[06/22 19:54:47   1621s] #    153 (0.27%) extracted nets are partially routed.
[06/22 19:54:47   1621s] #55623 routed net(s) are imported.
[06/22 19:54:47   1621s] #1 (0.00%) nets are without wires.
[06/22 19:54:47   1621s] #41 nets are fixed|skipped|trivial (not extracted).
[06/22 19:54:47   1621s] #Total number of nets = 55944.
[06/22 19:54:47   1621s] #
[06/22 19:54:47   1621s] #Found 0 nets for post-route si or timing fixing.
[06/22 19:54:48   1621s] #
[06/22 19:54:48   1621s] #Finished routing data preparation on Sat Jun 22 19:54:48 2019
[06/22 19:54:48   1621s] #
[06/22 19:54:48   1621s] #Cpu time = 00:00:03
[06/22 19:54:48   1621s] #Elapsed time = 00:00:03
[06/22 19:54:48   1621s] #Increased memory = 6.77 (MB)
[06/22 19:54:48   1621s] #Total memory = 1475.65 (MB)
[06/22 19:54:48   1621s] #Peak memory = 1797.13 (MB)
[06/22 19:54:48   1621s] #
[06/22 19:54:48   1621s] #
[06/22 19:54:48   1621s] #Start global routing on Sat Jun 22 19:54:48 2019
[06/22 19:54:48   1621s] #
[06/22 19:54:48   1621s] #Number of eco nets is 153
[06/22 19:54:48   1621s] #
[06/22 19:54:48   1621s] #Start global routing data preparation on Sat Jun 22 19:54:48 2019
[06/22 19:54:48   1621s] #
[06/22 19:54:48   1622s] #Start routing resource analysis on Sat Jun 22 19:54:48 2019
[06/22 19:54:48   1622s] #
[06/22 19:54:54   1627s] #Routing resource analysis is done on Sat Jun 22 19:54:54 2019
[06/22 19:54:54   1627s] #
[06/22 19:54:54   1627s] #  Resource Analysis:
[06/22 19:54:54   1627s] #
[06/22 19:54:54   1627s] #               Routing  #Avail      #Track     #Total     %Gcell
[06/22 19:54:54   1627s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[06/22 19:54:54   1627s] #  --------------------------------------------------------------
[06/22 19:54:54   1627s] #  METAL1         H        2383           0       25440    81.82%
[06/22 19:54:54   1627s] #  METAL2         V        2133           0       25440     0.00%
[06/22 19:54:54   1627s] #  METAL3         H        2383           0       25440     0.00%
[06/22 19:54:54   1627s] #  METAL4         V        2133           0       25440     0.00%
[06/22 19:54:54   1627s] #  METAL5         H        2383           0       25440     0.00%
[06/22 19:54:54   1627s] #  METAL6         V        2092          41       25440     1.21%
[06/22 19:54:54   1627s] #  METAL7         H        2340          43       25440     1.22%
[06/22 19:54:54   1627s] #  METAL8         V         853           0       25440     0.00%
[06/22 19:54:54   1627s] #  --------------------------------------------------------------
[06/22 19:54:54   1627s] #  Total                  16700       0.47%      203520    10.53%
[06/22 19:54:54   1627s] #
[06/22 19:54:54   1627s] #  422 nets (0.75%) with 1 preferred extra spacing.
[06/22 19:54:54   1627s] #
[06/22 19:54:54   1627s] #
[06/22 19:54:54   1627s] #
[06/22 19:54:54   1627s] #Global routing data preparation is done on Sat Jun 22 19:54:54 2019
[06/22 19:54:54   1627s] #
[06/22 19:54:54   1627s] #cpu time = 00:00:06, elapsed time = 00:00:06, memory = 1479.03 (MB), peak = 1797.13 (MB)
[06/22 19:54:54   1627s] #
[06/22 19:54:54   1628s] #cpu time = 00:00:06, elapsed time = 00:00:06, memory = 1479.75 (MB), peak = 1797.13 (MB)
[06/22 19:54:54   1628s] #
[06/22 19:54:54   1628s] #start global routing iteration 1...
[06/22 19:54:54   1628s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1496.80 (MB), peak = 1797.13 (MB)
[06/22 19:54:54   1628s] #
[06/22 19:54:54   1628s] #start global routing iteration 2...
[06/22 19:54:55   1629s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1504.81 (MB), peak = 1797.13 (MB)
[06/22 19:54:55   1629s] #
[06/22 19:54:55   1629s] #start global routing iteration 3...
[06/22 19:54:57   1630s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1504.88 (MB), peak = 1797.13 (MB)
[06/22 19:54:57   1630s] #
[06/22 19:54:57   1631s] #
[06/22 19:54:57   1631s] #Total number of trivial nets (e.g. < 2 pins) = 41 (skipped).
[06/22 19:54:57   1631s] #Total number of routable nets = 55903.
[06/22 19:54:57   1631s] #Total number of nets in the design = 55944.
[06/22 19:54:57   1631s] #
[06/22 19:54:57   1631s] #154 routable nets have only global wires.
[06/22 19:54:57   1631s] #55749 routable nets have only detail routed wires.
[06/22 19:54:57   1631s] #14 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[06/22 19:54:57   1631s] #652 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[06/22 19:54:57   1631s] #
[06/22 19:54:57   1631s] #Routed nets constraints summary:
[06/22 19:54:57   1631s] #------------------------------------------------------------
[06/22 19:54:57   1631s] #        Rules   Pref Extra Space   Shielding   Unconstrained  
[06/22 19:54:57   1631s] #------------------------------------------------------------
[06/22 19:54:57   1631s] #      Default                 12           0             140  
[06/22 19:54:57   1631s] #     CTS_2W1S                  0           0               0  
[06/22 19:54:57   1631s] #     CTS_2W2S                  0           2               0  
[06/22 19:54:57   1631s] #------------------------------------------------------------
[06/22 19:54:57   1631s] #        Total                 12           2             140  
[06/22 19:54:57   1631s] #------------------------------------------------------------
[06/22 19:54:57   1631s] #
[06/22 19:54:57   1631s] #Routing constraints summary of the whole design:
[06/22 19:54:57   1631s] #----------------------------------------------------------------------------------------
[06/22 19:54:57   1631s] #        Rules   Pref Extra Space   Shielding   Pref Layer   Avoid Detour   Unconstrained  
[06/22 19:54:57   1631s] #----------------------------------------------------------------------------------------
[06/22 19:54:57   1631s] #      Default                159           0            0              0           55237  
[06/22 19:54:57   1631s] #     CTS_2W1S                  0           0          245            245               0  
[06/22 19:54:57   1631s] #     CTS_2W2S                  0         262            0              0               0  
[06/22 19:54:57   1631s] #----------------------------------------------------------------------------------------
[06/22 19:54:57   1631s] #        Total                159         262          245            245           55237  
[06/22 19:54:57   1631s] #----------------------------------------------------------------------------------------
[06/22 19:54:57   1631s] #
[06/22 19:54:57   1631s] #
[06/22 19:54:57   1631s] #  Congestion Analysis: (blocked Gcells are excluded)
[06/22 19:54:57   1631s] #
[06/22 19:54:57   1631s] #                 OverCon       OverCon       OverCon          
[06/22 19:54:57   1631s] #                  #Gcell        #Gcell        #Gcell    %Gcell
[06/22 19:54:57   1631s] #     Layer           (1)           (2)           (3)   OverCon
[06/22 19:54:57   1631s] #  ------------------------------------------------------------
[06/22 19:54:57   1631s] #  METAL1        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[06/22 19:54:57   1631s] #  METAL2        7(0.03%)      1(0.00%)      1(0.00%)   (0.04%)
[06/22 19:54:57   1631s] #  METAL3        1(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[06/22 19:54:57   1631s] #  METAL4        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[06/22 19:54:57   1631s] #  METAL5        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[06/22 19:54:57   1631s] #  METAL6        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[06/22 19:54:57   1631s] #  METAL7        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[06/22 19:54:57   1631s] #  METAL8        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[06/22 19:54:57   1631s] #  ------------------------------------------------------------
[06/22 19:54:57   1631s] #     Total      8(0.00%)      1(0.00%)      1(0.00%)   (0.01%)
[06/22 19:54:57   1631s] #
[06/22 19:54:57   1631s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 3
[06/22 19:54:57   1631s] #  Overflow after GR: 0.00% H + 0.01% V
[06/22 19:54:57   1631s] #
[06/22 19:54:57   1631s] #Complete Global Routing.
[06/22 19:54:57   1631s] #Total number of nets with non-default rule or having extra spacing = 667
[06/22 19:54:57   1631s] #Total wire length = 5545373 um.
[06/22 19:54:57   1631s] #Total half perimeter of net bounding box = 3691061 um.
[06/22 19:54:57   1631s] #Total wire length on LAYER METAL1 = 70493 um.
[06/22 19:54:57   1631s] #Total wire length on LAYER METAL2 = 602033 um.
[06/22 19:54:57   1631s] #Total wire length on LAYER METAL3 = 900804 um.
[06/22 19:54:57   1631s] #Total wire length on LAYER METAL4 = 969516 um.
[06/22 19:54:57   1631s] #Total wire length on LAYER METAL5 = 975093 um.
[06/22 19:54:57   1631s] #Total wire length on LAYER METAL6 = 856088 um.
[06/22 19:54:57   1631s] #Total wire length on LAYER METAL7 = 855351 um.
[06/22 19:54:57   1631s] #Total wire length on LAYER METAL8 = 315994 um.
[06/22 19:54:57   1631s] #Total number of vias = 532703
[06/22 19:54:57   1631s] #Up-Via Summary (total 532703):
[06/22 19:54:57   1631s] #           
[06/22 19:54:57   1631s] #-----------------------
[06/22 19:54:57   1631s] # METAL1         201265
[06/22 19:54:57   1631s] # METAL2         155001
[06/22 19:54:57   1631s] # METAL3          74740
[06/22 19:54:57   1631s] # METAL4          48201
[06/22 19:54:57   1631s] # METAL5          27449
[06/22 19:54:57   1631s] # METAL6          20118
[06/22 19:54:57   1631s] # METAL7           5929
[06/22 19:54:57   1631s] #-----------------------
[06/22 19:54:57   1631s] #                532703 
[06/22 19:54:57   1631s] #
[06/22 19:54:57   1631s] #Total number of involved priority nets 2
[06/22 19:54:57   1631s] #Maximum src to sink distance for priority net 33.3
[06/22 19:54:57   1631s] #Average of max src_to_sink distance for priority net 22.2
[06/22 19:54:57   1631s] #Average of ave src_to_sink distance for priority net 19.2
[06/22 19:54:57   1631s] #Max overcon = 3 tracks.
[06/22 19:54:57   1631s] #Total overcon = 0.01%.
[06/22 19:54:57   1631s] #Worst layer Gcell overcon rate = 0.00%.
[06/22 19:54:57   1631s] #
[06/22 19:54:57   1631s] #Global routing statistics:
[06/22 19:54:57   1631s] #Cpu time = 00:00:09
[06/22 19:54:57   1631s] #Elapsed time = 00:00:09
[06/22 19:54:57   1631s] #Increased memory = 29.31 (MB)
[06/22 19:54:57   1631s] #Total memory = 1504.96 (MB)
[06/22 19:54:57   1631s] #Peak memory = 1797.13 (MB)
[06/22 19:54:57   1631s] #
[06/22 19:54:57   1631s] #Finished global routing on Sat Jun 22 19:54:57 2019
[06/22 19:54:57   1631s] #
[06/22 19:54:57   1631s] #
[06/22 19:54:57   1631s] ### route signature (96) =  433687069
[06/22 19:54:57   1631s] ### violation signature (91) = 1905142130
[06/22 19:54:58   1631s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1485.71 (MB), peak = 1797.13 (MB)
[06/22 19:54:58   1632s] #Start Track Assignment.
[06/22 19:55:01   1635s] #Done with 71 horizontal wires in 2 hboxes and 53 vertical wires in 2 hboxes.
[06/22 19:55:04   1638s] #Done with 4 horizontal wires in 2 hboxes and 10 vertical wires in 2 hboxes.
[06/22 19:55:05   1639s] #Complete Track Assignment.
[06/22 19:55:05   1639s] #Total number of nets with non-default rule or having extra spacing = 667
[06/22 19:55:05   1639s] #Total wire length = 5545507 um.
[06/22 19:55:05   1639s] #Total half perimeter of net bounding box = 3691061 um.
[06/22 19:55:05   1639s] #Total wire length on LAYER METAL1 = 70526 um.
[06/22 19:55:05   1639s] #Total wire length on LAYER METAL2 = 602028 um.
[06/22 19:55:05   1639s] #Total wire length on LAYER METAL3 = 900855 um.
[06/22 19:55:05   1639s] #Total wire length on LAYER METAL4 = 969525 um.
[06/22 19:55:05   1639s] #Total wire length on LAYER METAL5 = 975115 um.
[06/22 19:55:05   1639s] #Total wire length on LAYER METAL6 = 856088 um.
[06/22 19:55:05   1639s] #Total wire length on LAYER METAL7 = 855369 um.
[06/22 19:55:05   1639s] #Total wire length on LAYER METAL8 = 316001 um.
[06/22 19:55:05   1639s] #Total number of vias = 532696
[06/22 19:55:05   1639s] #Up-Via Summary (total 532696):
[06/22 19:55:05   1639s] #           
[06/22 19:55:05   1639s] #-----------------------
[06/22 19:55:05   1639s] # METAL1         201263
[06/22 19:55:05   1639s] # METAL2         154999
[06/22 19:55:05   1639s] # METAL3          74739
[06/22 19:55:05   1639s] # METAL4          48200
[06/22 19:55:05   1639s] # METAL5          27448
[06/22 19:55:05   1639s] # METAL6          20118
[06/22 19:55:05   1639s] # METAL7           5929
[06/22 19:55:05   1639s] #-----------------------
[06/22 19:55:05   1639s] #                532696 
[06/22 19:55:05   1639s] #
[06/22 19:55:05   1639s] ### route signature (100) =  687882773
[06/22 19:55:05   1639s] ### violation signature (95) = 1905142130
[06/22 19:55:05   1639s] #cpu time = 00:00:08, elapsed time = 00:00:08, memory = 1658.59 (MB), peak = 1797.13 (MB)
[06/22 19:55:05   1639s] #
[06/22 19:55:05   1639s] #number of short segments in preferred routing layers
[06/22 19:55:05   1639s] #	
[06/22 19:55:05   1639s] #	
[06/22 19:55:05   1639s] #
[06/22 19:55:06   1639s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[06/22 19:55:06   1639s] #Cpu time = 00:00:21
[06/22 19:55:06   1639s] #Elapsed time = 00:00:21
[06/22 19:55:06   1639s] #Increased memory = 189.71 (MB)
[06/22 19:55:06   1639s] #Total memory = 1658.59 (MB)
[06/22 19:55:06   1639s] #Peak memory = 1797.13 (MB)
[06/22 19:55:07   1640s] ### max drc and si pitch = 5880 (  2.9400 um) MT-safe pitch = 5600 (  2.8000 um) patch pitch = 11920 (  5.9600 um)
[06/22 19:55:07   1641s] #
[06/22 19:55:07   1641s] #Start Detail Routing..
[06/22 19:55:07   1641s] #start initial detail routing ...
[06/22 19:55:24   1658s] # ECO: 2.1% of the total area was rechecked for DRC, and 11.3% required routing.
[06/22 19:55:24   1658s] #   number of violations = 32
[06/22 19:55:24   1658s] #
[06/22 19:55:24   1658s] #    By Layer and Type :
[06/22 19:55:24   1658s] #	         MetSpc    Short   CShort      Mar   Totals
[06/22 19:55:24   1658s] #	METAL1        1        1        2        0        4
[06/22 19:55:24   1658s] #	METAL2        5       19        0        2       26
[06/22 19:55:24   1658s] #	METAL3        0        0        0        0        0
[06/22 19:55:24   1658s] #	METAL4        0        0        0        0        0
[06/22 19:55:24   1658s] #	METAL5        0        0        0        0        0
[06/22 19:55:24   1658s] #	METAL6        0        0        0        0        0
[06/22 19:55:24   1658s] #	METAL7        2        0        0        0        2
[06/22 19:55:24   1658s] #	Totals        8       20        2        2       32
[06/22 19:55:24   1658s] #85 out of 52362 instances (0.2%) need to be verified(marked ipoed), dirty area=0.1%.
[06/22 19:55:24   1658s] #3.1% of the total area is being checked for drcs
[06/22 19:55:30   1664s] #3.1% of the total area was checked
[06/22 19:55:31   1664s] #   number of violations = 287
[06/22 19:55:31   1664s] #
[06/22 19:55:31   1664s] #    By Layer and Type :
[06/22 19:55:31   1664s] #	         MetSpc    Short   CShort      Mar   Totals
[06/22 19:55:31   1664s] #	METAL1      122      135        2        0      259
[06/22 19:55:31   1664s] #	METAL2        5       19        0        2       26
[06/22 19:55:31   1664s] #	METAL3        0        0        0        0        0
[06/22 19:55:31   1664s] #	METAL4        0        0        0        0        0
[06/22 19:55:31   1664s] #	METAL5        0        0        0        0        0
[06/22 19:55:31   1664s] #	METAL6        0        0        0        0        0
[06/22 19:55:31   1664s] #	METAL7        2        0        0        0        2
[06/22 19:55:31   1664s] #	Totals      129      154        2        2      287
[06/22 19:55:31   1664s] #cpu time = 00:00:23, elapsed time = 00:00:23, memory = 1601.46 (MB), peak = 1797.13 (MB)
[06/22 19:55:31   1664s] #start 1st optimization iteration ...
[06/22 19:55:38   1672s] #   number of violations = 3
[06/22 19:55:38   1672s] #
[06/22 19:55:38   1672s] #    By Layer and Type :
[06/22 19:55:38   1672s] #	         MetSpc    Short   Totals
[06/22 19:55:38   1672s] #	METAL1        0        0        0
[06/22 19:55:38   1672s] #	METAL2        1        2        3
[06/22 19:55:38   1672s] #	Totals        1        2        3
[06/22 19:55:38   1672s] #cpu time = 00:00:07, elapsed time = 00:00:07, memory = 1614.43 (MB), peak = 1797.13 (MB)
[06/22 19:55:38   1672s] #start 2nd optimization iteration ...
[06/22 19:55:38   1672s] #   number of violations = 0
[06/22 19:55:38   1672s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1614.30 (MB), peak = 1797.13 (MB)
[06/22 19:55:39   1672s] #Complete Detail Routing.
[06/22 19:55:39   1673s] #Total number of nets with non-default rule or having extra spacing = 667
[06/22 19:55:39   1673s] #Total wire length = 5545060 um.
[06/22 19:55:39   1673s] #Total half perimeter of net bounding box = 3691061 um.
[06/22 19:55:39   1673s] #Total wire length on LAYER METAL1 = 70421 um.
[06/22 19:55:39   1673s] #Total wire length on LAYER METAL2 = 601996 um.
[06/22 19:55:39   1673s] #Total wire length on LAYER METAL3 = 900962 um.
[06/22 19:55:39   1673s] #Total wire length on LAYER METAL4 = 969538 um.
[06/22 19:55:39   1673s] #Total wire length on LAYER METAL5 = 975048 um.
[06/22 19:55:39   1673s] #Total wire length on LAYER METAL6 = 855949 um.
[06/22 19:55:39   1673s] #Total wire length on LAYER METAL7 = 855178 um.
[06/22 19:55:39   1673s] #Total wire length on LAYER METAL8 = 315967 um.
[06/22 19:55:39   1673s] #Total number of vias = 533100
[06/22 19:55:39   1673s] #Up-Via Summary (total 533100):
[06/22 19:55:39   1673s] #           
[06/22 19:55:39   1673s] #-----------------------
[06/22 19:55:39   1673s] # METAL1         201300
[06/22 19:55:39   1673s] # METAL2         155234
[06/22 19:55:39   1673s] # METAL3          74820
[06/22 19:55:39   1673s] # METAL4          48230
[06/22 19:55:39   1673s] # METAL5          27458
[06/22 19:55:39   1673s] # METAL6          20129
[06/22 19:55:39   1673s] # METAL7           5929
[06/22 19:55:39   1673s] #-----------------------
[06/22 19:55:39   1673s] #                533100 
[06/22 19:55:39   1673s] #
[06/22 19:55:39   1673s] #Total number of DRC violations = 0
[06/22 19:55:39   1673s] ### route signature (111) = 2088955594
[06/22 19:55:39   1673s] ### violation signature (106) = 1905142130
[06/22 19:55:39   1673s] #Cpu time = 00:00:33
[06/22 19:55:39   1673s] #Elapsed time = 00:00:33
[06/22 19:55:39   1673s] #Increased memory = -152.60 (MB)
[06/22 19:55:39   1673s] #Total memory = 1505.99 (MB)
[06/22 19:55:39   1673s] #Peak memory = 1797.13 (MB)
[06/22 19:55:39   1673s] #
[06/22 19:55:39   1673s] #start routing for process antenna violation fix ...
[06/22 19:55:40   1674s] ### max drc and si pitch = 5880 (  2.9400 um) MT-safe pitch = 5600 (  2.8000 um) patch pitch = 11920 (  5.9600 um)
[06/22 19:55:42   1676s] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1533.29 (MB), peak = 1797.13 (MB)
[06/22 19:55:42   1676s] #
[06/22 19:55:42   1676s] #Total number of nets with non-default rule or having extra spacing = 667
[06/22 19:55:42   1676s] #Total wire length = 5545060 um.
[06/22 19:55:42   1676s] #Total half perimeter of net bounding box = 3691061 um.
[06/22 19:55:42   1676s] #Total wire length on LAYER METAL1 = 70421 um.
[06/22 19:55:42   1676s] #Total wire length on LAYER METAL2 = 601996 um.
[06/22 19:55:42   1676s] #Total wire length on LAYER METAL3 = 900962 um.
[06/22 19:55:42   1676s] #Total wire length on LAYER METAL4 = 969538 um.
[06/22 19:55:42   1676s] #Total wire length on LAYER METAL5 = 975048 um.
[06/22 19:55:42   1676s] #Total wire length on LAYER METAL6 = 855949 um.
[06/22 19:55:42   1676s] #Total wire length on LAYER METAL7 = 855178 um.
[06/22 19:55:42   1676s] #Total wire length on LAYER METAL8 = 315967 um.
[06/22 19:55:42   1676s] #Total number of vias = 533100
[06/22 19:55:42   1676s] #Up-Via Summary (total 533100):
[06/22 19:55:42   1676s] #           
[06/22 19:55:42   1676s] #-----------------------
[06/22 19:55:42   1676s] # METAL1         201300
[06/22 19:55:42   1676s] # METAL2         155234
[06/22 19:55:42   1676s] # METAL3          74820
[06/22 19:55:42   1676s] # METAL4          48230
[06/22 19:55:42   1676s] # METAL5          27458
[06/22 19:55:42   1676s] # METAL6          20129
[06/22 19:55:42   1676s] # METAL7           5929
[06/22 19:55:42   1676s] #-----------------------
[06/22 19:55:42   1676s] #                533100 
[06/22 19:55:42   1676s] #
[06/22 19:55:42   1676s] #Total number of DRC violations = 0
[06/22 19:55:42   1676s] #Total number of net violated process antenna rule = 0
[06/22 19:55:42   1676s] #
[06/22 19:55:42   1676s] ### route signature (114) =  673463939
[06/22 19:55:42   1676s] ### violation signature (109) = 1905142130
[06/22 19:55:46   1680s] #
[06/22 19:55:47   1680s] #Total number of nets with non-default rule or having extra spacing = 667
[06/22 19:55:47   1680s] #Total wire length = 5545060 um.
[06/22 19:55:47   1680s] #Total half perimeter of net bounding box = 3691061 um.
[06/22 19:55:47   1680s] #Total wire length on LAYER METAL1 = 70421 um.
[06/22 19:55:47   1680s] #Total wire length on LAYER METAL2 = 601996 um.
[06/22 19:55:47   1680s] #Total wire length on LAYER METAL3 = 900962 um.
[06/22 19:55:47   1680s] #Total wire length on LAYER METAL4 = 969538 um.
[06/22 19:55:47   1680s] #Total wire length on LAYER METAL5 = 975048 um.
[06/22 19:55:47   1680s] #Total wire length on LAYER METAL6 = 855949 um.
[06/22 19:55:47   1680s] #Total wire length on LAYER METAL7 = 855178 um.
[06/22 19:55:47   1680s] #Total wire length on LAYER METAL8 = 315967 um.
[06/22 19:55:47   1680s] #Total number of vias = 533100
[06/22 19:55:47   1680s] #Up-Via Summary (total 533100):
[06/22 19:55:47   1680s] #           
[06/22 19:55:47   1680s] #-----------------------
[06/22 19:55:47   1680s] # METAL1         201300
[06/22 19:55:47   1680s] # METAL2         155234
[06/22 19:55:47   1680s] # METAL3          74820
[06/22 19:55:47   1680s] # METAL4          48230
[06/22 19:55:47   1680s] # METAL5          27458
[06/22 19:55:47   1680s] # METAL6          20129
[06/22 19:55:47   1680s] # METAL7           5929
[06/22 19:55:47   1680s] #-----------------------
[06/22 19:55:47   1680s] #                533100 
[06/22 19:55:47   1680s] #
[06/22 19:55:47   1680s] #Total number of DRC violations = 0
[06/22 19:55:47   1680s] #Total number of net violated process antenna rule = 0
[06/22 19:55:47   1680s] #
[06/22 19:55:47   1680s] #Analyzing shielding information. 
[06/22 19:55:47   1680s] #ECO shield region = 22.49% (per shield region), 18.22% (per design) 
[06/22 19:55:47   1680s] #Total shield nets = 263, extracted = 86, non-dirty nets = 176 no-existing-shield-wire nets = 1 skip-routing nets = 0.
[06/22 19:55:47   1680s] #  Total shield net = 263 (one-side = 0, hf = 0 ), 86 nets need to be shielded.
[06/22 19:55:47   1680s] #  Bottom shield layer is layer 1.
[06/22 19:55:47   1680s] #  Bottom routing layer for shield is layer 1.
[06/22 19:55:47   1680s] #  Start shielding step 1
[06/22 19:55:47   1680s] #    cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1533.75 (MB), peak = 1797.13 (MB)
[06/22 19:55:47   1680s] #  Finished shielding step 1
[06/22 19:55:47   1680s] #  Start shielding step 2
[06/22 19:55:48   1681s] #    Inner loop #1
[06/22 19:55:51   1685s] #    Inner loop #2
[06/22 19:55:55   1688s] #    Inner loop #3
[06/22 19:55:57   1691s] #    cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1538.75 (MB), peak = 1797.13 (MB)
[06/22 19:55:57   1691s] #    cpu time = 00:00:10, elapsed time = 00:00:10, memory = 1534.33 (MB), peak = 1797.13 (MB)
[06/22 19:55:57   1691s] #  Finished shielding step 2 
[06/22 19:55:58   1692s] #  Start shielding step 3
[06/22 19:55:58   1692s] #      Start loop 1
[06/22 19:56:03   1697s] #        cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1569.77 (MB), peak = 1797.13 (MB)
[06/22 19:56:03   1697s] #      Finished loop 1
[06/22 19:56:03   1697s] #  Finished shielding step 3
[06/22 19:56:03   1697s] #    Start shielding step 4
[06/22 19:56:03   1697s] #    Inner loop #1
[06/22 19:56:07   1700s] #    cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1565.34 (MB), peak = 1797.13 (MB)
[06/22 19:56:07   1700s] #    Finished shielding step 4
[06/22 19:56:07   1700s] #    cpu time = 00:00:09, elapsed time = 00:00:09, memory = 1565.34 (MB), peak = 1797.13 (MB)
[06/22 19:56:07   1701s] ### route signature (133) =  673463939
[06/22 19:56:07   1701s] ### violation signature (128) = 1905142130
[06/22 19:56:07   1701s] #-----------------------------------------.
[06/22 19:56:07   1701s] #
[06/22 19:56:07   1701s] #	Shielding Summary
[06/22 19:56:07   1701s] #-----------------------------------------.
[06/22 19:56:07   1701s] #Primary shielding net(s): VSS 
[06/22 19:56:07   1701s] #Opportunistic shielding net(s): VDD
[06/22 19:56:07   1701s] #
[06/22 19:56:07   1701s] #Number of nets with shield attribute: 263
[06/22 19:56:07   1701s] #Number of nets reported: 261
[06/22 19:56:07   1701s] #Number of nets without shielding: 1
[06/22 19:56:07   1701s] #Average ratio                   : 0.884
[06/22 19:56:07   1701s] #
[06/22 19:56:07   1701s] # Name         Length    Shield    Ratio
[06/22 19:56:07   1701s] #METAL1:         0.2        0.0     0.066
[06/22 19:56:07   1701s] #METAL2:         3.4        4.0     0.588
[06/22 19:56:07   1701s] #METAL3:         5.8        7.5     0.639
[06/22 19:56:07   1701s] #METAL4:         1.2        1.7     0.666
[06/22 19:56:07   1701s] #METAL5:         1.3        1.7     0.665
[06/22 19:56:07   1701s] #METAL6:        27.1       52.3     0.965
[06/22 19:56:07   1701s] #METAL7:        25.2       46.5     0.923
[06/22 19:56:07   1701s] #METAL8:         0.4        0.6     0.773
[06/22 19:56:07   1701s] #-----------------------------------------
[06/22 19:56:07   1701s] #Done Shielding:    cpu time = 00:00:21, elapsed time = 00:00:21, memory = 1570.19 (MB), peak = 1797.13 (MB)
[06/22 19:56:08   1702s] #Set shielded net as skip routing for Post Route optimization.
[06/22 19:56:10   1704s] ### max drc and si pitch = 5880 (  2.9400 um) MT-safe pitch = 5600 (  2.8000 um) patch pitch = 11920 (  5.9600 um)
[06/22 19:56:11   1704s] #
[06/22 19:56:11   1704s] #Start Post Route wire spreading..
[06/22 19:56:11   1704s] #
[06/22 19:56:11   1704s] #Start data preparation for wire spreading...
[06/22 19:56:11   1705s] #
[06/22 19:56:11   1705s] #Data preparation is done on Sat Jun 22 19:56:11 2019
[06/22 19:56:11   1705s] #
[06/22 19:56:13   1707s] #
[06/22 19:56:13   1707s] #Start Post Route Wire Spread.
[06/22 19:56:22   1715s] #Done with 2451 horizontal wires in 3 hboxes and 1053 vertical wires in 3 hboxes.
[06/22 19:56:22   1716s] #Complete Post Route Wire Spread.
[06/22 19:56:22   1716s] #
[06/22 19:56:22   1716s] #Total number of nets with non-default rule or having extra spacing = 404
[06/22 19:56:22   1716s] #Total wire length = 5529300 um.
[06/22 19:56:22   1716s] #Total half perimeter of net bounding box = 3673843 um.
[06/22 19:56:22   1716s] #Total wire length on LAYER METAL1 = 70383 um.
[06/22 19:56:22   1716s] #Total wire length on LAYER METAL2 = 601247 um.
[06/22 19:56:22   1716s] #Total wire length on LAYER METAL3 = 899612 um.
[06/22 19:56:22   1716s] #Total wire length on LAYER METAL4 = 969384 um.
[06/22 19:56:22   1716s] #Total wire length on LAYER METAL5 = 975033 um.
[06/22 19:56:22   1716s] #Total wire length on LAYER METAL6 = 848998 um.
[06/22 19:56:22   1716s] #Total wire length on LAYER METAL7 = 848721 um.
[06/22 19:56:22   1716s] #Total wire length on LAYER METAL8 = 315922 um.
[06/22 19:56:22   1716s] #Total number of vias = 530093
[06/22 19:56:22   1716s] #Up-Via Summary (total 530093):
[06/22 19:56:22   1716s] #           
[06/22 19:56:22   1716s] #-----------------------
[06/22 19:56:22   1716s] # METAL1         200529
[06/22 19:56:22   1716s] # METAL2         154484
[06/22 19:56:22   1716s] # METAL3          74380
[06/22 19:56:22   1716s] # METAL4          47867
[06/22 19:56:22   1716s] # METAL5          27102
[06/22 19:56:22   1716s] # METAL6          19807
[06/22 19:56:22   1716s] # METAL7           5924
[06/22 19:56:22   1716s] #-----------------------
[06/22 19:56:22   1716s] #                530093 
[06/22 19:56:22   1716s] #
[06/22 19:56:23   1716s] ### route signature (137) = 1609207773
[06/22 19:56:23   1716s] ### violation signature (132) = 1905142130
[06/22 19:56:25   1719s] #   number of violations = 0
[06/22 19:56:25   1719s] #cpu time = 00:00:14, elapsed time = 00:00:14, memory = 1674.78 (MB), peak = 1797.13 (MB)
[06/22 19:56:25   1719s] #CELL_VIEW CONV,init has no DRC violation.
[06/22 19:56:25   1719s] #Total number of DRC violations = 0
[06/22 19:56:25   1719s] #Total number of net violated process antenna rule = 0
[06/22 19:56:25   1719s] #Post Route wire spread is done.
[06/22 19:56:25   1719s] #-----------------------------------------.
[06/22 19:56:25   1719s] #
[06/22 19:56:25   1719s] #	Shielding Summary
[06/22 19:56:25   1719s] #-----------------------------------------.
[06/22 19:56:25   1719s] #Primary shielding net(s): VSS 
[06/22 19:56:25   1719s] #Opportunistic shielding net(s): VDD
[06/22 19:56:25   1719s] #
[06/22 19:56:25   1719s] #Number of nets with shield attribute: 263
[06/22 19:56:25   1719s] #Number of nets reported: 262
[06/22 19:56:25   1719s] #Number of nets without shielding: 1
[06/22 19:56:25   1719s] #Average ratio                   : 0.884
[06/22 19:56:25   1719s] #
[06/22 19:56:25   1719s] # Name         Length    Shield    Ratio
[06/22 19:56:25   1719s] #METAL1:         0.2        0.0     0.066
[06/22 19:56:25   1719s] #METAL2:         3.4        4.0     0.588
[06/22 19:56:25   1719s] #METAL3:         5.8        7.4     0.637
[06/22 19:56:25   1719s] #METAL4:         1.2        1.6     0.666
[06/22 19:56:25   1719s] #METAL5:         1.3        1.7     0.665
[06/22 19:56:25   1719s] #METAL6:        27.0       52.1     0.965
[06/22 19:56:25   1719s] #METAL7:        25.1       46.4     0.923
[06/22 19:56:25   1719s] #METAL8:         0.4        0.6     0.773
[06/22 19:56:25   1719s] #-----------------------------------------
[06/22 19:56:25   1719s] #Total number of nets with non-default rule or having extra spacing = 667
[06/22 19:56:25   1719s] #Total wire length = 5546174 um.
[06/22 19:56:25   1719s] #Total half perimeter of net bounding box = 3691061 um.
[06/22 19:56:25   1719s] #Total wire length on LAYER METAL1 = 70427 um.
[06/22 19:56:25   1719s] #Total wire length on LAYER METAL2 = 602139 um.
[06/22 19:56:25   1719s] #Total wire length on LAYER METAL3 = 901142 um.
[06/22 19:56:25   1719s] #Total wire length on LAYER METAL4 = 969709 um.
[06/22 19:56:25   1719s] #Total wire length on LAYER METAL5 = 975369 um.
[06/22 19:56:25   1719s] #Total wire length on LAYER METAL6 = 856067 um.
[06/22 19:56:25   1719s] #Total wire length on LAYER METAL7 = 855304 um.
[06/22 19:56:25   1719s] #Total wire length on LAYER METAL8 = 316018 um.
[06/22 19:56:25   1719s] #Total number of vias = 533100
[06/22 19:56:25   1719s] #Up-Via Summary (total 533100):
[06/22 19:56:25   1719s] #           
[06/22 19:56:25   1719s] #-----------------------
[06/22 19:56:25   1719s] # METAL1         201300
[06/22 19:56:25   1719s] # METAL2         155234
[06/22 19:56:25   1719s] # METAL3          74820
[06/22 19:56:25   1719s] # METAL4          48230
[06/22 19:56:25   1719s] # METAL5          27458
[06/22 19:56:25   1719s] # METAL6          20129
[06/22 19:56:25   1719s] # METAL7           5929
[06/22 19:56:25   1719s] #-----------------------
[06/22 19:56:25   1719s] #                533100 
[06/22 19:56:25   1719s] #
[06/22 19:56:26   1719s] ### route signature (139) = 1609207773
[06/22 19:56:26   1719s] ### violation signature (134) = 1905142130
[06/22 19:56:26   1719s] #detailRoute Statistics:
[06/22 19:56:26   1719s] #Cpu time = 00:01:20
[06/22 19:56:26   1719s] #Elapsed time = 00:01:20
[06/22 19:56:26   1719s] #Increased memory = -84.94 (MB)
[06/22 19:56:26   1719s] #Total memory = 1573.65 (MB)
[06/22 19:56:26   1719s] #Peak memory = 1797.13 (MB)
[06/22 19:56:26   1719s] #Updating routing design signature
[06/22 19:56:26   1719s] #Created 675 library cell signatures
[06/22 19:56:26   1719s] #Created 55944 NETS and 0 SPECIALNETS signatures
[06/22 19:56:26   1720s] #Created 52362 instance signatures
[06/22 19:56:26   1720s] #Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1574.72 (MB), peak = 1797.13 (MB)
[06/22 19:56:26   1720s] #Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1574.73 (MB), peak = 1797.13 (MB)
[06/22 19:56:27   1720s] ### export route signature (140) = 1609207773
[06/22 19:56:28   1722s] ### export violation signature (135) = 1905142130
[06/22 19:56:28   1722s] #
[06/22 19:56:28   1722s] #globalDetailRoute statistics:
[06/22 19:56:28   1722s] #Cpu time = 00:01:49
[06/22 19:56:28   1722s] #Elapsed time = 00:01:48
[06/22 19:56:28   1722s] #Increased memory = -19.02 (MB)
[06/22 19:56:28   1722s] #Total memory = 1499.02 (MB)
[06/22 19:56:28   1722s] #Peak memory = 1797.13 (MB)
[06/22 19:56:28   1722s] #Number of warnings = 44
[06/22 19:56:28   1722s] #Total number of warnings = 153
[06/22 19:56:28   1722s] #Number of fails = 0
[06/22 19:56:28   1722s] #Total number of fails = 0
[06/22 19:56:28   1722s] #Complete globalDetailRoute on Sat Jun 22 19:56:28 2019
[06/22 19:56:28   1722s] #
[06/22 19:56:29   1722s] ### 
[06/22 19:56:29   1722s] ###   Scalability Statistics
[06/22 19:56:29   1722s] ### 
[06/22 19:56:29   1722s] ### ------------------------+----------------+----------------+----------------+
[06/22 19:56:29   1722s] ###   globalDetailRoute     |        cpu time|    elapsed time|     scalability|
[06/22 19:56:29   1722s] ### ------------------------+----------------+----------------+----------------+
[06/22 19:56:29   1722s] ###   Data Preparation      |        00:00:02|        00:00:02|             1.0|
[06/22 19:56:29   1722s] ###   Global Routing        |        00:00:09|        00:00:09|             1.0|
[06/22 19:56:29   1722s] ###   Track Assignment      |        00:00:07|        00:00:07|             1.0|
[06/22 19:56:29   1722s] ###   Detail Routing        |        00:00:33|        00:00:33|             1.0|
[06/22 19:56:29   1722s] ###   Antenna Fixing        |        00:00:07|        00:00:07|             1.0|
[06/22 19:56:29   1722s] ###   Shielding             |        00:00:21|        00:00:21|             1.0|
[06/22 19:56:29   1722s] ###   Total                 |        00:01:49|        00:01:48|             1.0|
[06/22 19:56:29   1722s] ### ------------------------+----------------+----------------+----------------+
[06/22 19:56:29   1722s] ### 
[06/22 19:56:29   1722s] **optDesign ... cpu = 0:04:52, real = 0:04:54, mem = 1454.7M, totSessionCpu=0:28:43 **
[06/22 19:56:29   1722s] -routeWithEco false                       # bool, default=false, user setting
[06/22 19:56:29   1722s] -routeSelectedNetOnly false               # bool, default=false
[06/22 19:56:29   1722s] -routeWithTimingDriven true               # bool, default=false, user setting
[06/22 19:56:29   1722s] -routeWithSiDriven true                   # bool, default=false, user setting
[06/22 19:56:29   1722s] Extraction called for design 'CONV' of instances=52362 and nets=55944 using extraction engine 'postRoute' at effort level 'low' .
[06/22 19:56:29   1722s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[06/22 19:56:29   1722s] Type 'man IMPEXT-3530' for more detail.
[06/22 19:56:29   1722s] PostRoute (effortLevel low) RC Extraction called for design CONV.
[06/22 19:56:29   1722s] RC Extraction called in multi-corner(1) mode.
[06/22 19:56:29   1723s] Process corner(s) are loaded.
[06/22 19:56:29   1723s]  Corner: RC_corner
[06/22 19:56:29   1723s] extractDetailRC Option : -outfile /tmp/innovus_temp_77778_cad29_b05069_rUFh5L/CONV_77778_uKqVR1.rcdb.d -maxResLength 200  -extended
[06/22 19:56:29   1723s] RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
[06/22 19:56:29   1723s]       RC Corner Indexes            0   
[06/22 19:56:29   1723s] Capacitance Scaling Factor   : 1.00000 
[06/22 19:56:29   1723s] Coupling Cap. Scaling Factor : 1.00000 
[06/22 19:56:29   1723s] Resistance Scaling Factor    : 1.00000 
[06/22 19:56:29   1723s] Clock Cap. Scaling Factor    : 1.00000 
[06/22 19:56:29   1723s] Clock Res. Scaling Factor    : 1.00000 
[06/22 19:56:29   1723s] Shrink Factor                : 1.00000
[06/22 19:56:30   1724s] Initializing multi-corner capacitance tables ... 
[06/22 19:56:30   1724s] Initializing multi-corner resistance tables ...
[06/22 19:56:31   1724s] Checking LVS Completed (CPU Time= 0:00:00.4  MEM= 1722.3M)
[06/22 19:56:31   1725s] Creating parasitic data file '/tmp/innovus_temp_77778_cad29_b05069_rUFh5L/CONV_77778_uKqVR1.rcdb.d' for storing RC.
[06/22 19:56:32   1726s] Extracted 10.0003% (CPU Time= 0:00:02.3  MEM= 1795.0M)
[06/22 19:56:33   1727s] Extracted 20.0003% (CPU Time= 0:00:03.0  MEM= 1795.0M)
[06/22 19:56:34   1728s] Extracted 30.0003% (CPU Time= 0:00:03.9  MEM= 1799.0M)
[06/22 19:56:35   1729s] Extracted 40.0003% (CPU Time= 0:00:05.3  MEM= 1799.0M)
[06/22 19:56:36   1730s] Extracted 50.0003% (CPU Time= 0:00:06.2  MEM= 1799.0M)
[06/22 19:56:37   1730s] Extracted 60.0003% (CPU Time= 0:00:06.8  MEM= 1799.0M)
[06/22 19:56:37   1731s] Extracted 70.0003% (CPU Time= 0:00:07.7  MEM= 1799.0M)
[06/22 19:56:39   1733s] Extracted 80.0003% (CPU Time= 0:00:08.9  MEM= 1799.0M)
[06/22 19:56:41   1735s] Extracted 90.0003% (CPU Time= 0:00:10.8  MEM= 1799.0M)
[06/22 19:56:43   1737s] Extracted 100% (CPU Time= 0:00:13.2  MEM= 1799.0M)
[06/22 19:56:43   1737s] Number of Extracted Resistors     : 1370881
[06/22 19:56:43   1737s] Number of Extracted Ground Cap.   : 1351772
[06/22 19:56:43   1737s] Number of Extracted Coupling Cap. : 3593576
[06/22 19:56:43   1737s] Opening parasitic data file '/tmp/innovus_temp_77778_cad29_b05069_rUFh5L/CONV_77778_uKqVR1.rcdb.d' for reading.
[06/22 19:56:43   1737s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[06/22 19:56:43   1737s]  Corner: RC_corner
[06/22 19:56:44   1737s] Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 1755.8M)
[06/22 19:56:44   1737s] Creating parasitic data file '/tmp/innovus_temp_77778_cad29_b05069_rUFh5L/CONV_77778_uKqVR1.rcdb_Filter.rcdb.d' for storing RC.
[06/22 19:56:45   1738s] Closing parasitic data file '/tmp/innovus_temp_77778_cad29_b05069_rUFh5L/CONV_77778_uKqVR1.rcdb.d'. 55909 times net's RC data read were performed.
[06/22 19:56:45   1738s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1755.750M)
[06/22 19:56:45   1738s] Opening parasitic data file '/tmp/innovus_temp_77778_cad29_b05069_rUFh5L/CONV_77778_uKqVR1.rcdb.d' for reading.
[06/22 19:56:45   1738s] processing rcdb (/tmp/innovus_temp_77778_cad29_b05069_rUFh5L/CONV_77778_uKqVR1.rcdb.d) for hinst (top) of cell (CONV);
[06/22 19:56:45   1739s] Lumped Parasitic Loading Completed (total cpu=0:00:00.4, real=0:00:00.0, current mem=1755.750M)
[06/22 19:56:45   1739s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:16.3  Real Time: 0:00:16.0  MEM: 1755.750M)
[06/22 19:56:45   1739s] **optDesign ... cpu = 0:05:09, real = 0:05:10, mem = 1464.2M, totSessionCpu=0:28:59 **
[06/22 19:56:45   1739s] Starting SI iteration 1 using Infinite Timing Windows
[06/22 19:56:45   1739s] Begin IPO call back ...
[06/22 19:56:45   1739s] End IPO call back ...
[06/22 19:56:46   1739s] #################################################################################
[06/22 19:56:46   1739s] # Design Stage: PostRoute
[06/22 19:56:46   1739s] # Design Name: CONV
[06/22 19:56:46   1739s] # Design Mode: 90nm
[06/22 19:56:46   1739s] # Analysis Mode: MMMC OCV 
[06/22 19:56:46   1739s] # Parasitics Mode: SPEF/RCDB
[06/22 19:56:46   1739s] # Signoff Settings: SI On 
[06/22 19:56:46   1739s] #################################################################################
[06/22 19:56:48   1741s] AAE_INFO: 1 threads acquired from CTE.
[06/22 19:56:48   1741s] Setting infinite Tws ...
[06/22 19:56:48   1741s] First Iteration Infinite Tw... 
[06/22 19:56:48   1741s] Calculate early delays in OCV mode...
[06/22 19:56:48   1741s] Calculate late delays in OCV mode...
[06/22 19:56:48   1741s] Topological Sorting (REAL = 0:00:00.0, MEM = 1752.9M, InitMEM = 1744.9M)
[06/22 19:56:48   1741s] Start delay calculation (fullDC) (1 T). (MEM=1752.95)
[06/22 19:56:48   1742s] Initializing multi-corner capacitance tables ... 
[06/22 19:56:48   1742s] Initializing multi-corner resistance tables ...
[06/22 19:56:49   1742s] End AAE Lib Interpolated Model. (MEM=1753.74 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/22 19:56:49   1742s] Opening parasitic data file '/tmp/innovus_temp_77778_cad29_b05069_rUFh5L/CONV_77778_uKqVR1.rcdb.d' for reading.
[06/22 19:56:49   1742s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1753.7M)
[06/22 19:56:49   1742s] AAE_INFO: 1 threads acquired from CTE.
[06/22 19:57:06   1760s] Total number of fetched objects 59778
[06/22 19:57:06   1760s] AAE_INFO-618: Total number of nets in the design is 55944,  100.0 percent of the nets selected for SI analysis
[06/22 19:57:07   1760s] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:01.0)
[06/22 19:57:07   1760s] End delay calculation. (MEM=1793.53 CPU=0:00:17.5 REAL=0:00:18.0)
[06/22 19:57:07   1760s] End delay calculation (fullDC). (MEM=1793.53 CPU=0:00:18.9 REAL=0:00:19.0)
[06/22 19:57:07   1760s] *** CDM Built up (cpu=0:00:21.1  real=0:00:21.0  mem= 1793.5M) ***
[06/22 19:57:09   1762s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1793.5M)
[06/22 19:57:09   1762s] Add other clocks and setupCteToAAEClockMapping during iter 1
[06/22 19:57:09   1763s] Loading CTE timing window is completed (CPU = 0:00:00.3, REAL = 0:00:00.0, MEM = 1793.5M)
[06/22 19:57:09   1763s] Starting SI iteration 2
[06/22 19:57:09   1763s] AAE_INFO: 1 threads acquired from CTE.
[06/22 19:57:10   1763s] Calculate early delays in OCV mode...
[06/22 19:57:10   1763s] Calculate late delays in OCV mode...
[06/22 19:57:10   1763s] Start delay calculation (fullDC) (1 T). (MEM=1801.6)
[06/22 19:57:10   1763s] End AAE Lib Interpolated Model. (MEM=1801.6 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/22 19:57:11   1765s] Glitch Analysis: View av_func_mode_max -- Total Number of Nets Skipped = 0. 
[06/22 19:57:11   1765s] Glitch Analysis: View av_func_mode_max -- Total Number of Nets Analyzed = 59778. 
[06/22 19:57:11   1765s] Total number of fetched objects 59778
[06/22 19:57:11   1765s] AAE_INFO-618: Total number of nets in the design is 55944,  1.6 percent of the nets selected for SI analysis
[06/22 19:57:11   1765s] End delay calculation. (MEM=1820.68 CPU=0:00:01.6 REAL=0:00:01.0)
[06/22 19:57:11   1765s] End delay calculation (fullDC). (MEM=1820.68 CPU=0:00:01.8 REAL=0:00:01.0)
[06/22 19:57:11   1765s] *** CDM Built up (cpu=0:00:01.8  real=0:00:02.0  mem= 1820.7M) ***
[06/22 19:57:14   1768s] *** Done Building Timing Graph (cpu=0:00:28.9 real=0:00:29.0 totSessionCpu=0:29:28 mem=1820.7M)
[06/22 19:57:14   1768s] **optDesign ... cpu = 0:05:38, real = 0:05:39, mem = 1552.5M, totSessionCpu=0:29:28 **
[06/22 19:57:14   1768s] Executing marking Critical Nets1
[06/22 19:57:14   1768s] *** Timing NOT met, worst failing slack is -0.059
[06/22 19:57:14   1768s] *** Check timing (0:00:00.1)
[06/22 19:57:14   1768s] Begin: GigaOpt Optimization in post-eco TNS mode (Recovery)
[06/22 19:57:14   1768s] Info: 508 clock nets excluded from IPO operation.
[06/22 19:57:14   1768s] End AAE Lib Interpolated Model. (MEM=1740.65 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/22 19:57:14   1768s] PhyDesignGrid: maxLocalDensity 1.00
[06/22 19:57:14   1768s] ### Creating PhyDesignMc. totSessionCpu=0:29:29 mem=1740.7M
[06/22 19:57:14   1768s] #spOpts: mergeVia=F 
[06/22 19:57:15   1768s] ### Creating PhyDesignMc, finished. totSessionCpu=0:29:29 mem=1740.7M
[06/22 19:57:15   1768s] ### Creating LA Mngr. totSessionCpu=0:29:29 mem=1740.7M
[06/22 19:57:15   1768s] ### Creating LA Mngr, finished. totSessionCpu=0:29:29 mem=1740.7M
[06/22 19:57:15   1769s] ### Creating LA Mngr. totSessionCpu=0:29:29 mem=1873.5M
[06/22 19:57:15   1769s] ### Creating LA Mngr, finished. totSessionCpu=0:29:29 mem=1873.5M
[06/22 19:57:15   1769s] 
[06/22 19:57:15   1769s] Creating Lib Analyzer ...
[06/22 19:57:15   1769s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX3 CLKBUFX2 BUFX2 CLKBUFX4 BUFX4 BUFX3 CLKBUFX6 CLKBUFX8 BUFX6 BUFX8 BUFX12 BUFX16 CLKBUFX12 BUFX20 CLKBUFX16 CLKBUFX20)
[06/22 19:57:15   1769s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 CLKINVX1 INVX3 INVX2 CLKINVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 INVX16 INVX20 CLKINVX12 CLKINVX16 CLKINVX20)
[06/22 19:57:15   1769s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1 DLY3X1 DLY2X1 DLY1X1 DLY4X4 DLY3X4 DLY2X4 DLY1X4)
[06/22 19:57:15   1769s] 
[06/22 19:57:17   1771s] Creating Lib Analyzer, finished. 
[06/22 19:57:21   1775s] *info: 508 clock nets excluded
[06/22 19:57:21   1775s] *info: 2 special nets excluded.
[06/22 19:57:21   1775s] *info: 15 no-driver nets excluded.
[06/22 19:57:24   1777s] PathGroup :  reg2reg  TargetSlack : 0 
[06/22 19:57:24   1778s] ** GigaOpt Optimizer WNS Slack -0.059 TNS Slack -0.211 Density 74.54
[06/22 19:57:24   1778s] Optimizer TNS Opt
[06/22 19:57:25   1778s] Active Path Group: reg2reg  
[06/22 19:57:25   1778s] +--------+---------+--------+---------+----------+------------+--------+----------------+---------+--------------------------+
[06/22 19:57:25   1778s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |   Worst View   |Pathgroup|        End Point         |
[06/22 19:57:25   1778s] +--------+---------+--------+---------+----------+------------+--------+----------------+---------+--------------------------+
[06/22 19:57:25   1778s] |  -0.059|   -0.059|  -0.211|   -0.211|    74.54%|   0:00:00.0| 2000.9M|av_func_mode_max|  reg2reg| l0temp2_reg_30_/D        |
[06/22 19:57:25   1778s] |  -0.059|   -0.059|  -0.211|   -0.211|    74.54%|   0:00:00.0| 2000.9M|av_func_mode_max|  reg2reg| l0temp2_reg_30_/D        |
[06/22 19:57:25   1778s] +--------+---------+--------+---------+----------+------------+--------+----------------+---------+--------------------------+
[06/22 19:57:25   1778s] 
[06/22 19:57:25   1778s] *** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=2000.9M) ***
[06/22 19:57:25   1779s]   Timing Snapshot: (TGT)
[06/22 19:57:25   1779s]      Weighted WNS: -0.059
[06/22 19:57:25   1779s]       All  PG WNS: -0.059
[06/22 19:57:25   1779s]       High PG WNS: -0.059
[06/22 19:57:25   1779s]       All  PG TNS: -0.211
[06/22 19:57:25   1779s]       High PG TNS: -0.211
[06/22 19:57:25   1779s]    Category Slack: { [L, -0.059] [H, -0.059] }
[06/22 19:57:25   1779s] 
[06/22 19:57:25   1779s] Checking setup slack degradation ...
[06/22 19:57:25   1779s] 
[06/22 19:57:25   1779s] Recovery Manager:
[06/22 19:57:25   1779s]   Low  Effort WNS Jump: 0.059 (REF: 0.000, TGT: -0.059, Threshold: 0.150) - Skip
[06/22 19:57:25   1779s]   High Effort WNS Jump: 0.059 (REF: 0.000, TGT: -0.059, Threshold: 0.075) - Skip
[06/22 19:57:25   1779s]   Low  Effort TNS Jump: 0.211 (REF: 0.000, TGT: -0.211, Threshold: 50.000) - Skip
[06/22 19:57:25   1779s]   High Effort TNS Jump: 0.211 (REF: 0.000, TGT: -0.211, Threshold: 25.000) - Skip
[06/22 19:57:25   1779s] 
[06/22 19:57:25   1779s] 
[06/22 19:57:25   1779s] *** Finished Optimize Step Cumulative (cpu=0:00:00.6 real=0:00:00.0 mem=2000.9M) ***
[06/22 19:57:25   1779s] **** Begin NDR-Layer Usage Statistics ****
[06/22 19:57:25   1779s] Layer 4 has 245 constrained nets 
[06/22 19:57:25   1779s] Layer 6 has 263 constrained nets 
[06/22 19:57:25   1779s] **** End NDR-Layer Usage Statistics ****
[06/22 19:57:25   1779s] 
[06/22 19:57:25   1779s] *** Finish Post Route Setup Fixing (cpu=0:00:01.4 real=0:00:01.0 mem=2000.9M) ***
[06/22 19:57:26   1779s] End: GigaOpt Optimization in post-eco TNS mode
[06/22 19:57:26   1779s] Running postRoute recovery in postEcoRoute mode
[06/22 19:57:26   1779s] **optDesign ... cpu = 0:05:49, real = 0:05:51, mem = 1650.3M, totSessionCpu=0:29:40 **
[06/22 19:57:27   1781s]   Timing/DRV Snapshot: (TGT)
[06/22 19:57:27   1781s]      Weighted WNS: -0.059
[06/22 19:57:27   1781s]       All  PG WNS: -0.059
[06/22 19:57:27   1781s]       High PG WNS: -0.059
[06/22 19:57:27   1781s]       All  PG TNS: -0.211
[06/22 19:57:27   1781s]       High PG TNS: -0.211
[06/22 19:57:27   1781s]          Tran DRV: 6
[06/22 19:57:27   1781s]           Cap DRV: 7
[06/22 19:57:27   1781s]        Fanout DRV: 0
[06/22 19:57:27   1781s]            Glitch: 0
[06/22 19:57:27   1781s]    Category Slack: { [L, -0.059] [H, -0.059] }
[06/22 19:57:27   1781s] 
[06/22 19:57:27   1781s] Checking setup slack degradation ...
[06/22 19:57:27   1781s] 
[06/22 19:57:27   1781s] Recovery Manager:
[06/22 19:57:27   1781s]   Low  Effort WNS Jump: 0.059 (REF: 0.000, TGT: -0.059, Threshold: 0.150) - Skip
[06/22 19:57:27   1781s]   High Effort WNS Jump: 0.059 (REF: 0.000, TGT: -0.059, Threshold: 0.075) - Skip
[06/22 19:57:27   1781s]   Low  Effort TNS Jump: 0.211 (REF: 0.000, TGT: -0.211, Threshold: 50.000) - Skip
[06/22 19:57:27   1781s]   High Effort TNS Jump: 0.211 (REF: 0.000, TGT: -0.211, Threshold: 25.000) - Skip
[06/22 19:57:27   1781s] 
[06/22 19:57:27   1781s] Checking DRV degradation...
[06/22 19:57:27   1781s] 
[06/22 19:57:27   1781s] Recovery Manager:
[06/22 19:57:27   1781s]     Tran DRV degradation : 0 (6 -> 6, Margin 20) - Skip
[06/22 19:57:27   1781s]      Cap DRV degradation : 0 (7 -> 7, Margin 20) - Skip
[06/22 19:57:27   1781s]   Fanout DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[06/22 19:57:27   1781s]       Glitch degradation : 0 (0 -> 0, Margin 20) - Skip
[06/22 19:57:27   1781s] 
[06/22 19:57:27   1781s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[06/22 19:57:27   1781s] *** Finish postRoute recovery in postEcoRoute mode (cpu=0:00:02, real=0:00:01, mem=1840.07M, totSessionCpu=0:29:41).
[06/22 19:57:27   1781s] **optDesign ... cpu = 0:05:51, real = 0:05:52, mem = 1650.3M, totSessionCpu=0:29:41 **
[06/22 19:57:27   1781s] 
[06/22 19:57:27   1781s] Latch borrow mode reset to max_borrow
[06/22 19:57:28   1782s] *** Enable all active views. ***
[06/22 19:57:28   1782s] Reported timing to dir ./timingReports
[06/22 19:57:28   1782s] **optDesign ... cpu = 0:05:52, real = 0:05:53, mem = 1643.1M, totSessionCpu=0:29:42 **
[06/22 19:57:28   1782s] End AAE Lib Interpolated Model. (MEM=1840.07 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/22 19:57:28   1782s] Begin: glitch net info
[06/22 19:57:29   1782s] glitch slack range: number of glitch nets
[06/22 19:57:29   1782s] glitch slack < -0.32 : 0
[06/22 19:57:29   1782s] -0.32 < glitch slack < -0.28 : 0
[06/22 19:57:29   1782s] -0.28 < glitch slack < -0.24 : 0
[06/22 19:57:29   1782s] -0.24 < glitch slack < -0.2 : 0
[06/22 19:57:29   1782s] -0.2 < glitch slack < -0.16 : 0
[06/22 19:57:29   1782s] -0.16 < glitch slack < -0.12 : 0
[06/22 19:57:29   1782s] -0.12 < glitch slack < -0.08 : 0
[06/22 19:57:29   1782s] -0.08 < glitch slack < -0.04 : 0
[06/22 19:57:29   1782s] -0.04 < glitch slack : 0
[06/22 19:57:29   1782s] End: glitch net info
[06/22 19:57:33   1787s] 
------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 av_func_mode_max 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.059  | -0.059  |  0.362  |
|           TNS (ns):| -0.211  | -0.211  |  0.000  |
|    Violating Paths:|    9    |    9    |    0    |
|          All Paths:|  11451  |  6051   |  11200  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      7 (7)       |   -0.705   |      7 (7)       |
|   max_tran     |      6 (11)      |   -1.709   |      6 (11)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 74.540%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:05:56, real = 0:05:58, mem = 1635.1M, totSessionCpu=0:29:47 **
[06/22 19:57:33   1787s]  ReSet Options after AAE Based Opt flow 
[06/22 19:57:33   1787s] *** Finished optDesign ***
[06/22 19:57:33   1787s] 
[06/22 19:57:33   1787s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:06:02 real=  0:06:04)
[06/22 19:57:33   1787s] 	OPT_RUNTIME:               Init (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[06/22 19:57:33   1787s] 	OPT_RUNTIME:         Extraction (count =  2): (cpu=0:00:34.2 real=0:00:35.1)
[06/22 19:57:33   1787s] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:55.0 real=0:00:55.9)
[06/22 19:57:33   1787s] 	OPT_RUNTIME:        fixClockDrv (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[06/22 19:57:33   1787s] 	OPT_RUNTIME:        fixClockDrv (count =  1): (cpu=0:00:23.1 real=0:00:23.1)
[06/22 19:57:33   1787s] 	OPT_RUNTIME:             DRVOpt (count =  1): (cpu=  0:01:06 real=  0:01:06)
[06/22 19:57:33   1787s] 	OPT_RUNTIME:           setupOpt (count =  1): (cpu=0:00:18.2 real=0:00:18.2)
[06/22 19:57:33   1787s] 	OPT_RUNTIME:   RouterDirectives (count =  1): (cpu=0:00:03.0 real=0:00:03.0)
[06/22 19:57:33   1787s] 	OPT_RUNTIME:           ecoRoute (count =  1): (cpu=  0:01:49 real=  0:01:48)
[06/22 19:57:33   1787s] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:28.9 real=0:00:28.8)
[06/22 19:57:33   1787s] 	OPT_RUNTIME:         LefSafeOpt (count =  1): (cpu=0:00:11.6 real=0:00:11.6)
[06/22 19:57:33   1787s] 	OPT_RUNTIME:           Recovery (count =  1): (cpu=0:00:02.7 real=0:00:02.7)
[06/22 19:57:33   1787s] 	OPT_RUNTIME:              Final (count =  0): (cpu=0:00:00.0 real=0:00:00.0)
[06/22 19:57:33   1787s] Info: pop threads available for lower-level modules during optimization.
[06/22 19:57:33   1787s] Deleting Lib Analyzer.
[06/22 19:57:33   1787s] Opening parasitic data file '/tmp/innovus_temp_77778_cad29_b05069_rUFh5L/CONV_77778_uKqVR1.rcdb.d' for reading.
[06/22 19:57:33   1787s] Closing parasitic data file '/tmp/innovus_temp_77778_cad29_b05069_rUFh5L/CONV_77778_uKqVR1.rcdb.d'. 55909 times net's RC data read were performed.
[06/22 19:57:33   1787s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1826.5M)
[06/22 19:57:33   1787s] Info: Destroy the CCOpt slew target map.
[06/22 19:59:22   1792s] <CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad false
[06/22 19:59:22   1792s] <CMD> setDelayCalMode -engine default -siAware true
[06/22 19:59:22   1792s] <CMD> optDesign -postRoute
[06/22 19:59:22   1792s] **WARN: (IMPOPT-576):	73 nets have unplaced terms. 
[06/22 19:59:22   1792s] Type 'man IMPOPT-576' for more detail.
[06/22 19:59:22   1792s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[06/22 19:59:22   1792s] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[06/22 19:59:22   1792s] #spOpts: mergeVia=F 
[06/22 19:59:22   1792s] Core basic site is TSM13SITE
[06/22 19:59:22   1792s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[06/22 19:59:23   1793s] #spOpts: mergeVia=F 
[06/22 19:59:23   1793s] GigaOpt running with 1 threads.
[06/22 19:59:23   1793s] Info: 1 threads available for lower-level modules during optimization.
[06/22 19:59:23   1793s] #spOpts: mergeVia=F 
[06/22 19:59:23   1793s] 
[06/22 19:59:23   1793s] Creating Lib Analyzer ...
[06/22 19:59:23   1793s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX3 CLKBUFX2 BUFX2 CLKBUFX4 BUFX4 BUFX3 CLKBUFX6 CLKBUFX8 BUFX6 BUFX8 BUFX12 BUFX16 CLKBUFX12 BUFX20 CLKBUFX16 CLKBUFX20)
[06/22 19:59:23   1793s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 CLKINVX1 INVX3 INVX2 CLKINVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 INVX16 INVX20 CLKINVX12 CLKINVX16 CLKINVX20)
[06/22 19:59:23   1793s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1 DLY3X1 DLY2X1 DLY1X1 DLY4X4 DLY3X4 DLY2X4 DLY1X4)
[06/22 19:59:23   1793s] 
[06/22 19:59:25   1795s] Creating Lib Analyzer, finished. 
[06/22 19:59:25   1795s] **WARN: (IMPOPT-665):	clk : Net has unplaced terms or is connected to uplaced instances in design. 
[06/22 19:59:25   1795s] Type 'man IMPOPT-665' for more detail.
[06/22 19:59:25   1795s] **WARN: (IMPOPT-665):	reset : Net has unplaced terms or is connected to uplaced instances in design. 
[06/22 19:59:25   1795s] Type 'man IMPOPT-665' for more detail.
[06/22 19:59:25   1795s] **WARN: (IMPOPT-665):	busy : Net has unplaced terms or is connected to uplaced instances in design. 
[06/22 19:59:25   1795s] Type 'man IMPOPT-665' for more detail.
[06/22 19:59:25   1795s] **WARN: (IMPOPT-665):	ready : Net has unplaced terms or is connected to uplaced instances in design. 
[06/22 19:59:25   1795s] Type 'man IMPOPT-665' for more detail.
[06/22 19:59:25   1795s] **WARN: (IMPOPT-665):	iaddr[11] : Net has unplaced terms or is connected to uplaced instances in design. 
[06/22 19:59:25   1795s] Type 'man IMPOPT-665' for more detail.
[06/22 19:59:25   1795s] **WARN: (IMPOPT-665):	iaddr[10] : Net has unplaced terms or is connected to uplaced instances in design. 
[06/22 19:59:25   1795s] Type 'man IMPOPT-665' for more detail.
[06/22 19:59:25   1795s] **WARN: (IMPOPT-665):	iaddr[9] : Net has unplaced terms or is connected to uplaced instances in design. 
[06/22 19:59:25   1795s] Type 'man IMPOPT-665' for more detail.
[06/22 19:59:25   1795s] **WARN: (IMPOPT-665):	iaddr[8] : Net has unplaced terms or is connected to uplaced instances in design. 
[06/22 19:59:25   1795s] Type 'man IMPOPT-665' for more detail.
[06/22 19:59:25   1795s] **WARN: (IMPOPT-665):	iaddr[7] : Net has unplaced terms or is connected to uplaced instances in design. 
[06/22 19:59:25   1795s] Type 'man IMPOPT-665' for more detail.
[06/22 19:59:25   1795s] **WARN: (IMPOPT-665):	iaddr[6] : Net has unplaced terms or is connected to uplaced instances in design. 
[06/22 19:59:25   1795s] Type 'man IMPOPT-665' for more detail.
[06/22 19:59:25   1795s] **WARN: (IMPOPT-665):	iaddr[5] : Net has unplaced terms or is connected to uplaced instances in design. 
[06/22 19:59:25   1795s] Type 'man IMPOPT-665' for more detail.
[06/22 19:59:25   1795s] **WARN: (IMPOPT-665):	iaddr[4] : Net has unplaced terms or is connected to uplaced instances in design. 
[06/22 19:59:25   1795s] Type 'man IMPOPT-665' for more detail.
[06/22 19:59:25   1795s] **WARN: (IMPOPT-665):	iaddr[3] : Net has unplaced terms or is connected to uplaced instances in design. 
[06/22 19:59:25   1795s] Type 'man IMPOPT-665' for more detail.
[06/22 19:59:25   1795s] **WARN: (IMPOPT-665):	iaddr[2] : Net has unplaced terms or is connected to uplaced instances in design. 
[06/22 19:59:25   1795s] Type 'man IMPOPT-665' for more detail.
[06/22 19:59:25   1795s] **WARN: (IMPOPT-665):	iaddr[1] : Net has unplaced terms or is connected to uplaced instances in design. 
[06/22 19:59:25   1795s] Type 'man IMPOPT-665' for more detail.
[06/22 19:59:25   1795s] **WARN: (IMPOPT-665):	iaddr[0] : Net has unplaced terms or is connected to uplaced instances in design. 
[06/22 19:59:25   1795s] Type 'man IMPOPT-665' for more detail.
[06/22 19:59:25   1795s] **WARN: (IMPOPT-665):	idata[19] : Net has unplaced terms or is connected to uplaced instances in design. 
[06/22 19:59:25   1795s] Type 'man IMPOPT-665' for more detail.
[06/22 19:59:25   1795s] **WARN: (IMPOPT-665):	idata[18] : Net has unplaced terms or is connected to uplaced instances in design. 
[06/22 19:59:25   1795s] Type 'man IMPOPT-665' for more detail.
[06/22 19:59:25   1795s] **WARN: (IMPOPT-665):	idata[17] : Net has unplaced terms or is connected to uplaced instances in design. 
[06/22 19:59:25   1795s] Type 'man IMPOPT-665' for more detail.
[06/22 19:59:25   1795s] **WARN: (IMPOPT-665):	idata[16] : Net has unplaced terms or is connected to uplaced instances in design. 
[06/22 19:59:25   1795s] Type 'man IMPOPT-665' for more detail.
[06/22 19:59:25   1795s] **WARN: (EMS-27):	Message (IMPOPT-665) has exceeded the current message display limit of 20.
[06/22 19:59:25   1795s] To increase the message display limit, refer to the product command reference manual.
[06/22 19:59:25   1796s] Effort level <high> specified for reg2reg path_group
[06/22 19:59:28   1798s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1508.5M, totSessionCpu=0:29:58 **
[06/22 19:59:28   1798s] #Created 675 library cell signatures
[06/22 19:59:28   1798s] #Created 55944 NETS and 0 SPECIALNETS signatures
[06/22 19:59:28   1798s] #Created 52362 instance signatures
[06/22 19:59:28   1798s] #Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1509.52 (MB), peak = 1797.13 (MB)
[06/22 19:59:28   1798s] #Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1509.54 (MB), peak = 1797.13 (MB)
[06/22 19:59:28   1798s] Begin checking placement ... (start mem=1723.8M, init mem=1723.7M)
[06/22 19:59:28   1798s] *info: Placed = 52362          (Fixed = 436)
[06/22 19:59:28   1798s] *info: Unplaced = 0           
[06/22 19:59:28   1798s] Placement Density:74.54%(602304/808025)
[06/22 19:59:28   1798s] Placement Density (including fixed std cells):74.54%(602304/808025)
[06/22 19:59:28   1798s] Finished checkPlace (cpu: total=0:00:00.4, vio checks=0:00:00.3; mem=1723.7M)
[06/22 19:59:28   1799s]  Initial DC engine is -> aae
[06/22 19:59:28   1799s]  
[06/22 19:59:28   1799s]  AAE-Opt:: Current number of nets in RC Memory -> 100 K
[06/22 19:59:28   1799s]  
[06/22 19:59:28   1799s]  
[06/22 19:59:28   1799s]  AAE-Opt:: New number of nets in RC Memory -> 100 K
[06/22 19:59:28   1799s]  
[06/22 19:59:28   1799s] Reset EOS DB
[06/22 19:59:28   1799s] Ignoring AAE DB Resetting ...
[06/22 19:59:28   1799s]  Set Options for AAE Based Opt flow 
[06/22 19:59:28   1799s] *** optDesign -postRoute ***
[06/22 19:59:28   1799s] DRC Margin: user margin 0.0; extra margin 0
[06/22 19:59:28   1799s] Setup Target Slack: user slack 0
[06/22 19:59:28   1799s] Hold Target Slack: user slack 0
[06/22 19:59:29   1799s] Deleting Cell Server ...
[06/22 19:59:29   1799s] Deleting Lib Analyzer.
[06/22 19:59:29   1799s] Multi-VT timing optimization disabled based on library information.
[06/22 19:59:29   1799s] Creating Cell Server ...(0, 0, 0, 0)
[06/22 19:59:29   1799s] Summary for sequential cells identification: 
[06/22 19:59:29   1799s]   Identified SBFF number: 112
[06/22 19:59:29   1799s]   Identified MBFF number: 0
[06/22 19:59:29   1799s]   Identified SB Latch number: 0
[06/22 19:59:29   1799s]   Identified MB Latch number: 0
[06/22 19:59:29   1799s]   Not identified SBFF number: 8
[06/22 19:59:29   1799s]   Not identified MBFF number: 0
[06/22 19:59:29   1799s]   Not identified SB Latch number: 0
[06/22 19:59:29   1799s]   Not identified MB Latch number: 0
[06/22 19:59:29   1799s]   Number of sequential cells which are not FFs: 34
[06/22 19:59:29   1799s] Creating Cell Server, finished. 
[06/22 19:59:29   1799s] 
[06/22 19:59:29   1799s] 
[06/22 19:59:29   1799s]  View av_func_mode_max  Weighted 0 StdDelay unweighted 35.20, weightedFactor 1.000 
[06/22 19:59:29   1799s]   
[06/22 19:59:29   1799s]  View av_func_mode_min  Weighted 0 StdDelay unweighted 17.90, weightedFactor 1.000 
[06/22 19:59:29   1799s]   
[06/22 19:59:29   1799s]  View av_scan_mode_min  Weighted 0 StdDelay unweighted 17.90, weightedFactor 1.000 
[06/22 19:59:29   1799s]   Deleting Cell Server ...
[06/22 19:59:29   1799s] ** INFO : this run is activating 'postRoute' automaton
[06/22 19:59:29   1799s] Extraction called for design 'CONV' of instances=52362 and nets=55944 using extraction engine 'postRoute' at effort level 'low' .
[06/22 19:59:29   1799s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[06/22 19:59:29   1799s] Type 'man IMPEXT-3530' for more detail.
[06/22 19:59:29   1799s] PostRoute (effortLevel low) RC Extraction called for design CONV.
[06/22 19:59:29   1799s] RC Extraction called in multi-corner(1) mode.
[06/22 19:59:29   1799s] Process corner(s) are loaded.
[06/22 19:59:29   1799s]  Corner: RC_corner
[06/22 19:59:29   1799s] extractDetailRC Option : -outfile /tmp/innovus_temp_77778_cad29_b05069_rUFh5L/CONV_77778_uKqVR1.rcdb.d -maxResLength 200  -extended
[06/22 19:59:29   1799s] RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
[06/22 19:59:29   1799s]       RC Corner Indexes            0   
[06/22 19:59:29   1799s] Capacitance Scaling Factor   : 1.00000 
[06/22 19:59:29   1799s] Coupling Cap. Scaling Factor : 1.00000 
[06/22 19:59:29   1799s] Resistance Scaling Factor    : 1.00000 
[06/22 19:59:29   1799s] Clock Cap. Scaling Factor    : 1.00000 
[06/22 19:59:29   1799s] Clock Res. Scaling Factor    : 1.00000 
[06/22 19:59:29   1799s] Shrink Factor                : 1.00000
[06/22 19:59:30   1800s] Initializing multi-corner capacitance tables ... 
[06/22 19:59:30   1800s] Initializing multi-corner resistance tables ...
[06/22 19:59:31   1801s] Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 1715.7M)
[06/22 19:59:31   1801s] Creating parasitic data file '/tmp/innovus_temp_77778_cad29_b05069_rUFh5L/CONV_77778_uKqVR1.rcdb.d' for storing RC.
[06/22 19:59:32   1802s] Extracted 10.0003% (CPU Time= 0:00:02.2  MEM= 1778.5M)
[06/22 19:59:33   1803s] Extracted 20.0003% (CPU Time= 0:00:02.9  MEM= 1778.5M)
[06/22 19:59:34   1804s] Extracted 30.0003% (CPU Time= 0:00:03.7  MEM= 1782.5M)
[06/22 19:59:35   1805s] Extracted 40.0003% (CPU Time= 0:00:05.2  MEM= 1782.5M)
[06/22 19:59:36   1806s] Extracted 50.0003% (CPU Time= 0:00:06.1  MEM= 1782.5M)
[06/22 19:59:37   1807s] Extracted 60.0003% (CPU Time= 0:00:06.7  MEM= 1782.5M)
[06/22 19:59:37   1808s] Extracted 70.0003% (CPU Time= 0:00:07.6  MEM= 1782.5M)
[06/22 19:59:39   1809s] Extracted 80.0003% (CPU Time= 0:00:08.9  MEM= 1782.5M)
[06/22 19:59:41   1811s] Extracted 90.0003% (CPU Time= 0:00:10.8  MEM= 1782.5M)
[06/22 19:59:43   1813s] Extracted 100% (CPU Time= 0:00:13.4  MEM= 1782.5M)
[06/22 19:59:44   1814s] Number of Extracted Resistors     : 1370881
[06/22 19:59:44   1814s] Number of Extracted Ground Cap.   : 1351772
[06/22 19:59:44   1814s] Number of Extracted Coupling Cap. : 3593576
[06/22 19:59:44   1814s] Opening parasitic data file '/tmp/innovus_temp_77778_cad29_b05069_rUFh5L/CONV_77778_uKqVR1.rcdb.d' for reading.
[06/22 19:59:44   1814s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[06/22 19:59:44   1814s]  Corner: RC_corner
[06/22 19:59:44   1814s] Checking LVS Completed (CPU Time= 0:00:00.4  MEM= 1744.5M)
[06/22 19:59:44   1814s] Creating parasitic data file '/tmp/innovus_temp_77778_cad29_b05069_rUFh5L/CONV_77778_uKqVR1.rcdb_Filter.rcdb.d' for storing RC.
[06/22 19:59:45   1815s] Closing parasitic data file '/tmp/innovus_temp_77778_cad29_b05069_rUFh5L/CONV_77778_uKqVR1.rcdb.d'. 55909 times net's RC data read were performed.
[06/22 19:59:45   1815s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1744.477M)
[06/22 19:59:45   1815s] Opening parasitic data file '/tmp/innovus_temp_77778_cad29_b05069_rUFh5L/CONV_77778_uKqVR1.rcdb.d' for reading.
[06/22 19:59:45   1815s] processing rcdb (/tmp/innovus_temp_77778_cad29_b05069_rUFh5L/CONV_77778_uKqVR1.rcdb.d) for hinst (top) of cell (CONV);
[06/22 19:59:46   1815s] Lumped Parasitic Loading Completed (total cpu=0:00:00.3, real=0:00:01.0, current mem=1744.477M)
[06/22 19:59:46   1815s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:16.5  Real Time: 0:00:17.0  MEM: 1744.477M)
[06/22 19:59:46   1816s] Opening parasitic data file '/tmp/innovus_temp_77778_cad29_b05069_rUFh5L/CONV_77778_uKqVR1.rcdb.d' for reading.
[06/22 19:59:46   1816s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1721.4M)
[06/22 19:59:46   1816s] Initializing multi-corner capacitance tables ... 
[06/22 19:59:46   1816s] Initializing multi-corner resistance tables ...
[06/22 19:59:46   1816s] Unfixed 0 ViaPillar Nets
[06/22 19:59:46   1816s] *** Enable all active views. ***
[06/22 19:59:46   1816s] End AAE Lib Interpolated Model. (MEM=1721.41 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/22 19:59:46   1816s] **INFO: Starting Blocking QThread with 1 CPU
[06/22 19:59:46   1816s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[06/22 19:59:46   1816s] #################################################################################
[06/22 19:59:46   1816s] # Design Stage: PostRoute
[06/22 19:59:46   1816s] # Design Name: CONV
[06/22 19:59:46   1816s] # Design Mode: 90nm
[06/22 19:59:46   1816s] # Analysis Mode: MMMC OCV 
[06/22 19:59:46   1816s] # Parasitics Mode: SPEF/RCDB
[06/22 19:59:46   1816s] # Signoff Settings: SI Off 
[06/22 19:59:46   1816s] #################################################################################
[06/22 19:59:46   1816s] AAE_INFO: 1 threads acquired from CTE.
[06/22 19:59:46   1816s] Calculate late delays in OCV mode...
[06/22 19:59:46   1816s] Calculate early delays in OCV mode...
[06/22 19:59:46   1816s] Calculate late delays in OCV mode...
[06/22 19:59:46   1816s] Calculate early delays in OCV mode...
[06/22 19:59:46   1816s] Topological Sorting (REAL = 0:00:00.0, MEM = 22.7M, InitMEM = 22.7M)
[06/22 19:59:46   1816s] Start delay calculation (fullDC) (1 T). (MEM=22.6836)
[06/22 19:59:46   1816s] *** Calculating scaling factor for lib_min libraries using the default operating condition of each library.
[06/22 19:59:46   1816s] End AAE Lib Interpolated Model. (MEM=23.4805 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/22 19:59:46   1816s] Glitch Analysis: View av_func_mode_min -- Total Number of Nets Skipped = 0. 
[06/22 19:59:46   1816s] Glitch Analysis: View av_func_mode_min -- Total Number of Nets Analyzed = 59270. 
[06/22 19:59:46   1816s] Glitch Analysis: View av_scan_mode_min -- Total Number of Nets Skipped = 0. 
[06/22 19:59:46   1816s] Glitch Analysis: View av_scan_mode_min -- Total Number of Nets Analyzed = 50. 
[06/22 19:59:46   1816s] Total number of fetched objects 59778
[06/22 19:59:46   1816s] End Timing Check Calculation. (CPU Time=0:00:00.3, Real Time=0:00:00.0)
[06/22 19:59:46   1816s] End delay calculation. (MEM=0 CPU=0:00:10.7 REAL=0:00:11.0)
[06/22 19:59:46   1816s] End delay calculation (fullDC). (MEM=0 CPU=0:00:12.0 REAL=0:00:12.0)
[06/22 19:59:46   1816s] *** CDM Built up (cpu=0:00:12.3  real=0:00:12.0  mem= 0.0M) ***
[06/22 19:59:46   1816s] *** Done Building Timing Graph (cpu=0:00:13.7 real=0:00:13.0 totSessionCpu=0:00:33.0 mem=0.0M)
[06/22 19:59:46   1816s] Done building cte hold timing graph (HoldAware) cpu=0:00:16.0 real=0:00:16.0 totSessionCpu=0:00:33.0 mem=0.0M ***
[06/22 20:00:04   1833s]  
_______________________________________________________________________
[06/22 20:00:06   1835s] Starting SI iteration 1 using Infinite Timing Windows
[06/22 20:00:06   1835s] Begin IPO call back ...
[06/22 20:00:07   1835s] End IPO call back ...
[06/22 20:00:07   1836s] #################################################################################
[06/22 20:00:07   1836s] # Design Stage: PostRoute
[06/22 20:00:07   1836s] # Design Name: CONV
[06/22 20:00:07   1836s] # Design Mode: 90nm
[06/22 20:00:07   1836s] # Analysis Mode: MMMC OCV 
[06/22 20:00:07   1836s] # Parasitics Mode: SPEF/RCDB
[06/22 20:00:07   1836s] # Signoff Settings: SI On 
[06/22 20:00:07   1836s] #################################################################################
[06/22 20:00:07   1836s] AAE_INFO: 1 threads acquired from CTE.
[06/22 20:00:07   1836s] Setting infinite Tws ...
[06/22 20:00:07   1836s] First Iteration Infinite Tw... 
[06/22 20:00:07   1836s] Calculate early delays in OCV mode...
[06/22 20:00:07   1836s] Calculate late delays in OCV mode...
[06/22 20:00:07   1836s] Calculate early delays in OCV mode...
[06/22 20:00:07   1836s] Calculate late delays in OCV mode...
[06/22 20:00:08   1836s] Topological Sorting (REAL = 0:00:01.0, MEM = 1735.6M, InitMEM = 1735.6M)
[06/22 20:00:08   1836s] Start delay calculation (fullDC) (1 T). (MEM=1735.61)
[06/22 20:00:08   1837s] End AAE Lib Interpolated Model. (MEM=1736.41 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/22 20:00:30   1858s] Total number of fetched objects 59778
[06/22 20:00:30   1858s] AAE_INFO-618: Total number of nets in the design is 55944,  100.0 percent of the nets selected for SI analysis
[06/22 20:00:30   1859s] End Timing Check Calculation. (CPU Time=0:00:00.4, Real Time=0:00:00.0)
[06/22 20:00:30   1859s] End delay calculation. (MEM=1763.63 CPU=0:00:21.1 REAL=0:00:21.0)
[06/22 20:00:30   1859s] End delay calculation (fullDC). (MEM=1763.63 CPU=0:00:22.4 REAL=0:00:22.0)
[06/22 20:00:30   1859s] *** CDM Built up (cpu=0:00:23.2  real=0:00:23.0  mem= 1763.6M) ***
[06/22 20:00:33   1862s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1763.6M)
[06/22 20:00:33   1862s] Add other clocks and setupCteToAAEClockMapping during iter 1
[06/22 20:00:33   1862s] Loading CTE timing window is completed (CPU = 0:00:00.3, REAL = 0:00:00.0, MEM = 1763.6M)
[06/22 20:00:33   1862s] 
[06/22 20:00:33   1862s] Executing IPO callback for view pruning ..
[06/22 20:00:34   1862s] 
[06/22 20:00:34   1862s] Views Dominance Info:
[06/22 20:00:34   1862s]  av_scan_mode_max
[06/22 20:00:34   1862s]   Dominating WNS: 0.0000ns
[06/22 20:00:34   1862s]   Dominating TNS: 0.0000ns
[06/22 20:00:34   1862s]   Dominating nodes: 0
[06/22 20:00:34   1862s]   Dominating failing nodes: 0
[06/22 20:00:34   1862s]  av_func_mode_max
[06/22 20:00:34   1862s]   Dominating WNS: -1.4192ns
[06/22 20:00:34   1862s]   Dominating TNS: 102.2765ns
[06/22 20:00:34   1862s]   Dominating nodes: 11370
[06/22 20:00:34   1862s]   Dominating failing nodes: 238
[06/22 20:00:34   1863s] 
[06/22 20:00:34   1863s] Optimization is working on the following views:
[06/22 20:00:34   1863s]   Setup views: av_func_mode_max 
[06/22 20:00:34   1863s]   Hold  views: av_func_mode_min av_scan_mode_min 
[06/22 20:00:35   1864s] 
[06/22 20:00:35   1864s] Active setup views:
[06/22 20:00:35   1864s]  av_func_mode_max
[06/22 20:00:35   1864s]   Dominating endpoints: 0
[06/22 20:00:35   1864s]   Dominating TNS: -0.000
[06/22 20:00:35   1864s] 
[06/22 20:00:35   1864s] Starting SI iteration 2
[06/22 20:00:36   1865s] AAE_INFO: 1 threads acquired from CTE.
[06/22 20:00:36   1865s] Calculate early delays in OCV mode...
[06/22 20:00:36   1865s] Calculate late delays in OCV mode...
[06/22 20:00:36   1865s] Start delay calculation (fullDC) (1 T). (MEM=1771.7)
[06/22 20:00:36   1865s] End AAE Lib Interpolated Model. (MEM=1771.7 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/22 20:00:38   1867s] Glitch Analysis: View av_func_mode_max -- Total Number of Nets Skipped = 0. 
[06/22 20:00:38   1867s] Glitch Analysis: View av_func_mode_max -- Total Number of Nets Analyzed = 59778. 
[06/22 20:00:38   1867s] Total number of fetched objects 59778
[06/22 20:00:38   1867s] AAE_INFO-618: Total number of nets in the design is 55944,  1.6 percent of the nets selected for SI analysis
[06/22 20:00:38   1867s] End delay calculation. (MEM=1771.7 CPU=0:00:01.7 REAL=0:00:02.0)
[06/22 20:00:38   1867s] End delay calculation (fullDC). (MEM=1771.7 CPU=0:00:01.9 REAL=0:00:02.0)
[06/22 20:00:38   1867s] *** CDM Built up (cpu=0:00:01.9  real=0:00:02.0  mem= 1771.7M) ***
[06/22 20:00:39   1868s] *** Done Building Timing Graph (cpu=0:00:33.1 real=0:00:33.0 totSessionCpu=0:31:09 mem=1771.7M)
[06/22 20:00:39   1868s] End AAE Lib Interpolated Model. (MEM=1771.7 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/22 20:00:41   1870s] 
------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 av_func_mode_max 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.059  | -0.059  |  0.362  |
|           TNS (ns):| -0.211  | -0.211  |  0.000  |
|    Violating Paths:|    9    |    9    |    0    |
|          All Paths:|  11451  |  6051   |  11200  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      7 (7)       |   -0.705   |      7 (7)       |
|   max_tran     |      6 (11)      |   -1.709   |      6 (11)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 74.540%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:01:12, real = 0:01:13, mem = 1565.5M, totSessionCpu=0:31:10 **
[06/22 20:00:41   1870s] Setting latch borrow mode to budget during optimization.
[06/22 20:00:43   1872s] Info: Done creating the CCOpt slew target map.
[06/22 20:00:43   1872s] Glitch fixing enabled
[06/22 20:00:43   1872s] Running CCOpt-PRO on entire clock network
[06/22 20:00:43   1872s] Net route status summary:
[06/22 20:00:43   1872s]   Clock:       508 (unrouted=1, trialRouted=0, noStatus=0, routed=507, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBounday AND tooFewTerms=0)])
[06/22 20:00:43   1872s]   Non-clock: 55436 (unrouted=40, trialRouted=0, noStatus=0, routed=55396, fixed=0, [crossesIlmBoundary=0, tooFewTerms=35, (crossesIlmBounday AND tooFewTerms=0)])
[06/22 20:00:43   1872s] PRO...
[06/22 20:00:43   1872s] Relaxing cts_adjacent_rows_legal and cts_cell_density for the duration of PRO. To stop this set pro_respect_cell_density_and_adjacent_row_legal to true.
[06/22 20:00:43   1872s] Initializing clock structures...
[06/22 20:00:43   1872s]   Creating own balancer
[06/22 20:00:43   1872s]   Permitting the movement of (non-FIXED) datapath insts as required for sized/new clock tree insts
[06/22 20:00:43   1872s]   Initializing legalizer
[06/22 20:00:43   1872s]   Using cell based legalization.
[06/22 20:00:43   1872s]   Validating CTS configuration...
[06/22 20:00:43   1872s]   Non-default CCOpt properties:
[06/22 20:00:43   1872s]   adjacent_rows_legal: 1 (default: false)
[06/22 20:00:43   1872s]   allow_non_fterm_identical_swaps: 0 (default: true)
[06/22 20:00:43   1872s]   buffer_cells is set for at least one key
[06/22 20:00:43   1872s]   cell_density is set for at least one key
[06/22 20:00:43   1872s]   clock_nets_detailed_routed: 1 (default: false)
[06/22 20:00:43   1872s]   inverter_cells is set for at least one key
[06/22 20:00:43   1872s]   long_path_removal_cutoff_id is set for at least one key
[06/22 20:00:44   1872s]   original_names is set for at least one key
[06/22 20:00:44   1872s]   primary_delay_corner: Delay_Corner_max (default: )
[06/22 20:00:44   1872s]   route_type is set for at least one key
[06/22 20:00:44   1872s]   routing_top_min_fanout is set for at least one key
[06/22 20:00:44   1872s]   source_output_max_trans is set for at least one key
[06/22 20:00:44   1872s]   target_insertion_delay is set for at least one key
[06/22 20:00:44   1872s]   target_max_trans is set for at least one key
[06/22 20:00:44   1872s]   target_max_trans_sdc is set for at least one key
[06/22 20:00:44   1872s]   target_skew is set for at least one key
[06/22 20:00:44   1872s]   target_skew_wire is set for at least one key
[06/22 20:00:44   1872s]   use_inverters is set for at least one key
[06/22 20:00:44   1872s]   useful_skew_ideal_mode_max_allowed_delay: 1 (default: auto)
[06/22 20:00:44   1872s]   Route type trimming info:
[06/22 20:00:44   1872s]     No route type modifications were made.
[06/22 20:00:44   1872s]   Clock tree balancer configuration for clock_tree clk:
[06/22 20:00:44   1872s]   Non-default CCOpt properties for clock tree clk:
[06/22 20:00:44   1872s]     cell_density: 1 (default: 0.75)
[06/22 20:00:44   1872s]     route_type (leaf): leaf_rule (default: default)
[06/22 20:00:44   1872s]     route_type (trunk): trunk_rule (default: default)
[06/22 20:00:44   1872s]     route_type (top): default_route_type_nonleaf (default: default)
[06/22 20:00:44   1872s]     routing_top_min_fanout: 10000 (default: unset)
[06/22 20:00:44   1872s]     use_inverters: true (default: auto)
[06/22 20:00:44   1872s]   Library Trimming...
[06/22 20:00:44   1872s] (I)       Initializing Steiner engine. 
[06/22 20:00:44   1872s] (I)       Reading DB...
[06/22 20:00:44   1872s] (I)       Number of ignored instance 0
[06/22 20:00:44   1872s] (I)       numMoveCells=52362, numMacros=0  numPads=0  numMultiRowHeightInsts=0
[06/22 20:00:44   1872s] (I)       Identified Clock instances: Flop 5867, Clock buffer/inverter 0, Gate 0
[06/22 20:00:44   1872s] (I)       before initializing RouteDB syMemory usage = 1770.5 MB
[06/22 20:00:44   1872s] (I)       congestionReportName   : 
[06/22 20:00:44   1872s] (I)       layerRangeFor2DCongestion : 
[06/22 20:00:44   1872s] (I)       buildTerm2TermWires    : 1
[06/22 20:00:44   1872s] (I)       doTrackAssignment      : 0
[06/22 20:00:44   1872s] (I)       dumpBookshelfFiles     : 0
[06/22 20:00:44   1872s] (I)       numThreads             : 1
[06/22 20:00:44   1872s] (I)       bufferingAwareRouting  : true
[06/22 20:00:44   1872s] [NR-eGR] honorMsvRouteConstraint: false
[06/22 20:00:44   1872s] (I)       honorPin               : false
[06/22 20:00:44   1872s] (I)       honorPinGuide          : true
[06/22 20:00:44   1872s] (I)       honorPartition         : false
[06/22 20:00:44   1872s] (I)       allowPartitionCrossover: false
[06/22 20:00:44   1872s] (I)       honorSingleEntry       : true
[06/22 20:00:44   1872s] (I)       honorSingleEntryStrong : true
[06/22 20:00:44   1872s] (I)       handleViaSpacingRule   : false
[06/22 20:00:44   1872s] (I)       handleEolSpacingRule   : true
[06/22 20:00:44   1872s] (I)       PDConstraint           : none
[06/22 20:00:44   1872s] (I)       expBetterNDRHandling   : true
[06/22 20:00:44   1872s] [NR-eGR] honorClockSpecNDR      : 0
[06/22 20:00:44   1872s] (I)       routingEffortLevel     : 3
[06/22 20:00:44   1872s] (I)       effortLevel            : standard
[06/22 20:00:44   1872s] [NR-eGR] minRouteLayer          : 2
[06/22 20:00:44   1872s] [NR-eGR] maxRouteLayer          : 127
[06/22 20:00:44   1872s] (I)       relaxedTopLayerCeiling : 127
[06/22 20:00:44   1872s] (I)       relaxedBottomLayerFloor: 2
[06/22 20:00:44   1872s] (I)       numRowsPerGCell        : 1
[06/22 20:00:44   1872s] (I)       speedUpLargeDesign     : 0
[06/22 20:00:44   1872s] (I)       multiThreadingTA       : 1
[06/22 20:00:44   1872s] (I)       blkAwareLayerSwitching : 1
[06/22 20:00:44   1872s] (I)       optimizationMode       : false
[06/22 20:00:44   1872s] (I)       routeSecondPG          : false
[06/22 20:00:44   1872s] (I)       scenicRatioForLayerRelax: 0.00
[06/22 20:00:44   1872s] (I)       detourLimitForLayerRelax: 0.00
[06/22 20:00:44   1872s] (I)       punchThroughDistance   : 2147483647.00
[06/22 20:00:44   1872s] (I)       scenicBound            : 1.15
[06/22 20:00:44   1872s] (I)       maxScenicToAvoidBlk    : 100.00
[06/22 20:00:44   1872s] (I)       source-to-sink ratio   : 0.30
[06/22 20:00:44   1872s] (I)       targetCongestionRatioH : 1.00
[06/22 20:00:44   1872s] (I)       targetCongestionRatioV : 1.00
[06/22 20:00:44   1872s] (I)       layerCongestionRatio   : 1.00
[06/22 20:00:44   1872s] (I)       m1CongestionRatio      : 0.10
[06/22 20:00:44   1872s] (I)       m2m3CongestionRatio    : 0.70
[06/22 20:00:44   1872s] (I)       localRouteEffort       : 1.00
[06/22 20:00:44   1872s] (I)       numSitesBlockedByOneVia: 8.00
[06/22 20:00:44   1872s] (I)       supplyScaleFactorH     : 1.00
[06/22 20:00:44   1872s] (I)       supplyScaleFactorV     : 1.00
[06/22 20:00:44   1872s] (I)       highlight3DOverflowFactor: 0.00
[06/22 20:00:44   1872s] (I)       doubleCutViaModelingRatio: 0.00
[06/22 20:00:44   1872s] (I)       routeVias              : 
[06/22 20:00:44   1872s] (I)       readTROption           : true
[06/22 20:00:44   1872s] (I)       extraSpacingFactor     : 1.00
[06/22 20:00:44   1872s] [NR-eGR] numTracksPerClockWire  : 0
[06/22 20:00:44   1872s] (I)       routeSelectedNetsOnly  : false
[06/22 20:00:44   1872s] (I)       clkNetUseMaxDemand     : false
[06/22 20:00:44   1872s] (I)       extraDemandForClocks   : 0
[06/22 20:00:44   1872s] (I)       steinerRemoveLayers    : false
[06/22 20:00:44   1872s] (I)       demoteLayerScenicScale : 1.00
[06/22 20:00:44   1872s] (I)       nonpreferLayerCostScale : 100.00
[06/22 20:00:44   1872s] (I)       similarTopologyRoutingFast : true
[06/22 20:00:44   1872s] (I)       spanningTreeRefinement : false
[06/22 20:00:44   1872s] (I)       spanningTreeRefinementAlpha : 0.50
[06/22 20:00:44   1872s] (I)       starting read tracks
[06/22 20:00:44   1872s] (I)       build grid graph
[06/22 20:00:44   1872s] (I)       build grid graph start
[06/22 20:00:44   1872s] [NR-eGR] Layer1 has no routable track
[06/22 20:00:44   1872s] [NR-eGR] Layer2 has single uniform track structure
[06/22 20:00:44   1872s] [NR-eGR] Layer3 has single uniform track structure
[06/22 20:00:44   1872s] [NR-eGR] Layer4 has single uniform track structure
[06/22 20:00:44   1872s] [NR-eGR] Layer5 has single uniform track structure
[06/22 20:00:44   1872s] [NR-eGR] Layer6 has single uniform track structure
[06/22 20:00:44   1872s] [NR-eGR] Layer7 has single uniform track structure
[06/22 20:00:44   1872s] [NR-eGR] Layer8 has single uniform track structure
[06/22 20:00:44   1872s] (I)       build grid graph end
[06/22 20:00:44   1872s] (I)       numViaLayers=8
[06/22 20:00:44   1872s] (I)       Reading via VIA12_XR for layer: 0 
[06/22 20:00:44   1872s] (I)       Reading via VIA23_V for layer: 1 
[06/22 20:00:44   1872s] (I)       Reading via VIA34_H for layer: 2 
[06/22 20:00:44   1872s] (I)       Reading via VIA45_V for layer: 3 
[06/22 20:00:44   1872s] (I)       Reading via VIA56_H for layer: 4 
[06/22 20:00:44   1872s] (I)       Reading via VIA67_V for layer: 5 
[06/22 20:00:44   1872s] (I)       Reading via VIA78_V for layer: 6 
[06/22 20:00:44   1872s] (I)       end build via table
[06/22 20:00:44   1872s] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=17802 numBumpBlks=0 numBoundaryFakeBlks=0
[06/22 20:00:44   1872s] (I)       readDataFromPlaceDB
[06/22 20:00:44   1872s] (I)       Read net information..
[06/22 20:00:44   1872s] [NR-eGR] Read numTotalNets=0  numIgnoredNets=0
[06/22 20:00:44   1872s] (I)       Read testcase time = 0.000 seconds
[06/22 20:00:44   1872s] 
[06/22 20:00:44   1872s] (I)       read default dcut vias
[06/22 20:00:44   1872s] (I)       Reading via VIA12_2CUT_N for layer: 0 
[06/22 20:00:44   1872s] (I)       Reading via VIA23_2CUT_E for layer: 1 
[06/22 20:00:44   1872s] (I)       Reading via VIA34_2CUT_E for layer: 2 
[06/22 20:00:44   1872s] (I)       Reading via VIA45_2CUT_E for layer: 3 
[06/22 20:00:44   1872s] (I)       Reading via VIA56_2CUT_E for layer: 4 
[06/22 20:00:44   1872s] (I)       Reading via VIA67_2CUT_N for layer: 5 
[06/22 20:00:44   1872s] (I)       Reading via VIA78_2CUT_E for layer: 6 
[06/22 20:00:44   1872s] (I)       build grid graph start
[06/22 20:00:44   1872s] (I)       build grid graph end
[06/22 20:00:44   1872s] (I)       Model blockage into capacity
[06/22 20:00:44   1872s] (I)       Read numBlocks=17802  numPreroutedWires=0  numCapScreens=0
[06/22 20:00:44   1873s] (I)       blocked area on Layer1 : 0  (0.00%)
[06/22 20:00:44   1873s] (I)       blocked area on Layer2 : 24027514400  (0.63%)
[06/22 20:00:44   1873s] (I)       blocked area on Layer3 : 24896716400  (0.65%)
[06/22 20:00:44   1873s] (I)       blocked area on Layer4 : 16517658400  (0.43%)
[06/22 20:00:44   1873s] (I)       blocked area on Layer5 : 18803409600  (0.49%)
[06/22 20:00:44   1873s] (I)       blocked area on Layer6 : 402936746800  (10.51%)
[06/22 20:00:44   1873s] (I)       blocked area on Layer7 : 127775977200  (3.33%)
[06/22 20:00:44   1873s] (I)       blocked area on Layer8 : 1545264000  (0.04%)
[06/22 20:00:44   1873s] (I)       Modeling time = 0.040 seconds
[06/22 20:00:44   1873s] 
[06/22 20:00:44   1873s] (I)       Moved 0 terms for better access 
[06/22 20:00:44   1873s] (I)       Number of ignored nets = 0
[06/22 20:00:44   1873s] (I)       Number of fixed nets = 0.  Ignored: Yes
[06/22 20:00:44   1873s] (I)       Number of clock nets = 0.  Ignored: No
[06/22 20:00:44   1873s] (I)       Number of analog nets = 0.  Ignored: Yes
[06/22 20:00:44   1873s] (I)       Number of special nets = 0.  Ignored: Yes
[06/22 20:00:44   1873s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[06/22 20:00:44   1873s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[06/22 20:00:44   1873s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[06/22 20:00:44   1873s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[06/22 20:00:44   1873s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[06/22 20:00:44   1873s] (I)       Constructing bin map
[06/22 20:00:44   1873s] (I)       Initialize bin information with width=14760 height=14760
[06/22 20:00:44   1873s] (I)       Done constructing bin map
[06/22 20:00:44   1873s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1770.5 MB
[06/22 20:00:44   1873s] (I)       Ndr track 0 does not exist
[06/22 20:00:44   1873s] (I)       Layer1  viaCost=200.00
[06/22 20:00:44   1873s] (I)       Layer2  viaCost=200.00
[06/22 20:00:44   1873s] (I)       Layer3  viaCost=200.00
[06/22 20:00:44   1873s] (I)       Layer4  viaCost=200.00
[06/22 20:00:44   1873s] (I)       Layer5  viaCost=200.00
[06/22 20:00:44   1873s] (I)       Layer6  viaCost=200.00
[06/22 20:00:44   1873s] (I)       Layer7  viaCost=200.00
[06/22 20:00:44   1873s] (I)       ---------------------Grid Graph Info--------------------
[06/22 20:00:44   1873s] (I)       routing area        :  (0, 0) - (1962360, 1954060)
[06/22 20:00:44   1873s] (I)       core area           :  (80040, 80360) - (1882320, 1873700)
[06/22 20:00:44   1873s] (I)       Site Width          :   920  (dbu)
[06/22 20:00:44   1873s] (I)       Row Height          :  7380  (dbu)
[06/22 20:00:44   1873s] (I)       GCell Width         :  7380  (dbu)
[06/22 20:00:44   1873s] (I)       GCell Height        :  7380  (dbu)
[06/22 20:00:44   1873s] (I)       grid                :   266   264     8
[06/22 20:00:44   1873s] (I)       vertical capacity   :     0  7380     0  7380     0  7380     0  7380
[06/22 20:00:44   1873s] (I)       horizontal capacity :     0     0  7380     0  7380     0  7380     0
[06/22 20:00:44   1873s] (I)       Default wire width  :   320   400   400   400   400   400   400   880
[06/22 20:00:44   1873s] (I)       Default wire space  :   360   420   420   420   420   420   420   920
[06/22 20:00:44   1873s] (I)       Default pitch size  :   680   920   820   920   820   920   820  2300
[06/22 20:00:44   1873s] (I)       First Track Coord   :     0   460   410   460   410   460   410  2300
[06/22 20:00:44   1873s] (I)       Num tracks per GCell: 10.85  8.02  9.00  8.02  9.00  8.02  9.00  3.21
[06/22 20:00:44   1873s] (I)       Total num of tracks :     0  2133  2383  2133  2383  2133  2383   853
[06/22 20:00:44   1873s] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[06/22 20:00:44   1873s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0
[06/22 20:00:44   1873s] (I)       --------------------------------------------------------
[06/22 20:00:44   1873s] 
[06/22 20:00:44   1873s] [NR-eGR] ============ Routing rule table ============
[06/22 20:00:44   1873s] [NR-eGR] Rule id 0. Nets 0 
[06/22 20:00:44   1873s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[06/22 20:00:44   1873s] [NR-eGR] Pitch:  L1=680  L2=920  L3=820  L4=920  L5=820  L6=920  L7=820  L8=2300
[06/22 20:00:44   1873s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[06/22 20:00:44   1873s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[06/22 20:00:44   1873s] [NR-eGR] ========================================
[06/22 20:00:44   1873s] [NR-eGR] 
[06/22 20:00:44   1873s] (I)       After initializing earlyGlobalRoute syMemory usage = 1770.5 MB
[06/22 20:00:44   1873s] (I)       Loading and dumping file time : 0.16 seconds
[06/22 20:00:44   1873s] (I)       total 2D Cap : 3740598 = (1881646 H, 1858952 V)
[06/22 20:00:44   1873s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer9, numCutBoxes=0)
[06/22 20:00:44   1873s] End AAE Lib Interpolated Model. (MEM=1770.54 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/22 20:00:44   1873s]     Library trimming buffers in power domain auto-default and half-corner Delay_Corner_max:setup.late removed 0 of 5 cells
[06/22 20:00:44   1873s] Original list had 5 cells:
[06/22 20:00:44   1873s] BUFX12 BUFX8 BUFX6 BUFX4 BUFX2 
[06/22 20:00:44   1873s] Library trimming was not able to trim any cells:
[06/22 20:00:44   1873s] BUFX12 BUFX8 BUFX6 BUFX4 BUFX2 
[06/22 20:00:44   1873s]     Library trimming inverters in power domain auto-default and half-corner Delay_Corner_max:setup.late removed 0 of 5 cells
[06/22 20:00:44   1873s] Original list had 5 cells:
[06/22 20:00:44   1873s] INVX12 INVX8 INVX6 INVX4 INVX2 
[06/22 20:00:44   1873s] Library trimming was not able to trim any cells:
[06/22 20:00:44   1873s] INVX12 INVX8 INVX6 INVX4 INVX2 
[06/22 20:00:44   1873s]     For power domain auto-default:
[06/22 20:00:44   1873s]       Buffers:     BUFX12 BUFX8 BUFX6 BUFX4 BUFX2 
[06/22 20:00:44   1873s]       Inverters:   INVX12 INVX8 INVX6 INVX4 INVX2 
[06/22 20:00:44   1873s]       Clock gates: TLATNTSCAX20 TLATNTSCAX16 TLATNTSCAX12 TLATNTSCAX8 TLATNTSCAX6 TLATNTSCAX4 TLATNTSCAX3 TLATNTSCAX2 
[06/22 20:00:44   1873s]       Unblocked area available for placement of any clock cells in power_domain auto-default: 819361.614um^2
[06/22 20:00:44   1873s]     Top Routing info:
[06/22 20:00:44   1873s]       Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: METAL4/METAL3; 
[06/22 20:00:44   1873s]       Unshielded; Mask Constraint: 0; Source: route_type.
[06/22 20:00:44   1873s]     Trunk Routing info:
[06/22 20:00:44   1873s]       Route-type name: trunk_rule; Top/bottom preferred layer name: METAL7/METAL6; 
[06/22 20:00:44   1873s]       Non-default rule name: CTS_2W2S; Shielded - shield side: Two Side; Mask Constraint: 0; Source: route_type.
[06/22 20:00:44   1873s]     Leaf Routing info:
[06/22 20:00:44   1873s]       Route-type name: leaf_rule; Top/bottom preferred layer name: METAL5/METAL4; 
[06/22 20:00:44   1873s]       Non-default rule name: CTS_2W1S; Unshielded; Mask Constraint: 0; Source: route_type.
[06/22 20:00:44   1873s]     For timing_corner Delay_Corner_max:setup, late:
[06/22 20:00:44   1873s]       Slew time target (leaf):    0.100ns
[06/22 20:00:44   1873s]       Slew time target (trunk):   0.100ns
[06/22 20:00:44   1873s]       Slew time target (top):     0.100ns
[06/22 20:00:44   1873s]       Buffer unit delay for power domain auto-default:   0.126ns
[06/22 20:00:44   1873s]       Buffer max distance for power domain auto-default: 326.000um
[06/22 20:00:44   1873s]     Fastest wire driving cells and distances for power domain auto-default:
[06/22 20:00:44   1873s]       For nets routed with trunk routing rules:
[06/22 20:00:44   1873s]         Buffer    : {lib_cell:BUFX12, fastest_considered_half_corner=Delay_Corner_max:setup.late, optimalDrivingDistance=388.571um, saturatedSlew=0.100ns, speed=2715.381um per ns, cellArea=43.683um^2 per 1000um}
[06/22 20:00:44   1873s]         Inverter  : {lib_cell:INVX12, fastest_considered_half_corner=Delay_Corner_max:setup.late, optimalDrivingDistance=326.000um, saturatedSlew=0.100ns, speed=4289.474um per ns, cellArea=41.654um^2 per 1000um}
[06/22 20:00:44   1873s]         Clock gate: {lib_cell:TLATNTSCAX20, fastest_considered_half_corner=Delay_Corner_max:setup.late, optimalDrivingDistance=916.250um, saturatedSlew=0.100ns, speed=2281.499um per ns, cellArea=81.512um^2 per 1000um}
[06/22 20:00:44   1873s]       For nets routed with top routing rules:
[06/22 20:00:44   1873s]         Buffer    : {lib_cell:BUFX12, fastest_considered_half_corner=Delay_Corner_max:setup.late, optimalDrivingDistance=246.726um, saturatedSlew=0.080ns, speed=1902.282um per ns, cellArea=68.797um^2 per 1000um}
[06/22 20:00:44   1873s]         Inverter  : {lib_cell:INVX12, fastest_considered_half_corner=Delay_Corner_max:setup.late, optimalDrivingDistance=206.726um, saturatedSlew=0.083ns, speed=3268.396um per ns, cellArea=65.687um^2 per 1000um}
[06/22 20:00:44   1873s]         Clock gate: {lib_cell:TLATNTSCAX20, fastest_considered_half_corner=Delay_Corner_max:setup.late, optimalDrivingDistance=571.852um, saturatedSlew=0.081ns, speed=1483.403um per ns, cellArea=130.603um^2 per 1000um}
[06/22 20:00:44   1873s]   Library Trimming done.
[06/22 20:00:44   1873s] **WARN: (IMPCCOPT-1041):	The source_output_max_trans is set for clock_tree clk, but source_max_capacitance is not. Innovus will assume a maximum driven capacitance of 0.085.
[06/22 20:00:44   1873s] Type 'man IMPCCOPT-1041' for more detail.
[06/22 20:00:44   1873s]   
[06/22 20:00:44   1873s]   Logic Sizing Table:
[06/22 20:00:44   1873s]   
[06/22 20:00:44   1873s]   ----------------------------------------------------------
[06/22 20:00:44   1873s]   Cell    Instance count    Source    Eligible library cells
[06/22 20:00:44   1873s]   ----------------------------------------------------------
[06/22 20:00:44   1873s]     (empty table)
[06/22 20:00:44   1873s]   ----------------------------------------------------------
[06/22 20:00:44   1873s]   
[06/22 20:00:44   1873s]   
[06/22 20:00:44   1873s] **WARN: (IMPCCOPT-1261):	The skew target of 0.050ns for skew_group clk/func_mode is too small. For best results, it is recommended that the skew target be set no lower than 0.126ns. The skew target has been relaxed to 0.126ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
[06/22 20:00:44   1873s] Type 'man IMPCCOPT-1261' for more detail.
[06/22 20:00:44   1873s] **WARN: (IMPCCOPT-1261):	The skew target of 0.050ns for skew_group clk/scan_mode is too small. For best results, it is recommended that the skew target be set no lower than 0.126ns. The skew target has been relaxed to 0.126ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
[06/22 20:00:44   1873s] Type 'man IMPCCOPT-1261' for more detail.
[06/22 20:00:45   1874s]   Clock tree balancer configuration for skew_group clk/func_mode:
[06/22 20:00:45   1874s]     Sources:                     pin clk
[06/22 20:00:45   1874s]     Total number of sinks:       5867
[06/22 20:00:45   1874s]     Delay constrained sinks:     5867
[06/22 20:00:45   1874s]     Non-leaf sinks:              0
[06/22 20:00:45   1874s]     Ignore pins:                 0
[06/22 20:00:45   1874s]    Timing corner Delay_Corner_max:setup.late:
[06/22 20:00:45   1874s]     Skew target:                 0.126ns
[06/22 20:00:45   1874s]     Insertion delay target:      0.500ns
[06/22 20:00:45   1874s]   Clock tree balancer configuration for skew_group clk/scan_mode:
[06/22 20:00:45   1874s]     Sources:                     pin clk
[06/22 20:00:45   1874s]     Total number of sinks:       5867
[06/22 20:00:45   1874s]     Delay constrained sinks:     5867
[06/22 20:00:45   1874s]     Non-leaf sinks:              0
[06/22 20:00:45   1874s]     Ignore pins:                 0
[06/22 20:00:45   1874s]    Timing corner Delay_Corner_max:setup.late:
[06/22 20:00:45   1874s]     Skew target:                 0.126ns
[06/22 20:00:45   1874s]     Insertion delay target:      0.500ns
[06/22 20:00:45   1874s] **WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk: preferred layers METAL3-METAL4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[06/22 20:00:45   1874s] **WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk: preferred layers METAL6-METAL7 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[06/22 20:00:45   1874s] **WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk: preferred layers METAL4-METAL5 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[06/22 20:00:45   1874s]   Primary reporting skew group is skew_group clk/func_mode with 5867 clock sinks.
[06/22 20:00:45   1874s]   
[06/22 20:00:45   1874s]   Via Selection for Estimated Routes (rule default):
[06/22 20:00:45   1874s]   
[06/22 20:00:45   1874s]   ---------------------------------------------------------------
[06/22 20:00:45   1874s]   Layer    Via Cell       Res.     Cap.     RC       Top of Stack
[06/22 20:00:45   1874s]   Range                   (Ohm)    (fF)     (fs)     Only
[06/22 20:00:45   1874s]   ---------------------------------------------------------------
[06/22 20:00:45   1874s]   M1-M2    VIA12_X        0.680    0.028    0.019    false
[06/22 20:00:45   1874s]   M2-M3    VIA23_X        0.680    0.023    0.016    false
[06/22 20:00:45   1874s]   M2-M3    VIA23_TOS      0.680    0.041    0.028    true
[06/22 20:00:45   1874s]   M3-M4    VIA34_X        0.680    0.023    0.016    false
[06/22 20:00:45   1874s]   M3-M4    VIA34_TOS_E    0.680    0.058    0.039    true
[06/22 20:00:45   1874s]   M4-M5    VIA45_X        0.680    0.023    0.016    false
[06/22 20:00:45   1874s]   M4-M5    VIA45_TOS      0.680    0.041    0.028    true
[06/22 20:00:45   1874s]   M5-M6    VIA56_X        0.680    0.023    0.015    false
[06/22 20:00:45   1874s]   M5-M6    VIA56_TOS_E    0.680    0.057    0.039    true
[06/22 20:00:45   1874s]   M6-M7    VIA67_X        0.420    0.029    0.012    false
[06/22 20:00:45   1874s]   M6-M7    VIA67_TOS      0.420    0.046    0.019    true
[06/22 20:00:45   1874s]   M7-M8    VIA78_H        0.420    0.080    0.033    false
[06/22 20:00:45   1874s]   ---------------------------------------------------------------
[06/22 20:00:45   1874s]   
[06/22 20:00:45   1874s]   Via Selection for Estimated Routes (rule CTS_2W1S):
[06/22 20:00:45   1874s]   
[06/22 20:00:45   1874s]   ---------------------------------------------------------------
[06/22 20:00:45   1874s]   Layer    Via Cell       Res.     Cap.     RC       Top of Stack
[06/22 20:00:45   1874s]   Range                   (Ohm)    (fF)     (fs)     Only
[06/22 20:00:45   1874s]   ---------------------------------------------------------------
[06/22 20:00:45   1874s]   M1-M2    VIA12_X        0.680    0.028    0.019    false
[06/22 20:00:45   1874s]   M2-M3    VIA23_X        0.680    0.023    0.016    false
[06/22 20:00:45   1874s]   M2-M3    VIA23_TOS      0.680    0.041    0.028    true
[06/22 20:00:45   1874s]   M3-M4    VIA34_X        0.680    0.023    0.016    false
[06/22 20:00:45   1874s]   M3-M4    VIA34_TOS_E    0.680    0.058    0.039    true
[06/22 20:00:45   1874s]   M4-M5    VIA45_X        0.680    0.023    0.016    false
[06/22 20:00:45   1874s]   M4-M5    VIA45_TOS      0.680    0.041    0.028    true
[06/22 20:00:45   1874s]   M5-M6    VIA56_X        0.680    0.023    0.015    false
[06/22 20:00:45   1874s]   M5-M6    VIA56_TOS_E    0.680    0.057    0.039    true
[06/22 20:00:45   1874s]   M6-M7    VIA67_X        0.420    0.029    0.012    false
[06/22 20:00:45   1874s]   M6-M7    VIA67_TOS      0.420    0.046    0.019    true
[06/22 20:00:45   1874s]   M7-M8    VIA78_H        0.420    0.080    0.033    false
[06/22 20:00:45   1874s]   ---------------------------------------------------------------
[06/22 20:00:45   1874s]   
[06/22 20:00:45   1874s]   Via Selection for Estimated Routes (rule CTS_2W2S):
[06/22 20:00:45   1874s]   
[06/22 20:00:45   1874s]   ---------------------------------------------------------------
[06/22 20:00:45   1874s]   Layer    Via Cell       Res.     Cap.     RC       Top of Stack
[06/22 20:00:45   1874s]   Range                   (Ohm)    (fF)     (fs)     Only
[06/22 20:00:45   1874s]   ---------------------------------------------------------------
[06/22 20:00:45   1874s]   M1-M2    VIA12_X        0.680    0.028    0.019    false
[06/22 20:00:45   1874s]   M2-M3    VIA23_X        0.680    0.023    0.016    false
[06/22 20:00:45   1874s]   M2-M3    VIA23_TOS      0.680    0.041    0.028    true
[06/22 20:00:45   1874s]   M3-M4    VIA34_X        0.680    0.023    0.016    false
[06/22 20:00:45   1874s]   M3-M4    VIA34_TOS_E    0.680    0.058    0.039    true
[06/22 20:00:45   1874s]   M4-M5    VIA45_X        0.680    0.023    0.016    false
[06/22 20:00:45   1874s]   M4-M5    VIA45_TOS      0.680    0.041    0.028    true
[06/22 20:00:45   1874s]   M5-M6    VIA56_X        0.680    0.023    0.015    false
[06/22 20:00:45   1874s]   M5-M6    VIA56_TOS_E    0.680    0.057    0.039    true
[06/22 20:00:45   1874s]   M6-M7    VIA67_X        0.420    0.029    0.012    false
[06/22 20:00:45   1874s]   M6-M7    VIA67_TOS      0.420    0.046    0.019    true
[06/22 20:00:45   1874s]   M7-M8    VIA78_H        0.420    0.080    0.033    false
[06/22 20:00:45   1874s]   ---------------------------------------------------------------
[06/22 20:00:45   1874s]   
[06/22 20:00:45   1874s]   No ideal or dont_touch nets found in the clock tree
[06/22 20:00:45   1874s]   Validating CTS configuration done. (took cpu=0:00:01.4 real=0:00:01.4)
[06/22 20:00:45   1874s]   Reconstructing clock tree datastructures...
[06/22 20:00:45   1874s]     Validating CTS configuration...
[06/22 20:00:45   1874s]     Non-default CCOpt properties:
[06/22 20:00:45   1874s]     adjacent_rows_legal: 1 (default: false)
[06/22 20:00:45   1874s]     allow_non_fterm_identical_swaps: 0 (default: true)
[06/22 20:00:45   1874s]     buffer_cells is set for at least one key
[06/22 20:00:45   1874s]     cell_density is set for at least one key
[06/22 20:00:45   1874s]     clock_nets_detailed_routed: 1 (default: false)
[06/22 20:00:45   1874s]     inverter_cells is set for at least one key
[06/22 20:00:45   1874s]     long_path_removal_cutoff_id is set for at least one key
[06/22 20:00:45   1874s]     original_names is set for at least one key
[06/22 20:00:45   1874s]     primary_delay_corner: Delay_Corner_max (default: )
[06/22 20:00:45   1874s]     route_type is set for at least one key
[06/22 20:00:45   1874s]     routing_top_min_fanout is set for at least one key
[06/22 20:00:45   1874s]     source_output_max_trans is set for at least one key
[06/22 20:00:45   1874s]     target_insertion_delay is set for at least one key
[06/22 20:00:45   1874s]     target_max_trans is set for at least one key
[06/22 20:00:45   1874s]     target_max_trans_sdc is set for at least one key
[06/22 20:00:45   1874s]     target_skew is set for at least one key
[06/22 20:00:45   1874s]     target_skew_wire is set for at least one key
[06/22 20:00:45   1874s]     use_inverters is set for at least one key
[06/22 20:00:45   1874s]     useful_skew_ideal_mode_max_allowed_delay: 1 (default: auto)
[06/22 20:00:45   1874s]     Route type trimming info:
[06/22 20:00:45   1874s]       No route type modifications were made.
[06/22 20:00:45   1874s]     Clock tree balancer configuration for clock_tree clk:
[06/22 20:00:45   1874s]     Non-default CCOpt properties for clock tree clk:
[06/22 20:00:45   1874s]       cell_density: 1 (default: 0.75)
[06/22 20:00:45   1874s]       route_type (leaf): leaf_rule (default: default)
[06/22 20:00:45   1874s]       route_type (trunk): trunk_rule (default: default)
[06/22 20:00:45   1874s]       route_type (top): default_route_type_nonleaf (default: default)
[06/22 20:00:45   1874s]       routing_top_min_fanout: 10000 (default: unset)
[06/22 20:00:45   1874s]       use_inverters: true (default: auto)
[06/22 20:00:45   1874s]     
[06/22 20:00:45   1874s]     Logic Sizing Table:
[06/22 20:00:45   1874s]     
[06/22 20:00:45   1874s]     ----------------------------------------------------------
[06/22 20:00:45   1874s]     Cell    Instance count    Source    Eligible library cells
[06/22 20:00:45   1874s]     ----------------------------------------------------------
[06/22 20:00:45   1874s]       (empty table)
[06/22 20:00:45   1874s]     ----------------------------------------------------------
[06/22 20:00:45   1874s]     
[06/22 20:00:45   1874s]     
[06/22 20:00:45   1874s] **WARN: (IMPCCOPT-1261):	The skew target of 0.050ns for skew_group clk/func_mode is too small. For best results, it is recommended that the skew target be set no lower than 0.126ns. The skew target has been relaxed to 0.126ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
[06/22 20:00:45   1874s] Type 'man IMPCCOPT-1261' for more detail.
[06/22 20:00:45   1874s] **WARN: (IMPCCOPT-1261):	The skew target of 0.050ns for skew_group clk/scan_mode is too small. For best results, it is recommended that the skew target be set no lower than 0.126ns. The skew target has been relaxed to 0.126ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
[06/22 20:00:45   1874s] Type 'man IMPCCOPT-1261' for more detail.
[06/22 20:00:45   1874s]     Clock tree balancer configuration for skew_group clk/func_mode:
[06/22 20:00:45   1874s]       Sources:                     pin clk
[06/22 20:00:45   1874s]       Total number of sinks:       5867
[06/22 20:00:45   1874s]       Delay constrained sinks:     5867
[06/22 20:00:45   1874s]       Non-leaf sinks:              0
[06/22 20:00:45   1874s]       Ignore pins:                 0
[06/22 20:00:45   1874s]      Timing corner Delay_Corner_max:setup.late:
[06/22 20:00:45   1874s]       Skew target:                 0.126ns
[06/22 20:00:45   1874s]       Insertion delay target:      0.500ns
[06/22 20:00:45   1874s]     Clock tree balancer configuration for skew_group clk/scan_mode:
[06/22 20:00:45   1874s]       Sources:                     pin clk
[06/22 20:00:45   1874s]       Total number of sinks:       5867
[06/22 20:00:45   1874s]       Delay constrained sinks:     5867
[06/22 20:00:45   1874s]       Non-leaf sinks:              0
[06/22 20:00:45   1874s]       Ignore pins:                 0
[06/22 20:00:45   1874s]      Timing corner Delay_Corner_max:setup.late:
[06/22 20:00:45   1874s]       Skew target:                 0.126ns
[06/22 20:00:45   1874s]       Insertion delay target:      0.500ns
[06/22 20:00:45   1874s] **WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk: preferred layers METAL3-METAL4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[06/22 20:00:45   1874s] **WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk: preferred layers METAL6-METAL7 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[06/22 20:00:45   1874s] **WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk: preferred layers METAL4-METAL5 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[06/22 20:00:45   1874s]     Primary reporting skew group is skew_group clk/func_mode with 5867 clock sinks.
[06/22 20:00:45   1874s]     
[06/22 20:00:45   1874s]     Via Selection for Estimated Routes (rule default):
[06/22 20:00:45   1874s]     
[06/22 20:00:45   1874s]     ---------------------------------------------------------------
[06/22 20:00:45   1874s]     Layer    Via Cell       Res.     Cap.     RC       Top of Stack
[06/22 20:00:45   1874s]     Range                   (Ohm)    (fF)     (fs)     Only
[06/22 20:00:45   1874s]     ---------------------------------------------------------------
[06/22 20:00:45   1874s]     M1-M2    VIA12_X        0.680    0.028    0.019    false
[06/22 20:00:45   1874s]     M2-M3    VIA23_X        0.680    0.023    0.016    false
[06/22 20:00:45   1874s]     M2-M3    VIA23_TOS      0.680    0.041    0.028    true
[06/22 20:00:45   1874s]     M3-M4    VIA34_X        0.680    0.023    0.016    false
[06/22 20:00:45   1874s]     M3-M4    VIA34_TOS_E    0.680    0.058    0.039    true
[06/22 20:00:45   1874s]     M4-M5    VIA45_X        0.680    0.023    0.016    false
[06/22 20:00:45   1874s]     M4-M5    VIA45_TOS      0.680    0.041    0.028    true
[06/22 20:00:45   1874s]     M5-M6    VIA56_X        0.680    0.023    0.015    false
[06/22 20:00:45   1874s]     M5-M6    VIA56_TOS_E    0.680    0.057    0.039    true
[06/22 20:00:45   1874s]     M6-M7    VIA67_X        0.420    0.029    0.012    false
[06/22 20:00:45   1874s]     M6-M7    VIA67_TOS      0.420    0.046    0.019    true
[06/22 20:00:45   1874s]     M7-M8    VIA78_H        0.420    0.080    0.033    false
[06/22 20:00:45   1874s]     ---------------------------------------------------------------
[06/22 20:00:45   1874s]     
[06/22 20:00:45   1874s]     Via Selection for Estimated Routes (rule CTS_2W1S):
[06/22 20:00:45   1874s]     
[06/22 20:00:45   1874s]     ---------------------------------------------------------------
[06/22 20:00:45   1874s]     Layer    Via Cell       Res.     Cap.     RC       Top of Stack
[06/22 20:00:45   1874s]     Range                   (Ohm)    (fF)     (fs)     Only
[06/22 20:00:45   1874s]     ---------------------------------------------------------------
[06/22 20:00:45   1874s]     M1-M2    VIA12_X        0.680    0.028    0.019    false
[06/22 20:00:45   1874s]     M2-M3    VIA23_X        0.680    0.023    0.016    false
[06/22 20:00:45   1874s]     M2-M3    VIA23_TOS      0.680    0.041    0.028    true
[06/22 20:00:45   1874s]     M3-M4    VIA34_X        0.680    0.023    0.016    false
[06/22 20:00:45   1874s]     M3-M4    VIA34_TOS_E    0.680    0.058    0.039    true
[06/22 20:00:45   1874s]     M4-M5    VIA45_X        0.680    0.023    0.016    false
[06/22 20:00:45   1874s]     M4-M5    VIA45_TOS      0.680    0.041    0.028    true
[06/22 20:00:45   1874s]     M5-M6    VIA56_X        0.680    0.023    0.015    false
[06/22 20:00:45   1874s]     M5-M6    VIA56_TOS_E    0.680    0.057    0.039    true
[06/22 20:00:45   1874s]     M6-M7    VIA67_X        0.420    0.029    0.012    false
[06/22 20:00:45   1874s]     M6-M7    VIA67_TOS      0.420    0.046    0.019    true
[06/22 20:00:45   1874s]     M7-M8    VIA78_H        0.420    0.080    0.033    false
[06/22 20:00:45   1874s]     ---------------------------------------------------------------
[06/22 20:00:45   1874s]     
[06/22 20:00:45   1874s]     Via Selection for Estimated Routes (rule CTS_2W2S):
[06/22 20:00:45   1874s]     
[06/22 20:00:45   1874s]     ---------------------------------------------------------------
[06/22 20:00:45   1874s]     Layer    Via Cell       Res.     Cap.     RC       Top of Stack
[06/22 20:00:45   1874s]     Range                   (Ohm)    (fF)     (fs)     Only
[06/22 20:00:45   1874s]     ---------------------------------------------------------------
[06/22 20:00:45   1874s]     M1-M2    VIA12_X        0.680    0.028    0.019    false
[06/22 20:00:45   1874s]     M2-M3    VIA23_X        0.680    0.023    0.016    false
[06/22 20:00:45   1874s]     M2-M3    VIA23_TOS      0.680    0.041    0.028    true
[06/22 20:00:45   1874s]     M3-M4    VIA34_X        0.680    0.023    0.016    false
[06/22 20:00:45   1874s]     M3-M4    VIA34_TOS_E    0.680    0.058    0.039    true
[06/22 20:00:45   1874s]     M4-M5    VIA45_X        0.680    0.023    0.016    false
[06/22 20:00:45   1874s]     M4-M5    VIA45_TOS      0.680    0.041    0.028    true
[06/22 20:00:45   1874s]     M5-M6    VIA56_X        0.680    0.023    0.015    false
[06/22 20:00:45   1874s]     M5-M6    VIA56_TOS_E    0.680    0.057    0.039    true
[06/22 20:00:45   1874s]     M6-M7    VIA67_X        0.420    0.029    0.012    false
[06/22 20:00:45   1874s]     M6-M7    VIA67_TOS      0.420    0.046    0.019    true
[06/22 20:00:45   1874s]     M7-M8    VIA78_H        0.420    0.080    0.033    false
[06/22 20:00:45   1874s]     ---------------------------------------------------------------
[06/22 20:00:45   1874s]     
[06/22 20:00:45   1874s]     No ideal or dont_touch nets found in the clock tree
[06/22 20:00:45   1874s]     Validating CTS configuration done. (took cpu=0:00:00.4 real=0:00:00.4)
[06/22 20:00:45   1874s]   Reconstructing clock tree datastructures done.
[06/22 20:00:45   1874s] Initializing clock structures done.
[06/22 20:00:45   1874s] PRO...
[06/22 20:00:45   1874s]   PRO active optimizations:
[06/22 20:00:45   1874s]    - DRV fixing with cell sizing
[06/22 20:00:45   1874s]   
[06/22 20:00:45   1874s] **WARN: (IMPCCOPT-2276):	CCOpt/PRO found clock net 'clk' is not routed.
[06/22 20:00:45   1874s]   Detected clock skew data from CTS
[06/22 20:00:45   1874s]   Clock DAG stats PRO initial state:
[06/22 20:00:45   1874s]     cell counts      : b=0, i=507, icg=0, nicg=0, l=0, total=507
[06/22 20:00:45   1874s]     cell areas       : b=0.000um^2, i=6332.999um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=6332.999um^2
[06/22 20:00:45   1874s]     cell capacitance : b=0.000pF, i=11.333pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=11.333pF
[06/22 20:00:45   1874s]     sink capacitance : count=5867, total=7.362pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.005pF
[06/22 20:00:45   1874s]     wire capacitance : top=0.000pF, trunk=3.514pF, leaf=10.600pF, total=14.114pF
[06/22 20:00:45   1874s]     wire lengths     : top=0.000um, trunk=16926.555um, leaf=50070.570um, total=66997.125um
[06/22 20:00:45   1874s]   Clock DAG net violations PRO initial state:
[06/22 20:00:45   1874s]     Remaining Transition : {count=42, worst=[0.400ns, 0.017ns, 0.006ns, 0.006ns, 0.006ns, 0.006ns, 0.006ns, 0.006ns, 0.005ns, 0.005ns, ...]} avg=0.013ns sd=0.061ns sum=0.530ns
[06/22 20:00:45   1874s]   Clock DAG primary half-corner transition distribution PRO initial state:
[06/22 20:00:45   1874s]     Trunk : target=0.100ns count=267 avg=0.087ns sd=0.028ns min=0.039ns max=0.500ns {2 <= 0.040ns, 8 <= 0.060ns, 76 <= 0.080ns, 171 <= 0.100ns} {7 <= 0.105ns, 3 > 0.105ns}
[06/22 20:00:45   1874s]     Leaf  : target=0.100ns count=241 avg=0.092ns sd=0.009ns min=0.048ns max=0.106ns {3 <= 0.060ns, 11 <= 0.080ns, 195 <= 0.100ns} {26 <= 0.105ns, 6 > 0.105ns}
[06/22 20:00:45   1874s]   Clock DAG library cell distribution PRO initial state {count}:
[06/22 20:00:45   1874s]      Invs: INVX12: 358 INVX8: 122 INVX6: 27 
[06/22 20:00:45   1874s]   Primary reporting skew group PRO initial state:
[06/22 20:00:45   1874s]     skew_group default.clk/func_mode: unconstrained
[06/22 20:00:46   1874s]   Skew group summary PRO initial state:
[06/22 20:00:46   1874s]     skew_group clk/func_mode: insertion delay [min=0.914, max=1.025, avg=0.968, sd=0.021], skew [0.111 vs 0.126, 100% {0.914, 1.025}] (wid=0.016 ws=0.004) (gid=1.012 gs=0.111)
[06/22 20:00:46   1875s]   Clock network insertion delays are now [0.914ns, 1.025ns] average 0.968ns std.dev 0.021ns
[06/22 20:00:46   1875s]   Recomputing CTS skew targets...
[06/22 20:00:46   1875s]   Resolving skew group constraints...
[06/22 20:00:46   1875s]     Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 26 variables and 69 constraints; tolerance 1
[06/22 20:00:46   1875s] **WARN: (IMPCCOPT-1059):	Slackened off max insertion delay target for skew_group clk/func_mode from 0.564ns to 1.025ns.
[06/22 20:00:46   1875s]   Resolving skew group constraints done.
[06/22 20:00:46   1875s]   Recomputing CTS skew targets done. (took cpu=0:00:00.4 real=0:00:00.4)
[06/22 20:00:46   1875s]   Fixing DRVs...
[06/22 20:00:46   1875s]   Fixing clock tree DRVs: **WARN: (IMPCCOPT-2220):	CCOpt/PRO cannot construct a Route/RC graph for unrouted net 'clk'.
[06/22 20:00:46   1875s] **WARN: (IMPCCOPT-2245):	Cannot perform post-route optimization on net driven by term 'clk'.
[06/22 20:00:46   1875s] ...20% ...40% ...60% ...80% ...100% 
[06/22 20:00:46   1875s]   CCOpt-PRO: considered: 508, tested: 508, violation detected: 42, violation ignored (due to small violation): 0, cannot run: 2, attempted: 40, unsuccessful: 0, sized: 0
[06/22 20:00:46   1875s]   
[06/22 20:00:46   1875s]   PRO Statistics: Fix DRVs (cell sizing):
[06/22 20:00:46   1875s]   =======================================
[06/22 20:00:46   1875s]   
[06/22 20:00:46   1875s]   Cell changes by Net Type:
[06/22 20:00:46   1875s]   
[06/22 20:00:46   1875s]   -----------------------------------------------------------------------------------------------------------------
[06/22 20:00:46   1875s]   Net Type    Attempted           Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
[06/22 20:00:46   1875s]   -----------------------------------------------------------------------------------------------------------------
[06/22 20:00:46   1875s]   top                0                   0           0            0                    0                  0 (0.0%)
[06/22 20:00:46   1875s]   trunk              8 (20.0%)           0           0            0                    0                  8 (20.0%)
[06/22 20:00:46   1875s]   leaf              32 (80.0%)           0           0            0                    0                 32 (80.0%)
[06/22 20:00:46   1875s]   -----------------------------------------------------------------------------------------------------------------
[06/22 20:00:46   1875s]   Total             40 (100%)     -           -            -                           0 (100%)          40 (100%)
[06/22 20:00:46   1875s]   -----------------------------------------------------------------------------------------------------------------
[06/22 20:00:46   1875s]   
[06/22 20:00:46   1875s]   Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 40, Area change: 0.000um^2 (0.000%)
[06/22 20:00:46   1875s]   Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
[06/22 20:00:46   1875s]   
[06/22 20:00:46   1875s]   Clock DAG stats PRO after DRV fixing:
[06/22 20:00:46   1875s]     cell counts      : b=0, i=507, icg=0, nicg=0, l=0, total=507
[06/22 20:00:46   1875s]     cell areas       : b=0.000um^2, i=6332.999um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=6332.999um^2
[06/22 20:00:46   1875s]     cell capacitance : b=0.000pF, i=11.333pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=11.333pF
[06/22 20:00:46   1875s]     sink capacitance : count=5867, total=7.362pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.005pF
[06/22 20:00:46   1875s]     wire capacitance : top=0.000pF, trunk=3.514pF, leaf=10.600pF, total=14.114pF
[06/22 20:00:46   1875s]     wire lengths     : top=0.000um, trunk=16926.555um, leaf=50070.570um, total=66997.125um
[06/22 20:00:46   1875s]   Clock DAG net violations PRO after DRV fixing:
[06/22 20:00:46   1875s]     Remaining Transition : {count=42, worst=[0.400ns, 0.017ns, 0.006ns, 0.006ns, 0.006ns, 0.006ns, 0.006ns, 0.006ns, 0.005ns, 0.005ns, ...]} avg=0.013ns sd=0.061ns sum=0.530ns
[06/22 20:00:46   1875s]   Clock DAG primary half-corner transition distribution PRO after DRV fixing:
[06/22 20:00:46   1875s]     Trunk : target=0.100ns count=267 avg=0.087ns sd=0.028ns min=0.039ns max=0.500ns {2 <= 0.040ns, 8 <= 0.060ns, 76 <= 0.080ns, 171 <= 0.100ns} {7 <= 0.105ns, 3 > 0.105ns}
[06/22 20:00:46   1875s]     Leaf  : target=0.100ns count=241 avg=0.092ns sd=0.009ns min=0.048ns max=0.106ns {3 <= 0.060ns, 11 <= 0.080ns, 195 <= 0.100ns} {26 <= 0.105ns, 6 > 0.105ns}
[06/22 20:00:46   1875s]   Clock DAG library cell distribution PRO after DRV fixing {count}:
[06/22 20:00:46   1875s]      Invs: INVX12: 358 INVX8: 122 INVX6: 27 
[06/22 20:00:46   1875s]   Primary reporting skew group PRO after DRV fixing:
[06/22 20:00:46   1875s]     skew_group default.clk/func_mode: unconstrained
[06/22 20:00:47   1875s]   Skew group summary PRO after DRV fixing:
[06/22 20:00:47   1875s]     skew_group clk/func_mode: insertion delay [min=0.914, max=1.025, avg=0.968, sd=0.021], skew [0.111 vs 0.126, 100% {0.914, 1.025}] (wid=0.016 ws=0.004) (gid=1.012 gs=0.111)
[06/22 20:00:47   1875s]   Clock network insertion delays are now [0.914ns, 1.025ns] average 0.968ns std.dev 0.021ns
[06/22 20:00:47   1875s]   Fixing DRVs done. (took cpu=0:00:00.5 real=0:00:00.5)
[06/22 20:00:47   1875s] 
[06/22 20:00:47   1875s] Slew Diagnostics: After DRV fixing
[06/22 20:00:47   1875s] ==================================
[06/22 20:00:47   1875s] 
[06/22 20:00:47   1875s] Global Causes:
[06/22 20:00:47   1875s] 
[06/22 20:00:47   1875s] -------------------------------------
[06/22 20:00:47   1875s] Cause
[06/22 20:00:47   1875s] -------------------------------------
[06/22 20:00:47   1875s] DRV fixing with buffering is disabled
[06/22 20:00:47   1875s] -------------------------------------
[06/22 20:00:47   1875s] 
[06/22 20:00:47   1875s] Top 5 overslews:
[06/22 20:00:47   1875s] 
[06/22 20:00:47   1875s] --------------------------------------------------------------------------------------
[06/22 20:00:47   1875s] Overslew    Causes                                       Driving Pin
[06/22 20:00:47   1875s] --------------------------------------------------------------------------------------
[06/22 20:00:47   1875s] 0.400ns     Sizing not permitted                         clk
[06/22 20:00:47   1875s] 0.017ns     Failed to initialize route and RC mapping    CTS_ccl_INV_clk_G0_L1_1/Y
[06/22 20:00:47   1875s] 0.006ns     Inst already optimally sized (INVX12)        CTS_ccl_a_INV_clk_G0_L14_28/Y
[06/22 20:00:47   1875s] 0.006ns     Inst already optimally sized (INVX12)        CTS_ccl_a_INV_clk_G0_L16_3/Y
[06/22 20:00:47   1875s] 0.006ns     Inst already optimally sized (INVX12)        CTS_ccl_a_INV_clk_G0_L16_4/Y
[06/22 20:00:47   1875s] --------------------------------------------------------------------------------------
[06/22 20:00:47   1875s] 
[06/22 20:00:47   1875s] Slew diagnostics counts from the 42 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[06/22 20:00:47   1875s] 
[06/22 20:00:47   1875s] -------------------------------------------------------
[06/22 20:00:47   1875s] Cause                                        Occurences
[06/22 20:00:47   1875s] -------------------------------------------------------
[06/22 20:00:47   1875s] Inst already optimally sized                     40
[06/22 20:00:47   1875s] Sizing not permitted                              1
[06/22 20:00:47   1875s] Failed to initialize route and RC mapping         1
[06/22 20:00:47   1875s] -------------------------------------------------------
[06/22 20:00:47   1875s] 
[06/22 20:00:47   1875s] Violation diagnostics counts from the 42 nodes that have violations:
[06/22 20:00:47   1875s] 
[06/22 20:00:47   1875s] -------------------------------------------------------
[06/22 20:00:47   1875s] Cause                                        Occurences
[06/22 20:00:47   1875s] -------------------------------------------------------
[06/22 20:00:47   1875s] Inst already optimally sized                     40
[06/22 20:00:47   1875s] Sizing not permitted                              1
[06/22 20:00:47   1875s] Failed to initialize route and RC mapping         1
[06/22 20:00:47   1875s] -------------------------------------------------------
[06/22 20:00:47   1875s] 
[06/22 20:00:47   1875s]   Reconnecting optimized routes...
[06/22 20:00:47   1875s] **WARN: (IMPCCOPT-1304):	Net clk unexpectedly has no routing present after clock post-route optimization. Net will be implemented by a later routing step.
[06/22 20:00:47   1876s]   Reconnecting optimized routes done. (took cpu=0:00:00.1 real=0:00:00.1)
[06/22 20:00:47   1876s]   Set dirty flag on 68 insts, 136 nets
[06/22 20:00:47   1876s] End AAE Lib Interpolated Model. (MEM=1759.08 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/22 20:00:47   1876s]   Clock DAG stats PRO final:
[06/22 20:00:47   1876s]     cell counts      : b=0, i=507, icg=0, nicg=0, l=0, total=507
[06/22 20:00:47   1876s]     cell areas       : b=0.000um^2, i=6332.999um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=6332.999um^2
[06/22 20:00:47   1876s]     cell capacitance : b=0.000pF, i=11.333pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=11.333pF
[06/22 20:00:47   1876s]     sink capacitance : count=5867, total=7.362pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.005pF
[06/22 20:00:47   1876s]     wire capacitance : top=0.000pF, trunk=3.514pF, leaf=10.600pF, total=14.114pF
[06/22 20:00:47   1876s]     wire lengths     : top=0.000um, trunk=16926.555um, leaf=50070.570um, total=66997.125um
[06/22 20:00:47   1876s]   Clock DAG net violations PRO final:
[06/22 20:00:47   1876s]     Remaining Transition : {count=42, worst=[0.400ns, 0.017ns, 0.006ns, 0.006ns, 0.006ns, 0.006ns, 0.006ns, 0.006ns, 0.005ns, 0.005ns, ...]} avg=0.013ns sd=0.061ns sum=0.530ns
[06/22 20:00:47   1876s]   Clock DAG primary half-corner transition distribution PRO final:
[06/22 20:00:47   1876s]     Trunk : target=0.100ns count=267 avg=0.087ns sd=0.028ns min=0.039ns max=0.500ns {2 <= 0.040ns, 8 <= 0.060ns, 76 <= 0.080ns, 171 <= 0.100ns} {7 <= 0.105ns, 3 > 0.105ns}
[06/22 20:00:47   1876s]     Leaf  : target=0.100ns count=241 avg=0.092ns sd=0.009ns min=0.048ns max=0.106ns {3 <= 0.060ns, 11 <= 0.080ns, 195 <= 0.100ns} {26 <= 0.105ns, 6 > 0.105ns}
[06/22 20:00:47   1876s]   Clock DAG library cell distribution PRO final {count}:
[06/22 20:00:47   1876s]      Invs: INVX12: 358 INVX8: 122 INVX6: 27 
[06/22 20:00:47   1876s]   Primary reporting skew group PRO final:
[06/22 20:00:47   1876s]     skew_group default.clk/func_mode: unconstrained
[06/22 20:00:47   1876s]   Skew group summary PRO final:
[06/22 20:00:47   1876s]     skew_group clk/func_mode: insertion delay [min=0.914, max=1.025, avg=0.968, sd=0.021], skew [0.111 vs 0.126, 100% {0.914, 1.025}] (wid=0.016 ws=0.004) (gid=1.012 gs=0.111)
[06/22 20:00:47   1876s]   Clock network insertion delays are now [0.914ns, 1.025ns] average 0.968ns std.dev 0.021ns
[06/22 20:00:47   1876s] PRO done.
[06/22 20:00:47   1876s] Net route status summary:
[06/22 20:00:47   1876s]   Clock:       508 (unrouted=0, trialRouted=0, noStatus=0, routed=508, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBounday AND tooFewTerms=0)])
[06/22 20:00:47   1876s]   Non-clock: 55436 (unrouted=40, trialRouted=0, noStatus=0, routed=55396, fixed=0, [crossesIlmBoundary=0, tooFewTerms=35, (crossesIlmBounday AND tooFewTerms=0)])
[06/22 20:00:47   1876s] Updating delays...
[06/22 20:01:06   1895s] Updating delays done.
[06/22 20:01:06   1895s] PRO done. (took cpu=0:00:22.7 real=0:00:22.7)
[06/22 20:01:07   1896s] **INFO: Start fixing DRV (Mem = 1862.21M) ...
[06/22 20:01:07   1896s] Begin: GigaOpt DRV Optimization
[06/22 20:01:07   1896s] Glitch fixing enabled
[06/22 20:01:08   1896s] Info: 508 clock nets excluded from IPO operation.
[06/22 20:01:08   1896s] End AAE Lib Interpolated Model. (MEM=1862.21 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/22 20:01:08   1896s] PhyDesignGrid: maxLocalDensity 0.96
[06/22 20:01:08   1896s] ### Creating PhyDesignMc. totSessionCpu=0:31:37 mem=1862.2M
[06/22 20:01:08   1897s] ### Creating PhyDesignMc, finished. totSessionCpu=0:31:37 mem=1862.2M
[06/22 20:01:08   1897s] ### Creating LA Mngr. totSessionCpu=0:31:37 mem=1862.2M
[06/22 20:01:10   1899s] ### Creating LA Mngr, finished. totSessionCpu=0:31:39 mem=1886.2M
[06/22 20:01:10   1899s] ### Creating LA Mngr. totSessionCpu=0:31:40 mem=2014.4M
[06/22 20:01:10   1899s] ### Creating LA Mngr, finished. totSessionCpu=0:31:40 mem=2014.4M
[06/22 20:01:10   1899s] 
[06/22 20:01:10   1899s] Creating Lib Analyzer ...
[06/22 20:01:10   1899s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX3 CLKBUFX2 BUFX2 CLKBUFX4 BUFX4 BUFX3 CLKBUFX6 CLKBUFX8 BUFX6 BUFX8 BUFX12 BUFX16 CLKBUFX12 BUFX20 CLKBUFX16 CLKBUFX20)
[06/22 20:01:10   1899s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 CLKINVX1 INVX3 INVX2 CLKINVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 INVX16 INVX20 CLKINVX12 CLKINVX16 CLKINVX20)
[06/22 20:01:10   1899s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1 DLY3X1 DLY2X1 DLY1X1 DLY4X4 DLY3X4 DLY2X4 DLY1X4)
[06/22 20:01:10   1899s] 
[06/22 20:01:12   1901s] Creating Lib Analyzer, finished. 
[06/22 20:01:14   1902s] DRV pessimism of 5.00% is used for tran, 5.00% for cap, 5.00% for fanout, on top of margin 0.00%
[06/22 20:01:15   1904s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[06/22 20:01:15   1904s] |        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
[06/22 20:01:15   1904s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[06/22 20:01:15   1904s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[06/22 20:01:15   1904s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[06/22 20:01:15   1904s] Info: violation cost 8.892558 (cap = 5.553049, tran = 3.339509, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[06/22 20:01:16   1905s] |     6|    11|    -1.78|     7|     7|    -0.72|     0|     0|     0|     0|     0|     0|    -0.06|    -0.20|       0|       0|       0|  74.54|          |         |
[06/22 20:01:16   1905s] Info: violation cost 7.497930 (cap = 4.925396, tran = 2.572533, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[06/22 20:01:16   1905s] |     6|    11|    -1.71|     7|     7|    -0.71|     0|     0|     0|     0|     0|     0|    -0.06|    -0.20|       0|       0|       0|  74.54| 0:00:00.0|  2109.7M|
[06/22 20:01:16   1905s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[06/22 20:01:16   1905s] 
[06/22 20:01:16   1905s] ###############################################################################
[06/22 20:01:16   1905s] #
[06/22 20:01:16   1905s] #  Large fanout net report:  
[06/22 20:01:16   1905s] #     - there is 0 high fanout ( > 75) net in the design. (excluding clock nets)
[06/22 20:01:16   1905s] #     - current density: 74.54
[06/22 20:01:16   1905s] #
[06/22 20:01:16   1905s] #  List of high fanout nets:
[06/22 20:01:16   1905s] #
[06/22 20:01:16   1905s] ###############################################################################
[06/22 20:01:16   1905s] **** Begin NDR-Layer Usage Statistics ****
[06/22 20:01:16   1905s] Layer 4 has 245 constrained nets 
[06/22 20:01:16   1905s] Layer 6 has 263 constrained nets 
[06/22 20:01:16   1905s] **** End NDR-Layer Usage Statistics ****
[06/22 20:01:16   1905s] 
[06/22 20:01:16   1905s] 
[06/22 20:01:16   1905s] =======================================================================
[06/22 20:01:16   1905s]                 Reasons for remaining drv violations
[06/22 20:01:16   1905s] =======================================================================
[06/22 20:01:16   1905s] *info: Total 7 net(s) have violations which can't be fixed by DRV optimization.
[06/22 20:01:16   1905s] 
[06/22 20:01:16   1905s] MultiBuffering failure reasons
[06/22 20:01:16   1905s] ------------------------------------------------
[06/22 20:01:16   1905s] *info:     2 net(s): Could not be fixed as the violating term's net is not routed.
[06/22 20:01:16   1905s] 
[06/22 20:01:16   1905s] SingleBuffering failure reasons
[06/22 20:01:16   1905s] ------------------------------------------------
[06/22 20:01:16   1905s] *info:     2 net(s): Could not be fixed as the violating term's net is not routed.
[06/22 20:01:16   1905s] *info:     5 net(s): Could not be fixed because the net has unplaced term or invalid term for routing.
[06/22 20:01:16   1905s] 
[06/22 20:01:16   1905s] Resizing failure reasons
[06/22 20:01:16   1905s] ------------------------------------------------
[06/22 20:01:16   1905s] *info:     1 net(s): Could not be fixed because instance couldn't be resized.
[06/22 20:01:16   1905s] *info:     6 net(s): Could not be fixed because no move is found.
[06/22 20:01:16   1905s] 
[06/22 20:01:16   1905s] 
[06/22 20:01:16   1905s] *** Finish DRV Fixing (cpu=0:00:02.9 real=0:00:02.0 mem=2109.7M) ***
[06/22 20:01:16   1905s] 
[06/22 20:01:16   1905s] Begin: glitch net info
[06/22 20:01:17   1905s] glitch slack range: number of glitch nets
[06/22 20:01:17   1905s] glitch slack < -0.32 : 0
[06/22 20:01:17   1905s] -0.32 < glitch slack < -0.28 : 0
[06/22 20:01:17   1905s] -0.28 < glitch slack < -0.24 : 0
[06/22 20:01:17   1905s] -0.24 < glitch slack < -0.2 : 0
[06/22 20:01:17   1905s] -0.2 < glitch slack < -0.16 : 0
[06/22 20:01:17   1905s] -0.16 < glitch slack < -0.12 : 0
[06/22 20:01:17   1905s] -0.12 < glitch slack < -0.08 : 0
[06/22 20:01:17   1905s] -0.08 < glitch slack < -0.04 : 0
[06/22 20:01:17   1905s] -0.04 < glitch slack : 0
[06/22 20:01:17   1905s] End: glitch net info
[06/22 20:01:17   1906s] drv optimizer changes nothing and skips refinePlace
[06/22 20:01:17   1906s] End: GigaOpt DRV Optimization
[06/22 20:01:17   1906s] **optDesign ... cpu = 0:01:48, real = 0:01:49, mem = 1731.6M, totSessionCpu=0:31:46 **
[06/22 20:01:17   1906s] *info:
[06/22 20:01:17   1906s] **INFO: Completed fixing DRV (CPU Time = 0:00:10, Mem = 1958.11M).
[06/22 20:01:19   1907s] 
------------------------------------------------------------
     SI Timing Summary (cpu=0.16min real=0.17min mem=1958.1M)                             
------------------------------------------------------------

Setup views included:
 av_func_mode_max 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.057  | -0.057  |  0.361  |
|           TNS (ns):| -0.200  | -0.200  |  0.000  |
|    Violating Paths:|    9    |    9    |    0    |
|          All Paths:|  11451  |  6051   |  11200  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      7 (7)       |   -0.705   |      7 (7)       |
|   max_tran     |      6 (11)      |   -1.709   |      6 (11)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 74.540%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:01:50, real = 0:01:51, mem = 1733.1M, totSessionCpu=0:31:48 **
[06/22 20:01:20   1908s]   DRV Snapshot: (REF)
[06/22 20:01:20   1908s]          Tran DRV: 6
[06/22 20:01:20   1908s]           Cap DRV: 7
[06/22 20:01:20   1908s]        Fanout DRV: 0
[06/22 20:01:20   1908s]            Glitch: 0
[06/22 20:01:20   1908s] *** Timing NOT met, worst failing slack is -0.057
[06/22 20:01:20   1908s] *** Check timing (0:00:00.0)
[06/22 20:01:20   1908s] Deleting Lib Analyzer.
[06/22 20:01:20   1909s] Begin: GigaOpt Optimization in WNS mode
[06/22 20:01:20   1909s] Info: 508 clock nets excluded from IPO operation.
[06/22 20:01:20   1909s] End AAE Lib Interpolated Model. (MEM=1948.57 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/22 20:01:20   1909s] PhyDesignGrid: maxLocalDensity 0.96
[06/22 20:01:20   1909s] ### Creating PhyDesignMc. totSessionCpu=0:31:49 mem=1948.6M
[06/22 20:01:20   1909s] #spOpts: mergeVia=F 
[06/22 20:01:20   1909s] ### Creating PhyDesignMc, finished. totSessionCpu=0:31:50 mem=1948.6M
[06/22 20:01:21   1909s] ### Creating LA Mngr. totSessionCpu=0:31:50 mem=1948.6M
[06/22 20:01:21   1909s] ### Creating LA Mngr, finished. totSessionCpu=0:31:50 mem=1948.6M
[06/22 20:01:21   1909s] 
[06/22 20:01:21   1909s] Creating Lib Analyzer ...
[06/22 20:01:21   1909s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX3 CLKBUFX2 BUFX2 CLKBUFX4 BUFX4 BUFX3 CLKBUFX6 CLKBUFX8 BUFX6 BUFX8 BUFX12 BUFX16 CLKBUFX12 BUFX20 CLKBUFX16 CLKBUFX20)
[06/22 20:01:21   1909s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 CLKINVX1 INVX3 INVX2 CLKINVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 INVX16 INVX20 CLKINVX12 CLKINVX16 CLKINVX20)
[06/22 20:01:21   1909s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1 DLY3X1 DLY2X1 DLY1X1 DLY4X4 DLY3X4 DLY2X4 DLY1X4)
[06/22 20:01:21   1909s] 
[06/22 20:01:23   1911s] Creating Lib Analyzer, finished. 
[06/22 20:01:27   1915s] *info: 508 clock nets excluded
[06/22 20:01:27   1915s] *info: 2 special nets excluded.
[06/22 20:01:27   1915s] *info: 15 no-driver nets excluded.
[06/22 20:01:29   1918s] PathGroup :  reg2reg  TargetSlack : 0 
[06/22 20:01:30   1918s] ** GigaOpt Optimizer WNS Slack -0.057 TNS Slack -0.200 Density 74.54
[06/22 20:01:30   1918s] Optimizer WNS Pass 0
[06/22 20:01:30   1919s] Active Path Group: reg2reg  
[06/22 20:01:30   1919s] +--------+---------+--------+---------+----------+------------+--------+----------------+---------+--------------------------+
[06/22 20:01:30   1919s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |   Worst View   |Pathgroup|        End Point         |
[06/22 20:01:30   1919s] +--------+---------+--------+---------+----------+------------+--------+----------------+---------+--------------------------+
[06/22 20:01:30   1919s] |  -0.057|   -0.057|  -0.200|   -0.200|    74.54%|   0:00:00.0| 2024.9M|av_func_mode_max|  reg2reg| l0temp2_reg_30_/D        |
[06/22 20:01:32   1921s] |   0.000|    0.036|   0.000|    0.000|    74.54%|   0:00:02.0| 2048.8M|av_func_mode_max|       NA| NA                       |
[06/22 20:01:32   1921s] +--------+---------+--------+---------+----------+------------+--------+----------------+---------+--------------------------+
[06/22 20:01:32   1921s] 
[06/22 20:01:32   1921s] *** Finish Core Optimize Step (cpu=0:00:02.3 real=0:00:02.0 mem=2048.8M) ***
[06/22 20:01:32   1921s] 
[06/22 20:01:32   1921s] *** Finished Optimize Step Cumulative (cpu=0:00:02.3 real=0:00:02.0 mem=2048.8M) ***
[06/22 20:01:32   1921s] ** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 74.54
[06/22 20:01:32   1921s] Update Timing Windows (Threshold 0.035) ...
[06/22 20:01:32   1921s] Re Calculate Delays on 0 Nets
[06/22 20:01:32   1921s] **** Begin NDR-Layer Usage Statistics ****
[06/22 20:01:32   1921s] Layer 4 has 245 constrained nets 
[06/22 20:01:32   1921s] Layer 6 has 263 constrained nets 
[06/22 20:01:32   1921s] **** End NDR-Layer Usage Statistics ****
[06/22 20:01:32   1921s] 
[06/22 20:01:32   1921s] *** Finish Post Route Setup Fixing (cpu=0:00:03.2 real=0:00:03.0 mem=2048.8M) ***
[06/22 20:01:33   1922s] *** Starting refinePlace (0:32:02 mem=2029.7M) ***
[06/22 20:01:33   1922s] Total net bbox length = 3.616e+06 (1.917e+06 1.699e+06) (ext = 3.513e+04)
[06/22 20:01:33   1922s] Starting refinePlace ...
[06/22 20:01:33   1922s] default core: bins with density >  0.75 =   49 % ( 306 / 625 )
[06/22 20:01:33   1922s] Density distribution unevenness ratio = 6.385%
[06/22 20:01:33   1922s]   Spread Effort: high, post-route mode, useDDP on.
[06/22 20:01:33   1922s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.2, real=0:00:00.0, mem=2029.7MB) @(0:32:02 - 0:32:03).
[06/22 20:01:33   1922s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/22 20:01:33   1922s] wireLenOptFixPriorityInst 5935 inst fixed
[06/22 20:01:34   1923s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/22 20:01:34   1923s] [CPU] RefinePlace/Legalization (cpu=0:00:00.6, real=0:00:01.0, mem=2029.7MB) @(0:32:03 - 0:32:03).
[06/22 20:01:34   1923s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/22 20:01:34   1923s] 	Runtime: CPU: 0:00:00.9 REAL: 0:00:01.0 MEM: 2029.7MB
[06/22 20:01:34   1923s] Statistics of distance of Instance movement in refine placement:
[06/22 20:01:34   1923s]   maximum (X+Y) =         0.00 um
[06/22 20:01:34   1923s]   mean    (X+Y) =         0.00 um
[06/22 20:01:34   1923s] Summary Report:
[06/22 20:01:34   1923s] Instances move: 0 (out of 51924 movable)
[06/22 20:01:34   1923s] Instances flipped: 0
[06/22 20:01:34   1923s] Mean displacement: 0.00 um
[06/22 20:01:34   1923s] Max displacement: 0.00 um 
[06/22 20:01:34   1923s] Total instances moved : 0
[06/22 20:01:34   1923s] Total net bbox length = 3.616e+06 (1.917e+06 1.699e+06) (ext = 3.513e+04)
[06/22 20:01:34   1923s] Runtime: CPU: 0:00:01.1 REAL: 0:00:01.0 MEM: 2029.7MB
[06/22 20:01:34   1923s] [CPU] RefinePlace/total (cpu=0:00:01.1, real=0:00:01.0, mem=2029.7MB) @(0:32:02 - 0:32:03).
[06/22 20:01:34   1923s] *** Finished refinePlace (0:32:03 mem=2029.7M) ***
[06/22 20:01:34   1923s] default core: bins with density >  0.75 = 49.1 % ( 307 / 625 )
[06/22 20:01:34   1923s] Density distribution unevenness ratio = 6.377%
[06/22 20:01:35   1923s] End: GigaOpt Optimization in WNS mode
[06/22 20:01:35   1923s] Deleting Lib Analyzer.
[06/22 20:01:35   1924s] GigaOpt: target slack met, skip TNS optimization
[06/22 20:01:35   1924s]   Timing Snapshot: (REF)
[06/22 20:01:35   1924s]      Weighted WNS: 0.000
[06/22 20:01:35   1924s]       All  PG WNS: 0.000
[06/22 20:01:35   1924s]       High PG WNS: 0.000
[06/22 20:01:35   1924s]       All  PG TNS: 0.000
[06/22 20:01:35   1924s]       High PG TNS: 0.000
[06/22 20:01:35   1924s]    Category Slack: { [L, 0.036] [H, 0.036] }
[06/22 20:01:35   1924s] 
[06/22 20:01:35   1924s] 
[06/22 20:01:35   1924s] Creating Lib Analyzer ...
[06/22 20:01:35   1924s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX3 CLKBUFX2 BUFX2 CLKBUFX4 BUFX4 BUFX3 CLKBUFX6 CLKBUFX8 BUFX6 BUFX8 BUFX12 BUFX16 CLKBUFX12 BUFX20 CLKBUFX16 CLKBUFX20)
[06/22 20:01:35   1924s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 CLKINVX1 INVX3 INVX2 CLKINVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 INVX16 INVX20 CLKINVX12 CLKINVX16 CLKINVX20)
[06/22 20:01:35   1924s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1 DLY3X1 DLY2X1 DLY1X1 DLY4X4 DLY3X4 DLY2X4 DLY1X4)
[06/22 20:01:35   1924s] 
[06/22 20:01:37   1926s] Creating Lib Analyzer, finished. 
[06/22 20:01:38   1926s] Running postRoute recovery in preEcoRoute mode
[06/22 20:01:38   1926s] **optDesign ... cpu = 0:02:09, real = 0:02:10, mem = 1675.9M, totSessionCpu=0:32:07 **
[06/22 20:01:38   1927s]   DRV Snapshot: (TGT)
[06/22 20:01:38   1927s]          Tran DRV: 6
[06/22 20:01:38   1927s]           Cap DRV: 7
[06/22 20:01:38   1927s]        Fanout DRV: 0
[06/22 20:01:38   1927s]            Glitch: 0
[06/22 20:01:38   1927s] Checking DRV degradation...
[06/22 20:01:38   1927s] 
[06/22 20:01:38   1927s] Recovery Manager:
[06/22 20:01:38   1927s]     Tran DRV degradation : 0 (6 -> 6, Margin 10) - Skip
[06/22 20:01:38   1927s]      Cap DRV degradation : 0 (7 -> 7, Margin 10) - Skip
[06/22 20:01:38   1927s]   Fanout DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[06/22 20:01:38   1927s]       Glitch degradation : 0 (0 -> 0, Margin 10) - Skip
[06/22 20:01:38   1927s] 
[06/22 20:01:38   1927s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[06/22 20:01:38   1927s] *** Finish postRoute recovery in preEcoRoute mode (cpu=0:00:01, real=0:00:00, mem=1888.51M, totSessionCpu=0:32:08).
[06/22 20:01:38   1927s] **optDesign ... cpu = 0:02:10, real = 0:02:10, mem = 1675.9M, totSessionCpu=0:32:08 **
[06/22 20:01:38   1927s] 
[06/22 20:01:40   1929s]   Timing/DRV Snapshot: (REF)
[06/22 20:01:40   1929s]      Weighted WNS: 0.000
[06/22 20:01:40   1929s]       All  PG WNS: 0.000
[06/22 20:01:40   1929s]       High PG WNS: 0.000
[06/22 20:01:40   1929s]       All  PG TNS: 0.000
[06/22 20:01:40   1929s]       High PG TNS: 0.000
[06/22 20:01:40   1929s]          Tran DRV: 6
[06/22 20:01:40   1929s]           Cap DRV: 7
[06/22 20:01:40   1929s]        Fanout DRV: 0
[06/22 20:01:40   1929s]            Glitch: 0
[06/22 20:01:40   1929s]    Category Slack: { [L, 0.036] [H, 0.036] }
[06/22 20:01:40   1929s] 
[06/22 20:01:40   1929s] ### Creating LA Mngr. totSessionCpu=0:32:09 mem=1888.5M
[06/22 20:01:40   1929s] ### Creating LA Mngr, finished. totSessionCpu=0:32:09 mem=1888.5M
[06/22 20:01:40   1929s] Default Rule : ""
[06/22 20:01:40   1929s] Non Default Rules : "CTS_2W1S" "CTS_2W2S"
[06/22 20:01:40   1929s] Worst Slack : 0.036 ns
[06/22 20:01:40   1929s] Total 0 nets layer assigned (0.5).
[06/22 20:01:40   1929s] GigaOpt: setting up router preferences
[06/22 20:01:40   1929s] GigaOpt: 42 nets assigned router directives
[06/22 20:01:40   1929s] 
[06/22 20:01:40   1929s] Start Assign Priority Nets ...
[06/22 20:01:40   1929s] TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
[06/22 20:01:41   1929s] Existing Priority Nets 0 (0.0%)
[06/22 20:01:41   1929s] Total Assign Priority Nets 345 (0.6%)
[06/22 20:01:41   1929s] ### Creating LA Mngr. totSessionCpu=0:32:10 mem=1945.7M
[06/22 20:01:41   1929s] ### Creating LA Mngr, finished. totSessionCpu=0:32:10 mem=1945.7M
[06/22 20:01:41   1929s] ### Creating LA Mngr. totSessionCpu=0:32:10 mem=1945.7M
[06/22 20:01:41   1929s] ### Creating LA Mngr, finished. totSessionCpu=0:32:10 mem=1945.7M
[06/22 20:01:41   1930s] Default Rule : ""
[06/22 20:01:41   1930s] Non Default Rules : "CTS_2W1S" "CTS_2W2S"
[06/22 20:01:41   1930s] Worst Slack : 0.036 ns
[06/22 20:01:41   1930s] Total 0 nets layer assigned (0.6).
[06/22 20:01:41   1930s] GigaOpt: setting up router preferences
[06/22 20:01:41   1930s] GigaOpt: 0 nets assigned router directives
[06/22 20:01:41   1930s] 
[06/22 20:01:41   1930s] Start Assign Priority Nets ...
[06/22 20:01:41   1930s] TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
[06/22 20:01:41   1930s] Existing Priority Nets 0 (0.0%)
[06/22 20:01:41   1930s] Total Assign Priority Nets 345 (0.6%)
[06/22 20:01:43   1932s] 
------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 av_func_mode_max 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.036  |  0.036  |  0.361  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  11451  |  6051   |  11200  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      7 (7)       |   -0.705   |      7 (7)       |
|   max_tran     |      6 (11)      |   -1.709   |      6 (11)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 74.541%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:02:14, real = 0:02:15, mem = 1613.9M, totSessionCpu=0:32:13 **
[06/22 20:01:43   1932s] Deleting Lib Analyzer.
[06/22 20:01:43   1932s] -routeWithEco false                       # bool, default=false, user setting
[06/22 20:01:43   1932s] -routeWithEco true                        # bool, default=false, user setting
[06/22 20:01:43   1932s] -routeSelectedNetOnly false               # bool, default=false
[06/22 20:01:43   1932s] -routeWithTimingDriven true               # bool, default=false, user setting
[06/22 20:01:43   1932s] -routeWithTimingDriven false              # bool, default=false, user setting
[06/22 20:01:43   1932s] -routeWithSiDriven true                   # bool, default=false, user setting
[06/22 20:01:43   1932s] -routeWithSiDriven false                  # bool, default=false, user setting
[06/22 20:01:43   1932s] 
[06/22 20:01:43   1932s] globalDetailRoute
[06/22 20:01:43   1932s] 
[06/22 20:01:43   1932s] #setNanoRouteMode -droutePostRouteSpreadWire "1"
[06/22 20:01:43   1932s] #setNanoRouteMode -routeAntennaCellName "ANTENNA"
[06/22 20:01:43   1932s] #setNanoRouteMode -routeInsertAntennaDiode true
[06/22 20:01:43   1932s] #setNanoRouteMode -routeWithEco true
[06/22 20:01:43   1932s] #setNanoRouteMode -routeWithSiDriven false
[06/22 20:01:43   1932s] #setNanoRouteMode -routeWithTimingDriven false
[06/22 20:01:43   1932s] #Start globalDetailRoute on Sat Jun 22 20:01:43 2019
[06/22 20:01:43   1932s] #
[06/22 20:01:43   1932s] Closing parasitic data file '/tmp/innovus_temp_77778_cad29_b05069_rUFh5L/CONV_77778_uKqVR1.rcdb.d'. 55987 times net's RC data read were performed.
[06/22 20:01:44   1933s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/clk of net clk because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[06/22 20:01:44   1933s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/reset of net reset because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[06/22 20:01:44   1933s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/busy of net busy because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[06/22 20:01:44   1933s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/ready of net ready because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[06/22 20:01:44   1933s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[11] of net iaddr[11] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[06/22 20:01:44   1933s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[10] of net iaddr[10] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[06/22 20:01:44   1933s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[9] of net iaddr[9] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[06/22 20:01:44   1933s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[8] of net iaddr[8] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[06/22 20:01:44   1933s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[7] of net iaddr[7] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[06/22 20:01:44   1933s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[6] of net iaddr[6] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[06/22 20:01:44   1933s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[5] of net iaddr[5] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[06/22 20:01:44   1933s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[4] of net iaddr[4] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[06/22 20:01:44   1933s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[3] of net iaddr[3] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[06/22 20:01:44   1933s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[2] of net iaddr[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[06/22 20:01:44   1933s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[1] of net iaddr[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[06/22 20:01:44   1933s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[0] of net iaddr[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[06/22 20:01:44   1933s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/idata[19] of net idata[19] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[06/22 20:01:44   1933s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/idata[18] of net idata[18] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[06/22 20:01:44   1933s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/idata[17] of net idata[17] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[06/22 20:01:44   1933s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/idata[16] of net idata[16] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[06/22 20:01:44   1933s] #WARNING (EMS-27) Message (NRIG-39) has exceeded the current message display limit of 20.
[06/22 20:01:44   1933s] #To increase the message display limit, refer to the product command reference manual.
[06/22 20:01:45   1933s] ### Net info: total nets: 55945
[06/22 20:01:45   1933s] ### Net info: dirty nets: 93
[06/22 20:01:45   1933s] ### Net info: marked as disconnected nets: 0
[06/22 20:01:47   1936s] ### Net info: fully routed nets: 55808
[06/22 20:01:47   1936s] ### Net info: trivial (single pin) nets: 0
[06/22 20:01:47   1936s] ### Net info: unrouted nets: 40
[06/22 20:01:47   1936s] ### Net info: re-extraction nets: 97
[06/22 20:01:47   1936s] ### Net info: ignored nets: 0
[06/22 20:01:47   1936s] ### Net info: skip routing nets: 0
[06/22 20:01:47   1936s] ### import route signature (141) = 2042189427
[06/22 20:01:48   1937s] #WARNING (NRDB-976) The TRACK STEP 0.4100 for preferred direction tracks is smaller than the PITCH 0.6150 for LAYER METAL7. This will cause routability problems for NanoRoute.
[06/22 20:01:48   1937s] #NanoRoute Version 17.11-s080_1 NR170721-2155/17_11-UB
[06/22 20:01:48   1937s] #RTESIG:78da8d90c14ec3300c8639f31456b74391581ba749d31c071a5c5041d386b8451dcba052
[06/22 20:01:48   1937s] #       db54498a787c22b88e663eda7f3ec7df62f9bad9428222435c39521185506f5110417145
[06/22 20:01:48   1937s] #       91f31c850aa3fd5d72bd583ebfec9048c08cfc16a4a7ce34fe1626a72d38ed7d3b7cdcfc
[06/22 20:01:48   1937s] #       e56859c2a9e99c86f4604c7736c33809ab13489db7a17b365396459423680549eefb316f
[06/22 20:01:48   1937s] #       87c17c4d4e79dd8f4a84aad47b73a4521d0827a55476fff0c99ff2a1198c3593d72a3c52
[06/22 20:01:48   1937s] #       6ff5fde337e6996ffbc054568fc67acc8ef31f939c41c1331a35810469f484a09543b2ae
[06/22 20:01:48   1937s] #       779bba5ecf2f465a31f0769ac515c8e31911e7b08a5c9091f1fb98c438485e208ad320ea
[06/22 20:01:48   1937s] #       5f43573f2180daa6
[06/22 20:01:48   1937s] #
[06/22 20:01:48   1937s] #Loading the last recorded routing design signature
[06/22 20:01:48   1937s] #Created 1 NETS and 0 SPECIALNETS new signatures
[06/22 20:01:48   1937s] #Summary of the placement changes since last routing:
[06/22 20:01:48   1937s] #  Number of instances added (including moved) = 2
[06/22 20:01:48   1937s] #  Number of instances deleted (including moved) = 1
[06/22 20:01:48   1937s] #  Number of instances resized = 2
[06/22 20:01:48   1937s] #  Total number of placement changes (moved instances are counted twice) = 5
[06/22 20:01:48   1937s] #RTESIG:78da8d90c14ec3300c8639f31456b74391581ba749d31c071a5c5041d386b8451dcba052
[06/22 20:01:48   1937s] #       db54498a787c22b88e663eda7f3ec7df62f9bad9428222435c39521185506f5110417145
[06/22 20:01:48   1937s] #       91f31c850aa3fd5d72bd583ebfec9048c08cfc16a4a7ce34fe1626a72d38ed7d3b7cdcfc
[06/22 20:01:48   1937s] #       e56859c2a9e99c86f4604c7736c33809ab13489db7a17b365396459423680549eefb316f
[06/22 20:01:48   1937s] #       87c17c4d4e79dd8f4a84aad47b73a4521d0827a55476fff0c99ff2a1198c3593d72a3c52
[06/22 20:01:48   1937s] #       6ff5fde337e6996ffbc054568fc67acc8ef31f939c41c1331a35810469f484a09543b2ae
[06/22 20:01:48   1937s] #       779bba5ecf2f465a31f0769ac515c8e31911e7b08a5c9091f1fb98c438485e208ad320ea
[06/22 20:01:48   1937s] #       5f43573f2180daa6
[06/22 20:01:48   1937s] #
[06/22 20:01:48   1937s] #Start routing data preparation on Sat Jun 22 20:01:48 2019
[06/22 20:01:48   1937s] #
[06/22 20:01:49   1937s] #Minimum voltage of a net in the design = 0.000.
[06/22 20:01:49   1937s] #Maximum voltage of a net in the design = 1.320.
[06/22 20:01:49   1937s] #Voltage range [0.000 - 0.000] has 1 net.
[06/22 20:01:49   1937s] #Voltage range [1.080 - 1.320] has 1 net.
[06/22 20:01:49   1937s] #Voltage range [0.000 - 1.320] has 55943 nets.
[06/22 20:01:49   1938s] # METAL1       H   Track-Pitch = 0.4100    Line-2-Via Pitch = 0.3650
[06/22 20:01:49   1938s] # METAL2       V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.4100
[06/22 20:01:49   1938s] # METAL3       H   Track-Pitch = 0.4100    Line-2-Via Pitch = 0.4100
[06/22 20:01:49   1938s] # METAL4       V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.4100
[06/22 20:01:49   1938s] # METAL5       H   Track-Pitch = 0.4100    Line-2-Via Pitch = 0.4100
[06/22 20:01:49   1938s] # METAL6       V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.4100
[06/22 20:01:49   1938s] # METAL7       H   Track-Pitch = 0.4100    Line-2-Via Pitch = 0.4100
[06/22 20:01:49   1938s] # METAL8       V   Track-Pitch = 1.1500    Line-2-Via Pitch = 0.9500
[06/22 20:01:51   1940s] #Regenerating Ggrids automatically.
[06/22 20:01:51   1940s] #Auto generating G-grids with size=15 tracks, using layer METAL3's pitch = 0.4100.
[06/22 20:01:51   1940s] #Using automatically generated G-grids.
[06/22 20:01:51   1940s] #Done routing data preparation.
[06/22 20:01:51   1940s] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1560.80 (MB), peak = 1797.13 (MB)
[06/22 20:01:51   1940s] #Merging special wires...
[06/22 20:01:51   1940s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 270.1500 458.9400 ) on METAL1 for NET n68418. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[06/22 20:01:51   1940s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 271.9500 458.9450 ) on METAL1 for NET FE_PDN2_n68418. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[06/22 20:01:51   1940s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 215.9550 613.9600 ) on METAL1 for NET n47027. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[06/22 20:01:51   1940s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 233.8900 639.9200 ) on METAL1 for NET n47027. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[06/22 20:01:51   1940s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 216.6550 613.8050 ) on METAL1 for NET FE_PSBN56442_n47027. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[06/22 20:01:51   1940s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 250.8050 665.5900 ) on METAL1 for NET n46348. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[06/22 20:01:51   1940s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 233.3500 639.7500 ) on METAL1 for NET n35489. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[06/22 20:01:51   1940s] #
[06/22 20:01:51   1940s] #Connectivity extraction summary:
[06/22 20:01:51   1940s] #98 routed nets are extracted.
[06/22 20:01:51   1940s] #    6 (0.01%) extracted nets are partially routed.
[06/22 20:01:51   1940s] #55806 routed net(s) are imported.
[06/22 20:01:51   1940s] #41 nets are fixed|skipped|trivial (not extracted).
[06/22 20:01:51   1940s] #Total number of nets = 55945.
[06/22 20:01:51   1940s] #
[06/22 20:01:51   1940s] #Found 0 nets for post-route si or timing fixing.
[06/22 20:01:52   1940s] #
[06/22 20:01:52   1940s] #Finished routing data preparation on Sat Jun 22 20:01:52 2019
[06/22 20:01:52   1940s] #
[06/22 20:01:52   1940s] #Cpu time = 00:00:03
[06/22 20:01:52   1940s] #Elapsed time = 00:00:03
[06/22 20:01:52   1940s] #Increased memory = 5.71 (MB)
[06/22 20:01:52   1940s] #Total memory = 1560.99 (MB)
[06/22 20:01:52   1940s] #Peak memory = 1797.13 (MB)
[06/22 20:01:52   1940s] #
[06/22 20:01:52   1940s] #
[06/22 20:01:52   1940s] #Start global routing on Sat Jun 22 20:01:52 2019
[06/22 20:01:52   1940s] #
[06/22 20:01:52   1940s] #Number of eco nets is 6
[06/22 20:01:52   1940s] #
[06/22 20:01:52   1940s] #Start global routing data preparation on Sat Jun 22 20:01:52 2019
[06/22 20:01:52   1940s] #
[06/22 20:01:52   1941s] #Start routing resource analysis on Sat Jun 22 20:01:52 2019
[06/22 20:01:52   1941s] #
[06/22 20:01:58   1947s] #Routing resource analysis is done on Sat Jun 22 20:01:58 2019
[06/22 20:01:58   1947s] #
[06/22 20:01:58   1947s] #  Resource Analysis:
[06/22 20:01:58   1947s] #
[06/22 20:01:58   1947s] #               Routing  #Avail      #Track     #Total     %Gcell
[06/22 20:01:58   1947s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[06/22 20:01:58   1947s] #  --------------------------------------------------------------
[06/22 20:01:58   1947s] #  METAL1         H        2383           0       25440    81.82%
[06/22 20:01:58   1947s] #  METAL2         V        2133           0       25440     0.00%
[06/22 20:01:58   1947s] #  METAL3         H        2383           0       25440     0.00%
[06/22 20:01:58   1947s] #  METAL4         V        2133           0       25440     0.00%
[06/22 20:01:58   1947s] #  METAL5         H        2383           0       25440     0.00%
[06/22 20:01:58   1947s] #  METAL6         V        2092          41       25440     1.21%
[06/22 20:01:58   1947s] #  METAL7         H        2340          43       25440     1.22%
[06/22 20:01:58   1947s] #  METAL8         V         853           0       25440     0.00%
[06/22 20:01:58   1947s] #  --------------------------------------------------------------
[06/22 20:01:58   1947s] #  Total                  16700       0.47%      203520    10.53%
[06/22 20:01:58   1947s] #
[06/22 20:01:58   1947s] #  464 nets (0.83%) with 1 preferred extra spacing.
[06/22 20:01:58   1947s] #
[06/22 20:01:58   1947s] #
[06/22 20:01:58   1947s] #
[06/22 20:01:58   1947s] #Global routing data preparation is done on Sat Jun 22 20:01:58 2019
[06/22 20:01:58   1947s] #
[06/22 20:01:58   1947s] #cpu time = 00:00:07, elapsed time = 00:00:07, memory = 1564.44 (MB), peak = 1797.13 (MB)
[06/22 20:01:58   1947s] #
[06/22 20:01:58   1947s] #cpu time = 00:00:07, elapsed time = 00:00:07, memory = 1565.16 (MB), peak = 1797.13 (MB)
[06/22 20:01:58   1947s] #
[06/22 20:01:59   1948s] #start global routing iteration 1...
[06/22 20:01:59   1948s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1576.02 (MB), peak = 1797.13 (MB)
[06/22 20:01:59   1948s] #
[06/22 20:01:59   1948s] #start global routing iteration 2...
[06/22 20:02:00   1949s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1579.32 (MB), peak = 1797.13 (MB)
[06/22 20:02:00   1949s] #
[06/22 20:02:00   1949s] #start global routing iteration 3...
[06/22 20:02:02   1950s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1579.34 (MB), peak = 1797.13 (MB)
[06/22 20:02:02   1950s] #
[06/22 20:02:02   1951s] #
[06/22 20:02:02   1951s] #Total number of trivial nets (e.g. < 2 pins) = 41 (skipped).
[06/22 20:02:02   1951s] #Total number of routable nets = 55904.
[06/22 20:02:02   1951s] #Total number of nets in the design = 55945.
[06/22 20:02:02   1951s] #
[06/22 20:02:02   1951s] #6 routable nets have only global wires.
[06/22 20:02:02   1951s] #55898 routable nets have only detail routed wires.
[06/22 20:02:02   1951s] #708 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[06/22 20:02:02   1951s] #
[06/22 20:02:02   1951s] #Routed nets constraints summary:
[06/22 20:02:02   1951s] #-----------------------------
[06/22 20:02:02   1951s] #        Rules   Unconstrained  
[06/22 20:02:02   1951s] #-----------------------------
[06/22 20:02:02   1951s] #      Default               6  
[06/22 20:02:02   1951s] #     CTS_2W1S               0  
[06/22 20:02:02   1951s] #     CTS_2W2S               0  
[06/22 20:02:02   1951s] #-----------------------------
[06/22 20:02:02   1951s] #        Total               6  
[06/22 20:02:02   1951s] #-----------------------------
[06/22 20:02:02   1951s] #
[06/22 20:02:02   1951s] #Routing constraints summary of the whole design:
[06/22 20:02:02   1951s] #----------------------------------------------------------------------------------------
[06/22 20:02:02   1951s] #        Rules   Pref Extra Space   Shielding   Pref Layer   Avoid Detour   Unconstrained  
[06/22 20:02:02   1951s] #----------------------------------------------------------------------------------------
[06/22 20:02:02   1951s] #      Default                201           0            0              0           55196  
[06/22 20:02:02   1951s] #     CTS_2W1S                  0           0          245            245               0  
[06/22 20:02:02   1951s] #     CTS_2W2S                  0         262            0              0               0  
[06/22 20:02:02   1951s] #----------------------------------------------------------------------------------------
[06/22 20:02:02   1951s] #        Total                201         262          245            245           55196  
[06/22 20:02:02   1951s] #----------------------------------------------------------------------------------------
[06/22 20:02:02   1951s] #
[06/22 20:02:02   1951s] #
[06/22 20:02:02   1951s] #  Congestion Analysis: (blocked Gcells are excluded)
[06/22 20:02:02   1951s] #
[06/22 20:02:02   1951s] #                 OverCon       OverCon          
[06/22 20:02:02   1951s] #                  #Gcell        #Gcell    %Gcell
[06/22 20:02:02   1951s] #     Layer           (1)           (2)   OverCon
[06/22 20:02:02   1951s] #  ----------------------------------------------
[06/22 20:02:02   1951s] #  METAL1        0(0.00%)      0(0.00%)   (0.00%)
[06/22 20:02:02   1951s] #  METAL2        0(0.00%)      1(0.00%)   (0.00%)
[06/22 20:02:02   1951s] #  METAL3        0(0.00%)      0(0.00%)   (0.00%)
[06/22 20:02:02   1951s] #  METAL4        0(0.00%)      0(0.00%)   (0.00%)
[06/22 20:02:02   1951s] #  METAL5        0(0.00%)      0(0.00%)   (0.00%)
[06/22 20:02:02   1951s] #  METAL6        0(0.00%)      0(0.00%)   (0.00%)
[06/22 20:02:02   1951s] #  METAL7        0(0.00%)      0(0.00%)   (0.00%)
[06/22 20:02:02   1951s] #  METAL8        0(0.00%)      0(0.00%)   (0.00%)
[06/22 20:02:02   1951s] #  ----------------------------------------------
[06/22 20:02:02   1951s] #     Total      0(0.00%)      1(0.00%)   (0.00%)
[06/22 20:02:02   1951s] #
[06/22 20:02:02   1951s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 2
[06/22 20:02:02   1951s] #  Overflow after GR: 0.00% H + 0.00% V
[06/22 20:02:02   1951s] #
[06/22 20:02:02   1951s] #Complete Global Routing.
[06/22 20:02:02   1951s] #Total number of nets with non-default rule or having extra spacing = 709
[06/22 20:02:02   1951s] #Total wire length = 5546238 um.
[06/22 20:02:02   1951s] #Total half perimeter of net bounding box = 3691080 um.
[06/22 20:02:02   1951s] #Total wire length on LAYER METAL1 = 70426 um.
[06/22 20:02:02   1951s] #Total wire length on LAYER METAL2 = 602168 um.
[06/22 20:02:02   1951s] #Total wire length on LAYER METAL3 = 901154 um.
[06/22 20:02:02   1951s] #Total wire length on LAYER METAL4 = 969714 um.
[06/22 20:02:02   1951s] #Total wire length on LAYER METAL5 = 975381 um.
[06/22 20:02:02   1951s] #Total wire length on LAYER METAL6 = 856073 um.
[06/22 20:02:02   1951s] #Total wire length on LAYER METAL7 = 855304 um.
[06/22 20:02:02   1951s] #Total wire length on LAYER METAL8 = 316018 um.
[06/22 20:02:02   1951s] #Total number of vias = 533109
[06/22 20:02:02   1951s] #Up-Via Summary (total 533109):
[06/22 20:02:02   1951s] #           
[06/22 20:02:02   1951s] #-----------------------
[06/22 20:02:02   1951s] # METAL1         201301
[06/22 20:02:02   1951s] # METAL2         155238
[06/22 20:02:02   1951s] # METAL3          74822
[06/22 20:02:02   1951s] # METAL4          48230
[06/22 20:02:02   1951s] # METAL5          27460
[06/22 20:02:02   1951s] # METAL6          20129
[06/22 20:02:02   1951s] # METAL7           5929
[06/22 20:02:02   1951s] #-----------------------
[06/22 20:02:02   1951s] #                533109 
[06/22 20:02:02   1951s] #
[06/22 20:02:02   1951s] #Max overcon = 2 tracks.
[06/22 20:02:02   1951s] #Total overcon = 0.00%.
[06/22 20:02:02   1951s] #Worst layer Gcell overcon rate = 0.00%.
[06/22 20:02:02   1951s] #
[06/22 20:02:02   1951s] #Global routing statistics:
[06/22 20:02:02   1951s] #Cpu time = 00:00:11
[06/22 20:02:02   1951s] #Elapsed time = 00:00:11
[06/22 20:02:02   1951s] #Increased memory = 18.43 (MB)
[06/22 20:02:02   1951s] #Total memory = 1579.42 (MB)
[06/22 20:02:02   1951s] #Peak memory = 1797.13 (MB)
[06/22 20:02:02   1951s] #
[06/22 20:02:02   1951s] #Finished global routing on Sat Jun 22 20:02:02 2019
[06/22 20:02:02   1951s] #
[06/22 20:02:02   1951s] #
[06/22 20:02:02   1951s] ### route signature (145) = 1515663261
[06/22 20:02:02   1951s] ### violation signature (138) = 1905142130
[06/22 20:02:03   1952s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1566.09 (MB), peak = 1797.13 (MB)
[06/22 20:02:03   1952s] #Start Track Assignment.
[06/22 20:02:07   1956s] #Done with 2 horizontal wires in 2 hboxes and 6 vertical wires in 2 hboxes.
[06/22 20:02:10   1959s] #Done with 0 horizontal wires in 2 hboxes and 1 vertical wires in 2 hboxes.
[06/22 20:02:11   1959s] #Complete Track Assignment.
[06/22 20:02:11   1960s] #Total number of nets with non-default rule or having extra spacing = 709
[06/22 20:02:11   1960s] #Total wire length = 5546243 um.
[06/22 20:02:11   1960s] #Total half perimeter of net bounding box = 3691080 um.
[06/22 20:02:11   1960s] #Total wire length on LAYER METAL1 = 70427 um.
[06/22 20:02:11   1960s] #Total wire length on LAYER METAL2 = 602170 um.
[06/22 20:02:11   1960s] #Total wire length on LAYER METAL3 = 901156 um.
[06/22 20:02:11   1960s] #Total wire length on LAYER METAL4 = 969714 um.
[06/22 20:02:11   1960s] #Total wire length on LAYER METAL5 = 975380 um.
[06/22 20:02:11   1960s] #Total wire length on LAYER METAL6 = 856074 um.
[06/22 20:02:11   1960s] #Total wire length on LAYER METAL7 = 855304 um.
[06/22 20:02:11   1960s] #Total wire length on LAYER METAL8 = 316018 um.
[06/22 20:02:11   1960s] #Total number of vias = 533109
[06/22 20:02:11   1960s] #Up-Via Summary (total 533109):
[06/22 20:02:11   1960s] #           
[06/22 20:02:11   1960s] #-----------------------
[06/22 20:02:11   1960s] # METAL1         201301
[06/22 20:02:11   1960s] # METAL2         155238
[06/22 20:02:11   1960s] # METAL3          74822
[06/22 20:02:11   1960s] # METAL4          48230
[06/22 20:02:11   1960s] # METAL5          27460
[06/22 20:02:11   1960s] # METAL6          20129
[06/22 20:02:11   1960s] # METAL7           5929
[06/22 20:02:11   1960s] #-----------------------
[06/22 20:02:11   1960s] #                533109 
[06/22 20:02:11   1960s] #
[06/22 20:02:11   1960s] ### route signature (149) = 1569037652
[06/22 20:02:11   1960s] ### violation signature (142) = 1905142130
[06/22 20:02:11   1960s] #cpu time = 00:00:08, elapsed time = 00:00:08, memory = 1737.64 (MB), peak = 1797.13 (MB)
[06/22 20:02:11   1960s] #
[06/22 20:02:11   1960s] #number of short segments in preferred routing layers
[06/22 20:02:11   1960s] #	
[06/22 20:02:11   1960s] #	
[06/22 20:02:11   1960s] #
[06/22 20:02:11   1960s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[06/22 20:02:11   1960s] #Cpu time = 00:00:23
[06/22 20:02:11   1960s] #Elapsed time = 00:00:23
[06/22 20:02:11   1960s] #Increased memory = 182.36 (MB)
[06/22 20:02:11   1960s] #Total memory = 1737.64 (MB)
[06/22 20:02:11   1960s] #Peak memory = 1797.13 (MB)
[06/22 20:02:12   1961s] ### max drc and si pitch = 5880 (  2.9400 um) MT-safe pitch = 5600 (  2.8000 um) patch pitch = 11920 (  5.9600 um)
[06/22 20:02:13   1962s] #
[06/22 20:02:13   1962s] #Start Detail Routing..
[06/22 20:02:13   1962s] #start initial detail routing ...
[06/22 20:02:14   1963s] # ECO: 0.0% of the total area was rechecked for DRC, and 0.6% required routing.
[06/22 20:02:15   1964s] #   number of violations = 3
[06/22 20:02:15   1964s] #
[06/22 20:02:15   1964s] #    By Layer and Type :
[06/22 20:02:15   1964s] #	          Short   CShort   Totals
[06/22 20:02:15   1964s] #	METAL1        0        1        1
[06/22 20:02:15   1964s] #	METAL2        2        0        2
[06/22 20:02:15   1964s] #	Totals        2        1        3
[06/22 20:02:15   1964s] #4 out of 52363 instances (0.0%) need to be verified(marked ipoed), dirty area=0.0%.
[06/22 20:02:15   1964s] #0.2% of the total area is being checked for drcs
[06/22 20:02:15   1964s] #0.2% of the total area was checked
[06/22 20:02:16   1964s] #   number of violations = 23
[06/22 20:02:16   1964s] #
[06/22 20:02:16   1964s] #    By Layer and Type :
[06/22 20:02:16   1964s] #	         MetSpc    Short   CShort   Totals
[06/22 20:02:16   1964s] #	METAL1        7       13        1       21
[06/22 20:02:16   1964s] #	METAL2        0        2        0        2
[06/22 20:02:16   1964s] #	Totals        7       15        1       23
[06/22 20:02:16   1964s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1673.01 (MB), peak = 1797.13 (MB)
[06/22 20:02:16   1964s] #start 1st optimization iteration ...
[06/22 20:02:18   1967s] #   number of violations = 1
[06/22 20:02:18   1967s] #
[06/22 20:02:18   1967s] #    By Layer and Type :
[06/22 20:02:18   1967s] #	          Short   Totals
[06/22 20:02:18   1967s] #	METAL1        0        0
[06/22 20:02:18   1967s] #	METAL2        1        1
[06/22 20:02:18   1967s] #	Totals        1        1
[06/22 20:02:18   1967s] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1685.39 (MB), peak = 1797.13 (MB)
[06/22 20:02:18   1967s] #start 2nd optimization iteration ...
[06/22 20:02:19   1967s] #   number of violations = 1
[06/22 20:02:19   1967s] #
[06/22 20:02:19   1967s] #    By Layer and Type :
[06/22 20:02:19   1967s] #	         MetSpc   Totals
[06/22 20:02:19   1967s] #	METAL1        0        0
[06/22 20:02:19   1967s] #	METAL2        1        1
[06/22 20:02:19   1967s] #	Totals        1        1
[06/22 20:02:19   1967s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1685.75 (MB), peak = 1797.13 (MB)
[06/22 20:02:19   1967s] #start 3rd optimization iteration ...
[06/22 20:02:19   1968s] #   number of violations = 0
[06/22 20:02:19   1968s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1685.88 (MB), peak = 1797.13 (MB)
[06/22 20:02:19   1968s] #Complete Detail Routing.
[06/22 20:02:19   1968s] #Total number of nets with non-default rule or having extra spacing = 709
[06/22 20:02:19   1968s] #Total wire length = 5546176 um.
[06/22 20:02:19   1968s] #Total half perimeter of net bounding box = 3691080 um.
[06/22 20:02:19   1968s] #Total wire length on LAYER METAL1 = 70418 um.
[06/22 20:02:19   1968s] #Total wire length on LAYER METAL2 = 602145 um.
[06/22 20:02:19   1968s] #Total wire length on LAYER METAL3 = 901159 um.
[06/22 20:02:19   1968s] #Total wire length on LAYER METAL4 = 969737 um.
[06/22 20:02:19   1968s] #Total wire length on LAYER METAL5 = 975373 um.
[06/22 20:02:19   1968s] #Total wire length on LAYER METAL6 = 856036 um.
[06/22 20:02:19   1968s] #Total wire length on LAYER METAL7 = 855304 um.
[06/22 20:02:19   1968s] #Total wire length on LAYER METAL8 = 316004 um.
[06/22 20:02:19   1968s] #Total number of vias = 533121
[06/22 20:02:19   1968s] #Up-Via Summary (total 533121):
[06/22 20:02:19   1968s] #           
[06/22 20:02:19   1968s] #-----------------------
[06/22 20:02:19   1968s] # METAL1         201303
[06/22 20:02:19   1968s] # METAL2         155245
[06/22 20:02:19   1968s] # METAL3          74827
[06/22 20:02:19   1968s] # METAL4          48230
[06/22 20:02:19   1968s] # METAL5          27458
[06/22 20:02:19   1968s] # METAL6          20129
[06/22 20:02:19   1968s] # METAL7           5929
[06/22 20:02:19   1968s] #-----------------------
[06/22 20:02:19   1968s] #                533121 
[06/22 20:02:19   1968s] #
[06/22 20:02:19   1968s] #Total number of DRC violations = 0
[06/22 20:02:20   1969s] ### route signature (162) = 1113795480
[06/22 20:02:20   1969s] ### violation signature (155) = 1905142130
[06/22 20:02:20   1969s] #Cpu time = 00:00:08
[06/22 20:02:20   1969s] #Elapsed time = 00:00:08
[06/22 20:02:20   1969s] #Increased memory = -145.09 (MB)
[06/22 20:02:20   1969s] #Total memory = 1592.55 (MB)
[06/22 20:02:20   1969s] #Peak memory = 1797.13 (MB)
[06/22 20:02:20   1969s] #
[06/22 20:02:20   1969s] #start routing for process antenna violation fix ...
[06/22 20:02:21   1970s] ### max drc and si pitch = 5880 (  2.9400 um) MT-safe pitch = 5600 (  2.8000 um) patch pitch = 11920 (  5.9600 um)
[06/22 20:02:22   1971s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1619.12 (MB), peak = 1797.13 (MB)
[06/22 20:02:22   1971s] #
[06/22 20:02:22   1971s] #Total number of nets with non-default rule or having extra spacing = 709
[06/22 20:02:22   1971s] #Total wire length = 5546176 um.
[06/22 20:02:22   1971s] #Total half perimeter of net bounding box = 3691080 um.
[06/22 20:02:22   1971s] #Total wire length on LAYER METAL1 = 70418 um.
[06/22 20:02:22   1971s] #Total wire length on LAYER METAL2 = 602145 um.
[06/22 20:02:22   1971s] #Total wire length on LAYER METAL3 = 901159 um.
[06/22 20:02:22   1971s] #Total wire length on LAYER METAL4 = 969737 um.
[06/22 20:02:22   1971s] #Total wire length on LAYER METAL5 = 975373 um.
[06/22 20:02:22   1971s] #Total wire length on LAYER METAL6 = 856036 um.
[06/22 20:02:22   1971s] #Total wire length on LAYER METAL7 = 855304 um.
[06/22 20:02:22   1971s] #Total wire length on LAYER METAL8 = 316004 um.
[06/22 20:02:22   1971s] #Total number of vias = 533121
[06/22 20:02:22   1971s] #Up-Via Summary (total 533121):
[06/22 20:02:22   1971s] #           
[06/22 20:02:22   1971s] #-----------------------
[06/22 20:02:22   1971s] # METAL1         201303
[06/22 20:02:22   1971s] # METAL2         155245
[06/22 20:02:22   1971s] # METAL3          74827
[06/22 20:02:22   1971s] # METAL4          48230
[06/22 20:02:22   1971s] # METAL5          27458
[06/22 20:02:22   1971s] # METAL6          20129
[06/22 20:02:22   1971s] # METAL7           5929
[06/22 20:02:22   1971s] #-----------------------
[06/22 20:02:22   1971s] #                533121 
[06/22 20:02:22   1971s] #
[06/22 20:02:22   1971s] #Total number of DRC violations = 0
[06/22 20:02:22   1971s] #Total number of net violated process antenna rule = 0
[06/22 20:02:22   1971s] #
[06/22 20:02:22   1971s] ### route signature (165) = 1987525957
[06/22 20:02:22   1971s] ### violation signature (158) = 1905142130
[06/22 20:02:27   1976s] #
[06/22 20:02:27   1976s] #Total number of nets with non-default rule or having extra spacing = 709
[06/22 20:02:27   1976s] #Total wire length = 5546176 um.
[06/22 20:02:27   1976s] #Total half perimeter of net bounding box = 3691080 um.
[06/22 20:02:27   1976s] #Total wire length on LAYER METAL1 = 70418 um.
[06/22 20:02:27   1976s] #Total wire length on LAYER METAL2 = 602145 um.
[06/22 20:02:27   1976s] #Total wire length on LAYER METAL3 = 901159 um.
[06/22 20:02:27   1976s] #Total wire length on LAYER METAL4 = 969737 um.
[06/22 20:02:27   1976s] #Total wire length on LAYER METAL5 = 975373 um.
[06/22 20:02:27   1976s] #Total wire length on LAYER METAL6 = 856036 um.
[06/22 20:02:27   1976s] #Total wire length on LAYER METAL7 = 855304 um.
[06/22 20:02:27   1976s] #Total wire length on LAYER METAL8 = 316004 um.
[06/22 20:02:27   1976s] #Total number of vias = 533121
[06/22 20:02:27   1976s] #Up-Via Summary (total 533121):
[06/22 20:02:27   1976s] #           
[06/22 20:02:27   1976s] #-----------------------
[06/22 20:02:27   1976s] # METAL1         201303
[06/22 20:02:27   1976s] # METAL2         155245
[06/22 20:02:27   1976s] # METAL3          74827
[06/22 20:02:27   1976s] # METAL4          48230
[06/22 20:02:27   1976s] # METAL5          27458
[06/22 20:02:27   1976s] # METAL6          20129
[06/22 20:02:27   1976s] # METAL7           5929
[06/22 20:02:27   1976s] #-----------------------
[06/22 20:02:27   1976s] #                533121 
[06/22 20:02:27   1976s] #
[06/22 20:02:27   1976s] #Total number of DRC violations = 0
[06/22 20:02:27   1976s] #Total number of net violated process antenna rule = 0
[06/22 20:02:27   1976s] #
[06/22 20:02:27   1976s] #Analyzing shielding information. 
[06/22 20:02:27   1976s] #ECO shield region = 0.50% (per shield region), 1.15% (per design) 
[06/22 20:02:27   1976s] #Total shield nets = 263, extracted = 3, non-dirty nets = 260 no-existing-shield-wire nets = 0 skip-routing nets = 0.
[06/22 20:02:27   1976s] #  Total shield net = 263 (one-side = 0, hf = 0 ), 3 nets need to be shielded.
[06/22 20:02:27   1976s] #  Bottom shield layer is layer 1.
[06/22 20:02:27   1976s] #  Bottom routing layer for shield is layer 1.
[06/22 20:02:27   1976s] #  Start shielding step 1
[06/22 20:02:27   1976s] #    cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1619.55 (MB), peak = 1797.13 (MB)
[06/22 20:02:27   1976s] #  Finished shielding step 1
[06/22 20:02:27   1976s] #  Start shielding step 2
[06/22 20:02:28   1977s] #    Inner loop #1
[06/22 20:02:29   1978s] #    Inner loop #2
[06/22 20:02:30   1978s] #    cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1623.95 (MB), peak = 1797.13 (MB)
[06/22 20:02:30   1979s] #    cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1619.33 (MB), peak = 1797.13 (MB)
[06/22 20:02:30   1979s] #  Finished shielding step 2 
[06/22 20:02:31   1980s] #  Start shielding step 3
[06/22 20:02:31   1980s] #      Start loop 1
[06/22 20:02:31   1980s] #        cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1651.32 (MB), peak = 1797.13 (MB)
[06/22 20:02:31   1980s] #      Finished loop 1
[06/22 20:02:31   1980s] #  Finished shielding step 3
[06/22 20:02:31   1980s] #    Start shielding step 4
[06/22 20:02:32   1981s] #    Inner loop #1
[06/22 20:02:33   1982s] #    cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1648.20 (MB), peak = 1797.13 (MB)
[06/22 20:02:33   1982s] #    Finished shielding step 4
[06/22 20:02:33   1982s] #    cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1648.21 (MB), peak = 1797.13 (MB)
[06/22 20:02:33   1982s] ### route signature (182) = 1987525957
[06/22 20:02:33   1982s] ### violation signature (175) = 1905142130
[06/22 20:02:33   1982s] #-----------------------------------------.
[06/22 20:02:33   1982s] #
[06/22 20:02:33   1982s] #	Shielding Summary
[06/22 20:02:33   1982s] #-----------------------------------------.
[06/22 20:02:33   1982s] #Primary shielding net(s): VSS 
[06/22 20:02:33   1982s] #Opportunistic shielding net(s): VDD
[06/22 20:02:33   1982s] #
[06/22 20:02:34   1983s] #Number of nets with shield attribute: 263
[06/22 20:02:34   1983s] #Number of nets reported: 262
[06/22 20:02:34   1983s] #Number of nets without shielding: 1
[06/22 20:02:34   1983s] #Average ratio                   : 0.884
[06/22 20:02:34   1983s] #
[06/22 20:02:34   1983s] # Name         Length    Shield    Ratio
[06/22 20:02:34   1983s] #METAL1:         0.2        0.0     0.066
[06/22 20:02:34   1983s] #METAL2:         3.4        4.0     0.588
[06/22 20:02:34   1983s] #METAL3:         5.8        7.4     0.637
[06/22 20:02:34   1983s] #METAL4:         1.2        1.6     0.666
[06/22 20:02:34   1983s] #METAL5:         1.3        1.7     0.665
[06/22 20:02:34   1983s] #METAL6:        27.0       52.1     0.965
[06/22 20:02:34   1983s] #METAL7:        25.1       46.4     0.923
[06/22 20:02:34   1983s] #METAL8:         0.4        0.6     0.773
[06/22 20:02:34   1983s] #-----------------------------------------
[06/22 20:02:34   1983s] #Done Shielding:    cpu time = 00:00:07, elapsed time = 00:00:07, memory = 1653.68 (MB), peak = 1797.13 (MB)
[06/22 20:02:34   1983s] #Set shielded net as skip routing for Post Route optimization.
[06/22 20:02:36   1985s] ### max drc and si pitch = 5880 (  2.9400 um) MT-safe pitch = 5600 (  2.8000 um) patch pitch = 11920 (  5.9600 um)
[06/22 20:02:37   1986s] #
[06/22 20:02:37   1986s] #Start Post Route wire spreading..
[06/22 20:02:37   1986s] #
[06/22 20:02:37   1986s] #Start data preparation for wire spreading...
[06/22 20:02:37   1986s] #
[06/22 20:02:37   1986s] #Data preparation is done on Sat Jun 22 20:02:37 2019
[06/22 20:02:37   1986s] #
[06/22 20:02:40   1989s] #
[06/22 20:02:40   1989s] #Start Post Route Wire Spread.
[06/22 20:02:49   1998s] #Done with 1553 horizontal wires in 3 hboxes and 502 vertical wires in 3 hboxes.
[06/22 20:02:49   1998s] #Complete Post Route Wire Spread.
[06/22 20:02:49   1998s] #
[06/22 20:02:50   1998s] #Total number of nets with non-default rule or having extra spacing = 446
[06/22 20:02:50   1998s] #Total wire length = 5529325 um.
[06/22 20:02:50   1998s] #Total half perimeter of net bounding box = 3673863 um.
[06/22 20:02:50   1998s] #Total wire length on LAYER METAL1 = 70374 um.
[06/22 20:02:50   1998s] #Total wire length on LAYER METAL2 = 601257 um.
[06/22 20:02:50   1998s] #Total wire length on LAYER METAL3 = 899632 um.
[06/22 20:02:50   1998s] #Total wire length on LAYER METAL4 = 969417 um.
[06/22 20:02:50   1998s] #Total wire length on LAYER METAL5 = 975042 um.
[06/22 20:02:50   1998s] #Total wire length on LAYER METAL6 = 848970 um.
[06/22 20:02:50   1998s] #Total wire length on LAYER METAL7 = 848723 um.
[06/22 20:02:50   1998s] #Total wire length on LAYER METAL8 = 315910 um.
[06/22 20:02:50   1998s] #Total number of vias = 530114
[06/22 20:02:50   1998s] #Up-Via Summary (total 530114):
[06/22 20:02:50   1998s] #           
[06/22 20:02:50   1998s] #-----------------------
[06/22 20:02:50   1998s] # METAL1         200532
[06/22 20:02:50   1998s] # METAL2         154495
[06/22 20:02:50   1998s] # METAL3          74387
[06/22 20:02:50   1998s] # METAL4          47867
[06/22 20:02:50   1998s] # METAL5          27102
[06/22 20:02:50   1998s] # METAL6          19807
[06/22 20:02:50   1998s] # METAL7           5924
[06/22 20:02:50   1998s] #-----------------------
[06/22 20:02:50   1998s] #                530114 
[06/22 20:02:50   1998s] #
[06/22 20:02:50   1999s] ### route signature (186) =  217194235
[06/22 20:02:50   1999s] ### violation signature (179) = 1905142130
[06/22 20:02:52   2001s] #   number of violations = 0
[06/22 20:02:52   2001s] #cpu time = 00:00:15, elapsed time = 00:00:15, memory = 1756.04 (MB), peak = 1797.13 (MB)
[06/22 20:02:52   2001s] #CELL_VIEW CONV,init has no DRC violation.
[06/22 20:02:52   2001s] #Total number of DRC violations = 0
[06/22 20:02:52   2001s] #Total number of net violated process antenna rule = 0
[06/22 20:02:52   2001s] #Post Route wire spread is done.
[06/22 20:02:52   2001s] #-----------------------------------------.
[06/22 20:02:52   2001s] #
[06/22 20:02:52   2001s] #	Shielding Summary
[06/22 20:02:52   2001s] #-----------------------------------------.
[06/22 20:02:52   2001s] #Primary shielding net(s): VSS 
[06/22 20:02:52   2001s] #Opportunistic shielding net(s): VDD
[06/22 20:02:52   2001s] #
[06/22 20:02:53   2002s] #Number of nets with shield attribute: 263
[06/22 20:02:53   2002s] #Number of nets reported: 262
[06/22 20:02:53   2002s] #Number of nets without shielding: 1
[06/22 20:02:53   2002s] #Average ratio                   : 0.884
[06/22 20:02:53   2002s] #
[06/22 20:02:53   2002s] # Name         Length    Shield    Ratio
[06/22 20:02:53   2002s] #METAL1:         0.2        0.0     0.066
[06/22 20:02:53   2002s] #METAL2:         3.4        4.0     0.588
[06/22 20:02:53   2002s] #METAL3:         5.8        7.4     0.637
[06/22 20:02:53   2002s] #METAL4:         1.2        1.6     0.666
[06/22 20:02:53   2002s] #METAL5:         1.3        1.7     0.665
[06/22 20:02:53   2002s] #METAL6:        27.0       52.1     0.965
[06/22 20:02:53   2002s] #METAL7:        25.1       46.4     0.923
[06/22 20:02:53   2002s] #METAL8:         0.4        0.6     0.773
[06/22 20:02:53   2002s] #-----------------------------------------
[06/22 20:02:53   2002s] #Total number of nets with non-default rule or having extra spacing = 709
[06/22 20:02:53   2002s] #Total wire length = 5546199 um.
[06/22 20:02:53   2002s] #Total half perimeter of net bounding box = 3691080 um.
[06/22 20:02:53   2002s] #Total wire length on LAYER METAL1 = 70418 um.
[06/22 20:02:53   2002s] #Total wire length on LAYER METAL2 = 602149 um.
[06/22 20:02:53   2002s] #Total wire length on LAYER METAL3 = 901163 um.
[06/22 20:02:53   2002s] #Total wire length on LAYER METAL4 = 969741 um.
[06/22 20:02:53   2002s] #Total wire length on LAYER METAL5 = 975378 um.
[06/22 20:02:53   2002s] #Total wire length on LAYER METAL6 = 856039 um.
[06/22 20:02:53   2002s] #Total wire length on LAYER METAL7 = 855306 um.
[06/22 20:02:53   2002s] #Total wire length on LAYER METAL8 = 316006 um.
[06/22 20:02:53   2002s] #Total number of vias = 533121
[06/22 20:02:53   2002s] #Up-Via Summary (total 533121):
[06/22 20:02:53   2002s] #           
[06/22 20:02:53   2002s] #-----------------------
[06/22 20:02:53   2002s] # METAL1         201303
[06/22 20:02:53   2002s] # METAL2         155245
[06/22 20:02:53   2002s] # METAL3          74827
[06/22 20:02:53   2002s] # METAL4          48230
[06/22 20:02:53   2002s] # METAL5          27458
[06/22 20:02:53   2002s] # METAL6          20129
[06/22 20:02:53   2002s] # METAL7           5929
[06/22 20:02:53   2002s] #-----------------------
[06/22 20:02:53   2002s] #                533121 
[06/22 20:02:53   2002s] #
[06/22 20:02:53   2002s] ### route signature (188) =  217194235
[06/22 20:02:53   2002s] ### violation signature (181) = 1905142130
[06/22 20:02:53   2002s] #detailRoute Statistics:
[06/22 20:02:53   2002s] #Cpu time = 00:00:42
[06/22 20:02:53   2002s] #Elapsed time = 00:00:42
[06/22 20:02:53   2002s] #Increased memory = -81.15 (MB)
[06/22 20:02:53   2002s] #Total memory = 1656.48 (MB)
[06/22 20:02:53   2002s] #Peak memory = 1797.13 (MB)
[06/22 20:02:53   2002s] #Updating routing design signature
[06/22 20:02:53   2002s] #Created 675 library cell signatures
[06/22 20:02:53   2002s] #Created 55945 NETS and 0 SPECIALNETS signatures
[06/22 20:02:53   2002s] #Created 52363 instance signatures
[06/22 20:02:53   2002s] #Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1657.52 (MB), peak = 1797.13 (MB)
[06/22 20:02:53   2002s] #Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1657.53 (MB), peak = 1797.13 (MB)
[06/22 20:02:54   2003s] ### export route signature (189) =  217194235
[06/22 20:02:55   2004s] ### export violation signature (182) = 1905142130
[06/22 20:02:56   2005s] #
[06/22 20:02:56   2005s] #globalDetailRoute statistics:
[06/22 20:02:56   2005s] #Cpu time = 00:01:13
[06/22 20:02:56   2005s] #Elapsed time = 00:01:13
[06/22 20:02:56   2005s] #Increased memory = -8.88 (MB)
[06/22 20:02:56   2005s] #Total memory = 1605.04 (MB)
[06/22 20:02:56   2005s] #Peak memory = 1797.13 (MB)
[06/22 20:02:56   2005s] #Number of warnings = 29
[06/22 20:02:56   2005s] #Total number of warnings = 182
[06/22 20:02:56   2005s] #Number of fails = 0
[06/22 20:02:56   2005s] #Total number of fails = 0
[06/22 20:02:56   2005s] #Complete globalDetailRoute on Sat Jun 22 20:02:56 2019
[06/22 20:02:56   2005s] #
[06/22 20:02:56   2005s] ### 
[06/22 20:02:56   2005s] ###   Scalability Statistics
[06/22 20:02:56   2005s] ### 
[06/22 20:02:56   2005s] ### ------------------------+----------------+----------------+----------------+
[06/22 20:02:56   2005s] ###   globalDetailRoute     |        cpu time|    elapsed time|     scalability|
[06/22 20:02:56   2005s] ### ------------------------+----------------+----------------+----------------+
[06/22 20:02:56   2005s] ###   Data Preparation      |        00:00:03|        00:00:03|             1.0|
[06/22 20:02:56   2005s] ###   Global Routing        |        00:00:11|        00:00:11|             1.0|
[06/22 20:02:56   2005s] ###   Track Assignment      |        00:00:08|        00:00:08|             1.0|
[06/22 20:02:56   2005s] ###   Detail Routing        |        00:00:08|        00:00:08|             1.0|
[06/22 20:02:56   2005s] ###   Antenna Fixing        |        00:00:07|        00:00:07|             1.0|
[06/22 20:02:56   2005s] ###   Shielding             |        00:00:07|        00:00:07|             1.0|
[06/22 20:02:56   2005s] ###   Total                 |        00:01:13|        00:01:13|             1.0|
[06/22 20:02:56   2005s] ### ------------------------+----------------+----------------+----------------+
[06/22 20:02:56   2005s] ### 
[06/22 20:02:56   2005s] **optDesign ... cpu = 0:03:27, real = 0:03:28, mem = 1560.8M, totSessionCpu=0:33:26 **
[06/22 20:02:56   2005s] -routeWithEco false                       # bool, default=false, user setting
[06/22 20:02:56   2005s] -routeSelectedNetOnly false               # bool, default=false
[06/22 20:02:56   2005s] -routeWithTimingDriven true               # bool, default=false, user setting
[06/22 20:02:56   2005s] -routeWithSiDriven true                   # bool, default=false, user setting
[06/22 20:02:56   2005s] Extraction called for design 'CONV' of instances=52363 and nets=55945 using extraction engine 'postRoute' at effort level 'low' .
[06/22 20:02:56   2005s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[06/22 20:02:56   2005s] Type 'man IMPEXT-3530' for more detail.
[06/22 20:02:56   2005s] PostRoute (effortLevel low) RC Extraction called for design CONV.
[06/22 20:02:56   2005s] RC Extraction called in multi-corner(1) mode.
[06/22 20:02:56   2005s] Process corner(s) are loaded.
[06/22 20:02:56   2005s]  Corner: RC_corner
[06/22 20:02:56   2005s] extractDetailRC Option : -outfile /tmp/innovus_temp_77778_cad29_b05069_rUFh5L/CONV_77778_uKqVR1.rcdb.d -maxResLength 200  -extended
[06/22 20:02:56   2005s] RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
[06/22 20:02:56   2005s]       RC Corner Indexes            0   
[06/22 20:02:56   2005s] Capacitance Scaling Factor   : 1.00000 
[06/22 20:02:56   2005s] Coupling Cap. Scaling Factor : 1.00000 
[06/22 20:02:56   2005s] Resistance Scaling Factor    : 1.00000 
[06/22 20:02:56   2005s] Clock Cap. Scaling Factor    : 1.00000 
[06/22 20:02:56   2005s] Clock Res. Scaling Factor    : 1.00000 
[06/22 20:02:56   2005s] Shrink Factor                : 1.00000
[06/22 20:02:58   2007s] Initializing multi-corner capacitance tables ... 
[06/22 20:02:58   2007s] Initializing multi-corner resistance tables ...
[06/22 20:02:58   2007s] Checking LVS Completed (CPU Time= 0:00:00.4  MEM= 1820.6M)
[06/22 20:02:59   2008s] Creating parasitic data file '/tmp/innovus_temp_77778_cad29_b05069_rUFh5L/CONV_77778_uKqVR1.rcdb.d' for storing RC.
[06/22 20:03:00   2009s] Extracted 10.0002% (CPU Time= 0:00:02.3  MEM= 1888.9M)
[06/22 20:03:00   2010s] Extracted 20.0002% (CPU Time= 0:00:03.0  MEM= 1888.9M)
[06/22 20:03:01   2010s] Extracted 30.0002% (CPU Time= 0:00:03.9  MEM= 1892.9M)
[06/22 20:03:03   2012s] Extracted 40.0002% (CPU Time= 0:00:05.3  MEM= 1892.9M)
[06/22 20:03:04   2013s] Extracted 50.0003% (CPU Time= 0:00:06.2  MEM= 1892.9M)
[06/22 20:03:04   2013s] Extracted 60.0002% (CPU Time= 0:00:06.8  MEM= 1892.9M)
[06/22 20:03:05   2014s] Extracted 70.0002% (CPU Time= 0:00:07.7  MEM= 1892.9M)
[06/22 20:03:07   2016s] Extracted 80.0002% (CPU Time= 0:00:09.1  MEM= 1892.9M)
[06/22 20:03:09   2018s] Extracted 90.0002% (CPU Time= 0:00:11.1  MEM= 1892.9M)
[06/22 20:03:11   2020s] Extracted 100% (CPU Time= 0:00:13.5  MEM= 1892.9M)
[06/22 20:03:12   2020s] Number of Extracted Resistors     : 1370784
[06/22 20:03:12   2020s] Number of Extracted Ground Cap.   : 1351676
[06/22 20:03:12   2020s] Number of Extracted Coupling Cap. : 3593108
[06/22 20:03:12   2020s] Opening parasitic data file '/tmp/innovus_temp_77778_cad29_b05069_rUFh5L/CONV_77778_uKqVR1.rcdb.d' for reading.
[06/22 20:03:12   2020s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[06/22 20:03:12   2020s]  Corner: RC_corner
[06/22 20:03:12   2021s] Checking LVS Completed (CPU Time= 0:00:00.4  MEM= 1849.6M)
[06/22 20:03:12   2021s] Creating parasitic data file '/tmp/innovus_temp_77778_cad29_b05069_rUFh5L/CONV_77778_uKqVR1.rcdb_Filter.rcdb.d' for storing RC.
[06/22 20:03:13   2022s] Closing parasitic data file '/tmp/innovus_temp_77778_cad29_b05069_rUFh5L/CONV_77778_uKqVR1.rcdb.d'. 55910 times net's RC data read were performed.
[06/22 20:03:13   2022s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1849.594M)
[06/22 20:03:13   2022s] Opening parasitic data file '/tmp/innovus_temp_77778_cad29_b05069_rUFh5L/CONV_77778_uKqVR1.rcdb.d' for reading.
[06/22 20:03:13   2022s] processing rcdb (/tmp/innovus_temp_77778_cad29_b05069_rUFh5L/CONV_77778_uKqVR1.rcdb.d) for hinst (top) of cell (CONV);
[06/22 20:03:13   2022s] Lumped Parasitic Loading Completed (total cpu=0:00:00.4, real=0:00:00.0, current mem=1849.594M)
[06/22 20:03:13   2022s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:16.8  Real Time: 0:00:17.0  MEM: 1849.594M)
[06/22 20:03:13   2022s] **optDesign ... cpu = 0:03:44, real = 0:03:45, mem = 1566.1M, totSessionCpu=0:33:43 **
[06/22 20:03:13   2022s] Starting SI iteration 1 using Infinite Timing Windows
[06/22 20:03:13   2022s] Begin IPO call back ...
[06/22 20:03:14   2022s] End IPO call back ...
[06/22 20:03:14   2023s] #################################################################################
[06/22 20:03:14   2023s] # Design Stage: PostRoute
[06/22 20:03:14   2023s] # Design Name: CONV
[06/22 20:03:14   2023s] # Design Mode: 90nm
[06/22 20:03:14   2023s] # Analysis Mode: MMMC OCV 
[06/22 20:03:14   2023s] # Parasitics Mode: SPEF/RCDB
[06/22 20:03:14   2023s] # Signoff Settings: SI On 
[06/22 20:03:14   2023s] #################################################################################
[06/22 20:03:16   2025s] AAE_INFO: 1 threads acquired from CTE.
[06/22 20:03:16   2025s] Setting infinite Tws ...
[06/22 20:03:16   2025s] First Iteration Infinite Tw... 
[06/22 20:03:16   2025s] Calculate early delays in OCV mode...
[06/22 20:03:16   2025s] Calculate late delays in OCV mode...
[06/22 20:03:16   2025s] Topological Sorting (REAL = 0:00:00.0, MEM = 1851.5M, InitMEM = 1843.5M)
[06/22 20:03:16   2025s] Start delay calculation (fullDC) (1 T). (MEM=1851.54)
[06/22 20:03:16   2025s] Initializing multi-corner capacitance tables ... 
[06/22 20:03:16   2025s] Initializing multi-corner resistance tables ...
[06/22 20:03:17   2025s] End AAE Lib Interpolated Model. (MEM=1852.34 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/22 20:03:17   2025s] Opening parasitic data file '/tmp/innovus_temp_77778_cad29_b05069_rUFh5L/CONV_77778_uKqVR1.rcdb.d' for reading.
[06/22 20:03:17   2025s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1852.3M)
[06/22 20:03:17   2025s] AAE_INFO: 1 threads acquired from CTE.
[06/22 20:03:35   2044s] Total number of fetched objects 59779
[06/22 20:03:35   2044s] AAE_INFO-618: Total number of nets in the design is 55945,  100.0 percent of the nets selected for SI analysis
[06/22 20:03:35   2044s] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[06/22 20:03:35   2044s] End delay calculation. (MEM=1897.16 CPU=0:00:18.0 REAL=0:00:18.0)
[06/22 20:03:35   2044s] End delay calculation (fullDC). (MEM=1897.16 CPU=0:00:19.5 REAL=0:00:19.0)
[06/22 20:03:35   2044s] *** CDM Built up (cpu=0:00:21.7  real=0:00:21.0  mem= 1897.2M) ***
[06/22 20:03:37   2046s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1897.2M)
[06/22 20:03:37   2046s] Add other clocks and setupCteToAAEClockMapping during iter 1
[06/22 20:03:38   2046s] Loading CTE timing window is completed (CPU = 0:00:00.3, REAL = 0:00:01.0, MEM = 1897.2M)
[06/22 20:03:38   2046s] Starting SI iteration 2
[06/22 20:03:38   2047s] AAE_INFO: 1 threads acquired from CTE.
[06/22 20:03:38   2047s] Calculate early delays in OCV mode...
[06/22 20:03:38   2047s] Calculate late delays in OCV mode...
[06/22 20:03:38   2047s] Start delay calculation (fullDC) (1 T). (MEM=1905.23)
[06/22 20:03:38   2047s] End AAE Lib Interpolated Model. (MEM=1905.23 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/22 20:03:40   2049s] Glitch Analysis: View av_func_mode_max -- Total Number of Nets Skipped = 0. 
[06/22 20:03:40   2049s] Glitch Analysis: View av_func_mode_max -- Total Number of Nets Analyzed = 59779. 
[06/22 20:03:40   2049s] Total number of fetched objects 59779
[06/22 20:03:40   2049s] AAE_INFO-618: Total number of nets in the design is 55945,  1.5 percent of the nets selected for SI analysis
[06/22 20:03:40   2049s] End delay calculation. (MEM=1924.31 CPU=0:00:01.6 REAL=0:00:02.0)
[06/22 20:03:40   2049s] End delay calculation (fullDC). (MEM=1924.31 CPU=0:00:01.7 REAL=0:00:02.0)
[06/22 20:03:40   2049s] *** CDM Built up (cpu=0:00:01.8  real=0:00:02.0  mem= 1924.3M) ***
[06/22 20:03:42   2051s] *** Done Building Timing Graph (cpu=0:00:29.1 real=0:00:29.0 totSessionCpu=0:34:12 mem=1924.3M)
[06/22 20:03:42   2051s] **optDesign ... cpu = 0:04:13, real = 0:04:14, mem = 1653.6M, totSessionCpu=0:34:12 **
[06/22 20:03:42   2051s] Executing marking Critical Nets1
[06/22 20:03:42   2051s] *** Timing Is met
[06/22 20:03:42   2051s] *** Check timing (0:00:00.1)
[06/22 20:03:42   2051s] Running postRoute recovery in postEcoRoute mode
[06/22 20:03:42   2051s] **optDesign ... cpu = 0:04:14, real = 0:04:14, mem = 1653.6M, totSessionCpu=0:34:12 **
[06/22 20:03:44   2053s]   Timing/DRV Snapshot: (TGT)
[06/22 20:03:44   2053s]      Weighted WNS: 0.000
[06/22 20:03:44   2053s]       All  PG WNS: 0.000
[06/22 20:03:44   2053s]       High PG WNS: 0.000
[06/22 20:03:44   2053s]       All  PG TNS: 0.000
[06/22 20:03:44   2053s]       High PG TNS: 0.000
[06/22 20:03:44   2053s]          Tran DRV: 6
[06/22 20:03:44   2053s]           Cap DRV: 7
[06/22 20:03:44   2053s]        Fanout DRV: 0
[06/22 20:03:44   2053s]            Glitch: 0
[06/22 20:03:44   2053s]    Category Slack: { [L, 0.036] [H, 0.036] }
[06/22 20:03:44   2053s] 
[06/22 20:03:44   2053s] 
[06/22 20:03:44   2053s] Creating Lib Analyzer ...
[06/22 20:03:44   2053s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX3 CLKBUFX2 BUFX2 CLKBUFX4 BUFX4 BUFX3 CLKBUFX6 CLKBUFX8 BUFX6 BUFX8 BUFX12 BUFX16 CLKBUFX12 BUFX20 CLKBUFX16 CLKBUFX20)
[06/22 20:03:44   2053s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 CLKINVX1 INVX3 INVX2 CLKINVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 INVX16 INVX20 CLKINVX12 CLKINVX16 CLKINVX20)
[06/22 20:03:44   2053s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1 DLY3X1 DLY2X1 DLY1X1 DLY4X4 DLY3X4 DLY2X4 DLY1X4)
[06/22 20:03:44   2053s] 
[06/22 20:03:46   2055s] Creating Lib Analyzer, finished. 
[06/22 20:03:46   2055s] Checking setup slack degradation ...
[06/22 20:03:46   2055s] 
[06/22 20:03:46   2055s] Recovery Manager:
[06/22 20:03:46   2055s]   Low  Effort WNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 0.150) - Skip
[06/22 20:03:46   2055s]   High Effort WNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 0.075) - Skip
[06/22 20:03:46   2055s]   Low  Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 50.000) - Skip
[06/22 20:03:46   2055s]   High Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 25.000) - Skip
[06/22 20:03:46   2055s] 
[06/22 20:03:46   2055s] Checking DRV degradation...
[06/22 20:03:46   2055s] 
[06/22 20:03:46   2055s] Recovery Manager:
[06/22 20:03:46   2055s]     Tran DRV degradation : 0 (6 -> 6, Margin 20) - Skip
[06/22 20:03:46   2055s]      Cap DRV degradation : 0 (7 -> 7, Margin 20) - Skip
[06/22 20:03:46   2055s]   Fanout DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[06/22 20:03:46   2055s]       Glitch degradation : 0 (0 -> 0, Margin 20) - Skip
[06/22 20:03:46   2055s] 
[06/22 20:03:46   2055s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[06/22 20:03:46   2055s] *** Finish postRoute recovery in postEcoRoute mode (cpu=0:00:04, real=0:00:04, mem=1866.20M, totSessionCpu=0:34:16).
[06/22 20:03:46   2055s] **optDesign ... cpu = 0:04:17, real = 0:04:18, mem = 1662.9M, totSessionCpu=0:34:16 **
[06/22 20:03:46   2055s] 
[06/22 20:03:46   2055s] Latch borrow mode reset to max_borrow
[06/22 20:03:47   2056s] *** Enable all active views. ***
[06/22 20:03:47   2056s] Reported timing to dir ./timingReports
[06/22 20:03:47   2056s] **optDesign ... cpu = 0:04:19, real = 0:04:19, mem = 1662.9M, totSessionCpu=0:34:17 **
[06/22 20:03:47   2056s] End AAE Lib Interpolated Model. (MEM=1866.2 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/22 20:03:47   2056s] Begin: glitch net info
[06/22 20:03:48   2057s] glitch slack range: number of glitch nets
[06/22 20:03:48   2057s] glitch slack < -0.32 : 0
[06/22 20:03:48   2057s] -0.32 < glitch slack < -0.28 : 0
[06/22 20:03:48   2057s] -0.28 < glitch slack < -0.24 : 0
[06/22 20:03:48   2057s] -0.24 < glitch slack < -0.2 : 0
[06/22 20:03:48   2057s] -0.2 < glitch slack < -0.16 : 0
[06/22 20:03:48   2057s] -0.16 < glitch slack < -0.12 : 0
[06/22 20:03:48   2057s] -0.12 < glitch slack < -0.08 : 0
[06/22 20:03:48   2057s] -0.08 < glitch slack < -0.04 : 0
[06/22 20:03:48   2057s] -0.04 < glitch slack : 0
[06/22 20:03:48   2057s] End: glitch net info
[06/22 20:03:52   2061s] 
------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 av_func_mode_max 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.036  |  0.036  |  0.362  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  11451  |  6051   |  11200  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      7 (7)       |   -0.705   |      7 (7)       |
|   max_tran     |      6 (11)      |   -1.709   |      6 (11)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 74.541%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:04:23, real = 0:04:24, mem = 1652.1M, totSessionCpu=0:34:22 **
[06/22 20:03:52   2061s]  ReSet Options after AAE Based Opt flow 
[06/22 20:03:52   2061s] *** Finished optDesign ***
[06/22 20:03:52   2061s] 
[06/22 20:03:52   2061s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:04:31 real=  0:04:32)
[06/22 20:03:52   2061s] 	OPT_RUNTIME:               Init (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[06/22 20:03:52   2061s] 	OPT_RUNTIME:         Extraction (count =  2): (cpu=0:00:34.0 real=0:00:34.7)
[06/22 20:03:52   2061s] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:55.9 real=0:00:56.8)
[06/22 20:03:52   2061s] 	OPT_RUNTIME:        fixClockDrv (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[06/22 20:03:52   2061s] 	OPT_RUNTIME:        fixClockDrv (count =  1): (cpu=0:00:24.3 real=0:00:24.3)
[06/22 20:03:52   2061s] 	OPT_RUNTIME:             DRVOpt (count =  1): (cpu=0:00:12.3 real=0:00:12.4)
[06/22 20:03:52   2061s] 	OPT_RUNTIME:           setupOpt (count =  1): (cpu=0:00:20.1 real=0:00:20.2)
[06/22 20:03:52   2061s] 	OPT_RUNTIME:   RouterDirectives (count =  1): (cpu=0:00:03.5 real=0:00:03.5)
[06/22 20:03:52   2061s] 	OPT_RUNTIME:           ecoRoute (count =  1): (cpu=  0:01:13 real=  0:01:13)
[06/22 20:03:52   2061s] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:29.2 real=0:00:29.1)
[06/22 20:03:52   2061s] 	OPT_RUNTIME:         LefSafeOpt (count =  1): (cpu=0:00:00.1 real=0:00:00.1)
[06/22 20:03:52   2061s] 	OPT_RUNTIME:           Recovery (count =  1): (cpu=0:00:05.1 real=0:00:05.1)
[06/22 20:03:52   2061s] 	OPT_RUNTIME:              Final (count =  0): (cpu=0:00:00.0 real=0:00:00.0)
[06/22 20:03:52   2061s] Info: pop threads available for lower-level modules during optimization.
[06/22 20:03:52   2061s] Deleting Lib Analyzer.
[06/22 20:03:52   2061s] Opening parasitic data file '/tmp/innovus_temp_77778_cad29_b05069_rUFh5L/CONV_77778_uKqVR1.rcdb.d' for reading.
[06/22 20:03:52   2061s] Closing parasitic data file '/tmp/innovus_temp_77778_cad29_b05069_rUFh5L/CONV_77778_uKqVR1.rcdb.d'. 55910 times net's RC data read were performed.
[06/22 20:03:52   2061s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1870.7M)
[06/22 20:03:52   2061s] Info: Destroy the CCOpt slew target map.
[06/22 20:07:11   2072s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[06/22 20:07:11   2072s] <CMD> timeDesign -postRoute -hold -pathReports -slackReports -numPaths 50 -prefix CONV_postRoute -outDir timingReports
[06/22 20:07:11   2072s]  Reset EOS DB
[06/22 20:07:11   2072s] Ignoring AAE DB Resetting ...
[06/22 20:07:11   2072s] Extraction called for design 'CONV' of instances=52363 and nets=55945 using extraction engine 'postRoute' at effort level 'low' .
[06/22 20:07:11   2072s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[06/22 20:07:11   2072s] Type 'man IMPEXT-3530' for more detail.
[06/22 20:07:11   2072s] PostRoute (effortLevel low) RC Extraction called for design CONV.
[06/22 20:07:11   2072s] RC Extraction called in multi-corner(1) mode.
[06/22 20:07:11   2072s] Process corner(s) are loaded.
[06/22 20:07:11   2072s]  Corner: RC_corner
[06/22 20:07:11   2072s] extractDetailRC Option : -outfile /tmp/innovus_temp_77778_cad29_b05069_rUFh5L/CONV_77778_uKqVR1.rcdb.d -maxResLength 200  -extended
[06/22 20:07:11   2072s] RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
[06/22 20:07:11   2072s]       RC Corner Indexes            0   
[06/22 20:07:11   2072s] Capacitance Scaling Factor   : 1.00000 
[06/22 20:07:11   2072s] Coupling Cap. Scaling Factor : 1.00000 
[06/22 20:07:11   2072s] Resistance Scaling Factor    : 1.00000 
[06/22 20:07:11   2072s] Clock Cap. Scaling Factor    : 1.00000 
[06/22 20:07:11   2072s] Clock Res. Scaling Factor    : 1.00000 
[06/22 20:07:11   2072s] Shrink Factor                : 1.00000
[06/22 20:07:13   2074s] Initializing multi-corner capacitance tables ... 
[06/22 20:07:13   2074s] Initializing multi-corner resistance tables ...
[06/22 20:07:13   2074s] Checking LVS Completed (CPU Time= 0:00:00.4  MEM= 1807.4M)
[06/22 20:07:13   2075s] Creating parasitic data file '/tmp/innovus_temp_77778_cad29_b05069_rUFh5L/CONV_77778_uKqVR1.rcdb.d' for storing RC.
[06/22 20:07:15   2076s] Extracted 10.0002% (CPU Time= 0:00:02.4  MEM= 1871.8M)
[06/22 20:07:15   2077s] Extracted 20.0002% (CPU Time= 0:00:03.1  MEM= 1871.8M)
[06/22 20:07:16   2078s] Extracted 30.0002% (CPU Time= 0:00:04.1  MEM= 1875.8M)
[06/22 20:07:18   2079s] Extracted 40.0002% (CPU Time= 0:00:05.6  MEM= 1875.8M)
[06/22 20:07:19   2080s] Extracted 50.0003% (CPU Time= 0:00:06.6  MEM= 1875.8M)
[06/22 20:07:19   2081s] Extracted 60.0002% (CPU Time= 0:00:07.2  MEM= 1875.8M)
[06/22 20:07:20   2082s] Extracted 70.0002% (CPU Time= 0:00:08.2  MEM= 1875.8M)
[06/22 20:07:22   2083s] Extracted 80.0002% (CPU Time= 0:00:09.6  MEM= 1875.8M)
[06/22 20:07:24   2085s] Extracted 90.0002% (CPU Time= 0:00:11.6  MEM= 1875.8M)
[06/22 20:07:26   2088s] Extracted 100% (CPU Time= 0:00:14.1  MEM= 1875.8M)
[06/22 20:07:27   2088s] Number of Extracted Resistors     : 1370784
[06/22 20:07:27   2088s] Number of Extracted Ground Cap.   : 1351676
[06/22 20:07:27   2088s] Number of Extracted Coupling Cap. : 3593108
[06/22 20:07:27   2088s] Opening parasitic data file '/tmp/innovus_temp_77778_cad29_b05069_rUFh5L/CONV_77778_uKqVR1.rcdb.d' for reading.
[06/22 20:07:27   2088s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[06/22 20:07:27   2088s]  Corner: RC_corner
[06/22 20:07:27   2088s] Checking LVS Completed (CPU Time= 0:00:00.4  MEM= 1843.8M)
[06/22 20:07:27   2088s] Creating parasitic data file '/tmp/innovus_temp_77778_cad29_b05069_rUFh5L/CONV_77778_uKqVR1.rcdb_Filter.rcdb.d' for storing RC.
[06/22 20:07:28   2089s] Closing parasitic data file '/tmp/innovus_temp_77778_cad29_b05069_rUFh5L/CONV_77778_uKqVR1.rcdb.d'. 55910 times net's RC data read were performed.
[06/22 20:07:29   2089s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1843.758M)
[06/22 20:07:29   2089s] Opening parasitic data file '/tmp/innovus_temp_77778_cad29_b05069_rUFh5L/CONV_77778_uKqVR1.rcdb.d' for reading.
[06/22 20:07:29   2089s] processing rcdb (/tmp/innovus_temp_77778_cad29_b05069_rUFh5L/CONV_77778_uKqVR1.rcdb.d) for hinst (top) of cell (CONV);
[06/22 20:07:29   2089s] Lumped Parasitic Loading Completed (total cpu=0:00:00.4, real=0:00:00.0, current mem=1843.758M)
[06/22 20:07:29   2089s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:17.4  Real Time: 0:00:18.0  MEM: 1843.758M)
[06/22 20:07:29   2090s] Effort level <high> specified for reg2reg path_group
[06/22 20:07:31   2092s] Starting SI iteration 1 using Infinite Timing Windows
[06/22 20:07:31   2092s] Begin IPO call back ...
[06/22 20:07:31   2092s] End IPO call back ...
[06/22 20:07:32   2092s] #################################################################################
[06/22 20:07:32   2092s] # Design Stage: PostRoute
[06/22 20:07:32   2092s] # Design Name: CONV
[06/22 20:07:32   2092s] # Design Mode: 90nm
[06/22 20:07:32   2092s] # Analysis Mode: MMMC OCV 
[06/22 20:07:32   2092s] # Parasitics Mode: SPEF/RCDB
[06/22 20:07:32   2092s] # Signoff Settings: SI On 
[06/22 20:07:32   2092s] #################################################################################
[06/22 20:07:32   2093s] AAE_INFO: 1 threads acquired from CTE.
[06/22 20:07:32   2093s] Setting infinite Tws ...
[06/22 20:07:32   2093s] First Iteration Infinite Tw... 
[06/22 20:07:32   2093s] Calculate late delays in OCV mode...
[06/22 20:07:32   2093s] Calculate early delays in OCV mode...
[06/22 20:07:32   2093s] Calculate late delays in OCV mode...
[06/22 20:07:32   2093s] Calculate early delays in OCV mode...
[06/22 20:07:32   2093s] Topological Sorting (REAL = 0:00:00.0, MEM = 1792.3M, InitMEM = 1784.3M)
[06/22 20:07:32   2093s] Start delay calculation (fullDC) (1 T). (MEM=1792.34)
[06/22 20:07:32   2093s] *** Calculating scaling factor for lib_min libraries using the default operating condition of each library.
[06/22 20:07:32   2093s] Initializing multi-corner capacitance tables ... 
[06/22 20:07:32   2093s] Initializing multi-corner resistance tables ...
[06/22 20:07:33   2093s] End AAE Lib Interpolated Model. (MEM=1793.14 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/22 20:07:33   2093s] Opening parasitic data file '/tmp/innovus_temp_77778_cad29_b05069_rUFh5L/CONV_77778_uKqVR1.rcdb.d' for reading.
[06/22 20:07:33   2093s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1793.1M)
[06/22 20:07:33   2093s] AAE_INFO: 1 threads acquired from CTE.
[06/22 20:07:54   2115s] Total number of fetched objects 59779
[06/22 20:07:54   2115s] AAE_INFO-618: Total number of nets in the design is 55945,  100.0 percent of the nets selected for SI analysis
[06/22 20:07:54   2115s] End Timing Check Calculation. (CPU Time=0:00:00.3, Real Time=0:00:00.0)
[06/22 20:07:54   2115s] End delay calculation. (MEM=1829.9 CPU=0:00:20.5 REAL=0:00:20.0)
[06/22 20:07:54   2115s] End delay calculation (fullDC). (MEM=1829.9 CPU=0:00:22.1 REAL=0:00:22.0)
[06/22 20:07:54   2115s] *** CDM Built up (cpu=0:00:22.5  real=0:00:22.0  mem= 1829.9M) ***
[06/22 20:07:57   2117s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1829.9M)
[06/22 20:07:57   2117s] Add other clocks and setupCteToAAEClockMapping during iter 1
[06/22 20:07:57   2118s] Loading CTE timing window is completed (CPU = 0:00:00.3, REAL = 0:00:00.0, MEM = 1829.9M)
[06/22 20:07:57   2118s] Starting SI iteration 2
[06/22 20:07:57   2118s] AAE_INFO: 1 threads acquired from CTE.
[06/22 20:07:57   2118s] Calculate late delays in OCV mode...
[06/22 20:07:57   2118s] Calculate early delays in OCV mode...
[06/22 20:07:57   2118s] Calculate late delays in OCV mode...
[06/22 20:07:57   2118s] Calculate early delays in OCV mode...
[06/22 20:07:57   2118s] Start delay calculation (fullDC) (1 T). (MEM=1837.97)
[06/22 20:07:58   2118s] End AAE Lib Interpolated Model. (MEM=1837.97 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/22 20:07:58   2119s] Glitch Analysis: View av_func_mode_min -- Total Number of Nets Skipped = 0. 
[06/22 20:07:58   2119s] Glitch Analysis: View av_func_mode_min -- Total Number of Nets Analyzed = 50. 
[06/22 20:07:58   2119s] Glitch Analysis: View av_scan_mode_min -- Total Number of Nets Skipped = 0. 
[06/22 20:07:58   2119s] Glitch Analysis: View av_scan_mode_min -- Total Number of Nets Analyzed = 50. 
[06/22 20:07:58   2119s] Total number of fetched objects 59779
[06/22 20:07:58   2119s] AAE_INFO-618: Total number of nets in the design is 55945,  0.0 percent of the nets selected for SI analysis
[06/22 20:07:58   2119s] End delay calculation. (MEM=1857.05 CPU=0:00:00.7 REAL=0:00:00.0)
[06/22 20:07:58   2119s] End delay calculation (fullDC). (MEM=1857.05 CPU=0:00:00.8 REAL=0:00:01.0)
[06/22 20:07:58   2119s] *** CDM Built up (cpu=0:00:00.9  real=0:00:01.0  mem= 1857.1M) ***
[06/22 20:07:59   2120s] *** Done Building Timing Graph (cpu=0:00:28.4 real=0:00:28.0 totSessionCpu=0:35:21 mem=1857.1M)
[06/22 20:08:00   2121s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Hold  views included:
 av_func_mode_min av_scan_mode_min 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.110  |  0.110  |  0.719  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  11451  |  6051   |  11200  |
+--------------------+---------+---------+---------+

Density: 74.541%
------------------------------------------------------------
Reported timing to dir timingReports
[06/22 20:08:01   2122s] Total CPU time: 49.53 sec
[06/22 20:08:01   2122s] Total Real time: 50.0 sec
[06/22 20:08:01   2122s] Total Memory Usage: 1731.753906 Mbytes
[06/22 20:08:01   2122s] Reset AAE Options
[06/22 20:08:46   2124s] <CMD> saveNetlist CONV_APR.v
[06/22 20:08:47   2124s] Writing Netlist "CONV_APR.v" ...
[06/22 20:08:56   2125s] <CMD> all_hold_analysis_views 
[06/22 20:08:56   2125s] <CMD> all_setup_analysis_views 
[06/22 20:09:07   2125s] <CMD> write_sdf CONV_APR.sdf
[06/22 20:09:07   2125s] **WARN: (SDF-808):	The software is currently operating in a high performance mode which optimizes the handling of multiple timing arcs between input and output pin pairs. With the current settings, the SDF file generated will contain the same delay information for all of these arcs. To have the SDF recalculated with explicit pin pair data, you should use the option '-recompute_parallel_arcs'. This setting is recommended for generating SDF for functional  simulation applications.
[06/22 20:09:07   2125s] Starting SI iteration 1 using Infinite Timing Windows
[06/22 20:09:08   2126s] #################################################################################
[06/22 20:09:08   2126s] # Design Stage: PostRoute
[06/22 20:09:08   2126s] # Design Name: CONV
[06/22 20:09:08   2126s] # Design Mode: 90nm
[06/22 20:09:08   2126s] # Analysis Mode: MMMC OCV 
[06/22 20:09:08   2126s] # Parasitics Mode: SPEF/RCDB
[06/22 20:09:08   2126s] # Signoff Settings: SI On 
[06/22 20:09:08   2126s] #################################################################################
[06/22 20:09:10   2128s] AAE_INFO: 1 threads acquired from CTE.
[06/22 20:09:10   2128s] Setting infinite Tws ...
[06/22 20:09:10   2128s] First Iteration Infinite Tw... 
[06/22 20:09:10   2128s] Calculate early delays in OCV mode...
[06/22 20:09:10   2128s] Calculate late delays in OCV mode...
[06/22 20:09:10   2128s] Calculate early delays in OCV mode...
[06/22 20:09:10   2128s] Calculate late delays in OCV mode...
[06/22 20:09:10   2128s] Calculate late delays in OCV mode...
[06/22 20:09:10   2128s] Calculate early delays in OCV mode...
[06/22 20:09:10   2128s] Calculate late delays in OCV mode...
[06/22 20:09:10   2128s] Calculate early delays in OCV mode...
[06/22 20:09:10   2128s] Topological Sorting (REAL = 0:00:00.0, MEM = 1765.6M, InitMEM = 1757.6M)
[06/22 20:09:10   2128s] Start delay calculation (fullDC) (1 T). (MEM=1765.59)
[06/22 20:09:10   2128s] *** Calculating scaling factor for lib_max libraries using the default operating condition of each library.
[06/22 20:09:11   2129s] End AAE Lib Interpolated Model. (MEM=1774.39 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/22 20:09:32   2150s] Total number of fetched objects 59779
[06/22 20:09:32   2150s] AAE_INFO-618: Total number of nets in the design is 55945,  100.0 percent of the nets selected for SI analysis
[06/22 20:09:52   2170s] Total number of fetched objects 59779
[06/22 20:09:52   2170s] AAE_INFO-618: Total number of nets in the design is 55945,  100.0 percent of the nets selected for SI analysis
[06/22 20:09:53   2171s] End Timing Check Calculation. (CPU Time=0:00:00.5, Real Time=0:00:01.0)
[06/22 20:09:53   2171s] End Timing Check Calculation. (CPU Time=0:00:00.5, Real Time=0:00:00.0)
[06/22 20:09:53   2171s] End delay calculation. (MEM=1867.27 CPU=0:00:41.2 REAL=0:00:41.0)
[06/22 20:09:53   2171s] End delay calculation (fullDC). (MEM=1867.27 CPU=0:00:43.3 REAL=0:00:43.0)
[06/22 20:09:53   2171s] *** CDM Built up (cpu=0:00:45.9  real=0:00:45.0  mem= 1867.3M) ***
[06/22 20:09:57   2175s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1867.3M)
[06/22 20:09:57   2175s] Add other clocks and setupCteToAAEClockMapping during iter 1
[06/22 20:09:58   2176s] Loading CTE timing window is completed (CPU = 0:00:00.5, REAL = 0:00:01.0, MEM = 1867.3M)
[06/22 20:09:58   2176s] Starting SI iteration 2
[06/22 20:09:58   2176s] AAE_INFO: 1 threads acquired from CTE.
[06/22 20:09:58   2176s] Calculate early delays in OCV mode...
[06/22 20:09:58   2176s] Calculate late delays in OCV mode...
[06/22 20:09:58   2176s] Calculate early delays in OCV mode...
[06/22 20:09:58   2176s] Calculate late delays in OCV mode...
[06/22 20:09:58   2176s] Calculate late delays in OCV mode...
[06/22 20:09:58   2176s] Calculate early delays in OCV mode...
[06/22 20:09:58   2176s] Calculate late delays in OCV mode...
[06/22 20:09:58   2176s] Calculate early delays in OCV mode...
[06/22 20:09:58   2176s] Start delay calculation (fullDC) (1 T). (MEM=1867.38)
[06/22 20:09:58   2177s] End AAE Lib Interpolated Model. (MEM=1867.38 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/22 20:10:00   2179s] Glitch Analysis: View av_func_mode_max -- Total Number of Nets Skipped = 0. 
[06/22 20:10:00   2179s] Glitch Analysis: View av_func_mode_max -- Total Number of Nets Analyzed = 0. 
[06/22 20:10:00   2179s] Glitch Analysis: View av_scan_mode_max -- Total Number of Nets Skipped = 0. 
[06/22 20:10:00   2179s] Glitch Analysis: View av_scan_mode_max -- Total Number of Nets Analyzed = 0. 
[06/22 20:10:00   2179s] Total number of fetched objects 59779
[06/22 20:10:00   2179s] AAE_INFO-618: Total number of nets in the design is 55945,  1.5 percent of the nets selected for SI analysis
[06/22 20:10:01   2179s] Glitch Analysis: View av_func_mode_min -- Total Number of Nets Skipped = 0. 
[06/22 20:10:01   2179s] Glitch Analysis: View av_func_mode_min -- Total Number of Nets Analyzed = 50. 
[06/22 20:10:01   2179s] Glitch Analysis: View av_scan_mode_min -- Total Number of Nets Skipped = 0. 
[06/22 20:10:01   2179s] Glitch Analysis: View av_scan_mode_min -- Total Number of Nets Analyzed = 50. 
[06/22 20:10:01   2179s] Total number of fetched objects 59779
[06/22 20:10:01   2179s] AAE_INFO-618: Total number of nets in the design is 55945,  0.0 percent of the nets selected for SI analysis
[06/22 20:10:01   2179s] End delay calculation. (MEM=1905.54 CPU=0:00:02.6 REAL=0:00:02.0)
[06/22 20:10:01   2179s] End delay calculation (fullDC). (MEM=1905.54 CPU=0:00:02.8 REAL=0:00:03.0)
[06/22 20:10:01   2179s] *** CDM Built up (cpu=0:00:03.0  real=0:00:03.0  mem= 1905.5M) ***
[06/22 20:11:50   2188s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[06/22 20:11:50   2188s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[06/22 20:11:51   2188s] **WARN: (IMPTCM-77):	Option "-modulePlan" for command getPlaceMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[06/22 20:11:51   2188s] **WARN: (IMPTCM-125):	Option "-checkPinLayerForAccess" for command getPlaceMode is obsolete and will be ignored. It no longer has any effect and should be removed from your script.
[06/22 20:12:05   2189s] <CMD> setEndCapMode -reset
[06/22 20:12:05   2189s] <CMD> setEndCapMode -boundary_tap false
[06/22 20:12:05   2189s] <CMD> setNanoRouteMode -quiet -droutePostRouteWidenWireRule CTS_2W1S
[06/22 20:12:05   2189s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[06/22 20:12:05   2189s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[06/22 20:12:05   2189s] **WARN: (IMPTCM-77):	Option "-envDontUseLicsForThreadings" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[06/22 20:12:05   2189s] **WARN: (IMPTCM-77):	Option "-routeAllowPowerGroundPin" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[06/22 20:12:05   2189s] **WARN: (IMPTCM-77):	Option "-routeAllowPowerGroundPin" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[06/22 20:12:05   2189s] **WARN: (IMPTCM-77):	Option "-routeEcoOnlyInLayers" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[06/22 20:12:05   2189s] <CMD> setNanoRouteMode -quiet -timingEngine CTE
[06/22 20:12:05   2189s] <CMD> setNanoRouteMode -quiet -routeAntennaCellName {}
[06/22 20:12:05   2189s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[06/22 20:12:05   2189s] <CMD> setUsefulSkewMode -maxSkew false -noBoundary false -useCells {BUFX12 BUFX16 BUFX2 BUFX20 BUFX3 BUFX4 BUFX6 BUFX8 CLKBUFX12 CLKBUFX16 CLKBUFX2 CLKBUFX20 CLKBUFX3 CLKBUFX4 CLKBUFX6 CLKBUFX8 DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4 CLKINVX1 CLKINVX12 CLKINVX16 CLKINVX2 CLKINVX20 CLKINVX3 CLKINVX4 CLKINVX6 CLKINVX8 INVX1 INVX12 INVX16 INVX2 INVX20 INVX3 INVX4 INVX6 INVX8 INVXL} -maxAllowedDelay 1
[06/22 20:12:05   2189s] **WARN: (IMPTCM-77):	Option "-modulePlan" for command getPlaceMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[06/22 20:12:05   2189s] <CMD> setStreamOutMode -specifyViaName default -SEvianames false -virtualConnection false -uniquifyCellNamesPrefix false -snapToMGrid false -textSize 1 -version 3
[06/22 20:12:05   2189s] <CMD> setTieHiLoMode -reset
[06/22 20:12:05   2189s] <CMD> setTieHiLoMode -cell {{TIEHI TIELO}} -maxDistance 100 -maxFanOut 10 -honorDontTouch false -createHierPort false
[06/22 20:15:05   2198s] <CMD> streamOut CONV_APR.gds -mapFile ../library/streamOut.map -libName DesignLib -merge { ../library/gds/tpz013g3_v1.1.gds ../library/gds/tsmc13gfsg_fram.gds } -outputMacros -units 1000 -mode ALL
[06/22 20:15:05   2198s] Finding the highest version number among the merge files
[06/22 20:15:05   2198s] Merge file: ../library/gds/tpz013g3_v1.1.gds has version number: 5
[06/22 20:15:05   2198s] Merge file: ../library/gds/tsmc13gfsg_fram.gds has version number: 5
[06/22 20:15:05   2198s] 
[06/22 20:15:05   2198s] Parse map file...
[06/22 20:15:05   2198s] **WARN: (IMPOGDS-407):	Duplicate entry found in line 8, the same mapping is already specified before this line. Duplicate entries leads to duplicate write hence bigger file size. Remove the line from mapping file if not intended.
[06/22 20:15:05   2198s] Writing GDSII file ...
[06/22 20:15:05   2198s] 	****** db unit per micron = 2000 ******
[06/22 20:15:05   2198s] 	****** output gds2 file unit per micron = 1000 ******
[06/22 20:15:05   2198s] 	****** unit scaling factor = 0.5 ******
[06/22 20:15:05   2198s] **WARN: (IMPOGDS-250):	Specified unit is smaller than the one in db. You may have rounding problems
[06/22 20:15:05   2198s] Output for instance
[06/22 20:15:05   2198s] Output for bump
[06/22 20:15:05   2198s] Output for physical terminals
[06/22 20:15:05   2198s] Output for logical terminals
[06/22 20:15:05   2198s] Output for regular nets
[06/22 20:15:06   2199s] Output for special nets and metal fills
[06/22 20:15:06   2199s] Output for via structure generation
[06/22 20:15:06   2199s] Statistics for GDS generated (version 5)
[06/22 20:15:06   2199s] ----------------------------------------
[06/22 20:15:06   2199s] Stream Out Layer Mapping Information:
[06/22 20:15:06   2199s] GDS Layer Number          GDS Layer Name
[06/22 20:15:06   2199s] ----------------------------------------
[06/22 20:15:06   2199s]     31                            METAL1
[06/22 20:15:06   2199s]     131                           METAL1
[06/22 20:15:06   2199s]     51                             VIA12
[06/22 20:15:06   2199s]     32                            METAL2
[06/22 20:15:06   2199s]     132                           METAL2
[06/22 20:15:06   2199s]     52                             VIA23
[06/22 20:15:06   2199s]     33                            METAL3
[06/22 20:15:06   2199s]     133                           METAL3
[06/22 20:15:06   2199s]     53                             VIA34
[06/22 20:15:06   2199s]     34                            METAL4
[06/22 20:15:06   2199s]     134                           METAL4
[06/22 20:15:06   2199s]     54                             VIA45
[06/22 20:15:06   2199s]     35                            METAL5
[06/22 20:15:06   2199s]     135                           METAL5
[06/22 20:15:06   2199s]     55                             VIA56
[06/22 20:15:06   2199s]     36                            METAL6
[06/22 20:15:06   2199s]     136                           METAL6
[06/22 20:15:06   2199s]     56                             VIA67
[06/22 20:15:06   2199s]     37                            METAL7
[06/22 20:15:06   2199s]     137                           METAL7
[06/22 20:15:06   2199s]     57                             VIA78
[06/22 20:15:06   2199s]     38                            METAL8
[06/22 20:15:06   2199s]     138                           METAL8
[06/22 20:15:06   2199s]     131                           METAL1
[06/22 20:15:06   2199s]     132                           METAL2
[06/22 20:15:06   2199s]     133                           METAL3
[06/22 20:15:06   2199s]     134                           METAL4
[06/22 20:15:06   2199s]     135                           METAL5
[06/22 20:15:06   2199s]     136                           METAL6
[06/22 20:15:06   2199s]     137                           METAL7
[06/22 20:15:06   2199s]     138                           METAL8
[06/22 20:15:06   2199s] 
[06/22 20:15:06   2199s] 
[06/22 20:15:06   2199s] Stream Out Information Processed for GDS version 5:
[06/22 20:15:06   2199s] Units: 1000 DBU
[06/22 20:15:06   2199s] 
[06/22 20:15:06   2199s] Object                             Count
[06/22 20:15:06   2199s] ----------------------------------------
[06/22 20:15:06   2199s] Instances                          52363
[06/22 20:15:06   2199s] 
[06/22 20:15:06   2199s] Ports/Pins                             0
[06/22 20:15:06   2199s] 
[06/22 20:15:06   2199s] Nets                              829732
[06/22 20:15:06   2199s]     metal layer METAL1             44202
[06/22 20:15:06   2199s]     metal layer METAL2            318096
[06/22 20:15:06   2199s]     metal layer METAL3            184573
[06/22 20:15:06   2199s]     metal layer METAL4            108142
[06/22 20:15:06   2199s]     metal layer METAL5             82533
[06/22 20:15:06   2199s]     metal layer METAL6             46229
[06/22 20:15:06   2199s]     metal layer METAL7             38008
[06/22 20:15:06   2199s]     metal layer METAL8              7949
[06/22 20:15:06   2199s] 
[06/22 20:15:06   2199s]     Via Instances                 533121
[06/22 20:15:06   2199s] 
[06/22 20:15:06   2199s] Special Nets                        6639
[06/22 20:15:06   2199s]     metal layer METAL1               774
[06/22 20:15:06   2199s]     metal layer METAL2              1382
[06/22 20:15:06   2199s]     metal layer METAL3              1104
[06/22 20:15:06   2199s]     metal layer METAL4               675
[06/22 20:15:06   2199s]     metal layer METAL5               634
[06/22 20:15:06   2199s]     metal layer METAL6               964
[06/22 20:15:06   2199s]     metal layer METAL7              1092
[06/22 20:15:06   2199s]     metal layer METAL8                14
[06/22 20:15:06   2199s] 
[06/22 20:15:06   2199s]     Via Instances                   6663
[06/22 20:15:06   2199s] 
[06/22 20:15:06   2199s] Metal Fills                            0
[06/22 20:15:06   2199s] 
[06/22 20:15:06   2199s]     Via Instances                      0
[06/22 20:15:06   2199s] 
[06/22 20:15:06   2199s] Metal FillOPCs                         0
[06/22 20:15:06   2199s] 
[06/22 20:15:06   2199s]     Via Instances                      0
[06/22 20:15:06   2199s] 
[06/22 20:15:06   2199s] Text                                  75
[06/22 20:15:06   2199s]     metal layer METAL1                73
[06/22 20:15:06   2199s]     metal layer METAL6                 2
[06/22 20:15:06   2199s] 
[06/22 20:15:06   2199s] 
[06/22 20:15:06   2199s] Blockages                              0
[06/22 20:15:06   2199s] 
[06/22 20:15:06   2199s] 
[06/22 20:15:06   2199s] Custom Text                            0
[06/22 20:15:06   2199s] 
[06/22 20:15:06   2199s] 
[06/22 20:15:06   2199s] Custom Box                             0
[06/22 20:15:06   2199s] 
[06/22 20:15:06   2199s] Trim Metal                             0
[06/22 20:15:06   2199s] 
[06/22 20:15:06   2199s] Merging with GDS libraries
[06/22 20:15:06   2199s] Scanning GDS file ../library/gds/tpz013g3_v1.1.gds to register cell name ......
[06/22 20:15:06   2199s] Scanning GDS file ../library/gds/tsmc13gfsg_fram.gds to register cell name ......
[06/22 20:15:06   2199s] Merging GDS file ../library/gds/tpz013g3_v1.1.gds ......
[06/22 20:15:06   2199s] 	****** Merge file: ../library/gds/tpz013g3_v1.1.gds has version number: 5.
[06/22 20:15:06   2199s] 	****** Merge file: ../library/gds/tpz013g3_v1.1.gds has units: 1000 per micron.
[06/22 20:15:06   2199s] 	****** unit scaling factor = 1 ******
[06/22 20:15:06   2199s] Merging GDS file ../library/gds/tsmc13gfsg_fram.gds ......
[06/22 20:15:06   2199s] 	****** Merge file: ../library/gds/tsmc13gfsg_fram.gds has version number: 5.
[06/22 20:15:06   2199s] 	****** Merge file: ../library/gds/tsmc13gfsg_fram.gds has units: 1000 per micron.
[06/22 20:15:06   2199s] 	****** unit scaling factor = 1 ******
[06/22 20:15:06   2199s] Output for cells
[06/22 20:15:07   2199s] ######Streamout is finished!
[06/22 20:15:45   2201s] 
[06/22 20:15:45   2201s] *** Memory Usage v#1 (Current mem = 1739.020M, initial mem = 184.410M) ***
[06/22 20:15:45   2201s] 
[06/22 20:15:45   2201s] *** Summary of all messages that are not suppressed in this session:
[06/22 20:15:45   2201s] Severity  ID               Count  Summary                                  
[06/22 20:15:45   2201s] WARNING   IMPLF-44            21  Macro '%s' has no SIZE statement or a ze...
[06/22 20:15:45   2201s] WARNING   IMPLF-200          355  Pin '%s' in macro '%s' has no ANTENNAGAT...
[06/22 20:15:45   2201s] WARNING   IMPLF-201          225  Pin '%s' in macro '%s' has no ANTENNADIF...
[06/22 20:15:45   2201s] WARNING   IMPLF-119           15  LAYER '%s' has been found in the databas...
[06/22 20:15:45   2201s] WARNING   IMPFP-3961           2  The techSite '%s' has no related standar...
[06/22 20:15:45   2201s] WARNING   IMPOGDS-250          1  Specified unit is smaller than the one i...
[06/22 20:15:45   2201s] WARNING   IMPOGDS-407          1  Duplicate entry found in line %d, the sa...
[06/22 20:15:45   2201s] WARNING   IMPEXT-6202          1  In addition to the technology file, the ...
[06/22 20:15:45   2201s] WARNING   IMPEXT-3493          1  The design extraction status has been re...
[06/22 20:15:45   2201s] WARNING   IMPEXT-3530          7  The process node is not set. Use the com...
[06/22 20:15:45   2201s] WARNING   IMPSYC-6163          2  Command '%s' is obsolete and will be mad...
[06/22 20:15:45   2201s] WARNING   IMPCK-8086           1  The command %s is obsolete and will be r...
[06/22 20:15:45   2201s] WARNING   IMPVL-159         1056  Pin '%s' of cell '%s' is defined in LEF ...
[06/22 20:15:45   2201s] WARNING   IMPESI-3014         51  The RC network is incomplete for net %s....
[06/22 20:15:45   2201s] WARNING   IMPPP-557            8  A single-layer VIARULE GENERATE for turn...
[06/22 20:15:45   2201s] WARNING   IMPOPT-576           2  %d nets have unplaced terms.             
[06/22 20:15:45   2201s] WARNING   IMPOPT-665         146  %s : Net has unplaced terms or is connec...
[06/22 20:15:45   2201s] WARNING   IMPCCOPT-1041        2  The source_output_max_trans is set for %...
[06/22 20:15:45   2201s] WARNING   IMPCCOPT-1304        2  Net %s unexpectedly has no routing prese...
[06/22 20:15:45   2201s] WARNING   IMPCCOPT-1059        2  %s%s from %s to %s.                      
[06/22 20:15:45   2201s] WARNING   IMPCCOPT-1361       12  Routing configuration for %s nets in clo...
[06/22 20:15:45   2201s] WARNING   IMPCCOPT-2220        2  CCOpt/PRO cannot construct a Route/RC gr...
[06/22 20:15:45   2201s] WARNING   IMPCCOPT-2245        2  Cannot perform post-route optimization o...
[06/22 20:15:45   2201s] WARNING   IMPCCOPT-2276        2  CCOpt/PRO found clock net '%s' is not ro...
[06/22 20:15:45   2201s] WARNING   IMPCCOPT-1261        8  The skew target of %s for %s is too smal...
[06/22 20:15:45   2201s] WARNING   IMPTCM-77           15  Option "%s" for command %s is obsolete a...
[06/22 20:15:45   2201s] WARNING   IMPTCM-125           2  Option "%s" for command %s is obsolete a...
[06/22 20:15:45   2201s] WARNING   GLOBAL-100           2  Global '%s' has become obsolete. It will...
[06/22 20:15:45   2201s] WARNING   SDF-808              1  The software is currently operating in a...
[06/22 20:15:45   2201s] WARNING   TCLCMD-1403          1  '%s'                                     
[06/22 20:15:45   2201s] WARNING   TECHLIB-302         14  No function defined for cell '%s'. The c...
[06/22 20:15:45   2201s] WARNING   TECHLIB-436         20  Attribute '%s' on '%s' pin '%s' of cell ...
[06/22 20:15:45   2201s] *** Message Summary: 1982 warning(s), 0 error(s)
[06/22 20:15:45   2201s] 
[06/22 20:15:45   2201s] --- Ending "Innovus" (totcpu=0:36:42, real=1:12:06, mem=1739.0M) ---
