{
  "module_name": "drxk_hard.h",
  "hash_id": "1f4c9632c2f28de8681520264be1cc96e919b5e05c809a2d020c032925e5aa86",
  "original_prompt": "Ingested from linux-6.6.14/drivers/media/dvb-frontends/drxk_hard.h",
  "human_readable_source": " \n#include \"drxk_map.h\"\n\n#define DRXK_VERSION_MAJOR 0\n#define DRXK_VERSION_MINOR 9\n#define DRXK_VERSION_PATCH 4300\n\n#define HI_I2C_DELAY        42\n#define HI_I2C_BRIDGE_DELAY 350\n#define DRXK_MAX_RETRIES    100\n\n#define DRIVER_4400 1\n\n#define DRXX_JTAGID   0x039210D9\n#define DRXX_J_JTAGID 0x239310D9\n#define DRXX_K_JTAGID 0x039210D9\n\n#define DRX_UNKNOWN     254\n#define DRX_AUTO        255\n\n#define DRX_SCU_READY   0\n#define DRXK_MAX_WAITTIME (200)\n#define SCU_RESULT_OK      0\n#define SCU_RESULT_SIZE   -4\n#define SCU_RESULT_INVPAR -3\n#define SCU_RESULT_UNKSTD -2\n#define SCU_RESULT_UNKCMD -1\n\n#ifndef DRXK_OFDM_TR_SHUTDOWN_TIMEOUT\n#define DRXK_OFDM_TR_SHUTDOWN_TIMEOUT (200)\n#endif\n\n#define DRXK_8VSB_MPEG_BIT_RATE     19392658UL   \n#define DRXK_DVBT_MPEG_BIT_RATE     32000000UL   \n#define DRXK_QAM16_MPEG_BIT_RATE    27000000UL   \n#define DRXK_QAM32_MPEG_BIT_RATE    33000000UL   \n#define DRXK_QAM64_MPEG_BIT_RATE    40000000UL   \n#define DRXK_QAM128_MPEG_BIT_RATE   46000000UL   \n#define DRXK_QAM256_MPEG_BIT_RATE   52000000UL   \n#define DRXK_MAX_MPEG_BIT_RATE      52000000UL   \n\n#define   IQM_CF_OUT_ENA_OFDM__M                                            0x4\n#define     IQM_FS_ADJ_SEL_B_QAM                                            0x1\n#define     IQM_FS_ADJ_SEL_B_OFF                                            0x0\n#define     IQM_FS_ADJ_SEL_B_VSB                                            0x2\n#define     IQM_RC_ADJ_SEL_B_OFF                                            0x0\n#define     IQM_RC_ADJ_SEL_B_QAM                                            0x1\n#define     IQM_RC_ADJ_SEL_B_VSB                                            0x2\n\nenum operation_mode {\n\tOM_NONE,\n\tOM_QAM_ITU_A,\n\tOM_QAM_ITU_B,\n\tOM_QAM_ITU_C,\n\tOM_DVBT\n};\n\nenum drx_power_mode {\n\tDRX_POWER_UP = 0,\n\tDRX_POWER_MODE_1,\n\tDRX_POWER_MODE_2,\n\tDRX_POWER_MODE_3,\n\tDRX_POWER_MODE_4,\n\tDRX_POWER_MODE_5,\n\tDRX_POWER_MODE_6,\n\tDRX_POWER_MODE_7,\n\tDRX_POWER_MODE_8,\n\n\tDRX_POWER_MODE_9,\n\tDRX_POWER_MODE_10,\n\tDRX_POWER_MODE_11,\n\tDRX_POWER_MODE_12,\n\tDRX_POWER_MODE_13,\n\tDRX_POWER_MODE_14,\n\tDRX_POWER_MODE_15,\n\tDRX_POWER_MODE_16,\n\tDRX_POWER_DOWN = 255\n};\n\n\n \n#ifndef DRXK_POWER_DOWN_OFDM\n#define DRXK_POWER_DOWN_OFDM        DRX_POWER_MODE_1\n#endif\n\n \n#ifndef DRXK_POWER_DOWN_CORE\n#define DRXK_POWER_DOWN_CORE        DRX_POWER_MODE_9\n#endif\n\n \n#ifndef DRXK_POWER_DOWN_PLL\n#define DRXK_POWER_DOWN_PLL         DRX_POWER_MODE_10\n#endif\n\n\nenum agc_ctrl_mode {\n\tDRXK_AGC_CTRL_AUTO = 0,\n\tDRXK_AGC_CTRL_USER,\n\tDRXK_AGC_CTRL_OFF\n};\n\nenum e_drxk_state {\n\tDRXK_UNINITIALIZED = 0,\n\tDRXK_STOPPED,\n\tDRXK_DTV_STARTED,\n\tDRXK_ATV_STARTED,\n\tDRXK_POWERED_DOWN,\n\tDRXK_NO_DEV\t\t\t \n};\n\nenum e_drxk_coef_array_index {\n\tDRXK_COEF_IDX_MN = 0,\n\tDRXK_COEF_IDX_FM    ,\n\tDRXK_COEF_IDX_L     ,\n\tDRXK_COEF_IDX_LP    ,\n\tDRXK_COEF_IDX_BG    ,\n\tDRXK_COEF_IDX_DK    ,\n\tDRXK_COEF_IDX_I     ,\n\tDRXK_COEF_IDX_MAX\n};\nenum e_drxk_sif_attenuation {\n\tDRXK_SIF_ATTENUATION_0DB,\n\tDRXK_SIF_ATTENUATION_3DB,\n\tDRXK_SIF_ATTENUATION_6DB,\n\tDRXK_SIF_ATTENUATION_9DB\n};\nenum e_drxk_constellation {\n\tDRX_CONSTELLATION_BPSK = 0,\n\tDRX_CONSTELLATION_QPSK,\n\tDRX_CONSTELLATION_PSK8,\n\tDRX_CONSTELLATION_QAM16,\n\tDRX_CONSTELLATION_QAM32,\n\tDRX_CONSTELLATION_QAM64,\n\tDRX_CONSTELLATION_QAM128,\n\tDRX_CONSTELLATION_QAM256,\n\tDRX_CONSTELLATION_QAM512,\n\tDRX_CONSTELLATION_QAM1024,\n\tDRX_CONSTELLATION_UNKNOWN = DRX_UNKNOWN,\n\tDRX_CONSTELLATION_AUTO    = DRX_AUTO\n};\nenum e_drxk_interleave_mode {\n\tDRXK_QAM_I12_J17    = 16,\n\tDRXK_QAM_I_UNKNOWN  = DRX_UNKNOWN\n};\nenum {\n\tDRXK_SPIN_A1 = 0,\n\tDRXK_SPIN_A2,\n\tDRXK_SPIN_A3,\n\tDRXK_SPIN_UNKNOWN\n};\n\nenum drxk_cfg_dvbt_sqi_speed {\n\tDRXK_DVBT_SQI_SPEED_FAST = 0,\n\tDRXK_DVBT_SQI_SPEED_MEDIUM,\n\tDRXK_DVBT_SQI_SPEED_SLOW,\n\tDRXK_DVBT_SQI_SPEED_UNKNOWN = DRX_UNKNOWN\n} ;\n\nenum drx_fftmode_t {\n\tDRX_FFTMODE_2K = 0,\n\tDRX_FFTMODE_4K,\n\tDRX_FFTMODE_8K,\n\tDRX_FFTMODE_UNKNOWN = DRX_UNKNOWN,\n\tDRX_FFTMODE_AUTO    = DRX_AUTO\n};\n\nenum drxmpeg_str_width_t {\n\tDRX_MPEG_STR_WIDTH_1,\n\tDRX_MPEG_STR_WIDTH_8\n};\n\nenum drx_qam_lock_range_t {\n\tDRX_QAM_LOCKRANGE_NORMAL,\n\tDRX_QAM_LOCKRANGE_EXTENDED\n};\n\nstruct drxk_cfg_dvbt_echo_thres_t {\n\tu16             threshold;\n\tenum drx_fftmode_t      fft_mode;\n} ;\n\nstruct s_cfg_agc {\n\tenum agc_ctrl_mode     ctrl_mode;         \n\tu16            output_level;      \n\tu16            min_output_level;   \n\tu16            max_output_level;   \n\tu16            speed;            \n\tu16            top;              \n\tu16            cut_off_current;    \n\tu16            ingain_tgt_max;\n\tu16            fast_clip_ctrl_delay;\n};\n\nstruct s_cfg_pre_saw {\n\tu16        reference;  \n\tbool          use_pre_saw;  \n};\n\nstruct drxk_ofdm_sc_cmd_t {\n\tu16 cmd;         \n\tu16 subcmd;      \n\tu16 param0;      \n\tu16 param1;      \n\tu16 param2;      \n\tu16 param3;      \n\tu16 param4;      \n};\n\nstruct drxk_state {\n\tstruct dvb_frontend frontend;\n\tstruct dtv_frontend_properties props;\n\tstruct device *dev;\n\n\tstruct i2c_adapter *i2c;\n\tu8     demod_address;\n\tvoid  *priv;\n\n\tstruct mutex mutex;\n\n\tu32    m_instance;            \n\n\tint    m_chunk_size;\n\tu8 chunk[256];\n\n\tbool   m_has_lna;\n\tbool   m_has_dvbt;\n\tbool   m_has_dvbc;\n\tbool   m_has_audio;\n\tbool   m_has_atv;\n\tbool   m_has_oob;\n\tbool   m_has_sawsw;          \n\tbool   m_has_gpio1;          \n\tbool   m_has_gpio2;          \n\tbool   m_has_irqn;           \n\tu16    m_osc_clock_freq;\n\tu16    m_hi_cfg_timing_div;\n\tu16    m_hi_cfg_bridge_delay;\n\tu16    m_hi_cfg_wake_up_key;\n\tu16    m_hi_cfg_timeout;\n\tu16    m_hi_cfg_ctrl;\n\ts32    m_sys_clock_freq;       \n\n\tenum e_drxk_state    m_drxk_state;       \n\tenum operation_mode m_operation_mode;   \n\tstruct s_cfg_agc     m_vsb_rf_agc_cfg;     \n\tstruct s_cfg_agc     m_vsb_if_agc_cfg;     \n\tu16                m_vsb_pga_cfg;       \n\tstruct s_cfg_pre_saw  m_vsb_pre_saw_cfg;    \n\ts32    m_Quality83percent;   \n\ts32    m_Quality93percent;   \n\tbool   m_smart_ant_inverted;\n\tbool   m_b_debug_enable_bridge;\n\tbool   m_b_p_down_open_bridge;   \n\tbool   m_b_power_down;         \n\n\tu32    m_iqm_fs_rate_ofs;       \n\n\tbool   m_enable_mpeg_output;   \n\tbool   m_insert_rs_byte;       \n\tbool   m_enable_parallel;     \n\tbool   m_invert_data;         \n\tbool   m_invert_err;          \n\tbool   m_invert_str;          \n\tbool   m_invert_val;          \n\tbool   m_invert_clk;          \n\tbool   m_dvbc_static_clk;\n\tbool   m_dvbt_static_clk;      \n\tu32    m_dvbt_bitrate;\n\tu32    m_dvbc_bitrate;\n\n\tu8     m_ts_data_strength;\n\tu8     m_ts_clockk_strength;\n\n\tbool   m_itut_annex_c;       \n\n\tenum drxmpeg_str_width_t  m_width_str;     \n\tu32    m_mpeg_ts_static_bitrate;           \n\n\t       \n\ts32    m_mpeg_lock_time_out;       \n\ts32    m_demod_lock_time_out;      \n\n\tbool   m_disable_te_ihandling;\n\n\tbool   m_rf_agc_pol;\n\tbool   m_if_agc_pol;\n\n\tstruct s_cfg_agc    m_atv_rf_agc_cfg;   \n\tstruct s_cfg_agc    m_atv_if_agc_cfg;   \n\tstruct s_cfg_pre_saw m_atv_pre_saw_cfg;  \n\tbool              m_phase_correction_bypass;\n\ts16               m_atv_top_vid_peak;\n\tu16               m_atv_top_noise_th;\n\tenum e_drxk_sif_attenuation m_sif_attenuation;\n\tbool              m_enable_cvbs_output;\n\tbool              m_enable_sif_output;\n\tbool              m_b_mirror_freq_spect;\n\tenum e_drxk_constellation  m_constellation;  \n\tu32               m_curr_symbol_rate;        \n\tstruct s_cfg_agc    m_qam_rf_agc_cfg;           \n\tstruct s_cfg_agc    m_qam_if_agc_cfg;           \n\tu16               m_qam_pga_cfg;             \n\tstruct s_cfg_pre_saw m_qam_pre_saw_cfg;          \n\tenum e_drxk_interleave_mode m_qam_interleave_mode;  \n\tu16               m_fec_rs_plen;\n\tu16               m_fec_rs_prescale;\n\n\tenum drxk_cfg_dvbt_sqi_speed m_sqi_speed;\n\n\tu16               m_gpio;\n\tu16               m_gpio_cfg;\n\n\tstruct s_cfg_agc    m_dvbt_rf_agc_cfg;      \n\tstruct s_cfg_agc    m_dvbt_if_agc_cfg;      \n\tstruct s_cfg_pre_saw m_dvbt_pre_saw_cfg;     \n\n\tu16               m_agcfast_clip_ctrl_delay;\n\tbool              m_adc_comp_passed;\n\tu16               m_adcCompCoef[64];\n\tu16               m_adc_state;\n\n\tu8               *m_microcode;\n\tint               m_microcode_length;\n\tbool\t\t  m_drxk_a3_rom_code;\n\tbool              m_drxk_a3_patch_code;\n\n\tbool              m_rfmirror;\n\tu8                m_device_spin;\n\tu32               m_iqm_rc_rate;\n\n\tenum drx_power_mode m_current_power_mode;\n\n\t \n\tbool\t\t  drxk_i2c_exclusive_lock;\n\n\t \n\n\tu16\tuio_mask;\t \n\n\tbool\tenable_merr_cfg;\n\tbool\tsingle_master;\n\tbool\tno_i2c_bridge;\n\tbool\tantenna_dvbt;\n\tu16\tantenna_gpio;\n\n\tenum fe_status fe_status;\n\n\t \n\tconst char *microcode_name;\n\tstruct completion fw_wait_load;\n\tconst struct firmware *fw;\n\tint qam_demod_parameter_count;\n};\n\n#define NEVER_LOCK 0\n#define NOT_LOCKED 1\n#define DEMOD_LOCK 2\n#define FEC_LOCK   3\n#define MPEG_LOCK  4\n\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}