
---------- Begin Simulation Statistics ----------
final_tick                                 5770337000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 199684                       # Simulator instruction rate (inst/s)
host_mem_usage                                 738596                       # Number of bytes of host memory used
host_op_rate                                   387988                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    50.08                       # Real time elapsed on the host
host_tick_rate                              115224079                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000001                       # Number of instructions simulated
sim_ops                                      19430125                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.005770                       # Number of seconds simulated
sim_ticks                                  5770337000                       # Number of ticks simulated
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.apic_clk_domain.clock                16000                       # Clock period in ticks
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              1092275                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               1180                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             21141                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           1406691                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             814682                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups         1092275                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           277593                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1406691                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  110272                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        10734                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   7033926                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  5051391                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             21194                       # The number of times a branch was mispredicted
system.cpu.commit.branches                    1279093                       # Number of branches committed
system.cpu.commit.bw_lim_events               1234287                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             235                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          950243                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts             10000001                       # Number of instructions committed
system.cpu.commit.committedOps               19430125                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      5548712                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     3.501736                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.836211                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       396753      7.15%      7.15% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      1674162     30.17%     37.32% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       587397     10.59%     47.91% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       913720     16.47%     64.38% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        24750      0.45%     64.82% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       454827      8.20%     73.02% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       247134      4.45%     77.47% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        15682      0.28%     77.76% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      1234287     22.24%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      5548712                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                    7988653                       # Number of committed floating point instructions.
system.cpu.commit.function_calls               106813                       # Number of function calls committed.
system.cpu.commit.int_insts                  13395049                       # Number of committed integer instructions.
system.cpu.commit.loads                       1943333                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass        49496      0.25%      0.25% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         11733885     60.39%     60.64% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            1352      0.01%     60.65% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv           266370      1.37%     62.02% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd         950931      4.89%     66.92% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     66.92% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt            320      0.00%     66.92% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     66.92% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     66.92% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     66.92% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     66.92% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     66.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             940      0.00%     66.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     66.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu          210720      1.08%     68.01% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     68.01% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt            2066      0.01%     68.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc         525439      2.70%     70.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult             24      0.00%     70.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     70.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           236      0.00%     70.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     70.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     70.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     70.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd      1574590      8.10%     78.83% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     78.83% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     78.83% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt       419196      2.16%     80.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv       209312      1.08%     82.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     82.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult      1159810      5.97%     88.03% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     88.03% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     88.03% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     88.03% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     88.03% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     88.03% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     88.03% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     88.03% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     88.03% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     88.03% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     88.03% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     88.03% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     88.03% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     88.03% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     88.03% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     88.03% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     88.03% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          470565      2.42%     90.45% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         377154      1.94%     92.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead      1472768      7.58%     99.97% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite         4951      0.03%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          19430125                       # Class of committed instruction
system.cpu.commit.refs                        2325438                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                    10000001                       # Number of Instructions Simulated
system.cpu.committedOps                      19430125                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.577034                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.577034                       # CPI: Total CPI of All Threads
system.cpu.dcache.ReadReq_accesses::.cpu.data      1903602                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1903602                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 78688.690748                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 78688.690748                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 84953.306174                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 84953.306174                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits::.cpu.data      1890480                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1890480                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1032553000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1032553000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.006893                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.006893                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses::.cpu.data        13122                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         13122                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         9931                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         9931                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    271086000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    271086000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001676                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001676                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         3191                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         3191                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses::.cpu.data       382110                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       382110                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 109632.465895                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 109632.465895                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 107669.535284                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 107669.535284                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       373387                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         373387                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    956324000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    956324000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.022829                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.022829                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses::.cpu.data         8723                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         8723                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            8                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            8                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    938340000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    938340000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.022808                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.022808                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         8715                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         8715                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs    54.122642                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    17.666667                       # average number of cycles each access was blocked
system.cpu.dcache.blocked::no_mshrs               212                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               3                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs        11474                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets           53                       # number of cycles access was blocked
system.cpu.dcache.demand_accesses::.cpu.data      2285712                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      2285712                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 91044.953079                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 91044.953079                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 101581.219553                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 101581.219553                       # average overall mshr miss latency
system.cpu.dcache.demand_hits::.cpu.data      2263867                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          2263867                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency::.cpu.data   1988877000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1988877000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate::.cpu.data     0.009557                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.009557                       # miss rate for demand accesses
system.cpu.dcache.demand_misses::.cpu.data        21845                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          21845                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits::.cpu.data         9939                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         9939                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   1209426000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1209426000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.005209                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.005209                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses::.cpu.data        11906                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        11906                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_accesses::.cpu.data      2285712                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      2285712                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 91044.953079                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 91044.953079                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 101581.219553                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 101581.219553                       # average overall mshr miss latency
system.cpu.dcache.overall_hits::.cpu.data      2263867                       # number of overall hits
system.cpu.dcache.overall_hits::total         2263867                       # number of overall hits
system.cpu.dcache.overall_miss_latency::.cpu.data   1988877000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1988877000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate::.cpu.data     0.009557                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.009557                       # miss rate for overall accesses
system.cpu.dcache.overall_misses::.cpu.data        21845                       # number of overall misses
system.cpu.dcache.overall_misses::total         21845                       # number of overall misses
system.cpu.dcache.overall_mshr_hits::.cpu.data         9939                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         9939                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   1209426000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1209426000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.005209                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.005209                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses::.cpu.data        11906                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        11906                       # number of overall MSHR misses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   5770337000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.replacements                  10882                       # number of replacements
system.cpu.dcache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          134                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          866                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu.dcache.tags.avg_refs            191.145053                       # Average number of references to valid blocks.
system.cpu.dcache.tags.data_accesses          4583330                       # Number of data accesses
system.cpu.dcache.tags.occ_blocks::.cpu.data  1010.054267                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.986381                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.986381                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   5770337000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.sampled_refs             11906                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.tag_accesses           4583330                       # Number of tag accesses
system.cpu.dcache.tags.tagsinuse          1010.054267                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             2275773                       # Total number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            246000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks::.writebacks         8248                       # number of writebacks
system.cpu.dcache.writebacks::total              8248                       # number of writebacks
system.cpu.decode.BlockedCycles               2094159                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts               20641544                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   774025                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   1647264                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  21306                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles               1147865                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                     2017488                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                          2544                       # TLB misses on read requests
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   5770337000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.wrAccesses                      395544                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                           432                       # TLB misses on write requests
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED   5770337000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   5770337000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.fetch.Branches                     1406691                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                   1410229                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       4184887                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  6226                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           13                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                       10675220                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   57                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles           53                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           584                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                   42612                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.243780                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles            1477719                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             924954                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.850016                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            5684619                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              3.690224                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.553722                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  2265958     39.86%     39.86% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   135482      2.38%     42.24% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   227142      4.00%     46.24% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   504014      8.87%     55.11% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   182310      3.21%     58.31% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   176672      3.11%     61.42% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    76078      1.34%     62.76% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   129064      2.27%     65.03% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                  1987899     34.97%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              5684619                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                  13559096                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  7677866                       # number of floating regfile writes
system.cpu.icache.ReadReq_accesses::.cpu.inst      1410228                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1410228                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 68033.010846                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 68033.010846                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 68925.629005                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 68925.629005                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits::.cpu.inst      1405987                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1405987                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    288527999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    288527999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.003007                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.003007                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses::.cpu.inst         4241                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          4241                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          745                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          745                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    240963999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    240963999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.002479                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.002479                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         3496                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         3496                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs    18.421053                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.blocked::no_mshrs                19                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs          350                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.demand_accesses::.cpu.inst      1410228                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1410228                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 68033.010846                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 68033.010846                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 68925.629005                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 68925.629005                       # average overall mshr miss latency
system.cpu.icache.demand_hits::.cpu.inst      1405987                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1405987                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency::.cpu.inst    288527999                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    288527999                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate::.cpu.inst     0.003007                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.003007                       # miss rate for demand accesses
system.cpu.icache.demand_misses::.cpu.inst         4241                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           4241                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits::.cpu.inst          745                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          745                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    240963999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    240963999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.002479                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.002479                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses::.cpu.inst         3496                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         3496                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_accesses::.cpu.inst      1410228                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1410228                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 68033.010846                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 68033.010846                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 68925.629005                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 68925.629005                       # average overall mshr miss latency
system.cpu.icache.overall_hits::.cpu.inst      1405987                       # number of overall hits
system.cpu.icache.overall_hits::total         1405987                       # number of overall hits
system.cpu.icache.overall_miss_latency::.cpu.inst    288527999                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    288527999                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate::.cpu.inst     0.003007                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.003007                       # miss rate for overall accesses
system.cpu.icache.overall_misses::.cpu.inst         4241                       # number of overall misses
system.cpu.icache.overall_misses::total          4241                       # number of overall misses
system.cpu.icache.overall_mshr_hits::.cpu.inst          745                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          745                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    240963999                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    240963999                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.002479                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.002479                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses::.cpu.inst         3496                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         3496                       # number of overall MSHR misses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   5770337000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.replacements                   3240                       # number of replacements
system.cpu.icache.tags.age_task_id_blocks_1024::2           13                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          243                       # Occupied blocks per task id
system.cpu.icache.tags.avg_refs            403.170195                       # Average number of references to valid blocks.
system.cpu.icache.tags.data_accesses          2823952                       # Number of data accesses
system.cpu.icache.tags.occ_blocks::.cpu.inst   255.388539                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.997611                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.997611                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   5770337000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.sampled_refs              3496                       # Sample count of references to valid blocks.
system.cpu.icache.tags.tag_accesses           2823952                       # Number of tag accesses
system.cpu.icache.tags.tagsinuse           255.388539                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1409483                       # Total number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks::.writebacks         3240                       # number of writebacks
system.cpu.icache.writebacks::total              3240                       # number of writebacks
system.cpu.idleCycles                           85719                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                25196                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  1305911                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     3.445470                       # Inst execution rate
system.cpu.iew.exec_refs                      2413451                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     395532                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  149782                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               2049191                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                521                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              1294                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               417003                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            20380441                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               2017919                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             33235                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              19881526                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                    629                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                 31114                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  21306                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 32081                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked           187                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads           111448                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses          107                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation          180                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads           28                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads       105846                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        34895                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents            180                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        18097                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           7099                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  27703347                       # num instructions consuming a value
system.cpu.iew.wb_count                      19859134                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.557774                       # average fanout of values written-back
system.cpu.iew.wb_producers                  15452207                       # num instructions producing a value
system.cpu.iew.wb_rate                       3.441589                       # insts written-back per cycle
system.cpu.iew.wb_sent                       19869088                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 18778027                       # number of integer regfile reads
system.cpu.int_regfile_writes                10923033                       # number of integer regfile writes
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED   5770337000                       # Cumulative time (in ticks) in various power states
system.cpu.ipc                               1.733001                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.733001                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass             56264      0.28%      0.28% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              12100296     60.76%     61.04% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 1863      0.01%     61.05% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                273380      1.37%     62.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              952746      4.78%     67.21% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     67.21% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                 349      0.00%     67.21% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     67.21% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     67.21% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     67.21% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     67.21% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     67.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 1315      0.01%     67.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     67.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu               212402      1.07%     68.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     68.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 3024      0.02%     68.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              526015      2.64%     70.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                  24      0.00%     70.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     70.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                562      0.00%     70.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     70.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     70.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     70.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd         1574812      7.91%     78.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     78.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     78.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt          419292      2.11%     80.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv          209426      1.05%     82.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     82.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult        1159917      5.82%     87.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     87.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     87.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     87.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     87.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     87.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     87.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     87.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     87.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     87.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     87.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     87.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     87.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     87.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     87.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     87.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     87.83% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               548279      2.75%     90.59% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              392813      1.97%     92.56% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead         1476921      7.42%     99.97% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite           5063      0.03%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               19914763                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                 8001181                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads            16002250                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses      7998959                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes            8031600                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                       75304                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.003781                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   73079     97.05%     97.05% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     97.05% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     97.05% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     97.05% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     97.05% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     97.05% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     97.05% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     97.05% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     97.05% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     97.05% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     97.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     97.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     97.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     57      0.08%     97.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     97.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      5      0.01%     97.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     5      0.01%     97.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     97.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     97.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                   28      0.04%     97.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     97.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     97.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     97.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     97.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     97.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     97.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     97.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     97.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     97.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     97.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     97.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     97.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     97.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     97.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     97.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     97.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     97.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     97.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     97.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     97.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     97.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     97.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     97.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     97.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     97.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     97.17% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   1111      1.48%     98.65% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   849      1.13%     99.77% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead               130      0.17%     99.95% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               40      0.05%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               11932622                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           29592265                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     11860175                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          13299167                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   20379655                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  19914763                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 786                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          950191                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued              5068                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            551                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      1965855                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       5684619                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         3.503271                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.102263                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              423015      7.44%      7.44% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              517022      9.10%     16.54% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             1164139     20.48%     37.02% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             1098152     19.32%     56.33% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              543859      9.57%     65.90% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              708207     12.46%     78.36% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              720366     12.67%     91.03% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              342532      6.03%     97.06% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              167327      2.94%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         5684619                       # Number of insts issued each cycle
system.cpu.iq.rate                           3.451230                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   5770337000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.wrAccesses                     1410327                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           274                       # TLB misses on write requests
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED   5770337000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   5770337000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.memDep0.conflictingLoads              6568                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             2034                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              2049191                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              417003                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 6225458                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    180                       # number of misc regfile writes
system.cpu.numCycles                          5770338                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.pwrStateResidencyTicks::ON      5770337000                       # Cumulative time (in ticks) in various power states
system.cpu.rename.BlockCycles                  213738                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps              23104833                       # Number of HB maps that are committed
system.cpu.rename.FullRegisterEvents                2                       # Number of times there has been no free registers
system.cpu.rename.IQFullEvents                1404046                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                  1256849                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                   1992                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                  3202                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              47985513                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts               20541350                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands            24629480                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   2304412                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                  82993                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  21306                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles               1883151                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  1524485                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups          13585988                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups         20232656                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           5163                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                327                       # count of serializing insts renamed
system.cpu.rename.skidInsts                   4970019                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            292                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                     24694793                       # The number of ROB reads
system.cpu.rob.rob_writes                    40897891                       # The number of ROB writes
system.cpu.timesIdled                            1535                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                    55                       # Number of system calls
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_misses::.writebacks           97                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            97                       # number of CleanEvict MSHR misses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 71131.420245                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 71131.420245                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher     23188843                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total     23188843                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher          326                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total            326                       # number of HardPFReq MSHR misses
system.l2.ReadCleanReq_accesses::.cpu.inst         3496                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           3496                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 105278.378378                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 105278.378378                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 85378.656555                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 85378.656555                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst           1646                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               1646                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_miss_latency::.cpu.inst    194765000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    194765000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.529176                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.529176                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_misses::.cpu.inst         1850                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1850                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            4                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             4                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    157609000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    157609000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.528032                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.528032                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1846                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1846                       # number of ReadCleanReq MSHR misses
system.l2.ReadExReq_accesses::.cpu.data          8715                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              8715                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency::.cpu.data 106183.804627                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 106183.804627                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 86187.916326                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 86187.916326                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits::.cpu.data               157                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   157                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency::.cpu.data    908721000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     908721000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate::.cpu.data     0.981985                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.981985                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses::.cpu.data            8558                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                8558                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_hits::.cpu.data            1                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total                1                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    737510000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    737510000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.981870                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.981870                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses::.cpu.data         8557                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           8557                       # number of ReadExReq MSHR misses
system.l2.ReadSharedReq_accesses::.cpu.data         3191                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          3191                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 106031.126699                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 106031.126699                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 86198.768690                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 86198.768690                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data           910                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total               910                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_miss_latency::.cpu.data    241857000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    241857000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.714823                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.714823                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_misses::.cpu.data         2281                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            2281                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_mshr_hits::.cpu.data            7                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            7                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    196016000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    196016000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.712629                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.712629                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_misses::.cpu.data         2274                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         2274                       # number of ReadSharedReq MSHR misses
system.l2.WritebackClean_accesses::.writebacks         3222                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         3222                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         3222                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             3222                       # number of WritebackClean hits
system.l2.WritebackDirty_accesses::.writebacks         8248                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         8248                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_hits::.writebacks         8248                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             8248                       # number of WritebackDirty hits
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.demand_accesses::.cpu.inst             3496                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            11906                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                15402                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency::.cpu.inst 105278.378378                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 106151.674509                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 106024.351801                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 85378.656555                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 86190.194811                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 86072.020194                       # average overall mshr miss latency
system.l2.demand_hits::.cpu.inst                 1646                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                 1067                       # number of demand (read+write) hits
system.l2.demand_hits::total                     2713                       # number of demand (read+write) hits
system.l2.demand_miss_latency::.cpu.inst    194765000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   1150578000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1345343000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate::.cpu.inst        0.529176                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.910381                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.823854                       # miss rate for demand accesses
system.l2.demand_misses::.cpu.inst               1850                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              10839                       # number of demand (read+write) misses
system.l2.demand_misses::total                  12689                       # number of demand (read+write) misses
system.l2.demand_mshr_hits::.cpu.inst               4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               8                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  12                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency::.cpu.inst    157609000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    933526000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1091135000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.528032                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.909709                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.823075                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses::.cpu.inst          1846                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         10831                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             12677                       # number of demand (read+write) MSHR misses
system.l2.overall_accesses::.cpu.inst            3496                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           11906                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               15402                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency::.cpu.inst 105278.378378                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 106151.674509                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 106024.351801                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 85378.656555                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 86190.194811                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 71131.420245                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 85697.442359                       # average overall mshr miss latency
system.l2.overall_hits::.cpu.inst                1646                       # number of overall hits
system.l2.overall_hits::.cpu.data                1067                       # number of overall hits
system.l2.overall_hits::total                    2713                       # number of overall hits
system.l2.overall_miss_latency::.cpu.inst    194765000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   1150578000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1345343000                       # number of overall miss cycles
system.l2.overall_miss_rate::.cpu.inst       0.529176                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.910381                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.823854                       # miss rate for overall accesses
system.l2.overall_misses::.cpu.inst              1850                       # number of overall misses
system.l2.overall_misses::.cpu.data             10839                       # number of overall misses
system.l2.overall_misses::total                 12689                       # number of overall misses
system.l2.overall_mshr_hits::.cpu.inst              4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              8                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 12                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency::.cpu.inst    157609000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    933526000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher     23188843                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1114323843                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate::.cpu.inst     0.528032                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.909709                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.844241                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses::.cpu.inst         1846                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        10831                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher          326                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            13003                       # number of overall MSHR misses
system.l2.prefetcher.num_hwpf_issued              423                       # number of hwpf issued
system.l2.prefetcher.perceptron_unit.pwrStateResidencyTicks::UNDEFINED   5770337000                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.pfBufferHit                    1                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified                 425                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                     8                       # number of prefetches not generated due to page crossing
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED   5770337000                       # Cumulative time (in ticks) in various power states
system.l2.pwrStateResidencyTicks::UNDEFINED   5770337000                       # Cumulative time (in ticks) in various power states
system.l2.replacements                           9051                       # number of replacements
system.l2.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          134                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1358                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2589                       # Occupied blocks per task id
system.l2.tags.avg_refs                      2.260288                       # Average number of references to valid blocks.
system.l2.tags.data_accesses                   249139                       # Number of data accesses
system.l2.tags.occ_blocks::.writebacks      50.892077                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       451.493796                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      3406.774682                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    45.211723                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.012425                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.110228                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.831732                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.011038                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.965423                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.pwrStateResidencyTicks::UNDEFINED   5770337000                       # Cumulative time (in ticks) in various power states
system.l2.tags.sampled_refs                     13147                       # Sample count of references to valid blocks.
system.l2.tags.tag_accesses                    249139                       # Number of tag accesses
system.l2.tags.tagsinuse                  3954.372277                       # Cycle average of tags in use
system.l2.tags.total_refs                       29716                       # Total number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.unused_prefetches                        59                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks                4626                       # number of writebacks
system.l2.writebacks::total                      4626                       # number of writebacks
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgGap                     327315.90                       # Average gap between requests
system.mem_ctrls.avgMemAccLat                34901.50                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgPriority_.writebacks::samples      4626.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1846.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     10828.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples       326.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgQLat                     16151.50                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgRdBW                       144.19                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    144.22                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgRdQLen                       1.04                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrBW                        50.95                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     51.31                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.avgWrQLen                      23.33                       # Average write queue length when enqueuing
system.mem_ctrls.busUtil                         1.52                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.13                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.40                       # Data bus utilization in percentage for writes
system.mem_ctrls.bw_inst_read::.cpu.inst     20474367                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         20474367                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.inst          20474367                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         120128859                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher      3615733                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             144218960                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       51307922                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         20474367                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        120128859                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher      3615733                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            195526882                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       51307922                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             51307922                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bytesPerActivate::samples         3543                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    317.814282                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   226.765351                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   261.105205                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          748     21.11%     21.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          821     23.17%     44.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          619     17.47%     61.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          791     22.33%     84.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          112      3.16%     87.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           95      2.68%     89.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           86      2.43%     92.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           68      1.92%     94.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          203      5.73%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         3543                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                 832000                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadSys                  832192                       # Total read bytes from the system interface side
system.mem_ctrls.bytesReadWrQ                     192                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  294016                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesWrittenSys               296064                       # Total written bytes from the system interface side
system.mem_ctrls.bytes_inst_read::.cpu.inst       118144                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        118144                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.inst         118144                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         693184                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher        20864                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             832192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       296064                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          296064                       # Number of bytes written to this memory
system.mem_ctrls.masterReadAccesses::.cpu.inst         1846                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        10831                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher          326                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAvgLat::.cpu.inst     34052.68                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     34875.59                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     40247.68                       # Per-master read average memory access latency
system.mem_ctrls.masterReadBytes::.cpu.inst       118144                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       692992                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher        20864                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 20474367.441624291241                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 120095585.405150502920                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 3615733.361846976914                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadTotalLat::.cpu.inst     62861250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    377737500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher     13120744                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteAccesses::.writebacks         4626                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAvgLat::.writebacks  27959837.93                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteBytes::.writebacks       294016                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteRate::.writebacks 50953003.264800645411                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteTotalLat::.writebacks 129342210250                       # Per-master write total memory access latency
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numReadWriteTurnArounds          264                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numStayReadState               31742                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               4376                       # Number of times bus staying in WRITE state
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.numWriteReadTurnArounds          264                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.num_reads::.cpu.inst            1846                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           10831                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher          326                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               13003                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         4626                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               4626                       # Number of write requests responded to by this memory
system.mem_ctrls.pageHitRate                    79.72                       # Row buffer hit rate, read and write combined
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.perBankRdBursts::0               737                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               885                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              1016                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               874                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               696                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               905                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               811                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               793                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               804                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               831                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              897                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              954                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              895                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              817                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              603                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              482                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               231                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               316                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               329                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               197                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               215                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               377                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               258                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               270                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               311                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               310                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              381                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              356                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              371                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              328                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              209                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              135                       # Per bank write bursts
system.mem_ctrls.priorityMaxLatency      0.001162746500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   5770337000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.rdPerTurnAround::samples          264                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      49.178030                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     25.601235                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    235.908717                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           247     93.56%     93.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255           15      5.68%     99.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            1      0.38%     99.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3712-3839            1      0.38%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           264                       # Reads before turning the bus around for writes
system.mem_ctrls.rdQLenPdf::0                   11232                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1116                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     400                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     173                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      37                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      18                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.readBursts                     13003                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 13003                       # Read request sizes (log2)
system.mem_ctrls.readReqs                       13003                       # Number of read requests accepted
system.mem_ctrls.readRowHitRate                 79.08                       # Row buffer hit rate for reads
system.mem_ctrls.readRowHits                    10280                       # Number of row buffer hits during reads
system.mem_ctrls.servicedByWrQ                      3                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.totBusLat                   65000000                       # Total ticks spent in databus transfers
system.mem_ctrls.totGap                    5770252000                       # Total gap between requests
system.mem_ctrls.totMemAccLat               453719494                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totQLat                    209969494                       # Total ticks spent queuing
system.mem_ctrls.wrPerTurnAround::samples          264                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.401515                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.376424                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.921726                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               79     29.92%     29.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                1      0.38%     30.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              183     69.32%     99.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                1      0.38%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           264                       # Writes before turning the bus around for reads
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    185                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    185                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    264                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    265                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    266                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    265                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    265                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    265                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    265                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    265                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    265                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    265                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    265                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    265                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    265                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    267                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    265                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    264                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.writeBursts                     4626                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 4626                       # Write request sizes (log2)
system.mem_ctrls.writeReqs                       4626                       # Number of write requests accepted
system.mem_ctrls.writeRowHitRate                81.52                       # Row buffer hit rate for writes
system.mem_ctrls.writeRowHits                    3771                       # Number of row buffer hits during writes
system.mem_ctrls_0.actBackEnergy            271491000                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.actEnergy                 12495000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy      1778125830                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.averagePower            522.226964                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE     19587000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     178466750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF    405324750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN    831407000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT     436015751                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN   3899535749                       # Time in different power states
system.mem_ctrls_0.preBackEnergy             14938560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.preEnergy                  6641250                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy       319254720                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.readEnergy                47959380                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         422257680.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy        128775780                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy             3013425570                       # Total energy per rank (pJ)
system.mem_ctrls_0.totalIdleTime           5136267499                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.writeEnergy               11447460                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            307779480                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.actEnergy                 12802020                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy      1793477070                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.averagePower            523.738665                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE     16056250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     179920000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF    362591750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN    763900500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT     514933500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN   3932935000                       # Time in different power states
system.mem_ctrls_1.preBackEnergy             13557600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.preEnergy                  6804435                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy       293356800                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.readEnergy                44860620                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         425330880.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy        111433560                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy             3022148595                       # Total energy per rank (pJ)
system.mem_ctrls_1.totalIdleTime           5055938500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.writeEnergy               12533220                       # Energy for write commands per rank (pJ)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        34663                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        34663                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  34663                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      1128256                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      1128256                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1128256                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pwrStateResidencyTicks::UNDEFINED   5770337000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy            40171992                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy           68921256                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.2                       # Layer utilization (%)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             13003                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   13003    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               13003                       # Request fanout histogram
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         8657                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         21660                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoops                                0                       # Total snoops (count)
system.membus.trans_dist::ReadResp               4446                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         4626                       # Transaction distribution
system.membus.trans_dist::CleanEvict             4031                       # Transaction distribution
system.membus.trans_dist::ReadExReq              8557                       # Transaction distribution
system.membus.trans_dist::ReadExResp             8557                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          4446                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        10232                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        34694                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 44926                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       431104                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      1289856                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                1720960                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED   5770337000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy           52500000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          10497990                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          35721996                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.6                       # Layer utilization (%)
system.tol2bus.snoopTraffic                    296064                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            24939                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.020690                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.142349                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  24423     97.93%     97.93% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    516      2.07%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              24939                       # Request fanout histogram
system.tol2bus.snoop_filter.hit_multi_requests           25                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        14122                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          491                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        29524                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            491                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoops                            9537                       # Total snoops (count)
system.tol2bus.trans_dist::ReadResp              6687                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        12874                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         3240                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            7059                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq              486                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             8715                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            8715                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          3496                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         3191                       # Transaction distribution
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
