# pipeline-stage-rtl
Single stage pipeline register using valid-ready handshake (SystemVerilog)
