{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1688999981512 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition " "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1688999981513 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul 10 15:39:41 2023 " "Processing started: Mon Jul 10 15:39:41 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1688999981513 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1688999981513 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pr1_cpu_extendida -c pr1_cpu_extendida " "Command: quartus_map --read_settings_files=on --write_settings_files=off pr1_cpu_extendida -c pr1_cpu_extendida" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1688999981514 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1688999983598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Documentos/pr1_processor_design/uc.v 1 1 " "Found 1 design units, including 1 entities, in source file Documentos/pr1_processor_design/uc.v" { { "Info" "ISGN_ENTITY_NAME" "1 uc " "Found entity 1: uc" {  } { { "Documentos/pr1_processor_design/uc.v" "" { Text "/home/alumno/Documentos/pr1_processor_design/uc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1688999983679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1688999983679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Documentos/pr1_processor_design/memprog.v 1 1 " "Found 1 design units, including 1 entities, in source file Documentos/pr1_processor_design/memprog.v" { { "Info" "ISGN_ENTITY_NAME" "1 memprog " "Found entity 1: memprog" {  } { { "Documentos/pr1_processor_design/memprog.v" "" { Text "/home/alumno/Documentos/pr1_processor_design/memprog.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1688999983680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1688999983680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Documentos/pr1_processor_design/cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file Documentos/pr1_processor_design/cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "Documentos/pr1_processor_design/cpu.v" "" { Text "/home/alumno/Documentos/pr1_processor_design/cpu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1688999983681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1688999983681 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "componentes.v(142) " "Verilog HDL warning at componentes.v(142): extended using \"x\" or \"z\"" {  } { { "Documentos/pr1_processor_design/componentes.v" "" { Text "/home/alumno/Documentos/pr1_processor_design/componentes.v" 142 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1 1688999983683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Documentos/pr1_processor_design/componentes.v 10 10 " "Found 10 design units, including 10 entities, in source file Documentos/pr1_processor_design/componentes.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "Documentos/pr1_processor_design/componentes.v" "" { Text "/home/alumno/Documentos/pr1_processor_design/componentes.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1688999983684 ""} { "Info" "ISGN_ENTITY_NAME" "2 datafile " "Found entity 2: datafile" {  } { { "Documentos/pr1_processor_design/componentes.v" "" { Text "/home/alumno/Documentos/pr1_processor_design/componentes.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1688999983684 ""} { "Info" "ISGN_ENTITY_NAME" "3 sum " "Found entity 3: sum" {  } { { "Documentos/pr1_processor_design/componentes.v" "" { Text "/home/alumno/Documentos/pr1_processor_design/componentes.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1688999983684 ""} { "Info" "ISGN_ENTITY_NAME" "4 registro " "Found entity 4: registro" {  } { { "Documentos/pr1_processor_design/componentes.v" "" { Text "/home/alumno/Documentos/pr1_processor_design/componentes.v" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1688999983684 ""} { "Info" "ISGN_ENTITY_NAME" "5 mux2 " "Found entity 5: mux2" {  } { { "Documentos/pr1_processor_design/componentes.v" "" { Text "/home/alumno/Documentos/pr1_processor_design/componentes.v" 68 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1688999983684 ""} { "Info" "ISGN_ENTITY_NAME" "6 mux4 " "Found entity 6: mux4" {  } { { "Documentos/pr1_processor_design/componentes.v" "" { Text "/home/alumno/Documentos/pr1_processor_design/componentes.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1688999983684 ""} { "Info" "ISGN_ENTITY_NAME" "7 ffd " "Found entity 7: ffd" {  } { { "Documentos/pr1_processor_design/componentes.v" "" { Text "/home/alumno/Documentos/pr1_processor_design/componentes.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1688999983684 ""} { "Info" "ISGN_ENTITY_NAME" "8 stackfile " "Found entity 8: stackfile" {  } { { "Documentos/pr1_processor_design/componentes.v" "" { Text "/home/alumno/Documentos/pr1_processor_design/componentes.v" 110 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1688999983684 ""} { "Info" "ISGN_ENTITY_NAME" "9 extmemmod " "Found entity 9: extmemmod" {  } { { "Documentos/pr1_processor_design/componentes.v" "" { Text "/home/alumno/Documentos/pr1_processor_design/componentes.v" 133 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1688999983684 ""} { "Info" "ISGN_ENTITY_NAME" "10 sevensegments " "Found entity 10: sevensegments" {  } { { "Documentos/pr1_processor_design/componentes.v" "" { Text "/home/alumno/Documentos/pr1_processor_design/componentes.v" 147 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1688999983684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1688999983684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Documentos/pr1_processor_design/cd.v 1 1 " "Found 1 design units, including 1 entities, in source file Documentos/pr1_processor_design/cd.v" { { "Info" "ISGN_ENTITY_NAME" "1 cd " "Found entity 1: cd" {  } { { "Documentos/pr1_processor_design/cd.v" "" { Text "/home/alumno/Documentos/pr1_processor_design/cd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1688999983686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1688999983686 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "alu.v(19) " "Verilog HDL warning at alu.v(19): extended using \"x\" or \"z\"" {  } { { "Documentos/pr1_processor_design/alu.v" "" { Text "/home/alumno/Documentos/pr1_processor_design/alu.v" 19 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1 1688999983687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Documentos/pr1_processor_design/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file Documentos/pr1_processor_design/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "Documentos/pr1_processor_design/alu.v" "" { Text "/home/alumno/Documentos/pr1_processor_design/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1688999983688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1688999983688 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "cpu " "Elaborating entity \"cpu\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1688999983780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cd cd:data_path " "Elaborating entity \"cd\" for hierarchy \"cd:data_path\"" {  } { { "Documentos/pr1_processor_design/cpu.v" "data_path" { Text "/home/alumno/Documentos/pr1_processor_design/cpu.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1688999983784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registro cd:data_path\|registro:pc " "Elaborating entity \"registro\" for hierarchy \"cd:data_path\|registro:pc\"" {  } { { "Documentos/pr1_processor_design/cd.v" "pc" { Text "/home/alumno/Documentos/pr1_processor_design/cd.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1688999983788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memprog cd:data_path\|memprog:mem " "Elaborating entity \"memprog\" for hierarchy \"cd:data_path\|memprog:mem\"" {  } { { "Documentos/pr1_processor_design/cd.v" "mem" { Text "/home/alumno/Documentos/pr1_processor_design/cd.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1688999983791 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 memprog.v(7) " "Net \"mem.data_a\" at memprog.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "Documentos/pr1_processor_design/memprog.v" "" { Text "/home/alumno/Documentos/pr1_processor_design/memprog.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1 1688999983792 "|cpu|cd:data_path|memprog:mem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 memprog.v(7) " "Net \"mem.waddr_a\" at memprog.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "Documentos/pr1_processor_design/memprog.v" "" { Text "/home/alumno/Documentos/pr1_processor_design/memprog.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1 1688999983792 "|cpu|cd:data_path|memprog:mem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 memprog.v(7) " "Net \"mem.we_a\" at memprog.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "Documentos/pr1_processor_design/memprog.v" "" { Text "/home/alumno/Documentos/pr1_processor_design/memprog.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1 1688999983793 "|cpu|cd:data_path|memprog:mem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sum cd:data_path\|sum:sumador " "Elaborating entity \"sum\" for hierarchy \"cd:data_path\|sum:sumador\"" {  } { { "Documentos/pr1_processor_design/cd.v" "sumador" { Text "/home/alumno/Documentos/pr1_processor_design/cd.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1688999983794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 cd:data_path\|mux2:mux_jump " "Elaborating entity \"mux2\" for hierarchy \"cd:data_path\|mux2:mux_jump\"" {  } { { "Documentos/pr1_processor_design/cd.v" "mux_jump" { Text "/home/alumno/Documentos/pr1_processor_design/cd.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1688999983796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu cd:data_path\|alu:alu0 " "Elaborating entity \"alu\" for hierarchy \"cd:data_path\|alu:alu0\"" {  } { { "Documentos/pr1_processor_design/cd.v" "alu0" { Text "/home/alumno/Documentos/pr1_processor_design/cd.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1688999983800 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 alu.v(19) " "Verilog HDL assignment warning at alu.v(19): truncated value with size 32 to match size of target (17)" {  } { { "Documentos/pr1_processor_design/alu.v" "" { Text "/home/alumno/Documentos/pr1_processor_design/alu.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1688999983801 "|cpu|cd:data_path|alu:alu0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 cd:data_path\|mux2:mux_op_alu " "Elaborating entity \"mux2\" for hierarchy \"cd:data_path\|mux2:mux_op_alu\"" {  } { { "Documentos/pr1_processor_design/cd.v" "mux_op_alu" { Text "/home/alumno/Documentos/pr1_processor_design/cd.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1688999983802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ffd cd:data_path\|ffd:flag_zero " "Elaborating entity \"ffd\" for hierarchy \"cd:data_path\|ffd:flag_zero\"" {  } { { "Documentos/pr1_processor_design/cd.v" "flag_zero" { Text "/home/alumno/Documentos/pr1_processor_design/cd.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1688999983804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile cd:data_path\|regfile:banc_reg " "Elaborating entity \"regfile\" for hierarchy \"cd:data_path\|regfile:banc_reg\"" {  } { { "Documentos/pr1_processor_design/cd.v" "banc_reg" { Text "/home/alumno/Documentos/pr1_processor_design/cd.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1688999983808 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 componentes.v(23) " "Verilog HDL assignment warning at componentes.v(23): truncated value with size 32 to match size of target (16)" {  } { { "Documentos/pr1_processor_design/componentes.v" "" { Text "/home/alumno/Documentos/pr1_processor_design/componentes.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1688999983814 "|cpu|cd:data_path|regfile:banc_reg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 componentes.v(24) " "Verilog HDL assignment warning at componentes.v(24): truncated value with size 32 to match size of target (16)" {  } { { "Documentos/pr1_processor_design/componentes.v" "" { Text "/home/alumno/Documentos/pr1_processor_design/componentes.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1688999983814 "|cpu|cd:data_path|regfile:banc_reg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 componentes.v(25) " "Verilog HDL assignment warning at componentes.v(25): truncated value with size 32 to match size of target (16)" {  } { { "Documentos/pr1_processor_design/componentes.v" "" { Text "/home/alumno/Documentos/pr1_processor_design/componentes.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1688999983814 "|cpu|cd:data_path|regfile:banc_reg"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 cd:data_path\|mux2:mux_rd2_or_const " "Elaborating entity \"mux2\" for hierarchy \"cd:data_path\|mux2:mux_rd2_or_const\"" {  } { { "Documentos/pr1_processor_design/cd.v" "mux_rd2_or_const" { Text "/home/alumno/Documentos/pr1_processor_design/cd.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1688999983816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4 cd:data_path\|mux4:mux_to_banc_reg " "Elaborating entity \"mux4\" for hierarchy \"cd:data_path\|mux4:mux_to_banc_reg\"" {  } { { "Documentos/pr1_processor_design/cd.v" "mux_to_banc_reg" { Text "/home/alumno/Documentos/pr1_processor_design/cd.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1688999983817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datafile cd:data_path\|datafile:data_mem " "Elaborating entity \"datafile\" for hierarchy \"cd:data_path\|datafile:data_mem\"" {  } { { "Documentos/pr1_processor_design/cd.v" "data_mem" { Text "/home/alumno/Documentos/pr1_processor_design/cd.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1688999983820 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 componentes.v(46) " "Verilog HDL assignment warning at componentes.v(46): truncated value with size 32 to match size of target (16)" {  } { { "Documentos/pr1_processor_design/componentes.v" "" { Text "/home/alumno/Documentos/pr1_processor_design/componentes.v" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1688999983821 "|cpu|cd:data_path|datafile:data_mem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extmemmod cd:data_path\|extmemmod:extmem " "Elaborating entity \"extmemmod\" for hierarchy \"cd:data_path\|extmemmod:extmem\"" {  } { { "Documentos/pr1_processor_design/cd.v" "extmem" { Text "/home/alumno/Documentos/pr1_processor_design/cd.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1688999983823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sevensegments cd:data_path\|sevensegments:sevenseg " "Elaborating entity \"sevensegments\" for hierarchy \"cd:data_path\|sevensegments:sevenseg\"" {  } { { "Documentos/pr1_processor_design/cd.v" "sevenseg" { Text "/home/alumno/Documentos/pr1_processor_design/cd.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1688999983824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stackfile cd:data_path\|stackfile:stack " "Elaborating entity \"stackfile\" for hierarchy \"cd:data_path\|stackfile:stack\"" {  } { { "Documentos/pr1_processor_design/cd.v" "stack" { Text "/home/alumno/Documentos/pr1_processor_design/cd.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1688999983826 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 componentes.v(126) " "Verilog HDL assignment warning at componentes.v(126): truncated value with size 32 to match size of target (16)" {  } { { "Documentos/pr1_processor_design/componentes.v" "" { Text "/home/alumno/Documentos/pr1_processor_design/componentes.v" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1688999983828 "|cpu|cd:data_path|stackfile:stack"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 componentes.v(128) " "Verilog HDL assignment warning at componentes.v(128): truncated value with size 32 to match size of target (10)" {  } { { "Documentos/pr1_processor_design/componentes.v" "" { Text "/home/alumno/Documentos/pr1_processor_design/componentes.v" 128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1688999983828 "|cpu|cd:data_path|stackfile:stack"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uc uc:control_unit " "Elaborating entity \"uc\" for hierarchy \"uc:control_unit\"" {  } { { "Documentos/pr1_processor_design/cpu.v" "control_unit" { Text "/home/alumno/Documentos/pr1_processor_design/cpu.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1688999983829 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uc.v(6) " "Verilog HDL assignment warning at uc.v(6): truncated value with size 32 to match size of target (1)" {  } { { "Documentos/pr1_processor_design/uc.v" "" { Text "/home/alumno/Documentos/pr1_processor_design/uc.v" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1688999983832 "|cpu|uc:control_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uc.v(7) " "Verilog HDL assignment warning at uc.v(7): truncated value with size 32 to match size of target (1)" {  } { { "Documentos/pr1_processor_design/uc.v" "" { Text "/home/alumno/Documentos/pr1_processor_design/uc.v" 7 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1688999983832 "|cpu|uc:control_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uc.v(38) " "Verilog HDL assignment warning at uc.v(38): truncated value with size 32 to match size of target (1)" {  } { { "Documentos/pr1_processor_design/uc.v" "" { Text "/home/alumno/Documentos/pr1_processor_design/uc.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1688999983832 "|cpu|uc:control_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uc.v(39) " "Verilog HDL assignment warning at uc.v(39): truncated value with size 32 to match size of target (1)" {  } { { "Documentos/pr1_processor_design/uc.v" "" { Text "/home/alumno/Documentos/pr1_processor_design/uc.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1688999983833 "|cpu|uc:control_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uc.v(59) " "Verilog HDL assignment warning at uc.v(59): truncated value with size 32 to match size of target (1)" {  } { { "Documentos/pr1_processor_design/uc.v" "" { Text "/home/alumno/Documentos/pr1_processor_design/uc.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1688999983833 "|cpu|uc:control_unit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "s_inm uc.v(2) " "Verilog HDL Always Construct warning at uc.v(2): inferring latch(es) for variable \"s_inm\", which holds its previous value in one or more paths through the always construct" {  } { { "Documentos/pr1_processor_design/uc.v" "" { Text "/home/alumno/Documentos/pr1_processor_design/uc.v" 2 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1688999983833 "|cpu|uc:control_unit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "s_rgj uc.v(2) " "Verilog HDL Always Construct warning at uc.v(2): inferring latch(es) for variable \"s_rgj\", which holds its previous value in one or more paths through the always construct" {  } { { "Documentos/pr1_processor_design/uc.v" "" { Text "/home/alumno/Documentos/pr1_processor_design/uc.v" 2 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1688999983833 "|cpu|uc:control_unit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "we3 uc.v(2) " "Verilog HDL Always Construct warning at uc.v(2): inferring latch(es) for variable \"we3\", which holds its previous value in one or more paths through the always construct" {  } { { "Documentos/pr1_processor_design/uc.v" "" { Text "/home/alumno/Documentos/pr1_processor_design/uc.v" 2 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1688999983833 "|cpu|uc:control_unit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "wez uc.v(2) " "Verilog HDL Always Construct warning at uc.v(2): inferring latch(es) for variable \"wez\", which holds its previous value in one or more paths through the always construct" {  } { { "Documentos/pr1_processor_design/uc.v" "" { Text "/home/alumno/Documentos/pr1_processor_design/uc.v" 2 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1688999983833 "|cpu|uc:control_unit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "wes uc.v(2) " "Verilog HDL Always Construct warning at uc.v(2): inferring latch(es) for variable \"wes\", which holds its previous value in one or more paths through the always construct" {  } { { "Documentos/pr1_processor_design/uc.v" "" { Text "/home/alumno/Documentos/pr1_processor_design/uc.v" 2 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1688999983833 "|cpu|uc:control_unit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "weo uc.v(2) " "Verilog HDL Always Construct warning at uc.v(2): inferring latch(es) for variable \"weo\", which holds its previous value in one or more paths through the always construct" {  } { { "Documentos/pr1_processor_design/uc.v" "" { Text "/home/alumno/Documentos/pr1_processor_design/uc.v" 2 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1688999983833 "|cpu|uc:control_unit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "wep uc.v(2) " "Verilog HDL Always Construct warning at uc.v(2): inferring latch(es) for variable \"wep\", which holds its previous value in one or more paths through the always construct" {  } { { "Documentos/pr1_processor_design/uc.v" "" { Text "/home/alumno/Documentos/pr1_processor_design/uc.v" 2 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1688999983833 "|cpu|uc:control_unit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "wed uc.v(2) " "Verilog HDL Always Construct warning at uc.v(2): inferring latch(es) for variable \"wed\", which holds its previous value in one or more paths through the always construct" {  } { { "Documentos/pr1_processor_design/uc.v" "" { Text "/home/alumno/Documentos/pr1_processor_design/uc.v" 2 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1688999983833 "|cpu|uc:control_unit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "wext uc.v(2) " "Verilog HDL Always Construct warning at uc.v(2): inferring latch(es) for variable \"wext\", which holds its previous value in one or more paths through the always construct" {  } { { "Documentos/pr1_processor_design/uc.v" "" { Text "/home/alumno/Documentos/pr1_processor_design/uc.v" 2 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1688999983833 "|cpu|uc:control_unit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rws uc.v(2) " "Verilog HDL Always Construct warning at uc.v(2): inferring latch(es) for variable \"rws\", which holds its previous value in one or more paths through the always construct" {  } { { "Documentos/pr1_processor_design/uc.v" "" { Text "/home/alumno/Documentos/pr1_processor_design/uc.v" 2 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1688999983833 "|cpu|uc:control_unit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "wsp uc.v(2) " "Verilog HDL Always Construct warning at uc.v(2): inferring latch(es) for variable \"wsp\", which holds its previous value in one or more paths through the always construct" {  } { { "Documentos/pr1_processor_design/uc.v" "" { Text "/home/alumno/Documentos/pr1_processor_design/uc.v" 2 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1688999983833 "|cpu|uc:control_unit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "wro uc.v(2) " "Verilog HDL Always Construct warning at uc.v(2): inferring latch(es) for variable \"wro\", which holds its previous value in one or more paths through the always construct" {  } { { "Documentos/pr1_processor_design/uc.v" "" { Text "/home/alumno/Documentos/pr1_processor_design/uc.v" 2 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1688999983833 "|cpu|uc:control_unit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "wed_ext uc.v(2) " "Verilog HDL Always Construct warning at uc.v(2): inferring latch(es) for variable \"wed_ext\", which holds its previous value in one or more paths through the always construct" {  } { { "Documentos/pr1_processor_design/uc.v" "" { Text "/home/alumno/Documentos/pr1_processor_design/uc.v" 2 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1688999983833 "|cpu|uc:control_unit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "we_ram uc.v(2) " "Verilog HDL Always Construct warning at uc.v(2): inferring latch(es) for variable \"we_ram\", which holds its previous value in one or more paths through the always construct" {  } { { "Documentos/pr1_processor_design/uc.v" "" { Text "/home/alumno/Documentos/pr1_processor_design/uc.v" 2 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1688999983834 "|cpu|uc:control_unit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "s_inc uc.v(2) " "Verilog HDL Always Construct warning at uc.v(2): inferring latch(es) for variable \"s_inc\", which holds its previous value in one or more paths through the always construct" {  } { { "Documentos/pr1_processor_design/uc.v" "" { Text "/home/alumno/Documentos/pr1_processor_design/uc.v" 2 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1688999983834 "|cpu|uc:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_inc uc.v(98) " "Inferred latch for \"s_inc\" at uc.v(98)" {  } { { "Documentos/pr1_processor_design/uc.v" "" { Text "/home/alumno/Documentos/pr1_processor_design/uc.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1688999983834 "|cpu|uc:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "we_ram uc.v(98) " "Inferred latch for \"we_ram\" at uc.v(98)" {  } { { "Documentos/pr1_processor_design/uc.v" "" { Text "/home/alumno/Documentos/pr1_processor_design/uc.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1688999983834 "|cpu|uc:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wed_ext uc.v(98) " "Inferred latch for \"wed_ext\" at uc.v(98)" {  } { { "Documentos/pr1_processor_design/uc.v" "" { Text "/home/alumno/Documentos/pr1_processor_design/uc.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1688999983834 "|cpu|uc:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wro\[0\] uc.v(98) " "Inferred latch for \"wro\[0\]\" at uc.v(98)" {  } { { "Documentos/pr1_processor_design/uc.v" "" { Text "/home/alumno/Documentos/pr1_processor_design/uc.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1688999983834 "|cpu|uc:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wro\[1\] uc.v(98) " "Inferred latch for \"wro\[1\]\" at uc.v(98)" {  } { { "Documentos/pr1_processor_design/uc.v" "" { Text "/home/alumno/Documentos/pr1_processor_design/uc.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1688999983834 "|cpu|uc:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wsp uc.v(98) " "Inferred latch for \"wsp\" at uc.v(98)" {  } { { "Documentos/pr1_processor_design/uc.v" "" { Text "/home/alumno/Documentos/pr1_processor_design/uc.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1688999983834 "|cpu|uc:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rws uc.v(98) " "Inferred latch for \"rws\" at uc.v(98)" {  } { { "Documentos/pr1_processor_design/uc.v" "" { Text "/home/alumno/Documentos/pr1_processor_design/uc.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1688999983834 "|cpu|uc:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wext uc.v(98) " "Inferred latch for \"wext\" at uc.v(98)" {  } { { "Documentos/pr1_processor_design/uc.v" "" { Text "/home/alumno/Documentos/pr1_processor_design/uc.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1688999983834 "|cpu|uc:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wed uc.v(98) " "Inferred latch for \"wed\" at uc.v(98)" {  } { { "Documentos/pr1_processor_design/uc.v" "" { Text "/home/alumno/Documentos/pr1_processor_design/uc.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1688999983834 "|cpu|uc:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wep uc.v(98) " "Inferred latch for \"wep\" at uc.v(98)" {  } { { "Documentos/pr1_processor_design/uc.v" "" { Text "/home/alumno/Documentos/pr1_processor_design/uc.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1688999983834 "|cpu|uc:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "weo uc.v(98) " "Inferred latch for \"weo\" at uc.v(98)" {  } { { "Documentos/pr1_processor_design/uc.v" "" { Text "/home/alumno/Documentos/pr1_processor_design/uc.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1688999983834 "|cpu|uc:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wes uc.v(98) " "Inferred latch for \"wes\" at uc.v(98)" {  } { { "Documentos/pr1_processor_design/uc.v" "" { Text "/home/alumno/Documentos/pr1_processor_design/uc.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1688999983834 "|cpu|uc:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wez uc.v(98) " "Inferred latch for \"wez\" at uc.v(98)" {  } { { "Documentos/pr1_processor_design/uc.v" "" { Text "/home/alumno/Documentos/pr1_processor_design/uc.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1688999983834 "|cpu|uc:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "we3 uc.v(98) " "Inferred latch for \"we3\" at uc.v(98)" {  } { { "Documentos/pr1_processor_design/uc.v" "" { Text "/home/alumno/Documentos/pr1_processor_design/uc.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1688999983834 "|cpu|uc:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_rgj uc.v(98) " "Inferred latch for \"s_rgj\" at uc.v(98)" {  } { { "Documentos/pr1_processor_design/uc.v" "" { Text "/home/alumno/Documentos/pr1_processor_design/uc.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1688999983834 "|cpu|uc:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_inm uc.v(98) " "Inferred latch for \"s_inm\" at uc.v(98)" {  } { { "Documentos/pr1_processor_design/uc.v" "" { Text "/home/alumno/Documentos/pr1_processor_design/uc.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1688999983834 "|cpu|uc:control_unit"}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ft14.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ft14.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ft14 " "Found entity 1: altsyncram_ft14" {  } { { "db/altsyncram_ft14.tdf" "" { Text "/home/alumno/db/altsyncram_ft14.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1688999985756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1688999985756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nhq1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nhq1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nhq1 " "Found entity 1: altsyncram_nhq1" {  } { { "db/altsyncram_nhq1.tdf" "" { Text "/home/alumno/db/altsyncram_nhq1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1688999986175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1688999986175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_eoc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_eoc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_eoc " "Found entity 1: mux_eoc" {  } { { "db/mux_eoc.tdf" "" { Text "/home/alumno/db/mux_eoc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1688999986268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1688999986268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_rqf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_rqf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_rqf " "Found entity 1: decode_rqf" {  } { { "db/decode_rqf.tdf" "" { Text "/home/alumno/db/decode_rqf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1688999986330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1688999986330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_pdi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_pdi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_pdi " "Found entity 1: cntr_pdi" {  } { { "db/cntr_pdi.tdf" "" { Text "/home/alumno/db/cntr_pdi.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1688999986406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1688999986406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_dcc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_dcc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_dcc " "Found entity 1: cmpr_dcc" {  } { { "db/cmpr_dcc.tdf" "" { Text "/home/alumno/db/cmpr_dcc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1688999986455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1688999986455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_v1j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_v1j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_v1j " "Found entity 1: cntr_v1j" {  } { { "db/cntr_v1j.tdf" "" { Text "/home/alumno/db/cntr_v1j.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1688999986515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1688999986515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ci.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ci.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ci " "Found entity 1: cntr_1ci" {  } { { "db/cntr_1ci.tdf" "" { Text "/home/alumno/db/cntr_1ci.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1688999986589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1688999986589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_9cc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_9cc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_9cc " "Found entity 1: cmpr_9cc" {  } { { "db/cmpr_9cc.tdf" "" { Text "/home/alumno/db/cmpr_9cc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1688999986638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1688999986638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_gui.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_gui.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_gui " "Found entity 1: cntr_gui" {  } { { "db/cntr_gui.tdf" "" { Text "/home/alumno/db/cntr_gui.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1688999986697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1688999986697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_5cc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_5cc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_5cc " "Found entity 1: cmpr_5cc" {  } { { "db/cmpr_5cc.tdf" "" { Text "/home/alumno/db/cmpr_5cc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1688999986745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1688999986745 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "" 0 -1 1688999987329 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "cd:data_path\|datafile:data_mem\|mem_data " "RAM logic \"cd:data_path\|datafile:data_mem\|mem_data\" is uninferred due to asynchronous read logic" {  } { { "Documentos/pr1_processor_design/componentes.v" "mem_data" { Text "/home/alumno/Documentos/pr1_processor_design/componentes.v" 36 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "" 0 -1 1688999988440 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "cd:data_path\|stackfile:stack\|mem_stack " "RAM logic \"cd:data_path\|stackfile:stack\|mem_stack\" is uninferred due to asynchronous read logic" {  } { { "Documentos/pr1_processor_design/componentes.v" "mem_stack" { Text "/home/alumno/Documentos/pr1_processor_design/componentes.v" 115 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "" 0 -1 1688999988440 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "" 0 -1 1688999988440 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "uc:control_unit\|wext uc:control_unit\|we_ram " "Duplicate LATCH primitive \"uc:control_unit\|wext\" merged with LATCH primitive \"uc:control_unit\|we_ram\"" {  } { { "Documentos/pr1_processor_design/uc.v" "" { Text "/home/alumno/Documentos/pr1_processor_design/uc.v" 1 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1 1688999999830 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "" 0 -1 1688999999830 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "uc:control_unit\|s_inm " "Latch uc:control_unit\|s_inm has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cd:data_path\|registro:pc\|q\[8\] " "Ports D and ENA on the latch are fed by the same signal cd:data_path\|registro:pc\|q\[8\]" {  } { { "Documentos/pr1_processor_design/componentes.v" "" { Text "/home/alumno/Documentos/pr1_processor_design/componentes.v" 63 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1688999999835 ""}  } { { "Documentos/pr1_processor_design/uc.v" "" { Text "/home/alumno/Documentos/pr1_processor_design/uc.v" 1 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1688999999835 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "uc:control_unit\|wed_ext " "Latch uc:control_unit\|wed_ext has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cd:data_path\|registro:pc\|q\[9\] " "Ports D and ENA on the latch are fed by the same signal cd:data_path\|registro:pc\|q\[9\]" {  } { { "Documentos/pr1_processor_design/componentes.v" "" { Text "/home/alumno/Documentos/pr1_processor_design/componentes.v" 63 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1688999999836 ""}  } { { "Documentos/pr1_processor_design/uc.v" "" { Text "/home/alumno/Documentos/pr1_processor_design/uc.v" 1 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1688999999836 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "uc:control_unit\|we_ram " "Latch uc:control_unit\|we_ram has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cd:data_path\|registro:pc\|q\[9\] " "Ports D and ENA on the latch are fed by the same signal cd:data_path\|registro:pc\|q\[9\]" {  } { { "Documentos/pr1_processor_design/componentes.v" "" { Text "/home/alumno/Documentos/pr1_processor_design/componentes.v" 63 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1688999999836 ""}  } { { "Documentos/pr1_processor_design/uc.v" "" { Text "/home/alumno/Documentos/pr1_processor_design/uc.v" 1 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1688999999836 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "uc:control_unit\|we3 " "Latch uc:control_unit\|we3 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cd:data_path\|registro:pc\|q\[9\] " "Ports D and ENA on the latch are fed by the same signal cd:data_path\|registro:pc\|q\[9\]" {  } { { "Documentos/pr1_processor_design/componentes.v" "" { Text "/home/alumno/Documentos/pr1_processor_design/componentes.v" 63 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1688999999836 ""}  } { { "Documentos/pr1_processor_design/uc.v" "" { Text "/home/alumno/Documentos/pr1_processor_design/uc.v" 1 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1688999999836 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "uc:control_unit\|wro\[0\] " "Latch uc:control_unit\|wro\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cd:data_path\|registro:pc\|q\[9\] " "Ports D and ENA on the latch are fed by the same signal cd:data_path\|registro:pc\|q\[9\]" {  } { { "Documentos/pr1_processor_design/componentes.v" "" { Text "/home/alumno/Documentos/pr1_processor_design/componentes.v" 63 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1688999999837 ""}  } { { "Documentos/pr1_processor_design/uc.v" "" { Text "/home/alumno/Documentos/pr1_processor_design/uc.v" 98 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1688999999837 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "uc:control_unit\|wro\[1\] " "Latch uc:control_unit\|wro\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cd:data_path\|registro:pc\|q\[9\] " "Ports D and ENA on the latch are fed by the same signal cd:data_path\|registro:pc\|q\[9\]" {  } { { "Documentos/pr1_processor_design/componentes.v" "" { Text "/home/alumno/Documentos/pr1_processor_design/componentes.v" 63 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1688999999837 ""}  } { { "Documentos/pr1_processor_design/uc.v" "" { Text "/home/alumno/Documentos/pr1_processor_design/uc.v" 98 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1688999999837 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "uc:control_unit\|s_rgj " "Latch uc:control_unit\|s_rgj has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cd:data_path\|registro:pc\|q\[9\] " "Ports D and ENA on the latch are fed by the same signal cd:data_path\|registro:pc\|q\[9\]" {  } { { "Documentos/pr1_processor_design/componentes.v" "" { Text "/home/alumno/Documentos/pr1_processor_design/componentes.v" 63 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1688999999837 ""}  } { { "Documentos/pr1_processor_design/uc.v" "" { Text "/home/alumno/Documentos/pr1_processor_design/uc.v" 1 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1688999999837 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "uc:control_unit\|s_inc " "Latch uc:control_unit\|s_inc has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cd:data_path\|registro:pc\|q\[8\] " "Ports D and ENA on the latch are fed by the same signal cd:data_path\|registro:pc\|q\[8\]" {  } { { "Documentos/pr1_processor_design/componentes.v" "" { Text "/home/alumno/Documentos/pr1_processor_design/componentes.v" 63 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1688999999838 ""}  } { { "Documentos/pr1_processor_design/uc.v" "" { Text "/home/alumno/Documentos/pr1_processor_design/uc.v" 1 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1688999999838 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "uc:control_unit\|rws " "Latch uc:control_unit\|rws has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cd:data_path\|registro:pc\|q\[9\] " "Ports D and ENA on the latch are fed by the same signal cd:data_path\|registro:pc\|q\[9\]" {  } { { "Documentos/pr1_processor_design/componentes.v" "" { Text "/home/alumno/Documentos/pr1_processor_design/componentes.v" 63 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1688999999838 ""}  } { { "Documentos/pr1_processor_design/uc.v" "" { Text "/home/alumno/Documentos/pr1_processor_design/uc.v" 1 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1688999999838 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "uc:control_unit\|wed " "Latch uc:control_unit\|wed has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cd:data_path\|registro:pc\|q\[9\] " "Ports D and ENA on the latch are fed by the same signal cd:data_path\|registro:pc\|q\[9\]" {  } { { "Documentos/pr1_processor_design/componentes.v" "" { Text "/home/alumno/Documentos/pr1_processor_design/componentes.v" 63 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1688999999838 ""}  } { { "Documentos/pr1_processor_design/uc.v" "" { Text "/home/alumno/Documentos/pr1_processor_design/uc.v" 1 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1688999999838 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "uc:control_unit\|wez " "Latch uc:control_unit\|wez has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cd:data_path\|registro:pc\|q\[8\] " "Ports D and ENA on the latch are fed by the same signal cd:data_path\|registro:pc\|q\[8\]" {  } { { "Documentos/pr1_processor_design/componentes.v" "" { Text "/home/alumno/Documentos/pr1_processor_design/componentes.v" 63 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1688999999839 ""}  } { { "Documentos/pr1_processor_design/uc.v" "" { Text "/home/alumno/Documentos/pr1_processor_design/uc.v" 1 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1688999999839 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "uc:control_unit\|wsp " "Latch uc:control_unit\|wsp has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cd:data_path\|registro:pc\|q\[9\] " "Ports D and ENA on the latch are fed by the same signal cd:data_path\|registro:pc\|q\[9\]" {  } { { "Documentos/pr1_processor_design/componentes.v" "" { Text "/home/alumno/Documentos/pr1_processor_design/componentes.v" 63 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1688999999839 ""}  } { { "Documentos/pr1_processor_design/uc.v" "" { Text "/home/alumno/Documentos/pr1_processor_design/uc.v" 1 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1688999999839 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "dir_mem_ex\[16\] GND " "Pin \"dir_mem_ex\[16\]\" is stuck at GND" {  } { { "Documentos/pr1_processor_design/cpu.v" "" { Text "/home/alumno/Documentos/pr1_processor_design/cpu.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1689000006571 "|cpu|dir_mem_ex[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dir_mem_ex\[17\] GND " "Pin \"dir_mem_ex\[17\]\" is stuck at GND" {  } { { "Documentos/pr1_processor_design/cpu.v" "" { Text "/home/alumno/Documentos/pr1_processor_design/cpu.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1689000006571 "|cpu|dir_mem_ex[17]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1 1689000006571 ""}
{ "Warning" "WFTM_TRI_TO_BIDIR_AND_OUTPUT_PIN" "pre_syn.bp.data_path_extmem_mem_cable_0_ data_bus\[0\] " "Output pin \"pre_syn.bp.data_path_extmem_mem_cable_0_\" driven by bidirectional pin \"data_bus\[0\]\" cannot be tri-stated" {  } { { "Documentos/pr1_processor_design/cpu.v" "" { Text "/home/alumno/Documentos/pr1_processor_design/cpu.v" 1 -1 0 } }  } 0 18029 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "" 0 -1 1689000006635 ""}
{ "Warning" "WFTM_TRI_TO_BIDIR_AND_OUTPUT_PIN" "pre_syn.bp.data_path_extmem_mem_cable_1_ data_bus\[1\] " "Output pin \"pre_syn.bp.data_path_extmem_mem_cable_1_\" driven by bidirectional pin \"data_bus\[1\]\" cannot be tri-stated" {  } { { "Documentos/pr1_processor_design/cpu.v" "" { Text "/home/alumno/Documentos/pr1_processor_design/cpu.v" 1 -1 0 } }  } 0 18029 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "" 0 -1 1689000006636 ""}
{ "Warning" "WFTM_TRI_TO_BIDIR_AND_OUTPUT_PIN" "pre_syn.bp.data_path_extmem_mem_cable_2_ data_bus\[2\] " "Output pin \"pre_syn.bp.data_path_extmem_mem_cable_2_\" driven by bidirectional pin \"data_bus\[2\]\" cannot be tri-stated" {  } { { "Documentos/pr1_processor_design/cpu.v" "" { Text "/home/alumno/Documentos/pr1_processor_design/cpu.v" 1 -1 0 } }  } 0 18029 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "" 0 -1 1689000006636 ""}
{ "Warning" "WFTM_TRI_TO_BIDIR_AND_OUTPUT_PIN" "pre_syn.bp.data_path_extmem_mem_cable_3_ data_bus\[3\] " "Output pin \"pre_syn.bp.data_path_extmem_mem_cable_3_\" driven by bidirectional pin \"data_bus\[3\]\" cannot be tri-stated" {  } { { "Documentos/pr1_processor_design/cpu.v" "" { Text "/home/alumno/Documentos/pr1_processor_design/cpu.v" 1 -1 0 } }  } 0 18029 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "" 0 -1 1689000006636 ""}
{ "Warning" "WFTM_TRI_TO_BIDIR_AND_OUTPUT_PIN" "pre_syn.bp.data_path_extmem_mem_cable_4_ data_bus\[4\] " "Output pin \"pre_syn.bp.data_path_extmem_mem_cable_4_\" driven by bidirectional pin \"data_bus\[4\]\" cannot be tri-stated" {  } { { "Documentos/pr1_processor_design/cpu.v" "" { Text "/home/alumno/Documentos/pr1_processor_design/cpu.v" 1 -1 0 } }  } 0 18029 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "" 0 -1 1689000006636 ""}
{ "Warning" "WFTM_TRI_TO_BIDIR_AND_OUTPUT_PIN" "pre_syn.bp.data_path_extmem_mem_cable_5_ data_bus\[5\] " "Output pin \"pre_syn.bp.data_path_extmem_mem_cable_5_\" driven by bidirectional pin \"data_bus\[5\]\" cannot be tri-stated" {  } { { "Documentos/pr1_processor_design/cpu.v" "" { Text "/home/alumno/Documentos/pr1_processor_design/cpu.v" 1 -1 0 } }  } 0 18029 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "" 0 -1 1689000006636 ""}
{ "Warning" "WFTM_TRI_TO_BIDIR_AND_OUTPUT_PIN" "pre_syn.bp.data_path_extmem_mem_cable_6_ data_bus\[6\] " "Output pin \"pre_syn.bp.data_path_extmem_mem_cable_6_\" driven by bidirectional pin \"data_bus\[6\]\" cannot be tri-stated" {  } { { "Documentos/pr1_processor_design/cpu.v" "" { Text "/home/alumno/Documentos/pr1_processor_design/cpu.v" 1 -1 0 } }  } 0 18029 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "" 0 -1 1689000006636 ""}
{ "Warning" "WFTM_TRI_TO_BIDIR_AND_OUTPUT_PIN" "pre_syn.bp.data_path_extmem_mem_cable_7_ data_bus\[7\] " "Output pin \"pre_syn.bp.data_path_extmem_mem_cable_7_\" driven by bidirectional pin \"data_bus\[7\]\" cannot be tri-stated" {  } { { "Documentos/pr1_processor_design/cpu.v" "" { Text "/home/alumno/Documentos/pr1_processor_design/cpu.v" 1 -1 0 } }  } 0 18029 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "" 0 -1 1689000006636 ""}
{ "Warning" "WFTM_TRI_TO_BIDIR_AND_OUTPUT_PIN" "pre_syn.bp.data_path_extmem_mem_cable_8_ data_bus\[8\] " "Output pin \"pre_syn.bp.data_path_extmem_mem_cable_8_\" driven by bidirectional pin \"data_bus\[8\]\" cannot be tri-stated" {  } { { "Documentos/pr1_processor_design/cpu.v" "" { Text "/home/alumno/Documentos/pr1_processor_design/cpu.v" 1 -1 0 } }  } 0 18029 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "" 0 -1 1689000006637 ""}
{ "Warning" "WFTM_TRI_TO_BIDIR_AND_OUTPUT_PIN" "pre_syn.bp.data_path_extmem_mem_cable_9_ data_bus\[9\] " "Output pin \"pre_syn.bp.data_path_extmem_mem_cable_9_\" driven by bidirectional pin \"data_bus\[9\]\" cannot be tri-stated" {  } { { "Documentos/pr1_processor_design/cpu.v" "" { Text "/home/alumno/Documentos/pr1_processor_design/cpu.v" 1 -1 0 } }  } 0 18029 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "" 0 -1 1689000006637 ""}
{ "Warning" "WFTM_TRI_TO_BIDIR_AND_OUTPUT_PIN" "pre_syn.bp.data_path_extmem_mem_cable_10_ data_bus\[10\] " "Output pin \"pre_syn.bp.data_path_extmem_mem_cable_10_\" driven by bidirectional pin \"data_bus\[10\]\" cannot be tri-stated" {  } { { "Documentos/pr1_processor_design/cpu.v" "" { Text "/home/alumno/Documentos/pr1_processor_design/cpu.v" 1 -1 0 } }  } 0 18029 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "" 0 -1 1689000006637 ""}
{ "Warning" "WFTM_TRI_TO_BIDIR_AND_OUTPUT_PIN" "pre_syn.bp.data_path_extmem_mem_cable_11_ data_bus\[11\] " "Output pin \"pre_syn.bp.data_path_extmem_mem_cable_11_\" driven by bidirectional pin \"data_bus\[11\]\" cannot be tri-stated" {  } { { "Documentos/pr1_processor_design/cpu.v" "" { Text "/home/alumno/Documentos/pr1_processor_design/cpu.v" 1 -1 0 } }  } 0 18029 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "" 0 -1 1689000006637 ""}
{ "Warning" "WFTM_TRI_TO_BIDIR_AND_OUTPUT_PIN" "pre_syn.bp.data_path_extmem_mem_cable_12_ data_bus\[12\] " "Output pin \"pre_syn.bp.data_path_extmem_mem_cable_12_\" driven by bidirectional pin \"data_bus\[12\]\" cannot be tri-stated" {  } { { "Documentos/pr1_processor_design/cpu.v" "" { Text "/home/alumno/Documentos/pr1_processor_design/cpu.v" 1 -1 0 } }  } 0 18029 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "" 0 -1 1689000006637 ""}
{ "Warning" "WFTM_TRI_TO_BIDIR_AND_OUTPUT_PIN" "pre_syn.bp.data_path_extmem_mem_cable_13_ data_bus\[13\] " "Output pin \"pre_syn.bp.data_path_extmem_mem_cable_13_\" driven by bidirectional pin \"data_bus\[13\]\" cannot be tri-stated" {  } { { "Documentos/pr1_processor_design/cpu.v" "" { Text "/home/alumno/Documentos/pr1_processor_design/cpu.v" 1 -1 0 } }  } 0 18029 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "" 0 -1 1689000006637 ""}
{ "Warning" "WFTM_TRI_TO_BIDIR_AND_OUTPUT_PIN" "pre_syn.bp.data_path_extmem_mem_cable_14_ data_bus\[14\] " "Output pin \"pre_syn.bp.data_path_extmem_mem_cable_14_\" driven by bidirectional pin \"data_bus\[14\]\" cannot be tri-stated" {  } { { "Documentos/pr1_processor_design/cpu.v" "" { Text "/home/alumno/Documentos/pr1_processor_design/cpu.v" 1 -1 0 } }  } 0 18029 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "" 0 -1 1689000006638 ""}
{ "Warning" "WFTM_TRI_TO_BIDIR_AND_OUTPUT_PIN" "pre_syn.bp.data_path_extmem_mem_cable_15_ data_bus\[15\] " "Output pin \"pre_syn.bp.data_path_extmem_mem_cable_15_\" driven by bidirectional pin \"data_bus\[15\]\" cannot be tri-stated" {  } { { "Documentos/pr1_processor_design/cpu.v" "" { Text "/home/alumno/Documentos/pr1_processor_design/cpu.v" 1 -1 0 } }  } 0 18029 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "" 0 -1 1689000006638 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2624 " "2624 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "" 0 -1 1689000017602 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/alumno/output_files/pr1_cpu_extendida.map.smsg " "Generated suppressed messages file /home/alumno/output_files/pr1_cpu_extendida.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1689000017994 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 660 " "Succesfully connected in-system debug instance \"auto_signaltap_0\" to all 660 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Succesfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "" 0 -1 1689000019389 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1689000019952 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1689000019952 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "20133 " "Implemented 20133 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1689000022051 ""} { "Info" "ICUT_CUT_TM_OPINS" "50 " "Implemented 50 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1689000022051 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1 1689000022051 ""} { "Info" "ICUT_CUT_TM_LCELLS" "19732 " "Implemented 19732 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1689000022051 ""} { "Info" "ICUT_CUT_TM_RAMS" "329 " "Implemented 329 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "" 0 -1 1689000022051 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1689000022051 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 73 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 73 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "435 " "Peak virtual memory: 435 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1689000022151 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jul 10 15:40:22 2023 " "Processing ended: Mon Jul 10 15:40:22 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1689000022151 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:41 " "Elapsed time: 00:00:41" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1689000022151 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:41 " "Total CPU time (on all processors): 00:00:41" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1689000022151 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1689000022151 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1689000045840 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 32-bit " "Running Quartus II 32-bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition " "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1689000045841 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul 10 15:40:45 2023 " "Processing started: Mon Jul 10 15:40:45 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1689000045841 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1689000045841 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off pr1_cpu_extendida -c pr1_cpu_extendida " "Command: quartus_fit --read_settings_files=off --write_settings_files=off pr1_cpu_extendida -c pr1_cpu_extendida" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1689000045841 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1689000046794 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "pr1_cpu_extendida EP2C20F484C7 " "Selected device EP2C20F484C7 for design \"pr1_cpu_extendida\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1 1689000046918 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1689000046941 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1689000046941 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1 1689000047426 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1 1689000047440 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C15AF484C7 " "Device EP2C15AF484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1689000048028 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F484C7 " "Device EP2C35F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1689000048028 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F484C7 " "Device EP2C50F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1689000048028 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1 1689000048028 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C4 " "Pin ~ASDO~ is reserved at location C4" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { ~ASDO~ } } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alumno/" { { 0 { 0 ""} 0 32256 8336 9085 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1689000048068 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ C3 " "Pin ~nCSO~ is reserved at location C3" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { ~nCSO~ } } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alumno/" { { 0 { 0 ""} 0 32257 8336 9085 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1689000048068 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS91p/nCEO~ W20 " "Pin ~LVDS91p/nCEO~ is reserved at location W20" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { ~LVDS91p/nCEO~ } } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~LVDS91p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alumno/" { { 0 { 0 ""} 0 32258 8336 9085 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1689000048068 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1 1689000048068 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1 1689000048139 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "12 " "TimeQuest Timing Analyzer is analyzing 12 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "" 0 -1 1689000050020 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] " "create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1689000050050 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1689000050050 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1 1689000050050 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "" 0 -1 1689000050050 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "pr1_cpu_extendida.sdc " "Synopsys Design Constraints File file not found: 'pr1_cpu_extendida.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1689000050239 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1689000050309 "|cpu|clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "cd:data_path\|registro:pc\|q\[0\] " "Node: cd:data_path\|registro:pc\|q\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1689000050309 "|cpu|cd:data_path|registro:pc|q[0]"}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "" 0 -1 1689000050543 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1689000050544 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1689000050544 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1689000050544 ""}  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1689000050544 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN L1 (CLK0, LVDSCLK0p, Input)) " "Automatically promoted node clk (placed in PIN L1 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1689000051763 ""}  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { clk } } } { "/opt/altera/12.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/12.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "Documentos/pr1_processor_design/cpu.v" "" { Text "/home/alumno/Documentos/pr1_processor_design/cpu.v" 1 0 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alumno/" { { 0 { 0 ""} 0 382 8336 9085 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1689000051763 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1689000051763 ""}  } { { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alumno/" { { 0 { 0 ""} 0 15906 8336 9085 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1689000051763 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "uc:control_unit\|Equal0~1  " "Automatically promoted node uc:control_unit\|Equal0~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1689000051763 ""}  } { { "Documentos/pr1_processor_design/uc.v" "" { Text "/home/alumno/Documentos/pr1_processor_design/uc.v" 3 -1 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { uc:control_unit|Equal0~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alumno/" { { 0 { 0 ""} 0 10253 8336 9085 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1689000051763 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset (placed in PIN L22 (CLK4, LVDSCLK2p, Input)) " "Automatically promoted node reset (placed in PIN L22 (CLK4, LVDSCLK2p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G6 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G6" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1689000051763 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cd:data_path\|sevensegments:sevenseg\|Decoder1~0 " "Destination node cd:data_path\|sevensegments:sevenseg\|Decoder1~0" {  } { { "Documentos/pr1_processor_design/componentes.v" "" { Text "/home/alumno/Documentos/pr1_processor_design/componentes.v" 181 -1 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { cd:data_path|sevensegments:sevenseg|Decoder1~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alumno/" { { 0 { 0 ""} 0 13723 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1689000051763 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|trigger_in_reg " "Destination node sld_signaltap:auto_signaltap_0\|trigger_in_reg" {  } { { "sld_signaltap.vhd" "" { Text "/opt/altera/12.1sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 257 -1 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|trigger_in_reg } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alumno/" { { 0 { 0 ""} 0 22004 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1689000051763 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1689000051763 ""}  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { reset } } } { "/opt/altera/12.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/12.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "reset" } } } } { "Documentos/pr1_processor_design/cpu.v" "" { Text "/home/alumno/Documentos/pr1_processor_design/cpu.v" 1 0 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alumno/" { { 0 { 0 ""} 0 383 8336 9085 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1689000051763 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all  " "Automatically promoted node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1689000051764 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~6 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~6" {  } { { "sld_buffer_manager.vhd" "" { Text "/opt/altera/12.1sp1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alumno/" { { 0 { 0 ""} 0 23273 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1689000051764 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1689000051764 ""}  } { { "sld_signaltap_impl.vhd" "" { Text "/opt/altera/12.1sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 821 -1 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alumno/" { { 0 { 0 ""} 0 19961 8336 9085 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1689000051764 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg  " "Automatically promoted node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1689000051764 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg~_wirecell " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg~_wirecell" {  } { { "sld_jtag_hub.vhd" "" { Text "/opt/altera/12.1sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 335 -1 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alumno/" { { 0 { 0 ""} 0 16256 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1689000051764 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all~0" {  } { { "sld_signaltap_impl.vhd" "" { Text "/opt/altera/12.1sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 821 -1 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alumno/" { { 0 { 0 ""} 0 23046 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1689000051764 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1689000051764 ""}  } { { "sld_jtag_hub.vhd" "" { Text "/opt/altera/12.1sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 335 -1 0 } } { "/opt/altera/12.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/12.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg" } } } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alumno/" { { 0 { 0 ""} 0 16031 8336 9085 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1689000051764 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]  " "Automatically promoted node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1689000051765 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~0 " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~0" {  } { { "sld_jtag_hub.vhd" "" { Text "/opt/altera/12.1sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1076 -1 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alumno/" { { 0 { 0 ""} 0 16144 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1689000051765 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~1 " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~1" {  } { { "sld_jtag_hub.vhd" "" { Text "/opt/altera/12.1sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1076 -1 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alumno/" { { 0 { 0 ""} 0 16145 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1689000051765 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]~_wirecell " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]~_wirecell" {  } { { "sld_jtag_hub.vhd" "" { Text "/opt/altera/12.1sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1090 -1 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]~_wirecell } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alumno/" { { 0 { 0 ""} 0 16257 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1689000051765 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1689000051765 ""}  } { { "sld_jtag_hub.vhd" "" { Text "/opt/altera/12.1sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1090 -1 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alumno/" { { 0 { 0 ""} 0 15930 8336 9085 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1689000051765 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "" 0 -1 1689000053900 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1689000053966 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1689000053968 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1 1689000054038 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1 1689000054127 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "" 0 -1 1689000054193 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "" 0 -1 1689000054193 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1 1689000054258 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1 1689000054282 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "" 0 -1 1689000054349 ""}  } {  } 0 176235 "Finished register packing" 0 0 "" 0 -1 1689000054349 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:07 " "Fitter preparation operations ending: elapsed time is 00:00:07" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1689000054759 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "" 0 -1 1689000056895 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:08 " "Fitter placement preparation operations ending: elapsed time is 00:00:08" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1689000064515 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "" 0 -1 1689000065268 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "" 0 -1 1689000071686 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:06 " "Fitter placement operations ending: elapsed time is 00:00:06" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1689000071686 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "" 0 -1 1689000074306 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "26 " "Router estimated average interconnect usage is 26% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "34 X0_Y14 X11_Y27 " "Router estimated peak interconnect usage is 34% of the available device resources in the region that extends from location X0_Y14 to location X11_Y27" {  } { { "loc" "" { Generic "/home/alumno/" { { 1 { 0 "Router estimated peak interconnect usage is 34% of the available device resources in the region that extends from location X0_Y14 to location X11_Y27"} { { 11 { 0 "Router estimated peak interconnect usage is 34% of the available device resources in the region that extends from location X0_Y14 to location X11_Y27"} 0 14 12 14 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1 1689000084727 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1 1689000084727 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:14 " "Fitter routing operations ending: elapsed time is 00:00:14" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1689000089308 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1 1689000089317 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1 1689000089317 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1 1689000089317 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "" 0 -1 1689000089915 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "65 " "Found 65 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_bus\[0\] 0 " "Pin \"data_bus\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1689000090340 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_bus\[1\] 0 " "Pin \"data_bus\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1689000090340 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_bus\[2\] 0 " "Pin \"data_bus\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1689000090340 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_bus\[3\] 0 " "Pin \"data_bus\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1689000090340 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_bus\[4\] 0 " "Pin \"data_bus\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1689000090340 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_bus\[5\] 0 " "Pin \"data_bus\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1689000090340 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_bus\[6\] 0 " "Pin \"data_bus\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1689000090340 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_bus\[7\] 0 " "Pin \"data_bus\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1689000090340 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_bus\[8\] 0 " "Pin \"data_bus\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1689000090340 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_bus\[9\] 0 " "Pin \"data_bus\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1689000090340 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_bus\[10\] 0 " "Pin \"data_bus\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1689000090340 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_bus\[11\] 0 " "Pin \"data_bus\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1689000090340 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_bus\[12\] 0 " "Pin \"data_bus\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1689000090340 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_bus\[13\] 0 " "Pin \"data_bus\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1689000090340 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_bus\[14\] 0 " "Pin \"data_bus\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1689000090340 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_bus\[15\] 0 " "Pin \"data_bus\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1689000090340 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dir_mem_ex\[0\] 0 " "Pin \"dir_mem_ex\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1689000090340 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dir_mem_ex\[1\] 0 " "Pin \"dir_mem_ex\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1689000090340 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dir_mem_ex\[2\] 0 " "Pin \"dir_mem_ex\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1689000090340 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dir_mem_ex\[3\] 0 " "Pin \"dir_mem_ex\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1689000090340 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dir_mem_ex\[4\] 0 " "Pin \"dir_mem_ex\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1689000090340 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dir_mem_ex\[5\] 0 " "Pin \"dir_mem_ex\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1689000090340 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dir_mem_ex\[6\] 0 " "Pin \"dir_mem_ex\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1689000090340 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dir_mem_ex\[7\] 0 " "Pin \"dir_mem_ex\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1689000090340 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dir_mem_ex\[8\] 0 " "Pin \"dir_mem_ex\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1689000090340 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dir_mem_ex\[9\] 0 " "Pin \"dir_mem_ex\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1689000090340 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dir_mem_ex\[10\] 0 " "Pin \"dir_mem_ex\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1689000090340 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dir_mem_ex\[11\] 0 " "Pin \"dir_mem_ex\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1689000090340 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dir_mem_ex\[12\] 0 " "Pin \"dir_mem_ex\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1689000090340 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dir_mem_ex\[13\] 0 " "Pin \"dir_mem_ex\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1689000090340 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dir_mem_ex\[14\] 0 " "Pin \"dir_mem_ex\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1689000090340 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dir_mem_ex\[15\] 0 " "Pin \"dir_mem_ex\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1689000090340 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dir_mem_ex\[16\] 0 " "Pin \"dir_mem_ex\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1689000090340 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dir_mem_ex\[17\] 0 " "Pin \"dir_mem_ex\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1689000090340 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "write_ext 0 " "Pin \"write_ext\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1689000090340 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "read_ext 0 " "Pin \"read_ext\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1689000090340 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "we_ram 0 " "Pin \"we_ram\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1689000090340 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_d0\[0\] 0 " "Pin \"out_d0\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1689000090340 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_d0\[1\] 0 " "Pin \"out_d0\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1689000090340 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_d0\[2\] 0 " "Pin \"out_d0\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1689000090340 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_d0\[3\] 0 " "Pin \"out_d0\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1689000090340 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_d0\[4\] 0 " "Pin \"out_d0\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1689000090340 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_d0\[5\] 0 " "Pin \"out_d0\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1689000090340 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_d0\[6\] 0 " "Pin \"out_d0\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1689000090340 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_d1\[0\] 0 " "Pin \"out_d1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1689000090340 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_d1\[1\] 0 " "Pin \"out_d1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1689000090340 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_d1\[2\] 0 " "Pin \"out_d1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1689000090340 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_d1\[3\] 0 " "Pin \"out_d1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1689000090340 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_d1\[4\] 0 " "Pin \"out_d1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1689000090340 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_d1\[5\] 0 " "Pin \"out_d1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1689000090340 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_d1\[6\] 0 " "Pin \"out_d1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1689000090340 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_d2\[0\] 0 " "Pin \"out_d2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1689000090340 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_d2\[1\] 0 " "Pin \"out_d2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1689000090340 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_d2\[2\] 0 " "Pin \"out_d2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1689000090340 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_d2\[3\] 0 " "Pin \"out_d2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1689000090340 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_d2\[4\] 0 " "Pin \"out_d2\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1689000090340 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_d2\[5\] 0 " "Pin \"out_d2\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1689000090340 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_d2\[6\] 0 " "Pin \"out_d2\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1689000090340 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_d3\[0\] 0 " "Pin \"out_d3\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1689000090340 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_d3\[1\] 0 " "Pin \"out_d3\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1689000090340 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_d3\[2\] 0 " "Pin \"out_d3\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1689000090340 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_d3\[3\] 0 " "Pin \"out_d3\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1689000090340 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_d3\[4\] 0 " "Pin \"out_d3\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1689000090340 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_d3\[5\] 0 " "Pin \"out_d3\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1689000090340 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_d3\[6\] 0 " "Pin \"out_d3\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1689000090340 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1 1689000090340 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "" 0 -1 1689000092837 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "" 0 -1 1689000094305 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "" 0 -1 1689000097202 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:09 " "Fitter post-fit operations ending: elapsed time is 00:00:09" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1689000098324 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1 1689000098629 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1 1689000098928 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/alumno/output_files/pr1_cpu_extendida.fit.smsg " "Generated suppressed messages file /home/alumno/output_files/pr1_cpu_extendida.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1689000100890 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus II 32-bit " "Quartus II 32-bit Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "601 " "Peak virtual memory: 601 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1689000104453 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jul 10 15:41:44 2023 " "Processing ended: Mon Jul 10 15:41:44 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1689000104453 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:59 " "Elapsed time: 00:00:59" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1689000104453 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:28 " "Total CPU time (on all processors): 00:01:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1689000104453 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1689000104453 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1689000127970 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 32-bit " "Running Quartus II 32-bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition " "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1689000127971 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul 10 15:42:07 2023 " "Processing started: Mon Jul 10 15:42:07 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1689000127971 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1689000127971 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off pr1_cpu_extendida -c pr1_cpu_extendida " "Command: quartus_asm --read_settings_files=off --write_settings_files=off pr1_cpu_extendida -c pr1_cpu_extendida" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1689000127972 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1 1689000129952 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "" 0 -1 1689000130001 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "361 " "Peak virtual memory: 361 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1689000130549 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jul 10 15:42:10 2023 " "Processing ended: Mon Jul 10 15:42:10 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1689000130549 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1689000130549 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1689000130549 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1689000130549 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "" 0 -1 1689000152737 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1689000153926 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 32-bit " "Running Quartus II 32-bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition " "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1689000153928 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul 10 15:42:33 2023 " "Processing started: Mon Jul 10 15:42:33 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1689000153928 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1689000153928 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta pr1_cpu_extendida -c pr1_cpu_extendida " "Command: quartus_sta pr1_cpu_extendida -c pr1_cpu_extendida" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1689000153928 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "" 0 0 1689000153964 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1689000154604 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1689000154629 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1689000154629 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "12 " "TimeQuest Timing Analyzer is analyzing 12 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "" 0 -1 1689000155777 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] " "create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1689000155894 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1689000155894 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1 1689000155894 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "" 0 -1 1689000155894 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "pr1_cpu_extendida.sdc " "Synopsys Design Constraints File file not found: 'pr1_cpu_extendida.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1689000156051 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1689000156118 "|cpu|clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "cd:data_path\|registro:pc\|q\[0\] " "Node: cd:data_path\|registro:pc\|q\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1689000156118 "|cpu|cd:data_path|registro:pc|q[0]"}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "" 0 0 1689000156244 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "" 0 0 1689000156265 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1689000156271 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1689000156275 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1689000156278 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1689000156281 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1689000156283 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 97.531 " "Worst-case minimum pulse width slack is 97.531" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1689000156284 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1689000156284 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   97.531         0.000 altera_reserved_tck  " "   97.531         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1689000156284 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1689000156284 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "" 0 -1 1689000156433 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "" 0 0 1689000156435 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1689000157044 "|cpu|clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "cd:data_path\|registro:pc\|q\[0\] " "Node: cd:data_path\|registro:pc\|q\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1689000157045 "|cpu|cd:data_path|registro:pc|q[0]"}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1689000157126 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1689000157128 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1689000157130 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1689000157132 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 97.778 " "Worst-case minimum pulse width slack is 97.778" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1689000157133 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1689000157133 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   97.778         0.000 altera_reserved_tck  " "   97.778         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1689000157133 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1689000157133 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "" 0 -1 1689000157148 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1689000157183 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1689000157190 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 6 s Quartus II 32-bit " "Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "446 " "Peak virtual memory: 446 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1689000157432 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jul 10 15:42:37 2023 " "Processing ended: Mon Jul 10 15:42:37 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1689000157432 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1689000157432 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1689000157432 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1689000157432 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1689000181119 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 32-bit " "Running Quartus II 32-bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition " "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1689000181120 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul 10 15:43:00 2023 " "Processing started: Mon Jul 10 15:43:00 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1689000181120 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1689000181120 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off pr1_cpu_extendida -c pr1_cpu_extendida " "Command: quartus_eda --read_settings_files=off --write_settings_files=off pr1_cpu_extendida -c pr1_cpu_extendida" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1689000181121 ""}
{ "Info" "IWSC_DONE_HDL_DUAL_SDO_GENERATION" "pr1_cpu_extendida.vo\", \"pr1_cpu_extendida_fast.vo pr1_cpu_extendida_v.sdo pr1_cpu_extendida_v_fast.sdo /home/alumno/simulation/modelsim/ simulation " "Generated files \"pr1_cpu_extendida.vo\", \"pr1_cpu_extendida_fast.vo\", \"pr1_cpu_extendida_v.sdo\" and \"pr1_cpu_extendida_v_fast.sdo\" in directory \"/home/alumno/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204026 "Generated files \"%1!s!\", \"%2!s!\" and \"%3!s!\" in directory \"%4!s!\" for EDA %5!s! tool" 0 0 "" 0 -1 1689000189620 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "425 " "Peak virtual memory: 425 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1689000189983 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jul 10 15:43:09 2023 " "Processing ended: Mon Jul 10 15:43:09 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1689000189983 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1689000189983 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1689000189983 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1689000189983 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 86 s " "Quartus II Full Compilation was successful. 0 errors, 86 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1689000212293 ""}
