================================================================
  Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
  Version 2017.2
  Build 1909853 on Thu Jun 15 18:55:24 MDT 2017
  Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
================================================================
INFO: [HLS 200-10] Running '/local/eda/xilinx/vivado_hls/2017.2/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'oezkan' on host 'codesign89.informatik.uni-erlangen.de' (Linux_x86_64 version 4.4.0-109-generic) on Sun Apr 15 06:46:44 CEST 2018
INFO: [HLS 200-10] On os Ubuntu 14.04.5 LTS
INFO: [HLS 200-10] In directory '/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_nobh_v1'
INFO: [HLS 200-10] Opening project '/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_nobh_v1/hipacc_project'.
INFO: [HLS 200-10] Adding design file 'hipacc_run.cc' to the project
INFO: [HLS 200-10] Adding test bench file 'main.cc' to the project
INFO: [HLS 200-10] Opening solution '/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_nobh_v1/hipacc_project/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.66ns.
INFO: [HLS 200-10] Setting target device to 'xc7z100ffg900-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
make[1]: Entering directory `/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_nobh_v1/hipacc_project/solution1/csim/build'
   Compiling ../../../../main.cc in debug mode
   Compiling ../../../../hipacc_run.cc in debug mode
   Generating csim.exe
make[1]: Leaving directory `/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_nobh_v1/hipacc_project/solution1/csim/build'
../../../../main.cc:231:31: warning: extra tokens at end of #ifdef directive [enabled by default]
Calculating reference ...
Comparing results ...
Reference Input 
       103       198       105       115        81       255        74       236        41       205       186       171       242       251       227
        43       140       182       135        27       100       245        97       171        28       231       144        91       144        30
       183       244       136       121        44       240       189       132       254       145        66        77       100        96        68
       193        87       224        48       140         5       221       239       157       125        23       165       188       166        40
       177       212        88        89       218       216       179        90        24        94       159        64       185       100       199
        99       113        35       165       190       240        50       214        36        17       243        33       122       231       182
       162       252       249        18       229       251       244       146       119       213        83        87       107       152        83
        23       168        14       214        11       162       201        56       206       212       233        46        90        82        20
       131       133       213       174       220         8         5       216        22       159       126       193       144       238       209
       115       164       220       248        58        28        37       213         4       188       131       182       227        32       189
       143       133       243       166        95        11        95       160        52       117       215       146       116       240       234
        38        85       237       128       218        43       102       151        61       199       121       116       217        45        79
Reference Output 
   5374639   5603157   5225127   5331442   5452785   5950047   6248129   6058265   5653547   5686555   6012690   6411402   6535262   6299939   5859455
   6563542   6864218   6231605   5768199   5717493   6400240   7223189   7440880   6985422   6558658   6433395   6586416   6561151   6398361   6017187
   7867974   7988335   7260199   6615604   6657104   7403676   8312112   8413611   7730852   6925462   6652371   6753995   6792928   6733068   6520652
   8014438   7787220   7216265   6813273   7077248   7771445   8299835   7951067   7131907   6233960   6006878   6290049   6576842   6713416   6712696
   8083446   7630334   7319668   7348187   7876022   8561295   8502230   7552449   6627453   5894920   5804115   6322174   6833402   7156645   7195975
   7942824   7306775   7167881   7572738   8250856   8901501   8528138   7415104   6670116   6211199   6132240   6422559   6669719   6915561   6991925
   8051400   7413372   7349523   7784199   8191027   8580332   8133190   7379177   7055339   6890244   6681569   6611478   6511799   6680783   6764675
   7885970   7631457   7746425   7815946   7465766   7348428   7036149   7069856   7327595   7469495   7316282   7156591   6788457   6708103   6586682
   8135990   8173993   8343735   7913136   6721651   6001724   5679215   6237945   6981787   7508409   7703172   7828975   7554393   7272091   6957122
   7820896   8214278   8599798   8012690   6336658   5172883   4741378   5447688   6447628   7216013   7752914   8237570   8145221   7680104   7127001
   7566131   8099581   8500086   7901578   6214715   4942157   4460417   5095507   6024631   6727410   7354901   7982087   8131592   7766772   7067889
   6939509   7275934   7543380   7210085   6199079   5344762   4920546   5317492   6012490   6508636   6930883   7174928   7248049   7025715   6628918
   Hipacc Output 
   4538746   4721877   4442748   4290619   4274451   4791963   5180387   5223587   4976360   4983934   5127711   5408757   5440655   5249639   4852058
   6706480   6754868   6231605   5768199   5717493   6400240   7223189   7440880   6985422   6558658   6433395   6586416   6561151   6398361   6017187
   8242356   7988335   7260199   6615604   6657104   7403676   8312112   8413611   7730852   6925462   6652371   6753995   6792928   6733068   6520652
   8156296   7787220   7216265   6813273   7077248   7771445   8299835   7951067   7131907   6233960   6006878   6290049   6576842   6713416   6712696
   7931247   7630334   7319668   7348187   7876022   8561295   8502230   7552449   6627453   5894920   5804115   6322174   6833402   7156645   7195975
   7611534   7306775   7167881   7572738   8250856   8901501   8528138   7415104   6670116   6211199   6132240   6422559   6669719   6915561   6991925
   7674102   7413372   7349523   7784199   8191027   8580332   8133190   7379177   7055339   6890244   6681569   6611478   6511799   6680783   6764675
   7557299   7631457   7746425   7815946   7465766   7348428   7036149   7069856   7327595   7469495   7316282   7156591   6788457   6708103   6586682
   7931222   8173993   8343735   7913136   6721651   6001724   5679215   6237945   6981787   7508409   7703172   7828975   7554393   7272091   6957122
   7807828   8214278   8599798   8012690   6336658   5172883   4741378   5447688   6447628   7216013   7752914   8237570   8145221   7680104   7127001
   7758452   8099581   8500086   7901578   6214715   4942157   4460417   5095507   6024631   6727410   7354901   7982087   8131592   7766772   7067889
   7154294   7275934   7543380   7210085   6199079   5344762   4920546   5317492   6012490   6508636   6930883   7174928   7248049   7025715   6628918
Test PASSED
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-10] Analyzing design file 'hipacc_run.cc' ... 
INFO: [HLS 200-10] Validating synthesis directives ...
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:53 ; elapsed = 00:00:38 . Memory (MB): peak = 342.906 ; gain = 13.043 ; free physical = 10921 ; free virtual = 34597
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:53 ; elapsed = 00:00:38 . Memory (MB): peak = 342.906 ; gain = 13.043 ; free physical = 10897 ; free virtual = 34577
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'getNewCoords' into 'process<1, 1024, 1024, 5, 5, float, float, ccGaussianFilterGKernelKernel>' (../../include/hipacc_vivado_filter.hpp:3719).
INFO: [XFORM 203-603] Inlining function 'getNewCoords' into 'process<1, 1024, 1024, 5, 5, float, float, ccGaussianFilterGKernelKernel>' (../../include/hipacc_vivado_filter.hpp:3712).
INFO: [XFORM 203-603] Inlining function 'ccGaussianFilterGKernelKernel::operator()' into 'process<1, 1024, 1024, 5, 5, float, float, ccGaussianFilterGKernelKernel>' (../../include/hipacc_vivado_filter.hpp:3729).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:01:01 ; elapsed = 00:00:48 . Memory (MB): peak = 716.617 ; gain = 386.754 ; free physical = 10530 ; free virtual = 34326
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:01:03 ; elapsed = 00:00:50 . Memory (MB): peak = 822.113 ; gain = 492.250 ; free physical = 10297 ; free virtual = 34124
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (../../include/hipacc_vivado_filter.hpp:3661) in function 'process<1, 1024, 1024, 5, 5, float, float, ccGaussianFilterGKernelKernel>' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1' (../../include/hipacc_vivado_filter.hpp:3676) in function 'process<1, 1024, 1024, 5, 5, float, float, ccGaussianFilterGKernelKernel>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1' (../../include/hipacc_vivado_filter.hpp:3678) in function 'process<1, 1024, 1024, 5, 5, float, float, ccGaussianFilterGKernelKernel>' completely.
INFO: [XFORM 203-501] Unrolling loop 'LINE_BUFF_1' (../../include/hipacc_vivado_filter.hpp:3689) in function 'process<1, 1024, 1024, 5, 5, float, float, ccGaussianFilterGKernelKernel>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.3' (../../include/hipacc_vivado_filter.hpp:3710) in function 'process<1, 1024, 1024, 5, 5, float, float, ccGaussianFilterGKernelKernel>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.3.1' (../../include/hipacc_vivado_filter.hpp:3711) in function 'process<1, 1024, 1024, 5, 5, float, float, ccGaussianFilterGKernelKernel>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.4' (../../include/hipacc_vivado_filter.hpp:3717) in function 'process<1, 1024, 1024, 5, 5, float, float, ccGaussianFilterGKernelKernel>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.4.1' (../../include/hipacc_vivado_filter.hpp:3718) in function 'process<1, 1024, 1024, 5, 5, float, float, ccGaussianFilterGKernelKernel>' completely.
INFO: [XFORM 203-101] Partitioning array 'lineBuff' (../../include/hipacc_vivado_filter.hpp:3648) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'win' (../../include/hipacc_vivado_filter.hpp:3650) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'win_tmp' (../../include/hipacc_vivado_filter.hpp:3652) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'win.0' (../../include/hipacc_vivado_filter.hpp:3650) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'win.1' (../../include/hipacc_vivado_filter.hpp:3650) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'win.2' (../../include/hipacc_vivado_filter.hpp:3650) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'win.3' (../../include/hipacc_vivado_filter.hpp:3650) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'win.4' (../../include/hipacc_vivado_filter.hpp:3650) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'win_tmp.0' (../../include/hipacc_vivado_filter.hpp:3652) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'win_tmp.1' (../../include/hipacc_vivado_filter.hpp:3652) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'win_tmp.2' (../../include/hipacc_vivado_filter.hpp:3652) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'win_tmp.3' (../../include/hipacc_vivado_filter.hpp:3652) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'win_tmp.4' (../../include/hipacc_vivado_filter.hpp:3652) in dimension 1 completely.
INFO: [XFORM 203-712] Applying dataflow to function 'hipaccRun' (hipacc_run.cc:14), detected/extracted 1 process function(s):
	 'ccGaussianFilterGKernel'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:07 ; elapsed = 00:00:54 . Memory (MB): peak = 1142.660 ; gain = 812.797 ; free physical = 9893 ; free virtual = 33856
INFO: [XFORM 203-541] Flattening a loop nest 'process_main_loop' (../../include/hipacc_vivado_filter.hpp:3660:67) in function 'process<1, 1024, 1024, 5, 5, float, float, ccGaussianFilterGKernelKernel>'.
WARNING: [XFORM 203-631] Renaming function 'process<1, 1024, 1024, 5, 5, float, float, ccGaussianFilterGKernelKernel>' (../../include/hipacc_vivado_filter.hpp:15:60) into process.
WARNING: [XFORM 203-631] Renaming function 'ccGaussianFilterGKernel' (./ccGaussianFilterG.cc:97:1) into ccGaussianFilterGKer.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:08 ; elapsed = 00:00:55 . Memory (MB): peak = 1172.273 ; gain = 842.410 ; free physical = 9726 ; free virtual = 33689
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hipaccRun' ...
WARNING: [SYN 201-103] Legalizing function name 'process' to 'process_r'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'process_r' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'process_main_loop_L'.
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 207.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 55.14 seconds; current allocated memory: 778.990 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-101] Start micro-architecture refinement ...
INFO: [BIND 205-100] Current cost: 33783.8
INFO: [BIND 205-100]  Iter  Moves  Swaps Merges  Swept   Fu     Reg     Cost   
INFO: [BIND 205-100]   0      0      0      0      0     154    117    33783.8 
INFO: [BIND 205-100]   1     67     67      0      0     154    117    33783.8 
INFO: [BIND 205-100]   2     66     66      0      0     154    117    33783.8 
INFO: [BIND 205-100]   3     66     66      0      0     154    117    33783.8 
INFO: [BIND 205-100]   4     65     65      0      0     154    117    33783.8 
INFO: [BIND 205-100]   5     67     67      0      0     154    117    33783.8 
INFO: [BIND 205-100]   6     65     65      0      0     154    117    33783.8 
INFO: [BIND 205-100]   7     67     67      0      0     154    117    33783.8 
INFO: [BIND 205-100]   8     65     65      0      0     154    117    33783.8 
INFO: [BIND 205-100]   9     67     67      0      0     154    117    33783.8 
INFO: [BIND 205-100]   10    66     66      0      0     154    117    33783.8 
INFO: [BIND 205-100]   11    67     67      0      0     154    117    33783.8 
INFO: [BIND 205-100]   12    66     66      0      0     154    117    33783.8 
INFO: [BIND 205-100]   13    67     67      0      0     154    117    33783.8 
INFO: [BIND 205-100]   14    66     66      0      0     154    117    33783.8 
INFO: [BIND 205-100]   15    66     66      0      0     154    117    33783.8 
INFO: [BIND 205-100]   16    66     66      0      0     154    117    33783.8 
INFO: [BIND 205-100] Final cost: 33783.8
INFO: [BIND 205-101] Done micro-architecture refinement; elapsed 4.94983 sec.
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 5.39 seconds; current allocated memory: 781.742 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'ccGaussianFilterGKer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 781.851 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-101] Start micro-architecture refinement ...
INFO: [BIND 205-100] Current cost: 33721.5
INFO: [BIND 205-100]  Iter  Moves  Swaps Merges  Swept   Fu     Reg     Cost   
INFO: [BIND 205-100]   0      0      0      0      0      1      0     33721.5 
INFO: [BIND 205-100]   1      0      0      0      0      1      0     33721.5 
INFO: [BIND 205-100]   2      0      0      0      0      1      0     33721.5 
INFO: [BIND 205-100]   3      0      0      0      0      1      0     33721.5 
INFO: [BIND 205-100] Final cost: 33721.5
INFO: [BIND 205-101] Done micro-architecture refinement; elapsed 0.286466 sec.
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 781.908 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'hipaccRun' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 782.005 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-101] Start micro-architecture refinement ...
INFO: [BIND 205-100] Current cost: 33721.5
INFO: [BIND 205-100]  Iter  Moves  Swaps Merges  Swept   Fu     Reg     Cost   
INFO: [BIND 205-100]   0      0      0      0      0      1      0     33721.5 
INFO: [BIND 205-100]   1      0      0      0      0      1      0     33721.5 
INFO: [BIND 205-100]   2      0      0      0      0      1      0     33721.5 
INFO: [BIND 205-100]   3      0      0      0      0      1      0     33721.5 
INFO: [BIND 205-100] Final cost: 33721.5
INFO: [BIND 205-101] Done micro-architecture refinement; elapsed 0.291925 sec.
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 782.065 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'process_r' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'process_r_lineBuff_0' to 'process_r_lineBufbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'process_r_lineBuff_1' to 'process_r_lineBufcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'process_r_lineBuff_2' to 'process_r_lineBufdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'process_r_lineBuff_3' to 'process_r_lineBufeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'hipaccRun_fadd_32ns_32ns_32_8_full_dsp' to 'hipaccRun_fadd_32fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'hipaccRun_fmul_32ns_32ns_32_4_max_dsp' to 'hipaccRun_fmul_32g8j' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'process_r' is 76086 from HDL expression: (ap_block_pp0_stage0_flag00011001 == 1'b0)
INFO: [RTGEN 206-100] Generating core module 'hipaccRun_fadd_32fYi': 25 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hipaccRun_fmul_32g8j': 25 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'process_r'.
INFO: [HLS 200-111]  Elapsed time: 0.48 seconds; current allocated memory: 790.958 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ccGaussianFilterGKer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ccGaussianFilterGKer'.
INFO: [HLS 200-111]  Elapsed time: 0.74 seconds; current allocated memory: 794.802 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hipaccRun' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'hipaccRun/p_strmOut0_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hipaccRun/p_strmIN_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'hipaccRun' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'hipaccRun'.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 795.020 MB.
INFO: [RTMG 210-278] Implementing memory 'process_r_lineBufbkb_ram' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:15 ; elapsed = 00:01:04 . Memory (MB): peak = 1172.273 ; gain = 842.410 ; free physical = 9487 ; free virtual = 33468
INFO: [SYSC 207-301] Generating SystemC RTL for hipaccRun.
INFO: [VHDL 208-304] Generating VHDL RTL for hipaccRun.
INFO: [VLOG 209-307] Generating Verilog RTL for hipaccRun.
INFO: [IMPL 213-8] Exporting RTL as an IP in IP-XACT.
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory

****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/local/eda/xilinx/vivado/2017.2/data/ip'.
WARNING: [IP_Flow 19-4832] The IP name 'hipaccRun_ap_fadd_6_full_dsp_32' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'hipaccRun_ap_fadd_6_full_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hipaccRun_ap_fadd_6_full_dsp_32'...
WARNING: [IP_Flow 19-4832] The IP name 'hipaccRun_ap_fmul_2_max_dsp_32' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'hipaccRun_ap_fmul_2_max_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hipaccRun_ap_fmul_2_max_dsp_32'...
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/local/eda/xilinx/vivado/2017.2/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Sun Apr 15 06:48:00 2018...
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory

****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source run_vivado.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/local/eda/xilinx/vivado/2017.2/data/ip'.
WARNING: [IP_Flow 19-4832] The IP name 'hipaccRun_ap_fadd_6_full_dsp_32' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'hipaccRun_ap_fadd_6_full_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hipaccRun_ap_fadd_6_full_dsp_32'...
WARNING: [IP_Flow 19-4832] The IP name 'hipaccRun_ap_fmul_2_max_dsp_32' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'hipaccRun_ap_fmul_2_max_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hipaccRun_ap_fmul_2_max_dsp_32'...
[Sun Apr 15 06:48:14 2018] Launched synth_1...
Run output will be captured here: /scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_nobh_v1/hipacc_project/solution1/impl/verilog/project.runs/synth_1/runme.log
[Sun Apr 15 06:48:14 2018] Waiting for synth_1 to finish...

*** Running vivado
    with args -log hipaccRun.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source hipaccRun.tcl

error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory

****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source hipaccRun.tcl -notrace
Command: synth_design -top hipaccRun -part xc7z100ffg900-1 -no_iobuf -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z100-ffg900'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z100-ffg900'
INFO: [Common 17-1223] The version limit for your license is '2017.12' and will expire in -105 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 19552 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1229.848 ; gain = 74.754 ; free physical = 8586 ; free virtual = 32604
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'hipaccRun' [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_nobh_v1/hipacc_project/solution1/impl/verilog/hipaccRun.v:12]
INFO: [Synth 8-638] synthesizing module 'ccGaussianFilterGKer' [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_nobh_v1/hipacc_project/solution1/impl/verilog/ccGaussianFilterGKer.v:10]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_nobh_v1/hipacc_project/solution1/impl/verilog/ccGaussianFilterGKer.v:50]
INFO: [Synth 8-638] synthesizing module 'process_r' [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_nobh_v1/hipacc_project/solution1/impl/verilog/process_r.v:10]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_nobh_v1/hipacc_project/solution1/impl/verilog/process_r.v:48]
INFO: [Synth 8-638] synthesizing module 'process_r_lineBufbkb' [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_nobh_v1/hipacc_project/solution1/impl/verilog/process_r_lineBufbkb.v:54]
INFO: [Synth 8-638] synthesizing module 'process_r_lineBufbkb_ram' [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_nobh_v1/hipacc_project/solution1/impl/verilog/process_r_lineBufbkb.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_nobh_v1/hipacc_project/solution1/impl/verilog/process_r_lineBufbkb.v:24]
INFO: [Synth 8-256] done synthesizing module 'process_r_lineBufbkb_ram' (1#1) [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_nobh_v1/hipacc_project/solution1/impl/verilog/process_r_lineBufbkb.v:9]
INFO: [Synth 8-256] done synthesizing module 'process_r_lineBufbkb' (2#1) [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_nobh_v1/hipacc_project/solution1/impl/verilog/process_r_lineBufbkb.v:54]
INFO: [Synth 8-638] synthesizing module 'hipaccRun_fadd_32fYi' [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_nobh_v1/hipacc_project/solution1/impl/verilog/hipaccRun_fadd_32fYi.v:11]
INFO: [Synth 8-638] synthesizing module 'hipaccRun_ap_fadd_6_full_dsp_32' [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_nobh_v1/hipacc_project/solution1/impl/verilog/project.srcs/sources_1/ip/hipaccRun_ap_fadd_6_full_dsp_32/synth/hipaccRun_ap_fadd_6_full_dsp_32.vhd:72]
INFO: [Synth 8-3491] module 'floating_point_v7_1_4' declared at '/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_nobh_v1/hipacc_project/solution1/impl/verilog/project.srcs/sources_1/ip/hipaccRun_ap_fmul_2_max_dsp_32/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_4' [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_nobh_v1/hipacc_project/solution1/impl/verilog/project.srcs/sources_1/ip/hipaccRun_ap_fadd_6_full_dsp_32/synth/hipaccRun_ap_fadd_6_full_dsp_32.vhd:197]
INFO: [Synth 8-256] done synthesizing module 'hipaccRun_ap_fadd_6_full_dsp_32' (20#1) [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_nobh_v1/hipacc_project/solution1/impl/verilog/project.srcs/sources_1/ip/hipaccRun_ap_fadd_6_full_dsp_32/synth/hipaccRun_ap_fadd_6_full_dsp_32.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'hipaccRun_fadd_32fYi' (21#1) [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_nobh_v1/hipacc_project/solution1/impl/verilog/hipaccRun_fadd_32fYi.v:11]
INFO: [Synth 8-638] synthesizing module 'hipaccRun_fmul_32g8j' [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_nobh_v1/hipacc_project/solution1/impl/verilog/hipaccRun_fmul_32g8j.v:11]
INFO: [Synth 8-638] synthesizing module 'hipaccRun_ap_fmul_2_max_dsp_32' [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_nobh_v1/hipacc_project/solution1/impl/verilog/project.srcs/sources_1/ip/hipaccRun_ap_fmul_2_max_dsp_32/synth/hipaccRun_ap_fmul_2_max_dsp_32.vhd:72]
INFO: [Synth 8-3491] module 'floating_point_v7_1_4' declared at '/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_nobh_v1/hipacc_project/solution1/impl/verilog/project.srcs/sources_1/ip/hipaccRun_ap_fmul_2_max_dsp_32/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_4' [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_nobh_v1/hipacc_project/solution1/impl/verilog/project.srcs/sources_1/ip/hipaccRun_ap_fmul_2_max_dsp_32/synth/hipaccRun_ap_fmul_2_max_dsp_32.vhd:197]
INFO: [Synth 8-256] done synthesizing module 'hipaccRun_ap_fmul_2_max_dsp_32' (29#1) [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_nobh_v1/hipacc_project/solution1/impl/verilog/project.srcs/sources_1/ip/hipaccRun_ap_fmul_2_max_dsp_32/synth/hipaccRun_ap_fmul_2_max_dsp_32.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'hipaccRun_fmul_32g8j' (30#1) [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_nobh_v1/hipacc_project/solution1/impl/verilog/hipaccRun_fmul_32g8j.v:11]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_nobh_v1/hipacc_project/solution1/impl/verilog/process_r.v:10354]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_nobh_v1/hipacc_project/solution1/impl/verilog/process_r.v:10356]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_nobh_v1/hipacc_project/solution1/impl/verilog/process_r.v:10388]
WARNING: [Synth 8-6014] Unused sequential element ap_idle_pp0_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_nobh_v1/hipacc_project/solution1/impl/verilog/process_r.v:9325]
WARNING: [Synth 8-6014] Unused sequential element in_s_V_blk_n_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_nobh_v1/hipacc_project/solution1/impl/verilog/process_r.v:9757]
WARNING: [Synth 8-6014] Unused sequential element out_s_V_blk_n_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_nobh_v1/hipacc_project/solution1/impl/verilog/process_r.v:9869]
WARNING: [Synth 8-6014] Unused sequential element ap_block_pp0_stage0_flag00001001_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_nobh_v1/hipacc_project/solution1/impl/verilog/process_r.v:9919]
WARNING: [Synth 8-6014] Unused sequential element ap_block_state208_pp0_stage0_iter206_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_nobh_v1/hipacc_project/solution1/impl/verilog/process_r.v:10167]
WARNING: [Synth 8-6014] Unused sequential element ap_block_state4_pp0_stage0_iter2_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_nobh_v1/hipacc_project/solution1/impl/verilog/process_r.v:10235]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_283_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_nobh_v1/hipacc_project/solution1/impl/verilog/process_r.v:3596]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_287_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_nobh_v1/hipacc_project/solution1/impl/verilog/process_r.v:3611]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_291_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_nobh_v1/hipacc_project/solution1/impl/verilog/process_r.v:3626]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_295_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_nobh_v1/hipacc_project/solution1/impl/verilog/process_r.v:3641]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_299_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_nobh_v1/hipacc_project/solution1/impl/verilog/process_r.v:3656]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_303_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_nobh_v1/hipacc_project/solution1/impl/verilog/process_r.v:3671]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_307_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_nobh_v1/hipacc_project/solution1/impl/verilog/process_r.v:3686]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_311_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_nobh_v1/hipacc_project/solution1/impl/verilog/process_r.v:3701]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_315_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_nobh_v1/hipacc_project/solution1/impl/verilog/process_r.v:3716]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_319_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_nobh_v1/hipacc_project/solution1/impl/verilog/process_r.v:3731]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_323_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_nobh_v1/hipacc_project/solution1/impl/verilog/process_r.v:3746]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_327_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_nobh_v1/hipacc_project/solution1/impl/verilog/process_r.v:3761]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_331_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_nobh_v1/hipacc_project/solution1/impl/verilog/process_r.v:3776]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_335_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_nobh_v1/hipacc_project/solution1/impl/verilog/process_r.v:3791]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_339_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_nobh_v1/hipacc_project/solution1/impl/verilog/process_r.v:3806]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_343_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_nobh_v1/hipacc_project/solution1/impl/verilog/process_r.v:3821]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_347_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_nobh_v1/hipacc_project/solution1/impl/verilog/process_r.v:3836]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_351_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_nobh_v1/hipacc_project/solution1/impl/verilog/process_r.v:3851]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_355_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_nobh_v1/hipacc_project/solution1/impl/verilog/process_r.v:3866]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_359_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_nobh_v1/hipacc_project/solution1/impl/verilog/process_r.v:3881]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_363_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_nobh_v1/hipacc_project/solution1/impl/verilog/process_r.v:3896]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_367_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_nobh_v1/hipacc_project/solution1/impl/verilog/process_r.v:3911]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_371_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_nobh_v1/hipacc_project/solution1/impl/verilog/process_r.v:3926]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_375_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_nobh_v1/hipacc_project/solution1/impl/verilog/process_r.v:3941]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_379_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_nobh_v1/hipacc_project/solution1/impl/verilog/process_r.v:3956]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_384_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_nobh_v1/hipacc_project/solution1/impl/verilog/process_r.v:3971]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_389_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_nobh_v1/hipacc_project/solution1/impl/verilog/process_r.v:3986]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_394_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_nobh_v1/hipacc_project/solution1/impl/verilog/process_r.v:4001]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_399_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_nobh_v1/hipacc_project/solution1/impl/verilog/process_r.v:4016]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_404_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_nobh_v1/hipacc_project/solution1/impl/verilog/process_r.v:4031]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_409_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_nobh_v1/hipacc_project/solution1/impl/verilog/process_r.v:4046]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_414_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_nobh_v1/hipacc_project/solution1/impl/verilog/process_r.v:4061]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_419_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_nobh_v1/hipacc_project/solution1/impl/verilog/process_r.v:4076]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_424_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_nobh_v1/hipacc_project/solution1/impl/verilog/process_r.v:4091]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_429_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_nobh_v1/hipacc_project/solution1/impl/verilog/process_r.v:4106]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_434_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_nobh_v1/hipacc_project/solution1/impl/verilog/process_r.v:4121]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_439_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_nobh_v1/hipacc_project/solution1/impl/verilog/process_r.v:4136]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_444_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_nobh_v1/hipacc_project/solution1/impl/verilog/process_r.v:4151]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_449_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_nobh_v1/hipacc_project/solution1/impl/verilog/process_r.v:4166]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_454_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_nobh_v1/hipacc_project/solution1/impl/verilog/process_r.v:4181]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_459_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_nobh_v1/hipacc_project/solution1/impl/verilog/process_r.v:4196]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_464_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_nobh_v1/hipacc_project/solution1/impl/verilog/process_r.v:4211]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_469_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_nobh_v1/hipacc_project/solution1/impl/verilog/process_r.v:4226]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_474_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_nobh_v1/hipacc_project/solution1/impl/verilog/process_r.v:4241]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_479_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_nobh_v1/hipacc_project/solution1/impl/verilog/process_r.v:4256]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_484_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_nobh_v1/hipacc_project/solution1/impl/verilog/process_r.v:4271]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_489_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_nobh_v1/hipacc_project/solution1/impl/verilog/process_r.v:4286]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_494_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_nobh_v1/hipacc_project/solution1/impl/verilog/process_r.v:4301]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_499_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_nobh_v1/hipacc_project/solution1/impl/verilog/process_r.v:4316]
WARNING: [Synth 8-6014] Unused sequential element lineBuff_1_ce0_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_nobh_v1/hipacc_project/solution1/impl/verilog/process_r.v:3530]
WARNING: [Synth 8-6014] Unused sequential element lineBuff_1_ce1_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_nobh_v1/hipacc_project/solution1/impl/verilog/process_r.v:3533]
WARNING: [Synth 8-6014] Unused sequential element lineBuff_1_we1_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_nobh_v1/hipacc_project/solution1/impl/verilog/process_r.v:3534]
WARNING: [Synth 8-6014] Unused sequential element lineBuff_2_ce0_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_nobh_v1/hipacc_project/solution1/impl/verilog/process_r.v:3546]
WARNING: [Synth 8-6014] Unused sequential element lineBuff_2_ce1_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_nobh_v1/hipacc_project/solution1/impl/verilog/process_r.v:3549]
WARNING: [Synth 8-6014] Unused sequential element lineBuff_2_we1_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_nobh_v1/hipacc_project/solution1/impl/verilog/process_r.v:3550]
WARNING: [Synth 8-6014] Unused sequential element lineBuff_3_ce0_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_nobh_v1/hipacc_project/solution1/impl/verilog/process_r.v:3562]
WARNING: [Synth 8-6014] Unused sequential element lineBuff_3_ce1_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_nobh_v1/hipacc_project/solution1/impl/verilog/process_r.v:3565]
WARNING: [Synth 8-6014] Unused sequential element lineBuff_3_we1_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_nobh_v1/hipacc_project/solution1/impl/verilog/process_r.v:3566]
WARNING: [Synth 8-6014] Unused sequential element ap_block_pp0_stage0_flag00011011_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_nobh_v1/hipacc_project/solution1/impl/verilog/process_r.v:9927]
INFO: [Synth 8-256] done synthesizing module 'process_r' (31#1) [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_nobh_v1/hipacc_project/solution1/impl/verilog/process_r.v:10]
WARNING: [Synth 8-6014] Unused sequential element ap_block_state1_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_nobh_v1/hipacc_project/solution1/impl/verilog/ccGaussianFilterGKer.v:188]
WARNING: [Synth 8-6014] Unused sequential element ap_block_state1_ignore_call2_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_nobh_v1/hipacc_project/solution1/impl/verilog/ccGaussianFilterGKer.v:192]
INFO: [Synth 8-256] done synthesizing module 'ccGaussianFilterGKer' (32#1) [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_nobh_v1/hipacc_project/solution1/impl/verilog/ccGaussianFilterGKer.v:10]
INFO: [Synth 8-256] done synthesizing module 'hipaccRun' (33#1) [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_nobh_v1/hipacc_project/solution1/impl/verilog/hipaccRun.v:12]
WARNING: [Synth 8-3331] design flt_dec_op_lat has unconnected port DEC_OP_STATE[11]
WARNING: [Synth 8-3331] design flt_dec_op_lat has unconnected port DEC_OP_STATE[10]
WARNING: [Synth 8-3331] design flt_dec_op_lat has unconnected port DEC_OP_STATE[9]
WARNING: [Synth 8-3331] design flt_dec_op_lat has unconnected port DEC_OP_STATE[8]
WARNING: [Synth 8-3331] design flt_dec_op_lat has unconnected port DIVIDE_BY_ZERO_IN
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized35 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized35 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized35 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized35 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized35 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized82 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized82 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized82 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized82 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized82 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized80 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized80 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized80 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized80 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized80 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized13 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized13 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized13 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized13 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized13 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized3 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized3 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized3 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized3 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized3 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized11 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized11 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized11 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized11 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized11 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized7 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized7 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized7 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized7 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized7 has unconnected port SINIT
WARNING: [Synth 8-3331] design dsp48e1_wrapper__parameterized3 has unconnected port SCLR
WARNING: [Synth 8-3331] design flt_round_dsp_opt_full has unconnected port SIGN
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized72 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized72 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized72 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized72 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized72 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized78 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized78 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized78 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized78 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized78 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized61 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized61 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized61 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized61 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized61 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized59 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized59 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized59 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized59 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized59 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized76 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized76 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized76 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized76 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized76 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized39 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized39 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized39 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized55 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized55 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized55 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized37 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized37 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized37 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized74 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized74 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized74 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized17 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized17 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized17 has unconnected port SINIT
WARNING: [Synth 8-3331] design compare_eq_im__parameterized1 has unconnected port CARRYS_OUT[0]
WARNING: [Synth 8-3331] design special_detect__parameterized0 has unconnected port A[31]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized67 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized67 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized67 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized67 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized67 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized15 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized15 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized15 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized15 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized15 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized70 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized70 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized70 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized70 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized70 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized9 has unconnected port CLK
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1432.352 ; gain = 277.258 ; free physical = 8300 ; free virtual = 32321
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1432.352 ; gain = 277.258 ; free physical = 8310 ; free virtual = 32331
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 2750 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z100ffg900-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_nobh_v1/hipacc_project/solution1/impl/verilog/hipaccRun.xdc]
Finished Parsing XDC File [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_nobh_v1/hipacc_project/solution1/impl/verilog/hipaccRun.xdc]
Parsing XDC File [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_nobh_v1/hipacc_project/solution1/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_nobh_v1/hipacc_project/solution1/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 75 instances were transformed.
  FDE => FDRE: 75 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.60 . Memory (MB): peak = 2029.070 ; gain = 30.000 ; free physical = 7638 ; free virtual = 31659
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:35 ; elapsed = 00:00:31 . Memory (MB): peak = 2029.320 ; gain = 874.227 ; free physical = 7963 ; free virtual = 31984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z100ffg900-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:35 ; elapsed = 00:00:31 . Memory (MB): peak = 2029.320 ; gain = 874.227 ; free physical = 7963 ; free virtual = 31984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for ccGaussianFilterGKer_U0/grp_process_r_fu_18/hipaccRun_fadd_32fYi_U1/hipaccRun_ap_fadd_6_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ccGaussianFilterGKer_U0/grp_process_r_fu_18/hipaccRun_fadd_32fYi_U10/hipaccRun_ap_fadd_6_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ccGaussianFilterGKer_U0/grp_process_r_fu_18/hipaccRun_fadd_32fYi_U11/hipaccRun_ap_fadd_6_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ccGaussianFilterGKer_U0/grp_process_r_fu_18/hipaccRun_fadd_32fYi_U12/hipaccRun_ap_fadd_6_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ccGaussianFilterGKer_U0/grp_process_r_fu_18/hipaccRun_fadd_32fYi_U13/hipaccRun_ap_fadd_6_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ccGaussianFilterGKer_U0/grp_process_r_fu_18/hipaccRun_fadd_32fYi_U14/hipaccRun_ap_fadd_6_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ccGaussianFilterGKer_U0/grp_process_r_fu_18/hipaccRun_fadd_32fYi_U15/hipaccRun_ap_fadd_6_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ccGaussianFilterGKer_U0/grp_process_r_fu_18/hipaccRun_fadd_32fYi_U16/hipaccRun_ap_fadd_6_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ccGaussianFilterGKer_U0/grp_process_r_fu_18/hipaccRun_fadd_32fYi_U17/hipaccRun_ap_fadd_6_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ccGaussianFilterGKer_U0/grp_process_r_fu_18/hipaccRun_fadd_32fYi_U18/hipaccRun_ap_fadd_6_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ccGaussianFilterGKer_U0/grp_process_r_fu_18/hipaccRun_fadd_32fYi_U19/hipaccRun_ap_fadd_6_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ccGaussianFilterGKer_U0/grp_process_r_fu_18/hipaccRun_fadd_32fYi_U2/hipaccRun_ap_fadd_6_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ccGaussianFilterGKer_U0/grp_process_r_fu_18/hipaccRun_fadd_32fYi_U20/hipaccRun_ap_fadd_6_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ccGaussianFilterGKer_U0/grp_process_r_fu_18/hipaccRun_fadd_32fYi_U21/hipaccRun_ap_fadd_6_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ccGaussianFilterGKer_U0/grp_process_r_fu_18/hipaccRun_fadd_32fYi_U22/hipaccRun_ap_fadd_6_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ccGaussianFilterGKer_U0/grp_process_r_fu_18/hipaccRun_fadd_32fYi_U23/hipaccRun_ap_fadd_6_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ccGaussianFilterGKer_U0/grp_process_r_fu_18/hipaccRun_fadd_32fYi_U24/hipaccRun_ap_fadd_6_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ccGaussianFilterGKer_U0/grp_process_r_fu_18/hipaccRun_fadd_32fYi_U25/hipaccRun_ap_fadd_6_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ccGaussianFilterGKer_U0/grp_process_r_fu_18/hipaccRun_fadd_32fYi_U3/hipaccRun_ap_fadd_6_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ccGaussianFilterGKer_U0/grp_process_r_fu_18/hipaccRun_fadd_32fYi_U4/hipaccRun_ap_fadd_6_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ccGaussianFilterGKer_U0/grp_process_r_fu_18/hipaccRun_fadd_32fYi_U5/hipaccRun_ap_fadd_6_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ccGaussianFilterGKer_U0/grp_process_r_fu_18/hipaccRun_fadd_32fYi_U6/hipaccRun_ap_fadd_6_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ccGaussianFilterGKer_U0/grp_process_r_fu_18/hipaccRun_fadd_32fYi_U7/hipaccRun_ap_fadd_6_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ccGaussianFilterGKer_U0/grp_process_r_fu_18/hipaccRun_fadd_32fYi_U8/hipaccRun_ap_fadd_6_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ccGaussianFilterGKer_U0/grp_process_r_fu_18/hipaccRun_fadd_32fYi_U9/hipaccRun_ap_fadd_6_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ccGaussianFilterGKer_U0/grp_process_r_fu_18/hipaccRun_fmul_32g8j_U26/hipaccRun_ap_fmul_2_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ccGaussianFilterGKer_U0/grp_process_r_fu_18/hipaccRun_fmul_32g8j_U27/hipaccRun_ap_fmul_2_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ccGaussianFilterGKer_U0/grp_process_r_fu_18/hipaccRun_fmul_32g8j_U28/hipaccRun_ap_fmul_2_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ccGaussianFilterGKer_U0/grp_process_r_fu_18/hipaccRun_fmul_32g8j_U29/hipaccRun_ap_fmul_2_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ccGaussianFilterGKer_U0/grp_process_r_fu_18/hipaccRun_fmul_32g8j_U30/hipaccRun_ap_fmul_2_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ccGaussianFilterGKer_U0/grp_process_r_fu_18/hipaccRun_fmul_32g8j_U31/hipaccRun_ap_fmul_2_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ccGaussianFilterGKer_U0/grp_process_r_fu_18/hipaccRun_fmul_32g8j_U32/hipaccRun_ap_fmul_2_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ccGaussianFilterGKer_U0/grp_process_r_fu_18/hipaccRun_fmul_32g8j_U33/hipaccRun_ap_fmul_2_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ccGaussianFilterGKer_U0/grp_process_r_fu_18/hipaccRun_fmul_32g8j_U34/hipaccRun_ap_fmul_2_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ccGaussianFilterGKer_U0/grp_process_r_fu_18/hipaccRun_fmul_32g8j_U35/hipaccRun_ap_fmul_2_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ccGaussianFilterGKer_U0/grp_process_r_fu_18/hipaccRun_fmul_32g8j_U36/hipaccRun_ap_fmul_2_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ccGaussianFilterGKer_U0/grp_process_r_fu_18/hipaccRun_fmul_32g8j_U37/hipaccRun_ap_fmul_2_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ccGaussianFilterGKer_U0/grp_process_r_fu_18/hipaccRun_fmul_32g8j_U38/hipaccRun_ap_fmul_2_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ccGaussianFilterGKer_U0/grp_process_r_fu_18/hipaccRun_fmul_32g8j_U39/hipaccRun_ap_fmul_2_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ccGaussianFilterGKer_U0/grp_process_r_fu_18/hipaccRun_fmul_32g8j_U40/hipaccRun_ap_fmul_2_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ccGaussianFilterGKer_U0/grp_process_r_fu_18/hipaccRun_fmul_32g8j_U41/hipaccRun_ap_fmul_2_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ccGaussianFilterGKer_U0/grp_process_r_fu_18/hipaccRun_fmul_32g8j_U42/hipaccRun_ap_fmul_2_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ccGaussianFilterGKer_U0/grp_process_r_fu_18/hipaccRun_fmul_32g8j_U43/hipaccRun_ap_fmul_2_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ccGaussianFilterGKer_U0/grp_process_r_fu_18/hipaccRun_fmul_32g8j_U44/hipaccRun_ap_fmul_2_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ccGaussianFilterGKer_U0/grp_process_r_fu_18/hipaccRun_fmul_32g8j_U45/hipaccRun_ap_fmul_2_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ccGaussianFilterGKer_U0/grp_process_r_fu_18/hipaccRun_fmul_32g8j_U46/hipaccRun_ap_fmul_2_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ccGaussianFilterGKer_U0/grp_process_r_fu_18/hipaccRun_fmul_32g8j_U47/hipaccRun_ap_fmul_2_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ccGaussianFilterGKer_U0/grp_process_r_fu_18/hipaccRun_fmul_32g8j_U48/hipaccRun_ap_fmul_2_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ccGaussianFilterGKer_U0/grp_process_r_fu_18/hipaccRun_fmul_32g8j_U49/hipaccRun_ap_fmul_2_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ccGaussianFilterGKer_U0/grp_process_r_fu_18/hipaccRun_fmul_32g8j_U50/hipaccRun_ap_fmul_2_max_dsp_32_u. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:36 ; elapsed = 00:00:32 . Memory (MB): peak = 2029.320 ; gain = 874.227 ; free physical = 7891 ; free virtual = 31912
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "det_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state_int_up" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'lineBuff_1_addr_reg_906_reg[9:0]' into 'lineBuff_0_addr_reg_989_reg[9:0]' [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_nobh_v1/hipacc_project/solution1/impl/verilog/process_r.v:9042]
INFO: [Synth 8-4471] merging register 'lineBuff_2_addr_reg_979_reg[9:0]' into 'lineBuff_0_addr_reg_989_reg[9:0]' [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_nobh_v1/hipacc_project/solution1/impl/verilog/process_r.v:9043]
INFO: [Synth 8-4471] merging register 'lineBuff_3_addr_reg_920_reg[9:0]' into 'lineBuff_0_addr_reg_989_reg[9:0]' [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_nobh_v1/hipacc_project/solution1/impl/verilog/process_r.v:9044]
INFO: [Synth 8-4471] merging register 'ap_reg_pp0_iter2_lineBuff_1_addr_reg_906_reg[9:0]' into 'ap_reg_pp0_iter2_lineBuff_0_addr_reg_989_reg[9:0]' [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_nobh_v1/hipacc_project/solution1/impl/verilog/process_r.v:3532]
INFO: [Synth 8-4471] merging register 'ap_reg_pp0_iter2_lineBuff_2_addr_reg_979_reg[9:0]' into 'ap_reg_pp0_iter2_lineBuff_0_addr_reg_989_reg[9:0]' [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_nobh_v1/hipacc_project/solution1/impl/verilog/process_r.v:3548]
INFO: [Synth 8-4471] merging register 'ap_reg_pp0_iter2_lineBuff_3_addr_reg_920_reg[9:0]' into 'ap_reg_pp0_iter2_lineBuff_0_addr_reg_989_reg[9:0]' [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_nobh_v1/hipacc_project/solution1/impl/verilog/process_r.v:3564]
WARNING: [Synth 8-6014] Unused sequential element ap_reg_pp0_iter2_lineBuff_1_addr_reg_906_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_nobh_v1/hipacc_project/solution1/impl/verilog/process_r.v:3532]
WARNING: [Synth 8-6014] Unused sequential element ap_reg_pp0_iter2_lineBuff_2_addr_reg_979_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_nobh_v1/hipacc_project/solution1/impl/verilog/process_r.v:3548]
WARNING: [Synth 8-6014] Unused sequential element ap_reg_pp0_iter2_lineBuff_3_addr_reg_920_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_nobh_v1/hipacc_project/solution1/impl/verilog/process_r.v:3564]
WARNING: [Synth 8-6014] Unused sequential element lineBuff_1_addr_reg_906_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_nobh_v1/hipacc_project/solution1/impl/verilog/process_r.v:9042]
WARNING: [Synth 8-6014] Unused sequential element lineBuff_2_addr_reg_979_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_nobh_v1/hipacc_project/solution1/impl/verilog/process_r.v:9043]
WARNING: [Synth 8-6014] Unused sequential element lineBuff_3_addr_reg_920_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_nobh_v1/hipacc_project/solution1/impl/verilog/process_r.v:9044]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_504_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_fu_516_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element indvar_flatten_reg_245_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_nobh_v1/hipacc_project/solution1/impl/verilog/process_r.v:6424]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:43 ; elapsed = 00:00:40 . Memory (MB): peak = 2029.320 ; gain = 874.227 ; free physical = 8797 ; free virtual = 32821
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'hipaccRun_ap_fadd_6_full_dsp_32:/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'hipaccRun_ap_fadd_6_full_dsp_32:/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'hipaccRun_ap_fadd_6_full_dsp_32:/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'hipaccRun_ap_fadd_6_full_dsp_32:/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'hipaccRun_ap_fadd_6_full_dsp_32:/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/SUB_DELAY' (delay__parameterized0) to 'hipaccRun_ap_fadd_6_full_dsp_32:/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/SUB_ADD_IP_DELAY'
INFO: [Synth 8-223] decloning instance 'hipaccRun_ap_fmul_2_max_dsp_32:/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'hipaccRun_ap_fmul_2_max_dsp_32:/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'hipaccRun_ap_fmul_2_max_dsp_32:/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'hipaccRun_ap_fmul_2_max_dsp_32:/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'

Report RTL Partitions: 
+------+--------------------------+------------+----------+
|      |RTL Partition             |Replication |Instances |
+------+--------------------------+------------+----------+
|1     |process_r__GB0            |           1|     24164|
|2     |process_r__GB1            |           1|     17732|
|3     |process_r__GB2            |           1|     11907|
|4     |process_r__GB3            |           1|     14194|
|5     |process_r__GB4            |           1|     16849|
|6     |process_r__GB5            |           1|     29776|
|7     |process_r__GB6            |           1|      7477|
|8     |ccGaussianFilterGKer__GC0 |           1|        23|
+------+--------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2020 (col length:140)
BRAMs: 1510 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 4 processes.
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3886] merging instance 'grp_process_r_fu_18i_6/hipaccRun_fmul_32g8j_U50/din1_buf1_reg[0]' (FDE) to 'grp_process_r_fu_18i_6/hipaccRun_fmul_32g8j_U50/din1_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'grp_process_r_fu_18i_6/hipaccRun_fmul_32g8j_U50/din1_buf1_reg[1]' (FDE) to 'grp_process_r_fu_18i_6/hipaccRun_fmul_32g8j_U50/din1_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'grp_process_r_fu_18i_6/hipaccRun_fmul_32g8j_U50/din1_buf1_reg[2]' (FDE) to 'grp_process_r_fu_18i_6/hipaccRun_fmul_32g8j_U50/din1_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'grp_process_r_fu_18i_6/hipaccRun_fmul_32g8j_U50/din1_buf1_reg[3]' (FDE) to 'grp_process_r_fu_18i_6/hipaccRun_fmul_32g8j_U50/din1_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'grp_process_r_fu_18i_6/hipaccRun_fmul_32g8j_U50/din1_buf1_reg[4]' (FDE) to 'grp_process_r_fu_18i_6/hipaccRun_fmul_32g8j_U50/din1_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'grp_process_r_fu_18i_6/hipaccRun_fmul_32g8j_U50/din1_buf1_reg[5]' (FDE) to 'grp_process_r_fu_18i_6/hipaccRun_fmul_32g8j_U50/din1_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'grp_process_r_fu_18i_6/hipaccRun_fmul_32g8j_U50/din1_buf1_reg[6]' (FDE) to 'grp_process_r_fu_18i_6/hipaccRun_fmul_32g8j_U50/din1_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'grp_process_r_fu_18i_6/hipaccRun_fmul_32g8j_U50/din1_buf1_reg[7]' (FDE) to 'grp_process_r_fu_18i_6/hipaccRun_fmul_32g8j_U50/din1_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'grp_process_r_fu_18i_6/hipaccRun_fmul_32g8j_U50/din1_buf1_reg[8]' (FDE) to 'grp_process_r_fu_18i_6/hipaccRun_fmul_32g8j_U50/din1_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'grp_process_r_fu_18i_6/hipaccRun_fmul_32g8j_U50/din1_buf1_reg[9]' (FDE) to 'grp_process_r_fu_18i_6/hipaccRun_fmul_32g8j_U50/din1_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'grp_process_r_fu_18i_6/hipaccRun_fmul_32g8j_U50/din1_buf1_reg[10]' (FDE) to 'grp_process_r_fu_18i_6/hipaccRun_fmul_32g8j_U50/din1_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'grp_process_r_fu_18i_6/hipaccRun_fmul_32g8j_U50/din1_buf1_reg[11]' (FDE) to 'grp_process_r_fu_18i_6/hipaccRun_fmul_32g8j_U50/din1_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'grp_process_r_fu_18i_6/hipaccRun_fmul_32g8j_U50/din1_buf1_reg[12]' (FDE) to 'grp_process_r_fu_18i_6/hipaccRun_fmul_32g8j_U50/din1_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'grp_process_r_fu_18i_6/hipaccRun_fmul_32g8j_U50/din1_buf1_reg[13]' (FDE) to 'grp_process_r_fu_18i_6/hipaccRun_fmul_32g8j_U50/din1_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'grp_process_r_fu_18i_6/hipaccRun_fmul_32g8j_U50/din1_buf1_reg[14]' (FDE) to 'grp_process_r_fu_18i_6/hipaccRun_fmul_32g8j_U50/din1_buf1_reg[30]'
INFO: [Synth 8-3886] merging instance 'grp_process_r_fu_18i_6/hipaccRun_fmul_32g8j_U50/din1_buf1_reg[15]' (FDE) to 'grp_process_r_fu_18i_6/hipaccRun_fmul_32g8j_U50/din1_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'grp_process_r_fu_18i_6/hipaccRun_fmul_32g8j_U50/din1_buf1_reg[16]' (FDE) to 'grp_process_r_fu_18i_6/hipaccRun_fmul_32g8j_U50/din1_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'grp_process_r_fu_18i_6/hipaccRun_fmul_32g8j_U50/din1_buf1_reg[17]' (FDE) to 'grp_process_r_fu_18i_6/hipaccRun_fmul_32g8j_U50/din1_buf1_reg[30]'
INFO: [Synth 8-3886] merging instance 'grp_process_r_fu_18i_6/hipaccRun_fmul_32g8j_U50/din1_buf1_reg[18]' (FDE) to 'grp_process_r_fu_18i_6/hipaccRun_fmul_32g8j_U50/din1_buf1_reg[30]'
INFO: [Synth 8-3886] merging instance 'grp_process_r_fu_18i_6/hipaccRun_fmul_32g8j_U50/din1_buf1_reg[19]' (FDE) to 'grp_process_r_fu_18i_6/hipaccRun_fmul_32g8j_U50/din1_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'grp_process_r_fu_18i_6/hipaccRun_fmul_32g8j_U50/din1_buf1_reg[20]' (FDE) to 'grp_process_r_fu_18i_6/hipaccRun_fmul_32g8j_U50/din1_buf1_reg[30]'
INFO: [Synth 8-3886] merging instance 'grp_process_r_fu_18i_6/hipaccRun_fmul_32g8j_U50/din1_buf1_reg[21]' (FDE) to 'grp_process_r_fu_18i_6/hipaccRun_fmul_32g8j_U50/din1_buf1_reg[30]'
INFO: [Synth 8-3886] merging instance 'grp_process_r_fu_18i_6/hipaccRun_fmul_32g8j_U50/din1_buf1_reg[22]' (FDE) to 'grp_process_r_fu_18i_6/hipaccRun_fmul_32g8j_U50/din1_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'grp_process_r_fu_18i_6/hipaccRun_fmul_32g8j_U50/din1_buf1_reg[23]' (FDE) to 'grp_process_r_fu_18i_6/hipaccRun_fmul_32g8j_U50/din1_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'grp_process_r_fu_18i_6/hipaccRun_fmul_32g8j_U50/din1_buf1_reg[24]' (FDE) to 'grp_process_r_fu_18i_6/hipaccRun_fmul_32g8j_U50/din1_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'grp_process_r_fu_18i_6/hipaccRun_fmul_32g8j_U50/din1_buf1_reg[25]' (FDE) to 'grp_process_r_fu_18i_6/hipaccRun_fmul_32g8j_U50/din1_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'grp_process_r_fu_18i_6/hipaccRun_fmul_32g8j_U50/din1_buf1_reg[26]' (FDE) to 'grp_process_r_fu_18i_6/hipaccRun_fmul_32g8j_U50/din1_buf1_reg[30]'
INFO: [Synth 8-3886] merging instance 'grp_process_r_fu_18i_6/hipaccRun_fmul_32g8j_U50/din1_buf1_reg[27]' (FDE) to 'grp_process_r_fu_18i_6/hipaccRun_fmul_32g8j_U50/din1_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'grp_process_r_fu_18i_6/hipaccRun_fmul_32g8j_U50/din1_buf1_reg[28]' (FDE) to 'grp_process_r_fu_18i_6/hipaccRun_fmul_32g8j_U50/din1_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'grp_process_r_fu_18i_6/hipaccRun_fmul_32g8j_U50/din1_buf1_reg[29]' (FDE) to 'grp_process_r_fu_18i_6/hipaccRun_fmul_32g8j_U50/din1_buf1_reg[31]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_process_r_fu_18i_6/\hipaccRun_fmul_32g8j_U50/din1_buf1_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_process_r_fu_18i_6/\hipaccRun_fmul_32g8j_U50/din1_buf1_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ccGaussianFilterGKer_U0i_7/ap_done_reg_reg)
WARNING: [Synth 8-6014] Unused sequential element ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/OP/FLAGS_REG.IV_OP_REG/i_pipe/opt_has_pipe.first_q_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_nobh_v1/hipacc_project/solution1/impl/verilog/project.srcs/sources_1/ip/hipaccRun_ap_fmul_2_max_dsp_32/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
WARNING: [Synth 8-6014] Unused sequential element ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/OP/FLAGS_REG.NOT_LATE_UPDATE_GEN.UNDERFLOW_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_nobh_v1/hipacc_project/solution1/impl/verilog/project.srcs/sources_1/ip/hipaccRun_ap_fmul_2_max_dsp_32/hdl/floating_point_v7_1_vh_rfs.vhd:30915]
WARNING: [Synth 8-6014] Unused sequential element ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/OP/FLAGS_REG.NOT_LATE_UPDATE_GEN.OVERFLOW_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_nobh_v1/hipacc_project/solution1/impl/verilog/project.srcs/sources_1/ip/hipaccRun_ap_fmul_2_max_dsp_32/hdl/floating_point_v7_1_vh_rfs.vhd:30914]
WARNING: [Synth 8-6014] Unused sequential element ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/INV_OP_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2] was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_nobh_v1/hipacc_project/solution1/impl/verilog/project.srcs/sources_1/ip/hipaccRun_ap_fmul_2_max_dsp_32/hdl/xbip_pipe_v3_0_vh_rfs.vhd:373]
WARNING: [Synth 8-6014] Unused sequential element ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/INV_OP_DEL/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3] was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_nobh_v1/hipacc_project/solution1/impl/verilog/project.srcs/sources_1/ip/hipaccRun_ap_fmul_2_max_dsp_32/hdl/xbip_pipe_v3_0_vh_rfs.vhd:386]
WARNING: [Synth 8-6014] Unused sequential element ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/INV_OP_DEL/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4] was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_nobh_v1/hipacc_project/solution1/impl/verilog/project.srcs/sources_1/ip/hipaccRun_ap_fmul_2_max_dsp_32/hdl/xbip_pipe_v3_0_vh_rfs.vhd:386]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3]' and it is trimmed from '9' to '8' bits. [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_nobh_v1/hipacc_project/solution1/impl/verilog/project.srcs/sources_1/ip/hipaccRun_ap_fmul_2_max_dsp_32/hdl/xbip_pipe_v3_0_vh_rfs.vhd:386]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '9' to '8' bits. [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_nobh_v1/hipacc_project/solution1/impl/verilog/project.srcs/sources_1/ip/hipaccRun_ap_fmul_2_max_dsp_32/hdl/xbip_pipe_v3_0_vh_rfs.vhd:373]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_nobh_v1/hipacc_project/solution1/impl/verilog/project.srcs/sources_1/ip/hipaccRun_ap_fmul_2_max_dsp_32/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/ip_sig" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/OP/FLAGS_REG.IV_OP_REG/i_pipe/opt_has_pipe.first_q_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_nobh_v1/hipacc_project/solution1/impl/verilog/project.srcs/sources_1/ip/hipaccRun_ap_fmul_2_max_dsp_32/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
WARNING: [Synth 8-6014] Unused sequential element ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/OP/FLAGS_REG.NOT_LATE_UPDATE_GEN.UNDERFLOW_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_nobh_v1/hipacc_project/solution1/impl/verilog/project.srcs/sources_1/ip/hipaccRun_ap_fmul_2_max_dsp_32/hdl/floating_point_v7_1_vh_rfs.vhd:30915]
WARNING: [Synth 8-6014] Unused sequential element ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/OP/FLAGS_REG.NOT_LATE_UPDATE_GEN.OVERFLOW_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_nobh_v1/hipacc_project/solution1/impl/verilog/project.srcs/sources_1/ip/hipaccRun_ap_fmul_2_max_dsp_32/hdl/floating_point_v7_1_vh_rfs.vhd:30914]
WARNING: [Synth 8-6014] Unused sequential element ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/INV_OP_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2] was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_nobh_v1/hipacc_project/solution1/impl/verilog/project.srcs/sources_1/ip/hipaccRun_ap_fmul_2_max_dsp_32/hdl/xbip_pipe_v3_0_vh_rfs.vhd:373]
WARNING: [Synth 8-6014] Unused sequential element ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/INV_OP_DEL/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3] was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_nobh_v1/hipacc_project/solution1/impl/verilog/project.srcs/sources_1/ip/hipaccRun_ap_fmul_2_max_dsp_32/hdl/xbip_pipe_v3_0_vh_rfs.vhd:386]
WARNING: [Synth 8-6014] Unused sequential element ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/INV_OP_DEL/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4] was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_nobh_v1/hipacc_project/solution1/impl/verilog/project.srcs/sources_1/ip/hipaccRun_ap_fmul_2_max_dsp_32/hdl/xbip_pipe_v3_0_vh_rfs.vhd:386]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3]' and it is trimmed from '9' to '8' bits. [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_nobh_v1/hipacc_project/solution1/impl/verilog/project.srcs/sources_1/ip/hipaccRun_ap_fmul_2_max_dsp_32/hdl/xbip_pipe_v3_0_vh_rfs.vhd:386]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '9' to '8' bits. [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_nobh_v1/hipacc_project/solution1/impl/verilog/project.srcs/sources_1/ip/hipaccRun_ap_fmul_2_max_dsp_32/hdl/xbip_pipe_v3_0_vh_rfs.vhd:373]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_nobh_v1/hipacc_project/solution1/impl/verilog/project.srcs/sources_1/ip/hipaccRun_ap_fmul_2_max_dsp_32/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/ip_sig" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/OP/FLAGS_REG.IV_OP_REG/i_pipe/opt_has_pipe.first_q_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_nobh_v1/hipacc_project/solution1/impl/verilog/project.srcs/sources_1/ip/hipaccRun_ap_fmul_2_max_dsp_32/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
WARNING: [Synth 8-6014] Unused sequential element ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/OP/FLAGS_REG.NOT_LATE_UPDATE_GEN.UNDERFLOW_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_nobh_v1/hipacc_project/solution1/impl/verilog/project.srcs/sources_1/ip/hipaccRun_ap_fmul_2_max_dsp_32/hdl/floating_point_v7_1_vh_rfs.vhd:30915]
WARNING: [Synth 8-6014] Unused sequential element ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/OP/FLAGS_REG.NOT_LATE_UPDATE_GEN.OVERFLOW_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_nobh_v1/hipacc_project/solution1/impl/verilog/project.srcs/sources_1/ip/hipaccRun_ap_fmul_2_max_dsp_32/hdl/floating_point_v7_1_vh_rfs.vhd:30914]
WARNING: [Synth 8-6014] Unused sequential element ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/INV_OP_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2] was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_nobh_v1/hipacc_project/solution1/impl/verilog/project.srcs/sources_1/ip/hipaccRun_ap_fmul_2_max_dsp_32/hdl/xbip_pipe_v3_0_vh_rfs.vhd:373]
WARNING: [Synth 8-6014] Unused sequential element ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/INV_OP_DEL/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3] was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_nobh_v1/hipacc_project/solution1/impl/verilog/project.srcs/sources_1/ip/hipaccRun_ap_fmul_2_max_dsp_32/hdl/xbip_pipe_v3_0_vh_rfs.vhd:386]
WARNING: [Synth 8-6014] Unused sequential element ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/INV_OP_DEL/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4] was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_nobh_v1/hipacc_project/solution1/impl/verilog/project.srcs/sources_1/ip/hipaccRun_ap_fmul_2_max_dsp_32/hdl/xbip_pipe_v3_0_vh_rfs.vhd:386]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3]' and it is trimmed from '9' to '8' bits. [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_nobh_v1/hipacc_project/solution1/impl/verilog/project.srcs/sources_1/ip/hipaccRun_ap_fmul_2_max_dsp_32/hdl/xbip_pipe_v3_0_vh_rfs.vhd:386]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '9' to '8' bits. [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_nobh_v1/hipacc_project/solution1/impl/verilog/project.srcs/sources_1/ip/hipaccRun_ap_fmul_2_max_dsp_32/hdl/xbip_pipe_v3_0_vh_rfs.vhd:373]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_nobh_v1/hipacc_project/solution1/impl/verilog/project.srcs/sources_1/ip/hipaccRun_ap_fmul_2_max_dsp_32/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/ip_sig" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/OP/FLAGS_REG.IV_OP_REG/i_pipe/opt_has_pipe.first_q_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_nobh_v1/hipacc_project/solution1/impl/verilog/project.srcs/sources_1/ip/hipaccRun_ap_fmul_2_max_dsp_32/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
WARNING: [Synth 8-6014] Unused sequential element ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/OP/FLAGS_REG.NOT_LATE_UPDATE_GEN.UNDERFLOW_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_nobh_v1/hipacc_project/solution1/impl/verilog/project.srcs/sources_1/ip/hipaccRun_ap_fmul_2_max_dsp_32/hdl/floating_point_v7_1_vh_rfs.vhd:30915]
WARNING: [Synth 8-6014] Unused sequential element ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/OP/FLAGS_REG.NOT_LATE_UPDATE_GEN.OVERFLOW_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_nobh_v1/hipacc_project/solution1/impl/verilog/project.srcs/sources_1/ip/hipaccRun_ap_fmul_2_max_dsp_32/hdl/floating_point_v7_1_vh_rfs.vhd:30914]
WARNING: [Synth 8-6014] Unused sequential element ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/INV_OP_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2] was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_nobh_v1/hipacc_project/solution1/impl/verilog/project.srcs/sources_1/ip/hipaccRun_ap_fmul_2_max_dsp_32/hdl/xbip_pipe_v3_0_vh_rfs.vhd:373]
WARNING: [Synth 8-6014] Unused sequential element ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/INV_OP_DEL/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3] was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_nobh_v1/hipacc_project/solution1/impl/verilog/project.srcs/sources_1/ip/hipaccRun_ap_fmul_2_max_dsp_32/hdl/xbip_pipe_v3_0_vh_rfs.vhd:386]
WARNING: [Synth 8-6014] Unused sequential element ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/INV_OP_DEL/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4] was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_nobh_v1/hipacc_project/solution1/impl/verilog/project.srcs/sources_1/ip/hipaccRun_ap_fmul_2_max_dsp_32/hdl/xbip_pipe_v3_0_vh_rfs.vhd:386]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3]' and it is trimmed from '9' to '8' bits. [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_nobh_v1/hipacc_project/solution1/impl/verilog/project.srcs/sources_1/ip/hipaccRun_ap_fmul_2_max_dsp_32/hdl/xbip_pipe_v3_0_vh_rfs.vhd:386]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '9' to '8' bits. [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_nobh_v1/hipacc_project/solution1/impl/verilog/project.srcs/sources_1/ip/hipaccRun_ap_fmul_2_max_dsp_32/hdl/xbip_pipe_v3_0_vh_rfs.vhd:373]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_nobh_v1/hipacc_project/solution1/impl/verilog/project.srcs/sources_1/ip/hipaccRun_ap_fmul_2_max_dsp_32/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/ip_sig" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/OP/FLAGS_REG.IV_OP_REG/i_pipe/opt_has_pipe.first_q_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_nobh_v1/hipacc_project/solution1/impl/verilog/project.srcs/sources_1/ip/hipaccRun_ap_fmul_2_max_dsp_32/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
WARNING: [Synth 8-6014] Unused sequential element ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/OP/FLAGS_REG.NOT_LATE_UPDATE_GEN.UNDERFLOW_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_nobh_v1/hipacc_project/solution1/impl/verilog/project.srcs/sources_1/ip/hipaccRun_ap_fmul_2_max_dsp_32/hdl/floating_point_v7_1_vh_rfs.vhd:30915]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3]' and it is trimmed from '9' to '8' bits. [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_nobh_v1/hipacc_project/solution1/impl/verilog/project.srcs/sources_1/ip/hipaccRun_ap_fmul_2_max_dsp_32/hdl/xbip_pipe_v3_0_vh_rfs.vhd:386]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '9' to '8' bits. [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_nobh_v1/hipacc_project/solution1/impl/verilog/project.srcs/sources_1/ip/hipaccRun_ap_fmul_2_max_dsp_32/hdl/xbip_pipe_v3_0_vh_rfs.vhd:373]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_nobh_v1/hipacc_project/solution1/impl/verilog/project.srcs/sources_1/ip/hipaccRun_ap_fmul_2_max_dsp_32/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'hipaccRun_fmul_32g8j_U39/din1_buf1_reg[31:0]' into 'hipaccRun_fmul_32g8j_U37/din1_buf1_reg[31:0]' [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_nobh_v1/hipacc_project/solution1/impl/verilog/hipaccRun_fmul_32g8j.v:54]
INFO: [Synth 8-4471] merging register 'hipaccRun_fmul_32g8j_U40/din1_buf1_reg[31:0]' into 'hipaccRun_fmul_32g8j_U36/din1_buf1_reg[31:0]' [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_nobh_v1/hipacc_project/solution1/impl/verilog/hipaccRun_fmul_32g8j.v:54]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'hipaccRun_fmul_32g8j_U38/din1_buf1_reg[0]' (FDE) to 'hipaccRun_fmul_32g8j_U36/din1_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'hipaccRun_fmul_32g8j_U38/din1_buf1_reg[1]' (FDE) to 'hipaccRun_fmul_32g8j_U36/din1_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'hipaccRun_fmul_32g8j_U38/din1_buf1_reg[2]' (FDE) to 'hipaccRun_fmul_32g8j_U36/din1_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'hipaccRun_fmul_32g8j_U38/din1_buf1_reg[3]' (FDE) to 'hipaccRun_fmul_32g8j_U36/din1_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'hipaccRun_fmul_32g8j_U38/din1_buf1_reg[4]' (FDE) to 'hipaccRun_fmul_32g8j_U36/din1_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'hipaccRun_fmul_32g8j_U38/din1_buf1_reg[5]' (FDE) to 'hipaccRun_fmul_32g8j_U36/din1_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'hipaccRun_fmul_32g8j_U38/din1_buf1_reg[6]' (FDE) to 'hipaccRun_fmul_32g8j_U36/din1_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'hipaccRun_fmul_32g8j_U38/din1_buf1_reg[7]' (FDE) to 'hipaccRun_fmul_32g8j_U36/din1_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'hipaccRun_fmul_32g8j_U38/din1_buf1_reg[8]' (FDE) to 'hipaccRun_fmul_32g8j_U36/din1_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'hipaccRun_fmul_32g8j_U38/din1_buf1_reg[9]' (FDE) to 'hipaccRun_fmul_32g8j_U36/din1_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'hipaccRun_fmul_32g8j_U38/din1_buf1_reg[10]' (FDE) to 'hipaccRun_fmul_32g8j_U36/din1_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'hipaccRun_fmul_32g8j_U38/din1_buf1_reg[11]' (FDE) to 'hipaccRun_fmul_32g8j_U36/din1_buf1_reg[30]'
INFO: [Synth 8-3886] merging instance 'hipaccRun_fmul_32g8j_U38/din1_buf1_reg[12]' (FDE) to 'hipaccRun_fmul_32g8j_U36/din1_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'hipaccRun_fmul_32g8j_U38/din1_buf1_reg[13]' (FDE) to 'hipaccRun_fmul_32g8j_U36/din1_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'hipaccRun_fmul_32g8j_U38/din1_buf1_reg[14]' (FDE) to 'hipaccRun_fmul_32g8j_U36/din1_buf1_reg[30]'
INFO: [Synth 8-3886] merging instance 'hipaccRun_fmul_32g8j_U38/din1_buf1_reg[15]' (FDE) to 'hipaccRun_fmul_32g8j_U36/din1_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'hipaccRun_fmul_32g8j_U38/din1_buf1_reg[16]' (FDE) to 'hipaccRun_fmul_32g8j_U36/din1_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'hipaccRun_fmul_32g8j_U38/din1_buf1_reg[17]' (FDE) to 'hipaccRun_fmul_32g8j_U36/din1_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'hipaccRun_fmul_32g8j_U38/din1_buf1_reg[18]' (FDE) to 'hipaccRun_fmul_32g8j_U36/din1_buf1_reg[30]'
INFO: [Synth 8-3886] merging instance 'hipaccRun_fmul_32g8j_U38/din1_buf1_reg[19]' (FDE) to 'hipaccRun_fmul_32g8j_U36/din1_buf1_reg[30]'
INFO: [Synth 8-3886] merging instance 'hipaccRun_fmul_32g8j_U38/din1_buf1_reg[20]' (FDE) to 'hipaccRun_fmul_32g8j_U36/din1_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'hipaccRun_fmul_32g8j_U38/din1_buf1_reg[21]' (FDE) to 'hipaccRun_fmul_32g8j_U36/din1_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'hipaccRun_fmul_32g8j_U38/din1_buf1_reg[22]' (FDE) to 'hipaccRun_fmul_32g8j_U36/din1_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'hipaccRun_fmul_32g8j_U38/din1_buf1_reg[23]' (FDE) to 'hipaccRun_fmul_32g8j_U36/din1_buf1_reg[30]'
INFO: [Synth 8-3886] merging instance 'hipaccRun_fmul_32g8j_U38/din1_buf1_reg[24]' (FDE) to 'hipaccRun_fmul_32g8j_U36/din1_buf1_reg[30]'
INFO: [Synth 8-3886] merging instance 'hipaccRun_fmul_32g8j_U38/din1_buf1_reg[25]' (FDE) to 'hipaccRun_fmul_32g8j_U36/din1_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'hipaccRun_fmul_32g8j_U38/din1_buf1_reg[26]' (FDE) to 'hipaccRun_fmul_32g8j_U36/din1_buf1_reg[30]'
INFO: [Synth 8-3886] merging instance 'hipaccRun_fmul_32g8j_U38/din1_buf1_reg[27]' (FDE) to 'hipaccRun_fmul_32g8j_U36/din1_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'hipaccRun_fmul_32g8j_U38/din1_buf1_reg[28]' (FDE) to 'hipaccRun_fmul_32g8j_U36/din1_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'hipaccRun_fmul_32g8j_U38/din1_buf1_reg[29]' (FDE) to 'hipaccRun_fmul_32g8j_U36/din1_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'hipaccRun_fmul_32g8j_U38/din1_buf1_reg[30]' (FDE) to 'hipaccRun_fmul_32g8j_U36/din1_buf1_reg[30]'
INFO: [Synth 8-3886] merging instance 'hipaccRun_fmul_32g8j_U38/din1_buf1_reg[31]' (FDE) to 'hipaccRun_fmul_32g8j_U36/din1_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'hipaccRun_fmul_32g8j_U37/din1_buf1_reg[0]' (FDE) to 'hipaccRun_fmul_32g8j_U36/din1_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'hipaccRun_fmul_32g8j_U37/din1_buf1_reg[1]' (FDE) to 'hipaccRun_fmul_32g8j_U36/din1_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'hipaccRun_fmul_32g8j_U37/din1_buf1_reg[2]' (FDE) to 'hipaccRun_fmul_32g8j_U36/din1_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'hipaccRun_fmul_32g8j_U37/din1_buf1_reg[3]' (FDE) to 'hipaccRun_fmul_32g8j_U36/din1_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'hipaccRun_fmul_32g8j_U37/din1_buf1_reg[4]' (FDE) to 'hipaccRun_fmul_32g8j_U36/din1_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'hipaccRun_fmul_32g8j_U37/din1_buf1_reg[5]' (FDE) to 'hipaccRun_fmul_32g8j_U36/din1_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'hipaccRun_fmul_32g8j_U37/din1_buf1_reg[6]' (FDE) to 'hipaccRun_fmul_32g8j_U36/din1_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'hipaccRun_fmul_32g8j_U37/din1_buf1_reg[7]' (FDE) to 'hipaccRun_fmul_32g8j_U36/din1_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'hipaccRun_fmul_32g8j_U37/din1_buf1_reg[8]' (FDE) to 'hipaccRun_fmul_32g8j_U36/din1_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'hipaccRun_fmul_32g8j_U37/din1_buf1_reg[9]' (FDE) to 'hipaccRun_fmul_32g8j_U36/din1_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'hipaccRun_fmul_32g8j_U37/din1_buf1_reg[10]' (FDE) to 'hipaccRun_fmul_32g8j_U36/din1_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'hipaccRun_fmul_32g8j_U37/din1_buf1_reg[11]' (FDE) to 'hipaccRun_fmul_32g8j_U36/din1_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'hipaccRun_fmul_32g8j_U37/din1_buf1_reg[12]' (FDE) to 'hipaccRun_fmul_32g8j_U36/din1_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'hipaccRun_fmul_32g8j_U37/din1_buf1_reg[13]' (FDE) to 'hipaccRun_fmul_32g8j_U36/din1_buf1_reg[30]'
INFO: [Synth 8-3886] merging instance 'hipaccRun_fmul_32g8j_U37/din1_buf1_reg[14]' (FDE) to 'hipaccRun_fmul_32g8j_U36/din1_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'hipaccRun_fmul_32g8j_U37/din1_buf1_reg[15]' (FDE) to 'hipaccRun_fmul_32g8j_U36/din1_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'hipaccRun_fmul_32g8j_U37/din1_buf1_reg[16]' (FDE) to 'hipaccRun_fmul_32g8j_U36/din1_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'hipaccRun_fmul_32g8j_U37/din1_buf1_reg[17]' (FDE) to 'hipaccRun_fmul_32g8j_U36/din1_buf1_reg[30]'
INFO: [Synth 8-3886] merging instance 'hipaccRun_fmul_32g8j_U37/din1_buf1_reg[18]' (FDE) to 'hipaccRun_fmul_32g8j_U36/din1_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'hipaccRun_fmul_32g8j_U37/din1_buf1_reg[19]' (FDE) to 'hipaccRun_fmul_32g8j_U36/din1_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'hipaccRun_fmul_32g8j_U37/din1_buf1_reg[20]' (FDE) to 'hipaccRun_fmul_32g8j_U36/din1_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'hipaccRun_fmul_32g8j_U37/din1_buf1_reg[21]' (FDE) to 'hipaccRun_fmul_32g8j_U36/din1_buf1_reg[30]'
INFO: [Synth 8-3886] merging instance 'hipaccRun_fmul_32g8j_U37/din1_buf1_reg[22]' (FDE) to 'hipaccRun_fmul_32g8j_U36/din1_buf1_reg[30]'
INFO: [Synth 8-3886] merging instance 'hipaccRun_fmul_32g8j_U37/din1_buf1_reg[23]' (FDE) to 'hipaccRun_fmul_32g8j_U36/din1_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'hipaccRun_fmul_32g8j_U37/din1_buf1_reg[24]' (FDE) to 'hipaccRun_fmul_32g8j_U36/din1_buf1_reg[30]'
INFO: [Synth 8-3886] merging instance 'hipaccRun_fmul_32g8j_U37/din1_buf1_reg[25]' (FDE) to 'hipaccRun_fmul_32g8j_U36/din1_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'hipaccRun_fmul_32g8j_U37/din1_buf1_reg[26]' (FDE) to 'hipaccRun_fmul_32g8j_U36/din1_buf1_reg[30]'
INFO: [Synth 8-3886] merging instance 'hipaccRun_fmul_32g8j_U37/din1_buf1_reg[27]' (FDE) to 'hipaccRun_fmul_32g8j_U36/din1_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'hipaccRun_fmul_32g8j_U37/din1_buf1_reg[28]' (FDE) to 'hipaccRun_fmul_32g8j_U36/din1_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'hipaccRun_fmul_32g8j_U37/din1_buf1_reg[29]' (FDE) to 'hipaccRun_fmul_32g8j_U36/din1_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'hipaccRun_fmul_32g8j_U37/din1_buf1_reg[30]' (FDE) to 'hipaccRun_fmul_32g8j_U36/din1_buf1_reg[30]'
INFO: [Synth 8-3886] merging instance 'hipaccRun_fmul_32g8j_U37/din1_buf1_reg[31]' (FDE) to 'hipaccRun_fmul_32g8j_U36/din1_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'hipaccRun_fmul_32g8j_U36/din1_buf1_reg[0]' (FDE) to 'hipaccRun_fmul_32g8j_U36/din1_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'hipaccRun_fmul_32g8j_U36/din1_buf1_reg[1]' (FDE) to 'hipaccRun_fmul_32g8j_U36/din1_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'hipaccRun_fmul_32g8j_U36/din1_buf1_reg[2]' (FDE) to 'hipaccRun_fmul_32g8j_U36/din1_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'hipaccRun_fmul_32g8j_U36/din1_buf1_reg[3]' (FDE) to 'hipaccRun_fmul_32g8j_U36/din1_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'hipaccRun_fmul_32g8j_U36/din1_buf1_reg[4]' (FDE) to 'hipaccRun_fmul_32g8j_U36/din1_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'hipaccRun_fmul_32g8j_U36/din1_buf1_reg[5]' (FDE) to 'hipaccRun_fmul_32g8j_U36/din1_buf1_reg[31]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\hipaccRun_fmul_32g8j_U36/din1_buf1_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\hipaccRun_fmul_32g8j_U36/din1_buf1_reg[31] )
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3]' and it is trimmed from '9' to '8' bits. [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_nobh_v1/hipacc_project/solution1/impl/verilog/project.srcs/sources_1/ip/hipaccRun_ap_fmul_2_max_dsp_32/hdl/xbip_pipe_v3_0_vh_rfs.vhd:386]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '9' to '8' bits. [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_nobh_v1/hipacc_project/solution1/impl/verilog/project.srcs/sources_1/ip/hipaccRun_ap_fmul_2_max_dsp_32/hdl/xbip_pipe_v3_0_vh_rfs.vhd:373]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_nobh_v1/hipacc_project/solution1/impl/verilog/project.srcs/sources_1/ip/hipaccRun_ap_fmul_2_max_dsp_32/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3]' and it is trimmed from '9' to '8' bits. [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_nobh_v1/hipacc_project/solution1/impl/verilog/project.srcs/sources_1/ip/hipaccRun_ap_fmul_2_max_dsp_32/hdl/xbip_pipe_v3_0_vh_rfs.vhd:386]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '9' to '8' bits. [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_nobh_v1/hipacc_project/solution1/impl/verilog/project.srcs/sources_1/ip/hipaccRun_ap_fmul_2_max_dsp_32/hdl/xbip_pipe_v3_0_vh_rfs.vhd:373]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_nobh_v1/hipacc_project/solution1/impl/verilog/project.srcs/sources_1/ip/hipaccRun_ap_fmul_2_max_dsp_32/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3]' and it is trimmed from '9' to '8' bits. [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_nobh_v1/hipacc_project/solution1/impl/verilog/project.srcs/sources_1/ip/hipaccRun_ap_fmul_2_max_dsp_32/hdl/xbip_pipe_v3_0_vh_rfs.vhd:386]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '9' to '8' bits. [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_nobh_v1/hipacc_project/solution1/impl/verilog/project.srcs/sources_1/ip/hipaccRun_ap_fmul_2_max_dsp_32/hdl/xbip_pipe_v3_0_vh_rfs.vhd:373]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_nobh_v1/hipacc_project/solution1/impl/verilog/project.srcs/sources_1/ip/hipaccRun_ap_fmul_2_max_dsp_32/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3]' and it is trimmed from '9' to '8' bits. [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_nobh_v1/hipacc_project/solution1/impl/verilog/project.srcs/sources_1/ip/hipaccRun_ap_fmul_2_max_dsp_32/hdl/xbip_pipe_v3_0_vh_rfs.vhd:386]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '9' to '8' bits. [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_nobh_v1/hipacc_project/solution1/impl/verilog/project.srcs/sources_1/ip/hipaccRun_ap_fmul_2_max_dsp_32/hdl/xbip_pipe_v3_0_vh_rfs.vhd:373]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_nobh_v1/hipacc_project/solution1/impl/verilog/project.srcs/sources_1/ip/hipaccRun_ap_fmul_2_max_dsp_32/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3]' and it is trimmed from '9' to '8' bits. [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_nobh_v1/hipacc_project/solution1/impl/verilog/project.srcs/sources_1/ip/hipaccRun_ap_fmul_2_max_dsp_32/hdl/xbip_pipe_v3_0_vh_rfs.vhd:386]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '9' to '8' bits. [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_nobh_v1/hipacc_project/solution1/impl/verilog/project.srcs/sources_1/ip/hipaccRun_ap_fmul_2_max_dsp_32/hdl/xbip_pipe_v3_0_vh_rfs.vhd:373]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_nobh_v1/hipacc_project/solution1/impl/verilog/project.srcs/sources_1/ip/hipaccRun_ap_fmul_2_max_dsp_32/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-4471] merging register 'hipaccRun_fmul_32g8j_U32/din1_buf1_reg[31:0]' into 'hipaccRun_fmul_32g8j_U34/din1_buf1_reg[31:0]' [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_nobh_v1/hipacc_project/solution1/impl/verilog/hipaccRun_fmul_32g8j.v:54]
INFO: [Synth 8-4471] merging register 'hipaccRun_fmul_32g8j_U31/din1_buf1_reg[31:0]' into 'hipaccRun_fmul_32g8j_U35/din1_buf1_reg[31:0]' [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_nobh_v1/hipacc_project/solution1/impl/verilog/hipaccRun_fmul_32g8j.v:54]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\hipaccRun_fmul_32g8j_U35/din1_buf1_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\hipaccRun_fmul_32g8j_U35/din1_buf1_reg[31] )
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3]' and it is trimmed from '9' to '8' bits. [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_nobh_v1/hipacc_project/solution1/impl/verilog/project.srcs/sources_1/ip/hipaccRun_ap_fmul_2_max_dsp_32/hdl/xbip_pipe_v3_0_vh_rfs.vhd:386]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '9' to '8' bits. [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_nobh_v1/hipacc_project/solution1/impl/verilog/project.srcs/sources_1/ip/hipaccRun_ap_fmul_2_max_dsp_32/hdl/xbip_pipe_v3_0_vh_rfs.vhd:373]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_nobh_v1/hipacc_project/solution1/impl/verilog/project.srcs/sources_1/ip/hipaccRun_ap_fmul_2_max_dsp_32/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3]' and it is trimmed from '9' to '8' bits. [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_nobh_v1/hipacc_project/solution1/impl/verilog/project.srcs/sources_1/ip/hipaccRun_ap_fmul_2_max_dsp_32/hdl/xbip_pipe_v3_0_vh_rfs.vhd:386]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '9' to '8' bits. [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_nobh_v1/hipacc_project/solution1/impl/verilog/project.srcs/sources_1/ip/hipaccRun_ap_fmul_2_max_dsp_32/hdl/xbip_pipe_v3_0_vh_rfs.vhd:373]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_nobh_v1/hipacc_project/solution1/impl/verilog/project.srcs/sources_1/ip/hipaccRun_ap_fmul_2_max_dsp_32/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3]' and it is trimmed from '9' to '8' bits. [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_nobh_v1/hipacc_project/solution1/impl/verilog/project.srcs/sources_1/ip/hipaccRun_ap_fmul_2_max_dsp_32/hdl/xbip_pipe_v3_0_vh_rfs.vhd:386]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '9' to '8' bits. [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_nobh_v1/hipacc_project/solution1/impl/verilog/project.srcs/sources_1/ip/hipaccRun_ap_fmul_2_max_dsp_32/hdl/xbip_pipe_v3_0_vh_rfs.vhd:373]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_nobh_v1/hipacc_project/solution1/impl/verilog/project.srcs/sources_1/ip/hipaccRun_ap_fmul_2_max_dsp_32/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3]' and it is trimmed from '9' to '8' bits. [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_nobh_v1/hipacc_project/solution1/impl/verilog/project.srcs/sources_1/ip/hipaccRun_ap_fmul_2_max_dsp_32/hdl/xbip_pipe_v3_0_vh_rfs.vhd:386]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '9' to '8' bits. [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_nobh_v1/hipacc_project/solution1/impl/verilog/project.srcs/sources_1/ip/hipaccRun_ap_fmul_2_max_dsp_32/hdl/xbip_pipe_v3_0_vh_rfs.vhd:373]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_nobh_v1/hipacc_project/solution1/impl/verilog/project.srcs/sources_1/ip/hipaccRun_ap_fmul_2_max_dsp_32/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3]' and it is trimmed from '9' to '8' bits. [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_nobh_v1/hipacc_project/solution1/impl/verilog/project.srcs/sources_1/ip/hipaccRun_ap_fmul_2_max_dsp_32/hdl/xbip_pipe_v3_0_vh_rfs.vhd:386]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '9' to '8' bits. [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_nobh_v1/hipacc_project/solution1/impl/verilog/project.srcs/sources_1/ip/hipaccRun_ap_fmul_2_max_dsp_32/hdl/xbip_pipe_v3_0_vh_rfs.vhd:373]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_nobh_v1/hipacc_project/solution1/impl/verilog/project.srcs/sources_1/ip/hipaccRun_ap_fmul_2_max_dsp_32/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-4471] merging register 'hipaccRun_fmul_32g8j_U27/din1_buf1_reg[31:0]' into 'hipaccRun_fmul_32g8j_U29/din1_buf1_reg[31:0]' [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_nobh_v1/hipacc_project/solution1/impl/verilog/hipaccRun_fmul_32g8j.v:54]
INFO: [Synth 8-4471] merging register 'hipaccRun_fmul_32g8j_U26/din1_buf1_reg[31:0]' into 'hipaccRun_fmul_32g8j_U30/din1_buf1_reg[31:0]' [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_nobh_v1/hipacc_project/solution1/impl/verilog/hipaccRun_fmul_32g8j.v:54]
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\hipaccRun_fmul_32g8j_U30/din1_buf1_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\hipaccRun_fmul_32g8j_U30/din1_buf1_reg[31] )
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3]' and it is trimmed from '9' to '8' bits. [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_nobh_v1/hipacc_project/solution1/impl/verilog/project.srcs/sources_1/ip/hipaccRun_ap_fmul_2_max_dsp_32/hdl/xbip_pipe_v3_0_vh_rfs.vhd:386]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '9' to '8' bits. [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_nobh_v1/hipacc_project/solution1/impl/verilog/project.srcs/sources_1/ip/hipaccRun_ap_fmul_2_max_dsp_32/hdl/xbip_pipe_v3_0_vh_rfs.vhd:373]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_nobh_v1/hipacc_project/solution1/impl/verilog/project.srcs/sources_1/ip/hipaccRun_ap_fmul_2_max_dsp_32/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3]' and it is trimmed from '9' to '8' bits. [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_nobh_v1/hipacc_project/solution1/impl/verilog/project.srcs/sources_1/ip/hipaccRun_ap_fmul_2_max_dsp_32/hdl/xbip_pipe_v3_0_vh_rfs.vhd:386]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '9' to '8' bits. [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_nobh_v1/hipacc_project/solution1/impl/verilog/project.srcs/sources_1/ip/hipaccRun_ap_fmul_2_max_dsp_32/hdl/xbip_pipe_v3_0_vh_rfs.vhd:373]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_nobh_v1/hipacc_project/solution1/impl/verilog/project.srcs/sources_1/ip/hipaccRun_ap_fmul_2_max_dsp_32/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\hipaccRun_fmul_32g8j_U42/din1_buf1_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\hipaccRun_fmul_32g8j_U42/din1_buf1_reg[31] )
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3]' and it is trimmed from '9' to '8' bits. [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_nobh_v1/hipacc_project/solution1/impl/verilog/project.srcs/sources_1/ip/hipaccRun_ap_fmul_2_max_dsp_32/hdl/xbip_pipe_v3_0_vh_rfs.vhd:386]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '9' to '8' bits. [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_nobh_v1/hipacc_project/solution1/impl/verilog/project.srcs/sources_1/ip/hipaccRun_ap_fmul_2_max_dsp_32/hdl/xbip_pipe_v3_0_vh_rfs.vhd:373]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_nobh_v1/hipacc_project/solution1/impl/verilog/project.srcs/sources_1/ip/hipaccRun_ap_fmul_2_max_dsp_32/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3]' and it is trimmed from '9' to '8' bits. [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_nobh_v1/hipacc_project/solution1/impl/verilog/project.srcs/sources_1/ip/hipaccRun_ap_fmul_2_max_dsp_32/hdl/xbip_pipe_v3_0_vh_rfs.vhd:386]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '9' to '8' bits. [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_nobh_v1/hipacc_project/solution1/impl/verilog/project.srcs/sources_1/ip/hipaccRun_ap_fmul_2_max_dsp_32/hdl/xbip_pipe_v3_0_vh_rfs.vhd:373]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_nobh_v1/hipacc_project/solution1/impl/verilog/project.srcs/sources_1/ip/hipaccRun_ap_fmul_2_max_dsp_32/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3]' and it is trimmed from '9' to '8' bits. [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_nobh_v1/hipacc_project/solution1/impl/verilog/project.srcs/sources_1/ip/hipaccRun_ap_fmul_2_max_dsp_32/hdl/xbip_pipe_v3_0_vh_rfs.vhd:386]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '9' to '8' bits. [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_nobh_v1/hipacc_project/solution1/impl/verilog/project.srcs/sources_1/ip/hipaccRun_ap_fmul_2_max_dsp_32/hdl/xbip_pipe_v3_0_vh_rfs.vhd:373]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_nobh_v1/hipacc_project/solution1/impl/verilog/project.srcs/sources_1/ip/hipaccRun_ap_fmul_2_max_dsp_32/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\hipaccRun_fmul_32g8j_U45/din1_buf1_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\hipaccRun_fmul_32g8j_U45/din1_buf1_reg[31] )
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3]' and it is trimmed from '9' to '8' bits. [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_nobh_v1/hipacc_project/solution1/impl/verilog/project.srcs/sources_1/ip/hipaccRun_ap_fmul_2_max_dsp_32/hdl/xbip_pipe_v3_0_vh_rfs.vhd:386]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '9' to '8' bits. [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_nobh_v1/hipacc_project/solution1/impl/verilog/project.srcs/sources_1/ip/hipaccRun_ap_fmul_2_max_dsp_32/hdl/xbip_pipe_v3_0_vh_rfs.vhd:373]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_nobh_v1/hipacc_project/solution1/impl/verilog/project.srcs/sources_1/ip/hipaccRun_ap_fmul_2_max_dsp_32/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3]' and it is trimmed from '9' to '8' bits. [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_nobh_v1/hipacc_project/solution1/impl/verilog/project.srcs/sources_1/ip/hipaccRun_ap_fmul_2_max_dsp_32/hdl/xbip_pipe_v3_0_vh_rfs.vhd:386]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '9' to '8' bits. [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_nobh_v1/hipacc_project/solution1/impl/verilog/project.srcs/sources_1/ip/hipaccRun_ap_fmul_2_max_dsp_32/hdl/xbip_pipe_v3_0_vh_rfs.vhd:373]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_nobh_v1/hipacc_project/solution1/impl/verilog/project.srcs/sources_1/ip/hipaccRun_ap_fmul_2_max_dsp_32/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3]' and it is trimmed from '9' to '8' bits. [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_nobh_v1/hipacc_project/solution1/impl/verilog/project.srcs/sources_1/ip/hipaccRun_ap_fmul_2_max_dsp_32/hdl/xbip_pipe_v3_0_vh_rfs.vhd:386]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '9' to '8' bits. [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_nobh_v1/hipacc_project/solution1/impl/verilog/project.srcs/sources_1/ip/hipaccRun_ap_fmul_2_max_dsp_32/hdl/xbip_pipe_v3_0_vh_rfs.vhd:373]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_nobh_v1/hipacc_project/solution1/impl/verilog/project.srcs/sources_1/ip/hipaccRun_ap_fmul_2_max_dsp_32/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3]' and it is trimmed from '9' to '8' bits. [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_nobh_v1/hipacc_project/solution1/impl/verilog/project.srcs/sources_1/ip/hipaccRun_ap_fmul_2_max_dsp_32/hdl/xbip_pipe_v3_0_vh_rfs.vhd:386]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '9' to '8' bits. [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_nobh_v1/hipacc_project/solution1/impl/verilog/project.srcs/sources_1/ip/hipaccRun_ap_fmul_2_max_dsp_32/hdl/xbip_pipe_v3_0_vh_rfs.vhd:373]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_nobh_v1/hipacc_project/solution1/impl/verilog/project.srcs/sources_1/ip/hipaccRun_ap_fmul_2_max_dsp_32/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-4471] merging register 'hipaccRun_fmul_32g8j_U49/din1_buf1_reg[31:0]' into 'hipaccRun_fmul_32g8j_U47/din1_buf1_reg[31:0]' [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_nobh_v1/hipacc_project/solution1/impl/verilog/hipaccRun_fmul_32g8j.v:54]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\hipaccRun_fmul_32g8j_U47/din1_buf1_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\hipaccRun_fmul_32g8j_U47/din1_buf1_reg[31] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:58 ; elapsed = 00:01:22 . Memory (MB): peak = 2032.992 ; gain = 877.898 ; free physical = 5157 ; free virtual = 29193
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------------------+------------+----------+
|      |RTL Partition             |Replication |Instances |
+------+--------------------------+------------+----------+
|1     |process_r__GB0            |           1|     23194|
|2     |process_r__GB1            |           1|     16762|
|3     |process_r__GB2            |           1|     10905|
|4     |process_r__GB3            |           1|     13806|
|5     |process_r__GB4            |           1|     16227|
|6     |process_r__GB5            |           1|     29000|
|7     |process_r__GB6            |           1|      7291|
|8     |ccGaussianFilterGKer__GC0 |           1|        20|
+------+--------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:05 ; elapsed = 00:01:30 . Memory (MB): peak = 2032.992 ; gain = 877.898 ; free physical = 4605 ; free virtual = 28641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:28 ; elapsed = 00:01:53 . Memory (MB): peak = 2032.992 ; gain = 877.898 ; free physical = 4468 ; free virtual = 28559
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------------------+------------+----------+
|      |RTL Partition             |Replication |Instances |
+------+--------------------------+------------+----------+
|1     |process_r__GB0            |           1|     23194|
|2     |process_r__GB1            |           1|     16762|
|3     |process_r__GB3            |           1|     13806|
|4     |process_r__GB5            |           1|     29000|
|5     |ccGaussianFilterGKer__GC0 |           1|        20|
|6     |hipaccRun_GT0             |           1|     34434|
+------+--------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:40 ; elapsed = 00:02:22 . Memory (MB): peak = 2032.992 ; gain = 877.898 ; free physical = 3569 ; free virtual = 27671
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------+------------+----------+
|      |RTL Partition  |Replication |Instances |
+------+---------------+------------+----------+
|1     |process_r__GB0 |           1|     19809|
|2     |process_r__GB1 |           1|     13377|
|3     |process_r__GB3 |           1|     12452|
|4     |process_r__GB5 |           1|     26292|
|5     |hipaccRun_GT0  |           1|     28077|
+------+---------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:45 ; elapsed = 00:02:28 . Memory (MB): peak = 2032.992 ; gain = 877.898 ; free physical = 3617 ; free virtual = 27725
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:46 ; elapsed = 00:02:28 . Memory (MB): peak = 2032.992 ; gain = 877.898 ; free physical = 3607 ; free virtual = 27717
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:52 ; elapsed = 00:02:34 . Memory (MB): peak = 2032.992 ; gain = 877.898 ; free physical = 3427 ; free virtual = 27525
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:52 ; elapsed = 00:02:35 . Memory (MB): peak = 2032.992 ; gain = 877.898 ; free physical = 3425 ; free virtual = 27523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:52 ; elapsed = 00:02:35 . Memory (MB): peak = 2032.992 ; gain = 877.898 ; free physical = 3427 ; free virtual = 27525
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:52 ; elapsed = 00:02:35 . Memory (MB): peak = 2032.992 ; gain = 877.898 ; free physical = 3427 ; free virtual = 27524
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |CARRY4     |    81|
|2     |DSP48E1    |    25|
|3     |DSP48E1_1  |    25|
|4     |DSP48E1_2  |    25|
|5     |DSP48E1_3  |    25|
|6     |DSP48E1_4  |    25|
|7     |LUT1       |   147|
|8     |LUT2       |  1137|
|9     |LUT3       |  1860|
|10    |LUT4       |  1480|
|11    |LUT5       |  1788|
|12    |LUT6       |  2275|
|13    |MUXCY      |  1850|
|14    |RAMB36E1_1 |     4|
|15    |SRL16E     |   189|
|16    |SRLC32E    |  2631|
|17    |XORCY      |   625|
|18    |FDE        |    75|
|19    |FDRE       | 11756|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:52 ; elapsed = 00:02:35 . Memory (MB): peak = 2032.992 ; gain = 877.898 ; free physical = 3427 ; free virtual = 27524
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 651 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:33 ; elapsed = 00:02:22 . Memory (MB): peak = 2032.992 ; gain = 280.930 ; free physical = 6523 ; free virtual = 30615
Synthesis Optimization Complete : Time (s): cpu = 00:01:52 ; elapsed = 00:02:37 . Memory (MB): peak = 2032.992 ; gain = 877.898 ; free physical = 6541 ; free virtual = 30614
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 2760 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 575 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 500 instances
  FDE => FDRE: 75 instances

359 Infos, 203 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:00 ; elapsed = 00:02:45 . Memory (MB): peak = 2035.332 ; gain = 922.961 ; free physical = 6395 ; free virtual = 30485
INFO: [Common 17-1381] The checkpoint '/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_nobh_v1/hipacc_project/solution1/impl/verilog/project.runs/synth_1/hipaccRun.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.28 . Memory (MB): peak = 2041.098 ; gain = 0.000 ; free physical = 6364 ; free virtual = 30463
INFO: [Common 17-206] Exiting Vivado at Sun Apr 15 06:51:15 2018...
[Sun Apr 15 06:51:17 2018] synth_1 finished
wait_on_run: Time (s): cpu = 00:00:00.10 ; elapsed = 00:03:02 . Memory (MB): peak = 1221.266 ; gain = 7.770 ; free physical = 7202 ; free virtual = 31298
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z100ffg900-1
INFO: [Netlist 29-17] Analyzing 710 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Device 21-403] Loading part xc7z100ffg900-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_nobh_v1/hipacc_project/solution1/impl/verilog/hipaccRun.xdc]
INFO: [Vivado 12-4761] HD.CLK_SRC property is set on port ap_clk. The net connecting to the port drives either clock PIN or hierarchical black box. Use the create_clock constraint to create a clock on this port prior to setting HD.CLK_SRC.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_nobh_v1/hipacc_project/solution1/impl/verilog/hipaccRun.xdc:2]
Finished Parsing XDC File [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_nobh_v1/hipacc_project/solution1/impl/verilog/hipaccRun.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1658.191 ; gain = 436.926 ; free physical = 6806 ; free virtual = 30940
report_utilization: Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.22 . Memory (MB): peak = 1658.191 ; gain = 0.000 ; free physical = 6806 ; free virtual = 30939
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
report_timing: Time (s): cpu = 00:00:21 ; elapsed = 00:00:11 . Memory (MB): peak = 2238.797 ; gain = 580.605 ; free physical = 6483 ; free virtual = 30621
[Sun Apr 15 06:51:41 2018] Launched impl_1...
Run output will be captured here: /scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_nobh_v1/hipacc_project/solution1/impl/verilog/project.runs/impl_1/runme.log
[Sun Apr 15 06:51:41 2018] Waiting for impl_1 to finish...

*** Running vivado
    with args -log hipaccRun.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source hipaccRun.tcl -notrace

error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory

****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source hipaccRun.tcl -notrace
Command: open_checkpoint /scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_nobh_v1/hipacc_project/solution1/impl/verilog/project.runs/impl_1/hipaccRun.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1077.344 ; gain = 0.000 ; free physical = 6489 ; free virtual = 30572
INFO: [Netlist 29-17] Analyzing 710 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Device 21-403] Loading part xc7z100ffg900-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_nobh_v1/hipacc_project/solution1/impl/verilog/project.runs/impl_1/.Xil/Vivado-22826-codesign89/dcp3/hipaccRun.xdc]
INFO: [Vivado 12-4761] HD.CLK_SRC property is set on port ap_clk. The net connecting to the port drives either clock PIN or hierarchical black box. Use the create_clock constraint to create a clock on this port prior to setting HD.CLK_SRC.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_nobh_v1/hipacc_project/solution1/impl/verilog/hipaccRun.xdc:2]
Finished Parsing XDC File [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_nobh_v1/hipacc_project/solution1/impl/verilog/project.runs/impl_1/.Xil/Vivado-22826-codesign89/dcp3/hipaccRun.xdc]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2017.2 (64-bit) build 1909853
open_checkpoint: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1562.191 ; gain = 484.848 ; free physical = 6016 ; free virtual = 30099
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z100-ffg900'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z100-ffg900'
INFO: [Common 17-1223] The version limit for your license is '2017.12' and will expire in -105 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command opt_design

Starting DRC Task
Command: report_drc (run_mandatory_drcs) for: opt_checks
INFO: [DRC 23-27] Running DRC with 8 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.57 . Memory (MB): peak = 1601.227 ; gain = 37.031 ; free physical = 6008 ; free virtual = 30090
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 25 inverter(s) to 425 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1b72dab9c

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2145.801 ; gain = 14.027 ; free physical = 5569 ; free virtual = 29652
INFO: [Opt 31-389] Phase Retarget created 321 cells and removed 366 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 159010e42

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2145.801 ; gain = 14.027 ; free physical = 5547 ; free virtual = 29630
INFO: [Opt 31-389] Phase Constant propagation created 822 cells and removed 1385 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 15412c074

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2145.801 ; gain = 14.027 ; free physical = 5544 ; free virtual = 29627
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 301 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 15412c074

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2145.801 ; gain = 14.027 ; free physical = 5544 ; free virtual = 29627
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 15412c074

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2145.801 ; gain = 14.027 ; free physical = 5544 ; free virtual = 29627
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2145.801 ; gain = 0.000 ; free physical = 5541 ; free virtual = 29624
Ending Logic Optimization Task | Checksum: 15412c074

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2145.801 ; gain = 14.027 ; free physical = 5531 ; free virtual = 29614

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 4 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 8
Ending PowerOpt Patch Enables Task | Checksum: bd3c399a

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2327.996 ; gain = 0.000 ; free physical = 5462 ; free virtual = 29545
Ending Power Optimization Task | Checksum: bd3c399a

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 2327.996 ; gain = 182.195 ; free physical = 5475 ; free virtual = 29558
28 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:23 . Memory (MB): peak = 2327.996 ; gain = 765.805 ; free physical = 5475 ; free virtual = 29558
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Common 17-1381] The checkpoint '/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_nobh_v1/hipacc_project/solution1/impl/verilog/project.runs/impl_1/hipaccRun_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 2328.000 ; gain = 0.004 ; free physical = 5434 ; free virtual = 29524
Command: report_drc -file hipaccRun_drc_opted.rpt
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_nobh_v1/hipacc_project/solution1/impl/verilog/project.runs/impl_1/hipaccRun_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z100-ffg900'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z100-ffg900'
INFO: [Common 17-1223] The version limit for your license is '2017.12' and will expire in -105 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Command: report_drc (run_mandatory_drcs) for: incr_eco_checks
INFO: [DRC 23-27] Running DRC with 8 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
Command: report_drc (run_mandatory_drcs) for: placer_checks
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: ccGaussianFilterGKer_U0/grp_process_r_fu_18/hipaccRun_fadd_32fYi_U1/hipaccRun_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: ccGaussianFilterGKer_U0/grp_process_r_fu_18/hipaccRun_fadd_32fYi_U10/hipaccRun_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: ccGaussianFilterGKer_U0/grp_process_r_fu_18/hipaccRun_fadd_32fYi_U11/hipaccRun_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: ccGaussianFilterGKer_U0/grp_process_r_fu_18/hipaccRun_fadd_32fYi_U12/hipaccRun_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: ccGaussianFilterGKer_U0/grp_process_r_fu_18/hipaccRun_fadd_32fYi_U13/hipaccRun_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: ccGaussianFilterGKer_U0/grp_process_r_fu_18/hipaccRun_fadd_32fYi_U14/hipaccRun_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: ccGaussianFilterGKer_U0/grp_process_r_fu_18/hipaccRun_fadd_32fYi_U15/hipaccRun_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: ccGaussianFilterGKer_U0/grp_process_r_fu_18/hipaccRun_fadd_32fYi_U16/hipaccRun_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: ccGaussianFilterGKer_U0/grp_process_r_fu_18/hipaccRun_fadd_32fYi_U17/hipaccRun_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: ccGaussianFilterGKer_U0/grp_process_r_fu_18/hipaccRun_fadd_32fYi_U18/hipaccRun_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: ccGaussianFilterGKer_U0/grp_process_r_fu_18/hipaccRun_fadd_32fYi_U19/hipaccRun_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: ccGaussianFilterGKer_U0/grp_process_r_fu_18/hipaccRun_fadd_32fYi_U2/hipaccRun_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: ccGaussianFilterGKer_U0/grp_process_r_fu_18/hipaccRun_fadd_32fYi_U20/hipaccRun_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: ccGaussianFilterGKer_U0/grp_process_r_fu_18/hipaccRun_fadd_32fYi_U21/hipaccRun_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: ccGaussianFilterGKer_U0/grp_process_r_fu_18/hipaccRun_fadd_32fYi_U22/hipaccRun_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: ccGaussianFilterGKer_U0/grp_process_r_fu_18/hipaccRun_fadd_32fYi_U23/hipaccRun_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: ccGaussianFilterGKer_U0/grp_process_r_fu_18/hipaccRun_fadd_32fYi_U24/hipaccRun_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: ccGaussianFilterGKer_U0/grp_process_r_fu_18/hipaccRun_fadd_32fYi_U25/hipaccRun_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: ccGaussianFilterGKer_U0/grp_process_r_fu_18/hipaccRun_fadd_32fYi_U3/hipaccRun_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: ccGaussianFilterGKer_U0/grp_process_r_fu_18/hipaccRun_fadd_32fYi_U4/hipaccRun_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: ccGaussianFilterGKer_U0/grp_process_r_fu_18/hipaccRun_fadd_32fYi_U5/hipaccRun_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: ccGaussianFilterGKer_U0/grp_process_r_fu_18/hipaccRun_fadd_32fYi_U6/hipaccRun_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: ccGaussianFilterGKer_U0/grp_process_r_fu_18/hipaccRun_fadd_32fYi_U7/hipaccRun_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: ccGaussianFilterGKer_U0/grp_process_r_fu_18/hipaccRun_fadd_32fYi_U8/hipaccRun_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: ccGaussianFilterGKer_U0/grp_process_r_fu_18/hipaccRun_fadd_32fYi_U9/hipaccRun_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 25 Advisories
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2328.000 ; gain = 0.000 ; free physical = 5424 ; free virtual = 29515
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 5b7ec6f8

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2328.000 ; gain = 0.000 ; free physical = 5424 ; free virtual = 29515
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2328.000 ; gain = 0.000 ; free physical = 5460 ; free virtual = 29551

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 54ab6468

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 2328.000 ; gain = 0.000 ; free physical = 5466 ; free virtual = 29557

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: e727ce27

Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 2328.000 ; gain = 0.000 ; free physical = 8319 ; free virtual = 32410

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: e727ce27

Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 2328.000 ; gain = 0.000 ; free physical = 8319 ; free virtual = 32410
Phase 1 Placer Initialization | Checksum: e727ce27

Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 2328.000 ; gain = 0.000 ; free physical = 8319 ; free virtual = 32410

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: d1c435af

Time (s): cpu = 00:00:46 ; elapsed = 00:00:22 . Memory (MB): peak = 2336.012 ; gain = 8.012 ; free physical = 8259 ; free virtual = 32349

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: d1c435af

Time (s): cpu = 00:00:46 ; elapsed = 00:00:22 . Memory (MB): peak = 2336.012 ; gain = 8.012 ; free physical = 8259 ; free virtual = 32349

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 14fc189a3

Time (s): cpu = 00:00:52 ; elapsed = 00:00:25 . Memory (MB): peak = 2336.012 ; gain = 8.012 ; free physical = 8252 ; free virtual = 32343

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: f17fc897

Time (s): cpu = 00:00:52 ; elapsed = 00:00:25 . Memory (MB): peak = 2336.012 ; gain = 8.012 ; free physical = 8252 ; free virtual = 32342

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 102c3afc1

Time (s): cpu = 00:00:52 ; elapsed = 00:00:25 . Memory (MB): peak = 2336.012 ; gain = 8.012 ; free physical = 8252 ; free virtual = 32342

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 1d233ee81

Time (s): cpu = 00:00:54 ; elapsed = 00:00:26 . Memory (MB): peak = 2336.012 ; gain = 8.012 ; free physical = 8262 ; free virtual = 32353

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 12546d694

Time (s): cpu = 00:00:58 ; elapsed = 00:00:29 . Memory (MB): peak = 2336.012 ; gain = 8.012 ; free physical = 8244 ; free virtual = 32334

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 1a6ede642

Time (s): cpu = 00:00:58 ; elapsed = 00:00:30 . Memory (MB): peak = 2336.012 ; gain = 8.012 ; free physical = 8244 ; free virtual = 32335

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: b4c6d6d2

Time (s): cpu = 00:00:58 ; elapsed = 00:00:30 . Memory (MB): peak = 2336.012 ; gain = 8.012 ; free physical = 8244 ; free virtual = 32335
Phase 3 Detail Placement | Checksum: b4c6d6d2

Time (s): cpu = 00:00:59 ; elapsed = 00:00:30 . Memory (MB): peak = 2336.012 ; gain = 8.012 ; free physical = 8244 ; free virtual = 32335

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: cc43bdcc

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Place 46-38] Processed net ccGaussianFilterGKer_U0/grp_process_r_fu_18/hipaccRun_fadd_32fYi_U25/E[0], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-41] BUFG insertion identified 1 candidate nets, 0 success, 1 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: cc43bdcc

Time (s): cpu = 00:01:09 ; elapsed = 00:00:34 . Memory (MB): peak = 2348.012 ; gain = 20.012 ; free physical = 8251 ; free virtual = 32341
INFO: [Place 30-746] Post Placement Timing Summary WNS=1.235. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: c3df014c

Time (s): cpu = 00:01:09 ; elapsed = 00:00:34 . Memory (MB): peak = 2348.012 ; gain = 20.012 ; free physical = 8251 ; free virtual = 32342
Phase 4.1 Post Commit Optimization | Checksum: c3df014c

Time (s): cpu = 00:01:09 ; elapsed = 00:00:34 . Memory (MB): peak = 2348.012 ; gain = 20.012 ; free physical = 8251 ; free virtual = 32342

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: c3df014c

Time (s): cpu = 00:01:09 ; elapsed = 00:00:34 . Memory (MB): peak = 2348.012 ; gain = 20.012 ; free physical = 8263 ; free virtual = 32354

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: c3df014c

Time (s): cpu = 00:01:09 ; elapsed = 00:00:34 . Memory (MB): peak = 2348.012 ; gain = 20.012 ; free physical = 8263 ; free virtual = 32354

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 110754eda

Time (s): cpu = 00:01:10 ; elapsed = 00:00:34 . Memory (MB): peak = 2348.012 ; gain = 20.012 ; free physical = 8263 ; free virtual = 32354
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 110754eda

Time (s): cpu = 00:01:10 ; elapsed = 00:00:35 . Memory (MB): peak = 2348.012 ; gain = 20.012 ; free physical = 8263 ; free virtual = 32354
Ending Placer Task | Checksum: d9d12ff1

Time (s): cpu = 00:01:10 ; elapsed = 00:00:35 . Memory (MB): peak = 2348.012 ; gain = 20.012 ; free physical = 8333 ; free virtual = 32424
74 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:13 ; elapsed = 00:00:37 . Memory (MB): peak = 2348.012 ; gain = 20.012 ; free physical = 8333 ; free virtual = 32424
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.99 . Memory (MB): peak = 2348.012 ; gain = 0.000 ; free physical = 8292 ; free virtual = 32415
INFO: [Common 17-1381] The checkpoint '/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_nobh_v1/hipacc_project/solution1/impl/verilog/project.runs/impl_1/hipaccRun_placed.dcp' has been generated.
report_io: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2348.016 ; gain = 0.000 ; free physical = 8302 ; free virtual = 32402
report_utilization: Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.27 . Memory (MB): peak = 2348.016 ; gain = 0.000 ; free physical = 8319 ; free virtual = 32419
report_control_sets: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2348.016 ; gain = 0.000 ; free physical = 8320 ; free virtual = 32421
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z100-ffg900'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z100-ffg900'
INFO: [Common 17-1223] The version limit for your license is '2017.12' and will expire in -105 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.500 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
79 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.98 . Memory (MB): peak = 2348.016 ; gain = 0.000 ; free physical = 8253 ; free virtual = 32385
INFO: [Common 17-1381] The checkpoint '/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_nobh_v1/hipacc_project/solution1/impl/verilog/project.runs/impl_1/hipaccRun_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z100-ffg900'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z100-ffg900'
INFO: [Common 17-1223] The version limit for your license is '2017.12' and will expire in -105 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command route_design
Command: report_drc (run_mandatory_drcs) for: router_checks
INFO: [DRC 23-27] Running DRC with 8 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 1862e9ff ConstDB: 0 ShapeSum: c16e45f2 RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-198] Port "p_strmIN_V_dout[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_dout[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_dout[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_dout[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_dout[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_dout[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_dout[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_dout[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_dout[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_dout[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_dout[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_dout[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_dout[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_dout[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_dout[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_dout[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_dout[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_dout[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_dout[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_dout[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_dout[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_dout[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_dout[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_dout[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_dout[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_dout[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_dout[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_dout[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_dout[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_dout[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_dout[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_dout[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_dout[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_dout[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_dout[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_dout[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_dout[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_dout[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_dout[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_dout[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_dout[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_dout[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ap_rst" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ap_rst". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_empty_n" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_empty_n". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_dout[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_dout[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_dout[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_dout[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_dout[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_dout[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_dout[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_dout[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_dout[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_dout[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_dout[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_dout[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_dout[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_dout[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_dout[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_dout[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_dout[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_dout[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_dout[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_dout[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_dout[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_dout[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmOut0_V_full_n" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmOut0_V_full_n". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ap_start" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ap_start". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
Phase 1 Build RT Design | Checksum: 114ed4ae4

Time (s): cpu = 00:01:11 ; elapsed = 00:00:54 . Memory (MB): peak = 2565.902 ; gain = 217.887 ; free physical = 7854 ; free virtual = 31962

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 114ed4ae4

Time (s): cpu = 00:01:11 ; elapsed = 00:00:55 . Memory (MB): peak = 2565.906 ; gain = 217.891 ; free physical = 7903 ; free virtual = 32011

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 114ed4ae4

Time (s): cpu = 00:01:11 ; elapsed = 00:00:55 . Memory (MB): peak = 2610.902 ; gain = 262.887 ; free physical = 7855 ; free virtual = 31963

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 114ed4ae4

Time (s): cpu = 00:01:11 ; elapsed = 00:00:55 . Memory (MB): peak = 2610.902 ; gain = 262.887 ; free physical = 7855 ; free virtual = 31963
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 7e3c5964

Time (s): cpu = 00:01:22 ; elapsed = 00:00:58 . Memory (MB): peak = 2647.598 ; gain = 299.582 ; free physical = 7811 ; free virtual = 31919
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.236  | TNS=0.000  | WHS=-0.223 | THS=-246.117|

Phase 2 Router Initialization | Checksum: b27f86ee

Time (s): cpu = 00:01:27 ; elapsed = 00:01:00 . Memory (MB): peak = 2647.598 ; gain = 299.582 ; free physical = 7802 ; free virtual = 31911

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 17fac31cf

Time (s): cpu = 00:01:34 ; elapsed = 00:01:02 . Memory (MB): peak = 2676.727 ; gain = 328.711 ; free physical = 7783 ; free virtual = 31891

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1300
 Number of Nodes with overlaps = 60
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.133  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 22af73ddf

Time (s): cpu = 00:07:01 ; elapsed = 00:01:56 . Memory (MB): peak = 2676.727 ; gain = 328.711 ; free physical = 7712 ; free virtual = 31823
Phase 4 Rip-up And Reroute | Checksum: 22af73ddf

Time (s): cpu = 00:07:01 ; elapsed = 00:01:56 . Memory (MB): peak = 2676.727 ; gain = 328.711 ; free physical = 7712 ; free virtual = 31823

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1fa113c11

Time (s): cpu = 00:07:03 ; elapsed = 00:01:56 . Memory (MB): peak = 2676.727 ; gain = 328.711 ; free physical = 7711 ; free virtual = 31821
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.215  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 1fa113c11

Time (s): cpu = 00:07:03 ; elapsed = 00:01:56 . Memory (MB): peak = 2676.727 ; gain = 328.711 ; free physical = 7710 ; free virtual = 31821

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1fa113c11

Time (s): cpu = 00:07:03 ; elapsed = 00:01:56 . Memory (MB): peak = 2676.727 ; gain = 328.711 ; free physical = 7710 ; free virtual = 31821
Phase 5 Delay and Skew Optimization | Checksum: 1fa113c11

Time (s): cpu = 00:07:03 ; elapsed = 00:01:56 . Memory (MB): peak = 2676.727 ; gain = 328.711 ; free physical = 7710 ; free virtual = 31821

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1e1ad6efd

Time (s): cpu = 00:07:04 ; elapsed = 00:01:57 . Memory (MB): peak = 2676.727 ; gain = 328.711 ; free physical = 7708 ; free virtual = 31818
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.215  | TNS=0.000  | WHS=0.039  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 2d5123db3

Time (s): cpu = 00:07:05 ; elapsed = 00:01:57 . Memory (MB): peak = 2676.727 ; gain = 328.711 ; free physical = 7708 ; free virtual = 31818
Phase 6 Post Hold Fix | Checksum: 2d5123db3

Time (s): cpu = 00:07:05 ; elapsed = 00:01:57 . Memory (MB): peak = 2676.727 ; gain = 328.711 ; free physical = 7708 ; free virtual = 31818

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.580699 %
  Global Horizontal Routing Utilization  = 0.879175 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 29564ba5d

Time (s): cpu = 00:07:05 ; elapsed = 00:01:57 . Memory (MB): peak = 2676.727 ; gain = 328.711 ; free physical = 7705 ; free virtual = 31815

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 29564ba5d

Time (s): cpu = 00:07:05 ; elapsed = 00:01:57 . Memory (MB): peak = 2676.727 ; gain = 328.711 ; free physical = 7704 ; free virtual = 31815

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1b16b7ac5

Time (s): cpu = 00:07:06 ; elapsed = 00:01:58 . Memory (MB): peak = 2676.727 ; gain = 328.711 ; free physical = 7701 ; free virtual = 31811

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.215  | TNS=0.000  | WHS=0.039  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1b16b7ac5

Time (s): cpu = 00:07:06 ; elapsed = 00:01:58 . Memory (MB): peak = 2676.727 ; gain = 328.711 ; free physical = 7703 ; free virtual = 31814
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:07:06 ; elapsed = 00:01:58 . Memory (MB): peak = 2676.727 ; gain = 328.711 ; free physical = 7779 ; free virtual = 31889

Routing Is Done.
93 Infos, 36 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:07:10 ; elapsed = 00:01:59 . Memory (MB): peak = 2676.727 ; gain = 328.711 ; free physical = 7779 ; free virtual = 31890
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2676.727 ; gain = 0.000 ; free physical = 7729 ; free virtual = 31881
INFO: [Common 17-1381] The checkpoint '/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_nobh_v1/hipacc_project/solution1/impl/verilog/project.runs/impl_1/hipaccRun_routed.dcp' has been generated.
Command: report_drc -file hipaccRun_drc_routed.rpt -pb hipaccRun_drc_routed.pb -rpx hipaccRun_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_nobh_v1/hipacc_project/solution1/impl/verilog/project.runs/impl_1/hipaccRun_drc_routed.rpt.
report_drc completed successfully
Command: report_methodology -file hipaccRun_methodology_drc_routed.rpt -rpx hipaccRun_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_nobh_v1/hipacc_project/solution1/impl/verilog/project.runs/impl_1/hipaccRun_methodology_drc_routed.rpt.
report_methodology completed successfully
Command: report_power -file hipaccRun_power_routed.rpt -pb hipaccRun_power_summary_routed.pb -rpx hipaccRun_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
100 Infos, 36 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Sun Apr 15 06:55:33 2018...
[Sun Apr 15 06:55:38 2018] impl_1 finished
wait_on_run: Time (s): cpu = 00:00:00.13 ; elapsed = 00:03:57 . Memory (MB): peak = 2266.809 ; gain = 7.996 ; free physical = 9253 ; free virtual = 33390
INFO: [Netlist 29-17] Analyzing 684 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_nobh_v1/hipacc_project/solution1/impl/verilog/.Xil/Vivado-19470-codesign89/dcp4/hipaccRun.xdc]
INFO: [Vivado 12-4761] HD.CLK_SRC property is set on port ap_clk. The net connecting to the port drives either clock PIN or hierarchical black box. Use the create_clock constraint to create a clock on this port prior to setting HD.CLK_SRC.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_nobh_v1/hipacc_project/solution1/impl/verilog/hipaccRun.xdc:2]
Finished Parsing XDC File [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_nobh_v1/hipacc_project/solution1/impl/verilog/.Xil/Vivado-19470-codesign89/dcp4/hipaccRun.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.90 ; elapsed = 00:00:00.91 . Memory (MB): peak = 2456.996 ; gain = 29.852 ; free physical = 8987 ; free virtual = 33170
Restored from archive | CPU: 0.910000 secs | Memory: 26.193993 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.90 ; elapsed = 00:00:00.91 . Memory (MB): peak = 2456.996 ; gain = 29.852 ; free physical = 8987 ; free virtual = 33170
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 321 instances were transformed.
  SRLC32E => SRL16E: 321 instances

INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
report_utilization: Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.29 . Memory (MB): peak = 2645.016 ; gain = 0.000 ; free physical = 8906 ; free virtual = 33043


Implementation tool: Xilinx Vivado v.2017.2
Project:             hipacc_project
Solution:            solution1
Device target:       xc7z100ffg900-1
Report date:         Sun Apr 15 06:55:47 CEST 2018

#=== Post-Implementation Resource usage ===
SLICE:         4344
LUT:           9657
FF:           11622
DSP:            125
BRAM:             8
SRL:           2710
#=== Final timing ===
CP required:    6.660
CP achieved post-synthesis:    4.686
CP achieved post-implementation:    5.444
Timing met
INFO: [Common 17-206] Exiting Vivado at Sun Apr 15 06:55:47 2018...
INFO: [HLS 200-112] Total elapsed time: 543.31 seconds; peak allocated memory: 795.020 MB.
