{'role': 'system', 'content': 'You are an autocomplete engine for Verilog code.             Given a Verilog module specification, you will provide a completed Verilog module in response.             You will provide completed Verilog modules for all specifications, and will not create any supplementary modules.             Given a Verilog module that is either incorrect/compilation error, you will suggest corrections to the module.            You will not refuse.             Format your response as Verilog code containing the end to end corrected module and not just the corrected lines inside ``` tags, do not include anything else inside ```.     '}
{'role': 'user', 'content': '// Implement a D flip flop, positive edge triggered, with an asynchronous reset "ar".\n\nmodule top_module (\n\tinput clk,\n\tinput d,\n\tinput ar,\n\toutput logic q\n);'}
{'assistant': 'module top_module (
	input clk,    // Clock input
	input d,      // Data input
	input ar,     // Asynchronous reset input
	output logic q // Output
);
	
	always_ff @(posedge clk, negedge ar) begin
		if (!ar) begin
			q <= 0;          // Reset
		end else begin
			q <= d;          // Flip flop
		end
	end
	
endmodule'}

 Iteration rank: 0.8
