# Copyright (C) 1991-2011 Altera Corporation
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, Altera MegaCore Function License 
# Agreement, or other applicable license agreement, including, 
# without limitation, that your use is for the sole purpose of 
# programming logic devices manufactured by Altera and sold by 
# Altera or its authorized distributors.  Please refer to the 
# applicable agreement for further details.

# Quartus II Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Web Edition
# File: C:/Users/samsung/Desktop/Kwang/Verilog/print_traffic_to_7segment.csv
# Generated on: Thu Oct 27 00:33:06 2011

# Note: The column header names should not be changed if you wish to import this .csv file into the Quartus II software.

To,Direction,Location,I/O Bank,VREF Group,I/O Standard,Reserved,Current Strength
CLK,Input,PIN_L8,2,B2_N1,,,
Reset,Input,PIN_L7,2,B2_N1,,,
Ta,Input,PIN_AB26,6,B6_N2,,,
Tb,Input,PIN_AA23,6,B6_N2,,,
dec_out[27],Output,PIN_G1,2,B2_N2,,,
dec_out[26],Output,PIN_H3,2,B2_N1,,,
dec_out[25],Output,PIN_H2,2,B2_N2,,,
dec_out[24],Output,PIN_H1,2,B2_N2,,,
dec_out[23],Output,PIN_J2,2,B2_N2,,,
dec_out[22],Output,PIN_J1,2,B2_N2,,,
dec_out[21],Output,PIN_K3,2,B2_N2,,,
dec_out[20],Output,PIN_E4,2,B2_N0,,,
dec_out[19],Output,PIN_F4,2,B2_N0,,,
dec_out[18],Output,PIN_G4,2,B2_N0,,,
dec_out[17],Output,PIN_H8,2,B2_N0,,,
dec_out[16],Output,PIN_H7,2,B2_N0,,,
dec_out[15],Output,PIN_H4,2,B2_N1,,,
dec_out[14],Output,PIN_H6,2,B2_N0,,,
dec_out[13],Output,PIN_K5,2,B2_N1,,,
dec_out[12],Output,PIN_K4,2,B2_N2,,,
dec_out[11],Output,PIN_K1,2,B2_N2,,,
dec_out[10],Output,PIN_L3,2,B2_N2,,,
dec_out[9],Output,PIN_L2,2,B2_N3,,,
dec_out[8],Output,PIN_L1,2,B2_N3,,,
dec_out[7],Output,PIN_M3,2,B2_N3,,,
dec_out[6],Output,PIN_M2,2,B2_N3,,,
dec_out[5],Output,PIN_M1,2,B2_N3,,,
dec_out[4],Output,PIN_N3,2,B2_N3,,,
dec_out[3],Output,PIN_N2,2,B2_N3,,,
dec_out[2],Output,PIN_P3,2,B2_N3,,,
dec_out[1],Output,PIN_P2,2,B2_N3,,,
dec_out[0],Output,PIN_P1,2,B2_N3,,,
