<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Vier_Bit_Addierer.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="Vier_Bit_Addierer.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="Vier_Bit_Addierer.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="Vier_Bit_Addierer.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="Vier_Bit_Addierer.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="Vier_Bit_Addierer.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="Vier_Bit_Addierer.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="Vier_Bit_Addierer.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="Vier_Bit_Addierer.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="Vier_Bit_Addierer.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="Vier_Bit_Addierer.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Vier_Bit_Addierer.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="Vier_Bit_Addierer.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="Vier_Bit_Addierer.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="Vier_Bit_Addierer.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="Vier_Bit_Addierer.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="Vier_Bit_Addierer.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="Vier_Bit_Addierer.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="Vier_Bit_Addierer.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="Vier_Bit_Addierer.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="Vier_Bit_Addierer.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Vier_Bit_Addierer_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Vier_Bit_Addierer_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="Vier_Bit_Addierer_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Vier_Bit_Addierer_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="Vier_Bit_Addierer_isim_beh.wdb"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="Vier_Bit_Addierer_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="Vier_Bit_Addierer_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="Vier_Bit_Addierer_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="Vier_Bit_Addierer_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Vier_Bit_Addierer_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Vier_Bit_Addierer_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="Vier_Bit_Addierer_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="Vier_Bit_Addierer_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Vier_Bit_Addierer_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Vier_Bit_Addierer_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="Vier_Bit_Addierer_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="Vier_Bit_Addierer_usage.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Vier_Bit_Addierer_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Vier_Bit_Addierer_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_1"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="vier_bit_addierer.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_BIN" xil_pn:name="vier_bit_addierer.bin"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="vier_bit_addierer.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="vier_bit_addierer.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1362095932" xil_pn:name="TRANEXT_compLibraries_FPGA" xil_pn:prop_ck="6722788503651541368" xil_pn:start_ts="1362095932">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1362096188" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1362096188">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1362096188" xil_pn:in_ck="-5761860553492247501" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1362096188">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Addierer.vhd"/>
      <outfile xil_pn:name="Vier_Bit_Addierer.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1362096188" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="576364346197775273" xil_pn:start_ts="1362096188">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1362096188" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-5215167491637968405" xil_pn:start_ts="1362096188">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1362096188" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-2838613261445832791" xil_pn:start_ts="1362096188">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1362096188" xil_pn:in_ck="-5761860553492247501" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1362096188">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Addierer.vhd"/>
      <outfile xil_pn:name="Vier_Bit_Addierer.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1362096208" xil_pn:in_ck="-5761860553492247501" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="7400619195832529364" xil_pn:start_ts="1362096188">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Vier_Bit_Addierer_beh.prj"/>
      <outfile xil_pn:name="Vier_Bit_Addierer_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1362096208" xil_pn:in_ck="6837755729492738114" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-553061323673042143" xil_pn:start_ts="1362096208">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Vier_Bit_Addierer_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
    </transform>
    <transform xil_pn:end_ts="1362093474" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="8660829186128266155" xil_pn:start_ts="1362093474">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1362093474" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-2838613261445832791" xil_pn:start_ts="1362093474">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1362093474" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1362093474">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1362093474" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="576364346197775273" xil_pn:start_ts="1362093474">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1362093474" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="5199527252420087910" xil_pn:start_ts="1362093474">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1362093474" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-8432681497565200269" xil_pn:start_ts="1362093474">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1362094082" xil_pn:in_ck="-5761860553492247501" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="5260795238567119194" xil_pn:start_ts="1362094072">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Vier_Bit_Addierer.lso"/>
      <outfile xil_pn:name="Vier_Bit_Addierer.ngc"/>
      <outfile xil_pn:name="Vier_Bit_Addierer.ngr"/>
      <outfile xil_pn:name="Vier_Bit_Addierer.prj"/>
      <outfile xil_pn:name="Vier_Bit_Addierer.stx"/>
      <outfile xil_pn:name="Vier_Bit_Addierer.syr"/>
      <outfile xil_pn:name="Vier_Bit_Addierer.xst"/>
      <outfile xil_pn:name="Vier_Bit_Addierer_vhdl.prj"/>
      <outfile xil_pn:name="Vier_Bit_Addierer_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1362094082" xil_pn:in_ck="-361489693465591009" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="5061239261829072830" xil_pn:start_ts="1362094082">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1362094090" xil_pn:in_ck="8018852318939040408" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="2977632904534853270" xil_pn:start_ts="1362094082">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="Vier_Bit_Addierer.bld"/>
      <outfile xil_pn:name="Vier_Bit_Addierer.ngd"/>
      <outfile xil_pn:name="Vier_Bit_Addierer_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1362094094" xil_pn:in_ck="1091904180833621305" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="-8535960543883491901" xil_pn:start_ts="1362094090">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Vier_Bit_Addierer.pcf"/>
      <outfile xil_pn:name="Vier_Bit_Addierer_map.map"/>
      <outfile xil_pn:name="Vier_Bit_Addierer_map.mrp"/>
      <outfile xil_pn:name="Vier_Bit_Addierer_map.ncd"/>
      <outfile xil_pn:name="Vier_Bit_Addierer_map.ngm"/>
      <outfile xil_pn:name="Vier_Bit_Addierer_map.xrpt"/>
      <outfile xil_pn:name="Vier_Bit_Addierer_summary.xml"/>
      <outfile xil_pn:name="Vier_Bit_Addierer_usage.xml"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1362094104" xil_pn:in_ck="-1105244046404180494" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="3129755442398015208" xil_pn:start_ts="1362094094">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="Vier_Bit_Addierer.ncd"/>
      <outfile xil_pn:name="Vier_Bit_Addierer.pad"/>
      <outfile xil_pn:name="Vier_Bit_Addierer.par"/>
      <outfile xil_pn:name="Vier_Bit_Addierer.ptwx"/>
      <outfile xil_pn:name="Vier_Bit_Addierer.unroutes"/>
      <outfile xil_pn:name="Vier_Bit_Addierer.xpi"/>
      <outfile xil_pn:name="Vier_Bit_Addierer_pad.csv"/>
      <outfile xil_pn:name="Vier_Bit_Addierer_pad.txt"/>
      <outfile xil_pn:name="Vier_Bit_Addierer_par.xrpt"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1362094133" xil_pn:in_ck="-361489693465598634" xil_pn:name="TRANEXT_bitFile_spartan3e" xil_pn:prop_ck="5574609028439298590" xil_pn:start_ts="1362094108">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="Vier_Bit_Addierer.ut"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="vier_bit_addierer.bgn"/>
      <outfile xil_pn:name="vier_bit_addierer.bin"/>
      <outfile xil_pn:name="vier_bit_addierer.bit"/>
      <outfile xil_pn:name="vier_bit_addierer.drc"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1362094104" xil_pn:in_ck="-6888145274728637899" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416186" xil_pn:start_ts="1362094101">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="Vier_Bit_Addierer.twr"/>
      <outfile xil_pn:name="Vier_Bit_Addierer.twx"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    </transform>
  </transforms>

</generated_project>
