00000000 A NAND_BST_START
00000004 t chipname
0000000c t version
00000010 d delay1
00000010 d dram_params_table
00000014 d dram_cfg_param
00000018 d dram_timing1_param
0000001c d dram_timing2_param
00000020 d dram_timing3_param
00000024 d por_delay_param
00000028 d dram_mode_reg0_param
00000028 d modereg_reset_lpddr2_param
0000002c d dram_mode_reg1_param
00000030 d dram_mode_reg2_param
00000034 d dram_mode_reg3_param
00000034 d reset_delay_lpddr2_param
00000038 d dram_self_ref_param
00000038 d lpddr2_ds_mode_reg3_param
0000003c d dram_dqs_sync
00000040 d dram_pad_term
00000044 d dram_zq_calibration
00000048 d delay2
0000004c d pll_ddr_ctrl_param
00000050 d pll_ddr_ctrl2_param
00000054 d pll_ddr_ctrl3_param
00000058 d dram_dll0_param
0000005c d dram_dll1_param
00000060 d dram_dll2_param
00000064 d dram_dll3_param
00000068 d dram_ctrl_sel_0_param
0000006c d dram_ctrl_sel_1_param
00000070 d dram_ctrl_sel_2_param
00000074 d dram_ctrl_sel_3_param
00000078 d dram_ctrl_sel_misc_param
0000007c d dram_byte_map
00000080 d dram_dqs_sync_prertt
00000084 d dram_zq_calibration_prertt
00000088 d dram_pad_clb_en
0000008c d delay3
00000090 d dram_rsvd_space
00000094 d pll_program_delay
00000098 d dll_program_delay
0000009c d cg_ddr_init_param
000000a0 d cg_ddr_normal_param
000000a4 d dll_reset_delay
000000a8 D amboot_bld_ram_start
000000ac D nand_control
000000b0 D nand_skip_mode
000000b4 D pll_core_ctrl_param
000000b8 D pll_idsp_ctrl_param
000000bc D pll_cortex_ctrl_param
000000c0 D pll_cortex_frac_param
000000c4 D scaler_icss
000000c8 D __table_end
000000c8 d end_dram_table
000000c8 T memsetup
000000d2 t set_core_pll
00000128 t pll_set_value
00000134 t pll_program_delay_loop
0000013a t dramfreq
00000172 t dll_program_delay_loop
00000178 t write_dram_main_regs
0000017a t _dram_access_delay
000001ac t LOOP1
000001ba t LOOP9
000001ca t LOOP11
000001d2 t LOOP7
000001de t LOOP4
000001e8 t LOOP12
000001f6 t LOOP15
00000200 t LOOP16
00000254 T dram_delay_proc
0000025a t timer_read
00000274 T start
000002b4 t relocate
000002c4 t relocate_2ndstage
000002e0 t ddrc_cfg
000002f8 t copy_loop
00000302 t system_cfg
0000032c t skip_usb_reset
0000033a t bst_dead
00000388 A __postreloc_start
00000774 A __postreloc_end
01000000 A MIN_DRAM_SIZE
c0000000 A DRAM_START_ADDR
c0f00000 A AMBOOT_BST_RAM_START
c0f00000 A DRAM_TABLE_ADDR_MINUS_NAND_TABLE_ADDR
c0f00388 T __postreloc_ram_start
c0f00388 T start_post_relocate
c0f00394 t switch_to_fifo_mode
c0f003c8 T nand_load_bld
c0f003cc t nand_jump_to_bld
c0f003d8 t do_nand_bld
c0f003f4 t nand_512
c0f00420 t nand_2k
c0f00448 t done_size_setup
c0f00474 t set_6bit_ecc
c0f0048c t set_8bit_ecc
c0f004a0 t done_ecc
c0f004b8 t load_ptb
c0f004cc t find_good_ptb
c0f004e0 t found_ptb
c0f0051c t scan_bb
c0f0053c t nand_load_block_loop
c0f0054c t start_loading_good_block
c0f00564 t nand_load_next_block
c0f0056c t nand_check_block
c0f00574 t nand_check_block_loop
c0f005a0 t nand_load_block
c0f005dc t _controlreg_main_area
c0f005e4 t _controlreg_spare_area
c0f005ec t _done_controlreg
c0f0063c t _dma_fifo_dsm_done
c0f00654 t set_main_dma_burst
c0f00660 t set_spare_dma_burst
c0f00668 t done_set_dma_burst
c0f00674 t flash_no_fixup
c0f00698 t set_main_fiodma_burst
c0f006a4 t set_spare_fiodma_burst
c0f006ac t set_fiodma_dsm_burst
c0f006c4 t done_set_fiodma_burst
c0f006c8 t _wait_nand_cmd_done
c0f006e0 t _wait_nand_fiodma_done
c0f006fc t _wait_nand_dma_done
c0f00730 t eot_nand
c0f00734 t __BYTES_PER_BLOCK
c0f00738 t RT_NAND_CONTROL
c0f0073c t NAND_BB_MARKER_OFFSET_RAM
c0f00740 t FIO_CTR_MAIN
c0f00744 t DRAM_TABLE_START_ADDR
c0f00748 t DMA_CHANX_CTR
c0f0074c t FIO_DMACTR
c0f00750 t __METADATA_PAGENUM
c0f00754 t RT_NAND_ECC_BITS
c0f00774 T __postreloc_ram_end
