

================================================================
== Vivado HLS Report for 'Loop_2_proc'
================================================================
* Date:           Sun Nov 14 10:25:03 2021

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     4.367|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   31|   31|   31|   31|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |   30|   30|        10|          -|          -|     3|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|      40|    637|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|     280|    252|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    146|    -|
|Register         |        -|      -|     526|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|     846|   1035|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------------+-------------------------------------+---------+-------+-----+-----+-----+
    |                  Instance                 |                Module               | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +-------------------------------------------+-------------------------------------+---------+-------+-----+-----+-----+
    |myproject_axi_lshr_32ns_32ns_32_2_1_U2945  |myproject_axi_lshr_32ns_32ns_32_2_1  |        0|      0|  140|  126|    0|
    |myproject_axi_shl_64ns_32ns_64_2_1_U2946   |myproject_axi_shl_64ns_32ns_64_2_1   |        0|      0|  140|  126|    0|
    +-------------------------------------------+-------------------------------------+---------+-------+-----+-----+-----+
    |Total                                      |                                     |        0|      0|  280|  252|    0|
    +-------------------------------------------+-------------------------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------+----------+-------+----+----+------------+------------+
    |        Variable Name        | Operation| DSP48E| FF | LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------+----------+-------+----+----+------------+------------+
    |add_ln949_fu_303_p2          |     +    |      0|   0|  23|           6|          16|
    |add_ln958_fu_270_p2          |     +    |      0|   0|  39|           6|          32|
    |add_ln964_fu_411_p2          |     +    |      0|   0|   8|           8|           8|
    |j_fu_145_p2                  |     +    |      0|   0|  10|           2|           1|
    |lsb_index_fu_235_p2          |     +    |      0|   0|  39|           6|          32|
    |m_2_fu_372_p2                |     +    |      0|   0|  71|          64|          64|
    |sub_ln944_fu_216_p2          |     -    |      0|   0|  39|           5|          32|
    |sub_ln947_fu_229_p2          |     -    |      0|   0|  15|           4|           5|
    |sub_ln958_fu_275_p2          |     -    |      0|   0|  39|           5|          32|
    |sub_ln964_fu_406_p2          |     -    |      0|   0|   8|           3|           8|
    |tmp_V_fu_170_p2              |     -    |      0|   0|  23|           1|          16|
    |a_fu_285_p2                  |    and   |      0|   0|   2|           1|           1|
    |and_ln949_fu_315_p2          |    and   |      0|   0|   2|           1|           1|
    |last_fu_157_p2               |    and   |      0|   0|   2|           1|           1|
    |out_data_1_load_A            |    and   |      0|   0|   2|           1|           1|
    |out_data_1_load_B            |    and   |      0|   0|   2|           1|           1|
    |out_last_V_1_load_A          |    and   |      0|   0|   2|           1|           1|
    |out_last_V_1_load_B          |    and   |      0|   0|   2|           1|           1|
    |p_Result_10_fu_259_p2        |    and   |      0|   0|  16|          16|          16|
    |l_fu_204_p3                  |   cttz   |      0|  40|  36|          32|           0|
    |icmp_ln37_fu_139_p2          |   icmp   |      0|   0|   8|           2|           2|
    |icmp_ln38_fu_151_p2          |   icmp   |      0|   0|   9|           2|           3|
    |icmp_ln935_fu_176_p2         |   icmp   |      0|   0|  13|          16|           1|
    |icmp_ln947_1_fu_264_p2       |   icmp   |      0|   0|  13|          16|           1|
    |icmp_ln947_fu_280_p2         |   icmp   |      0|   0|  18|          31|           1|
    |icmp_ln958_fu_341_p2         |   icmp   |      0|   0|  18|          32|           1|
    |out_data_1_state_cmp_full    |   icmp   |      0|   0|   8|           2|           1|
    |out_last_V_1_state_cmp_full  |   icmp   |      0|   0|   8|           2|           1|
    |lshr_ln947_fu_253_p2         |   lshr   |      0|   0|  35|           2|          16|
    |ap_block_state1              |    or    |      0|   0|   2|           1|           1|
    |ap_block_state2              |    or    |      0|   0|   2|           1|           1|
    |or_ln949_fu_321_p2           |    or    |      0|   0|   2|           1|           1|
    |m_1_fu_363_p3                |  select  |      0|   0|  64|           1|          64|
    |select_ln935_fu_443_p3       |  select  |      0|   0|  32|           1|           1|
    |select_ln964_fu_396_p3       |  select  |      0|   0|   7|           1|           7|
    |tmp_V_4_fu_181_p3            |  select  |      0|   0|  16|           1|          16|
    |xor_ln949_fu_297_p2          |    xor   |      0|   0|   2|           1|           2|
    +-----------------------------+----------+-------+----+----+------------+------------+
    |Total                        |          |      0|  40| 637|         278|         389|
    +-----------------------------+----------+-------+----+----+------------+------------+

    * Multiplexer: 
    +-----------------------+----+-----------+-----+-----------+
    |          Name         | LUT| Input Size| Bits| Total Bits|
    +-----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm              |  53|         12|    1|         12|
    |ap_done                |   9|          2|    1|          2|
    |is_last_0_i_loc_blk_n  |   9|          2|    1|          2|
    |j3_0_i_i_reg_128       |   9|          2|    2|          4|
    |out_data_1_data_out    |   9|          2|   32|         64|
    |out_data_1_state       |  15|          3|    2|          6|
    |out_last_V_1_data_out  |   9|          2|    1|          2|
    |out_last_V_1_state     |  15|          3|    2|          6|
    |out_r_TDATA_blk_n      |   9|          2|    1|          2|
    |tmp_data_V_blk_n       |   9|          2|    1|          2|
    +-----------------------+----+-----------+-----+-----------+
    |Total                  | 146|         32|   44|        102|
    +-----------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------+----+----+-----+-----------+
    |             Name             | FF | LUT| Bits| Const Bits|
    +------------------------------+----+----+-----+-----------+
    |add_ln958_reg_542             |  32|   0|   32|          0|
    |ap_CS_fsm                     |  11|   0|   11|          0|
    |ap_done_reg                   |   1|   0|    1|          0|
    |icmp_ln935_reg_486            |   1|   0|    1|          0|
    |icmp_ln947_1_reg_537          |   1|   0|    1|          0|
    |icmp_ln958_reg_567            |   1|   0|    1|          0|
    |is_last_0_i_loc_read_reg_451  |   1|   0|    1|          0|
    |j3_0_i_i_reg_128              |   2|   0|    2|          0|
    |j_reg_459                     |   2|   0|    2|          0|
    |l_reg_499                     |  32|   0|   32|          0|
    |last_reg_464                  |   1|   0|    1|          0|
    |lsb_index_reg_526             |  32|   0|   32|          0|
    |lshr_ln958_reg_577            |  32|   0|   32|          0|
    |m_5_reg_587                   |  63|   0|   63|          0|
    |or_ln_i_i_reg_552             |   1|   0|   32|         31|
    |out_data_1_payload_A          |  32|   0|   32|          0|
    |out_data_1_payload_B          |  32|   0|   32|          0|
    |out_data_1_sel_rd             |   1|   0|    1|          0|
    |out_data_1_sel_wr             |   1|   0|    1|          0|
    |out_data_1_state              |   2|   0|    2|          0|
    |out_last_V_1_payload_A        |   1|   0|    1|          0|
    |out_last_V_1_payload_B        |   1|   0|    1|          0|
    |out_last_V_1_sel_rd           |   1|   0|    1|          0|
    |out_last_V_1_sel_wr           |   1|   0|    1|          0|
    |out_last_V_1_state            |   2|   0|    2|          0|
    |p_Result_12_reg_475           |   1|   0|    1|          0|
    |select_ln964_reg_597          |   1|   0|    8|          7|
    |shl_ln958_reg_582             |  64|   0|   64|          0|
    |sub_ln944_reg_509             |  32|   0|   32|          0|
    |sub_ln947_reg_521             |   5|   0|    5|          0|
    |sub_ln958_reg_547             |  32|   0|   32|          0|
    |tmp_296_reg_592               |   1|   0|    1|          0|
    |tmp_V_3_reg_469               |  16|   0|   16|          0|
    |tmp_V_4_reg_491               |  16|   0|   16|          0|
    |tmp_V_reg_481                 |  16|   0|   16|          0|
    |tmp_reg_532                   |  31|   0|   31|          0|
    |trunc_ln943_reg_504           |   8|   0|    8|          0|
    |trunc_ln944_reg_516           |  16|   0|   16|          0|
    +------------------------------+----+----+-----+-----------+
    |Total                         | 526|   0|  564|         38|
    +------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+-----------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+-------------------------+-----+-----+------------+-----------------+--------------+
|ap_clk                   |  in |    1| ap_ctrl_hs |   Loop_2_proc   | return value |
|ap_rst                   |  in |    1| ap_ctrl_hs |   Loop_2_proc   | return value |
|ap_start                 |  in |    1| ap_ctrl_hs |   Loop_2_proc   | return value |
|ap_done                  | out |    1| ap_ctrl_hs |   Loop_2_proc   | return value |
|ap_continue              |  in |    1| ap_ctrl_hs |   Loop_2_proc   | return value |
|ap_idle                  | out |    1| ap_ctrl_hs |   Loop_2_proc   | return value |
|ap_ready                 | out |    1| ap_ctrl_hs |   Loop_2_proc   | return value |
|out_r_TDATA              | out |   32|    axis    |     out_data    |    pointer   |
|out_r_TVALID             | out |    1|    axis    |    out_last_V   |    pointer   |
|out_r_TREADY             |  in |    1|    axis    |    out_last_V   |    pointer   |
|out_r_TLAST              | out |    1|    axis    |    out_last_V   |    pointer   |
|is_last_0_i_loc_dout     |  in |    1|   ap_fifo  | is_last_0_i_loc |    pointer   |
|is_last_0_i_loc_empty_n  |  in |    1|   ap_fifo  | is_last_0_i_loc |    pointer   |
|is_last_0_i_loc_read     | out |    1|   ap_fifo  | is_last_0_i_loc |    pointer   |
|tmp_data_V_dout          |  in |   16|   ap_fifo  |    tmp_data_V   |    pointer   |
|tmp_data_V_empty_n       |  in |    1|   ap_fifo  |    tmp_data_V   |    pointer   |
|tmp_data_V_read          | out |    1|   ap_fifo  |    tmp_data_V   |    pointer   |
+-------------------------+-----+-----+------------+-----------------+--------------+

