// Seed: 3010878082
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  input wire id_1;
  module_3 modCall_1 (id_2);
endmodule
module module_1;
  wire id_1;
  module_0 modCall_1 (
      id_1,
      id_1
  );
  initial $display(-1, "");
  wire id_2;
endmodule
module module_2;
  assign id_1 = {id_1{id_1 == 1}};
  module_0 modCall_1 (
      id_1,
      id_1
  );
endmodule
module module_3 (
    id_1
);
  output wire id_1;
  assign id_1 = -1;
  wand id_2;
  assign id_1 = id_2;
endmodule
module module_4;
  wire id_1;
  module_3 modCall_1 (id_1);
endmodule
module module_5 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  output wire id_13;
  output wire id_12;
  inout wire id_11;
  output wire id_10;
  inout wire id_9;
  output wire id_8;
  output wire id_7;
  inout wire id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  rnmos #1  (id_12 - id_1, -1'h0, -1, id_10, 1);
  wor  id_14;
  tri0 id_15 = (id_14);
  assign id_11 = id_14;
  for (id_16 = -1; 1; id_8[""?1 : 1'b0 : 1] = id_14) assign id_15 = -1;
  assign id_11 = -1;
  wire id_17;
  wire id_18;
  module_3 modCall_1 (id_16);
endmodule
