# ******************************************************************************

# iCEcube Static Timer

# Version:            2017.08.27940

# Build Date:         Sep 11 2017 16:53:46

# File Generated:     Jan 19 2020 14:54:13

# Purpose:            Timing Report with critical paths info

# Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

# ******************************************************************************

Device: iCE40UP5K
Derating factors (Best:Typical:Worst) :-  ( 0.491675 : 0.859651 : 1.32445 )
Derating factor used to generate this timing report:  Worst
Based on the following operating conditions 
Junction Temperature(degree Celsius): 85
Core Voltage(V): 1.14
Process Corner:  Worst
NOTE:
Please check both worst-case and best-case scenarios for "Setup Times" 
and "Hold Times" checks
 #####################################################################
                    Table of Contents
 =====================================================================
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup Times
		3.2::Clock to Out
		3.3::Pad to Pad
		3.4::Hold Times
		3.5::Minimum Clock to Out
		3.6::Minimum Pad To Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for MyI2C|SBCLKi
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (MyI2C|SBCLKi:R vs. MyI2C|SBCLKi:R)
	6::Path Details for DataSheet
		6.1::Setup Times Path Details
			6.1.1::Path details for port: I2C2_SDA:in
			6.1.2::Path details for port: IPLOAD
			6.1.3::Path details for port: RST
			6.1.4::Path details for port: SBSTBi
			6.1.5::Path details for port: SBWRi
		6.2::Clock to Out Path Details
			6.2.1::Path details for port: I2C2_SCL:out
			6.2.2::Path details for port: I2C2_SDA:out
			6.2.3::Path details for port: I2CPIRQ[0]
			6.2.4::Path details for port: I2CPWKUP[0]
			6.2.5::Path details for port: IPDONE
			6.2.6::Path details for port: SBACKo
		6.3::PI to PO Path Details
		6.4::Hold Times Path Details
			6.4.1::Path details for port: I2C2_SDA:in
			6.4.2::Path details for port: IPLOAD
			6.4.3::Path details for port: RST
			6.4.4::Path details for port: SBSTBi
			6.4.5::Path details for port: SBWRi
		6.5::Minimum Clock to Out Path Details
			6.5.1::Path details for port: I2C2_SCL:out
			6.5.2::Path details for port: I2C2_SDA:out
			6.5.3::Path details for port: I2CPIRQ[0]
			6.5.4::Path details for port: I2CPWKUP[0]
			6.5.5::Path details for port: IPDONE
			6.5.6::Path details for port: SBACKo
		6.6::Minimum Pad To Pad Path Details
 =====================================================================
                    End of Table of Contents
 #####################################################################

 #####################################################################
                    1::Clock Frequency Summary
 =====================================================================
Number of clocks: 2
Clock: MyI2C|SBCLKi         | Frequency: 71.87 MHz  | Target: 176.06 MHz  | 
Clock: SB_I2C_INST_LT/SCLO  | N/A                   | Target: 0.40 MHz    | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock  Capture Clock  Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------  -------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
MyI2C|SBCLKi  MyI2C|SBCLKi   5680             -8235       N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

                        3.1::Setup Times
                        ----------------

Data Port    Clock Port           Setup Times  Clock Reference:Phase  
-----------  -------------------  -----------  ---------------------  
I2C2_SDA:in  SB_I2C_INST_LT/SCLO  55388        SB_I2C_INST_LT/SCLO:R  
IPLOAD       SBCLKi               1576         MyI2C|SBCLKi:R         
RST          SBCLKi               3205         MyI2C|SBCLKi:R         
SBSTBi       SBCLKi               5636         MyI2C|SBCLKi:R         
SBWRi        SBCLKi               8248         MyI2C|SBCLKi:R         


                       3.2::Clock to Out
                       -----------------

Data Port     Clock Port           Clock to Out  Clock Reference:Phase  
------------  -------------------  ------------  ---------------------  
I2C2_SCL:out  SB_I2C_INST_LT/SCLO  7232          SB_I2C_INST_LT/SCLO:R  
I2C2_SCL:out  SB_I2C_INST_LT/SCLO  7161          SB_I2C_INST_LT/SCLO:F  
I2C2_SDA:out  SB_I2C_INST_LT/SCLO  10802         SB_I2C_INST_LT/SCLO:F  
I2C2_SDA:out  SB_I2C_INST_LT/SCLO  9685          SB_I2C_INST_LT/SCLO:R  
I2CPIRQ[0]    SBCLKi               15799         MyI2C|SBCLKi:R         
I2CPWKUP[0]   SBCLKi               18421         MyI2C|SBCLKi:R         
IPDONE        SBCLKi               16903         MyI2C|SBCLKi:R         
SBACKo        SBCLKi               21817         MyI2C|SBCLKi:R         


                         3.3::Pad to Pad
                         ---------------

Port Name (Input)  Port Name (Output)  Pad to Pad  
-----------------  ------------------  ----------  


                         3.4::Hold Times
                         ---------------

Data Port    Clock Port           Hold Times  Clock Reference:Phase  
-----------  -------------------  ----------  ---------------------  
I2C2_SDA:in  SB_I2C_INST_LT/SCLO  -54839      SB_I2C_INST_LT/SCLO:R  
IPLOAD       SBCLKi               -797        MyI2C|SBCLKi:R         
RST          SBCLKi               -1883       MyI2C|SBCLKi:R         
SBSTBi       SBCLKi               -4425       MyI2C|SBCLKi:R         
SBWRi        SBCLKi               -5029       MyI2C|SBCLKi:R         


               3.5::Minimum Clock to Out
               -------------------------

Data Port     Clock Port           Minimum Clock to Out  Clock Reference:Phase  
------------  -------------------  --------------------  ---------------------  
I2C2_SCL:out  SB_I2C_INST_LT/SCLO  7161                  SB_I2C_INST_LT/SCLO:F  
I2C2_SCL:out  SB_I2C_INST_LT/SCLO  7232                  SB_I2C_INST_LT/SCLO:R  
I2C2_SDA:out  SB_I2C_INST_LT/SCLO  8990                  SB_I2C_INST_LT/SCLO:R  
I2C2_SDA:out  SB_I2C_INST_LT/SCLO  10107                 SB_I2C_INST_LT/SCLO:F  
I2CPIRQ[0]    SBCLKi               15664                 MyI2C|SBCLKi:R         
I2CPWKUP[0]   SBCLKi               18187                 MyI2C|SBCLKi:R         
IPDONE        SBCLKi               16775                 MyI2C|SBCLKi:R         
SBACKo        SBCLKi               20877                 MyI2C|SBCLKi:R         


                 3.6::Minimum Pad To Pad
                 -----------------------

Port Name (Input)  Port Name (Output)  Minimum Pad To Pad  
-----------------  ------------------  ------------------  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for MyI2C|SBCLKi
******************************************
Clock: MyI2C|SBCLKi
Frequency: 71.87 MHz | Target: 176.06 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : trans_count_4_LC_2_29_4/lcout
Path End         : SB_I2C_INST_LT/SBADRI2
Capture Clock    : SB_I2C_INST_LT/SBCLKI
Setup Constraint : 5680p
Path slack       : -8235p

Capture Clock Arrival Time (MyI2C|SBCLKi:R#2)    5680
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       6100
- Setup Time                                    -2577
---------------------------------------------   ----- 
End-of-path required time (ps)                   9202

Launch Clock Arrival Time (MyI2C|SBCLKi:R#1)       0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       6100
+ Clock To Q                                    1391
+ Data Path Delay                               9947
--------------------------------------------   ----- 
End-of-path arrival time (ps)                  17437
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
SBCLKi                                               MyI2C                          0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__407/I                                             gio2CtrlBuf                    0              4961  RISE       1
I__407/O                                             gio2CtrlBuf                    0              4961  RISE       1
I__408/I                                             GlobalMux                      0              4961  RISE       1
I__408/O                                             GlobalMux                    252              5212  RISE       1
I__412/I                                             ClkMux                         0              5212  RISE       1
I__412/O                                             ClkMux                       887              6100  RISE       1
trans_count_4_LC_2_29_4/clk                          LogicCell40_SEQ_MODE_1010      0              6100  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
trans_count_4_LC_2_29_4/lcout           LogicCell40_SEQ_MODE_1010   1391              7490  -8235  RISE       4
I__330/I                                LocalMux                       0              7490  -8235  RISE       1
I__330/O                                LocalMux                    1099              8590  -8235  RISE       1
I__334/I                                InMux                          0              8590  -8235  RISE       1
I__334/O                                InMux                        662              9252  -8235  RISE       1
trans_count_RNINGJQ_3_LC_1_29_3/in1     LogicCell40_SEQ_MODE_0000      0              9252  -8235  RISE       1
trans_count_RNINGJQ_3_LC_1_29_3/lcout   LogicCell40_SEQ_MODE_0000   1179             10431  -8235  RISE       4
I__186/I                                LocalMux                       0             10431  -8235  RISE       1
I__186/O                                LocalMux                    1099             11530  -8235  RISE       1
I__189/I                                InMux                          0             11530  -8235  RISE       1
I__189/O                                InMux                        662             12192  -8235  RISE       1
trans_count_RNIFH7N1_0_LC_1_29_7/in3    LogicCell40_SEQ_MODE_0000      0             12192  -8235  RISE       1
trans_count_RNIFH7N1_0_LC_1_29_7/lcout  LogicCell40_SEQ_MODE_0000    861             13053  -8235  RISE       3
I__212/I                                LocalMux                       0             13053  -8235  RISE       1
I__212/O                                LocalMux                    1099             14152  -8235  RISE       1
I__213/I                                InMux                          0             14152  -8235  RISE       1
I__213/O                                InMux                        662             14815  -8235  RISE       1
SB_I2C_INST_LT_RNO_3_LC_1_30_1/in3      LogicCell40_SEQ_MODE_0000      0             14815  -8235  RISE       1
SB_I2C_INST_LT_RNO_3_LC_1_30_1/lcout    LogicCell40_SEQ_MODE_0000    861             15676  -8235  RISE       1
I__137/I                                LocalMux                       0             15676  -8235  RISE       1
I__137/O                                LocalMux                    1099             16775  -8235  RISE       1
I__138/I                                InMux                          0             16775  -8235  RISE       1
I__138/O                                InMux                        662             17437  -8235  RISE       1
SB_I2C_INST_LT/SBADRI2                  SB_I2C                         0             17437  -8235  RISE       1

Capture Clock Path
pin name                                             model name   delay  cumulative delay  edge  Fanout
---------------------------------------------------  -----------  -----  ----------------  ----  ------
SBCLKi                                               MyI2C            0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD           0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/DOUT                         IO_PAD         590               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF      0               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF   4371              4961  RISE       1
I__407/I                                             gio2CtrlBuf      0              4961  RISE       1
I__407/O                                             gio2CtrlBuf      0              4961  RISE       1
I__408/I                                             GlobalMux        0              4961  RISE       1
I__408/O                                             GlobalMux      252              5212  RISE       1
I__414/I                                             ClkMux           0              5212  RISE       1
I__414/O                                             ClkMux         887              6100  RISE       1
SB_I2C_INST_LT/SBCLKI                                SB_I2C           0              6100  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (MyI2C|SBCLKi:R vs. MyI2C|SBCLKi:R)
*****************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : trans_count_4_LC_2_29_4/lcout
Path End         : SB_I2C_INST_LT/SBADRI2
Capture Clock    : SB_I2C_INST_LT/SBCLKI
Setup Constraint : 5680p
Path slack       : -8235p

Capture Clock Arrival Time (MyI2C|SBCLKi:R#2)    5680
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       6100
- Setup Time                                    -2577
---------------------------------------------   ----- 
End-of-path required time (ps)                   9202

Launch Clock Arrival Time (MyI2C|SBCLKi:R#1)       0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       6100
+ Clock To Q                                    1391
+ Data Path Delay                               9947
--------------------------------------------   ----- 
End-of-path arrival time (ps)                  17437
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
SBCLKi                                               MyI2C                          0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__407/I                                             gio2CtrlBuf                    0              4961  RISE       1
I__407/O                                             gio2CtrlBuf                    0              4961  RISE       1
I__408/I                                             GlobalMux                      0              4961  RISE       1
I__408/O                                             GlobalMux                    252              5212  RISE       1
I__412/I                                             ClkMux                         0              5212  RISE       1
I__412/O                                             ClkMux                       887              6100  RISE       1
trans_count_4_LC_2_29_4/clk                          LogicCell40_SEQ_MODE_1010      0              6100  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
trans_count_4_LC_2_29_4/lcout           LogicCell40_SEQ_MODE_1010   1391              7490  -8235  RISE       4
I__330/I                                LocalMux                       0              7490  -8235  RISE       1
I__330/O                                LocalMux                    1099              8590  -8235  RISE       1
I__334/I                                InMux                          0              8590  -8235  RISE       1
I__334/O                                InMux                        662              9252  -8235  RISE       1
trans_count_RNINGJQ_3_LC_1_29_3/in1     LogicCell40_SEQ_MODE_0000      0              9252  -8235  RISE       1
trans_count_RNINGJQ_3_LC_1_29_3/lcout   LogicCell40_SEQ_MODE_0000   1179             10431  -8235  RISE       4
I__186/I                                LocalMux                       0             10431  -8235  RISE       1
I__186/O                                LocalMux                    1099             11530  -8235  RISE       1
I__189/I                                InMux                          0             11530  -8235  RISE       1
I__189/O                                InMux                        662             12192  -8235  RISE       1
trans_count_RNIFH7N1_0_LC_1_29_7/in3    LogicCell40_SEQ_MODE_0000      0             12192  -8235  RISE       1
trans_count_RNIFH7N1_0_LC_1_29_7/lcout  LogicCell40_SEQ_MODE_0000    861             13053  -8235  RISE       3
I__212/I                                LocalMux                       0             13053  -8235  RISE       1
I__212/O                                LocalMux                    1099             14152  -8235  RISE       1
I__213/I                                InMux                          0             14152  -8235  RISE       1
I__213/O                                InMux                        662             14815  -8235  RISE       1
SB_I2C_INST_LT_RNO_3_LC_1_30_1/in3      LogicCell40_SEQ_MODE_0000      0             14815  -8235  RISE       1
SB_I2C_INST_LT_RNO_3_LC_1_30_1/lcout    LogicCell40_SEQ_MODE_0000    861             15676  -8235  RISE       1
I__137/I                                LocalMux                       0             15676  -8235  RISE       1
I__137/O                                LocalMux                    1099             16775  -8235  RISE       1
I__138/I                                InMux                          0             16775  -8235  RISE       1
I__138/O                                InMux                        662             17437  -8235  RISE       1
SB_I2C_INST_LT/SBADRI2                  SB_I2C                         0             17437  -8235  RISE       1

Capture Clock Path
pin name                                             model name   delay  cumulative delay  edge  Fanout
---------------------------------------------------  -----------  -----  ----------------  ----  ------
SBCLKi                                               MyI2C            0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD           0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/DOUT                         IO_PAD         590               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF      0               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF   4371              4961  RISE       1
I__407/I                                             gio2CtrlBuf      0              4961  RISE       1
I__407/O                                             gio2CtrlBuf      0              4961  RISE       1
I__408/I                                             GlobalMux        0              4961  RISE       1
I__408/O                                             GlobalMux      252              5212  RISE       1
I__414/I                                             ClkMux           0              5212  RISE       1
I__414/O                                             ClkMux         887              6100  RISE       1
SB_I2C_INST_LT/SBCLKI                                SB_I2C           0              6100  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 


##################################################################### 
                    6::Path Details for DataSheet
===================================================================== 


6.1::Setup Times Path Details           
--------------------------------------------------

6.1.1::Path details for port: I2C2_SDA:in
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : I2C2_SDA:in
Clock Port        : SB_I2C_INST_LT/SCLO
Clock Reference   : SB_I2C_INST_LT/SCLO:R
Setup Time        : 55388


Data Path Delay                                4987
+ Setup Time ( SDA_DELAYED_INPUT )            50401
- Capture Clock Path Delay                        0
-------------------------------------------- ------
Setup to Clock                                55388

Data Path
pin name                            model name              delay  cummulative delay  edge  Fanout  
----------------------------------  ----------------------  -----  -----------------  ----  ------  
I2C2_SDA:in                         MyI2C                   0      0                  RISE  1       
I2C2_SDA_iobuf_iopad/PACKAGEPIN:in  IO_PAD                  0      0                  RISE  1       
I2C2_SDA_iobuf_iopad/DOUT           IO_PAD                  590    590                RISE  1       
I2C2_SDA_iobuf_preio/PADIN          PRE_IO_PIN_TYPE_101001  0      590                RISE  1       
I2C2_SDA_iobuf_preio/DIN0           PRE_IO_PIN_TYPE_101001  490    1080               RISE  1       
I__77/I                             Odrv12                  0      1080               RISE  1       
I__77/O                             Odrv12                  1073   2153               RISE  1       
I__78/I                             Span12Mux_h             0      2153               RISE  1       
I__78/O                             Span12Mux_h             1073   3226               RISE  1       
I__79/I                             LocalMux                0      3226               RISE  1       
I__79/O                             LocalMux                1099   4325               RISE  1       
I__80/I                             InMux                   0      4325               RISE  1       
I__80/O                             InMux                   662    4987               RISE  1       
SB_I2C_INST_LT/SDAI                 SB_I2C                  0      4987               RISE  1       

Capture Clock Path
pin name             model name  delay  cummulative delay  edge  Fanout  
-------------------  ----------  -----  -----------------  ----  ------  
SB_I2C_INST_LT/SCLO  SB_I2C      0      0                  RISE  1       

6.1.2::Path details for port: IPLOAD    
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : IPLOAD
Clock Port        : SBCLKi
Clock Reference   : MyI2C|SBCLKi:R
Setup Time        : 1576


Data Path Delay                6947
+ Setup Time                    728
- Capture Clock Path Delay    -6100
---------------------------- ------
Setup to Clock                 1576

Data Path
pin name                         model name                 delay  cummulative delay  edge  Fanout  
-------------------------------  -------------------------  -----  -----------------  ----  ------  
IPLOAD                           MyI2C                      0      0                  RISE  1       
IPLOAD_ibuf_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  RISE  1       
IPLOAD_ibuf_iopad/DOUT           IO_PAD                     590    590                RISE  1       
IPLOAD_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      590                RISE  1       
IPLOAD_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001     490    1080               RISE  1       
I__418/I                         Odrv12                     0      1080               RISE  1       
I__418/O                         Odrv12                     1073   2153               RISE  1       
I__419/I                         Span12Mux_v                0      2153               RISE  1       
I__419/O                         Span12Mux_v                980    3133               RISE  1       
I__420/I                         Span12Mux_v                0      3133               RISE  1       
I__420/O                         Span12Mux_v                980    4113               RISE  1       
I__421/I                         Span12Mux_h                0      4113               RISE  1       
I__421/O                         Span12Mux_h                1073   5186               RISE  1       
I__422/I                         LocalMux                   0      5186               RISE  1       
I__422/O                         LocalMux                   1099   6285               RISE  1       
I__423/I                         InMux                      0      6285               RISE  1       
I__423/O                         InMux                      662    6947               RISE  1       
load_d1_LC_3_27_6/in3            LogicCell40_SEQ_MODE_1010  0      6947               RISE  1       

Capture Clock Path
pin name                                             model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
SBCLKi                                               MyI2C                      0      0                  RISE  1       
SBCLKi_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
SBCLKi_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
SBCLKi_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
SBCLKi_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                4371   4961               RISE  1       
I__407/I                                             gio2CtrlBuf                0      4961               RISE  1       
I__407/O                                             gio2CtrlBuf                0      4961               RISE  1       
I__408/I                                             GlobalMux                  0      4961               RISE  1       
I__408/O                                             GlobalMux                  252    5212               RISE  1       
I__409/I                                             ClkMux                     0      5212               RISE  1       
I__409/O                                             ClkMux                     887    6100               RISE  1       
load_d1_LC_3_27_6/clk                                LogicCell40_SEQ_MODE_1010  0      6100               RISE  1       

6.1.3::Path details for port: RST       
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : RST
Clock Port        : SBCLKi
Clock Reference   : MyI2C|SBCLKi:R
Setup Time        : 3205


Data Path Delay                8881
+ Setup Time                    424
- Capture Clock Path Delay    -6100
---------------------------- ------
Setup to Clock                 3205

Data Path
pin name                      model name                 delay  cummulative delay  edge  Fanout  
----------------------------  -------------------------  -----  -----------------  ----  ------  
RST                           MyI2C                      0      0                  RISE  1       
RST_ibuf_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  RISE  1       
RST_ibuf_iopad/DOUT           IO_PAD                     590    590                RISE  1       
RST_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      590                RISE  1       
RST_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001     490    1080               FALL  1       
I__381/I                      Odrv12                     0      1080               FALL  1       
I__381/O                      Odrv12                     1232   2312               FALL  1       
I__383/I                      Span12Mux_v                0      2312               FALL  1       
I__383/O                      Span12Mux_v                1073   3385               FALL  1       
I__385/I                      Span12Mux_v                0      3385               FALL  1       
I__385/O                      Span12Mux_v                1073   4457               FALL  1       
I__387/I                      Span12Mux_h                0      4457               FALL  1       
I__387/O                      Span12Mux_h                1232   5689               FALL  1       
I__391/I                      Sp12to4                    0      5689               FALL  1       
I__391/O                      Sp12to4                    848    6537               FALL  1       
I__395/I                      Span4Mux_v                 0      6537               FALL  1       
I__395/O                      Span4Mux_v                 649    7186               FALL  1       
I__400/I                      Span4Mux_s3_h              0      7186               FALL  1       
I__400/O                      Span4Mux_s3_h              397    7583               FALL  1       
I__405/I                      LocalMux                   0      7583               FALL  1       
I__405/O                      LocalMux                   768    8351               FALL  1       
I__406/I                      SRMux                      0      8351               FALL  1       
I__406/O                      SRMux                      530    8881               FALL  1       
trans_count_5_LC_2_29_5/sr    LogicCell40_SEQ_MODE_1010  0      8881               FALL  1       

Capture Clock Path
pin name                                             model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
SBCLKi                                               MyI2C                      0      0                  RISE  1       
SBCLKi_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
SBCLKi_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
SBCLKi_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
SBCLKi_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                4371   4961               RISE  1       
I__407/I                                             gio2CtrlBuf                0      4961               RISE  1       
I__407/O                                             gio2CtrlBuf                0      4961               RISE  1       
I__408/I                                             GlobalMux                  0      4961               RISE  1       
I__408/O                                             GlobalMux                  252    5212               RISE  1       
I__412/I                                             ClkMux                     0      5212               RISE  1       
I__412/O                                             ClkMux                     887    6100               RISE  1       
trans_count_5_LC_2_29_5/clk                          LogicCell40_SEQ_MODE_1010  0      6100               RISE  1       

6.1.4::Path details for port: SBSTBi    
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : SBSTBi
Clock Port        : SBCLKi
Clock Reference   : MyI2C|SBCLKi:R
Setup Time        : 5636


Data Path Delay               10934
+ Setup Time                    802
- Capture Clock Path Delay    -6100
---------------------------- ------
Setup to Clock                 5636

Data Path
pin name                              model name                 delay  cummulative delay  edge  Fanout  
------------------------------------  -------------------------  -----  -----------------  ----  ------  
SBSTBi                                MyI2C                      0      0                  RISE  1       
SBSTBi_ibuf_iopad/PACKAGEPIN:in       IO_PAD                     0      0                  RISE  1       
SBSTBi_ibuf_iopad/DOUT                IO_PAD                     590    590                RISE  1       
SBSTBi_ibuf_preio/PADIN               PRE_IO_PIN_TYPE_000001     0      590                RISE  1       
SBSTBi_ibuf_preio/DIN0                PRE_IO_PIN_TYPE_000001     490    1080               FALL  1       
I__118/I                              Odrv12                     0      1080               FALL  1       
I__118/O                              Odrv12                     1232   2312               FALL  1       
I__119/I                              Span12Mux_h                0      2312               FALL  1       
I__119/O                              Span12Mux_h                1232   3544               FALL  1       
I__120/I                              Span12Mux_v                0      3544               FALL  1       
I__120/O                              Span12Mux_v                1073   4616               FALL  1       
I__121/I                              Span12Mux_v                0      4616               FALL  1       
I__121/O                              Span12Mux_v                1073   5689               FALL  1       
I__122/I                              LocalMux                   0      5689               FALL  1       
I__122/O                              LocalMux                   768    6457               FALL  1       
I__123/I                              InMux                      0      6457               FALL  1       
I__123/O                              InMux                      503    6961               FALL  1       
SB_I2C_INST_LT_RNO_0_LC_1_27_2/in1    LogicCell40_SEQ_MODE_0000  0      6961               FALL  1       
SB_I2C_INST_LT_RNO_0_LC_1_27_2/lcout  LogicCell40_SEQ_MODE_0000  1179   8139               RISE  1       
I__110/I                              Odrv4                      0      8139               RISE  1       
I__110/O                              Odrv4                      596    8735               RISE  1       
I__111/I                              Span4Mux_s2_v              0      8735               RISE  1       
I__111/O                              Span4Mux_s2_v              437    9172               RISE  1       
I__112/I                              LocalMux                   0      9172               RISE  1       
I__112/O                              LocalMux                   1099   10272              RISE  1       
I__113/I                              InMux                      0      10272              RISE  1       
I__113/O                              InMux                      662    10934              RISE  1       
SB_I2C_INST_LT/SBSTBI                 SB_I2C                     0      10934              RISE  1       

Capture Clock Path
pin name                                             model name   delay  cummulative delay  edge  Fanout  
---------------------------------------------------  -----------  -----  -----------------  ----  ------  
SBCLKi                                               MyI2C        0      0                  RISE  1       
SBCLKi_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD       0      0                  RISE  1       
SBCLKi_ibuf_gb_io_iopad/DOUT                         IO_PAD       590    590                RISE  1       
SBCLKi_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF  0      590                RISE  1       
SBCLKi_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF  4371   4961               RISE  1       
I__407/I                                             gio2CtrlBuf  0      4961               RISE  1       
I__407/O                                             gio2CtrlBuf  0      4961               RISE  1       
I__408/I                                             GlobalMux    0      4961               RISE  1       
I__408/O                                             GlobalMux    252    5212               RISE  1       
I__414/I                                             ClkMux       0      5212               RISE  1       
I__414/O                                             ClkMux       887    6100               RISE  1       
SB_I2C_INST_LT/SBCLKI                                SB_I2C       0      6100               RISE  1       

6.1.5::Path details for port: SBWRi     
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : SBWRi
Clock Port        : SBCLKi
Clock Reference   : MyI2C|SBCLKi:R
Setup Time        : 8248


Data Path Delay               11901
+ Setup Time                   2446
- Capture Clock Path Delay    -6100
---------------------------- ------
Setup to Clock                 8248

Data Path
pin name                            model name                 delay  cummulative delay  edge  Fanout  
----------------------------------  -------------------------  -----  -----------------  ----  ------  
SBWRi                               MyI2C                      0      0                  RISE  1       
SBWRi_ibuf_iopad/PACKAGEPIN:in      IO_PAD                     0      0                  RISE  1       
SBWRi_ibuf_iopad/DOUT               IO_PAD                     590    590                RISE  1       
SBWRi_ibuf_preio/PADIN              PRE_IO_PIN_TYPE_000001     0      590                RISE  1       
SBWRi_ibuf_preio/DIN0               PRE_IO_PIN_TYPE_000001     490    1080               FALL  1       
I__172/I                            Odrv12                     0      1080               FALL  1       
I__172/O                            Odrv12                     1232   2312               FALL  1       
I__173/I                            Span12Mux_h                0      2312               FALL  1       
I__173/O                            Span12Mux_h                1232   3544               FALL  1       
I__174/I                            Span12Mux_v                0      3544               FALL  1       
I__174/O                            Span12Mux_v                1073   4616               FALL  1       
I__175/I                            Span12Mux_v                0      4616               FALL  1       
I__175/O                            Span12Mux_v                1073   5689               FALL  1       
I__176/I                            Span12Mux_s7_h             0      5689               FALL  1       
I__176/O                            Span12Mux_s7_h             742    6431               FALL  1       
I__177/I                            Sp12to4                    0      6431               FALL  1       
I__177/O                            Sp12to4                    848    7278               FALL  1       
I__178/I                            Span4Mux_s1_v              0      7278               FALL  1       
I__178/O                            Span4Mux_s1_v              344    7623               FALL  1       
I__179/I                            LocalMux                   0      7623               FALL  1       
I__179/O                            LocalMux                   768    8391               FALL  1       
I__180/I                            InMux                      0      8391               FALL  1       
I__180/O                            InMux                      503    8894               FALL  1       
SB_I2C_INST_LT_RNO_LC_1_30_7/in0    LogicCell40_SEQ_MODE_0000  0      8894               FALL  1       
SB_I2C_INST_LT_RNO_LC_1_30_7/lcout  LogicCell40_SEQ_MODE_0000  1245   10139              RISE  1       
I__170/I                            LocalMux                   0      10139              RISE  1       
I__170/O                            LocalMux                   1099   11239              RISE  1       
I__171/I                            InMux                      0      11239              RISE  1       
I__171/O                            InMux                      662    11901              RISE  1       
SB_I2C_INST_LT/SBRWI                SB_I2C                     0      11901              RISE  1       

Capture Clock Path
pin name                                             model name   delay  cummulative delay  edge  Fanout  
---------------------------------------------------  -----------  -----  -----------------  ----  ------  
SBCLKi                                               MyI2C        0      0                  RISE  1       
SBCLKi_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD       0      0                  RISE  1       
SBCLKi_ibuf_gb_io_iopad/DOUT                         IO_PAD       590    590                RISE  1       
SBCLKi_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF  0      590                RISE  1       
SBCLKi_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF  4371   4961               RISE  1       
I__407/I                                             gio2CtrlBuf  0      4961               RISE  1       
I__407/O                                             gio2CtrlBuf  0      4961               RISE  1       
I__408/I                                             GlobalMux    0      4961               RISE  1       
I__408/O                                             GlobalMux    252    5212               RISE  1       
I__414/I                                             ClkMux       0      5212               RISE  1       
I__414/O                                             ClkMux       887    6100               RISE  1       
SB_I2C_INST_LT/SBCLKI                                SB_I2C       0      6100               RISE  1       

6.2::Clock to Out Path Details          
--------------------------------------------------

6.2.1::Path details for port: I2C2_SCL:out
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : I2C2_SCL:out
Clock Port         : SB_I2C_INST_LT/SCLO
Clock Reference    : SB_I2C_INST_LT/SCLO:R
Clock to Out Delay : 7232


Launch Clock Path Delay           0
+ Clock To Q Delay                0
+ Data Path Delay              7232
---------------------------- ------
Clock To Out Delay             7232

Launch Clock Path
pin name  model name  delay  cummulative delay  edge  Fanout  
--------  ----------  -----  -----------------  ----  ------  

Data Path
pin name                             model name              delay  cummulative delay  edge  Fanout  
-----------------------------------  ----------------------  -----  -----------------  ----  ------  
SB_I2C_INST_LT/SCLO                  SB_I2C                  0      0                  RISE  1       
I__65/I                              Odrv12                  0      0                  RISE  1       
I__65/O                              Odrv12                  1073   1073               RISE  1       
I__66/I                              Span12Mux_h             0      1073               RISE  1       
I__66/O                              Span12Mux_h             1073   2146               RISE  1       
I__67/I                              Span12Mux_s2_v          0      2146               RISE  1       
I__67/O                              Span12Mux_s2_v          278    2424               RISE  1       
I__68/I                              LocalMux                0      2424               RISE  1       
I__68/O                              LocalMux                1099   3523               RISE  1       
I__69/I                              IoInMux                 0      3523               RISE  1       
I__69/O                              IoInMux                 662    4185               RISE  1       
I2C2_SCL_iobuf_preio/DOUT0           PRE_IO_PIN_TYPE_101001  0      4185               RISE  1       
I2C2_SCL_iobuf_preio/PADOUT          PRE_IO_PIN_TYPE_101001  755    4940               RISE  1       
I2C2_SCL_iobuf_iopad/DIN             IO_PAD                  0      4940               RISE  1       
I2C2_SCL_iobuf_iopad/PACKAGEPIN:out  IO_PAD                  2292   7232               RISE  1       
I2C2_SCL:out                         MyI2C                   0      7232               RISE  1       

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : I2C2_SCL:out
Clock Port         : SB_I2C_INST_LT/SCLO
Clock Reference    : SB_I2C_INST_LT/SCLO:F
Clock to Out Delay : 7161


Launch Clock Path Delay           0
+ Clock To Q Delay                0
+ Data Path Delay              7161
---------------------------- ------
Clock To Out Delay             7161

Launch Clock Path
pin name  model name  delay  cummulative delay  edge  Fanout  
--------  ----------  -----  -----------------  ----  ------  

Data Path
pin name                             model name              delay  cummulative delay  edge  Fanout  
-----------------------------------  ----------------------  -----  -----------------  ----  ------  
SB_I2C_INST_LT/SCLO                  SB_I2C                  0      0                  FALL  1       
I__65/I                              Odrv12                  0      0                  FALL  1       
I__65/O                              Odrv12                  1232   1232               FALL  1       
I__66/I                              Span12Mux_h             0      1232               FALL  1       
I__66/O                              Span12Mux_h             1232   2463               FALL  1       
I__67/I                              Span12Mux_s2_v          0      2463               FALL  1       
I__67/O                              Span12Mux_s2_v          305    2768               FALL  1       
I__68/I                              LocalMux                0      2768               FALL  1       
I__68/O                              LocalMux                768    3536               FALL  1       
I__69/I                              IoInMux                 0      3536               FALL  1       
I__69/O                              IoInMux                 503    4040               FALL  1       
I2C2_SCL_iobuf_preio/DOUT0           PRE_IO_PIN_TYPE_101001  0      4040               FALL  1       
I2C2_SCL_iobuf_preio/PADOUT          PRE_IO_PIN_TYPE_101001  768    4808               FALL  1       
I2C2_SCL_iobuf_iopad/DIN             IO_PAD                  0      4808               FALL  1       
I2C2_SCL_iobuf_iopad/PACKAGEPIN:out  IO_PAD                  2353   7161               FALL  1       
I2C2_SCL:out                         MyI2C                   0      7161               FALL  1       

6.2.2::Path details for port: I2C2_SDA:out
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : I2C2_SDA:out
Clock Port         : SB_I2C_INST_LT/SCLO
Clock Reference    : SB_I2C_INST_LT/SCLO:F
Clock to Out Delay : 10802


Launch Clock Path Delay           0
+ Clock To Q Delay             3200
+ Data Path Delay              7602
---------------------------- ------
Clock To Out Delay            10802

Launch Clock Path
pin name             model name  delay  cummulative delay  edge  Fanout  
-------------------  ----------  -----  -----------------  ----  ------  
SB_I2C_INST_LT/SCLO  SB_I2C      0      0                  FALL  1       

Data Path
pin name                             model name              delay  cummulative delay  edge  Fanout  
-----------------------------------  ----------------------  -----  -----------------  ----  ------  
SB_I2C_INST_LT/SDAOE                 SB_I2C                  3200   3200               RISE  1       
I__86/I                              Odrv12                  0      3200               RISE  1       
I__86/O                              Odrv12                  1073   4273               RISE  1       
I__87/I                              Span12Mux_h             0      4273               RISE  1       
I__87/O                              Span12Mux_h             1073   5345               RISE  1       
I__88/I                              Span12Mux_s11_v         0      5345               RISE  1       
I__88/O                              Span12Mux_s11_v         808    6153               RISE  1       
I__89/I                              LocalMux                0      6153               RISE  1       
I__89/O                              LocalMux                1099   7253               RISE  1       
I__90/I                              IoInMux                 0      7253               RISE  1       
I__90/O                              IoInMux                 662    7915               RISE  1       
I2C2_SDA_iobuf_preio/OUTPUTENABLE    PRE_IO_PIN_TYPE_101001  0      7915               RISE  1       
I2C2_SDA_iobuf_preio/PADOEN          PRE_IO_PIN_TYPE_101001  534    8449               FALL  1       
I2C2_SDA_iobuf_iopad/OE              IO_PAD                  0      8449               FALL  1       
I2C2_SDA_iobuf_iopad/PACKAGEPIN:out  IO_PAD                  2353   10802              FALL  1       
I2C2_SDA:out                         MyI2C                   0      10802              FALL  1       

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : I2C2_SDA:out
Clock Port         : SB_I2C_INST_LT/SCLO
Clock Reference    : SB_I2C_INST_LT/SCLO:R
Clock to Out Delay : 9685


Launch Clock Path Delay           0
+ Clock To Q Delay             2082
+ Data Path Delay              7603
---------------------------- ------
Clock To Out Delay             9685

Launch Clock Path
pin name             model name  delay  cummulative delay  edge  Fanout  
-------------------  ----------  -----  -----------------  ----  ------  
SB_I2C_INST_LT/SCLO  SB_I2C      0      0                  RISE  1       

Data Path
pin name                             model name              delay  cummulative delay  edge  Fanout  
-----------------------------------  ----------------------  -----  -----------------  ----  ------  
SB_I2C_INST_LT/SDAOE                 SB_I2C                  2082   2082               RISE  1       
I__86/I                              Odrv12                  0      2082               RISE  1       
I__86/O                              Odrv12                  1073   3155               RISE  1       
I__87/I                              Span12Mux_h             0      3155               RISE  1       
I__87/O                              Span12Mux_h             1073   4228               RISE  1       
I__88/I                              Span12Mux_s11_v         0      4228               RISE  1       
I__88/O                              Span12Mux_s11_v         808    5036               RISE  1       
I__89/I                              LocalMux                0      5036               RISE  1       
I__89/O                              LocalMux                1099   6135               RISE  1       
I__90/I                              IoInMux                 0      6135               RISE  1       
I__90/O                              IoInMux                 662    6797               RISE  1       
I2C2_SDA_iobuf_preio/OUTPUTENABLE    PRE_IO_PIN_TYPE_101001  0      6797               RISE  1       
I2C2_SDA_iobuf_preio/PADOEN          PRE_IO_PIN_TYPE_101001  534    7331               FALL  1       
I2C2_SDA_iobuf_iopad/OE              IO_PAD                  0      7331               FALL  1       
I2C2_SDA_iobuf_iopad/PACKAGEPIN:out  IO_PAD                  2353   9685               FALL  1       
I2C2_SDA:out                         MyI2C                   0      9685               FALL  1       

6.2.3::Path details for port: I2CPIRQ[0]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : I2CPIRQ[0]
Clock Port         : SBCLKi
Clock Reference    : MyI2C|SBCLKi:R
Clock to Out Delay : 15799


Launch Clock Path Delay        6100
+ Clock To Q Delay             1730
+ Data Path Delay              7969
---------------------------- ------
Clock To Out Delay            15799

Launch Clock Path
pin name                                             model name   delay  cummulative delay  edge  Fanout  
---------------------------------------------------  -----------  -----  -----------------  ----  ------  
SBCLKi                                               MyI2C        0      0                  RISE  1       
SBCLKi_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD       0      0                  RISE  1       
SBCLKi_ibuf_gb_io_iopad/DOUT                         IO_PAD       590    590                RISE  1       
SBCLKi_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF  0      590                RISE  1       
SBCLKi_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF  4371   4961               RISE  1       
I__407/I                                             gio2CtrlBuf  0      4961               RISE  1       
I__407/O                                             gio2CtrlBuf  0      4961               RISE  1       
I__408/I                                             GlobalMux    0      4961               RISE  1       
I__408/O                                             GlobalMux    252    5212               RISE  1       
I__414/I                                             ClkMux       0      5212               RISE  1       
I__414/O                                             ClkMux       887    6100               RISE  1       
SB_I2C_INST_LT/SBCLKI                                SB_I2C       0      6100               RISE  1       

Data Path
pin name                             model name              delay  cummulative delay  edge  Fanout  
-----------------------------------  ----------------------  -----  -----------------  ----  ------  
SB_I2C_INST_LT/I2CIRQ                SB_I2C                  1730   7830               RISE  1       
I__59/I                              Odrv12                  0      7830               RISE  1       
I__59/O                              Odrv12                  1073   8903               RISE  1       
I__60/I                              Span12Mux_h             0      8903               RISE  1       
I__60/O                              Span12Mux_h             1073   9976               RISE  1       
I__61/I                              Sp12to4                 0      9976               RISE  1       
I__61/O                              Sp12to4                 596    10572              RISE  1       
I__62/I                              Span4Mux_s0_v           0      10572              RISE  1       
I__62/O                              Span4Mux_s0_v           344    10916              RISE  1       
I__63/I                              LocalMux                0      10916              RISE  1       
I__63/O                              LocalMux                1099   12015              RISE  1       
I__64/I                              IoInMux                 0      12015              RISE  1       
I__64/O                              IoInMux                 662    12678              RISE  1       
I2CPIRQ_obuf_0_preio/DOUT0           PRE_IO_PIN_TYPE_011001  0      12678              RISE  1       
I2CPIRQ_obuf_0_preio/PADOUT          PRE_IO_PIN_TYPE_011001  768    13446              FALL  1       
I2CPIRQ_obuf_0_iopad/DIN             IO_PAD                  0      13446              FALL  1       
I2CPIRQ_obuf_0_iopad/PACKAGEPIN:out  IO_PAD                  2353   15799              FALL  1       
I2CPIRQ[0]                           MyI2C                   0      15799              FALL  1       

6.2.4::Path details for port: I2CPWKUP[0]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : I2CPWKUP[0]
Clock Port         : SBCLKi
Clock Reference    : MyI2C|SBCLKi:R
Clock to Out Delay : 18421


Launch Clock Path Delay        6100
+ Clock To Q Delay             2485
+ Data Path Delay              9837
---------------------------- ------
Clock To Out Delay            18421

Launch Clock Path
pin name                                             model name   delay  cummulative delay  edge  Fanout  
---------------------------------------------------  -----------  -----  -----------------  ----  ------  
SBCLKi                                               MyI2C        0      0                  RISE  1       
SBCLKi_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD       0      0                  RISE  1       
SBCLKi_ibuf_gb_io_iopad/DOUT                         IO_PAD       590    590                RISE  1       
SBCLKi_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF  0      590                RISE  1       
SBCLKi_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF  4371   4961               RISE  1       
I__407/I                                             gio2CtrlBuf  0      4961               RISE  1       
I__407/O                                             gio2CtrlBuf  0      4961               RISE  1       
I__408/I                                             GlobalMux    0      4961               RISE  1       
I__408/O                                             GlobalMux    252    5212               RISE  1       
I__414/I                                             ClkMux       0      5212               RISE  1       
I__414/O                                             ClkMux       887    6100               RISE  1       
SB_I2C_INST_LT/SBCLKI                                SB_I2C       0      6100               RISE  1       

Data Path
pin name                              model name              delay  cummulative delay  edge  Fanout  
------------------------------------  ----------------------  -----  -----------------  ----  ------  
SB_I2C_INST_LT/I2CWKUP                SB_I2C                  2485   8584               RISE  1       
I__70/I                               Odrv12                  0      8584               RISE  1       
I__70/O                               Odrv12                  1073   9657               RISE  1       
I__71/I                               Span12Mux_v             0      9657               RISE  1       
I__71/O                               Span12Mux_v             980    10637              RISE  1       
I__72/I                               Span12Mux_h             0      10637              RISE  1       
I__72/O                               Span12Mux_h             1073   11710              RISE  1       
I__73/I                               Span12Mux_h             0      11710              RISE  1       
I__73/O                               Span12Mux_h             1073   12783              RISE  1       
I__74/I                               Span12Mux_s9_v          0      12783              RISE  1       
I__74/O                               Span12Mux_s9_v          755    13538              RISE  1       
I__75/I                               LocalMux                0      13538              RISE  1       
I__75/O                               LocalMux                1099   14637              RISE  1       
I__76/I                               IoInMux                 0      14637              RISE  1       
I__76/O                               IoInMux                 662    15299              RISE  1       
I2CPWKUP_obuf_0_preio/DOUT0           PRE_IO_PIN_TYPE_011001  0      15299              RISE  1       
I2CPWKUP_obuf_0_preio/PADOUT          PRE_IO_PIN_TYPE_011001  768    16068              FALL  1       
I2CPWKUP_obuf_0_iopad/DIN             IO_PAD                  0      16068              FALL  1       
I2CPWKUP_obuf_0_iopad/PACKAGEPIN:out  IO_PAD                  2353   18421              FALL  1       
I2CPWKUP[0]                           MyI2C                   0      18421              FALL  1       

6.2.5::Path details for port: IPDONE    
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : IPDONE
Clock Port         : SBCLKi
Clock Reference    : MyI2C|SBCLKi:R
Clock to Out Delay : 16903


Launch Clock Path Delay        6100
+ Clock To Q Delay             1391
+ Data Path Delay              9413
---------------------------- ------
Clock To Out Delay            16903

Launch Clock Path
pin name                                             model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
SBCLKi                                               MyI2C                      0      0                  RISE  1       
SBCLKi_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
SBCLKi_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
SBCLKi_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
SBCLKi_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                4371   4961               RISE  1       
I__407/I                                             gio2CtrlBuf                0      4961               RISE  1       
I__407/O                                             gio2CtrlBuf                0      4961               RISE  1       
I__408/I                                             GlobalMux                  0      4961               RISE  1       
I__408/O                                             GlobalMux                  252    5212               RISE  1       
I__413/I                                             ClkMux                     0      5212               RISE  1       
I__413/O                                             ClkMux                     887    6100               RISE  1       
IPDONE_i_LC_1_29_6/clk                               LogicCell40_SEQ_MODE_1010  0      6100               RISE  1       

Data Path
pin name                          model name                 delay  cummulative delay  edge  Fanout  
--------------------------------  -------------------------  -----  -----------------  ----  ------  
IPDONE_i_LC_1_29_6/lcout          LogicCell40_SEQ_MODE_1010  1391   7490               FALL  13      
I__266/I                          Odrv12                     0      7490               FALL  1       
I__266/O                          Odrv12                     1232   8722               FALL  1       
I__278/I                          Span12Mux_v                0      8722               FALL  1       
I__278/O                          Span12Mux_v                1073   9795               FALL  1       
I__285/I                          Span12Mux_v                0      9795               FALL  1       
I__285/O                          Span12Mux_v                1073   10868              FALL  1       
I__287/I                          Span12Mux_h                0      10868              FALL  1       
I__287/O                          Span12Mux_h                1232   12100              FALL  1       
I__289/I                          Span12Mux_s4_v             0      12100              FALL  1       
I__289/O                          Span12Mux_s4_v             411    12510              FALL  1       
I__290/I                          LocalMux                   0      12510              FALL  1       
I__290/O                          LocalMux                   768    13278              FALL  1       
I__291/I                          IoInMux                    0      13278              FALL  1       
I__291/O                          IoInMux                    503    13782              FALL  1       
IPDONE_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      13782              FALL  1       
IPDONE_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     768    14550              FALL  1       
IPDONE_obuf_iopad/DIN             IO_PAD                     0      14550              FALL  1       
IPDONE_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2353   16903              FALL  1       
IPDONE                            MyI2C                      0      16903              FALL  1       

6.2.6::Path details for port: SBACKo    
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : SBACKo
Clock Port         : SBCLKi
Clock Reference    : MyI2C|SBCLKi:R
Clock to Out Delay : 21817


Launch Clock Path Delay        6100
+ Clock To Q Delay             1391
+ Data Path Delay             14327
---------------------------- ------
Clock To Out Delay            21817

Launch Clock Path
pin name                                             model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
SBCLKi                                               MyI2C                      0      0                  RISE  1       
SBCLKi_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
SBCLKi_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
SBCLKi_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
SBCLKi_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                4371   4961               RISE  1       
I__407/I                                             gio2CtrlBuf                0      4961               RISE  1       
I__407/O                                             gio2CtrlBuf                0      4961               RISE  1       
I__408/I                                             GlobalMux                  0      4961               RISE  1       
I__408/O                                             GlobalMux                  252    5212               RISE  1       
I__413/I                                             ClkMux                     0      5212               RISE  1       
I__413/O                                             ClkMux                     887    6100               RISE  1       
IPDONE_i_LC_1_29_6/clk                               LogicCell40_SEQ_MODE_1010  0      6100               RISE  1       

Data Path
pin name                          model name                 delay  cummulative delay  edge  Fanout  
--------------------------------  -------------------------  -----  -----------------  ----  ------  
IPDONE_i_LC_1_29_6/lcout          LogicCell40_SEQ_MODE_1010  1391   7490               RISE  13      
I__265/I                          Odrv12                     0      7490               RISE  1       
I__265/O                          Odrv12                     1073   8563               RISE  1       
I__277/I                          Span12Mux_v                0      8563               RISE  1       
I__277/O                          Span12Mux_v                980    9543               RISE  1       
I__284/I                          Span12Mux_h                0      9543               RISE  1       
I__284/O                          Span12Mux_h                1073   10616              RISE  1       
I__286/I                          LocalMux                   0      10616              RISE  1       
I__286/O                          LocalMux                   1099   11715              RISE  1       
I__288/I                          InMux                      0      11715              RISE  1       
I__288/O                          InMux                      662    12378              RISE  1       
SBACKo_obuf_RNO_LC_10_11_4/in0    LogicCell40_SEQ_MODE_0000  0      12378              RISE  1       
SBACKo_obuf_RNO_LC_10_11_4/lcout  LogicCell40_SEQ_MODE_0000  1285   13662              FALL  1       
I__238/I                          Odrv12                     0      13662              FALL  1       
I__238/O                          Odrv12                     1232   14894              FALL  1       
I__239/I                          Span12Mux_h                0      14894              FALL  1       
I__239/O                          Span12Mux_h                1232   16126              FALL  1       
I__240/I                          Sp12to4                    0      16126              FALL  1       
I__240/O                          Sp12to4                    848    16973              FALL  1       
I__241/I                          Span4Mux_s2_v              0      16973              FALL  1       
I__241/O                          Span4Mux_s2_v              450    17424              FALL  1       
I__242/I                          LocalMux                   0      17424              FALL  1       
I__242/O                          LocalMux                   768    18192              FALL  1       
I__243/I                          IoInMux                    0      18192              FALL  1       
I__243/O                          IoInMux                    503    18695              FALL  1       
SBACKo_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      18695              FALL  1       
SBACKo_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     768    19463              FALL  1       
SBACKo_obuf_iopad/DIN             IO_PAD                     0      19463              FALL  1       
SBACKo_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2353   21817              FALL  1       
SBACKo                            MyI2C                      0      21817              FALL  1       

6.4::Hold Times Path Details            
--------------------------------------------------

6.4.1::Path details for port: I2C2_SDA:in
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : I2C2_SDA:in
Clock Port        : SB_I2C_INST_LT/SCLO
Clock Reference   : SB_I2C_INST_LT/SCLO:R
Hold Time         : -54839


Capture Clock Path Delay                          0
+ Hold  Time ( SDA_DELAYED_INPUT )           -50074
- Data Path Delay                             -4765
-------------------------------------------- ------
Hold Time                                    -54839

Data Path
pin name                            model name              delay  cummulative delay  edge  Fanout  
----------------------------------  ----------------------  -----  -----------------  ----  ------  
I2C2_SDA:in                         MyI2C                   0      0                  FALL  1       
I2C2_SDA_iobuf_iopad/PACKAGEPIN:in  IO_PAD                  0      0                  FALL  1       
I2C2_SDA_iobuf_iopad/DOUT           IO_PAD                  540    540                FALL  1       
I2C2_SDA_iobuf_preio/PADIN          PRE_IO_PIN_TYPE_101001  0      540                FALL  1       
I2C2_SDA_iobuf_preio/DIN0           PRE_IO_PIN_TYPE_101001  490    1030               FALL  1       
I__77/I                             Odrv12                  0      1030               FALL  1       
I__77/O                             Odrv12                  1232   2262               FALL  1       
I__78/I                             Span12Mux_h             0      2262               FALL  1       
I__78/O                             Span12Mux_h             1232   3494               FALL  1       
I__79/I                             LocalMux                0      3494               FALL  1       
I__79/O                             LocalMux                768    4262               FALL  1       
I__80/I                             InMux                   0      4262               FALL  1       
I__80/O                             InMux                   503    4765               FALL  1       
SB_I2C_INST_LT/SDAI                 SB_I2C                  0      4765               FALL  1       

Capture Clock Path
pin name             model name  delay  cummulative delay  edge  Fanout  
-------------------  ----------  -----  -----------------  ----  ------  
SB_I2C_INST_LT/SCLO  SB_I2C      0      0                  RISE  1       

6.4.2::Path details for port: IPLOAD    
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : IPLOAD
Clock Port        : SBCLKi
Clock Reference   : MyI2C|SBCLKi:R
Hold Time         : -797


Capture Clock Path Delay       6100
+ Hold  Time                      0
- Data Path Delay             -6897
---------------------------- ------
Hold Time                      -797

Data Path
pin name                         model name                 delay  cummulative delay  edge  Fanout  
-------------------------------  -------------------------  -----  -----------------  ----  ------  
IPLOAD                           MyI2C                      0      0                  FALL  1       
IPLOAD_ibuf_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  FALL  1       
IPLOAD_ibuf_iopad/DOUT           IO_PAD                     540    540                FALL  1       
IPLOAD_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      540                FALL  1       
IPLOAD_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001     490    1030               RISE  1       
I__418/I                         Odrv12                     0      1030               RISE  1       
I__418/O                         Odrv12                     1073   2103               RISE  1       
I__419/I                         Span12Mux_v                0      2103               RISE  1       
I__419/O                         Span12Mux_v                980    3083               RISE  1       
I__420/I                         Span12Mux_v                0      3083               RISE  1       
I__420/O                         Span12Mux_v                980    4063               RISE  1       
I__421/I                         Span12Mux_h                0      4063               RISE  1       
I__421/O                         Span12Mux_h                1073   5136               RISE  1       
I__422/I                         LocalMux                   0      5136               RISE  1       
I__422/O                         LocalMux                   1099   6235               RISE  1       
I__423/I                         InMux                      0      6235               RISE  1       
I__423/O                         InMux                      662    6897               RISE  1       
load_d1_LC_3_27_6/in3            LogicCell40_SEQ_MODE_1010  0      6897               RISE  1       

Capture Clock Path
pin name                                             model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
SBCLKi                                               MyI2C                      0      0                  RISE  1       
SBCLKi_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
SBCLKi_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
SBCLKi_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
SBCLKi_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                4371   4961               RISE  1       
I__407/I                                             gio2CtrlBuf                0      4961               RISE  1       
I__407/O                                             gio2CtrlBuf                0      4961               RISE  1       
I__408/I                                             GlobalMux                  0      4961               RISE  1       
I__408/O                                             GlobalMux                  252    5212               RISE  1       
I__409/I                                             ClkMux                     0      5212               RISE  1       
I__409/O                                             ClkMux                     887    6100               RISE  1       
load_d1_LC_3_27_6/clk                                LogicCell40_SEQ_MODE_1010  0      6100               RISE  1       

6.4.3::Path details for port: RST       
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : RST
Clock Port        : SBCLKi
Clock Reference   : MyI2C|SBCLKi:R
Hold Time         : -1883


Capture Clock Path Delay       6100
+ Hold  Time                      0
- Data Path Delay             -7983
---------------------------- ------
Hold Time                     -1883

Data Path
pin name                      model name                 delay  cummulative delay  edge  Fanout  
----------------------------  -------------------------  -----  -----------------  ----  ------  
RST                           MyI2C                      0      0                  FALL  1       
RST_ibuf_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  FALL  1       
RST_ibuf_iopad/DOUT           IO_PAD                     540    540                FALL  1       
RST_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      540                FALL  1       
RST_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001     490    1030               RISE  1       
I__380/I                      Odrv12                     0      1030               RISE  1       
I__380/O                      Odrv12                     1073   2103               RISE  1       
I__382/I                      Span12Mux_h                0      2103               RISE  1       
I__382/O                      Span12Mux_h                1073   3176               RISE  1       
I__384/I                      Span12Mux_v                0      3176               RISE  1       
I__384/O                      Span12Mux_v                980    4156               RISE  1       
I__386/I                      Span12Mux_v                0      4156               RISE  1       
I__386/O                      Span12Mux_v                980    5136               RISE  1       
I__388/I                      Sp12to4                    0      5136               RISE  1       
I__388/O                      Sp12to4                    596    5732               RISE  1       
I__392/I                      Span4Mux_h                 0      5732               RISE  1       
I__392/O                      Span4Mux_h                 517    6248               RISE  1       
I__396/I                      LocalMux                   0      6248               RISE  1       
I__396/O                      LocalMux                   1099   7348               RISE  1       
I__401/I                      SRMux                      0      7348               RISE  1       
I__401/O                      SRMux                      636    7983               RISE  1       
load_d1_LC_3_27_6/sr          LogicCell40_SEQ_MODE_1010  0      7983               RISE  1       

Capture Clock Path
pin name                                             model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
SBCLKi                                               MyI2C                      0      0                  RISE  1       
SBCLKi_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
SBCLKi_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
SBCLKi_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
SBCLKi_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                4371   4961               RISE  1       
I__407/I                                             gio2CtrlBuf                0      4961               RISE  1       
I__407/O                                             gio2CtrlBuf                0      4961               RISE  1       
I__408/I                                             GlobalMux                  0      4961               RISE  1       
I__408/O                                             GlobalMux                  252    5212               RISE  1       
I__409/I                                             ClkMux                     0      5212               RISE  1       
I__409/O                                             ClkMux                     887    6100               RISE  1       
load_d1_LC_3_27_6/clk                                LogicCell40_SEQ_MODE_1010  0      6100               RISE  1       

6.4.4::Path details for port: SBSTBi    
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : SBSTBi
Clock Port        : SBCLKi
Clock Reference   : MyI2C|SBCLKi:R
Hold Time         : -4425


Capture Clock Path Delay       6100
+ Hold  Time                    -24
- Data Path Delay            -10500
---------------------------- ------
Hold Time                     -4425

Data Path
pin name                              model name                 delay  cummulative delay  edge  Fanout  
------------------------------------  -------------------------  -----  -----------------  ----  ------  
SBSTBi                                MyI2C                      0      0                  FALL  1       
SBSTBi_ibuf_iopad/PACKAGEPIN:in       IO_PAD                     0      0                  FALL  1       
SBSTBi_ibuf_iopad/DOUT                IO_PAD                     540    540                FALL  1       
SBSTBi_ibuf_preio/PADIN               PRE_IO_PIN_TYPE_000001     0      540                FALL  1       
SBSTBi_ibuf_preio/DIN0                PRE_IO_PIN_TYPE_000001     490    1030               RISE  1       
I__118/I                              Odrv12                     0      1030               RISE  1       
I__118/O                              Odrv12                     1073   2103               RISE  1       
I__119/I                              Span12Mux_h                0      2103               RISE  1       
I__119/O                              Span12Mux_h                1073   3176               RISE  1       
I__120/I                              Span12Mux_v                0      3176               RISE  1       
I__120/O                              Span12Mux_v                980    4156               RISE  1       
I__121/I                              Span12Mux_v                0      4156               RISE  1       
I__121/O                              Span12Mux_v                980    5136               RISE  1       
I__122/I                              LocalMux                   0      5136               RISE  1       
I__122/O                              LocalMux                   1099   6235               RISE  1       
I__123/I                              InMux                      0      6235               RISE  1       
I__123/O                              InMux                      662    6897               RISE  1       
SB_I2C_INST_LT_RNO_0_LC_1_27_2/in1    LogicCell40_SEQ_MODE_0000  0      6897               RISE  1       
SB_I2C_INST_LT_RNO_0_LC_1_27_2/lcout  LogicCell40_SEQ_MODE_0000  1232   8129               FALL  1       
I__110/I                              Odrv4                      0      8129               FALL  1       
I__110/O                              Odrv4                      649    8778               FALL  1       
I__111/I                              Span4Mux_s2_v              0      8778               FALL  1       
I__111/O                              Span4Mux_s2_v              450    9228               FALL  1       
I__112/I                              LocalMux                   0      9228               FALL  1       
I__112/O                              LocalMux                   768    9997               FALL  1       
I__113/I                              InMux                      0      9997               FALL  1       
I__113/O                              InMux                      503    10500              FALL  1       
SB_I2C_INST_LT/SBSTBI                 SB_I2C                     0      10500              FALL  1       

Capture Clock Path
pin name                                             model name   delay  cummulative delay  edge  Fanout  
---------------------------------------------------  -----------  -----  -----------------  ----  ------  
SBCLKi                                               MyI2C        0      0                  RISE  1       
SBCLKi_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD       0      0                  RISE  1       
SBCLKi_ibuf_gb_io_iopad/DOUT                         IO_PAD       590    590                RISE  1       
SBCLKi_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF  0      590                RISE  1       
SBCLKi_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF  4371   4961               RISE  1       
I__407/I                                             gio2CtrlBuf  0      4961               RISE  1       
I__407/O                                             gio2CtrlBuf  0      4961               RISE  1       
I__408/I                                             GlobalMux    0      4961               RISE  1       
I__408/O                                             GlobalMux    252    5212               RISE  1       
I__414/I                                             ClkMux       0      5212               RISE  1       
I__414/O                                             ClkMux       887    6100               RISE  1       
SB_I2C_INST_LT/SBCLKI                                SB_I2C       0      6100               RISE  1       

6.4.5::Path details for port: SBWRi     
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : SBWRi
Clock Port        : SBCLKi
Clock Reference   : MyI2C|SBCLKi:R
Hold Time         : -5029


Capture Clock Path Delay       6100
+ Hold  Time                   -113
- Data Path Delay            -11016
---------------------------- ------
Hold Time                     -5029

Data Path
pin name                            model name                 delay  cummulative delay  edge  Fanout  
----------------------------------  -------------------------  -----  -----------------  ----  ------  
SBWRi                               MyI2C                      0      0                  FALL  1       
SBWRi_ibuf_iopad/PACKAGEPIN:in      IO_PAD                     0      0                  FALL  1       
SBWRi_ibuf_iopad/DOUT               IO_PAD                     540    540                FALL  1       
SBWRi_ibuf_preio/PADIN              PRE_IO_PIN_TYPE_000001     0      540                FALL  1       
SBWRi_ibuf_preio/DIN0               PRE_IO_PIN_TYPE_000001     490    1030               RISE  1       
I__172/I                            Odrv12                     0      1030               RISE  1       
I__172/O                            Odrv12                     1073   2103               RISE  1       
I__173/I                            Span12Mux_h                0      2103               RISE  1       
I__173/O                            Span12Mux_h                1073   3176               RISE  1       
I__174/I                            Span12Mux_v                0      3176               RISE  1       
I__174/O                            Span12Mux_v                980    4156               RISE  1       
I__175/I                            Span12Mux_v                0      4156               RISE  1       
I__175/O                            Span12Mux_v                980    5136               RISE  1       
I__176/I                            Span12Mux_s7_h             0      5136               RISE  1       
I__176/O                            Span12Mux_s7_h             622    5758               RISE  1       
I__177/I                            Sp12to4                    0      5758               RISE  1       
I__177/O                            Sp12to4                    596    6354               RISE  1       
I__178/I                            Span4Mux_s1_v              0      6354               RISE  1       
I__178/O                            Span4Mux_s1_v              344    6699               RISE  1       
I__179/I                            LocalMux                   0      6699               RISE  1       
I__179/O                            LocalMux                   1099   7798               RISE  1       
I__180/I                            InMux                      0      7798               RISE  1       
I__180/O                            InMux                      662    8460               RISE  1       
SB_I2C_INST_LT_RNO_LC_1_30_7/in0    LogicCell40_SEQ_MODE_0000  0      8460               RISE  1       
SB_I2C_INST_LT_RNO_LC_1_30_7/lcout  LogicCell40_SEQ_MODE_0000  1285   9745               FALL  1       
I__170/I                            LocalMux                   0      9745               FALL  1       
I__170/O                            LocalMux                   768    10513              FALL  1       
I__171/I                            InMux                      0      10513              FALL  1       
I__171/O                            InMux                      503    11016              FALL  1       
SB_I2C_INST_LT/SBRWI                SB_I2C                     0      11016              FALL  1       

Capture Clock Path
pin name                                             model name   delay  cummulative delay  edge  Fanout  
---------------------------------------------------  -----------  -----  -----------------  ----  ------  
SBCLKi                                               MyI2C        0      0                  RISE  1       
SBCLKi_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD       0      0                  RISE  1       
SBCLKi_ibuf_gb_io_iopad/DOUT                         IO_PAD       590    590                RISE  1       
SBCLKi_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF  0      590                RISE  1       
SBCLKi_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF  4371   4961               RISE  1       
I__407/I                                             gio2CtrlBuf  0      4961               RISE  1       
I__407/O                                             gio2CtrlBuf  0      4961               RISE  1       
I__408/I                                             GlobalMux    0      4961               RISE  1       
I__408/O                                             GlobalMux    252    5212               RISE  1       
I__414/I                                             ClkMux       0      5212               RISE  1       
I__414/O                                             ClkMux       887    6100               RISE  1       
SB_I2C_INST_LT/SBCLKI                                SB_I2C       0      6100               RISE  1       

6.5::Min Clock to Out Path Details      
--------------------------------------------------

6.5.1::Path details for port: I2C2_SCL:out
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : I2C2_SCL:out
Clock Port         : SB_I2C_INST_LT/SCLO
Clock Reference    : SB_I2C_INST_LT/SCLO:F
Clock to Out Delay : 7161


Launch Clock Path Delay           0
+ Clock To Q Delay                0
+ Data Path Delay              7161
---------------------------- ------
Clock To Out Delay             7161

Launch Clock Path
pin name  model name  delay  cummulative delay  edge  Fanout  
--------  ----------  -----  -----------------  ----  ------  

Data Path
pin name                             model name              delay  cummulative delay  edge  Fanout  
-----------------------------------  ----------------------  -----  -----------------  ----  ------  
SB_I2C_INST_LT/SCLO                  SB_I2C                  0      0                  FALL  1       
I__65/I                              Odrv12                  0      0                  FALL  1       
I__65/O                              Odrv12                  1232   1232               FALL  1       
I__66/I                              Span12Mux_h             0      1232               FALL  1       
I__66/O                              Span12Mux_h             1232   2463               FALL  1       
I__67/I                              Span12Mux_s2_v          0      2463               FALL  1       
I__67/O                              Span12Mux_s2_v          305    2768               FALL  1       
I__68/I                              LocalMux                0      2768               FALL  1       
I__68/O                              LocalMux                768    3536               FALL  1       
I__69/I                              IoInMux                 0      3536               FALL  1       
I__69/O                              IoInMux                 503    4040               FALL  1       
I2C2_SCL_iobuf_preio/DOUT0           PRE_IO_PIN_TYPE_101001  0      4040               FALL  1       
I2C2_SCL_iobuf_preio/PADOUT          PRE_IO_PIN_TYPE_101001  768    4808               FALL  1       
I2C2_SCL_iobuf_iopad/DIN             IO_PAD                  0      4808               FALL  1       
I2C2_SCL_iobuf_iopad/PACKAGEPIN:out  IO_PAD                  2353   7161               FALL  1       
I2C2_SCL:out                         MyI2C                   0      7161               FALL  1       

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : I2C2_SCL:out
Clock Port         : SB_I2C_INST_LT/SCLO
Clock Reference    : SB_I2C_INST_LT/SCLO:R
Clock to Out Delay : 7232


Launch Clock Path Delay           0
+ Clock To Q Delay                0
+ Data Path Delay              7232
---------------------------- ------
Clock To Out Delay             7232

Launch Clock Path
pin name  model name  delay  cummulative delay  edge  Fanout  
--------  ----------  -----  -----------------  ----  ------  

Data Path
pin name                             model name              delay  cummulative delay  edge  Fanout  
-----------------------------------  ----------------------  -----  -----------------  ----  ------  
SB_I2C_INST_LT/SCLO                  SB_I2C                  0      0                  RISE  1       
I__65/I                              Odrv12                  0      0                  RISE  1       
I__65/O                              Odrv12                  1073   1073               RISE  1       
I__66/I                              Span12Mux_h             0      1073               RISE  1       
I__66/O                              Span12Mux_h             1073   2146               RISE  1       
I__67/I                              Span12Mux_s2_v          0      2146               RISE  1       
I__67/O                              Span12Mux_s2_v          278    2424               RISE  1       
I__68/I                              LocalMux                0      2424               RISE  1       
I__68/O                              LocalMux                1099   3523               RISE  1       
I__69/I                              IoInMux                 0      3523               RISE  1       
I__69/O                              IoInMux                 662    4185               RISE  1       
I2C2_SCL_iobuf_preio/DOUT0           PRE_IO_PIN_TYPE_101001  0      4185               RISE  1       
I2C2_SCL_iobuf_preio/PADOUT          PRE_IO_PIN_TYPE_101001  755    4940               RISE  1       
I2C2_SCL_iobuf_iopad/DIN             IO_PAD                  0      4940               RISE  1       
I2C2_SCL_iobuf_iopad/PACKAGEPIN:out  IO_PAD                  2292   7232               RISE  1       
I2C2_SCL:out                         MyI2C                   0      7232               RISE  1       

6.5.2::Path details for port: I2C2_SDA:out
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : I2C2_SDA:out
Clock Port         : SB_I2C_INST_LT/SCLO
Clock Reference    : SB_I2C_INST_LT/SCLO:R
Clock to Out Delay : 8990


Launch Clock Path Delay           0
+ Clock To Q Delay             1798
+ Data Path Delay              7192
---------------------------- ------
Clock To Out Delay             8990

Launch Clock Path
pin name             model name  delay  cummulative delay  edge  Fanout  
-------------------  ----------  -----  -----------------  ----  ------  
SB_I2C_INST_LT/SCLO  SB_I2C      0      0                  RISE  1       

Data Path
pin name                             model name              delay  cummulative delay  edge  Fanout  
-----------------------------------  ----------------------  -----  -----------------  ----  ------  
SB_I2C_INST_LT/SDAO                  SB_I2C                  1798   1798               FALL  1       
I__91/I                              Odrv12                  0      1798               FALL  1       
I__91/O                              Odrv12                  1232   3030               FALL  1       
I__92/I                              Span12Mux_h             0      3030               FALL  1       
I__92/O                              Span12Mux_h             1232   4262               FALL  1       
I__93/I                              Span12Mux_s4_v          0      4262               FALL  1       
I__93/O                              Span12Mux_s4_v          411    4672               FALL  1       
I__94/I                              LocalMux                0      4672               FALL  1       
I__94/O                              LocalMux                768    5440               FALL  1       
I__95/I                              IoInMux                 0      5440               FALL  1       
I__95/O                              IoInMux                 503    5944               FALL  1       
I2C2_SDA_iobuf_preio/DOUT0           PRE_IO_PIN_TYPE_101001  0      5944               FALL  1       
I2C2_SDA_iobuf_preio/PADOUT          PRE_IO_PIN_TYPE_101001  755    6699               RISE  1       
I2C2_SDA_iobuf_iopad/DIN             IO_PAD                  0      6699               RISE  1       
I2C2_SDA_iobuf_iopad/PACKAGEPIN:out  IO_PAD                  2292   8990               RISE  1       
I2C2_SDA:out                         MyI2C                   0      8990               RISE  1       

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : I2C2_SDA:out
Clock Port         : SB_I2C_INST_LT/SCLO
Clock Reference    : SB_I2C_INST_LT/SCLO:F
Clock to Out Delay : 10107


Launch Clock Path Delay           0
+ Clock To Q Delay             2915
+ Data Path Delay              7192
---------------------------- ------
Clock To Out Delay            10107

Launch Clock Path
pin name             model name  delay  cummulative delay  edge  Fanout  
-------------------  ----------  -----  -----------------  ----  ------  
SB_I2C_INST_LT/SCLO  SB_I2C      0      0                  FALL  1       

Data Path
pin name                             model name              delay  cummulative delay  edge  Fanout  
-----------------------------------  ----------------------  -----  -----------------  ----  ------  
SB_I2C_INST_LT/SDAO                  SB_I2C                  2915   2915               FALL  1       
I__91/I                              Odrv12                  0      2915               FALL  1       
I__91/O                              Odrv12                  1232   4147               FALL  1       
I__92/I                              Span12Mux_h             0      4147               FALL  1       
I__92/O                              Span12Mux_h             1232   5379               FALL  1       
I__93/I                              Span12Mux_s4_v          0      5379               FALL  1       
I__93/O                              Span12Mux_s4_v          411    5790               FALL  1       
I__94/I                              LocalMux                0      5790               FALL  1       
I__94/O                              LocalMux                768    6558               FALL  1       
I__95/I                              IoInMux                 0      6558               FALL  1       
I__95/O                              IoInMux                 503    7061               FALL  1       
I2C2_SDA_iobuf_preio/DOUT0           PRE_IO_PIN_TYPE_101001  0      7061               FALL  1       
I2C2_SDA_iobuf_preio/PADOUT          PRE_IO_PIN_TYPE_101001  755    7816               RISE  1       
I2C2_SDA_iobuf_iopad/DIN             IO_PAD                  0      7816               RISE  1       
I2C2_SDA_iobuf_iopad/PACKAGEPIN:out  IO_PAD                  2292   10107              RISE  1       
I2C2_SDA:out                         MyI2C                   0      10107              RISE  1       

6.5.3::Path details for port: I2CPIRQ[0]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : I2CPIRQ[0]
Clock Port         : SBCLKi
Clock Reference    : MyI2C|SBCLKi:R
Clock to Out Delay : 15664


Launch Clock Path Delay        6100
+ Clock To Q Delay             1591
+ Data Path Delay              7973
---------------------------- ------
Clock To Out Delay            15664

Launch Clock Path
pin name                                             model name   delay  cummulative delay  edge  Fanout  
---------------------------------------------------  -----------  -----  -----------------  ----  ------  
SBCLKi                                               MyI2C        0      0                  RISE  1       
SBCLKi_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD       0      0                  RISE  1       
SBCLKi_ibuf_gb_io_iopad/DOUT                         IO_PAD       590    590                RISE  1       
SBCLKi_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF  0      590                RISE  1       
SBCLKi_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF  4371   4961               RISE  1       
I__407/I                                             gio2CtrlBuf  0      4961               RISE  1       
I__407/O                                             gio2CtrlBuf  0      4961               RISE  1       
I__408/I                                             GlobalMux    0      4961               RISE  1       
I__408/O                                             GlobalMux    252    5212               RISE  1       
I__414/I                                             ClkMux       0      5212               RISE  1       
I__414/O                                             ClkMux       887    6100               RISE  1       
SB_I2C_INST_LT/SBCLKI                                SB_I2C       0      6100               RISE  1       

Data Path
pin name                             model name              delay  cummulative delay  edge  Fanout  
-----------------------------------  ----------------------  -----  -----------------  ----  ------  
SB_I2C_INST_LT/I2CIRQ                SB_I2C                  1591   7691               FALL  1       
I__59/I                              Odrv12                  0      7691               FALL  1       
I__59/O                              Odrv12                  1232   8922               FALL  1       
I__60/I                              Span12Mux_h             0      8922               FALL  1       
I__60/O                              Span12Mux_h             1232   10154              FALL  1       
I__61/I                              Sp12to4                 0      10154              FALL  1       
I__61/O                              Sp12to4                 848    11002              FALL  1       
I__62/I                              Span4Mux_s0_v           0      11002              FALL  1       
I__62/O                              Span4Mux_s0_v           344    11346              FALL  1       
I__63/I                              LocalMux                0      11346              FALL  1       
I__63/O                              LocalMux                768    12114              FALL  1       
I__64/I                              IoInMux                 0      12114              FALL  1       
I__64/O                              IoInMux                 503    12618              FALL  1       
I2CPIRQ_obuf_0_preio/DOUT0           PRE_IO_PIN_TYPE_011001  0      12618              FALL  1       
I2CPIRQ_obuf_0_preio/PADOUT          PRE_IO_PIN_TYPE_011001  755    13373              RISE  1       
I2CPIRQ_obuf_0_iopad/DIN             IO_PAD                  0      13373              RISE  1       
I2CPIRQ_obuf_0_iopad/PACKAGEPIN:out  IO_PAD                  2292   15664              RISE  1       
I2CPIRQ[0]                           MyI2C                   0      15664              RISE  1       

6.5.4::Path details for port: I2CPWKUP[0]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : I2CPWKUP[0]
Clock Port         : SBCLKi
Clock Reference    : MyI2C|SBCLKi:R
Clock to Out Delay : 18187


Launch Clock Path Delay        6100
+ Clock To Q Delay             2167
+ Data Path Delay              9920
---------------------------- ------
Clock To Out Delay            18187

Launch Clock Path
pin name                                             model name   delay  cummulative delay  edge  Fanout  
---------------------------------------------------  -----------  -----  -----------------  ----  ------  
SBCLKi                                               MyI2C        0      0                  RISE  1       
SBCLKi_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD       0      0                  RISE  1       
SBCLKi_ibuf_gb_io_iopad/DOUT                         IO_PAD       590    590                RISE  1       
SBCLKi_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF  0      590                RISE  1       
SBCLKi_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF  4371   4961               RISE  1       
I__407/I                                             gio2CtrlBuf  0      4961               RISE  1       
I__407/O                                             gio2CtrlBuf  0      4961               RISE  1       
I__408/I                                             GlobalMux    0      4961               RISE  1       
I__408/O                                             GlobalMux    252    5212               RISE  1       
I__414/I                                             ClkMux       0      5212               RISE  1       
I__414/O                                             ClkMux       887    6100               RISE  1       
SB_I2C_INST_LT/SBCLKI                                SB_I2C       0      6100               RISE  1       

Data Path
pin name                              model name              delay  cummulative delay  edge  Fanout  
------------------------------------  ----------------------  -----  -----------------  ----  ------  
SB_I2C_INST_LT/I2CWKUP                SB_I2C                  2167   8267               FALL  1       
I__70/I                               Odrv12                  0      8267               FALL  1       
I__70/O                               Odrv12                  1232   9498               FALL  1       
I__71/I                               Span12Mux_v             0      9498               FALL  1       
I__71/O                               Span12Mux_v             1073   10571              FALL  1       
I__72/I                               Span12Mux_h             0      10571              FALL  1       
I__72/O                               Span12Mux_h             1232   11803              FALL  1       
I__73/I                               Span12Mux_h             0      11803              FALL  1       
I__73/O                               Span12Mux_h             1232   13035              FALL  1       
I__74/I                               Span12Mux_s9_v          0      13035              FALL  1       
I__74/O                               Span12Mux_s9_v          834    13869              FALL  1       
I__75/I                               LocalMux                0      13869              FALL  1       
I__75/O                               LocalMux                768    14637              FALL  1       
I__76/I                               IoInMux                 0      14637              FALL  1       
I__76/O                               IoInMux                 503    15141              FALL  1       
I2CPWKUP_obuf_0_preio/DOUT0           PRE_IO_PIN_TYPE_011001  0      15141              FALL  1       
I2CPWKUP_obuf_0_preio/PADOUT          PRE_IO_PIN_TYPE_011001  755    15896              RISE  1       
I2CPWKUP_obuf_0_iopad/DIN             IO_PAD                  0      15896              RISE  1       
I2CPWKUP_obuf_0_iopad/PACKAGEPIN:out  IO_PAD                  2292   18187              RISE  1       
I2CPWKUP[0]                           MyI2C                   0      18187              RISE  1       

6.5.5::Path details for port: IPDONE    
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : IPDONE
Clock Port         : SBCLKi
Clock Reference    : MyI2C|SBCLKi:R
Clock to Out Delay : 16775


Launch Clock Path Delay        6100
+ Clock To Q Delay             1391
+ Data Path Delay              9285
---------------------------- ------
Clock To Out Delay            16775

Launch Clock Path
pin name                                             model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
SBCLKi                                               MyI2C                      0      0                  RISE  1       
SBCLKi_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
SBCLKi_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
SBCLKi_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
SBCLKi_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                4371   4961               RISE  1       
I__407/I                                             gio2CtrlBuf                0      4961               RISE  1       
I__407/O                                             gio2CtrlBuf                0      4961               RISE  1       
I__408/I                                             GlobalMux                  0      4961               RISE  1       
I__408/O                                             GlobalMux                  252    5212               RISE  1       
I__413/I                                             ClkMux                     0      5212               RISE  1       
I__413/O                                             ClkMux                     887    6100               RISE  1       
IPDONE_i_LC_1_29_6/clk                               LogicCell40_SEQ_MODE_1010  0      6100               RISE  1       

Data Path
pin name                          model name                 delay  cummulative delay  edge  Fanout  
--------------------------------  -------------------------  -----  -----------------  ----  ------  
IPDONE_i_LC_1_29_6/lcout          LogicCell40_SEQ_MODE_1010  1391   7490               RISE  13      
I__266/I                          Odrv12                     0      7490               RISE  1       
I__266/O                          Odrv12                     1073   8563               RISE  1       
I__278/I                          Span12Mux_v                0      8563               RISE  1       
I__278/O                          Span12Mux_v                980    9543               RISE  1       
I__285/I                          Span12Mux_v                0      9543               RISE  1       
I__285/O                          Span12Mux_v                980    10523              RISE  1       
I__287/I                          Span12Mux_h                0      10523              RISE  1       
I__287/O                          Span12Mux_h                1073   11596              RISE  1       
I__289/I                          Span12Mux_s4_v             0      11596              RISE  1       
I__289/O                          Span12Mux_s4_v             371    11967              RISE  1       
I__290/I                          LocalMux                   0      11967              RISE  1       
I__290/O                          LocalMux                   1099   13066              RISE  1       
I__291/I                          IoInMux                    0      13066              RISE  1       
I__291/O                          IoInMux                    662    13729              RISE  1       
IPDONE_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      13729              RISE  1       
IPDONE_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     755    14484              RISE  1       
IPDONE_obuf_iopad/DIN             IO_PAD                     0      14484              RISE  1       
IPDONE_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2292   16775              RISE  1       
IPDONE                            MyI2C                      0      16775              RISE  1       

6.5.6::Path details for port: SBACKo    
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : SBACKo
Clock Port         : SBCLKi
Clock Reference    : MyI2C|SBCLKi:R
Clock to Out Delay : 20877


Launch Clock Path Delay        6100
+ Clock To Q Delay             1281
+ Data Path Delay             13496
---------------------------- ------
Clock To Out Delay            20877

Launch Clock Path
pin name                                             model name   delay  cummulative delay  edge  Fanout  
---------------------------------------------------  -----------  -----  -----------------  ----  ------  
SBCLKi                                               MyI2C        0      0                  RISE  1       
SBCLKi_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD       0      0                  RISE  1       
SBCLKi_ibuf_gb_io_iopad/DOUT                         IO_PAD       590    590                RISE  1       
SBCLKi_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF  0      590                RISE  1       
SBCLKi_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF  4371   4961               RISE  1       
I__407/I                                             gio2CtrlBuf  0      4961               RISE  1       
I__407/O                                             gio2CtrlBuf  0      4961               RISE  1       
I__408/I                                             GlobalMux    0      4961               RISE  1       
I__408/O                                             GlobalMux    252    5212               RISE  1       
I__414/I                                             ClkMux       0      5212               RISE  1       
I__414/O                                             ClkMux       887    6100               RISE  1       
SB_I2C_INST_LT/SBCLKI                                SB_I2C       0      6100               RISE  1       

Data Path
pin name                          model name                 delay  cummulative delay  edge  Fanout  
--------------------------------  -------------------------  -----  -----------------  ----  ------  
SB_I2C_INST_LT/SBACKO             SB_I2C                     1281   7381               FALL  4       
I__246/I                          Odrv12                     0      7381               FALL  1       
I__246/O                          Odrv12                     1232   8613               FALL  1       
I__249/I                          Span12Mux_v                0      8613               FALL  1       
I__249/O                          Span12Mux_v                1073   9685               FALL  1       
I__252/I                          Span12Mux_v                0      9685               FALL  1       
I__252/O                          Span12Mux_v                1073   10758              FALL  1       
I__256/I                          LocalMux                   0      10758              FALL  1       
I__256/O                          LocalMux                   768    11526              FALL  1       
I__258/I                          InMux                      0      11526              FALL  1       
I__258/O                          InMux                      503    12030              FALL  1       
SBACKo_obuf_RNO_LC_10_11_4/in3    LogicCell40_SEQ_MODE_0000  0      12030              FALL  1       
SBACKo_obuf_RNO_LC_10_11_4/lcout  LogicCell40_SEQ_MODE_0000  861    12891              RISE  1       
I__238/I                          Odrv12                     0      12891              RISE  1       
I__238/O                          Odrv12                     1073   13963              RISE  1       
I__239/I                          Span12Mux_h                0      13963              RISE  1       
I__239/O                          Span12Mux_h                1073   15036              RISE  1       
I__240/I                          Sp12to4                    0      15036              RISE  1       
I__240/O                          Sp12to4                    596    15632              RISE  1       
I__241/I                          Span4Mux_s2_v              0      15632              RISE  1       
I__241/O                          Span4Mux_s2_v              437    16069              RISE  1       
I__242/I                          LocalMux                   0      16069              RISE  1       
I__242/O                          LocalMux                   1099   17169              RISE  1       
I__243/I                          IoInMux                    0      17169              RISE  1       
I__243/O                          IoInMux                    662    17831              RISE  1       
SBACKo_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      17831              RISE  1       
SBACKo_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     755    18586              RISE  1       
SBACKo_obuf_iopad/DIN             IO_PAD                     0      18586              RISE  1       
SBACKo_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2292   20877              RISE  1       
SBACKo                            MyI2C                      0      20877              RISE  1       


 =====================================================================
                    End of Path Details for Datasheet
 #####################################################################

##################################################################### 
                    Detailed Setup Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : trans_count_4_LC_2_29_4/lcout
Path End         : SB_I2C_INST_LT/SBADRI2
Capture Clock    : SB_I2C_INST_LT/SBCLKI
Setup Constraint : 5680p
Path slack       : -8235p

Capture Clock Arrival Time (MyI2C|SBCLKi:R#2)    5680
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       6100
- Setup Time                                    -2577
---------------------------------------------   ----- 
End-of-path required time (ps)                   9202

Launch Clock Arrival Time (MyI2C|SBCLKi:R#1)       0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       6100
+ Clock To Q                                    1391
+ Data Path Delay                               9947
--------------------------------------------   ----- 
End-of-path arrival time (ps)                  17437
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
SBCLKi                                               MyI2C                          0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__407/I                                             gio2CtrlBuf                    0              4961  RISE       1
I__407/O                                             gio2CtrlBuf                    0              4961  RISE       1
I__408/I                                             GlobalMux                      0              4961  RISE       1
I__408/O                                             GlobalMux                    252              5212  RISE       1
I__412/I                                             ClkMux                         0              5212  RISE       1
I__412/O                                             ClkMux                       887              6100  RISE       1
trans_count_4_LC_2_29_4/clk                          LogicCell40_SEQ_MODE_1010      0              6100  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
trans_count_4_LC_2_29_4/lcout           LogicCell40_SEQ_MODE_1010   1391              7490  -8235  RISE       4
I__330/I                                LocalMux                       0              7490  -8235  RISE       1
I__330/O                                LocalMux                    1099              8590  -8235  RISE       1
I__334/I                                InMux                          0              8590  -8235  RISE       1
I__334/O                                InMux                        662              9252  -8235  RISE       1
trans_count_RNINGJQ_3_LC_1_29_3/in1     LogicCell40_SEQ_MODE_0000      0              9252  -8235  RISE       1
trans_count_RNINGJQ_3_LC_1_29_3/lcout   LogicCell40_SEQ_MODE_0000   1179             10431  -8235  RISE       4
I__186/I                                LocalMux                       0             10431  -8235  RISE       1
I__186/O                                LocalMux                    1099             11530  -8235  RISE       1
I__189/I                                InMux                          0             11530  -8235  RISE       1
I__189/O                                InMux                        662             12192  -8235  RISE       1
trans_count_RNIFH7N1_0_LC_1_29_7/in3    LogicCell40_SEQ_MODE_0000      0             12192  -8235  RISE       1
trans_count_RNIFH7N1_0_LC_1_29_7/lcout  LogicCell40_SEQ_MODE_0000    861             13053  -8235  RISE       3
I__212/I                                LocalMux                       0             13053  -8235  RISE       1
I__212/O                                LocalMux                    1099             14152  -8235  RISE       1
I__213/I                                InMux                          0             14152  -8235  RISE       1
I__213/O                                InMux                        662             14815  -8235  RISE       1
SB_I2C_INST_LT_RNO_3_LC_1_30_1/in3      LogicCell40_SEQ_MODE_0000      0             14815  -8235  RISE       1
SB_I2C_INST_LT_RNO_3_LC_1_30_1/lcout    LogicCell40_SEQ_MODE_0000    861             15676  -8235  RISE       1
I__137/I                                LocalMux                       0             15676  -8235  RISE       1
I__137/O                                LocalMux                    1099             16775  -8235  RISE       1
I__138/I                                InMux                          0             16775  -8235  RISE       1
I__138/O                                InMux                        662             17437  -8235  RISE       1
SB_I2C_INST_LT/SBADRI2                  SB_I2C                         0             17437  -8235  RISE       1

Capture Clock Path
pin name                                             model name   delay  cumulative delay  edge  Fanout
---------------------------------------------------  -----------  -----  ----------------  ----  ------
SBCLKi                                               MyI2C            0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD           0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/DOUT                         IO_PAD         590               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF      0               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF   4371              4961  RISE       1
I__407/I                                             gio2CtrlBuf      0              4961  RISE       1
I__407/O                                             gio2CtrlBuf      0              4961  RISE       1
I__408/I                                             GlobalMux        0              4961  RISE       1
I__408/O                                             GlobalMux      252              5212  RISE       1
I__414/I                                             ClkMux           0              5212  RISE       1
I__414/O                                             ClkMux         887              6100  RISE       1
SB_I2C_INST_LT/SBCLKI                                SB_I2C           0              6100  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : trans_count_4_LC_2_29_4/lcout
Path End         : SB_I2C_INST_LT/SBADRI3
Capture Clock    : SB_I2C_INST_LT/SBCLKI
Setup Constraint : 5680p
Path slack       : -6829p

Capture Clock Arrival Time (MyI2C|SBCLKi:R#2)    5680
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       6100
- Setup Time                                    -2589
---------------------------------------------   ----- 
End-of-path required time (ps)                   9191

Launch Clock Arrival Time (MyI2C|SBCLKi:R#1)       0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       6100
+ Clock To Q                                    1391
+ Data Path Delay                               8530
--------------------------------------------   ----- 
End-of-path arrival time (ps)                  16020
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
SBCLKi                                               MyI2C                          0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__407/I                                             gio2CtrlBuf                    0              4961  RISE       1
I__407/O                                             gio2CtrlBuf                    0              4961  RISE       1
I__408/I                                             GlobalMux                      0              4961  RISE       1
I__408/O                                             GlobalMux                    252              5212  RISE       1
I__412/I                                             ClkMux                         0              5212  RISE       1
I__412/O                                             ClkMux                       887              6100  RISE       1
trans_count_4_LC_2_29_4/clk                          LogicCell40_SEQ_MODE_1010      0              6100  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
trans_count_4_LC_2_29_4/lcout           LogicCell40_SEQ_MODE_1010   1391              7490  -8235  RISE       4
I__330/I                                LocalMux                       0              7490  -8235  RISE       1
I__330/O                                LocalMux                    1099              8590  -8235  RISE       1
I__334/I                                InMux                          0              8590  -8235  RISE       1
I__334/O                                InMux                        662              9252  -8235  RISE       1
trans_count_RNINGJQ_3_LC_1_29_3/in1     LogicCell40_SEQ_MODE_0000      0              9252  -8235  RISE       1
trans_count_RNINGJQ_3_LC_1_29_3/ltout   LogicCell40_SEQ_MODE_0000    887             10139  -6829  FALL       1
I__144/I                                CascadeMux                     0             10139  -6829  FALL       1
I__144/O                                CascadeMux                     0             10139  -6829  FALL       1
trans_count_RNIH7T71_2_LC_1_29_4/in2    LogicCell40_SEQ_MODE_0000      0             10139  -6829  FALL       1
trans_count_RNIH7T71_2_LC_1_29_4/lcout  LogicCell40_SEQ_MODE_0000   1179             11318  -6829  RISE       5
I__195/I                                LocalMux                       0             11318  -6829  RISE       1
I__195/O                                LocalMux                    1099             12417  -6829  RISE       1
I__197/I                                InMux                          0             12417  -6829  RISE       1
I__197/O                                InMux                        662             13080  -6829  RISE       1
I__201/I                                CascadeMux                     0             13080  -6829  RISE       1
I__201/O                                CascadeMux                     0             13080  -6829  RISE       1
SB_I2C_INST_LT_RNO_2_LC_1_30_0/in2      LogicCell40_SEQ_MODE_0000      0             13080  -6829  RISE       1
SB_I2C_INST_LT_RNO_2_LC_1_30_0/lcout    LogicCell40_SEQ_MODE_0000   1179             14258  -6829  RISE       1
I__139/I                                LocalMux                       0             14258  -6829  RISE       1
I__139/O                                LocalMux                    1099             15358  -6829  RISE       1
I__140/I                                InMux                          0             15358  -6829  RISE       1
I__140/O                                InMux                        662             16020  -6829  RISE       1
SB_I2C_INST_LT/SBADRI3                  SB_I2C                         0             16020  -6829  RISE       1

Capture Clock Path
pin name                                             model name   delay  cumulative delay  edge  Fanout
---------------------------------------------------  -----------  -----  ----------------  ----  ------
SBCLKi                                               MyI2C            0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD           0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/DOUT                         IO_PAD         590               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF      0               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF   4371              4961  RISE       1
I__407/I                                             gio2CtrlBuf      0              4961  RISE       1
I__407/O                                             gio2CtrlBuf      0              4961  RISE       1
I__408/I                                             GlobalMux        0              4961  RISE       1
I__408/O                                             GlobalMux      252              5212  RISE       1
I__414/I                                             ClkMux           0              5212  RISE       1
I__414/O                                             ClkMux         887              6100  RISE       1
SB_I2C_INST_LT/SBCLKI                                SB_I2C           0              6100  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : trans_count_4_LC_2_29_4/lcout
Path End         : SB_I2C_INST_LT/SBDATI4
Capture Clock    : SB_I2C_INST_LT/SBCLKI
Setup Constraint : 5680p
Path slack       : -6811p

Capture Clock Arrival Time (MyI2C|SBCLKi:R#2)    5680
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       6100
- Setup Time                                     -770
---------------------------------------------   ----- 
End-of-path required time (ps)                  11010

Launch Clock Arrival Time (MyI2C|SBCLKi:R#1)       0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       6100
+ Clock To Q                                    1391
+ Data Path Delay                              10331
--------------------------------------------   ----- 
End-of-path arrival time (ps)                  17821
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
SBCLKi                                               MyI2C                          0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__407/I                                             gio2CtrlBuf                    0              4961  RISE       1
I__407/O                                             gio2CtrlBuf                    0              4961  RISE       1
I__408/I                                             GlobalMux                      0              4961  RISE       1
I__408/O                                             GlobalMux                    252              5212  RISE       1
I__412/I                                             ClkMux                         0              5212  RISE       1
I__412/O                                             ClkMux                       887              6100  RISE       1
trans_count_4_LC_2_29_4/clk                          LogicCell40_SEQ_MODE_1010      0              6100  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
trans_count_4_LC_2_29_4/lcout           LogicCell40_SEQ_MODE_1010   1391              7490  -8235  RISE       4
I__330/I                                LocalMux                       0              7490  -8235  RISE       1
I__330/O                                LocalMux                    1099              8590  -8235  RISE       1
I__334/I                                InMux                          0              8590  -8235  RISE       1
I__334/O                                InMux                        662              9252  -8235  RISE       1
trans_count_RNINGJQ_3_LC_1_29_3/in1     LogicCell40_SEQ_MODE_0000      0              9252  -8235  RISE       1
trans_count_RNINGJQ_3_LC_1_29_3/lcout   LogicCell40_SEQ_MODE_0000   1179             10431  -8235  RISE       4
I__186/I                                LocalMux                       0             10431  -8235  RISE       1
I__186/O                                LocalMux                    1099             11530  -8235  RISE       1
I__189/I                                InMux                          0             11530  -8235  RISE       1
I__189/O                                InMux                        662             12192  -8235  RISE       1
trans_count_RNIFH7N1_0_LC_1_29_7/in3    LogicCell40_SEQ_MODE_0000      0             12192  -8235  RISE       1
trans_count_RNIFH7N1_0_LC_1_29_7/lcout  LogicCell40_SEQ_MODE_0000    861             13053  -8235  RISE       3
I__212/I                                LocalMux                       0             13053  -8235  RISE       1
I__212/O                                LocalMux                    1099             14152  -8235  RISE       1
I__215/I                                InMux                          0             14152  -6811  RISE       1
I__215/O                                InMux                        662             14815  -6811  RISE       1
SB_I2C_INST_LT_RNO_7_LC_1_30_2/in0      LogicCell40_SEQ_MODE_0000      0             14815  -6811  RISE       1
SB_I2C_INST_LT_RNO_7_LC_1_30_2/lcout    LogicCell40_SEQ_MODE_0000   1245             16060  -6811  RISE       1
I__216/I                                LocalMux                       0             16060  -6811  RISE       1
I__216/O                                LocalMux                    1099             17159  -6811  RISE       1
I__217/I                                InMux                          0             17159  -6811  RISE       1
I__217/O                                InMux                        662             17821  -6811  RISE       1
SB_I2C_INST_LT/SBDATI4                  SB_I2C                         0             17821  -6811  RISE       1

Capture Clock Path
pin name                                             model name   delay  cumulative delay  edge  Fanout
---------------------------------------------------  -----------  -----  ----------------  ----  ------
SBCLKi                                               MyI2C            0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD           0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/DOUT                         IO_PAD         590               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF      0               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF   4371              4961  RISE       1
I__407/I                                             gio2CtrlBuf      0              4961  RISE       1
I__407/O                                             gio2CtrlBuf      0              4961  RISE       1
I__408/I                                             GlobalMux        0              4961  RISE       1
I__408/O                                             GlobalMux      252              5212  RISE       1
I__414/I                                             ClkMux           0              5212  RISE       1
I__414/O                                             ClkMux         887              6100  RISE       1
SB_I2C_INST_LT/SBCLKI                                SB_I2C           0              6100  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : trans_count_4_LC_2_29_4/lcout
Path End         : SB_I2C_INST_LT/SBADRI1
Capture Clock    : SB_I2C_INST_LT/SBCLKI
Setup Constraint : 5680p
Path slack       : -6809p

Capture Clock Arrival Time (MyI2C|SBCLKi:R#2)    5680
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       6100
- Setup Time                                    -2502
---------------------------------------------   ----- 
End-of-path required time (ps)                   9277

Launch Clock Arrival Time (MyI2C|SBCLKi:R#1)       0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       6100
+ Clock To Q                                    1391
+ Data Path Delay                               8596
--------------------------------------------   ----- 
End-of-path arrival time (ps)                  16086
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
SBCLKi                                               MyI2C                          0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__407/I                                             gio2CtrlBuf                    0              4961  RISE       1
I__407/O                                             gio2CtrlBuf                    0              4961  RISE       1
I__408/I                                             GlobalMux                      0              4961  RISE       1
I__408/O                                             GlobalMux                    252              5212  RISE       1
I__412/I                                             ClkMux                         0              5212  RISE       1
I__412/O                                             ClkMux                       887              6100  RISE       1
trans_count_4_LC_2_29_4/clk                          LogicCell40_SEQ_MODE_1010      0              6100  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
trans_count_4_LC_2_29_4/lcout           LogicCell40_SEQ_MODE_1010   1391              7490  -8235  RISE       4
I__330/I                                LocalMux                       0              7490  -8235  RISE       1
I__330/O                                LocalMux                    1099              8590  -8235  RISE       1
I__334/I                                InMux                          0              8590  -8235  RISE       1
I__334/O                                InMux                        662              9252  -8235  RISE       1
trans_count_RNINGJQ_3_LC_1_29_3/in1     LogicCell40_SEQ_MODE_0000      0              9252  -8235  RISE       1
trans_count_RNINGJQ_3_LC_1_29_3/ltout   LogicCell40_SEQ_MODE_0000    887             10139  -6829  FALL       1
I__144/I                                CascadeMux                     0             10139  -6829  FALL       1
I__144/O                                CascadeMux                     0             10139  -6829  FALL       1
trans_count_RNIH7T71_2_LC_1_29_4/in2    LogicCell40_SEQ_MODE_0000      0             10139  -6829  FALL       1
trans_count_RNIH7T71_2_LC_1_29_4/lcout  LogicCell40_SEQ_MODE_0000   1179             11318  -6829  RISE       5
I__195/I                                LocalMux                       0             11318  -6829  RISE       1
I__195/O                                LocalMux                    1099             12417  -6829  RISE       1
I__198/I                                InMux                          0             12417  -6809  RISE       1
I__198/O                                InMux                        662             13080  -6809  RISE       1
SB_I2C_INST_LT_RNO_4_LC_1_30_4/in0      LogicCell40_SEQ_MODE_0000      0             13080  -6809  RISE       1
SB_I2C_INST_LT_RNO_4_LC_1_30_4/lcout    LogicCell40_SEQ_MODE_0000   1245             14325  -6809  RISE       1
I__193/I                                LocalMux                       0             14325  -6809  RISE       1
I__193/O                                LocalMux                    1099             15424  -6809  RISE       1
I__194/I                                InMux                          0             15424  -6809  RISE       1
I__194/O                                InMux                        662             16086  -6809  RISE       1
SB_I2C_INST_LT/SBADRI1                  SB_I2C                         0             16086  -6809  RISE       1

Capture Clock Path
pin name                                             model name   delay  cumulative delay  edge  Fanout
---------------------------------------------------  -----------  -----  ----------------  ----  ------
SBCLKi                                               MyI2C            0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD           0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/DOUT                         IO_PAD         590               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF      0               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF   4371              4961  RISE       1
I__407/I                                             gio2CtrlBuf      0              4961  RISE       1
I__407/O                                             gio2CtrlBuf      0              4961  RISE       1
I__408/I                                             GlobalMux        0              4961  RISE       1
I__408/O                                             GlobalMux      252              5212  RISE       1
I__414/I                                             ClkMux           0              5212  RISE       1
I__414/O                                             ClkMux         887              6100  RISE       1
SB_I2C_INST_LT/SBCLKI                                SB_I2C           0              6100  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : trans_count_4_LC_2_29_4/lcout
Path End         : SB_I2C_INST_LT/SBDATI2
Capture Clock    : SB_I2C_INST_LT/SBCLKI
Setup Constraint : 5680p
Path slack       : -6665p

Capture Clock Arrival Time (MyI2C|SBCLKi:R#2)    5680
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       6100
- Setup Time                                    -1007
---------------------------------------------   ----- 
End-of-path required time (ps)                  10772

Launch Clock Arrival Time (MyI2C|SBCLKi:R#1)       0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       6100
+ Clock To Q                                    1391
+ Data Path Delay                               9947
--------------------------------------------   ----- 
End-of-path arrival time (ps)                  17437
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
SBCLKi                                               MyI2C                          0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__407/I                                             gio2CtrlBuf                    0              4961  RISE       1
I__407/O                                             gio2CtrlBuf                    0              4961  RISE       1
I__408/I                                             GlobalMux                      0              4961  RISE       1
I__408/O                                             GlobalMux                    252              5212  RISE       1
I__412/I                                             ClkMux                         0              5212  RISE       1
I__412/O                                             ClkMux                       887              6100  RISE       1
trans_count_4_LC_2_29_4/clk                          LogicCell40_SEQ_MODE_1010      0              6100  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
trans_count_4_LC_2_29_4/lcout           LogicCell40_SEQ_MODE_1010   1391              7490  -8235  RISE       4
I__330/I                                LocalMux                       0              7490  -8235  RISE       1
I__330/O                                LocalMux                    1099              8590  -8235  RISE       1
I__334/I                                InMux                          0              8590  -8235  RISE       1
I__334/O                                InMux                        662              9252  -8235  RISE       1
trans_count_RNINGJQ_3_LC_1_29_3/in1     LogicCell40_SEQ_MODE_0000      0              9252  -8235  RISE       1
trans_count_RNINGJQ_3_LC_1_29_3/lcout   LogicCell40_SEQ_MODE_0000   1179             10431  -8235  RISE       4
I__186/I                                LocalMux                       0             10431  -8235  RISE       1
I__186/O                                LocalMux                    1099             11530  -8235  RISE       1
I__189/I                                InMux                          0             11530  -8235  RISE       1
I__189/O                                InMux                        662             12192  -8235  RISE       1
trans_count_RNIFH7N1_0_LC_1_29_7/in3    LogicCell40_SEQ_MODE_0000      0             12192  -8235  RISE       1
trans_count_RNIFH7N1_0_LC_1_29_7/lcout  LogicCell40_SEQ_MODE_0000    861             13053  -8235  RISE       3
I__212/I                                LocalMux                       0             13053  -8235  RISE       1
I__212/O                                LocalMux                    1099             14152  -8235  RISE       1
I__214/I                                InMux                          0             14152  -6665  RISE       1
I__214/O                                InMux                        662             14815  -6665  RISE       1
trans_count_RNI0P4V2_0_LC_1_30_3/in3    LogicCell40_SEQ_MODE_0000      0             14815  -6665  RISE       1
trans_count_RNI0P4V2_0_LC_1_30_3/lcout  LogicCell40_SEQ_MODE_0000    861             15676  -6665  RISE       5
I__203/I                                LocalMux                       0             15676  -6665  RISE       1
I__203/O                                LocalMux                    1099             16775  -6665  RISE       1
I__207/I                                InMux                          0             16775  -6665  RISE       1
I__207/O                                InMux                        662             17437  -6665  RISE       1
SB_I2C_INST_LT/SBDATI2                  SB_I2C                         0             17437  -6665  RISE       1

Capture Clock Path
pin name                                             model name   delay  cumulative delay  edge  Fanout
---------------------------------------------------  -----------  -----  ----------------  ----  ------
SBCLKi                                               MyI2C            0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD           0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/DOUT                         IO_PAD         590               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF      0               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF   4371              4961  RISE       1
I__407/I                                             gio2CtrlBuf      0              4961  RISE       1
I__407/O                                             gio2CtrlBuf      0              4961  RISE       1
I__408/I                                             GlobalMux        0              4961  RISE       1
I__408/O                                             GlobalMux      252              5212  RISE       1
I__414/I                                             ClkMux           0              5212  RISE       1
I__414/O                                             ClkMux         887              6100  RISE       1
SB_I2C_INST_LT/SBCLKI                                SB_I2C           0              6100  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : trans_count_4_LC_2_29_4/lcout
Path End         : SB_I2C_INST_LT/SBADRI7
Capture Clock    : SB_I2C_INST_LT/SBCLKI
Setup Constraint : 5680p
Path slack       : -6575p

Capture Clock Arrival Time (MyI2C|SBCLKi:R#2)    5680
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       6100
- Setup Time                                     -918
---------------------------------------------   ----- 
End-of-path required time (ps)                  10862

Launch Clock Arrival Time (MyI2C|SBCLKi:R#1)       0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       6100
+ Clock To Q                                    1391
+ Data Path Delay                               9947
--------------------------------------------   ----- 
End-of-path arrival time (ps)                  17437
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
SBCLKi                                               MyI2C                          0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__407/I                                             gio2CtrlBuf                    0              4961  RISE       1
I__407/O                                             gio2CtrlBuf                    0              4961  RISE       1
I__408/I                                             GlobalMux                      0              4961  RISE       1
I__408/O                                             GlobalMux                    252              5212  RISE       1
I__412/I                                             ClkMux                         0              5212  RISE       1
I__412/O                                             ClkMux                       887              6100  RISE       1
trans_count_4_LC_2_29_4/clk                          LogicCell40_SEQ_MODE_1010      0              6100  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
trans_count_4_LC_2_29_4/lcout           LogicCell40_SEQ_MODE_1010   1391              7490  -8235  RISE       4
I__330/I                                LocalMux                       0              7490  -8235  RISE       1
I__330/O                                LocalMux                    1099              8590  -8235  RISE       1
I__334/I                                InMux                          0              8590  -8235  RISE       1
I__334/O                                InMux                        662              9252  -8235  RISE       1
trans_count_RNINGJQ_3_LC_1_29_3/in1     LogicCell40_SEQ_MODE_0000      0              9252  -8235  RISE       1
trans_count_RNINGJQ_3_LC_1_29_3/lcout   LogicCell40_SEQ_MODE_0000   1179             10431  -8235  RISE       4
I__186/I                                LocalMux                       0             10431  -8235  RISE       1
I__186/O                                LocalMux                    1099             11530  -8235  RISE       1
I__189/I                                InMux                          0             11530  -8235  RISE       1
I__189/O                                InMux                        662             12192  -8235  RISE       1
trans_count_RNIFH7N1_0_LC_1_29_7/in3    LogicCell40_SEQ_MODE_0000      0             12192  -8235  RISE       1
trans_count_RNIFH7N1_0_LC_1_29_7/lcout  LogicCell40_SEQ_MODE_0000    861             13053  -8235  RISE       3
I__212/I                                LocalMux                       0             13053  -8235  RISE       1
I__212/O                                LocalMux                    1099             14152  -8235  RISE       1
I__214/I                                InMux                          0             14152  -6665  RISE       1
I__214/O                                InMux                        662             14815  -6665  RISE       1
trans_count_RNI0P4V2_0_LC_1_30_3/in3    LogicCell40_SEQ_MODE_0000      0             14815  -6665  RISE       1
trans_count_RNI0P4V2_0_LC_1_30_3/lcout  LogicCell40_SEQ_MODE_0000    861             15676  -6665  RISE       5
I__204/I                                LocalMux                       0             15676  -6575  RISE       1
I__204/O                                LocalMux                    1099             16775  -6575  RISE       1
I__208/I                                InMux                          0             16775  -6575  RISE       1
I__208/O                                InMux                        662             17437  -6575  RISE       1
SB_I2C_INST_LT/SBADRI7                  SB_I2C                         0             17437  -6575  RISE       1

Capture Clock Path
pin name                                             model name   delay  cumulative delay  edge  Fanout
---------------------------------------------------  -----------  -----  ----------------  ----  ------
SBCLKi                                               MyI2C            0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD           0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/DOUT                         IO_PAD         590               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF      0               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF   4371              4961  RISE       1
I__407/I                                             gio2CtrlBuf      0              4961  RISE       1
I__407/O                                             gio2CtrlBuf      0              4961  RISE       1
I__408/I                                             GlobalMux        0              4961  RISE       1
I__408/O                                             GlobalMux      252              5212  RISE       1
I__414/I                                             ClkMux           0              5212  RISE       1
I__414/O                                             ClkMux         887              6100  RISE       1
SB_I2C_INST_LT/SBCLKI                                SB_I2C           0              6100  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : trans_count_4_LC_2_29_4/lcout
Path End         : SB_I2C_INST_LT/SBADRI6
Capture Clock    : SB_I2C_INST_LT/SBCLKI
Setup Constraint : 5680p
Path slack       : -6545p

Capture Clock Arrival Time (MyI2C|SBCLKi:R#2)    5680
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       6100
- Setup Time                                     -888
---------------------------------------------   ----- 
End-of-path required time (ps)                  10892

Launch Clock Arrival Time (MyI2C|SBCLKi:R#1)       0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       6100
+ Clock To Q                                    1391
+ Data Path Delay                               9947
--------------------------------------------   ----- 
End-of-path arrival time (ps)                  17437
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
SBCLKi                                               MyI2C                          0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__407/I                                             gio2CtrlBuf                    0              4961  RISE       1
I__407/O                                             gio2CtrlBuf                    0              4961  RISE       1
I__408/I                                             GlobalMux                      0              4961  RISE       1
I__408/O                                             GlobalMux                    252              5212  RISE       1
I__412/I                                             ClkMux                         0              5212  RISE       1
I__412/O                                             ClkMux                       887              6100  RISE       1
trans_count_4_LC_2_29_4/clk                          LogicCell40_SEQ_MODE_1010      0              6100  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
trans_count_4_LC_2_29_4/lcout           LogicCell40_SEQ_MODE_1010   1391              7490  -8235  RISE       4
I__330/I                                LocalMux                       0              7490  -8235  RISE       1
I__330/O                                LocalMux                    1099              8590  -8235  RISE       1
I__334/I                                InMux                          0              8590  -8235  RISE       1
I__334/O                                InMux                        662              9252  -8235  RISE       1
trans_count_RNINGJQ_3_LC_1_29_3/in1     LogicCell40_SEQ_MODE_0000      0              9252  -8235  RISE       1
trans_count_RNINGJQ_3_LC_1_29_3/lcout   LogicCell40_SEQ_MODE_0000   1179             10431  -8235  RISE       4
I__186/I                                LocalMux                       0             10431  -8235  RISE       1
I__186/O                                LocalMux                    1099             11530  -8235  RISE       1
I__189/I                                InMux                          0             11530  -8235  RISE       1
I__189/O                                InMux                        662             12192  -8235  RISE       1
trans_count_RNIFH7N1_0_LC_1_29_7/in3    LogicCell40_SEQ_MODE_0000      0             12192  -8235  RISE       1
trans_count_RNIFH7N1_0_LC_1_29_7/lcout  LogicCell40_SEQ_MODE_0000    861             13053  -8235  RISE       3
I__212/I                                LocalMux                       0             13053  -8235  RISE       1
I__212/O                                LocalMux                    1099             14152  -8235  RISE       1
I__214/I                                InMux                          0             14152  -6665  RISE       1
I__214/O                                InMux                        662             14815  -6665  RISE       1
trans_count_RNI0P4V2_0_LC_1_30_3/in3    LogicCell40_SEQ_MODE_0000      0             14815  -6665  RISE       1
trans_count_RNI0P4V2_0_LC_1_30_3/lcout  LogicCell40_SEQ_MODE_0000    861             15676  -6665  RISE       5
I__205/I                                LocalMux                       0             15676  -6545  RISE       1
I__205/O                                LocalMux                    1099             16775  -6545  RISE       1
I__209/I                                InMux                          0             16775  -6545  RISE       1
I__209/O                                InMux                        662             17437  -6545  RISE       1
SB_I2C_INST_LT/SBADRI6                  SB_I2C                         0             17437  -6545  RISE       1

Capture Clock Path
pin name                                             model name   delay  cumulative delay  edge  Fanout
---------------------------------------------------  -----------  -----  ----------------  ----  ------
SBCLKi                                               MyI2C            0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD           0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/DOUT                         IO_PAD         590               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF      0               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF   4371              4961  RISE       1
I__407/I                                             gio2CtrlBuf      0              4961  RISE       1
I__407/O                                             gio2CtrlBuf      0              4961  RISE       1
I__408/I                                             GlobalMux        0              4961  RISE       1
I__408/O                                             GlobalMux      252              5212  RISE       1
I__414/I                                             ClkMux           0              5212  RISE       1
I__414/O                                             ClkMux         887              6100  RISE       1
SB_I2C_INST_LT/SBCLKI                                SB_I2C           0              6100  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : trans_count_4_LC_2_29_4/lcout
Path End         : SB_I2C_INST_LT/SBADRI5
Capture Clock    : SB_I2C_INST_LT/SBCLKI
Setup Constraint : 5680p
Path slack       : -6490p

Capture Clock Arrival Time (MyI2C|SBCLKi:R#2)    5680
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       6100
- Setup Time                                     -833
---------------------------------------------   ----- 
End-of-path required time (ps)                  10947

Launch Clock Arrival Time (MyI2C|SBCLKi:R#1)       0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       6100
+ Clock To Q                                    1391
+ Data Path Delay                               9947
--------------------------------------------   ----- 
End-of-path arrival time (ps)                  17437
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
SBCLKi                                               MyI2C                          0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__407/I                                             gio2CtrlBuf                    0              4961  RISE       1
I__407/O                                             gio2CtrlBuf                    0              4961  RISE       1
I__408/I                                             GlobalMux                      0              4961  RISE       1
I__408/O                                             GlobalMux                    252              5212  RISE       1
I__412/I                                             ClkMux                         0              5212  RISE       1
I__412/O                                             ClkMux                       887              6100  RISE       1
trans_count_4_LC_2_29_4/clk                          LogicCell40_SEQ_MODE_1010      0              6100  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
trans_count_4_LC_2_29_4/lcout           LogicCell40_SEQ_MODE_1010   1391              7490  -8235  RISE       4
I__330/I                                LocalMux                       0              7490  -8235  RISE       1
I__330/O                                LocalMux                    1099              8590  -8235  RISE       1
I__334/I                                InMux                          0              8590  -8235  RISE       1
I__334/O                                InMux                        662              9252  -8235  RISE       1
trans_count_RNINGJQ_3_LC_1_29_3/in1     LogicCell40_SEQ_MODE_0000      0              9252  -8235  RISE       1
trans_count_RNINGJQ_3_LC_1_29_3/lcout   LogicCell40_SEQ_MODE_0000   1179             10431  -8235  RISE       4
I__186/I                                LocalMux                       0             10431  -8235  RISE       1
I__186/O                                LocalMux                    1099             11530  -8235  RISE       1
I__189/I                                InMux                          0             11530  -8235  RISE       1
I__189/O                                InMux                        662             12192  -8235  RISE       1
trans_count_RNIFH7N1_0_LC_1_29_7/in3    LogicCell40_SEQ_MODE_0000      0             12192  -8235  RISE       1
trans_count_RNIFH7N1_0_LC_1_29_7/lcout  LogicCell40_SEQ_MODE_0000    861             13053  -8235  RISE       3
I__212/I                                LocalMux                       0             13053  -8235  RISE       1
I__212/O                                LocalMux                    1099             14152  -8235  RISE       1
I__214/I                                InMux                          0             14152  -6665  RISE       1
I__214/O                                InMux                        662             14815  -6665  RISE       1
trans_count_RNI0P4V2_0_LC_1_30_3/in3    LogicCell40_SEQ_MODE_0000      0             14815  -6665  RISE       1
trans_count_RNI0P4V2_0_LC_1_30_3/lcout  LogicCell40_SEQ_MODE_0000    861             15676  -6665  RISE       5
I__206/I                                LocalMux                       0             15676  -6490  RISE       1
I__206/O                                LocalMux                    1099             16775  -6490  RISE       1
I__210/I                                InMux                          0             16775  -6490  RISE       1
I__210/O                                InMux                        662             17437  -6490  RISE       1
SB_I2C_INST_LT/SBADRI5                  SB_I2C                         0             17437  -6490  RISE       1

Capture Clock Path
pin name                                             model name   delay  cumulative delay  edge  Fanout
---------------------------------------------------  -----------  -----  ----------------  ----  ------
SBCLKi                                               MyI2C            0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD           0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/DOUT                         IO_PAD         590               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF      0               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF   4371              4961  RISE       1
I__407/I                                             gio2CtrlBuf      0              4961  RISE       1
I__407/O                                             gio2CtrlBuf      0              4961  RISE       1
I__408/I                                             GlobalMux        0              4961  RISE       1
I__408/O                                             GlobalMux      252              5212  RISE       1
I__414/I                                             ClkMux           0              5212  RISE       1
I__414/O                                             ClkMux         887              6100  RISE       1
SB_I2C_INST_LT/SBCLKI                                SB_I2C           0              6100  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : trans_count_5_LC_2_29_5/lcout
Path End         : SB_I2C_INST_LT/SBADRI0
Capture Clock    : SB_I2C_INST_LT/SBCLKI
Setup Constraint : 5680p
Path slack       : -6020p

Capture Clock Arrival Time (MyI2C|SBCLKi:R#2)    5680
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       6100
- Setup Time                                    -2601
---------------------------------------------   ----- 
End-of-path required time (ps)                   9179

Launch Clock Arrival Time (MyI2C|SBCLKi:R#1)       0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       6100
+ Clock To Q                                    1391
+ Data Path Delay                               7709
--------------------------------------------   ----- 
End-of-path arrival time (ps)                  15199
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
SBCLKi                                               MyI2C                          0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__407/I                                             gio2CtrlBuf                    0              4961  RISE       1
I__407/O                                             gio2CtrlBuf                    0              4961  RISE       1
I__408/I                                             GlobalMux                      0              4961  RISE       1
I__408/O                                             GlobalMux                    252              5212  RISE       1
I__412/I                                             ClkMux                         0              5212  RISE       1
I__412/O                                             ClkMux                       887              6100  RISE       1
trans_count_5_LC_2_29_5/clk                          LogicCell40_SEQ_MODE_1010      0              6100  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
trans_count_5_LC_2_29_5/lcout          LogicCell40_SEQ_MODE_1010   1391              7490  -6020  RISE       2
I__229/I                               LocalMux                       0              7490  -6020  RISE       1
I__229/O                               LocalMux                    1099              8590  -6020  RISE       1
I__231/I                               InMux                          0              8590  -6020  RISE       1
I__231/O                               InMux                        662              9252  -6020  RISE       1
trans_count_RNI4GAF_5_LC_2_30_3/in1    LogicCell40_SEQ_MODE_0000      0              9252  -6020  RISE       1
trans_count_RNI4GAF_5_LC_2_30_3/lcout  LogicCell40_SEQ_MODE_0000   1179             10431  -6020  RISE       2
I__224/I                               LocalMux                       0             10431  -6020  RISE       1
I__224/O                               LocalMux                    1099             11530  -6020  RISE       1
I__226/I                               InMux                          0             11530  -6020  RISE       1
I__226/O                               InMux                        662             12192  -6020  RISE       1
SB_I2C_INST_LT_RNO_5_LC_1_29_5/in0     LogicCell40_SEQ_MODE_0000      0             12192  -6020  RISE       1
SB_I2C_INST_LT_RNO_5_LC_1_29_5/lcout   LogicCell40_SEQ_MODE_0000   1245             13437  -6020  RISE       1
I__141/I                               LocalMux                       0             13437  -6020  RISE       1
I__141/O                               LocalMux                    1099             14536  -6020  RISE       1
I__142/I                               InMux                          0             14536  -6020  RISE       1
I__142/O                               InMux                        662             15199  -6020  RISE       1
SB_I2C_INST_LT/SBADRI0                 SB_I2C                         0             15199  -6020  RISE       1

Capture Clock Path
pin name                                             model name   delay  cumulative delay  edge  Fanout
---------------------------------------------------  -----------  -----  ----------------  ----  ------
SBCLKi                                               MyI2C            0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD           0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/DOUT                         IO_PAD         590               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF      0               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF   4371              4961  RISE       1
I__407/I                                             gio2CtrlBuf      0              4961  RISE       1
I__407/O                                             gio2CtrlBuf      0              4961  RISE       1
I__408/I                                             GlobalMux        0              4961  RISE       1
I__408/O                                             GlobalMux      252              5212  RISE       1
I__414/I                                             ClkMux           0              5212  RISE       1
I__414/O                                             ClkMux         887              6100  RISE       1
SB_I2C_INST_LT/SBCLKI                                SB_I2C           0              6100  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : trans_count_4_LC_2_29_4/lcout
Path End         : SB_I2C_INST_LT/SBDATI6
Capture Clock    : SB_I2C_INST_LT/SBCLKI
Setup Constraint : 5680p
Path slack       : -5948p

Capture Clock Arrival Time (MyI2C|SBCLKi:R#2)    5680
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       6100
- Setup Time                                     -291
---------------------------------------------   ----- 
End-of-path required time (ps)                  11489

Launch Clock Arrival Time (MyI2C|SBCLKi:R#1)       0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       6100
+ Clock To Q                                    1391
+ Data Path Delay                               9947
--------------------------------------------   ----- 
End-of-path arrival time (ps)                  17437
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
SBCLKi                                               MyI2C                          0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__407/I                                             gio2CtrlBuf                    0              4961  RISE       1
I__407/O                                             gio2CtrlBuf                    0              4961  RISE       1
I__408/I                                             GlobalMux                      0              4961  RISE       1
I__408/O                                             GlobalMux                    252              5212  RISE       1
I__412/I                                             ClkMux                         0              5212  RISE       1
I__412/O                                             ClkMux                       887              6100  RISE       1
trans_count_4_LC_2_29_4/clk                          LogicCell40_SEQ_MODE_1010      0              6100  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
trans_count_4_LC_2_29_4/lcout           LogicCell40_SEQ_MODE_1010   1391              7490  -8235  RISE       4
I__330/I                                LocalMux                       0              7490  -8235  RISE       1
I__330/O                                LocalMux                    1099              8590  -8235  RISE       1
I__334/I                                InMux                          0              8590  -8235  RISE       1
I__334/O                                InMux                        662              9252  -8235  RISE       1
trans_count_RNINGJQ_3_LC_1_29_3/in1     LogicCell40_SEQ_MODE_0000      0              9252  -8235  RISE       1
trans_count_RNINGJQ_3_LC_1_29_3/lcout   LogicCell40_SEQ_MODE_0000   1179             10431  -8235  RISE       4
I__186/I                                LocalMux                       0             10431  -8235  RISE       1
I__186/O                                LocalMux                    1099             11530  -8235  RISE       1
I__189/I                                InMux                          0             11530  -8235  RISE       1
I__189/O                                InMux                        662             12192  -8235  RISE       1
trans_count_RNIFH7N1_0_LC_1_29_7/in3    LogicCell40_SEQ_MODE_0000      0             12192  -8235  RISE       1
trans_count_RNIFH7N1_0_LC_1_29_7/lcout  LogicCell40_SEQ_MODE_0000    861             13053  -8235  RISE       3
I__212/I                                LocalMux                       0             13053  -8235  RISE       1
I__212/O                                LocalMux                    1099             14152  -8235  RISE       1
I__214/I                                InMux                          0             14152  -6665  RISE       1
I__214/O                                InMux                        662             14815  -6665  RISE       1
trans_count_RNI0P4V2_0_LC_1_30_3/in3    LogicCell40_SEQ_MODE_0000      0             14815  -6665  RISE       1
trans_count_RNI0P4V2_0_LC_1_30_3/lcout  LogicCell40_SEQ_MODE_0000    861             15676  -6665  RISE       5
I__206/I                                LocalMux                       0             15676  -6490  RISE       1
I__206/O                                LocalMux                    1099             16775  -6490  RISE       1
I__211/I                                InMux                          0             16775  -5949  RISE       1
I__211/O                                InMux                        662             17437  -5949  RISE       1
SB_I2C_INST_LT/SBDATI6                  SB_I2C                         0             17437  -5949  RISE       1

Capture Clock Path
pin name                                             model name   delay  cumulative delay  edge  Fanout
---------------------------------------------------  -----------  -----  ----------------  ----  ------
SBCLKi                                               MyI2C            0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD           0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/DOUT                         IO_PAD         590               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF      0               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF   4371              4961  RISE       1
I__407/I                                             gio2CtrlBuf      0              4961  RISE       1
I__407/O                                             gio2CtrlBuf      0              4961  RISE       1
I__408/I                                             GlobalMux        0              4961  RISE       1
I__408/O                                             GlobalMux      252              5212  RISE       1
I__414/I                                             ClkMux           0              5212  RISE       1
I__414/O                                             ClkMux         887              6100  RISE       1
SB_I2C_INST_LT/SBCLKI                                SB_I2C           0              6100  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : trans_count_4_LC_2_29_4/lcout
Path End         : SB_I2C_INST_LT/SBDATI7
Capture Clock    : SB_I2C_INST_LT/SBCLKI
Setup Constraint : 5680p
Path slack       : -4942p

Capture Clock Arrival Time (MyI2C|SBCLKi:R#2)    5680
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       6100
- Setup Time                                     -688
---------------------------------------------   ----- 
End-of-path required time (ps)                  11091

Launch Clock Arrival Time (MyI2C|SBCLKi:R#1)       0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       6100
+ Clock To Q                                    1391
+ Data Path Delay                               8543
--------------------------------------------   ----- 
End-of-path arrival time (ps)                  16033
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
SBCLKi                                               MyI2C                          0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__407/I                                             gio2CtrlBuf                    0              4961  RISE       1
I__407/O                                             gio2CtrlBuf                    0              4961  RISE       1
I__408/I                                             GlobalMux                      0              4961  RISE       1
I__408/O                                             GlobalMux                    252              5212  RISE       1
I__412/I                                             ClkMux                         0              5212  RISE       1
I__412/O                                             ClkMux                       887              6100  RISE       1
trans_count_4_LC_2_29_4/clk                          LogicCell40_SEQ_MODE_1010      0              6100  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
trans_count_4_LC_2_29_4/lcout          LogicCell40_SEQ_MODE_1010   1391              7490  -8235  RISE       4
I__330/I                               LocalMux                       0              7490  -8235  RISE       1
I__330/O                               LocalMux                    1099              8590  -8235  RISE       1
I__334/I                               InMux                          0              8590  -8235  RISE       1
I__334/O                               InMux                        662              9252  -8235  RISE       1
trans_count_RNINGJQ_3_LC_1_29_3/in1    LogicCell40_SEQ_MODE_0000      0              9252  -8235  RISE       1
trans_count_RNINGJQ_3_LC_1_29_3/lcout  LogicCell40_SEQ_MODE_0000   1179             10431  -8235  RISE       4
I__187/I                               LocalMux                       0             10431  -4942  RISE       1
I__187/O                               LocalMux                    1099             11530  -4942  RISE       1
I__190/I                               InMux                          0             11530  -4942  RISE       1
I__190/O                               InMux                        662             12192  -4942  RISE       1
IPDONE_i_RNIMI422_LC_1_30_5/in0        LogicCell40_SEQ_MODE_0000      0             12192  -4942  RISE       1
IPDONE_i_RNIMI422_LC_1_30_5/ltout      LogicCell40_SEQ_MODE_0000    901             13093  -4942  FALL       1
I__183/I                               CascadeMux                     0             13093  -4942  FALL       1
I__183/O                               CascadeMux                     0             13093  -4942  FALL       1
SB_I2C_INST_LT_RNO_6_LC_1_30_6/in2     LogicCell40_SEQ_MODE_0000      0             13093  -4942  FALL       1
SB_I2C_INST_LT_RNO_6_LC_1_30_6/lcout   LogicCell40_SEQ_MODE_0000   1179             14272  -4942  RISE       1
I__181/I                               LocalMux                       0             14272  -4942  RISE       1
I__181/O                               LocalMux                    1099             15371  -4942  RISE       1
I__182/I                               InMux                          0             15371  -4942  RISE       1
I__182/O                               InMux                        662             16033  -4942  RISE       1
SB_I2C_INST_LT/SBDATI7                 SB_I2C                         0             16033  -4942  RISE       1

Capture Clock Path
pin name                                             model name   delay  cumulative delay  edge  Fanout
---------------------------------------------------  -----------  -----  ----------------  ----  ------
SBCLKi                                               MyI2C            0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD           0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/DOUT                         IO_PAD         590               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF      0               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF   4371              4961  RISE       1
I__407/I                                             gio2CtrlBuf      0              4961  RISE       1
I__407/O                                             gio2CtrlBuf      0              4961  RISE       1
I__408/I                                             GlobalMux        0              4961  RISE       1
I__408/O                                             GlobalMux      252              5212  RISE       1
I__414/I                                             ClkMux           0              5212  RISE       1
I__414/O                                             ClkMux         887              6100  RISE       1
SB_I2C_INST_LT/SBCLKI                                SB_I2C           0              6100  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : trans_count_4_LC_2_29_4/lcout
Path End         : SB_I2C_INST_LT/SBDATI3
Capture Clock    : SB_I2C_INST_LT/SBCLKI
Setup Constraint : 5680p
Path slack       : -4204p

Capture Clock Arrival Time (MyI2C|SBCLKi:R#2)    5680
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       6100
- Setup Time                                     -573
---------------------------------------------   ----- 
End-of-path required time (ps)                  11207

Launch Clock Arrival Time (MyI2C|SBCLKi:R#1)       0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       6100
+ Clock To Q                                    1391
+ Data Path Delay                               7921
--------------------------------------------   ----- 
End-of-path arrival time (ps)                  15411
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
SBCLKi                                               MyI2C                          0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__407/I                                             gio2CtrlBuf                    0              4961  RISE       1
I__407/O                                             gio2CtrlBuf                    0              4961  RISE       1
I__408/I                                             GlobalMux                      0              4961  RISE       1
I__408/O                                             GlobalMux                    252              5212  RISE       1
I__412/I                                             ClkMux                         0              5212  RISE       1
I__412/O                                             ClkMux                       887              6100  RISE       1
trans_count_4_LC_2_29_4/clk                          LogicCell40_SEQ_MODE_1010      0              6100  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
trans_count_4_LC_2_29_4/lcout          LogicCell40_SEQ_MODE_1010   1391              7490  -8235  RISE       4
I__330/I                               LocalMux                       0              7490  -8235  RISE       1
I__330/O                               LocalMux                    1099              8590  -8235  RISE       1
I__334/I                               InMux                          0              8590  -8235  RISE       1
I__334/O                               InMux                        662              9252  -8235  RISE       1
trans_count_RNINGJQ_3_LC_1_29_3/in1    LogicCell40_SEQ_MODE_0000      0              9252  -8235  RISE       1
trans_count_RNINGJQ_3_LC_1_29_3/lcout  LogicCell40_SEQ_MODE_0000   1179             10431  -8235  RISE       4
I__188/I                               LocalMux                       0             10431  -4204  RISE       1
I__188/O                               LocalMux                    1099             11530  -4204  RISE       1
I__191/I                               InMux                          0             11530  -4204  RISE       1
I__191/O                               InMux                        662             12192  -4204  RISE       1
IPDONE_i_RNI98H42_LC_1_28_5/in3        LogicCell40_SEQ_MODE_0000      0             12192  -4204  RISE       1
IPDONE_i_RNI98H42_LC_1_28_5/lcout      LogicCell40_SEQ_MODE_0000    861             13053  -4204  RISE       2
I__145/I                               Odrv4                          0             13053  -4204  RISE       1
I__145/O                               Odrv4                        596             13649  -4204  RISE       1
I__147/I                               LocalMux                       0             13649  -4204  RISE       1
I__147/O                               LocalMux                    1099             14748  -4204  RISE       1
I__149/I                               InMux                          0             14748  -4204  RISE       1
I__149/O                               InMux                        662             15411  -4204  RISE       1
SB_I2C_INST_LT/SBDATI3                 SB_I2C                         0             15411  -4204  RISE       1

Capture Clock Path
pin name                                             model name   delay  cumulative delay  edge  Fanout
---------------------------------------------------  -----------  -----  ----------------  ----  ------
SBCLKi                                               MyI2C            0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD           0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/DOUT                         IO_PAD         590               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF      0               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF   4371              4961  RISE       1
I__407/I                                             gio2CtrlBuf      0              4961  RISE       1
I__407/O                                             gio2CtrlBuf      0              4961  RISE       1
I__408/I                                             GlobalMux        0              4961  RISE       1
I__408/O                                             GlobalMux      252              5212  RISE       1
I__414/I                                             ClkMux           0              5212  RISE       1
I__414/O                                             ClkMux         887              6100  RISE       1
SB_I2C_INST_LT/SBCLKI                                SB_I2C           0              6100  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : trans_count_4_LC_2_29_4/lcout
Path End         : SB_I2C_INST_LT/SBDATI5
Capture Clock    : SB_I2C_INST_LT/SBCLKI
Setup Constraint : 5680p
Path slack       : -3995p

Capture Clock Arrival Time (MyI2C|SBCLKi:R#2)    5680
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       6100
- Setup Time                                     -576
---------------------------------------------   ----- 
End-of-path required time (ps)                  11204

Launch Clock Arrival Time (MyI2C|SBCLKi:R#1)       0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       6100
+ Clock To Q                                    1391
+ Data Path Delay                               7709
--------------------------------------------   ----- 
End-of-path arrival time (ps)                  15199
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
SBCLKi                                               MyI2C                          0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__407/I                                             gio2CtrlBuf                    0              4961  RISE       1
I__407/O                                             gio2CtrlBuf                    0              4961  RISE       1
I__408/I                                             GlobalMux                      0              4961  RISE       1
I__408/O                                             GlobalMux                    252              5212  RISE       1
I__412/I                                             ClkMux                         0              5212  RISE       1
I__412/O                                             ClkMux                       887              6100  RISE       1
trans_count_4_LC_2_29_4/clk                          LogicCell40_SEQ_MODE_1010      0              6100  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
trans_count_4_LC_2_29_4/lcout          LogicCell40_SEQ_MODE_1010   1391              7490  -8235  RISE       4
I__330/I                               LocalMux                       0              7490  -8235  RISE       1
I__330/O                               LocalMux                    1099              8590  -8235  RISE       1
I__334/I                               InMux                          0              8590  -8235  RISE       1
I__334/O                               InMux                        662              9252  -8235  RISE       1
trans_count_RNINGJQ_3_LC_1_29_3/in1    LogicCell40_SEQ_MODE_0000      0              9252  -8235  RISE       1
trans_count_RNINGJQ_3_LC_1_29_3/lcout  LogicCell40_SEQ_MODE_0000   1179             10431  -8235  RISE       4
I__187/I                               LocalMux                       0             10431  -4942  RISE       1
I__187/O                               LocalMux                    1099             11530  -4942  RISE       1
I__190/I                               InMux                          0             11530  -4942  RISE       1
I__190/O                               InMux                        662             12192  -4942  RISE       1
IPDONE_i_RNIMI422_LC_1_30_5/in0        LogicCell40_SEQ_MODE_0000      0             12192  -4942  RISE       1
IPDONE_i_RNIMI422_LC_1_30_5/lcout      LogicCell40_SEQ_MODE_0000   1245             13437  -3995  RISE       1
I__184/I                               LocalMux                       0             13437  -3995  RISE       1
I__184/O                               LocalMux                    1099             14536  -3995  RISE       1
I__185/I                               InMux                          0             14536  -3995  RISE       1
I__185/O                               InMux                        662             15199  -3995  RISE       1
SB_I2C_INST_LT/SBDATI5                 SB_I2C                         0             15199  -3995  RISE       1

Capture Clock Path
pin name                                             model name   delay  cumulative delay  edge  Fanout
---------------------------------------------------  -----------  -----  ----------------  ----  ------
SBCLKi                                               MyI2C            0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD           0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/DOUT                         IO_PAD         590               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF      0               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF   4371              4961  RISE       1
I__407/I                                             gio2CtrlBuf      0              4961  RISE       1
I__407/O                                             gio2CtrlBuf      0              4961  RISE       1
I__408/I                                             GlobalMux        0              4961  RISE       1
I__408/O                                             GlobalMux      252              5212  RISE       1
I__414/I                                             ClkMux           0              5212  RISE       1
I__414/O                                             ClkMux         887              6100  RISE       1
SB_I2C_INST_LT/SBCLKI                                SB_I2C           0              6100  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : trans_count_4_LC_2_29_4/lcout
Path End         : SB_I2C_INST_LT/SBDATI1
Capture Clock    : SB_I2C_INST_LT/SBCLKI
Setup Constraint : 5680p
Path slack       : -3655p

Capture Clock Arrival Time (MyI2C|SBCLKi:R#2)    5680
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       6100
- Setup Time                                     -620
---------------------------------------------   ----- 
End-of-path required time (ps)                  11160

Launch Clock Arrival Time (MyI2C|SBCLKi:R#1)       0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       6100
+ Clock To Q                                    1391
+ Data Path Delay                               7325
--------------------------------------------   ----- 
End-of-path arrival time (ps)                  14815
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
SBCLKi                                               MyI2C                          0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__407/I                                             gio2CtrlBuf                    0              4961  RISE       1
I__407/O                                             gio2CtrlBuf                    0              4961  RISE       1
I__408/I                                             GlobalMux                      0              4961  RISE       1
I__408/O                                             GlobalMux                    252              5212  RISE       1
I__412/I                                             ClkMux                         0              5212  RISE       1
I__412/O                                             ClkMux                       887              6100  RISE       1
trans_count_4_LC_2_29_4/clk                          LogicCell40_SEQ_MODE_1010      0              6100  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
trans_count_4_LC_2_29_4/lcout          LogicCell40_SEQ_MODE_1010   1391              7490  -8235  RISE       4
I__330/I                               LocalMux                       0              7490  -8235  RISE       1
I__330/O                               LocalMux                    1099              8590  -8235  RISE       1
I__334/I                               InMux                          0              8590  -8235  RISE       1
I__334/O                               InMux                        662              9252  -8235  RISE       1
trans_count_RNINGJQ_3_LC_1_29_3/in1    LogicCell40_SEQ_MODE_0000      0              9252  -8235  RISE       1
trans_count_RNINGJQ_3_LC_1_29_3/lcout  LogicCell40_SEQ_MODE_0000   1179             10431  -8235  RISE       4
I__188/I                               LocalMux                       0             10431  -4204  RISE       1
I__188/O                               LocalMux                    1099             11530  -4204  RISE       1
I__191/I                               InMux                          0             11530  -4204  RISE       1
I__191/O                               InMux                        662             12192  -4204  RISE       1
IPDONE_i_RNI98H42_LC_1_28_5/in3        LogicCell40_SEQ_MODE_0000      0             12192  -4204  RISE       1
IPDONE_i_RNI98H42_LC_1_28_5/lcout      LogicCell40_SEQ_MODE_0000    861             13053  -4204  RISE       2
I__146/I                               LocalMux                       0             13053  -3655  RISE       1
I__146/O                               LocalMux                    1099             14152  -3655  RISE       1
I__148/I                               InMux                          0             14152  -3655  RISE       1
I__148/O                               InMux                        662             14815  -3655  RISE       1
SB_I2C_INST_LT/SBDATI1                 SB_I2C                         0             14815  -3655  RISE       1

Capture Clock Path
pin name                                             model name   delay  cumulative delay  edge  Fanout
---------------------------------------------------  -----------  -----  ----------------  ----  ------
SBCLKi                                               MyI2C            0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD           0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/DOUT                         IO_PAD         590               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF      0               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF   4371              4961  RISE       1
I__407/I                                             gio2CtrlBuf      0              4961  RISE       1
I__407/O                                             gio2CtrlBuf      0              4961  RISE       1
I__408/I                                             GlobalMux        0              4961  RISE       1
I__408/O                                             GlobalMux      252              5212  RISE       1
I__414/I                                             ClkMux           0              5212  RISE       1
I__414/O                                             ClkMux         887              6100  RISE       1
SB_I2C_INST_LT/SBCLKI                                SB_I2C           0              6100  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : trans_count_4_LC_2_29_4/lcout
Path End         : SB_I2C_INST_LT/SBDATI0
Capture Clock    : SB_I2C_INST_LT/SBCLKI
Setup Constraint : 5680p
Path slack       : -3649p

Capture Clock Arrival Time (MyI2C|SBCLKi:R#2)    5680
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       6100
- Setup Time                                     -229
---------------------------------------------   ----- 
End-of-path required time (ps)                  11550

Launch Clock Arrival Time (MyI2C|SBCLKi:R#1)       0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       6100
+ Clock To Q                                    1391
+ Data Path Delay                               7709
--------------------------------------------   ----- 
End-of-path arrival time (ps)                  15199
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
SBCLKi                                               MyI2C                          0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__407/I                                             gio2CtrlBuf                    0              4961  RISE       1
I__407/O                                             gio2CtrlBuf                    0              4961  RISE       1
I__408/I                                             GlobalMux                      0              4961  RISE       1
I__408/O                                             GlobalMux                    252              5212  RISE       1
I__412/I                                             ClkMux                         0              5212  RISE       1
I__412/O                                             ClkMux                       887              6100  RISE       1
trans_count_4_LC_2_29_4/clk                          LogicCell40_SEQ_MODE_1010      0              6100  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
trans_count_4_LC_2_29_4/lcout          LogicCell40_SEQ_MODE_1010   1391              7490  -8235  RISE       4
I__330/I                               LocalMux                       0              7490  -8235  RISE       1
I__330/O                               LocalMux                    1099              8590  -8235  RISE       1
I__334/I                               InMux                          0              8590  -8235  RISE       1
I__334/O                               InMux                        662              9252  -8235  RISE       1
trans_count_RNINGJQ_3_LC_1_29_3/in1    LogicCell40_SEQ_MODE_0000      0              9252  -8235  RISE       1
trans_count_RNINGJQ_3_LC_1_29_3/lcout  LogicCell40_SEQ_MODE_0000   1179             10431  -8235  RISE       4
I__188/I                               LocalMux                       0             10431  -4204  RISE       1
I__188/O                               LocalMux                    1099             11530  -4204  RISE       1
I__192/I                               InMux                          0             11530  -3648  RISE       1
I__192/O                               InMux                        662             12192  -3648  RISE       1
SB_I2C_INST_LT_RNO_8_LC_1_28_0/in0     LogicCell40_SEQ_MODE_0000      0             12192  -3648  RISE       1
SB_I2C_INST_LT_RNO_8_LC_1_28_0/lcout   LogicCell40_SEQ_MODE_0000   1245             13437  -3648  RISE       1
I__108/I                               LocalMux                       0             13437  -3648  RISE       1
I__108/O                               LocalMux                    1099             14536  -3648  RISE       1
I__109/I                               InMux                          0             14536  -3648  RISE       1
I__109/O                               InMux                        662             15199  -3648  RISE       1
SB_I2C_INST_LT/SBDATI0                 SB_I2C                         0             15199  -3648  RISE       1

Capture Clock Path
pin name                                             model name   delay  cumulative delay  edge  Fanout
---------------------------------------------------  -----------  -----  ----------------  ----  ------
SBCLKi                                               MyI2C            0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD           0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/DOUT                         IO_PAD         590               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF      0               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF   4371              4961  RISE       1
I__407/I                                             gio2CtrlBuf      0              4961  RISE       1
I__407/O                                             gio2CtrlBuf      0              4961  RISE       1
I__408/I                                             GlobalMux        0              4961  RISE       1
I__408/O                                             GlobalMux      252              5212  RISE       1
I__414/I                                             ClkMux           0              5212  RISE       1
I__414/O                                             ClkMux         887              6100  RISE       1
SB_I2C_INST_LT/SBCLKI                                SB_I2C           0              6100  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : trans_count_fast_0_LC_2_28_3/lcout
Path End         : trans_count_0_LC_2_28_7/ce
Capture Clock    : trans_count_0_LC_2_28_7/clk
Setup Constraint : 5680p
Path slack       : -3141p

Capture Clock Arrival Time (MyI2C|SBCLKi:R#2)    5680
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       6100
- Setup Time                                        0
---------------------------------------------   ----- 
End-of-path required time (ps)                  11780

Launch Clock Arrival Time (MyI2C|SBCLKi:R#1)       0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       6100
+ Clock To Q                                    1391
+ Data Path Delay                               7431
--------------------------------------------   ----- 
End-of-path arrival time (ps)                  14921
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
SBCLKi                                               MyI2C                          0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__407/I                                             gio2CtrlBuf                    0              4961  RISE       1
I__407/O                                             gio2CtrlBuf                    0              4961  RISE       1
I__408/I                                             GlobalMux                      0              4961  RISE       1
I__408/O                                             GlobalMux                    252              5212  RISE       1
I__411/I                                             ClkMux                         0              5212  RISE       1
I__411/O                                             ClkMux                       887              6100  RISE       1
trans_count_fast_0_LC_2_28_3/clk                     LogicCell40_SEQ_MODE_1010      0              6100  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
trans_count_fast_0_LC_2_28_3/lcout             LogicCell40_SEQ_MODE_1010   1391              7490  -4928  RISE       3
I__374/I                                       LocalMux                       0              7490  -3141  RISE       1
I__374/O                                       LocalMux                    1099              8590  -3141  RISE       1
I__377/I                                       InMux                          0              8590  -3141  RISE       1
I__377/O                                       InMux                        662              9252  -3141  RISE       1
trans_count_fast_RNIOBG51_0_0_LC_3_28_0/in0    LogicCell40_SEQ_MODE_0000      0              9252  -3141  RISE       1
trans_count_fast_RNIOBG51_0_0_LC_3_28_0/lcout  LogicCell40_SEQ_MODE_0000   1245             10497  -3141  RISE       1
I__342/I                                       LocalMux                       0             10497  -3141  RISE       1
I__342/O                                       LocalMux                    1099             11596  -3141  RISE       1
I__343/I                                       InMux                          0             11596  -3141  RISE       1
I__343/O                                       InMux                        662             12258  -3141  RISE       1
start_RNIPOMK2_LC_3_28_2/in3                   LogicCell40_SEQ_MODE_0000      0             12258  -3141  RISE       1
start_RNIPOMK2_LC_3_28_2/lcout                 LogicCell40_SEQ_MODE_0000    861             13119  -3141  RISE       7
I__338/I                                       LocalMux                       0             13119  -3141  RISE       1
I__338/O                                       LocalMux                    1099             14219  -3141  RISE       1
I__340/I                                       CEMux                          0             14219  -3141  RISE       1
I__340/O                                       CEMux                        702             14921  -3141  RISE       1
trans_count_0_LC_2_28_7/ce                     LogicCell40_SEQ_MODE_1010      0             14921  -3141  RISE       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
SBCLKi                                               MyI2C                          0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__407/I                                             gio2CtrlBuf                    0              4961  RISE       1
I__407/O                                             gio2CtrlBuf                    0              4961  RISE       1
I__408/I                                             GlobalMux                      0              4961  RISE       1
I__408/O                                             GlobalMux                    252              5212  RISE       1
I__411/I                                             ClkMux                         0              5212  RISE       1
I__411/O                                             ClkMux                       887              6100  RISE       1
trans_count_0_LC_2_28_7/clk                          LogicCell40_SEQ_MODE_1010      0              6100  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : trans_count_fast_0_LC_2_28_3/lcout
Path End         : trans_count_fast_0_LC_2_28_3/ce
Capture Clock    : trans_count_fast_0_LC_2_28_3/clk
Setup Constraint : 5680p
Path slack       : -3141p

Capture Clock Arrival Time (MyI2C|SBCLKi:R#2)    5680
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       6100
- Setup Time                                        0
---------------------------------------------   ----- 
End-of-path required time (ps)                  11780

Launch Clock Arrival Time (MyI2C|SBCLKi:R#1)       0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       6100
+ Clock To Q                                    1391
+ Data Path Delay                               7431
--------------------------------------------   ----- 
End-of-path arrival time (ps)                  14921
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
SBCLKi                                               MyI2C                          0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__407/I                                             gio2CtrlBuf                    0              4961  RISE       1
I__407/O                                             gio2CtrlBuf                    0              4961  RISE       1
I__408/I                                             GlobalMux                      0              4961  RISE       1
I__408/O                                             GlobalMux                    252              5212  RISE       1
I__411/I                                             ClkMux                         0              5212  RISE       1
I__411/O                                             ClkMux                       887              6100  RISE       1
trans_count_fast_0_LC_2_28_3/clk                     LogicCell40_SEQ_MODE_1010      0              6100  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
trans_count_fast_0_LC_2_28_3/lcout             LogicCell40_SEQ_MODE_1010   1391              7490  -4928  RISE       3
I__374/I                                       LocalMux                       0              7490  -3141  RISE       1
I__374/O                                       LocalMux                    1099              8590  -3141  RISE       1
I__377/I                                       InMux                          0              8590  -3141  RISE       1
I__377/O                                       InMux                        662              9252  -3141  RISE       1
trans_count_fast_RNIOBG51_0_0_LC_3_28_0/in0    LogicCell40_SEQ_MODE_0000      0              9252  -3141  RISE       1
trans_count_fast_RNIOBG51_0_0_LC_3_28_0/lcout  LogicCell40_SEQ_MODE_0000   1245             10497  -3141  RISE       1
I__342/I                                       LocalMux                       0             10497  -3141  RISE       1
I__342/O                                       LocalMux                    1099             11596  -3141  RISE       1
I__343/I                                       InMux                          0             11596  -3141  RISE       1
I__343/O                                       InMux                        662             12258  -3141  RISE       1
start_RNIPOMK2_LC_3_28_2/in3                   LogicCell40_SEQ_MODE_0000      0             12258  -3141  RISE       1
start_RNIPOMK2_LC_3_28_2/lcout                 LogicCell40_SEQ_MODE_0000    861             13119  -3141  RISE       7
I__338/I                                       LocalMux                       0             13119  -3141  RISE       1
I__338/O                                       LocalMux                    1099             14219  -3141  RISE       1
I__340/I                                       CEMux                          0             14219  -3141  RISE       1
I__340/O                                       CEMux                        702             14921  -3141  RISE       1
trans_count_fast_0_LC_2_28_3/ce                LogicCell40_SEQ_MODE_1010      0             14921  -3141  RISE       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
SBCLKi                                               MyI2C                          0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__407/I                                             gio2CtrlBuf                    0              4961  RISE       1
I__407/O                                             gio2CtrlBuf                    0              4961  RISE       1
I__408/I                                             GlobalMux                      0              4961  RISE       1
I__408/O                                             GlobalMux                    252              5212  RISE       1
I__411/I                                             ClkMux                         0              5212  RISE       1
I__411/O                                             ClkMux                       887              6100  RISE       1
trans_count_fast_0_LC_2_28_3/clk                     LogicCell40_SEQ_MODE_1010      0              6100  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : trans_count_fast_0_LC_2_28_3/lcout
Path End         : trans_count_5_LC_2_29_5/ce
Capture Clock    : trans_count_5_LC_2_29_5/clk
Setup Constraint : 5680p
Path slack       : -3141p

Capture Clock Arrival Time (MyI2C|SBCLKi:R#2)    5680
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       6100
- Setup Time                                        0
---------------------------------------------   ----- 
End-of-path required time (ps)                  11780

Launch Clock Arrival Time (MyI2C|SBCLKi:R#1)       0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       6100
+ Clock To Q                                    1391
+ Data Path Delay                               7431
--------------------------------------------   ----- 
End-of-path arrival time (ps)                  14921
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
SBCLKi                                               MyI2C                          0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__407/I                                             gio2CtrlBuf                    0              4961  RISE       1
I__407/O                                             gio2CtrlBuf                    0              4961  RISE       1
I__408/I                                             GlobalMux                      0              4961  RISE       1
I__408/O                                             GlobalMux                    252              5212  RISE       1
I__411/I                                             ClkMux                         0              5212  RISE       1
I__411/O                                             ClkMux                       887              6100  RISE       1
trans_count_fast_0_LC_2_28_3/clk                     LogicCell40_SEQ_MODE_1010      0              6100  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
trans_count_fast_0_LC_2_28_3/lcout             LogicCell40_SEQ_MODE_1010   1391              7490  -4928  RISE       3
I__374/I                                       LocalMux                       0              7490  -3141  RISE       1
I__374/O                                       LocalMux                    1099              8590  -3141  RISE       1
I__377/I                                       InMux                          0              8590  -3141  RISE       1
I__377/O                                       InMux                        662              9252  -3141  RISE       1
trans_count_fast_RNIOBG51_0_0_LC_3_28_0/in0    LogicCell40_SEQ_MODE_0000      0              9252  -3141  RISE       1
trans_count_fast_RNIOBG51_0_0_LC_3_28_0/lcout  LogicCell40_SEQ_MODE_0000   1245             10497  -3141  RISE       1
I__342/I                                       LocalMux                       0             10497  -3141  RISE       1
I__342/O                                       LocalMux                    1099             11596  -3141  RISE       1
I__343/I                                       InMux                          0             11596  -3141  RISE       1
I__343/O                                       InMux                        662             12258  -3141  RISE       1
start_RNIPOMK2_LC_3_28_2/in3                   LogicCell40_SEQ_MODE_0000      0             12258  -3141  RISE       1
start_RNIPOMK2_LC_3_28_2/lcout                 LogicCell40_SEQ_MODE_0000    861             13119  -3141  RISE       7
I__339/I                                       LocalMux                       0             13119  -3141  RISE       1
I__339/O                                       LocalMux                    1099             14219  -3141  RISE       1
I__341/I                                       CEMux                          0             14219  -3141  RISE       1
I__341/O                                       CEMux                        702             14921  -3141  RISE       1
trans_count_5_LC_2_29_5/ce                     LogicCell40_SEQ_MODE_1010      0             14921  -3141  RISE       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
SBCLKi                                               MyI2C                          0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__407/I                                             gio2CtrlBuf                    0              4961  RISE       1
I__407/O                                             gio2CtrlBuf                    0              4961  RISE       1
I__408/I                                             GlobalMux                      0              4961  RISE       1
I__408/O                                             GlobalMux                    252              5212  RISE       1
I__412/I                                             ClkMux                         0              5212  RISE       1
I__412/O                                             ClkMux                       887              6100  RISE       1
trans_count_5_LC_2_29_5/clk                          LogicCell40_SEQ_MODE_1010      0              6100  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : trans_count_fast_0_LC_2_28_3/lcout
Path End         : trans_count_4_LC_2_29_4/ce
Capture Clock    : trans_count_4_LC_2_29_4/clk
Setup Constraint : 5680p
Path slack       : -3141p

Capture Clock Arrival Time (MyI2C|SBCLKi:R#2)    5680
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       6100
- Setup Time                                        0
---------------------------------------------   ----- 
End-of-path required time (ps)                  11780

Launch Clock Arrival Time (MyI2C|SBCLKi:R#1)       0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       6100
+ Clock To Q                                    1391
+ Data Path Delay                               7431
--------------------------------------------   ----- 
End-of-path arrival time (ps)                  14921
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
SBCLKi                                               MyI2C                          0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__407/I                                             gio2CtrlBuf                    0              4961  RISE       1
I__407/O                                             gio2CtrlBuf                    0              4961  RISE       1
I__408/I                                             GlobalMux                      0              4961  RISE       1
I__408/O                                             GlobalMux                    252              5212  RISE       1
I__411/I                                             ClkMux                         0              5212  RISE       1
I__411/O                                             ClkMux                       887              6100  RISE       1
trans_count_fast_0_LC_2_28_3/clk                     LogicCell40_SEQ_MODE_1010      0              6100  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
trans_count_fast_0_LC_2_28_3/lcout             LogicCell40_SEQ_MODE_1010   1391              7490  -4928  RISE       3
I__374/I                                       LocalMux                       0              7490  -3141  RISE       1
I__374/O                                       LocalMux                    1099              8590  -3141  RISE       1
I__377/I                                       InMux                          0              8590  -3141  RISE       1
I__377/O                                       InMux                        662              9252  -3141  RISE       1
trans_count_fast_RNIOBG51_0_0_LC_3_28_0/in0    LogicCell40_SEQ_MODE_0000      0              9252  -3141  RISE       1
trans_count_fast_RNIOBG51_0_0_LC_3_28_0/lcout  LogicCell40_SEQ_MODE_0000   1245             10497  -3141  RISE       1
I__342/I                                       LocalMux                       0             10497  -3141  RISE       1
I__342/O                                       LocalMux                    1099             11596  -3141  RISE       1
I__343/I                                       InMux                          0             11596  -3141  RISE       1
I__343/O                                       InMux                        662             12258  -3141  RISE       1
start_RNIPOMK2_LC_3_28_2/in3                   LogicCell40_SEQ_MODE_0000      0             12258  -3141  RISE       1
start_RNIPOMK2_LC_3_28_2/lcout                 LogicCell40_SEQ_MODE_0000    861             13119  -3141  RISE       7
I__339/I                                       LocalMux                       0             13119  -3141  RISE       1
I__339/O                                       LocalMux                    1099             14219  -3141  RISE       1
I__341/I                                       CEMux                          0             14219  -3141  RISE       1
I__341/O                                       CEMux                        702             14921  -3141  RISE       1
trans_count_4_LC_2_29_4/ce                     LogicCell40_SEQ_MODE_1010      0             14921  -3141  RISE       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
SBCLKi                                               MyI2C                          0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__407/I                                             gio2CtrlBuf                    0              4961  RISE       1
I__407/O                                             gio2CtrlBuf                    0              4961  RISE       1
I__408/I                                             GlobalMux                      0              4961  RISE       1
I__408/O                                             GlobalMux                    252              5212  RISE       1
I__412/I                                             ClkMux                         0              5212  RISE       1
I__412/O                                             ClkMux                       887              6100  RISE       1
trans_count_4_LC_2_29_4/clk                          LogicCell40_SEQ_MODE_1010      0              6100  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : trans_count_fast_0_LC_2_28_3/lcout
Path End         : trans_count_3_LC_2_29_3/ce
Capture Clock    : trans_count_3_LC_2_29_3/clk
Setup Constraint : 5680p
Path slack       : -3141p

Capture Clock Arrival Time (MyI2C|SBCLKi:R#2)    5680
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       6100
- Setup Time                                        0
---------------------------------------------   ----- 
End-of-path required time (ps)                  11780

Launch Clock Arrival Time (MyI2C|SBCLKi:R#1)       0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       6100
+ Clock To Q                                    1391
+ Data Path Delay                               7431
--------------------------------------------   ----- 
End-of-path arrival time (ps)                  14921
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
SBCLKi                                               MyI2C                          0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__407/I                                             gio2CtrlBuf                    0              4961  RISE       1
I__407/O                                             gio2CtrlBuf                    0              4961  RISE       1
I__408/I                                             GlobalMux                      0              4961  RISE       1
I__408/O                                             GlobalMux                    252              5212  RISE       1
I__411/I                                             ClkMux                         0              5212  RISE       1
I__411/O                                             ClkMux                       887              6100  RISE       1
trans_count_fast_0_LC_2_28_3/clk                     LogicCell40_SEQ_MODE_1010      0              6100  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
trans_count_fast_0_LC_2_28_3/lcout             LogicCell40_SEQ_MODE_1010   1391              7490  -4928  RISE       3
I__374/I                                       LocalMux                       0              7490  -3141  RISE       1
I__374/O                                       LocalMux                    1099              8590  -3141  RISE       1
I__377/I                                       InMux                          0              8590  -3141  RISE       1
I__377/O                                       InMux                        662              9252  -3141  RISE       1
trans_count_fast_RNIOBG51_0_0_LC_3_28_0/in0    LogicCell40_SEQ_MODE_0000      0              9252  -3141  RISE       1
trans_count_fast_RNIOBG51_0_0_LC_3_28_0/lcout  LogicCell40_SEQ_MODE_0000   1245             10497  -3141  RISE       1
I__342/I                                       LocalMux                       0             10497  -3141  RISE       1
I__342/O                                       LocalMux                    1099             11596  -3141  RISE       1
I__343/I                                       InMux                          0             11596  -3141  RISE       1
I__343/O                                       InMux                        662             12258  -3141  RISE       1
start_RNIPOMK2_LC_3_28_2/in3                   LogicCell40_SEQ_MODE_0000      0             12258  -3141  RISE       1
start_RNIPOMK2_LC_3_28_2/lcout                 LogicCell40_SEQ_MODE_0000    861             13119  -3141  RISE       7
I__339/I                                       LocalMux                       0             13119  -3141  RISE       1
I__339/O                                       LocalMux                    1099             14219  -3141  RISE       1
I__341/I                                       CEMux                          0             14219  -3141  RISE       1
I__341/O                                       CEMux                        702             14921  -3141  RISE       1
trans_count_3_LC_2_29_3/ce                     LogicCell40_SEQ_MODE_1010      0             14921  -3141  RISE       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
SBCLKi                                               MyI2C                          0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__407/I                                             gio2CtrlBuf                    0              4961  RISE       1
I__407/O                                             gio2CtrlBuf                    0              4961  RISE       1
I__408/I                                             GlobalMux                      0              4961  RISE       1
I__408/O                                             GlobalMux                    252              5212  RISE       1
I__412/I                                             ClkMux                         0              5212  RISE       1
I__412/O                                             ClkMux                       887              6100  RISE       1
trans_count_3_LC_2_29_3/clk                          LogicCell40_SEQ_MODE_1010      0              6100  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : trans_count_fast_0_LC_2_28_3/lcout
Path End         : trans_count_2_LC_2_29_2/ce
Capture Clock    : trans_count_2_LC_2_29_2/clk
Setup Constraint : 5680p
Path slack       : -3141p

Capture Clock Arrival Time (MyI2C|SBCLKi:R#2)    5680
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       6100
- Setup Time                                        0
---------------------------------------------   ----- 
End-of-path required time (ps)                  11780

Launch Clock Arrival Time (MyI2C|SBCLKi:R#1)       0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       6100
+ Clock To Q                                    1391
+ Data Path Delay                               7431
--------------------------------------------   ----- 
End-of-path arrival time (ps)                  14921
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
SBCLKi                                               MyI2C                          0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__407/I                                             gio2CtrlBuf                    0              4961  RISE       1
I__407/O                                             gio2CtrlBuf                    0              4961  RISE       1
I__408/I                                             GlobalMux                      0              4961  RISE       1
I__408/O                                             GlobalMux                    252              5212  RISE       1
I__411/I                                             ClkMux                         0              5212  RISE       1
I__411/O                                             ClkMux                       887              6100  RISE       1
trans_count_fast_0_LC_2_28_3/clk                     LogicCell40_SEQ_MODE_1010      0              6100  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
trans_count_fast_0_LC_2_28_3/lcout             LogicCell40_SEQ_MODE_1010   1391              7490  -4928  RISE       3
I__374/I                                       LocalMux                       0              7490  -3141  RISE       1
I__374/O                                       LocalMux                    1099              8590  -3141  RISE       1
I__377/I                                       InMux                          0              8590  -3141  RISE       1
I__377/O                                       InMux                        662              9252  -3141  RISE       1
trans_count_fast_RNIOBG51_0_0_LC_3_28_0/in0    LogicCell40_SEQ_MODE_0000      0              9252  -3141  RISE       1
trans_count_fast_RNIOBG51_0_0_LC_3_28_0/lcout  LogicCell40_SEQ_MODE_0000   1245             10497  -3141  RISE       1
I__342/I                                       LocalMux                       0             10497  -3141  RISE       1
I__342/O                                       LocalMux                    1099             11596  -3141  RISE       1
I__343/I                                       InMux                          0             11596  -3141  RISE       1
I__343/O                                       InMux                        662             12258  -3141  RISE       1
start_RNIPOMK2_LC_3_28_2/in3                   LogicCell40_SEQ_MODE_0000      0             12258  -3141  RISE       1
start_RNIPOMK2_LC_3_28_2/lcout                 LogicCell40_SEQ_MODE_0000    861             13119  -3141  RISE       7
I__339/I                                       LocalMux                       0             13119  -3141  RISE       1
I__339/O                                       LocalMux                    1099             14219  -3141  RISE       1
I__341/I                                       CEMux                          0             14219  -3141  RISE       1
I__341/O                                       CEMux                        702             14921  -3141  RISE       1
trans_count_2_LC_2_29_2/ce                     LogicCell40_SEQ_MODE_1010      0             14921  -3141  RISE       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
SBCLKi                                               MyI2C                          0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__407/I                                             gio2CtrlBuf                    0              4961  RISE       1
I__407/O                                             gio2CtrlBuf                    0              4961  RISE       1
I__408/I                                             GlobalMux                      0              4961  RISE       1
I__408/O                                             GlobalMux                    252              5212  RISE       1
I__412/I                                             ClkMux                         0              5212  RISE       1
I__412/O                                             ClkMux                       887              6100  RISE       1
trans_count_2_LC_2_29_2/clk                          LogicCell40_SEQ_MODE_1010      0              6100  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : trans_count_fast_0_LC_2_28_3/lcout
Path End         : trans_count_1_LC_2_29_1/ce
Capture Clock    : trans_count_1_LC_2_29_1/clk
Setup Constraint : 5680p
Path slack       : -3141p

Capture Clock Arrival Time (MyI2C|SBCLKi:R#2)    5680
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       6100
- Setup Time                                        0
---------------------------------------------   ----- 
End-of-path required time (ps)                  11780

Launch Clock Arrival Time (MyI2C|SBCLKi:R#1)       0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       6100
+ Clock To Q                                    1391
+ Data Path Delay                               7431
--------------------------------------------   ----- 
End-of-path arrival time (ps)                  14921
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
SBCLKi                                               MyI2C                          0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__407/I                                             gio2CtrlBuf                    0              4961  RISE       1
I__407/O                                             gio2CtrlBuf                    0              4961  RISE       1
I__408/I                                             GlobalMux                      0              4961  RISE       1
I__408/O                                             GlobalMux                    252              5212  RISE       1
I__411/I                                             ClkMux                         0              5212  RISE       1
I__411/O                                             ClkMux                       887              6100  RISE       1
trans_count_fast_0_LC_2_28_3/clk                     LogicCell40_SEQ_MODE_1010      0              6100  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
trans_count_fast_0_LC_2_28_3/lcout             LogicCell40_SEQ_MODE_1010   1391              7490  -4928  RISE       3
I__374/I                                       LocalMux                       0              7490  -3141  RISE       1
I__374/O                                       LocalMux                    1099              8590  -3141  RISE       1
I__377/I                                       InMux                          0              8590  -3141  RISE       1
I__377/O                                       InMux                        662              9252  -3141  RISE       1
trans_count_fast_RNIOBG51_0_0_LC_3_28_0/in0    LogicCell40_SEQ_MODE_0000      0              9252  -3141  RISE       1
trans_count_fast_RNIOBG51_0_0_LC_3_28_0/lcout  LogicCell40_SEQ_MODE_0000   1245             10497  -3141  RISE       1
I__342/I                                       LocalMux                       0             10497  -3141  RISE       1
I__342/O                                       LocalMux                    1099             11596  -3141  RISE       1
I__343/I                                       InMux                          0             11596  -3141  RISE       1
I__343/O                                       InMux                        662             12258  -3141  RISE       1
start_RNIPOMK2_LC_3_28_2/in3                   LogicCell40_SEQ_MODE_0000      0             12258  -3141  RISE       1
start_RNIPOMK2_LC_3_28_2/lcout                 LogicCell40_SEQ_MODE_0000    861             13119  -3141  RISE       7
I__339/I                                       LocalMux                       0             13119  -3141  RISE       1
I__339/O                                       LocalMux                    1099             14219  -3141  RISE       1
I__341/I                                       CEMux                          0             14219  -3141  RISE       1
I__341/O                                       CEMux                        702             14921  -3141  RISE       1
trans_count_1_LC_2_29_1/ce                     LogicCell40_SEQ_MODE_1010      0             14921  -3141  RISE       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
SBCLKi                                               MyI2C                          0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__407/I                                             gio2CtrlBuf                    0              4961  RISE       1
I__407/O                                             gio2CtrlBuf                    0              4961  RISE       1
I__408/I                                             GlobalMux                      0              4961  RISE       1
I__408/O                                             GlobalMux                    252              5212  RISE       1
I__412/I                                             ClkMux                         0              5212  RISE       1
I__412/O                                             ClkMux                       887              6100  RISE       1
trans_count_1_LC_2_29_1/clk                          LogicCell40_SEQ_MODE_1010      0              6100  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : IPDONE_i_LC_1_29_6/lcout
Path End         : SB_I2C_INST_LT/SBSTBI
Capture Clock    : SB_I2C_INST_LT/SBCLKI
Setup Constraint : 5680p
Path slack       : -2910p

Capture Clock Arrival Time (MyI2C|SBCLKi:R#2)    5680
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       6100
- Setup Time                                     -802
---------------------------------------------   ----- 
End-of-path required time (ps)                  10978

Launch Clock Arrival Time (MyI2C|SBCLKi:R#1)       0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       6100
+ Clock To Q                                    1391
+ Data Path Delay                               6398
--------------------------------------------   ----- 
End-of-path arrival time (ps)                  13888
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
SBCLKi                                               MyI2C                          0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__407/I                                             gio2CtrlBuf                    0              4961  RISE       1
I__407/O                                             gio2CtrlBuf                    0              4961  RISE       1
I__408/I                                             GlobalMux                      0              4961  RISE       1
I__408/O                                             GlobalMux                    252              5212  RISE       1
I__413/I                                             ClkMux                         0              5212  RISE       1
I__413/O                                             ClkMux                       887              6100  RISE       1
IPDONE_i_LC_1_29_6/clk                               LogicCell40_SEQ_MODE_1010      0              6100  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
IPDONE_i_LC_1_29_6/lcout              LogicCell40_SEQ_MODE_1010   1391              7490  -5702  RISE      13
I__263/I                              Odrv4                          0              7490  -2910  RISE       1
I__263/O                              Odrv4                        596              8086  -2910  RISE       1
I__273/I                              LocalMux                       0              8086  -2910  RISE       1
I__273/O                              LocalMux                    1099              9186  -2910  RISE       1
I__281/I                              InMux                          0              9186  -2910  RISE       1
I__281/O                              InMux                        662              9848  -2910  RISE       1
SB_I2C_INST_LT_RNO_0_LC_1_27_2/in0    LogicCell40_SEQ_MODE_0000      0              9848  -2910  RISE       1
SB_I2C_INST_LT_RNO_0_LC_1_27_2/lcout  LogicCell40_SEQ_MODE_0000   1245             11093  -2910  RISE       1
I__110/I                              Odrv4                          0             11093  -2910  RISE       1
I__110/O                              Odrv4                        596             11689  -2910  RISE       1
I__111/I                              Span4Mux_s2_v                  0             11689  -2910  RISE       1
I__111/O                              Span4Mux_s2_v                437             12126  -2910  RISE       1
I__112/I                              LocalMux                       0             12126  -2910  RISE       1
I__112/O                              LocalMux                    1099             13225  -2910  RISE       1
I__113/I                              InMux                          0             13225  -2910  RISE       1
I__113/O                              InMux                        662             13888  -2910  RISE       1
SB_I2C_INST_LT/SBSTBI                 SB_I2C                         0             13888  -2910  RISE       1

Capture Clock Path
pin name                                             model name   delay  cumulative delay  edge  Fanout
---------------------------------------------------  -----------  -----  ----------------  ----  ------
SBCLKi                                               MyI2C            0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD           0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/DOUT                         IO_PAD         590               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF      0               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF   4371              4961  RISE       1
I__407/I                                             gio2CtrlBuf      0              4961  RISE       1
I__407/O                                             gio2CtrlBuf      0              4961  RISE       1
I__408/I                                             GlobalMux        0              4961  RISE       1
I__408/O                                             GlobalMux      252              5212  RISE       1
I__414/I                                             ClkMux           0              5212  RISE       1
I__414/O                                             ClkMux         887              6100  RISE       1
SB_I2C_INST_LT/SBCLKI                                SB_I2C           0              6100  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : IPDONE_i_LC_1_29_6/lcout
Path End         : IPDONE_i_LC_1_29_6/in0
Capture Clock    : IPDONE_i_LC_1_29_6/clk
Setup Constraint : 5680p
Path slack       : -2902p

Capture Clock Arrival Time (MyI2C|SBCLKi:R#2)    5680
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       6100
- Setup Time                                    -1232
---------------------------------------------   ----- 
End-of-path required time (ps)                  10548

Launch Clock Arrival Time (MyI2C|SBCLKi:R#1)       0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       6100
+ Clock To Q                                    1391
+ Data Path Delay                               5960
--------------------------------------------   ----- 
End-of-path arrival time (ps)                  13450
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
SBCLKi                                               MyI2C                          0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__407/I                                             gio2CtrlBuf                    0              4961  RISE       1
I__407/O                                             gio2CtrlBuf                    0              4961  RISE       1
I__408/I                                             GlobalMux                      0              4961  RISE       1
I__408/O                                             GlobalMux                    252              5212  RISE       1
I__413/I                                             ClkMux                         0              5212  RISE       1
I__413/O                                             ClkMux                       887              6100  RISE       1
IPDONE_i_LC_1_29_6/clk                               LogicCell40_SEQ_MODE_1010      0              6100  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
IPDONE_i_LC_1_29_6/lcout        LogicCell40_SEQ_MODE_1010   1391              7490  -5702  RISE      13
I__262/I                        Odrv4                          0              7490  -2902  RISE       1
I__262/O                        Odrv4                        596              8086  -2902  RISE       1
I__272/I                        LocalMux                       0              8086  -2902  RISE       1
I__272/O                        LocalMux                    1099              9186  -2902  RISE       1
I__279/I                        InMux                          0              9186  -2902  RISE       1
I__279/O                        InMux                        662              9848  -2902  RISE       1
IPDONE_i_RNO_0_LC_3_29_1/in0    LogicCell40_SEQ_MODE_0000      0              9848  -2902  RISE       1
IPDONE_i_RNO_0_LC_3_29_1/lcout  LogicCell40_SEQ_MODE_0000   1245             11093  -2902  RISE       1
I__292/I                        Odrv4                          0             11093  -2902  RISE       1
I__292/O                        Odrv4                        596             11689  -2902  RISE       1
I__293/I                        LocalMux                       0             11689  -2902  RISE       1
I__293/O                        LocalMux                    1099             12788  -2902  RISE       1
I__294/I                        InMux                          0             12788  -2902  RISE       1
I__294/O                        InMux                        662             13450  -2902  RISE       1
IPDONE_i_LC_1_29_6/in0          LogicCell40_SEQ_MODE_1010      0             13450  -2902  RISE       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
SBCLKi                                               MyI2C                          0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__407/I                                             gio2CtrlBuf                    0              4961  RISE       1
I__407/O                                             gio2CtrlBuf                    0              4961  RISE       1
I__408/I                                             GlobalMux                      0              4961  RISE       1
I__408/O                                             GlobalMux                    252              5212  RISE       1
I__413/I                                             ClkMux                         0              5212  RISE       1
I__413/O                                             ClkMux                       887              6100  RISE       1
IPDONE_i_LC_1_29_6/clk                               LogicCell40_SEQ_MODE_1010      0              6100  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : IPDONE_i_LC_1_29_6/lcout
Path End         : SB_I2C_INST_LT/SBADRI4
Capture Clock    : SB_I2C_INST_LT/SBCLKI
Setup Constraint : 5680p
Path slack       : -2656p

Capture Clock Arrival Time (MyI2C|SBCLKi:R#2)    5680
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       6100
- Setup Time                                     -933
---------------------------------------------   ----- 
End-of-path required time (ps)                  10847

Launch Clock Arrival Time (MyI2C|SBCLKi:R#1)       0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       6100
+ Clock To Q                                    1391
+ Data Path Delay                               6013
--------------------------------------------   ----- 
End-of-path arrival time (ps)                  13503
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
SBCLKi                                               MyI2C                          0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__407/I                                             gio2CtrlBuf                    0              4961  RISE       1
I__407/O                                             gio2CtrlBuf                    0              4961  RISE       1
I__408/I                                             GlobalMux                      0              4961  RISE       1
I__408/O                                             GlobalMux                    252              5212  RISE       1
I__413/I                                             ClkMux                         0              5212  RISE       1
I__413/O                                             ClkMux                       887              6100  RISE       1
IPDONE_i_LC_1_29_6/clk                               LogicCell40_SEQ_MODE_1010      0              6100  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
IPDONE_i_LC_1_29_6/lcout              LogicCell40_SEQ_MODE_1010   1391              7490  -5702  RISE      13
I__263/I                              Odrv4                          0              7490  -2910  RISE       1
I__263/O                              Odrv4                        596              8086  -2910  RISE       1
I__273/I                              LocalMux                       0              8086  -2910  RISE       1
I__273/O                              LocalMux                    1099              9186  -2910  RISE       1
I__280/I                              InMux                          0              9186  -2656  RISE       1
I__280/O                              InMux                        662              9848  -2656  RISE       1
SB_I2C_INST_LT_RNO_1_LC_1_27_1/in3    LogicCell40_SEQ_MODE_0000      0              9848  -2656  RISE       1
SB_I2C_INST_LT_RNO_1_LC_1_27_1/lcout  LogicCell40_SEQ_MODE_0000    861             10709  -2656  RISE       1
I__124/I                              Odrv4                          0             10709  -2656  RISE       1
I__124/O                              Odrv4                        596             11305  -2656  RISE       1
I__125/I                              Span4Mux_s2_v                  0             11305  -2656  RISE       1
I__125/O                              Span4Mux_s2_v                437             11742  -2656  RISE       1
I__126/I                              LocalMux                       0             11742  -2656  RISE       1
I__126/O                              LocalMux                    1099             12841  -2656  RISE       1
I__127/I                              InMux                          0             12841  -2656  RISE       1
I__127/O                              InMux                        662             13503  -2656  RISE       1
SB_I2C_INST_LT/SBADRI4                SB_I2C                         0             13503  -2656  RISE       1

Capture Clock Path
pin name                                             model name   delay  cumulative delay  edge  Fanout
---------------------------------------------------  -----------  -----  ----------------  ----  ------
SBCLKi                                               MyI2C            0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD           0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/DOUT                         IO_PAD         590               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF      0               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF   4371              4961  RISE       1
I__407/I                                             gio2CtrlBuf      0              4961  RISE       1
I__407/O                                             gio2CtrlBuf      0              4961  RISE       1
I__408/I                                             GlobalMux        0              4961  RISE       1
I__408/O                                             GlobalMux      252              5212  RISE       1
I__414/I                                             ClkMux           0              5212  RISE       1
I__414/O                                             ClkMux         887              6100  RISE       1
SB_I2C_INST_LT/SBCLKI                                SB_I2C           0              6100  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : IPDONE_i_LC_1_29_6/lcout
Path End         : SB_I2C_INST_LT/SBRWI
Capture Clock    : SB_I2C_INST_LT/SBCLKI
Setup Constraint : 5680p
Path slack       : -2541p

Capture Clock Arrival Time (MyI2C|SBCLKi:R#2)    5680
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       6100
- Setup Time                                    -2446
---------------------------------------------   ----- 
End-of-path required time (ps)                   9333

Launch Clock Arrival Time (MyI2C|SBCLKi:R#1)       0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       6100
+ Clock To Q                                    1391
+ Data Path Delay                               4384
--------------------------------------------   ----- 
End-of-path arrival time (ps)                  11874
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
SBCLKi                                               MyI2C                          0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__407/I                                             gio2CtrlBuf                    0              4961  RISE       1
I__407/O                                             gio2CtrlBuf                    0              4961  RISE       1
I__408/I                                             GlobalMux                      0              4961  RISE       1
I__408/O                                             GlobalMux                    252              5212  RISE       1
I__413/I                                             ClkMux                         0              5212  RISE       1
I__413/O                                             ClkMux                       887              6100  RISE       1
IPDONE_i_LC_1_29_6/clk                               LogicCell40_SEQ_MODE_1010      0              6100  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
IPDONE_i_LC_1_29_6/lcout            LogicCell40_SEQ_MODE_1010   1391              7490  -5702  RISE      13
I__261/I                            LocalMux                       0              7490  -3068  RISE       1
I__261/O                            LocalMux                    1099              8590  -3068  RISE       1
I__271/I                            InMux                          0              8590  -2541  RISE       1
I__271/O                            InMux                        662              9252  -2541  RISE       1
SB_I2C_INST_LT_RNO_LC_1_30_7/in3    LogicCell40_SEQ_MODE_0000      0              9252  -2541  RISE       1
SB_I2C_INST_LT_RNO_LC_1_30_7/lcout  LogicCell40_SEQ_MODE_0000    861             10113  -2541  RISE       1
I__170/I                            LocalMux                       0             10113  -2541  RISE       1
I__170/O                            LocalMux                    1099             11212  -2541  RISE       1
I__171/I                            InMux                          0             11212  -2541  RISE       1
I__171/O                            InMux                        662             11874  -2541  RISE       1
SB_I2C_INST_LT/SBRWI                SB_I2C                         0             11874  -2541  RISE       1

Capture Clock Path
pin name                                             model name   delay  cumulative delay  edge  Fanout
---------------------------------------------------  -----------  -----  ----------------  ----  ------
SBCLKi                                               MyI2C            0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD           0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/DOUT                         IO_PAD         590               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF      0               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF   4371              4961  RISE       1
I__407/I                                             gio2CtrlBuf      0              4961  RISE       1
I__407/O                                             gio2CtrlBuf      0              4961  RISE       1
I__408/I                                             GlobalMux        0              4961  RISE       1
I__408/O                                             GlobalMux      252              5212  RISE       1
I__414/I                                             ClkMux           0              5212  RISE       1
I__414/O                                             ClkMux         887              6100  RISE       1
SB_I2C_INST_LT/SBCLKI                                SB_I2C           0              6100  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : trans_count_fast_0_LC_2_28_3/lcout
Path End         : trans_count_0_LC_2_28_7/in1
Capture Clock    : trans_count_0_LC_2_28_7/clk
Setup Constraint : 5680p
Path slack       : -1472p

Capture Clock Arrival Time (MyI2C|SBCLKi:R#2)    5680
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       6100
- Setup Time                                    -1060
---------------------------------------------   ----- 
End-of-path required time (ps)                  10720

Launch Clock Arrival Time (MyI2C|SBCLKi:R#1)       0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       6100
+ Clock To Q                                    1391
+ Data Path Delay                               4702
--------------------------------------------   ----- 
End-of-path arrival time (ps)                  12192
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
SBCLKi                                               MyI2C                          0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__407/I                                             gio2CtrlBuf                    0              4961  RISE       1
I__407/O                                             gio2CtrlBuf                    0              4961  RISE       1
I__408/I                                             GlobalMux                      0              4961  RISE       1
I__408/O                                             GlobalMux                    252              5212  RISE       1
I__411/I                                             ClkMux                         0              5212  RISE       1
I__411/O                                             ClkMux                       887              6100  RISE       1
trans_count_fast_0_LC_2_28_3/clk                     LogicCell40_SEQ_MODE_1010      0              6100  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
trans_count_fast_0_LC_2_28_3/lcout          LogicCell40_SEQ_MODE_1010   1391              7490  -4928  RISE       3
I__375/I                                    LocalMux                       0              7490  -1472  RISE       1
I__375/O                                    LocalMux                    1099              8590  -1472  RISE       1
I__378/I                                    InMux                          0              8590  -1472  RISE       1
I__378/O                                    InMux                        662              9252  -1472  RISE       1
trans_count_fast_RNI5VSA_0_LC_2_29_0/in1    LogicCell40_SEQ_MODE_0000      0              9252  -1472  RISE       1
trans_count_fast_RNI5VSA_0_LC_2_29_0/lcout  LogicCell40_SEQ_MODE_0000   1179             10431  -1472  RISE       2
I__154/I                                    LocalMux                       0             10431  -1472  RISE       1
I__154/O                                    LocalMux                    1099             11530  -1472  RISE       1
I__155/I                                    InMux                          0             11530  -1472  RISE       1
I__155/O                                    InMux                        662             12192  -1472  RISE       1
trans_count_0_LC_2_28_7/in1                 LogicCell40_SEQ_MODE_1010      0             12192  -1472  RISE       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
SBCLKi                                               MyI2C                          0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__407/I                                             gio2CtrlBuf                    0              4961  RISE       1
I__407/O                                             gio2CtrlBuf                    0              4961  RISE       1
I__408/I                                             GlobalMux                      0              4961  RISE       1
I__408/O                                             GlobalMux                    252              5212  RISE       1
I__411/I                                             ClkMux                         0              5212  RISE       1
I__411/O                                             ClkMux                       887              6100  RISE       1
trans_count_0_LC_2_28_7/clk                          LogicCell40_SEQ_MODE_1010      0              6100  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : trans_count_fast_0_LC_2_28_3/lcout
Path End         : trans_count_fast_0_LC_2_28_3/in1
Capture Clock    : trans_count_fast_0_LC_2_28_3/clk
Setup Constraint : 5680p
Path slack       : -1472p

Capture Clock Arrival Time (MyI2C|SBCLKi:R#2)    5680
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       6100
- Setup Time                                    -1060
---------------------------------------------   ----- 
End-of-path required time (ps)                  10720

Launch Clock Arrival Time (MyI2C|SBCLKi:R#1)       0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       6100
+ Clock To Q                                    1391
+ Data Path Delay                               4702
--------------------------------------------   ----- 
End-of-path arrival time (ps)                  12192
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
SBCLKi                                               MyI2C                          0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__407/I                                             gio2CtrlBuf                    0              4961  RISE       1
I__407/O                                             gio2CtrlBuf                    0              4961  RISE       1
I__408/I                                             GlobalMux                      0              4961  RISE       1
I__408/O                                             GlobalMux                    252              5212  RISE       1
I__411/I                                             ClkMux                         0              5212  RISE       1
I__411/O                                             ClkMux                       887              6100  RISE       1
trans_count_fast_0_LC_2_28_3/clk                     LogicCell40_SEQ_MODE_1010      0              6100  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
trans_count_fast_0_LC_2_28_3/lcout          LogicCell40_SEQ_MODE_1010   1391              7490  -4928  RISE       3
I__375/I                                    LocalMux                       0              7490  -1472  RISE       1
I__375/O                                    LocalMux                    1099              8590  -1472  RISE       1
I__378/I                                    InMux                          0              8590  -1472  RISE       1
I__378/O                                    InMux                        662              9252  -1472  RISE       1
trans_count_fast_RNI5VSA_0_LC_2_29_0/in1    LogicCell40_SEQ_MODE_0000      0              9252  -1472  RISE       1
trans_count_fast_RNI5VSA_0_LC_2_29_0/lcout  LogicCell40_SEQ_MODE_0000   1179             10431  -1472  RISE       2
I__154/I                                    LocalMux                       0             10431  -1472  RISE       1
I__154/O                                    LocalMux                    1099             11530  -1472  RISE       1
I__156/I                                    InMux                          0             11530  -1472  RISE       1
I__156/O                                    InMux                        662             12192  -1472  RISE       1
trans_count_fast_0_LC_2_28_3/in1            LogicCell40_SEQ_MODE_1010      0             12192  -1472  RISE       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
SBCLKi                                               MyI2C                          0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__407/I                                             gio2CtrlBuf                    0              4961  RISE       1
I__407/O                                             gio2CtrlBuf                    0              4961  RISE       1
I__408/I                                             GlobalMux                      0              4961  RISE       1
I__408/O                                             GlobalMux                    252              5212  RISE       1
I__411/I                                             ClkMux                         0              5212  RISE       1
I__411/O                                             ClkMux                       887              6100  RISE       1
trans_count_fast_0_LC_2_28_3/clk                     LogicCell40_SEQ_MODE_1010      0              6100  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : trans_count_fast_0_LC_2_28_3/lcout
Path End         : IPDONE_i_LC_1_29_6/in3
Capture Clock    : IPDONE_i_LC_1_29_6/clk
Setup Constraint : 5680p
Path slack       : -1419p

Capture Clock Arrival Time (MyI2C|SBCLKi:R#2)    5680
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       6100
- Setup Time                                     -728
---------------------------------------------   ----- 
End-of-path required time (ps)                  11051

Launch Clock Arrival Time (MyI2C|SBCLKi:R#1)       0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       6100
+ Clock To Q                                    1391
+ Data Path Delay                               4980
--------------------------------------------   ----- 
End-of-path arrival time (ps)                  12470
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
SBCLKi                                               MyI2C                          0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__407/I                                             gio2CtrlBuf                    0              4961  RISE       1
I__407/O                                             gio2CtrlBuf                    0              4961  RISE       1
I__408/I                                             GlobalMux                      0              4961  RISE       1
I__408/O                                             GlobalMux                    252              5212  RISE       1
I__411/I                                             ClkMux                         0              5212  RISE       1
I__411/O                                             ClkMux                       887              6100  RISE       1
trans_count_fast_0_LC_2_28_3/clk                     LogicCell40_SEQ_MODE_1010      0              6100  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
trans_count_fast_0_LC_2_28_3/lcout           LogicCell40_SEQ_MODE_1010   1391              7490  -4928  RISE       3
I__373/I                                     Odrv4                          0              7490  -4928  RISE       1
I__373/O                                     Odrv4                        596              8086  -4928  RISE       1
I__376/I                                     LocalMux                       0              8086  -4928  RISE       1
I__376/O                                     LocalMux                    1099              9186  -4928  RISE       1
I__379/I                                     InMux                          0              9186  -4928  RISE       1
I__379/O                                     InMux                        662              9848  -4928  RISE       1
trans_count_fast_RNIOBG51_0_LC_2_30_4/in3    LogicCell40_SEQ_MODE_0000      0              9848  -4928  RISE       1
trans_count_fast_RNIOBG51_0_LC_2_30_4/lcout  LogicCell40_SEQ_MODE_0000    861             10709  -4928  RISE       2
I__221/I                                     LocalMux                       0             10709  -1419  RISE       1
I__221/O                                     LocalMux                    1099             11808  -1419  RISE       1
I__223/I                                     InMux                          0             11808  -1419  RISE       1
I__223/O                                     InMux                        662             12470  -1419  RISE       1
IPDONE_i_LC_1_29_6/in3                       LogicCell40_SEQ_MODE_1010      0             12470  -1419  RISE       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
SBCLKi                                               MyI2C                          0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__407/I                                             gio2CtrlBuf                    0              4961  RISE       1
I__407/O                                             gio2CtrlBuf                    0              4961  RISE       1
I__408/I                                             GlobalMux                      0              4961  RISE       1
I__408/O                                             GlobalMux                    252              5212  RISE       1
I__413/I                                             ClkMux                         0              5212  RISE       1
I__413/O                                             ClkMux                       887              6100  RISE       1
IPDONE_i_LC_1_29_6/clk                               LogicCell40_SEQ_MODE_1010      0              6100  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : trans_count_fast_0_LC_2_28_3/lcout
Path End         : trans_count_5_LC_2_29_5/in3
Capture Clock    : trans_count_5_LC_2_29_5/clk
Setup Constraint : 5680p
Path slack       : -651p

Capture Clock Arrival Time (MyI2C|SBCLKi:R#2)    5680
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       6100
- Setup Time                                     -728
---------------------------------------------   ----- 
End-of-path required time (ps)                  11051

Launch Clock Arrival Time (MyI2C|SBCLKi:R#1)       0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       6100
+ Clock To Q                                    1391
+ Data Path Delay                               4212
--------------------------------------------   ----- 
End-of-path arrival time (ps)                  11702
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
SBCLKi                                               MyI2C                          0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__407/I                                             gio2CtrlBuf                    0              4961  RISE       1
I__407/O                                             gio2CtrlBuf                    0              4961  RISE       1
I__408/I                                             GlobalMux                      0              4961  RISE       1
I__408/O                                             GlobalMux                    252              5212  RISE       1
I__411/I                                             ClkMux                         0              5212  RISE       1
I__411/O                                             ClkMux                       887              6100  RISE       1
trans_count_fast_0_LC_2_28_3/clk                     LogicCell40_SEQ_MODE_1010      0              6100  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
trans_count_fast_0_LC_2_28_3/lcout             LogicCell40_SEQ_MODE_1010   1391              7490  -4928  RISE       3
I__375/I                                       LocalMux                       0              7490  -1472  RISE       1
I__375/O                                       LocalMux                    1099              8590  -1472  RISE       1
I__378/I                                       InMux                          0              8590  -1472  RISE       1
I__378/O                                       InMux                        662              9252  -1472  RISE       1
trans_count_fast_RNI5VSA_0_LC_2_29_0/in1       LogicCell40_SEQ_MODE_0000      0              9252  -1472  RISE       1
trans_count_fast_RNI5VSA_0_LC_2_29_0/carryout  LogicCell40_SEQ_MODE_0000    675              9927   -651  RISE       2
trans_count_1_LC_2_29_1/carryin                LogicCell40_SEQ_MODE_1010      0              9927   -651  RISE       1
trans_count_1_LC_2_29_1/carryout               LogicCell40_SEQ_MODE_1010    278             10206   -651  RISE       2
trans_count_2_LC_2_29_2/carryin                LogicCell40_SEQ_MODE_1010      0             10206   -651  RISE       1
trans_count_2_LC_2_29_2/carryout               LogicCell40_SEQ_MODE_1010    278             10484   -651  RISE       2
trans_count_3_LC_2_29_3/carryin                LogicCell40_SEQ_MODE_1010      0             10484   -651  RISE       1
trans_count_3_LC_2_29_3/carryout               LogicCell40_SEQ_MODE_1010    278             10762   -651  RISE       2
trans_count_4_LC_2_29_4/carryin                LogicCell40_SEQ_MODE_1010      0             10762   -651  RISE       1
trans_count_4_LC_2_29_4/carryout               LogicCell40_SEQ_MODE_1010    278             11040   -651  RISE       1
I__233/I                                       InMux                          0             11040   -651  RISE       1
I__233/O                                       InMux                        662             11702   -651  RISE       1
trans_count_5_LC_2_29_5/in3                    LogicCell40_SEQ_MODE_1010      0             11702   -651  RISE       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
SBCLKi                                               MyI2C                          0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__407/I                                             gio2CtrlBuf                    0              4961  RISE       1
I__407/O                                             gio2CtrlBuf                    0              4961  RISE       1
I__408/I                                             GlobalMux                      0              4961  RISE       1
I__408/O                                             GlobalMux                    252              5212  RISE       1
I__412/I                                             ClkMux                         0              5212  RISE       1
I__412/O                                             ClkMux                       887              6100  RISE       1
trans_count_5_LC_2_29_5/clk                          LogicCell40_SEQ_MODE_1010      0              6100  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : start_LC_3_27_3/lcout
Path End         : trans_count_1_LC_2_29_1/in0
Capture Clock    : trans_count_1_LC_2_29_1/clk
Setup Constraint : 5680p
Path slack       : -439p

Capture Clock Arrival Time (MyI2C|SBCLKi:R#2)    5680
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       6100
- Setup Time                                    -1232
---------------------------------------------   ----- 
End-of-path required time (ps)                  10548

Launch Clock Arrival Time (MyI2C|SBCLKi:R#1)       0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       6100
+ Clock To Q                                    1391
+ Data Path Delay                               3497
--------------------------------------------   ----- 
End-of-path arrival time (ps)                  10987
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
SBCLKi                                               MyI2C                          0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__407/I                                             gio2CtrlBuf                    0              4961  RISE       1
I__407/O                                             gio2CtrlBuf                    0              4961  RISE       1
I__408/I                                             GlobalMux                      0              4961  RISE       1
I__408/O                                             GlobalMux                    252              5212  RISE       1
I__409/I                                             ClkMux                         0              5212  RISE       1
I__409/O                                             ClkMux                       887              6100  RISE       1
start_LC_3_27_3/clk                                  LogicCell40_SEQ_MODE_1010      0              6100  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
start_LC_3_27_3/lcout        LogicCell40_SEQ_MODE_1010   1391              7490  -2836  RISE      13
I__305/I                     Odrv4                          0              7490   -439  RISE       1
I__305/O                     Odrv4                        596              8086   -439  RISE       1
I__312/I                     Span4Mux_v                     0              8086   -439  RISE       1
I__312/O                     Span4Mux_v                   596              8682   -439  RISE       1
I__320/I                     Span4Mux_s3_v                  0              8682   -439  RISE       1
I__320/O                     Span4Mux_s3_v                543              9225   -439  RISE       1
I__327/I                     LocalMux                       0              9225   -439  RISE       1
I__327/O                     LocalMux                    1099             10325   -439  RISE       1
I__328/I                     InMux                          0             10325   -439  RISE       1
I__328/O                     InMux                        662             10987   -439  RISE       1
trans_count_1_LC_2_29_1/in0  LogicCell40_SEQ_MODE_1010      0             10987   -439  RISE       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
SBCLKi                                               MyI2C                          0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__407/I                                             gio2CtrlBuf                    0              4961  RISE       1
I__407/O                                             gio2CtrlBuf                    0              4961  RISE       1
I__408/I                                             GlobalMux                      0              4961  RISE       1
I__408/O                                             GlobalMux                    252              5212  RISE       1
I__412/I                                             ClkMux                         0              5212  RISE       1
I__412/O                                             ClkMux                       887              6100  RISE       1
trans_count_1_LC_2_29_1/clk                          LogicCell40_SEQ_MODE_1010      0              6100  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : start_LC_3_27_3/lcout
Path End         : trans_count_3_LC_2_29_3/in0
Capture Clock    : trans_count_3_LC_2_29_3/clk
Setup Constraint : 5680p
Path slack       : -439p

Capture Clock Arrival Time (MyI2C|SBCLKi:R#2)    5680
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       6100
- Setup Time                                    -1232
---------------------------------------------   ----- 
End-of-path required time (ps)                  10548

Launch Clock Arrival Time (MyI2C|SBCLKi:R#1)       0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       6100
+ Clock To Q                                    1391
+ Data Path Delay                               3497
--------------------------------------------   ----- 
End-of-path arrival time (ps)                  10987
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
SBCLKi                                               MyI2C                          0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__407/I                                             gio2CtrlBuf                    0              4961  RISE       1
I__407/O                                             gio2CtrlBuf                    0              4961  RISE       1
I__408/I                                             GlobalMux                      0              4961  RISE       1
I__408/O                                             GlobalMux                    252              5212  RISE       1
I__409/I                                             ClkMux                         0              5212  RISE       1
I__409/O                                             ClkMux                       887              6100  RISE       1
start_LC_3_27_3/clk                                  LogicCell40_SEQ_MODE_1010      0              6100  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
start_LC_3_27_3/lcout        LogicCell40_SEQ_MODE_1010   1391              7490  -2836  RISE      13
I__305/I                     Odrv4                          0              7490   -439  RISE       1
I__305/O                     Odrv4                        596              8086   -439  RISE       1
I__312/I                     Span4Mux_v                     0              8086   -439  RISE       1
I__312/O                     Span4Mux_v                   596              8682   -439  RISE       1
I__320/I                     Span4Mux_s3_v                  0              8682   -439  RISE       1
I__320/O                     Span4Mux_s3_v                543              9225   -439  RISE       1
I__327/I                     LocalMux                       0              9225   -439  RISE       1
I__327/O                     LocalMux                    1099             10325   -439  RISE       1
I__329/I                     InMux                          0             10325   -439  RISE       1
I__329/O                     InMux                        662             10987   -439  RISE       1
trans_count_3_LC_2_29_3/in0  LogicCell40_SEQ_MODE_1010      0             10987   -439  RISE       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
SBCLKi                                               MyI2C                          0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__407/I                                             gio2CtrlBuf                    0              4961  RISE       1
I__407/O                                             gio2CtrlBuf                    0              4961  RISE       1
I__408/I                                             GlobalMux                      0              4961  RISE       1
I__408/O                                             GlobalMux                    252              5212  RISE       1
I__412/I                                             ClkMux                         0              5212  RISE       1
I__412/O                                             ClkMux                       887              6100  RISE       1
trans_count_3_LC_2_29_3/clk                          LogicCell40_SEQ_MODE_1010      0              6100  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : trans_count_fast_0_LC_2_28_3/lcout
Path End         : trans_count_4_LC_2_29_4/in3
Capture Clock    : trans_count_4_LC_2_29_4/clk
Setup Constraint : 5680p
Path slack       : -373p

Capture Clock Arrival Time (MyI2C|SBCLKi:R#2)    5680
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       6100
- Setup Time                                     -728
---------------------------------------------   ----- 
End-of-path required time (ps)                  11051

Launch Clock Arrival Time (MyI2C|SBCLKi:R#1)       0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       6100
+ Clock To Q                                    1391
+ Data Path Delay                               3934
--------------------------------------------   ----- 
End-of-path arrival time (ps)                  11424
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
SBCLKi                                               MyI2C                          0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__407/I                                             gio2CtrlBuf                    0              4961  RISE       1
I__407/O                                             gio2CtrlBuf                    0              4961  RISE       1
I__408/I                                             GlobalMux                      0              4961  RISE       1
I__408/O                                             GlobalMux                    252              5212  RISE       1
I__411/I                                             ClkMux                         0              5212  RISE       1
I__411/O                                             ClkMux                       887              6100  RISE       1
trans_count_fast_0_LC_2_28_3/clk                     LogicCell40_SEQ_MODE_1010      0              6100  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
trans_count_fast_0_LC_2_28_3/lcout             LogicCell40_SEQ_MODE_1010   1391              7490  -4928  RISE       3
I__375/I                                       LocalMux                       0              7490  -1472  RISE       1
I__375/O                                       LocalMux                    1099              8590  -1472  RISE       1
I__378/I                                       InMux                          0              8590  -1472  RISE       1
I__378/O                                       InMux                        662              9252  -1472  RISE       1
trans_count_fast_RNI5VSA_0_LC_2_29_0/in1       LogicCell40_SEQ_MODE_0000      0              9252  -1472  RISE       1
trans_count_fast_RNI5VSA_0_LC_2_29_0/carryout  LogicCell40_SEQ_MODE_0000    675              9927   -651  RISE       2
trans_count_1_LC_2_29_1/carryin                LogicCell40_SEQ_MODE_1010      0              9927   -651  RISE       1
trans_count_1_LC_2_29_1/carryout               LogicCell40_SEQ_MODE_1010    278             10206   -651  RISE       2
trans_count_2_LC_2_29_2/carryin                LogicCell40_SEQ_MODE_1010      0             10206   -651  RISE       1
trans_count_2_LC_2_29_2/carryout               LogicCell40_SEQ_MODE_1010    278             10484   -651  RISE       2
trans_count_3_LC_2_29_3/carryin                LogicCell40_SEQ_MODE_1010      0             10484   -651  RISE       1
trans_count_3_LC_2_29_3/carryout               LogicCell40_SEQ_MODE_1010    278             10762   -651  RISE       2
I__234/I                                       InMux                          0             10762   -373  RISE       1
I__234/O                                       InMux                        662             11424   -373  RISE       1
trans_count_4_LC_2_29_4/in3                    LogicCell40_SEQ_MODE_1010      0             11424   -373  RISE       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
SBCLKi                                               MyI2C                          0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__407/I                                             gio2CtrlBuf                    0              4961  RISE       1
I__407/O                                             gio2CtrlBuf                    0              4961  RISE       1
I__408/I                                             GlobalMux                      0              4961  RISE       1
I__408/O                                             GlobalMux                    252              5212  RISE       1
I__412/I                                             ClkMux                         0              5212  RISE       1
I__412/O                                             ClkMux                       887              6100  RISE       1
trans_count_4_LC_2_29_4/clk                          LogicCell40_SEQ_MODE_1010      0              6100  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : trans_count_fast_0_LC_2_28_3/lcout
Path End         : trans_count_3_LC_2_29_3/in3
Capture Clock    : trans_count_3_LC_2_29_3/clk
Setup Constraint : 5680p
Path slack       : -95p

Capture Clock Arrival Time (MyI2C|SBCLKi:R#2)    5680
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       6100
- Setup Time                                     -728
---------------------------------------------   ----- 
End-of-path required time (ps)                  11051

Launch Clock Arrival Time (MyI2C|SBCLKi:R#1)       0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       6100
+ Clock To Q                                    1391
+ Data Path Delay                               3656
--------------------------------------------   ----- 
End-of-path arrival time (ps)                  11146
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
SBCLKi                                               MyI2C                          0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__407/I                                             gio2CtrlBuf                    0              4961  RISE       1
I__407/O                                             gio2CtrlBuf                    0              4961  RISE       1
I__408/I                                             GlobalMux                      0              4961  RISE       1
I__408/O                                             GlobalMux                    252              5212  RISE       1
I__411/I                                             ClkMux                         0              5212  RISE       1
I__411/O                                             ClkMux                       887              6100  RISE       1
trans_count_fast_0_LC_2_28_3/clk                     LogicCell40_SEQ_MODE_1010      0              6100  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
trans_count_fast_0_LC_2_28_3/lcout             LogicCell40_SEQ_MODE_1010   1391              7490  -4928  RISE       3
I__375/I                                       LocalMux                       0              7490  -1472  RISE       1
I__375/O                                       LocalMux                    1099              8590  -1472  RISE       1
I__378/I                                       InMux                          0              8590  -1472  RISE       1
I__378/O                                       InMux                        662              9252  -1472  RISE       1
trans_count_fast_RNI5VSA_0_LC_2_29_0/in1       LogicCell40_SEQ_MODE_0000      0              9252  -1472  RISE       1
trans_count_fast_RNI5VSA_0_LC_2_29_0/carryout  LogicCell40_SEQ_MODE_0000    675              9927   -651  RISE       2
trans_count_1_LC_2_29_1/carryin                LogicCell40_SEQ_MODE_1010      0              9927   -651  RISE       1
trans_count_1_LC_2_29_1/carryout               LogicCell40_SEQ_MODE_1010    278             10206   -651  RISE       2
trans_count_2_LC_2_29_2/carryin                LogicCell40_SEQ_MODE_1010      0             10206   -651  RISE       1
trans_count_2_LC_2_29_2/carryout               LogicCell40_SEQ_MODE_1010    278             10484   -651  RISE       2
I__235/I                                       InMux                          0             10484    -95  RISE       1
I__235/O                                       InMux                        662             11146    -95  RISE       1
trans_count_3_LC_2_29_3/in3                    LogicCell40_SEQ_MODE_1010      0             11146    -95  RISE       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
SBCLKi                                               MyI2C                          0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__407/I                                             gio2CtrlBuf                    0              4961  RISE       1
I__407/O                                             gio2CtrlBuf                    0              4961  RISE       1
I__408/I                                             GlobalMux                      0              4961  RISE       1
I__408/O                                             GlobalMux                    252              5212  RISE       1
I__412/I                                             ClkMux                         0              5212  RISE       1
I__412/O                                             ClkMux                       887              6100  RISE       1
trans_count_3_LC_2_29_3/clk                          LogicCell40_SEQ_MODE_1010      0              6100  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : start_LC_3_27_3/lcout
Path End         : trans_count_2_LC_2_29_2/in0
Capture Clock    : trans_count_2_LC_2_29_2/clk
Setup Constraint : 5680p
Path slack       : 157p

Capture Clock Arrival Time (MyI2C|SBCLKi:R#2)    5680
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       6100
- Setup Time                                    -1232
---------------------------------------------   ----- 
End-of-path required time (ps)                  10548

Launch Clock Arrival Time (MyI2C|SBCLKi:R#1)       0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       6100
+ Clock To Q                                    1391
+ Data Path Delay                               2901
--------------------------------------------   ----- 
End-of-path arrival time (ps)                  10391
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
SBCLKi                                               MyI2C                          0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__407/I                                             gio2CtrlBuf                    0              4961  RISE       1
I__407/O                                             gio2CtrlBuf                    0              4961  RISE       1
I__408/I                                             GlobalMux                      0              4961  RISE       1
I__408/O                                             GlobalMux                    252              5212  RISE       1
I__409/I                                             ClkMux                         0              5212  RISE       1
I__409/O                                             ClkMux                       887              6100  RISE       1
start_LC_3_27_3/clk                                  LogicCell40_SEQ_MODE_1010      0              6100  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
start_LC_3_27_3/lcout        LogicCell40_SEQ_MODE_1010   1391              7490  -2836  RISE      13
I__305/I                     Odrv4                          0              7490   -439  RISE       1
I__305/O                     Odrv4                        596              8086   -439  RISE       1
I__311/I                     Span4Mux_s3_v                  0              8086    157  RISE       1
I__311/O                     Span4Mux_s3_v                543              8629    157  RISE       1
I__318/I                     LocalMux                       0              8629    157  RISE       1
I__318/O                     LocalMux                    1099              9729    157  RISE       1
I__323/I                     InMux                          0              9729    157  RISE       1
I__323/O                     InMux                        662             10391    157  RISE       1
trans_count_2_LC_2_29_2/in0  LogicCell40_SEQ_MODE_1010      0             10391    157  RISE       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
SBCLKi                                               MyI2C                          0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__407/I                                             gio2CtrlBuf                    0              4961  RISE       1
I__407/O                                             gio2CtrlBuf                    0              4961  RISE       1
I__408/I                                             GlobalMux                      0              4961  RISE       1
I__408/O                                             GlobalMux                    252              5212  RISE       1
I__412/I                                             ClkMux                         0              5212  RISE       1
I__412/O                                             ClkMux                       887              6100  RISE       1
trans_count_2_LC_2_29_2/clk                          LogicCell40_SEQ_MODE_1010      0              6100  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : start_LC_3_27_3/lcout
Path End         : trans_count_4_LC_2_29_4/in0
Capture Clock    : trans_count_4_LC_2_29_4/clk
Setup Constraint : 5680p
Path slack       : 157p

Capture Clock Arrival Time (MyI2C|SBCLKi:R#2)    5680
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       6100
- Setup Time                                    -1232
---------------------------------------------   ----- 
End-of-path required time (ps)                  10548

Launch Clock Arrival Time (MyI2C|SBCLKi:R#1)       0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       6100
+ Clock To Q                                    1391
+ Data Path Delay                               2901
--------------------------------------------   ----- 
End-of-path arrival time (ps)                  10391
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
SBCLKi                                               MyI2C                          0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__407/I                                             gio2CtrlBuf                    0              4961  RISE       1
I__407/O                                             gio2CtrlBuf                    0              4961  RISE       1
I__408/I                                             GlobalMux                      0              4961  RISE       1
I__408/O                                             GlobalMux                    252              5212  RISE       1
I__409/I                                             ClkMux                         0              5212  RISE       1
I__409/O                                             ClkMux                       887              6100  RISE       1
start_LC_3_27_3/clk                                  LogicCell40_SEQ_MODE_1010      0              6100  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
start_LC_3_27_3/lcout        LogicCell40_SEQ_MODE_1010   1391              7490  -2836  RISE      13
I__305/I                     Odrv4                          0              7490   -439  RISE       1
I__305/O                     Odrv4                        596              8086   -439  RISE       1
I__311/I                     Span4Mux_s3_v                  0              8086    157  RISE       1
I__311/O                     Span4Mux_s3_v                543              8629    157  RISE       1
I__318/I                     LocalMux                       0              8629    157  RISE       1
I__318/O                     LocalMux                    1099              9729    157  RISE       1
I__324/I                     InMux                          0              9729    157  RISE       1
I__324/O                     InMux                        662             10391    157  RISE       1
trans_count_4_LC_2_29_4/in0  LogicCell40_SEQ_MODE_1010      0             10391    157  RISE       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
SBCLKi                                               MyI2C                          0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__407/I                                             gio2CtrlBuf                    0              4961  RISE       1
I__407/O                                             gio2CtrlBuf                    0              4961  RISE       1
I__408/I                                             GlobalMux                      0              4961  RISE       1
I__408/O                                             GlobalMux                    252              5212  RISE       1
I__412/I                                             ClkMux                         0              5212  RISE       1
I__412/O                                             ClkMux                       887              6100  RISE       1
trans_count_4_LC_2_29_4/clk                          LogicCell40_SEQ_MODE_1010      0              6100  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : trans_count_fast_0_LC_2_28_3/lcout
Path End         : trans_count_2_LC_2_29_2/in3
Capture Clock    : trans_count_2_LC_2_29_2/clk
Setup Constraint : 5680p
Path slack       : 183p

Capture Clock Arrival Time (MyI2C|SBCLKi:R#2)    5680
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       6100
- Setup Time                                     -728
---------------------------------------------   ----- 
End-of-path required time (ps)                  11051

Launch Clock Arrival Time (MyI2C|SBCLKi:R#1)       0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       6100
+ Clock To Q                                    1391
+ Data Path Delay                               3378
--------------------------------------------   ----- 
End-of-path arrival time (ps)                  10868
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
SBCLKi                                               MyI2C                          0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__407/I                                             gio2CtrlBuf                    0              4961  RISE       1
I__407/O                                             gio2CtrlBuf                    0              4961  RISE       1
I__408/I                                             GlobalMux                      0              4961  RISE       1
I__408/O                                             GlobalMux                    252              5212  RISE       1
I__411/I                                             ClkMux                         0              5212  RISE       1
I__411/O                                             ClkMux                       887              6100  RISE       1
trans_count_fast_0_LC_2_28_3/clk                     LogicCell40_SEQ_MODE_1010      0              6100  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
trans_count_fast_0_LC_2_28_3/lcout             LogicCell40_SEQ_MODE_1010   1391              7490  -4928  RISE       3
I__375/I                                       LocalMux                       0              7490  -1472  RISE       1
I__375/O                                       LocalMux                    1099              8590  -1472  RISE       1
I__378/I                                       InMux                          0              8590  -1472  RISE       1
I__378/O                                       InMux                        662              9252  -1472  RISE       1
trans_count_fast_RNI5VSA_0_LC_2_29_0/in1       LogicCell40_SEQ_MODE_0000      0              9252  -1472  RISE       1
trans_count_fast_RNI5VSA_0_LC_2_29_0/carryout  LogicCell40_SEQ_MODE_0000    675              9927   -651  RISE       2
trans_count_1_LC_2_29_1/carryin                LogicCell40_SEQ_MODE_1010      0              9927   -651  RISE       1
trans_count_1_LC_2_29_1/carryout               LogicCell40_SEQ_MODE_1010    278             10206   -651  RISE       2
I__236/I                                       InMux                          0             10206    184  RISE       1
I__236/O                                       InMux                        662             10868    184  RISE       1
trans_count_2_LC_2_29_2/in3                    LogicCell40_SEQ_MODE_1010      0             10868    184  RISE       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
SBCLKi                                               MyI2C                          0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__407/I                                             gio2CtrlBuf                    0              4961  RISE       1
I__407/O                                             gio2CtrlBuf                    0              4961  RISE       1
I__408/I                                             GlobalMux                      0              4961  RISE       1
I__408/O                                             GlobalMux                    252              5212  RISE       1
I__412/I                                             ClkMux                         0              5212  RISE       1
I__412/O                                             ClkMux                       887              6100  RISE       1
trans_count_2_LC_2_29_2/clk                          LogicCell40_SEQ_MODE_1010      0              6100  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : start_LC_3_27_3/lcout
Path End         : run_LC_1_26_3/in1
Capture Clock    : run_LC_1_26_3/clk
Setup Constraint : 5680p
Path slack       : 276p

Capture Clock Arrival Time (MyI2C|SBCLKi:R#2)    5680
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       6100
- Setup Time                                    -1060
---------------------------------------------   ----- 
End-of-path required time (ps)                  10720

Launch Clock Arrival Time (MyI2C|SBCLKi:R#1)       0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       6100
+ Clock To Q                                    1391
+ Data Path Delay                               2954
--------------------------------------------   ----- 
End-of-path arrival time (ps)                  10444
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
SBCLKi                                               MyI2C                          0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__407/I                                             gio2CtrlBuf                    0              4961  RISE       1
I__407/O                                             gio2CtrlBuf                    0              4961  RISE       1
I__408/I                                             GlobalMux                      0              4961  RISE       1
I__408/O                                             GlobalMux                    252              5212  RISE       1
I__409/I                                             ClkMux                         0              5212  RISE       1
I__409/O                                             ClkMux                       887              6100  RISE       1
start_LC_3_27_3/clk                                  LogicCell40_SEQ_MODE_1010      0              6100  RISE       1

Data path
pin name               model name                 delay  cumulative delay  slack  edge  Fanout
---------------------  -------------------------  -----  ----------------  -----  ----  ------
start_LC_3_27_3/lcout  LogicCell40_SEQ_MODE_1010   1391              7490  -2836  RISE      13
I__305/I               Odrv4                          0              7490   -439  RISE       1
I__305/O               Odrv4                        596              8086   -439  RISE       1
I__312/I               Span4Mux_v                     0              8086   -439  RISE       1
I__312/O               Span4Mux_v                   596              8682   -439  RISE       1
I__319/I               LocalMux                       0              8682    276  RISE       1
I__319/O               LocalMux                    1099              9782    276  RISE       1
I__326/I               InMux                          0              9782    276  RISE       1
I__326/O               InMux                        662             10444    276  RISE       1
run_LC_1_26_3/in1      LogicCell40_SEQ_MODE_1010      0             10444    276  RISE       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
SBCLKi                                               MyI2C                          0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__407/I                                             gio2CtrlBuf                    0              4961  RISE       1
I__407/O                                             gio2CtrlBuf                    0              4961  RISE       1
I__408/I                                             GlobalMux                      0              4961  RISE       1
I__408/O                                             GlobalMux                    252              5212  RISE       1
I__410/I                                             ClkMux                         0              5212  RISE       1
I__410/O                                             ClkMux                       887              6100  RISE       1
run_LC_1_26_3/clk                                    LogicCell40_SEQ_MODE_1010      0              6100  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : start_LC_3_27_3/lcout
Path End         : IPDONE_i_LC_1_29_6/in1
Capture Clock    : IPDONE_i_LC_1_29_6/clk
Setup Constraint : 5680p
Path slack       : 329p

Capture Clock Arrival Time (MyI2C|SBCLKi:R#2)    5680
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       6100
- Setup Time                                    -1060
---------------------------------------------   ----- 
End-of-path required time (ps)                  10720

Launch Clock Arrival Time (MyI2C|SBCLKi:R#1)       0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       6100
+ Clock To Q                                    1391
+ Data Path Delay                               2901
--------------------------------------------   ----- 
End-of-path arrival time (ps)                  10391
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
SBCLKi                                               MyI2C                          0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__407/I                                             gio2CtrlBuf                    0              4961  RISE       1
I__407/O                                             gio2CtrlBuf                    0              4961  RISE       1
I__408/I                                             GlobalMux                      0              4961  RISE       1
I__408/O                                             GlobalMux                    252              5212  RISE       1
I__409/I                                             ClkMux                         0              5212  RISE       1
I__409/O                                             ClkMux                       887              6100  RISE       1
start_LC_3_27_3/clk                                  LogicCell40_SEQ_MODE_1010      0              6100  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
start_LC_3_27_3/lcout   LogicCell40_SEQ_MODE_1010   1391              7490  -2836  RISE      13
I__305/I                Odrv4                          0              7490   -439  RISE       1
I__305/O                Odrv4                        596              8086   -439  RISE       1
I__311/I                Span4Mux_s3_v                  0              8086    157  RISE       1
I__311/O                Span4Mux_s3_v                543              8629    157  RISE       1
I__317/I                LocalMux                       0              8629    329  RISE       1
I__317/O                LocalMux                    1099              9729    329  RISE       1
I__322/I                InMux                          0              9729    329  RISE       1
I__322/O                InMux                        662             10391    329  RISE       1
IPDONE_i_LC_1_29_6/in1  LogicCell40_SEQ_MODE_1010      0             10391    329  RISE       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
SBCLKi                                               MyI2C                          0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__407/I                                             gio2CtrlBuf                    0              4961  RISE       1
I__407/O                                             gio2CtrlBuf                    0              4961  RISE       1
I__408/I                                             GlobalMux                      0              4961  RISE       1
I__408/O                                             GlobalMux                    252              5212  RISE       1
I__413/I                                             ClkMux                         0              5212  RISE       1
I__413/O                                             ClkMux                       887              6100  RISE       1
IPDONE_i_LC_1_29_6/clk                               LogicCell40_SEQ_MODE_1010      0              6100  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : start_LC_3_27_3/lcout
Path End         : trans_count_5_LC_2_29_5/in1
Capture Clock    : trans_count_5_LC_2_29_5/clk
Setup Constraint : 5680p
Path slack       : 329p

Capture Clock Arrival Time (MyI2C|SBCLKi:R#2)    5680
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       6100
- Setup Time                                    -1060
---------------------------------------------   ----- 
End-of-path required time (ps)                  10720

Launch Clock Arrival Time (MyI2C|SBCLKi:R#1)       0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       6100
+ Clock To Q                                    1391
+ Data Path Delay                               2901
--------------------------------------------   ----- 
End-of-path arrival time (ps)                  10391
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
SBCLKi                                               MyI2C                          0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__407/I                                             gio2CtrlBuf                    0              4961  RISE       1
I__407/O                                             gio2CtrlBuf                    0              4961  RISE       1
I__408/I                                             GlobalMux                      0              4961  RISE       1
I__408/O                                             GlobalMux                    252              5212  RISE       1
I__409/I                                             ClkMux                         0              5212  RISE       1
I__409/O                                             ClkMux                       887              6100  RISE       1
start_LC_3_27_3/clk                                  LogicCell40_SEQ_MODE_1010      0              6100  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
start_LC_3_27_3/lcout        LogicCell40_SEQ_MODE_1010   1391              7490  -2836  RISE      13
I__305/I                     Odrv4                          0              7490   -439  RISE       1
I__305/O                     Odrv4                        596              8086   -439  RISE       1
I__311/I                     Span4Mux_s3_v                  0              8086    157  RISE       1
I__311/O                     Span4Mux_s3_v                543              8629    157  RISE       1
I__318/I                     LocalMux                       0              8629    157  RISE       1
I__318/O                     LocalMux                    1099              9729    157  RISE       1
I__325/I                     InMux                          0              9729    329  RISE       1
I__325/O                     InMux                        662             10391    329  RISE       1
trans_count_5_LC_2_29_5/in1  LogicCell40_SEQ_MODE_1010      0             10391    329  RISE       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
SBCLKi                                               MyI2C                          0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__407/I                                             gio2CtrlBuf                    0              4961  RISE       1
I__407/O                                             gio2CtrlBuf                    0              4961  RISE       1
I__408/I                                             GlobalMux                      0              4961  RISE       1
I__408/O                                             GlobalMux                    252              5212  RISE       1
I__412/I                                             ClkMux                         0              5212  RISE       1
I__412/O                                             ClkMux                       887              6100  RISE       1
trans_count_5_LC_2_29_5/clk                          LogicCell40_SEQ_MODE_1010      0              6100  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : trans_count_fast_0_LC_2_28_3/lcout
Path End         : trans_count_1_LC_2_29_1/in3
Capture Clock    : trans_count_1_LC_2_29_1/clk
Setup Constraint : 5680p
Path slack       : 461p

Capture Clock Arrival Time (MyI2C|SBCLKi:R#2)    5680
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       6100
- Setup Time                                     -728
---------------------------------------------   ----- 
End-of-path required time (ps)                  11051

Launch Clock Arrival Time (MyI2C|SBCLKi:R#1)       0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       6100
+ Clock To Q                                    1391
+ Data Path Delay                               3100
--------------------------------------------   ----- 
End-of-path arrival time (ps)                  10590
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
SBCLKi                                               MyI2C                          0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__407/I                                             gio2CtrlBuf                    0              4961  RISE       1
I__407/O                                             gio2CtrlBuf                    0              4961  RISE       1
I__408/I                                             GlobalMux                      0              4961  RISE       1
I__408/O                                             GlobalMux                    252              5212  RISE       1
I__411/I                                             ClkMux                         0              5212  RISE       1
I__411/O                                             ClkMux                       887              6100  RISE       1
trans_count_fast_0_LC_2_28_3/clk                     LogicCell40_SEQ_MODE_1010      0              6100  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
trans_count_fast_0_LC_2_28_3/lcout             LogicCell40_SEQ_MODE_1010   1391              7490  -4928  RISE       3
I__375/I                                       LocalMux                       0              7490  -1472  RISE       1
I__375/O                                       LocalMux                    1099              8590  -1472  RISE       1
I__378/I                                       InMux                          0              8590  -1472  RISE       1
I__378/O                                       InMux                        662              9252  -1472  RISE       1
trans_count_fast_RNI5VSA_0_LC_2_29_0/in1       LogicCell40_SEQ_MODE_0000      0              9252  -1472  RISE       1
trans_count_fast_RNI5VSA_0_LC_2_29_0/carryout  LogicCell40_SEQ_MODE_0000    675              9927   -651  RISE       2
I__237/I                                       InMux                          0              9927    462  RISE       1
I__237/O                                       InMux                        662             10590    462  RISE       1
trans_count_1_LC_2_29_1/in3                    LogicCell40_SEQ_MODE_1010      0             10590    462  RISE       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
SBCLKi                                               MyI2C                          0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__407/I                                             gio2CtrlBuf                    0              4961  RISE       1
I__407/O                                             gio2CtrlBuf                    0              4961  RISE       1
I__408/I                                             GlobalMux                      0              4961  RISE       1
I__408/O                                             GlobalMux                    252              5212  RISE       1
I__412/I                                             ClkMux                         0              5212  RISE       1
I__412/O                                             ClkMux                       887              6100  RISE       1
trans_count_1_LC_2_29_1/clk                          LogicCell40_SEQ_MODE_1010      0              6100  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SB_I2C_INST_LT/SBACKO
Path End         : sb_idle_LC_1_26_0/in3
Capture Clock    : sb_idle_LC_1_26_0/clk
Setup Constraint : 5680p
Path slack       : 708p

Capture Clock Arrival Time (MyI2C|SBCLKi:R#2)    5680
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       6100
- Setup Time                                     -728
---------------------------------------------   ----- 
End-of-path required time (ps)                  11051

Launch Clock Arrival Time (MyI2C|SBCLKi:R#1)       0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       6100
+ Clock To Q                                    1290
+ Data Path Delay                               2954
--------------------------------------------   ----- 
End-of-path arrival time (ps)                  10343
 
Launch Clock Path
pin name                                             model name   delay  cumulative delay  edge  Fanout
---------------------------------------------------  -----------  -----  ----------------  ----  ------
SBCLKi                                               MyI2C            0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD           0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/DOUT                         IO_PAD         590               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF      0               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF   4371              4961  RISE       1
I__407/I                                             gio2CtrlBuf      0              4961  RISE       1
I__407/O                                             gio2CtrlBuf      0              4961  RISE       1
I__408/I                                             GlobalMux        0              4961  RISE       1
I__408/O                                             GlobalMux      252              5212  RISE       1
I__414/I                                             ClkMux           0              5212  RISE       1
I__414/O                                             ClkMux         887              6100  RISE       1
SB_I2C_INST_LT/SBCLKI                                SB_I2C           0              6100  RISE       1

Data path
pin name               model name                 delay  cumulative delay  slack  edge  Fanout
---------------------  -------------------------  -----  ----------------  -----  ----  ------
SB_I2C_INST_LT/SBACKO  SB_I2C                      1290              7389  -2245  RISE       4
I__245/I               Odrv4                          0              7389    708  RISE       1
I__245/O               Odrv4                        596              7986    708  RISE       1
I__248/I               Span4Mux_v                     0              7986    708  RISE       1
I__248/O               Span4Mux_v                   596              8582    708  RISE       1
I__251/I               LocalMux                       0              8582    708  RISE       1
I__251/O               LocalMux                    1099              9681    708  RISE       1
I__254/I               InMux                          0              9681    708  RISE       1
I__254/O               InMux                        662             10343    708  RISE       1
sb_idle_LC_1_26_0/in3  LogicCell40_SEQ_MODE_1011      0             10343    708  RISE       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
SBCLKi                                               MyI2C                          0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__407/I                                             gio2CtrlBuf                    0              4961  RISE       1
I__407/O                                             gio2CtrlBuf                    0              4961  RISE       1
I__408/I                                             GlobalMux                      0              4961  RISE       1
I__408/O                                             GlobalMux                    252              5212  RISE       1
I__410/I                                             ClkMux                         0              5212  RISE       1
I__410/O                                             ClkMux                       887              6100  RISE       1
sb_idle_LC_1_26_0/clk                                LogicCell40_SEQ_MODE_1011      0              6100  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SB_I2C_INST_LT/SBACKO
Path End         : strobe_LC_1_26_4/in3
Capture Clock    : strobe_LC_1_26_4/clk
Setup Constraint : 5680p
Path slack       : 708p

Capture Clock Arrival Time (MyI2C|SBCLKi:R#2)    5680
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       6100
- Setup Time                                     -728
---------------------------------------------   ----- 
End-of-path required time (ps)                  11051

Launch Clock Arrival Time (MyI2C|SBCLKi:R#1)       0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       6100
+ Clock To Q                                    1290
+ Data Path Delay                               2954
--------------------------------------------   ----- 
End-of-path arrival time (ps)                  10343
 
Launch Clock Path
pin name                                             model name   delay  cumulative delay  edge  Fanout
---------------------------------------------------  -----------  -----  ----------------  ----  ------
SBCLKi                                               MyI2C            0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD           0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/DOUT                         IO_PAD         590               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF      0               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF   4371              4961  RISE       1
I__407/I                                             gio2CtrlBuf      0              4961  RISE       1
I__407/O                                             gio2CtrlBuf      0              4961  RISE       1
I__408/I                                             GlobalMux        0              4961  RISE       1
I__408/O                                             GlobalMux      252              5212  RISE       1
I__414/I                                             ClkMux           0              5212  RISE       1
I__414/O                                             ClkMux         887              6100  RISE       1
SB_I2C_INST_LT/SBCLKI                                SB_I2C           0              6100  RISE       1

Data path
pin name               model name                 delay  cumulative delay  slack  edge  Fanout
---------------------  -------------------------  -----  ----------------  -----  ----  ------
SB_I2C_INST_LT/SBACKO  SB_I2C                      1290              7389  -2245  RISE       4
I__245/I               Odrv4                          0              7389    708  RISE       1
I__245/O               Odrv4                        596              7986    708  RISE       1
I__248/I               Span4Mux_v                     0              7986    708  RISE       1
I__248/O               Span4Mux_v                   596              8582    708  RISE       1
I__251/I               LocalMux                       0              8582    708  RISE       1
I__251/O               LocalMux                    1099              9681    708  RISE       1
I__255/I               InMux                          0              9681    708  RISE       1
I__255/O               InMux                        662             10343    708  RISE       1
strobe_LC_1_26_4/in3   LogicCell40_SEQ_MODE_1010      0             10343    708  RISE       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
SBCLKi                                               MyI2C                          0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__407/I                                             gio2CtrlBuf                    0              4961  RISE       1
I__407/O                                             gio2CtrlBuf                    0              4961  RISE       1
I__408/I                                             GlobalMux                      0              4961  RISE       1
I__408/O                                             GlobalMux                    252              5212  RISE       1
I__410/I                                             ClkMux                         0              5212  RISE       1
I__410/O                                             ClkMux                       887              6100  RISE       1
strobe_LC_1_26_4/clk                                 LogicCell40_SEQ_MODE_1010      0              6100  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : IPDONE_i_LC_1_29_6/lcout
Path End         : run_LC_1_26_3/in3
Capture Clock    : run_LC_1_26_3/clk
Setup Constraint : 5680p
Path slack       : 726p

Capture Clock Arrival Time (MyI2C|SBCLKi:R#2)    5680
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       6100
- Setup Time                                     -728
---------------------------------------------   ----- 
End-of-path required time (ps)                  11051

Launch Clock Arrival Time (MyI2C|SBCLKi:R#1)       0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       6100
+ Clock To Q                                    1391
+ Data Path Delay                               2835
--------------------------------------------   ----- 
End-of-path arrival time (ps)                  10325
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
SBCLKi                                               MyI2C                          0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__407/I                                             gio2CtrlBuf                    0              4961  RISE       1
I__407/O                                             gio2CtrlBuf                    0              4961  RISE       1
I__408/I                                             GlobalMux                      0              4961  RISE       1
I__408/O                                             GlobalMux                    252              5212  RISE       1
I__413/I                                             ClkMux                         0              5212  RISE       1
I__413/O                                             ClkMux                       887              6100  RISE       1
IPDONE_i_LC_1_29_6/clk                               LogicCell40_SEQ_MODE_1010      0              6100  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
IPDONE_i_LC_1_29_6/lcout  LogicCell40_SEQ_MODE_1010   1391              7490  -5702  RISE      13
I__265/I                  Odrv12                         0              7490    727  RISE       1
I__265/O                  Odrv12                      1073              8563    727  RISE       1
I__276/I                  LocalMux                       0              8563    727  RISE       1
I__276/O                  LocalMux                    1099              9663    727  RISE       1
I__283/I                  InMux                          0              9663    727  RISE       1
I__283/O                  InMux                        662             10325    727  RISE       1
run_LC_1_26_3/in3         LogicCell40_SEQ_MODE_1010      0             10325    727  RISE       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
SBCLKi                                               MyI2C                          0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__407/I                                             gio2CtrlBuf                    0              4961  RISE       1
I__407/O                                             gio2CtrlBuf                    0              4961  RISE       1
I__408/I                                             GlobalMux                      0              4961  RISE       1
I__408/O                                             GlobalMux                    252              5212  RISE       1
I__410/I                                             ClkMux                         0              5212  RISE       1
I__410/O                                             ClkMux                       887              6100  RISE       1
run_LC_1_26_3/clk                                    LogicCell40_SEQ_MODE_1010      0              6100  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : pup_LC_3_27_5/lcout
Path End         : load_d1_LC_3_27_6/in0
Capture Clock    : load_d1_LC_3_27_6/clk
Setup Constraint : 5680p
Path slack       : 1296p

Capture Clock Arrival Time (MyI2C|SBCLKi:R#2)    5680
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       6100
- Setup Time                                    -1232
---------------------------------------------   ----- 
End-of-path required time (ps)                  10548

Launch Clock Arrival Time (MyI2C|SBCLKi:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      6100
+ Clock To Q                                   1391
+ Data Path Delay                              1762
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  9252
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
SBCLKi                                               MyI2C                          0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__407/I                                             gio2CtrlBuf                    0              4961  RISE       1
I__407/O                                             gio2CtrlBuf                    0              4961  RISE       1
I__408/I                                             GlobalMux                      0              4961  RISE       1
I__408/O                                             GlobalMux                    252              5212  RISE       1
I__409/I                                             ClkMux                         0              5212  RISE       1
I__409/O                                             ClkMux                       887              6100  RISE       1
pup_LC_3_27_5/clk                                    LogicCell40_SEQ_MODE_1011      0              6100  RISE       1

Data path
pin name               model name                 delay  cumulative delay  slack  edge  Fanout
---------------------  -------------------------  -----  ----------------  -----  ----  ------
pup_LC_3_27_5/lcout    LogicCell40_SEQ_MODE_1011   1391              7490   1296  RISE       2
I__424/I               LocalMux                       0              7490   1296  RISE       1
I__424/O               LocalMux                    1099              8590   1296  RISE       1
I__426/I               InMux                          0              8590   1296  RISE       1
I__426/O               InMux                        662              9252   1296  RISE       1
load_d1_LC_3_27_6/in0  LogicCell40_SEQ_MODE_1010      0              9252   1296  RISE       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
SBCLKi                                               MyI2C                          0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__407/I                                             gio2CtrlBuf                    0              4961  RISE       1
I__407/O                                             gio2CtrlBuf                    0              4961  RISE       1
I__408/I                                             GlobalMux                      0              4961  RISE       1
I__408/O                                             GlobalMux                    252              5212  RISE       1
I__409/I                                             ClkMux                         0              5212  RISE       1
I__409/O                                             ClkMux                       887              6100  RISE       1
load_d1_LC_3_27_6/clk                                LogicCell40_SEQ_MODE_1010      0              6100  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : run_LC_1_26_3/lcout
Path End         : run_LC_1_26_3/in0
Capture Clock    : run_LC_1_26_3/clk
Setup Constraint : 5680p
Path slack       : 1296p

Capture Clock Arrival Time (MyI2C|SBCLKi:R#2)    5680
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       6100
- Setup Time                                    -1232
---------------------------------------------   ----- 
End-of-path required time (ps)                  10548

Launch Clock Arrival Time (MyI2C|SBCLKi:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      6100
+ Clock To Q                                   1391
+ Data Path Delay                              1762
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  9252
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
SBCLKi                                               MyI2C                          0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__407/I                                             gio2CtrlBuf                    0              4961  RISE       1
I__407/O                                             gio2CtrlBuf                    0              4961  RISE       1
I__408/I                                             GlobalMux                      0              4961  RISE       1
I__408/O                                             GlobalMux                    252              5212  RISE       1
I__410/I                                             ClkMux                         0              5212  RISE       1
I__410/O                                             ClkMux                       887              6100  RISE       1
run_LC_1_26_3/clk                                    LogicCell40_SEQ_MODE_1010      0              6100  RISE       1

Data path
pin name             model name                 delay  cumulative delay  slack  edge  Fanout
-------------------  -------------------------  -----  ----------------  -----  ----  ------
run_LC_1_26_3/lcout  LogicCell40_SEQ_MODE_1010   1391              7490   1296  RISE       3
I__132/I             LocalMux                       0              7490   1296  RISE       1
I__132/O             LocalMux                    1099              8590   1296  RISE       1
I__134/I             InMux                          0              8590   1296  RISE       1
I__134/O             InMux                        662              9252   1296  RISE       1
run_LC_1_26_3/in0    LogicCell40_SEQ_MODE_1010      0              9252   1296  RISE       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
SBCLKi                                               MyI2C                          0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__407/I                                             gio2CtrlBuf                    0              4961  RISE       1
I__407/O                                             gio2CtrlBuf                    0              4961  RISE       1
I__408/I                                             GlobalMux                      0              4961  RISE       1
I__408/O                                             GlobalMux                    252              5212  RISE       1
I__410/I                                             ClkMux                         0              5212  RISE       1
I__410/O                                             ClkMux                       887              6100  RISE       1
run_LC_1_26_3/clk                                    LogicCell40_SEQ_MODE_1010      0              6100  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sb_idle_LC_1_26_0/lcout
Path End         : sb_idle_LC_1_26_0/in0
Capture Clock    : sb_idle_LC_1_26_0/clk
Setup Constraint : 5680p
Path slack       : 1296p

Capture Clock Arrival Time (MyI2C|SBCLKi:R#2)    5680
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       6100
- Setup Time                                    -1232
---------------------------------------------   ----- 
End-of-path required time (ps)                  10548

Launch Clock Arrival Time (MyI2C|SBCLKi:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      6100
+ Clock To Q                                   1391
+ Data Path Delay                              1762
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  9252
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
SBCLKi                                               MyI2C                          0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__407/I                                             gio2CtrlBuf                    0              4961  RISE       1
I__407/O                                             gio2CtrlBuf                    0              4961  RISE       1
I__408/I                                             GlobalMux                      0              4961  RISE       1
I__408/O                                             GlobalMux                    252              5212  RISE       1
I__410/I                                             ClkMux                         0              5212  RISE       1
I__410/O                                             ClkMux                       887              6100  RISE       1
sb_idle_LC_1_26_0/clk                                LogicCell40_SEQ_MODE_1011      0              6100  RISE       1

Data path
pin name                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------  -------------------------  -----  ----------------  -----  ----  ------
sb_idle_LC_1_26_0/lcout  LogicCell40_SEQ_MODE_1011   1391              7490   1296  RISE       2
I__128/I                 LocalMux                       0              7490   1296  RISE       1
I__128/O                 LocalMux                    1099              8590   1296  RISE       1
I__129/I                 InMux                          0              8590   1296  RISE       1
I__129/O                 InMux                        662              9252   1296  RISE       1
sb_idle_LC_1_26_0/in0    LogicCell40_SEQ_MODE_1011      0              9252   1296  RISE       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
SBCLKi                                               MyI2C                          0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__407/I                                             gio2CtrlBuf                    0              4961  RISE       1
I__407/O                                             gio2CtrlBuf                    0              4961  RISE       1
I__408/I                                             GlobalMux                      0              4961  RISE       1
I__408/O                                             GlobalMux                    252              5212  RISE       1
I__410/I                                             ClkMux                         0              5212  RISE       1
I__410/O                                             ClkMux                       887              6100  RISE       1
sb_idle_LC_1_26_0/clk                                LogicCell40_SEQ_MODE_1011      0              6100  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : run_LC_1_26_3/lcout
Path End         : strobe_LC_1_26_4/in0
Capture Clock    : strobe_LC_1_26_4/clk
Setup Constraint : 5680p
Path slack       : 1296p

Capture Clock Arrival Time (MyI2C|SBCLKi:R#2)    5680
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       6100
- Setup Time                                    -1232
---------------------------------------------   ----- 
End-of-path required time (ps)                  10548

Launch Clock Arrival Time (MyI2C|SBCLKi:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      6100
+ Clock To Q                                   1391
+ Data Path Delay                              1762
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  9252
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
SBCLKi                                               MyI2C                          0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__407/I                                             gio2CtrlBuf                    0              4961  RISE       1
I__407/O                                             gio2CtrlBuf                    0              4961  RISE       1
I__408/I                                             GlobalMux                      0              4961  RISE       1
I__408/O                                             GlobalMux                    252              5212  RISE       1
I__410/I                                             ClkMux                         0              5212  RISE       1
I__410/O                                             ClkMux                       887              6100  RISE       1
run_LC_1_26_3/clk                                    LogicCell40_SEQ_MODE_1010      0              6100  RISE       1

Data path
pin name              model name                 delay  cumulative delay  slack  edge  Fanout
--------------------  -------------------------  -----  ----------------  -----  ----  ------
run_LC_1_26_3/lcout   LogicCell40_SEQ_MODE_1010   1391              7490   1296  RISE       3
I__133/I              LocalMux                       0              7490   1296  RISE       1
I__133/O              LocalMux                    1099              8590   1296  RISE       1
I__136/I              InMux                          0              8590   1296  RISE       1
I__136/O              InMux                        662              9252   1296  RISE       1
strobe_LC_1_26_4/in0  LogicCell40_SEQ_MODE_1010      0              9252   1296  RISE       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
SBCLKi                                               MyI2C                          0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__407/I                                             gio2CtrlBuf                    0              4961  RISE       1
I__407/O                                             gio2CtrlBuf                    0              4961  RISE       1
I__408/I                                             GlobalMux                      0              4961  RISE       1
I__408/O                                             GlobalMux                    252              5212  RISE       1
I__410/I                                             ClkMux                         0              5212  RISE       1
I__410/O                                             ClkMux                       887              6100  RISE       1
strobe_LC_1_26_4/clk                                 LogicCell40_SEQ_MODE_1010      0              6100  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : trans_count_5_LC_2_29_5/lcout
Path End         : trans_count_5_LC_2_29_5/in0
Capture Clock    : trans_count_5_LC_2_29_5/clk
Setup Constraint : 5680p
Path slack       : 1296p

Capture Clock Arrival Time (MyI2C|SBCLKi:R#2)    5680
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       6100
- Setup Time                                    -1232
---------------------------------------------   ----- 
End-of-path required time (ps)                  10548

Launch Clock Arrival Time (MyI2C|SBCLKi:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      6100
+ Clock To Q                                   1391
+ Data Path Delay                              1762
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  9252
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
SBCLKi                                               MyI2C                          0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__407/I                                             gio2CtrlBuf                    0              4961  RISE       1
I__407/O                                             gio2CtrlBuf                    0              4961  RISE       1
I__408/I                                             GlobalMux                      0              4961  RISE       1
I__408/O                                             GlobalMux                    252              5212  RISE       1
I__412/I                                             ClkMux                         0              5212  RISE       1
I__412/O                                             ClkMux                       887              6100  RISE       1
trans_count_5_LC_2_29_5/clk                          LogicCell40_SEQ_MODE_1010      0              6100  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
trans_count_5_LC_2_29_5/lcout  LogicCell40_SEQ_MODE_1010   1391              7490  -6020  RISE       2
I__230/I                       LocalMux                       0              7490   1296  RISE       1
I__230/O                       LocalMux                    1099              8590   1296  RISE       1
I__232/I                       InMux                          0              8590   1296  RISE       1
I__232/O                       InMux                        662              9252   1296  RISE       1
trans_count_5_LC_2_29_5/in0    LogicCell40_SEQ_MODE_1010      0              9252   1296  RISE       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
SBCLKi                                               MyI2C                          0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__407/I                                             gio2CtrlBuf                    0              4961  RISE       1
I__407/O                                             gio2CtrlBuf                    0              4961  RISE       1
I__408/I                                             GlobalMux                      0              4961  RISE       1
I__408/O                                             GlobalMux                    252              5212  RISE       1
I__412/I                                             ClkMux                         0              5212  RISE       1
I__412/O                                             ClkMux                       887              6100  RISE       1
trans_count_5_LC_2_29_5/clk                          LogicCell40_SEQ_MODE_1010      0              6100  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : run_LC_1_26_3/lcout
Path End         : sb_idle_LC_1_26_0/in1
Capture Clock    : sb_idle_LC_1_26_0/clk
Setup Constraint : 5680p
Path slack       : 1468p

Capture Clock Arrival Time (MyI2C|SBCLKi:R#2)    5680
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       6100
- Setup Time                                    -1060
---------------------------------------------   ----- 
End-of-path required time (ps)                  10720

Launch Clock Arrival Time (MyI2C|SBCLKi:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      6100
+ Clock To Q                                   1391
+ Data Path Delay                              1762
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  9252
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
SBCLKi                                               MyI2C                          0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__407/I                                             gio2CtrlBuf                    0              4961  RISE       1
I__407/O                                             gio2CtrlBuf                    0              4961  RISE       1
I__408/I                                             GlobalMux                      0              4961  RISE       1
I__408/O                                             GlobalMux                    252              5212  RISE       1
I__410/I                                             ClkMux                         0              5212  RISE       1
I__410/O                                             ClkMux                       887              6100  RISE       1
run_LC_1_26_3/clk                                    LogicCell40_SEQ_MODE_1010      0              6100  RISE       1

Data path
pin name               model name                 delay  cumulative delay  slack  edge  Fanout
---------------------  -------------------------  -----  ----------------  -----  ----  ------
run_LC_1_26_3/lcout    LogicCell40_SEQ_MODE_1010   1391              7490   1296  RISE       3
I__132/I               LocalMux                       0              7490   1296  RISE       1
I__132/O               LocalMux                    1099              8590   1296  RISE       1
I__135/I               InMux                          0              8590   1468  RISE       1
I__135/O               InMux                        662              9252   1468  RISE       1
sb_idle_LC_1_26_0/in1  LogicCell40_SEQ_MODE_1011      0              9252   1468  RISE       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
SBCLKi                                               MyI2C                          0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__407/I                                             gio2CtrlBuf                    0              4961  RISE       1
I__407/O                                             gio2CtrlBuf                    0              4961  RISE       1
I__408/I                                             GlobalMux                      0              4961  RISE       1
I__408/O                                             GlobalMux                    252              5212  RISE       1
I__410/I                                             ClkMux                         0              5212  RISE       1
I__410/O                                             ClkMux                       887              6100  RISE       1
sb_idle_LC_1_26_0/clk                                LogicCell40_SEQ_MODE_1011      0              6100  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : pup_LC_3_27_5/lcout
Path End         : pup_LC_3_27_5/in1
Capture Clock    : pup_LC_3_27_5/clk
Setup Constraint : 5680p
Path slack       : 1468p

Capture Clock Arrival Time (MyI2C|SBCLKi:R#2)    5680
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       6100
- Setup Time                                    -1060
---------------------------------------------   ----- 
End-of-path required time (ps)                  10720

Launch Clock Arrival Time (MyI2C|SBCLKi:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      6100
+ Clock To Q                                   1391
+ Data Path Delay                              1762
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  9252
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
SBCLKi                                               MyI2C                          0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__407/I                                             gio2CtrlBuf                    0              4961  RISE       1
I__407/O                                             gio2CtrlBuf                    0              4961  RISE       1
I__408/I                                             GlobalMux                      0              4961  RISE       1
I__408/O                                             GlobalMux                    252              5212  RISE       1
I__409/I                                             ClkMux                         0              5212  RISE       1
I__409/O                                             ClkMux                       887              6100  RISE       1
pup_LC_3_27_5/clk                                    LogicCell40_SEQ_MODE_1011      0              6100  RISE       1

Data path
pin name             model name                 delay  cumulative delay  slack  edge  Fanout
-------------------  -------------------------  -----  ----------------  -----  ----  ------
pup_LC_3_27_5/lcout  LogicCell40_SEQ_MODE_1011   1391              7490   1296  RISE       2
I__424/I             LocalMux                       0              7490   1296  RISE       1
I__424/O             LocalMux                    1099              8590   1296  RISE       1
I__425/I             InMux                          0              8590   1468  RISE       1
I__425/O             InMux                        662              9252   1468  RISE       1
pup_LC_3_27_5/in1    LogicCell40_SEQ_MODE_1011      0              9252   1468  RISE       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
SBCLKi                                               MyI2C                          0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__407/I                                             gio2CtrlBuf                    0              4961  RISE       1
I__407/O                                             gio2CtrlBuf                    0              4961  RISE       1
I__408/I                                             GlobalMux                      0              4961  RISE       1
I__408/O                                             GlobalMux                    252              5212  RISE       1
I__409/I                                             ClkMux                         0              5212  RISE       1
I__409/O                                             ClkMux                       887              6100  RISE       1
pup_LC_3_27_5/clk                                    LogicCell40_SEQ_MODE_1011      0              6100  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : load_d2_LC_3_27_1/lcout
Path End         : start_LC_3_27_3/in1
Capture Clock    : start_LC_3_27_3/clk
Setup Constraint : 5680p
Path slack       : 1468p

Capture Clock Arrival Time (MyI2C|SBCLKi:R#2)    5680
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       6100
- Setup Time                                    -1060
---------------------------------------------   ----- 
End-of-path required time (ps)                  10720

Launch Clock Arrival Time (MyI2C|SBCLKi:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      6100
+ Clock To Q                                   1391
+ Data Path Delay                              1762
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  9252
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
SBCLKi                                               MyI2C                          0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__407/I                                             gio2CtrlBuf                    0              4961  RISE       1
I__407/O                                             gio2CtrlBuf                    0              4961  RISE       1
I__408/I                                             GlobalMux                      0              4961  RISE       1
I__408/O                                             GlobalMux                    252              5212  RISE       1
I__409/I                                             ClkMux                         0              5212  RISE       1
I__409/O                                             ClkMux                       887              6100  RISE       1
load_d2_LC_3_27_1/clk                                LogicCell40_SEQ_MODE_1010      0              6100  RISE       1

Data path
pin name                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------  -------------------------  -----  ----------------  -----  ----  ------
load_d2_LC_3_27_1/lcout  LogicCell40_SEQ_MODE_1010   1391              7490   1468  RISE       1
I__218/I                 LocalMux                       0              7490   1468  RISE       1
I__218/O                 LocalMux                    1099              8590   1468  RISE       1
I__219/I                 InMux                          0              8590   1468  RISE       1
I__219/O                 InMux                        662              9252   1468  RISE       1
start_LC_3_27_3/in1      LogicCell40_SEQ_MODE_1010      0              9252   1468  RISE       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
SBCLKi                                               MyI2C                          0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__407/I                                             gio2CtrlBuf                    0              4961  RISE       1
I__407/O                                             gio2CtrlBuf                    0              4961  RISE       1
I__408/I                                             GlobalMux                      0              4961  RISE       1
I__408/O                                             GlobalMux                    252              5212  RISE       1
I__409/I                                             ClkMux                         0              5212  RISE       1
I__409/O                                             ClkMux                       887              6100  RISE       1
start_LC_3_27_3/clk                                  LogicCell40_SEQ_MODE_1010      0              6100  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : trans_count_3_LC_2_29_3/lcout
Path End         : trans_count_3_LC_2_29_3/in1
Capture Clock    : trans_count_3_LC_2_29_3/clk
Setup Constraint : 5680p
Path slack       : 1468p

Capture Clock Arrival Time (MyI2C|SBCLKi:R#2)    5680
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       6100
- Setup Time                                    -1060
---------------------------------------------   ----- 
End-of-path required time (ps)                  10720

Launch Clock Arrival Time (MyI2C|SBCLKi:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      6100
+ Clock To Q                                   1391
+ Data Path Delay                              1762
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  9252
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
SBCLKi                                               MyI2C                          0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__407/I                                             gio2CtrlBuf                    0              4961  RISE       1
I__407/O                                             gio2CtrlBuf                    0              4961  RISE       1
I__408/I                                             GlobalMux                      0              4961  RISE       1
I__408/O                                             GlobalMux                    252              5212  RISE       1
I__412/I                                             ClkMux                         0              5212  RISE       1
I__412/O                                             ClkMux                       887              6100  RISE       1
trans_count_3_LC_2_29_3/clk                          LogicCell40_SEQ_MODE_1010      0              6100  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
trans_count_3_LC_2_29_3/lcout  LogicCell40_SEQ_MODE_1010   1391              7490  -7917  RISE       4
I__298/I                       LocalMux                       0              7490    184  RISE       1
I__298/O                       LocalMux                    1099              8590    184  RISE       1
I__302/I                       InMux                          0              8590    184  RISE       1
I__302/O                       InMux                        662              9252    184  RISE       1
trans_count_3_LC_2_29_3/in1    LogicCell40_SEQ_MODE_1010      0              9252   1468  RISE       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
SBCLKi                                               MyI2C                          0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__407/I                                             gio2CtrlBuf                    0              4961  RISE       1
I__407/O                                             gio2CtrlBuf                    0              4961  RISE       1
I__408/I                                             GlobalMux                      0              4961  RISE       1
I__408/O                                             GlobalMux                    252              5212  RISE       1
I__412/I                                             ClkMux                         0              5212  RISE       1
I__412/O                                             ClkMux                       887              6100  RISE       1
trans_count_3_LC_2_29_3/clk                          LogicCell40_SEQ_MODE_1010      0              6100  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : trans_count_2_LC_2_29_2/lcout
Path End         : trans_count_2_LC_2_29_2/in1
Capture Clock    : trans_count_2_LC_2_29_2/clk
Setup Constraint : 5680p
Path slack       : 1468p

Capture Clock Arrival Time (MyI2C|SBCLKi:R#2)    5680
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       6100
- Setup Time                                    -1060
---------------------------------------------   ----- 
End-of-path required time (ps)                  10720

Launch Clock Arrival Time (MyI2C|SBCLKi:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      6100
+ Clock To Q                                   1391
+ Data Path Delay                              1762
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  9252
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
SBCLKi                                               MyI2C                          0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__407/I                                             gio2CtrlBuf                    0              4961  RISE       1
I__407/O                                             gio2CtrlBuf                    0              4961  RISE       1
I__408/I                                             GlobalMux                      0              4961  RISE       1
I__408/O                                             GlobalMux                    252              5212  RISE       1
I__412/I                                             ClkMux                         0              5212  RISE       1
I__412/O                                             ClkMux                       887              6100  RISE       1
trans_count_2_LC_2_29_2/clk                          LogicCell40_SEQ_MODE_1010      0              6100  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
trans_count_2_LC_2_29_2/lcout  LogicCell40_SEQ_MODE_1010   1391              7490  -5624  RISE       6
I__366/I                       LocalMux                       0              7490    -95  RISE       1
I__366/O                       LocalMux                    1099              8590    -95  RISE       1
I__372/I                       InMux                          0              8590    -95  RISE       1
I__372/O                       InMux                        662              9252    -95  RISE       1
trans_count_2_LC_2_29_2/in1    LogicCell40_SEQ_MODE_1010      0              9252   1468  RISE       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
SBCLKi                                               MyI2C                          0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__407/I                                             gio2CtrlBuf                    0              4961  RISE       1
I__407/O                                             gio2CtrlBuf                    0              4961  RISE       1
I__408/I                                             GlobalMux                      0              4961  RISE       1
I__408/O                                             GlobalMux                    252              5212  RISE       1
I__412/I                                             ClkMux                         0              5212  RISE       1
I__412/O                                             ClkMux                       887              6100  RISE       1
trans_count_2_LC_2_29_2/clk                          LogicCell40_SEQ_MODE_1010      0              6100  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : trans_count_1_LC_2_29_1/lcout
Path End         : trans_count_1_LC_2_29_1/in1
Capture Clock    : trans_count_1_LC_2_29_1/clk
Setup Constraint : 5680p
Path slack       : 1468p

Capture Clock Arrival Time (MyI2C|SBCLKi:R#2)    5680
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       6100
- Setup Time                                    -1060
---------------------------------------------   ----- 
End-of-path required time (ps)                  10720

Launch Clock Arrival Time (MyI2C|SBCLKi:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      6100
+ Clock To Q                                   1391
+ Data Path Delay                              1762
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  9252
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
SBCLKi                                               MyI2C                          0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__407/I                                             gio2CtrlBuf                    0              4961  RISE       1
I__407/O                                             gio2CtrlBuf                    0              4961  RISE       1
I__408/I                                             GlobalMux                      0              4961  RISE       1
I__408/O                                             GlobalMux                    252              5212  RISE       1
I__412/I                                             ClkMux                         0              5212  RISE       1
I__412/O                                             ClkMux                       887              6100  RISE       1
trans_count_1_LC_2_29_1/clk                          LogicCell40_SEQ_MODE_1010      0              6100  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
trans_count_1_LC_2_29_1/lcout  LogicCell40_SEQ_MODE_1010   1391              7490  -5612  RISE      10
I__350/I                       LocalMux                       0              7490   -373  RISE       1
I__350/O                       LocalMux                    1099              8590   -373  RISE       1
I__360/I                       InMux                          0              8590   -373  RISE       1
I__360/O                       InMux                        662              9252   -373  RISE       1
trans_count_1_LC_2_29_1/in1    LogicCell40_SEQ_MODE_1010      0              9252   1468  RISE       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
SBCLKi                                               MyI2C                          0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__407/I                                             gio2CtrlBuf                    0              4961  RISE       1
I__407/O                                             gio2CtrlBuf                    0              4961  RISE       1
I__408/I                                             GlobalMux                      0              4961  RISE       1
I__408/O                                             GlobalMux                    252              5212  RISE       1
I__412/I                                             ClkMux                         0              5212  RISE       1
I__412/O                                             ClkMux                       887              6100  RISE       1
trans_count_1_LC_2_29_1/clk                          LogicCell40_SEQ_MODE_1010      0              6100  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : strobe_LC_1_26_4/lcout
Path End         : strobe_LC_1_26_4/in1
Capture Clock    : strobe_LC_1_26_4/clk
Setup Constraint : 5680p
Path slack       : 1468p

Capture Clock Arrival Time (MyI2C|SBCLKi:R#2)    5680
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       6100
- Setup Time                                    -1060
---------------------------------------------   ----- 
End-of-path required time (ps)                  10720

Launch Clock Arrival Time (MyI2C|SBCLKi:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      6100
+ Clock To Q                                   1391
+ Data Path Delay                              1762
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  9252
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
SBCLKi                                               MyI2C                          0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__407/I                                             gio2CtrlBuf                    0              4961  RISE       1
I__407/O                                             gio2CtrlBuf                    0              4961  RISE       1
I__408/I                                             GlobalMux                      0              4961  RISE       1
I__408/O                                             GlobalMux                    252              5212  RISE       1
I__410/I                                             ClkMux                         0              5212  RISE       1
I__410/O                                             ClkMux                       887              6100  RISE       1
strobe_LC_1_26_4/clk                                 LogicCell40_SEQ_MODE_1010      0              6100  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
strobe_LC_1_26_4/lcout  LogicCell40_SEQ_MODE_1010   1391              7490  -1930  RISE       2
I__115/I                LocalMux                       0              7490   1468  RISE       1
I__115/O                LocalMux                    1099              8590   1468  RISE       1
I__117/I                InMux                          0              8590   1468  RISE       1
I__117/O                InMux                        662              9252   1468  RISE       1
strobe_LC_1_26_4/in1    LogicCell40_SEQ_MODE_1010      0              9252   1468  RISE       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
SBCLKi                                               MyI2C                          0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__407/I                                             gio2CtrlBuf                    0              4961  RISE       1
I__407/O                                             gio2CtrlBuf                    0              4961  RISE       1
I__408/I                                             GlobalMux                      0              4961  RISE       1
I__408/O                                             GlobalMux                    252              5212  RISE       1
I__410/I                                             ClkMux                         0              5212  RISE       1
I__410/O                                             ClkMux                       887              6100  RISE       1
strobe_LC_1_26_4/clk                                 LogicCell40_SEQ_MODE_1010      0              6100  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : trans_count_4_LC_2_29_4/lcout
Path End         : trans_count_4_LC_2_29_4/in1
Capture Clock    : trans_count_4_LC_2_29_4/clk
Setup Constraint : 5680p
Path slack       : 1468p

Capture Clock Arrival Time (MyI2C|SBCLKi:R#2)    5680
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       6100
- Setup Time                                    -1060
---------------------------------------------   ----- 
End-of-path required time (ps)                  10720

Launch Clock Arrival Time (MyI2C|SBCLKi:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      6100
+ Clock To Q                                   1391
+ Data Path Delay                              1762
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  9252
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
SBCLKi                                               MyI2C                          0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__407/I                                             gio2CtrlBuf                    0              4961  RISE       1
I__407/O                                             gio2CtrlBuf                    0              4961  RISE       1
I__408/I                                             GlobalMux                      0              4961  RISE       1
I__408/O                                             GlobalMux                    252              5212  RISE       1
I__412/I                                             ClkMux                         0              5212  RISE       1
I__412/O                                             ClkMux                       887              6100  RISE       1
trans_count_4_LC_2_29_4/clk                          LogicCell40_SEQ_MODE_1010      0              6100  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
trans_count_4_LC_2_29_4/lcout  LogicCell40_SEQ_MODE_1010   1391              7490  -8235  RISE       4
I__333/I                       LocalMux                       0              7490    462  RISE       1
I__333/O                       LocalMux                    1099              8590    462  RISE       1
I__337/I                       InMux                          0              8590    462  RISE       1
I__337/O                       InMux                        662              9252    462  RISE       1
trans_count_4_LC_2_29_4/in1    LogicCell40_SEQ_MODE_1010      0              9252   1468  RISE       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
SBCLKi                                               MyI2C                          0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__407/I                                             gio2CtrlBuf                    0              4961  RISE       1
I__407/O                                             gio2CtrlBuf                    0              4961  RISE       1
I__408/I                                             GlobalMux                      0              4961  RISE       1
I__408/O                                             GlobalMux                    252              5212  RISE       1
I__412/I                                             ClkMux                         0              5212  RISE       1
I__412/O                                             ClkMux                       887              6100  RISE       1
trans_count_4_LC_2_29_4/clk                          LogicCell40_SEQ_MODE_1010      0              6100  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sb_idle_LC_1_26_0/lcout
Path End         : strobe_LC_1_26_4/in2
Capture Clock    : strobe_LC_1_26_4/clk
Setup Constraint : 5680p
Path slack       : 1548p

Capture Clock Arrival Time (MyI2C|SBCLKi:R#2)    5680
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       6100
- Setup Time                                     -980
---------------------------------------------   ----- 
End-of-path required time (ps)                  10800

Launch Clock Arrival Time (MyI2C|SBCLKi:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      6100
+ Clock To Q                                   1391
+ Data Path Delay                              1762
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  9252
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
SBCLKi                                               MyI2C                          0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__407/I                                             gio2CtrlBuf                    0              4961  RISE       1
I__407/O                                             gio2CtrlBuf                    0              4961  RISE       1
I__408/I                                             GlobalMux                      0              4961  RISE       1
I__408/O                                             GlobalMux                    252              5212  RISE       1
I__410/I                                             ClkMux                         0              5212  RISE       1
I__410/O                                             ClkMux                       887              6100  RISE       1
sb_idle_LC_1_26_0/clk                                LogicCell40_SEQ_MODE_1011      0              6100  RISE       1

Data path
pin name                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------  -------------------------  -----  ----------------  -----  ----  ------
sb_idle_LC_1_26_0/lcout  LogicCell40_SEQ_MODE_1011   1391              7490   1296  RISE       2
I__128/I                 LocalMux                       0              7490   1296  RISE       1
I__128/O                 LocalMux                    1099              8590   1296  RISE       1
I__130/I                 InMux                          0              8590   1548  RISE       1
I__130/O                 InMux                        662              9252   1548  RISE       1
I__131/I                 CascadeMux                     0              9252   1548  RISE       1
I__131/O                 CascadeMux                     0              9252   1548  RISE       1
strobe_LC_1_26_4/in2     LogicCell40_SEQ_MODE_1010      0              9252   1548  RISE       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
SBCLKi                                               MyI2C                          0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__407/I                                             gio2CtrlBuf                    0              4961  RISE       1
I__407/O                                             gio2CtrlBuf                    0              4961  RISE       1
I__408/I                                             GlobalMux                      0              4961  RISE       1
I__408/O                                             GlobalMux                    252              5212  RISE       1
I__410/I                                             ClkMux                         0              5212  RISE       1
I__410/O                                             ClkMux                       887              6100  RISE       1
strobe_LC_1_26_4/clk                                 LogicCell40_SEQ_MODE_1010      0              6100  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : load_d1_LC_3_27_6/lcout
Path End         : start_LC_3_27_3/in3
Capture Clock    : start_LC_3_27_3/clk
Setup Constraint : 5680p
Path slack       : 1799p

Capture Clock Arrival Time (MyI2C|SBCLKi:R#2)    5680
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       6100
- Setup Time                                     -728
---------------------------------------------   ----- 
End-of-path required time (ps)                  11051

Launch Clock Arrival Time (MyI2C|SBCLKi:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      6100
+ Clock To Q                                   1391
+ Data Path Delay                              1762
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  9252
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
SBCLKi                                               MyI2C                          0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__407/I                                             gio2CtrlBuf                    0              4961  RISE       1
I__407/O                                             gio2CtrlBuf                    0              4961  RISE       1
I__408/I                                             GlobalMux                      0              4961  RISE       1
I__408/O                                             GlobalMux                    252              5212  RISE       1
I__409/I                                             ClkMux                         0              5212  RISE       1
I__409/O                                             ClkMux                       887              6100  RISE       1
load_d1_LC_3_27_6/clk                                LogicCell40_SEQ_MODE_1010      0              6100  RISE       1

Data path
pin name                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------  -------------------------  -----  ----------------  -----  ----  ------
load_d1_LC_3_27_6/lcout  LogicCell40_SEQ_MODE_1010   1391              7490   1799  RISE       2
I__415/I                 LocalMux                       0              7490   1799  RISE       1
I__415/O                 LocalMux                    1099              8590   1799  RISE       1
I__416/I                 InMux                          0              8590   1799  RISE       1
I__416/O                 InMux                        662              9252   1799  RISE       1
start_LC_3_27_3/in3      LogicCell40_SEQ_MODE_1010      0              9252   1799  RISE       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
SBCLKi                                               MyI2C                          0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__407/I                                             gio2CtrlBuf                    0              4961  RISE       1
I__407/O                                             gio2CtrlBuf                    0              4961  RISE       1
I__408/I                                             GlobalMux                      0              4961  RISE       1
I__408/O                                             GlobalMux                    252              5212  RISE       1
I__409/I                                             ClkMux                         0              5212  RISE       1
I__409/O                                             ClkMux                       887              6100  RISE       1
start_LC_3_27_3/clk                                  LogicCell40_SEQ_MODE_1010      0              6100  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : load_d1_LC_3_27_6/lcout
Path End         : load_d2_LC_3_27_1/in3
Capture Clock    : load_d2_LC_3_27_1/clk
Setup Constraint : 5680p
Path slack       : 1799p

Capture Clock Arrival Time (MyI2C|SBCLKi:R#2)    5680
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       6100
- Setup Time                                     -728
---------------------------------------------   ----- 
End-of-path required time (ps)                  11051

Launch Clock Arrival Time (MyI2C|SBCLKi:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      6100
+ Clock To Q                                   1391
+ Data Path Delay                              1762
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  9252
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
SBCLKi                                               MyI2C                          0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__407/I                                             gio2CtrlBuf                    0              4961  RISE       1
I__407/O                                             gio2CtrlBuf                    0              4961  RISE       1
I__408/I                                             GlobalMux                      0              4961  RISE       1
I__408/O                                             GlobalMux                    252              5212  RISE       1
I__409/I                                             ClkMux                         0              5212  RISE       1
I__409/O                                             ClkMux                       887              6100  RISE       1
load_d1_LC_3_27_6/clk                                LogicCell40_SEQ_MODE_1010      0              6100  RISE       1

Data path
pin name                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------  -------------------------  -----  ----------------  -----  ----  ------
load_d1_LC_3_27_6/lcout  LogicCell40_SEQ_MODE_1010   1391              7490   1799  RISE       2
I__415/I                 LocalMux                       0              7490   1799  RISE       1
I__415/O                 LocalMux                    1099              8590   1799  RISE       1
I__417/I                 InMux                          0              8590   1799  RISE       1
I__417/O                 InMux                        662              9252   1799  RISE       1
load_d2_LC_3_27_1/in3    LogicCell40_SEQ_MODE_1010      0              9252   1799  RISE       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
SBCLKi                                               MyI2C                          0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__407/I                                             gio2CtrlBuf                    0              4961  RISE       1
I__407/O                                             gio2CtrlBuf                    0              4961  RISE       1
I__408/I                                             GlobalMux                      0              4961  RISE       1
I__408/O                                             GlobalMux                    252              5212  RISE       1
I__409/I                                             ClkMux                         0              5212  RISE       1
I__409/O                                             ClkMux                       887              6100  RISE       1
load_d2_LC_3_27_1/clk                                LogicCell40_SEQ_MODE_1010      0              6100  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : start_LC_3_27_3/lcout
Path End         : trans_count_0_LC_2_28_7/in3
Capture Clock    : trans_count_0_LC_2_28_7/clk
Setup Constraint : 5680p
Path slack       : 1799p

Capture Clock Arrival Time (MyI2C|SBCLKi:R#2)    5680
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       6100
- Setup Time                                     -728
---------------------------------------------   ----- 
End-of-path required time (ps)                  11051

Launch Clock Arrival Time (MyI2C|SBCLKi:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      6100
+ Clock To Q                                   1391
+ Data Path Delay                              1762
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  9252
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
SBCLKi                                               MyI2C                          0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__407/I                                             gio2CtrlBuf                    0              4961  RISE       1
I__407/O                                             gio2CtrlBuf                    0              4961  RISE       1
I__408/I                                             GlobalMux                      0              4961  RISE       1
I__408/O                                             GlobalMux                    252              5212  RISE       1
I__409/I                                             ClkMux                         0              5212  RISE       1
I__409/O                                             ClkMux                       887              6100  RISE       1
start_LC_3_27_3/clk                                  LogicCell40_SEQ_MODE_1010      0              6100  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
start_LC_3_27_3/lcout        LogicCell40_SEQ_MODE_1010   1391              7490  -2836  RISE      13
I__306/I                     LocalMux                       0              7490   1799  RISE       1
I__306/O                     LocalMux                    1099              8590   1799  RISE       1
I__313/I                     InMux                          0              8590   1799  RISE       1
I__313/O                     InMux                        662              9252   1799  RISE       1
trans_count_0_LC_2_28_7/in3  LogicCell40_SEQ_MODE_1010      0              9252   1799  RISE       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
SBCLKi                                               MyI2C                          0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__407/I                                             gio2CtrlBuf                    0              4961  RISE       1
I__407/O                                             gio2CtrlBuf                    0              4961  RISE       1
I__408/I                                             GlobalMux                      0              4961  RISE       1
I__408/O                                             GlobalMux                    252              5212  RISE       1
I__411/I                                             ClkMux                         0              5212  RISE       1
I__411/O                                             ClkMux                       887              6100  RISE       1
trans_count_0_LC_2_28_7/clk                          LogicCell40_SEQ_MODE_1010      0              6100  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : start_LC_3_27_3/lcout
Path End         : trans_count_fast_0_LC_2_28_3/in3
Capture Clock    : trans_count_fast_0_LC_2_28_3/clk
Setup Constraint : 5680p
Path slack       : 1799p

Capture Clock Arrival Time (MyI2C|SBCLKi:R#2)    5680
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       6100
- Setup Time                                     -728
---------------------------------------------   ----- 
End-of-path required time (ps)                  11051

Launch Clock Arrival Time (MyI2C|SBCLKi:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      6100
+ Clock To Q                                   1391
+ Data Path Delay                              1762
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  9252
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
SBCLKi                                               MyI2C                          0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__407/I                                             gio2CtrlBuf                    0              4961  RISE       1
I__407/O                                             gio2CtrlBuf                    0              4961  RISE       1
I__408/I                                             GlobalMux                      0              4961  RISE       1
I__408/O                                             GlobalMux                    252              5212  RISE       1
I__409/I                                             ClkMux                         0              5212  RISE       1
I__409/O                                             ClkMux                       887              6100  RISE       1
start_LC_3_27_3/clk                                  LogicCell40_SEQ_MODE_1010      0              6100  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
start_LC_3_27_3/lcout             LogicCell40_SEQ_MODE_1010   1391              7490  -2836  RISE      13
I__306/I                          LocalMux                       0              7490   1799  RISE       1
I__306/O                          LocalMux                    1099              8590   1799  RISE       1
I__314/I                          InMux                          0              8590   1799  RISE       1
I__314/O                          InMux                        662              9252   1799  RISE       1
trans_count_fast_0_LC_2_28_3/in3  LogicCell40_SEQ_MODE_1010      0              9252   1799  RISE       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
SBCLKi                                               MyI2C                          0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__407/I                                             gio2CtrlBuf                    0              4961  RISE       1
I__407/O                                             gio2CtrlBuf                    0              4961  RISE       1
I__408/I                                             GlobalMux                      0              4961  RISE       1
I__408/O                                             GlobalMux                    252              5212  RISE       1
I__411/I                                             ClkMux                         0              5212  RISE       1
I__411/O                                             ClkMux                       887              6100  RISE       1
trans_count_fast_0_LC_2_28_3/clk                     LogicCell40_SEQ_MODE_1010      0              6100  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : start_LC_3_27_3/lcout
Path End         : pup_LC_3_27_5/in3
Capture Clock    : pup_LC_3_27_5/clk
Setup Constraint : 5680p
Path slack       : 1799p

Capture Clock Arrival Time (MyI2C|SBCLKi:R#2)    5680
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       6100
- Setup Time                                     -728
---------------------------------------------   ----- 
End-of-path required time (ps)                  11051

Launch Clock Arrival Time (MyI2C|SBCLKi:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      6100
+ Clock To Q                                   1391
+ Data Path Delay                              1762
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  9252
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
SBCLKi                                               MyI2C                          0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__407/I                                             gio2CtrlBuf                    0              4961  RISE       1
I__407/O                                             gio2CtrlBuf                    0              4961  RISE       1
I__408/I                                             GlobalMux                      0              4961  RISE       1
I__408/O                                             GlobalMux                    252              5212  RISE       1
I__409/I                                             ClkMux                         0              5212  RISE       1
I__409/O                                             ClkMux                       887              6100  RISE       1
start_LC_3_27_3/clk                                  LogicCell40_SEQ_MODE_1010      0              6100  RISE       1

Data path
pin name               model name                 delay  cumulative delay  slack  edge  Fanout
---------------------  -------------------------  -----  ----------------  -----  ----  ------
start_LC_3_27_3/lcout  LogicCell40_SEQ_MODE_1010   1391              7490  -2836  RISE      13
I__307/I               LocalMux                       0              7490   1799  RISE       1
I__307/O               LocalMux                    1099              8590   1799  RISE       1
I__315/I               InMux                          0              8590   1799  RISE       1
I__315/O               InMux                        662              9252   1799  RISE       1
pup_LC_3_27_5/in3      LogicCell40_SEQ_MODE_1011      0              9252   1799  RISE       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
SBCLKi                                               MyI2C                          0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__407/I                                             gio2CtrlBuf                    0              4961  RISE       1
I__407/O                                             gio2CtrlBuf                    0              4961  RISE       1
I__408/I                                             GlobalMux                      0              4961  RISE       1
I__408/O                                             GlobalMux                    252              5212  RISE       1
I__409/I                                             ClkMux                         0              5212  RISE       1
I__409/O                                             ClkMux                       887              6100  RISE       1
pup_LC_3_27_5/clk                                    LogicCell40_SEQ_MODE_1011      0              6100  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : IPLOAD
Path End         : load_d1_LC_3_27_6/in3
Capture Clock    : load_d1_LC_3_27_6/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (MyI2C|SBCLKi:R#1)    +INF
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       6100
- Setup Time                                     -583
---------------------------------------------   ----- 
End-of-path required time (ps)                   +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         6961
---------------------------------------   ---- 
End-of-path arrival time (ps)             6961
 
Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
IPLOAD                           MyI2C                          0                 0   +INF  RISE       1
IPLOAD_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
IPLOAD_ibuf_iopad/DOUT           IO_PAD                       590               590   +INF  RISE       1
IPLOAD_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
IPLOAD_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       490              1080   +INF  FALL       1
I__418/I                         Odrv12                         0              1080   +INF  FALL       1
I__418/O                         Odrv12                      1232              2312   +INF  FALL       1
I__419/I                         Span12Mux_v                    0              2312   +INF  FALL       1
I__419/O                         Span12Mux_v                 1073              3385   +INF  FALL       1
I__420/I                         Span12Mux_v                    0              3385   +INF  FALL       1
I__420/O                         Span12Mux_v                 1073              4457   +INF  FALL       1
I__421/I                         Span12Mux_h                    0              4457   +INF  FALL       1
I__421/O                         Span12Mux_h                 1232              5689   +INF  FALL       1
I__422/I                         LocalMux                       0              5689   +INF  FALL       1
I__422/O                         LocalMux                     768              6457   +INF  FALL       1
I__423/I                         InMux                          0              6457   +INF  FALL       1
I__423/O                         InMux                        503              6961   +INF  FALL       1
load_d1_LC_3_27_6/in3            LogicCell40_SEQ_MODE_1010      0              6961   +INF  FALL       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
SBCLKi                                               MyI2C                          0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__407/I                                             gio2CtrlBuf                    0              4961  RISE       1
I__407/O                                             gio2CtrlBuf                    0              4961  RISE       1
I__408/I                                             GlobalMux                      0              4961  RISE       1
I__408/O                                             GlobalMux                    252              5212  RISE       1
I__409/I                                             ClkMux                         0              5212  RISE       1
I__409/O                                             ClkMux                       887              6100  RISE       1
load_d1_LC_3_27_6/clk                                LogicCell40_SEQ_MODE_1010      0              6100  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : I2C2_SDA:in
Path End         : SB_I2C_INST_LT/SDAI
Capture Clock    : SB_I2C_INST_LT/SCLO
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (SB_I2C_INST_LT/SCLO:R#1)     +INF
+ Capture Clock Source Latency                              0
+ Capture Clock Path Delay                                  0
- Setup Time (SDA_DELAYED_INPUT )                      -50448
----------------------------------------------------   ------ 
End-of-path required time (ps)                           +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4815
---------------------------------------   ---- 
End-of-path arrival time (ps)             4815
 
Data path
pin name                            model name              delay  cumulative delay  slack  edge  Fanout
----------------------------------  ----------------------  -----  ----------------  -----  ----  ------
I2C2_SDA:in                         MyI2C                       0                 0   +INF  RISE       1
I2C2_SDA_iobuf_iopad/PACKAGEPIN:in  IO_PAD                      0                 0   +INF  RISE       1
I2C2_SDA_iobuf_iopad/DOUT           IO_PAD                    590               590   +INF  RISE       1
I2C2_SDA_iobuf_preio/PADIN          PRE_IO_PIN_TYPE_101001      0               590   +INF  RISE       1
I2C2_SDA_iobuf_preio/DIN0           PRE_IO_PIN_TYPE_101001    490              1080   +INF  FALL       1
I__77/I                             Odrv12                      0              1080   +INF  FALL       1
I__77/O                             Odrv12                   1232              2312   +INF  FALL       1
I__78/I                             Span12Mux_h                 0              2312   +INF  FALL       1
I__78/O                             Span12Mux_h              1232              3544   +INF  FALL       1
I__79/I                             LocalMux                    0              3544   +INF  FALL       1
I__79/O                             LocalMux                  768              4312   +INF  FALL       1
I__80/I                             InMux                       0              4312   +INF  FALL       1
I__80/O                             InMux                     503              4815   +INF  FALL       1
SB_I2C_INST_LT/SDAI                 SB_I2C                      0              4815   +INF  FALL       1

Capture Clock Path
pin name             model name   delay  cumulative delay  edge  Fanout
-------------------  -----------  -----  ----------------  ----  ------
SB_I2C_INST_LT/SCLO  SB_I2C           0                 0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST
Path End         : load_d1_LC_3_27_6/sr
Capture Clock    : load_d1_LC_3_27_6/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (MyI2C|SBCLKi:R#1)    +INF
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       6100
- Setup Time                                     -424
---------------------------------------------   ----- 
End-of-path required time (ps)                   +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         8378
---------------------------------------   ---- 
End-of-path arrival time (ps)             8378
 
Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST                           MyI2C                          0                 0   +INF  RISE       1
RST_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
RST_ibuf_iopad/DOUT           IO_PAD                       590               590   +INF  RISE       1
RST_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
RST_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       490              1080   +INF  FALL       1
I__380/I                      Odrv12                         0              1080   +INF  FALL       1
I__380/O                      Odrv12                      1232              2312   +INF  FALL       1
I__382/I                      Span12Mux_h                    0              2312   +INF  FALL       1
I__382/O                      Span12Mux_h                 1232              3544   +INF  FALL       1
I__384/I                      Span12Mux_v                    0              3544   +INF  FALL       1
I__384/O                      Span12Mux_v                 1073              4616   +INF  FALL       1
I__386/I                      Span12Mux_v                    0              4616   +INF  FALL       1
I__386/O                      Span12Mux_v                 1073              5689   +INF  FALL       1
I__388/I                      Sp12to4                        0              5689   +INF  FALL       1
I__388/O                      Sp12to4                      848              6537   +INF  FALL       1
I__392/I                      Span4Mux_h                     0              6537   +INF  FALL       1
I__392/O                      Span4Mux_h                   543              7080   +INF  FALL       1
I__396/I                      LocalMux                       0              7080   +INF  FALL       1
I__396/O                      LocalMux                     768              7848   +INF  FALL       1
I__401/I                      SRMux                          0              7848   +INF  FALL       1
I__401/O                      SRMux                        530              8378   +INF  FALL       1
load_d1_LC_3_27_6/sr          LogicCell40_SEQ_MODE_1010      0              8378   +INF  FALL       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
SBCLKi                                               MyI2C                          0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__407/I                                             gio2CtrlBuf                    0              4961  RISE       1
I__407/O                                             gio2CtrlBuf                    0              4961  RISE       1
I__408/I                                             GlobalMux                      0              4961  RISE       1
I__408/O                                             GlobalMux                    252              5212  RISE       1
I__409/I                                             ClkMux                         0              5212  RISE       1
I__409/O                                             ClkMux                       887              6100  RISE       1
load_d1_LC_3_27_6/clk                                LogicCell40_SEQ_MODE_1010      0              6100  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST
Path End         : pup_LC_3_27_5/sr
Capture Clock    : pup_LC_3_27_5/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (MyI2C|SBCLKi:R#1)    +INF
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       6100
- Setup Time                                     -424
---------------------------------------------   ----- 
End-of-path required time (ps)                   +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         8328
---------------------------------------   ---- 
End-of-path arrival time (ps)             8328
 
Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST                           MyI2C                          0                 0   +INF  FALL       1
RST_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  FALL       1
RST_ibuf_iopad/DOUT           IO_PAD                       540               540   +INF  FALL       1
RST_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               540   +INF  FALL       1
RST_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       490              1030   +INF  FALL       1
I__380/I                      Odrv12                         0              1030   +INF  FALL       1
I__380/O                      Odrv12                      1232              2262   +INF  FALL       1
I__382/I                      Span12Mux_h                    0              2262   +INF  FALL       1
I__382/O                      Span12Mux_h                 1232              3494   +INF  FALL       1
I__384/I                      Span12Mux_v                    0              3494   +INF  FALL       1
I__384/O                      Span12Mux_v                 1073              4566   +INF  FALL       1
I__386/I                      Span12Mux_v                    0              4566   +INF  FALL       1
I__386/O                      Span12Mux_v                 1073              5639   +INF  FALL       1
I__388/I                      Sp12to4                        0              5639   +INF  FALL       1
I__388/O                      Sp12to4                      848              6487   +INF  FALL       1
I__392/I                      Span4Mux_h                     0              6487   +INF  FALL       1
I__392/O                      Span4Mux_h                   543              7030   +INF  FALL       1
I__396/I                      LocalMux                       0              7030   +INF  FALL       1
I__396/O                      LocalMux                     768              7798   +INF  FALL       1
I__401/I                      SRMux                          0              7798   +INF  FALL       1
I__401/O                      SRMux                        530              8328   +INF  FALL       1
pup_LC_3_27_5/sr              LogicCell40_SEQ_MODE_1011      0              8328   +INF  FALL       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
SBCLKi                                               MyI2C                          0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__407/I                                             gio2CtrlBuf                    0              4961  RISE       1
I__407/O                                             gio2CtrlBuf                    0              4961  RISE       1
I__408/I                                             GlobalMux                      0              4961  RISE       1
I__408/O                                             GlobalMux                    252              5212  RISE       1
I__409/I                                             ClkMux                         0              5212  RISE       1
I__409/O                                             ClkMux                       887              6100  RISE       1
pup_LC_3_27_5/clk                                    LogicCell40_SEQ_MODE_1011      0              6100  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST
Path End         : start_LC_3_27_3/sr
Capture Clock    : start_LC_3_27_3/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (MyI2C|SBCLKi:R#1)    +INF
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       6100
- Setup Time                                     -424
---------------------------------------------   ----- 
End-of-path required time (ps)                   +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         8378
---------------------------------------   ---- 
End-of-path arrival time (ps)             8378
 
Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST                           MyI2C                          0                 0   +INF  RISE       1
RST_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
RST_ibuf_iopad/DOUT           IO_PAD                       590               590   +INF  RISE       1
RST_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
RST_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       490              1080   +INF  FALL       1
I__380/I                      Odrv12                         0              1080   +INF  FALL       1
I__380/O                      Odrv12                      1232              2312   +INF  FALL       1
I__382/I                      Span12Mux_h                    0              2312   +INF  FALL       1
I__382/O                      Span12Mux_h                 1232              3544   +INF  FALL       1
I__384/I                      Span12Mux_v                    0              3544   +INF  FALL       1
I__384/O                      Span12Mux_v                 1073              4616   +INF  FALL       1
I__386/I                      Span12Mux_v                    0              4616   +INF  FALL       1
I__386/O                      Span12Mux_v                 1073              5689   +INF  FALL       1
I__388/I                      Sp12to4                        0              5689   +INF  FALL       1
I__388/O                      Sp12to4                      848              6537   +INF  FALL       1
I__392/I                      Span4Mux_h                     0              6537   +INF  FALL       1
I__392/O                      Span4Mux_h                   543              7080   +INF  FALL       1
I__396/I                      LocalMux                       0              7080   +INF  FALL       1
I__396/O                      LocalMux                     768              7848   +INF  FALL       1
I__401/I                      SRMux                          0              7848   +INF  FALL       1
I__401/O                      SRMux                        530              8378   +INF  FALL       1
start_LC_3_27_3/sr            LogicCell40_SEQ_MODE_1010      0              8378   +INF  FALL       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
SBCLKi                                               MyI2C                          0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__407/I                                             gio2CtrlBuf                    0              4961  RISE       1
I__407/O                                             gio2CtrlBuf                    0              4961  RISE       1
I__408/I                                             GlobalMux                      0              4961  RISE       1
I__408/O                                             GlobalMux                    252              5212  RISE       1
I__409/I                                             ClkMux                         0              5212  RISE       1
I__409/O                                             ClkMux                       887              6100  RISE       1
start_LC_3_27_3/clk                                  LogicCell40_SEQ_MODE_1010      0              6100  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST
Path End         : load_d2_LC_3_27_1/sr
Capture Clock    : load_d2_LC_3_27_1/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (MyI2C|SBCLKi:R#1)    +INF
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       6100
- Setup Time                                     -424
---------------------------------------------   ----- 
End-of-path required time (ps)                   +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         8378
---------------------------------------   ---- 
End-of-path arrival time (ps)             8378
 
Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST                           MyI2C                          0                 0   +INF  RISE       1
RST_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
RST_ibuf_iopad/DOUT           IO_PAD                       590               590   +INF  RISE       1
RST_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
RST_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       490              1080   +INF  FALL       1
I__380/I                      Odrv12                         0              1080   +INF  FALL       1
I__380/O                      Odrv12                      1232              2312   +INF  FALL       1
I__382/I                      Span12Mux_h                    0              2312   +INF  FALL       1
I__382/O                      Span12Mux_h                 1232              3544   +INF  FALL       1
I__384/I                      Span12Mux_v                    0              3544   +INF  FALL       1
I__384/O                      Span12Mux_v                 1073              4616   +INF  FALL       1
I__386/I                      Span12Mux_v                    0              4616   +INF  FALL       1
I__386/O                      Span12Mux_v                 1073              5689   +INF  FALL       1
I__388/I                      Sp12to4                        0              5689   +INF  FALL       1
I__388/O                      Sp12to4                      848              6537   +INF  FALL       1
I__392/I                      Span4Mux_h                     0              6537   +INF  FALL       1
I__392/O                      Span4Mux_h                   543              7080   +INF  FALL       1
I__396/I                      LocalMux                       0              7080   +INF  FALL       1
I__396/O                      LocalMux                     768              7848   +INF  FALL       1
I__401/I                      SRMux                          0              7848   +INF  FALL       1
I__401/O                      SRMux                        530              8378   +INF  FALL       1
load_d2_LC_3_27_1/sr          LogicCell40_SEQ_MODE_1010      0              8378   +INF  FALL       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
SBCLKi                                               MyI2C                          0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__407/I                                             gio2CtrlBuf                    0              4961  RISE       1
I__407/O                                             gio2CtrlBuf                    0              4961  RISE       1
I__408/I                                             GlobalMux                      0              4961  RISE       1
I__408/O                                             GlobalMux                    252              5212  RISE       1
I__409/I                                             ClkMux                         0              5212  RISE       1
I__409/O                                             ClkMux                       887              6100  RISE       1
load_d2_LC_3_27_1/clk                                LogicCell40_SEQ_MODE_1010      0              6100  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : IPDONE_i_LC_1_29_6/lcout
Path End         : SBACKo
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (MyI2C|SBCLKi:R#1)       0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       6100
+ Clock To Q                                    1391
+ Data Path Delay                              14327
--------------------------------------------   ----- 
End-of-path arrival time (ps)                  21817
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
SBCLKi                                               MyI2C                          0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__407/I                                             gio2CtrlBuf                    0              4961  RISE       1
I__407/O                                             gio2CtrlBuf                    0              4961  RISE       1
I__408/I                                             GlobalMux                      0              4961  RISE       1
I__408/O                                             GlobalMux                    252              5212  RISE       1
I__413/I                                             ClkMux                         0              5212  RISE       1
I__413/O                                             ClkMux                       887              6100  RISE       1
IPDONE_i_LC_1_29_6/clk                               LogicCell40_SEQ_MODE_1010      0              6100  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
IPDONE_i_LC_1_29_6/lcout          LogicCell40_SEQ_MODE_1010   1391              7490   +INF  RISE      13
I__265/I                          Odrv12                         0              7490   +INF  RISE       1
I__265/O                          Odrv12                      1073              8563   +INF  RISE       1
I__277/I                          Span12Mux_v                    0              8563   +INF  RISE       1
I__277/O                          Span12Mux_v                  980              9543   +INF  RISE       1
I__284/I                          Span12Mux_h                    0              9543   +INF  RISE       1
I__284/O                          Span12Mux_h                 1073             10616   +INF  RISE       1
I__286/I                          LocalMux                       0             10616   +INF  RISE       1
I__286/O                          LocalMux                    1099             11715   +INF  RISE       1
I__288/I                          InMux                          0             11715   +INF  RISE       1
I__288/O                          InMux                        662             12378   +INF  RISE       1
SBACKo_obuf_RNO_LC_10_11_4/in0    LogicCell40_SEQ_MODE_0000      0             12378   +INF  RISE       1
SBACKo_obuf_RNO_LC_10_11_4/lcout  LogicCell40_SEQ_MODE_0000   1285             13662   +INF  FALL       1
I__238/I                          Odrv12                         0             13662   +INF  FALL       1
I__238/O                          Odrv12                      1232             14894   +INF  FALL       1
I__239/I                          Span12Mux_h                    0             14894   +INF  FALL       1
I__239/O                          Span12Mux_h                 1232             16126   +INF  FALL       1
I__240/I                          Sp12to4                        0             16126   +INF  FALL       1
I__240/O                          Sp12to4                      848             16973   +INF  FALL       1
I__241/I                          Span4Mux_s2_v                  0             16973   +INF  FALL       1
I__241/O                          Span4Mux_s2_v                450             17424   +INF  FALL       1
I__242/I                          LocalMux                       0             17424   +INF  FALL       1
I__242/O                          LocalMux                     768             18192   +INF  FALL       1
I__243/I                          IoInMux                        0             18192   +INF  FALL       1
I__243/O                          IoInMux                      503             18695   +INF  FALL       1
SBACKo_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0             18695   +INF  FALL       1
SBACKo_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001       768             19463   +INF  FALL       1
SBACKo_obuf_iopad/DIN             IO_PAD                         0             19463   +INF  FALL       1
SBACKo_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2353             21817   +INF  FALL       1
SBACKo                            MyI2C                          0             21817   +INF  FALL       1


++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : IPDONE_i_LC_1_29_6/lcout
Path End         : IPDONE
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (MyI2C|SBCLKi:R#1)       0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       6100
+ Clock To Q                                    1391
+ Data Path Delay                               9413
--------------------------------------------   ----- 
End-of-path arrival time (ps)                  16903
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
SBCLKi                                               MyI2C                          0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__407/I                                             gio2CtrlBuf                    0              4961  RISE       1
I__407/O                                             gio2CtrlBuf                    0              4961  RISE       1
I__408/I                                             GlobalMux                      0              4961  RISE       1
I__408/O                                             GlobalMux                    252              5212  RISE       1
I__413/I                                             ClkMux                         0              5212  RISE       1
I__413/O                                             ClkMux                       887              6100  RISE       1
IPDONE_i_LC_1_29_6/clk                               LogicCell40_SEQ_MODE_1010      0              6100  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
IPDONE_i_LC_1_29_6/lcout          LogicCell40_SEQ_MODE_1010   1391              7490   +INF  FALL      13
I__266/I                          Odrv12                         0              7490   +INF  FALL       1
I__266/O                          Odrv12                      1232              8722   +INF  FALL       1
I__278/I                          Span12Mux_v                    0              8722   +INF  FALL       1
I__278/O                          Span12Mux_v                 1073              9795   +INF  FALL       1
I__285/I                          Span12Mux_v                    0              9795   +INF  FALL       1
I__285/O                          Span12Mux_v                 1073             10868   +INF  FALL       1
I__287/I                          Span12Mux_h                    0             10868   +INF  FALL       1
I__287/O                          Span12Mux_h                 1232             12100   +INF  FALL       1
I__289/I                          Span12Mux_s4_v                 0             12100   +INF  FALL       1
I__289/O                          Span12Mux_s4_v               411             12510   +INF  FALL       1
I__290/I                          LocalMux                       0             12510   +INF  FALL       1
I__290/O                          LocalMux                     768             13278   +INF  FALL       1
I__291/I                          IoInMux                        0             13278   +INF  FALL       1
I__291/O                          IoInMux                      503             13782   +INF  FALL       1
IPDONE_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0             13782   +INF  FALL       1
IPDONE_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001       768             14550   +INF  FALL       1
IPDONE_obuf_iopad/DIN             IO_PAD                         0             14550   +INF  FALL       1
IPDONE_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2353             16903   +INF  FALL       1
IPDONE                            MyI2C                          0             16903   +INF  FALL       1


++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SB_I2C_INST_LT/SCLO
Path End         : I2C2_SCL:out
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (SB_I2C_INST_LT/SCLO:R#1)      0
+ Launch Clock Source Latency                            0
+ Data Path Delay                                     7232
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         7232
 
Data path
pin name                             model name              delay  cumulative delay  slack  edge  Fanout
-----------------------------------  ----------------------  -----  ----------------  -----  ----  ------
SB_I2C_INST_LT/SCLO                  SB_I2C                      0                 0   COMP  RISE       1
I__65/I                              Odrv12                      0                 0   +INF  RISE       1
I__65/O                              Odrv12                   1073              1073   +INF  RISE       1
I__66/I                              Span12Mux_h                 0              1073   +INF  RISE       1
I__66/O                              Span12Mux_h              1073              2146   +INF  RISE       1
I__67/I                              Span12Mux_s2_v              0              2146   +INF  RISE       1
I__67/O                              Span12Mux_s2_v            278              2424   +INF  RISE       1
I__68/I                              LocalMux                    0              2424   +INF  RISE       1
I__68/O                              LocalMux                 1099              3523   +INF  RISE       1
I__69/I                              IoInMux                     0              3523   +INF  RISE       1
I__69/O                              IoInMux                   662              4185   +INF  RISE       1
I2C2_SCL_iobuf_preio/DOUT0           PRE_IO_PIN_TYPE_101001      0              4185   +INF  RISE       1
I2C2_SCL_iobuf_preio/PADOUT          PRE_IO_PIN_TYPE_101001    755              4940   +INF  RISE       1
I2C2_SCL_iobuf_iopad/DIN             IO_PAD                      0              4940   +INF  RISE       1
I2C2_SCL_iobuf_iopad/PACKAGEPIN:out  IO_PAD                   2292              7232   +INF  RISE       1
I2C2_SCL:out                         MyI2C                       0              7232   +INF  RISE       1


++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SB_I2C_INST_LT/I2CIRQ
Path End         : I2CPIRQ[0]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (MyI2C|SBCLKi:R#1)       0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       6100
+ Clock To Q                                    1730
+ Data Path Delay                               7969
--------------------------------------------   ----- 
End-of-path arrival time (ps)                  15799
 
Launch Clock Path
pin name                                             model name   delay  cumulative delay  edge  Fanout
---------------------------------------------------  -----------  -----  ----------------  ----  ------
SBCLKi                                               MyI2C            0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD           0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/DOUT                         IO_PAD         590               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF      0               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF   4371              4961  RISE       1
I__407/I                                             gio2CtrlBuf      0              4961  RISE       1
I__407/O                                             gio2CtrlBuf      0              4961  RISE       1
I__408/I                                             GlobalMux        0              4961  RISE       1
I__408/O                                             GlobalMux      252              5212  RISE       1
I__414/I                                             ClkMux           0              5212  RISE       1
I__414/O                                             ClkMux         887              6100  RISE       1
SB_I2C_INST_LT/SBCLKI                                SB_I2C           0              6100  RISE       1

Data path
pin name                             model name              delay  cumulative delay  slack  edge  Fanout
-----------------------------------  ----------------------  -----  ----------------  -----  ----  ------
SB_I2C_INST_LT/I2CIRQ                SB_I2C                   1730              7830   +INF  RISE       1
I__59/I                              Odrv12                      0              7830   +INF  RISE       1
I__59/O                              Odrv12                   1073              8903   +INF  RISE       1
I__60/I                              Span12Mux_h                 0              8903   +INF  RISE       1
I__60/O                              Span12Mux_h              1073              9976   +INF  RISE       1
I__61/I                              Sp12to4                     0              9976   +INF  RISE       1
I__61/O                              Sp12to4                   596             10572   +INF  RISE       1
I__62/I                              Span4Mux_s0_v               0             10572   +INF  RISE       1
I__62/O                              Span4Mux_s0_v             344             10916   +INF  RISE       1
I__63/I                              LocalMux                    0             10916   +INF  RISE       1
I__63/O                              LocalMux                 1099             12015   +INF  RISE       1
I__64/I                              IoInMux                     0             12015   +INF  RISE       1
I__64/O                              IoInMux                   662             12678   +INF  RISE       1
I2CPIRQ_obuf_0_preio/DOUT0           PRE_IO_PIN_TYPE_011001      0             12678   +INF  RISE       1
I2CPIRQ_obuf_0_preio/PADOUT          PRE_IO_PIN_TYPE_011001    768             13446   +INF  FALL       1
I2CPIRQ_obuf_0_iopad/DIN             IO_PAD                      0             13446   +INF  FALL       1
I2CPIRQ_obuf_0_iopad/PACKAGEPIN:out  IO_PAD                   2353             15799   +INF  FALL       1
I2CPIRQ[0]                           MyI2C                       0             15799   +INF  FALL       1


++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SB_I2C_INST_LT/I2CWKUP
Path End         : I2CPWKUP[0]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (MyI2C|SBCLKi:R#1)       0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       6100
+ Clock To Q                                    2485
+ Data Path Delay                               9837
--------------------------------------------   ----- 
End-of-path arrival time (ps)                  18421
 
Launch Clock Path
pin name                                             model name   delay  cumulative delay  edge  Fanout
---------------------------------------------------  -----------  -----  ----------------  ----  ------
SBCLKi                                               MyI2C            0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD           0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/DOUT                         IO_PAD         590               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF      0               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF   4371              4961  RISE       1
I__407/I                                             gio2CtrlBuf      0              4961  RISE       1
I__407/O                                             gio2CtrlBuf      0              4961  RISE       1
I__408/I                                             GlobalMux        0              4961  RISE       1
I__408/O                                             GlobalMux      252              5212  RISE       1
I__414/I                                             ClkMux           0              5212  RISE       1
I__414/O                                             ClkMux         887              6100  RISE       1
SB_I2C_INST_LT/SBCLKI                                SB_I2C           0              6100  RISE       1

Data path
pin name                              model name              delay  cumulative delay  slack  edge  Fanout
------------------------------------  ----------------------  -----  ----------------  -----  ----  ------
SB_I2C_INST_LT/I2CWKUP                SB_I2C                   2485              8584   +INF  RISE       1
I__70/I                               Odrv12                      0              8584   +INF  RISE       1
I__70/O                               Odrv12                   1073              9657   +INF  RISE       1
I__71/I                               Span12Mux_v                 0              9657   +INF  RISE       1
I__71/O                               Span12Mux_v               980             10637   +INF  RISE       1
I__72/I                               Span12Mux_h                 0             10637   +INF  RISE       1
I__72/O                               Span12Mux_h              1073             11710   +INF  RISE       1
I__73/I                               Span12Mux_h                 0             11710   +INF  RISE       1
I__73/O                               Span12Mux_h              1073             12783   +INF  RISE       1
I__74/I                               Span12Mux_s9_v              0             12783   +INF  RISE       1
I__74/O                               Span12Mux_s9_v            755             13538   +INF  RISE       1
I__75/I                               LocalMux                    0             13538   +INF  RISE       1
I__75/O                               LocalMux                 1099             14637   +INF  RISE       1
I__76/I                               IoInMux                     0             14637   +INF  RISE       1
I__76/O                               IoInMux                   662             15299   +INF  RISE       1
I2CPWKUP_obuf_0_preio/DOUT0           PRE_IO_PIN_TYPE_011001      0             15299   +INF  RISE       1
I2CPWKUP_obuf_0_preio/PADOUT          PRE_IO_PIN_TYPE_011001    768             16068   +INF  FALL       1
I2CPWKUP_obuf_0_iopad/DIN             IO_PAD                      0             16068   +INF  FALL       1
I2CPWKUP_obuf_0_iopad/PACKAGEPIN:out  IO_PAD                   2353             18421   +INF  FALL       1
I2CPWKUP[0]                           MyI2C                       0             18421   +INF  FALL       1


++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SB_I2C_INST_LT/SDAO
Path End         : I2C2_SDA:out
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (SB_I2C_INST_LT/SCLO:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                                0
+ Clock To Q                                          1998
+ Data Path Delay                                     7399
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9397
 
Launch Clock Path
pin name             model name   delay  cumulative delay  edge  Fanout
-------------------  -----------  -----  ----------------  ----  ------
SB_I2C_INST_LT/SCLO  SB_I2C           0                 0  RISE       1

Data path
pin name                             model name              delay  cumulative delay  slack  edge  Fanout
-----------------------------------  ----------------------  -----  ----------------  -----  ----  ------
SB_I2C_INST_LT/SDAO                  SB_I2C                   1998              1998   +INF  RISE       1
I__91/I                              Odrv12                      0              1998   +INF  RISE       1
I__91/O                              Odrv12                   1073              3070   +INF  RISE       1
I__92/I                              Span12Mux_h                 0              3070   +INF  RISE       1
I__92/O                              Span12Mux_h              1073              4143   +INF  RISE       1
I__93/I                              Span12Mux_s4_v              0              4143   +INF  RISE       1
I__93/O                              Span12Mux_s4_v            371              4514   +INF  RISE       1
I__94/I                              LocalMux                    0              4514   +INF  RISE       1
I__94/O                              LocalMux                 1099              5613   +INF  RISE       1
I__95/I                              IoInMux                     0              5613   +INF  RISE       1
I__95/O                              IoInMux                   662              6276   +INF  RISE       1
I2C2_SDA_iobuf_preio/DOUT0           PRE_IO_PIN_TYPE_101001      0              6276   +INF  RISE       1
I2C2_SDA_iobuf_preio/PADOUT          PRE_IO_PIN_TYPE_101001    768              7044   +INF  FALL       1
I2C2_SDA_iobuf_iopad/DIN             IO_PAD                      0              7044   +INF  FALL       1
I2C2_SDA_iobuf_iopad/PACKAGEPIN:out  IO_PAD                   2353              9397   +INF  FALL       1
I2C2_SDA:out                         MyI2C                       0              9397   +INF  FALL       1


++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST
Path End         : strobe_LC_1_26_4/sr
Capture Clock    : strobe_LC_1_26_4/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (MyI2C|SBCLKi:R#1)    +INF
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       6100
- Setup Time                                     -424
---------------------------------------------   ----- 
End-of-path required time (ps)                   +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         8484
---------------------------------------   ---- 
End-of-path arrival time (ps)             8484
 
Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST                           MyI2C                          0                 0   +INF  RISE       1
RST_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
RST_ibuf_iopad/DOUT           IO_PAD                       590               590   +INF  RISE       1
RST_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
RST_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       490              1080   +INF  FALL       1
I__381/I                      Odrv12                         0              1080   +INF  FALL       1
I__381/O                      Odrv12                      1232              2312   +INF  FALL       1
I__383/I                      Span12Mux_v                    0              2312   +INF  FALL       1
I__383/O                      Span12Mux_v                 1073              3385   +INF  FALL       1
I__385/I                      Span12Mux_v                    0              3385   +INF  FALL       1
I__385/O                      Span12Mux_v                 1073              4457   +INF  FALL       1
I__387/I                      Span12Mux_h                    0              4457   +INF  FALL       1
I__387/O                      Span12Mux_h                 1232              5689   +INF  FALL       1
I__390/I                      Sp12to4                        0              5689   +INF  FALL       1
I__390/O                      Sp12to4                      848              6537   +INF  FALL       1
I__394/I                      Span4Mux_v                     0              6537   +INF  FALL       1
I__394/O                      Span4Mux_v                   649              7186   +INF  FALL       1
I__398/I                      LocalMux                       0              7186   +INF  FALL       1
I__398/O                      LocalMux                     768              7954   +INF  FALL       1
I__403/I                      SRMux                          0              7954   +INF  FALL       1
I__403/O                      SRMux                        530              8484   +INF  FALL       1
strobe_LC_1_26_4/sr           LogicCell40_SEQ_MODE_1010      0              8484   +INF  FALL       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
SBCLKi                                               MyI2C                          0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__407/I                                             gio2CtrlBuf                    0              4961  RISE       1
I__407/O                                             gio2CtrlBuf                    0              4961  RISE       1
I__408/I                                             GlobalMux                      0              4961  RISE       1
I__408/O                                             GlobalMux                    252              5212  RISE       1
I__410/I                                             ClkMux                         0              5212  RISE       1
I__410/O                                             ClkMux                       887              6100  RISE       1
strobe_LC_1_26_4/clk                                 LogicCell40_SEQ_MODE_1010      0              6100  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST
Path End         : run_LC_1_26_3/sr
Capture Clock    : run_LC_1_26_3/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (MyI2C|SBCLKi:R#1)    +INF
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       6100
- Setup Time                                     -424
---------------------------------------------   ----- 
End-of-path required time (ps)                   +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         8484
---------------------------------------   ---- 
End-of-path arrival time (ps)             8484
 
Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST                           MyI2C                          0                 0   +INF  RISE       1
RST_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
RST_ibuf_iopad/DOUT           IO_PAD                       590               590   +INF  RISE       1
RST_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
RST_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       490              1080   +INF  FALL       1
I__381/I                      Odrv12                         0              1080   +INF  FALL       1
I__381/O                      Odrv12                      1232              2312   +INF  FALL       1
I__383/I                      Span12Mux_v                    0              2312   +INF  FALL       1
I__383/O                      Span12Mux_v                 1073              3385   +INF  FALL       1
I__385/I                      Span12Mux_v                    0              3385   +INF  FALL       1
I__385/O                      Span12Mux_v                 1073              4457   +INF  FALL       1
I__387/I                      Span12Mux_h                    0              4457   +INF  FALL       1
I__387/O                      Span12Mux_h                 1232              5689   +INF  FALL       1
I__390/I                      Sp12to4                        0              5689   +INF  FALL       1
I__390/O                      Sp12to4                      848              6537   +INF  FALL       1
I__394/I                      Span4Mux_v                     0              6537   +INF  FALL       1
I__394/O                      Span4Mux_v                   649              7186   +INF  FALL       1
I__398/I                      LocalMux                       0              7186   +INF  FALL       1
I__398/O                      LocalMux                     768              7954   +INF  FALL       1
I__403/I                      SRMux                          0              7954   +INF  FALL       1
I__403/O                      SRMux                        530              8484   +INF  FALL       1
run_LC_1_26_3/sr              LogicCell40_SEQ_MODE_1010      0              8484   +INF  FALL       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
SBCLKi                                               MyI2C                          0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__407/I                                             gio2CtrlBuf                    0              4961  RISE       1
I__407/O                                             gio2CtrlBuf                    0              4961  RISE       1
I__408/I                                             GlobalMux                      0              4961  RISE       1
I__408/O                                             GlobalMux                    252              5212  RISE       1
I__410/I                                             ClkMux                         0              5212  RISE       1
I__410/O                                             ClkMux                       887              6100  RISE       1
run_LC_1_26_3/clk                                    LogicCell40_SEQ_MODE_1010      0              6100  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST
Path End         : sb_idle_LC_1_26_0/sr
Capture Clock    : sb_idle_LC_1_26_0/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (MyI2C|SBCLKi:R#1)    +INF
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       6100
- Setup Time                                     -424
---------------------------------------------   ----- 
End-of-path required time (ps)                   +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         8484
---------------------------------------   ---- 
End-of-path arrival time (ps)             8484
 
Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST                           MyI2C                          0                 0   +INF  RISE       1
RST_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
RST_ibuf_iopad/DOUT           IO_PAD                       590               590   +INF  RISE       1
RST_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
RST_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       490              1080   +INF  FALL       1
I__381/I                      Odrv12                         0              1080   +INF  FALL       1
I__381/O                      Odrv12                      1232              2312   +INF  FALL       1
I__383/I                      Span12Mux_v                    0              2312   +INF  FALL       1
I__383/O                      Span12Mux_v                 1073              3385   +INF  FALL       1
I__385/I                      Span12Mux_v                    0              3385   +INF  FALL       1
I__385/O                      Span12Mux_v                 1073              4457   +INF  FALL       1
I__387/I                      Span12Mux_h                    0              4457   +INF  FALL       1
I__387/O                      Span12Mux_h                 1232              5689   +INF  FALL       1
I__390/I                      Sp12to4                        0              5689   +INF  FALL       1
I__390/O                      Sp12to4                      848              6537   +INF  FALL       1
I__394/I                      Span4Mux_v                     0              6537   +INF  FALL       1
I__394/O                      Span4Mux_v                   649              7186   +INF  FALL       1
I__398/I                      LocalMux                       0              7186   +INF  FALL       1
I__398/O                      LocalMux                     768              7954   +INF  FALL       1
I__403/I                      SRMux                          0              7954   +INF  FALL       1
I__403/O                      SRMux                        530              8484   +INF  FALL       1
sb_idle_LC_1_26_0/sr          LogicCell40_SEQ_MODE_1011      0              8484   +INF  FALL       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
SBCLKi                                               MyI2C                          0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__407/I                                             gio2CtrlBuf                    0              4961  RISE       1
I__407/O                                             gio2CtrlBuf                    0              4961  RISE       1
I__408/I                                             GlobalMux                      0              4961  RISE       1
I__408/O                                             GlobalMux                    252              5212  RISE       1
I__410/I                                             ClkMux                         0              5212  RISE       1
I__410/O                                             ClkMux                       887              6100  RISE       1
sb_idle_LC_1_26_0/clk                                LogicCell40_SEQ_MODE_1011      0              6100  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST
Path End         : trans_count_0_LC_2_28_7/sr
Capture Clock    : trans_count_0_LC_2_28_7/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (MyI2C|SBCLKi:R#1)    +INF
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       6100
- Setup Time                                     -424
---------------------------------------------   ----- 
End-of-path required time (ps)                   +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         8434
---------------------------------------   ---- 
End-of-path arrival time (ps)             8434
 
Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST                           MyI2C                          0                 0   +INF  FALL       1
RST_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  FALL       1
RST_ibuf_iopad/DOUT           IO_PAD                       540               540   +INF  FALL       1
RST_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               540   +INF  FALL       1
RST_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       490              1030   +INF  FALL       1
I__381/I                      Odrv12                         0              1030   +INF  FALL       1
I__381/O                      Odrv12                      1232              2262   +INF  FALL       1
I__383/I                      Span12Mux_v                    0              2262   +INF  FALL       1
I__383/O                      Span12Mux_v                 1073              3335   +INF  FALL       1
I__385/I                      Span12Mux_v                    0              3335   +INF  FALL       1
I__385/O                      Span12Mux_v                 1073              4407   +INF  FALL       1
I__387/I                      Span12Mux_h                    0              4407   +INF  FALL       1
I__387/O                      Span12Mux_h                 1232              5639   +INF  FALL       1
I__391/I                      Sp12to4                        0              5639   +INF  FALL       1
I__391/O                      Sp12to4                      848              6487   +INF  FALL       1
I__395/I                      Span4Mux_v                     0              6487   +INF  FALL       1
I__395/O                      Span4Mux_v                   649              7136   +INF  FALL       1
I__399/I                      LocalMux                       0              7136   +INF  FALL       1
I__399/O                      LocalMux                     768              7904   +INF  FALL       1
I__404/I                      SRMux                          0              7904   +INF  FALL       1
I__404/O                      SRMux                        530              8434   +INF  FALL       1
trans_count_0_LC_2_28_7/sr    LogicCell40_SEQ_MODE_1010      0              8434   +INF  FALL       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
SBCLKi                                               MyI2C                          0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__407/I                                             gio2CtrlBuf                    0              4961  RISE       1
I__407/O                                             gio2CtrlBuf                    0              4961  RISE       1
I__408/I                                             GlobalMux                      0              4961  RISE       1
I__408/O                                             GlobalMux                    252              5212  RISE       1
I__411/I                                             ClkMux                         0              5212  RISE       1
I__411/O                                             ClkMux                       887              6100  RISE       1
trans_count_0_LC_2_28_7/clk                          LogicCell40_SEQ_MODE_1010      0              6100  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST
Path End         : trans_count_fast_0_LC_2_28_3/sr
Capture Clock    : trans_count_fast_0_LC_2_28_3/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (MyI2C|SBCLKi:R#1)    +INF
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       6100
- Setup Time                                     -424
---------------------------------------------   ----- 
End-of-path required time (ps)                   +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         8434
---------------------------------------   ---- 
End-of-path arrival time (ps)             8434
 
Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST                              MyI2C                          0                 0   +INF  FALL       1
RST_ibuf_iopad/PACKAGEPIN:in     IO_PAD                         0                 0   +INF  FALL       1
RST_ibuf_iopad/DOUT              IO_PAD                       540               540   +INF  FALL       1
RST_ibuf_preio/PADIN             PRE_IO_PIN_TYPE_000001         0               540   +INF  FALL       1
RST_ibuf_preio/DIN0              PRE_IO_PIN_TYPE_000001       490              1030   +INF  FALL       1
I__381/I                         Odrv12                         0              1030   +INF  FALL       1
I__381/O                         Odrv12                      1232              2262   +INF  FALL       1
I__383/I                         Span12Mux_v                    0              2262   +INF  FALL       1
I__383/O                         Span12Mux_v                 1073              3335   +INF  FALL       1
I__385/I                         Span12Mux_v                    0              3335   +INF  FALL       1
I__385/O                         Span12Mux_v                 1073              4407   +INF  FALL       1
I__387/I                         Span12Mux_h                    0              4407   +INF  FALL       1
I__387/O                         Span12Mux_h                 1232              5639   +INF  FALL       1
I__391/I                         Sp12to4                        0              5639   +INF  FALL       1
I__391/O                         Sp12to4                      848              6487   +INF  FALL       1
I__395/I                         Span4Mux_v                     0              6487   +INF  FALL       1
I__395/O                         Span4Mux_v                   649              7136   +INF  FALL       1
I__399/I                         LocalMux                       0              7136   +INF  FALL       1
I__399/O                         LocalMux                     768              7904   +INF  FALL       1
I__404/I                         SRMux                          0              7904   +INF  FALL       1
I__404/O                         SRMux                        530              8434   +INF  FALL       1
trans_count_fast_0_LC_2_28_3/sr  LogicCell40_SEQ_MODE_1010      0              8434   +INF  FALL       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
SBCLKi                                               MyI2C                          0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__407/I                                             gio2CtrlBuf                    0              4961  RISE       1
I__407/O                                             gio2CtrlBuf                    0              4961  RISE       1
I__408/I                                             GlobalMux                      0              4961  RISE       1
I__408/O                                             GlobalMux                    252              5212  RISE       1
I__411/I                                             ClkMux                         0              5212  RISE       1
I__411/O                                             ClkMux                       887              6100  RISE       1
trans_count_fast_0_LC_2_28_3/clk                     LogicCell40_SEQ_MODE_1010      0              6100  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST
Path End         : IPDONE_i_LC_1_29_6/sr
Capture Clock    : IPDONE_i_LC_1_29_6/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (MyI2C|SBCLKi:R#1)    +INF
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       6100
- Setup Time                                     -424
---------------------------------------------   ----- 
End-of-path required time (ps)                   +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         8378
---------------------------------------   ---- 
End-of-path arrival time (ps)             8378
 
Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST                           MyI2C                          0                 0   +INF  RISE       1
RST_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
RST_ibuf_iopad/DOUT           IO_PAD                       590               590   +INF  RISE       1
RST_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
RST_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       490              1080   +INF  FALL       1
I__380/I                      Odrv12                         0              1080   +INF  FALL       1
I__380/O                      Odrv12                      1232              2312   +INF  FALL       1
I__382/I                      Span12Mux_h                    0              2312   +INF  FALL       1
I__382/O                      Span12Mux_h                 1232              3544   +INF  FALL       1
I__384/I                      Span12Mux_v                    0              3544   +INF  FALL       1
I__384/O                      Span12Mux_v                 1073              4616   +INF  FALL       1
I__386/I                      Span12Mux_v                    0              4616   +INF  FALL       1
I__386/O                      Span12Mux_v                 1073              5689   +INF  FALL       1
I__389/I                      Sp12to4                        0              5689   +INF  FALL       1
I__389/O                      Sp12to4                      848              6537   +INF  FALL       1
I__393/I                      Span4Mux_h                     0              6537   +INF  FALL       1
I__393/O                      Span4Mux_h                   543              7080   +INF  FALL       1
I__397/I                      LocalMux                       0              7080   +INF  FALL       1
I__397/O                      LocalMux                     768              7848   +INF  FALL       1
I__402/I                      SRMux                          0              7848   +INF  FALL       1
I__402/O                      SRMux                        530              8378   +INF  FALL       1
IPDONE_i_LC_1_29_6/sr         LogicCell40_SEQ_MODE_1010      0              8378   +INF  FALL       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
SBCLKi                                               MyI2C                          0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__407/I                                             gio2CtrlBuf                    0              4961  RISE       1
I__407/O                                             gio2CtrlBuf                    0              4961  RISE       1
I__408/I                                             GlobalMux                      0              4961  RISE       1
I__408/O                                             GlobalMux                    252              5212  RISE       1
I__413/I                                             ClkMux                         0              5212  RISE       1
I__413/O                                             ClkMux                       887              6100  RISE       1
IPDONE_i_LC_1_29_6/clk                               LogicCell40_SEQ_MODE_1010      0              6100  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST
Path End         : trans_count_5_LC_2_29_5/sr
Capture Clock    : trans_count_5_LC_2_29_5/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (MyI2C|SBCLKi:R#1)    +INF
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       6100
- Setup Time                                     -424
---------------------------------------------   ----- 
End-of-path required time (ps)                   +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         8881
---------------------------------------   ---- 
End-of-path arrival time (ps)             8881
 
Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST                           MyI2C                          0                 0   +INF  RISE       1
RST_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
RST_ibuf_iopad/DOUT           IO_PAD                       590               590   +INF  RISE       1
RST_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
RST_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       490              1080   +INF  FALL       1
I__381/I                      Odrv12                         0              1080   +INF  FALL       1
I__381/O                      Odrv12                      1232              2312   +INF  FALL       1
I__383/I                      Span12Mux_v                    0              2312   +INF  FALL       1
I__383/O                      Span12Mux_v                 1073              3385   +INF  FALL       1
I__385/I                      Span12Mux_v                    0              3385   +INF  FALL       1
I__385/O                      Span12Mux_v                 1073              4457   +INF  FALL       1
I__387/I                      Span12Mux_h                    0              4457   +INF  FALL       1
I__387/O                      Span12Mux_h                 1232              5689   +INF  FALL       1
I__391/I                      Sp12to4                        0              5689   +INF  FALL       1
I__391/O                      Sp12to4                      848              6537   +INF  FALL       1
I__395/I                      Span4Mux_v                     0              6537   +INF  FALL       1
I__395/O                      Span4Mux_v                   649              7186   +INF  FALL       1
I__400/I                      Span4Mux_s3_h                  0              7186   +INF  FALL       1
I__400/O                      Span4Mux_s3_h                397              7583   +INF  FALL       1
I__405/I                      LocalMux                       0              7583   +INF  FALL       1
I__405/O                      LocalMux                     768              8351   +INF  FALL       1
I__406/I                      SRMux                          0              8351   +INF  FALL       1
I__406/O                      SRMux                        530              8881   +INF  FALL       1
trans_count_5_LC_2_29_5/sr    LogicCell40_SEQ_MODE_1010      0              8881   +INF  FALL       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
SBCLKi                                               MyI2C                          0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__407/I                                             gio2CtrlBuf                    0              4961  RISE       1
I__407/O                                             gio2CtrlBuf                    0              4961  RISE       1
I__408/I                                             GlobalMux                      0              4961  RISE       1
I__408/O                                             GlobalMux                    252              5212  RISE       1
I__412/I                                             ClkMux                         0              5212  RISE       1
I__412/O                                             ClkMux                       887              6100  RISE       1
trans_count_5_LC_2_29_5/clk                          LogicCell40_SEQ_MODE_1010      0              6100  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST
Path End         : trans_count_4_LC_2_29_4/sr
Capture Clock    : trans_count_4_LC_2_29_4/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (MyI2C|SBCLKi:R#1)    +INF
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       6100
- Setup Time                                     -424
---------------------------------------------   ----- 
End-of-path required time (ps)                   +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         8881
---------------------------------------   ---- 
End-of-path arrival time (ps)             8881
 
Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST                           MyI2C                          0                 0   +INF  RISE       1
RST_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
RST_ibuf_iopad/DOUT           IO_PAD                       590               590   +INF  RISE       1
RST_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
RST_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       490              1080   +INF  FALL       1
I__381/I                      Odrv12                         0              1080   +INF  FALL       1
I__381/O                      Odrv12                      1232              2312   +INF  FALL       1
I__383/I                      Span12Mux_v                    0              2312   +INF  FALL       1
I__383/O                      Span12Mux_v                 1073              3385   +INF  FALL       1
I__385/I                      Span12Mux_v                    0              3385   +INF  FALL       1
I__385/O                      Span12Mux_v                 1073              4457   +INF  FALL       1
I__387/I                      Span12Mux_h                    0              4457   +INF  FALL       1
I__387/O                      Span12Mux_h                 1232              5689   +INF  FALL       1
I__391/I                      Sp12to4                        0              5689   +INF  FALL       1
I__391/O                      Sp12to4                      848              6537   +INF  FALL       1
I__395/I                      Span4Mux_v                     0              6537   +INF  FALL       1
I__395/O                      Span4Mux_v                   649              7186   +INF  FALL       1
I__400/I                      Span4Mux_s3_h                  0              7186   +INF  FALL       1
I__400/O                      Span4Mux_s3_h                397              7583   +INF  FALL       1
I__405/I                      LocalMux                       0              7583   +INF  FALL       1
I__405/O                      LocalMux                     768              8351   +INF  FALL       1
I__406/I                      SRMux                          0              8351   +INF  FALL       1
I__406/O                      SRMux                        530              8881   +INF  FALL       1
trans_count_4_LC_2_29_4/sr    LogicCell40_SEQ_MODE_1010      0              8881   +INF  FALL       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
SBCLKi                                               MyI2C                          0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__407/I                                             gio2CtrlBuf                    0              4961  RISE       1
I__407/O                                             gio2CtrlBuf                    0              4961  RISE       1
I__408/I                                             GlobalMux                      0              4961  RISE       1
I__408/O                                             GlobalMux                    252              5212  RISE       1
I__412/I                                             ClkMux                         0              5212  RISE       1
I__412/O                                             ClkMux                       887              6100  RISE       1
trans_count_4_LC_2_29_4/clk                          LogicCell40_SEQ_MODE_1010      0              6100  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST
Path End         : trans_count_3_LC_2_29_3/sr
Capture Clock    : trans_count_3_LC_2_29_3/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (MyI2C|SBCLKi:R#1)    +INF
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       6100
- Setup Time                                     -424
---------------------------------------------   ----- 
End-of-path required time (ps)                   +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         8881
---------------------------------------   ---- 
End-of-path arrival time (ps)             8881
 
Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST                           MyI2C                          0                 0   +INF  RISE       1
RST_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
RST_ibuf_iopad/DOUT           IO_PAD                       590               590   +INF  RISE       1
RST_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
RST_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       490              1080   +INF  FALL       1
I__381/I                      Odrv12                         0              1080   +INF  FALL       1
I__381/O                      Odrv12                      1232              2312   +INF  FALL       1
I__383/I                      Span12Mux_v                    0              2312   +INF  FALL       1
I__383/O                      Span12Mux_v                 1073              3385   +INF  FALL       1
I__385/I                      Span12Mux_v                    0              3385   +INF  FALL       1
I__385/O                      Span12Mux_v                 1073              4457   +INF  FALL       1
I__387/I                      Span12Mux_h                    0              4457   +INF  FALL       1
I__387/O                      Span12Mux_h                 1232              5689   +INF  FALL       1
I__391/I                      Sp12to4                        0              5689   +INF  FALL       1
I__391/O                      Sp12to4                      848              6537   +INF  FALL       1
I__395/I                      Span4Mux_v                     0              6537   +INF  FALL       1
I__395/O                      Span4Mux_v                   649              7186   +INF  FALL       1
I__400/I                      Span4Mux_s3_h                  0              7186   +INF  FALL       1
I__400/O                      Span4Mux_s3_h                397              7583   +INF  FALL       1
I__405/I                      LocalMux                       0              7583   +INF  FALL       1
I__405/O                      LocalMux                     768              8351   +INF  FALL       1
I__406/I                      SRMux                          0              8351   +INF  FALL       1
I__406/O                      SRMux                        530              8881   +INF  FALL       1
trans_count_3_LC_2_29_3/sr    LogicCell40_SEQ_MODE_1010      0              8881   +INF  FALL       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
SBCLKi                                               MyI2C                          0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__407/I                                             gio2CtrlBuf                    0              4961  RISE       1
I__407/O                                             gio2CtrlBuf                    0              4961  RISE       1
I__408/I                                             GlobalMux                      0              4961  RISE       1
I__408/O                                             GlobalMux                    252              5212  RISE       1
I__412/I                                             ClkMux                         0              5212  RISE       1
I__412/O                                             ClkMux                       887              6100  RISE       1
trans_count_3_LC_2_29_3/clk                          LogicCell40_SEQ_MODE_1010      0              6100  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST
Path End         : trans_count_2_LC_2_29_2/sr
Capture Clock    : trans_count_2_LC_2_29_2/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (MyI2C|SBCLKi:R#1)    +INF
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       6100
- Setup Time                                     -424
---------------------------------------------   ----- 
End-of-path required time (ps)                   +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         8881
---------------------------------------   ---- 
End-of-path arrival time (ps)             8881
 
Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST                           MyI2C                          0                 0   +INF  RISE       1
RST_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
RST_ibuf_iopad/DOUT           IO_PAD                       590               590   +INF  RISE       1
RST_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
RST_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       490              1080   +INF  FALL       1
I__381/I                      Odrv12                         0              1080   +INF  FALL       1
I__381/O                      Odrv12                      1232              2312   +INF  FALL       1
I__383/I                      Span12Mux_v                    0              2312   +INF  FALL       1
I__383/O                      Span12Mux_v                 1073              3385   +INF  FALL       1
I__385/I                      Span12Mux_v                    0              3385   +INF  FALL       1
I__385/O                      Span12Mux_v                 1073              4457   +INF  FALL       1
I__387/I                      Span12Mux_h                    0              4457   +INF  FALL       1
I__387/O                      Span12Mux_h                 1232              5689   +INF  FALL       1
I__391/I                      Sp12to4                        0              5689   +INF  FALL       1
I__391/O                      Sp12to4                      848              6537   +INF  FALL       1
I__395/I                      Span4Mux_v                     0              6537   +INF  FALL       1
I__395/O                      Span4Mux_v                   649              7186   +INF  FALL       1
I__400/I                      Span4Mux_s3_h                  0              7186   +INF  FALL       1
I__400/O                      Span4Mux_s3_h                397              7583   +INF  FALL       1
I__405/I                      LocalMux                       0              7583   +INF  FALL       1
I__405/O                      LocalMux                     768              8351   +INF  FALL       1
I__406/I                      SRMux                          0              8351   +INF  FALL       1
I__406/O                      SRMux                        530              8881   +INF  FALL       1
trans_count_2_LC_2_29_2/sr    LogicCell40_SEQ_MODE_1010      0              8881   +INF  FALL       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
SBCLKi                                               MyI2C                          0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__407/I                                             gio2CtrlBuf                    0              4961  RISE       1
I__407/O                                             gio2CtrlBuf                    0              4961  RISE       1
I__408/I                                             GlobalMux                      0              4961  RISE       1
I__408/O                                             GlobalMux                    252              5212  RISE       1
I__412/I                                             ClkMux                         0              5212  RISE       1
I__412/O                                             ClkMux                       887              6100  RISE       1
trans_count_2_LC_2_29_2/clk                          LogicCell40_SEQ_MODE_1010      0              6100  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST
Path End         : trans_count_1_LC_2_29_1/sr
Capture Clock    : trans_count_1_LC_2_29_1/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (MyI2C|SBCLKi:R#1)    +INF
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       6100
- Setup Time                                     -424
---------------------------------------------   ----- 
End-of-path required time (ps)                   +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         8881
---------------------------------------   ---- 
End-of-path arrival time (ps)             8881
 
Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST                           MyI2C                          0                 0   +INF  RISE       1
RST_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
RST_ibuf_iopad/DOUT           IO_PAD                       590               590   +INF  RISE       1
RST_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
RST_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       490              1080   +INF  FALL       1
I__381/I                      Odrv12                         0              1080   +INF  FALL       1
I__381/O                      Odrv12                      1232              2312   +INF  FALL       1
I__383/I                      Span12Mux_v                    0              2312   +INF  FALL       1
I__383/O                      Span12Mux_v                 1073              3385   +INF  FALL       1
I__385/I                      Span12Mux_v                    0              3385   +INF  FALL       1
I__385/O                      Span12Mux_v                 1073              4457   +INF  FALL       1
I__387/I                      Span12Mux_h                    0              4457   +INF  FALL       1
I__387/O                      Span12Mux_h                 1232              5689   +INF  FALL       1
I__391/I                      Sp12to4                        0              5689   +INF  FALL       1
I__391/O                      Sp12to4                      848              6537   +INF  FALL       1
I__395/I                      Span4Mux_v                     0              6537   +INF  FALL       1
I__395/O                      Span4Mux_v                   649              7186   +INF  FALL       1
I__400/I                      Span4Mux_s3_h                  0              7186   +INF  FALL       1
I__400/O                      Span4Mux_s3_h                397              7583   +INF  FALL       1
I__405/I                      LocalMux                       0              7583   +INF  FALL       1
I__405/O                      LocalMux                     768              8351   +INF  FALL       1
I__406/I                      SRMux                          0              8351   +INF  FALL       1
I__406/O                      SRMux                        530              8881   +INF  FALL       1
trans_count_1_LC_2_29_1/sr    LogicCell40_SEQ_MODE_1010      0              8881   +INF  FALL       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
SBCLKi                                               MyI2C                          0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__407/I                                             gio2CtrlBuf                    0              4961  RISE       1
I__407/O                                             gio2CtrlBuf                    0              4961  RISE       1
I__408/I                                             GlobalMux                      0              4961  RISE       1
I__408/O                                             GlobalMux                    252              5212  RISE       1
I__412/I                                             ClkMux                         0              5212  RISE       1
I__412/O                                             ClkMux                       887              6100  RISE       1
trans_count_1_LC_2_29_1/clk                          LogicCell40_SEQ_MODE_1010      0              6100  RISE       1


===================================================================== 
                    End of Detailed Setup Report for all timing paths 
##################################################################### 

##################################################################### 
                    Detailed Hold Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : load_d1_LC_3_27_6/lcout
Path End         : start_LC_3_27_3/in3
Capture Clock    : start_LC_3_27_3/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (MyI2C|SBCLKi:R#1)      0
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      6100
- Setup Time                                       0
---------------------------------------------   ---- 
End-of-path required time (ps)                  6100

Launch Clock Arrival Time (MyI2C|SBCLKi:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      6100
+ Clock To Q                                   1391
+ Data Path Delay                              1272
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  8762
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
SBCLKi                                               MyI2C                          0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__407/I                                             gio2CtrlBuf                    0              4961  RISE       1
I__407/O                                             gio2CtrlBuf                    0              4961  RISE       1
I__408/I                                             GlobalMux                      0              4961  RISE       1
I__408/O                                             GlobalMux                    252              5212  RISE       1
I__409/I                                             ClkMux                         0              5212  RISE       1
I__409/O                                             ClkMux                       887              6100  RISE       1
load_d1_LC_3_27_6/clk                                LogicCell40_SEQ_MODE_1010      0              6100  RISE       1

Data path
pin name                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------  -------------------------  -----  ----------------  -----  ----  ------
load_d1_LC_3_27_6/lcout  LogicCell40_SEQ_MODE_1010   1391              7490   2662  FALL       2
I__415/I                 LocalMux                       0              7490   2662  FALL       1
I__415/O                 LocalMux                     768              8259   2662  FALL       1
I__416/I                 InMux                          0              8259   2662  FALL       1
I__416/O                 InMux                        503              8762   2662  FALL       1
start_LC_3_27_3/in3      LogicCell40_SEQ_MODE_1010      0              8762   2662  FALL       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
SBCLKi                                               MyI2C                          0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__407/I                                             gio2CtrlBuf                    0              4961  RISE       1
I__407/O                                             gio2CtrlBuf                    0              4961  RISE       1
I__408/I                                             GlobalMux                      0              4961  RISE       1
I__408/O                                             GlobalMux                    252              5212  RISE       1
I__409/I                                             ClkMux                         0              5212  RISE       1
I__409/O                                             ClkMux                       887              6100  RISE       1
start_LC_3_27_3/clk                                  LogicCell40_SEQ_MODE_1010      0              6100  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : load_d1_LC_3_27_6/lcout
Path End         : load_d2_LC_3_27_1/in3
Capture Clock    : load_d2_LC_3_27_1/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (MyI2C|SBCLKi:R#1)      0
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      6100
- Setup Time                                       0
---------------------------------------------   ---- 
End-of-path required time (ps)                  6100

Launch Clock Arrival Time (MyI2C|SBCLKi:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      6100
+ Clock To Q                                   1391
+ Data Path Delay                              1272
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  8762
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
SBCLKi                                               MyI2C                          0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__407/I                                             gio2CtrlBuf                    0              4961  RISE       1
I__407/O                                             gio2CtrlBuf                    0              4961  RISE       1
I__408/I                                             GlobalMux                      0              4961  RISE       1
I__408/O                                             GlobalMux                    252              5212  RISE       1
I__409/I                                             ClkMux                         0              5212  RISE       1
I__409/O                                             ClkMux                       887              6100  RISE       1
load_d1_LC_3_27_6/clk                                LogicCell40_SEQ_MODE_1010      0              6100  RISE       1

Data path
pin name                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------  -------------------------  -----  ----------------  -----  ----  ------
load_d1_LC_3_27_6/lcout  LogicCell40_SEQ_MODE_1010   1391              7490   2662  FALL       2
I__415/I                 LocalMux                       0              7490   2662  FALL       1
I__415/O                 LocalMux                     768              8259   2662  FALL       1
I__417/I                 InMux                          0              8259   2662  FALL       1
I__417/O                 InMux                        503              8762   2662  FALL       1
load_d2_LC_3_27_1/in3    LogicCell40_SEQ_MODE_1010      0              8762   2662  FALL       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
SBCLKi                                               MyI2C                          0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__407/I                                             gio2CtrlBuf                    0              4961  RISE       1
I__407/O                                             gio2CtrlBuf                    0              4961  RISE       1
I__408/I                                             GlobalMux                      0              4961  RISE       1
I__408/O                                             GlobalMux                    252              5212  RISE       1
I__409/I                                             ClkMux                         0              5212  RISE       1
I__409/O                                             ClkMux                       887              6100  RISE       1
load_d2_LC_3_27_1/clk                                LogicCell40_SEQ_MODE_1010      0              6100  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : pup_LC_3_27_5/lcout
Path End         : pup_LC_3_27_5/in1
Capture Clock    : pup_LC_3_27_5/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (MyI2C|SBCLKi:R#1)      0
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      6100
- Setup Time                                       0
---------------------------------------------   ---- 
End-of-path required time (ps)                  6100

Launch Clock Arrival Time (MyI2C|SBCLKi:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      6100
+ Clock To Q                                   1391
+ Data Path Delay                              1272
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  8762
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
SBCLKi                                               MyI2C                          0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__407/I                                             gio2CtrlBuf                    0              4961  RISE       1
I__407/O                                             gio2CtrlBuf                    0              4961  RISE       1
I__408/I                                             GlobalMux                      0              4961  RISE       1
I__408/O                                             GlobalMux                    252              5212  RISE       1
I__409/I                                             ClkMux                         0              5212  RISE       1
I__409/O                                             ClkMux                       887              6100  RISE       1
pup_LC_3_27_5/clk                                    LogicCell40_SEQ_MODE_1011      0              6100  RISE       1

Data path
pin name             model name                 delay  cumulative delay  slack  edge  Fanout
-------------------  -------------------------  -----  ----------------  -----  ----  ------
pup_LC_3_27_5/lcout  LogicCell40_SEQ_MODE_1011   1391              7490   2662  FALL       2
I__424/I             LocalMux                       0              7490   2662  FALL       1
I__424/O             LocalMux                     768              8259   2662  FALL       1
I__425/I             InMux                          0              8259   2662  FALL       1
I__425/O             InMux                        503              8762   2662  FALL       1
pup_LC_3_27_5/in1    LogicCell40_SEQ_MODE_1011      0              8762   2662  FALL       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
SBCLKi                                               MyI2C                          0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__407/I                                             gio2CtrlBuf                    0              4961  RISE       1
I__407/O                                             gio2CtrlBuf                    0              4961  RISE       1
I__408/I                                             GlobalMux                      0              4961  RISE       1
I__408/O                                             GlobalMux                    252              5212  RISE       1
I__409/I                                             ClkMux                         0              5212  RISE       1
I__409/O                                             ClkMux                       887              6100  RISE       1
pup_LC_3_27_5/clk                                    LogicCell40_SEQ_MODE_1011      0              6100  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : pup_LC_3_27_5/lcout
Path End         : load_d1_LC_3_27_6/in0
Capture Clock    : load_d1_LC_3_27_6/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (MyI2C|SBCLKi:R#1)      0
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      6100
- Setup Time                                       0
---------------------------------------------   ---- 
End-of-path required time (ps)                  6100

Launch Clock Arrival Time (MyI2C|SBCLKi:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      6100
+ Clock To Q                                   1391
+ Data Path Delay                              1272
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  8762
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
SBCLKi                                               MyI2C                          0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__407/I                                             gio2CtrlBuf                    0              4961  RISE       1
I__407/O                                             gio2CtrlBuf                    0              4961  RISE       1
I__408/I                                             GlobalMux                      0              4961  RISE       1
I__408/O                                             GlobalMux                    252              5212  RISE       1
I__409/I                                             ClkMux                         0              5212  RISE       1
I__409/O                                             ClkMux                       887              6100  RISE       1
pup_LC_3_27_5/clk                                    LogicCell40_SEQ_MODE_1011      0              6100  RISE       1

Data path
pin name               model name                 delay  cumulative delay  slack  edge  Fanout
---------------------  -------------------------  -----  ----------------  -----  ----  ------
pup_LC_3_27_5/lcout    LogicCell40_SEQ_MODE_1011   1391              7490   2662  FALL       2
I__424/I               LocalMux                       0              7490   2662  FALL       1
I__424/O               LocalMux                     768              8259   2662  FALL       1
I__426/I               InMux                          0              8259   2662  FALL       1
I__426/O               InMux                        503              8762   2662  FALL       1
load_d1_LC_3_27_6/in0  LogicCell40_SEQ_MODE_1010      0              8762   2662  FALL       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
SBCLKi                                               MyI2C                          0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__407/I                                             gio2CtrlBuf                    0              4961  RISE       1
I__407/O                                             gio2CtrlBuf                    0              4961  RISE       1
I__408/I                                             GlobalMux                      0              4961  RISE       1
I__408/O                                             GlobalMux                    252              5212  RISE       1
I__409/I                                             ClkMux                         0              5212  RISE       1
I__409/O                                             ClkMux                       887              6100  RISE       1
load_d1_LC_3_27_6/clk                                LogicCell40_SEQ_MODE_1010      0              6100  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : start_LC_3_27_3/lcout
Path End         : trans_count_0_LC_2_28_7/in3
Capture Clock    : trans_count_0_LC_2_28_7/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (MyI2C|SBCLKi:R#1)      0
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      6100
- Setup Time                                       0
---------------------------------------------   ---- 
End-of-path required time (ps)                  6100

Launch Clock Arrival Time (MyI2C|SBCLKi:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      6100
+ Clock To Q                                   1391
+ Data Path Delay                              1272
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  8762
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
SBCLKi                                               MyI2C                          0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__407/I                                             gio2CtrlBuf                    0              4961  RISE       1
I__407/O                                             gio2CtrlBuf                    0              4961  RISE       1
I__408/I                                             GlobalMux                      0              4961  RISE       1
I__408/O                                             GlobalMux                    252              5212  RISE       1
I__409/I                                             ClkMux                         0              5212  RISE       1
I__409/O                                             ClkMux                       887              6100  RISE       1
start_LC_3_27_3/clk                                  LogicCell40_SEQ_MODE_1010      0              6100  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
start_LC_3_27_3/lcout        LogicCell40_SEQ_MODE_1010   1391              7490   2662  FALL      13
I__306/I                     LocalMux                       0              7490   2662  FALL       1
I__306/O                     LocalMux                     768              8259   2662  FALL       1
I__313/I                     InMux                          0              8259   2662  FALL       1
I__313/O                     InMux                        503              8762   2662  FALL       1
trans_count_0_LC_2_28_7/in3  LogicCell40_SEQ_MODE_1010      0              8762   2662  FALL       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
SBCLKi                                               MyI2C                          0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__407/I                                             gio2CtrlBuf                    0              4961  RISE       1
I__407/O                                             gio2CtrlBuf                    0              4961  RISE       1
I__408/I                                             GlobalMux                      0              4961  RISE       1
I__408/O                                             GlobalMux                    252              5212  RISE       1
I__411/I                                             ClkMux                         0              5212  RISE       1
I__411/O                                             ClkMux                       887              6100  RISE       1
trans_count_0_LC_2_28_7/clk                          LogicCell40_SEQ_MODE_1010      0              6100  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : start_LC_3_27_3/lcout
Path End         : trans_count_fast_0_LC_2_28_3/in3
Capture Clock    : trans_count_fast_0_LC_2_28_3/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (MyI2C|SBCLKi:R#1)      0
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      6100
- Setup Time                                       0
---------------------------------------------   ---- 
End-of-path required time (ps)                  6100

Launch Clock Arrival Time (MyI2C|SBCLKi:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      6100
+ Clock To Q                                   1391
+ Data Path Delay                              1272
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  8762
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
SBCLKi                                               MyI2C                          0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__407/I                                             gio2CtrlBuf                    0              4961  RISE       1
I__407/O                                             gio2CtrlBuf                    0              4961  RISE       1
I__408/I                                             GlobalMux                      0              4961  RISE       1
I__408/O                                             GlobalMux                    252              5212  RISE       1
I__409/I                                             ClkMux                         0              5212  RISE       1
I__409/O                                             ClkMux                       887              6100  RISE       1
start_LC_3_27_3/clk                                  LogicCell40_SEQ_MODE_1010      0              6100  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
start_LC_3_27_3/lcout             LogicCell40_SEQ_MODE_1010   1391              7490   2662  FALL      13
I__306/I                          LocalMux                       0              7490   2662  FALL       1
I__306/O                          LocalMux                     768              8259   2662  FALL       1
I__314/I                          InMux                          0              8259   2662  FALL       1
I__314/O                          InMux                        503              8762   2662  FALL       1
trans_count_fast_0_LC_2_28_3/in3  LogicCell40_SEQ_MODE_1010      0              8762   2662  FALL       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
SBCLKi                                               MyI2C                          0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__407/I                                             gio2CtrlBuf                    0              4961  RISE       1
I__407/O                                             gio2CtrlBuf                    0              4961  RISE       1
I__408/I                                             GlobalMux                      0              4961  RISE       1
I__408/O                                             GlobalMux                    252              5212  RISE       1
I__411/I                                             ClkMux                         0              5212  RISE       1
I__411/O                                             ClkMux                       887              6100  RISE       1
trans_count_fast_0_LC_2_28_3/clk                     LogicCell40_SEQ_MODE_1010      0              6100  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : load_d2_LC_3_27_1/lcout
Path End         : start_LC_3_27_3/in1
Capture Clock    : start_LC_3_27_3/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (MyI2C|SBCLKi:R#1)      0
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      6100
- Setup Time                                       0
---------------------------------------------   ---- 
End-of-path required time (ps)                  6100

Launch Clock Arrival Time (MyI2C|SBCLKi:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      6100
+ Clock To Q                                   1391
+ Data Path Delay                              1272
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  8762
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
SBCLKi                                               MyI2C                          0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__407/I                                             gio2CtrlBuf                    0              4961  RISE       1
I__407/O                                             gio2CtrlBuf                    0              4961  RISE       1
I__408/I                                             GlobalMux                      0              4961  RISE       1
I__408/O                                             GlobalMux                    252              5212  RISE       1
I__409/I                                             ClkMux                         0              5212  RISE       1
I__409/O                                             ClkMux                       887              6100  RISE       1
load_d2_LC_3_27_1/clk                                LogicCell40_SEQ_MODE_1010      0              6100  RISE       1

Data path
pin name                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------  -------------------------  -----  ----------------  -----  ----  ------
load_d2_LC_3_27_1/lcout  LogicCell40_SEQ_MODE_1010   1391              7490   2662  FALL       1
I__218/I                 LocalMux                       0              7490   2662  FALL       1
I__218/O                 LocalMux                     768              8259   2662  FALL       1
I__219/I                 InMux                          0              8259   2662  FALL       1
I__219/O                 InMux                        503              8762   2662  FALL       1
start_LC_3_27_3/in1      LogicCell40_SEQ_MODE_1010      0              8762   2662  FALL       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
SBCLKi                                               MyI2C                          0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__407/I                                             gio2CtrlBuf                    0              4961  RISE       1
I__407/O                                             gio2CtrlBuf                    0              4961  RISE       1
I__408/I                                             GlobalMux                      0              4961  RISE       1
I__408/O                                             GlobalMux                    252              5212  RISE       1
I__409/I                                             ClkMux                         0              5212  RISE       1
I__409/O                                             ClkMux                       887              6100  RISE       1
start_LC_3_27_3/clk                                  LogicCell40_SEQ_MODE_1010      0              6100  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : trans_count_5_LC_2_29_5/lcout
Path End         : trans_count_5_LC_2_29_5/in0
Capture Clock    : trans_count_5_LC_2_29_5/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (MyI2C|SBCLKi:R#1)      0
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      6100
- Setup Time                                       0
---------------------------------------------   ---- 
End-of-path required time (ps)                  6100

Launch Clock Arrival Time (MyI2C|SBCLKi:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      6100
+ Clock To Q                                   1391
+ Data Path Delay                              1272
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  8762
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
SBCLKi                                               MyI2C                          0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__407/I                                             gio2CtrlBuf                    0              4961  RISE       1
I__407/O                                             gio2CtrlBuf                    0              4961  RISE       1
I__408/I                                             GlobalMux                      0              4961  RISE       1
I__408/O                                             GlobalMux                    252              5212  RISE       1
I__412/I                                             ClkMux                         0              5212  RISE       1
I__412/O                                             ClkMux                       887              6100  RISE       1
trans_count_5_LC_2_29_5/clk                          LogicCell40_SEQ_MODE_1010      0              6100  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
trans_count_5_LC_2_29_5/lcout  LogicCell40_SEQ_MODE_1010   1391              7490   2662  FALL       2
I__230/I                       LocalMux                       0              7490   2662  FALL       1
I__230/O                       LocalMux                     768              8259   2662  FALL       1
I__232/I                       InMux                          0              8259   2662  FALL       1
I__232/O                       InMux                        503              8762   2662  FALL       1
trans_count_5_LC_2_29_5/in0    LogicCell40_SEQ_MODE_1010      0              8762   2662  FALL       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
SBCLKi                                               MyI2C                          0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__407/I                                             gio2CtrlBuf                    0              4961  RISE       1
I__407/O                                             gio2CtrlBuf                    0              4961  RISE       1
I__408/I                                             GlobalMux                      0              4961  RISE       1
I__408/O                                             GlobalMux                    252              5212  RISE       1
I__412/I                                             ClkMux                         0              5212  RISE       1
I__412/O                                             ClkMux                       887              6100  RISE       1
trans_count_5_LC_2_29_5/clk                          LogicCell40_SEQ_MODE_1010      0              6100  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : trans_count_4_LC_2_29_4/lcout
Path End         : trans_count_4_LC_2_29_4/in1
Capture Clock    : trans_count_4_LC_2_29_4/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (MyI2C|SBCLKi:R#1)      0
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      6100
- Setup Time                                       0
---------------------------------------------   ---- 
End-of-path required time (ps)                  6100

Launch Clock Arrival Time (MyI2C|SBCLKi:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      6100
+ Clock To Q                                   1391
+ Data Path Delay                              1272
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  8762
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
SBCLKi                                               MyI2C                          0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__407/I                                             gio2CtrlBuf                    0              4961  RISE       1
I__407/O                                             gio2CtrlBuf                    0              4961  RISE       1
I__408/I                                             GlobalMux                      0              4961  RISE       1
I__408/O                                             GlobalMux                    252              5212  RISE       1
I__412/I                                             ClkMux                         0              5212  RISE       1
I__412/O                                             ClkMux                       887              6100  RISE       1
trans_count_4_LC_2_29_4/clk                          LogicCell40_SEQ_MODE_1010      0              6100  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
trans_count_4_LC_2_29_4/lcout  LogicCell40_SEQ_MODE_1010   1391              7490   2662  FALL       4
I__333/I                       LocalMux                       0              7490   2662  FALL       1
I__333/O                       LocalMux                     768              8259   2662  FALL       1
I__337/I                       InMux                          0              8259   2662  FALL       1
I__337/O                       InMux                        503              8762   2662  FALL       1
trans_count_4_LC_2_29_4/in1    LogicCell40_SEQ_MODE_1010      0              8762   2662  FALL       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
SBCLKi                                               MyI2C                          0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__407/I                                             gio2CtrlBuf                    0              4961  RISE       1
I__407/O                                             gio2CtrlBuf                    0              4961  RISE       1
I__408/I                                             GlobalMux                      0              4961  RISE       1
I__408/O                                             GlobalMux                    252              5212  RISE       1
I__412/I                                             ClkMux                         0              5212  RISE       1
I__412/O                                             ClkMux                       887              6100  RISE       1
trans_count_4_LC_2_29_4/clk                          LogicCell40_SEQ_MODE_1010      0              6100  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : trans_count_3_LC_2_29_3/lcout
Path End         : trans_count_3_LC_2_29_3/in1
Capture Clock    : trans_count_3_LC_2_29_3/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (MyI2C|SBCLKi:R#1)      0
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      6100
- Setup Time                                       0
---------------------------------------------   ---- 
End-of-path required time (ps)                  6100

Launch Clock Arrival Time (MyI2C|SBCLKi:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      6100
+ Clock To Q                                   1391
+ Data Path Delay                              1272
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  8762
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
SBCLKi                                               MyI2C                          0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__407/I                                             gio2CtrlBuf                    0              4961  RISE       1
I__407/O                                             gio2CtrlBuf                    0              4961  RISE       1
I__408/I                                             GlobalMux                      0              4961  RISE       1
I__408/O                                             GlobalMux                    252              5212  RISE       1
I__412/I                                             ClkMux                         0              5212  RISE       1
I__412/O                                             ClkMux                       887              6100  RISE       1
trans_count_3_LC_2_29_3/clk                          LogicCell40_SEQ_MODE_1010      0              6100  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
trans_count_3_LC_2_29_3/lcout  LogicCell40_SEQ_MODE_1010   1391              7490   2662  FALL       4
I__298/I                       LocalMux                       0              7490   2662  FALL       1
I__298/O                       LocalMux                     768              8259   2662  FALL       1
I__302/I                       InMux                          0              8259   2662  FALL       1
I__302/O                       InMux                        503              8762   2662  FALL       1
trans_count_3_LC_2_29_3/in1    LogicCell40_SEQ_MODE_1010      0              8762   2662  FALL       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
SBCLKi                                               MyI2C                          0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__407/I                                             gio2CtrlBuf                    0              4961  RISE       1
I__407/O                                             gio2CtrlBuf                    0              4961  RISE       1
I__408/I                                             GlobalMux                      0              4961  RISE       1
I__408/O                                             GlobalMux                    252              5212  RISE       1
I__412/I                                             ClkMux                         0              5212  RISE       1
I__412/O                                             ClkMux                       887              6100  RISE       1
trans_count_3_LC_2_29_3/clk                          LogicCell40_SEQ_MODE_1010      0              6100  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : trans_count_2_LC_2_29_2/lcout
Path End         : trans_count_2_LC_2_29_2/in1
Capture Clock    : trans_count_2_LC_2_29_2/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (MyI2C|SBCLKi:R#1)      0
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      6100
- Setup Time                                       0
---------------------------------------------   ---- 
End-of-path required time (ps)                  6100

Launch Clock Arrival Time (MyI2C|SBCLKi:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      6100
+ Clock To Q                                   1391
+ Data Path Delay                              1272
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  8762
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
SBCLKi                                               MyI2C                          0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__407/I                                             gio2CtrlBuf                    0              4961  RISE       1
I__407/O                                             gio2CtrlBuf                    0              4961  RISE       1
I__408/I                                             GlobalMux                      0              4961  RISE       1
I__408/O                                             GlobalMux                    252              5212  RISE       1
I__412/I                                             ClkMux                         0              5212  RISE       1
I__412/O                                             ClkMux                       887              6100  RISE       1
trans_count_2_LC_2_29_2/clk                          LogicCell40_SEQ_MODE_1010      0              6100  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
trans_count_2_LC_2_29_2/lcout  LogicCell40_SEQ_MODE_1010   1391              7490   2662  FALL       6
I__366/I                       LocalMux                       0              7490   2662  FALL       1
I__366/O                       LocalMux                     768              8259   2662  FALL       1
I__372/I                       InMux                          0              8259   2662  FALL       1
I__372/O                       InMux                        503              8762   2662  FALL       1
trans_count_2_LC_2_29_2/in1    LogicCell40_SEQ_MODE_1010      0              8762   2662  FALL       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
SBCLKi                                               MyI2C                          0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__407/I                                             gio2CtrlBuf                    0              4961  RISE       1
I__407/O                                             gio2CtrlBuf                    0              4961  RISE       1
I__408/I                                             GlobalMux                      0              4961  RISE       1
I__408/O                                             GlobalMux                    252              5212  RISE       1
I__412/I                                             ClkMux                         0              5212  RISE       1
I__412/O                                             ClkMux                       887              6100  RISE       1
trans_count_2_LC_2_29_2/clk                          LogicCell40_SEQ_MODE_1010      0              6100  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : trans_count_1_LC_2_29_1/lcout
Path End         : trans_count_1_LC_2_29_1/in1
Capture Clock    : trans_count_1_LC_2_29_1/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (MyI2C|SBCLKi:R#1)      0
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      6100
- Setup Time                                       0
---------------------------------------------   ---- 
End-of-path required time (ps)                  6100

Launch Clock Arrival Time (MyI2C|SBCLKi:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      6100
+ Clock To Q                                   1391
+ Data Path Delay                              1272
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  8762
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
SBCLKi                                               MyI2C                          0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__407/I                                             gio2CtrlBuf                    0              4961  RISE       1
I__407/O                                             gio2CtrlBuf                    0              4961  RISE       1
I__408/I                                             GlobalMux                      0              4961  RISE       1
I__408/O                                             GlobalMux                    252              5212  RISE       1
I__412/I                                             ClkMux                         0              5212  RISE       1
I__412/O                                             ClkMux                       887              6100  RISE       1
trans_count_1_LC_2_29_1/clk                          LogicCell40_SEQ_MODE_1010      0              6100  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
trans_count_1_LC_2_29_1/lcout  LogicCell40_SEQ_MODE_1010   1391              7490   2662  FALL      10
I__350/I                       LocalMux                       0              7490   2662  FALL       1
I__350/O                       LocalMux                     768              8259   2662  FALL       1
I__360/I                       InMux                          0              8259   2662  FALL       1
I__360/O                       InMux                        503              8762   2662  FALL       1
trans_count_1_LC_2_29_1/in1    LogicCell40_SEQ_MODE_1010      0              8762   2662  FALL       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
SBCLKi                                               MyI2C                          0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__407/I                                             gio2CtrlBuf                    0              4961  RISE       1
I__407/O                                             gio2CtrlBuf                    0              4961  RISE       1
I__408/I                                             GlobalMux                      0              4961  RISE       1
I__408/O                                             GlobalMux                    252              5212  RISE       1
I__412/I                                             ClkMux                         0              5212  RISE       1
I__412/O                                             ClkMux                       887              6100  RISE       1
trans_count_1_LC_2_29_1/clk                          LogicCell40_SEQ_MODE_1010      0              6100  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : strobe_LC_1_26_4/lcout
Path End         : strobe_LC_1_26_4/in1
Capture Clock    : strobe_LC_1_26_4/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (MyI2C|SBCLKi:R#1)      0
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      6100
- Setup Time                                       0
---------------------------------------------   ---- 
End-of-path required time (ps)                  6100

Launch Clock Arrival Time (MyI2C|SBCLKi:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      6100
+ Clock To Q                                   1391
+ Data Path Delay                              1272
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  8762
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
SBCLKi                                               MyI2C                          0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__407/I                                             gio2CtrlBuf                    0              4961  RISE       1
I__407/O                                             gio2CtrlBuf                    0              4961  RISE       1
I__408/I                                             GlobalMux                      0              4961  RISE       1
I__408/O                                             GlobalMux                    252              5212  RISE       1
I__410/I                                             ClkMux                         0              5212  RISE       1
I__410/O                                             ClkMux                       887              6100  RISE       1
strobe_LC_1_26_4/clk                                 LogicCell40_SEQ_MODE_1010      0              6100  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
strobe_LC_1_26_4/lcout  LogicCell40_SEQ_MODE_1010   1391              7490   2662  FALL       2
I__115/I                LocalMux                       0              7490   2662  FALL       1
I__115/O                LocalMux                     768              8259   2662  FALL       1
I__117/I                InMux                          0              8259   2662  FALL       1
I__117/O                InMux                        503              8762   2662  FALL       1
strobe_LC_1_26_4/in1    LogicCell40_SEQ_MODE_1010      0              8762   2662  FALL       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
SBCLKi                                               MyI2C                          0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__407/I                                             gio2CtrlBuf                    0              4961  RISE       1
I__407/O                                             gio2CtrlBuf                    0              4961  RISE       1
I__408/I                                             GlobalMux                      0              4961  RISE       1
I__408/O                                             GlobalMux                    252              5212  RISE       1
I__410/I                                             ClkMux                         0              5212  RISE       1
I__410/O                                             ClkMux                       887              6100  RISE       1
strobe_LC_1_26_4/clk                                 LogicCell40_SEQ_MODE_1010      0              6100  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : run_LC_1_26_3/lcout
Path End         : run_LC_1_26_3/in0
Capture Clock    : run_LC_1_26_3/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (MyI2C|SBCLKi:R#1)      0
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      6100
- Setup Time                                       0
---------------------------------------------   ---- 
End-of-path required time (ps)                  6100

Launch Clock Arrival Time (MyI2C|SBCLKi:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      6100
+ Clock To Q                                   1391
+ Data Path Delay                              1272
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  8762
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
SBCLKi                                               MyI2C                          0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__407/I                                             gio2CtrlBuf                    0              4961  RISE       1
I__407/O                                             gio2CtrlBuf                    0              4961  RISE       1
I__408/I                                             GlobalMux                      0              4961  RISE       1
I__408/O                                             GlobalMux                    252              5212  RISE       1
I__410/I                                             ClkMux                         0              5212  RISE       1
I__410/O                                             ClkMux                       887              6100  RISE       1
run_LC_1_26_3/clk                                    LogicCell40_SEQ_MODE_1010      0              6100  RISE       1

Data path
pin name             model name                 delay  cumulative delay  slack  edge  Fanout
-------------------  -------------------------  -----  ----------------  -----  ----  ------
run_LC_1_26_3/lcout  LogicCell40_SEQ_MODE_1010   1391              7490   2662  FALL       3
I__132/I             LocalMux                       0              7490   2662  FALL       1
I__132/O             LocalMux                     768              8259   2662  FALL       1
I__134/I             InMux                          0              8259   2662  FALL       1
I__134/O             InMux                        503              8762   2662  FALL       1
run_LC_1_26_3/in0    LogicCell40_SEQ_MODE_1010      0              8762   2662  FALL       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
SBCLKi                                               MyI2C                          0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__407/I                                             gio2CtrlBuf                    0              4961  RISE       1
I__407/O                                             gio2CtrlBuf                    0              4961  RISE       1
I__408/I                                             GlobalMux                      0              4961  RISE       1
I__408/O                                             GlobalMux                    252              5212  RISE       1
I__410/I                                             ClkMux                         0              5212  RISE       1
I__410/O                                             ClkMux                       887              6100  RISE       1
run_LC_1_26_3/clk                                    LogicCell40_SEQ_MODE_1010      0              6100  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : run_LC_1_26_3/lcout
Path End         : sb_idle_LC_1_26_0/in1
Capture Clock    : sb_idle_LC_1_26_0/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (MyI2C|SBCLKi:R#1)      0
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      6100
- Setup Time                                       0
---------------------------------------------   ---- 
End-of-path required time (ps)                  6100

Launch Clock Arrival Time (MyI2C|SBCLKi:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      6100
+ Clock To Q                                   1391
+ Data Path Delay                              1272
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  8762
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
SBCLKi                                               MyI2C                          0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__407/I                                             gio2CtrlBuf                    0              4961  RISE       1
I__407/O                                             gio2CtrlBuf                    0              4961  RISE       1
I__408/I                                             GlobalMux                      0              4961  RISE       1
I__408/O                                             GlobalMux                    252              5212  RISE       1
I__410/I                                             ClkMux                         0              5212  RISE       1
I__410/O                                             ClkMux                       887              6100  RISE       1
run_LC_1_26_3/clk                                    LogicCell40_SEQ_MODE_1010      0              6100  RISE       1

Data path
pin name               model name                 delay  cumulative delay  slack  edge  Fanout
---------------------  -------------------------  -----  ----------------  -----  ----  ------
run_LC_1_26_3/lcout    LogicCell40_SEQ_MODE_1010   1391              7490   2662  FALL       3
I__132/I               LocalMux                       0              7490   2662  FALL       1
I__132/O               LocalMux                     768              8259   2662  FALL       1
I__135/I               InMux                          0              8259   2662  FALL       1
I__135/O               InMux                        503              8762   2662  FALL       1
sb_idle_LC_1_26_0/in1  LogicCell40_SEQ_MODE_1011      0              8762   2662  FALL       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
SBCLKi                                               MyI2C                          0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__407/I                                             gio2CtrlBuf                    0              4961  RISE       1
I__407/O                                             gio2CtrlBuf                    0              4961  RISE       1
I__408/I                                             GlobalMux                      0              4961  RISE       1
I__408/O                                             GlobalMux                    252              5212  RISE       1
I__410/I                                             ClkMux                         0              5212  RISE       1
I__410/O                                             ClkMux                       887              6100  RISE       1
sb_idle_LC_1_26_0/clk                                LogicCell40_SEQ_MODE_1011      0              6100  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sb_idle_LC_1_26_0/lcout
Path End         : sb_idle_LC_1_26_0/in0
Capture Clock    : sb_idle_LC_1_26_0/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (MyI2C|SBCLKi:R#1)      0
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      6100
- Setup Time                                       0
---------------------------------------------   ---- 
End-of-path required time (ps)                  6100

Launch Clock Arrival Time (MyI2C|SBCLKi:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      6100
+ Clock To Q                                   1391
+ Data Path Delay                              1272
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  8762
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
SBCLKi                                               MyI2C                          0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__407/I                                             gio2CtrlBuf                    0              4961  RISE       1
I__407/O                                             gio2CtrlBuf                    0              4961  RISE       1
I__408/I                                             GlobalMux                      0              4961  RISE       1
I__408/O                                             GlobalMux                    252              5212  RISE       1
I__410/I                                             ClkMux                         0              5212  RISE       1
I__410/O                                             ClkMux                       887              6100  RISE       1
sb_idle_LC_1_26_0/clk                                LogicCell40_SEQ_MODE_1011      0              6100  RISE       1

Data path
pin name                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------  -------------------------  -----  ----------------  -----  ----  ------
sb_idle_LC_1_26_0/lcout  LogicCell40_SEQ_MODE_1011   1391              7490   2662  FALL       2
I__128/I                 LocalMux                       0              7490   2662  FALL       1
I__128/O                 LocalMux                     768              8259   2662  FALL       1
I__129/I                 InMux                          0              8259   2662  FALL       1
I__129/O                 InMux                        503              8762   2662  FALL       1
sb_idle_LC_1_26_0/in0    LogicCell40_SEQ_MODE_1011      0              8762   2662  FALL       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
SBCLKi                                               MyI2C                          0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__407/I                                             gio2CtrlBuf                    0              4961  RISE       1
I__407/O                                             gio2CtrlBuf                    0              4961  RISE       1
I__408/I                                             GlobalMux                      0              4961  RISE       1
I__408/O                                             GlobalMux                    252              5212  RISE       1
I__410/I                                             ClkMux                         0              5212  RISE       1
I__410/O                                             ClkMux                       887              6100  RISE       1
sb_idle_LC_1_26_0/clk                                LogicCell40_SEQ_MODE_1011      0              6100  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sb_idle_LC_1_26_0/lcout
Path End         : strobe_LC_1_26_4/in2
Capture Clock    : strobe_LC_1_26_4/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (MyI2C|SBCLKi:R#1)      0
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      6100
- Setup Time                                       0
---------------------------------------------   ---- 
End-of-path required time (ps)                  6100

Launch Clock Arrival Time (MyI2C|SBCLKi:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      6100
+ Clock To Q                                   1391
+ Data Path Delay                              1272
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  8762
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
SBCLKi                                               MyI2C                          0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__407/I                                             gio2CtrlBuf                    0              4961  RISE       1
I__407/O                                             gio2CtrlBuf                    0              4961  RISE       1
I__408/I                                             GlobalMux                      0              4961  RISE       1
I__408/O                                             GlobalMux                    252              5212  RISE       1
I__410/I                                             ClkMux                         0              5212  RISE       1
I__410/O                                             ClkMux                       887              6100  RISE       1
sb_idle_LC_1_26_0/clk                                LogicCell40_SEQ_MODE_1011      0              6100  RISE       1

Data path
pin name                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------  -------------------------  -----  ----------------  -----  ----  ------
sb_idle_LC_1_26_0/lcout  LogicCell40_SEQ_MODE_1011   1391              7490   2662  FALL       2
I__128/I                 LocalMux                       0              7490   2662  FALL       1
I__128/O                 LocalMux                     768              8259   2662  FALL       1
I__130/I                 InMux                          0              8259   2662  FALL       1
I__130/O                 InMux                        503              8762   2662  FALL       1
I__131/I                 CascadeMux                     0              8762   2662  FALL       1
I__131/O                 CascadeMux                     0              8762   2662  FALL       1
strobe_LC_1_26_4/in2     LogicCell40_SEQ_MODE_1010      0              8762   2662  FALL       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
SBCLKi                                               MyI2C                          0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__407/I                                             gio2CtrlBuf                    0              4961  RISE       1
I__407/O                                             gio2CtrlBuf                    0              4961  RISE       1
I__408/I                                             GlobalMux                      0              4961  RISE       1
I__408/O                                             GlobalMux                    252              5212  RISE       1
I__410/I                                             ClkMux                         0              5212  RISE       1
I__410/O                                             ClkMux                       887              6100  RISE       1
strobe_LC_1_26_4/clk                                 LogicCell40_SEQ_MODE_1010      0              6100  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : run_LC_1_26_3/lcout
Path End         : strobe_LC_1_26_4/in0
Capture Clock    : strobe_LC_1_26_4/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (MyI2C|SBCLKi:R#1)      0
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      6100
- Setup Time                                       0
---------------------------------------------   ---- 
End-of-path required time (ps)                  6100

Launch Clock Arrival Time (MyI2C|SBCLKi:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      6100
+ Clock To Q                                   1391
+ Data Path Delay                              1272
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  8762
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
SBCLKi                                               MyI2C                          0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__407/I                                             gio2CtrlBuf                    0              4961  RISE       1
I__407/O                                             gio2CtrlBuf                    0              4961  RISE       1
I__408/I                                             GlobalMux                      0              4961  RISE       1
I__408/O                                             GlobalMux                    252              5212  RISE       1
I__410/I                                             ClkMux                         0              5212  RISE       1
I__410/O                                             ClkMux                       887              6100  RISE       1
run_LC_1_26_3/clk                                    LogicCell40_SEQ_MODE_1010      0              6100  RISE       1

Data path
pin name              model name                 delay  cumulative delay  slack  edge  Fanout
--------------------  -------------------------  -----  ----------------  -----  ----  ------
run_LC_1_26_3/lcout   LogicCell40_SEQ_MODE_1010   1391              7490   2662  FALL       3
I__133/I              LocalMux                       0              7490   2662  FALL       1
I__133/O              LocalMux                     768              8259   2662  FALL       1
I__136/I              InMux                          0              8259   2662  FALL       1
I__136/O              InMux                        503              8762   2662  FALL       1
strobe_LC_1_26_4/in0  LogicCell40_SEQ_MODE_1010      0              8762   2662  FALL       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
SBCLKi                                               MyI2C                          0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__407/I                                             gio2CtrlBuf                    0              4961  RISE       1
I__407/O                                             gio2CtrlBuf                    0              4961  RISE       1
I__408/I                                             GlobalMux                      0              4961  RISE       1
I__408/O                                             GlobalMux                    252              5212  RISE       1
I__410/I                                             ClkMux                         0              5212  RISE       1
I__410/O                                             ClkMux                       887              6100  RISE       1
strobe_LC_1_26_4/clk                                 LogicCell40_SEQ_MODE_1010      0              6100  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : start_LC_3_27_3/lcout
Path End         : pup_LC_3_27_5/in3
Capture Clock    : pup_LC_3_27_5/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (MyI2C|SBCLKi:R#1)      0
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      6100
- Setup Time                                       0
---------------------------------------------   ---- 
End-of-path required time (ps)                  6100

Launch Clock Arrival Time (MyI2C|SBCLKi:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      6100
+ Clock To Q                                   1391
+ Data Path Delay                              1272
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  8762
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
SBCLKi                                               MyI2C                          0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__407/I                                             gio2CtrlBuf                    0              4961  RISE       1
I__407/O                                             gio2CtrlBuf                    0              4961  RISE       1
I__408/I                                             GlobalMux                      0              4961  RISE       1
I__408/O                                             GlobalMux                    252              5212  RISE       1
I__409/I                                             ClkMux                         0              5212  RISE       1
I__409/O                                             ClkMux                       887              6100  RISE       1
start_LC_3_27_3/clk                                  LogicCell40_SEQ_MODE_1010      0              6100  RISE       1

Data path
pin name               model name                 delay  cumulative delay  slack  edge  Fanout
---------------------  -------------------------  -----  ----------------  -----  ----  ------
start_LC_3_27_3/lcout  LogicCell40_SEQ_MODE_1010   1391              7490   2662  FALL      13
I__307/I               LocalMux                       0              7490   2662  FALL       1
I__307/O               LocalMux                     768              8259   2662  FALL       1
I__315/I               InMux                          0              8259   2662  FALL       1
I__315/O               InMux                        503              8762   2662  FALL       1
pup_LC_3_27_5/in3      LogicCell40_SEQ_MODE_1011      0              8762   2662  FALL       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
SBCLKi                                               MyI2C                          0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__407/I                                             gio2CtrlBuf                    0              4961  RISE       1
I__407/O                                             gio2CtrlBuf                    0              4961  RISE       1
I__408/I                                             GlobalMux                      0              4961  RISE       1
I__408/O                                             GlobalMux                    252              5212  RISE       1
I__409/I                                             ClkMux                         0              5212  RISE       1
I__409/O                                             ClkMux                       887              6100  RISE       1
pup_LC_3_27_5/clk                                    LogicCell40_SEQ_MODE_1011      0              6100  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : trans_count_4_LC_2_29_4/lcout
Path End         : trans_count_5_LC_2_29_5/in3
Capture Clock    : trans_count_5_LC_2_29_5/clk
Hold Constraint  : 0p
Path slack       : 3827p

Capture Clock Arrival Time (MyI2C|SBCLKi:R#1)      0
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      6100
- Setup Time                                       0
---------------------------------------------   ---- 
End-of-path required time (ps)                  6100

Launch Clock Arrival Time (MyI2C|SBCLKi:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      6100
+ Clock To Q                                   1391
+ Data Path Delay                              2437
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  9927
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
SBCLKi                                               MyI2C                          0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__407/I                                             gio2CtrlBuf                    0              4961  RISE       1
I__407/O                                             gio2CtrlBuf                    0              4961  RISE       1
I__408/I                                             GlobalMux                      0              4961  RISE       1
I__408/O                                             GlobalMux                    252              5212  RISE       1
I__412/I                                             ClkMux                         0              5212  RISE       1
I__412/O                                             ClkMux                       887              6100  RISE       1
trans_count_4_LC_2_29_4/clk                          LogicCell40_SEQ_MODE_1010      0              6100  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
trans_count_4_LC_2_29_4/lcout     LogicCell40_SEQ_MODE_1010   1391              7490   2662  FALL       4
I__333/I                          LocalMux                       0              7490   2662  FALL       1
I__333/O                          LocalMux                     768              8259   2662  FALL       1
I__337/I                          InMux                          0              8259   2662  FALL       1
I__337/O                          InMux                        503              8762   2662  FALL       1
trans_count_4_LC_2_29_4/in1       LogicCell40_SEQ_MODE_1010      0              8762   3828  FALL       1
trans_count_4_LC_2_29_4/carryout  LogicCell40_SEQ_MODE_1010    662              9424   3828  FALL       1
I__233/I                          InMux                          0              9424   3828  FALL       1
I__233/O                          InMux                        503              9927   3828  FALL       1
trans_count_5_LC_2_29_5/in3       LogicCell40_SEQ_MODE_1010      0              9927   3828  FALL       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
SBCLKi                                               MyI2C                          0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__407/I                                             gio2CtrlBuf                    0              4961  RISE       1
I__407/O                                             gio2CtrlBuf                    0              4961  RISE       1
I__408/I                                             GlobalMux                      0              4961  RISE       1
I__408/O                                             GlobalMux                    252              5212  RISE       1
I__412/I                                             ClkMux                         0              5212  RISE       1
I__412/O                                             ClkMux                       887              6100  RISE       1
trans_count_5_LC_2_29_5/clk                          LogicCell40_SEQ_MODE_1010      0              6100  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : trans_count_3_LC_2_29_3/lcout
Path End         : trans_count_4_LC_2_29_4/in3
Capture Clock    : trans_count_4_LC_2_29_4/clk
Hold Constraint  : 0p
Path slack       : 3827p

Capture Clock Arrival Time (MyI2C|SBCLKi:R#1)      0
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      6100
- Setup Time                                       0
---------------------------------------------   ---- 
End-of-path required time (ps)                  6100

Launch Clock Arrival Time (MyI2C|SBCLKi:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      6100
+ Clock To Q                                   1391
+ Data Path Delay                              2437
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  9927
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
SBCLKi                                               MyI2C                          0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__407/I                                             gio2CtrlBuf                    0              4961  RISE       1
I__407/O                                             gio2CtrlBuf                    0              4961  RISE       1
I__408/I                                             GlobalMux                      0              4961  RISE       1
I__408/O                                             GlobalMux                    252              5212  RISE       1
I__412/I                                             ClkMux                         0              5212  RISE       1
I__412/O                                             ClkMux                       887              6100  RISE       1
trans_count_3_LC_2_29_3/clk                          LogicCell40_SEQ_MODE_1010      0              6100  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
trans_count_3_LC_2_29_3/lcout     LogicCell40_SEQ_MODE_1010   1391              7490   2662  FALL       4
I__298/I                          LocalMux                       0              7490   2662  FALL       1
I__298/O                          LocalMux                     768              8259   2662  FALL       1
I__302/I                          InMux                          0              8259   2662  FALL       1
I__302/O                          InMux                        503              8762   2662  FALL       1
trans_count_3_LC_2_29_3/in1       LogicCell40_SEQ_MODE_1010      0              8762   3828  FALL       1
trans_count_3_LC_2_29_3/carryout  LogicCell40_SEQ_MODE_1010    662              9424   3828  FALL       2
I__234/I                          InMux                          0              9424   3828  FALL       1
I__234/O                          InMux                        503              9927   3828  FALL       1
trans_count_4_LC_2_29_4/in3       LogicCell40_SEQ_MODE_1010      0              9927   3828  FALL       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
SBCLKi                                               MyI2C                          0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__407/I                                             gio2CtrlBuf                    0              4961  RISE       1
I__407/O                                             gio2CtrlBuf                    0              4961  RISE       1
I__408/I                                             GlobalMux                      0              4961  RISE       1
I__408/O                                             GlobalMux                    252              5212  RISE       1
I__412/I                                             ClkMux                         0              5212  RISE       1
I__412/O                                             ClkMux                       887              6100  RISE       1
trans_count_4_LC_2_29_4/clk                          LogicCell40_SEQ_MODE_1010      0              6100  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : trans_count_2_LC_2_29_2/lcout
Path End         : trans_count_3_LC_2_29_3/in3
Capture Clock    : trans_count_3_LC_2_29_3/clk
Hold Constraint  : 0p
Path slack       : 3827p

Capture Clock Arrival Time (MyI2C|SBCLKi:R#1)      0
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      6100
- Setup Time                                       0
---------------------------------------------   ---- 
End-of-path required time (ps)                  6100

Launch Clock Arrival Time (MyI2C|SBCLKi:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      6100
+ Clock To Q                                   1391
+ Data Path Delay                              2437
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  9927
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
SBCLKi                                               MyI2C                          0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__407/I                                             gio2CtrlBuf                    0              4961  RISE       1
I__407/O                                             gio2CtrlBuf                    0              4961  RISE       1
I__408/I                                             GlobalMux                      0              4961  RISE       1
I__408/O                                             GlobalMux                    252              5212  RISE       1
I__412/I                                             ClkMux                         0              5212  RISE       1
I__412/O                                             ClkMux                       887              6100  RISE       1
trans_count_2_LC_2_29_2/clk                          LogicCell40_SEQ_MODE_1010      0              6100  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
trans_count_2_LC_2_29_2/lcout     LogicCell40_SEQ_MODE_1010   1391              7490   2662  FALL       6
I__366/I                          LocalMux                       0              7490   2662  FALL       1
I__366/O                          LocalMux                     768              8259   2662  FALL       1
I__372/I                          InMux                          0              8259   2662  FALL       1
I__372/O                          InMux                        503              8762   2662  FALL       1
trans_count_2_LC_2_29_2/in1       LogicCell40_SEQ_MODE_1010      0              8762   3828  FALL       1
trans_count_2_LC_2_29_2/carryout  LogicCell40_SEQ_MODE_1010    662              9424   3828  FALL       2
I__235/I                          InMux                          0              9424   3828  FALL       1
I__235/O                          InMux                        503              9927   3828  FALL       1
trans_count_3_LC_2_29_3/in3       LogicCell40_SEQ_MODE_1010      0              9927   3828  FALL       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
SBCLKi                                               MyI2C                          0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__407/I                                             gio2CtrlBuf                    0              4961  RISE       1
I__407/O                                             gio2CtrlBuf                    0              4961  RISE       1
I__408/I                                             GlobalMux                      0              4961  RISE       1
I__408/O                                             GlobalMux                    252              5212  RISE       1
I__412/I                                             ClkMux                         0              5212  RISE       1
I__412/O                                             ClkMux                       887              6100  RISE       1
trans_count_3_LC_2_29_3/clk                          LogicCell40_SEQ_MODE_1010      0              6100  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : trans_count_1_LC_2_29_1/lcout
Path End         : trans_count_2_LC_2_29_2/in3
Capture Clock    : trans_count_2_LC_2_29_2/clk
Hold Constraint  : 0p
Path slack       : 3827p

Capture Clock Arrival Time (MyI2C|SBCLKi:R#1)      0
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      6100
- Setup Time                                       0
---------------------------------------------   ---- 
End-of-path required time (ps)                  6100

Launch Clock Arrival Time (MyI2C|SBCLKi:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      6100
+ Clock To Q                                   1391
+ Data Path Delay                              2437
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  9927
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
SBCLKi                                               MyI2C                          0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__407/I                                             gio2CtrlBuf                    0              4961  RISE       1
I__407/O                                             gio2CtrlBuf                    0              4961  RISE       1
I__408/I                                             GlobalMux                      0              4961  RISE       1
I__408/O                                             GlobalMux                    252              5212  RISE       1
I__412/I                                             ClkMux                         0              5212  RISE       1
I__412/O                                             ClkMux                       887              6100  RISE       1
trans_count_1_LC_2_29_1/clk                          LogicCell40_SEQ_MODE_1010      0              6100  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
trans_count_1_LC_2_29_1/lcout     LogicCell40_SEQ_MODE_1010   1391              7490   2662  FALL      10
I__350/I                          LocalMux                       0              7490   2662  FALL       1
I__350/O                          LocalMux                     768              8259   2662  FALL       1
I__360/I                          InMux                          0              8259   2662  FALL       1
I__360/O                          InMux                        503              8762   2662  FALL       1
trans_count_1_LC_2_29_1/in1       LogicCell40_SEQ_MODE_1010      0              8762   3828  FALL       1
trans_count_1_LC_2_29_1/carryout  LogicCell40_SEQ_MODE_1010    662              9424   3828  FALL       2
I__236/I                          InMux                          0              9424   3828  FALL       1
I__236/O                          InMux                        503              9927   3828  FALL       1
trans_count_2_LC_2_29_2/in3       LogicCell40_SEQ_MODE_1010      0              9927   3828  FALL       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
SBCLKi                                               MyI2C                          0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__407/I                                             gio2CtrlBuf                    0              4961  RISE       1
I__407/O                                             gio2CtrlBuf                    0              4961  RISE       1
I__408/I                                             GlobalMux                      0              4961  RISE       1
I__408/O                                             GlobalMux                    252              5212  RISE       1
I__412/I                                             ClkMux                         0              5212  RISE       1
I__412/O                                             ClkMux                       887              6100  RISE       1
trans_count_2_LC_2_29_2/clk                          LogicCell40_SEQ_MODE_1010      0              6100  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : trans_count_fast_0_LC_2_28_3/lcout
Path End         : trans_count_1_LC_2_29_1/in3
Capture Clock    : trans_count_1_LC_2_29_1/clk
Hold Constraint  : 0p
Path slack       : 3827p

Capture Clock Arrival Time (MyI2C|SBCLKi:R#1)      0
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      6100
- Setup Time                                       0
---------------------------------------------   ---- 
End-of-path required time (ps)                  6100

Launch Clock Arrival Time (MyI2C|SBCLKi:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      6100
+ Clock To Q                                   1391
+ Data Path Delay                              2437
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  9927
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
SBCLKi                                               MyI2C                          0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__407/I                                             gio2CtrlBuf                    0              4961  RISE       1
I__407/O                                             gio2CtrlBuf                    0              4961  RISE       1
I__408/I                                             GlobalMux                      0              4961  RISE       1
I__408/O                                             GlobalMux                    252              5212  RISE       1
I__411/I                                             ClkMux                         0              5212  RISE       1
I__411/O                                             ClkMux                       887              6100  RISE       1
trans_count_fast_0_LC_2_28_3/clk                     LogicCell40_SEQ_MODE_1010      0              6100  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
trans_count_fast_0_LC_2_28_3/lcout             LogicCell40_SEQ_MODE_1010   1391              7490   3828  FALL       3
I__375/I                                       LocalMux                       0              7490   3828  FALL       1
I__375/O                                       LocalMux                     768              8259   3828  FALL       1
I__378/I                                       InMux                          0              8259   3828  FALL       1
I__378/O                                       InMux                        503              8762   3828  FALL       1
trans_count_fast_RNI5VSA_0_LC_2_29_0/in1       LogicCell40_SEQ_MODE_0000      0              8762   3828  FALL       1
trans_count_fast_RNI5VSA_0_LC_2_29_0/carryout  LogicCell40_SEQ_MODE_0000    662              9424   3828  FALL       2
I__237/I                                       InMux                          0              9424   3828  FALL       1
I__237/O                                       InMux                        503              9927   3828  FALL       1
trans_count_1_LC_2_29_1/in3                    LogicCell40_SEQ_MODE_1010      0              9927   3828  FALL       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
SBCLKi                                               MyI2C                          0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__407/I                                             gio2CtrlBuf                    0              4961  RISE       1
I__407/O                                             gio2CtrlBuf                    0              4961  RISE       1
I__408/I                                             GlobalMux                      0              4961  RISE       1
I__408/O                                             GlobalMux                    252              5212  RISE       1
I__412/I                                             ClkMux                         0              5212  RISE       1
I__412/O                                             ClkMux                       887              6100  RISE       1
trans_count_1_LC_2_29_1/clk                          LogicCell40_SEQ_MODE_1010      0              6100  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SB_I2C_INST_LT/SBACKO
Path End         : sb_idle_LC_1_26_0/in3
Capture Clock    : sb_idle_LC_1_26_0/clk
Hold Constraint  : 0p
Path slack       : 3850p

Capture Clock Arrival Time (MyI2C|SBCLKi:R#1)      0
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      6100
- Setup Time                                       0
---------------------------------------------   ---- 
End-of-path required time (ps)                  6100

Launch Clock Arrival Time (MyI2C|SBCLKi:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      6100
+ Clock To Q                                   1281
+ Data Path Delay                              2569
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  9950
 
Launch Clock Path
pin name                                             model name   delay  cumulative delay  edge  Fanout
---------------------------------------------------  -----------  -----  ----------------  ----  ------
SBCLKi                                               MyI2C            0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD           0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/DOUT                         IO_PAD         590               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF      0               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF   4371              4961  RISE       1
I__407/I                                             gio2CtrlBuf      0              4961  RISE       1
I__407/O                                             gio2CtrlBuf      0              4961  RISE       1
I__408/I                                             GlobalMux        0              4961  RISE       1
I__408/O                                             GlobalMux      252              5212  RISE       1
I__414/I                                             ClkMux           0              5212  RISE       1
I__414/O                                             ClkMux         887              6100  RISE       1
SB_I2C_INST_LT/SBCLKI                                SB_I2C           0              6100  RISE       1

Data path
pin name               model name                 delay  cumulative delay  slack  edge  Fanout
---------------------  -------------------------  -----  ----------------  -----  ----  ------
SB_I2C_INST_LT/SBACKO  SB_I2C                      1281              7381   3851  FALL       4
I__245/I               Odrv4                          0              7381   3851  FALL       1
I__245/O               Odrv4                        649              8030   3851  FALL       1
I__248/I               Span4Mux_v                     0              8030   3851  FALL       1
I__248/O               Span4Mux_v                   649              8679   3851  FALL       1
I__251/I               LocalMux                       0              8679   3851  FALL       1
I__251/O               LocalMux                     768              9447   3851  FALL       1
I__254/I               InMux                          0              9447   3851  FALL       1
I__254/O               InMux                        503              9950   3851  FALL       1
sb_idle_LC_1_26_0/in3  LogicCell40_SEQ_MODE_1011      0              9950   3851  FALL       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
SBCLKi                                               MyI2C                          0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__407/I                                             gio2CtrlBuf                    0              4961  RISE       1
I__407/O                                             gio2CtrlBuf                    0              4961  RISE       1
I__408/I                                             GlobalMux                      0              4961  RISE       1
I__408/O                                             GlobalMux                    252              5212  RISE       1
I__410/I                                             ClkMux                         0              5212  RISE       1
I__410/O                                             ClkMux                       887              6100  RISE       1
sb_idle_LC_1_26_0/clk                                LogicCell40_SEQ_MODE_1011      0              6100  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SB_I2C_INST_LT/SBACKO
Path End         : strobe_LC_1_26_4/in3
Capture Clock    : strobe_LC_1_26_4/clk
Hold Constraint  : 0p
Path slack       : 3850p

Capture Clock Arrival Time (MyI2C|SBCLKi:R#1)      0
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      6100
- Setup Time                                       0
---------------------------------------------   ---- 
End-of-path required time (ps)                  6100

Launch Clock Arrival Time (MyI2C|SBCLKi:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      6100
+ Clock To Q                                   1281
+ Data Path Delay                              2569
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  9950
 
Launch Clock Path
pin name                                             model name   delay  cumulative delay  edge  Fanout
---------------------------------------------------  -----------  -----  ----------------  ----  ------
SBCLKi                                               MyI2C            0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD           0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/DOUT                         IO_PAD         590               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF      0               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF   4371              4961  RISE       1
I__407/I                                             gio2CtrlBuf      0              4961  RISE       1
I__407/O                                             gio2CtrlBuf      0              4961  RISE       1
I__408/I                                             GlobalMux        0              4961  RISE       1
I__408/O                                             GlobalMux      252              5212  RISE       1
I__414/I                                             ClkMux           0              5212  RISE       1
I__414/O                                             ClkMux         887              6100  RISE       1
SB_I2C_INST_LT/SBCLKI                                SB_I2C           0              6100  RISE       1

Data path
pin name               model name                 delay  cumulative delay  slack  edge  Fanout
---------------------  -------------------------  -----  ----------------  -----  ----  ------
SB_I2C_INST_LT/SBACKO  SB_I2C                      1281              7381   3851  FALL       4
I__245/I               Odrv4                          0              7381   3851  FALL       1
I__245/O               Odrv4                        649              8030   3851  FALL       1
I__248/I               Span4Mux_v                     0              8030   3851  FALL       1
I__248/O               Span4Mux_v                   649              8679   3851  FALL       1
I__251/I               LocalMux                       0              8679   3851  FALL       1
I__251/O               LocalMux                     768              9447   3851  FALL       1
I__255/I               InMux                          0              9447   3851  FALL       1
I__255/O               InMux                        503              9950   3851  FALL       1
strobe_LC_1_26_4/in3   LogicCell40_SEQ_MODE_1010      0              9950   3851  FALL       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
SBCLKi                                               MyI2C                          0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__407/I                                             gio2CtrlBuf                    0              4961  RISE       1
I__407/O                                             gio2CtrlBuf                    0              4961  RISE       1
I__408/I                                             GlobalMux                      0              4961  RISE       1
I__408/O                                             GlobalMux                    252              5212  RISE       1
I__410/I                                             ClkMux                         0              5212  RISE       1
I__410/O                                             ClkMux                       887              6100  RISE       1
strobe_LC_1_26_4/clk                                 LogicCell40_SEQ_MODE_1010      0              6100  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : IPDONE_i_LC_1_29_6/lcout
Path End         : run_LC_1_26_3/in3
Capture Clock    : run_LC_1_26_3/clk
Hold Constraint  : 0p
Path slack       : 3894p

Capture Clock Arrival Time (MyI2C|SBCLKi:R#1)      0
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      6100
- Setup Time                                       0
---------------------------------------------   ---- 
End-of-path required time (ps)                  6100

Launch Clock Arrival Time (MyI2C|SBCLKi:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      6100
+ Clock To Q                                   1391
+ Data Path Delay                              2504
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  9994
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
SBCLKi                                               MyI2C                          0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__407/I                                             gio2CtrlBuf                    0              4961  RISE       1
I__407/O                                             gio2CtrlBuf                    0              4961  RISE       1
I__408/I                                             GlobalMux                      0              4961  RISE       1
I__408/O                                             GlobalMux                    252              5212  RISE       1
I__413/I                                             ClkMux                         0              5212  RISE       1
I__413/O                                             ClkMux                       887              6100  RISE       1
IPDONE_i_LC_1_29_6/clk                               LogicCell40_SEQ_MODE_1010      0              6100  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
IPDONE_i_LC_1_29_6/lcout  LogicCell40_SEQ_MODE_1010   1391              7490   3894  FALL      13
I__265/I                  Odrv12                         0              7490   3894  FALL       1
I__265/O                  Odrv12                      1232              8722   3894  FALL       1
I__276/I                  LocalMux                       0              8722   3894  FALL       1
I__276/O                  LocalMux                     768              9490   3894  FALL       1
I__283/I                  InMux                          0              9490   3894  FALL       1
I__283/O                  InMux                        503              9994   3894  FALL       1
run_LC_1_26_3/in3         LogicCell40_SEQ_MODE_1010      0              9994   3894  FALL       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
SBCLKi                                               MyI2C                          0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__407/I                                             gio2CtrlBuf                    0              4961  RISE       1
I__407/O                                             gio2CtrlBuf                    0              4961  RISE       1
I__408/I                                             GlobalMux                      0              4961  RISE       1
I__408/O                                             GlobalMux                    252              5212  RISE       1
I__410/I                                             ClkMux                         0              5212  RISE       1
I__410/O                                             ClkMux                       887              6100  RISE       1
run_LC_1_26_3/clk                                    LogicCell40_SEQ_MODE_1010      0              6100  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : start_LC_3_27_3/lcout
Path End         : IPDONE_i_LC_1_29_6/in1
Capture Clock    : IPDONE_i_LC_1_29_6/clk
Hold Constraint  : 0p
Path slack       : 3894p

Capture Clock Arrival Time (MyI2C|SBCLKi:R#1)      0
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      6100
- Setup Time                                       0
---------------------------------------------   ---- 
End-of-path required time (ps)                  6100

Launch Clock Arrival Time (MyI2C|SBCLKi:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      6100
+ Clock To Q                                   1391
+ Data Path Delay                              2504
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  9994
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
SBCLKi                                               MyI2C                          0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__407/I                                             gio2CtrlBuf                    0              4961  RISE       1
I__407/O                                             gio2CtrlBuf                    0              4961  RISE       1
I__408/I                                             GlobalMux                      0              4961  RISE       1
I__408/O                                             GlobalMux                    252              5212  RISE       1
I__409/I                                             ClkMux                         0              5212  RISE       1
I__409/O                                             ClkMux                       887              6100  RISE       1
start_LC_3_27_3/clk                                  LogicCell40_SEQ_MODE_1010      0              6100  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
start_LC_3_27_3/lcout   LogicCell40_SEQ_MODE_1010   1391              7490   2662  FALL      13
I__305/I                Odrv4                          0              7490   3894  FALL       1
I__305/O                Odrv4                        649              8139   3894  FALL       1
I__311/I                Span4Mux_s3_v                  0              8139   3894  FALL       1
I__311/O                Span4Mux_s3_v                583              8722   3894  FALL       1
I__317/I                LocalMux                       0              8722   3894  FALL       1
I__317/O                LocalMux                     768              9490   3894  FALL       1
I__322/I                InMux                          0              9490   3894  FALL       1
I__322/O                InMux                        503              9994   3894  FALL       1
IPDONE_i_LC_1_29_6/in1  LogicCell40_SEQ_MODE_1010      0              9994   3894  FALL       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
SBCLKi                                               MyI2C                          0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__407/I                                             gio2CtrlBuf                    0              4961  RISE       1
I__407/O                                             gio2CtrlBuf                    0              4961  RISE       1
I__408/I                                             GlobalMux                      0              4961  RISE       1
I__408/O                                             GlobalMux                    252              5212  RISE       1
I__413/I                                             ClkMux                         0              5212  RISE       1
I__413/O                                             ClkMux                       887              6100  RISE       1
IPDONE_i_LC_1_29_6/clk                               LogicCell40_SEQ_MODE_1010      0              6100  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : start_LC_3_27_3/lcout
Path End         : trans_count_2_LC_2_29_2/in0
Capture Clock    : trans_count_2_LC_2_29_2/clk
Hold Constraint  : 0p
Path slack       : 3894p

Capture Clock Arrival Time (MyI2C|SBCLKi:R#1)      0
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      6100
- Setup Time                                       0
---------------------------------------------   ---- 
End-of-path required time (ps)                  6100

Launch Clock Arrival Time (MyI2C|SBCLKi:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      6100
+ Clock To Q                                   1391
+ Data Path Delay                              2504
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  9994
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
SBCLKi                                               MyI2C                          0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__407/I                                             gio2CtrlBuf                    0              4961  RISE       1
I__407/O                                             gio2CtrlBuf                    0              4961  RISE       1
I__408/I                                             GlobalMux                      0              4961  RISE       1
I__408/O                                             GlobalMux                    252              5212  RISE       1
I__409/I                                             ClkMux                         0              5212  RISE       1
I__409/O                                             ClkMux                       887              6100  RISE       1
start_LC_3_27_3/clk                                  LogicCell40_SEQ_MODE_1010      0              6100  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
start_LC_3_27_3/lcout        LogicCell40_SEQ_MODE_1010   1391              7490   2662  FALL      13
I__305/I                     Odrv4                          0              7490   3894  FALL       1
I__305/O                     Odrv4                        649              8139   3894  FALL       1
I__311/I                     Span4Mux_s3_v                  0              8139   3894  FALL       1
I__311/O                     Span4Mux_s3_v                583              8722   3894  FALL       1
I__318/I                     LocalMux                       0              8722   3894  FALL       1
I__318/O                     LocalMux                     768              9490   3894  FALL       1
I__323/I                     InMux                          0              9490   3894  FALL       1
I__323/O                     InMux                        503              9994   3894  FALL       1
trans_count_2_LC_2_29_2/in0  LogicCell40_SEQ_MODE_1010      0              9994   3894  FALL       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
SBCLKi                                               MyI2C                          0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__407/I                                             gio2CtrlBuf                    0              4961  RISE       1
I__407/O                                             gio2CtrlBuf                    0              4961  RISE       1
I__408/I                                             GlobalMux                      0              4961  RISE       1
I__408/O                                             GlobalMux                    252              5212  RISE       1
I__412/I                                             ClkMux                         0              5212  RISE       1
I__412/O                                             ClkMux                       887              6100  RISE       1
trans_count_2_LC_2_29_2/clk                          LogicCell40_SEQ_MODE_1010      0              6100  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : start_LC_3_27_3/lcout
Path End         : trans_count_4_LC_2_29_4/in0
Capture Clock    : trans_count_4_LC_2_29_4/clk
Hold Constraint  : 0p
Path slack       : 3894p

Capture Clock Arrival Time (MyI2C|SBCLKi:R#1)      0
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      6100
- Setup Time                                       0
---------------------------------------------   ---- 
End-of-path required time (ps)                  6100

Launch Clock Arrival Time (MyI2C|SBCLKi:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      6100
+ Clock To Q                                   1391
+ Data Path Delay                              2504
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  9994
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
SBCLKi                                               MyI2C                          0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__407/I                                             gio2CtrlBuf                    0              4961  RISE       1
I__407/O                                             gio2CtrlBuf                    0              4961  RISE       1
I__408/I                                             GlobalMux                      0              4961  RISE       1
I__408/O                                             GlobalMux                    252              5212  RISE       1
I__409/I                                             ClkMux                         0              5212  RISE       1
I__409/O                                             ClkMux                       887              6100  RISE       1
start_LC_3_27_3/clk                                  LogicCell40_SEQ_MODE_1010      0              6100  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
start_LC_3_27_3/lcout        LogicCell40_SEQ_MODE_1010   1391              7490   2662  FALL      13
I__305/I                     Odrv4                          0              7490   3894  FALL       1
I__305/O                     Odrv4                        649              8139   3894  FALL       1
I__311/I                     Span4Mux_s3_v                  0              8139   3894  FALL       1
I__311/O                     Span4Mux_s3_v                583              8722   3894  FALL       1
I__318/I                     LocalMux                       0              8722   3894  FALL       1
I__318/O                     LocalMux                     768              9490   3894  FALL       1
I__324/I                     InMux                          0              9490   3894  FALL       1
I__324/O                     InMux                        503              9994   3894  FALL       1
trans_count_4_LC_2_29_4/in0  LogicCell40_SEQ_MODE_1010      0              9994   3894  FALL       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
SBCLKi                                               MyI2C                          0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__407/I                                             gio2CtrlBuf                    0              4961  RISE       1
I__407/O                                             gio2CtrlBuf                    0              4961  RISE       1
I__408/I                                             GlobalMux                      0              4961  RISE       1
I__408/O                                             GlobalMux                    252              5212  RISE       1
I__412/I                                             ClkMux                         0              5212  RISE       1
I__412/O                                             ClkMux                       887              6100  RISE       1
trans_count_4_LC_2_29_4/clk                          LogicCell40_SEQ_MODE_1010      0              6100  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : start_LC_3_27_3/lcout
Path End         : trans_count_5_LC_2_29_5/in1
Capture Clock    : trans_count_5_LC_2_29_5/clk
Hold Constraint  : 0p
Path slack       : 3894p

Capture Clock Arrival Time (MyI2C|SBCLKi:R#1)      0
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      6100
- Setup Time                                       0
---------------------------------------------   ---- 
End-of-path required time (ps)                  6100

Launch Clock Arrival Time (MyI2C|SBCLKi:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      6100
+ Clock To Q                                   1391
+ Data Path Delay                              2504
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  9994
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
SBCLKi                                               MyI2C                          0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__407/I                                             gio2CtrlBuf                    0              4961  RISE       1
I__407/O                                             gio2CtrlBuf                    0              4961  RISE       1
I__408/I                                             GlobalMux                      0              4961  RISE       1
I__408/O                                             GlobalMux                    252              5212  RISE       1
I__409/I                                             ClkMux                         0              5212  RISE       1
I__409/O                                             ClkMux                       887              6100  RISE       1
start_LC_3_27_3/clk                                  LogicCell40_SEQ_MODE_1010      0              6100  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
start_LC_3_27_3/lcout        LogicCell40_SEQ_MODE_1010   1391              7490   2662  FALL      13
I__305/I                     Odrv4                          0              7490   3894  FALL       1
I__305/O                     Odrv4                        649              8139   3894  FALL       1
I__311/I                     Span4Mux_s3_v                  0              8139   3894  FALL       1
I__311/O                     Span4Mux_s3_v                583              8722   3894  FALL       1
I__318/I                     LocalMux                       0              8722   3894  FALL       1
I__318/O                     LocalMux                     768              9490   3894  FALL       1
I__325/I                     InMux                          0              9490   3894  FALL       1
I__325/O                     InMux                        503              9994   3894  FALL       1
trans_count_5_LC_2_29_5/in1  LogicCell40_SEQ_MODE_1010      0              9994   3894  FALL       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
SBCLKi                                               MyI2C                          0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__407/I                                             gio2CtrlBuf                    0              4961  RISE       1
I__407/O                                             gio2CtrlBuf                    0              4961  RISE       1
I__408/I                                             GlobalMux                      0              4961  RISE       1
I__408/O                                             GlobalMux                    252              5212  RISE       1
I__412/I                                             ClkMux                         0              5212  RISE       1
I__412/O                                             ClkMux                       887              6100  RISE       1
trans_count_5_LC_2_29_5/clk                          LogicCell40_SEQ_MODE_1010      0              6100  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : start_LC_3_27_3/lcout
Path End         : run_LC_1_26_3/in1
Capture Clock    : run_LC_1_26_3/clk
Hold Constraint  : 0p
Path slack       : 3960p

Capture Clock Arrival Time (MyI2C|SBCLKi:R#1)      0
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      6100
- Setup Time                                       0
---------------------------------------------   ---- 
End-of-path required time (ps)                  6100

Launch Clock Arrival Time (MyI2C|SBCLKi:R#1)       0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       6100
+ Clock To Q                                    1391
+ Data Path Delay                               2570
--------------------------------------------   ----- 
End-of-path arrival time (ps)                  10060
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
SBCLKi                                               MyI2C                          0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__407/I                                             gio2CtrlBuf                    0              4961  RISE       1
I__407/O                                             gio2CtrlBuf                    0              4961  RISE       1
I__408/I                                             GlobalMux                      0              4961  RISE       1
I__408/O                                             GlobalMux                    252              5212  RISE       1
I__409/I                                             ClkMux                         0              5212  RISE       1
I__409/O                                             ClkMux                       887              6100  RISE       1
start_LC_3_27_3/clk                                  LogicCell40_SEQ_MODE_1010      0              6100  RISE       1

Data path
pin name               model name                 delay  cumulative delay  slack  edge  Fanout
---------------------  -------------------------  -----  ----------------  -----  ----  ------
start_LC_3_27_3/lcout  LogicCell40_SEQ_MODE_1010   1391              7490   2662  FALL      13
I__305/I               Odrv4                          0              7490   3894  FALL       1
I__305/O               Odrv4                        649              8139   3894  FALL       1
I__312/I               Span4Mux_v                     0              8139   3960  FALL       1
I__312/O               Span4Mux_v                   649              8788   3960  FALL       1
I__319/I               LocalMux                       0              8788   3960  FALL       1
I__319/O               LocalMux                     768              9557   3960  FALL       1
I__326/I               InMux                          0              9557   3960  FALL       1
I__326/O               InMux                        503             10060   3960  FALL       1
run_LC_1_26_3/in1      LogicCell40_SEQ_MODE_1010      0             10060   3960  FALL       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
SBCLKi                                               MyI2C                          0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__407/I                                             gio2CtrlBuf                    0              4961  RISE       1
I__407/O                                             gio2CtrlBuf                    0              4961  RISE       1
I__408/I                                             GlobalMux                      0              4961  RISE       1
I__408/O                                             GlobalMux                    252              5212  RISE       1
I__410/I                                             ClkMux                         0              5212  RISE       1
I__410/O                                             ClkMux                       887              6100  RISE       1
run_LC_1_26_3/clk                                    LogicCell40_SEQ_MODE_1010      0              6100  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : start_LC_3_27_3/lcout
Path End         : trans_count_1_LC_2_29_1/in0
Capture Clock    : trans_count_1_LC_2_29_1/clk
Hold Constraint  : 0p
Path slack       : 4543p

Capture Clock Arrival Time (MyI2C|SBCLKi:R#1)      0
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      6100
- Setup Time                                       0
---------------------------------------------   ---- 
End-of-path required time (ps)                  6100

Launch Clock Arrival Time (MyI2C|SBCLKi:R#1)       0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       6100
+ Clock To Q                                    1391
+ Data Path Delay                               3153
--------------------------------------------   ----- 
End-of-path arrival time (ps)                  10643
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
SBCLKi                                               MyI2C                          0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__407/I                                             gio2CtrlBuf                    0              4961  RISE       1
I__407/O                                             gio2CtrlBuf                    0              4961  RISE       1
I__408/I                                             GlobalMux                      0              4961  RISE       1
I__408/O                                             GlobalMux                    252              5212  RISE       1
I__409/I                                             ClkMux                         0              5212  RISE       1
I__409/O                                             ClkMux                       887              6100  RISE       1
start_LC_3_27_3/clk                                  LogicCell40_SEQ_MODE_1010      0              6100  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
start_LC_3_27_3/lcout        LogicCell40_SEQ_MODE_1010   1391              7490   2662  FALL      13
I__305/I                     Odrv4                          0              7490   3894  FALL       1
I__305/O                     Odrv4                        649              8139   3894  FALL       1
I__312/I                     Span4Mux_v                     0              8139   3960  FALL       1
I__312/O                     Span4Mux_v                   649              8788   3960  FALL       1
I__320/I                     Span4Mux_s3_v                  0              8788   4543  FALL       1
I__320/O                     Span4Mux_s3_v                583              9371   4543  FALL       1
I__327/I                     LocalMux                       0              9371   4543  FALL       1
I__327/O                     LocalMux                     768             10139   4543  FALL       1
I__328/I                     InMux                          0             10139   4543  FALL       1
I__328/O                     InMux                        503             10643   4543  FALL       1
trans_count_1_LC_2_29_1/in0  LogicCell40_SEQ_MODE_1010      0             10643   4543  FALL       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
SBCLKi                                               MyI2C                          0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__407/I                                             gio2CtrlBuf                    0              4961  RISE       1
I__407/O                                             gio2CtrlBuf                    0              4961  RISE       1
I__408/I                                             GlobalMux                      0              4961  RISE       1
I__408/O                                             GlobalMux                    252              5212  RISE       1
I__412/I                                             ClkMux                         0              5212  RISE       1
I__412/O                                             ClkMux                       887              6100  RISE       1
trans_count_1_LC_2_29_1/clk                          LogicCell40_SEQ_MODE_1010      0              6100  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : start_LC_3_27_3/lcout
Path End         : trans_count_3_LC_2_29_3/in0
Capture Clock    : trans_count_3_LC_2_29_3/clk
Hold Constraint  : 0p
Path slack       : 4543p

Capture Clock Arrival Time (MyI2C|SBCLKi:R#1)      0
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      6100
- Setup Time                                       0
---------------------------------------------   ---- 
End-of-path required time (ps)                  6100

Launch Clock Arrival Time (MyI2C|SBCLKi:R#1)       0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       6100
+ Clock To Q                                    1391
+ Data Path Delay                               3153
--------------------------------------------   ----- 
End-of-path arrival time (ps)                  10643
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
SBCLKi                                               MyI2C                          0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__407/I                                             gio2CtrlBuf                    0              4961  RISE       1
I__407/O                                             gio2CtrlBuf                    0              4961  RISE       1
I__408/I                                             GlobalMux                      0              4961  RISE       1
I__408/O                                             GlobalMux                    252              5212  RISE       1
I__409/I                                             ClkMux                         0              5212  RISE       1
I__409/O                                             ClkMux                       887              6100  RISE       1
start_LC_3_27_3/clk                                  LogicCell40_SEQ_MODE_1010      0              6100  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
start_LC_3_27_3/lcout        LogicCell40_SEQ_MODE_1010   1391              7490   2662  FALL      13
I__305/I                     Odrv4                          0              7490   3894  FALL       1
I__305/O                     Odrv4                        649              8139   3894  FALL       1
I__312/I                     Span4Mux_v                     0              8139   3960  FALL       1
I__312/O                     Span4Mux_v                   649              8788   3960  FALL       1
I__320/I                     Span4Mux_s3_v                  0              8788   4543  FALL       1
I__320/O                     Span4Mux_s3_v                583              9371   4543  FALL       1
I__327/I                     LocalMux                       0              9371   4543  FALL       1
I__327/O                     LocalMux                     768             10139   4543  FALL       1
I__329/I                     InMux                          0             10139   4543  FALL       1
I__329/O                     InMux                        503             10643   4543  FALL       1
trans_count_3_LC_2_29_3/in0  LogicCell40_SEQ_MODE_1010      0             10643   4543  FALL       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
SBCLKi                                               MyI2C                          0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__407/I                                             gio2CtrlBuf                    0              4961  RISE       1
I__407/O                                             gio2CtrlBuf                    0              4961  RISE       1
I__408/I                                             GlobalMux                      0              4961  RISE       1
I__408/O                                             GlobalMux                    252              5212  RISE       1
I__412/I                                             ClkMux                         0              5212  RISE       1
I__412/O                                             ClkMux                       887              6100  RISE       1
trans_count_3_LC_2_29_3/clk                          LogicCell40_SEQ_MODE_1010      0              6100  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : trans_count_1_LC_2_29_1/lcout
Path End         : SB_I2C_INST_LT/SBADRI0
Capture Clock    : SB_I2C_INST_LT/SBCLKI
Hold Constraint  : 0p
Path slack       : 4918p

Capture Clock Arrival Time (MyI2C|SBCLKi:R#1)      0
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      6100
- Setup Time                                    -110
---------------------------------------------   ---- 
End-of-path required time (ps)                  5989

Launch Clock Arrival Time (MyI2C|SBCLKi:R#1)       0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       6100
+ Clock To Q                                    1391
+ Data Path Delay                               3417
--------------------------------------------   ----- 
End-of-path arrival time (ps)                  10907
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
SBCLKi                                               MyI2C                          0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__407/I                                             gio2CtrlBuf                    0              4961  RISE       1
I__407/O                                             gio2CtrlBuf                    0              4961  RISE       1
I__408/I                                             GlobalMux                      0              4961  RISE       1
I__408/O                                             GlobalMux                    252              5212  RISE       1
I__412/I                                             ClkMux                         0              5212  RISE       1
I__412/O                                             ClkMux                       887              6100  RISE       1
trans_count_1_LC_2_29_1/clk                          LogicCell40_SEQ_MODE_1010      0              6100  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
trans_count_1_LC_2_29_1/lcout         LogicCell40_SEQ_MODE_1010   1391              7490   2662  FALL      10
I__345/I                              LocalMux                       0              7490   4918  FALL       1
I__345/O                              LocalMux                     768              8259   4918  FALL       1
I__352/I                              InMux                          0              8259   4918  FALL       1
I__352/O                              InMux                        503              8762   4918  FALL       1
SB_I2C_INST_LT_RNO_5_LC_1_29_5/in3    LogicCell40_SEQ_MODE_0000      0              8762   4918  FALL       1
SB_I2C_INST_LT_RNO_5_LC_1_29_5/lcout  LogicCell40_SEQ_MODE_0000    874              9636   4918  FALL       1
I__141/I                              LocalMux                       0              9636   4918  FALL       1
I__141/O                              LocalMux                     768             10404   4918  FALL       1
I__142/I                              InMux                          0             10404   4918  FALL       1
I__142/O                              InMux                        503             10907   4918  FALL       1
SB_I2C_INST_LT/SBADRI0                SB_I2C                         0             10907   4918  FALL       1

Capture Clock Path
pin name                                             model name   delay  cumulative delay  edge  Fanout
---------------------------------------------------  -----------  -----  ----------------  ----  ------
SBCLKi                                               MyI2C            0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD           0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/DOUT                         IO_PAD         590               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF      0               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF   4371              4961  RISE       1
I__407/I                                             gio2CtrlBuf      0              4961  RISE       1
I__407/O                                             gio2CtrlBuf      0              4961  RISE       1
I__408/I                                             GlobalMux        0              4961  RISE       1
I__408/O                                             GlobalMux      252              5212  RISE       1
I__414/I                                             ClkMux           0              5212  RISE       1
I__414/O                                             ClkMux         887              6100  RISE       1
SB_I2C_INST_LT/SBCLKI                                SB_I2C           0              6100  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : IPDONE_i_LC_1_29_6/lcout
Path End         : SB_I2C_INST_LT/SBRWI
Capture Clock    : SB_I2C_INST_LT/SBCLKI
Hold Constraint  : 0p
Path slack       : 4920p

Capture Clock Arrival Time (MyI2C|SBCLKi:R#1)      0
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      6100
- Setup Time                                    -113
---------------------------------------------   ---- 
End-of-path required time (ps)                  5987

Launch Clock Arrival Time (MyI2C|SBCLKi:R#1)       0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       6100
+ Clock To Q                                    1391
+ Data Path Delay                               3417
--------------------------------------------   ----- 
End-of-path arrival time (ps)                  10907
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
SBCLKi                                               MyI2C                          0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__407/I                                             gio2CtrlBuf                    0              4961  RISE       1
I__407/O                                             gio2CtrlBuf                    0              4961  RISE       1
I__408/I                                             GlobalMux                      0              4961  RISE       1
I__408/O                                             GlobalMux                    252              5212  RISE       1
I__413/I                                             ClkMux                         0              5212  RISE       1
I__413/O                                             ClkMux                       887              6100  RISE       1
IPDONE_i_LC_1_29_6/clk                               LogicCell40_SEQ_MODE_1010      0              6100  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
IPDONE_i_LC_1_29_6/lcout            LogicCell40_SEQ_MODE_1010   1391              7490   3894  FALL      13
I__261/I                            LocalMux                       0              7490   4920  FALL       1
I__261/O                            LocalMux                     768              8259   4920  FALL       1
I__271/I                            InMux                          0              8259   4920  FALL       1
I__271/O                            InMux                        503              8762   4920  FALL       1
SB_I2C_INST_LT_RNO_LC_1_30_7/in3    LogicCell40_SEQ_MODE_0000      0              8762   4920  FALL       1
SB_I2C_INST_LT_RNO_LC_1_30_7/lcout  LogicCell40_SEQ_MODE_0000    874              9636   4920  FALL       1
I__170/I                            LocalMux                       0              9636   4920  FALL       1
I__170/O                            LocalMux                     768             10404   4920  FALL       1
I__171/I                            InMux                          0             10404   4920  FALL       1
I__171/O                            InMux                        503             10907   4920  FALL       1
SB_I2C_INST_LT/SBRWI                SB_I2C                         0             10907   4920  FALL       1

Capture Clock Path
pin name                                             model name   delay  cumulative delay  edge  Fanout
---------------------------------------------------  -----------  -----  ----------------  ----  ------
SBCLKi                                               MyI2C            0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD           0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/DOUT                         IO_PAD         590               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF      0               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF   4371              4961  RISE       1
I__407/I                                             gio2CtrlBuf      0              4961  RISE       1
I__407/O                                             gio2CtrlBuf      0              4961  RISE       1
I__408/I                                             GlobalMux        0              4961  RISE       1
I__408/O                                             GlobalMux      252              5212  RISE       1
I__414/I                                             ClkMux           0              5212  RISE       1
I__414/O                                             ClkMux         887              6100  RISE       1
SB_I2C_INST_LT/SBCLKI                                SB_I2C           0              6100  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : IPDONE_i_LC_1_29_6/lcout
Path End         : SB_I2C_INST_LT/SBDATI5
Capture Clock    : SB_I2C_INST_LT/SBCLKI
Hold Constraint  : 0p
Path slack       : 5101p

Capture Clock Arrival Time (MyI2C|SBCLKi:R#1)      0
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      6100
- Setup Time                                      64
---------------------------------------------   ---- 
End-of-path required time (ps)                  6164

Launch Clock Arrival Time (MyI2C|SBCLKi:R#1)       0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       6100
+ Clock To Q                                    1391
+ Data Path Delay                               3775
--------------------------------------------   ----- 
End-of-path arrival time (ps)                  11265
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
SBCLKi                                               MyI2C                          0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__407/I                                             gio2CtrlBuf                    0              4961  RISE       1
I__407/O                                             gio2CtrlBuf                    0              4961  RISE       1
I__408/I                                             GlobalMux                      0              4961  RISE       1
I__408/O                                             GlobalMux                    252              5212  RISE       1
I__413/I                                             ClkMux                         0              5212  RISE       1
I__413/O                                             ClkMux                       887              6100  RISE       1
IPDONE_i_LC_1_29_6/clk                               LogicCell40_SEQ_MODE_1010      0              6100  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
IPDONE_i_LC_1_29_6/lcout           LogicCell40_SEQ_MODE_1010   1391              7490   3894  FALL      13
I__261/I                           LocalMux                       0              7490   4920  FALL       1
I__261/O                           LocalMux                     768              8259   4920  FALL       1
I__269/I                           InMux                          0              8259   5101  FALL       1
I__269/O                           InMux                        503              8762   5101  FALL       1
IPDONE_i_RNIMI422_LC_1_30_5/in1    LogicCell40_SEQ_MODE_0000      0              8762   5101  FALL       1
IPDONE_i_RNIMI422_LC_1_30_5/lcout  LogicCell40_SEQ_MODE_0000   1232              9994   5101  FALL       1
I__184/I                           LocalMux                       0              9994   5101  FALL       1
I__184/O                           LocalMux                     768             10762   5101  FALL       1
I__185/I                           InMux                          0             10762   5101  FALL       1
I__185/O                           InMux                        503             11265   5101  FALL       1
SB_I2C_INST_LT/SBDATI5             SB_I2C                         0             11265   5101  FALL       1

Capture Clock Path
pin name                                             model name   delay  cumulative delay  edge  Fanout
---------------------------------------------------  -----------  -----  ----------------  ----  ------
SBCLKi                                               MyI2C            0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD           0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/DOUT                         IO_PAD         590               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF      0               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF   4371              4961  RISE       1
I__407/I                                             gio2CtrlBuf      0              4961  RISE       1
I__407/O                                             gio2CtrlBuf      0              4961  RISE       1
I__408/I                                             GlobalMux        0              4961  RISE       1
I__408/O                                             GlobalMux      252              5212  RISE       1
I__414/I                                             ClkMux           0              5212  RISE       1
I__414/O                                             ClkMux         887              6100  RISE       1
SB_I2C_INST_LT/SBCLKI                                SB_I2C           0              6100  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : IPDONE_i_LC_1_29_6/lcout
Path End         : SB_I2C_INST_LT/SBDATI0
Capture Clock    : SB_I2C_INST_LT/SBCLKI
Hold Constraint  : 0p
Path slack       : 5105p

Capture Clock Arrival Time (MyI2C|SBCLKi:R#1)      0
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      6100
- Setup Time                                      34
---------------------------------------------   ---- 
End-of-path required time (ps)                  6134

Launch Clock Arrival Time (MyI2C|SBCLKi:R#1)       0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       6100
+ Clock To Q                                    1391
+ Data Path Delay                               3749
--------------------------------------------   ----- 
End-of-path arrival time (ps)                  11239
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
SBCLKi                                               MyI2C                          0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__407/I                                             gio2CtrlBuf                    0              4961  RISE       1
I__407/O                                             gio2CtrlBuf                    0              4961  RISE       1
I__408/I                                             GlobalMux                      0              4961  RISE       1
I__408/O                                             GlobalMux                    252              5212  RISE       1
I__413/I                                             ClkMux                         0              5212  RISE       1
I__413/O                                             ClkMux                       887              6100  RISE       1
IPDONE_i_LC_1_29_6/clk                               LogicCell40_SEQ_MODE_1010      0              6100  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
IPDONE_i_LC_1_29_6/lcout              LogicCell40_SEQ_MODE_1010   1391              7490   3894  FALL      13
I__264/I                              LocalMux                       0              7490   5104  FALL       1
I__264/O                              LocalMux                     768              8259   5104  FALL       1
I__275/I                              InMux                          0              8259   5104  FALL       1
I__275/O                              InMux                        503              8762   5104  FALL       1
I__282/I                              CascadeMux                     0              8762   5104  FALL       1
I__282/O                              CascadeMux                     0              8762   5104  FALL       1
SB_I2C_INST_LT_RNO_8_LC_1_28_0/in2    LogicCell40_SEQ_MODE_0000      0              8762   5104  FALL       1
SB_I2C_INST_LT_RNO_8_LC_1_28_0/lcout  LogicCell40_SEQ_MODE_0000   1205              9967   5104  FALL       1
I__108/I                              LocalMux                       0              9967   5104  FALL       1
I__108/O                              LocalMux                     768             10735   5104  FALL       1
I__109/I                              InMux                          0             10735   5104  FALL       1
I__109/O                              InMux                        503             11239   5104  FALL       1
SB_I2C_INST_LT/SBDATI0                SB_I2C                         0             11239   5104  FALL       1

Capture Clock Path
pin name                                             model name   delay  cumulative delay  edge  Fanout
---------------------------------------------------  -----------  -----  ----------------  ----  ------
SBCLKi                                               MyI2C            0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD           0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/DOUT                         IO_PAD         590               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF      0               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF   4371              4961  RISE       1
I__407/I                                             gio2CtrlBuf      0              4961  RISE       1
I__407/O                                             gio2CtrlBuf      0              4961  RISE       1
I__408/I                                             GlobalMux        0              4961  RISE       1
I__408/O                                             GlobalMux      252              5212  RISE       1
I__414/I                                             ClkMux           0              5212  RISE       1
I__414/O                                             ClkMux         887              6100  RISE       1
SB_I2C_INST_LT/SBCLKI                                SB_I2C           0              6100  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : start_LC_3_27_3/lcout
Path End         : trans_count_0_LC_2_28_7/ce
Capture Clock    : trans_count_0_LC_2_28_7/clk
Hold Constraint  : 0p
Path slack       : 5152p

Capture Clock Arrival Time (MyI2C|SBCLKi:R#1)      0
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      6100
- Setup Time                                       0
---------------------------------------------   ---- 
End-of-path required time (ps)                  6100

Launch Clock Arrival Time (MyI2C|SBCLKi:R#1)       0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       6100
+ Clock To Q                                    1391
+ Data Path Delay                               3762
--------------------------------------------   ----- 
End-of-path arrival time (ps)                  11252
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
SBCLKi                                               MyI2C                          0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__407/I                                             gio2CtrlBuf                    0              4961  RISE       1
I__407/O                                             gio2CtrlBuf                    0              4961  RISE       1
I__408/I                                             GlobalMux                      0              4961  RISE       1
I__408/O                                             GlobalMux                    252              5212  RISE       1
I__409/I                                             ClkMux                         0              5212  RISE       1
I__409/O                                             ClkMux                       887              6100  RISE       1
start_LC_3_27_3/clk                                  LogicCell40_SEQ_MODE_1010      0              6100  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
start_LC_3_27_3/lcout           LogicCell40_SEQ_MODE_1010   1391              7490   2662  FALL      13
I__304/I                        LocalMux                       0              7490   5152  FALL       1
I__304/O                        LocalMux                     768              8259   5152  FALL       1
I__310/I                        InMux                          0              8259   5152  FALL       1
I__310/O                        InMux                        503              8762   5152  FALL       1
start_RNIPOMK2_LC_3_28_2/in1    LogicCell40_SEQ_MODE_0000      0              8762   5152  FALL       1
start_RNIPOMK2_LC_3_28_2/lcout  LogicCell40_SEQ_MODE_0000   1232              9994   5152  FALL       7
I__338/I                        LocalMux                       0              9994   5152  FALL       1
I__338/O                        LocalMux                     768             10762   5152  FALL       1
I__340/I                        CEMux                          0             10762   5152  FALL       1
I__340/O                        CEMux                        490             11252   5152  FALL       1
trans_count_0_LC_2_28_7/ce      LogicCell40_SEQ_MODE_1010      0             11252   5152  FALL       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
SBCLKi                                               MyI2C                          0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__407/I                                             gio2CtrlBuf                    0              4961  RISE       1
I__407/O                                             gio2CtrlBuf                    0              4961  RISE       1
I__408/I                                             GlobalMux                      0              4961  RISE       1
I__408/O                                             GlobalMux                    252              5212  RISE       1
I__411/I                                             ClkMux                         0              5212  RISE       1
I__411/O                                             ClkMux                       887              6100  RISE       1
trans_count_0_LC_2_28_7/clk                          LogicCell40_SEQ_MODE_1010      0              6100  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : start_LC_3_27_3/lcout
Path End         : trans_count_fast_0_LC_2_28_3/ce
Capture Clock    : trans_count_fast_0_LC_2_28_3/clk
Hold Constraint  : 0p
Path slack       : 5152p

Capture Clock Arrival Time (MyI2C|SBCLKi:R#1)      0
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      6100
- Setup Time                                       0
---------------------------------------------   ---- 
End-of-path required time (ps)                  6100

Launch Clock Arrival Time (MyI2C|SBCLKi:R#1)       0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       6100
+ Clock To Q                                    1391
+ Data Path Delay                               3762
--------------------------------------------   ----- 
End-of-path arrival time (ps)                  11252
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
SBCLKi                                               MyI2C                          0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__407/I                                             gio2CtrlBuf                    0              4961  RISE       1
I__407/O                                             gio2CtrlBuf                    0              4961  RISE       1
I__408/I                                             GlobalMux                      0              4961  RISE       1
I__408/O                                             GlobalMux                    252              5212  RISE       1
I__409/I                                             ClkMux                         0              5212  RISE       1
I__409/O                                             ClkMux                       887              6100  RISE       1
start_LC_3_27_3/clk                                  LogicCell40_SEQ_MODE_1010      0              6100  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
start_LC_3_27_3/lcout            LogicCell40_SEQ_MODE_1010   1391              7490   2662  FALL      13
I__304/I                         LocalMux                       0              7490   5152  FALL       1
I__304/O                         LocalMux                     768              8259   5152  FALL       1
I__310/I                         InMux                          0              8259   5152  FALL       1
I__310/O                         InMux                        503              8762   5152  FALL       1
start_RNIPOMK2_LC_3_28_2/in1     LogicCell40_SEQ_MODE_0000      0              8762   5152  FALL       1
start_RNIPOMK2_LC_3_28_2/lcout   LogicCell40_SEQ_MODE_0000   1232              9994   5152  FALL       7
I__338/I                         LocalMux                       0              9994   5152  FALL       1
I__338/O                         LocalMux                     768             10762   5152  FALL       1
I__340/I                         CEMux                          0             10762   5152  FALL       1
I__340/O                         CEMux                        490             11252   5152  FALL       1
trans_count_fast_0_LC_2_28_3/ce  LogicCell40_SEQ_MODE_1010      0             11252   5152  FALL       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
SBCLKi                                               MyI2C                          0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__407/I                                             gio2CtrlBuf                    0              4961  RISE       1
I__407/O                                             gio2CtrlBuf                    0              4961  RISE       1
I__408/I                                             GlobalMux                      0              4961  RISE       1
I__408/O                                             GlobalMux                    252              5212  RISE       1
I__411/I                                             ClkMux                         0              5212  RISE       1
I__411/O                                             ClkMux                       887              6100  RISE       1
trans_count_fast_0_LC_2_28_3/clk                     LogicCell40_SEQ_MODE_1010      0              6100  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : start_LC_3_27_3/lcout
Path End         : trans_count_5_LC_2_29_5/ce
Capture Clock    : trans_count_5_LC_2_29_5/clk
Hold Constraint  : 0p
Path slack       : 5152p

Capture Clock Arrival Time (MyI2C|SBCLKi:R#1)      0
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      6100
- Setup Time                                       0
---------------------------------------------   ---- 
End-of-path required time (ps)                  6100

Launch Clock Arrival Time (MyI2C|SBCLKi:R#1)       0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       6100
+ Clock To Q                                    1391
+ Data Path Delay                               3762
--------------------------------------------   ----- 
End-of-path arrival time (ps)                  11252
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
SBCLKi                                               MyI2C                          0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__407/I                                             gio2CtrlBuf                    0              4961  RISE       1
I__407/O                                             gio2CtrlBuf                    0              4961  RISE       1
I__408/I                                             GlobalMux                      0              4961  RISE       1
I__408/O                                             GlobalMux                    252              5212  RISE       1
I__409/I                                             ClkMux                         0              5212  RISE       1
I__409/O                                             ClkMux                       887              6100  RISE       1
start_LC_3_27_3/clk                                  LogicCell40_SEQ_MODE_1010      0              6100  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
start_LC_3_27_3/lcout           LogicCell40_SEQ_MODE_1010   1391              7490   2662  FALL      13
I__304/I                        LocalMux                       0              7490   5152  FALL       1
I__304/O                        LocalMux                     768              8259   5152  FALL       1
I__310/I                        InMux                          0              8259   5152  FALL       1
I__310/O                        InMux                        503              8762   5152  FALL       1
start_RNIPOMK2_LC_3_28_2/in1    LogicCell40_SEQ_MODE_0000      0              8762   5152  FALL       1
start_RNIPOMK2_LC_3_28_2/lcout  LogicCell40_SEQ_MODE_0000   1232              9994   5152  FALL       7
I__339/I                        LocalMux                       0              9994   5152  FALL       1
I__339/O                        LocalMux                     768             10762   5152  FALL       1
I__341/I                        CEMux                          0             10762   5152  FALL       1
I__341/O                        CEMux                        490             11252   5152  FALL       1
trans_count_5_LC_2_29_5/ce      LogicCell40_SEQ_MODE_1010      0             11252   5152  FALL       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
SBCLKi                                               MyI2C                          0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__407/I                                             gio2CtrlBuf                    0              4961  RISE       1
I__407/O                                             gio2CtrlBuf                    0              4961  RISE       1
I__408/I                                             GlobalMux                      0              4961  RISE       1
I__408/O                                             GlobalMux                    252              5212  RISE       1
I__412/I                                             ClkMux                         0              5212  RISE       1
I__412/O                                             ClkMux                       887              6100  RISE       1
trans_count_5_LC_2_29_5/clk                          LogicCell40_SEQ_MODE_1010      0              6100  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : start_LC_3_27_3/lcout
Path End         : trans_count_4_LC_2_29_4/ce
Capture Clock    : trans_count_4_LC_2_29_4/clk
Hold Constraint  : 0p
Path slack       : 5152p

Capture Clock Arrival Time (MyI2C|SBCLKi:R#1)      0
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      6100
- Setup Time                                       0
---------------------------------------------   ---- 
End-of-path required time (ps)                  6100

Launch Clock Arrival Time (MyI2C|SBCLKi:R#1)       0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       6100
+ Clock To Q                                    1391
+ Data Path Delay                               3762
--------------------------------------------   ----- 
End-of-path arrival time (ps)                  11252
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
SBCLKi                                               MyI2C                          0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__407/I                                             gio2CtrlBuf                    0              4961  RISE       1
I__407/O                                             gio2CtrlBuf                    0              4961  RISE       1
I__408/I                                             GlobalMux                      0              4961  RISE       1
I__408/O                                             GlobalMux                    252              5212  RISE       1
I__409/I                                             ClkMux                         0              5212  RISE       1
I__409/O                                             ClkMux                       887              6100  RISE       1
start_LC_3_27_3/clk                                  LogicCell40_SEQ_MODE_1010      0              6100  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
start_LC_3_27_3/lcout           LogicCell40_SEQ_MODE_1010   1391              7490   2662  FALL      13
I__304/I                        LocalMux                       0              7490   5152  FALL       1
I__304/O                        LocalMux                     768              8259   5152  FALL       1
I__310/I                        InMux                          0              8259   5152  FALL       1
I__310/O                        InMux                        503              8762   5152  FALL       1
start_RNIPOMK2_LC_3_28_2/in1    LogicCell40_SEQ_MODE_0000      0              8762   5152  FALL       1
start_RNIPOMK2_LC_3_28_2/lcout  LogicCell40_SEQ_MODE_0000   1232              9994   5152  FALL       7
I__339/I                        LocalMux                       0              9994   5152  FALL       1
I__339/O                        LocalMux                     768             10762   5152  FALL       1
I__341/I                        CEMux                          0             10762   5152  FALL       1
I__341/O                        CEMux                        490             11252   5152  FALL       1
trans_count_4_LC_2_29_4/ce      LogicCell40_SEQ_MODE_1010      0             11252   5152  FALL       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
SBCLKi                                               MyI2C                          0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__407/I                                             gio2CtrlBuf                    0              4961  RISE       1
I__407/O                                             gio2CtrlBuf                    0              4961  RISE       1
I__408/I                                             GlobalMux                      0              4961  RISE       1
I__408/O                                             GlobalMux                    252              5212  RISE       1
I__412/I                                             ClkMux                         0              5212  RISE       1
I__412/O                                             ClkMux                       887              6100  RISE       1
trans_count_4_LC_2_29_4/clk                          LogicCell40_SEQ_MODE_1010      0              6100  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : start_LC_3_27_3/lcout
Path End         : trans_count_3_LC_2_29_3/ce
Capture Clock    : trans_count_3_LC_2_29_3/clk
Hold Constraint  : 0p
Path slack       : 5152p

Capture Clock Arrival Time (MyI2C|SBCLKi:R#1)      0
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      6100
- Setup Time                                       0
---------------------------------------------   ---- 
End-of-path required time (ps)                  6100

Launch Clock Arrival Time (MyI2C|SBCLKi:R#1)       0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       6100
+ Clock To Q                                    1391
+ Data Path Delay                               3762
--------------------------------------------   ----- 
End-of-path arrival time (ps)                  11252
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
SBCLKi                                               MyI2C                          0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__407/I                                             gio2CtrlBuf                    0              4961  RISE       1
I__407/O                                             gio2CtrlBuf                    0              4961  RISE       1
I__408/I                                             GlobalMux                      0              4961  RISE       1
I__408/O                                             GlobalMux                    252              5212  RISE       1
I__409/I                                             ClkMux                         0              5212  RISE       1
I__409/O                                             ClkMux                       887              6100  RISE       1
start_LC_3_27_3/clk                                  LogicCell40_SEQ_MODE_1010      0              6100  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
start_LC_3_27_3/lcout           LogicCell40_SEQ_MODE_1010   1391              7490   2662  FALL      13
I__304/I                        LocalMux                       0              7490   5152  FALL       1
I__304/O                        LocalMux                     768              8259   5152  FALL       1
I__310/I                        InMux                          0              8259   5152  FALL       1
I__310/O                        InMux                        503              8762   5152  FALL       1
start_RNIPOMK2_LC_3_28_2/in1    LogicCell40_SEQ_MODE_0000      0              8762   5152  FALL       1
start_RNIPOMK2_LC_3_28_2/lcout  LogicCell40_SEQ_MODE_0000   1232              9994   5152  FALL       7
I__339/I                        LocalMux                       0              9994   5152  FALL       1
I__339/O                        LocalMux                     768             10762   5152  FALL       1
I__341/I                        CEMux                          0             10762   5152  FALL       1
I__341/O                        CEMux                        490             11252   5152  FALL       1
trans_count_3_LC_2_29_3/ce      LogicCell40_SEQ_MODE_1010      0             11252   5152  FALL       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
SBCLKi                                               MyI2C                          0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__407/I                                             gio2CtrlBuf                    0              4961  RISE       1
I__407/O                                             gio2CtrlBuf                    0              4961  RISE       1
I__408/I                                             GlobalMux                      0              4961  RISE       1
I__408/O                                             GlobalMux                    252              5212  RISE       1
I__412/I                                             ClkMux                         0              5212  RISE       1
I__412/O                                             ClkMux                       887              6100  RISE       1
trans_count_3_LC_2_29_3/clk                          LogicCell40_SEQ_MODE_1010      0              6100  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : start_LC_3_27_3/lcout
Path End         : trans_count_2_LC_2_29_2/ce
Capture Clock    : trans_count_2_LC_2_29_2/clk
Hold Constraint  : 0p
Path slack       : 5152p

Capture Clock Arrival Time (MyI2C|SBCLKi:R#1)      0
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      6100
- Setup Time                                       0
---------------------------------------------   ---- 
End-of-path required time (ps)                  6100

Launch Clock Arrival Time (MyI2C|SBCLKi:R#1)       0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       6100
+ Clock To Q                                    1391
+ Data Path Delay                               3762
--------------------------------------------   ----- 
End-of-path arrival time (ps)                  11252
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
SBCLKi                                               MyI2C                          0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__407/I                                             gio2CtrlBuf                    0              4961  RISE       1
I__407/O                                             gio2CtrlBuf                    0              4961  RISE       1
I__408/I                                             GlobalMux                      0              4961  RISE       1
I__408/O                                             GlobalMux                    252              5212  RISE       1
I__409/I                                             ClkMux                         0              5212  RISE       1
I__409/O                                             ClkMux                       887              6100  RISE       1
start_LC_3_27_3/clk                                  LogicCell40_SEQ_MODE_1010      0              6100  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
start_LC_3_27_3/lcout           LogicCell40_SEQ_MODE_1010   1391              7490   2662  FALL      13
I__304/I                        LocalMux                       0              7490   5152  FALL       1
I__304/O                        LocalMux                     768              8259   5152  FALL       1
I__310/I                        InMux                          0              8259   5152  FALL       1
I__310/O                        InMux                        503              8762   5152  FALL       1
start_RNIPOMK2_LC_3_28_2/in1    LogicCell40_SEQ_MODE_0000      0              8762   5152  FALL       1
start_RNIPOMK2_LC_3_28_2/lcout  LogicCell40_SEQ_MODE_0000   1232              9994   5152  FALL       7
I__339/I                        LocalMux                       0              9994   5152  FALL       1
I__339/O                        LocalMux                     768             10762   5152  FALL       1
I__341/I                        CEMux                          0             10762   5152  FALL       1
I__341/O                        CEMux                        490             11252   5152  FALL       1
trans_count_2_LC_2_29_2/ce      LogicCell40_SEQ_MODE_1010      0             11252   5152  FALL       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
SBCLKi                                               MyI2C                          0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__407/I                                             gio2CtrlBuf                    0              4961  RISE       1
I__407/O                                             gio2CtrlBuf                    0              4961  RISE       1
I__408/I                                             GlobalMux                      0              4961  RISE       1
I__408/O                                             GlobalMux                    252              5212  RISE       1
I__412/I                                             ClkMux                         0              5212  RISE       1
I__412/O                                             ClkMux                       887              6100  RISE       1
trans_count_2_LC_2_29_2/clk                          LogicCell40_SEQ_MODE_1010      0              6100  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : start_LC_3_27_3/lcout
Path End         : trans_count_1_LC_2_29_1/ce
Capture Clock    : trans_count_1_LC_2_29_1/clk
Hold Constraint  : 0p
Path slack       : 5152p

Capture Clock Arrival Time (MyI2C|SBCLKi:R#1)      0
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      6100
- Setup Time                                       0
---------------------------------------------   ---- 
End-of-path required time (ps)                  6100

Launch Clock Arrival Time (MyI2C|SBCLKi:R#1)       0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       6100
+ Clock To Q                                    1391
+ Data Path Delay                               3762
--------------------------------------------   ----- 
End-of-path arrival time (ps)                  11252
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
SBCLKi                                               MyI2C                          0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__407/I                                             gio2CtrlBuf                    0              4961  RISE       1
I__407/O                                             gio2CtrlBuf                    0              4961  RISE       1
I__408/I                                             GlobalMux                      0              4961  RISE       1
I__408/O                                             GlobalMux                    252              5212  RISE       1
I__409/I                                             ClkMux                         0              5212  RISE       1
I__409/O                                             ClkMux                       887              6100  RISE       1
start_LC_3_27_3/clk                                  LogicCell40_SEQ_MODE_1010      0              6100  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
start_LC_3_27_3/lcout           LogicCell40_SEQ_MODE_1010   1391              7490   2662  FALL      13
I__304/I                        LocalMux                       0              7490   5152  FALL       1
I__304/O                        LocalMux                     768              8259   5152  FALL       1
I__310/I                        InMux                          0              8259   5152  FALL       1
I__310/O                        InMux                        503              8762   5152  FALL       1
start_RNIPOMK2_LC_3_28_2/in1    LogicCell40_SEQ_MODE_0000      0              8762   5152  FALL       1
start_RNIPOMK2_LC_3_28_2/lcout  LogicCell40_SEQ_MODE_0000   1232              9994   5152  FALL       7
I__339/I                        LocalMux                       0              9994   5152  FALL       1
I__339/O                        LocalMux                     768             10762   5152  FALL       1
I__341/I                        CEMux                          0             10762   5152  FALL       1
I__341/O                        CEMux                        490             11252   5152  FALL       1
trans_count_1_LC_2_29_1/ce      LogicCell40_SEQ_MODE_1010      0             11252   5152  FALL       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
SBCLKi                                               MyI2C                          0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__407/I                                             gio2CtrlBuf                    0              4961  RISE       1
I__407/O                                             gio2CtrlBuf                    0              4961  RISE       1
I__408/I                                             GlobalMux                      0              4961  RISE       1
I__408/O                                             GlobalMux                    252              5212  RISE       1
I__412/I                                             ClkMux                         0              5212  RISE       1
I__412/O                                             ClkMux                       887              6100  RISE       1
trans_count_1_LC_2_29_1/clk                          LogicCell40_SEQ_MODE_1010      0              6100  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : trans_count_fast_0_LC_2_28_3/lcout
Path End         : trans_count_0_LC_2_28_7/in1
Capture Clock    : trans_count_0_LC_2_28_7/clk
Hold Constraint  : 0p
Path slack       : 5165p

Capture Clock Arrival Time (MyI2C|SBCLKi:R#1)      0
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      6100
- Setup Time                                       0
---------------------------------------------   ---- 
End-of-path required time (ps)                  6100

Launch Clock Arrival Time (MyI2C|SBCLKi:R#1)       0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       6100
+ Clock To Q                                    1391
+ Data Path Delay                               3775
--------------------------------------------   ----- 
End-of-path arrival time (ps)                  11265
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
SBCLKi                                               MyI2C                          0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__407/I                                             gio2CtrlBuf                    0              4961  RISE       1
I__407/O                                             gio2CtrlBuf                    0              4961  RISE       1
I__408/I                                             GlobalMux                      0              4961  RISE       1
I__408/O                                             GlobalMux                    252              5212  RISE       1
I__411/I                                             ClkMux                         0              5212  RISE       1
I__411/O                                             ClkMux                       887              6100  RISE       1
trans_count_fast_0_LC_2_28_3/clk                     LogicCell40_SEQ_MODE_1010      0              6100  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
trans_count_fast_0_LC_2_28_3/lcout          LogicCell40_SEQ_MODE_1010   1391              7490   3828  FALL       3
I__375/I                                    LocalMux                       0              7490   3828  FALL       1
I__375/O                                    LocalMux                     768              8259   3828  FALL       1
I__378/I                                    InMux                          0              8259   3828  FALL       1
I__378/O                                    InMux                        503              8762   3828  FALL       1
trans_count_fast_RNI5VSA_0_LC_2_29_0/in1    LogicCell40_SEQ_MODE_0000      0              8762   3828  FALL       1
trans_count_fast_RNI5VSA_0_LC_2_29_0/lcout  LogicCell40_SEQ_MODE_0000   1232              9994   5165  FALL       2
I__154/I                                    LocalMux                       0              9994   5165  FALL       1
I__154/O                                    LocalMux                     768             10762   5165  FALL       1
I__155/I                                    InMux                          0             10762   5165  FALL       1
I__155/O                                    InMux                        503             11265   5165  FALL       1
trans_count_0_LC_2_28_7/in1                 LogicCell40_SEQ_MODE_1010      0             11265   5165  FALL       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
SBCLKi                                               MyI2C                          0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__407/I                                             gio2CtrlBuf                    0              4961  RISE       1
I__407/O                                             gio2CtrlBuf                    0              4961  RISE       1
I__408/I                                             GlobalMux                      0              4961  RISE       1
I__408/O                                             GlobalMux                    252              5212  RISE       1
I__411/I                                             ClkMux                         0              5212  RISE       1
I__411/O                                             ClkMux                       887              6100  RISE       1
trans_count_0_LC_2_28_7/clk                          LogicCell40_SEQ_MODE_1010      0              6100  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : trans_count_fast_0_LC_2_28_3/lcout
Path End         : trans_count_fast_0_LC_2_28_3/in1
Capture Clock    : trans_count_fast_0_LC_2_28_3/clk
Hold Constraint  : 0p
Path slack       : 5165p

Capture Clock Arrival Time (MyI2C|SBCLKi:R#1)      0
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      6100
- Setup Time                                       0
---------------------------------------------   ---- 
End-of-path required time (ps)                  6100

Launch Clock Arrival Time (MyI2C|SBCLKi:R#1)       0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       6100
+ Clock To Q                                    1391
+ Data Path Delay                               3775
--------------------------------------------   ----- 
End-of-path arrival time (ps)                  11265
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
SBCLKi                                               MyI2C                          0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__407/I                                             gio2CtrlBuf                    0              4961  RISE       1
I__407/O                                             gio2CtrlBuf                    0              4961  RISE       1
I__408/I                                             GlobalMux                      0              4961  RISE       1
I__408/O                                             GlobalMux                    252              5212  RISE       1
I__411/I                                             ClkMux                         0              5212  RISE       1
I__411/O                                             ClkMux                       887              6100  RISE       1
trans_count_fast_0_LC_2_28_3/clk                     LogicCell40_SEQ_MODE_1010      0              6100  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
trans_count_fast_0_LC_2_28_3/lcout          LogicCell40_SEQ_MODE_1010   1391              7490   3828  FALL       3
I__375/I                                    LocalMux                       0              7490   3828  FALL       1
I__375/O                                    LocalMux                     768              8259   3828  FALL       1
I__378/I                                    InMux                          0              8259   3828  FALL       1
I__378/O                                    InMux                        503              8762   3828  FALL       1
trans_count_fast_RNI5VSA_0_LC_2_29_0/in1    LogicCell40_SEQ_MODE_0000      0              8762   3828  FALL       1
trans_count_fast_RNI5VSA_0_LC_2_29_0/lcout  LogicCell40_SEQ_MODE_0000   1232              9994   5165  FALL       2
I__154/I                                    LocalMux                       0              9994   5165  FALL       1
I__154/O                                    LocalMux                     768             10762   5165  FALL       1
I__156/I                                    InMux                          0             10762   5165  FALL       1
I__156/O                                    InMux                        503             11265   5165  FALL       1
trans_count_fast_0_LC_2_28_3/in1            LogicCell40_SEQ_MODE_1010      0             11265   5165  FALL       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
SBCLKi                                               MyI2C                          0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__407/I                                             gio2CtrlBuf                    0              4961  RISE       1
I__407/O                                             gio2CtrlBuf                    0              4961  RISE       1
I__408/I                                             GlobalMux                      0              4961  RISE       1
I__408/O                                             GlobalMux                    252              5212  RISE       1
I__411/I                                             ClkMux                         0              5212  RISE       1
I__411/O                                             ClkMux                       887              6100  RISE       1
trans_count_fast_0_LC_2_28_3/clk                     LogicCell40_SEQ_MODE_1010      0              6100  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : trans_count_2_LC_2_29_2/lcout
Path End         : IPDONE_i_LC_1_29_6/in3
Capture Clock    : IPDONE_i_LC_1_29_6/clk
Hold Constraint  : 0p
Path slack       : 5165p

Capture Clock Arrival Time (MyI2C|SBCLKi:R#1)      0
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      6100
- Setup Time                                       0
---------------------------------------------   ---- 
End-of-path required time (ps)                  6100

Launch Clock Arrival Time (MyI2C|SBCLKi:R#1)       0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       6100
+ Clock To Q                                    1391
+ Data Path Delay                               3775
--------------------------------------------   ----- 
End-of-path arrival time (ps)                  11265
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
SBCLKi                                               MyI2C                          0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__407/I                                             gio2CtrlBuf                    0              4961  RISE       1
I__407/O                                             gio2CtrlBuf                    0              4961  RISE       1
I__408/I                                             GlobalMux                      0              4961  RISE       1
I__408/O                                             GlobalMux                    252              5212  RISE       1
I__412/I                                             ClkMux                         0              5212  RISE       1
I__412/O                                             ClkMux                       887              6100  RISE       1
trans_count_2_LC_2_29_2/clk                          LogicCell40_SEQ_MODE_1010      0              6100  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
trans_count_2_LC_2_29_2/lcout                LogicCell40_SEQ_MODE_1010   1391              7490   2662  FALL       6
I__362/I                                     LocalMux                       0              7490   5165  FALL       1
I__362/O                                     LocalMux                     768              8259   5165  FALL       1
I__368/I                                     InMux                          0              8259   5165  FALL       1
I__368/O                                     InMux                        503              8762   5165  FALL       1
trans_count_fast_RNIOBG51_0_LC_2_30_4/in1    LogicCell40_SEQ_MODE_0000      0              8762   5165  FALL       1
trans_count_fast_RNIOBG51_0_LC_2_30_4/lcout  LogicCell40_SEQ_MODE_0000   1232              9994   5165  FALL       2
I__221/I                                     LocalMux                       0              9994   5165  FALL       1
I__221/O                                     LocalMux                     768             10762   5165  FALL       1
I__223/I                                     InMux                          0             10762   5165  FALL       1
I__223/O                                     InMux                        503             11265   5165  FALL       1
IPDONE_i_LC_1_29_6/in3                       LogicCell40_SEQ_MODE_1010      0             11265   5165  FALL       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
SBCLKi                                               MyI2C                          0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__407/I                                             gio2CtrlBuf                    0              4961  RISE       1
I__407/O                                             gio2CtrlBuf                    0              4961  RISE       1
I__408/I                                             GlobalMux                      0              4961  RISE       1
I__408/O                                             GlobalMux                    252              5212  RISE       1
I__413/I                                             ClkMux                         0              5212  RISE       1
I__413/O                                             ClkMux                       887              6100  RISE       1
IPDONE_i_LC_1_29_6/clk                               LogicCell40_SEQ_MODE_1010      0              6100  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : trans_count_1_LC_2_29_1/lcout
Path End         : SB_I2C_INST_LT/SBADRI3
Capture Clock    : SB_I2C_INST_LT/SBCLKI
Hold Constraint  : 0p
Path slack       : 5227p

Capture Clock Arrival Time (MyI2C|SBCLKi:R#1)      0
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      6100
- Setup Time                                     -62
---------------------------------------------   ---- 
End-of-path required time (ps)                  6038

Launch Clock Arrival Time (MyI2C|SBCLKi:R#1)       0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       6100
+ Clock To Q                                    1391
+ Data Path Delay                               3775
--------------------------------------------   ----- 
End-of-path arrival time (ps)                  11265
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
SBCLKi                                               MyI2C                          0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__407/I                                             gio2CtrlBuf                    0              4961  RISE       1
I__407/O                                             gio2CtrlBuf                    0              4961  RISE       1
I__408/I                                             GlobalMux                      0              4961  RISE       1
I__408/O                                             GlobalMux                    252              5212  RISE       1
I__412/I                                             ClkMux                         0              5212  RISE       1
I__412/O                                             ClkMux                       887              6100  RISE       1
trans_count_1_LC_2_29_1/clk                          LogicCell40_SEQ_MODE_1010      0              6100  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
trans_count_1_LC_2_29_1/lcout         LogicCell40_SEQ_MODE_1010   1391              7490   2662  FALL      10
I__349/I                              LocalMux                       0              7490   5228  FALL       1
I__349/O                              LocalMux                     768              8259   5228  FALL       1
I__356/I                              InMux                          0              8259   5228  FALL       1
I__356/O                              InMux                        503              8762   5228  FALL       1
SB_I2C_INST_LT_RNO_2_LC_1_30_0/in1    LogicCell40_SEQ_MODE_0000      0              8762   5228  FALL       1
SB_I2C_INST_LT_RNO_2_LC_1_30_0/lcout  LogicCell40_SEQ_MODE_0000   1232              9994   5228  FALL       1
I__139/I                              LocalMux                       0              9994   5228  FALL       1
I__139/O                              LocalMux                     768             10762   5228  FALL       1
I__140/I                              InMux                          0             10762   5228  FALL       1
I__140/O                              InMux                        503             11265   5228  FALL       1
SB_I2C_INST_LT/SBADRI3                SB_I2C                         0             11265   5228  FALL       1

Capture Clock Path
pin name                                             model name   delay  cumulative delay  edge  Fanout
---------------------------------------------------  -----------  -----  ----------------  ----  ------
SBCLKi                                               MyI2C            0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD           0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/DOUT                         IO_PAD         590               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF      0               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF   4371              4961  RISE       1
I__407/I                                             gio2CtrlBuf      0              4961  RISE       1
I__407/O                                             gio2CtrlBuf      0              4961  RISE       1
I__408/I                                             GlobalMux        0              4961  RISE       1
I__408/O                                             GlobalMux      252              5212  RISE       1
I__414/I                                             ClkMux           0              5212  RISE       1
I__414/O                                             ClkMux         887              6100  RISE       1
SB_I2C_INST_LT/SBCLKI                                SB_I2C           0              6100  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : trans_count_1_LC_2_29_1/lcout
Path End         : SB_I2C_INST_LT/SBADRI1
Capture Clock    : SB_I2C_INST_LT/SBCLKI
Hold Constraint  : 0p
Path slack       : 5248p

Capture Clock Arrival Time (MyI2C|SBCLKi:R#1)      0
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      6100
- Setup Time                                     -83
---------------------------------------------   ---- 
End-of-path required time (ps)                  6017

Launch Clock Arrival Time (MyI2C|SBCLKi:R#1)       0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       6100
+ Clock To Q                                    1391
+ Data Path Delay                               3775
--------------------------------------------   ----- 
End-of-path arrival time (ps)                  11265
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
SBCLKi                                               MyI2C                          0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__407/I                                             gio2CtrlBuf                    0              4961  RISE       1
I__407/O                                             gio2CtrlBuf                    0              4961  RISE       1
I__408/I                                             GlobalMux                      0              4961  RISE       1
I__408/O                                             GlobalMux                    252              5212  RISE       1
I__412/I                                             ClkMux                         0              5212  RISE       1
I__412/O                                             ClkMux                       887              6100  RISE       1
trans_count_1_LC_2_29_1/clk                          LogicCell40_SEQ_MODE_1010      0              6100  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
trans_count_1_LC_2_29_1/lcout         LogicCell40_SEQ_MODE_1010   1391              7490   2662  FALL      10
I__349/I                              LocalMux                       0              7490   5228  FALL       1
I__349/O                              LocalMux                     768              8259   5228  FALL       1
I__357/I                              InMux                          0              8259   5248  FALL       1
I__357/O                              InMux                        503              8762   5248  FALL       1
SB_I2C_INST_LT_RNO_4_LC_1_30_4/in1    LogicCell40_SEQ_MODE_0000      0              8762   5248  FALL       1
SB_I2C_INST_LT_RNO_4_LC_1_30_4/lcout  LogicCell40_SEQ_MODE_0000   1232              9994   5248  FALL       1
I__193/I                              LocalMux                       0              9994   5248  FALL       1
I__193/O                              LocalMux                     768             10762   5248  FALL       1
I__194/I                              InMux                          0             10762   5248  FALL       1
I__194/O                              InMux                        503             11265   5248  FALL       1
SB_I2C_INST_LT/SBADRI1                SB_I2C                         0             11265   5248  FALL       1

Capture Clock Path
pin name                                             model name   delay  cumulative delay  edge  Fanout
---------------------------------------------------  -----------  -----  ----------------  ----  ------
SBCLKi                                               MyI2C            0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD           0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/DOUT                         IO_PAD         590               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF      0               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF   4371              4961  RISE       1
I__407/I                                             gio2CtrlBuf      0              4961  RISE       1
I__407/O                                             gio2CtrlBuf      0              4961  RISE       1
I__408/I                                             GlobalMux        0              4961  RISE       1
I__408/O                                             GlobalMux      252              5212  RISE       1
I__414/I                                             ClkMux           0              5212  RISE       1
I__414/O                                             ClkMux         887              6100  RISE       1
SB_I2C_INST_LT/SBCLKI                                SB_I2C           0              6100  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : trans_count_1_LC_2_29_1/lcout
Path End         : SB_I2C_INST_LT/SBDATI7
Capture Clock    : SB_I2C_INST_LT/SBCLKI
Hold Constraint  : 0p
Path slack       : 5436p

Capture Clock Arrival Time (MyI2C|SBCLKi:R#1)      0
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      6100
- Setup Time                                    -270
---------------------------------------------   ---- 
End-of-path required time (ps)                  5829

Launch Clock Arrival Time (MyI2C|SBCLKi:R#1)       0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       6100
+ Clock To Q                                    1391
+ Data Path Delay                               3775
--------------------------------------------   ----- 
End-of-path arrival time (ps)                  11265
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
SBCLKi                                               MyI2C                          0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__407/I                                             gio2CtrlBuf                    0              4961  RISE       1
I__407/O                                             gio2CtrlBuf                    0              4961  RISE       1
I__408/I                                             GlobalMux                      0              4961  RISE       1
I__408/O                                             GlobalMux                    252              5212  RISE       1
I__412/I                                             ClkMux                         0              5212  RISE       1
I__412/O                                             ClkMux                       887              6100  RISE       1
trans_count_1_LC_2_29_1/clk                          LogicCell40_SEQ_MODE_1010      0              6100  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
trans_count_1_LC_2_29_1/lcout         LogicCell40_SEQ_MODE_1010   1391              7490   2662  FALL      10
I__349/I                              LocalMux                       0              7490   5228  FALL       1
I__349/O                              LocalMux                     768              8259   5228  FALL       1
I__359/I                              InMux                          0              8259   5436  FALL       1
I__359/O                              InMux                        503              8762   5436  FALL       1
SB_I2C_INST_LT_RNO_6_LC_1_30_6/in1    LogicCell40_SEQ_MODE_0000      0              8762   5436  FALL       1
SB_I2C_INST_LT_RNO_6_LC_1_30_6/lcout  LogicCell40_SEQ_MODE_0000   1232              9994   5436  FALL       1
I__181/I                              LocalMux                       0              9994   5436  FALL       1
I__181/O                              LocalMux                     768             10762   5436  FALL       1
I__182/I                              InMux                          0             10762   5436  FALL       1
I__182/O                              InMux                        503             11265   5436  FALL       1
SB_I2C_INST_LT/SBDATI7                SB_I2C                         0             11265   5436  FALL       1

Capture Clock Path
pin name                                             model name   delay  cumulative delay  edge  Fanout
---------------------------------------------------  -----------  -----  ----------------  ----  ------
SBCLKi                                               MyI2C            0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD           0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/DOUT                         IO_PAD         590               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF      0               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF   4371              4961  RISE       1
I__407/I                                             gio2CtrlBuf      0              4961  RISE       1
I__407/O                                             gio2CtrlBuf      0              4961  RISE       1
I__408/I                                             GlobalMux        0              4961  RISE       1
I__408/O                                             GlobalMux      252              5212  RISE       1
I__414/I                                             ClkMux           0              5212  RISE       1
I__414/O                                             ClkMux         887              6100  RISE       1
SB_I2C_INST_LT/SBCLKI                                SB_I2C           0              6100  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : trans_count_3_LC_2_29_3/lcout
Path End         : IPDONE_i_LC_1_29_6/in0
Capture Clock    : IPDONE_i_LC_1_29_6/clk
Hold Constraint  : 0p
Path slack       : 5456p

Capture Clock Arrival Time (MyI2C|SBCLKi:R#1)      0
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      6100
- Setup Time                                       0
---------------------------------------------   ---- 
End-of-path required time (ps)                  6100

Launch Clock Arrival Time (MyI2C|SBCLKi:R#1)       0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       6100
+ Clock To Q                                    1391
+ Data Path Delay                               4066
--------------------------------------------   ----- 
End-of-path arrival time (ps)                  11556
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
SBCLKi                                               MyI2C                          0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__407/I                                             gio2CtrlBuf                    0              4961  RISE       1
I__407/O                                             gio2CtrlBuf                    0              4961  RISE       1
I__408/I                                             GlobalMux                      0              4961  RISE       1
I__408/O                                             GlobalMux                    252              5212  RISE       1
I__412/I                                             ClkMux                         0              5212  RISE       1
I__412/O                                             ClkMux                       887              6100  RISE       1
trans_count_3_LC_2_29_3/clk                          LogicCell40_SEQ_MODE_1010      0              6100  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
trans_count_3_LC_2_29_3/lcout   LogicCell40_SEQ_MODE_1010   1391              7490   2662  FALL       4
I__296/I                        LocalMux                       0              7490   5457  FALL       1
I__296/O                        LocalMux                     768              8259   5457  FALL       1
I__300/I                        InMux                          0              8259   5457  FALL       1
I__300/O                        InMux                        503              8762   5457  FALL       1
IPDONE_i_RNO_0_LC_3_29_1/in3    LogicCell40_SEQ_MODE_0000      0              8762   5457  FALL       1
IPDONE_i_RNO_0_LC_3_29_1/lcout  LogicCell40_SEQ_MODE_0000    874              9636   5457  FALL       1
I__292/I                        Odrv4                          0              9636   5457  FALL       1
I__292/O                        Odrv4                        649             10285   5457  FALL       1
I__293/I                        LocalMux                       0             10285   5457  FALL       1
I__293/O                        LocalMux                     768             11053   5457  FALL       1
I__294/I                        InMux                          0             11053   5457  FALL       1
I__294/O                        InMux                        503             11556   5457  FALL       1
IPDONE_i_LC_1_29_6/in0          LogicCell40_SEQ_MODE_1010      0             11556   5457  FALL       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
SBCLKi                                               MyI2C                          0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__407/I                                             gio2CtrlBuf                    0              4961  RISE       1
I__407/O                                             gio2CtrlBuf                    0              4961  RISE       1
I__408/I                                             GlobalMux                      0              4961  RISE       1
I__408/O                                             GlobalMux                    252              5212  RISE       1
I__413/I                                             ClkMux                         0              5212  RISE       1
I__413/O                                             ClkMux                       887              6100  RISE       1
IPDONE_i_LC_1_29_6/clk                               LogicCell40_SEQ_MODE_1010      0              6100  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : trans_count_1_LC_2_29_1/lcout
Path End         : SB_I2C_INST_LT/SBDATI4
Capture Clock    : SB_I2C_INST_LT/SBCLKI
Hold Constraint  : 0p
Path slack       : 5511p

Capture Clock Arrival Time (MyI2C|SBCLKi:R#1)      0
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      6100
- Setup Time                                    -346
---------------------------------------------   ---- 
End-of-path required time (ps)                  5754

Launch Clock Arrival Time (MyI2C|SBCLKi:R#1)       0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       6100
+ Clock To Q                                    1391
+ Data Path Delay                               3775
--------------------------------------------   ----- 
End-of-path arrival time (ps)                  11265
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
SBCLKi                                               MyI2C                          0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__407/I                                             gio2CtrlBuf                    0              4961  RISE       1
I__407/O                                             gio2CtrlBuf                    0              4961  RISE       1
I__408/I                                             GlobalMux                      0              4961  RISE       1
I__408/O                                             GlobalMux                    252              5212  RISE       1
I__412/I                                             ClkMux                         0              5212  RISE       1
I__412/O                                             ClkMux                       887              6100  RISE       1
trans_count_1_LC_2_29_1/clk                          LogicCell40_SEQ_MODE_1010      0              6100  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
trans_count_1_LC_2_29_1/lcout         LogicCell40_SEQ_MODE_1010   1391              7490   2662  FALL      10
I__349/I                              LocalMux                       0              7490   5228  FALL       1
I__349/O                              LocalMux                     768              8259   5228  FALL       1
I__358/I                              InMux                          0              8259   5511  FALL       1
I__358/O                              InMux                        503              8762   5511  FALL       1
SB_I2C_INST_LT_RNO_7_LC_1_30_2/in1    LogicCell40_SEQ_MODE_0000      0              8762   5511  FALL       1
SB_I2C_INST_LT_RNO_7_LC_1_30_2/lcout  LogicCell40_SEQ_MODE_0000   1232              9994   5511  FALL       1
I__216/I                              LocalMux                       0              9994   5511  FALL       1
I__216/O                              LocalMux                     768             10762   5511  FALL       1
I__217/I                              InMux                          0             10762   5511  FALL       1
I__217/O                              InMux                        503             11265   5511  FALL       1
SB_I2C_INST_LT/SBDATI4                SB_I2C                         0             11265   5511  FALL       1

Capture Clock Path
pin name                                             model name   delay  cumulative delay  edge  Fanout
---------------------------------------------------  -----------  -----  ----------------  ----  ------
SBCLKi                                               MyI2C            0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD           0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/DOUT                         IO_PAD         590               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF      0               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF   4371              4961  RISE       1
I__407/I                                             gio2CtrlBuf      0              4961  RISE       1
I__407/O                                             gio2CtrlBuf      0              4961  RISE       1
I__408/I                                             GlobalMux        0              4961  RISE       1
I__408/O                                             GlobalMux      252              5212  RISE       1
I__414/I                                             ClkMux           0              5212  RISE       1
I__414/O                                             ClkMux         887              6100  RISE       1
SB_I2C_INST_LT/SBCLKI                                SB_I2C           0              6100  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : IPDONE_i_LC_1_29_6/lcout
Path End         : SB_I2C_INST_LT/SBDATI1
Capture Clock    : SB_I2C_INST_LT/SBCLKI
Hold Constraint  : 0p
Path slack       : 5515p

Capture Clock Arrival Time (MyI2C|SBCLKi:R#1)      0
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      6100
- Setup Time                                    -349
---------------------------------------------   ---- 
End-of-path required time (ps)                  5750

Launch Clock Arrival Time (MyI2C|SBCLKi:R#1)       0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       6100
+ Clock To Q                                    1391
+ Data Path Delay                               3775
--------------------------------------------   ----- 
End-of-path arrival time (ps)                  11265
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
SBCLKi                                               MyI2C                          0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__407/I                                             gio2CtrlBuf                    0              4961  RISE       1
I__407/O                                             gio2CtrlBuf                    0              4961  RISE       1
I__408/I                                             GlobalMux                      0              4961  RISE       1
I__408/O                                             GlobalMux                    252              5212  RISE       1
I__413/I                                             ClkMux                         0              5212  RISE       1
I__413/O                                             ClkMux                       887              6100  RISE       1
IPDONE_i_LC_1_29_6/clk                               LogicCell40_SEQ_MODE_1010      0              6100  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
IPDONE_i_LC_1_29_6/lcout           LogicCell40_SEQ_MODE_1010   1391              7490   3894  FALL      13
I__264/I                           LocalMux                       0              7490   5104  FALL       1
I__264/O                           LocalMux                     768              8259   5104  FALL       1
I__274/I                           InMux                          0              8259   5515  FALL       1
I__274/O                           InMux                        503              8762   5515  FALL       1
IPDONE_i_RNI98H42_LC_1_28_5/in1    LogicCell40_SEQ_MODE_0000      0              8762   5515  FALL       1
IPDONE_i_RNI98H42_LC_1_28_5/lcout  LogicCell40_SEQ_MODE_0000   1232              9994   5515  FALL       2
I__146/I                           LocalMux                       0              9994   5515  FALL       1
I__146/O                           LocalMux                     768             10762   5515  FALL       1
I__148/I                           InMux                          0             10762   5515  FALL       1
I__148/O                           InMux                        503             11265   5515  FALL       1
SB_I2C_INST_LT/SBDATI1             SB_I2C                         0             11265   5515  FALL       1

Capture Clock Path
pin name                                             model name   delay  cumulative delay  edge  Fanout
---------------------------------------------------  -----------  -----  ----------------  ----  ------
SBCLKi                                               MyI2C            0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD           0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/DOUT                         IO_PAD         590               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF      0               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF   4371              4961  RISE       1
I__407/I                                             gio2CtrlBuf      0              4961  RISE       1
I__407/O                                             gio2CtrlBuf      0              4961  RISE       1
I__408/I                                             GlobalMux        0              4961  RISE       1
I__408/O                                             GlobalMux      252              5212  RISE       1
I__414/I                                             ClkMux           0              5212  RISE       1
I__414/O                                             ClkMux         887              6100  RISE       1
SB_I2C_INST_LT/SBCLKI                                SB_I2C           0              6100  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : IPDONE_i_LC_1_29_6/lcout
Path End         : SB_I2C_INST_LT/SBDATI3
Capture Clock    : SB_I2C_INST_LT/SBCLKI
Hold Constraint  : 0p
Path slack       : 5781p

Capture Clock Arrival Time (MyI2C|SBCLKi:R#1)      0
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      6100
- Setup Time                                      33
---------------------------------------------   ---- 
End-of-path required time (ps)                  6133

Launch Clock Arrival Time (MyI2C|SBCLKi:R#1)       0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       6100
+ Clock To Q                                    1391
+ Data Path Delay                               4424
--------------------------------------------   ----- 
End-of-path arrival time (ps)                  11914
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
SBCLKi                                               MyI2C                          0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__407/I                                             gio2CtrlBuf                    0              4961  RISE       1
I__407/O                                             gio2CtrlBuf                    0              4961  RISE       1
I__408/I                                             GlobalMux                      0              4961  RISE       1
I__408/O                                             GlobalMux                    252              5212  RISE       1
I__413/I                                             ClkMux                         0              5212  RISE       1
I__413/O                                             ClkMux                       887              6100  RISE       1
IPDONE_i_LC_1_29_6/clk                               LogicCell40_SEQ_MODE_1010      0              6100  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
IPDONE_i_LC_1_29_6/lcout           LogicCell40_SEQ_MODE_1010   1391              7490   3894  FALL      13
I__264/I                           LocalMux                       0              7490   5104  FALL       1
I__264/O                           LocalMux                     768              8259   5104  FALL       1
I__274/I                           InMux                          0              8259   5515  FALL       1
I__274/O                           InMux                        503              8762   5515  FALL       1
IPDONE_i_RNI98H42_LC_1_28_5/in1    LogicCell40_SEQ_MODE_0000      0              8762   5515  FALL       1
IPDONE_i_RNI98H42_LC_1_28_5/lcout  LogicCell40_SEQ_MODE_0000   1232              9994   5515  FALL       2
I__145/I                           Odrv4                          0              9994   5781  FALL       1
I__145/O                           Odrv4                        649             10643   5781  FALL       1
I__147/I                           LocalMux                       0             10643   5781  FALL       1
I__147/O                           LocalMux                     768             11411   5781  FALL       1
I__149/I                           InMux                          0             11411   5781  FALL       1
I__149/O                           InMux                        503             11914   5781  FALL       1
SB_I2C_INST_LT/SBDATI3             SB_I2C                         0             11914   5781  FALL       1

Capture Clock Path
pin name                                             model name   delay  cumulative delay  edge  Fanout
---------------------------------------------------  -----------  -----  ----------------  ----  ------
SBCLKi                                               MyI2C            0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD           0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/DOUT                         IO_PAD         590               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF      0               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF   4371              4961  RISE       1
I__407/I                                             gio2CtrlBuf      0              4961  RISE       1
I__407/O                                             gio2CtrlBuf      0              4961  RISE       1
I__408/I                                             GlobalMux        0              4961  RISE       1
I__408/O                                             GlobalMux      252              5212  RISE       1
I__414/I                                             ClkMux           0              5212  RISE       1
I__414/O                                             ClkMux         887              6100  RISE       1
SB_I2C_INST_LT/SBCLKI                                SB_I2C           0              6100  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : strobe_LC_1_26_4/lcout
Path End         : SB_I2C_INST_LT/SBSTBI
Capture Clock    : SB_I2C_INST_LT/SBCLKI
Hold Constraint  : 0p
Path slack       : 5932p

Capture Clock Arrival Time (MyI2C|SBCLKi:R#1)      0
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      6100
- Setup Time                                     -24
---------------------------------------------   ---- 
End-of-path required time (ps)                  6075

Launch Clock Arrival Time (MyI2C|SBCLKi:R#1)       0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       6100
+ Clock To Q                                    1391
+ Data Path Delay                               4517
--------------------------------------------   ----- 
End-of-path arrival time (ps)                  12007
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
SBCLKi                                               MyI2C                          0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__407/I                                             gio2CtrlBuf                    0              4961  RISE       1
I__407/O                                             gio2CtrlBuf                    0              4961  RISE       1
I__408/I                                             GlobalMux                      0              4961  RISE       1
I__408/O                                             GlobalMux                    252              5212  RISE       1
I__410/I                                             ClkMux                         0              5212  RISE       1
I__410/O                                             ClkMux                       887              6100  RISE       1
strobe_LC_1_26_4/clk                                 LogicCell40_SEQ_MODE_1010      0              6100  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
strobe_LC_1_26_4/lcout                LogicCell40_SEQ_MODE_1010   1391              7490   2662  FALL       2
I__114/I                              LocalMux                       0              7490   5931  FALL       1
I__114/O                              LocalMux                     768              8259   5931  FALL       1
I__116/I                              InMux                          0              8259   5931  FALL       1
I__116/O                              InMux                        503              8762   5931  FALL       1
SB_I2C_INST_LT_RNO_0_LC_1_27_2/in3    LogicCell40_SEQ_MODE_0000      0              8762   5931  FALL       1
SB_I2C_INST_LT_RNO_0_LC_1_27_2/lcout  LogicCell40_SEQ_MODE_0000    874              9636   5931  FALL       1
I__110/I                              Odrv4                          0              9636   5931  FALL       1
I__110/O                              Odrv4                        649             10285   5931  FALL       1
I__111/I                              Span4Mux_s2_v                  0             10285   5931  FALL       1
I__111/O                              Span4Mux_s2_v                450             10735   5931  FALL       1
I__112/I                              LocalMux                       0             10735   5931  FALL       1
I__112/O                              LocalMux                     768             11503   5931  FALL       1
I__113/I                              InMux                          0             11503   5931  FALL       1
I__113/O                              InMux                        503             12007   5931  FALL       1
SB_I2C_INST_LT/SBSTBI                 SB_I2C                         0             12007   5931  FALL       1

Capture Clock Path
pin name                                             model name   delay  cumulative delay  edge  Fanout
---------------------------------------------------  -----------  -----  ----------------  ----  ------
SBCLKi                                               MyI2C            0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD           0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/DOUT                         IO_PAD         590               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF      0               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF   4371              4961  RISE       1
I__407/I                                             gio2CtrlBuf      0              4961  RISE       1
I__407/O                                             gio2CtrlBuf      0              4961  RISE       1
I__408/I                                             GlobalMux        0              4961  RISE       1
I__408/O                                             GlobalMux      252              5212  RISE       1
I__414/I                                             ClkMux           0              5212  RISE       1
I__414/O                                             ClkMux         887              6100  RISE       1
SB_I2C_INST_LT/SBCLKI                                SB_I2C           0              6100  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : trans_count_0_LC_2_28_7/lcout
Path End         : SB_I2C_INST_LT/SBADRI2
Capture Clock    : SB_I2C_INST_LT/SBCLKI
Hold Constraint  : 0p
Path slack       : 6030p

Capture Clock Arrival Time (MyI2C|SBCLKi:R#1)      0
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      6100
- Setup Time                                    -163
---------------------------------------------   ---- 
End-of-path required time (ps)                  5937

Launch Clock Arrival Time (MyI2C|SBCLKi:R#1)       0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       6100
+ Clock To Q                                    1391
+ Data Path Delay                               4477
--------------------------------------------   ----- 
End-of-path arrival time (ps)                  11967
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
SBCLKi                                               MyI2C                          0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__407/I                                             gio2CtrlBuf                    0              4961  RISE       1
I__407/O                                             gio2CtrlBuf                    0              4961  RISE       1
I__408/I                                             GlobalMux                      0              4961  RISE       1
I__408/O                                             GlobalMux                    252              5212  RISE       1
I__411/I                                             ClkMux                         0              5212  RISE       1
I__411/O                                             ClkMux                       887              6100  RISE       1
trans_count_0_LC_2_28_7/clk                          LogicCell40_SEQ_MODE_1010      0              6100  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
trans_count_0_LC_2_28_7/lcout         LogicCell40_SEQ_MODE_1010   1391              7490   5276  FALL       7
I__158/I                              Odrv4                          0              7490   5519  FALL       1
I__158/O                              Odrv4                        649              8139   5519  FALL       1
I__162/I                              LocalMux                       0              8139   5519  FALL       1
I__162/O                              LocalMux                     768              8908   5519  FALL       1
I__166/I                              InMux                          0              8908   6030  FALL       1
I__166/O                              InMux                        503              9411   6030  FALL       1
SB_I2C_INST_LT_RNO_3_LC_1_30_1/in0    LogicCell40_SEQ_MODE_0000      0              9411   6030  FALL       1
SB_I2C_INST_LT_RNO_3_LC_1_30_1/lcout  LogicCell40_SEQ_MODE_0000   1285             10696   6030  FALL       1
I__137/I                              LocalMux                       0             10696   6030  FALL       1
I__137/O                              LocalMux                     768             11464   6030  FALL       1
I__138/I                              InMux                          0             11464   6030  FALL       1
I__138/O                              InMux                        503             11967   6030  FALL       1
SB_I2C_INST_LT/SBADRI2                SB_I2C                         0             11967   6030  FALL       1

Capture Clock Path
pin name                                             model name   delay  cumulative delay  edge  Fanout
---------------------------------------------------  -----------  -----  ----------------  ----  ------
SBCLKi                                               MyI2C            0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD           0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/DOUT                         IO_PAD         590               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF      0               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF   4371              4961  RISE       1
I__407/I                                             gio2CtrlBuf      0              4961  RISE       1
I__407/O                                             gio2CtrlBuf      0              4961  RISE       1
I__408/I                                             GlobalMux        0              4961  RISE       1
I__408/O                                             GlobalMux      252              5212  RISE       1
I__414/I                                             ClkMux           0              5212  RISE       1
I__414/O                                             ClkMux         887              6100  RISE       1
SB_I2C_INST_LT/SBCLKI                                SB_I2C           0              6100  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : IPDONE_i_LC_1_29_6/lcout
Path End         : SB_I2C_INST_LT/SBADRI4
Capture Clock    : SB_I2C_INST_LT/SBCLKI
Hold Constraint  : 0p
Path slack       : 6643p

Capture Clock Arrival Time (MyI2C|SBCLKi:R#1)      0
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      6100
- Setup Time                                     -87
---------------------------------------------   ---- 
End-of-path required time (ps)                  6013

Launch Clock Arrival Time (MyI2C|SBCLKi:R#1)       0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       6100
+ Clock To Q                                    1391
+ Data Path Delay                               5166
--------------------------------------------   ----- 
End-of-path arrival time (ps)                  12656
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
SBCLKi                                               MyI2C                          0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__407/I                                             gio2CtrlBuf                    0              4961  RISE       1
I__407/O                                             gio2CtrlBuf                    0              4961  RISE       1
I__408/I                                             GlobalMux                      0              4961  RISE       1
I__408/O                                             GlobalMux                    252              5212  RISE       1
I__413/I                                             ClkMux                         0              5212  RISE       1
I__413/O                                             ClkMux                       887              6100  RISE       1
IPDONE_i_LC_1_29_6/clk                               LogicCell40_SEQ_MODE_1010      0              6100  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
IPDONE_i_LC_1_29_6/lcout              LogicCell40_SEQ_MODE_1010   1391              7490   3894  FALL      13
I__263/I                              Odrv4                          0              7490   6643  FALL       1
I__263/O                              Odrv4                        649              8139   6643  FALL       1
I__273/I                              LocalMux                       0              8139   6643  FALL       1
I__273/O                              LocalMux                     768              8908   6643  FALL       1
I__280/I                              InMux                          0              8908   6643  FALL       1
I__280/O                              InMux                        503              9411   6643  FALL       1
SB_I2C_INST_LT_RNO_1_LC_1_27_1/in3    LogicCell40_SEQ_MODE_0000      0              9411   6643  FALL       1
SB_I2C_INST_LT_RNO_1_LC_1_27_1/lcout  LogicCell40_SEQ_MODE_0000    874             10285   6643  FALL       1
I__124/I                              Odrv4                          0             10285   6643  FALL       1
I__124/O                              Odrv4                        649             10934   6643  FALL       1
I__125/I                              Span4Mux_s2_v                  0             10934   6643  FALL       1
I__125/O                              Span4Mux_s2_v                450             11384   6643  FALL       1
I__126/I                              LocalMux                       0             11384   6643  FALL       1
I__126/O                              LocalMux                     768             12152   6643  FALL       1
I__127/I                              InMux                          0             12152   6643  FALL       1
I__127/O                              InMux                        503             12656   6643  FALL       1
SB_I2C_INST_LT/SBADRI4                SB_I2C                         0             12656   6643  FALL       1

Capture Clock Path
pin name                                             model name   delay  cumulative delay  edge  Fanout
---------------------------------------------------  -----------  -----  ----------------  ----  ------
SBCLKi                                               MyI2C            0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD           0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/DOUT                         IO_PAD         590               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF      0               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF   4371              4961  RISE       1
I__407/I                                             gio2CtrlBuf      0              4961  RISE       1
I__407/O                                             gio2CtrlBuf      0              4961  RISE       1
I__408/I                                             GlobalMux        0              4961  RISE       1
I__408/O                                             GlobalMux      252              5212  RISE       1
I__414/I                                             ClkMux           0              5212  RISE       1
I__414/O                                             ClkMux         887              6100  RISE       1
SB_I2C_INST_LT/SBCLKI                                SB_I2C           0              6100  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : trans_count_0_LC_2_28_7/lcout
Path End         : SB_I2C_INST_LT/SBDATI6
Capture Clock    : SB_I2C_INST_LT/SBCLKI
Hold Constraint  : 0p
Path slack       : 7265p

Capture Clock Arrival Time (MyI2C|SBCLKi:R#1)      0
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      6100
- Setup Time                                      19
---------------------------------------------   ---- 
End-of-path required time (ps)                  6119

Launch Clock Arrival Time (MyI2C|SBCLKi:R#1)       0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       6100
+ Clock To Q                                    1391
+ Data Path Delay                               5894
--------------------------------------------   ----- 
End-of-path arrival time (ps)                  13384
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
SBCLKi                                               MyI2C                          0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__407/I                                             gio2CtrlBuf                    0              4961  RISE       1
I__407/O                                             gio2CtrlBuf                    0              4961  RISE       1
I__408/I                                             GlobalMux                      0              4961  RISE       1
I__408/O                                             GlobalMux                    252              5212  RISE       1
I__411/I                                             ClkMux                         0              5212  RISE       1
I__411/O                                             ClkMux                       887              6100  RISE       1
trans_count_0_LC_2_28_7/clk                          LogicCell40_SEQ_MODE_1010      0              6100  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
trans_count_0_LC_2_28_7/lcout           LogicCell40_SEQ_MODE_1010   1391              7490   5276  FALL       7
I__157/I                                LocalMux                       0              7490   7265  FALL       1
I__157/O                                LocalMux                     768              8259   7265  FALL       1
I__161/I                                InMux                          0              8259   7265  FALL       1
I__161/O                                InMux                        503              8762   7265  FALL       1
I__165/I                                CascadeMux                     0              8762   7265  FALL       1
I__165/O                                CascadeMux                     0              8762   7265  FALL       1
trans_count_RNIFH7N1_0_LC_1_29_7/in2    LogicCell40_SEQ_MODE_0000      0              8762   7265  FALL       1
trans_count_RNIFH7N1_0_LC_1_29_7/lcout  LogicCell40_SEQ_MODE_0000   1205              9967   7265  FALL       3
I__212/I                                LocalMux                       0              9967   7265  FALL       1
I__212/O                                LocalMux                     768             10735   7265  FALL       1
I__214/I                                InMux                          0             10735   7265  FALL       1
I__214/O                                InMux                        503             11239   7265  FALL       1
trans_count_RNI0P4V2_0_LC_1_30_3/in3    LogicCell40_SEQ_MODE_0000      0             11239   7265  FALL       1
trans_count_RNI0P4V2_0_LC_1_30_3/lcout  LogicCell40_SEQ_MODE_0000    874             12113   7265  FALL       5
I__206/I                                LocalMux                       0             12113   7265  FALL       1
I__206/O                                LocalMux                     768             12881   7265  FALL       1
I__211/I                                InMux                          0             12881   7265  FALL       1
I__211/O                                InMux                        503             13384   7265  FALL       1
SB_I2C_INST_LT/SBDATI6                  SB_I2C                         0             13384   7265  FALL       1

Capture Clock Path
pin name                                             model name   delay  cumulative delay  edge  Fanout
---------------------------------------------------  -----------  -----  ----------------  ----  ------
SBCLKi                                               MyI2C            0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD           0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/DOUT                         IO_PAD         590               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF      0               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF   4371              4961  RISE       1
I__407/I                                             gio2CtrlBuf      0              4961  RISE       1
I__407/O                                             gio2CtrlBuf      0              4961  RISE       1
I__408/I                                             GlobalMux        0              4961  RISE       1
I__408/O                                             GlobalMux      252              5212  RISE       1
I__414/I                                             ClkMux           0              5212  RISE       1
I__414/O                                             ClkMux         887              6100  RISE       1
SB_I2C_INST_LT/SBCLKI                                SB_I2C           0              6100  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : trans_count_0_LC_2_28_7/lcout
Path End         : SB_I2C_INST_LT/SBADRI5
Capture Clock    : SB_I2C_INST_LT/SBCLKI
Hold Constraint  : 0p
Path slack       : 7373p

Capture Clock Arrival Time (MyI2C|SBCLKi:R#1)      0
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      6100
- Setup Time                                     -89
---------------------------------------------   ---- 
End-of-path required time (ps)                  6011

Launch Clock Arrival Time (MyI2C|SBCLKi:R#1)       0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       6100
+ Clock To Q                                    1391
+ Data Path Delay                               5894
--------------------------------------------   ----- 
End-of-path arrival time (ps)                  13384
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
SBCLKi                                               MyI2C                          0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__407/I                                             gio2CtrlBuf                    0              4961  RISE       1
I__407/O                                             gio2CtrlBuf                    0              4961  RISE       1
I__408/I                                             GlobalMux                      0              4961  RISE       1
I__408/O                                             GlobalMux                    252              5212  RISE       1
I__411/I                                             ClkMux                         0              5212  RISE       1
I__411/O                                             ClkMux                       887              6100  RISE       1
trans_count_0_LC_2_28_7/clk                          LogicCell40_SEQ_MODE_1010      0              6100  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
trans_count_0_LC_2_28_7/lcout           LogicCell40_SEQ_MODE_1010   1391              7490   5276  FALL       7
I__157/I                                LocalMux                       0              7490   7265  FALL       1
I__157/O                                LocalMux                     768              8259   7265  FALL       1
I__161/I                                InMux                          0              8259   7265  FALL       1
I__161/O                                InMux                        503              8762   7265  FALL       1
I__165/I                                CascadeMux                     0              8762   7265  FALL       1
I__165/O                                CascadeMux                     0              8762   7265  FALL       1
trans_count_RNIFH7N1_0_LC_1_29_7/in2    LogicCell40_SEQ_MODE_0000      0              8762   7265  FALL       1
trans_count_RNIFH7N1_0_LC_1_29_7/lcout  LogicCell40_SEQ_MODE_0000   1205              9967   7265  FALL       3
I__212/I                                LocalMux                       0              9967   7265  FALL       1
I__212/O                                LocalMux                     768             10735   7265  FALL       1
I__214/I                                InMux                          0             10735   7265  FALL       1
I__214/O                                InMux                        503             11239   7265  FALL       1
trans_count_RNI0P4V2_0_LC_1_30_3/in3    LogicCell40_SEQ_MODE_0000      0             11239   7265  FALL       1
trans_count_RNI0P4V2_0_LC_1_30_3/lcout  LogicCell40_SEQ_MODE_0000    874             12113   7265  FALL       5
I__206/I                                LocalMux                       0             12113   7265  FALL       1
I__206/O                                LocalMux                     768             12881   7265  FALL       1
I__210/I                                InMux                          0             12881   7373  FALL       1
I__210/O                                InMux                        503             13384   7373  FALL       1
SB_I2C_INST_LT/SBADRI5                  SB_I2C                         0             13384   7373  FALL       1

Capture Clock Path
pin name                                             model name   delay  cumulative delay  edge  Fanout
---------------------------------------------------  -----------  -----  ----------------  ----  ------
SBCLKi                                               MyI2C            0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD           0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/DOUT                         IO_PAD         590               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF      0               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF   4371              4961  RISE       1
I__407/I                                             gio2CtrlBuf      0              4961  RISE       1
I__407/O                                             gio2CtrlBuf      0              4961  RISE       1
I__408/I                                             GlobalMux        0              4961  RISE       1
I__408/O                                             GlobalMux      252              5212  RISE       1
I__414/I                                             ClkMux           0              5212  RISE       1
I__414/O                                             ClkMux         887              6100  RISE       1
SB_I2C_INST_LT/SBCLKI                                SB_I2C           0              6100  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : trans_count_0_LC_2_28_7/lcout
Path End         : SB_I2C_INST_LT/SBADRI6
Capture Clock    : SB_I2C_INST_LT/SBCLKI
Hold Constraint  : 0p
Path slack       : 7452p

Capture Clock Arrival Time (MyI2C|SBCLKi:R#1)      0
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      6100
- Setup Time                                    -168
---------------------------------------------   ---- 
End-of-path required time (ps)                  5932

Launch Clock Arrival Time (MyI2C|SBCLKi:R#1)       0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       6100
+ Clock To Q                                    1391
+ Data Path Delay                               5894
--------------------------------------------   ----- 
End-of-path arrival time (ps)                  13384
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
SBCLKi                                               MyI2C                          0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__407/I                                             gio2CtrlBuf                    0              4961  RISE       1
I__407/O                                             gio2CtrlBuf                    0              4961  RISE       1
I__408/I                                             GlobalMux                      0              4961  RISE       1
I__408/O                                             GlobalMux                    252              5212  RISE       1
I__411/I                                             ClkMux                         0              5212  RISE       1
I__411/O                                             ClkMux                       887              6100  RISE       1
trans_count_0_LC_2_28_7/clk                          LogicCell40_SEQ_MODE_1010      0              6100  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
trans_count_0_LC_2_28_7/lcout           LogicCell40_SEQ_MODE_1010   1391              7490   5276  FALL       7
I__157/I                                LocalMux                       0              7490   7265  FALL       1
I__157/O                                LocalMux                     768              8259   7265  FALL       1
I__161/I                                InMux                          0              8259   7265  FALL       1
I__161/O                                InMux                        503              8762   7265  FALL       1
I__165/I                                CascadeMux                     0              8762   7265  FALL       1
I__165/O                                CascadeMux                     0              8762   7265  FALL       1
trans_count_RNIFH7N1_0_LC_1_29_7/in2    LogicCell40_SEQ_MODE_0000      0              8762   7265  FALL       1
trans_count_RNIFH7N1_0_LC_1_29_7/lcout  LogicCell40_SEQ_MODE_0000   1205              9967   7265  FALL       3
I__212/I                                LocalMux                       0              9967   7265  FALL       1
I__212/O                                LocalMux                     768             10735   7265  FALL       1
I__214/I                                InMux                          0             10735   7265  FALL       1
I__214/O                                InMux                        503             11239   7265  FALL       1
trans_count_RNI0P4V2_0_LC_1_30_3/in3    LogicCell40_SEQ_MODE_0000      0             11239   7265  FALL       1
trans_count_RNI0P4V2_0_LC_1_30_3/lcout  LogicCell40_SEQ_MODE_0000    874             12113   7265  FALL       5
I__205/I                                LocalMux                       0             12113   7452  FALL       1
I__205/O                                LocalMux                     768             12881   7452  FALL       1
I__209/I                                InMux                          0             12881   7452  FALL       1
I__209/O                                InMux                        503             13384   7452  FALL       1
SB_I2C_INST_LT/SBADRI6                  SB_I2C                         0             13384   7452  FALL       1

Capture Clock Path
pin name                                             model name   delay  cumulative delay  edge  Fanout
---------------------------------------------------  -----------  -----  ----------------  ----  ------
SBCLKi                                               MyI2C            0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD           0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/DOUT                         IO_PAD         590               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF      0               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF   4371              4961  RISE       1
I__407/I                                             gio2CtrlBuf      0              4961  RISE       1
I__407/O                                             gio2CtrlBuf      0              4961  RISE       1
I__408/I                                             GlobalMux        0              4961  RISE       1
I__408/O                                             GlobalMux      252              5212  RISE       1
I__414/I                                             ClkMux           0              5212  RISE       1
I__414/O                                             ClkMux         887              6100  RISE       1
SB_I2C_INST_LT/SBCLKI                                SB_I2C           0              6100  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : trans_count_0_LC_2_28_7/lcout
Path End         : SB_I2C_INST_LT/SBADRI7
Capture Clock    : SB_I2C_INST_LT/SBCLKI
Hold Constraint  : 0p
Path slack       : 7480p

Capture Clock Arrival Time (MyI2C|SBCLKi:R#1)      0
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      6100
- Setup Time                                    -196
---------------------------------------------   ---- 
End-of-path required time (ps)                  5904

Launch Clock Arrival Time (MyI2C|SBCLKi:R#1)       0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       6100
+ Clock To Q                                    1391
+ Data Path Delay                               5894
--------------------------------------------   ----- 
End-of-path arrival time (ps)                  13384
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
SBCLKi                                               MyI2C                          0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__407/I                                             gio2CtrlBuf                    0              4961  RISE       1
I__407/O                                             gio2CtrlBuf                    0              4961  RISE       1
I__408/I                                             GlobalMux                      0              4961  RISE       1
I__408/O                                             GlobalMux                    252              5212  RISE       1
I__411/I                                             ClkMux                         0              5212  RISE       1
I__411/O                                             ClkMux                       887              6100  RISE       1
trans_count_0_LC_2_28_7/clk                          LogicCell40_SEQ_MODE_1010      0              6100  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
trans_count_0_LC_2_28_7/lcout           LogicCell40_SEQ_MODE_1010   1391              7490   5276  FALL       7
I__157/I                                LocalMux                       0              7490   7265  FALL       1
I__157/O                                LocalMux                     768              8259   7265  FALL       1
I__161/I                                InMux                          0              8259   7265  FALL       1
I__161/O                                InMux                        503              8762   7265  FALL       1
I__165/I                                CascadeMux                     0              8762   7265  FALL       1
I__165/O                                CascadeMux                     0              8762   7265  FALL       1
trans_count_RNIFH7N1_0_LC_1_29_7/in2    LogicCell40_SEQ_MODE_0000      0              8762   7265  FALL       1
trans_count_RNIFH7N1_0_LC_1_29_7/lcout  LogicCell40_SEQ_MODE_0000   1205              9967   7265  FALL       3
I__212/I                                LocalMux                       0              9967   7265  FALL       1
I__212/O                                LocalMux                     768             10735   7265  FALL       1
I__214/I                                InMux                          0             10735   7265  FALL       1
I__214/O                                InMux                        503             11239   7265  FALL       1
trans_count_RNI0P4V2_0_LC_1_30_3/in3    LogicCell40_SEQ_MODE_0000      0             11239   7265  FALL       1
trans_count_RNI0P4V2_0_LC_1_30_3/lcout  LogicCell40_SEQ_MODE_0000    874             12113   7265  FALL       5
I__204/I                                LocalMux                       0             12113   7480  FALL       1
I__204/O                                LocalMux                     768             12881   7480  FALL       1
I__208/I                                InMux                          0             12881   7480  FALL       1
I__208/O                                InMux                        503             13384   7480  FALL       1
SB_I2C_INST_LT/SBADRI7                  SB_I2C                         0             13384   7480  FALL       1

Capture Clock Path
pin name                                             model name   delay  cumulative delay  edge  Fanout
---------------------------------------------------  -----------  -----  ----------------  ----  ------
SBCLKi                                               MyI2C            0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD           0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/DOUT                         IO_PAD         590               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF      0               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF   4371              4961  RISE       1
I__407/I                                             gio2CtrlBuf      0              4961  RISE       1
I__407/O                                             gio2CtrlBuf      0              4961  RISE       1
I__408/I                                             GlobalMux        0              4961  RISE       1
I__408/O                                             GlobalMux      252              5212  RISE       1
I__414/I                                             ClkMux           0              5212  RISE       1
I__414/O                                             ClkMux         887              6100  RISE       1
SB_I2C_INST_LT/SBCLKI                                SB_I2C           0              6100  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : trans_count_0_LC_2_28_7/lcout
Path End         : SB_I2C_INST_LT/SBDATI2
Capture Clock    : SB_I2C_INST_LT/SBCLKI
Hold Constraint  : 0p
Path slack       : 7650p

Capture Clock Arrival Time (MyI2C|SBCLKi:R#1)      0
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      6100
- Setup Time                                    -366
---------------------------------------------   ---- 
End-of-path required time (ps)                  5734

Launch Clock Arrival Time (MyI2C|SBCLKi:R#1)       0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       6100
+ Clock To Q                                    1391
+ Data Path Delay                               5894
--------------------------------------------   ----- 
End-of-path arrival time (ps)                  13384
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
SBCLKi                                               MyI2C                          0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__407/I                                             gio2CtrlBuf                    0              4961  RISE       1
I__407/O                                             gio2CtrlBuf                    0              4961  RISE       1
I__408/I                                             GlobalMux                      0              4961  RISE       1
I__408/O                                             GlobalMux                    252              5212  RISE       1
I__411/I                                             ClkMux                         0              5212  RISE       1
I__411/O                                             ClkMux                       887              6100  RISE       1
trans_count_0_LC_2_28_7/clk                          LogicCell40_SEQ_MODE_1010      0              6100  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
trans_count_0_LC_2_28_7/lcout           LogicCell40_SEQ_MODE_1010   1391              7490   5276  FALL       7
I__157/I                                LocalMux                       0              7490   7265  FALL       1
I__157/O                                LocalMux                     768              8259   7265  FALL       1
I__161/I                                InMux                          0              8259   7265  FALL       1
I__161/O                                InMux                        503              8762   7265  FALL       1
I__165/I                                CascadeMux                     0              8762   7265  FALL       1
I__165/O                                CascadeMux                     0              8762   7265  FALL       1
trans_count_RNIFH7N1_0_LC_1_29_7/in2    LogicCell40_SEQ_MODE_0000      0              8762   7265  FALL       1
trans_count_RNIFH7N1_0_LC_1_29_7/lcout  LogicCell40_SEQ_MODE_0000   1205              9967   7265  FALL       3
I__212/I                                LocalMux                       0              9967   7265  FALL       1
I__212/O                                LocalMux                     768             10735   7265  FALL       1
I__214/I                                InMux                          0             10735   7265  FALL       1
I__214/O                                InMux                        503             11239   7265  FALL       1
trans_count_RNI0P4V2_0_LC_1_30_3/in3    LogicCell40_SEQ_MODE_0000      0             11239   7265  FALL       1
trans_count_RNI0P4V2_0_LC_1_30_3/lcout  LogicCell40_SEQ_MODE_0000    874             12113   7265  FALL       5
I__203/I                                LocalMux                       0             12113   7650  FALL       1
I__203/O                                LocalMux                     768             12881   7650  FALL       1
I__207/I                                InMux                          0             12881   7650  FALL       1
I__207/O                                InMux                        503             13384   7650  FALL       1
SB_I2C_INST_LT/SBDATI2                  SB_I2C                         0             13384   7650  FALL       1

Capture Clock Path
pin name                                             model name   delay  cumulative delay  edge  Fanout
---------------------------------------------------  -----------  -----  ----------------  ----  ------
SBCLKi                                               MyI2C            0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD           0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/DOUT                         IO_PAD         590               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF      0               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF   4371              4961  RISE       1
I__407/I                                             gio2CtrlBuf      0              4961  RISE       1
I__407/O                                             gio2CtrlBuf      0              4961  RISE       1
I__408/I                                             GlobalMux        0              4961  RISE       1
I__408/O                                             GlobalMux      252              5212  RISE       1
I__414/I                                             ClkMux           0              5212  RISE       1
I__414/O                                             ClkMux         887              6100  RISE       1
SB_I2C_INST_LT/SBCLKI                                SB_I2C           0              6100  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : IPLOAD
Path End         : load_d1_LC_3_27_6/in3
Capture Clock    : load_d1_LC_3_27_6/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (MyI2C|SBCLKi:R#1)    -INF
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       6100
- Setup Time                                        0
---------------------------------------------   ----- 
End-of-path required time (ps)                   -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         6961
---------------------------------------   ---- 
End-of-path arrival time (ps)             6961
 
Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
IPLOAD                           MyI2C                          0                 0   +INF  RISE       1
IPLOAD_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
IPLOAD_ibuf_iopad/DOUT           IO_PAD                       590               590   +INF  RISE       1
IPLOAD_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
IPLOAD_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       490              1080   +INF  FALL       1
I__418/I                         Odrv12                         0              1080   +INF  FALL       1
I__418/O                         Odrv12                      1232              2312   +INF  FALL       1
I__419/I                         Span12Mux_v                    0              2312   +INF  FALL       1
I__419/O                         Span12Mux_v                 1073              3385   +INF  FALL       1
I__420/I                         Span12Mux_v                    0              3385   +INF  FALL       1
I__420/O                         Span12Mux_v                 1073              4457   +INF  FALL       1
I__421/I                         Span12Mux_h                    0              4457   +INF  FALL       1
I__421/O                         Span12Mux_h                 1232              5689   +INF  FALL       1
I__422/I                         LocalMux                       0              5689   +INF  FALL       1
I__422/O                         LocalMux                     768              6457   +INF  FALL       1
I__423/I                         InMux                          0              6457   +INF  FALL       1
I__423/O                         InMux                        503              6961   +INF  FALL       1
load_d1_LC_3_27_6/in3            LogicCell40_SEQ_MODE_1010      0              6961   +INF  FALL       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
SBCLKi                                               MyI2C                          0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__407/I                                             gio2CtrlBuf                    0              4961  RISE       1
I__407/O                                             gio2CtrlBuf                    0              4961  RISE       1
I__408/I                                             GlobalMux                      0              4961  RISE       1
I__408/O                                             GlobalMux                    252              5212  RISE       1
I__409/I                                             ClkMux                         0              5212  RISE       1
I__409/O                                             ClkMux                       887              6100  RISE       1
load_d1_LC_3_27_6/clk                                LogicCell40_SEQ_MODE_1010      0              6100  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : I2C2_SDA:in
Path End         : SB_I2C_INST_LT/SDAI
Capture Clock    : SB_I2C_INST_LT/SCLO
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (SB_I2C_INST_LT/SCLO:R#1)     -INF
+ Capture Clock Source Latency                              0
+ Capture Clock Path Delay                                  0
- Setup Time (SDA_DELAYED_INPUT )                      -50074
----------------------------------------------------   ------ 
End-of-path required time (ps)                           -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4815
---------------------------------------   ---- 
End-of-path arrival time (ps)             4815
 
Data path
pin name                            model name              delay  cumulative delay  slack  edge  Fanout
----------------------------------  ----------------------  -----  ----------------  -----  ----  ------
I2C2_SDA:in                         MyI2C                       0                 0   +INF  RISE       1
I2C2_SDA_iobuf_iopad/PACKAGEPIN:in  IO_PAD                      0                 0   +INF  RISE       1
I2C2_SDA_iobuf_iopad/DOUT           IO_PAD                    590               590   +INF  RISE       1
I2C2_SDA_iobuf_preio/PADIN          PRE_IO_PIN_TYPE_101001      0               590   +INF  RISE       1
I2C2_SDA_iobuf_preio/DIN0           PRE_IO_PIN_TYPE_101001    490              1080   +INF  FALL       1
I__77/I                             Odrv12                      0              1080   +INF  FALL       1
I__77/O                             Odrv12                   1232              2312   +INF  FALL       1
I__78/I                             Span12Mux_h                 0              2312   +INF  FALL       1
I__78/O                             Span12Mux_h              1232              3544   +INF  FALL       1
I__79/I                             LocalMux                    0              3544   +INF  FALL       1
I__79/O                             LocalMux                  768              4312   +INF  FALL       1
I__80/I                             InMux                       0              4312   +INF  FALL       1
I__80/O                             InMux                     503              4815   +INF  FALL       1
SB_I2C_INST_LT/SDAI                 SB_I2C                      0              4815   +INF  FALL       1

Capture Clock Path
pin name             model name   delay  cumulative delay  edge  Fanout
-------------------  -----------  -----  ----------------  ----  ------
SB_I2C_INST_LT/SCLO  SB_I2C           0                 0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST
Path End         : load_d1_LC_3_27_6/sr
Capture Clock    : load_d1_LC_3_27_6/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (MyI2C|SBCLKi:R#1)    -INF
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       6100
- Setup Time                                        0
---------------------------------------------   ----- 
End-of-path required time (ps)                   -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         8378
---------------------------------------   ---- 
End-of-path arrival time (ps)             8378
 
Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST                           MyI2C                          0                 0   +INF  RISE       1
RST_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
RST_ibuf_iopad/DOUT           IO_PAD                       590               590   +INF  RISE       1
RST_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
RST_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       490              1080   +INF  FALL       1
I__380/I                      Odrv12                         0              1080   +INF  FALL       1
I__380/O                      Odrv12                      1232              2312   +INF  FALL       1
I__382/I                      Span12Mux_h                    0              2312   +INF  FALL       1
I__382/O                      Span12Mux_h                 1232              3544   +INF  FALL       1
I__384/I                      Span12Mux_v                    0              3544   +INF  FALL       1
I__384/O                      Span12Mux_v                 1073              4616   +INF  FALL       1
I__386/I                      Span12Mux_v                    0              4616   +INF  FALL       1
I__386/O                      Span12Mux_v                 1073              5689   +INF  FALL       1
I__388/I                      Sp12to4                        0              5689   +INF  FALL       1
I__388/O                      Sp12to4                      848              6537   +INF  FALL       1
I__392/I                      Span4Mux_h                     0              6537   +INF  FALL       1
I__392/O                      Span4Mux_h                   543              7080   +INF  FALL       1
I__396/I                      LocalMux                       0              7080   +INF  FALL       1
I__396/O                      LocalMux                     768              7848   +INF  FALL       1
I__401/I                      SRMux                          0              7848   +INF  FALL       1
I__401/O                      SRMux                        530              8378   +INF  FALL       1
load_d1_LC_3_27_6/sr          LogicCell40_SEQ_MODE_1010      0              8378   +INF  FALL       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
SBCLKi                                               MyI2C                          0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__407/I                                             gio2CtrlBuf                    0              4961  RISE       1
I__407/O                                             gio2CtrlBuf                    0              4961  RISE       1
I__408/I                                             GlobalMux                      0              4961  RISE       1
I__408/O                                             GlobalMux                    252              5212  RISE       1
I__409/I                                             ClkMux                         0              5212  RISE       1
I__409/O                                             ClkMux                       887              6100  RISE       1
load_d1_LC_3_27_6/clk                                LogicCell40_SEQ_MODE_1010      0              6100  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST
Path End         : pup_LC_3_27_5/sr
Capture Clock    : pup_LC_3_27_5/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (MyI2C|SBCLKi:R#1)    -INF
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       6100
- Setup Time                                        0
---------------------------------------------   ----- 
End-of-path required time (ps)                   -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         8328
---------------------------------------   ---- 
End-of-path arrival time (ps)             8328
 
Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST                           MyI2C                          0                 0   +INF  FALL       1
RST_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  FALL       1
RST_ibuf_iopad/DOUT           IO_PAD                       540               540   +INF  FALL       1
RST_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               540   +INF  FALL       1
RST_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       490              1030   +INF  FALL       1
I__380/I                      Odrv12                         0              1030   +INF  FALL       1
I__380/O                      Odrv12                      1232              2262   +INF  FALL       1
I__382/I                      Span12Mux_h                    0              2262   +INF  FALL       1
I__382/O                      Span12Mux_h                 1232              3494   +INF  FALL       1
I__384/I                      Span12Mux_v                    0              3494   +INF  FALL       1
I__384/O                      Span12Mux_v                 1073              4566   +INF  FALL       1
I__386/I                      Span12Mux_v                    0              4566   +INF  FALL       1
I__386/O                      Span12Mux_v                 1073              5639   +INF  FALL       1
I__388/I                      Sp12to4                        0              5639   +INF  FALL       1
I__388/O                      Sp12to4                      848              6487   +INF  FALL       1
I__392/I                      Span4Mux_h                     0              6487   +INF  FALL       1
I__392/O                      Span4Mux_h                   543              7030   +INF  FALL       1
I__396/I                      LocalMux                       0              7030   +INF  FALL       1
I__396/O                      LocalMux                     768              7798   +INF  FALL       1
I__401/I                      SRMux                          0              7798   +INF  FALL       1
I__401/O                      SRMux                        530              8328   +INF  FALL       1
pup_LC_3_27_5/sr              LogicCell40_SEQ_MODE_1011      0              8328   +INF  FALL       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
SBCLKi                                               MyI2C                          0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__407/I                                             gio2CtrlBuf                    0              4961  RISE       1
I__407/O                                             gio2CtrlBuf                    0              4961  RISE       1
I__408/I                                             GlobalMux                      0              4961  RISE       1
I__408/O                                             GlobalMux                    252              5212  RISE       1
I__409/I                                             ClkMux                         0              5212  RISE       1
I__409/O                                             ClkMux                       887              6100  RISE       1
pup_LC_3_27_5/clk                                    LogicCell40_SEQ_MODE_1011      0              6100  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST
Path End         : start_LC_3_27_3/sr
Capture Clock    : start_LC_3_27_3/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (MyI2C|SBCLKi:R#1)    -INF
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       6100
- Setup Time                                        0
---------------------------------------------   ----- 
End-of-path required time (ps)                   -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         8378
---------------------------------------   ---- 
End-of-path arrival time (ps)             8378
 
Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST                           MyI2C                          0                 0   +INF  RISE       1
RST_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
RST_ibuf_iopad/DOUT           IO_PAD                       590               590   +INF  RISE       1
RST_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
RST_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       490              1080   +INF  FALL       1
I__380/I                      Odrv12                         0              1080   +INF  FALL       1
I__380/O                      Odrv12                      1232              2312   +INF  FALL       1
I__382/I                      Span12Mux_h                    0              2312   +INF  FALL       1
I__382/O                      Span12Mux_h                 1232              3544   +INF  FALL       1
I__384/I                      Span12Mux_v                    0              3544   +INF  FALL       1
I__384/O                      Span12Mux_v                 1073              4616   +INF  FALL       1
I__386/I                      Span12Mux_v                    0              4616   +INF  FALL       1
I__386/O                      Span12Mux_v                 1073              5689   +INF  FALL       1
I__388/I                      Sp12to4                        0              5689   +INF  FALL       1
I__388/O                      Sp12to4                      848              6537   +INF  FALL       1
I__392/I                      Span4Mux_h                     0              6537   +INF  FALL       1
I__392/O                      Span4Mux_h                   543              7080   +INF  FALL       1
I__396/I                      LocalMux                       0              7080   +INF  FALL       1
I__396/O                      LocalMux                     768              7848   +INF  FALL       1
I__401/I                      SRMux                          0              7848   +INF  FALL       1
I__401/O                      SRMux                        530              8378   +INF  FALL       1
start_LC_3_27_3/sr            LogicCell40_SEQ_MODE_1010      0              8378   +INF  FALL       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
SBCLKi                                               MyI2C                          0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__407/I                                             gio2CtrlBuf                    0              4961  RISE       1
I__407/O                                             gio2CtrlBuf                    0              4961  RISE       1
I__408/I                                             GlobalMux                      0              4961  RISE       1
I__408/O                                             GlobalMux                    252              5212  RISE       1
I__409/I                                             ClkMux                         0              5212  RISE       1
I__409/O                                             ClkMux                       887              6100  RISE       1
start_LC_3_27_3/clk                                  LogicCell40_SEQ_MODE_1010      0              6100  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST
Path End         : load_d2_LC_3_27_1/sr
Capture Clock    : load_d2_LC_3_27_1/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (MyI2C|SBCLKi:R#1)    -INF
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       6100
- Setup Time                                        0
---------------------------------------------   ----- 
End-of-path required time (ps)                   -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         8378
---------------------------------------   ---- 
End-of-path arrival time (ps)             8378
 
Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST                           MyI2C                          0                 0   +INF  RISE       1
RST_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
RST_ibuf_iopad/DOUT           IO_PAD                       590               590   +INF  RISE       1
RST_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
RST_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       490              1080   +INF  FALL       1
I__380/I                      Odrv12                         0              1080   +INF  FALL       1
I__380/O                      Odrv12                      1232              2312   +INF  FALL       1
I__382/I                      Span12Mux_h                    0              2312   +INF  FALL       1
I__382/O                      Span12Mux_h                 1232              3544   +INF  FALL       1
I__384/I                      Span12Mux_v                    0              3544   +INF  FALL       1
I__384/O                      Span12Mux_v                 1073              4616   +INF  FALL       1
I__386/I                      Span12Mux_v                    0              4616   +INF  FALL       1
I__386/O                      Span12Mux_v                 1073              5689   +INF  FALL       1
I__388/I                      Sp12to4                        0              5689   +INF  FALL       1
I__388/O                      Sp12to4                      848              6537   +INF  FALL       1
I__392/I                      Span4Mux_h                     0              6537   +INF  FALL       1
I__392/O                      Span4Mux_h                   543              7080   +INF  FALL       1
I__396/I                      LocalMux                       0              7080   +INF  FALL       1
I__396/O                      LocalMux                     768              7848   +INF  FALL       1
I__401/I                      SRMux                          0              7848   +INF  FALL       1
I__401/O                      SRMux                        530              8378   +INF  FALL       1
load_d2_LC_3_27_1/sr          LogicCell40_SEQ_MODE_1010      0              8378   +INF  FALL       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
SBCLKi                                               MyI2C                          0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__407/I                                             gio2CtrlBuf                    0              4961  RISE       1
I__407/O                                             gio2CtrlBuf                    0              4961  RISE       1
I__408/I                                             GlobalMux                      0              4961  RISE       1
I__408/O                                             GlobalMux                    252              5212  RISE       1
I__409/I                                             ClkMux                         0              5212  RISE       1
I__409/O                                             ClkMux                       887              6100  RISE       1
load_d2_LC_3_27_1/clk                                LogicCell40_SEQ_MODE_1010      0              6100  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : IPDONE_i_LC_1_29_6/lcout
Path End         : SBACKo
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (MyI2C|SBCLKi:R#1)       0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       6100
+ Clock To Q                                    1391
+ Data Path Delay                              14327
--------------------------------------------   ----- 
End-of-path arrival time (ps)                  21817
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
SBCLKi                                               MyI2C                          0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__407/I                                             gio2CtrlBuf                    0              4961  RISE       1
I__407/O                                             gio2CtrlBuf                    0              4961  RISE       1
I__408/I                                             GlobalMux                      0              4961  RISE       1
I__408/O                                             GlobalMux                    252              5212  RISE       1
I__413/I                                             ClkMux                         0              5212  RISE       1
I__413/O                                             ClkMux                       887              6100  RISE       1
IPDONE_i_LC_1_29_6/clk                               LogicCell40_SEQ_MODE_1010      0              6100  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
IPDONE_i_LC_1_29_6/lcout          LogicCell40_SEQ_MODE_1010   1391              7490   +INF  RISE      13
I__265/I                          Odrv12                         0              7490   +INF  RISE       1
I__265/O                          Odrv12                      1073              8563   +INF  RISE       1
I__277/I                          Span12Mux_v                    0              8563   +INF  RISE       1
I__277/O                          Span12Mux_v                  980              9543   +INF  RISE       1
I__284/I                          Span12Mux_h                    0              9543   +INF  RISE       1
I__284/O                          Span12Mux_h                 1073             10616   +INF  RISE       1
I__286/I                          LocalMux                       0             10616   +INF  RISE       1
I__286/O                          LocalMux                    1099             11715   +INF  RISE       1
I__288/I                          InMux                          0             11715   +INF  RISE       1
I__288/O                          InMux                        662             12378   +INF  RISE       1
SBACKo_obuf_RNO_LC_10_11_4/in0    LogicCell40_SEQ_MODE_0000      0             12378   +INF  RISE       1
SBACKo_obuf_RNO_LC_10_11_4/lcout  LogicCell40_SEQ_MODE_0000   1285             13662   +INF  FALL       1
I__238/I                          Odrv12                         0             13662   +INF  FALL       1
I__238/O                          Odrv12                      1232             14894   +INF  FALL       1
I__239/I                          Span12Mux_h                    0             14894   +INF  FALL       1
I__239/O                          Span12Mux_h                 1232             16126   +INF  FALL       1
I__240/I                          Sp12to4                        0             16126   +INF  FALL       1
I__240/O                          Sp12to4                      848             16973   +INF  FALL       1
I__241/I                          Span4Mux_s2_v                  0             16973   +INF  FALL       1
I__241/O                          Span4Mux_s2_v                450             17424   +INF  FALL       1
I__242/I                          LocalMux                       0             17424   +INF  FALL       1
I__242/O                          LocalMux                     768             18192   +INF  FALL       1
I__243/I                          IoInMux                        0             18192   +INF  FALL       1
I__243/O                          IoInMux                      503             18695   +INF  FALL       1
SBACKo_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0             18695   +INF  FALL       1
SBACKo_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001       768             19463   +INF  FALL       1
SBACKo_obuf_iopad/DIN             IO_PAD                         0             19463   +INF  FALL       1
SBACKo_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2353             21817   +INF  FALL       1
SBACKo                            MyI2C                          0             21817   +INF  FALL       1


++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : IPDONE_i_LC_1_29_6/lcout
Path End         : IPDONE
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (MyI2C|SBCLKi:R#1)       0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       6100
+ Clock To Q                                    1391
+ Data Path Delay                               9413
--------------------------------------------   ----- 
End-of-path arrival time (ps)                  16903
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
SBCLKi                                               MyI2C                          0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__407/I                                             gio2CtrlBuf                    0              4961  RISE       1
I__407/O                                             gio2CtrlBuf                    0              4961  RISE       1
I__408/I                                             GlobalMux                      0              4961  RISE       1
I__408/O                                             GlobalMux                    252              5212  RISE       1
I__413/I                                             ClkMux                         0              5212  RISE       1
I__413/O                                             ClkMux                       887              6100  RISE       1
IPDONE_i_LC_1_29_6/clk                               LogicCell40_SEQ_MODE_1010      0              6100  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
IPDONE_i_LC_1_29_6/lcout          LogicCell40_SEQ_MODE_1010   1391              7490   +INF  FALL      13
I__266/I                          Odrv12                         0              7490   +INF  FALL       1
I__266/O                          Odrv12                      1232              8722   +INF  FALL       1
I__278/I                          Span12Mux_v                    0              8722   +INF  FALL       1
I__278/O                          Span12Mux_v                 1073              9795   +INF  FALL       1
I__285/I                          Span12Mux_v                    0              9795   +INF  FALL       1
I__285/O                          Span12Mux_v                 1073             10868   +INF  FALL       1
I__287/I                          Span12Mux_h                    0             10868   +INF  FALL       1
I__287/O                          Span12Mux_h                 1232             12100   +INF  FALL       1
I__289/I                          Span12Mux_s4_v                 0             12100   +INF  FALL       1
I__289/O                          Span12Mux_s4_v               411             12510   +INF  FALL       1
I__290/I                          LocalMux                       0             12510   +INF  FALL       1
I__290/O                          LocalMux                     768             13278   +INF  FALL       1
I__291/I                          IoInMux                        0             13278   +INF  FALL       1
I__291/O                          IoInMux                      503             13782   +INF  FALL       1
IPDONE_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0             13782   +INF  FALL       1
IPDONE_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001       768             14550   +INF  FALL       1
IPDONE_obuf_iopad/DIN             IO_PAD                         0             14550   +INF  FALL       1
IPDONE_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2353             16903   +INF  FALL       1
IPDONE                            MyI2C                          0             16903   +INF  FALL       1


++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SB_I2C_INST_LT/SCLO
Path End         : I2C2_SCL:out
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (SB_I2C_INST_LT/SCLO:R#1)      0
+ Launch Clock Source Latency                            0
+ Data Path Delay                                     7232
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         7232
 
Data path
pin name                             model name              delay  cumulative delay  slack  edge  Fanout
-----------------------------------  ----------------------  -----  ----------------  -----  ----  ------
SB_I2C_INST_LT/SCLO                  SB_I2C                      0                 0   COMP  RISE       1
I__65/I                              Odrv12                      0                 0   +INF  RISE       1
I__65/O                              Odrv12                   1073              1073   +INF  RISE       1
I__66/I                              Span12Mux_h                 0              1073   +INF  RISE       1
I__66/O                              Span12Mux_h              1073              2146   +INF  RISE       1
I__67/I                              Span12Mux_s2_v              0              2146   +INF  RISE       1
I__67/O                              Span12Mux_s2_v            278              2424   +INF  RISE       1
I__68/I                              LocalMux                    0              2424   +INF  RISE       1
I__68/O                              LocalMux                 1099              3523   +INF  RISE       1
I__69/I                              IoInMux                     0              3523   +INF  RISE       1
I__69/O                              IoInMux                   662              4185   +INF  RISE       1
I2C2_SCL_iobuf_preio/DOUT0           PRE_IO_PIN_TYPE_101001      0              4185   +INF  RISE       1
I2C2_SCL_iobuf_preio/PADOUT          PRE_IO_PIN_TYPE_101001    755              4940   +INF  RISE       1
I2C2_SCL_iobuf_iopad/DIN             IO_PAD                      0              4940   +INF  RISE       1
I2C2_SCL_iobuf_iopad/PACKAGEPIN:out  IO_PAD                   2292              7232   +INF  RISE       1
I2C2_SCL:out                         MyI2C                       0              7232   +INF  RISE       1


++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SB_I2C_INST_LT/I2CIRQ
Path End         : I2CPIRQ[0]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (MyI2C|SBCLKi:R#1)       0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       6100
+ Clock To Q                                    1730
+ Data Path Delay                               7969
--------------------------------------------   ----- 
End-of-path arrival time (ps)                  15799
 
Launch Clock Path
pin name                                             model name   delay  cumulative delay  edge  Fanout
---------------------------------------------------  -----------  -----  ----------------  ----  ------
SBCLKi                                               MyI2C            0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD           0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/DOUT                         IO_PAD         590               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF      0               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF   4371              4961  RISE       1
I__407/I                                             gio2CtrlBuf      0              4961  RISE       1
I__407/O                                             gio2CtrlBuf      0              4961  RISE       1
I__408/I                                             GlobalMux        0              4961  RISE       1
I__408/O                                             GlobalMux      252              5212  RISE       1
I__414/I                                             ClkMux           0              5212  RISE       1
I__414/O                                             ClkMux         887              6100  RISE       1
SB_I2C_INST_LT/SBCLKI                                SB_I2C           0              6100  RISE       1

Data path
pin name                             model name              delay  cumulative delay  slack  edge  Fanout
-----------------------------------  ----------------------  -----  ----------------  -----  ----  ------
SB_I2C_INST_LT/I2CIRQ                SB_I2C                   1730              7830   +INF  RISE       1
I__59/I                              Odrv12                      0              7830   +INF  RISE       1
I__59/O                              Odrv12                   1073              8903   +INF  RISE       1
I__60/I                              Span12Mux_h                 0              8903   +INF  RISE       1
I__60/O                              Span12Mux_h              1073              9976   +INF  RISE       1
I__61/I                              Sp12to4                     0              9976   +INF  RISE       1
I__61/O                              Sp12to4                   596             10572   +INF  RISE       1
I__62/I                              Span4Mux_s0_v               0             10572   +INF  RISE       1
I__62/O                              Span4Mux_s0_v             344             10916   +INF  RISE       1
I__63/I                              LocalMux                    0             10916   +INF  RISE       1
I__63/O                              LocalMux                 1099             12015   +INF  RISE       1
I__64/I                              IoInMux                     0             12015   +INF  RISE       1
I__64/O                              IoInMux                   662             12678   +INF  RISE       1
I2CPIRQ_obuf_0_preio/DOUT0           PRE_IO_PIN_TYPE_011001      0             12678   +INF  RISE       1
I2CPIRQ_obuf_0_preio/PADOUT          PRE_IO_PIN_TYPE_011001    768             13446   +INF  FALL       1
I2CPIRQ_obuf_0_iopad/DIN             IO_PAD                      0             13446   +INF  FALL       1
I2CPIRQ_obuf_0_iopad/PACKAGEPIN:out  IO_PAD                   2353             15799   +INF  FALL       1
I2CPIRQ[0]                           MyI2C                       0             15799   +INF  FALL       1


++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SB_I2C_INST_LT/I2CWKUP
Path End         : I2CPWKUP[0]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (MyI2C|SBCLKi:R#1)       0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       6100
+ Clock To Q                                    2485
+ Data Path Delay                               9837
--------------------------------------------   ----- 
End-of-path arrival time (ps)                  18421
 
Launch Clock Path
pin name                                             model name   delay  cumulative delay  edge  Fanout
---------------------------------------------------  -----------  -----  ----------------  ----  ------
SBCLKi                                               MyI2C            0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD           0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/DOUT                         IO_PAD         590               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF      0               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF   4371              4961  RISE       1
I__407/I                                             gio2CtrlBuf      0              4961  RISE       1
I__407/O                                             gio2CtrlBuf      0              4961  RISE       1
I__408/I                                             GlobalMux        0              4961  RISE       1
I__408/O                                             GlobalMux      252              5212  RISE       1
I__414/I                                             ClkMux           0              5212  RISE       1
I__414/O                                             ClkMux         887              6100  RISE       1
SB_I2C_INST_LT/SBCLKI                                SB_I2C           0              6100  RISE       1

Data path
pin name                              model name              delay  cumulative delay  slack  edge  Fanout
------------------------------------  ----------------------  -----  ----------------  -----  ----  ------
SB_I2C_INST_LT/I2CWKUP                SB_I2C                   2485              8584   +INF  RISE       1
I__70/I                               Odrv12                      0              8584   +INF  RISE       1
I__70/O                               Odrv12                   1073              9657   +INF  RISE       1
I__71/I                               Span12Mux_v                 0              9657   +INF  RISE       1
I__71/O                               Span12Mux_v               980             10637   +INF  RISE       1
I__72/I                               Span12Mux_h                 0             10637   +INF  RISE       1
I__72/O                               Span12Mux_h              1073             11710   +INF  RISE       1
I__73/I                               Span12Mux_h                 0             11710   +INF  RISE       1
I__73/O                               Span12Mux_h              1073             12783   +INF  RISE       1
I__74/I                               Span12Mux_s9_v              0             12783   +INF  RISE       1
I__74/O                               Span12Mux_s9_v            755             13538   +INF  RISE       1
I__75/I                               LocalMux                    0             13538   +INF  RISE       1
I__75/O                               LocalMux                 1099             14637   +INF  RISE       1
I__76/I                               IoInMux                     0             14637   +INF  RISE       1
I__76/O                               IoInMux                   662             15299   +INF  RISE       1
I2CPWKUP_obuf_0_preio/DOUT0           PRE_IO_PIN_TYPE_011001      0             15299   +INF  RISE       1
I2CPWKUP_obuf_0_preio/PADOUT          PRE_IO_PIN_TYPE_011001    768             16068   +INF  FALL       1
I2CPWKUP_obuf_0_iopad/DIN             IO_PAD                      0             16068   +INF  FALL       1
I2CPWKUP_obuf_0_iopad/PACKAGEPIN:out  IO_PAD                   2353             18421   +INF  FALL       1
I2CPWKUP[0]                           MyI2C                       0             18421   +INF  FALL       1


++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SB_I2C_INST_LT/SDAO
Path End         : I2C2_SDA:out
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (SB_I2C_INST_LT/SCLO:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                                0
+ Clock To Q                                          1998
+ Data Path Delay                                     7399
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9397
 
Launch Clock Path
pin name             model name   delay  cumulative delay  edge  Fanout
-------------------  -----------  -----  ----------------  ----  ------
SB_I2C_INST_LT/SCLO  SB_I2C           0                 0  RISE       1

Data path
pin name                             model name              delay  cumulative delay  slack  edge  Fanout
-----------------------------------  ----------------------  -----  ----------------  -----  ----  ------
SB_I2C_INST_LT/SDAO                  SB_I2C                   1998              1998   +INF  RISE       1
I__91/I                              Odrv12                      0              1998   +INF  RISE       1
I__91/O                              Odrv12                   1073              3070   +INF  RISE       1
I__92/I                              Span12Mux_h                 0              3070   +INF  RISE       1
I__92/O                              Span12Mux_h              1073              4143   +INF  RISE       1
I__93/I                              Span12Mux_s4_v              0              4143   +INF  RISE       1
I__93/O                              Span12Mux_s4_v            371              4514   +INF  RISE       1
I__94/I                              LocalMux                    0              4514   +INF  RISE       1
I__94/O                              LocalMux                 1099              5613   +INF  RISE       1
I__95/I                              IoInMux                     0              5613   +INF  RISE       1
I__95/O                              IoInMux                   662              6276   +INF  RISE       1
I2C2_SDA_iobuf_preio/DOUT0           PRE_IO_PIN_TYPE_101001      0              6276   +INF  RISE       1
I2C2_SDA_iobuf_preio/PADOUT          PRE_IO_PIN_TYPE_101001    768              7044   +INF  FALL       1
I2C2_SDA_iobuf_iopad/DIN             IO_PAD                      0              7044   +INF  FALL       1
I2C2_SDA_iobuf_iopad/PACKAGEPIN:out  IO_PAD                   2353              9397   +INF  FALL       1
I2C2_SDA:out                         MyI2C                       0              9397   +INF  FALL       1


++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST
Path End         : strobe_LC_1_26_4/sr
Capture Clock    : strobe_LC_1_26_4/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (MyI2C|SBCLKi:R#1)    -INF
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       6100
- Setup Time                                        0
---------------------------------------------   ----- 
End-of-path required time (ps)                   -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         8484
---------------------------------------   ---- 
End-of-path arrival time (ps)             8484
 
Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST                           MyI2C                          0                 0   +INF  RISE       1
RST_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
RST_ibuf_iopad/DOUT           IO_PAD                       590               590   +INF  RISE       1
RST_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
RST_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       490              1080   +INF  FALL       1
I__381/I                      Odrv12                         0              1080   +INF  FALL       1
I__381/O                      Odrv12                      1232              2312   +INF  FALL       1
I__383/I                      Span12Mux_v                    0              2312   +INF  FALL       1
I__383/O                      Span12Mux_v                 1073              3385   +INF  FALL       1
I__385/I                      Span12Mux_v                    0              3385   +INF  FALL       1
I__385/O                      Span12Mux_v                 1073              4457   +INF  FALL       1
I__387/I                      Span12Mux_h                    0              4457   +INF  FALL       1
I__387/O                      Span12Mux_h                 1232              5689   +INF  FALL       1
I__390/I                      Sp12to4                        0              5689   +INF  FALL       1
I__390/O                      Sp12to4                      848              6537   +INF  FALL       1
I__394/I                      Span4Mux_v                     0              6537   +INF  FALL       1
I__394/O                      Span4Mux_v                   649              7186   +INF  FALL       1
I__398/I                      LocalMux                       0              7186   +INF  FALL       1
I__398/O                      LocalMux                     768              7954   +INF  FALL       1
I__403/I                      SRMux                          0              7954   +INF  FALL       1
I__403/O                      SRMux                        530              8484   +INF  FALL       1
strobe_LC_1_26_4/sr           LogicCell40_SEQ_MODE_1010      0              8484   +INF  FALL       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
SBCLKi                                               MyI2C                          0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__407/I                                             gio2CtrlBuf                    0              4961  RISE       1
I__407/O                                             gio2CtrlBuf                    0              4961  RISE       1
I__408/I                                             GlobalMux                      0              4961  RISE       1
I__408/O                                             GlobalMux                    252              5212  RISE       1
I__410/I                                             ClkMux                         0              5212  RISE       1
I__410/O                                             ClkMux                       887              6100  RISE       1
strobe_LC_1_26_4/clk                                 LogicCell40_SEQ_MODE_1010      0              6100  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST
Path End         : run_LC_1_26_3/sr
Capture Clock    : run_LC_1_26_3/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (MyI2C|SBCLKi:R#1)    -INF
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       6100
- Setup Time                                        0
---------------------------------------------   ----- 
End-of-path required time (ps)                   -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         8484
---------------------------------------   ---- 
End-of-path arrival time (ps)             8484
 
Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST                           MyI2C                          0                 0   +INF  RISE       1
RST_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
RST_ibuf_iopad/DOUT           IO_PAD                       590               590   +INF  RISE       1
RST_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
RST_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       490              1080   +INF  FALL       1
I__381/I                      Odrv12                         0              1080   +INF  FALL       1
I__381/O                      Odrv12                      1232              2312   +INF  FALL       1
I__383/I                      Span12Mux_v                    0              2312   +INF  FALL       1
I__383/O                      Span12Mux_v                 1073              3385   +INF  FALL       1
I__385/I                      Span12Mux_v                    0              3385   +INF  FALL       1
I__385/O                      Span12Mux_v                 1073              4457   +INF  FALL       1
I__387/I                      Span12Mux_h                    0              4457   +INF  FALL       1
I__387/O                      Span12Mux_h                 1232              5689   +INF  FALL       1
I__390/I                      Sp12to4                        0              5689   +INF  FALL       1
I__390/O                      Sp12to4                      848              6537   +INF  FALL       1
I__394/I                      Span4Mux_v                     0              6537   +INF  FALL       1
I__394/O                      Span4Mux_v                   649              7186   +INF  FALL       1
I__398/I                      LocalMux                       0              7186   +INF  FALL       1
I__398/O                      LocalMux                     768              7954   +INF  FALL       1
I__403/I                      SRMux                          0              7954   +INF  FALL       1
I__403/O                      SRMux                        530              8484   +INF  FALL       1
run_LC_1_26_3/sr              LogicCell40_SEQ_MODE_1010      0              8484   +INF  FALL       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
SBCLKi                                               MyI2C                          0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__407/I                                             gio2CtrlBuf                    0              4961  RISE       1
I__407/O                                             gio2CtrlBuf                    0              4961  RISE       1
I__408/I                                             GlobalMux                      0              4961  RISE       1
I__408/O                                             GlobalMux                    252              5212  RISE       1
I__410/I                                             ClkMux                         0              5212  RISE       1
I__410/O                                             ClkMux                       887              6100  RISE       1
run_LC_1_26_3/clk                                    LogicCell40_SEQ_MODE_1010      0              6100  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST
Path End         : sb_idle_LC_1_26_0/sr
Capture Clock    : sb_idle_LC_1_26_0/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (MyI2C|SBCLKi:R#1)    -INF
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       6100
- Setup Time                                        0
---------------------------------------------   ----- 
End-of-path required time (ps)                   -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         8484
---------------------------------------   ---- 
End-of-path arrival time (ps)             8484
 
Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST                           MyI2C                          0                 0   +INF  RISE       1
RST_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
RST_ibuf_iopad/DOUT           IO_PAD                       590               590   +INF  RISE       1
RST_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
RST_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       490              1080   +INF  FALL       1
I__381/I                      Odrv12                         0              1080   +INF  FALL       1
I__381/O                      Odrv12                      1232              2312   +INF  FALL       1
I__383/I                      Span12Mux_v                    0              2312   +INF  FALL       1
I__383/O                      Span12Mux_v                 1073              3385   +INF  FALL       1
I__385/I                      Span12Mux_v                    0              3385   +INF  FALL       1
I__385/O                      Span12Mux_v                 1073              4457   +INF  FALL       1
I__387/I                      Span12Mux_h                    0              4457   +INF  FALL       1
I__387/O                      Span12Mux_h                 1232              5689   +INF  FALL       1
I__390/I                      Sp12to4                        0              5689   +INF  FALL       1
I__390/O                      Sp12to4                      848              6537   +INF  FALL       1
I__394/I                      Span4Mux_v                     0              6537   +INF  FALL       1
I__394/O                      Span4Mux_v                   649              7186   +INF  FALL       1
I__398/I                      LocalMux                       0              7186   +INF  FALL       1
I__398/O                      LocalMux                     768              7954   +INF  FALL       1
I__403/I                      SRMux                          0              7954   +INF  FALL       1
I__403/O                      SRMux                        530              8484   +INF  FALL       1
sb_idle_LC_1_26_0/sr          LogicCell40_SEQ_MODE_1011      0              8484   +INF  FALL       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
SBCLKi                                               MyI2C                          0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__407/I                                             gio2CtrlBuf                    0              4961  RISE       1
I__407/O                                             gio2CtrlBuf                    0              4961  RISE       1
I__408/I                                             GlobalMux                      0              4961  RISE       1
I__408/O                                             GlobalMux                    252              5212  RISE       1
I__410/I                                             ClkMux                         0              5212  RISE       1
I__410/O                                             ClkMux                       887              6100  RISE       1
sb_idle_LC_1_26_0/clk                                LogicCell40_SEQ_MODE_1011      0              6100  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST
Path End         : trans_count_0_LC_2_28_7/sr
Capture Clock    : trans_count_0_LC_2_28_7/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (MyI2C|SBCLKi:R#1)    -INF
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       6100
- Setup Time                                        0
---------------------------------------------   ----- 
End-of-path required time (ps)                   -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         8434
---------------------------------------   ---- 
End-of-path arrival time (ps)             8434
 
Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST                           MyI2C                          0                 0   +INF  FALL       1
RST_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  FALL       1
RST_ibuf_iopad/DOUT           IO_PAD                       540               540   +INF  FALL       1
RST_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               540   +INF  FALL       1
RST_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       490              1030   +INF  FALL       1
I__381/I                      Odrv12                         0              1030   +INF  FALL       1
I__381/O                      Odrv12                      1232              2262   +INF  FALL       1
I__383/I                      Span12Mux_v                    0              2262   +INF  FALL       1
I__383/O                      Span12Mux_v                 1073              3335   +INF  FALL       1
I__385/I                      Span12Mux_v                    0              3335   +INF  FALL       1
I__385/O                      Span12Mux_v                 1073              4407   +INF  FALL       1
I__387/I                      Span12Mux_h                    0              4407   +INF  FALL       1
I__387/O                      Span12Mux_h                 1232              5639   +INF  FALL       1
I__391/I                      Sp12to4                        0              5639   +INF  FALL       1
I__391/O                      Sp12to4                      848              6487   +INF  FALL       1
I__395/I                      Span4Mux_v                     0              6487   +INF  FALL       1
I__395/O                      Span4Mux_v                   649              7136   +INF  FALL       1
I__399/I                      LocalMux                       0              7136   +INF  FALL       1
I__399/O                      LocalMux                     768              7904   +INF  FALL       1
I__404/I                      SRMux                          0              7904   +INF  FALL       1
I__404/O                      SRMux                        530              8434   +INF  FALL       1
trans_count_0_LC_2_28_7/sr    LogicCell40_SEQ_MODE_1010      0              8434   +INF  FALL       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
SBCLKi                                               MyI2C                          0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__407/I                                             gio2CtrlBuf                    0              4961  RISE       1
I__407/O                                             gio2CtrlBuf                    0              4961  RISE       1
I__408/I                                             GlobalMux                      0              4961  RISE       1
I__408/O                                             GlobalMux                    252              5212  RISE       1
I__411/I                                             ClkMux                         0              5212  RISE       1
I__411/O                                             ClkMux                       887              6100  RISE       1
trans_count_0_LC_2_28_7/clk                          LogicCell40_SEQ_MODE_1010      0              6100  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST
Path End         : trans_count_fast_0_LC_2_28_3/sr
Capture Clock    : trans_count_fast_0_LC_2_28_3/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (MyI2C|SBCLKi:R#1)    -INF
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       6100
- Setup Time                                        0
---------------------------------------------   ----- 
End-of-path required time (ps)                   -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         8434
---------------------------------------   ---- 
End-of-path arrival time (ps)             8434
 
Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST                              MyI2C                          0                 0   +INF  FALL       1
RST_ibuf_iopad/PACKAGEPIN:in     IO_PAD                         0                 0   +INF  FALL       1
RST_ibuf_iopad/DOUT              IO_PAD                       540               540   +INF  FALL       1
RST_ibuf_preio/PADIN             PRE_IO_PIN_TYPE_000001         0               540   +INF  FALL       1
RST_ibuf_preio/DIN0              PRE_IO_PIN_TYPE_000001       490              1030   +INF  FALL       1
I__381/I                         Odrv12                         0              1030   +INF  FALL       1
I__381/O                         Odrv12                      1232              2262   +INF  FALL       1
I__383/I                         Span12Mux_v                    0              2262   +INF  FALL       1
I__383/O                         Span12Mux_v                 1073              3335   +INF  FALL       1
I__385/I                         Span12Mux_v                    0              3335   +INF  FALL       1
I__385/O                         Span12Mux_v                 1073              4407   +INF  FALL       1
I__387/I                         Span12Mux_h                    0              4407   +INF  FALL       1
I__387/O                         Span12Mux_h                 1232              5639   +INF  FALL       1
I__391/I                         Sp12to4                        0              5639   +INF  FALL       1
I__391/O                         Sp12to4                      848              6487   +INF  FALL       1
I__395/I                         Span4Mux_v                     0              6487   +INF  FALL       1
I__395/O                         Span4Mux_v                   649              7136   +INF  FALL       1
I__399/I                         LocalMux                       0              7136   +INF  FALL       1
I__399/O                         LocalMux                     768              7904   +INF  FALL       1
I__404/I                         SRMux                          0              7904   +INF  FALL       1
I__404/O                         SRMux                        530              8434   +INF  FALL       1
trans_count_fast_0_LC_2_28_3/sr  LogicCell40_SEQ_MODE_1010      0              8434   +INF  FALL       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
SBCLKi                                               MyI2C                          0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__407/I                                             gio2CtrlBuf                    0              4961  RISE       1
I__407/O                                             gio2CtrlBuf                    0              4961  RISE       1
I__408/I                                             GlobalMux                      0              4961  RISE       1
I__408/O                                             GlobalMux                    252              5212  RISE       1
I__411/I                                             ClkMux                         0              5212  RISE       1
I__411/O                                             ClkMux                       887              6100  RISE       1
trans_count_fast_0_LC_2_28_3/clk                     LogicCell40_SEQ_MODE_1010      0              6100  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST
Path End         : IPDONE_i_LC_1_29_6/sr
Capture Clock    : IPDONE_i_LC_1_29_6/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (MyI2C|SBCLKi:R#1)    -INF
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       6100
- Setup Time                                        0
---------------------------------------------   ----- 
End-of-path required time (ps)                   -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         8378
---------------------------------------   ---- 
End-of-path arrival time (ps)             8378
 
Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST                           MyI2C                          0                 0   +INF  RISE       1
RST_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
RST_ibuf_iopad/DOUT           IO_PAD                       590               590   +INF  RISE       1
RST_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
RST_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       490              1080   +INF  FALL       1
I__380/I                      Odrv12                         0              1080   +INF  FALL       1
I__380/O                      Odrv12                      1232              2312   +INF  FALL       1
I__382/I                      Span12Mux_h                    0              2312   +INF  FALL       1
I__382/O                      Span12Mux_h                 1232              3544   +INF  FALL       1
I__384/I                      Span12Mux_v                    0              3544   +INF  FALL       1
I__384/O                      Span12Mux_v                 1073              4616   +INF  FALL       1
I__386/I                      Span12Mux_v                    0              4616   +INF  FALL       1
I__386/O                      Span12Mux_v                 1073              5689   +INF  FALL       1
I__389/I                      Sp12to4                        0              5689   +INF  FALL       1
I__389/O                      Sp12to4                      848              6537   +INF  FALL       1
I__393/I                      Span4Mux_h                     0              6537   +INF  FALL       1
I__393/O                      Span4Mux_h                   543              7080   +INF  FALL       1
I__397/I                      LocalMux                       0              7080   +INF  FALL       1
I__397/O                      LocalMux                     768              7848   +INF  FALL       1
I__402/I                      SRMux                          0              7848   +INF  FALL       1
I__402/O                      SRMux                        530              8378   +INF  FALL       1
IPDONE_i_LC_1_29_6/sr         LogicCell40_SEQ_MODE_1010      0              8378   +INF  FALL       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
SBCLKi                                               MyI2C                          0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__407/I                                             gio2CtrlBuf                    0              4961  RISE       1
I__407/O                                             gio2CtrlBuf                    0              4961  RISE       1
I__408/I                                             GlobalMux                      0              4961  RISE       1
I__408/O                                             GlobalMux                    252              5212  RISE       1
I__413/I                                             ClkMux                         0              5212  RISE       1
I__413/O                                             ClkMux                       887              6100  RISE       1
IPDONE_i_LC_1_29_6/clk                               LogicCell40_SEQ_MODE_1010      0              6100  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST
Path End         : trans_count_5_LC_2_29_5/sr
Capture Clock    : trans_count_5_LC_2_29_5/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (MyI2C|SBCLKi:R#1)    -INF
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       6100
- Setup Time                                        0
---------------------------------------------   ----- 
End-of-path required time (ps)                   -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         8881
---------------------------------------   ---- 
End-of-path arrival time (ps)             8881
 
Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST                           MyI2C                          0                 0   +INF  RISE       1
RST_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
RST_ibuf_iopad/DOUT           IO_PAD                       590               590   +INF  RISE       1
RST_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
RST_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       490              1080   +INF  FALL       1
I__381/I                      Odrv12                         0              1080   +INF  FALL       1
I__381/O                      Odrv12                      1232              2312   +INF  FALL       1
I__383/I                      Span12Mux_v                    0              2312   +INF  FALL       1
I__383/O                      Span12Mux_v                 1073              3385   +INF  FALL       1
I__385/I                      Span12Mux_v                    0              3385   +INF  FALL       1
I__385/O                      Span12Mux_v                 1073              4457   +INF  FALL       1
I__387/I                      Span12Mux_h                    0              4457   +INF  FALL       1
I__387/O                      Span12Mux_h                 1232              5689   +INF  FALL       1
I__391/I                      Sp12to4                        0              5689   +INF  FALL       1
I__391/O                      Sp12to4                      848              6537   +INF  FALL       1
I__395/I                      Span4Mux_v                     0              6537   +INF  FALL       1
I__395/O                      Span4Mux_v                   649              7186   +INF  FALL       1
I__400/I                      Span4Mux_s3_h                  0              7186   +INF  FALL       1
I__400/O                      Span4Mux_s3_h                397              7583   +INF  FALL       1
I__405/I                      LocalMux                       0              7583   +INF  FALL       1
I__405/O                      LocalMux                     768              8351   +INF  FALL       1
I__406/I                      SRMux                          0              8351   +INF  FALL       1
I__406/O                      SRMux                        530              8881   +INF  FALL       1
trans_count_5_LC_2_29_5/sr    LogicCell40_SEQ_MODE_1010      0              8881   +INF  FALL       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
SBCLKi                                               MyI2C                          0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__407/I                                             gio2CtrlBuf                    0              4961  RISE       1
I__407/O                                             gio2CtrlBuf                    0              4961  RISE       1
I__408/I                                             GlobalMux                      0              4961  RISE       1
I__408/O                                             GlobalMux                    252              5212  RISE       1
I__412/I                                             ClkMux                         0              5212  RISE       1
I__412/O                                             ClkMux                       887              6100  RISE       1
trans_count_5_LC_2_29_5/clk                          LogicCell40_SEQ_MODE_1010      0              6100  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST
Path End         : trans_count_4_LC_2_29_4/sr
Capture Clock    : trans_count_4_LC_2_29_4/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (MyI2C|SBCLKi:R#1)    -INF
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       6100
- Setup Time                                        0
---------------------------------------------   ----- 
End-of-path required time (ps)                   -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         8881
---------------------------------------   ---- 
End-of-path arrival time (ps)             8881
 
Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST                           MyI2C                          0                 0   +INF  RISE       1
RST_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
RST_ibuf_iopad/DOUT           IO_PAD                       590               590   +INF  RISE       1
RST_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
RST_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       490              1080   +INF  FALL       1
I__381/I                      Odrv12                         0              1080   +INF  FALL       1
I__381/O                      Odrv12                      1232              2312   +INF  FALL       1
I__383/I                      Span12Mux_v                    0              2312   +INF  FALL       1
I__383/O                      Span12Mux_v                 1073              3385   +INF  FALL       1
I__385/I                      Span12Mux_v                    0              3385   +INF  FALL       1
I__385/O                      Span12Mux_v                 1073              4457   +INF  FALL       1
I__387/I                      Span12Mux_h                    0              4457   +INF  FALL       1
I__387/O                      Span12Mux_h                 1232              5689   +INF  FALL       1
I__391/I                      Sp12to4                        0              5689   +INF  FALL       1
I__391/O                      Sp12to4                      848              6537   +INF  FALL       1
I__395/I                      Span4Mux_v                     0              6537   +INF  FALL       1
I__395/O                      Span4Mux_v                   649              7186   +INF  FALL       1
I__400/I                      Span4Mux_s3_h                  0              7186   +INF  FALL       1
I__400/O                      Span4Mux_s3_h                397              7583   +INF  FALL       1
I__405/I                      LocalMux                       0              7583   +INF  FALL       1
I__405/O                      LocalMux                     768              8351   +INF  FALL       1
I__406/I                      SRMux                          0              8351   +INF  FALL       1
I__406/O                      SRMux                        530              8881   +INF  FALL       1
trans_count_4_LC_2_29_4/sr    LogicCell40_SEQ_MODE_1010      0              8881   +INF  FALL       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
SBCLKi                                               MyI2C                          0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__407/I                                             gio2CtrlBuf                    0              4961  RISE       1
I__407/O                                             gio2CtrlBuf                    0              4961  RISE       1
I__408/I                                             GlobalMux                      0              4961  RISE       1
I__408/O                                             GlobalMux                    252              5212  RISE       1
I__412/I                                             ClkMux                         0              5212  RISE       1
I__412/O                                             ClkMux                       887              6100  RISE       1
trans_count_4_LC_2_29_4/clk                          LogicCell40_SEQ_MODE_1010      0              6100  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST
Path End         : trans_count_3_LC_2_29_3/sr
Capture Clock    : trans_count_3_LC_2_29_3/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (MyI2C|SBCLKi:R#1)    -INF
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       6100
- Setup Time                                        0
---------------------------------------------   ----- 
End-of-path required time (ps)                   -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         8881
---------------------------------------   ---- 
End-of-path arrival time (ps)             8881
 
Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST                           MyI2C                          0                 0   +INF  RISE       1
RST_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
RST_ibuf_iopad/DOUT           IO_PAD                       590               590   +INF  RISE       1
RST_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
RST_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       490              1080   +INF  FALL       1
I__381/I                      Odrv12                         0              1080   +INF  FALL       1
I__381/O                      Odrv12                      1232              2312   +INF  FALL       1
I__383/I                      Span12Mux_v                    0              2312   +INF  FALL       1
I__383/O                      Span12Mux_v                 1073              3385   +INF  FALL       1
I__385/I                      Span12Mux_v                    0              3385   +INF  FALL       1
I__385/O                      Span12Mux_v                 1073              4457   +INF  FALL       1
I__387/I                      Span12Mux_h                    0              4457   +INF  FALL       1
I__387/O                      Span12Mux_h                 1232              5689   +INF  FALL       1
I__391/I                      Sp12to4                        0              5689   +INF  FALL       1
I__391/O                      Sp12to4                      848              6537   +INF  FALL       1
I__395/I                      Span4Mux_v                     0              6537   +INF  FALL       1
I__395/O                      Span4Mux_v                   649              7186   +INF  FALL       1
I__400/I                      Span4Mux_s3_h                  0              7186   +INF  FALL       1
I__400/O                      Span4Mux_s3_h                397              7583   +INF  FALL       1
I__405/I                      LocalMux                       0              7583   +INF  FALL       1
I__405/O                      LocalMux                     768              8351   +INF  FALL       1
I__406/I                      SRMux                          0              8351   +INF  FALL       1
I__406/O                      SRMux                        530              8881   +INF  FALL       1
trans_count_3_LC_2_29_3/sr    LogicCell40_SEQ_MODE_1010      0              8881   +INF  FALL       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
SBCLKi                                               MyI2C                          0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__407/I                                             gio2CtrlBuf                    0              4961  RISE       1
I__407/O                                             gio2CtrlBuf                    0              4961  RISE       1
I__408/I                                             GlobalMux                      0              4961  RISE       1
I__408/O                                             GlobalMux                    252              5212  RISE       1
I__412/I                                             ClkMux                         0              5212  RISE       1
I__412/O                                             ClkMux                       887              6100  RISE       1
trans_count_3_LC_2_29_3/clk                          LogicCell40_SEQ_MODE_1010      0              6100  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST
Path End         : trans_count_2_LC_2_29_2/sr
Capture Clock    : trans_count_2_LC_2_29_2/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (MyI2C|SBCLKi:R#1)    -INF
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       6100
- Setup Time                                        0
---------------------------------------------   ----- 
End-of-path required time (ps)                   -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         8881
---------------------------------------   ---- 
End-of-path arrival time (ps)             8881
 
Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST                           MyI2C                          0                 0   +INF  RISE       1
RST_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
RST_ibuf_iopad/DOUT           IO_PAD                       590               590   +INF  RISE       1
RST_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
RST_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       490              1080   +INF  FALL       1
I__381/I                      Odrv12                         0              1080   +INF  FALL       1
I__381/O                      Odrv12                      1232              2312   +INF  FALL       1
I__383/I                      Span12Mux_v                    0              2312   +INF  FALL       1
I__383/O                      Span12Mux_v                 1073              3385   +INF  FALL       1
I__385/I                      Span12Mux_v                    0              3385   +INF  FALL       1
I__385/O                      Span12Mux_v                 1073              4457   +INF  FALL       1
I__387/I                      Span12Mux_h                    0              4457   +INF  FALL       1
I__387/O                      Span12Mux_h                 1232              5689   +INF  FALL       1
I__391/I                      Sp12to4                        0              5689   +INF  FALL       1
I__391/O                      Sp12to4                      848              6537   +INF  FALL       1
I__395/I                      Span4Mux_v                     0              6537   +INF  FALL       1
I__395/O                      Span4Mux_v                   649              7186   +INF  FALL       1
I__400/I                      Span4Mux_s3_h                  0              7186   +INF  FALL       1
I__400/O                      Span4Mux_s3_h                397              7583   +INF  FALL       1
I__405/I                      LocalMux                       0              7583   +INF  FALL       1
I__405/O                      LocalMux                     768              8351   +INF  FALL       1
I__406/I                      SRMux                          0              8351   +INF  FALL       1
I__406/O                      SRMux                        530              8881   +INF  FALL       1
trans_count_2_LC_2_29_2/sr    LogicCell40_SEQ_MODE_1010      0              8881   +INF  FALL       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
SBCLKi                                               MyI2C                          0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__407/I                                             gio2CtrlBuf                    0              4961  RISE       1
I__407/O                                             gio2CtrlBuf                    0              4961  RISE       1
I__408/I                                             GlobalMux                      0              4961  RISE       1
I__408/O                                             GlobalMux                    252              5212  RISE       1
I__412/I                                             ClkMux                         0              5212  RISE       1
I__412/O                                             ClkMux                       887              6100  RISE       1
trans_count_2_LC_2_29_2/clk                          LogicCell40_SEQ_MODE_1010      0              6100  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST
Path End         : trans_count_1_LC_2_29_1/sr
Capture Clock    : trans_count_1_LC_2_29_1/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (MyI2C|SBCLKi:R#1)    -INF
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       6100
- Setup Time                                        0
---------------------------------------------   ----- 
End-of-path required time (ps)                   -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         8881
---------------------------------------   ---- 
End-of-path arrival time (ps)             8881
 
Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST                           MyI2C                          0                 0   +INF  RISE       1
RST_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
RST_ibuf_iopad/DOUT           IO_PAD                       590               590   +INF  RISE       1
RST_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
RST_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       490              1080   +INF  FALL       1
I__381/I                      Odrv12                         0              1080   +INF  FALL       1
I__381/O                      Odrv12                      1232              2312   +INF  FALL       1
I__383/I                      Span12Mux_v                    0              2312   +INF  FALL       1
I__383/O                      Span12Mux_v                 1073              3385   +INF  FALL       1
I__385/I                      Span12Mux_v                    0              3385   +INF  FALL       1
I__385/O                      Span12Mux_v                 1073              4457   +INF  FALL       1
I__387/I                      Span12Mux_h                    0              4457   +INF  FALL       1
I__387/O                      Span12Mux_h                 1232              5689   +INF  FALL       1
I__391/I                      Sp12to4                        0              5689   +INF  FALL       1
I__391/O                      Sp12to4                      848              6537   +INF  FALL       1
I__395/I                      Span4Mux_v                     0              6537   +INF  FALL       1
I__395/O                      Span4Mux_v                   649              7186   +INF  FALL       1
I__400/I                      Span4Mux_s3_h                  0              7186   +INF  FALL       1
I__400/O                      Span4Mux_s3_h                397              7583   +INF  FALL       1
I__405/I                      LocalMux                       0              7583   +INF  FALL       1
I__405/O                      LocalMux                     768              8351   +INF  FALL       1
I__406/I                      SRMux                          0              8351   +INF  FALL       1
I__406/O                      SRMux                        530              8881   +INF  FALL       1
trans_count_1_LC_2_29_1/sr    LogicCell40_SEQ_MODE_1010      0              8881   +INF  FALL       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
SBCLKi                                               MyI2C                          0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
SBCLKi_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
SBCLKi_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__407/I                                             gio2CtrlBuf                    0              4961  RISE       1
I__407/O                                             gio2CtrlBuf                    0              4961  RISE       1
I__408/I                                             GlobalMux                      0              4961  RISE       1
I__408/O                                             GlobalMux                    252              5212  RISE       1
I__412/I                                             ClkMux                         0              5212  RISE       1
I__412/O                                             ClkMux                       887              6100  RISE       1
trans_count_1_LC_2_29_1/clk                          LogicCell40_SEQ_MODE_1010      0              6100  RISE       1


===================================================================== 
                    End of Detailed Hold Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

