#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x55e76e917b40 .scope module, "tb_mini_tpu_top" "tb_mini_tpu_top" 2 3;
 .timescale -9 -12;
v0x55e76e97d640_0 .var "clk", 0 0;
v0x55e76e97d700_0 .net "done", 0 0, v0x55e76e97c660_0;  1 drivers
v0x55e76e97d810_0 .net "final_out", 63 0, L_0x55e76e97eca0;  1 drivers
v0x55e76e97d900_0 .var "rst", 0 0;
v0x55e76e97d9a0_0 .var "start", 0 0;
v0x55e76e97dae0_0 .var "we", 0 0;
v0x55e76e97dbd0_0 .var "write_addr", 3 0;
v0x55e76e97dc70_0 .var "write_data", 31 0;
E_0x55e76e906d80 .event anyedge, v0x55e76e97c660_0;
S_0x55e76e92ffe0 .scope module, "uut" "mini_tpu_top" 2 11, 3 3 0, S_0x55e76e917b40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 4 "write_addr";
    .port_info 5 /INPUT 32 "write_data";
    .port_info 6 /OUTPUT 1 "done";
    .port_info 7 /OUTPUT 64 "final_out";
P_0x55e76e951ed0 .param/l "ACC_WIDTH" 0 3 7, +C4<00000000000000000000000000010000>;
P_0x55e76e951f10 .param/l "COL" 0 3 5, +C4<00000000000000000000000000000100>;
P_0x55e76e951f50 .param/l "DATA_WIDTH" 0 3 6, +C4<00000000000000000000000000001000>;
P_0x55e76e951f90 .param/l "ROW" 0 3 4, +C4<00000000000000000000000000000100>;
v0x55e76e97cd80_0 .net "activation_bus", 31 0, v0x55e76e934520_0;  1 drivers
v0x55e76e97ce60_0 .net "clk", 0 0, v0x55e76e97d640_0;  1 drivers
v0x55e76e97cf20_0 .net "done", 0 0, v0x55e76e97c660_0;  alias, 1 drivers
v0x55e76e97cfc0_0 .net "final_out", 63 0, L_0x55e76e97eca0;  alias, 1 drivers
v0x55e76e97d060_0 .net "load_sig", 0 0, v0x55e76e97c700_0;  1 drivers
v0x55e76e97d150_0 .net "mem_addr", 3 0, v0x55e76e97c7a0_0;  1 drivers
v0x55e76e97d1f0_0 .net "rst", 0 0, v0x55e76e97d900_0;  1 drivers
v0x55e76e97d290_0 .net "start", 0 0, v0x55e76e97d9a0_0;  1 drivers
v0x55e76e97d330_0 .net "we", 0 0, v0x55e76e97dae0_0;  1 drivers
v0x55e76e97d460_0 .net "write_addr", 3 0, v0x55e76e97dbd0_0;  1 drivers
v0x55e76e97d500_0 .net "write_data", 31 0, v0x55e76e97dc70_0;  1 drivers
L_0x55e76e97dd60 .functor MUXZ 4, v0x55e76e97c7a0_0, v0x55e76e97dbd0_0, v0x55e76e97dae0_0, C4<>;
S_0x55e76e90c590 .scope module, "activation_mem" "unified_buffer" 3 37, 4 3 0, S_0x55e76e92ffe0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /INPUT 4 "addr";
    .port_info 3 /INPUT 32 "din";
    .port_info 4 /OUTPUT 32 "dout";
P_0x55e76e9503b0 .param/l "ADDR_WIDTH" 0 4 4, +C4<00000000000000000000000000000100>;
P_0x55e76e9503f0 .param/l "DATA_WIDTH" 0 4 5, +C4<00000000000000000000000000100000>;
v0x55e76e935630_0 .net "addr", 3 0, L_0x55e76e97dd60;  1 drivers
v0x55e76e9356d0_0 .net "clk", 0 0, v0x55e76e97d640_0;  alias, 1 drivers
v0x55e76e935340_0 .net "din", 31 0, v0x55e76e97dc70_0;  alias, 1 drivers
v0x55e76e934520_0 .var "dout", 31 0;
v0x55e76e935590 .array "ram", 15 0, 31 0;
v0x55e76e9352a0_0 .net "we", 0 0, v0x55e76e97dae0_0;  alias, 1 drivers
E_0x55e76e906fd0 .event posedge, v0x55e76e9356d0_0;
S_0x55e76e9693e0 .scope module, "array" "systolic_array" 3 46, 5 3 0, S_0x55e76e92ffe0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "load";
    .port_info 3 /INPUT 32 "in_a";
    .port_info 4 /INPUT 64 "in_b";
    .port_info 5 /OUTPUT 32 "out_a";
    .port_info 6 /OUTPUT 64 "out_b";
P_0x55e76e951a30 .param/l "ACC_WIDTH" 0 5 7, +C4<00000000000000000000000000010000>;
P_0x55e76e951a70 .param/l "COL" 0 5 5, +C4<00000000000000000000000000000100>;
P_0x55e76e951ab0 .param/l "DATA_WIDTH" 0 5 6, +C4<00000000000000000000000000001000>;
P_0x55e76e951af0 .param/l "ROW" 0 5 4, +C4<00000000000000000000000000000100>;
v0x55e76e97ad40_0 .net "clk", 0 0, v0x55e76e97d640_0;  alias, 1 drivers
v0x55e76e97ae00 .array "h_wire", 19 0;
v0x55e76e97ae00_0 .net v0x55e76e97ae00 0, 7 0, L_0x55e76e97dec0; 1 drivers
v0x55e76e97ae00_1 .net v0x55e76e97ae00 1, 7 0, v0x55e76e96c280_0; 1 drivers
v0x55e76e97ae00_2 .net v0x55e76e97ae00 2, 7 0, v0x55e76e96d150_0; 1 drivers
v0x55e76e97ae00_3 .net v0x55e76e97ae00 3, 7 0, v0x55e76e96e000_0; 1 drivers
v0x55e76e97ae00_4 .net v0x55e76e97ae00 4, 7 0, v0x55e76e96ee90_0; 1 drivers
v0x55e76e97ae00_5 .net v0x55e76e97ae00 5, 7 0, L_0x55e76e97e040; 1 drivers
v0x55e76e97ae00_6 .net v0x55e76e97ae00 6, 7 0, v0x55e76e970070_0; 1 drivers
v0x55e76e97ae00_7 .net v0x55e76e97ae00 7, 7 0, v0x55e76e970fa0_0; 1 drivers
v0x55e76e97ae00_8 .net v0x55e76e97ae00 8, 7 0, v0x55e76e971e40_0; 1 drivers
v0x55e76e97ae00_9 .net v0x55e76e97ae00 9, 7 0, v0x55e76e972de0_0; 1 drivers
v0x55e76e97ae00_10 .net v0x55e76e97ae00 10, 7 0, L_0x55e76e97e1e0; 1 drivers
v0x55e76e97ae00_11 .net v0x55e76e97ae00 11, 7 0, v0x55e76e973fc0_0; 1 drivers
v0x55e76e97ae00_12 .net v0x55e76e97ae00 12, 7 0, v0x55e76e974ef0_0; 1 drivers
v0x55e76e97ae00_13 .net v0x55e76e97ae00 13, 7 0, v0x55e76e975d00_0; 1 drivers
v0x55e76e97ae00_14 .net v0x55e76e97ae00 14, 7 0, v0x55e76e976b90_0; 1 drivers
v0x55e76e97ae00_15 .net v0x55e76e97ae00 15, 7 0, L_0x55e76e97e340; 1 drivers
v0x55e76e97ae00_16 .net v0x55e76e97ae00 16, 7 0, v0x55e76e977cf0_0; 1 drivers
v0x55e76e97ae00_17 .net v0x55e76e97ae00 17, 7 0, v0x55e76e978ba0_0; 1 drivers
v0x55e76e97ae00_18 .net v0x55e76e97ae00 18, 7 0, v0x55e76e979a40_0; 1 drivers
v0x55e76e97ae00_19 .net v0x55e76e97ae00 19, 7 0, v0x55e76e97a8d0_0; 1 drivers
v0x55e76e97b330_0 .net "in_a", 31 0, v0x55e76e934520_0;  alias, 1 drivers
L_0x75a9928ce018 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55e76e97b3d0_0 .net "in_b", 63 0, L_0x75a9928ce018;  1 drivers
v0x55e76e97b470_0 .net "load", 0 0, v0x55e76e97c700_0;  alias, 1 drivers
v0x55e76e97b770_0 .net "out_a", 31 0, L_0x55e76e97e430;  1 drivers
v0x55e76e97b810_0 .net "out_b", 63 0, L_0x55e76e97eca0;  alias, 1 drivers
v0x55e76e97b8b0_0 .net "rst", 0 0, v0x55e76e97d900_0;  alias, 1 drivers
v0x55e76e97bb60 .array "v_wire", 19 0;
v0x55e76e97bb60_0 .net v0x55e76e97bb60 0, 15 0, L_0x55e76e97e660; 1 drivers
v0x55e76e97bb60_1 .net v0x55e76e97bb60 1, 15 0, L_0x55e76e97e7e0; 1 drivers
v0x55e76e97bb60_2 .net v0x55e76e97bb60 2, 15 0, L_0x55e76e97e970; 1 drivers
v0x55e76e97bb60_3 .net v0x55e76e97bb60 3, 15 0, L_0x55e76e97eb20; 1 drivers
v0x55e76e97bb60_4 .net v0x55e76e97bb60 4, 15 0, v0x55e76e96c3b0_0; 1 drivers
v0x55e76e97bb60_5 .net v0x55e76e97bb60 5, 15 0, v0x55e76e96d260_0; 1 drivers
v0x55e76e97bb60_6 .net v0x55e76e97bb60 6, 15 0, v0x55e76e96e130_0; 1 drivers
v0x55e76e97bb60_7 .net v0x55e76e97bb60 7, 15 0, v0x55e76e96ef70_0; 1 drivers
v0x55e76e97bb60_8 .net v0x55e76e97bb60 8, 15 0, v0x55e76e970130_0; 1 drivers
v0x55e76e97bb60_9 .net v0x55e76e97bb60 9, 15 0, v0x55e76e971090_0; 1 drivers
v0x55e76e97bb60_10 .net v0x55e76e97bb60 10, 15 0, v0x55e76e971f30_0; 1 drivers
v0x55e76e97bb60_11 .net v0x55e76e97bb60 11, 15 0, v0x55e76e972ed0_0; 1 drivers
v0x55e76e97bb60_12 .net v0x55e76e97bb60 12, 15 0, v0x55e76e9740d0_0; 1 drivers
v0x55e76e97bb60_13 .net v0x55e76e97bb60 13, 15 0, v0x55e76e974fe0_0; 1 drivers
v0x55e76e97bb60_14 .net v0x55e76e97bb60 14, 15 0, v0x55e76e975df0_0; 1 drivers
v0x55e76e97bb60_15 .net v0x55e76e97bb60 15, 15 0, v0x55e76e976c80_0; 1 drivers
v0x55e76e97bb60_16 .net v0x55e76e97bb60 16, 15 0, v0x55e76e977e00_0; 1 drivers
v0x55e76e97bb60_17 .net v0x55e76e97bb60 17, 15 0, v0x55e76e978c90_0; 1 drivers
v0x55e76e97bb60_18 .net v0x55e76e97bb60 18, 15 0, v0x55e76e979b30_0; 1 drivers
v0x55e76e97bb60_19 .net v0x55e76e97bb60 19, 15 0, v0x55e76e97a9c0_0; 1 drivers
L_0x55e76e97dec0 .part v0x55e76e934520_0, 0, 8;
L_0x55e76e97e040 .part v0x55e76e934520_0, 8, 8;
L_0x55e76e97e1e0 .part v0x55e76e934520_0, 16, 8;
L_0x55e76e97e340 .part v0x55e76e934520_0, 24, 8;
L_0x55e76e97e430 .concat8 [ 8 8 8 8], L_0x55e76e940e40, L_0x55e76e93f2d0, L_0x55e76e93d760, L_0x55e76e93bc20;
L_0x55e76e97e660 .part L_0x75a9928ce018, 0, 16;
L_0x55e76e97e7e0 .part L_0x75a9928ce018, 16, 16;
L_0x55e76e97e970 .part L_0x75a9928ce018, 32, 16;
L_0x55e76e97eb20 .part L_0x75a9928ce018, 48, 16;
L_0x55e76e97eca0 .concat8 [ 16 16 16 16], L_0x55e76e93a0b0, L_0x55e76e938540, L_0x55e76e9369c0, L_0x55e76e97ee40;
S_0x55e76e9697d0 .scope generate, "drive_north[0]" "drive_north[0]" 5 31, 5 31 0, S_0x55e76e9693e0;
 .timescale -9 -12;
P_0x55e76e9699d0 .param/l "j" 1 5 31, +C4<00>;
L_0x55e76e93a0b0 .functor BUFZ 16, v0x55e76e977e00_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x55e76e930b30_0 .net *"_ivl_4", 15 0, L_0x55e76e93a0b0;  1 drivers
S_0x55e76e969af0 .scope generate, "drive_north[1]" "drive_north[1]" 5 31, 5 31 0, S_0x55e76e9693e0;
 .timescale -9 -12;
P_0x55e76e969d10 .param/l "j" 1 5 31, +C4<01>;
L_0x55e76e938540 .functor BUFZ 16, v0x55e76e978c90_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x55e76e969dd0_0 .net *"_ivl_4", 15 0, L_0x55e76e938540;  1 drivers
S_0x55e76e969eb0 .scope generate, "drive_north[2]" "drive_north[2]" 5 31, 5 31 0, S_0x55e76e9693e0;
 .timescale -9 -12;
P_0x55e76e96a0b0 .param/l "j" 1 5 31, +C4<010>;
L_0x55e76e9369c0 .functor BUFZ 16, v0x55e76e979b30_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x55e76e96a170_0 .net *"_ivl_4", 15 0, L_0x55e76e9369c0;  1 drivers
S_0x55e76e96a250 .scope generate, "drive_north[3]" "drive_north[3]" 5 31, 5 31 0, S_0x55e76e9693e0;
 .timescale -9 -12;
P_0x55e76e96a450 .param/l "j" 1 5 31, +C4<011>;
L_0x55e76e97ee40 .functor BUFZ 16, v0x55e76e97a9c0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x55e76e96a530_0 .net *"_ivl_4", 15 0, L_0x55e76e97ee40;  1 drivers
S_0x55e76e96a610 .scope generate, "drive_west[0]" "drive_west[0]" 5 26, 5 26 0, S_0x55e76e9693e0;
 .timescale -9 -12;
P_0x55e76e96a860 .param/l "i" 1 5 26, +C4<00>;
L_0x55e76e940e40 .functor BUFZ 8, v0x55e76e96ee90_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x55e76e96a940_0 .net *"_ivl_4", 7 0, L_0x55e76e940e40;  1 drivers
S_0x55e76e96aa20 .scope generate, "drive_west[1]" "drive_west[1]" 5 26, 5 26 0, S_0x55e76e9693e0;
 .timescale -9 -12;
P_0x55e76e96ac20 .param/l "i" 1 5 26, +C4<01>;
L_0x55e76e93f2d0 .functor BUFZ 8, v0x55e76e972de0_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x55e76e96ad00_0 .net *"_ivl_4", 7 0, L_0x55e76e93f2d0;  1 drivers
S_0x55e76e96ade0 .scope generate, "drive_west[2]" "drive_west[2]" 5 26, 5 26 0, S_0x55e76e9693e0;
 .timescale -9 -12;
P_0x55e76e96afe0 .param/l "i" 1 5 26, +C4<010>;
L_0x55e76e93d760 .functor BUFZ 8, v0x55e76e976b90_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x55e76e96b0c0_0 .net *"_ivl_4", 7 0, L_0x55e76e93d760;  1 drivers
S_0x55e76e96b1a0 .scope generate, "drive_west[3]" "drive_west[3]" 5 26, 5 26 0, S_0x55e76e9693e0;
 .timescale -9 -12;
P_0x55e76e96b3a0 .param/l "i" 1 5 26, +C4<011>;
L_0x55e76e93bc20 .functor BUFZ 8, v0x55e76e97a8d0_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x55e76e96b480_0 .net *"_ivl_4", 7 0, L_0x55e76e93bc20;  1 drivers
S_0x55e76e96b560 .scope generate, "row_loop[0]" "row_loop[0]" 5 37, 5 37 0, S_0x55e76e9693e0;
 .timescale -9 -12;
P_0x55e76e96a810 .param/l "i" 1 5 37, +C4<00>;
S_0x55e76e96b7f0 .scope generate, "col_loop[0]" "col_loop[0]" 5 38, 5 38 0, S_0x55e76e96b560;
 .timescale -9 -12;
P_0x55e76e96b9f0 .param/l "j" 1 5 38, +C4<00>;
S_0x55e76e96bad0 .scope module, "pe_inst" "pe" 5 39, 6 3 0, S_0x55e76e96b7f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "load";
    .port_info 3 /INPUT 8 "in_a";
    .port_info 4 /INPUT 16 "in_b";
    .port_info 5 /OUTPUT 8 "out_a";
    .port_info 6 /OUTPUT 16 "out_b";
P_0x55e76e96bcb0 .param/l "ACC_WIDTH" 0 6 5, +C4<00000000000000000000000000010000>;
P_0x55e76e96bcf0 .param/l "DATA_WIDTH" 0 6 4, +C4<00000000000000000000000000001000>;
v0x55e76e96bf20_0 .net "clk", 0 0, v0x55e76e97d640_0;  alias, 1 drivers
v0x55e76e96c010_0 .net "in_a", 7 0, L_0x55e76e97dec0;  alias, 1 drivers
v0x55e76e96c0d0_0 .net "in_b", 15 0, L_0x55e76e97e660;  alias, 1 drivers
v0x55e76e96c1c0_0 .net "load", 0 0, v0x55e76e97c700_0;  alias, 1 drivers
v0x55e76e96c280_0 .var "out_a", 7 0;
v0x55e76e96c3b0_0 .var "out_b", 15 0;
v0x55e76e96c490_0 .net "rst", 0 0, v0x55e76e97d900_0;  alias, 1 drivers
v0x55e76e96c550_0 .var "weight", 7 0;
S_0x55e76e96c710 .scope generate, "col_loop[1]" "col_loop[1]" 5 38, 5 38 0, S_0x55e76e96b560;
 .timescale -9 -12;
P_0x55e76e96c930 .param/l "j" 1 5 38, +C4<01>;
S_0x55e76e96c9f0 .scope module, "pe_inst" "pe" 5 39, 6 3 0, S_0x55e76e96c710;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "load";
    .port_info 3 /INPUT 8 "in_a";
    .port_info 4 /INPUT 16 "in_b";
    .port_info 5 /OUTPUT 8 "out_a";
    .port_info 6 /OUTPUT 16 "out_b";
P_0x55e76e96bd90 .param/l "ACC_WIDTH" 0 6 5, +C4<00000000000000000000000000010000>;
P_0x55e76e96bdd0 .param/l "DATA_WIDTH" 0 6 4, +C4<00000000000000000000000000001000>;
v0x55e76e96cde0_0 .net "clk", 0 0, v0x55e76e97d640_0;  alias, 1 drivers
v0x55e76e96cef0_0 .net "in_a", 7 0, v0x55e76e96c280_0;  alias, 1 drivers
v0x55e76e96cfb0_0 .net "in_b", 15 0, L_0x55e76e97e7e0;  alias, 1 drivers
v0x55e76e96d080_0 .net "load", 0 0, v0x55e76e97c700_0;  alias, 1 drivers
v0x55e76e96d150_0 .var "out_a", 7 0;
v0x55e76e96d260_0 .var "out_b", 15 0;
v0x55e76e96d340_0 .net "rst", 0 0, v0x55e76e97d900_0;  alias, 1 drivers
v0x55e76e96d3e0_0 .var "weight", 7 0;
S_0x55e76e96d580 .scope generate, "col_loop[2]" "col_loop[2]" 5 38, 5 38 0, S_0x55e76e96b560;
 .timescale -9 -12;
P_0x55e76e96d7b0 .param/l "j" 1 5 38, +C4<010>;
S_0x55e76e96d870 .scope module, "pe_inst" "pe" 5 39, 6 3 0, S_0x55e76e96d580;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "load";
    .port_info 3 /INPUT 8 "in_a";
    .port_info 4 /INPUT 16 "in_b";
    .port_info 5 /OUTPUT 8 "out_a";
    .port_info 6 /OUTPUT 16 "out_b";
P_0x55e76e96cc20 .param/l "ACC_WIDTH" 0 6 5, +C4<00000000000000000000000000010000>;
P_0x55e76e96cc60 .param/l "DATA_WIDTH" 0 6 4, +C4<00000000000000000000000000001000>;
v0x55e76e96dc90_0 .net "clk", 0 0, v0x55e76e97d640_0;  alias, 1 drivers
v0x55e76e96dd50_0 .net "in_a", 7 0, v0x55e76e96d150_0;  alias, 1 drivers
v0x55e76e96de40_0 .net "in_b", 15 0, L_0x55e76e97e970;  alias, 1 drivers
v0x55e76e96df10_0 .net "load", 0 0, v0x55e76e97c700_0;  alias, 1 drivers
v0x55e76e96e000_0 .var "out_a", 7 0;
v0x55e76e96e130_0 .var "out_b", 15 0;
v0x55e76e96e210_0 .net "rst", 0 0, v0x55e76e97d900_0;  alias, 1 drivers
v0x55e76e96e300_0 .var "weight", 7 0;
S_0x55e76e96e500 .scope generate, "col_loop[3]" "col_loop[3]" 5 38, 5 38 0, S_0x55e76e96b560;
 .timescale -9 -12;
P_0x55e76e96e700 .param/l "j" 1 5 38, +C4<011>;
S_0x55e76e96e7e0 .scope module, "pe_inst" "pe" 5 39, 6 3 0, S_0x55e76e96e500;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "load";
    .port_info 3 /INPUT 8 "in_a";
    .port_info 4 /INPUT 16 "in_b";
    .port_info 5 /OUTPUT 8 "out_a";
    .port_info 6 /OUTPUT 16 "out_b";
P_0x55e76e96daa0 .param/l "ACC_WIDTH" 0 6 5, +C4<00000000000000000000000000010000>;
P_0x55e76e96dae0 .param/l "DATA_WIDTH" 0 6 4, +C4<00000000000000000000000000001000>;
v0x55e76e96eba0_0 .net "clk", 0 0, v0x55e76e97d640_0;  alias, 1 drivers
v0x55e76e96ec60_0 .net "in_a", 7 0, v0x55e76e96e000_0;  alias, 1 drivers
v0x55e76e96ed20_0 .net "in_b", 15 0, L_0x55e76e97eb20;  alias, 1 drivers
v0x55e76e96edf0_0 .net "load", 0 0, v0x55e76e97c700_0;  alias, 1 drivers
v0x55e76e96ee90_0 .var "out_a", 7 0;
v0x55e76e96ef70_0 .var "out_b", 15 0;
v0x55e76e96f050_0 .net "rst", 0 0, v0x55e76e97d900_0;  alias, 1 drivers
v0x55e76e96f0f0_0 .var "weight", 7 0;
S_0x55e76e96f2f0 .scope generate, "row_loop[1]" "row_loop[1]" 5 37, 5 37 0, S_0x55e76e9693e0;
 .timescale -9 -12;
P_0x55e76e96f4f0 .param/l "i" 1 5 37, +C4<01>;
S_0x55e76e96f5d0 .scope generate, "col_loop[0]" "col_loop[0]" 5 38, 5 38 0, S_0x55e76e96f2f0;
 .timescale -9 -12;
P_0x55e76e96f7d0 .param/l "j" 1 5 38, +C4<00>;
S_0x55e76e96f8b0 .scope module, "pe_inst" "pe" 5 39, 6 3 0, S_0x55e76e96f5d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "load";
    .port_info 3 /INPUT 8 "in_a";
    .port_info 4 /INPUT 16 "in_b";
    .port_info 5 /OUTPUT 8 "out_a";
    .port_info 6 /OUTPUT 16 "out_b";
P_0x55e76e96fa90 .param/l "ACC_WIDTH" 0 6 5, +C4<00000000000000000000000000010000>;
P_0x55e76e96fad0 .param/l "DATA_WIDTH" 0 6 4, +C4<00000000000000000000000000001000>;
v0x55e76e96fd30_0 .net "clk", 0 0, v0x55e76e97d640_0;  alias, 1 drivers
v0x55e76e96fdf0_0 .net "in_a", 7 0, L_0x55e76e97e040;  alias, 1 drivers
v0x55e76e96fed0_0 .net "in_b", 15 0, v0x55e76e96c3b0_0;  alias, 1 drivers
v0x55e76e96ffd0_0 .net "load", 0 0, v0x55e76e97c700_0;  alias, 1 drivers
v0x55e76e970070_0 .var "out_a", 7 0;
v0x55e76e970130_0 .var "out_b", 15 0;
v0x55e76e970210_0 .net "rst", 0 0, v0x55e76e97d900_0;  alias, 1 drivers
v0x55e76e970340_0 .var "weight", 7 0;
S_0x55e76e970540 .scope generate, "col_loop[1]" "col_loop[1]" 5 38, 5 38 0, S_0x55e76e96f2f0;
 .timescale -9 -12;
P_0x55e76e970710 .param/l "j" 1 5 38, +C4<01>;
S_0x55e76e9707d0 .scope module, "pe_inst" "pe" 5 39, 6 3 0, S_0x55e76e970540;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "load";
    .port_info 3 /INPUT 8 "in_a";
    .port_info 4 /INPUT 16 "in_b";
    .port_info 5 /OUTPUT 8 "out_a";
    .port_info 6 /OUTPUT 16 "out_b";
P_0x55e76e9709b0 .param/l "ACC_WIDTH" 0 6 5, +C4<00000000000000000000000000010000>;
P_0x55e76e9709f0 .param/l "DATA_WIDTH" 0 6 4, +C4<00000000000000000000000000001000>;
v0x55e76e970c50_0 .net "clk", 0 0, v0x55e76e97d640_0;  alias, 1 drivers
v0x55e76e970d10_0 .net "in_a", 7 0, v0x55e76e970070_0;  alias, 1 drivers
v0x55e76e970e00_0 .net "in_b", 15 0, v0x55e76e96d260_0;  alias, 1 drivers
v0x55e76e970f00_0 .net "load", 0 0, v0x55e76e97c700_0;  alias, 1 drivers
v0x55e76e970fa0_0 .var "out_a", 7 0;
v0x55e76e971090_0 .var "out_b", 15 0;
v0x55e76e971170_0 .net "rst", 0 0, v0x55e76e97d900_0;  alias, 1 drivers
v0x55e76e971210_0 .var "weight", 7 0;
S_0x55e76e971410 .scope generate, "col_loop[2]" "col_loop[2]" 5 38, 5 38 0, S_0x55e76e96f2f0;
 .timescale -9 -12;
P_0x55e76e971610 .param/l "j" 1 5 38, +C4<010>;
S_0x55e76e9716d0 .scope module, "pe_inst" "pe" 5 39, 6 3 0, S_0x55e76e971410;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "load";
    .port_info 3 /INPUT 8 "in_a";
    .port_info 4 /INPUT 16 "in_b";
    .port_info 5 /OUTPUT 8 "out_a";
    .port_info 6 /OUTPUT 16 "out_b";
P_0x55e76e970a90 .param/l "ACC_WIDTH" 0 6 5, +C4<00000000000000000000000000010000>;
P_0x55e76e970ad0 .param/l "DATA_WIDTH" 0 6 4, +C4<00000000000000000000000000001000>;
v0x55e76e971af0_0 .net "clk", 0 0, v0x55e76e97d640_0;  alias, 1 drivers
v0x55e76e971bb0_0 .net "in_a", 7 0, v0x55e76e970fa0_0;  alias, 1 drivers
v0x55e76e971ca0_0 .net "in_b", 15 0, v0x55e76e96e130_0;  alias, 1 drivers
v0x55e76e971da0_0 .net "load", 0 0, v0x55e76e97c700_0;  alias, 1 drivers
v0x55e76e971e40_0 .var "out_a", 7 0;
v0x55e76e971f30_0 .var "out_b", 15 0;
v0x55e76e972010_0 .net "rst", 0 0, v0x55e76e97d900_0;  alias, 1 drivers
v0x55e76e9720b0_0 .var "weight", 7 0;
S_0x55e76e9722b0 .scope generate, "col_loop[3]" "col_loop[3]" 5 38, 5 38 0, S_0x55e76e96f2f0;
 .timescale -9 -12;
P_0x55e76e9724b0 .param/l "j" 1 5 38, +C4<011>;
S_0x55e76e972590 .scope module, "pe_inst" "pe" 5 39, 6 3 0, S_0x55e76e9722b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "load";
    .port_info 3 /INPUT 8 "in_a";
    .port_info 4 /INPUT 16 "in_b";
    .port_info 5 /OUTPUT 8 "out_a";
    .port_info 6 /OUTPUT 16 "out_b";
P_0x55e76e971900 .param/l "ACC_WIDTH" 0 6 5, +C4<00000000000000000000000000010000>;
P_0x55e76e971940 .param/l "DATA_WIDTH" 0 6 4, +C4<00000000000000000000000000001000>;
v0x55e76e972980_0 .net "clk", 0 0, v0x55e76e97d640_0;  alias, 1 drivers
v0x55e76e972b50_0 .net "in_a", 7 0, v0x55e76e971e40_0;  alias, 1 drivers
v0x55e76e972c40_0 .net "in_b", 15 0, v0x55e76e96ef70_0;  alias, 1 drivers
v0x55e76e972d40_0 .net "load", 0 0, v0x55e76e97c700_0;  alias, 1 drivers
v0x55e76e972de0_0 .var "out_a", 7 0;
v0x55e76e972ed0_0 .var "out_b", 15 0;
v0x55e76e972fb0_0 .net "rst", 0 0, v0x55e76e97d900_0;  alias, 1 drivers
v0x55e76e973050_0 .var "weight", 7 0;
S_0x55e76e973250 .scope generate, "row_loop[2]" "row_loop[2]" 5 37, 5 37 0, S_0x55e76e9693e0;
 .timescale -9 -12;
P_0x55e76e973450 .param/l "i" 1 5 37, +C4<010>;
S_0x55e76e973530 .scope generate, "col_loop[0]" "col_loop[0]" 5 38, 5 38 0, S_0x55e76e973250;
 .timescale -9 -12;
P_0x55e76e973730 .param/l "j" 1 5 38, +C4<00>;
S_0x55e76e973810 .scope module, "pe_inst" "pe" 5 39, 6 3 0, S_0x55e76e973530;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "load";
    .port_info 3 /INPUT 8 "in_a";
    .port_info 4 /INPUT 16 "in_b";
    .port_info 5 /OUTPUT 8 "out_a";
    .port_info 6 /OUTPUT 16 "out_b";
P_0x55e76e96ea10 .param/l "ACC_WIDTH" 0 6 5, +C4<00000000000000000000000000010000>;
P_0x55e76e96ea50 .param/l "DATA_WIDTH" 0 6 4, +C4<00000000000000000000000000001000>;
v0x55e76e973b70_0 .net "clk", 0 0, v0x55e76e97d640_0;  alias, 1 drivers
v0x55e76e973c30_0 .net "in_a", 7 0, L_0x55e76e97e1e0;  alias, 1 drivers
v0x55e76e973d10_0 .net "in_b", 15 0, v0x55e76e970130_0;  alias, 1 drivers
v0x55e76e973e10_0 .net "load", 0 0, v0x55e76e97c700_0;  alias, 1 drivers
v0x55e76e973fc0_0 .var "out_a", 7 0;
v0x55e76e9740d0_0 .var "out_b", 15 0;
v0x55e76e9741b0_0 .net "rst", 0 0, v0x55e76e97d900_0;  alias, 1 drivers
v0x55e76e974360_0 .var "weight", 7 0;
S_0x55e76e974560 .scope generate, "col_loop[1]" "col_loop[1]" 5 38, 5 38 0, S_0x55e76e973250;
 .timescale -9 -12;
P_0x55e76e974780 .param/l "j" 1 5 38, +C4<01>;
S_0x55e76e974840 .scope module, "pe_inst" "pe" 5 39, 6 3 0, S_0x55e76e974560;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "load";
    .port_info 3 /INPUT 8 "in_a";
    .port_info 4 /INPUT 16 "in_b";
    .port_info 5 /OUTPUT 8 "out_a";
    .port_info 6 /OUTPUT 16 "out_b";
P_0x55e76e9702b0 .param/l "ACC_WIDTH" 0 6 5, +C4<00000000000000000000000000010000>;
P_0x55e76e9702f0 .param/l "DATA_WIDTH" 0 6 4, +C4<00000000000000000000000000001000>;
v0x55e76e974ba0_0 .net "clk", 0 0, v0x55e76e97d640_0;  alias, 1 drivers
v0x55e76e974c60_0 .net "in_a", 7 0, v0x55e76e973fc0_0;  alias, 1 drivers
v0x55e76e974d50_0 .net "in_b", 15 0, v0x55e76e971090_0;  alias, 1 drivers
v0x55e76e974e50_0 .net "load", 0 0, v0x55e76e97c700_0;  alias, 1 drivers
v0x55e76e974ef0_0 .var "out_a", 7 0;
v0x55e76e974fe0_0 .var "out_b", 15 0;
v0x55e76e9750c0_0 .net "rst", 0 0, v0x55e76e97d900_0;  alias, 1 drivers
v0x55e76e975160_0 .var "weight", 7 0;
S_0x55e76e975360 .scope generate, "col_loop[2]" "col_loop[2]" 5 38, 5 38 0, S_0x55e76e973250;
 .timescale -9 -12;
P_0x55e76e975560 .param/l "j" 1 5 38, +C4<010>;
S_0x55e76e975620 .scope module, "pe_inst" "pe" 5 39, 6 3 0, S_0x55e76e975360;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "load";
    .port_info 3 /INPUT 8 "in_a";
    .port_info 4 /INPUT 16 "in_b";
    .port_info 5 /OUTPUT 8 "out_a";
    .port_info 6 /OUTPUT 16 "out_b";
P_0x55e76e96fb70 .param/l "ACC_WIDTH" 0 6 5, +C4<00000000000000000000000000010000>;
P_0x55e76e96fbb0 .param/l "DATA_WIDTH" 0 6 4, +C4<00000000000000000000000000001000>;
v0x55e76e9759b0_0 .net "clk", 0 0, v0x55e76e97d640_0;  alias, 1 drivers
v0x55e76e975a70_0 .net "in_a", 7 0, v0x55e76e974ef0_0;  alias, 1 drivers
v0x55e76e975b60_0 .net "in_b", 15 0, v0x55e76e971f30_0;  alias, 1 drivers
v0x55e76e975c60_0 .net "load", 0 0, v0x55e76e97c700_0;  alias, 1 drivers
v0x55e76e975d00_0 .var "out_a", 7 0;
v0x55e76e975df0_0 .var "out_b", 15 0;
v0x55e76e975ed0_0 .net "rst", 0 0, v0x55e76e97d900_0;  alias, 1 drivers
v0x55e76e975f70_0 .var "weight", 7 0;
S_0x55e76e976170 .scope generate, "col_loop[3]" "col_loop[3]" 5 38, 5 38 0, S_0x55e76e973250;
 .timescale -9 -12;
P_0x55e76e976370 .param/l "j" 1 5 38, +C4<011>;
S_0x55e76e976450 .scope module, "pe_inst" "pe" 5 39, 6 3 0, S_0x55e76e976170;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "load";
    .port_info 3 /INPUT 8 "in_a";
    .port_info 4 /INPUT 16 "in_b";
    .port_info 5 /OUTPUT 8 "out_a";
    .port_info 6 /OUTPUT 16 "out_b";
P_0x55e76e9727c0 .param/l "ACC_WIDTH" 0 6 5, +C4<00000000000000000000000000010000>;
P_0x55e76e972800 .param/l "DATA_WIDTH" 0 6 4, +C4<00000000000000000000000000001000>;
v0x55e76e976840_0 .net "clk", 0 0, v0x55e76e97d640_0;  alias, 1 drivers
v0x55e76e976900_0 .net "in_a", 7 0, v0x55e76e975d00_0;  alias, 1 drivers
v0x55e76e9769f0_0 .net "in_b", 15 0, v0x55e76e972ed0_0;  alias, 1 drivers
v0x55e76e976af0_0 .net "load", 0 0, v0x55e76e97c700_0;  alias, 1 drivers
v0x55e76e976b90_0 .var "out_a", 7 0;
v0x55e76e976c80_0 .var "out_b", 15 0;
v0x55e76e976d60_0 .net "rst", 0 0, v0x55e76e97d900_0;  alias, 1 drivers
v0x55e76e976e00_0 .var "weight", 7 0;
S_0x55e76e977000 .scope generate, "row_loop[3]" "row_loop[3]" 5 37, 5 37 0, S_0x55e76e9693e0;
 .timescale -9 -12;
P_0x55e76e977200 .param/l "i" 1 5 37, +C4<011>;
S_0x55e76e9772e0 .scope generate, "col_loop[0]" "col_loop[0]" 5 38, 5 38 0, S_0x55e76e977000;
 .timescale -9 -12;
P_0x55e76e9774e0 .param/l "j" 1 5 38, +C4<00>;
S_0x55e76e9775c0 .scope module, "pe_inst" "pe" 5 39, 6 3 0, S_0x55e76e9772e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "load";
    .port_info 3 /INPUT 8 "in_a";
    .port_info 4 /INPUT 16 "in_b";
    .port_info 5 /OUTPUT 8 "out_a";
    .port_info 6 /OUTPUT 16 "out_b";
P_0x55e76e976680 .param/l "ACC_WIDTH" 0 6 5, +C4<00000000000000000000000000010000>;
P_0x55e76e9766c0 .param/l "DATA_WIDTH" 0 6 4, +C4<00000000000000000000000000001000>;
v0x55e76e9779b0_0 .net "clk", 0 0, v0x55e76e97d640_0;  alias, 1 drivers
v0x55e76e977a70_0 .net "in_a", 7 0, L_0x55e76e97e340;  alias, 1 drivers
v0x55e76e977b50_0 .net "in_b", 15 0, v0x55e76e9740d0_0;  alias, 1 drivers
v0x55e76e977c50_0 .net "load", 0 0, v0x55e76e97c700_0;  alias, 1 drivers
v0x55e76e977cf0_0 .var "out_a", 7 0;
v0x55e76e977e00_0 .var "out_b", 15 0;
v0x55e76e977ee0_0 .net "rst", 0 0, v0x55e76e97d900_0;  alias, 1 drivers
v0x55e76e977f80_0 .var "weight", 7 0;
S_0x55e76e978180 .scope generate, "col_loop[1]" "col_loop[1]" 5 38, 5 38 0, S_0x55e76e977000;
 .timescale -9 -12;
P_0x55e76e9783a0 .param/l "j" 1 5 38, +C4<01>;
S_0x55e76e978460 .scope module, "pe_inst" "pe" 5 39, 6 3 0, S_0x55e76e978180;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "load";
    .port_info 3 /INPUT 8 "in_a";
    .port_info 4 /INPUT 16 "in_b";
    .port_info 5 /OUTPUT 8 "out_a";
    .port_info 6 /OUTPUT 16 "out_b";
P_0x55e76e9777f0 .param/l "ACC_WIDTH" 0 6 5, +C4<00000000000000000000000000010000>;
P_0x55e76e977830 .param/l "DATA_WIDTH" 0 6 4, +C4<00000000000000000000000000001000>;
v0x55e76e978850_0 .net "clk", 0 0, v0x55e76e97d640_0;  alias, 1 drivers
v0x55e76e978910_0 .net "in_a", 7 0, v0x55e76e977cf0_0;  alias, 1 drivers
v0x55e76e978a00_0 .net "in_b", 15 0, v0x55e76e974fe0_0;  alias, 1 drivers
v0x55e76e978b00_0 .net "load", 0 0, v0x55e76e97c700_0;  alias, 1 drivers
v0x55e76e978ba0_0 .var "out_a", 7 0;
v0x55e76e978c90_0 .var "out_b", 15 0;
v0x55e76e978d70_0 .net "rst", 0 0, v0x55e76e97d900_0;  alias, 1 drivers
v0x55e76e978e10_0 .var "weight", 7 0;
S_0x55e76e979010 .scope generate, "col_loop[2]" "col_loop[2]" 5 38, 5 38 0, S_0x55e76e977000;
 .timescale -9 -12;
P_0x55e76e979210 .param/l "j" 1 5 38, +C4<010>;
S_0x55e76e9792d0 .scope module, "pe_inst" "pe" 5 39, 6 3 0, S_0x55e76e979010;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "load";
    .port_info 3 /INPUT 8 "in_a";
    .port_info 4 /INPUT 16 "in_b";
    .port_info 5 /OUTPUT 8 "out_a";
    .port_info 6 /OUTPUT 16 "out_b";
P_0x55e76e978690 .param/l "ACC_WIDTH" 0 6 5, +C4<00000000000000000000000000010000>;
P_0x55e76e9786d0 .param/l "DATA_WIDTH" 0 6 4, +C4<00000000000000000000000000001000>;
v0x55e76e9796f0_0 .net "clk", 0 0, v0x55e76e97d640_0;  alias, 1 drivers
v0x55e76e9797b0_0 .net "in_a", 7 0, v0x55e76e978ba0_0;  alias, 1 drivers
v0x55e76e9798a0_0 .net "in_b", 15 0, v0x55e76e975df0_0;  alias, 1 drivers
v0x55e76e9799a0_0 .net "load", 0 0, v0x55e76e97c700_0;  alias, 1 drivers
v0x55e76e979a40_0 .var "out_a", 7 0;
v0x55e76e979b30_0 .var "out_b", 15 0;
v0x55e76e979c10_0 .net "rst", 0 0, v0x55e76e97d900_0;  alias, 1 drivers
v0x55e76e979cb0_0 .var "weight", 7 0;
S_0x55e76e979eb0 .scope generate, "col_loop[3]" "col_loop[3]" 5 38, 5 38 0, S_0x55e76e977000;
 .timescale -9 -12;
P_0x55e76e97a0b0 .param/l "j" 1 5 38, +C4<011>;
S_0x55e76e97a190 .scope module, "pe_inst" "pe" 5 39, 6 3 0, S_0x55e76e979eb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "load";
    .port_info 3 /INPUT 8 "in_a";
    .port_info 4 /INPUT 16 "in_b";
    .port_info 5 /OUTPUT 8 "out_a";
    .port_info 6 /OUTPUT 16 "out_b";
P_0x55e76e979500 .param/l "ACC_WIDTH" 0 6 5, +C4<00000000000000000000000000010000>;
P_0x55e76e979540 .param/l "DATA_WIDTH" 0 6 4, +C4<00000000000000000000000000001000>;
v0x55e76e97a580_0 .net "clk", 0 0, v0x55e76e97d640_0;  alias, 1 drivers
v0x55e76e97a640_0 .net "in_a", 7 0, v0x55e76e979a40_0;  alias, 1 drivers
v0x55e76e97a730_0 .net "in_b", 15 0, v0x55e76e976c80_0;  alias, 1 drivers
v0x55e76e97a830_0 .net "load", 0 0, v0x55e76e97c700_0;  alias, 1 drivers
v0x55e76e97a8d0_0 .var "out_a", 7 0;
v0x55e76e97a9c0_0 .var "out_b", 15 0;
v0x55e76e97aaa0_0 .net "rst", 0 0, v0x55e76e97d900_0;  alias, 1 drivers
v0x55e76e97ab40_0 .var "weight", 7 0;
S_0x55e76e97c020 .scope module, "ctrl" "control_unit" 3 26, 7 3 0, S_0x55e76e92ffe0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /OUTPUT 1 "load_signal";
    .port_info 4 /OUTPUT 4 "mem_addr";
    .port_info 5 /OUTPUT 1 "done";
P_0x55e76e974250 .param/l "EXEC" 0 7 12, C4<10>;
P_0x55e76e974290 .param/l "FINISH" 0 7 12, C4<11>;
P_0x55e76e9742d0 .param/l "IDLE" 0 7 12, C4<00>;
P_0x55e76e974310 .param/l "LOAD" 0 7 12, C4<01>;
v0x55e76e97c4c0_0 .net "clk", 0 0, v0x55e76e97d640_0;  alias, 1 drivers
v0x55e76e97c580_0 .var "counter", 3 0;
v0x55e76e97c660_0 .var "done", 0 0;
v0x55e76e97c700_0 .var "load_signal", 0 0;
v0x55e76e97c7a0_0 .var "mem_addr", 3 0;
v0x55e76e97c8d0_0 .var "next_state", 1 0;
v0x55e76e97c9b0_0 .net "rst", 0 0, v0x55e76e97d900_0;  alias, 1 drivers
v0x55e76e97ca50_0 .net "start", 0 0, v0x55e76e97d9a0_0;  alias, 1 drivers
v0x55e76e97cb10_0 .var "state", 1 0;
E_0x55e76e97c400 .event anyedge, v0x55e76e97cb10_0, v0x55e76e97ca50_0, v0x55e76e97c580_0;
E_0x55e76e97c460 .event posedge, v0x55e76e96c490_0, v0x55e76e9356d0_0;
    .scope S_0x55e76e97c020;
T_0 ;
    %wait E_0x55e76e97c460;
    %load/vec4 v0x55e76e97c9b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55e76e97cb10_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x55e76e97c8d0_0;
    %assign/vec4 v0x55e76e97cb10_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x55e76e97c020;
T_1 ;
    %wait E_0x55e76e97c400;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e76e97c700_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e76e97c660_0, 0, 1;
    %load/vec4 v0x55e76e97cb10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55e76e97c8d0_0, 0, 2;
    %jmp T_1.5;
T_1.0 ;
    %load/vec4 v0x55e76e97ca50_0;
    %flag_set/vec4 8;
    %jmp/0 T_1.6, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_1.7, 8;
T_1.6 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_1.7, 8;
 ; End of false expr.
    %blend;
T_1.7;
    %store/vec4 v0x55e76e97c8d0_0, 0, 2;
    %jmp T_1.5;
T_1.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e76e97c700_0, 0, 1;
    %load/vec4 v0x55e76e97c580_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_1.8, 8;
    %pushi/vec4 2, 0, 2;
    %jmp/1 T_1.9, 8;
T_1.8 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_1.9, 8;
 ; End of false expr.
    %blend;
T_1.9;
    %store/vec4 v0x55e76e97c8d0_0, 0, 2;
    %jmp T_1.5;
T_1.2 ;
    %load/vec4 v0x55e76e97c580_0;
    %pad/u 32;
    %cmpi/e 12, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_1.10, 8;
    %pushi/vec4 3, 0, 2;
    %jmp/1 T_1.11, 8;
T_1.10 ; End of true expr.
    %pushi/vec4 2, 0, 2;
    %jmp/0 T_1.11, 8;
 ; End of false expr.
    %blend;
T_1.11;
    %store/vec4 v0x55e76e97c8d0_0, 0, 2;
    %jmp T_1.5;
T_1.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e76e97c660_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55e76e97c8d0_0, 0, 2;
    %jmp T_1.5;
T_1.5 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x55e76e97c020;
T_2 ;
    %wait E_0x55e76e906fd0;
    %load/vec4 v0x55e76e97cb10_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_2.0, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55e76e97c580_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x55e76e97c580_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x55e76e97c580_0, 0;
T_2.1 ;
    %load/vec4 v0x55e76e97c580_0;
    %assign/vec4 v0x55e76e97c7a0_0, 0;
    %jmp T_2;
    .thread T_2;
    .scope S_0x55e76e90c590;
T_3 ;
    %wait E_0x55e76e906fd0;
    %load/vec4 v0x55e76e9352a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x55e76e935340_0;
    %load/vec4 v0x55e76e935630_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55e76e935590, 0, 4;
T_3.0 ;
    %load/vec4 v0x55e76e935630_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x55e76e935590, 4;
    %assign/vec4 v0x55e76e934520_0, 0;
    %jmp T_3;
    .thread T_3;
    .scope S_0x55e76e96bad0;
T_4 ;
    %wait E_0x55e76e906fd0;
    %load/vec4 v0x55e76e96c490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55e76e96c280_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x55e76e96c3b0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55e76e96c550_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x55e76e96c1c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x55e76e96c0d0_0;
    %parti/s 8, 0, 2;
    %assign/vec4 v0x55e76e96c550_0, 0;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v0x55e76e96c010_0;
    %assign/vec4 v0x55e76e96c280_0, 0;
    %load/vec4 v0x55e76e96c0d0_0;
    %load/vec4 v0x55e76e96c010_0;
    %pad/u 16;
    %load/vec4 v0x55e76e96c550_0;
    %pad/u 16;
    %mul;
    %add;
    %assign/vec4 v0x55e76e96c3b0_0, 0;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x55e76e96c9f0;
T_5 ;
    %wait E_0x55e76e906fd0;
    %load/vec4 v0x55e76e96d340_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55e76e96d150_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x55e76e96d260_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55e76e96d3e0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x55e76e96d080_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x55e76e96cfb0_0;
    %parti/s 8, 0, 2;
    %assign/vec4 v0x55e76e96d3e0_0, 0;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0x55e76e96cef0_0;
    %assign/vec4 v0x55e76e96d150_0, 0;
    %load/vec4 v0x55e76e96cfb0_0;
    %load/vec4 v0x55e76e96cef0_0;
    %pad/u 16;
    %load/vec4 v0x55e76e96d3e0_0;
    %pad/u 16;
    %mul;
    %add;
    %assign/vec4 v0x55e76e96d260_0, 0;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x55e76e96d870;
T_6 ;
    %wait E_0x55e76e906fd0;
    %load/vec4 v0x55e76e96e210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55e76e96e000_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x55e76e96e130_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55e76e96e300_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x55e76e96df10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x55e76e96de40_0;
    %parti/s 8, 0, 2;
    %assign/vec4 v0x55e76e96e300_0, 0;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v0x55e76e96dd50_0;
    %assign/vec4 v0x55e76e96e000_0, 0;
    %load/vec4 v0x55e76e96de40_0;
    %load/vec4 v0x55e76e96dd50_0;
    %pad/u 16;
    %load/vec4 v0x55e76e96e300_0;
    %pad/u 16;
    %mul;
    %add;
    %assign/vec4 v0x55e76e96e130_0, 0;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x55e76e96e7e0;
T_7 ;
    %wait E_0x55e76e906fd0;
    %load/vec4 v0x55e76e96f050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55e76e96ee90_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x55e76e96ef70_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55e76e96f0f0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x55e76e96edf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0x55e76e96ed20_0;
    %parti/s 8, 0, 2;
    %assign/vec4 v0x55e76e96f0f0_0, 0;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0x55e76e96ec60_0;
    %assign/vec4 v0x55e76e96ee90_0, 0;
    %load/vec4 v0x55e76e96ed20_0;
    %load/vec4 v0x55e76e96ec60_0;
    %pad/u 16;
    %load/vec4 v0x55e76e96f0f0_0;
    %pad/u 16;
    %mul;
    %add;
    %assign/vec4 v0x55e76e96ef70_0, 0;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x55e76e96f8b0;
T_8 ;
    %wait E_0x55e76e906fd0;
    %load/vec4 v0x55e76e970210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55e76e970070_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x55e76e970130_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55e76e970340_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x55e76e96ffd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x55e76e96fed0_0;
    %parti/s 8, 0, 2;
    %assign/vec4 v0x55e76e970340_0, 0;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0x55e76e96fdf0_0;
    %assign/vec4 v0x55e76e970070_0, 0;
    %load/vec4 v0x55e76e96fed0_0;
    %load/vec4 v0x55e76e96fdf0_0;
    %pad/u 16;
    %load/vec4 v0x55e76e970340_0;
    %pad/u 16;
    %mul;
    %add;
    %assign/vec4 v0x55e76e970130_0, 0;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x55e76e9707d0;
T_9 ;
    %wait E_0x55e76e906fd0;
    %load/vec4 v0x55e76e971170_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55e76e970fa0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x55e76e971090_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55e76e971210_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x55e76e970f00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0x55e76e970e00_0;
    %parti/s 8, 0, 2;
    %assign/vec4 v0x55e76e971210_0, 0;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0x55e76e970d10_0;
    %assign/vec4 v0x55e76e970fa0_0, 0;
    %load/vec4 v0x55e76e970e00_0;
    %load/vec4 v0x55e76e970d10_0;
    %pad/u 16;
    %load/vec4 v0x55e76e971210_0;
    %pad/u 16;
    %mul;
    %add;
    %assign/vec4 v0x55e76e971090_0, 0;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x55e76e9716d0;
T_10 ;
    %wait E_0x55e76e906fd0;
    %load/vec4 v0x55e76e972010_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55e76e971e40_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x55e76e971f30_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55e76e9720b0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x55e76e971da0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v0x55e76e971ca0_0;
    %parti/s 8, 0, 2;
    %assign/vec4 v0x55e76e9720b0_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v0x55e76e971bb0_0;
    %assign/vec4 v0x55e76e971e40_0, 0;
    %load/vec4 v0x55e76e971ca0_0;
    %load/vec4 v0x55e76e971bb0_0;
    %pad/u 16;
    %load/vec4 v0x55e76e9720b0_0;
    %pad/u 16;
    %mul;
    %add;
    %assign/vec4 v0x55e76e971f30_0, 0;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x55e76e972590;
T_11 ;
    %wait E_0x55e76e906fd0;
    %load/vec4 v0x55e76e972fb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55e76e972de0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x55e76e972ed0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55e76e973050_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x55e76e972d40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0x55e76e972c40_0;
    %parti/s 8, 0, 2;
    %assign/vec4 v0x55e76e973050_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %load/vec4 v0x55e76e972b50_0;
    %assign/vec4 v0x55e76e972de0_0, 0;
    %load/vec4 v0x55e76e972c40_0;
    %load/vec4 v0x55e76e972b50_0;
    %pad/u 16;
    %load/vec4 v0x55e76e973050_0;
    %pad/u 16;
    %mul;
    %add;
    %assign/vec4 v0x55e76e972ed0_0, 0;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x55e76e973810;
T_12 ;
    %wait E_0x55e76e906fd0;
    %load/vec4 v0x55e76e9741b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55e76e973fc0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x55e76e9740d0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55e76e974360_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x55e76e973e10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0x55e76e973d10_0;
    %parti/s 8, 0, 2;
    %assign/vec4 v0x55e76e974360_0, 0;
    %jmp T_12.3;
T_12.2 ;
    %load/vec4 v0x55e76e973c30_0;
    %assign/vec4 v0x55e76e973fc0_0, 0;
    %load/vec4 v0x55e76e973d10_0;
    %load/vec4 v0x55e76e973c30_0;
    %pad/u 16;
    %load/vec4 v0x55e76e974360_0;
    %pad/u 16;
    %mul;
    %add;
    %assign/vec4 v0x55e76e9740d0_0, 0;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x55e76e974840;
T_13 ;
    %wait E_0x55e76e906fd0;
    %load/vec4 v0x55e76e9750c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55e76e974ef0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x55e76e974fe0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55e76e975160_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x55e76e974e50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v0x55e76e974d50_0;
    %parti/s 8, 0, 2;
    %assign/vec4 v0x55e76e975160_0, 0;
    %jmp T_13.3;
T_13.2 ;
    %load/vec4 v0x55e76e974c60_0;
    %assign/vec4 v0x55e76e974ef0_0, 0;
    %load/vec4 v0x55e76e974d50_0;
    %load/vec4 v0x55e76e974c60_0;
    %pad/u 16;
    %load/vec4 v0x55e76e975160_0;
    %pad/u 16;
    %mul;
    %add;
    %assign/vec4 v0x55e76e974fe0_0, 0;
T_13.3 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x55e76e975620;
T_14 ;
    %wait E_0x55e76e906fd0;
    %load/vec4 v0x55e76e975ed0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55e76e975d00_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x55e76e975df0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55e76e975f70_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x55e76e975c60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %load/vec4 v0x55e76e975b60_0;
    %parti/s 8, 0, 2;
    %assign/vec4 v0x55e76e975f70_0, 0;
    %jmp T_14.3;
T_14.2 ;
    %load/vec4 v0x55e76e975a70_0;
    %assign/vec4 v0x55e76e975d00_0, 0;
    %load/vec4 v0x55e76e975b60_0;
    %load/vec4 v0x55e76e975a70_0;
    %pad/u 16;
    %load/vec4 v0x55e76e975f70_0;
    %pad/u 16;
    %mul;
    %add;
    %assign/vec4 v0x55e76e975df0_0, 0;
T_14.3 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x55e76e976450;
T_15 ;
    %wait E_0x55e76e906fd0;
    %load/vec4 v0x55e76e976d60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55e76e976b90_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x55e76e976c80_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55e76e976e00_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x55e76e976af0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %load/vec4 v0x55e76e9769f0_0;
    %parti/s 8, 0, 2;
    %assign/vec4 v0x55e76e976e00_0, 0;
    %jmp T_15.3;
T_15.2 ;
    %load/vec4 v0x55e76e976900_0;
    %assign/vec4 v0x55e76e976b90_0, 0;
    %load/vec4 v0x55e76e9769f0_0;
    %load/vec4 v0x55e76e976900_0;
    %pad/u 16;
    %load/vec4 v0x55e76e976e00_0;
    %pad/u 16;
    %mul;
    %add;
    %assign/vec4 v0x55e76e976c80_0, 0;
T_15.3 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x55e76e9775c0;
T_16 ;
    %wait E_0x55e76e906fd0;
    %load/vec4 v0x55e76e977ee0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55e76e977cf0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x55e76e977e00_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55e76e977f80_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x55e76e977c50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %load/vec4 v0x55e76e977b50_0;
    %parti/s 8, 0, 2;
    %assign/vec4 v0x55e76e977f80_0, 0;
    %jmp T_16.3;
T_16.2 ;
    %load/vec4 v0x55e76e977a70_0;
    %assign/vec4 v0x55e76e977cf0_0, 0;
    %load/vec4 v0x55e76e977b50_0;
    %load/vec4 v0x55e76e977a70_0;
    %pad/u 16;
    %load/vec4 v0x55e76e977f80_0;
    %pad/u 16;
    %mul;
    %add;
    %assign/vec4 v0x55e76e977e00_0, 0;
T_16.3 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x55e76e978460;
T_17 ;
    %wait E_0x55e76e906fd0;
    %load/vec4 v0x55e76e978d70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55e76e978ba0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x55e76e978c90_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55e76e978e10_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x55e76e978b00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %load/vec4 v0x55e76e978a00_0;
    %parti/s 8, 0, 2;
    %assign/vec4 v0x55e76e978e10_0, 0;
    %jmp T_17.3;
T_17.2 ;
    %load/vec4 v0x55e76e978910_0;
    %assign/vec4 v0x55e76e978ba0_0, 0;
    %load/vec4 v0x55e76e978a00_0;
    %load/vec4 v0x55e76e978910_0;
    %pad/u 16;
    %load/vec4 v0x55e76e978e10_0;
    %pad/u 16;
    %mul;
    %add;
    %assign/vec4 v0x55e76e978c90_0, 0;
T_17.3 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x55e76e9792d0;
T_18 ;
    %wait E_0x55e76e906fd0;
    %load/vec4 v0x55e76e979c10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55e76e979a40_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x55e76e979b30_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55e76e979cb0_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x55e76e9799a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %load/vec4 v0x55e76e9798a0_0;
    %parti/s 8, 0, 2;
    %assign/vec4 v0x55e76e979cb0_0, 0;
    %jmp T_18.3;
T_18.2 ;
    %load/vec4 v0x55e76e9797b0_0;
    %assign/vec4 v0x55e76e979a40_0, 0;
    %load/vec4 v0x55e76e9798a0_0;
    %load/vec4 v0x55e76e9797b0_0;
    %pad/u 16;
    %load/vec4 v0x55e76e979cb0_0;
    %pad/u 16;
    %mul;
    %add;
    %assign/vec4 v0x55e76e979b30_0, 0;
T_18.3 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x55e76e97a190;
T_19 ;
    %wait E_0x55e76e906fd0;
    %load/vec4 v0x55e76e97aaa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55e76e97a8d0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x55e76e97a9c0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55e76e97ab40_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x55e76e97a830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %load/vec4 v0x55e76e97a730_0;
    %parti/s 8, 0, 2;
    %assign/vec4 v0x55e76e97ab40_0, 0;
    %jmp T_19.3;
T_19.2 ;
    %load/vec4 v0x55e76e97a640_0;
    %assign/vec4 v0x55e76e97a8d0_0, 0;
    %load/vec4 v0x55e76e97a730_0;
    %load/vec4 v0x55e76e97a640_0;
    %pad/u 16;
    %load/vec4 v0x55e76e97ab40_0;
    %pad/u 16;
    %mul;
    %add;
    %assign/vec4 v0x55e76e97a9c0_0, 0;
T_19.3 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x55e76e917b40;
T_20 ;
    %delay 5000, 0;
    %load/vec4 v0x55e76e97d640_0;
    %inv;
    %store/vec4 v0x55e76e97d640_0, 0, 1;
    %jmp T_20;
    .thread T_20;
    .scope S_0x55e76e917b40;
T_21 ;
    %vpi_call 2 20 "$dumpfile", "tpu_system.vcd" {0 0 0};
    %vpi_call 2 21 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x55e76e917b40 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e76e97d640_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e76e97d900_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e76e97d9a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e76e97dae0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55e76e97dbd0_0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55e76e97dc70_0, 0, 32;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e76e97d900_0, 0, 1;
    %vpi_call 2 28 "$display", "Host: Loading Activation Matrix into Unified Buffer..." {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e76e97dae0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55e76e97dbd0_0, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x55e76e97dc70_0, 0, 32;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x55e76e97dbd0_0, 0, 4;
    %pushi/vec4 256, 0, 32;
    %store/vec4 v0x55e76e97dc70_0, 0, 32;
    %delay 10000, 0;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x55e76e97dbd0_0, 0, 4;
    %pushi/vec4 65536, 0, 32;
    %store/vec4 v0x55e76e97dc70_0, 0, 32;
    %delay 10000, 0;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x55e76e97dbd0_0, 0, 4;
    %pushi/vec4 16777216, 0, 32;
    %store/vec4 v0x55e76e97dc70_0, 0, 32;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e76e97dae0_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e76e97d9a0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e76e97d9a0_0, 0, 1;
    %vpi_call 2 40 "$display", "TPU: Execution Started..." {0 0 0};
T_21.0 ;
    %load/vec4 v0x55e76e97d700_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_21.1, 6;
    %wait E_0x55e76e906d80;
    %jmp T_21.0;
T_21.1 ;
    %vpi_call 2 44 "$display", "TPU: Execution Complete!" {0 0 0};
    %delay 100000, 0;
    %vpi_call 2 47 "$finish" {0 0 0};
    %end;
    .thread T_21;
# The file index is used to find the file name in the following table.
:file_names 8;
    "N/A";
    "<interactive>";
    "tb/tb_mini_tpu_top.v";
    "rtl/mini_tpu_top.v";
    "rtl/unified_buffer.v";
    "rtl/systolic_array.v";
    "rtl/pe.v";
    "rtl/control_unit.v";
