{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1657341659910 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1657341659911 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul  8 23:40:59 2022 " "Processing started: Fri Jul  8 23:40:59 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1657341659911 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657341659911 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RISC_V_Single_Cycle -c RISC_V_Single_Cycle " "Command: quartus_map --read_settings_files=on --write_settings_files=off RISC_V_Single_Cycle -c RISC_V_Single_Cycle" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657341659911 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1657341660411 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1657341660411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/riscv_sc/risc_v_sc-main/src/risc_v_single_cycle_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /riscv_sc/risc_v_sc-main/src/risc_v_single_cycle_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 RISC_V_Single_Cycle_TB " "Found entity 1: RISC_V_Single_Cycle_TB" {  } { { "../src/RISC_V_Single_Cycle_TB.v" "" { Text "E:/RISCV_SC/RISC_V_SC-main/src/RISC_V_Single_Cycle_TB.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657341668724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657341668724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/riscv_sc/risc_v_sc-main/src/risc_v_single_cycle.v 1 1 " "Found 1 design units, including 1 entities, in source file /riscv_sc/risc_v_sc-main/src/risc_v_single_cycle.v" { { "Info" "ISGN_ENTITY_NAME" "1 RISC_V_Single_Cycle " "Found entity 1: RISC_V_Single_Cycle" {  } { { "../src/RISC_V_Single_Cycle.v" "" { Text "E:/RISCV_SC/RISC_V_SC-main/src/RISC_V_Single_Cycle.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657341668728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657341668728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/riscv_sc/risc_v_sc-main/src/register_file.v 1 1 " "Found 1 design units, including 1 entities, in source file /riscv_sc/risc_v_sc-main/src/register_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 Register_File " "Found entity 1: Register_File" {  } { { "../src/Register_File.v" "" { Text "E:/RISCV_SC/RISC_V_SC-main/src/Register_File.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657341668731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657341668731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/riscv_sc/risc_v_sc-main/src/register.v 1 1 " "Found 1 design units, including 1 entities, in source file /riscv_sc/risc_v_sc-main/src/register.v" { { "Info" "ISGN_ENTITY_NAME" "1 Register " "Found entity 1: Register" {  } { { "../src/Register.v" "" { Text "E:/RISCV_SC/RISC_V_SC-main/src/Register.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657341668733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657341668733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/riscv_sc/risc_v_sc-main/src/program_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file /riscv_sc/risc_v_sc-main/src/program_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 Program_Memory " "Found entity 1: Program_Memory" {  } { { "../src/Program_Memory.v" "" { Text "E:/RISCV_SC/RISC_V_SC-main/src/Program_Memory.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657341668736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657341668736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/riscv_sc/risc_v_sc-main/src/pc_register.v 1 1 " "Found 1 design units, including 1 entities, in source file /riscv_sc/risc_v_sc-main/src/pc_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC_Register " "Found entity 1: PC_Register" {  } { { "../src/PC_Register.v" "" { Text "E:/RISCV_SC/RISC_V_SC-main/src/PC_Register.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657341668738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657341668738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/riscv_sc/risc_v_sc-main/src/mux_register_file.v 1 1 " "Found 1 design units, including 1 entities, in source file /riscv_sc/risc_v_sc-main/src/mux_register_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUXRegisterFile " "Found entity 1: MUXRegisterFile" {  } { { "../src/MUX_Register_File.v" "" { Text "E:/RISCV_SC/RISC_V_SC-main/src/MUX_Register_File.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657341668741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657341668741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/riscv_sc/risc_v_sc-main/src/multiplexer_2_to_1.v 1 1 " "Found 1 design units, including 1 entities, in source file /riscv_sc/risc_v_sc-main/src/multiplexer_2_to_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Multiplexer_2_to_1 " "Found entity 1: Multiplexer_2_to_1" {  } { { "../src/Multiplexer_2_to_1.v" "" { Text "E:/RISCV_SC/RISC_V_SC-main/src/Multiplexer_2_to_1.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657341668743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657341668743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/riscv_sc/risc_v_sc-main/src/immediate_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file /riscv_sc/risc_v_sc-main/src/immediate_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Immediate_Unit " "Found entity 1: Immediate_Unit" {  } { { "../src/Immediate_Unit.v" "" { Text "E:/RISCV_SC/RISC_V_SC-main/src/Immediate_Unit.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657341668745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657341668745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/riscv_sc/risc_v_sc-main/src/decoder_register_file.v 1 1 " "Found 1 design units, including 1 entities, in source file /riscv_sc/risc_v_sc-main/src/decoder_register_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 Decoder_Register_File " "Found entity 1: Decoder_Register_File" {  } { { "../src/Decoder_Register_File.v" "" { Text "E:/RISCV_SC/RISC_V_SC-main/src/Decoder_Register_File.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657341668748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657341668748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/riscv_sc/risc_v_sc-main/src/data_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file /riscv_sc/risc_v_sc-main/src/data_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 Data_Memory " "Found entity 1: Data_Memory" {  } { { "../src/Data_Memory.v" "" { Text "E:/RISCV_SC/RISC_V_SC-main/src/Data_Memory.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657341668751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657341668751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/riscv_sc/risc_v_sc-main/src/control.v 1 1 " "Found 1 design units, including 1 entities, in source file /riscv_sc/risc_v_sc-main/src/control.v" { { "Info" "ISGN_ENTITY_NAME" "1 Control " "Found entity 1: Control" {  } { { "../src/Control.v" "" { Text "E:/RISCV_SC/RISC_V_SC-main/src/Control.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657341668753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657341668753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/riscv_sc/risc_v_sc-main/src/alu_control.v 1 1 " "Found 1 design units, including 1 entities, in source file /riscv_sc/risc_v_sc-main/src/alu_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_Control " "Found entity 1: ALU_Control" {  } { { "../src/ALU_Control.v" "" { Text "E:/RISCV_SC/RISC_V_SC-main/src/ALU_Control.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657341668756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657341668756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/riscv_sc/risc_v_sc-main/src/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file /riscv_sc/risc_v_sc-main/src/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "../src/ALU.v" "" { Text "E:/RISCV_SC/RISC_V_SC-main/src/ALU.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657341668758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657341668758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/riscv_sc/risc_v_sc-main/src/adder_32_bits.v 1 1 " "Found 1 design units, including 1 entities, in source file /riscv_sc/risc_v_sc-main/src/adder_32_bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 Adder_32_Bits " "Found entity 1: Adder_32_Bits" {  } { { "../src/Adder_32_Bits.v" "" { Text "E:/RISCV_SC/RISC_V_SC-main/src/Adder_32_Bits.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657341668761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657341668761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/riscv_sc/risc_v_sc-main/src/branch_control.v 1 1 " "Found 1 design units, including 1 entities, in source file /riscv_sc/risc_v_sc-main/src/branch_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 Branch_Control " "Found entity 1: Branch_Control" {  } { { "../src/Branch_Control.v" "" { Text "E:/RISCV_SC/RISC_V_SC-main/src/Branch_Control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657341668763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657341668763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/riscv_sc/risc_v_sc-main/src/register_pipeline.v 1 1 " "Found 1 design units, including 1 entities, in source file /riscv_sc/risc_v_sc-main/src/register_pipeline.v" { { "Info" "ISGN_ENTITY_NAME" "1 Register_Pipeline " "Found entity 1: Register_Pipeline" {  } { { "../src/Register_Pipeline.v" "" { Text "E:/RISCV_SC/RISC_V_SC-main/src/Register_Pipeline.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657341668766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657341668766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/riscv_sc/risc_v_sc-main/src/sp_register.v 1 1 " "Found 1 design units, including 1 entities, in source file /riscv_sc/risc_v_sc-main/src/sp_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 SP_Register " "Found entity 1: SP_Register" {  } { { "../src/SP_Register.v" "" { Text "E:/RISCV_SC/RISC_V_SC-main/src/SP_Register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657341668768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657341668768 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Jmp_Out_w RISC_V_Single_Cycle.v(227) " "Verilog HDL Implicit Net warning at RISC_V_Single_Cycle.v(227): created implicit net for \"Jmp_Out_w\"" {  } { { "../src/RISC_V_Single_Cycle.v" "" { Text "E:/RISCV_SC/RISC_V_SC-main/src/RISC_V_Single_Cycle.v" 227 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657341668769 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "RISC_V_Single_Cycle " "Elaborating entity \"RISC_V_Single_Cycle\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1657341668834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Control Control:CONTROL_UNIT " "Elaborating entity \"Control\" for hierarchy \"Control:CONTROL_UNIT\"" {  } { { "../src/RISC_V_Single_Cycle.v" "CONTROL_UNIT" { Text "E:/RISCV_SC/RISC_V_SC-main/src/RISC_V_Single_Cycle.v" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657341668866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC_Register PC_Register:PC " "Elaborating entity \"PC_Register\" for hierarchy \"PC_Register:PC\"" {  } { { "../src/RISC_V_Single_Cycle.v" "PC" { Text "E:/RISCV_SC/RISC_V_SC-main/src/RISC_V_Single_Cycle.v" 170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657341668868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Program_Memory Program_Memory:PROGRAM_MEMORY " "Elaborating entity \"Program_Memory\" for hierarchy \"Program_Memory:PROGRAM_MEMORY\"" {  } { { "../src/RISC_V_Single_Cycle.v" "PROGRAM_MEMORY" { Text "E:/RISCV_SC/RISC_V_SC-main/src/RISC_V_Single_Cycle.v" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657341668870 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "0 0 63 Program_Memory.v(34) " "Verilog HDL warning at Program_Memory.v(34): number of words (0) in memory file does not match the number of elements in the address range \[0:63\]" {  } { { "../src/Program_Memory.v" "" { Text "E:/RISCV_SC/RISC_V_SC-main/src/Program_Memory.v" 34 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1657341668871 "|RISC_V_Single_Cycle|Program_Memory:PROGRAM_MEMORY"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 Program_Memory.v(30) " "Net \"rom.data_a\" at Program_Memory.v(30) has no driver or initial value, using a default initial value '0'" {  } { { "../src/Program_Memory.v" "" { Text "E:/RISCV_SC/RISC_V_SC-main/src/Program_Memory.v" 30 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1657341668871 "|RISC_V_Single_Cycle|Program_Memory:PROGRAM_MEMORY"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 Program_Memory.v(30) " "Net \"rom.waddr_a\" at Program_Memory.v(30) has no driver or initial value, using a default initial value '0'" {  } { { "../src/Program_Memory.v" "" { Text "E:/RISCV_SC/RISC_V_SC-main/src/Program_Memory.v" 30 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1657341668871 "|RISC_V_Single_Cycle|Program_Memory:PROGRAM_MEMORY"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 Program_Memory.v(30) " "Net \"rom.we_a\" at Program_Memory.v(30) has no driver or initial value, using a default initial value '0'" {  } { { "../src/Program_Memory.v" "" { Text "E:/RISCV_SC/RISC_V_SC-main/src/Program_Memory.v" 30 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1657341668871 "|RISC_V_Single_Cycle|Program_Memory:PROGRAM_MEMORY"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder_32_Bits Adder_32_Bits:PC_PLUS_4 " "Elaborating entity \"Adder_32_Bits\" for hierarchy \"Adder_32_Bits:PC_PLUS_4\"" {  } { { "../src/RISC_V_Single_Cycle.v" "PC_PLUS_4" { Text "E:/RISCV_SC/RISC_V_SC-main/src/RISC_V_Single_Cycle.v" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657341668873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplexer_2_to_1 Multiplexer_2_to_1:MUX_JALR_OR_IMM " "Elaborating entity \"Multiplexer_2_to_1\" for hierarchy \"Multiplexer_2_to_1:MUX_JALR_OR_IMM\"" {  } { { "../src/RISC_V_Single_Cycle.v" "MUX_JALR_OR_IMM" { Text "E:/RISCV_SC/RISC_V_SC-main/src/RISC_V_Single_Cycle.v" 229 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657341668875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Branch_Control Branch_Control:Branch_Control_Unit " "Elaborating entity \"Branch_Control\" for hierarchy \"Branch_Control:Branch_Control_Unit\"" {  } { { "../src/RISC_V_Single_Cycle.v" "Branch_Control_Unit" { Text "E:/RISCV_SC/RISC_V_SC-main/src/RISC_V_Single_Cycle.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657341668879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Data_Memory Data_Memory:Data_Memory_Unit " "Elaborating entity \"Data_Memory\" for hierarchy \"Data_Memory:Data_Memory_Unit\"" {  } { { "../src/RISC_V_Single_Cycle.v" "Data_Memory_Unit" { Text "E:/RISCV_SC/RISC_V_SC-main/src/RISC_V_Single_Cycle.v" 282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657341668881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register_File Register_File:REGISTER_FILE_UNIT " "Elaborating entity \"Register_File\" for hierarchy \"Register_File:REGISTER_FILE_UNIT\"" {  } { { "../src/RISC_V_Single_Cycle.v" "REGISTER_FILE_UNIT" { Text "E:/RISCV_SC/RISC_V_SC-main/src/RISC_V_Single_Cycle.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657341668883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder_Register_File Register_File:REGISTER_FILE_UNIT\|Decoder_Register_File:DECODER_REG_FILE " "Elaborating entity \"Decoder_Register_File\" for hierarchy \"Register_File:REGISTER_FILE_UNIT\|Decoder_Register_File:DECODER_REG_FILE\"" {  } { { "../src/Register_File.v" "DECODER_REG_FILE" { Text "E:/RISCV_SC/RISC_V_SC-main/src/Register_File.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657341668890 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register Register_File:REGISTER_FILE_UNIT\|Register:Register_zero " "Elaborating entity \"Register\" for hierarchy \"Register_File:REGISTER_FILE_UNIT\|Register:Register_zero\"" {  } { { "../src/Register_File.v" "Register_zero" { Text "E:/RISCV_SC/RISC_V_SC-main/src/Register_File.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657341668892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SP_Register Register_File:REGISTER_FILE_UNIT\|SP_Register:Register_sp " "Elaborating entity \"SP_Register\" for hierarchy \"Register_File:REGISTER_FILE_UNIT\|SP_Register:Register_sp\"" {  } { { "../src/Register_File.v" "Register_sp" { Text "E:/RISCV_SC/RISC_V_SC-main/src/Register_File.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657341668894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUXRegisterFile Register_File:REGISTER_FILE_UNIT\|MUXRegisterFile:MUXRegister1 " "Elaborating entity \"MUXRegisterFile\" for hierarchy \"Register_File:REGISTER_FILE_UNIT\|MUXRegisterFile:MUXRegister1\"" {  } { { "../src/Register_File.v" "MUXRegister1" { Text "E:/RISCV_SC/RISC_V_SC-main/src/Register_File.v" 481 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657341668910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Immediate_Unit Immediate_Unit:IMM_UNIT " "Elaborating entity \"Immediate_Unit\" for hierarchy \"Immediate_Unit:IMM_UNIT\"" {  } { { "../src/RISC_V_Single_Cycle.v" "IMM_UNIT" { Text "E:/RISCV_SC/RISC_V_SC-main/src/RISC_V_Single_Cycle.v" 327 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657341668916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_Control ALU_Control:ALU_CONTROL_UNIT " "Elaborating entity \"ALU_Control\" for hierarchy \"ALU_Control:ALU_CONTROL_UNIT\"" {  } { { "../src/RISC_V_Single_Cycle.v" "ALU_CONTROL_UNIT" { Text "E:/RISCV_SC/RISC_V_SC-main/src/RISC_V_Single_Cycle.v" 355 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657341668918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:ALU_UNIT " "Elaborating entity \"ALU\" for hierarchy \"ALU:ALU_UNIT\"" {  } { { "../src/RISC_V_Single_Cycle.v" "ALU_UNIT" { Text "E:/RISCV_SC/RISC_V_SC-main/src/RISC_V_Single_Cycle.v" 368 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657341668920 ""}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "ALU.v(53) " "Verilog HDL warning at ALU.v(53): converting signed shift amount to unsigned" {  } { { "../src/ALU.v" "" { Text "E:/RISCV_SC/RISC_V_SC-main/src/ALU.v" 53 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "Analysis & Synthesis" 0 -1 1657341668921 "|RISC_V_Single_Cycle|ALU:ALU_UNIT"}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "ALU.v(54) " "Verilog HDL warning at ALU.v(54): converting signed shift amount to unsigned" {  } { { "../src/ALU.v" "" { Text "E:/RISCV_SC/RISC_V_SC-main/src/ALU.v" 54 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "Analysis & Synthesis" 0 -1 1657341668921 "|RISC_V_Single_Cycle|ALU:ALU_UNIT"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register_Pipeline Register_Pipeline:IF_ID_PC " "Elaborating entity \"Register_Pipeline\" for hierarchy \"Register_Pipeline:IF_ID_PC\"" {  } { { "../src/RISC_V_Single_Cycle.v" "IF_ID_PC" { Text "E:/RISCV_SC/RISC_V_SC-main/src/RISC_V_Single_Cycle.v" 385 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657341668922 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "Pipe_PCJMP_w\[31\] PC_Register:PC\|Next_PC\[31\] " "Net \"Pipe_PCJMP_w\[31\]\", which fans out to \"PC_Register:PC\|Next_PC\[31\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Multiplexer_2_to_1:MUX_PC4_OR_JMP\|Mux_Output_o\[31\] " "Net is fed by \"Multiplexer_2_to_1:MUX_PC4_OR_JMP\|Mux_Output_o\[31\]\"" {  } { { "../src/Multiplexer_2_to_1.v" "Mux_Output_o\[31\]" { Text "E:/RISCV_SC/RISC_V_SC-main/src/Multiplexer_2_to_1.v" 24 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1657341669248 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Register_Pipeline:EX_MEM_PC\|DataOutput\[31\] " "Net is fed by \"Register_Pipeline:EX_MEM_PC\|DataOutput\[31\]\"" {  } { { "../src/Register_Pipeline.v" "DataOutput\[31\]" { Text "E:/RISCV_SC/RISC_V_SC-main/src/Register_Pipeline.v" 19 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1657341669248 ""}  } { { "../src/RISC_V_Single_Cycle.v" "Pipe_PCJMP_w\[31\]" { Text "E:/RISCV_SC/RISC_V_SC-main/src/RISC_V_Single_Cycle.v" 97 -1 0 } } { "../src/PC_Register.v" "Next_PC\[31\]" { Text "E:/RISCV_SC/RISC_V_SC-main/src/PC_Register.v" 22 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1657341669248 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "Pipe_PCJMP_w\[30\] PC_Register:PC\|Next_PC\[30\] " "Net \"Pipe_PCJMP_w\[30\]\", which fans out to \"PC_Register:PC\|Next_PC\[30\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Multiplexer_2_to_1:MUX_PC4_OR_JMP\|Mux_Output_o\[30\] " "Net is fed by \"Multiplexer_2_to_1:MUX_PC4_OR_JMP\|Mux_Output_o\[30\]\"" {  } { { "../src/Multiplexer_2_to_1.v" "Mux_Output_o\[30\]" { Text "E:/RISCV_SC/RISC_V_SC-main/src/Multiplexer_2_to_1.v" 24 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1657341669248 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Register_Pipeline:EX_MEM_PC\|DataOutput\[30\] " "Net is fed by \"Register_Pipeline:EX_MEM_PC\|DataOutput\[30\]\"" {  } { { "../src/Register_Pipeline.v" "DataOutput\[30\]" { Text "E:/RISCV_SC/RISC_V_SC-main/src/Register_Pipeline.v" 19 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1657341669248 ""}  } { { "../src/RISC_V_Single_Cycle.v" "Pipe_PCJMP_w\[30\]" { Text "E:/RISCV_SC/RISC_V_SC-main/src/RISC_V_Single_Cycle.v" 97 -1 0 } } { "../src/PC_Register.v" "Next_PC\[30\]" { Text "E:/RISCV_SC/RISC_V_SC-main/src/PC_Register.v" 22 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1657341669248 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "Pipe_PCJMP_w\[29\] PC_Register:PC\|Next_PC\[29\] " "Net \"Pipe_PCJMP_w\[29\]\", which fans out to \"PC_Register:PC\|Next_PC\[29\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Multiplexer_2_to_1:MUX_PC4_OR_JMP\|Mux_Output_o\[29\] " "Net is fed by \"Multiplexer_2_to_1:MUX_PC4_OR_JMP\|Mux_Output_o\[29\]\"" {  } { { "../src/Multiplexer_2_to_1.v" "Mux_Output_o\[29\]" { Text "E:/RISCV_SC/RISC_V_SC-main/src/Multiplexer_2_to_1.v" 24 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1657341669248 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Register_Pipeline:EX_MEM_PC\|DataOutput\[29\] " "Net is fed by \"Register_Pipeline:EX_MEM_PC\|DataOutput\[29\]\"" {  } { { "../src/Register_Pipeline.v" "DataOutput\[29\]" { Text "E:/RISCV_SC/RISC_V_SC-main/src/Register_Pipeline.v" 19 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1657341669248 ""}  } { { "../src/RISC_V_Single_Cycle.v" "Pipe_PCJMP_w\[29\]" { Text "E:/RISCV_SC/RISC_V_SC-main/src/RISC_V_Single_Cycle.v" 97 -1 0 } } { "../src/PC_Register.v" "Next_PC\[29\]" { Text "E:/RISCV_SC/RISC_V_SC-main/src/PC_Register.v" 22 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1657341669248 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "Pipe_PCJMP_w\[28\] PC_Register:PC\|Next_PC\[28\] " "Net \"Pipe_PCJMP_w\[28\]\", which fans out to \"PC_Register:PC\|Next_PC\[28\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Multiplexer_2_to_1:MUX_PC4_OR_JMP\|Mux_Output_o\[28\] " "Net is fed by \"Multiplexer_2_to_1:MUX_PC4_OR_JMP\|Mux_Output_o\[28\]\"" {  } { { "../src/Multiplexer_2_to_1.v" "Mux_Output_o\[28\]" { Text "E:/RISCV_SC/RISC_V_SC-main/src/Multiplexer_2_to_1.v" 24 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1657341669248 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Register_Pipeline:EX_MEM_PC\|DataOutput\[28\] " "Net is fed by \"Register_Pipeline:EX_MEM_PC\|DataOutput\[28\]\"" {  } { { "../src/Register_Pipeline.v" "DataOutput\[28\]" { Text "E:/RISCV_SC/RISC_V_SC-main/src/Register_Pipeline.v" 19 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1657341669248 ""}  } { { "../src/RISC_V_Single_Cycle.v" "Pipe_PCJMP_w\[28\]" { Text "E:/RISCV_SC/RISC_V_SC-main/src/RISC_V_Single_Cycle.v" 97 -1 0 } } { "../src/PC_Register.v" "Next_PC\[28\]" { Text "E:/RISCV_SC/RISC_V_SC-main/src/PC_Register.v" 22 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1657341669248 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "Pipe_PCJMP_w\[27\] PC_Register:PC\|Next_PC\[27\] " "Net \"Pipe_PCJMP_w\[27\]\", which fans out to \"PC_Register:PC\|Next_PC\[27\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Multiplexer_2_to_1:MUX_PC4_OR_JMP\|Mux_Output_o\[27\] " "Net is fed by \"Multiplexer_2_to_1:MUX_PC4_OR_JMP\|Mux_Output_o\[27\]\"" {  } { { "../src/Multiplexer_2_to_1.v" "Mux_Output_o\[27\]" { Text "E:/RISCV_SC/RISC_V_SC-main/src/Multiplexer_2_to_1.v" 24 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1657341669249 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Register_Pipeline:EX_MEM_PC\|DataOutput\[27\] " "Net is fed by \"Register_Pipeline:EX_MEM_PC\|DataOutput\[27\]\"" {  } { { "../src/Register_Pipeline.v" "DataOutput\[27\]" { Text "E:/RISCV_SC/RISC_V_SC-main/src/Register_Pipeline.v" 19 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1657341669249 ""}  } { { "../src/RISC_V_Single_Cycle.v" "Pipe_PCJMP_w\[27\]" { Text "E:/RISCV_SC/RISC_V_SC-main/src/RISC_V_Single_Cycle.v" 97 -1 0 } } { "../src/PC_Register.v" "Next_PC\[27\]" { Text "E:/RISCV_SC/RISC_V_SC-main/src/PC_Register.v" 22 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1657341669249 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "Pipe_PCJMP_w\[26\] PC_Register:PC\|Next_PC\[26\] " "Net \"Pipe_PCJMP_w\[26\]\", which fans out to \"PC_Register:PC\|Next_PC\[26\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Multiplexer_2_to_1:MUX_PC4_OR_JMP\|Mux_Output_o\[26\] " "Net is fed by \"Multiplexer_2_to_1:MUX_PC4_OR_JMP\|Mux_Output_o\[26\]\"" {  } { { "../src/Multiplexer_2_to_1.v" "Mux_Output_o\[26\]" { Text "E:/RISCV_SC/RISC_V_SC-main/src/Multiplexer_2_to_1.v" 24 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1657341669249 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Register_Pipeline:EX_MEM_PC\|DataOutput\[26\] " "Net is fed by \"Register_Pipeline:EX_MEM_PC\|DataOutput\[26\]\"" {  } { { "../src/Register_Pipeline.v" "DataOutput\[26\]" { Text "E:/RISCV_SC/RISC_V_SC-main/src/Register_Pipeline.v" 19 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1657341669249 ""}  } { { "../src/RISC_V_Single_Cycle.v" "Pipe_PCJMP_w\[26\]" { Text "E:/RISCV_SC/RISC_V_SC-main/src/RISC_V_Single_Cycle.v" 97 -1 0 } } { "../src/PC_Register.v" "Next_PC\[26\]" { Text "E:/RISCV_SC/RISC_V_SC-main/src/PC_Register.v" 22 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1657341669249 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "Pipe_PCJMP_w\[25\] PC_Register:PC\|Next_PC\[25\] " "Net \"Pipe_PCJMP_w\[25\]\", which fans out to \"PC_Register:PC\|Next_PC\[25\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Multiplexer_2_to_1:MUX_PC4_OR_JMP\|Mux_Output_o\[25\] " "Net is fed by \"Multiplexer_2_to_1:MUX_PC4_OR_JMP\|Mux_Output_o\[25\]\"" {  } { { "../src/Multiplexer_2_to_1.v" "Mux_Output_o\[25\]" { Text "E:/RISCV_SC/RISC_V_SC-main/src/Multiplexer_2_to_1.v" 24 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1657341669249 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Register_Pipeline:EX_MEM_PC\|DataOutput\[25\] " "Net is fed by \"Register_Pipeline:EX_MEM_PC\|DataOutput\[25\]\"" {  } { { "../src/Register_Pipeline.v" "DataOutput\[25\]" { Text "E:/RISCV_SC/RISC_V_SC-main/src/Register_Pipeline.v" 19 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1657341669249 ""}  } { { "../src/RISC_V_Single_Cycle.v" "Pipe_PCJMP_w\[25\]" { Text "E:/RISCV_SC/RISC_V_SC-main/src/RISC_V_Single_Cycle.v" 97 -1 0 } } { "../src/PC_Register.v" "Next_PC\[25\]" { Text "E:/RISCV_SC/RISC_V_SC-main/src/PC_Register.v" 22 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1657341669249 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "Pipe_PCJMP_w\[24\] PC_Register:PC\|Next_PC\[24\] " "Net \"Pipe_PCJMP_w\[24\]\", which fans out to \"PC_Register:PC\|Next_PC\[24\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Multiplexer_2_to_1:MUX_PC4_OR_JMP\|Mux_Output_o\[24\] " "Net is fed by \"Multiplexer_2_to_1:MUX_PC4_OR_JMP\|Mux_Output_o\[24\]\"" {  } { { "../src/Multiplexer_2_to_1.v" "Mux_Output_o\[24\]" { Text "E:/RISCV_SC/RISC_V_SC-main/src/Multiplexer_2_to_1.v" 24 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1657341669249 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Register_Pipeline:EX_MEM_PC\|DataOutput\[24\] " "Net is fed by \"Register_Pipeline:EX_MEM_PC\|DataOutput\[24\]\"" {  } { { "../src/Register_Pipeline.v" "DataOutput\[24\]" { Text "E:/RISCV_SC/RISC_V_SC-main/src/Register_Pipeline.v" 19 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1657341669249 ""}  } { { "../src/RISC_V_Single_Cycle.v" "Pipe_PCJMP_w\[24\]" { Text "E:/RISCV_SC/RISC_V_SC-main/src/RISC_V_Single_Cycle.v" 97 -1 0 } } { "../src/PC_Register.v" "Next_PC\[24\]" { Text "E:/RISCV_SC/RISC_V_SC-main/src/PC_Register.v" 22 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1657341669249 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "Pipe_PCJMP_w\[23\] PC_Register:PC\|Next_PC\[23\] " "Net \"Pipe_PCJMP_w\[23\]\", which fans out to \"PC_Register:PC\|Next_PC\[23\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Multiplexer_2_to_1:MUX_PC4_OR_JMP\|Mux_Output_o\[23\] " "Net is fed by \"Multiplexer_2_to_1:MUX_PC4_OR_JMP\|Mux_Output_o\[23\]\"" {  } { { "../src/Multiplexer_2_to_1.v" "Mux_Output_o\[23\]" { Text "E:/RISCV_SC/RISC_V_SC-main/src/Multiplexer_2_to_1.v" 24 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1657341669249 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Register_Pipeline:EX_MEM_PC\|DataOutput\[23\] " "Net is fed by \"Register_Pipeline:EX_MEM_PC\|DataOutput\[23\]\"" {  } { { "../src/Register_Pipeline.v" "DataOutput\[23\]" { Text "E:/RISCV_SC/RISC_V_SC-main/src/Register_Pipeline.v" 19 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1657341669249 ""}  } { { "../src/RISC_V_Single_Cycle.v" "Pipe_PCJMP_w\[23\]" { Text "E:/RISCV_SC/RISC_V_SC-main/src/RISC_V_Single_Cycle.v" 97 -1 0 } } { "../src/PC_Register.v" "Next_PC\[23\]" { Text "E:/RISCV_SC/RISC_V_SC-main/src/PC_Register.v" 22 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1657341669249 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "Pipe_PCJMP_w\[22\] PC_Register:PC\|Next_PC\[22\] " "Net \"Pipe_PCJMP_w\[22\]\", which fans out to \"PC_Register:PC\|Next_PC\[22\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Multiplexer_2_to_1:MUX_PC4_OR_JMP\|Mux_Output_o\[22\] " "Net is fed by \"Multiplexer_2_to_1:MUX_PC4_OR_JMP\|Mux_Output_o\[22\]\"" {  } { { "../src/Multiplexer_2_to_1.v" "Mux_Output_o\[22\]" { Text "E:/RISCV_SC/RISC_V_SC-main/src/Multiplexer_2_to_1.v" 24 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1657341669249 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Register_Pipeline:EX_MEM_PC\|DataOutput\[22\] " "Net is fed by \"Register_Pipeline:EX_MEM_PC\|DataOutput\[22\]\"" {  } { { "../src/Register_Pipeline.v" "DataOutput\[22\]" { Text "E:/RISCV_SC/RISC_V_SC-main/src/Register_Pipeline.v" 19 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1657341669249 ""}  } { { "../src/RISC_V_Single_Cycle.v" "Pipe_PCJMP_w\[22\]" { Text "E:/RISCV_SC/RISC_V_SC-main/src/RISC_V_Single_Cycle.v" 97 -1 0 } } { "../src/PC_Register.v" "Next_PC\[22\]" { Text "E:/RISCV_SC/RISC_V_SC-main/src/PC_Register.v" 22 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1657341669249 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "Pipe_PCJMP_w\[21\] PC_Register:PC\|Next_PC\[21\] " "Net \"Pipe_PCJMP_w\[21\]\", which fans out to \"PC_Register:PC\|Next_PC\[21\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Multiplexer_2_to_1:MUX_PC4_OR_JMP\|Mux_Output_o\[21\] " "Net is fed by \"Multiplexer_2_to_1:MUX_PC4_OR_JMP\|Mux_Output_o\[21\]\"" {  } { { "../src/Multiplexer_2_to_1.v" "Mux_Output_o\[21\]" { Text "E:/RISCV_SC/RISC_V_SC-main/src/Multiplexer_2_to_1.v" 24 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1657341669249 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Register_Pipeline:EX_MEM_PC\|DataOutput\[21\] " "Net is fed by \"Register_Pipeline:EX_MEM_PC\|DataOutput\[21\]\"" {  } { { "../src/Register_Pipeline.v" "DataOutput\[21\]" { Text "E:/RISCV_SC/RISC_V_SC-main/src/Register_Pipeline.v" 19 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1657341669249 ""}  } { { "../src/RISC_V_Single_Cycle.v" "Pipe_PCJMP_w\[21\]" { Text "E:/RISCV_SC/RISC_V_SC-main/src/RISC_V_Single_Cycle.v" 97 -1 0 } } { "../src/PC_Register.v" "Next_PC\[21\]" { Text "E:/RISCV_SC/RISC_V_SC-main/src/PC_Register.v" 22 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1657341669249 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "Pipe_PCJMP_w\[20\] PC_Register:PC\|Next_PC\[20\] " "Net \"Pipe_PCJMP_w\[20\]\", which fans out to \"PC_Register:PC\|Next_PC\[20\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Multiplexer_2_to_1:MUX_PC4_OR_JMP\|Mux_Output_o\[20\] " "Net is fed by \"Multiplexer_2_to_1:MUX_PC4_OR_JMP\|Mux_Output_o\[20\]\"" {  } { { "../src/Multiplexer_2_to_1.v" "Mux_Output_o\[20\]" { Text "E:/RISCV_SC/RISC_V_SC-main/src/Multiplexer_2_to_1.v" 24 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1657341669249 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Register_Pipeline:EX_MEM_PC\|DataOutput\[20\] " "Net is fed by \"Register_Pipeline:EX_MEM_PC\|DataOutput\[20\]\"" {  } { { "../src/Register_Pipeline.v" "DataOutput\[20\]" { Text "E:/RISCV_SC/RISC_V_SC-main/src/Register_Pipeline.v" 19 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1657341669249 ""}  } { { "../src/RISC_V_Single_Cycle.v" "Pipe_PCJMP_w\[20\]" { Text "E:/RISCV_SC/RISC_V_SC-main/src/RISC_V_Single_Cycle.v" 97 -1 0 } } { "../src/PC_Register.v" "Next_PC\[20\]" { Text "E:/RISCV_SC/RISC_V_SC-main/src/PC_Register.v" 22 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1657341669249 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "Pipe_PCJMP_w\[19\] PC_Register:PC\|Next_PC\[19\] " "Net \"Pipe_PCJMP_w\[19\]\", which fans out to \"PC_Register:PC\|Next_PC\[19\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Multiplexer_2_to_1:MUX_PC4_OR_JMP\|Mux_Output_o\[19\] " "Net is fed by \"Multiplexer_2_to_1:MUX_PC4_OR_JMP\|Mux_Output_o\[19\]\"" {  } { { "../src/Multiplexer_2_to_1.v" "Mux_Output_o\[19\]" { Text "E:/RISCV_SC/RISC_V_SC-main/src/Multiplexer_2_to_1.v" 24 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1657341669249 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Register_Pipeline:EX_MEM_PC\|DataOutput\[19\] " "Net is fed by \"Register_Pipeline:EX_MEM_PC\|DataOutput\[19\]\"" {  } { { "../src/Register_Pipeline.v" "DataOutput\[19\]" { Text "E:/RISCV_SC/RISC_V_SC-main/src/Register_Pipeline.v" 19 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1657341669249 ""}  } { { "../src/RISC_V_Single_Cycle.v" "Pipe_PCJMP_w\[19\]" { Text "E:/RISCV_SC/RISC_V_SC-main/src/RISC_V_Single_Cycle.v" 97 -1 0 } } { "../src/PC_Register.v" "Next_PC\[19\]" { Text "E:/RISCV_SC/RISC_V_SC-main/src/PC_Register.v" 22 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1657341669249 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "Pipe_PCJMP_w\[18\] PC_Register:PC\|Next_PC\[18\] " "Net \"Pipe_PCJMP_w\[18\]\", which fans out to \"PC_Register:PC\|Next_PC\[18\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Multiplexer_2_to_1:MUX_PC4_OR_JMP\|Mux_Output_o\[18\] " "Net is fed by \"Multiplexer_2_to_1:MUX_PC4_OR_JMP\|Mux_Output_o\[18\]\"" {  } { { "../src/Multiplexer_2_to_1.v" "Mux_Output_o\[18\]" { Text "E:/RISCV_SC/RISC_V_SC-main/src/Multiplexer_2_to_1.v" 24 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1657341669250 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Register_Pipeline:EX_MEM_PC\|DataOutput\[18\] " "Net is fed by \"Register_Pipeline:EX_MEM_PC\|DataOutput\[18\]\"" {  } { { "../src/Register_Pipeline.v" "DataOutput\[18\]" { Text "E:/RISCV_SC/RISC_V_SC-main/src/Register_Pipeline.v" 19 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1657341669250 ""}  } { { "../src/RISC_V_Single_Cycle.v" "Pipe_PCJMP_w\[18\]" { Text "E:/RISCV_SC/RISC_V_SC-main/src/RISC_V_Single_Cycle.v" 97 -1 0 } } { "../src/PC_Register.v" "Next_PC\[18\]" { Text "E:/RISCV_SC/RISC_V_SC-main/src/PC_Register.v" 22 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1657341669250 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "Pipe_PCJMP_w\[17\] PC_Register:PC\|Next_PC\[17\] " "Net \"Pipe_PCJMP_w\[17\]\", which fans out to \"PC_Register:PC\|Next_PC\[17\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Multiplexer_2_to_1:MUX_PC4_OR_JMP\|Mux_Output_o\[17\] " "Net is fed by \"Multiplexer_2_to_1:MUX_PC4_OR_JMP\|Mux_Output_o\[17\]\"" {  } { { "../src/Multiplexer_2_to_1.v" "Mux_Output_o\[17\]" { Text "E:/RISCV_SC/RISC_V_SC-main/src/Multiplexer_2_to_1.v" 24 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1657341669250 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Register_Pipeline:EX_MEM_PC\|DataOutput\[17\] " "Net is fed by \"Register_Pipeline:EX_MEM_PC\|DataOutput\[17\]\"" {  } { { "../src/Register_Pipeline.v" "DataOutput\[17\]" { Text "E:/RISCV_SC/RISC_V_SC-main/src/Register_Pipeline.v" 19 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1657341669250 ""}  } { { "../src/RISC_V_Single_Cycle.v" "Pipe_PCJMP_w\[17\]" { Text "E:/RISCV_SC/RISC_V_SC-main/src/RISC_V_Single_Cycle.v" 97 -1 0 } } { "../src/PC_Register.v" "Next_PC\[17\]" { Text "E:/RISCV_SC/RISC_V_SC-main/src/PC_Register.v" 22 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1657341669250 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "Pipe_PCJMP_w\[16\] PC_Register:PC\|Next_PC\[16\] " "Net \"Pipe_PCJMP_w\[16\]\", which fans out to \"PC_Register:PC\|Next_PC\[16\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Multiplexer_2_to_1:MUX_PC4_OR_JMP\|Mux_Output_o\[16\] " "Net is fed by \"Multiplexer_2_to_1:MUX_PC4_OR_JMP\|Mux_Output_o\[16\]\"" {  } { { "../src/Multiplexer_2_to_1.v" "Mux_Output_o\[16\]" { Text "E:/RISCV_SC/RISC_V_SC-main/src/Multiplexer_2_to_1.v" 24 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1657341669250 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Register_Pipeline:EX_MEM_PC\|DataOutput\[16\] " "Net is fed by \"Register_Pipeline:EX_MEM_PC\|DataOutput\[16\]\"" {  } { { "../src/Register_Pipeline.v" "DataOutput\[16\]" { Text "E:/RISCV_SC/RISC_V_SC-main/src/Register_Pipeline.v" 19 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1657341669250 ""}  } { { "../src/RISC_V_Single_Cycle.v" "Pipe_PCJMP_w\[16\]" { Text "E:/RISCV_SC/RISC_V_SC-main/src/RISC_V_Single_Cycle.v" 97 -1 0 } } { "../src/PC_Register.v" "Next_PC\[16\]" { Text "E:/RISCV_SC/RISC_V_SC-main/src/PC_Register.v" 22 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1657341669250 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "Pipe_PCJMP_w\[15\] PC_Register:PC\|Next_PC\[15\] " "Net \"Pipe_PCJMP_w\[15\]\", which fans out to \"PC_Register:PC\|Next_PC\[15\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Multiplexer_2_to_1:MUX_PC4_OR_JMP\|Mux_Output_o\[15\] " "Net is fed by \"Multiplexer_2_to_1:MUX_PC4_OR_JMP\|Mux_Output_o\[15\]\"" {  } { { "../src/Multiplexer_2_to_1.v" "Mux_Output_o\[15\]" { Text "E:/RISCV_SC/RISC_V_SC-main/src/Multiplexer_2_to_1.v" 24 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1657341669250 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Register_Pipeline:EX_MEM_PC\|DataOutput\[15\] " "Net is fed by \"Register_Pipeline:EX_MEM_PC\|DataOutput\[15\]\"" {  } { { "../src/Register_Pipeline.v" "DataOutput\[15\]" { Text "E:/RISCV_SC/RISC_V_SC-main/src/Register_Pipeline.v" 19 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1657341669250 ""}  } { { "../src/RISC_V_Single_Cycle.v" "Pipe_PCJMP_w\[15\]" { Text "E:/RISCV_SC/RISC_V_SC-main/src/RISC_V_Single_Cycle.v" 97 -1 0 } } { "../src/PC_Register.v" "Next_PC\[15\]" { Text "E:/RISCV_SC/RISC_V_SC-main/src/PC_Register.v" 22 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1657341669250 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "Pipe_PCJMP_w\[14\] PC_Register:PC\|Next_PC\[14\] " "Net \"Pipe_PCJMP_w\[14\]\", which fans out to \"PC_Register:PC\|Next_PC\[14\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Multiplexer_2_to_1:MUX_PC4_OR_JMP\|Mux_Output_o\[14\] " "Net is fed by \"Multiplexer_2_to_1:MUX_PC4_OR_JMP\|Mux_Output_o\[14\]\"" {  } { { "../src/Multiplexer_2_to_1.v" "Mux_Output_o\[14\]" { Text "E:/RISCV_SC/RISC_V_SC-main/src/Multiplexer_2_to_1.v" 24 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1657341669250 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Register_Pipeline:EX_MEM_PC\|DataOutput\[14\] " "Net is fed by \"Register_Pipeline:EX_MEM_PC\|DataOutput\[14\]\"" {  } { { "../src/Register_Pipeline.v" "DataOutput\[14\]" { Text "E:/RISCV_SC/RISC_V_SC-main/src/Register_Pipeline.v" 19 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1657341669250 ""}  } { { "../src/RISC_V_Single_Cycle.v" "Pipe_PCJMP_w\[14\]" { Text "E:/RISCV_SC/RISC_V_SC-main/src/RISC_V_Single_Cycle.v" 97 -1 0 } } { "../src/PC_Register.v" "Next_PC\[14\]" { Text "E:/RISCV_SC/RISC_V_SC-main/src/PC_Register.v" 22 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1657341669250 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "Pipe_PCJMP_w\[13\] PC_Register:PC\|Next_PC\[13\] " "Net \"Pipe_PCJMP_w\[13\]\", which fans out to \"PC_Register:PC\|Next_PC\[13\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Multiplexer_2_to_1:MUX_PC4_OR_JMP\|Mux_Output_o\[13\] " "Net is fed by \"Multiplexer_2_to_1:MUX_PC4_OR_JMP\|Mux_Output_o\[13\]\"" {  } { { "../src/Multiplexer_2_to_1.v" "Mux_Output_o\[13\]" { Text "E:/RISCV_SC/RISC_V_SC-main/src/Multiplexer_2_to_1.v" 24 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1657341669250 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Register_Pipeline:EX_MEM_PC\|DataOutput\[13\] " "Net is fed by \"Register_Pipeline:EX_MEM_PC\|DataOutput\[13\]\"" {  } { { "../src/Register_Pipeline.v" "DataOutput\[13\]" { Text "E:/RISCV_SC/RISC_V_SC-main/src/Register_Pipeline.v" 19 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1657341669250 ""}  } { { "../src/RISC_V_Single_Cycle.v" "Pipe_PCJMP_w\[13\]" { Text "E:/RISCV_SC/RISC_V_SC-main/src/RISC_V_Single_Cycle.v" 97 -1 0 } } { "../src/PC_Register.v" "Next_PC\[13\]" { Text "E:/RISCV_SC/RISC_V_SC-main/src/PC_Register.v" 22 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1657341669250 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "Pipe_PCJMP_w\[12\] PC_Register:PC\|Next_PC\[12\] " "Net \"Pipe_PCJMP_w\[12\]\", which fans out to \"PC_Register:PC\|Next_PC\[12\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Multiplexer_2_to_1:MUX_PC4_OR_JMP\|Mux_Output_o\[12\] " "Net is fed by \"Multiplexer_2_to_1:MUX_PC4_OR_JMP\|Mux_Output_o\[12\]\"" {  } { { "../src/Multiplexer_2_to_1.v" "Mux_Output_o\[12\]" { Text "E:/RISCV_SC/RISC_V_SC-main/src/Multiplexer_2_to_1.v" 24 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1657341669250 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Register_Pipeline:EX_MEM_PC\|DataOutput\[12\] " "Net is fed by \"Register_Pipeline:EX_MEM_PC\|DataOutput\[12\]\"" {  } { { "../src/Register_Pipeline.v" "DataOutput\[12\]" { Text "E:/RISCV_SC/RISC_V_SC-main/src/Register_Pipeline.v" 19 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1657341669250 ""}  } { { "../src/RISC_V_Single_Cycle.v" "Pipe_PCJMP_w\[12\]" { Text "E:/RISCV_SC/RISC_V_SC-main/src/RISC_V_Single_Cycle.v" 97 -1 0 } } { "../src/PC_Register.v" "Next_PC\[12\]" { Text "E:/RISCV_SC/RISC_V_SC-main/src/PC_Register.v" 22 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1657341669250 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "Pipe_PCJMP_w\[11\] PC_Register:PC\|Next_PC\[11\] " "Net \"Pipe_PCJMP_w\[11\]\", which fans out to \"PC_Register:PC\|Next_PC\[11\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Multiplexer_2_to_1:MUX_PC4_OR_JMP\|Mux_Output_o\[11\] " "Net is fed by \"Multiplexer_2_to_1:MUX_PC4_OR_JMP\|Mux_Output_o\[11\]\"" {  } { { "../src/Multiplexer_2_to_1.v" "Mux_Output_o\[11\]" { Text "E:/RISCV_SC/RISC_V_SC-main/src/Multiplexer_2_to_1.v" 24 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1657341669250 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Register_Pipeline:EX_MEM_PC\|DataOutput\[11\] " "Net is fed by \"Register_Pipeline:EX_MEM_PC\|DataOutput\[11\]\"" {  } { { "../src/Register_Pipeline.v" "DataOutput\[11\]" { Text "E:/RISCV_SC/RISC_V_SC-main/src/Register_Pipeline.v" 19 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1657341669250 ""}  } { { "../src/RISC_V_Single_Cycle.v" "Pipe_PCJMP_w\[11\]" { Text "E:/RISCV_SC/RISC_V_SC-main/src/RISC_V_Single_Cycle.v" 97 -1 0 } } { "../src/PC_Register.v" "Next_PC\[11\]" { Text "E:/RISCV_SC/RISC_V_SC-main/src/PC_Register.v" 22 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1657341669250 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "Pipe_PCJMP_w\[10\] PC_Register:PC\|Next_PC\[10\] " "Net \"Pipe_PCJMP_w\[10\]\", which fans out to \"PC_Register:PC\|Next_PC\[10\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Multiplexer_2_to_1:MUX_PC4_OR_JMP\|Mux_Output_o\[10\] " "Net is fed by \"Multiplexer_2_to_1:MUX_PC4_OR_JMP\|Mux_Output_o\[10\]\"" {  } { { "../src/Multiplexer_2_to_1.v" "Mux_Output_o\[10\]" { Text "E:/RISCV_SC/RISC_V_SC-main/src/Multiplexer_2_to_1.v" 24 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1657341669251 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Register_Pipeline:EX_MEM_PC\|DataOutput\[10\] " "Net is fed by \"Register_Pipeline:EX_MEM_PC\|DataOutput\[10\]\"" {  } { { "../src/Register_Pipeline.v" "DataOutput\[10\]" { Text "E:/RISCV_SC/RISC_V_SC-main/src/Register_Pipeline.v" 19 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1657341669251 ""}  } { { "../src/RISC_V_Single_Cycle.v" "Pipe_PCJMP_w\[10\]" { Text "E:/RISCV_SC/RISC_V_SC-main/src/RISC_V_Single_Cycle.v" 97 -1 0 } } { "../src/PC_Register.v" "Next_PC\[10\]" { Text "E:/RISCV_SC/RISC_V_SC-main/src/PC_Register.v" 22 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1657341669250 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "Pipe_PCJMP_w\[9\] PC_Register:PC\|Next_PC\[9\] " "Net \"Pipe_PCJMP_w\[9\]\", which fans out to \"PC_Register:PC\|Next_PC\[9\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Multiplexer_2_to_1:MUX_PC4_OR_JMP\|Mux_Output_o\[9\] " "Net is fed by \"Multiplexer_2_to_1:MUX_PC4_OR_JMP\|Mux_Output_o\[9\]\"" {  } { { "../src/Multiplexer_2_to_1.v" "Mux_Output_o\[9\]" { Text "E:/RISCV_SC/RISC_V_SC-main/src/Multiplexer_2_to_1.v" 24 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1657341669251 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Register_Pipeline:EX_MEM_PC\|DataOutput\[9\] " "Net is fed by \"Register_Pipeline:EX_MEM_PC\|DataOutput\[9\]\"" {  } { { "../src/Register_Pipeline.v" "DataOutput\[9\]" { Text "E:/RISCV_SC/RISC_V_SC-main/src/Register_Pipeline.v" 19 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1657341669251 ""}  } { { "../src/RISC_V_Single_Cycle.v" "Pipe_PCJMP_w\[9\]" { Text "E:/RISCV_SC/RISC_V_SC-main/src/RISC_V_Single_Cycle.v" 97 -1 0 } } { "../src/PC_Register.v" "Next_PC\[9\]" { Text "E:/RISCV_SC/RISC_V_SC-main/src/PC_Register.v" 22 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1657341669251 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "Pipe_PCJMP_w\[8\] PC_Register:PC\|Next_PC\[8\] " "Net \"Pipe_PCJMP_w\[8\]\", which fans out to \"PC_Register:PC\|Next_PC\[8\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Multiplexer_2_to_1:MUX_PC4_OR_JMP\|Mux_Output_o\[8\] " "Net is fed by \"Multiplexer_2_to_1:MUX_PC4_OR_JMP\|Mux_Output_o\[8\]\"" {  } { { "../src/Multiplexer_2_to_1.v" "Mux_Output_o\[8\]" { Text "E:/RISCV_SC/RISC_V_SC-main/src/Multiplexer_2_to_1.v" 24 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1657341669251 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Register_Pipeline:EX_MEM_PC\|DataOutput\[8\] " "Net is fed by \"Register_Pipeline:EX_MEM_PC\|DataOutput\[8\]\"" {  } { { "../src/Register_Pipeline.v" "DataOutput\[8\]" { Text "E:/RISCV_SC/RISC_V_SC-main/src/Register_Pipeline.v" 19 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1657341669251 ""}  } { { "../src/RISC_V_Single_Cycle.v" "Pipe_PCJMP_w\[8\]" { Text "E:/RISCV_SC/RISC_V_SC-main/src/RISC_V_Single_Cycle.v" 97 -1 0 } } { "../src/PC_Register.v" "Next_PC\[8\]" { Text "E:/RISCV_SC/RISC_V_SC-main/src/PC_Register.v" 22 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1657341669251 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "Pipe_PCJMP_w\[7\] PC_Register:PC\|Next_PC\[7\] " "Net \"Pipe_PCJMP_w\[7\]\", which fans out to \"PC_Register:PC\|Next_PC\[7\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Multiplexer_2_to_1:MUX_PC4_OR_JMP\|Mux_Output_o\[7\] " "Net is fed by \"Multiplexer_2_to_1:MUX_PC4_OR_JMP\|Mux_Output_o\[7\]\"" {  } { { "../src/Multiplexer_2_to_1.v" "Mux_Output_o\[7\]" { Text "E:/RISCV_SC/RISC_V_SC-main/src/Multiplexer_2_to_1.v" 24 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1657341669251 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Register_Pipeline:EX_MEM_PC\|DataOutput\[7\] " "Net is fed by \"Register_Pipeline:EX_MEM_PC\|DataOutput\[7\]\"" {  } { { "../src/Register_Pipeline.v" "DataOutput\[7\]" { Text "E:/RISCV_SC/RISC_V_SC-main/src/Register_Pipeline.v" 19 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1657341669251 ""}  } { { "../src/RISC_V_Single_Cycle.v" "Pipe_PCJMP_w\[7\]" { Text "E:/RISCV_SC/RISC_V_SC-main/src/RISC_V_Single_Cycle.v" 97 -1 0 } } { "../src/PC_Register.v" "Next_PC\[7\]" { Text "E:/RISCV_SC/RISC_V_SC-main/src/PC_Register.v" 22 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1657341669251 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "Pipe_PCJMP_w\[6\] PC_Register:PC\|Next_PC\[6\] " "Net \"Pipe_PCJMP_w\[6\]\", which fans out to \"PC_Register:PC\|Next_PC\[6\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Multiplexer_2_to_1:MUX_PC4_OR_JMP\|Mux_Output_o\[6\] " "Net is fed by \"Multiplexer_2_to_1:MUX_PC4_OR_JMP\|Mux_Output_o\[6\]\"" {  } { { "../src/Multiplexer_2_to_1.v" "Mux_Output_o\[6\]" { Text "E:/RISCV_SC/RISC_V_SC-main/src/Multiplexer_2_to_1.v" 24 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1657341669251 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Register_Pipeline:EX_MEM_PC\|DataOutput\[6\] " "Net is fed by \"Register_Pipeline:EX_MEM_PC\|DataOutput\[6\]\"" {  } { { "../src/Register_Pipeline.v" "DataOutput\[6\]" { Text "E:/RISCV_SC/RISC_V_SC-main/src/Register_Pipeline.v" 19 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1657341669251 ""}  } { { "../src/RISC_V_Single_Cycle.v" "Pipe_PCJMP_w\[6\]" { Text "E:/RISCV_SC/RISC_V_SC-main/src/RISC_V_Single_Cycle.v" 97 -1 0 } } { "../src/PC_Register.v" "Next_PC\[6\]" { Text "E:/RISCV_SC/RISC_V_SC-main/src/PC_Register.v" 22 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1657341669251 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "Pipe_PCJMP_w\[5\] PC_Register:PC\|Next_PC\[5\] " "Net \"Pipe_PCJMP_w\[5\]\", which fans out to \"PC_Register:PC\|Next_PC\[5\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Multiplexer_2_to_1:MUX_PC4_OR_JMP\|Mux_Output_o\[5\] " "Net is fed by \"Multiplexer_2_to_1:MUX_PC4_OR_JMP\|Mux_Output_o\[5\]\"" {  } { { "../src/Multiplexer_2_to_1.v" "Mux_Output_o\[5\]" { Text "E:/RISCV_SC/RISC_V_SC-main/src/Multiplexer_2_to_1.v" 24 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1657341669251 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Register_Pipeline:EX_MEM_PC\|DataOutput\[5\] " "Net is fed by \"Register_Pipeline:EX_MEM_PC\|DataOutput\[5\]\"" {  } { { "../src/Register_Pipeline.v" "DataOutput\[5\]" { Text "E:/RISCV_SC/RISC_V_SC-main/src/Register_Pipeline.v" 19 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1657341669251 ""}  } { { "../src/RISC_V_Single_Cycle.v" "Pipe_PCJMP_w\[5\]" { Text "E:/RISCV_SC/RISC_V_SC-main/src/RISC_V_Single_Cycle.v" 97 -1 0 } } { "../src/PC_Register.v" "Next_PC\[5\]" { Text "E:/RISCV_SC/RISC_V_SC-main/src/PC_Register.v" 22 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1657341669251 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "Pipe_PCJMP_w\[4\] PC_Register:PC\|Next_PC\[4\] " "Net \"Pipe_PCJMP_w\[4\]\", which fans out to \"PC_Register:PC\|Next_PC\[4\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Multiplexer_2_to_1:MUX_PC4_OR_JMP\|Mux_Output_o\[4\] " "Net is fed by \"Multiplexer_2_to_1:MUX_PC4_OR_JMP\|Mux_Output_o\[4\]\"" {  } { { "../src/Multiplexer_2_to_1.v" "Mux_Output_o\[4\]" { Text "E:/RISCV_SC/RISC_V_SC-main/src/Multiplexer_2_to_1.v" 24 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1657341669251 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Register_Pipeline:EX_MEM_PC\|DataOutput\[4\] " "Net is fed by \"Register_Pipeline:EX_MEM_PC\|DataOutput\[4\]\"" {  } { { "../src/Register_Pipeline.v" "DataOutput\[4\]" { Text "E:/RISCV_SC/RISC_V_SC-main/src/Register_Pipeline.v" 19 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1657341669251 ""}  } { { "../src/RISC_V_Single_Cycle.v" "Pipe_PCJMP_w\[4\]" { Text "E:/RISCV_SC/RISC_V_SC-main/src/RISC_V_Single_Cycle.v" 97 -1 0 } } { "../src/PC_Register.v" "Next_PC\[4\]" { Text "E:/RISCV_SC/RISC_V_SC-main/src/PC_Register.v" 22 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1657341669251 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "Pipe_PCJMP_w\[3\] PC_Register:PC\|Next_PC\[3\] " "Net \"Pipe_PCJMP_w\[3\]\", which fans out to \"PC_Register:PC\|Next_PC\[3\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Multiplexer_2_to_1:MUX_PC4_OR_JMP\|Mux_Output_o\[3\] " "Net is fed by \"Multiplexer_2_to_1:MUX_PC4_OR_JMP\|Mux_Output_o\[3\]\"" {  } { { "../src/Multiplexer_2_to_1.v" "Mux_Output_o\[3\]" { Text "E:/RISCV_SC/RISC_V_SC-main/src/Multiplexer_2_to_1.v" 24 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1657341669251 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Register_Pipeline:EX_MEM_PC\|DataOutput\[3\] " "Net is fed by \"Register_Pipeline:EX_MEM_PC\|DataOutput\[3\]\"" {  } { { "../src/Register_Pipeline.v" "DataOutput\[3\]" { Text "E:/RISCV_SC/RISC_V_SC-main/src/Register_Pipeline.v" 19 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1657341669251 ""}  } { { "../src/RISC_V_Single_Cycle.v" "Pipe_PCJMP_w\[3\]" { Text "E:/RISCV_SC/RISC_V_SC-main/src/RISC_V_Single_Cycle.v" 97 -1 0 } } { "../src/PC_Register.v" "Next_PC\[3\]" { Text "E:/RISCV_SC/RISC_V_SC-main/src/PC_Register.v" 22 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1657341669251 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "Pipe_PCJMP_w\[2\] PC_Register:PC\|Next_PC\[2\] " "Net \"Pipe_PCJMP_w\[2\]\", which fans out to \"PC_Register:PC\|Next_PC\[2\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Multiplexer_2_to_1:MUX_PC4_OR_JMP\|Mux_Output_o\[2\] " "Net is fed by \"Multiplexer_2_to_1:MUX_PC4_OR_JMP\|Mux_Output_o\[2\]\"" {  } { { "../src/Multiplexer_2_to_1.v" "Mux_Output_o\[2\]" { Text "E:/RISCV_SC/RISC_V_SC-main/src/Multiplexer_2_to_1.v" 24 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1657341669251 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Register_Pipeline:EX_MEM_PC\|DataOutput\[2\] " "Net is fed by \"Register_Pipeline:EX_MEM_PC\|DataOutput\[2\]\"" {  } { { "../src/Register_Pipeline.v" "DataOutput\[2\]" { Text "E:/RISCV_SC/RISC_V_SC-main/src/Register_Pipeline.v" 19 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1657341669251 ""}  } { { "../src/RISC_V_Single_Cycle.v" "Pipe_PCJMP_w\[2\]" { Text "E:/RISCV_SC/RISC_V_SC-main/src/RISC_V_Single_Cycle.v" 97 -1 0 } } { "../src/PC_Register.v" "Next_PC\[2\]" { Text "E:/RISCV_SC/RISC_V_SC-main/src/PC_Register.v" 22 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1657341669251 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "Pipe_PCJMP_w\[1\] PC_Register:PC\|Next_PC\[1\] " "Net \"Pipe_PCJMP_w\[1\]\", which fans out to \"PC_Register:PC\|Next_PC\[1\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Multiplexer_2_to_1:MUX_PC4_OR_JMP\|Mux_Output_o\[1\] " "Net is fed by \"Multiplexer_2_to_1:MUX_PC4_OR_JMP\|Mux_Output_o\[1\]\"" {  } { { "../src/Multiplexer_2_to_1.v" "Mux_Output_o\[1\]" { Text "E:/RISCV_SC/RISC_V_SC-main/src/Multiplexer_2_to_1.v" 24 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1657341669252 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Register_Pipeline:EX_MEM_PC\|DataOutput\[1\] " "Net is fed by \"Register_Pipeline:EX_MEM_PC\|DataOutput\[1\]\"" {  } { { "../src/Register_Pipeline.v" "DataOutput\[1\]" { Text "E:/RISCV_SC/RISC_V_SC-main/src/Register_Pipeline.v" 19 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1657341669252 ""}  } { { "../src/RISC_V_Single_Cycle.v" "Pipe_PCJMP_w\[1\]" { Text "E:/RISCV_SC/RISC_V_SC-main/src/RISC_V_Single_Cycle.v" 97 -1 0 } } { "../src/PC_Register.v" "Next_PC\[1\]" { Text "E:/RISCV_SC/RISC_V_SC-main/src/PC_Register.v" 22 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1657341669252 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "Pipe_PCJMP_w\[0\] PC_Register:PC\|Next_PC\[0\] " "Net \"Pipe_PCJMP_w\[0\]\", which fans out to \"PC_Register:PC\|Next_PC\[0\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Multiplexer_2_to_1:MUX_PC4_OR_JMP\|Mux_Output_o\[0\] " "Net is fed by \"Multiplexer_2_to_1:MUX_PC4_OR_JMP\|Mux_Output_o\[0\]\"" {  } { { "../src/Multiplexer_2_to_1.v" "Mux_Output_o\[0\]" { Text "E:/RISCV_SC/RISC_V_SC-main/src/Multiplexer_2_to_1.v" 24 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1657341669252 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Register_Pipeline:EX_MEM_PC\|DataOutput\[0\] " "Net is fed by \"Register_Pipeline:EX_MEM_PC\|DataOutput\[0\]\"" {  } { { "../src/Register_Pipeline.v" "DataOutput\[0\]" { Text "E:/RISCV_SC/RISC_V_SC-main/src/Register_Pipeline.v" 19 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1657341669252 ""}  } { { "../src/RISC_V_Single_Cycle.v" "Pipe_PCJMP_w\[0\]" { Text "E:/RISCV_SC/RISC_V_SC-main/src/RISC_V_Single_Cycle.v" 97 -1 0 } } { "../src/PC_Register.v" "Next_PC\[0\]" { Text "E:/RISCV_SC/RISC_V_SC-main/src/PC_Register.v" 22 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1657341669252 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "20 " "20 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1657341669259 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 96 s 9 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 96 errors, 9 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4731 " "Peak virtual memory: 4731 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1657341669354 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Jul  8 23:41:09 2022 " "Processing ended: Fri Jul  8 23:41:09 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1657341669354 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1657341669354 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1657341669354 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1657341669354 ""}
