ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cc6iATn5.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"periph_timer.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.periph_Timer_IO_Init,"ax",%progbits
  18              		.align	1
  19              		.arch armv7e-m
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  23              		.fpu fpv4-sp-d16
  25              	periph_Timer_IO_Init:
  26              	.LVL0:
  27              	.LFB123:
  28              		.file 1 "Bsp/periph_timer.c"
   1:Bsp/periph_timer.c **** #include "stm32f4xx_tim.h"
   2:Bsp/periph_timer.c **** #include "periph_timer.h"
   3:Bsp/periph_timer.c **** #include "periph_gpio.h"
   4:Bsp/periph_timer.c **** #include "periph_dma.h"
   5:Bsp/periph_timer.c **** #include "misc.h"
   6:Bsp/periph_timer.c **** #include <stdbool.h>
   7:Bsp/periph_timer.c **** 
   8:Bsp/periph_timer.c **** TIM_TypeDef *Timer_Port[Timer_Port_Sum] = {TIM2,
   9:Bsp/periph_timer.c **** 										   TIM3,
  10:Bsp/periph_timer.c **** 										   TIM4};
  11:Bsp/periph_timer.c **** 
  12:Bsp/periph_timer.c **** static uint32_t Timer_CLK[Timer_Port_Sum] = {RCC_APB1Periph_TIM2,
  13:Bsp/periph_timer.c **** 											 RCC_APB1Periph_TIM3,
  14:Bsp/periph_timer.c **** 											 RCC_APB1Periph_TIM4};
  15:Bsp/periph_timer.c **** 
  16:Bsp/periph_timer.c **** static uint8_t Timer_IRQ_Channel[Timer_Port_Sum] = {TIM2_IRQn,
  17:Bsp/periph_timer.c **** 													TIM3_IRQn,
  18:Bsp/periph_timer.c **** 													TIM4_IRQn};
  19:Bsp/periph_timer.c **** 
  20:Bsp/periph_timer.c **** static void (*PWM_Set_Value[PWM_SUM])(TIM_TypeDef *TIMx, uint32_t Compare1) = {TIM_SetCompare1,
  21:Bsp/periph_timer.c **** 																			   TIM_SetCompare2,
  22:Bsp/periph_timer.c **** 																			   TIM_SetCompare3,
  23:Bsp/periph_timer.c **** 																			   TIM_SetCompare4};
  24:Bsp/periph_timer.c **** 
  25:Bsp/periph_timer.c **** static void periph_Timer_IO_Init(Timer_list timerx, Timer_PWM_Channel_State CH1_State, Timer_PWM_Ch
  26:Bsp/periph_timer.c **** {
  29              		.loc 1 26 1 view -0
  30              		.cfi_startproc
  31              		@ args = 4, pretend = 0, frame = 0
  32              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cc6iATn5.s 			page 2


  33              		.loc 1 26 1 is_stmt 0 view .LVU1
  34 0000 70B5     		push	{r4, r5, r6, lr}
  35              	.LCFI0:
  36              		.cfi_def_cfa_offset 16
  37              		.cfi_offset 4, -16
  38              		.cfi_offset 5, -12
  39              		.cfi_offset 6, -8
  40              		.cfi_offset 14, -4
  41 0002 0446     		mov	r4, r0
  42 0004 1646     		mov	r6, r2
  43 0006 1D46     		mov	r5, r3
  27:Bsp/periph_timer.c **** 	if (CH1_State == PWM_CH1_Enable)
  44              		.loc 1 27 2 is_stmt 1 view .LVU2
  45              		.loc 1 27 5 is_stmt 0 view .LVU3
  46 0008 0129     		cmp	r1, #1
  47 000a 08D0     		beq	.L15
  48              	.LVL1:
  49              	.L2:
  28:Bsp/periph_timer.c **** 	{
  29:Bsp/periph_timer.c **** 		switch ((uint8_t)timerx)
  30:Bsp/periph_timer.c **** 		{
  31:Bsp/periph_timer.c **** 		case Timer_2:
  32:Bsp/periph_timer.c **** 			GPIO_TIM2_PWMCH1_IO_Init();
  33:Bsp/periph_timer.c **** 			break;
  34:Bsp/periph_timer.c **** 		case Timer_3:
  35:Bsp/periph_timer.c **** 			GPIO_TIM3_PWMCH1_IO_Init();
  36:Bsp/periph_timer.c **** 			break;
  37:Bsp/periph_timer.c **** 		case Timer_4:
  38:Bsp/periph_timer.c **** 			GPIO_TIM4_PWMCH1_IO_Init();
  39:Bsp/periph_timer.c **** 			break;
  40:Bsp/periph_timer.c **** 		default:
  41:Bsp/periph_timer.c **** 			break;
  42:Bsp/periph_timer.c **** 		}
  43:Bsp/periph_timer.c **** 	}
  44:Bsp/periph_timer.c **** 
  45:Bsp/periph_timer.c **** 	if (CH2_State == PWM_CH2_Enable)
  50              		.loc 1 45 2 is_stmt 1 view .LVU4
  51              		.loc 1 45 5 is_stmt 0 view .LVU5
  52 000c 012E     		cmp	r6, #1
  53 000e 15D0     		beq	.L16
  54              	.L5:
  46:Bsp/periph_timer.c **** 	{
  47:Bsp/periph_timer.c **** 		switch ((uint8_t)timerx)
  48:Bsp/periph_timer.c **** 		{
  49:Bsp/periph_timer.c **** 		case Timer_2:
  50:Bsp/periph_timer.c **** 			GPIO_TIM2_PWMCH2_IO_Init();
  51:Bsp/periph_timer.c **** 			break;
  52:Bsp/periph_timer.c **** 		case Timer_3:
  53:Bsp/periph_timer.c **** 			GPIO_TIM3_PWMCH2_IO_Init();
  54:Bsp/periph_timer.c **** 			break;
  55:Bsp/periph_timer.c **** 		case Timer_4:
  56:Bsp/periph_timer.c **** 			GPIO_TIM4_PWMCH2_IO_Init();
  57:Bsp/periph_timer.c **** 			break;
  58:Bsp/periph_timer.c **** 		default:
  59:Bsp/periph_timer.c **** 			break;
  60:Bsp/periph_timer.c **** 		}
  61:Bsp/periph_timer.c **** 	}
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cc6iATn5.s 			page 3


  62:Bsp/periph_timer.c **** 
  63:Bsp/periph_timer.c **** 	if (CH3_State == PWM_CH3_Enable)
  55              		.loc 1 63 2 is_stmt 1 view .LVU6
  56              		.loc 1 63 5 is_stmt 0 view .LVU7
  57 0010 012D     		cmp	r5, #1
  58 0012 22D0     		beq	.L17
  59              	.L8:
  64:Bsp/periph_timer.c **** 	{
  65:Bsp/periph_timer.c **** 		switch ((uint8_t)timerx)
  66:Bsp/periph_timer.c **** 		{
  67:Bsp/periph_timer.c **** 		case Timer_2:
  68:Bsp/periph_timer.c **** 			GPIO_TIM2_PWMCH3_IO_Init();
  69:Bsp/periph_timer.c **** 			break;
  70:Bsp/periph_timer.c **** 		case Timer_3:
  71:Bsp/periph_timer.c **** 			GPIO_TIM3_PWMCH3_IO_Init();
  72:Bsp/periph_timer.c **** 			break;
  73:Bsp/periph_timer.c **** 		case Timer_4:
  74:Bsp/periph_timer.c **** 			GPIO_TIM4_PWMCH3_IO_Init();
  75:Bsp/periph_timer.c **** 			break;
  76:Bsp/periph_timer.c **** 		default:
  77:Bsp/periph_timer.c **** 			break;
  78:Bsp/periph_timer.c **** 		}
  79:Bsp/periph_timer.c **** 	}
  80:Bsp/periph_timer.c **** 
  81:Bsp/periph_timer.c **** 	if (CH4_State == PWM_CH4_Enable)
  60              		.loc 1 81 2 is_stmt 1 view .LVU8
  61              		.loc 1 81 5 is_stmt 0 view .LVU9
  62 0014 9DF81030 		ldrb	r3, [sp, #16]	@ zero_extendqisi2
  63 0018 012B     		cmp	r3, #1
  64 001a 2DD0     		beq	.L18
  65              	.L1:
  82:Bsp/periph_timer.c **** 	{
  83:Bsp/periph_timer.c **** 		switch ((uint8_t)timerx)
  84:Bsp/periph_timer.c **** 		{
  85:Bsp/periph_timer.c **** 		case Timer_2:
  86:Bsp/periph_timer.c **** 			GPIO_TIM2_PWMCH4_IO_Init();
  87:Bsp/periph_timer.c **** 			break;
  88:Bsp/periph_timer.c **** 		case Timer_3:
  89:Bsp/periph_timer.c **** 			GPIO_TIM3_PWMCH4_IO_Init();
  90:Bsp/periph_timer.c **** 			break;
  91:Bsp/periph_timer.c **** 		case Timer_4:
  92:Bsp/periph_timer.c **** 			GPIO_TIM4_PWMCH4_IO_Init();
  93:Bsp/periph_timer.c **** 			break;
  94:Bsp/periph_timer.c **** 		default:
  95:Bsp/periph_timer.c **** 			break;
  96:Bsp/periph_timer.c **** 		}
  97:Bsp/periph_timer.c **** 	}
  98:Bsp/periph_timer.c **** }
  66              		.loc 1 98 1 view .LVU10
  67 001c 70BD     		pop	{r4, r5, r6, pc}
  68              	.LVL2:
  69              	.L15:
  29:Bsp/periph_timer.c **** 		{
  70              		.loc 1 29 3 is_stmt 1 view .LVU11
  71 001e 0128     		cmp	r0, #1
  72 0020 06D0     		beq	.L3
  73 0022 0228     		cmp	r0, #2
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cc6iATn5.s 			page 4


  74 0024 07D0     		beq	.L4
  75 0026 0028     		cmp	r0, #0
  76 0028 F0D1     		bne	.L2
  32:Bsp/periph_timer.c **** 			break;
  77              		.loc 1 32 4 view .LVU12
  78 002a FFF7FEFF 		bl	GPIO_TIM2_PWMCH1_IO_Init
  79              	.LVL3:
  33:Bsp/periph_timer.c **** 		case Timer_3:
  80              		.loc 1 33 4 view .LVU13
  81 002e EDE7     		b	.L2
  82              	.LVL4:
  83              	.L3:
  35:Bsp/periph_timer.c **** 			break;
  84              		.loc 1 35 4 view .LVU14
  85 0030 FFF7FEFF 		bl	GPIO_TIM3_PWMCH1_IO_Init
  86              	.LVL5:
  36:Bsp/periph_timer.c **** 		case Timer_4:
  87              		.loc 1 36 4 view .LVU15
  88 0034 EAE7     		b	.L2
  89              	.LVL6:
  90              	.L4:
  38:Bsp/periph_timer.c **** 			break;
  91              		.loc 1 38 4 view .LVU16
  92 0036 FFF7FEFF 		bl	GPIO_TIM4_PWMCH1_IO_Init
  93              	.LVL7:
  39:Bsp/periph_timer.c **** 		default:
  94              		.loc 1 39 4 view .LVU17
  95 003a E7E7     		b	.L2
  96              	.L16:
  47:Bsp/periph_timer.c **** 		{
  97              		.loc 1 47 3 view .LVU18
  98 003c 012C     		cmp	r4, #1
  99 003e 06D0     		beq	.L6
 100 0040 022C     		cmp	r4, #2
 101 0042 07D0     		beq	.L7
 102 0044 002C     		cmp	r4, #0
 103 0046 E3D1     		bne	.L5
  50:Bsp/periph_timer.c **** 			break;
 104              		.loc 1 50 4 view .LVU19
 105 0048 FFF7FEFF 		bl	GPIO_TIM2_PWMCH2_IO_Init
 106              	.LVL8:
  51:Bsp/periph_timer.c **** 		case Timer_3:
 107              		.loc 1 51 4 view .LVU20
 108 004c E0E7     		b	.L5
 109              	.L6:
  53:Bsp/periph_timer.c **** 			break;
 110              		.loc 1 53 4 view .LVU21
 111 004e FFF7FEFF 		bl	GPIO_TIM3_PWMCH2_IO_Init
 112              	.LVL9:
  54:Bsp/periph_timer.c **** 		case Timer_4:
 113              		.loc 1 54 4 view .LVU22
 114 0052 DDE7     		b	.L5
 115              	.L7:
  56:Bsp/periph_timer.c **** 			break;
 116              		.loc 1 56 4 view .LVU23
 117 0054 FFF7FEFF 		bl	GPIO_TIM4_PWMCH2_IO_Init
 118              	.LVL10:
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cc6iATn5.s 			page 5


  57:Bsp/periph_timer.c **** 		default:
 119              		.loc 1 57 4 view .LVU24
 120 0058 DAE7     		b	.L5
 121              	.L17:
  65:Bsp/periph_timer.c **** 		{
 122              		.loc 1 65 3 view .LVU25
 123 005a 012C     		cmp	r4, #1
 124 005c 06D0     		beq	.L9
 125 005e 022C     		cmp	r4, #2
 126 0060 07D0     		beq	.L10
 127 0062 002C     		cmp	r4, #0
 128 0064 D6D1     		bne	.L8
  68:Bsp/periph_timer.c **** 			break;
 129              		.loc 1 68 4 view .LVU26
 130 0066 FFF7FEFF 		bl	GPIO_TIM2_PWMCH3_IO_Init
 131              	.LVL11:
  69:Bsp/periph_timer.c **** 		case Timer_3:
 132              		.loc 1 69 4 view .LVU27
 133 006a D3E7     		b	.L8
 134              	.L9:
  71:Bsp/periph_timer.c **** 			break;
 135              		.loc 1 71 4 view .LVU28
 136 006c FFF7FEFF 		bl	GPIO_TIM3_PWMCH3_IO_Init
 137              	.LVL12:
  72:Bsp/periph_timer.c **** 		case Timer_4:
 138              		.loc 1 72 4 view .LVU29
 139 0070 D0E7     		b	.L8
 140              	.L10:
  74:Bsp/periph_timer.c **** 			break;
 141              		.loc 1 74 4 view .LVU30
 142 0072 FFF7FEFF 		bl	GPIO_TIM4_PWMCH3_IO_Init
 143              	.LVL13:
  75:Bsp/periph_timer.c **** 		default:
 144              		.loc 1 75 4 view .LVU31
 145 0076 CDE7     		b	.L8
 146              	.L18:
  83:Bsp/periph_timer.c **** 		{
 147              		.loc 1 83 3 view .LVU32
 148 0078 012C     		cmp	r4, #1
 149 007a 06D0     		beq	.L12
 150 007c 022C     		cmp	r4, #2
 151 007e 07D0     		beq	.L13
 152 0080 002C     		cmp	r4, #0
 153 0082 CBD1     		bne	.L1
  86:Bsp/periph_timer.c **** 			break;
 154              		.loc 1 86 4 view .LVU33
 155 0084 FFF7FEFF 		bl	GPIO_TIM2_PWMCH4_IO_Init
 156              	.LVL14:
  87:Bsp/periph_timer.c **** 		case Timer_3:
 157              		.loc 1 87 4 view .LVU34
 158 0088 C8E7     		b	.L1
 159              	.L12:
  89:Bsp/periph_timer.c **** 			break;
 160              		.loc 1 89 4 view .LVU35
 161 008a FFF7FEFF 		bl	GPIO_TIM3_PWMCH4_IO_Init
 162              	.LVL15:
  90:Bsp/periph_timer.c **** 		case Timer_4:
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cc6iATn5.s 			page 6


 163              		.loc 1 90 4 view .LVU36
 164 008e C5E7     		b	.L1
 165              	.L13:
  92:Bsp/periph_timer.c **** 			break;
 166              		.loc 1 92 4 view .LVU37
 167 0090 FFF7FEFF 		bl	GPIO_TIM4_PWMCH4_IO_Init
 168              	.LVL16:
  93:Bsp/periph_timer.c **** 		default:
 169              		.loc 1 93 4 view .LVU38
 170              		.loc 1 98 1 is_stmt 0 view .LVU39
 171 0094 C2E7     		b	.L1
 172              		.cfi_endproc
 173              	.LFE123:
 175              		.section	.text.periph_Timer_CounterMode_Init,"ax",%progbits
 176              		.align	1
 177              		.global	periph_Timer_CounterMode_Init
 178              		.syntax unified
 179              		.thumb
 180              		.thumb_func
 181              		.fpu fpv4-sp-d16
 183              	periph_Timer_CounterMode_Init:
 184              	.LVL17:
 185              	.LFB124:
  99:Bsp/periph_timer.c **** 
 100:Bsp/periph_timer.c **** void periph_Timer_CounterMode_Init(Timer_list timerx, uint32_t Period, uint32_t Prescaler, uint8_t 
 101:Bsp/periph_timer.c **** {
 186              		.loc 1 101 1 is_stmt 1 view -0
 187              		.cfi_startproc
 188              		@ args = 4, pretend = 0, frame = 16
 189              		@ frame_needed = 0, uses_anonymous_args = 0
 190              		.loc 1 101 1 is_stmt 0 view .LVU41
 191 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 192              	.LCFI1:
 193              		.cfi_def_cfa_offset 20
 194              		.cfi_offset 4, -20
 195              		.cfi_offset 5, -16
 196              		.cfi_offset 6, -12
 197              		.cfi_offset 7, -8
 198              		.cfi_offset 14, -4
 199 0002 85B0     		sub	sp, sp, #20
 200              	.LCFI2:
 201              		.cfi_def_cfa_offset 40
 202 0004 0446     		mov	r4, r0
 203 0006 0F46     		mov	r7, r1
 204 0008 1646     		mov	r6, r2
 205 000a 1D46     		mov	r5, r3
 102:Bsp/periph_timer.c **** 	TIM_TimeBaseInitTypeDef TIM_TimeBaseStructure;
 206              		.loc 1 102 2 is_stmt 1 view .LVU42
 103:Bsp/periph_timer.c **** 	NVIC_InitTypeDef NVIC_InitStructure;
 207              		.loc 1 103 2 view .LVU43
 104:Bsp/periph_timer.c **** 
 105:Bsp/periph_timer.c **** 	RCC_APB1PeriphClockCmd(Timer_CLK[timerx], ENABLE);
 208              		.loc 1 105 2 view .LVU44
 209 000c 0121     		movs	r1, #1
 210              	.LVL18:
 211              		.loc 1 105 2 is_stmt 0 view .LVU45
 212 000e 194B     		ldr	r3, .L21
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cc6iATn5.s 			page 7


 213              	.LVL19:
 214              		.loc 1 105 2 view .LVU46
 215 0010 53F82000 		ldr	r0, [r3, r0, lsl #2]
 216              	.LVL20:
 217              		.loc 1 105 2 view .LVU47
 218 0014 FFF7FEFF 		bl	RCC_APB1PeriphClockCmd
 219              	.LVL21:
 106:Bsp/periph_timer.c **** 	TIM_TimeBaseStructure.TIM_Period = Period;		 //1000
 220              		.loc 1 106 2 is_stmt 1 view .LVU48
 221              		.loc 1 106 35 is_stmt 0 view .LVU49
 222 0018 0297     		str	r7, [sp, #8]
 107:Bsp/periph_timer.c **** 	TIM_TimeBaseStructure.TIM_Prescaler = Prescaler; //83
 223              		.loc 1 107 2 is_stmt 1 view .LVU50
 224              		.loc 1 107 38 is_stmt 0 view .LVU51
 225 001a ADF80460 		strh	r6, [sp, #4]	@ movhi
 108:Bsp/periph_timer.c **** 	TIM_TimeBaseStructure.TIM_ClockDivision = TIM_CKD_DIV1;
 226              		.loc 1 108 2 is_stmt 1 view .LVU52
 227              		.loc 1 108 42 is_stmt 0 view .LVU53
 228 001e 0023     		movs	r3, #0
 229 0020 ADF80C30 		strh	r3, [sp, #12]	@ movhi
 109:Bsp/periph_timer.c **** 	TIM_TimeBaseStructure.TIM_CounterMode = TIM_CounterMode_Up;
 230              		.loc 1 109 2 is_stmt 1 view .LVU54
 231              		.loc 1 109 40 is_stmt 0 view .LVU55
 232 0024 ADF80630 		strh	r3, [sp, #6]	@ movhi
 110:Bsp/periph_timer.c **** 	TIM_TimeBaseStructure.TIM_RepetitionCounter = 0;
 233              		.loc 1 110 2 is_stmt 1 view .LVU56
 234              		.loc 1 110 46 is_stmt 0 view .LVU57
 235 0028 8DF80E30 		strb	r3, [sp, #14]
 111:Bsp/periph_timer.c **** 	TIM_TimeBaseInit(Timer_Port[timerx], &TIM_TimeBaseStructure);
 236              		.loc 1 111 2 is_stmt 1 view .LVU58
 237 002c 124E     		ldr	r6, .L21+4
 238              	.LVL22:
 239              		.loc 1 111 2 is_stmt 0 view .LVU59
 240 002e 01A9     		add	r1, sp, #4
 241 0030 56F82400 		ldr	r0, [r6, r4, lsl #2]
 242 0034 FFF7FEFF 		bl	TIM_TimeBaseInit
 243              	.LVL23:
 112:Bsp/periph_timer.c **** 
 113:Bsp/periph_timer.c **** 	TIM_ITConfig(Timer_Port[timerx], TIM_IT_Update, ENABLE);
 244              		.loc 1 113 2 is_stmt 1 view .LVU60
 245 0038 0122     		movs	r2, #1
 246 003a 1146     		mov	r1, r2
 247 003c 56F82400 		ldr	r0, [r6, r4, lsl #2]
 248 0040 FFF7FEFF 		bl	TIM_ITConfig
 249              	.LVL24:
 114:Bsp/periph_timer.c **** 	TIM_Cmd(Timer_Port[timerx], ENABLE);
 250              		.loc 1 114 2 view .LVU61
 251 0044 0121     		movs	r1, #1
 252 0046 56F82400 		ldr	r0, [r6, r4, lsl #2]
 253 004a FFF7FEFF 		bl	TIM_Cmd
 254              	.LVL25:
 115:Bsp/periph_timer.c **** 
 116:Bsp/periph_timer.c **** 	NVIC_InitStructure.NVIC_IRQChannel = Timer_IRQ_Channel[timerx];
 255              		.loc 1 116 2 view .LVU62
 256              		.loc 1 116 56 is_stmt 0 view .LVU63
 257 004e 0B4B     		ldr	r3, .L21+8
 258 0050 1B5D     		ldrb	r3, [r3, r4]	@ zero_extendqisi2
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cc6iATn5.s 			page 8


 259              		.loc 1 116 37 view .LVU64
 260 0052 8DF80030 		strb	r3, [sp]
 117:Bsp/periph_timer.c **** 	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 261              		.loc 1 117 2 is_stmt 1 view .LVU65
 262              		.loc 1 117 40 is_stmt 0 view .LVU66
 263 0056 0123     		movs	r3, #1
 264 0058 8DF80330 		strb	r3, [sp, #3]
 118:Bsp/periph_timer.c **** 	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = PreemptionPriority;
 265              		.loc 1 118 2 is_stmt 1 view .LVU67
 266              		.loc 1 118 55 is_stmt 0 view .LVU68
 267 005c 8DF80150 		strb	r5, [sp, #1]
 119:Bsp/periph_timer.c **** 	NVIC_InitStructure.NVIC_IRQChannelSubPriority = SubPriority;
 268              		.loc 1 119 2 is_stmt 1 view .LVU69
 269              		.loc 1 119 48 is_stmt 0 view .LVU70
 270 0060 9DF82830 		ldrb	r3, [sp, #40]	@ zero_extendqisi2
 271 0064 8DF80230 		strb	r3, [sp, #2]
 120:Bsp/periph_timer.c **** 	NVIC_Init(&NVIC_InitStructure);
 272              		.loc 1 120 2 is_stmt 1 view .LVU71
 273 0068 6846     		mov	r0, sp
 274 006a FFF7FEFF 		bl	NVIC_Init
 275              	.LVL26:
 121:Bsp/periph_timer.c **** }
 276              		.loc 1 121 1 is_stmt 0 view .LVU72
 277 006e 05B0     		add	sp, sp, #20
 278              	.LCFI3:
 279              		.cfi_def_cfa_offset 20
 280              		@ sp needed
 281 0070 F0BD     		pop	{r4, r5, r6, r7, pc}
 282              	.LVL27:
 283              	.L22:
 284              		.loc 1 121 1 view .LVU73
 285 0072 00BF     		.align	2
 286              	.L21:
 287 0074 00000000 		.word	.LANCHOR0
 288 0078 00000000 		.word	.LANCHOR1
 289 007c 00000000 		.word	.LANCHOR2
 290              		.cfi_endproc
 291              	.LFE124:
 293              		.section	.text.periph_Timer_Encoder_Mode_Init,"ax",%progbits
 294              		.align	1
 295              		.global	periph_Timer_Encoder_Mode_Init
 296              		.syntax unified
 297              		.thumb
 298              		.thumb_func
 299              		.fpu fpv4-sp-d16
 301              	periph_Timer_Encoder_Mode_Init:
 302              	.LVL28:
 303              	.LFB125:
 122:Bsp/periph_timer.c **** 
 123:Bsp/periph_timer.c **** /* need modify */
 124:Bsp/periph_timer.c **** void periph_Timer_Encoder_Mode_Init(Timer_list timerx, uint16_t channel_a, uint16_t channel_b)
 125:Bsp/periph_timer.c **** {
 304              		.loc 1 125 1 is_stmt 1 view -0
 305              		.cfi_startproc
 306              		@ args = 0, pretend = 0, frame = 24
 307              		@ frame_needed = 0, uses_anonymous_args = 0
 308              		.loc 1 125 1 is_stmt 0 view .LVU75
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cc6iATn5.s 			page 9


 309 0000 2DE9F043 		push	{r4, r5, r6, r7, r8, r9, lr}
 310              	.LCFI4:
 311              		.cfi_def_cfa_offset 28
 312              		.cfi_offset 4, -28
 313              		.cfi_offset 5, -24
 314              		.cfi_offset 6, -20
 315              		.cfi_offset 7, -16
 316              		.cfi_offset 8, -12
 317              		.cfi_offset 9, -8
 318              		.cfi_offset 14, -4
 319 0004 87B0     		sub	sp, sp, #28
 320              	.LCFI5:
 321              		.cfi_def_cfa_offset 56
 322 0006 0446     		mov	r4, r0
 323 0008 8846     		mov	r8, r1
 324 000a 1746     		mov	r7, r2
 126:Bsp/periph_timer.c **** 	TIM_TimeBaseInitTypeDef TIM_TimeBaseStructure;
 325              		.loc 1 126 2 is_stmt 1 view .LVU76
 127:Bsp/periph_timer.c **** 	TIM_ICInitTypeDef TIM_ICInitStructure;
 326              		.loc 1 127 2 view .LVU77
 128:Bsp/periph_timer.c **** 
 129:Bsp/periph_timer.c **** 	RCC_APB2PeriphClockCmd(Timer_CLK[timerx], ENABLE);
 327              		.loc 1 129 2 view .LVU78
 328 000c 0121     		movs	r1, #1
 329              	.LVL29:
 330              		.loc 1 129 2 is_stmt 0 view .LVU79
 331 000e 1C4B     		ldr	r3, .L25
 332 0010 53F82000 		ldr	r0, [r3, r0, lsl #2]
 333              	.LVL30:
 334              		.loc 1 129 2 view .LVU80
 335 0014 FFF7FEFF 		bl	RCC_APB2PeriphClockCmd
 336              	.LVL31:
 130:Bsp/periph_timer.c **** 
 131:Bsp/periph_timer.c **** 	TIM_TimeBaseStructure.TIM_Period = 0xffff;
 337              		.loc 1 131 2 is_stmt 1 view .LVU81
 338              		.loc 1 131 35 is_stmt 0 view .LVU82
 339 0018 4FF6FF73 		movw	r3, #65535
 340 001c 0493     		str	r3, [sp, #16]
 132:Bsp/periph_timer.c **** 	TIM_TimeBaseStructure.TIM_Prescaler = 0;
 341              		.loc 1 132 2 is_stmt 1 view .LVU83
 342              		.loc 1 132 38 is_stmt 0 view .LVU84
 343 001e 0026     		movs	r6, #0
 344 0020 ADF80C60 		strh	r6, [sp, #12]	@ movhi
 133:Bsp/periph_timer.c **** 	TIM_TimeBaseInit(Timer_Port[timerx], &TIM_TimeBaseStructure);
 345              		.loc 1 133 2 is_stmt 1 view .LVU85
 346 0024 174D     		ldr	r5, .L25+4
 347 0026 03A9     		add	r1, sp, #12
 348 0028 55F82400 		ldr	r0, [r5, r4, lsl #2]
 349 002c FFF7FEFF 		bl	TIM_TimeBaseInit
 350              	.LVL32:
 134:Bsp/periph_timer.c **** 
 135:Bsp/periph_timer.c **** 	TIM_ICInitStructure.TIM_ICFilter = 10;
 351              		.loc 1 135 2 view .LVU86
 352              		.loc 1 135 35 is_stmt 0 view .LVU87
 353 0030 0A23     		movs	r3, #10
 354 0032 ADF80830 		strh	r3, [sp, #8]	@ movhi
 136:Bsp/periph_timer.c **** 	TIM_ICInitStructure.TIM_ICSelection = TIM_ICSelection_DirectTI;
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cc6iATn5.s 			page 10


 355              		.loc 1 136 2 is_stmt 1 view .LVU88
 356              		.loc 1 136 38 is_stmt 0 view .LVU89
 357 0036 4FF00109 		mov	r9, #1
 358 003a ADF80490 		strh	r9, [sp, #4]	@ movhi
 137:Bsp/periph_timer.c **** 	TIM_ICInitStructure.TIM_Channel = channel_a; //TIM_Channel_1
 359              		.loc 1 137 2 is_stmt 1 view .LVU90
 360              		.loc 1 137 34 is_stmt 0 view .LVU91
 361 003e ADF80080 		strh	r8, [sp]	@ movhi
 138:Bsp/periph_timer.c **** 	TIM_ICInit(Timer_Port[timerx], &TIM_ICInitStructure);
 362              		.loc 1 138 2 is_stmt 1 view .LVU92
 363 0042 6946     		mov	r1, sp
 364 0044 55F82400 		ldr	r0, [r5, r4, lsl #2]
 365 0048 FFF7FEFF 		bl	TIM_ICInit
 366              	.LVL33:
 139:Bsp/periph_timer.c **** 
 140:Bsp/periph_timer.c **** 	TIM_ICInitStructure.TIM_Channel = channel_b; //TIM_Channel_2
 367              		.loc 1 140 2 view .LVU93
 368              		.loc 1 140 34 is_stmt 0 view .LVU94
 369 004c ADF80070 		strh	r7, [sp]	@ movhi
 141:Bsp/periph_timer.c **** 	TIM_ICInit(Timer_Port[timerx], &TIM_ICInitStructure);
 370              		.loc 1 141 2 is_stmt 1 view .LVU95
 371 0050 6946     		mov	r1, sp
 372 0052 55F82400 		ldr	r0, [r5, r4, lsl #2]
 373 0056 FFF7FEFF 		bl	TIM_ICInit
 374              	.LVL34:
 142:Bsp/periph_timer.c **** 
 143:Bsp/periph_timer.c **** 	TIM_EncoderInterfaceConfig(Timer_Port[timerx], TIM_EncoderMode_TI12, TIM_ICPolarity_Rising, TIM_IC
 375              		.loc 1 143 2 view .LVU96
 376 005a 3346     		mov	r3, r6
 377 005c 3246     		mov	r2, r6
 378 005e 0321     		movs	r1, #3
 379 0060 55F82400 		ldr	r0, [r5, r4, lsl #2]
 380 0064 FFF7FEFF 		bl	TIM_EncoderInterfaceConfig
 381              	.LVL35:
 144:Bsp/periph_timer.c **** 	TIM_ICStructInit(&TIM_ICInitStructure);
 382              		.loc 1 144 2 view .LVU97
 383 0068 6846     		mov	r0, sp
 384 006a FFF7FEFF 		bl	TIM_ICStructInit
 385              	.LVL36:
 145:Bsp/periph_timer.c **** 
 146:Bsp/periph_timer.c **** 	Timer_Port[timerx]->CNT = 0;
 386              		.loc 1 146 2 view .LVU98
 387              		.loc 1 146 12 is_stmt 0 view .LVU99
 388 006e 55F82400 		ldr	r0, [r5, r4, lsl #2]
 389              		.loc 1 146 26 view .LVU100
 390 0072 4662     		str	r6, [r0, #36]
 147:Bsp/periph_timer.c **** 	TIM_Cmd(Timer_Port[timerx], ENABLE);
 391              		.loc 1 147 2 is_stmt 1 view .LVU101
 392 0074 4946     		mov	r1, r9
 393 0076 FFF7FEFF 		bl	TIM_Cmd
 394              	.LVL37:
 148:Bsp/periph_timer.c **** }
 395              		.loc 1 148 1 is_stmt 0 view .LVU102
 396 007a 07B0     		add	sp, sp, #28
 397              	.LCFI6:
 398              		.cfi_def_cfa_offset 28
 399              		@ sp needed
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cc6iATn5.s 			page 11


 400 007c BDE8F083 		pop	{r4, r5, r6, r7, r8, r9, pc}
 401              	.L26:
 402              		.align	2
 403              	.L25:
 404 0080 00000000 		.word	.LANCHOR0
 405 0084 00000000 		.word	.LANCHOR1
 406              		.cfi_endproc
 407              	.LFE125:
 409              		.section	.text.periph_Timer_GetEncoder_Input,"ax",%progbits
 410              		.align	1
 411              		.global	periph_Timer_GetEncoder_Input
 412              		.syntax unified
 413              		.thumb
 414              		.thumb_func
 415              		.fpu fpv4-sp-d16
 417              	periph_Timer_GetEncoder_Input:
 418              	.LVL38:
 419              	.LFB126:
 149:Bsp/periph_timer.c **** 
 150:Bsp/periph_timer.c **** int8_t periph_Timer_GetEncoder_Input(Timer_list timerx)
 151:Bsp/periph_timer.c **** {
 420              		.loc 1 151 1 is_stmt 1 view -0
 421              		.cfi_startproc
 422              		@ args = 0, pretend = 0, frame = 0
 423              		@ frame_needed = 0, uses_anonymous_args = 0
 424              		@ link register save eliminated.
 152:Bsp/periph_timer.c **** 	return (int8_t)Timer_Port[timerx]->CNT;
 425              		.loc 1 152 2 view .LVU104
 426              		.loc 1 152 27 is_stmt 0 view .LVU105
 427 0000 024B     		ldr	r3, .L28
 428 0002 53F82030 		ldr	r3, [r3, r0, lsl #2]
 429              		.loc 1 152 35 view .LVU106
 430 0006 586A     		ldr	r0, [r3, #36]
 431              	.LVL39:
 153:Bsp/periph_timer.c **** }
 432              		.loc 1 153 1 view .LVU107
 433 0008 40B2     		sxtb	r0, r0
 434 000a 7047     		bx	lr
 435              	.L29:
 436              		.align	2
 437              	.L28:
 438 000c 00000000 		.word	.LANCHOR1
 439              		.cfi_endproc
 440              	.LFE126:
 442              		.section	.text.periph_Timer_PWMOutPut_Mode_Init,"ax",%progbits
 443              		.align	1
 444              		.global	periph_Timer_PWMOutPut_Mode_Init
 445              		.syntax unified
 446              		.thumb
 447              		.thumb_func
 448              		.fpu fpv4-sp-d16
 450              	periph_Timer_PWMOutPut_Mode_Init:
 451              	.LVL40:
 452              	.LFB127:
 154:Bsp/periph_timer.c **** 
 155:Bsp/periph_timer.c **** void periph_Timer_PWMOutPut_Mode_Init(Timer_list timerx, PWM_Hz hz, Timer_PWM_Channel_State CH1_Sta
 156:Bsp/periph_timer.c **** {
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cc6iATn5.s 			page 12


 453              		.loc 1 156 1 is_stmt 1 view -0
 454              		.cfi_startproc
 455              		@ args = 8, pretend = 0, frame = 32
 456              		@ frame_needed = 0, uses_anonymous_args = 0
 457              		.loc 1 156 1 is_stmt 0 view .LVU109
 458 0000 2DE9F043 		push	{r4, r5, r6, r7, r8, r9, lr}
 459              	.LCFI7:
 460              		.cfi_def_cfa_offset 28
 461              		.cfi_offset 4, -28
 462              		.cfi_offset 5, -24
 463              		.cfi_offset 6, -20
 464              		.cfi_offset 7, -16
 465              		.cfi_offset 8, -12
 466              		.cfi_offset 9, -8
 467              		.cfi_offset 14, -4
 468 0004 8BB0     		sub	sp, sp, #44
 469              	.LCFI8:
 470              		.cfi_def_cfa_offset 72
 471 0006 0446     		mov	r4, r0
 472 0008 0F46     		mov	r7, r1
 473 000a 1646     		mov	r6, r2
 474 000c 1D46     		mov	r5, r3
 475 000e 9DF84890 		ldrb	r9, [sp, #72]	@ zero_extendqisi2
 476 0012 9DF84C80 		ldrb	r8, [sp, #76]	@ zero_extendqisi2
 157:Bsp/periph_timer.c **** 	TIM_TimeBaseInitTypeDef TIM_TimeBaseStructure;
 477              		.loc 1 157 2 is_stmt 1 view .LVU110
 158:Bsp/periph_timer.c **** 	TIM_OCInitTypeDef TIM_OCInitStructure;
 478              		.loc 1 158 2 view .LVU111
 159:Bsp/periph_timer.c **** 
 160:Bsp/periph_timer.c **** 	periph_Timer_IO_Init(timerx, CH1_State, CH2_State, CH3_State, CH4_State);
 479              		.loc 1 160 2 view .LVU112
 480 0016 CDF80080 		str	r8, [sp]
 481 001a 4B46     		mov	r3, r9
 482              	.LVL41:
 483              		.loc 1 160 2 is_stmt 0 view .LVU113
 484 001c 2A46     		mov	r2, r5
 485              	.LVL42:
 486              		.loc 1 160 2 view .LVU114
 487 001e 3146     		mov	r1, r6
 488              	.LVL43:
 489              		.loc 1 160 2 view .LVU115
 490 0020 FFF7FEFF 		bl	periph_Timer_IO_Init
 491              	.LVL44:
 161:Bsp/periph_timer.c **** 
 162:Bsp/periph_timer.c **** 	RCC_APB1PeriphClockCmd(Timer_CLK[timerx], ENABLE);
 492              		.loc 1 162 2 is_stmt 1 view .LVU116
 493 0024 0121     		movs	r1, #1
 494 0026 424B     		ldr	r3, .L42
 495 0028 53F82400 		ldr	r0, [r3, r4, lsl #2]
 496 002c FFF7FEFF 		bl	RCC_APB1PeriphClockCmd
 497              	.LVL45:
 163:Bsp/periph_timer.c **** 	TIM_DeInit(Timer_Port[timerx]);
 498              		.loc 1 163 2 view .LVU117
 499 0030 404B     		ldr	r3, .L42+4
 500 0032 53F82400 		ldr	r0, [r3, r4, lsl #2]
 501 0036 FFF7FEFF 		bl	TIM_DeInit
 502              	.LVL46:
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cc6iATn5.s 			page 13


 164:Bsp/periph_timer.c **** 
 165:Bsp/periph_timer.c **** 	if (hz == PWM_50hz)
 503              		.loc 1 165 2 view .LVU118
 504              		.loc 1 165 5 is_stmt 0 view .LVU119
 505 003a 002F     		cmp	r7, #0
 506 003c 3ED1     		bne	.L31
 166:Bsp/periph_timer.c **** 	{
 167:Bsp/periph_timer.c **** 		TIM_TimeBaseStructure.TIM_Period = TimerPWM_50Hz_Period;
 507              		.loc 1 167 3 is_stmt 1 view .LVU120
 508              		.loc 1 167 36 is_stmt 0 view .LVU121
 509 003e 44F62063 		movw	r3, #20000
 510 0042 0893     		str	r3, [sp, #32]
 168:Bsp/periph_timer.c **** 		TIM_TimeBaseStructure.TIM_Prescaler = TimerPWM_50Hz_Prescaler;
 511              		.loc 1 168 3 is_stmt 1 view .LVU122
 512              		.loc 1 168 39 is_stmt 0 view .LVU123
 513 0044 5323     		movs	r3, #83
 514 0046 ADF81C30 		strh	r3, [sp, #28]	@ movhi
 515              	.L32:
 169:Bsp/periph_timer.c **** 	}
 170:Bsp/periph_timer.c **** 	else if (hz == PWM_38Khz)
 171:Bsp/periph_timer.c **** 	{
 172:Bsp/periph_timer.c **** 		TIM_TimeBaseStructure.TIM_Period = TimerPWM_38KHz_Period;
 173:Bsp/periph_timer.c **** 		TIM_TimeBaseStructure.TIM_Prescaler = TimerPWM_38KHz_Prescaler;
 174:Bsp/periph_timer.c **** 	}
 175:Bsp/periph_timer.c **** 
 176:Bsp/periph_timer.c **** 	TIM_TimeBaseStructure.TIM_ClockDivision = TIM_CKD_DIV1;
 516              		.loc 1 176 2 is_stmt 1 view .LVU124
 517              		.loc 1 176 42 is_stmt 0 view .LVU125
 518 004a 0027     		movs	r7, #0
 519 004c ADF82470 		strh	r7, [sp, #36]	@ movhi
 177:Bsp/periph_timer.c **** 	TIM_TimeBaseStructure.TIM_CounterMode = TIM_CounterMode_Up;
 520              		.loc 1 177 2 is_stmt 1 view .LVU126
 521              		.loc 1 177 40 is_stmt 0 view .LVU127
 522 0050 ADF81E70 		strh	r7, [sp, #30]	@ movhi
 178:Bsp/periph_timer.c **** 	TIM_TimeBaseInit(Timer_Port[timerx], &TIM_TimeBaseStructure);
 523              		.loc 1 178 2 is_stmt 1 view .LVU128
 524 0054 07A9     		add	r1, sp, #28
 525 0056 374B     		ldr	r3, .L42+4
 526 0058 53F82400 		ldr	r0, [r3, r4, lsl #2]
 527 005c FFF7FEFF 		bl	TIM_TimeBaseInit
 528              	.LVL47:
 179:Bsp/periph_timer.c **** 
 180:Bsp/periph_timer.c **** 	TIM_OCStructInit(&TIM_OCInitStructure);
 529              		.loc 1 180 2 view .LVU129
 530 0060 02A8     		add	r0, sp, #8
 531 0062 FFF7FEFF 		bl	TIM_OCStructInit
 532              	.LVL48:
 181:Bsp/periph_timer.c **** 	TIM_OCInitStructure.TIM_OCMode = TIM_OCMode_PWM1;
 533              		.loc 1 181 2 view .LVU130
 534              		.loc 1 181 33 is_stmt 0 view .LVU131
 535 0066 6023     		movs	r3, #96
 536 0068 ADF80830 		strh	r3, [sp, #8]	@ movhi
 182:Bsp/periph_timer.c **** 	TIM_OCInitStructure.TIM_OutputState = TIM_OutputState_Enable;
 537              		.loc 1 182 2 is_stmt 1 view .LVU132
 538              		.loc 1 182 38 is_stmt 0 view .LVU133
 539 006c 0123     		movs	r3, #1
 540 006e ADF80A30 		strh	r3, [sp, #10]	@ movhi
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cc6iATn5.s 			page 14


 183:Bsp/periph_timer.c **** 	TIM_OCInitStructure.TIM_OCPolarity = TIM_OCPolarity_High;
 541              		.loc 1 183 2 is_stmt 1 view .LVU134
 542              		.loc 1 183 37 is_stmt 0 view .LVU135
 543 0072 ADF81470 		strh	r7, [sp, #20]	@ movhi
 184:Bsp/periph_timer.c **** 
 185:Bsp/periph_timer.c **** 	if (CH1_State == PWM_CH1_Enable)
 544              		.loc 1 185 2 is_stmt 1 view .LVU136
 545              		.loc 1 185 5 is_stmt 0 view .LVU137
 546 0076 9E42     		cmp	r6, r3
 547 0078 29D0     		beq	.L38
 548              	.L33:
 186:Bsp/periph_timer.c **** 	{
 187:Bsp/periph_timer.c **** 		TIM_OC1Init(Timer_Port[timerx], &TIM_OCInitStructure);
 188:Bsp/periph_timer.c **** 		TIM_OC1PreloadConfig(Timer_Port[timerx], TIM_OCPreload_Enable);
 189:Bsp/periph_timer.c **** 	}
 190:Bsp/periph_timer.c **** 
 191:Bsp/periph_timer.c **** 	if (CH2_State == PWM_CH2_Enable)
 549              		.loc 1 191 2 is_stmt 1 view .LVU138
 550              		.loc 1 191 5 is_stmt 0 view .LVU139
 551 007a 012D     		cmp	r5, #1
 552 007c 33D0     		beq	.L39
 553              	.L34:
 192:Bsp/periph_timer.c **** 	{
 193:Bsp/periph_timer.c **** 		TIM_OC2Init(Timer_Port[timerx], &TIM_OCInitStructure);
 194:Bsp/periph_timer.c **** 		TIM_OC2PreloadConfig(Timer_Port[timerx], TIM_OCPreload_Enable);
 195:Bsp/periph_timer.c **** 	}
 196:Bsp/periph_timer.c **** 
 197:Bsp/periph_timer.c **** 	if (CH3_State == PWM_CH3_Enable)
 554              		.loc 1 197 2 is_stmt 1 view .LVU140
 555              		.loc 1 197 5 is_stmt 0 view .LVU141
 556 007e B9F1010F 		cmp	r9, #1
 557 0082 3CD0     		beq	.L40
 558              	.L35:
 198:Bsp/periph_timer.c **** 	{
 199:Bsp/periph_timer.c **** 		TIM_OC3Init(Timer_Port[timerx], &TIM_OCInitStructure);
 200:Bsp/periph_timer.c **** 		TIM_OC3PreloadConfig(Timer_Port[timerx], TIM_OCPreload_Enable);
 201:Bsp/periph_timer.c **** 	}
 202:Bsp/periph_timer.c **** 
 203:Bsp/periph_timer.c **** 	if (CH4_State == PWM_CH4_Enable)
 559              		.loc 1 203 2 is_stmt 1 view .LVU142
 560              		.loc 1 203 5 is_stmt 0 view .LVU143
 561 0084 B8F1010F 		cmp	r8, #1
 562 0088 45D0     		beq	.L41
 563              	.L36:
 204:Bsp/periph_timer.c **** 	{
 205:Bsp/periph_timer.c **** 		TIM_OC4Init(Timer_Port[timerx], &TIM_OCInitStructure);
 206:Bsp/periph_timer.c **** 		TIM_OC4PreloadConfig(Timer_Port[timerx], TIM_OCPreload_Enable);
 207:Bsp/periph_timer.c **** 	}
 208:Bsp/periph_timer.c **** 
 209:Bsp/periph_timer.c **** 	TIM_ARRPreloadConfig(Timer_Port[timerx], ENABLE);
 564              		.loc 1 209 2 is_stmt 1 view .LVU144
 565 008a 2A4D     		ldr	r5, .L42+4
 566 008c 0121     		movs	r1, #1
 567 008e 55F82400 		ldr	r0, [r5, r4, lsl #2]
 568 0092 FFF7FEFF 		bl	TIM_ARRPreloadConfig
 569              	.LVL49:
 210:Bsp/periph_timer.c **** 	TIM_ClearFlag(Timer_Port[timerx], TIM_FLAG_Update);
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cc6iATn5.s 			page 15


 570              		.loc 1 210 2 view .LVU145
 571 0096 0121     		movs	r1, #1
 572 0098 55F82400 		ldr	r0, [r5, r4, lsl #2]
 573 009c FFF7FEFF 		bl	TIM_ClearFlag
 574              	.LVL50:
 211:Bsp/periph_timer.c **** 	TIM_ITConfig(Timer_Port[timerx], TIM_IT_Update, ENABLE);
 575              		.loc 1 211 2 view .LVU146
 576 00a0 0122     		movs	r2, #1
 577 00a2 1146     		mov	r1, r2
 578 00a4 55F82400 		ldr	r0, [r5, r4, lsl #2]
 579 00a8 FFF7FEFF 		bl	TIM_ITConfig
 580              	.LVL51:
 212:Bsp/periph_timer.c **** 	TIM_Cmd(Timer_Port[timerx], ENABLE);
 581              		.loc 1 212 2 view .LVU147
 582 00ac 0121     		movs	r1, #1
 583 00ae 55F82400 		ldr	r0, [r5, r4, lsl #2]
 584 00b2 FFF7FEFF 		bl	TIM_Cmd
 585              	.LVL52:
 213:Bsp/periph_timer.c **** }
 586              		.loc 1 213 1 is_stmt 0 view .LVU148
 587 00b6 0BB0     		add	sp, sp, #44
 588              	.LCFI9:
 589              		.cfi_remember_state
 590              		.cfi_def_cfa_offset 28
 591              		@ sp needed
 592 00b8 BDE8F083 		pop	{r4, r5, r6, r7, r8, r9, pc}
 593              	.LVL53:
 594              	.L31:
 595              	.LCFI10:
 596              		.cfi_restore_state
 170:Bsp/periph_timer.c **** 	{
 597              		.loc 1 170 7 is_stmt 1 view .LVU149
 170:Bsp/periph_timer.c **** 	{
 598              		.loc 1 170 10 is_stmt 0 view .LVU150
 599 00bc 012F     		cmp	r7, #1
 600 00be C4D1     		bne	.L32
 172:Bsp/periph_timer.c **** 		TIM_TimeBaseStructure.TIM_Prescaler = TimerPWM_38KHz_Prescaler;
 601              		.loc 1 172 3 is_stmt 1 view .LVU151
 172:Bsp/periph_timer.c **** 		TIM_TimeBaseStructure.TIM_Prescaler = TimerPWM_38KHz_Prescaler;
 602              		.loc 1 172 36 is_stmt 0 view .LVU152
 603 00c0 40F6A303 		movw	r3, #2211
 604 00c4 0893     		str	r3, [sp, #32]
 173:Bsp/periph_timer.c **** 	}
 605              		.loc 1 173 3 is_stmt 1 view .LVU153
 173:Bsp/periph_timer.c **** 	}
 606              		.loc 1 173 39 is_stmt 0 view .LVU154
 607 00c6 0023     		movs	r3, #0
 608 00c8 ADF81C30 		strh	r3, [sp, #28]	@ movhi
 609 00cc BDE7     		b	.L32
 610              	.L38:
 187:Bsp/periph_timer.c **** 		TIM_OC1PreloadConfig(Timer_Port[timerx], TIM_OCPreload_Enable);
 611              		.loc 1 187 3 is_stmt 1 view .LVU155
 612 00ce 194E     		ldr	r6, .L42+4
 613 00d0 02A9     		add	r1, sp, #8
 614 00d2 56F82400 		ldr	r0, [r6, r4, lsl #2]
 615 00d6 FFF7FEFF 		bl	TIM_OC1Init
 616              	.LVL54:
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cc6iATn5.s 			page 16


 188:Bsp/periph_timer.c **** 	}
 617              		.loc 1 188 3 view .LVU156
 618 00da 0821     		movs	r1, #8
 619 00dc 56F82400 		ldr	r0, [r6, r4, lsl #2]
 620 00e0 FFF7FEFF 		bl	TIM_OC1PreloadConfig
 621              	.LVL55:
 622 00e4 C9E7     		b	.L33
 623              	.L39:
 193:Bsp/periph_timer.c **** 		TIM_OC2PreloadConfig(Timer_Port[timerx], TIM_OCPreload_Enable);
 624              		.loc 1 193 3 view .LVU157
 625 00e6 134D     		ldr	r5, .L42+4
 626 00e8 02A9     		add	r1, sp, #8
 627 00ea 55F82400 		ldr	r0, [r5, r4, lsl #2]
 628 00ee FFF7FEFF 		bl	TIM_OC2Init
 629              	.LVL56:
 194:Bsp/periph_timer.c **** 	}
 630              		.loc 1 194 3 view .LVU158
 631 00f2 0821     		movs	r1, #8
 632 00f4 55F82400 		ldr	r0, [r5, r4, lsl #2]
 633 00f8 FFF7FEFF 		bl	TIM_OC2PreloadConfig
 634              	.LVL57:
 635 00fc BFE7     		b	.L34
 636              	.L40:
 199:Bsp/periph_timer.c **** 		TIM_OC3PreloadConfig(Timer_Port[timerx], TIM_OCPreload_Enable);
 637              		.loc 1 199 3 view .LVU159
 638 00fe 0D4D     		ldr	r5, .L42+4
 639 0100 02A9     		add	r1, sp, #8
 640 0102 55F82400 		ldr	r0, [r5, r4, lsl #2]
 641 0106 FFF7FEFF 		bl	TIM_OC3Init
 642              	.LVL58:
 200:Bsp/periph_timer.c **** 	}
 643              		.loc 1 200 3 view .LVU160
 644 010a 0821     		movs	r1, #8
 645 010c 55F82400 		ldr	r0, [r5, r4, lsl #2]
 646 0110 FFF7FEFF 		bl	TIM_OC3PreloadConfig
 647              	.LVL59:
 648 0114 B6E7     		b	.L35
 649              	.L41:
 205:Bsp/periph_timer.c **** 		TIM_OC4PreloadConfig(Timer_Port[timerx], TIM_OCPreload_Enable);
 650              		.loc 1 205 3 view .LVU161
 651 0116 074D     		ldr	r5, .L42+4
 652 0118 02A9     		add	r1, sp, #8
 653 011a 55F82400 		ldr	r0, [r5, r4, lsl #2]
 654 011e FFF7FEFF 		bl	TIM_OC4Init
 655              	.LVL60:
 206:Bsp/periph_timer.c **** 	}
 656              		.loc 1 206 3 view .LVU162
 657 0122 0821     		movs	r1, #8
 658 0124 55F82400 		ldr	r0, [r5, r4, lsl #2]
 659 0128 FFF7FEFF 		bl	TIM_OC4PreloadConfig
 660              	.LVL61:
 661 012c ADE7     		b	.L36
 662              	.L43:
 663 012e 00BF     		.align	2
 664              	.L42:
 665 0130 00000000 		.word	.LANCHOR0
 666 0134 00000000 		.word	.LANCHOR1
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cc6iATn5.s 			page 17


 667              		.cfi_endproc
 668              	.LFE127:
 670              		.section	.text.periph_Timer_PWM_SetEnable,"ax",%progbits
 671              		.align	1
 672              		.global	periph_Timer_PWM_SetEnable
 673              		.syntax unified
 674              		.thumb
 675              		.thumb_func
 676              		.fpu fpv4-sp-d16
 678              	periph_Timer_PWM_SetEnable:
 679              	.LVL62:
 680              	.LFB128:
 214:Bsp/periph_timer.c **** 
 215:Bsp/periph_timer.c **** void periph_Timer_PWM_SetEnable(Timer_list timerx, uint8_t state)
 216:Bsp/periph_timer.c **** {
 681              		.loc 1 216 1 view -0
 682              		.cfi_startproc
 683              		@ args = 0, pretend = 0, frame = 0
 684              		@ frame_needed = 0, uses_anonymous_args = 0
 685              		.loc 1 216 1 is_stmt 0 view .LVU164
 686 0000 08B5     		push	{r3, lr}
 687              	.LCFI11:
 688              		.cfi_def_cfa_offset 8
 689              		.cfi_offset 3, -8
 690              		.cfi_offset 14, -4
 217:Bsp/periph_timer.c **** 	if (state)
 691              		.loc 1 217 2 is_stmt 1 view .LVU165
 692              		.loc 1 217 5 is_stmt 0 view .LVU166
 693 0002 31B1     		cbz	r1, .L45
 218:Bsp/periph_timer.c **** 	{
 219:Bsp/periph_timer.c **** 		TIM_Cmd(Timer_Port[timerx], ENABLE);
 694              		.loc 1 219 3 is_stmt 1 view .LVU167
 695 0004 0121     		movs	r1, #1
 696              	.LVL63:
 697              		.loc 1 219 3 is_stmt 0 view .LVU168
 698 0006 064B     		ldr	r3, .L48
 699 0008 53F82000 		ldr	r0, [r3, r0, lsl #2]
 700              	.LVL64:
 701              		.loc 1 219 3 view .LVU169
 702 000c FFF7FEFF 		bl	TIM_Cmd
 703              	.LVL65:
 704              	.L44:
 220:Bsp/periph_timer.c **** 	}
 221:Bsp/periph_timer.c **** 	else
 222:Bsp/periph_timer.c **** 	{
 223:Bsp/periph_timer.c **** 		TIM_Cmd(Timer_Port[timerx], DISABLE);
 224:Bsp/periph_timer.c **** 	}
 225:Bsp/periph_timer.c **** }
 705              		.loc 1 225 1 view .LVU170
 706 0010 08BD     		pop	{r3, pc}
 707              	.LVL66:
 708              	.L45:
 223:Bsp/periph_timer.c **** 	}
 709              		.loc 1 223 3 is_stmt 1 view .LVU171
 710 0012 0021     		movs	r1, #0
 711              	.LVL67:
 223:Bsp/periph_timer.c **** 	}
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cc6iATn5.s 			page 18


 712              		.loc 1 223 3 is_stmt 0 view .LVU172
 713 0014 024B     		ldr	r3, .L48
 714 0016 53F82000 		ldr	r0, [r3, r0, lsl #2]
 715              	.LVL68:
 223:Bsp/periph_timer.c **** 	}
 716              		.loc 1 223 3 view .LVU173
 717 001a FFF7FEFF 		bl	TIM_Cmd
 718              	.LVL69:
 719              		.loc 1 225 1 view .LVU174
 720 001e F7E7     		b	.L44
 721              	.L49:
 722              		.align	2
 723              	.L48:
 724 0020 00000000 		.word	.LANCHOR1
 725              		.cfi_endproc
 726              	.LFE128:
 728              		.section	.text.periph_Timer_DShotOutPut_Mode_Init,"ax",%progbits
 729              		.align	1
 730              		.global	periph_Timer_DShotOutPut_Mode_Init
 731              		.syntax unified
 732              		.thumb
 733              		.thumb_func
 734              		.fpu fpv4-sp-d16
 736              	periph_Timer_DShotOutPut_Mode_Init:
 737              	.LVL70:
 738              	.LFB129:
 226:Bsp/periph_timer.c **** 
 227:Bsp/periph_timer.c **** void periph_Timer_DShotOutPut_Mode_Init(Timer_list timerx, Timer_PWM_Channel_State CH1_State, Timer
 228:Bsp/periph_timer.c **** 										uint32_t Buff_Size, uint32_t CH1_Buff, uint32_t CH2_Buff, uint32_t CH3_Buff, uint32_t CH4
 229:Bsp/periph_timer.c **** {
 739              		.loc 1 229 1 is_stmt 1 view -0
 740              		.cfi_startproc
 741              		@ args = 24, pretend = 0, frame = 96
 742              		@ frame_needed = 0, uses_anonymous_args = 0
 743              		.loc 1 229 1 is_stmt 0 view .LVU176
 744 0000 2DE9F047 		push	{r4, r5, r6, r7, r8, r9, r10, lr}
 745              	.LCFI12:
 746              		.cfi_def_cfa_offset 32
 747              		.cfi_offset 4, -32
 748              		.cfi_offset 5, -28
 749              		.cfi_offset 6, -24
 750              		.cfi_offset 7, -20
 751              		.cfi_offset 8, -16
 752              		.cfi_offset 9, -12
 753              		.cfi_offset 10, -8
 754              		.cfi_offset 14, -4
 755 0004 9AB0     		sub	sp, sp, #104
 756              	.LCFI13:
 757              		.cfi_def_cfa_offset 136
 758 0006 0446     		mov	r4, r0
 759 0008 0F46     		mov	r7, r1
 760 000a 1646     		mov	r6, r2
 761 000c 1D46     		mov	r5, r3
 762 000e 9DF88880 		ldrb	r8, [sp, #136]	@ zero_extendqisi2
 230:Bsp/periph_timer.c **** 	TIM_TimeBaseInitTypeDef TIM_TimeBaseStructure;
 763              		.loc 1 230 2 is_stmt 1 view .LVU177
 231:Bsp/periph_timer.c **** 	TIM_OCInitTypeDef TIM_OCInitStructure;
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cc6iATn5.s 			page 19


 764              		.loc 1 231 2 view .LVU178
 232:Bsp/periph_timer.c **** 	DMA_InitTypeDef DMA_InitStructure;
 765              		.loc 1 232 2 view .LVU179
 233:Bsp/periph_timer.c **** 
 234:Bsp/periph_timer.c **** 	periph_Timer_IO_Init(timerx, CH1_State, CH2_State, CH3_State, CH4_State);
 766              		.loc 1 234 2 view .LVU180
 767 0012 CDF80080 		str	r8, [sp]
 768 0016 FFF7FEFF 		bl	periph_Timer_IO_Init
 769              	.LVL71:
 235:Bsp/periph_timer.c **** 
 236:Bsp/periph_timer.c **** 	RCC_APB1PeriphClockCmd(Timer_CLK[timerx], ENABLE);
 770              		.loc 1 236 2 view .LVU181
 771 001a 0121     		movs	r1, #1
 772 001c 974B     		ldr	r3, .L76
 773 001e 53F82400 		ldr	r0, [r3, r4, lsl #2]
 774 0022 FFF7FEFF 		bl	RCC_APB1PeriphClockCmd
 775              	.LVL72:
 237:Bsp/periph_timer.c **** 	TIM_DeInit(Timer_Port[timerx]);
 776              		.loc 1 237 2 view .LVU182
 777 0026 DFF868A2 		ldr	r10, .L76+20
 778 002a 5AF82400 		ldr	r0, [r10, r4, lsl #2]
 779 002e FFF7FEFF 		bl	TIM_DeInit
 780              	.LVL73:
 238:Bsp/periph_timer.c **** 
 239:Bsp/periph_timer.c **** 	TIM_TimeBaseStructure.TIM_Period = TIM_DShot600_Period;
 781              		.loc 1 239 2 view .LVU183
 782              		.loc 1 239 35 is_stmt 0 view .LVU184
 783 0032 4523     		movs	r3, #69
 784 0034 1893     		str	r3, [sp, #96]
 240:Bsp/periph_timer.c **** 	TIM_TimeBaseStructure.TIM_Prescaler = TIM_DShot600_Prescaler;
 785              		.loc 1 240 2 is_stmt 1 view .LVU185
 786              		.loc 1 240 38 is_stmt 0 view .LVU186
 787 0036 0323     		movs	r3, #3
 788 0038 ADF85C30 		strh	r3, [sp, #92]	@ movhi
 241:Bsp/periph_timer.c **** 	TIM_TimeBaseStructure.TIM_ClockDivision = TIM_CKD_DIV1;
 789              		.loc 1 241 2 is_stmt 1 view .LVU187
 790              		.loc 1 241 42 is_stmt 0 view .LVU188
 791 003c 4FF00009 		mov	r9, #0
 792 0040 ADF86490 		strh	r9, [sp, #100]	@ movhi
 242:Bsp/periph_timer.c **** 	TIM_TimeBaseStructure.TIM_CounterMode = TIM_CounterMode_Up;
 793              		.loc 1 242 2 is_stmt 1 view .LVU189
 794              		.loc 1 242 40 is_stmt 0 view .LVU190
 795 0044 ADF85E90 		strh	r9, [sp, #94]	@ movhi
 243:Bsp/periph_timer.c **** 	TIM_TimeBaseInit(Timer_Port[timerx], &TIM_TimeBaseStructure);
 796              		.loc 1 243 2 is_stmt 1 view .LVU191
 797 0048 17A9     		add	r1, sp, #92
 798 004a 5AF82400 		ldr	r0, [r10, r4, lsl #2]
 799 004e FFF7FEFF 		bl	TIM_TimeBaseInit
 800              	.LVL74:
 244:Bsp/periph_timer.c **** 
 245:Bsp/periph_timer.c **** 	TIM_OCStructInit(&TIM_OCInitStructure);
 801              		.loc 1 245 2 view .LVU192
 802 0052 12A8     		add	r0, sp, #72
 803 0054 FFF7FEFF 		bl	TIM_OCStructInit
 804              	.LVL75:
 246:Bsp/periph_timer.c **** 	TIM_OCInitStructure.TIM_OCMode = TIM_OCMode_PWM1;
 805              		.loc 1 246 2 view .LVU193
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cc6iATn5.s 			page 20


 806              		.loc 1 246 33 is_stmt 0 view .LVU194
 807 0058 6023     		movs	r3, #96
 808 005a ADF84830 		strh	r3, [sp, #72]	@ movhi
 247:Bsp/periph_timer.c **** 	TIM_OCInitStructure.TIM_OutputState = TIM_OutputState_Enable;
 809              		.loc 1 247 2 is_stmt 1 view .LVU195
 810              		.loc 1 247 38 is_stmt 0 view .LVU196
 811 005e 0123     		movs	r3, #1
 812 0060 ADF84A30 		strh	r3, [sp, #74]	@ movhi
 248:Bsp/periph_timer.c **** 	TIM_OCInitStructure.TIM_OCPolarity = TIM_OCPolarity_High;
 813              		.loc 1 248 2 is_stmt 1 view .LVU197
 814              		.loc 1 248 37 is_stmt 0 view .LVU198
 815 0064 ADF85490 		strh	r9, [sp, #84]	@ movhi
 249:Bsp/periph_timer.c **** 
 250:Bsp/periph_timer.c **** 	if (CH1_State == PWM_CH1_Enable)
 816              		.loc 1 250 2 is_stmt 1 view .LVU199
 817              		.loc 1 250 5 is_stmt 0 view .LVU200
 818 0068 9F42     		cmp	r7, r3
 819 006a 20D0     		beq	.L64
 820              	.L51:
 251:Bsp/periph_timer.c **** 	{
 252:Bsp/periph_timer.c **** 		TIM_OC1Init(Timer_Port[timerx], &TIM_OCInitStructure);
 253:Bsp/periph_timer.c **** 		TIM_OC1PreloadConfig(Timer_Port[timerx], TIM_OCPreload_Enable);
 254:Bsp/periph_timer.c **** 	}
 255:Bsp/periph_timer.c **** 
 256:Bsp/periph_timer.c **** 	if (CH2_State == PWM_CH2_Enable)
 821              		.loc 1 256 2 is_stmt 1 view .LVU201
 822              		.loc 1 256 5 is_stmt 0 view .LVU202
 823 006c 012E     		cmp	r6, #1
 824 006e 29D0     		beq	.L65
 825              	.L52:
 257:Bsp/periph_timer.c **** 	{
 258:Bsp/periph_timer.c **** 		TIM_OC2Init(Timer_Port[timerx], &TIM_OCInitStructure);
 259:Bsp/periph_timer.c **** 		TIM_OC2PreloadConfig(Timer_Port[timerx], TIM_OCPreload_Enable);
 260:Bsp/periph_timer.c **** 	}
 261:Bsp/periph_timer.c **** 
 262:Bsp/periph_timer.c **** 	if (CH3_State == PWM_CH3_Enable)
 826              		.loc 1 262 2 is_stmt 1 view .LVU203
 827              		.loc 1 262 5 is_stmt 0 view .LVU204
 828 0070 012D     		cmp	r5, #1
 829 0072 34D0     		beq	.L66
 830              	.L53:
 263:Bsp/periph_timer.c **** 	{
 264:Bsp/periph_timer.c **** 		TIM_OC3Init(Timer_Port[timerx], &TIM_OCInitStructure);
 265:Bsp/periph_timer.c **** 		TIM_OC3PreloadConfig(Timer_Port[timerx], TIM_OCPreload_Enable);
 266:Bsp/periph_timer.c **** 	}
 267:Bsp/periph_timer.c **** 
 268:Bsp/periph_timer.c **** 	if (CH4_State == PWM_CH4_Enable)
 831              		.loc 1 268 2 is_stmt 1 view .LVU205
 832              		.loc 1 268 5 is_stmt 0 view .LVU206
 833 0074 B8F1010F 		cmp	r8, #1
 834 0078 3ED0     		beq	.L67
 835              	.L54:
 269:Bsp/periph_timer.c **** 	{
 270:Bsp/periph_timer.c **** 		TIM_OC4Init(Timer_Port[timerx], &TIM_OCInitStructure);
 271:Bsp/periph_timer.c **** 		TIM_OC4PreloadConfig(Timer_Port[timerx], TIM_OCPreload_Enable);
 272:Bsp/periph_timer.c **** 	}
 273:Bsp/periph_timer.c **** 
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cc6iATn5.s 			page 21


 274:Bsp/periph_timer.c **** 	TIM_ARRPreloadConfig(Timer_Port[timerx], ENABLE);
 836              		.loc 1 274 2 is_stmt 1 view .LVU207
 837 007a DFF81492 		ldr	r9, .L76+20
 838 007e 0121     		movs	r1, #1
 839 0080 59F82400 		ldr	r0, [r9, r4, lsl #2]
 840 0084 FFF7FEFF 		bl	TIM_ARRPreloadConfig
 841              	.LVL76:
 275:Bsp/periph_timer.c **** 	TIM_Cmd(Timer_Port[timerx], ENABLE);
 842              		.loc 1 275 2 view .LVU208
 843 0088 0121     		movs	r1, #1
 844 008a 59F82400 		ldr	r0, [r9, r4, lsl #2]
 845 008e FFF7FEFF 		bl	TIM_Cmd
 846              	.LVL77:
 276:Bsp/periph_timer.c **** 
 277:Bsp/periph_timer.c **** 	if (CH1_State == PWM_CH1_Enable)
 847              		.loc 1 277 2 view .LVU209
 848              		.loc 1 277 5 is_stmt 0 view .LVU210
 849 0092 012F     		cmp	r7, #1
 850 0094 3DD0     		beq	.L68
 851              	.L55:
 278:Bsp/periph_timer.c **** 	{
 279:Bsp/periph_timer.c **** 		TIM_DMACmd(Timer_Port[timerx], TIM_DMA_CC1, ENABLE);
 280:Bsp/periph_timer.c **** 
 281:Bsp/periph_timer.c **** 		if (timerx == Timer_2)
 282:Bsp/periph_timer.c **** 		{
 283:Bsp/periph_timer.c **** 			periph_DMA_TIM(&DMA_InitStructure, TIM2_CH1_DMA_Channel, (uint32_t) & (TIM2->CCR1), CH1_Buff, Bu
 284:Bsp/periph_timer.c **** 			periph_DMA_Init(TIM2_DMA_CLK, TIM2_CH1_DMA_Stream, &DMA_InitStructure, DISABLE);
 285:Bsp/periph_timer.c **** 		}
 286:Bsp/periph_timer.c **** 		else if (timerx == Timer_3)
 287:Bsp/periph_timer.c **** 		{
 288:Bsp/periph_timer.c **** 			periph_DMA_TIM(&DMA_InitStructure, TIM3_CH1_DMA_Channel, (uint32_t) & (TIM3->CCR1), CH1_Buff, Bu
 289:Bsp/periph_timer.c **** 			periph_DMA_Init(TIM3_DMA_CLK, TIM3_CH1_DMA_Stream, &DMA_InitStructure, DISABLE);
 290:Bsp/periph_timer.c **** 		}
 291:Bsp/periph_timer.c **** 	}
 292:Bsp/periph_timer.c **** 
 293:Bsp/periph_timer.c **** 	if (CH2_State == PWM_CH2_Enable)
 852              		.loc 1 293 2 is_stmt 1 view .LVU211
 853              		.loc 1 293 5 is_stmt 0 view .LVU212
 854 0096 012E     		cmp	r6, #1
 855 0098 67D0     		beq	.L69
 856              	.L57:
 294:Bsp/periph_timer.c **** 	{
 295:Bsp/periph_timer.c **** 		TIM_DMACmd(Timer_Port[timerx], TIM_DMA_CC2, ENABLE);
 296:Bsp/periph_timer.c **** 
 297:Bsp/periph_timer.c **** 		if (timerx == Timer_2)
 298:Bsp/periph_timer.c **** 		{
 299:Bsp/periph_timer.c **** 			periph_DMA_TIM(&DMA_InitStructure, TIM2_CH2_DMA_Channel, (uint32_t) & (TIM2->CCR2), CH2_Buff, Bu
 300:Bsp/periph_timer.c **** 			periph_DMA_Init(TIM2_DMA_CLK, TIM2_CH2_DMA_Stream, &DMA_InitStructure, DISABLE);
 301:Bsp/periph_timer.c **** 		}
 302:Bsp/periph_timer.c **** 		else if (timerx == Timer_3)
 303:Bsp/periph_timer.c **** 		{
 304:Bsp/periph_timer.c **** 			periph_DMA_TIM(&DMA_InitStructure, TIM3_CH2_DMA_Channel, (uint32_t) & (TIM3->CCR2), CH2_Buff, Bu
 305:Bsp/periph_timer.c **** 			periph_DMA_Init(TIM3_DMA_CLK, TIM3_CH2_DMA_Stream, &DMA_InitStructure, DISABLE);
 306:Bsp/periph_timer.c **** 		}
 307:Bsp/periph_timer.c **** 	}
 308:Bsp/periph_timer.c **** 
 309:Bsp/periph_timer.c **** 	if (CH3_State == PWM_CH3_Enable)
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cc6iATn5.s 			page 22


 857              		.loc 1 309 2 is_stmt 1 view .LVU213
 858              		.loc 1 309 5 is_stmt 0 view .LVU214
 859 009a 012D     		cmp	r5, #1
 860 009c 00F09280 		beq	.L70
 861              	.L59:
 310:Bsp/periph_timer.c **** 	{
 311:Bsp/periph_timer.c **** 		TIM_DMACmd(Timer_Port[timerx], TIM_DMA_CC3, ENABLE);
 312:Bsp/periph_timer.c **** 
 313:Bsp/periph_timer.c **** 		if (timerx == Timer_2)
 314:Bsp/periph_timer.c **** 		{
 315:Bsp/periph_timer.c **** 			periph_DMA_TIM(&DMA_InitStructure, TIM2_CH3_DMA_Channel, (uint32_t) & (TIM2->CCR3), CH3_Buff, Bu
 316:Bsp/periph_timer.c **** 			periph_DMA_Init(TIM2_DMA_CLK, TIM2_CH3_DMA_Stream, &DMA_InitStructure, DISABLE);
 317:Bsp/periph_timer.c **** 		}
 318:Bsp/periph_timer.c **** 		else if (timerx == Timer_3)
 319:Bsp/periph_timer.c **** 		{
 320:Bsp/periph_timer.c **** 			periph_DMA_TIM(&DMA_InitStructure, TIM3_CH2_DMA_Channel, (uint32_t) & (TIM3->CCR3), CH3_Buff, Bu
 321:Bsp/periph_timer.c **** 			periph_DMA_Init(TIM3_DMA_CLK, TIM3_CH3_DMA_Stream, &DMA_InitStructure, DISABLE);
 322:Bsp/periph_timer.c **** 		}
 323:Bsp/periph_timer.c **** 	}
 324:Bsp/periph_timer.c **** 
 325:Bsp/periph_timer.c **** 	if (CH4_State == PWM_CH4_Enable)
 862              		.loc 1 325 2 is_stmt 1 view .LVU215
 863              		.loc 1 325 5 is_stmt 0 view .LVU216
 864 00a0 B8F1010F 		cmp	r8, #1
 865 00a4 00F0BC80 		beq	.L71
 866              	.L50:
 326:Bsp/periph_timer.c **** 	{
 327:Bsp/periph_timer.c **** 		TIM_DMACmd(Timer_Port[timerx], TIM_DMA_CC4, ENABLE);
 328:Bsp/periph_timer.c **** 
 329:Bsp/periph_timer.c **** 		if (timerx == Timer_2)
 330:Bsp/periph_timer.c **** 		{
 331:Bsp/periph_timer.c **** 			periph_DMA_TIM(&DMA_InitStructure, TIM2_CH4_DMA_Channel, (uint32_t) & (TIM2->CCR4), CH4_Buff, Bu
 332:Bsp/periph_timer.c **** 			periph_DMA_Init(TIM2_DMA_CLK, TIM2_CH4_DMA_Stream, &DMA_InitStructure, DISABLE);
 333:Bsp/periph_timer.c **** 		}
 334:Bsp/periph_timer.c **** 		else if (timerx == Timer_3)
 335:Bsp/periph_timer.c **** 		{
 336:Bsp/periph_timer.c **** 			periph_DMA_TIM(&DMA_InitStructure, TIM3_CH4_DMA_Channel, (uint32_t) & (TIM3->CCR4), CH4_Buff, Bu
 337:Bsp/periph_timer.c **** 			periph_DMA_Init(TIM3_DMA_CLK, TIM3_CH4_DMA_Stream, &DMA_InitStructure, DISABLE);
 338:Bsp/periph_timer.c **** 		}
 339:Bsp/periph_timer.c **** 	}
 340:Bsp/periph_timer.c **** }
 867              		.loc 1 340 1 view .LVU217
 868 00a8 1AB0     		add	sp, sp, #104
 869              	.LCFI14:
 870              		.cfi_remember_state
 871              		.cfi_def_cfa_offset 32
 872              		@ sp needed
 873 00aa BDE8F087 		pop	{r4, r5, r6, r7, r8, r9, r10, pc}
 874              	.LVL78:
 875              	.L64:
 876              	.LCFI15:
 877              		.cfi_restore_state
 252:Bsp/periph_timer.c **** 		TIM_OC1PreloadConfig(Timer_Port[timerx], TIM_OCPreload_Enable);
 878              		.loc 1 252 3 is_stmt 1 view .LVU218
 879 00ae 12A9     		add	r1, sp, #72
 880 00b0 5AF82400 		ldr	r0, [r10, r4, lsl #2]
 881 00b4 FFF7FEFF 		bl	TIM_OC1Init
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cc6iATn5.s 			page 23


 882              	.LVL79:
 253:Bsp/periph_timer.c **** 	}
 883              		.loc 1 253 3 view .LVU219
 884 00b8 0821     		movs	r1, #8
 885 00ba 5AF82400 		ldr	r0, [r10, r4, lsl #2]
 886 00be FFF7FEFF 		bl	TIM_OC1PreloadConfig
 887              	.LVL80:
 888 00c2 D3E7     		b	.L51
 889              	.L65:
 258:Bsp/periph_timer.c **** 		TIM_OC2PreloadConfig(Timer_Port[timerx], TIM_OCPreload_Enable);
 890              		.loc 1 258 3 view .LVU220
 891 00c4 DFF8C891 		ldr	r9, .L76+20
 892 00c8 12A9     		add	r1, sp, #72
 893 00ca 59F82400 		ldr	r0, [r9, r4, lsl #2]
 894 00ce FFF7FEFF 		bl	TIM_OC2Init
 895              	.LVL81:
 259:Bsp/periph_timer.c **** 	}
 896              		.loc 1 259 3 view .LVU221
 897 00d2 0821     		movs	r1, #8
 898 00d4 59F82400 		ldr	r0, [r9, r4, lsl #2]
 899 00d8 FFF7FEFF 		bl	TIM_OC2PreloadConfig
 900              	.LVL82:
 901 00dc C8E7     		b	.L52
 902              	.L66:
 264:Bsp/periph_timer.c **** 		TIM_OC3PreloadConfig(Timer_Port[timerx], TIM_OCPreload_Enable);
 903              		.loc 1 264 3 view .LVU222
 904 00de DFF8B091 		ldr	r9, .L76+20
 905 00e2 12A9     		add	r1, sp, #72
 906 00e4 59F82400 		ldr	r0, [r9, r4, lsl #2]
 907 00e8 FFF7FEFF 		bl	TIM_OC3Init
 908              	.LVL83:
 265:Bsp/periph_timer.c **** 	}
 909              		.loc 1 265 3 view .LVU223
 910 00ec 0821     		movs	r1, #8
 911 00ee 59F82400 		ldr	r0, [r9, r4, lsl #2]
 912 00f2 FFF7FEFF 		bl	TIM_OC3PreloadConfig
 913              	.LVL84:
 914 00f6 BDE7     		b	.L53
 915              	.L67:
 270:Bsp/periph_timer.c **** 		TIM_OC4PreloadConfig(Timer_Port[timerx], TIM_OCPreload_Enable);
 916              		.loc 1 270 3 view .LVU224
 917 00f8 DFF89491 		ldr	r9, .L76+20
 918 00fc 12A9     		add	r1, sp, #72
 919 00fe 59F82400 		ldr	r0, [r9, r4, lsl #2]
 920 0102 FFF7FEFF 		bl	TIM_OC4Init
 921              	.LVL85:
 271:Bsp/periph_timer.c **** 	}
 922              		.loc 1 271 3 view .LVU225
 923 0106 0821     		movs	r1, #8
 924 0108 59F82400 		ldr	r0, [r9, r4, lsl #2]
 925 010c FFF7FEFF 		bl	TIM_OC4PreloadConfig
 926              	.LVL86:
 927 0110 B3E7     		b	.L54
 928              	.L68:
 279:Bsp/periph_timer.c **** 
 929              		.loc 1 279 3 view .LVU226
 930 0112 0122     		movs	r2, #1
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cc6iATn5.s 			page 24


 931 0114 4FF40071 		mov	r1, #512
 932 0118 59F82400 		ldr	r0, [r9, r4, lsl #2]
 933 011c FFF7FEFF 		bl	TIM_DMACmd
 934              	.LVL87:
 281:Bsp/periph_timer.c **** 		{
 935              		.loc 1 281 3 view .LVU227
 281:Bsp/periph_timer.c **** 		{
 936              		.loc 1 281 6 is_stmt 0 view .LVU228
 937 0120 94B1     		cbz	r4, .L72
 286:Bsp/periph_timer.c **** 		{
 938              		.loc 1 286 8 is_stmt 1 view .LVU229
 286:Bsp/periph_timer.c **** 		{
 939              		.loc 1 286 11 is_stmt 0 view .LVU230
 940 0122 012C     		cmp	r4, #1
 941 0124 B7D1     		bne	.L55
 942              	.LBB2:
 288:Bsp/periph_timer.c **** 			periph_DMA_Init(TIM3_DMA_CLK, TIM3_CH1_DMA_Stream, &DMA_InitStructure, DISABLE);
 943              		.loc 1 288 4 is_stmt 1 view .LVU231
 944 0126 239B     		ldr	r3, [sp, #140]
 945 0128 0093     		str	r3, [sp]
 946 012a 249B     		ldr	r3, [sp, #144]
 947 012c 544A     		ldr	r2, .L76+4
 948 012e 4FF02061 		mov	r1, #167772160
 949 0132 03A8     		add	r0, sp, #12
 950 0134 FFF7FEFF 		bl	periph_DMA_TIM
 951              	.LVL88:
 289:Bsp/periph_timer.c **** 		}
 952              		.loc 1 289 4 view .LVU232
 953 0138 0023     		movs	r3, #0
 954 013a 03AA     		add	r2, sp, #12
 955 013c 5149     		ldr	r1, .L76+8
 956 013e 4FF40010 		mov	r0, #2097152
 957 0142 FFF7FEFF 		bl	periph_DMA_Init
 958              	.LVL89:
 959 0146 A6E7     		b	.L55
 960              	.L72:
 961              	.LBE2:
 962              	.LBB3:
 283:Bsp/periph_timer.c **** 			periph_DMA_Init(TIM2_DMA_CLK, TIM2_CH1_DMA_Stream, &DMA_InitStructure, DISABLE);
 963              		.loc 1 283 4 view .LVU233
 964 0148 239B     		ldr	r3, [sp, #140]
 965 014a 0093     		str	r3, [sp]
 966 014c 249B     		ldr	r3, [sp, #144]
 967 014e 4E4A     		ldr	r2, .L76+12
 968 0150 4FF0C061 		mov	r1, #100663296
 969 0154 03A8     		add	r0, sp, #12
 970 0156 FFF7FEFF 		bl	periph_DMA_TIM
 971              	.LVL90:
 284:Bsp/periph_timer.c **** 		}
 972              		.loc 1 284 4 view .LVU234
 973 015a 0023     		movs	r3, #0
 974 015c 03AA     		add	r2, sp, #12
 975 015e 4B49     		ldr	r1, .L76+16
 976 0160 4FF40010 		mov	r0, #2097152
 977 0164 FFF7FEFF 		bl	periph_DMA_Init
 978              	.LVL91:
 979              	.LBE3:
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cc6iATn5.s 			page 25


 980 0168 95E7     		b	.L55
 981              	.L69:
 295:Bsp/periph_timer.c **** 
 982              		.loc 1 295 3 view .LVU235
 983 016a 0122     		movs	r2, #1
 984 016c 4FF48061 		mov	r1, #1024
 985 0170 474B     		ldr	r3, .L76+20
 986 0172 53F82400 		ldr	r0, [r3, r4, lsl #2]
 987 0176 FFF7FEFF 		bl	TIM_DMACmd
 988              	.LVL92:
 297:Bsp/periph_timer.c **** 		{
 989              		.loc 1 297 3 view .LVU236
 297:Bsp/periph_timer.c **** 		{
 990              		.loc 1 297 6 is_stmt 0 view .LVU237
 991 017a 94B1     		cbz	r4, .L73
 302:Bsp/periph_timer.c **** 		{
 992              		.loc 1 302 8 is_stmt 1 view .LVU238
 302:Bsp/periph_timer.c **** 		{
 993              		.loc 1 302 11 is_stmt 0 view .LVU239
 994 017c 012C     		cmp	r4, #1
 995 017e 8CD1     		bne	.L57
 996              	.LBB4:
 304:Bsp/periph_timer.c **** 			periph_DMA_Init(TIM3_DMA_CLK, TIM3_CH2_DMA_Stream, &DMA_InitStructure, DISABLE);
 997              		.loc 1 304 4 is_stmt 1 view .LVU240
 998 0180 239B     		ldr	r3, [sp, #140]
 999 0182 0093     		str	r3, [sp]
 1000 0184 259B     		ldr	r3, [sp, #148]
 1001 0186 434A     		ldr	r2, .L76+24
 1002 0188 4FF02061 		mov	r1, #167772160
 1003 018c 03A8     		add	r0, sp, #12
 1004 018e FFF7FEFF 		bl	periph_DMA_TIM
 1005              	.LVL93:
 305:Bsp/periph_timer.c **** 		}
 1006              		.loc 1 305 4 view .LVU241
 1007 0192 0023     		movs	r3, #0
 1008 0194 03AA     		add	r2, sp, #12
 1009 0196 3D49     		ldr	r1, .L76+16
 1010 0198 4FF40010 		mov	r0, #2097152
 1011 019c FFF7FEFF 		bl	periph_DMA_Init
 1012              	.LVL94:
 1013 01a0 7BE7     		b	.L57
 1014              	.L73:
 1015              	.LBE4:
 1016              	.LBB5:
 299:Bsp/periph_timer.c **** 			periph_DMA_Init(TIM2_DMA_CLK, TIM2_CH2_DMA_Stream, &DMA_InitStructure, DISABLE);
 1017              		.loc 1 299 4 view .LVU242
 1018 01a2 239B     		ldr	r3, [sp, #140]
 1019 01a4 0093     		str	r3, [sp]
 1020 01a6 259B     		ldr	r3, [sp, #148]
 1021 01a8 3B4A     		ldr	r2, .L76+28
 1022 01aa 4FF0C061 		mov	r1, #100663296
 1023 01ae 03A8     		add	r0, sp, #12
 1024 01b0 FFF7FEFF 		bl	periph_DMA_TIM
 1025              	.LVL95:
 300:Bsp/periph_timer.c **** 		}
 1026              		.loc 1 300 4 view .LVU243
 1027 01b4 0023     		movs	r3, #0
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cc6iATn5.s 			page 26


 1028 01b6 03AA     		add	r2, sp, #12
 1029 01b8 3849     		ldr	r1, .L76+32
 1030 01ba 4FF40010 		mov	r0, #2097152
 1031 01be FFF7FEFF 		bl	periph_DMA_Init
 1032              	.LVL96:
 1033              	.LBE5:
 1034 01c2 6AE7     		b	.L57
 1035              	.L70:
 311:Bsp/periph_timer.c **** 
 1036              		.loc 1 311 3 view .LVU244
 1037 01c4 0122     		movs	r2, #1
 1038 01c6 4FF40061 		mov	r1, #2048
 1039 01ca 314B     		ldr	r3, .L76+20
 1040 01cc 53F82400 		ldr	r0, [r3, r4, lsl #2]
 1041 01d0 FFF7FEFF 		bl	TIM_DMACmd
 1042              	.LVL97:
 313:Bsp/periph_timer.c **** 		{
 1043              		.loc 1 313 3 view .LVU245
 313:Bsp/periph_timer.c **** 		{
 1044              		.loc 1 313 6 is_stmt 0 view .LVU246
 1045 01d4 9CB1     		cbz	r4, .L74
 318:Bsp/periph_timer.c **** 		{
 1046              		.loc 1 318 8 is_stmt 1 view .LVU247
 318:Bsp/periph_timer.c **** 		{
 1047              		.loc 1 318 11 is_stmt 0 view .LVU248
 1048 01d6 012C     		cmp	r4, #1
 1049 01d8 7FF462AF 		bne	.L59
 1050              	.LBB6:
 320:Bsp/periph_timer.c **** 			periph_DMA_Init(TIM3_DMA_CLK, TIM3_CH3_DMA_Stream, &DMA_InitStructure, DISABLE);
 1051              		.loc 1 320 4 is_stmt 1 view .LVU249
 1052 01dc 239B     		ldr	r3, [sp, #140]
 1053 01de 0093     		str	r3, [sp]
 1054 01e0 269B     		ldr	r3, [sp, #152]
 1055 01e2 2F4A     		ldr	r2, .L76+36
 1056 01e4 4FF02061 		mov	r1, #167772160
 1057 01e8 03A8     		add	r0, sp, #12
 1058 01ea FFF7FEFF 		bl	periph_DMA_TIM
 1059              	.LVL98:
 321:Bsp/periph_timer.c **** 		}
 1060              		.loc 1 321 4 view .LVU250
 1061 01ee 0023     		movs	r3, #0
 1062 01f0 03AA     		add	r2, sp, #12
 1063 01f2 2C49     		ldr	r1, .L76+40
 1064 01f4 4FF40010 		mov	r0, #2097152
 1065 01f8 FFF7FEFF 		bl	periph_DMA_Init
 1066              	.LVL99:
 1067 01fc 50E7     		b	.L59
 1068              	.L74:
 1069              	.LBE6:
 1070              	.LBB7:
 315:Bsp/periph_timer.c **** 			periph_DMA_Init(TIM2_DMA_CLK, TIM2_CH3_DMA_Stream, &DMA_InitStructure, DISABLE);
 1071              		.loc 1 315 4 view .LVU251
 1072 01fe 239B     		ldr	r3, [sp, #140]
 1073 0200 0093     		str	r3, [sp]
 1074 0202 269B     		ldr	r3, [sp, #152]
 1075 0204 284A     		ldr	r2, .L76+44
 1076 0206 4FF0C061 		mov	r1, #100663296
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cc6iATn5.s 			page 27


 1077 020a 03A8     		add	r0, sp, #12
 1078 020c FFF7FEFF 		bl	periph_DMA_TIM
 1079              	.LVL100:
 316:Bsp/periph_timer.c **** 		}
 1080              		.loc 1 316 4 view .LVU252
 1081 0210 0023     		movs	r3, #0
 1082 0212 03AA     		add	r2, sp, #12
 1083 0214 2549     		ldr	r1, .L76+48
 1084 0216 4FF40010 		mov	r0, #2097152
 1085 021a FFF7FEFF 		bl	periph_DMA_Init
 1086              	.LVL101:
 1087              	.LBE7:
 1088 021e 3FE7     		b	.L59
 1089              	.L71:
 327:Bsp/periph_timer.c **** 
 1090              		.loc 1 327 3 view .LVU253
 1091 0220 0122     		movs	r2, #1
 1092 0222 4FF48051 		mov	r1, #4096
 1093 0226 1A4B     		ldr	r3, .L76+20
 1094 0228 53F82400 		ldr	r0, [r3, r4, lsl #2]
 1095 022c FFF7FEFF 		bl	TIM_DMACmd
 1096              	.LVL102:
 329:Bsp/periph_timer.c **** 		{
 1097              		.loc 1 329 3 view .LVU254
 329:Bsp/periph_timer.c **** 		{
 1098              		.loc 1 329 6 is_stmt 0 view .LVU255
 1099 0230 9CB1     		cbz	r4, .L75
 334:Bsp/periph_timer.c **** 		{
 1100              		.loc 1 334 8 is_stmt 1 view .LVU256
 334:Bsp/periph_timer.c **** 		{
 1101              		.loc 1 334 11 is_stmt 0 view .LVU257
 1102 0232 012C     		cmp	r4, #1
 1103 0234 7FF438AF 		bne	.L50
 1104              	.LBB8:
 336:Bsp/periph_timer.c **** 			periph_DMA_Init(TIM3_DMA_CLK, TIM3_CH4_DMA_Stream, &DMA_InitStructure, DISABLE);
 1105              		.loc 1 336 4 is_stmt 1 view .LVU258
 1106 0238 239B     		ldr	r3, [sp, #140]
 1107 023a 0093     		str	r3, [sp]
 1108 023c 279B     		ldr	r3, [sp, #156]
 1109 023e 1C4A     		ldr	r2, .L76+52
 1110 0240 4FF02061 		mov	r1, #167772160
 1111 0244 03A8     		add	r0, sp, #12
 1112 0246 FFF7FEFF 		bl	periph_DMA_TIM
 1113              	.LVL103:
 337:Bsp/periph_timer.c **** 		}
 1114              		.loc 1 337 4 view .LVU259
 1115 024a 0023     		movs	r3, #0
 1116 024c 03AA     		add	r2, sp, #12
 1117 024e 1949     		ldr	r1, .L76+56
 1118 0250 4FF40010 		mov	r0, #2097152
 1119 0254 FFF7FEFF 		bl	periph_DMA_Init
 1120              	.LVL104:
 1121              	.LBE8:
 1122              		.loc 1 340 1 is_stmt 0 view .LVU260
 1123 0258 26E7     		b	.L50
 1124              	.L75:
 1125              	.LBB9:
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cc6iATn5.s 			page 28


 331:Bsp/periph_timer.c **** 			periph_DMA_Init(TIM2_DMA_CLK, TIM2_CH4_DMA_Stream, &DMA_InitStructure, DISABLE);
 1126              		.loc 1 331 4 is_stmt 1 view .LVU261
 1127 025a 239B     		ldr	r3, [sp, #140]
 1128 025c 0093     		str	r3, [sp]
 1129 025e 279B     		ldr	r3, [sp, #156]
 1130 0260 154A     		ldr	r2, .L76+60
 1131 0262 4FF0C061 		mov	r1, #100663296
 1132 0266 03A8     		add	r0, sp, #12
 1133 0268 FFF7FEFF 		bl	periph_DMA_TIM
 1134              	.LVL105:
 332:Bsp/periph_timer.c **** 		}
 1135              		.loc 1 332 4 view .LVU262
 1136 026c 0023     		movs	r3, #0
 1137 026e 03AA     		add	r2, sp, #12
 1138 0270 0A49     		ldr	r1, .L76+32
 1139 0272 4FF40010 		mov	r0, #2097152
 1140 0276 FFF7FEFF 		bl	periph_DMA_Init
 1141              	.LVL106:
 1142              	.LBE9:
 1143 027a 15E7     		b	.L50
 1144              	.L77:
 1145              		.align	2
 1146              	.L76:
 1147 027c 00000000 		.word	.LANCHOR0
 1148 0280 34040040 		.word	1073742900
 1149 0284 70600240 		.word	1073897584
 1150 0288 34000040 		.word	1073741876
 1151 028c 88600240 		.word	1073897608
 1152 0290 00000000 		.word	.LANCHOR1
 1153 0294 38040040 		.word	1073742904
 1154 0298 38000040 		.word	1073741880
 1155 029c A0600240 		.word	1073897632
 1156 02a0 3C040040 		.word	1073742908
 1157 02a4 B8600240 		.word	1073897656
 1158 02a8 3C000040 		.word	1073741884
 1159 02ac 28600240 		.word	1073897512
 1160 02b0 40040040 		.word	1073742912
 1161 02b4 40600240 		.word	1073897536
 1162 02b8 40000040 		.word	1073741888
 1163              		.cfi_endproc
 1164              	.LFE129:
 1166              		.section	.text.periph_Timer_Set_PWMOutPut,"ax",%progbits
 1167              		.align	1
 1168              		.global	periph_Timer_Set_PWMOutPut
 1169              		.syntax unified
 1170              		.thumb
 1171              		.thumb_func
 1172              		.fpu fpv4-sp-d16
 1174              	periph_Timer_Set_PWMOutPut:
 1175              	.LVL107:
 1176              	.LFB130:
 341:Bsp/periph_timer.c **** 
 342:Bsp/periph_timer.c **** void periph_Timer_Set_PWMOutPut(Timer_list timerx, PWM_OutPut_Channel Channel, uint32_t value)
 343:Bsp/periph_timer.c **** {
 1177              		.loc 1 343 1 view -0
 1178              		.cfi_startproc
 1179              		@ args = 0, pretend = 0, frame = 0
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cc6iATn5.s 			page 29


 1180              		@ frame_needed = 0, uses_anonymous_args = 0
 1181              		.loc 1 343 1 is_stmt 0 view .LVU264
 1182 0000 08B5     		push	{r3, lr}
 1183              	.LCFI16:
 1184              		.cfi_def_cfa_offset 8
 1185              		.cfi_offset 3, -8
 1186              		.cfi_offset 14, -4
 344:Bsp/periph_timer.c **** 	PWM_Set_Value[Channel](Timer_Port[timerx], value);
 1187              		.loc 1 344 2 is_stmt 1 view .LVU265
 1188              		.loc 1 344 15 is_stmt 0 view .LVU266
 1189 0002 044B     		ldr	r3, .L80
 1190 0004 53F82130 		ldr	r3, [r3, r1, lsl #2]
 1191              		.loc 1 344 2 view .LVU267
 1192 0008 1146     		mov	r1, r2
 1193              	.LVL108:
 1194              		.loc 1 344 2 view .LVU268
 1195 000a 034A     		ldr	r2, .L80+4
 1196              	.LVL109:
 1197              		.loc 1 344 2 view .LVU269
 1198 000c 52F82000 		ldr	r0, [r2, r0, lsl #2]
 1199              	.LVL110:
 1200              		.loc 1 344 2 view .LVU270
 1201 0010 9847     		blx	r3
 1202              	.LVL111:
 345:Bsp/periph_timer.c **** }
 1203              		.loc 1 345 1 view .LVU271
 1204 0012 08BD     		pop	{r3, pc}
 1205              	.L81:
 1206              		.align	2
 1207              	.L80:
 1208 0014 00000000 		.word	.LANCHOR3
 1209 0018 00000000 		.word	.LANCHOR1
 1210              		.cfi_endproc
 1211              	.LFE130:
 1213              		.section	.text.periph_Timer_Counter_SetEnable,"ax",%progbits
 1214              		.align	1
 1215              		.global	periph_Timer_Counter_SetEnable
 1216              		.syntax unified
 1217              		.thumb
 1218              		.thumb_func
 1219              		.fpu fpv4-sp-d16
 1221              	periph_Timer_Counter_SetEnable:
 1222              	.LVL112:
 1223              	.LFB131:
 346:Bsp/periph_timer.c **** 
 347:Bsp/periph_timer.c **** void periph_Timer_Counter_SetEnable(Timer_list timerx, uint8_t state)
 348:Bsp/periph_timer.c **** {
 1224              		.loc 1 348 1 is_stmt 1 view -0
 1225              		.cfi_startproc
 1226              		@ args = 0, pretend = 0, frame = 0
 1227              		@ frame_needed = 0, uses_anonymous_args = 0
 1228              		.loc 1 348 1 is_stmt 0 view .LVU273
 1229 0000 08B5     		push	{r3, lr}
 1230              	.LCFI17:
 1231              		.cfi_def_cfa_offset 8
 1232              		.cfi_offset 3, -8
 1233              		.cfi_offset 14, -4
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cc6iATn5.s 			page 30


 349:Bsp/periph_timer.c **** 	if (state)
 1234              		.loc 1 349 2 is_stmt 1 view .LVU274
 1235              		.loc 1 349 5 is_stmt 0 view .LVU275
 1236 0002 31B1     		cbz	r1, .L83
 350:Bsp/periph_timer.c **** 	{
 351:Bsp/periph_timer.c **** 		TIM_Cmd(Timer_Port[timerx], ENABLE);
 1237              		.loc 1 351 3 is_stmt 1 view .LVU276
 1238 0004 0121     		movs	r1, #1
 1239              	.LVL113:
 1240              		.loc 1 351 3 is_stmt 0 view .LVU277
 1241 0006 064B     		ldr	r3, .L86
 1242 0008 53F82000 		ldr	r0, [r3, r0, lsl #2]
 1243              	.LVL114:
 1244              		.loc 1 351 3 view .LVU278
 1245 000c FFF7FEFF 		bl	TIM_Cmd
 1246              	.LVL115:
 1247              	.L82:
 352:Bsp/periph_timer.c **** 	}
 353:Bsp/periph_timer.c **** 	else
 354:Bsp/periph_timer.c **** 	{
 355:Bsp/periph_timer.c **** 		TIM_Cmd(Timer_Port[timerx], DISABLE);
 356:Bsp/periph_timer.c **** 	}
 357:Bsp/periph_timer.c **** }
 1248              		.loc 1 357 1 view .LVU279
 1249 0010 08BD     		pop	{r3, pc}
 1250              	.LVL116:
 1251              	.L83:
 355:Bsp/periph_timer.c **** 	}
 1252              		.loc 1 355 3 is_stmt 1 view .LVU280
 1253 0012 0021     		movs	r1, #0
 1254              	.LVL117:
 355:Bsp/periph_timer.c **** 	}
 1255              		.loc 1 355 3 is_stmt 0 view .LVU281
 1256 0014 024B     		ldr	r3, .L86
 1257 0016 53F82000 		ldr	r0, [r3, r0, lsl #2]
 1258              	.LVL118:
 355:Bsp/periph_timer.c **** 	}
 1259              		.loc 1 355 3 view .LVU282
 1260 001a FFF7FEFF 		bl	TIM_Cmd
 1261              	.LVL119:
 1262              		.loc 1 357 1 view .LVU283
 1263 001e F7E7     		b	.L82
 1264              	.L87:
 1265              		.align	2
 1266              	.L86:
 1267 0020 00000000 		.word	.LANCHOR1
 1268              		.cfi_endproc
 1269              	.LFE131:
 1271              		.global	Timer_Port
 1272              		.section	.data.Timer_Port,"aw"
 1273              		.align	2
 1274              		.set	.LANCHOR1,. + 0
 1277              	Timer_Port:
 1278 0000 00000040 		.word	1073741824
 1279 0004 00040040 		.word	1073742848
 1280 0008 00080040 		.word	1073743872
 1281              		.section	.rodata.PWM_Set_Value,"a"
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cc6iATn5.s 			page 31


 1282              		.align	2
 1283              		.set	.LANCHOR3,. + 0
 1286              	PWM_Set_Value:
 1287 0000 00000000 		.word	TIM_SetCompare1
 1288 0004 00000000 		.word	TIM_SetCompare2
 1289 0008 00000000 		.word	TIM_SetCompare3
 1290 000c 00000000 		.word	TIM_SetCompare4
 1291              		.section	.rodata.Timer_CLK,"a"
 1292              		.align	2
 1293              		.set	.LANCHOR0,. + 0
 1296              	Timer_CLK:
 1297 0000 01000000 		.word	1
 1298 0004 02000000 		.word	2
 1299 0008 04000000 		.word	4
 1300              		.section	.rodata.Timer_IRQ_Channel,"a"
 1301              		.align	2
 1302              		.set	.LANCHOR2,. + 0
 1305              	Timer_IRQ_Channel:
 1306 0000 1C1D1E   		.ascii	"\034\035\036"
 1307              		.text
 1308              	.Letext0:
 1309              		.file 2 "/usr/local/arm-none-eabi-gcc/gcc-arm-none-eabi-10-2020-q4-major/arm-none-eabi/include/mac
 1310              		.file 3 "/usr/local/arm-none-eabi-gcc/gcc-arm-none-eabi-10-2020-q4-major/arm-none-eabi/include/sys
 1311              		.file 4 "USER/stm32f4xx.h"
 1312              		.file 5 "FWLIB/inc/stm32f4xx_dma.h"
 1313              		.file 6 "FWLIB/inc/misc.h"
 1314              		.file 7 "FWLIB/inc/stm32f4xx_tim.h"
 1315              		.file 8 "Bsp/periph_timer.h"
 1316              		.file 9 "Bsp/periph_dma.h"
 1317              		.file 10 "FWLIB/inc/stm32f4xx_rcc.h"
 1318              		.file 11 "Bsp/periph_gpio.h"
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cc6iATn5.s 			page 32


DEFINED SYMBOLS
                            *ABS*:0000000000000000 periph_timer.c
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cc6iATn5.s:18     .text.periph_Timer_IO_Init:0000000000000000 $t
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cc6iATn5.s:25     .text.periph_Timer_IO_Init:0000000000000000 periph_Timer_IO_Init
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cc6iATn5.s:176    .text.periph_Timer_CounterMode_Init:0000000000000000 $t
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cc6iATn5.s:183    .text.periph_Timer_CounterMode_Init:0000000000000000 periph_Timer_CounterMode_Init
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cc6iATn5.s:287    .text.periph_Timer_CounterMode_Init:0000000000000074 $d
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cc6iATn5.s:294    .text.periph_Timer_Encoder_Mode_Init:0000000000000000 $t
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cc6iATn5.s:301    .text.periph_Timer_Encoder_Mode_Init:0000000000000000 periph_Timer_Encoder_Mode_Init
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cc6iATn5.s:404    .text.periph_Timer_Encoder_Mode_Init:0000000000000080 $d
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cc6iATn5.s:410    .text.periph_Timer_GetEncoder_Input:0000000000000000 $t
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cc6iATn5.s:417    .text.periph_Timer_GetEncoder_Input:0000000000000000 periph_Timer_GetEncoder_Input
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cc6iATn5.s:438    .text.periph_Timer_GetEncoder_Input:000000000000000c $d
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cc6iATn5.s:443    .text.periph_Timer_PWMOutPut_Mode_Init:0000000000000000 $t
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cc6iATn5.s:450    .text.periph_Timer_PWMOutPut_Mode_Init:0000000000000000 periph_Timer_PWMOutPut_Mode_Init
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cc6iATn5.s:665    .text.periph_Timer_PWMOutPut_Mode_Init:0000000000000130 $d
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cc6iATn5.s:671    .text.periph_Timer_PWM_SetEnable:0000000000000000 $t
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cc6iATn5.s:678    .text.periph_Timer_PWM_SetEnable:0000000000000000 periph_Timer_PWM_SetEnable
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cc6iATn5.s:724    .text.periph_Timer_PWM_SetEnable:0000000000000020 $d
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cc6iATn5.s:729    .text.periph_Timer_DShotOutPut_Mode_Init:0000000000000000 $t
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cc6iATn5.s:736    .text.periph_Timer_DShotOutPut_Mode_Init:0000000000000000 periph_Timer_DShotOutPut_Mode_Init
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cc6iATn5.s:1147   .text.periph_Timer_DShotOutPut_Mode_Init:000000000000027c $d
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cc6iATn5.s:1167   .text.periph_Timer_Set_PWMOutPut:0000000000000000 $t
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cc6iATn5.s:1174   .text.periph_Timer_Set_PWMOutPut:0000000000000000 periph_Timer_Set_PWMOutPut
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cc6iATn5.s:1208   .text.periph_Timer_Set_PWMOutPut:0000000000000014 $d
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cc6iATn5.s:1214   .text.periph_Timer_Counter_SetEnable:0000000000000000 $t
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cc6iATn5.s:1221   .text.periph_Timer_Counter_SetEnable:0000000000000000 periph_Timer_Counter_SetEnable
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cc6iATn5.s:1267   .text.periph_Timer_Counter_SetEnable:0000000000000020 $d
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cc6iATn5.s:1277   .data.Timer_Port:0000000000000000 Timer_Port
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cc6iATn5.s:1273   .data.Timer_Port:0000000000000000 $d
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cc6iATn5.s:1282   .rodata.PWM_Set_Value:0000000000000000 $d
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cc6iATn5.s:1286   .rodata.PWM_Set_Value:0000000000000000 PWM_Set_Value
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cc6iATn5.s:1292   .rodata.Timer_CLK:0000000000000000 $d
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cc6iATn5.s:1296   .rodata.Timer_CLK:0000000000000000 Timer_CLK
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cc6iATn5.s:1301   .rodata.Timer_IRQ_Channel:0000000000000000 $d
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cc6iATn5.s:1305   .rodata.Timer_IRQ_Channel:0000000000000000 Timer_IRQ_Channel

UNDEFINED SYMBOLS
GPIO_TIM2_PWMCH1_IO_Init
GPIO_TIM3_PWMCH1_IO_Init
GPIO_TIM4_PWMCH1_IO_Init
GPIO_TIM2_PWMCH2_IO_Init
GPIO_TIM3_PWMCH2_IO_Init
GPIO_TIM4_PWMCH2_IO_Init
GPIO_TIM2_PWMCH3_IO_Init
GPIO_TIM3_PWMCH3_IO_Init
GPIO_TIM4_PWMCH3_IO_Init
GPIO_TIM2_PWMCH4_IO_Init
GPIO_TIM3_PWMCH4_IO_Init
GPIO_TIM4_PWMCH4_IO_Init
RCC_APB1PeriphClockCmd
TIM_TimeBaseInit
TIM_ITConfig
TIM_Cmd
NVIC_Init
RCC_APB2PeriphClockCmd
TIM_ICInit
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cc6iATn5.s 			page 33


TIM_EncoderInterfaceConfig
TIM_ICStructInit
TIM_DeInit
TIM_OCStructInit
TIM_ARRPreloadConfig
TIM_ClearFlag
TIM_OC1Init
TIM_OC1PreloadConfig
TIM_OC2Init
TIM_OC2PreloadConfig
TIM_OC3Init
TIM_OC3PreloadConfig
TIM_OC4Init
TIM_OC4PreloadConfig
TIM_DMACmd
periph_DMA_TIM
periph_DMA_Init
TIM_SetCompare1
TIM_SetCompare2
TIM_SetCompare3
TIM_SetCompare4
