$comment
	File created using the following command:
		vcd file ULA_1bit.msim.vcd -direction
$end
$date
	Sat Jun 09 11:51:52 2018
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module ULA_1bit_vlg_vec_tst $end
$var reg 1 ! A $end
$var reg 1 " A_inv $end
$var reg 1 # B $end
$var reg 1 $ B_inv $end
$var reg 1 % C_in $end
$var reg 2 & Operacao [1:0] $end
$var wire 1 ' C_out $end
$var wire 1 ( Sa $end
$var wire 1 ) sampler $end
$scope module i1 $end
$var wire 1 * gnd $end
$var wire 1 + vcc $end
$var wire 1 , unknown $end
$var tri1 1 - devclrn $end
$var tri1 1 . devpor $end
$var tri1 1 / devoe $end
$var wire 1 0 C_in~combout $end
$var wire 1 1 B_inv~combout $end
$var wire 1 2 B~combout $end
$var wire 1 3 inst8|LPM_MUX_component|auto_generated|result_node[0]~0_combout $end
$var wire 1 4 A~combout $end
$var wire 1 5 A_inv~combout $end
$var wire 1 6 inst5|inst2~4_combout $end
$var wire 1 7 inst3|LPM_MUX_component|auto_generated|result_node[0]~0_combout $end
$var wire 1 8 inst7|LPM_MUX_component|auto_generated|result_node[0]~0_combout $end
$var wire 1 9 inst3|LPM_MUX_component|auto_generated|result_node[0]~1_combout $end
$var wire 1 : Operacao~combout [1] $end
$var wire 1 ; Operacao~combout [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1!
0"
0#
1$
1%
b11 &
1'
1(
x)
0*
1+
x,
1-
1.
1/
10
11
02
13
14
05
16
17
18
19
1;
1:
$end
#1000000
