<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/zachjs/sv2v" target="_blank">zachjs-sv2v</a></h3>
<pre class="test-passed">
description: Tests imported from hdlconv
rc: 0 (means success: 1)
tags: hdlconv
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/hdlconvertor/tests/verilog
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/uart.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/uart.v</a>
defines: 
time_elapsed: 0.105s
ram usage: 10900 KB
</pre>
<pre class="log">

zachjs-sv2v -I/tmpfs/src/github/sv-tests/third_party/tests/hdlconvertor/tests/verilog <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/uart.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/uart.v</a>
module uart (
	reset,
	txclk,
	ld_tx_data,
	tx_data,
	tx_enable,
	tx_out,
	tx_empty,
	rxclk,
	uld_rx_data,
	rx_data,
	rx_enable,
	rx_in,
	rx_empty
);
	input reset;
	input txclk;
	input ld_tx_data;
	input [7:0] tx_data;
	input tx_enable;
	output tx_out;
	output tx_empty;
	input rxclk;
	input uld_rx_data;
	output [7:0] rx_data;
	input rx_enable;
	input rx_in;
	output rx_empty;
	reg [7:0] tx_reg;
	reg tx_over_run;
	reg [3:0] tx_cnt;
	reg [7:0] rx_reg;
	reg [3:0] rx_sample_cnt;
	reg [3:0] rx_cnt;
	reg rx_frame_err;
	reg rx_over_run;
	reg rx_d1;
	reg rx_d2;
	reg rx_busy;
	always @(posedge rxclk or posedge reset)
		if (reset) begin
			rx_reg &lt;= 0;
			rx_data &lt;= 0;
			rx_sample_cnt &lt;= 0;
			rx_cnt &lt;= 0;
			rx_frame_err &lt;= 0;
			rx_over_run &lt;= 0;
			rx_empty &lt;= 1;
			rx_d1 &lt;= 1;
			rx_d2 &lt;= 1;
			rx_busy &lt;= 0;
		end
		else begin
			rx_d1 &lt;= rx_in;
			rx_d2 &lt;= rx_d1;
			if (uld_rx_data) begin
				rx_data &lt;= rx_reg;
				rx_empty &lt;= 1;
			end
			if (rx_enable) begin
				if (!rx_busy &amp;&amp; !rx_d2) begin
					rx_busy &lt;= 1;
					rx_sample_cnt &lt;= 1;
					rx_cnt &lt;= 0;
				end
				if (rx_busy) begin
					rx_sample_cnt &lt;= rx_sample_cnt + 1;
					if (rx_sample_cnt == 7)
						if ((rx_d2 == 1) &amp;&amp; (rx_cnt == 0))
							rx_busy &lt;= 0;
						else begin
							rx_cnt &lt;= rx_cnt + 1;
							if ((rx_cnt &gt; 0) &amp;&amp; (rx_cnt &lt; 9))
								rx_reg[rx_cnt - 1] &lt;= rx_d2;
							if (rx_cnt == 9) begin
								rx_busy &lt;= 0;
								if (rx_d2 == 0)
									rx_frame_err &lt;= 1;
								else begin
									rx_empty &lt;= 0;
									rx_frame_err &lt;= 0;
									rx_over_run &lt;= (rx_empty ? 0 : 1);
								end
							end
						end
				end
			end
			if (!rx_enable)
				rx_busy &lt;= 0;
		end
	always @(posedge txclk or posedge reset)
		if (reset) begin
			tx_reg &lt;= 0;
			tx_empty &lt;= 1;
			tx_over_run &lt;= 0;
			tx_out &lt;= 1;
			tx_cnt &lt;= 0;
		end
		else begin
			if (ld_tx_data)
				if (!tx_empty)
					tx_over_run &lt;= 0;
				else begin
					tx_reg &lt;= tx_data;
					tx_empty &lt;= 0;
				end
			if (tx_enable &amp;&amp; !tx_empty) begin
				tx_cnt &lt;= tx_cnt + 1;
				if (tx_cnt == 0)
					tx_out &lt;= 0;
				if ((tx_cnt &gt; 0) &amp;&amp; (tx_cnt &lt; 9))
					tx_out &lt;= tx_reg[tx_cnt - 1];
				if (tx_cnt == 9) begin
					tx_out &lt;= 1;
					tx_cnt &lt;= 0;
					tx_empty &lt;= 1;
				end
			end
			if (!tx_enable)
				tx_cnt &lt;= 0;
		end
endmodule

</pre>
</body>