
../repos/prog2/MT1E1-2.2:     file format elf32-littlearm


Disassembly of section .init:

00010720 <.init>:
   10720:	push	{r3, lr}
   10724:	bl	108c8 <_start@@Base+0x3c>
   10728:	pop	{r3, pc}

Disassembly of section .plt:

0001072c <strcmp@plt-0x14>:
   1072c:	push	{lr}		; (str lr, [sp, #-4]!)
   10730:	ldr	lr, [pc, #4]	; 1073c <strcmp@plt-0x4>
   10734:	add	lr, pc, lr
   10738:	ldr	pc, [lr, #8]!
   1073c:	andeq	r0, r1, r4, asr #17

00010740 <strcmp@plt>:
   10740:	add	ip, pc, #0, 12
   10744:	add	ip, ip, #16, 20	; 0x10000
   10748:	ldr	pc, [ip, #2244]!	; 0x8c4

0001074c <__isoc99_fscanf@plt>:
   1074c:	add	ip, pc, #0, 12
   10750:	add	ip, ip, #16, 20	; 0x10000
   10754:	ldr	pc, [ip, #2236]!	; 0x8bc

00010758 <fopen@plt>:
   10758:	add	ip, pc, #0, 12
   1075c:	add	ip, ip, #16, 20	; 0x10000
   10760:	ldr	pc, [ip, #2228]!	; 0x8b4

00010764 <free@plt>:
   10764:	add	ip, pc, #0, 12
   10768:	add	ip, ip, #16, 20	; 0x10000
   1076c:	ldr	pc, [ip, #2220]!	; 0x8ac

00010770 <realloc@plt>:
   10770:	add	ip, pc, #0, 12
   10774:	add	ip, ip, #16, 20	; 0x10000
   10778:	ldr	pc, [ip, #2212]!	; 0x8a4

0001077c <strcpy@plt>:
   1077c:	add	ip, pc, #0, 12
   10780:	add	ip, ip, #16, 20	; 0x10000
   10784:	ldr	pc, [ip, #2204]!	; 0x89c

00010788 <malloc@plt>:
   10788:	add	ip, pc, #0, 12
   1078c:	add	ip, ip, #16, 20	; 0x10000
   10790:	ldr	pc, [ip, #2196]!	; 0x894

00010794 <__libc_start_main@plt>:
   10794:	add	ip, pc, #0, 12
   10798:	add	ip, ip, #16, 20	; 0x10000
   1079c:	ldr	pc, [ip, #2188]!	; 0x88c

000107a0 <__gmon_start__@plt>:
   107a0:	add	ip, pc, #0, 12
   107a4:	add	ip, ip, #16, 20	; 0x10000
   107a8:	ldr	pc, [ip, #2180]!	; 0x884

000107ac <strlen@plt>:
   107ac:	add	ip, pc, #0, 12
   107b0:	add	ip, ip, #16, 20	; 0x10000
   107b4:	ldr	pc, [ip, #2172]!	; 0x87c

000107b8 <fprintf@plt>:
   107b8:	add	ip, pc, #0, 12
   107bc:	add	ip, ip, #16, 20	; 0x10000
   107c0:	ldr	pc, [ip, #2164]!	; 0x874

000107c4 <fclose@plt>:
   107c4:	add	ip, pc, #0, 12
   107c8:	add	ip, ip, #16, 20	; 0x10000
   107cc:	ldr	pc, [ip, #2156]!	; 0x86c

000107d0 <fputs@plt>:
   107d0:	add	ip, pc, #0, 12
   107d4:	add	ip, ip, #16, 20	; 0x10000
   107d8:	ldr	pc, [ip, #2148]!	; 0x864

000107dc <abort@plt>:
   107dc:	add	ip, pc, #0, 12
   107e0:	add	ip, ip, #16, 20	; 0x10000
   107e4:	ldr	pc, [ip, #2140]!	; 0x85c

Disassembly of section .text:

000107e8 <main@@Base>:
   107e8:	push	{r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
   107ec:	mov	r4, #0
   107f0:	ldr	r1, [pc, #128]	; 10878 <main@@Base+0x90>
   107f4:	ldr	r0, [pc, #128]	; 1087c <main@@Base+0x94>
   107f8:	bl	10758 <fopen@plt>
   107fc:	add	r1, sp, #8
   10800:	ldr	r6, [pc, #120]	; 10880 <main@@Base+0x98>
   10804:	str	r4, [r1, #-4]!
   10808:	mov	r8, r0
   1080c:	bl	109b4 <conta_vitorias@@Base>
   10810:	ldr	r1, [r6]
   10814:	mov	r7, r0
   10818:	ldr	r0, [pc, #100]	; 10884 <main@@Base+0x9c>
   1081c:	bl	107d0 <fputs@plt>
   10820:	cmp	r7, r4
   10824:	movne	r5, r7
   10828:	ldrne	r9, [pc, #88]	; 10888 <main@@Base+0xa0>
   1082c:	bne	10868 <main@@Base+0x80>
   10830:	mov	r0, r7
   10834:	bl	10764 <free@plt>
   10838:	mov	r0, r8
   1083c:	bl	107c4 <fclose@plt>
   10840:	mov	r0, #0
   10844:	add	sp, sp, #12
   10848:	pop	{r4, r5, r6, r7, r8, r9, pc}
   1084c:	ldr	r3, [r5, #16]
   10850:	mov	r2, r5
   10854:	mov	r1, r9
   10858:	ldr	r0, [r6]
   1085c:	bl	107b8 <fprintf@plt>
   10860:	add	r4, r4, #1
   10864:	add	r5, r5, #20
   10868:	ldr	r3, [sp, #4]
   1086c:	cmp	r4, r3
   10870:	blt	1084c <main@@Base+0x64>
   10874:	b	10830 <main@@Base+0x48>
   10878:	andeq	r0, r1, fp, lsr #23
   1087c:	andeq	r0, r1, sp, lsr #23
   10880:	andeq	r1, r2, r0, asr r0
   10884:			; <UNDEFINED> instruction: 0x00010bb5
   10888:	andeq	r0, r1, r2, asr #23

0001088c <_start@@Base>:
   1088c:	mov	fp, #0
   10890:	mov	lr, #0
   10894:	pop	{r1}		; (ldr r1, [sp], #4)
   10898:	mov	r2, sp
   1089c:	push	{r2}		; (str r2, [sp, #-4]!)
   108a0:	push	{r0}		; (str r0, [sp, #-4]!)
   108a4:	ldr	ip, [pc, #16]	; 108bc <_start@@Base+0x30>
   108a8:	push	{ip}		; (str ip, [sp, #-4]!)
   108ac:	ldr	r0, [pc, #12]	; 108c0 <_start@@Base+0x34>
   108b0:	ldr	r3, [pc, #12]	; 108c4 <_start@@Base+0x38>
   108b4:	bl	10794 <__libc_start_main@plt>
   108b8:	bl	107dc <abort@plt>
   108bc:	muleq	r1, r8, fp
   108c0:	andeq	r0, r1, r8, ror #15
   108c4:	andeq	r0, r1, r8, lsr fp
   108c8:	ldr	r3, [pc, #20]	; 108e4 <_start@@Base+0x58>
   108cc:	ldr	r2, [pc, #20]	; 108e8 <_start@@Base+0x5c>
   108d0:	add	r3, pc, r3
   108d4:	ldr	r2, [r3, r2]
   108d8:	cmp	r2, #0
   108dc:	bxeq	lr
   108e0:	b	107a0 <__gmon_start__@plt>
   108e4:	andeq	r0, r1, r8, lsr #14
   108e8:	andeq	r0, r0, r4, asr #32
   108ec:	ldr	r3, [pc, #28]	; 10910 <_start@@Base+0x84>
   108f0:	ldr	r0, [pc, #28]	; 10914 <_start@@Base+0x88>
   108f4:	sub	r3, r3, r0
   108f8:	cmp	r3, #6
   108fc:	bxls	lr
   10900:	ldr	r3, [pc, #16]	; 10918 <_start@@Base+0x8c>
   10904:	cmp	r3, #0
   10908:	bxeq	lr
   1090c:	bx	r3
   10910:	andeq	r1, r2, r3, asr r0
   10914:	andeq	r1, r2, r0, asr r0
   10918:	andeq	r0, r0, r0
   1091c:	ldr	r1, [pc, #36]	; 10948 <_start@@Base+0xbc>
   10920:	ldr	r0, [pc, #36]	; 1094c <_start@@Base+0xc0>
   10924:	sub	r1, r1, r0
   10928:	asr	r1, r1, #2
   1092c:	add	r1, r1, r1, lsr #31
   10930:	asrs	r1, r1, #1
   10934:	bxeq	lr
   10938:	ldr	r3, [pc, #16]	; 10950 <_start@@Base+0xc4>
   1093c:	cmp	r3, #0
   10940:	bxeq	lr
   10944:	bx	r3
   10948:	andeq	r1, r2, r0, asr r0
   1094c:	andeq	r1, r2, r0, asr r0
   10950:	andeq	r0, r0, r0
   10954:	push	{r4, lr}
   10958:	ldr	r4, [pc, #24]	; 10978 <_start@@Base+0xec>
   1095c:	ldrb	r3, [r4]
   10960:	cmp	r3, #0
   10964:	popne	{r4, pc}
   10968:	bl	108ec <_start@@Base+0x60>
   1096c:	mov	r3, #1
   10970:	strb	r3, [r4]
   10974:	pop	{r4, pc}
   10978:	andeq	r1, r2, r4, asr r0
   1097c:	ldr	r0, [pc, #40]	; 109ac <_start@@Base+0x120>
   10980:	ldr	r3, [r0]
   10984:	cmp	r3, #0
   10988:	bne	10990 <_start@@Base+0x104>
   1098c:	b	1091c <_start@@Base+0x90>
   10990:	ldr	r3, [pc, #24]	; 109b0 <_start@@Base+0x124>
   10994:	cmp	r3, #0
   10998:	beq	1098c <_start@@Base+0x100>
   1099c:	push	{r4, lr}
   109a0:	blx	r3
   109a4:	pop	{r4, lr}
   109a8:	b	1091c <_start@@Base+0x90>
   109ac:	andeq	r0, r2, r4, lsl pc
   109b0:	andeq	r0, r0, r0

000109b4 <conta_vitorias@@Base>:
   109b4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   109b8:	mov	r9, r0
   109bc:	sub	sp, sp, #52	; 0x34
   109c0:	mov	r0, #20
   109c4:	mov	r7, r1
   109c8:	bl	10788 <malloc@plt>
   109cc:	subs	r4, r0, #0
   109d0:	bne	109e4 <conta_vitorias@@Base+0x30>
   109d4:	mov	r4, #0
   109d8:	mov	r0, r4
   109dc:	add	sp, sp, #52	; 0x34
   109e0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   109e4:	ldr	sl, [pc, #328]	; 10b34 <conta_vitorias@@Base+0x180>
   109e8:	mov	r8, #0
   109ec:	str	r8, [r7]
   109f0:	add	r2, sp, #12
   109f4:	mov	r1, sl
   109f8:	mov	r0, r9
   109fc:	bl	1074c <__isoc99_fscanf@plt>
   10a00:	ldr	r6, [r7]
   10a04:	cmp	r0, #1
   10a08:	beq	10a98 <conta_vitorias@@Base+0xe4>
   10a0c:	add	r7, r4, #20
   10a10:	mov	r8, #1
   10a14:	mov	r9, #20
   10a18:	cmp	r8, r6
   10a1c:	bge	109d8 <conta_vitorias@@Base+0x24>
   10a20:	mov	lr, r7
   10a24:	add	ip, sp, #28
   10a28:	ldm	lr!, {r0, r1, r2, r3}
   10a2c:	mov	sl, r7
   10a30:	stmia	ip!, {r0, r1, r2, r3}
   10a34:	ldr	r3, [lr]
   10a38:	str	r3, [ip]
   10a3c:	mov	fp, r3
   10a40:	mov	ip, r8
   10a44:	ldr	r3, [sl, #-4]
   10a48:	cmp	fp, r3
   10a4c:	ble	10a74 <conta_vitorias@@Base+0xc0>
   10a50:	sub	r5, sl, #20
   10a54:	mov	lr, sl
   10a58:	ldm	r5!, {r0, r1, r2, r3}
   10a5c:	subs	ip, ip, #1
   10a60:	sub	sl, sl, #20
   10a64:	stmia	lr!, {r0, r1, r2, r3}
   10a68:	ldr	r3, [r5]
   10a6c:	str	r3, [lr]
   10a70:	bne	10a44 <conta_vitorias@@Base+0x90>
   10a74:	add	lr, sp, #28
   10a78:	mla	ip, r9, ip, r4
   10a7c:	ldm	lr!, {r0, r1, r2, r3}
   10a80:	add	r8, r8, #1
   10a84:	add	r7, r7, #20
   10a88:	stmia	ip!, {r0, r1, r2, r3}
   10a8c:	ldr	r3, [lr]
   10a90:	str	r3, [ip]
   10a94:	b	10a18 <conta_vitorias@@Base+0x64>
   10a98:	add	r0, sp, #12
   10a9c:	bl	107ac <strlen@plt>
   10aa0:	add	r3, sp, #48	; 0x30
   10aa4:	mov	r5, r4
   10aa8:	mov	fp, #0
   10aac:	add	r0, r3, r0
   10ab0:	strb	r8, [r0, #-36]	; 0xffffffdc
   10ab4:	cmp	fp, r6
   10ab8:	blt	10b00 <conta_vitorias@@Base+0x14c>
   10abc:	add	r1, r6, #1
   10ac0:	mov	r5, #20
   10ac4:	mov	r0, r4
   10ac8:	mul	r1, r5, r1
   10acc:	bl	10770 <realloc@plt>
   10ad0:	subs	r4, r0, #0
   10ad4:	beq	109d4 <conta_vitorias@@Base+0x20>
   10ad8:	mla	r5, r5, fp, r4
   10adc:	add	r1, sp, #12
   10ae0:	mov	r0, r5
   10ae4:	bl	1077c <strcpy@plt>
   10ae8:	mov	r3, #1
   10aec:	str	r3, [r5, #16]
   10af0:	ldr	r3, [r7]
   10af4:	add	r3, r3, #1
   10af8:	str	r3, [r7]
   10afc:	b	109f0 <conta_vitorias@@Base+0x3c>
   10b00:	mov	r1, r5
   10b04:	add	r0, sp, #12
   10b08:	str	r5, [sp, #4]
   10b0c:	bl	10740 <strcmp@plt>
   10b10:	add	r5, r5, #20
   10b14:	ldr	r2, [sp, #4]
   10b18:	cmp	r0, #0
   10b1c:	ldreq	r3, [r2, #16]
   10b20:	addeq	r3, r3, #1
   10b24:	streq	r3, [r2, #16]
   10b28:	beq	109f0 <conta_vitorias@@Base+0x3c>
   10b2c:	add	fp, fp, #1
   10b30:	b	10ab4 <conta_vitorias@@Base+0x100>
   10b34:	andeq	r0, r1, r8, lsr #23

00010b38 <__libc_csu_init@@Base>:
   10b38:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   10b3c:	mov	r7, r0
   10b40:	ldr	r6, [pc, #72]	; 10b90 <__libc_csu_init@@Base+0x58>
   10b44:	ldr	r5, [pc, #72]	; 10b94 <__libc_csu_init@@Base+0x5c>
   10b48:	add	r6, pc, r6
   10b4c:	add	r5, pc, r5
   10b50:	sub	r6, r6, r5
   10b54:	mov	r8, r1
   10b58:	mov	r9, r2
   10b5c:	bl	10720 <strcmp@plt-0x20>
   10b60:	asrs	r6, r6, #2
   10b64:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   10b68:	mov	r4, #0
   10b6c:	add	r4, r4, #1
   10b70:	ldr	r3, [r5], #4
   10b74:	mov	r2, r9
   10b78:	mov	r1, r8
   10b7c:	mov	r0, r7
   10b80:	blx	r3
   10b84:	cmp	r6, r4
   10b88:	bne	10b6c <__libc_csu_init@@Base+0x34>
   10b8c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   10b90:	andeq	r0, r1, r0, asr #7
   10b94:			; <UNDEFINED> instruction: 0x000103b8

00010b98 <__libc_csu_fini@@Base>:
   10b98:	bx	lr

Disassembly of section .fini:

00010b9c <.fini>:
   10b9c:	push	{r3, lr}
   10ba0:	pop	{r3, pc}
