# 100daysof_RTL_Coding_By_Tejas
HiğŸ‘‹, I'm Tejas, and I'm currently immersing myself in the world of VLSIğŸ¯, focusing on RTL design using Verilog. My goal is to learn RTL within 1ï¸âƒ£0ï¸âƒ£0ï¸âƒ£ days, and I rely on Intel Quartus primeğŸš€ for synthesizing and simulating RTL codesğŸ‘¨ğŸ¼â€ğŸ’». This powerful toolğŸ’ªğŸ¼ allows me to efficiently develop complex digital circuits, including FPGAs and ASICs. I'm excited about my journey and the potential it holds for equipping me with valuable skills that I can apply to real-world problems in the future.
