Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2024.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tinyriscv_soc_tb_behav xil_defaultlib.tinyriscv_soc_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'reg3_raddr_o' on this module [/home/sidharth/Vivado_Projects/tinyriscv/tinyriscv.srcs/sources_1/imports/rtl/core/tinyriscv.v:256]
ERROR: [VRFC 10-3180] cannot find port 'op3_i' on this module [/home/sidharth/Vivado_Projects/tinyriscv/tinyriscv.srcs/sources_1/imports/rtl/core/tinyriscv.v:297]
ERROR: [VRFC 10-3180] cannot find port 'reg3_rdata_o' on this module [/home/sidharth/Vivado_Projects/tinyriscv/tinyriscv.srcs/sources_1/imports/rtl/core/tinyriscv.v:322]
ERROR: [VRFC 10-8530] module 'jtag_top_default' is ignored due to previous errors [/home/sidharth/Vivado_Projects/tinyriscv/tinyriscv.srcs/sources_1/imports/rtl/debug/jtag_top.v:20]
ERROR: [VRFC 10-8530] module 'jtag_driver_default' is ignored due to previous errors [/home/sidharth/Vivado_Projects/tinyriscv/tinyriscv.srcs/sources_1/imports/rtl/debug/jtag_driver.v:23]
ERROR: [VRFC 10-8530] module 'jtag_dm_default' is ignored due to previous errors [/home/sidharth/Vivado_Projects/tinyriscv/tinyriscv.srcs/sources_1/imports/rtl/debug/jtag_dm.v:27]
ERROR: [VRFC 10-8530] module 'gen_pipe_dff(DW=8)' is ignored due to previous errors [/home/sidharth/Vivado_Projects/tinyriscv/tinyriscv.srcs/sources_1/imports/rtl/utils/gen_dff.v:18]
ERROR: [VRFC 10-8530] module 'full_handshake_tx(DW=40)' is ignored due to previous errors [/home/sidharth/Vivado_Projects/tinyriscv/tinyriscv.srcs/sources_1/imports/rtl/utils/full_handshake_tx.v:23]
ERROR: [VRFC 10-8530] module 'full_handshake_rx(DW=40)' is ignored due to previous errors [/home/sidharth/Vivado_Projects/tinyriscv/tinyriscv.srcs/sources_1/imports/rtl/utils/full_handshake_rx.v:23]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
