Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date             : Thu Nov 23 23:24:47 2023
| Host             : LAPTOP-UGQ0I2VJ running 64-bit major release  (build 9200)
| Command          : report_power -file Dual_core_mcu_power_routed.rpt -pb Dual_core_mcu_power_summary_routed.pb -rpx Dual_core_mcu_power_routed.rpx
| Design           : Dual_core_mcu
| Device           : xc7z020clg400-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+----------------------------------+
| Total On-Chip Power (W)  | 76.364 (Junction temp exceeded!) |
| Design Power Budget (W)  | Unspecified*                     |
| Power Budget Margin (W)  | NA                               |
| Dynamic (W)              | 75.324                           |
| Device Static (W)        | 1.041                            |
| Effective TJA (C/W)      | 11.5                             |
| Max Ambient (C)          | 0.0                              |
| Junction Temperature (C) | 125.0                            |
| Confidence Level         | Low                              |
| Setting File             | ---                              |
| Simulation Activity File | ---                              |
| Design Nets Matched      | NA                               |
+--------------------------+----------------------------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Slice Logic              |    25.873 |    50979 |       --- |             --- |
|   LUT as Logic           |    25.029 |    24452 |     53200 |           45.96 |
|   CARRY4                 |     0.317 |      225 |     13300 |            1.69 |
|   F7/F8 Muxes            |     0.293 |     6739 |     53200 |           12.67 |
|   Register               |     0.215 |    17052 |    106400 |           16.03 |
|   LUT as Distributed RAM |     0.013 |      132 |     17400 |            0.76 |
|   BUFG                   |     0.006 |        2 |        32 |            6.25 |
|   Others                 |     0.000 |       76 |       --- |             --- |
| Signals                  |    37.481 |    31510 |       --- |             --- |
| I/O                      |    11.970 |       22 |       125 |           17.60 |
| Static Power             |     1.041 |          |           |                 |
| Total                    |    76.364 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |    63.730 |      63.431 |      0.299 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.536 |       0.436 |      0.100 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     3.367 |       3.366 |      0.001 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.026 |       0.000 |      0.026 |       NA    | Unspecified | NA         |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccpint   |       1.000 |     0.473 |       0.000 |      0.473 |       NA    | Unspecified | NA         |
| Vccpaux   |       1.800 |     0.010 |       0.000 |      0.010 |       NA    | Unspecified | NA         |
| Vccpll    |       1.800 |     0.003 |       0.000 |      0.003 |       NA    | Unspecified | NA         |
| Vcco_ddr  |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco_mio0 |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco_mio1 |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+---------------------------------------------+-----------+
| Name                                        | Power (W) |
+---------------------------------------------+-----------+
| Dual_core_mcu                               |    75.324 |
|   ATI_DMEM_BUS1                             |     0.588 |
|   ATI_DMEM_BUS2                             |     0.552 |
|   ATI_GPIO_BUS1                             |     0.238 |
|   ATI_UART1_BUS1                            |     1.143 |
|     INTERFACE_PERP_BLOCK.timeout_packet     |     0.118 |
|   ATI_UART2_BUS2                            |     1.322 |
|     INTERFACE_PERP_BLOCK.timeout_packet     |     0.107 |
|   DMEM                                      |    11.330 |
|   EXT_INT                                   |     0.032 |
|     timout_debounce                         |     0.018 |
|   GPIO                                      |     0.024 |
|   IMEM                                      |     7.761 |
|   INT_CONTROLLER                            |     0.181 |
|     interrupt_request_buffer_1              |     0.038 |
|       edgedet_rd_req                        |     0.002 |
|     interrupt_request_buffer_2              |     0.074 |
|       edgedet_rd_req                        |     0.002 |
|       edgedet_wr_req                        |     0.002 |
|     interrupt_request_buffer_3              |     0.069 |
|       edgedet_rd_req                        |     0.001 |
|       edgedet_wr_req                        |     0.002 |
|   PRAM_CONSISTENCY                          |     0.155 |
|   PROCESSOR_1                               |     9.999 |
|     MAIN_RPOCESSOR_BLOCK.alu                |     4.949 |
|     MAIN_RPOCESSOR_BLOCK.timout_programming |     0.032 |
|   PROCESSOR_2                               |     7.707 |
|     SUB_PROCESSOR_BLOCK.alu                 |     3.800 |
|   PROGRAM_PROCESSOR                         |     6.437 |
|     program_buffer                          |     0.350 |
|   TIM_INT                                   |     0.057 |
|   UART_PERIPHERAL_1                         |     1.427 |
|     FIFO_RX_BLOCK.fifo_rx                   |     0.136 |
|       buffer_reg_0_63_0_2                   |     0.010 |
|       buffer_reg_0_63_3_5                   |     0.011 |
|       buffer_reg_0_63_6_6                   |     0.004 |
|       buffer_reg_0_63_7_7                   |     0.004 |
|       edgedet_rd_req                        |     0.008 |
|       edgedet_wr_req                        |     0.016 |
|     fifo_tx                                 |     0.230 |
|       buffer_reg_0_63_0_2                   |     0.002 |
|       buffer_reg_0_63_3_5                   |     0.002 |
|       buffer_reg_0_63_6_6                   |     0.001 |
|       buffer_reg_0_63_7_7                   |     0.001 |
|       edgedet_rd_req                        |     0.033 |
|       edgedet_wr_req                        |     0.072 |
|     rx_baudrate_generator                   |     0.326 |
|     rx_controller                           |     0.224 |
|     tx_baudrate_generator                   |     0.312 |
|     tx_controller                           |     0.199 |
|   UART_PERIPHERAL_2                         |     1.281 |
|     FIFO_RX_BLOCK.fifo_rx                   |     0.125 |
|       edgedet_rd_req                        |     0.039 |
|       edgedet_wr_req                        |     0.012 |
|     fifo_tx                                 |     0.177 |
|       buffer_reg_0_31_0_5                   |     0.003 |
|       buffer_reg_0_31_6_7                   |     0.001 |
|       edgedet_rd_req                        |     0.019 |
|       edgedet_wr_req                        |     0.057 |
|     rx_baudrate_generator                   |     0.291 |
|     rx_controller                           |     0.179 |
|     tx_baudrate_generator                   |     0.307 |
|     tx_controller                           |     0.202 |
|   genblk1[0].genblk1[0].IOBUF_inst          |     0.649 |
|   genblk1[0].genblk1[1].IOBUF_inst          |     0.649 |
|   genblk1[0].genblk1[2].IOBUF_inst          |     0.684 |
|   genblk1[0].genblk1[3].IOBUF_inst          |     0.683 |
|   genblk1[0].genblk1[4].IOBUF_inst          |     0.648 |
|   genblk1[0].genblk1[5].IOBUF_inst          |     0.646 |
|   genblk1[0].genblk1[6].IOBUF_inst          |     0.685 |
|   genblk1[0].genblk1[7].IOBUF_inst          |     0.682 |
|   genblk1[1].genblk1[0].IOBUF_inst          |     0.808 |
|   genblk1[1].genblk1[1].IOBUF_inst          |     0.807 |
|   genblk1[1].genblk1[2].IOBUF_inst          |     0.870 |
|   genblk1[1].genblk1[3].IOBUF_inst          |     0.868 |
|   genblk1[1].genblk1[4].IOBUF_inst          |     0.827 |
|   genblk1[1].genblk1[5].IOBUF_inst          |     0.826 |
|   genblk1[1].genblk1[6].IOBUF_inst          |     0.869 |
|   genblk1[1].genblk1[7].IOBUF_inst          |     0.871 |
|   registers_management                      |    10.120 |
+---------------------------------------------+-----------+


