VHDL CODE:
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
entity D_FF is
 Port ( d : in STD_LOGIC;
 clk : in STD_LOGIC;
 q : out STD_LOGIC);
end D_FF;
architecture Behavioral of D_FF is
begin
process(d,clk)
begin
if(clk'event and clk='1')then
 q<=d;
end if;
end process;
end Behavioral;

TBW Code:
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
entity D_FF_TB is
-- Port ( );
end D_FF_TB;
architecture Behavioral of D_FF_TB is
component D_FF is
 Port ( d : in STD_LOGIC;
 clk : in STD_LOGIC;
 q : out STD_LOGIC);
end component;
signal d1:STD_LOGIC:='0';
constant clock_period:time:=50 ns;
signal clk1:STD_LOGIC:='0';
signal q1:STD_LOGIC;
begin
uut:D_FF port map(d=>d1,clk=>clk1,q=>q1);
clk1<=not clk1 after clock_period/2;
stim_proc: process
begin
wait for 50 ns;
d1<='1';
wait for 50 ns;
d1<='0';
wait for 50 ns;
end process;
end Behavioral;