// Generated by CIRCT firtool-1.114.1
module p_Convert(
  input  [3:0]  io_depth,
  input  [9:0]  io_in_0,
                io_in_1,
                io_in_2,
                io_in_3,
                io_in_4,
                io_in_5,
                io_in_6,
                io_in_7,
                io_in_8,
                io_in_9,
                io_in_10,
                io_in_11,
                io_in_12,
                io_in_13,
                io_in_14,
                io_in_15,
  input         io_nan_0,
  input  [9:0]  io_exponent_0,
  output        io_out_0_sign,
  output [7:0]  io_out_0_exponent,
  output [22:0] io_out_0_mantissa,
  output        io_out_1_sign,
  output [7:0]  io_out_1_exponent,
  output [22:0] io_out_1_mantissa,
  output        io_out_2_sign,
  output [7:0]  io_out_2_exponent,
  output [22:0] io_out_2_mantissa,
  output        io_out_3_sign,
  output [7:0]  io_out_3_exponent,
  output [22:0] io_out_3_mantissa,
  output        io_out_4_sign,
  output [7:0]  io_out_4_exponent,
  output [22:0] io_out_4_mantissa,
  output        io_out_5_sign,
  output [7:0]  io_out_5_exponent,
  output [22:0] io_out_5_mantissa,
  output        io_out_6_sign,
  output [7:0]  io_out_6_exponent,
  output [22:0] io_out_6_mantissa,
  output        io_out_7_sign,
  output [7:0]  io_out_7_exponent,
  output [22:0] io_out_7_mantissa,
  output        io_out_8_sign,
  output [7:0]  io_out_8_exponent,
  output [22:0] io_out_8_mantissa,
  output        io_out_9_sign,
  output [7:0]  io_out_9_exponent,
  output [22:0] io_out_9_mantissa,
  output        io_out_10_sign,
  output [7:0]  io_out_10_exponent,
  output [22:0] io_out_10_mantissa,
  output        io_out_11_sign,
  output [7:0]  io_out_11_exponent,
  output [22:0] io_out_11_mantissa,
  output        io_out_12_sign,
  output [7:0]  io_out_12_exponent,
  output [22:0] io_out_12_mantissa,
  output        io_out_13_sign,
  output [7:0]  io_out_13_exponent,
  output [22:0] io_out_13_mantissa,
  output        io_out_14_sign,
  output [7:0]  io_out_14_exponent,
  output [22:0] io_out_14_mantissa,
  output        io_out_15_sign,
  output [7:0]  io_out_15_exponent,
  output [22:0] io_out_15_mantissa
);

  wire          enable_depth = io_depth == 4'h1;
  wire          sign_bit = $signed(io_in_0) < 10'sh0;
  wire [8:0]    abs_val_eff =
    enable_depth & ~io_nan_0 & (|io_in_0)
      ? (sign_bit ? 9'h0 - io_in_0[8:0] : io_in_0[8:0])
      : 9'h0;
  wire [6:0]    _PE_T = (|(abs_val_eff[8:1])) ? abs_val_eff[8:2] : {abs_val_eff[0], 6'h0};
  wire [2:0]    _PE_T_4 = (|(_PE_T[6:3])) ? _PE_T[6:4] : _PE_T[2:0];
  wire [3:0]    _PE_T_7 =
    (|(_PE_T[6:3]))
      ? {~(|(abs_val_eff[8:1])), 3'h0}
      : {~(|(abs_val_eff[8:1])), 3'h0} + 4'h4;
  wire [3:0]    _PE_T_11 = (|(_PE_T_4[2:1])) ? _PE_T_7 : _PE_T_7 + 4'h2;
  wire [3:0]    _PE_T_15 =
    ((|(_PE_T_4[2:1])) ? _PE_T_4[2] : _PE_T_4[0]) ? _PE_T_11 : _PE_T_11 + 4'h1;
  wire [3:0]    _shift_amt_T_1 = 4'h2 - (_PE_T_15 > 4'h9 ? 4'h9 : _PE_T_15);
  wire [25:0]   extended_mantissa = {abs_val_eff, 17'h0};
  wire [9:0]    _real_exp_T = io_exponent_0 + {{6{_shift_amt_T_1[3]}}, _shift_amt_T_1};
  wire [9:0]    _biased_exp_T = _real_exp_T + 10'h7F;
  wire          _GEN = $signed(_real_exp_T) > 10'sh7F;
  wire          _GEN_0 = $signed(_biased_exp_T) < 10'sh1;
  wire [9:0]    _sub_shift_T_10 =
    {6'h0, $signed(_shift_amt_T_1) < 4'sh0 ? 4'h0 - _shift_amt_T_1 : _shift_amt_T_1}
    - (10'h1 - _biased_exp_T);
  wire [1048:0] _mant_sub_T =
    {1023'h0, abs_val_eff, 17'h0}
    << (_sub_shift_T_10 > 10'h19 ? 10'h19 : _sub_shift_T_10);
  wire [9:0]    _sub_shift_r_cap_T = 10'h0 - _sub_shift_T_10;
  wire [25:0]   _mant_sub_T_2 =
    extended_mantissa >> (_sub_shift_r_cap_T > 10'h19 ? 10'h19 : _sub_shift_r_cap_T);
  wire [25:0]   _mant_norm_T = extended_mantissa >> _shift_amt_T_1;
  wire [56:0]   _mant_norm_T_2 = {31'h0, abs_val_eff, 17'h0} << 4'h0 - _shift_amt_T_1;
  wire          sign_bit_1 = $signed(io_in_1) < 10'sh0;
  wire [8:0]    abs_val_eff_1 =
    enable_depth & ~io_nan_0 & (|io_in_1)
      ? (sign_bit_1 ? 9'h0 - io_in_1[8:0] : io_in_1[8:0])
      : 9'h0;
  wire [6:0]    _PE_T_17 =
    (|(abs_val_eff_1[8:1])) ? abs_val_eff_1[8:2] : {abs_val_eff_1[0], 6'h0};
  wire [2:0]    _PE_T_21 = (|(_PE_T_17[6:3])) ? _PE_T_17[6:4] : _PE_T_17[2:0];
  wire [3:0]    _PE_T_24 =
    (|(_PE_T_17[6:3]))
      ? {~(|(abs_val_eff_1[8:1])), 3'h0}
      : {~(|(abs_val_eff_1[8:1])), 3'h0} + 4'h4;
  wire [3:0]    _PE_T_28 = (|(_PE_T_21[2:1])) ? _PE_T_24 : _PE_T_24 + 4'h2;
  wire [3:0]    _PE_T_32 =
    ((|(_PE_T_21[2:1])) ? _PE_T_21[2] : _PE_T_21[0]) ? _PE_T_28 : _PE_T_28 + 4'h1;
  wire [3:0]    _shift_amt_T_4 = 4'h2 - (_PE_T_32 > 4'h9 ? 4'h9 : _PE_T_32);
  wire [25:0]   extended_mantissa_1 = {abs_val_eff_1, 17'h0};
  wire [9:0]    _real_exp_T_2 = io_exponent_0 + {{6{_shift_amt_T_4[3]}}, _shift_amt_T_4};
  wire [9:0]    _biased_exp_T_2 = _real_exp_T_2 + 10'h7F;
  wire          _GEN_1 = $signed(_real_exp_T_2) > 10'sh7F;
  wire          _GEN_2 = $signed(_biased_exp_T_2) < 10'sh1;
  wire [9:0]    _sub_shift_T_22 =
    {6'h0, $signed(_shift_amt_T_4) < 4'sh0 ? 4'h0 - _shift_amt_T_4 : _shift_amt_T_4}
    - (10'h1 - _biased_exp_T_2);
  wire [1048:0] _mant_sub_T_4 =
    {1023'h0, abs_val_eff_1, 17'h0}
    << (_sub_shift_T_22 > 10'h19 ? 10'h19 : _sub_shift_T_22);
  wire [9:0]    _sub_shift_r_cap_T_4 = 10'h0 - _sub_shift_T_22;
  wire [25:0]   _mant_sub_T_6 =
    extended_mantissa_1
    >> (_sub_shift_r_cap_T_4 > 10'h19 ? 10'h19 : _sub_shift_r_cap_T_4);
  wire [25:0]   _mant_norm_T_4 = extended_mantissa_1 >> _shift_amt_T_4;
  wire [56:0]   _mant_norm_T_6 = {31'h0, abs_val_eff_1, 17'h0} << 4'h0 - _shift_amt_T_4;
  wire          sign_bit_2 = $signed(io_in_2) < 10'sh0;
  wire [8:0]    abs_val_eff_2 =
    enable_depth & ~io_nan_0 & (|io_in_2)
      ? (sign_bit_2 ? 9'h0 - io_in_2[8:0] : io_in_2[8:0])
      : 9'h0;
  wire [6:0]    _PE_T_34 =
    (|(abs_val_eff_2[8:1])) ? abs_val_eff_2[8:2] : {abs_val_eff_2[0], 6'h0};
  wire [2:0]    _PE_T_38 = (|(_PE_T_34[6:3])) ? _PE_T_34[6:4] : _PE_T_34[2:0];
  wire [3:0]    _PE_T_41 =
    (|(_PE_T_34[6:3]))
      ? {~(|(abs_val_eff_2[8:1])), 3'h0}
      : {~(|(abs_val_eff_2[8:1])), 3'h0} + 4'h4;
  wire [3:0]    _PE_T_45 = (|(_PE_T_38[2:1])) ? _PE_T_41 : _PE_T_41 + 4'h2;
  wire [3:0]    _PE_T_49 =
    ((|(_PE_T_38[2:1])) ? _PE_T_38[2] : _PE_T_38[0]) ? _PE_T_45 : _PE_T_45 + 4'h1;
  wire [3:0]    _shift_amt_T_7 = 4'h2 - (_PE_T_49 > 4'h9 ? 4'h9 : _PE_T_49);
  wire [25:0]   extended_mantissa_2 = {abs_val_eff_2, 17'h0};
  wire [9:0]    _real_exp_T_4 = io_exponent_0 + {{6{_shift_amt_T_7[3]}}, _shift_amt_T_7};
  wire [9:0]    _biased_exp_T_4 = _real_exp_T_4 + 10'h7F;
  wire          _GEN_3 = $signed(_real_exp_T_4) > 10'sh7F;
  wire          _GEN_4 = $signed(_biased_exp_T_4) < 10'sh1;
  wire [9:0]    _sub_shift_T_34 =
    {6'h0, $signed(_shift_amt_T_7) < 4'sh0 ? 4'h0 - _shift_amt_T_7 : _shift_amt_T_7}
    - (10'h1 - _biased_exp_T_4);
  wire [1048:0] _mant_sub_T_8 =
    {1023'h0, abs_val_eff_2, 17'h0}
    << (_sub_shift_T_34 > 10'h19 ? 10'h19 : _sub_shift_T_34);
  wire [9:0]    _sub_shift_r_cap_T_8 = 10'h0 - _sub_shift_T_34;
  wire [25:0]   _mant_sub_T_10 =
    extended_mantissa_2
    >> (_sub_shift_r_cap_T_8 > 10'h19 ? 10'h19 : _sub_shift_r_cap_T_8);
  wire [25:0]   _mant_norm_T_8 = extended_mantissa_2 >> _shift_amt_T_7;
  wire [56:0]   _mant_norm_T_10 = {31'h0, abs_val_eff_2, 17'h0} << 4'h0 - _shift_amt_T_7;
  wire          sign_bit_3 = $signed(io_in_3) < 10'sh0;
  wire [8:0]    abs_val_eff_3 =
    enable_depth & ~io_nan_0 & (|io_in_3)
      ? (sign_bit_3 ? 9'h0 - io_in_3[8:0] : io_in_3[8:0])
      : 9'h0;
  wire [6:0]    _PE_T_51 =
    (|(abs_val_eff_3[8:1])) ? abs_val_eff_3[8:2] : {abs_val_eff_3[0], 6'h0};
  wire [2:0]    _PE_T_55 = (|(_PE_T_51[6:3])) ? _PE_T_51[6:4] : _PE_T_51[2:0];
  wire [3:0]    _PE_T_58 =
    (|(_PE_T_51[6:3]))
      ? {~(|(abs_val_eff_3[8:1])), 3'h0}
      : {~(|(abs_val_eff_3[8:1])), 3'h0} + 4'h4;
  wire [3:0]    _PE_T_62 = (|(_PE_T_55[2:1])) ? _PE_T_58 : _PE_T_58 + 4'h2;
  wire [3:0]    _PE_T_66 =
    ((|(_PE_T_55[2:1])) ? _PE_T_55[2] : _PE_T_55[0]) ? _PE_T_62 : _PE_T_62 + 4'h1;
  wire [3:0]    _shift_amt_T_10 = 4'h2 - (_PE_T_66 > 4'h9 ? 4'h9 : _PE_T_66);
  wire [25:0]   extended_mantissa_3 = {abs_val_eff_3, 17'h0};
  wire [9:0]    _real_exp_T_6 =
    io_exponent_0 + {{6{_shift_amt_T_10[3]}}, _shift_amt_T_10};
  wire [9:0]    _biased_exp_T_6 = _real_exp_T_6 + 10'h7F;
  wire          _GEN_5 = $signed(_real_exp_T_6) > 10'sh7F;
  wire          _GEN_6 = $signed(_biased_exp_T_6) < 10'sh1;
  wire [9:0]    _sub_shift_T_46 =
    {6'h0, $signed(_shift_amt_T_10) < 4'sh0 ? 4'h0 - _shift_amt_T_10 : _shift_amt_T_10}
    - (10'h1 - _biased_exp_T_6);
  wire [1048:0] _mant_sub_T_12 =
    {1023'h0, abs_val_eff_3, 17'h0}
    << (_sub_shift_T_46 > 10'h19 ? 10'h19 : _sub_shift_T_46);
  wire [9:0]    _sub_shift_r_cap_T_12 = 10'h0 - _sub_shift_T_46;
  wire [25:0]   _mant_sub_T_14 =
    extended_mantissa_3
    >> (_sub_shift_r_cap_T_12 > 10'h19 ? 10'h19 : _sub_shift_r_cap_T_12);
  wire [25:0]   _mant_norm_T_12 = extended_mantissa_3 >> _shift_amt_T_10;
  wire [56:0]   _mant_norm_T_14 = {31'h0, abs_val_eff_3, 17'h0} << 4'h0 - _shift_amt_T_10;
  wire          sign_bit_4 = $signed(io_in_4) < 10'sh0;
  wire [8:0]    abs_val_eff_4 =
    enable_depth & ~io_nan_0 & (|io_in_4)
      ? (sign_bit_4 ? 9'h0 - io_in_4[8:0] : io_in_4[8:0])
      : 9'h0;
  wire [6:0]    _PE_T_68 =
    (|(abs_val_eff_4[8:1])) ? abs_val_eff_4[8:2] : {abs_val_eff_4[0], 6'h0};
  wire [2:0]    _PE_T_72 = (|(_PE_T_68[6:3])) ? _PE_T_68[6:4] : _PE_T_68[2:0];
  wire [3:0]    _PE_T_75 =
    (|(_PE_T_68[6:3]))
      ? {~(|(abs_val_eff_4[8:1])), 3'h0}
      : {~(|(abs_val_eff_4[8:1])), 3'h0} + 4'h4;
  wire [3:0]    _PE_T_79 = (|(_PE_T_72[2:1])) ? _PE_T_75 : _PE_T_75 + 4'h2;
  wire [3:0]    _PE_T_83 =
    ((|(_PE_T_72[2:1])) ? _PE_T_72[2] : _PE_T_72[0]) ? _PE_T_79 : _PE_T_79 + 4'h1;
  wire [3:0]    _shift_amt_T_13 = 4'h2 - (_PE_T_83 > 4'h9 ? 4'h9 : _PE_T_83);
  wire [25:0]   extended_mantissa_4 = {abs_val_eff_4, 17'h0};
  wire [9:0]    _real_exp_T_8 =
    io_exponent_0 + {{6{_shift_amt_T_13[3]}}, _shift_amt_T_13};
  wire [9:0]    _biased_exp_T_8 = _real_exp_T_8 + 10'h7F;
  wire          _GEN_7 = $signed(_real_exp_T_8) > 10'sh7F;
  wire          _GEN_8 = $signed(_biased_exp_T_8) < 10'sh1;
  wire [9:0]    _sub_shift_T_58 =
    {6'h0, $signed(_shift_amt_T_13) < 4'sh0 ? 4'h0 - _shift_amt_T_13 : _shift_amt_T_13}
    - (10'h1 - _biased_exp_T_8);
  wire [1048:0] _mant_sub_T_16 =
    {1023'h0, abs_val_eff_4, 17'h0}
    << (_sub_shift_T_58 > 10'h19 ? 10'h19 : _sub_shift_T_58);
  wire [9:0]    _sub_shift_r_cap_T_16 = 10'h0 - _sub_shift_T_58;
  wire [25:0]   _mant_sub_T_18 =
    extended_mantissa_4
    >> (_sub_shift_r_cap_T_16 > 10'h19 ? 10'h19 : _sub_shift_r_cap_T_16);
  wire [25:0]   _mant_norm_T_16 = extended_mantissa_4 >> _shift_amt_T_13;
  wire [56:0]   _mant_norm_T_18 = {31'h0, abs_val_eff_4, 17'h0} << 4'h0 - _shift_amt_T_13;
  wire          sign_bit_5 = $signed(io_in_5) < 10'sh0;
  wire [8:0]    abs_val_eff_5 =
    enable_depth & ~io_nan_0 & (|io_in_5)
      ? (sign_bit_5 ? 9'h0 - io_in_5[8:0] : io_in_5[8:0])
      : 9'h0;
  wire [6:0]    _PE_T_85 =
    (|(abs_val_eff_5[8:1])) ? abs_val_eff_5[8:2] : {abs_val_eff_5[0], 6'h0};
  wire [2:0]    _PE_T_89 = (|(_PE_T_85[6:3])) ? _PE_T_85[6:4] : _PE_T_85[2:0];
  wire [3:0]    _PE_T_92 =
    (|(_PE_T_85[6:3]))
      ? {~(|(abs_val_eff_5[8:1])), 3'h0}
      : {~(|(abs_val_eff_5[8:1])), 3'h0} + 4'h4;
  wire [3:0]    _PE_T_96 = (|(_PE_T_89[2:1])) ? _PE_T_92 : _PE_T_92 + 4'h2;
  wire [3:0]    _PE_T_100 =
    ((|(_PE_T_89[2:1])) ? _PE_T_89[2] : _PE_T_89[0]) ? _PE_T_96 : _PE_T_96 + 4'h1;
  wire [3:0]    _shift_amt_T_16 = 4'h2 - (_PE_T_100 > 4'h9 ? 4'h9 : _PE_T_100);
  wire [25:0]   extended_mantissa_5 = {abs_val_eff_5, 17'h0};
  wire [9:0]    _real_exp_T_10 =
    io_exponent_0 + {{6{_shift_amt_T_16[3]}}, _shift_amt_T_16};
  wire [9:0]    _biased_exp_T_10 = _real_exp_T_10 + 10'h7F;
  wire          _GEN_9 = $signed(_real_exp_T_10) > 10'sh7F;
  wire          _GEN_10 = $signed(_biased_exp_T_10) < 10'sh1;
  wire [9:0]    _sub_shift_T_70 =
    {6'h0, $signed(_shift_amt_T_16) < 4'sh0 ? 4'h0 - _shift_amt_T_16 : _shift_amt_T_16}
    - (10'h1 - _biased_exp_T_10);
  wire [1048:0] _mant_sub_T_20 =
    {1023'h0, abs_val_eff_5, 17'h0}
    << (_sub_shift_T_70 > 10'h19 ? 10'h19 : _sub_shift_T_70);
  wire [9:0]    _sub_shift_r_cap_T_20 = 10'h0 - _sub_shift_T_70;
  wire [25:0]   _mant_sub_T_22 =
    extended_mantissa_5
    >> (_sub_shift_r_cap_T_20 > 10'h19 ? 10'h19 : _sub_shift_r_cap_T_20);
  wire [25:0]   _mant_norm_T_20 = extended_mantissa_5 >> _shift_amt_T_16;
  wire [56:0]   _mant_norm_T_22 = {31'h0, abs_val_eff_5, 17'h0} << 4'h0 - _shift_amt_T_16;
  wire          sign_bit_6 = $signed(io_in_6) < 10'sh0;
  wire [8:0]    abs_val_eff_6 =
    enable_depth & ~io_nan_0 & (|io_in_6)
      ? (sign_bit_6 ? 9'h0 - io_in_6[8:0] : io_in_6[8:0])
      : 9'h0;
  wire [6:0]    _PE_T_102 =
    (|(abs_val_eff_6[8:1])) ? abs_val_eff_6[8:2] : {abs_val_eff_6[0], 6'h0};
  wire [2:0]    _PE_T_106 = (|(_PE_T_102[6:3])) ? _PE_T_102[6:4] : _PE_T_102[2:0];
  wire [3:0]    _PE_T_109 =
    (|(_PE_T_102[6:3]))
      ? {~(|(abs_val_eff_6[8:1])), 3'h0}
      : {~(|(abs_val_eff_6[8:1])), 3'h0} + 4'h4;
  wire [3:0]    _PE_T_113 = (|(_PE_T_106[2:1])) ? _PE_T_109 : _PE_T_109 + 4'h2;
  wire [3:0]    _PE_T_117 =
    ((|(_PE_T_106[2:1])) ? _PE_T_106[2] : _PE_T_106[0]) ? _PE_T_113 : _PE_T_113 + 4'h1;
  wire [3:0]    _shift_amt_T_19 = 4'h2 - (_PE_T_117 > 4'h9 ? 4'h9 : _PE_T_117);
  wire [25:0]   extended_mantissa_6 = {abs_val_eff_6, 17'h0};
  wire [9:0]    _real_exp_T_12 =
    io_exponent_0 + {{6{_shift_amt_T_19[3]}}, _shift_amt_T_19};
  wire [9:0]    _biased_exp_T_12 = _real_exp_T_12 + 10'h7F;
  wire          _GEN_11 = $signed(_real_exp_T_12) > 10'sh7F;
  wire          _GEN_12 = $signed(_biased_exp_T_12) < 10'sh1;
  wire [9:0]    _sub_shift_T_82 =
    {6'h0, $signed(_shift_amt_T_19) < 4'sh0 ? 4'h0 - _shift_amt_T_19 : _shift_amt_T_19}
    - (10'h1 - _biased_exp_T_12);
  wire [1048:0] _mant_sub_T_24 =
    {1023'h0, abs_val_eff_6, 17'h0}
    << (_sub_shift_T_82 > 10'h19 ? 10'h19 : _sub_shift_T_82);
  wire [9:0]    _sub_shift_r_cap_T_24 = 10'h0 - _sub_shift_T_82;
  wire [25:0]   _mant_sub_T_26 =
    extended_mantissa_6
    >> (_sub_shift_r_cap_T_24 > 10'h19 ? 10'h19 : _sub_shift_r_cap_T_24);
  wire [25:0]   _mant_norm_T_24 = extended_mantissa_6 >> _shift_amt_T_19;
  wire [56:0]   _mant_norm_T_26 = {31'h0, abs_val_eff_6, 17'h0} << 4'h0 - _shift_amt_T_19;
  wire          sign_bit_7 = $signed(io_in_7) < 10'sh0;
  wire [8:0]    abs_val_eff_7 =
    enable_depth & ~io_nan_0 & (|io_in_7)
      ? (sign_bit_7 ? 9'h0 - io_in_7[8:0] : io_in_7[8:0])
      : 9'h0;
  wire [6:0]    _PE_T_119 =
    (|(abs_val_eff_7[8:1])) ? abs_val_eff_7[8:2] : {abs_val_eff_7[0], 6'h0};
  wire [2:0]    _PE_T_123 = (|(_PE_T_119[6:3])) ? _PE_T_119[6:4] : _PE_T_119[2:0];
  wire [3:0]    _PE_T_126 =
    (|(_PE_T_119[6:3]))
      ? {~(|(abs_val_eff_7[8:1])), 3'h0}
      : {~(|(abs_val_eff_7[8:1])), 3'h0} + 4'h4;
  wire [3:0]    _PE_T_130 = (|(_PE_T_123[2:1])) ? _PE_T_126 : _PE_T_126 + 4'h2;
  wire [3:0]    _PE_T_134 =
    ((|(_PE_T_123[2:1])) ? _PE_T_123[2] : _PE_T_123[0]) ? _PE_T_130 : _PE_T_130 + 4'h1;
  wire [3:0]    _shift_amt_T_22 = 4'h2 - (_PE_T_134 > 4'h9 ? 4'h9 : _PE_T_134);
  wire [25:0]   extended_mantissa_7 = {abs_val_eff_7, 17'h0};
  wire [9:0]    _real_exp_T_14 =
    io_exponent_0 + {{6{_shift_amt_T_22[3]}}, _shift_amt_T_22};
  wire [9:0]    _biased_exp_T_14 = _real_exp_T_14 + 10'h7F;
  wire          _GEN_13 = $signed(_real_exp_T_14) > 10'sh7F;
  wire          _GEN_14 = $signed(_biased_exp_T_14) < 10'sh1;
  wire [9:0]    _sub_shift_T_94 =
    {6'h0, $signed(_shift_amt_T_22) < 4'sh0 ? 4'h0 - _shift_amt_T_22 : _shift_amt_T_22}
    - (10'h1 - _biased_exp_T_14);
  wire [1048:0] _mant_sub_T_28 =
    {1023'h0, abs_val_eff_7, 17'h0}
    << (_sub_shift_T_94 > 10'h19 ? 10'h19 : _sub_shift_T_94);
  wire [9:0]    _sub_shift_r_cap_T_28 = 10'h0 - _sub_shift_T_94;
  wire [25:0]   _mant_sub_T_30 =
    extended_mantissa_7
    >> (_sub_shift_r_cap_T_28 > 10'h19 ? 10'h19 : _sub_shift_r_cap_T_28);
  wire [25:0]   _mant_norm_T_28 = extended_mantissa_7 >> _shift_amt_T_22;
  wire [56:0]   _mant_norm_T_30 = {31'h0, abs_val_eff_7, 17'h0} << 4'h0 - _shift_amt_T_22;
  wire          sign_bit_8 = $signed(io_in_8) < 10'sh0;
  wire [8:0]    abs_val_eff_8 =
    enable_depth & ~io_nan_0 & (|io_in_8)
      ? (sign_bit_8 ? 9'h0 - io_in_8[8:0] : io_in_8[8:0])
      : 9'h0;
  wire [6:0]    _PE_T_136 =
    (|(abs_val_eff_8[8:1])) ? abs_val_eff_8[8:2] : {abs_val_eff_8[0], 6'h0};
  wire [2:0]    _PE_T_140 = (|(_PE_T_136[6:3])) ? _PE_T_136[6:4] : _PE_T_136[2:0];
  wire [3:0]    _PE_T_143 =
    (|(_PE_T_136[6:3]))
      ? {~(|(abs_val_eff_8[8:1])), 3'h0}
      : {~(|(abs_val_eff_8[8:1])), 3'h0} + 4'h4;
  wire [3:0]    _PE_T_147 = (|(_PE_T_140[2:1])) ? _PE_T_143 : _PE_T_143 + 4'h2;
  wire [3:0]    _PE_T_151 =
    ((|(_PE_T_140[2:1])) ? _PE_T_140[2] : _PE_T_140[0]) ? _PE_T_147 : _PE_T_147 + 4'h1;
  wire [3:0]    _shift_amt_T_25 = 4'h2 - (_PE_T_151 > 4'h9 ? 4'h9 : _PE_T_151);
  wire [25:0]   extended_mantissa_8 = {abs_val_eff_8, 17'h0};
  wire [9:0]    _real_exp_T_16 =
    io_exponent_0 + {{6{_shift_amt_T_25[3]}}, _shift_amt_T_25};
  wire [9:0]    _biased_exp_T_16 = _real_exp_T_16 + 10'h7F;
  wire          _GEN_15 = $signed(_real_exp_T_16) > 10'sh7F;
  wire          _GEN_16 = $signed(_biased_exp_T_16) < 10'sh1;
  wire [9:0]    _sub_shift_T_106 =
    {6'h0, $signed(_shift_amt_T_25) < 4'sh0 ? 4'h0 - _shift_amt_T_25 : _shift_amt_T_25}
    - (10'h1 - _biased_exp_T_16);
  wire [1048:0] _mant_sub_T_32 =
    {1023'h0, abs_val_eff_8, 17'h0}
    << (_sub_shift_T_106 > 10'h19 ? 10'h19 : _sub_shift_T_106);
  wire [9:0]    _sub_shift_r_cap_T_32 = 10'h0 - _sub_shift_T_106;
  wire [25:0]   _mant_sub_T_34 =
    extended_mantissa_8
    >> (_sub_shift_r_cap_T_32 > 10'h19 ? 10'h19 : _sub_shift_r_cap_T_32);
  wire [25:0]   _mant_norm_T_32 = extended_mantissa_8 >> _shift_amt_T_25;
  wire [56:0]   _mant_norm_T_34 = {31'h0, abs_val_eff_8, 17'h0} << 4'h0 - _shift_amt_T_25;
  wire          sign_bit_9 = $signed(io_in_9) < 10'sh0;
  wire [8:0]    abs_val_eff_9 =
    enable_depth & ~io_nan_0 & (|io_in_9)
      ? (sign_bit_9 ? 9'h0 - io_in_9[8:0] : io_in_9[8:0])
      : 9'h0;
  wire [6:0]    _PE_T_153 =
    (|(abs_val_eff_9[8:1])) ? abs_val_eff_9[8:2] : {abs_val_eff_9[0], 6'h0};
  wire [2:0]    _PE_T_157 = (|(_PE_T_153[6:3])) ? _PE_T_153[6:4] : _PE_T_153[2:0];
  wire [3:0]    _PE_T_160 =
    (|(_PE_T_153[6:3]))
      ? {~(|(abs_val_eff_9[8:1])), 3'h0}
      : {~(|(abs_val_eff_9[8:1])), 3'h0} + 4'h4;
  wire [3:0]    _PE_T_164 = (|(_PE_T_157[2:1])) ? _PE_T_160 : _PE_T_160 + 4'h2;
  wire [3:0]    _PE_T_168 =
    ((|(_PE_T_157[2:1])) ? _PE_T_157[2] : _PE_T_157[0]) ? _PE_T_164 : _PE_T_164 + 4'h1;
  wire [3:0]    _shift_amt_T_28 = 4'h2 - (_PE_T_168 > 4'h9 ? 4'h9 : _PE_T_168);
  wire [25:0]   extended_mantissa_9 = {abs_val_eff_9, 17'h0};
  wire [9:0]    _real_exp_T_18 =
    io_exponent_0 + {{6{_shift_amt_T_28[3]}}, _shift_amt_T_28};
  wire [9:0]    _biased_exp_T_18 = _real_exp_T_18 + 10'h7F;
  wire          _GEN_17 = $signed(_real_exp_T_18) > 10'sh7F;
  wire          _GEN_18 = $signed(_biased_exp_T_18) < 10'sh1;
  wire [9:0]    _sub_shift_T_118 =
    {6'h0, $signed(_shift_amt_T_28) < 4'sh0 ? 4'h0 - _shift_amt_T_28 : _shift_amt_T_28}
    - (10'h1 - _biased_exp_T_18);
  wire [1048:0] _mant_sub_T_36 =
    {1023'h0, abs_val_eff_9, 17'h0}
    << (_sub_shift_T_118 > 10'h19 ? 10'h19 : _sub_shift_T_118);
  wire [9:0]    _sub_shift_r_cap_T_36 = 10'h0 - _sub_shift_T_118;
  wire [25:0]   _mant_sub_T_38 =
    extended_mantissa_9
    >> (_sub_shift_r_cap_T_36 > 10'h19 ? 10'h19 : _sub_shift_r_cap_T_36);
  wire [25:0]   _mant_norm_T_36 = extended_mantissa_9 >> _shift_amt_T_28;
  wire [56:0]   _mant_norm_T_38 = {31'h0, abs_val_eff_9, 17'h0} << 4'h0 - _shift_amt_T_28;
  wire          sign_bit_10 = $signed(io_in_10) < 10'sh0;
  wire [8:0]    abs_val_eff_10 =
    enable_depth & ~io_nan_0 & (|io_in_10)
      ? (sign_bit_10 ? 9'h0 - io_in_10[8:0] : io_in_10[8:0])
      : 9'h0;
  wire [6:0]    _PE_T_170 =
    (|(abs_val_eff_10[8:1])) ? abs_val_eff_10[8:2] : {abs_val_eff_10[0], 6'h0};
  wire [2:0]    _PE_T_174 = (|(_PE_T_170[6:3])) ? _PE_T_170[6:4] : _PE_T_170[2:0];
  wire [3:0]    _PE_T_177 =
    (|(_PE_T_170[6:3]))
      ? {~(|(abs_val_eff_10[8:1])), 3'h0}
      : {~(|(abs_val_eff_10[8:1])), 3'h0} + 4'h4;
  wire [3:0]    _PE_T_181 = (|(_PE_T_174[2:1])) ? _PE_T_177 : _PE_T_177 + 4'h2;
  wire [3:0]    _PE_T_185 =
    ((|(_PE_T_174[2:1])) ? _PE_T_174[2] : _PE_T_174[0]) ? _PE_T_181 : _PE_T_181 + 4'h1;
  wire [3:0]    _shift_amt_T_31 = 4'h2 - (_PE_T_185 > 4'h9 ? 4'h9 : _PE_T_185);
  wire [25:0]   extended_mantissa_10 = {abs_val_eff_10, 17'h0};
  wire [9:0]    _real_exp_T_20 =
    io_exponent_0 + {{6{_shift_amt_T_31[3]}}, _shift_amt_T_31};
  wire [9:0]    _biased_exp_T_20 = _real_exp_T_20 + 10'h7F;
  wire          _GEN_19 = $signed(_real_exp_T_20) > 10'sh7F;
  wire          _GEN_20 = $signed(_biased_exp_T_20) < 10'sh1;
  wire [9:0]    _sub_shift_T_130 =
    {6'h0, $signed(_shift_amt_T_31) < 4'sh0 ? 4'h0 - _shift_amt_T_31 : _shift_amt_T_31}
    - (10'h1 - _biased_exp_T_20);
  wire [1048:0] _mant_sub_T_40 =
    {1023'h0, abs_val_eff_10, 17'h0}
    << (_sub_shift_T_130 > 10'h19 ? 10'h19 : _sub_shift_T_130);
  wire [9:0]    _sub_shift_r_cap_T_40 = 10'h0 - _sub_shift_T_130;
  wire [25:0]   _mant_sub_T_42 =
    extended_mantissa_10
    >> (_sub_shift_r_cap_T_40 > 10'h19 ? 10'h19 : _sub_shift_r_cap_T_40);
  wire [25:0]   _mant_norm_T_40 = extended_mantissa_10 >> _shift_amt_T_31;
  wire [56:0]   _mant_norm_T_42 =
    {31'h0, abs_val_eff_10, 17'h0} << 4'h0 - _shift_amt_T_31;
  wire          sign_bit_11 = $signed(io_in_11) < 10'sh0;
  wire [8:0]    abs_val_eff_11 =
    enable_depth & ~io_nan_0 & (|io_in_11)
      ? (sign_bit_11 ? 9'h0 - io_in_11[8:0] : io_in_11[8:0])
      : 9'h0;
  wire [6:0]    _PE_T_187 =
    (|(abs_val_eff_11[8:1])) ? abs_val_eff_11[8:2] : {abs_val_eff_11[0], 6'h0};
  wire [2:0]    _PE_T_191 = (|(_PE_T_187[6:3])) ? _PE_T_187[6:4] : _PE_T_187[2:0];
  wire [3:0]    _PE_T_194 =
    (|(_PE_T_187[6:3]))
      ? {~(|(abs_val_eff_11[8:1])), 3'h0}
      : {~(|(abs_val_eff_11[8:1])), 3'h0} + 4'h4;
  wire [3:0]    _PE_T_198 = (|(_PE_T_191[2:1])) ? _PE_T_194 : _PE_T_194 + 4'h2;
  wire [3:0]    _PE_T_202 =
    ((|(_PE_T_191[2:1])) ? _PE_T_191[2] : _PE_T_191[0]) ? _PE_T_198 : _PE_T_198 + 4'h1;
  wire [3:0]    _shift_amt_T_34 = 4'h2 - (_PE_T_202 > 4'h9 ? 4'h9 : _PE_T_202);
  wire [25:0]   extended_mantissa_11 = {abs_val_eff_11, 17'h0};
  wire [9:0]    _real_exp_T_22 =
    io_exponent_0 + {{6{_shift_amt_T_34[3]}}, _shift_amt_T_34};
  wire [9:0]    _biased_exp_T_22 = _real_exp_T_22 + 10'h7F;
  wire          _GEN_21 = $signed(_real_exp_T_22) > 10'sh7F;
  wire          _GEN_22 = $signed(_biased_exp_T_22) < 10'sh1;
  wire [9:0]    _sub_shift_T_142 =
    {6'h0, $signed(_shift_amt_T_34) < 4'sh0 ? 4'h0 - _shift_amt_T_34 : _shift_amt_T_34}
    - (10'h1 - _biased_exp_T_22);
  wire [1048:0] _mant_sub_T_44 =
    {1023'h0, abs_val_eff_11, 17'h0}
    << (_sub_shift_T_142 > 10'h19 ? 10'h19 : _sub_shift_T_142);
  wire [9:0]    _sub_shift_r_cap_T_44 = 10'h0 - _sub_shift_T_142;
  wire [25:0]   _mant_sub_T_46 =
    extended_mantissa_11
    >> (_sub_shift_r_cap_T_44 > 10'h19 ? 10'h19 : _sub_shift_r_cap_T_44);
  wire [25:0]   _mant_norm_T_44 = extended_mantissa_11 >> _shift_amt_T_34;
  wire [56:0]   _mant_norm_T_46 =
    {31'h0, abs_val_eff_11, 17'h0} << 4'h0 - _shift_amt_T_34;
  wire          sign_bit_12 = $signed(io_in_12) < 10'sh0;
  wire [8:0]    abs_val_eff_12 =
    enable_depth & ~io_nan_0 & (|io_in_12)
      ? (sign_bit_12 ? 9'h0 - io_in_12[8:0] : io_in_12[8:0])
      : 9'h0;
  wire [6:0]    _PE_T_204 =
    (|(abs_val_eff_12[8:1])) ? abs_val_eff_12[8:2] : {abs_val_eff_12[0], 6'h0};
  wire [2:0]    _PE_T_208 = (|(_PE_T_204[6:3])) ? _PE_T_204[6:4] : _PE_T_204[2:0];
  wire [3:0]    _PE_T_211 =
    (|(_PE_T_204[6:3]))
      ? {~(|(abs_val_eff_12[8:1])), 3'h0}
      : {~(|(abs_val_eff_12[8:1])), 3'h0} + 4'h4;
  wire [3:0]    _PE_T_215 = (|(_PE_T_208[2:1])) ? _PE_T_211 : _PE_T_211 + 4'h2;
  wire [3:0]    _PE_T_219 =
    ((|(_PE_T_208[2:1])) ? _PE_T_208[2] : _PE_T_208[0]) ? _PE_T_215 : _PE_T_215 + 4'h1;
  wire [3:0]    _shift_amt_T_37 = 4'h2 - (_PE_T_219 > 4'h9 ? 4'h9 : _PE_T_219);
  wire [25:0]   extended_mantissa_12 = {abs_val_eff_12, 17'h0};
  wire [9:0]    _real_exp_T_24 =
    io_exponent_0 + {{6{_shift_amt_T_37[3]}}, _shift_amt_T_37};
  wire [9:0]    _biased_exp_T_24 = _real_exp_T_24 + 10'h7F;
  wire          _GEN_23 = $signed(_real_exp_T_24) > 10'sh7F;
  wire          _GEN_24 = $signed(_biased_exp_T_24) < 10'sh1;
  wire [9:0]    _sub_shift_T_154 =
    {6'h0, $signed(_shift_amt_T_37) < 4'sh0 ? 4'h0 - _shift_amt_T_37 : _shift_amt_T_37}
    - (10'h1 - _biased_exp_T_24);
  wire [1048:0] _mant_sub_T_48 =
    {1023'h0, abs_val_eff_12, 17'h0}
    << (_sub_shift_T_154 > 10'h19 ? 10'h19 : _sub_shift_T_154);
  wire [9:0]    _sub_shift_r_cap_T_48 = 10'h0 - _sub_shift_T_154;
  wire [25:0]   _mant_sub_T_50 =
    extended_mantissa_12
    >> (_sub_shift_r_cap_T_48 > 10'h19 ? 10'h19 : _sub_shift_r_cap_T_48);
  wire [25:0]   _mant_norm_T_48 = extended_mantissa_12 >> _shift_amt_T_37;
  wire [56:0]   _mant_norm_T_50 =
    {31'h0, abs_val_eff_12, 17'h0} << 4'h0 - _shift_amt_T_37;
  wire          sign_bit_13 = $signed(io_in_13) < 10'sh0;
  wire [8:0]    abs_val_eff_13 =
    enable_depth & ~io_nan_0 & (|io_in_13)
      ? (sign_bit_13 ? 9'h0 - io_in_13[8:0] : io_in_13[8:0])
      : 9'h0;
  wire [6:0]    _PE_T_221 =
    (|(abs_val_eff_13[8:1])) ? abs_val_eff_13[8:2] : {abs_val_eff_13[0], 6'h0};
  wire [2:0]    _PE_T_225 = (|(_PE_T_221[6:3])) ? _PE_T_221[6:4] : _PE_T_221[2:0];
  wire [3:0]    _PE_T_228 =
    (|(_PE_T_221[6:3]))
      ? {~(|(abs_val_eff_13[8:1])), 3'h0}
      : {~(|(abs_val_eff_13[8:1])), 3'h0} + 4'h4;
  wire [3:0]    _PE_T_232 = (|(_PE_T_225[2:1])) ? _PE_T_228 : _PE_T_228 + 4'h2;
  wire [3:0]    _PE_T_236 =
    ((|(_PE_T_225[2:1])) ? _PE_T_225[2] : _PE_T_225[0]) ? _PE_T_232 : _PE_T_232 + 4'h1;
  wire [3:0]    _shift_amt_T_40 = 4'h2 - (_PE_T_236 > 4'h9 ? 4'h9 : _PE_T_236);
  wire [25:0]   extended_mantissa_13 = {abs_val_eff_13, 17'h0};
  wire [9:0]    _real_exp_T_26 =
    io_exponent_0 + {{6{_shift_amt_T_40[3]}}, _shift_amt_T_40};
  wire [9:0]    _biased_exp_T_26 = _real_exp_T_26 + 10'h7F;
  wire          _GEN_25 = $signed(_real_exp_T_26) > 10'sh7F;
  wire          _GEN_26 = $signed(_biased_exp_T_26) < 10'sh1;
  wire [9:0]    _sub_shift_T_166 =
    {6'h0, $signed(_shift_amt_T_40) < 4'sh0 ? 4'h0 - _shift_amt_T_40 : _shift_amt_T_40}
    - (10'h1 - _biased_exp_T_26);
  wire [1048:0] _mant_sub_T_52 =
    {1023'h0, abs_val_eff_13, 17'h0}
    << (_sub_shift_T_166 > 10'h19 ? 10'h19 : _sub_shift_T_166);
  wire [9:0]    _sub_shift_r_cap_T_52 = 10'h0 - _sub_shift_T_166;
  wire [25:0]   _mant_sub_T_54 =
    extended_mantissa_13
    >> (_sub_shift_r_cap_T_52 > 10'h19 ? 10'h19 : _sub_shift_r_cap_T_52);
  wire [25:0]   _mant_norm_T_52 = extended_mantissa_13 >> _shift_amt_T_40;
  wire [56:0]   _mant_norm_T_54 =
    {31'h0, abs_val_eff_13, 17'h0} << 4'h0 - _shift_amt_T_40;
  wire          sign_bit_14 = $signed(io_in_14) < 10'sh0;
  wire [8:0]    abs_val_eff_14 =
    enable_depth & ~io_nan_0 & (|io_in_14)
      ? (sign_bit_14 ? 9'h0 - io_in_14[8:0] : io_in_14[8:0])
      : 9'h0;
  wire [6:0]    _PE_T_238 =
    (|(abs_val_eff_14[8:1])) ? abs_val_eff_14[8:2] : {abs_val_eff_14[0], 6'h0};
  wire [2:0]    _PE_T_242 = (|(_PE_T_238[6:3])) ? _PE_T_238[6:4] : _PE_T_238[2:0];
  wire [3:0]    _PE_T_245 =
    (|(_PE_T_238[6:3]))
      ? {~(|(abs_val_eff_14[8:1])), 3'h0}
      : {~(|(abs_val_eff_14[8:1])), 3'h0} + 4'h4;
  wire [3:0]    _PE_T_249 = (|(_PE_T_242[2:1])) ? _PE_T_245 : _PE_T_245 + 4'h2;
  wire [3:0]    _PE_T_253 =
    ((|(_PE_T_242[2:1])) ? _PE_T_242[2] : _PE_T_242[0]) ? _PE_T_249 : _PE_T_249 + 4'h1;
  wire [3:0]    _shift_amt_T_43 = 4'h2 - (_PE_T_253 > 4'h9 ? 4'h9 : _PE_T_253);
  wire [25:0]   extended_mantissa_14 = {abs_val_eff_14, 17'h0};
  wire [9:0]    _real_exp_T_28 =
    io_exponent_0 + {{6{_shift_amt_T_43[3]}}, _shift_amt_T_43};
  wire [9:0]    _biased_exp_T_28 = _real_exp_T_28 + 10'h7F;
  wire          _GEN_27 = $signed(_real_exp_T_28) > 10'sh7F;
  wire          _GEN_28 = $signed(_biased_exp_T_28) < 10'sh1;
  wire [9:0]    _sub_shift_T_178 =
    {6'h0, $signed(_shift_amt_T_43) < 4'sh0 ? 4'h0 - _shift_amt_T_43 : _shift_amt_T_43}
    - (10'h1 - _biased_exp_T_28);
  wire [1048:0] _mant_sub_T_56 =
    {1023'h0, abs_val_eff_14, 17'h0}
    << (_sub_shift_T_178 > 10'h19 ? 10'h19 : _sub_shift_T_178);
  wire [9:0]    _sub_shift_r_cap_T_56 = 10'h0 - _sub_shift_T_178;
  wire [25:0]   _mant_sub_T_58 =
    extended_mantissa_14
    >> (_sub_shift_r_cap_T_56 > 10'h19 ? 10'h19 : _sub_shift_r_cap_T_56);
  wire [25:0]   _mant_norm_T_56 = extended_mantissa_14 >> _shift_amt_T_43;
  wire [56:0]   _mant_norm_T_58 =
    {31'h0, abs_val_eff_14, 17'h0} << 4'h0 - _shift_amt_T_43;
  wire          sign_bit_15 = $signed(io_in_15) < 10'sh0;
  wire [8:0]    abs_val_eff_15 =
    enable_depth & ~io_nan_0 & (|io_in_15)
      ? (sign_bit_15 ? 9'h0 - io_in_15[8:0] : io_in_15[8:0])
      : 9'h0;
  wire [6:0]    _PE_T_255 =
    (|(abs_val_eff_15[8:1])) ? abs_val_eff_15[8:2] : {abs_val_eff_15[0], 6'h0};
  wire [2:0]    _PE_T_259 = (|(_PE_T_255[6:3])) ? _PE_T_255[6:4] : _PE_T_255[2:0];
  wire [3:0]    _PE_T_262 =
    (|(_PE_T_255[6:3]))
      ? {~(|(abs_val_eff_15[8:1])), 3'h0}
      : {~(|(abs_val_eff_15[8:1])), 3'h0} + 4'h4;
  wire [3:0]    _PE_T_266 = (|(_PE_T_259[2:1])) ? _PE_T_262 : _PE_T_262 + 4'h2;
  wire [3:0]    _PE_T_270 =
    ((|(_PE_T_259[2:1])) ? _PE_T_259[2] : _PE_T_259[0]) ? _PE_T_266 : _PE_T_266 + 4'h1;
  wire [3:0]    _shift_amt_T_46 = 4'h2 - (_PE_T_270 > 4'h9 ? 4'h9 : _PE_T_270);
  wire [25:0]   extended_mantissa_15 = {abs_val_eff_15, 17'h0};
  wire [9:0]    _real_exp_T_30 =
    io_exponent_0 + {{6{_shift_amt_T_46[3]}}, _shift_amt_T_46};
  wire [9:0]    _biased_exp_T_30 = _real_exp_T_30 + 10'h7F;
  wire          _GEN_29 = $signed(_real_exp_T_30) > 10'sh7F;
  wire          _GEN_30 = $signed(_biased_exp_T_30) < 10'sh1;
  wire [9:0]    _sub_shift_T_190 =
    {6'h0, $signed(_shift_amt_T_46) < 4'sh0 ? 4'h0 - _shift_amt_T_46 : _shift_amt_T_46}
    - (10'h1 - _biased_exp_T_30);
  wire [1048:0] _mant_sub_T_60 =
    {1023'h0, abs_val_eff_15, 17'h0}
    << (_sub_shift_T_190 > 10'h19 ? 10'h19 : _sub_shift_T_190);
  wire [9:0]    _sub_shift_r_cap_T_60 = 10'h0 - _sub_shift_T_190;
  wire [25:0]   _mant_sub_T_62 =
    extended_mantissa_15
    >> (_sub_shift_r_cap_T_60 > 10'h19 ? 10'h19 : _sub_shift_r_cap_T_60);
  wire [25:0]   _mant_norm_T_60 = extended_mantissa_15 >> _shift_amt_T_46;
  wire [56:0]   _mant_norm_T_62 =
    {31'h0, abs_val_eff_15, 17'h0} << 4'h0 - _shift_amt_T_46;
  assign io_out_0_sign = enable_depth & ~io_nan_0 & sign_bit;
  assign io_out_0_exponent =
    enable_depth
      ? (io_nan_0
           ? 8'hFF
           : (|io_in_0) ? (_GEN ? 8'hFF : _GEN_0 ? 8'h0 : _biased_exp_T[7:0]) : 8'h0)
      : 8'h0;
  assign io_out_0_mantissa =
    enable_depth
      ? (io_nan_0
           ? 23'h400000
           : ~(|io_in_0) | _GEN
               ? 23'h0
               : _GEN_0
                   ? ($signed(_sub_shift_T_10) > -10'sh1
                        ? _mant_sub_T[22:0]
                        : _mant_sub_T_2[22:0])
                   : $signed(_shift_amt_T_1) > -4'sh1
                       ? _mant_norm_T[22:0]
                       : _mant_norm_T_2[22:0])
      : 23'h0;
  assign io_out_1_sign = enable_depth & ~io_nan_0 & sign_bit_1;
  assign io_out_1_exponent =
    enable_depth
      ? (io_nan_0
           ? 8'hFF
           : (|io_in_1) ? (_GEN_1 ? 8'hFF : _GEN_2 ? 8'h0 : _biased_exp_T_2[7:0]) : 8'h0)
      : 8'h0;
  assign io_out_1_mantissa =
    enable_depth
      ? (io_nan_0
           ? 23'h400000
           : ~(|io_in_1) | _GEN_1
               ? 23'h0
               : _GEN_2
                   ? ($signed(_sub_shift_T_22) > -10'sh1
                        ? _mant_sub_T_4[22:0]
                        : _mant_sub_T_6[22:0])
                   : $signed(_shift_amt_T_4) > -4'sh1
                       ? _mant_norm_T_4[22:0]
                       : _mant_norm_T_6[22:0])
      : 23'h0;
  assign io_out_2_sign = enable_depth & ~io_nan_0 & sign_bit_2;
  assign io_out_2_exponent =
    enable_depth
      ? (io_nan_0
           ? 8'hFF
           : (|io_in_2) ? (_GEN_3 ? 8'hFF : _GEN_4 ? 8'h0 : _biased_exp_T_4[7:0]) : 8'h0)
      : 8'h0;
  assign io_out_2_mantissa =
    enable_depth
      ? (io_nan_0
           ? 23'h400000
           : ~(|io_in_2) | _GEN_3
               ? 23'h0
               : _GEN_4
                   ? ($signed(_sub_shift_T_34) > -10'sh1
                        ? _mant_sub_T_8[22:0]
                        : _mant_sub_T_10[22:0])
                   : $signed(_shift_amt_T_7) > -4'sh1
                       ? _mant_norm_T_8[22:0]
                       : _mant_norm_T_10[22:0])
      : 23'h0;
  assign io_out_3_sign = enable_depth & ~io_nan_0 & sign_bit_3;
  assign io_out_3_exponent =
    enable_depth
      ? (io_nan_0
           ? 8'hFF
           : (|io_in_3) ? (_GEN_5 ? 8'hFF : _GEN_6 ? 8'h0 : _biased_exp_T_6[7:0]) : 8'h0)
      : 8'h0;
  assign io_out_3_mantissa =
    enable_depth
      ? (io_nan_0
           ? 23'h400000
           : ~(|io_in_3) | _GEN_5
               ? 23'h0
               : _GEN_6
                   ? ($signed(_sub_shift_T_46) > -10'sh1
                        ? _mant_sub_T_12[22:0]
                        : _mant_sub_T_14[22:0])
                   : $signed(_shift_amt_T_10) > -4'sh1
                       ? _mant_norm_T_12[22:0]
                       : _mant_norm_T_14[22:0])
      : 23'h0;
  assign io_out_4_sign = enable_depth & ~io_nan_0 & sign_bit_4;
  assign io_out_4_exponent =
    enable_depth
      ? (io_nan_0
           ? 8'hFF
           : (|io_in_4) ? (_GEN_7 ? 8'hFF : _GEN_8 ? 8'h0 : _biased_exp_T_8[7:0]) : 8'h0)
      : 8'h0;
  assign io_out_4_mantissa =
    enable_depth
      ? (io_nan_0
           ? 23'h400000
           : ~(|io_in_4) | _GEN_7
               ? 23'h0
               : _GEN_8
                   ? ($signed(_sub_shift_T_58) > -10'sh1
                        ? _mant_sub_T_16[22:0]
                        : _mant_sub_T_18[22:0])
                   : $signed(_shift_amt_T_13) > -4'sh1
                       ? _mant_norm_T_16[22:0]
                       : _mant_norm_T_18[22:0])
      : 23'h0;
  assign io_out_5_sign = enable_depth & ~io_nan_0 & sign_bit_5;
  assign io_out_5_exponent =
    enable_depth
      ? (io_nan_0
           ? 8'hFF
           : (|io_in_5)
               ? (_GEN_9 ? 8'hFF : _GEN_10 ? 8'h0 : _biased_exp_T_10[7:0])
               : 8'h0)
      : 8'h0;
  assign io_out_5_mantissa =
    enable_depth
      ? (io_nan_0
           ? 23'h400000
           : ~(|io_in_5) | _GEN_9
               ? 23'h0
               : _GEN_10
                   ? ($signed(_sub_shift_T_70) > -10'sh1
                        ? _mant_sub_T_20[22:0]
                        : _mant_sub_T_22[22:0])
                   : $signed(_shift_amt_T_16) > -4'sh1
                       ? _mant_norm_T_20[22:0]
                       : _mant_norm_T_22[22:0])
      : 23'h0;
  assign io_out_6_sign = enable_depth & ~io_nan_0 & sign_bit_6;
  assign io_out_6_exponent =
    enable_depth
      ? (io_nan_0
           ? 8'hFF
           : (|io_in_6)
               ? (_GEN_11 ? 8'hFF : _GEN_12 ? 8'h0 : _biased_exp_T_12[7:0])
               : 8'h0)
      : 8'h0;
  assign io_out_6_mantissa =
    enable_depth
      ? (io_nan_0
           ? 23'h400000
           : ~(|io_in_6) | _GEN_11
               ? 23'h0
               : _GEN_12
                   ? ($signed(_sub_shift_T_82) > -10'sh1
                        ? _mant_sub_T_24[22:0]
                        : _mant_sub_T_26[22:0])
                   : $signed(_shift_amt_T_19) > -4'sh1
                       ? _mant_norm_T_24[22:0]
                       : _mant_norm_T_26[22:0])
      : 23'h0;
  assign io_out_7_sign = enable_depth & ~io_nan_0 & sign_bit_7;
  assign io_out_7_exponent =
    enable_depth
      ? (io_nan_0
           ? 8'hFF
           : (|io_in_7)
               ? (_GEN_13 ? 8'hFF : _GEN_14 ? 8'h0 : _biased_exp_T_14[7:0])
               : 8'h0)
      : 8'h0;
  assign io_out_7_mantissa =
    enable_depth
      ? (io_nan_0
           ? 23'h400000
           : ~(|io_in_7) | _GEN_13
               ? 23'h0
               : _GEN_14
                   ? ($signed(_sub_shift_T_94) > -10'sh1
                        ? _mant_sub_T_28[22:0]
                        : _mant_sub_T_30[22:0])
                   : $signed(_shift_amt_T_22) > -4'sh1
                       ? _mant_norm_T_28[22:0]
                       : _mant_norm_T_30[22:0])
      : 23'h0;
  assign io_out_8_sign = enable_depth & ~io_nan_0 & sign_bit_8;
  assign io_out_8_exponent =
    enable_depth
      ? (io_nan_0
           ? 8'hFF
           : (|io_in_8)
               ? (_GEN_15 ? 8'hFF : _GEN_16 ? 8'h0 : _biased_exp_T_16[7:0])
               : 8'h0)
      : 8'h0;
  assign io_out_8_mantissa =
    enable_depth
      ? (io_nan_0
           ? 23'h400000
           : ~(|io_in_8) | _GEN_15
               ? 23'h0
               : _GEN_16
                   ? ($signed(_sub_shift_T_106) > -10'sh1
                        ? _mant_sub_T_32[22:0]
                        : _mant_sub_T_34[22:0])
                   : $signed(_shift_amt_T_25) > -4'sh1
                       ? _mant_norm_T_32[22:0]
                       : _mant_norm_T_34[22:0])
      : 23'h0;
  assign io_out_9_sign = enable_depth & ~io_nan_0 & sign_bit_9;
  assign io_out_9_exponent =
    enable_depth
      ? (io_nan_0
           ? 8'hFF
           : (|io_in_9)
               ? (_GEN_17 ? 8'hFF : _GEN_18 ? 8'h0 : _biased_exp_T_18[7:0])
               : 8'h0)
      : 8'h0;
  assign io_out_9_mantissa =
    enable_depth
      ? (io_nan_0
           ? 23'h400000
           : ~(|io_in_9) | _GEN_17
               ? 23'h0
               : _GEN_18
                   ? ($signed(_sub_shift_T_118) > -10'sh1
                        ? _mant_sub_T_36[22:0]
                        : _mant_sub_T_38[22:0])
                   : $signed(_shift_amt_T_28) > -4'sh1
                       ? _mant_norm_T_36[22:0]
                       : _mant_norm_T_38[22:0])
      : 23'h0;
  assign io_out_10_sign = enable_depth & ~io_nan_0 & sign_bit_10;
  assign io_out_10_exponent =
    enable_depth
      ? (io_nan_0
           ? 8'hFF
           : (|io_in_10)
               ? (_GEN_19 ? 8'hFF : _GEN_20 ? 8'h0 : _biased_exp_T_20[7:0])
               : 8'h0)
      : 8'h0;
  assign io_out_10_mantissa =
    enable_depth
      ? (io_nan_0
           ? 23'h400000
           : ~(|io_in_10) | _GEN_19
               ? 23'h0
               : _GEN_20
                   ? ($signed(_sub_shift_T_130) > -10'sh1
                        ? _mant_sub_T_40[22:0]
                        : _mant_sub_T_42[22:0])
                   : $signed(_shift_amt_T_31) > -4'sh1
                       ? _mant_norm_T_40[22:0]
                       : _mant_norm_T_42[22:0])
      : 23'h0;
  assign io_out_11_sign = enable_depth & ~io_nan_0 & sign_bit_11;
  assign io_out_11_exponent =
    enable_depth
      ? (io_nan_0
           ? 8'hFF
           : (|io_in_11)
               ? (_GEN_21 ? 8'hFF : _GEN_22 ? 8'h0 : _biased_exp_T_22[7:0])
               : 8'h0)
      : 8'h0;
  assign io_out_11_mantissa =
    enable_depth
      ? (io_nan_0
           ? 23'h400000
           : ~(|io_in_11) | _GEN_21
               ? 23'h0
               : _GEN_22
                   ? ($signed(_sub_shift_T_142) > -10'sh1
                        ? _mant_sub_T_44[22:0]
                        : _mant_sub_T_46[22:0])
                   : $signed(_shift_amt_T_34) > -4'sh1
                       ? _mant_norm_T_44[22:0]
                       : _mant_norm_T_46[22:0])
      : 23'h0;
  assign io_out_12_sign = enable_depth & ~io_nan_0 & sign_bit_12;
  assign io_out_12_exponent =
    enable_depth
      ? (io_nan_0
           ? 8'hFF
           : (|io_in_12)
               ? (_GEN_23 ? 8'hFF : _GEN_24 ? 8'h0 : _biased_exp_T_24[7:0])
               : 8'h0)
      : 8'h0;
  assign io_out_12_mantissa =
    enable_depth
      ? (io_nan_0
           ? 23'h400000
           : ~(|io_in_12) | _GEN_23
               ? 23'h0
               : _GEN_24
                   ? ($signed(_sub_shift_T_154) > -10'sh1
                        ? _mant_sub_T_48[22:0]
                        : _mant_sub_T_50[22:0])
                   : $signed(_shift_amt_T_37) > -4'sh1
                       ? _mant_norm_T_48[22:0]
                       : _mant_norm_T_50[22:0])
      : 23'h0;
  assign io_out_13_sign = enable_depth & ~io_nan_0 & sign_bit_13;
  assign io_out_13_exponent =
    enable_depth
      ? (io_nan_0
           ? 8'hFF
           : (|io_in_13)
               ? (_GEN_25 ? 8'hFF : _GEN_26 ? 8'h0 : _biased_exp_T_26[7:0])
               : 8'h0)
      : 8'h0;
  assign io_out_13_mantissa =
    enable_depth
      ? (io_nan_0
           ? 23'h400000
           : ~(|io_in_13) | _GEN_25
               ? 23'h0
               : _GEN_26
                   ? ($signed(_sub_shift_T_166) > -10'sh1
                        ? _mant_sub_T_52[22:0]
                        : _mant_sub_T_54[22:0])
                   : $signed(_shift_amt_T_40) > -4'sh1
                       ? _mant_norm_T_52[22:0]
                       : _mant_norm_T_54[22:0])
      : 23'h0;
  assign io_out_14_sign = enable_depth & ~io_nan_0 & sign_bit_14;
  assign io_out_14_exponent =
    enable_depth
      ? (io_nan_0
           ? 8'hFF
           : (|io_in_14)
               ? (_GEN_27 ? 8'hFF : _GEN_28 ? 8'h0 : _biased_exp_T_28[7:0])
               : 8'h0)
      : 8'h0;
  assign io_out_14_mantissa =
    enable_depth
      ? (io_nan_0
           ? 23'h400000
           : ~(|io_in_14) | _GEN_27
               ? 23'h0
               : _GEN_28
                   ? ($signed(_sub_shift_T_178) > -10'sh1
                        ? _mant_sub_T_56[22:0]
                        : _mant_sub_T_58[22:0])
                   : $signed(_shift_amt_T_43) > -4'sh1
                       ? _mant_norm_T_56[22:0]
                       : _mant_norm_T_58[22:0])
      : 23'h0;
  assign io_out_15_sign = enable_depth & ~io_nan_0 & sign_bit_15;
  assign io_out_15_exponent =
    enable_depth
      ? (io_nan_0
           ? 8'hFF
           : (|io_in_15)
               ? (_GEN_29 ? 8'hFF : _GEN_30 ? 8'h0 : _biased_exp_T_30[7:0])
               : 8'h0)
      : 8'h0;
  assign io_out_15_mantissa =
    enable_depth
      ? (io_nan_0
           ? 23'h400000
           : ~(|io_in_15) | _GEN_29
               ? 23'h0
               : _GEN_30
                   ? ($signed(_sub_shift_T_190) > -10'sh1
                        ? _mant_sub_T_60[22:0]
                        : _mant_sub_T_62[22:0])
                   : $signed(_shift_amt_T_46) > -4'sh1
                       ? _mant_norm_T_60[22:0]
                       : _mant_norm_T_62[22:0])
      : 23'h0;
endmodule

