
*** Running vivado
    with args -log top.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source top.tcl -notrace


****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Sat Feb 15 18:26:57 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source top.tcl -notrace
create_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1446.227 ; gain = 34.836 ; free physical = 92229 ; free virtual = 110014
Command: link_design -top top -part xc7a200tsbg484-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a200tsbg484-1
INFO: [Device 21-9227] Part: xc7a200tsbg484-1 does not have CEAM library.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1838.766 ; gain = 0.000 ; free physical = 91846 ; free virtual = 109630
INFO: [Project 1-479] Netlist was created with Vivado 2024.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/landaud1/other/Senior_proj/Physics-Gpu-2025/Nick/host_interface/host_interface.srcs/constrs_1/imports/Downloads/Nexys-Video-Master.xdc]
Finished Parsing XDC File [/home/landaud1/other/Senior_proj/Physics-Gpu-2025/Nick/host_interface/host_interface.srcs/constrs_1/imports/Downloads/Nexys-Video-Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2009.266 ; gain = 0.000 ; free physical = 91688 ; free virtual = 109473
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

6 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2015.203 ; gain = 568.977 ; free physical = 91688 ; free virtual = 109473
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.91 . Memory (MB): peak = 2100.047 ; gain = 84.844 ; free physical = 91666 ; free virtual = 109450

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 188146a8a

Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2589.961 ; gain = 489.914 ; free physical = 91269 ; free virtual = 109053

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 188146a8a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2903.797 ; gain = 0.000 ; free physical = 90948 ; free virtual = 108733

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 188146a8a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2903.797 ; gain = 0.000 ; free physical = 90944 ; free virtual = 108729
Phase 1 Initialization | Checksum: 188146a8a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2903.797 ; gain = 0.000 ; free physical = 90944 ; free virtual = 108729

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 188146a8a

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2903.797 ; gain = 0.000 ; free physical = 90945 ; free virtual = 108729

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 188146a8a

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2903.797 ; gain = 0.000 ; free physical = 90943 ; free virtual = 108727
Phase 2 Timer Update And Timing Data Collection | Checksum: 188146a8a

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2903.797 ; gain = 0.000 ; free physical = 90942 ; free virtual = 108727

Phase 3 Retarget
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 188146a8a

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2903.797 ; gain = 0.000 ; free physical = 90935 ; free virtual = 108719
Retarget | Checksum: 188146a8a
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 188146a8a

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2903.797 ; gain = 0.000 ; free physical = 90935 ; free virtual = 108719
Constant propagation | Checksum: 188146a8a
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
Phase 5 Sweep | Checksum: 188146a8a

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2903.797 ; gain = 0.000 ; free physical = 90935 ; free virtual = 108719
Sweep | Checksum: 188146a8a
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 188146a8a

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2903.797 ; gain = 0.000 ; free physical = 90935 ; free virtual = 108719
BUFG optimization | Checksum: 188146a8a
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 188146a8a

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2903.797 ; gain = 0.000 ; free physical = 90935 ; free virtual = 108719
Shift Register Optimization | Checksum: 188146a8a
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 188146a8a

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2903.797 ; gain = 0.000 ; free physical = 90935 ; free virtual = 108719
Post Processing Netlist | Checksum: 188146a8a
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 188146a8a

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2903.797 ; gain = 0.000 ; free physical = 90935 ; free virtual = 108719

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2903.797 ; gain = 0.000 ; free physical = 90941 ; free virtual = 108726
Phase 9.2 Verifying Netlist Connectivity | Checksum: 188146a8a

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2903.797 ; gain = 0.000 ; free physical = 90941 ; free virtual = 108726
Phase 9 Finalization | Checksum: 188146a8a

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2903.797 ; gain = 0.000 ; free physical = 90941 ; free virtual = 108726
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 188146a8a

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2903.797 ; gain = 0.000 ; free physical = 90941 ; free virtual = 108726

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 188146a8a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2903.797 ; gain = 0.000 ; free physical = 90941 ; free virtual = 108726

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 188146a8a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2903.797 ; gain = 0.000 ; free physical = 90941 ; free virtual = 108726

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2903.797 ; gain = 0.000 ; free physical = 90941 ; free virtual = 108726
Ending Netlist Obfuscation Task | Checksum: 188146a8a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2903.797 ; gain = 0.000 ; free physical = 90941 ; free virtual = 108726
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2903.797 ; gain = 888.594 ; free physical = 90941 ; free virtual = 108726
INFO: [Vivado 12-24828] Executing command : report_drc -file top_drc_opted.rpt -pb top_drc_opted.pb -rpx top_drc_opted.rpx
Command: report_drc -file top_drc_opted.rpt -pb top_drc_opted.pb -rpx top_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/media/sdb/Tools/Vivado/2024.1/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/landaud1/other/Senior_proj/Physics-Gpu-2025/Nick/host_interface/host_interface.runs/impl_1/top_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2983.836 ; gain = 0.000 ; free physical = 90863 ; free virtual = 108647
Wrote PlaceDB: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2983.836 ; gain = 0.000 ; free physical = 90863 ; free virtual = 108647
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2983.836 ; gain = 0.000 ; free physical = 90863 ; free virtual = 108647
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2983.836 ; gain = 0.000 ; free physical = 90863 ; free virtual = 108648
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2983.836 ; gain = 0.000 ; free physical = 90863 ; free virtual = 108648
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2983.836 ; gain = 0.000 ; free physical = 90855 ; free virtual = 108640
Write Physdb Complete: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2983.836 ; gain = 0.000 ; free physical = 90855 ; free virtual = 108640
INFO: [Common 17-1381] The checkpoint '/home/landaud1/other/Senior_proj/Physics-Gpu-2025/Nick/host_interface/host_interface.runs/impl_1/top_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2991.840 ; gain = 0.000 ; free physical = 90874 ; free virtual = 108659
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 149ee7c42

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2991.840 ; gain = 0.000 ; free physical = 90874 ; free virtual = 108659
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2991.840 ; gain = 0.000 ; free physical = 90874 ; free virtual = 108659

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 139396454

Time (s): cpu = 00:00:00.93 ; elapsed = 00:00:00.58 . Memory (MB): peak = 2991.840 ; gain = 0.000 ; free physical = 90868 ; free virtual = 108652

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 159c4fbd4

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.65 . Memory (MB): peak = 2991.840 ; gain = 0.000 ; free physical = 90868 ; free virtual = 108652

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 159c4fbd4

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.66 . Memory (MB): peak = 2991.840 ; gain = 0.000 ; free physical = 90867 ; free virtual = 108652
Phase 1 Placer Initialization | Checksum: 159c4fbd4

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.67 . Memory (MB): peak = 2991.840 ; gain = 0.000 ; free physical = 90867 ; free virtual = 108652

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1531f5c83

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.69 . Memory (MB): peak = 2991.840 ; gain = 0.000 ; free physical = 90861 ; free virtual = 108646

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 187f226b7

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.7 . Memory (MB): peak = 2991.840 ; gain = 0.000 ; free physical = 90887 ; free virtual = 108672

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 187f226b7

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.7 . Memory (MB): peak = 2991.840 ; gain = 0.000 ; free physical = 90887 ; free virtual = 108672

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 175d81532

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.93 . Memory (MB): peak = 2991.840 ; gain = 0.000 ; free physical = 90921 ; free virtual = 108706

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 2 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 1 net or LUT. Breaked 0 LUT, combined 1 existing LUT and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2991.840 ; gain = 0.000 ; free physical = 90925 ; free virtual = 108710

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              1  |                     1  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              1  |                     1  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 205dcc82e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2991.840 ; gain = 0.000 ; free physical = 90925 ; free virtual = 108710
Phase 2.4 Global Placement Core | Checksum: 12e7a5055

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2991.840 ; gain = 0.000 ; free physical = 90924 ; free virtual = 108707
Phase 2 Global Placement | Checksum: 12e7a5055

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2991.840 ; gain = 0.000 ; free physical = 90924 ; free virtual = 108707

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 149584656

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2991.840 ; gain = 0.000 ; free physical = 90924 ; free virtual = 108707

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1ea9a1370

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2991.840 ; gain = 0.000 ; free physical = 90924 ; free virtual = 108707

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 12c1eb40e

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2991.840 ; gain = 0.000 ; free physical = 90924 ; free virtual = 108707

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 144570aed

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2991.840 ; gain = 0.000 ; free physical = 90924 ; free virtual = 108707

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 210eba0f9

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2991.840 ; gain = 0.000 ; free physical = 90913 ; free virtual = 108696

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 210eba0f9

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2991.840 ; gain = 0.000 ; free physical = 90913 ; free virtual = 108696

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1f8333760

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2991.840 ; gain = 0.000 ; free physical = 90913 ; free virtual = 108696
Phase 3 Detail Placement | Checksum: 1f8333760

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2991.840 ; gain = 0.000 ; free physical = 90913 ; free virtual = 108696

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 133f28afd

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=7.589 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 7df840b4

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3008.641 ; gain = 0.000 ; free physical = 90917 ; free virtual = 108700
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 15b25f0e9

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3008.641 ; gain = 0.000 ; free physical = 90917 ; free virtual = 108700
Phase 4.1.1.1 BUFG Insertion | Checksum: 133f28afd

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3008.641 ; gain = 16.801 ; free physical = 90917 ; free virtual = 108700

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=7.589. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1d387ebfd

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3008.641 ; gain = 16.801 ; free physical = 90917 ; free virtual = 108700

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3008.641 ; gain = 16.801 ; free physical = 90917 ; free virtual = 108700
Phase 4.1 Post Commit Optimization | Checksum: 1d387ebfd

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3008.641 ; gain = 16.801 ; free physical = 90917 ; free virtual = 108700

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1d387ebfd

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3008.641 ; gain = 16.801 ; free physical = 90917 ; free virtual = 108700

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1d387ebfd

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3008.641 ; gain = 16.801 ; free physical = 90917 ; free virtual = 108700
Phase 4.3 Placer Reporting | Checksum: 1d387ebfd

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3008.641 ; gain = 16.801 ; free physical = 90917 ; free virtual = 108700

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3008.641 ; gain = 0.000 ; free physical = 90917 ; free virtual = 108700

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3008.641 ; gain = 16.801 ; free physical = 90917 ; free virtual = 108700
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 25238b712

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3008.641 ; gain = 16.801 ; free physical = 90917 ; free virtual = 108700
Ending Placer Task | Checksum: 19bb0cdb6

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3008.641 ; gain = 16.801 ; free physical = 90917 ; free virtual = 108700
61 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.14 . Memory (MB): peak = 3008.641 ; gain = 0.000 ; free physical = 90900 ; free virtual = 108683
INFO: [Vivado 12-24828] Executing command : report_utilization -file top_utilization_placed.rpt -pb top_utilization_placed.pb
INFO: [Vivado 12-24828] Executing command : report_io -file top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.48 ; elapsed = 00:00:00.36 . Memory (MB): peak = 3008.641 ; gain = 0.000 ; free physical = 90890 ; free virtual = 108673
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3008.641 ; gain = 0.000 ; free physical = 90890 ; free virtual = 108673
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3008.641 ; gain = 0.000 ; free physical = 90890 ; free virtual = 108673
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3008.641 ; gain = 0.000 ; free physical = 90890 ; free virtual = 108673
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3008.641 ; gain = 0.000 ; free physical = 90890 ; free virtual = 108673
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3008.641 ; gain = 0.000 ; free physical = 90890 ; free virtual = 108673
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3008.641 ; gain = 0.000 ; free physical = 90890 ; free virtual = 108674
Write Physdb Complete: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3008.641 ; gain = 0.000 ; free physical = 90890 ; free virtual = 108674
INFO: [Common 17-1381] The checkpoint '/home/landaud1/other/Senior_proj/Physics-Gpu-2025/Nick/host_interface/host_interface.runs/impl_1/top_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3032.652 ; gain = 0.000 ; free physical = 90843 ; free virtual = 108626
INFO: [Vivado_Tcl 4-2279] Estimated Timing Summary | WNS= 7.589 | TNS= 0.000 | 
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. All physical synthesis setup optimizations will be skipped.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
72 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3032.652 ; gain = 0.000 ; free physical = 90843 ; free virtual = 108626
Wrote PlaceDB: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3032.652 ; gain = 0.000 ; free physical = 90843 ; free virtual = 108626
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3032.652 ; gain = 0.000 ; free physical = 90843 ; free virtual = 108626
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3032.652 ; gain = 0.000 ; free physical = 90842 ; free virtual = 108625
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3032.652 ; gain = 0.000 ; free physical = 90842 ; free virtual = 108625
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3032.652 ; gain = 0.000 ; free physical = 90839 ; free virtual = 108623
Write Physdb Complete: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3032.652 ; gain = 0.000 ; free physical = 90839 ; free virtual = 108623
INFO: [Common 17-1381] The checkpoint '/home/landaud1/other/Senior_proj/Physics-Gpu-2025/Nick/host_interface/host_interface.runs/impl_1/top_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 5c054d2d ConstDB: 0 ShapeSum: a7909525 RouteDB: 981aeb64
Post Restoration Checksum: NetGraph: 61f9326a | NumContArr: 80939cd5 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 267dec479

Time (s): cpu = 00:01:05 ; elapsed = 00:00:56 . Memory (MB): peak = 3227.586 ; gain = 172.055 ; free physical = 89208 ; free virtual = 106971

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 267dec479

Time (s): cpu = 00:01:05 ; elapsed = 00:00:56 . Memory (MB): peak = 3227.586 ; gain = 172.055 ; free physical = 89208 ; free virtual = 106971

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 267dec479

Time (s): cpu = 00:01:05 ; elapsed = 00:00:56 . Memory (MB): peak = 3227.586 ; gain = 172.055 ; free physical = 89208 ; free virtual = 106971
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 11e17cb94

Time (s): cpu = 00:01:07 ; elapsed = 00:00:57 . Memory (MB): peak = 3296.344 ; gain = 240.812 ; free physical = 89117 ; free virtual = 106880
INFO: [Route 35-416] Intermediate Timing Summary | WNS=7.641  | TNS=0.000  | WHS=-0.083 | THS=-0.458 |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 36
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 36
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 1973c82ed

Time (s): cpu = 00:01:08 ; elapsed = 00:00:57 . Memory (MB): peak = 3300.039 ; gain = 244.508 ; free physical = 89102 ; free virtual = 106865

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 1973c82ed

Time (s): cpu = 00:01:08 ; elapsed = 00:00:57 . Memory (MB): peak = 3300.039 ; gain = 244.508 ; free physical = 89102 ; free virtual = 106865

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 209f204f8

Time (s): cpu = 00:01:09 ; elapsed = 00:00:57 . Memory (MB): peak = 3300.039 ; gain = 244.508 ; free physical = 89088 ; free virtual = 106851
Phase 4 Initial Routing | Checksum: 209f204f8

Time (s): cpu = 00:01:09 ; elapsed = 00:00:57 . Memory (MB): peak = 3300.039 ; gain = 244.508 ; free physical = 89088 ; free virtual = 106851

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=7.290  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 233ff8a91

Time (s): cpu = 00:01:09 ; elapsed = 00:00:57 . Memory (MB): peak = 3300.039 ; gain = 244.508 ; free physical = 89088 ; free virtual = 106851
Phase 5 Rip-up And Reroute | Checksum: 233ff8a91

Time (s): cpu = 00:01:09 ; elapsed = 00:00:57 . Memory (MB): peak = 3300.039 ; gain = 244.508 ; free physical = 89088 ; free virtual = 106851

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp
Phase 6.1 Delay CleanUp | Checksum: 233ff8a91

Time (s): cpu = 00:01:09 ; elapsed = 00:00:57 . Memory (MB): peak = 3300.039 ; gain = 244.508 ; free physical = 89088 ; free virtual = 106851

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 233ff8a91

Time (s): cpu = 00:01:09 ; elapsed = 00:00:57 . Memory (MB): peak = 3300.039 ; gain = 244.508 ; free physical = 89088 ; free virtual = 106851
Phase 6 Delay and Skew Optimization | Checksum: 233ff8a91

Time (s): cpu = 00:01:09 ; elapsed = 00:00:57 . Memory (MB): peak = 3300.039 ; gain = 244.508 ; free physical = 89088 ; free virtual = 106851

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=7.383  | TNS=0.000  | WHS=0.167  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 2af1ee837

Time (s): cpu = 00:01:09 ; elapsed = 00:00:57 . Memory (MB): peak = 3300.039 ; gain = 244.508 ; free physical = 89088 ; free virtual = 106851
Phase 7 Post Hold Fix | Checksum: 2af1ee837

Time (s): cpu = 00:01:09 ; elapsed = 00:00:57 . Memory (MB): peak = 3300.039 ; gain = 244.508 ; free physical = 89088 ; free virtual = 106851

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00813848 %
  Global Horizontal Routing Utilization  = 0.00532056 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 2af1ee837

Time (s): cpu = 00:01:09 ; elapsed = 00:00:57 . Memory (MB): peak = 3300.039 ; gain = 244.508 ; free physical = 89088 ; free virtual = 106851

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 2af1ee837

Time (s): cpu = 00:01:09 ; elapsed = 00:00:57 . Memory (MB): peak = 3300.039 ; gain = 244.508 ; free physical = 89088 ; free virtual = 106851

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 2dae11ef6

Time (s): cpu = 00:01:09 ; elapsed = 00:00:57 . Memory (MB): peak = 3300.039 ; gain = 244.508 ; free physical = 89088 ; free virtual = 106851

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 2dae11ef6

Time (s): cpu = 00:01:09 ; elapsed = 00:00:57 . Memory (MB): peak = 3300.039 ; gain = 244.508 ; free physical = 89088 ; free virtual = 106851

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=7.383  | TNS=0.000  | WHS=0.167  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 12 Post Router Timing | Checksum: 2dae11ef6

Time (s): cpu = 00:01:09 ; elapsed = 00:00:57 . Memory (MB): peak = 3300.039 ; gain = 244.508 ; free physical = 89088 ; free virtual = 106851
Total Elapsed time in route_design: 57.17 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 13017d61d

Time (s): cpu = 00:01:09 ; elapsed = 00:00:57 . Memory (MB): peak = 3300.039 ; gain = 244.508 ; free physical = 89088 ; free virtual = 106851
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 13017d61d

Time (s): cpu = 00:01:09 ; elapsed = 00:00:57 . Memory (MB): peak = 3300.039 ; gain = 244.508 ; free physical = 89088 ; free virtual = 106851

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
86 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:11 ; elapsed = 00:00:58 . Memory (MB): peak = 3300.133 ; gain = 267.480 ; free physical = 89088 ; free virtual = 106851
INFO: [Vivado 12-24828] Executing command : report_drc -file top_drc_routed.rpt -pb top_drc_routed.pb -rpx top_drc_routed.rpx
Command: report_drc -file top_drc_routed.rpt -pb top_drc_routed.pb -rpx top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/landaud1/other/Senior_proj/Physics-Gpu-2025/Nick/host_interface/host_interface.runs/impl_1/top_drc_routed.rpt.
report_drc completed successfully
INFO: [Vivado 12-24828] Executing command : report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
Command: report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/landaud1/other/Senior_proj/Physics-Gpu-2025/Nick/host_interface/host_interface.runs/impl_1/top_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24838] Running report commands "report_bus_skew, report_incremental_reuse, report_route_status" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_route_status -file top_route_status.rpt -pb top_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file top_bus_skew_routed.rpt -pb top_bus_skew_routed.pb -rpx top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24828] Executing command : report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
Command: report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
106 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file top_clock_utilization_routed.rpt
WARNING: [Device 21-9320] Failed to find the Oracle tile group with name 'HSR_BOUNDARY_TOP'. This is required for Clock regions and Virtual grid.
WARNING: [Device 21-2174] Failed to initialize Virtual grid.
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3388.105 ; gain = 0.000 ; free physical = 88940 ; free virtual = 106704
Wrote PlaceDB: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3388.105 ; gain = 0.000 ; free physical = 88940 ; free virtual = 106704
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3388.105 ; gain = 0.000 ; free physical = 88940 ; free virtual = 106704
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3388.105 ; gain = 0.000 ; free physical = 88947 ; free virtual = 106712
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3388.105 ; gain = 0.000 ; free physical = 88947 ; free virtual = 106712
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3388.105 ; gain = 0.000 ; free physical = 88947 ; free virtual = 106712
Write Physdb Complete: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3388.105 ; gain = 0.000 ; free physical = 88947 ; free virtual = 106712
INFO: [Common 17-1381] The checkpoint '/home/landaud1/other/Senior_proj/Physics-Gpu-2025/Nick/host_interface/host_interface.runs/impl_1/top_routed.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Sat Feb 15 18:28:45 2025...

*** Running vivado
    with args -log top.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source top.tcl -notrace


****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Sat Feb 15 18:29:30 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source top.tcl -notrace
create_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1446.520 ; gain = 43.836 ; free physical = 92439 ; free virtual = 110206
Command: link_design -top top -part xc7a200tsbg484-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a200tsbg484-1
INFO: [Device 21-9227] Part: xc7a200tsbg484-1 does not have CEAM library.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1838.051 ; gain = 0.000 ; free physical = 92036 ; free virtual = 109800
INFO: [Project 1-479] Netlist was created with Vivado 2024.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/landaud1/other/Senior_proj/Physics-Gpu-2025/Nick/host_interface/host_interface.srcs/constrs_1/imports/Downloads/Nexys-Video-Master.xdc]
Finished Parsing XDC File [/home/landaud1/other/Senior_proj/Physics-Gpu-2025/Nick/host_interface/host_interface.srcs/constrs_1/imports/Downloads/Nexys-Video-Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2007.520 ; gain = 0.000 ; free physical = 91873 ; free virtual = 109660
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

6 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2011.488 ; gain = 564.969 ; free physical = 91865 ; free virtual = 109652
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.92 . Memory (MB): peak = 2102.270 ; gain = 90.781 ; free physical = 91837 ; free virtual = 109624

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 20c7bffbc

Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2590.215 ; gain = 487.945 ; free physical = 91428 ; free virtual = 109215

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 20c7bffbc

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2905.051 ; gain = 0.000 ; free physical = 91112 ; free virtual = 108899

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 20c7bffbc

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2905.051 ; gain = 0.000 ; free physical = 91112 ; free virtual = 108899
Phase 1 Initialization | Checksum: 20c7bffbc

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2905.051 ; gain = 0.000 ; free physical = 91112 ; free virtual = 108899

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 20c7bffbc

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2905.051 ; gain = 0.000 ; free physical = 91112 ; free virtual = 108899

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 20c7bffbc

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2905.051 ; gain = 0.000 ; free physical = 91112 ; free virtual = 108899
Phase 2 Timer Update And Timing Data Collection | Checksum: 20c7bffbc

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2905.051 ; gain = 0.000 ; free physical = 91112 ; free virtual = 108899

Phase 3 Retarget
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 20c7bffbc

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2905.051 ; gain = 0.000 ; free physical = 91112 ; free virtual = 108899
Retarget | Checksum: 20c7bffbc
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 20c7bffbc

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2905.051 ; gain = 0.000 ; free physical = 91112 ; free virtual = 108899
Constant propagation | Checksum: 20c7bffbc
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
Phase 5 Sweep | Checksum: 20c7bffbc

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2905.051 ; gain = 0.000 ; free physical = 91112 ; free virtual = 108899
Sweep | Checksum: 20c7bffbc
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 20c7bffbc

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2905.051 ; gain = 0.000 ; free physical = 91112 ; free virtual = 108899
BUFG optimization | Checksum: 20c7bffbc
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 20c7bffbc

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2905.051 ; gain = 0.000 ; free physical = 91112 ; free virtual = 108899
Shift Register Optimization | Checksum: 20c7bffbc
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 20c7bffbc

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2905.051 ; gain = 0.000 ; free physical = 91112 ; free virtual = 108899
Post Processing Netlist | Checksum: 20c7bffbc
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 20c7bffbc

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2905.051 ; gain = 0.000 ; free physical = 91112 ; free virtual = 108899

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2905.051 ; gain = 0.000 ; free physical = 91112 ; free virtual = 108899
Phase 9.2 Verifying Netlist Connectivity | Checksum: 20c7bffbc

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2905.051 ; gain = 0.000 ; free physical = 91112 ; free virtual = 108899
Phase 9 Finalization | Checksum: 20c7bffbc

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2905.051 ; gain = 0.000 ; free physical = 91112 ; free virtual = 108899
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 20c7bffbc

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2905.051 ; gain = 0.000 ; free physical = 91112 ; free virtual = 108899

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 20c7bffbc

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2905.051 ; gain = 0.000 ; free physical = 91112 ; free virtual = 108899

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 20c7bffbc

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2905.051 ; gain = 0.000 ; free physical = 91112 ; free virtual = 108899

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2905.051 ; gain = 0.000 ; free physical = 91112 ; free virtual = 108899
Ending Netlist Obfuscation Task | Checksum: 20c7bffbc

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2905.051 ; gain = 0.000 ; free physical = 91112 ; free virtual = 108899
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2905.051 ; gain = 893.562 ; free physical = 91112 ; free virtual = 108899
INFO: [Vivado 12-24828] Executing command : report_drc -file top_drc_opted.rpt -pb top_drc_opted.pb -rpx top_drc_opted.rpx
Command: report_drc -file top_drc_opted.rpt -pb top_drc_opted.pb -rpx top_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/media/sdb/Tools/Vivado/2024.1/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/landaud1/other/Senior_proj/Physics-Gpu-2025/Nick/host_interface/host_interface.runs/impl_1/top_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2985.090 ; gain = 0.000 ; free physical = 91088 ; free virtual = 108875
Wrote PlaceDB: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2985.090 ; gain = 0.000 ; free physical = 91088 ; free virtual = 108875
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2985.090 ; gain = 0.000 ; free physical = 91088 ; free virtual = 108875
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2985.090 ; gain = 0.000 ; free physical = 91085 ; free virtual = 108872
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2985.090 ; gain = 0.000 ; free physical = 91085 ; free virtual = 108872
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2985.090 ; gain = 0.000 ; free physical = 91085 ; free virtual = 108872
Write Physdb Complete: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2985.090 ; gain = 0.000 ; free physical = 91085 ; free virtual = 108872
INFO: [Common 17-1381] The checkpoint '/home/landaud1/other/Senior_proj/Physics-Gpu-2025/Nick/host_interface/host_interface.runs/impl_1/top_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2993.094 ; gain = 0.000 ; free physical = 91092 ; free virtual = 108879
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1ce561174

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2993.094 ; gain = 0.000 ; free physical = 91092 ; free virtual = 108879
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2993.094 ; gain = 0.000 ; free physical = 91092 ; free virtual = 108879

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 15f593156

Time (s): cpu = 00:00:00.88 ; elapsed = 00:00:00.6 . Memory (MB): peak = 2993.094 ; gain = 0.000 ; free physical = 91078 ; free virtual = 108865

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1d6b919d6

Time (s): cpu = 00:00:00.98 ; elapsed = 00:00:00.67 . Memory (MB): peak = 2993.094 ; gain = 0.000 ; free physical = 91074 ; free virtual = 108861

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1d6b919d6

Time (s): cpu = 00:00:00.99 ; elapsed = 00:00:00.67 . Memory (MB): peak = 2993.094 ; gain = 0.000 ; free physical = 91074 ; free virtual = 108861
Phase 1 Placer Initialization | Checksum: 1d6b919d6

Time (s): cpu = 00:00:00.99 ; elapsed = 00:00:00.68 . Memory (MB): peak = 2993.094 ; gain = 0.000 ; free physical = 91074 ; free virtual = 108861

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 17b6de5dd

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.7 . Memory (MB): peak = 2993.094 ; gain = 0.000 ; free physical = 91068 ; free virtual = 108855

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 18b7f80bd

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.71 . Memory (MB): peak = 2993.094 ; gain = 0.000 ; free physical = 91081 ; free virtual = 108868

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 18b7f80bd

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.71 . Memory (MB): peak = 2993.094 ; gain = 0.000 ; free physical = 91081 ; free virtual = 108868

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 22fe06c07

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.94 . Memory (MB): peak = 2993.094 ; gain = 0.000 ; free physical = 91101 ; free virtual = 108888

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 2 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 1 net or LUT. Breaked 0 LUT, combined 1 existing LUT and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2993.094 ; gain = 0.000 ; free physical = 91104 ; free virtual = 108891

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              1  |                     1  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              1  |                     1  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 1f0d33f1d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2993.094 ; gain = 0.000 ; free physical = 91103 ; free virtual = 108890
Phase 2.4 Global Placement Core | Checksum: 185a14b12

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2993.094 ; gain = 0.000 ; free physical = 91103 ; free virtual = 108890
Phase 2 Global Placement | Checksum: 185a14b12

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2993.094 ; gain = 0.000 ; free physical = 91103 ; free virtual = 108890

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 23860f7f1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2993.094 ; gain = 0.000 ; free physical = 91102 ; free virtual = 108889

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 23fc2b862

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2993.094 ; gain = 0.000 ; free physical = 91102 ; free virtual = 108889

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1965efc04

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2993.094 ; gain = 0.000 ; free physical = 91102 ; free virtual = 108889

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1ae96552b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2993.094 ; gain = 0.000 ; free physical = 91102 ; free virtual = 108889

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1bfb982be

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2993.094 ; gain = 0.000 ; free physical = 91091 ; free virtual = 108878

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1bfb982be

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2993.094 ; gain = 0.000 ; free physical = 91091 ; free virtual = 108878

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1e89118a5

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2993.094 ; gain = 0.000 ; free physical = 91091 ; free virtual = 108878
Phase 3 Detail Placement | Checksum: 1e89118a5

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2993.094 ; gain = 0.000 ; free physical = 91091 ; free virtual = 108878

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 224d26cc2

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=7.465 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 10e2540dc

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3006.895 ; gain = 0.000 ; free physical = 91088 ; free virtual = 108875
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 1bbd8d286

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3006.895 ; gain = 0.000 ; free physical = 91088 ; free virtual = 108875
Phase 4.1.1.1 BUFG Insertion | Checksum: 224d26cc2

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3006.895 ; gain = 13.801 ; free physical = 91088 ; free virtual = 108875

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=7.465. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1e521b27b

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3006.895 ; gain = 13.801 ; free physical = 91088 ; free virtual = 108875

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3006.895 ; gain = 13.801 ; free physical = 91088 ; free virtual = 108875
Phase 4.1 Post Commit Optimization | Checksum: 1e521b27b

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3006.895 ; gain = 13.801 ; free physical = 91088 ; free virtual = 108875

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1e521b27b

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3006.895 ; gain = 13.801 ; free physical = 91089 ; free virtual = 108876

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1e521b27b

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3006.895 ; gain = 13.801 ; free physical = 91089 ; free virtual = 108876
Phase 4.3 Placer Reporting | Checksum: 1e521b27b

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3006.895 ; gain = 13.801 ; free physical = 91089 ; free virtual = 108876

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3006.895 ; gain = 0.000 ; free physical = 91089 ; free virtual = 108876

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3006.895 ; gain = 13.801 ; free physical = 91089 ; free virtual = 108876
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 263d27d90

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3006.895 ; gain = 13.801 ; free physical = 91089 ; free virtual = 108876
Ending Placer Task | Checksum: 1fc63af53

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3006.895 ; gain = 13.801 ; free physical = 91089 ; free virtual = 108876
61 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.14 . Memory (MB): peak = 3006.895 ; gain = 0.000 ; free physical = 91049 ; free virtual = 108836
INFO: [Vivado 12-24828] Executing command : report_utilization -file top_utilization_placed.rpt -pb top_utilization_placed.pb
INFO: [Vivado 12-24828] Executing command : report_io -file top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.49 ; elapsed = 00:00:00.37 . Memory (MB): peak = 3006.895 ; gain = 0.000 ; free physical = 91040 ; free virtual = 108827
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3006.895 ; gain = 0.000 ; free physical = 91040 ; free virtual = 108827
Wrote PlaceDB: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00 . Memory (MB): peak = 3006.895 ; gain = 0.000 ; free physical = 91040 ; free virtual = 108827
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3006.895 ; gain = 0.000 ; free physical = 91040 ; free virtual = 108827
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3006.895 ; gain = 0.000 ; free physical = 91048 ; free virtual = 108835
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3006.895 ; gain = 0.000 ; free physical = 91048 ; free virtual = 108835
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3006.895 ; gain = 0.000 ; free physical = 91046 ; free virtual = 108834
Write Physdb Complete: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3006.895 ; gain = 0.000 ; free physical = 91046 ; free virtual = 108834
INFO: [Common 17-1381] The checkpoint '/home/landaud1/other/Senior_proj/Physics-Gpu-2025/Nick/host_interface/host_interface.runs/impl_1/top_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3030.906 ; gain = 0.000 ; free physical = 91013 ; free virtual = 108800
INFO: [Vivado_Tcl 4-2279] Estimated Timing Summary | WNS= 7.465 | TNS= 0.000 | 
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. All physical synthesis setup optimizations will be skipped.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
72 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3030.906 ; gain = 0.000 ; free physical = 91013 ; free virtual = 108800
Wrote PlaceDB: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3030.906 ; gain = 0.000 ; free physical = 91013 ; free virtual = 108800
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3030.906 ; gain = 0.000 ; free physical = 91013 ; free virtual = 108800
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3030.906 ; gain = 0.000 ; free physical = 91013 ; free virtual = 108800
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3030.906 ; gain = 0.000 ; free physical = 91013 ; free virtual = 108800
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3030.906 ; gain = 0.000 ; free physical = 91013 ; free virtual = 108800
Write Physdb Complete: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3030.906 ; gain = 0.000 ; free physical = 91013 ; free virtual = 108800
INFO: [Common 17-1381] The checkpoint '/home/landaud1/other/Senior_proj/Physics-Gpu-2025/Nick/host_interface/host_interface.runs/impl_1/top_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: bcb82eca ConstDB: 0 ShapeSum: a7909525 RouteDB: 981aeb64
Post Restoration Checksum: NetGraph: a7e0cfb9 | NumContArr: 3fb3d902 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 26ce69df5

Time (s): cpu = 00:01:15 ; elapsed = 00:01:04 . Memory (MB): peak = 3227.840 ; gain = 174.055 ; free physical = 91071 ; free virtual = 108867

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 26ce69df5

Time (s): cpu = 00:01:15 ; elapsed = 00:01:04 . Memory (MB): peak = 3227.840 ; gain = 174.055 ; free physical = 91071 ; free virtual = 108867

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 26ce69df5

Time (s): cpu = 00:01:15 ; elapsed = 00:01:04 . Memory (MB): peak = 3227.840 ; gain = 174.055 ; free physical = 91071 ; free virtual = 108867
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 25c3263e5

Time (s): cpu = 00:01:16 ; elapsed = 00:01:04 . Memory (MB): peak = 3296.598 ; gain = 242.812 ; free physical = 90981 ; free virtual = 108777
INFO: [Route 35-416] Intermediate Timing Summary | WNS=7.440  | TNS=0.000  | WHS=-0.086 | THS=-0.693 |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 36
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 36
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 323bb1e82

Time (s): cpu = 00:01:18 ; elapsed = 00:01:05 . Memory (MB): peak = 3300.293 ; gain = 246.508 ; free physical = 90977 ; free virtual = 108773

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 323bb1e82

Time (s): cpu = 00:01:18 ; elapsed = 00:01:05 . Memory (MB): peak = 3300.293 ; gain = 246.508 ; free physical = 90977 ; free virtual = 108773

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 1e934e153

Time (s): cpu = 00:01:19 ; elapsed = 00:01:05 . Memory (MB): peak = 3300.293 ; gain = 246.508 ; free physical = 90974 ; free virtual = 108769
Phase 4 Initial Routing | Checksum: 1e934e153

Time (s): cpu = 00:01:19 ; elapsed = 00:01:05 . Memory (MB): peak = 3300.293 ; gain = 246.508 ; free physical = 90974 ; free virtual = 108769

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=7.214  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 279cbbabd

Time (s): cpu = 00:01:19 ; elapsed = 00:01:05 . Memory (MB): peak = 3300.293 ; gain = 246.508 ; free physical = 90974 ; free virtual = 108769
Phase 5 Rip-up And Reroute | Checksum: 279cbbabd

Time (s): cpu = 00:01:19 ; elapsed = 00:01:05 . Memory (MB): peak = 3300.293 ; gain = 246.508 ; free physical = 90974 ; free virtual = 108769

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp
Phase 6.1 Delay CleanUp | Checksum: 279cbbabd

Time (s): cpu = 00:01:19 ; elapsed = 00:01:05 . Memory (MB): peak = 3300.293 ; gain = 246.508 ; free physical = 90974 ; free virtual = 108769

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 279cbbabd

Time (s): cpu = 00:01:19 ; elapsed = 00:01:05 . Memory (MB): peak = 3300.293 ; gain = 246.508 ; free physical = 90974 ; free virtual = 108769
Phase 6 Delay and Skew Optimization | Checksum: 279cbbabd

Time (s): cpu = 00:01:19 ; elapsed = 00:01:05 . Memory (MB): peak = 3300.293 ; gain = 246.508 ; free physical = 90974 ; free virtual = 108769

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=7.307  | TNS=0.000  | WHS=0.161  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 30c374ab5

Time (s): cpu = 00:01:19 ; elapsed = 00:01:05 . Memory (MB): peak = 3300.293 ; gain = 246.508 ; free physical = 90974 ; free virtual = 108769
Phase 7 Post Hold Fix | Checksum: 30c374ab5

Time (s): cpu = 00:01:19 ; elapsed = 00:01:05 . Memory (MB): peak = 3300.293 ; gain = 246.508 ; free physical = 90974 ; free virtual = 108769

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0241725 %
  Global Horizontal Routing Utilization  = 0.0637475 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 30c374ab5

Time (s): cpu = 00:01:19 ; elapsed = 00:01:05 . Memory (MB): peak = 3300.293 ; gain = 246.508 ; free physical = 90974 ; free virtual = 108769

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 30c374ab5

Time (s): cpu = 00:01:19 ; elapsed = 00:01:05 . Memory (MB): peak = 3300.293 ; gain = 246.508 ; free physical = 90974 ; free virtual = 108769

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 2cb37a3b3

Time (s): cpu = 00:01:19 ; elapsed = 00:01:05 . Memory (MB): peak = 3300.293 ; gain = 246.508 ; free physical = 90974 ; free virtual = 108769

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 2cb37a3b3

Time (s): cpu = 00:01:19 ; elapsed = 00:01:05 . Memory (MB): peak = 3300.293 ; gain = 246.508 ; free physical = 90974 ; free virtual = 108769

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=7.307  | TNS=0.000  | WHS=0.161  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 12 Post Router Timing | Checksum: 2cb37a3b3

Time (s): cpu = 00:01:19 ; elapsed = 00:01:05 . Memory (MB): peak = 3300.293 ; gain = 246.508 ; free physical = 90974 ; free virtual = 108769
Total Elapsed time in route_design: 65.31 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 1f80d4228

Time (s): cpu = 00:01:19 ; elapsed = 00:01:05 . Memory (MB): peak = 3300.293 ; gain = 246.508 ; free physical = 90974 ; free virtual = 108769
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 1f80d4228

Time (s): cpu = 00:01:19 ; elapsed = 00:01:05 . Memory (MB): peak = 3300.293 ; gain = 246.508 ; free physical = 90974 ; free virtual = 108769

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
86 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:21 ; elapsed = 00:01:06 . Memory (MB): peak = 3300.387 ; gain = 269.480 ; free physical = 90974 ; free virtual = 108769
INFO: [Vivado 12-24828] Executing command : report_drc -file top_drc_routed.rpt -pb top_drc_routed.pb -rpx top_drc_routed.rpx
Command: report_drc -file top_drc_routed.rpt -pb top_drc_routed.pb -rpx top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/landaud1/other/Senior_proj/Physics-Gpu-2025/Nick/host_interface/host_interface.runs/impl_1/top_drc_routed.rpt.
report_drc completed successfully
INFO: [Vivado 12-24828] Executing command : report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
Command: report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/landaud1/other/Senior_proj/Physics-Gpu-2025/Nick/host_interface/host_interface.runs/impl_1/top_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24838] Running report commands "report_bus_skew, report_incremental_reuse, report_route_status" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_route_status -file top_route_status.rpt -pb top_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file top_bus_skew_routed.rpt -pb top_bus_skew_routed.pb -rpx top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24828] Executing command : report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
Command: report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
106 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file top_clock_utilization_routed.rpt
WARNING: [Device 21-9320] Failed to find the Oracle tile group with name 'HSR_BOUNDARY_TOP'. This is required for Clock regions and Virtual grid.
WARNING: [Device 21-2174] Failed to initialize Virtual grid.
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3388.359 ; gain = 0.000 ; free physical = 90916 ; free virtual = 108714
Wrote PlaceDB: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3388.359 ; gain = 0.000 ; free physical = 90916 ; free virtual = 108714
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3388.359 ; gain = 0.000 ; free physical = 90916 ; free virtual = 108714
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3388.359 ; gain = 0.000 ; free physical = 90924 ; free virtual = 108722
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3388.359 ; gain = 0.000 ; free physical = 90924 ; free virtual = 108722
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3388.359 ; gain = 0.000 ; free physical = 90924 ; free virtual = 108722
Write Physdb Complete: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3388.359 ; gain = 0.000 ; free physical = 90924 ; free virtual = 108722
INFO: [Common 17-1381] The checkpoint '/home/landaud1/other/Senior_proj/Physics-Gpu-2025/Nick/host_interface/host_interface.runs/impl_1/top_routed.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Sat Feb 15 18:31:26 2025...

*** Running vivado
    with args -log top.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source top.tcl -notrace


****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Sat Feb 15 18:31:39 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source top.tcl -notrace
Command: open_checkpoint top_routed.dcp
INFO: [Device 21-403] Loading part xc7a200tsbg484-1
INFO: [Device 21-9227] Part: xc7a200tsbg484-1 does not have CEAM library.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1841.113 ; gain = 0.000 ; free physical = 92298 ; free virtual = 110092
INFO: [Project 1-479] Netlist was created with Vivado 2024.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1904.895 ; gain = 0.000 ; free physical = 92237 ; free virtual = 110031
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2550.863 ; gain = 0.000 ; free physical = 91625 ; free virtual = 109464
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2550.863 ; gain = 0.000 ; free physical = 91617 ; free virtual = 109456
Read PlaceDB: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2550.863 ; gain = 0.000 ; free physical = 91617 ; free virtual = 109456
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2550.863 ; gain = 0.000 ; free physical = 91617 ; free virtual = 109456
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2550.863 ; gain = 0.000 ; free physical = 91617 ; free virtual = 109456
Read Physdb Files: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2550.863 ; gain = 0.000 ; free physical = 91617 ; free virtual = 109456
Restored from archive | CPU: 0.110000 secs | Memory: 1.148430 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.1 . Memory (MB): peak = 2550.863 ; gain = 5.938 ; free physical = 91617 ; free virtual = 109456
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2550.863 ; gain = 0.000 ; free physical = 91617 ; free virtual = 109456
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2024.1 (64-bit) build 5076996
open_checkpoint: Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 2550.863 ; gain = 1150.148 ; free physical = 91617 ; free virtual = 109456
Command: write_bitstream -force top.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/media/sdb/Tools/Vivado/2024.1/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./top.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
22 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:33 ; elapsed = 00:00:24 . Memory (MB): peak = 3093.211 ; gain = 542.348 ; free physical = 91080 ; free virtual = 108928
INFO: [Common 17-206] Exiting Vivado at Sat Feb 15 18:32:39 2025...
