/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [10:0] _00_;
  wire celloutsig_0_0z;
  wire [6:0] celloutsig_0_1z;
  wire [13:0] celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [5:0] celloutsig_0_7z;
  wire [16:0] celloutsig_0_8z;
  wire [2:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [7:0] celloutsig_1_11z;
  wire [2:0] celloutsig_1_12z;
  wire [7:0] celloutsig_1_14z;
  wire [15:0] celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [11:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_6z = !(celloutsig_0_5z ? celloutsig_0_0z : celloutsig_0_3z);
  assign celloutsig_1_19z = !(celloutsig_1_15z[13] ? celloutsig_1_15z[10] : celloutsig_1_11z[1]);
  assign celloutsig_0_5z = ~celloutsig_0_1z[3];
  assign celloutsig_1_18z = ~celloutsig_1_1z;
  assign celloutsig_1_6z = celloutsig_1_2z ^ in_data[160];
  always_ff @(posedge celloutsig_1_1z, negedge clkin_data[0])
    if (!clkin_data[0]) _00_ <= 11'h000;
    else _00_ <= celloutsig_0_2z[10:0];
  assign celloutsig_1_5z = { in_data[118:113], celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_4z } & in_data[168:157];
  assign celloutsig_1_3z = { in_data[188:178], celloutsig_1_2z, celloutsig_1_1z } == { in_data[112:101], celloutsig_1_0z };
  assign celloutsig_1_7z = { in_data[183:174], celloutsig_1_1z, celloutsig_1_1z } == celloutsig_1_5z;
  assign celloutsig_1_8z = ! { in_data[181:153], celloutsig_1_7z };
  assign celloutsig_0_1z = { in_data[88:84], celloutsig_0_0z, celloutsig_0_0z } * in_data[21:15];
  assign celloutsig_1_10z = in_data[168:157] != in_data[183:172];
  assign celloutsig_1_15z = { celloutsig_1_11z[5:0], celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_14z } | { celloutsig_1_8z, celloutsig_1_3z, celloutsig_1_10z, celloutsig_1_3z, celloutsig_1_7z, celloutsig_1_12z, celloutsig_1_9z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_9z, celloutsig_1_8z, celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_10z };
  assign celloutsig_0_0z = & in_data[34:30];
  assign celloutsig_1_4z = celloutsig_1_3z & celloutsig_1_0z;
  assign celloutsig_0_3z = ^ celloutsig_0_1z[5:2];
  assign celloutsig_0_7z = celloutsig_0_2z[11:6] >> { _00_[6:2], celloutsig_0_0z };
  assign celloutsig_0_8z = { _00_[8:2], celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_7z, celloutsig_0_5z, celloutsig_0_3z } >>> { celloutsig_0_1z[5:3], celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_1_11z = { celloutsig_1_5z[6:4], celloutsig_1_4z, celloutsig_1_7z, celloutsig_1_10z, celloutsig_1_8z, celloutsig_1_8z } >>> { celloutsig_1_4z, celloutsig_1_6z, celloutsig_1_2z, celloutsig_1_6z, celloutsig_1_8z, celloutsig_1_7z, celloutsig_1_9z, celloutsig_1_4z };
  assign celloutsig_1_14z = { celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_8z, celloutsig_1_4z, celloutsig_1_9z, celloutsig_1_9z, celloutsig_1_8z, celloutsig_1_3z } >>> in_data[111:104];
  assign celloutsig_0_9z = { celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_5z } ~^ in_data[38:36];
  assign celloutsig_0_2z = { in_data[37:31], celloutsig_0_1z } ^ in_data[62:49];
  assign celloutsig_1_12z = { celloutsig_1_7z, celloutsig_1_6z, celloutsig_1_2z } ^ { celloutsig_1_10z, celloutsig_1_7z, celloutsig_1_10z };
  assign celloutsig_1_0z = ~((in_data[187] & in_data[162]) | (in_data[109] & in_data[102]));
  assign celloutsig_1_1z = ~((in_data[126] & in_data[98]) | (celloutsig_1_0z & in_data[124]));
  assign celloutsig_1_2z = ~((celloutsig_1_1z & celloutsig_1_0z) | (celloutsig_1_1z & celloutsig_1_1z));
  assign celloutsig_1_9z = ~((celloutsig_1_6z & celloutsig_1_1z) | (celloutsig_1_3z & celloutsig_1_5z[3]));
  assign { out_data[128], out_data[96], out_data[48:32], out_data[2:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_8z, celloutsig_0_9z };
endmodule
