
****** PlanAhead v14.7 (64-bit)
  **** Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
    ** Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source {C:/Users/Jesus Hta Mtz/Desktop/ArquiProcesador/Final_ESCOMips_conDiv/pa.fromNetlist.tcl}
# create_project -name ProyectoFinal -dir "C:/Users/Jesus Hta Mtz/Desktop/ArquiProcesador/Final_ESCOMips_conDiv/planAhead_run_2" -part xc7a100tcsg324-2
create_project: Time (s): elapsed = 00:00:30 . Memory (MB): peak = 386.383 ; gain = 69.613
# set_property design_mode GateLvl [get_property srcset [current_run -impl]]
# set_property edif_top_file "C:/Users/Jesus Hta Mtz/Desktop/ArquiProcesador/Final_ESCOMips_conDiv/ESCOMIPS.ngc" [ get_property srcset [ current_run ] ]
# add_files -norecurse { {C:/Users/Jesus Hta Mtz/Desktop/ArquiProcesador/Final_ESCOMips_conDiv} }
# set_param project.pinAheadLayout  yes
# set_property target_constrs_file "FINAL_PINES.ucf" [current_fileset -constrset]
Adding file 'C:/Users/Jesus Hta Mtz/Desktop/ArquiProcesador/Final_ESCOMips_conDiv/FINAL_PINES.ucf' to fileset 'constrs_1'
# add_files [list {FINAL_PINES.ucf}] -fileset [get_property constrset [current_run]]
# link_design
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to project part: xc7a100tcsg324-2
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design ESCOMIPS.ngc ...
WARNING:NetListWriters:298 - No output is written to ESCOMIPS.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus micro_inst<19 : 1> on block ESCOMIPS is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus mux_alu_2<15 : 9> on block ESCOMIPS is
   not reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file ESCOMIPS.edif ...
ngc2edif: Total memory usage is 84788 kilobytes

Parsing EDIF File [./planAhead_run_2/ProyectoFinal.data/cache/ESCOMIPS_ngc_zx.edif]
Finished Parsing EDIF File [./planAhead_run_2/ProyectoFinal.data/cache/ESCOMIPS_ngc_zx.edif]
INFO: [Netlist 29-17] Analyzing 286 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-43] Netlist 'ESCOMIPS' is not ideal for floorplanning, since the cellview 'ESCOMIPS' defined in file 'ESCOMIPS.ngc' contains large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
Loading clock regions from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/artix7/artix7/xc7a100t/ClockRegion.xml
Loading clock buffers from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/artix7/artix7/xc7a100t/ClockBuffers.xml
Loading clock placement rules from C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/artix7/ClockPlacerRules.xml
Loading package pin functions from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/artix7/PinFunctions.xml...
Loading package from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/artix7/artix7/xc7a100t/csg324/Package.xml
Loading io standards from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/artix7/IOStandards.xml
Loading device configuration modes from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/artix7/ConfigModes.xml
Loading list of drcs for the architecture : C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/artix7/drc.xml
Parsing UCF File [C:/Users/Jesus Hta Mtz/Desktop/ArquiProcesador/Final_ESCOMips_conDiv/FINAL_PINES.ucf]
Finished Parsing UCF File [C:/Users/Jesus Hta Mtz/Desktop/ArquiProcesador/Final_ESCOMips_conDiv/FINAL_PINES.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 286 instances were transformed.
  BUFGP => BUFGP (IBUF, BUFG): 1 instances
  FDC => FDCE: 26 instances
  FDCE_1 => FDCE (inverted pins: C): 2 instances
  FDC_1 => FDCE (inverted pins: C): 1 instances
  RAM256X1S => RAM256X1S (RAMS64E, RAMS64E, RAMS64E, RAMS64E, MUXF7, MUXF7, MUXF8): 256 instances

Phase 0 | Netlist Checksum: f6c820d0
link_design: Time (s): elapsed = 00:03:44 . Memory (MB): peak = 743.270 ; gain = 356.887
exit
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Thu Jun 15 18:58:07 2017...
INFO: [Common 17-83] Releasing license: PlanAhead
