#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x104c6d130 .scope module, "tb" "tb" 2 3;
 .timescale -9 -12;
v0x8aac990e0_0 .var "clk", 0 0;
v0x8aac99180_0 .net "done", 0 0, v0x8aac98280_0;  1 drivers
v0x8aac99220_0 .var "rst", 0 0;
v0x8aac992c0_0 .net "total_count", 63 0, v0x8aac98e60_0;  1 drivers
E_0x8aac69d40 .event anyedge, v0x8aac98280_0;
S_0x104c648e0 .scope module, "uut" "solution" 2 10, 3 1 0, S_0x104c6d130;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 64 "total_count";
    .port_info 3 /OUTPUT 1 "done";
P_0x104c72d50 .param/l "S_ALL_DONE" 1 3 53, +C4<00000000000000000000000000001001>;
P_0x104c72d90 .param/l "S_BACKTRACK" 1 3 50, +C4<00000000000000000000000000000110>;
P_0x104c72dd0 .param/l "S_DONE_PROB" 1 3 52, +C4<00000000000000000000000000001000>;
P_0x104c72e10 .param/l "S_INIT" 1 3 44, +C4<00000000000000000000000000000000>;
P_0x104c72e50 .param/l "S_INIT_SEARCH" 1 3 46, +C4<00000000000000000000000000000010>;
P_0x104c72e90 .param/l "S_LOAD_ITEM" 1 3 47, +C4<00000000000000000000000000000011>;
P_0x104c72ed0 .param/l "S_LOAD_PROB" 1 3 45, +C4<00000000000000000000000000000001>;
P_0x104c72f10 .param/l "S_NEXT_CHOICE" 1 3 51, +C4<00000000000000000000000000000111>;
P_0x104c72f50 .param/l "S_PLACE" 1 3 49, +C4<00000000000000000000000000000101>;
P_0x104c72f90 .param/l "S_TRY_FIT" 1 3 48, +C4<00000000000000000000000000000100>;
v0x104c64a60_0 .var/i "H", 31 0;
v0x104c64b00_0 .var/i "NumItems", 31 0;
v0x104c71f90_0 .var/i "W", 31 0;
v0x104c72030_0 .var/i "abs_pos", 31 0;
v0x104c720d0_0 .var/i "base_addr", 31 0;
v0x104c72170_0 .var/i "c_chk", 31 0;
v0x104c72fd0_0 .net "clk", 0 0, v0x8aac990e0_0;  1 drivers
v0x8aac98000_0 .var "collision", 0 0;
v0x8aac980a0_0 .var/i "cur_c", 31 0;
v0x8aac98140_0 .var/i "cur_r", 31 0;
v0x8aac981e0_0 .var/i "depth", 31 0;
v0x8aac98280_0 .var "done", 0 0;
v0x8aac98320_0 .var "grid", 0 2499;
v0x8aac983c0_0 .var/i "items_ptr", 31 0;
v0x8aac98460_0 .var "mask_row_bits", 7 0;
v0x8aac98500 .array "mem", 4095 0, 31 0;
v0x8aac985a0_0 .var/i "mr", 31 0;
v0x8aac98640_0 .var/i "num_probs", 31 0;
v0x8aac986e0_0 .var/i "pos", 31 0;
v0x8aac98780_0 .var/i "prob_idx", 31 0;
v0x8aac98820_0 .var/i "prob_ptr", 31 0;
v0x8aac988c0_0 .net "rst", 0 0, v0x8aac99220_0;  1 drivers
v0x8aac98960_0 .var "s_h", 31 0;
v0x8aac98a00_0 .var "s_mask", 63 0;
v0x8aac98aa0_0 .var "s_w", 31 0;
v0x8aac98b40_0 .var/i "shape_id", 31 0;
v0x8aac98be0 .array "shape_idx_mem", 63 0, 31 0;
v0x8aac98c80 .array "shape_mem", 4095 0, 31 0;
v0x8aac98d20 .array "stack", 511 0, 63 0;
v0x8aac98dc0_0 .var "state", 3 0;
v0x8aac98e60_0 .var "total_count", 63 0;
v0x8aac98f00_0 .var/i "var_count", 31 0;
v0x8aac98fa0_0 .var/i "var_idx", 31 0;
v0x8aac99040_0 .var/i "var_start", 31 0;
E_0x8aac69d80 .event posedge, v0x104c72fd0_0;
    .scope S_0x104c648e0;
T_0 ;
    %vpi_call 3 17 "$readmemh", "../input/input.hex", v0x8aac98500 {0 0 0};
    %vpi_call 3 18 "$readmemh", "../input/shapes.hex", v0x8aac98c80 {0 0 0};
    %vpi_call 3 19 "$readmemh", "../input/shape_idx.hex", v0x8aac98be0 {0 0 0};
    %end;
    .thread T_0;
    .scope S_0x104c648e0;
T_1 ;
    %wait E_0x8aac69d80;
    %load/vec4 v0x8aac988c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x8aac98e60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x8aac98280_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x8aac98dc0_0, 0;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0x8aac98820_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x8aac98dc0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_1.9, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_1.10, 6;
    %jmp T_1.11;
T_1.2 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x8aac98500, 4;
    %store/vec4 v0x8aac98640_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x8aac98780_0, 0;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0x8aac98820_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x8aac98dc0_0, 0;
    %jmp T_1.11;
T_1.3 ;
    %load/vec4 v0x8aac98640_0;
    %load/vec4 v0x8aac98780_0;
    %cmp/s;
    %flag_or 5, 4;
    %jmp/0xz  T_1.12, 5;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x8aac98dc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x8aac98280_0, 0;
    %jmp T_1.13;
T_1.12 ;
    %ix/getv/s 4, v0x8aac98820_0;
    %load/vec4a v0x8aac98500, 4;
    %parti/s 16, 16, 6;
    %pad/u 32;
    %store/vec4 v0x104c71f90_0, 0, 32;
    %ix/getv/s 4, v0x8aac98820_0;
    %load/vec4a v0x8aac98500, 4;
    %parti/s 16, 0, 2;
    %pad/u 32;
    %store/vec4 v0x104c64a60_0, 0, 32;
    %load/vec4 v0x8aac98820_0;
    %addi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x8aac98500, 4;
    %store/vec4 v0x104c64b00_0, 0, 32;
    %load/vec4 v0x8aac98820_0;
    %addi 2, 0, 32;
    %store/vec4 v0x8aac983c0_0, 0, 32;
    %load/vec4 v0x8aac98820_0;
    %addi 2, 0, 32;
    %load/vec4 v0x104c64b00_0;
    %add;
    %store/vec4 v0x8aac98820_0, 0, 32;
    %pushi/vec4 0, 0, 2500;
    %assign/vec4 v0x8aac98320_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x8aac981e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x8aac98fa0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x8aac986e0_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x8aac98dc0_0, 0;
T_1.13 ;
    %jmp T_1.11;
T_1.4 ;
    %load/vec4 v0x8aac981e0_0;
    %load/vec4 v0x104c64b00_0;
    %cmp/e;
    %jmp/0xz  T_1.14, 4;
    %load/vec4 v0x8aac98e60_0;
    %addi 1, 0, 64;
    %assign/vec4 v0x8aac98e60_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x8aac98dc0_0, 0;
    %jmp T_1.15;
T_1.14 ;
    %load/vec4 v0x8aac983c0_0;
    %load/vec4 v0x8aac981e0_0;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x8aac98500, 4;
    %store/vec4 v0x8aac98b40_0, 0, 32;
    %ix/getv/s 4, v0x8aac98b40_0;
    %load/vec4a v0x8aac98be0, 4;
    %parti/s 16, 16, 6;
    %pad/u 32;
    %store/vec4 v0x8aac99040_0, 0, 32;
    %ix/getv/s 4, v0x8aac98b40_0;
    %load/vec4a v0x8aac98be0, 4;
    %parti/s 16, 0, 2;
    %pad/u 32;
    %store/vec4 v0x8aac98f00_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %load/vec4 v0x8aac99040_0;
    %load/vec4 v0x8aac98fa0_0;
    %add;
    %muli 4, 0, 32;
    %add;
    %store/vec4 v0x104c720d0_0, 0, 32;
    %ix/getv/s 4, v0x104c720d0_0;
    %load/vec4a v0x8aac98c80, 4;
    %store/vec4 v0x8aac98aa0_0, 0, 32;
    %load/vec4 v0x104c720d0_0;
    %addi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x8aac98c80, 4;
    %store/vec4 v0x8aac98960_0, 0, 32;
    %load/vec4 v0x104c720d0_0;
    %addi 2, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x8aac98c80, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x8aac98a00_0, 4, 32;
    %load/vec4 v0x104c720d0_0;
    %addi 3, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x8aac98c80, 4;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x8aac98a00_0, 4, 32;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x8aac98dc0_0, 0;
T_1.15 ;
    %jmp T_1.11;
T_1.5 ;
    %load/vec4 v0x8aac986e0_0;
    %load/vec4 v0x104c71f90_0;
    %div/s;
    %store/vec4 v0x8aac98140_0, 0, 32;
    %load/vec4 v0x8aac986e0_0;
    %load/vec4 v0x104c71f90_0;
    %mod/s;
    %store/vec4 v0x8aac980a0_0, 0, 32;
    %load/vec4 v0x104c64a60_0;
    %load/vec4 v0x8aac98140_0;
    %load/vec4 v0x8aac98960_0;
    %add;
    %cmp/u;
    %jmp/1 T_1.18, 5;
    %flag_mov 8, 5;
    %load/vec4 v0x104c71f90_0;
    %load/vec4 v0x8aac980a0_0;
    %load/vec4 v0x8aac98aa0_0;
    %add;
    %cmp/u;
    %flag_or 5, 8;
T_1.18;
    %jmp/0xz  T_1.16, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x8aac98000_0, 0, 1;
    %jmp T_1.17;
T_1.16 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x8aac98000_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x8aac985a0_0, 0, 32;
T_1.19 ;
    %load/vec4 v0x8aac985a0_0;
    %load/vec4 v0x8aac98960_0;
    %cmp/u;
    %jmp/0xz T_1.20, 5;
    %load/vec4 v0x8aac98140_0;
    %load/vec4 v0x8aac985a0_0;
    %add;
    %load/vec4 v0x104c71f90_0;
    %mul;
    %load/vec4 v0x8aac980a0_0;
    %add;
    %store/vec4 v0x104c72030_0, 0, 32;
    %load/vec4 v0x8aac98a00_0;
    %load/vec4 v0x8aac985a0_0;
    %muli 8, 0, 32;
    %ix/vec4 4;
    %shiftr 4;
    %pushi/vec4 255, 0, 64;
    %and;
    %pad/u 8;
    %store/vec4 v0x8aac98460_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x104c72170_0, 0, 32;
T_1.21 ;
    %load/vec4 v0x104c72170_0;
    %load/vec4 v0x8aac98aa0_0;
    %cmp/u;
    %jmp/0xz T_1.22, 5;
    %load/vec4 v0x8aac98460_0;
    %pad/u 32;
    %load/vec4 v0x104c72170_0;
    %ix/vec4 4;
    %shiftr 4;
    %pushi/vec4 1, 0, 32;
    %and;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_1.23, 4;
    %load/vec4 v0x8aac98320_0;
    %pushi/vec4 2499, 0, 34;
    %load/vec4 v0x104c72030_0;
    %load/vec4 v0x104c72170_0;
    %add;
    %pad/s 34;
    %sub;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.25, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x8aac98000_0, 0, 1;
T_1.25 ;
T_1.23 ;
    %load/vec4 v0x104c72170_0;
    %addi 1, 0, 32;
    %store/vec4 v0x104c72170_0, 0, 32;
    %jmp T_1.21;
T_1.22 ;
    %load/vec4 v0x8aac985a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x8aac985a0_0, 0, 32;
    %jmp T_1.19;
T_1.20 ;
T_1.17 ;
    %load/vec4 v0x8aac98000_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_1.27, 4;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x8aac98dc0_0, 0;
    %jmp T_1.28;
T_1.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x8aac98dc0_0, 0;
T_1.28 ;
    %jmp T_1.11;
T_1.6 ;
    %load/vec4 v0x8aac986e0_0;
    %load/vec4 v0x104c71f90_0;
    %div/s;
    %store/vec4 v0x8aac98140_0, 0, 32;
    %load/vec4 v0x8aac986e0_0;
    %load/vec4 v0x104c71f90_0;
    %mod/s;
    %store/vec4 v0x8aac980a0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x8aac985a0_0, 0, 32;
T_1.29 ;
    %load/vec4 v0x8aac985a0_0;
    %load/vec4 v0x8aac98960_0;
    %cmp/u;
    %jmp/0xz T_1.30, 5;
    %load/vec4 v0x8aac98140_0;
    %load/vec4 v0x8aac985a0_0;
    %add;
    %load/vec4 v0x104c71f90_0;
    %mul;
    %load/vec4 v0x8aac980a0_0;
    %add;
    %store/vec4 v0x104c72030_0, 0, 32;
    %load/vec4 v0x8aac98a00_0;
    %load/vec4 v0x8aac985a0_0;
    %muli 8, 0, 32;
    %ix/vec4 4;
    %shiftr 4;
    %pushi/vec4 255, 0, 64;
    %and;
    %pad/u 8;
    %store/vec4 v0x8aac98460_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x104c72170_0, 0, 32;
T_1.31 ;
    %load/vec4 v0x104c72170_0;
    %load/vec4 v0x8aac98aa0_0;
    %cmp/u;
    %jmp/0xz T_1.32, 5;
    %load/vec4 v0x8aac98460_0;
    %pad/u 32;
    %load/vec4 v0x104c72170_0;
    %ix/vec4 4;
    %shiftr 4;
    %pushi/vec4 1, 0, 32;
    %and;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_1.33, 4;
    %pushi/vec4 1, 0, 1;
    %pushi/vec4 2499, 0, 34;
    %load/vec4 v0x104c72030_0;
    %load/vec4 v0x104c72170_0;
    %add;
    %pad/s 34;
    %sub;
    %ix/vec4/s 4;
    %store/vec4 v0x8aac98320_0, 4, 1;
T_1.33 ;
    %load/vec4 v0x104c72170_0;
    %addi 1, 0, 32;
    %store/vec4 v0x104c72170_0, 0, 32;
    %jmp T_1.31;
T_1.32 ;
    %load/vec4 v0x8aac985a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x8aac985a0_0, 0, 32;
    %jmp T_1.29;
T_1.30 ;
    %load/vec4 v0x8aac98fa0_0;
    %ix/getv/s 4, v0x8aac981e0_0;
    %flag_mov 8, 4;
    %ix/load 5, 32, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x8aac98d20, 4, 5;
    %load/vec4 v0x8aac986e0_0;
    %ix/getv/s 4, v0x8aac981e0_0;
    %flag_mov 8, 4;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x8aac98d20, 4, 5;
    %load/vec4 v0x8aac981e0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x8aac981e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x8aac98fa0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x8aac986e0_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x8aac98dc0_0, 0;
    %jmp T_1.11;
T_1.7 ;
    %load/vec4 v0x8aac986e0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x8aac986e0_0, 0;
    %load/vec4 v0x104c71f90_0;
    %load/vec4 v0x104c64a60_0;
    %mul;
    %load/vec4 v0x8aac986e0_0;
    %cmp/s;
    %flag_or 5, 4;
    %jmp/0xz  T_1.35, 5;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x8aac986e0_0, 0;
    %load/vec4 v0x8aac98fa0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x8aac98fa0_0, 0;
    %load/vec4 v0x8aac98f00_0;
    %load/vec4 v0x8aac98fa0_0;
    %cmp/s;
    %flag_or 5, 4;
    %jmp/0xz  T_1.37, 5;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x8aac98dc0_0, 0;
    %jmp T_1.38;
T_1.37 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x8aac98dc0_0, 0;
T_1.38 ;
    %jmp T_1.36;
T_1.35 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x8aac98dc0_0, 0;
T_1.36 ;
    %jmp T_1.11;
T_1.8 ;
    %load/vec4 v0x8aac981e0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_1.39, 4;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x8aac98dc0_0, 0;
    %jmp T_1.40;
T_1.39 ;
    %load/vec4 v0x8aac981e0_0;
    %subi 1, 0, 32;
    %assign/vec4 v0x8aac981e0_0, 0;
    %load/vec4 v0x8aac981e0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x8aac98d20, 4;
    %parti/s 32, 32, 7;
    %store/vec4 v0x8aac98fa0_0, 0, 32;
    %load/vec4 v0x8aac981e0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x8aac98d20, 4;
    %parti/s 32, 0, 2;
    %store/vec4 v0x8aac986e0_0, 0, 32;
    %load/vec4 v0x8aac983c0_0;
    %load/vec4 v0x8aac981e0_0;
    %subi 1, 0, 32;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x8aac98500, 4;
    %store/vec4 v0x8aac98b40_0, 0, 32;
    %ix/getv/s 4, v0x8aac98b40_0;
    %load/vec4a v0x8aac98be0, 4;
    %parti/s 16, 16, 6;
    %pad/u 32;
    %store/vec4 v0x8aac99040_0, 0, 32;
    %load/vec4 v0x8aac981e0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x8aac98d20, 4;
    %parti/s 32, 32, 7;
    %store/vec4 v0x8aac98fa0_0, 0, 32;
    %load/vec4 v0x8aac981e0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x8aac98d20, 4;
    %parti/s 32, 0, 2;
    %store/vec4 v0x8aac986e0_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %load/vec4 v0x8aac99040_0;
    %load/vec4 v0x8aac98fa0_0;
    %add;
    %muli 4, 0, 32;
    %add;
    %store/vec4 v0x104c720d0_0, 0, 32;
    %ix/getv/s 4, v0x104c720d0_0;
    %load/vec4a v0x8aac98c80, 4;
    %store/vec4 v0x8aac98aa0_0, 0, 32;
    %load/vec4 v0x104c720d0_0;
    %addi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x8aac98c80, 4;
    %store/vec4 v0x8aac98960_0, 0, 32;
    %load/vec4 v0x104c720d0_0;
    %addi 2, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x8aac98c80, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x8aac98a00_0, 4, 32;
    %load/vec4 v0x104c720d0_0;
    %addi 3, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x8aac98c80, 4;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x8aac98a00_0, 4, 32;
    %load/vec4 v0x8aac986e0_0;
    %load/vec4 v0x104c71f90_0;
    %div/s;
    %store/vec4 v0x8aac98140_0, 0, 32;
    %load/vec4 v0x8aac986e0_0;
    %load/vec4 v0x104c71f90_0;
    %mod/s;
    %store/vec4 v0x8aac980a0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x8aac985a0_0, 0, 32;
T_1.41 ;
    %load/vec4 v0x8aac985a0_0;
    %load/vec4 v0x8aac98960_0;
    %cmp/u;
    %jmp/0xz T_1.42, 5;
    %load/vec4 v0x8aac98140_0;
    %load/vec4 v0x8aac985a0_0;
    %add;
    %load/vec4 v0x104c71f90_0;
    %mul;
    %load/vec4 v0x8aac980a0_0;
    %add;
    %store/vec4 v0x104c72030_0, 0, 32;
    %load/vec4 v0x8aac98a00_0;
    %load/vec4 v0x8aac985a0_0;
    %muli 8, 0, 32;
    %ix/vec4 4;
    %shiftr 4;
    %pushi/vec4 255, 0, 64;
    %and;
    %pad/u 8;
    %store/vec4 v0x8aac98460_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x104c72170_0, 0, 32;
T_1.43 ;
    %load/vec4 v0x104c72170_0;
    %load/vec4 v0x8aac98aa0_0;
    %cmp/u;
    %jmp/0xz T_1.44, 5;
    %load/vec4 v0x8aac98460_0;
    %pad/u 32;
    %load/vec4 v0x104c72170_0;
    %ix/vec4 4;
    %shiftr 4;
    %pushi/vec4 1, 0, 32;
    %and;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_1.45, 4;
    %pushi/vec4 0, 0, 1;
    %pushi/vec4 2499, 0, 34;
    %load/vec4 v0x104c72030_0;
    %load/vec4 v0x104c72170_0;
    %add;
    %pad/s 34;
    %sub;
    %ix/vec4/s 4;
    %store/vec4 v0x8aac98320_0, 4, 1;
T_1.45 ;
    %load/vec4 v0x104c72170_0;
    %addi 1, 0, 32;
    %store/vec4 v0x104c72170_0, 0, 32;
    %jmp T_1.43;
T_1.44 ;
    %load/vec4 v0x8aac985a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x8aac985a0_0, 0, 32;
    %jmp T_1.41;
T_1.42 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x8aac98dc0_0, 0;
T_1.40 ;
    %jmp T_1.11;
T_1.9 ;
    %vpi_call 3 299 "$display", "Solved Problem %d", v0x8aac98780_0 {0 0 0};
    %load/vec4 v0x8aac98780_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x8aac98780_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x8aac98dc0_0, 0;
    %jmp T_1.11;
T_1.10 ;
    %jmp T_1.11;
T_1.11 ;
    %pop/vec4 1;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x104c6d130;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x8aac990e0_0, 0, 1;
T_2.0 ;
    %delay 5000, 0;
    %load/vec4 v0x8aac990e0_0;
    %inv;
    %store/vec4 v0x8aac990e0_0, 0, 1;
    %jmp T_2.0;
    %end;
    .thread T_2;
    .scope S_0x104c6d130;
T_3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x8aac99220_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x8aac99220_0, 0, 1;
T_3.0 ;
    %load/vec4 v0x8aac99180_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_3.1, 6;
    %wait E_0x8aac69d40;
    %jmp T_3.0;
T_3.1 ;
    %delay 100000, 0;
    %vpi_call 2 33 "$display", "--------------------------------" {0 0 0};
    %vpi_call 2 34 "$display", "Simulation Done." {0 0 0};
    %vpi_call 2 35 "$display", "Valid Regions: %d", v0x8aac992c0_0 {0 0 0};
    %vpi_call 2 36 "$display", "--------------------------------" {0 0 0};
    %vpi_call 2 37 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x104c6d130;
T_4 ;
    %delay 2840207360, 465;
    %vpi_call 2 44 "$display", "Timeout!" {0 0 0};
    %vpi_call 2 45 "$finish" {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "sim/tb.v";
    "src/solution.v";
