library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity rom is
	port(
		a : in std_logic_vector(11 downto 0);
		q : out std_logic_vector(7 downto 0));
end entity;

architecture rom of rom is
begin
	with a select
		q <=
