Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Mon May 27 13:08:45 2024
| Host         : MSI running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file uart_loopback_control_sets_placed.rpt
| Design       : uart_loopback
| Device       : xc7a35t
------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     4 |
| Unused register locations in slices containing registers |    20 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              23 |           10 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               9 |            3 |
| Yes          | No                    | No                     |               9 |            5 |
| Yes          | No                    | Yes                    |               3 |            1 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+--------------------+----------------------------+------------------------------------------+------------------+----------------+
|    Clock Signal    |        Enable Signal       |             Set/Reset Signal             | Slice Load Count | Bel Load Count |
+--------------------+----------------------------+------------------------------------------+------------------+----------------+
|  sys_clk_IBUF_BUFG | UART_RX_INST/r_led3        | r_led1_i_3_n_0                           |                1 |              3 |
|  sys_clk_IBUF_BUFG |                            | UART_TX_INST/r_Clock_Count[8]_i_1__0_n_0 |                3 |              9 |
|  sys_clk_IBUF_BUFG | UART_RX_INST/r_Clock_Count |                                          |                5 |              9 |
|  sys_clk_IBUF_BUFG |                            |                                          |               10 |             23 |
+--------------------+----------------------------+------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 3      |                     1 |
| 9      |                     2 |
| 16+    |                     1 |
+--------+-----------------------+


