#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Mon Feb 10 14:03:15 2020
# Process ID: 30691
# Current directory: /home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.runs/synth_1
# Command line: vivado -log top_level.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_level.tcl
# Log file: /home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.runs/synth_1/top_level.vds
# Journal file: /home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source top_level.tcl -notrace
Command: synth_design -top top_level -part xc7a35tcsg324-1 -flatten_hierarchy none
Starting synth_design
WARNING: [IP_Flow 19-5178] IP tri_mode_ethernet_mac_0 will not be generated with lower license level. If you would like to generate with the current available license levels, please reset and regenerate.
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 30710 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1441.066 ; gain = 36.996 ; free physical = 2160 ; free virtual = 5822
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top_level' [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/top/top_level.vhd:49]
INFO: [Synth 8-638] synthesizing module 'system_clocks' [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/ipbus/system_clocks.vhd:33]
INFO: [Synth 8-113] binding component instance 'BUFG_SYS_CLK' to cell 'BUFG' [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/ipbus/system_clocks.vhd:59]
INFO: [Synth 8-113] binding component instance 'BUFG_SYS_CLK_x4' to cell 'BUFG' [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/ipbus/system_clocks.vhd:65]
INFO: [Synth 8-113] binding component instance 'BUFG_SYS_CLK_x2' to cell 'BUFG' [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/ipbus/system_clocks.vhd:71]
INFO: [Synth 8-113] binding component instance 'BUFG_TDC_CLK' to cell 'BUFG' [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/ipbus/system_clocks.vhd:78]
INFO: [Synth 8-113] binding component instance 'BUFG_SYS_CLK_FB' to cell 'BUFG' [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/ipbus/system_clocks.vhd:84]
INFO: [Synth 8-113] binding component instance 'bufgipb' to cell 'BUFG' [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/ipbus/system_clocks.vhd:90]
INFO: [Synth 8-113] binding component instance 'buf200' to cell 'BUFG' [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/ipbus/system_clocks.vhd:95]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 20.000000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 16.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT1_DIVIDE bound to: 8 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT2_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT3_DIVIDE bound to: 32 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT4_CASCADE bound to: 0 - type: bool 
	Parameter CLKOUT4_DIVIDE bound to: 40 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT5_DIVIDE bound to: 5 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: 0 - type: bool 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 2 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.000000 - type: float 
	Parameter REF_JITTER2 bound to: 0.000000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: 0 - type: bool 
INFO: [Synth 8-113] binding component instance 'MMCME2_ADV_TX_PLL' to cell 'MMCME2_ADV' [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/ipbus/system_clocks.vhd:104]
INFO: [Synth 8-638] synthesizing module 'clock_div' [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/ipbus/clock_div.vhd:25]
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-113] binding component instance 'reset_gen' to cell 'SRL16' [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/ipbus/clock_div.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'clock_div' (1#1) [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/ipbus/clock_div.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'system_clocks' (2#1) [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/ipbus/system_clocks.vhd:33]
INFO: [Synth 8-638] synthesizing module 'tri_mode_ethernet_mac_0_fifo_block' [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/imports/imports/tri_mode_ethernet_mac_0_fifo_block.vhd:164]
INFO: [Synth 8-3491] module 'tri_mode_ethernet_mac_0_support' declared at '/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/imports/imports/tri_mode_ethernet_mac_0_support.vhd:68' bound to instance 'trimac_sup_block' of component 'tri_mode_ethernet_mac_0_support' [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/imports/imports/tri_mode_ethernet_mac_0_fifo_block.vhd:341]
INFO: [Synth 8-638] synthesizing module 'tri_mode_ethernet_mac_0_support' [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/imports/imports/tri_mode_ethernet_mac_0_support.vhd:132]
INFO: [Synth 8-3491] module 'tri_mode_ethernet_mac_0' declared at '/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.runs/synth_1/.Xil/Vivado-30691-gabriele-HP-Laptop/realtime/tri_mode_ethernet_mac_0_stub.vhdl:5' bound to instance 'tri_mode_ethernet_mac_i' of component 'tri_mode_ethernet_mac_0' [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/imports/imports/tri_mode_ethernet_mac_0_support.vhd:206]
INFO: [Synth 8-638] synthesizing module 'tri_mode_ethernet_mac_0' [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.runs/synth_1/.Xil/Vivado-30691-gabriele-HP-Laptop/realtime/tri_mode_ethernet_mac_0_stub.vhdl:48]
INFO: [Synth 8-256] done synthesizing module 'tri_mode_ethernet_mac_0_support' (3#1) [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/imports/imports/tri_mode_ethernet_mac_0_support.vhd:132]
INFO: [Synth 8-3491] module 'tri_mode_ethernet_mac_0_reset_sync' declared at '/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/imports/imports/tri_mode_ethernet_mac_0_reset_sync.vhd:67' bound to instance 'rx_mac_reset_gen' of component 'tri_mode_ethernet_mac_0_reset_sync' [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/imports/imports/tri_mode_ethernet_mac_0_fifo_block.vhd:409]
INFO: [Synth 8-638] synthesizing module 'tri_mode_ethernet_mac_0_reset_sync' [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/imports/imports/tri_mode_ethernet_mac_0_reset_sync.vhd:87]
	Parameter INITIALISE bound to: 1'b1 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_PRE_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'reset_sync0' to cell 'FDPE' [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/imports/imports/tri_mode_ethernet_mac_0_reset_sync.vhd:109]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_PRE_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'reset_sync1' to cell 'FDPE' [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/imports/imports/tri_mode_ethernet_mac_0_reset_sync.vhd:121]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_PRE_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'reset_sync2' to cell 'FDPE' [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/imports/imports/tri_mode_ethernet_mac_0_reset_sync.vhd:133]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_PRE_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'reset_sync3' to cell 'FDPE' [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/imports/imports/tri_mode_ethernet_mac_0_reset_sync.vhd:145]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_PRE_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'reset_sync4' to cell 'FDPE' [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/imports/imports/tri_mode_ethernet_mac_0_reset_sync.vhd:157]
INFO: [Synth 8-256] done synthesizing module 'tri_mode_ethernet_mac_0_reset_sync' (4#1) [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/imports/imports/tri_mode_ethernet_mac_0_reset_sync.vhd:87]
INFO: [Synth 8-3491] module 'tri_mode_ethernet_mac_0_reset_sync' declared at '/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/imports/imports/tri_mode_ethernet_mac_0_reset_sync.vhd:67' bound to instance 'tx_mac_reset_gen' of component 'tri_mode_ethernet_mac_0_reset_sync' [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/imports/imports/tri_mode_ethernet_mac_0_fifo_block.vhd:417]
	Parameter FULL_DUPLEX_ONLY bound to: 1 - type: bool 
INFO: [Synth 8-3491] module 'tri_mode_ethernet_mac_0_ten_100_1g_eth_fifo' declared at '/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/imports/imports/tri_mode_ethernet_mac_0_ten_100_1g_eth_fifo.vhd:75' bound to instance 'user_side_FIFO' of component 'tri_mode_ethernet_mac_0_ten_100_1g_eth_fifo' [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/imports/imports/tri_mode_ethernet_mac_0_fifo_block.vhd:431]
INFO: [Synth 8-638] synthesizing module 'tri_mode_ethernet_mac_0_ten_100_1g_eth_fifo' [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/imports/imports/tri_mode_ethernet_mac_0_ten_100_1g_eth_fifo.vhd:117]
	Parameter FULL_DUPLEX_ONLY bound to: 1 - type: bool 
	Parameter FULL_DUPLEX_ONLY bound to: 1 - type: bool 
INFO: [Synth 8-3491] module 'tri_mode_ethernet_mac_0_tx_client_fifo' declared at '/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/imports/imports/tri_mode_ethernet_mac_0_tx_client_fifo.vhd:102' bound to instance 'tx_fifo_i' of component 'tri_mode_ethernet_mac_0_tx_client_fifo' [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/imports/imports/tri_mode_ethernet_mac_0_ten_100_1g_eth_fifo.vhd:181]
INFO: [Synth 8-638] synthesizing module 'tri_mode_ethernet_mac_0_tx_client_fifo' [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/imports/imports/tri_mode_ethernet_mac_0_tx_client_fifo.vhd:135]
	Parameter FULL_DUPLEX_ONLY bound to: 1 - type: bool 
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/imports/imports/tri_mode_ethernet_mac_0_tx_client_fifo.vhd:278]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/imports/imports/tri_mode_ethernet_mac_0_tx_client_fifo.vhd:297]
INFO: [Synth 8-226] default block is never used [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/imports/imports/tri_mode_ethernet_mac_0_tx_client_fifo.vhd:367]
INFO: [Synth 8-3491] module 'tri_mode_ethernet_mac_0_sync_block' declared at '/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/imports/imports/tri_mode_ethernet_mac_0_sync_block.vhd:67' bound to instance 'resync_rd_tran_frame_tog' of component 'tri_mode_ethernet_mac_0_sync_block' [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/imports/imports/tri_mode_ethernet_mac_0_tx_client_fifo.vhd:993]
INFO: [Synth 8-638] synthesizing module 'tri_mode_ethernet_mac_0_sync_block' [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/imports/imports/tri_mode_ethernet_mac_0_sync_block.vhd:84]
	Parameter INITIALISE bound to: 1'b0 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'data_sync_reg0' to cell 'FDRE' [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/imports/imports/tri_mode_ethernet_mac_0_sync_block.vhd:113]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'data_sync_reg1' to cell 'FDRE' [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/imports/imports/tri_mode_ethernet_mac_0_sync_block.vhd:126]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'data_sync_reg2' to cell 'FDRE' [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/imports/imports/tri_mode_ethernet_mac_0_sync_block.vhd:138]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'data_sync_reg3' to cell 'FDRE' [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/imports/imports/tri_mode_ethernet_mac_0_sync_block.vhd:150]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'data_sync_reg4' to cell 'FDRE' [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/imports/imports/tri_mode_ethernet_mac_0_sync_block.vhd:162]
INFO: [Synth 8-256] done synthesizing module 'tri_mode_ethernet_mac_0_sync_block' (5#1) [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/imports/imports/tri_mode_ethernet_mac_0_sync_block.vhd:84]
INFO: [Synth 8-3491] module 'tri_mode_ethernet_mac_0_sync_block' declared at '/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/imports/imports/tri_mode_ethernet_mac_0_sync_block.vhd:67' bound to instance 'resync_wr_frame_in_fifo' of component 'tri_mode_ethernet_mac_0_sync_block' [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/imports/imports/tri_mode_ethernet_mac_0_tx_client_fifo.vhd:1174]
INFO: [Synth 8-3491] module 'tri_mode_ethernet_mac_0_sync_block' declared at '/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/imports/imports/tri_mode_ethernet_mac_0_sync_block.vhd:67' bound to instance 'resync_wr_frames_in_fifo' of component 'tri_mode_ethernet_mac_0_sync_block' [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/imports/imports/tri_mode_ethernet_mac_0_tx_client_fifo.vhd:1182]
INFO: [Synth 8-3491] module 'tri_mode_ethernet_mac_0_sync_block' declared at '/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/imports/imports/tri_mode_ethernet_mac_0_sync_block.vhd:67' bound to instance 'resync_fif_valid_tog' of component 'tri_mode_ethernet_mac_0_sync_block' [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/imports/imports/tri_mode_ethernet_mac_0_tx_client_fifo.vhd:1191]
INFO: [Synth 8-3491] module 'tri_mode_ethernet_mac_0_sync_block' declared at '/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/imports/imports/tri_mode_ethernet_mac_0_sync_block.vhd:67' bound to instance 'resync_rd_txfer_tog' of component 'tri_mode_ethernet_mac_0_sync_block' [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/imports/imports/tri_mode_ethernet_mac_0_tx_client_fifo.vhd:1579]
	Parameter DATA_WIDTH bound to: 9 - type: integer 
	Parameter ADDR_WIDTH bound to: 12 - type: integer 
INFO: [Synth 8-3491] module 'tri_mode_ethernet_mac_0_bram_tdp' declared at '/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/imports/imports/tri_mode_ethernet_mac_0_bram_tdp.vhd:68' bound to instance 'tx_ramgen_i' of component 'tri_mode_ethernet_mac_0_bram_tdp' [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/imports/imports/tri_mode_ethernet_mac_0_tx_client_fifo.vhd:1732]
INFO: [Synth 8-638] synthesizing module 'tri_mode_ethernet_mac_0_bram_tdp' [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/imports/imports/tri_mode_ethernet_mac_0_bram_tdp.vhd:90]
	Parameter DATA_WIDTH bound to: 9 - type: integer 
	Parameter ADDR_WIDTH bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tri_mode_ethernet_mac_0_bram_tdp' (6#1) [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/imports/imports/tri_mode_ethernet_mac_0_bram_tdp.vhd:90]
INFO: [Synth 8-256] done synthesizing module 'tri_mode_ethernet_mac_0_tx_client_fifo' (7#1) [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/imports/imports/tri_mode_ethernet_mac_0_tx_client_fifo.vhd:135]
INFO: [Synth 8-3491] module 'tri_mode_ethernet_mac_0_rx_client_fifo' declared at '/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/imports/imports/tri_mode_ethernet_mac_0_rx_client_fifo.vhd:116' bound to instance 'rx_fifo_i' of component 'tri_mode_ethernet_mac_0_rx_client_fifo' [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/imports/imports/tri_mode_ethernet_mac_0_ten_100_1g_eth_fifo.vhd:212]
INFO: [Synth 8-638] synthesizing module 'tri_mode_ethernet_mac_0_rx_client_fifo' [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/imports/imports/tri_mode_ethernet_mac_0_rx_client_fifo.vhd:142]
INFO: [Synth 8-226] default block is never used [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/imports/imports/tri_mode_ethernet_mac_0_rx_client_fifo.vhd:307]
INFO: [Synth 8-3491] module 'tri_mode_ethernet_mac_0_sync_block' declared at '/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/imports/imports/tri_mode_ethernet_mac_0_sync_block.vhd:67' bound to instance 'resync_wr_store_frame_tog' of component 'tri_mode_ethernet_mac_0_sync_block' [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/imports/imports/tri_mode_ethernet_mac_0_rx_client_fifo.vhd:486]
INFO: [Synth 8-3491] module 'tri_mode_ethernet_mac_0_sync_block' declared at '/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/imports/imports/tri_mode_ethernet_mac_0_sync_block.vhd:67' bound to instance 'sync_rd_addr_tog' of component 'tri_mode_ethernet_mac_0_sync_block' [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/imports/imports/tri_mode_ethernet_mac_0_rx_client_fifo.vhd:801]
	Parameter DATA_WIDTH bound to: 9 - type: integer 
	Parameter ADDR_WIDTH bound to: 12 - type: integer 
INFO: [Synth 8-3491] module 'tri_mode_ethernet_mac_0_bram_tdp' declared at '/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/imports/imports/tri_mode_ethernet_mac_0_bram_tdp.vhd:68' bound to instance 'rx_ramgen_i' of component 'tri_mode_ethernet_mac_0_bram_tdp' [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/imports/imports/tri_mode_ethernet_mac_0_rx_client_fifo.vhd:901]
INFO: [Synth 8-256] done synthesizing module 'tri_mode_ethernet_mac_0_rx_client_fifo' (8#1) [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/imports/imports/tri_mode_ethernet_mac_0_rx_client_fifo.vhd:142]
INFO: [Synth 8-256] done synthesizing module 'tri_mode_ethernet_mac_0_ten_100_1g_eth_fifo' (9#1) [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/imports/imports/tri_mode_ethernet_mac_0_ten_100_1g_eth_fifo.vhd:117]
INFO: [Synth 8-256] done synthesizing module 'tri_mode_ethernet_mac_0_fifo_block' (10#1) [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/imports/imports/tri_mode_ethernet_mac_0_fifo_block.vhd:164]
INFO: [Synth 8-638] synthesizing module 'ipbus_ctrl' [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/ipbus/ipbus_ctrl.vhd:66]
	Parameter MAC_CFG bound to: 1'b0 
	Parameter IP_CFG bound to: 1'b0 
	Parameter BUFWIDTH bound to: 4 - type: integer 
	Parameter INTERNALWIDTH bound to: 1 - type: integer 
	Parameter ADDRWIDTH bound to: 11 - type: integer 
	Parameter IPBUSPORT bound to: 16'b1100001101010001 
	Parameter SECONDARYPORT bound to: 1'b0 
	Parameter N_OOB bound to: 0 - type: integer 
WARNING: [Synth 8-506] null port 'oob_in' ignored [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/ipbus/ipbus_ctrl.vhd:60]
WARNING: [Synth 8-506] null port 'oob_out' ignored [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/ipbus/ipbus_ctrl.vhd:61]
INFO: [Synth 8-638] synthesizing module 'UDP_if' [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/ipbus/udp_if_flat.vhd:65]
	Parameter BUFWIDTH bound to: 4 - type: integer 
	Parameter INTERNALWIDTH bound to: 1 - type: integer 
	Parameter ADDRWIDTH bound to: 11 - type: integer 
	Parameter IPBUSPORT bound to: 16'b1100001101010001 
	Parameter SECONDARYPORT bound to: 1'b0 
INFO: [Synth 8-638] synthesizing module 'udp_ipaddr_block' [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/ipbus/udp_ipaddr_block.vhd:28]
INFO: [Synth 8-4471] merging register 'IP_addr_rx_reg[31:0]' into 'IP_addr_rx_int_reg[31:0]' [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/ipbus/udp_ipaddr_block.vhd:74]
WARNING: [Synth 8-6014] Unused sequential element IP_addr_rx_reg was removed.  [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/ipbus/udp_ipaddr_block.vhd:74]
INFO: [Synth 8-256] done synthesizing module 'udp_ipaddr_block' (11#1) [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/ipbus/udp_ipaddr_block.vhd:28]
INFO: [Synth 8-638] synthesizing module 'udp_rarp_block' [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/ipbus/udp_rarp_block.vhd:24]
WARNING: [Synth 8-6014] Unused sequential element end_addr_i_reg was removed.  [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/ipbus/udp_rarp_block.vhd:42]
WARNING: [Synth 8-6014] Unused sequential element send_i_reg was removed.  [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/ipbus/udp_rarp_block.vhd:43]
WARNING: [Synth 8-6014] Unused sequential element addr_int_reg was removed.  [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/ipbus/udp_rarp_block.vhd:114]
WARNING: [Synth 8-6014] Unused sequential element tick_int_reg was removed.  [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/ipbus/udp_rarp_block.vhd:133]
WARNING: [Synth 8-6014] Unused sequential element t_reg was removed.  [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/ipbus/udp_rarp_block.vhd:164]
WARNING: [Synth 8-6014] Unused sequential element rarp_req_int_reg was removed.  [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/ipbus/udp_rarp_block.vhd:189]
INFO: [Synth 8-256] done synthesizing module 'udp_rarp_block' (12#1) [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/ipbus/udp_rarp_block.vhd:24]
INFO: [Synth 8-638] synthesizing module 'udp_build_arp' [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/ipbus/udp_build_arp.vhd:28]
WARNING: [Synth 8-6014] Unused sequential element send_i_reg was removed.  [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/ipbus/udp_build_arp.vhd:45]
WARNING: [Synth 8-6014] Unused sequential element end_addr_i_reg was removed.  [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/ipbus/udp_build_arp.vhd:47]
WARNING: [Synth 8-6014] Unused sequential element set_addr_int_reg was removed.  [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/ipbus/udp_build_arp.vhd:81]
WARNING: [Synth 8-6014] Unused sequential element addr_to_set_int_reg was removed.  [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/ipbus/udp_build_arp.vhd:82]
WARNING: [Synth 8-6014] Unused sequential element data_to_send_reg was removed.  [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/ipbus/udp_build_arp.vhd:225]
INFO: [Synth 8-4471] merging register 'arp_we_sig_reg' into 'arp_we_i_reg' [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/ipbus/udp_build_arp.vhd:37]
INFO: [Synth 8-4471] merging register 'load_buf_reg' into 'load_buf_int_reg' [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/ipbus/udp_build_arp.vhd:176]
INFO: [Synth 8-4471] merging register 'buf_to_load_reg[47:0]' into 'buf_to_load_int_reg[47:0]' [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/ipbus/udp_build_arp.vhd:181]
INFO: [Synth 8-4471] merging register 'send_buf_reg' into 'send_buf_int_reg' [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/ipbus/udp_build_arp.vhd:186]
INFO: [Synth 8-4471] merging register 'address_reg[5:0]' into 'addr_int_reg[5:0]' [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/ipbus/udp_build_arp.vhd:38]
WARNING: [Synth 8-6014] Unused sequential element arp_we_sig_reg was removed.  [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/ipbus/udp_build_arp.vhd:37]
WARNING: [Synth 8-6014] Unused sequential element load_buf_reg was removed.  [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/ipbus/udp_build_arp.vhd:176]
WARNING: [Synth 8-6014] Unused sequential element buf_to_load_reg was removed.  [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/ipbus/udp_build_arp.vhd:181]
WARNING: [Synth 8-6014] Unused sequential element send_buf_reg was removed.  [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/ipbus/udp_build_arp.vhd:186]
WARNING: [Synth 8-6014] Unused sequential element address_reg was removed.  [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/ipbus/udp_build_arp.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'udp_build_arp' (13#1) [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/ipbus/udp_build_arp.vhd:28]
INFO: [Synth 8-638] synthesizing module 'udp_build_payload' [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/ipbus/udp_build_payload.vhd:33]
WARNING: [Synth 8-6014] Unused sequential element state_reg was removed.  [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/ipbus/udp_build_payload.vhd:58]
WARNING: [Synth 8-6014] Unused sequential element send_i_reg was removed.  [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/ipbus/udp_build_payload.vhd:61]
WARNING: [Synth 8-6014] Unused sequential element set_addr_int_reg was removed.  [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/ipbus/udp_build_payload.vhd:113]
WARNING: [Synth 8-6014] Unused sequential element addr_to_set_int_reg was removed.  [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/ipbus/udp_build_payload.vhd:114]
WARNING: [Synth 8-6014] Unused sequential element next_low_int_reg was removed.  [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/ipbus/udp_build_payload.vhd:407]
WARNING: [Synth 8-6014] Unused sequential element data_to_send_reg was removed.  [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/ipbus/udp_build_payload.vhd:484]
INFO: [Synth 8-4471] merging register 'send_pending_reg' into 'send_pending_i_reg' [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/ipbus/udp_build_payload.vhd:84]
INFO: [Synth 8-4471] merging register 'payload_we_sig_reg' into 'payload_we_i_reg' [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/ipbus/udp_build_payload.vhd:43]
INFO: [Synth 8-4471] merging register 'load_buf_reg' into 'load_buf_int_reg' [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/ipbus/udp_build_payload.vhd:266]
INFO: [Synth 8-4471] merging register 'buf_to_load_reg[15:0]' into 'buf_to_load_int_reg[15:0]' [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/ipbus/udp_build_payload.vhd:271]
INFO: [Synth 8-4471] merging register 'send_buf_reg' into 'send_buf_int_reg' [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/ipbus/udp_build_payload.vhd:276]
INFO: [Synth 8-4471] merging register 'do_sum_payload_reg' into 'do_sum_int_reg' [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/ipbus/udp_build_payload.vhd:360]
INFO: [Synth 8-4471] merging register 'clr_sum_payload_reg' into 'clr_sum_int_reg' [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/ipbus/udp_build_payload.vhd:365]
INFO: [Synth 8-4471] merging register 'int_data_payload_reg[7:0]' into 'int_data_int_reg[7:0]' [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/ipbus/udp_build_payload.vhd:370]
INFO: [Synth 8-4471] merging register 'int_valid_payload_reg' into 'int_valid_int_reg' [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/ipbus/udp_build_payload.vhd:375]
INFO: [Synth 8-4471] merging register 'cksum_reg' into 'cksum_int_reg' [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/ipbus/udp_build_payload.vhd:380]
INFO: [Synth 8-4471] merging register 'next_addr_reg[12:0]' into 'next_addr_int_reg[12:0]' [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/ipbus/udp_build_payload.vhd:406]
INFO: [Synth 8-4471] merging register 'address_reg[12:0]' into 'addr_int_reg[12:0]' [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/ipbus/udp_build_payload.vhd:124]
INFO: [Synth 8-4471] merging register 'low_addr_reg' into 'low_addr_i_reg' [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/ipbus/udp_build_payload.vhd:121]
INFO: [Synth 8-4471] merging register 'byteswap_reg' into 'byteswap_int_reg' [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/ipbus/udp_build_payload.vhd:471]
INFO: [Synth 8-4471] merging register 'ipbus_in_hdr_reg[31:0]' into 'ipbus_hdr_int_reg[31:0]' [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/ipbus/udp_build_payload.vhd:513]
WARNING: [Synth 8-6014] Unused sequential element send_pending_reg was removed.  [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/ipbus/udp_build_payload.vhd:84]
WARNING: [Synth 8-6014] Unused sequential element payload_we_sig_reg was removed.  [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/ipbus/udp_build_payload.vhd:43]
WARNING: [Synth 8-6014] Unused sequential element load_buf_reg was removed.  [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/ipbus/udp_build_payload.vhd:266]
WARNING: [Synth 8-6014] Unused sequential element buf_to_load_reg was removed.  [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/ipbus/udp_build_payload.vhd:271]
WARNING: [Synth 8-6014] Unused sequential element send_buf_reg was removed.  [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/ipbus/udp_build_payload.vhd:276]
WARNING: [Synth 8-6014] Unused sequential element do_sum_payload_reg was removed.  [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/ipbus/udp_build_payload.vhd:360]
WARNING: [Synth 8-6014] Unused sequential element clr_sum_payload_reg was removed.  [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/ipbus/udp_build_payload.vhd:365]
WARNING: [Synth 8-6014] Unused sequential element int_data_payload_reg was removed.  [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/ipbus/udp_build_payload.vhd:370]
WARNING: [Synth 8-6014] Unused sequential element int_valid_payload_reg was removed.  [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/ipbus/udp_build_payload.vhd:375]
WARNING: [Synth 8-6014] Unused sequential element cksum_reg was removed.  [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/ipbus/udp_build_payload.vhd:380]
WARNING: [Synth 8-6014] Unused sequential element next_addr_reg was removed.  [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/ipbus/udp_build_payload.vhd:406]
WARNING: [Synth 8-6014] Unused sequential element address_reg was removed.  [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/ipbus/udp_build_payload.vhd:124]
WARNING: [Synth 8-6014] Unused sequential element low_addr_reg was removed.  [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/ipbus/udp_build_payload.vhd:121]
WARNING: [Synth 8-6014] Unused sequential element byteswap_reg was removed.  [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/ipbus/udp_build_payload.vhd:471]
WARNING: [Synth 8-6014] Unused sequential element ipbus_in_hdr_reg was removed.  [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/ipbus/udp_build_payload.vhd:513]
INFO: [Synth 8-256] done synthesizing module 'udp_build_payload' (14#1) [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/ipbus/udp_build_payload.vhd:33]
INFO: [Synth 8-638] synthesizing module 'udp_build_ping' [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/ipbus/udp_build_ping.vhd:31]
WARNING: [Synth 8-6014] Unused sequential element state_reg was removed.  [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/ipbus/udp_build_ping.vhd:52]
WARNING: [Synth 8-6014] Unused sequential element set_addr_int_reg was removed.  [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/ipbus/udp_build_ping.vhd:112]
WARNING: [Synth 8-6014] Unused sequential element addr_to_set_int_reg was removed.  [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/ipbus/udp_build_ping.vhd:113]
WARNING: [Synth 8-6014] Unused sequential element ping_we_i_reg was removed.  [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/ipbus/udp_build_ping.vhd:177]
WARNING: [Synth 8-6014] Unused sequential element clr_sum_int_reg was removed.  [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/ipbus/udp_build_ping.vhd:249]
WARNING: [Synth 8-6014] Unused sequential element int_valid_int_reg was removed.  [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/ipbus/udp_build_ping.vhd:250]
WARNING: [Synth 8-6014] Unused sequential element int_data_int_reg was removed.  [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/ipbus/udp_build_ping.vhd:251]
WARNING: [Synth 8-6014] Unused sequential element data_to_send_reg was removed.  [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/ipbus/udp_build_ping.vhd:349]
INFO: [Synth 8-4471] merging register 'ping_end_addr_reg[12:0]' into 'end_addr_i_reg[12:0]' [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/ipbus/udp_build_ping.vhd:75]
INFO: [Synth 8-4471] merging register 'ping_send_reg' into 'send_i_reg' [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/ipbus/udp_build_ping.vhd:80]
INFO: [Synth 8-4471] merging register 'send_pending_reg' into 'send_pending_i_reg' [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/ipbus/udp_build_ping.vhd:85]
INFO: [Synth 8-4471] merging register 'load_buf_reg' into 'load_buf_int_reg' [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/ipbus/udp_build_ping.vhd:224]
INFO: [Synth 8-4471] merging register 'buf_to_load_reg[15:0]' into 'buf_to_load_int_reg[15:0]' [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/ipbus/udp_build_ping.vhd:229]
INFO: [Synth 8-4471] merging register 'send_buf_reg' into 'send_buf_int_reg' [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/ipbus/udp_build_ping.vhd:234]
INFO: [Synth 8-4471] merging register 'do_sum_ping_reg' into 'do_sum_int_reg' [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/ipbus/udp_build_ping.vhd:283]
INFO: [Synth 8-4471] merging register 'address_reg[12:0]' into 'addr_int_reg[12:0]' [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/ipbus/udp_build_ping.vhd:41]
INFO: [Synth 8-4471] merging register 'low_addr_reg' into 'low_addr_i_reg' [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/ipbus/udp_build_ping.vhd:119]
WARNING: [Synth 8-6014] Unused sequential element ping_end_addr_reg was removed.  [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/ipbus/udp_build_ping.vhd:75]
WARNING: [Synth 8-6014] Unused sequential element ping_send_reg was removed.  [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/ipbus/udp_build_ping.vhd:80]
WARNING: [Synth 8-6014] Unused sequential element send_pending_reg was removed.  [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/ipbus/udp_build_ping.vhd:85]
WARNING: [Synth 8-6014] Unused sequential element load_buf_reg was removed.  [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/ipbus/udp_build_ping.vhd:224]
WARNING: [Synth 8-6014] Unused sequential element buf_to_load_reg was removed.  [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/ipbus/udp_build_ping.vhd:229]
WARNING: [Synth 8-6014] Unused sequential element send_buf_reg was removed.  [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/ipbus/udp_build_ping.vhd:234]
WARNING: [Synth 8-6014] Unused sequential element do_sum_ping_reg was removed.  [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/ipbus/udp_build_ping.vhd:283]
WARNING: [Synth 8-6014] Unused sequential element address_reg was removed.  [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/ipbus/udp_build_ping.vhd:41]
WARNING: [Synth 8-6014] Unused sequential element low_addr_reg was removed.  [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/ipbus/udp_build_ping.vhd:119]
INFO: [Synth 8-256] done synthesizing module 'udp_build_ping' (15#1) [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/ipbus/udp_build_ping.vhd:31]
INFO: [Synth 8-638] synthesizing module 'udp_build_resend' [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/ipbus/udp_build_resend.vhd:23]
INFO: [Synth 8-4471] merging register 'resend_pkt_id_reg[15:0]' into 'resend_pkt_id_int_reg[15:0]' [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/ipbus/udp_build_resend.vhd:65]
WARNING: [Synth 8-6014] Unused sequential element resend_pkt_id_reg was removed.  [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/ipbus/udp_build_resend.vhd:65]
INFO: [Synth 8-256] done synthesizing module 'udp_build_resend' (16#1) [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/ipbus/udp_build_resend.vhd:23]
INFO: [Synth 8-638] synthesizing module 'udp_build_status' [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/ipbus/udp_build_status.vhd:28]
WARNING: [Synth 8-6014] Unused sequential element end_addr_i_reg was removed.  [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/ipbus/udp_build_status.vhd:43]
WARNING: [Synth 8-6014] Unused sequential element set_addr_int_reg was removed.  [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/ipbus/udp_build_status.vhd:97]
WARNING: [Synth 8-6014] Unused sequential element addr_to_set_int_reg was removed.  [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/ipbus/udp_build_status.vhd:98]
WARNING: [Synth 8-6014] Unused sequential element request_int_reg was removed.  [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/ipbus/udp_build_status.vhd:183]
WARNING: [Synth 8-6014] Unused sequential element data_to_send_reg was removed.  [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/ipbus/udp_build_status.vhd:247]
INFO: [Synth 8-4471] merging register 'address_reg[6:0]' into 'addr_int_reg[6:0]' [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/ipbus/udp_build_status.vhd:36]
INFO: [Synth 8-4471] merging register 'load_buf_reg' into 'load_buf_int_reg' [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/ipbus/udp_build_status.vhd:219]
INFO: [Synth 8-4471] merging register 'send_buf_reg' into 'send_buf_int_reg' [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/ipbus/udp_build_status.vhd:224]
WARNING: [Synth 8-6014] Unused sequential element address_reg was removed.  [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/ipbus/udp_build_status.vhd:36]
WARNING: [Synth 8-6014] Unused sequential element load_buf_reg was removed.  [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/ipbus/udp_build_status.vhd:219]
WARNING: [Synth 8-6014] Unused sequential element send_buf_reg was removed.  [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/ipbus/udp_build_status.vhd:224]
INFO: [Synth 8-256] done synthesizing module 'udp_build_status' (17#1) [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/ipbus/udp_build_status.vhd:28]
INFO: [Synth 8-638] synthesizing module 'udp_status_buffer' [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/ipbus/udp_status_buffer.vhd:49]
	Parameter BUFWIDTH bound to: 4 - type: integer 
	Parameter ADDRWIDTH bound to: 11 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element bufsize_reg was removed.  [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/ipbus/udp_status_buffer.vhd:88]
WARNING: [Synth 8-6014] Unused sequential element nbuf_reg was removed.  [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/ipbus/udp_status_buffer.vhd:89]
WARNING: [Synth 8-6014] Unused sequential element new_event_reg was removed.  [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/ipbus/udp_status_buffer.vhd:136]
WARNING: [Synth 8-6014] Unused sequential element async_ready_reg was removed.  [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/ipbus/udp_status_buffer.vhd:137]
WARNING: [Synth 8-6014] Unused sequential element rarp_arp_ping_ipbus_reg was removed.  [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/ipbus/udp_status_buffer.vhd:143]
WARNING: [Synth 8-6014] Unused sequential element payload_status_resend_reg was removed.  [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/ipbus/udp_status_buffer.vhd:145]
WARNING: [Synth 8-6014] Unused sequential element got_event_reg was removed.  [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/ipbus/udp_status_buffer.vhd:226]
WARNING: [Synth 8-6014] Unused sequential element event_reg was removed.  [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/ipbus/udp_status_buffer.vhd:227]
INFO: [Synth 8-4471] merging register 'next_pkt_id_reg[15:0]' into 'next_pkt_id_int_reg[15:0]' [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/ipbus/udp_status_buffer.vhd:110]
WARNING: [Synth 8-6014] Unused sequential element next_pkt_id_reg was removed.  [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/ipbus/udp_status_buffer.vhd:110]
INFO: [Synth 8-256] done synthesizing module 'udp_status_buffer' (18#1) [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/ipbus/udp_status_buffer.vhd:49]
INFO: [Synth 8-638] synthesizing module 'udp_byte_sum' [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/ipbus/udp_byte_sum.vhd:25]
INFO: [Synth 8-4471] merging register 'carry_bit_reg' into 'carry_bit_int_reg' [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/ipbus/udp_byte_sum.vhd:88]
INFO: [Synth 8-4471] merging register 'hi_byte_reg[8:0]' into 'hi_byte_int_reg[8:0]' [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/ipbus/udp_byte_sum.vhd:32]
WARNING: [Synth 8-6014] Unused sequential element carry_bit_reg was removed.  [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/ipbus/udp_byte_sum.vhd:88]
WARNING: [Synth 8-6014] Unused sequential element hi_byte_reg was removed.  [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/ipbus/udp_byte_sum.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'udp_byte_sum' (19#1) [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/ipbus/udp_byte_sum.vhd:25]
INFO: [Synth 8-638] synthesizing module 'udp_do_rx_reset' [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/ipbus/udp_do_rx_reset.vhd:19]
INFO: [Synth 8-4471] merging register 'rx_reset_sig_reg' into 'reset_latch_reg' [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/ipbus/udp_do_rx_reset.vhd:25]
WARNING: [Synth 8-6014] Unused sequential element rx_reset_sig_reg was removed.  [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/ipbus/udp_do_rx_reset.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'udp_do_rx_reset' (20#1) [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/ipbus/udp_do_rx_reset.vhd:19]
INFO: [Synth 8-638] synthesizing module 'udp_packet_parser' [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/ipbus/udp_packet_parser.vhd:35]
	Parameter IPBUSPORT bound to: 16'b1100001101010001 
	Parameter SECONDARYPORT bound to: 1'b0 
INFO: [Synth 8-4471] merging register 'pkt_drop_arp_sig_reg' into 'pkt_drop_reg' [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/ipbus/udp_packet_parser.vhd:45]
INFO: [Synth 8-4471] merging register 'pkt_drop_rarp_sig_reg' into 'pkt_drop_reg' [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/ipbus/udp_packet_parser.vhd:46]
INFO: [Synth 8-4471] merging register 'pkt_drop_ip_sig_reg' into 'pkt_drop_reg' [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/ipbus/udp_packet_parser.vhd:172]
INFO: [Synth 8-4471] merging register 'pkt_drop_ping_sig_reg' into 'pkt_drop_reg' [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/ipbus/udp_packet_parser.vhd:47]
INFO: [Synth 8-4471] merging register 'pkt_drop_ipbus_sig_reg' into 'pkt_drop_reg' [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/ipbus/udp_packet_parser.vhd:48]
INFO: [Synth 8-4471] merging register 'ipbus_status_mask_reg' into 'last_mask_reg' [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/ipbus/udp_packet_parser.vhd:286]
INFO: [Synth 8-4471] merging register 'pkt_drop_reliable_sig_reg' into 'pkt_drop_reliable_i_reg' [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/ipbus/udp_packet_parser.vhd:50]
INFO: [Synth 8-4471] merging register 'pkt_reliable_drop_sig_reg' into 'pkt_drop_reliable_i_reg' [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/ipbus/udp_packet_parser.vhd:50]
INFO: [Synth 8-4471] merging register 'pkt_drop_status_reg' into 'pkt_drop_reg' [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/ipbus/udp_packet_parser.vhd:405]
INFO: [Synth 8-4471] merging register 'pkt_drop_resend_reg' into 'pkt_drop_reg' [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/ipbus/udp_packet_parser.vhd:438]
INFO: [Synth 8-4471] merging register 'pkt_broadcast_reg' into 'broadcast_int_reg' [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/ipbus/udp_packet_parser.vhd:460]
WARNING: [Synth 8-6014] Unused sequential element pkt_drop_arp_sig_reg was removed.  [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/ipbus/udp_packet_parser.vhd:45]
WARNING: [Synth 8-6014] Unused sequential element pkt_drop_rarp_sig_reg was removed.  [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/ipbus/udp_packet_parser.vhd:46]
WARNING: [Synth 8-6014] Unused sequential element pkt_drop_ip_sig_reg was removed.  [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/ipbus/udp_packet_parser.vhd:172]
WARNING: [Synth 8-6014] Unused sequential element pkt_drop_ping_sig_reg was removed.  [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/ipbus/udp_packet_parser.vhd:47]
WARNING: [Synth 8-6014] Unused sequential element pkt_drop_ipbus_sig_reg was removed.  [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/ipbus/udp_packet_parser.vhd:48]
WARNING: [Synth 8-6014] Unused sequential element ipbus_status_mask_reg was removed.  [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/ipbus/udp_packet_parser.vhd:286]
WARNING: [Synth 8-6014] Unused sequential element pkt_drop_reliable_sig_reg was removed.  [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/ipbus/udp_packet_parser.vhd:50]
WARNING: [Synth 8-6014] Unused sequential element pkt_reliable_drop_sig_reg was removed.  [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/ipbus/udp_packet_parser.vhd:50]
WARNING: [Synth 8-6014] Unused sequential element pkt_drop_status_reg was removed.  [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/ipbus/udp_packet_parser.vhd:405]
WARNING: [Synth 8-6014] Unused sequential element pkt_drop_resend_reg was removed.  [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/ipbus/udp_packet_parser.vhd:438]
WARNING: [Synth 8-6014] Unused sequential element pkt_broadcast_reg was removed.  [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/ipbus/udp_packet_parser.vhd:460]
INFO: [Synth 8-256] done synthesizing module 'udp_packet_parser' (21#1) [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/ipbus/udp_packet_parser.vhd:35]
INFO: [Synth 8-638] synthesizing module 'udp_rxram_mux' [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/ipbus/udp_rxram_mux.vhd:54]
WARNING: [Synth 8-6014] Unused sequential element rxram_dropped_int_reg was removed.  [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/ipbus/udp_rxram_mux.vhd:72]
WARNING: [Synth 8-6014] Unused sequential element rxram_end_addr_int_reg was removed.  [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/ipbus/udp_rxram_mux.vhd:95]
WARNING: [Synth 8-6014] Unused sequential element rxram_send_int_reg was removed.  [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/ipbus/udp_rxram_mux.vhd:96]
WARNING: [Synth 8-6014] Unused sequential element dia_int_reg was removed.  [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/ipbus/udp_rxram_mux.vhd:131]
WARNING: [Synth 8-6014] Unused sequential element addra_int_reg was removed.  [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/ipbus/udp_rxram_mux.vhd:132]
WARNING: [Synth 8-6014] Unused sequential element wea_int_reg was removed.  [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/ipbus/udp_rxram_mux.vhd:133]
INFO: [Synth 8-4471] merging register 'ram_ready_reg' into 'ram_ready_int_reg' [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/ipbus/udp_rxram_mux.vhd:60]
WARNING: [Synth 8-6014] Unused sequential element ram_ready_reg was removed.  [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/ipbus/udp_rxram_mux.vhd:60]
INFO: [Synth 8-256] done synthesizing module 'udp_rxram_mux' (22#1) [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/ipbus/udp_rxram_mux.vhd:54]
INFO: [Synth 8-638] synthesizing module 'udp_DualPortRAM' [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/ipbus/udp_dualportram.vhd:22]
	Parameter BUFWIDTH bound to: 1 - type: integer 
	Parameter ADDRWIDTH bound to: 11 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'udp_DualPortRAM' (23#1) [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/ipbus/udp_dualportram.vhd:22]
INFO: [Synth 8-638] synthesizing module 'udp_buffer_selector' [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/ipbus/udp_buffer_selector.vhd:32]
	Parameter BUFWIDTH bound to: 1 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element req_send_i_reg was removed.  [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/ipbus/udp_buffer_selector.vhd:141]
INFO: [Synth 8-4471] merging register 'free_reg[1:0]' into 'free_i_reg[1:0]' [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/ipbus/udp_buffer_selector.vhd:62]
INFO: [Synth 8-4471] merging register 'clean_reg[1:0]' into 'clean_i_reg[1:0]' [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/ipbus/udp_buffer_selector.vhd:43]
INFO: [Synth 8-4471] merging register 'send_pending_reg[1:0]' into 'send_pending_i_reg[1:0]' [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/ipbus/udp_buffer_selector.vhd:108]
INFO: [Synth 8-4471] merging register 'busy_sig_reg' into 'busy_i_reg' [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/ipbus/udp_buffer_selector.vhd:42]
INFO: [Synth 8-4471] merging register 'sending_reg' into 'sending_i_reg' [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/ipbus/udp_buffer_selector.vhd:145]
INFO: [Synth 8-4471] merging register 'write_sig_reg[0:0]' into 'write_i_reg[0:0]' [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/ipbus/udp_buffer_selector.vhd:40]
INFO: [Synth 8-4471] merging register 'send_sig_reg[0:0]' into 'send_i_reg[0:0]' [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/ipbus/udp_buffer_selector.vhd:41]
WARNING: [Synth 8-6014] Unused sequential element free_reg was removed.  [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/ipbus/udp_buffer_selector.vhd:62]
WARNING: [Synth 8-6014] Unused sequential element clean_reg was removed.  [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/ipbus/udp_buffer_selector.vhd:43]
WARNING: [Synth 8-6014] Unused sequential element send_pending_reg was removed.  [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/ipbus/udp_buffer_selector.vhd:108]
WARNING: [Synth 8-6014] Unused sequential element busy_sig_reg was removed.  [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/ipbus/udp_buffer_selector.vhd:42]
WARNING: [Synth 8-6014] Unused sequential element sending_reg was removed.  [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/ipbus/udp_buffer_selector.vhd:145]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-256] done synthesizing module 'udp_buffer_selector' (24#1) [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/ipbus/udp_buffer_selector.vhd:32]
INFO: [Synth 8-638] synthesizing module 'udp_rxram_shim' [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/ipbus/udp_rxram_shim.vhd:30]
	Parameter BUFWIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'udp_rxram_shim' (25#1) [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/ipbus/udp_rxram_shim.vhd:30]
INFO: [Synth 8-638] synthesizing module 'udp_DualPortRAM_rx' [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/ipbus/udp_dualportram_rx.vhd:22]
	Parameter BUFWIDTH bound to: 4 - type: integer 
	Parameter ADDRWIDTH bound to: 11 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/ipbus/udp_dualportram_rx.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'udp_DualPortRAM_rx' (26#1) [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/ipbus/udp_dualportram_rx.vhd:22]
INFO: [Synth 8-638] synthesizing module 'udp_buffer_selector__parameterized0' [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/ipbus/udp_buffer_selector.vhd:32]
	Parameter BUFWIDTH bound to: 4 - type: integer 
INFO: [Synth 8-4471] merging register 'free_reg[15:0]' into 'free_i_reg[15:0]' [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/ipbus/udp_buffer_selector.vhd:62]
INFO: [Synth 8-4471] merging register 'clean_reg[15:0]' into 'clean_i_reg[15:0]' [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/ipbus/udp_buffer_selector.vhd:43]
INFO: [Synth 8-4471] merging register 'send_pending_reg[15:0]' into 'send_pending_i_reg[15:0]' [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/ipbus/udp_buffer_selector.vhd:108]
INFO: [Synth 8-4471] merging register 'busy_sig_reg' into 'busy_i_reg' [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/ipbus/udp_buffer_selector.vhd:42]
INFO: [Synth 8-4471] merging register 'sending_reg' into 'sending_i_reg' [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/ipbus/udp_buffer_selector.vhd:145]
INFO: [Synth 8-4471] merging register 'write_sig_reg[3:0]' into 'write_i_reg[3:0]' [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/ipbus/udp_buffer_selector.vhd:40]
INFO: [Synth 8-4471] merging register 'send_sig_reg[3:0]' into 'send_i_reg[3:0]' [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/ipbus/udp_buffer_selector.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'udp_buffer_selector__parameterized0' (26#1) [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/ipbus/udp_buffer_selector.vhd:32]
INFO: [Synth 8-638] synthesizing module 'udp_DualPortRAM_tx' [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/ipbus/udp_dualportram_tx.vhd:22]
	Parameter BUFWIDTH bound to: 4 - type: integer 
	Parameter ADDRWIDTH bound to: 11 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/ipbus/udp_dualportram_tx.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'udp_DualPortRAM_tx' (27#1) [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/ipbus/udp_dualportram_tx.vhd:22]
INFO: [Synth 8-638] synthesizing module 'udp_rxtransactor_if' [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/ipbus/udp_rxtransactor_if_simple.vhd:23]
INFO: [Synth 8-4471] merging register 'ram_ok_reg' into 'ram_ok_i_reg' [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/ipbus/udp_rxtransactor_if_simple.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'udp_rxtransactor_if' (28#1) [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/ipbus/udp_rxtransactor_if_simple.vhd:23]
INFO: [Synth 8-638] synthesizing module 'udp_tx_mux' [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/ipbus/udp_tx_mux.vhd:45]
INFO: [Synth 8-4471] merging register 'rxram_busy_sig_reg' into 'rxram_busy_int_reg' [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/ipbus/udp_tx_mux.vhd:64]
INFO: [Synth 8-4471] merging register 'rxram_end_addr_sig_reg[12:0]' into 'rxram_end_addr_int_reg[12:0]' [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/ipbus/udp_tx_mux.vhd:98]
INFO: [Synth 8-4471] merging register 'udpram_busy_sig_reg' into 'udpram_busy_int_reg' [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/ipbus/udp_tx_mux.vhd:65]
INFO: [Synth 8-4471] merging register 'udp_short_sig_reg' into 'short_int_reg' [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/ipbus/udp_tx_mux.vhd:71]
INFO: [Synth 8-4471] merging register 'send_special_reg' into 'send_special_int_reg' [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/ipbus/udp_tx_mux.vhd:207]
INFO: [Synth 8-4471] merging register 'special_reg[7:0]' into 'special_int_reg[7:0]' [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/ipbus/udp_tx_mux.vhd:212]
INFO: [Synth 8-4471] merging register 'last_udpram_active_reg' into 'last_udpram_active_reg' [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/ipbus/udp_tx_mux.vhd:235]
INFO: [Synth 8-4471] merging register 'udp_counting_reg' into 'counting_reg' [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/ipbus/udp_tx_mux.vhd:240]
INFO: [Synth 8-4471] merging register 'udp_counter_reg[4:0]' into 'counter_reg[4:0]' [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/ipbus/udp_tx_mux.vhd:245]
INFO: [Synth 8-4471] merging register 'cksum_reg' into 'cksum_int_reg' [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/ipbus/udp_tx_mux.vhd:314]
INFO: [Synth 8-4471] merging register 'clr_sum_reg' into 'clr_sum_int_reg' [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/ipbus/udp_tx_mux.vhd:319]
INFO: [Synth 8-4471] merging register 'do_sum_reg' into 'do_sum_int_reg' [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/ipbus/udp_tx_mux.vhd:324]
INFO: [Synth 8-4471] merging register 'int_valid_reg' into 'int_valid_int_reg' [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/ipbus/udp_tx_mux.vhd:329]
INFO: [Synth 8-4471] merging register 'udpram_end_addr_sig_reg[12:0]' into 'udpram_end_addr_int_reg[12:0]' [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/ipbus/udp_tx_mux.vhd:404]
INFO: [Synth 8-4471] merging register 'int_data_reg[7:0]' into 'int_data_int_reg[7:0]' [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/ipbus/udp_tx_mux.vhd:409]
INFO: [Synth 8-4471] merging register 'ip_len_reg[15:0]' into 'ip_len_int_reg[15:0]' [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/ipbus/udp_tx_mux.vhd:167]
INFO: [Synth 8-4471] merging register 'ip_cksum_reg[15:0]' into 'ip_cksum_int_reg[15:0]' [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/ipbus/udp_tx_mux.vhd:172]
INFO: [Synth 8-4471] merging register 'udp_len_reg[15:0]' into 'udp_len_int_reg[15:0]' [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/ipbus/udp_tx_mux.vhd:197]
INFO: [Synth 8-4471] merging register 'addr_sig_reg[12:0]' into 'addr_int_reg[12:0]' [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/ipbus/udp_tx_mux.vhd:135]
INFO: [Synth 8-4471] merging register 'byteswapping_reg' into 'byteswapping_int_reg' [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/ipbus/udp_tx_mux.vhd:461]
INFO: [Synth 8-4471] merging register 'mac_tx_data_sig_reg[7:0]' into 'mac_tx_data_int_reg[7:0]' [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/ipbus/udp_tx_mux.vhd:67]
INFO: [Synth 8-4471] merging register 'ipbus_out_hdr_reg[31:0]' into 'ipbus_hdr_int_reg[31:0]' [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/ipbus/udp_tx_mux.vhd:547]
INFO: [Synth 8-4471] merging register 'byteswap_sig_reg' into 'byteswap_int_reg' [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/ipbus/udp_tx_mux.vhd:451]
INFO: [Synth 8-4471] merging register 'next_state_reg[2:0]' into 'state_reg[2:0]' [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/ipbus/udp_tx_mux.vhd:581]
INFO: [Synth 8-4471] merging register 'rxram_active_reg' into 'rxram_active_int_reg' [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/ipbus/udp_tx_mux.vhd:88]
INFO: [Synth 8-4471] merging register 'udpram_active_reg' into 'udpram_active_int_reg' [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/ipbus/udp_tx_mux.vhd:114]
INFO: [Synth 8-4471] merging register 'counting_reg' into 'counting_int_reg' [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/ipbus/udp_tx_mux.vhd:440]
INFO: [Synth 8-4471] merging register 'prefetch_reg' into 'prefetch_int_reg' [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/ipbus/udp_tx_mux.vhd:494]
INFO: [Synth 8-4471] merging register 'mac_tx_last_sig_reg' into 'mac_tx_last_int_reg' [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/ipbus/udp_tx_mux.vhd:68]
INFO: [Synth 8-4471] merging register 'mac_tx_valid_sig_reg' into 'mac_tx_valid_int_reg' [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/ipbus/udp_tx_mux.vhd:69]
INFO: [Synth 8-4471] merging register 'set_addr_reg' into 'set_addr_int_reg' [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/ipbus/udp_tx_mux.vhd:437]
INFO: [Synth 8-4471] merging register 'addr_to_set_reg[12:0]' into 'addr_to_set_int_reg[12:0]' [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/ipbus/udp_tx_mux.vhd:438]
INFO: [Synth 8-256] done synthesizing module 'udp_tx_mux' (29#1) [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/ipbus/udp_tx_mux.vhd:45]
INFO: [Synth 8-638] synthesizing module 'udp_txtransactor_if' [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/ipbus/udp_txtransactor_if_simple.vhd:35]
	Parameter BUFWIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'udp_txtransactor_if' (30#1) [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/ipbus/udp_txtransactor_if_simple.vhd:35]
INFO: [Synth 8-638] synthesizing module 'udp_clock_crossing_if' [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/ipbus/udp_clock_crossing_if.vhd:43]
	Parameter BUFWIDTH bound to: 4 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/ipbus/udp_clock_crossing_if.vhd:46]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/ipbus/udp_clock_crossing_if.vhd:46]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/ipbus/udp_clock_crossing_if.vhd:46]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/ipbus/udp_clock_crossing_if.vhd:46]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/ipbus/udp_clock_crossing_if.vhd:47]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/ipbus/udp_clock_crossing_if.vhd:47]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/ipbus/udp_clock_crossing_if.vhd:47]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/ipbus/udp_clock_crossing_if.vhd:47]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/ipbus/udp_clock_crossing_if.vhd:48]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/ipbus/udp_clock_crossing_if.vhd:49]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/ipbus/udp_clock_crossing_if.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'udp_clock_crossing_if' (31#1) [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/ipbus/udp_clock_crossing_if.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'UDP_if' (32#1) [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/ipbus/udp_if_flat.vhd:65]
INFO: [Synth 8-638] synthesizing module 'transactor' [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/ipbus/transactor.vhd:36]
INFO: [Synth 8-638] synthesizing module 'transactor_if' [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/ipbus/transactor_if.vhd:33]
INFO: [Synth 8-256] done synthesizing module 'transactor_if' (33#1) [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/ipbus/transactor_if.vhd:33]
INFO: [Synth 8-638] synthesizing module 'transactor_sm' [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/ipbus/transactor_sm.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'transactor_sm' (34#1) [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/ipbus/transactor_sm.vhd:39]
INFO: [Synth 8-638] synthesizing module 'transactor_cfg' [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/ipbus/transactor_cfg.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'transactor_cfg' (35#1) [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/ipbus/transactor_cfg.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'transactor' (36#1) [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/ipbus/transactor.vhd:36]
INFO: [Synth 8-638] synthesizing module 'stretcher' [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/ipbus/stretcher.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'stretcher' (37#1) [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/ipbus/stretcher.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'ipbus_ctrl' (38#1) [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/ipbus/ipbus_ctrl.vhd:66]
INFO: [Synth 8-638] synthesizing module 'ipbus_fabric_sel' [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/ipbus/ipbus_fabric_sel.vhd:55]
	Parameter NSLV bound to: 3 - type: integer 
	Parameter STROBE_GAP bound to: 0 - type: bool 
	Parameter SEL_WIDTH bound to: 5 - type: integer 
WARNING: [Synth 8-5858] RAM ipb_to_slaves_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-256] done synthesizing module 'ipbus_fabric_sel' (39#1) [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/ipbus/ipbus_fabric_sel.vhd:55]
	Parameter N_CTRL bound to: 1 - type: integer 
	Parameter N_STAT bound to: 1 - type: integer 
	Parameter SWAP_ORDER bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'ipbus_ctrlreg_v' declared at '/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/imports/hdl/ipbus_ctrlreg_v.vhd:48' bound to instance 'CTRL_STATUS' of component 'ipbus_ctrlreg_v' [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/top/top_level.vhd:382]
INFO: [Synth 8-638] synthesizing module 'ipbus_ctrlreg_v' [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/imports/hdl/ipbus_ctrlreg_v.vhd:67]
	Parameter N_CTRL bound to: 1 - type: integer 
	Parameter N_STAT bound to: 1 - type: integer 
	Parameter SWAP_ORDER bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'ipbus_ctrlreg_v' (40#1) [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/imports/hdl/ipbus_ctrlreg_v.vhd:67]
	Parameter N_REG bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'ipbus_reg_v' declared at '/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/imports/hdl/ipbus_reg_v.vhd:39' bound to instance 'CMD_reg' of component 'ipbus_reg_v' [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/top/top_level.vhd:417]
INFO: [Synth 8-638] synthesizing module 'ipbus_reg_v' [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/imports/hdl/ipbus_reg_v.vhd:55]
	Parameter N_REG bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ipbus_reg_v' (41#1) [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/imports/hdl/ipbus_reg_v.vhd:55]
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'ipbus_dpram' declared at '/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/dpram/ipbus_dpram.vhd:10' bound to instance 'Data_reg' of component 'ipbus_dpram' [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/top/top_level.vhd:435]
INFO: [Synth 8-638] synthesizing module 'ipbus_dpram' [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/dpram/ipbus_dpram.vhd:28]
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ipbus_dpram' (42#1) [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/dpram/ipbus_dpram.vhd:28]
INFO: [Synth 8-3491] module 'DATA_FIFO' declared at '/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.runs/synth_1/.Xil/Vivado-30691-gabriele-HP-Laptop/realtime/DATA_FIFO_stub.vhdl:5' bound to instance 'FIFO' of component 'DATA_FIFO' [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/top/top_level.vhd:450]
INFO: [Synth 8-638] synthesizing module 'DATA_FIFO' [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.runs/synth_1/.Xil/Vivado-30691-gabriele-HP-Laptop/realtime/DATA_FIFO_stub.vhdl:21]
	Parameter MAX_SLV_CLK bound to: 8'b00110011 
INFO: [Synth 8-3491] module 'ALPIDE_Carrier' declared at '/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/imports/new/ALPIDE_Carrier.vhd:36' bound to instance 'ALPIDE_reader' of component 'ALPIDE_Carrier' [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/top/top_level.vhd:469]
INFO: [Synth 8-638] synthesizing module 'ALPIDE_Carrier' [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/imports/new/ALPIDE_Carrier.vhd:74]
	Parameter MAX_SLV_CLK bound to: 8'b00110011 
INFO: [Synth 8-3491] module 'read_byte' declared at '/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/imports/new/read_byte.vhd:35' bound to instance 'Read_FSM' of component 'read_byte' [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/imports/new/ALPIDE_Carrier.vhd:148]
INFO: [Synth 8-638] synthesizing module 'read_byte' [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/imports/new/read_byte.vhd:46]
INFO: [Synth 8-226] default block is never used [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/imports/new/read_byte.vhd:76]
WARNING: [Synth 8-614] signal 'rstn' is read in the process but is not in the sensitivity list [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/imports/new/read_byte.vhd:67]
INFO: [Synth 8-226] default block is never used [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/imports/new/read_byte.vhd:127]
INFO: [Synth 8-256] done synthesizing module 'read_byte' (43#1) [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/imports/new/read_byte.vhd:46]
INFO: [Synth 8-3491] module 'send_byte' declared at '/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/imports/new/send_byte.vhd:35' bound to instance 'Write_FSM' of component 'send_byte' [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/imports/new/ALPIDE_Carrier.vhd:159]
INFO: [Synth 8-638] synthesizing module 'send_byte' [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/imports/new/send_byte.vhd:45]
WARNING: [Synth 8-614] signal 'state_fsm' is read in the process but is not in the sensitivity list [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/imports/new/send_byte.vhd:54]
INFO: [Synth 8-226] default block is never used [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/imports/new/send_byte.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'send_byte' (44#1) [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/imports/new/send_byte.vhd:45]
INFO: [Synth 8-3491] module 'R_W_PLL' declared at '/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.runs/synth_1/.Xil/Vivado-30691-gabriele-HP-Laptop/realtime/R_W_PLL_stub.vhdl:5' bound to instance 'MMCM' of component 'R_W_PLL' [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/imports/new/ALPIDE_Carrier.vhd:167]
INFO: [Synth 8-638] synthesizing module 'R_W_PLL' [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.runs/synth_1/.Xil/Vivado-30691-gabriele-HP-Laptop/realtime/R_W_PLL_stub.vhdl:15]
INFO: [Synth 8-3491] module 'CMD_ROM' declared at '/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.runs/synth_1/.Xil/Vivado-30691-gabriele-HP-Laptop/realtime/CMD_ROM_stub.vhdl:5' bound to instance 'ROM' of component 'CMD_ROM' [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/imports/new/ALPIDE_Carrier.vhd:173]
INFO: [Synth 8-638] synthesizing module 'CMD_ROM' [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.runs/synth_1/.Xil/Vivado-30691-gabriele-HP-Laptop/realtime/CMD_ROM_stub.vhdl:14]
WARNING: [Synth 8-614] signal 'm_clk' is read in the process but is not in the sensitivity list [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/imports/new/ALPIDE_Carrier.vhd:217]
INFO: [Synth 8-226] default block is never used [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/imports/new/ALPIDE_Carrier.vhd:319]
WARNING: [Synth 8-614] signal 'm_clk' is read in the process but is not in the sensitivity list [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/imports/new/ALPIDE_Carrier.vhd:339]
INFO: [Synth 8-256] done synthesizing module 'ALPIDE_Carrier' (45#1) [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/imports/new/ALPIDE_Carrier.vhd:74]
WARNING: [Synth 8-3848] Net ALPIDE_rst_n_io in module/entity top_level does not have driver. [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/top/top_level.vhd:99]
WARNING: [Synth 8-3848] Net ALPIDE_pwr_enable in module/entity top_level does not have driver. [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/top/top_level.vhd:100]
WARNING: [Synth 8-3848] Net sys_rst in module/entity top_level does not have driver. [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/top/top_level.vhd:73]
WARNING: [Synth 8-3848] Net mac_rx_error in module/entity top_level does not have driver. [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/top/top_level.vhd:70]
INFO: [Synth 8-256] done synthesizing module 'top_level' (46#1) [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/top/top_level.vhd:49]
WARNING: [Synth 8-3331] design ipbus_dpram has unconnected port rst
WARNING: [Synth 8-3331] design ipbus_dpram has unconnected port ipb_in[ipb_addr][31]
WARNING: [Synth 8-3331] design ipbus_dpram has unconnected port ipb_in[ipb_addr][30]
WARNING: [Synth 8-3331] design ipbus_dpram has unconnected port ipb_in[ipb_addr][29]
WARNING: [Synth 8-3331] design ipbus_dpram has unconnected port ipb_in[ipb_addr][28]
WARNING: [Synth 8-3331] design ipbus_dpram has unconnected port ipb_in[ipb_addr][27]
WARNING: [Synth 8-3331] design ipbus_dpram has unconnected port ipb_in[ipb_addr][26]
WARNING: [Synth 8-3331] design ipbus_dpram has unconnected port ipb_in[ipb_addr][25]
WARNING: [Synth 8-3331] design ipbus_dpram has unconnected port ipb_in[ipb_addr][24]
WARNING: [Synth 8-3331] design ipbus_dpram has unconnected port ipb_in[ipb_addr][23]
WARNING: [Synth 8-3331] design ipbus_dpram has unconnected port ipb_in[ipb_addr][22]
WARNING: [Synth 8-3331] design ipbus_dpram has unconnected port ipb_in[ipb_addr][21]
WARNING: [Synth 8-3331] design ipbus_dpram has unconnected port ipb_in[ipb_addr][20]
WARNING: [Synth 8-3331] design ipbus_dpram has unconnected port ipb_in[ipb_addr][19]
WARNING: [Synth 8-3331] design ipbus_dpram has unconnected port ipb_in[ipb_addr][18]
WARNING: [Synth 8-3331] design ipbus_dpram has unconnected port ipb_in[ipb_addr][17]
WARNING: [Synth 8-3331] design ipbus_dpram has unconnected port ipb_in[ipb_addr][16]
WARNING: [Synth 8-3331] design ipbus_dpram has unconnected port ipb_in[ipb_addr][15]
WARNING: [Synth 8-3331] design ipbus_dpram has unconnected port ipb_in[ipb_addr][14]
WARNING: [Synth 8-3331] design ipbus_dpram has unconnected port ipb_in[ipb_addr][13]
WARNING: [Synth 8-3331] design ipbus_dpram has unconnected port ipb_in[ipb_addr][12]
WARNING: [Synth 8-3331] design ipbus_dpram has unconnected port ipb_in[ipb_addr][11]
WARNING: [Synth 8-3331] design ipbus_dpram has unconnected port ipb_in[ipb_addr][10]
WARNING: [Synth 8-3331] design ipbus_reg_v has unconnected port ipbus_in[ipb_addr][31]
WARNING: [Synth 8-3331] design ipbus_reg_v has unconnected port ipbus_in[ipb_addr][30]
WARNING: [Synth 8-3331] design ipbus_reg_v has unconnected port ipbus_in[ipb_addr][29]
WARNING: [Synth 8-3331] design ipbus_reg_v has unconnected port ipbus_in[ipb_addr][28]
WARNING: [Synth 8-3331] design ipbus_reg_v has unconnected port ipbus_in[ipb_addr][27]
WARNING: [Synth 8-3331] design ipbus_reg_v has unconnected port ipbus_in[ipb_addr][26]
WARNING: [Synth 8-3331] design ipbus_reg_v has unconnected port ipbus_in[ipb_addr][25]
WARNING: [Synth 8-3331] design ipbus_reg_v has unconnected port ipbus_in[ipb_addr][24]
WARNING: [Synth 8-3331] design ipbus_reg_v has unconnected port ipbus_in[ipb_addr][23]
WARNING: [Synth 8-3331] design ipbus_reg_v has unconnected port ipbus_in[ipb_addr][22]
WARNING: [Synth 8-3331] design ipbus_reg_v has unconnected port ipbus_in[ipb_addr][21]
WARNING: [Synth 8-3331] design ipbus_reg_v has unconnected port ipbus_in[ipb_addr][20]
WARNING: [Synth 8-3331] design ipbus_reg_v has unconnected port ipbus_in[ipb_addr][19]
WARNING: [Synth 8-3331] design ipbus_reg_v has unconnected port ipbus_in[ipb_addr][18]
WARNING: [Synth 8-3331] design ipbus_reg_v has unconnected port ipbus_in[ipb_addr][17]
WARNING: [Synth 8-3331] design ipbus_reg_v has unconnected port ipbus_in[ipb_addr][16]
WARNING: [Synth 8-3331] design ipbus_reg_v has unconnected port ipbus_in[ipb_addr][15]
WARNING: [Synth 8-3331] design ipbus_reg_v has unconnected port ipbus_in[ipb_addr][14]
WARNING: [Synth 8-3331] design ipbus_reg_v has unconnected port ipbus_in[ipb_addr][13]
WARNING: [Synth 8-3331] design ipbus_reg_v has unconnected port ipbus_in[ipb_addr][12]
WARNING: [Synth 8-3331] design ipbus_reg_v has unconnected port ipbus_in[ipb_addr][11]
WARNING: [Synth 8-3331] design ipbus_reg_v has unconnected port ipbus_in[ipb_addr][10]
WARNING: [Synth 8-3331] design ipbus_reg_v has unconnected port ipbus_in[ipb_addr][9]
WARNING: [Synth 8-3331] design ipbus_reg_v has unconnected port ipbus_in[ipb_addr][8]
WARNING: [Synth 8-3331] design ipbus_reg_v has unconnected port ipbus_in[ipb_addr][7]
WARNING: [Synth 8-3331] design ipbus_reg_v has unconnected port ipbus_in[ipb_addr][6]
WARNING: [Synth 8-3331] design ipbus_reg_v has unconnected port ipbus_in[ipb_addr][5]
WARNING: [Synth 8-3331] design ipbus_reg_v has unconnected port ipbus_in[ipb_addr][4]
WARNING: [Synth 8-3331] design ipbus_reg_v has unconnected port ipbus_in[ipb_addr][3]
WARNING: [Synth 8-3331] design ipbus_ctrlreg_v has unconnected port ipbus_in[ipb_addr][31]
WARNING: [Synth 8-3331] design ipbus_ctrlreg_v has unconnected port ipbus_in[ipb_addr][30]
WARNING: [Synth 8-3331] design ipbus_ctrlreg_v has unconnected port ipbus_in[ipb_addr][29]
WARNING: [Synth 8-3331] design ipbus_ctrlreg_v has unconnected port ipbus_in[ipb_addr][28]
WARNING: [Synth 8-3331] design ipbus_ctrlreg_v has unconnected port ipbus_in[ipb_addr][27]
WARNING: [Synth 8-3331] design ipbus_ctrlreg_v has unconnected port ipbus_in[ipb_addr][26]
WARNING: [Synth 8-3331] design ipbus_ctrlreg_v has unconnected port ipbus_in[ipb_addr][25]
WARNING: [Synth 8-3331] design ipbus_ctrlreg_v has unconnected port ipbus_in[ipb_addr][24]
WARNING: [Synth 8-3331] design ipbus_ctrlreg_v has unconnected port ipbus_in[ipb_addr][23]
WARNING: [Synth 8-3331] design ipbus_ctrlreg_v has unconnected port ipbus_in[ipb_addr][22]
WARNING: [Synth 8-3331] design ipbus_ctrlreg_v has unconnected port ipbus_in[ipb_addr][21]
WARNING: [Synth 8-3331] design ipbus_ctrlreg_v has unconnected port ipbus_in[ipb_addr][20]
WARNING: [Synth 8-3331] design ipbus_ctrlreg_v has unconnected port ipbus_in[ipb_addr][19]
WARNING: [Synth 8-3331] design ipbus_ctrlreg_v has unconnected port ipbus_in[ipb_addr][18]
WARNING: [Synth 8-3331] design ipbus_ctrlreg_v has unconnected port ipbus_in[ipb_addr][17]
WARNING: [Synth 8-3331] design ipbus_ctrlreg_v has unconnected port ipbus_in[ipb_addr][16]
WARNING: [Synth 8-3331] design ipbus_ctrlreg_v has unconnected port ipbus_in[ipb_addr][15]
WARNING: [Synth 8-3331] design ipbus_ctrlreg_v has unconnected port ipbus_in[ipb_addr][14]
WARNING: [Synth 8-3331] design ipbus_ctrlreg_v has unconnected port ipbus_in[ipb_addr][13]
WARNING: [Synth 8-3331] design ipbus_ctrlreg_v has unconnected port ipbus_in[ipb_addr][12]
WARNING: [Synth 8-3331] design ipbus_ctrlreg_v has unconnected port ipbus_in[ipb_addr][11]
WARNING: [Synth 8-3331] design ipbus_ctrlreg_v has unconnected port ipbus_in[ipb_addr][10]
WARNING: [Synth 8-3331] design ipbus_ctrlreg_v has unconnected port ipbus_in[ipb_addr][9]
WARNING: [Synth 8-3331] design ipbus_ctrlreg_v has unconnected port ipbus_in[ipb_addr][8]
WARNING: [Synth 8-3331] design ipbus_ctrlreg_v has unconnected port ipbus_in[ipb_addr][7]
WARNING: [Synth 8-3331] design ipbus_ctrlreg_v has unconnected port ipbus_in[ipb_addr][6]
WARNING: [Synth 8-3331] design ipbus_ctrlreg_v has unconnected port ipbus_in[ipb_addr][5]
WARNING: [Synth 8-3331] design ipbus_ctrlreg_v has unconnected port ipbus_in[ipb_addr][4]
WARNING: [Synth 8-3331] design ipbus_ctrlreg_v has unconnected port ipbus_in[ipb_addr][3]
WARNING: [Synth 8-3331] design ipbus_ctrlreg_v has unconnected port ipbus_in[ipb_addr][2]
WARNING: [Synth 8-3331] design ipbus_ctrlreg_v has unconnected port ipbus_in[ipb_addr][1]
WARNING: [Synth 8-3331] design ipbus_fabric_sel has unconnected port sel[4]
WARNING: [Synth 8-3331] design ipbus_fabric_sel has unconnected port sel[3]
WARNING: [Synth 8-3331] design ipbus_fabric_sel has unconnected port sel[2]
WARNING: [Synth 8-3331] design udp_txtransactor_if has unconnected port ipbus_out_hdr[7]
WARNING: [Synth 8-3331] design udp_txtransactor_if has unconnected port ipbus_out_hdr[6]
WARNING: [Synth 8-3331] design udp_txtransactor_if has unconnected port ipbus_out_hdr[5]
WARNING: [Synth 8-3331] design udp_txtransactor_if has unconnected port ipbus_out_hdr[4]
WARNING: [Synth 8-3331] design udp_txtransactor_if has unconnected port ipbus_out_hdr[3]
WARNING: [Synth 8-3331] design udp_txtransactor_if has unconnected port ipbus_out_hdr[2]
WARNING: [Synth 8-3331] design udp_txtransactor_if has unconnected port ipbus_out_hdr[1]
WARNING: [Synth 8-3331] design udp_txtransactor_if has unconnected port ipbus_out_hdr[0]
WARNING: [Synth 8-3331] design UDP_if has unconnected port raddr[11]
WARNING: [Synth 8-3331] design UDP_if has unconnected port raddr[10]
WARNING: [Synth 8-3331] design UDP_if has unconnected port raddr[9]
WARNING: [Synth 8-3331] design UDP_if has unconnected port waddr[11]
WARNING: [Synth 8-3331] design UDP_if has unconnected port waddr[10]
WARNING: [Synth 8-3331] design UDP_if has unconnected port waddr[9]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1536.816 ; gain = 132.746 ; free physical = 2123 ; free virtual = 5788
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin Inst_system_clocks:nuke to constant 0 [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/top/top_level.vhd:285]
WARNING: [Synth 8-3295] tying undriven pin ipbus:mac_rx_error to constant 0 [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/top/top_level.vhd:347]
WARNING: [Synth 8-3295] tying undriven pin CTRL_STATUS:d[0][31] to constant 0 [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/top/top_level.vhd:382]
WARNING: [Synth 8-3295] tying undriven pin CTRL_STATUS:d[0][30] to constant 0 [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/top/top_level.vhd:382]
WARNING: [Synth 8-3295] tying undriven pin CTRL_STATUS:d[0][29] to constant 0 [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/top/top_level.vhd:382]
WARNING: [Synth 8-3295] tying undriven pin CTRL_STATUS:d[0][28] to constant 0 [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/top/top_level.vhd:382]
WARNING: [Synth 8-3295] tying undriven pin CTRL_STATUS:d[0][27] to constant 0 [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/top/top_level.vhd:382]
WARNING: [Synth 8-3295] tying undriven pin CTRL_STATUS:d[0][26] to constant 0 [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/top/top_level.vhd:382]
WARNING: [Synth 8-3295] tying undriven pin CTRL_STATUS:d[0][25] to constant 0 [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/top/top_level.vhd:382]
WARNING: [Synth 8-3295] tying undriven pin CTRL_STATUS:d[0][24] to constant 0 [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/top/top_level.vhd:382]
WARNING: [Synth 8-3295] tying undriven pin CTRL_STATUS:d[0][23] to constant 0 [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/top/top_level.vhd:382]
WARNING: [Synth 8-3295] tying undriven pin CTRL_STATUS:d[0][22] to constant 0 [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/top/top_level.vhd:382]
WARNING: [Synth 8-3295] tying undriven pin CTRL_STATUS:d[0][21] to constant 0 [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/top/top_level.vhd:382]
WARNING: [Synth 8-3295] tying undriven pin CTRL_STATUS:d[0][20] to constant 0 [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/top/top_level.vhd:382]
WARNING: [Synth 8-3295] tying undriven pin CTRL_STATUS:d[0][19] to constant 0 [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/top/top_level.vhd:382]
WARNING: [Synth 8-3295] tying undriven pin CTRL_STATUS:d[0][18] to constant 0 [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/top/top_level.vhd:382]
WARNING: [Synth 8-3295] tying undriven pin CTRL_STATUS:d[0][17] to constant 0 [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/top/top_level.vhd:382]
WARNING: [Synth 8-3295] tying undriven pin CTRL_STATUS:d[0][16] to constant 0 [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/top/top_level.vhd:382]
WARNING: [Synth 8-3295] tying undriven pin CTRL_STATUS:d[0][15] to constant 0 [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/top/top_level.vhd:382]
WARNING: [Synth 8-3295] tying undriven pin CTRL_STATUS:d[0][14] to constant 0 [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/top/top_level.vhd:382]
WARNING: [Synth 8-3295] tying undriven pin CTRL_STATUS:d[0][13] to constant 0 [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/top/top_level.vhd:382]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1536.816 ; gain = 132.746 ; free physical = 2136 ; free virtual = 5801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1536.816 ; gain = 132.746 ; free physical = 2136 ; free virtual = 5801
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a35tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.runs/synth_1/.Xil/Vivado-30691-gabriele-HP-Laptop/tri_mode_ethernet_mac_0_2/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0_in_context.xdc] for cell 'eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i'
Finished Parsing XDC File [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.runs/synth_1/.Xil/Vivado-30691-gabriele-HP-Laptop/tri_mode_ethernet_mac_0_2/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0_in_context.xdc] for cell 'eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i'
Parsing XDC File [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.runs/synth_1/.Xil/Vivado-30691-gabriele-HP-Laptop/R_W_PLL_1/R_W_PLL/R_W_PLL_in_context.xdc] for cell 'ALPIDE_reader/MMCM'
Finished Parsing XDC File [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.runs/synth_1/.Xil/Vivado-30691-gabriele-HP-Laptop/R_W_PLL_1/R_W_PLL/R_W_PLL_in_context.xdc] for cell 'ALPIDE_reader/MMCM'
Parsing XDC File [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.runs/synth_1/.Xil/Vivado-30691-gabriele-HP-Laptop/DATA_FIFO/DATA_FIFO/DATA_FIFO_in_context.xdc] for cell 'FIFO'
Finished Parsing XDC File [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.runs/synth_1/.Xil/Vivado-30691-gabriele-HP-Laptop/DATA_FIFO/DATA_FIFO/DATA_FIFO_in_context.xdc] for cell 'FIFO'
Parsing XDC File [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.runs/synth_1/.Xil/Vivado-30691-gabriele-HP-Laptop/CMD_ROM_1/CMD_ROM/CMD_ROM_in_context.xdc] for cell 'ALPIDE_reader/ROM'
Finished Parsing XDC File [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.runs/synth_1/.Xil/Vivado-30691-gabriele-HP-Laptop/CMD_ROM_1/CMD_ROM/CMD_ROM_in_context.xdc] for cell 'ALPIDE_reader/ROM'
Parsing XDC File [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/constrs_1/mapping.xdc]
Finished Parsing XDC File [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/constrs_1/mapping.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/constrs_1/mapping.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_level_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_level_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/constrs_1/timing.xdc]
INFO: [Timing 38-2] Deriving generated clocks [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/constrs_1/timing.xdc:7]
Finished Parsing XDC File [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/constrs_1/timing.xdc]
Parsing XDC File [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/constrs_1/new/Timing_2.xdc]
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'VIRTUAL_clk_out1_R_W_PLL' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/constrs_1/new/Timing_2.xdc:1]
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'VIRTUAL_clk_out2_R_W_PLL' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/constrs_1/new/Timing_2.xdc:2]
WARNING: [Vivado 12-627] No clocks matched 'clk_out1_R_W_PLL'. [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/constrs_1/new/Timing_2.xdc:37]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/constrs_1/new/Timing_2.xdc:37]
CRITICAL WARNING: [Vivado 12-4739] set_clock_groups:No valid object(s) found for '-group [get_clocks clk_out1_R_W_PLL]'. [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/constrs_1/new/Timing_2.xdc:37]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'clk_out1_R_W_PLL'. [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/constrs_1/new/Timing_2.xdc:38]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/constrs_1/new/Timing_2.xdc:38]
CRITICAL WARNING: [Vivado 12-4739] set_clock_groups:No valid object(s) found for '-group [get_clocks clk_out1_R_W_PLL]'. [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/constrs_1/new/Timing_2.xdc:38]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/constrs_1/new/Timing_2.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/constrs_1/new/Timing_2.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/top_level_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
Parsing XDC File [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.runs/synth_1/dont_touch.xdc]
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1866.215 ; gain = 0.000 ; free physical = 1857 ; free virtual = 5522
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1866.215 ; gain = 0.000 ; free physical = 1856 ; free virtual = 5521
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3 instances were transformed.
  SRL16 => SRL16E: 3 instances

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1866.215 ; gain = 0.000 ; free physical = 1856 ; free virtual = 5521
Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1866.215 ; gain = 0.000 ; free physical = 1856 ; free virtual = 5521
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1866.215 ; gain = 462.145 ; free physical = 1964 ; free virtual = 5628
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1866.215 ; gain = 462.145 ; free physical = 1964 ; free virtual = 5628
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for mii_rx_clk_i. (constraint file  /home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.runs/synth_1/.Xil/Vivado-30691-gabriele-HP-Laptop/tri_mode_ethernet_mac_0_2/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for mii_rx_clk_i. (constraint file  /home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.runs/synth_1/.Xil/Vivado-30691-gabriele-HP-Laptop/tri_mode_ethernet_mac_0_2/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for mii_rx_dv_i. (constraint file  /home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.runs/synth_1/.Xil/Vivado-30691-gabriele-HP-Laptop/tri_mode_ethernet_mac_0_2/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0_in_context.xdc, line 7).
Applied set_property CLOCK_BUFFER_TYPE = NONE for mii_rx_dv_i. (constraint file  /home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.runs/synth_1/.Xil/Vivado-30691-gabriele-HP-Laptop/tri_mode_ethernet_mac_0_2/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0_in_context.xdc, line 8).
Applied set_property IO_BUFFER_TYPE = NONE for mii_rxd_i[0]. (constraint file  /home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.runs/synth_1/.Xil/Vivado-30691-gabriele-HP-Laptop/tri_mode_ethernet_mac_0_2/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0_in_context.xdc, line 11).
Applied set_property CLOCK_BUFFER_TYPE = NONE for mii_rxd_i[0]. (constraint file  /home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.runs/synth_1/.Xil/Vivado-30691-gabriele-HP-Laptop/tri_mode_ethernet_mac_0_2/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0_in_context.xdc, line 12).
Applied set_property IO_BUFFER_TYPE = NONE for mii_rxd_i[1]. (constraint file  /home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.runs/synth_1/.Xil/Vivado-30691-gabriele-HP-Laptop/tri_mode_ethernet_mac_0_2/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0_in_context.xdc, line 13).
Applied set_property CLOCK_BUFFER_TYPE = NONE for mii_rxd_i[1]. (constraint file  /home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.runs/synth_1/.Xil/Vivado-30691-gabriele-HP-Laptop/tri_mode_ethernet_mac_0_2/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0_in_context.xdc, line 14).
Applied set_property IO_BUFFER_TYPE = NONE for mii_rxd_i[2]. (constraint file  /home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.runs/synth_1/.Xil/Vivado-30691-gabriele-HP-Laptop/tri_mode_ethernet_mac_0_2/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0_in_context.xdc, line 15).
Applied set_property CLOCK_BUFFER_TYPE = NONE for mii_rxd_i[2]. (constraint file  /home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.runs/synth_1/.Xil/Vivado-30691-gabriele-HP-Laptop/tri_mode_ethernet_mac_0_2/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0_in_context.xdc, line 16).
Applied set_property IO_BUFFER_TYPE = NONE for mii_rxd_i[3]. (constraint file  /home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.runs/synth_1/.Xil/Vivado-30691-gabriele-HP-Laptop/tri_mode_ethernet_mac_0_2/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0_in_context.xdc, line 17).
Applied set_property CLOCK_BUFFER_TYPE = NONE for mii_rxd_i[3]. (constraint file  /home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.runs/synth_1/.Xil/Vivado-30691-gabriele-HP-Laptop/tri_mode_ethernet_mac_0_2/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0_in_context.xdc, line 18).
Applied set_property IO_BUFFER_TYPE = NONE for mii_tx_clk_i. (constraint file  /home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.runs/synth_1/.Xil/Vivado-30691-gabriele-HP-Laptop/tri_mode_ethernet_mac_0_2/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0_in_context.xdc, line 19).
Applied set_property CLOCK_BUFFER_TYPE = NONE for mii_tx_clk_i. (constraint file  /home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.runs/synth_1/.Xil/Vivado-30691-gabriele-HP-Laptop/tri_mode_ethernet_mac_0_2/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0_in_context.xdc, line 20).
Applied set_property IO_BUFFER_TYPE = NONE for mii_tx_en_o. (constraint file  /home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.runs/synth_1/.Xil/Vivado-30691-gabriele-HP-Laptop/tri_mode_ethernet_mac_0_2/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0_in_context.xdc, line 21).
Applied set_property CLOCK_BUFFER_TYPE = NONE for mii_tx_en_o. (constraint file  /home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.runs/synth_1/.Xil/Vivado-30691-gabriele-HP-Laptop/tri_mode_ethernet_mac_0_2/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0_in_context.xdc, line 22).
Applied set_property IO_BUFFER_TYPE = NONE for mii_txd_o[0]. (constraint file  /home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.runs/synth_1/.Xil/Vivado-30691-gabriele-HP-Laptop/tri_mode_ethernet_mac_0_2/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0_in_context.xdc, line 25).
Applied set_property CLOCK_BUFFER_TYPE = NONE for mii_txd_o[0]. (constraint file  /home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.runs/synth_1/.Xil/Vivado-30691-gabriele-HP-Laptop/tri_mode_ethernet_mac_0_2/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0_in_context.xdc, line 26).
Applied set_property IO_BUFFER_TYPE = NONE for mii_txd_o[1]. (constraint file  /home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.runs/synth_1/.Xil/Vivado-30691-gabriele-HP-Laptop/tri_mode_ethernet_mac_0_2/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0_in_context.xdc, line 27).
Applied set_property CLOCK_BUFFER_TYPE = NONE for mii_txd_o[1]. (constraint file  /home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.runs/synth_1/.Xil/Vivado-30691-gabriele-HP-Laptop/tri_mode_ethernet_mac_0_2/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0_in_context.xdc, line 28).
Applied set_property IO_BUFFER_TYPE = NONE for mii_txd_o[2]. (constraint file  /home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.runs/synth_1/.Xil/Vivado-30691-gabriele-HP-Laptop/tri_mode_ethernet_mac_0_2/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0_in_context.xdc, line 29).
Applied set_property CLOCK_BUFFER_TYPE = NONE for mii_txd_o[2]. (constraint file  /home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.runs/synth_1/.Xil/Vivado-30691-gabriele-HP-Laptop/tri_mode_ethernet_mac_0_2/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0_in_context.xdc, line 30).
Applied set_property IO_BUFFER_TYPE = NONE for mii_txd_o[3]. (constraint file  /home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.runs/synth_1/.Xil/Vivado-30691-gabriele-HP-Laptop/tri_mode_ethernet_mac_0_2/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0_in_context.xdc, line 31).
Applied set_property CLOCK_BUFFER_TYPE = NONE for mii_txd_o[3]. (constraint file  /home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.runs/synth_1/.Xil/Vivado-30691-gabriele-HP-Laptop/tri_mode_ethernet_mac_0_2/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0_in_context.xdc, line 32).
Applied set_property IO_BUFFER_TYPE = NONE for clk_base_xc7a_i. (constraint file  /home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.runs/synth_1/.Xil/Vivado-30691-gabriele-HP-Laptop/R_W_PLL_1/R_W_PLL/R_W_PLL_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk_base_xc7a_i. (constraint file  /home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.runs/synth_1/.Xil/Vivado-30691-gabriele-HP-Laptop/R_W_PLL_1/R_W_PLL/R_W_PLL_in_context.xdc, line 5).
Applied set_property DONT_TOUCH = true for eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ALPIDE_reader/MMCM. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for FIFO. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ALPIDE_reader/ROM. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1866.215 ; gain = 462.145 ; free physical = 1965 ; free virtual = 5630
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/imports/imports/tri_mode_ethernet_mac_0_tx_client_fifo.vhd:1038]
INFO: [Synth 8-802] inferred FSM for state register 'wr_state_reg' in module 'tri_mode_ethernet_mac_0_tx_client_fifo'
INFO: [Synth 8-802] inferred FSM for state register 'rd_state_reg' in module 'tri_mode_ethernet_mac_0_tx_client_fifo'
INFO: [Synth 8-5544] ROM "tx_axis_mac_tdata_int_handshake" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tx_axis_mac_tvalid_int_finish" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tx_axis_mac_tvalid_int_droperr" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tx_axis_mac_tvalid_int_retransmiterr" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rd_txfer_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "wr_fifo_status" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "wr_addr_reload" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wr_eof_state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wr_nxt_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wr_nxt_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wr_nxt_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rd_nxt_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rd_nxt_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rd_nxt_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rd_nxt_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/imports/imports/tri_mode_ethernet_mac_0_rx_client_fifo.vhd:548]
INFO: [Synth 8-802] inferred FSM for state register 'rd_state_reg' in module 'tri_mode_ethernet_mac_0_rx_client_fifo'
INFO: [Synth 8-5544] ROM "fifo_overflow" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wr_store_frame_tog" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wr_start_addr_load" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "wr_fifo_status" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "rx_axis_fifo_tlast_int" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rx_axis_fifo_tvalid" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rd_nxt_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rd_nxt_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rd_nxt_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "tick_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "set_addr_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "addr_to_set_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "send_buf_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "load_buf_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "buf_to_load_int" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "set_addr_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "addr_to_set_int" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "send_buf_int" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "load_buf_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "load_buf_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "payload_len" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "buf_to_load_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "buf_to_load_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "do_sum_int" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "clr_sum_int" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "int_valid_int" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "cksum_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "int_data_int" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "payload_len" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "set_addr_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "addr_to_set_int" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "send_buf_int" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "load_buf_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "load_buf_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "payload_len" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "buf_to_load_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "buf_to_load_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "do_sum_int" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "clr_sum_int" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "int_valid_int" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "cksum_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "int_data_int" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "payload_len" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "send_pending_i" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "addr_to_set_int" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "addr_to_set_int" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "shift_buf" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "set_addr_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "addr_to_set_int" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "send_buf_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "load_buf_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "buf_to_load_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cksum_pending" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "do_sum_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "clr_sum_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "int_data_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "int_valid_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "set_addr_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "addr_to_set_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "send_buf_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_load" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "request_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "event_data" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "event_data" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "header" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "short_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "send_special_int" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "flip_cksum" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "counting" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cksum_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "clr_sum_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "do_sum_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "int_valid_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "low_addr_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ipbus_hdr_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "byteswap_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "byteswap_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ipbus_out_valid_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "rxram_active_int0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pkt_id_buf_reg[15]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pkt_id_buf_reg[14]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pkt_id_buf_reg[13]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pkt_id_buf_reg[12]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pkt_id_buf_reg[11]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pkt_id_buf_reg[10]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pkt_id_buf_reg[9]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pkt_id_buf_reg[8]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pkt_id_buf_reg[7]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pkt_id_buf_reg[6]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pkt_id_buf_reg[5]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pkt_id_buf_reg[4]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pkt_id_buf_reg[3]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pkt_id_buf_reg[2]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pkt_id_buf_reg[1]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pkt_id_buf_reg[0]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pkt_id_buf_reg[15]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pkt_id_buf_reg[14]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pkt_id_buf_reg[13]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pkt_id_buf_reg[12]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pkt_id_buf_reg[11]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pkt_id_buf_reg[10]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pkt_id_buf_reg[9]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pkt_id_buf_reg[8]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pkt_id_buf_reg[7]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pkt_id_buf_reg[6]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pkt_id_buf_reg[5]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pkt_id_buf_reg[4]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pkt_id_buf_reg[3]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pkt_id_buf_reg[2]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pkt_id_buf_reg[1]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pkt_id_buf_reg[0]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-3936] Found unconnected internal register 'pkt_rdy_buf_reg' and it is trimmed from '3' to '2' bits. [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/ipbus/udp_clock_crossing_if.vhd:128]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'transactor_if'
INFO: [Synth 8-5544] ROM "wctr" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "trans_out[pkt_done]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'transactor_sm'
INFO: [Synth 8-5546] ROM "last_wd" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "tx_hdr" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rmw_write" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "err_d" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_reg[4]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_reg[3]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_reg[2]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_reg[1]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_reg[0]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "stb" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "stb" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "stb" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "stb" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "stb" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_fsm_reg' in module 'read_byte'
INFO: [Synth 8-5545] ROM "state_fsm" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "word_cnt" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "readable" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "error_signal" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_fsm_reg' in module 'send_byte'
INFO: [Synth 8-5544] ROM "word_cnt" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "word_sent" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ready" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'ALPIDEC_state_reg' in module 'ALPIDE_Carrier'
INFO: [Synth 8-802] inferred FSM for state register 'i_state_reg' in module 'ALPIDE_Carrier'
INFO: [Synth 8-802] inferred FSM for state register 'rr_state_reg' in module 'ALPIDE_Carrier'
INFO: [Synth 8-802] inferred FSM for state register 'ro_state_reg' in module 'ALPIDE_Carrier'
INFO: [Synth 8-802] inferred FSM for state register 'wr_state_reg' in module 'ALPIDE_Carrier'
INFO: [Synth 8-5544] ROM "current_task" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "chip_id_err" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "word_in" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "word_in" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "d_reg_we" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "re" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "data_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "busy_led" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "i_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "i_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "idle_cnt" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rr_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rr_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rr_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "rr_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "rr_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "idle_cnt" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rr_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rr_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Common 17-14] Message 'Synth 8-5544' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5546] ROM "rr_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'FIFO_state_reg' in module 'top_level'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  idle_s |                             0000 |                             0000
                queue1_s |                             0001 |                             0001
                queue2_s |                             0010 |                             0010
                queue3_s |                             0011 |                             0011
           start_data1_s |                             0100 |                             0100
         data_preload1_s |                             0101 |                             0101
                 frame_s |                             0110 |                             1000
             handshake_s |                             0111 |                             1001
                finish_s |                             1000 |                             1010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rd_state_reg' using encoding 'sequential' in module 'tri_mode_ethernet_mac_0_tx_client_fifo'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  wait_s |                               01 |                               00
                  data_s |                               11 |                               01
                ovflow_s |                               00 |                               11
                   eof_s |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wr_state_reg' using encoding 'sequential' in module 'tri_mode_ethernet_mac_0_tx_client_fifo'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  wait_s |                         00000001 |                              000
                queue1_s |                         00000010 |                              001
                queue2_s |                         00000100 |                              010
                queue3_s |                         00001000 |                              011
             queue_sof_s |                         00010000 |                              100
                  data_s |                         00100000 |                              110
                   eof_s |                         01000000 |                              111
                   sof_s |                         10000000 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rd_state_reg' using encoding 'one-hot' in module 'tri_mode_ethernet_mac_0_rx_client_fifo'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 st_idle |                          0000010 |                              000
                st_first |                          1000000 |                              001
                  st_hdr |                          0100000 |                              010
              st_prebody |                          0010000 |                              011
                 st_body |                          0001000 |                              100
                 st_done |                          0000100 |                              101
                  st_gap |                          0000001 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'transactor_if'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 st_idle |                           100000 |                              000
                  st_hdr |                           001000 |                              001
                 st_addr |                           010000 |                              010
            st_bus_cycle |                           000010 |                              011
                st_rmw_1 |                           000100 |                              100
                st_rmw_2 |                           000001 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'transactor_sm'
INFO: [Synth 8-3971] The signal ram_reg was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              s_wait_low |                             0001 |                               00
                  s_read |                             0010 |                               01
                  s_high |                             0100 |                               10
                 s_error |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_fsm_reg' using encoding 'one-hot' in module 'read_byte'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  s_idle |                             0001 |                               00
                   s_low |                             0010 |                               01
                  s_send |                             0100 |                               10
                  s_high |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_fsm_reg' using encoding 'one-hot' in module 'send_byte'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                      s0 |                               00 |                             0000
                      s1 |                               01 |                             0001
                      s2 |                               10 |                             0010
                      s3 |                               11 |                             0011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wr_state_reg' using encoding 'sequential' in module 'ALPIDE_Carrier'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                      s0 |                             0000 |                             0000
                      s1 |                             0001 |                             0001
                      s2 |                             0010 |                             0010
                      s3 |                             0011 |                             0011
                      s4 |                             0100 |                             0100
                      s5 |                             0101 |                             0101
                      s6 |                             0110 |                             0110
                      s7 |                             0111 |                             0111
                      s8 |                             1000 |                             1000
                      s9 |                             1001 |                             1001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'ro_state_reg' using encoding 'sequential' in module 'ALPIDE_Carrier'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                      s0 |                       0000000001 |                             0000
                      s1 |                       0000000010 |                             0001
                      s2 |                       0000000100 |                             0010
                      s3 |                       0000001000 |                             0011
                      s4 |                       0000010000 |                             0100
                      s5 |                       0000100000 |                             0101
                      s6 |                       0001000000 |                             0110
                      s7 |                       0010000000 |                             0111
                      s8 |                       0100000000 |                             1000
                      s9 |                       1000000000 |                             1001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rr_state_reg' using encoding 'one-hot' in module 'ALPIDE_Carrier'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                      s0 |                              000 |                             0000
                      s1 |                              001 |                             0001
                      s2 |                              010 |                             0010
                      s3 |                              011 |                             0011
                      s4 |                              100 |                             0100
                      s5 |                              101 |                             0101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'i_state_reg' using encoding 'sequential' in module 'ALPIDE_Carrier'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                             0001 |                             0110
               power_off |                             0000 |                             0011
                power_on |                             0011 |                             0010
                    init |                             0101 |                             0000
            readregister |                             0010 |                             0100
                read_out |                             1000 |                             0101
            writecommand |                             0110 |                             0111
           writeregister |                             1001 |                             1000
                 trigger |                             0111 |                             1001
                 rst_err |                             0100 |                             0001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'ALPIDEC_state_reg' using encoding 'sequential' in module 'ALPIDE_Carrier'
WARNING: [Synth 8-327] inferring latch for variable 'pin_in_reg' [/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.srcs/sources_1/imports/new/ALPIDE_Carrier.vhd:153]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                      s0 |                                0 |                             0000
                      s1 |                                1 |                             0001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'FIFO_state_reg' using encoding 'sequential' in module 'top_level'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1866.215 ; gain = 462.145 ; free physical = 1949 ; free virtual = 5615
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     31 Bit       Adders := 1     
	   2 Input     24 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 3     
	   2 Input     12 Bit       Adders := 3     
	   3 Input     12 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 6     
	   2 Input      8 Bit       Adders := 8     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 3     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 6     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
	   4 Input     16 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 14    
+---Registers : 
	              336 Bit    Registers := 1     
	              128 Bit    Registers := 8     
	              112 Bit    Registers := 1     
	               48 Bit    Registers := 3     
	               45 Bit    Registers := 2     
	               42 Bit    Registers := 3     
	               38 Bit    Registers := 2     
	               36 Bit    Registers := 1     
	               34 Bit    Registers := 1     
	               32 Bit    Registers := 26    
	               31 Bit    Registers := 1     
	               24 Bit    Registers := 4     
	               16 Bit    Registers := 40    
	               13 Bit    Registers := 24    
	               12 Bit    Registers := 12    
	               10 Bit    Registers := 3     
	                9 Bit    Registers := 12    
	                8 Bit    Registers := 45    
	                7 Bit    Registers := 4     
	                6 Bit    Registers := 10    
	                5 Bit    Registers := 5     
	                4 Bit    Registers := 18    
	                3 Bit    Registers := 10    
	                2 Bit    Registers := 20    
	                1 Bit    Registers := 266   
+---RAMs : 
	             256K Bit         RAMs := 1     
	              64K Bit         RAMs := 4     
	              36K Bit         RAMs := 2     
	              32K Bit         RAMs := 2     
+---Muxes : 
	   2 Input    336 Bit        Muxes := 2     
	   2 Input    128 Bit        Muxes := 9     
	   4 Input    128 Bit        Muxes := 1     
	   2 Input    112 Bit        Muxes := 1     
	   2 Input     48 Bit        Muxes := 4     
	   4 Input     48 Bit        Muxes := 1     
	   2 Input     42 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 24    
	   3 Input     32 Bit        Muxes := 3     
	   6 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 2     
	  10 Input     32 Bit        Muxes := 3     
	   2 Input     31 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 5     
	   4 Input     24 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 32    
	   4 Input     16 Bit        Muxes := 2     
	  14 Input     16 Bit        Muxes := 3     
	  11 Input     16 Bit        Muxes := 1     
	   8 Input     16 Bit        Muxes := 1     
	   5 Input     16 Bit        Muxes := 3     
	  19 Input     16 Bit        Muxes := 4     
	  10 Input     16 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 36    
	   4 Input     13 Bit        Muxes := 2     
	   8 Input     13 Bit        Muxes := 1     
	   3 Input     13 Bit        Muxes := 1     
	   7 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 5     
	   3 Input     10 Bit        Muxes := 1     
	  10 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 8     
	   4 Input     10 Bit        Muxes := 1     
	  11 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 12    
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 62    
	  13 Input      8 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 11    
	   9 Input      8 Bit        Muxes := 1     
	  18 Input      8 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 1     
	  10 Input      8 Bit        Muxes := 10    
	   6 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 12    
	   4 Input      7 Bit        Muxes := 1     
	   7 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 22    
	   3 Input      6 Bit        Muxes := 1     
	   6 Input      6 Bit        Muxes := 2     
	   5 Input      6 Bit        Muxes := 1     
	   8 Input      6 Bit        Muxes := 1     
	   7 Input      6 Bit        Muxes := 2     
	   4 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 6     
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 39    
	   3 Input      4 Bit        Muxes := 15    
	   9 Input      4 Bit        Muxes := 12    
	   4 Input      4 Bit        Muxes := 7     
	   5 Input      4 Bit        Muxes := 1     
	  23 Input      4 Bit        Muxes := 1     
	  10 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 11    
	   3 Input      3 Bit        Muxes := 3     
	   8 Input      3 Bit        Muxes := 6     
	   7 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 34    
	   4 Input      2 Bit        Muxes := 10    
	   3 Input      2 Bit        Muxes := 3     
	  18 Input      2 Bit        Muxes := 2     
	   6 Input      2 Bit        Muxes := 3     
	  10 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 265   
	   4 Input      1 Bit        Muxes := 45    
	   8 Input      1 Bit        Muxes := 10    
	   7 Input      1 Bit        Muxes := 10    
	   3 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 8     
	   6 Input      1 Bit        Muxes := 23    
	   9 Input      1 Bit        Muxes := 4     
	  11 Input      1 Bit        Muxes := 2     
	  12 Input      1 Bit        Muxes := 2     
	  13 Input      1 Bit        Muxes := 9     
	  16 Input      1 Bit        Muxes := 9     
	  18 Input      1 Bit        Muxes := 1     
	  10 Input      1 Bit        Muxes := 90    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module top_level 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	               24 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	  10 Input     32 Bit        Muxes := 1     
	  11 Input     10 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 12    
	  10 Input      1 Bit        Muxes := 8     
Module clock_div 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module system_clocks 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 7     
Module tri_mode_ethernet_mac_0_bram_tdp 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
+---RAMs : 
	              36K Bit         RAMs := 1     
Module tri_mode_ethernet_mac_0_tx_client_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 3     
	   3 Input     12 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	               12 Bit    Registers := 7     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 6     
	                4 Bit    Registers := 3     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 23    
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 21    
	   3 Input      4 Bit        Muxes := 14    
	   9 Input      4 Bit        Muxes := 12    
	   2 Input      2 Bit        Muxes := 11    
	   4 Input      2 Bit        Muxes := 7     
	   3 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 27    
	   4 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 3     
Module tri_mode_ethernet_mac_0_rx_client_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               12 Bit    Registers := 3     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 6     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 15    
+---Muxes : 
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 5     
	   2 Input      3 Bit        Muxes := 4     
	   3 Input      3 Bit        Muxes := 3     
	   8 Input      3 Bit        Muxes := 3     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 7     
	   5 Input      1 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module udp_ipaddr_block 
Detailed RTL Component Info : 
+---Registers : 
	               42 Bit    Registers := 1     
	               32 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 2     
Module udp_rarp_block 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 2     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
	   4 Input     16 Bit         XORs := 1     
+---Registers : 
	              336 Bit    Registers := 1     
	               42 Bit    Registers := 1     
	               24 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	               13 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 4     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input    336 Bit        Muxes := 2     
	   2 Input     42 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
Module udp_build_arp 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               48 Bit    Registers := 2     
	               13 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 4     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
	   3 Input      6 Bit        Muxes := 1     
	   6 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 8     
	   2 Input      3 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 5     
Module udp_build_payload 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 4     
	               13 Bit    Registers := 6     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 20    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 6     
	   4 Input     16 Bit        Muxes := 2     
	  14 Input     16 Bit        Muxes := 3     
	  11 Input     16 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 12    
	   2 Input      8 Bit        Muxes := 2     
	  13 Input      8 Bit        Muxes := 1     
	   5 Input      6 Bit        Muxes := 1     
	   8 Input      6 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 23    
	   9 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
	  11 Input      1 Bit        Muxes := 2     
	  12 Input      1 Bit        Muxes := 2     
	  13 Input      1 Bit        Muxes := 9     
Module udp_build_ping 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	               13 Bit    Registers := 4     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   8 Input     16 Bit        Muxes := 1     
	   5 Input     16 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 8     
	   4 Input     13 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   7 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 11    
	   4 Input      1 Bit        Muxes := 8     
	   6 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 3     
Module udp_build_resend 
Detailed RTL Component Info : 
+---Registers : 
	               45 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module udp_build_status 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	              128 Bit    Registers := 1     
	               13 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 4     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 9     
	   2 Input      6 Bit        Muxes := 2     
	   7 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   8 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 3     
Module udp_status_buffer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	              128 Bit    Registers := 4     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input    128 Bit        Muxes := 4     
	   4 Input    128 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   5 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 25    
	   4 Input      1 Bit        Muxes := 2     
Module udp_byte_sum 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 2     
+---Registers : 
	                9 Bit    Registers := 4     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 6     
	   2 Input      8 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 9     
Module udp_do_rx_reset 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module udp_packet_parser 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 2     
	              112 Bit    Registers := 1     
	               48 Bit    Registers := 1     
	               45 Bit    Registers := 1     
	               42 Bit    Registers := 1     
	               38 Bit    Registers := 2     
	               36 Bit    Registers := 1     
	               34 Bit    Registers := 1     
	               32 Bit    Registers := 4     
	               24 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 17    
+---Muxes : 
	   2 Input    128 Bit        Muxes := 2     
	   2 Input    112 Bit        Muxes := 1     
	   2 Input     48 Bit        Muxes := 1     
	   4 Input     48 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 4     
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 2     
	   4 Input     24 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 1     
	   5 Input     16 Bit        Muxes := 1     
	   3 Input     10 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 6     
	   5 Input      8 Bit        Muxes := 1     
	   4 Input      7 Bit        Muxes := 1     
	   4 Input      6 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 3     
	   5 Input      4 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 32    
	   4 Input      1 Bit        Muxes := 1     
Module udp_rxram_mux 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 5     
	   2 Input      8 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 6     
Module udp_DualPortRAM 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module udp_buffer_selector 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 2     
Module udp_rxram_shim 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 1     
Module udp_DualPortRAM_rx 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 4     
+---RAMs : 
	              64K Bit         RAMs := 4     
+---Muxes : 
	   4 Input      1 Bit        Muxes := 4     
Module udp_buffer_selector__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 3     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 8     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module udp_DualPortRAM_tx 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---RAMs : 
	             256K Bit         RAMs := 1     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
Module udp_rxtransactor_if 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module udp_tx_mux 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 4     
	               13 Bit    Registers := 6     
	                8 Bit    Registers := 4     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 24    
+---Muxes : 
	   6 Input     32 Bit        Muxes := 1     
	  19 Input     16 Bit        Muxes := 4     
	   2 Input     13 Bit        Muxes := 10    
	   8 Input     13 Bit        Muxes := 1     
	   4 Input     13 Bit        Muxes := 1     
	   3 Input     13 Bit        Muxes := 1     
	   7 Input     13 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 13    
	   9 Input      8 Bit        Muxes := 1     
	  18 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	  18 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 8     
	   7 Input      1 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 27    
	   5 Input      1 Bit        Muxes := 2     
	   9 Input      1 Bit        Muxes := 3     
	  16 Input      1 Bit        Muxes := 8     
	  18 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
Module udp_txtransactor_if 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 16    
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 16    
	  16 Input      1 Bit        Muxes := 1     
Module udp_clock_crossing_if 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 10    
+---Registers : 
	                4 Bit    Registers := 5     
	                3 Bit    Registers := 7     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
Module UDP_if 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module transactor_if 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 3     
	   7 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 3     
	   7 Input      1 Bit        Muxes := 1     
Module transactor_sm 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 5     
	                8 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   3 Input      8 Bit        Muxes := 1     
	   6 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 1     
Module transactor_cfg 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 1     
Module stretcher 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module ipbus_fabric_sel 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module ipbus_ctrlreg_v 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module ipbus_reg_v 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 10    
Module ipbus_dpram 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module read_byte 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 1     
+---Registers : 
	               31 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
Module send_byte 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 3     
Module ALPIDE_Carrier 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 5     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 6     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 18    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	   4 Input     32 Bit        Muxes := 1     
	  10 Input     32 Bit        Muxes := 2     
	   2 Input     24 Bit        Muxes := 2     
	   5 Input     16 Bit        Muxes := 1     
	  10 Input     16 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 1     
	  10 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 8     
	   4 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 11    
	   4 Input      8 Bit        Muxes := 3     
	  10 Input      8 Bit        Muxes := 10    
	   6 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	  23 Input      4 Bit        Muxes := 1     
	  10 Input      4 Bit        Muxes := 3     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 7     
	   6 Input      2 Bit        Muxes := 3     
	  10 Input      2 Bit        Muxes := 3     
	  10 Input      1 Bit        Muxes := 82    
	   2 Input      1 Bit        Muxes := 19    
	   7 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 21    
	   5 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 10    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "tick_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "addr_to_set_int" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "cksum_pending" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "addr_to_set_int" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "request_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "send_buf_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_load" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "counting" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "send_special_int" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "do_sum_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "clr_sum_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "int_valid_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cksum_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "short_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "low_addr_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flip_cksum" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "byteswap_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "counting" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "send_special_int" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "do_sum_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "clr_sum_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "int_valid_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cksum_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "short_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "low_addr_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flip_cksum" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "byteswap_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "last_wd" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "state_fsm" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "rr_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM ram_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 8 RAM instances of RAM ram_reg to conserve power
INFO: [Synth 8-3971] The signal ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/RARP_block/data_buffer_reg[0]' (FDR) to 'ipbus/udp_if/RARP_block/rarp_end_addr_reg[12]'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/RARP_block/data_buffer_reg[1]' (FDR) to 'ipbus/udp_if/RARP_block/rarp_end_addr_reg[12]'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/RARP_block/data_buffer_reg[2]' (FDR) to 'ipbus/udp_if/RARP_block/rarp_end_addr_reg[12]'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/RARP_block/data_buffer_reg[3]' (FDR) to 'ipbus/udp_if/RARP_block/rarp_end_addr_reg[12]'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/RARP_block/data_buffer_reg[4]' (FDR) to 'ipbus/udp_if/RARP_block/rarp_end_addr_reg[12]'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/RARP_block/data_buffer_reg[5]' (FDR) to 'ipbus/udp_if/RARP_block/rarp_end_addr_reg[12]'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/RARP_block/data_buffer_reg[6]' (FDR) to 'ipbus/udp_if/RARP_block/rarp_end_addr_reg[12]'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/RARP_block/data_buffer_reg[7]' (FDR) to 'ipbus/udp_if/RARP_block/rarp_end_addr_reg[12]'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/RARP_block/we_buffer_reg[0]' (FDR) to 'ipbus/udp_if/RARP_block/rarp_end_addr_reg[12]'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/rx_packet_parser/pkt_mask_reg[0]__5' (FDRE) to 'ipbus/udp_if/rx_packet_parser/pkt_mask_reg[0]__6'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/rx_packet_parser/pkt_mask_reg[1]__5' (FDRE) to 'ipbus/udp_if/rx_packet_parser/pkt_mask_reg[1]__6'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/rx_packet_parser/pkt_mask_reg[2]__5' (FDRE) to 'ipbus/udp_if/rx_packet_parser/pkt_mask_reg[2]__6'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/rx_packet_parser/pkt_mask_reg[0]__3' (FDRE) to 'ipbus/udp_if/rx_packet_parser/pkt_mask_reg[0]__6'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/rx_packet_parser/pkt_mask_reg[3]__5' (FDRE) to 'ipbus/udp_if/rx_packet_parser/pkt_mask_reg[3]__6'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/rx_packet_parser/pkt_mask_reg[0]__6' (FDRE) to 'ipbus/udp_if/rx_packet_parser/pkt_mask_reg[0]__0'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/rx_packet_parser/pkt_mask_reg[1]__3' (FDRE) to 'ipbus/udp_if/rx_packet_parser/pkt_mask_reg[1]__6'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/rx_packet_parser/pkt_mask_reg[1]__6' (FDRE) to 'ipbus/udp_if/rx_packet_parser/pkt_mask_reg[1]__0'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/rx_packet_parser/pkt_mask_reg[2]__3' (FDRE) to 'ipbus/udp_if/rx_packet_parser/pkt_mask_reg[2]__6'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/rx_packet_parser/pkt_mask_reg[2]__6' (FDRE) to 'ipbus/udp_if/rx_packet_parser/pkt_mask_reg[2]__0'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/rx_packet_parser/pkt_mask_reg[3]__3' (FDRE) to 'ipbus/udp_if/rx_packet_parser/pkt_mask_reg[3]__6'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/rx_packet_parser/pkt_mask_reg[3]__6' (FDRE) to 'ipbus/udp_if/rx_packet_parser/pkt_mask_reg[3]__0'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/rx_packet_parser/pkt_mask_reg[4]__3' (FDSE) to 'ipbus/udp_if/rx_packet_parser/pkt_mask_reg[4]__0'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/rx_packet_parser/pkt_mask_reg[5]__3' (FDSE) to 'ipbus/udp_if/rx_packet_parser/pkt_mask_reg[5]__0'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/rx_packet_parser/pkt_mask_reg[0]__1' (FDRE) to 'ipbus/udp_if/rx_packet_parser/pkt_mask_reg[0]__0'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/rx_packet_parser/pkt_mask_reg[0]__2' (FDRE) to 'ipbus/udp_if/rx_packet_parser/pkt_mask_reg[0]__0'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/rx_packet_parser/pkt_mask_reg[1]__1' (FDRE) to 'ipbus/udp_if/rx_packet_parser/pkt_mask_reg[1]__0'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/rx_packet_parser/pkt_mask_reg[1]__2' (FDRE) to 'ipbus/udp_if/rx_packet_parser/pkt_mask_reg[1]__0'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/rx_packet_parser/pkt_mask_reg[2]__1' (FDSE) to 'ipbus/udp_if/rx_packet_parser/pkt_mask_reg[2]__2'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/rx_packet_parser/pkt_mask_reg[3]__1' (FDSE) to 'ipbus/udp_if/rx_packet_parser/pkt_mask_reg[3]__2'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/rx_packet_parser/pkt_mask_reg[4]__1' (FDSE) to 'ipbus/udp_if/rx_packet_parser/pkt_mask_reg[4]__2'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/rx_packet_parser/pkt_mask_reg[5]__1' (FDSE) to 'ipbus/udp_if/rx_packet_parser/pkt_mask_reg[5]__2'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/rx_packet_parser/pkt_mask_reg[6]__0' (FDSE) to 'ipbus/udp_if/rx_packet_parser/pkt_mask_reg[6]__1'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/rx_packet_parser/pkt_mask_reg[7]__0' (FDSE) to 'ipbus/udp_if/rx_packet_parser/pkt_mask_reg[7]__1'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/rx_packet_parser/pkt_mask_reg[4]__0' (FDSE) to 'ipbus/udp_if/rx_packet_parser/pkt_mask_reg[4]__4'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/rx_packet_parser/pkt_mask_reg[8]__0' (FDSE) to 'ipbus/udp_if/rx_packet_parser/pkt_mask_reg[8]__1'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/rx_packet_parser/pkt_mask_reg[5]__0' (FDSE) to 'ipbus/udp_if/rx_packet_parser/pkt_mask_reg[5]__4'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/rx_packet_parser/pkt_mask_reg[9]__0' (FDSE) to 'ipbus/udp_if/rx_packet_parser/pkt_mask_reg[9]__1'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/rx_packet_parser/pkt_mask_reg[6]' (FDSE) to 'ipbus/udp_if/rx_packet_parser/pkt_mask_reg[6]__3'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/rx_packet_parser/pkt_mask_reg[10]__0' (FDSE) to 'ipbus/udp_if/rx_packet_parser/pkt_mask_reg[10]__1'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/rx_packet_parser/pkt_mask_reg[7]' (FDSE) to 'ipbus/udp_if/rx_packet_parser/pkt_mask_reg[7]__3'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/rx_packet_parser/pkt_mask_reg[11]__0' (FDSE) to 'ipbus/udp_if/rx_packet_parser/pkt_mask_reg[11]__1'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/rx_packet_parser/pkt_mask_reg[8]' (FDSE) to 'ipbus/udp_if/rx_packet_parser/pkt_mask_reg[8]__3'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/rx_packet_parser/pkt_mask_reg[9]' (FDSE) to 'ipbus/udp_if/rx_packet_parser/pkt_mask_reg[9]__3'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/rx_packet_parser/pkt_mask_reg[10]' (FDSE) to 'ipbus/udp_if/rx_packet_parser/pkt_mask_reg[10]__3'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/rx_packet_parser/pkt_mask_reg[11]' (FDSE) to 'ipbus/udp_if/rx_packet_parser/pkt_mask_reg[11]__3'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/rx_packet_parser/pkt_data_reg[6]__3' (FDE) to 'ipbus/udp_if/rx_packet_parser/pkt_data_reg[5]__3'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/rx_packet_parser/pkt_data_reg[7]__3' (FDE) to 'ipbus/udp_if/rx_packet_parser/pkt_data_reg[4]__3'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/rx_packet_parser/pkt_data_reg[0]__3' (FDE) to 'ipbus/udp_if/rx_packet_parser/pkt_data_reg[4]__3'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/rx_packet_parser/pkt_data_reg[1]__3' (FDE) to 'ipbus/udp_if/rx_packet_parser/pkt_data_reg[5]__3'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/rx_packet_parser/pkt_data_reg[2]__3' (FDE) to 'ipbus/udp_if/rx_packet_parser/pkt_data_reg[5]__3'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/rx_packet_parser/pkt_data_reg[3]__3' (FDE) to 'ipbus/udp_if/rx_packet_parser/pkt_data_reg[4]__3'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ipbus/udp_if/rx_packet_parser/\pkt_data_reg[5]__3 )
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/status_buffer/header_reg[0]' (FDRE) to 'ipbus/udp_if/status_buffer/header_reg[1]'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/status_buffer/header_reg[1]' (FDRE) to 'ipbus/udp_if/status_buffer/header_reg[2]'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/status_buffer/header_reg[2]' (FDRE) to 'ipbus/udp_if/status_buffer/header_reg[3]'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/status_buffer/header_reg[3]' (FDRE) to 'ipbus/udp_if/status_buffer/header_reg[24]'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/status_buffer/header_reg[4]' (FDSE) to 'ipbus/udp_if/status_buffer/header_reg[5]'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/status_buffer/header_reg[5]' (FDSE) to 'ipbus/udp_if/status_buffer/header_reg[6]'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/status_buffer/header_reg[6]' (FDSE) to 'ipbus/udp_if/status_buffer/header_reg[7]'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/status_buffer/header_reg[7]' (FDSE) to 'ipbus/udp_if/status_buffer/header_reg[29]'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/status_buffer/header_reg[8]' (FDSE) to 'ipbus/udp_if/status_buffer/next_pkt_id_int_reg[0]'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/status_buffer/header_reg[9]' (FDRE) to 'ipbus/udp_if/status_buffer/next_pkt_id_int_reg[1]'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/status_buffer/header_reg[10]' (FDRE) to 'ipbus/udp_if/status_buffer/next_pkt_id_int_reg[2]'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/status_buffer/header_reg[11]' (FDRE) to 'ipbus/udp_if/status_buffer/next_pkt_id_int_reg[3]'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/status_buffer/header_reg[12]' (FDRE) to 'ipbus/udp_if/status_buffer/next_pkt_id_int_reg[4]'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/status_buffer/header_reg[13]' (FDRE) to 'ipbus/udp_if/status_buffer/next_pkt_id_int_reg[5]'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/status_buffer/header_reg[14]' (FDRE) to 'ipbus/udp_if/status_buffer/next_pkt_id_int_reg[6]'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/status_buffer/header_reg[15]' (FDRE) to 'ipbus/udp_if/status_buffer/next_pkt_id_int_reg[7]'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/status_buffer/header_reg[16]' (FDRE) to 'ipbus/udp_if/status_buffer/next_pkt_id_int_reg[8]'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/status_buffer/header_reg[17]' (FDRE) to 'ipbus/udp_if/status_buffer/next_pkt_id_int_reg[9]'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/status_buffer/header_reg[18]' (FDRE) to 'ipbus/udp_if/status_buffer/next_pkt_id_int_reg[10]'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/status_buffer/header_reg[19]' (FDRE) to 'ipbus/udp_if/status_buffer/next_pkt_id_int_reg[11]'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/status_buffer/header_reg[20]' (FDRE) to 'ipbus/udp_if/status_buffer/next_pkt_id_int_reg[12]'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/status_buffer/header_reg[21]' (FDRE) to 'ipbus/udp_if/status_buffer/next_pkt_id_int_reg[13]'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/status_buffer/header_reg[22]' (FDRE) to 'ipbus/udp_if/status_buffer/next_pkt_id_int_reg[14]'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/status_buffer/header_reg[23]' (FDRE) to 'ipbus/udp_if/status_buffer/next_pkt_id_int_reg[15]'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/status_buffer/header_reg[24]' (FDRE) to 'ipbus/udp_if/status_buffer/header_reg[25]'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/status_buffer/header_reg[25]' (FDRE) to 'ipbus/udp_if/status_buffer/header_reg[26]'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/status_buffer/header_reg[26]' (FDRE) to 'ipbus/udp_if/status_buffer/header_reg[27]'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/status_buffer/header_reg[27]' (FDRE) to 'ipbus/udp_if/status_buffer/header_reg[28]'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/status_buffer/header_reg[28]' (FDRE) to 'ipbus/udp_if/status_buffer/header_reg[30]'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/status_buffer/header_reg[30]' (FDRE) to 'ipbus/udp_if/status_buffer/header_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ipbus/udp_if/status_buffer/\header_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ipbus/udp_if/status_buffer/\header_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ipbus/udp_if/status_buffer/\header_reg[33] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ipbus/udp_if/status_buffer/\header_reg[34] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ipbus/udp_if/status_buffer/\header_reg[35] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ipbus/udp_if/status_buffer/\header_reg[36] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ipbus/udp_if/status_buffer/\header_reg[37] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ipbus/udp_if/status_buffer/\header_reg[38] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ipbus/udp_if/status_buffer/\header_reg[39] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ipbus/udp_if/status_buffer/\header_reg[40] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ipbus/udp_if/status_buffer/\header_reg[41] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ipbus/udp_if/status_buffer/\header_reg[42] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ipbus/udp_if/status_buffer/\header_reg[43] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ipbus/udp_if/status_buffer/\header_reg[44] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ipbus/udp_if/status_buffer/\header_reg[45] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ipbus/udp_if/status_buffer/\header_reg[46] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ipbus/udp_if/status_buffer/\header_reg[47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ipbus/udp_if/status_buffer/\header_reg[48] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ipbus/udp_if/status_buffer/\header_reg[49] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ipbus/udp_if/status_buffer/\header_reg[50] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ipbus/udp_if/status_buffer/\header_reg[51] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ipbus/udp_if/status_buffer/\header_reg[52] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ipbus/udp_if/status_buffer/\header_reg[53] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ipbus/udp_if/status_buffer/\header_reg[54] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ipbus/udp_if/status_buffer/\header_reg[55] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ipbus/udp_if/status_buffer/\header_reg[56] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ipbus/udp_if/status_buffer/\header_reg[57] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ipbus/udp_if/status_buffer/\header_reg[58] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ipbus/udp_if/status_buffer/\header_reg[59] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ipbus/udp_if/status_buffer/\header_reg[60] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ipbus/udp_if/status_buffer/\header_reg[61] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ipbus/udp_if/status_buffer/\header_reg[62] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ipbus/udp_if/status_buffer/\header_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ipbus/udp_if/status_buffer/\header_reg[64] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ipbus/udp_if/status_buffer/\header_reg[65] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ipbus/udp_if/status_buffer/\header_reg[66] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ipbus/udp_if/status_buffer/\header_reg[67] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ipbus/udp_if/status_buffer/\header_reg[68] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ipbus/udp_if/status_buffer/\header_reg[69] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ipbus/udp_if/status_buffer/\header_reg[70] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ipbus/udp_if/status_buffer/\header_reg[71] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ipbus/udp_if/status_buffer/\header_reg[72] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ipbus/udp_if/status_buffer/\header_reg[73] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ipbus/udp_if/status_buffer/\header_reg[74] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ipbus/udp_if/status_buffer/\header_reg[75] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ipbus/udp_if/status_buffer/\header_reg[76] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ipbus/udp_if/status_buffer/\header_reg[77] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ipbus/udp_if/status_buffer/\header_reg[78] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ipbus/udp_if/status_buffer/\header_reg[79] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ipbus/udp_if/status_buffer/\header_reg[80] )
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/ARP/buf_to_load_int_reg[0]' (FDE) to 'ipbus/udp_if/ARP/buf_to_load_int_reg[12]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ipbus/udp_if/status_buffer/\header_reg[81] )
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/ARP/buf_to_load_int_reg[1]' (FDE) to 'ipbus/udp_if/ARP/buf_to_load_int_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ipbus/udp_if/status_buffer/\header_reg[82] )
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/ARP/buf_to_load_int_reg[2]' (FDE) to 'ipbus/udp_if/ARP/buf_to_load_int_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ipbus/udp_if/status_buffer/\header_reg[83] )
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/ARP/buf_to_load_int_reg[3]' (FDE) to 'ipbus/udp_if/ARP/buf_to_load_int_reg[12]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ipbus/udp_if/status_buffer/\header_reg[84] )
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/ARP/buf_to_load_int_reg[4]' (FDE) to 'ipbus/udp_if/ARP/buf_to_load_int_reg[12]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ipbus/udp_if/status_buffer/\header_reg[85] )
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/ARP/buf_to_load_int_reg[5]' (FDE) to 'ipbus/udp_if/ARP/buf_to_load_int_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ipbus/udp_if/status_buffer/\header_reg[86] )
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/ARP/buf_to_load_int_reg[6]' (FDE) to 'ipbus/udp_if/ARP/buf_to_load_int_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ipbus/udp_if/status_buffer/\header_reg[87] )
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/ARP/buf_to_load_int_reg[7]' (FDE) to 'ipbus/udp_if/ARP/buf_to_load_int_reg[12]'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/rx_packet_parser/pkt_data_reg[6]__5' (FDSE) to 'ipbus/udp_if/rx_packet_parser/pkt_data_reg[0]__5'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/rx_packet_parser/pkt_data_reg[7]__5' (FDSE) to 'ipbus/udp_if/rx_packet_parser/pkt_data_reg[0]__5'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/rx_packet_parser/pkt_data_reg[0]__5' (FDSE) to 'ipbus/udp_if/rx_packet_parser/pkt_data_reg[4]__5'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/rx_packet_parser/pkt_data_reg[1]__5' (FDRE) to 'ipbus/udp_if/rx_packet_parser/pkt_data_reg[2]__5'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/rx_packet_parser/pkt_data_reg[2]__5' (FDRE) to 'ipbus/udp_if/rx_packet_parser/pkt_data_reg[3]__5'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ipbus/udp_if/rx_packet_parser/\pkt_data_reg[3]__5 )
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/rx_packet_parser/pkt_data_reg[4]__5' (FDSE) to 'ipbus/udp_if/rx_packet_parser/pkt_data_reg[5]__5'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ipbus/udp_if/status_buffer/\header_reg[88] )
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/ARP/buf_to_load_int_reg[8]' (FDE) to 'ipbus/udp_if/ARP/buf_to_load_int_reg[12]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ipbus/udp_if/status_buffer/\header_reg[89] )
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/ARP/buf_to_load_int_reg[9]' (FDE) to 'ipbus/udp_if/ARP/buf_to_load_int_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ipbus/udp_if/status_buffer/\header_reg[90] )
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/ARP/buf_to_load_int_reg[10]' (FDE) to 'ipbus/udp_if/ARP/buf_to_load_int_reg[12]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ipbus/udp_if/status_buffer/\header_reg[91] )
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/ARP/buf_to_load_int_reg[11]' (FDE) to 'ipbus/udp_if/ARP/buf_to_load_int_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ipbus/udp_if/status_buffer/\header_reg[92] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ipbus/udp_if/status_buffer/\header_reg[93] )
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/ARP/buf_to_load_int_reg[13]' (FDE) to 'ipbus/udp_if/ARP/buf_to_load_int_reg[15]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ipbus/udp_if/status_buffer/\header_reg[94] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ipbus/udp_if/status_buffer/\header_reg[95] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ipbus/udp_if/ARP/\buf_to_load_int_reg[15] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ipbus/udp_if/status_buffer/\header_reg[96] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ipbus/udp_if/status_buffer/\header_reg[97] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ipbus/udp_if/status_buffer/\header_reg[98] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ipbus/udp_if/status_buffer/\header_reg[99] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ipbus/udp_if/status_buffer/\header_reg[100] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ipbus/udp_if/status_buffer/\header_reg[101] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ipbus/udp_if/status_buffer/\header_reg[102] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ipbus/udp_if/status_buffer/\header_reg[103] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ipbus/udp_if/status_buffer/\header_reg[104] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ipbus/udp_if/status_buffer/\header_reg[105] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ipbus/udp_if/status_buffer/\header_reg[106] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ipbus/udp_if/status_buffer/\header_reg[107] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ipbus/udp_if/status_buffer/\header_reg[108] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ipbus/udp_if/status_buffer/\header_reg[109] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ipbus/udp_if/status_buffer/\header_reg[110] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ipbus/udp_if/status_buffer/\header_reg[111] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ipbus/udp_if/rx_packet_parser/\pkt_data_reg[3]__4 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ipbus/udp_if/status_buffer/\header_reg[112] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ipbus/udp_if/status_buffer/\header_reg[113] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ipbus/udp_if/status_buffer/\header_reg[114] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ipbus/udp_if/status_buffer/\header_reg[115] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ipbus/udp_if/status_buffer/\header_reg[116] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ipbus/udp_if/status_buffer/\header_reg[117] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ipbus/udp_if/status_buffer/\header_reg[118] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ipbus/udp_if/status_buffer/\header_reg[119] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ipbus/udp_if/RARP_block/\req_end_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ipbus/udp_if/ARP/\arp_end_addr_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ipbus/udp_if/RARP_block/\rarp_end_addr_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ipbus/udp_if/status_buffer/\header_reg[120] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ipbus/udp_if/status_buffer/\header_reg[121] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ipbus/udp_if/status_buffer/\header_reg[122] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ipbus/udp_if/status_buffer/\header_reg[123] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:36 ; elapsed = 00:00:39 . Memory (MB): peak = 1866.215 ; gain = 462.145 ; free physical = 1901 ; free virtual = 5577
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+----------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                       | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+----------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|tri_mode_ethernet_mac_0_bram_tdp: | mem_reg    | 4 K x 9(NO_CHANGE)     | W |   | 4 K x 9(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|tri_mode_ethernet_mac_0_bram_tdp: | mem_reg    | 4 K x 9(NO_CHANGE)     | W |   | 4 K x 9(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|udp_DualPortRAM:                  | ram_reg    | 4 K x 8(NO_CHANGE)     | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|udp_DualPortRAM_rx:               | ram1_reg   | 8 K x 8(WRITE_FIRST)   |   | R | 8 K x 8(NO_CHANGE)     | W |   | Port A and B     | 0      | 2      | 
|udp_DualPortRAM_rx:               | ram2_reg   | 8 K x 8(WRITE_FIRST)   |   | R | 8 K x 8(NO_CHANGE)     | W |   | Port A and B     | 0      | 2      | 
|udp_DualPortRAM_rx:               | ram3_reg   | 8 K x 8(WRITE_FIRST)   |   | R | 8 K x 8(NO_CHANGE)     | W |   | Port A and B     | 0      | 2      | 
|udp_DualPortRAM_rx:               | ram4_reg   | 8 K x 8(WRITE_FIRST)   |   | R | 8 K x 8(NO_CHANGE)     | W |   | Port A and B     | 0      | 2      | 
|udp_DualPortRAM_tx:               | ram_reg    | 8 K x 32(NO_CHANGE)    | W |   | 8 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 8      | 
|ipbus_dpram:                      | ram_reg    | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 
+----------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_ramgen_i/i_0/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance eth_mac_block_1/user_side_FIFO/rx_fifo_i/rx_ramgen_i/i_0/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance ipbus/udp_if/internal_ram/i_0/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance ipbus/udp_if/ipbus_rx_ram/i_0/ram1_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance ipbus/udp_if/ipbus_rx_ram/i_0/ram1_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance ipbus/udp_if/ipbus_rx_ram/i_1/ram2_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance ipbus/udp_if/ipbus_rx_ram/i_1/ram2_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance ipbus/udp_if/ipbus_rx_ram/i_2/ram3_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance ipbus/udp_if/ipbus_rx_ram/i_2/ram3_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance ipbus/udp_if/ipbus_rx_ram/i_3/ram4_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance ipbus/udp_if/ipbus_rx_ram/i_3/ram4_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance ipbus/udp_if/ipbus_tx_ram/i_0/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance ipbus/udp_if/ipbus_tx_ram/i_0/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance ipbus/udp_if/ipbus_tx_ram/i_0/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance ipbus/udp_if/ipbus_tx_ram/i_0/ram_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance ipbus/udp_if/ipbus_tx_ram/i_0/ram_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance ipbus/udp_if/ipbus_tx_ram/i_0/ram_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance ipbus/udp_if/ipbus_tx_ram/i_0/ram_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance ipbus/udp_if/ipbus_tx_ram/i_0/ram_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM ram_reg to conserve power
INFO: [Synth 8-6837] The timing for the instance Data_reg/i_0/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/rx_mac_aclk' to pin 'eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/bbstub_rx_mac_aclk/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/tx_mac_aclk' to pin 'eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/bbstub_tx_mac_aclk/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'ALPIDE_reader/MMCM/clk_out1' to pin 'ALPIDE_reader/MMCM/bbstub_clk_out1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'ALPIDE_reader/MMCM/clk_out2' to pin 'ALPIDE_reader/MMCM/bbstub_clk_out2/O'
INFO: [Synth 8-5819] Moved 4 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:41 ; elapsed = 00:00:44 . Memory (MB): peak = 1866.215 ; gain = 462.145 ; free physical = 1781 ; free virtual = 5457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:43 ; elapsed = 00:00:46 . Memory (MB): peak = 1866.215 ; gain = 462.145 ; free physical = 1772 ; free virtual = 5448
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+----------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                       | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+----------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|tri_mode_ethernet_mac_0_bram_tdp: | mem_reg    | 4 K x 9(NO_CHANGE)     | W |   | 4 K x 9(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|tri_mode_ethernet_mac_0_bram_tdp: | mem_reg    | 4 K x 9(NO_CHANGE)     | W |   | 4 K x 9(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|udp_DualPortRAM:                  | ram_reg    | 4 K x 8(NO_CHANGE)     | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|udp_DualPortRAM_rx:               | ram1_reg   | 8 K x 8(WRITE_FIRST)   |   | R | 8 K x 8(NO_CHANGE)     | W |   | Port A and B     | 0      | 2      | 
|udp_DualPortRAM_rx:               | ram2_reg   | 8 K x 8(WRITE_FIRST)   |   | R | 8 K x 8(NO_CHANGE)     | W |   | Port A and B     | 0      | 2      | 
|udp_DualPortRAM_rx:               | ram3_reg   | 8 K x 8(WRITE_FIRST)   |   | R | 8 K x 8(NO_CHANGE)     | W |   | Port A and B     | 0      | 2      | 
|udp_DualPortRAM_rx:               | ram4_reg   | 8 K x 8(WRITE_FIRST)   |   | R | 8 K x 8(NO_CHANGE)     | W |   | Port A and B     | 0      | 2      | 
|udp_DualPortRAM_tx:               | ram_reg    | 8 K x 32(NO_CHANGE)    | W |   | 8 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 8      | 
|ipbus_dpram:                      | ram_reg    | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 
+----------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_ramgen_i/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance eth_mac_block_1/user_side_FIFO/rx_fifo_i/rx_ramgen_i/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance ipbus/udp_if/internal_ram/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance ipbus/udp_if/ipbus_rx_ram/ram1_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance ipbus/udp_if/ipbus_rx_ram/ram1_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance ipbus/udp_if/ipbus_rx_ram/ram2_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance ipbus/udp_if/ipbus_rx_ram/ram2_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance ipbus/udp_if/ipbus_rx_ram/ram3_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance ipbus/udp_if/ipbus_rx_ram/ram3_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance ipbus/udp_if/ipbus_rx_ram/ram4_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance ipbus/udp_if/ipbus_rx_ram/ram4_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance ipbus/udp_if/ipbus_tx_ram/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance ipbus/udp_if/ipbus_tx_ram/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance ipbus/udp_if/ipbus_tx_ram/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance ipbus/udp_if/ipbus_tx_ram/ram_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance ipbus/udp_if/ipbus_tx_ram/ram_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance ipbus/udp_if/ipbus_tx_ram/ram_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance ipbus/udp_if/ipbus_tx_ram/ram_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance ipbus/udp_if/ipbus_tx_ram/ram_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance Data_reg/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:51 ; elapsed = 00:00:55 . Memory (MB): peak = 1874.223 ; gain = 470.152 ; free physical = 1771 ; free virtual = 5448
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:52 ; elapsed = 00:00:56 . Memory (MB): peak = 1874.223 ; gain = 470.152 ; free physical = 1771 ; free virtual = 5448
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:52 ; elapsed = 00:00:56 . Memory (MB): peak = 1874.223 ; gain = 470.152 ; free physical = 1771 ; free virtual = 5448
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:52 ; elapsed = 00:00:57 . Memory (MB): peak = 1874.223 ; gain = 470.152 ; free physical = 1772 ; free virtual = 5448
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+---------------------------------------+----------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name                            | RTL Name             | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+---------------------------------------+----------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|tri_mode_ethernet_mac_0_rx_client_fifo | wr_data_bram_reg[7]  | 3      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|udp_packet_parser                      | pkt_mask_reg[33]     | 6      | 3     | YES          | NO                 | YES               | 3      | 0       | 
|udp_packet_parser                      | pkt_mask_reg[21]     | 4      | 2     | YES          | NO                 | YES               | 2      | 0       | 
|udp_packet_parser                      | pkt_mask_reg[29]__3  | 10     | 4     | YES          | NO                 | YES               | 4      | 0       | 
|udp_packet_parser                      | pkt_mask_reg[35]     | 23     | 2     | YES          | NO                 | YES               | 0      | 2       | 
|udp_packet_parser                      | pkt_mask_reg[44]     | 37     | 1     | YES          | NO                 | YES               | 0      | 2       | 
|udp_packet_parser                      | pkt_mask_reg[41]__0  | 12     | 2     | YES          | NO                 | YES               | 2      | 0       | 
|udp_packet_parser                      | pkt_mask_reg[19]__3  | 8      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|udp_packet_parser                      | pkt_data_reg[102]    | 5      | 4     | YES          | NO                 | YES               | 4      | 0       | 
|udp_packet_parser                      | pkt_data_reg[97]     | 9      | 2     | YES          | NO                 | YES               | 2      | 0       | 
|udp_packet_parser                      | pkt_data_reg[93]     | 8      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|udp_packet_parser                      | pkt_data_reg[79]     | 6      | 4     | YES          | NO                 | YES               | 4      | 0       | 
|udp_packet_parser                      | pkt_data_reg[111]__0 | 10     | 5     | YES          | NO                 | YES               | 5      | 0       | 
|udp_packet_parser                      | pkt_data_reg[90]__0  | 4      | 4     | YES          | NO                 | YES               | 4      | 0       | 
|udp_packet_parser                      | pkt_data_reg[119]__0 | 11     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|udp_packet_parser                      | pkt_data_reg[88]__1  | 7      | 1     | YES          | NO                 | YES               | 1      | 0       | 
+---------------------------------------+----------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+------------------------+----------+
|      |BlackBox name           |Instances |
+------+------------------------+----------+
|1     |tri_mode_ethernet_mac_0 |         1|
|2     |R_W_PLL                 |         1|
|3     |CMD_ROM                 |         1|
|4     |DATA_FIFO               |         1|
+------+------------------------+----------+

Report Cell Usage: 
+------+-------------------------------+------+
|      |Cell                           |Count |
+------+-------------------------------+------+
|1     |CMD_ROM_bbox_3                 |     1|
|2     |DATA_FIFO_bbox_1               |     1|
|3     |R_W_PLL_bbox_2                 |     1|
|4     |tri_mode_ethernet_mac_0_bbox_0 |     1|
|5     |BUFG                           |     7|
|6     |CARRY4                         |   138|
|7     |LUT1                           |    76|
|8     |LUT2                           |   441|
|9     |LUT3                           |   733|
|10    |LUT4                           |   336|
|11    |LUT5                           |   684|
|12    |LUT6                           |  1194|
|13    |MMCME2_ADV                     |     1|
|14    |MUXF7                          |    24|
|15    |MUXF8                          |     1|
|16    |RAMB36E1                       |     3|
|17    |RAMB36E1_1                     |    16|
|18    |RAMB36E1_2                     |     1|
|19    |SRL16                          |     1|
|20    |SRL16E                         |    42|
|21    |SRLC32E                        |     4|
|22    |FDCE                           |    84|
|23    |FDPE                           |    15|
|24    |FDRE                           |  3624|
|25    |FDSE                           |   319|
|26    |LD                             |     1|
|27    |IBUF                           |     1|
|28    |IOBUF                          |     1|
|29    |OBUF                           |    13|
+------+-------------------------------+------+

Report Instance Areas: 
+------+----------------------------------+--------------------------------------------+------+
|      |Instance                          |Module                                      |Cells |
+------+----------------------------------+--------------------------------------------+------+
|1     |top                               |                                            |  7886|
|2     |  Inst_system_clocks              |system_clocks                               |    40|
|3     |    clkdiv                        |clock_div__1                                |    27|
|4     |  eth_mac_block_1                 |tri_mode_ethernet_mac_0_fifo_block          |   723|
|5     |    trimac_sup_block              |tri_mode_ethernet_mac_0_support             |    88|
|6     |    rx_mac_reset_gen              |tri_mode_ethernet_mac_0_reset_sync__1       |     5|
|7     |    tx_mac_reset_gen              |tri_mode_ethernet_mac_0_reset_sync          |     5|
|8     |    user_side_FIFO                |tri_mode_ethernet_mac_0_ten_100_1g_eth_fifo |   623|
|9     |      tx_fifo_i                   |tri_mode_ethernet_mac_0_tx_client_fifo      |   384|
|10    |        resync_rd_tran_frame_tog  |tri_mode_ethernet_mac_0_sync_block__1       |     5|
|11    |        resync_wr_frame_in_fifo   |tri_mode_ethernet_mac_0_sync_block__2       |     5|
|12    |        resync_wr_frames_in_fifo  |tri_mode_ethernet_mac_0_sync_block__3       |     5|
|13    |        resync_fif_valid_tog      |tri_mode_ethernet_mac_0_sync_block__4       |     5|
|14    |        resync_rd_txfer_tog       |tri_mode_ethernet_mac_0_sync_block__5       |     5|
|15    |        tx_ramgen_i               |tri_mode_ethernet_mac_0_bram_tdp__1         |     3|
|16    |      rx_fifo_i                   |tri_mode_ethernet_mac_0_rx_client_fifo      |   239|
|17    |        resync_wr_store_frame_tog |tri_mode_ethernet_mac_0_sync_block__6       |     5|
|18    |        sync_rd_addr_tog          |tri_mode_ethernet_mac_0_sync_block          |     5|
|19    |        rx_ramgen_i               |tri_mode_ethernet_mac_0_bram_tdp            |     3|
|20    |  ipbus                           |ipbus_ctrl                                  |  5955|
|21    |    udp_if                        |UDP_if                                      |  5238|
|22    |      IPADDR                      |udp_ipaddr_block                            |   179|
|23    |      RARP_block                  |udp_rarp_block                              |   767|
|24    |      ARP                         |udp_build_arp                               |   239|
|25    |      payload                     |udp_build_payload                           |   356|
|26    |      ping                        |udp_build_ping                              |   223|
|27    |      resend                      |udp_build_resend                            |    65|
|28    |      status                      |udp_build_status                            |   352|
|29    |      status_buffer               |udp_status_buffer                           |   634|
|30    |      rx_byte_sum                 |udp_byte_sum__1                             |   109|
|31    |      rx_reset_block              |udp_do_rx_reset                             |    14|
|32    |      rx_packet_parser            |udp_packet_parser                           |   696|
|33    |      rx_ram_mux                  |udp_rxram_mux                               |    82|
|34    |      internal_ram                |udp_DualPortRAM                             |     1|
|35    |      internal_ram_selector       |udp_buffer_selector                         |    18|
|36    |      internal_ram_shim           |udp_rxram_shim                              |    59|
|37    |      ipbus_rx_ram                |udp_DualPortRAM_rx                          |    12|
|38    |      rx_ram_selector             |udp_buffer_selector__parameterized0__1      |   121|
|39    |      ipbus_tx_ram                |udp_DualPortRAM_tx                          |    18|
|40    |      tx_ram_selector             |udp_buffer_selector__parameterized0         |   190|
|41    |      tx_byte_sum                 |udp_byte_sum                                |    84|
|42    |      rx_transactor               |udp_rxtransactor_if                         |     7|
|43    |      tx_main                     |udp_tx_mux                                  |   469|
|44    |      tx_transactor               |udp_txtransactor_if                         |   455|
|45    |      clock_crossing_if           |udp_clock_crossing_if                       |    75|
|46    |    trans                         |transactor                                  |   717|
|47    |      iface                       |transactor_if                               |   296|
|48    |      sm                          |transactor_sm                               |   387|
|49    |      cfg                         |transactor_cfg                              |    34|
|50    |  fabric                          |ipbus_fabric_sel                            |    36|
|51    |  CTRL_STATUS                     |ipbus_ctrlreg_v                             |    65|
|52    |  CMD_reg                         |ipbus_reg_v                                 |   229|
|53    |  Data_reg                        |ipbus_dpram                                 |     5|
|54    |  ALPIDE_reader                   |ALPIDE_Carrier                              |   579|
|55    |    Read_FSM                      |read_byte                                   |    95|
|56    |    Write_FSM                     |send_byte                                   |    33|
+------+----------------------------------+--------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:52 ; elapsed = 00:00:57 . Memory (MB): peak = 1874.223 ; gain = 470.152 ; free physical = 1772 ; free virtual = 5448
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 106 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:48 ; elapsed = 00:00:52 . Memory (MB): peak = 1874.223 ; gain = 140.754 ; free physical = 1826 ; free virtual = 5502
Synthesis Optimization Complete : Time (s): cpu = 00:00:53 ; elapsed = 00:00:57 . Memory (MB): peak = 1874.230 ; gain = 470.152 ; free physical = 1829 ; free virtual = 5505
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 187 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1874.230 ; gain = 0.000 ; free physical = 1774 ; free virtual = 5450
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 1 instances
  LD => LDCE: 1 instances
  SRL16 => SRL16E: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
775 Infos, 238 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:55 ; elapsed = 00:00:58 . Memory (MB): peak = 1874.230 ; gain = 470.160 ; free physical = 1836 ; free virtual = 5512
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1874.230 ; gain = 0.000 ; free physical = 1836 ; free virtual = 5512
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/gabriele/Progetti_vivado/ALPIDEN2/ALPIDEN2.runs/synth_1/top_level.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_level_utilization_synth.rpt -pb top_level_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Feb 10 14:04:23 2020...
