Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -prj sobel_main_beh.prj -top main_test -o main_test_sim.exe 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 1
Turning on mult-threading, number of parallel sub-compilation jobs: 0 
Determining compilation order of HDL files
Analyzing Verilog file "main/main_test.v" into library work
Analyzing Verilog file "main/sobel_main.v" into library work
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 94912 KB
Fuse CPU Usage: 1070 ms
Compiling module sobel_main_default
Compiling module main_test
Time Resolution for simulation is 1ps.
Compiled 2 Verilog Units
Built simulation executable main_test_sim.exe
Fuse Memory Usage: 98144 KB
Fuse CPU Usage: 1100 ms
GCC CPU Usage: 310 ms
