// Seed: 3155308345
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17
);
  output wire id_17;
  input wire id_16;
  inout wire id_15;
  inout wire id_14;
  input wire id_13;
  input wire id_12;
  inout wire id_11;
  inout wire id_10;
  inout wire id_9;
  output wire id_8;
  output wire id_7;
  input wire id_6;
  output tri id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_5 = -1;
  wire [1 : -1] id_18;
endmodule
module module_1 #(
    parameter id_4 = 32'd18,
    parameter id_5 = 32'd87,
    parameter id_6 = 32'd12
) (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  wire _id_4;
  wire [1  ==  id_4 : id_4] _id_5;
  wire _id_6;
  ;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_2,
      id_1,
      id_3,
      id_1,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_1,
      id_1,
      id_3,
      id_3,
      id_1,
      id_1
  );
  reg id_7;
  assign id_7 = id_7;
  wire [1 'd0 : id_5  -  id_6] id_8;
  logic id_9;
  bit id_10, id_11, id_12, id_13, id_14, id_15, id_16, id_17;
  wire id_18;
  reg  id_19;
  assign id_10 = -1'b0 ? id_13 * 1 - id_1 : id_17;
  always @(posedge -1'h0 or posedge id_19) begin : LABEL_0
    id_7 <= id_13;
    id_16 = new;
    if (1) if (1 - -1) id_19 = id_13;
  end
  assign id_10 = 1'b0;
  wire id_20;
  final $clog2(1);
  ;
endmodule
