# do MC1.do 
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module MIC1
# 
# Top level modules:
# 	MIC1
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module MIC1_vlg_sample_tst
# -- Compiling module MIC1_vlg_check_tst
# -- Compiling module MIC1_vlg_vec_tst
# 
# Top level modules:
# 	MIC1_vlg_vec_tst
# vsim -L cycloneii_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate -c -t 1ps -novopt work.MIC1_vlg_vec_tst 
# Loading work.MIC1_vlg_vec_tst
# Loading work.MIC1
# Loading cycloneii_ver.cycloneii_lcell_ff
# Loading cycloneii_ver.cycloneii_lcell_comb
# Loading cycloneii_ver.cycloneii_clkctrl
# Loading cycloneii_ver.cycloneii_mux41
# Loading cycloneii_ver.cycloneii_ena_reg
# Loading cycloneii_ver.cycloneii_io
# Loading cycloneii_ver.cycloneii_mux21
# Loading cycloneii_ver.cycloneii_dffe
# Loading cycloneii_ver.cycloneii_asynch_io
# Loading cycloneii_ver.cycloneii_ram_block
# Loading cycloneii_ver.cycloneii_ram_register
# Loading cycloneii_ver.cycloneii_ram_pulse_generator
# Loading work.MIC1_vlg_sample_tst
# Loading work.MIC1_vlg_check_tst
# SDF 10.1d Compiler 2012.11 Nov  2 2012
# 
# Loading instances from MC1_v.sdo
# Loading cycloneii_ver.CYCLONEII_PRIM_DFFE
# ** Warning: Design size of 4 instances exceeds ModelSim ALTERA recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim Altera version. Expect performance to be adversely affected.
# Loading timing data from MC1_v.sdo
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /MIC1_vlg_vec_tst File: MC1.vt
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: rafad  Hostname: LENOVO  ProcessID: 20180
# 
#           Attempting to use alternate WLF file "./wlftswxzcb".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlftswxzcb
# 
# ** Error: c:/altera/13.0sp1/modelsim_ase/win32aloem/../altera/verilog/src/cycloneii_atoms.v(476): $setup( d[0]:1727 ps, posedge clk &&& reset:1742 ps, 35 ps );
#    Time: 1742 ps  Iteration: 0  Instance: /MIC1_vlg_vec_tst/i1/\inst1|altsyncram_component|auto_generated|ram_block1a1 /datain_a_register
# ** Error: c:/altera/13.0sp1/modelsim_ase/win32aloem/../altera/verilog/src/cycloneii_atoms.v(476): $setup( d:1733 ps, posedge clk &&& reset:1751 ps, 35 ps );
#    Time: 1751 ps  Iteration: 0  Instance: /MIC1_vlg_vec_tst/i1/\inst1|altsyncram_component|auto_generated|ram_block1a0 /datain_b_register
# ** Error: c:/altera/13.0sp1/modelsim_ase/win32aloem/../altera/verilog/src/cycloneii_atoms.v(476): $setup( d:1748 ps, posedge clk &&& reset:1752 ps, 35 ps );
#    Time: 1752 ps  Iteration: 1  Instance: /MIC1_vlg_vec_tst/i1/\inst1|altsyncram_component|auto_generated|ram_block1a3 /datain_b_register
# ** Error: c:/altera/13.0sp1/modelsim_ase/win32aloem/../altera/verilog/src/cycloneii_atoms.v(480): $hold( posedge clk &&& reset:1742 ps, d:1752 ps, 234 ps );
#    Time: 1752 ps  Iteration: 1  Instance: /MIC1_vlg_vec_tst/i1/\inst1|altsyncram_component|auto_generated|ram_block1a5 /addr_a_register
# ** Error: c:/altera/13.0sp1/modelsim_ase/win32aloem/../altera/verilog/src/cycloneii_atoms.v(476): $setup( d:1749 ps, posedge clk &&& reset:1756 ps, 35 ps );
#    Time: 1756 ps  Iteration: 0  Instance: /MIC1_vlg_vec_tst/i1/\inst1|altsyncram_component|auto_generated|ram_block1a2 /datain_b_register
# ** Error: c:/altera/13.0sp1/modelsim_ase/win32aloem/../altera/verilog/src/cycloneii_atoms.v(480): $hold( posedge clk &&& reset:1740 ps, d:1756 ps, 234 ps );
#    Time: 1756 ps  Iteration: 0  Instance: /MIC1_vlg_vec_tst/i1/\inst1|altsyncram_component|auto_generated|ram_block1a4 /datain_b_register
# ** Error: c:/altera/13.0sp1/modelsim_ase/win32aloem/../altera/verilog/src/cycloneii_atoms.v(480): $hold( posedge clk &&& reset:1752 ps, d:1757 ps, 234 ps );
#    Time: 1757 ps  Iteration: 0  Instance: /MIC1_vlg_vec_tst/i1/\inst1|altsyncram_component|auto_generated|ram_block1a3 /datain_b_register
# ** Error: c:/altera/13.0sp1/modelsim_ase/win32aloem/../altera/verilog/src/cycloneii_atoms.v(476): $setup( d:1740 ps, posedge clk &&& reset:1767 ps, 35 ps );
#    Time: 1767 ps  Iteration: 0  Instance: /MIC1_vlg_vec_tst/i1/\inst1|altsyncram_component|auto_generated|ram_block1a0 /addr_b_register
# ** Error: c:/altera/13.0sp1/modelsim_ase/win32aloem/../altera/verilog/src/cycloneii_atoms.v(480): $hold( posedge clk &&& reset:1733 ps, d:1768 ps, 234 ps );
#    Time: 1768 ps  Iteration: 0  Instance: /MIC1_vlg_vec_tst/i1/\inst1|altsyncram_component|auto_generated|ram_block1a6 /addr_a_register
# ** Error: c:/altera/13.0sp1/modelsim_ase/win32aloem/../altera/verilog/src/cycloneii_atoms.v(476): $setup( d:1742 ps, posedge clk &&& reset:1772 ps, 35 ps );
#    Time: 1772 ps  Iteration: 0  Instance: /MIC1_vlg_vec_tst/i1/\inst1|altsyncram_component|auto_generated|ram_block1a2 /addr_b_register
# ** Error: c:/altera/13.0sp1/modelsim_ase/win32aloem/../altera/verilog/src/cycloneii_atoms.v(480): $hold( posedge clk &&& reset:1733 ps, d:1772 ps, 234 ps );
#    Time: 1772 ps  Iteration: 0  Instance: /MIC1_vlg_vec_tst/i1/\inst1|altsyncram_component|auto_generated|ram_block1a6 /addr_a_register
# ** Error: c:/altera/13.0sp1/modelsim_ase/win32aloem/../altera/verilog/src/cycloneii_atoms.v(480): $hold( posedge clk &&& reset:1743 ps, d:1773 ps, 234 ps );
#    Time: 1773 ps  Iteration: 0  Instance: /MIC1_vlg_vec_tst/i1/\inst1|altsyncram_component|auto_generated|ram_block1a1 /addr_a_register
# ** Error: c:/altera/13.0sp1/modelsim_ase/win32aloem/../altera/verilog/src/cycloneii_atoms.v(480): $hold( posedge clk &&& reset:1761 ps, d:1773 ps, 234 ps );
#    Time: 1773 ps  Iteration: 0  Instance: /MIC1_vlg_vec_tst/i1/\inst1|altsyncram_component|auto_generated|ram_block1a6 /addr_b_register
# ** Error: c:/altera/13.0sp1/modelsim_ase/win32aloem/../altera/verilog/src/cycloneii_atoms.v(480): $hold( posedge clk &&& reset:1756 ps, d:1773 ps, 234 ps );
#    Time: 1773 ps  Iteration: 0  Instance: /MIC1_vlg_vec_tst/i1/\inst1|altsyncram_component|auto_generated|ram_block1a4 /addr_b_register
# ** Error: c:/altera/13.0sp1/modelsim_ase/win32aloem/../altera/verilog/src/cycloneii_atoms.v(480): $hold( posedge clk &&& reset:1742 ps, d:1777 ps, 234 ps );
#    Time: 1777 ps  Iteration: 0  Instance: /MIC1_vlg_vec_tst/i1/\inst1|altsyncram_component|auto_generated|ram_block1a5 /addr_a_register
# ** Error: c:/altera/13.0sp1/modelsim_ase/win32aloem/../altera/verilog/src/cycloneii_atoms.v(480): $hold( posedge clk &&& reset:1740 ps, d:1778 ps, 234 ps );
#    Time: 1778 ps  Iteration: 0  Instance: /MIC1_vlg_vec_tst/i1/\inst1|altsyncram_component|auto_generated|ram_block1a3 /addr_a_register
# ** Error: c:/altera/13.0sp1/modelsim_ase/win32aloem/../altera/verilog/src/cycloneii_atoms.v(480): $hold( posedge clk &&& reset:1733 ps, d:1787 ps, 234 ps );
#    Time: 1787 ps  Iteration: 0  Instance: /MIC1_vlg_vec_tst/i1/\inst1|altsyncram_component|auto_generated|ram_block1a6 /addr_a_register
# ** Error: c:/altera/13.0sp1/modelsim_ase/win32aloem/../altera/verilog/src/cycloneii_atoms.v(480): $hold( posedge clk &&& reset:1741 ps, d:1787 ps, 234 ps );
#    Time: 1787 ps  Iteration: 0  Instance: /MIC1_vlg_vec_tst/i1/\inst1|altsyncram_component|auto_generated|ram_block1a7 /addr_a_register
# ** Error: c:/altera/13.0sp1/modelsim_ase/win32aloem/../altera/verilog/src/cycloneii_atoms.v(480): $hold( posedge clk &&& reset:1771 ps, d:1790 ps, 234 ps );
#    Time: 1790 ps  Iteration: 0  Instance: /MIC1_vlg_vec_tst/i1/\inst1|altsyncram_component|auto_generated|ram_block1a1 /addr_b_register
# ** Error: c:/altera/13.0sp1/modelsim_ase/win32aloem/../altera/verilog/src/cycloneii_atoms.v(480): $hold( posedge clk &&& reset:1739 ps, d:1796 ps, 234 ps );
#    Time: 1796 ps  Iteration: 1  Instance: /MIC1_vlg_vec_tst/i1/\inst1|altsyncram_component|auto_generated|ram_block1a0 /addr_a_register
# ** Error: c:/altera/13.0sp1/modelsim_ase/win32aloem/../altera/verilog/src/cycloneii_atoms.v(480): $hold( posedge clk &&& reset:1761 ps, d:1796 ps, 234 ps );
#    Time: 1796 ps  Iteration: 1  Instance: /MIC1_vlg_vec_tst/i1/\inst1|altsyncram_component|auto_generated|ram_block1a6 /addr_b_register
# ** Error: c:/altera/13.0sp1/modelsim_ase/win32aloem/../altera/verilog/src/cycloneii_atoms.v(480): $hold( posedge clk &&& reset:1761 ps, d:1797 ps, 234 ps );
#    Time: 1797 ps  Iteration: 0  Instance: /MIC1_vlg_vec_tst/i1/\inst1|altsyncram_component|auto_generated|ram_block1a6 /addr_b_register
# ** Error: c:/altera/13.0sp1/modelsim_ase/win32aloem/../altera/verilog/src/cycloneii_atoms.v(480): $hold( posedge clk &&& reset:1767 ps, d:1801 ps, 234 ps );
#    Time: 1801 ps  Iteration: 1  Instance: /MIC1_vlg_vec_tst/i1/\inst1|altsyncram_component|auto_generated|ram_block1a0 /addr_b_register
# ** Error: c:/altera/13.0sp1/modelsim_ase/win32aloem/../altera/verilog/src/cycloneii_atoms.v(480): $hold( posedge clk &&& reset:1769 ps, d:1801 ps, 234 ps );
#    Time: 1801 ps  Iteration: 1  Instance: /MIC1_vlg_vec_tst/i1/\inst1|altsyncram_component|auto_generated|ram_block1a7 /addr_b_register
# ** Error: c:/altera/13.0sp1/modelsim_ase/win32aloem/../altera/verilog/src/cycloneii_atoms.v(480): $hold( posedge clk &&& reset:1737 ps, d:1805 ps, 234 ps );
#    Time: 1805 ps  Iteration: 0  Instance: /MIC1_vlg_vec_tst/i1/\inst|inst|inst123132|altsyncram_component|auto_generated|ram_block1a0 /addr_a_register
# ** Error: c:/altera/13.0sp1/modelsim_ase/win32aloem/../altera/verilog/src/cycloneii_atoms.v(480): $hold( posedge clk &&& reset:1737 ps, d:1806 ps, 234 ps );
#    Time: 1806 ps  Iteration: 0  Instance: /MIC1_vlg_vec_tst/i1/\inst|inst|inst123132|altsyncram_component|auto_generated|ram_block1a0 /addr_a_register
# ** Error: c:/altera/13.0sp1/modelsim_ase/win32aloem/../altera/verilog/src/cycloneii_atoms.v(480): $hold( posedge clk &&& reset:1740 ps, d:1808 ps, 234 ps );
#    Time: 1808 ps  Iteration: 0  Instance: /MIC1_vlg_vec_tst/i1/\inst1|altsyncram_component|auto_generated|ram_block1a3 /addr_a_register
# ** Error: c:/altera/13.0sp1/modelsim_ase/win32aloem/../altera/verilog/src/cycloneii_atoms.v(480): $hold( posedge clk &&& reset:1743 ps, d:1810 ps, 234 ps );
#    Time: 1810 ps  Iteration: 0  Instance: /MIC1_vlg_vec_tst/i1/\inst1|altsyncram_component|auto_generated|ram_block1a1 /addr_a_register
# ** Error: c:/altera/13.0sp1/modelsim_ase/win32aloem/../altera/verilog/src/cycloneii_atoms.v(480): $hold( posedge clk &&& reset:1740 ps, d:1810 ps, 234 ps );
#    Time: 1810 ps  Iteration: 0  Instance: /MIC1_vlg_vec_tst/i1/\inst1|altsyncram_component|auto_generated|ram_block1a3 /addr_a_register
# ** Error: c:/altera/13.0sp1/modelsim_ase/win32aloem/../altera/verilog/src/cycloneii_atoms.v(480): $hold( posedge clk &&& reset:1767 ps, d:1811 ps, 234 ps );
#    Time: 1811 ps  Iteration: 1  Instance: /MIC1_vlg_vec_tst/i1/\inst1|altsyncram_component|auto_generated|ram_block1a0 /addr_b_register
# ** Error: c:/altera/13.0sp1/modelsim_ase/win32aloem/../altera/verilog/src/cycloneii_atoms.v(480): $hold( posedge clk &&& reset:1756 ps, d:1812 ps, 234 ps );
#    Time: 1812 ps  Iteration: 0  Instance: /MIC1_vlg_vec_tst/i1/\inst1|altsyncram_component|auto_generated|ram_block1a4 /addr_b_register
# ** Error: c:/altera/13.0sp1/modelsim_ase/win32aloem/../altera/verilog/src/cycloneii_atoms.v(480): $hold( posedge clk &&& reset:1742 ps, d:1814 ps, 234 ps );
#    Time: 1814 ps  Iteration: 0  Instance: /MIC1_vlg_vec_tst/i1/\inst1|altsyncram_component|auto_generated|ram_block1a5 /addr_a_register
# ** Error: c:/altera/13.0sp1/modelsim_ase/win32aloem/../altera/verilog/src/cycloneii_atoms.v(480): $hold( posedge clk &&& reset:1767 ps, d:1814 ps, 234 ps );
#    Time: 1814 ps  Iteration: 0  Instance: /MIC1_vlg_vec_tst/i1/\inst1|altsyncram_component|auto_generated|ram_block1a0 /addr_b_register
# ** Error: c:/altera/13.0sp1/modelsim_ase/win32aloem/../altera/verilog/src/cycloneii_atoms.v(480): $hold( posedge clk &&& reset:1737 ps, d:1815 ps, 234 ps );
#    Time: 1815 ps  Iteration: 0  Instance: /MIC1_vlg_vec_tst/i1/\inst|inst|inst123132|altsyncram_component|auto_generated|ram_block1a0 /addr_a_register
# ** Error: c:/altera/13.0sp1/modelsim_ase/win32aloem/../altera/verilog/src/cycloneii_atoms.v(480): $hold( posedge clk &&& reset:1770 ps, d:1817 ps, 234 ps );
#    Time: 1817 ps  Iteration: 0  Instance: /MIC1_vlg_vec_tst/i1/\inst1|altsyncram_component|auto_generated|ram_block1a5 /addr_b_register
# ** Error: c:/altera/13.0sp1/modelsim_ase/win32aloem/../altera/verilog/src/cycloneii_atoms.v(480): $hold( posedge clk &&& reset:1770 ps, d:1822 ps, 234 ps );
#    Time: 1822 ps  Iteration: 0  Instance: /MIC1_vlg_vec_tst/i1/\inst1|altsyncram_component|auto_generated|ram_block1a5 /addr_b_register
# ** Error: c:/altera/13.0sp1/modelsim_ase/win32aloem/../altera/verilog/src/cycloneii_atoms.v(480): $hold( posedge clk &&& reset:1733 ps, d:1824 ps, 234 ps );
#    Time: 1824 ps  Iteration: 0  Instance: /MIC1_vlg_vec_tst/i1/\inst1|altsyncram_component|auto_generated|ram_block1a6 /addr_a_register
# ** Error: c:/altera/13.0sp1/modelsim_ase/win32aloem/../altera/verilog/src/cycloneii_atoms.v(480): $hold( posedge clk &&& reset:1771 ps, d:1824 ps, 234 ps );
#    Time: 1824 ps  Iteration: 0  Instance: /MIC1_vlg_vec_tst/i1/\inst1|altsyncram_component|auto_generated|ram_block1a1 /addr_b_register
# ** Error: c:/altera/13.0sp1/modelsim_ase/win32aloem/../altera/verilog/src/cycloneii_atoms.v(480): $hold( posedge clk &&& reset:1767 ps, d:1824 ps, 234 ps );
#    Time: 1824 ps  Iteration: 0  Instance: /MIC1_vlg_vec_tst/i1/\inst1|altsyncram_component|auto_generated|ram_block1a0 /addr_b_register
# ** Error: c:/altera/13.0sp1/modelsim_ase/win32aloem/../altera/verilog/src/cycloneii_atoms.v(480): $hold( posedge clk &&& reset:1741 ps, d:1825 ps, 234 ps );
#    Time: 1825 ps  Iteration: 0  Instance: /MIC1_vlg_vec_tst/i1/\inst1|altsyncram_component|auto_generated|ram_block1a7 /addr_a_register
# ** Error: c:/altera/13.0sp1/modelsim_ase/win32aloem/../altera/verilog/src/cycloneii_atoms.v(480): $hold( posedge clk &&& reset:1768 ps, d:1826 ps, 234 ps );
#    Time: 1826 ps  Iteration: 0  Instance: /MIC1_vlg_vec_tst/i1/\inst1|altsyncram_component|auto_generated|ram_block1a3 /addr_b_register
# ** Error: c:/altera/13.0sp1/modelsim_ase/win32aloem/../altera/verilog/src/cycloneii_atoms.v(480): $hold( posedge clk &&& reset:1767 ps, d:1827 ps, 234 ps );
#    Time: 1827 ps  Iteration: 0  Instance: /MIC1_vlg_vec_tst/i1/\inst1|altsyncram_component|auto_generated|ram_block1a0 /addr_b_register
# ** Error: c:/altera/13.0sp1/modelsim_ase/win32aloem/../altera/verilog/src/cycloneii_atoms.v(480): $hold( posedge clk &&& reset:1740 ps, d:1828 ps, 234 ps );
#    Time: 1828 ps  Iteration: 0  Instance: /MIC1_vlg_vec_tst/i1/\inst1|altsyncram_component|auto_generated|ram_block1a3 /addr_a_register
# ** Error: c:/altera/13.0sp1/modelsim_ase/win32aloem/../altera/verilog/src/cycloneii_atoms.v(480): $hold( posedge clk &&& reset:1741 ps, d:1829 ps, 234 ps );
#    Time: 1829 ps  Iteration: 0  Instance: /MIC1_vlg_vec_tst/i1/\inst1|altsyncram_component|auto_generated|ram_block1a7 /addr_a_register
# ** Error: c:/altera/13.0sp1/modelsim_ase/win32aloem/../altera/verilog/src/cycloneii_atoms.v(480): $hold( posedge clk &&& reset:1741 ps, d:1832 ps, 234 ps );
#    Time: 1832 ps  Iteration: 1  Instance: /MIC1_vlg_vec_tst/i1/\inst1|altsyncram_component|auto_generated|ram_block1a7 /addr_a_register
# ** Error: c:/altera/13.0sp1/modelsim_ase/win32aloem/../altera/verilog/src/cycloneii_atoms.v(480): $hold( posedge clk &&& reset:1771 ps, d:1832 ps, 234 ps );
#    Time: 1832 ps  Iteration: 1  Instance: /MIC1_vlg_vec_tst/i1/\inst1|altsyncram_component|auto_generated|ram_block1a1 /addr_b_register
# ** Error: c:/altera/13.0sp1/modelsim_ase/win32aloem/../altera/verilog/src/cycloneii_atoms.v(480): $hold( posedge clk &&& reset:1770 ps, d:1834 ps, 234 ps );
#    Time: 1834 ps  Iteration: 1  Instance: /MIC1_vlg_vec_tst/i1/\inst1|altsyncram_component|auto_generated|ram_block1a5 /addr_b_register
# ** Error: c:/altera/13.0sp1/modelsim_ase/win32aloem/../altera/verilog/src/cycloneii_atoms.v(480): $hold( posedge clk &&& reset:1771 ps, d:1835 ps, 234 ps );
#    Time: 1835 ps  Iteration: 0  Instance: /MIC1_vlg_vec_tst/i1/\inst1|altsyncram_component|auto_generated|ram_block1a1 /addr_b_register
# ** Error: c:/altera/13.0sp1/modelsim_ase/win32aloem/../altera/verilog/src/cycloneii_atoms.v(480): $hold( posedge clk &&& reset:1769 ps, d:1837 ps, 234 ps );
#    Time: 1837 ps  Iteration: 0  Instance: /MIC1_vlg_vec_tst/i1/\inst1|altsyncram_component|auto_generated|ram_block1a7 /addr_b_register
# ** Error: c:/altera/13.0sp1/modelsim_ase/win32aloem/../altera/verilog/src/cycloneii_atoms.v(480): $hold( posedge clk &&& reset:1772 ps, d:1838 ps, 234 ps );
#    Time: 1838 ps  Iteration: 1  Instance: /MIC1_vlg_vec_tst/i1/\inst1|altsyncram_component|auto_generated|ram_block1a2 /addr_b_register
# ** Error: c:/altera/13.0sp1/modelsim_ase/win32aloem/../altera/verilog/src/cycloneii_atoms.v(480): $hold( posedge clk &&& reset:1739 ps, d:1840 ps, 234 ps );
#    Time: 1840 ps  Iteration: 0  Instance: /MIC1_vlg_vec_tst/i1/\inst1|altsyncram_component|auto_generated|ram_block1a0 /addr_a_register
# ** Error: c:/altera/13.0sp1/modelsim_ase/win32aloem/../altera/verilog/src/cycloneii_atoms.v(480): $hold( posedge clk &&& reset:1768 ps, d:1841 ps, 234 ps );
#    Time: 1841 ps  Iteration: 0  Instance: /MIC1_vlg_vec_tst/i1/\inst1|altsyncram_component|auto_generated|ram_block1a3 /addr_b_register
# ** Error: c:/altera/13.0sp1/modelsim_ase/win32aloem/../altera/verilog/src/cycloneii_atoms.v(480): $hold( posedge clk &&& reset:1739 ps, d:1843 ps, 234 ps );
#    Time: 1843 ps  Iteration: 0  Instance: /MIC1_vlg_vec_tst/i1/\inst1|altsyncram_component|auto_generated|ram_block1a0 /addr_a_register
# ** Error: c:/altera/13.0sp1/modelsim_ase/win32aloem/../altera/verilog/src/cycloneii_atoms.v(480): $hold( posedge clk &&& reset:1742 ps, d:1844 ps, 234 ps );
#    Time: 1844 ps  Iteration: 0  Instance: /MIC1_vlg_vec_tst/i1/\inst1|altsyncram_component|auto_generated|ram_block1a5 /addr_a_register
# ** Error: c:/altera/13.0sp1/modelsim_ase/win32aloem/../altera/verilog/src/cycloneii_atoms.v(480): $hold( posedge clk &&& reset:1733 ps, d:1844 ps, 234 ps );
#    Time: 1844 ps  Iteration: 0  Instance: /MIC1_vlg_vec_tst/i1/\inst1|altsyncram_component|auto_generated|ram_block1a6 /addr_a_register
# ** Error: c:/altera/13.0sp1/modelsim_ase/win32aloem/../altera/verilog/src/cycloneii_atoms.v(480): $hold( posedge clk &&& reset:1772 ps, d:1845 ps, 234 ps );
#    Time: 1845 ps  Iteration: 0  Instance: /MIC1_vlg_vec_tst/i1/\inst1|altsyncram_component|auto_generated|ram_block1a2 /addr_b_register
# ** Error: c:/altera/13.0sp1/modelsim_ase/win32aloem/../altera/verilog/src/cycloneii_atoms.v(480): $hold( posedge clk &&& reset:1733 ps, d:1846 ps, 234 ps );
#    Time: 1846 ps  Iteration: 0  Instance: /MIC1_vlg_vec_tst/i1/\inst1|altsyncram_component|auto_generated|ram_block1a6 /addr_a_register
# ** Error: c:/altera/13.0sp1/modelsim_ase/win32aloem/../altera/verilog/src/cycloneii_atoms.v(480): $hold( posedge clk &&& reset:1739 ps, d:1846 ps, 234 ps );
#    Time: 1846 ps  Iteration: 0  Instance: /MIC1_vlg_vec_tst/i1/\inst1|altsyncram_component|auto_generated|ram_block1a0 /addr_a_register
# ** Error: c:/altera/13.0sp1/modelsim_ase/win32aloem/../altera/verilog/src/cycloneii_atoms.v(480): $hold( posedge clk &&& reset:1761 ps, d:1847 ps, 234 ps );
#    Time: 1847 ps  Iteration: 0  Instance: /MIC1_vlg_vec_tst/i1/\inst1|altsyncram_component|auto_generated|ram_block1a6 /addr_b_register
# ** Error: c:/altera/13.0sp1/modelsim_ase/win32aloem/../altera/verilog/src/cycloneii_atoms.v(480): $hold( posedge clk &&& reset:1739 ps, d:1851 ps, 234 ps );
#    Time: 1851 ps  Iteration: 0  Instance: /MIC1_vlg_vec_tst/i1/\inst1|altsyncram_component|auto_generated|ram_block1a0 /addr_a_register
# ** Error: c:/altera/13.0sp1/modelsim_ase/win32aloem/../altera/verilog/src/cycloneii_atoms.v(480): $hold( posedge clk &&& reset:1741 ps, d:1851 ps, 234 ps );
#    Time: 1851 ps  Iteration: 0  Instance: /MIC1_vlg_vec_tst/i1/\inst1|altsyncram_component|auto_generated|ram_block1a7 /addr_a_register
# ** Error: c:/altera/13.0sp1/modelsim_ase/win32aloem/../altera/verilog/src/cycloneii_atoms.v(480): $hold( posedge clk &&& reset:1739 ps, d:1852 ps, 234 ps );
#    Time: 1852 ps  Iteration: 1  Instance: /MIC1_vlg_vec_tst/i1/\inst1|altsyncram_component|auto_generated|ram_block1a0 /addr_a_register
# ** Error: c:/altera/13.0sp1/modelsim_ase/win32aloem/../altera/verilog/src/cycloneii_atoms.v(480): $hold( posedge clk &&& reset:1767 ps, d:1855 ps, 234 ps );
#    Time: 1855 ps  Iteration: 1  Instance: /MIC1_vlg_vec_tst/i1/\inst1|altsyncram_component|auto_generated|ram_block1a0 /addr_b_register
# ** Error: c:/altera/13.0sp1/modelsim_ase/win32aloem/../altera/verilog/src/cycloneii_atoms.v(480): $hold( posedge clk &&& reset:1761 ps, d:1858 ps, 234 ps );
#    Time: 1858 ps  Iteration: 0  Instance: /MIC1_vlg_vec_tst/i1/\inst1|altsyncram_component|auto_generated|ram_block1a6 /addr_b_register
# ** Error: c:/altera/13.0sp1/modelsim_ase/win32aloem/../altera/verilog/src/cycloneii_atoms.v(480): $hold( posedge clk &&& reset:1769 ps, d:1859 ps, 234 ps );
#    Time: 1859 ps  Iteration: 0  Instance: /MIC1_vlg_vec_tst/i1/\inst1|altsyncram_component|auto_generated|ram_block1a7 /addr_b_register
# ** Error: c:/altera/13.0sp1/modelsim_ase/win32aloem/../altera/verilog/src/cycloneii_atoms.v(480): $hold( posedge clk &&& reset:1740 ps, d:1871 ps, 234 ps );
#    Time: 1871 ps  Iteration: 0  Instance: /MIC1_vlg_vec_tst/i1/\inst1|altsyncram_component|auto_generated|ram_block1a3 /addr_a_register
# ** Error: c:/altera/13.0sp1/modelsim_ase/win32aloem/../altera/verilog/src/cycloneii_atoms.v(480): $hold( posedge clk &&& reset:1733 ps, d:1878 ps, 234 ps );
#    Time: 1878 ps  Iteration: 0  Instance: /MIC1_vlg_vec_tst/i1/\inst1|altsyncram_component|auto_generated|ram_block1a6 /addr_a_register
# ** Error: c:/altera/13.0sp1/modelsim_ase/win32aloem/../altera/verilog/src/cycloneii_atoms.v(480): $hold( posedge clk &&& reset:1728 ps, d:1892 ps, 234 ps );
#    Time: 1892 ps  Iteration: 0  Instance: /MIC1_vlg_vec_tst/i1/\inst1|altsyncram_component|auto_generated|ram_block1a4 /addr_a_register
# ** Error: c:/altera/13.0sp1/modelsim_ase/win32aloem/../altera/verilog/src/cycloneii_atoms.v(480): $hold( posedge clk &&& reset:1740 ps, d:1892 ps, 234 ps );
#    Time: 1892 ps  Iteration: 0  Instance: /MIC1_vlg_vec_tst/i1/\inst1|altsyncram_component|auto_generated|ram_block1a3 /addr_a_register
# ** Error: c:/altera/13.0sp1/modelsim_ase/win32aloem/../altera/verilog/src/cycloneii_atoms.v(480): $hold( posedge clk &&& reset:1743 ps, d:1893 ps, 234 ps );
#    Time: 1893 ps  Iteration: 0  Instance: /MIC1_vlg_vec_tst/i1/\inst1|altsyncram_component|auto_generated|ram_block1a1 /addr_a_register
# ** Error: c:/altera/13.0sp1/modelsim_ase/win32aloem/../altera/verilog/src/cycloneii_atoms.v(480): $hold( posedge clk &&& reset:1744 ps, d:1898 ps, 234 ps );
#    Time: 1898 ps  Iteration: 0  Instance: /MIC1_vlg_vec_tst/i1/\inst1|altsyncram_component|auto_generated|ram_block1a2 /addr_a_register
# ** Error: c:/altera/13.0sp1/modelsim_ase/win32aloem/../altera/verilog/src/cycloneii_atoms.v(480): $hold( posedge clk &&& reset:1767 ps, d:1899 ps, 234 ps );
#    Time: 1899 ps  Iteration: 1  Instance: /MIC1_vlg_vec_tst/i1/\inst1|altsyncram_component|auto_generated|ram_block1a0 /addr_b_register
# ** Error: c:/altera/13.0sp1/modelsim_ase/win32aloem/../altera/verilog/src/cycloneii_atoms.v(480): $hold( posedge clk &&& reset:1739 ps, d:1904 ps, 234 ps );
#    Time: 1904 ps  Iteration: 0  Instance: /MIC1_vlg_vec_tst/i1/\inst1|altsyncram_component|auto_generated|ram_block1a0 /addr_a_register
# ** Error: c:/altera/13.0sp1/modelsim_ase/win32aloem/../altera/verilog/src/cycloneii_atoms.v(480): $hold( posedge clk &&& reset:1741 ps, d:1907 ps, 234 ps );
#    Time: 1907 ps  Iteration: 0  Instance: /MIC1_vlg_vec_tst/i1/\inst1|altsyncram_component|auto_generated|ram_block1a7 /addr_a_register
# ** Error: c:/altera/13.0sp1/modelsim_ase/win32aloem/../altera/verilog/src/cycloneii_atoms.v(480): $hold( posedge clk &&& reset:1739 ps, d:1912 ps, 234 ps );
#    Time: 1912 ps  Iteration: 1  Instance: /MIC1_vlg_vec_tst/i1/\inst1|altsyncram_component|auto_generated|ram_block1a0 /addr_a_register
# ** Error: c:/altera/13.0sp1/modelsim_ase/win32aloem/../altera/verilog/src/cycloneii_atoms.v(480): $hold( posedge clk &&& reset:1728 ps, d:1922 ps, 234 ps );
#    Time: 1922 ps  Iteration: 1  Instance: /MIC1_vlg_vec_tst/i1/\inst1|altsyncram_component|auto_generated|ram_block1a4 /addr_a_register
# ** Error: c:/altera/13.0sp1/modelsim_ase/win32aloem/../altera/verilog/src/cycloneii_atoms.v(480): $hold( posedge clk &&& reset:1733 ps, d:1923 ps, 234 ps );
#    Time: 1923 ps  Iteration: 1  Instance: /MIC1_vlg_vec_tst/i1/\inst1|altsyncram_component|auto_generated|ram_block1a6 /addr_a_register
# ** Error: c:/altera/13.0sp1/modelsim_ase/win32aloem/../altera/verilog/src/cycloneii_atoms.v(480): $hold( posedge clk &&& reset:1740 ps, d:1924 ps, 234 ps );
#    Time: 1924 ps  Iteration: 0  Instance: /MIC1_vlg_vec_tst/i1/\inst1|altsyncram_component|auto_generated|ram_block1a3 /addr_a_register
# ** Error: c:/altera/13.0sp1/modelsim_ase/win32aloem/../altera/verilog/src/cycloneii_atoms.v(480): $hold( posedge clk &&& reset:1739 ps, d:1944 ps, 234 ps );
#    Time: 1944 ps  Iteration: 0  Instance: /MIC1_vlg_vec_tst/i1/\inst1|altsyncram_component|auto_generated|ram_block1a0 /addr_a_register
# ** Error: c:/altera/13.0sp1/modelsim_ase/win32aloem/../altera/verilog/src/cycloneii_atoms.v(480): $hold( posedge clk &&& reset:1741 ps, d[0]:1973 ps, 234 ps );
#    Time: 1973 ps  Iteration: 1  Instance: /MIC1_vlg_vec_tst/i1/\inst1|altsyncram_component|auto_generated|ram_block1a5 /datain_a_register
# ERROR! Vector Mismatch for output port MIR[28] :: @time = 10000.000 ps
#      Expected value = 000000010000000000000000000000000000
#      Real value = 000000000000000000000000000000000000
# ERROR! Vector Mismatch for output port MPC[1] :: @time = 10000.000 ps
#      Expected value = 000000010
#      Real value = 000000000
# ERROR! Vector Mismatch for output port MIR[0] :: @time = 180000.000 ps
#      Expected value = 000000000100001101010000001000010001
#      Real value = 000000010000000000000000000000000000
# ERROR! Vector Mismatch for output port MIR[4] :: @time = 180000.000 ps
#      Expected value = 000000000100001101010000001000010001
#      Real value = 000000010000000000000000000000000000
# ERROR! Vector Mismatch for output port MIR[9] :: @time = 180000.000 ps
#      Expected value = 000000000100001101010000001000010001
#      Real value = 000000010000000000000000000000000000
# ERROR! Vector Mismatch for output port MIR[16] :: @time = 180000.000 ps
#      Expected value = 000000000100001101010000001000010001
#      Real value = 000000010000000000000000000000000000
# ERROR! Vector Mismatch for output port MIR[18] :: @time = 180000.000 ps
#      Expected value = 000000000100001101010000001000010001
#      Real value = 000000010000000000000000000000000000
# ERROR! Vector Mismatch for output port MIR[20] :: @time = 180000.000 ps
#      Expected value = 000000000100001101010000001000010001
#      Real value = 000000010000000000000000000000000000
# ERROR! Vector Mismatch for output port MIR[21] :: @time = 180000.000 ps
#      Expected value = 000000000100001101010000001000010001
#      Real value = 000000010000000000000000000000000000
# ERROR! Vector Mismatch for output port MIR[26] :: @time = 180000.000 ps
#      Expected value = 000000000100001101010000001000010001
#      Real value = 000000010000000000000000000000000000
# ERROR! Vector Mismatch for output port MIR[28] :: @time = 180000.000 ps
#      Expected value = 000000000100001101010000001000010001
#      Real value = 000000010000000000000000000000000000
# ERROR! Vector Mismatch for output port MPC[1] :: @time = 180000.000 ps
#      Expected value = 000000000
#      Real value = 000000010
# ERROR! Vector Mismatch for output port PC[0] :: @time = 200000.000 ps
#      Expected value = 00000000000000000000000000000001
#      Real value = 00000000000000000000000000000000
# ERROR! Vector Mismatch for output port MIR[0] :: @time = 280000.000 ps
#      Expected value = 000000010000000000000000000000000000
#      Real value = 000000000100001101010000001000010001
# ERROR! Vector Mismatch for output port MIR[4] :: @time = 280000.000 ps
#      Expected value = 000000010000000000000000000000000000
#      Real value = 000000000100001101010000001000010001
# ERROR! Vector Mismatch for output port MIR[9] :: @time = 280000.000 ps
#      Expected value = 000000010000000000000000000000000000
#      Real value = 000000000100001101010000001000010001
# ERROR! Vector Mismatch for output port MIR[16] :: @time = 280000.000 ps
#      Expected value = 000000010000000000000000000000000000
#      Real value = 000000000100001101010000001000010001
# ERROR! Vector Mismatch for output port MIR[18] :: @time = 280000.000 ps
#      Expected value = 000000010000000000000000000000000000
#      Real value = 000000000100001101010000001000010001
# ERROR! Vector Mismatch for output port MIR[20] :: @time = 280000.000 ps
#      Expected value = 000000010000000000000000000000000000
#      Real value = 000000000100001101010000001000010001
# ERROR! Vector Mismatch for output port MIR[21] :: @time = 280000.000 ps
#      Expected value = 000000010000000000000000000000000000
#      Real value = 000000000100001101010000001000010001
# ERROR! Vector Mismatch for output port MIR[26] :: @time = 280000.000 ps
#      Expected value = 000000010000000000000000000000000000
#      Real value = 000000000100001101010000001000010001
# ERROR! Vector Mismatch for output port MIR[28] :: @time = 280000.000 ps
#      Expected value = 000000010000000000000000000000000000
#      Real value = 000000000100001101010000001000010001
# ERROR! Vector Mismatch for output port MPC[1] :: @time = 280000.000 ps
#      Expected value = 000000010
#      Real value = 000000000
# ERROR! Vector Mismatch for output port MBR_OUT[0] :: @time = 300000.000 ps
#      Expected value = 00010011
#      Real value = 00000000
# ERROR! Vector Mismatch for output port MBR_OUT[1] :: @time = 300000.000 ps
#      Expected value = 00010011
#      Real value = 00000000
# ERROR! Vector Mismatch for output port MBR_OUT[4] :: @time = 300000.000 ps
#      Expected value = 00010011
#      Real value = 00000000
# ERROR! Vector Mismatch for output port MIR[0] :: @time = 380000.000 ps
#      Expected value = 000000000100001101010000001000010001
#      Real value = 000000010000000000000000000000000000
# ERROR! Vector Mismatch for output port MIR[4] :: @time = 380000.000 ps
#      Expected value = 000000000100001101010000001000010001
#      Real value = 000000010000000000000000000000000000
# ERROR! Vector Mismatch for output port MIR[9] :: @time = 380000.000 ps
#      Expected value = 000000000100001101010000001000010001
#      Real value = 000000010000000000000000000000000000
# ERROR! Vector Mismatch for output port MIR[16] :: @time = 380000.000 ps
#      Expected value = 000000000100001101010000001000010001
#      Real value = 000000010000000000000000000000000000
# ERROR! Vector Mismatch for output port MIR[18] :: @time = 380000.000 ps
#      Expected value = 000000000100001101010000001000010001
#      Real value = 000000010000000000000000000000000000
# ERROR! Vector Mismatch for output port MIR[20] :: @time = 380000.000 ps
#      Expected value = 000000000100001101010000001000010001
#      Real value = 000000010000000000000000000000000000
# ERROR! Vector Mismatch for output port MIR[21] :: @time = 380000.000 ps
#      Expected value = 000000000100001101010000001000010001
#      Real value = 000000010000000000000000000000000000
# ERROR! Vector Mismatch for output port MIR[26] :: @time = 380000.000 ps
#      Expected value = 000000000100001101010000001000010001
#      Real value = 000000010000000000000000000000000000
# ERROR! Vector Mismatch for output port MIR[28] :: @time = 380000.000 ps
#      Expected value = 000000000100001101010000001000010001
#      Real value = 000000010000000000000000000000000000
# ERROR! Vector Mismatch for output port MPC[1] :: @time = 380000.000 ps
#      Expected value = 000000000
#      Real value = 000000010
# ERROR! Vector Mismatch for output port MPC[0] :: @time = 400000.000 ps
#      Expected value = 000010011
#      Real value = 000000010
# ERROR! Vector Mismatch for output port MPC[4] :: @time = 400000.000 ps
#      Expected value = 000010011
#      Real value = 000000010
# ERROR! Vector Mismatch for output port PC[0] :: @time = 400000.000 ps
#      Expected value = 00000000000000000000000000000010
#      Real value = 00000000000000000000000000000001
# ERROR! Vector Mismatch for output port PC[1] :: @time = 400000.000 ps
#      Expected value = 00000000000000000000000000000010
#      Real value = 00000000000000000000000000000001
# ERROR! Vector Mismatch for output port MIR[26] :: @time = 480000.000 ps
#      Expected value = 000010100000001101010000001000010001
#      Real value = 000000000100001101010000001000010001
# ERROR! Vector Mismatch for output port MIR[29] :: @time = 480000.000 ps
#      Expected value = 000010100000001101010000001000010001
#      Real value = 000000000100001101010000001000010001
# ERROR! Vector Mismatch for output port MIR[31] :: @time = 480000.000 ps
#      Expected value = 000010100000001101010000001000010001
#      Real value = 000000000100001101010000001000010001
# ERROR! Vector Mismatch for output port MPC[2] :: @time = 480000.000 ps
#      Expected value = 000010100
#      Real value = 000000000
# ERROR! Vector Mismatch for output port MBR_OUT[0] :: @time = 500000.000 ps
#      Expected value = 00000000
#      Real value = 00010011
# ERROR! Vector Mismatch for output port MBR_OUT[1] :: @time = 500000.000 ps
#      Expected value = 00000000
#      Real value = 00010011
# ERROR! Vector Mismatch for output port MBR_OUT[4] :: @time = 500000.000 ps
#      Expected value = 00000000
#      Real value = 00010011
# ERROR! Vector Mismatch for output port MPC[0] :: @time = 500000.000 ps
#      Expected value = 000010100
#      Real value = 000010011
# ERROR! Vector Mismatch for output port PC[0] :: @time = 500000.000 ps
#      Expected value = 00000000000000000000000000000011
#      Real value = 00000000000000000000000000000010
# ERROR! Vector Mismatch for output port MIR[1] :: @time = 580000.000 ps
#      Expected value = 000011010000100101001000000000000011
#      Real value = 000101100000001101010000001000010001
# ERROR! Vector Mismatch for output port MIR[4] :: @time = 580000.000 ps
#      Expected value = 000011010000100101001000000000000011
#      Real value = 000101100000001101010000001000010001
# ERROR! Vector Mismatch for output port MIR[9] :: @time = 580000.000 ps
#      Expected value = 000011010000100101001000000000000011
#      Real value = 000101100000001101010000001000010001
# ERROR! Vector Mismatch for output port MIR[15] :: @time = 580000.000 ps
#      Expected value = 000011010000100101001000000000000011
#      Real value = 000101100000001101010000001000010001
# ERROR! Vector Mismatch for output port MIR[16] :: @time = 580000.000 ps
#      Expected value = 000011010000100101001000000000000011
#      Real value = 000101100000001101010000001000010001
# ERROR! Vector Mismatch for output port MIR[21] :: @time = 580000.000 ps
#      Expected value = 000011010000100101001000000000000011
#      Real value = 000101100000001101010000001000010001
# ERROR! Vector Mismatch for output port MIR[23] :: @time = 580000.000 ps
#      Expected value = 000011010000100101001000000000000011
#      Real value = 000101100000001101010000001000010001
# ERROR! Vector Mismatch for output port MIR[28] :: @time = 580000.000 ps
#      Expected value = 000011010000100101001000000000000011
#      Real value = 000101100000001101010000001000010001
# ERROR! Vector Mismatch for output port MIR[29] :: @time = 580000.000 ps
#      Expected value = 000011010000100101001000000000000011
#      Real value = 000101100000001101010000001000010001
# ERROR! Vector Mismatch for output port MIR[32] :: @time = 580000.000 ps
#      Expected value = 000011010000100101001000000000000011
#      Real value = 000101100000001101010000001000010001
# ERROR! Vector Mismatch for output port MPC[1] :: @time = 580000.000 ps
#      Expected value = 000011010
#      Real value = 000101100
# ERROR! Vector Mismatch for output port MPC[2] :: @time = 580000.000 ps
#      Expected value = 000011010
#      Real value = 000101100
# ERROR! Vector Mismatch for output port MPC[5] :: @time = 580000.000 ps
#      Expected value = 000011010
#      Real value = 000101100
# ERROR! Vector Mismatch for output port MIR[19] :: @time = 680000.000 ps
#      Expected value = 000011011000000111001000000000000011
#      Real value = 000101101000100101001000000000000011
# ERROR! Vector Mismatch for output port MIR[23] :: @time = 680000.000 ps
#      Expected value = 000011011000000111001000000000000011
#      Real value = 000101101000100101001000000000000011
# ERROR! Vector Mismatch for output port MIR[0] :: @time = 780000.000 ps
#      Expected value = 000010111000001111000000000010100110
#      Real value = 000101110000000111001000000000000011
# ERROR! Vector Mismatch for output port MIR[2] :: @time = 780000.000 ps
#      Expected value = 000010111000001111000000000010100110
#      Real value = 000101110000000111001000000000000011
# ERROR! Vector Mismatch for output port MIR[5] :: @time = 780000.000 ps
#      Expected value = 000010111000001111000000000010100110
#      Real value = 000101110000000111001000000000000011
# ERROR! Vector Mismatch for output port MIR[7] :: @time = 780000.000 ps
#      Expected value = 000010111000001111000000000010100110
#      Real value = 000101110000000111001000000000000011
# ERROR! Vector Mismatch for output port MIR[15] :: @time = 780000.000 ps
#      Expected value = 000010111000001111000000000010100110
#      Real value = 000101110000000111001000000000000011
# ERROR! Vector Mismatch for output port MIR[21] :: @time = 780000.000 ps
#      Expected value = 000010111000001111000000000010100110
#      Real value = 000101110000000111001000000000000011
# ERROR! Vector Mismatch for output port MIR[27] :: @time = 780000.000 ps
#      Expected value = 000010111000001111000000000010100110
#      Real value = 000101110000000111001000000000000011
# ERROR! Vector Mismatch for output port MIR[30] :: @time = 780000.000 ps
#      Expected value = 000010111000001111000000000010100110
#      Real value = 000101110000000111001000000000000011
# ERROR! Vector Mismatch for output port MPC[0] :: @time = 780000.000 ps
#      Expected value = 000010111
#      Real value = 000101110
# ERROR! Vector Mismatch for output port MPC[3] :: @time = 780000.000 ps
#      Expected value = 000010111
#      Real value = 000101110
# ERROR! Vector Mismatch for output port DATA_MEM_ADDR[4] :: @time = 800000.000 ps
#      Expected value = 00000000000000000000001111110000
#      Real value = 00000000000000000000000000000000
# ERROR! Vector Mismatch for output port DATA_MEM_ADDR[5] :: @time = 800000.000 ps
#      Expected value = 00000000000000000000001111110000
#      Real value = 00000000000000000000000000000000
# ERROR! Vector Mismatch for output port DATA_MEM_ADDR[6] :: @time = 800000.000 ps
#      Expected value = 00000000000000000000001111110000
#      Real value = 00000000000000000000000000000000
# ERROR! Vector Mismatch for output port DATA_MEM_ADDR[7] :: @time = 800000.000 ps
#      Expected value = 00000000000000000000001111110000
#      Real value = 00000000000000000000000000000000
# ERROR! Vector Mismatch for output port DATA_MEM_ADDR[8] :: @time = 800000.000 ps
#      Expected value = 00000000000000000000001111110000
#      Real value = 00000000000000000000000000000000
# ERROR! Vector Mismatch for output port DATA_MEM_ADDR[9] :: @time = 800000.000 ps
#      Expected value = 00000000000000000000001111110000
#      Real value = 00000000000000000000000000000000
# ERROR! Vector Mismatch for output port MIR[1] :: @time = 880000.000 ps
#      Expected value = 000011000000001101010000010010000100
#      Real value = 000100010000001111000000000010100110
# ERROR! Vector Mismatch for output port MIR[5] :: @time = 880000.000 ps
#      Expected value = 000011000000001101010000010010000100
#      Real value = 000100010000001111000000000010100110
# ERROR! Vector Mismatch for output port MIR[10] :: @time = 880000.000 ps
#      Expected value = 000011000000001101010000010010000100
#      Real value = 000100010000001111000000000010100110
# ERROR! Vector Mismatch for output port MIR[16] :: @time = 880000.000 ps
#      Expected value = 000011000000001101010000010010000100
#      Real value = 000100010000001111000000000010100110
# ERROR! Vector Mismatch for output port MIR[19] :: @time = 880000.000 ps
#      Expected value = 000011000000001101010000010010000100
#      Real value = 000100010000001111000000000010100110
# ERROR! Vector Mismatch for output port MIR[28] :: @time = 880000.000 ps
#      Expected value = 000011000000001101010000010010000100
#      Real value = 000100010000001111000000000010100110
# ERROR! Vector Mismatch for output port MIR[30] :: @time = 880000.000 ps
#      Expected value = 000011000000001101010000010010000100
#      Real value = 000100010000001111000000000010100110
# ERROR! Vector Mismatch for output port MPC[1] :: @time = 880000.000 ps
#      Expected value = 000011000
#      Real value = 000100010
# ERROR! Vector Mismatch for output port MPC[3] :: @time = 880000.000 ps
#      Expected value = 000011000
#      Real value = 000100010
# ERROR! Vector Mismatch for output port DATA_MEM_ADDR[0] :: @time = 900000.000 ps
#      Expected value = 00000000000000000000000001000001
#      Real value = 00000000000000000000001111110000
# ERROR! Vector Mismatch for output port DATA_MEM_ADDR[4] :: @time = 900000.000 ps
#      Expected value = 00000000000000000000000001000001
#      Real value = 00000000000000000000001111110000
# ERROR! Vector Mismatch for output port DATA_MEM_ADDR[5] :: @time = 900000.000 ps
#      Expected value = 00000000000000000000000001000001
#      Real value = 00000000000000000000001111110000
# ERROR! Vector Mismatch for output port DATA_MEM_ADDR[7] :: @time = 900000.000 ps
#      Expected value = 00000000000000000000000001000001
#      Real value = 00000000000000000000001111110000
# ERROR! Vector Mismatch for output port DATA_MEM_ADDR[8] :: @time = 900000.000 ps
#      Expected value = 00000000000000000000000001000001
#      Real value = 00000000000000000000001111110000
# ERROR! Vector Mismatch for output port DATA_MEM_ADDR[9] :: @time = 900000.000 ps
#      Expected value = 00000000000000000000000001000001
#      Real value = 00000000000000000000001111110000
# ERROR! Vector Mismatch for output port DATA_MEM_OUT[1] :: @time = 900000.000 ps
#      Expected value = 00000000000000001100101011111110
#      Real value = 00000000000000000000000000000000
# ERROR! Vector Mismatch for output port DATA_MEM_OUT[2] :: @time = 900000.000 ps
#      Expected value = 00000000000000001100101011111110
#      Real value = 00000000000000000000000000000000
# ERROR! Vector Mismatch for output port DATA_MEM_OUT[3] :: @time = 900000.000 ps
#      Expected value = 00000000000000001100101011111110
#      Real value = 00000000000000000000000000000000
# ERROR! Vector Mismatch for output port DATA_MEM_OUT[4] :: @time = 900000.000 ps
#      Expected value = 00000000000000001100101011111110
#      Real value = 00000000000000000000000000000000
# ERROR! Vector Mismatch for output port DATA_MEM_OUT[5] :: @time = 900000.000 ps
#      Expected value = 00000000000000001100101011111110
#      Real value = 00000000000000000000000000000000
# ERROR! Vector Mismatch for output port DATA_MEM_OUT[6] :: @time = 900000.000 ps
#      Expected value = 00000000000000001100101011111110
#      Real value = 00000000000000000000000000000000
# ERROR! Vector Mismatch for output port DATA_MEM_OUT[7] :: @time = 900000.000 ps
#      Expected value = 00000000000000001100101011111110
#      Real value = 00000000000000000000000000000000
# ERROR! Vector Mismatch for output port DATA_MEM_OUT[9] :: @time = 900000.000 ps
#      Expected value = 00000000000000001100101011111110
#      Real value = 00000000000000000000000000000000
# ERROR! Vector Mismatch for output port DATA_MEM_OUT[11] :: @time = 900000.000 ps
#      Expected value = 00000000000000001100101011111110
#      Real value = 00000000000000000000000000000000
# ERROR! Vector Mismatch for output port DATA_MEM_OUT[14] :: @time = 900000.000 ps
#      Expected value = 00000000000000001100101011111110
#      Real value = 00000000000000000000000000000000
# ERROR! Vector Mismatch for output port DATA_MEM_OUT[15] :: @time = 900000.000 ps
#      Expected value = 00000000000000001100101011111110
#      Real value = 00000000000000000000000000000000
# ERROR! Vector Mismatch for output port MIR[0] :: @time = 980000.000 ps
#      Expected value = 000011001000001101010000001001010001
#      Real value = 000100011000001101010000010010000100
# ERROR! Vector Mismatch for output port MIR[2] :: @time = 980000.000 ps
#      Expected value = 000011001000001101010000001001010001
#      Real value = 000100011000001101010000010010000100
# ERROR! Vector Mismatch for output port MIR[4] :: @time = 980000.000 ps
#      Expected value = 000011001000001101010000001001010001
#      Real value = 000100011000001101010000010010000100
# ERROR! Vector Mismatch for output port MIR[6] :: @time = 980000.000 ps
#      Expected value = 000011001000001101010000001001010001
#      Real value = 000100011000001101010000010010000100
# ERROR! Vector Mismatch for output port MIR[7] :: @time = 980000.000 ps
#      Expected value = 000011001000001101010000001001010001
#      Real value = 000100011000001101010000010010000100
# ERROR! Vector Mismatch for output port MIR[9] :: @time = 980000.000 ps
#      Expected value = 000011001000001101010000001001010001
#      Real value = 000100011000001101010000010010000100
# ERROR! Vector Mismatch for output port MIR[10] :: @time = 980000.000 ps
#      Expected value = 000011001000001101010000001001010001
#      Real value = 000100011000001101010000010010000100
# ERROR! Vector Mismatch for output port DATA_MEM_write_enable :: @time = 1000000.000 ps
#      Expected value = 1
#      Real value = 0
# ERROR! Vector Mismatch for output port PC[0] :: @time = 1000000.000 ps
#      Expected value = 00000000000000000000000000000100
#      Real value = 00000000000000000000000000000011
# ERROR! Vector Mismatch for output port PC[1] :: @time = 1000000.000 ps
#      Expected value = 00000000000000000000000000000100
#      Real value = 00000000000000000000000000000011
# ERROR! Vector Mismatch for output port PC[2] :: @time = 1000000.000 ps
#      Expected value = 00000000000000000000000000000100
#      Real value = 00000000000000000000000000000011
# ERROR! Vector Mismatch for output port MIR[0] :: @time = 1080000.000 ps
#      Expected value = 000000010000000101000010000000000000
#      Real value = 000100101000001101010000001001010001
# ERROR! Vector Mismatch for output port MIR[4] :: @time = 1080000.000 ps
#      Expected value = 000000010000000101000010000000000000
#      Real value = 000100101000001101010000001001010001
# ERROR! Vector Mismatch for output port MIR[6] :: @time = 1080000.000 ps
#      Expected value = 000000010000000101000010000000000000
#      Real value = 000100101000001101010000001001010001
# ERROR! Vector Mismatch for output port MIR[9] :: @time = 1080000.000 ps
#      Expected value = 000000010000000101000010000000000000
#      Real value = 000100101000001101010000001001010001
# ERROR! Vector Mismatch for output port MIR[13] :: @time = 1080000.000 ps
#      Expected value = 000000010000000101000010000000000000
#      Real value = 000100101000001101010000001001010001
# ERROR! Vector Mismatch for output port MIR[16] :: @time = 1080000.000 ps
#      Expected value = 000000010000000101000010000000000000
#      Real value = 000100101000001101010000001001010001
# ERROR! Vector Mismatch for output port MIR[21] :: @time = 1080000.000 ps
#      Expected value = 000000010000000101000010000000000000
#      Real value = 000100101000001101010000001001010001
# ERROR! Vector Mismatch for output port MIR[27] :: @time = 1080000.000 ps
#      Expected value = 000000010000000101000010000000000000
#      Real value = 000100101000001101010000001001010001
# ERROR! Vector Mismatch for output port MIR[28] :: @time = 1080000.000 ps
#      Expected value = 000000010000000101000010000000000000
#      Real value = 000100101000001101010000001001010001
# ERROR! Vector Mismatch for output port MPC[0] :: @time = 1080000.000 ps
#      Expected value = 000000010
#      Real value = 000100101
# ERROR! Vector Mismatch for output port MPC[1] :: @time = 1080000.000 ps
#      Expected value = 000000010
#      Real value = 000100101
# ERROR! Vector Mismatch for output port DATA_MEM_write_enable :: @time = 1100000.000 ps
#      Expected value = 0
#      Real value = 1
# ERROR! Vector Mismatch for output port MBR_OUT[0] :: @time = 1100000.000 ps
#      Expected value = 00010011
#      Real value = 00000000
# ERROR! Vector Mismatch for output port MBR_OUT[1] :: @time = 1100000.000 ps
#      Expected value = 00010011
#      Real value = 00000000
# ERROR! Vector Mismatch for output port MBR_OUT[4] :: @time = 1100000.000 ps
#      Expected value = 00010011
#      Real value = 00000000
# ERROR! Vector Mismatch for output port MIR[0] :: @time = 1180000.000 ps
#      Expected value = 000000000100001101010000001000010001
#      Real value = 000000010000000101000010000000000000
# ERROR! Vector Mismatch for output port MIR[4] :: @time = 1180000.000 ps
#      Expected value = 000000000100001101010000001000010001
#      Real value = 000000010000000101000010000000000000
# ERROR! Vector Mismatch for output port MIR[9] :: @time = 1180000.000 ps
#      Expected value = 000000000100001101010000001000010001
#      Real value = 000000010000000101000010000000000000
# ERROR! Vector Mismatch for output port MIR[13] :: @time = 1180000.000 ps
#      Expected value = 000000000100001101010000001000010001
#      Real value = 000000010000000101000010000000000000
# ERROR! Vector Mismatch for output port MIR[16] :: @time = 1180000.000 ps
#      Expected value = 000000000100001101010000001000010001
#      Real value = 000000010000000101000010000000000000
# ERROR! Vector Mismatch for output port MIR[21] :: @time = 1180000.000 ps
#      Expected value = 000000000100001101010000001000010001
#      Real value = 000000010000000101000010000000000000
# ERROR! Vector Mismatch for output port MIR[26] :: @time = 1180000.000 ps
#      Expected value = 000000000100001101010000001000010001
#      Real value = 000000010000000101000010000000000000
# ERROR! Vector Mismatch for output port MIR[28] :: @time = 1180000.000 ps
#      Expected value = 000000000100001101010000001000010001
#      Real value = 000000010000000101000010000000000000
# ERROR! Vector Mismatch for output port MPC[1] :: @time = 1180000.000 ps
#      Expected value = 000000000
#      Real value = 000000010
# ERROR! Vector Mismatch for output port MPC[0] :: @time = 1200000.000 ps
#      Expected value = 000010011
#      Real value = 000000010
# ERROR! Vector Mismatch for output port PC[0] :: @time = 1200000.000 ps
#      Expected value = 00000000000000000000000000000101
#      Real value = 00000000000000000000000000000100
# ERROR! Vector Mismatch for output port MIR[26] :: @time = 1280000.000 ps
#      Expected value = 000010100000001101010000001000010001
#      Real value = 000000000100001101010000001000010001
# ERROR! Vector Mismatch for output port MIR[29] :: @time = 1280000.000 ps
#      Expected value = 000010100000001101010000001000010001
#      Real value = 000000000100001101010000001000010001
# ERROR! Vector Mismatch for output port MPC[2] :: @time = 1280000.000 ps
#      Expected value = 000010100
#      Real value = 000000000
# ERROR! Vector Mismatch for output port MBR_OUT[0] :: @time = 1300000.000 ps
#      Expected value = 00000000
#      Real value = 00010011
# ERROR! Vector Mismatch for output port MBR_OUT[1] :: @time = 1300000.000 ps
#      Expected value = 00000000
#      Real value = 00010011
# ERROR! Vector Mismatch for output port MBR_OUT[4] :: @time = 1300000.000 ps
#      Expected value = 00000000
#      Real value = 00010011
# ERROR! Vector Mismatch for output port MPC[0] :: @time = 1300000.000 ps
#      Expected value = 000010100
#      Real value = 000010011
# ERROR! Vector Mismatch for output port PC[0] :: @time = 1300000.000 ps
#      Expected value = 00000000000000000000000000000110
#      Real value = 00000000000000000000000000000101
# ERROR! Vector Mismatch for output port PC[1] :: @time = 1300000.000 ps
#      Expected value = 00000000000000000000000000000110
#      Real value = 00000000000000000000000000000101
# ERROR! Vector Mismatch for output port MIR[1] :: @time = 1380000.000 ps
#      Expected value = 000011010000100101001000000000000011
#      Real value = 000101100000001101010000001000010001
# ERROR! Vector Mismatch for output port MIR[4] :: @time = 1380000.000 ps
#      Expected value = 000011010000100101001000000000000011
#      Real value = 000101100000001101010000001000010001
# ERROR! Vector Mismatch for output port MIR[9] :: @time = 1380000.000 ps
#      Expected value = 000011010000100101001000000000000011
#      Real value = 000101100000001101010000001000010001
# ERROR! Vector Mismatch for output port MIR[15] :: @time = 1380000.000 ps
#      Expected value = 000011010000100101001000000000000011
#      Real value = 000101100000001101010000001000010001
# ERROR! Vector Mismatch for output port MIR[16] :: @time = 1380000.000 ps
#      Expected value = 000011010000100101001000000000000011
#      Real value = 000101100000001101010000001000010001
# ERROR! Vector Mismatch for output port MIR[21] :: @time = 1380000.000 ps
#      Expected value = 000011010000100101001000000000000011
#      Real value = 000101100000001101010000001000010001
# ERROR! Vector Mismatch for output port MIR[23] :: @time = 1380000.000 ps
#      Expected value = 000011010000100101001000000000000011
#      Real value = 000101100000001101010000001000010001
# ERROR! Vector Mismatch for output port MIR[28] :: @time = 1380000.000 ps
#      Expected value = 000011010000100101001000000000000011
#      Real value = 000101100000001101010000001000010001
# ERROR! Vector Mismatch for output port MIR[29] :: @time = 1380000.000 ps
#      Expected value = 000011010000100101001000000000000011
#      Real value = 000101100000001101010000001000010001
# ERROR! Vector Mismatch for output port MPC[1] :: @time = 1380000.000 ps
#      Expected value = 000011010
#      Real value = 000101100
# ERROR! Vector Mismatch for output port MPC[2] :: @time = 1380000.000 ps
#      Expected value = 000011010
#      Real value = 000101100
# ERROR! Vector Mismatch for output port MBR_OUT[0] :: @time = 1400000.000 ps
#      Expected value = 00000001
#      Real value = 00000000
# ERROR! Vector Mismatch for output port MIR[19] :: @time = 1480000.000 ps
#      Expected value = 000011011000000111001000000000000011
#      Real value = 000101101000100101001000000000000011
# ERROR! Vector Mismatch for output port MIR[23] :: @time = 1480000.000 ps
#      Expected value = 000011011000000111001000000000000011
#      Real value = 000101101000100101001000000000000011
# ERROR! Vector Mismatch for output port MIR[0] :: @time = 1580000.000 ps
#      Expected value = 000010111000001111000000000010100110
#      Real value = 000101110000000111001000000000000011
# ERROR! Vector Mismatch for output port MIR[2] :: @time = 1580000.000 ps
#      Expected value = 000010111000001111000000000010100110
#      Real value = 000101110000000111001000000000000011
# ERROR! Vector Mismatch for output port MIR[5] :: @time = 1580000.000 ps
#      Expected value = 000010111000001111000000000010100110
#      Real value = 000101110000000111001000000000000011
# ERROR! Vector Mismatch for output port MIR[7] :: @time = 1580000.000 ps
#      Expected value = 000010111000001111000000000010100110
#      Real value = 000101110000000111001000000000000011
# ERROR! Vector Mismatch for output port MIR[15] :: @time = 1580000.000 ps
#      Expected value = 000010111000001111000000000010100110
#      Real value = 000101110000000111001000000000000011
# ERROR! Vector Mismatch for output port MIR[21] :: @time = 1580000.000 ps
#      Expected value = 000010111000001111000000000010100110
#      Real value = 000101110000000111001000000000000011
# ERROR! Vector Mismatch for output port MIR[27] :: @time = 1580000.000 ps
#      Expected value = 000010111000001111000000000010100110
#      Real value = 000101110000000111001000000000000011
# ERROR! Vector Mismatch for output port MIR[30] :: @time = 1580000.000 ps
#      Expected value = 000010111000001111000000000010100110
#      Real value = 000101110000000111001000000000000011
# ERROR! Vector Mismatch for output port MPC[0] :: @time = 1580000.000 ps
#      Expected value = 000010111
#      Real value = 000101110
# ERROR! Vector Mismatch for output port MPC[3] :: @time = 1580000.000 ps
#      Expected value = 000010111
#      Real value = 000101110
# ERROR! Vector Mismatch for output port DATA_MEM_ADDR[4] :: @time = 1600000.000 ps
#      Expected value = 00000000000000000000001111110001
#      Real value = 00000000000000000000000001000001
# ERROR! Vector Mismatch for output port DATA_MEM_ADDR[5] :: @time = 1600000.000 ps
#      Expected value = 00000000000000000000001111110001
#      Real value = 00000000000000000000000001000001
# ERROR! Vector Mismatch for output port DATA_MEM_ADDR[7] :: @time = 1600000.000 ps
#      Expected value = 00000000000000000000001111110001
#      Real value = 00000000000000000000000001000001
# ERROR! Vector Mismatch for output port DATA_MEM_ADDR[8] :: @time = 1600000.000 ps
#      Expected value = 00000000000000000000001111110001
#      Real value = 00000000000000000000000001000001
# ERROR! Vector Mismatch for output port DATA_MEM_ADDR[9] :: @time = 1600000.000 ps
#      Expected value = 00000000000000000000001111110001
#      Real value = 00000000000000000000000001000001
# ERROR! Vector Mismatch for output port MIR[1] :: @time = 1680000.000 ps
#      Expected value = 000011000000001101010000010010000100
#      Real value = 000100010000001111000000000010100110
# ERROR! Vector Mismatch for output port MIR[5] :: @time = 1680000.000 ps
#      Expected value = 000011000000001101010000010010000100
#      Real value = 000100010000001111000000000010100110
# ERROR! Vector Mismatch for output port MIR[10] :: @time = 1680000.000 ps
#      Expected value = 000011000000001101010000010010000100
#      Real value = 000100010000001111000000000010100110
# ERROR! Vector Mismatch for output port MIR[16] :: @time = 1680000.000 ps
#      Expected value = 000011000000001101010000010010000100
#      Real value = 000100010000001111000000000010100110
# ERROR! Vector Mismatch for output port MIR[19] :: @time = 1680000.000 ps
#      Expected value = 000011000000001101010000010010000100
#      Real value = 000100010000001111000000000010100110
# ERROR! Vector Mismatch for output port MIR[28] :: @time = 1680000.000 ps
#      Expected value = 000011000000001101010000010010000100
#      Real value = 000100010000001111000000000010100110
# ERROR! Vector Mismatch for output port MIR[30] :: @time = 1680000.000 ps
#      Expected value = 000011000000001101010000010010000100
#      Real value = 000100010000001111000000000010100110
# ERROR! Vector Mismatch for output port MPC[1] :: @time = 1680000.000 ps
#      Expected value = 000011000
#      Real value = 000100010
# ERROR! Vector Mismatch for output port MPC[3] :: @time = 1680000.000 ps
#      Expected value = 000011000
#      Real value = 000100010
# ERROR! Vector Mismatch for output port DATA_MEM_ADDR[0] :: @time = 1700000.000 ps
#      Expected value = 00000000000000000000000001000010
#      Real value = 00000000000000000000001111110001
# ERROR! Vector Mismatch for output port DATA_MEM_ADDR[1] :: @time = 1700000.000 ps
#      Expected value = 00000000000000000000000001000010
#      Real value = 00000000000000000000001111110001
# ERROR! Vector Mismatch for output port DATA_MEM_ADDR[4] :: @time = 1700000.000 ps
#      Expected value = 00000000000000000000000001000010
#      Real value = 00000000000000000000001111110001
# ERROR! Vector Mismatch for output port DATA_MEM_ADDR[5] :: @time = 1700000.000 ps
#      Expected value = 00000000000000000000000001000010
#      Real value = 00000000000000000000001111110001
# ERROR! Vector Mismatch for output port DATA_MEM_ADDR[7] :: @time = 1700000.000 ps
#      Expected value = 00000000000000000000000001000010
#      Real value = 00000000000000000000001111110001
# ERROR! Vector Mismatch for output port DATA_MEM_ADDR[8] :: @time = 1700000.000 ps
#      Expected value = 00000000000000000000000001000010
#      Real value = 00000000000000000000001111110001
# ERROR! Vector Mismatch for output port DATA_MEM_ADDR[9] :: @time = 1700000.000 ps
#      Expected value = 00000000000000000000000001000010
#      Real value = 00000000000000000000001111110001
# ERROR! Vector Mismatch for output port DATA_MEM_OUT[1] :: @time = 1700000.000 ps
#      Expected value = 00000000000000000000000000000100
#      Real value = 00000000000000001100101011111110
# ERROR! Vector Mismatch for output port DATA_MEM_OUT[3] :: @time = 1700000.000 ps
#      Expected value = 00000000000000000000000000000100
#      Real value = 00000000000000001100101011111110
# ERROR! Vector Mismatch for output port DATA_MEM_OUT[4] :: @time = 1700000.000 ps
#      Expected value = 00000000000000000000000000000100
#      Real value = 00000000000000001100101011111110
# ERROR! Vector Mismatch for output port DATA_MEM_OUT[5] :: @time = 1700000.000 ps
#      Expected value = 00000000000000000000000000000100
#      Real value = 00000000000000001100101011111110
# ERROR! Vector Mismatch for output port DATA_MEM_OUT[6] :: @time = 1700000.000 ps
#      Expected value = 00000000000000000000000000000100
#      Real value = 00000000000000001100101011111110
# ERROR! Vector Mismatch for output port DATA_MEM_OUT[7] :: @time = 1700000.000 ps
#      Expected value = 00000000000000000000000000000100
#      Real value = 00000000000000001100101011111110
# ERROR! Vector Mismatch for output port DATA_MEM_OUT[9] :: @time = 1700000.000 ps
#      Expected value = 00000000000000000000000000000100
#      Real value = 00000000000000001100101011111110
# ERROR! Vector Mismatch for output port DATA_MEM_OUT[11] :: @time = 1700000.000 ps
#      Expected value = 00000000000000000000000000000100
#      Real value = 00000000000000001100101011111110
# ERROR! Vector Mismatch for output port DATA_MEM_OUT[14] :: @time = 1700000.000 ps
#      Expected value = 00000000000000000000000000000100
#      Real value = 00000000000000001100101011111110
# ERROR! Vector Mismatch for output port DATA_MEM_OUT[15] :: @time = 1700000.000 ps
#      Expected value = 00000000000000000000000000000100
#      Real value = 00000000000000001100101011111110
# ERROR! Vector Mismatch for output port MIR[0] :: @time = 1780000.000 ps
#      Expected value = 000011001000001101010000001001010001
#      Real value = 000100011000001101010000010010000100
# ERROR! Vector Mismatch for output port MIR[2] :: @time = 1780000.000 ps
#      Expected value = 000011001000001101010000001001010001
#      Real value = 000100011000001101010000010010000100
# ERROR! Vector Mismatch for output port MIR[4] :: @time = 1780000.000 ps
#      Expected value = 000011001000001101010000001001010001
#      Real value = 000100011000001101010000010010000100
# ERROR! Vector Mismatch for output port MIR[6] :: @time = 1780000.000 ps
#      Expected value = 000011001000001101010000001001010001
#      Real value = 000100011000001101010000010010000100
# ERROR! Vector Mismatch for output port MIR[7] :: @time = 1780000.000 ps
#      Expected value = 000011001000001101010000001001010001
#      Real value = 000100011000001101010000010010000100
# ERROR! Vector Mismatch for output port MIR[9] :: @time = 1780000.000 ps
#      Expected value = 000011001000001101010000001001010001
#      Real value = 000100011000001101010000010010000100
# ERROR! Vector Mismatch for output port MIR[10] :: @time = 1780000.000 ps
#      Expected value = 000011001000001101010000001001010001
#      Real value = 000100011000001101010000010010000100
# ERROR! Vector Mismatch for output port DATA_MEM_write_enable :: @time = 1800000.000 ps
#      Expected value = 1
#      Real value = 0
# ERROR! Vector Mismatch for output port PC[0] :: @time = 1800000.000 ps
#      Expected value = 00000000000000000000000000000111
#      Real value = 00000000000000000000000000000110
# ERROR! Vector Mismatch for output port MIR[0] :: @time = 1880000.000 ps
#      Expected value = 000000010000000101000010000000000000
#      Real value = 000100101000001101010000001001010001
# ERROR! Vector Mismatch for output port MIR[4] :: @time = 1880000.000 ps
#      Expected value = 000000010000000101000010000000000000
#      Real value = 000100101000001101010000001001010001
# ERROR! Vector Mismatch for output port MIR[6] :: @time = 1880000.000 ps
#      Expected value = 000000010000000101000010000000000000
#      Real value = 000100101000001101010000001001010001
# ERROR! Vector Mismatch for output port MIR[9] :: @time = 1880000.000 ps
#      Expected value = 000000010000000101000010000000000000
#      Real value = 000100101000001101010000001001010001
# ERROR! Vector Mismatch for output port MIR[13] :: @time = 1880000.000 ps
#      Expected value = 000000010000000101000010000000000000
#      Real value = 000100101000001101010000001001010001
# ERROR! Vector Mismatch for output port MIR[16] :: @time = 1880000.000 ps
#      Expected value = 000000010000000101000010000000000000
#      Real value = 000100101000001101010000001001010001
# ERROR! Vector Mismatch for output port MIR[21] :: @time = 1880000.000 ps
#      Expected value = 000000010000000101000010000000000000
#      Real value = 000100101000001101010000001001010001
# ERROR! Vector Mismatch for output port MIR[27] :: @time = 1880000.000 ps
#      Expected value = 000000010000000101000010000000000000
#      Real value = 000100101000001101010000001001010001
# ERROR! Vector Mismatch for output port MIR[28] :: @time = 1880000.000 ps
#      Expected value = 000000010000000101000010000000000000
#      Real value = 000100101000001101010000001001010001
# ERROR! Vector Mismatch for output port MPC[0] :: @time = 1880000.000 ps
#      Expected value = 000000010
#      Real value = 000100101
# ERROR! Vector Mismatch for output port MPC[1] :: @time = 1880000.000 ps
#      Expected value = 000000010
#      Real value = 000100101
# ERROR! Vector Mismatch for output port DATA_MEM_write_enable :: @time = 1900000.000 ps
#      Expected value = 0
#      Real value = 1
# ERROR! Vector Mismatch for output port MBR_OUT[0] :: @time = 1900000.000 ps
#      Expected value = 10110110
#      Real value = 00000001
# ERROR! Vector Mismatch for output port MBR_OUT[1] :: @time = 1900000.000 ps
#      Expected value = 10110110
#      Real value = 00000001
# ERROR! Vector Mismatch for output port MBR_OUT[2] :: @time = 1900000.000 ps
#      Expected value = 10110110
#      Real value = 00000001
# ERROR! Vector Mismatch for output port MBR_OUT[4] :: @time = 1900000.000 ps
#      Expected value = 10110110
#      Real value = 00000001
# ERROR! Vector Mismatch for output port MBR_OUT[5] :: @time = 1900000.000 ps
#      Expected value = 10110110
#      Real value = 00000001
# ERROR! Vector Mismatch for output port MBR_OUT[7] :: @time = 1900000.000 ps
#      Expected value = 10110110
#      Real value = 00000001
# ERROR! Vector Mismatch for output port MIR[0] :: @time = 1980000.000 ps
#      Expected value = 000000000100001101010000001000010001
#      Real value = 000000010000000101000010000000000000
# ERROR! Vector Mismatch for output port MIR[4] :: @time = 1980000.000 ps
#      Expected value = 000000000100001101010000001000010001
#      Real value = 000000010000000101000010000000000000
# ERROR! Vector Mismatch for output port MIR[9] :: @time = 1980000.000 ps
#      Expected value = 000000000100001101010000001000010001
#      Real value = 000000010000000101000010000000000000
# ERROR! Vector Mismatch for output port MIR[13] :: @time = 1980000.000 ps
#      Expected value = 000000000100001101010000001000010001
#      Real value = 000000010000000101000010000000000000
# ERROR! Vector Mismatch for output port MIR[16] :: @time = 1980000.000 ps
#      Expected value = 000000000100001101010000001000010001
#      Real value = 000000010000000101000010000000000000
# ERROR! Vector Mismatch for output port MIR[21] :: @time = 1980000.000 ps
#      Expected value = 000000000100001101010000001000010001
#      Real value = 000000010000000101000010000000000000
# ERROR! Vector Mismatch for output port MIR[26] :: @time = 1980000.000 ps
#      Expected value = 000000000100001101010000001000010001
#      Real value = 000000010000000101000010000000000000
# ERROR! Vector Mismatch for output port MIR[28] :: @time = 1980000.000 ps
#      Expected value = 000000000100001101010000001000010001
#      Real value = 000000010000000101000010000000000000
# ERROR! Vector Mismatch for output port MPC[0] :: @time = 1980000.000 ps
#      Expected value = 000000001
#      Real value = 000000010
# ERROR! Vector Mismatch for output port MPC[1] :: @time = 1980000.000 ps
#      Expected value = 000000001
#      Real value = 000000010
# ERROR! Vector Mismatch for output port MPC[2] :: @time = 2000000.000 ps
#      Expected value = 010110110
#      Real value = 000000010
# ERROR! Vector Mismatch for output port MPC[5] :: @time = 2000000.000 ps
#      Expected value = 010110110
#      Real value = 000000010
# ERROR! Vector Mismatch for output port MPC[7] :: @time = 2000000.000 ps
#      Expected value = 010110110
#      Real value = 000000010
# ERROR! Vector Mismatch for output port PC[0] :: @time = 2000000.000 ps
#      Expected value = 00000000000000000000000000001000
#      Real value = 00000000000000000000000000000111
# ERROR! Vector Mismatch for output port PC[1] :: @time = 2000000.000 ps
#      Expected value = 00000000000000000000000000001000
#      Real value = 00000000000000000000000000000111
# ERROR! Vector Mismatch for output port PC[2] :: @time = 2000000.000 ps
#      Expected value = 00000000000000000000000000001000
#      Real value = 00000000000000000000000000000111
# ERROR! Vector Mismatch for output port PC[3] :: @time = 2000000.000 ps
#      Expected value = 00000000000000000000000000001000
#      Real value = 00000000000000000000000000000111
# ERROR! Vector Mismatch for output port MIR[26] :: @time = 2080000.000 ps
#      Expected value = 010110111000001101010000001000010001
#      Real value = 000000000100001101010000001000010001
# ERROR! Vector Mismatch for output port MIR[27] :: @time = 2080000.000 ps
#      Expected value = 010110111000001101010000001000010001
#      Real value = 000000000100001101010000001000010001
# ERROR! Vector Mismatch for output port MIR[28] :: @time = 2080000.000 ps
#      Expected value = 010110111000001101010000001000010001
#      Real value = 000000000100001101010000001000010001
# ERROR! Vector Mismatch for output port MIR[29] :: @time = 2080000.000 ps
#      Expected value = 010110111000001101010000001000010001
#      Real value = 000000000100001101010000001000010001
# ERROR! Vector Mismatch for output port MIR[32] :: @time = 2080000.000 ps
#      Expected value = 010110111000001101010000001000010001
#      Real value = 000000000100001101010000001000010001
# ERROR! Vector Mismatch for output port MIR[34] :: @time = 2080000.000 ps
#      Expected value = 010110111000001101010000001000010001
#      Real value = 000000000100001101010000001000010001
# ERROR! Vector Mismatch for output port MPC[1] :: @time = 2080000.000 ps
#      Expected value = 010110111
#      Real value = 000000001
# ERROR! Vector Mismatch for output port MBR_OUT[1] :: @time = 2100000.000 ps
#      Expected value = 00000000
#      Real value = 10110110
# ERROR! Vector Mismatch for output port MBR_OUT[2] :: @time = 2100000.000 ps
#      Expected value = 00000000
#      Real value = 10110110
# ERROR! Vector Mismatch for output port MBR_OUT[4] :: @time = 2100000.000 ps
#      Expected value = 00000000
#      Real value = 10110110
# ERROR! Vector Mismatch for output port MBR_OUT[5] :: @time = 2100000.000 ps
#      Expected value = 00000000
#      Real value = 10110110
# ERROR! Vector Mismatch for output port MBR_OUT[7] :: @time = 2100000.000 ps
#      Expected value = 00000000
#      Real value = 10110110
# ERROR! Vector Mismatch for output port PC[0] :: @time = 2100000.000 ps
#      Expected value = 00000000000000000000000000001001
#      Real value = 00000000000000000000000000001000
# ERROR! Vector Mismatch for output port MIR[1] :: @time = 2180000.000 ps
#      Expected value = 010111000000100101001000000000000011
#      Real value = 011011101000001101010000001000010001
# ERROR! Vector Mismatch for output port MIR[4] :: @time = 2180000.000 ps
#      Expected value = 010111000000100101001000000000000011
#      Real value = 011011101000001101010000001000010001
# ERROR! Vector Mismatch for output port MIR[9] :: @time = 2180000.000 ps
#      Expected value = 010111000000100101001000000000000011
#      Real value = 011011101000001101010000001000010001
# ERROR! Vector Mismatch for output port MIR[15] :: @time = 2180000.000 ps
#      Expected value = 010111000000100101001000000000000011
#      Real value = 011011101000001101010000001000010001
# ERROR! Vector Mismatch for output port MIR[16] :: @time = 2180000.000 ps
#      Expected value = 010111000000100101001000000000000011
#      Real value = 011011101000001101010000001000010001
# ERROR! Vector Mismatch for output port MIR[21] :: @time = 2180000.000 ps
#      Expected value = 010111000000100101001000000000000011
#      Real value = 011011101000001101010000001000010001
# ERROR! Vector Mismatch for output port MIR[23] :: @time = 2180000.000 ps
#      Expected value = 010111000000100101001000000000000011
#      Real value = 011011101000001101010000001000010001
# ERROR! Vector Mismatch for output port MIR[27] :: @time = 2180000.000 ps
#      Expected value = 010111000000100101001000000000000011
#      Real value = 011011101000001101010000001000010001
# ERROR! Vector Mismatch for output port MIR[29] :: @time = 2180000.000 ps
#      Expected value = 010111000000100101001000000000000011
#      Real value = 011011101000001101010000001000010001
# ERROR! Vector Mismatch for output port MIR[33] :: @time = 2180000.000 ps
#      Expected value = 010111000000100101001000000000000011
#      Real value = 011011101000001101010000001000010001
# ERROR! Vector Mismatch for output port MPC[0] :: @time = 2180000.000 ps
#      Expected value = 010111000
#      Real value = 011011101
# ERROR! Vector Mismatch for output port MPC[2] :: @time = 2180000.000 ps
#      Expected value = 010111000
#      Real value = 011011101
# ERROR! Vector Mismatch for output port MPC[6] :: @time = 2180000.000 ps
#      Expected value = 010111000
#      Real value = 011011101
# ERROR! Vector Mismatch for output port MBR_OUT[1] :: @time = 2200000.000 ps
#      Expected value = 00000010
#      Real value = 00000000
# ERROR! Vector Mismatch for output port MIR[19] :: @time = 2280000.000 ps
#      Expected value = 010111001000000111001000000000000011
#      Real value = 011011110000100101001000000000000011
# ERROR! Vector Mismatch for output port MIR[23] :: @time = 2280000.000 ps
#      Expected value = 010111001000000111001000000000000011
#      Real value = 011011110000100101001000000000000011
# ERROR! Vector Mismatch for output port MIR[27] :: @time = 2280000.000 ps
#      Expected value = 010111001000000111001000000000000011
#      Real value = 011011110000100101001000000000000011
# ERROR! Vector Mismatch for output port MIR[28] :: @time = 2280000.000 ps
#      Expected value = 010111001000000111001000000000000011
#      Real value = 011011110000100101001000000000000011
# ERROR! Vector Mismatch for output port MPC[0] :: @time = 2280000.000 ps
#      Expected value = 010111001
#      Real value = 011011110
# ERROR! Vector Mismatch for output port MPC[1] :: @time = 2280000.000 ps
#      Expected value = 010111001
#      Real value = 011011110
# ERROR! Vector Mismatch for output port MIR[0] :: @time = 2380000.000 ps
#      Expected value = 010111010000001111000000000010100110
#      Real value = 011011111000000111001000000000000011
# ERROR! Vector Mismatch for output port MIR[2] :: @time = 2380000.000 ps
#      Expected value = 010111010000001111000000000010100110
#      Real value = 011011111000000111001000000000000011
# ERROR! Vector Mismatch for output port MIR[5] :: @time = 2380000.000 ps
#      Expected value = 010111010000001111000000000010100110
#      Real value = 011011111000000111001000000000000011
# ERROR! Vector Mismatch for output port MIR[7] :: @time = 2380000.000 ps
#      Expected value = 010111010000001111000000000010100110
#      Real value = 011011111000000111001000000000000011
# ERROR! Vector Mismatch for output port MIR[15] :: @time = 2380000.000 ps
#      Expected value = 010111010000001111000000000010100110
#      Real value = 011011111000000111001000000000000011
# ERROR! Vector Mismatch for output port MIR[21] :: @time = 2380000.000 ps
#      Expected value = 010111010000001111000000000010100110
#      Real value = 011011111000000111001000000000000011
# ERROR! Vector Mismatch for output port MIR[27] :: @time = 2380000.000 ps
#      Expected value = 010111010000001111000000000010100110
#      Real value = 011011111000000111001000000000000011
# ERROR! Vector Mismatch for output port MPC[0] :: @time = 2380000.000 ps
#      Expected value = 010111010
#      Real value = 011011111
# ERROR! Vector Mismatch for output port DATA_MEM_ADDR[4] :: @time = 2400000.000 ps
#      Expected value = 00000000000000000000001111110010
#      Real value = 00000000000000000000000001000010
# ERROR! Vector Mismatch for output port DATA_MEM_ADDR[5] :: @time = 2400000.000 ps
#      Expected value = 00000000000000000000001111110010
#      Real value = 00000000000000000000000001000010
# ERROR! Vector Mismatch for output port DATA_MEM_ADDR[7] :: @time = 2400000.000 ps
#      Expected value = 00000000000000000000001111110010
#      Real value = 00000000000000000000000001000010
# ERROR! Vector Mismatch for output port DATA_MEM_ADDR[8] :: @time = 2400000.000 ps
#      Expected value = 00000000000000000000001111110010
#      Real value = 00000000000000000000000001000010
# ERROR! Vector Mismatch for output port DATA_MEM_ADDR[9] :: @time = 2400000.000 ps
#      Expected value = 00000000000000000000001111110010
#      Real value = 00000000000000000000000001000010
# ERROR! Vector Mismatch for output port MIR[0] :: @time = 2480000.000 ps
#      Expected value = 010111011000001101010100000000000001
#      Real value = 011100000000001111000000000010100110
# ERROR! Vector Mismatch for output port MIR[1] :: @time = 2480000.000 ps
#      Expected value = 010111011000001101010100000000000001
#      Real value = 011100000000001111000000000010100110
# ERROR! Vector Mismatch for output port MIR[2] :: @time = 2480000.000 ps
#      Expected value = 010111011000001101010100000000000001
#      Real value = 011100000000001111000000000010100110
# ERROR! Vector Mismatch for output port MIR[5] :: @time = 2480000.000 ps
#      Expected value = 010111011000001101010100000000000001
#      Real value = 011100000000001111000000000010100110
# ERROR! Vector Mismatch for output port MIR[7] :: @time = 2480000.000 ps
#      Expected value = 010111011000001101010100000000000001
#      Real value = 011100000000001111000000000010100110
# ERROR! Vector Mismatch for output port MIR[14] :: @time = 2480000.000 ps
#      Expected value = 010111011000001101010100000000000001
#      Real value = 011100000000001111000000000010100110
# ERROR! Vector Mismatch for output port MIR[16] :: @time = 2480000.000 ps
#      Expected value = 010111011000001101010100000000000001
#      Real value = 011100000000001111000000000010100110
# ERROR! Vector Mismatch for output port MIR[19] :: @time = 2480000.000 ps
#      Expected value = 010111011000001101010100000000000001
#      Real value = 011100000000001111000000000010100110
# ERROR! Vector Mismatch for output port MIR[27] :: @time = 2480000.000 ps
#      Expected value = 010111011000001101010100000000000001
#      Real value = 011100000000001111000000000010100110
# ERROR! Vector Mismatch for output port MIR[28] :: @time = 2480000.000 ps
#      Expected value = 010111011000001101010100000000000001
#      Real value = 011100000000001111000000000010100110
# ERROR! Vector Mismatch for output port MPC[0] :: @time = 2480000.000 ps
#      Expected value = 010111011
#      Real value = 011100000
# ERROR! Vector Mismatch for output port MPC[1] :: @time = 2480000.000 ps
#      Expected value = 010111011
#      Real value = 011100000
# ERROR! Vector Mismatch for output port DATA_MEM_OUT[5] :: @time = 2500000.000 ps
#      Expected value = 00000000000000000000000001100100
#      Real value = 00000000000000000000000000000100
# ERROR! Vector Mismatch for output port DATA_MEM_OUT[6] :: @time = 2500000.000 ps
#      Expected value = 00000000000000000000000001100100
#      Real value = 00000000000000000000000000000100
# ERROR! Vector Mismatch for output port MIR[0] :: @time = 2580000.000 ps
#      Expected value = 010111100000000101000000001000010000
#      Real value = 011100001000001101010100000000000001
# ERROR! Vector Mismatch for output port MIR[4] :: @time = 2580000.000 ps
#      Expected value = 010111100000000101000000001000010000
#      Real value = 011100001000001101010100000000000001
# ERROR! Vector Mismatch for output port MIR[9] :: @time = 2580000.000 ps
#      Expected value = 010111100000000101000000001000010000
#      Real value = 011100001000001101010100000000000001
# ERROR! Vector Mismatch for output port MIR[14] :: @time = 2580000.000 ps
#      Expected value = 010111100000000101000000001000010000
#      Real value = 011100001000001101010100000000000001
# ERROR! Vector Mismatch for output port MIR[16] :: @time = 2580000.000 ps
#      Expected value = 010111100000000101000000001000010000
#      Real value = 011100001000001101010100000000000001
# ERROR! Vector Mismatch for output port MIR[21] :: @time = 2580000.000 ps
#      Expected value = 010111100000000101000000001000010000
#      Real value = 011100001000001101010100000000000001
# ERROR! Vector Mismatch for output port MIR[27] :: @time = 2580000.000 ps
#      Expected value = 010111100000000101000000001000010000
#      Real value = 011100001000001101010100000000000001
# ERROR! Vector Mismatch for output port MIR[29] :: @time = 2580000.000 ps
#      Expected value = 010111100000000101000000001000010000
#      Real value = 011100001000001101010100000000000001
# ERROR! Vector Mismatch for output port MPC[0] :: @time = 2580000.000 ps
#      Expected value = 010111100
#      Real value = 011100001
# ERROR! Vector Mismatch for output port MPC[2] :: @time = 2580000.000 ps
#      Expected value = 010111100
#      Real value = 011100001
# ERROR! Vector Mismatch for output port DATA_MEM_OUT[0] :: @time = 2600000.000 ps
#      Expected value = 00000000000000000000000001100100
#      Real value = 00000000000000000000000000010001
# ERROR! Vector Mismatch for output port PC[0] :: @time = 2600000.000 ps
#      Expected value = 00000000000000000000000001100100
#      Real value = 00000000000000000000000000001001
# ERROR! Vector Mismatch for output port PC[2] :: @time = 2600000.000 ps
#      Expected value = 00000000000000000000000001100100
#      Real value = 00000000000000000000000000001001
# ERROR! Vector Mismatch for output port PC[3] :: @time = 2600000.000 ps
#      Expected value = 00000000000000000000000001100100
#      Real value = 00000000000000000000000000001001
# ERROR! Vector Mismatch for output port PC[5] :: @time = 2600000.000 ps
#      Expected value = 00000000000000000000000001100100
#      Real value = 00000000000000000000000000001001
# ERROR! Vector Mismatch for output port PC[6] :: @time = 2600000.000 ps
#      Expected value = 00000000000000000000000001100100
#      Real value = 00000000000000000000000000001001
# ERROR! Vector Mismatch for output port MIR[0] :: @time = 2680000.000 ps
#      Expected value = 010111101000001101010000001000010001
#      Real value = 011100010000000101000000001000010000
# ERROR! Vector Mismatch for output port MIR[16] :: @time = 2680000.000 ps
#      Expected value = 010111101000001101010000001000010001
#      Real value = 011100010000000101000000001000010000
# ERROR! Vector Mismatch for output port MIR[21] :: @time = 2680000.000 ps
#      Expected value = 010111101000001101010000001000010001
#      Real value = 011100010000000101000000001000010000
# ERROR! Vector Mismatch for output port MIR[27] :: @time = 2680000.000 ps
#      Expected value = 010111101000001101010000001000010001
#      Real value = 011100010000000101000000001000010000
# ERROR! Vector Mismatch for output port MIR[28] :: @time = 2680000.000 ps
#      Expected value = 010111101000001101010000001000010001
#      Real value = 011100010000000101000000001000010000
# ERROR! Vector Mismatch for output port MPC[0] :: @time = 2680000.000 ps
#      Expected value = 010111101
#      Real value = 011100010
# ERROR! Vector Mismatch for output port MPC[1] :: @time = 2680000.000 ps
#      Expected value = 010111101
#      Real value = 011100010
# ERROR! Vector Mismatch for output port MBR_OUT[1] :: @time = 2700000.000 ps
#      Expected value = 00000000
#      Real value = 00000010
# ERROR! Vector Mismatch for output port PC[4] :: @time = 2700000.000 ps
#      Expected value = 00000000000000000000000001100101
#      Real value = 00000000000000000000000000010001
# ERROR! Vector Mismatch for output port MIR[1] :: @time = 2780000.000 ps
#      Expected value = 010111110000100101001000000000000011
#      Real value = 011100011000001101010000001000010001
# ERROR! Vector Mismatch for output port MIR[4] :: @time = 2780000.000 ps
#      Expected value = 010111110000100101001000000000000011
#      Real value = 011100011000001101010000001000010001
# ERROR! Vector Mismatch for output port MIR[9] :: @time = 2780000.000 ps
#      Expected value = 010111110000100101001000000000000011
#      Real value = 011100011000001101010000001000010001
# ERROR! Vector Mismatch for output port MIR[15] :: @time = 2780000.000 ps
#      Expected value = 010111110000100101001000000000000011
#      Real value = 011100011000001101010000001000010001
# ERROR! Vector Mismatch for output port MIR[16] :: @time = 2780000.000 ps
#      Expected value = 010111110000100101001000000000000011
#      Real value = 011100011000001101010000001000010001
# ERROR! Vector Mismatch for output port MIR[21] :: @time = 2780000.000 ps
#      Expected value = 010111110000100101001000000000000011
#      Real value = 011100011000001101010000001000010001
# ERROR! Vector Mismatch for output port MIR[23] :: @time = 2780000.000 ps
#      Expected value = 010111110000100101001000000000000011
#      Real value = 011100011000001101010000001000010001
# ERROR! Vector Mismatch for output port MIR[27] :: @time = 2780000.000 ps
#      Expected value = 010111110000100101001000000000000011
#      Real value = 011100011000001101010000001000010001
# ERROR! Vector Mismatch for output port MPC[0] :: @time = 2780000.000 ps
#      Expected value = 010111110
#      Real value = 011100011
# ERROR! Vector Mismatch for output port MBR_OUT[1] :: @time = 2800000.000 ps
#      Expected value = 00000010
#      Real value = 00000000
# ERROR! Vector Mismatch for output port PC[0] :: @time = 2800000.000 ps
#      Expected value = 00000000000000000000000001100101
#      Real value = 00000000000000000000000000010010
# ERROR! Vector Mismatch for output port MIR[19] :: @time = 2880000.000 ps
#      Expected value = 010111111000000111001000000000000011
#      Real value = 011100100000100101001000000000000011
# ERROR! Vector Mismatch for output port MIR[23] :: @time = 2880000.000 ps
#      Expected value = 010111111000000111001000000000000011
#      Real value = 011100100000100101001000000000000011
# ERROR! Vector Mismatch for output port MIR[27] :: @time = 2880000.000 ps
#      Expected value = 010111111000000111001000000000000011
#      Real value = 011100100000100101001000000000000011
# ERROR! Vector Mismatch for output port MIR[28] :: @time = 2880000.000 ps
#      Expected value = 010111111000000111001000000000000011
#      Real value = 011100100000100101001000000000000011
# ERROR! Vector Mismatch for output port MPC[0] :: @time = 2880000.000 ps
#      Expected value = 010111111
#      Real value = 011100100
# ERROR! Vector Mismatch for output port MPC[1] :: @time = 2880000.000 ps
#      Expected value = 010111111
#      Real value = 011100100
# ERROR! Vector Mismatch for output port MIR[1] :: @time = 2980000.000 ps
#      Expected value = 011000000000001101010000001000010001
#      Real value = 011100101000000111001000000000000011
# ERROR! Vector Mismatch for output port MIR[4] :: @time = 2980000.000 ps
#      Expected value = 011000000000001101010000001000010001
#      Real value = 011100101000000111001000000000000011
# ERROR! Vector Mismatch for output port MIR[9] :: @time = 2980000.000 ps
#      Expected value = 011000000000001101010000001000010001
#      Real value = 011100101000000111001000000000000011
# ERROR! Vector Mismatch for output port MIR[15] :: @time = 2980000.000 ps
#      Expected value = 011000000000001101010000001000010001
#      Real value = 011100101000000111001000000000000011
# ERROR! Vector Mismatch for output port MIR[16] :: @time = 2980000.000 ps
#      Expected value = 011000000000001101010000001000010001
#      Real value = 011100101000000111001000000000000011
# ERROR! Vector Mismatch for output port MIR[19] :: @time = 2980000.000 ps
#      Expected value = 011000000000001101010000001000010001
#      Real value = 011100101000000111001000000000000011
# ERROR! Vector Mismatch for output port MIR[21] :: @time = 2980000.000 ps
#      Expected value = 011000000000001101010000001000010001
#      Real value = 011100101000000111001000000000000011
# ERROR! Vector Mismatch for output port MIR[27] :: @time = 2980000.000 ps
#      Expected value = 011000000000001101010000001000010001
#      Real value = 011100101000000111001000000000000011
# ERROR! Vector Mismatch for output port MIR[29] :: @time = 2980000.000 ps
#      Expected value = 011000000000001101010000001000010001
#      Real value = 011100101000000111001000000000000011
# ERROR! Vector Mismatch for output port MIR[32] :: @time = 2980000.000 ps
#      Expected value = 011000000000001101010000001000010001
#      Real value = 011100101000000111001000000000000011
# ERROR! Vector Mismatch for output port MPC[0] :: @time = 2980000.000 ps
#      Expected value = 011000000
#      Real value = 011100101
# ERROR! Vector Mismatch for output port MPC[2] :: @time = 2980000.000 ps
#      Expected value = 011000000
#      Real value = 011100101
# ERROR! Vector Mismatch for output port MPC[5] :: @time = 2980000.000 ps
#      Expected value = 011000000
#      Real value = 011100101
# ERROR! Vector Mismatch for output port MIR[0] :: @time = 3080000.000 ps
#      Expected value = 011000001000001111110010000000000100
#      Real value = 011100110000001101010000001000010001
# ERROR! Vector Mismatch for output port MIR[2] :: @time = 3080000.000 ps
#      Expected value = 011000001000001111110010000000000100
#      Real value = 011100110000001101010000001000010001
# ERROR! Vector Mismatch for output port MIR[4] :: @time = 3080000.000 ps
#      Expected value = 011000001000001111110010000000000100
#      Real value = 011100110000001101010000001000010001
# ERROR! Vector Mismatch for output port MIR[9] :: @time = 3080000.000 ps
#      Expected value = 011000001000001111110010000000000100
#      Real value = 011100110000001101010000001000010001
# ERROR! Vector Mismatch for output port MIR[13] :: @time = 3080000.000 ps
#      Expected value = 011000001000001111110010000000000100
#      Real value = 011100110000001101010000001000010001
# ERROR! Vector Mismatch for output port MIR[17] :: @time = 3080000.000 ps
#      Expected value = 011000001000001111110010000000000100
#      Real value = 011100110000001101010000001000010001
# ERROR! Vector Mismatch for output port MIR[19] :: @time = 3080000.000 ps
#      Expected value = 011000001000001111110010000000000100
#      Real value = 011100110000001101010000001000010001
# ERROR! Vector Mismatch for output port MIR[27] :: @time = 3080000.000 ps
#      Expected value = 011000001000001111110010000000000100
#      Real value = 011100110000001101010000001000010001
# ERROR! Vector Mismatch for output port MIR[28] :: @time = 3080000.000 ps
#      Expected value = 011000001000001111110010000000000100
#      Real value = 011100110000001101010000001000010001
# ERROR! Vector Mismatch for output port MPC[0] :: @time = 3080000.000 ps
#      Expected value = 011000001
#      Real value = 011100110
# ERROR! Vector Mismatch for output port MPC[1] :: @time = 3080000.000 ps
#      Expected value = 011000001
#      Real value = 011100110
# ERROR! Vector Mismatch for output port MBR_OUT[1] :: @time = 3100000.000 ps
#      Expected value = 00000000
#      Real value = 00000010
# ERROR! Vector Mismatch for output port PC[0] :: @time = 3100000.000 ps
#      Expected value = 00000000000000000000000001100110
#      Real value = 00000000000000000000000000010011
# ERROR! Vector Mismatch for output port MIR[0] :: @time = 3180000.000 ps
#      Expected value = 011000010000001101010010000010000111
#      Real value = 011100111000001111110010000000000100
# ERROR! Vector Mismatch for output port MIR[1] :: @time = 3180000.000 ps
#      Expected value = 011000010000001101010010000010000111
#      Real value = 011100111000001111110010000000000100
# ERROR! Vector Mismatch for output port MIR[7] :: @time = 3180000.000 ps
#      Expected value = 011000010000001101010010000010000111
#      Real value = 011100111000001111110010000000000100
# ERROR! Vector Mismatch for output port MIR[17] :: @time = 3180000.000 ps
#      Expected value = 011000010000001101010010000010000111
#      Real value = 011100111000001111110010000000000100
# ERROR! Vector Mismatch for output port MIR[19] :: @time = 3180000.000 ps
#      Expected value = 011000010000001101010010000010000111
#      Real value = 011100111000001111110010000000000100
# ERROR! Vector Mismatch for output port MIR[27] :: @time = 3180000.000 ps
#      Expected value = 011000010000001101010010000010000111
#      Real value = 011100111000001111110010000000000100
# ERROR! Vector Mismatch for output port MPC[0] :: @time = 3180000.000 ps
#      Expected value = 011000010
#      Real value = 011100111
# ERROR! Vector Mismatch for output port DATA_MEM_ADDR[0] :: @time = 3200000.000 ps
#      Expected value = 00000000000000000000000001000001
#      Real value = 00000000000000000000001111110010
# ERROR! Vector Mismatch for output port DATA_MEM_ADDR[1] :: @time = 3200000.000 ps
#      Expected value = 00000000000000000000000001000001
#      Real value = 00000000000000000000001111110010
# ERROR! Vector Mismatch for output port DATA_MEM_ADDR[4] :: @time = 3200000.000 ps
#      Expected value = 00000000000000000000000001000001
#      Real value = 00000000000000000000001111110010
# ERROR! Vector Mismatch for output port DATA_MEM_ADDR[5] :: @time = 3200000.000 ps
#      Expected value = 00000000000000000000000001000001
#      Real value = 00000000000000000000001111110010
# ERROR! Vector Mismatch for output port DATA_MEM_ADDR[7] :: @time = 3200000.000 ps
#      Expected value = 00000000000000000000000001000001
#      Real value = 00000000000000000000001111110010
# ERROR! Vector Mismatch for output port DATA_MEM_ADDR[8] :: @time = 3200000.000 ps
#      Expected value = 00000000000000000000000001000001
#      Real value = 00000000000000000000001111110010
# ERROR! Vector Mismatch for output port DATA_MEM_ADDR[9] :: @time = 3200000.000 ps
#      Expected value = 00000000000000000000000001000001
#      Real value = 00000000000000000000001111110010
# ERROR! Vector Mismatch for output port MIR[1] :: @time = 3280000.000 ps
#      Expected value = 011000011000001101010000001000010001
#      Real value = 011101000000001101010010000010000111
# ERROR! Vector Mismatch for output port MIR[2] :: @time = 3280000.000 ps
#      Expected value = 011000011000001101010000001000010001
#      Real value = 011101000000001101010010000010000111
# ERROR! Vector Mismatch for output port MIR[4] :: @time = 3280000.000 ps
#      Expected value = 011000011000001101010000001000010001
#      Real value = 011101000000001101010010000010000111
# ERROR! Vector Mismatch for output port MIR[7] :: @time = 3280000.000 ps
#      Expected value = 011000011000001101010000001000010001
#      Real value = 011101000000001101010010000010000111
# ERROR! Vector Mismatch for output port MIR[9] :: @time = 3280000.000 ps
#      Expected value = 011000011000001101010000001000010001
#      Real value = 011101000000001101010010000010000111
# ERROR! Vector Mismatch for output port MIR[13] :: @time = 3280000.000 ps
#      Expected value = 011000011000001101010000001000010001
#      Real value = 011101000000001101010010000010000111
# ERROR! Vector Mismatch for output port MIR[27] :: @time = 3280000.000 ps
#      Expected value = 011000011000001101010000001000010001
#      Real value = 011101000000001101010010000010000111
# ERROR! Vector Mismatch for output port MIR[28] :: @time = 3280000.000 ps
#      Expected value = 011000011000001101010000001000010001
#      Real value = 011101000000001101010010000010000111
# ERROR! Vector Mismatch for output port MIR[30] :: @time = 3280000.000 ps
#      Expected value = 011000011000001101010000001000010001
#      Real value = 011101000000001101010010000010000111
# ERROR! Vector Mismatch for output port MPC[0] :: @time = 3280000.000 ps
#      Expected value = 011000011
#      Real value = 011101000
# ERROR! Vector Mismatch for output port MPC[1] :: @time = 3280000.000 ps
#      Expected value = 011000011
#      Real value = 011101000
# ERROR! Vector Mismatch for output port MPC[3] :: @time = 3280000.000 ps
#      Expected value = 011000011
#      Real value = 011101000
# ERROR! Vector Mismatch for output port MIR[1] :: @time = 3380000.000 ps
#      Expected value = 011000110000100101001000000000000011
#      Real value = 011101001000001101010000001000010001
# ERROR! Vector Mismatch for output port MIR[4] :: @time = 3380000.000 ps
#      Expected value = 011000110000100101001000000000000011
#      Real value = 011101001000001101010000001000010001
# ERROR! Vector Mismatch for output port MIR[9] :: @time = 3380000.000 ps
#      Expected value = 011000110000100101001000000000000011
#      Real value = 011101001000001101010000001000010001
# ERROR! Vector Mismatch for output port MIR[15] :: @time = 3380000.000 ps
#      Expected value = 011000110000100101001000000000000011
#      Real value = 011101001000001101010000001000010001
# ERROR! Vector Mismatch for output port MIR[16] :: @time = 3380000.000 ps
#      Expected value = 011000110000100101001000000000000011
#      Real value = 011101001000001101010000001000010001
# ERROR! Vector Mismatch for output port MIR[21] :: @time = 3380000.000 ps
#      Expected value = 011000110000100101001000000000000011
#      Real value = 011101001000001101010000001000010001
# ERROR! Vector Mismatch for output port MIR[23] :: @time = 3380000.000 ps
#      Expected value = 011000110000100101001000000000000011
#      Real value = 011101001000001101010000001000010001
# ERROR! Vector Mismatch for output port MIR[27] :: @time = 3380000.000 ps
#      Expected value = 011000110000100101001000000000000011
#      Real value = 011101001000001101010000001000010001
# ERROR! Vector Mismatch for output port MIR[29] :: @time = 3380000.000 ps
#      Expected value = 011000110000100101001000000000000011
#      Real value = 011101001000001101010000001000010001
# ERROR! Vector Mismatch for output port MPC[0] :: @time = 3380000.000 ps
#      Expected value = 011000110
#      Real value = 011101001
# ERROR! Vector Mismatch for output port MPC[2] :: @time = 3380000.000 ps
#      Expected value = 011000110
#      Real value = 011101001
# ERROR! Vector Mismatch for output port PC[0] :: @time = 3400000.000 ps
#      Expected value = 00000000000000000000000001100111
#      Real value = 00000000000000000000000000010100
# ERROR! Vector Mismatch for output port PC[1] :: @time = 3400000.000 ps
#      Expected value = 00000000000000000000000001100111
#      Real value = 00000000000000000000000000010100
# ERROR! Vector Mismatch for output port MIR[19] :: @time = 3480000.000 ps
#      Expected value = 011000111000000111001000000000000011
#      Real value = 011101010000100101001000000000000011
# ERROR! Vector Mismatch for output port MIR[23] :: @time = 3480000.000 ps
#      Expected value = 011000111000000111001000000000000011
#      Real value = 011101010000100101001000000000000011
# ERROR! Vector Mismatch for output port MIR[27] :: @time = 3480000.000 ps
#      Expected value = 011000111000000111001000000000000011
#      Real value = 011101010000100101001000000000000011
# ERROR! Vector Mismatch for output port MPC[0] :: @time = 3480000.000 ps
#      Expected value = 011000111
#      Real value = 011101010
# ERROR! Vector Mismatch for output port MIR[0] :: @time = 3580000.000 ps
#      Expected value = 011001000000001111010000000101000100
#      Real value = 011101011000000111001000000000000011
# ERROR! Vector Mismatch for output port MIR[1] :: @time = 3580000.000 ps
#      Expected value = 011001000000001111010000000101000100
#      Real value = 011101011000000111001000000000000011
# ERROR! Vector Mismatch for output port MIR[2] :: @time = 3580000.000 ps
#      Expected value = 011001000000001111010000000101000100
#      Real value = 011101011000000111001000000000000011
# ERROR! Vector Mismatch for output port MIR[6] :: @time = 3580000.000 ps
#      Expected value = 011001000000001111010000000101000100
#      Real value = 011101011000000111001000000000000011
# ERROR! Vector Mismatch for output port MIR[8] :: @time = 3580000.000 ps
#      Expected value = 011001000000001111010000000101000100
#      Real value = 011101011000000111001000000000000011
# ERROR! Vector Mismatch for output port MIR[15] :: @time = 3580000.000 ps
#      Expected value = 011001000000001111010000000101000100
#      Real value = 011101011000000111001000000000000011
# ERROR! Vector Mismatch for output port MIR[16] :: @time = 3580000.000 ps
#      Expected value = 011001000000001111010000000101000100
#      Real value = 011101011000000111001000000000000011
# ERROR! Vector Mismatch for output port MIR[21] :: @time = 3580000.000 ps
#      Expected value = 011001000000001111010000000101000100
#      Real value = 011101011000000111001000000000000011
# ERROR! Vector Mismatch for output port MIR[27] :: @time = 3580000.000 ps
#      Expected value = 011001000000001111010000000101000100
#      Real value = 011101011000000111001000000000000011
# ERROR! Vector Mismatch for output port MIR[28] :: @time = 3580000.000 ps
#      Expected value = 011001000000001111010000000101000100
#      Real value = 011101011000000111001000000000000011
# ERROR! Vector Mismatch for output port MPC[0] :: @time = 3580000.000 ps
#      Expected value = 011001000
#      Real value = 011101011
# ERROR! Vector Mismatch for output port MPC[1] :: @time = 3580000.000 ps
#      Expected value = 011001000
#      Real value = 011101011
# ERROR! Vector Mismatch for output port DATA_MEM_OUT[1] :: @time = 3600000.000 ps
#      Expected value = 00000000000000000000000001000011
#      Real value = 00000000000000000000000000010001
# ERROR! Vector Mismatch for output port DATA_MEM_write_enable :: @time = 3600000.000 ps
#      Expected value = 1
#      Real value = 0
# ERROR! Vector Mismatch for output port MIR[2] :: @time = 3680000.000 ps
#      Expected value = 011001001000000101000000010010000000
#      Real value = 011101100000001111010000000101000100
# ERROR! Vector Mismatch for output port MIR[6] :: @time = 3680000.000 ps
#      Expected value = 011001001000000101000000010010000000
#      Real value = 011101100000001111010000000101000100
# ERROR! Vector Mismatch for output port MIR[7] :: @time = 3680000.000 ps
#      Expected value = 011001001000000101000000010010000000
#      Real value = 011101100000001111010000000101000100
# ERROR! Vector Mismatch for output port MIR[8] :: @time = 3680000.000 ps
#      Expected value = 011001001000000101000000010010000000
#      Real value = 011101100000001111010000000101000100
# ERROR! Vector Mismatch for output port MIR[10] :: @time = 3680000.000 ps
#      Expected value = 011001001000000101000000010010000000
#      Real value = 011101100000001111010000000101000100
# ERROR! Vector Mismatch for output port MIR[16] :: @time = 3680000.000 ps
#      Expected value = 011001001000000101000000010010000000
#      Real value = 011101100000001111010000000101000100
# ERROR! Vector Mismatch for output port MIR[19] :: @time = 3680000.000 ps
#      Expected value = 011001001000000101000000010010000000
#      Real value = 011101100000001111010000000101000100
# ERROR! Vector Mismatch for output port MIR[21] :: @time = 3680000.000 ps
#      Expected value = 011001001000000101000000010010000000
#      Real value = 011101100000001111010000000101000100
# ERROR! Vector Mismatch for output port MIR[27] :: @time = 3680000.000 ps
#      Expected value = 011001001000000101000000010010000000
#      Real value = 011101100000001111010000000101000100
# ERROR! Vector Mismatch for output port MIR[29] :: @time = 3680000.000 ps
#      Expected value = 011001001000000101000000010010000000
#      Real value = 011101100000001111010000000101000100
# ERROR! Vector Mismatch for output port MPC[0] :: @time = 3680000.000 ps
#      Expected value = 011001001
#      Real value = 011101100
# ERROR! Vector Mismatch for output port MPC[2] :: @time = 3680000.000 ps
#      Expected value = 011001001
#      Real value = 011101100
# ERROR! Vector Mismatch for output port DATA_MEM_ADDR[1] :: @time = 3700000.000 ps
#      Expected value = 00000000000000000000000001000011
#      Real value = 00000000000000000000000001000001
# ERROR! Vector Mismatch for output port DATA_MEM_write_enable :: @time = 3700000.000 ps
#      Expected value = 0
#      Real value = 1
# ERROR! Vector Mismatch for output port MIR[3] :: @time = 3780000.000 ps
#      Expected value = 011001010000000101000000000101001000
#      Real value = 011101101000000101000000010010000000
# ERROR! Vector Mismatch for output port MIR[6] :: @time = 3780000.000 ps
#      Expected value = 011001010000000101000000000101001000
#      Real value = 011101101000000101000000010010000000
# ERROR! Vector Mismatch for output port MIR[7] :: @time = 3780000.000 ps
#      Expected value = 011001010000000101000000000101001000
#      Real value = 011101101000000101000000010010000000
# ERROR! Vector Mismatch for output port MIR[8] :: @time = 3780000.000 ps
#      Expected value = 011001010000000101000000000101001000
#      Real value = 011101101000000101000000010010000000
# ERROR! Vector Mismatch for output port MIR[10] :: @time = 3780000.000 ps
#      Expected value = 011001010000000101000000000101001000
#      Real value = 011101101000000101000000010010000000
# ERROR! Vector Mismatch for output port MIR[27] :: @time = 3780000.000 ps
#      Expected value = 011001010000000101000000000101001000
#      Real value = 011101101000000101000000010010000000
# ERROR! Vector Mismatch for output port MIR[28] :: @time = 3780000.000 ps
#      Expected value = 011001010000000101000000000101001000
#      Real value = 011101101000000101000000010010000000
# ERROR! Vector Mismatch for output port MPC[0] :: @time = 3780000.000 ps
#      Expected value = 011001010
#      Real value = 011101101
# ERROR! Vector Mismatch for output port MPC[1] :: @time = 3780000.000 ps
#      Expected value = 011001010
#      Real value = 011101101
# ERROR! Vector Mismatch for output port DATA_MEM_OUT[3] :: @time = 3800000.000 ps
#      Expected value = 00000000000000000000000000001010
#      Real value = 00000000000000000000000001000011
# ERROR! Vector Mismatch for output port DATA_MEM_OUT[6] :: @time = 3800000.000 ps
#      Expected value = 00000000000000000000000000001010
#      Real value = 00000000000000000000000001000011
# ERROR! Vector Mismatch for output port DATA_MEM_write_enable :: @time = 3800000.000 ps
#      Expected value = 1
#      Real value = 0
# ERROR! Vector Mismatch for output port MIR[2] :: @time = 3880000.000 ps
#      Expected value = 011001011000001101010000010010000100
#      Real value = 011101110000000101000000000101001000
# ERROR! Vector Mismatch for output port MIR[3] :: @time = 3880000.000 ps
#      Expected value = 011001011000001101010000010010000100
#      Real value = 011101110000000101000000000101001000
# ERROR! Vector Mismatch for output port MIR[6] :: @time = 3880000.000 ps
#      Expected value = 011001011000001101010000010010000100
#      Real value = 011101110000000101000000000101001000
# ERROR! Vector Mismatch for output port MIR[7] :: @time = 3880000.000 ps
#      Expected value = 011001011000001101010000010010000100
#      Real value = 011101110000000101000000000101001000
# ERROR! Vector Mismatch for output port MIR[8] :: @time = 3880000.000 ps
#      Expected value = 011001011000001101010000010010000100
#      Real value = 011101110000000101000000000101001000
# ERROR! Vector Mismatch for output port MIR[10] :: @time = 3880000.000 ps
#      Expected value = 011001011000001101010000010010000100
#      Real value = 011101110000000101000000000101001000
# ERROR! Vector Mismatch for output port MIR[16] :: @time = 3880000.000 ps
#      Expected value = 011001011000001101010000010010000100
#      Real value = 011101110000000101000000000101001000
# ERROR! Vector Mismatch for output port MIR[21] :: @time = 3880000.000 ps
#      Expected value = 011001011000001101010000010010000100
#      Real value = 011101110000000101000000000101001000
# ERROR! Vector Mismatch for output port MIR[27] :: @time = 3880000.000 ps
#      Expected value = 011001011000001101010000010010000100
#      Real value = 011101110000000101000000000101001000
# ERROR! Vector Mismatch for output port MPC[0] :: @time = 3880000.000 ps
#      Expected value = 011001011
#      Real value = 011101110
# ERROR! Vector Mismatch for output port DATA_MEM_ADDR[0] :: @time = 3900000.000 ps
#      Expected value = 00000000000000000000000001000100
#      Real value = 00000000000000000000000001000011
# ERROR! Vector Mismatch for output port DATA_MEM_ADDR[1] :: @time = 3900000.000 ps
#      Expected value = 00000000000000000000000001000100
#      Real value = 00000000000000000000000001000011
# ERROR! Vector Mismatch for output port DATA_MEM_ADDR[2] :: @time = 3900000.000 ps
#      Expected value = 00000000000000000000000001000100
#      Real value = 00000000000000000000000001000011
# ERROR! Vector Mismatch for output port DATA_MEM_write_enable :: @time = 3900000.000 ps
#      Expected value = 0
#      Real value = 1
# ERROR! Vector Mismatch for output port MIR[0] :: @time = 3980000.000 ps
#      Expected value = 011001100000000101000000000101000101
#      Real value = 011101111000001101010000010010000100
# ERROR! Vector Mismatch for output port MIR[6] :: @time = 3980000.000 ps
#      Expected value = 011001100000000101000000000101000101
#      Real value = 011101111000001101010000010010000100
# ERROR! Vector Mismatch for output port MIR[7] :: @time = 3980000.000 ps
#      Expected value = 011001100000000101000000000101000101
#      Real value = 011101111000001101010000010010000100
# ERROR! Vector Mismatch for output port MIR[8] :: @time = 3980000.000 ps
#      Expected value = 011001100000000101000000000101000101
#      Real value = 011101111000001101010000010010000100
# ERROR! Vector Mismatch for output port MIR[10] :: @time = 3980000.000 ps
#      Expected value = 011001100000000101000000000101000101
#      Real value = 011101111000001101010000010010000100
# ERROR! Vector Mismatch for output port MIR[16] :: @time = 3980000.000 ps
#      Expected value = 011001100000000101000000000101000101
#      Real value = 011101111000001101010000010010000100
# ERROR! Vector Mismatch for output port MIR[21] :: @time = 3980000.000 ps
#      Expected value = 011001100000000101000000000101000101
#      Real value = 011101111000001101010000010010000100
# ERROR! Vector Mismatch for output port MIR[27] :: @time = 3980000.000 ps
#      Expected value = 011001100000000101000000000101000101
#      Real value = 011101111000001101010000010010000100
# ERROR! Vector Mismatch for output port MIR[28] :: @time = 3980000.000 ps
#      Expected value = 011001100000000101000000000101000101
#      Real value = 011101111000001101010000010010000100
# ERROR! Vector Mismatch for output port MPC[0] :: @time = 3980000.000 ps
#      Expected value = 011001100
#      Real value = 011101111
# ERROR! Vector Mismatch for output port MPC[1] :: @time = 3980000.000 ps
#      Expected value = 011001100
#      Real value = 011101111
# ERROR! Vector Mismatch for output port DATA_MEM_OUT[1] :: @time = 4000000.000 ps
#      Expected value = 00000000000000000000000001000000
#      Real value = 00000000000000000000000000001010
# ERROR! Vector Mismatch for output port DATA_MEM_OUT[3] :: @time = 4000000.000 ps
#      Expected value = 00000000000000000000000001000000
#      Real value = 00000000000000000000000000001010
# ERROR! Vector Mismatch for output port DATA_MEM_OUT[6] :: @time = 4000000.000 ps
#      Expected value = 00000000000000000000000001000000
#      Real value = 00000000000000000000000000001010
# ERROR! Vector Mismatch for output port DATA_MEM_write_enable :: @time = 4000000.000 ps
#      Expected value = 1
#      Real value = 0
# ERROR! Vector Mismatch for output port MIR[2] :: @time = 4080000.000 ps
#      Expected value = 011001101000001101010000001000010001
#      Real value = 011110000000000101000000000101000101
# ERROR! Vector Mismatch for output port MIR[4] :: @time = 4080000.000 ps
#      Expected value = 011001101000001101010000001000010001
#      Real value = 011110000000000101000000000101000101
# ERROR! Vector Mismatch for output port MIR[6] :: @time = 4080000.000 ps
#      Expected value = 011001101000001101010000001000010001
#      Real value = 011110000000000101000000000101000101
# ERROR! Vector Mismatch for output port MIR[8] :: @time = 4080000.000 ps
#      Expected value = 011001101000001101010000001000010001
#      Real value = 011110000000000101000000000101000101
# ERROR! Vector Mismatch for output port MIR[9] :: @time = 4080000.000 ps
#      Expected value = 011001101000001101010000001000010001
#      Real value = 011110000000000101000000000101000101
# ERROR! Vector Mismatch for output port MIR[16] :: @time = 4080000.000 ps
#      Expected value = 011001101000001101010000001000010001
#      Real value = 011110000000000101000000000101000101
# ERROR! Vector Mismatch for output port MIR[21] :: @time = 4080000.000 ps
#      Expected value = 011001101000001101010000001000010001
#      Real value = 011110000000000101000000000101000101
# ERROR! Vector Mismatch for output port MIR[27] :: @time = 4080000.000 ps
#      Expected value = 011001101000001101010000001000010001
#      Real value = 011110000000000101000000000101000101
# ERROR! Vector Mismatch for output port MIR[29] :: @time = 4080000.000 ps
#      Expected value = 011001101000001101010000001000010001
#      Real value = 011110000000000101000000000101000101
# ERROR! Vector Mismatch for output port MIR[30] :: @time = 4080000.000 ps
#      Expected value = 011001101000001101010000001000010001
#      Real value = 011110000000000101000000000101000101
# ERROR! Vector Mismatch for output port MIR[31] :: @time = 4080000.000 ps
#      Expected value = 011001101000001101010000001000010001
#      Real value = 011110000000000101000000000101000101
# ERROR! Vector Mismatch for output port MPC[0] :: @time = 4080000.000 ps
#      Expected value = 011001101
#      Real value = 011110000
# ERROR! Vector Mismatch for output port MPC[2] :: @time = 4080000.000 ps
#      Expected value = 011001101
#      Real value = 011110000
# ERROR! Vector Mismatch for output port MPC[3] :: @time = 4080000.000 ps
#      Expected value = 011001101
#      Real value = 011110000
# ERROR! Vector Mismatch for output port MPC[4] :: @time = 4080000.000 ps
#      Expected value = 011001101
#      Real value = 011110000
# ERROR! Vector Mismatch for output port DATA_MEM_write_enable :: @time = 4100000.000 ps
#      Expected value = 0
#      Real value = 1
# ERROR! Vector Mismatch for output port PC[2] :: @time = 4100000.000 ps
#      Expected value = 00000000000000000000000001101000
#      Real value = 00000000000000000000000000010100
# ERROR! Vector Mismatch for output port PC[3] :: @time = 4100000.000 ps
#      Expected value = 00000000000000000000000001101000
#      Real value = 00000000000000000000000000010100
# ERROR! Vector Mismatch for output port MIR[1] :: @time = 4180000.000 ps
#      Expected value = 000000010000000101000000100000000111
#      Real value = 011110001000001101010000001000010001
# ERROR! Vector Mismatch for output port MIR[2] :: @time = 4180000.000 ps
#      Expected value = 000000010000000101000000100000000111
#      Real value = 011110001000001101010000001000010001
# ERROR! Vector Mismatch for output port MIR[4] :: @time = 4180000.000 ps
#      Expected value = 000000010000000101000000100000000111
#      Real value = 011110001000001101010000001000010001
# ERROR! Vector Mismatch for output port MIR[9] :: @time = 4180000.000 ps
#      Expected value = 000000010000000101000000100000000111
#      Real value = 011110001000001101010000001000010001
# ERROR! Vector Mismatch for output port MIR[11] :: @time = 4180000.000 ps
#      Expected value = 000000010000000101000000100000000111
#      Real value = 011110001000001101010000001000010001
# ERROR! Vector Mismatch for output port MIR[16] :: @time = 4180000.000 ps
#      Expected value = 000000010000000101000000100000000111
#      Real value = 011110001000001101010000001000010001
# ERROR! Vector Mismatch for output port MIR[21] :: @time = 4180000.000 ps
#      Expected value = 000000010000000101000000100000000111
#      Real value = 011110001000001101010000001000010001
# ERROR! Vector Mismatch for output port MIR[27] :: @time = 4180000.000 ps
#      Expected value = 000000010000000101000000100000000111
#      Real value = 011110001000001101010000001000010001
# ERROR! Vector Mismatch for output port MIR[28] :: @time = 4180000.000 ps
#      Expected value = 000000010000000101000000100000000111
#      Real value = 011110001000001101010000001000010001
# ERROR! Vector Mismatch for output port MIR[34] :: @time = 4180000.000 ps
#      Expected value = 000000010000000101000000100000000111
#      Real value = 011110001000001101010000001000010001
# ERROR! Vector Mismatch for output port MPC[0] :: @time = 4180000.000 ps
#      Expected value = 000000010
#      Real value = 011110001
# ERROR! Vector Mismatch for output port MPC[1] :: @time = 4180000.000 ps
#      Expected value = 000000010
#      Real value = 011110001
# ERROR! Vector Mismatch for output port MPC[7] :: @time = 4180000.000 ps
#      Expected value = 000000010
#      Real value = 011110001
# ERROR! Vector Mismatch for output port MBR_OUT[0] :: @time = 4200000.000 ps
#      Expected value = 00010101
#      Real value = 00000000
# ERROR! Vector Mismatch for output port MBR_OUT[2] :: @time = 4200000.000 ps
#      Expected value = 00010101
#      Real value = 00000000
# ERROR! Vector Mismatch for output port MBR_OUT[4] :: @time = 4200000.000 ps
#      Expected value = 00010101
#      Real value = 00000000
# ERROR! Vector Mismatch for output port PC[0] :: @time = 4200000.000 ps
#      Expected value = 00000000000000000000000001101000
#      Real value = 00000000000000000000000000010101
# ERROR! Vector Mismatch for output port MIR[1] :: @time = 4280000.000 ps
#      Expected value = 000000000100001101010000001000010001
#      Real value = 000000010000000101000000100000000111
# ERROR! Vector Mismatch for output port MIR[2] :: @time = 4280000.000 ps
#      Expected value = 000000000100001101010000001000010001
#      Real value = 000000010000000101000000100000000111
# ERROR! Vector Mismatch for output port MIR[4] :: @time = 4280000.000 ps
#      Expected value = 000000000100001101010000001000010001
#      Real value = 000000010000000101000000100000000111
# ERROR! Vector Mismatch for output port MIR[9] :: @time = 4280000.000 ps
#      Expected value = 000000000100001101010000001000010001
#      Real value = 000000010000000101000000100000000111
# ERROR! Vector Mismatch for output port MIR[11] :: @time = 4280000.000 ps
#      Expected value = 000000000100001101010000001000010001
#      Real value = 000000010000000101000000100000000111
# ERROR! Vector Mismatch for output port MIR[16] :: @time = 4280000.000 ps
#      Expected value = 000000000100001101010000001000010001
#      Real value = 000000010000000101000000100000000111
# ERROR! Vector Mismatch for output port MIR[21] :: @time = 4280000.000 ps
#      Expected value = 000000000100001101010000001000010001
#      Real value = 000000010000000101000000100000000111
# ERROR! Vector Mismatch for output port MIR[26] :: @time = 4280000.000 ps
#      Expected value = 000000000100001101010000001000010001
#      Real value = 000000010000000101000000100000000111
# ERROR! Vector Mismatch for output port MIR[28] :: @time = 4280000.000 ps
#      Expected value = 000000000100001101010000001000010001
#      Real value = 000000010000000101000000100000000111
# ERROR! Vector Mismatch for output port MPC[1] :: @time = 4280000.000 ps
#      Expected value = 000000000
#      Real value = 000000010
# ERROR! Vector Mismatch for output port MPC[0] :: @time = 4300000.000 ps
#      Expected value = 000010101
#      Real value = 000000010
# ERROR! Vector Mismatch for output port MPC[4] :: @time = 4300000.000 ps
#      Expected value = 000010101
#      Real value = 000000010
# ERROR! Vector Mismatch for output port MIR[2] :: @time = 4380000.000 ps
#      Expected value = 000010110000000101001000000000000101
#      Real value = 000000000100001101010000001000010001
# ERROR! Vector Mismatch for output port MIR[4] :: @time = 4380000.000 ps
#      Expected value = 000010110000000101001000000000000101
#      Real value = 000000000100001101010000001000010001
# ERROR! Vector Mismatch for output port MIR[9] :: @time = 4380000.000 ps
#      Expected value = 000010110000000101001000000000000101
#      Real value = 000000000100001101010000001000010001
# ERROR! Vector Mismatch for output port MIR[15] :: @time = 4380000.000 ps
#      Expected value = 000010110000000101001000000000000101
#      Real value = 000000000100001101010000001000010001
# ERROR! Vector Mismatch for output port MIR[16] :: @time = 4380000.000 ps
#      Expected value = 000010110000000101001000000000000101
#      Real value = 000000000100001101010000001000010001
# ERROR! Vector Mismatch for output port MIR[21] :: @time = 4380000.000 ps
#      Expected value = 000010110000000101001000000000000101
#      Real value = 000000000100001101010000001000010001
# ERROR! Vector Mismatch for output port MIR[26] :: @time = 4380000.000 ps
#      Expected value = 000010110000000101001000000000000101
#      Real value = 000000000100001101010000001000010001
# ERROR! Vector Mismatch for output port MIR[28] :: @time = 4380000.000 ps
#      Expected value = 000010110000000101001000000000000101
#      Real value = 000000000100001101010000001000010001
# ERROR! Vector Mismatch for output port MIR[31] :: @time = 4380000.000 ps
#      Expected value = 000010110000000101001000000000000101
#      Real value = 000000000100001101010000001000010001
# ERROR! Vector Mismatch for output port MPC[1] :: @time = 4380000.000 ps
#      Expected value = 000010110
#      Real value = 000000000
# ERROR! Vector Mismatch for output port MBR_OUT[2] :: @time = 4400000.000 ps
#      Expected value = 00000001
#      Real value = 00010101
# ERROR! Vector Mismatch for output port MBR_OUT[4] :: @time = 4400000.000 ps
#      Expected value = 00000001
#      Real value = 00010101
# ERROR! Vector Mismatch for output port MPC[0] :: @time = 4400000.000 ps
#      Expected value = 000010110
#      Real value = 000010101
# ERROR! Vector Mismatch for output port PC[0] :: @time = 4400000.000 ps
#      Expected value = 00000000000000000000000001101001
#      Real value = 00000000000000000000000000010110
# ERROR! Vector Mismatch for output port PC[1] :: @time = 4400000.000 ps
#      Expected value = 00000000000000000000000001101001
#      Real value = 00000000000000000000000000010110
# ERROR! Vector Mismatch for output port MIR[1] :: @time = 4480000.000 ps
#      Expected value = 000010111000001111000000000010100011
#      Real value = 000100001000000101001000000000000101
# ERROR! Vector Mismatch for output port MIR[2] :: @time = 4480000.000 ps
#      Expected value = 000010111000001111000000000010100011
#      Real value = 000100001000000101001000000000000101
# ERROR! Vector Mismatch for output port MIR[5] :: @time = 4480000.000 ps
#      Expected value = 000010111000001111000000000010100011
#      Real value = 000100001000000101001000000000000101
# ERROR! Vector Mismatch for output port MIR[7] :: @time = 4480000.000 ps
#      Expected value = 000010111000001111000000000010100011
#      Real value = 000100001000000101001000000000000101
# ERROR! Vector Mismatch for output port MIR[15] :: @time = 4480000.000 ps
#      Expected value = 000010111000001111000000000010100011
#      Real value = 000100001000000101001000000000000101
# ERROR! Vector Mismatch for output port MIR[19] :: @time = 4480000.000 ps
#      Expected value = 000010111000001111000000000010100011
#      Real value = 000100001000000101001000000000000101
# ERROR! Vector Mismatch for output port MIR[21] :: @time = 4480000.000 ps
#      Expected value = 000010111000001111000000000010100011
#      Real value = 000100001000000101001000000000000101
# ERROR! Vector Mismatch for output port DATA_MEM_ADDR[1] :: @time = 4500000.000 ps
#      Expected value = 00000000000000000000000001000010
#      Real value = 00000000000000000000000001000100
# ERROR! Vector Mismatch for output port DATA_MEM_ADDR[2] :: @time = 4500000.000 ps
#      Expected value = 00000000000000000000000001000010
#      Real value = 00000000000000000000000001000100
# ERROR! Vector Mismatch for output port MIR[0] :: @time = 4580000.000 ps
#      Expected value = 000011000000001101010000010010000100
#      Real value = 000100010000001111000000000010100011
# ERROR! Vector Mismatch for output port MIR[1] :: @time = 4580000.000 ps
#      Expected value = 000011000000001101010000010010000100
#      Real value = 000100010000001111000000000010100011
# ERROR! Vector Mismatch for output port MIR[2] :: @time = 4580000.000 ps
#      Expected value = 000011000000001101010000010010000100
#      Real value = 000100010000001111000000000010100011
# ERROR! Vector Mismatch for output port MIR[5] :: @time = 4580000.000 ps
#      Expected value = 000011000000001101010000010010000100
#      Real value = 000100010000001111000000000010100011
# ERROR! Vector Mismatch for output port MIR[10] :: @time = 4580000.000 ps
#      Expected value = 000011000000001101010000010010000100
#      Real value = 000100010000001111000000000010100011
# ERROR! Vector Mismatch for output port MIR[16] :: @time = 4580000.000 ps
#      Expected value = 000011000000001101010000010010000100
#      Real value = 000100010000001111000000000010100011
# ERROR! Vector Mismatch for output port MIR[19] :: @time = 4580000.000 ps
#      Expected value = 000011000000001101010000010010000100
#      Real value = 000100010000001111000000000010100011
# ERROR! Vector Mismatch for output port MIR[28] :: @time = 4580000.000 ps
#      Expected value = 000011000000001101010000010010000100
#      Real value = 000100010000001111000000000010100011
# ERROR! Vector Mismatch for output port MPC[1] :: @time = 4580000.000 ps
#      Expected value = 000011000
#      Real value = 000100010
# ERROR! Vector Mismatch for output port DATA_MEM_ADDR[0] :: @time = 4600000.000 ps
#      Expected value = 00000000000000000000000001000101
#      Real value = 00000000000000000000000001000010
# ERROR! Vector Mismatch for output port DATA_MEM_ADDR[1] :: @time = 4600000.000 ps
#      Expected value = 00000000000000000000000001000101
#      Real value = 00000000000000000000000001000010
# ERROR! Vector Mismatch for output port DATA_MEM_ADDR[2] :: @time = 4600000.000 ps
#      Expected value = 00000000000000000000000001000101
#      Real value = 00000000000000000000000001000010
# ERROR! Vector Mismatch for output port DATA_MEM_OUT[6] :: @time = 4600000.000 ps
#      Expected value = 00000000000000000000000000000100
#      Real value = 00000000000000000000000001000000
# ERROR! Vector Mismatch for output port MIR[0] :: @time = 4680000.000 ps
#      Expected value = 000011001000001101010000001001010001
#      Real value = 000100011000001101010000010010000100
# ERROR! Vector Mismatch for output port MIR[2] :: @time = 4680000.000 ps
#      Expected value = 000011001000001101010000001001010001
#      Real value = 000100011000001101010000010010000100
# ERROR! Vector Mismatch for output port MIR[4] :: @time = 4680000.000 ps
#      Expected value = 000011001000001101010000001001010001
#      Real value = 000100011000001101010000010010000100
# ERROR! Vector Mismatch for output port MIR[6] :: @time = 4680000.000 ps
#      Expected value = 000011001000001101010000001001010001
#      Real value = 000100011000001101010000010010000100
# ERROR! Vector Mismatch for output port MIR[7] :: @time = 4680000.000 ps
#      Expected value = 000011001000001101010000001001010001
#      Real value = 000100011000001101010000010010000100
# ERROR! Vector Mismatch for output port MIR[9] :: @time = 4680000.000 ps
#      Expected value = 000011001000001101010000001001010001
#      Real value = 000100011000001101010000010010000100
# ERROR! Vector Mismatch for output port MIR[10] :: @time = 4680000.000 ps
#      Expected value = 000011001000001101010000001001010001
#      Real value = 000100011000001101010000010010000100
# ERROR! Vector Mismatch for output port DATA_MEM_write_enable :: @time = 4700000.000 ps
#      Expected value = 1
#      Real value = 0
# ERROR! Vector Mismatch for output port MIR[0] :: @time = 4780000.000 ps
#      Expected value = 000000010000000101000010000000000000
#      Real value = 000100101000001101010000001001010001
# ERROR! Vector Mismatch for output port MIR[4] :: @time = 4780000.000 ps
#      Expected value = 000000010000000101000010000000000000
#      Real value = 000100101000001101010000001001010001
# ERROR! Vector Mismatch for output port MIR[6] :: @time = 4780000.000 ps
#      Expected value = 000000010000000101000010000000000000
#      Real value = 000100101000001101010000001001010001
# ERROR! Vector Mismatch for output port MIR[9] :: @time = 4780000.000 ps
#      Expected value = 000000010000000101000010000000000000
#      Real value = 000100101000001101010000001001010001
# ERROR! Vector Mismatch for output port MIR[13] :: @time = 4780000.000 ps
#      Expected value = 000000010000000101000010000000000000
#      Real value = 000100101000001101010000001001010001
# ERROR! Vector Mismatch for output port MIR[16] :: @time = 4780000.000 ps
#      Expected value = 000000010000000101000010000000000000
#      Real value = 000100101000001101010000001001010001
# ERROR! Vector Mismatch for output port MIR[21] :: @time = 4780000.000 ps
#      Expected value = 000000010000000101000010000000000000
#      Real value = 000100101000001101010000001001010001
# ERROR! Vector Mismatch for output port MIR[28] :: @time = 4780000.000 ps
#      Expected value = 000000010000000101000010000000000000
#      Real value = 000100101000001101010000001001010001
# ERROR! Vector Mismatch for output port MIR[29] :: @time = 4780000.000 ps
#      Expected value = 000000010000000101000010000000000000
#      Real value = 000100101000001101010000001001010001
# ERROR! Vector Mismatch for output port MPC[1] :: @time = 4780000.000 ps
#      Expected value = 000000010
#      Real value = 000100101
# ERROR! Vector Mismatch for output port MPC[2] :: @time = 4780000.000 ps
#      Expected value = 000000010
#      Real value = 000100101
# ERROR! Vector Mismatch for output port DATA_MEM_write_enable :: @time = 4800000.000 ps
#      Expected value = 0
#      Real value = 1
# ERROR! Vector Mismatch for output port MBR_OUT[3] :: @time = 4800000.000 ps
#      Expected value = 10011001
#      Real value = 00000001
# ERROR! Vector Mismatch for output port MBR_OUT[4] :: @time = 4800000.000 ps
#      Expected value = 10011001
#      Real value = 00000001
# ERROR! Vector Mismatch for output port MBR_OUT[7] :: @time = 4800000.000 ps
#      Expected value = 10011001
#      Real value = 00000001
# ERROR! Vector Mismatch for output port PC[0] :: @time = 4800000.000 ps
#      Expected value = 00000000000000000000000001101010
#      Real value = 00000000000000000000000000010111
# ERROR! Vector Mismatch for output port MIR[0] :: @time = 4880000.000 ps
#      Expected value = 000000000100001101010000001000010001
#      Real value = 000000010000000101000010000000000000
# ERROR! Vector Mismatch for output port MIR[4] :: @time = 4880000.000 ps
#      Expected value = 000000000100001101010000001000010001
#      Real value = 000000010000000101000010000000000000
# ERROR! Vector Mismatch for output port MIR[9] :: @time = 4880000.000 ps
#      Expected value = 000000000100001101010000001000010001
#      Real value = 000000010000000101000010000000000000
# ERROR! Vector Mismatch for output port MIR[13] :: @time = 4880000.000 ps
#      Expected value = 000000000100001101010000001000010001
#      Real value = 000000010000000101000010000000000000
# ERROR! Vector Mismatch for output port MIR[16] :: @time = 4880000.000 ps
#      Expected value = 000000000100001101010000001000010001
#      Real value = 000000010000000101000010000000000000
# ERROR! Vector Mismatch for output port MIR[21] :: @time = 4880000.000 ps
#      Expected value = 000000000100001101010000001000010001
#      Real value = 000000010000000101000010000000000000
# ERROR! Vector Mismatch for output port MIR[26] :: @time = 4880000.000 ps
#      Expected value = 000000000100001101010000001000010001
#      Real value = 000000010000000101000010000000000000
# ERROR! Vector Mismatch for output port MIR[28] :: @time = 4880000.000 ps
#      Expected value = 000000000100001101010000001000010001
#      Real value = 000000010000000101000010000000000000
# ERROR! Vector Mismatch for output port MPC[0] :: @time = 4880000.000 ps
#      Expected value = 000000001
#      Real value = 000000010
# ERROR! Vector Mismatch for output port MPC[1] :: @time = 4880000.000 ps
#      Expected value = 000000001
#      Real value = 000000010
# ERROR! Vector Mismatch for output port MPC[7] :: @time = 4900000.000 ps
#      Expected value = 010011001
#      Real value = 000000010
# ERROR! Vector Mismatch for output port MIR[0] :: @time = 4980000.000 ps
#      Expected value = 010011010000001101100000010010100100
#      Real value = 000000000100001101010000001000010001
# ERROR! Vector Mismatch for output port MIR[2] :: @time = 4980000.000 ps
#      Expected value = 010011010000001101100000010010100100
#      Real value = 000000000100001101010000001000010001
# ERROR! Vector Mismatch for output port MIR[4] :: @time = 4980000.000 ps
#      Expected value = 010011010000001101100000010010100100
#      Real value = 000000000100001101010000001000010001
# ERROR! Vector Mismatch for output port MIR[5] :: @time = 4980000.000 ps
#      Expected value = 010011010000001101100000010010100100
#      Real value = 000000000100001101010000001000010001
# ERROR! Vector Mismatch for output port MIR[7] :: @time = 4980000.000 ps
#      Expected value = 010011010000001101100000010010100100
#      Real value = 000000000100001101010000001000010001
# ERROR! Vector Mismatch for output port MIR[9] :: @time = 4980000.000 ps
#      Expected value = 010011010000001101100000010010100100
#      Real value = 000000000100001101010000001000010001
# ERROR! Vector Mismatch for output port MIR[10] :: @time = 4980000.000 ps
#      Expected value = 010011010000001101100000010010100100
#      Real value = 000000000100001101010000001000010001
# ERROR! Vector Mismatch for output port MIR[16] :: @time = 4980000.000 ps
#      Expected value = 010011010000001101100000010010100100
#      Real value = 000000000100001101010000001000010001
# ERROR! Vector Mismatch for output port MIR[17] :: @time = 4980000.000 ps
#      Expected value = 010011010000001101100000010010100100
#      Real value = 000000000100001101010000001000010001
# ERROR! Vector Mismatch for output port MIR[26] :: @time = 4980000.000 ps
#      Expected value = 010011010000001101100000010010100100
#      Real value = 000000000100001101010000001000010001
# ERROR! Vector Mismatch for output port MIR[28] :: @time = 4980000.000 ps
#      Expected value = 010011010000001101100000010010100100
#      Real value = 000000000100001101010000001000010001
# ERROR! Vector Mismatch for output port MIR[34] :: @time = 4980000.000 ps
#      Expected value = 010011010000001101100000010010100100
#      Real value = 000000000100001101010000001000010001
# ERROR! Vector Mismatch for output port MPC[0] :: @time = 4980000.000 ps
#      Expected value = 010011010
#      Real value = 000000001
# ERROR! Vector Mismatch for output port MPC[1] :: @time = 4980000.000 ps
#      Expected value = 010011010
#      Real value = 000000001
# ERROR! Vector Mismatch for output port DATA_MEM_ADDR[0] :: @time = 5000000.000 ps
#      Expected value = 00000000000000000000000001000100
#      Real value = 00000000000000000000000001000101
# ERROR! Vector Mismatch for output port MBR_OUT[0] :: @time = 5000000.000 ps
#      Expected value = 00000000
#      Real value = 10011001
# ERROR! Vector Mismatch for output port MBR_OUT[3] :: @time = 5000000.000 ps
#      Expected value = 00000000
#      Real value = 10011001
# ERROR! Vector Mismatch for output port MBR_OUT[4] :: @time = 5000000.000 ps
#      Expected value = 00000000
#      Real value = 10011001
# ERROR! Vector Mismatch for output port MBR_OUT[7] :: @time = 5000000.000 ps
#      Expected value = 00000000
#      Real value = 10011001
# ERROR! Vector Mismatch for output port PC[0] :: @time = 5000000.000 ps
#      Expected value = 00000000000000000000000001101011
#      Real value = 00000000000000000000000000011000
# ERROR! Vector Mismatch for output port PC[1] :: @time = 5000000.000 ps
#      Expected value = 00000000000000000000000001101011
#      Real value = 00000000000000000000000000011000
