#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1c78280 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1c6b020 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0x1c795d0 .functor NOT 1, L_0x1cb8490, C4<0>, C4<0>, C4<0>;
L_0x1cb8290 .functor XOR 3, L_0x1cb8030, L_0x1cb81f0, C4<000>, C4<000>;
L_0x1cb83a0 .functor XOR 3, L_0x1cb8290, L_0x1cb8300, C4<000>, C4<000>;
v0x1cb56f0_0 .net *"_ivl_10", 2 0, L_0x1cb8300;  1 drivers
v0x1cb57f0_0 .net *"_ivl_12", 2 0, L_0x1cb83a0;  1 drivers
v0x1cb58d0_0 .net *"_ivl_2", 2 0, L_0x1cb7f90;  1 drivers
v0x1cb5990_0 .net *"_ivl_4", 2 0, L_0x1cb8030;  1 drivers
v0x1cb5a70_0 .net *"_ivl_6", 2 0, L_0x1cb81f0;  1 drivers
v0x1cb5ba0_0 .net *"_ivl_8", 2 0, L_0x1cb8290;  1 drivers
v0x1cb5c80_0 .var "clk", 0 0;
v0x1cb5d20_0 .net "in", 3 0, v0x1cb3b30_0;  1 drivers
v0x1cb5dc0_0 .net "out_and_dut", 0 0, L_0x1c82260;  1 drivers
v0x1cb5e60_0 .net "out_and_ref", 0 0, L_0x1cb6800;  1 drivers
v0x1cb5f30_0 .net "out_or_dut", 0 0, L_0x1cb7510;  1 drivers
v0x1cb6000_0 .net "out_or_ref", 0 0, L_0x1cb68a0;  1 drivers
v0x1cb60d0_0 .net "out_xor_dut", 0 0, L_0x1cb7e30;  1 drivers
v0x1cb61a0_0 .net "out_xor_ref", 0 0, L_0x1cb6940;  1 drivers
v0x1cb6270_0 .var/2u "stats1", 287 0;
v0x1cb6310_0 .var/2u "strobe", 0 0;
v0x1cb63b0_0 .net "tb_match", 0 0, L_0x1cb8490;  1 drivers
v0x1cb6560_0 .net "tb_mismatch", 0 0, L_0x1c795d0;  1 drivers
v0x1cb6600_0 .net "wavedrom_enable", 0 0, v0x1cb3bf0_0;  1 drivers
v0x1cb66d0_0 .net "wavedrom_title", 511 0, v0x1cb3c90_0;  1 drivers
L_0x1cb7f90 .concat [ 1 1 1 0], L_0x1cb6940, L_0x1cb68a0, L_0x1cb6800;
L_0x1cb8030 .concat [ 1 1 1 0], L_0x1cb6940, L_0x1cb68a0, L_0x1cb6800;
L_0x1cb81f0 .concat [ 1 1 1 0], L_0x1cb7e30, L_0x1cb7510, L_0x1c82260;
L_0x1cb8300 .concat [ 1 1 1 0], L_0x1cb6940, L_0x1cb68a0, L_0x1cb6800;
L_0x1cb8490 .cmp/eeq 3, L_0x1cb7f90, L_0x1cb83a0;
S_0x1c81310 .scope module, "good1" "reference_module" 3 99, 3 4 0, S_0x1c6b020;
 .timescale -12 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 1 "out_and";
    .port_info 2 /OUTPUT 1 "out_or";
    .port_info 3 /OUTPUT 1 "out_xor";
v0x1c79840_0 .net "in", 3 0, v0x1cb3b30_0;  alias, 1 drivers
v0x1c798e0_0 .net "out_and", 0 0, L_0x1cb6800;  alias, 1 drivers
v0x1c6dfd0_0 .net "out_or", 0 0, L_0x1cb68a0;  alias, 1 drivers
v0x1c6e1f0_0 .net "out_xor", 0 0, L_0x1cb6940;  alias, 1 drivers
L_0x1cb6800 .reduce/and v0x1cb3b30_0;
L_0x1cb68a0 .reduce/or v0x1cb3b30_0;
L_0x1cb6940 .reduce/xor v0x1cb3b30_0;
S_0x1cb3280 .scope module, "stim1" "stimulus_gen" 3 95, 3 18 0, S_0x1c6b020;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 4 "in";
    .port_info 2 /OUTPUT 512 "wavedrom_title";
    .port_info 3 /OUTPUT 1 "wavedrom_enable";
v0x1cb3a70_0 .net "clk", 0 0, v0x1cb5c80_0;  1 drivers
v0x1cb3b30_0 .var "in", 3 0;
v0x1cb3bf0_0 .var "wavedrom_enable", 0 0;
v0x1cb3c90_0 .var "wavedrom_title", 511 0;
E_0x1c7d150/0 .event negedge, v0x1cb3a70_0;
E_0x1c7d150/1 .event posedge, v0x1cb3a70_0;
E_0x1c7d150 .event/or E_0x1c7d150/0, E_0x1c7d150/1;
E_0x1c7d3a0 .event negedge, v0x1cb3a70_0;
E_0x1c7d600 .event posedge, v0x1cb3a70_0;
S_0x1cb3570 .scope task, "wavedrom_start" "wavedrom_start" 3 30, 3 30 0, S_0x1cb3280;
 .timescale -12 -12;
v0x1cb3770_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1cb3870 .scope task, "wavedrom_stop" "wavedrom_stop" 3 33, 3 33 0, S_0x1cb3280;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1cb3e00 .scope module, "top_module1" "top_module" 3 105, 4 1 0, S_0x1c6b020;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 1 "out_and";
    .port_info 2 /OUTPUT 1 "out_or";
    .port_info 3 /OUTPUT 1 "out_xor";
L_0x1c6df00 .functor AND 1, L_0x1cb6a30, L_0x1cb6ad0, C4<1>, C4<1>;
L_0x1c6e120 .functor AND 1, L_0x1c6df00, L_0x1cb6d20, C4<1>, C4<1>;
L_0x1c82260 .functor AND 1, L_0x1c6e120, L_0x1cb6e60, C4<1>, C4<1>;
L_0x1c79640 .functor OR 1, L_0x1cb7020, L_0x1cb70c0, C4<0>, C4<0>;
L_0x1cb7310 .functor OR 1, L_0x1c79640, L_0x1cb7270, C4<0>, C4<0>;
L_0x1cb7510 .functor OR 1, L_0x1cb7310, L_0x1cb7420, C4<0>, C4<0>;
L_0x1cb7a60 .functor XOR 1, L_0x1cb76b0, L_0x1cb7750, C4<0>, C4<0>;
L_0x1cb7bc0 .functor XOR 1, L_0x1cb7a60, L_0x1cb7b20, C4<0>, C4<0>;
L_0x1cb7e30 .functor XOR 1, L_0x1cb7bc0, L_0x1cb7d20, C4<0>, C4<0>;
v0x1cb40a0_0 .net *"_ivl_1", 0 0, L_0x1cb6a30;  1 drivers
v0x1cb4180_0 .net *"_ivl_11", 0 0, L_0x1cb6e60;  1 drivers
v0x1cb4260_0 .net *"_ivl_15", 0 0, L_0x1cb7020;  1 drivers
v0x1cb4350_0 .net *"_ivl_17", 0 0, L_0x1cb70c0;  1 drivers
v0x1cb4430_0 .net *"_ivl_18", 0 0, L_0x1c79640;  1 drivers
v0x1cb4560_0 .net *"_ivl_21", 0 0, L_0x1cb7270;  1 drivers
v0x1cb4640_0 .net *"_ivl_22", 0 0, L_0x1cb7310;  1 drivers
v0x1cb4720_0 .net *"_ivl_25", 0 0, L_0x1cb7420;  1 drivers
v0x1cb4800_0 .net *"_ivl_29", 0 0, L_0x1cb76b0;  1 drivers
v0x1cb4970_0 .net *"_ivl_3", 0 0, L_0x1cb6ad0;  1 drivers
v0x1cb4a50_0 .net *"_ivl_31", 0 0, L_0x1cb7750;  1 drivers
v0x1cb4b30_0 .net *"_ivl_32", 0 0, L_0x1cb7a60;  1 drivers
v0x1cb4c10_0 .net *"_ivl_35", 0 0, L_0x1cb7b20;  1 drivers
v0x1cb4cf0_0 .net *"_ivl_36", 0 0, L_0x1cb7bc0;  1 drivers
v0x1cb4dd0_0 .net *"_ivl_39", 0 0, L_0x1cb7d20;  1 drivers
v0x1cb4eb0_0 .net *"_ivl_4", 0 0, L_0x1c6df00;  1 drivers
v0x1cb4f90_0 .net *"_ivl_7", 0 0, L_0x1cb6d20;  1 drivers
v0x1cb5070_0 .net *"_ivl_8", 0 0, L_0x1c6e120;  1 drivers
v0x1cb5150_0 .net "in", 3 0, v0x1cb3b30_0;  alias, 1 drivers
v0x1cb5210_0 .net "out_and", 0 0, L_0x1c82260;  alias, 1 drivers
v0x1cb52d0_0 .net "out_or", 0 0, L_0x1cb7510;  alias, 1 drivers
v0x1cb5390_0 .net "out_xor", 0 0, L_0x1cb7e30;  alias, 1 drivers
L_0x1cb6a30 .part v0x1cb3b30_0, 3, 1;
L_0x1cb6ad0 .part v0x1cb3b30_0, 2, 1;
L_0x1cb6d20 .part v0x1cb3b30_0, 1, 1;
L_0x1cb6e60 .part v0x1cb3b30_0, 0, 1;
L_0x1cb7020 .part v0x1cb3b30_0, 3, 1;
L_0x1cb70c0 .part v0x1cb3b30_0, 2, 1;
L_0x1cb7270 .part v0x1cb3b30_0, 1, 1;
L_0x1cb7420 .part v0x1cb3b30_0, 0, 1;
L_0x1cb76b0 .part v0x1cb3b30_0, 3, 1;
L_0x1cb7750 .part v0x1cb3b30_0, 2, 1;
L_0x1cb7b20 .part v0x1cb3b30_0, 1, 1;
L_0x1cb7d20 .part v0x1cb3b30_0, 0, 1;
S_0x1cb54d0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 113, 3 113 0, S_0x1c6b020;
 .timescale -12 -12;
E_0x1c67a20 .event anyedge, v0x1cb6310_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1cb6310_0;
    %nor/r;
    %assign/vec4 v0x1cb6310_0, 0;
    %wait E_0x1c67a20;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1cb3280;
T_3 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1cb3b30_0, 0;
    %wait E_0x1c7d3a0;
    %wait E_0x1c7d600;
    %pushi/vec4 15, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1c7d600;
    %load/vec4 v0x1cb3b30_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x1cb3b30_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x1c7d3a0;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1cb3870;
    %join;
    %pushi/vec4 200, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1c7d150;
    %vpi_func 3 46 "$random" 32 {0 0 0};
    %pad/s 4;
    %assign/vec4 v0x1cb3b30_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x1c6b020;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1cb5c80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1cb6310_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x1c6b020;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x1cb5c80_0;
    %inv;
    %store/vec4 v0x1cb5c80_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x1c6b020;
T_6 ;
    %vpi_call/w 3 87 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 88 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1cb3a70_0, v0x1cb6560_0, v0x1cb5d20_0, v0x1cb5e60_0, v0x1cb5dc0_0, v0x1cb6000_0, v0x1cb5f30_0, v0x1cb61a0_0, v0x1cb60d0_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x1c6b020;
T_7 ;
    %load/vec4 v0x1cb6270_0;
    %parti/u 32, 192, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x1cb6270_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1cb6270_0;
    %parti/u 32, 160, 32;
    %vpi_call/w 3 122 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_and", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 123 "$display", "Hint: Output '%s' has no mismatches.", "out_and" {0 0 0};
T_7.1 ;
    %load/vec4 v0x1cb6270_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %load/vec4 v0x1cb6270_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1cb6270_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 124 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_or", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.3;
T_7.2 ;
    %vpi_call/w 3 125 "$display", "Hint: Output '%s' has no mismatches.", "out_or" {0 0 0};
T_7.3 ;
    %load/vec4 v0x1cb6270_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.4, 4;
    %load/vec4 v0x1cb6270_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1cb6270_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 126 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_xor", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.5;
T_7.4 ;
    %vpi_call/w 3 127 "$display", "Hint: Output '%s' has no mismatches.", "out_xor" {0 0 0};
T_7.5 ;
    %load/vec4 v0x1cb6270_0;
    %parti/u 32, 256, 32;
    %load/vec4 v0x1cb6270_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 129 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 130 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1cb6270_0;
    %parti/u 32, 256, 32;
    %load/vec4 v0x1cb6270_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 131 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x1c6b020;
T_8 ;
    %wait E_0x1c7d150;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1cb6270_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1cb6270_0, 4, 32;
    %load/vec4 v0x1cb63b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x1cb6270_0;
    %parti/u 32, 256, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 142 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 224, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1cb6270_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1cb6270_0;
    %pushi/vec4 256, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 256, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1cb6270_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x1cb5e60_0;
    %load/vec4 v0x1cb5e60_0;
    %load/vec4 v0x1cb5dc0_0;
    %xor;
    %load/vec4 v0x1cb5e60_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x1cb6270_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 146 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1cb6270_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x1cb6270_0;
    %parti/u 32, 192, 32;
    %addi 1, 0, 32;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1cb6270_0, 4, 32;
T_8.4 ;
    %load/vec4 v0x1cb6000_0;
    %load/vec4 v0x1cb6000_0;
    %load/vec4 v0x1cb5f30_0;
    %xor;
    %load/vec4 v0x1cb6000_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.8, 6;
    %load/vec4 v0x1cb6270_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.10, 4;
    %vpi_func 3 149 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1cb6270_0, 4, 32;
T_8.10 ;
    %load/vec4 v0x1cb6270_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1cb6270_0, 4, 32;
T_8.8 ;
    %load/vec4 v0x1cb61a0_0;
    %load/vec4 v0x1cb61a0_0;
    %load/vec4 v0x1cb60d0_0;
    %xor;
    %load/vec4 v0x1cb61a0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.12, 6;
    %load/vec4 v0x1cb6270_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.14, 4;
    %vpi_func 3 152 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1cb6270_0, 4, 32;
T_8.14 ;
    %load/vec4 v0x1cb6270_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1cb6270_0, 4, 32;
T_8.12 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/gates4/gates4_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can10_depth0/machine/gates4/iter0/response7/top_module.sv";
