Command: vcs -full64 -sverilog -debug_acc+all -timescale=1ns/1ps -LDFLAGS -Wl,--no-as-need \
-l com.log ../src/Carry_Gen.sv ../src/Op_Dot.sv ../src/Prefix_adder.sv ../src/kg_tree.sv \
../src/pg_code.sv ../src/Carry.v ../sim/testbench.sv
                         Chronologic VCS (TM)
       Version O-2018.09-SP2_Full64 -- Fri Sep  6 19:40:38 2024
               Copyright (c) 1991-2018 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file '../src/Carry_Gen.sv'
Parsing design file '../src/Op_Dot.sv'
Parsing design file '../src/Prefix_adder.sv'
Parsing design file '../src/kg_tree.sv'
Parsing design file '../src/pg_code.sv'
Parsing design file '../src/Carry.v'
Parsing design file '../sim/testbench.sv'
Top Level Modules:
       testbench
TimeScale is 1 ns / 1 ps
Starting vcs inline pass...
2 modules and 0 UDP read.
recompiling module testbench
	However, due to incremental compilation, only 1 module needs to be compiled. 
make[1]: Entering directory '/home/mrx/ADDER_TEST/Prefix_ADDER/sim/csrc'
rm -f _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
ld -shared  -Bsymbolic  -o .//../simv.daidir//_csrc0.so objs/amcQw_d.o 
rm -f _csrc0.so
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv -no-pie    -Wl,-rpath-link=./ -Wl,-rpath='$ORIGIN'/simv.daidir/ -Wl,-rpath=./simv.daidir/ \
-Wl,-rpath='$ORIGIN'/simv.daidir//scsim.db.dir  -Wl,--no-as-need -rdynamic  -Wl,-rpath=/home/mrx/EDA/Synopsys/vcs/O-2018.09-SP2/linux64/lib \
-L/home/mrx/EDA/Synopsys/vcs/O-2018.09-SP2/linux64/lib    _380638_archive_1.so _prev_archive_1.so \
_csrc0.so  SIM_l.o  _csrc0.so     rmapats_mop.o rmapats.o rmar.o rmar_nd.o  rmar_llvm_0_1.o \
rmar_llvm_0_0.o          -lzerosoft_rt_stubs -lvirsim -lerrorinf -lsnpsmalloc -lvfs \
-lvcsnew -lsimprofile -luclinative /home/mrx/EDA/Synopsys/vcs/O-2018.09-SP2/linux64/lib/vcs_tls.o \
-Wl,-whole-archive -lvcsucli -Wl,-no-whole-archive       _vcs_pli_stub_.o   /home/mrx/EDA/Synopsys/vcs/O-2018.09-SP2/linux64/lib/vcs_save_restore_new.o \
/home/mrx/EDA/Synopsys/verdi/Verdi_O-2018.09-SP2/share/PLI/VCS/LINUX64/pli.a -ldl \
-lc -lm -lpthread -ldl 
../simv up to date
make[1]: Leaving directory '/home/mrx/ADDER_TEST/Prefix_ADDER/sim/csrc'
