{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1577942354346 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1577942354351 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 01 21:19:14 2020 " "Processing started: Wed Jan 01 21:19:14 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1577942354351 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577942354351 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off HDMITest -c HDMITest " "Command: quartus_map --read_settings_files=on --write_settings_files=off HDMITest -c HDMITest" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577942354351 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1577942354684 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1577942354684 ""}
{ "Warning" "WVRFX_VERI_COMPLICATED_EVENT_EXPR" "rectangle.v(33) " "Verilog HDL Event Control warning at rectangle.v(33): Event Control contains a complex event expression" {  } { { "rectangle.v" "" { Text "C:/Users/wezerds/Documents/GitHub/HDMITest/rectangle.v" 33 0 0 } }  } 0 10261 "Verilog HDL Event Control warning at %1!s!: Event Control contains a complex event expression" 0 0 "Analysis & Synthesis" 0 -1 1577942362541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rectangle.v 1 1 " "Found 1 design units, including 1 entities, in source file rectangle.v" { { "Info" "ISGN_ENTITY_NAME" "1 rectangle " "Found entity 1: rectangle" {  } { { "rectangle.v" "" { Text "C:/Users/wezerds/Documents/GitHub/HDMITest/rectangle.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577942362541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577942362541 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sdram_controller.v(166) " "Verilog HDL warning at sdram_controller.v(166): extended using \"x\" or \"z\"" {  } { { "sdram_controller.v" "" { Text "C:/Users/wezerds/Documents/GitHub/HDMITest/sdram_controller.v" 166 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1577942362541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_controller " "Found entity 1: sdram_controller" {  } { { "sdram_controller.v" "" { Text "C:/Users/wezerds/Documents/GitHub/HDMITest/sdram_controller.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577942362541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577942362541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tmds_encoder.v 1 1 " "Found 1 design units, including 1 entities, in source file tmds_encoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 TMDS_encoder " "Found entity 1: TMDS_encoder" {  } { { "TMDS_encoder.v" "" { Text "C:/Users/wezerds/Documents/GitHub/HDMITest/TMDS_encoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577942362556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577942362556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hvsync.v 1 1 " "Found 1 design units, including 1 entities, in source file hvsync.v" { { "Info" "ISGN_ENTITY_NAME" "1 HvSync " "Found entity 1: HvSync" {  } { { "HVSync.v" "" { Text "C:/Users/wezerds/Documents/GitHub/HDMITest/HVSync.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577942362556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577942362556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdmi_test.v 1 1 " "Found 1 design units, including 1 entities, in source file hdmi_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 HDMI_test " "Found entity 1: HDMI_test" {  } { { "HDMI_test.v" "" { Text "C:/Users/wezerds/Documents/GitHub/HDMITest/HDMI_test.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577942362556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577942362556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pixelclk.v 1 1 " "Found 1 design units, including 1 entities, in source file pixelclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 pixelClk " "Found entity 1: pixelClk" {  } { { "pixelClk.v" "" { Text "C:/Users/wezerds/Documents/GitHub/HDMITest/pixelClk.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577942362556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577942362556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altiobuf.v 2 2 " "Found 2 design units, including 2 entities, in source file altiobuf.v" { { "Info" "ISGN_ENTITY_NAME" "1 altiobuf_iobuf_out_cst " "Found entity 1: altiobuf_iobuf_out_cst" {  } { { "altiobuf.v" "" { Text "C:/Users/wezerds/Documents/GitHub/HDMITest/altiobuf.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577942362588 ""} { "Info" "ISGN_ENTITY_NAME" "2 altiobuf " "Found entity 2: altiobuf" {  } { { "altiobuf.v" "" { Text "C:/Users/wezerds/Documents/GitHub/HDMITest/altiobuf.v" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577942362588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577942362588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "createhdmioutputs.v 1 1 " "Found 1 design units, including 1 entities, in source file createhdmioutputs.v" { { "Info" "ISGN_ENTITY_NAME" "1 CreateHDMIOutputs " "Found entity 1: CreateHDMIOutputs" {  } { { "CreateHDMIOutputs.v" "" { Text "C:/Users/wezerds/Documents/GitHub/HDMITest/CreateHDMIOutputs.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577942362588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577942362588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdrampll.v 1 1 " "Found 1 design units, including 1 entities, in source file sdrampll.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdramPll " "Found entity 1: sdramPll" {  } { { "sdramPll.v" "" { Text "C:/Users/wezerds/Documents/GitHub/HDMITest/sdramPll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577942362588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577942362588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "loadram.v 1 1 " "Found 1 design units, including 1 entities, in source file loadram.v" { { "Info" "ISGN_ENTITY_NAME" "1 loadRam " "Found entity 1: loadRam" {  } { { "loadRam.v" "" { Text "C:/Users/wezerds/Documents/GitHub/HDMITest/loadRam.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577942362603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577942362603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "speedcluster.v 1 1 " "Found 1 design units, including 1 entities, in source file speedcluster.v" { { "Info" "ISGN_ENTITY_NAME" "1 speedCluster " "Found entity 1: speedCluster" {  } { { "speedCluster.v" "" { Text "C:/Users/wezerds/Documents/GitHub/HDMITest/speedCluster.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577942362603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577942362603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "assighcolor.v 1 1 " "Found 1 design units, including 1 entities, in source file assighcolor.v" { { "Info" "ISGN_ENTITY_NAME" "1 assighColor " "Found entity 1: assighColor" {  } { { "assighColor.v" "" { Text "C:/Users/wezerds/Documents/GitHub/HDMITest/assighColor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577942362603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577942362603 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "mem_clk HDMI_test.v(15) " "Verilog HDL Implicit Net warning at HDMI_test.v(15): created implicit net for \"mem_clk\"" {  } { { "HDMI_test.v" "" { Text "C:/Users/wezerds/Documents/GitHub/HDMITest/HDMI_test.v" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577942362603 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sp33mf speedCluster.v(49) " "Verilog HDL Implicit Net warning at speedCluster.v(49): created implicit net for \"sp33mf\"" {  } { { "speedCluster.v" "" { Text "C:/Users/wezerds/Documents/GitHub/HDMITest/speedCluster.v" 49 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577942362603 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sP35m speedCluster.v(51) " "Verilog HDL Implicit Net warning at speedCluster.v(51): created implicit net for \"sP35m\"" {  } { { "speedCluster.v" "" { Text "C:/Users/wezerds/Documents/GitHub/HDMITest/speedCluster.v" 51 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577942362603 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "HDMI_test.v(27) " "Verilog HDL Instantiation warning at HDMI_test.v(27): instance has no name" {  } { { "HDMI_test.v" "" { Text "C:/Users/wezerds/Documents/GitHub/HDMITest/HDMI_test.v" 27 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1577942362603 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "HDMI_test " "Elaborating entity \"HDMI_test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1577942362650 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "led HDMI_test.v(1) " "Output port \"led\" at HDMI_test.v(1) has no driver" {  } { { "HDMI_test.v" "" { Text "C:/Users/wezerds/Documents/GitHub/HDMITest/HDMI_test.v" 1 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1577942362650 "|HDMI_test"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pixelClk pixelClk:pxlc " "Elaborating entity \"pixelClk\" for hierarchy \"pixelClk:pxlc\"" {  } { { "HDMI_test.v" "pxlc" { Text "C:/Users/wezerds/Documents/GitHub/HDMITest/HDMI_test.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577942362650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pixelClk:pxlc\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pixelClk:pxlc\|altpll:altpll_component\"" {  } { { "pixelClk.v" "altpll_component" { Text "C:/Users/wezerds/Documents/GitHub/HDMITest/pixelClk.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577942362681 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pixelClk:pxlc\|altpll:altpll_component " "Elaborated megafunction instantiation \"pixelClk:pxlc\|altpll:altpll_component\"" {  } { { "pixelClk.v" "" { Text "C:/Users/wezerds/Documents/GitHub/HDMITest/pixelClk.v" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577942362697 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pixelClk:pxlc\|altpll:altpll_component " "Instantiated megafunction \"pixelClk:pxlc\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577942362697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2000 " "Parameter \"clk0_divide_by\" = \"2000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577942362697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577942362697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1007 " "Parameter \"clk0_multiply_by\" = \"1007\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577942362697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577942362697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 200 " "Parameter \"clk1_divide_by\" = \"200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577942362697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577942362697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1007 " "Parameter \"clk1_multiply_by\" = \"1007\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577942362697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577942362697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577942362697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577942362697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577942362697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pixelClk " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pixelClk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577942362697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577942362697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577942362697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577942362697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577942362697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577942362697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577942362697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577942362697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577942362697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577942362697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577942362697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577942362697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577942362697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577942362697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577942362697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577942362697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577942362697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577942362697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577942362697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577942362697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577942362697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577942362697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577942362697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577942362697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577942362697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577942362697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577942362697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577942362697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577942362697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577942362697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577942362697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577942362697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577942362697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577942362697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577942362697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577942362697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577942362697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577942362697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577942362697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577942362697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577942362697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577942362697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577942362697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577942362697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577942362697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577942362697 ""}  } { { "pixelClk.v" "" { Text "C:/Users/wezerds/Documents/GitHub/HDMITest/pixelClk.v" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1577942362697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pixelclk_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pixelclk_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pixelClk_altpll " "Found entity 1: pixelClk_altpll" {  } { { "db/pixelclk_altpll.v" "" { Text "C:/Users/wezerds/Documents/GitHub/HDMITest/db/pixelclk_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577942362728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577942362728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pixelClk_altpll pixelClk:pxlc\|altpll:altpll_component\|pixelClk_altpll:auto_generated " "Elaborating entity \"pixelClk_altpll\" for hierarchy \"pixelClk:pxlc\|altpll:altpll_component\|pixelClk_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "s:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577942362728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdramPll sdramPll:sdrc " "Elaborating entity \"sdramPll\" for hierarchy \"sdramPll:sdrc\"" {  } { { "HDMI_test.v" "sdrc" { Text "C:/Users/wezerds/Documents/GitHub/HDMITest/HDMI_test.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577942362744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll sdramPll:sdrc\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"sdramPll:sdrc\|altpll:altpll_component\"" {  } { { "sdramPll.v" "altpll_component" { Text "C:/Users/wezerds/Documents/GitHub/HDMITest/sdramPll.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577942362759 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sdramPll:sdrc\|altpll:altpll_component " "Elaborated megafunction instantiation \"sdramPll:sdrc\|altpll:altpll_component\"" {  } { { "sdramPll.v" "" { Text "C:/Users/wezerds/Documents/GitHub/HDMITest/sdramPll.v" 90 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577942362759 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sdramPll:sdrc\|altpll:altpll_component " "Instantiated megafunction \"sdramPll:sdrc\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577942362759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577942362759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577942362759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 4 " "Parameter \"clk0_multiply_by\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577942362759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577942362759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577942362759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577942362759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577942362759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=sdramPll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=sdramPll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577942362759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577942362759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577942362759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577942362759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577942362759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577942362759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577942362759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577942362759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577942362759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577942362759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577942362759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577942362759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577942362759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577942362759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577942362759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577942362759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577942362759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577942362759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577942362759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577942362759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577942362759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577942362759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577942362759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577942362759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577942362759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577942362759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577942362759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577942362759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577942362759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577942362759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577942362759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577942362759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577942362759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577942362759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577942362759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577942362759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577942362759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577942362759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577942362759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577942362759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577942362759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577942362759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577942362759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577942362759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577942362759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577942362759 ""}  } { { "sdramPll.v" "" { Text "C:/Users/wezerds/Documents/GitHub/HDMITest/sdramPll.v" 90 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1577942362759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sdrampll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/sdrampll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdramPll_altpll " "Found entity 1: sdramPll_altpll" {  } { { "db/sdrampll_altpll.v" "" { Text "C:/Users/wezerds/Documents/GitHub/HDMITest/db/sdrampll_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577942362806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577942362806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdramPll_altpll sdramPll:sdrc\|altpll:altpll_component\|sdramPll_altpll:auto_generated " "Elaborating entity \"sdramPll_altpll\" for hierarchy \"sdramPll:sdrc\|altpll:altpll_component\|sdramPll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "s:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577942362806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HvSync HvSync:HVS1 " "Elaborating entity \"HvSync\" for hierarchy \"HvSync:HVS1\"" {  } { { "HDMI_test.v" "HVS1" { Text "C:/Users/wezerds/Documents/GitHub/HDMITest/HDMI_test.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577942362806 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 HVSync.v(8) " "Verilog HDL assignment warning at HVSync.v(8): truncated value with size 32 to match size of target (12)" {  } { { "HVSync.v" "" { Text "C:/Users/wezerds/Documents/GitHub/HDMITest/HVSync.v" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577942362806 "|HDMI_test|HvSync:HVS1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 HVSync.v(9) " "Verilog HDL assignment warning at HVSync.v(9): truncated value with size 32 to match size of target (12)" {  } { { "HVSync.v" "" { Text "C:/Users/wezerds/Documents/GitHub/HDMITest/HVSync.v" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577942362806 "|HDMI_test|HvSync:HVS1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CreateHDMIOutputs CreateHDMIOutputs:CHIO1 " "Elaborating entity \"CreateHDMIOutputs\" for hierarchy \"CreateHDMIOutputs:CHIO1\"" {  } { { "HDMI_test.v" "CHIO1" { Text "C:/Users/wezerds/Documents/GitHub/HDMITest/HDMI_test.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577942362806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TMDS_encoder CreateHDMIOutputs:CHIO1\|TMDS_encoder:encode_R " "Elaborating entity \"TMDS_encoder\" for hierarchy \"CreateHDMIOutputs:CHIO1\|TMDS_encoder:encode_R\"" {  } { { "CreateHDMIOutputs.v" "encode_R" { Text "C:/Users/wezerds/Documents/GitHub/HDMITest/CreateHDMIOutputs.v" 5 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577942362806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altiobuf CreateHDMIOutputs:CHIO1\|altiobuf:altobuf_redI " "Elaborating entity \"altiobuf\" for hierarchy \"CreateHDMIOutputs:CHIO1\|altiobuf:altobuf_redI\"" {  } { { "CreateHDMIOutputs.v" "altobuf_redI" { Text "C:/Users/wezerds/Documents/GitHub/HDMITest/CreateHDMIOutputs.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577942362822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altiobuf_iobuf_out_cst CreateHDMIOutputs:CHIO1\|altiobuf:altobuf_redI\|altiobuf_iobuf_out_cst:altiobuf_iobuf_out_cst_component " "Elaborating entity \"altiobuf_iobuf_out_cst\" for hierarchy \"CreateHDMIOutputs:CHIO1\|altiobuf:altobuf_redI\|altiobuf_iobuf_out_cst:altiobuf_iobuf_out_cst_component\"" {  } { { "altiobuf.v" "altiobuf_iobuf_out_cst_component" { Text "C:/Users/wezerds/Documents/GitHub/HDMITest/altiobuf.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577942362822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "speedCluster speedCluster:SPEED1 " "Elaborating entity \"speedCluster\" for hierarchy \"speedCluster:SPEED1\"" {  } { { "HDMI_test.v" "SPEED1" { Text "C:/Users/wezerds/Documents/GitHub/HDMITest/HDMI_test.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577942362869 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sp33mf speedCluster.v(49) " "Verilog HDL or VHDL warning at speedCluster.v(49): object \"sp33mf\" assigned a value but never read" {  } { { "speedCluster.v" "" { Text "C:/Users/wezerds/Documents/GitHub/HDMITest/speedCluster.v" 49 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1577942362869 "|HDMI_test|speedCluster:SPEED1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sP35m speedCluster.v(51) " "Verilog HDL or VHDL warning at speedCluster.v(51): object \"sP35m\" assigned a value but never read" {  } { { "speedCluster.v" "" { Text "C:/Users/wezerds/Documents/GitHub/HDMITest/speedCluster.v" 51 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1577942362869 "|HDMI_test|speedCluster:SPEED1"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "sP13mx1 speedCluster.v(3) " "Verilog HDL warning at speedCluster.v(3): object sP13mx1 used but never assigned" {  } { { "speedCluster.v" "" { Text "C:/Users/wezerds/Documents/GitHub/HDMITest/speedCluster.v" 3 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1577942362869 "|HDMI_test|speedCluster:SPEED1"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "sP13mx2 speedCluster.v(3) " "Verilog HDL warning at speedCluster.v(3): object sP13mx2 used but never assigned" {  } { { "speedCluster.v" "" { Text "C:/Users/wezerds/Documents/GitHub/HDMITest/speedCluster.v" 3 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1577942362869 "|HDMI_test|speedCluster:SPEED1"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "sP13my1 speedCluster.v(3) " "Verilog HDL warning at speedCluster.v(3): object sP13my1 used but never assigned" {  } { { "speedCluster.v" "" { Text "C:/Users/wezerds/Documents/GitHub/HDMITest/speedCluster.v" 3 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1577942362869 "|HDMI_test|speedCluster:SPEED1"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "sP13my2 speedCluster.v(3) " "Verilog HDL warning at speedCluster.v(3): object sP13my2 used but never assigned" {  } { { "speedCluster.v" "" { Text "C:/Users/wezerds/Documents/GitHub/HDMITest/speedCluster.v" 3 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1577942362869 "|HDMI_test|speedCluster:SPEED1"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "sP15mx1 speedCluster.v(3) " "Verilog HDL warning at speedCluster.v(3): object sP15mx1 used but never assigned" {  } { { "speedCluster.v" "" { Text "C:/Users/wezerds/Documents/GitHub/HDMITest/speedCluster.v" 3 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1577942362869 "|HDMI_test|speedCluster:SPEED1"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "sP15my1 speedCluster.v(3) " "Verilog HDL warning at speedCluster.v(3): object sP15my1 used but never assigned" {  } { { "speedCluster.v" "" { Text "C:/Users/wezerds/Documents/GitHub/HDMITest/speedCluster.v" 3 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1577942362869 "|HDMI_test|speedCluster:SPEED1"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "sP15mx2 speedCluster.v(3) " "Verilog HDL warning at speedCluster.v(3): object sP15mx2 used but never assigned" {  } { { "speedCluster.v" "" { Text "C:/Users/wezerds/Documents/GitHub/HDMITest/speedCluster.v" 3 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1577942362869 "|HDMI_test|speedCluster:SPEED1"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "sP15my2 speedCluster.v(3) " "Verilog HDL warning at speedCluster.v(3): object sP15my2 used but never assigned" {  } { { "speedCluster.v" "" { Text "C:/Users/wezerds/Documents/GitHub/HDMITest/speedCluster.v" 3 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1577942362869 "|HDMI_test|speedCluster:SPEED1"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "sP17mx1 speedCluster.v(3) " "Verilog HDL warning at speedCluster.v(3): object sP17mx1 used but never assigned" {  } { { "speedCluster.v" "" { Text "C:/Users/wezerds/Documents/GitHub/HDMITest/speedCluster.v" 3 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1577942362869 "|HDMI_test|speedCluster:SPEED1"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "sP17my1 speedCluster.v(3) " "Verilog HDL warning at speedCluster.v(3): object sP17my1 used but never assigned" {  } { { "speedCluster.v" "" { Text "C:/Users/wezerds/Documents/GitHub/HDMITest/speedCluster.v" 3 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1577942362869 "|HDMI_test|speedCluster:SPEED1"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "sP17mx2 speedCluster.v(3) " "Verilog HDL warning at speedCluster.v(3): object sP17mx2 used but never assigned" {  } { { "speedCluster.v" "" { Text "C:/Users/wezerds/Documents/GitHub/HDMITest/speedCluster.v" 3 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1577942362869 "|HDMI_test|speedCluster:SPEED1"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "sP17my2 speedCluster.v(3) " "Verilog HDL warning at speedCluster.v(3): object sP17my2 used but never assigned" {  } { { "speedCluster.v" "" { Text "C:/Users/wezerds/Documents/GitHub/HDMITest/speedCluster.v" 3 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1577942362869 "|HDMI_test|speedCluster:SPEED1"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "sP20mx1 speedCluster.v(3) " "Verilog HDL warning at speedCluster.v(3): object sP20mx1 used but never assigned" {  } { { "speedCluster.v" "" { Text "C:/Users/wezerds/Documents/GitHub/HDMITest/speedCluster.v" 3 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1577942362869 "|HDMI_test|speedCluster:SPEED1"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "sP20mx2 speedCluster.v(3) " "Verilog HDL warning at speedCluster.v(3): object sP20mx2 used but never assigned" {  } { { "speedCluster.v" "" { Text "C:/Users/wezerds/Documents/GitHub/HDMITest/speedCluster.v" 3 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1577942362869 "|HDMI_test|speedCluster:SPEED1"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "sP20my1 speedCluster.v(3) " "Verilog HDL warning at speedCluster.v(3): object sP20my1 used but never assigned" {  } { { "speedCluster.v" "" { Text "C:/Users/wezerds/Documents/GitHub/HDMITest/speedCluster.v" 3 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1577942362869 "|HDMI_test|speedCluster:SPEED1"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "sP20my2 speedCluster.v(3) " "Verilog HDL warning at speedCluster.v(3): object sP20my2 used but never assigned" {  } { { "speedCluster.v" "" { Text "C:/Users/wezerds/Documents/GitHub/HDMITest/speedCluster.v" 3 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1577942362869 "|HDMI_test|speedCluster:SPEED1"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "sP23mx1 speedCluster.v(3) " "Verilog HDL warning at speedCluster.v(3): object sP23mx1 used but never assigned" {  } { { "speedCluster.v" "" { Text "C:/Users/wezerds/Documents/GitHub/HDMITest/speedCluster.v" 3 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1577942362869 "|HDMI_test|speedCluster:SPEED1"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "sP23my1 speedCluster.v(3) " "Verilog HDL warning at speedCluster.v(3): object sP23my1 used but never assigned" {  } { { "speedCluster.v" "" { Text "C:/Users/wezerds/Documents/GitHub/HDMITest/speedCluster.v" 3 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1577942362869 "|HDMI_test|speedCluster:SPEED1"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "sP23mx2 speedCluster.v(3) " "Verilog HDL warning at speedCluster.v(3): object sP23mx2 used but never assigned" {  } { { "speedCluster.v" "" { Text "C:/Users/wezerds/Documents/GitHub/HDMITest/speedCluster.v" 3 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1577942362869 "|HDMI_test|speedCluster:SPEED1"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "sP23my2 speedCluster.v(3) " "Verilog HDL warning at speedCluster.v(3): object sP23my2 used but never assigned" {  } { { "speedCluster.v" "" { Text "C:/Users/wezerds/Documents/GitHub/HDMITest/speedCluster.v" 3 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1577942362869 "|HDMI_test|speedCluster:SPEED1"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "sP25mx1 speedCluster.v(3) " "Verilog HDL warning at speedCluster.v(3): object sP25mx1 used but never assigned" {  } { { "speedCluster.v" "" { Text "C:/Users/wezerds/Documents/GitHub/HDMITest/speedCluster.v" 3 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1577942362869 "|HDMI_test|speedCluster:SPEED1"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "sP25my1 speedCluster.v(3) " "Verilog HDL warning at speedCluster.v(3): object sP25my1 used but never assigned" {  } { { "speedCluster.v" "" { Text "C:/Users/wezerds/Documents/GitHub/HDMITest/speedCluster.v" 3 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1577942362869 "|HDMI_test|speedCluster:SPEED1"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "sP25mx2 speedCluster.v(3) " "Verilog HDL warning at speedCluster.v(3): object sP25mx2 used but never assigned" {  } { { "speedCluster.v" "" { Text "C:/Users/wezerds/Documents/GitHub/HDMITest/speedCluster.v" 3 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1577942362869 "|HDMI_test|speedCluster:SPEED1"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "sP25my2 speedCluster.v(3) " "Verilog HDL warning at speedCluster.v(3): object sP25my2 used but never assigned" {  } { { "speedCluster.v" "" { Text "C:/Users/wezerds/Documents/GitHub/HDMITest/speedCluster.v" 3 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1577942362869 "|HDMI_test|speedCluster:SPEED1"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "sP33mf speedCluster.v(11) " "Verilog HDL warning at speedCluster.v(11): object sP33mf used but never assigned" {  } { { "speedCluster.v" "" { Text "C:/Users/wezerds/Documents/GitHub/HDMITest/speedCluster.v" 11 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1577942362869 "|HDMI_test|speedCluster:SPEED1"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "sp35m speedCluster.v(11) " "Verilog HDL warning at speedCluster.v(11): object sp35m used but never assigned" {  } { { "speedCluster.v" "" { Text "C:/Users/wezerds/Documents/GitHub/HDMITest/speedCluster.v" 11 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1577942362869 "|HDMI_test|speedCluster:SPEED1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 speedCluster.v(15) " "Verilog HDL assignment warning at speedCluster.v(15): truncated value with size 32 to match size of target (4)" {  } { { "speedCluster.v" "" { Text "C:/Users/wezerds/Documents/GitHub/HDMITest/speedCluster.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577942362869 "|HDMI_test|speedCluster:SPEED1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 speedCluster.v(16) " "Verilog HDL assignment warning at speedCluster.v(16): truncated value with size 32 to match size of target (4)" {  } { { "speedCluster.v" "" { Text "C:/Users/wezerds/Documents/GitHub/HDMITest/speedCluster.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577942362869 "|HDMI_test|speedCluster:SPEED1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 speedCluster.v(18) " "Verilog HDL assignment warning at speedCluster.v(18): truncated value with size 32 to match size of target (4)" {  } { { "speedCluster.v" "" { Text "C:/Users/wezerds/Documents/GitHub/HDMITest/speedCluster.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577942362869 "|HDMI_test|speedCluster:SPEED1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 speedCluster.v(19) " "Verilog HDL assignment warning at speedCluster.v(19): truncated value with size 32 to match size of target (4)" {  } { { "speedCluster.v" "" { Text "C:/Users/wezerds/Documents/GitHub/HDMITest/speedCluster.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577942362869 "|HDMI_test|speedCluster:SPEED1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 speedCluster.v(21) " "Verilog HDL assignment warning at speedCluster.v(21): truncated value with size 32 to match size of target (4)" {  } { { "speedCluster.v" "" { Text "C:/Users/wezerds/Documents/GitHub/HDMITest/speedCluster.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577942362869 "|HDMI_test|speedCluster:SPEED1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 speedCluster.v(22) " "Verilog HDL assignment warning at speedCluster.v(22): truncated value with size 32 to match size of target (4)" {  } { { "speedCluster.v" "" { Text "C:/Users/wezerds/Documents/GitHub/HDMITest/speedCluster.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577942362869 "|HDMI_test|speedCluster:SPEED1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 speedCluster.v(24) " "Verilog HDL assignment warning at speedCluster.v(24): truncated value with size 32 to match size of target (4)" {  } { { "speedCluster.v" "" { Text "C:/Users/wezerds/Documents/GitHub/HDMITest/speedCluster.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577942362869 "|HDMI_test|speedCluster:SPEED1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 speedCluster.v(25) " "Verilog HDL assignment warning at speedCluster.v(25): truncated value with size 32 to match size of target (4)" {  } { { "speedCluster.v" "" { Text "C:/Users/wezerds/Documents/GitHub/HDMITest/speedCluster.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577942362869 "|HDMI_test|speedCluster:SPEED1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 speedCluster.v(27) " "Verilog HDL assignment warning at speedCluster.v(27): truncated value with size 32 to match size of target (4)" {  } { { "speedCluster.v" "" { Text "C:/Users/wezerds/Documents/GitHub/HDMITest/speedCluster.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577942362869 "|HDMI_test|speedCluster:SPEED1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 speedCluster.v(28) " "Verilog HDL assignment warning at speedCluster.v(28): truncated value with size 32 to match size of target (4)" {  } { { "speedCluster.v" "" { Text "C:/Users/wezerds/Documents/GitHub/HDMITest/speedCluster.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577942362869 "|HDMI_test|speedCluster:SPEED1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 speedCluster.v(30) " "Verilog HDL assignment warning at speedCluster.v(30): truncated value with size 32 to match size of target (4)" {  } { { "speedCluster.v" "" { Text "C:/Users/wezerds/Documents/GitHub/HDMITest/speedCluster.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577942362869 "|HDMI_test|speedCluster:SPEED1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 speedCluster.v(31) " "Verilog HDL assignment warning at speedCluster.v(31): truncated value with size 32 to match size of target (4)" {  } { { "speedCluster.v" "" { Text "C:/Users/wezerds/Documents/GitHub/HDMITest/speedCluster.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577942362869 "|HDMI_test|speedCluster:SPEED1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 speedCluster.v(33) " "Verilog HDL assignment warning at speedCluster.v(33): truncated value with size 32 to match size of target (4)" {  } { { "speedCluster.v" "" { Text "C:/Users/wezerds/Documents/GitHub/HDMITest/speedCluster.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577942362869 "|HDMI_test|speedCluster:SPEED1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 speedCluster.v(34) " "Verilog HDL assignment warning at speedCluster.v(34): truncated value with size 32 to match size of target (4)" {  } { { "speedCluster.v" "" { Text "C:/Users/wezerds/Documents/GitHub/HDMITest/speedCluster.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577942362869 "|HDMI_test|speedCluster:SPEED1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 speedCluster.v(36) " "Verilog HDL assignment warning at speedCluster.v(36): truncated value with size 32 to match size of target (4)" {  } { { "speedCluster.v" "" { Text "C:/Users/wezerds/Documents/GitHub/HDMITest/speedCluster.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577942362869 "|HDMI_test|speedCluster:SPEED1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 speedCluster.v(37) " "Verilog HDL assignment warning at speedCluster.v(37): truncated value with size 32 to match size of target (4)" {  } { { "speedCluster.v" "" { Text "C:/Users/wezerds/Documents/GitHub/HDMITest/speedCluster.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577942362869 "|HDMI_test|speedCluster:SPEED1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 speedCluster.v(39) " "Verilog HDL assignment warning at speedCluster.v(39): truncated value with size 32 to match size of target (4)" {  } { { "speedCluster.v" "" { Text "C:/Users/wezerds/Documents/GitHub/HDMITest/speedCluster.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577942362869 "|HDMI_test|speedCluster:SPEED1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 speedCluster.v(40) " "Verilog HDL assignment warning at speedCluster.v(40): truncated value with size 32 to match size of target (4)" {  } { { "speedCluster.v" "" { Text "C:/Users/wezerds/Documents/GitHub/HDMITest/speedCluster.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577942362869 "|HDMI_test|speedCluster:SPEED1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 speedCluster.v(42) " "Verilog HDL assignment warning at speedCluster.v(42): truncated value with size 32 to match size of target (4)" {  } { { "speedCluster.v" "" { Text "C:/Users/wezerds/Documents/GitHub/HDMITest/speedCluster.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577942362869 "|HDMI_test|speedCluster:SPEED1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 speedCluster.v(43) " "Verilog HDL assignment warning at speedCluster.v(43): truncated value with size 32 to match size of target (4)" {  } { { "speedCluster.v" "" { Text "C:/Users/wezerds/Documents/GitHub/HDMITest/speedCluster.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577942362869 "|HDMI_test|speedCluster:SPEED1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 speedCluster.v(45) " "Verilog HDL assignment warning at speedCluster.v(45): truncated value with size 32 to match size of target (4)" {  } { { "speedCluster.v" "" { Text "C:/Users/wezerds/Documents/GitHub/HDMITest/speedCluster.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577942362869 "|HDMI_test|speedCluster:SPEED1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 speedCluster.v(46) " "Verilog HDL assignment warning at speedCluster.v(46): truncated value with size 32 to match size of target (4)" {  } { { "speedCluster.v" "" { Text "C:/Users/wezerds/Documents/GitHub/HDMITest/speedCluster.v" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577942362869 "|HDMI_test|speedCluster:SPEED1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 speedCluster.v(48) " "Verilog HDL assignment warning at speedCluster.v(48): truncated value with size 32 to match size of target (4)" {  } { { "speedCluster.v" "" { Text "C:/Users/wezerds/Documents/GitHub/HDMITest/speedCluster.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577942362869 "|HDMI_test|speedCluster:SPEED1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 speedCluster.v(49) " "Verilog HDL assignment warning at speedCluster.v(49): truncated value with size 32 to match size of target (1)" {  } { { "speedCluster.v" "" { Text "C:/Users/wezerds/Documents/GitHub/HDMITest/speedCluster.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577942362869 "|HDMI_test|speedCluster:SPEED1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 speedCluster.v(51) " "Verilog HDL assignment warning at speedCluster.v(51): truncated value with size 32 to match size of target (1)" {  } { { "speedCluster.v" "" { Text "C:/Users/wezerds/Documents/GitHub/HDMITest/speedCluster.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577942362869 "|HDMI_test|speedCluster:SPEED1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 speedCluster.v(52) " "Verilog HDL assignment warning at speedCluster.v(52): truncated value with size 32 to match size of target (4)" {  } { { "speedCluster.v" "" { Text "C:/Users/wezerds/Documents/GitHub/HDMITest/speedCluster.v" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577942362869 "|HDMI_test|speedCluster:SPEED1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 speedCluster.v(54) " "Verilog HDL assignment warning at speedCluster.v(54): truncated value with size 32 to match size of target (4)" {  } { { "speedCluster.v" "" { Text "C:/Users/wezerds/Documents/GitHub/HDMITest/speedCluster.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577942362869 "|HDMI_test|speedCluster:SPEED1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 speedCluster.v(55) " "Verilog HDL assignment warning at speedCluster.v(55): truncated value with size 32 to match size of target (4)" {  } { { "speedCluster.v" "" { Text "C:/Users/wezerds/Documents/GitHub/HDMITest/speedCluster.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577942362869 "|HDMI_test|speedCluster:SPEED1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 speedCluster.v(57) " "Verilog HDL assignment warning at speedCluster.v(57): truncated value with size 32 to match size of target (4)" {  } { { "speedCluster.v" "" { Text "C:/Users/wezerds/Documents/GitHub/HDMITest/speedCluster.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577942362869 "|HDMI_test|speedCluster:SPEED1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 speedCluster.v(58) " "Verilog HDL assignment warning at speedCluster.v(58): truncated value with size 32 to match size of target (4)" {  } { { "speedCluster.v" "" { Text "C:/Users/wezerds/Documents/GitHub/HDMITest/speedCluster.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577942362869 "|HDMI_test|speedCluster:SPEED1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 speedCluster.v(60) " "Verilog HDL assignment warning at speedCluster.v(60): truncated value with size 32 to match size of target (4)" {  } { { "speedCluster.v" "" { Text "C:/Users/wezerds/Documents/GitHub/HDMITest/speedCluster.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577942362869 "|HDMI_test|speedCluster:SPEED1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 speedCluster.v(61) " "Verilog HDL assignment warning at speedCluster.v(61): truncated value with size 32 to match size of target (4)" {  } { { "speedCluster.v" "" { Text "C:/Users/wezerds/Documents/GitHub/HDMITest/speedCluster.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577942362869 "|HDMI_test|speedCluster:SPEED1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 speedCluster.v(63) " "Verilog HDL assignment warning at speedCluster.v(63): truncated value with size 32 to match size of target (4)" {  } { { "speedCluster.v" "" { Text "C:/Users/wezerds/Documents/GitHub/HDMITest/speedCluster.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577942362869 "|HDMI_test|speedCluster:SPEED1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 speedCluster.v(64) " "Verilog HDL assignment warning at speedCluster.v(64): truncated value with size 32 to match size of target (4)" {  } { { "speedCluster.v" "" { Text "C:/Users/wezerds/Documents/GitHub/HDMITest/speedCluster.v" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577942362869 "|HDMI_test|speedCluster:SPEED1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 speedCluster.v(66) " "Verilog HDL assignment warning at speedCluster.v(66): truncated value with size 32 to match size of target (4)" {  } { { "speedCluster.v" "" { Text "C:/Users/wezerds/Documents/GitHub/HDMITest/speedCluster.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577942362869 "|HDMI_test|speedCluster:SPEED1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 speedCluster.v(67) " "Verilog HDL assignment warning at speedCluster.v(67): truncated value with size 32 to match size of target (4)" {  } { { "speedCluster.v" "" { Text "C:/Users/wezerds/Documents/GitHub/HDMITest/speedCluster.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577942362869 "|HDMI_test|speedCluster:SPEED1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 speedCluster.v(69) " "Verilog HDL assignment warning at speedCluster.v(69): truncated value with size 32 to match size of target (4)" {  } { { "speedCluster.v" "" { Text "C:/Users/wezerds/Documents/GitHub/HDMITest/speedCluster.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577942362869 "|HDMI_test|speedCluster:SPEED1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 speedCluster.v(70) " "Verilog HDL assignment warning at speedCluster.v(70): truncated value with size 32 to match size of target (4)" {  } { { "speedCluster.v" "" { Text "C:/Users/wezerds/Documents/GitHub/HDMITest/speedCluster.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577942362869 "|HDMI_test|speedCluster:SPEED1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 speedCluster.v(72) " "Verilog HDL assignment warning at speedCluster.v(72): truncated value with size 32 to match size of target (4)" {  } { { "speedCluster.v" "" { Text "C:/Users/wezerds/Documents/GitHub/HDMITest/speedCluster.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577942362869 "|HDMI_test|speedCluster:SPEED1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 speedCluster.v(73) " "Verilog HDL assignment warning at speedCluster.v(73): truncated value with size 32 to match size of target (4)" {  } { { "speedCluster.v" "" { Text "C:/Users/wezerds/Documents/GitHub/HDMITest/speedCluster.v" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577942362869 "|HDMI_test|speedCluster:SPEED1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 speedCluster.v(75) " "Verilog HDL assignment warning at speedCluster.v(75): truncated value with size 32 to match size of target (4)" {  } { { "speedCluster.v" "" { Text "C:/Users/wezerds/Documents/GitHub/HDMITest/speedCluster.v" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577942362869 "|HDMI_test|speedCluster:SPEED1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 speedCluster.v(76) " "Verilog HDL assignment warning at speedCluster.v(76): truncated value with size 32 to match size of target (4)" {  } { { "speedCluster.v" "" { Text "C:/Users/wezerds/Documents/GitHub/HDMITest/speedCluster.v" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577942362869 "|HDMI_test|speedCluster:SPEED1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 speedCluster.v(78) " "Verilog HDL assignment warning at speedCluster.v(78): truncated value with size 32 to match size of target (4)" {  } { { "speedCluster.v" "" { Text "C:/Users/wezerds/Documents/GitHub/HDMITest/speedCluster.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577942362869 "|HDMI_test|speedCluster:SPEED1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 speedCluster.v(79) " "Verilog HDL assignment warning at speedCluster.v(79): truncated value with size 32 to match size of target (4)" {  } { { "speedCluster.v" "" { Text "C:/Users/wezerds/Documents/GitHub/HDMITest/speedCluster.v" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577942362869 "|HDMI_test|speedCluster:SPEED1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 speedCluster.v(81) " "Verilog HDL assignment warning at speedCluster.v(81): truncated value with size 32 to match size of target (4)" {  } { { "speedCluster.v" "" { Text "C:/Users/wezerds/Documents/GitHub/HDMITest/speedCluster.v" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577942362869 "|HDMI_test|speedCluster:SPEED1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 speedCluster.v(82) " "Verilog HDL assignment warning at speedCluster.v(82): truncated value with size 32 to match size of target (4)" {  } { { "speedCluster.v" "" { Text "C:/Users/wezerds/Documents/GitHub/HDMITest/speedCluster.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577942362869 "|HDMI_test|speedCluster:SPEED1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 speedCluster.v(84) " "Verilog HDL assignment warning at speedCluster.v(84): truncated value with size 32 to match size of target (4)" {  } { { "speedCluster.v" "" { Text "C:/Users/wezerds/Documents/GitHub/HDMITest/speedCluster.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577942362869 "|HDMI_test|speedCluster:SPEED1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 speedCluster.v(85) " "Verilog HDL assignment warning at speedCluster.v(85): truncated value with size 32 to match size of target (4)" {  } { { "speedCluster.v" "" { Text "C:/Users/wezerds/Documents/GitHub/HDMITest/speedCluster.v" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577942362869 "|HDMI_test|speedCluster:SPEED1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 speedCluster.v(87) " "Verilog HDL assignment warning at speedCluster.v(87): truncated value with size 32 to match size of target (4)" {  } { { "speedCluster.v" "" { Text "C:/Users/wezerds/Documents/GitHub/HDMITest/speedCluster.v" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577942362885 "|HDMI_test|speedCluster:SPEED1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 speedCluster.v(88) " "Verilog HDL assignment warning at speedCluster.v(88): truncated value with size 32 to match size of target (4)" {  } { { "speedCluster.v" "" { Text "C:/Users/wezerds/Documents/GitHub/HDMITest/speedCluster.v" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577942362885 "|HDMI_test|speedCluster:SPEED1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 speedCluster.v(90) " "Verilog HDL assignment warning at speedCluster.v(90): truncated value with size 32 to match size of target (4)" {  } { { "speedCluster.v" "" { Text "C:/Users/wezerds/Documents/GitHub/HDMITest/speedCluster.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577942362885 "|HDMI_test|speedCluster:SPEED1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 speedCluster.v(91) " "Verilog HDL assignment warning at speedCluster.v(91): truncated value with size 32 to match size of target (4)" {  } { { "speedCluster.v" "" { Text "C:/Users/wezerds/Documents/GitHub/HDMITest/speedCluster.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577942362885 "|HDMI_test|speedCluster:SPEED1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 speedCluster.v(93) " "Verilog HDL assignment warning at speedCluster.v(93): truncated value with size 32 to match size of target (4)" {  } { { "speedCluster.v" "" { Text "C:/Users/wezerds/Documents/GitHub/HDMITest/speedCluster.v" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577942362885 "|HDMI_test|speedCluster:SPEED1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 speedCluster.v(94) " "Verilog HDL assignment warning at speedCluster.v(94): truncated value with size 32 to match size of target (4)" {  } { { "speedCluster.v" "" { Text "C:/Users/wezerds/Documents/GitHub/HDMITest/speedCluster.v" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577942362885 "|HDMI_test|speedCluster:SPEED1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 speedCluster.v(96) " "Verilog HDL assignment warning at speedCluster.v(96): truncated value with size 32 to match size of target (4)" {  } { { "speedCluster.v" "" { Text "C:/Users/wezerds/Documents/GitHub/HDMITest/speedCluster.v" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577942362885 "|HDMI_test|speedCluster:SPEED1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 speedCluster.v(97) " "Verilog HDL assignment warning at speedCluster.v(97): truncated value with size 32 to match size of target (4)" {  } { { "speedCluster.v" "" { Text "C:/Users/wezerds/Documents/GitHub/HDMITest/speedCluster.v" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577942362885 "|HDMI_test|speedCluster:SPEED1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 speedCluster.v(99) " "Verilog HDL assignment warning at speedCluster.v(99): truncated value with size 32 to match size of target (4)" {  } { { "speedCluster.v" "" { Text "C:/Users/wezerds/Documents/GitHub/HDMITest/speedCluster.v" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577942362885 "|HDMI_test|speedCluster:SPEED1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 speedCluster.v(100) " "Verilog HDL assignment warning at speedCluster.v(100): truncated value with size 32 to match size of target (4)" {  } { { "speedCluster.v" "" { Text "C:/Users/wezerds/Documents/GitHub/HDMITest/speedCluster.v" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577942362885 "|HDMI_test|speedCluster:SPEED1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 speedCluster.v(102) " "Verilog HDL assignment warning at speedCluster.v(102): truncated value with size 32 to match size of target (4)" {  } { { "speedCluster.v" "" { Text "C:/Users/wezerds/Documents/GitHub/HDMITest/speedCluster.v" 102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577942362885 "|HDMI_test|speedCluster:SPEED1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 speedCluster.v(103) " "Verilog HDL assignment warning at speedCluster.v(103): truncated value with size 32 to match size of target (4)" {  } { { "speedCluster.v" "" { Text "C:/Users/wezerds/Documents/GitHub/HDMITest/speedCluster.v" 103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577942362885 "|HDMI_test|speedCluster:SPEED1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 speedCluster.v(105) " "Verilog HDL assignment warning at speedCluster.v(105): truncated value with size 32 to match size of target (4)" {  } { { "speedCluster.v" "" { Text "C:/Users/wezerds/Documents/GitHub/HDMITest/speedCluster.v" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577942362885 "|HDMI_test|speedCluster:SPEED1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 speedCluster.v(106) " "Verilog HDL assignment warning at speedCluster.v(106): truncated value with size 32 to match size of target (4)" {  } { { "speedCluster.v" "" { Text "C:/Users/wezerds/Documents/GitHub/HDMITest/speedCluster.v" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577942362885 "|HDMI_test|speedCluster:SPEED1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 speedCluster.v(108) " "Verilog HDL assignment warning at speedCluster.v(108): truncated value with size 32 to match size of target (4)" {  } { { "speedCluster.v" "" { Text "C:/Users/wezerds/Documents/GitHub/HDMITest/speedCluster.v" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577942362885 "|HDMI_test|speedCluster:SPEED1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 speedCluster.v(109) " "Verilog HDL assignment warning at speedCluster.v(109): truncated value with size 32 to match size of target (4)" {  } { { "speedCluster.v" "" { Text "C:/Users/wezerds/Documents/GitHub/HDMITest/speedCluster.v" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577942362885 "|HDMI_test|speedCluster:SPEED1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 speedCluster.v(111) " "Verilog HDL assignment warning at speedCluster.v(111): truncated value with size 32 to match size of target (4)" {  } { { "speedCluster.v" "" { Text "C:/Users/wezerds/Documents/GitHub/HDMITest/speedCluster.v" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577942362885 "|HDMI_test|speedCluster:SPEED1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 speedCluster.v(112) " "Verilog HDL assignment warning at speedCluster.v(112): truncated value with size 32 to match size of target (4)" {  } { { "speedCluster.v" "" { Text "C:/Users/wezerds/Documents/GitHub/HDMITest/speedCluster.v" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577942362885 "|HDMI_test|speedCluster:SPEED1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sP13mx1 0 speedCluster.v(3) " "Net \"sP13mx1\" at speedCluster.v(3) has no driver or initial value, using a default initial value '0'" {  } { { "speedCluster.v" "" { Text "C:/Users/wezerds/Documents/GitHub/HDMITest/speedCluster.v" 3 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1577942362885 "|HDMI_test|speedCluster:SPEED1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sP13mx2 0 speedCluster.v(3) " "Net \"sP13mx2\" at speedCluster.v(3) has no driver or initial value, using a default initial value '0'" {  } { { "speedCluster.v" "" { Text "C:/Users/wezerds/Documents/GitHub/HDMITest/speedCluster.v" 3 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1577942362885 "|HDMI_test|speedCluster:SPEED1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sP13my1 0 speedCluster.v(3) " "Net \"sP13my1\" at speedCluster.v(3) has no driver or initial value, using a default initial value '0'" {  } { { "speedCluster.v" "" { Text "C:/Users/wezerds/Documents/GitHub/HDMITest/speedCluster.v" 3 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1577942362885 "|HDMI_test|speedCluster:SPEED1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sP13my2 0 speedCluster.v(3) " "Net \"sP13my2\" at speedCluster.v(3) has no driver or initial value, using a default initial value '0'" {  } { { "speedCluster.v" "" { Text "C:/Users/wezerds/Documents/GitHub/HDMITest/speedCluster.v" 3 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1577942362885 "|HDMI_test|speedCluster:SPEED1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sP15mx1 0 speedCluster.v(3) " "Net \"sP15mx1\" at speedCluster.v(3) has no driver or initial value, using a default initial value '0'" {  } { { "speedCluster.v" "" { Text "C:/Users/wezerds/Documents/GitHub/HDMITest/speedCluster.v" 3 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1577942362885 "|HDMI_test|speedCluster:SPEED1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sP15my1 0 speedCluster.v(3) " "Net \"sP15my1\" at speedCluster.v(3) has no driver or initial value, using a default initial value '0'" {  } { { "speedCluster.v" "" { Text "C:/Users/wezerds/Documents/GitHub/HDMITest/speedCluster.v" 3 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1577942362885 "|HDMI_test|speedCluster:SPEED1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sP15mx2 0 speedCluster.v(3) " "Net \"sP15mx2\" at speedCluster.v(3) has no driver or initial value, using a default initial value '0'" {  } { { "speedCluster.v" "" { Text "C:/Users/wezerds/Documents/GitHub/HDMITest/speedCluster.v" 3 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1577942362885 "|HDMI_test|speedCluster:SPEED1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sP15my2 0 speedCluster.v(3) " "Net \"sP15my2\" at speedCluster.v(3) has no driver or initial value, using a default initial value '0'" {  } { { "speedCluster.v" "" { Text "C:/Users/wezerds/Documents/GitHub/HDMITest/speedCluster.v" 3 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1577942362885 "|HDMI_test|speedCluster:SPEED1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sP17mx1 0 speedCluster.v(3) " "Net \"sP17mx1\" at speedCluster.v(3) has no driver or initial value, using a default initial value '0'" {  } { { "speedCluster.v" "" { Text "C:/Users/wezerds/Documents/GitHub/HDMITest/speedCluster.v" 3 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1577942362885 "|HDMI_test|speedCluster:SPEED1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sP17my1 0 speedCluster.v(3) " "Net \"sP17my1\" at speedCluster.v(3) has no driver or initial value, using a default initial value '0'" {  } { { "speedCluster.v" "" { Text "C:/Users/wezerds/Documents/GitHub/HDMITest/speedCluster.v" 3 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1577942362885 "|HDMI_test|speedCluster:SPEED1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sP17mx2 0 speedCluster.v(3) " "Net \"sP17mx2\" at speedCluster.v(3) has no driver or initial value, using a default initial value '0'" {  } { { "speedCluster.v" "" { Text "C:/Users/wezerds/Documents/GitHub/HDMITest/speedCluster.v" 3 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1577942362885 "|HDMI_test|speedCluster:SPEED1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sP17my2 0 speedCluster.v(3) " "Net \"sP17my2\" at speedCluster.v(3) has no driver or initial value, using a default initial value '0'" {  } { { "speedCluster.v" "" { Text "C:/Users/wezerds/Documents/GitHub/HDMITest/speedCluster.v" 3 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1577942362885 "|HDMI_test|speedCluster:SPEED1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sP20mx1 0 speedCluster.v(3) " "Net \"sP20mx1\" at speedCluster.v(3) has no driver or initial value, using a default initial value '0'" {  } { { "speedCluster.v" "" { Text "C:/Users/wezerds/Documents/GitHub/HDMITest/speedCluster.v" 3 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1577942362885 "|HDMI_test|speedCluster:SPEED1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sP20mx2 0 speedCluster.v(3) " "Net \"sP20mx2\" at speedCluster.v(3) has no driver or initial value, using a default initial value '0'" {  } { { "speedCluster.v" "" { Text "C:/Users/wezerds/Documents/GitHub/HDMITest/speedCluster.v" 3 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1577942362885 "|HDMI_test|speedCluster:SPEED1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sP20my1 0 speedCluster.v(3) " "Net \"sP20my1\" at speedCluster.v(3) has no driver or initial value, using a default initial value '0'" {  } { { "speedCluster.v" "" { Text "C:/Users/wezerds/Documents/GitHub/HDMITest/speedCluster.v" 3 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1577942362885 "|HDMI_test|speedCluster:SPEED1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sP20my2 0 speedCluster.v(3) " "Net \"sP20my2\" at speedCluster.v(3) has no driver or initial value, using a default initial value '0'" {  } { { "speedCluster.v" "" { Text "C:/Users/wezerds/Documents/GitHub/HDMITest/speedCluster.v" 3 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1577942362885 "|HDMI_test|speedCluster:SPEED1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sP23mx1 0 speedCluster.v(3) " "Net \"sP23mx1\" at speedCluster.v(3) has no driver or initial value, using a default initial value '0'" {  } { { "speedCluster.v" "" { Text "C:/Users/wezerds/Documents/GitHub/HDMITest/speedCluster.v" 3 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1577942362885 "|HDMI_test|speedCluster:SPEED1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sP23my1 0 speedCluster.v(3) " "Net \"sP23my1\" at speedCluster.v(3) has no driver or initial value, using a default initial value '0'" {  } { { "speedCluster.v" "" { Text "C:/Users/wezerds/Documents/GitHub/HDMITest/speedCluster.v" 3 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1577942362885 "|HDMI_test|speedCluster:SPEED1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sP23mx2 0 speedCluster.v(3) " "Net \"sP23mx2\" at speedCluster.v(3) has no driver or initial value, using a default initial value '0'" {  } { { "speedCluster.v" "" { Text "C:/Users/wezerds/Documents/GitHub/HDMITest/speedCluster.v" 3 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1577942362885 "|HDMI_test|speedCluster:SPEED1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sP23my2 0 speedCluster.v(3) " "Net \"sP23my2\" at speedCluster.v(3) has no driver or initial value, using a default initial value '0'" {  } { { "speedCluster.v" "" { Text "C:/Users/wezerds/Documents/GitHub/HDMITest/speedCluster.v" 3 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1577942362885 "|HDMI_test|speedCluster:SPEED1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sP25mx1 0 speedCluster.v(3) " "Net \"sP25mx1\" at speedCluster.v(3) has no driver or initial value, using a default initial value '0'" {  } { { "speedCluster.v" "" { Text "C:/Users/wezerds/Documents/GitHub/HDMITest/speedCluster.v" 3 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1577942362885 "|HDMI_test|speedCluster:SPEED1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sP25my1 0 speedCluster.v(3) " "Net \"sP25my1\" at speedCluster.v(3) has no driver or initial value, using a default initial value '0'" {  } { { "speedCluster.v" "" { Text "C:/Users/wezerds/Documents/GitHub/HDMITest/speedCluster.v" 3 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1577942362885 "|HDMI_test|speedCluster:SPEED1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sP25mx2 0 speedCluster.v(3) " "Net \"sP25mx2\" at speedCluster.v(3) has no driver or initial value, using a default initial value '0'" {  } { { "speedCluster.v" "" { Text "C:/Users/wezerds/Documents/GitHub/HDMITest/speedCluster.v" 3 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1577942362885 "|HDMI_test|speedCluster:SPEED1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sP25my2 0 speedCluster.v(3) " "Net \"sP25my2\" at speedCluster.v(3) has no driver or initial value, using a default initial value '0'" {  } { { "speedCluster.v" "" { Text "C:/Users/wezerds/Documents/GitHub/HDMITest/speedCluster.v" 3 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1577942362885 "|HDMI_test|speedCluster:SPEED1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sP33mf 0 speedCluster.v(11) " "Net \"sP33mf\" at speedCluster.v(11) has no driver or initial value, using a default initial value '0'" {  } { { "speedCluster.v" "" { Text "C:/Users/wezerds/Documents/GitHub/HDMITest/speedCluster.v" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1577942362885 "|HDMI_test|speedCluster:SPEED1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sp35m 0 speedCluster.v(11) " "Net \"sp35m\" at speedCluster.v(11) has no driver or initial value, using a default initial value '0'" {  } { { "speedCluster.v" "" { Text "C:/Users/wezerds/Documents/GitHub/HDMITest/speedCluster.v" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1577942362885 "|HDMI_test|speedCluster:SPEED1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rectangle speedCluster:SPEED1\|rectangle:sP5mR " "Elaborating entity \"rectangle\" for hierarchy \"speedCluster:SPEED1\|rectangle:sP5mR\"" {  } { { "speedCluster.v" "sP5mR" { Text "C:/Users/wezerds/Documents/GitHub/HDMITest/speedCluster.v" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577942362916 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 rectangle.v(20) " "Verilog HDL assignment warning at rectangle.v(20): truncated value with size 32 to match size of target (12)" {  } { { "rectangle.v" "" { Text "C:/Users/wezerds/Documents/GitHub/HDMITest/rectangle.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577942362916 "|HDMI_test|speedCluster:SPEED1|rectangle:sP5mR"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 rectangle.v(21) " "Verilog HDL assignment warning at rectangle.v(21): truncated value with size 32 to match size of target (12)" {  } { { "rectangle.v" "" { Text "C:/Users/wezerds/Documents/GitHub/HDMITest/rectangle.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577942362916 "|HDMI_test|speedCluster:SPEED1|rectangle:sP5mR"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 rectangle.v(22) " "Verilog HDL assignment warning at rectangle.v(22): truncated value with size 32 to match size of target (1)" {  } { { "rectangle.v" "" { Text "C:/Users/wezerds/Documents/GitHub/HDMITest/rectangle.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577942362916 "|HDMI_test|speedCluster:SPEED1|rectangle:sP5mR"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 rectangle.v(23) " "Verilog HDL assignment warning at rectangle.v(23): truncated value with size 32 to match size of target (1)" {  } { { "rectangle.v" "" { Text "C:/Users/wezerds/Documents/GitHub/HDMITest/rectangle.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577942362916 "|HDMI_test|speedCluster:SPEED1|rectangle:sP5mR"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 rectangle.v(25) " "Verilog HDL assignment warning at rectangle.v(25): truncated value with size 32 to match size of target (9)" {  } { { "rectangle.v" "" { Text "C:/Users/wezerds/Documents/GitHub/HDMITest/rectangle.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577942362916 "|HDMI_test|speedCluster:SPEED1|rectangle:sP5mR"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 rectangle.v(26) " "Verilog HDL assignment warning at rectangle.v(26): truncated value with size 32 to match size of target (9)" {  } { { "rectangle.v" "" { Text "C:/Users/wezerds/Documents/GitHub/HDMITest/rectangle.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577942362916 "|HDMI_test|speedCluster:SPEED1|rectangle:sP5mR"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 rectangle.v(28) " "Verilog HDL assignment warning at rectangle.v(28): truncated value with size 32 to match size of target (12)" {  } { { "rectangle.v" "" { Text "C:/Users/wezerds/Documents/GitHub/HDMITest/rectangle.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577942362916 "|HDMI_test|speedCluster:SPEED1|rectangle:sP5mR"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 rectangle.v(29) " "Verilog HDL assignment warning at rectangle.v(29): truncated value with size 32 to match size of target (12)" {  } { { "rectangle.v" "" { Text "C:/Users/wezerds/Documents/GitHub/HDMITest/rectangle.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577942362916 "|HDMI_test|speedCluster:SPEED1|rectangle:sP5mR"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 rectangle.v(30) " "Verilog HDL assignment warning at rectangle.v(30): truncated value with size 32 to match size of target (12)" {  } { { "rectangle.v" "" { Text "C:/Users/wezerds/Documents/GitHub/HDMITest/rectangle.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577942362916 "|HDMI_test|speedCluster:SPEED1|rectangle:sP5mR"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 rectangle.v(31) " "Verilog HDL assignment warning at rectangle.v(31): truncated value with size 32 to match size of target (12)" {  } { { "rectangle.v" "" { Text "C:/Users/wezerds/Documents/GitHub/HDMITest/rectangle.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577942362916 "|HDMI_test|speedCluster:SPEED1|rectangle:sP5mR"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 rectangle.v(35) " "Verilog HDL assignment warning at rectangle.v(35): truncated value with size 32 to match size of target (12)" {  } { { "rectangle.v" "" { Text "C:/Users/wezerds/Documents/GitHub/HDMITest/rectangle.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577942362916 "|HDMI_test|speedCluster:SPEED1|rectangle:sP5mR"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 rectangle.v(36) " "Verilog HDL assignment warning at rectangle.v(36): truncated value with size 32 to match size of target (12)" {  } { { "rectangle.v" "" { Text "C:/Users/wezerds/Documents/GitHub/HDMITest/rectangle.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577942362916 "|HDMI_test|speedCluster:SPEED1|rectangle:sP5mR"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rectangle speedCluster:SPEED1\|rectangle:sP7mR " "Elaborating entity \"rectangle\" for hierarchy \"speedCluster:SPEED1\|rectangle:sP7mR\"" {  } { { "speedCluster.v" "sP7mR" { Text "C:/Users/wezerds/Documents/GitHub/HDMITest/speedCluster.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577942362916 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 rectangle.v(20) " "Verilog HDL assignment warning at rectangle.v(20): truncated value with size 32 to match size of target (12)" {  } { { "rectangle.v" "" { Text "C:/Users/wezerds/Documents/GitHub/HDMITest/rectangle.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577942362916 "|HDMI_test|speedCluster:SPEED1|rectangle:sP7mR"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 rectangle.v(21) " "Verilog HDL assignment warning at rectangle.v(21): truncated value with size 32 to match size of target (12)" {  } { { "rectangle.v" "" { Text "C:/Users/wezerds/Documents/GitHub/HDMITest/rectangle.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577942362916 "|HDMI_test|speedCluster:SPEED1|rectangle:sP7mR"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 rectangle.v(22) " "Verilog HDL assignment warning at rectangle.v(22): truncated value with size 32 to match size of target (1)" {  } { { "rectangle.v" "" { Text "C:/Users/wezerds/Documents/GitHub/HDMITest/rectangle.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577942362916 "|HDMI_test|speedCluster:SPEED1|rectangle:sP7mR"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 rectangle.v(23) " "Verilog HDL assignment warning at rectangle.v(23): truncated value with size 32 to match size of target (1)" {  } { { "rectangle.v" "" { Text "C:/Users/wezerds/Documents/GitHub/HDMITest/rectangle.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577942362916 "|HDMI_test|speedCluster:SPEED1|rectangle:sP7mR"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 rectangle.v(25) " "Verilog HDL assignment warning at rectangle.v(25): truncated value with size 32 to match size of target (9)" {  } { { "rectangle.v" "" { Text "C:/Users/wezerds/Documents/GitHub/HDMITest/rectangle.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577942362916 "|HDMI_test|speedCluster:SPEED1|rectangle:sP7mR"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 rectangle.v(26) " "Verilog HDL assignment warning at rectangle.v(26): truncated value with size 32 to match size of target (9)" {  } { { "rectangle.v" "" { Text "C:/Users/wezerds/Documents/GitHub/HDMITest/rectangle.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577942362916 "|HDMI_test|speedCluster:SPEED1|rectangle:sP7mR"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 rectangle.v(28) " "Verilog HDL assignment warning at rectangle.v(28): truncated value with size 32 to match size of target (12)" {  } { { "rectangle.v" "" { Text "C:/Users/wezerds/Documents/GitHub/HDMITest/rectangle.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577942362916 "|HDMI_test|speedCluster:SPEED1|rectangle:sP7mR"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 rectangle.v(29) " "Verilog HDL assignment warning at rectangle.v(29): truncated value with size 32 to match size of target (12)" {  } { { "rectangle.v" "" { Text "C:/Users/wezerds/Documents/GitHub/HDMITest/rectangle.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577942362916 "|HDMI_test|speedCluster:SPEED1|rectangle:sP7mR"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 rectangle.v(30) " "Verilog HDL assignment warning at rectangle.v(30): truncated value with size 32 to match size of target (12)" {  } { { "rectangle.v" "" { Text "C:/Users/wezerds/Documents/GitHub/HDMITest/rectangle.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577942362916 "|HDMI_test|speedCluster:SPEED1|rectangle:sP7mR"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 rectangle.v(31) " "Verilog HDL assignment warning at rectangle.v(31): truncated value with size 32 to match size of target (12)" {  } { { "rectangle.v" "" { Text "C:/Users/wezerds/Documents/GitHub/HDMITest/rectangle.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577942362916 "|HDMI_test|speedCluster:SPEED1|rectangle:sP7mR"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 rectangle.v(35) " "Verilog HDL assignment warning at rectangle.v(35): truncated value with size 32 to match size of target (12)" {  } { { "rectangle.v" "" { Text "C:/Users/wezerds/Documents/GitHub/HDMITest/rectangle.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577942362916 "|HDMI_test|speedCluster:SPEED1|rectangle:sP7mR"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 rectangle.v(36) " "Verilog HDL assignment warning at rectangle.v(36): truncated value with size 32 to match size of target (12)" {  } { { "rectangle.v" "" { Text "C:/Users/wezerds/Documents/GitHub/HDMITest/rectangle.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577942362916 "|HDMI_test|speedCluster:SPEED1|rectangle:sP7mR"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rectangle speedCluster:SPEED1\|rectangle:sP10mR " "Elaborating entity \"rectangle\" for hierarchy \"speedCluster:SPEED1\|rectangle:sP10mR\"" {  } { { "speedCluster.v" "sP10mR" { Text "C:/Users/wezerds/Documents/GitHub/HDMITest/speedCluster.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577942362916 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 rectangle.v(20) " "Verilog HDL assignment warning at rectangle.v(20): truncated value with size 32 to match size of target (12)" {  } { { "rectangle.v" "" { Text "C:/Users/wezerds/Documents/GitHub/HDMITest/rectangle.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577942362916 "|HDMI_test|speedCluster:SPEED1|rectangle:sP10mR"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 rectangle.v(21) " "Verilog HDL assignment warning at rectangle.v(21): truncated value with size 32 to match size of target (12)" {  } { { "rectangle.v" "" { Text "C:/Users/wezerds/Documents/GitHub/HDMITest/rectangle.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577942362916 "|HDMI_test|speedCluster:SPEED1|rectangle:sP10mR"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 rectangle.v(22) " "Verilog HDL assignment warning at rectangle.v(22): truncated value with size 32 to match size of target (1)" {  } { { "rectangle.v" "" { Text "C:/Users/wezerds/Documents/GitHub/HDMITest/rectangle.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577942362916 "|HDMI_test|speedCluster:SPEED1|rectangle:sP10mR"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 rectangle.v(23) " "Verilog HDL assignment warning at rectangle.v(23): truncated value with size 32 to match size of target (1)" {  } { { "rectangle.v" "" { Text "C:/Users/wezerds/Documents/GitHub/HDMITest/rectangle.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577942362916 "|HDMI_test|speedCluster:SPEED1|rectangle:sP10mR"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 rectangle.v(25) " "Verilog HDL assignment warning at rectangle.v(25): truncated value with size 32 to match size of target (9)" {  } { { "rectangle.v" "" { Text "C:/Users/wezerds/Documents/GitHub/HDMITest/rectangle.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577942362916 "|HDMI_test|speedCluster:SPEED1|rectangle:sP10mR"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 rectangle.v(26) " "Verilog HDL assignment warning at rectangle.v(26): truncated value with size 32 to match size of target (9)" {  } { { "rectangle.v" "" { Text "C:/Users/wezerds/Documents/GitHub/HDMITest/rectangle.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577942362916 "|HDMI_test|speedCluster:SPEED1|rectangle:sP10mR"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 rectangle.v(28) " "Verilog HDL assignment warning at rectangle.v(28): truncated value with size 32 to match size of target (12)" {  } { { "rectangle.v" "" { Text "C:/Users/wezerds/Documents/GitHub/HDMITest/rectangle.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577942362916 "|HDMI_test|speedCluster:SPEED1|rectangle:sP10mR"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 rectangle.v(29) " "Verilog HDL assignment warning at rectangle.v(29): truncated value with size 32 to match size of target (12)" {  } { { "rectangle.v" "" { Text "C:/Users/wezerds/Documents/GitHub/HDMITest/rectangle.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577942362916 "|HDMI_test|speedCluster:SPEED1|rectangle:sP10mR"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 rectangle.v(30) " "Verilog HDL assignment warning at rectangle.v(30): truncated value with size 32 to match size of target (12)" {  } { { "rectangle.v" "" { Text "C:/Users/wezerds/Documents/GitHub/HDMITest/rectangle.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577942362916 "|HDMI_test|speedCluster:SPEED1|rectangle:sP10mR"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 rectangle.v(31) " "Verilog HDL assignment warning at rectangle.v(31): truncated value with size 32 to match size of target (12)" {  } { { "rectangle.v" "" { Text "C:/Users/wezerds/Documents/GitHub/HDMITest/rectangle.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577942362916 "|HDMI_test|speedCluster:SPEED1|rectangle:sP10mR"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 rectangle.v(35) " "Verilog HDL assignment warning at rectangle.v(35): truncated value with size 32 to match size of target (12)" {  } { { "rectangle.v" "" { Text "C:/Users/wezerds/Documents/GitHub/HDMITest/rectangle.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577942362916 "|HDMI_test|speedCluster:SPEED1|rectangle:sP10mR"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 rectangle.v(36) " "Verilog HDL assignment warning at rectangle.v(36): truncated value with size 32 to match size of target (12)" {  } { { "rectangle.v" "" { Text "C:/Users/wezerds/Documents/GitHub/HDMITest/rectangle.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577942362916 "|HDMI_test|speedCluster:SPEED1|rectangle:sP10mR"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "assighColor assighColor:comb_3 " "Elaborating entity \"assighColor\" for hierarchy \"assighColor:comb_3\"" {  } { { "HDMI_test.v" "comb_3" { Text "C:/Users/wezerds/Documents/GitHub/HDMITest/HDMI_test.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577942362916 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "PLL " "Synthesized away the following PLL node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sdramPll:sdrc\|altpll:altpll_component\|sdramPll_altpll:auto_generated\|wire_pll1_clk\[0\] " "Synthesized away node \"sdramPll:sdrc\|altpll:altpll_component\|sdramPll_altpll:auto_generated\|wire_pll1_clk\[0\]\"" {  } { { "db/sdrampll_altpll.v" "" { Text "C:/Users/wezerds/Documents/GitHub/HDMITest/db/sdrampll_altpll.v" 77 -1 0 } } { "altpll.tdf" "" { Text "s:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } } { "sdramPll.v" "" { Text "C:/Users/wezerds/Documents/GitHub/HDMITest/sdramPll.v" 90 0 0 } } { "HDMI_test.v" "" { Text "C:/Users/wezerds/Documents/GitHub/HDMITest/HDMI_test.v" 15 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1577942363025 "|HDMI_test|sdramPll:sdrc|altpll:altpll_component|sdramPll_altpll:auto_generated|pll1"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1577942363025 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1577942363025 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "led\[0\] GND " "Pin \"led\[0\]\" is stuck at GND" {  } { { "HDMI_test.v" "" { Text "C:/Users/wezerds/Documents/GitHub/HDMITest/HDMI_test.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1577942363839 "|HDMI_test|led[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[1\] GND " "Pin \"led\[1\]\" is stuck at GND" {  } { { "HDMI_test.v" "" { Text "C:/Users/wezerds/Documents/GitHub/HDMITest/HDMI_test.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1577942363839 "|HDMI_test|led[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[2\] GND " "Pin \"led\[2\]\" is stuck at GND" {  } { { "HDMI_test.v" "" { Text "C:/Users/wezerds/Documents/GitHub/HDMITest/HDMI_test.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1577942363839 "|HDMI_test|led[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[3\] GND " "Pin \"led\[3\]\" is stuck at GND" {  } { { "HDMI_test.v" "" { Text "C:/Users/wezerds/Documents/GitHub/HDMITest/HDMI_test.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1577942363839 "|HDMI_test|led[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[4\] GND " "Pin \"led\[4\]\" is stuck at GND" {  } { { "HDMI_test.v" "" { Text "C:/Users/wezerds/Documents/GitHub/HDMITest/HDMI_test.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1577942363839 "|HDMI_test|led[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[5\] GND " "Pin \"led\[5\]\" is stuck at GND" {  } { { "HDMI_test.v" "" { Text "C:/Users/wezerds/Documents/GitHub/HDMITest/HDMI_test.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1577942363839 "|HDMI_test|led[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[6\] GND " "Pin \"led\[6\]\" is stuck at GND" {  } { { "HDMI_test.v" "" { Text "C:/Users/wezerds/Documents/GitHub/HDMITest/HDMI_test.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1577942363839 "|HDMI_test|led[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[7\] GND " "Pin \"led\[7\]\" is stuck at GND" {  } { { "HDMI_test.v" "" { Text "C:/Users/wezerds/Documents/GitHub/HDMITest/HDMI_test.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1577942363839 "|HDMI_test|led[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1577942363839 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1577942363902 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/wezerds/Documents/GitHub/HDMITest/output_files/HDMITest.map.smsg " "Generated suppressed messages file C:/Users/wezerds/Documents/GitHub/HDMITest/output_files/HDMITest.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577942364621 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1577942364761 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577942364761 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dip\[0\] " "No output dependent on input pin \"dip\[0\]\"" {  } { { "HDMI_test.v" "" { Text "C:/Users/wezerds/Documents/GitHub/HDMITest/HDMI_test.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1577942364855 "|HDMI_test|dip[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dip\[1\] " "No output dependent on input pin \"dip\[1\]\"" {  } { { "HDMI_test.v" "" { Text "C:/Users/wezerds/Documents/GitHub/HDMITest/HDMI_test.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1577942364855 "|HDMI_test|dip[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dip\[2\] " "No output dependent on input pin \"dip\[2\]\"" {  } { { "HDMI_test.v" "" { Text "C:/Users/wezerds/Documents/GitHub/HDMITest/HDMI_test.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1577942364855 "|HDMI_test|dip[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dip\[3\] " "No output dependent on input pin \"dip\[3\]\"" {  } { { "HDMI_test.v" "" { Text "C:/Users/wezerds/Documents/GitHub/HDMITest/HDMI_test.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1577942364855 "|HDMI_test|dip[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1577942364855 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1113 " "Implemented 1113 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1577942364855 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1577942364855 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1091 " "Implemented 1091 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1577942364855 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1577942364855 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1577942364855 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 182 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 182 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4829 " "Peak virtual memory: 4829 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1577942364886 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 01 21:19:24 2020 " "Processing ended: Wed Jan 01 21:19:24 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1577942364886 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1577942364886 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1577942364886 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1577942364886 ""}
