// Seed: 1284903957
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  output wire id_2;
  input wire id_1;
  id_4(
      .id_0(id_1), .id_1(1), .id_2(id_2), .id_3(1'b0), .id_4(id_2), .id_5(id_5)
  );
  wire id_6;
endmodule
module module_1 (
    input tri id_0,
    input tri1 id_1,
    input tri0 id_2
    , id_14,
    input tri id_3,
    input supply1 id_4,
    output wire id_5,
    output wire id_6,
    output tri id_7,
    input tri1 id_8,
    output tri0 id_9,
    input supply1 id_10,
    output wire id_11,
    output wire id_12
);
  assign id_12 = id_8;
  wire id_15;
  xor primCall (id_11, id_15, id_3, id_0, id_1, id_10, id_8, id_14, id_2);
  assign id_6 = 1 + 1 ? 1 : 1;
  module_0 modCall_1 (
      id_14,
      id_15,
      id_15
  );
  id_16(
      .id_0(1), .id_1(1 && 1), .id_2(1), .id_3(id_2), .id_4(1), .id_5(1)
  );
endmodule
