// Seed: 1323637745
module module_0 (
    input logic id_0,
    input tri1  id_1
);
  reg id_3;
  assign id_3 = 1;
  always @(posedge id_3) begin
    $display(1 & 1 != id_1);
    if (1) begin
      id_3 <= id_0;
      if (id_1 % 1 == 1) $display(1, 1);
    end else begin
      id_3 <= (id_3 && ~(id_3));
    end
  end
endmodule
module module_1 (
    input supply1 id_0,
    input logic id_1,
    output logic id_2,
    input tri1 id_3,
    output wor id_4
);
  always @(*) begin
    if (id_1 - 1) for (id_4 = 1; id_0.id_3; id_2 = 1) id_2 = #1 id_1;
  end
  module_0(
      id_1, id_3
  );
endmodule
