===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 32.7000 seconds

  ----User Time----  ----Wall Time----  ----Name----
    4.7025 (  8.1%)    4.7025 ( 14.4%)  FIR Parser
    0.0000 (  0.0%)    0.0000 (  0.0%)    Parse annotations
    0.0000 (  0.0%)    0.0000 (  0.0%)    Parse OMIR
    3.6969 (  6.4%)    3.6969 ( 11.3%)    Parse modules
    0.9567 (  1.7%)    0.9567 (  2.9%)    Verify circuit
   48.1572 ( 83.4%)   24.3596 ( 74.5%)  'firrtl.circuit' Pipeline
    0.9577 (  1.7%)    0.9577 (  2.9%)    LowerFIRRTLAnnotations
    4.3848 (  7.6%)    2.4106 (  7.4%)    'firrtl.module' Pipeline
    1.4291 (  2.5%)    0.7927 (  2.4%)      DropName
    2.9556 (  5.1%)    1.6179 (  4.9%)      CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)        (A) DominanceInfo
    0.0000 (  0.0%)    0.0000 (  0.0%)    InjectDUTHierarchy
    0.1980 (  0.3%)    0.1085 (  0.3%)    'firrtl.module' Pipeline
    0.1980 (  0.3%)    0.1085 (  0.3%)      LowerCHIRRTLPass
    0.3313 (  0.6%)    0.3313 (  1.0%)    InferWidths
    0.9551 (  1.7%)    0.9551 (  2.9%)    MemToRegOfVec
    1.6165 (  2.8%)    1.6165 (  4.9%)    InferResets
    0.1879 (  0.3%)    0.1879 (  0.6%)      (A) circt::firrtl::InstanceGraph
    0.2840 (  0.5%)    0.2840 (  0.9%)    WireDFT
    1.4981 (  2.6%)    1.4981 (  4.6%)    LowerFIRRTLTypes
    6.4078 ( 11.1%)    3.4999 ( 10.7%)    'firrtl.module' Pipeline
    4.8271 (  8.4%)    2.5865 (  7.9%)      ExpandWhens
    1.5794 (  2.7%)    0.9129 (  2.8%)      SFCCompat
    1.5634 (  2.7%)    1.5634 (  4.8%)    CheckCombCycles
    0.3511 (  0.6%)    0.3511 (  1.1%)      (A) circt::firrtl::InstanceGraph
    9.0311 ( 15.6%)    4.9697 ( 15.2%)    'firrtl.module' Pipeline
    8.5565 ( 14.8%)    4.7041 ( 14.4%)      Canonicalizer
    0.4745 (  0.8%)    0.2656 (  0.8%)      InferReadWrite
    0.2290 (  0.4%)    0.2290 (  0.7%)    PrefixModules
    0.0870 (  0.2%)    0.0870 (  0.3%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    0.5137 (  0.9%)    0.5137 (  1.6%)    Inliner
    1.1314 (  2.0%)    1.1314 (  3.5%)    IMConstProp
    0.0845 (  0.1%)    0.0845 (  0.3%)      (A) circt::firrtl::InstanceGraph
    0.0743 (  0.1%)    0.0743 (  0.2%)    AddSeqMemPorts
    0.0742 (  0.1%)    0.0742 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.2512 (  0.4%)    0.2512 (  0.8%)    CreateSiFiveMetadata
    0.0370 (  0.1%)    0.0370 (  0.1%)    ExtractInstances
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    0.0000 (  0.0%)    0.0000 (  0.0%)    BlackBoxReader
    3.7758 (  6.5%)    1.9787 (  6.1%)    'firrtl.module' Pipeline
    0.3377 (  0.6%)    0.1766 (  0.5%)      DropName
    3.4380 (  6.0%)    1.8021 (  5.5%)      Canonicalizer
    0.6784 (  1.2%)    0.6784 (  2.1%)    IMDeadCodeElim
    0.0724 (  0.1%)    0.0724 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)    EmitOMIR
    0.6526 (  1.1%)    0.6526 (  2.0%)  LowerFIRRTLToHW
    0.0378 (  0.1%)    0.0378 (  0.1%)    (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)    (A) circt::firrtl::NLATable
    0.1531 (  0.3%)    0.1531 (  0.5%)  LowerSeqToSV
    0.6191 (  1.1%)    0.6191 (  1.9%)  HWMemSimImpl
    0.9963 (  1.7%)    0.6465 (  2.0%)  'hw.module' Pipeline
    0.3609 (  0.6%)    0.2384 (  0.7%)    CSE
    0.0065 (  0.0%)    0.0034 (  0.0%)      (A) DominanceInfo
    0.3578 (  0.6%)    0.2448 (  0.7%)    Canonicalizer
    0.1610 (  0.3%)    0.1042 (  0.3%)    CSE
    0.0048 (  0.0%)    0.0024 (  0.0%)      (A) DominanceInfo
    0.0655 (  0.1%)    0.0339 (  0.1%)    HWCleanup
    0.2163 (  0.4%)    0.1224 (  0.4%)  'hw.module' Pipeline
    0.0376 (  0.1%)    0.0206 (  0.1%)    HWLegalizeModules
    0.1375 (  0.2%)    0.0813 (  0.2%)    PrettifyVerilog
    0.2276 (  0.4%)    0.2276 (  0.7%)  StripDebugInfoWithPred
    1.0915 (  1.9%)    1.0915 (  3.3%)  ExportVerilog
    0.0088 (  0.0%)    0.0088 (  0.0%)  Rest
   57.7100 (100.0%)   32.7000 (100.0%)  Total

{
  totalTime: 32.745,
  maxMemory: 1078603776
}
