[2025-09-17 03:46:48] START suite=qualcomm_srv trace=srv173_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv173_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000000 cycles: 2609230 heartbeat IPC: 3.833 cumulative IPC: 3.833 (Simulation time: 00 hr 00 min 38 sec)
Heartbeat CPU 0 instructions: 20000000 cycles: 5034476 heartbeat IPC: 4.123 cumulative IPC: 3.973 (Simulation time: 00 hr 01 min 15 sec)
Warmup finished CPU 0 instructions: 20000000 cycles: 5034476 cumulative IPC: 3.973 (Simulation time: 00 hr 01 min 15 sec)
Warmup complete CPU 0 instructions: 20000000 cycles: 5034476 cumulative IPC: 3.973 (Simulation time: 00 hr 01 min 15 sec)
Heartbeat CPU 0 instructions: 30000002 cycles: 14473273 heartbeat IPC: 1.059 cumulative IPC: 1.059 (Simulation time: 00 hr 02 min 29 sec)
Heartbeat CPU 0 instructions: 40000003 cycles: 23759914 heartbeat IPC: 1.077 cumulative IPC: 1.068 (Simulation time: 00 hr 03 min 42 sec)
Heartbeat CPU 0 instructions: 50000004 cycles: 33065786 heartbeat IPC: 1.075 cumulative IPC: 1.07 (Simulation time: 00 hr 04 min 55 sec)
Heartbeat CPU 0 instructions: 60000006 cycles: 42348929 heartbeat IPC: 1.077 cumulative IPC: 1.072 (Simulation time: 00 hr 06 min 08 sec)
Heartbeat CPU 0 instructions: 70000007 cycles: 51724967 heartbeat IPC: 1.067 cumulative IPC: 1.071 (Simulation time: 00 hr 07 min 20 sec)
Heartbeat CPU 0 instructions: 80000007 cycles: 60945408 heartbeat IPC: 1.085 cumulative IPC: 1.073 (Simulation time: 00 hr 08 min 24 sec)
Heartbeat CPU 0 instructions: 90000008 cycles: 70279466 heartbeat IPC: 1.071 cumulative IPC: 1.073 (Simulation time: 00 hr 09 min 35 sec)
Heartbeat CPU 0 instructions: 100000009 cycles: 79501165 heartbeat IPC: 1.084 cumulative IPC: 1.074 (Simulation time: 00 hr 10 min 46 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv173_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 110000011 cycles: 88737066 heartbeat IPC: 1.083 cumulative IPC: 1.075 (Simulation time: 00 hr 11 min 51 sec)
Simulation finished CPU 0 instructions: 100000001 cycles: 92907399 cumulative IPC: 1.076 (Simulation time: 00 hr 12 min 59 sec)
Simulation complete CPU 0 instructions: 100000001 cycles: 92907399 cumulative IPC: 1.076 (Simulation time: 00 hr 12 min 59 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv173_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.076 instructions: 100000001 cycles: 92907399
CPU 0 Branch Prediction Accuracy: 90.84% MPKI: 16.11 Average ROB Occupancy at Mispredict: 25.69
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.379
BRANCH_INDIRECT: 0.4096
BRANCH_CONDITIONAL: 13.19
BRANCH_DIRECT_CALL: 0.9241
BRANCH_INDIRECT_CALL: 0.589
BRANCH_RETURN: 0.6202


====Backend Stall Breakdown====
ROB_STALL: 64322
LQ_STALL: 0
SQ_STALL: 504156


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 125.545456
REPLAY_LOAD: 65.28302
NON_REPLAY_LOAD: 13.925608

== Total ==
ADDR_TRANS: 4143
REPLAY_LOAD: 3460
NON_REPLAY_LOAD: 56719

== Counts ==
ADDR_TRANS: 33
REPLAY_LOAD: 53
NON_REPLAY_LOAD: 4073

cpu0->cpu0_STLB TOTAL        ACCESS:    1870740 HIT:    1866125 MISS:       4615 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    1870740 HIT:    1866125 MISS:       4615 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 204.4 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    8335423 HIT:    7064797 MISS:    1270626 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    6775920 HIT:    5700059 MISS:    1075861 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     556141 HIT:     398755 MISS:     157386 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     995085 HIT:     965155 MISS:      29930 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       8277 HIT:        828 MISS:       7449 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 33.26 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15047403 HIT:    8065417 MISS:    6981986 MSHR_MERGE:    1638618
cpu0->cpu0_L1I LOAD         ACCESS:   15047403 HIT:    8065417 MISS:    6981986 MSHR_MERGE:    1638618
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 15.6 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   30597965 HIT:   27104242 MISS:    3493723 MSHR_MERGE:    1496743
cpu0->cpu0_L1D LOAD         ACCESS:   17215469 HIT:   15396659 MISS:    1818810 MSHR_MERGE:     386249
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   13373092 HIT:   11706566 MISS:    1666526 MSHR_MERGE:    1110384
cpu0->cpu0_L1D TRANSLATION  ACCESS:       9404 HIT:       1017 MISS:       8387 MSHR_MERGE:        110
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 21.69 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12493297 HIT:   10575917 MISS:    1917380 MSHR_MERGE:     960851
cpu0->cpu0_ITLB LOAD         ACCESS:   12493297 HIT:   10575917 MISS:    1917380 MSHR_MERGE:     960851
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.11 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   29036134 HIT:   27794067 MISS:    1242067 MSHR_MERGE:     327856
cpu0->cpu0_DTLB LOAD         ACCESS:   29036134 HIT:   27794067 MISS:    1242067 MSHR_MERGE:     327856
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 5.92 cycles
cpu0->LLC TOTAL        ACCESS:    1502113 HIT:    1454138 MISS:      47975 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:    1075861 HIT:    1057816 MISS:      18045 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:     157386 HIT:     131505 MISS:      25881 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     261417 HIT:     261292 MISS:        125 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       7449 HIT:       3525 MISS:       3924 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 107.2 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       3394
  ROW_BUFFER_MISS:      44456
  AVG DBUS CONGESTED CYCLE: 3.467
Channel 0 WQ ROW_BUFFER_HIT:        702
  ROW_BUFFER_MISS:      16963
  FULL:          0
Channel 0 REFRESHES ISSUED:       7742

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       536237       408422       101248         2329
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            4          212          427          268
  STLB miss resolved @ L2C                0          116          170          286           61
  STLB miss resolved @ LLC                0          171          307         1672          632
  STLB miss resolved @ MEM                0            1          251         2326         2107

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             165553        47602      1241631       166058          280
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            1          117          141           40
  STLB miss resolved @ L2C                0          120          152          208            7
  STLB miss resolved @ LLC                0           68          323          653           36
  STLB miss resolved @ MEM                0            0           75          200          135
[2025-09-17 03:59:47] END   suite=qualcomm_srv trace=srv173_ap (rc=0)
