
MAKET_VID_DOWN.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008258  08000188  08000188  00010188  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000220  080083e0  080083e0  000183e0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008600  08008600  00020024  2**0
                  CONTENTS
  4 .ARM          00000008  08008600  08008600  00018600  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008608  08008608  00020024  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008608  08008608  00018608  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800860c  0800860c  0001860c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000024  20000000  08008610  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00020024  2**0
                  CONTENTS
 10 .bss          000006f8  20000024  20000024  00020024  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  2000071c  2000071c  00020024  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00020024  2**0
                  CONTENTS, READONLY
 13 .comment      00000043  00000000  00000000  00020054  2**0
                  CONTENTS, READONLY
 14 .debug_info   00012f3c  00000000  00000000  00020097  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 00002f5f  00000000  00000000  00032fd3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00001048  00000000  00000000  00035f38  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 00000cac  00000000  00000000  00036f80  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  000227f0  00000000  00000000  00037c2c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   00016f0a  00000000  00000000  0005a41c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    000ce470  00000000  00000000  00071326  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  000043d8  00000000  00000000  0013f798  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000061  00000000  00000000  00143b70  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000024 	.word	0x20000024
 80001a4:	00000000 	.word	0x00000000
 80001a8:	080083c8 	.word	0x080083c8

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000028 	.word	0x20000028
 80001c4:	080083c8 	.word	0x080083c8

080001c8 <__aeabi_drsub>:
 80001c8:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80001cc:	e002      	b.n	80001d4 <__adddf3>
 80001ce:	bf00      	nop

080001d0 <__aeabi_dsub>:
 80001d0:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080001d4 <__adddf3>:
 80001d4:	b530      	push	{r4, r5, lr}
 80001d6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001da:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001de:	ea94 0f05 	teq	r4, r5
 80001e2:	bf08      	it	eq
 80001e4:	ea90 0f02 	teqeq	r0, r2
 80001e8:	bf1f      	itttt	ne
 80001ea:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001ee:	ea55 0c02 	orrsne.w	ip, r5, r2
 80001f2:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001f6:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80001fa:	f000 80e2 	beq.w	80003c2 <__adddf3+0x1ee>
 80001fe:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000202:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000206:	bfb8      	it	lt
 8000208:	426d      	neglt	r5, r5
 800020a:	dd0c      	ble.n	8000226 <__adddf3+0x52>
 800020c:	442c      	add	r4, r5
 800020e:	ea80 0202 	eor.w	r2, r0, r2
 8000212:	ea81 0303 	eor.w	r3, r1, r3
 8000216:	ea82 0000 	eor.w	r0, r2, r0
 800021a:	ea83 0101 	eor.w	r1, r3, r1
 800021e:	ea80 0202 	eor.w	r2, r0, r2
 8000222:	ea81 0303 	eor.w	r3, r1, r3
 8000226:	2d36      	cmp	r5, #54	; 0x36
 8000228:	bf88      	it	hi
 800022a:	bd30      	pophi	{r4, r5, pc}
 800022c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000230:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000234:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000238:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800023c:	d002      	beq.n	8000244 <__adddf3+0x70>
 800023e:	4240      	negs	r0, r0
 8000240:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000244:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000248:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800024c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000250:	d002      	beq.n	8000258 <__adddf3+0x84>
 8000252:	4252      	negs	r2, r2
 8000254:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000258:	ea94 0f05 	teq	r4, r5
 800025c:	f000 80a7 	beq.w	80003ae <__adddf3+0x1da>
 8000260:	f1a4 0401 	sub.w	r4, r4, #1
 8000264:	f1d5 0e20 	rsbs	lr, r5, #32
 8000268:	db0d      	blt.n	8000286 <__adddf3+0xb2>
 800026a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800026e:	fa22 f205 	lsr.w	r2, r2, r5
 8000272:	1880      	adds	r0, r0, r2
 8000274:	f141 0100 	adc.w	r1, r1, #0
 8000278:	fa03 f20e 	lsl.w	r2, r3, lr
 800027c:	1880      	adds	r0, r0, r2
 800027e:	fa43 f305 	asr.w	r3, r3, r5
 8000282:	4159      	adcs	r1, r3
 8000284:	e00e      	b.n	80002a4 <__adddf3+0xd0>
 8000286:	f1a5 0520 	sub.w	r5, r5, #32
 800028a:	f10e 0e20 	add.w	lr, lr, #32
 800028e:	2a01      	cmp	r2, #1
 8000290:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000294:	bf28      	it	cs
 8000296:	f04c 0c02 	orrcs.w	ip, ip, #2
 800029a:	fa43 f305 	asr.w	r3, r3, r5
 800029e:	18c0      	adds	r0, r0, r3
 80002a0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002a4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002a8:	d507      	bpl.n	80002ba <__adddf3+0xe6>
 80002aa:	f04f 0e00 	mov.w	lr, #0
 80002ae:	f1dc 0c00 	rsbs	ip, ip, #0
 80002b2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002b6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002ba:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002be:	d31b      	bcc.n	80002f8 <__adddf3+0x124>
 80002c0:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002c4:	d30c      	bcc.n	80002e0 <__adddf3+0x10c>
 80002c6:	0849      	lsrs	r1, r1, #1
 80002c8:	ea5f 0030 	movs.w	r0, r0, rrx
 80002cc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002d0:	f104 0401 	add.w	r4, r4, #1
 80002d4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002d8:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80002dc:	f080 809a 	bcs.w	8000414 <__adddf3+0x240>
 80002e0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80002e4:	bf08      	it	eq
 80002e6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002ea:	f150 0000 	adcs.w	r0, r0, #0
 80002ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002f2:	ea41 0105 	orr.w	r1, r1, r5
 80002f6:	bd30      	pop	{r4, r5, pc}
 80002f8:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80002fc:	4140      	adcs	r0, r0
 80002fe:	eb41 0101 	adc.w	r1, r1, r1
 8000302:	3c01      	subs	r4, #1
 8000304:	bf28      	it	cs
 8000306:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 800030a:	d2e9      	bcs.n	80002e0 <__adddf3+0x10c>
 800030c:	f091 0f00 	teq	r1, #0
 8000310:	bf04      	itt	eq
 8000312:	4601      	moveq	r1, r0
 8000314:	2000      	moveq	r0, #0
 8000316:	fab1 f381 	clz	r3, r1
 800031a:	bf08      	it	eq
 800031c:	3320      	addeq	r3, #32
 800031e:	f1a3 030b 	sub.w	r3, r3, #11
 8000322:	f1b3 0220 	subs.w	r2, r3, #32
 8000326:	da0c      	bge.n	8000342 <__adddf3+0x16e>
 8000328:	320c      	adds	r2, #12
 800032a:	dd08      	ble.n	800033e <__adddf3+0x16a>
 800032c:	f102 0c14 	add.w	ip, r2, #20
 8000330:	f1c2 020c 	rsb	r2, r2, #12
 8000334:	fa01 f00c 	lsl.w	r0, r1, ip
 8000338:	fa21 f102 	lsr.w	r1, r1, r2
 800033c:	e00c      	b.n	8000358 <__adddf3+0x184>
 800033e:	f102 0214 	add.w	r2, r2, #20
 8000342:	bfd8      	it	le
 8000344:	f1c2 0c20 	rsble	ip, r2, #32
 8000348:	fa01 f102 	lsl.w	r1, r1, r2
 800034c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000350:	bfdc      	itt	le
 8000352:	ea41 010c 	orrle.w	r1, r1, ip
 8000356:	4090      	lslle	r0, r2
 8000358:	1ae4      	subs	r4, r4, r3
 800035a:	bfa2      	ittt	ge
 800035c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000360:	4329      	orrge	r1, r5
 8000362:	bd30      	popge	{r4, r5, pc}
 8000364:	ea6f 0404 	mvn.w	r4, r4
 8000368:	3c1f      	subs	r4, #31
 800036a:	da1c      	bge.n	80003a6 <__adddf3+0x1d2>
 800036c:	340c      	adds	r4, #12
 800036e:	dc0e      	bgt.n	800038e <__adddf3+0x1ba>
 8000370:	f104 0414 	add.w	r4, r4, #20
 8000374:	f1c4 0220 	rsb	r2, r4, #32
 8000378:	fa20 f004 	lsr.w	r0, r0, r4
 800037c:	fa01 f302 	lsl.w	r3, r1, r2
 8000380:	ea40 0003 	orr.w	r0, r0, r3
 8000384:	fa21 f304 	lsr.w	r3, r1, r4
 8000388:	ea45 0103 	orr.w	r1, r5, r3
 800038c:	bd30      	pop	{r4, r5, pc}
 800038e:	f1c4 040c 	rsb	r4, r4, #12
 8000392:	f1c4 0220 	rsb	r2, r4, #32
 8000396:	fa20 f002 	lsr.w	r0, r0, r2
 800039a:	fa01 f304 	lsl.w	r3, r1, r4
 800039e:	ea40 0003 	orr.w	r0, r0, r3
 80003a2:	4629      	mov	r1, r5
 80003a4:	bd30      	pop	{r4, r5, pc}
 80003a6:	fa21 f004 	lsr.w	r0, r1, r4
 80003aa:	4629      	mov	r1, r5
 80003ac:	bd30      	pop	{r4, r5, pc}
 80003ae:	f094 0f00 	teq	r4, #0
 80003b2:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003b6:	bf06      	itte	eq
 80003b8:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003bc:	3401      	addeq	r4, #1
 80003be:	3d01      	subne	r5, #1
 80003c0:	e74e      	b.n	8000260 <__adddf3+0x8c>
 80003c2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003c6:	bf18      	it	ne
 80003c8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003cc:	d029      	beq.n	8000422 <__adddf3+0x24e>
 80003ce:	ea94 0f05 	teq	r4, r5
 80003d2:	bf08      	it	eq
 80003d4:	ea90 0f02 	teqeq	r0, r2
 80003d8:	d005      	beq.n	80003e6 <__adddf3+0x212>
 80003da:	ea54 0c00 	orrs.w	ip, r4, r0
 80003de:	bf04      	itt	eq
 80003e0:	4619      	moveq	r1, r3
 80003e2:	4610      	moveq	r0, r2
 80003e4:	bd30      	pop	{r4, r5, pc}
 80003e6:	ea91 0f03 	teq	r1, r3
 80003ea:	bf1e      	ittt	ne
 80003ec:	2100      	movne	r1, #0
 80003ee:	2000      	movne	r0, #0
 80003f0:	bd30      	popne	{r4, r5, pc}
 80003f2:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003f6:	d105      	bne.n	8000404 <__adddf3+0x230>
 80003f8:	0040      	lsls	r0, r0, #1
 80003fa:	4149      	adcs	r1, r1
 80003fc:	bf28      	it	cs
 80003fe:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000402:	bd30      	pop	{r4, r5, pc}
 8000404:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000408:	bf3c      	itt	cc
 800040a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800040e:	bd30      	popcc	{r4, r5, pc}
 8000410:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000414:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000418:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800041c:	f04f 0000 	mov.w	r0, #0
 8000420:	bd30      	pop	{r4, r5, pc}
 8000422:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000426:	bf1a      	itte	ne
 8000428:	4619      	movne	r1, r3
 800042a:	4610      	movne	r0, r2
 800042c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000430:	bf1c      	itt	ne
 8000432:	460b      	movne	r3, r1
 8000434:	4602      	movne	r2, r0
 8000436:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800043a:	bf06      	itte	eq
 800043c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000440:	ea91 0f03 	teqeq	r1, r3
 8000444:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000448:	bd30      	pop	{r4, r5, pc}
 800044a:	bf00      	nop

0800044c <__aeabi_ui2d>:
 800044c:	f090 0f00 	teq	r0, #0
 8000450:	bf04      	itt	eq
 8000452:	2100      	moveq	r1, #0
 8000454:	4770      	bxeq	lr
 8000456:	b530      	push	{r4, r5, lr}
 8000458:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800045c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000460:	f04f 0500 	mov.w	r5, #0
 8000464:	f04f 0100 	mov.w	r1, #0
 8000468:	e750      	b.n	800030c <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_i2d>:
 800046c:	f090 0f00 	teq	r0, #0
 8000470:	bf04      	itt	eq
 8000472:	2100      	moveq	r1, #0
 8000474:	4770      	bxeq	lr
 8000476:	b530      	push	{r4, r5, lr}
 8000478:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800047c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000480:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000484:	bf48      	it	mi
 8000486:	4240      	negmi	r0, r0
 8000488:	f04f 0100 	mov.w	r1, #0
 800048c:	e73e      	b.n	800030c <__adddf3+0x138>
 800048e:	bf00      	nop

08000490 <__aeabi_f2d>:
 8000490:	0042      	lsls	r2, r0, #1
 8000492:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000496:	ea4f 0131 	mov.w	r1, r1, rrx
 800049a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800049e:	bf1f      	itttt	ne
 80004a0:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004a4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004a8:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004ac:	4770      	bxne	lr
 80004ae:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80004b2:	bf08      	it	eq
 80004b4:	4770      	bxeq	lr
 80004b6:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80004ba:	bf04      	itt	eq
 80004bc:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80004c0:	4770      	bxeq	lr
 80004c2:	b530      	push	{r4, r5, lr}
 80004c4:	f44f 7460 	mov.w	r4, #896	; 0x380
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80004d0:	e71c      	b.n	800030c <__adddf3+0x138>
 80004d2:	bf00      	nop

080004d4 <__aeabi_ul2d>:
 80004d4:	ea50 0201 	orrs.w	r2, r0, r1
 80004d8:	bf08      	it	eq
 80004da:	4770      	bxeq	lr
 80004dc:	b530      	push	{r4, r5, lr}
 80004de:	f04f 0500 	mov.w	r5, #0
 80004e2:	e00a      	b.n	80004fa <__aeabi_l2d+0x16>

080004e4 <__aeabi_l2d>:
 80004e4:	ea50 0201 	orrs.w	r2, r0, r1
 80004e8:	bf08      	it	eq
 80004ea:	4770      	bxeq	lr
 80004ec:	b530      	push	{r4, r5, lr}
 80004ee:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80004f2:	d502      	bpl.n	80004fa <__aeabi_l2d+0x16>
 80004f4:	4240      	negs	r0, r0
 80004f6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004fa:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004fe:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000502:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000506:	f43f aed8 	beq.w	80002ba <__adddf3+0xe6>
 800050a:	f04f 0203 	mov.w	r2, #3
 800050e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000512:	bf18      	it	ne
 8000514:	3203      	addne	r2, #3
 8000516:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800051a:	bf18      	it	ne
 800051c:	3203      	addne	r2, #3
 800051e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000522:	f1c2 0320 	rsb	r3, r2, #32
 8000526:	fa00 fc03 	lsl.w	ip, r0, r3
 800052a:	fa20 f002 	lsr.w	r0, r0, r2
 800052e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000532:	ea40 000e 	orr.w	r0, r0, lr
 8000536:	fa21 f102 	lsr.w	r1, r1, r2
 800053a:	4414      	add	r4, r2
 800053c:	e6bd      	b.n	80002ba <__adddf3+0xe6>
 800053e:	bf00      	nop

08000540 <__aeabi_dmul>:
 8000540:	b570      	push	{r4, r5, r6, lr}
 8000542:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000546:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800054a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800054e:	bf1d      	ittte	ne
 8000550:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000554:	ea94 0f0c 	teqne	r4, ip
 8000558:	ea95 0f0c 	teqne	r5, ip
 800055c:	f000 f8de 	bleq	800071c <__aeabi_dmul+0x1dc>
 8000560:	442c      	add	r4, r5
 8000562:	ea81 0603 	eor.w	r6, r1, r3
 8000566:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800056a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800056e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000572:	bf18      	it	ne
 8000574:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000578:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800057c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000580:	d038      	beq.n	80005f4 <__aeabi_dmul+0xb4>
 8000582:	fba0 ce02 	umull	ip, lr, r0, r2
 8000586:	f04f 0500 	mov.w	r5, #0
 800058a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800058e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000592:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000596:	f04f 0600 	mov.w	r6, #0
 800059a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800059e:	f09c 0f00 	teq	ip, #0
 80005a2:	bf18      	it	ne
 80005a4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005a8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005ac:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005b0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005b4:	d204      	bcs.n	80005c0 <__aeabi_dmul+0x80>
 80005b6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005ba:	416d      	adcs	r5, r5
 80005bc:	eb46 0606 	adc.w	r6, r6, r6
 80005c0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005c4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005c8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005cc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005d0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005d4:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80005d8:	bf88      	it	hi
 80005da:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80005de:	d81e      	bhi.n	800061e <__aeabi_dmul+0xde>
 80005e0:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80005e4:	bf08      	it	eq
 80005e6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005ea:	f150 0000 	adcs.w	r0, r0, #0
 80005ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005f2:	bd70      	pop	{r4, r5, r6, pc}
 80005f4:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80005f8:	ea46 0101 	orr.w	r1, r6, r1
 80005fc:	ea40 0002 	orr.w	r0, r0, r2
 8000600:	ea81 0103 	eor.w	r1, r1, r3
 8000604:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000608:	bfc2      	ittt	gt
 800060a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800060e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000612:	bd70      	popgt	{r4, r5, r6, pc}
 8000614:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000618:	f04f 0e00 	mov.w	lr, #0
 800061c:	3c01      	subs	r4, #1
 800061e:	f300 80ab 	bgt.w	8000778 <__aeabi_dmul+0x238>
 8000622:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000626:	bfde      	ittt	le
 8000628:	2000      	movle	r0, #0
 800062a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800062e:	bd70      	pople	{r4, r5, r6, pc}
 8000630:	f1c4 0400 	rsb	r4, r4, #0
 8000634:	3c20      	subs	r4, #32
 8000636:	da35      	bge.n	80006a4 <__aeabi_dmul+0x164>
 8000638:	340c      	adds	r4, #12
 800063a:	dc1b      	bgt.n	8000674 <__aeabi_dmul+0x134>
 800063c:	f104 0414 	add.w	r4, r4, #20
 8000640:	f1c4 0520 	rsb	r5, r4, #32
 8000644:	fa00 f305 	lsl.w	r3, r0, r5
 8000648:	fa20 f004 	lsr.w	r0, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea40 0002 	orr.w	r0, r0, r2
 8000654:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000658:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800065c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000660:	fa21 f604 	lsr.w	r6, r1, r4
 8000664:	eb42 0106 	adc.w	r1, r2, r6
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f1c4 040c 	rsb	r4, r4, #12
 8000678:	f1c4 0520 	rsb	r5, r4, #32
 800067c:	fa00 f304 	lsl.w	r3, r0, r4
 8000680:	fa20 f005 	lsr.w	r0, r0, r5
 8000684:	fa01 f204 	lsl.w	r2, r1, r4
 8000688:	ea40 0002 	orr.w	r0, r0, r2
 800068c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000690:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000694:	f141 0100 	adc.w	r1, r1, #0
 8000698:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800069c:	bf08      	it	eq
 800069e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006a2:	bd70      	pop	{r4, r5, r6, pc}
 80006a4:	f1c4 0520 	rsb	r5, r4, #32
 80006a8:	fa00 f205 	lsl.w	r2, r0, r5
 80006ac:	ea4e 0e02 	orr.w	lr, lr, r2
 80006b0:	fa20 f304 	lsr.w	r3, r0, r4
 80006b4:	fa01 f205 	lsl.w	r2, r1, r5
 80006b8:	ea43 0302 	orr.w	r3, r3, r2
 80006bc:	fa21 f004 	lsr.w	r0, r1, r4
 80006c0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006c4:	fa21 f204 	lsr.w	r2, r1, r4
 80006c8:	ea20 0002 	bic.w	r0, r0, r2
 80006cc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006d0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006d4:	bf08      	it	eq
 80006d6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f094 0f00 	teq	r4, #0
 80006e0:	d10f      	bne.n	8000702 <__aeabi_dmul+0x1c2>
 80006e2:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80006e6:	0040      	lsls	r0, r0, #1
 80006e8:	eb41 0101 	adc.w	r1, r1, r1
 80006ec:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80006f0:	bf08      	it	eq
 80006f2:	3c01      	subeq	r4, #1
 80006f4:	d0f7      	beq.n	80006e6 <__aeabi_dmul+0x1a6>
 80006f6:	ea41 0106 	orr.w	r1, r1, r6
 80006fa:	f095 0f00 	teq	r5, #0
 80006fe:	bf18      	it	ne
 8000700:	4770      	bxne	lr
 8000702:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000706:	0052      	lsls	r2, r2, #1
 8000708:	eb43 0303 	adc.w	r3, r3, r3
 800070c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000710:	bf08      	it	eq
 8000712:	3d01      	subeq	r5, #1
 8000714:	d0f7      	beq.n	8000706 <__aeabi_dmul+0x1c6>
 8000716:	ea43 0306 	orr.w	r3, r3, r6
 800071a:	4770      	bx	lr
 800071c:	ea94 0f0c 	teq	r4, ip
 8000720:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000724:	bf18      	it	ne
 8000726:	ea95 0f0c 	teqne	r5, ip
 800072a:	d00c      	beq.n	8000746 <__aeabi_dmul+0x206>
 800072c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000730:	bf18      	it	ne
 8000732:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000736:	d1d1      	bne.n	80006dc <__aeabi_dmul+0x19c>
 8000738:	ea81 0103 	eor.w	r1, r1, r3
 800073c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000740:	f04f 0000 	mov.w	r0, #0
 8000744:	bd70      	pop	{r4, r5, r6, pc}
 8000746:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800074a:	bf06      	itte	eq
 800074c:	4610      	moveq	r0, r2
 800074e:	4619      	moveq	r1, r3
 8000750:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000754:	d019      	beq.n	800078a <__aeabi_dmul+0x24a>
 8000756:	ea94 0f0c 	teq	r4, ip
 800075a:	d102      	bne.n	8000762 <__aeabi_dmul+0x222>
 800075c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000760:	d113      	bne.n	800078a <__aeabi_dmul+0x24a>
 8000762:	ea95 0f0c 	teq	r5, ip
 8000766:	d105      	bne.n	8000774 <__aeabi_dmul+0x234>
 8000768:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800076c:	bf1c      	itt	ne
 800076e:	4610      	movne	r0, r2
 8000770:	4619      	movne	r1, r3
 8000772:	d10a      	bne.n	800078a <__aeabi_dmul+0x24a>
 8000774:	ea81 0103 	eor.w	r1, r1, r3
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000780:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000784:	f04f 0000 	mov.w	r0, #0
 8000788:	bd70      	pop	{r4, r5, r6, pc}
 800078a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800078e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000792:	bd70      	pop	{r4, r5, r6, pc}

08000794 <__aeabi_ddiv>:
 8000794:	b570      	push	{r4, r5, r6, lr}
 8000796:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800079a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800079e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007a2:	bf1d      	ittte	ne
 80007a4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007a8:	ea94 0f0c 	teqne	r4, ip
 80007ac:	ea95 0f0c 	teqne	r5, ip
 80007b0:	f000 f8a7 	bleq	8000902 <__aeabi_ddiv+0x16e>
 80007b4:	eba4 0405 	sub.w	r4, r4, r5
 80007b8:	ea81 0e03 	eor.w	lr, r1, r3
 80007bc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007c0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007c4:	f000 8088 	beq.w	80008d8 <__aeabi_ddiv+0x144>
 80007c8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007cc:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80007d0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007d4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007d8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007dc:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007e0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007e4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007e8:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80007ec:	429d      	cmp	r5, r3
 80007ee:	bf08      	it	eq
 80007f0:	4296      	cmpeq	r6, r2
 80007f2:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80007f6:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80007fa:	d202      	bcs.n	8000802 <__aeabi_ddiv+0x6e>
 80007fc:	085b      	lsrs	r3, r3, #1
 80007fe:	ea4f 0232 	mov.w	r2, r2, rrx
 8000802:	1ab6      	subs	r6, r6, r2
 8000804:	eb65 0503 	sbc.w	r5, r5, r3
 8000808:	085b      	lsrs	r3, r3, #1
 800080a:	ea4f 0232 	mov.w	r2, r2, rrx
 800080e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000812:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000816:	ebb6 0e02 	subs.w	lr, r6, r2
 800081a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800081e:	bf22      	ittt	cs
 8000820:	1ab6      	subcs	r6, r6, r2
 8000822:	4675      	movcs	r5, lr
 8000824:	ea40 000c 	orrcs.w	r0, r0, ip
 8000828:	085b      	lsrs	r3, r3, #1
 800082a:	ea4f 0232 	mov.w	r2, r2, rrx
 800082e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000832:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000836:	bf22      	ittt	cs
 8000838:	1ab6      	subcs	r6, r6, r2
 800083a:	4675      	movcs	r5, lr
 800083c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000840:	085b      	lsrs	r3, r3, #1
 8000842:	ea4f 0232 	mov.w	r2, r2, rrx
 8000846:	ebb6 0e02 	subs.w	lr, r6, r2
 800084a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800084e:	bf22      	ittt	cs
 8000850:	1ab6      	subcs	r6, r6, r2
 8000852:	4675      	movcs	r5, lr
 8000854:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000858:	085b      	lsrs	r3, r3, #1
 800085a:	ea4f 0232 	mov.w	r2, r2, rrx
 800085e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000862:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000866:	bf22      	ittt	cs
 8000868:	1ab6      	subcs	r6, r6, r2
 800086a:	4675      	movcs	r5, lr
 800086c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000870:	ea55 0e06 	orrs.w	lr, r5, r6
 8000874:	d018      	beq.n	80008a8 <__aeabi_ddiv+0x114>
 8000876:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800087a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800087e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000882:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000886:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800088a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800088e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000892:	d1c0      	bne.n	8000816 <__aeabi_ddiv+0x82>
 8000894:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000898:	d10b      	bne.n	80008b2 <__aeabi_ddiv+0x11e>
 800089a:	ea41 0100 	orr.w	r1, r1, r0
 800089e:	f04f 0000 	mov.w	r0, #0
 80008a2:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008a6:	e7b6      	b.n	8000816 <__aeabi_ddiv+0x82>
 80008a8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008ac:	bf04      	itt	eq
 80008ae:	4301      	orreq	r1, r0
 80008b0:	2000      	moveq	r0, #0
 80008b2:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008b6:	bf88      	it	hi
 80008b8:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008bc:	f63f aeaf 	bhi.w	800061e <__aeabi_dmul+0xde>
 80008c0:	ebb5 0c03 	subs.w	ip, r5, r3
 80008c4:	bf04      	itt	eq
 80008c6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008ca:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008ce:	f150 0000 	adcs.w	r0, r0, #0
 80008d2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008d6:	bd70      	pop	{r4, r5, r6, pc}
 80008d8:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80008dc:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008e0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008e4:	bfc2      	ittt	gt
 80008e6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008ea:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008ee:	bd70      	popgt	{r4, r5, r6, pc}
 80008f0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80008f4:	f04f 0e00 	mov.w	lr, #0
 80008f8:	3c01      	subs	r4, #1
 80008fa:	e690      	b.n	800061e <__aeabi_dmul+0xde>
 80008fc:	ea45 0e06 	orr.w	lr, r5, r6
 8000900:	e68d      	b.n	800061e <__aeabi_dmul+0xde>
 8000902:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000906:	ea94 0f0c 	teq	r4, ip
 800090a:	bf08      	it	eq
 800090c:	ea95 0f0c 	teqeq	r5, ip
 8000910:	f43f af3b 	beq.w	800078a <__aeabi_dmul+0x24a>
 8000914:	ea94 0f0c 	teq	r4, ip
 8000918:	d10a      	bne.n	8000930 <__aeabi_ddiv+0x19c>
 800091a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800091e:	f47f af34 	bne.w	800078a <__aeabi_dmul+0x24a>
 8000922:	ea95 0f0c 	teq	r5, ip
 8000926:	f47f af25 	bne.w	8000774 <__aeabi_dmul+0x234>
 800092a:	4610      	mov	r0, r2
 800092c:	4619      	mov	r1, r3
 800092e:	e72c      	b.n	800078a <__aeabi_dmul+0x24a>
 8000930:	ea95 0f0c 	teq	r5, ip
 8000934:	d106      	bne.n	8000944 <__aeabi_ddiv+0x1b0>
 8000936:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800093a:	f43f aefd 	beq.w	8000738 <__aeabi_dmul+0x1f8>
 800093e:	4610      	mov	r0, r2
 8000940:	4619      	mov	r1, r3
 8000942:	e722      	b.n	800078a <__aeabi_dmul+0x24a>
 8000944:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000948:	bf18      	it	ne
 800094a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800094e:	f47f aec5 	bne.w	80006dc <__aeabi_dmul+0x19c>
 8000952:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000956:	f47f af0d 	bne.w	8000774 <__aeabi_dmul+0x234>
 800095a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800095e:	f47f aeeb 	bne.w	8000738 <__aeabi_dmul+0x1f8>
 8000962:	e712      	b.n	800078a <__aeabi_dmul+0x24a>

08000964 <__aeabi_d2f>:
 8000964:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000968:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 800096c:	bf24      	itt	cs
 800096e:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000972:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000976:	d90d      	bls.n	8000994 <__aeabi_d2f+0x30>
 8000978:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 800097c:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000980:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000984:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000988:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 800098c:	bf08      	it	eq
 800098e:	f020 0001 	biceq.w	r0, r0, #1
 8000992:	4770      	bx	lr
 8000994:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000998:	d121      	bne.n	80009de <__aeabi_d2f+0x7a>
 800099a:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 800099e:	bfbc      	itt	lt
 80009a0:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 80009a4:	4770      	bxlt	lr
 80009a6:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009aa:	ea4f 5252 	mov.w	r2, r2, lsr #21
 80009ae:	f1c2 0218 	rsb	r2, r2, #24
 80009b2:	f1c2 0c20 	rsb	ip, r2, #32
 80009b6:	fa10 f30c 	lsls.w	r3, r0, ip
 80009ba:	fa20 f002 	lsr.w	r0, r0, r2
 80009be:	bf18      	it	ne
 80009c0:	f040 0001 	orrne.w	r0, r0, #1
 80009c4:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 80009c8:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 80009cc:	fa03 fc0c 	lsl.w	ip, r3, ip
 80009d0:	ea40 000c 	orr.w	r0, r0, ip
 80009d4:	fa23 f302 	lsr.w	r3, r3, r2
 80009d8:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80009dc:	e7cc      	b.n	8000978 <__aeabi_d2f+0x14>
 80009de:	ea7f 5362 	mvns.w	r3, r2, asr #21
 80009e2:	d107      	bne.n	80009f4 <__aeabi_d2f+0x90>
 80009e4:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 80009e8:	bf1e      	ittt	ne
 80009ea:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 80009ee:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 80009f2:	4770      	bxne	lr
 80009f4:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 80009f8:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 80009fc:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000a00:	4770      	bx	lr
 8000a02:	bf00      	nop

08000a04 <__aeabi_uldivmod>:
 8000a04:	b953      	cbnz	r3, 8000a1c <__aeabi_uldivmod+0x18>
 8000a06:	b94a      	cbnz	r2, 8000a1c <__aeabi_uldivmod+0x18>
 8000a08:	2900      	cmp	r1, #0
 8000a0a:	bf08      	it	eq
 8000a0c:	2800      	cmpeq	r0, #0
 8000a0e:	bf1c      	itt	ne
 8000a10:	f04f 31ff 	movne.w	r1, #4294967295
 8000a14:	f04f 30ff 	movne.w	r0, #4294967295
 8000a18:	f000 b970 	b.w	8000cfc <__aeabi_idiv0>
 8000a1c:	f1ad 0c08 	sub.w	ip, sp, #8
 8000a20:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000a24:	f000 f806 	bl	8000a34 <__udivmoddi4>
 8000a28:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000a2c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000a30:	b004      	add	sp, #16
 8000a32:	4770      	bx	lr

08000a34 <__udivmoddi4>:
 8000a34:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000a38:	9e08      	ldr	r6, [sp, #32]
 8000a3a:	460d      	mov	r5, r1
 8000a3c:	4604      	mov	r4, r0
 8000a3e:	460f      	mov	r7, r1
 8000a40:	2b00      	cmp	r3, #0
 8000a42:	d14a      	bne.n	8000ada <__udivmoddi4+0xa6>
 8000a44:	428a      	cmp	r2, r1
 8000a46:	4694      	mov	ip, r2
 8000a48:	d965      	bls.n	8000b16 <__udivmoddi4+0xe2>
 8000a4a:	fab2 f382 	clz	r3, r2
 8000a4e:	b143      	cbz	r3, 8000a62 <__udivmoddi4+0x2e>
 8000a50:	fa02 fc03 	lsl.w	ip, r2, r3
 8000a54:	f1c3 0220 	rsb	r2, r3, #32
 8000a58:	409f      	lsls	r7, r3
 8000a5a:	fa20 f202 	lsr.w	r2, r0, r2
 8000a5e:	4317      	orrs	r7, r2
 8000a60:	409c      	lsls	r4, r3
 8000a62:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000a66:	fa1f f58c 	uxth.w	r5, ip
 8000a6a:	fbb7 f1fe 	udiv	r1, r7, lr
 8000a6e:	0c22      	lsrs	r2, r4, #16
 8000a70:	fb0e 7711 	mls	r7, lr, r1, r7
 8000a74:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000a78:	fb01 f005 	mul.w	r0, r1, r5
 8000a7c:	4290      	cmp	r0, r2
 8000a7e:	d90a      	bls.n	8000a96 <__udivmoddi4+0x62>
 8000a80:	eb1c 0202 	adds.w	r2, ip, r2
 8000a84:	f101 37ff 	add.w	r7, r1, #4294967295
 8000a88:	f080 811c 	bcs.w	8000cc4 <__udivmoddi4+0x290>
 8000a8c:	4290      	cmp	r0, r2
 8000a8e:	f240 8119 	bls.w	8000cc4 <__udivmoddi4+0x290>
 8000a92:	3902      	subs	r1, #2
 8000a94:	4462      	add	r2, ip
 8000a96:	1a12      	subs	r2, r2, r0
 8000a98:	b2a4      	uxth	r4, r4
 8000a9a:	fbb2 f0fe 	udiv	r0, r2, lr
 8000a9e:	fb0e 2210 	mls	r2, lr, r0, r2
 8000aa2:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000aa6:	fb00 f505 	mul.w	r5, r0, r5
 8000aaa:	42a5      	cmp	r5, r4
 8000aac:	d90a      	bls.n	8000ac4 <__udivmoddi4+0x90>
 8000aae:	eb1c 0404 	adds.w	r4, ip, r4
 8000ab2:	f100 32ff 	add.w	r2, r0, #4294967295
 8000ab6:	f080 8107 	bcs.w	8000cc8 <__udivmoddi4+0x294>
 8000aba:	42a5      	cmp	r5, r4
 8000abc:	f240 8104 	bls.w	8000cc8 <__udivmoddi4+0x294>
 8000ac0:	4464      	add	r4, ip
 8000ac2:	3802      	subs	r0, #2
 8000ac4:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000ac8:	1b64      	subs	r4, r4, r5
 8000aca:	2100      	movs	r1, #0
 8000acc:	b11e      	cbz	r6, 8000ad6 <__udivmoddi4+0xa2>
 8000ace:	40dc      	lsrs	r4, r3
 8000ad0:	2300      	movs	r3, #0
 8000ad2:	e9c6 4300 	strd	r4, r3, [r6]
 8000ad6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ada:	428b      	cmp	r3, r1
 8000adc:	d908      	bls.n	8000af0 <__udivmoddi4+0xbc>
 8000ade:	2e00      	cmp	r6, #0
 8000ae0:	f000 80ed 	beq.w	8000cbe <__udivmoddi4+0x28a>
 8000ae4:	2100      	movs	r1, #0
 8000ae6:	e9c6 0500 	strd	r0, r5, [r6]
 8000aea:	4608      	mov	r0, r1
 8000aec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000af0:	fab3 f183 	clz	r1, r3
 8000af4:	2900      	cmp	r1, #0
 8000af6:	d149      	bne.n	8000b8c <__udivmoddi4+0x158>
 8000af8:	42ab      	cmp	r3, r5
 8000afa:	d302      	bcc.n	8000b02 <__udivmoddi4+0xce>
 8000afc:	4282      	cmp	r2, r0
 8000afe:	f200 80f8 	bhi.w	8000cf2 <__udivmoddi4+0x2be>
 8000b02:	1a84      	subs	r4, r0, r2
 8000b04:	eb65 0203 	sbc.w	r2, r5, r3
 8000b08:	2001      	movs	r0, #1
 8000b0a:	4617      	mov	r7, r2
 8000b0c:	2e00      	cmp	r6, #0
 8000b0e:	d0e2      	beq.n	8000ad6 <__udivmoddi4+0xa2>
 8000b10:	e9c6 4700 	strd	r4, r7, [r6]
 8000b14:	e7df      	b.n	8000ad6 <__udivmoddi4+0xa2>
 8000b16:	b902      	cbnz	r2, 8000b1a <__udivmoddi4+0xe6>
 8000b18:	deff      	udf	#255	; 0xff
 8000b1a:	fab2 f382 	clz	r3, r2
 8000b1e:	2b00      	cmp	r3, #0
 8000b20:	f040 8090 	bne.w	8000c44 <__udivmoddi4+0x210>
 8000b24:	1a8a      	subs	r2, r1, r2
 8000b26:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000b2a:	fa1f fe8c 	uxth.w	lr, ip
 8000b2e:	2101      	movs	r1, #1
 8000b30:	fbb2 f5f7 	udiv	r5, r2, r7
 8000b34:	fb07 2015 	mls	r0, r7, r5, r2
 8000b38:	0c22      	lsrs	r2, r4, #16
 8000b3a:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000b3e:	fb0e f005 	mul.w	r0, lr, r5
 8000b42:	4290      	cmp	r0, r2
 8000b44:	d908      	bls.n	8000b58 <__udivmoddi4+0x124>
 8000b46:	eb1c 0202 	adds.w	r2, ip, r2
 8000b4a:	f105 38ff 	add.w	r8, r5, #4294967295
 8000b4e:	d202      	bcs.n	8000b56 <__udivmoddi4+0x122>
 8000b50:	4290      	cmp	r0, r2
 8000b52:	f200 80cb 	bhi.w	8000cec <__udivmoddi4+0x2b8>
 8000b56:	4645      	mov	r5, r8
 8000b58:	1a12      	subs	r2, r2, r0
 8000b5a:	b2a4      	uxth	r4, r4
 8000b5c:	fbb2 f0f7 	udiv	r0, r2, r7
 8000b60:	fb07 2210 	mls	r2, r7, r0, r2
 8000b64:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000b68:	fb0e fe00 	mul.w	lr, lr, r0
 8000b6c:	45a6      	cmp	lr, r4
 8000b6e:	d908      	bls.n	8000b82 <__udivmoddi4+0x14e>
 8000b70:	eb1c 0404 	adds.w	r4, ip, r4
 8000b74:	f100 32ff 	add.w	r2, r0, #4294967295
 8000b78:	d202      	bcs.n	8000b80 <__udivmoddi4+0x14c>
 8000b7a:	45a6      	cmp	lr, r4
 8000b7c:	f200 80bb 	bhi.w	8000cf6 <__udivmoddi4+0x2c2>
 8000b80:	4610      	mov	r0, r2
 8000b82:	eba4 040e 	sub.w	r4, r4, lr
 8000b86:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000b8a:	e79f      	b.n	8000acc <__udivmoddi4+0x98>
 8000b8c:	f1c1 0720 	rsb	r7, r1, #32
 8000b90:	408b      	lsls	r3, r1
 8000b92:	fa22 fc07 	lsr.w	ip, r2, r7
 8000b96:	ea4c 0c03 	orr.w	ip, ip, r3
 8000b9a:	fa05 f401 	lsl.w	r4, r5, r1
 8000b9e:	fa20 f307 	lsr.w	r3, r0, r7
 8000ba2:	40fd      	lsrs	r5, r7
 8000ba4:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000ba8:	4323      	orrs	r3, r4
 8000baa:	fbb5 f8f9 	udiv	r8, r5, r9
 8000bae:	fa1f fe8c 	uxth.w	lr, ip
 8000bb2:	fb09 5518 	mls	r5, r9, r8, r5
 8000bb6:	0c1c      	lsrs	r4, r3, #16
 8000bb8:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000bbc:	fb08 f50e 	mul.w	r5, r8, lr
 8000bc0:	42a5      	cmp	r5, r4
 8000bc2:	fa02 f201 	lsl.w	r2, r2, r1
 8000bc6:	fa00 f001 	lsl.w	r0, r0, r1
 8000bca:	d90b      	bls.n	8000be4 <__udivmoddi4+0x1b0>
 8000bcc:	eb1c 0404 	adds.w	r4, ip, r4
 8000bd0:	f108 3aff 	add.w	sl, r8, #4294967295
 8000bd4:	f080 8088 	bcs.w	8000ce8 <__udivmoddi4+0x2b4>
 8000bd8:	42a5      	cmp	r5, r4
 8000bda:	f240 8085 	bls.w	8000ce8 <__udivmoddi4+0x2b4>
 8000bde:	f1a8 0802 	sub.w	r8, r8, #2
 8000be2:	4464      	add	r4, ip
 8000be4:	1b64      	subs	r4, r4, r5
 8000be6:	b29d      	uxth	r5, r3
 8000be8:	fbb4 f3f9 	udiv	r3, r4, r9
 8000bec:	fb09 4413 	mls	r4, r9, r3, r4
 8000bf0:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000bf4:	fb03 fe0e 	mul.w	lr, r3, lr
 8000bf8:	45a6      	cmp	lr, r4
 8000bfa:	d908      	bls.n	8000c0e <__udivmoddi4+0x1da>
 8000bfc:	eb1c 0404 	adds.w	r4, ip, r4
 8000c00:	f103 35ff 	add.w	r5, r3, #4294967295
 8000c04:	d26c      	bcs.n	8000ce0 <__udivmoddi4+0x2ac>
 8000c06:	45a6      	cmp	lr, r4
 8000c08:	d96a      	bls.n	8000ce0 <__udivmoddi4+0x2ac>
 8000c0a:	3b02      	subs	r3, #2
 8000c0c:	4464      	add	r4, ip
 8000c0e:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c12:	fba3 9502 	umull	r9, r5, r3, r2
 8000c16:	eba4 040e 	sub.w	r4, r4, lr
 8000c1a:	42ac      	cmp	r4, r5
 8000c1c:	46c8      	mov	r8, r9
 8000c1e:	46ae      	mov	lr, r5
 8000c20:	d356      	bcc.n	8000cd0 <__udivmoddi4+0x29c>
 8000c22:	d053      	beq.n	8000ccc <__udivmoddi4+0x298>
 8000c24:	b156      	cbz	r6, 8000c3c <__udivmoddi4+0x208>
 8000c26:	ebb0 0208 	subs.w	r2, r0, r8
 8000c2a:	eb64 040e 	sbc.w	r4, r4, lr
 8000c2e:	fa04 f707 	lsl.w	r7, r4, r7
 8000c32:	40ca      	lsrs	r2, r1
 8000c34:	40cc      	lsrs	r4, r1
 8000c36:	4317      	orrs	r7, r2
 8000c38:	e9c6 7400 	strd	r7, r4, [r6]
 8000c3c:	4618      	mov	r0, r3
 8000c3e:	2100      	movs	r1, #0
 8000c40:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c44:	f1c3 0120 	rsb	r1, r3, #32
 8000c48:	fa02 fc03 	lsl.w	ip, r2, r3
 8000c4c:	fa20 f201 	lsr.w	r2, r0, r1
 8000c50:	fa25 f101 	lsr.w	r1, r5, r1
 8000c54:	409d      	lsls	r5, r3
 8000c56:	432a      	orrs	r2, r5
 8000c58:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000c5c:	fa1f fe8c 	uxth.w	lr, ip
 8000c60:	fbb1 f0f7 	udiv	r0, r1, r7
 8000c64:	fb07 1510 	mls	r5, r7, r0, r1
 8000c68:	0c11      	lsrs	r1, r2, #16
 8000c6a:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000c6e:	fb00 f50e 	mul.w	r5, r0, lr
 8000c72:	428d      	cmp	r5, r1
 8000c74:	fa04 f403 	lsl.w	r4, r4, r3
 8000c78:	d908      	bls.n	8000c8c <__udivmoddi4+0x258>
 8000c7a:	eb1c 0101 	adds.w	r1, ip, r1
 8000c7e:	f100 38ff 	add.w	r8, r0, #4294967295
 8000c82:	d22f      	bcs.n	8000ce4 <__udivmoddi4+0x2b0>
 8000c84:	428d      	cmp	r5, r1
 8000c86:	d92d      	bls.n	8000ce4 <__udivmoddi4+0x2b0>
 8000c88:	3802      	subs	r0, #2
 8000c8a:	4461      	add	r1, ip
 8000c8c:	1b49      	subs	r1, r1, r5
 8000c8e:	b292      	uxth	r2, r2
 8000c90:	fbb1 f5f7 	udiv	r5, r1, r7
 8000c94:	fb07 1115 	mls	r1, r7, r5, r1
 8000c98:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000c9c:	fb05 f10e 	mul.w	r1, r5, lr
 8000ca0:	4291      	cmp	r1, r2
 8000ca2:	d908      	bls.n	8000cb6 <__udivmoddi4+0x282>
 8000ca4:	eb1c 0202 	adds.w	r2, ip, r2
 8000ca8:	f105 38ff 	add.w	r8, r5, #4294967295
 8000cac:	d216      	bcs.n	8000cdc <__udivmoddi4+0x2a8>
 8000cae:	4291      	cmp	r1, r2
 8000cb0:	d914      	bls.n	8000cdc <__udivmoddi4+0x2a8>
 8000cb2:	3d02      	subs	r5, #2
 8000cb4:	4462      	add	r2, ip
 8000cb6:	1a52      	subs	r2, r2, r1
 8000cb8:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000cbc:	e738      	b.n	8000b30 <__udivmoddi4+0xfc>
 8000cbe:	4631      	mov	r1, r6
 8000cc0:	4630      	mov	r0, r6
 8000cc2:	e708      	b.n	8000ad6 <__udivmoddi4+0xa2>
 8000cc4:	4639      	mov	r1, r7
 8000cc6:	e6e6      	b.n	8000a96 <__udivmoddi4+0x62>
 8000cc8:	4610      	mov	r0, r2
 8000cca:	e6fb      	b.n	8000ac4 <__udivmoddi4+0x90>
 8000ccc:	4548      	cmp	r0, r9
 8000cce:	d2a9      	bcs.n	8000c24 <__udivmoddi4+0x1f0>
 8000cd0:	ebb9 0802 	subs.w	r8, r9, r2
 8000cd4:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000cd8:	3b01      	subs	r3, #1
 8000cda:	e7a3      	b.n	8000c24 <__udivmoddi4+0x1f0>
 8000cdc:	4645      	mov	r5, r8
 8000cde:	e7ea      	b.n	8000cb6 <__udivmoddi4+0x282>
 8000ce0:	462b      	mov	r3, r5
 8000ce2:	e794      	b.n	8000c0e <__udivmoddi4+0x1da>
 8000ce4:	4640      	mov	r0, r8
 8000ce6:	e7d1      	b.n	8000c8c <__udivmoddi4+0x258>
 8000ce8:	46d0      	mov	r8, sl
 8000cea:	e77b      	b.n	8000be4 <__udivmoddi4+0x1b0>
 8000cec:	3d02      	subs	r5, #2
 8000cee:	4462      	add	r2, ip
 8000cf0:	e732      	b.n	8000b58 <__udivmoddi4+0x124>
 8000cf2:	4608      	mov	r0, r1
 8000cf4:	e70a      	b.n	8000b0c <__udivmoddi4+0xd8>
 8000cf6:	4464      	add	r4, ip
 8000cf8:	3802      	subs	r0, #2
 8000cfa:	e742      	b.n	8000b82 <__udivmoddi4+0x14e>

08000cfc <__aeabi_idiv0>:
 8000cfc:	4770      	bx	lr
 8000cfe:	bf00      	nop

08000d00 <Periph_Init>:
uint32_t I_mean_sum;
uint16_t I_mean_buf[MEAN_BUF_SIZE];

HAL_StatusTypeDef Init_Error;

uint8_t Periph_Init() {
 8000d00:	b580      	push	{r7, lr}
 8000d02:	af00      	add	r7, sp, #0

	// Запуск АЦП
	__HAL_ADC_ENABLE(&hadc2);
 8000d04:	4b55      	ldr	r3, [pc, #340]	; (8000e5c <Periph_Init+0x15c>)
 8000d06:	681b      	ldr	r3, [r3, #0]
 8000d08:	689a      	ldr	r2, [r3, #8]
 8000d0a:	4b54      	ldr	r3, [pc, #336]	; (8000e5c <Periph_Init+0x15c>)
 8000d0c:	681b      	ldr	r3, [r3, #0]
 8000d0e:	f042 0201 	orr.w	r2, r2, #1
 8000d12:	609a      	str	r2, [r3, #8]
	__HAL_ADC_ENABLE(&hadc3);
 8000d14:	4b52      	ldr	r3, [pc, #328]	; (8000e60 <Periph_Init+0x160>)
 8000d16:	681b      	ldr	r3, [r3, #0]
 8000d18:	689a      	ldr	r2, [r3, #8]
 8000d1a:	4b51      	ldr	r3, [pc, #324]	; (8000e60 <Periph_Init+0x160>)
 8000d1c:	681b      	ldr	r3, [r3, #0]
 8000d1e:	f042 0201 	orr.w	r2, r2, #1
 8000d22:	609a      	str	r2, [r3, #8]
	Init_Error = HAL_ADCEx_MultiModeStart_DMA(&hadc1, (uint32_t*) Device_ADC_Buf, ADC_CHANNELS);
 8000d24:	2203      	movs	r2, #3
 8000d26:	494f      	ldr	r1, [pc, #316]	; (8000e64 <Periph_Init+0x164>)
 8000d28:	484f      	ldr	r0, [pc, #316]	; (8000e68 <Periph_Init+0x168>)
 8000d2a:	f003 fce7 	bl	80046fc <HAL_ADCEx_MultiModeStart_DMA>
 8000d2e:	4603      	mov	r3, r0
 8000d30:	461a      	mov	r2, r3
 8000d32:	4b4e      	ldr	r3, [pc, #312]	; (8000e6c <Periph_Init+0x16c>)
 8000d34:	701a      	strb	r2, [r3, #0]
	__HAL_DMA_DISABLE_IT(&hdma_adc1, DMA_IT_TC);
 8000d36:	4b4e      	ldr	r3, [pc, #312]	; (8000e70 <Periph_Init+0x170>)
 8000d38:	681b      	ldr	r3, [r3, #0]
 8000d3a:	681a      	ldr	r2, [r3, #0]
 8000d3c:	4b4c      	ldr	r3, [pc, #304]	; (8000e70 <Periph_Init+0x170>)
 8000d3e:	681b      	ldr	r3, [r3, #0]
 8000d40:	f022 0210 	bic.w	r2, r2, #16
 8000d44:	601a      	str	r2, [r3, #0]
	__HAL_DMA_DISABLE_IT(&hdma_adc1, DMA_IT_HT);
 8000d46:	4b4a      	ldr	r3, [pc, #296]	; (8000e70 <Periph_Init+0x170>)
 8000d48:	681b      	ldr	r3, [r3, #0]
 8000d4a:	681a      	ldr	r2, [r3, #0]
 8000d4c:	4b48      	ldr	r3, [pc, #288]	; (8000e70 <Periph_Init+0x170>)
 8000d4e:	681b      	ldr	r3, [r3, #0]
 8000d50:	f022 0208 	bic.w	r2, r2, #8
 8000d54:	601a      	str	r2, [r3, #0]
	__HAL_DMA_DISABLE_IT(&hdma_adc1, DMA_IT_TE);
 8000d56:	4b46      	ldr	r3, [pc, #280]	; (8000e70 <Periph_Init+0x170>)
 8000d58:	681b      	ldr	r3, [r3, #0]
 8000d5a:	681a      	ldr	r2, [r3, #0]
 8000d5c:	4b44      	ldr	r3, [pc, #272]	; (8000e70 <Periph_Init+0x170>)
 8000d5e:	681b      	ldr	r3, [r3, #0]
 8000d60:	f022 0204 	bic.w	r2, r2, #4
 8000d64:	601a      	str	r2, [r3, #0]
	__HAL_DMA_DISABLE_IT(&hdma_adc1, DMA_IT_FE);
 8000d66:	4b42      	ldr	r3, [pc, #264]	; (8000e70 <Periph_Init+0x170>)
 8000d68:	681b      	ldr	r3, [r3, #0]
 8000d6a:	695a      	ldr	r2, [r3, #20]
 8000d6c:	4b40      	ldr	r3, [pc, #256]	; (8000e70 <Periph_Init+0x170>)
 8000d6e:	681b      	ldr	r3, [r3, #0]
 8000d70:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8000d74:	615a      	str	r2, [r3, #20]
	__HAL_DMA_DISABLE_IT(&hdma_adc1, DMA_IT_DME);
 8000d76:	4b3e      	ldr	r3, [pc, #248]	; (8000e70 <Periph_Init+0x170>)
 8000d78:	681b      	ldr	r3, [r3, #0]
 8000d7a:	681a      	ldr	r2, [r3, #0]
 8000d7c:	4b3c      	ldr	r3, [pc, #240]	; (8000e70 <Periph_Init+0x170>)
 8000d7e:	681b      	ldr	r3, [r3, #0]
 8000d80:	f022 0202 	bic.w	r2, r2, #2
 8000d84:	601a      	str	r2, [r3, #0]
	//HAL_Delay(ADC_DELAY);
	Init_Error = HAL_TIM_OC_Start(&htim4, TIM_CHANNEL_4);
 8000d86:	210c      	movs	r1, #12
 8000d88:	483a      	ldr	r0, [pc, #232]	; (8000e74 <Periph_Init+0x174>)
 8000d8a:	f005 f96d 	bl	8006068 <HAL_TIM_OC_Start>
 8000d8e:	4603      	mov	r3, r0
 8000d90:	461a      	mov	r2, r3
 8000d92:	4b36      	ldr	r3, [pc, #216]	; (8000e6c <Periph_Init+0x16c>)
 8000d94:	701a      	strb	r2, [r3, #0]

	//Настройка и запуск основного таймера
	Init_Error = HAL_TIM_Base_Start_IT(&htim1);
 8000d96:	4838      	ldr	r0, [pc, #224]	; (8000e78 <Periph_Init+0x178>)
 8000d98:	f005 f89c 	bl	8005ed4 <HAL_TIM_Base_Start_IT>
 8000d9c:	4603      	mov	r3, r0
 8000d9e:	461a      	mov	r2, r3
 8000da0:	4b32      	ldr	r3, [pc, #200]	; (8000e6c <Periph_Init+0x16c>)
 8000da2:	701a      	strb	r2, [r3, #0]

	// ?нициализация сдвинутых таймеров
	__HAL_TIM_ENABLE_IT(&htim1, TIM_IT_CC2);
 8000da4:	4b34      	ldr	r3, [pc, #208]	; (8000e78 <Periph_Init+0x178>)
 8000da6:	681b      	ldr	r3, [r3, #0]
 8000da8:	68da      	ldr	r2, [r3, #12]
 8000daa:	4b33      	ldr	r3, [pc, #204]	; (8000e78 <Periph_Init+0x178>)
 8000dac:	681b      	ldr	r3, [r3, #0]
 8000dae:	f042 0204 	orr.w	r2, r2, #4
 8000db2:	60da      	str	r2, [r3, #12]
	__HAL_TIM_ENABLE_IT(&htim1, TIM_IT_CC3);
 8000db4:	4b30      	ldr	r3, [pc, #192]	; (8000e78 <Periph_Init+0x178>)
 8000db6:	681b      	ldr	r3, [r3, #0]
 8000db8:	68da      	ldr	r2, [r3, #12]
 8000dba:	4b2f      	ldr	r3, [pc, #188]	; (8000e78 <Periph_Init+0x178>)
 8000dbc:	681b      	ldr	r3, [r3, #0]
 8000dbe:	f042 0208 	orr.w	r2, r2, #8
 8000dc2:	60da      	str	r2, [r3, #12]
	__HAL_TIM_ENABLE_IT(&htim1, TIM_IT_CC4);
 8000dc4:	4b2c      	ldr	r3, [pc, #176]	; (8000e78 <Periph_Init+0x178>)
 8000dc6:	681b      	ldr	r3, [r3, #0]
 8000dc8:	68da      	ldr	r2, [r3, #12]
 8000dca:	4b2b      	ldr	r3, [pc, #172]	; (8000e78 <Periph_Init+0x178>)
 8000dcc:	681b      	ldr	r3, [r3, #0]
 8000dce:	f042 0210 	orr.w	r2, r2, #16
 8000dd2:	60da      	str	r2, [r3, #12]
	TIM1->CCR2 = TIM1->ARR;
 8000dd4:	4b29      	ldr	r3, [pc, #164]	; (8000e7c <Periph_Init+0x17c>)
 8000dd6:	4a29      	ldr	r2, [pc, #164]	; (8000e7c <Periph_Init+0x17c>)
 8000dd8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000dda:	6393      	str	r3, [r2, #56]	; 0x38
	TIM1->CCR3 = TIM1->ARR;
 8000ddc:	4b27      	ldr	r3, [pc, #156]	; (8000e7c <Periph_Init+0x17c>)
 8000dde:	4a27      	ldr	r2, [pc, #156]	; (8000e7c <Periph_Init+0x17c>)
 8000de0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000de2:	63d3      	str	r3, [r2, #60]	; 0x3c
	TIM1->CCR4 = TIM1->ARR;
 8000de4:	4b25      	ldr	r3, [pc, #148]	; (8000e7c <Periph_Init+0x17c>)
 8000de6:	4a25      	ldr	r2, [pc, #148]	; (8000e7c <Periph_Init+0x17c>)
 8000de8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000dea:	6413      	str	r3, [r2, #64]	; 0x40

	//Запуск вспомогательных таймеров
	Init_Error = HAL_TIM_Base_Start(&htim2);
 8000dec:	4824      	ldr	r0, [pc, #144]	; (8000e80 <Periph_Init+0x180>)
 8000dee:	f005 f809 	bl	8005e04 <HAL_TIM_Base_Start>
 8000df2:	4603      	mov	r3, r0
 8000df4:	461a      	mov	r2, r3
 8000df6:	4b1d      	ldr	r3, [pc, #116]	; (8000e6c <Periph_Init+0x16c>)
 8000df8:	701a      	strb	r2, [r3, #0]
	Init_Error = HAL_TIM_Base_Start(&htim3);
 8000dfa:	4822      	ldr	r0, [pc, #136]	; (8000e84 <Periph_Init+0x184>)
 8000dfc:	f005 f802 	bl	8005e04 <HAL_TIM_Base_Start>
 8000e00:	4603      	mov	r3, r0
 8000e02:	461a      	mov	r2, r3
 8000e04:	4b19      	ldr	r3, [pc, #100]	; (8000e6c <Periph_Init+0x16c>)
 8000e06:	701a      	strb	r2, [r3, #0]
	Init_Error = HAL_TIM_Base_Start(&htim9);
 8000e08:	481f      	ldr	r0, [pc, #124]	; (8000e88 <Periph_Init+0x188>)
 8000e0a:	f004 fffb 	bl	8005e04 <HAL_TIM_Base_Start>
 8000e0e:	4603      	mov	r3, r0
 8000e10:	461a      	mov	r2, r3
 8000e12:	4b16      	ldr	r3, [pc, #88]	; (8000e6c <Periph_Init+0x16c>)
 8000e14:	701a      	strb	r2, [r3, #0]


	//Запуск таймера для жесткой коммутации
	//в нем же работаем с обсчетом регуляторов
	Init_Error = HAL_TIM_Base_Start_IT(&htim8);
 8000e16:	481d      	ldr	r0, [pc, #116]	; (8000e8c <Periph_Init+0x18c>)
 8000e18:	f005 f85c 	bl	8005ed4 <HAL_TIM_Base_Start_IT>
 8000e1c:	4603      	mov	r3, r0
 8000e1e:	461a      	mov	r2, r3
 8000e20:	4b12      	ldr	r3, [pc, #72]	; (8000e6c <Periph_Init+0x16c>)
 8000e22:	701a      	strb	r2, [r3, #0]

	__HAL_TIM_ENABLE_IT(&htim8, TIM_IT_CC2);
 8000e24:	4b19      	ldr	r3, [pc, #100]	; (8000e8c <Periph_Init+0x18c>)
 8000e26:	681b      	ldr	r3, [r3, #0]
 8000e28:	68da      	ldr	r2, [r3, #12]
 8000e2a:	4b18      	ldr	r3, [pc, #96]	; (8000e8c <Periph_Init+0x18c>)
 8000e2c:	681b      	ldr	r3, [r3, #0]
 8000e2e:	f042 0204 	orr.w	r2, r2, #4
 8000e32:	60da      	str	r2, [r3, #12]
	TIM8->CCR2 = TIM8->ARR;
 8000e34:	4b16      	ldr	r3, [pc, #88]	; (8000e90 <Periph_Init+0x190>)
 8000e36:	4a16      	ldr	r2, [pc, #88]	; (8000e90 <Periph_Init+0x190>)
 8000e38:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000e3a:	6393      	str	r3, [r2, #56]	; 0x38

	Init_Error = HAL_TIM_Base_Start(&htim12);
 8000e3c:	4815      	ldr	r0, [pc, #84]	; (8000e94 <Periph_Init+0x194>)
 8000e3e:	f004 ffe1 	bl	8005e04 <HAL_TIM_Base_Start>
 8000e42:	4603      	mov	r3, r0
 8000e44:	461a      	mov	r2, r3
 8000e46:	4b09      	ldr	r3, [pc, #36]	; (8000e6c <Periph_Init+0x16c>)
 8000e48:	701a      	strb	r2, [r3, #0]

	if(Init_Error != HAL_OK){
 8000e4a:	4b08      	ldr	r3, [pc, #32]	; (8000e6c <Periph_Init+0x16c>)
 8000e4c:	781b      	ldrb	r3, [r3, #0]
 8000e4e:	2b00      	cmp	r3, #0
 8000e50:	d001      	beq.n	8000e56 <Periph_Init+0x156>
		return -1;
 8000e52:	23ff      	movs	r3, #255	; 0xff
 8000e54:	e000      	b.n	8000e58 <Periph_Init+0x158>
	} else {
		return 0;
 8000e56:	2300      	movs	r3, #0
	}

}
 8000e58:	4618      	mov	r0, r3
 8000e5a:	bd80      	pop	{r7, pc}
 8000e5c:	20000328 	.word	0x20000328
 8000e60:	20000370 	.word	0x20000370
 8000e64:	2000006c 	.word	0x2000006c
 8000e68:	200002e0 	.word	0x200002e0
 8000e6c:	2000015c 	.word	0x2000015c
 8000e70:	200003b8 	.word	0x200003b8
 8000e74:	200005b4 	.word	0x200005b4
 8000e78:	200004dc 	.word	0x200004dc
 8000e7c:	40010000 	.word	0x40010000
 8000e80:	20000524 	.word	0x20000524
 8000e84:	2000056c 	.word	0x2000056c
 8000e88:	20000644 	.word	0x20000644
 8000e8c:	200005fc 	.word	0x200005fc
 8000e90:	40010400 	.word	0x40010400
 8000e94:	2000068c 	.word	0x2000068c

08000e98 <HW_Driver_DI_AI_Read>:
	HAL_TIM_PWM_Stop(&htim8, TIM_CHANNEL_1);
	HAL_TIM_PWM_Stop(&htim12, TIM_CHANNEL_1);
	HAL_TIM_OC_Stop(&htim4, TIM_CHANNEL_4);
}

void HW_Driver_DI_AI_Read() {
 8000e98:	b5b0      	push	{r4, r5, r7, lr}
 8000e9a:	af00      	add	r7, sp, #0

	// Считывание дискретных сигналов

	Fault_H1_State = !HAL_GPIO_ReadPin(Fault_H1_GPIO_Port, Fault_H1_Pin);
 8000e9c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000ea0:	488c      	ldr	r0, [pc, #560]	; (80010d4 <HW_Driver_DI_AI_Read+0x23c>)
 8000ea2:	f004 fa95 	bl	80053d0 <HAL_GPIO_ReadPin>
 8000ea6:	4603      	mov	r3, r0
 8000ea8:	2b00      	cmp	r3, #0
 8000eaa:	bf0c      	ite	eq
 8000eac:	2301      	moveq	r3, #1
 8000eae:	2300      	movne	r3, #0
 8000eb0:	b2db      	uxtb	r3, r3
 8000eb2:	461a      	mov	r2, r3
 8000eb4:	4b88      	ldr	r3, [pc, #544]	; (80010d8 <HW_Driver_DI_AI_Read+0x240>)
 8000eb6:	701a      	strb	r2, [r3, #0]
	Fault_H2_State = !HAL_GPIO_ReadPin(Fault_L2_GPIO_Port, Fault_L2_Pin);
 8000eb8:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000ebc:	4887      	ldr	r0, [pc, #540]	; (80010dc <HW_Driver_DI_AI_Read+0x244>)
 8000ebe:	f004 fa87 	bl	80053d0 <HAL_GPIO_ReadPin>
 8000ec2:	4603      	mov	r3, r0
 8000ec4:	2b00      	cmp	r3, #0
 8000ec6:	bf0c      	ite	eq
 8000ec8:	2301      	moveq	r3, #1
 8000eca:	2300      	movne	r3, #0
 8000ecc:	b2db      	uxtb	r3, r3
 8000ece:	461a      	mov	r2, r3
 8000ed0:	4b83      	ldr	r3, [pc, #524]	; (80010e0 <HW_Driver_DI_AI_Read+0x248>)
 8000ed2:	701a      	strb	r2, [r3, #0]
	Fault_H3_State = !HAL_GPIO_ReadPin(Fault_H3_GPIO_Port, Fault_H3_Pin);
 8000ed4:	2120      	movs	r1, #32
 8000ed6:	4881      	ldr	r0, [pc, #516]	; (80010dc <HW_Driver_DI_AI_Read+0x244>)
 8000ed8:	f004 fa7a 	bl	80053d0 <HAL_GPIO_ReadPin>
 8000edc:	4603      	mov	r3, r0
 8000ede:	2b00      	cmp	r3, #0
 8000ee0:	bf0c      	ite	eq
 8000ee2:	2301      	moveq	r3, #1
 8000ee4:	2300      	movne	r3, #0
 8000ee6:	b2db      	uxtb	r3, r3
 8000ee8:	461a      	mov	r2, r3
 8000eea:	4b7e      	ldr	r3, [pc, #504]	; (80010e4 <HW_Driver_DI_AI_Read+0x24c>)
 8000eec:	701a      	strb	r2, [r3, #0]
	Fault_H4_State = !HAL_GPIO_ReadPin(Fault_H4_GPIO_Port, Fault_H4_Pin);
 8000eee:	2104      	movs	r1, #4
 8000ef0:	487d      	ldr	r0, [pc, #500]	; (80010e8 <HW_Driver_DI_AI_Read+0x250>)
 8000ef2:	f004 fa6d 	bl	80053d0 <HAL_GPIO_ReadPin>
 8000ef6:	4603      	mov	r3, r0
 8000ef8:	2b00      	cmp	r3, #0
 8000efa:	bf0c      	ite	eq
 8000efc:	2301      	moveq	r3, #1
 8000efe:	2300      	movne	r3, #0
 8000f00:	b2db      	uxtb	r3, r3
 8000f02:	461a      	mov	r2, r3
 8000f04:	4b79      	ldr	r3, [pc, #484]	; (80010ec <HW_Driver_DI_AI_Read+0x254>)
 8000f06:	701a      	strb	r2, [r3, #0]
	//Fault_H5_State = !HAL_GPIO_ReadPin(Fault_H5_GPIO_Port, Fault_H5_Pin);

	Fault_L1_State = !HAL_GPIO_ReadPin(Fault_L1_GPIO_Port, Fault_L1_Pin);
 8000f08:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000f0c:	4871      	ldr	r0, [pc, #452]	; (80010d4 <HW_Driver_DI_AI_Read+0x23c>)
 8000f0e:	f004 fa5f 	bl	80053d0 <HAL_GPIO_ReadPin>
 8000f12:	4603      	mov	r3, r0
 8000f14:	2b00      	cmp	r3, #0
 8000f16:	bf0c      	ite	eq
 8000f18:	2301      	moveq	r3, #1
 8000f1a:	2300      	movne	r3, #0
 8000f1c:	b2db      	uxtb	r3, r3
 8000f1e:	461a      	mov	r2, r3
 8000f20:	4b73      	ldr	r3, [pc, #460]	; (80010f0 <HW_Driver_DI_AI_Read+0x258>)
 8000f22:	701a      	strb	r2, [r3, #0]
	Fault_L2_State = !HAL_GPIO_ReadPin(Fault_L2_GPIO_Port, Fault_L2_Pin);
 8000f24:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000f28:	486c      	ldr	r0, [pc, #432]	; (80010dc <HW_Driver_DI_AI_Read+0x244>)
 8000f2a:	f004 fa51 	bl	80053d0 <HAL_GPIO_ReadPin>
 8000f2e:	4603      	mov	r3, r0
 8000f30:	2b00      	cmp	r3, #0
 8000f32:	bf0c      	ite	eq
 8000f34:	2301      	moveq	r3, #1
 8000f36:	2300      	movne	r3, #0
 8000f38:	b2db      	uxtb	r3, r3
 8000f3a:	461a      	mov	r2, r3
 8000f3c:	4b6d      	ldr	r3, [pc, #436]	; (80010f4 <HW_Driver_DI_AI_Read+0x25c>)
 8000f3e:	701a      	strb	r2, [r3, #0]
	Fault_L3_State = !HAL_GPIO_ReadPin(Fault_L3_GPIO_Port, Fault_L3_Pin);
 8000f40:	2110      	movs	r1, #16
 8000f42:	4866      	ldr	r0, [pc, #408]	; (80010dc <HW_Driver_DI_AI_Read+0x244>)
 8000f44:	f004 fa44 	bl	80053d0 <HAL_GPIO_ReadPin>
 8000f48:	4603      	mov	r3, r0
 8000f4a:	2b00      	cmp	r3, #0
 8000f4c:	bf0c      	ite	eq
 8000f4e:	2301      	moveq	r3, #1
 8000f50:	2300      	movne	r3, #0
 8000f52:	b2db      	uxtb	r3, r3
 8000f54:	461a      	mov	r2, r3
 8000f56:	4b68      	ldr	r3, [pc, #416]	; (80010f8 <HW_Driver_DI_AI_Read+0x260>)
 8000f58:	701a      	strb	r2, [r3, #0]
	Fault_L4_State = !HAL_GPIO_ReadPin(Fault_L4_GPIO_Port, Fault_L4_Pin);
 8000f5a:	2102      	movs	r1, #2
 8000f5c:	4862      	ldr	r0, [pc, #392]	; (80010e8 <HW_Driver_DI_AI_Read+0x250>)
 8000f5e:	f004 fa37 	bl	80053d0 <HAL_GPIO_ReadPin>
 8000f62:	4603      	mov	r3, r0
 8000f64:	2b00      	cmp	r3, #0
 8000f66:	bf0c      	ite	eq
 8000f68:	2301      	moveq	r3, #1
 8000f6a:	2300      	movne	r3, #0
 8000f6c:	b2db      	uxtb	r3, r3
 8000f6e:	461a      	mov	r2, r3
 8000f70:	4b62      	ldr	r3, [pc, #392]	; (80010fc <HW_Driver_DI_AI_Read+0x264>)
 8000f72:	701a      	strb	r2, [r3, #0]
	//Fault_L5_State = !HAL_GPIO_ReadPin(Fault_L5_GPIO_Port, Fault_L5_Pin);

	PWR_Fault1_State = HAL_GPIO_ReadPin(PWR_Fault1_GPIO_Port, PWR_Fault1_Pin);
 8000f74:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000f78:	4856      	ldr	r0, [pc, #344]	; (80010d4 <HW_Driver_DI_AI_Read+0x23c>)
 8000f7a:	f004 fa29 	bl	80053d0 <HAL_GPIO_ReadPin>
 8000f7e:	4603      	mov	r3, r0
 8000f80:	461a      	mov	r2, r3
 8000f82:	4b5f      	ldr	r3, [pc, #380]	; (8001100 <HW_Driver_DI_AI_Read+0x268>)
 8000f84:	701a      	strb	r2, [r3, #0]
	PWR_Fault2_State = HAL_GPIO_ReadPin(PWR_Fault2_GPIO_Port, PWR_Fault2_Pin);
 8000f86:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000f8a:	4854      	ldr	r0, [pc, #336]	; (80010dc <HW_Driver_DI_AI_Read+0x244>)
 8000f8c:	f004 fa20 	bl	80053d0 <HAL_GPIO_ReadPin>
 8000f90:	4603      	mov	r3, r0
 8000f92:	461a      	mov	r2, r3
 8000f94:	4b5b      	ldr	r3, [pc, #364]	; (8001104 <HW_Driver_DI_AI_Read+0x26c>)
 8000f96:	701a      	strb	r2, [r3, #0]
	PWR_Fault3_State = HAL_GPIO_ReadPin(PWR_Fault3_GPIO_Port, PWR_Fault3_Pin);
 8000f98:	2180      	movs	r1, #128	; 0x80
 8000f9a:	484e      	ldr	r0, [pc, #312]	; (80010d4 <HW_Driver_DI_AI_Read+0x23c>)
 8000f9c:	f004 fa18 	bl	80053d0 <HAL_GPIO_ReadPin>
 8000fa0:	4603      	mov	r3, r0
 8000fa2:	461a      	mov	r2, r3
 8000fa4:	4b58      	ldr	r3, [pc, #352]	; (8001108 <HW_Driver_DI_AI_Read+0x270>)
 8000fa6:	701a      	strb	r2, [r3, #0]
	PWR_Fault4_State = HAL_GPIO_ReadPin(PWR_Fault4_GPIO_Port, PWR_Fault4_Pin);
 8000fa8:	2101      	movs	r1, #1
 8000faa:	484f      	ldr	r0, [pc, #316]	; (80010e8 <HW_Driver_DI_AI_Read+0x250>)
 8000fac:	f004 fa10 	bl	80053d0 <HAL_GPIO_ReadPin>
 8000fb0:	4603      	mov	r3, r0
 8000fb2:	461a      	mov	r2, r3
 8000fb4:	4b55      	ldr	r3, [pc, #340]	; (800110c <HW_Driver_DI_AI_Read+0x274>)
 8000fb6:	701a      	strb	r2, [r3, #0]
	//PWR_Fault5_State = HAL_GPIO_ReadPin(PWR_Fault5_GPIO_Port, PWR_Fault5_Pin);

	// Функц кнопки
	But_1_State = !HAL_GPIO_ReadPin(GLOBAL_SB_GPIO_Port, GLOBAL_SB_Pin);
 8000fb8:	2110      	movs	r1, #16
 8000fba:	484b      	ldr	r0, [pc, #300]	; (80010e8 <HW_Driver_DI_AI_Read+0x250>)
 8000fbc:	f004 fa08 	bl	80053d0 <HAL_GPIO_ReadPin>
 8000fc0:	4603      	mov	r3, r0
 8000fc2:	2b00      	cmp	r3, #0
 8000fc4:	bf0c      	ite	eq
 8000fc6:	2301      	moveq	r3, #1
 8000fc8:	2300      	movne	r3, #0
 8000fca:	b2db      	uxtb	r3, r3
 8000fcc:	461a      	mov	r2, r3
 8000fce:	4b50      	ldr	r3, [pc, #320]	; (8001110 <HW_Driver_DI_AI_Read+0x278>)
 8000fd0:	701a      	strb	r2, [r3, #0]
	//But_2_State = !HAL_GPIO_ReadPin(But_2_GPIO_Port, But_2_Pin);
	//EN_OS_State = HAL_GPIO_ReadPin(EN_OS_GPIO_Port, EN_OS_Pin);


	// Считывание аналоговых сигналов
	T_RT4_Value = Device_ADC_Buf[0];
 8000fd2:	4b50      	ldr	r3, [pc, #320]	; (8001114 <HW_Driver_DI_AI_Read+0x27c>)
 8000fd4:	881a      	ldrh	r2, [r3, #0]
 8000fd6:	4b50      	ldr	r3, [pc, #320]	; (8001118 <HW_Driver_DI_AI_Read+0x280>)
 8000fd8:	801a      	strh	r2, [r3, #0]
	T_RT1_Value = Device_ADC_Buf[1];
 8000fda:	4b4e      	ldr	r3, [pc, #312]	; (8001114 <HW_Driver_DI_AI_Read+0x27c>)
 8000fdc:	885a      	ldrh	r2, [r3, #2]
 8000fde:	4b4f      	ldr	r3, [pc, #316]	; (800111c <HW_Driver_DI_AI_Read+0x284>)
 8000fe0:	801a      	strh	r2, [r3, #0]
	T_RT2_Value = Device_ADC_Buf[2];
 8000fe2:	4b4c      	ldr	r3, [pc, #304]	; (8001114 <HW_Driver_DI_AI_Read+0x27c>)
 8000fe4:	889a      	ldrh	r2, [r3, #4]
 8000fe6:	4b4e      	ldr	r3, [pc, #312]	; (8001120 <HW_Driver_DI_AI_Read+0x288>)
 8000fe8:	801a      	strh	r2, [r3, #0]
	T_RT3_Value = Device_ADC_Buf[3];
 8000fea:	4b4a      	ldr	r3, [pc, #296]	; (8001114 <HW_Driver_DI_AI_Read+0x27c>)
 8000fec:	88da      	ldrh	r2, [r3, #6]
 8000fee:	4b4d      	ldr	r3, [pc, #308]	; (8001124 <HW_Driver_DI_AI_Read+0x28c>)
 8000ff0:	801a      	strh	r2, [r3, #0]
	AI_8_Value = Device_ADC_Buf[4];
 8000ff2:	4b48      	ldr	r3, [pc, #288]	; (8001114 <HW_Driver_DI_AI_Read+0x27c>)
 8000ff4:	891a      	ldrh	r2, [r3, #8]
 8000ff6:	4b4c      	ldr	r3, [pc, #304]	; (8001128 <HW_Driver_DI_AI_Read+0x290>)
 8000ff8:	801a      	strh	r2, [r3, #0]
	U_Value = Device_ADC_Buf[5];
 8000ffa:	4b46      	ldr	r3, [pc, #280]	; (8001114 <HW_Driver_DI_AI_Read+0x27c>)
 8000ffc:	895a      	ldrh	r2, [r3, #10]
 8000ffe:	4b4b      	ldr	r3, [pc, #300]	; (800112c <HW_Driver_DI_AI_Read+0x294>)
 8001000:	801a      	strh	r2, [r3, #0]
	I_Value = Device_ADC_Buf[6];
 8001002:	4b44      	ldr	r3, [pc, #272]	; (8001114 <HW_Driver_DI_AI_Read+0x27c>)
 8001004:	899a      	ldrh	r2, [r3, #12]
 8001006:	4b4a      	ldr	r3, [pc, #296]	; (8001130 <HW_Driver_DI_AI_Read+0x298>)
 8001008:	801a      	strh	r2, [r3, #0]
	Trt_Value = Device_ADC_Buf[7];
 800100a:	4b42      	ldr	r3, [pc, #264]	; (8001114 <HW_Driver_DI_AI_Read+0x27c>)
 800100c:	89da      	ldrh	r2, [r3, #14]
 800100e:	4b49      	ldr	r3, [pc, #292]	; (8001134 <HW_Driver_DI_AI_Read+0x29c>)
 8001010:	801a      	strh	r2, [r3, #0]
	T_RT5_Value = Device_ADC_Buf[8];
 8001012:	4b40      	ldr	r3, [pc, #256]	; (8001114 <HW_Driver_DI_AI_Read+0x27c>)
 8001014:	8a1a      	ldrh	r2, [r3, #16]
 8001016:	4b48      	ldr	r3, [pc, #288]	; (8001138 <HW_Driver_DI_AI_Read+0x2a0>)
 8001018:	801a      	strh	r2, [r3, #0]
	I_Instant = ((float)I_mean - I_ADC_ref) * I_ADC_koef;
 800101a:	4b48      	ldr	r3, [pc, #288]	; (800113c <HW_Driver_DI_AI_Read+0x2a4>)
 800101c:	681b      	ldr	r3, [r3, #0]
 800101e:	ee07 3a90 	vmov	s15, r3
 8001022:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001026:	4b46      	ldr	r3, [pc, #280]	; (8001140 <HW_Driver_DI_AI_Read+0x2a8>)
 8001028:	edd3 7a00 	vldr	s15, [r3]
 800102c:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001030:	4b44      	ldr	r3, [pc, #272]	; (8001144 <HW_Driver_DI_AI_Read+0x2ac>)
 8001032:	edd3 7a00 	vldr	s15, [r3]
 8001036:	ee67 7a27 	vmul.f32	s15, s14, s15
 800103a:	4b43      	ldr	r3, [pc, #268]	; (8001148 <HW_Driver_DI_AI_Read+0x2b0>)
 800103c:	edc3 7a00 	vstr	s15, [r3]

	if(I_Instant < 0){
 8001040:	4b41      	ldr	r3, [pc, #260]	; (8001148 <HW_Driver_DI_AI_Read+0x2b0>)
 8001042:	edd3 7a00 	vldr	s15, [r3]
 8001046:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800104a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800104e:	d508      	bpl.n	8001062 <HW_Driver_DI_AI_Read+0x1ca>
		I_abs = -1*I_Instant;
 8001050:	4b3d      	ldr	r3, [pc, #244]	; (8001148 <HW_Driver_DI_AI_Read+0x2b0>)
 8001052:	edd3 7a00 	vldr	s15, [r3]
 8001056:	eef1 7a67 	vneg.f32	s15, s15
 800105a:	4b3c      	ldr	r3, [pc, #240]	; (800114c <HW_Driver_DI_AI_Read+0x2b4>)
 800105c:	edc3 7a00 	vstr	s15, [r3]
 8001060:	e003      	b.n	800106a <HW_Driver_DI_AI_Read+0x1d2>
	} else {
		I_abs = I_Instant;
 8001062:	4b39      	ldr	r3, [pc, #228]	; (8001148 <HW_Driver_DI_AI_Read+0x2b0>)
 8001064:	681b      	ldr	r3, [r3, #0]
 8001066:	4a39      	ldr	r2, [pc, #228]	; (800114c <HW_Driver_DI_AI_Read+0x2b4>)
 8001068:	6013      	str	r3, [r2, #0]
	}

	U_Instant = ((float)U_mean - U_ADC_ref) * U_ADC_koef;
 800106a:	4b39      	ldr	r3, [pc, #228]	; (8001150 <HW_Driver_DI_AI_Read+0x2b8>)
 800106c:	681b      	ldr	r3, [r3, #0]
 800106e:	ee07 3a90 	vmov	s15, r3
 8001072:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001076:	4b37      	ldr	r3, [pc, #220]	; (8001154 <HW_Driver_DI_AI_Read+0x2bc>)
 8001078:	edd3 7a00 	vldr	s15, [r3]
 800107c:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001080:	4b35      	ldr	r3, [pc, #212]	; (8001158 <HW_Driver_DI_AI_Read+0x2c0>)
 8001082:	edd3 7a00 	vldr	s15, [r3]
 8001086:	ee67 7a27 	vmul.f32	s15, s14, s15
 800108a:	4b34      	ldr	r3, [pc, #208]	; (800115c <HW_Driver_DI_AI_Read+0x2c4>)
 800108c:	edc3 7a00 	vstr	s15, [r3]
	calc_os_u = U_Instant - R_KABEL*I_abs;
 8001090:	4b32      	ldr	r3, [pc, #200]	; (800115c <HW_Driver_DI_AI_Read+0x2c4>)
 8001092:	681b      	ldr	r3, [r3, #0]
 8001094:	4618      	mov	r0, r3
 8001096:	f7ff f9fb 	bl	8000490 <__aeabi_f2d>
 800109a:	4604      	mov	r4, r0
 800109c:	460d      	mov	r5, r1
 800109e:	4b2b      	ldr	r3, [pc, #172]	; (800114c <HW_Driver_DI_AI_Read+0x2b4>)
 80010a0:	681b      	ldr	r3, [r3, #0]
 80010a2:	4618      	mov	r0, r3
 80010a4:	f7ff f9f4 	bl	8000490 <__aeabi_f2d>
 80010a8:	f04f 0200 	mov.w	r2, #0
 80010ac:	4b2c      	ldr	r3, [pc, #176]	; (8001160 <HW_Driver_DI_AI_Read+0x2c8>)
 80010ae:	f7ff fa47 	bl	8000540 <__aeabi_dmul>
 80010b2:	4602      	mov	r2, r0
 80010b4:	460b      	mov	r3, r1
 80010b6:	4620      	mov	r0, r4
 80010b8:	4629      	mov	r1, r5
 80010ba:	f7ff f889 	bl	80001d0 <__aeabi_dsub>
 80010be:	4602      	mov	r2, r0
 80010c0:	460b      	mov	r3, r1
 80010c2:	4610      	mov	r0, r2
 80010c4:	4619      	mov	r1, r3
 80010c6:	f7ff fc4d 	bl	8000964 <__aeabi_d2f>
 80010ca:	4603      	mov	r3, r0
 80010cc:	4a25      	ldr	r2, [pc, #148]	; (8001164 <HW_Driver_DI_AI_Read+0x2cc>)
 80010ce:	6013      	str	r3, [r2, #0]

}
 80010d0:	bf00      	nop
 80010d2:	bdb0      	pop	{r4, r5, r7, pc}
 80010d4:	40020000 	.word	0x40020000
 80010d8:	20000040 	.word	0x20000040
 80010dc:	40020800 	.word	0x40020800
 80010e0:	20000041 	.word	0x20000041
 80010e4:	20000042 	.word	0x20000042
 80010e8:	40020400 	.word	0x40020400
 80010ec:	20000043 	.word	0x20000043
 80010f0:	20000044 	.word	0x20000044
 80010f4:	20000045 	.word	0x20000045
 80010f8:	20000046 	.word	0x20000046
 80010fc:	20000047 	.word	0x20000047
 8001100:	20000048 	.word	0x20000048
 8001104:	20000049 	.word	0x20000049
 8001108:	2000004a 	.word	0x2000004a
 800110c:	2000004b 	.word	0x2000004b
 8001110:	2000004c 	.word	0x2000004c
 8001114:	2000006c 	.word	0x2000006c
 8001118:	20000064 	.word	0x20000064
 800111c:	2000005e 	.word	0x2000005e
 8001120:	20000060 	.word	0x20000060
 8001124:	20000062 	.word	0x20000062
 8001128:	20000068 	.word	0x20000068
 800112c:	20000058 	.word	0x20000058
 8001130:	2000005a 	.word	0x2000005a
 8001134:	2000005c 	.word	0x2000005c
 8001138:	20000066 	.word	0x20000066
 800113c:	200000f0 	.word	0x200000f0
 8001140:	20000004 	.word	0x20000004
 8001144:	20000008 	.word	0x20000008
 8001148:	200000e8 	.word	0x200000e8
 800114c:	200000ec 	.word	0x200000ec
 8001150:	2000007c 	.word	0x2000007c
 8001154:	20000078 	.word	0x20000078
 8001158:	20000000 	.word	0x20000000
 800115c:	20000074 	.word	0x20000074
 8001160:	401e0000 	.word	0x401e0000
 8001164:	20000430 	.word	0x20000430

08001168 <HW_Driver_DO_PWM_Out>:

void HW_Driver_DO_PWM_Out() {
 8001168:	b580      	push	{r7, lr}
 800116a:	af00      	add	r7, sp, #0

	//HAL_GPIO_WritePin(DO_1_GPIO_Port, DO_1_Pin, DO_1_State);
	//HAL_GPIO_WritePin(DO_2_GPIO_Port, DO_2_Pin, DO_2_State);
	HAL_GPIO_WritePin(EN_PWM_GPIO_Port, EN_PWM_Pin, EN_PWM_State);
 800116c:	4b08      	ldr	r3, [pc, #32]	; (8001190 <HW_Driver_DO_PWM_Out+0x28>)
 800116e:	781b      	ldrb	r3, [r3, #0]
 8001170:	461a      	mov	r2, r3
 8001172:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001176:	4807      	ldr	r0, [pc, #28]	; (8001194 <HW_Driver_DO_PWM_Out+0x2c>)
 8001178:	f004 f942 	bl	8005400 <HAL_GPIO_WritePin>

	HAL_GPIO_WritePin(LED_1_GPIO_Port, LED_1_Pin, LED_1_State);
 800117c:	4b06      	ldr	r3, [pc, #24]	; (8001198 <HW_Driver_DO_PWM_Out+0x30>)
 800117e:	781b      	ldrb	r3, [r3, #0]
 8001180:	461a      	mov	r2, r3
 8001182:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001186:	4803      	ldr	r0, [pc, #12]	; (8001194 <HW_Driver_DO_PWM_Out+0x2c>)
 8001188:	f004 f93a 	bl	8005400 <HAL_GPIO_WritePin>


}
 800118c:	bf00      	nop
 800118e:	bd80      	pop	{r7, pc}
 8001190:	20000050 	.word	0x20000050
 8001194:	40020400 	.word	0x40020400
 8001198:	20000051 	.word	0x20000051

0800119c <MEAN_Signal>:
// Out - среднее знанчение
// S - входное число
// Ss - вся сумма
// S_buf - буффер
// N -  размер буффера
void MEAN_Signal(uint32_t *Out, uint16_t *S, uint32_t *Ss, uint16_t *S_buf, uint16_t N) {
 800119c:	b480      	push	{r7}
 800119e:	b087      	sub	sp, #28
 80011a0:	af00      	add	r7, sp, #0
 80011a2:	60f8      	str	r0, [r7, #12]
 80011a4:	60b9      	str	r1, [r7, #8]
 80011a6:	607a      	str	r2, [r7, #4]
 80011a8:	603b      	str	r3, [r7, #0]

	*Ss -= S_buf[0];
 80011aa:	687b      	ldr	r3, [r7, #4]
 80011ac:	681b      	ldr	r3, [r3, #0]
 80011ae:	683a      	ldr	r2, [r7, #0]
 80011b0:	8812      	ldrh	r2, [r2, #0]
 80011b2:	1a9a      	subs	r2, r3, r2
 80011b4:	687b      	ldr	r3, [r7, #4]
 80011b6:	601a      	str	r2, [r3, #0]
	for (int i = 0; i < N - 1; i++) {
 80011b8:	2300      	movs	r3, #0
 80011ba:	617b      	str	r3, [r7, #20]
 80011bc:	e00d      	b.n	80011da <MEAN_Signal+0x3e>
		S_buf[i] = S_buf[i + 1];
 80011be:	697b      	ldr	r3, [r7, #20]
 80011c0:	3301      	adds	r3, #1
 80011c2:	005b      	lsls	r3, r3, #1
 80011c4:	683a      	ldr	r2, [r7, #0]
 80011c6:	441a      	add	r2, r3
 80011c8:	697b      	ldr	r3, [r7, #20]
 80011ca:	005b      	lsls	r3, r3, #1
 80011cc:	6839      	ldr	r1, [r7, #0]
 80011ce:	440b      	add	r3, r1
 80011d0:	8812      	ldrh	r2, [r2, #0]
 80011d2:	801a      	strh	r2, [r3, #0]
	for (int i = 0; i < N - 1; i++) {
 80011d4:	697b      	ldr	r3, [r7, #20]
 80011d6:	3301      	adds	r3, #1
 80011d8:	617b      	str	r3, [r7, #20]
 80011da:	8c3b      	ldrh	r3, [r7, #32]
 80011dc:	3b01      	subs	r3, #1
 80011de:	697a      	ldr	r2, [r7, #20]
 80011e0:	429a      	cmp	r2, r3
 80011e2:	dbec      	blt.n	80011be <MEAN_Signal+0x22>
	}
	S_buf[N - 1] = *S;
 80011e4:	8c3b      	ldrh	r3, [r7, #32]
 80011e6:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 80011ea:	3b01      	subs	r3, #1
 80011ec:	005b      	lsls	r3, r3, #1
 80011ee:	683a      	ldr	r2, [r7, #0]
 80011f0:	4413      	add	r3, r2
 80011f2:	68ba      	ldr	r2, [r7, #8]
 80011f4:	8812      	ldrh	r2, [r2, #0]
 80011f6:	801a      	strh	r2, [r3, #0]

	*Ss += S_buf[N - 1];
 80011f8:	687b      	ldr	r3, [r7, #4]
 80011fa:	681a      	ldr	r2, [r3, #0]
 80011fc:	8c3b      	ldrh	r3, [r7, #32]
 80011fe:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8001202:	3b01      	subs	r3, #1
 8001204:	005b      	lsls	r3, r3, #1
 8001206:	6839      	ldr	r1, [r7, #0]
 8001208:	440b      	add	r3, r1
 800120a:	881b      	ldrh	r3, [r3, #0]
 800120c:	441a      	add	r2, r3
 800120e:	687b      	ldr	r3, [r7, #4]
 8001210:	601a      	str	r2, [r3, #0]
	*Out = *Ss / N;
 8001212:	687b      	ldr	r3, [r7, #4]
 8001214:	681a      	ldr	r2, [r3, #0]
 8001216:	8c3b      	ldrh	r3, [r7, #32]
 8001218:	fbb2 f2f3 	udiv	r2, r2, r3
 800121c:	68fb      	ldr	r3, [r7, #12]
 800121e:	601a      	str	r2, [r3, #0]
}
 8001220:	bf00      	nop
 8001222:	371c      	adds	r7, #28
 8001224:	46bd      	mov	sp, r7
 8001226:	f85d 7b04 	ldr.w	r7, [sp], #4
 800122a:	4770      	bx	lr

0800122c <ModbusRTU_Receive>:
		__HAL_UART_ENABLE_IT(&UART_MODBUS, UART_IT_IDLE);

	}
}

void ModbusRTU_Receive(){
 800122c:	b580      	push	{r7, lr}
 800122e:	b084      	sub	sp, #16
 8001230:	af00      	add	r7, sp, #0

	Num_Data_RX = Num_Data_buf - UART_MODBUS.RxXferCount;
 8001232:	4b76      	ldr	r3, [pc, #472]	; (800140c <ModbusRTU_Receive+0x1e0>)
 8001234:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8001236:	b29b      	uxth	r3, r3
 8001238:	f1c3 0364 	rsb	r3, r3, #100	; 0x64
 800123c:	b29a      	uxth	r2, r3
 800123e:	4b74      	ldr	r3, [pc, #464]	; (8001410 <ModbusRTU_Receive+0x1e4>)
 8001240:	801a      	strh	r2, [r3, #0]
	CRC_modbus = CRC16(buff_rx, Num_Data_RX);
 8001242:	4b73      	ldr	r3, [pc, #460]	; (8001410 <ModbusRTU_Receive+0x1e4>)
 8001244:	881b      	ldrh	r3, [r3, #0]
 8001246:	4619      	mov	r1, r3
 8001248:	4872      	ldr	r0, [pc, #456]	; (8001414 <ModbusRTU_Receive+0x1e8>)
 800124a:	f000 fc01 	bl	8001a50 <CRC16>
 800124e:	4603      	mov	r3, r0
 8001250:	461a      	mov	r2, r3
 8001252:	4b71      	ldr	r3, [pc, #452]	; (8001418 <ModbusRTU_Receive+0x1ec>)
 8001254:	801a      	strh	r2, [r3, #0]
	HAL_UART_AbortReceive_IT(&UART_MODBUS);
 8001256:	486d      	ldr	r0, [pc, #436]	; (800140c <ModbusRTU_Receive+0x1e0>)
 8001258:	f006 f8c4 	bl	80073e4 <HAL_UART_AbortReceive_IT>

	if (CRC_modbus == 0) {
 800125c:	4b6e      	ldr	r3, [pc, #440]	; (8001418 <ModbusRTU_Receive+0x1ec>)
 800125e:	881b      	ldrh	r3, [r3, #0]
 8001260:	2b00      	cmp	r3, #0
 8001262:	f040 836c 	bne.w	800193e <ModbusRTU_Receive+0x712>

		// Считываем ИД и функциональную команду
		ID = buff_rx[0];
 8001266:	4b6b      	ldr	r3, [pc, #428]	; (8001414 <ModbusRTU_Receive+0x1e8>)
 8001268:	781a      	ldrb	r2, [r3, #0]
 800126a:	4b6c      	ldr	r3, [pc, #432]	; (800141c <ModbusRTU_Receive+0x1f0>)
 800126c:	701a      	strb	r2, [r3, #0]
		FK = buff_rx[1];
 800126e:	4b69      	ldr	r3, [pc, #420]	; (8001414 <ModbusRTU_Receive+0x1e8>)
 8001270:	785a      	ldrb	r2, [r3, #1]
 8001272:	4b6b      	ldr	r3, [pc, #428]	; (8001420 <ModbusRTU_Receive+0x1f4>)
 8001274:	701a      	strb	r2, [r3, #0]

		if (ID == ID_Device) // Проверяем ИД, если не совпал чистим буфер
 8001276:	4b69      	ldr	r3, [pc, #420]	; (800141c <ModbusRTU_Receive+0x1f0>)
 8001278:	781b      	ldrb	r3, [r3, #0]
 800127a:	b29a      	uxth	r2, r3
 800127c:	4b69      	ldr	r3, [pc, #420]	; (8001424 <ModbusRTU_Receive+0x1f8>)
 800127e:	881b      	ldrh	r3, [r3, #0]
 8001280:	429a      	cmp	r2, r3
 8001282:	f040 8356 	bne.w	8001932 <ModbusRTU_Receive+0x706>
		{

			ADR = buff_rx[2]; // Выделяем адрес первой переменной
 8001286:	4b63      	ldr	r3, [pc, #396]	; (8001414 <ModbusRTU_Receive+0x1e8>)
 8001288:	789b      	ldrb	r3, [r3, #2]
 800128a:	b29a      	uxth	r2, r3
 800128c:	4b66      	ldr	r3, [pc, #408]	; (8001428 <ModbusRTU_Receive+0x1fc>)
 800128e:	801a      	strh	r2, [r3, #0]
			ADR = ADR << 8;
 8001290:	4b65      	ldr	r3, [pc, #404]	; (8001428 <ModbusRTU_Receive+0x1fc>)
 8001292:	881b      	ldrh	r3, [r3, #0]
 8001294:	021b      	lsls	r3, r3, #8
 8001296:	b29a      	uxth	r2, r3
 8001298:	4b63      	ldr	r3, [pc, #396]	; (8001428 <ModbusRTU_Receive+0x1fc>)
 800129a:	801a      	strh	r2, [r3, #0]
			ADR = ADR | buff_rx[3];
 800129c:	4b5d      	ldr	r3, [pc, #372]	; (8001414 <ModbusRTU_Receive+0x1e8>)
 800129e:	78db      	ldrb	r3, [r3, #3]
 80012a0:	b29a      	uxth	r2, r3
 80012a2:	4b61      	ldr	r3, [pc, #388]	; (8001428 <ModbusRTU_Receive+0x1fc>)
 80012a4:	881b      	ldrh	r3, [r3, #0]
 80012a6:	4313      	orrs	r3, r2
 80012a8:	b29a      	uxth	r2, r3
 80012aa:	4b5f      	ldr	r3, [pc, #380]	; (8001428 <ModbusRTU_Receive+0x1fc>)
 80012ac:	801a      	strh	r2, [r3, #0]

			NUM_REG = buff_rx[4]; // Выделяем количество адресов, так же данные для ФК 5 и 6
 80012ae:	4b59      	ldr	r3, [pc, #356]	; (8001414 <ModbusRTU_Receive+0x1e8>)
 80012b0:	791b      	ldrb	r3, [r3, #4]
 80012b2:	b29a      	uxth	r2, r3
 80012b4:	4b5d      	ldr	r3, [pc, #372]	; (800142c <ModbusRTU_Receive+0x200>)
 80012b6:	801a      	strh	r2, [r3, #0]
			NUM_REG = NUM_REG << 8;
 80012b8:	4b5c      	ldr	r3, [pc, #368]	; (800142c <ModbusRTU_Receive+0x200>)
 80012ba:	881b      	ldrh	r3, [r3, #0]
 80012bc:	021b      	lsls	r3, r3, #8
 80012be:	b29a      	uxth	r2, r3
 80012c0:	4b5a      	ldr	r3, [pc, #360]	; (800142c <ModbusRTU_Receive+0x200>)
 80012c2:	801a      	strh	r2, [r3, #0]
			NUM_REG = NUM_REG | buff_rx[5];
 80012c4:	4b53      	ldr	r3, [pc, #332]	; (8001414 <ModbusRTU_Receive+0x1e8>)
 80012c6:	795b      	ldrb	r3, [r3, #5]
 80012c8:	b29a      	uxth	r2, r3
 80012ca:	4b58      	ldr	r3, [pc, #352]	; (800142c <ModbusRTU_Receive+0x200>)
 80012cc:	881b      	ldrh	r3, [r3, #0]
 80012ce:	4313      	orrs	r3, r2
 80012d0:	b29a      	uxth	r2, r3
 80012d2:	4b56      	ldr	r3, [pc, #344]	; (800142c <ModbusRTU_Receive+0x200>)
 80012d4:	801a      	strh	r2, [r3, #0]

			switch (FK) {
 80012d6:	4b52      	ldr	r3, [pc, #328]	; (8001420 <ModbusRTU_Receive+0x1f4>)
 80012d8:	781b      	ldrb	r3, [r3, #0]
 80012da:	3b01      	subs	r3, #1
 80012dc:	2b0f      	cmp	r3, #15
 80012de:	f200 8334 	bhi.w	800194a <ModbusRTU_Receive+0x71e>
 80012e2:	a201      	add	r2, pc, #4	; (adr r2, 80012e8 <ModbusRTU_Receive+0xbc>)
 80012e4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80012e8:	08001329 	.word	0x08001329
 80012ec:	08001377 	.word	0x08001377
 80012f0:	080013c5 	.word	0x080013c5
 80012f4:	08001527 	.word	0x08001527
 80012f8:	08001681 	.word	0x08001681
 80012fc:	080016cf 	.word	0x080016cf
 8001300:	0800194b 	.word	0x0800194b
 8001304:	0800194b 	.word	0x0800194b
 8001308:	0800194b 	.word	0x0800194b
 800130c:	0800194b 	.word	0x0800194b
 8001310:	0800194b 	.word	0x0800194b
 8001314:	0800194b 	.word	0x0800194b
 8001318:	0800194b 	.word	0x0800194b
 800131c:	0800194b 	.word	0x0800194b
 8001320:	0800177f 	.word	0x0800177f
 8001324:	080017cd 	.word	0x080017cd
			case 1:
				buff_tx[0] = ID_Device;
 8001328:	4b3e      	ldr	r3, [pc, #248]	; (8001424 <ModbusRTU_Receive+0x1f8>)
 800132a:	881b      	ldrh	r3, [r3, #0]
 800132c:	b2da      	uxtb	r2, r3
 800132e:	4b40      	ldr	r3, [pc, #256]	; (8001430 <ModbusRTU_Receive+0x204>)
 8001330:	701a      	strb	r2, [r3, #0]
				buff_tx[1] = FK | 0x80;
 8001332:	4b3b      	ldr	r3, [pc, #236]	; (8001420 <ModbusRTU_Receive+0x1f4>)
 8001334:	781b      	ldrb	r3, [r3, #0]
 8001336:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800133a:	b2da      	uxtb	r2, r3
 800133c:	4b3c      	ldr	r3, [pc, #240]	; (8001430 <ModbusRTU_Receive+0x204>)
 800133e:	705a      	strb	r2, [r3, #1]
				buff_tx[2] = 2;
 8001340:	4b3b      	ldr	r3, [pc, #236]	; (8001430 <ModbusRTU_Receive+0x204>)
 8001342:	2202      	movs	r2, #2
 8001344:	709a      	strb	r2, [r3, #2]
				CRC_modbus = CRC16(buff_tx, 3);
 8001346:	2103      	movs	r1, #3
 8001348:	4839      	ldr	r0, [pc, #228]	; (8001430 <ModbusRTU_Receive+0x204>)
 800134a:	f000 fb81 	bl	8001a50 <CRC16>
 800134e:	4603      	mov	r3, r0
 8001350:	461a      	mov	r2, r3
 8001352:	4b31      	ldr	r3, [pc, #196]	; (8001418 <ModbusRTU_Receive+0x1ec>)
 8001354:	801a      	strh	r2, [r3, #0]
				buff_tx[3] = CRC_modbus & 0x00ff;
 8001356:	4b30      	ldr	r3, [pc, #192]	; (8001418 <ModbusRTU_Receive+0x1ec>)
 8001358:	881b      	ldrh	r3, [r3, #0]
 800135a:	b2da      	uxtb	r2, r3
 800135c:	4b34      	ldr	r3, [pc, #208]	; (8001430 <ModbusRTU_Receive+0x204>)
 800135e:	70da      	strb	r2, [r3, #3]
				buff_tx[4] = CRC_modbus >> 8;
 8001360:	4b2d      	ldr	r3, [pc, #180]	; (8001418 <ModbusRTU_Receive+0x1ec>)
 8001362:	881b      	ldrh	r3, [r3, #0]
 8001364:	0a1b      	lsrs	r3, r3, #8
 8001366:	b29b      	uxth	r3, r3
 8001368:	b2da      	uxtb	r2, r3
 800136a:	4b31      	ldr	r3, [pc, #196]	; (8001430 <ModbusRTU_Receive+0x204>)
 800136c:	711a      	strb	r2, [r3, #4]
				Num_Data_TX = 5;
 800136e:	4b31      	ldr	r3, [pc, #196]	; (8001434 <ModbusRTU_Receive+0x208>)
 8001370:	2205      	movs	r2, #5
 8001372:	801a      	strh	r2, [r3, #0]
				break;
 8001374:	e2ea      	b.n	800194c <ModbusRTU_Receive+0x720>
			case 2:
				buff_tx[0] = ID_Device;
 8001376:	4b2b      	ldr	r3, [pc, #172]	; (8001424 <ModbusRTU_Receive+0x1f8>)
 8001378:	881b      	ldrh	r3, [r3, #0]
 800137a:	b2da      	uxtb	r2, r3
 800137c:	4b2c      	ldr	r3, [pc, #176]	; (8001430 <ModbusRTU_Receive+0x204>)
 800137e:	701a      	strb	r2, [r3, #0]
				buff_tx[1] = FK | 0x80;
 8001380:	4b27      	ldr	r3, [pc, #156]	; (8001420 <ModbusRTU_Receive+0x1f4>)
 8001382:	781b      	ldrb	r3, [r3, #0]
 8001384:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8001388:	b2da      	uxtb	r2, r3
 800138a:	4b29      	ldr	r3, [pc, #164]	; (8001430 <ModbusRTU_Receive+0x204>)
 800138c:	705a      	strb	r2, [r3, #1]
				buff_tx[2] = 2;
 800138e:	4b28      	ldr	r3, [pc, #160]	; (8001430 <ModbusRTU_Receive+0x204>)
 8001390:	2202      	movs	r2, #2
 8001392:	709a      	strb	r2, [r3, #2]
				CRC_modbus = CRC16(buff_tx, 3);
 8001394:	2103      	movs	r1, #3
 8001396:	4826      	ldr	r0, [pc, #152]	; (8001430 <ModbusRTU_Receive+0x204>)
 8001398:	f000 fb5a 	bl	8001a50 <CRC16>
 800139c:	4603      	mov	r3, r0
 800139e:	461a      	mov	r2, r3
 80013a0:	4b1d      	ldr	r3, [pc, #116]	; (8001418 <ModbusRTU_Receive+0x1ec>)
 80013a2:	801a      	strh	r2, [r3, #0]
				buff_tx[3] = CRC_modbus & 0x00ff;
 80013a4:	4b1c      	ldr	r3, [pc, #112]	; (8001418 <ModbusRTU_Receive+0x1ec>)
 80013a6:	881b      	ldrh	r3, [r3, #0]
 80013a8:	b2da      	uxtb	r2, r3
 80013aa:	4b21      	ldr	r3, [pc, #132]	; (8001430 <ModbusRTU_Receive+0x204>)
 80013ac:	70da      	strb	r2, [r3, #3]
				buff_tx[4] = CRC_modbus >> 8;
 80013ae:	4b1a      	ldr	r3, [pc, #104]	; (8001418 <ModbusRTU_Receive+0x1ec>)
 80013b0:	881b      	ldrh	r3, [r3, #0]
 80013b2:	0a1b      	lsrs	r3, r3, #8
 80013b4:	b29b      	uxth	r3, r3
 80013b6:	b2da      	uxtb	r2, r3
 80013b8:	4b1d      	ldr	r3, [pc, #116]	; (8001430 <ModbusRTU_Receive+0x204>)
 80013ba:	711a      	strb	r2, [r3, #4]
				Num_Data_TX = 5;
 80013bc:	4b1d      	ldr	r3, [pc, #116]	; (8001434 <ModbusRTU_Receive+0x208>)
 80013be:	2205      	movs	r2, #5
 80013c0:	801a      	strh	r2, [r3, #0]
				break;
 80013c2:	e2c3      	b.n	800194c <ModbusRTU_Receive+0x720>
			case 3:
				if ((ADR <= ADR_MAX_AO) && (ADR + NUM_REG <= ADR_MAX_AO)
 80013c4:	4b18      	ldr	r3, [pc, #96]	; (8001428 <ModbusRTU_Receive+0x1fc>)
 80013c6:	881b      	ldrh	r3, [r3, #0]
 80013c8:	2b07      	cmp	r3, #7
 80013ca:	f200 8085 	bhi.w	80014d8 <ModbusRTU_Receive+0x2ac>
 80013ce:	4b16      	ldr	r3, [pc, #88]	; (8001428 <ModbusRTU_Receive+0x1fc>)
 80013d0:	881b      	ldrh	r3, [r3, #0]
 80013d2:	461a      	mov	r2, r3
 80013d4:	4b15      	ldr	r3, [pc, #84]	; (800142c <ModbusRTU_Receive+0x200>)
 80013d6:	881b      	ldrh	r3, [r3, #0]
 80013d8:	4413      	add	r3, r2
 80013da:	2b07      	cmp	r3, #7
 80013dc:	dc7c      	bgt.n	80014d8 <ModbusRTU_Receive+0x2ac>
						&& (NUM_REG > 0)) {
 80013de:	4b13      	ldr	r3, [pc, #76]	; (800142c <ModbusRTU_Receive+0x200>)
 80013e0:	881b      	ldrh	r3, [r3, #0]
 80013e2:	2b00      	cmp	r3, #0
 80013e4:	d078      	beq.n	80014d8 <ModbusRTU_Receive+0x2ac>
					buff_tx[0] = ID_Device;
 80013e6:	4b0f      	ldr	r3, [pc, #60]	; (8001424 <ModbusRTU_Receive+0x1f8>)
 80013e8:	881b      	ldrh	r3, [r3, #0]
 80013ea:	b2da      	uxtb	r2, r3
 80013ec:	4b10      	ldr	r3, [pc, #64]	; (8001430 <ModbusRTU_Receive+0x204>)
 80013ee:	701a      	strb	r2, [r3, #0]
					buff_tx[1] = FK;
 80013f0:	4b0b      	ldr	r3, [pc, #44]	; (8001420 <ModbusRTU_Receive+0x1f4>)
 80013f2:	781a      	ldrb	r2, [r3, #0]
 80013f4:	4b0e      	ldr	r3, [pc, #56]	; (8001430 <ModbusRTU_Receive+0x204>)
 80013f6:	705a      	strb	r2, [r3, #1]
					buff_tx[2] = 2 * NUM_REG;
 80013f8:	4b0c      	ldr	r3, [pc, #48]	; (800142c <ModbusRTU_Receive+0x200>)
 80013fa:	881b      	ldrh	r3, [r3, #0]
 80013fc:	b2db      	uxtb	r3, r3
 80013fe:	005b      	lsls	r3, r3, #1
 8001400:	b2da      	uxtb	r2, r3
 8001402:	4b0b      	ldr	r3, [pc, #44]	; (8001430 <ModbusRTU_Receive+0x204>)
 8001404:	709a      	strb	r2, [r3, #2]
					for (int i = 0; i < NUM_REG; i++) {
 8001406:	2300      	movs	r3, #0
 8001408:	60fb      	str	r3, [r7, #12]
 800140a:	e038      	b.n	800147e <ModbusRTU_Receive+0x252>
 800140c:	200006d4 	.word	0x200006d4
 8001410:	200002d0 	.word	0x200002d0
 8001414:	20000208 	.word	0x20000208
 8001418:	200002de 	.word	0x200002de
 800141c:	200002d8 	.word	0x200002d8
 8001420:	200002d9 	.word	0x200002d9
 8001424:	2000000c 	.word	0x2000000c
 8001428:	200002da 	.word	0x200002da
 800142c:	200002dc 	.word	0x200002dc
 8001430:	2000026c 	.word	0x2000026c
 8001434:	200002d2 	.word	0x200002d2
						buff_tx[3 + 2 * i] = *DATA_AO[ADR + i] >> 8;
 8001438:	4b88      	ldr	r3, [pc, #544]	; (800165c <ModbusRTU_Receive+0x430>)
 800143a:	881b      	ldrh	r3, [r3, #0]
 800143c:	461a      	mov	r2, r3
 800143e:	68fb      	ldr	r3, [r7, #12]
 8001440:	4413      	add	r3, r2
 8001442:	4a87      	ldr	r2, [pc, #540]	; (8001660 <ModbusRTU_Receive+0x434>)
 8001444:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001448:	881b      	ldrh	r3, [r3, #0]
 800144a:	0a1b      	lsrs	r3, r3, #8
 800144c:	b29a      	uxth	r2, r3
 800144e:	68fb      	ldr	r3, [r7, #12]
 8001450:	005b      	lsls	r3, r3, #1
 8001452:	3303      	adds	r3, #3
 8001454:	b2d1      	uxtb	r1, r2
 8001456:	4a83      	ldr	r2, [pc, #524]	; (8001664 <ModbusRTU_Receive+0x438>)
 8001458:	54d1      	strb	r1, [r2, r3]
						buff_tx[4 + 2 * i] = *DATA_AO[ADR + i] & 0x00ff;
 800145a:	4b80      	ldr	r3, [pc, #512]	; (800165c <ModbusRTU_Receive+0x430>)
 800145c:	881b      	ldrh	r3, [r3, #0]
 800145e:	461a      	mov	r2, r3
 8001460:	68fb      	ldr	r3, [r7, #12]
 8001462:	4413      	add	r3, r2
 8001464:	4a7e      	ldr	r2, [pc, #504]	; (8001660 <ModbusRTU_Receive+0x434>)
 8001466:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800146a:	881a      	ldrh	r2, [r3, #0]
 800146c:	68fb      	ldr	r3, [r7, #12]
 800146e:	3302      	adds	r3, #2
 8001470:	005b      	lsls	r3, r3, #1
 8001472:	b2d1      	uxtb	r1, r2
 8001474:	4a7b      	ldr	r2, [pc, #492]	; (8001664 <ModbusRTU_Receive+0x438>)
 8001476:	54d1      	strb	r1, [r2, r3]
					for (int i = 0; i < NUM_REG; i++) {
 8001478:	68fb      	ldr	r3, [r7, #12]
 800147a:	3301      	adds	r3, #1
 800147c:	60fb      	str	r3, [r7, #12]
 800147e:	4b7a      	ldr	r3, [pc, #488]	; (8001668 <ModbusRTU_Receive+0x43c>)
 8001480:	881b      	ldrh	r3, [r3, #0]
 8001482:	461a      	mov	r2, r3
 8001484:	68fb      	ldr	r3, [r7, #12]
 8001486:	4293      	cmp	r3, r2
 8001488:	dbd6      	blt.n	8001438 <ModbusRTU_Receive+0x20c>
					}
					CRC_modbus = CRC16(buff_tx, 3 + buff_tx[2]);
 800148a:	4b76      	ldr	r3, [pc, #472]	; (8001664 <ModbusRTU_Receive+0x438>)
 800148c:	789b      	ldrb	r3, [r3, #2]
 800148e:	b29b      	uxth	r3, r3
 8001490:	3303      	adds	r3, #3
 8001492:	b29b      	uxth	r3, r3
 8001494:	4619      	mov	r1, r3
 8001496:	4873      	ldr	r0, [pc, #460]	; (8001664 <ModbusRTU_Receive+0x438>)
 8001498:	f000 fada 	bl	8001a50 <CRC16>
 800149c:	4603      	mov	r3, r0
 800149e:	461a      	mov	r2, r3
 80014a0:	4b72      	ldr	r3, [pc, #456]	; (800166c <ModbusRTU_Receive+0x440>)
 80014a2:	801a      	strh	r2, [r3, #0]
					buff_tx[3 + buff_tx[2]] = CRC_modbus & 0x00ff;
 80014a4:	4b71      	ldr	r3, [pc, #452]	; (800166c <ModbusRTU_Receive+0x440>)
 80014a6:	881a      	ldrh	r2, [r3, #0]
 80014a8:	4b6e      	ldr	r3, [pc, #440]	; (8001664 <ModbusRTU_Receive+0x438>)
 80014aa:	789b      	ldrb	r3, [r3, #2]
 80014ac:	3303      	adds	r3, #3
 80014ae:	b2d1      	uxtb	r1, r2
 80014b0:	4a6c      	ldr	r2, [pc, #432]	; (8001664 <ModbusRTU_Receive+0x438>)
 80014b2:	54d1      	strb	r1, [r2, r3]
					buff_tx[4 + buff_tx[2]] = CRC_modbus >> 8;
 80014b4:	4b6d      	ldr	r3, [pc, #436]	; (800166c <ModbusRTU_Receive+0x440>)
 80014b6:	881b      	ldrh	r3, [r3, #0]
 80014b8:	0a1b      	lsrs	r3, r3, #8
 80014ba:	b29a      	uxth	r2, r3
 80014bc:	4b69      	ldr	r3, [pc, #420]	; (8001664 <ModbusRTU_Receive+0x438>)
 80014be:	789b      	ldrb	r3, [r3, #2]
 80014c0:	3304      	adds	r3, #4
 80014c2:	b2d1      	uxtb	r1, r2
 80014c4:	4a67      	ldr	r2, [pc, #412]	; (8001664 <ModbusRTU_Receive+0x438>)
 80014c6:	54d1      	strb	r1, [r2, r3]
					Num_Data_TX = 5 + buff_tx[2];
 80014c8:	4b66      	ldr	r3, [pc, #408]	; (8001664 <ModbusRTU_Receive+0x438>)
 80014ca:	789b      	ldrb	r3, [r3, #2]
 80014cc:	b29b      	uxth	r3, r3
 80014ce:	3305      	adds	r3, #5
 80014d0:	b29a      	uxth	r2, r3
 80014d2:	4b67      	ldr	r3, [pc, #412]	; (8001670 <ModbusRTU_Receive+0x444>)
 80014d4:	801a      	strh	r2, [r3, #0]
					buff_tx[3] = CRC_modbus & 0x00ff;
					buff_tx[4] = CRC_modbus >> 8;
					Num_Data_TX = 5;
				}

				break;
 80014d6:	e239      	b.n	800194c <ModbusRTU_Receive+0x720>
					buff_tx[0] = ID_Device;
 80014d8:	4b66      	ldr	r3, [pc, #408]	; (8001674 <ModbusRTU_Receive+0x448>)
 80014da:	881b      	ldrh	r3, [r3, #0]
 80014dc:	b2da      	uxtb	r2, r3
 80014de:	4b61      	ldr	r3, [pc, #388]	; (8001664 <ModbusRTU_Receive+0x438>)
 80014e0:	701a      	strb	r2, [r3, #0]
					buff_tx[1] = FK | 0x80;
 80014e2:	4b65      	ldr	r3, [pc, #404]	; (8001678 <ModbusRTU_Receive+0x44c>)
 80014e4:	781b      	ldrb	r3, [r3, #0]
 80014e6:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80014ea:	b2da      	uxtb	r2, r3
 80014ec:	4b5d      	ldr	r3, [pc, #372]	; (8001664 <ModbusRTU_Receive+0x438>)
 80014ee:	705a      	strb	r2, [r3, #1]
					buff_tx[2] = 2;
 80014f0:	4b5c      	ldr	r3, [pc, #368]	; (8001664 <ModbusRTU_Receive+0x438>)
 80014f2:	2202      	movs	r2, #2
 80014f4:	709a      	strb	r2, [r3, #2]
					CRC_modbus = CRC16(buff_tx, 3);
 80014f6:	2103      	movs	r1, #3
 80014f8:	485a      	ldr	r0, [pc, #360]	; (8001664 <ModbusRTU_Receive+0x438>)
 80014fa:	f000 faa9 	bl	8001a50 <CRC16>
 80014fe:	4603      	mov	r3, r0
 8001500:	461a      	mov	r2, r3
 8001502:	4b5a      	ldr	r3, [pc, #360]	; (800166c <ModbusRTU_Receive+0x440>)
 8001504:	801a      	strh	r2, [r3, #0]
					buff_tx[3] = CRC_modbus & 0x00ff;
 8001506:	4b59      	ldr	r3, [pc, #356]	; (800166c <ModbusRTU_Receive+0x440>)
 8001508:	881b      	ldrh	r3, [r3, #0]
 800150a:	b2da      	uxtb	r2, r3
 800150c:	4b55      	ldr	r3, [pc, #340]	; (8001664 <ModbusRTU_Receive+0x438>)
 800150e:	70da      	strb	r2, [r3, #3]
					buff_tx[4] = CRC_modbus >> 8;
 8001510:	4b56      	ldr	r3, [pc, #344]	; (800166c <ModbusRTU_Receive+0x440>)
 8001512:	881b      	ldrh	r3, [r3, #0]
 8001514:	0a1b      	lsrs	r3, r3, #8
 8001516:	b29b      	uxth	r3, r3
 8001518:	b2da      	uxtb	r2, r3
 800151a:	4b52      	ldr	r3, [pc, #328]	; (8001664 <ModbusRTU_Receive+0x438>)
 800151c:	711a      	strb	r2, [r3, #4]
					Num_Data_TX = 5;
 800151e:	4b54      	ldr	r3, [pc, #336]	; (8001670 <ModbusRTU_Receive+0x444>)
 8001520:	2205      	movs	r2, #5
 8001522:	801a      	strh	r2, [r3, #0]
				break;
 8001524:	e212      	b.n	800194c <ModbusRTU_Receive+0x720>
			case 4:
				if ((ADR <= ADR_MAX_AI) && (ADR + NUM_REG <= ADR_MAX_AI)
 8001526:	4b4d      	ldr	r3, [pc, #308]	; (800165c <ModbusRTU_Receive+0x430>)
 8001528:	881b      	ldrh	r3, [r3, #0]
 800152a:	2b23      	cmp	r3, #35	; 0x23
 800152c:	d86e      	bhi.n	800160c <ModbusRTU_Receive+0x3e0>
 800152e:	4b4b      	ldr	r3, [pc, #300]	; (800165c <ModbusRTU_Receive+0x430>)
 8001530:	881b      	ldrh	r3, [r3, #0]
 8001532:	461a      	mov	r2, r3
 8001534:	4b4c      	ldr	r3, [pc, #304]	; (8001668 <ModbusRTU_Receive+0x43c>)
 8001536:	881b      	ldrh	r3, [r3, #0]
 8001538:	4413      	add	r3, r2
 800153a:	2b23      	cmp	r3, #35	; 0x23
 800153c:	dc66      	bgt.n	800160c <ModbusRTU_Receive+0x3e0>
						&& (NUM_REG > 0)) {
 800153e:	4b4a      	ldr	r3, [pc, #296]	; (8001668 <ModbusRTU_Receive+0x43c>)
 8001540:	881b      	ldrh	r3, [r3, #0]
 8001542:	2b00      	cmp	r3, #0
 8001544:	d062      	beq.n	800160c <ModbusRTU_Receive+0x3e0>
					buff_tx[0] = ID_Device;
 8001546:	4b4b      	ldr	r3, [pc, #300]	; (8001674 <ModbusRTU_Receive+0x448>)
 8001548:	881b      	ldrh	r3, [r3, #0]
 800154a:	b2da      	uxtb	r2, r3
 800154c:	4b45      	ldr	r3, [pc, #276]	; (8001664 <ModbusRTU_Receive+0x438>)
 800154e:	701a      	strb	r2, [r3, #0]
					buff_tx[1] = FK;
 8001550:	4b49      	ldr	r3, [pc, #292]	; (8001678 <ModbusRTU_Receive+0x44c>)
 8001552:	781a      	ldrb	r2, [r3, #0]
 8001554:	4b43      	ldr	r3, [pc, #268]	; (8001664 <ModbusRTU_Receive+0x438>)
 8001556:	705a      	strb	r2, [r3, #1]
					buff_tx[2] = 2 * NUM_REG;
 8001558:	4b43      	ldr	r3, [pc, #268]	; (8001668 <ModbusRTU_Receive+0x43c>)
 800155a:	881b      	ldrh	r3, [r3, #0]
 800155c:	b2db      	uxtb	r3, r3
 800155e:	005b      	lsls	r3, r3, #1
 8001560:	b2da      	uxtb	r2, r3
 8001562:	4b40      	ldr	r3, [pc, #256]	; (8001664 <ModbusRTU_Receive+0x438>)
 8001564:	709a      	strb	r2, [r3, #2]
					for (int i = 0; i < NUM_REG; i++) {
 8001566:	2300      	movs	r3, #0
 8001568:	60bb      	str	r3, [r7, #8]
 800156a:	e022      	b.n	80015b2 <ModbusRTU_Receive+0x386>
						buff_tx[3 + 2 * i] = *DATA_AI[ADR + i] >> 8;
 800156c:	4b3b      	ldr	r3, [pc, #236]	; (800165c <ModbusRTU_Receive+0x430>)
 800156e:	881b      	ldrh	r3, [r3, #0]
 8001570:	461a      	mov	r2, r3
 8001572:	68bb      	ldr	r3, [r7, #8]
 8001574:	4413      	add	r3, r2
 8001576:	4a41      	ldr	r2, [pc, #260]	; (800167c <ModbusRTU_Receive+0x450>)
 8001578:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800157c:	881b      	ldrh	r3, [r3, #0]
 800157e:	0a1b      	lsrs	r3, r3, #8
 8001580:	b29a      	uxth	r2, r3
 8001582:	68bb      	ldr	r3, [r7, #8]
 8001584:	005b      	lsls	r3, r3, #1
 8001586:	3303      	adds	r3, #3
 8001588:	b2d1      	uxtb	r1, r2
 800158a:	4a36      	ldr	r2, [pc, #216]	; (8001664 <ModbusRTU_Receive+0x438>)
 800158c:	54d1      	strb	r1, [r2, r3]
						buff_tx[4 + 2 * i] = *DATA_AI[ADR + i] & 0x00ff;
 800158e:	4b33      	ldr	r3, [pc, #204]	; (800165c <ModbusRTU_Receive+0x430>)
 8001590:	881b      	ldrh	r3, [r3, #0]
 8001592:	461a      	mov	r2, r3
 8001594:	68bb      	ldr	r3, [r7, #8]
 8001596:	4413      	add	r3, r2
 8001598:	4a38      	ldr	r2, [pc, #224]	; (800167c <ModbusRTU_Receive+0x450>)
 800159a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800159e:	881a      	ldrh	r2, [r3, #0]
 80015a0:	68bb      	ldr	r3, [r7, #8]
 80015a2:	3302      	adds	r3, #2
 80015a4:	005b      	lsls	r3, r3, #1
 80015a6:	b2d1      	uxtb	r1, r2
 80015a8:	4a2e      	ldr	r2, [pc, #184]	; (8001664 <ModbusRTU_Receive+0x438>)
 80015aa:	54d1      	strb	r1, [r2, r3]
					for (int i = 0; i < NUM_REG; i++) {
 80015ac:	68bb      	ldr	r3, [r7, #8]
 80015ae:	3301      	adds	r3, #1
 80015b0:	60bb      	str	r3, [r7, #8]
 80015b2:	4b2d      	ldr	r3, [pc, #180]	; (8001668 <ModbusRTU_Receive+0x43c>)
 80015b4:	881b      	ldrh	r3, [r3, #0]
 80015b6:	461a      	mov	r2, r3
 80015b8:	68bb      	ldr	r3, [r7, #8]
 80015ba:	4293      	cmp	r3, r2
 80015bc:	dbd6      	blt.n	800156c <ModbusRTU_Receive+0x340>
					}
					CRC_modbus = CRC16(buff_tx, 3 + buff_tx[2]);
 80015be:	4b29      	ldr	r3, [pc, #164]	; (8001664 <ModbusRTU_Receive+0x438>)
 80015c0:	789b      	ldrb	r3, [r3, #2]
 80015c2:	b29b      	uxth	r3, r3
 80015c4:	3303      	adds	r3, #3
 80015c6:	b29b      	uxth	r3, r3
 80015c8:	4619      	mov	r1, r3
 80015ca:	4826      	ldr	r0, [pc, #152]	; (8001664 <ModbusRTU_Receive+0x438>)
 80015cc:	f000 fa40 	bl	8001a50 <CRC16>
 80015d0:	4603      	mov	r3, r0
 80015d2:	461a      	mov	r2, r3
 80015d4:	4b25      	ldr	r3, [pc, #148]	; (800166c <ModbusRTU_Receive+0x440>)
 80015d6:	801a      	strh	r2, [r3, #0]
					buff_tx[3 + buff_tx[2]] = CRC_modbus & 0x00ff;
 80015d8:	4b24      	ldr	r3, [pc, #144]	; (800166c <ModbusRTU_Receive+0x440>)
 80015da:	881a      	ldrh	r2, [r3, #0]
 80015dc:	4b21      	ldr	r3, [pc, #132]	; (8001664 <ModbusRTU_Receive+0x438>)
 80015de:	789b      	ldrb	r3, [r3, #2]
 80015e0:	3303      	adds	r3, #3
 80015e2:	b2d1      	uxtb	r1, r2
 80015e4:	4a1f      	ldr	r2, [pc, #124]	; (8001664 <ModbusRTU_Receive+0x438>)
 80015e6:	54d1      	strb	r1, [r2, r3]
					buff_tx[4 + buff_tx[2]] = CRC_modbus >> 8;
 80015e8:	4b20      	ldr	r3, [pc, #128]	; (800166c <ModbusRTU_Receive+0x440>)
 80015ea:	881b      	ldrh	r3, [r3, #0]
 80015ec:	0a1b      	lsrs	r3, r3, #8
 80015ee:	b29a      	uxth	r2, r3
 80015f0:	4b1c      	ldr	r3, [pc, #112]	; (8001664 <ModbusRTU_Receive+0x438>)
 80015f2:	789b      	ldrb	r3, [r3, #2]
 80015f4:	3304      	adds	r3, #4
 80015f6:	b2d1      	uxtb	r1, r2
 80015f8:	4a1a      	ldr	r2, [pc, #104]	; (8001664 <ModbusRTU_Receive+0x438>)
 80015fa:	54d1      	strb	r1, [r2, r3]
					Num_Data_TX = 5 + buff_tx[2];
 80015fc:	4b19      	ldr	r3, [pc, #100]	; (8001664 <ModbusRTU_Receive+0x438>)
 80015fe:	789b      	ldrb	r3, [r3, #2]
 8001600:	b29b      	uxth	r3, r3
 8001602:	3305      	adds	r3, #5
 8001604:	b29a      	uxth	r2, r3
 8001606:	4b1a      	ldr	r3, [pc, #104]	; (8001670 <ModbusRTU_Receive+0x444>)
 8001608:	801a      	strh	r2, [r3, #0]
					CRC_modbus = CRC16(buff_tx, 3);
					buff_tx[3] = CRC_modbus & 0x00ff;
					buff_tx[4] = CRC_modbus >> 8;
					Num_Data_TX = 5;
				}
				break;
 800160a:	e19f      	b.n	800194c <ModbusRTU_Receive+0x720>
					buff_tx[0] = ID_Device;
 800160c:	4b19      	ldr	r3, [pc, #100]	; (8001674 <ModbusRTU_Receive+0x448>)
 800160e:	881b      	ldrh	r3, [r3, #0]
 8001610:	b2da      	uxtb	r2, r3
 8001612:	4b14      	ldr	r3, [pc, #80]	; (8001664 <ModbusRTU_Receive+0x438>)
 8001614:	701a      	strb	r2, [r3, #0]
					buff_tx[1] = FK | 0x80;
 8001616:	4b18      	ldr	r3, [pc, #96]	; (8001678 <ModbusRTU_Receive+0x44c>)
 8001618:	781b      	ldrb	r3, [r3, #0]
 800161a:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800161e:	b2da      	uxtb	r2, r3
 8001620:	4b10      	ldr	r3, [pc, #64]	; (8001664 <ModbusRTU_Receive+0x438>)
 8001622:	705a      	strb	r2, [r3, #1]
					buff_tx[2] = 2;
 8001624:	4b0f      	ldr	r3, [pc, #60]	; (8001664 <ModbusRTU_Receive+0x438>)
 8001626:	2202      	movs	r2, #2
 8001628:	709a      	strb	r2, [r3, #2]
					CRC_modbus = CRC16(buff_tx, 3);
 800162a:	2103      	movs	r1, #3
 800162c:	480d      	ldr	r0, [pc, #52]	; (8001664 <ModbusRTU_Receive+0x438>)
 800162e:	f000 fa0f 	bl	8001a50 <CRC16>
 8001632:	4603      	mov	r3, r0
 8001634:	461a      	mov	r2, r3
 8001636:	4b0d      	ldr	r3, [pc, #52]	; (800166c <ModbusRTU_Receive+0x440>)
 8001638:	801a      	strh	r2, [r3, #0]
					buff_tx[3] = CRC_modbus & 0x00ff;
 800163a:	4b0c      	ldr	r3, [pc, #48]	; (800166c <ModbusRTU_Receive+0x440>)
 800163c:	881b      	ldrh	r3, [r3, #0]
 800163e:	b2da      	uxtb	r2, r3
 8001640:	4b08      	ldr	r3, [pc, #32]	; (8001664 <ModbusRTU_Receive+0x438>)
 8001642:	70da      	strb	r2, [r3, #3]
					buff_tx[4] = CRC_modbus >> 8;
 8001644:	4b09      	ldr	r3, [pc, #36]	; (800166c <ModbusRTU_Receive+0x440>)
 8001646:	881b      	ldrh	r3, [r3, #0]
 8001648:	0a1b      	lsrs	r3, r3, #8
 800164a:	b29b      	uxth	r3, r3
 800164c:	b2da      	uxtb	r2, r3
 800164e:	4b05      	ldr	r3, [pc, #20]	; (8001664 <ModbusRTU_Receive+0x438>)
 8001650:	711a      	strb	r2, [r3, #4]
					Num_Data_TX = 5;
 8001652:	4b07      	ldr	r3, [pc, #28]	; (8001670 <ModbusRTU_Receive+0x444>)
 8001654:	2205      	movs	r2, #5
 8001656:	801a      	strh	r2, [r3, #0]
				break;
 8001658:	e178      	b.n	800194c <ModbusRTU_Receive+0x720>
 800165a:	bf00      	nop
 800165c:	200002da 	.word	0x200002da
 8001660:	20000160 	.word	0x20000160
 8001664:	2000026c 	.word	0x2000026c
 8001668:	200002dc 	.word	0x200002dc
 800166c:	200002de 	.word	0x200002de
 8001670:	200002d2 	.word	0x200002d2
 8001674:	2000000c 	.word	0x2000000c
 8001678:	200002d9 	.word	0x200002d9
 800167c:	2000017c 	.word	0x2000017c

			case 5:
				buff_tx[0] = ID_Device;
 8001680:	4b8f      	ldr	r3, [pc, #572]	; (80018c0 <ModbusRTU_Receive+0x694>)
 8001682:	881b      	ldrh	r3, [r3, #0]
 8001684:	b2da      	uxtb	r2, r3
 8001686:	4b8f      	ldr	r3, [pc, #572]	; (80018c4 <ModbusRTU_Receive+0x698>)
 8001688:	701a      	strb	r2, [r3, #0]
				buff_tx[1] = FK | 0x80;
 800168a:	4b8f      	ldr	r3, [pc, #572]	; (80018c8 <ModbusRTU_Receive+0x69c>)
 800168c:	781b      	ldrb	r3, [r3, #0]
 800168e:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8001692:	b2da      	uxtb	r2, r3
 8001694:	4b8b      	ldr	r3, [pc, #556]	; (80018c4 <ModbusRTU_Receive+0x698>)
 8001696:	705a      	strb	r2, [r3, #1]
				buff_tx[2] = 2;
 8001698:	4b8a      	ldr	r3, [pc, #552]	; (80018c4 <ModbusRTU_Receive+0x698>)
 800169a:	2202      	movs	r2, #2
 800169c:	709a      	strb	r2, [r3, #2]
				CRC_modbus = CRC16(buff_tx, 3);
 800169e:	2103      	movs	r1, #3
 80016a0:	4888      	ldr	r0, [pc, #544]	; (80018c4 <ModbusRTU_Receive+0x698>)
 80016a2:	f000 f9d5 	bl	8001a50 <CRC16>
 80016a6:	4603      	mov	r3, r0
 80016a8:	461a      	mov	r2, r3
 80016aa:	4b88      	ldr	r3, [pc, #544]	; (80018cc <ModbusRTU_Receive+0x6a0>)
 80016ac:	801a      	strh	r2, [r3, #0]
				buff_tx[3] = CRC_modbus & 0x00ff;
 80016ae:	4b87      	ldr	r3, [pc, #540]	; (80018cc <ModbusRTU_Receive+0x6a0>)
 80016b0:	881b      	ldrh	r3, [r3, #0]
 80016b2:	b2da      	uxtb	r2, r3
 80016b4:	4b83      	ldr	r3, [pc, #524]	; (80018c4 <ModbusRTU_Receive+0x698>)
 80016b6:	70da      	strb	r2, [r3, #3]
				buff_tx[4] = CRC_modbus >> 8;
 80016b8:	4b84      	ldr	r3, [pc, #528]	; (80018cc <ModbusRTU_Receive+0x6a0>)
 80016ba:	881b      	ldrh	r3, [r3, #0]
 80016bc:	0a1b      	lsrs	r3, r3, #8
 80016be:	b29b      	uxth	r3, r3
 80016c0:	b2da      	uxtb	r2, r3
 80016c2:	4b80      	ldr	r3, [pc, #512]	; (80018c4 <ModbusRTU_Receive+0x698>)
 80016c4:	711a      	strb	r2, [r3, #4]
				Num_Data_TX = 5;
 80016c6:	4b82      	ldr	r3, [pc, #520]	; (80018d0 <ModbusRTU_Receive+0x6a4>)
 80016c8:	2205      	movs	r2, #5
 80016ca:	801a      	strh	r2, [r3, #0]
				break;
 80016cc:	e13e      	b.n	800194c <ModbusRTU_Receive+0x720>

			case 6:
				if (ADR <= ADR_MAX_AO) {
 80016ce:	4b81      	ldr	r3, [pc, #516]	; (80018d4 <ModbusRTU_Receive+0x6a8>)
 80016d0:	881b      	ldrh	r3, [r3, #0]
 80016d2:	2b07      	cmp	r3, #7
 80016d4:	d82c      	bhi.n	8001730 <ModbusRTU_Receive+0x504>
					*DATA_AO[ADR] = NUM_REG;
 80016d6:	4b7f      	ldr	r3, [pc, #508]	; (80018d4 <ModbusRTU_Receive+0x6a8>)
 80016d8:	881b      	ldrh	r3, [r3, #0]
 80016da:	461a      	mov	r2, r3
 80016dc:	4b7e      	ldr	r3, [pc, #504]	; (80018d8 <ModbusRTU_Receive+0x6ac>)
 80016de:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80016e2:	4a7e      	ldr	r2, [pc, #504]	; (80018dc <ModbusRTU_Receive+0x6b0>)
 80016e4:	8812      	ldrh	r2, [r2, #0]
 80016e6:	801a      	strh	r2, [r3, #0]
					buff_tx[0] = buff_rx[0];
 80016e8:	4b7d      	ldr	r3, [pc, #500]	; (80018e0 <ModbusRTU_Receive+0x6b4>)
 80016ea:	781a      	ldrb	r2, [r3, #0]
 80016ec:	4b75      	ldr	r3, [pc, #468]	; (80018c4 <ModbusRTU_Receive+0x698>)
 80016ee:	701a      	strb	r2, [r3, #0]
					buff_tx[1] = buff_rx[1];
 80016f0:	4b7b      	ldr	r3, [pc, #492]	; (80018e0 <ModbusRTU_Receive+0x6b4>)
 80016f2:	785a      	ldrb	r2, [r3, #1]
 80016f4:	4b73      	ldr	r3, [pc, #460]	; (80018c4 <ModbusRTU_Receive+0x698>)
 80016f6:	705a      	strb	r2, [r3, #1]
					buff_tx[2] = buff_rx[2];
 80016f8:	4b79      	ldr	r3, [pc, #484]	; (80018e0 <ModbusRTU_Receive+0x6b4>)
 80016fa:	789a      	ldrb	r2, [r3, #2]
 80016fc:	4b71      	ldr	r3, [pc, #452]	; (80018c4 <ModbusRTU_Receive+0x698>)
 80016fe:	709a      	strb	r2, [r3, #2]
					buff_tx[3] = buff_rx[3];
 8001700:	4b77      	ldr	r3, [pc, #476]	; (80018e0 <ModbusRTU_Receive+0x6b4>)
 8001702:	78da      	ldrb	r2, [r3, #3]
 8001704:	4b6f      	ldr	r3, [pc, #444]	; (80018c4 <ModbusRTU_Receive+0x698>)
 8001706:	70da      	strb	r2, [r3, #3]
					buff_tx[4] = buff_rx[4];
 8001708:	4b75      	ldr	r3, [pc, #468]	; (80018e0 <ModbusRTU_Receive+0x6b4>)
 800170a:	791a      	ldrb	r2, [r3, #4]
 800170c:	4b6d      	ldr	r3, [pc, #436]	; (80018c4 <ModbusRTU_Receive+0x698>)
 800170e:	711a      	strb	r2, [r3, #4]
					buff_tx[5] = buff_rx[5];
 8001710:	4b73      	ldr	r3, [pc, #460]	; (80018e0 <ModbusRTU_Receive+0x6b4>)
 8001712:	795a      	ldrb	r2, [r3, #5]
 8001714:	4b6b      	ldr	r3, [pc, #428]	; (80018c4 <ModbusRTU_Receive+0x698>)
 8001716:	715a      	strb	r2, [r3, #5]
					buff_tx[6] = buff_rx[6];
 8001718:	4b71      	ldr	r3, [pc, #452]	; (80018e0 <ModbusRTU_Receive+0x6b4>)
 800171a:	799a      	ldrb	r2, [r3, #6]
 800171c:	4b69      	ldr	r3, [pc, #420]	; (80018c4 <ModbusRTU_Receive+0x698>)
 800171e:	719a      	strb	r2, [r3, #6]
					buff_tx[7] = buff_rx[7];
 8001720:	4b6f      	ldr	r3, [pc, #444]	; (80018e0 <ModbusRTU_Receive+0x6b4>)
 8001722:	79da      	ldrb	r2, [r3, #7]
 8001724:	4b67      	ldr	r3, [pc, #412]	; (80018c4 <ModbusRTU_Receive+0x698>)
 8001726:	71da      	strb	r2, [r3, #7]
					Num_Data_TX = 8;
 8001728:	4b69      	ldr	r3, [pc, #420]	; (80018d0 <ModbusRTU_Receive+0x6a4>)
 800172a:	2208      	movs	r2, #8
 800172c:	801a      	strh	r2, [r3, #0]
					CRC_modbus = CRC16(buff_tx, 3);
					buff_tx[3] = CRC_modbus & 0x00ff;
					buff_tx[4] = CRC_modbus >> 8;
					Num_Data_TX = 5;
				}
				break;
 800172e:	e10d      	b.n	800194c <ModbusRTU_Receive+0x720>
					buff_tx[0] = ID_Device;
 8001730:	4b63      	ldr	r3, [pc, #396]	; (80018c0 <ModbusRTU_Receive+0x694>)
 8001732:	881b      	ldrh	r3, [r3, #0]
 8001734:	b2da      	uxtb	r2, r3
 8001736:	4b63      	ldr	r3, [pc, #396]	; (80018c4 <ModbusRTU_Receive+0x698>)
 8001738:	701a      	strb	r2, [r3, #0]
					buff_tx[1] = FK | 0x80;
 800173a:	4b63      	ldr	r3, [pc, #396]	; (80018c8 <ModbusRTU_Receive+0x69c>)
 800173c:	781b      	ldrb	r3, [r3, #0]
 800173e:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8001742:	b2da      	uxtb	r2, r3
 8001744:	4b5f      	ldr	r3, [pc, #380]	; (80018c4 <ModbusRTU_Receive+0x698>)
 8001746:	705a      	strb	r2, [r3, #1]
					buff_tx[2] = 2;
 8001748:	4b5e      	ldr	r3, [pc, #376]	; (80018c4 <ModbusRTU_Receive+0x698>)
 800174a:	2202      	movs	r2, #2
 800174c:	709a      	strb	r2, [r3, #2]
					CRC_modbus = CRC16(buff_tx, 3);
 800174e:	2103      	movs	r1, #3
 8001750:	485c      	ldr	r0, [pc, #368]	; (80018c4 <ModbusRTU_Receive+0x698>)
 8001752:	f000 f97d 	bl	8001a50 <CRC16>
 8001756:	4603      	mov	r3, r0
 8001758:	461a      	mov	r2, r3
 800175a:	4b5c      	ldr	r3, [pc, #368]	; (80018cc <ModbusRTU_Receive+0x6a0>)
 800175c:	801a      	strh	r2, [r3, #0]
					buff_tx[3] = CRC_modbus & 0x00ff;
 800175e:	4b5b      	ldr	r3, [pc, #364]	; (80018cc <ModbusRTU_Receive+0x6a0>)
 8001760:	881b      	ldrh	r3, [r3, #0]
 8001762:	b2da      	uxtb	r2, r3
 8001764:	4b57      	ldr	r3, [pc, #348]	; (80018c4 <ModbusRTU_Receive+0x698>)
 8001766:	70da      	strb	r2, [r3, #3]
					buff_tx[4] = CRC_modbus >> 8;
 8001768:	4b58      	ldr	r3, [pc, #352]	; (80018cc <ModbusRTU_Receive+0x6a0>)
 800176a:	881b      	ldrh	r3, [r3, #0]
 800176c:	0a1b      	lsrs	r3, r3, #8
 800176e:	b29b      	uxth	r3, r3
 8001770:	b2da      	uxtb	r2, r3
 8001772:	4b54      	ldr	r3, [pc, #336]	; (80018c4 <ModbusRTU_Receive+0x698>)
 8001774:	711a      	strb	r2, [r3, #4]
					Num_Data_TX = 5;
 8001776:	4b56      	ldr	r3, [pc, #344]	; (80018d0 <ModbusRTU_Receive+0x6a4>)
 8001778:	2205      	movs	r2, #5
 800177a:	801a      	strh	r2, [r3, #0]
				break;
 800177c:	e0e6      	b.n	800194c <ModbusRTU_Receive+0x720>

			case 15:
				buff_tx[0] = ID_Device;
 800177e:	4b50      	ldr	r3, [pc, #320]	; (80018c0 <ModbusRTU_Receive+0x694>)
 8001780:	881b      	ldrh	r3, [r3, #0]
 8001782:	b2da      	uxtb	r2, r3
 8001784:	4b4f      	ldr	r3, [pc, #316]	; (80018c4 <ModbusRTU_Receive+0x698>)
 8001786:	701a      	strb	r2, [r3, #0]
				buff_tx[1] = FK | 0x80;
 8001788:	4b4f      	ldr	r3, [pc, #316]	; (80018c8 <ModbusRTU_Receive+0x69c>)
 800178a:	781b      	ldrb	r3, [r3, #0]
 800178c:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8001790:	b2da      	uxtb	r2, r3
 8001792:	4b4c      	ldr	r3, [pc, #304]	; (80018c4 <ModbusRTU_Receive+0x698>)
 8001794:	705a      	strb	r2, [r3, #1]
				buff_tx[2] = 2;
 8001796:	4b4b      	ldr	r3, [pc, #300]	; (80018c4 <ModbusRTU_Receive+0x698>)
 8001798:	2202      	movs	r2, #2
 800179a:	709a      	strb	r2, [r3, #2]
				CRC_modbus = CRC16(buff_tx, 3);
 800179c:	2103      	movs	r1, #3
 800179e:	4849      	ldr	r0, [pc, #292]	; (80018c4 <ModbusRTU_Receive+0x698>)
 80017a0:	f000 f956 	bl	8001a50 <CRC16>
 80017a4:	4603      	mov	r3, r0
 80017a6:	461a      	mov	r2, r3
 80017a8:	4b48      	ldr	r3, [pc, #288]	; (80018cc <ModbusRTU_Receive+0x6a0>)
 80017aa:	801a      	strh	r2, [r3, #0]
				buff_tx[3] = CRC_modbus & 0x00ff;
 80017ac:	4b47      	ldr	r3, [pc, #284]	; (80018cc <ModbusRTU_Receive+0x6a0>)
 80017ae:	881b      	ldrh	r3, [r3, #0]
 80017b0:	b2da      	uxtb	r2, r3
 80017b2:	4b44      	ldr	r3, [pc, #272]	; (80018c4 <ModbusRTU_Receive+0x698>)
 80017b4:	70da      	strb	r2, [r3, #3]
				buff_tx[4] = CRC_modbus >> 8;
 80017b6:	4b45      	ldr	r3, [pc, #276]	; (80018cc <ModbusRTU_Receive+0x6a0>)
 80017b8:	881b      	ldrh	r3, [r3, #0]
 80017ba:	0a1b      	lsrs	r3, r3, #8
 80017bc:	b29b      	uxth	r3, r3
 80017be:	b2da      	uxtb	r2, r3
 80017c0:	4b40      	ldr	r3, [pc, #256]	; (80018c4 <ModbusRTU_Receive+0x698>)
 80017c2:	711a      	strb	r2, [r3, #4]
				Num_Data_TX = 5;
 80017c4:	4b42      	ldr	r3, [pc, #264]	; (80018d0 <ModbusRTU_Receive+0x6a4>)
 80017c6:	2205      	movs	r2, #5
 80017c8:	801a      	strh	r2, [r3, #0]
				break;
 80017ca:	e0bf      	b.n	800194c <ModbusRTU_Receive+0x720>
			case 16:

				if ((ADR <= ADR_MAX_AO) && (ADR + NUM_REG <= ADR_MAX_AO)
 80017cc:	4b41      	ldr	r3, [pc, #260]	; (80018d4 <ModbusRTU_Receive+0x6a8>)
 80017ce:	881b      	ldrh	r3, [r3, #0]
 80017d0:	2b07      	cmp	r3, #7
 80017d2:	f200 8087 	bhi.w	80018e4 <ModbusRTU_Receive+0x6b8>
 80017d6:	4b3f      	ldr	r3, [pc, #252]	; (80018d4 <ModbusRTU_Receive+0x6a8>)
 80017d8:	881b      	ldrh	r3, [r3, #0]
 80017da:	461a      	mov	r2, r3
 80017dc:	4b3f      	ldr	r3, [pc, #252]	; (80018dc <ModbusRTU_Receive+0x6b0>)
 80017de:	881b      	ldrh	r3, [r3, #0]
 80017e0:	4413      	add	r3, r2
 80017e2:	2b07      	cmp	r3, #7
 80017e4:	dc7e      	bgt.n	80018e4 <ModbusRTU_Receive+0x6b8>
						&& (NUM_REG > 0)) {
 80017e6:	4b3d      	ldr	r3, [pc, #244]	; (80018dc <ModbusRTU_Receive+0x6b0>)
 80017e8:	881b      	ldrh	r3, [r3, #0]
 80017ea:	2b00      	cmp	r3, #0
 80017ec:	d07a      	beq.n	80018e4 <ModbusRTU_Receive+0x6b8>
					for (int i = 0; i < NUM_REG; i++) {
 80017ee:	2300      	movs	r3, #0
 80017f0:	607b      	str	r3, [r7, #4]
 80017f2:	e02d      	b.n	8001850 <ModbusRTU_Receive+0x624>
						*DATA_AO[ADR + i] = buff_rx[7 + 2 * i] << 8;
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	005b      	lsls	r3, r3, #1
 80017f8:	3307      	adds	r3, #7
 80017fa:	4a39      	ldr	r2, [pc, #228]	; (80018e0 <ModbusRTU_Receive+0x6b4>)
 80017fc:	5cd3      	ldrb	r3, [r2, r3]
 80017fe:	b29a      	uxth	r2, r3
 8001800:	4b34      	ldr	r3, [pc, #208]	; (80018d4 <ModbusRTU_Receive+0x6a8>)
 8001802:	881b      	ldrh	r3, [r3, #0]
 8001804:	4619      	mov	r1, r3
 8001806:	687b      	ldr	r3, [r7, #4]
 8001808:	440b      	add	r3, r1
 800180a:	4933      	ldr	r1, [pc, #204]	; (80018d8 <ModbusRTU_Receive+0x6ac>)
 800180c:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8001810:	0212      	lsls	r2, r2, #8
 8001812:	b292      	uxth	r2, r2
 8001814:	801a      	strh	r2, [r3, #0]
						*DATA_AO[ADR + i] |= buff_rx[8 + 2 * i];
 8001816:	4b2f      	ldr	r3, [pc, #188]	; (80018d4 <ModbusRTU_Receive+0x6a8>)
 8001818:	881b      	ldrh	r3, [r3, #0]
 800181a:	461a      	mov	r2, r3
 800181c:	687b      	ldr	r3, [r7, #4]
 800181e:	4413      	add	r3, r2
 8001820:	4a2d      	ldr	r2, [pc, #180]	; (80018d8 <ModbusRTU_Receive+0x6ac>)
 8001822:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001826:	8819      	ldrh	r1, [r3, #0]
 8001828:	687b      	ldr	r3, [r7, #4]
 800182a:	3304      	adds	r3, #4
 800182c:	005b      	lsls	r3, r3, #1
 800182e:	4a2c      	ldr	r2, [pc, #176]	; (80018e0 <ModbusRTU_Receive+0x6b4>)
 8001830:	5cd3      	ldrb	r3, [r2, r3]
 8001832:	b29a      	uxth	r2, r3
 8001834:	4b27      	ldr	r3, [pc, #156]	; (80018d4 <ModbusRTU_Receive+0x6a8>)
 8001836:	881b      	ldrh	r3, [r3, #0]
 8001838:	4618      	mov	r0, r3
 800183a:	687b      	ldr	r3, [r7, #4]
 800183c:	4403      	add	r3, r0
 800183e:	4826      	ldr	r0, [pc, #152]	; (80018d8 <ModbusRTU_Receive+0x6ac>)
 8001840:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
 8001844:	430a      	orrs	r2, r1
 8001846:	b292      	uxth	r2, r2
 8001848:	801a      	strh	r2, [r3, #0]
					for (int i = 0; i < NUM_REG; i++) {
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	3301      	adds	r3, #1
 800184e:	607b      	str	r3, [r7, #4]
 8001850:	4b22      	ldr	r3, [pc, #136]	; (80018dc <ModbusRTU_Receive+0x6b0>)
 8001852:	881b      	ldrh	r3, [r3, #0]
 8001854:	461a      	mov	r2, r3
 8001856:	687b      	ldr	r3, [r7, #4]
 8001858:	4293      	cmp	r3, r2
 800185a:	dbcb      	blt.n	80017f4 <ModbusRTU_Receive+0x5c8>
					}
					buff_tx[0] = ID_Device;
 800185c:	4b18      	ldr	r3, [pc, #96]	; (80018c0 <ModbusRTU_Receive+0x694>)
 800185e:	881b      	ldrh	r3, [r3, #0]
 8001860:	b2da      	uxtb	r2, r3
 8001862:	4b18      	ldr	r3, [pc, #96]	; (80018c4 <ModbusRTU_Receive+0x698>)
 8001864:	701a      	strb	r2, [r3, #0]
					buff_tx[1] = FK;
 8001866:	4b18      	ldr	r3, [pc, #96]	; (80018c8 <ModbusRTU_Receive+0x69c>)
 8001868:	781a      	ldrb	r2, [r3, #0]
 800186a:	4b16      	ldr	r3, [pc, #88]	; (80018c4 <ModbusRTU_Receive+0x698>)
 800186c:	705a      	strb	r2, [r3, #1]
					buff_tx[2] = buff_rx[2];
 800186e:	4b1c      	ldr	r3, [pc, #112]	; (80018e0 <ModbusRTU_Receive+0x6b4>)
 8001870:	789a      	ldrb	r2, [r3, #2]
 8001872:	4b14      	ldr	r3, [pc, #80]	; (80018c4 <ModbusRTU_Receive+0x698>)
 8001874:	709a      	strb	r2, [r3, #2]
					buff_tx[3] = buff_rx[3];
 8001876:	4b1a      	ldr	r3, [pc, #104]	; (80018e0 <ModbusRTU_Receive+0x6b4>)
 8001878:	78da      	ldrb	r2, [r3, #3]
 800187a:	4b12      	ldr	r3, [pc, #72]	; (80018c4 <ModbusRTU_Receive+0x698>)
 800187c:	70da      	strb	r2, [r3, #3]
					buff_tx[4] = buff_rx[4];
 800187e:	4b18      	ldr	r3, [pc, #96]	; (80018e0 <ModbusRTU_Receive+0x6b4>)
 8001880:	791a      	ldrb	r2, [r3, #4]
 8001882:	4b10      	ldr	r3, [pc, #64]	; (80018c4 <ModbusRTU_Receive+0x698>)
 8001884:	711a      	strb	r2, [r3, #4]
					buff_tx[5] = buff_rx[5];
 8001886:	4b16      	ldr	r3, [pc, #88]	; (80018e0 <ModbusRTU_Receive+0x6b4>)
 8001888:	795a      	ldrb	r2, [r3, #5]
 800188a:	4b0e      	ldr	r3, [pc, #56]	; (80018c4 <ModbusRTU_Receive+0x698>)
 800188c:	715a      	strb	r2, [r3, #5]
					CRC_modbus = CRC16(buff_tx, 6);
 800188e:	2106      	movs	r1, #6
 8001890:	480c      	ldr	r0, [pc, #48]	; (80018c4 <ModbusRTU_Receive+0x698>)
 8001892:	f000 f8dd 	bl	8001a50 <CRC16>
 8001896:	4603      	mov	r3, r0
 8001898:	461a      	mov	r2, r3
 800189a:	4b0c      	ldr	r3, [pc, #48]	; (80018cc <ModbusRTU_Receive+0x6a0>)
 800189c:	801a      	strh	r2, [r3, #0]
					buff_tx[6] = CRC_modbus & 0x00ff;
 800189e:	4b0b      	ldr	r3, [pc, #44]	; (80018cc <ModbusRTU_Receive+0x6a0>)
 80018a0:	881b      	ldrh	r3, [r3, #0]
 80018a2:	b2da      	uxtb	r2, r3
 80018a4:	4b07      	ldr	r3, [pc, #28]	; (80018c4 <ModbusRTU_Receive+0x698>)
 80018a6:	719a      	strb	r2, [r3, #6]
					buff_tx[7] = CRC_modbus >> 8;
 80018a8:	4b08      	ldr	r3, [pc, #32]	; (80018cc <ModbusRTU_Receive+0x6a0>)
 80018aa:	881b      	ldrh	r3, [r3, #0]
 80018ac:	0a1b      	lsrs	r3, r3, #8
 80018ae:	b29b      	uxth	r3, r3
 80018b0:	b2da      	uxtb	r2, r3
 80018b2:	4b04      	ldr	r3, [pc, #16]	; (80018c4 <ModbusRTU_Receive+0x698>)
 80018b4:	71da      	strb	r2, [r3, #7]
					Num_Data_TX = 8;
 80018b6:	4b06      	ldr	r3, [pc, #24]	; (80018d0 <ModbusRTU_Receive+0x6a4>)
 80018b8:	2208      	movs	r2, #8
 80018ba:	801a      	strh	r2, [r3, #0]
					CRC_modbus = CRC16(buff_tx, 3);
					buff_tx[3] = CRC_modbus & 0x00ff;
					buff_tx[4] = CRC_modbus >> 8;
					Num_Data_TX = 5;
				}
				break;
 80018bc:	e046      	b.n	800194c <ModbusRTU_Receive+0x720>
 80018be:	bf00      	nop
 80018c0:	2000000c 	.word	0x2000000c
 80018c4:	2000026c 	.word	0x2000026c
 80018c8:	200002d9 	.word	0x200002d9
 80018cc:	200002de 	.word	0x200002de
 80018d0:	200002d2 	.word	0x200002d2
 80018d4:	200002da 	.word	0x200002da
 80018d8:	20000160 	.word	0x20000160
 80018dc:	200002dc 	.word	0x200002dc
 80018e0:	20000208 	.word	0x20000208
					buff_tx[0] = ID_Device;
 80018e4:	4b1b      	ldr	r3, [pc, #108]	; (8001954 <ModbusRTU_Receive+0x728>)
 80018e6:	881b      	ldrh	r3, [r3, #0]
 80018e8:	b2da      	uxtb	r2, r3
 80018ea:	4b1b      	ldr	r3, [pc, #108]	; (8001958 <ModbusRTU_Receive+0x72c>)
 80018ec:	701a      	strb	r2, [r3, #0]
					buff_tx[1] = FK | 0x80;
 80018ee:	4b1b      	ldr	r3, [pc, #108]	; (800195c <ModbusRTU_Receive+0x730>)
 80018f0:	781b      	ldrb	r3, [r3, #0]
 80018f2:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80018f6:	b2da      	uxtb	r2, r3
 80018f8:	4b17      	ldr	r3, [pc, #92]	; (8001958 <ModbusRTU_Receive+0x72c>)
 80018fa:	705a      	strb	r2, [r3, #1]
					buff_tx[2] = 2;
 80018fc:	4b16      	ldr	r3, [pc, #88]	; (8001958 <ModbusRTU_Receive+0x72c>)
 80018fe:	2202      	movs	r2, #2
 8001900:	709a      	strb	r2, [r3, #2]
					CRC_modbus = CRC16(buff_tx, 3);
 8001902:	2103      	movs	r1, #3
 8001904:	4814      	ldr	r0, [pc, #80]	; (8001958 <ModbusRTU_Receive+0x72c>)
 8001906:	f000 f8a3 	bl	8001a50 <CRC16>
 800190a:	4603      	mov	r3, r0
 800190c:	461a      	mov	r2, r3
 800190e:	4b14      	ldr	r3, [pc, #80]	; (8001960 <ModbusRTU_Receive+0x734>)
 8001910:	801a      	strh	r2, [r3, #0]
					buff_tx[3] = CRC_modbus & 0x00ff;
 8001912:	4b13      	ldr	r3, [pc, #76]	; (8001960 <ModbusRTU_Receive+0x734>)
 8001914:	881b      	ldrh	r3, [r3, #0]
 8001916:	b2da      	uxtb	r2, r3
 8001918:	4b0f      	ldr	r3, [pc, #60]	; (8001958 <ModbusRTU_Receive+0x72c>)
 800191a:	70da      	strb	r2, [r3, #3]
					buff_tx[4] = CRC_modbus >> 8;
 800191c:	4b10      	ldr	r3, [pc, #64]	; (8001960 <ModbusRTU_Receive+0x734>)
 800191e:	881b      	ldrh	r3, [r3, #0]
 8001920:	0a1b      	lsrs	r3, r3, #8
 8001922:	b29b      	uxth	r3, r3
 8001924:	b2da      	uxtb	r2, r3
 8001926:	4b0c      	ldr	r3, [pc, #48]	; (8001958 <ModbusRTU_Receive+0x72c>)
 8001928:	711a      	strb	r2, [r3, #4]
					Num_Data_TX = 5;
 800192a:	4b0e      	ldr	r3, [pc, #56]	; (8001964 <ModbusRTU_Receive+0x738>)
 800192c:	2205      	movs	r2, #5
 800192e:	801a      	strh	r2, [r3, #0]
				break;
 8001930:	e00c      	b.n	800194c <ModbusRTU_Receive+0x720>
			default:

				break;
			}
		} else {
			HAL_UART_Receive_IT(&UART_MODBUS, (uint8_t*) buff_rx, Num_Data_buf);
 8001932:	2264      	movs	r2, #100	; 0x64
 8001934:	490c      	ldr	r1, [pc, #48]	; (8001968 <ModbusRTU_Receive+0x73c>)
 8001936:	480d      	ldr	r0, [pc, #52]	; (800196c <ModbusRTU_Receive+0x740>)
 8001938:	f005 fd24 	bl	8007384 <HAL_UART_Receive_IT>
		}
	} else {
		HAL_UART_Receive_IT(&UART_MODBUS, (uint8_t*) buff_rx, Num_Data_buf);
		//HAL_UART_Receive_IT(&UART_MODBUS, buff_rx, Num_Data_buf);
	}
}
 800193c:	e006      	b.n	800194c <ModbusRTU_Receive+0x720>
		HAL_UART_Receive_IT(&UART_MODBUS, (uint8_t*) buff_rx, Num_Data_buf);
 800193e:	2264      	movs	r2, #100	; 0x64
 8001940:	4909      	ldr	r1, [pc, #36]	; (8001968 <ModbusRTU_Receive+0x73c>)
 8001942:	480a      	ldr	r0, [pc, #40]	; (800196c <ModbusRTU_Receive+0x740>)
 8001944:	f005 fd1e 	bl	8007384 <HAL_UART_Receive_IT>
}
 8001948:	e000      	b.n	800194c <ModbusRTU_Receive+0x720>
				break;
 800194a:	bf00      	nop
}
 800194c:	bf00      	nop
 800194e:	3710      	adds	r7, #16
 8001950:	46bd      	mov	sp, r7
 8001952:	bd80      	pop	{r7, pc}
 8001954:	2000000c 	.word	0x2000000c
 8001958:	2000026c 	.word	0x2000026c
 800195c:	200002d9 	.word	0x200002d9
 8001960:	200002de 	.word	0x200002de
 8001964:	200002d2 	.word	0x200002d2
 8001968:	20000208 	.word	0x20000208
 800196c:	200006d4 	.word	0x200006d4

08001970 <ModbusRTU_Transmit>:

void ModbusRTU_Transmit() {
 8001970:	b580      	push	{r7, lr}
 8001972:	af00      	add	r7, sp, #0
	if (Num_Data_TX > 0) {
 8001974:	4b0a      	ldr	r3, [pc, #40]	; (80019a0 <ModbusRTU_Transmit+0x30>)
 8001976:	881b      	ldrh	r3, [r3, #0]
 8001978:	2b00      	cmp	r3, #0
 800197a:	d00e      	beq.n	800199a <ModbusRTU_Transmit+0x2a>
		HAL_GPIO_WritePin(UART_DIR_PORT, UART_DIR_PIN, 1);
 800197c:	2201      	movs	r2, #1
 800197e:	2108      	movs	r1, #8
 8001980:	4808      	ldr	r0, [pc, #32]	; (80019a4 <ModbusRTU_Transmit+0x34>)
 8001982:	f003 fd3d 	bl	8005400 <HAL_GPIO_WritePin>
		//HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, 1);
		HAL_UART_Transmit_IT(&UART_MODBUS, (uint8_t*) buff_tx, Num_Data_TX);
 8001986:	4b06      	ldr	r3, [pc, #24]	; (80019a0 <ModbusRTU_Transmit+0x30>)
 8001988:	881b      	ldrh	r3, [r3, #0]
 800198a:	461a      	mov	r2, r3
 800198c:	4906      	ldr	r1, [pc, #24]	; (80019a8 <ModbusRTU_Transmit+0x38>)
 800198e:	4807      	ldr	r0, [pc, #28]	; (80019ac <ModbusRTU_Transmit+0x3c>)
 8001990:	f005 fcb3 	bl	80072fa <HAL_UART_Transmit_IT>
		Num_Data_TX=0;
 8001994:	4b02      	ldr	r3, [pc, #8]	; (80019a0 <ModbusRTU_Transmit+0x30>)
 8001996:	2200      	movs	r2, #0
 8001998:	801a      	strh	r2, [r3, #0]
		//HAL_UART_Transmit_IT(&UART_MODBUS, buff_tx, Num_Data_TX);

	}
}
 800199a:	bf00      	nop
 800199c:	bd80      	pop	{r7, pc}
 800199e:	bf00      	nop
 80019a0:	200002d2 	.word	0x200002d2
 80019a4:	40020400 	.word	0x40020400
 80019a8:	2000026c 	.word	0x2000026c
 80019ac:	200006d4 	.word	0x200006d4

080019b0 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 80019b0:	b580      	push	{r7, lr}
 80019b2:	b082      	sub	sp, #8
 80019b4:	af00      	add	r7, sp, #0
 80019b6:	6078      	str	r0, [r7, #4]
	if (huart == &UART_MODBUS) {
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	4a05      	ldr	r2, [pc, #20]	; (80019d0 <HAL_UART_RxCpltCallback+0x20>)
 80019bc:	4293      	cmp	r3, r2
 80019be:	d103      	bne.n	80019c8 <HAL_UART_RxCpltCallback+0x18>
		ModbusRTU_Receive(); //что-то делаем
 80019c0:	f7ff fc34 	bl	800122c <ModbusRTU_Receive>
		ModbusRTU_Transmit();
 80019c4:	f7ff ffd4 	bl	8001970 <ModbusRTU_Transmit>

	}
}
 80019c8:	bf00      	nop
 80019ca:	3708      	adds	r7, #8
 80019cc:	46bd      	mov	sp, r7
 80019ce:	bd80      	pop	{r7, pc}
 80019d0:	200006d4 	.word	0x200006d4

080019d4 <HAL_UART_TxCpltCallback>:

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart) {
 80019d4:	b580      	push	{r7, lr}
 80019d6:	b082      	sub	sp, #8
 80019d8:	af00      	add	r7, sp, #0
 80019da:	6078      	str	r0, [r7, #4]
	if (huart == &UART_MODBUS) {
 80019dc:	687b      	ldr	r3, [r7, #4]
 80019de:	4a0a      	ldr	r2, [pc, #40]	; (8001a08 <HAL_UART_TxCpltCallback+0x34>)
 80019e0:	4293      	cmp	r3, r2
 80019e2:	d10c      	bne.n	80019fe <HAL_UART_TxCpltCallback+0x2a>
		HAL_GPIO_WritePin(UART_DIR_PORT, UART_DIR_PIN, 0);
 80019e4:	2200      	movs	r2, #0
 80019e6:	2108      	movs	r1, #8
 80019e8:	4808      	ldr	r0, [pc, #32]	; (8001a0c <HAL_UART_TxCpltCallback+0x38>)
 80019ea:	f003 fd09 	bl	8005400 <HAL_GPIO_WritePin>
		//HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, 0);
		Num_Data_TX = 0;
 80019ee:	4b08      	ldr	r3, [pc, #32]	; (8001a10 <HAL_UART_TxCpltCallback+0x3c>)
 80019f0:	2200      	movs	r2, #0
 80019f2:	801a      	strh	r2, [r3, #0]


		HAL_UART_Receive_IT(&UART_MODBUS, (uint8_t*) buff_rx, Num_Data_buf);
 80019f4:	2264      	movs	r2, #100	; 0x64
 80019f6:	4907      	ldr	r1, [pc, #28]	; (8001a14 <HAL_UART_TxCpltCallback+0x40>)
 80019f8:	4803      	ldr	r0, [pc, #12]	; (8001a08 <HAL_UART_TxCpltCallback+0x34>)
 80019fa:	f005 fcc3 	bl	8007384 <HAL_UART_Receive_IT>

		//HAL_UART_Receive_IT(&UART_MODBUS, buff_rx, Num_Data_buf);
	}
}
 80019fe:	bf00      	nop
 8001a00:	3708      	adds	r7, #8
 8001a02:	46bd      	mov	sp, r7
 8001a04:	bd80      	pop	{r7, pc}
 8001a06:	bf00      	nop
 8001a08:	200006d4 	.word	0x200006d4
 8001a0c:	40020400 	.word	0x40020400
 8001a10:	200002d2 	.word	0x200002d2
 8001a14:	20000208 	.word	0x20000208

08001a18 <HAL_UART_ErrorCallback>:

void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart) {
 8001a18:	b580      	push	{r7, lr}
 8001a1a:	b082      	sub	sp, #8
 8001a1c:	af00      	add	r7, sp, #0
 8001a1e:	6078      	str	r0, [r7, #4]
	if (huart == &UART_MODBUS) {
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	4a08      	ldr	r2, [pc, #32]	; (8001a44 <HAL_UART_ErrorCallback+0x2c>)
 8001a24:	4293      	cmp	r3, r2
 8001a26:	d109      	bne.n	8001a3c <HAL_UART_ErrorCallback+0x24>
		MODBUS_FAULT = 2;
 8001a28:	4b07      	ldr	r3, [pc, #28]	; (8001a48 <HAL_UART_ErrorCallback+0x30>)
 8001a2a:	2202      	movs	r2, #2
 8001a2c:	801a      	strh	r2, [r3, #0]
		UART_ERR = HAL_UART_GetError(&UART_MODBUS);
 8001a2e:	4805      	ldr	r0, [pc, #20]	; (8001a44 <HAL_UART_ErrorCallback+0x2c>)
 8001a30:	f006 f82e 	bl	8007a90 <HAL_UART_GetError>
 8001a34:	4603      	mov	r3, r0
 8001a36:	b29a      	uxth	r2, r3
 8001a38:	4b04      	ldr	r3, [pc, #16]	; (8001a4c <HAL_UART_ErrorCallback+0x34>)
 8001a3a:	801a      	strh	r2, [r3, #0]

		 default:
		 break;
		 }*/
	}
}
 8001a3c:	bf00      	nop
 8001a3e:	3708      	adds	r7, #8
 8001a40:	46bd      	mov	sp, r7
 8001a42:	bd80      	pop	{r7, pc}
 8001a44:	200006d4 	.word	0x200006d4
 8001a48:	200002d6 	.word	0x200002d6
 8001a4c:	200002d4 	.word	0x200002d4

08001a50 <CRC16>:
	return x;
}


unsigned short CRC16(unsigned char * pcBlock, unsigned short len)
{
 8001a50:	b480      	push	{r7}
 8001a52:	b085      	sub	sp, #20
 8001a54:	af00      	add	r7, sp, #0
 8001a56:	6078      	str	r0, [r7, #4]
 8001a58:	460b      	mov	r3, r1
 8001a5a:	807b      	strh	r3, [r7, #2]
    unsigned short crc = 0xFFFF;
 8001a5c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001a60:	81fb      	strh	r3, [r7, #14]

    while (len--)
 8001a62:	e00e      	b.n	8001a82 <CRC16+0x32>
        crc = (crc >> 8) ^ Crc16Table[(crc & 0xFF) ^ *pcBlock++];
 8001a64:	89fb      	ldrh	r3, [r7, #14]
 8001a66:	0a1b      	lsrs	r3, r3, #8
 8001a68:	b29a      	uxth	r2, r3
 8001a6a:	89fb      	ldrh	r3, [r7, #14]
 8001a6c:	b2d9      	uxtb	r1, r3
 8001a6e:	687b      	ldr	r3, [r7, #4]
 8001a70:	1c58      	adds	r0, r3, #1
 8001a72:	6078      	str	r0, [r7, #4]
 8001a74:	781b      	ldrb	r3, [r3, #0]
 8001a76:	404b      	eors	r3, r1
 8001a78:	4908      	ldr	r1, [pc, #32]	; (8001a9c <CRC16+0x4c>)
 8001a7a:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8001a7e:	4053      	eors	r3, r2
 8001a80:	81fb      	strh	r3, [r7, #14]
    while (len--)
 8001a82:	887b      	ldrh	r3, [r7, #2]
 8001a84:	1e5a      	subs	r2, r3, #1
 8001a86:	807a      	strh	r2, [r7, #2]
 8001a88:	2b00      	cmp	r3, #0
 8001a8a:	d1eb      	bne.n	8001a64 <CRC16+0x14>

    return crc;
 8001a8c:	89fb      	ldrh	r3, [r7, #14]
}
 8001a8e:	4618      	mov	r0, r3
 8001a90:	3714      	adds	r7, #20
 8001a92:	46bd      	mov	sp, r7
 8001a94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a98:	4770      	bx	lr
 8001a9a:	bf00      	nop
 8001a9c:	080083e0 	.word	0x080083e0

08001aa0 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc3;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8001aa0:	b580      	push	{r7, lr}
 8001aa2:	b084      	sub	sp, #16
 8001aa4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001aa6:	463b      	mov	r3, r7
 8001aa8:	2200      	movs	r2, #0
 8001aaa:	601a      	str	r2, [r3, #0]
 8001aac:	605a      	str	r2, [r3, #4]
 8001aae:	609a      	str	r2, [r3, #8]
 8001ab0:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8001ab2:	4b21      	ldr	r3, [pc, #132]	; (8001b38 <MX_ADC1_Init+0x98>)
 8001ab4:	4a21      	ldr	r2, [pc, #132]	; (8001b3c <MX_ADC1_Init+0x9c>)
 8001ab6:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8001ab8:	4b1f      	ldr	r3, [pc, #124]	; (8001b38 <MX_ADC1_Init+0x98>)
 8001aba:	2200      	movs	r2, #0
 8001abc:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001abe:	4b1e      	ldr	r3, [pc, #120]	; (8001b38 <MX_ADC1_Init+0x98>)
 8001ac0:	2200      	movs	r2, #0
 8001ac2:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 8001ac4:	4b1c      	ldr	r3, [pc, #112]	; (8001b38 <MX_ADC1_Init+0x98>)
 8001ac6:	2200      	movs	r2, #0
 8001ac8:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001aca:	4b1b      	ldr	r3, [pc, #108]	; (8001b38 <MX_ADC1_Init+0x98>)
 8001acc:	2200      	movs	r2, #0
 8001ace:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001ad0:	4b19      	ldr	r3, [pc, #100]	; (8001b38 <MX_ADC1_Init+0x98>)
 8001ad2:	2200      	movs	r2, #0
 8001ad4:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001ad8:	4b17      	ldr	r3, [pc, #92]	; (8001b38 <MX_ADC1_Init+0x98>)
 8001ada:	2200      	movs	r2, #0
 8001adc:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001ade:	4b16      	ldr	r3, [pc, #88]	; (8001b38 <MX_ADC1_Init+0x98>)
 8001ae0:	4a17      	ldr	r2, [pc, #92]	; (8001b40 <MX_ADC1_Init+0xa0>)
 8001ae2:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001ae4:	4b14      	ldr	r3, [pc, #80]	; (8001b38 <MX_ADC1_Init+0x98>)
 8001ae6:	2200      	movs	r2, #0
 8001ae8:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8001aea:	4b13      	ldr	r3, [pc, #76]	; (8001b38 <MX_ADC1_Init+0x98>)
 8001aec:	2201      	movs	r2, #1
 8001aee:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8001af0:	4b11      	ldr	r3, [pc, #68]	; (8001b38 <MX_ADC1_Init+0x98>)
 8001af2:	2200      	movs	r2, #0
 8001af4:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001af8:	4b0f      	ldr	r3, [pc, #60]	; (8001b38 <MX_ADC1_Init+0x98>)
 8001afa:	2201      	movs	r2, #1
 8001afc:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001afe:	480e      	ldr	r0, [pc, #56]	; (8001b38 <MX_ADC1_Init+0x98>)
 8001b00:	f002 fb7c 	bl	80041fc <HAL_ADC_Init>
 8001b04:	4603      	mov	r3, r0
 8001b06:	2b00      	cmp	r3, #0
 8001b08:	d001      	beq.n	8001b0e <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 8001b0a:	f001 f973 	bl	8002df4 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_11;
 8001b0e:	230b      	movs	r3, #11
 8001b10:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8001b12:	2301      	movs	r3, #1
 8001b14:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8001b16:	2300      	movs	r3, #0
 8001b18:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001b1a:	463b      	mov	r3, r7
 8001b1c:	4619      	mov	r1, r3
 8001b1e:	4806      	ldr	r0, [pc, #24]	; (8001b38 <MX_ADC1_Init+0x98>)
 8001b20:	f002 fbce 	bl	80042c0 <HAL_ADC_ConfigChannel>
 8001b24:	4603      	mov	r3, r0
 8001b26:	2b00      	cmp	r3, #0
 8001b28:	d001      	beq.n	8001b2e <MX_ADC1_Init+0x8e>
  {
    Error_Handler();
 8001b2a:	f001 f963 	bl	8002df4 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001b2e:	bf00      	nop
 8001b30:	3710      	adds	r7, #16
 8001b32:	46bd      	mov	sp, r7
 8001b34:	bd80      	pop	{r7, pc}
 8001b36:	bf00      	nop
 8001b38:	200002e0 	.word	0x200002e0
 8001b3c:	40012000 	.word	0x40012000
 8001b40:	0f000001 	.word	0x0f000001

08001b44 <MX_ADC2_Init>:
/* ADC2 init function */
void MX_ADC2_Init(void)
{
 8001b44:	b580      	push	{r7, lr}
 8001b46:	b084      	sub	sp, #16
 8001b48:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001b4a:	463b      	mov	r3, r7
 8001b4c:	2200      	movs	r2, #0
 8001b4e:	601a      	str	r2, [r3, #0]
 8001b50:	605a      	str	r2, [r3, #4]
 8001b52:	609a      	str	r2, [r3, #8]
 8001b54:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC2_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc2.Instance = ADC2;
 8001b56:	4b21      	ldr	r3, [pc, #132]	; (8001bdc <MX_ADC2_Init+0x98>)
 8001b58:	4a21      	ldr	r2, [pc, #132]	; (8001be0 <MX_ADC2_Init+0x9c>)
 8001b5a:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8001b5c:	4b1f      	ldr	r3, [pc, #124]	; (8001bdc <MX_ADC2_Init+0x98>)
 8001b5e:	2200      	movs	r2, #0
 8001b60:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 8001b62:	4b1e      	ldr	r3, [pc, #120]	; (8001bdc <MX_ADC2_Init+0x98>)
 8001b64:	2200      	movs	r2, #0
 8001b66:	609a      	str	r2, [r3, #8]
  hadc2.Init.ScanConvMode = ENABLE;
 8001b68:	4b1c      	ldr	r3, [pc, #112]	; (8001bdc <MX_ADC2_Init+0x98>)
 8001b6a:	2201      	movs	r2, #1
 8001b6c:	611a      	str	r2, [r3, #16]
  hadc2.Init.ContinuousConvMode = DISABLE;
 8001b6e:	4b1b      	ldr	r3, [pc, #108]	; (8001bdc <MX_ADC2_Init+0x98>)
 8001b70:	2200      	movs	r2, #0
 8001b72:	761a      	strb	r2, [r3, #24]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8001b74:	4b19      	ldr	r3, [pc, #100]	; (8001bdc <MX_ADC2_Init+0x98>)
 8001b76:	2200      	movs	r2, #0
 8001b78:	f883 2020 	strb.w	r2, [r3, #32]
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001b7c:	4b17      	ldr	r3, [pc, #92]	; (8001bdc <MX_ADC2_Init+0x98>)
 8001b7e:	2200      	movs	r2, #0
 8001b80:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001b82:	4b16      	ldr	r3, [pc, #88]	; (8001bdc <MX_ADC2_Init+0x98>)
 8001b84:	4a17      	ldr	r2, [pc, #92]	; (8001be4 <MX_ADC2_Init+0xa0>)
 8001b86:	629a      	str	r2, [r3, #40]	; 0x28
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001b88:	4b14      	ldr	r3, [pc, #80]	; (8001bdc <MX_ADC2_Init+0x98>)
 8001b8a:	2200      	movs	r2, #0
 8001b8c:	60da      	str	r2, [r3, #12]
  hadc2.Init.NbrOfConversion = 1;
 8001b8e:	4b13      	ldr	r3, [pc, #76]	; (8001bdc <MX_ADC2_Init+0x98>)
 8001b90:	2201      	movs	r2, #1
 8001b92:	61da      	str	r2, [r3, #28]
  hadc2.Init.DMAContinuousRequests = DISABLE;
 8001b94:	4b11      	ldr	r3, [pc, #68]	; (8001bdc <MX_ADC2_Init+0x98>)
 8001b96:	2200      	movs	r2, #0
 8001b98:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001b9c:	4b0f      	ldr	r3, [pc, #60]	; (8001bdc <MX_ADC2_Init+0x98>)
 8001b9e:	2201      	movs	r2, #1
 8001ba0:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8001ba2:	480e      	ldr	r0, [pc, #56]	; (8001bdc <MX_ADC2_Init+0x98>)
 8001ba4:	f002 fb2a 	bl	80041fc <HAL_ADC_Init>
 8001ba8:	4603      	mov	r3, r0
 8001baa:	2b00      	cmp	r3, #0
 8001bac:	d001      	beq.n	8001bb2 <MX_ADC2_Init+0x6e>
  {
    Error_Handler();
 8001bae:	f001 f921 	bl	8002df4 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_12;
 8001bb2:	230c      	movs	r3, #12
 8001bb4:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8001bb6:	2301      	movs	r3, #1
 8001bb8:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8001bba:	2300      	movs	r3, #0
 8001bbc:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8001bbe:	463b      	mov	r3, r7
 8001bc0:	4619      	mov	r1, r3
 8001bc2:	4806      	ldr	r0, [pc, #24]	; (8001bdc <MX_ADC2_Init+0x98>)
 8001bc4:	f002 fb7c 	bl	80042c0 <HAL_ADC_ConfigChannel>
 8001bc8:	4603      	mov	r3, r0
 8001bca:	2b00      	cmp	r3, #0
 8001bcc:	d001      	beq.n	8001bd2 <MX_ADC2_Init+0x8e>
  {
    Error_Handler();
 8001bce:	f001 f911 	bl	8002df4 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 8001bd2:	bf00      	nop
 8001bd4:	3710      	adds	r7, #16
 8001bd6:	46bd      	mov	sp, r7
 8001bd8:	bd80      	pop	{r7, pc}
 8001bda:	bf00      	nop
 8001bdc:	20000328 	.word	0x20000328
 8001be0:	40012100 	.word	0x40012100
 8001be4:	0f000001 	.word	0x0f000001

08001be8 <MX_ADC3_Init>:
/* ADC3 init function */
void MX_ADC3_Init(void)
{
 8001be8:	b580      	push	{r7, lr}
 8001bea:	b084      	sub	sp, #16
 8001bec:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC3_Init 0 */

  /* USER CODE END ADC3_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001bee:	463b      	mov	r3, r7
 8001bf0:	2200      	movs	r2, #0
 8001bf2:	601a      	str	r2, [r3, #0]
 8001bf4:	605a      	str	r2, [r3, #4]
 8001bf6:	609a      	str	r2, [r3, #8]
 8001bf8:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC3_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc3.Instance = ADC3;
 8001bfa:	4b21      	ldr	r3, [pc, #132]	; (8001c80 <MX_ADC3_Init+0x98>)
 8001bfc:	4a21      	ldr	r2, [pc, #132]	; (8001c84 <MX_ADC3_Init+0x9c>)
 8001bfe:	601a      	str	r2, [r3, #0]
  hadc3.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8001c00:	4b1f      	ldr	r3, [pc, #124]	; (8001c80 <MX_ADC3_Init+0x98>)
 8001c02:	2200      	movs	r2, #0
 8001c04:	605a      	str	r2, [r3, #4]
  hadc3.Init.Resolution = ADC_RESOLUTION_12B;
 8001c06:	4b1e      	ldr	r3, [pc, #120]	; (8001c80 <MX_ADC3_Init+0x98>)
 8001c08:	2200      	movs	r2, #0
 8001c0a:	609a      	str	r2, [r3, #8]
  hadc3.Init.ScanConvMode = DISABLE;
 8001c0c:	4b1c      	ldr	r3, [pc, #112]	; (8001c80 <MX_ADC3_Init+0x98>)
 8001c0e:	2200      	movs	r2, #0
 8001c10:	611a      	str	r2, [r3, #16]
  hadc3.Init.ContinuousConvMode = DISABLE;
 8001c12:	4b1b      	ldr	r3, [pc, #108]	; (8001c80 <MX_ADC3_Init+0x98>)
 8001c14:	2200      	movs	r2, #0
 8001c16:	761a      	strb	r2, [r3, #24]
  hadc3.Init.DiscontinuousConvMode = DISABLE;
 8001c18:	4b19      	ldr	r3, [pc, #100]	; (8001c80 <MX_ADC3_Init+0x98>)
 8001c1a:	2200      	movs	r2, #0
 8001c1c:	f883 2020 	strb.w	r2, [r3, #32]
  hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001c20:	4b17      	ldr	r3, [pc, #92]	; (8001c80 <MX_ADC3_Init+0x98>)
 8001c22:	2200      	movs	r2, #0
 8001c24:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc3.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001c26:	4b16      	ldr	r3, [pc, #88]	; (8001c80 <MX_ADC3_Init+0x98>)
 8001c28:	4a17      	ldr	r2, [pc, #92]	; (8001c88 <MX_ADC3_Init+0xa0>)
 8001c2a:	629a      	str	r2, [r3, #40]	; 0x28
  hadc3.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001c2c:	4b14      	ldr	r3, [pc, #80]	; (8001c80 <MX_ADC3_Init+0x98>)
 8001c2e:	2200      	movs	r2, #0
 8001c30:	60da      	str	r2, [r3, #12]
  hadc3.Init.NbrOfConversion = 1;
 8001c32:	4b13      	ldr	r3, [pc, #76]	; (8001c80 <MX_ADC3_Init+0x98>)
 8001c34:	2201      	movs	r2, #1
 8001c36:	61da      	str	r2, [r3, #28]
  hadc3.Init.DMAContinuousRequests = DISABLE;
 8001c38:	4b11      	ldr	r3, [pc, #68]	; (8001c80 <MX_ADC3_Init+0x98>)
 8001c3a:	2200      	movs	r2, #0
 8001c3c:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc3.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001c40:	4b0f      	ldr	r3, [pc, #60]	; (8001c80 <MX_ADC3_Init+0x98>)
 8001c42:	2201      	movs	r2, #1
 8001c44:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc3) != HAL_OK)
 8001c46:	480e      	ldr	r0, [pc, #56]	; (8001c80 <MX_ADC3_Init+0x98>)
 8001c48:	f002 fad8 	bl	80041fc <HAL_ADC_Init>
 8001c4c:	4603      	mov	r3, r0
 8001c4e:	2b00      	cmp	r3, #0
 8001c50:	d001      	beq.n	8001c56 <MX_ADC3_Init+0x6e>
  {
    Error_Handler();
 8001c52:	f001 f8cf 	bl	8002df4 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_10;
 8001c56:	230a      	movs	r3, #10
 8001c58:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8001c5a:	2301      	movs	r3, #1
 8001c5c:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8001c5e:	2300      	movs	r3, #0
 8001c60:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8001c62:	463b      	mov	r3, r7
 8001c64:	4619      	mov	r1, r3
 8001c66:	4806      	ldr	r0, [pc, #24]	; (8001c80 <MX_ADC3_Init+0x98>)
 8001c68:	f002 fb2a 	bl	80042c0 <HAL_ADC_ConfigChannel>
 8001c6c:	4603      	mov	r3, r0
 8001c6e:	2b00      	cmp	r3, #0
 8001c70:	d001      	beq.n	8001c76 <MX_ADC3_Init+0x8e>
  {
    Error_Handler();
 8001c72:	f001 f8bf 	bl	8002df4 <Error_Handler>
  }
  /* USER CODE BEGIN ADC3_Init 2 */

  /* USER CODE END ADC3_Init 2 */

}
 8001c76:	bf00      	nop
 8001c78:	3710      	adds	r7, #16
 8001c7a:	46bd      	mov	sp, r7
 8001c7c:	bd80      	pop	{r7, pc}
 8001c7e:	bf00      	nop
 8001c80:	20000370 	.word	0x20000370
 8001c84:	40012200 	.word	0x40012200
 8001c88:	0f000001 	.word	0x0f000001

08001c8c <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8001c8c:	b580      	push	{r7, lr}
 8001c8e:	b08e      	sub	sp, #56	; 0x38
 8001c90:	af00      	add	r7, sp, #0
 8001c92:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c94:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001c98:	2200      	movs	r2, #0
 8001c9a:	601a      	str	r2, [r3, #0]
 8001c9c:	605a      	str	r2, [r3, #4]
 8001c9e:	609a      	str	r2, [r3, #8]
 8001ca0:	60da      	str	r2, [r3, #12]
 8001ca2:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	681b      	ldr	r3, [r3, #0]
 8001ca8:	4a5d      	ldr	r2, [pc, #372]	; (8001e20 <HAL_ADC_MspInit+0x194>)
 8001caa:	4293      	cmp	r3, r2
 8001cac:	d158      	bne.n	8001d60 <HAL_ADC_MspInit+0xd4>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001cae:	2300      	movs	r3, #0
 8001cb0:	623b      	str	r3, [r7, #32]
 8001cb2:	4b5c      	ldr	r3, [pc, #368]	; (8001e24 <HAL_ADC_MspInit+0x198>)
 8001cb4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001cb6:	4a5b      	ldr	r2, [pc, #364]	; (8001e24 <HAL_ADC_MspInit+0x198>)
 8001cb8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001cbc:	6453      	str	r3, [r2, #68]	; 0x44
 8001cbe:	4b59      	ldr	r3, [pc, #356]	; (8001e24 <HAL_ADC_MspInit+0x198>)
 8001cc0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001cc2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001cc6:	623b      	str	r3, [r7, #32]
 8001cc8:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001cca:	2300      	movs	r3, #0
 8001ccc:	61fb      	str	r3, [r7, #28]
 8001cce:	4b55      	ldr	r3, [pc, #340]	; (8001e24 <HAL_ADC_MspInit+0x198>)
 8001cd0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cd2:	4a54      	ldr	r2, [pc, #336]	; (8001e24 <HAL_ADC_MspInit+0x198>)
 8001cd4:	f043 0304 	orr.w	r3, r3, #4
 8001cd8:	6313      	str	r3, [r2, #48]	; 0x30
 8001cda:	4b52      	ldr	r3, [pc, #328]	; (8001e24 <HAL_ADC_MspInit+0x198>)
 8001cdc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cde:	f003 0304 	and.w	r3, r3, #4
 8001ce2:	61fb      	str	r3, [r7, #28]
 8001ce4:	69fb      	ldr	r3, [r7, #28]
    /**ADC1 GPIO Configuration
    PC1     ------> ADC1_IN11
    */
    GPIO_InitStruct.Pin = U_Pin;
 8001ce6:	2302      	movs	r3, #2
 8001ce8:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001cea:	2303      	movs	r3, #3
 8001cec:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cee:	2300      	movs	r3, #0
 8001cf0:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(U_GPIO_Port, &GPIO_InitStruct);
 8001cf2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001cf6:	4619      	mov	r1, r3
 8001cf8:	484b      	ldr	r0, [pc, #300]	; (8001e28 <HAL_ADC_MspInit+0x19c>)
 8001cfa:	f003 f9cd 	bl	8005098 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 8001cfe:	4b4b      	ldr	r3, [pc, #300]	; (8001e2c <HAL_ADC_MspInit+0x1a0>)
 8001d00:	4a4b      	ldr	r2, [pc, #300]	; (8001e30 <HAL_ADC_MspInit+0x1a4>)
 8001d02:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8001d04:	4b49      	ldr	r3, [pc, #292]	; (8001e2c <HAL_ADC_MspInit+0x1a0>)
 8001d06:	2200      	movs	r2, #0
 8001d08:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001d0a:	4b48      	ldr	r3, [pc, #288]	; (8001e2c <HAL_ADC_MspInit+0x1a0>)
 8001d0c:	2200      	movs	r2, #0
 8001d0e:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001d10:	4b46      	ldr	r3, [pc, #280]	; (8001e2c <HAL_ADC_MspInit+0x1a0>)
 8001d12:	2200      	movs	r2, #0
 8001d14:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8001d16:	4b45      	ldr	r3, [pc, #276]	; (8001e2c <HAL_ADC_MspInit+0x1a0>)
 8001d18:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001d1c:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001d1e:	4b43      	ldr	r3, [pc, #268]	; (8001e2c <HAL_ADC_MspInit+0x1a0>)
 8001d20:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001d24:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001d26:	4b41      	ldr	r3, [pc, #260]	; (8001e2c <HAL_ADC_MspInit+0x1a0>)
 8001d28:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001d2c:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8001d2e:	4b3f      	ldr	r3, [pc, #252]	; (8001e2c <HAL_ADC_MspInit+0x1a0>)
 8001d30:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001d34:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8001d36:	4b3d      	ldr	r3, [pc, #244]	; (8001e2c <HAL_ADC_MspInit+0x1a0>)
 8001d38:	2200      	movs	r2, #0
 8001d3a:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001d3c:	4b3b      	ldr	r3, [pc, #236]	; (8001e2c <HAL_ADC_MspInit+0x1a0>)
 8001d3e:	2200      	movs	r2, #0
 8001d40:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8001d42:	483a      	ldr	r0, [pc, #232]	; (8001e2c <HAL_ADC_MspInit+0x1a0>)
 8001d44:	f002 ff30 	bl	8004ba8 <HAL_DMA_Init>
 8001d48:	4603      	mov	r3, r0
 8001d4a:	2b00      	cmp	r3, #0
 8001d4c:	d001      	beq.n	8001d52 <HAL_ADC_MspInit+0xc6>
    {
      Error_Handler();
 8001d4e:	f001 f851 	bl	8002df4 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	4a35      	ldr	r2, [pc, #212]	; (8001e2c <HAL_ADC_MspInit+0x1a0>)
 8001d56:	639a      	str	r2, [r3, #56]	; 0x38
 8001d58:	4a34      	ldr	r2, [pc, #208]	; (8001e2c <HAL_ADC_MspInit+0x1a0>)
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	6393      	str	r3, [r2, #56]	; 0x38

  /* USER CODE BEGIN ADC3_MspInit 1 */

  /* USER CODE END ADC3_MspInit 1 */
  }
}
 8001d5e:	e05a      	b.n	8001e16 <HAL_ADC_MspInit+0x18a>
  else if(adcHandle->Instance==ADC2)
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	681b      	ldr	r3, [r3, #0]
 8001d64:	4a33      	ldr	r2, [pc, #204]	; (8001e34 <HAL_ADC_MspInit+0x1a8>)
 8001d66:	4293      	cmp	r3, r2
 8001d68:	d128      	bne.n	8001dbc <HAL_ADC_MspInit+0x130>
    __HAL_RCC_ADC2_CLK_ENABLE();
 8001d6a:	2300      	movs	r3, #0
 8001d6c:	61bb      	str	r3, [r7, #24]
 8001d6e:	4b2d      	ldr	r3, [pc, #180]	; (8001e24 <HAL_ADC_MspInit+0x198>)
 8001d70:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001d72:	4a2c      	ldr	r2, [pc, #176]	; (8001e24 <HAL_ADC_MspInit+0x198>)
 8001d74:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001d78:	6453      	str	r3, [r2, #68]	; 0x44
 8001d7a:	4b2a      	ldr	r3, [pc, #168]	; (8001e24 <HAL_ADC_MspInit+0x198>)
 8001d7c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001d7e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001d82:	61bb      	str	r3, [r7, #24]
 8001d84:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001d86:	2300      	movs	r3, #0
 8001d88:	617b      	str	r3, [r7, #20]
 8001d8a:	4b26      	ldr	r3, [pc, #152]	; (8001e24 <HAL_ADC_MspInit+0x198>)
 8001d8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d8e:	4a25      	ldr	r2, [pc, #148]	; (8001e24 <HAL_ADC_MspInit+0x198>)
 8001d90:	f043 0304 	orr.w	r3, r3, #4
 8001d94:	6313      	str	r3, [r2, #48]	; 0x30
 8001d96:	4b23      	ldr	r3, [pc, #140]	; (8001e24 <HAL_ADC_MspInit+0x198>)
 8001d98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d9a:	f003 0304 	and.w	r3, r3, #4
 8001d9e:	617b      	str	r3, [r7, #20]
 8001da0:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = I_Pin;
 8001da2:	2304      	movs	r3, #4
 8001da4:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001da6:	2303      	movs	r3, #3
 8001da8:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001daa:	2300      	movs	r3, #0
 8001dac:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(I_GPIO_Port, &GPIO_InitStruct);
 8001dae:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001db2:	4619      	mov	r1, r3
 8001db4:	481c      	ldr	r0, [pc, #112]	; (8001e28 <HAL_ADC_MspInit+0x19c>)
 8001db6:	f003 f96f 	bl	8005098 <HAL_GPIO_Init>
}
 8001dba:	e02c      	b.n	8001e16 <HAL_ADC_MspInit+0x18a>
  else if(adcHandle->Instance==ADC3)
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	681b      	ldr	r3, [r3, #0]
 8001dc0:	4a1d      	ldr	r2, [pc, #116]	; (8001e38 <HAL_ADC_MspInit+0x1ac>)
 8001dc2:	4293      	cmp	r3, r2
 8001dc4:	d127      	bne.n	8001e16 <HAL_ADC_MspInit+0x18a>
    __HAL_RCC_ADC3_CLK_ENABLE();
 8001dc6:	2300      	movs	r3, #0
 8001dc8:	613b      	str	r3, [r7, #16]
 8001dca:	4b16      	ldr	r3, [pc, #88]	; (8001e24 <HAL_ADC_MspInit+0x198>)
 8001dcc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001dce:	4a15      	ldr	r2, [pc, #84]	; (8001e24 <HAL_ADC_MspInit+0x198>)
 8001dd0:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001dd4:	6453      	str	r3, [r2, #68]	; 0x44
 8001dd6:	4b13      	ldr	r3, [pc, #76]	; (8001e24 <HAL_ADC_MspInit+0x198>)
 8001dd8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001dda:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001dde:	613b      	str	r3, [r7, #16]
 8001de0:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001de2:	2300      	movs	r3, #0
 8001de4:	60fb      	str	r3, [r7, #12]
 8001de6:	4b0f      	ldr	r3, [pc, #60]	; (8001e24 <HAL_ADC_MspInit+0x198>)
 8001de8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001dea:	4a0e      	ldr	r2, [pc, #56]	; (8001e24 <HAL_ADC_MspInit+0x198>)
 8001dec:	f043 0304 	orr.w	r3, r3, #4
 8001df0:	6313      	str	r3, [r2, #48]	; 0x30
 8001df2:	4b0c      	ldr	r3, [pc, #48]	; (8001e24 <HAL_ADC_MspInit+0x198>)
 8001df4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001df6:	f003 0304 	and.w	r3, r3, #4
 8001dfa:	60fb      	str	r3, [r7, #12]
 8001dfc:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = Trt_Pin;
 8001dfe:	2301      	movs	r3, #1
 8001e00:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001e02:	2303      	movs	r3, #3
 8001e04:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e06:	2300      	movs	r3, #0
 8001e08:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(Trt_GPIO_Port, &GPIO_InitStruct);
 8001e0a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001e0e:	4619      	mov	r1, r3
 8001e10:	4805      	ldr	r0, [pc, #20]	; (8001e28 <HAL_ADC_MspInit+0x19c>)
 8001e12:	f003 f941 	bl	8005098 <HAL_GPIO_Init>
}
 8001e16:	bf00      	nop
 8001e18:	3738      	adds	r7, #56	; 0x38
 8001e1a:	46bd      	mov	sp, r7
 8001e1c:	bd80      	pop	{r7, pc}
 8001e1e:	bf00      	nop
 8001e20:	40012000 	.word	0x40012000
 8001e24:	40023800 	.word	0x40023800
 8001e28:	40020800 	.word	0x40020800
 8001e2c:	200003b8 	.word	0x200003b8
 8001e30:	40026410 	.word	0x40026410
 8001e34:	40012100 	.word	0x40012100
 8001e38:	40012200 	.word	0x40012200

08001e3c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8001e3c:	b480      	push	{r7}
 8001e3e:	b083      	sub	sp, #12
 8001e40:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8001e42:	2300      	movs	r3, #0
 8001e44:	607b      	str	r3, [r7, #4]
 8001e46:	4b09      	ldr	r3, [pc, #36]	; (8001e6c <MX_DMA_Init+0x30>)
 8001e48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e4a:	4a08      	ldr	r2, [pc, #32]	; (8001e6c <MX_DMA_Init+0x30>)
 8001e4c:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001e50:	6313      	str	r3, [r2, #48]	; 0x30
 8001e52:	4b06      	ldr	r3, [pc, #24]	; (8001e6c <MX_DMA_Init+0x30>)
 8001e54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e56:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001e5a:	607b      	str	r3, [r7, #4]
 8001e5c:	687b      	ldr	r3, [r7, #4]

}
 8001e5e:	bf00      	nop
 8001e60:	370c      	adds	r7, #12
 8001e62:	46bd      	mov	sp, r7
 8001e64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e68:	4770      	bx	lr
 8001e6a:	bf00      	nop
 8001e6c:	40023800 	.word	0x40023800

08001e70 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001e70:	b580      	push	{r7, lr}
 8001e72:	b08a      	sub	sp, #40	; 0x28
 8001e74:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e76:	f107 0314 	add.w	r3, r7, #20
 8001e7a:	2200      	movs	r2, #0
 8001e7c:	601a      	str	r2, [r3, #0]
 8001e7e:	605a      	str	r2, [r3, #4]
 8001e80:	609a      	str	r2, [r3, #8]
 8001e82:	60da      	str	r2, [r3, #12]
 8001e84:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001e86:	2300      	movs	r3, #0
 8001e88:	613b      	str	r3, [r7, #16]
 8001e8a:	4b41      	ldr	r3, [pc, #260]	; (8001f90 <MX_GPIO_Init+0x120>)
 8001e8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e8e:	4a40      	ldr	r2, [pc, #256]	; (8001f90 <MX_GPIO_Init+0x120>)
 8001e90:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001e94:	6313      	str	r3, [r2, #48]	; 0x30
 8001e96:	4b3e      	ldr	r3, [pc, #248]	; (8001f90 <MX_GPIO_Init+0x120>)
 8001e98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e9a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001e9e:	613b      	str	r3, [r7, #16]
 8001ea0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001ea2:	2300      	movs	r3, #0
 8001ea4:	60fb      	str	r3, [r7, #12]
 8001ea6:	4b3a      	ldr	r3, [pc, #232]	; (8001f90 <MX_GPIO_Init+0x120>)
 8001ea8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001eaa:	4a39      	ldr	r2, [pc, #228]	; (8001f90 <MX_GPIO_Init+0x120>)
 8001eac:	f043 0304 	orr.w	r3, r3, #4
 8001eb0:	6313      	str	r3, [r2, #48]	; 0x30
 8001eb2:	4b37      	ldr	r3, [pc, #220]	; (8001f90 <MX_GPIO_Init+0x120>)
 8001eb4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001eb6:	f003 0304 	and.w	r3, r3, #4
 8001eba:	60fb      	str	r3, [r7, #12]
 8001ebc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ebe:	2300      	movs	r3, #0
 8001ec0:	60bb      	str	r3, [r7, #8]
 8001ec2:	4b33      	ldr	r3, [pc, #204]	; (8001f90 <MX_GPIO_Init+0x120>)
 8001ec4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ec6:	4a32      	ldr	r2, [pc, #200]	; (8001f90 <MX_GPIO_Init+0x120>)
 8001ec8:	f043 0301 	orr.w	r3, r3, #1
 8001ecc:	6313      	str	r3, [r2, #48]	; 0x30
 8001ece:	4b30      	ldr	r3, [pc, #192]	; (8001f90 <MX_GPIO_Init+0x120>)
 8001ed0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ed2:	f003 0301 	and.w	r3, r3, #1
 8001ed6:	60bb      	str	r3, [r7, #8]
 8001ed8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001eda:	2300      	movs	r3, #0
 8001edc:	607b      	str	r3, [r7, #4]
 8001ede:	4b2c      	ldr	r3, [pc, #176]	; (8001f90 <MX_GPIO_Init+0x120>)
 8001ee0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ee2:	4a2b      	ldr	r2, [pc, #172]	; (8001f90 <MX_GPIO_Init+0x120>)
 8001ee4:	f043 0302 	orr.w	r3, r3, #2
 8001ee8:	6313      	str	r3, [r2, #48]	; 0x30
 8001eea:	4b29      	ldr	r3, [pc, #164]	; (8001f90 <MX_GPIO_Init+0x120>)
 8001eec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001eee:	f003 0302 	and.w	r3, r3, #2
 8001ef2:	607b      	str	r3, [r7, #4]
 8001ef4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001ef6:	2300      	movs	r3, #0
 8001ef8:	603b      	str	r3, [r7, #0]
 8001efa:	4b25      	ldr	r3, [pc, #148]	; (8001f90 <MX_GPIO_Init+0x120>)
 8001efc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001efe:	4a24      	ldr	r2, [pc, #144]	; (8001f90 <MX_GPIO_Init+0x120>)
 8001f00:	f043 0308 	orr.w	r3, r3, #8
 8001f04:	6313      	str	r3, [r2, #48]	; 0x30
 8001f06:	4b22      	ldr	r3, [pc, #136]	; (8001f90 <MX_GPIO_Init+0x120>)
 8001f08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f0a:	f003 0308 	and.w	r3, r3, #8
 8001f0e:	603b      	str	r3, [r7, #0]
 8001f10:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, EN_PWM_Pin|UART5_DIR_Pin|LED_2_Pin|LED_1_Pin, GPIO_PIN_RESET);
 8001f12:	2200      	movs	r2, #0
 8001f14:	f44f 61e1 	mov.w	r1, #1800	; 0x708
 8001f18:	481e      	ldr	r0, [pc, #120]	; (8001f94 <MX_GPIO_Init+0x124>)
 8001f1a:	f003 fa71 	bl	8005400 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PAPin PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = PWR_Fault3_Pin|PWR_Fault1_Pin|Fault_L1_Pin|Fault_H1_Pin;
 8001f1e:	f44f 53e4 	mov.w	r3, #7296	; 0x1c80
 8001f22:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001f24:	2300      	movs	r3, #0
 8001f26:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f28:	2300      	movs	r3, #0
 8001f2a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f2c:	f107 0314 	add.w	r3, r7, #20
 8001f30:	4619      	mov	r1, r3
 8001f32:	4819      	ldr	r0, [pc, #100]	; (8001f98 <MX_GPIO_Init+0x128>)
 8001f34:	f003 f8b0 	bl	8005098 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin PCPin PCPin */
  GPIO_InitStruct.Pin = Fault_L3_Pin|Fault_H3_Pin|PWR_Fault2_Pin|Fault_L2_Pin;
 8001f38:	f44f 6343 	mov.w	r3, #3120	; 0xc30
 8001f3c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001f3e:	2300      	movs	r3, #0
 8001f40:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f42:	2300      	movs	r3, #0
 8001f44:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001f46:	f107 0314 	add.w	r3, r7, #20
 8001f4a:	4619      	mov	r1, r3
 8001f4c:	4813      	ldr	r0, [pc, #76]	; (8001f9c <MX_GPIO_Init+0x12c>)
 8001f4e:	f003 f8a3 	bl	8005098 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin PBPin
                           PBPin */
  GPIO_InitStruct.Pin = PWR_Fault4_Pin|Fault_L4_Pin|Fault_H4_Pin|GLOBAL_SB_Pin
 8001f52:	2337      	movs	r3, #55	; 0x37
 8001f54:	617b      	str	r3, [r7, #20]
                          |Fault_H2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001f56:	2300      	movs	r3, #0
 8001f58:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f5a:	2300      	movs	r3, #0
 8001f5c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001f5e:	f107 0314 	add.w	r3, r7, #20
 8001f62:	4619      	mov	r1, r3
 8001f64:	480b      	ldr	r0, [pc, #44]	; (8001f94 <MX_GPIO_Init+0x124>)
 8001f66:	f003 f897 	bl	8005098 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = EN_PWM_Pin|UART5_DIR_Pin|LED_2_Pin|LED_1_Pin;
 8001f6a:	f44f 63e1 	mov.w	r3, #1800	; 0x708
 8001f6e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001f70:	2301      	movs	r3, #1
 8001f72:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f74:	2300      	movs	r3, #0
 8001f76:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f78:	2300      	movs	r3, #0
 8001f7a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001f7c:	f107 0314 	add.w	r3, r7, #20
 8001f80:	4619      	mov	r1, r3
 8001f82:	4804      	ldr	r0, [pc, #16]	; (8001f94 <MX_GPIO_Init+0x124>)
 8001f84:	f003 f888 	bl	8005098 <HAL_GPIO_Init>

}
 8001f88:	bf00      	nop
 8001f8a:	3728      	adds	r7, #40	; 0x28
 8001f8c:	46bd      	mov	sp, r7
 8001f8e:	bd80      	pop	{r7, pc}
 8001f90:	40023800 	.word	0x40023800
 8001f94:	40020400 	.word	0x40020400
 8001f98:	40020000 	.word	0x40020000
 8001f9c:	40020800 	.word	0x40020800

08001fa0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001fa0:	b580      	push	{r7, lr}
 8001fa2:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001fa4:	f002 f894 	bl	80040d0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001fa8:	f000 f830 	bl	800200c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001fac:	f7ff ff60 	bl	8001e70 <MX_GPIO_Init>
  MX_DMA_Init();
 8001fb0:	f7ff ff44 	bl	8001e3c <MX_DMA_Init>
  MX_TIM1_Init();
 8001fb4:	f001 fa90 	bl	80034d8 <MX_TIM1_Init>
  MX_TIM3_Init();
 8001fb8:	f001 fba4 	bl	8003704 <MX_TIM3_Init>
  MX_ADC1_Init();
 8001fbc:	f7ff fd70 	bl	8001aa0 <MX_ADC1_Init>
  MX_ADC2_Init();
 8001fc0:	f7ff fdc0 	bl	8001b44 <MX_ADC2_Init>
  MX_TIM2_Init();
 8001fc4:	f001 fb28 	bl	8003618 <MX_TIM2_Init>
  MX_TIM9_Init();
 8001fc8:	f001 fd3c 	bl	8003a44 <MX_TIM9_Init>
  MX_TIM8_Init();
 8001fcc:	f001 fc9a 	bl	8003904 <MX_TIM8_Init>
  MX_TIM12_Init();
 8001fd0:	f001 fd9a 	bl	8003b08 <MX_TIM12_Init>
  MX_ADC3_Init();
 8001fd4:	f7ff fe08 	bl	8001be8 <MX_ADC3_Init>
  MX_UART5_Init();
 8001fd8:	f001 ffb6 	bl	8003f48 <MX_UART5_Init>
  MX_TIM4_Init();
 8001fdc:	f001 fc08 	bl	80037f0 <MX_TIM4_Init>
  /* USER CODE BEGIN 2 */

	//Неблокирующий таймер выполнения основного кода
	TIM_NB_Init(&main_timer, 1, main_timer_function);
 8001fe0:	4a08      	ldr	r2, [pc, #32]	; (8002004 <main+0x64>)
 8001fe2:	2101      	movs	r1, #1
 8001fe4:	4808      	ldr	r0, [pc, #32]	; (8002008 <main+0x68>)
 8001fe6:	f000 fd53 	bl	8002a90 <TIM_NB_Init>
	TIM_NB_Start(&main_timer, MULTIPLE_DELAY);
 8001fea:	2102      	movs	r1, #2
 8001fec:	4806      	ldr	r0, [pc, #24]	; (8002008 <main+0x68>)
 8001fee:	f000 fd61 	bl	8002ab4 <TIM_NB_Start>

	//Задежка инициализации
	HAL_Delay(500);
 8001ff2:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001ff6:	f002 f8dd 	bl	80041b4 <HAL_Delay>
  /* USER CODE BEGIN WHILE */
	while (1) {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
		TIM_NB_Check(&main_timer);
 8001ffa:	4803      	ldr	r0, [pc, #12]	; (8002008 <main+0x68>)
 8001ffc:	f000 fd70 	bl	8002ae0 <TIM_NB_Check>
 8002000:	e7fb      	b.n	8001ffa <main+0x5a>
 8002002:	bf00      	nop
 8002004:	080026a1 	.word	0x080026a1
 8002008:	20000418 	.word	0x20000418

0800200c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800200c:	b580      	push	{r7, lr}
 800200e:	b094      	sub	sp, #80	; 0x50
 8002010:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002012:	f107 0320 	add.w	r3, r7, #32
 8002016:	2230      	movs	r2, #48	; 0x30
 8002018:	2100      	movs	r1, #0
 800201a:	4618      	mov	r0, r3
 800201c:	f006 f9a8 	bl	8008370 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002020:	f107 030c 	add.w	r3, r7, #12
 8002024:	2200      	movs	r2, #0
 8002026:	601a      	str	r2, [r3, #0]
 8002028:	605a      	str	r2, [r3, #4]
 800202a:	609a      	str	r2, [r3, #8]
 800202c:	60da      	str	r2, [r3, #12]
 800202e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8002030:	2300      	movs	r3, #0
 8002032:	60bb      	str	r3, [r7, #8]
 8002034:	4b28      	ldr	r3, [pc, #160]	; (80020d8 <SystemClock_Config+0xcc>)
 8002036:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002038:	4a27      	ldr	r2, [pc, #156]	; (80020d8 <SystemClock_Config+0xcc>)
 800203a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800203e:	6413      	str	r3, [r2, #64]	; 0x40
 8002040:	4b25      	ldr	r3, [pc, #148]	; (80020d8 <SystemClock_Config+0xcc>)
 8002042:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002044:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002048:	60bb      	str	r3, [r7, #8]
 800204a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800204c:	2300      	movs	r3, #0
 800204e:	607b      	str	r3, [r7, #4]
 8002050:	4b22      	ldr	r3, [pc, #136]	; (80020dc <SystemClock_Config+0xd0>)
 8002052:	681b      	ldr	r3, [r3, #0]
 8002054:	4a21      	ldr	r2, [pc, #132]	; (80020dc <SystemClock_Config+0xd0>)
 8002056:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800205a:	6013      	str	r3, [r2, #0]
 800205c:	4b1f      	ldr	r3, [pc, #124]	; (80020dc <SystemClock_Config+0xd0>)
 800205e:	681b      	ldr	r3, [r3, #0]
 8002060:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002064:	607b      	str	r3, [r7, #4]
 8002066:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8002068:	2301      	movs	r3, #1
 800206a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800206c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002070:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002072:	2302      	movs	r3, #2
 8002074:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8002076:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800207a:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 800207c:	2304      	movs	r3, #4
 800207e:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8002080:	23a8      	movs	r3, #168	; 0xa8
 8002082:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002084:	2302      	movs	r3, #2
 8002086:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8002088:	2304      	movs	r3, #4
 800208a:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800208c:	f107 0320 	add.w	r3, r7, #32
 8002090:	4618      	mov	r0, r3
 8002092:	f003 f9cf 	bl	8005434 <HAL_RCC_OscConfig>
 8002096:	4603      	mov	r3, r0
 8002098:	2b00      	cmp	r3, #0
 800209a:	d001      	beq.n	80020a0 <SystemClock_Config+0x94>
  {
    Error_Handler();
 800209c:	f000 feaa 	bl	8002df4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80020a0:	230f      	movs	r3, #15
 80020a2:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80020a4:	2302      	movs	r3, #2
 80020a6:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80020a8:	2300      	movs	r3, #0
 80020aa:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80020ac:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80020b0:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV4;
 80020b2:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80020b6:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80020b8:	f107 030c 	add.w	r3, r7, #12
 80020bc:	2105      	movs	r1, #5
 80020be:	4618      	mov	r0, r3
 80020c0:	f003 fc30 	bl	8005924 <HAL_RCC_ClockConfig>
 80020c4:	4603      	mov	r3, r0
 80020c6:	2b00      	cmp	r3, #0
 80020c8:	d001      	beq.n	80020ce <SystemClock_Config+0xc2>
  {
    Error_Handler();
 80020ca:	f000 fe93 	bl	8002df4 <Error_Handler>
  }
}
 80020ce:	bf00      	nop
 80020d0:	3750      	adds	r7, #80	; 0x50
 80020d2:	46bd      	mov	sp, r7
 80020d4:	bd80      	pop	{r7, pc}
 80020d6:	bf00      	nop
 80020d8:	40023800 	.word	0x40023800
 80020dc:	40007000 	.word	0x40007000

080020e0 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 80020e0:	b580      	push	{r7, lr}
 80020e2:	b082      	sub	sp, #8
 80020e4:	af00      	add	r7, sp, #0
 80020e6:	6078      	str	r0, [r7, #4]

	if (htim == &htim8) {
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	4a08      	ldr	r2, [pc, #32]	; (800210c <HAL_TIM_PeriodElapsedCallback+0x2c>)
 80020ec:	4293      	cmp	r3, r2
 80020ee:	d109      	bne.n	8002104 <HAL_TIM_PeriodElapsedCallback+0x24>

		//Регуляторы и рампы работают в прерывании таймера
		//потому что SysTick не обеспечивает малые постоянные времени
		if(State == Work){
 80020f0:	4b07      	ldr	r3, [pc, #28]	; (8002110 <HAL_TIM_PeriodElapsedCallback+0x30>)
 80020f2:	681b      	ldr	r3, [r3, #0]
 80020f4:	2b04      	cmp	r3, #4
 80020f6:	d105      	bne.n	8002104 <HAL_TIM_PeriodElapsedCallback+0x24>
			//Ramp_Process(&Ramp_Freq);
			Ramp_Process(&Ramp_Amp);
 80020f8:	4806      	ldr	r0, [pc, #24]	; (8002114 <HAL_TIM_PeriodElapsedCallback+0x34>)
 80020fa:	f000 feba 	bl	8002e72 <Ramp_Process>
			Regulator_Process(&Reg_U);
 80020fe:	4806      	ldr	r0, [pc, #24]	; (8002118 <HAL_TIM_PeriodElapsedCallback+0x38>)
 8002100:	f000 fffa 	bl	80030f8 <Regulator_Process>

		}

	}

}
 8002104:	bf00      	nop
 8002106:	3708      	adds	r7, #8
 8002108:	46bd      	mov	sp, r7
 800210a:	bd80      	pop	{r7, pc}
 800210c:	200005fc 	.word	0x200005fc
 8002110:	20000434 	.word	0x20000434
 8002114:	20000464 	.word	0x20000464
 8002118:	200004ac 	.word	0x200004ac

0800211c <SoftSw_PWM_Channels_OFF>:

void SoftSw_PWM_Channels_OFF(void) {
 800211c:	b580      	push	{r7, lr}
 800211e:	af00      	add	r7, sp, #0
	//Функция для снятия Ш ?Ма на резонансные преобразователи

	TIM_CCxChannelCmd(TIM1, TIM_CHANNEL_1, TIM_CCx_DISABLE);
 8002120:	2200      	movs	r2, #0
 8002122:	2100      	movs	r1, #0
 8002124:	4824      	ldr	r0, [pc, #144]	; (80021b8 <SoftSw_PWM_Channels_OFF+0x9c>)
 8002126:	f004 ff94 	bl	8007052 <TIM_CCxChannelCmd>
	TIM_CCxChannelCmd(TIM2, TIM_CHANNEL_1, TIM_CCx_DISABLE);
 800212a:	2200      	movs	r2, #0
 800212c:	2100      	movs	r1, #0
 800212e:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8002132:	f004 ff8e 	bl	8007052 <TIM_CCxChannelCmd>
	TIM_CCxChannelCmd(TIM3, TIM_CHANNEL_1, TIM_CCx_DISABLE);
 8002136:	2200      	movs	r2, #0
 8002138:	2100      	movs	r1, #0
 800213a:	4820      	ldr	r0, [pc, #128]	; (80021bc <SoftSw_PWM_Channels_OFF+0xa0>)
 800213c:	f004 ff89 	bl	8007052 <TIM_CCxChannelCmd>
	TIM_CCxChannelCmd(TIM9, TIM_CHANNEL_1, TIM_CCx_DISABLE);
 8002140:	2200      	movs	r2, #0
 8002142:	2100      	movs	r1, #0
 8002144:	481e      	ldr	r0, [pc, #120]	; (80021c0 <SoftSw_PWM_Channels_OFF+0xa4>)
 8002146:	f004 ff84 	bl	8007052 <TIM_CCxChannelCmd>

	TIM1->BDTR &= ~(TIM_BDTR_MOE);
 800214a:	4b1b      	ldr	r3, [pc, #108]	; (80021b8 <SoftSw_PWM_Channels_OFF+0x9c>)
 800214c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800214e:	4a1a      	ldr	r2, [pc, #104]	; (80021b8 <SoftSw_PWM_Channels_OFF+0x9c>)
 8002150:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8002154:	6453      	str	r3, [r2, #68]	; 0x44
	TIM1->BDTR &= ~(TIM_BDTR_OSSI);
 8002156:	4b18      	ldr	r3, [pc, #96]	; (80021b8 <SoftSw_PWM_Channels_OFF+0x9c>)
 8002158:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800215a:	4a17      	ldr	r2, [pc, #92]	; (80021b8 <SoftSw_PWM_Channels_OFF+0x9c>)
 800215c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8002160:	6453      	str	r3, [r2, #68]	; 0x44
	TIM2->BDTR &= ~(TIM_BDTR_MOE);
 8002162:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8002166:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002168:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800216c:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8002170:	6453      	str	r3, [r2, #68]	; 0x44
	TIM2->BDTR &= ~(TIM_BDTR_OSSI);
 8002172:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8002176:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002178:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800217c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8002180:	6453      	str	r3, [r2, #68]	; 0x44
	TIM3->BDTR &= ~(TIM_BDTR_MOE);
 8002182:	4b0e      	ldr	r3, [pc, #56]	; (80021bc <SoftSw_PWM_Channels_OFF+0xa0>)
 8002184:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002186:	4a0d      	ldr	r2, [pc, #52]	; (80021bc <SoftSw_PWM_Channels_OFF+0xa0>)
 8002188:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800218c:	6453      	str	r3, [r2, #68]	; 0x44
	TIM3->BDTR &= ~(TIM_BDTR_OSSI);
 800218e:	4b0b      	ldr	r3, [pc, #44]	; (80021bc <SoftSw_PWM_Channels_OFF+0xa0>)
 8002190:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002192:	4a0a      	ldr	r2, [pc, #40]	; (80021bc <SoftSw_PWM_Channels_OFF+0xa0>)
 8002194:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8002198:	6453      	str	r3, [r2, #68]	; 0x44
	TIM9->BDTR &= ~(TIM_BDTR_MOE);
 800219a:	4b09      	ldr	r3, [pc, #36]	; (80021c0 <SoftSw_PWM_Channels_OFF+0xa4>)
 800219c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800219e:	4a08      	ldr	r2, [pc, #32]	; (80021c0 <SoftSw_PWM_Channels_OFF+0xa4>)
 80021a0:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80021a4:	6453      	str	r3, [r2, #68]	; 0x44
	TIM9->BDTR &= ~(TIM_BDTR_OSSI);
 80021a6:	4b06      	ldr	r3, [pc, #24]	; (80021c0 <SoftSw_PWM_Channels_OFF+0xa4>)
 80021a8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80021aa:	4a05      	ldr	r2, [pc, #20]	; (80021c0 <SoftSw_PWM_Channels_OFF+0xa4>)
 80021ac:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80021b0:	6453      	str	r3, [r2, #68]	; 0x44

}
 80021b2:	bf00      	nop
 80021b4:	bd80      	pop	{r7, pc}
 80021b6:	bf00      	nop
 80021b8:	40010000 	.word	0x40010000
 80021bc:	40000400 	.word	0x40000400
 80021c0:	40014000 	.word	0x40014000

080021c4 <SoftSw_PWM_Channels_ON>:

void SoftSw_PWM_Channels_ON(void) {
 80021c4:	b580      	push	{r7, lr}
 80021c6:	af00      	add	r7, sp, #0
	//Функция для выдачи ШиМа на резонансные преобразователи

	TIM_CCxChannelCmd(TIM1, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80021c8:	2201      	movs	r2, #1
 80021ca:	2100      	movs	r1, #0
 80021cc:	4817      	ldr	r0, [pc, #92]	; (800222c <SoftSw_PWM_Channels_ON+0x68>)
 80021ce:	f004 ff40 	bl	8007052 <TIM_CCxChannelCmd>
	TIM_CCxChannelCmd(TIM2, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80021d2:	2201      	movs	r2, #1
 80021d4:	2100      	movs	r1, #0
 80021d6:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 80021da:	f004 ff3a 	bl	8007052 <TIM_CCxChannelCmd>
	TIM_CCxChannelCmd(TIM3, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80021de:	2201      	movs	r2, #1
 80021e0:	2100      	movs	r1, #0
 80021e2:	4813      	ldr	r0, [pc, #76]	; (8002230 <SoftSw_PWM_Channels_ON+0x6c>)
 80021e4:	f004 ff35 	bl	8007052 <TIM_CCxChannelCmd>
	TIM_CCxChannelCmd(TIM9, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80021e8:	2201      	movs	r2, #1
 80021ea:	2100      	movs	r1, #0
 80021ec:	4811      	ldr	r0, [pc, #68]	; (8002234 <SoftSw_PWM_Channels_ON+0x70>)
 80021ee:	f004 ff30 	bl	8007052 <TIM_CCxChannelCmd>

	TIM1->BDTR |= (TIM_BDTR_MOE);
 80021f2:	4b0e      	ldr	r3, [pc, #56]	; (800222c <SoftSw_PWM_Channels_ON+0x68>)
 80021f4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80021f6:	4a0d      	ldr	r2, [pc, #52]	; (800222c <SoftSw_PWM_Channels_ON+0x68>)
 80021f8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80021fc:	6453      	str	r3, [r2, #68]	; 0x44
	TIM2->BDTR |= (TIM_BDTR_MOE);
 80021fe:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8002202:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002204:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002208:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800220c:	6453      	str	r3, [r2, #68]	; 0x44
	TIM3->BDTR |= (TIM_BDTR_MOE);
 800220e:	4b08      	ldr	r3, [pc, #32]	; (8002230 <SoftSw_PWM_Channels_ON+0x6c>)
 8002210:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002212:	4a07      	ldr	r2, [pc, #28]	; (8002230 <SoftSw_PWM_Channels_ON+0x6c>)
 8002214:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002218:	6453      	str	r3, [r2, #68]	; 0x44
	TIM9->BDTR |= (TIM_BDTR_MOE);
 800221a:	4b06      	ldr	r3, [pc, #24]	; (8002234 <SoftSw_PWM_Channels_ON+0x70>)
 800221c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800221e:	4a05      	ldr	r2, [pc, #20]	; (8002234 <SoftSw_PWM_Channels_ON+0x70>)
 8002220:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002224:	6453      	str	r3, [r2, #68]	; 0x44

}
 8002226:	bf00      	nop
 8002228:	bd80      	pop	{r7, pc}
 800222a:	bf00      	nop
 800222c:	40010000 	.word	0x40010000
 8002230:	40000400 	.word	0x40000400
 8002234:	40014000 	.word	0x40014000

08002238 <SoftSw_PWM_Channels_UpdateDuty>:

void SoftSw_PWM_Channels_UpdateDuty(float New_Duty){
 8002238:	b480      	push	{r7}
 800223a:	b085      	sub	sp, #20
 800223c:	af00      	add	r7, sp, #0
 800223e:	ed87 0a01 	vstr	s0, [r7, #4]

	uint32_t duty_tmp;

	if(New_Duty > 1){
 8002242:	edd7 7a01 	vldr	s15, [r7, #4]
 8002246:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800224a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800224e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002252:	dd02      	ble.n	800225a <SoftSw_PWM_Channels_UpdateDuty+0x22>
		New_Duty = 1;
 8002254:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 8002258:	607b      	str	r3, [r7, #4]
	}
	if(New_Duty < 0){
 800225a:	edd7 7a01 	vldr	s15, [r7, #4]
 800225e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002262:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002266:	d502      	bpl.n	800226e <SoftSw_PWM_Channels_UpdateDuty+0x36>
		New_Duty = 0;
 8002268:	f04f 0300 	mov.w	r3, #0
 800226c:	607b      	str	r3, [r7, #4]
	}

	duty_tmp = TIM1->ARR * New_Duty;
 800226e:	4b13      	ldr	r3, [pc, #76]	; (80022bc <SoftSw_PWM_Channels_UpdateDuty+0x84>)
 8002270:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002272:	ee07 3a90 	vmov	s15, r3
 8002276:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800227a:	edd7 7a01 	vldr	s15, [r7, #4]
 800227e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002282:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002286:	ee17 3a90 	vmov	r3, s15
 800228a:	60fb      	str	r3, [r7, #12]

	if (TIM1->CCR1 != duty_tmp) {
 800228c:	4b0b      	ldr	r3, [pc, #44]	; (80022bc <SoftSw_PWM_Channels_UpdateDuty+0x84>)
 800228e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002290:	68fa      	ldr	r2, [r7, #12]
 8002292:	429a      	cmp	r2, r3
 8002294:	d00c      	beq.n	80022b0 <SoftSw_PWM_Channels_UpdateDuty+0x78>
		//common
		TIM1->CCR1 = duty_tmp;
 8002296:	4a09      	ldr	r2, [pc, #36]	; (80022bc <SoftSw_PWM_Channels_UpdateDuty+0x84>)
 8002298:	68fb      	ldr	r3, [r7, #12]
 800229a:	6353      	str	r3, [r2, #52]	; 0x34
		TIM2->CCR1 = duty_tmp;
 800229c:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80022a0:	68fb      	ldr	r3, [r7, #12]
 80022a2:	6353      	str	r3, [r2, #52]	; 0x34
		TIM3->CCR1 = duty_tmp;
 80022a4:	4a06      	ldr	r2, [pc, #24]	; (80022c0 <SoftSw_PWM_Channels_UpdateDuty+0x88>)
 80022a6:	68fb      	ldr	r3, [r7, #12]
 80022a8:	6353      	str	r3, [r2, #52]	; 0x34
		TIM9->CCR1 = duty_tmp;
 80022aa:	4a06      	ldr	r2, [pc, #24]	; (80022c4 <SoftSw_PWM_Channels_UpdateDuty+0x8c>)
 80022ac:	68fb      	ldr	r3, [r7, #12]
 80022ae:	6353      	str	r3, [r2, #52]	; 0x34
	}

}
 80022b0:	bf00      	nop
 80022b2:	3714      	adds	r7, #20
 80022b4:	46bd      	mov	sp, r7
 80022b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022ba:	4770      	bx	lr
 80022bc:	40010000 	.word	0x40010000
 80022c0:	40000400 	.word	0x40000400
 80022c4:	40014000 	.word	0x40014000

080022c8 <SoftSw_PWM_Channels_UpdatePhase>:

void SoftSw_PWM_Channels_UpdatePhase(uint8_t Tim_Ch_num ,uint32_t New_Phase){
 80022c8:	b480      	push	{r7}
 80022ca:	b085      	sub	sp, #20
 80022cc:	af00      	add	r7, sp, #0
 80022ce:	4603      	mov	r3, r0
 80022d0:	6039      	str	r1, [r7, #0]
 80022d2:	71fb      	strb	r3, [r7, #7]

	uint32_t phase_tmp;

	switch(Tim_Ch_num){
 80022d4:	79fb      	ldrb	r3, [r7, #7]
 80022d6:	2b0c      	cmp	r3, #12
 80022d8:	d04c      	beq.n	8002374 <SoftSw_PWM_Channels_UpdatePhase+0xac>
 80022da:	2b0c      	cmp	r3, #12
 80022dc:	dc6d      	bgt.n	80023ba <SoftSw_PWM_Channels_UpdatePhase+0xf2>
 80022de:	2b04      	cmp	r3, #4
 80022e0:	d002      	beq.n	80022e8 <SoftSw_PWM_Channels_UpdatePhase+0x20>
 80022e2:	2b08      	cmp	r3, #8
 80022e4:	d023      	beq.n	800232e <SoftSw_PWM_Channels_UpdatePhase+0x66>
			TIM1->CCR4 = phase_tmp;
		}
		break;
	default:

		break;
 80022e6:	e068      	b.n	80023ba <SoftSw_PWM_Channels_UpdatePhase+0xf2>
		phase_tmp = TIM1->ARR - (uint32_t) ((((float) TIM1->ARR / 360)) * New_Phase) - ZERO_PHASE;
 80022e8:	4b3a      	ldr	r3, [pc, #232]	; (80023d4 <SoftSw_PWM_Channels_UpdatePhase+0x10c>)
 80022ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80022ec:	4a39      	ldr	r2, [pc, #228]	; (80023d4 <SoftSw_PWM_Channels_UpdatePhase+0x10c>)
 80022ee:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 80022f0:	ee07 2a90 	vmov	s15, r2
 80022f4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80022f8:	eddf 6a37 	vldr	s13, [pc, #220]	; 80023d8 <SoftSw_PWM_Channels_UpdatePhase+0x110>
 80022fc:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8002300:	683a      	ldr	r2, [r7, #0]
 8002302:	ee07 2a90 	vmov	s15, r2
 8002306:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800230a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800230e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002312:	ee17 2a90 	vmov	r2, s15
 8002316:	1a9b      	subs	r3, r3, r2
 8002318:	3b14      	subs	r3, #20
 800231a:	60fb      	str	r3, [r7, #12]
		if(TIM1->CCR2 != phase_tmp){
 800231c:	4b2d      	ldr	r3, [pc, #180]	; (80023d4 <SoftSw_PWM_Channels_UpdatePhase+0x10c>)
 800231e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002320:	68fa      	ldr	r2, [r7, #12]
 8002322:	429a      	cmp	r2, r3
 8002324:	d04b      	beq.n	80023be <SoftSw_PWM_Channels_UpdatePhase+0xf6>
			TIM1->CCR2 = phase_tmp;
 8002326:	4a2b      	ldr	r2, [pc, #172]	; (80023d4 <SoftSw_PWM_Channels_UpdatePhase+0x10c>)
 8002328:	68fb      	ldr	r3, [r7, #12]
 800232a:	6393      	str	r3, [r2, #56]	; 0x38
		break;
 800232c:	e047      	b.n	80023be <SoftSw_PWM_Channels_UpdatePhase+0xf6>
		phase_tmp = TIM1->ARR - (uint32_t) ((((float) TIM1->ARR / 360)) * New_Phase) - ZERO_PHASE;
 800232e:	4b29      	ldr	r3, [pc, #164]	; (80023d4 <SoftSw_PWM_Channels_UpdatePhase+0x10c>)
 8002330:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002332:	4a28      	ldr	r2, [pc, #160]	; (80023d4 <SoftSw_PWM_Channels_UpdatePhase+0x10c>)
 8002334:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8002336:	ee07 2a90 	vmov	s15, r2
 800233a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800233e:	eddf 6a26 	vldr	s13, [pc, #152]	; 80023d8 <SoftSw_PWM_Channels_UpdatePhase+0x110>
 8002342:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8002346:	683a      	ldr	r2, [r7, #0]
 8002348:	ee07 2a90 	vmov	s15, r2
 800234c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002350:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002354:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002358:	ee17 2a90 	vmov	r2, s15
 800235c:	1a9b      	subs	r3, r3, r2
 800235e:	3b14      	subs	r3, #20
 8002360:	60fb      	str	r3, [r7, #12]
		if(TIM1->CCR3 != phase_tmp){
 8002362:	4b1c      	ldr	r3, [pc, #112]	; (80023d4 <SoftSw_PWM_Channels_UpdatePhase+0x10c>)
 8002364:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002366:	68fa      	ldr	r2, [r7, #12]
 8002368:	429a      	cmp	r2, r3
 800236a:	d02a      	beq.n	80023c2 <SoftSw_PWM_Channels_UpdatePhase+0xfa>
			TIM1->CCR3 = phase_tmp;
 800236c:	4a19      	ldr	r2, [pc, #100]	; (80023d4 <SoftSw_PWM_Channels_UpdatePhase+0x10c>)
 800236e:	68fb      	ldr	r3, [r7, #12]
 8002370:	63d3      	str	r3, [r2, #60]	; 0x3c
		break;
 8002372:	e026      	b.n	80023c2 <SoftSw_PWM_Channels_UpdatePhase+0xfa>
		phase_tmp = TIM1->ARR - (uint32_t) ((((float) TIM1->ARR / 360)) * New_Phase) - ZERO_PHASE;
 8002374:	4b17      	ldr	r3, [pc, #92]	; (80023d4 <SoftSw_PWM_Channels_UpdatePhase+0x10c>)
 8002376:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002378:	4a16      	ldr	r2, [pc, #88]	; (80023d4 <SoftSw_PWM_Channels_UpdatePhase+0x10c>)
 800237a:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 800237c:	ee07 2a90 	vmov	s15, r2
 8002380:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002384:	eddf 6a14 	vldr	s13, [pc, #80]	; 80023d8 <SoftSw_PWM_Channels_UpdatePhase+0x110>
 8002388:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 800238c:	683a      	ldr	r2, [r7, #0]
 800238e:	ee07 2a90 	vmov	s15, r2
 8002392:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002396:	ee67 7a27 	vmul.f32	s15, s14, s15
 800239a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800239e:	ee17 2a90 	vmov	r2, s15
 80023a2:	1a9b      	subs	r3, r3, r2
 80023a4:	3b14      	subs	r3, #20
 80023a6:	60fb      	str	r3, [r7, #12]
		if(TIM1->CCR4 != phase_tmp){
 80023a8:	4b0a      	ldr	r3, [pc, #40]	; (80023d4 <SoftSw_PWM_Channels_UpdatePhase+0x10c>)
 80023aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023ac:	68fa      	ldr	r2, [r7, #12]
 80023ae:	429a      	cmp	r2, r3
 80023b0:	d009      	beq.n	80023c6 <SoftSw_PWM_Channels_UpdatePhase+0xfe>
			TIM1->CCR4 = phase_tmp;
 80023b2:	4a08      	ldr	r2, [pc, #32]	; (80023d4 <SoftSw_PWM_Channels_UpdatePhase+0x10c>)
 80023b4:	68fb      	ldr	r3, [r7, #12]
 80023b6:	6413      	str	r3, [r2, #64]	; 0x40
		break;
 80023b8:	e005      	b.n	80023c6 <SoftSw_PWM_Channels_UpdatePhase+0xfe>
		break;
 80023ba:	bf00      	nop
 80023bc:	e004      	b.n	80023c8 <SoftSw_PWM_Channels_UpdatePhase+0x100>
		break;
 80023be:	bf00      	nop
 80023c0:	e002      	b.n	80023c8 <SoftSw_PWM_Channels_UpdatePhase+0x100>
		break;
 80023c2:	bf00      	nop
 80023c4:	e000      	b.n	80023c8 <SoftSw_PWM_Channels_UpdatePhase+0x100>
		break;
 80023c6:	bf00      	nop
	}

}
 80023c8:	bf00      	nop
 80023ca:	3714      	adds	r7, #20
 80023cc:	46bd      	mov	sp, r7
 80023ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023d2:	4770      	bx	lr
 80023d4:	40010000 	.word	0x40010000
 80023d8:	43b40000 	.word	0x43b40000

080023dc <SoftSw_PWM_Channels_UpdateFreq>:

void SoftSw_PWM_Channels_UpdateFreq(uint32_t New_Freq){
 80023dc:	b480      	push	{r7}
 80023de:	b085      	sub	sp, #20
 80023e0:	af00      	add	r7, sp, #0
 80023e2:	6078      	str	r0, [r7, #4]

	uint32_t freq_tmp;

	//Ограничение макс частоты
	if (New_Freq > SOFTSW_MAX_FREQ) {
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	f244 6250 	movw	r2, #18000	; 0x4650
 80023ea:	4293      	cmp	r3, r2
 80023ec:	d902      	bls.n	80023f4 <SoftSw_PWM_Channels_UpdateFreq+0x18>
		New_Freq = SOFTSW_MAX_FREQ;
 80023ee:	f244 6350 	movw	r3, #18000	; 0x4650
 80023f2:	607b      	str	r3, [r7, #4]
	}
	//Ограничение мин частоты
	if (New_Freq < SOFTSW_MIN_FREQ) {
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	f243 62af 	movw	r2, #13999	; 0x36af
 80023fa:	4293      	cmp	r3, r2
 80023fc:	d802      	bhi.n	8002404 <SoftSw_PWM_Channels_UpdateFreq+0x28>
		New_Freq = SOFTSW_MIN_FREQ;
 80023fe:	f243 63b0 	movw	r3, #14000	; 0x36b0
 8002402:	607b      	str	r3, [r7, #4]
	}

	freq_tmp = TIMER_CLK_FREQ / New_Freq;
 8002404:	4a0f      	ldr	r2, [pc, #60]	; (8002444 <SoftSw_PWM_Channels_UpdateFreq+0x68>)
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	fbb2 f3f3 	udiv	r3, r2, r3
 800240c:	60fb      	str	r3, [r7, #12]

	if(TIM1->ARR != freq_tmp){
 800240e:	4b0e      	ldr	r3, [pc, #56]	; (8002448 <SoftSw_PWM_Channels_UpdateFreq+0x6c>)
 8002410:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002412:	68fa      	ldr	r2, [r7, #12]
 8002414:	429a      	cmp	r2, r3
 8002416:	d00f      	beq.n	8002438 <SoftSw_PWM_Channels_UpdateFreq+0x5c>
		TIM1->ARR = freq_tmp;
 8002418:	4a0b      	ldr	r2, [pc, #44]	; (8002448 <SoftSw_PWM_Channels_UpdateFreq+0x6c>)
 800241a:	68fb      	ldr	r3, [r7, #12]
 800241c:	62d3      	str	r3, [r2, #44]	; 0x2c
		TIM2->ARR = freq_tmp;
 800241e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002422:	68fb      	ldr	r3, [r7, #12]
 8002424:	62d3      	str	r3, [r2, #44]	; 0x2c
		TIM3->ARR = freq_tmp;
 8002426:	4a09      	ldr	r2, [pc, #36]	; (800244c <SoftSw_PWM_Channels_UpdateFreq+0x70>)
 8002428:	68fb      	ldr	r3, [r7, #12]
 800242a:	62d3      	str	r3, [r2, #44]	; 0x2c
		TIM9->ARR = freq_tmp;
 800242c:	4a08      	ldr	r2, [pc, #32]	; (8002450 <SoftSw_PWM_Channels_UpdateFreq+0x74>)
 800242e:	68fb      	ldr	r3, [r7, #12]
 8002430:	62d3      	str	r3, [r2, #44]	; 0x2c
		//АЦП!
		TIM4->ARR = freq_tmp;
 8002432:	4a08      	ldr	r2, [pc, #32]	; (8002454 <SoftSw_PWM_Channels_UpdateFreq+0x78>)
 8002434:	68fb      	ldr	r3, [r7, #12]
 8002436:	62d3      	str	r3, [r2, #44]	; 0x2c
	}

}
 8002438:	bf00      	nop
 800243a:	3714      	adds	r7, #20
 800243c:	46bd      	mov	sp, r7
 800243e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002442:	4770      	bx	lr
 8002444:	01406f40 	.word	0x01406f40
 8002448:	40010000 	.word	0x40010000
 800244c:	40000400 	.word	0x40000400
 8002450:	40014000 	.word	0x40014000
 8002454:	40000800 	.word	0x40000800

08002458 <HardSw_PWM_Channels_OFF>:

	TIM8->BDTR |= (TIM_BDTR_MOE);
	//TIM12->BDTR |= (TIM_BDTR_MOE);

}
void HardSw_PWM_Channels_OFF(void) {
 8002458:	b580      	push	{r7, lr}
 800245a:	af00      	add	r7, sp, #0
	//Эта функция нужна для усправления выдачей импульсов 8 таймера

	TIM_CCxChannelCmd(TIM8, TIM_CHANNEL_1, TIM_CCx_DISABLE);
 800245c:	2200      	movs	r2, #0
 800245e:	2100      	movs	r1, #0
 8002460:	4810      	ldr	r0, [pc, #64]	; (80024a4 <HardSw_PWM_Channels_OFF+0x4c>)
 8002462:	f004 fdf6 	bl	8007052 <TIM_CCxChannelCmd>
	TIM_CCxChannelCmd(TIM12, TIM_CHANNEL_1, TIM_CCx_DISABLE);
 8002466:	2200      	movs	r2, #0
 8002468:	2100      	movs	r1, #0
 800246a:	480f      	ldr	r0, [pc, #60]	; (80024a8 <HardSw_PWM_Channels_OFF+0x50>)
 800246c:	f004 fdf1 	bl	8007052 <TIM_CCxChannelCmd>

	TIM8->BDTR &= ~(TIM_BDTR_MOE);
 8002470:	4b0c      	ldr	r3, [pc, #48]	; (80024a4 <HardSw_PWM_Channels_OFF+0x4c>)
 8002472:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002474:	4a0b      	ldr	r2, [pc, #44]	; (80024a4 <HardSw_PWM_Channels_OFF+0x4c>)
 8002476:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800247a:	6453      	str	r3, [r2, #68]	; 0x44
	TIM8->BDTR &= ~(TIM_BDTR_OSSI);
 800247c:	4b09      	ldr	r3, [pc, #36]	; (80024a4 <HardSw_PWM_Channels_OFF+0x4c>)
 800247e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002480:	4a08      	ldr	r2, [pc, #32]	; (80024a4 <HardSw_PWM_Channels_OFF+0x4c>)
 8002482:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8002486:	6453      	str	r3, [r2, #68]	; 0x44
	TIM12->BDTR &= ~(TIM_BDTR_MOE);
 8002488:	4b07      	ldr	r3, [pc, #28]	; (80024a8 <HardSw_PWM_Channels_OFF+0x50>)
 800248a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800248c:	4a06      	ldr	r2, [pc, #24]	; (80024a8 <HardSw_PWM_Channels_OFF+0x50>)
 800248e:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8002492:	6453      	str	r3, [r2, #68]	; 0x44
	TIM12->BDTR &= ~(TIM_BDTR_OSSI);
 8002494:	4b04      	ldr	r3, [pc, #16]	; (80024a8 <HardSw_PWM_Channels_OFF+0x50>)
 8002496:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002498:	4a03      	ldr	r2, [pc, #12]	; (80024a8 <HardSw_PWM_Channels_OFF+0x50>)
 800249a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800249e:	6453      	str	r3, [r2, #68]	; 0x44
}
 80024a0:	bf00      	nop
 80024a2:	bd80      	pop	{r7, pc}
 80024a4:	40010400 	.word	0x40010400
 80024a8:	40001800 	.word	0x40001800

080024ac <HardSw_PWM_Channels_UpdateDuty>:

void HardSw_PWM_Channels_UpdateDuty(float New_Duty){
 80024ac:	b480      	push	{r7}
 80024ae:	b085      	sub	sp, #20
 80024b0:	af00      	add	r7, sp, #0
 80024b2:	ed87 0a01 	vstr	s0, [r7, #4]

	uint32_t duty_tmp;

	if(New_Duty > 1){
 80024b6:	edd7 7a01 	vldr	s15, [r7, #4]
 80024ba:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80024be:	eef4 7ac7 	vcmpe.f32	s15, s14
 80024c2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80024c6:	dd02      	ble.n	80024ce <HardSw_PWM_Channels_UpdateDuty+0x22>
		New_Duty = 1;
 80024c8:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 80024cc:	607b      	str	r3, [r7, #4]
	}
	if(New_Duty < 0){
 80024ce:	edd7 7a01 	vldr	s15, [r7, #4]
 80024d2:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80024d6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80024da:	d502      	bpl.n	80024e2 <HardSw_PWM_Channels_UpdateDuty+0x36>
		New_Duty = 0;
 80024dc:	f04f 0300 	mov.w	r3, #0
 80024e0:	607b      	str	r3, [r7, #4]
	}

	duty_tmp = TIM8->ARR * New_Duty;
 80024e2:	4b10      	ldr	r3, [pc, #64]	; (8002524 <HardSw_PWM_Channels_UpdateDuty+0x78>)
 80024e4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80024e6:	ee07 3a90 	vmov	s15, r3
 80024ea:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80024ee:	edd7 7a01 	vldr	s15, [r7, #4]
 80024f2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80024f6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80024fa:	ee17 3a90 	vmov	r3, s15
 80024fe:	60fb      	str	r3, [r7, #12]

	if (TIM8->CCR1 != duty_tmp) {
 8002500:	4b08      	ldr	r3, [pc, #32]	; (8002524 <HardSw_PWM_Channels_UpdateDuty+0x78>)
 8002502:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002504:	68fa      	ldr	r2, [r7, #12]
 8002506:	429a      	cmp	r2, r3
 8002508:	d005      	beq.n	8002516 <HardSw_PWM_Channels_UpdateDuty+0x6a>
		//common
		TIM8->CCR1 = duty_tmp;
 800250a:	4a06      	ldr	r2, [pc, #24]	; (8002524 <HardSw_PWM_Channels_UpdateDuty+0x78>)
 800250c:	68fb      	ldr	r3, [r7, #12]
 800250e:	6353      	str	r3, [r2, #52]	; 0x34
		TIM12->CCR1 = duty_tmp;
 8002510:	4a05      	ldr	r2, [pc, #20]	; (8002528 <HardSw_PWM_Channels_UpdateDuty+0x7c>)
 8002512:	68fb      	ldr	r3, [r7, #12]
 8002514:	6353      	str	r3, [r2, #52]	; 0x34
	}

}
 8002516:	bf00      	nop
 8002518:	3714      	adds	r7, #20
 800251a:	46bd      	mov	sp, r7
 800251c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002520:	4770      	bx	lr
 8002522:	bf00      	nop
 8002524:	40010400 	.word	0x40010400
 8002528:	40001800 	.word	0x40001800

0800252c <HardSw_PWM_Channels_UpdatePhase>:

void HardSw_PWM_Channels_UpdatePhase(uint8_t Tim_Ch_num ,uint32_t New_Phase){
 800252c:	b480      	push	{r7}
 800252e:	b085      	sub	sp, #20
 8002530:	af00      	add	r7, sp, #0
 8002532:	4603      	mov	r3, r0
 8002534:	6039      	str	r1, [r7, #0]
 8002536:	71fb      	strb	r3, [r7, #7]

	uint32_t phase_tmp;

	switch(Tim_Ch_num){
 8002538:	79fb      	ldrb	r3, [r7, #7]
 800253a:	2b0c      	cmp	r3, #12
 800253c:	d04c      	beq.n	80025d8 <HardSw_PWM_Channels_UpdatePhase+0xac>
 800253e:	2b0c      	cmp	r3, #12
 8002540:	dc6d      	bgt.n	800261e <HardSw_PWM_Channels_UpdatePhase+0xf2>
 8002542:	2b04      	cmp	r3, #4
 8002544:	d002      	beq.n	800254c <HardSw_PWM_Channels_UpdatePhase+0x20>
 8002546:	2b08      	cmp	r3, #8
 8002548:	d023      	beq.n	8002592 <HardSw_PWM_Channels_UpdatePhase+0x66>
			TIM8->CCR4 = phase_tmp;
		}
		break;
	default:

		break;
 800254a:	e068      	b.n	800261e <HardSw_PWM_Channels_UpdatePhase+0xf2>
		phase_tmp = TIM8->ARR - (uint32_t) ((((float) TIM8->ARR / 360)) * New_Phase) - ZERO_PHASE;
 800254c:	4b3a      	ldr	r3, [pc, #232]	; (8002638 <HardSw_PWM_Channels_UpdatePhase+0x10c>)
 800254e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002550:	4a39      	ldr	r2, [pc, #228]	; (8002638 <HardSw_PWM_Channels_UpdatePhase+0x10c>)
 8002552:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8002554:	ee07 2a90 	vmov	s15, r2
 8002558:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800255c:	eddf 6a37 	vldr	s13, [pc, #220]	; 800263c <HardSw_PWM_Channels_UpdatePhase+0x110>
 8002560:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8002564:	683a      	ldr	r2, [r7, #0]
 8002566:	ee07 2a90 	vmov	s15, r2
 800256a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800256e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002572:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002576:	ee17 2a90 	vmov	r2, s15
 800257a:	1a9b      	subs	r3, r3, r2
 800257c:	3b14      	subs	r3, #20
 800257e:	60fb      	str	r3, [r7, #12]
		if(TIM8->CCR2 != phase_tmp){
 8002580:	4b2d      	ldr	r3, [pc, #180]	; (8002638 <HardSw_PWM_Channels_UpdatePhase+0x10c>)
 8002582:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002584:	68fa      	ldr	r2, [r7, #12]
 8002586:	429a      	cmp	r2, r3
 8002588:	d04b      	beq.n	8002622 <HardSw_PWM_Channels_UpdatePhase+0xf6>
			TIM8->CCR2 = phase_tmp;
 800258a:	4a2b      	ldr	r2, [pc, #172]	; (8002638 <HardSw_PWM_Channels_UpdatePhase+0x10c>)
 800258c:	68fb      	ldr	r3, [r7, #12]
 800258e:	6393      	str	r3, [r2, #56]	; 0x38
		break;
 8002590:	e047      	b.n	8002622 <HardSw_PWM_Channels_UpdatePhase+0xf6>
		phase_tmp = TIM8->ARR - (uint32_t) ((((float) TIM8->ARR / 360)) * New_Phase) - ZERO_PHASE;
 8002592:	4b29      	ldr	r3, [pc, #164]	; (8002638 <HardSw_PWM_Channels_UpdatePhase+0x10c>)
 8002594:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002596:	4a28      	ldr	r2, [pc, #160]	; (8002638 <HardSw_PWM_Channels_UpdatePhase+0x10c>)
 8002598:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 800259a:	ee07 2a90 	vmov	s15, r2
 800259e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80025a2:	eddf 6a26 	vldr	s13, [pc, #152]	; 800263c <HardSw_PWM_Channels_UpdatePhase+0x110>
 80025a6:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 80025aa:	683a      	ldr	r2, [r7, #0]
 80025ac:	ee07 2a90 	vmov	s15, r2
 80025b0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80025b4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80025b8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80025bc:	ee17 2a90 	vmov	r2, s15
 80025c0:	1a9b      	subs	r3, r3, r2
 80025c2:	3b14      	subs	r3, #20
 80025c4:	60fb      	str	r3, [r7, #12]
		if(TIM8->CCR3 != phase_tmp){
 80025c6:	4b1c      	ldr	r3, [pc, #112]	; (8002638 <HardSw_PWM_Channels_UpdatePhase+0x10c>)
 80025c8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80025ca:	68fa      	ldr	r2, [r7, #12]
 80025cc:	429a      	cmp	r2, r3
 80025ce:	d02a      	beq.n	8002626 <HardSw_PWM_Channels_UpdatePhase+0xfa>
			TIM8->CCR3 = phase_tmp;
 80025d0:	4a19      	ldr	r2, [pc, #100]	; (8002638 <HardSw_PWM_Channels_UpdatePhase+0x10c>)
 80025d2:	68fb      	ldr	r3, [r7, #12]
 80025d4:	63d3      	str	r3, [r2, #60]	; 0x3c
		break;
 80025d6:	e026      	b.n	8002626 <HardSw_PWM_Channels_UpdatePhase+0xfa>
		phase_tmp = TIM8->ARR - (uint32_t) ((((float) TIM8->ARR / 360)) * New_Phase) - ZERO_PHASE;
 80025d8:	4b17      	ldr	r3, [pc, #92]	; (8002638 <HardSw_PWM_Channels_UpdatePhase+0x10c>)
 80025da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80025dc:	4a16      	ldr	r2, [pc, #88]	; (8002638 <HardSw_PWM_Channels_UpdatePhase+0x10c>)
 80025de:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 80025e0:	ee07 2a90 	vmov	s15, r2
 80025e4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80025e8:	eddf 6a14 	vldr	s13, [pc, #80]	; 800263c <HardSw_PWM_Channels_UpdatePhase+0x110>
 80025ec:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 80025f0:	683a      	ldr	r2, [r7, #0]
 80025f2:	ee07 2a90 	vmov	s15, r2
 80025f6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80025fa:	ee67 7a27 	vmul.f32	s15, s14, s15
 80025fe:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002602:	ee17 2a90 	vmov	r2, s15
 8002606:	1a9b      	subs	r3, r3, r2
 8002608:	3b14      	subs	r3, #20
 800260a:	60fb      	str	r3, [r7, #12]
		if(TIM8->CCR4 != phase_tmp){
 800260c:	4b0a      	ldr	r3, [pc, #40]	; (8002638 <HardSw_PWM_Channels_UpdatePhase+0x10c>)
 800260e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002610:	68fa      	ldr	r2, [r7, #12]
 8002612:	429a      	cmp	r2, r3
 8002614:	d009      	beq.n	800262a <HardSw_PWM_Channels_UpdatePhase+0xfe>
			TIM8->CCR4 = phase_tmp;
 8002616:	4a08      	ldr	r2, [pc, #32]	; (8002638 <HardSw_PWM_Channels_UpdatePhase+0x10c>)
 8002618:	68fb      	ldr	r3, [r7, #12]
 800261a:	6413      	str	r3, [r2, #64]	; 0x40
		break;
 800261c:	e005      	b.n	800262a <HardSw_PWM_Channels_UpdatePhase+0xfe>
		break;
 800261e:	bf00      	nop
 8002620:	e004      	b.n	800262c <HardSw_PWM_Channels_UpdatePhase+0x100>
		break;
 8002622:	bf00      	nop
 8002624:	e002      	b.n	800262c <HardSw_PWM_Channels_UpdatePhase+0x100>
		break;
 8002626:	bf00      	nop
 8002628:	e000      	b.n	800262c <HardSw_PWM_Channels_UpdatePhase+0x100>
		break;
 800262a:	bf00      	nop
	}

}
 800262c:	bf00      	nop
 800262e:	3714      	adds	r7, #20
 8002630:	46bd      	mov	sp, r7
 8002632:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002636:	4770      	bx	lr
 8002638:	40010400 	.word	0x40010400
 800263c:	43b40000 	.word	0x43b40000

08002640 <HardSw_PWM_Channels_UpdateFreq>:

void HardSw_PWM_Channels_UpdateFreq(uint32_t New_Freq){
 8002640:	b480      	push	{r7}
 8002642:	b085      	sub	sp, #20
 8002644:	af00      	add	r7, sp, #0
 8002646:	6078      	str	r0, [r7, #4]

	uint32_t freq_tmp;

	//Ограничение макс частоты
	if (New_Freq > HARDSW_MAX_FREQ) {
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	f244 6250 	movw	r2, #18000	; 0x4650
 800264e:	4293      	cmp	r3, r2
 8002650:	d902      	bls.n	8002658 <HardSw_PWM_Channels_UpdateFreq+0x18>
		New_Freq = HARDSW_MAX_FREQ;
 8002652:	f244 6350 	movw	r3, #18000	; 0x4650
 8002656:	607b      	str	r3, [r7, #4]
	}
	//Ограничение мин частоты
	if (New_Freq < HARDSW_MIN_FREQ) {
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	f243 62af 	movw	r2, #13999	; 0x36af
 800265e:	4293      	cmp	r3, r2
 8002660:	d802      	bhi.n	8002668 <HardSw_PWM_Channels_UpdateFreq+0x28>
		New_Freq = HARDSW_MIN_FREQ;
 8002662:	f243 63b0 	movw	r3, #14000	; 0x36b0
 8002666:	607b      	str	r3, [r7, #4]
	}

	freq_tmp = TIMER_CLK_FREQ / New_Freq;
 8002668:	4a0a      	ldr	r2, [pc, #40]	; (8002694 <HardSw_PWM_Channels_UpdateFreq+0x54>)
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002670:	60fb      	str	r3, [r7, #12]

	if(TIM8->ARR != freq_tmp){
 8002672:	4b09      	ldr	r3, [pc, #36]	; (8002698 <HardSw_PWM_Channels_UpdateFreq+0x58>)
 8002674:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002676:	68fa      	ldr	r2, [r7, #12]
 8002678:	429a      	cmp	r2, r3
 800267a:	d005      	beq.n	8002688 <HardSw_PWM_Channels_UpdateFreq+0x48>
		TIM8->ARR = freq_tmp;
 800267c:	4a06      	ldr	r2, [pc, #24]	; (8002698 <HardSw_PWM_Channels_UpdateFreq+0x58>)
 800267e:	68fb      	ldr	r3, [r7, #12]
 8002680:	62d3      	str	r3, [r2, #44]	; 0x2c
		TIM12->ARR = freq_tmp;
 8002682:	4a06      	ldr	r2, [pc, #24]	; (800269c <HardSw_PWM_Channels_UpdateFreq+0x5c>)
 8002684:	68fb      	ldr	r3, [r7, #12]
 8002686:	62d3      	str	r3, [r2, #44]	; 0x2c
	}

}
 8002688:	bf00      	nop
 800268a:	3714      	adds	r7, #20
 800268c:	46bd      	mov	sp, r7
 800268e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002692:	4770      	bx	lr
 8002694:	01406f40 	.word	0x01406f40
 8002698:	40010400 	.word	0x40010400
 800269c:	40001800 	.word	0x40001800

080026a0 <main_timer_function>:

void main_timer_function() {
 80026a0:	b580      	push	{r7, lr}
 80026a2:	b082      	sub	sp, #8
 80026a4:	af02      	add	r7, sp, #8
	//Основная функция, где крутится вся логика

	//расчет среднего значения датчиков
	//для фильтрации
	MEAN_Signal(&U_mean, &U_Value, &U_mean_sum, U_mean_buf, MEAN_BUF_SIZE);
 80026a6:	2332      	movs	r3, #50	; 0x32
 80026a8:	9300      	str	r3, [sp, #0]
 80026aa:	4bb0      	ldr	r3, [pc, #704]	; (800296c <main_timer_function+0x2cc>)
 80026ac:	4ab0      	ldr	r2, [pc, #704]	; (8002970 <main_timer_function+0x2d0>)
 80026ae:	49b1      	ldr	r1, [pc, #708]	; (8002974 <main_timer_function+0x2d4>)
 80026b0:	48b1      	ldr	r0, [pc, #708]	; (8002978 <main_timer_function+0x2d8>)
 80026b2:	f7fe fd73 	bl	800119c <MEAN_Signal>
	MEAN_Signal(&I_mean, &I_Value, &I_mean_sum, I_mean_buf, MEAN_BUF_SIZE);
 80026b6:	2332      	movs	r3, #50	; 0x32
 80026b8:	9300      	str	r3, [sp, #0]
 80026ba:	4bb0      	ldr	r3, [pc, #704]	; (800297c <main_timer_function+0x2dc>)
 80026bc:	4ab0      	ldr	r2, [pc, #704]	; (8002980 <main_timer_function+0x2e0>)
 80026be:	49b1      	ldr	r1, [pc, #708]	; (8002984 <main_timer_function+0x2e4>)
 80026c0:	48b1      	ldr	r0, [pc, #708]	; (8002988 <main_timer_function+0x2e8>)
 80026c2:	f7fe fd6b 	bl	800119c <MEAN_Signal>

	//функции считывания входов и выдачи сигналов на выходы
	HW_Driver_DI_AI_Read();
 80026c6:	f7fe fbe7 	bl	8000e98 <HW_Driver_DI_AI_Read>
	HW_Driver_DO_PWM_Out();
 80026ca:	f7fe fd4d 	bl	8001168 <HW_Driver_DO_PWM_Out>

	//Светодиодная индикация состояния
	Device_Indication_Process();
 80026ce:	f000 faa9 	bl	8002c24 <Device_Indication_Process>

	//Проверка ошибок
	if(CHECK_ERROR_EN){
		Device_Check_Error();
 80026d2:	f000 fae9 	bl	8002ca8 <Device_Check_Error>
	}

	if(Device_Error > 0){
 80026d6:	4bad      	ldr	r3, [pc, #692]	; (800298c <main_timer_function+0x2ec>)
 80026d8:	881b      	ldrh	r3, [r3, #0]
 80026da:	2b00      	cmp	r3, #0
 80026dc:	d002      	beq.n	80026e4 <main_timer_function+0x44>
		State = Stop;
 80026de:	4bac      	ldr	r3, [pc, #688]	; (8002990 <main_timer_function+0x2f0>)
 80026e0:	2205      	movs	r2, #5
 80026e2:	601a      	str	r2, [r3, #0]
	}

	//По этому флагу разрешается работа доп стойки для жесткой коммутациии
	if(EN_OS_State){
 80026e4:	4bab      	ldr	r3, [pc, #684]	; (8002994 <main_timer_function+0x2f4>)
 80026e6:	781b      	ldrb	r3, [r3, #0]
 80026e8:	2b00      	cmp	r3, #0
 80026ea:	d003      	beq.n	80026f4 <main_timer_function+0x54>
		autocomp_enable = 1;
 80026ec:	4baa      	ldr	r3, [pc, #680]	; (8002998 <main_timer_function+0x2f8>)
 80026ee:	2201      	movs	r2, #1
 80026f0:	701a      	strb	r2, [r3, #0]
 80026f2:	e002      	b.n	80026fa <main_timer_function+0x5a>
	} else {
		autocomp_enable = 0;
 80026f4:	4ba8      	ldr	r3, [pc, #672]	; (8002998 <main_timer_function+0x2f8>)
 80026f6:	2200      	movs	r2, #0
 80026f8:	701a      	strb	r2, [r3, #0]
	}

	//Основная стейт машина
	switch (State) {
 80026fa:	4ba5      	ldr	r3, [pc, #660]	; (8002990 <main_timer_function+0x2f0>)
 80026fc:	681b      	ldr	r3, [r3, #0]
 80026fe:	2b06      	cmp	r3, #6
 8002700:	f200 81af 	bhi.w	8002a62 <main_timer_function+0x3c2>
 8002704:	a201      	add	r2, pc, #4	; (adr r2, 800270c <main_timer_function+0x6c>)
 8002706:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800270a:	bf00      	nop
 800270c:	08002729 	.word	0x08002729
 8002710:	08002849 	.word	0x08002849
 8002714:	08002851 	.word	0x08002851
 8002718:	08002859 	.word	0x08002859
 800271c:	080028a1 	.word	0x080028a1
 8002720:	080028e3 	.word	0x080028e3
 8002724:	08002a11 	.word	0x08002a11

	case Init:

		//не имеет смысла
		if(State != Old_State){
 8002728:	4b99      	ldr	r3, [pc, #612]	; (8002990 <main_timer_function+0x2f0>)
 800272a:	681a      	ldr	r2, [r3, #0]
 800272c:	4b9b      	ldr	r3, [pc, #620]	; (800299c <main_timer_function+0x2fc>)
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	429a      	cmp	r2, r3
 8002732:	d008      	beq.n	8002746 <main_timer_function+0xa6>
			time_tmp = millis();
 8002734:	f000 fa04 	bl	8002b40 <millis>
 8002738:	4603      	mov	r3, r0
 800273a:	4a99      	ldr	r2, [pc, #612]	; (80029a0 <main_timer_function+0x300>)
 800273c:	6013      	str	r3, [r2, #0]
			Old_State = State;
 800273e:	4b94      	ldr	r3, [pc, #592]	; (8002990 <main_timer_function+0x2f0>)
 8002740:	681b      	ldr	r3, [r3, #0]
 8002742:	4a96      	ldr	r2, [pc, #600]	; (800299c <main_timer_function+0x2fc>)
 8002744:	6013      	str	r3, [r2, #0]
		}

		Button_1.State = &But_1_State;
 8002746:	4b97      	ldr	r3, [pc, #604]	; (80029a4 <main_timer_function+0x304>)
 8002748:	4a97      	ldr	r2, [pc, #604]	; (80029a8 <main_timer_function+0x308>)
 800274a:	601a      	str	r2, [r3, #0]
		Button_1.delay = SB1_T_DELAY;
 800274c:	4b95      	ldr	r3, [pc, #596]	; (80029a4 <main_timer_function+0x304>)
 800274e:	22c8      	movs	r2, #200	; 0xc8
 8002750:	60da      	str	r2, [r3, #12]
		Button_1.Old_State = OFF;
 8002752:	4b94      	ldr	r3, [pc, #592]	; (80029a4 <main_timer_function+0x304>)
 8002754:	2200      	movs	r2, #0
 8002756:	711a      	strb	r2, [r3, #4]
		Button_1.cnt = 0;
 8002758:	4b92      	ldr	r3, [pc, #584]	; (80029a4 <main_timer_function+0x304>)
 800275a:	2200      	movs	r2, #0
 800275c:	609a      	str	r2, [r3, #8]

		PC_Button.State = &PC_Start_flag;
 800275e:	4b93      	ldr	r3, [pc, #588]	; (80029ac <main_timer_function+0x30c>)
 8002760:	4a93      	ldr	r2, [pc, #588]	; (80029b0 <main_timer_function+0x310>)
 8002762:	601a      	str	r2, [r3, #0]
		PC_Button.delay = 100;
 8002764:	4b91      	ldr	r3, [pc, #580]	; (80029ac <main_timer_function+0x30c>)
 8002766:	2264      	movs	r2, #100	; 0x64
 8002768:	60da      	str	r2, [r3, #12]
		PC_Button.Old_State = OFF;
 800276a:	4b90      	ldr	r3, [pc, #576]	; (80029ac <main_timer_function+0x30c>)
 800276c:	2200      	movs	r2, #0
 800276e:	711a      	strb	r2, [r3, #4]
		PC_Button.cnt = 0;
 8002770:	4b8e      	ldr	r3, [pc, #568]	; (80029ac <main_timer_function+0x30c>)
 8002772:	2200      	movs	r2, #0
 8002774:	609a      	str	r2, [r3, #8]

		init_err = Periph_Init();
 8002776:	f7fe fac3 	bl	8000d00 <Periph_Init>
 800277a:	4603      	mov	r3, r0
 800277c:	461a      	mov	r2, r3
 800277e:	4b8d      	ldr	r3, [pc, #564]	; (80029b4 <main_timer_function+0x314>)
 8002780:	701a      	strb	r2, [r3, #0]

		// инициализация рамп и регуляторов
		//Работают сейчас
		Ramp_Init(&Ramp_Amp, &zad_u, 1200, 0, 10, 1);
 8002782:	2201      	movs	r2, #1
 8002784:	eeb2 1a04 	vmov.f32	s2, #36	; 0x41200000  10.0
 8002788:	eddf 0a8b 	vldr	s1, [pc, #556]	; 80029b8 <main_timer_function+0x318>
 800278c:	ed9f 0a8b 	vldr	s0, [pc, #556]	; 80029bc <main_timer_function+0x31c>
 8002790:	498b      	ldr	r1, [pc, #556]	; (80029c0 <main_timer_function+0x320>)
 8002792:	488c      	ldr	r0, [pc, #560]	; (80029c4 <main_timer_function+0x324>)
 8002794:	f000 fb33 	bl	8002dfe <Ramp_Init>
		//Regulator_Init(&Reg_U, &Ramp_Amp.Out, &U_Instant, 0.0005, 0.005, 0.8, 0, 0.8, 0);
		Regulator_Init(&Reg_U, &Ramp_Amp.Out, &calc_os_u, 0.0005, 0.005, 0.8, 0, 0.8, 0);
 8002798:	eddf 2a87 	vldr	s5, [pc, #540]	; 80029b8 <main_timer_function+0x318>
 800279c:	ed9f 2a8a 	vldr	s4, [pc, #552]	; 80029c8 <main_timer_function+0x328>
 80027a0:	eddf 1a85 	vldr	s3, [pc, #532]	; 80029b8 <main_timer_function+0x318>
 80027a4:	ed9f 1a88 	vldr	s2, [pc, #544]	; 80029c8 <main_timer_function+0x328>
 80027a8:	eddf 0a88 	vldr	s1, [pc, #544]	; 80029cc <main_timer_function+0x32c>
 80027ac:	ed9f 0a88 	vldr	s0, [pc, #544]	; 80029d0 <main_timer_function+0x330>
 80027b0:	4a88      	ldr	r2, [pc, #544]	; (80029d4 <main_timer_function+0x334>)
 80027b2:	4989      	ldr	r1, [pc, #548]	; (80029d8 <main_timer_function+0x338>)
 80027b4:	4889      	ldr	r0, [pc, #548]	; (80029dc <main_timer_function+0x33c>)
 80027b6:	f000 fc42 	bl	800303e <Regulator_Init>
		//Не работают
		Ramp_Init(&Ramp_Freq, &zad_freq, PFM_MAX_FREQ, PFM_MIN_FREQ, 40, 1);
 80027ba:	2201      	movs	r2, #1
 80027bc:	ed9f 1a88 	vldr	s2, [pc, #544]	; 80029e0 <main_timer_function+0x340>
 80027c0:	eddf 0a88 	vldr	s1, [pc, #544]	; 80029e4 <main_timer_function+0x344>
 80027c4:	ed9f 0a88 	vldr	s0, [pc, #544]	; 80029e8 <main_timer_function+0x348>
 80027c8:	4988      	ldr	r1, [pc, #544]	; (80029ec <main_timer_function+0x34c>)
 80027ca:	4889      	ldr	r0, [pc, #548]	; (80029f0 <main_timer_function+0x350>)
 80027cc:	f000 fb17 	bl	8002dfe <Ramp_Init>
		Ramp_Init(&Ramp_Phase, &zad_phase, PFM_MAX_PHASE, PFM_MIN_PHASE, 1, 100);
 80027d0:	2264      	movs	r2, #100	; 0x64
 80027d2:	eeb7 1a00 	vmov.f32	s2, #112	; 0x3f800000  1.0
 80027d6:	eddf 0a78 	vldr	s1, [pc, #480]	; 80029b8 <main_timer_function+0x318>
 80027da:	ed9f 0a86 	vldr	s0, [pc, #536]	; 80029f4 <main_timer_function+0x354>
 80027de:	4986      	ldr	r1, [pc, #536]	; (80029f8 <main_timer_function+0x358>)
 80027e0:	4886      	ldr	r0, [pc, #536]	; (80029fc <main_timer_function+0x35c>)
 80027e2:	f000 fb0c 	bl	8002dfe <Ramp_Init>
		//PC_ModbusRTU_Init_AO();
		//PC_ModbusRTU_Init_AI();
		//ModbusRTU_Init();

		//Конфигурируем регистры таймеров на работу с нужной частотой
		SoftSw_PWM_Channels_UpdateFreq(SOFTSW_FREQ);
 80027e6:	f44f 507a 	mov.w	r0, #16000	; 0x3e80
 80027ea:	f7ff fdf7 	bl	80023dc <SoftSw_PWM_Channels_UpdateFreq>
		SoftSw_PWM_Channels_UpdatePhase(TIM_CHANNEL_2, SOFTSW_CH2_PHASE);
 80027ee:	21b4      	movs	r1, #180	; 0xb4
 80027f0:	2004      	movs	r0, #4
 80027f2:	f7ff fd69 	bl	80022c8 <SoftSw_PWM_Channels_UpdatePhase>
		SoftSw_PWM_Channels_UpdatePhase(TIM_CHANNEL_3, SOFTSW_CH3_PHASE);
 80027f6:	215a      	movs	r1, #90	; 0x5a
 80027f8:	2008      	movs	r0, #8
 80027fa:	f7ff fd65 	bl	80022c8 <SoftSw_PWM_Channels_UpdatePhase>
		SoftSw_PWM_Channels_UpdatePhase(TIM_CHANNEL_4, SOFTSW_CH4_PHASE);
 80027fe:	f44f 7187 	mov.w	r1, #270	; 0x10e
 8002802:	200c      	movs	r0, #12
 8002804:	f7ff fd60 	bl	80022c8 <SoftSw_PWM_Channels_UpdatePhase>
		SoftSw_PWM_Channels_UpdateDuty(0);
 8002808:	ed9f 0a6b 	vldr	s0, [pc, #428]	; 80029b8 <main_timer_function+0x318>
 800280c:	f7ff fd14 	bl	8002238 <SoftSw_PWM_Channels_UpdateDuty>
		SoftSw_PWM_Channels_OFF();
 8002810:	f7ff fc84 	bl	800211c <SoftSw_PWM_Channels_OFF>

		//Мне удобно так его проконфигурировать и потом выключить шим
		HardSw_PWM_Channels_UpdateFreq(HARDSW_FREQ);
 8002814:	f44f 507a 	mov.w	r0, #16000	; 0x3e80
 8002818:	f7ff ff12 	bl	8002640 <HardSw_PWM_Channels_UpdateFreq>
		HardSw_PWM_Channels_UpdatePhase(TIM_CHANNEL_2, HARDSW_CH2_PHASE);
 800281c:	21b4      	movs	r1, #180	; 0xb4
 800281e:	2004      	movs	r0, #4
 8002820:	f7ff fe84 	bl	800252c <HardSw_PWM_Channels_UpdatePhase>
		HardSw_PWM_Channels_UpdateDuty(0);
 8002824:	ed9f 0a64 	vldr	s0, [pc, #400]	; 80029b8 <main_timer_function+0x318>
 8002828:	f7ff fe40 	bl	80024ac <HardSw_PWM_Channels_UpdateDuty>
		HardSw_PWM_Channels_OFF();
 800282c:	f7ff fe14 	bl	8002458 <HardSw_PWM_Channels_OFF>

		if (init_err == 0) {
 8002830:	4b60      	ldr	r3, [pc, #384]	; (80029b4 <main_timer_function+0x314>)
 8002832:	781b      	ldrb	r3, [r3, #0]
 8002834:	2b00      	cmp	r3, #0
 8002836:	d103      	bne.n	8002840 <main_timer_function+0x1a0>
			State = Wait;
 8002838:	4b55      	ldr	r3, [pc, #340]	; (8002990 <main_timer_function+0x2f0>)
 800283a:	2201      	movs	r2, #1
 800283c:	601a      	str	r2, [r3, #0]
			State = Error;
		}



		break;
 800283e:	e117      	b.n	8002a70 <main_timer_function+0x3d0>
			State = Error;
 8002840:	4b53      	ldr	r3, [pc, #332]	; (8002990 <main_timer_function+0x2f0>)
 8002842:	2206      	movs	r2, #6
 8002844:	601a      	str	r2, [r3, #0]
		break;
 8002846:	e113      	b.n	8002a70 <main_timer_function+0x3d0>

			Button_Control(&Button_1, PreCharge);
			Button_Control(&PC_Button, PreCharge);

		} else {
			State = PreCharge;
 8002848:	4b51      	ldr	r3, [pc, #324]	; (8002990 <main_timer_function+0x2f0>)
 800284a:	2202      	movs	r2, #2
 800284c:	601a      	str	r2, [r3, #0]
		}

		break;
 800284e:	e10f      	b.n	8002a70 <main_timer_function+0x3d0>
				//DO_1_State = OFF;
				State = Delay;
			}

		} else {
			State = Delay;
 8002850:	4b4f      	ldr	r3, [pc, #316]	; (8002990 <main_timer_function+0x2f0>)
 8002852:	2203      	movs	r2, #3
 8002854:	601a      	str	r2, [r3, #0]
		}

		break;
 8002856:	e10b      	b.n	8002a70 <main_timer_function+0x3d0>

	case Delay:

		if(ST_DELAY_EN){
			if(State != Old_State){
 8002858:	4b4d      	ldr	r3, [pc, #308]	; (8002990 <main_timer_function+0x2f0>)
 800285a:	681a      	ldr	r2, [r3, #0]
 800285c:	4b4f      	ldr	r3, [pc, #316]	; (800299c <main_timer_function+0x2fc>)
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	429a      	cmp	r2, r3
 8002862:	d008      	beq.n	8002876 <main_timer_function+0x1d6>
				time_tmp = millis();
 8002864:	f000 f96c 	bl	8002b40 <millis>
 8002868:	4603      	mov	r3, r0
 800286a:	4a4d      	ldr	r2, [pc, #308]	; (80029a0 <main_timer_function+0x300>)
 800286c:	6013      	str	r3, [r2, #0]
				Old_State = State;
 800286e:	4b48      	ldr	r3, [pc, #288]	; (8002990 <main_timer_function+0x2f0>)
 8002870:	681b      	ldr	r3, [r3, #0]
 8002872:	4a4a      	ldr	r2, [pc, #296]	; (800299c <main_timer_function+0x2fc>)
 8002874:	6013      	str	r3, [r2, #0]
			}

			Button_Control(&Button_1, Stop);
 8002876:	2105      	movs	r1, #5
 8002878:	484a      	ldr	r0, [pc, #296]	; (80029a4 <main_timer_function+0x304>)
 800287a:	f000 f99f 	bl	8002bbc <Button_Control>
			Button_Control(&PC_Button, Stop);
 800287e:	2105      	movs	r1, #5
 8002880:	484a      	ldr	r0, [pc, #296]	; (80029ac <main_timer_function+0x30c>)
 8002882:	f000 f99b 	bl	8002bbc <Button_Control>

			if(millis() - time_tmp >= T_DELAY){
 8002886:	f000 f95b 	bl	8002b40 <millis>
 800288a:	4602      	mov	r2, r0
 800288c:	4b44      	ldr	r3, [pc, #272]	; (80029a0 <main_timer_function+0x300>)
 800288e:	681b      	ldr	r3, [r3, #0]
 8002890:	1ad3      	subs	r3, r2, r3
 8002892:	2bc7      	cmp	r3, #199	; 0xc7
 8002894:	f240 80e7 	bls.w	8002a66 <main_timer_function+0x3c6>
				State = Work;
 8002898:	4b3d      	ldr	r3, [pc, #244]	; (8002990 <main_timer_function+0x2f0>)
 800289a:	2204      	movs	r2, #4
 800289c:	601a      	str	r2, [r3, #0]
			}
		} else {
			State = Work;
		}

		break;
 800289e:	e0e2      	b.n	8002a66 <main_timer_function+0x3c6>

	case Work:

		if(ST_WORK_EN){
			if(State != Old_State){
 80028a0:	4b3b      	ldr	r3, [pc, #236]	; (8002990 <main_timer_function+0x2f0>)
 80028a2:	681a      	ldr	r2, [r3, #0]
 80028a4:	4b3d      	ldr	r3, [pc, #244]	; (800299c <main_timer_function+0x2fc>)
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	429a      	cmp	r2, r3
 80028aa:	d011      	beq.n	80028d0 <main_timer_function+0x230>
				time_tmp = millis();
 80028ac:	f000 f948 	bl	8002b40 <millis>
 80028b0:	4603      	mov	r3, r0
 80028b2:	4a3b      	ldr	r2, [pc, #236]	; (80029a0 <main_timer_function+0x300>)
 80028b4:	6013      	str	r3, [r2, #0]

				EN_PWM_State = ON;
 80028b6:	4b52      	ldr	r3, [pc, #328]	; (8002a00 <main_timer_function+0x360>)
 80028b8:	2201      	movs	r2, #1
 80028ba:	701a      	strb	r2, [r3, #0]

				//Включение Ш�?Ма
				if(SOFT_SW_EN){
					SoftSw_PWM_Channels_ON();
 80028bc:	f7ff fc82 	bl	80021c4 <SoftSw_PWM_Channels_ON>
					SoftSw_PWM_Channels_UpdateDuty(SOFTSW_DUTY);
 80028c0:	ed9f 0a50 	vldr	s0, [pc, #320]	; 8002a04 <main_timer_function+0x364>
 80028c4:	f7ff fcb8 	bl	8002238 <SoftSw_PWM_Channels_UpdateDuty>
				if(HARD_SW_EN){
					HardSw_PWM_Channels_ON();
					HardSw_PWM_Channels_UpdateDuty(HARDSW_DUTY);
				}

				Old_State = State;
 80028c8:	4b31      	ldr	r3, [pc, #196]	; (8002990 <main_timer_function+0x2f0>)
 80028ca:	681b      	ldr	r3, [r3, #0]
 80028cc:	4a33      	ldr	r2, [pc, #204]	; (800299c <main_timer_function+0x2fc>)
 80028ce:	6013      	str	r3, [r2, #0]

				}

			}

			Button_Control(&Button_1, Stop);
 80028d0:	2105      	movs	r1, #5
 80028d2:	4834      	ldr	r0, [pc, #208]	; (80029a4 <main_timer_function+0x304>)
 80028d4:	f000 f972 	bl	8002bbc <Button_Control>
			Button_Control(&PC_Button, Stop);
 80028d8:	2105      	movs	r1, #5
 80028da:	4834      	ldr	r0, [pc, #208]	; (80029ac <main_timer_function+0x30c>)
 80028dc:	f000 f96e 	bl	8002bbc <Button_Control>
		} else {
			State = Stop;
		}


		break;
 80028e0:	e0c6      	b.n	8002a70 <main_timer_function+0x3d0>

	case Stop:

		if(ST_STOP_EN){

			if(State != Old_State){
 80028e2:	4b2b      	ldr	r3, [pc, #172]	; (8002990 <main_timer_function+0x2f0>)
 80028e4:	681a      	ldr	r2, [r3, #0]
 80028e6:	4b2d      	ldr	r3, [pc, #180]	; (800299c <main_timer_function+0x2fc>)
 80028e8:	681b      	ldr	r3, [r3, #0]
 80028ea:	429a      	cmp	r2, r3
 80028ec:	d027      	beq.n	800293e <main_timer_function+0x29e>
				time_tmp = millis();
 80028ee:	f000 f927 	bl	8002b40 <millis>
 80028f2:	4603      	mov	r3, r0
 80028f4:	4a2a      	ldr	r2, [pc, #168]	; (80029a0 <main_timer_function+0x300>)
 80028f6:	6013      	str	r3, [r2, #0]

				EN_PWM_State = OFF;
 80028f8:	4b41      	ldr	r3, [pc, #260]	; (8002a00 <main_timer_function+0x360>)
 80028fa:	2200      	movs	r2, #0
 80028fc:	701a      	strb	r2, [r3, #0]
				//Отключение Ш�?Ма
				SoftSw_PWM_Channels_OFF();
 80028fe:	f7ff fc0d 	bl	800211c <SoftSw_PWM_Channels_OFF>
				SoftSw_PWM_Channels_UpdateDuty(0);
 8002902:	ed9f 0a2d 	vldr	s0, [pc, #180]	; 80029b8 <main_timer_function+0x318>
 8002906:	f7ff fc97 	bl	8002238 <SoftSw_PWM_Channels_UpdateDuty>

				HardSw_PWM_Channels_OFF();
 800290a:	f7ff fda5 	bl	8002458 <HardSw_PWM_Channels_OFF>
				HardSw_PWM_Channels_UpdateDuty(0);
 800290e:	ed9f 0a2a 	vldr	s0, [pc, #168]	; 80029b8 <main_timer_function+0x318>
 8002912:	f7ff fdcb 	bl	80024ac <HardSw_PWM_Channels_UpdateDuty>

				Ramp_Clear(&Ramp_Amp);
 8002916:	482b      	ldr	r0, [pc, #172]	; (80029c4 <main_timer_function+0x324>)
 8002918:	f000 fa9a 	bl	8002e50 <Ramp_Clear>
				//zad_amp = 0;

				zad_u = 0;
 800291c:	4b28      	ldr	r3, [pc, #160]	; (80029c0 <main_timer_function+0x320>)
 800291e:	f04f 0200 	mov.w	r2, #0
 8002922:	601a      	str	r2, [r3, #0]
				Regulator_Clear(&Reg_U);
 8002924:	482d      	ldr	r0, [pc, #180]	; (80029dc <main_timer_function+0x33c>)
 8002926:	f000 fbca 	bl	80030be <Regulator_Clear>


				DO_1_State = OFF;
 800292a:	4b37      	ldr	r3, [pc, #220]	; (8002a08 <main_timer_function+0x368>)
 800292c:	2200      	movs	r2, #0
 800292e:	701a      	strb	r2, [r3, #0]
				DO_2_State = OFF;
 8002930:	4b36      	ldr	r3, [pc, #216]	; (8002a0c <main_timer_function+0x36c>)
 8002932:	2200      	movs	r2, #0
 8002934:	701a      	strb	r2, [r3, #0]

				Old_State = State;
 8002936:	4b16      	ldr	r3, [pc, #88]	; (8002990 <main_timer_function+0x2f0>)
 8002938:	681b      	ldr	r3, [r3, #0]
 800293a:	4a18      	ldr	r2, [pc, #96]	; (800299c <main_timer_function+0x2fc>)
 800293c:	6013      	str	r3, [r2, #0]
			}

			if(Device_Error > 0){
 800293e:	4b13      	ldr	r3, [pc, #76]	; (800298c <main_timer_function+0x2ec>)
 8002940:	881b      	ldrh	r3, [r3, #0]
 8002942:	2b00      	cmp	r3, #0
 8002944:	d003      	beq.n	800294e <main_timer_function+0x2ae>
				State = Error;
 8002946:	4b12      	ldr	r3, [pc, #72]	; (8002990 <main_timer_function+0x2f0>)
 8002948:	2206      	movs	r2, #6
 800294a:	601a      	str	r2, [r3, #0]

		} else {
			State = Wait;
		}

		break;
 800294c:	e08d      	b.n	8002a6a <main_timer_function+0x3ca>
				if(millis() - time_tmp >= T_STOP){
 800294e:	f000 f8f7 	bl	8002b40 <millis>
 8002952:	4602      	mov	r2, r0
 8002954:	4b12      	ldr	r3, [pc, #72]	; (80029a0 <main_timer_function+0x300>)
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	1ad3      	subs	r3, r2, r3
 800295a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800295e:	f0c0 8084 	bcc.w	8002a6a <main_timer_function+0x3ca>
					State = Wait;
 8002962:	4b0b      	ldr	r3, [pc, #44]	; (8002990 <main_timer_function+0x2f0>)
 8002964:	2201      	movs	r2, #1
 8002966:	601a      	str	r2, [r3, #0]
		break;
 8002968:	e07f      	b.n	8002a6a <main_timer_function+0x3ca>
 800296a:	bf00      	nop
 800296c:	20000084 	.word	0x20000084
 8002970:	20000080 	.word	0x20000080
 8002974:	20000058 	.word	0x20000058
 8002978:	2000007c 	.word	0x2000007c
 800297c:	200000f8 	.word	0x200000f8
 8002980:	200000f4 	.word	0x200000f4
 8002984:	2000005a 	.word	0x2000005a
 8002988:	200000f0 	.word	0x200000f0
 800298c:	20000442 	.word	0x20000442
 8002990:	20000434 	.word	0x20000434
 8002994:	2000004d 	.word	0x2000004d
 8002998:	2000042c 	.word	0x2000042c
 800299c:	20000438 	.word	0x20000438
 80029a0:	2000043c 	.word	0x2000043c
 80029a4:	20000444 	.word	0x20000444
 80029a8:	2000004c 	.word	0x2000004c
 80029ac:	20000454 	.word	0x20000454
 80029b0:	2000042d 	.word	0x2000042d
 80029b4:	20000440 	.word	0x20000440
 80029b8:	00000000 	.word	0x00000000
 80029bc:	44960000 	.word	0x44960000
 80029c0:	20000428 	.word	0x20000428
 80029c4:	20000464 	.word	0x20000464
 80029c8:	3f4ccccd 	.word	0x3f4ccccd
 80029cc:	3ba3d70a 	.word	0x3ba3d70a
 80029d0:	3a03126f 	.word	0x3a03126f
 80029d4:	20000430 	.word	0x20000430
 80029d8:	2000046c 	.word	0x2000046c
 80029dc:	200004ac 	.word	0x200004ac
 80029e0:	42200000 	.word	0x42200000
 80029e4:	447a0000 	.word	0x447a0000
 80029e8:	467a0000 	.word	0x467a0000
 80029ec:	20000010 	.word	0x20000010
 80029f0:	2000047c 	.word	0x2000047c
 80029f4:	43280000 	.word	0x43280000
 80029f8:	20000014 	.word	0x20000014
 80029fc:	20000494 	.word	0x20000494
 8002a00:	20000050 	.word	0x20000050
 8002a04:	3ee66666 	.word	0x3ee66666
 8002a08:	2000004e 	.word	0x2000004e
 8002a0c:	2000004f 	.word	0x2000004f

	case Error:

		if(ST_ERROR_EN){

			if(DO_1_State){
 8002a10:	4b19      	ldr	r3, [pc, #100]	; (8002a78 <main_timer_function+0x3d8>)
 8002a12:	781b      	ldrb	r3, [r3, #0]
 8002a14:	2b00      	cmp	r3, #0
 8002a16:	d002      	beq.n	8002a1e <main_timer_function+0x37e>
				DO_1_State = OFF;
 8002a18:	4b17      	ldr	r3, [pc, #92]	; (8002a78 <main_timer_function+0x3d8>)
 8002a1a:	2200      	movs	r2, #0
 8002a1c:	701a      	strb	r2, [r3, #0]
			}

			if(DO_2_State){
 8002a1e:	4b17      	ldr	r3, [pc, #92]	; (8002a7c <main_timer_function+0x3dc>)
 8002a20:	781b      	ldrb	r3, [r3, #0]
 8002a22:	2b00      	cmp	r3, #0
 8002a24:	d002      	beq.n	8002a2c <main_timer_function+0x38c>
				DO_2_State = OFF;
 8002a26:	4b15      	ldr	r3, [pc, #84]	; (8002a7c <main_timer_function+0x3dc>)
 8002a28:	2200      	movs	r2, #0
 8002a2a:	701a      	strb	r2, [r3, #0]
			}

			if(EN_PWM_State){
 8002a2c:	4b14      	ldr	r3, [pc, #80]	; (8002a80 <main_timer_function+0x3e0>)
 8002a2e:	781b      	ldrb	r3, [r3, #0]
 8002a30:	2b00      	cmp	r3, #0
 8002a32:	d002      	beq.n	8002a3a <main_timer_function+0x39a>
				EN_PWM_State = OFF;
 8002a34:	4b12      	ldr	r3, [pc, #72]	; (8002a80 <main_timer_function+0x3e0>)
 8002a36:	2200      	movs	r2, #0
 8002a38:	701a      	strb	r2, [r3, #0]
			}

			//На всякий случай ещё раз выключаем шим
			SoftSw_PWM_Channels_OFF();
 8002a3a:	f7ff fb6f 	bl	800211c <SoftSw_PWM_Channels_OFF>
			SoftSw_PWM_Channels_UpdateDuty(0);
 8002a3e:	ed9f 0a11 	vldr	s0, [pc, #68]	; 8002a84 <main_timer_function+0x3e4>
 8002a42:	f7ff fbf9 	bl	8002238 <SoftSw_PWM_Channels_UpdateDuty>

			HardSw_PWM_Channels_OFF();
 8002a46:	f7ff fd07 	bl	8002458 <HardSw_PWM_Channels_OFF>
			HardSw_PWM_Channels_UpdateDuty(0);
 8002a4a:	ed9f 0a0e 	vldr	s0, [pc, #56]	; 8002a84 <main_timer_function+0x3e4>
 8002a4e:	f7ff fd2d 	bl	80024ac <HardSw_PWM_Channels_UpdateDuty>

			if(Device_Error == 0){
 8002a52:	4b0d      	ldr	r3, [pc, #52]	; (8002a88 <main_timer_function+0x3e8>)
 8002a54:	881b      	ldrh	r3, [r3, #0]
 8002a56:	2b00      	cmp	r3, #0
 8002a58:	d109      	bne.n	8002a6e <main_timer_function+0x3ce>
				State = Wait;
 8002a5a:	4b0c      	ldr	r3, [pc, #48]	; (8002a8c <main_timer_function+0x3ec>)
 8002a5c:	2201      	movs	r2, #1
 8002a5e:	601a      	str	r2, [r3, #0]

		} else {
			State = Wait;
		}

		break;
 8002a60:	e005      	b.n	8002a6e <main_timer_function+0x3ce>

	default:
		break;
 8002a62:	bf00      	nop
 8002a64:	e004      	b.n	8002a70 <main_timer_function+0x3d0>
		break;
 8002a66:	bf00      	nop
 8002a68:	e002      	b.n	8002a70 <main_timer_function+0x3d0>
		break;
 8002a6a:	bf00      	nop
 8002a6c:	e000      	b.n	8002a70 <main_timer_function+0x3d0>
		break;
 8002a6e:	bf00      	nop

	}

}
 8002a70:	bf00      	nop
 8002a72:	46bd      	mov	sp, r7
 8002a74:	bd80      	pop	{r7, pc}
 8002a76:	bf00      	nop
 8002a78:	2000004e 	.word	0x2000004e
 8002a7c:	2000004f 	.word	0x2000004f
 8002a80:	20000050 	.word	0x20000050
 8002a84:	00000000 	.word	0x00000000
 8002a88:	20000442 	.word	0x20000442
 8002a8c:	20000434 	.word	0x20000434

08002a90 <TIM_NB_Init>:

//-----NON BLOKING TIMER--------------------------------------------------------------------------
void TIM_NB_Init(TIM_NB_TypeDef *timer, uint32_t delay, void (*funptr)) {
 8002a90:	b480      	push	{r7}
 8002a92:	b085      	sub	sp, #20
 8002a94:	af00      	add	r7, sp, #0
 8002a96:	60f8      	str	r0, [r7, #12]
 8002a98:	60b9      	str	r1, [r7, #8]
 8002a9a:	607a      	str	r2, [r7, #4]

	timer->delay = delay;
 8002a9c:	68fb      	ldr	r3, [r7, #12]
 8002a9e:	68ba      	ldr	r2, [r7, #8]
 8002aa0:	609a      	str	r2, [r3, #8]
	timer->function = funptr;
 8002aa2:	687a      	ldr	r2, [r7, #4]
 8002aa4:	68fb      	ldr	r3, [r7, #12]
 8002aa6:	60da      	str	r2, [r3, #12]
}
 8002aa8:	bf00      	nop
 8002aaa:	3714      	adds	r7, #20
 8002aac:	46bd      	mov	sp, r7
 8002aae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ab2:	4770      	bx	lr

08002ab4 <TIM_NB_Start>:

void TIM_NB_Start(TIM_NB_TypeDef *timer, uint8_t mode) {
 8002ab4:	b580      	push	{r7, lr}
 8002ab6:	b082      	sub	sp, #8
 8002ab8:	af00      	add	r7, sp, #0
 8002aba:	6078      	str	r0, [r7, #4]
 8002abc:	460b      	mov	r3, r1
 8002abe:	70fb      	strb	r3, [r7, #3]

	if (timer->delay != 0) {
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	689b      	ldr	r3, [r3, #8]
 8002ac4:	2b00      	cmp	r3, #0
 8002ac6:	d007      	beq.n	8002ad8 <TIM_NB_Start+0x24>
		timer->counter = millis();
 8002ac8:	f000 f83a 	bl	8002b40 <millis>
 8002acc:	4602      	mov	r2, r0
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	605a      	str	r2, [r3, #4]
		timer->state = mode;
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	78fa      	ldrb	r2, [r7, #3]
 8002ad6:	701a      	strb	r2, [r3, #0]
	}
}
 8002ad8:	bf00      	nop
 8002ada:	3708      	adds	r7, #8
 8002adc:	46bd      	mov	sp, r7
 8002ade:	bd80      	pop	{r7, pc}

08002ae0 <TIM_NB_Check>:
	if (timer->state != STOPPED) {
		timer->state = STOPPED;
	}
}

void TIM_NB_Check(TIM_NB_TypeDef *timer) {
 8002ae0:	b580      	push	{r7, lr}
 8002ae2:	b082      	sub	sp, #8
 8002ae4:	af00      	add	r7, sp, #0
 8002ae6:	6078      	str	r0, [r7, #4]

	if (timer->state != STOPPED) {
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	781b      	ldrb	r3, [r3, #0]
 8002aec:	2b00      	cmp	r3, #0
 8002aee:	d023      	beq.n	8002b38 <TIM_NB_Check+0x58>
		if (HAL_GetTick() - timer->counter >= timer->delay) {
 8002af0:	f001 fb54 	bl	800419c <HAL_GetTick>
 8002af4:	4602      	mov	r2, r0
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	685b      	ldr	r3, [r3, #4]
 8002afa:	1ad2      	subs	r2, r2, r3
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	689b      	ldr	r3, [r3, #8]
 8002b00:	429a      	cmp	r2, r3
 8002b02:	d319      	bcc.n	8002b38 <TIM_NB_Check+0x58>
			switch (timer->state) {
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	781b      	ldrb	r3, [r3, #0]
 8002b08:	2b01      	cmp	r3, #1
 8002b0a:	d002      	beq.n	8002b12 <TIM_NB_Check+0x32>
 8002b0c:	2b02      	cmp	r3, #2
 8002b0e:	d00a      	beq.n	8002b26 <TIM_NB_Check+0x46>
				timer->function();
				break;
			}
		}
	}
}
 8002b10:	e012      	b.n	8002b38 <TIM_NB_Check+0x58>
				timer->state = STOPPED;
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	2200      	movs	r2, #0
 8002b16:	701a      	strb	r2, [r3, #0]
				timer->counter = 0;
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	2200      	movs	r2, #0
 8002b1c:	605a      	str	r2, [r3, #4]
				timer->function();
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	68db      	ldr	r3, [r3, #12]
 8002b22:	4798      	blx	r3
				break;
 8002b24:	e008      	b.n	8002b38 <TIM_NB_Check+0x58>
				timer->counter = HAL_GetTick();
 8002b26:	f001 fb39 	bl	800419c <HAL_GetTick>
 8002b2a:	4602      	mov	r2, r0
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	605a      	str	r2, [r3, #4]
				timer->function();
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	68db      	ldr	r3, [r3, #12]
 8002b34:	4798      	blx	r3
				break;
 8002b36:	bf00      	nop
}
 8002b38:	bf00      	nop
 8002b3a:	3708      	adds	r7, #8
 8002b3c:	46bd      	mov	sp, r7
 8002b3e:	bd80      	pop	{r7, pc}

08002b40 <millis>:

uint32_t millis() {
 8002b40:	b580      	push	{r7, lr}
 8002b42:	af00      	add	r7, sp, #0
	return HAL_GetTick();
 8002b44:	f001 fb2a 	bl	800419c <HAL_GetTick>
 8002b48:	4603      	mov	r3, r0
}
 8002b4a:	4618      	mov	r0, r3
 8002b4c:	bd80      	pop	{r7, pc}

08002b4e <LED_Control>:
//-----NON BLOKING TIMER--------------------------------------------------------------------------

void LED_Control(LED_CMD_TypeDef Cmd, uint32_t Blink_Period, enum_state *LED_Name, uint32_t *LED_cnt) {
 8002b4e:	b580      	push	{r7, lr}
 8002b50:	b084      	sub	sp, #16
 8002b52:	af00      	add	r7, sp, #0
 8002b54:	60b9      	str	r1, [r7, #8]
 8002b56:	607a      	str	r2, [r7, #4]
 8002b58:	603b      	str	r3, [r7, #0]
 8002b5a:	4603      	mov	r3, r0
 8002b5c:	73fb      	strb	r3, [r7, #15]

	if (Cmd == LED_OFF) {
 8002b5e:	7bfb      	ldrb	r3, [r7, #15]
 8002b60:	2b00      	cmp	r3, #0
 8002b62:	d103      	bne.n	8002b6c <LED_Control+0x1e>
		*LED_Name = OFF;
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	2200      	movs	r2, #0
 8002b68:	701a      	strb	r2, [r3, #0]
				*LED_Name = ON;
			}
		}
	}

}
 8002b6a:	e022      	b.n	8002bb2 <LED_Control+0x64>
	} else if (Cmd == LED_ON) {
 8002b6c:	7bfb      	ldrb	r3, [r7, #15]
 8002b6e:	2b01      	cmp	r3, #1
 8002b70:	d103      	bne.n	8002b7a <LED_Control+0x2c>
		*LED_Name = ON;
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	2201      	movs	r2, #1
 8002b76:	701a      	strb	r2, [r3, #0]
}
 8002b78:	e01b      	b.n	8002bb2 <LED_Control+0x64>
	} else if (Cmd == LED_BLINK) {
 8002b7a:	7bfb      	ldrb	r3, [r7, #15]
 8002b7c:	2b02      	cmp	r3, #2
 8002b7e:	d118      	bne.n	8002bb2 <LED_Control+0x64>
		if (HAL_GetTick() - *LED_cnt >= Blink_Period) {
 8002b80:	f001 fb0c 	bl	800419c <HAL_GetTick>
 8002b84:	4602      	mov	r2, r0
 8002b86:	683b      	ldr	r3, [r7, #0]
 8002b88:	681b      	ldr	r3, [r3, #0]
 8002b8a:	1ad3      	subs	r3, r2, r3
 8002b8c:	68ba      	ldr	r2, [r7, #8]
 8002b8e:	429a      	cmp	r2, r3
 8002b90:	d80f      	bhi.n	8002bb2 <LED_Control+0x64>
			*LED_cnt = HAL_GetTick();
 8002b92:	f001 fb03 	bl	800419c <HAL_GetTick>
 8002b96:	4602      	mov	r2, r0
 8002b98:	683b      	ldr	r3, [r7, #0]
 8002b9a:	601a      	str	r2, [r3, #0]
			if (*LED_Name == ON) {
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	781b      	ldrb	r3, [r3, #0]
 8002ba0:	2b01      	cmp	r3, #1
 8002ba2:	d103      	bne.n	8002bac <LED_Control+0x5e>
				*LED_Name = OFF;
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	2200      	movs	r2, #0
 8002ba8:	701a      	strb	r2, [r3, #0]
}
 8002baa:	e002      	b.n	8002bb2 <LED_Control+0x64>
				*LED_Name = ON;
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	2201      	movs	r2, #1
 8002bb0:	701a      	strb	r2, [r3, #0]
}
 8002bb2:	bf00      	nop
 8002bb4:	3710      	adds	r7, #16
 8002bb6:	46bd      	mov	sp, r7
 8002bb8:	bd80      	pop	{r7, pc}
	...

08002bbc <Button_Control>:

void Button_Control(Button_TypeDef *Button, uint8_t Target_state){
 8002bbc:	b580      	push	{r7, lr}
 8002bbe:	b082      	sub	sp, #8
 8002bc0:	af00      	add	r7, sp, #0
 8002bc2:	6078      	str	r0, [r7, #4]
 8002bc4:	460b      	mov	r3, r1
 8002bc6:	70fb      	strb	r3, [r7, #3]

	if((*Button->State == ON) && (Button->Old_State == OFF)){
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	681b      	ldr	r3, [r3, #0]
 8002bcc:	781b      	ldrb	r3, [r3, #0]
 8002bce:	2b01      	cmp	r3, #1
 8002bd0:	d114      	bne.n	8002bfc <Button_Control+0x40>
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	791b      	ldrb	r3, [r3, #4]
 8002bd6:	2b00      	cmp	r3, #0
 8002bd8:	d110      	bne.n	8002bfc <Button_Control+0x40>
		if(millis() - Button->cnt >= Button->delay){
 8002bda:	f7ff ffb1 	bl	8002b40 <millis>
 8002bde:	4602      	mov	r2, r0
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	689b      	ldr	r3, [r3, #8]
 8002be4:	1ad2      	subs	r2, r2, r3
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	68db      	ldr	r3, [r3, #12]
 8002bea:	429a      	cmp	r2, r3
 8002bec:	d314      	bcc.n	8002c18 <Button_Control+0x5c>
			Button->Old_State = ON;
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	2201      	movs	r2, #1
 8002bf2:	711a      	strb	r2, [r3, #4]
			State = Target_state;
 8002bf4:	78fb      	ldrb	r3, [r7, #3]
 8002bf6:	4a0a      	ldr	r2, [pc, #40]	; (8002c20 <Button_Control+0x64>)
 8002bf8:	6013      	str	r3, [r2, #0]
		if(millis() - Button->cnt >= Button->delay){
 8002bfa:	e00d      	b.n	8002c18 <Button_Control+0x5c>
		}
	} else {
		if(*Button->State == OFF){
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	681b      	ldr	r3, [r3, #0]
 8002c00:	781b      	ldrb	r3, [r3, #0]
 8002c02:	2b00      	cmp	r3, #0
 8002c04:	d102      	bne.n	8002c0c <Button_Control+0x50>
			Button->Old_State = OFF;
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	2200      	movs	r2, #0
 8002c0a:	711a      	strb	r2, [r3, #4]
		}
		Button->cnt = millis();
 8002c0c:	f7ff ff98 	bl	8002b40 <millis>
 8002c10:	4602      	mov	r2, r0
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	609a      	str	r2, [r3, #8]
	}

}
 8002c16:	bf00      	nop
 8002c18:	bf00      	nop
 8002c1a:	3708      	adds	r7, #8
 8002c1c:	46bd      	mov	sp, r7
 8002c1e:	bd80      	pop	{r7, pc}
 8002c20:	20000434 	.word	0x20000434

08002c24 <Device_Indication_Process>:

void Device_Indication_Process(){
 8002c24:	b580      	push	{r7, lr}
 8002c26:	af00      	add	r7, sp, #0

	if (State == Work)
 8002c28:	4b1c      	ldr	r3, [pc, #112]	; (8002c9c <Device_Indication_Process+0x78>)
 8002c2a:	681b      	ldr	r3, [r3, #0]
 8002c2c:	2b04      	cmp	r3, #4
 8002c2e:	d106      	bne.n	8002c3e <Device_Indication_Process+0x1a>
		LED_Control(LED_ON, 0, &LED_1_State, &LED_1_Cnt);
 8002c30:	4b1b      	ldr	r3, [pc, #108]	; (8002ca0 <Device_Indication_Process+0x7c>)
 8002c32:	4a1c      	ldr	r2, [pc, #112]	; (8002ca4 <Device_Indication_Process+0x80>)
 8002c34:	2100      	movs	r1, #0
 8002c36:	2001      	movs	r0, #1
 8002c38:	f7ff ff89 	bl	8002b4e <LED_Control>
	else if (State == Error)
		LED_Control(LED_OFF, 0, &LED_1_State, &LED_1_Cnt);
	else
		LED_Control(LED_OFF, 0, &LED_1_State, &LED_1_Cnt);

}
 8002c3c:	e02b      	b.n	8002c96 <Device_Indication_Process+0x72>
	else if ((State == Delay) || (State == PreCharge))
 8002c3e:	4b17      	ldr	r3, [pc, #92]	; (8002c9c <Device_Indication_Process+0x78>)
 8002c40:	681b      	ldr	r3, [r3, #0]
 8002c42:	2b03      	cmp	r3, #3
 8002c44:	d003      	beq.n	8002c4e <Device_Indication_Process+0x2a>
 8002c46:	4b15      	ldr	r3, [pc, #84]	; (8002c9c <Device_Indication_Process+0x78>)
 8002c48:	681b      	ldr	r3, [r3, #0]
 8002c4a:	2b02      	cmp	r3, #2
 8002c4c:	d106      	bne.n	8002c5c <Device_Indication_Process+0x38>
		LED_Control(LED_BLINK, 100, &LED_1_State, &LED_1_Cnt);
 8002c4e:	4b14      	ldr	r3, [pc, #80]	; (8002ca0 <Device_Indication_Process+0x7c>)
 8002c50:	4a14      	ldr	r2, [pc, #80]	; (8002ca4 <Device_Indication_Process+0x80>)
 8002c52:	2164      	movs	r1, #100	; 0x64
 8002c54:	2002      	movs	r0, #2
 8002c56:	f7ff ff7a 	bl	8002b4e <LED_Control>
}
 8002c5a:	e01c      	b.n	8002c96 <Device_Indication_Process+0x72>
	else if (State == Wait)
 8002c5c:	4b0f      	ldr	r3, [pc, #60]	; (8002c9c <Device_Indication_Process+0x78>)
 8002c5e:	681b      	ldr	r3, [r3, #0]
 8002c60:	2b01      	cmp	r3, #1
 8002c62:	d107      	bne.n	8002c74 <Device_Indication_Process+0x50>
		LED_Control(LED_BLINK, 500, &LED_1_State, &LED_1_Cnt);
 8002c64:	4b0e      	ldr	r3, [pc, #56]	; (8002ca0 <Device_Indication_Process+0x7c>)
 8002c66:	4a0f      	ldr	r2, [pc, #60]	; (8002ca4 <Device_Indication_Process+0x80>)
 8002c68:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 8002c6c:	2002      	movs	r0, #2
 8002c6e:	f7ff ff6e 	bl	8002b4e <LED_Control>
}
 8002c72:	e010      	b.n	8002c96 <Device_Indication_Process+0x72>
	else if (State == Error)
 8002c74:	4b09      	ldr	r3, [pc, #36]	; (8002c9c <Device_Indication_Process+0x78>)
 8002c76:	681b      	ldr	r3, [r3, #0]
 8002c78:	2b06      	cmp	r3, #6
 8002c7a:	d106      	bne.n	8002c8a <Device_Indication_Process+0x66>
		LED_Control(LED_OFF, 0, &LED_1_State, &LED_1_Cnt);
 8002c7c:	4b08      	ldr	r3, [pc, #32]	; (8002ca0 <Device_Indication_Process+0x7c>)
 8002c7e:	4a09      	ldr	r2, [pc, #36]	; (8002ca4 <Device_Indication_Process+0x80>)
 8002c80:	2100      	movs	r1, #0
 8002c82:	2000      	movs	r0, #0
 8002c84:	f7ff ff63 	bl	8002b4e <LED_Control>
}
 8002c88:	e005      	b.n	8002c96 <Device_Indication_Process+0x72>
		LED_Control(LED_OFF, 0, &LED_1_State, &LED_1_Cnt);
 8002c8a:	4b05      	ldr	r3, [pc, #20]	; (8002ca0 <Device_Indication_Process+0x7c>)
 8002c8c:	4a05      	ldr	r2, [pc, #20]	; (8002ca4 <Device_Indication_Process+0x80>)
 8002c8e:	2100      	movs	r1, #0
 8002c90:	2000      	movs	r0, #0
 8002c92:	f7ff ff5c 	bl	8002b4e <LED_Control>
}
 8002c96:	bf00      	nop
 8002c98:	bd80      	pop	{r7, pc}
 8002c9a:	bf00      	nop
 8002c9c:	20000434 	.word	0x20000434
 8002ca0:	20000054 	.word	0x20000054
 8002ca4:	20000051 	.word	0x20000051

08002ca8 <Device_Check_Error>:

void Device_Check_Error(void){
 8002ca8:	b480      	push	{r7}
 8002caa:	af00      	add	r7, sp, #0
	}

	//Ошибки первого драйвера
	if(CHECK_DRW1_EN){
		if(CHECK_DRW_PWR){
			if(PWR_Fault1_State){
 8002cac:	4b44      	ldr	r3, [pc, #272]	; (8002dc0 <Device_Check_Error+0x118>)
 8002cae:	781b      	ldrb	r3, [r3, #0]
 8002cb0:	2b00      	cmp	r3, #0
 8002cb2:	d006      	beq.n	8002cc2 <Device_Check_Error+0x1a>
				BIT_SET(Device_Error, 1);
 8002cb4:	4b43      	ldr	r3, [pc, #268]	; (8002dc4 <Device_Check_Error+0x11c>)
 8002cb6:	881b      	ldrh	r3, [r3, #0]
 8002cb8:	f043 0302 	orr.w	r3, r3, #2
 8002cbc:	b29a      	uxth	r2, r3
 8002cbe:	4b41      	ldr	r3, [pc, #260]	; (8002dc4 <Device_Check_Error+0x11c>)
 8002cc0:	801a      	strh	r2, [r3, #0]
			}else {
				//BIT_RESET(Device_Error, 1);
			}
		}
		if(CHECK_DRW_HW){
			if(Fault_H1_State){
 8002cc2:	4b41      	ldr	r3, [pc, #260]	; (8002dc8 <Device_Check_Error+0x120>)
 8002cc4:	781b      	ldrb	r3, [r3, #0]
 8002cc6:	2b00      	cmp	r3, #0
 8002cc8:	d006      	beq.n	8002cd8 <Device_Check_Error+0x30>
				BIT_SET(Device_Error, 6);
 8002cca:	4b3e      	ldr	r3, [pc, #248]	; (8002dc4 <Device_Check_Error+0x11c>)
 8002ccc:	881b      	ldrh	r3, [r3, #0]
 8002cce:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002cd2:	b29a      	uxth	r2, r3
 8002cd4:	4b3b      	ldr	r3, [pc, #236]	; (8002dc4 <Device_Check_Error+0x11c>)
 8002cd6:	801a      	strh	r2, [r3, #0]
			}else {
				//BIT_RESET(Device_Error, 6);
			}
			if(Fault_L1_State){
 8002cd8:	4b3c      	ldr	r3, [pc, #240]	; (8002dcc <Device_Check_Error+0x124>)
 8002cda:	781b      	ldrb	r3, [r3, #0]
 8002cdc:	2b00      	cmp	r3, #0
 8002cde:	d006      	beq.n	8002cee <Device_Check_Error+0x46>
				BIT_SET(Device_Error, 7);
 8002ce0:	4b38      	ldr	r3, [pc, #224]	; (8002dc4 <Device_Check_Error+0x11c>)
 8002ce2:	881b      	ldrh	r3, [r3, #0]
 8002ce4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002ce8:	b29a      	uxth	r2, r3
 8002cea:	4b36      	ldr	r3, [pc, #216]	; (8002dc4 <Device_Check_Error+0x11c>)
 8002cec:	801a      	strh	r2, [r3, #0]
	}

	//Ошибки второго драйвера
	if(CHECK_DRW2_EN){
		if(CHECK_DRW_PWR){
			if(PWR_Fault2_State){
 8002cee:	4b38      	ldr	r3, [pc, #224]	; (8002dd0 <Device_Check_Error+0x128>)
 8002cf0:	781b      	ldrb	r3, [r3, #0]
 8002cf2:	2b00      	cmp	r3, #0
 8002cf4:	d006      	beq.n	8002d04 <Device_Check_Error+0x5c>
				BIT_SET(Device_Error, 2);
 8002cf6:	4b33      	ldr	r3, [pc, #204]	; (8002dc4 <Device_Check_Error+0x11c>)
 8002cf8:	881b      	ldrh	r3, [r3, #0]
 8002cfa:	f043 0304 	orr.w	r3, r3, #4
 8002cfe:	b29a      	uxth	r2, r3
 8002d00:	4b30      	ldr	r3, [pc, #192]	; (8002dc4 <Device_Check_Error+0x11c>)
 8002d02:	801a      	strh	r2, [r3, #0]
			}else {
				//BIT_RESET(Device_Error, 2);
			}
		}
		if(CHECK_DRW_HW){
			if(Fault_H2_State){
 8002d04:	4b33      	ldr	r3, [pc, #204]	; (8002dd4 <Device_Check_Error+0x12c>)
 8002d06:	781b      	ldrb	r3, [r3, #0]
 8002d08:	2b00      	cmp	r3, #0
 8002d0a:	d006      	beq.n	8002d1a <Device_Check_Error+0x72>
				BIT_SET(Device_Error, 8);
 8002d0c:	4b2d      	ldr	r3, [pc, #180]	; (8002dc4 <Device_Check_Error+0x11c>)
 8002d0e:	881b      	ldrh	r3, [r3, #0]
 8002d10:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002d14:	b29a      	uxth	r2, r3
 8002d16:	4b2b      	ldr	r3, [pc, #172]	; (8002dc4 <Device_Check_Error+0x11c>)
 8002d18:	801a      	strh	r2, [r3, #0]
			}else {
				//BIT_RESET(Device_Error, 8);
			}
			if(Fault_L2_State){
 8002d1a:	4b2f      	ldr	r3, [pc, #188]	; (8002dd8 <Device_Check_Error+0x130>)
 8002d1c:	781b      	ldrb	r3, [r3, #0]
 8002d1e:	2b00      	cmp	r3, #0
 8002d20:	d006      	beq.n	8002d30 <Device_Check_Error+0x88>
				BIT_SET(Device_Error, 9);
 8002d22:	4b28      	ldr	r3, [pc, #160]	; (8002dc4 <Device_Check_Error+0x11c>)
 8002d24:	881b      	ldrh	r3, [r3, #0]
 8002d26:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002d2a:	b29a      	uxth	r2, r3
 8002d2c:	4b25      	ldr	r3, [pc, #148]	; (8002dc4 <Device_Check_Error+0x11c>)
 8002d2e:	801a      	strh	r2, [r3, #0]
	}

	//Ошибки третьего драйвера
	if(CHECK_DRW3_EN){
		if(CHECK_DRW_PWR){
			if(PWR_Fault3_State){
 8002d30:	4b2a      	ldr	r3, [pc, #168]	; (8002ddc <Device_Check_Error+0x134>)
 8002d32:	781b      	ldrb	r3, [r3, #0]
 8002d34:	2b00      	cmp	r3, #0
 8002d36:	d006      	beq.n	8002d46 <Device_Check_Error+0x9e>
				BIT_SET(Device_Error, 3);
 8002d38:	4b22      	ldr	r3, [pc, #136]	; (8002dc4 <Device_Check_Error+0x11c>)
 8002d3a:	881b      	ldrh	r3, [r3, #0]
 8002d3c:	f043 0308 	orr.w	r3, r3, #8
 8002d40:	b29a      	uxth	r2, r3
 8002d42:	4b20      	ldr	r3, [pc, #128]	; (8002dc4 <Device_Check_Error+0x11c>)
 8002d44:	801a      	strh	r2, [r3, #0]
			}else {
				//BIT_RESET(Device_Error, 3);
			}
		}
		if(CHECK_DRW_HW){
			if(Fault_H3_State){
 8002d46:	4b26      	ldr	r3, [pc, #152]	; (8002de0 <Device_Check_Error+0x138>)
 8002d48:	781b      	ldrb	r3, [r3, #0]
 8002d4a:	2b00      	cmp	r3, #0
 8002d4c:	d006      	beq.n	8002d5c <Device_Check_Error+0xb4>
				BIT_SET(Device_Error, 10);
 8002d4e:	4b1d      	ldr	r3, [pc, #116]	; (8002dc4 <Device_Check_Error+0x11c>)
 8002d50:	881b      	ldrh	r3, [r3, #0]
 8002d52:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002d56:	b29a      	uxth	r2, r3
 8002d58:	4b1a      	ldr	r3, [pc, #104]	; (8002dc4 <Device_Check_Error+0x11c>)
 8002d5a:	801a      	strh	r2, [r3, #0]
			}else {
				//BIT_RESET(Device_Error, 10);
			}
			if(Fault_L3_State){
 8002d5c:	4b21      	ldr	r3, [pc, #132]	; (8002de4 <Device_Check_Error+0x13c>)
 8002d5e:	781b      	ldrb	r3, [r3, #0]
 8002d60:	2b00      	cmp	r3, #0
 8002d62:	d006      	beq.n	8002d72 <Device_Check_Error+0xca>
				BIT_SET(Device_Error, 11);
 8002d64:	4b17      	ldr	r3, [pc, #92]	; (8002dc4 <Device_Check_Error+0x11c>)
 8002d66:	881b      	ldrh	r3, [r3, #0]
 8002d68:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8002d6c:	b29a      	uxth	r2, r3
 8002d6e:	4b15      	ldr	r3, [pc, #84]	; (8002dc4 <Device_Check_Error+0x11c>)
 8002d70:	801a      	strh	r2, [r3, #0]
	}

	//Ошибки четвертого драйвера
	if(CHECK_DRW4_EN){
		if(CHECK_DRW_PWR){
			if(PWR_Fault4_State){
 8002d72:	4b1d      	ldr	r3, [pc, #116]	; (8002de8 <Device_Check_Error+0x140>)
 8002d74:	781b      	ldrb	r3, [r3, #0]
 8002d76:	2b00      	cmp	r3, #0
 8002d78:	d006      	beq.n	8002d88 <Device_Check_Error+0xe0>
				BIT_SET(Device_Error, 4);
 8002d7a:	4b12      	ldr	r3, [pc, #72]	; (8002dc4 <Device_Check_Error+0x11c>)
 8002d7c:	881b      	ldrh	r3, [r3, #0]
 8002d7e:	f043 0310 	orr.w	r3, r3, #16
 8002d82:	b29a      	uxth	r2, r3
 8002d84:	4b0f      	ldr	r3, [pc, #60]	; (8002dc4 <Device_Check_Error+0x11c>)
 8002d86:	801a      	strh	r2, [r3, #0]
			}else {
				//BIT_RESET(Device_Error, 4);
			}
		}
		if(CHECK_DRW_HW){
			if(Fault_H4_State){
 8002d88:	4b18      	ldr	r3, [pc, #96]	; (8002dec <Device_Check_Error+0x144>)
 8002d8a:	781b      	ldrb	r3, [r3, #0]
 8002d8c:	2b00      	cmp	r3, #0
 8002d8e:	d006      	beq.n	8002d9e <Device_Check_Error+0xf6>
				BIT_SET(Device_Error, 12);
 8002d90:	4b0c      	ldr	r3, [pc, #48]	; (8002dc4 <Device_Check_Error+0x11c>)
 8002d92:	881b      	ldrh	r3, [r3, #0]
 8002d94:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8002d98:	b29a      	uxth	r2, r3
 8002d9a:	4b0a      	ldr	r3, [pc, #40]	; (8002dc4 <Device_Check_Error+0x11c>)
 8002d9c:	801a      	strh	r2, [r3, #0]
			}else {
				//BIT_RESET(Device_Error, 12);
			}
			if(Fault_L4_State){
 8002d9e:	4b14      	ldr	r3, [pc, #80]	; (8002df0 <Device_Check_Error+0x148>)
 8002da0:	781b      	ldrb	r3, [r3, #0]
 8002da2:	2b00      	cmp	r3, #0
 8002da4:	d006      	beq.n	8002db4 <Device_Check_Error+0x10c>
				BIT_SET(Device_Error, 13);
 8002da6:	4b07      	ldr	r3, [pc, #28]	; (8002dc4 <Device_Check_Error+0x11c>)
 8002da8:	881b      	ldrh	r3, [r3, #0]
 8002daa:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8002dae:	b29a      	uxth	r2, r3
 8002db0:	4b04      	ldr	r3, [pc, #16]	; (8002dc4 <Device_Check_Error+0x11c>)
 8002db2:	801a      	strh	r2, [r3, #0]
				//BIT_RESET(Device_Error, 15);
			}
		}
	}

}
 8002db4:	bf00      	nop
 8002db6:	46bd      	mov	sp, r7
 8002db8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dbc:	4770      	bx	lr
 8002dbe:	bf00      	nop
 8002dc0:	20000048 	.word	0x20000048
 8002dc4:	20000442 	.word	0x20000442
 8002dc8:	20000040 	.word	0x20000040
 8002dcc:	20000044 	.word	0x20000044
 8002dd0:	20000049 	.word	0x20000049
 8002dd4:	20000041 	.word	0x20000041
 8002dd8:	20000045 	.word	0x20000045
 8002ddc:	2000004a 	.word	0x2000004a
 8002de0:	20000042 	.word	0x20000042
 8002de4:	20000046 	.word	0x20000046
 8002de8:	2000004b 	.word	0x2000004b
 8002dec:	20000043 	.word	0x20000043
 8002df0:	20000047 	.word	0x20000047

08002df4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002df4:	b480      	push	{r7}
 8002df6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002df8:	b672      	cpsid	i
}
 8002dfa:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8002dfc:	e7fe      	b.n	8002dfc <Error_Handler+0x8>

08002dfe <Ramp_Init>:
 * uplimit - верхний предел
 * downlimit - нижний предел
 * step - число, которое прибавляется/вычитается из in на каждом проходе
 * pass - сколько циклов таймера рампа пропускает
 * */
void Ramp_Init(Ramp_Struct *Ramp, float *in, float uplimit, float downlimit, float step, uint16_t pass) {
 8002dfe:	b480      	push	{r7}
 8002e00:	b087      	sub	sp, #28
 8002e02:	af00      	add	r7, sp, #0
 8002e04:	6178      	str	r0, [r7, #20]
 8002e06:	6139      	str	r1, [r7, #16]
 8002e08:	ed87 0a03 	vstr	s0, [r7, #12]
 8002e0c:	edc7 0a02 	vstr	s1, [r7, #8]
 8002e10:	ed87 1a01 	vstr	s2, [r7, #4]
 8002e14:	4613      	mov	r3, r2
 8002e16:	807b      	strh	r3, [r7, #2]

	Ramp->In = in;
 8002e18:	697b      	ldr	r3, [r7, #20]
 8002e1a:	693a      	ldr	r2, [r7, #16]
 8002e1c:	60da      	str	r2, [r3, #12]
	Ramp->Counter = 0;
 8002e1e:	697b      	ldr	r3, [r7, #20]
 8002e20:	2200      	movs	r2, #0
 8002e22:	801a      	strh	r2, [r3, #0]
	Ramp->Pass = pass;
 8002e24:	697b      	ldr	r3, [r7, #20]
 8002e26:	887a      	ldrh	r2, [r7, #2]
 8002e28:	805a      	strh	r2, [r3, #2]
	Ramp->DownLimit = downlimit;
 8002e2a:	697b      	ldr	r3, [r7, #20]
 8002e2c:	68ba      	ldr	r2, [r7, #8]
 8002e2e:	615a      	str	r2, [r3, #20]
	Ramp->Out = 0;
 8002e30:	697b      	ldr	r3, [r7, #20]
 8002e32:	f04f 0200 	mov.w	r2, #0
 8002e36:	609a      	str	r2, [r3, #8]
	Ramp->Step = step;
 8002e38:	697b      	ldr	r3, [r7, #20]
 8002e3a:	687a      	ldr	r2, [r7, #4]
 8002e3c:	605a      	str	r2, [r3, #4]
	Ramp->UpLimit = uplimit;
 8002e3e:	697b      	ldr	r3, [r7, #20]
 8002e40:	68fa      	ldr	r2, [r7, #12]
 8002e42:	611a      	str	r2, [r3, #16]

}
 8002e44:	bf00      	nop
 8002e46:	371c      	adds	r7, #28
 8002e48:	46bd      	mov	sp, r7
 8002e4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e4e:	4770      	bx	lr

08002e50 <Ramp_Clear>:
/*
 * Функция очистки рампы
 * *Ramp - Указатель на структуру рампы подлежащей очистке
 * */
void Ramp_Clear(Ramp_Struct *Ramp) {
 8002e50:	b480      	push	{r7}
 8002e52:	b083      	sub	sp, #12
 8002e54:	af00      	add	r7, sp, #0
 8002e56:	6078      	str	r0, [r7, #4]

	Ramp->Counter = 0;
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	2200      	movs	r2, #0
 8002e5c:	801a      	strh	r2, [r3, #0]
	Ramp->Out = 0;
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	f04f 0200 	mov.w	r2, #0
 8002e64:	609a      	str	r2, [r3, #8]

}
 8002e66:	bf00      	nop
 8002e68:	370c      	adds	r7, #12
 8002e6a:	46bd      	mov	sp, r7
 8002e6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e70:	4770      	bx	lr

08002e72 <Ramp_Process>:

/*
 * Функция работы рампы
 * *Ramp - Указатель на структуру рампы которая работает
 * */
void Ramp_Process(Ramp_Struct *Ramp) {
 8002e72:	b480      	push	{r7}
 8002e74:	b083      	sub	sp, #12
 8002e76:	af00      	add	r7, sp, #0
 8002e78:	6078      	str	r0, [r7, #4]

	if (Ramp->Counter < Ramp->Pass) {
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	881a      	ldrh	r2, [r3, #0]
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	885b      	ldrh	r3, [r3, #2]
 8002e82:	429a      	cmp	r2, r3
 8002e84:	d206      	bcs.n	8002e94 <Ramp_Process+0x22>
		Ramp->Counter++;
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	881b      	ldrh	r3, [r3, #0]
 8002e8a:	3301      	adds	r3, #1
 8002e8c:	b29a      	uxth	r2, r3
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	801a      	strh	r2, [r3, #0]
		 }

		Ramp->Counter = 0;
	}

}
 8002e92:	e0ce      	b.n	8003032 <Ramp_Process+0x1c0>
		 if ((Ramp->Out < *Ramp->In) && (Ramp->Out >= 0)) {
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	ed93 7a02 	vldr	s14, [r3, #8]
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	68db      	ldr	r3, [r3, #12]
 8002e9e:	edd3 7a00 	vldr	s15, [r3]
 8002ea2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002ea6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002eaa:	d52a      	bpl.n	8002f02 <Ramp_Process+0x90>
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	edd3 7a02 	vldr	s15, [r3, #8]
 8002eb2:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002eb6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002eba:	db22      	blt.n	8002f02 <Ramp_Process+0x90>
			 if((Ramp->Out + Ramp->Step) < *Ramp->In){
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	ed93 7a02 	vldr	s14, [r3, #8]
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	edd3 7a01 	vldr	s15, [r3, #4]
 8002ec8:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	68db      	ldr	r3, [r3, #12]
 8002ed0:	edd3 7a00 	vldr	s15, [r3]
 8002ed4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002ed8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002edc:	d50b      	bpl.n	8002ef6 <Ramp_Process+0x84>
				 Ramp->Out += Ramp->Step;
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	ed93 7a02 	vldr	s14, [r3, #8]
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	edd3 7a01 	vldr	s15, [r3, #4]
 8002eea:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	edc3 7a02 	vstr	s15, [r3, #8]
			 if((Ramp->Out + Ramp->Step) < *Ramp->In){
 8002ef4:	e07b      	b.n	8002fee <Ramp_Process+0x17c>
				 Ramp->Out = *Ramp->In;
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	68db      	ldr	r3, [r3, #12]
 8002efa:	681a      	ldr	r2, [r3, #0]
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	609a      	str	r2, [r3, #8]
			 if((Ramp->Out + Ramp->Step) < *Ramp->In){
 8002f00:	e075      	b.n	8002fee <Ramp_Process+0x17c>
		 } else if ((Ramp->Out > *Ramp->In) && (Ramp->Out > 0)) {
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	ed93 7a02 	vldr	s14, [r3, #8]
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	68db      	ldr	r3, [r3, #12]
 8002f0c:	edd3 7a00 	vldr	s15, [r3]
 8002f10:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002f14:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002f18:	dd13      	ble.n	8002f42 <Ramp_Process+0xd0>
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	edd3 7a02 	vldr	s15, [r3, #8]
 8002f20:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002f24:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002f28:	dd0b      	ble.n	8002f42 <Ramp_Process+0xd0>
		 Ramp->Out -= Ramp->Step;
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	ed93 7a02 	vldr	s14, [r3, #8]
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	edd3 7a01 	vldr	s15, [r3, #4]
 8002f36:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	edc3 7a02 	vstr	s15, [r3, #8]
 8002f40:	e055      	b.n	8002fee <Ramp_Process+0x17c>
		 } else if ((Ramp->Out > *Ramp->In) && (Ramp->Out <= 0)) {
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	ed93 7a02 	vldr	s14, [r3, #8]
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	68db      	ldr	r3, [r3, #12]
 8002f4c:	edd3 7a00 	vldr	s15, [r3]
 8002f50:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002f54:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002f58:	dd2a      	ble.n	8002fb0 <Ramp_Process+0x13e>
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	edd3 7a02 	vldr	s15, [r3, #8]
 8002f60:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002f64:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002f68:	d822      	bhi.n	8002fb0 <Ramp_Process+0x13e>
			 if((Ramp->Out + Ramp->Step) > *Ramp->In){
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	ed93 7a02 	vldr	s14, [r3, #8]
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	edd3 7a01 	vldr	s15, [r3, #4]
 8002f76:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	68db      	ldr	r3, [r3, #12]
 8002f7e:	edd3 7a00 	vldr	s15, [r3]
 8002f82:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002f86:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002f8a:	dd0b      	ble.n	8002fa4 <Ramp_Process+0x132>
			 				 Ramp->Out -= Ramp->Step;
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	ed93 7a02 	vldr	s14, [r3, #8]
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	edd3 7a01 	vldr	s15, [r3, #4]
 8002f98:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	edc3 7a02 	vstr	s15, [r3, #8]
			 if((Ramp->Out + Ramp->Step) > *Ramp->In){
 8002fa2:	e024      	b.n	8002fee <Ramp_Process+0x17c>
			 				 Ramp->Out = *Ramp->In;
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	68db      	ldr	r3, [r3, #12]
 8002fa8:	681a      	ldr	r2, [r3, #0]
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	609a      	str	r2, [r3, #8]
			 if((Ramp->Out + Ramp->Step) > *Ramp->In){
 8002fae:	e01e      	b.n	8002fee <Ramp_Process+0x17c>
		 } else if ((Ramp->Out < *Ramp->In) && (Ramp->Out < 0)) {
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	ed93 7a02 	vldr	s14, [r3, #8]
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	68db      	ldr	r3, [r3, #12]
 8002fba:	edd3 7a00 	vldr	s15, [r3]
 8002fbe:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002fc2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002fc6:	d512      	bpl.n	8002fee <Ramp_Process+0x17c>
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	edd3 7a02 	vldr	s15, [r3, #8]
 8002fce:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002fd2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002fd6:	d50a      	bpl.n	8002fee <Ramp_Process+0x17c>
		 Ramp->Out += Ramp->Step;
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	ed93 7a02 	vldr	s14, [r3, #8]
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	edd3 7a01 	vldr	s15, [r3, #4]
 8002fe4:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	edc3 7a02 	vstr	s15, [r3, #8]
		 if (Ramp->Out >= Ramp->UpLimit){
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	ed93 7a02 	vldr	s14, [r3, #8]
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	edd3 7a04 	vldr	s15, [r3, #16]
 8002ffa:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002ffe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003002:	db04      	blt.n	800300e <Ramp_Process+0x19c>
		 Ramp->Out = Ramp->UpLimit;
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	691a      	ldr	r2, [r3, #16]
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	609a      	str	r2, [r3, #8]
 800300c:	e00e      	b.n	800302c <Ramp_Process+0x1ba>
		 } else if (Ramp->Out <= Ramp->DownLimit){
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	ed93 7a02 	vldr	s14, [r3, #8]
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	edd3 7a05 	vldr	s15, [r3, #20]
 800301a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800301e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003022:	d803      	bhi.n	800302c <Ramp_Process+0x1ba>
		 Ramp->Out = Ramp->DownLimit;
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	695a      	ldr	r2, [r3, #20]
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	609a      	str	r2, [r3, #8]
		Ramp->Counter = 0;
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	2200      	movs	r2, #0
 8003030:	801a      	strh	r2, [r3, #0]
}
 8003032:	bf00      	nop
 8003034:	370c      	adds	r7, #12
 8003036:	46bd      	mov	sp, r7
 8003038:	f85d 7b04 	ldr.w	r7, [sp], #4
 800303c:	4770      	bx	lr

0800303e <Regulator_Init>:

void Regulator_Init(PI_Reg_Struct *Reg, float *in, float *fb, float k_p, float k_i, float I_uplimit, float I_downlimit, float uplimit, float downlimit) {
 800303e:	b480      	push	{r7}
 8003040:	b08b      	sub	sp, #44	; 0x2c
 8003042:	af00      	add	r7, sp, #0
 8003044:	6278      	str	r0, [r7, #36]	; 0x24
 8003046:	6239      	str	r1, [r7, #32]
 8003048:	61fa      	str	r2, [r7, #28]
 800304a:	ed87 0a06 	vstr	s0, [r7, #24]
 800304e:	edc7 0a05 	vstr	s1, [r7, #20]
 8003052:	ed87 1a04 	vstr	s2, [r7, #16]
 8003056:	edc7 1a03 	vstr	s3, [r7, #12]
 800305a:	ed87 2a02 	vstr	s4, [r7, #8]
 800305e:	edc7 2a01 	vstr	s5, [r7, #4]

	Reg->Fb = fb;
 8003062:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003064:	69fa      	ldr	r2, [r7, #28]
 8003066:	619a      	str	r2, [r3, #24]
	Reg->DownLimit = downlimit;
 8003068:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800306a:	687a      	ldr	r2, [r7, #4]
 800306c:	625a      	str	r2, [r3, #36]	; 0x24
	Reg->I = 0;
 800306e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003070:	f04f 0200 	mov.w	r2, #0
 8003074:	601a      	str	r2, [r3, #0]
	Reg->I_DownLimit = I_downlimit;
 8003076:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003078:	68fa      	ldr	r2, [r7, #12]
 800307a:	62da      	str	r2, [r3, #44]	; 0x2c
	Reg->I_UpLimit = I_uplimit;
 800307c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800307e:	693a      	ldr	r2, [r7, #16]
 8003080:	629a      	str	r2, [r3, #40]	; 0x28
	Reg->In = in;
 8003082:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003084:	6a3a      	ldr	r2, [r7, #32]
 8003086:	615a      	str	r2, [r3, #20]
	Reg->Out = 0;
 8003088:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800308a:	f04f 0200 	mov.w	r2, #0
 800308e:	611a      	str	r2, [r3, #16]
	Reg->P = 0;
 8003090:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003092:	f04f 0200 	mov.w	r2, #0
 8003096:	605a      	str	r2, [r3, #4]
	Reg->UpLimit = uplimit;
 8003098:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800309a:	68ba      	ldr	r2, [r7, #8]
 800309c:	621a      	str	r2, [r3, #32]
	Reg->d = 0;
 800309e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80030a0:	f04f 0200 	mov.w	r2, #0
 80030a4:	61da      	str	r2, [r3, #28]
	Reg->k_I = k_i;
 80030a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80030a8:	697a      	ldr	r2, [r7, #20]
 80030aa:	609a      	str	r2, [r3, #8]
	Reg->k_P = k_p;
 80030ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80030ae:	69ba      	ldr	r2, [r7, #24]
 80030b0:	60da      	str	r2, [r3, #12]

}
 80030b2:	bf00      	nop
 80030b4:	372c      	adds	r7, #44	; 0x2c
 80030b6:	46bd      	mov	sp, r7
 80030b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030bc:	4770      	bx	lr

080030be <Regulator_Clear>:

void Regulator_Clear(PI_Reg_Struct *Reg) {
 80030be:	b480      	push	{r7}
 80030c0:	b083      	sub	sp, #12
 80030c2:	af00      	add	r7, sp, #0
 80030c4:	6078      	str	r0, [r7, #4]

	Reg->I = 0;
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	f04f 0200 	mov.w	r2, #0
 80030cc:	601a      	str	r2, [r3, #0]
	Reg->Out = 0;
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	f04f 0200 	mov.w	r2, #0
 80030d4:	611a      	str	r2, [r3, #16]
	Reg->P = 0;
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	f04f 0200 	mov.w	r2, #0
 80030dc:	605a      	str	r2, [r3, #4]
	Reg->d = 0;
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	f04f 0200 	mov.w	r2, #0
 80030e4:	61da      	str	r2, [r3, #28]

}
 80030e6:	bf00      	nop
 80030e8:	370c      	adds	r7, #12
 80030ea:	46bd      	mov	sp, r7
 80030ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030f0:	4770      	bx	lr
 80030f2:	0000      	movs	r0, r0
 80030f4:	0000      	movs	r0, r0
	...

080030f8 <Regulator_Process>:

void Regulator_Process(PI_Reg_Struct *Reg) {
 80030f8:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80030fc:	b082      	sub	sp, #8
 80030fe:	af00      	add	r7, sp, #0
 8003100:	6078      	str	r0, [r7, #4]

	Reg->d = *Reg->In - *Reg->Fb;
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	695b      	ldr	r3, [r3, #20]
 8003106:	ed93 7a00 	vldr	s14, [r3]
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	699b      	ldr	r3, [r3, #24]
 800310e:	edd3 7a00 	vldr	s15, [r3]
 8003112:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	edc3 7a07 	vstr	s15, [r3, #28]

	Reg->I += TIMER_PERIOD * Reg->k_I * Reg->d;
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	4618      	mov	r0, r3
 8003122:	f7fd f9b5 	bl	8000490 <__aeabi_f2d>
 8003126:	4604      	mov	r4, r0
 8003128:	460d      	mov	r5, r1
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	689b      	ldr	r3, [r3, #8]
 800312e:	4618      	mov	r0, r3
 8003130:	f7fd f9ae 	bl	8000490 <__aeabi_f2d>
 8003134:	a33e      	add	r3, pc, #248	; (adr r3, 8003230 <Regulator_Process+0x138>)
 8003136:	e9d3 2300 	ldrd	r2, r3, [r3]
 800313a:	f7fd fa01 	bl	8000540 <__aeabi_dmul>
 800313e:	4602      	mov	r2, r0
 8003140:	460b      	mov	r3, r1
 8003142:	4690      	mov	r8, r2
 8003144:	4699      	mov	r9, r3
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	69db      	ldr	r3, [r3, #28]
 800314a:	4618      	mov	r0, r3
 800314c:	f7fd f9a0 	bl	8000490 <__aeabi_f2d>
 8003150:	4602      	mov	r2, r0
 8003152:	460b      	mov	r3, r1
 8003154:	4640      	mov	r0, r8
 8003156:	4649      	mov	r1, r9
 8003158:	f7fd f9f2 	bl	8000540 <__aeabi_dmul>
 800315c:	4602      	mov	r2, r0
 800315e:	460b      	mov	r3, r1
 8003160:	4620      	mov	r0, r4
 8003162:	4629      	mov	r1, r5
 8003164:	f7fd f836 	bl	80001d4 <__adddf3>
 8003168:	4602      	mov	r2, r0
 800316a:	460b      	mov	r3, r1
 800316c:	4610      	mov	r0, r2
 800316e:	4619      	mov	r1, r3
 8003170:	f7fd fbf8 	bl	8000964 <__aeabi_d2f>
 8003174:	4602      	mov	r2, r0
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	601a      	str	r2, [r3, #0]
	if (Reg->I < Reg->I_DownLimit)
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	ed93 7a00 	vldr	s14, [r3]
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	edd3 7a0b 	vldr	s15, [r3, #44]	; 0x2c
 8003186:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800318a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800318e:	d504      	bpl.n	800319a <Regulator_Process+0xa2>
		Reg->I = Reg->I_DownLimit;
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	601a      	str	r2, [r3, #0]
 8003198:	e00e      	b.n	80031b8 <Regulator_Process+0xc0>
	else if (Reg->I > Reg->I_UpLimit)
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	ed93 7a00 	vldr	s14, [r3]
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 80031a6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80031aa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80031ae:	dd03      	ble.n	80031b8 <Regulator_Process+0xc0>
		Reg->I = Reg->I_UpLimit;
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	601a      	str	r2, [r3, #0]

	Reg->P = Reg->k_P * Reg->d;
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	ed93 7a03 	vldr	s14, [r3, #12]
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	edd3 7a07 	vldr	s15, [r3, #28]
 80031c4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	edc3 7a01 	vstr	s15, [r3, #4]

	Reg->Out = Reg->P + Reg->I;
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	ed93 7a01 	vldr	s14, [r3, #4]
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	edd3 7a00 	vldr	s15, [r3]
 80031da:	ee77 7a27 	vadd.f32	s15, s14, s15
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	edc3 7a04 	vstr	s15, [r3, #16]
	if (Reg->Out < Reg->DownLimit)
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	ed93 7a04 	vldr	s14, [r3, #16]
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 80031f0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80031f4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80031f8:	d504      	bpl.n	8003204 <Regulator_Process+0x10c>
		Reg->Out = Reg->DownLimit;
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	611a      	str	r2, [r3, #16]
	else if (Reg->Out > Reg->UpLimit)
		Reg->Out = Reg->UpLimit;

}
 8003202:	e00f      	b.n	8003224 <Regulator_Process+0x12c>
	else if (Reg->Out > Reg->UpLimit)
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	ed93 7a04 	vldr	s14, [r3, #16]
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	edd3 7a08 	vldr	s15, [r3, #32]
 8003210:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003214:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003218:	dc00      	bgt.n	800321c <Regulator_Process+0x124>
}
 800321a:	e003      	b.n	8003224 <Regulator_Process+0x12c>
		Reg->Out = Reg->UpLimit;
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	6a1a      	ldr	r2, [r3, #32]
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	611a      	str	r2, [r3, #16]
}
 8003224:	bf00      	nop
 8003226:	3708      	adds	r7, #8
 8003228:	46bd      	mov	sp, r7
 800322a:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 800322e:	bf00      	nop
 8003230:	d2f1a9fc 	.word	0xd2f1a9fc
 8003234:	3f10624d 	.word	0x3f10624d

08003238 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003238:	b480      	push	{r7}
 800323a:	b083      	sub	sp, #12
 800323c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800323e:	2300      	movs	r3, #0
 8003240:	607b      	str	r3, [r7, #4]
 8003242:	4b10      	ldr	r3, [pc, #64]	; (8003284 <HAL_MspInit+0x4c>)
 8003244:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003246:	4a0f      	ldr	r2, [pc, #60]	; (8003284 <HAL_MspInit+0x4c>)
 8003248:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800324c:	6453      	str	r3, [r2, #68]	; 0x44
 800324e:	4b0d      	ldr	r3, [pc, #52]	; (8003284 <HAL_MspInit+0x4c>)
 8003250:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003252:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003256:	607b      	str	r3, [r7, #4]
 8003258:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800325a:	2300      	movs	r3, #0
 800325c:	603b      	str	r3, [r7, #0]
 800325e:	4b09      	ldr	r3, [pc, #36]	; (8003284 <HAL_MspInit+0x4c>)
 8003260:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003262:	4a08      	ldr	r2, [pc, #32]	; (8003284 <HAL_MspInit+0x4c>)
 8003264:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003268:	6413      	str	r3, [r2, #64]	; 0x40
 800326a:	4b06      	ldr	r3, [pc, #24]	; (8003284 <HAL_MspInit+0x4c>)
 800326c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800326e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003272:	603b      	str	r3, [r7, #0]
 8003274:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003276:	bf00      	nop
 8003278:	370c      	adds	r7, #12
 800327a:	46bd      	mov	sp, r7
 800327c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003280:	4770      	bx	lr
 8003282:	bf00      	nop
 8003284:	40023800 	.word	0x40023800

08003288 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003288:	b480      	push	{r7}
 800328a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800328c:	e7fe      	b.n	800328c <NMI_Handler+0x4>

0800328e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800328e:	b480      	push	{r7}
 8003290:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003292:	e7fe      	b.n	8003292 <HardFault_Handler+0x4>

08003294 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003294:	b480      	push	{r7}
 8003296:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003298:	e7fe      	b.n	8003298 <MemManage_Handler+0x4>

0800329a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800329a:	b480      	push	{r7}
 800329c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800329e:	e7fe      	b.n	800329e <BusFault_Handler+0x4>

080032a0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80032a0:	b480      	push	{r7}
 80032a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80032a4:	e7fe      	b.n	80032a4 <UsageFault_Handler+0x4>

080032a6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80032a6:	b480      	push	{r7}
 80032a8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80032aa:	bf00      	nop
 80032ac:	46bd      	mov	sp, r7
 80032ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032b2:	4770      	bx	lr

080032b4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80032b4:	b480      	push	{r7}
 80032b6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80032b8:	bf00      	nop
 80032ba:	46bd      	mov	sp, r7
 80032bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032c0:	4770      	bx	lr

080032c2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80032c2:	b480      	push	{r7}
 80032c4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80032c6:	bf00      	nop
 80032c8:	46bd      	mov	sp, r7
 80032ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032ce:	4770      	bx	lr

080032d0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80032d0:	b580      	push	{r7, lr}
 80032d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80032d4:	f000 ff4e 	bl	8004174 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80032d8:	bf00      	nop
 80032da:	bd80      	pop	{r7, pc}

080032dc <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 80032dc:	b580      	push	{r7, lr}
 80032de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80032e0:	4802      	ldr	r0, [pc, #8]	; (80032ec <TIM1_UP_TIM10_IRQHandler+0x10>)
 80032e2:	f002 ffe2 	bl	80062aa <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 80032e6:	bf00      	nop
 80032e8:	bd80      	pop	{r7, pc}
 80032ea:	bf00      	nop
 80032ec:	200004dc 	.word	0x200004dc

080032f0 <TIM1_CC_IRQHandler>:

/**
  * @brief This function handles TIM1 capture compare interrupt.
  */
void TIM1_CC_IRQHandler(void)
{
 80032f0:	b580      	push	{r7, lr}
 80032f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_CC_IRQn 0 */
	if(__HAL_TIM_GET_FLAG(&htim1,TIM_IT_CC2)){
 80032f4:	4b41      	ldr	r3, [pc, #260]	; (80033fc <TIM1_CC_IRQHandler+0x10c>)
 80032f6:	681b      	ldr	r3, [r3, #0]
 80032f8:	691b      	ldr	r3, [r3, #16]
 80032fa:	f003 0304 	and.w	r3, r3, #4
 80032fe:	2b04      	cmp	r3, #4
 8003300:	d123      	bne.n	800334a <TIM1_CC_IRQHandler+0x5a>
		__HAL_TIM_DISABLE(&htim2);
 8003302:	4b3f      	ldr	r3, [pc, #252]	; (8003400 <TIM1_CC_IRQHandler+0x110>)
 8003304:	681b      	ldr	r3, [r3, #0]
 8003306:	6a1a      	ldr	r2, [r3, #32]
 8003308:	f241 1311 	movw	r3, #4369	; 0x1111
 800330c:	4013      	ands	r3, r2
 800330e:	2b00      	cmp	r3, #0
 8003310:	d10f      	bne.n	8003332 <TIM1_CC_IRQHandler+0x42>
 8003312:	4b3b      	ldr	r3, [pc, #236]	; (8003400 <TIM1_CC_IRQHandler+0x110>)
 8003314:	681b      	ldr	r3, [r3, #0]
 8003316:	6a1a      	ldr	r2, [r3, #32]
 8003318:	f240 4344 	movw	r3, #1092	; 0x444
 800331c:	4013      	ands	r3, r2
 800331e:	2b00      	cmp	r3, #0
 8003320:	d107      	bne.n	8003332 <TIM1_CC_IRQHandler+0x42>
 8003322:	4b37      	ldr	r3, [pc, #220]	; (8003400 <TIM1_CC_IRQHandler+0x110>)
 8003324:	681b      	ldr	r3, [r3, #0]
 8003326:	681a      	ldr	r2, [r3, #0]
 8003328:	4b35      	ldr	r3, [pc, #212]	; (8003400 <TIM1_CC_IRQHandler+0x110>)
 800332a:	681b      	ldr	r3, [r3, #0]
 800332c:	f022 0201 	bic.w	r2, r2, #1
 8003330:	601a      	str	r2, [r3, #0]
		TIM2->CNT = 0;
 8003332:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8003336:	2200      	movs	r2, #0
 8003338:	625a      	str	r2, [r3, #36]	; 0x24
		__HAL_TIM_ENABLE(&htim2);
 800333a:	4b31      	ldr	r3, [pc, #196]	; (8003400 <TIM1_CC_IRQHandler+0x110>)
 800333c:	681b      	ldr	r3, [r3, #0]
 800333e:	681a      	ldr	r2, [r3, #0]
 8003340:	4b2f      	ldr	r3, [pc, #188]	; (8003400 <TIM1_CC_IRQHandler+0x110>)
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	f042 0201 	orr.w	r2, r2, #1
 8003348:	601a      	str	r2, [r3, #0]
	}

	if(__HAL_TIM_GET_FLAG(&htim1,TIM_IT_CC3)){
 800334a:	4b2c      	ldr	r3, [pc, #176]	; (80033fc <TIM1_CC_IRQHandler+0x10c>)
 800334c:	681b      	ldr	r3, [r3, #0]
 800334e:	691b      	ldr	r3, [r3, #16]
 8003350:	f003 0308 	and.w	r3, r3, #8
 8003354:	2b08      	cmp	r3, #8
 8003356:	d122      	bne.n	800339e <TIM1_CC_IRQHandler+0xae>
		__HAL_TIM_DISABLE(&htim3);
 8003358:	4b2a      	ldr	r3, [pc, #168]	; (8003404 <TIM1_CC_IRQHandler+0x114>)
 800335a:	681b      	ldr	r3, [r3, #0]
 800335c:	6a1a      	ldr	r2, [r3, #32]
 800335e:	f241 1311 	movw	r3, #4369	; 0x1111
 8003362:	4013      	ands	r3, r2
 8003364:	2b00      	cmp	r3, #0
 8003366:	d10f      	bne.n	8003388 <TIM1_CC_IRQHandler+0x98>
 8003368:	4b26      	ldr	r3, [pc, #152]	; (8003404 <TIM1_CC_IRQHandler+0x114>)
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	6a1a      	ldr	r2, [r3, #32]
 800336e:	f240 4344 	movw	r3, #1092	; 0x444
 8003372:	4013      	ands	r3, r2
 8003374:	2b00      	cmp	r3, #0
 8003376:	d107      	bne.n	8003388 <TIM1_CC_IRQHandler+0x98>
 8003378:	4b22      	ldr	r3, [pc, #136]	; (8003404 <TIM1_CC_IRQHandler+0x114>)
 800337a:	681b      	ldr	r3, [r3, #0]
 800337c:	681a      	ldr	r2, [r3, #0]
 800337e:	4b21      	ldr	r3, [pc, #132]	; (8003404 <TIM1_CC_IRQHandler+0x114>)
 8003380:	681b      	ldr	r3, [r3, #0]
 8003382:	f022 0201 	bic.w	r2, r2, #1
 8003386:	601a      	str	r2, [r3, #0]
		TIM3->CNT = 0;
 8003388:	4b1f      	ldr	r3, [pc, #124]	; (8003408 <TIM1_CC_IRQHandler+0x118>)
 800338a:	2200      	movs	r2, #0
 800338c:	625a      	str	r2, [r3, #36]	; 0x24
		__HAL_TIM_ENABLE(&htim3);
 800338e:	4b1d      	ldr	r3, [pc, #116]	; (8003404 <TIM1_CC_IRQHandler+0x114>)
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	681a      	ldr	r2, [r3, #0]
 8003394:	4b1b      	ldr	r3, [pc, #108]	; (8003404 <TIM1_CC_IRQHandler+0x114>)
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	f042 0201 	orr.w	r2, r2, #1
 800339c:	601a      	str	r2, [r3, #0]
	}

	if(__HAL_TIM_GET_FLAG(&htim1,TIM_IT_CC4)){
 800339e:	4b17      	ldr	r3, [pc, #92]	; (80033fc <TIM1_CC_IRQHandler+0x10c>)
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	691b      	ldr	r3, [r3, #16]
 80033a4:	f003 0310 	and.w	r3, r3, #16
 80033a8:	2b10      	cmp	r3, #16
 80033aa:	d122      	bne.n	80033f2 <TIM1_CC_IRQHandler+0x102>
		__HAL_TIM_DISABLE(&htim9);
 80033ac:	4b17      	ldr	r3, [pc, #92]	; (800340c <TIM1_CC_IRQHandler+0x11c>)
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	6a1a      	ldr	r2, [r3, #32]
 80033b2:	f241 1311 	movw	r3, #4369	; 0x1111
 80033b6:	4013      	ands	r3, r2
 80033b8:	2b00      	cmp	r3, #0
 80033ba:	d10f      	bne.n	80033dc <TIM1_CC_IRQHandler+0xec>
 80033bc:	4b13      	ldr	r3, [pc, #76]	; (800340c <TIM1_CC_IRQHandler+0x11c>)
 80033be:	681b      	ldr	r3, [r3, #0]
 80033c0:	6a1a      	ldr	r2, [r3, #32]
 80033c2:	f240 4344 	movw	r3, #1092	; 0x444
 80033c6:	4013      	ands	r3, r2
 80033c8:	2b00      	cmp	r3, #0
 80033ca:	d107      	bne.n	80033dc <TIM1_CC_IRQHandler+0xec>
 80033cc:	4b0f      	ldr	r3, [pc, #60]	; (800340c <TIM1_CC_IRQHandler+0x11c>)
 80033ce:	681b      	ldr	r3, [r3, #0]
 80033d0:	681a      	ldr	r2, [r3, #0]
 80033d2:	4b0e      	ldr	r3, [pc, #56]	; (800340c <TIM1_CC_IRQHandler+0x11c>)
 80033d4:	681b      	ldr	r3, [r3, #0]
 80033d6:	f022 0201 	bic.w	r2, r2, #1
 80033da:	601a      	str	r2, [r3, #0]
		TIM9->CNT = 0;
 80033dc:	4b0c      	ldr	r3, [pc, #48]	; (8003410 <TIM1_CC_IRQHandler+0x120>)
 80033de:	2200      	movs	r2, #0
 80033e0:	625a      	str	r2, [r3, #36]	; 0x24
		__HAL_TIM_ENABLE(&htim9);
 80033e2:	4b0a      	ldr	r3, [pc, #40]	; (800340c <TIM1_CC_IRQHandler+0x11c>)
 80033e4:	681b      	ldr	r3, [r3, #0]
 80033e6:	681a      	ldr	r2, [r3, #0]
 80033e8:	4b08      	ldr	r3, [pc, #32]	; (800340c <TIM1_CC_IRQHandler+0x11c>)
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	f042 0201 	orr.w	r2, r2, #1
 80033f0:	601a      	str	r2, [r3, #0]
	}
  /* USER CODE END TIM1_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80033f2:	4802      	ldr	r0, [pc, #8]	; (80033fc <TIM1_CC_IRQHandler+0x10c>)
 80033f4:	f002 ff59 	bl	80062aa <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_CC_IRQn 1 */

  /* USER CODE END TIM1_CC_IRQn 1 */
}
 80033f8:	bf00      	nop
 80033fa:	bd80      	pop	{r7, pc}
 80033fc:	200004dc 	.word	0x200004dc
 8003400:	20000524 	.word	0x20000524
 8003404:	2000056c 	.word	0x2000056c
 8003408:	40000400 	.word	0x40000400
 800340c:	20000644 	.word	0x20000644
 8003410:	40014000 	.word	0x40014000

08003414 <TIM8_UP_TIM13_IRQHandler>:

/**
  * @brief This function handles TIM8 update interrupt and TIM13 global interrupt.
  */
void TIM8_UP_TIM13_IRQHandler(void)
{
 8003414:	b580      	push	{r7, lr}
 8003416:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_UP_TIM13_IRQn 0 */

  /* USER CODE END TIM8_UP_TIM13_IRQn 0 */
  HAL_TIM_IRQHandler(&htim8);
 8003418:	4802      	ldr	r0, [pc, #8]	; (8003424 <TIM8_UP_TIM13_IRQHandler+0x10>)
 800341a:	f002 ff46 	bl	80062aa <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_UP_TIM13_IRQn 1 */

  /* USER CODE END TIM8_UP_TIM13_IRQn 1 */
}
 800341e:	bf00      	nop
 8003420:	bd80      	pop	{r7, pc}
 8003422:	bf00      	nop
 8003424:	200005fc 	.word	0x200005fc

08003428 <TIM8_CC_IRQHandler>:

/**
  * @brief This function handles TIM8 capture compare interrupt.
  */
void TIM8_CC_IRQHandler(void)
{
 8003428:	b580      	push	{r7, lr}
 800342a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_CC_IRQn 0 */
	if(__HAL_TIM_GET_FLAG(&htim8,TIM_IT_CC2)){
 800342c:	4b17      	ldr	r3, [pc, #92]	; (800348c <TIM8_CC_IRQHandler+0x64>)
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	691b      	ldr	r3, [r3, #16]
 8003432:	f003 0304 	and.w	r3, r3, #4
 8003436:	2b04      	cmp	r3, #4
 8003438:	d122      	bne.n	8003480 <TIM8_CC_IRQHandler+0x58>
		__HAL_TIM_DISABLE(&htim12);
 800343a:	4b15      	ldr	r3, [pc, #84]	; (8003490 <TIM8_CC_IRQHandler+0x68>)
 800343c:	681b      	ldr	r3, [r3, #0]
 800343e:	6a1a      	ldr	r2, [r3, #32]
 8003440:	f241 1311 	movw	r3, #4369	; 0x1111
 8003444:	4013      	ands	r3, r2
 8003446:	2b00      	cmp	r3, #0
 8003448:	d10f      	bne.n	800346a <TIM8_CC_IRQHandler+0x42>
 800344a:	4b11      	ldr	r3, [pc, #68]	; (8003490 <TIM8_CC_IRQHandler+0x68>)
 800344c:	681b      	ldr	r3, [r3, #0]
 800344e:	6a1a      	ldr	r2, [r3, #32]
 8003450:	f240 4344 	movw	r3, #1092	; 0x444
 8003454:	4013      	ands	r3, r2
 8003456:	2b00      	cmp	r3, #0
 8003458:	d107      	bne.n	800346a <TIM8_CC_IRQHandler+0x42>
 800345a:	4b0d      	ldr	r3, [pc, #52]	; (8003490 <TIM8_CC_IRQHandler+0x68>)
 800345c:	681b      	ldr	r3, [r3, #0]
 800345e:	681a      	ldr	r2, [r3, #0]
 8003460:	4b0b      	ldr	r3, [pc, #44]	; (8003490 <TIM8_CC_IRQHandler+0x68>)
 8003462:	681b      	ldr	r3, [r3, #0]
 8003464:	f022 0201 	bic.w	r2, r2, #1
 8003468:	601a      	str	r2, [r3, #0]
		TIM12->CNT = 0;
 800346a:	4b0a      	ldr	r3, [pc, #40]	; (8003494 <TIM8_CC_IRQHandler+0x6c>)
 800346c:	2200      	movs	r2, #0
 800346e:	625a      	str	r2, [r3, #36]	; 0x24
		__HAL_TIM_ENABLE(&htim12);
 8003470:	4b07      	ldr	r3, [pc, #28]	; (8003490 <TIM8_CC_IRQHandler+0x68>)
 8003472:	681b      	ldr	r3, [r3, #0]
 8003474:	681a      	ldr	r2, [r3, #0]
 8003476:	4b06      	ldr	r3, [pc, #24]	; (8003490 <TIM8_CC_IRQHandler+0x68>)
 8003478:	681b      	ldr	r3, [r3, #0]
 800347a:	f042 0201 	orr.w	r2, r2, #1
 800347e:	601a      	str	r2, [r3, #0]
	}
  /* USER CODE END TIM8_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim8);
 8003480:	4802      	ldr	r0, [pc, #8]	; (800348c <TIM8_CC_IRQHandler+0x64>)
 8003482:	f002 ff12 	bl	80062aa <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_CC_IRQn 1 */

  /* USER CODE END TIM8_CC_IRQn 1 */
}
 8003486:	bf00      	nop
 8003488:	bd80      	pop	{r7, pc}
 800348a:	bf00      	nop
 800348c:	200005fc 	.word	0x200005fc
 8003490:	2000068c 	.word	0x2000068c
 8003494:	40001800 	.word	0x40001800

08003498 <UART5_IRQHandler>:

/**
  * @brief This function handles UART5 global interrupt.
  */
void UART5_IRQHandler(void)
{
 8003498:	b580      	push	{r7, lr}
 800349a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART5_IRQn 0 */

  /* USER CODE END UART5_IRQn 0 */
  HAL_UART_IRQHandler(&huart5);
 800349c:	4802      	ldr	r0, [pc, #8]	; (80034a8 <UART5_IRQHandler+0x10>)
 800349e:	f004 f853 	bl	8007548 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART5_IRQn 1 */

  /* USER CODE END UART5_IRQn 1 */
}
 80034a2:	bf00      	nop
 80034a4:	bd80      	pop	{r7, pc}
 80034a6:	bf00      	nop
 80034a8:	200006d4 	.word	0x200006d4

080034ac <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80034ac:	b480      	push	{r7}
 80034ae:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80034b0:	4b08      	ldr	r3, [pc, #32]	; (80034d4 <SystemInit+0x28>)
 80034b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80034b6:	4a07      	ldr	r2, [pc, #28]	; (80034d4 <SystemInit+0x28>)
 80034b8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80034bc:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80034c0:	4b04      	ldr	r3, [pc, #16]	; (80034d4 <SystemInit+0x28>)
 80034c2:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80034c6:	609a      	str	r2, [r3, #8]
#endif
}
 80034c8:	bf00      	nop
 80034ca:	46bd      	mov	sp, r7
 80034cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034d0:	4770      	bx	lr
 80034d2:	bf00      	nop
 80034d4:	e000ed00 	.word	0xe000ed00

080034d8 <MX_TIM1_Init>:
TIM_HandleTypeDef htim9;
TIM_HandleTypeDef htim12;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 80034d8:	b580      	push	{r7, lr}
 80034da:	b096      	sub	sp, #88	; 0x58
 80034dc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80034de:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80034e2:	2200      	movs	r2, #0
 80034e4:	601a      	str	r2, [r3, #0]
 80034e6:	605a      	str	r2, [r3, #4]
 80034e8:	609a      	str	r2, [r3, #8]
 80034ea:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80034ec:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80034f0:	2200      	movs	r2, #0
 80034f2:	601a      	str	r2, [r3, #0]
 80034f4:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80034f6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80034fa:	2200      	movs	r2, #0
 80034fc:	601a      	str	r2, [r3, #0]
 80034fe:	605a      	str	r2, [r3, #4]
 8003500:	609a      	str	r2, [r3, #8]
 8003502:	60da      	str	r2, [r3, #12]
 8003504:	611a      	str	r2, [r3, #16]
 8003506:	615a      	str	r2, [r3, #20]
 8003508:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800350a:	1d3b      	adds	r3, r7, #4
 800350c:	2220      	movs	r2, #32
 800350e:	2100      	movs	r1, #0
 8003510:	4618      	mov	r0, r3
 8003512:	f004 ff2d 	bl	8008370 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8003516:	4b3e      	ldr	r3, [pc, #248]	; (8003610 <MX_TIM1_Init+0x138>)
 8003518:	4a3e      	ldr	r2, [pc, #248]	; (8003614 <MX_TIM1_Init+0x13c>)
 800351a:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 4-1;
 800351c:	4b3c      	ldr	r3, [pc, #240]	; (8003610 <MX_TIM1_Init+0x138>)
 800351e:	2203      	movs	r2, #3
 8003520:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003522:	4b3b      	ldr	r3, [pc, #236]	; (8003610 <MX_TIM1_Init+0x138>)
 8003524:	2200      	movs	r2, #0
 8003526:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 8400-1;
 8003528:	4b39      	ldr	r3, [pc, #228]	; (8003610 <MX_TIM1_Init+0x138>)
 800352a:	f242 02cf 	movw	r2, #8399	; 0x20cf
 800352e:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003530:	4b37      	ldr	r3, [pc, #220]	; (8003610 <MX_TIM1_Init+0x138>)
 8003532:	2200      	movs	r2, #0
 8003534:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8003536:	4b36      	ldr	r3, [pc, #216]	; (8003610 <MX_TIM1_Init+0x138>)
 8003538:	2200      	movs	r2, #0
 800353a:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800353c:	4b34      	ldr	r3, [pc, #208]	; (8003610 <MX_TIM1_Init+0x138>)
 800353e:	2200      	movs	r2, #0
 8003540:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8003542:	4833      	ldr	r0, [pc, #204]	; (8003610 <MX_TIM1_Init+0x138>)
 8003544:	f002 fc0e 	bl	8005d64 <HAL_TIM_Base_Init>
 8003548:	4603      	mov	r3, r0
 800354a:	2b00      	cmp	r3, #0
 800354c:	d001      	beq.n	8003552 <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 800354e:	f7ff fc51 	bl	8002df4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003552:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003556:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8003558:	f107 0348 	add.w	r3, r7, #72	; 0x48
 800355c:	4619      	mov	r1, r3
 800355e:	482c      	ldr	r0, [pc, #176]	; (8003610 <MX_TIM1_Init+0x138>)
 8003560:	f003 f8ca 	bl	80066f8 <HAL_TIM_ConfigClockSource>
 8003564:	4603      	mov	r3, r0
 8003566:	2b00      	cmp	r3, #0
 8003568:	d001      	beq.n	800356e <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 800356a:	f7ff fc43 	bl	8002df4 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 800356e:	4828      	ldr	r0, [pc, #160]	; (8003610 <MX_TIM1_Init+0x138>)
 8003570:	f002 fe42 	bl	80061f8 <HAL_TIM_PWM_Init>
 8003574:	4603      	mov	r3, r0
 8003576:	2b00      	cmp	r3, #0
 8003578:	d001      	beq.n	800357e <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 800357a:	f7ff fc3b 	bl	8002df4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_ENABLE;
 800357e:	2310      	movs	r3, #16
 8003580:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003582:	2300      	movs	r3, #0
 8003584:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8003586:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800358a:	4619      	mov	r1, r3
 800358c:	4820      	ldr	r0, [pc, #128]	; (8003610 <MX_TIM1_Init+0x138>)
 800358e:	f003 fd85 	bl	800709c <HAL_TIMEx_MasterConfigSynchronization>
 8003592:	4603      	mov	r3, r0
 8003594:	2b00      	cmp	r3, #0
 8003596:	d001      	beq.n	800359c <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 8003598:	f7ff fc2c 	bl	8002df4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800359c:	2360      	movs	r3, #96	; 0x60
 800359e:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 80035a0:	2300      	movs	r3, #0
 80035a2:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80035a4:	2300      	movs	r3, #0
 80035a6:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80035a8:	2300      	movs	r3, #0
 80035aa:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80035ac:	2300      	movs	r3, #0
 80035ae:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80035b0:	2300      	movs	r3, #0
 80035b2:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80035b4:	2300      	movs	r3, #0
 80035b6:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80035b8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80035bc:	2200      	movs	r2, #0
 80035be:	4619      	mov	r1, r3
 80035c0:	4813      	ldr	r0, [pc, #76]	; (8003610 <MX_TIM1_Init+0x138>)
 80035c2:	f002 ffd7 	bl	8006574 <HAL_TIM_PWM_ConfigChannel>
 80035c6:	4603      	mov	r3, r0
 80035c8:	2b00      	cmp	r3, #0
 80035ca:	d001      	beq.n	80035d0 <MX_TIM1_Init+0xf8>
  {
    Error_Handler();
 80035cc:	f7ff fc12 	bl	8002df4 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80035d0:	2300      	movs	r3, #0
 80035d2:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80035d4:	2300      	movs	r3, #0
 80035d6:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80035d8:	2300      	movs	r3, #0
 80035da:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 80035dc:	2300      	movs	r3, #0
 80035de:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80035e0:	2300      	movs	r3, #0
 80035e2:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80035e4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80035e8:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80035ea:	2300      	movs	r3, #0
 80035ec:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80035ee:	1d3b      	adds	r3, r7, #4
 80035f0:	4619      	mov	r1, r3
 80035f2:	4807      	ldr	r0, [pc, #28]	; (8003610 <MX_TIM1_Init+0x138>)
 80035f4:	f003 fdce 	bl	8007194 <HAL_TIMEx_ConfigBreakDeadTime>
 80035f8:	4603      	mov	r3, r0
 80035fa:	2b00      	cmp	r3, #0
 80035fc:	d001      	beq.n	8003602 <MX_TIM1_Init+0x12a>
  {
    Error_Handler();
 80035fe:	f7ff fbf9 	bl	8002df4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8003602:	4803      	ldr	r0, [pc, #12]	; (8003610 <MX_TIM1_Init+0x138>)
 8003604:	f000 fba4 	bl	8003d50 <HAL_TIM_MspPostInit>

}
 8003608:	bf00      	nop
 800360a:	3758      	adds	r7, #88	; 0x58
 800360c:	46bd      	mov	sp, r7
 800360e:	bd80      	pop	{r7, pc}
 8003610:	200004dc 	.word	0x200004dc
 8003614:	40010000 	.word	0x40010000

08003618 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8003618:	b580      	push	{r7, lr}
 800361a:	b08e      	sub	sp, #56	; 0x38
 800361c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800361e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8003622:	2200      	movs	r2, #0
 8003624:	601a      	str	r2, [r3, #0]
 8003626:	605a      	str	r2, [r3, #4]
 8003628:	609a      	str	r2, [r3, #8]
 800362a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800362c:	f107 0320 	add.w	r3, r7, #32
 8003630:	2200      	movs	r2, #0
 8003632:	601a      	str	r2, [r3, #0]
 8003634:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8003636:	1d3b      	adds	r3, r7, #4
 8003638:	2200      	movs	r2, #0
 800363a:	601a      	str	r2, [r3, #0]
 800363c:	605a      	str	r2, [r3, #4]
 800363e:	609a      	str	r2, [r3, #8]
 8003640:	60da      	str	r2, [r3, #12]
 8003642:	611a      	str	r2, [r3, #16]
 8003644:	615a      	str	r2, [r3, #20]
 8003646:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8003648:	4b2d      	ldr	r3, [pc, #180]	; (8003700 <MX_TIM2_Init+0xe8>)
 800364a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800364e:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 4-1;
 8003650:	4b2b      	ldr	r3, [pc, #172]	; (8003700 <MX_TIM2_Init+0xe8>)
 8003652:	2203      	movs	r2, #3
 8003654:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003656:	4b2a      	ldr	r3, [pc, #168]	; (8003700 <MX_TIM2_Init+0xe8>)
 8003658:	2200      	movs	r2, #0
 800365a:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 8400-1;
 800365c:	4b28      	ldr	r3, [pc, #160]	; (8003700 <MX_TIM2_Init+0xe8>)
 800365e:	f242 02cf 	movw	r2, #8399	; 0x20cf
 8003662:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003664:	4b26      	ldr	r3, [pc, #152]	; (8003700 <MX_TIM2_Init+0xe8>)
 8003666:	2200      	movs	r2, #0
 8003668:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800366a:	4b25      	ldr	r3, [pc, #148]	; (8003700 <MX_TIM2_Init+0xe8>)
 800366c:	2200      	movs	r2, #0
 800366e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8003670:	4823      	ldr	r0, [pc, #140]	; (8003700 <MX_TIM2_Init+0xe8>)
 8003672:	f002 fb77 	bl	8005d64 <HAL_TIM_Base_Init>
 8003676:	4603      	mov	r3, r0
 8003678:	2b00      	cmp	r3, #0
 800367a:	d001      	beq.n	8003680 <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 800367c:	f7ff fbba 	bl	8002df4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003680:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003684:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8003686:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800368a:	4619      	mov	r1, r3
 800368c:	481c      	ldr	r0, [pc, #112]	; (8003700 <MX_TIM2_Init+0xe8>)
 800368e:	f003 f833 	bl	80066f8 <HAL_TIM_ConfigClockSource>
 8003692:	4603      	mov	r3, r0
 8003694:	2b00      	cmp	r3, #0
 8003696:	d001      	beq.n	800369c <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 8003698:	f7ff fbac 	bl	8002df4 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 800369c:	4818      	ldr	r0, [pc, #96]	; (8003700 <MX_TIM2_Init+0xe8>)
 800369e:	f002 fdab 	bl	80061f8 <HAL_TIM_PWM_Init>
 80036a2:	4603      	mov	r3, r0
 80036a4:	2b00      	cmp	r3, #0
 80036a6:	d001      	beq.n	80036ac <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 80036a8:	f7ff fba4 	bl	8002df4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80036ac:	2300      	movs	r3, #0
 80036ae:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80036b0:	2300      	movs	r3, #0
 80036b2:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80036b4:	f107 0320 	add.w	r3, r7, #32
 80036b8:	4619      	mov	r1, r3
 80036ba:	4811      	ldr	r0, [pc, #68]	; (8003700 <MX_TIM2_Init+0xe8>)
 80036bc:	f003 fcee 	bl	800709c <HAL_TIMEx_MasterConfigSynchronization>
 80036c0:	4603      	mov	r3, r0
 80036c2:	2b00      	cmp	r3, #0
 80036c4:	d001      	beq.n	80036ca <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 80036c6:	f7ff fb95 	bl	8002df4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80036ca:	2360      	movs	r3, #96	; 0x60
 80036cc:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80036ce:	2300      	movs	r3, #0
 80036d0:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80036d2:	2300      	movs	r3, #0
 80036d4:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80036d6:	2300      	movs	r3, #0
 80036d8:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80036da:	1d3b      	adds	r3, r7, #4
 80036dc:	2200      	movs	r2, #0
 80036de:	4619      	mov	r1, r3
 80036e0:	4807      	ldr	r0, [pc, #28]	; (8003700 <MX_TIM2_Init+0xe8>)
 80036e2:	f002 ff47 	bl	8006574 <HAL_TIM_PWM_ConfigChannel>
 80036e6:	4603      	mov	r3, r0
 80036e8:	2b00      	cmp	r3, #0
 80036ea:	d001      	beq.n	80036f0 <MX_TIM2_Init+0xd8>
  {
    Error_Handler();
 80036ec:	f7ff fb82 	bl	8002df4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 80036f0:	4803      	ldr	r0, [pc, #12]	; (8003700 <MX_TIM2_Init+0xe8>)
 80036f2:	f000 fb2d 	bl	8003d50 <HAL_TIM_MspPostInit>

}
 80036f6:	bf00      	nop
 80036f8:	3738      	adds	r7, #56	; 0x38
 80036fa:	46bd      	mov	sp, r7
 80036fc:	bd80      	pop	{r7, pc}
 80036fe:	bf00      	nop
 8003700:	20000524 	.word	0x20000524

08003704 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8003704:	b580      	push	{r7, lr}
 8003706:	b08e      	sub	sp, #56	; 0x38
 8003708:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800370a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800370e:	2200      	movs	r2, #0
 8003710:	601a      	str	r2, [r3, #0]
 8003712:	605a      	str	r2, [r3, #4]
 8003714:	609a      	str	r2, [r3, #8]
 8003716:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003718:	f107 0320 	add.w	r3, r7, #32
 800371c:	2200      	movs	r2, #0
 800371e:	601a      	str	r2, [r3, #0]
 8003720:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8003722:	1d3b      	adds	r3, r7, #4
 8003724:	2200      	movs	r2, #0
 8003726:	601a      	str	r2, [r3, #0]
 8003728:	605a      	str	r2, [r3, #4]
 800372a:	609a      	str	r2, [r3, #8]
 800372c:	60da      	str	r2, [r3, #12]
 800372e:	611a      	str	r2, [r3, #16]
 8003730:	615a      	str	r2, [r3, #20]
 8003732:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8003734:	4b2c      	ldr	r3, [pc, #176]	; (80037e8 <MX_TIM3_Init+0xe4>)
 8003736:	4a2d      	ldr	r2, [pc, #180]	; (80037ec <MX_TIM3_Init+0xe8>)
 8003738:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 4-1;
 800373a:	4b2b      	ldr	r3, [pc, #172]	; (80037e8 <MX_TIM3_Init+0xe4>)
 800373c:	2203      	movs	r2, #3
 800373e:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003740:	4b29      	ldr	r3, [pc, #164]	; (80037e8 <MX_TIM3_Init+0xe4>)
 8003742:	2200      	movs	r2, #0
 8003744:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 8400-1;
 8003746:	4b28      	ldr	r3, [pc, #160]	; (80037e8 <MX_TIM3_Init+0xe4>)
 8003748:	f242 02cf 	movw	r2, #8399	; 0x20cf
 800374c:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800374e:	4b26      	ldr	r3, [pc, #152]	; (80037e8 <MX_TIM3_Init+0xe4>)
 8003750:	2200      	movs	r2, #0
 8003752:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003754:	4b24      	ldr	r3, [pc, #144]	; (80037e8 <MX_TIM3_Init+0xe4>)
 8003756:	2200      	movs	r2, #0
 8003758:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 800375a:	4823      	ldr	r0, [pc, #140]	; (80037e8 <MX_TIM3_Init+0xe4>)
 800375c:	f002 fb02 	bl	8005d64 <HAL_TIM_Base_Init>
 8003760:	4603      	mov	r3, r0
 8003762:	2b00      	cmp	r3, #0
 8003764:	d001      	beq.n	800376a <MX_TIM3_Init+0x66>
  {
    Error_Handler();
 8003766:	f7ff fb45 	bl	8002df4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800376a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800376e:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8003770:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8003774:	4619      	mov	r1, r3
 8003776:	481c      	ldr	r0, [pc, #112]	; (80037e8 <MX_TIM3_Init+0xe4>)
 8003778:	f002 ffbe 	bl	80066f8 <HAL_TIM_ConfigClockSource>
 800377c:	4603      	mov	r3, r0
 800377e:	2b00      	cmp	r3, #0
 8003780:	d001      	beq.n	8003786 <MX_TIM3_Init+0x82>
  {
    Error_Handler();
 8003782:	f7ff fb37 	bl	8002df4 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8003786:	4818      	ldr	r0, [pc, #96]	; (80037e8 <MX_TIM3_Init+0xe4>)
 8003788:	f002 fd36 	bl	80061f8 <HAL_TIM_PWM_Init>
 800378c:	4603      	mov	r3, r0
 800378e:	2b00      	cmp	r3, #0
 8003790:	d001      	beq.n	8003796 <MX_TIM3_Init+0x92>
  {
    Error_Handler();
 8003792:	f7ff fb2f 	bl	8002df4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003796:	2300      	movs	r3, #0
 8003798:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800379a:	2300      	movs	r3, #0
 800379c:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800379e:	f107 0320 	add.w	r3, r7, #32
 80037a2:	4619      	mov	r1, r3
 80037a4:	4810      	ldr	r0, [pc, #64]	; (80037e8 <MX_TIM3_Init+0xe4>)
 80037a6:	f003 fc79 	bl	800709c <HAL_TIMEx_MasterConfigSynchronization>
 80037aa:	4603      	mov	r3, r0
 80037ac:	2b00      	cmp	r3, #0
 80037ae:	d001      	beq.n	80037b4 <MX_TIM3_Init+0xb0>
  {
    Error_Handler();
 80037b0:	f7ff fb20 	bl	8002df4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80037b4:	2360      	movs	r3, #96	; 0x60
 80037b6:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80037b8:	2300      	movs	r3, #0
 80037ba:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80037bc:	2300      	movs	r3, #0
 80037be:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80037c0:	2300      	movs	r3, #0
 80037c2:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80037c4:	1d3b      	adds	r3, r7, #4
 80037c6:	2200      	movs	r2, #0
 80037c8:	4619      	mov	r1, r3
 80037ca:	4807      	ldr	r0, [pc, #28]	; (80037e8 <MX_TIM3_Init+0xe4>)
 80037cc:	f002 fed2 	bl	8006574 <HAL_TIM_PWM_ConfigChannel>
 80037d0:	4603      	mov	r3, r0
 80037d2:	2b00      	cmp	r3, #0
 80037d4:	d001      	beq.n	80037da <MX_TIM3_Init+0xd6>
  {
    Error_Handler();
 80037d6:	f7ff fb0d 	bl	8002df4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 80037da:	4803      	ldr	r0, [pc, #12]	; (80037e8 <MX_TIM3_Init+0xe4>)
 80037dc:	f000 fab8 	bl	8003d50 <HAL_TIM_MspPostInit>

}
 80037e0:	bf00      	nop
 80037e2:	3738      	adds	r7, #56	; 0x38
 80037e4:	46bd      	mov	sp, r7
 80037e6:	bd80      	pop	{r7, pc}
 80037e8:	2000056c 	.word	0x2000056c
 80037ec:	40000400 	.word	0x40000400

080037f0 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 80037f0:	b580      	push	{r7, lr}
 80037f2:	b092      	sub	sp, #72	; 0x48
 80037f4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80037f6:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80037fa:	2200      	movs	r2, #0
 80037fc:	601a      	str	r2, [r3, #0]
 80037fe:	605a      	str	r2, [r3, #4]
 8003800:	609a      	str	r2, [r3, #8]
 8003802:	60da      	str	r2, [r3, #12]
  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 8003804:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003808:	2200      	movs	r2, #0
 800380a:	601a      	str	r2, [r3, #0]
 800380c:	605a      	str	r2, [r3, #4]
 800380e:	609a      	str	r2, [r3, #8]
 8003810:	60da      	str	r2, [r3, #12]
 8003812:	611a      	str	r2, [r3, #16]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003814:	f107 031c 	add.w	r3, r7, #28
 8003818:	2200      	movs	r2, #0
 800381a:	601a      	str	r2, [r3, #0]
 800381c:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800381e:	463b      	mov	r3, r7
 8003820:	2200      	movs	r2, #0
 8003822:	601a      	str	r2, [r3, #0]
 8003824:	605a      	str	r2, [r3, #4]
 8003826:	609a      	str	r2, [r3, #8]
 8003828:	60da      	str	r2, [r3, #12]
 800382a:	611a      	str	r2, [r3, #16]
 800382c:	615a      	str	r2, [r3, #20]
 800382e:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8003830:	4b32      	ldr	r3, [pc, #200]	; (80038fc <MX_TIM4_Init+0x10c>)
 8003832:	4a33      	ldr	r2, [pc, #204]	; (8003900 <MX_TIM4_Init+0x110>)
 8003834:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 4-1;
 8003836:	4b31      	ldr	r3, [pc, #196]	; (80038fc <MX_TIM4_Init+0x10c>)
 8003838:	2203      	movs	r2, #3
 800383a:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 800383c:	4b2f      	ldr	r3, [pc, #188]	; (80038fc <MX_TIM4_Init+0x10c>)
 800383e:	2200      	movs	r2, #0
 8003840:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 8400-1;
 8003842:	4b2e      	ldr	r3, [pc, #184]	; (80038fc <MX_TIM4_Init+0x10c>)
 8003844:	f242 02cf 	movw	r2, #8399	; 0x20cf
 8003848:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800384a:	4b2c      	ldr	r3, [pc, #176]	; (80038fc <MX_TIM4_Init+0x10c>)
 800384c:	2200      	movs	r2, #0
 800384e:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003850:	4b2a      	ldr	r3, [pc, #168]	; (80038fc <MX_TIM4_Init+0x10c>)
 8003852:	2200      	movs	r2, #0
 8003854:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8003856:	4829      	ldr	r0, [pc, #164]	; (80038fc <MX_TIM4_Init+0x10c>)
 8003858:	f002 fa84 	bl	8005d64 <HAL_TIM_Base_Init>
 800385c:	4603      	mov	r3, r0
 800385e:	2b00      	cmp	r3, #0
 8003860:	d001      	beq.n	8003866 <MX_TIM4_Init+0x76>
  {
    Error_Handler();
 8003862:	f7ff fac7 	bl	8002df4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003866:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800386a:	63bb      	str	r3, [r7, #56]	; 0x38
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 800386c:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8003870:	4619      	mov	r1, r3
 8003872:	4822      	ldr	r0, [pc, #136]	; (80038fc <MX_TIM4_Init+0x10c>)
 8003874:	f002 ff40 	bl	80066f8 <HAL_TIM_ConfigClockSource>
 8003878:	4603      	mov	r3, r0
 800387a:	2b00      	cmp	r3, #0
 800387c:	d001      	beq.n	8003882 <MX_TIM4_Init+0x92>
  {
    Error_Handler();
 800387e:	f7ff fab9 	bl	8002df4 <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim4) != HAL_OK)
 8003882:	481e      	ldr	r0, [pc, #120]	; (80038fc <MX_TIM4_Init+0x10c>)
 8003884:	f002 fb96 	bl	8005fb4 <HAL_TIM_OC_Init>
 8003888:	4603      	mov	r3, r0
 800388a:	2b00      	cmp	r3, #0
 800388c:	d001      	beq.n	8003892 <MX_TIM4_Init+0xa2>
  {
    Error_Handler();
 800388e:	f7ff fab1 	bl	8002df4 <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_GATED;
 8003892:	2305      	movs	r3, #5
 8003894:	627b      	str	r3, [r7, #36]	; 0x24
  sSlaveConfig.InputTrigger = TIM_TS_ITR0;
 8003896:	2300      	movs	r3, #0
 8003898:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_SlaveConfigSynchro(&htim4, &sSlaveConfig) != HAL_OK)
 800389a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800389e:	4619      	mov	r1, r3
 80038a0:	4816      	ldr	r0, [pc, #88]	; (80038fc <MX_TIM4_Init+0x10c>)
 80038a2:	f002 fff0 	bl	8006886 <HAL_TIM_SlaveConfigSynchro>
 80038a6:	4603      	mov	r3, r0
 80038a8:	2b00      	cmp	r3, #0
 80038aa:	d001      	beq.n	80038b0 <MX_TIM4_Init+0xc0>
  {
    Error_Handler();
 80038ac:	f7ff faa2 	bl	8002df4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80038b0:	2300      	movs	r3, #0
 80038b2:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80038b4:	2300      	movs	r3, #0
 80038b6:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80038b8:	f107 031c 	add.w	r3, r7, #28
 80038bc:	4619      	mov	r1, r3
 80038be:	480f      	ldr	r0, [pc, #60]	; (80038fc <MX_TIM4_Init+0x10c>)
 80038c0:	f003 fbec 	bl	800709c <HAL_TIMEx_MasterConfigSynchronization>
 80038c4:	4603      	mov	r3, r0
 80038c6:	2b00      	cmp	r3, #0
 80038c8:	d001      	beq.n	80038ce <MX_TIM4_Init+0xde>
  {
    Error_Handler();
 80038ca:	f7ff fa93 	bl	8002df4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TOGGLE;
 80038ce:	2330      	movs	r3, #48	; 0x30
 80038d0:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 80038d2:	2300      	movs	r3, #0
 80038d4:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80038d6:	2300      	movs	r3, #0
 80038d8:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80038da:	2300      	movs	r3, #0
 80038dc:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_OC_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80038de:	463b      	mov	r3, r7
 80038e0:	220c      	movs	r2, #12
 80038e2:	4619      	mov	r1, r3
 80038e4:	4805      	ldr	r0, [pc, #20]	; (80038fc <MX_TIM4_Init+0x10c>)
 80038e6:	f002 fde9 	bl	80064bc <HAL_TIM_OC_ConfigChannel>
 80038ea:	4603      	mov	r3, r0
 80038ec:	2b00      	cmp	r3, #0
 80038ee:	d001      	beq.n	80038f4 <MX_TIM4_Init+0x104>
  {
    Error_Handler();
 80038f0:	f7ff fa80 	bl	8002df4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 80038f4:	bf00      	nop
 80038f6:	3748      	adds	r7, #72	; 0x48
 80038f8:	46bd      	mov	sp, r7
 80038fa:	bd80      	pop	{r7, pc}
 80038fc:	200005b4 	.word	0x200005b4
 8003900:	40000800 	.word	0x40000800

08003904 <MX_TIM8_Init>:
/* TIM8 init function */
void MX_TIM8_Init(void)
{
 8003904:	b580      	push	{r7, lr}
 8003906:	b096      	sub	sp, #88	; 0x58
 8003908:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800390a:	f107 0348 	add.w	r3, r7, #72	; 0x48
 800390e:	2200      	movs	r2, #0
 8003910:	601a      	str	r2, [r3, #0]
 8003912:	605a      	str	r2, [r3, #4]
 8003914:	609a      	str	r2, [r3, #8]
 8003916:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003918:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800391c:	2200      	movs	r2, #0
 800391e:	601a      	str	r2, [r3, #0]
 8003920:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8003922:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003926:	2200      	movs	r2, #0
 8003928:	601a      	str	r2, [r3, #0]
 800392a:	605a      	str	r2, [r3, #4]
 800392c:	609a      	str	r2, [r3, #8]
 800392e:	60da      	str	r2, [r3, #12]
 8003930:	611a      	str	r2, [r3, #16]
 8003932:	615a      	str	r2, [r3, #20]
 8003934:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8003936:	1d3b      	adds	r3, r7, #4
 8003938:	2220      	movs	r2, #32
 800393a:	2100      	movs	r1, #0
 800393c:	4618      	mov	r0, r3
 800393e:	f004 fd17 	bl	8008370 <memset>

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 8003942:	4b3e      	ldr	r3, [pc, #248]	; (8003a3c <MX_TIM8_Init+0x138>)
 8003944:	4a3e      	ldr	r2, [pc, #248]	; (8003a40 <MX_TIM8_Init+0x13c>)
 8003946:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 4-1;
 8003948:	4b3c      	ldr	r3, [pc, #240]	; (8003a3c <MX_TIM8_Init+0x138>)
 800394a:	2203      	movs	r2, #3
 800394c:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 800394e:	4b3b      	ldr	r3, [pc, #236]	; (8003a3c <MX_TIM8_Init+0x138>)
 8003950:	2200      	movs	r2, #0
 8003952:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 4200-1;
 8003954:	4b39      	ldr	r3, [pc, #228]	; (8003a3c <MX_TIM8_Init+0x138>)
 8003956:	f241 0267 	movw	r2, #4199	; 0x1067
 800395a:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800395c:	4b37      	ldr	r3, [pc, #220]	; (8003a3c <MX_TIM8_Init+0x138>)
 800395e:	2200      	movs	r2, #0
 8003960:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 8003962:	4b36      	ldr	r3, [pc, #216]	; (8003a3c <MX_TIM8_Init+0x138>)
 8003964:	2200      	movs	r2, #0
 8003966:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003968:	4b34      	ldr	r3, [pc, #208]	; (8003a3c <MX_TIM8_Init+0x138>)
 800396a:	2200      	movs	r2, #0
 800396c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 800396e:	4833      	ldr	r0, [pc, #204]	; (8003a3c <MX_TIM8_Init+0x138>)
 8003970:	f002 f9f8 	bl	8005d64 <HAL_TIM_Base_Init>
 8003974:	4603      	mov	r3, r0
 8003976:	2b00      	cmp	r3, #0
 8003978:	d001      	beq.n	800397e <MX_TIM8_Init+0x7a>
  {
    Error_Handler();
 800397a:	f7ff fa3b 	bl	8002df4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800397e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003982:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 8003984:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8003988:	4619      	mov	r1, r3
 800398a:	482c      	ldr	r0, [pc, #176]	; (8003a3c <MX_TIM8_Init+0x138>)
 800398c:	f002 feb4 	bl	80066f8 <HAL_TIM_ConfigClockSource>
 8003990:	4603      	mov	r3, r0
 8003992:	2b00      	cmp	r3, #0
 8003994:	d001      	beq.n	800399a <MX_TIM8_Init+0x96>
  {
    Error_Handler();
 8003996:	f7ff fa2d 	bl	8002df4 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 800399a:	4828      	ldr	r0, [pc, #160]	; (8003a3c <MX_TIM8_Init+0x138>)
 800399c:	f002 fc2c 	bl	80061f8 <HAL_TIM_PWM_Init>
 80039a0:	4603      	mov	r3, r0
 80039a2:	2b00      	cmp	r3, #0
 80039a4:	d001      	beq.n	80039aa <MX_TIM8_Init+0xa6>
  {
    Error_Handler();
 80039a6:	f7ff fa25 	bl	8002df4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80039aa:	2300      	movs	r3, #0
 80039ac:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80039ae:	2300      	movs	r3, #0
 80039b0:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 80039b2:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80039b6:	4619      	mov	r1, r3
 80039b8:	4820      	ldr	r0, [pc, #128]	; (8003a3c <MX_TIM8_Init+0x138>)
 80039ba:	f003 fb6f 	bl	800709c <HAL_TIMEx_MasterConfigSynchronization>
 80039be:	4603      	mov	r3, r0
 80039c0:	2b00      	cmp	r3, #0
 80039c2:	d001      	beq.n	80039c8 <MX_TIM8_Init+0xc4>
  {
    Error_Handler();
 80039c4:	f7ff fa16 	bl	8002df4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80039c8:	2360      	movs	r3, #96	; 0x60
 80039ca:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 80039cc:	2300      	movs	r3, #0
 80039ce:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80039d0:	2300      	movs	r3, #0
 80039d2:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80039d4:	2300      	movs	r3, #0
 80039d6:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80039d8:	2300      	movs	r3, #0
 80039da:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80039dc:	2300      	movs	r3, #0
 80039de:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80039e0:	2300      	movs	r3, #0
 80039e2:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80039e4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80039e8:	2200      	movs	r2, #0
 80039ea:	4619      	mov	r1, r3
 80039ec:	4813      	ldr	r0, [pc, #76]	; (8003a3c <MX_TIM8_Init+0x138>)
 80039ee:	f002 fdc1 	bl	8006574 <HAL_TIM_PWM_ConfigChannel>
 80039f2:	4603      	mov	r3, r0
 80039f4:	2b00      	cmp	r3, #0
 80039f6:	d001      	beq.n	80039fc <MX_TIM8_Init+0xf8>
  {
    Error_Handler();
 80039f8:	f7ff f9fc 	bl	8002df4 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80039fc:	2300      	movs	r3, #0
 80039fe:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8003a00:	2300      	movs	r3, #0
 8003a02:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8003a04:	2300      	movs	r3, #0
 8003a06:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8003a08:	2300      	movs	r3, #0
 8003a0a:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8003a0c:	2300      	movs	r3, #0
 8003a0e:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8003a10:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8003a14:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8003a16:	2300      	movs	r3, #0
 8003a18:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 8003a1a:	1d3b      	adds	r3, r7, #4
 8003a1c:	4619      	mov	r1, r3
 8003a1e:	4807      	ldr	r0, [pc, #28]	; (8003a3c <MX_TIM8_Init+0x138>)
 8003a20:	f003 fbb8 	bl	8007194 <HAL_TIMEx_ConfigBreakDeadTime>
 8003a24:	4603      	mov	r3, r0
 8003a26:	2b00      	cmp	r3, #0
 8003a28:	d001      	beq.n	8003a2e <MX_TIM8_Init+0x12a>
  {
    Error_Handler();
 8003a2a:	f7ff f9e3 	bl	8002df4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */
  HAL_TIM_MspPostInit(&htim8);
 8003a2e:	4803      	ldr	r0, [pc, #12]	; (8003a3c <MX_TIM8_Init+0x138>)
 8003a30:	f000 f98e 	bl	8003d50 <HAL_TIM_MspPostInit>

}
 8003a34:	bf00      	nop
 8003a36:	3758      	adds	r7, #88	; 0x58
 8003a38:	46bd      	mov	sp, r7
 8003a3a:	bd80      	pop	{r7, pc}
 8003a3c:	200005fc 	.word	0x200005fc
 8003a40:	40010400 	.word	0x40010400

08003a44 <MX_TIM9_Init>:
/* TIM9 init function */
void MX_TIM9_Init(void)
{
 8003a44:	b580      	push	{r7, lr}
 8003a46:	b08c      	sub	sp, #48	; 0x30
 8003a48:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM9_Init 0 */

  /* USER CODE END TIM9_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003a4a:	f107 0320 	add.w	r3, r7, #32
 8003a4e:	2200      	movs	r2, #0
 8003a50:	601a      	str	r2, [r3, #0]
 8003a52:	605a      	str	r2, [r3, #4]
 8003a54:	609a      	str	r2, [r3, #8]
 8003a56:	60da      	str	r2, [r3, #12]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8003a58:	1d3b      	adds	r3, r7, #4
 8003a5a:	2200      	movs	r2, #0
 8003a5c:	601a      	str	r2, [r3, #0]
 8003a5e:	605a      	str	r2, [r3, #4]
 8003a60:	609a      	str	r2, [r3, #8]
 8003a62:	60da      	str	r2, [r3, #12]
 8003a64:	611a      	str	r2, [r3, #16]
 8003a66:	615a      	str	r2, [r3, #20]
 8003a68:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM9_Init 1 */

  /* USER CODE END TIM9_Init 1 */
  htim9.Instance = TIM9;
 8003a6a:	4b25      	ldr	r3, [pc, #148]	; (8003b00 <MX_TIM9_Init+0xbc>)
 8003a6c:	4a25      	ldr	r2, [pc, #148]	; (8003b04 <MX_TIM9_Init+0xc0>)
 8003a6e:	601a      	str	r2, [r3, #0]
  htim9.Init.Prescaler = 4-1;
 8003a70:	4b23      	ldr	r3, [pc, #140]	; (8003b00 <MX_TIM9_Init+0xbc>)
 8003a72:	2203      	movs	r2, #3
 8003a74:	605a      	str	r2, [r3, #4]
  htim9.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003a76:	4b22      	ldr	r3, [pc, #136]	; (8003b00 <MX_TIM9_Init+0xbc>)
 8003a78:	2200      	movs	r2, #0
 8003a7a:	609a      	str	r2, [r3, #8]
  htim9.Init.Period = 8400-1;
 8003a7c:	4b20      	ldr	r3, [pc, #128]	; (8003b00 <MX_TIM9_Init+0xbc>)
 8003a7e:	f242 02cf 	movw	r2, #8399	; 0x20cf
 8003a82:	60da      	str	r2, [r3, #12]
  htim9.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003a84:	4b1e      	ldr	r3, [pc, #120]	; (8003b00 <MX_TIM9_Init+0xbc>)
 8003a86:	2200      	movs	r2, #0
 8003a88:	611a      	str	r2, [r3, #16]
  htim9.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003a8a:	4b1d      	ldr	r3, [pc, #116]	; (8003b00 <MX_TIM9_Init+0xbc>)
 8003a8c:	2200      	movs	r2, #0
 8003a8e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim9) != HAL_OK)
 8003a90:	481b      	ldr	r0, [pc, #108]	; (8003b00 <MX_TIM9_Init+0xbc>)
 8003a92:	f002 f967 	bl	8005d64 <HAL_TIM_Base_Init>
 8003a96:	4603      	mov	r3, r0
 8003a98:	2b00      	cmp	r3, #0
 8003a9a:	d001      	beq.n	8003aa0 <MX_TIM9_Init+0x5c>
  {
    Error_Handler();
 8003a9c:	f7ff f9aa 	bl	8002df4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003aa0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003aa4:	623b      	str	r3, [r7, #32]
  if (HAL_TIM_ConfigClockSource(&htim9, &sClockSourceConfig) != HAL_OK)
 8003aa6:	f107 0320 	add.w	r3, r7, #32
 8003aaa:	4619      	mov	r1, r3
 8003aac:	4814      	ldr	r0, [pc, #80]	; (8003b00 <MX_TIM9_Init+0xbc>)
 8003aae:	f002 fe23 	bl	80066f8 <HAL_TIM_ConfigClockSource>
 8003ab2:	4603      	mov	r3, r0
 8003ab4:	2b00      	cmp	r3, #0
 8003ab6:	d001      	beq.n	8003abc <MX_TIM9_Init+0x78>
  {
    Error_Handler();
 8003ab8:	f7ff f99c 	bl	8002df4 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim9) != HAL_OK)
 8003abc:	4810      	ldr	r0, [pc, #64]	; (8003b00 <MX_TIM9_Init+0xbc>)
 8003abe:	f002 fb9b 	bl	80061f8 <HAL_TIM_PWM_Init>
 8003ac2:	4603      	mov	r3, r0
 8003ac4:	2b00      	cmp	r3, #0
 8003ac6:	d001      	beq.n	8003acc <MX_TIM9_Init+0x88>
  {
    Error_Handler();
 8003ac8:	f7ff f994 	bl	8002df4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8003acc:	2360      	movs	r3, #96	; 0x60
 8003ace:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8003ad0:	2300      	movs	r3, #0
 8003ad2:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8003ad4:	2300      	movs	r3, #0
 8003ad6:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8003ad8:	2300      	movs	r3, #0
 8003ada:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim9, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8003adc:	1d3b      	adds	r3, r7, #4
 8003ade:	2200      	movs	r2, #0
 8003ae0:	4619      	mov	r1, r3
 8003ae2:	4807      	ldr	r0, [pc, #28]	; (8003b00 <MX_TIM9_Init+0xbc>)
 8003ae4:	f002 fd46 	bl	8006574 <HAL_TIM_PWM_ConfigChannel>
 8003ae8:	4603      	mov	r3, r0
 8003aea:	2b00      	cmp	r3, #0
 8003aec:	d001      	beq.n	8003af2 <MX_TIM9_Init+0xae>
  {
    Error_Handler();
 8003aee:	f7ff f981 	bl	8002df4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM9_Init 2 */

  /* USER CODE END TIM9_Init 2 */
  HAL_TIM_MspPostInit(&htim9);
 8003af2:	4803      	ldr	r0, [pc, #12]	; (8003b00 <MX_TIM9_Init+0xbc>)
 8003af4:	f000 f92c 	bl	8003d50 <HAL_TIM_MspPostInit>

}
 8003af8:	bf00      	nop
 8003afa:	3730      	adds	r7, #48	; 0x30
 8003afc:	46bd      	mov	sp, r7
 8003afe:	bd80      	pop	{r7, pc}
 8003b00:	20000644 	.word	0x20000644
 8003b04:	40014000 	.word	0x40014000

08003b08 <MX_TIM12_Init>:
/* TIM12 init function */
void MX_TIM12_Init(void)
{
 8003b08:	b580      	push	{r7, lr}
 8003b0a:	b08c      	sub	sp, #48	; 0x30
 8003b0c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM12_Init 0 */

  /* USER CODE END TIM12_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003b0e:	f107 0320 	add.w	r3, r7, #32
 8003b12:	2200      	movs	r2, #0
 8003b14:	601a      	str	r2, [r3, #0]
 8003b16:	605a      	str	r2, [r3, #4]
 8003b18:	609a      	str	r2, [r3, #8]
 8003b1a:	60da      	str	r2, [r3, #12]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8003b1c:	1d3b      	adds	r3, r7, #4
 8003b1e:	2200      	movs	r2, #0
 8003b20:	601a      	str	r2, [r3, #0]
 8003b22:	605a      	str	r2, [r3, #4]
 8003b24:	609a      	str	r2, [r3, #8]
 8003b26:	60da      	str	r2, [r3, #12]
 8003b28:	611a      	str	r2, [r3, #16]
 8003b2a:	615a      	str	r2, [r3, #20]
 8003b2c:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM12_Init 1 */

  /* USER CODE END TIM12_Init 1 */
  htim12.Instance = TIM12;
 8003b2e:	4b25      	ldr	r3, [pc, #148]	; (8003bc4 <MX_TIM12_Init+0xbc>)
 8003b30:	4a25      	ldr	r2, [pc, #148]	; (8003bc8 <MX_TIM12_Init+0xc0>)
 8003b32:	601a      	str	r2, [r3, #0]
  htim12.Init.Prescaler = 4-1;
 8003b34:	4b23      	ldr	r3, [pc, #140]	; (8003bc4 <MX_TIM12_Init+0xbc>)
 8003b36:	2203      	movs	r2, #3
 8003b38:	605a      	str	r2, [r3, #4]
  htim12.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003b3a:	4b22      	ldr	r3, [pc, #136]	; (8003bc4 <MX_TIM12_Init+0xbc>)
 8003b3c:	2200      	movs	r2, #0
 8003b3e:	609a      	str	r2, [r3, #8]
  htim12.Init.Period = 4200-1;
 8003b40:	4b20      	ldr	r3, [pc, #128]	; (8003bc4 <MX_TIM12_Init+0xbc>)
 8003b42:	f241 0267 	movw	r2, #4199	; 0x1067
 8003b46:	60da      	str	r2, [r3, #12]
  htim12.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003b48:	4b1e      	ldr	r3, [pc, #120]	; (8003bc4 <MX_TIM12_Init+0xbc>)
 8003b4a:	2200      	movs	r2, #0
 8003b4c:	611a      	str	r2, [r3, #16]
  htim12.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003b4e:	4b1d      	ldr	r3, [pc, #116]	; (8003bc4 <MX_TIM12_Init+0xbc>)
 8003b50:	2200      	movs	r2, #0
 8003b52:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim12) != HAL_OK)
 8003b54:	481b      	ldr	r0, [pc, #108]	; (8003bc4 <MX_TIM12_Init+0xbc>)
 8003b56:	f002 f905 	bl	8005d64 <HAL_TIM_Base_Init>
 8003b5a:	4603      	mov	r3, r0
 8003b5c:	2b00      	cmp	r3, #0
 8003b5e:	d001      	beq.n	8003b64 <MX_TIM12_Init+0x5c>
  {
    Error_Handler();
 8003b60:	f7ff f948 	bl	8002df4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003b64:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003b68:	623b      	str	r3, [r7, #32]
  if (HAL_TIM_ConfigClockSource(&htim12, &sClockSourceConfig) != HAL_OK)
 8003b6a:	f107 0320 	add.w	r3, r7, #32
 8003b6e:	4619      	mov	r1, r3
 8003b70:	4814      	ldr	r0, [pc, #80]	; (8003bc4 <MX_TIM12_Init+0xbc>)
 8003b72:	f002 fdc1 	bl	80066f8 <HAL_TIM_ConfigClockSource>
 8003b76:	4603      	mov	r3, r0
 8003b78:	2b00      	cmp	r3, #0
 8003b7a:	d001      	beq.n	8003b80 <MX_TIM12_Init+0x78>
  {
    Error_Handler();
 8003b7c:	f7ff f93a 	bl	8002df4 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim12) != HAL_OK)
 8003b80:	4810      	ldr	r0, [pc, #64]	; (8003bc4 <MX_TIM12_Init+0xbc>)
 8003b82:	f002 fb39 	bl	80061f8 <HAL_TIM_PWM_Init>
 8003b86:	4603      	mov	r3, r0
 8003b88:	2b00      	cmp	r3, #0
 8003b8a:	d001      	beq.n	8003b90 <MX_TIM12_Init+0x88>
  {
    Error_Handler();
 8003b8c:	f7ff f932 	bl	8002df4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8003b90:	2360      	movs	r3, #96	; 0x60
 8003b92:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8003b94:	2300      	movs	r3, #0
 8003b96:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8003b98:	2300      	movs	r3, #0
 8003b9a:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8003b9c:	2300      	movs	r3, #0
 8003b9e:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim12, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8003ba0:	1d3b      	adds	r3, r7, #4
 8003ba2:	2200      	movs	r2, #0
 8003ba4:	4619      	mov	r1, r3
 8003ba6:	4807      	ldr	r0, [pc, #28]	; (8003bc4 <MX_TIM12_Init+0xbc>)
 8003ba8:	f002 fce4 	bl	8006574 <HAL_TIM_PWM_ConfigChannel>
 8003bac:	4603      	mov	r3, r0
 8003bae:	2b00      	cmp	r3, #0
 8003bb0:	d001      	beq.n	8003bb6 <MX_TIM12_Init+0xae>
  {
    Error_Handler();
 8003bb2:	f7ff f91f 	bl	8002df4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM12_Init 2 */

  /* USER CODE END TIM12_Init 2 */
  HAL_TIM_MspPostInit(&htim12);
 8003bb6:	4803      	ldr	r0, [pc, #12]	; (8003bc4 <MX_TIM12_Init+0xbc>)
 8003bb8:	f000 f8ca 	bl	8003d50 <HAL_TIM_MspPostInit>

}
 8003bbc:	bf00      	nop
 8003bbe:	3730      	adds	r7, #48	; 0x30
 8003bc0:	46bd      	mov	sp, r7
 8003bc2:	bd80      	pop	{r7, pc}
 8003bc4:	2000068c 	.word	0x2000068c
 8003bc8:	40001800 	.word	0x40001800

08003bcc <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8003bcc:	b580      	push	{r7, lr}
 8003bce:	b08a      	sub	sp, #40	; 0x28
 8003bd0:	af00      	add	r7, sp, #0
 8003bd2:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	681b      	ldr	r3, [r3, #0]
 8003bd8:	4a56      	ldr	r2, [pc, #344]	; (8003d34 <HAL_TIM_Base_MspInit+0x168>)
 8003bda:	4293      	cmp	r3, r2
 8003bdc:	d11e      	bne.n	8003c1c <HAL_TIM_Base_MspInit+0x50>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8003bde:	2300      	movs	r3, #0
 8003be0:	627b      	str	r3, [r7, #36]	; 0x24
 8003be2:	4b55      	ldr	r3, [pc, #340]	; (8003d38 <HAL_TIM_Base_MspInit+0x16c>)
 8003be4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003be6:	4a54      	ldr	r2, [pc, #336]	; (8003d38 <HAL_TIM_Base_MspInit+0x16c>)
 8003be8:	f043 0301 	orr.w	r3, r3, #1
 8003bec:	6453      	str	r3, [r2, #68]	; 0x44
 8003bee:	4b52      	ldr	r3, [pc, #328]	; (8003d38 <HAL_TIM_Base_MspInit+0x16c>)
 8003bf0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003bf2:	f003 0301 	and.w	r3, r3, #1
 8003bf6:	627b      	str	r3, [r7, #36]	; 0x24
 8003bf8:	6a7b      	ldr	r3, [r7, #36]	; 0x24

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 1, 0);
 8003bfa:	2200      	movs	r2, #0
 8003bfc:	2101      	movs	r1, #1
 8003bfe:	2019      	movs	r0, #25
 8003c00:	f000 ff9b 	bl	8004b3a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8003c04:	2019      	movs	r0, #25
 8003c06:	f000 ffb4 	bl	8004b72 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_CC_IRQn, 0, 0);
 8003c0a:	2200      	movs	r2, #0
 8003c0c:	2100      	movs	r1, #0
 8003c0e:	201b      	movs	r0, #27
 8003c10:	f000 ff93 	bl	8004b3a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_CC_IRQn);
 8003c14:	201b      	movs	r0, #27
 8003c16:	f000 ffac 	bl	8004b72 <HAL_NVIC_EnableIRQ>
    __HAL_RCC_TIM12_CLK_ENABLE();
  /* USER CODE BEGIN TIM12_MspInit 1 */

  /* USER CODE END TIM12_MspInit 1 */
  }
}
 8003c1a:	e086      	b.n	8003d2a <HAL_TIM_Base_MspInit+0x15e>
  else if(tim_baseHandle->Instance==TIM2)
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	681b      	ldr	r3, [r3, #0]
 8003c20:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003c24:	d10e      	bne.n	8003c44 <HAL_TIM_Base_MspInit+0x78>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8003c26:	2300      	movs	r3, #0
 8003c28:	623b      	str	r3, [r7, #32]
 8003c2a:	4b43      	ldr	r3, [pc, #268]	; (8003d38 <HAL_TIM_Base_MspInit+0x16c>)
 8003c2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c2e:	4a42      	ldr	r2, [pc, #264]	; (8003d38 <HAL_TIM_Base_MspInit+0x16c>)
 8003c30:	f043 0301 	orr.w	r3, r3, #1
 8003c34:	6413      	str	r3, [r2, #64]	; 0x40
 8003c36:	4b40      	ldr	r3, [pc, #256]	; (8003d38 <HAL_TIM_Base_MspInit+0x16c>)
 8003c38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c3a:	f003 0301 	and.w	r3, r3, #1
 8003c3e:	623b      	str	r3, [r7, #32]
 8003c40:	6a3b      	ldr	r3, [r7, #32]
}
 8003c42:	e072      	b.n	8003d2a <HAL_TIM_Base_MspInit+0x15e>
  else if(tim_baseHandle->Instance==TIM3)
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	681b      	ldr	r3, [r3, #0]
 8003c48:	4a3c      	ldr	r2, [pc, #240]	; (8003d3c <HAL_TIM_Base_MspInit+0x170>)
 8003c4a:	4293      	cmp	r3, r2
 8003c4c:	d10e      	bne.n	8003c6c <HAL_TIM_Base_MspInit+0xa0>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8003c4e:	2300      	movs	r3, #0
 8003c50:	61fb      	str	r3, [r7, #28]
 8003c52:	4b39      	ldr	r3, [pc, #228]	; (8003d38 <HAL_TIM_Base_MspInit+0x16c>)
 8003c54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c56:	4a38      	ldr	r2, [pc, #224]	; (8003d38 <HAL_TIM_Base_MspInit+0x16c>)
 8003c58:	f043 0302 	orr.w	r3, r3, #2
 8003c5c:	6413      	str	r3, [r2, #64]	; 0x40
 8003c5e:	4b36      	ldr	r3, [pc, #216]	; (8003d38 <HAL_TIM_Base_MspInit+0x16c>)
 8003c60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c62:	f003 0302 	and.w	r3, r3, #2
 8003c66:	61fb      	str	r3, [r7, #28]
 8003c68:	69fb      	ldr	r3, [r7, #28]
}
 8003c6a:	e05e      	b.n	8003d2a <HAL_TIM_Base_MspInit+0x15e>
  else if(tim_baseHandle->Instance==TIM4)
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	681b      	ldr	r3, [r3, #0]
 8003c70:	4a33      	ldr	r2, [pc, #204]	; (8003d40 <HAL_TIM_Base_MspInit+0x174>)
 8003c72:	4293      	cmp	r3, r2
 8003c74:	d10e      	bne.n	8003c94 <HAL_TIM_Base_MspInit+0xc8>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8003c76:	2300      	movs	r3, #0
 8003c78:	61bb      	str	r3, [r7, #24]
 8003c7a:	4b2f      	ldr	r3, [pc, #188]	; (8003d38 <HAL_TIM_Base_MspInit+0x16c>)
 8003c7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c7e:	4a2e      	ldr	r2, [pc, #184]	; (8003d38 <HAL_TIM_Base_MspInit+0x16c>)
 8003c80:	f043 0304 	orr.w	r3, r3, #4
 8003c84:	6413      	str	r3, [r2, #64]	; 0x40
 8003c86:	4b2c      	ldr	r3, [pc, #176]	; (8003d38 <HAL_TIM_Base_MspInit+0x16c>)
 8003c88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c8a:	f003 0304 	and.w	r3, r3, #4
 8003c8e:	61bb      	str	r3, [r7, #24]
 8003c90:	69bb      	ldr	r3, [r7, #24]
}
 8003c92:	e04a      	b.n	8003d2a <HAL_TIM_Base_MspInit+0x15e>
  else if(tim_baseHandle->Instance==TIM8)
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	681b      	ldr	r3, [r3, #0]
 8003c98:	4a2a      	ldr	r2, [pc, #168]	; (8003d44 <HAL_TIM_Base_MspInit+0x178>)
 8003c9a:	4293      	cmp	r3, r2
 8003c9c:	d11e      	bne.n	8003cdc <HAL_TIM_Base_MspInit+0x110>
    __HAL_RCC_TIM8_CLK_ENABLE();
 8003c9e:	2300      	movs	r3, #0
 8003ca0:	617b      	str	r3, [r7, #20]
 8003ca2:	4b25      	ldr	r3, [pc, #148]	; (8003d38 <HAL_TIM_Base_MspInit+0x16c>)
 8003ca4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003ca6:	4a24      	ldr	r2, [pc, #144]	; (8003d38 <HAL_TIM_Base_MspInit+0x16c>)
 8003ca8:	f043 0302 	orr.w	r3, r3, #2
 8003cac:	6453      	str	r3, [r2, #68]	; 0x44
 8003cae:	4b22      	ldr	r3, [pc, #136]	; (8003d38 <HAL_TIM_Base_MspInit+0x16c>)
 8003cb0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003cb2:	f003 0302 	and.w	r3, r3, #2
 8003cb6:	617b      	str	r3, [r7, #20]
 8003cb8:	697b      	ldr	r3, [r7, #20]
    HAL_NVIC_SetPriority(TIM8_UP_TIM13_IRQn, 1, 0);
 8003cba:	2200      	movs	r2, #0
 8003cbc:	2101      	movs	r1, #1
 8003cbe:	202c      	movs	r0, #44	; 0x2c
 8003cc0:	f000 ff3b 	bl	8004b3a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_UP_TIM13_IRQn);
 8003cc4:	202c      	movs	r0, #44	; 0x2c
 8003cc6:	f000 ff54 	bl	8004b72 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM8_CC_IRQn, 0, 0);
 8003cca:	2200      	movs	r2, #0
 8003ccc:	2100      	movs	r1, #0
 8003cce:	202e      	movs	r0, #46	; 0x2e
 8003cd0:	f000 ff33 	bl	8004b3a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_CC_IRQn);
 8003cd4:	202e      	movs	r0, #46	; 0x2e
 8003cd6:	f000 ff4c 	bl	8004b72 <HAL_NVIC_EnableIRQ>
}
 8003cda:	e026      	b.n	8003d2a <HAL_TIM_Base_MspInit+0x15e>
  else if(tim_baseHandle->Instance==TIM9)
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	681b      	ldr	r3, [r3, #0]
 8003ce0:	4a19      	ldr	r2, [pc, #100]	; (8003d48 <HAL_TIM_Base_MspInit+0x17c>)
 8003ce2:	4293      	cmp	r3, r2
 8003ce4:	d10e      	bne.n	8003d04 <HAL_TIM_Base_MspInit+0x138>
    __HAL_RCC_TIM9_CLK_ENABLE();
 8003ce6:	2300      	movs	r3, #0
 8003ce8:	613b      	str	r3, [r7, #16]
 8003cea:	4b13      	ldr	r3, [pc, #76]	; (8003d38 <HAL_TIM_Base_MspInit+0x16c>)
 8003cec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003cee:	4a12      	ldr	r2, [pc, #72]	; (8003d38 <HAL_TIM_Base_MspInit+0x16c>)
 8003cf0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003cf4:	6453      	str	r3, [r2, #68]	; 0x44
 8003cf6:	4b10      	ldr	r3, [pc, #64]	; (8003d38 <HAL_TIM_Base_MspInit+0x16c>)
 8003cf8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003cfa:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003cfe:	613b      	str	r3, [r7, #16]
 8003d00:	693b      	ldr	r3, [r7, #16]
}
 8003d02:	e012      	b.n	8003d2a <HAL_TIM_Base_MspInit+0x15e>
  else if(tim_baseHandle->Instance==TIM12)
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	681b      	ldr	r3, [r3, #0]
 8003d08:	4a10      	ldr	r2, [pc, #64]	; (8003d4c <HAL_TIM_Base_MspInit+0x180>)
 8003d0a:	4293      	cmp	r3, r2
 8003d0c:	d10d      	bne.n	8003d2a <HAL_TIM_Base_MspInit+0x15e>
    __HAL_RCC_TIM12_CLK_ENABLE();
 8003d0e:	2300      	movs	r3, #0
 8003d10:	60fb      	str	r3, [r7, #12]
 8003d12:	4b09      	ldr	r3, [pc, #36]	; (8003d38 <HAL_TIM_Base_MspInit+0x16c>)
 8003d14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d16:	4a08      	ldr	r2, [pc, #32]	; (8003d38 <HAL_TIM_Base_MspInit+0x16c>)
 8003d18:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003d1c:	6413      	str	r3, [r2, #64]	; 0x40
 8003d1e:	4b06      	ldr	r3, [pc, #24]	; (8003d38 <HAL_TIM_Base_MspInit+0x16c>)
 8003d20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d22:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003d26:	60fb      	str	r3, [r7, #12]
 8003d28:	68fb      	ldr	r3, [r7, #12]
}
 8003d2a:	bf00      	nop
 8003d2c:	3728      	adds	r7, #40	; 0x28
 8003d2e:	46bd      	mov	sp, r7
 8003d30:	bd80      	pop	{r7, pc}
 8003d32:	bf00      	nop
 8003d34:	40010000 	.word	0x40010000
 8003d38:	40023800 	.word	0x40023800
 8003d3c:	40000400 	.word	0x40000400
 8003d40:	40000800 	.word	0x40000800
 8003d44:	40010400 	.word	0x40010400
 8003d48:	40014000 	.word	0x40014000
 8003d4c:	40001800 	.word	0x40001800

08003d50 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8003d50:	b580      	push	{r7, lr}
 8003d52:	b08e      	sub	sp, #56	; 0x38
 8003d54:	af00      	add	r7, sp, #0
 8003d56:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003d58:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003d5c:	2200      	movs	r2, #0
 8003d5e:	601a      	str	r2, [r3, #0]
 8003d60:	605a      	str	r2, [r3, #4]
 8003d62:	609a      	str	r2, [r3, #8]
 8003d64:	60da      	str	r2, [r3, #12]
 8003d66:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	4a6d      	ldr	r2, [pc, #436]	; (8003f24 <HAL_TIM_MspPostInit+0x1d4>)
 8003d6e:	4293      	cmp	r3, r2
 8003d70:	d11f      	bne.n	8003db2 <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003d72:	2300      	movs	r3, #0
 8003d74:	623b      	str	r3, [r7, #32]
 8003d76:	4b6c      	ldr	r3, [pc, #432]	; (8003f28 <HAL_TIM_MspPostInit+0x1d8>)
 8003d78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d7a:	4a6b      	ldr	r2, [pc, #428]	; (8003f28 <HAL_TIM_MspPostInit+0x1d8>)
 8003d7c:	f043 0301 	orr.w	r3, r3, #1
 8003d80:	6313      	str	r3, [r2, #48]	; 0x30
 8003d82:	4b69      	ldr	r3, [pc, #420]	; (8003f28 <HAL_TIM_MspPostInit+0x1d8>)
 8003d84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d86:	f003 0301 	and.w	r3, r3, #1
 8003d8a:	623b      	str	r3, [r7, #32]
 8003d8c:	6a3b      	ldr	r3, [r7, #32]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8003d8e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003d92:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003d94:	2302      	movs	r3, #2
 8003d96:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003d98:	2300      	movs	r3, #0
 8003d9a:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003d9c:	2300      	movs	r3, #0
 8003d9e:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8003da0:	2301      	movs	r3, #1
 8003da2:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003da4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003da8:	4619      	mov	r1, r3
 8003daa:	4860      	ldr	r0, [pc, #384]	; (8003f2c <HAL_TIM_MspPostInit+0x1dc>)
 8003dac:	f001 f974 	bl	8005098 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM12_MspPostInit 1 */

  /* USER CODE END TIM12_MspPostInit 1 */
  }

}
 8003db0:	e0b4      	b.n	8003f1c <HAL_TIM_MspPostInit+0x1cc>
  else if(timHandle->Instance==TIM2)
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	681b      	ldr	r3, [r3, #0]
 8003db6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003dba:	d11f      	bne.n	8003dfc <HAL_TIM_MspPostInit+0xac>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003dbc:	2300      	movs	r3, #0
 8003dbe:	61fb      	str	r3, [r7, #28]
 8003dc0:	4b59      	ldr	r3, [pc, #356]	; (8003f28 <HAL_TIM_MspPostInit+0x1d8>)
 8003dc2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003dc4:	4a58      	ldr	r2, [pc, #352]	; (8003f28 <HAL_TIM_MspPostInit+0x1d8>)
 8003dc6:	f043 0301 	orr.w	r3, r3, #1
 8003dca:	6313      	str	r3, [r2, #48]	; 0x30
 8003dcc:	4b56      	ldr	r3, [pc, #344]	; (8003f28 <HAL_TIM_MspPostInit+0x1d8>)
 8003dce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003dd0:	f003 0301 	and.w	r3, r3, #1
 8003dd4:	61fb      	str	r3, [r7, #28]
 8003dd6:	69fb      	ldr	r3, [r7, #28]
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8003dd8:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003ddc:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003dde:	2302      	movs	r3, #2
 8003de0:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003de2:	2300      	movs	r3, #0
 8003de4:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003de6:	2300      	movs	r3, #0
 8003de8:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8003dea:	2301      	movs	r3, #1
 8003dec:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003dee:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003df2:	4619      	mov	r1, r3
 8003df4:	484d      	ldr	r0, [pc, #308]	; (8003f2c <HAL_TIM_MspPostInit+0x1dc>)
 8003df6:	f001 f94f 	bl	8005098 <HAL_GPIO_Init>
}
 8003dfa:	e08f      	b.n	8003f1c <HAL_TIM_MspPostInit+0x1cc>
  else if(timHandle->Instance==TIM3)
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	681b      	ldr	r3, [r3, #0]
 8003e00:	4a4b      	ldr	r2, [pc, #300]	; (8003f30 <HAL_TIM_MspPostInit+0x1e0>)
 8003e02:	4293      	cmp	r3, r2
 8003e04:	d11e      	bne.n	8003e44 <HAL_TIM_MspPostInit+0xf4>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003e06:	2300      	movs	r3, #0
 8003e08:	61bb      	str	r3, [r7, #24]
 8003e0a:	4b47      	ldr	r3, [pc, #284]	; (8003f28 <HAL_TIM_MspPostInit+0x1d8>)
 8003e0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e0e:	4a46      	ldr	r2, [pc, #280]	; (8003f28 <HAL_TIM_MspPostInit+0x1d8>)
 8003e10:	f043 0301 	orr.w	r3, r3, #1
 8003e14:	6313      	str	r3, [r2, #48]	; 0x30
 8003e16:	4b44      	ldr	r3, [pc, #272]	; (8003f28 <HAL_TIM_MspPostInit+0x1d8>)
 8003e18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e1a:	f003 0301 	and.w	r3, r3, #1
 8003e1e:	61bb      	str	r3, [r7, #24]
 8003e20:	69bb      	ldr	r3, [r7, #24]
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8003e22:	2340      	movs	r3, #64	; 0x40
 8003e24:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003e26:	2302      	movs	r3, #2
 8003e28:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003e2a:	2300      	movs	r3, #0
 8003e2c:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003e2e:	2300      	movs	r3, #0
 8003e30:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8003e32:	2302      	movs	r3, #2
 8003e34:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003e36:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003e3a:	4619      	mov	r1, r3
 8003e3c:	483b      	ldr	r0, [pc, #236]	; (8003f2c <HAL_TIM_MspPostInit+0x1dc>)
 8003e3e:	f001 f92b 	bl	8005098 <HAL_GPIO_Init>
}
 8003e42:	e06b      	b.n	8003f1c <HAL_TIM_MspPostInit+0x1cc>
  else if(timHandle->Instance==TIM8)
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	681b      	ldr	r3, [r3, #0]
 8003e48:	4a3a      	ldr	r2, [pc, #232]	; (8003f34 <HAL_TIM_MspPostInit+0x1e4>)
 8003e4a:	4293      	cmp	r3, r2
 8003e4c:	d11e      	bne.n	8003e8c <HAL_TIM_MspPostInit+0x13c>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003e4e:	2300      	movs	r3, #0
 8003e50:	617b      	str	r3, [r7, #20]
 8003e52:	4b35      	ldr	r3, [pc, #212]	; (8003f28 <HAL_TIM_MspPostInit+0x1d8>)
 8003e54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e56:	4a34      	ldr	r2, [pc, #208]	; (8003f28 <HAL_TIM_MspPostInit+0x1d8>)
 8003e58:	f043 0304 	orr.w	r3, r3, #4
 8003e5c:	6313      	str	r3, [r2, #48]	; 0x30
 8003e5e:	4b32      	ldr	r3, [pc, #200]	; (8003f28 <HAL_TIM_MspPostInit+0x1d8>)
 8003e60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e62:	f003 0304 	and.w	r3, r3, #4
 8003e66:	617b      	str	r3, [r7, #20]
 8003e68:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8003e6a:	2340      	movs	r3, #64	; 0x40
 8003e6c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003e6e:	2302      	movs	r3, #2
 8003e70:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003e72:	2300      	movs	r3, #0
 8003e74:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003e76:	2300      	movs	r3, #0
 8003e78:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 8003e7a:	2303      	movs	r3, #3
 8003e7c:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003e7e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003e82:	4619      	mov	r1, r3
 8003e84:	482c      	ldr	r0, [pc, #176]	; (8003f38 <HAL_TIM_MspPostInit+0x1e8>)
 8003e86:	f001 f907 	bl	8005098 <HAL_GPIO_Init>
}
 8003e8a:	e047      	b.n	8003f1c <HAL_TIM_MspPostInit+0x1cc>
  else if(timHandle->Instance==TIM9)
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	681b      	ldr	r3, [r3, #0]
 8003e90:	4a2a      	ldr	r2, [pc, #168]	; (8003f3c <HAL_TIM_MspPostInit+0x1ec>)
 8003e92:	4293      	cmp	r3, r2
 8003e94:	d11e      	bne.n	8003ed4 <HAL_TIM_MspPostInit+0x184>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003e96:	2300      	movs	r3, #0
 8003e98:	613b      	str	r3, [r7, #16]
 8003e9a:	4b23      	ldr	r3, [pc, #140]	; (8003f28 <HAL_TIM_MspPostInit+0x1d8>)
 8003e9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e9e:	4a22      	ldr	r2, [pc, #136]	; (8003f28 <HAL_TIM_MspPostInit+0x1d8>)
 8003ea0:	f043 0301 	orr.w	r3, r3, #1
 8003ea4:	6313      	str	r3, [r2, #48]	; 0x30
 8003ea6:	4b20      	ldr	r3, [pc, #128]	; (8003f28 <HAL_TIM_MspPostInit+0x1d8>)
 8003ea8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003eaa:	f003 0301 	and.w	r3, r3, #1
 8003eae:	613b      	str	r3, [r7, #16]
 8003eb0:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8003eb2:	2304      	movs	r3, #4
 8003eb4:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003eb6:	2302      	movs	r3, #2
 8003eb8:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003eba:	2300      	movs	r3, #0
 8003ebc:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003ebe:	2300      	movs	r3, #0
 8003ec0:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM9;
 8003ec2:	2303      	movs	r3, #3
 8003ec4:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003ec6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003eca:	4619      	mov	r1, r3
 8003ecc:	4817      	ldr	r0, [pc, #92]	; (8003f2c <HAL_TIM_MspPostInit+0x1dc>)
 8003ece:	f001 f8e3 	bl	8005098 <HAL_GPIO_Init>
}
 8003ed2:	e023      	b.n	8003f1c <HAL_TIM_MspPostInit+0x1cc>
  else if(timHandle->Instance==TIM12)
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	681b      	ldr	r3, [r3, #0]
 8003ed8:	4a19      	ldr	r2, [pc, #100]	; (8003f40 <HAL_TIM_MspPostInit+0x1f0>)
 8003eda:	4293      	cmp	r3, r2
 8003edc:	d11e      	bne.n	8003f1c <HAL_TIM_MspPostInit+0x1cc>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003ede:	2300      	movs	r3, #0
 8003ee0:	60fb      	str	r3, [r7, #12]
 8003ee2:	4b11      	ldr	r3, [pc, #68]	; (8003f28 <HAL_TIM_MspPostInit+0x1d8>)
 8003ee4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ee6:	4a10      	ldr	r2, [pc, #64]	; (8003f28 <HAL_TIM_MspPostInit+0x1d8>)
 8003ee8:	f043 0302 	orr.w	r3, r3, #2
 8003eec:	6313      	str	r3, [r2, #48]	; 0x30
 8003eee:	4b0e      	ldr	r3, [pc, #56]	; (8003f28 <HAL_TIM_MspPostInit+0x1d8>)
 8003ef0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ef2:	f003 0302 	and.w	r3, r3, #2
 8003ef6:	60fb      	str	r3, [r7, #12]
 8003ef8:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_14;
 8003efa:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8003efe:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003f00:	2302      	movs	r3, #2
 8003f02:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003f04:	2300      	movs	r3, #0
 8003f06:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003f08:	2300      	movs	r3, #0
 8003f0a:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF9_TIM12;
 8003f0c:	2309      	movs	r3, #9
 8003f0e:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003f10:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003f14:	4619      	mov	r1, r3
 8003f16:	480b      	ldr	r0, [pc, #44]	; (8003f44 <HAL_TIM_MspPostInit+0x1f4>)
 8003f18:	f001 f8be 	bl	8005098 <HAL_GPIO_Init>
}
 8003f1c:	bf00      	nop
 8003f1e:	3738      	adds	r7, #56	; 0x38
 8003f20:	46bd      	mov	sp, r7
 8003f22:	bd80      	pop	{r7, pc}
 8003f24:	40010000 	.word	0x40010000
 8003f28:	40023800 	.word	0x40023800
 8003f2c:	40020000 	.word	0x40020000
 8003f30:	40000400 	.word	0x40000400
 8003f34:	40010400 	.word	0x40010400
 8003f38:	40020800 	.word	0x40020800
 8003f3c:	40014000 	.word	0x40014000
 8003f40:	40001800 	.word	0x40001800
 8003f44:	40020400 	.word	0x40020400

08003f48 <MX_UART5_Init>:

UART_HandleTypeDef huart5;

/* UART5 init function */
void MX_UART5_Init(void)
{
 8003f48:	b580      	push	{r7, lr}
 8003f4a:	af00      	add	r7, sp, #0
  /* USER CODE END UART5_Init 0 */

  /* USER CODE BEGIN UART5_Init 1 */

  /* USER CODE END UART5_Init 1 */
  huart5.Instance = UART5;
 8003f4c:	4b11      	ldr	r3, [pc, #68]	; (8003f94 <MX_UART5_Init+0x4c>)
 8003f4e:	4a12      	ldr	r2, [pc, #72]	; (8003f98 <MX_UART5_Init+0x50>)
 8003f50:	601a      	str	r2, [r3, #0]
  huart5.Init.BaudRate = 115200;
 8003f52:	4b10      	ldr	r3, [pc, #64]	; (8003f94 <MX_UART5_Init+0x4c>)
 8003f54:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8003f58:	605a      	str	r2, [r3, #4]
  huart5.Init.WordLength = UART_WORDLENGTH_8B;
 8003f5a:	4b0e      	ldr	r3, [pc, #56]	; (8003f94 <MX_UART5_Init+0x4c>)
 8003f5c:	2200      	movs	r2, #0
 8003f5e:	609a      	str	r2, [r3, #8]
  huart5.Init.StopBits = UART_STOPBITS_1;
 8003f60:	4b0c      	ldr	r3, [pc, #48]	; (8003f94 <MX_UART5_Init+0x4c>)
 8003f62:	2200      	movs	r2, #0
 8003f64:	60da      	str	r2, [r3, #12]
  huart5.Init.Parity = UART_PARITY_NONE;
 8003f66:	4b0b      	ldr	r3, [pc, #44]	; (8003f94 <MX_UART5_Init+0x4c>)
 8003f68:	2200      	movs	r2, #0
 8003f6a:	611a      	str	r2, [r3, #16]
  huart5.Init.Mode = UART_MODE_TX_RX;
 8003f6c:	4b09      	ldr	r3, [pc, #36]	; (8003f94 <MX_UART5_Init+0x4c>)
 8003f6e:	220c      	movs	r2, #12
 8003f70:	615a      	str	r2, [r3, #20]
  huart5.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003f72:	4b08      	ldr	r3, [pc, #32]	; (8003f94 <MX_UART5_Init+0x4c>)
 8003f74:	2200      	movs	r2, #0
 8003f76:	619a      	str	r2, [r3, #24]
  huart5.Init.OverSampling = UART_OVERSAMPLING_16;
 8003f78:	4b06      	ldr	r3, [pc, #24]	; (8003f94 <MX_UART5_Init+0x4c>)
 8003f7a:	2200      	movs	r2, #0
 8003f7c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart5) != HAL_OK)
 8003f7e:	4805      	ldr	r0, [pc, #20]	; (8003f94 <MX_UART5_Init+0x4c>)
 8003f80:	f003 f96e 	bl	8007260 <HAL_UART_Init>
 8003f84:	4603      	mov	r3, r0
 8003f86:	2b00      	cmp	r3, #0
 8003f88:	d001      	beq.n	8003f8e <MX_UART5_Init+0x46>
  {
    Error_Handler();
 8003f8a:	f7fe ff33 	bl	8002df4 <Error_Handler>
  }
  /* USER CODE BEGIN UART5_Init 2 */

  /* USER CODE END UART5_Init 2 */

}
 8003f8e:	bf00      	nop
 8003f90:	bd80      	pop	{r7, pc}
 8003f92:	bf00      	nop
 8003f94:	200006d4 	.word	0x200006d4
 8003f98:	40005000 	.word	0x40005000

08003f9c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8003f9c:	b580      	push	{r7, lr}
 8003f9e:	b08a      	sub	sp, #40	; 0x28
 8003fa0:	af00      	add	r7, sp, #0
 8003fa2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003fa4:	f107 0314 	add.w	r3, r7, #20
 8003fa8:	2200      	movs	r2, #0
 8003faa:	601a      	str	r2, [r3, #0]
 8003fac:	605a      	str	r2, [r3, #4]
 8003fae:	609a      	str	r2, [r3, #8]
 8003fb0:	60da      	str	r2, [r3, #12]
 8003fb2:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==UART5)
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	681b      	ldr	r3, [r3, #0]
 8003fb8:	4a2c      	ldr	r2, [pc, #176]	; (800406c <HAL_UART_MspInit+0xd0>)
 8003fba:	4293      	cmp	r3, r2
 8003fbc:	d152      	bne.n	8004064 <HAL_UART_MspInit+0xc8>
  {
  /* USER CODE BEGIN UART5_MspInit 0 */

  /* USER CODE END UART5_MspInit 0 */
    /* UART5 clock enable */
    __HAL_RCC_UART5_CLK_ENABLE();
 8003fbe:	2300      	movs	r3, #0
 8003fc0:	613b      	str	r3, [r7, #16]
 8003fc2:	4b2b      	ldr	r3, [pc, #172]	; (8004070 <HAL_UART_MspInit+0xd4>)
 8003fc4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003fc6:	4a2a      	ldr	r2, [pc, #168]	; (8004070 <HAL_UART_MspInit+0xd4>)
 8003fc8:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003fcc:	6413      	str	r3, [r2, #64]	; 0x40
 8003fce:	4b28      	ldr	r3, [pc, #160]	; (8004070 <HAL_UART_MspInit+0xd4>)
 8003fd0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003fd2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003fd6:	613b      	str	r3, [r7, #16]
 8003fd8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003fda:	2300      	movs	r3, #0
 8003fdc:	60fb      	str	r3, [r7, #12]
 8003fde:	4b24      	ldr	r3, [pc, #144]	; (8004070 <HAL_UART_MspInit+0xd4>)
 8003fe0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003fe2:	4a23      	ldr	r2, [pc, #140]	; (8004070 <HAL_UART_MspInit+0xd4>)
 8003fe4:	f043 0304 	orr.w	r3, r3, #4
 8003fe8:	6313      	str	r3, [r2, #48]	; 0x30
 8003fea:	4b21      	ldr	r3, [pc, #132]	; (8004070 <HAL_UART_MspInit+0xd4>)
 8003fec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003fee:	f003 0304 	and.w	r3, r3, #4
 8003ff2:	60fb      	str	r3, [r7, #12]
 8003ff4:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8003ff6:	2300      	movs	r3, #0
 8003ff8:	60bb      	str	r3, [r7, #8]
 8003ffa:	4b1d      	ldr	r3, [pc, #116]	; (8004070 <HAL_UART_MspInit+0xd4>)
 8003ffc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ffe:	4a1c      	ldr	r2, [pc, #112]	; (8004070 <HAL_UART_MspInit+0xd4>)
 8004000:	f043 0308 	orr.w	r3, r3, #8
 8004004:	6313      	str	r3, [r2, #48]	; 0x30
 8004006:	4b1a      	ldr	r3, [pc, #104]	; (8004070 <HAL_UART_MspInit+0xd4>)
 8004008:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800400a:	f003 0308 	and.w	r3, r3, #8
 800400e:	60bb      	str	r3, [r7, #8]
 8004010:	68bb      	ldr	r3, [r7, #8]
    /**UART5 GPIO Configuration
    PC12     ------> UART5_TX
    PD2     ------> UART5_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8004012:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004016:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004018:	2302      	movs	r3, #2
 800401a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800401c:	2300      	movs	r3, #0
 800401e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004020:	2303      	movs	r3, #3
 8004022:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 8004024:	2308      	movs	r3, #8
 8004026:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004028:	f107 0314 	add.w	r3, r7, #20
 800402c:	4619      	mov	r1, r3
 800402e:	4811      	ldr	r0, [pc, #68]	; (8004074 <HAL_UART_MspInit+0xd8>)
 8004030:	f001 f832 	bl	8005098 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8004034:	2304      	movs	r3, #4
 8004036:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004038:	2302      	movs	r3, #2
 800403a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800403c:	2300      	movs	r3, #0
 800403e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004040:	2303      	movs	r3, #3
 8004042:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 8004044:	2308      	movs	r3, #8
 8004046:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8004048:	f107 0314 	add.w	r3, r7, #20
 800404c:	4619      	mov	r1, r3
 800404e:	480a      	ldr	r0, [pc, #40]	; (8004078 <HAL_UART_MspInit+0xdc>)
 8004050:	f001 f822 	bl	8005098 <HAL_GPIO_Init>

    /* UART5 interrupt Init */
    HAL_NVIC_SetPriority(UART5_IRQn, 0, 0);
 8004054:	2200      	movs	r2, #0
 8004056:	2100      	movs	r1, #0
 8004058:	2035      	movs	r0, #53	; 0x35
 800405a:	f000 fd6e 	bl	8004b3a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART5_IRQn);
 800405e:	2035      	movs	r0, #53	; 0x35
 8004060:	f000 fd87 	bl	8004b72 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN UART5_MspInit 1 */

  /* USER CODE END UART5_MspInit 1 */
  }
}
 8004064:	bf00      	nop
 8004066:	3728      	adds	r7, #40	; 0x28
 8004068:	46bd      	mov	sp, r7
 800406a:	bd80      	pop	{r7, pc}
 800406c:	40005000 	.word	0x40005000
 8004070:	40023800 	.word	0x40023800
 8004074:	40020800 	.word	0x40020800
 8004078:	40020c00 	.word	0x40020c00

0800407c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 800407c:	f8df d034 	ldr.w	sp, [pc, #52]	; 80040b4 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8004080:	480d      	ldr	r0, [pc, #52]	; (80040b8 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8004082:	490e      	ldr	r1, [pc, #56]	; (80040bc <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8004084:	4a0e      	ldr	r2, [pc, #56]	; (80040c0 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8004086:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8004088:	e002      	b.n	8004090 <LoopCopyDataInit>

0800408a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800408a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800408c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800408e:	3304      	adds	r3, #4

08004090 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8004090:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8004092:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8004094:	d3f9      	bcc.n	800408a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8004096:	4a0b      	ldr	r2, [pc, #44]	; (80040c4 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8004098:	4c0b      	ldr	r4, [pc, #44]	; (80040c8 <LoopFillZerobss+0x26>)
  movs r3, #0
 800409a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800409c:	e001      	b.n	80040a2 <LoopFillZerobss>

0800409e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800409e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80040a0:	3204      	adds	r2, #4

080040a2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80040a2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80040a4:	d3fb      	bcc.n	800409e <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80040a6:	f7ff fa01 	bl	80034ac <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80040aa:	f004 f969 	bl	8008380 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80040ae:	f7fd ff77 	bl	8001fa0 <main>
  bx  lr    
 80040b2:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 80040b4:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80040b8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80040bc:	20000024 	.word	0x20000024
  ldr r2, =_sidata
 80040c0:	08008610 	.word	0x08008610
  ldr r2, =_sbss
 80040c4:	20000024 	.word	0x20000024
  ldr r4, =_ebss
 80040c8:	2000071c 	.word	0x2000071c

080040cc <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80040cc:	e7fe      	b.n	80040cc <ADC_IRQHandler>
	...

080040d0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80040d0:	b580      	push	{r7, lr}
 80040d2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80040d4:	4b0e      	ldr	r3, [pc, #56]	; (8004110 <HAL_Init+0x40>)
 80040d6:	681b      	ldr	r3, [r3, #0]
 80040d8:	4a0d      	ldr	r2, [pc, #52]	; (8004110 <HAL_Init+0x40>)
 80040da:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80040de:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80040e0:	4b0b      	ldr	r3, [pc, #44]	; (8004110 <HAL_Init+0x40>)
 80040e2:	681b      	ldr	r3, [r3, #0]
 80040e4:	4a0a      	ldr	r2, [pc, #40]	; (8004110 <HAL_Init+0x40>)
 80040e6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80040ea:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80040ec:	4b08      	ldr	r3, [pc, #32]	; (8004110 <HAL_Init+0x40>)
 80040ee:	681b      	ldr	r3, [r3, #0]
 80040f0:	4a07      	ldr	r2, [pc, #28]	; (8004110 <HAL_Init+0x40>)
 80040f2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80040f6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80040f8:	2003      	movs	r0, #3
 80040fa:	f000 fd13 	bl	8004b24 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80040fe:	2005      	movs	r0, #5
 8004100:	f000 f808 	bl	8004114 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8004104:	f7ff f898 	bl	8003238 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8004108:	2300      	movs	r3, #0
}
 800410a:	4618      	mov	r0, r3
 800410c:	bd80      	pop	{r7, pc}
 800410e:	bf00      	nop
 8004110:	40023c00 	.word	0x40023c00

08004114 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004114:	b580      	push	{r7, lr}
 8004116:	b082      	sub	sp, #8
 8004118:	af00      	add	r7, sp, #0
 800411a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800411c:	4b12      	ldr	r3, [pc, #72]	; (8004168 <HAL_InitTick+0x54>)
 800411e:	681a      	ldr	r2, [r3, #0]
 8004120:	4b12      	ldr	r3, [pc, #72]	; (800416c <HAL_InitTick+0x58>)
 8004122:	781b      	ldrb	r3, [r3, #0]
 8004124:	4619      	mov	r1, r3
 8004126:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800412a:	fbb3 f3f1 	udiv	r3, r3, r1
 800412e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004132:	4618      	mov	r0, r3
 8004134:	f000 fd2b 	bl	8004b8e <HAL_SYSTICK_Config>
 8004138:	4603      	mov	r3, r0
 800413a:	2b00      	cmp	r3, #0
 800413c:	d001      	beq.n	8004142 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800413e:	2301      	movs	r3, #1
 8004140:	e00e      	b.n	8004160 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	2b0f      	cmp	r3, #15
 8004146:	d80a      	bhi.n	800415e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8004148:	2200      	movs	r2, #0
 800414a:	6879      	ldr	r1, [r7, #4]
 800414c:	f04f 30ff 	mov.w	r0, #4294967295
 8004150:	f000 fcf3 	bl	8004b3a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8004154:	4a06      	ldr	r2, [pc, #24]	; (8004170 <HAL_InitTick+0x5c>)
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800415a:	2300      	movs	r3, #0
 800415c:	e000      	b.n	8004160 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800415e:	2301      	movs	r3, #1
}
 8004160:	4618      	mov	r0, r3
 8004162:	3708      	adds	r7, #8
 8004164:	46bd      	mov	sp, r7
 8004166:	bd80      	pop	{r7, pc}
 8004168:	20000018 	.word	0x20000018
 800416c:	20000020 	.word	0x20000020
 8004170:	2000001c 	.word	0x2000001c

08004174 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004174:	b480      	push	{r7}
 8004176:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8004178:	4b06      	ldr	r3, [pc, #24]	; (8004194 <HAL_IncTick+0x20>)
 800417a:	781b      	ldrb	r3, [r3, #0]
 800417c:	461a      	mov	r2, r3
 800417e:	4b06      	ldr	r3, [pc, #24]	; (8004198 <HAL_IncTick+0x24>)
 8004180:	681b      	ldr	r3, [r3, #0]
 8004182:	4413      	add	r3, r2
 8004184:	4a04      	ldr	r2, [pc, #16]	; (8004198 <HAL_IncTick+0x24>)
 8004186:	6013      	str	r3, [r2, #0]
}
 8004188:	bf00      	nop
 800418a:	46bd      	mov	sp, r7
 800418c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004190:	4770      	bx	lr
 8004192:	bf00      	nop
 8004194:	20000020 	.word	0x20000020
 8004198:	20000718 	.word	0x20000718

0800419c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800419c:	b480      	push	{r7}
 800419e:	af00      	add	r7, sp, #0
  return uwTick;
 80041a0:	4b03      	ldr	r3, [pc, #12]	; (80041b0 <HAL_GetTick+0x14>)
 80041a2:	681b      	ldr	r3, [r3, #0]
}
 80041a4:	4618      	mov	r0, r3
 80041a6:	46bd      	mov	sp, r7
 80041a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041ac:	4770      	bx	lr
 80041ae:	bf00      	nop
 80041b0:	20000718 	.word	0x20000718

080041b4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80041b4:	b580      	push	{r7, lr}
 80041b6:	b084      	sub	sp, #16
 80041b8:	af00      	add	r7, sp, #0
 80041ba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80041bc:	f7ff ffee 	bl	800419c <HAL_GetTick>
 80041c0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80041c6:	68fb      	ldr	r3, [r7, #12]
 80041c8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80041cc:	d005      	beq.n	80041da <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80041ce:	4b0a      	ldr	r3, [pc, #40]	; (80041f8 <HAL_Delay+0x44>)
 80041d0:	781b      	ldrb	r3, [r3, #0]
 80041d2:	461a      	mov	r2, r3
 80041d4:	68fb      	ldr	r3, [r7, #12]
 80041d6:	4413      	add	r3, r2
 80041d8:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80041da:	bf00      	nop
 80041dc:	f7ff ffde 	bl	800419c <HAL_GetTick>
 80041e0:	4602      	mov	r2, r0
 80041e2:	68bb      	ldr	r3, [r7, #8]
 80041e4:	1ad3      	subs	r3, r2, r3
 80041e6:	68fa      	ldr	r2, [r7, #12]
 80041e8:	429a      	cmp	r2, r3
 80041ea:	d8f7      	bhi.n	80041dc <HAL_Delay+0x28>
  {
  }
}
 80041ec:	bf00      	nop
 80041ee:	bf00      	nop
 80041f0:	3710      	adds	r7, #16
 80041f2:	46bd      	mov	sp, r7
 80041f4:	bd80      	pop	{r7, pc}
 80041f6:	bf00      	nop
 80041f8:	20000020 	.word	0x20000020

080041fc <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80041fc:	b580      	push	{r7, lr}
 80041fe:	b084      	sub	sp, #16
 8004200:	af00      	add	r7, sp, #0
 8004202:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004204:	2300      	movs	r3, #0
 8004206:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	2b00      	cmp	r3, #0
 800420c:	d101      	bne.n	8004212 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 800420e:	2301      	movs	r3, #1
 8004210:	e033      	b.n	800427a <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004216:	2b00      	cmp	r3, #0
 8004218:	d109      	bne.n	800422e <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800421a:	6878      	ldr	r0, [r7, #4]
 800421c:	f7fd fd36 	bl	8001c8c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	2200      	movs	r2, #0
 8004224:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	2200      	movs	r2, #0
 800422a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004232:	f003 0310 	and.w	r3, r3, #16
 8004236:	2b00      	cmp	r3, #0
 8004238:	d118      	bne.n	800426c <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800423e:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8004242:	f023 0302 	bic.w	r3, r3, #2
 8004246:	f043 0202 	orr.w	r2, r3, #2
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 800424e:	6878      	ldr	r0, [r7, #4]
 8004250:	f000 f958 	bl	8004504 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	2200      	movs	r2, #0
 8004258:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800425e:	f023 0303 	bic.w	r3, r3, #3
 8004262:	f043 0201 	orr.w	r2, r3, #1
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	641a      	str	r2, [r3, #64]	; 0x40
 800426a:	e001      	b.n	8004270 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 800426c:	2301      	movs	r3, #1
 800426e:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	2200      	movs	r2, #0
 8004274:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8004278:	7bfb      	ldrb	r3, [r7, #15]
}
 800427a:	4618      	mov	r0, r3
 800427c:	3710      	adds	r7, #16
 800427e:	46bd      	mov	sp, r7
 8004280:	bd80      	pop	{r7, pc}

08004282 <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8004282:	b480      	push	{r7}
 8004284:	b083      	sub	sp, #12
 8004286:	af00      	add	r7, sp, #0
 8004288:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 800428a:	bf00      	nop
 800428c:	370c      	adds	r7, #12
 800428e:	46bd      	mov	sp, r7
 8004290:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004294:	4770      	bx	lr

08004296 <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8004296:	b480      	push	{r7}
 8004298:	b083      	sub	sp, #12
 800429a:	af00      	add	r7, sp, #0
 800429c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 800429e:	bf00      	nop
 80042a0:	370c      	adds	r7, #12
 80042a2:	46bd      	mov	sp, r7
 80042a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042a8:	4770      	bx	lr

080042aa <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80042aa:	b480      	push	{r7}
 80042ac:	b083      	sub	sp, #12
 80042ae:	af00      	add	r7, sp, #0
 80042b0:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 80042b2:	bf00      	nop
 80042b4:	370c      	adds	r7, #12
 80042b6:	46bd      	mov	sp, r7
 80042b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042bc:	4770      	bx	lr
	...

080042c0 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 80042c0:	b480      	push	{r7}
 80042c2:	b085      	sub	sp, #20
 80042c4:	af00      	add	r7, sp, #0
 80042c6:	6078      	str	r0, [r7, #4]
 80042c8:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 80042ca:	2300      	movs	r3, #0
 80042cc:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80042d4:	2b01      	cmp	r3, #1
 80042d6:	d101      	bne.n	80042dc <HAL_ADC_ConfigChannel+0x1c>
 80042d8:	2302      	movs	r3, #2
 80042da:	e105      	b.n	80044e8 <HAL_ADC_ConfigChannel+0x228>
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	2201      	movs	r2, #1
 80042e0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 80042e4:	683b      	ldr	r3, [r7, #0]
 80042e6:	681b      	ldr	r3, [r3, #0]
 80042e8:	2b09      	cmp	r3, #9
 80042ea:	d925      	bls.n	8004338 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	681b      	ldr	r3, [r3, #0]
 80042f0:	68d9      	ldr	r1, [r3, #12]
 80042f2:	683b      	ldr	r3, [r7, #0]
 80042f4:	681b      	ldr	r3, [r3, #0]
 80042f6:	b29b      	uxth	r3, r3
 80042f8:	461a      	mov	r2, r3
 80042fa:	4613      	mov	r3, r2
 80042fc:	005b      	lsls	r3, r3, #1
 80042fe:	4413      	add	r3, r2
 8004300:	3b1e      	subs	r3, #30
 8004302:	2207      	movs	r2, #7
 8004304:	fa02 f303 	lsl.w	r3, r2, r3
 8004308:	43da      	mvns	r2, r3
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	681b      	ldr	r3, [r3, #0]
 800430e:	400a      	ands	r2, r1
 8004310:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	681b      	ldr	r3, [r3, #0]
 8004316:	68d9      	ldr	r1, [r3, #12]
 8004318:	683b      	ldr	r3, [r7, #0]
 800431a:	689a      	ldr	r2, [r3, #8]
 800431c:	683b      	ldr	r3, [r7, #0]
 800431e:	681b      	ldr	r3, [r3, #0]
 8004320:	b29b      	uxth	r3, r3
 8004322:	4618      	mov	r0, r3
 8004324:	4603      	mov	r3, r0
 8004326:	005b      	lsls	r3, r3, #1
 8004328:	4403      	add	r3, r0
 800432a:	3b1e      	subs	r3, #30
 800432c:	409a      	lsls	r2, r3
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	681b      	ldr	r3, [r3, #0]
 8004332:	430a      	orrs	r2, r1
 8004334:	60da      	str	r2, [r3, #12]
 8004336:	e022      	b.n	800437e <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	681b      	ldr	r3, [r3, #0]
 800433c:	6919      	ldr	r1, [r3, #16]
 800433e:	683b      	ldr	r3, [r7, #0]
 8004340:	681b      	ldr	r3, [r3, #0]
 8004342:	b29b      	uxth	r3, r3
 8004344:	461a      	mov	r2, r3
 8004346:	4613      	mov	r3, r2
 8004348:	005b      	lsls	r3, r3, #1
 800434a:	4413      	add	r3, r2
 800434c:	2207      	movs	r2, #7
 800434e:	fa02 f303 	lsl.w	r3, r2, r3
 8004352:	43da      	mvns	r2, r3
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	681b      	ldr	r3, [r3, #0]
 8004358:	400a      	ands	r2, r1
 800435a:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	681b      	ldr	r3, [r3, #0]
 8004360:	6919      	ldr	r1, [r3, #16]
 8004362:	683b      	ldr	r3, [r7, #0]
 8004364:	689a      	ldr	r2, [r3, #8]
 8004366:	683b      	ldr	r3, [r7, #0]
 8004368:	681b      	ldr	r3, [r3, #0]
 800436a:	b29b      	uxth	r3, r3
 800436c:	4618      	mov	r0, r3
 800436e:	4603      	mov	r3, r0
 8004370:	005b      	lsls	r3, r3, #1
 8004372:	4403      	add	r3, r0
 8004374:	409a      	lsls	r2, r3
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	681b      	ldr	r3, [r3, #0]
 800437a:	430a      	orrs	r2, r1
 800437c:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 800437e:	683b      	ldr	r3, [r7, #0]
 8004380:	685b      	ldr	r3, [r3, #4]
 8004382:	2b06      	cmp	r3, #6
 8004384:	d824      	bhi.n	80043d0 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	681b      	ldr	r3, [r3, #0]
 800438a:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800438c:	683b      	ldr	r3, [r7, #0]
 800438e:	685a      	ldr	r2, [r3, #4]
 8004390:	4613      	mov	r3, r2
 8004392:	009b      	lsls	r3, r3, #2
 8004394:	4413      	add	r3, r2
 8004396:	3b05      	subs	r3, #5
 8004398:	221f      	movs	r2, #31
 800439a:	fa02 f303 	lsl.w	r3, r2, r3
 800439e:	43da      	mvns	r2, r3
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	681b      	ldr	r3, [r3, #0]
 80043a4:	400a      	ands	r2, r1
 80043a6:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	681b      	ldr	r3, [r3, #0]
 80043ac:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80043ae:	683b      	ldr	r3, [r7, #0]
 80043b0:	681b      	ldr	r3, [r3, #0]
 80043b2:	b29b      	uxth	r3, r3
 80043b4:	4618      	mov	r0, r3
 80043b6:	683b      	ldr	r3, [r7, #0]
 80043b8:	685a      	ldr	r2, [r3, #4]
 80043ba:	4613      	mov	r3, r2
 80043bc:	009b      	lsls	r3, r3, #2
 80043be:	4413      	add	r3, r2
 80043c0:	3b05      	subs	r3, #5
 80043c2:	fa00 f203 	lsl.w	r2, r0, r3
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	681b      	ldr	r3, [r3, #0]
 80043ca:	430a      	orrs	r2, r1
 80043cc:	635a      	str	r2, [r3, #52]	; 0x34
 80043ce:	e04c      	b.n	800446a <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80043d0:	683b      	ldr	r3, [r7, #0]
 80043d2:	685b      	ldr	r3, [r3, #4]
 80043d4:	2b0c      	cmp	r3, #12
 80043d6:	d824      	bhi.n	8004422 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	681b      	ldr	r3, [r3, #0]
 80043dc:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80043de:	683b      	ldr	r3, [r7, #0]
 80043e0:	685a      	ldr	r2, [r3, #4]
 80043e2:	4613      	mov	r3, r2
 80043e4:	009b      	lsls	r3, r3, #2
 80043e6:	4413      	add	r3, r2
 80043e8:	3b23      	subs	r3, #35	; 0x23
 80043ea:	221f      	movs	r2, #31
 80043ec:	fa02 f303 	lsl.w	r3, r2, r3
 80043f0:	43da      	mvns	r2, r3
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	681b      	ldr	r3, [r3, #0]
 80043f6:	400a      	ands	r2, r1
 80043f8:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	681b      	ldr	r3, [r3, #0]
 80043fe:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8004400:	683b      	ldr	r3, [r7, #0]
 8004402:	681b      	ldr	r3, [r3, #0]
 8004404:	b29b      	uxth	r3, r3
 8004406:	4618      	mov	r0, r3
 8004408:	683b      	ldr	r3, [r7, #0]
 800440a:	685a      	ldr	r2, [r3, #4]
 800440c:	4613      	mov	r3, r2
 800440e:	009b      	lsls	r3, r3, #2
 8004410:	4413      	add	r3, r2
 8004412:	3b23      	subs	r3, #35	; 0x23
 8004414:	fa00 f203 	lsl.w	r2, r0, r3
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	681b      	ldr	r3, [r3, #0]
 800441c:	430a      	orrs	r2, r1
 800441e:	631a      	str	r2, [r3, #48]	; 0x30
 8004420:	e023      	b.n	800446a <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	681b      	ldr	r3, [r3, #0]
 8004426:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8004428:	683b      	ldr	r3, [r7, #0]
 800442a:	685a      	ldr	r2, [r3, #4]
 800442c:	4613      	mov	r3, r2
 800442e:	009b      	lsls	r3, r3, #2
 8004430:	4413      	add	r3, r2
 8004432:	3b41      	subs	r3, #65	; 0x41
 8004434:	221f      	movs	r2, #31
 8004436:	fa02 f303 	lsl.w	r3, r2, r3
 800443a:	43da      	mvns	r2, r3
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	681b      	ldr	r3, [r3, #0]
 8004440:	400a      	ands	r2, r1
 8004442:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	681b      	ldr	r3, [r3, #0]
 8004448:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800444a:	683b      	ldr	r3, [r7, #0]
 800444c:	681b      	ldr	r3, [r3, #0]
 800444e:	b29b      	uxth	r3, r3
 8004450:	4618      	mov	r0, r3
 8004452:	683b      	ldr	r3, [r7, #0]
 8004454:	685a      	ldr	r2, [r3, #4]
 8004456:	4613      	mov	r3, r2
 8004458:	009b      	lsls	r3, r3, #2
 800445a:	4413      	add	r3, r2
 800445c:	3b41      	subs	r3, #65	; 0x41
 800445e:	fa00 f203 	lsl.w	r2, r0, r3
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	681b      	ldr	r3, [r3, #0]
 8004466:	430a      	orrs	r2, r1
 8004468:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800446a:	4b22      	ldr	r3, [pc, #136]	; (80044f4 <HAL_ADC_ConfigChannel+0x234>)
 800446c:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	681b      	ldr	r3, [r3, #0]
 8004472:	4a21      	ldr	r2, [pc, #132]	; (80044f8 <HAL_ADC_ConfigChannel+0x238>)
 8004474:	4293      	cmp	r3, r2
 8004476:	d109      	bne.n	800448c <HAL_ADC_ConfigChannel+0x1cc>
 8004478:	683b      	ldr	r3, [r7, #0]
 800447a:	681b      	ldr	r3, [r3, #0]
 800447c:	2b12      	cmp	r3, #18
 800447e:	d105      	bne.n	800448c <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8004480:	68fb      	ldr	r3, [r7, #12]
 8004482:	685b      	ldr	r3, [r3, #4]
 8004484:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8004488:	68fb      	ldr	r3, [r7, #12]
 800448a:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	681b      	ldr	r3, [r3, #0]
 8004490:	4a19      	ldr	r2, [pc, #100]	; (80044f8 <HAL_ADC_ConfigChannel+0x238>)
 8004492:	4293      	cmp	r3, r2
 8004494:	d123      	bne.n	80044de <HAL_ADC_ConfigChannel+0x21e>
 8004496:	683b      	ldr	r3, [r7, #0]
 8004498:	681b      	ldr	r3, [r3, #0]
 800449a:	2b10      	cmp	r3, #16
 800449c:	d003      	beq.n	80044a6 <HAL_ADC_ConfigChannel+0x1e6>
 800449e:	683b      	ldr	r3, [r7, #0]
 80044a0:	681b      	ldr	r3, [r3, #0]
 80044a2:	2b11      	cmp	r3, #17
 80044a4:	d11b      	bne.n	80044de <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 80044a6:	68fb      	ldr	r3, [r7, #12]
 80044a8:	685b      	ldr	r3, [r3, #4]
 80044aa:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 80044ae:	68fb      	ldr	r3, [r7, #12]
 80044b0:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80044b2:	683b      	ldr	r3, [r7, #0]
 80044b4:	681b      	ldr	r3, [r3, #0]
 80044b6:	2b10      	cmp	r3, #16
 80044b8:	d111      	bne.n	80044de <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80044ba:	4b10      	ldr	r3, [pc, #64]	; (80044fc <HAL_ADC_ConfigChannel+0x23c>)
 80044bc:	681b      	ldr	r3, [r3, #0]
 80044be:	4a10      	ldr	r2, [pc, #64]	; (8004500 <HAL_ADC_ConfigChannel+0x240>)
 80044c0:	fba2 2303 	umull	r2, r3, r2, r3
 80044c4:	0c9a      	lsrs	r2, r3, #18
 80044c6:	4613      	mov	r3, r2
 80044c8:	009b      	lsls	r3, r3, #2
 80044ca:	4413      	add	r3, r2
 80044cc:	005b      	lsls	r3, r3, #1
 80044ce:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 80044d0:	e002      	b.n	80044d8 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 80044d2:	68bb      	ldr	r3, [r7, #8]
 80044d4:	3b01      	subs	r3, #1
 80044d6:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 80044d8:	68bb      	ldr	r3, [r7, #8]
 80044da:	2b00      	cmp	r3, #0
 80044dc:	d1f9      	bne.n	80044d2 <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	2200      	movs	r2, #0
 80044e2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 80044e6:	2300      	movs	r3, #0
}
 80044e8:	4618      	mov	r0, r3
 80044ea:	3714      	adds	r7, #20
 80044ec:	46bd      	mov	sp, r7
 80044ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044f2:	4770      	bx	lr
 80044f4:	40012300 	.word	0x40012300
 80044f8:	40012000 	.word	0x40012000
 80044fc:	20000018 	.word	0x20000018
 8004500:	431bde83 	.word	0x431bde83

08004504 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8004504:	b480      	push	{r7}
 8004506:	b085      	sub	sp, #20
 8004508:	af00      	add	r7, sp, #0
 800450a:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800450c:	4b79      	ldr	r3, [pc, #484]	; (80046f4 <ADC_Init+0x1f0>)
 800450e:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8004510:	68fb      	ldr	r3, [r7, #12]
 8004512:	685b      	ldr	r3, [r3, #4]
 8004514:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8004518:	68fb      	ldr	r3, [r7, #12]
 800451a:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 800451c:	68fb      	ldr	r3, [r7, #12]
 800451e:	685a      	ldr	r2, [r3, #4]
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	685b      	ldr	r3, [r3, #4]
 8004524:	431a      	orrs	r2, r3
 8004526:	68fb      	ldr	r3, [r7, #12]
 8004528:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	681b      	ldr	r3, [r3, #0]
 800452e:	685a      	ldr	r2, [r3, #4]
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	681b      	ldr	r3, [r3, #0]
 8004534:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004538:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	681b      	ldr	r3, [r3, #0]
 800453e:	6859      	ldr	r1, [r3, #4]
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	691b      	ldr	r3, [r3, #16]
 8004544:	021a      	lsls	r2, r3, #8
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	681b      	ldr	r3, [r3, #0]
 800454a:	430a      	orrs	r2, r1
 800454c:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	681b      	ldr	r3, [r3, #0]
 8004552:	685a      	ldr	r2, [r3, #4]
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	681b      	ldr	r3, [r3, #0]
 8004558:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 800455c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	681b      	ldr	r3, [r3, #0]
 8004562:	6859      	ldr	r1, [r3, #4]
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	689a      	ldr	r2, [r3, #8]
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	681b      	ldr	r3, [r3, #0]
 800456c:	430a      	orrs	r2, r1
 800456e:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	681b      	ldr	r3, [r3, #0]
 8004574:	689a      	ldr	r2, [r3, #8]
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	681b      	ldr	r3, [r3, #0]
 800457a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800457e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	681b      	ldr	r3, [r3, #0]
 8004584:	6899      	ldr	r1, [r3, #8]
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	68da      	ldr	r2, [r3, #12]
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	681b      	ldr	r3, [r3, #0]
 800458e:	430a      	orrs	r2, r1
 8004590:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004596:	4a58      	ldr	r2, [pc, #352]	; (80046f8 <ADC_Init+0x1f4>)
 8004598:	4293      	cmp	r3, r2
 800459a:	d022      	beq.n	80045e2 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	681b      	ldr	r3, [r3, #0]
 80045a0:	689a      	ldr	r2, [r3, #8]
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	681b      	ldr	r3, [r3, #0]
 80045a6:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80045aa:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	681b      	ldr	r3, [r3, #0]
 80045b0:	6899      	ldr	r1, [r3, #8]
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	681b      	ldr	r3, [r3, #0]
 80045ba:	430a      	orrs	r2, r1
 80045bc:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	681b      	ldr	r3, [r3, #0]
 80045c2:	689a      	ldr	r2, [r3, #8]
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	681b      	ldr	r3, [r3, #0]
 80045c8:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80045cc:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	681b      	ldr	r3, [r3, #0]
 80045d2:	6899      	ldr	r1, [r3, #8]
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	681b      	ldr	r3, [r3, #0]
 80045dc:	430a      	orrs	r2, r1
 80045de:	609a      	str	r2, [r3, #8]
 80045e0:	e00f      	b.n	8004602 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	681b      	ldr	r3, [r3, #0]
 80045e6:	689a      	ldr	r2, [r3, #8]
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	681b      	ldr	r3, [r3, #0]
 80045ec:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80045f0:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	681b      	ldr	r3, [r3, #0]
 80045f6:	689a      	ldr	r2, [r3, #8]
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	681b      	ldr	r3, [r3, #0]
 80045fc:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8004600:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	681b      	ldr	r3, [r3, #0]
 8004606:	689a      	ldr	r2, [r3, #8]
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	681b      	ldr	r3, [r3, #0]
 800460c:	f022 0202 	bic.w	r2, r2, #2
 8004610:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	681b      	ldr	r3, [r3, #0]
 8004616:	6899      	ldr	r1, [r3, #8]
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	7e1b      	ldrb	r3, [r3, #24]
 800461c:	005a      	lsls	r2, r3, #1
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	681b      	ldr	r3, [r3, #0]
 8004622:	430a      	orrs	r2, r1
 8004624:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	f893 3020 	ldrb.w	r3, [r3, #32]
 800462c:	2b00      	cmp	r3, #0
 800462e:	d01b      	beq.n	8004668 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	681b      	ldr	r3, [r3, #0]
 8004634:	685a      	ldr	r2, [r3, #4]
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	681b      	ldr	r3, [r3, #0]
 800463a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800463e:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	681b      	ldr	r3, [r3, #0]
 8004644:	685a      	ldr	r2, [r3, #4]
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	681b      	ldr	r3, [r3, #0]
 800464a:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 800464e:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	681b      	ldr	r3, [r3, #0]
 8004654:	6859      	ldr	r1, [r3, #4]
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800465a:	3b01      	subs	r3, #1
 800465c:	035a      	lsls	r2, r3, #13
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	681b      	ldr	r3, [r3, #0]
 8004662:	430a      	orrs	r2, r1
 8004664:	605a      	str	r2, [r3, #4]
 8004666:	e007      	b.n	8004678 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	681b      	ldr	r3, [r3, #0]
 800466c:	685a      	ldr	r2, [r3, #4]
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	681b      	ldr	r3, [r3, #0]
 8004672:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004676:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	681b      	ldr	r3, [r3, #0]
 800467c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	681b      	ldr	r3, [r3, #0]
 8004682:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8004686:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	681b      	ldr	r3, [r3, #0]
 800468c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	69db      	ldr	r3, [r3, #28]
 8004692:	3b01      	subs	r3, #1
 8004694:	051a      	lsls	r2, r3, #20
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	681b      	ldr	r3, [r3, #0]
 800469a:	430a      	orrs	r2, r1
 800469c:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	681b      	ldr	r3, [r3, #0]
 80046a2:	689a      	ldr	r2, [r3, #8]
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	681b      	ldr	r3, [r3, #0]
 80046a8:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 80046ac:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	681b      	ldr	r3, [r3, #0]
 80046b2:	6899      	ldr	r1, [r3, #8]
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80046ba:	025a      	lsls	r2, r3, #9
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	681b      	ldr	r3, [r3, #0]
 80046c0:	430a      	orrs	r2, r1
 80046c2:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	681b      	ldr	r3, [r3, #0]
 80046c8:	689a      	ldr	r2, [r3, #8]
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	681b      	ldr	r3, [r3, #0]
 80046ce:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80046d2:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	681b      	ldr	r3, [r3, #0]
 80046d8:	6899      	ldr	r1, [r3, #8]
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	695b      	ldr	r3, [r3, #20]
 80046de:	029a      	lsls	r2, r3, #10
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	681b      	ldr	r3, [r3, #0]
 80046e4:	430a      	orrs	r2, r1
 80046e6:	609a      	str	r2, [r3, #8]
}
 80046e8:	bf00      	nop
 80046ea:	3714      	adds	r7, #20
 80046ec:	46bd      	mov	sp, r7
 80046ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046f2:	4770      	bx	lr
 80046f4:	40012300 	.word	0x40012300
 80046f8:	0f000001 	.word	0x0f000001

080046fc <HAL_ADCEx_MultiModeStart_DMA>:
  * @param  pData   Pointer to buffer in which transferred from ADC peripheral to memory will be stored. 
  * @param  Length  The length of data to be transferred from ADC peripheral to memory.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeStart_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 80046fc:	b580      	push	{r7, lr}
 80046fe:	b086      	sub	sp, #24
 8004700:	af00      	add	r7, sp, #0
 8004702:	60f8      	str	r0, [r7, #12]
 8004704:	60b9      	str	r1, [r7, #8]
 8004706:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 8004708:	2300      	movs	r3, #0
 800470a:	613b      	str	r3, [r7, #16]
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DMAContinuousRequests));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800470c:	68fb      	ldr	r3, [r7, #12]
 800470e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004712:	2b01      	cmp	r3, #1
 8004714:	d101      	bne.n	800471a <HAL_ADCEx_MultiModeStart_DMA+0x1e>
 8004716:	2302      	movs	r3, #2
 8004718:	e0ab      	b.n	8004872 <HAL_ADCEx_MultiModeStart_DMA+0x176>
 800471a:	68fb      	ldr	r3, [r7, #12]
 800471c:	2201      	movs	r2, #1
 800471e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
     Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8004722:	68fb      	ldr	r3, [r7, #12]
 8004724:	681b      	ldr	r3, [r3, #0]
 8004726:	689b      	ldr	r3, [r3, #8]
 8004728:	f003 0301 	and.w	r3, r3, #1
 800472c:	2b01      	cmp	r3, #1
 800472e:	d018      	beq.n	8004762 <HAL_ADCEx_MultiModeStart_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8004730:	68fb      	ldr	r3, [r7, #12]
 8004732:	681b      	ldr	r3, [r3, #0]
 8004734:	689a      	ldr	r2, [r3, #8]
 8004736:	68fb      	ldr	r3, [r7, #12]
 8004738:	681b      	ldr	r3, [r3, #0]
 800473a:	f042 0201 	orr.w	r2, r2, #1
 800473e:	609a      	str	r2, [r3, #8]
    
    /* Delay for temperature sensor stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8004740:	4b4e      	ldr	r3, [pc, #312]	; (800487c <HAL_ADCEx_MultiModeStart_DMA+0x180>)
 8004742:	681b      	ldr	r3, [r3, #0]
 8004744:	4a4e      	ldr	r2, [pc, #312]	; (8004880 <HAL_ADCEx_MultiModeStart_DMA+0x184>)
 8004746:	fba2 2303 	umull	r2, r3, r2, r3
 800474a:	0c9a      	lsrs	r2, r3, #18
 800474c:	4613      	mov	r3, r2
 800474e:	005b      	lsls	r3, r3, #1
 8004750:	4413      	add	r3, r2
 8004752:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8004754:	e002      	b.n	800475c <HAL_ADCEx_MultiModeStart_DMA+0x60>
    {
      counter--;
 8004756:	693b      	ldr	r3, [r7, #16]
 8004758:	3b01      	subs	r3, #1
 800475a:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 800475c:	693b      	ldr	r3, [r7, #16]
 800475e:	2b00      	cmp	r3, #0
 8004760:	d1f9      	bne.n	8004756 <HAL_ADCEx_MultiModeStart_DMA+0x5a>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8004762:	68fb      	ldr	r3, [r7, #12]
 8004764:	681b      	ldr	r3, [r3, #0]
 8004766:	689b      	ldr	r3, [r3, #8]
 8004768:	f003 0301 	and.w	r3, r3, #1
 800476c:	2b01      	cmp	r3, #1
 800476e:	d173      	bne.n	8004858 <HAL_ADCEx_MultiModeStart_DMA+0x15c>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8004770:	68fb      	ldr	r3, [r7, #12]
 8004772:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004774:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8004778:	f023 0301 	bic.w	r3, r3, #1
 800477c:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8004780:	68fb      	ldr	r3, [r7, #12]
 8004782:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8004784:	68fb      	ldr	r3, [r7, #12]
 8004786:	681b      	ldr	r3, [r3, #0]
 8004788:	685b      	ldr	r3, [r3, #4]
 800478a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800478e:	2b00      	cmp	r3, #0
 8004790:	d007      	beq.n	80047a2 <HAL_ADCEx_MultiModeStart_DMA+0xa6>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8004792:	68fb      	ldr	r3, [r7, #12]
 8004794:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004796:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800479a:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 800479e:	68fb      	ldr	r3, [r7, #12]
 80047a0:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80047a2:	68fb      	ldr	r3, [r7, #12]
 80047a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80047a6:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80047aa:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80047ae:	d106      	bne.n	80047be <HAL_ADCEx_MultiModeStart_DMA+0xc2>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80047b0:	68fb      	ldr	r3, [r7, #12]
 80047b2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80047b4:	f023 0206 	bic.w	r2, r3, #6
 80047b8:	68fb      	ldr	r3, [r7, #12]
 80047ba:	645a      	str	r2, [r3, #68]	; 0x44
 80047bc:	e002      	b.n	80047c4 <HAL_ADCEx_MultiModeStart_DMA+0xc8>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80047be:	68fb      	ldr	r3, [r7, #12]
 80047c0:	2200      	movs	r2, #0
 80047c2:	645a      	str	r2, [r3, #68]	; 0x44
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 80047c4:	68fb      	ldr	r3, [r7, #12]
 80047c6:	2200      	movs	r2, #0
 80047c8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_MultiModeDMAConvCplt;
 80047cc:	68fb      	ldr	r3, [r7, #12]
 80047ce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80047d0:	4a2c      	ldr	r2, [pc, #176]	; (8004884 <HAL_ADCEx_MultiModeStart_DMA+0x188>)
 80047d2:	63da      	str	r2, [r3, #60]	; 0x3c
    
    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_MultiModeDMAHalfConvCplt;
 80047d4:	68fb      	ldr	r3, [r7, #12]
 80047d6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80047d8:	4a2b      	ldr	r2, [pc, #172]	; (8004888 <HAL_ADCEx_MultiModeStart_DMA+0x18c>)
 80047da:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_MultiModeDMAError ;
 80047dc:	68fb      	ldr	r3, [r7, #12]
 80047de:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80047e0:	4a2a      	ldr	r2, [pc, #168]	; (800488c <HAL_ADCEx_MultiModeStart_DMA+0x190>)
 80047e2:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 80047e4:	68fb      	ldr	r3, [r7, #12]
 80047e6:	681b      	ldr	r3, [r3, #0]
 80047e8:	f06f 0202 	mvn.w	r2, #2
 80047ec:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 80047ee:	68fb      	ldr	r3, [r7, #12]
 80047f0:	681b      	ldr	r3, [r3, #0]
 80047f2:	685a      	ldr	r2, [r3, #4]
 80047f4:	68fb      	ldr	r3, [r7, #12]
 80047f6:	681b      	ldr	r3, [r3, #0]
 80047f8:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 80047fc:	605a      	str	r2, [r3, #4]

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADC and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80047fe:	4b24      	ldr	r3, [pc, #144]	; (8004890 <HAL_ADCEx_MultiModeStart_DMA+0x194>)
 8004800:	617b      	str	r3, [r7, #20]

    if (hadc->Init.DMAContinuousRequests != DISABLE)
 8004802:	68fb      	ldr	r3, [r7, #12]
 8004804:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8004808:	2b00      	cmp	r3, #0
 800480a:	d006      	beq.n	800481a <HAL_ADCEx_MultiModeStart_DMA+0x11e>
    {
      /* Enable the selected ADC DMA request after last transfer */
      tmpADC_Common->CCR |= ADC_CCR_DDS;
 800480c:	697b      	ldr	r3, [r7, #20]
 800480e:	685b      	ldr	r3, [r3, #4]
 8004810:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8004814:	697b      	ldr	r3, [r7, #20]
 8004816:	605a      	str	r2, [r3, #4]
 8004818:	e005      	b.n	8004826 <HAL_ADCEx_MultiModeStart_DMA+0x12a>
    }
    else
    {
      /* Disable the selected ADC EOC rising on each regular channel conversion */
      tmpADC_Common->CCR &= ~ADC_CCR_DDS;
 800481a:	697b      	ldr	r3, [r7, #20]
 800481c:	685b      	ldr	r3, [r3, #4]
 800481e:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8004822:	697b      	ldr	r3, [r7, #20]
 8004824:	605a      	str	r2, [r3, #4]
    }
    
    /* Enable the DMA Stream */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&tmpADC_Common->CDR, (uint32_t)pData, Length);
 8004826:	68fb      	ldr	r3, [r7, #12]
 8004828:	6b98      	ldr	r0, [r3, #56]	; 0x38
 800482a:	697b      	ldr	r3, [r7, #20]
 800482c:	3308      	adds	r3, #8
 800482e:	4619      	mov	r1, r3
 8004830:	68ba      	ldr	r2, [r7, #8]
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	f000 fa66 	bl	8004d04 <HAL_DMA_Start_IT>
    
    /* if no external trigger present enable software conversion of regular channels */
    if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8004838:	68fb      	ldr	r3, [r7, #12]
 800483a:	681b      	ldr	r3, [r3, #0]
 800483c:	689b      	ldr	r3, [r3, #8]
 800483e:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8004842:	2b00      	cmp	r3, #0
 8004844:	d114      	bne.n	8004870 <HAL_ADCEx_MultiModeStart_DMA+0x174>
    {
      /* Enable the selected ADC software conversion for regular group */
      hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8004846:	68fb      	ldr	r3, [r7, #12]
 8004848:	681b      	ldr	r3, [r3, #0]
 800484a:	689a      	ldr	r2, [r3, #8]
 800484c:	68fb      	ldr	r3, [r7, #12]
 800484e:	681b      	ldr	r3, [r3, #0]
 8004850:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8004854:	609a      	str	r2, [r3, #8]
 8004856:	e00b      	b.n	8004870 <HAL_ADCEx_MultiModeStart_DMA+0x174>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004858:	68fb      	ldr	r3, [r7, #12]
 800485a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800485c:	f043 0210 	orr.w	r2, r3, #16
 8004860:	68fb      	ldr	r3, [r7, #12]
 8004862:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004864:	68fb      	ldr	r3, [r7, #12]
 8004866:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004868:	f043 0201 	orr.w	r2, r3, #1
 800486c:	68fb      	ldr	r3, [r7, #12]
 800486e:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 8004870:	2300      	movs	r3, #0
}
 8004872:	4618      	mov	r0, r3
 8004874:	3718      	adds	r7, #24
 8004876:	46bd      	mov	sp, r7
 8004878:	bd80      	pop	{r7, pc}
 800487a:	bf00      	nop
 800487c:	20000018 	.word	0x20000018
 8004880:	431bde83 	.word	0x431bde83
 8004884:	08004895 	.word	0x08004895
 8004888:	0800493b 	.word	0x0800493b
 800488c:	08004957 	.word	0x08004957
 8004890:	40012300 	.word	0x40012300

08004894 <ADC_MultiModeDMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_MultiModeDMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 8004894:	b580      	push	{r7, lr}
 8004896:	b084      	sub	sp, #16
 8004898:	af00      	add	r7, sp, #0
 800489a:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80048a0:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 80048a2:	68fb      	ldr	r3, [r7, #12]
 80048a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80048a6:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80048aa:	2b00      	cmp	r3, #0
 80048ac:	d13c      	bne.n	8004928 <ADC_MultiModeDMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80048ae:	68fb      	ldr	r3, [r7, #12]
 80048b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80048b2:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80048b6:	68fb      	ldr	r3, [r7, #12]
 80048b8:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80048ba:	68fb      	ldr	r3, [r7, #12]
 80048bc:	681b      	ldr	r3, [r3, #0]
 80048be:	689b      	ldr	r3, [r3, #8]
 80048c0:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80048c4:	2b00      	cmp	r3, #0
 80048c6:	d12b      	bne.n	8004920 <ADC_MultiModeDMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80048c8:	68fb      	ldr	r3, [r7, #12]
 80048ca:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80048cc:	2b00      	cmp	r3, #0
 80048ce:	d127      	bne.n	8004920 <ADC_MultiModeDMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 80048d0:	68fb      	ldr	r3, [r7, #12]
 80048d2:	681b      	ldr	r3, [r3, #0]
 80048d4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80048d6:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80048da:	2b00      	cmp	r3, #0
 80048dc:	d006      	beq.n	80048ec <ADC_MultiModeDMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 80048de:	68fb      	ldr	r3, [r7, #12]
 80048e0:	681b      	ldr	r3, [r3, #0]
 80048e2:	689b      	ldr	r3, [r3, #8]
 80048e4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 80048e8:	2b00      	cmp	r3, #0
 80048ea:	d119      	bne.n	8004920 <ADC_MultiModeDMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 80048ec:	68fb      	ldr	r3, [r7, #12]
 80048ee:	681b      	ldr	r3, [r3, #0]
 80048f0:	685a      	ldr	r2, [r3, #4]
 80048f2:	68fb      	ldr	r3, [r7, #12]
 80048f4:	681b      	ldr	r3, [r3, #0]
 80048f6:	f022 0220 	bic.w	r2, r2, #32
 80048fa:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80048fc:	68fb      	ldr	r3, [r7, #12]
 80048fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004900:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004904:	68fb      	ldr	r3, [r7, #12]
 8004906:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8004908:	68fb      	ldr	r3, [r7, #12]
 800490a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800490c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004910:	2b00      	cmp	r3, #0
 8004912:	d105      	bne.n	8004920 <ADC_MultiModeDMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8004914:	68fb      	ldr	r3, [r7, #12]
 8004916:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004918:	f043 0201 	orr.w	r2, r3, #1
 800491c:	68fb      	ldr	r3, [r7, #12]
 800491e:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    
    /* Conversion complete callback */
    HAL_ADC_ConvCpltCallback(hadc);
 8004920:	68f8      	ldr	r0, [r7, #12]
 8004922:	f7ff fcae 	bl	8004282 <HAL_ADC_ConvCpltCallback>
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }
}
 8004926:	e004      	b.n	8004932 <ADC_MultiModeDMAConvCplt+0x9e>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 8004928:	68fb      	ldr	r3, [r7, #12]
 800492a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800492c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800492e:	6878      	ldr	r0, [r7, #4]
 8004930:	4798      	blx	r3
}
 8004932:	bf00      	nop
 8004934:	3710      	adds	r7, #16
 8004936:	46bd      	mov	sp, r7
 8004938:	bd80      	pop	{r7, pc}

0800493a <ADC_MultiModeDMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_MultiModeDMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 800493a:	b580      	push	{r7, lr}
 800493c:	b084      	sub	sp, #16
 800493e:	af00      	add	r7, sp, #0
 8004940:	6078      	str	r0, [r7, #4]
    ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004946:	60fb      	str	r3, [r7, #12]
    /* Conversion complete callback */
    HAL_ADC_ConvHalfCpltCallback(hadc); 
 8004948:	68f8      	ldr	r0, [r7, #12]
 800494a:	f7ff fca4 	bl	8004296 <HAL_ADC_ConvHalfCpltCallback>
}
 800494e:	bf00      	nop
 8004950:	3710      	adds	r7, #16
 8004952:	46bd      	mov	sp, r7
 8004954:	bd80      	pop	{r7, pc}

08004956 <ADC_MultiModeDMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_MultiModeDMAError(DMA_HandleTypeDef *hdma)   
{
 8004956:	b580      	push	{r7, lr}
 8004958:	b084      	sub	sp, #16
 800495a:	af00      	add	r7, sp, #0
 800495c:	6078      	str	r0, [r7, #4]
    ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004962:	60fb      	str	r3, [r7, #12]
    hadc->State= HAL_ADC_STATE_ERROR_DMA;
 8004964:	68fb      	ldr	r3, [r7, #12]
 8004966:	2240      	movs	r2, #64	; 0x40
 8004968:	641a      	str	r2, [r3, #64]	; 0x40
    /* Set ADC error code to DMA error */
    hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 800496a:	68fb      	ldr	r3, [r7, #12]
 800496c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800496e:	f043 0204 	orr.w	r2, r3, #4
 8004972:	68fb      	ldr	r3, [r7, #12]
 8004974:	645a      	str	r2, [r3, #68]	; 0x44
    HAL_ADC_ErrorCallback(hadc); 
 8004976:	68f8      	ldr	r0, [r7, #12]
 8004978:	f7ff fc97 	bl	80042aa <HAL_ADC_ErrorCallback>
}
 800497c:	bf00      	nop
 800497e:	3710      	adds	r7, #16
 8004980:	46bd      	mov	sp, r7
 8004982:	bd80      	pop	{r7, pc}

08004984 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004984:	b480      	push	{r7}
 8004986:	b085      	sub	sp, #20
 8004988:	af00      	add	r7, sp, #0
 800498a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	f003 0307 	and.w	r3, r3, #7
 8004992:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004994:	4b0c      	ldr	r3, [pc, #48]	; (80049c8 <__NVIC_SetPriorityGrouping+0x44>)
 8004996:	68db      	ldr	r3, [r3, #12]
 8004998:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800499a:	68ba      	ldr	r2, [r7, #8]
 800499c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80049a0:	4013      	ands	r3, r2
 80049a2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80049a4:	68fb      	ldr	r3, [r7, #12]
 80049a6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80049a8:	68bb      	ldr	r3, [r7, #8]
 80049aa:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80049ac:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80049b0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80049b4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80049b6:	4a04      	ldr	r2, [pc, #16]	; (80049c8 <__NVIC_SetPriorityGrouping+0x44>)
 80049b8:	68bb      	ldr	r3, [r7, #8]
 80049ba:	60d3      	str	r3, [r2, #12]
}
 80049bc:	bf00      	nop
 80049be:	3714      	adds	r7, #20
 80049c0:	46bd      	mov	sp, r7
 80049c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049c6:	4770      	bx	lr
 80049c8:	e000ed00 	.word	0xe000ed00

080049cc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80049cc:	b480      	push	{r7}
 80049ce:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80049d0:	4b04      	ldr	r3, [pc, #16]	; (80049e4 <__NVIC_GetPriorityGrouping+0x18>)
 80049d2:	68db      	ldr	r3, [r3, #12]
 80049d4:	0a1b      	lsrs	r3, r3, #8
 80049d6:	f003 0307 	and.w	r3, r3, #7
}
 80049da:	4618      	mov	r0, r3
 80049dc:	46bd      	mov	sp, r7
 80049de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049e2:	4770      	bx	lr
 80049e4:	e000ed00 	.word	0xe000ed00

080049e8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80049e8:	b480      	push	{r7}
 80049ea:	b083      	sub	sp, #12
 80049ec:	af00      	add	r7, sp, #0
 80049ee:	4603      	mov	r3, r0
 80049f0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80049f2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80049f6:	2b00      	cmp	r3, #0
 80049f8:	db0b      	blt.n	8004a12 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80049fa:	79fb      	ldrb	r3, [r7, #7]
 80049fc:	f003 021f 	and.w	r2, r3, #31
 8004a00:	4907      	ldr	r1, [pc, #28]	; (8004a20 <__NVIC_EnableIRQ+0x38>)
 8004a02:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004a06:	095b      	lsrs	r3, r3, #5
 8004a08:	2001      	movs	r0, #1
 8004a0a:	fa00 f202 	lsl.w	r2, r0, r2
 8004a0e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8004a12:	bf00      	nop
 8004a14:	370c      	adds	r7, #12
 8004a16:	46bd      	mov	sp, r7
 8004a18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a1c:	4770      	bx	lr
 8004a1e:	bf00      	nop
 8004a20:	e000e100 	.word	0xe000e100

08004a24 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004a24:	b480      	push	{r7}
 8004a26:	b083      	sub	sp, #12
 8004a28:	af00      	add	r7, sp, #0
 8004a2a:	4603      	mov	r3, r0
 8004a2c:	6039      	str	r1, [r7, #0]
 8004a2e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004a30:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004a34:	2b00      	cmp	r3, #0
 8004a36:	db0a      	blt.n	8004a4e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004a38:	683b      	ldr	r3, [r7, #0]
 8004a3a:	b2da      	uxtb	r2, r3
 8004a3c:	490c      	ldr	r1, [pc, #48]	; (8004a70 <__NVIC_SetPriority+0x4c>)
 8004a3e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004a42:	0112      	lsls	r2, r2, #4
 8004a44:	b2d2      	uxtb	r2, r2
 8004a46:	440b      	add	r3, r1
 8004a48:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004a4c:	e00a      	b.n	8004a64 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004a4e:	683b      	ldr	r3, [r7, #0]
 8004a50:	b2da      	uxtb	r2, r3
 8004a52:	4908      	ldr	r1, [pc, #32]	; (8004a74 <__NVIC_SetPriority+0x50>)
 8004a54:	79fb      	ldrb	r3, [r7, #7]
 8004a56:	f003 030f 	and.w	r3, r3, #15
 8004a5a:	3b04      	subs	r3, #4
 8004a5c:	0112      	lsls	r2, r2, #4
 8004a5e:	b2d2      	uxtb	r2, r2
 8004a60:	440b      	add	r3, r1
 8004a62:	761a      	strb	r2, [r3, #24]
}
 8004a64:	bf00      	nop
 8004a66:	370c      	adds	r7, #12
 8004a68:	46bd      	mov	sp, r7
 8004a6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a6e:	4770      	bx	lr
 8004a70:	e000e100 	.word	0xe000e100
 8004a74:	e000ed00 	.word	0xe000ed00

08004a78 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004a78:	b480      	push	{r7}
 8004a7a:	b089      	sub	sp, #36	; 0x24
 8004a7c:	af00      	add	r7, sp, #0
 8004a7e:	60f8      	str	r0, [r7, #12]
 8004a80:	60b9      	str	r1, [r7, #8]
 8004a82:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004a84:	68fb      	ldr	r3, [r7, #12]
 8004a86:	f003 0307 	and.w	r3, r3, #7
 8004a8a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004a8c:	69fb      	ldr	r3, [r7, #28]
 8004a8e:	f1c3 0307 	rsb	r3, r3, #7
 8004a92:	2b04      	cmp	r3, #4
 8004a94:	bf28      	it	cs
 8004a96:	2304      	movcs	r3, #4
 8004a98:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004a9a:	69fb      	ldr	r3, [r7, #28]
 8004a9c:	3304      	adds	r3, #4
 8004a9e:	2b06      	cmp	r3, #6
 8004aa0:	d902      	bls.n	8004aa8 <NVIC_EncodePriority+0x30>
 8004aa2:	69fb      	ldr	r3, [r7, #28]
 8004aa4:	3b03      	subs	r3, #3
 8004aa6:	e000      	b.n	8004aaa <NVIC_EncodePriority+0x32>
 8004aa8:	2300      	movs	r3, #0
 8004aaa:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004aac:	f04f 32ff 	mov.w	r2, #4294967295
 8004ab0:	69bb      	ldr	r3, [r7, #24]
 8004ab2:	fa02 f303 	lsl.w	r3, r2, r3
 8004ab6:	43da      	mvns	r2, r3
 8004ab8:	68bb      	ldr	r3, [r7, #8]
 8004aba:	401a      	ands	r2, r3
 8004abc:	697b      	ldr	r3, [r7, #20]
 8004abe:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004ac0:	f04f 31ff 	mov.w	r1, #4294967295
 8004ac4:	697b      	ldr	r3, [r7, #20]
 8004ac6:	fa01 f303 	lsl.w	r3, r1, r3
 8004aca:	43d9      	mvns	r1, r3
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004ad0:	4313      	orrs	r3, r2
         );
}
 8004ad2:	4618      	mov	r0, r3
 8004ad4:	3724      	adds	r7, #36	; 0x24
 8004ad6:	46bd      	mov	sp, r7
 8004ad8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004adc:	4770      	bx	lr
	...

08004ae0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004ae0:	b580      	push	{r7, lr}
 8004ae2:	b082      	sub	sp, #8
 8004ae4:	af00      	add	r7, sp, #0
 8004ae6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	3b01      	subs	r3, #1
 8004aec:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004af0:	d301      	bcc.n	8004af6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8004af2:	2301      	movs	r3, #1
 8004af4:	e00f      	b.n	8004b16 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004af6:	4a0a      	ldr	r2, [pc, #40]	; (8004b20 <SysTick_Config+0x40>)
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	3b01      	subs	r3, #1
 8004afc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8004afe:	210f      	movs	r1, #15
 8004b00:	f04f 30ff 	mov.w	r0, #4294967295
 8004b04:	f7ff ff8e 	bl	8004a24 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004b08:	4b05      	ldr	r3, [pc, #20]	; (8004b20 <SysTick_Config+0x40>)
 8004b0a:	2200      	movs	r2, #0
 8004b0c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004b0e:	4b04      	ldr	r3, [pc, #16]	; (8004b20 <SysTick_Config+0x40>)
 8004b10:	2207      	movs	r2, #7
 8004b12:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004b14:	2300      	movs	r3, #0
}
 8004b16:	4618      	mov	r0, r3
 8004b18:	3708      	adds	r7, #8
 8004b1a:	46bd      	mov	sp, r7
 8004b1c:	bd80      	pop	{r7, pc}
 8004b1e:	bf00      	nop
 8004b20:	e000e010 	.word	0xe000e010

08004b24 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004b24:	b580      	push	{r7, lr}
 8004b26:	b082      	sub	sp, #8
 8004b28:	af00      	add	r7, sp, #0
 8004b2a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004b2c:	6878      	ldr	r0, [r7, #4]
 8004b2e:	f7ff ff29 	bl	8004984 <__NVIC_SetPriorityGrouping>
}
 8004b32:	bf00      	nop
 8004b34:	3708      	adds	r7, #8
 8004b36:	46bd      	mov	sp, r7
 8004b38:	bd80      	pop	{r7, pc}

08004b3a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8004b3a:	b580      	push	{r7, lr}
 8004b3c:	b086      	sub	sp, #24
 8004b3e:	af00      	add	r7, sp, #0
 8004b40:	4603      	mov	r3, r0
 8004b42:	60b9      	str	r1, [r7, #8]
 8004b44:	607a      	str	r2, [r7, #4]
 8004b46:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8004b48:	2300      	movs	r3, #0
 8004b4a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8004b4c:	f7ff ff3e 	bl	80049cc <__NVIC_GetPriorityGrouping>
 8004b50:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004b52:	687a      	ldr	r2, [r7, #4]
 8004b54:	68b9      	ldr	r1, [r7, #8]
 8004b56:	6978      	ldr	r0, [r7, #20]
 8004b58:	f7ff ff8e 	bl	8004a78 <NVIC_EncodePriority>
 8004b5c:	4602      	mov	r2, r0
 8004b5e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004b62:	4611      	mov	r1, r2
 8004b64:	4618      	mov	r0, r3
 8004b66:	f7ff ff5d 	bl	8004a24 <__NVIC_SetPriority>
}
 8004b6a:	bf00      	nop
 8004b6c:	3718      	adds	r7, #24
 8004b6e:	46bd      	mov	sp, r7
 8004b70:	bd80      	pop	{r7, pc}

08004b72 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004b72:	b580      	push	{r7, lr}
 8004b74:	b082      	sub	sp, #8
 8004b76:	af00      	add	r7, sp, #0
 8004b78:	4603      	mov	r3, r0
 8004b7a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004b7c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004b80:	4618      	mov	r0, r3
 8004b82:	f7ff ff31 	bl	80049e8 <__NVIC_EnableIRQ>
}
 8004b86:	bf00      	nop
 8004b88:	3708      	adds	r7, #8
 8004b8a:	46bd      	mov	sp, r7
 8004b8c:	bd80      	pop	{r7, pc}

08004b8e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004b8e:	b580      	push	{r7, lr}
 8004b90:	b082      	sub	sp, #8
 8004b92:	af00      	add	r7, sp, #0
 8004b94:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8004b96:	6878      	ldr	r0, [r7, #4]
 8004b98:	f7ff ffa2 	bl	8004ae0 <SysTick_Config>
 8004b9c:	4603      	mov	r3, r0
}
 8004b9e:	4618      	mov	r0, r3
 8004ba0:	3708      	adds	r7, #8
 8004ba2:	46bd      	mov	sp, r7
 8004ba4:	bd80      	pop	{r7, pc}
	...

08004ba8 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8004ba8:	b580      	push	{r7, lr}
 8004baa:	b086      	sub	sp, #24
 8004bac:	af00      	add	r7, sp, #0
 8004bae:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8004bb0:	2300      	movs	r3, #0
 8004bb2:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8004bb4:	f7ff faf2 	bl	800419c <HAL_GetTick>
 8004bb8:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	2b00      	cmp	r3, #0
 8004bbe:	d101      	bne.n	8004bc4 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8004bc0:	2301      	movs	r3, #1
 8004bc2:	e099      	b.n	8004cf8 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	2202      	movs	r2, #2
 8004bc8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	2200      	movs	r2, #0
 8004bd0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	681b      	ldr	r3, [r3, #0]
 8004bd8:	681a      	ldr	r2, [r3, #0]
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	681b      	ldr	r3, [r3, #0]
 8004bde:	f022 0201 	bic.w	r2, r2, #1
 8004be2:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004be4:	e00f      	b.n	8004c06 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8004be6:	f7ff fad9 	bl	800419c <HAL_GetTick>
 8004bea:	4602      	mov	r2, r0
 8004bec:	693b      	ldr	r3, [r7, #16]
 8004bee:	1ad3      	subs	r3, r2, r3
 8004bf0:	2b05      	cmp	r3, #5
 8004bf2:	d908      	bls.n	8004c06 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	2220      	movs	r2, #32
 8004bf8:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	2203      	movs	r2, #3
 8004bfe:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8004c02:	2303      	movs	r3, #3
 8004c04:	e078      	b.n	8004cf8 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	681b      	ldr	r3, [r3, #0]
 8004c0a:	681b      	ldr	r3, [r3, #0]
 8004c0c:	f003 0301 	and.w	r3, r3, #1
 8004c10:	2b00      	cmp	r3, #0
 8004c12:	d1e8      	bne.n	8004be6 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	681b      	ldr	r3, [r3, #0]
 8004c18:	681b      	ldr	r3, [r3, #0]
 8004c1a:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8004c1c:	697a      	ldr	r2, [r7, #20]
 8004c1e:	4b38      	ldr	r3, [pc, #224]	; (8004d00 <HAL_DMA_Init+0x158>)
 8004c20:	4013      	ands	r3, r2
 8004c22:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	685a      	ldr	r2, [r3, #4]
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	689b      	ldr	r3, [r3, #8]
 8004c2c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004c32:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	691b      	ldr	r3, [r3, #16]
 8004c38:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004c3e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	699b      	ldr	r3, [r3, #24]
 8004c44:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004c4a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	6a1b      	ldr	r3, [r3, #32]
 8004c50:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004c52:	697a      	ldr	r2, [r7, #20]
 8004c54:	4313      	orrs	r3, r2
 8004c56:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c5c:	2b04      	cmp	r3, #4
 8004c5e:	d107      	bne.n	8004c70 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004c68:	4313      	orrs	r3, r2
 8004c6a:	697a      	ldr	r2, [r7, #20]
 8004c6c:	4313      	orrs	r3, r2
 8004c6e:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	681b      	ldr	r3, [r3, #0]
 8004c74:	697a      	ldr	r2, [r7, #20]
 8004c76:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	681b      	ldr	r3, [r3, #0]
 8004c7c:	695b      	ldr	r3, [r3, #20]
 8004c7e:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8004c80:	697b      	ldr	r3, [r7, #20]
 8004c82:	f023 0307 	bic.w	r3, r3, #7
 8004c86:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c8c:	697a      	ldr	r2, [r7, #20]
 8004c8e:	4313      	orrs	r3, r2
 8004c90:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c96:	2b04      	cmp	r3, #4
 8004c98:	d117      	bne.n	8004cca <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004c9e:	697a      	ldr	r2, [r7, #20]
 8004ca0:	4313      	orrs	r3, r2
 8004ca2:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004ca8:	2b00      	cmp	r3, #0
 8004caa:	d00e      	beq.n	8004cca <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8004cac:	6878      	ldr	r0, [r7, #4]
 8004cae:	f000 f977 	bl	8004fa0 <DMA_CheckFifoParam>
 8004cb2:	4603      	mov	r3, r0
 8004cb4:	2b00      	cmp	r3, #0
 8004cb6:	d008      	beq.n	8004cca <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	2240      	movs	r2, #64	; 0x40
 8004cbc:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	2201      	movs	r2, #1
 8004cc2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8004cc6:	2301      	movs	r3, #1
 8004cc8:	e016      	b.n	8004cf8 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	681b      	ldr	r3, [r3, #0]
 8004cce:	697a      	ldr	r2, [r7, #20]
 8004cd0:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8004cd2:	6878      	ldr	r0, [r7, #4]
 8004cd4:	f000 f92e 	bl	8004f34 <DMA_CalcBaseAndBitshift>
 8004cd8:	4603      	mov	r3, r0
 8004cda:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004ce0:	223f      	movs	r2, #63	; 0x3f
 8004ce2:	409a      	lsls	r2, r3
 8004ce4:	68fb      	ldr	r3, [r7, #12]
 8004ce6:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	2200      	movs	r2, #0
 8004cec:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	2201      	movs	r2, #1
 8004cf2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8004cf6:	2300      	movs	r3, #0
}
 8004cf8:	4618      	mov	r0, r3
 8004cfa:	3718      	adds	r7, #24
 8004cfc:	46bd      	mov	sp, r7
 8004cfe:	bd80      	pop	{r7, pc}
 8004d00:	f010803f 	.word	0xf010803f

08004d04 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004d04:	b580      	push	{r7, lr}
 8004d06:	b086      	sub	sp, #24
 8004d08:	af00      	add	r7, sp, #0
 8004d0a:	60f8      	str	r0, [r7, #12]
 8004d0c:	60b9      	str	r1, [r7, #8]
 8004d0e:	607a      	str	r2, [r7, #4]
 8004d10:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004d12:	2300      	movs	r3, #0
 8004d14:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004d16:	68fb      	ldr	r3, [r7, #12]
 8004d18:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004d1a:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8004d1c:	68fb      	ldr	r3, [r7, #12]
 8004d1e:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8004d22:	2b01      	cmp	r3, #1
 8004d24:	d101      	bne.n	8004d2a <HAL_DMA_Start_IT+0x26>
 8004d26:	2302      	movs	r3, #2
 8004d28:	e040      	b.n	8004dac <HAL_DMA_Start_IT+0xa8>
 8004d2a:	68fb      	ldr	r3, [r7, #12]
 8004d2c:	2201      	movs	r2, #1
 8004d2e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8004d32:	68fb      	ldr	r3, [r7, #12]
 8004d34:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004d38:	b2db      	uxtb	r3, r3
 8004d3a:	2b01      	cmp	r3, #1
 8004d3c:	d12f      	bne.n	8004d9e <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8004d3e:	68fb      	ldr	r3, [r7, #12]
 8004d40:	2202      	movs	r2, #2
 8004d42:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004d46:	68fb      	ldr	r3, [r7, #12]
 8004d48:	2200      	movs	r2, #0
 8004d4a:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8004d4c:	683b      	ldr	r3, [r7, #0]
 8004d4e:	687a      	ldr	r2, [r7, #4]
 8004d50:	68b9      	ldr	r1, [r7, #8]
 8004d52:	68f8      	ldr	r0, [r7, #12]
 8004d54:	f000 f8c0 	bl	8004ed8 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004d58:	68fb      	ldr	r3, [r7, #12]
 8004d5a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004d5c:	223f      	movs	r2, #63	; 0x3f
 8004d5e:	409a      	lsls	r2, r3
 8004d60:	693b      	ldr	r3, [r7, #16]
 8004d62:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8004d64:	68fb      	ldr	r3, [r7, #12]
 8004d66:	681b      	ldr	r3, [r3, #0]
 8004d68:	681a      	ldr	r2, [r3, #0]
 8004d6a:	68fb      	ldr	r3, [r7, #12]
 8004d6c:	681b      	ldr	r3, [r3, #0]
 8004d6e:	f042 0216 	orr.w	r2, r2, #22
 8004d72:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8004d74:	68fb      	ldr	r3, [r7, #12]
 8004d76:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d78:	2b00      	cmp	r3, #0
 8004d7a:	d007      	beq.n	8004d8c <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8004d7c:	68fb      	ldr	r3, [r7, #12]
 8004d7e:	681b      	ldr	r3, [r3, #0]
 8004d80:	681a      	ldr	r2, [r3, #0]
 8004d82:	68fb      	ldr	r3, [r7, #12]
 8004d84:	681b      	ldr	r3, [r3, #0]
 8004d86:	f042 0208 	orr.w	r2, r2, #8
 8004d8a:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8004d8c:	68fb      	ldr	r3, [r7, #12]
 8004d8e:	681b      	ldr	r3, [r3, #0]
 8004d90:	681a      	ldr	r2, [r3, #0]
 8004d92:	68fb      	ldr	r3, [r7, #12]
 8004d94:	681b      	ldr	r3, [r3, #0]
 8004d96:	f042 0201 	orr.w	r2, r2, #1
 8004d9a:	601a      	str	r2, [r3, #0]
 8004d9c:	e005      	b.n	8004daa <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8004d9e:	68fb      	ldr	r3, [r7, #12]
 8004da0:	2200      	movs	r2, #0
 8004da2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8004da6:	2302      	movs	r3, #2
 8004da8:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8004daa:	7dfb      	ldrb	r3, [r7, #23]
}
 8004dac:	4618      	mov	r0, r3
 8004dae:	3718      	adds	r7, #24
 8004db0:	46bd      	mov	sp, r7
 8004db2:	bd80      	pop	{r7, pc}

08004db4 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8004db4:	b580      	push	{r7, lr}
 8004db6:	b084      	sub	sp, #16
 8004db8:	af00      	add	r7, sp, #0
 8004dba:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004dc0:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8004dc2:	f7ff f9eb 	bl	800419c <HAL_GetTick>
 8004dc6:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004dce:	b2db      	uxtb	r3, r3
 8004dd0:	2b02      	cmp	r3, #2
 8004dd2:	d008      	beq.n	8004de6 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	2280      	movs	r2, #128	; 0x80
 8004dd8:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	2200      	movs	r2, #0
 8004dde:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8004de2:	2301      	movs	r3, #1
 8004de4:	e052      	b.n	8004e8c <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	681b      	ldr	r3, [r3, #0]
 8004dea:	681a      	ldr	r2, [r3, #0]
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	681b      	ldr	r3, [r3, #0]
 8004df0:	f022 0216 	bic.w	r2, r2, #22
 8004df4:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	681b      	ldr	r3, [r3, #0]
 8004dfa:	695a      	ldr	r2, [r3, #20]
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	681b      	ldr	r3, [r3, #0]
 8004e00:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004e04:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e0a:	2b00      	cmp	r3, #0
 8004e0c:	d103      	bne.n	8004e16 <HAL_DMA_Abort+0x62>
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004e12:	2b00      	cmp	r3, #0
 8004e14:	d007      	beq.n	8004e26 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	681b      	ldr	r3, [r3, #0]
 8004e1a:	681a      	ldr	r2, [r3, #0]
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	681b      	ldr	r3, [r3, #0]
 8004e20:	f022 0208 	bic.w	r2, r2, #8
 8004e24:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	681b      	ldr	r3, [r3, #0]
 8004e2a:	681a      	ldr	r2, [r3, #0]
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	681b      	ldr	r3, [r3, #0]
 8004e30:	f022 0201 	bic.w	r2, r2, #1
 8004e34:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004e36:	e013      	b.n	8004e60 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8004e38:	f7ff f9b0 	bl	800419c <HAL_GetTick>
 8004e3c:	4602      	mov	r2, r0
 8004e3e:	68bb      	ldr	r3, [r7, #8]
 8004e40:	1ad3      	subs	r3, r2, r3
 8004e42:	2b05      	cmp	r3, #5
 8004e44:	d90c      	bls.n	8004e60 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	2220      	movs	r2, #32
 8004e4a:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	2203      	movs	r2, #3
 8004e50:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	2200      	movs	r2, #0
 8004e58:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8004e5c:	2303      	movs	r3, #3
 8004e5e:	e015      	b.n	8004e8c <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	681b      	ldr	r3, [r3, #0]
 8004e64:	681b      	ldr	r3, [r3, #0]
 8004e66:	f003 0301 	and.w	r3, r3, #1
 8004e6a:	2b00      	cmp	r3, #0
 8004e6c:	d1e4      	bne.n	8004e38 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004e72:	223f      	movs	r2, #63	; 0x3f
 8004e74:	409a      	lsls	r2, r3
 8004e76:	68fb      	ldr	r3, [r7, #12]
 8004e78:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	2201      	movs	r2, #1
 8004e7e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	2200      	movs	r2, #0
 8004e86:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8004e8a:	2300      	movs	r3, #0
}
 8004e8c:	4618      	mov	r0, r3
 8004e8e:	3710      	adds	r7, #16
 8004e90:	46bd      	mov	sp, r7
 8004e92:	bd80      	pop	{r7, pc}

08004e94 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8004e94:	b480      	push	{r7}
 8004e96:	b083      	sub	sp, #12
 8004e98:	af00      	add	r7, sp, #0
 8004e9a:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004ea2:	b2db      	uxtb	r3, r3
 8004ea4:	2b02      	cmp	r3, #2
 8004ea6:	d004      	beq.n	8004eb2 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	2280      	movs	r2, #128	; 0x80
 8004eac:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8004eae:	2301      	movs	r3, #1
 8004eb0:	e00c      	b.n	8004ecc <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	2205      	movs	r2, #5
 8004eb6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	681b      	ldr	r3, [r3, #0]
 8004ebe:	681a      	ldr	r2, [r3, #0]
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	681b      	ldr	r3, [r3, #0]
 8004ec4:	f022 0201 	bic.w	r2, r2, #1
 8004ec8:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8004eca:	2300      	movs	r3, #0
}
 8004ecc:	4618      	mov	r0, r3
 8004ece:	370c      	adds	r7, #12
 8004ed0:	46bd      	mov	sp, r7
 8004ed2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ed6:	4770      	bx	lr

08004ed8 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004ed8:	b480      	push	{r7}
 8004eda:	b085      	sub	sp, #20
 8004edc:	af00      	add	r7, sp, #0
 8004ede:	60f8      	str	r0, [r7, #12]
 8004ee0:	60b9      	str	r1, [r7, #8]
 8004ee2:	607a      	str	r2, [r7, #4]
 8004ee4:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8004ee6:	68fb      	ldr	r3, [r7, #12]
 8004ee8:	681b      	ldr	r3, [r3, #0]
 8004eea:	681a      	ldr	r2, [r3, #0]
 8004eec:	68fb      	ldr	r3, [r7, #12]
 8004eee:	681b      	ldr	r3, [r3, #0]
 8004ef0:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8004ef4:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8004ef6:	68fb      	ldr	r3, [r7, #12]
 8004ef8:	681b      	ldr	r3, [r3, #0]
 8004efa:	683a      	ldr	r2, [r7, #0]
 8004efc:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004efe:	68fb      	ldr	r3, [r7, #12]
 8004f00:	689b      	ldr	r3, [r3, #8]
 8004f02:	2b40      	cmp	r3, #64	; 0x40
 8004f04:	d108      	bne.n	8004f18 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8004f06:	68fb      	ldr	r3, [r7, #12]
 8004f08:	681b      	ldr	r3, [r3, #0]
 8004f0a:	687a      	ldr	r2, [r7, #4]
 8004f0c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8004f0e:	68fb      	ldr	r3, [r7, #12]
 8004f10:	681b      	ldr	r3, [r3, #0]
 8004f12:	68ba      	ldr	r2, [r7, #8]
 8004f14:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8004f16:	e007      	b.n	8004f28 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8004f18:	68fb      	ldr	r3, [r7, #12]
 8004f1a:	681b      	ldr	r3, [r3, #0]
 8004f1c:	68ba      	ldr	r2, [r7, #8]
 8004f1e:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8004f20:	68fb      	ldr	r3, [r7, #12]
 8004f22:	681b      	ldr	r3, [r3, #0]
 8004f24:	687a      	ldr	r2, [r7, #4]
 8004f26:	60da      	str	r2, [r3, #12]
}
 8004f28:	bf00      	nop
 8004f2a:	3714      	adds	r7, #20
 8004f2c:	46bd      	mov	sp, r7
 8004f2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f32:	4770      	bx	lr

08004f34 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8004f34:	b480      	push	{r7}
 8004f36:	b085      	sub	sp, #20
 8004f38:	af00      	add	r7, sp, #0
 8004f3a:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	681b      	ldr	r3, [r3, #0]
 8004f40:	b2db      	uxtb	r3, r3
 8004f42:	3b10      	subs	r3, #16
 8004f44:	4a14      	ldr	r2, [pc, #80]	; (8004f98 <DMA_CalcBaseAndBitshift+0x64>)
 8004f46:	fba2 2303 	umull	r2, r3, r2, r3
 8004f4a:	091b      	lsrs	r3, r3, #4
 8004f4c:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8004f4e:	4a13      	ldr	r2, [pc, #76]	; (8004f9c <DMA_CalcBaseAndBitshift+0x68>)
 8004f50:	68fb      	ldr	r3, [r7, #12]
 8004f52:	4413      	add	r3, r2
 8004f54:	781b      	ldrb	r3, [r3, #0]
 8004f56:	461a      	mov	r2, r3
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8004f5c:	68fb      	ldr	r3, [r7, #12]
 8004f5e:	2b03      	cmp	r3, #3
 8004f60:	d909      	bls.n	8004f76 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	681b      	ldr	r3, [r3, #0]
 8004f66:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8004f6a:	f023 0303 	bic.w	r3, r3, #3
 8004f6e:	1d1a      	adds	r2, r3, #4
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	659a      	str	r2, [r3, #88]	; 0x58
 8004f74:	e007      	b.n	8004f86 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	681b      	ldr	r3, [r3, #0]
 8004f7a:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8004f7e:	f023 0303 	bic.w	r3, r3, #3
 8004f82:	687a      	ldr	r2, [r7, #4]
 8004f84:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8004f8a:	4618      	mov	r0, r3
 8004f8c:	3714      	adds	r7, #20
 8004f8e:	46bd      	mov	sp, r7
 8004f90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f94:	4770      	bx	lr
 8004f96:	bf00      	nop
 8004f98:	aaaaaaab 	.word	0xaaaaaaab
 8004f9c:	080085f8 	.word	0x080085f8

08004fa0 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8004fa0:	b480      	push	{r7}
 8004fa2:	b085      	sub	sp, #20
 8004fa4:	af00      	add	r7, sp, #0
 8004fa6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004fa8:	2300      	movs	r3, #0
 8004faa:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004fb0:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	699b      	ldr	r3, [r3, #24]
 8004fb6:	2b00      	cmp	r3, #0
 8004fb8:	d11f      	bne.n	8004ffa <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8004fba:	68bb      	ldr	r3, [r7, #8]
 8004fbc:	2b03      	cmp	r3, #3
 8004fbe:	d856      	bhi.n	800506e <DMA_CheckFifoParam+0xce>
 8004fc0:	a201      	add	r2, pc, #4	; (adr r2, 8004fc8 <DMA_CheckFifoParam+0x28>)
 8004fc2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004fc6:	bf00      	nop
 8004fc8:	08004fd9 	.word	0x08004fd9
 8004fcc:	08004feb 	.word	0x08004feb
 8004fd0:	08004fd9 	.word	0x08004fd9
 8004fd4:	0800506f 	.word	0x0800506f
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004fdc:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004fe0:	2b00      	cmp	r3, #0
 8004fe2:	d046      	beq.n	8005072 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8004fe4:	2301      	movs	r3, #1
 8004fe6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004fe8:	e043      	b.n	8005072 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004fee:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8004ff2:	d140      	bne.n	8005076 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8004ff4:	2301      	movs	r3, #1
 8004ff6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004ff8:	e03d      	b.n	8005076 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	699b      	ldr	r3, [r3, #24]
 8004ffe:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005002:	d121      	bne.n	8005048 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8005004:	68bb      	ldr	r3, [r7, #8]
 8005006:	2b03      	cmp	r3, #3
 8005008:	d837      	bhi.n	800507a <DMA_CheckFifoParam+0xda>
 800500a:	a201      	add	r2, pc, #4	; (adr r2, 8005010 <DMA_CheckFifoParam+0x70>)
 800500c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005010:	08005021 	.word	0x08005021
 8005014:	08005027 	.word	0x08005027
 8005018:	08005021 	.word	0x08005021
 800501c:	08005039 	.word	0x08005039
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8005020:	2301      	movs	r3, #1
 8005022:	73fb      	strb	r3, [r7, #15]
      break;
 8005024:	e030      	b.n	8005088 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800502a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800502e:	2b00      	cmp	r3, #0
 8005030:	d025      	beq.n	800507e <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8005032:	2301      	movs	r3, #1
 8005034:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005036:	e022      	b.n	800507e <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800503c:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8005040:	d11f      	bne.n	8005082 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8005042:	2301      	movs	r3, #1
 8005044:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8005046:	e01c      	b.n	8005082 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8005048:	68bb      	ldr	r3, [r7, #8]
 800504a:	2b02      	cmp	r3, #2
 800504c:	d903      	bls.n	8005056 <DMA_CheckFifoParam+0xb6>
 800504e:	68bb      	ldr	r3, [r7, #8]
 8005050:	2b03      	cmp	r3, #3
 8005052:	d003      	beq.n	800505c <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8005054:	e018      	b.n	8005088 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8005056:	2301      	movs	r3, #1
 8005058:	73fb      	strb	r3, [r7, #15]
      break;
 800505a:	e015      	b.n	8005088 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005060:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005064:	2b00      	cmp	r3, #0
 8005066:	d00e      	beq.n	8005086 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8005068:	2301      	movs	r3, #1
 800506a:	73fb      	strb	r3, [r7, #15]
      break;
 800506c:	e00b      	b.n	8005086 <DMA_CheckFifoParam+0xe6>
      break;
 800506e:	bf00      	nop
 8005070:	e00a      	b.n	8005088 <DMA_CheckFifoParam+0xe8>
      break;
 8005072:	bf00      	nop
 8005074:	e008      	b.n	8005088 <DMA_CheckFifoParam+0xe8>
      break;
 8005076:	bf00      	nop
 8005078:	e006      	b.n	8005088 <DMA_CheckFifoParam+0xe8>
      break;
 800507a:	bf00      	nop
 800507c:	e004      	b.n	8005088 <DMA_CheckFifoParam+0xe8>
      break;
 800507e:	bf00      	nop
 8005080:	e002      	b.n	8005088 <DMA_CheckFifoParam+0xe8>
      break;   
 8005082:	bf00      	nop
 8005084:	e000      	b.n	8005088 <DMA_CheckFifoParam+0xe8>
      break;
 8005086:	bf00      	nop
    }
  } 
  
  return status; 
 8005088:	7bfb      	ldrb	r3, [r7, #15]
}
 800508a:	4618      	mov	r0, r3
 800508c:	3714      	adds	r7, #20
 800508e:	46bd      	mov	sp, r7
 8005090:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005094:	4770      	bx	lr
 8005096:	bf00      	nop

08005098 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005098:	b480      	push	{r7}
 800509a:	b089      	sub	sp, #36	; 0x24
 800509c:	af00      	add	r7, sp, #0
 800509e:	6078      	str	r0, [r7, #4]
 80050a0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80050a2:	2300      	movs	r3, #0
 80050a4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80050a6:	2300      	movs	r3, #0
 80050a8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80050aa:	2300      	movs	r3, #0
 80050ac:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80050ae:	2300      	movs	r3, #0
 80050b0:	61fb      	str	r3, [r7, #28]
 80050b2:	e16b      	b.n	800538c <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80050b4:	2201      	movs	r2, #1
 80050b6:	69fb      	ldr	r3, [r7, #28]
 80050b8:	fa02 f303 	lsl.w	r3, r2, r3
 80050bc:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80050be:	683b      	ldr	r3, [r7, #0]
 80050c0:	681b      	ldr	r3, [r3, #0]
 80050c2:	697a      	ldr	r2, [r7, #20]
 80050c4:	4013      	ands	r3, r2
 80050c6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80050c8:	693a      	ldr	r2, [r7, #16]
 80050ca:	697b      	ldr	r3, [r7, #20]
 80050cc:	429a      	cmp	r2, r3
 80050ce:	f040 815a 	bne.w	8005386 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80050d2:	683b      	ldr	r3, [r7, #0]
 80050d4:	685b      	ldr	r3, [r3, #4]
 80050d6:	f003 0303 	and.w	r3, r3, #3
 80050da:	2b01      	cmp	r3, #1
 80050dc:	d005      	beq.n	80050ea <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80050de:	683b      	ldr	r3, [r7, #0]
 80050e0:	685b      	ldr	r3, [r3, #4]
 80050e2:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80050e6:	2b02      	cmp	r3, #2
 80050e8:	d130      	bne.n	800514c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	689b      	ldr	r3, [r3, #8]
 80050ee:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80050f0:	69fb      	ldr	r3, [r7, #28]
 80050f2:	005b      	lsls	r3, r3, #1
 80050f4:	2203      	movs	r2, #3
 80050f6:	fa02 f303 	lsl.w	r3, r2, r3
 80050fa:	43db      	mvns	r3, r3
 80050fc:	69ba      	ldr	r2, [r7, #24]
 80050fe:	4013      	ands	r3, r2
 8005100:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8005102:	683b      	ldr	r3, [r7, #0]
 8005104:	68da      	ldr	r2, [r3, #12]
 8005106:	69fb      	ldr	r3, [r7, #28]
 8005108:	005b      	lsls	r3, r3, #1
 800510a:	fa02 f303 	lsl.w	r3, r2, r3
 800510e:	69ba      	ldr	r2, [r7, #24]
 8005110:	4313      	orrs	r3, r2
 8005112:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	69ba      	ldr	r2, [r7, #24]
 8005118:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	685b      	ldr	r3, [r3, #4]
 800511e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8005120:	2201      	movs	r2, #1
 8005122:	69fb      	ldr	r3, [r7, #28]
 8005124:	fa02 f303 	lsl.w	r3, r2, r3
 8005128:	43db      	mvns	r3, r3
 800512a:	69ba      	ldr	r2, [r7, #24]
 800512c:	4013      	ands	r3, r2
 800512e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8005130:	683b      	ldr	r3, [r7, #0]
 8005132:	685b      	ldr	r3, [r3, #4]
 8005134:	091b      	lsrs	r3, r3, #4
 8005136:	f003 0201 	and.w	r2, r3, #1
 800513a:	69fb      	ldr	r3, [r7, #28]
 800513c:	fa02 f303 	lsl.w	r3, r2, r3
 8005140:	69ba      	ldr	r2, [r7, #24]
 8005142:	4313      	orrs	r3, r2
 8005144:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	69ba      	ldr	r2, [r7, #24]
 800514a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800514c:	683b      	ldr	r3, [r7, #0]
 800514e:	685b      	ldr	r3, [r3, #4]
 8005150:	f003 0303 	and.w	r3, r3, #3
 8005154:	2b03      	cmp	r3, #3
 8005156:	d017      	beq.n	8005188 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	68db      	ldr	r3, [r3, #12]
 800515c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800515e:	69fb      	ldr	r3, [r7, #28]
 8005160:	005b      	lsls	r3, r3, #1
 8005162:	2203      	movs	r2, #3
 8005164:	fa02 f303 	lsl.w	r3, r2, r3
 8005168:	43db      	mvns	r3, r3
 800516a:	69ba      	ldr	r2, [r7, #24]
 800516c:	4013      	ands	r3, r2
 800516e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8005170:	683b      	ldr	r3, [r7, #0]
 8005172:	689a      	ldr	r2, [r3, #8]
 8005174:	69fb      	ldr	r3, [r7, #28]
 8005176:	005b      	lsls	r3, r3, #1
 8005178:	fa02 f303 	lsl.w	r3, r2, r3
 800517c:	69ba      	ldr	r2, [r7, #24]
 800517e:	4313      	orrs	r3, r2
 8005180:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	69ba      	ldr	r2, [r7, #24]
 8005186:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005188:	683b      	ldr	r3, [r7, #0]
 800518a:	685b      	ldr	r3, [r3, #4]
 800518c:	f003 0303 	and.w	r3, r3, #3
 8005190:	2b02      	cmp	r3, #2
 8005192:	d123      	bne.n	80051dc <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8005194:	69fb      	ldr	r3, [r7, #28]
 8005196:	08da      	lsrs	r2, r3, #3
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	3208      	adds	r2, #8
 800519c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80051a0:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80051a2:	69fb      	ldr	r3, [r7, #28]
 80051a4:	f003 0307 	and.w	r3, r3, #7
 80051a8:	009b      	lsls	r3, r3, #2
 80051aa:	220f      	movs	r2, #15
 80051ac:	fa02 f303 	lsl.w	r3, r2, r3
 80051b0:	43db      	mvns	r3, r3
 80051b2:	69ba      	ldr	r2, [r7, #24]
 80051b4:	4013      	ands	r3, r2
 80051b6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80051b8:	683b      	ldr	r3, [r7, #0]
 80051ba:	691a      	ldr	r2, [r3, #16]
 80051bc:	69fb      	ldr	r3, [r7, #28]
 80051be:	f003 0307 	and.w	r3, r3, #7
 80051c2:	009b      	lsls	r3, r3, #2
 80051c4:	fa02 f303 	lsl.w	r3, r2, r3
 80051c8:	69ba      	ldr	r2, [r7, #24]
 80051ca:	4313      	orrs	r3, r2
 80051cc:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80051ce:	69fb      	ldr	r3, [r7, #28]
 80051d0:	08da      	lsrs	r2, r3, #3
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	3208      	adds	r2, #8
 80051d6:	69b9      	ldr	r1, [r7, #24]
 80051d8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	681b      	ldr	r3, [r3, #0]
 80051e0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80051e2:	69fb      	ldr	r3, [r7, #28]
 80051e4:	005b      	lsls	r3, r3, #1
 80051e6:	2203      	movs	r2, #3
 80051e8:	fa02 f303 	lsl.w	r3, r2, r3
 80051ec:	43db      	mvns	r3, r3
 80051ee:	69ba      	ldr	r2, [r7, #24]
 80051f0:	4013      	ands	r3, r2
 80051f2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80051f4:	683b      	ldr	r3, [r7, #0]
 80051f6:	685b      	ldr	r3, [r3, #4]
 80051f8:	f003 0203 	and.w	r2, r3, #3
 80051fc:	69fb      	ldr	r3, [r7, #28]
 80051fe:	005b      	lsls	r3, r3, #1
 8005200:	fa02 f303 	lsl.w	r3, r2, r3
 8005204:	69ba      	ldr	r2, [r7, #24]
 8005206:	4313      	orrs	r3, r2
 8005208:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	69ba      	ldr	r2, [r7, #24]
 800520e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8005210:	683b      	ldr	r3, [r7, #0]
 8005212:	685b      	ldr	r3, [r3, #4]
 8005214:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8005218:	2b00      	cmp	r3, #0
 800521a:	f000 80b4 	beq.w	8005386 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800521e:	2300      	movs	r3, #0
 8005220:	60fb      	str	r3, [r7, #12]
 8005222:	4b60      	ldr	r3, [pc, #384]	; (80053a4 <HAL_GPIO_Init+0x30c>)
 8005224:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005226:	4a5f      	ldr	r2, [pc, #380]	; (80053a4 <HAL_GPIO_Init+0x30c>)
 8005228:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800522c:	6453      	str	r3, [r2, #68]	; 0x44
 800522e:	4b5d      	ldr	r3, [pc, #372]	; (80053a4 <HAL_GPIO_Init+0x30c>)
 8005230:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005232:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005236:	60fb      	str	r3, [r7, #12]
 8005238:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800523a:	4a5b      	ldr	r2, [pc, #364]	; (80053a8 <HAL_GPIO_Init+0x310>)
 800523c:	69fb      	ldr	r3, [r7, #28]
 800523e:	089b      	lsrs	r3, r3, #2
 8005240:	3302      	adds	r3, #2
 8005242:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005246:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8005248:	69fb      	ldr	r3, [r7, #28]
 800524a:	f003 0303 	and.w	r3, r3, #3
 800524e:	009b      	lsls	r3, r3, #2
 8005250:	220f      	movs	r2, #15
 8005252:	fa02 f303 	lsl.w	r3, r2, r3
 8005256:	43db      	mvns	r3, r3
 8005258:	69ba      	ldr	r2, [r7, #24]
 800525a:	4013      	ands	r3, r2
 800525c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	4a52      	ldr	r2, [pc, #328]	; (80053ac <HAL_GPIO_Init+0x314>)
 8005262:	4293      	cmp	r3, r2
 8005264:	d02b      	beq.n	80052be <HAL_GPIO_Init+0x226>
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	4a51      	ldr	r2, [pc, #324]	; (80053b0 <HAL_GPIO_Init+0x318>)
 800526a:	4293      	cmp	r3, r2
 800526c:	d025      	beq.n	80052ba <HAL_GPIO_Init+0x222>
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	4a50      	ldr	r2, [pc, #320]	; (80053b4 <HAL_GPIO_Init+0x31c>)
 8005272:	4293      	cmp	r3, r2
 8005274:	d01f      	beq.n	80052b6 <HAL_GPIO_Init+0x21e>
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	4a4f      	ldr	r2, [pc, #316]	; (80053b8 <HAL_GPIO_Init+0x320>)
 800527a:	4293      	cmp	r3, r2
 800527c:	d019      	beq.n	80052b2 <HAL_GPIO_Init+0x21a>
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	4a4e      	ldr	r2, [pc, #312]	; (80053bc <HAL_GPIO_Init+0x324>)
 8005282:	4293      	cmp	r3, r2
 8005284:	d013      	beq.n	80052ae <HAL_GPIO_Init+0x216>
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	4a4d      	ldr	r2, [pc, #308]	; (80053c0 <HAL_GPIO_Init+0x328>)
 800528a:	4293      	cmp	r3, r2
 800528c:	d00d      	beq.n	80052aa <HAL_GPIO_Init+0x212>
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	4a4c      	ldr	r2, [pc, #304]	; (80053c4 <HAL_GPIO_Init+0x32c>)
 8005292:	4293      	cmp	r3, r2
 8005294:	d007      	beq.n	80052a6 <HAL_GPIO_Init+0x20e>
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	4a4b      	ldr	r2, [pc, #300]	; (80053c8 <HAL_GPIO_Init+0x330>)
 800529a:	4293      	cmp	r3, r2
 800529c:	d101      	bne.n	80052a2 <HAL_GPIO_Init+0x20a>
 800529e:	2307      	movs	r3, #7
 80052a0:	e00e      	b.n	80052c0 <HAL_GPIO_Init+0x228>
 80052a2:	2308      	movs	r3, #8
 80052a4:	e00c      	b.n	80052c0 <HAL_GPIO_Init+0x228>
 80052a6:	2306      	movs	r3, #6
 80052a8:	e00a      	b.n	80052c0 <HAL_GPIO_Init+0x228>
 80052aa:	2305      	movs	r3, #5
 80052ac:	e008      	b.n	80052c0 <HAL_GPIO_Init+0x228>
 80052ae:	2304      	movs	r3, #4
 80052b0:	e006      	b.n	80052c0 <HAL_GPIO_Init+0x228>
 80052b2:	2303      	movs	r3, #3
 80052b4:	e004      	b.n	80052c0 <HAL_GPIO_Init+0x228>
 80052b6:	2302      	movs	r3, #2
 80052b8:	e002      	b.n	80052c0 <HAL_GPIO_Init+0x228>
 80052ba:	2301      	movs	r3, #1
 80052bc:	e000      	b.n	80052c0 <HAL_GPIO_Init+0x228>
 80052be:	2300      	movs	r3, #0
 80052c0:	69fa      	ldr	r2, [r7, #28]
 80052c2:	f002 0203 	and.w	r2, r2, #3
 80052c6:	0092      	lsls	r2, r2, #2
 80052c8:	4093      	lsls	r3, r2
 80052ca:	69ba      	ldr	r2, [r7, #24]
 80052cc:	4313      	orrs	r3, r2
 80052ce:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80052d0:	4935      	ldr	r1, [pc, #212]	; (80053a8 <HAL_GPIO_Init+0x310>)
 80052d2:	69fb      	ldr	r3, [r7, #28]
 80052d4:	089b      	lsrs	r3, r3, #2
 80052d6:	3302      	adds	r3, #2
 80052d8:	69ba      	ldr	r2, [r7, #24]
 80052da:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80052de:	4b3b      	ldr	r3, [pc, #236]	; (80053cc <HAL_GPIO_Init+0x334>)
 80052e0:	689b      	ldr	r3, [r3, #8]
 80052e2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80052e4:	693b      	ldr	r3, [r7, #16]
 80052e6:	43db      	mvns	r3, r3
 80052e8:	69ba      	ldr	r2, [r7, #24]
 80052ea:	4013      	ands	r3, r2
 80052ec:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80052ee:	683b      	ldr	r3, [r7, #0]
 80052f0:	685b      	ldr	r3, [r3, #4]
 80052f2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80052f6:	2b00      	cmp	r3, #0
 80052f8:	d003      	beq.n	8005302 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 80052fa:	69ba      	ldr	r2, [r7, #24]
 80052fc:	693b      	ldr	r3, [r7, #16]
 80052fe:	4313      	orrs	r3, r2
 8005300:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8005302:	4a32      	ldr	r2, [pc, #200]	; (80053cc <HAL_GPIO_Init+0x334>)
 8005304:	69bb      	ldr	r3, [r7, #24]
 8005306:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8005308:	4b30      	ldr	r3, [pc, #192]	; (80053cc <HAL_GPIO_Init+0x334>)
 800530a:	68db      	ldr	r3, [r3, #12]
 800530c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800530e:	693b      	ldr	r3, [r7, #16]
 8005310:	43db      	mvns	r3, r3
 8005312:	69ba      	ldr	r2, [r7, #24]
 8005314:	4013      	ands	r3, r2
 8005316:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8005318:	683b      	ldr	r3, [r7, #0]
 800531a:	685b      	ldr	r3, [r3, #4]
 800531c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005320:	2b00      	cmp	r3, #0
 8005322:	d003      	beq.n	800532c <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8005324:	69ba      	ldr	r2, [r7, #24]
 8005326:	693b      	ldr	r3, [r7, #16]
 8005328:	4313      	orrs	r3, r2
 800532a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800532c:	4a27      	ldr	r2, [pc, #156]	; (80053cc <HAL_GPIO_Init+0x334>)
 800532e:	69bb      	ldr	r3, [r7, #24]
 8005330:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8005332:	4b26      	ldr	r3, [pc, #152]	; (80053cc <HAL_GPIO_Init+0x334>)
 8005334:	685b      	ldr	r3, [r3, #4]
 8005336:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005338:	693b      	ldr	r3, [r7, #16]
 800533a:	43db      	mvns	r3, r3
 800533c:	69ba      	ldr	r2, [r7, #24]
 800533e:	4013      	ands	r3, r2
 8005340:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8005342:	683b      	ldr	r3, [r7, #0]
 8005344:	685b      	ldr	r3, [r3, #4]
 8005346:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800534a:	2b00      	cmp	r3, #0
 800534c:	d003      	beq.n	8005356 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 800534e:	69ba      	ldr	r2, [r7, #24]
 8005350:	693b      	ldr	r3, [r7, #16]
 8005352:	4313      	orrs	r3, r2
 8005354:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8005356:	4a1d      	ldr	r2, [pc, #116]	; (80053cc <HAL_GPIO_Init+0x334>)
 8005358:	69bb      	ldr	r3, [r7, #24]
 800535a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800535c:	4b1b      	ldr	r3, [pc, #108]	; (80053cc <HAL_GPIO_Init+0x334>)
 800535e:	681b      	ldr	r3, [r3, #0]
 8005360:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005362:	693b      	ldr	r3, [r7, #16]
 8005364:	43db      	mvns	r3, r3
 8005366:	69ba      	ldr	r2, [r7, #24]
 8005368:	4013      	ands	r3, r2
 800536a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800536c:	683b      	ldr	r3, [r7, #0]
 800536e:	685b      	ldr	r3, [r3, #4]
 8005370:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005374:	2b00      	cmp	r3, #0
 8005376:	d003      	beq.n	8005380 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8005378:	69ba      	ldr	r2, [r7, #24]
 800537a:	693b      	ldr	r3, [r7, #16]
 800537c:	4313      	orrs	r3, r2
 800537e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8005380:	4a12      	ldr	r2, [pc, #72]	; (80053cc <HAL_GPIO_Init+0x334>)
 8005382:	69bb      	ldr	r3, [r7, #24]
 8005384:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8005386:	69fb      	ldr	r3, [r7, #28]
 8005388:	3301      	adds	r3, #1
 800538a:	61fb      	str	r3, [r7, #28]
 800538c:	69fb      	ldr	r3, [r7, #28]
 800538e:	2b0f      	cmp	r3, #15
 8005390:	f67f ae90 	bls.w	80050b4 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8005394:	bf00      	nop
 8005396:	bf00      	nop
 8005398:	3724      	adds	r7, #36	; 0x24
 800539a:	46bd      	mov	sp, r7
 800539c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053a0:	4770      	bx	lr
 80053a2:	bf00      	nop
 80053a4:	40023800 	.word	0x40023800
 80053a8:	40013800 	.word	0x40013800
 80053ac:	40020000 	.word	0x40020000
 80053b0:	40020400 	.word	0x40020400
 80053b4:	40020800 	.word	0x40020800
 80053b8:	40020c00 	.word	0x40020c00
 80053bc:	40021000 	.word	0x40021000
 80053c0:	40021400 	.word	0x40021400
 80053c4:	40021800 	.word	0x40021800
 80053c8:	40021c00 	.word	0x40021c00
 80053cc:	40013c00 	.word	0x40013c00

080053d0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80053d0:	b480      	push	{r7}
 80053d2:	b085      	sub	sp, #20
 80053d4:	af00      	add	r7, sp, #0
 80053d6:	6078      	str	r0, [r7, #4]
 80053d8:	460b      	mov	r3, r1
 80053da:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	691a      	ldr	r2, [r3, #16]
 80053e0:	887b      	ldrh	r3, [r7, #2]
 80053e2:	4013      	ands	r3, r2
 80053e4:	2b00      	cmp	r3, #0
 80053e6:	d002      	beq.n	80053ee <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80053e8:	2301      	movs	r3, #1
 80053ea:	73fb      	strb	r3, [r7, #15]
 80053ec:	e001      	b.n	80053f2 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80053ee:	2300      	movs	r3, #0
 80053f0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80053f2:	7bfb      	ldrb	r3, [r7, #15]
}
 80053f4:	4618      	mov	r0, r3
 80053f6:	3714      	adds	r7, #20
 80053f8:	46bd      	mov	sp, r7
 80053fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053fe:	4770      	bx	lr

08005400 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005400:	b480      	push	{r7}
 8005402:	b083      	sub	sp, #12
 8005404:	af00      	add	r7, sp, #0
 8005406:	6078      	str	r0, [r7, #4]
 8005408:	460b      	mov	r3, r1
 800540a:	807b      	strh	r3, [r7, #2]
 800540c:	4613      	mov	r3, r2
 800540e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8005410:	787b      	ldrb	r3, [r7, #1]
 8005412:	2b00      	cmp	r3, #0
 8005414:	d003      	beq.n	800541e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8005416:	887a      	ldrh	r2, [r7, #2]
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800541c:	e003      	b.n	8005426 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800541e:	887b      	ldrh	r3, [r7, #2]
 8005420:	041a      	lsls	r2, r3, #16
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	619a      	str	r2, [r3, #24]
}
 8005426:	bf00      	nop
 8005428:	370c      	adds	r7, #12
 800542a:	46bd      	mov	sp, r7
 800542c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005430:	4770      	bx	lr
	...

08005434 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005434:	b580      	push	{r7, lr}
 8005436:	b086      	sub	sp, #24
 8005438:	af00      	add	r7, sp, #0
 800543a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	2b00      	cmp	r3, #0
 8005440:	d101      	bne.n	8005446 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005442:	2301      	movs	r3, #1
 8005444:	e267      	b.n	8005916 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	681b      	ldr	r3, [r3, #0]
 800544a:	f003 0301 	and.w	r3, r3, #1
 800544e:	2b00      	cmp	r3, #0
 8005450:	d075      	beq.n	800553e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8005452:	4b88      	ldr	r3, [pc, #544]	; (8005674 <HAL_RCC_OscConfig+0x240>)
 8005454:	689b      	ldr	r3, [r3, #8]
 8005456:	f003 030c 	and.w	r3, r3, #12
 800545a:	2b04      	cmp	r3, #4
 800545c:	d00c      	beq.n	8005478 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800545e:	4b85      	ldr	r3, [pc, #532]	; (8005674 <HAL_RCC_OscConfig+0x240>)
 8005460:	689b      	ldr	r3, [r3, #8]
 8005462:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8005466:	2b08      	cmp	r3, #8
 8005468:	d112      	bne.n	8005490 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800546a:	4b82      	ldr	r3, [pc, #520]	; (8005674 <HAL_RCC_OscConfig+0x240>)
 800546c:	685b      	ldr	r3, [r3, #4]
 800546e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005472:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005476:	d10b      	bne.n	8005490 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005478:	4b7e      	ldr	r3, [pc, #504]	; (8005674 <HAL_RCC_OscConfig+0x240>)
 800547a:	681b      	ldr	r3, [r3, #0]
 800547c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005480:	2b00      	cmp	r3, #0
 8005482:	d05b      	beq.n	800553c <HAL_RCC_OscConfig+0x108>
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	685b      	ldr	r3, [r3, #4]
 8005488:	2b00      	cmp	r3, #0
 800548a:	d157      	bne.n	800553c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800548c:	2301      	movs	r3, #1
 800548e:	e242      	b.n	8005916 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	685b      	ldr	r3, [r3, #4]
 8005494:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005498:	d106      	bne.n	80054a8 <HAL_RCC_OscConfig+0x74>
 800549a:	4b76      	ldr	r3, [pc, #472]	; (8005674 <HAL_RCC_OscConfig+0x240>)
 800549c:	681b      	ldr	r3, [r3, #0]
 800549e:	4a75      	ldr	r2, [pc, #468]	; (8005674 <HAL_RCC_OscConfig+0x240>)
 80054a0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80054a4:	6013      	str	r3, [r2, #0]
 80054a6:	e01d      	b.n	80054e4 <HAL_RCC_OscConfig+0xb0>
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	685b      	ldr	r3, [r3, #4]
 80054ac:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80054b0:	d10c      	bne.n	80054cc <HAL_RCC_OscConfig+0x98>
 80054b2:	4b70      	ldr	r3, [pc, #448]	; (8005674 <HAL_RCC_OscConfig+0x240>)
 80054b4:	681b      	ldr	r3, [r3, #0]
 80054b6:	4a6f      	ldr	r2, [pc, #444]	; (8005674 <HAL_RCC_OscConfig+0x240>)
 80054b8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80054bc:	6013      	str	r3, [r2, #0]
 80054be:	4b6d      	ldr	r3, [pc, #436]	; (8005674 <HAL_RCC_OscConfig+0x240>)
 80054c0:	681b      	ldr	r3, [r3, #0]
 80054c2:	4a6c      	ldr	r2, [pc, #432]	; (8005674 <HAL_RCC_OscConfig+0x240>)
 80054c4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80054c8:	6013      	str	r3, [r2, #0]
 80054ca:	e00b      	b.n	80054e4 <HAL_RCC_OscConfig+0xb0>
 80054cc:	4b69      	ldr	r3, [pc, #420]	; (8005674 <HAL_RCC_OscConfig+0x240>)
 80054ce:	681b      	ldr	r3, [r3, #0]
 80054d0:	4a68      	ldr	r2, [pc, #416]	; (8005674 <HAL_RCC_OscConfig+0x240>)
 80054d2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80054d6:	6013      	str	r3, [r2, #0]
 80054d8:	4b66      	ldr	r3, [pc, #408]	; (8005674 <HAL_RCC_OscConfig+0x240>)
 80054da:	681b      	ldr	r3, [r3, #0]
 80054dc:	4a65      	ldr	r2, [pc, #404]	; (8005674 <HAL_RCC_OscConfig+0x240>)
 80054de:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80054e2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	685b      	ldr	r3, [r3, #4]
 80054e8:	2b00      	cmp	r3, #0
 80054ea:	d013      	beq.n	8005514 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80054ec:	f7fe fe56 	bl	800419c <HAL_GetTick>
 80054f0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80054f2:	e008      	b.n	8005506 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80054f4:	f7fe fe52 	bl	800419c <HAL_GetTick>
 80054f8:	4602      	mov	r2, r0
 80054fa:	693b      	ldr	r3, [r7, #16]
 80054fc:	1ad3      	subs	r3, r2, r3
 80054fe:	2b64      	cmp	r3, #100	; 0x64
 8005500:	d901      	bls.n	8005506 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8005502:	2303      	movs	r3, #3
 8005504:	e207      	b.n	8005916 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005506:	4b5b      	ldr	r3, [pc, #364]	; (8005674 <HAL_RCC_OscConfig+0x240>)
 8005508:	681b      	ldr	r3, [r3, #0]
 800550a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800550e:	2b00      	cmp	r3, #0
 8005510:	d0f0      	beq.n	80054f4 <HAL_RCC_OscConfig+0xc0>
 8005512:	e014      	b.n	800553e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005514:	f7fe fe42 	bl	800419c <HAL_GetTick>
 8005518:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800551a:	e008      	b.n	800552e <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800551c:	f7fe fe3e 	bl	800419c <HAL_GetTick>
 8005520:	4602      	mov	r2, r0
 8005522:	693b      	ldr	r3, [r7, #16]
 8005524:	1ad3      	subs	r3, r2, r3
 8005526:	2b64      	cmp	r3, #100	; 0x64
 8005528:	d901      	bls.n	800552e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800552a:	2303      	movs	r3, #3
 800552c:	e1f3      	b.n	8005916 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800552e:	4b51      	ldr	r3, [pc, #324]	; (8005674 <HAL_RCC_OscConfig+0x240>)
 8005530:	681b      	ldr	r3, [r3, #0]
 8005532:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005536:	2b00      	cmp	r3, #0
 8005538:	d1f0      	bne.n	800551c <HAL_RCC_OscConfig+0xe8>
 800553a:	e000      	b.n	800553e <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800553c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	681b      	ldr	r3, [r3, #0]
 8005542:	f003 0302 	and.w	r3, r3, #2
 8005546:	2b00      	cmp	r3, #0
 8005548:	d063      	beq.n	8005612 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800554a:	4b4a      	ldr	r3, [pc, #296]	; (8005674 <HAL_RCC_OscConfig+0x240>)
 800554c:	689b      	ldr	r3, [r3, #8]
 800554e:	f003 030c 	and.w	r3, r3, #12
 8005552:	2b00      	cmp	r3, #0
 8005554:	d00b      	beq.n	800556e <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005556:	4b47      	ldr	r3, [pc, #284]	; (8005674 <HAL_RCC_OscConfig+0x240>)
 8005558:	689b      	ldr	r3, [r3, #8]
 800555a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800555e:	2b08      	cmp	r3, #8
 8005560:	d11c      	bne.n	800559c <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005562:	4b44      	ldr	r3, [pc, #272]	; (8005674 <HAL_RCC_OscConfig+0x240>)
 8005564:	685b      	ldr	r3, [r3, #4]
 8005566:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800556a:	2b00      	cmp	r3, #0
 800556c:	d116      	bne.n	800559c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800556e:	4b41      	ldr	r3, [pc, #260]	; (8005674 <HAL_RCC_OscConfig+0x240>)
 8005570:	681b      	ldr	r3, [r3, #0]
 8005572:	f003 0302 	and.w	r3, r3, #2
 8005576:	2b00      	cmp	r3, #0
 8005578:	d005      	beq.n	8005586 <HAL_RCC_OscConfig+0x152>
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	68db      	ldr	r3, [r3, #12]
 800557e:	2b01      	cmp	r3, #1
 8005580:	d001      	beq.n	8005586 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8005582:	2301      	movs	r3, #1
 8005584:	e1c7      	b.n	8005916 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005586:	4b3b      	ldr	r3, [pc, #236]	; (8005674 <HAL_RCC_OscConfig+0x240>)
 8005588:	681b      	ldr	r3, [r3, #0]
 800558a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	691b      	ldr	r3, [r3, #16]
 8005592:	00db      	lsls	r3, r3, #3
 8005594:	4937      	ldr	r1, [pc, #220]	; (8005674 <HAL_RCC_OscConfig+0x240>)
 8005596:	4313      	orrs	r3, r2
 8005598:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800559a:	e03a      	b.n	8005612 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	68db      	ldr	r3, [r3, #12]
 80055a0:	2b00      	cmp	r3, #0
 80055a2:	d020      	beq.n	80055e6 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80055a4:	4b34      	ldr	r3, [pc, #208]	; (8005678 <HAL_RCC_OscConfig+0x244>)
 80055a6:	2201      	movs	r2, #1
 80055a8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80055aa:	f7fe fdf7 	bl	800419c <HAL_GetTick>
 80055ae:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80055b0:	e008      	b.n	80055c4 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80055b2:	f7fe fdf3 	bl	800419c <HAL_GetTick>
 80055b6:	4602      	mov	r2, r0
 80055b8:	693b      	ldr	r3, [r7, #16]
 80055ba:	1ad3      	subs	r3, r2, r3
 80055bc:	2b02      	cmp	r3, #2
 80055be:	d901      	bls.n	80055c4 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80055c0:	2303      	movs	r3, #3
 80055c2:	e1a8      	b.n	8005916 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80055c4:	4b2b      	ldr	r3, [pc, #172]	; (8005674 <HAL_RCC_OscConfig+0x240>)
 80055c6:	681b      	ldr	r3, [r3, #0]
 80055c8:	f003 0302 	and.w	r3, r3, #2
 80055cc:	2b00      	cmp	r3, #0
 80055ce:	d0f0      	beq.n	80055b2 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80055d0:	4b28      	ldr	r3, [pc, #160]	; (8005674 <HAL_RCC_OscConfig+0x240>)
 80055d2:	681b      	ldr	r3, [r3, #0]
 80055d4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	691b      	ldr	r3, [r3, #16]
 80055dc:	00db      	lsls	r3, r3, #3
 80055de:	4925      	ldr	r1, [pc, #148]	; (8005674 <HAL_RCC_OscConfig+0x240>)
 80055e0:	4313      	orrs	r3, r2
 80055e2:	600b      	str	r3, [r1, #0]
 80055e4:	e015      	b.n	8005612 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80055e6:	4b24      	ldr	r3, [pc, #144]	; (8005678 <HAL_RCC_OscConfig+0x244>)
 80055e8:	2200      	movs	r2, #0
 80055ea:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80055ec:	f7fe fdd6 	bl	800419c <HAL_GetTick>
 80055f0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80055f2:	e008      	b.n	8005606 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80055f4:	f7fe fdd2 	bl	800419c <HAL_GetTick>
 80055f8:	4602      	mov	r2, r0
 80055fa:	693b      	ldr	r3, [r7, #16]
 80055fc:	1ad3      	subs	r3, r2, r3
 80055fe:	2b02      	cmp	r3, #2
 8005600:	d901      	bls.n	8005606 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8005602:	2303      	movs	r3, #3
 8005604:	e187      	b.n	8005916 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005606:	4b1b      	ldr	r3, [pc, #108]	; (8005674 <HAL_RCC_OscConfig+0x240>)
 8005608:	681b      	ldr	r3, [r3, #0]
 800560a:	f003 0302 	and.w	r3, r3, #2
 800560e:	2b00      	cmp	r3, #0
 8005610:	d1f0      	bne.n	80055f4 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	681b      	ldr	r3, [r3, #0]
 8005616:	f003 0308 	and.w	r3, r3, #8
 800561a:	2b00      	cmp	r3, #0
 800561c:	d036      	beq.n	800568c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	695b      	ldr	r3, [r3, #20]
 8005622:	2b00      	cmp	r3, #0
 8005624:	d016      	beq.n	8005654 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005626:	4b15      	ldr	r3, [pc, #84]	; (800567c <HAL_RCC_OscConfig+0x248>)
 8005628:	2201      	movs	r2, #1
 800562a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800562c:	f7fe fdb6 	bl	800419c <HAL_GetTick>
 8005630:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005632:	e008      	b.n	8005646 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005634:	f7fe fdb2 	bl	800419c <HAL_GetTick>
 8005638:	4602      	mov	r2, r0
 800563a:	693b      	ldr	r3, [r7, #16]
 800563c:	1ad3      	subs	r3, r2, r3
 800563e:	2b02      	cmp	r3, #2
 8005640:	d901      	bls.n	8005646 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8005642:	2303      	movs	r3, #3
 8005644:	e167      	b.n	8005916 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005646:	4b0b      	ldr	r3, [pc, #44]	; (8005674 <HAL_RCC_OscConfig+0x240>)
 8005648:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800564a:	f003 0302 	and.w	r3, r3, #2
 800564e:	2b00      	cmp	r3, #0
 8005650:	d0f0      	beq.n	8005634 <HAL_RCC_OscConfig+0x200>
 8005652:	e01b      	b.n	800568c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005654:	4b09      	ldr	r3, [pc, #36]	; (800567c <HAL_RCC_OscConfig+0x248>)
 8005656:	2200      	movs	r2, #0
 8005658:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800565a:	f7fe fd9f 	bl	800419c <HAL_GetTick>
 800565e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005660:	e00e      	b.n	8005680 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005662:	f7fe fd9b 	bl	800419c <HAL_GetTick>
 8005666:	4602      	mov	r2, r0
 8005668:	693b      	ldr	r3, [r7, #16]
 800566a:	1ad3      	subs	r3, r2, r3
 800566c:	2b02      	cmp	r3, #2
 800566e:	d907      	bls.n	8005680 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8005670:	2303      	movs	r3, #3
 8005672:	e150      	b.n	8005916 <HAL_RCC_OscConfig+0x4e2>
 8005674:	40023800 	.word	0x40023800
 8005678:	42470000 	.word	0x42470000
 800567c:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005680:	4b88      	ldr	r3, [pc, #544]	; (80058a4 <HAL_RCC_OscConfig+0x470>)
 8005682:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005684:	f003 0302 	and.w	r3, r3, #2
 8005688:	2b00      	cmp	r3, #0
 800568a:	d1ea      	bne.n	8005662 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	681b      	ldr	r3, [r3, #0]
 8005690:	f003 0304 	and.w	r3, r3, #4
 8005694:	2b00      	cmp	r3, #0
 8005696:	f000 8097 	beq.w	80057c8 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800569a:	2300      	movs	r3, #0
 800569c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800569e:	4b81      	ldr	r3, [pc, #516]	; (80058a4 <HAL_RCC_OscConfig+0x470>)
 80056a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80056a2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80056a6:	2b00      	cmp	r3, #0
 80056a8:	d10f      	bne.n	80056ca <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80056aa:	2300      	movs	r3, #0
 80056ac:	60bb      	str	r3, [r7, #8]
 80056ae:	4b7d      	ldr	r3, [pc, #500]	; (80058a4 <HAL_RCC_OscConfig+0x470>)
 80056b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80056b2:	4a7c      	ldr	r2, [pc, #496]	; (80058a4 <HAL_RCC_OscConfig+0x470>)
 80056b4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80056b8:	6413      	str	r3, [r2, #64]	; 0x40
 80056ba:	4b7a      	ldr	r3, [pc, #488]	; (80058a4 <HAL_RCC_OscConfig+0x470>)
 80056bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80056be:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80056c2:	60bb      	str	r3, [r7, #8]
 80056c4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80056c6:	2301      	movs	r3, #1
 80056c8:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80056ca:	4b77      	ldr	r3, [pc, #476]	; (80058a8 <HAL_RCC_OscConfig+0x474>)
 80056cc:	681b      	ldr	r3, [r3, #0]
 80056ce:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80056d2:	2b00      	cmp	r3, #0
 80056d4:	d118      	bne.n	8005708 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80056d6:	4b74      	ldr	r3, [pc, #464]	; (80058a8 <HAL_RCC_OscConfig+0x474>)
 80056d8:	681b      	ldr	r3, [r3, #0]
 80056da:	4a73      	ldr	r2, [pc, #460]	; (80058a8 <HAL_RCC_OscConfig+0x474>)
 80056dc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80056e0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80056e2:	f7fe fd5b 	bl	800419c <HAL_GetTick>
 80056e6:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80056e8:	e008      	b.n	80056fc <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80056ea:	f7fe fd57 	bl	800419c <HAL_GetTick>
 80056ee:	4602      	mov	r2, r0
 80056f0:	693b      	ldr	r3, [r7, #16]
 80056f2:	1ad3      	subs	r3, r2, r3
 80056f4:	2b02      	cmp	r3, #2
 80056f6:	d901      	bls.n	80056fc <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80056f8:	2303      	movs	r3, #3
 80056fa:	e10c      	b.n	8005916 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80056fc:	4b6a      	ldr	r3, [pc, #424]	; (80058a8 <HAL_RCC_OscConfig+0x474>)
 80056fe:	681b      	ldr	r3, [r3, #0]
 8005700:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005704:	2b00      	cmp	r3, #0
 8005706:	d0f0      	beq.n	80056ea <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	689b      	ldr	r3, [r3, #8]
 800570c:	2b01      	cmp	r3, #1
 800570e:	d106      	bne.n	800571e <HAL_RCC_OscConfig+0x2ea>
 8005710:	4b64      	ldr	r3, [pc, #400]	; (80058a4 <HAL_RCC_OscConfig+0x470>)
 8005712:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005714:	4a63      	ldr	r2, [pc, #396]	; (80058a4 <HAL_RCC_OscConfig+0x470>)
 8005716:	f043 0301 	orr.w	r3, r3, #1
 800571a:	6713      	str	r3, [r2, #112]	; 0x70
 800571c:	e01c      	b.n	8005758 <HAL_RCC_OscConfig+0x324>
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	689b      	ldr	r3, [r3, #8]
 8005722:	2b05      	cmp	r3, #5
 8005724:	d10c      	bne.n	8005740 <HAL_RCC_OscConfig+0x30c>
 8005726:	4b5f      	ldr	r3, [pc, #380]	; (80058a4 <HAL_RCC_OscConfig+0x470>)
 8005728:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800572a:	4a5e      	ldr	r2, [pc, #376]	; (80058a4 <HAL_RCC_OscConfig+0x470>)
 800572c:	f043 0304 	orr.w	r3, r3, #4
 8005730:	6713      	str	r3, [r2, #112]	; 0x70
 8005732:	4b5c      	ldr	r3, [pc, #368]	; (80058a4 <HAL_RCC_OscConfig+0x470>)
 8005734:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005736:	4a5b      	ldr	r2, [pc, #364]	; (80058a4 <HAL_RCC_OscConfig+0x470>)
 8005738:	f043 0301 	orr.w	r3, r3, #1
 800573c:	6713      	str	r3, [r2, #112]	; 0x70
 800573e:	e00b      	b.n	8005758 <HAL_RCC_OscConfig+0x324>
 8005740:	4b58      	ldr	r3, [pc, #352]	; (80058a4 <HAL_RCC_OscConfig+0x470>)
 8005742:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005744:	4a57      	ldr	r2, [pc, #348]	; (80058a4 <HAL_RCC_OscConfig+0x470>)
 8005746:	f023 0301 	bic.w	r3, r3, #1
 800574a:	6713      	str	r3, [r2, #112]	; 0x70
 800574c:	4b55      	ldr	r3, [pc, #340]	; (80058a4 <HAL_RCC_OscConfig+0x470>)
 800574e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005750:	4a54      	ldr	r2, [pc, #336]	; (80058a4 <HAL_RCC_OscConfig+0x470>)
 8005752:	f023 0304 	bic.w	r3, r3, #4
 8005756:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	689b      	ldr	r3, [r3, #8]
 800575c:	2b00      	cmp	r3, #0
 800575e:	d015      	beq.n	800578c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005760:	f7fe fd1c 	bl	800419c <HAL_GetTick>
 8005764:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005766:	e00a      	b.n	800577e <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005768:	f7fe fd18 	bl	800419c <HAL_GetTick>
 800576c:	4602      	mov	r2, r0
 800576e:	693b      	ldr	r3, [r7, #16]
 8005770:	1ad3      	subs	r3, r2, r3
 8005772:	f241 3288 	movw	r2, #5000	; 0x1388
 8005776:	4293      	cmp	r3, r2
 8005778:	d901      	bls.n	800577e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800577a:	2303      	movs	r3, #3
 800577c:	e0cb      	b.n	8005916 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800577e:	4b49      	ldr	r3, [pc, #292]	; (80058a4 <HAL_RCC_OscConfig+0x470>)
 8005780:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005782:	f003 0302 	and.w	r3, r3, #2
 8005786:	2b00      	cmp	r3, #0
 8005788:	d0ee      	beq.n	8005768 <HAL_RCC_OscConfig+0x334>
 800578a:	e014      	b.n	80057b6 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800578c:	f7fe fd06 	bl	800419c <HAL_GetTick>
 8005790:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005792:	e00a      	b.n	80057aa <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005794:	f7fe fd02 	bl	800419c <HAL_GetTick>
 8005798:	4602      	mov	r2, r0
 800579a:	693b      	ldr	r3, [r7, #16]
 800579c:	1ad3      	subs	r3, r2, r3
 800579e:	f241 3288 	movw	r2, #5000	; 0x1388
 80057a2:	4293      	cmp	r3, r2
 80057a4:	d901      	bls.n	80057aa <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80057a6:	2303      	movs	r3, #3
 80057a8:	e0b5      	b.n	8005916 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80057aa:	4b3e      	ldr	r3, [pc, #248]	; (80058a4 <HAL_RCC_OscConfig+0x470>)
 80057ac:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80057ae:	f003 0302 	and.w	r3, r3, #2
 80057b2:	2b00      	cmp	r3, #0
 80057b4:	d1ee      	bne.n	8005794 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80057b6:	7dfb      	ldrb	r3, [r7, #23]
 80057b8:	2b01      	cmp	r3, #1
 80057ba:	d105      	bne.n	80057c8 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80057bc:	4b39      	ldr	r3, [pc, #228]	; (80058a4 <HAL_RCC_OscConfig+0x470>)
 80057be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80057c0:	4a38      	ldr	r2, [pc, #224]	; (80058a4 <HAL_RCC_OscConfig+0x470>)
 80057c2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80057c6:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	699b      	ldr	r3, [r3, #24]
 80057cc:	2b00      	cmp	r3, #0
 80057ce:	f000 80a1 	beq.w	8005914 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80057d2:	4b34      	ldr	r3, [pc, #208]	; (80058a4 <HAL_RCC_OscConfig+0x470>)
 80057d4:	689b      	ldr	r3, [r3, #8]
 80057d6:	f003 030c 	and.w	r3, r3, #12
 80057da:	2b08      	cmp	r3, #8
 80057dc:	d05c      	beq.n	8005898 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	699b      	ldr	r3, [r3, #24]
 80057e2:	2b02      	cmp	r3, #2
 80057e4:	d141      	bne.n	800586a <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80057e6:	4b31      	ldr	r3, [pc, #196]	; (80058ac <HAL_RCC_OscConfig+0x478>)
 80057e8:	2200      	movs	r2, #0
 80057ea:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80057ec:	f7fe fcd6 	bl	800419c <HAL_GetTick>
 80057f0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80057f2:	e008      	b.n	8005806 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80057f4:	f7fe fcd2 	bl	800419c <HAL_GetTick>
 80057f8:	4602      	mov	r2, r0
 80057fa:	693b      	ldr	r3, [r7, #16]
 80057fc:	1ad3      	subs	r3, r2, r3
 80057fe:	2b02      	cmp	r3, #2
 8005800:	d901      	bls.n	8005806 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8005802:	2303      	movs	r3, #3
 8005804:	e087      	b.n	8005916 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005806:	4b27      	ldr	r3, [pc, #156]	; (80058a4 <HAL_RCC_OscConfig+0x470>)
 8005808:	681b      	ldr	r3, [r3, #0]
 800580a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800580e:	2b00      	cmp	r3, #0
 8005810:	d1f0      	bne.n	80057f4 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	69da      	ldr	r2, [r3, #28]
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	6a1b      	ldr	r3, [r3, #32]
 800581a:	431a      	orrs	r2, r3
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005820:	019b      	lsls	r3, r3, #6
 8005822:	431a      	orrs	r2, r3
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005828:	085b      	lsrs	r3, r3, #1
 800582a:	3b01      	subs	r3, #1
 800582c:	041b      	lsls	r3, r3, #16
 800582e:	431a      	orrs	r2, r3
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005834:	061b      	lsls	r3, r3, #24
 8005836:	491b      	ldr	r1, [pc, #108]	; (80058a4 <HAL_RCC_OscConfig+0x470>)
 8005838:	4313      	orrs	r3, r2
 800583a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800583c:	4b1b      	ldr	r3, [pc, #108]	; (80058ac <HAL_RCC_OscConfig+0x478>)
 800583e:	2201      	movs	r2, #1
 8005840:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005842:	f7fe fcab 	bl	800419c <HAL_GetTick>
 8005846:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005848:	e008      	b.n	800585c <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800584a:	f7fe fca7 	bl	800419c <HAL_GetTick>
 800584e:	4602      	mov	r2, r0
 8005850:	693b      	ldr	r3, [r7, #16]
 8005852:	1ad3      	subs	r3, r2, r3
 8005854:	2b02      	cmp	r3, #2
 8005856:	d901      	bls.n	800585c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8005858:	2303      	movs	r3, #3
 800585a:	e05c      	b.n	8005916 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800585c:	4b11      	ldr	r3, [pc, #68]	; (80058a4 <HAL_RCC_OscConfig+0x470>)
 800585e:	681b      	ldr	r3, [r3, #0]
 8005860:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005864:	2b00      	cmp	r3, #0
 8005866:	d0f0      	beq.n	800584a <HAL_RCC_OscConfig+0x416>
 8005868:	e054      	b.n	8005914 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800586a:	4b10      	ldr	r3, [pc, #64]	; (80058ac <HAL_RCC_OscConfig+0x478>)
 800586c:	2200      	movs	r2, #0
 800586e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005870:	f7fe fc94 	bl	800419c <HAL_GetTick>
 8005874:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005876:	e008      	b.n	800588a <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005878:	f7fe fc90 	bl	800419c <HAL_GetTick>
 800587c:	4602      	mov	r2, r0
 800587e:	693b      	ldr	r3, [r7, #16]
 8005880:	1ad3      	subs	r3, r2, r3
 8005882:	2b02      	cmp	r3, #2
 8005884:	d901      	bls.n	800588a <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8005886:	2303      	movs	r3, #3
 8005888:	e045      	b.n	8005916 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800588a:	4b06      	ldr	r3, [pc, #24]	; (80058a4 <HAL_RCC_OscConfig+0x470>)
 800588c:	681b      	ldr	r3, [r3, #0]
 800588e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005892:	2b00      	cmp	r3, #0
 8005894:	d1f0      	bne.n	8005878 <HAL_RCC_OscConfig+0x444>
 8005896:	e03d      	b.n	8005914 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005898:	687b      	ldr	r3, [r7, #4]
 800589a:	699b      	ldr	r3, [r3, #24]
 800589c:	2b01      	cmp	r3, #1
 800589e:	d107      	bne.n	80058b0 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80058a0:	2301      	movs	r3, #1
 80058a2:	e038      	b.n	8005916 <HAL_RCC_OscConfig+0x4e2>
 80058a4:	40023800 	.word	0x40023800
 80058a8:	40007000 	.word	0x40007000
 80058ac:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80058b0:	4b1b      	ldr	r3, [pc, #108]	; (8005920 <HAL_RCC_OscConfig+0x4ec>)
 80058b2:	685b      	ldr	r3, [r3, #4]
 80058b4:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	699b      	ldr	r3, [r3, #24]
 80058ba:	2b01      	cmp	r3, #1
 80058bc:	d028      	beq.n	8005910 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80058be:	68fb      	ldr	r3, [r7, #12]
 80058c0:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80058c8:	429a      	cmp	r2, r3
 80058ca:	d121      	bne.n	8005910 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80058cc:	68fb      	ldr	r3, [r7, #12]
 80058ce:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80058d2:	687b      	ldr	r3, [r7, #4]
 80058d4:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80058d6:	429a      	cmp	r2, r3
 80058d8:	d11a      	bne.n	8005910 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80058da:	68fa      	ldr	r2, [r7, #12]
 80058dc:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80058e0:	4013      	ands	r3, r2
 80058e2:	687a      	ldr	r2, [r7, #4]
 80058e4:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80058e6:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80058e8:	4293      	cmp	r3, r2
 80058ea:	d111      	bne.n	8005910 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80058ec:	68fb      	ldr	r3, [r7, #12]
 80058ee:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80058f6:	085b      	lsrs	r3, r3, #1
 80058f8:	3b01      	subs	r3, #1
 80058fa:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80058fc:	429a      	cmp	r2, r3
 80058fe:	d107      	bne.n	8005910 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8005900:	68fb      	ldr	r3, [r7, #12]
 8005902:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800590a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800590c:	429a      	cmp	r2, r3
 800590e:	d001      	beq.n	8005914 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8005910:	2301      	movs	r3, #1
 8005912:	e000      	b.n	8005916 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8005914:	2300      	movs	r3, #0
}
 8005916:	4618      	mov	r0, r3
 8005918:	3718      	adds	r7, #24
 800591a:	46bd      	mov	sp, r7
 800591c:	bd80      	pop	{r7, pc}
 800591e:	bf00      	nop
 8005920:	40023800 	.word	0x40023800

08005924 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005924:	b580      	push	{r7, lr}
 8005926:	b084      	sub	sp, #16
 8005928:	af00      	add	r7, sp, #0
 800592a:	6078      	str	r0, [r7, #4]
 800592c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	2b00      	cmp	r3, #0
 8005932:	d101      	bne.n	8005938 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005934:	2301      	movs	r3, #1
 8005936:	e0cc      	b.n	8005ad2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8005938:	4b68      	ldr	r3, [pc, #416]	; (8005adc <HAL_RCC_ClockConfig+0x1b8>)
 800593a:	681b      	ldr	r3, [r3, #0]
 800593c:	f003 0307 	and.w	r3, r3, #7
 8005940:	683a      	ldr	r2, [r7, #0]
 8005942:	429a      	cmp	r2, r3
 8005944:	d90c      	bls.n	8005960 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005946:	4b65      	ldr	r3, [pc, #404]	; (8005adc <HAL_RCC_ClockConfig+0x1b8>)
 8005948:	683a      	ldr	r2, [r7, #0]
 800594a:	b2d2      	uxtb	r2, r2
 800594c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800594e:	4b63      	ldr	r3, [pc, #396]	; (8005adc <HAL_RCC_ClockConfig+0x1b8>)
 8005950:	681b      	ldr	r3, [r3, #0]
 8005952:	f003 0307 	and.w	r3, r3, #7
 8005956:	683a      	ldr	r2, [r7, #0]
 8005958:	429a      	cmp	r2, r3
 800595a:	d001      	beq.n	8005960 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800595c:	2301      	movs	r3, #1
 800595e:	e0b8      	b.n	8005ad2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	681b      	ldr	r3, [r3, #0]
 8005964:	f003 0302 	and.w	r3, r3, #2
 8005968:	2b00      	cmp	r3, #0
 800596a:	d020      	beq.n	80059ae <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	681b      	ldr	r3, [r3, #0]
 8005970:	f003 0304 	and.w	r3, r3, #4
 8005974:	2b00      	cmp	r3, #0
 8005976:	d005      	beq.n	8005984 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005978:	4b59      	ldr	r3, [pc, #356]	; (8005ae0 <HAL_RCC_ClockConfig+0x1bc>)
 800597a:	689b      	ldr	r3, [r3, #8]
 800597c:	4a58      	ldr	r2, [pc, #352]	; (8005ae0 <HAL_RCC_ClockConfig+0x1bc>)
 800597e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8005982:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	681b      	ldr	r3, [r3, #0]
 8005988:	f003 0308 	and.w	r3, r3, #8
 800598c:	2b00      	cmp	r3, #0
 800598e:	d005      	beq.n	800599c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005990:	4b53      	ldr	r3, [pc, #332]	; (8005ae0 <HAL_RCC_ClockConfig+0x1bc>)
 8005992:	689b      	ldr	r3, [r3, #8]
 8005994:	4a52      	ldr	r2, [pc, #328]	; (8005ae0 <HAL_RCC_ClockConfig+0x1bc>)
 8005996:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800599a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800599c:	4b50      	ldr	r3, [pc, #320]	; (8005ae0 <HAL_RCC_ClockConfig+0x1bc>)
 800599e:	689b      	ldr	r3, [r3, #8]
 80059a0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	689b      	ldr	r3, [r3, #8]
 80059a8:	494d      	ldr	r1, [pc, #308]	; (8005ae0 <HAL_RCC_ClockConfig+0x1bc>)
 80059aa:	4313      	orrs	r3, r2
 80059ac:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	681b      	ldr	r3, [r3, #0]
 80059b2:	f003 0301 	and.w	r3, r3, #1
 80059b6:	2b00      	cmp	r3, #0
 80059b8:	d044      	beq.n	8005a44 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	685b      	ldr	r3, [r3, #4]
 80059be:	2b01      	cmp	r3, #1
 80059c0:	d107      	bne.n	80059d2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80059c2:	4b47      	ldr	r3, [pc, #284]	; (8005ae0 <HAL_RCC_ClockConfig+0x1bc>)
 80059c4:	681b      	ldr	r3, [r3, #0]
 80059c6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80059ca:	2b00      	cmp	r3, #0
 80059cc:	d119      	bne.n	8005a02 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80059ce:	2301      	movs	r3, #1
 80059d0:	e07f      	b.n	8005ad2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	685b      	ldr	r3, [r3, #4]
 80059d6:	2b02      	cmp	r3, #2
 80059d8:	d003      	beq.n	80059e2 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80059de:	2b03      	cmp	r3, #3
 80059e0:	d107      	bne.n	80059f2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80059e2:	4b3f      	ldr	r3, [pc, #252]	; (8005ae0 <HAL_RCC_ClockConfig+0x1bc>)
 80059e4:	681b      	ldr	r3, [r3, #0]
 80059e6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80059ea:	2b00      	cmp	r3, #0
 80059ec:	d109      	bne.n	8005a02 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80059ee:	2301      	movs	r3, #1
 80059f0:	e06f      	b.n	8005ad2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80059f2:	4b3b      	ldr	r3, [pc, #236]	; (8005ae0 <HAL_RCC_ClockConfig+0x1bc>)
 80059f4:	681b      	ldr	r3, [r3, #0]
 80059f6:	f003 0302 	and.w	r3, r3, #2
 80059fa:	2b00      	cmp	r3, #0
 80059fc:	d101      	bne.n	8005a02 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80059fe:	2301      	movs	r3, #1
 8005a00:	e067      	b.n	8005ad2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005a02:	4b37      	ldr	r3, [pc, #220]	; (8005ae0 <HAL_RCC_ClockConfig+0x1bc>)
 8005a04:	689b      	ldr	r3, [r3, #8]
 8005a06:	f023 0203 	bic.w	r2, r3, #3
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	685b      	ldr	r3, [r3, #4]
 8005a0e:	4934      	ldr	r1, [pc, #208]	; (8005ae0 <HAL_RCC_ClockConfig+0x1bc>)
 8005a10:	4313      	orrs	r3, r2
 8005a12:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005a14:	f7fe fbc2 	bl	800419c <HAL_GetTick>
 8005a18:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005a1a:	e00a      	b.n	8005a32 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005a1c:	f7fe fbbe 	bl	800419c <HAL_GetTick>
 8005a20:	4602      	mov	r2, r0
 8005a22:	68fb      	ldr	r3, [r7, #12]
 8005a24:	1ad3      	subs	r3, r2, r3
 8005a26:	f241 3288 	movw	r2, #5000	; 0x1388
 8005a2a:	4293      	cmp	r3, r2
 8005a2c:	d901      	bls.n	8005a32 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8005a2e:	2303      	movs	r3, #3
 8005a30:	e04f      	b.n	8005ad2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005a32:	4b2b      	ldr	r3, [pc, #172]	; (8005ae0 <HAL_RCC_ClockConfig+0x1bc>)
 8005a34:	689b      	ldr	r3, [r3, #8]
 8005a36:	f003 020c 	and.w	r2, r3, #12
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	685b      	ldr	r3, [r3, #4]
 8005a3e:	009b      	lsls	r3, r3, #2
 8005a40:	429a      	cmp	r2, r3
 8005a42:	d1eb      	bne.n	8005a1c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8005a44:	4b25      	ldr	r3, [pc, #148]	; (8005adc <HAL_RCC_ClockConfig+0x1b8>)
 8005a46:	681b      	ldr	r3, [r3, #0]
 8005a48:	f003 0307 	and.w	r3, r3, #7
 8005a4c:	683a      	ldr	r2, [r7, #0]
 8005a4e:	429a      	cmp	r2, r3
 8005a50:	d20c      	bcs.n	8005a6c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005a52:	4b22      	ldr	r3, [pc, #136]	; (8005adc <HAL_RCC_ClockConfig+0x1b8>)
 8005a54:	683a      	ldr	r2, [r7, #0]
 8005a56:	b2d2      	uxtb	r2, r2
 8005a58:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005a5a:	4b20      	ldr	r3, [pc, #128]	; (8005adc <HAL_RCC_ClockConfig+0x1b8>)
 8005a5c:	681b      	ldr	r3, [r3, #0]
 8005a5e:	f003 0307 	and.w	r3, r3, #7
 8005a62:	683a      	ldr	r2, [r7, #0]
 8005a64:	429a      	cmp	r2, r3
 8005a66:	d001      	beq.n	8005a6c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8005a68:	2301      	movs	r3, #1
 8005a6a:	e032      	b.n	8005ad2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	681b      	ldr	r3, [r3, #0]
 8005a70:	f003 0304 	and.w	r3, r3, #4
 8005a74:	2b00      	cmp	r3, #0
 8005a76:	d008      	beq.n	8005a8a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005a78:	4b19      	ldr	r3, [pc, #100]	; (8005ae0 <HAL_RCC_ClockConfig+0x1bc>)
 8005a7a:	689b      	ldr	r3, [r3, #8]
 8005a7c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	68db      	ldr	r3, [r3, #12]
 8005a84:	4916      	ldr	r1, [pc, #88]	; (8005ae0 <HAL_RCC_ClockConfig+0x1bc>)
 8005a86:	4313      	orrs	r3, r2
 8005a88:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	681b      	ldr	r3, [r3, #0]
 8005a8e:	f003 0308 	and.w	r3, r3, #8
 8005a92:	2b00      	cmp	r3, #0
 8005a94:	d009      	beq.n	8005aaa <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005a96:	4b12      	ldr	r3, [pc, #72]	; (8005ae0 <HAL_RCC_ClockConfig+0x1bc>)
 8005a98:	689b      	ldr	r3, [r3, #8]
 8005a9a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	691b      	ldr	r3, [r3, #16]
 8005aa2:	00db      	lsls	r3, r3, #3
 8005aa4:	490e      	ldr	r1, [pc, #56]	; (8005ae0 <HAL_RCC_ClockConfig+0x1bc>)
 8005aa6:	4313      	orrs	r3, r2
 8005aa8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8005aaa:	f000 f821 	bl	8005af0 <HAL_RCC_GetSysClockFreq>
 8005aae:	4602      	mov	r2, r0
 8005ab0:	4b0b      	ldr	r3, [pc, #44]	; (8005ae0 <HAL_RCC_ClockConfig+0x1bc>)
 8005ab2:	689b      	ldr	r3, [r3, #8]
 8005ab4:	091b      	lsrs	r3, r3, #4
 8005ab6:	f003 030f 	and.w	r3, r3, #15
 8005aba:	490a      	ldr	r1, [pc, #40]	; (8005ae4 <HAL_RCC_ClockConfig+0x1c0>)
 8005abc:	5ccb      	ldrb	r3, [r1, r3]
 8005abe:	fa22 f303 	lsr.w	r3, r2, r3
 8005ac2:	4a09      	ldr	r2, [pc, #36]	; (8005ae8 <HAL_RCC_ClockConfig+0x1c4>)
 8005ac4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8005ac6:	4b09      	ldr	r3, [pc, #36]	; (8005aec <HAL_RCC_ClockConfig+0x1c8>)
 8005ac8:	681b      	ldr	r3, [r3, #0]
 8005aca:	4618      	mov	r0, r3
 8005acc:	f7fe fb22 	bl	8004114 <HAL_InitTick>

  return HAL_OK;
 8005ad0:	2300      	movs	r3, #0
}
 8005ad2:	4618      	mov	r0, r3
 8005ad4:	3710      	adds	r7, #16
 8005ad6:	46bd      	mov	sp, r7
 8005ad8:	bd80      	pop	{r7, pc}
 8005ada:	bf00      	nop
 8005adc:	40023c00 	.word	0x40023c00
 8005ae0:	40023800 	.word	0x40023800
 8005ae4:	080085e0 	.word	0x080085e0
 8005ae8:	20000018 	.word	0x20000018
 8005aec:	2000001c 	.word	0x2000001c

08005af0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005af0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005af4:	b094      	sub	sp, #80	; 0x50
 8005af6:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8005af8:	2300      	movs	r3, #0
 8005afa:	647b      	str	r3, [r7, #68]	; 0x44
 8005afc:	2300      	movs	r3, #0
 8005afe:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005b00:	2300      	movs	r3, #0
 8005b02:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8005b04:	2300      	movs	r3, #0
 8005b06:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005b08:	4b79      	ldr	r3, [pc, #484]	; (8005cf0 <HAL_RCC_GetSysClockFreq+0x200>)
 8005b0a:	689b      	ldr	r3, [r3, #8]
 8005b0c:	f003 030c 	and.w	r3, r3, #12
 8005b10:	2b08      	cmp	r3, #8
 8005b12:	d00d      	beq.n	8005b30 <HAL_RCC_GetSysClockFreq+0x40>
 8005b14:	2b08      	cmp	r3, #8
 8005b16:	f200 80e1 	bhi.w	8005cdc <HAL_RCC_GetSysClockFreq+0x1ec>
 8005b1a:	2b00      	cmp	r3, #0
 8005b1c:	d002      	beq.n	8005b24 <HAL_RCC_GetSysClockFreq+0x34>
 8005b1e:	2b04      	cmp	r3, #4
 8005b20:	d003      	beq.n	8005b2a <HAL_RCC_GetSysClockFreq+0x3a>
 8005b22:	e0db      	b.n	8005cdc <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8005b24:	4b73      	ldr	r3, [pc, #460]	; (8005cf4 <HAL_RCC_GetSysClockFreq+0x204>)
 8005b26:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8005b28:	e0db      	b.n	8005ce2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8005b2a:	4b73      	ldr	r3, [pc, #460]	; (8005cf8 <HAL_RCC_GetSysClockFreq+0x208>)
 8005b2c:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8005b2e:	e0d8      	b.n	8005ce2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005b30:	4b6f      	ldr	r3, [pc, #444]	; (8005cf0 <HAL_RCC_GetSysClockFreq+0x200>)
 8005b32:	685b      	ldr	r3, [r3, #4]
 8005b34:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005b38:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8005b3a:	4b6d      	ldr	r3, [pc, #436]	; (8005cf0 <HAL_RCC_GetSysClockFreq+0x200>)
 8005b3c:	685b      	ldr	r3, [r3, #4]
 8005b3e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005b42:	2b00      	cmp	r3, #0
 8005b44:	d063      	beq.n	8005c0e <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005b46:	4b6a      	ldr	r3, [pc, #424]	; (8005cf0 <HAL_RCC_GetSysClockFreq+0x200>)
 8005b48:	685b      	ldr	r3, [r3, #4]
 8005b4a:	099b      	lsrs	r3, r3, #6
 8005b4c:	2200      	movs	r2, #0
 8005b4e:	63bb      	str	r3, [r7, #56]	; 0x38
 8005b50:	63fa      	str	r2, [r7, #60]	; 0x3c
 8005b52:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005b54:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005b58:	633b      	str	r3, [r7, #48]	; 0x30
 8005b5a:	2300      	movs	r3, #0
 8005b5c:	637b      	str	r3, [r7, #52]	; 0x34
 8005b5e:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8005b62:	4622      	mov	r2, r4
 8005b64:	462b      	mov	r3, r5
 8005b66:	f04f 0000 	mov.w	r0, #0
 8005b6a:	f04f 0100 	mov.w	r1, #0
 8005b6e:	0159      	lsls	r1, r3, #5
 8005b70:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005b74:	0150      	lsls	r0, r2, #5
 8005b76:	4602      	mov	r2, r0
 8005b78:	460b      	mov	r3, r1
 8005b7a:	4621      	mov	r1, r4
 8005b7c:	1a51      	subs	r1, r2, r1
 8005b7e:	6139      	str	r1, [r7, #16]
 8005b80:	4629      	mov	r1, r5
 8005b82:	eb63 0301 	sbc.w	r3, r3, r1
 8005b86:	617b      	str	r3, [r7, #20]
 8005b88:	f04f 0200 	mov.w	r2, #0
 8005b8c:	f04f 0300 	mov.w	r3, #0
 8005b90:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005b94:	4659      	mov	r1, fp
 8005b96:	018b      	lsls	r3, r1, #6
 8005b98:	4651      	mov	r1, sl
 8005b9a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8005b9e:	4651      	mov	r1, sl
 8005ba0:	018a      	lsls	r2, r1, #6
 8005ba2:	4651      	mov	r1, sl
 8005ba4:	ebb2 0801 	subs.w	r8, r2, r1
 8005ba8:	4659      	mov	r1, fp
 8005baa:	eb63 0901 	sbc.w	r9, r3, r1
 8005bae:	f04f 0200 	mov.w	r2, #0
 8005bb2:	f04f 0300 	mov.w	r3, #0
 8005bb6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8005bba:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005bbe:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005bc2:	4690      	mov	r8, r2
 8005bc4:	4699      	mov	r9, r3
 8005bc6:	4623      	mov	r3, r4
 8005bc8:	eb18 0303 	adds.w	r3, r8, r3
 8005bcc:	60bb      	str	r3, [r7, #8]
 8005bce:	462b      	mov	r3, r5
 8005bd0:	eb49 0303 	adc.w	r3, r9, r3
 8005bd4:	60fb      	str	r3, [r7, #12]
 8005bd6:	f04f 0200 	mov.w	r2, #0
 8005bda:	f04f 0300 	mov.w	r3, #0
 8005bde:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8005be2:	4629      	mov	r1, r5
 8005be4:	024b      	lsls	r3, r1, #9
 8005be6:	4621      	mov	r1, r4
 8005be8:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8005bec:	4621      	mov	r1, r4
 8005bee:	024a      	lsls	r2, r1, #9
 8005bf0:	4610      	mov	r0, r2
 8005bf2:	4619      	mov	r1, r3
 8005bf4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005bf6:	2200      	movs	r2, #0
 8005bf8:	62bb      	str	r3, [r7, #40]	; 0x28
 8005bfa:	62fa      	str	r2, [r7, #44]	; 0x2c
 8005bfc:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8005c00:	f7fa ff00 	bl	8000a04 <__aeabi_uldivmod>
 8005c04:	4602      	mov	r2, r0
 8005c06:	460b      	mov	r3, r1
 8005c08:	4613      	mov	r3, r2
 8005c0a:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005c0c:	e058      	b.n	8005cc0 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005c0e:	4b38      	ldr	r3, [pc, #224]	; (8005cf0 <HAL_RCC_GetSysClockFreq+0x200>)
 8005c10:	685b      	ldr	r3, [r3, #4]
 8005c12:	099b      	lsrs	r3, r3, #6
 8005c14:	2200      	movs	r2, #0
 8005c16:	4618      	mov	r0, r3
 8005c18:	4611      	mov	r1, r2
 8005c1a:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8005c1e:	623b      	str	r3, [r7, #32]
 8005c20:	2300      	movs	r3, #0
 8005c22:	627b      	str	r3, [r7, #36]	; 0x24
 8005c24:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8005c28:	4642      	mov	r2, r8
 8005c2a:	464b      	mov	r3, r9
 8005c2c:	f04f 0000 	mov.w	r0, #0
 8005c30:	f04f 0100 	mov.w	r1, #0
 8005c34:	0159      	lsls	r1, r3, #5
 8005c36:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005c3a:	0150      	lsls	r0, r2, #5
 8005c3c:	4602      	mov	r2, r0
 8005c3e:	460b      	mov	r3, r1
 8005c40:	4641      	mov	r1, r8
 8005c42:	ebb2 0a01 	subs.w	sl, r2, r1
 8005c46:	4649      	mov	r1, r9
 8005c48:	eb63 0b01 	sbc.w	fp, r3, r1
 8005c4c:	f04f 0200 	mov.w	r2, #0
 8005c50:	f04f 0300 	mov.w	r3, #0
 8005c54:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8005c58:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8005c5c:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8005c60:	ebb2 040a 	subs.w	r4, r2, sl
 8005c64:	eb63 050b 	sbc.w	r5, r3, fp
 8005c68:	f04f 0200 	mov.w	r2, #0
 8005c6c:	f04f 0300 	mov.w	r3, #0
 8005c70:	00eb      	lsls	r3, r5, #3
 8005c72:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005c76:	00e2      	lsls	r2, r4, #3
 8005c78:	4614      	mov	r4, r2
 8005c7a:	461d      	mov	r5, r3
 8005c7c:	4643      	mov	r3, r8
 8005c7e:	18e3      	adds	r3, r4, r3
 8005c80:	603b      	str	r3, [r7, #0]
 8005c82:	464b      	mov	r3, r9
 8005c84:	eb45 0303 	adc.w	r3, r5, r3
 8005c88:	607b      	str	r3, [r7, #4]
 8005c8a:	f04f 0200 	mov.w	r2, #0
 8005c8e:	f04f 0300 	mov.w	r3, #0
 8005c92:	e9d7 4500 	ldrd	r4, r5, [r7]
 8005c96:	4629      	mov	r1, r5
 8005c98:	028b      	lsls	r3, r1, #10
 8005c9a:	4621      	mov	r1, r4
 8005c9c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8005ca0:	4621      	mov	r1, r4
 8005ca2:	028a      	lsls	r2, r1, #10
 8005ca4:	4610      	mov	r0, r2
 8005ca6:	4619      	mov	r1, r3
 8005ca8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005caa:	2200      	movs	r2, #0
 8005cac:	61bb      	str	r3, [r7, #24]
 8005cae:	61fa      	str	r2, [r7, #28]
 8005cb0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005cb4:	f7fa fea6 	bl	8000a04 <__aeabi_uldivmod>
 8005cb8:	4602      	mov	r2, r0
 8005cba:	460b      	mov	r3, r1
 8005cbc:	4613      	mov	r3, r2
 8005cbe:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8005cc0:	4b0b      	ldr	r3, [pc, #44]	; (8005cf0 <HAL_RCC_GetSysClockFreq+0x200>)
 8005cc2:	685b      	ldr	r3, [r3, #4]
 8005cc4:	0c1b      	lsrs	r3, r3, #16
 8005cc6:	f003 0303 	and.w	r3, r3, #3
 8005cca:	3301      	adds	r3, #1
 8005ccc:	005b      	lsls	r3, r3, #1
 8005cce:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8005cd0:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8005cd2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005cd4:	fbb2 f3f3 	udiv	r3, r2, r3
 8005cd8:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8005cda:	e002      	b.n	8005ce2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8005cdc:	4b05      	ldr	r3, [pc, #20]	; (8005cf4 <HAL_RCC_GetSysClockFreq+0x204>)
 8005cde:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8005ce0:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005ce2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8005ce4:	4618      	mov	r0, r3
 8005ce6:	3750      	adds	r7, #80	; 0x50
 8005ce8:	46bd      	mov	sp, r7
 8005cea:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005cee:	bf00      	nop
 8005cf0:	40023800 	.word	0x40023800
 8005cf4:	00f42400 	.word	0x00f42400
 8005cf8:	007a1200 	.word	0x007a1200

08005cfc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005cfc:	b480      	push	{r7}
 8005cfe:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005d00:	4b03      	ldr	r3, [pc, #12]	; (8005d10 <HAL_RCC_GetHCLKFreq+0x14>)
 8005d02:	681b      	ldr	r3, [r3, #0]
}
 8005d04:	4618      	mov	r0, r3
 8005d06:	46bd      	mov	sp, r7
 8005d08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d0c:	4770      	bx	lr
 8005d0e:	bf00      	nop
 8005d10:	20000018 	.word	0x20000018

08005d14 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005d14:	b580      	push	{r7, lr}
 8005d16:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8005d18:	f7ff fff0 	bl	8005cfc <HAL_RCC_GetHCLKFreq>
 8005d1c:	4602      	mov	r2, r0
 8005d1e:	4b05      	ldr	r3, [pc, #20]	; (8005d34 <HAL_RCC_GetPCLK1Freq+0x20>)
 8005d20:	689b      	ldr	r3, [r3, #8]
 8005d22:	0a9b      	lsrs	r3, r3, #10
 8005d24:	f003 0307 	and.w	r3, r3, #7
 8005d28:	4903      	ldr	r1, [pc, #12]	; (8005d38 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005d2a:	5ccb      	ldrb	r3, [r1, r3]
 8005d2c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005d30:	4618      	mov	r0, r3
 8005d32:	bd80      	pop	{r7, pc}
 8005d34:	40023800 	.word	0x40023800
 8005d38:	080085f0 	.word	0x080085f0

08005d3c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005d3c:	b580      	push	{r7, lr}
 8005d3e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8005d40:	f7ff ffdc 	bl	8005cfc <HAL_RCC_GetHCLKFreq>
 8005d44:	4602      	mov	r2, r0
 8005d46:	4b05      	ldr	r3, [pc, #20]	; (8005d5c <HAL_RCC_GetPCLK2Freq+0x20>)
 8005d48:	689b      	ldr	r3, [r3, #8]
 8005d4a:	0b5b      	lsrs	r3, r3, #13
 8005d4c:	f003 0307 	and.w	r3, r3, #7
 8005d50:	4903      	ldr	r1, [pc, #12]	; (8005d60 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005d52:	5ccb      	ldrb	r3, [r1, r3]
 8005d54:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005d58:	4618      	mov	r0, r3
 8005d5a:	bd80      	pop	{r7, pc}
 8005d5c:	40023800 	.word	0x40023800
 8005d60:	080085f0 	.word	0x080085f0

08005d64 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005d64:	b580      	push	{r7, lr}
 8005d66:	b082      	sub	sp, #8
 8005d68:	af00      	add	r7, sp, #0
 8005d6a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	2b00      	cmp	r3, #0
 8005d70:	d101      	bne.n	8005d76 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005d72:	2301      	movs	r3, #1
 8005d74:	e041      	b.n	8005dfa <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005d76:	687b      	ldr	r3, [r7, #4]
 8005d78:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005d7c:	b2db      	uxtb	r3, r3
 8005d7e:	2b00      	cmp	r3, #0
 8005d80:	d106      	bne.n	8005d90 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005d82:	687b      	ldr	r3, [r7, #4]
 8005d84:	2200      	movs	r2, #0
 8005d86:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005d8a:	6878      	ldr	r0, [r7, #4]
 8005d8c:	f7fd ff1e 	bl	8003bcc <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	2202      	movs	r2, #2
 8005d94:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	681a      	ldr	r2, [r3, #0]
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	3304      	adds	r3, #4
 8005da0:	4619      	mov	r1, r3
 8005da2:	4610      	mov	r0, r2
 8005da4:	f000 fdda 	bl	800695c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005da8:	687b      	ldr	r3, [r7, #4]
 8005daa:	2201      	movs	r2, #1
 8005dac:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	2201      	movs	r2, #1
 8005db4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	2201      	movs	r2, #1
 8005dbc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	2201      	movs	r2, #1
 8005dc4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	2201      	movs	r2, #1
 8005dcc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	2201      	movs	r2, #1
 8005dd4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	2201      	movs	r2, #1
 8005ddc:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	2201      	movs	r2, #1
 8005de4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	2201      	movs	r2, #1
 8005dec:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	2201      	movs	r2, #1
 8005df4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005df8:	2300      	movs	r3, #0
}
 8005dfa:	4618      	mov	r0, r3
 8005dfc:	3708      	adds	r7, #8
 8005dfe:	46bd      	mov	sp, r7
 8005e00:	bd80      	pop	{r7, pc}
	...

08005e04 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8005e04:	b480      	push	{r7}
 8005e06:	b085      	sub	sp, #20
 8005e08:	af00      	add	r7, sp, #0
 8005e0a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005e12:	b2db      	uxtb	r3, r3
 8005e14:	2b01      	cmp	r3, #1
 8005e16:	d001      	beq.n	8005e1c <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8005e18:	2301      	movs	r3, #1
 8005e1a:	e046      	b.n	8005eaa <HAL_TIM_Base_Start+0xa6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	2202      	movs	r2, #2
 8005e20:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005e24:	687b      	ldr	r3, [r7, #4]
 8005e26:	681b      	ldr	r3, [r3, #0]
 8005e28:	4a23      	ldr	r2, [pc, #140]	; (8005eb8 <HAL_TIM_Base_Start+0xb4>)
 8005e2a:	4293      	cmp	r3, r2
 8005e2c:	d022      	beq.n	8005e74 <HAL_TIM_Base_Start+0x70>
 8005e2e:	687b      	ldr	r3, [r7, #4]
 8005e30:	681b      	ldr	r3, [r3, #0]
 8005e32:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005e36:	d01d      	beq.n	8005e74 <HAL_TIM_Base_Start+0x70>
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	681b      	ldr	r3, [r3, #0]
 8005e3c:	4a1f      	ldr	r2, [pc, #124]	; (8005ebc <HAL_TIM_Base_Start+0xb8>)
 8005e3e:	4293      	cmp	r3, r2
 8005e40:	d018      	beq.n	8005e74 <HAL_TIM_Base_Start+0x70>
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	681b      	ldr	r3, [r3, #0]
 8005e46:	4a1e      	ldr	r2, [pc, #120]	; (8005ec0 <HAL_TIM_Base_Start+0xbc>)
 8005e48:	4293      	cmp	r3, r2
 8005e4a:	d013      	beq.n	8005e74 <HAL_TIM_Base_Start+0x70>
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	681b      	ldr	r3, [r3, #0]
 8005e50:	4a1c      	ldr	r2, [pc, #112]	; (8005ec4 <HAL_TIM_Base_Start+0xc0>)
 8005e52:	4293      	cmp	r3, r2
 8005e54:	d00e      	beq.n	8005e74 <HAL_TIM_Base_Start+0x70>
 8005e56:	687b      	ldr	r3, [r7, #4]
 8005e58:	681b      	ldr	r3, [r3, #0]
 8005e5a:	4a1b      	ldr	r2, [pc, #108]	; (8005ec8 <HAL_TIM_Base_Start+0xc4>)
 8005e5c:	4293      	cmp	r3, r2
 8005e5e:	d009      	beq.n	8005e74 <HAL_TIM_Base_Start+0x70>
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	681b      	ldr	r3, [r3, #0]
 8005e64:	4a19      	ldr	r2, [pc, #100]	; (8005ecc <HAL_TIM_Base_Start+0xc8>)
 8005e66:	4293      	cmp	r3, r2
 8005e68:	d004      	beq.n	8005e74 <HAL_TIM_Base_Start+0x70>
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	681b      	ldr	r3, [r3, #0]
 8005e6e:	4a18      	ldr	r2, [pc, #96]	; (8005ed0 <HAL_TIM_Base_Start+0xcc>)
 8005e70:	4293      	cmp	r3, r2
 8005e72:	d111      	bne.n	8005e98 <HAL_TIM_Base_Start+0x94>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	681b      	ldr	r3, [r3, #0]
 8005e78:	689b      	ldr	r3, [r3, #8]
 8005e7a:	f003 0307 	and.w	r3, r3, #7
 8005e7e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005e80:	68fb      	ldr	r3, [r7, #12]
 8005e82:	2b06      	cmp	r3, #6
 8005e84:	d010      	beq.n	8005ea8 <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 8005e86:	687b      	ldr	r3, [r7, #4]
 8005e88:	681b      	ldr	r3, [r3, #0]
 8005e8a:	681a      	ldr	r2, [r3, #0]
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	681b      	ldr	r3, [r3, #0]
 8005e90:	f042 0201 	orr.w	r2, r2, #1
 8005e94:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005e96:	e007      	b.n	8005ea8 <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	681b      	ldr	r3, [r3, #0]
 8005e9c:	681a      	ldr	r2, [r3, #0]
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	681b      	ldr	r3, [r3, #0]
 8005ea2:	f042 0201 	orr.w	r2, r2, #1
 8005ea6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005ea8:	2300      	movs	r3, #0
}
 8005eaa:	4618      	mov	r0, r3
 8005eac:	3714      	adds	r7, #20
 8005eae:	46bd      	mov	sp, r7
 8005eb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005eb4:	4770      	bx	lr
 8005eb6:	bf00      	nop
 8005eb8:	40010000 	.word	0x40010000
 8005ebc:	40000400 	.word	0x40000400
 8005ec0:	40000800 	.word	0x40000800
 8005ec4:	40000c00 	.word	0x40000c00
 8005ec8:	40010400 	.word	0x40010400
 8005ecc:	40014000 	.word	0x40014000
 8005ed0:	40001800 	.word	0x40001800

08005ed4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005ed4:	b480      	push	{r7}
 8005ed6:	b085      	sub	sp, #20
 8005ed8:	af00      	add	r7, sp, #0
 8005eda:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005edc:	687b      	ldr	r3, [r7, #4]
 8005ede:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005ee2:	b2db      	uxtb	r3, r3
 8005ee4:	2b01      	cmp	r3, #1
 8005ee6:	d001      	beq.n	8005eec <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005ee8:	2301      	movs	r3, #1
 8005eea:	e04e      	b.n	8005f8a <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	2202      	movs	r2, #2
 8005ef0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005ef4:	687b      	ldr	r3, [r7, #4]
 8005ef6:	681b      	ldr	r3, [r3, #0]
 8005ef8:	68da      	ldr	r2, [r3, #12]
 8005efa:	687b      	ldr	r3, [r7, #4]
 8005efc:	681b      	ldr	r3, [r3, #0]
 8005efe:	f042 0201 	orr.w	r2, r2, #1
 8005f02:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	681b      	ldr	r3, [r3, #0]
 8005f08:	4a23      	ldr	r2, [pc, #140]	; (8005f98 <HAL_TIM_Base_Start_IT+0xc4>)
 8005f0a:	4293      	cmp	r3, r2
 8005f0c:	d022      	beq.n	8005f54 <HAL_TIM_Base_Start_IT+0x80>
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	681b      	ldr	r3, [r3, #0]
 8005f12:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005f16:	d01d      	beq.n	8005f54 <HAL_TIM_Base_Start_IT+0x80>
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	681b      	ldr	r3, [r3, #0]
 8005f1c:	4a1f      	ldr	r2, [pc, #124]	; (8005f9c <HAL_TIM_Base_Start_IT+0xc8>)
 8005f1e:	4293      	cmp	r3, r2
 8005f20:	d018      	beq.n	8005f54 <HAL_TIM_Base_Start_IT+0x80>
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	681b      	ldr	r3, [r3, #0]
 8005f26:	4a1e      	ldr	r2, [pc, #120]	; (8005fa0 <HAL_TIM_Base_Start_IT+0xcc>)
 8005f28:	4293      	cmp	r3, r2
 8005f2a:	d013      	beq.n	8005f54 <HAL_TIM_Base_Start_IT+0x80>
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	681b      	ldr	r3, [r3, #0]
 8005f30:	4a1c      	ldr	r2, [pc, #112]	; (8005fa4 <HAL_TIM_Base_Start_IT+0xd0>)
 8005f32:	4293      	cmp	r3, r2
 8005f34:	d00e      	beq.n	8005f54 <HAL_TIM_Base_Start_IT+0x80>
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	681b      	ldr	r3, [r3, #0]
 8005f3a:	4a1b      	ldr	r2, [pc, #108]	; (8005fa8 <HAL_TIM_Base_Start_IT+0xd4>)
 8005f3c:	4293      	cmp	r3, r2
 8005f3e:	d009      	beq.n	8005f54 <HAL_TIM_Base_Start_IT+0x80>
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	681b      	ldr	r3, [r3, #0]
 8005f44:	4a19      	ldr	r2, [pc, #100]	; (8005fac <HAL_TIM_Base_Start_IT+0xd8>)
 8005f46:	4293      	cmp	r3, r2
 8005f48:	d004      	beq.n	8005f54 <HAL_TIM_Base_Start_IT+0x80>
 8005f4a:	687b      	ldr	r3, [r7, #4]
 8005f4c:	681b      	ldr	r3, [r3, #0]
 8005f4e:	4a18      	ldr	r2, [pc, #96]	; (8005fb0 <HAL_TIM_Base_Start_IT+0xdc>)
 8005f50:	4293      	cmp	r3, r2
 8005f52:	d111      	bne.n	8005f78 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005f54:	687b      	ldr	r3, [r7, #4]
 8005f56:	681b      	ldr	r3, [r3, #0]
 8005f58:	689b      	ldr	r3, [r3, #8]
 8005f5a:	f003 0307 	and.w	r3, r3, #7
 8005f5e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005f60:	68fb      	ldr	r3, [r7, #12]
 8005f62:	2b06      	cmp	r3, #6
 8005f64:	d010      	beq.n	8005f88 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	681b      	ldr	r3, [r3, #0]
 8005f6a:	681a      	ldr	r2, [r3, #0]
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	681b      	ldr	r3, [r3, #0]
 8005f70:	f042 0201 	orr.w	r2, r2, #1
 8005f74:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005f76:	e007      	b.n	8005f88 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005f78:	687b      	ldr	r3, [r7, #4]
 8005f7a:	681b      	ldr	r3, [r3, #0]
 8005f7c:	681a      	ldr	r2, [r3, #0]
 8005f7e:	687b      	ldr	r3, [r7, #4]
 8005f80:	681b      	ldr	r3, [r3, #0]
 8005f82:	f042 0201 	orr.w	r2, r2, #1
 8005f86:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005f88:	2300      	movs	r3, #0
}
 8005f8a:	4618      	mov	r0, r3
 8005f8c:	3714      	adds	r7, #20
 8005f8e:	46bd      	mov	sp, r7
 8005f90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f94:	4770      	bx	lr
 8005f96:	bf00      	nop
 8005f98:	40010000 	.word	0x40010000
 8005f9c:	40000400 	.word	0x40000400
 8005fa0:	40000800 	.word	0x40000800
 8005fa4:	40000c00 	.word	0x40000c00
 8005fa8:	40010400 	.word	0x40010400
 8005fac:	40014000 	.word	0x40014000
 8005fb0:	40001800 	.word	0x40001800

08005fb4 <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 8005fb4:	b580      	push	{r7, lr}
 8005fb6:	b082      	sub	sp, #8
 8005fb8:	af00      	add	r7, sp, #0
 8005fba:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	2b00      	cmp	r3, #0
 8005fc0:	d101      	bne.n	8005fc6 <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 8005fc2:	2301      	movs	r3, #1
 8005fc4:	e041      	b.n	800604a <HAL_TIM_OC_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005fcc:	b2db      	uxtb	r3, r3
 8005fce:	2b00      	cmp	r3, #0
 8005fd0:	d106      	bne.n	8005fe0 <HAL_TIM_OC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005fd2:	687b      	ldr	r3, [r7, #4]
 8005fd4:	2200      	movs	r2, #0
 8005fd6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 8005fda:	6878      	ldr	r0, [r7, #4]
 8005fdc:	f000 f839 	bl	8006052 <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	2202      	movs	r2, #2
 8005fe4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	681a      	ldr	r2, [r3, #0]
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	3304      	adds	r3, #4
 8005ff0:	4619      	mov	r1, r3
 8005ff2:	4610      	mov	r0, r2
 8005ff4:	f000 fcb2 	bl	800695c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	2201      	movs	r2, #1
 8005ffc:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	2201      	movs	r2, #1
 8006004:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	2201      	movs	r2, #1
 800600c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	2201      	movs	r2, #1
 8006014:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	2201      	movs	r2, #1
 800601c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006020:	687b      	ldr	r3, [r7, #4]
 8006022:	2201      	movs	r2, #1
 8006024:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	2201      	movs	r2, #1
 800602c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	2201      	movs	r2, #1
 8006034:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	2201      	movs	r2, #1
 800603c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	2201      	movs	r2, #1
 8006044:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006048:	2300      	movs	r3, #0
}
 800604a:	4618      	mov	r0, r3
 800604c:	3708      	adds	r7, #8
 800604e:	46bd      	mov	sp, r7
 8006050:	bd80      	pop	{r7, pc}

08006052 <HAL_TIM_OC_MspInit>:
  * @brief  Initializes the TIM Output Compare MSP.
  * @param  htim TIM Output Compare handle
  * @retval None
  */
__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
{
 8006052:	b480      	push	{r7}
 8006054:	b083      	sub	sp, #12
 8006056:	af00      	add	r7, sp, #0
 8006058:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_MspInit could be implemented in the user file
   */
}
 800605a:	bf00      	nop
 800605c:	370c      	adds	r7, #12
 800605e:	46bd      	mov	sp, r7
 8006060:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006064:	4770      	bx	lr
	...

08006068 <HAL_TIM_OC_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006068:	b580      	push	{r7, lr}
 800606a:	b084      	sub	sp, #16
 800606c:	af00      	add	r7, sp, #0
 800606e:	6078      	str	r0, [r7, #4]
 8006070:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8006072:	683b      	ldr	r3, [r7, #0]
 8006074:	2b00      	cmp	r3, #0
 8006076:	d109      	bne.n	800608c <HAL_TIM_OC_Start+0x24>
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800607e:	b2db      	uxtb	r3, r3
 8006080:	2b01      	cmp	r3, #1
 8006082:	bf14      	ite	ne
 8006084:	2301      	movne	r3, #1
 8006086:	2300      	moveq	r3, #0
 8006088:	b2db      	uxtb	r3, r3
 800608a:	e022      	b.n	80060d2 <HAL_TIM_OC_Start+0x6a>
 800608c:	683b      	ldr	r3, [r7, #0]
 800608e:	2b04      	cmp	r3, #4
 8006090:	d109      	bne.n	80060a6 <HAL_TIM_OC_Start+0x3e>
 8006092:	687b      	ldr	r3, [r7, #4]
 8006094:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8006098:	b2db      	uxtb	r3, r3
 800609a:	2b01      	cmp	r3, #1
 800609c:	bf14      	ite	ne
 800609e:	2301      	movne	r3, #1
 80060a0:	2300      	moveq	r3, #0
 80060a2:	b2db      	uxtb	r3, r3
 80060a4:	e015      	b.n	80060d2 <HAL_TIM_OC_Start+0x6a>
 80060a6:	683b      	ldr	r3, [r7, #0]
 80060a8:	2b08      	cmp	r3, #8
 80060aa:	d109      	bne.n	80060c0 <HAL_TIM_OC_Start+0x58>
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80060b2:	b2db      	uxtb	r3, r3
 80060b4:	2b01      	cmp	r3, #1
 80060b6:	bf14      	ite	ne
 80060b8:	2301      	movne	r3, #1
 80060ba:	2300      	moveq	r3, #0
 80060bc:	b2db      	uxtb	r3, r3
 80060be:	e008      	b.n	80060d2 <HAL_TIM_OC_Start+0x6a>
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80060c6:	b2db      	uxtb	r3, r3
 80060c8:	2b01      	cmp	r3, #1
 80060ca:	bf14      	ite	ne
 80060cc:	2301      	movne	r3, #1
 80060ce:	2300      	moveq	r3, #0
 80060d0:	b2db      	uxtb	r3, r3
 80060d2:	2b00      	cmp	r3, #0
 80060d4:	d001      	beq.n	80060da <HAL_TIM_OC_Start+0x72>
  {
    return HAL_ERROR;
 80060d6:	2301      	movs	r3, #1
 80060d8:	e07c      	b.n	80061d4 <HAL_TIM_OC_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80060da:	683b      	ldr	r3, [r7, #0]
 80060dc:	2b00      	cmp	r3, #0
 80060de:	d104      	bne.n	80060ea <HAL_TIM_OC_Start+0x82>
 80060e0:	687b      	ldr	r3, [r7, #4]
 80060e2:	2202      	movs	r2, #2
 80060e4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80060e8:	e013      	b.n	8006112 <HAL_TIM_OC_Start+0xaa>
 80060ea:	683b      	ldr	r3, [r7, #0]
 80060ec:	2b04      	cmp	r3, #4
 80060ee:	d104      	bne.n	80060fa <HAL_TIM_OC_Start+0x92>
 80060f0:	687b      	ldr	r3, [r7, #4]
 80060f2:	2202      	movs	r2, #2
 80060f4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80060f8:	e00b      	b.n	8006112 <HAL_TIM_OC_Start+0xaa>
 80060fa:	683b      	ldr	r3, [r7, #0]
 80060fc:	2b08      	cmp	r3, #8
 80060fe:	d104      	bne.n	800610a <HAL_TIM_OC_Start+0xa2>
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	2202      	movs	r2, #2
 8006104:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006108:	e003      	b.n	8006112 <HAL_TIM_OC_Start+0xaa>
 800610a:	687b      	ldr	r3, [r7, #4]
 800610c:	2202      	movs	r2, #2
 800610e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Output compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8006112:	687b      	ldr	r3, [r7, #4]
 8006114:	681b      	ldr	r3, [r3, #0]
 8006116:	2201      	movs	r2, #1
 8006118:	6839      	ldr	r1, [r7, #0]
 800611a:	4618      	mov	r0, r3
 800611c:	f000 ff99 	bl	8007052 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	681b      	ldr	r3, [r3, #0]
 8006124:	4a2d      	ldr	r2, [pc, #180]	; (80061dc <HAL_TIM_OC_Start+0x174>)
 8006126:	4293      	cmp	r3, r2
 8006128:	d004      	beq.n	8006134 <HAL_TIM_OC_Start+0xcc>
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	681b      	ldr	r3, [r3, #0]
 800612e:	4a2c      	ldr	r2, [pc, #176]	; (80061e0 <HAL_TIM_OC_Start+0x178>)
 8006130:	4293      	cmp	r3, r2
 8006132:	d101      	bne.n	8006138 <HAL_TIM_OC_Start+0xd0>
 8006134:	2301      	movs	r3, #1
 8006136:	e000      	b.n	800613a <HAL_TIM_OC_Start+0xd2>
 8006138:	2300      	movs	r3, #0
 800613a:	2b00      	cmp	r3, #0
 800613c:	d007      	beq.n	800614e <HAL_TIM_OC_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800613e:	687b      	ldr	r3, [r7, #4]
 8006140:	681b      	ldr	r3, [r3, #0]
 8006142:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	681b      	ldr	r3, [r3, #0]
 8006148:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800614c:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800614e:	687b      	ldr	r3, [r7, #4]
 8006150:	681b      	ldr	r3, [r3, #0]
 8006152:	4a22      	ldr	r2, [pc, #136]	; (80061dc <HAL_TIM_OC_Start+0x174>)
 8006154:	4293      	cmp	r3, r2
 8006156:	d022      	beq.n	800619e <HAL_TIM_OC_Start+0x136>
 8006158:	687b      	ldr	r3, [r7, #4]
 800615a:	681b      	ldr	r3, [r3, #0]
 800615c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006160:	d01d      	beq.n	800619e <HAL_TIM_OC_Start+0x136>
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	681b      	ldr	r3, [r3, #0]
 8006166:	4a1f      	ldr	r2, [pc, #124]	; (80061e4 <HAL_TIM_OC_Start+0x17c>)
 8006168:	4293      	cmp	r3, r2
 800616a:	d018      	beq.n	800619e <HAL_TIM_OC_Start+0x136>
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	681b      	ldr	r3, [r3, #0]
 8006170:	4a1d      	ldr	r2, [pc, #116]	; (80061e8 <HAL_TIM_OC_Start+0x180>)
 8006172:	4293      	cmp	r3, r2
 8006174:	d013      	beq.n	800619e <HAL_TIM_OC_Start+0x136>
 8006176:	687b      	ldr	r3, [r7, #4]
 8006178:	681b      	ldr	r3, [r3, #0]
 800617a:	4a1c      	ldr	r2, [pc, #112]	; (80061ec <HAL_TIM_OC_Start+0x184>)
 800617c:	4293      	cmp	r3, r2
 800617e:	d00e      	beq.n	800619e <HAL_TIM_OC_Start+0x136>
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	681b      	ldr	r3, [r3, #0]
 8006184:	4a16      	ldr	r2, [pc, #88]	; (80061e0 <HAL_TIM_OC_Start+0x178>)
 8006186:	4293      	cmp	r3, r2
 8006188:	d009      	beq.n	800619e <HAL_TIM_OC_Start+0x136>
 800618a:	687b      	ldr	r3, [r7, #4]
 800618c:	681b      	ldr	r3, [r3, #0]
 800618e:	4a18      	ldr	r2, [pc, #96]	; (80061f0 <HAL_TIM_OC_Start+0x188>)
 8006190:	4293      	cmp	r3, r2
 8006192:	d004      	beq.n	800619e <HAL_TIM_OC_Start+0x136>
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	681b      	ldr	r3, [r3, #0]
 8006198:	4a16      	ldr	r2, [pc, #88]	; (80061f4 <HAL_TIM_OC_Start+0x18c>)
 800619a:	4293      	cmp	r3, r2
 800619c:	d111      	bne.n	80061c2 <HAL_TIM_OC_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800619e:	687b      	ldr	r3, [r7, #4]
 80061a0:	681b      	ldr	r3, [r3, #0]
 80061a2:	689b      	ldr	r3, [r3, #8]
 80061a4:	f003 0307 	and.w	r3, r3, #7
 80061a8:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80061aa:	68fb      	ldr	r3, [r7, #12]
 80061ac:	2b06      	cmp	r3, #6
 80061ae:	d010      	beq.n	80061d2 <HAL_TIM_OC_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 80061b0:	687b      	ldr	r3, [r7, #4]
 80061b2:	681b      	ldr	r3, [r3, #0]
 80061b4:	681a      	ldr	r2, [r3, #0]
 80061b6:	687b      	ldr	r3, [r7, #4]
 80061b8:	681b      	ldr	r3, [r3, #0]
 80061ba:	f042 0201 	orr.w	r2, r2, #1
 80061be:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80061c0:	e007      	b.n	80061d2 <HAL_TIM_OC_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80061c2:	687b      	ldr	r3, [r7, #4]
 80061c4:	681b      	ldr	r3, [r3, #0]
 80061c6:	681a      	ldr	r2, [r3, #0]
 80061c8:	687b      	ldr	r3, [r7, #4]
 80061ca:	681b      	ldr	r3, [r3, #0]
 80061cc:	f042 0201 	orr.w	r2, r2, #1
 80061d0:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80061d2:	2300      	movs	r3, #0
}
 80061d4:	4618      	mov	r0, r3
 80061d6:	3710      	adds	r7, #16
 80061d8:	46bd      	mov	sp, r7
 80061da:	bd80      	pop	{r7, pc}
 80061dc:	40010000 	.word	0x40010000
 80061e0:	40010400 	.word	0x40010400
 80061e4:	40000400 	.word	0x40000400
 80061e8:	40000800 	.word	0x40000800
 80061ec:	40000c00 	.word	0x40000c00
 80061f0:	40014000 	.word	0x40014000
 80061f4:	40001800 	.word	0x40001800

080061f8 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80061f8:	b580      	push	{r7, lr}
 80061fa:	b082      	sub	sp, #8
 80061fc:	af00      	add	r7, sp, #0
 80061fe:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006200:	687b      	ldr	r3, [r7, #4]
 8006202:	2b00      	cmp	r3, #0
 8006204:	d101      	bne.n	800620a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8006206:	2301      	movs	r3, #1
 8006208:	e041      	b.n	800628e <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800620a:	687b      	ldr	r3, [r7, #4]
 800620c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006210:	b2db      	uxtb	r3, r3
 8006212:	2b00      	cmp	r3, #0
 8006214:	d106      	bne.n	8006224 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006216:	687b      	ldr	r3, [r7, #4]
 8006218:	2200      	movs	r2, #0
 800621a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800621e:	6878      	ldr	r0, [r7, #4]
 8006220:	f000 f839 	bl	8006296 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	2202      	movs	r2, #2
 8006228:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800622c:	687b      	ldr	r3, [r7, #4]
 800622e:	681a      	ldr	r2, [r3, #0]
 8006230:	687b      	ldr	r3, [r7, #4]
 8006232:	3304      	adds	r3, #4
 8006234:	4619      	mov	r1, r3
 8006236:	4610      	mov	r0, r2
 8006238:	f000 fb90 	bl	800695c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800623c:	687b      	ldr	r3, [r7, #4]
 800623e:	2201      	movs	r2, #1
 8006240:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006244:	687b      	ldr	r3, [r7, #4]
 8006246:	2201      	movs	r2, #1
 8006248:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800624c:	687b      	ldr	r3, [r7, #4]
 800624e:	2201      	movs	r2, #1
 8006250:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006254:	687b      	ldr	r3, [r7, #4]
 8006256:	2201      	movs	r2, #1
 8006258:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	2201      	movs	r2, #1
 8006260:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006264:	687b      	ldr	r3, [r7, #4]
 8006266:	2201      	movs	r2, #1
 8006268:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	2201      	movs	r2, #1
 8006270:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	2201      	movs	r2, #1
 8006278:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800627c:	687b      	ldr	r3, [r7, #4]
 800627e:	2201      	movs	r2, #1
 8006280:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006284:	687b      	ldr	r3, [r7, #4]
 8006286:	2201      	movs	r2, #1
 8006288:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800628c:	2300      	movs	r3, #0
}
 800628e:	4618      	mov	r0, r3
 8006290:	3708      	adds	r7, #8
 8006292:	46bd      	mov	sp, r7
 8006294:	bd80      	pop	{r7, pc}

08006296 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8006296:	b480      	push	{r7}
 8006298:	b083      	sub	sp, #12
 800629a:	af00      	add	r7, sp, #0
 800629c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800629e:	bf00      	nop
 80062a0:	370c      	adds	r7, #12
 80062a2:	46bd      	mov	sp, r7
 80062a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062a8:	4770      	bx	lr

080062aa <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80062aa:	b580      	push	{r7, lr}
 80062ac:	b082      	sub	sp, #8
 80062ae:	af00      	add	r7, sp, #0
 80062b0:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80062b2:	687b      	ldr	r3, [r7, #4]
 80062b4:	681b      	ldr	r3, [r3, #0]
 80062b6:	691b      	ldr	r3, [r3, #16]
 80062b8:	f003 0302 	and.w	r3, r3, #2
 80062bc:	2b02      	cmp	r3, #2
 80062be:	d122      	bne.n	8006306 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80062c0:	687b      	ldr	r3, [r7, #4]
 80062c2:	681b      	ldr	r3, [r3, #0]
 80062c4:	68db      	ldr	r3, [r3, #12]
 80062c6:	f003 0302 	and.w	r3, r3, #2
 80062ca:	2b02      	cmp	r3, #2
 80062cc:	d11b      	bne.n	8006306 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80062ce:	687b      	ldr	r3, [r7, #4]
 80062d0:	681b      	ldr	r3, [r3, #0]
 80062d2:	f06f 0202 	mvn.w	r2, #2
 80062d6:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	2201      	movs	r2, #1
 80062dc:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80062de:	687b      	ldr	r3, [r7, #4]
 80062e0:	681b      	ldr	r3, [r3, #0]
 80062e2:	699b      	ldr	r3, [r3, #24]
 80062e4:	f003 0303 	and.w	r3, r3, #3
 80062e8:	2b00      	cmp	r3, #0
 80062ea:	d003      	beq.n	80062f4 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80062ec:	6878      	ldr	r0, [r7, #4]
 80062ee:	f000 fb16 	bl	800691e <HAL_TIM_IC_CaptureCallback>
 80062f2:	e005      	b.n	8006300 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80062f4:	6878      	ldr	r0, [r7, #4]
 80062f6:	f000 fb08 	bl	800690a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80062fa:	6878      	ldr	r0, [r7, #4]
 80062fc:	f000 fb19 	bl	8006932 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	2200      	movs	r2, #0
 8006304:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8006306:	687b      	ldr	r3, [r7, #4]
 8006308:	681b      	ldr	r3, [r3, #0]
 800630a:	691b      	ldr	r3, [r3, #16]
 800630c:	f003 0304 	and.w	r3, r3, #4
 8006310:	2b04      	cmp	r3, #4
 8006312:	d122      	bne.n	800635a <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	681b      	ldr	r3, [r3, #0]
 8006318:	68db      	ldr	r3, [r3, #12]
 800631a:	f003 0304 	and.w	r3, r3, #4
 800631e:	2b04      	cmp	r3, #4
 8006320:	d11b      	bne.n	800635a <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8006322:	687b      	ldr	r3, [r7, #4]
 8006324:	681b      	ldr	r3, [r3, #0]
 8006326:	f06f 0204 	mvn.w	r2, #4
 800632a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800632c:	687b      	ldr	r3, [r7, #4]
 800632e:	2202      	movs	r2, #2
 8006330:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006332:	687b      	ldr	r3, [r7, #4]
 8006334:	681b      	ldr	r3, [r3, #0]
 8006336:	699b      	ldr	r3, [r3, #24]
 8006338:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800633c:	2b00      	cmp	r3, #0
 800633e:	d003      	beq.n	8006348 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006340:	6878      	ldr	r0, [r7, #4]
 8006342:	f000 faec 	bl	800691e <HAL_TIM_IC_CaptureCallback>
 8006346:	e005      	b.n	8006354 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006348:	6878      	ldr	r0, [r7, #4]
 800634a:	f000 fade 	bl	800690a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800634e:	6878      	ldr	r0, [r7, #4]
 8006350:	f000 faef 	bl	8006932 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006354:	687b      	ldr	r3, [r7, #4]
 8006356:	2200      	movs	r2, #0
 8006358:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	681b      	ldr	r3, [r3, #0]
 800635e:	691b      	ldr	r3, [r3, #16]
 8006360:	f003 0308 	and.w	r3, r3, #8
 8006364:	2b08      	cmp	r3, #8
 8006366:	d122      	bne.n	80063ae <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8006368:	687b      	ldr	r3, [r7, #4]
 800636a:	681b      	ldr	r3, [r3, #0]
 800636c:	68db      	ldr	r3, [r3, #12]
 800636e:	f003 0308 	and.w	r3, r3, #8
 8006372:	2b08      	cmp	r3, #8
 8006374:	d11b      	bne.n	80063ae <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8006376:	687b      	ldr	r3, [r7, #4]
 8006378:	681b      	ldr	r3, [r3, #0]
 800637a:	f06f 0208 	mvn.w	r2, #8
 800637e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006380:	687b      	ldr	r3, [r7, #4]
 8006382:	2204      	movs	r2, #4
 8006384:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006386:	687b      	ldr	r3, [r7, #4]
 8006388:	681b      	ldr	r3, [r3, #0]
 800638a:	69db      	ldr	r3, [r3, #28]
 800638c:	f003 0303 	and.w	r3, r3, #3
 8006390:	2b00      	cmp	r3, #0
 8006392:	d003      	beq.n	800639c <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006394:	6878      	ldr	r0, [r7, #4]
 8006396:	f000 fac2 	bl	800691e <HAL_TIM_IC_CaptureCallback>
 800639a:	e005      	b.n	80063a8 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800639c:	6878      	ldr	r0, [r7, #4]
 800639e:	f000 fab4 	bl	800690a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80063a2:	6878      	ldr	r0, [r7, #4]
 80063a4:	f000 fac5 	bl	8006932 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80063a8:	687b      	ldr	r3, [r7, #4]
 80063aa:	2200      	movs	r2, #0
 80063ac:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80063ae:	687b      	ldr	r3, [r7, #4]
 80063b0:	681b      	ldr	r3, [r3, #0]
 80063b2:	691b      	ldr	r3, [r3, #16]
 80063b4:	f003 0310 	and.w	r3, r3, #16
 80063b8:	2b10      	cmp	r3, #16
 80063ba:	d122      	bne.n	8006402 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	681b      	ldr	r3, [r3, #0]
 80063c0:	68db      	ldr	r3, [r3, #12]
 80063c2:	f003 0310 	and.w	r3, r3, #16
 80063c6:	2b10      	cmp	r3, #16
 80063c8:	d11b      	bne.n	8006402 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80063ca:	687b      	ldr	r3, [r7, #4]
 80063cc:	681b      	ldr	r3, [r3, #0]
 80063ce:	f06f 0210 	mvn.w	r2, #16
 80063d2:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80063d4:	687b      	ldr	r3, [r7, #4]
 80063d6:	2208      	movs	r2, #8
 80063d8:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80063da:	687b      	ldr	r3, [r7, #4]
 80063dc:	681b      	ldr	r3, [r3, #0]
 80063de:	69db      	ldr	r3, [r3, #28]
 80063e0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80063e4:	2b00      	cmp	r3, #0
 80063e6:	d003      	beq.n	80063f0 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80063e8:	6878      	ldr	r0, [r7, #4]
 80063ea:	f000 fa98 	bl	800691e <HAL_TIM_IC_CaptureCallback>
 80063ee:	e005      	b.n	80063fc <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80063f0:	6878      	ldr	r0, [r7, #4]
 80063f2:	f000 fa8a 	bl	800690a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80063f6:	6878      	ldr	r0, [r7, #4]
 80063f8:	f000 fa9b 	bl	8006932 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80063fc:	687b      	ldr	r3, [r7, #4]
 80063fe:	2200      	movs	r2, #0
 8006400:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8006402:	687b      	ldr	r3, [r7, #4]
 8006404:	681b      	ldr	r3, [r3, #0]
 8006406:	691b      	ldr	r3, [r3, #16]
 8006408:	f003 0301 	and.w	r3, r3, #1
 800640c:	2b01      	cmp	r3, #1
 800640e:	d10e      	bne.n	800642e <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	681b      	ldr	r3, [r3, #0]
 8006414:	68db      	ldr	r3, [r3, #12]
 8006416:	f003 0301 	and.w	r3, r3, #1
 800641a:	2b01      	cmp	r3, #1
 800641c:	d107      	bne.n	800642e <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800641e:	687b      	ldr	r3, [r7, #4]
 8006420:	681b      	ldr	r3, [r3, #0]
 8006422:	f06f 0201 	mvn.w	r2, #1
 8006426:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8006428:	6878      	ldr	r0, [r7, #4]
 800642a:	f7fb fe59 	bl	80020e0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800642e:	687b      	ldr	r3, [r7, #4]
 8006430:	681b      	ldr	r3, [r3, #0]
 8006432:	691b      	ldr	r3, [r3, #16]
 8006434:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006438:	2b80      	cmp	r3, #128	; 0x80
 800643a:	d10e      	bne.n	800645a <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800643c:	687b      	ldr	r3, [r7, #4]
 800643e:	681b      	ldr	r3, [r3, #0]
 8006440:	68db      	ldr	r3, [r3, #12]
 8006442:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006446:	2b80      	cmp	r3, #128	; 0x80
 8006448:	d107      	bne.n	800645a <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800644a:	687b      	ldr	r3, [r7, #4]
 800644c:	681b      	ldr	r3, [r3, #0]
 800644e:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8006452:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8006454:	6878      	ldr	r0, [r7, #4]
 8006456:	f000 fef9 	bl	800724c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800645a:	687b      	ldr	r3, [r7, #4]
 800645c:	681b      	ldr	r3, [r3, #0]
 800645e:	691b      	ldr	r3, [r3, #16]
 8006460:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006464:	2b40      	cmp	r3, #64	; 0x40
 8006466:	d10e      	bne.n	8006486 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	681b      	ldr	r3, [r3, #0]
 800646c:	68db      	ldr	r3, [r3, #12]
 800646e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006472:	2b40      	cmp	r3, #64	; 0x40
 8006474:	d107      	bne.n	8006486 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8006476:	687b      	ldr	r3, [r7, #4]
 8006478:	681b      	ldr	r3, [r3, #0]
 800647a:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800647e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8006480:	6878      	ldr	r0, [r7, #4]
 8006482:	f000 fa60 	bl	8006946 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8006486:	687b      	ldr	r3, [r7, #4]
 8006488:	681b      	ldr	r3, [r3, #0]
 800648a:	691b      	ldr	r3, [r3, #16]
 800648c:	f003 0320 	and.w	r3, r3, #32
 8006490:	2b20      	cmp	r3, #32
 8006492:	d10e      	bne.n	80064b2 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8006494:	687b      	ldr	r3, [r7, #4]
 8006496:	681b      	ldr	r3, [r3, #0]
 8006498:	68db      	ldr	r3, [r3, #12]
 800649a:	f003 0320 	and.w	r3, r3, #32
 800649e:	2b20      	cmp	r3, #32
 80064a0:	d107      	bne.n	80064b2 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80064a2:	687b      	ldr	r3, [r7, #4]
 80064a4:	681b      	ldr	r3, [r3, #0]
 80064a6:	f06f 0220 	mvn.w	r2, #32
 80064aa:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80064ac:	6878      	ldr	r0, [r7, #4]
 80064ae:	f000 fec3 	bl	8007238 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80064b2:	bf00      	nop
 80064b4:	3708      	adds	r7, #8
 80064b6:	46bd      	mov	sp, r7
 80064b8:	bd80      	pop	{r7, pc}
	...

080064bc <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 80064bc:	b580      	push	{r7, lr}
 80064be:	b086      	sub	sp, #24
 80064c0:	af00      	add	r7, sp, #0
 80064c2:	60f8      	str	r0, [r7, #12]
 80064c4:	60b9      	str	r1, [r7, #8]
 80064c6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80064c8:	2300      	movs	r3, #0
 80064ca:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 80064cc:	68fb      	ldr	r3, [r7, #12]
 80064ce:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80064d2:	2b01      	cmp	r3, #1
 80064d4:	d101      	bne.n	80064da <HAL_TIM_OC_ConfigChannel+0x1e>
 80064d6:	2302      	movs	r3, #2
 80064d8:	e048      	b.n	800656c <HAL_TIM_OC_ConfigChannel+0xb0>
 80064da:	68fb      	ldr	r3, [r7, #12]
 80064dc:	2201      	movs	r2, #1
 80064de:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 80064e2:	687b      	ldr	r3, [r7, #4]
 80064e4:	2b0c      	cmp	r3, #12
 80064e6:	d839      	bhi.n	800655c <HAL_TIM_OC_ConfigChannel+0xa0>
 80064e8:	a201      	add	r2, pc, #4	; (adr r2, 80064f0 <HAL_TIM_OC_ConfigChannel+0x34>)
 80064ea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80064ee:	bf00      	nop
 80064f0:	08006525 	.word	0x08006525
 80064f4:	0800655d 	.word	0x0800655d
 80064f8:	0800655d 	.word	0x0800655d
 80064fc:	0800655d 	.word	0x0800655d
 8006500:	08006533 	.word	0x08006533
 8006504:	0800655d 	.word	0x0800655d
 8006508:	0800655d 	.word	0x0800655d
 800650c:	0800655d 	.word	0x0800655d
 8006510:	08006541 	.word	0x08006541
 8006514:	0800655d 	.word	0x0800655d
 8006518:	0800655d 	.word	0x0800655d
 800651c:	0800655d 	.word	0x0800655d
 8006520:	0800654f 	.word	0x0800654f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8006524:	68fb      	ldr	r3, [r7, #12]
 8006526:	681b      	ldr	r3, [r3, #0]
 8006528:	68b9      	ldr	r1, [r7, #8]
 800652a:	4618      	mov	r0, r3
 800652c:	f000 fab6 	bl	8006a9c <TIM_OC1_SetConfig>
      break;
 8006530:	e017      	b.n	8006562 <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8006532:	68fb      	ldr	r3, [r7, #12]
 8006534:	681b      	ldr	r3, [r3, #0]
 8006536:	68b9      	ldr	r1, [r7, #8]
 8006538:	4618      	mov	r0, r3
 800653a:	f000 fb1f 	bl	8006b7c <TIM_OC2_SetConfig>
      break;
 800653e:	e010      	b.n	8006562 <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8006540:	68fb      	ldr	r3, [r7, #12]
 8006542:	681b      	ldr	r3, [r3, #0]
 8006544:	68b9      	ldr	r1, [r7, #8]
 8006546:	4618      	mov	r0, r3
 8006548:	f000 fb8e 	bl	8006c68 <TIM_OC3_SetConfig>
      break;
 800654c:	e009      	b.n	8006562 <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800654e:	68fb      	ldr	r3, [r7, #12]
 8006550:	681b      	ldr	r3, [r3, #0]
 8006552:	68b9      	ldr	r1, [r7, #8]
 8006554:	4618      	mov	r0, r3
 8006556:	f000 fbfb 	bl	8006d50 <TIM_OC4_SetConfig>
      break;
 800655a:	e002      	b.n	8006562 <HAL_TIM_OC_ConfigChannel+0xa6>
    }

    default:
      status = HAL_ERROR;
 800655c:	2301      	movs	r3, #1
 800655e:	75fb      	strb	r3, [r7, #23]
      break;
 8006560:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8006562:	68fb      	ldr	r3, [r7, #12]
 8006564:	2200      	movs	r2, #0
 8006566:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800656a:	7dfb      	ldrb	r3, [r7, #23]
}
 800656c:	4618      	mov	r0, r3
 800656e:	3718      	adds	r7, #24
 8006570:	46bd      	mov	sp, r7
 8006572:	bd80      	pop	{r7, pc}

08006574 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8006574:	b580      	push	{r7, lr}
 8006576:	b086      	sub	sp, #24
 8006578:	af00      	add	r7, sp, #0
 800657a:	60f8      	str	r0, [r7, #12]
 800657c:	60b9      	str	r1, [r7, #8]
 800657e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006580:	2300      	movs	r3, #0
 8006582:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006584:	68fb      	ldr	r3, [r7, #12]
 8006586:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800658a:	2b01      	cmp	r3, #1
 800658c:	d101      	bne.n	8006592 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800658e:	2302      	movs	r3, #2
 8006590:	e0ae      	b.n	80066f0 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8006592:	68fb      	ldr	r3, [r7, #12]
 8006594:	2201      	movs	r2, #1
 8006596:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 800659a:	687b      	ldr	r3, [r7, #4]
 800659c:	2b0c      	cmp	r3, #12
 800659e:	f200 809f 	bhi.w	80066e0 <HAL_TIM_PWM_ConfigChannel+0x16c>
 80065a2:	a201      	add	r2, pc, #4	; (adr r2, 80065a8 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80065a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80065a8:	080065dd 	.word	0x080065dd
 80065ac:	080066e1 	.word	0x080066e1
 80065b0:	080066e1 	.word	0x080066e1
 80065b4:	080066e1 	.word	0x080066e1
 80065b8:	0800661d 	.word	0x0800661d
 80065bc:	080066e1 	.word	0x080066e1
 80065c0:	080066e1 	.word	0x080066e1
 80065c4:	080066e1 	.word	0x080066e1
 80065c8:	0800665f 	.word	0x0800665f
 80065cc:	080066e1 	.word	0x080066e1
 80065d0:	080066e1 	.word	0x080066e1
 80065d4:	080066e1 	.word	0x080066e1
 80065d8:	0800669f 	.word	0x0800669f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80065dc:	68fb      	ldr	r3, [r7, #12]
 80065de:	681b      	ldr	r3, [r3, #0]
 80065e0:	68b9      	ldr	r1, [r7, #8]
 80065e2:	4618      	mov	r0, r3
 80065e4:	f000 fa5a 	bl	8006a9c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80065e8:	68fb      	ldr	r3, [r7, #12]
 80065ea:	681b      	ldr	r3, [r3, #0]
 80065ec:	699a      	ldr	r2, [r3, #24]
 80065ee:	68fb      	ldr	r3, [r7, #12]
 80065f0:	681b      	ldr	r3, [r3, #0]
 80065f2:	f042 0208 	orr.w	r2, r2, #8
 80065f6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80065f8:	68fb      	ldr	r3, [r7, #12]
 80065fa:	681b      	ldr	r3, [r3, #0]
 80065fc:	699a      	ldr	r2, [r3, #24]
 80065fe:	68fb      	ldr	r3, [r7, #12]
 8006600:	681b      	ldr	r3, [r3, #0]
 8006602:	f022 0204 	bic.w	r2, r2, #4
 8006606:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8006608:	68fb      	ldr	r3, [r7, #12]
 800660a:	681b      	ldr	r3, [r3, #0]
 800660c:	6999      	ldr	r1, [r3, #24]
 800660e:	68bb      	ldr	r3, [r7, #8]
 8006610:	691a      	ldr	r2, [r3, #16]
 8006612:	68fb      	ldr	r3, [r7, #12]
 8006614:	681b      	ldr	r3, [r3, #0]
 8006616:	430a      	orrs	r2, r1
 8006618:	619a      	str	r2, [r3, #24]
      break;
 800661a:	e064      	b.n	80066e6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800661c:	68fb      	ldr	r3, [r7, #12]
 800661e:	681b      	ldr	r3, [r3, #0]
 8006620:	68b9      	ldr	r1, [r7, #8]
 8006622:	4618      	mov	r0, r3
 8006624:	f000 faaa 	bl	8006b7c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8006628:	68fb      	ldr	r3, [r7, #12]
 800662a:	681b      	ldr	r3, [r3, #0]
 800662c:	699a      	ldr	r2, [r3, #24]
 800662e:	68fb      	ldr	r3, [r7, #12]
 8006630:	681b      	ldr	r3, [r3, #0]
 8006632:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006636:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8006638:	68fb      	ldr	r3, [r7, #12]
 800663a:	681b      	ldr	r3, [r3, #0]
 800663c:	699a      	ldr	r2, [r3, #24]
 800663e:	68fb      	ldr	r3, [r7, #12]
 8006640:	681b      	ldr	r3, [r3, #0]
 8006642:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006646:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8006648:	68fb      	ldr	r3, [r7, #12]
 800664a:	681b      	ldr	r3, [r3, #0]
 800664c:	6999      	ldr	r1, [r3, #24]
 800664e:	68bb      	ldr	r3, [r7, #8]
 8006650:	691b      	ldr	r3, [r3, #16]
 8006652:	021a      	lsls	r2, r3, #8
 8006654:	68fb      	ldr	r3, [r7, #12]
 8006656:	681b      	ldr	r3, [r3, #0]
 8006658:	430a      	orrs	r2, r1
 800665a:	619a      	str	r2, [r3, #24]
      break;
 800665c:	e043      	b.n	80066e6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800665e:	68fb      	ldr	r3, [r7, #12]
 8006660:	681b      	ldr	r3, [r3, #0]
 8006662:	68b9      	ldr	r1, [r7, #8]
 8006664:	4618      	mov	r0, r3
 8006666:	f000 faff 	bl	8006c68 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800666a:	68fb      	ldr	r3, [r7, #12]
 800666c:	681b      	ldr	r3, [r3, #0]
 800666e:	69da      	ldr	r2, [r3, #28]
 8006670:	68fb      	ldr	r3, [r7, #12]
 8006672:	681b      	ldr	r3, [r3, #0]
 8006674:	f042 0208 	orr.w	r2, r2, #8
 8006678:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800667a:	68fb      	ldr	r3, [r7, #12]
 800667c:	681b      	ldr	r3, [r3, #0]
 800667e:	69da      	ldr	r2, [r3, #28]
 8006680:	68fb      	ldr	r3, [r7, #12]
 8006682:	681b      	ldr	r3, [r3, #0]
 8006684:	f022 0204 	bic.w	r2, r2, #4
 8006688:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800668a:	68fb      	ldr	r3, [r7, #12]
 800668c:	681b      	ldr	r3, [r3, #0]
 800668e:	69d9      	ldr	r1, [r3, #28]
 8006690:	68bb      	ldr	r3, [r7, #8]
 8006692:	691a      	ldr	r2, [r3, #16]
 8006694:	68fb      	ldr	r3, [r7, #12]
 8006696:	681b      	ldr	r3, [r3, #0]
 8006698:	430a      	orrs	r2, r1
 800669a:	61da      	str	r2, [r3, #28]
      break;
 800669c:	e023      	b.n	80066e6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800669e:	68fb      	ldr	r3, [r7, #12]
 80066a0:	681b      	ldr	r3, [r3, #0]
 80066a2:	68b9      	ldr	r1, [r7, #8]
 80066a4:	4618      	mov	r0, r3
 80066a6:	f000 fb53 	bl	8006d50 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80066aa:	68fb      	ldr	r3, [r7, #12]
 80066ac:	681b      	ldr	r3, [r3, #0]
 80066ae:	69da      	ldr	r2, [r3, #28]
 80066b0:	68fb      	ldr	r3, [r7, #12]
 80066b2:	681b      	ldr	r3, [r3, #0]
 80066b4:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80066b8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80066ba:	68fb      	ldr	r3, [r7, #12]
 80066bc:	681b      	ldr	r3, [r3, #0]
 80066be:	69da      	ldr	r2, [r3, #28]
 80066c0:	68fb      	ldr	r3, [r7, #12]
 80066c2:	681b      	ldr	r3, [r3, #0]
 80066c4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80066c8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80066ca:	68fb      	ldr	r3, [r7, #12]
 80066cc:	681b      	ldr	r3, [r3, #0]
 80066ce:	69d9      	ldr	r1, [r3, #28]
 80066d0:	68bb      	ldr	r3, [r7, #8]
 80066d2:	691b      	ldr	r3, [r3, #16]
 80066d4:	021a      	lsls	r2, r3, #8
 80066d6:	68fb      	ldr	r3, [r7, #12]
 80066d8:	681b      	ldr	r3, [r3, #0]
 80066da:	430a      	orrs	r2, r1
 80066dc:	61da      	str	r2, [r3, #28]
      break;
 80066de:	e002      	b.n	80066e6 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 80066e0:	2301      	movs	r3, #1
 80066e2:	75fb      	strb	r3, [r7, #23]
      break;
 80066e4:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80066e6:	68fb      	ldr	r3, [r7, #12]
 80066e8:	2200      	movs	r2, #0
 80066ea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80066ee:	7dfb      	ldrb	r3, [r7, #23]
}
 80066f0:	4618      	mov	r0, r3
 80066f2:	3718      	adds	r7, #24
 80066f4:	46bd      	mov	sp, r7
 80066f6:	bd80      	pop	{r7, pc}

080066f8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80066f8:	b580      	push	{r7, lr}
 80066fa:	b084      	sub	sp, #16
 80066fc:	af00      	add	r7, sp, #0
 80066fe:	6078      	str	r0, [r7, #4]
 8006700:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006702:	2300      	movs	r3, #0
 8006704:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8006706:	687b      	ldr	r3, [r7, #4]
 8006708:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800670c:	2b01      	cmp	r3, #1
 800670e:	d101      	bne.n	8006714 <HAL_TIM_ConfigClockSource+0x1c>
 8006710:	2302      	movs	r3, #2
 8006712:	e0b4      	b.n	800687e <HAL_TIM_ConfigClockSource+0x186>
 8006714:	687b      	ldr	r3, [r7, #4]
 8006716:	2201      	movs	r2, #1
 8006718:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800671c:	687b      	ldr	r3, [r7, #4]
 800671e:	2202      	movs	r2, #2
 8006720:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8006724:	687b      	ldr	r3, [r7, #4]
 8006726:	681b      	ldr	r3, [r3, #0]
 8006728:	689b      	ldr	r3, [r3, #8]
 800672a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800672c:	68bb      	ldr	r3, [r7, #8]
 800672e:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8006732:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006734:	68bb      	ldr	r3, [r7, #8]
 8006736:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800673a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800673c:	687b      	ldr	r3, [r7, #4]
 800673e:	681b      	ldr	r3, [r3, #0]
 8006740:	68ba      	ldr	r2, [r7, #8]
 8006742:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8006744:	683b      	ldr	r3, [r7, #0]
 8006746:	681b      	ldr	r3, [r3, #0]
 8006748:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800674c:	d03e      	beq.n	80067cc <HAL_TIM_ConfigClockSource+0xd4>
 800674e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006752:	f200 8087 	bhi.w	8006864 <HAL_TIM_ConfigClockSource+0x16c>
 8006756:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800675a:	f000 8086 	beq.w	800686a <HAL_TIM_ConfigClockSource+0x172>
 800675e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006762:	d87f      	bhi.n	8006864 <HAL_TIM_ConfigClockSource+0x16c>
 8006764:	2b70      	cmp	r3, #112	; 0x70
 8006766:	d01a      	beq.n	800679e <HAL_TIM_ConfigClockSource+0xa6>
 8006768:	2b70      	cmp	r3, #112	; 0x70
 800676a:	d87b      	bhi.n	8006864 <HAL_TIM_ConfigClockSource+0x16c>
 800676c:	2b60      	cmp	r3, #96	; 0x60
 800676e:	d050      	beq.n	8006812 <HAL_TIM_ConfigClockSource+0x11a>
 8006770:	2b60      	cmp	r3, #96	; 0x60
 8006772:	d877      	bhi.n	8006864 <HAL_TIM_ConfigClockSource+0x16c>
 8006774:	2b50      	cmp	r3, #80	; 0x50
 8006776:	d03c      	beq.n	80067f2 <HAL_TIM_ConfigClockSource+0xfa>
 8006778:	2b50      	cmp	r3, #80	; 0x50
 800677a:	d873      	bhi.n	8006864 <HAL_TIM_ConfigClockSource+0x16c>
 800677c:	2b40      	cmp	r3, #64	; 0x40
 800677e:	d058      	beq.n	8006832 <HAL_TIM_ConfigClockSource+0x13a>
 8006780:	2b40      	cmp	r3, #64	; 0x40
 8006782:	d86f      	bhi.n	8006864 <HAL_TIM_ConfigClockSource+0x16c>
 8006784:	2b30      	cmp	r3, #48	; 0x30
 8006786:	d064      	beq.n	8006852 <HAL_TIM_ConfigClockSource+0x15a>
 8006788:	2b30      	cmp	r3, #48	; 0x30
 800678a:	d86b      	bhi.n	8006864 <HAL_TIM_ConfigClockSource+0x16c>
 800678c:	2b20      	cmp	r3, #32
 800678e:	d060      	beq.n	8006852 <HAL_TIM_ConfigClockSource+0x15a>
 8006790:	2b20      	cmp	r3, #32
 8006792:	d867      	bhi.n	8006864 <HAL_TIM_ConfigClockSource+0x16c>
 8006794:	2b00      	cmp	r3, #0
 8006796:	d05c      	beq.n	8006852 <HAL_TIM_ConfigClockSource+0x15a>
 8006798:	2b10      	cmp	r3, #16
 800679a:	d05a      	beq.n	8006852 <HAL_TIM_ConfigClockSource+0x15a>
 800679c:	e062      	b.n	8006864 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800679e:	687b      	ldr	r3, [r7, #4]
 80067a0:	6818      	ldr	r0, [r3, #0]
 80067a2:	683b      	ldr	r3, [r7, #0]
 80067a4:	6899      	ldr	r1, [r3, #8]
 80067a6:	683b      	ldr	r3, [r7, #0]
 80067a8:	685a      	ldr	r2, [r3, #4]
 80067aa:	683b      	ldr	r3, [r7, #0]
 80067ac:	68db      	ldr	r3, [r3, #12]
 80067ae:	f000 fc30 	bl	8007012 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80067b2:	687b      	ldr	r3, [r7, #4]
 80067b4:	681b      	ldr	r3, [r3, #0]
 80067b6:	689b      	ldr	r3, [r3, #8]
 80067b8:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80067ba:	68bb      	ldr	r3, [r7, #8]
 80067bc:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80067c0:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80067c2:	687b      	ldr	r3, [r7, #4]
 80067c4:	681b      	ldr	r3, [r3, #0]
 80067c6:	68ba      	ldr	r2, [r7, #8]
 80067c8:	609a      	str	r2, [r3, #8]
      break;
 80067ca:	e04f      	b.n	800686c <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80067cc:	687b      	ldr	r3, [r7, #4]
 80067ce:	6818      	ldr	r0, [r3, #0]
 80067d0:	683b      	ldr	r3, [r7, #0]
 80067d2:	6899      	ldr	r1, [r3, #8]
 80067d4:	683b      	ldr	r3, [r7, #0]
 80067d6:	685a      	ldr	r2, [r3, #4]
 80067d8:	683b      	ldr	r3, [r7, #0]
 80067da:	68db      	ldr	r3, [r3, #12]
 80067dc:	f000 fc19 	bl	8007012 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80067e0:	687b      	ldr	r3, [r7, #4]
 80067e2:	681b      	ldr	r3, [r3, #0]
 80067e4:	689a      	ldr	r2, [r3, #8]
 80067e6:	687b      	ldr	r3, [r7, #4]
 80067e8:	681b      	ldr	r3, [r3, #0]
 80067ea:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80067ee:	609a      	str	r2, [r3, #8]
      break;
 80067f0:	e03c      	b.n	800686c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80067f2:	687b      	ldr	r3, [r7, #4]
 80067f4:	6818      	ldr	r0, [r3, #0]
 80067f6:	683b      	ldr	r3, [r7, #0]
 80067f8:	6859      	ldr	r1, [r3, #4]
 80067fa:	683b      	ldr	r3, [r7, #0]
 80067fc:	68db      	ldr	r3, [r3, #12]
 80067fe:	461a      	mov	r2, r3
 8006800:	f000 fb8d 	bl	8006f1e <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006804:	687b      	ldr	r3, [r7, #4]
 8006806:	681b      	ldr	r3, [r3, #0]
 8006808:	2150      	movs	r1, #80	; 0x50
 800680a:	4618      	mov	r0, r3
 800680c:	f000 fbe6 	bl	8006fdc <TIM_ITRx_SetConfig>
      break;
 8006810:	e02c      	b.n	800686c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8006812:	687b      	ldr	r3, [r7, #4]
 8006814:	6818      	ldr	r0, [r3, #0]
 8006816:	683b      	ldr	r3, [r7, #0]
 8006818:	6859      	ldr	r1, [r3, #4]
 800681a:	683b      	ldr	r3, [r7, #0]
 800681c:	68db      	ldr	r3, [r3, #12]
 800681e:	461a      	mov	r2, r3
 8006820:	f000 fbac 	bl	8006f7c <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006824:	687b      	ldr	r3, [r7, #4]
 8006826:	681b      	ldr	r3, [r3, #0]
 8006828:	2160      	movs	r1, #96	; 0x60
 800682a:	4618      	mov	r0, r3
 800682c:	f000 fbd6 	bl	8006fdc <TIM_ITRx_SetConfig>
      break;
 8006830:	e01c      	b.n	800686c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006832:	687b      	ldr	r3, [r7, #4]
 8006834:	6818      	ldr	r0, [r3, #0]
 8006836:	683b      	ldr	r3, [r7, #0]
 8006838:	6859      	ldr	r1, [r3, #4]
 800683a:	683b      	ldr	r3, [r7, #0]
 800683c:	68db      	ldr	r3, [r3, #12]
 800683e:	461a      	mov	r2, r3
 8006840:	f000 fb6d 	bl	8006f1e <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006844:	687b      	ldr	r3, [r7, #4]
 8006846:	681b      	ldr	r3, [r3, #0]
 8006848:	2140      	movs	r1, #64	; 0x40
 800684a:	4618      	mov	r0, r3
 800684c:	f000 fbc6 	bl	8006fdc <TIM_ITRx_SetConfig>
      break;
 8006850:	e00c      	b.n	800686c <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8006852:	687b      	ldr	r3, [r7, #4]
 8006854:	681a      	ldr	r2, [r3, #0]
 8006856:	683b      	ldr	r3, [r7, #0]
 8006858:	681b      	ldr	r3, [r3, #0]
 800685a:	4619      	mov	r1, r3
 800685c:	4610      	mov	r0, r2
 800685e:	f000 fbbd 	bl	8006fdc <TIM_ITRx_SetConfig>
      break;
 8006862:	e003      	b.n	800686c <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8006864:	2301      	movs	r3, #1
 8006866:	73fb      	strb	r3, [r7, #15]
      break;
 8006868:	e000      	b.n	800686c <HAL_TIM_ConfigClockSource+0x174>
      break;
 800686a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800686c:	687b      	ldr	r3, [r7, #4]
 800686e:	2201      	movs	r2, #1
 8006870:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006874:	687b      	ldr	r3, [r7, #4]
 8006876:	2200      	movs	r2, #0
 8006878:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800687c:	7bfb      	ldrb	r3, [r7, #15]
}
 800687e:	4618      	mov	r0, r3
 8006880:	3710      	adds	r7, #16
 8006882:	46bd      	mov	sp, r7
 8006884:	bd80      	pop	{r7, pc}

08006886 <HAL_TIM_SlaveConfigSynchro>:
  *         timer input or external trigger input) and the Slave mode
  *         (Disable, Reset, Gated, Trigger, External clock mode 1).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchro(TIM_HandleTypeDef *htim, TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8006886:	b580      	push	{r7, lr}
 8006888:	b082      	sub	sp, #8
 800688a:	af00      	add	r7, sp, #0
 800688c:	6078      	str	r0, [r7, #4]
 800688e:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
  assert_param(IS_TIM_TRIGGER_SELECTION(sSlaveConfig->InputTrigger));

  __HAL_LOCK(htim);
 8006890:	687b      	ldr	r3, [r7, #4]
 8006892:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006896:	2b01      	cmp	r3, #1
 8006898:	d101      	bne.n	800689e <HAL_TIM_SlaveConfigSynchro+0x18>
 800689a:	2302      	movs	r3, #2
 800689c:	e031      	b.n	8006902 <HAL_TIM_SlaveConfigSynchro+0x7c>
 800689e:	687b      	ldr	r3, [r7, #4]
 80068a0:	2201      	movs	r2, #1
 80068a2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80068a6:	687b      	ldr	r3, [r7, #4]
 80068a8:	2202      	movs	r2, #2
 80068aa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 80068ae:	6839      	ldr	r1, [r7, #0]
 80068b0:	6878      	ldr	r0, [r7, #4]
 80068b2:	f000 faa3 	bl	8006dfc <TIM_SlaveTimer_SetConfig>
 80068b6:	4603      	mov	r3, r0
 80068b8:	2b00      	cmp	r3, #0
 80068ba:	d009      	beq.n	80068d0 <HAL_TIM_SlaveConfigSynchro+0x4a>
  {
    htim->State = HAL_TIM_STATE_READY;
 80068bc:	687b      	ldr	r3, [r7, #4]
 80068be:	2201      	movs	r2, #1
 80068c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    __HAL_UNLOCK(htim);
 80068c4:	687b      	ldr	r3, [r7, #4]
 80068c6:	2200      	movs	r2, #0
 80068c8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    return HAL_ERROR;
 80068cc:	2301      	movs	r3, #1
 80068ce:	e018      	b.n	8006902 <HAL_TIM_SlaveConfigSynchro+0x7c>
  }

  /* Disable Trigger Interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 80068d0:	687b      	ldr	r3, [r7, #4]
 80068d2:	681b      	ldr	r3, [r3, #0]
 80068d4:	68da      	ldr	r2, [r3, #12]
 80068d6:	687b      	ldr	r3, [r7, #4]
 80068d8:	681b      	ldr	r3, [r3, #0]
 80068da:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80068de:	60da      	str	r2, [r3, #12]

  /* Disable Trigger DMA request */
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 80068e0:	687b      	ldr	r3, [r7, #4]
 80068e2:	681b      	ldr	r3, [r3, #0]
 80068e4:	68da      	ldr	r2, [r3, #12]
 80068e6:	687b      	ldr	r3, [r7, #4]
 80068e8:	681b      	ldr	r3, [r3, #0]
 80068ea:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 80068ee:	60da      	str	r2, [r3, #12]

  htim->State = HAL_TIM_STATE_READY;
 80068f0:	687b      	ldr	r3, [r7, #4]
 80068f2:	2201      	movs	r2, #1
 80068f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80068f8:	687b      	ldr	r3, [r7, #4]
 80068fa:	2200      	movs	r2, #0
 80068fc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006900:	2300      	movs	r3, #0
}
 8006902:	4618      	mov	r0, r3
 8006904:	3708      	adds	r7, #8
 8006906:	46bd      	mov	sp, r7
 8006908:	bd80      	pop	{r7, pc}

0800690a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800690a:	b480      	push	{r7}
 800690c:	b083      	sub	sp, #12
 800690e:	af00      	add	r7, sp, #0
 8006910:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006912:	bf00      	nop
 8006914:	370c      	adds	r7, #12
 8006916:	46bd      	mov	sp, r7
 8006918:	f85d 7b04 	ldr.w	r7, [sp], #4
 800691c:	4770      	bx	lr

0800691e <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800691e:	b480      	push	{r7}
 8006920:	b083      	sub	sp, #12
 8006922:	af00      	add	r7, sp, #0
 8006924:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8006926:	bf00      	nop
 8006928:	370c      	adds	r7, #12
 800692a:	46bd      	mov	sp, r7
 800692c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006930:	4770      	bx	lr

08006932 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006932:	b480      	push	{r7}
 8006934:	b083      	sub	sp, #12
 8006936:	af00      	add	r7, sp, #0
 8006938:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800693a:	bf00      	nop
 800693c:	370c      	adds	r7, #12
 800693e:	46bd      	mov	sp, r7
 8006940:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006944:	4770      	bx	lr

08006946 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006946:	b480      	push	{r7}
 8006948:	b083      	sub	sp, #12
 800694a:	af00      	add	r7, sp, #0
 800694c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800694e:	bf00      	nop
 8006950:	370c      	adds	r7, #12
 8006952:	46bd      	mov	sp, r7
 8006954:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006958:	4770      	bx	lr
	...

0800695c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800695c:	b480      	push	{r7}
 800695e:	b085      	sub	sp, #20
 8006960:	af00      	add	r7, sp, #0
 8006962:	6078      	str	r0, [r7, #4]
 8006964:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006966:	687b      	ldr	r3, [r7, #4]
 8006968:	681b      	ldr	r3, [r3, #0]
 800696a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800696c:	687b      	ldr	r3, [r7, #4]
 800696e:	4a40      	ldr	r2, [pc, #256]	; (8006a70 <TIM_Base_SetConfig+0x114>)
 8006970:	4293      	cmp	r3, r2
 8006972:	d013      	beq.n	800699c <TIM_Base_SetConfig+0x40>
 8006974:	687b      	ldr	r3, [r7, #4]
 8006976:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800697a:	d00f      	beq.n	800699c <TIM_Base_SetConfig+0x40>
 800697c:	687b      	ldr	r3, [r7, #4]
 800697e:	4a3d      	ldr	r2, [pc, #244]	; (8006a74 <TIM_Base_SetConfig+0x118>)
 8006980:	4293      	cmp	r3, r2
 8006982:	d00b      	beq.n	800699c <TIM_Base_SetConfig+0x40>
 8006984:	687b      	ldr	r3, [r7, #4]
 8006986:	4a3c      	ldr	r2, [pc, #240]	; (8006a78 <TIM_Base_SetConfig+0x11c>)
 8006988:	4293      	cmp	r3, r2
 800698a:	d007      	beq.n	800699c <TIM_Base_SetConfig+0x40>
 800698c:	687b      	ldr	r3, [r7, #4]
 800698e:	4a3b      	ldr	r2, [pc, #236]	; (8006a7c <TIM_Base_SetConfig+0x120>)
 8006990:	4293      	cmp	r3, r2
 8006992:	d003      	beq.n	800699c <TIM_Base_SetConfig+0x40>
 8006994:	687b      	ldr	r3, [r7, #4]
 8006996:	4a3a      	ldr	r2, [pc, #232]	; (8006a80 <TIM_Base_SetConfig+0x124>)
 8006998:	4293      	cmp	r3, r2
 800699a:	d108      	bne.n	80069ae <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800699c:	68fb      	ldr	r3, [r7, #12]
 800699e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80069a2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80069a4:	683b      	ldr	r3, [r7, #0]
 80069a6:	685b      	ldr	r3, [r3, #4]
 80069a8:	68fa      	ldr	r2, [r7, #12]
 80069aa:	4313      	orrs	r3, r2
 80069ac:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80069ae:	687b      	ldr	r3, [r7, #4]
 80069b0:	4a2f      	ldr	r2, [pc, #188]	; (8006a70 <TIM_Base_SetConfig+0x114>)
 80069b2:	4293      	cmp	r3, r2
 80069b4:	d02b      	beq.n	8006a0e <TIM_Base_SetConfig+0xb2>
 80069b6:	687b      	ldr	r3, [r7, #4]
 80069b8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80069bc:	d027      	beq.n	8006a0e <TIM_Base_SetConfig+0xb2>
 80069be:	687b      	ldr	r3, [r7, #4]
 80069c0:	4a2c      	ldr	r2, [pc, #176]	; (8006a74 <TIM_Base_SetConfig+0x118>)
 80069c2:	4293      	cmp	r3, r2
 80069c4:	d023      	beq.n	8006a0e <TIM_Base_SetConfig+0xb2>
 80069c6:	687b      	ldr	r3, [r7, #4]
 80069c8:	4a2b      	ldr	r2, [pc, #172]	; (8006a78 <TIM_Base_SetConfig+0x11c>)
 80069ca:	4293      	cmp	r3, r2
 80069cc:	d01f      	beq.n	8006a0e <TIM_Base_SetConfig+0xb2>
 80069ce:	687b      	ldr	r3, [r7, #4]
 80069d0:	4a2a      	ldr	r2, [pc, #168]	; (8006a7c <TIM_Base_SetConfig+0x120>)
 80069d2:	4293      	cmp	r3, r2
 80069d4:	d01b      	beq.n	8006a0e <TIM_Base_SetConfig+0xb2>
 80069d6:	687b      	ldr	r3, [r7, #4]
 80069d8:	4a29      	ldr	r2, [pc, #164]	; (8006a80 <TIM_Base_SetConfig+0x124>)
 80069da:	4293      	cmp	r3, r2
 80069dc:	d017      	beq.n	8006a0e <TIM_Base_SetConfig+0xb2>
 80069de:	687b      	ldr	r3, [r7, #4]
 80069e0:	4a28      	ldr	r2, [pc, #160]	; (8006a84 <TIM_Base_SetConfig+0x128>)
 80069e2:	4293      	cmp	r3, r2
 80069e4:	d013      	beq.n	8006a0e <TIM_Base_SetConfig+0xb2>
 80069e6:	687b      	ldr	r3, [r7, #4]
 80069e8:	4a27      	ldr	r2, [pc, #156]	; (8006a88 <TIM_Base_SetConfig+0x12c>)
 80069ea:	4293      	cmp	r3, r2
 80069ec:	d00f      	beq.n	8006a0e <TIM_Base_SetConfig+0xb2>
 80069ee:	687b      	ldr	r3, [r7, #4]
 80069f0:	4a26      	ldr	r2, [pc, #152]	; (8006a8c <TIM_Base_SetConfig+0x130>)
 80069f2:	4293      	cmp	r3, r2
 80069f4:	d00b      	beq.n	8006a0e <TIM_Base_SetConfig+0xb2>
 80069f6:	687b      	ldr	r3, [r7, #4]
 80069f8:	4a25      	ldr	r2, [pc, #148]	; (8006a90 <TIM_Base_SetConfig+0x134>)
 80069fa:	4293      	cmp	r3, r2
 80069fc:	d007      	beq.n	8006a0e <TIM_Base_SetConfig+0xb2>
 80069fe:	687b      	ldr	r3, [r7, #4]
 8006a00:	4a24      	ldr	r2, [pc, #144]	; (8006a94 <TIM_Base_SetConfig+0x138>)
 8006a02:	4293      	cmp	r3, r2
 8006a04:	d003      	beq.n	8006a0e <TIM_Base_SetConfig+0xb2>
 8006a06:	687b      	ldr	r3, [r7, #4]
 8006a08:	4a23      	ldr	r2, [pc, #140]	; (8006a98 <TIM_Base_SetConfig+0x13c>)
 8006a0a:	4293      	cmp	r3, r2
 8006a0c:	d108      	bne.n	8006a20 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006a0e:	68fb      	ldr	r3, [r7, #12]
 8006a10:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006a14:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006a16:	683b      	ldr	r3, [r7, #0]
 8006a18:	68db      	ldr	r3, [r3, #12]
 8006a1a:	68fa      	ldr	r2, [r7, #12]
 8006a1c:	4313      	orrs	r3, r2
 8006a1e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006a20:	68fb      	ldr	r3, [r7, #12]
 8006a22:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8006a26:	683b      	ldr	r3, [r7, #0]
 8006a28:	695b      	ldr	r3, [r3, #20]
 8006a2a:	4313      	orrs	r3, r2
 8006a2c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006a2e:	687b      	ldr	r3, [r7, #4]
 8006a30:	68fa      	ldr	r2, [r7, #12]
 8006a32:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006a34:	683b      	ldr	r3, [r7, #0]
 8006a36:	689a      	ldr	r2, [r3, #8]
 8006a38:	687b      	ldr	r3, [r7, #4]
 8006a3a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006a3c:	683b      	ldr	r3, [r7, #0]
 8006a3e:	681a      	ldr	r2, [r3, #0]
 8006a40:	687b      	ldr	r3, [r7, #4]
 8006a42:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006a44:	687b      	ldr	r3, [r7, #4]
 8006a46:	4a0a      	ldr	r2, [pc, #40]	; (8006a70 <TIM_Base_SetConfig+0x114>)
 8006a48:	4293      	cmp	r3, r2
 8006a4a:	d003      	beq.n	8006a54 <TIM_Base_SetConfig+0xf8>
 8006a4c:	687b      	ldr	r3, [r7, #4]
 8006a4e:	4a0c      	ldr	r2, [pc, #48]	; (8006a80 <TIM_Base_SetConfig+0x124>)
 8006a50:	4293      	cmp	r3, r2
 8006a52:	d103      	bne.n	8006a5c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006a54:	683b      	ldr	r3, [r7, #0]
 8006a56:	691a      	ldr	r2, [r3, #16]
 8006a58:	687b      	ldr	r3, [r7, #4]
 8006a5a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006a5c:	687b      	ldr	r3, [r7, #4]
 8006a5e:	2201      	movs	r2, #1
 8006a60:	615a      	str	r2, [r3, #20]
}
 8006a62:	bf00      	nop
 8006a64:	3714      	adds	r7, #20
 8006a66:	46bd      	mov	sp, r7
 8006a68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a6c:	4770      	bx	lr
 8006a6e:	bf00      	nop
 8006a70:	40010000 	.word	0x40010000
 8006a74:	40000400 	.word	0x40000400
 8006a78:	40000800 	.word	0x40000800
 8006a7c:	40000c00 	.word	0x40000c00
 8006a80:	40010400 	.word	0x40010400
 8006a84:	40014000 	.word	0x40014000
 8006a88:	40014400 	.word	0x40014400
 8006a8c:	40014800 	.word	0x40014800
 8006a90:	40001800 	.word	0x40001800
 8006a94:	40001c00 	.word	0x40001c00
 8006a98:	40002000 	.word	0x40002000

08006a9c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006a9c:	b480      	push	{r7}
 8006a9e:	b087      	sub	sp, #28
 8006aa0:	af00      	add	r7, sp, #0
 8006aa2:	6078      	str	r0, [r7, #4]
 8006aa4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006aa6:	687b      	ldr	r3, [r7, #4]
 8006aa8:	6a1b      	ldr	r3, [r3, #32]
 8006aaa:	f023 0201 	bic.w	r2, r3, #1
 8006aae:	687b      	ldr	r3, [r7, #4]
 8006ab0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006ab2:	687b      	ldr	r3, [r7, #4]
 8006ab4:	6a1b      	ldr	r3, [r3, #32]
 8006ab6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006ab8:	687b      	ldr	r3, [r7, #4]
 8006aba:	685b      	ldr	r3, [r3, #4]
 8006abc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006abe:	687b      	ldr	r3, [r7, #4]
 8006ac0:	699b      	ldr	r3, [r3, #24]
 8006ac2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8006ac4:	68fb      	ldr	r3, [r7, #12]
 8006ac6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006aca:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8006acc:	68fb      	ldr	r3, [r7, #12]
 8006ace:	f023 0303 	bic.w	r3, r3, #3
 8006ad2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006ad4:	683b      	ldr	r3, [r7, #0]
 8006ad6:	681b      	ldr	r3, [r3, #0]
 8006ad8:	68fa      	ldr	r2, [r7, #12]
 8006ada:	4313      	orrs	r3, r2
 8006adc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8006ade:	697b      	ldr	r3, [r7, #20]
 8006ae0:	f023 0302 	bic.w	r3, r3, #2
 8006ae4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8006ae6:	683b      	ldr	r3, [r7, #0]
 8006ae8:	689b      	ldr	r3, [r3, #8]
 8006aea:	697a      	ldr	r2, [r7, #20]
 8006aec:	4313      	orrs	r3, r2
 8006aee:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006af0:	687b      	ldr	r3, [r7, #4]
 8006af2:	4a20      	ldr	r2, [pc, #128]	; (8006b74 <TIM_OC1_SetConfig+0xd8>)
 8006af4:	4293      	cmp	r3, r2
 8006af6:	d003      	beq.n	8006b00 <TIM_OC1_SetConfig+0x64>
 8006af8:	687b      	ldr	r3, [r7, #4]
 8006afa:	4a1f      	ldr	r2, [pc, #124]	; (8006b78 <TIM_OC1_SetConfig+0xdc>)
 8006afc:	4293      	cmp	r3, r2
 8006afe:	d10c      	bne.n	8006b1a <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8006b00:	697b      	ldr	r3, [r7, #20]
 8006b02:	f023 0308 	bic.w	r3, r3, #8
 8006b06:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8006b08:	683b      	ldr	r3, [r7, #0]
 8006b0a:	68db      	ldr	r3, [r3, #12]
 8006b0c:	697a      	ldr	r2, [r7, #20]
 8006b0e:	4313      	orrs	r3, r2
 8006b10:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8006b12:	697b      	ldr	r3, [r7, #20]
 8006b14:	f023 0304 	bic.w	r3, r3, #4
 8006b18:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006b1a:	687b      	ldr	r3, [r7, #4]
 8006b1c:	4a15      	ldr	r2, [pc, #84]	; (8006b74 <TIM_OC1_SetConfig+0xd8>)
 8006b1e:	4293      	cmp	r3, r2
 8006b20:	d003      	beq.n	8006b2a <TIM_OC1_SetConfig+0x8e>
 8006b22:	687b      	ldr	r3, [r7, #4]
 8006b24:	4a14      	ldr	r2, [pc, #80]	; (8006b78 <TIM_OC1_SetConfig+0xdc>)
 8006b26:	4293      	cmp	r3, r2
 8006b28:	d111      	bne.n	8006b4e <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8006b2a:	693b      	ldr	r3, [r7, #16]
 8006b2c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006b30:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8006b32:	693b      	ldr	r3, [r7, #16]
 8006b34:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006b38:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8006b3a:	683b      	ldr	r3, [r7, #0]
 8006b3c:	695b      	ldr	r3, [r3, #20]
 8006b3e:	693a      	ldr	r2, [r7, #16]
 8006b40:	4313      	orrs	r3, r2
 8006b42:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8006b44:	683b      	ldr	r3, [r7, #0]
 8006b46:	699b      	ldr	r3, [r3, #24]
 8006b48:	693a      	ldr	r2, [r7, #16]
 8006b4a:	4313      	orrs	r3, r2
 8006b4c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006b4e:	687b      	ldr	r3, [r7, #4]
 8006b50:	693a      	ldr	r2, [r7, #16]
 8006b52:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006b54:	687b      	ldr	r3, [r7, #4]
 8006b56:	68fa      	ldr	r2, [r7, #12]
 8006b58:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8006b5a:	683b      	ldr	r3, [r7, #0]
 8006b5c:	685a      	ldr	r2, [r3, #4]
 8006b5e:	687b      	ldr	r3, [r7, #4]
 8006b60:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006b62:	687b      	ldr	r3, [r7, #4]
 8006b64:	697a      	ldr	r2, [r7, #20]
 8006b66:	621a      	str	r2, [r3, #32]
}
 8006b68:	bf00      	nop
 8006b6a:	371c      	adds	r7, #28
 8006b6c:	46bd      	mov	sp, r7
 8006b6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b72:	4770      	bx	lr
 8006b74:	40010000 	.word	0x40010000
 8006b78:	40010400 	.word	0x40010400

08006b7c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006b7c:	b480      	push	{r7}
 8006b7e:	b087      	sub	sp, #28
 8006b80:	af00      	add	r7, sp, #0
 8006b82:	6078      	str	r0, [r7, #4]
 8006b84:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006b86:	687b      	ldr	r3, [r7, #4]
 8006b88:	6a1b      	ldr	r3, [r3, #32]
 8006b8a:	f023 0210 	bic.w	r2, r3, #16
 8006b8e:	687b      	ldr	r3, [r7, #4]
 8006b90:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006b92:	687b      	ldr	r3, [r7, #4]
 8006b94:	6a1b      	ldr	r3, [r3, #32]
 8006b96:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006b98:	687b      	ldr	r3, [r7, #4]
 8006b9a:	685b      	ldr	r3, [r3, #4]
 8006b9c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006b9e:	687b      	ldr	r3, [r7, #4]
 8006ba0:	699b      	ldr	r3, [r3, #24]
 8006ba2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8006ba4:	68fb      	ldr	r3, [r7, #12]
 8006ba6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006baa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006bac:	68fb      	ldr	r3, [r7, #12]
 8006bae:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006bb2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006bb4:	683b      	ldr	r3, [r7, #0]
 8006bb6:	681b      	ldr	r3, [r3, #0]
 8006bb8:	021b      	lsls	r3, r3, #8
 8006bba:	68fa      	ldr	r2, [r7, #12]
 8006bbc:	4313      	orrs	r3, r2
 8006bbe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8006bc0:	697b      	ldr	r3, [r7, #20]
 8006bc2:	f023 0320 	bic.w	r3, r3, #32
 8006bc6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006bc8:	683b      	ldr	r3, [r7, #0]
 8006bca:	689b      	ldr	r3, [r3, #8]
 8006bcc:	011b      	lsls	r3, r3, #4
 8006bce:	697a      	ldr	r2, [r7, #20]
 8006bd0:	4313      	orrs	r3, r2
 8006bd2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006bd4:	687b      	ldr	r3, [r7, #4]
 8006bd6:	4a22      	ldr	r2, [pc, #136]	; (8006c60 <TIM_OC2_SetConfig+0xe4>)
 8006bd8:	4293      	cmp	r3, r2
 8006bda:	d003      	beq.n	8006be4 <TIM_OC2_SetConfig+0x68>
 8006bdc:	687b      	ldr	r3, [r7, #4]
 8006bde:	4a21      	ldr	r2, [pc, #132]	; (8006c64 <TIM_OC2_SetConfig+0xe8>)
 8006be0:	4293      	cmp	r3, r2
 8006be2:	d10d      	bne.n	8006c00 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8006be4:	697b      	ldr	r3, [r7, #20]
 8006be6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006bea:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8006bec:	683b      	ldr	r3, [r7, #0]
 8006bee:	68db      	ldr	r3, [r3, #12]
 8006bf0:	011b      	lsls	r3, r3, #4
 8006bf2:	697a      	ldr	r2, [r7, #20]
 8006bf4:	4313      	orrs	r3, r2
 8006bf6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8006bf8:	697b      	ldr	r3, [r7, #20]
 8006bfa:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006bfe:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006c00:	687b      	ldr	r3, [r7, #4]
 8006c02:	4a17      	ldr	r2, [pc, #92]	; (8006c60 <TIM_OC2_SetConfig+0xe4>)
 8006c04:	4293      	cmp	r3, r2
 8006c06:	d003      	beq.n	8006c10 <TIM_OC2_SetConfig+0x94>
 8006c08:	687b      	ldr	r3, [r7, #4]
 8006c0a:	4a16      	ldr	r2, [pc, #88]	; (8006c64 <TIM_OC2_SetConfig+0xe8>)
 8006c0c:	4293      	cmp	r3, r2
 8006c0e:	d113      	bne.n	8006c38 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8006c10:	693b      	ldr	r3, [r7, #16]
 8006c12:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006c16:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8006c18:	693b      	ldr	r3, [r7, #16]
 8006c1a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006c1e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8006c20:	683b      	ldr	r3, [r7, #0]
 8006c22:	695b      	ldr	r3, [r3, #20]
 8006c24:	009b      	lsls	r3, r3, #2
 8006c26:	693a      	ldr	r2, [r7, #16]
 8006c28:	4313      	orrs	r3, r2
 8006c2a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006c2c:	683b      	ldr	r3, [r7, #0]
 8006c2e:	699b      	ldr	r3, [r3, #24]
 8006c30:	009b      	lsls	r3, r3, #2
 8006c32:	693a      	ldr	r2, [r7, #16]
 8006c34:	4313      	orrs	r3, r2
 8006c36:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006c38:	687b      	ldr	r3, [r7, #4]
 8006c3a:	693a      	ldr	r2, [r7, #16]
 8006c3c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006c3e:	687b      	ldr	r3, [r7, #4]
 8006c40:	68fa      	ldr	r2, [r7, #12]
 8006c42:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8006c44:	683b      	ldr	r3, [r7, #0]
 8006c46:	685a      	ldr	r2, [r3, #4]
 8006c48:	687b      	ldr	r3, [r7, #4]
 8006c4a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006c4c:	687b      	ldr	r3, [r7, #4]
 8006c4e:	697a      	ldr	r2, [r7, #20]
 8006c50:	621a      	str	r2, [r3, #32]
}
 8006c52:	bf00      	nop
 8006c54:	371c      	adds	r7, #28
 8006c56:	46bd      	mov	sp, r7
 8006c58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c5c:	4770      	bx	lr
 8006c5e:	bf00      	nop
 8006c60:	40010000 	.word	0x40010000
 8006c64:	40010400 	.word	0x40010400

08006c68 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006c68:	b480      	push	{r7}
 8006c6a:	b087      	sub	sp, #28
 8006c6c:	af00      	add	r7, sp, #0
 8006c6e:	6078      	str	r0, [r7, #4]
 8006c70:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006c72:	687b      	ldr	r3, [r7, #4]
 8006c74:	6a1b      	ldr	r3, [r3, #32]
 8006c76:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8006c7a:	687b      	ldr	r3, [r7, #4]
 8006c7c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006c7e:	687b      	ldr	r3, [r7, #4]
 8006c80:	6a1b      	ldr	r3, [r3, #32]
 8006c82:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006c84:	687b      	ldr	r3, [r7, #4]
 8006c86:	685b      	ldr	r3, [r3, #4]
 8006c88:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006c8a:	687b      	ldr	r3, [r7, #4]
 8006c8c:	69db      	ldr	r3, [r3, #28]
 8006c8e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8006c90:	68fb      	ldr	r3, [r7, #12]
 8006c92:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006c96:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006c98:	68fb      	ldr	r3, [r7, #12]
 8006c9a:	f023 0303 	bic.w	r3, r3, #3
 8006c9e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006ca0:	683b      	ldr	r3, [r7, #0]
 8006ca2:	681b      	ldr	r3, [r3, #0]
 8006ca4:	68fa      	ldr	r2, [r7, #12]
 8006ca6:	4313      	orrs	r3, r2
 8006ca8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8006caa:	697b      	ldr	r3, [r7, #20]
 8006cac:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006cb0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8006cb2:	683b      	ldr	r3, [r7, #0]
 8006cb4:	689b      	ldr	r3, [r3, #8]
 8006cb6:	021b      	lsls	r3, r3, #8
 8006cb8:	697a      	ldr	r2, [r7, #20]
 8006cba:	4313      	orrs	r3, r2
 8006cbc:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8006cbe:	687b      	ldr	r3, [r7, #4]
 8006cc0:	4a21      	ldr	r2, [pc, #132]	; (8006d48 <TIM_OC3_SetConfig+0xe0>)
 8006cc2:	4293      	cmp	r3, r2
 8006cc4:	d003      	beq.n	8006cce <TIM_OC3_SetConfig+0x66>
 8006cc6:	687b      	ldr	r3, [r7, #4]
 8006cc8:	4a20      	ldr	r2, [pc, #128]	; (8006d4c <TIM_OC3_SetConfig+0xe4>)
 8006cca:	4293      	cmp	r3, r2
 8006ccc:	d10d      	bne.n	8006cea <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8006cce:	697b      	ldr	r3, [r7, #20]
 8006cd0:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006cd4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8006cd6:	683b      	ldr	r3, [r7, #0]
 8006cd8:	68db      	ldr	r3, [r3, #12]
 8006cda:	021b      	lsls	r3, r3, #8
 8006cdc:	697a      	ldr	r2, [r7, #20]
 8006cde:	4313      	orrs	r3, r2
 8006ce0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8006ce2:	697b      	ldr	r3, [r7, #20]
 8006ce4:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006ce8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006cea:	687b      	ldr	r3, [r7, #4]
 8006cec:	4a16      	ldr	r2, [pc, #88]	; (8006d48 <TIM_OC3_SetConfig+0xe0>)
 8006cee:	4293      	cmp	r3, r2
 8006cf0:	d003      	beq.n	8006cfa <TIM_OC3_SetConfig+0x92>
 8006cf2:	687b      	ldr	r3, [r7, #4]
 8006cf4:	4a15      	ldr	r2, [pc, #84]	; (8006d4c <TIM_OC3_SetConfig+0xe4>)
 8006cf6:	4293      	cmp	r3, r2
 8006cf8:	d113      	bne.n	8006d22 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8006cfa:	693b      	ldr	r3, [r7, #16]
 8006cfc:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006d00:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8006d02:	693b      	ldr	r3, [r7, #16]
 8006d04:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006d08:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8006d0a:	683b      	ldr	r3, [r7, #0]
 8006d0c:	695b      	ldr	r3, [r3, #20]
 8006d0e:	011b      	lsls	r3, r3, #4
 8006d10:	693a      	ldr	r2, [r7, #16]
 8006d12:	4313      	orrs	r3, r2
 8006d14:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8006d16:	683b      	ldr	r3, [r7, #0]
 8006d18:	699b      	ldr	r3, [r3, #24]
 8006d1a:	011b      	lsls	r3, r3, #4
 8006d1c:	693a      	ldr	r2, [r7, #16]
 8006d1e:	4313      	orrs	r3, r2
 8006d20:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006d22:	687b      	ldr	r3, [r7, #4]
 8006d24:	693a      	ldr	r2, [r7, #16]
 8006d26:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006d28:	687b      	ldr	r3, [r7, #4]
 8006d2a:	68fa      	ldr	r2, [r7, #12]
 8006d2c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8006d2e:	683b      	ldr	r3, [r7, #0]
 8006d30:	685a      	ldr	r2, [r3, #4]
 8006d32:	687b      	ldr	r3, [r7, #4]
 8006d34:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006d36:	687b      	ldr	r3, [r7, #4]
 8006d38:	697a      	ldr	r2, [r7, #20]
 8006d3a:	621a      	str	r2, [r3, #32]
}
 8006d3c:	bf00      	nop
 8006d3e:	371c      	adds	r7, #28
 8006d40:	46bd      	mov	sp, r7
 8006d42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d46:	4770      	bx	lr
 8006d48:	40010000 	.word	0x40010000
 8006d4c:	40010400 	.word	0x40010400

08006d50 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006d50:	b480      	push	{r7}
 8006d52:	b087      	sub	sp, #28
 8006d54:	af00      	add	r7, sp, #0
 8006d56:	6078      	str	r0, [r7, #4]
 8006d58:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006d5a:	687b      	ldr	r3, [r7, #4]
 8006d5c:	6a1b      	ldr	r3, [r3, #32]
 8006d5e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8006d62:	687b      	ldr	r3, [r7, #4]
 8006d64:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006d66:	687b      	ldr	r3, [r7, #4]
 8006d68:	6a1b      	ldr	r3, [r3, #32]
 8006d6a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006d6c:	687b      	ldr	r3, [r7, #4]
 8006d6e:	685b      	ldr	r3, [r3, #4]
 8006d70:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006d72:	687b      	ldr	r3, [r7, #4]
 8006d74:	69db      	ldr	r3, [r3, #28]
 8006d76:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8006d78:	68fb      	ldr	r3, [r7, #12]
 8006d7a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006d7e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006d80:	68fb      	ldr	r3, [r7, #12]
 8006d82:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006d86:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006d88:	683b      	ldr	r3, [r7, #0]
 8006d8a:	681b      	ldr	r3, [r3, #0]
 8006d8c:	021b      	lsls	r3, r3, #8
 8006d8e:	68fa      	ldr	r2, [r7, #12]
 8006d90:	4313      	orrs	r3, r2
 8006d92:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006d94:	693b      	ldr	r3, [r7, #16]
 8006d96:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006d9a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006d9c:	683b      	ldr	r3, [r7, #0]
 8006d9e:	689b      	ldr	r3, [r3, #8]
 8006da0:	031b      	lsls	r3, r3, #12
 8006da2:	693a      	ldr	r2, [r7, #16]
 8006da4:	4313      	orrs	r3, r2
 8006da6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006da8:	687b      	ldr	r3, [r7, #4]
 8006daa:	4a12      	ldr	r2, [pc, #72]	; (8006df4 <TIM_OC4_SetConfig+0xa4>)
 8006dac:	4293      	cmp	r3, r2
 8006dae:	d003      	beq.n	8006db8 <TIM_OC4_SetConfig+0x68>
 8006db0:	687b      	ldr	r3, [r7, #4]
 8006db2:	4a11      	ldr	r2, [pc, #68]	; (8006df8 <TIM_OC4_SetConfig+0xa8>)
 8006db4:	4293      	cmp	r3, r2
 8006db6:	d109      	bne.n	8006dcc <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006db8:	697b      	ldr	r3, [r7, #20]
 8006dba:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006dbe:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8006dc0:	683b      	ldr	r3, [r7, #0]
 8006dc2:	695b      	ldr	r3, [r3, #20]
 8006dc4:	019b      	lsls	r3, r3, #6
 8006dc6:	697a      	ldr	r2, [r7, #20]
 8006dc8:	4313      	orrs	r3, r2
 8006dca:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006dcc:	687b      	ldr	r3, [r7, #4]
 8006dce:	697a      	ldr	r2, [r7, #20]
 8006dd0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006dd2:	687b      	ldr	r3, [r7, #4]
 8006dd4:	68fa      	ldr	r2, [r7, #12]
 8006dd6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006dd8:	683b      	ldr	r3, [r7, #0]
 8006dda:	685a      	ldr	r2, [r3, #4]
 8006ddc:	687b      	ldr	r3, [r7, #4]
 8006dde:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006de0:	687b      	ldr	r3, [r7, #4]
 8006de2:	693a      	ldr	r2, [r7, #16]
 8006de4:	621a      	str	r2, [r3, #32]
}
 8006de6:	bf00      	nop
 8006de8:	371c      	adds	r7, #28
 8006dea:	46bd      	mov	sp, r7
 8006dec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006df0:	4770      	bx	lr
 8006df2:	bf00      	nop
 8006df4:	40010000 	.word	0x40010000
 8006df8:	40010400 	.word	0x40010400

08006dfc <TIM_SlaveTimer_SetConfig>:
  * @param  sSlaveConfig Slave timer configuration
  * @retval None
  */
static HAL_StatusTypeDef TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim,
                                                  TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8006dfc:	b580      	push	{r7, lr}
 8006dfe:	b086      	sub	sp, #24
 8006e00:	af00      	add	r7, sp, #0
 8006e02:	6078      	str	r0, [r7, #4]
 8006e04:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006e06:	2300      	movs	r3, #0
 8006e08:	75fb      	strb	r3, [r7, #23]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006e0a:	687b      	ldr	r3, [r7, #4]
 8006e0c:	681b      	ldr	r3, [r3, #0]
 8006e0e:	689b      	ldr	r3, [r3, #8]
 8006e10:	613b      	str	r3, [r7, #16]

  /* Reset the Trigger Selection Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006e12:	693b      	ldr	r3, [r7, #16]
 8006e14:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006e18:	613b      	str	r3, [r7, #16]
  /* Set the Input Trigger source */
  tmpsmcr |= sSlaveConfig->InputTrigger;
 8006e1a:	683b      	ldr	r3, [r7, #0]
 8006e1c:	685b      	ldr	r3, [r3, #4]
 8006e1e:	693a      	ldr	r2, [r7, #16]
 8006e20:	4313      	orrs	r3, r2
 8006e22:	613b      	str	r3, [r7, #16]

  /* Reset the slave mode Bits */
  tmpsmcr &= ~TIM_SMCR_SMS;
 8006e24:	693b      	ldr	r3, [r7, #16]
 8006e26:	f023 0307 	bic.w	r3, r3, #7
 8006e2a:	613b      	str	r3, [r7, #16]
  /* Set the slave mode */
  tmpsmcr |= sSlaveConfig->SlaveMode;
 8006e2c:	683b      	ldr	r3, [r7, #0]
 8006e2e:	681b      	ldr	r3, [r3, #0]
 8006e30:	693a      	ldr	r2, [r7, #16]
 8006e32:	4313      	orrs	r3, r2
 8006e34:	613b      	str	r3, [r7, #16]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8006e36:	687b      	ldr	r3, [r7, #4]
 8006e38:	681b      	ldr	r3, [r3, #0]
 8006e3a:	693a      	ldr	r2, [r7, #16]
 8006e3c:	609a      	str	r2, [r3, #8]

  /* Configure the trigger prescaler, filter, and polarity */
  switch (sSlaveConfig->InputTrigger)
 8006e3e:	683b      	ldr	r3, [r7, #0]
 8006e40:	685b      	ldr	r3, [r3, #4]
 8006e42:	2b70      	cmp	r3, #112	; 0x70
 8006e44:	d01a      	beq.n	8006e7c <TIM_SlaveTimer_SetConfig+0x80>
 8006e46:	2b70      	cmp	r3, #112	; 0x70
 8006e48:	d860      	bhi.n	8006f0c <TIM_SlaveTimer_SetConfig+0x110>
 8006e4a:	2b60      	cmp	r3, #96	; 0x60
 8006e4c:	d054      	beq.n	8006ef8 <TIM_SlaveTimer_SetConfig+0xfc>
 8006e4e:	2b60      	cmp	r3, #96	; 0x60
 8006e50:	d85c      	bhi.n	8006f0c <TIM_SlaveTimer_SetConfig+0x110>
 8006e52:	2b50      	cmp	r3, #80	; 0x50
 8006e54:	d046      	beq.n	8006ee4 <TIM_SlaveTimer_SetConfig+0xe8>
 8006e56:	2b50      	cmp	r3, #80	; 0x50
 8006e58:	d858      	bhi.n	8006f0c <TIM_SlaveTimer_SetConfig+0x110>
 8006e5a:	2b40      	cmp	r3, #64	; 0x40
 8006e5c:	d019      	beq.n	8006e92 <TIM_SlaveTimer_SetConfig+0x96>
 8006e5e:	2b40      	cmp	r3, #64	; 0x40
 8006e60:	d854      	bhi.n	8006f0c <TIM_SlaveTimer_SetConfig+0x110>
 8006e62:	2b30      	cmp	r3, #48	; 0x30
 8006e64:	d055      	beq.n	8006f12 <TIM_SlaveTimer_SetConfig+0x116>
 8006e66:	2b30      	cmp	r3, #48	; 0x30
 8006e68:	d850      	bhi.n	8006f0c <TIM_SlaveTimer_SetConfig+0x110>
 8006e6a:	2b20      	cmp	r3, #32
 8006e6c:	d051      	beq.n	8006f12 <TIM_SlaveTimer_SetConfig+0x116>
 8006e6e:	2b20      	cmp	r3, #32
 8006e70:	d84c      	bhi.n	8006f0c <TIM_SlaveTimer_SetConfig+0x110>
 8006e72:	2b00      	cmp	r3, #0
 8006e74:	d04d      	beq.n	8006f12 <TIM_SlaveTimer_SetConfig+0x116>
 8006e76:	2b10      	cmp	r3, #16
 8006e78:	d04b      	beq.n	8006f12 <TIM_SlaveTimer_SetConfig+0x116>
 8006e7a:	e047      	b.n	8006f0c <TIM_SlaveTimer_SetConfig+0x110>
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPRESCALER(sSlaveConfig->TriggerPrescaler));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));
      /* Configure the ETR Trigger source */
      TIM_ETR_SetConfig(htim->Instance,
 8006e7c:	687b      	ldr	r3, [r7, #4]
 8006e7e:	6818      	ldr	r0, [r3, #0]
 8006e80:	683b      	ldr	r3, [r7, #0]
 8006e82:	68d9      	ldr	r1, [r3, #12]
 8006e84:	683b      	ldr	r3, [r7, #0]
 8006e86:	689a      	ldr	r2, [r3, #8]
 8006e88:	683b      	ldr	r3, [r7, #0]
 8006e8a:	691b      	ldr	r3, [r3, #16]
 8006e8c:	f000 f8c1 	bl	8007012 <TIM_ETR_SetConfig>
                        sSlaveConfig->TriggerPrescaler,
                        sSlaveConfig->TriggerPolarity,
                        sSlaveConfig->TriggerFilter);
      break;
 8006e90:	e040      	b.n	8006f14 <TIM_SlaveTimer_SetConfig+0x118>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      if (sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED)
 8006e92:	683b      	ldr	r3, [r7, #0]
 8006e94:	681b      	ldr	r3, [r3, #0]
 8006e96:	2b05      	cmp	r3, #5
 8006e98:	d101      	bne.n	8006e9e <TIM_SlaveTimer_SetConfig+0xa2>
      {
        return HAL_ERROR;
 8006e9a:	2301      	movs	r3, #1
 8006e9c:	e03b      	b.n	8006f16 <TIM_SlaveTimer_SetConfig+0x11a>
      }

      /* Disable the Channel 1: Reset the CC1E Bit */
      tmpccer = htim->Instance->CCER;
 8006e9e:	687b      	ldr	r3, [r7, #4]
 8006ea0:	681b      	ldr	r3, [r3, #0]
 8006ea2:	6a1b      	ldr	r3, [r3, #32]
 8006ea4:	60fb      	str	r3, [r7, #12]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 8006ea6:	687b      	ldr	r3, [r7, #4]
 8006ea8:	681b      	ldr	r3, [r3, #0]
 8006eaa:	6a1a      	ldr	r2, [r3, #32]
 8006eac:	687b      	ldr	r3, [r7, #4]
 8006eae:	681b      	ldr	r3, [r3, #0]
 8006eb0:	f022 0201 	bic.w	r2, r2, #1
 8006eb4:	621a      	str	r2, [r3, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 8006eb6:	687b      	ldr	r3, [r7, #4]
 8006eb8:	681b      	ldr	r3, [r3, #0]
 8006eba:	699b      	ldr	r3, [r3, #24]
 8006ebc:	60bb      	str	r3, [r7, #8]

      /* Set the filter */
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006ebe:	68bb      	ldr	r3, [r7, #8]
 8006ec0:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006ec4:	60bb      	str	r3, [r7, #8]
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 8006ec6:	683b      	ldr	r3, [r7, #0]
 8006ec8:	691b      	ldr	r3, [r3, #16]
 8006eca:	011b      	lsls	r3, r3, #4
 8006ecc:	68ba      	ldr	r2, [r7, #8]
 8006ece:	4313      	orrs	r3, r2
 8006ed0:	60bb      	str	r3, [r7, #8]

      /* Write to TIMx CCMR1 and CCER registers */
      htim->Instance->CCMR1 = tmpccmr1;
 8006ed2:	687b      	ldr	r3, [r7, #4]
 8006ed4:	681b      	ldr	r3, [r3, #0]
 8006ed6:	68ba      	ldr	r2, [r7, #8]
 8006ed8:	619a      	str	r2, [r3, #24]
      htim->Instance->CCER = tmpccer;
 8006eda:	687b      	ldr	r3, [r7, #4]
 8006edc:	681b      	ldr	r3, [r3, #0]
 8006ede:	68fa      	ldr	r2, [r7, #12]
 8006ee0:	621a      	str	r2, [r3, #32]
      break;
 8006ee2:	e017      	b.n	8006f14 <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI1 Filter and Polarity */
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006ee4:	687b      	ldr	r3, [r7, #4]
 8006ee6:	6818      	ldr	r0, [r3, #0]
 8006ee8:	683b      	ldr	r3, [r7, #0]
 8006eea:	6899      	ldr	r1, [r3, #8]
 8006eec:	683b      	ldr	r3, [r7, #0]
 8006eee:	691b      	ldr	r3, [r3, #16]
 8006ef0:	461a      	mov	r2, r3
 8006ef2:	f000 f814 	bl	8006f1e <TIM_TI1_ConfigInputStage>
                               sSlaveConfig->TriggerPolarity,
                               sSlaveConfig->TriggerFilter);
      break;
 8006ef6:	e00d      	b.n	8006f14 <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI2 Filter and Polarity */
      TIM_TI2_ConfigInputStage(htim->Instance,
 8006ef8:	687b      	ldr	r3, [r7, #4]
 8006efa:	6818      	ldr	r0, [r3, #0]
 8006efc:	683b      	ldr	r3, [r7, #0]
 8006efe:	6899      	ldr	r1, [r3, #8]
 8006f00:	683b      	ldr	r3, [r7, #0]
 8006f02:	691b      	ldr	r3, [r3, #16]
 8006f04:	461a      	mov	r2, r3
 8006f06:	f000 f839 	bl	8006f7c <TIM_TI2_ConfigInputStage>
                               sSlaveConfig->TriggerPolarity,
                               sSlaveConfig->TriggerFilter);
      break;
 8006f0a:	e003      	b.n	8006f14 <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      break;
    }

    default:
      status = HAL_ERROR;
 8006f0c:	2301      	movs	r3, #1
 8006f0e:	75fb      	strb	r3, [r7, #23]
      break;
 8006f10:	e000      	b.n	8006f14 <TIM_SlaveTimer_SetConfig+0x118>
      break;
 8006f12:	bf00      	nop
  }

  return status;
 8006f14:	7dfb      	ldrb	r3, [r7, #23]
}
 8006f16:	4618      	mov	r0, r3
 8006f18:	3718      	adds	r7, #24
 8006f1a:	46bd      	mov	sp, r7
 8006f1c:	bd80      	pop	{r7, pc}

08006f1e <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006f1e:	b480      	push	{r7}
 8006f20:	b087      	sub	sp, #28
 8006f22:	af00      	add	r7, sp, #0
 8006f24:	60f8      	str	r0, [r7, #12]
 8006f26:	60b9      	str	r1, [r7, #8]
 8006f28:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006f2a:	68fb      	ldr	r3, [r7, #12]
 8006f2c:	6a1b      	ldr	r3, [r3, #32]
 8006f2e:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006f30:	68fb      	ldr	r3, [r7, #12]
 8006f32:	6a1b      	ldr	r3, [r3, #32]
 8006f34:	f023 0201 	bic.w	r2, r3, #1
 8006f38:	68fb      	ldr	r3, [r7, #12]
 8006f3a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006f3c:	68fb      	ldr	r3, [r7, #12]
 8006f3e:	699b      	ldr	r3, [r3, #24]
 8006f40:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006f42:	693b      	ldr	r3, [r7, #16]
 8006f44:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006f48:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006f4a:	687b      	ldr	r3, [r7, #4]
 8006f4c:	011b      	lsls	r3, r3, #4
 8006f4e:	693a      	ldr	r2, [r7, #16]
 8006f50:	4313      	orrs	r3, r2
 8006f52:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006f54:	697b      	ldr	r3, [r7, #20]
 8006f56:	f023 030a 	bic.w	r3, r3, #10
 8006f5a:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8006f5c:	697a      	ldr	r2, [r7, #20]
 8006f5e:	68bb      	ldr	r3, [r7, #8]
 8006f60:	4313      	orrs	r3, r2
 8006f62:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006f64:	68fb      	ldr	r3, [r7, #12]
 8006f66:	693a      	ldr	r2, [r7, #16]
 8006f68:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006f6a:	68fb      	ldr	r3, [r7, #12]
 8006f6c:	697a      	ldr	r2, [r7, #20]
 8006f6e:	621a      	str	r2, [r3, #32]
}
 8006f70:	bf00      	nop
 8006f72:	371c      	adds	r7, #28
 8006f74:	46bd      	mov	sp, r7
 8006f76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f7a:	4770      	bx	lr

08006f7c <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006f7c:	b480      	push	{r7}
 8006f7e:	b087      	sub	sp, #28
 8006f80:	af00      	add	r7, sp, #0
 8006f82:	60f8      	str	r0, [r7, #12]
 8006f84:	60b9      	str	r1, [r7, #8]
 8006f86:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006f88:	68fb      	ldr	r3, [r7, #12]
 8006f8a:	6a1b      	ldr	r3, [r3, #32]
 8006f8c:	f023 0210 	bic.w	r2, r3, #16
 8006f90:	68fb      	ldr	r3, [r7, #12]
 8006f92:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006f94:	68fb      	ldr	r3, [r7, #12]
 8006f96:	699b      	ldr	r3, [r3, #24]
 8006f98:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8006f9a:	68fb      	ldr	r3, [r7, #12]
 8006f9c:	6a1b      	ldr	r3, [r3, #32]
 8006f9e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006fa0:	697b      	ldr	r3, [r7, #20]
 8006fa2:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8006fa6:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006fa8:	687b      	ldr	r3, [r7, #4]
 8006faa:	031b      	lsls	r3, r3, #12
 8006fac:	697a      	ldr	r2, [r7, #20]
 8006fae:	4313      	orrs	r3, r2
 8006fb0:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006fb2:	693b      	ldr	r3, [r7, #16]
 8006fb4:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8006fb8:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006fba:	68bb      	ldr	r3, [r7, #8]
 8006fbc:	011b      	lsls	r3, r3, #4
 8006fbe:	693a      	ldr	r2, [r7, #16]
 8006fc0:	4313      	orrs	r3, r2
 8006fc2:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006fc4:	68fb      	ldr	r3, [r7, #12]
 8006fc6:	697a      	ldr	r2, [r7, #20]
 8006fc8:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006fca:	68fb      	ldr	r3, [r7, #12]
 8006fcc:	693a      	ldr	r2, [r7, #16]
 8006fce:	621a      	str	r2, [r3, #32]
}
 8006fd0:	bf00      	nop
 8006fd2:	371c      	adds	r7, #28
 8006fd4:	46bd      	mov	sp, r7
 8006fd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fda:	4770      	bx	lr

08006fdc <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006fdc:	b480      	push	{r7}
 8006fde:	b085      	sub	sp, #20
 8006fe0:	af00      	add	r7, sp, #0
 8006fe2:	6078      	str	r0, [r7, #4]
 8006fe4:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006fe6:	687b      	ldr	r3, [r7, #4]
 8006fe8:	689b      	ldr	r3, [r3, #8]
 8006fea:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006fec:	68fb      	ldr	r3, [r7, #12]
 8006fee:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006ff2:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006ff4:	683a      	ldr	r2, [r7, #0]
 8006ff6:	68fb      	ldr	r3, [r7, #12]
 8006ff8:	4313      	orrs	r3, r2
 8006ffa:	f043 0307 	orr.w	r3, r3, #7
 8006ffe:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007000:	687b      	ldr	r3, [r7, #4]
 8007002:	68fa      	ldr	r2, [r7, #12]
 8007004:	609a      	str	r2, [r3, #8]
}
 8007006:	bf00      	nop
 8007008:	3714      	adds	r7, #20
 800700a:	46bd      	mov	sp, r7
 800700c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007010:	4770      	bx	lr

08007012 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8007012:	b480      	push	{r7}
 8007014:	b087      	sub	sp, #28
 8007016:	af00      	add	r7, sp, #0
 8007018:	60f8      	str	r0, [r7, #12]
 800701a:	60b9      	str	r1, [r7, #8]
 800701c:	607a      	str	r2, [r7, #4]
 800701e:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8007020:	68fb      	ldr	r3, [r7, #12]
 8007022:	689b      	ldr	r3, [r3, #8]
 8007024:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007026:	697b      	ldr	r3, [r7, #20]
 8007028:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800702c:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800702e:	683b      	ldr	r3, [r7, #0]
 8007030:	021a      	lsls	r2, r3, #8
 8007032:	687b      	ldr	r3, [r7, #4]
 8007034:	431a      	orrs	r2, r3
 8007036:	68bb      	ldr	r3, [r7, #8]
 8007038:	4313      	orrs	r3, r2
 800703a:	697a      	ldr	r2, [r7, #20]
 800703c:	4313      	orrs	r3, r2
 800703e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007040:	68fb      	ldr	r3, [r7, #12]
 8007042:	697a      	ldr	r2, [r7, #20]
 8007044:	609a      	str	r2, [r3, #8]
}
 8007046:	bf00      	nop
 8007048:	371c      	adds	r7, #28
 800704a:	46bd      	mov	sp, r7
 800704c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007050:	4770      	bx	lr

08007052 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8007052:	b480      	push	{r7}
 8007054:	b087      	sub	sp, #28
 8007056:	af00      	add	r7, sp, #0
 8007058:	60f8      	str	r0, [r7, #12]
 800705a:	60b9      	str	r1, [r7, #8]
 800705c:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800705e:	68bb      	ldr	r3, [r7, #8]
 8007060:	f003 031f 	and.w	r3, r3, #31
 8007064:	2201      	movs	r2, #1
 8007066:	fa02 f303 	lsl.w	r3, r2, r3
 800706a:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800706c:	68fb      	ldr	r3, [r7, #12]
 800706e:	6a1a      	ldr	r2, [r3, #32]
 8007070:	697b      	ldr	r3, [r7, #20]
 8007072:	43db      	mvns	r3, r3
 8007074:	401a      	ands	r2, r3
 8007076:	68fb      	ldr	r3, [r7, #12]
 8007078:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800707a:	68fb      	ldr	r3, [r7, #12]
 800707c:	6a1a      	ldr	r2, [r3, #32]
 800707e:	68bb      	ldr	r3, [r7, #8]
 8007080:	f003 031f 	and.w	r3, r3, #31
 8007084:	6879      	ldr	r1, [r7, #4]
 8007086:	fa01 f303 	lsl.w	r3, r1, r3
 800708a:	431a      	orrs	r2, r3
 800708c:	68fb      	ldr	r3, [r7, #12]
 800708e:	621a      	str	r2, [r3, #32]
}
 8007090:	bf00      	nop
 8007092:	371c      	adds	r7, #28
 8007094:	46bd      	mov	sp, r7
 8007096:	f85d 7b04 	ldr.w	r7, [sp], #4
 800709a:	4770      	bx	lr

0800709c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800709c:	b480      	push	{r7}
 800709e:	b085      	sub	sp, #20
 80070a0:	af00      	add	r7, sp, #0
 80070a2:	6078      	str	r0, [r7, #4]
 80070a4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80070a6:	687b      	ldr	r3, [r7, #4]
 80070a8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80070ac:	2b01      	cmp	r3, #1
 80070ae:	d101      	bne.n	80070b4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80070b0:	2302      	movs	r3, #2
 80070b2:	e05a      	b.n	800716a <HAL_TIMEx_MasterConfigSynchronization+0xce>
 80070b4:	687b      	ldr	r3, [r7, #4]
 80070b6:	2201      	movs	r2, #1
 80070b8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80070bc:	687b      	ldr	r3, [r7, #4]
 80070be:	2202      	movs	r2, #2
 80070c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80070c4:	687b      	ldr	r3, [r7, #4]
 80070c6:	681b      	ldr	r3, [r3, #0]
 80070c8:	685b      	ldr	r3, [r3, #4]
 80070ca:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80070cc:	687b      	ldr	r3, [r7, #4]
 80070ce:	681b      	ldr	r3, [r3, #0]
 80070d0:	689b      	ldr	r3, [r3, #8]
 80070d2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80070d4:	68fb      	ldr	r3, [r7, #12]
 80070d6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80070da:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80070dc:	683b      	ldr	r3, [r7, #0]
 80070de:	681b      	ldr	r3, [r3, #0]
 80070e0:	68fa      	ldr	r2, [r7, #12]
 80070e2:	4313      	orrs	r3, r2
 80070e4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80070e6:	687b      	ldr	r3, [r7, #4]
 80070e8:	681b      	ldr	r3, [r3, #0]
 80070ea:	68fa      	ldr	r2, [r7, #12]
 80070ec:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80070ee:	687b      	ldr	r3, [r7, #4]
 80070f0:	681b      	ldr	r3, [r3, #0]
 80070f2:	4a21      	ldr	r2, [pc, #132]	; (8007178 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 80070f4:	4293      	cmp	r3, r2
 80070f6:	d022      	beq.n	800713e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80070f8:	687b      	ldr	r3, [r7, #4]
 80070fa:	681b      	ldr	r3, [r3, #0]
 80070fc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007100:	d01d      	beq.n	800713e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007102:	687b      	ldr	r3, [r7, #4]
 8007104:	681b      	ldr	r3, [r3, #0]
 8007106:	4a1d      	ldr	r2, [pc, #116]	; (800717c <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8007108:	4293      	cmp	r3, r2
 800710a:	d018      	beq.n	800713e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800710c:	687b      	ldr	r3, [r7, #4]
 800710e:	681b      	ldr	r3, [r3, #0]
 8007110:	4a1b      	ldr	r2, [pc, #108]	; (8007180 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8007112:	4293      	cmp	r3, r2
 8007114:	d013      	beq.n	800713e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007116:	687b      	ldr	r3, [r7, #4]
 8007118:	681b      	ldr	r3, [r3, #0]
 800711a:	4a1a      	ldr	r2, [pc, #104]	; (8007184 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 800711c:	4293      	cmp	r3, r2
 800711e:	d00e      	beq.n	800713e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007120:	687b      	ldr	r3, [r7, #4]
 8007122:	681b      	ldr	r3, [r3, #0]
 8007124:	4a18      	ldr	r2, [pc, #96]	; (8007188 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8007126:	4293      	cmp	r3, r2
 8007128:	d009      	beq.n	800713e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800712a:	687b      	ldr	r3, [r7, #4]
 800712c:	681b      	ldr	r3, [r3, #0]
 800712e:	4a17      	ldr	r2, [pc, #92]	; (800718c <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8007130:	4293      	cmp	r3, r2
 8007132:	d004      	beq.n	800713e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007134:	687b      	ldr	r3, [r7, #4]
 8007136:	681b      	ldr	r3, [r3, #0]
 8007138:	4a15      	ldr	r2, [pc, #84]	; (8007190 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800713a:	4293      	cmp	r3, r2
 800713c:	d10c      	bne.n	8007158 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800713e:	68bb      	ldr	r3, [r7, #8]
 8007140:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007144:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007146:	683b      	ldr	r3, [r7, #0]
 8007148:	685b      	ldr	r3, [r3, #4]
 800714a:	68ba      	ldr	r2, [r7, #8]
 800714c:	4313      	orrs	r3, r2
 800714e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007150:	687b      	ldr	r3, [r7, #4]
 8007152:	681b      	ldr	r3, [r3, #0]
 8007154:	68ba      	ldr	r2, [r7, #8]
 8007156:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007158:	687b      	ldr	r3, [r7, #4]
 800715a:	2201      	movs	r2, #1
 800715c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007160:	687b      	ldr	r3, [r7, #4]
 8007162:	2200      	movs	r2, #0
 8007164:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007168:	2300      	movs	r3, #0
}
 800716a:	4618      	mov	r0, r3
 800716c:	3714      	adds	r7, #20
 800716e:	46bd      	mov	sp, r7
 8007170:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007174:	4770      	bx	lr
 8007176:	bf00      	nop
 8007178:	40010000 	.word	0x40010000
 800717c:	40000400 	.word	0x40000400
 8007180:	40000800 	.word	0x40000800
 8007184:	40000c00 	.word	0x40000c00
 8007188:	40010400 	.word	0x40010400
 800718c:	40014000 	.word	0x40014000
 8007190:	40001800 	.word	0x40001800

08007194 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8007194:	b480      	push	{r7}
 8007196:	b085      	sub	sp, #20
 8007198:	af00      	add	r7, sp, #0
 800719a:	6078      	str	r0, [r7, #4]
 800719c:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800719e:	2300      	movs	r3, #0
 80071a0:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 80071a2:	687b      	ldr	r3, [r7, #4]
 80071a4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80071a8:	2b01      	cmp	r3, #1
 80071aa:	d101      	bne.n	80071b0 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 80071ac:	2302      	movs	r3, #2
 80071ae:	e03d      	b.n	800722c <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 80071b0:	687b      	ldr	r3, [r7, #4]
 80071b2:	2201      	movs	r2, #1
 80071b4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 80071b8:	68fb      	ldr	r3, [r7, #12]
 80071ba:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 80071be:	683b      	ldr	r3, [r7, #0]
 80071c0:	68db      	ldr	r3, [r3, #12]
 80071c2:	4313      	orrs	r3, r2
 80071c4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80071c6:	68fb      	ldr	r3, [r7, #12]
 80071c8:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80071cc:	683b      	ldr	r3, [r7, #0]
 80071ce:	689b      	ldr	r3, [r3, #8]
 80071d0:	4313      	orrs	r3, r2
 80071d2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80071d4:	68fb      	ldr	r3, [r7, #12]
 80071d6:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 80071da:	683b      	ldr	r3, [r7, #0]
 80071dc:	685b      	ldr	r3, [r3, #4]
 80071de:	4313      	orrs	r3, r2
 80071e0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80071e2:	68fb      	ldr	r3, [r7, #12]
 80071e4:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 80071e8:	683b      	ldr	r3, [r7, #0]
 80071ea:	681b      	ldr	r3, [r3, #0]
 80071ec:	4313      	orrs	r3, r2
 80071ee:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80071f0:	68fb      	ldr	r3, [r7, #12]
 80071f2:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80071f6:	683b      	ldr	r3, [r7, #0]
 80071f8:	691b      	ldr	r3, [r3, #16]
 80071fa:	4313      	orrs	r3, r2
 80071fc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80071fe:	68fb      	ldr	r3, [r7, #12]
 8007200:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8007204:	683b      	ldr	r3, [r7, #0]
 8007206:	695b      	ldr	r3, [r3, #20]
 8007208:	4313      	orrs	r3, r2
 800720a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800720c:	68fb      	ldr	r3, [r7, #12]
 800720e:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8007212:	683b      	ldr	r3, [r7, #0]
 8007214:	69db      	ldr	r3, [r3, #28]
 8007216:	4313      	orrs	r3, r2
 8007218:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800721a:	687b      	ldr	r3, [r7, #4]
 800721c:	681b      	ldr	r3, [r3, #0]
 800721e:	68fa      	ldr	r2, [r7, #12]
 8007220:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8007222:	687b      	ldr	r3, [r7, #4]
 8007224:	2200      	movs	r2, #0
 8007226:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800722a:	2300      	movs	r3, #0
}
 800722c:	4618      	mov	r0, r3
 800722e:	3714      	adds	r7, #20
 8007230:	46bd      	mov	sp, r7
 8007232:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007236:	4770      	bx	lr

08007238 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8007238:	b480      	push	{r7}
 800723a:	b083      	sub	sp, #12
 800723c:	af00      	add	r7, sp, #0
 800723e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007240:	bf00      	nop
 8007242:	370c      	adds	r7, #12
 8007244:	46bd      	mov	sp, r7
 8007246:	f85d 7b04 	ldr.w	r7, [sp], #4
 800724a:	4770      	bx	lr

0800724c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800724c:	b480      	push	{r7}
 800724e:	b083      	sub	sp, #12
 8007250:	af00      	add	r7, sp, #0
 8007252:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007254:	bf00      	nop
 8007256:	370c      	adds	r7, #12
 8007258:	46bd      	mov	sp, r7
 800725a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800725e:	4770      	bx	lr

08007260 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007260:	b580      	push	{r7, lr}
 8007262:	b082      	sub	sp, #8
 8007264:	af00      	add	r7, sp, #0
 8007266:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007268:	687b      	ldr	r3, [r7, #4]
 800726a:	2b00      	cmp	r3, #0
 800726c:	d101      	bne.n	8007272 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800726e:	2301      	movs	r3, #1
 8007270:	e03f      	b.n	80072f2 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8007272:	687b      	ldr	r3, [r7, #4]
 8007274:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007278:	b2db      	uxtb	r3, r3
 800727a:	2b00      	cmp	r3, #0
 800727c:	d106      	bne.n	800728c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800727e:	687b      	ldr	r3, [r7, #4]
 8007280:	2200      	movs	r2, #0
 8007282:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007286:	6878      	ldr	r0, [r7, #4]
 8007288:	f7fc fe88 	bl	8003f9c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800728c:	687b      	ldr	r3, [r7, #4]
 800728e:	2224      	movs	r2, #36	; 0x24
 8007290:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8007294:	687b      	ldr	r3, [r7, #4]
 8007296:	681b      	ldr	r3, [r3, #0]
 8007298:	68da      	ldr	r2, [r3, #12]
 800729a:	687b      	ldr	r3, [r7, #4]
 800729c:	681b      	ldr	r3, [r3, #0]
 800729e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80072a2:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80072a4:	6878      	ldr	r0, [r7, #4]
 80072a6:	f000 fdef 	bl	8007e88 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80072aa:	687b      	ldr	r3, [r7, #4]
 80072ac:	681b      	ldr	r3, [r3, #0]
 80072ae:	691a      	ldr	r2, [r3, #16]
 80072b0:	687b      	ldr	r3, [r7, #4]
 80072b2:	681b      	ldr	r3, [r3, #0]
 80072b4:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80072b8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80072ba:	687b      	ldr	r3, [r7, #4]
 80072bc:	681b      	ldr	r3, [r3, #0]
 80072be:	695a      	ldr	r2, [r3, #20]
 80072c0:	687b      	ldr	r3, [r7, #4]
 80072c2:	681b      	ldr	r3, [r3, #0]
 80072c4:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80072c8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80072ca:	687b      	ldr	r3, [r7, #4]
 80072cc:	681b      	ldr	r3, [r3, #0]
 80072ce:	68da      	ldr	r2, [r3, #12]
 80072d0:	687b      	ldr	r3, [r7, #4]
 80072d2:	681b      	ldr	r3, [r3, #0]
 80072d4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80072d8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80072da:	687b      	ldr	r3, [r7, #4]
 80072dc:	2200      	movs	r2, #0
 80072de:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 80072e0:	687b      	ldr	r3, [r7, #4]
 80072e2:	2220      	movs	r2, #32
 80072e4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 80072e8:	687b      	ldr	r3, [r7, #4]
 80072ea:	2220      	movs	r2, #32
 80072ec:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80072f0:	2300      	movs	r3, #0
}
 80072f2:	4618      	mov	r0, r3
 80072f4:	3708      	adds	r7, #8
 80072f6:	46bd      	mov	sp, r7
 80072f8:	bd80      	pop	{r7, pc}

080072fa <HAL_UART_Transmit_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 80072fa:	b480      	push	{r7}
 80072fc:	b085      	sub	sp, #20
 80072fe:	af00      	add	r7, sp, #0
 8007300:	60f8      	str	r0, [r7, #12]
 8007302:	60b9      	str	r1, [r7, #8]
 8007304:	4613      	mov	r3, r2
 8007306:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007308:	68fb      	ldr	r3, [r7, #12]
 800730a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800730e:	b2db      	uxtb	r3, r3
 8007310:	2b20      	cmp	r3, #32
 8007312:	d130      	bne.n	8007376 <HAL_UART_Transmit_IT+0x7c>
  {
    if ((pData == NULL) || (Size == 0U))
 8007314:	68bb      	ldr	r3, [r7, #8]
 8007316:	2b00      	cmp	r3, #0
 8007318:	d002      	beq.n	8007320 <HAL_UART_Transmit_IT+0x26>
 800731a:	88fb      	ldrh	r3, [r7, #6]
 800731c:	2b00      	cmp	r3, #0
 800731e:	d101      	bne.n	8007324 <HAL_UART_Transmit_IT+0x2a>
    {
      return HAL_ERROR;
 8007320:	2301      	movs	r3, #1
 8007322:	e029      	b.n	8007378 <HAL_UART_Transmit_IT+0x7e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8007324:	68fb      	ldr	r3, [r7, #12]
 8007326:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800732a:	2b01      	cmp	r3, #1
 800732c:	d101      	bne.n	8007332 <HAL_UART_Transmit_IT+0x38>
 800732e:	2302      	movs	r3, #2
 8007330:	e022      	b.n	8007378 <HAL_UART_Transmit_IT+0x7e>
 8007332:	68fb      	ldr	r3, [r7, #12]
 8007334:	2201      	movs	r2, #1
 8007336:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->pTxBuffPtr = pData;
 800733a:	68fb      	ldr	r3, [r7, #12]
 800733c:	68ba      	ldr	r2, [r7, #8]
 800733e:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8007340:	68fb      	ldr	r3, [r7, #12]
 8007342:	88fa      	ldrh	r2, [r7, #6]
 8007344:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8007346:	68fb      	ldr	r3, [r7, #12]
 8007348:	88fa      	ldrh	r2, [r7, #6]
 800734a:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800734c:	68fb      	ldr	r3, [r7, #12]
 800734e:	2200      	movs	r2, #0
 8007350:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8007352:	68fb      	ldr	r3, [r7, #12]
 8007354:	2221      	movs	r2, #33	; 0x21
 8007356:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800735a:	68fb      	ldr	r3, [r7, #12]
 800735c:	2200      	movs	r2, #0
 800735e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Enable the UART Transmit data register empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 8007362:	68fb      	ldr	r3, [r7, #12]
 8007364:	681b      	ldr	r3, [r3, #0]
 8007366:	68da      	ldr	r2, [r3, #12]
 8007368:	68fb      	ldr	r3, [r7, #12]
 800736a:	681b      	ldr	r3, [r3, #0]
 800736c:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8007370:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 8007372:	2300      	movs	r3, #0
 8007374:	e000      	b.n	8007378 <HAL_UART_Transmit_IT+0x7e>
  }
  else
  {
    return HAL_BUSY;
 8007376:	2302      	movs	r3, #2
  }
}
 8007378:	4618      	mov	r0, r3
 800737a:	3714      	adds	r7, #20
 800737c:	46bd      	mov	sp, r7
 800737e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007382:	4770      	bx	lr

08007384 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007384:	b580      	push	{r7, lr}
 8007386:	b084      	sub	sp, #16
 8007388:	af00      	add	r7, sp, #0
 800738a:	60f8      	str	r0, [r7, #12]
 800738c:	60b9      	str	r1, [r7, #8]
 800738e:	4613      	mov	r3, r2
 8007390:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8007392:	68fb      	ldr	r3, [r7, #12]
 8007394:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007398:	b2db      	uxtb	r3, r3
 800739a:	2b20      	cmp	r3, #32
 800739c:	d11d      	bne.n	80073da <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 800739e:	68bb      	ldr	r3, [r7, #8]
 80073a0:	2b00      	cmp	r3, #0
 80073a2:	d002      	beq.n	80073aa <HAL_UART_Receive_IT+0x26>
 80073a4:	88fb      	ldrh	r3, [r7, #6]
 80073a6:	2b00      	cmp	r3, #0
 80073a8:	d101      	bne.n	80073ae <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 80073aa:	2301      	movs	r3, #1
 80073ac:	e016      	b.n	80073dc <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80073ae:	68fb      	ldr	r3, [r7, #12]
 80073b0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80073b4:	2b01      	cmp	r3, #1
 80073b6:	d101      	bne.n	80073bc <HAL_UART_Receive_IT+0x38>
 80073b8:	2302      	movs	r3, #2
 80073ba:	e00f      	b.n	80073dc <HAL_UART_Receive_IT+0x58>
 80073bc:	68fb      	ldr	r3, [r7, #12]
 80073be:	2201      	movs	r2, #1
 80073c0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80073c4:	68fb      	ldr	r3, [r7, #12]
 80073c6:	2200      	movs	r2, #0
 80073c8:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 80073ca:	88fb      	ldrh	r3, [r7, #6]
 80073cc:	461a      	mov	r2, r3
 80073ce:	68b9      	ldr	r1, [r7, #8]
 80073d0:	68f8      	ldr	r0, [r7, #12]
 80073d2:	f000 fb69 	bl	8007aa8 <UART_Start_Receive_IT>
 80073d6:	4603      	mov	r3, r0
 80073d8:	e000      	b.n	80073dc <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 80073da:	2302      	movs	r3, #2
  }
}
 80073dc:	4618      	mov	r0, r3
 80073de:	3710      	adds	r7, #16
 80073e0:	46bd      	mov	sp, r7
 80073e2:	bd80      	pop	{r7, pc}

080073e4 <HAL_UART_AbortReceive_IT>:
  * @note   This procedure is executed in Interrupt mode, meaning that abort procedure could be
  *         considered as completed only when user abort complete callback is executed (not when exiting function).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_AbortReceive_IT(UART_HandleTypeDef *huart)
{
 80073e4:	b580      	push	{r7, lr}
 80073e6:	b09a      	sub	sp, #104	; 0x68
 80073e8:	af00      	add	r7, sp, #0
 80073ea:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80073ec:	687b      	ldr	r3, [r7, #4]
 80073ee:	681b      	ldr	r3, [r3, #0]
 80073f0:	330c      	adds	r3, #12
 80073f2:	64bb      	str	r3, [r7, #72]	; 0x48
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80073f4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80073f6:	e853 3f00 	ldrex	r3, [r3]
 80073fa:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 80073fc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80073fe:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8007402:	667b      	str	r3, [r7, #100]	; 0x64
 8007404:	687b      	ldr	r3, [r7, #4]
 8007406:	681b      	ldr	r3, [r3, #0]
 8007408:	330c      	adds	r3, #12
 800740a:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 800740c:	657a      	str	r2, [r7, #84]	; 0x54
 800740e:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007410:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8007412:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8007414:	e841 2300 	strex	r3, r2, [r1]
 8007418:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 800741a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800741c:	2b00      	cmp	r3, #0
 800741e:	d1e5      	bne.n	80073ec <HAL_UART_AbortReceive_IT+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007420:	687b      	ldr	r3, [r7, #4]
 8007422:	681b      	ldr	r3, [r3, #0]
 8007424:	3314      	adds	r3, #20
 8007426:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007428:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800742a:	e853 3f00 	ldrex	r3, [r3]
 800742e:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8007430:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007432:	f023 0301 	bic.w	r3, r3, #1
 8007436:	663b      	str	r3, [r7, #96]	; 0x60
 8007438:	687b      	ldr	r3, [r7, #4]
 800743a:	681b      	ldr	r3, [r3, #0]
 800743c:	3314      	adds	r3, #20
 800743e:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8007440:	643a      	str	r2, [r7, #64]	; 0x40
 8007442:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007444:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8007446:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8007448:	e841 2300 	strex	r3, r2, [r1]
 800744c:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800744e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007450:	2b00      	cmp	r3, #0
 8007452:	d1e5      	bne.n	8007420 <HAL_UART_AbortReceive_IT+0x3c>

  /* If Reception till IDLE event was ongoing, disable IDLEIE interrupt */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007454:	687b      	ldr	r3, [r7, #4]
 8007456:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007458:	2b01      	cmp	r3, #1
 800745a:	d119      	bne.n	8007490 <HAL_UART_AbortReceive_IT+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_IDLEIE));
 800745c:	687b      	ldr	r3, [r7, #4]
 800745e:	681b      	ldr	r3, [r3, #0]
 8007460:	330c      	adds	r3, #12
 8007462:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007464:	6a3b      	ldr	r3, [r7, #32]
 8007466:	e853 3f00 	ldrex	r3, [r3]
 800746a:	61fb      	str	r3, [r7, #28]
   return(result);
 800746c:	69fb      	ldr	r3, [r7, #28]
 800746e:	f023 0310 	bic.w	r3, r3, #16
 8007472:	65fb      	str	r3, [r7, #92]	; 0x5c
 8007474:	687b      	ldr	r3, [r7, #4]
 8007476:	681b      	ldr	r3, [r3, #0]
 8007478:	330c      	adds	r3, #12
 800747a:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800747c:	62fa      	str	r2, [r7, #44]	; 0x2c
 800747e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007480:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8007482:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007484:	e841 2300 	strex	r3, r2, [r1]
 8007488:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800748a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800748c:	2b00      	cmp	r3, #0
 800748e:	d1e5      	bne.n	800745c <HAL_UART_AbortReceive_IT+0x78>
  }

  /* Disable the UART DMA Rx request if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007490:	687b      	ldr	r3, [r7, #4]
 8007492:	681b      	ldr	r3, [r3, #0]
 8007494:	695b      	ldr	r3, [r3, #20]
 8007496:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800749a:	2b40      	cmp	r3, #64	; 0x40
 800749c:	d13f      	bne.n	800751e <HAL_UART_AbortReceive_IT+0x13a>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800749e:	687b      	ldr	r3, [r7, #4]
 80074a0:	681b      	ldr	r3, [r3, #0]
 80074a2:	3314      	adds	r3, #20
 80074a4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80074a6:	68fb      	ldr	r3, [r7, #12]
 80074a8:	e853 3f00 	ldrex	r3, [r3]
 80074ac:	60bb      	str	r3, [r7, #8]
   return(result);
 80074ae:	68bb      	ldr	r3, [r7, #8]
 80074b0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80074b4:	65bb      	str	r3, [r7, #88]	; 0x58
 80074b6:	687b      	ldr	r3, [r7, #4]
 80074b8:	681b      	ldr	r3, [r3, #0]
 80074ba:	3314      	adds	r3, #20
 80074bc:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80074be:	61ba      	str	r2, [r7, #24]
 80074c0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80074c2:	6979      	ldr	r1, [r7, #20]
 80074c4:	69ba      	ldr	r2, [r7, #24]
 80074c6:	e841 2300 	strex	r3, r2, [r1]
 80074ca:	613b      	str	r3, [r7, #16]
   return(result);
 80074cc:	693b      	ldr	r3, [r7, #16]
 80074ce:	2b00      	cmp	r3, #0
 80074d0:	d1e5      	bne.n	800749e <HAL_UART_AbortReceive_IT+0xba>

    /* Abort the UART DMA Rx stream : use blocking DMA Abort API (no callback) */
    if (huart->hdmarx != NULL)
 80074d2:	687b      	ldr	r3, [r7, #4]
 80074d4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80074d6:	2b00      	cmp	r3, #0
 80074d8:	d013      	beq.n	8007502 <HAL_UART_AbortReceive_IT+0x11e>
    {
      /* Set the UART DMA Abort callback :
         will lead to call HAL_UART_AbortCpltCallback() at end of DMA abort procedure */
      huart->hdmarx->XferAbortCallback = UART_DMARxOnlyAbortCallback;
 80074da:	687b      	ldr	r3, [r7, #4]
 80074dc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80074de:	4a19      	ldr	r2, [pc, #100]	; (8007544 <HAL_UART_AbortReceive_IT+0x160>)
 80074e0:	651a      	str	r2, [r3, #80]	; 0x50

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80074e2:	687b      	ldr	r3, [r7, #4]
 80074e4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80074e6:	4618      	mov	r0, r3
 80074e8:	f7fd fcd4 	bl	8004e94 <HAL_DMA_Abort_IT>
 80074ec:	4603      	mov	r3, r0
 80074ee:	2b00      	cmp	r3, #0
 80074f0:	d022      	beq.n	8007538 <HAL_UART_AbortReceive_IT+0x154>
      {
        /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
        huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80074f2:	687b      	ldr	r3, [r7, #4]
 80074f4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80074f6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80074f8:	687a      	ldr	r2, [r7, #4]
 80074fa:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80074fc:	4610      	mov	r0, r2
 80074fe:	4798      	blx	r3
 8007500:	e01a      	b.n	8007538 <HAL_UART_AbortReceive_IT+0x154>
      }
    }
    else
    {
      /* Reset Rx transfer counter */
      huart->RxXferCount = 0x00U;
 8007502:	687b      	ldr	r3, [r7, #4]
 8007504:	2200      	movs	r2, #0
 8007506:	85da      	strh	r2, [r3, #46]	; 0x2e

      /* Restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8007508:	687b      	ldr	r3, [r7, #4]
 800750a:	2220      	movs	r2, #32
 800750c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007510:	687b      	ldr	r3, [r7, #4]
 8007512:	2200      	movs	r2, #0
 8007514:	631a      	str	r2, [r3, #48]	; 0x30
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /* Call registered Abort Receive Complete Callback */
      huart->AbortReceiveCpltCallback(huart);
#else
      /* Call legacy weak Abort Receive Complete Callback */
      HAL_UART_AbortReceiveCpltCallback(huart);
 8007516:	6878      	ldr	r0, [r7, #4]
 8007518:	f000 faa4 	bl	8007a64 <HAL_UART_AbortReceiveCpltCallback>
 800751c:	e00c      	b.n	8007538 <HAL_UART_AbortReceive_IT+0x154>
    }
  }
  else
  {
    /* Reset Rx transfer counter */
    huart->RxXferCount = 0x00U;
 800751e:	687b      	ldr	r3, [r7, #4]
 8007520:	2200      	movs	r2, #0
 8007522:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8007524:	687b      	ldr	r3, [r7, #4]
 8007526:	2220      	movs	r2, #32
 8007528:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800752c:	687b      	ldr	r3, [r7, #4]
 800752e:	2200      	movs	r2, #0
 8007530:	631a      	str	r2, [r3, #48]	; 0x30
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Abort Receive Complete Callback */
    huart->AbortReceiveCpltCallback(huart);
#else
    /* Call legacy weak Abort Receive Complete Callback */
    HAL_UART_AbortReceiveCpltCallback(huart);
 8007532:	6878      	ldr	r0, [r7, #4]
 8007534:	f000 fa96 	bl	8007a64 <HAL_UART_AbortReceiveCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }

  return HAL_OK;
 8007538:	2300      	movs	r3, #0
}
 800753a:	4618      	mov	r0, r3
 800753c:	3768      	adds	r7, #104	; 0x68
 800753e:	46bd      	mov	sp, r7
 8007540:	bd80      	pop	{r7, pc}
 8007542:	bf00      	nop
 8007544:	08007c13 	.word	0x08007c13

08007548 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8007548:	b580      	push	{r7, lr}
 800754a:	b0ba      	sub	sp, #232	; 0xe8
 800754c:	af00      	add	r7, sp, #0
 800754e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8007550:	687b      	ldr	r3, [r7, #4]
 8007552:	681b      	ldr	r3, [r3, #0]
 8007554:	681b      	ldr	r3, [r3, #0]
 8007556:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800755a:	687b      	ldr	r3, [r7, #4]
 800755c:	681b      	ldr	r3, [r3, #0]
 800755e:	68db      	ldr	r3, [r3, #12]
 8007560:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8007564:	687b      	ldr	r3, [r7, #4]
 8007566:	681b      	ldr	r3, [r3, #0]
 8007568:	695b      	ldr	r3, [r3, #20]
 800756a:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 800756e:	2300      	movs	r3, #0
 8007570:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8007574:	2300      	movs	r3, #0
 8007576:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800757a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800757e:	f003 030f 	and.w	r3, r3, #15
 8007582:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8007586:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800758a:	2b00      	cmp	r3, #0
 800758c:	d10f      	bne.n	80075ae <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800758e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007592:	f003 0320 	and.w	r3, r3, #32
 8007596:	2b00      	cmp	r3, #0
 8007598:	d009      	beq.n	80075ae <HAL_UART_IRQHandler+0x66>
 800759a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800759e:	f003 0320 	and.w	r3, r3, #32
 80075a2:	2b00      	cmp	r3, #0
 80075a4:	d003      	beq.n	80075ae <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80075a6:	6878      	ldr	r0, [r7, #4]
 80075a8:	f000 fbb3 	bl	8007d12 <UART_Receive_IT>
      return;
 80075ac:	e256      	b.n	8007a5c <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80075ae:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80075b2:	2b00      	cmp	r3, #0
 80075b4:	f000 80de 	beq.w	8007774 <HAL_UART_IRQHandler+0x22c>
 80075b8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80075bc:	f003 0301 	and.w	r3, r3, #1
 80075c0:	2b00      	cmp	r3, #0
 80075c2:	d106      	bne.n	80075d2 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80075c4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80075c8:	f403 7390 	and.w	r3, r3, #288	; 0x120
 80075cc:	2b00      	cmp	r3, #0
 80075ce:	f000 80d1 	beq.w	8007774 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80075d2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80075d6:	f003 0301 	and.w	r3, r3, #1
 80075da:	2b00      	cmp	r3, #0
 80075dc:	d00b      	beq.n	80075f6 <HAL_UART_IRQHandler+0xae>
 80075de:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80075e2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80075e6:	2b00      	cmp	r3, #0
 80075e8:	d005      	beq.n	80075f6 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80075ea:	687b      	ldr	r3, [r7, #4]
 80075ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80075ee:	f043 0201 	orr.w	r2, r3, #1
 80075f2:	687b      	ldr	r3, [r7, #4]
 80075f4:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80075f6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80075fa:	f003 0304 	and.w	r3, r3, #4
 80075fe:	2b00      	cmp	r3, #0
 8007600:	d00b      	beq.n	800761a <HAL_UART_IRQHandler+0xd2>
 8007602:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007606:	f003 0301 	and.w	r3, r3, #1
 800760a:	2b00      	cmp	r3, #0
 800760c:	d005      	beq.n	800761a <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800760e:	687b      	ldr	r3, [r7, #4]
 8007610:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007612:	f043 0202 	orr.w	r2, r3, #2
 8007616:	687b      	ldr	r3, [r7, #4]
 8007618:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800761a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800761e:	f003 0302 	and.w	r3, r3, #2
 8007622:	2b00      	cmp	r3, #0
 8007624:	d00b      	beq.n	800763e <HAL_UART_IRQHandler+0xf6>
 8007626:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800762a:	f003 0301 	and.w	r3, r3, #1
 800762e:	2b00      	cmp	r3, #0
 8007630:	d005      	beq.n	800763e <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8007632:	687b      	ldr	r3, [r7, #4]
 8007634:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007636:	f043 0204 	orr.w	r2, r3, #4
 800763a:	687b      	ldr	r3, [r7, #4]
 800763c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800763e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007642:	f003 0308 	and.w	r3, r3, #8
 8007646:	2b00      	cmp	r3, #0
 8007648:	d011      	beq.n	800766e <HAL_UART_IRQHandler+0x126>
 800764a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800764e:	f003 0320 	and.w	r3, r3, #32
 8007652:	2b00      	cmp	r3, #0
 8007654:	d105      	bne.n	8007662 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8007656:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800765a:	f003 0301 	and.w	r3, r3, #1
 800765e:	2b00      	cmp	r3, #0
 8007660:	d005      	beq.n	800766e <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8007662:	687b      	ldr	r3, [r7, #4]
 8007664:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007666:	f043 0208 	orr.w	r2, r3, #8
 800766a:	687b      	ldr	r3, [r7, #4]
 800766c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800766e:	687b      	ldr	r3, [r7, #4]
 8007670:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007672:	2b00      	cmp	r3, #0
 8007674:	f000 81ed 	beq.w	8007a52 <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8007678:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800767c:	f003 0320 	and.w	r3, r3, #32
 8007680:	2b00      	cmp	r3, #0
 8007682:	d008      	beq.n	8007696 <HAL_UART_IRQHandler+0x14e>
 8007684:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007688:	f003 0320 	and.w	r3, r3, #32
 800768c:	2b00      	cmp	r3, #0
 800768e:	d002      	beq.n	8007696 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8007690:	6878      	ldr	r0, [r7, #4]
 8007692:	f000 fb3e 	bl	8007d12 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8007696:	687b      	ldr	r3, [r7, #4]
 8007698:	681b      	ldr	r3, [r3, #0]
 800769a:	695b      	ldr	r3, [r3, #20]
 800769c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80076a0:	2b40      	cmp	r3, #64	; 0x40
 80076a2:	bf0c      	ite	eq
 80076a4:	2301      	moveq	r3, #1
 80076a6:	2300      	movne	r3, #0
 80076a8:	b2db      	uxtb	r3, r3
 80076aa:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80076ae:	687b      	ldr	r3, [r7, #4]
 80076b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80076b2:	f003 0308 	and.w	r3, r3, #8
 80076b6:	2b00      	cmp	r3, #0
 80076b8:	d103      	bne.n	80076c2 <HAL_UART_IRQHandler+0x17a>
 80076ba:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80076be:	2b00      	cmp	r3, #0
 80076c0:	d04f      	beq.n	8007762 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80076c2:	6878      	ldr	r0, [r7, #4]
 80076c4:	f000 fa2e 	bl	8007b24 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80076c8:	687b      	ldr	r3, [r7, #4]
 80076ca:	681b      	ldr	r3, [r3, #0]
 80076cc:	695b      	ldr	r3, [r3, #20]
 80076ce:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80076d2:	2b40      	cmp	r3, #64	; 0x40
 80076d4:	d141      	bne.n	800775a <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80076d6:	687b      	ldr	r3, [r7, #4]
 80076d8:	681b      	ldr	r3, [r3, #0]
 80076da:	3314      	adds	r3, #20
 80076dc:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80076e0:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80076e4:	e853 3f00 	ldrex	r3, [r3]
 80076e8:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 80076ec:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80076f0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80076f4:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80076f8:	687b      	ldr	r3, [r7, #4]
 80076fa:	681b      	ldr	r3, [r3, #0]
 80076fc:	3314      	adds	r3, #20
 80076fe:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8007702:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8007706:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800770a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 800770e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8007712:	e841 2300 	strex	r3, r2, [r1]
 8007716:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 800771a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800771e:	2b00      	cmp	r3, #0
 8007720:	d1d9      	bne.n	80076d6 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8007722:	687b      	ldr	r3, [r7, #4]
 8007724:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007726:	2b00      	cmp	r3, #0
 8007728:	d013      	beq.n	8007752 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800772a:	687b      	ldr	r3, [r7, #4]
 800772c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800772e:	4a7d      	ldr	r2, [pc, #500]	; (8007924 <HAL_UART_IRQHandler+0x3dc>)
 8007730:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8007732:	687b      	ldr	r3, [r7, #4]
 8007734:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007736:	4618      	mov	r0, r3
 8007738:	f7fd fbac 	bl	8004e94 <HAL_DMA_Abort_IT>
 800773c:	4603      	mov	r3, r0
 800773e:	2b00      	cmp	r3, #0
 8007740:	d016      	beq.n	8007770 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8007742:	687b      	ldr	r3, [r7, #4]
 8007744:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007746:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007748:	687a      	ldr	r2, [r7, #4]
 800774a:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800774c:	4610      	mov	r0, r2
 800774e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007750:	e00e      	b.n	8007770 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8007752:	6878      	ldr	r0, [r7, #4]
 8007754:	f7fa f960 	bl	8001a18 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007758:	e00a      	b.n	8007770 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800775a:	6878      	ldr	r0, [r7, #4]
 800775c:	f7fa f95c 	bl	8001a18 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007760:	e006      	b.n	8007770 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8007762:	6878      	ldr	r0, [r7, #4]
 8007764:	f7fa f958 	bl	8001a18 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007768:	687b      	ldr	r3, [r7, #4]
 800776a:	2200      	movs	r2, #0
 800776c:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 800776e:	e170      	b.n	8007a52 <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007770:	bf00      	nop
    return;
 8007772:	e16e      	b.n	8007a52 <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007774:	687b      	ldr	r3, [r7, #4]
 8007776:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007778:	2b01      	cmp	r3, #1
 800777a:	f040 814a 	bne.w	8007a12 <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800777e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007782:	f003 0310 	and.w	r3, r3, #16
 8007786:	2b00      	cmp	r3, #0
 8007788:	f000 8143 	beq.w	8007a12 <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 800778c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007790:	f003 0310 	and.w	r3, r3, #16
 8007794:	2b00      	cmp	r3, #0
 8007796:	f000 813c 	beq.w	8007a12 <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800779a:	2300      	movs	r3, #0
 800779c:	60bb      	str	r3, [r7, #8]
 800779e:	687b      	ldr	r3, [r7, #4]
 80077a0:	681b      	ldr	r3, [r3, #0]
 80077a2:	681b      	ldr	r3, [r3, #0]
 80077a4:	60bb      	str	r3, [r7, #8]
 80077a6:	687b      	ldr	r3, [r7, #4]
 80077a8:	681b      	ldr	r3, [r3, #0]
 80077aa:	685b      	ldr	r3, [r3, #4]
 80077ac:	60bb      	str	r3, [r7, #8]
 80077ae:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80077b0:	687b      	ldr	r3, [r7, #4]
 80077b2:	681b      	ldr	r3, [r3, #0]
 80077b4:	695b      	ldr	r3, [r3, #20]
 80077b6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80077ba:	2b40      	cmp	r3, #64	; 0x40
 80077bc:	f040 80b4 	bne.w	8007928 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80077c0:	687b      	ldr	r3, [r7, #4]
 80077c2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80077c4:	681b      	ldr	r3, [r3, #0]
 80077c6:	685b      	ldr	r3, [r3, #4]
 80077c8:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 80077cc:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 80077d0:	2b00      	cmp	r3, #0
 80077d2:	f000 8140 	beq.w	8007a56 <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80077d6:	687b      	ldr	r3, [r7, #4]
 80077d8:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80077da:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80077de:	429a      	cmp	r2, r3
 80077e0:	f080 8139 	bcs.w	8007a56 <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80077e4:	687b      	ldr	r3, [r7, #4]
 80077e6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80077ea:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80077ec:	687b      	ldr	r3, [r7, #4]
 80077ee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80077f0:	69db      	ldr	r3, [r3, #28]
 80077f2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80077f6:	f000 8088 	beq.w	800790a <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80077fa:	687b      	ldr	r3, [r7, #4]
 80077fc:	681b      	ldr	r3, [r3, #0]
 80077fe:	330c      	adds	r3, #12
 8007800:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007804:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8007808:	e853 3f00 	ldrex	r3, [r3]
 800780c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8007810:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8007814:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007818:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800781c:	687b      	ldr	r3, [r7, #4]
 800781e:	681b      	ldr	r3, [r3, #0]
 8007820:	330c      	adds	r3, #12
 8007822:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8007826:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800782a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800782e:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8007832:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8007836:	e841 2300 	strex	r3, r2, [r1]
 800783a:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 800783e:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8007842:	2b00      	cmp	r3, #0
 8007844:	d1d9      	bne.n	80077fa <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007846:	687b      	ldr	r3, [r7, #4]
 8007848:	681b      	ldr	r3, [r3, #0]
 800784a:	3314      	adds	r3, #20
 800784c:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800784e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007850:	e853 3f00 	ldrex	r3, [r3]
 8007854:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8007856:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8007858:	f023 0301 	bic.w	r3, r3, #1
 800785c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8007860:	687b      	ldr	r3, [r7, #4]
 8007862:	681b      	ldr	r3, [r3, #0]
 8007864:	3314      	adds	r3, #20
 8007866:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800786a:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 800786e:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007870:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8007872:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8007876:	e841 2300 	strex	r3, r2, [r1]
 800787a:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 800787c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800787e:	2b00      	cmp	r3, #0
 8007880:	d1e1      	bne.n	8007846 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007882:	687b      	ldr	r3, [r7, #4]
 8007884:	681b      	ldr	r3, [r3, #0]
 8007886:	3314      	adds	r3, #20
 8007888:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800788a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800788c:	e853 3f00 	ldrex	r3, [r3]
 8007890:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8007892:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8007894:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007898:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800789c:	687b      	ldr	r3, [r7, #4]
 800789e:	681b      	ldr	r3, [r3, #0]
 80078a0:	3314      	adds	r3, #20
 80078a2:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 80078a6:	66fa      	str	r2, [r7, #108]	; 0x6c
 80078a8:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80078aa:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 80078ac:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80078ae:	e841 2300 	strex	r3, r2, [r1]
 80078b2:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 80078b4:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80078b6:	2b00      	cmp	r3, #0
 80078b8:	d1e3      	bne.n	8007882 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80078ba:	687b      	ldr	r3, [r7, #4]
 80078bc:	2220      	movs	r2, #32
 80078be:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80078c2:	687b      	ldr	r3, [r7, #4]
 80078c4:	2200      	movs	r2, #0
 80078c6:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80078c8:	687b      	ldr	r3, [r7, #4]
 80078ca:	681b      	ldr	r3, [r3, #0]
 80078cc:	330c      	adds	r3, #12
 80078ce:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80078d0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80078d2:	e853 3f00 	ldrex	r3, [r3]
 80078d6:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 80078d8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80078da:	f023 0310 	bic.w	r3, r3, #16
 80078de:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 80078e2:	687b      	ldr	r3, [r7, #4]
 80078e4:	681b      	ldr	r3, [r3, #0]
 80078e6:	330c      	adds	r3, #12
 80078e8:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 80078ec:	65ba      	str	r2, [r7, #88]	; 0x58
 80078ee:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80078f0:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80078f2:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80078f4:	e841 2300 	strex	r3, r2, [r1]
 80078f8:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 80078fa:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80078fc:	2b00      	cmp	r3, #0
 80078fe:	d1e3      	bne.n	80078c8 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8007900:	687b      	ldr	r3, [r7, #4]
 8007902:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007904:	4618      	mov	r0, r3
 8007906:	f7fd fa55 	bl	8004db4 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800790a:	687b      	ldr	r3, [r7, #4]
 800790c:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800790e:	687b      	ldr	r3, [r7, #4]
 8007910:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8007912:	b29b      	uxth	r3, r3
 8007914:	1ad3      	subs	r3, r2, r3
 8007916:	b29b      	uxth	r3, r3
 8007918:	4619      	mov	r1, r3
 800791a:	6878      	ldr	r0, [r7, #4]
 800791c:	f000 f8ac 	bl	8007a78 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8007920:	e099      	b.n	8007a56 <HAL_UART_IRQHandler+0x50e>
 8007922:	bf00      	nop
 8007924:	08007beb 	.word	0x08007beb
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8007928:	687b      	ldr	r3, [r7, #4]
 800792a:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800792c:	687b      	ldr	r3, [r7, #4]
 800792e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8007930:	b29b      	uxth	r3, r3
 8007932:	1ad3      	subs	r3, r2, r3
 8007934:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8007938:	687b      	ldr	r3, [r7, #4]
 800793a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800793c:	b29b      	uxth	r3, r3
 800793e:	2b00      	cmp	r3, #0
 8007940:	f000 808b 	beq.w	8007a5a <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 8007944:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8007948:	2b00      	cmp	r3, #0
 800794a:	f000 8086 	beq.w	8007a5a <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800794e:	687b      	ldr	r3, [r7, #4]
 8007950:	681b      	ldr	r3, [r3, #0]
 8007952:	330c      	adds	r3, #12
 8007954:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007956:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007958:	e853 3f00 	ldrex	r3, [r3]
 800795c:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800795e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007960:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8007964:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8007968:	687b      	ldr	r3, [r7, #4]
 800796a:	681b      	ldr	r3, [r3, #0]
 800796c:	330c      	adds	r3, #12
 800796e:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8007972:	647a      	str	r2, [r7, #68]	; 0x44
 8007974:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007976:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8007978:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800797a:	e841 2300 	strex	r3, r2, [r1]
 800797e:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8007980:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007982:	2b00      	cmp	r3, #0
 8007984:	d1e3      	bne.n	800794e <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007986:	687b      	ldr	r3, [r7, #4]
 8007988:	681b      	ldr	r3, [r3, #0]
 800798a:	3314      	adds	r3, #20
 800798c:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800798e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007990:	e853 3f00 	ldrex	r3, [r3]
 8007994:	623b      	str	r3, [r7, #32]
   return(result);
 8007996:	6a3b      	ldr	r3, [r7, #32]
 8007998:	f023 0301 	bic.w	r3, r3, #1
 800799c:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 80079a0:	687b      	ldr	r3, [r7, #4]
 80079a2:	681b      	ldr	r3, [r3, #0]
 80079a4:	3314      	adds	r3, #20
 80079a6:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 80079aa:	633a      	str	r2, [r7, #48]	; 0x30
 80079ac:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80079ae:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80079b0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80079b2:	e841 2300 	strex	r3, r2, [r1]
 80079b6:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80079b8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80079ba:	2b00      	cmp	r3, #0
 80079bc:	d1e3      	bne.n	8007986 <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80079be:	687b      	ldr	r3, [r7, #4]
 80079c0:	2220      	movs	r2, #32
 80079c2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80079c6:	687b      	ldr	r3, [r7, #4]
 80079c8:	2200      	movs	r2, #0
 80079ca:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80079cc:	687b      	ldr	r3, [r7, #4]
 80079ce:	681b      	ldr	r3, [r3, #0]
 80079d0:	330c      	adds	r3, #12
 80079d2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80079d4:	693b      	ldr	r3, [r7, #16]
 80079d6:	e853 3f00 	ldrex	r3, [r3]
 80079da:	60fb      	str	r3, [r7, #12]
   return(result);
 80079dc:	68fb      	ldr	r3, [r7, #12]
 80079de:	f023 0310 	bic.w	r3, r3, #16
 80079e2:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80079e6:	687b      	ldr	r3, [r7, #4]
 80079e8:	681b      	ldr	r3, [r3, #0]
 80079ea:	330c      	adds	r3, #12
 80079ec:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 80079f0:	61fa      	str	r2, [r7, #28]
 80079f2:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80079f4:	69b9      	ldr	r1, [r7, #24]
 80079f6:	69fa      	ldr	r2, [r7, #28]
 80079f8:	e841 2300 	strex	r3, r2, [r1]
 80079fc:	617b      	str	r3, [r7, #20]
   return(result);
 80079fe:	697b      	ldr	r3, [r7, #20]
 8007a00:	2b00      	cmp	r3, #0
 8007a02:	d1e3      	bne.n	80079cc <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8007a04:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8007a08:	4619      	mov	r1, r3
 8007a0a:	6878      	ldr	r0, [r7, #4]
 8007a0c:	f000 f834 	bl	8007a78 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8007a10:	e023      	b.n	8007a5a <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8007a12:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007a16:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007a1a:	2b00      	cmp	r3, #0
 8007a1c:	d009      	beq.n	8007a32 <HAL_UART_IRQHandler+0x4ea>
 8007a1e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007a22:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007a26:	2b00      	cmp	r3, #0
 8007a28:	d003      	beq.n	8007a32 <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 8007a2a:	6878      	ldr	r0, [r7, #4]
 8007a2c:	f000 f909 	bl	8007c42 <UART_Transmit_IT>
    return;
 8007a30:	e014      	b.n	8007a5c <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8007a32:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007a36:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007a3a:	2b00      	cmp	r3, #0
 8007a3c:	d00e      	beq.n	8007a5c <HAL_UART_IRQHandler+0x514>
 8007a3e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007a42:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007a46:	2b00      	cmp	r3, #0
 8007a48:	d008      	beq.n	8007a5c <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 8007a4a:	6878      	ldr	r0, [r7, #4]
 8007a4c:	f000 f949 	bl	8007ce2 <UART_EndTransmit_IT>
    return;
 8007a50:	e004      	b.n	8007a5c <HAL_UART_IRQHandler+0x514>
    return;
 8007a52:	bf00      	nop
 8007a54:	e002      	b.n	8007a5c <HAL_UART_IRQHandler+0x514>
      return;
 8007a56:	bf00      	nop
 8007a58:	e000      	b.n	8007a5c <HAL_UART_IRQHandler+0x514>
      return;
 8007a5a:	bf00      	nop
  }
}
 8007a5c:	37e8      	adds	r7, #232	; 0xe8
 8007a5e:	46bd      	mov	sp, r7
 8007a60:	bd80      	pop	{r7, pc}
 8007a62:	bf00      	nop

08007a64 <HAL_UART_AbortReceiveCpltCallback>:
  * @brief  UART Abort Receive Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortReceiveCpltCallback(UART_HandleTypeDef *huart)
{
 8007a64:	b480      	push	{r7}
 8007a66:	b083      	sub	sp, #12
 8007a68:	af00      	add	r7, sp, #0
 8007a6a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortReceiveCpltCallback can be implemented in the user file.
   */
}
 8007a6c:	bf00      	nop
 8007a6e:	370c      	adds	r7, #12
 8007a70:	46bd      	mov	sp, r7
 8007a72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a76:	4770      	bx	lr

08007a78 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8007a78:	b480      	push	{r7}
 8007a7a:	b083      	sub	sp, #12
 8007a7c:	af00      	add	r7, sp, #0
 8007a7e:	6078      	str	r0, [r7, #4]
 8007a80:	460b      	mov	r3, r1
 8007a82:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8007a84:	bf00      	nop
 8007a86:	370c      	adds	r7, #12
 8007a88:	46bd      	mov	sp, r7
 8007a8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a8e:	4770      	bx	lr

08007a90 <HAL_UART_GetError>:
  * @param  huart Pointer to a UART_HandleTypeDef structure that contains
  *               the configuration information for the specified UART.
  * @retval UART Error Code
  */
uint32_t HAL_UART_GetError(UART_HandleTypeDef *huart)
{
 8007a90:	b480      	push	{r7}
 8007a92:	b083      	sub	sp, #12
 8007a94:	af00      	add	r7, sp, #0
 8007a96:	6078      	str	r0, [r7, #4]
  return huart->ErrorCode;
 8007a98:	687b      	ldr	r3, [r7, #4]
 8007a9a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
 8007a9c:	4618      	mov	r0, r3
 8007a9e:	370c      	adds	r7, #12
 8007aa0:	46bd      	mov	sp, r7
 8007aa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007aa6:	4770      	bx	lr

08007aa8 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007aa8:	b480      	push	{r7}
 8007aaa:	b085      	sub	sp, #20
 8007aac:	af00      	add	r7, sp, #0
 8007aae:	60f8      	str	r0, [r7, #12]
 8007ab0:	60b9      	str	r1, [r7, #8]
 8007ab2:	4613      	mov	r3, r2
 8007ab4:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8007ab6:	68fb      	ldr	r3, [r7, #12]
 8007ab8:	68ba      	ldr	r2, [r7, #8]
 8007aba:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8007abc:	68fb      	ldr	r3, [r7, #12]
 8007abe:	88fa      	ldrh	r2, [r7, #6]
 8007ac0:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 8007ac2:	68fb      	ldr	r3, [r7, #12]
 8007ac4:	88fa      	ldrh	r2, [r7, #6]
 8007ac6:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007ac8:	68fb      	ldr	r3, [r7, #12]
 8007aca:	2200      	movs	r2, #0
 8007acc:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8007ace:	68fb      	ldr	r3, [r7, #12]
 8007ad0:	2222      	movs	r2, #34	; 0x22
 8007ad2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007ad6:	68fb      	ldr	r3, [r7, #12]
 8007ad8:	2200      	movs	r2, #0
 8007ada:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 8007ade:	68fb      	ldr	r3, [r7, #12]
 8007ae0:	691b      	ldr	r3, [r3, #16]
 8007ae2:	2b00      	cmp	r3, #0
 8007ae4:	d007      	beq.n	8007af6 <UART_Start_Receive_IT+0x4e>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8007ae6:	68fb      	ldr	r3, [r7, #12]
 8007ae8:	681b      	ldr	r3, [r3, #0]
 8007aea:	68da      	ldr	r2, [r3, #12]
 8007aec:	68fb      	ldr	r3, [r7, #12]
 8007aee:	681b      	ldr	r3, [r3, #0]
 8007af0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007af4:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8007af6:	68fb      	ldr	r3, [r7, #12]
 8007af8:	681b      	ldr	r3, [r3, #0]
 8007afa:	695a      	ldr	r2, [r3, #20]
 8007afc:	68fb      	ldr	r3, [r7, #12]
 8007afe:	681b      	ldr	r3, [r3, #0]
 8007b00:	f042 0201 	orr.w	r2, r2, #1
 8007b04:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8007b06:	68fb      	ldr	r3, [r7, #12]
 8007b08:	681b      	ldr	r3, [r3, #0]
 8007b0a:	68da      	ldr	r2, [r3, #12]
 8007b0c:	68fb      	ldr	r3, [r7, #12]
 8007b0e:	681b      	ldr	r3, [r3, #0]
 8007b10:	f042 0220 	orr.w	r2, r2, #32
 8007b14:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8007b16:	2300      	movs	r3, #0
}
 8007b18:	4618      	mov	r0, r3
 8007b1a:	3714      	adds	r7, #20
 8007b1c:	46bd      	mov	sp, r7
 8007b1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b22:	4770      	bx	lr

08007b24 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007b24:	b480      	push	{r7}
 8007b26:	b095      	sub	sp, #84	; 0x54
 8007b28:	af00      	add	r7, sp, #0
 8007b2a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007b2c:	687b      	ldr	r3, [r7, #4]
 8007b2e:	681b      	ldr	r3, [r3, #0]
 8007b30:	330c      	adds	r3, #12
 8007b32:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b34:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007b36:	e853 3f00 	ldrex	r3, [r3]
 8007b3a:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8007b3c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007b3e:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8007b42:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007b44:	687b      	ldr	r3, [r7, #4]
 8007b46:	681b      	ldr	r3, [r3, #0]
 8007b48:	330c      	adds	r3, #12
 8007b4a:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8007b4c:	643a      	str	r2, [r7, #64]	; 0x40
 8007b4e:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b50:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8007b52:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8007b54:	e841 2300 	strex	r3, r2, [r1]
 8007b58:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8007b5a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007b5c:	2b00      	cmp	r3, #0
 8007b5e:	d1e5      	bne.n	8007b2c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007b60:	687b      	ldr	r3, [r7, #4]
 8007b62:	681b      	ldr	r3, [r3, #0]
 8007b64:	3314      	adds	r3, #20
 8007b66:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b68:	6a3b      	ldr	r3, [r7, #32]
 8007b6a:	e853 3f00 	ldrex	r3, [r3]
 8007b6e:	61fb      	str	r3, [r7, #28]
   return(result);
 8007b70:	69fb      	ldr	r3, [r7, #28]
 8007b72:	f023 0301 	bic.w	r3, r3, #1
 8007b76:	64bb      	str	r3, [r7, #72]	; 0x48
 8007b78:	687b      	ldr	r3, [r7, #4]
 8007b7a:	681b      	ldr	r3, [r3, #0]
 8007b7c:	3314      	adds	r3, #20
 8007b7e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8007b80:	62fa      	str	r2, [r7, #44]	; 0x2c
 8007b82:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b84:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8007b86:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007b88:	e841 2300 	strex	r3, r2, [r1]
 8007b8c:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8007b8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007b90:	2b00      	cmp	r3, #0
 8007b92:	d1e5      	bne.n	8007b60 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007b94:	687b      	ldr	r3, [r7, #4]
 8007b96:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007b98:	2b01      	cmp	r3, #1
 8007b9a:	d119      	bne.n	8007bd0 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007b9c:	687b      	ldr	r3, [r7, #4]
 8007b9e:	681b      	ldr	r3, [r3, #0]
 8007ba0:	330c      	adds	r3, #12
 8007ba2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007ba4:	68fb      	ldr	r3, [r7, #12]
 8007ba6:	e853 3f00 	ldrex	r3, [r3]
 8007baa:	60bb      	str	r3, [r7, #8]
   return(result);
 8007bac:	68bb      	ldr	r3, [r7, #8]
 8007bae:	f023 0310 	bic.w	r3, r3, #16
 8007bb2:	647b      	str	r3, [r7, #68]	; 0x44
 8007bb4:	687b      	ldr	r3, [r7, #4]
 8007bb6:	681b      	ldr	r3, [r3, #0]
 8007bb8:	330c      	adds	r3, #12
 8007bba:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8007bbc:	61ba      	str	r2, [r7, #24]
 8007bbe:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007bc0:	6979      	ldr	r1, [r7, #20]
 8007bc2:	69ba      	ldr	r2, [r7, #24]
 8007bc4:	e841 2300 	strex	r3, r2, [r1]
 8007bc8:	613b      	str	r3, [r7, #16]
   return(result);
 8007bca:	693b      	ldr	r3, [r7, #16]
 8007bcc:	2b00      	cmp	r3, #0
 8007bce:	d1e5      	bne.n	8007b9c <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007bd0:	687b      	ldr	r3, [r7, #4]
 8007bd2:	2220      	movs	r2, #32
 8007bd4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007bd8:	687b      	ldr	r3, [r7, #4]
 8007bda:	2200      	movs	r2, #0
 8007bdc:	631a      	str	r2, [r3, #48]	; 0x30
}
 8007bde:	bf00      	nop
 8007be0:	3754      	adds	r7, #84	; 0x54
 8007be2:	46bd      	mov	sp, r7
 8007be4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007be8:	4770      	bx	lr

08007bea <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8007bea:	b580      	push	{r7, lr}
 8007bec:	b084      	sub	sp, #16
 8007bee:	af00      	add	r7, sp, #0
 8007bf0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007bf2:	687b      	ldr	r3, [r7, #4]
 8007bf4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007bf6:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8007bf8:	68fb      	ldr	r3, [r7, #12]
 8007bfa:	2200      	movs	r2, #0
 8007bfc:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8007bfe:	68fb      	ldr	r3, [r7, #12]
 8007c00:	2200      	movs	r2, #0
 8007c02:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8007c04:	68f8      	ldr	r0, [r7, #12]
 8007c06:	f7f9 ff07 	bl	8001a18 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007c0a:	bf00      	nop
 8007c0c:	3710      	adds	r7, #16
 8007c0e:	46bd      	mov	sp, r7
 8007c10:	bd80      	pop	{r7, pc}

08007c12 <UART_DMARxOnlyAbortCallback>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxOnlyAbortCallback(DMA_HandleTypeDef *hdma)
{
 8007c12:	b580      	push	{r7, lr}
 8007c14:	b084      	sub	sp, #16
 8007c16:	af00      	add	r7, sp, #0
 8007c18:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007c1a:	687b      	ldr	r3, [r7, #4]
 8007c1c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007c1e:	60fb      	str	r3, [r7, #12]

  huart->RxXferCount = 0x00U;
 8007c20:	68fb      	ldr	r3, [r7, #12]
 8007c22:	2200      	movs	r2, #0
 8007c24:	85da      	strh	r2, [r3, #46]	; 0x2e

  /* Restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007c26:	68fb      	ldr	r3, [r7, #12]
 8007c28:	2220      	movs	r2, #32
 8007c2a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007c2e:	68fb      	ldr	r3, [r7, #12]
 8007c30:	2200      	movs	r2, #0
 8007c32:	631a      	str	r2, [r3, #48]	; 0x30
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /* Call registered Abort Receive Complete Callback */
  huart->AbortReceiveCpltCallback(huart);
#else
  /* Call legacy weak Abort Receive Complete Callback */
  HAL_UART_AbortReceiveCpltCallback(huart);
 8007c34:	68f8      	ldr	r0, [r7, #12]
 8007c36:	f7ff ff15 	bl	8007a64 <HAL_UART_AbortReceiveCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007c3a:	bf00      	nop
 8007c3c:	3710      	adds	r7, #16
 8007c3e:	46bd      	mov	sp, r7
 8007c40:	bd80      	pop	{r7, pc}

08007c42 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8007c42:	b480      	push	{r7}
 8007c44:	b085      	sub	sp, #20
 8007c46:	af00      	add	r7, sp, #0
 8007c48:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8007c4a:	687b      	ldr	r3, [r7, #4]
 8007c4c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007c50:	b2db      	uxtb	r3, r3
 8007c52:	2b21      	cmp	r3, #33	; 0x21
 8007c54:	d13e      	bne.n	8007cd4 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007c56:	687b      	ldr	r3, [r7, #4]
 8007c58:	689b      	ldr	r3, [r3, #8]
 8007c5a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007c5e:	d114      	bne.n	8007c8a <UART_Transmit_IT+0x48>
 8007c60:	687b      	ldr	r3, [r7, #4]
 8007c62:	691b      	ldr	r3, [r3, #16]
 8007c64:	2b00      	cmp	r3, #0
 8007c66:	d110      	bne.n	8007c8a <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8007c68:	687b      	ldr	r3, [r7, #4]
 8007c6a:	6a1b      	ldr	r3, [r3, #32]
 8007c6c:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8007c6e:	68fb      	ldr	r3, [r7, #12]
 8007c70:	881b      	ldrh	r3, [r3, #0]
 8007c72:	461a      	mov	r2, r3
 8007c74:	687b      	ldr	r3, [r7, #4]
 8007c76:	681b      	ldr	r3, [r3, #0]
 8007c78:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007c7c:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8007c7e:	687b      	ldr	r3, [r7, #4]
 8007c80:	6a1b      	ldr	r3, [r3, #32]
 8007c82:	1c9a      	adds	r2, r3, #2
 8007c84:	687b      	ldr	r3, [r7, #4]
 8007c86:	621a      	str	r2, [r3, #32]
 8007c88:	e008      	b.n	8007c9c <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8007c8a:	687b      	ldr	r3, [r7, #4]
 8007c8c:	6a1b      	ldr	r3, [r3, #32]
 8007c8e:	1c59      	adds	r1, r3, #1
 8007c90:	687a      	ldr	r2, [r7, #4]
 8007c92:	6211      	str	r1, [r2, #32]
 8007c94:	781a      	ldrb	r2, [r3, #0]
 8007c96:	687b      	ldr	r3, [r7, #4]
 8007c98:	681b      	ldr	r3, [r3, #0]
 8007c9a:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8007c9c:	687b      	ldr	r3, [r7, #4]
 8007c9e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8007ca0:	b29b      	uxth	r3, r3
 8007ca2:	3b01      	subs	r3, #1
 8007ca4:	b29b      	uxth	r3, r3
 8007ca6:	687a      	ldr	r2, [r7, #4]
 8007ca8:	4619      	mov	r1, r3
 8007caa:	84d1      	strh	r1, [r2, #38]	; 0x26
 8007cac:	2b00      	cmp	r3, #0
 8007cae:	d10f      	bne.n	8007cd0 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8007cb0:	687b      	ldr	r3, [r7, #4]
 8007cb2:	681b      	ldr	r3, [r3, #0]
 8007cb4:	68da      	ldr	r2, [r3, #12]
 8007cb6:	687b      	ldr	r3, [r7, #4]
 8007cb8:	681b      	ldr	r3, [r3, #0]
 8007cba:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8007cbe:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8007cc0:	687b      	ldr	r3, [r7, #4]
 8007cc2:	681b      	ldr	r3, [r3, #0]
 8007cc4:	68da      	ldr	r2, [r3, #12]
 8007cc6:	687b      	ldr	r3, [r7, #4]
 8007cc8:	681b      	ldr	r3, [r3, #0]
 8007cca:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007cce:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8007cd0:	2300      	movs	r3, #0
 8007cd2:	e000      	b.n	8007cd6 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8007cd4:	2302      	movs	r3, #2
  }
}
 8007cd6:	4618      	mov	r0, r3
 8007cd8:	3714      	adds	r7, #20
 8007cda:	46bd      	mov	sp, r7
 8007cdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ce0:	4770      	bx	lr

08007ce2 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8007ce2:	b580      	push	{r7, lr}
 8007ce4:	b082      	sub	sp, #8
 8007ce6:	af00      	add	r7, sp, #0
 8007ce8:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8007cea:	687b      	ldr	r3, [r7, #4]
 8007cec:	681b      	ldr	r3, [r3, #0]
 8007cee:	68da      	ldr	r2, [r3, #12]
 8007cf0:	687b      	ldr	r3, [r7, #4]
 8007cf2:	681b      	ldr	r3, [r3, #0]
 8007cf4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007cf8:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007cfa:	687b      	ldr	r3, [r7, #4]
 8007cfc:	2220      	movs	r2, #32
 8007cfe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8007d02:	6878      	ldr	r0, [r7, #4]
 8007d04:	f7f9 fe66 	bl	80019d4 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8007d08:	2300      	movs	r3, #0
}
 8007d0a:	4618      	mov	r0, r3
 8007d0c:	3708      	adds	r7, #8
 8007d0e:	46bd      	mov	sp, r7
 8007d10:	bd80      	pop	{r7, pc}

08007d12 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8007d12:	b580      	push	{r7, lr}
 8007d14:	b08c      	sub	sp, #48	; 0x30
 8007d16:	af00      	add	r7, sp, #0
 8007d18:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8007d1a:	687b      	ldr	r3, [r7, #4]
 8007d1c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007d20:	b2db      	uxtb	r3, r3
 8007d22:	2b22      	cmp	r3, #34	; 0x22
 8007d24:	f040 80ab 	bne.w	8007e7e <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007d28:	687b      	ldr	r3, [r7, #4]
 8007d2a:	689b      	ldr	r3, [r3, #8]
 8007d2c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007d30:	d117      	bne.n	8007d62 <UART_Receive_IT+0x50>
 8007d32:	687b      	ldr	r3, [r7, #4]
 8007d34:	691b      	ldr	r3, [r3, #16]
 8007d36:	2b00      	cmp	r3, #0
 8007d38:	d113      	bne.n	8007d62 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8007d3a:	2300      	movs	r3, #0
 8007d3c:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8007d3e:	687b      	ldr	r3, [r7, #4]
 8007d40:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007d42:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8007d44:	687b      	ldr	r3, [r7, #4]
 8007d46:	681b      	ldr	r3, [r3, #0]
 8007d48:	685b      	ldr	r3, [r3, #4]
 8007d4a:	b29b      	uxth	r3, r3
 8007d4c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007d50:	b29a      	uxth	r2, r3
 8007d52:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007d54:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8007d56:	687b      	ldr	r3, [r7, #4]
 8007d58:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007d5a:	1c9a      	adds	r2, r3, #2
 8007d5c:	687b      	ldr	r3, [r7, #4]
 8007d5e:	629a      	str	r2, [r3, #40]	; 0x28
 8007d60:	e026      	b.n	8007db0 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8007d62:	687b      	ldr	r3, [r7, #4]
 8007d64:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007d66:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8007d68:	2300      	movs	r3, #0
 8007d6a:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8007d6c:	687b      	ldr	r3, [r7, #4]
 8007d6e:	689b      	ldr	r3, [r3, #8]
 8007d70:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007d74:	d007      	beq.n	8007d86 <UART_Receive_IT+0x74>
 8007d76:	687b      	ldr	r3, [r7, #4]
 8007d78:	689b      	ldr	r3, [r3, #8]
 8007d7a:	2b00      	cmp	r3, #0
 8007d7c:	d10a      	bne.n	8007d94 <UART_Receive_IT+0x82>
 8007d7e:	687b      	ldr	r3, [r7, #4]
 8007d80:	691b      	ldr	r3, [r3, #16]
 8007d82:	2b00      	cmp	r3, #0
 8007d84:	d106      	bne.n	8007d94 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8007d86:	687b      	ldr	r3, [r7, #4]
 8007d88:	681b      	ldr	r3, [r3, #0]
 8007d8a:	685b      	ldr	r3, [r3, #4]
 8007d8c:	b2da      	uxtb	r2, r3
 8007d8e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007d90:	701a      	strb	r2, [r3, #0]
 8007d92:	e008      	b.n	8007da6 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8007d94:	687b      	ldr	r3, [r7, #4]
 8007d96:	681b      	ldr	r3, [r3, #0]
 8007d98:	685b      	ldr	r3, [r3, #4]
 8007d9a:	b2db      	uxtb	r3, r3
 8007d9c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007da0:	b2da      	uxtb	r2, r3
 8007da2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007da4:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8007da6:	687b      	ldr	r3, [r7, #4]
 8007da8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007daa:	1c5a      	adds	r2, r3, #1
 8007dac:	687b      	ldr	r3, [r7, #4]
 8007dae:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8007db0:	687b      	ldr	r3, [r7, #4]
 8007db2:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8007db4:	b29b      	uxth	r3, r3
 8007db6:	3b01      	subs	r3, #1
 8007db8:	b29b      	uxth	r3, r3
 8007dba:	687a      	ldr	r2, [r7, #4]
 8007dbc:	4619      	mov	r1, r3
 8007dbe:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8007dc0:	2b00      	cmp	r3, #0
 8007dc2:	d15a      	bne.n	8007e7a <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8007dc4:	687b      	ldr	r3, [r7, #4]
 8007dc6:	681b      	ldr	r3, [r3, #0]
 8007dc8:	68da      	ldr	r2, [r3, #12]
 8007dca:	687b      	ldr	r3, [r7, #4]
 8007dcc:	681b      	ldr	r3, [r3, #0]
 8007dce:	f022 0220 	bic.w	r2, r2, #32
 8007dd2:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8007dd4:	687b      	ldr	r3, [r7, #4]
 8007dd6:	681b      	ldr	r3, [r3, #0]
 8007dd8:	68da      	ldr	r2, [r3, #12]
 8007dda:	687b      	ldr	r3, [r7, #4]
 8007ddc:	681b      	ldr	r3, [r3, #0]
 8007dde:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8007de2:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8007de4:	687b      	ldr	r3, [r7, #4]
 8007de6:	681b      	ldr	r3, [r3, #0]
 8007de8:	695a      	ldr	r2, [r3, #20]
 8007dea:	687b      	ldr	r3, [r7, #4]
 8007dec:	681b      	ldr	r3, [r3, #0]
 8007dee:	f022 0201 	bic.w	r2, r2, #1
 8007df2:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8007df4:	687b      	ldr	r3, [r7, #4]
 8007df6:	2220      	movs	r2, #32
 8007df8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007dfc:	687b      	ldr	r3, [r7, #4]
 8007dfe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007e00:	2b01      	cmp	r3, #1
 8007e02:	d135      	bne.n	8007e70 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007e04:	687b      	ldr	r3, [r7, #4]
 8007e06:	2200      	movs	r2, #0
 8007e08:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007e0a:	687b      	ldr	r3, [r7, #4]
 8007e0c:	681b      	ldr	r3, [r3, #0]
 8007e0e:	330c      	adds	r3, #12
 8007e10:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007e12:	697b      	ldr	r3, [r7, #20]
 8007e14:	e853 3f00 	ldrex	r3, [r3]
 8007e18:	613b      	str	r3, [r7, #16]
   return(result);
 8007e1a:	693b      	ldr	r3, [r7, #16]
 8007e1c:	f023 0310 	bic.w	r3, r3, #16
 8007e20:	627b      	str	r3, [r7, #36]	; 0x24
 8007e22:	687b      	ldr	r3, [r7, #4]
 8007e24:	681b      	ldr	r3, [r3, #0]
 8007e26:	330c      	adds	r3, #12
 8007e28:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007e2a:	623a      	str	r2, [r7, #32]
 8007e2c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007e2e:	69f9      	ldr	r1, [r7, #28]
 8007e30:	6a3a      	ldr	r2, [r7, #32]
 8007e32:	e841 2300 	strex	r3, r2, [r1]
 8007e36:	61bb      	str	r3, [r7, #24]
   return(result);
 8007e38:	69bb      	ldr	r3, [r7, #24]
 8007e3a:	2b00      	cmp	r3, #0
 8007e3c:	d1e5      	bne.n	8007e0a <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8007e3e:	687b      	ldr	r3, [r7, #4]
 8007e40:	681b      	ldr	r3, [r3, #0]
 8007e42:	681b      	ldr	r3, [r3, #0]
 8007e44:	f003 0310 	and.w	r3, r3, #16
 8007e48:	2b10      	cmp	r3, #16
 8007e4a:	d10a      	bne.n	8007e62 <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8007e4c:	2300      	movs	r3, #0
 8007e4e:	60fb      	str	r3, [r7, #12]
 8007e50:	687b      	ldr	r3, [r7, #4]
 8007e52:	681b      	ldr	r3, [r3, #0]
 8007e54:	681b      	ldr	r3, [r3, #0]
 8007e56:	60fb      	str	r3, [r7, #12]
 8007e58:	687b      	ldr	r3, [r7, #4]
 8007e5a:	681b      	ldr	r3, [r3, #0]
 8007e5c:	685b      	ldr	r3, [r3, #4]
 8007e5e:	60fb      	str	r3, [r7, #12]
 8007e60:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007e62:	687b      	ldr	r3, [r7, #4]
 8007e64:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8007e66:	4619      	mov	r1, r3
 8007e68:	6878      	ldr	r0, [r7, #4]
 8007e6a:	f7ff fe05 	bl	8007a78 <HAL_UARTEx_RxEventCallback>
 8007e6e:	e002      	b.n	8007e76 <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8007e70:	6878      	ldr	r0, [r7, #4]
 8007e72:	f7f9 fd9d 	bl	80019b0 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8007e76:	2300      	movs	r3, #0
 8007e78:	e002      	b.n	8007e80 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 8007e7a:	2300      	movs	r3, #0
 8007e7c:	e000      	b.n	8007e80 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 8007e7e:	2302      	movs	r3, #2
  }
}
 8007e80:	4618      	mov	r0, r3
 8007e82:	3730      	adds	r7, #48	; 0x30
 8007e84:	46bd      	mov	sp, r7
 8007e86:	bd80      	pop	{r7, pc}

08007e88 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007e88:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007e8c:	b0c0      	sub	sp, #256	; 0x100
 8007e8e:	af00      	add	r7, sp, #0
 8007e90:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007e94:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007e98:	681b      	ldr	r3, [r3, #0]
 8007e9a:	691b      	ldr	r3, [r3, #16]
 8007e9c:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8007ea0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007ea4:	68d9      	ldr	r1, [r3, #12]
 8007ea6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007eaa:	681a      	ldr	r2, [r3, #0]
 8007eac:	ea40 0301 	orr.w	r3, r0, r1
 8007eb0:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8007eb2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007eb6:	689a      	ldr	r2, [r3, #8]
 8007eb8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007ebc:	691b      	ldr	r3, [r3, #16]
 8007ebe:	431a      	orrs	r2, r3
 8007ec0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007ec4:	695b      	ldr	r3, [r3, #20]
 8007ec6:	431a      	orrs	r2, r3
 8007ec8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007ecc:	69db      	ldr	r3, [r3, #28]
 8007ece:	4313      	orrs	r3, r2
 8007ed0:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8007ed4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007ed8:	681b      	ldr	r3, [r3, #0]
 8007eda:	68db      	ldr	r3, [r3, #12]
 8007edc:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8007ee0:	f021 010c 	bic.w	r1, r1, #12
 8007ee4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007ee8:	681a      	ldr	r2, [r3, #0]
 8007eea:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8007eee:	430b      	orrs	r3, r1
 8007ef0:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8007ef2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007ef6:	681b      	ldr	r3, [r3, #0]
 8007ef8:	695b      	ldr	r3, [r3, #20]
 8007efa:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8007efe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007f02:	6999      	ldr	r1, [r3, #24]
 8007f04:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007f08:	681a      	ldr	r2, [r3, #0]
 8007f0a:	ea40 0301 	orr.w	r3, r0, r1
 8007f0e:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8007f10:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007f14:	681a      	ldr	r2, [r3, #0]
 8007f16:	4b8f      	ldr	r3, [pc, #572]	; (8008154 <UART_SetConfig+0x2cc>)
 8007f18:	429a      	cmp	r2, r3
 8007f1a:	d005      	beq.n	8007f28 <UART_SetConfig+0xa0>
 8007f1c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007f20:	681a      	ldr	r2, [r3, #0]
 8007f22:	4b8d      	ldr	r3, [pc, #564]	; (8008158 <UART_SetConfig+0x2d0>)
 8007f24:	429a      	cmp	r2, r3
 8007f26:	d104      	bne.n	8007f32 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8007f28:	f7fd ff08 	bl	8005d3c <HAL_RCC_GetPCLK2Freq>
 8007f2c:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8007f30:	e003      	b.n	8007f3a <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8007f32:	f7fd feef 	bl	8005d14 <HAL_RCC_GetPCLK1Freq>
 8007f36:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007f3a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007f3e:	69db      	ldr	r3, [r3, #28]
 8007f40:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007f44:	f040 810c 	bne.w	8008160 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8007f48:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8007f4c:	2200      	movs	r2, #0
 8007f4e:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8007f52:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8007f56:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8007f5a:	4622      	mov	r2, r4
 8007f5c:	462b      	mov	r3, r5
 8007f5e:	1891      	adds	r1, r2, r2
 8007f60:	65b9      	str	r1, [r7, #88]	; 0x58
 8007f62:	415b      	adcs	r3, r3
 8007f64:	65fb      	str	r3, [r7, #92]	; 0x5c
 8007f66:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8007f6a:	4621      	mov	r1, r4
 8007f6c:	eb12 0801 	adds.w	r8, r2, r1
 8007f70:	4629      	mov	r1, r5
 8007f72:	eb43 0901 	adc.w	r9, r3, r1
 8007f76:	f04f 0200 	mov.w	r2, #0
 8007f7a:	f04f 0300 	mov.w	r3, #0
 8007f7e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8007f82:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8007f86:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8007f8a:	4690      	mov	r8, r2
 8007f8c:	4699      	mov	r9, r3
 8007f8e:	4623      	mov	r3, r4
 8007f90:	eb18 0303 	adds.w	r3, r8, r3
 8007f94:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8007f98:	462b      	mov	r3, r5
 8007f9a:	eb49 0303 	adc.w	r3, r9, r3
 8007f9e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8007fa2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007fa6:	685b      	ldr	r3, [r3, #4]
 8007fa8:	2200      	movs	r2, #0
 8007faa:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8007fae:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8007fb2:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8007fb6:	460b      	mov	r3, r1
 8007fb8:	18db      	adds	r3, r3, r3
 8007fba:	653b      	str	r3, [r7, #80]	; 0x50
 8007fbc:	4613      	mov	r3, r2
 8007fbe:	eb42 0303 	adc.w	r3, r2, r3
 8007fc2:	657b      	str	r3, [r7, #84]	; 0x54
 8007fc4:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8007fc8:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8007fcc:	f7f8 fd1a 	bl	8000a04 <__aeabi_uldivmod>
 8007fd0:	4602      	mov	r2, r0
 8007fd2:	460b      	mov	r3, r1
 8007fd4:	4b61      	ldr	r3, [pc, #388]	; (800815c <UART_SetConfig+0x2d4>)
 8007fd6:	fba3 2302 	umull	r2, r3, r3, r2
 8007fda:	095b      	lsrs	r3, r3, #5
 8007fdc:	011c      	lsls	r4, r3, #4
 8007fde:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8007fe2:	2200      	movs	r2, #0
 8007fe4:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8007fe8:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8007fec:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8007ff0:	4642      	mov	r2, r8
 8007ff2:	464b      	mov	r3, r9
 8007ff4:	1891      	adds	r1, r2, r2
 8007ff6:	64b9      	str	r1, [r7, #72]	; 0x48
 8007ff8:	415b      	adcs	r3, r3
 8007ffa:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007ffc:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8008000:	4641      	mov	r1, r8
 8008002:	eb12 0a01 	adds.w	sl, r2, r1
 8008006:	4649      	mov	r1, r9
 8008008:	eb43 0b01 	adc.w	fp, r3, r1
 800800c:	f04f 0200 	mov.w	r2, #0
 8008010:	f04f 0300 	mov.w	r3, #0
 8008014:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8008018:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800801c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8008020:	4692      	mov	sl, r2
 8008022:	469b      	mov	fp, r3
 8008024:	4643      	mov	r3, r8
 8008026:	eb1a 0303 	adds.w	r3, sl, r3
 800802a:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800802e:	464b      	mov	r3, r9
 8008030:	eb4b 0303 	adc.w	r3, fp, r3
 8008034:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8008038:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800803c:	685b      	ldr	r3, [r3, #4]
 800803e:	2200      	movs	r2, #0
 8008040:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8008044:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8008048:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 800804c:	460b      	mov	r3, r1
 800804e:	18db      	adds	r3, r3, r3
 8008050:	643b      	str	r3, [r7, #64]	; 0x40
 8008052:	4613      	mov	r3, r2
 8008054:	eb42 0303 	adc.w	r3, r2, r3
 8008058:	647b      	str	r3, [r7, #68]	; 0x44
 800805a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800805e:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8008062:	f7f8 fccf 	bl	8000a04 <__aeabi_uldivmod>
 8008066:	4602      	mov	r2, r0
 8008068:	460b      	mov	r3, r1
 800806a:	4611      	mov	r1, r2
 800806c:	4b3b      	ldr	r3, [pc, #236]	; (800815c <UART_SetConfig+0x2d4>)
 800806e:	fba3 2301 	umull	r2, r3, r3, r1
 8008072:	095b      	lsrs	r3, r3, #5
 8008074:	2264      	movs	r2, #100	; 0x64
 8008076:	fb02 f303 	mul.w	r3, r2, r3
 800807a:	1acb      	subs	r3, r1, r3
 800807c:	00db      	lsls	r3, r3, #3
 800807e:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8008082:	4b36      	ldr	r3, [pc, #216]	; (800815c <UART_SetConfig+0x2d4>)
 8008084:	fba3 2302 	umull	r2, r3, r3, r2
 8008088:	095b      	lsrs	r3, r3, #5
 800808a:	005b      	lsls	r3, r3, #1
 800808c:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8008090:	441c      	add	r4, r3
 8008092:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8008096:	2200      	movs	r2, #0
 8008098:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800809c:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 80080a0:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 80080a4:	4642      	mov	r2, r8
 80080a6:	464b      	mov	r3, r9
 80080a8:	1891      	adds	r1, r2, r2
 80080aa:	63b9      	str	r1, [r7, #56]	; 0x38
 80080ac:	415b      	adcs	r3, r3
 80080ae:	63fb      	str	r3, [r7, #60]	; 0x3c
 80080b0:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 80080b4:	4641      	mov	r1, r8
 80080b6:	1851      	adds	r1, r2, r1
 80080b8:	6339      	str	r1, [r7, #48]	; 0x30
 80080ba:	4649      	mov	r1, r9
 80080bc:	414b      	adcs	r3, r1
 80080be:	637b      	str	r3, [r7, #52]	; 0x34
 80080c0:	f04f 0200 	mov.w	r2, #0
 80080c4:	f04f 0300 	mov.w	r3, #0
 80080c8:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 80080cc:	4659      	mov	r1, fp
 80080ce:	00cb      	lsls	r3, r1, #3
 80080d0:	4651      	mov	r1, sl
 80080d2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80080d6:	4651      	mov	r1, sl
 80080d8:	00ca      	lsls	r2, r1, #3
 80080da:	4610      	mov	r0, r2
 80080dc:	4619      	mov	r1, r3
 80080de:	4603      	mov	r3, r0
 80080e0:	4642      	mov	r2, r8
 80080e2:	189b      	adds	r3, r3, r2
 80080e4:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80080e8:	464b      	mov	r3, r9
 80080ea:	460a      	mov	r2, r1
 80080ec:	eb42 0303 	adc.w	r3, r2, r3
 80080f0:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80080f4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80080f8:	685b      	ldr	r3, [r3, #4]
 80080fa:	2200      	movs	r2, #0
 80080fc:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8008100:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8008104:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8008108:	460b      	mov	r3, r1
 800810a:	18db      	adds	r3, r3, r3
 800810c:	62bb      	str	r3, [r7, #40]	; 0x28
 800810e:	4613      	mov	r3, r2
 8008110:	eb42 0303 	adc.w	r3, r2, r3
 8008114:	62fb      	str	r3, [r7, #44]	; 0x2c
 8008116:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800811a:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 800811e:	f7f8 fc71 	bl	8000a04 <__aeabi_uldivmod>
 8008122:	4602      	mov	r2, r0
 8008124:	460b      	mov	r3, r1
 8008126:	4b0d      	ldr	r3, [pc, #52]	; (800815c <UART_SetConfig+0x2d4>)
 8008128:	fba3 1302 	umull	r1, r3, r3, r2
 800812c:	095b      	lsrs	r3, r3, #5
 800812e:	2164      	movs	r1, #100	; 0x64
 8008130:	fb01 f303 	mul.w	r3, r1, r3
 8008134:	1ad3      	subs	r3, r2, r3
 8008136:	00db      	lsls	r3, r3, #3
 8008138:	3332      	adds	r3, #50	; 0x32
 800813a:	4a08      	ldr	r2, [pc, #32]	; (800815c <UART_SetConfig+0x2d4>)
 800813c:	fba2 2303 	umull	r2, r3, r2, r3
 8008140:	095b      	lsrs	r3, r3, #5
 8008142:	f003 0207 	and.w	r2, r3, #7
 8008146:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800814a:	681b      	ldr	r3, [r3, #0]
 800814c:	4422      	add	r2, r4
 800814e:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8008150:	e106      	b.n	8008360 <UART_SetConfig+0x4d8>
 8008152:	bf00      	nop
 8008154:	40011000 	.word	0x40011000
 8008158:	40011400 	.word	0x40011400
 800815c:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8008160:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8008164:	2200      	movs	r2, #0
 8008166:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 800816a:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 800816e:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8008172:	4642      	mov	r2, r8
 8008174:	464b      	mov	r3, r9
 8008176:	1891      	adds	r1, r2, r2
 8008178:	6239      	str	r1, [r7, #32]
 800817a:	415b      	adcs	r3, r3
 800817c:	627b      	str	r3, [r7, #36]	; 0x24
 800817e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8008182:	4641      	mov	r1, r8
 8008184:	1854      	adds	r4, r2, r1
 8008186:	4649      	mov	r1, r9
 8008188:	eb43 0501 	adc.w	r5, r3, r1
 800818c:	f04f 0200 	mov.w	r2, #0
 8008190:	f04f 0300 	mov.w	r3, #0
 8008194:	00eb      	lsls	r3, r5, #3
 8008196:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800819a:	00e2      	lsls	r2, r4, #3
 800819c:	4614      	mov	r4, r2
 800819e:	461d      	mov	r5, r3
 80081a0:	4643      	mov	r3, r8
 80081a2:	18e3      	adds	r3, r4, r3
 80081a4:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 80081a8:	464b      	mov	r3, r9
 80081aa:	eb45 0303 	adc.w	r3, r5, r3
 80081ae:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 80081b2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80081b6:	685b      	ldr	r3, [r3, #4]
 80081b8:	2200      	movs	r2, #0
 80081ba:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 80081be:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 80081c2:	f04f 0200 	mov.w	r2, #0
 80081c6:	f04f 0300 	mov.w	r3, #0
 80081ca:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 80081ce:	4629      	mov	r1, r5
 80081d0:	008b      	lsls	r3, r1, #2
 80081d2:	4621      	mov	r1, r4
 80081d4:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80081d8:	4621      	mov	r1, r4
 80081da:	008a      	lsls	r2, r1, #2
 80081dc:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 80081e0:	f7f8 fc10 	bl	8000a04 <__aeabi_uldivmod>
 80081e4:	4602      	mov	r2, r0
 80081e6:	460b      	mov	r3, r1
 80081e8:	4b60      	ldr	r3, [pc, #384]	; (800836c <UART_SetConfig+0x4e4>)
 80081ea:	fba3 2302 	umull	r2, r3, r3, r2
 80081ee:	095b      	lsrs	r3, r3, #5
 80081f0:	011c      	lsls	r4, r3, #4
 80081f2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80081f6:	2200      	movs	r2, #0
 80081f8:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 80081fc:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8008200:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8008204:	4642      	mov	r2, r8
 8008206:	464b      	mov	r3, r9
 8008208:	1891      	adds	r1, r2, r2
 800820a:	61b9      	str	r1, [r7, #24]
 800820c:	415b      	adcs	r3, r3
 800820e:	61fb      	str	r3, [r7, #28]
 8008210:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8008214:	4641      	mov	r1, r8
 8008216:	1851      	adds	r1, r2, r1
 8008218:	6139      	str	r1, [r7, #16]
 800821a:	4649      	mov	r1, r9
 800821c:	414b      	adcs	r3, r1
 800821e:	617b      	str	r3, [r7, #20]
 8008220:	f04f 0200 	mov.w	r2, #0
 8008224:	f04f 0300 	mov.w	r3, #0
 8008228:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800822c:	4659      	mov	r1, fp
 800822e:	00cb      	lsls	r3, r1, #3
 8008230:	4651      	mov	r1, sl
 8008232:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8008236:	4651      	mov	r1, sl
 8008238:	00ca      	lsls	r2, r1, #3
 800823a:	4610      	mov	r0, r2
 800823c:	4619      	mov	r1, r3
 800823e:	4603      	mov	r3, r0
 8008240:	4642      	mov	r2, r8
 8008242:	189b      	adds	r3, r3, r2
 8008244:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8008248:	464b      	mov	r3, r9
 800824a:	460a      	mov	r2, r1
 800824c:	eb42 0303 	adc.w	r3, r2, r3
 8008250:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8008254:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008258:	685b      	ldr	r3, [r3, #4]
 800825a:	2200      	movs	r2, #0
 800825c:	67bb      	str	r3, [r7, #120]	; 0x78
 800825e:	67fa      	str	r2, [r7, #124]	; 0x7c
 8008260:	f04f 0200 	mov.w	r2, #0
 8008264:	f04f 0300 	mov.w	r3, #0
 8008268:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 800826c:	4649      	mov	r1, r9
 800826e:	008b      	lsls	r3, r1, #2
 8008270:	4641      	mov	r1, r8
 8008272:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8008276:	4641      	mov	r1, r8
 8008278:	008a      	lsls	r2, r1, #2
 800827a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 800827e:	f7f8 fbc1 	bl	8000a04 <__aeabi_uldivmod>
 8008282:	4602      	mov	r2, r0
 8008284:	460b      	mov	r3, r1
 8008286:	4611      	mov	r1, r2
 8008288:	4b38      	ldr	r3, [pc, #224]	; (800836c <UART_SetConfig+0x4e4>)
 800828a:	fba3 2301 	umull	r2, r3, r3, r1
 800828e:	095b      	lsrs	r3, r3, #5
 8008290:	2264      	movs	r2, #100	; 0x64
 8008292:	fb02 f303 	mul.w	r3, r2, r3
 8008296:	1acb      	subs	r3, r1, r3
 8008298:	011b      	lsls	r3, r3, #4
 800829a:	3332      	adds	r3, #50	; 0x32
 800829c:	4a33      	ldr	r2, [pc, #204]	; (800836c <UART_SetConfig+0x4e4>)
 800829e:	fba2 2303 	umull	r2, r3, r2, r3
 80082a2:	095b      	lsrs	r3, r3, #5
 80082a4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80082a8:	441c      	add	r4, r3
 80082aa:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80082ae:	2200      	movs	r2, #0
 80082b0:	673b      	str	r3, [r7, #112]	; 0x70
 80082b2:	677a      	str	r2, [r7, #116]	; 0x74
 80082b4:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 80082b8:	4642      	mov	r2, r8
 80082ba:	464b      	mov	r3, r9
 80082bc:	1891      	adds	r1, r2, r2
 80082be:	60b9      	str	r1, [r7, #8]
 80082c0:	415b      	adcs	r3, r3
 80082c2:	60fb      	str	r3, [r7, #12]
 80082c4:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80082c8:	4641      	mov	r1, r8
 80082ca:	1851      	adds	r1, r2, r1
 80082cc:	6039      	str	r1, [r7, #0]
 80082ce:	4649      	mov	r1, r9
 80082d0:	414b      	adcs	r3, r1
 80082d2:	607b      	str	r3, [r7, #4]
 80082d4:	f04f 0200 	mov.w	r2, #0
 80082d8:	f04f 0300 	mov.w	r3, #0
 80082dc:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80082e0:	4659      	mov	r1, fp
 80082e2:	00cb      	lsls	r3, r1, #3
 80082e4:	4651      	mov	r1, sl
 80082e6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80082ea:	4651      	mov	r1, sl
 80082ec:	00ca      	lsls	r2, r1, #3
 80082ee:	4610      	mov	r0, r2
 80082f0:	4619      	mov	r1, r3
 80082f2:	4603      	mov	r3, r0
 80082f4:	4642      	mov	r2, r8
 80082f6:	189b      	adds	r3, r3, r2
 80082f8:	66bb      	str	r3, [r7, #104]	; 0x68
 80082fa:	464b      	mov	r3, r9
 80082fc:	460a      	mov	r2, r1
 80082fe:	eb42 0303 	adc.w	r3, r2, r3
 8008302:	66fb      	str	r3, [r7, #108]	; 0x6c
 8008304:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008308:	685b      	ldr	r3, [r3, #4]
 800830a:	2200      	movs	r2, #0
 800830c:	663b      	str	r3, [r7, #96]	; 0x60
 800830e:	667a      	str	r2, [r7, #100]	; 0x64
 8008310:	f04f 0200 	mov.w	r2, #0
 8008314:	f04f 0300 	mov.w	r3, #0
 8008318:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 800831c:	4649      	mov	r1, r9
 800831e:	008b      	lsls	r3, r1, #2
 8008320:	4641      	mov	r1, r8
 8008322:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8008326:	4641      	mov	r1, r8
 8008328:	008a      	lsls	r2, r1, #2
 800832a:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 800832e:	f7f8 fb69 	bl	8000a04 <__aeabi_uldivmod>
 8008332:	4602      	mov	r2, r0
 8008334:	460b      	mov	r3, r1
 8008336:	4b0d      	ldr	r3, [pc, #52]	; (800836c <UART_SetConfig+0x4e4>)
 8008338:	fba3 1302 	umull	r1, r3, r3, r2
 800833c:	095b      	lsrs	r3, r3, #5
 800833e:	2164      	movs	r1, #100	; 0x64
 8008340:	fb01 f303 	mul.w	r3, r1, r3
 8008344:	1ad3      	subs	r3, r2, r3
 8008346:	011b      	lsls	r3, r3, #4
 8008348:	3332      	adds	r3, #50	; 0x32
 800834a:	4a08      	ldr	r2, [pc, #32]	; (800836c <UART_SetConfig+0x4e4>)
 800834c:	fba2 2303 	umull	r2, r3, r2, r3
 8008350:	095b      	lsrs	r3, r3, #5
 8008352:	f003 020f 	and.w	r2, r3, #15
 8008356:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800835a:	681b      	ldr	r3, [r3, #0]
 800835c:	4422      	add	r2, r4
 800835e:	609a      	str	r2, [r3, #8]
}
 8008360:	bf00      	nop
 8008362:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8008366:	46bd      	mov	sp, r7
 8008368:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800836c:	51eb851f 	.word	0x51eb851f

08008370 <memset>:
 8008370:	4402      	add	r2, r0
 8008372:	4603      	mov	r3, r0
 8008374:	4293      	cmp	r3, r2
 8008376:	d100      	bne.n	800837a <memset+0xa>
 8008378:	4770      	bx	lr
 800837a:	f803 1b01 	strb.w	r1, [r3], #1
 800837e:	e7f9      	b.n	8008374 <memset+0x4>

08008380 <__libc_init_array>:
 8008380:	b570      	push	{r4, r5, r6, lr}
 8008382:	4d0d      	ldr	r5, [pc, #52]	; (80083b8 <__libc_init_array+0x38>)
 8008384:	4c0d      	ldr	r4, [pc, #52]	; (80083bc <__libc_init_array+0x3c>)
 8008386:	1b64      	subs	r4, r4, r5
 8008388:	10a4      	asrs	r4, r4, #2
 800838a:	2600      	movs	r6, #0
 800838c:	42a6      	cmp	r6, r4
 800838e:	d109      	bne.n	80083a4 <__libc_init_array+0x24>
 8008390:	4d0b      	ldr	r5, [pc, #44]	; (80083c0 <__libc_init_array+0x40>)
 8008392:	4c0c      	ldr	r4, [pc, #48]	; (80083c4 <__libc_init_array+0x44>)
 8008394:	f000 f818 	bl	80083c8 <_init>
 8008398:	1b64      	subs	r4, r4, r5
 800839a:	10a4      	asrs	r4, r4, #2
 800839c:	2600      	movs	r6, #0
 800839e:	42a6      	cmp	r6, r4
 80083a0:	d105      	bne.n	80083ae <__libc_init_array+0x2e>
 80083a2:	bd70      	pop	{r4, r5, r6, pc}
 80083a4:	f855 3b04 	ldr.w	r3, [r5], #4
 80083a8:	4798      	blx	r3
 80083aa:	3601      	adds	r6, #1
 80083ac:	e7ee      	b.n	800838c <__libc_init_array+0xc>
 80083ae:	f855 3b04 	ldr.w	r3, [r5], #4
 80083b2:	4798      	blx	r3
 80083b4:	3601      	adds	r6, #1
 80083b6:	e7f2      	b.n	800839e <__libc_init_array+0x1e>
 80083b8:	08008608 	.word	0x08008608
 80083bc:	08008608 	.word	0x08008608
 80083c0:	08008608 	.word	0x08008608
 80083c4:	0800860c 	.word	0x0800860c

080083c8 <_init>:
 80083c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80083ca:	bf00      	nop
 80083cc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80083ce:	bc08      	pop	{r3}
 80083d0:	469e      	mov	lr, r3
 80083d2:	4770      	bx	lr

080083d4 <_fini>:
 80083d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80083d6:	bf00      	nop
 80083d8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80083da:	bc08      	pop	{r3}
 80083dc:	469e      	mov	lr, r3
 80083de:	4770      	bx	lr
