##################################################
##
## Configuration file for FMake
##   Generated by FICE(FMake) ver 2.1.1070-trunk
##   time : 2012-04-09 15:17:29 +0900
##
##################################################

# < Executed Command Line >
# --startup /design01/iecube_rl78/Products/f14/ice/fmake/list/f14.list --top_module R5F10PMFJ --product f14 --dev_ver df0.5 --ice_ver --add_modify_inst cspf,cspf.mc200,pericore,pericore.mp200,pericore.portiotop,pericore.portiotop.port*_iobuf --verbose


#
# !!NOTICE!!
#  Please modify following information to suit your product environment.
#

# Product Name
#PRODUCT: FMakeConfigTest
# Product Version
#PRODUCT_VER: df0.1
# ICE Version
#ICE_VER: rev001

# Product Base
ProductBase: /design01/iecube_rl78/Products
# Device Name
DeviceName: FMakeConfigTest
# Device Version
DeviceVer: df0.1
# Id Version
IdVer: rev001



# Circuit Information
TOP_MODULE: R5F10PMFJ

# Verilog List File
VERILOG_LIST: ./test.list
# Verilog List Old File ( only need check-mode )
VERILOG_LIST_OLD: 

# Pin SDC
PIN_SDC: 

# Add Modify Instance List
ADD_MODIFY_INST: cspf,cspf.mc200,pericore,pericore.mp200,pericore.portiotop,pericore.portiotop.port*_iobuf

# Verilog Define ( affect on Add/Replace Macro )
VERILOG_DEFINE: ./test.def


# Environment Setting (Initial Setting)

#SET PRODUCT=f14
SET PRODUCT=f14_g14_2

#SET ICE_MACRO_VER=SS3rd_V1_2_7	# Latest version on 2012-03-15 11:52:57 +0900
#SET ICE_MACRO_PATH=/home/product/div-micom-ice/data/proj/RL78/Common/ICEMacroSuite/ICEMacro/tags/${ICE_MACRO_VER}

#SET REPLACE_MACRO_VER=1.1.11	# Latest version on 2012-03-15 11:52:57 +0900
#SET REPLACE_MACRO_PATH=/home/product/div-micom-ice/data/proj/RL78/Common/ReplaceMacro/tags/${REPLACE_MACRO_VER}
#SET REPLACE_MACRO_PATH=/home/product/div-micom-ice/data/proj/RL78/Common/ReplaceMacro/trunk

#SET PORT_BUFFER_VER=1.2.0	# Latest version on 2012-03-15 11:52:57 +0900
#SET PORT_BUFFER_PATH=/home/product/div-micom-ice/data/proj/RL78/Common/PortBuffer/tags/${PORT_BUFFER_VER}
#SET PORT_BUFFER_PATH=/home/product/div-micom-ice/data/proj/RL78/Common/PortBuffer/trunk

#SET PRODUCT_PATH=/design01/iecube_rl78/Products/f14/ice/fmake/run/local

# MACRO_CONTROL
SET MC=/design01/iecube_rl78/Common/FMakeFiles/Control/tags/1.3.1
# FPGA_BASE
SET FB=/design01/iecube_rl78/Products/BASE/tags/0.9.4
# ICE_MACRO_PATH
SET IM=/home/product/div-micom-ice/data/proj/78K0R/Common/ICEMacroSuite/ICEMacro/tags/SS3rd_V1_2_7
# REPLACE_MACRO_PATH
SET RE=/design01/iecube_rl78/Common/ReplaceMacro/tags/1.4.0
# PORT_BUFFER_PATH
SET PB=/design01/iecube_rl78/Common/PortBuffer/tags/2.0.0
# REMOVE_MACRO_PATH
SET RM=/design01/iecube_rl78/Common/RemoveMacro/tags/1.0.0
# INSPECT_ENV_PATH
SET IT=/design01/iecube_rl78/Common/InspectEnv/hdl/tags/1.1.0
# FMAKE_WRAPPER_PATH
SET FW=/design01/iecube_rl78/Common/FMakeWrapper/tags/1.1.0
# FMAKE_HDL_PATH
SET FH=/design01/iecube_rl78/Common/FMakeFiles/HDL/tags/1.1.1
# FMAKE_CONNECT_PATH
SET FC=/design01/iecube_rl78/Common/FMakeFiles/Connect/tags/1.2.0

# Local Setting File Path
SET PP=${ProductBase}/${DeviceName}/${DeviceVer}/${IdVer}/04_Config/local



#
# <<< INF Inf Description Format >>>
# - KeepKeep : N0-Need add Information
#
# - KeepChange
# INS: <Instance Name> <Module Name> KeepChange
#   MOD_CON: <MOD_CON File Path>
# END_INS:
#
# - Replace
# INS: <Instance Name> <Module Name> Replace
#   MODULE_NAME: <Replace Module Name>
#   VERILOG_FILE: <Replace Verilog-DHL Path>
#   MOD_CON: <MOD_CON File Path>
# END_INS:
#
# - Add
# INS: <Instance Name> <Module Name> Add
#   VERILOG_FILE: <Add Verilog-DHL Path>
#   MOD_CON: <MOD_CON File Path>
# END_INS:
#
# - Remove
# INS: <Instance Name> <Module Name> Remove
# END_INS:
#

# --------------------------------------------
# Circuit Information
# --------------------------------------------




# ---------- Device Instance Infomation ---------- #

INS:	capbuf	crl78hcapcore_f14m	TYPE	KeepKeep	END_INS:
INS:	capckgate	crl78hcapckgate	TYPE	KeepKeep	END_INS:
INS:	cspf	crl78fcspf00_f14m	TYPE	KeepKeep	END_INS:	# Comment Out ( add_modify_inst )
INS:	pericore	crl78fpericore_f14m	TYPE	KeepKeep	END_INS:	# Comment Out ( add_modify_inst )

INS: inspect ITRL78QBV1 TYPE  Add
  VERILOG_FILE: ./tp/itrl78qbv1.v
END_INS:
