{"vcs1":{"timestamp_begin":1728640139.211701662, "rt":1.41, "ut":0.50, "st":0.30}}
{"vcselab":{"timestamp_begin":1728640140.714521791, "rt":0.99, "ut":0.29, "st":0.24}}
{"link":{"timestamp_begin":1728640141.787086602, "rt":0.39, "ut":0.14, "st":0.24}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1728640138.588465056}
{"VCS_COMP_START_TIME": 1728640138.588465056}
{"VCS_COMP_END_TIME": 1728640143.507591507}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +notimingchecks"}
{"vcs1": {"peak_mem": 331440}}
{"stitch_vcselab": {"peak_mem": 231552}}
