m255
K4
z2
!s11f vlog 2020.3 2020.07, Jul 22 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/intelFPGA_pro/20.4
vvending
Z0 !s110 1619760821
!i10b 1
!s100 X^[=<YL_f41^UnkoFmH203
Z1 !s11b Dg1SIo80bB@j0V0VzS_@n1
IUDP<2C=m1LzbgY0Cl?eES2
Z2 dC:/Users/Aadhithan/Documents/Code-sync/Maven_verilog/Assignment/task2
w1619760747
8C:/Users/Aadhithan/Documents/Code-sync/Maven_verilog/Assignment/task2/vending.v
FC:/Users/Aadhithan/Documents/Code-sync/Maven_verilog/Assignment/task2/vending.v
!i122 8
L0 1 36
Z3 VDg1SIo80bB@j0V0VzS_@n1
Z4 OV;L;2020.3;71
r1
!s85 0
31
Z5 !s108 1619760821.000000
!s107 C:/Users/Aadhithan/Documents/Code-sync/Maven_verilog/Assignment/task2/vending.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Aadhithan/Documents/Code-sync/Maven_verilog/Assignment/task2/vending.v|
!i113 1
Z6 o-work work
Z7 tCvgOpt 0
vvending_tb
R0
!i10b 1
!s100 ^bc2CY;k0@P6i?PALS;YL0
R1
ILXg2[QCBRfQ1HC=@V<>I`3
R2
w1619751228
8C:/Users/Aadhithan/Documents/Code-sync/Maven_verilog/Assignment/task2/vending_tb.v
FC:/Users/Aadhithan/Documents/Code-sync/Maven_verilog/Assignment/task2/vending_tb.v
!i122 9
L0 1 38
R3
R4
r1
!s85 0
31
R5
!s107 C:/Users/Aadhithan/Documents/Code-sync/Maven_verilog/Assignment/task2/vending_tb.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Aadhithan/Documents/Code-sync/Maven_verilog/Assignment/task2/vending_tb.v|
!i113 1
R6
R7
