// Seed: 3008326285
module module_0 #(
    parameter id_5 = 32'd24
) (
    input supply1 id_0,
    output wand id_1,
    output supply0 id_2,
    input wire id_3
);
  tri _id_5 = 1;
  assign module_1.id_4 = 0;
  wire [1 'h0 : id_5  <  id_5] id_6;
  logic id_7;
  ;
  assign id_7 = id_7;
endmodule
module module_1 #(
    parameter id_5 = 32'd45
) (
    output supply0 id_0,
    output supply1 id_1,
    input wire id_2,
    input wor id_3,
    input wor id_4,
    output tri0 _id_5,
    input wor id_6,
    input uwire id_7,
    input supply0 id_8,
    input wand id_9,
    input tri0 id_10
);
  logic [id_5 : 1] id_12;
  ;
  wire id_13;
  ;
  wire id_14;
  module_0 modCall_1 (
      id_8,
      id_0,
      id_1,
      id_4
  );
  assign id_0 = -1;
endmodule
