$date
	Sat Oct 22 20:04:36 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#561355
b1010 !
1"
#561358
b1010 &
b1010 %
1$
#561359
0"
#561362
b101 &
b101 %
#561366
b10000 &
b10000 %
#561370
b1000 &
b1000 %
#561374
b100 &
b100 %
#561378
b10 &
b10 %
#561382
b1 &
1#
b1 %
#561386
b0 &
b0 %
0#
0$
#1568061
b111 !
1"
#1568062
b111 &
b111 %
1$
#1568063
0"
#1568066
b10110 &
b10110 %
#1568070
b1011 &
b1011 %
#1568074
b100010 &
b100010 %
#1568078
b10001 &
b10001 %
#1568082
b110100 &
b110100 %
#1568086
b11010 &
b11010 %
#1568090
b1101 &
b1101 %
#1568094
b101000 &
b101000 %
#1568098
b10100 &
b10100 %
#1568102
b1010 &
b1010 %
#1568106
b101 &
b101 %
#1568110
b10000 &
b10000 %
#1568114
b1000 &
b1000 %
#1568118
b100 &
b100 %
#1568122
b10 &
b10 %
#1568126
b1 &
1#
b1 %
#1568130
b0 &
b0 %
0#
0$
#2502092
b1010 !
1"
#2502094
b1010 &
b1010 %
1$
#2502095
0"
#2502098
b101 &
b101 %
#2502102
b10000 &
b10000 %
#2502106
b1000 &
b1000 %
#2502110
b100 &
b100 %
#2502114
b10 &
b10 %
#2502118
b1 &
1#
b1 %
#2502122
b0 &
b0 %
0#
0$
#4500012
