#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Wed Feb  1 16:36:22 2023
# Process ID: 16888
# Current directory: D:/Study/HK222/PAPER/Practice/Accumulator/Accumulator.runs/synth_1
# Command line: vivado.exe -log accmulator_tb.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source accmulator_tb.tcl
# Log file: D:/Study/HK222/PAPER/Practice/Accumulator/Accumulator.runs/synth_1/accmulator_tb.vds
# Journal file: D:/Study/HK222/PAPER/Practice/Accumulator/Accumulator.runs/synth_1\vivado.jou
# Running On: DESKTOP-BR8935G, OS: Windows, CPU Frequency: 2400 MHz, CPU Physical cores: 2, Host memory: 8481 MB
#-----------------------------------------------------------
source accmulator_tb.tcl -notrace
create_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 393.762 ; gain = 66.887
Command: read_checkpoint -auto_incremental -incremental D:/Study/HK222/PAPER/Practice/Accumulator/Accumulator.srcs/utils_1/imports/synth_1/process_data.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from D:/Study/HK222/PAPER/Practice/Accumulator/Accumulator.srcs/utils_1/imports/synth_1/process_data.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top accmulator_tb -part xck26-sfvc784-2LV-c
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xck26'
INFO: [Device 21-403] Loading part xck26-sfvc784-2LV-c
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 15056
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [D:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
INFO: [Synth 8-11241] undeclared symbol 'pt_run', assumed default net type 'wire' [D:/Study/HK222/PAPER/Practice/Accumulator/Accumulator.srcs/sources_1/new/fifo.sv:41]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1776.953 ; gain = 333.598
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'accmulator_tb' [D:/Study/HK222/PAPER/Practice/Accumulator/Accumulator.srcs/sources_1/new/accumulator_tb.v:23]
INFO: [Synth 8-6157] synthesizing module 'Accumulator' [D:/Study/HK222/PAPER/Practice/Accumulator/Accumulator.srcs/sources_1/new/accumulator.sv:3]
INFO: [Synth 8-6157] synthesizing module 'fifo_gen' [D:/Study/HK222/PAPER/Practice/Accumulator/Accumulator.srcs/sources_1/new/fifo_gen.sv:23]
INFO: [Synth 8-6157] synthesizing module 'fifo' [D:/Study/HK222/PAPER/Practice/Accumulator/Accumulator.srcs/sources_1/new/fifo.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'fifo' (0#1) [D:/Study/HK222/PAPER/Practice/Accumulator/Accumulator.srcs/sources_1/new/fifo.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'fifo_gen' (0#1) [D:/Study/HK222/PAPER/Practice/Accumulator/Accumulator.srcs/sources_1/new/fifo_gen.sv:23]
INFO: [Synth 8-6157] synthesizing module 'accumulator_gen' [D:/Study/HK222/PAPER/Practice/Accumulator/Accumulator.srcs/sources_1/new/accumulator_gen.sv:25]
INFO: [Synth 8-6157] synthesizing module 'enable_clf' [D:/Study/HK222/PAPER/Practice/Accumulator/Accumulator.srcs/sources_1/new/accumulator_gen.sv:116]
INFO: [Synth 8-6155] done synthesizing module 'enable_clf' (0#1) [D:/Study/HK222/PAPER/Practice/Accumulator/Accumulator.srcs/sources_1/new/accumulator_gen.sv:116]
INFO: [Synth 8-6157] synthesizing module 'c_accum_1' [D:/Study/HK222/PAPER/Practice/Accumulator/Accumulator.runs/synth_1/.Xil/Vivado-16888-DESKTOP-BR8935G/realtime/c_accum_1_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'c_accum_1' (0#1) [D:/Study/HK222/PAPER/Practice/Accumulator/Accumulator.runs/synth_1/.Xil/Vivado-16888-DESKTOP-BR8935G/realtime/c_accum_1_stub.v:5]
WARNING: [Synth 8-7071] port 'SCLR' of module 'c_accum_1' is unconnected for instance 'INST2' [D:/Study/HK222/PAPER/Practice/Accumulator/Accumulator.srcs/sources_1/new/accumulator_gen.sv:61]
WARNING: [Synth 8-7023] instance 'INST2' of module 'c_accum_1' has 5 connections declared, but only 4 given [D:/Study/HK222/PAPER/Practice/Accumulator/Accumulator.srcs/sources_1/new/accumulator_gen.sv:61]
INFO: [Synth 8-6157] synthesizing module 'reg_gen_clf' [D:/Study/HK222/PAPER/Practice/Accumulator/Accumulator.srcs/sources_1/new/accumulator_gen.sv:156]
INFO: [Synth 8-6155] done synthesizing module 'reg_gen_clf' (0#1) [D:/Study/HK222/PAPER/Practice/Accumulator/Accumulator.srcs/sources_1/new/accumulator_gen.sv:156]
WARNING: [Synth 8-7071] port 'SCLR' of module 'c_accum_1' is unconnected for instance 'INST2' [D:/Study/HK222/PAPER/Practice/Accumulator/Accumulator.srcs/sources_1/new/accumulator_gen.sv:61]
WARNING: [Synth 8-7023] instance 'INST2' of module 'c_accum_1' has 5 connections declared, but only 4 given [D:/Study/HK222/PAPER/Practice/Accumulator/Accumulator.srcs/sources_1/new/accumulator_gen.sv:61]
WARNING: [Synth 8-7071] port 'SCLR' of module 'c_accum_1' is unconnected for instance 'INST2' [D:/Study/HK222/PAPER/Practice/Accumulator/Accumulator.srcs/sources_1/new/accumulator_gen.sv:61]
WARNING: [Synth 8-7023] instance 'INST2' of module 'c_accum_1' has 5 connections declared, but only 4 given [D:/Study/HK222/PAPER/Practice/Accumulator/Accumulator.srcs/sources_1/new/accumulator_gen.sv:61]
WARNING: [Synth 8-7071] port 'SCLR' of module 'c_accum_1' is unconnected for instance 'INST2' [D:/Study/HK222/PAPER/Practice/Accumulator/Accumulator.srcs/sources_1/new/accumulator_gen.sv:61]
WARNING: [Synth 8-7023] instance 'INST2' of module 'c_accum_1' has 5 connections declared, but only 4 given [D:/Study/HK222/PAPER/Practice/Accumulator/Accumulator.srcs/sources_1/new/accumulator_gen.sv:61]
INFO: [Synth 8-6157] synthesizing module 'enable_rgs' [D:/Study/HK222/PAPER/Practice/Accumulator/Accumulator.srcs/sources_1/new/accumulator_gen.sv:136]
INFO: [Synth 8-6155] done synthesizing module 'enable_rgs' (0#1) [D:/Study/HK222/PAPER/Practice/Accumulator/Accumulator.srcs/sources_1/new/accumulator_gen.sv:136]
WARNING: [Synth 8-7071] port 'SCLR' of module 'c_accum_1' is unconnected for instance 'INST5' [D:/Study/HK222/PAPER/Practice/Accumulator/Accumulator.srcs/sources_1/new/accumulator_gen.sv:97]
WARNING: [Synth 8-7023] instance 'INST5' of module 'c_accum_1' has 5 connections declared, but only 4 given [D:/Study/HK222/PAPER/Practice/Accumulator/Accumulator.srcs/sources_1/new/accumulator_gen.sv:97]
INFO: [Synth 8-6157] synthesizing module 'reg_gen_rgs' [D:/Study/HK222/PAPER/Practice/Accumulator/Accumulator.srcs/sources_1/new/accumulator_gen.sv:181]
INFO: [Synth 8-6155] done synthesizing module 'reg_gen_rgs' (0#1) [D:/Study/HK222/PAPER/Practice/Accumulator/Accumulator.srcs/sources_1/new/accumulator_gen.sv:181]
INFO: [Synth 8-6155] done synthesizing module 'accumulator_gen' (0#1) [D:/Study/HK222/PAPER/Practice/Accumulator/Accumulator.srcs/sources_1/new/accumulator_gen.sv:25]
INFO: [Synth 8-6155] done synthesizing module 'Accumulator' (0#1) [D:/Study/HK222/PAPER/Practice/Accumulator/Accumulator.srcs/sources_1/new/accumulator.sv:3]
WARNING: [Synth 8-85] always block has no event control specified [D:/Study/HK222/PAPER/Practice/Accumulator/Accumulator.srcs/sources_1/new/accumulator_tb.v:72]
WARNING: [Synth 8-85] always block has no event control specified [D:/Study/HK222/PAPER/Practice/Accumulator/Accumulator.srcs/sources_1/new/accumulator_tb.v:79]
INFO: [Synth 8-6155] done synthesizing module 'accmulator_tb' (0#1) [D:/Study/HK222/PAPER/Practice/Accumulator/Accumulator.srcs/sources_1/new/accumulator_tb.v:23]
WARNING: [Synth 8-7129] Port i_flush in module Accumulator is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 1866.965 ; gain = 423.609
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 1866.965 ; gain = 423.609
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 1866.965 ; gain = 423.609
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 1866.965 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/Study/HK222/PAPER/Practice/Accumulator/Accumulator.gen/sources_1/ip/c_accum_1/c_accum_1/c_accum_1_in_context.xdc] for cell 'INST0/multi_accum/genblk1[0].INST2'
Finished Parsing XDC File [d:/Study/HK222/PAPER/Practice/Accumulator/Accumulator.gen/sources_1/ip/c_accum_1/c_accum_1/c_accum_1_in_context.xdc] for cell 'INST0/multi_accum/genblk1[0].INST2'
Parsing XDC File [d:/Study/HK222/PAPER/Practice/Accumulator/Accumulator.gen/sources_1/ip/c_accum_1/c_accum_1/c_accum_1_in_context.xdc] for cell 'INST0/multi_accum/genblk1[1].INST2'
Finished Parsing XDC File [d:/Study/HK222/PAPER/Practice/Accumulator/Accumulator.gen/sources_1/ip/c_accum_1/c_accum_1/c_accum_1_in_context.xdc] for cell 'INST0/multi_accum/genblk1[1].INST2'
Parsing XDC File [d:/Study/HK222/PAPER/Practice/Accumulator/Accumulator.gen/sources_1/ip/c_accum_1/c_accum_1/c_accum_1_in_context.xdc] for cell 'INST0/multi_accum/genblk1[2].INST2'
Finished Parsing XDC File [d:/Study/HK222/PAPER/Practice/Accumulator/Accumulator.gen/sources_1/ip/c_accum_1/c_accum_1/c_accum_1_in_context.xdc] for cell 'INST0/multi_accum/genblk1[2].INST2'
Parsing XDC File [d:/Study/HK222/PAPER/Practice/Accumulator/Accumulator.gen/sources_1/ip/c_accum_1/c_accum_1/c_accum_1_in_context.xdc] for cell 'INST0/multi_accum/genblk1[3].INST2'
Finished Parsing XDC File [d:/Study/HK222/PAPER/Practice/Accumulator/Accumulator.gen/sources_1/ip/c_accum_1/c_accum_1/c_accum_1_in_context.xdc] for cell 'INST0/multi_accum/genblk1[3].INST2'
Parsing XDC File [d:/Study/HK222/PAPER/Practice/Accumulator/Accumulator.gen/sources_1/ip/c_accum_1/c_accum_1/c_accum_1_in_context.xdc] for cell 'INST0/multi_accum/INST5'
Finished Parsing XDC File [d:/Study/HK222/PAPER/Practice/Accumulator/Accumulator.gen/sources_1/ip/c_accum_1/c_accum_1/c_accum_1_in_context.xdc] for cell 'INST0/multi_accum/INST5'
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1944.184 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 1944.184 ; gain = 0.000
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [D:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:30 ; elapsed = 00:00:37 . Memory (MB): peak = 1944.184 ; gain = 500.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xck26-sfvc784-2LV-c
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:30 ; elapsed = 00:00:37 . Memory (MB): peak = 1944.184 ; gain = 500.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for INST0/multi_accum/INST5. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for INST0/multi_accum/\genblk1[0].INST2 . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for INST0/multi_accum/\genblk1[1].INST2 . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for INST0/multi_accum/\genblk1[2].INST2 . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for INST0/multi_accum/\genblk1[3].INST2 . (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:00:37 . Memory (MB): peak = 1944.184 ; gain = 500.828
---------------------------------------------------------------------------------
INFO: [Synth 8-6904] The RAM "fifo:/ram_reg" of size (depth=8 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
WARNING: [Synth 8-327] inferring latch for variable 'B_gen_to_en_rgs_reg' [D:/Study/HK222/PAPER/Practice/Accumulator/Accumulator.srcs/sources_1/new/accumulator_gen.sv:87]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:31 ; elapsed = 00:00:37 . Memory (MB): peak = 1944.184 ; gain = 500.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    5 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 8     
	   2 Input    2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 9     
	                4 Bit    Registers := 9     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---RAMs : 
	              128 Bit	(8 X 16 bit)          RAMs := 4     
+---Muxes : 
	   2 Input   16 Bit        Muxes := 5     
	   2 Input    5 Bit        Muxes := 3     
	   2 Input    4 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1248 (col length:96)
BRAMs: 288 (col length: RAMB18 96 RAMB36 48)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3936] Found unconnected internal register 'INST0/multi_fifo/FIFO[2].INST0/out_fifo_reg' and it is trimmed from '16' to '2' bits. [D:/Study/HK222/PAPER/Practice/Accumulator/Accumulator.srcs/sources_1/new/fifo.sv:75]
WARNING: [Synth 8-3936] Found unconnected internal register 'INST0/multi_fifo/FIFO[3].INST0/out_fifo_reg' and it is trimmed from '16' to '2' bits. [D:/Study/HK222/PAPER/Practice/Accumulator/Accumulator.srcs/sources_1/new/fifo.sv:75]
INFO: [Synth 8-6904] The RAM "accmulator_tb/INST0/multi_fifo/FIFO[0].INST0/ram_reg" of size (depth=8 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "accmulator_tb/INST0/multi_fifo/FIFO[1].INST0/ram_reg" of size (depth=8 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "accmulator_tb/INST0/multi_fifo/FIFO[3].INST0/ram_reg" of size (depth=8 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "accmulator_tb/INST0/multi_fifo/FIFO[2].INST0/ram_reg" of size (depth=8 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "accmulator_tb/INST0/multi_fifo/FIFO[0].INST0/ram_reg" of size (depth=8 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "accmulator_tb/INST0/multi_fifo/FIFO[1].INST0/ram_reg" of size (depth=8 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "accmulator_tb/INST0/multi_fifo/FIFO[3].INST0/ram_reg" of size (depth=8 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "accmulator_tb/INST0/multi_fifo/FIFO[2].INST0/ram_reg" of size (depth=8 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:34 ; elapsed = 00:00:41 . Memory (MB): peak = 1944.184 ; gain = 500.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping Report (see note below)
+--------------+----------------------------------------+-----------+----------------------+---------------+
|Module Name   | RTL Object                             | Inference | Size (Depth x Width) | Primitives    | 
+--------------+----------------------------------------+-----------+----------------------+---------------+
|accmulator_tb | INST0/multi_fifo/FIFO[0].INST0/ram_reg | Implied   | 8 x 16               | RAM32M16 x 2  | 
|accmulator_tb | INST0/multi_fifo/FIFO[1].INST0/ram_reg | Implied   | 8 x 16               | RAM32M16 x 2  | 
|accmulator_tb | INST0/multi_fifo/FIFO[3].INST0/ram_reg | Implied   | 8 x 16               | RAM32M16 x 2  | 
|accmulator_tb | INST0/multi_fifo/FIFO[2].INST0/ram_reg | Implied   | 8 x 16               | RAM32M16 x 2  | 
+--------------+----------------------------------------+-----------+----------------------+---------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:01 ; elapsed = 00:01:15 . Memory (MB): peak = 2436.203 ; gain = 992.848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:01 ; elapsed = 00:01:15 . Memory (MB): peak = 2436.203 ; gain = 992.848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping Report
+--------------+----------------------------------------+-----------+----------------------+---------------+
|Module Name   | RTL Object                             | Inference | Size (Depth x Width) | Primitives    | 
+--------------+----------------------------------------+-----------+----------------------+---------------+
|accmulator_tb | INST0/multi_fifo/FIFO[0].INST0/ram_reg | Implied   | 8 x 16               | RAM32M16 x 2  | 
|accmulator_tb | INST0/multi_fifo/FIFO[1].INST0/ram_reg | Implied   | 8 x 16               | RAM32M16 x 2  | 
|accmulator_tb | INST0/multi_fifo/FIFO[3].INST0/ram_reg | Implied   | 8 x 16               | RAM32M16 x 2  | 
|accmulator_tb | INST0/multi_fifo/FIFO[2].INST0/ram_reg | Implied   | 8 x 16               | RAM32M16 x 2  | 
+--------------+----------------------------------------+-----------+----------------------+---------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (INST0/multi_accum/B_gen_to_en_rgs_reg[15]) is unused and will be removed from module accmulator_tb.
WARNING: [Synth 8-3332] Sequential element (INST0/multi_accum/B_gen_to_en_rgs_reg[14]) is unused and will be removed from module accmulator_tb.
WARNING: [Synth 8-3332] Sequential element (INST0/multi_accum/B_gen_to_en_rgs_reg[13]) is unused and will be removed from module accmulator_tb.
WARNING: [Synth 8-3332] Sequential element (INST0/multi_accum/B_gen_to_en_rgs_reg[12]) is unused and will be removed from module accmulator_tb.
WARNING: [Synth 8-3332] Sequential element (INST0/multi_accum/B_gen_to_en_rgs_reg[11]) is unused and will be removed from module accmulator_tb.
WARNING: [Synth 8-3332] Sequential element (INST0/multi_accum/B_gen_to_en_rgs_reg[10]) is unused and will be removed from module accmulator_tb.
WARNING: [Synth 8-3332] Sequential element (INST0/multi_accum/B_gen_to_en_rgs_reg[9]) is unused and will be removed from module accmulator_tb.
WARNING: [Synth 8-3332] Sequential element (INST0/multi_accum/B_gen_to_en_rgs_reg[8]) is unused and will be removed from module accmulator_tb.
WARNING: [Synth 8-3332] Sequential element (INST0/multi_accum/B_gen_to_en_rgs_reg[7]) is unused and will be removed from module accmulator_tb.
WARNING: [Synth 8-3332] Sequential element (INST0/multi_accum/B_gen_to_en_rgs_reg[6]) is unused and will be removed from module accmulator_tb.
WARNING: [Synth 8-3332] Sequential element (INST0/multi_accum/B_gen_to_en_rgs_reg[5]) is unused and will be removed from module accmulator_tb.
WARNING: [Synth 8-3332] Sequential element (INST0/multi_accum/B_gen_to_en_rgs_reg[4]) is unused and will be removed from module accmulator_tb.
WARNING: [Synth 8-3332] Sequential element (INST0/multi_accum/B_gen_to_en_rgs_reg[3]) is unused and will be removed from module accmulator_tb.
WARNING: [Synth 8-3332] Sequential element (INST0/multi_accum/B_gen_to_en_rgs_reg[2]) is unused and will be removed from module accmulator_tb.
WARNING: [Synth 8-3332] Sequential element (INST0/multi_accum/B_gen_to_en_rgs_reg[1]) is unused and will be removed from module accmulator_tb.
WARNING: [Synth 8-3332] Sequential element (INST0/multi_accum/B_gen_to_en_rgs_reg[0]) is unused and will be removed from module accmulator_tb.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:01 ; elapsed = 00:01:15 . Memory (MB): peak = 2455.316 ; gain = 1011.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-4442] BlackBox module \INST0/multi_accum/genblk1[0].INST2  has unconnected pin SCLR
CRITICAL WARNING: [Synth 8-4442] BlackBox module \INST0/multi_accum/genblk1[1].INST2  has unconnected pin SCLR
CRITICAL WARNING: [Synth 8-4442] BlackBox module \INST0/multi_accum/genblk1[2].INST2  has unconnected pin SCLR
CRITICAL WARNING: [Synth 8-4442] BlackBox module \INST0/multi_accum/genblk1[3].INST2  has unconnected pin SCLR
CRITICAL WARNING: [Synth 8-4442] BlackBox module \INST0/multi_accum/INST5  has unconnected pin SCLR
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:10 ; elapsed = 00:01:24 . Memory (MB): peak = 2462.074 ; gain = 1018.719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:10 ; elapsed = 00:01:24 . Memory (MB): peak = 2462.074 ; gain = 1018.719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:10 ; elapsed = 00:01:24 . Memory (MB): peak = 2462.074 ; gain = 1018.719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:10 ; elapsed = 00:01:24 . Memory (MB): peak = 2462.074 ; gain = 1018.719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:10 ; elapsed = 00:01:24 . Memory (MB): peak = 2462.074 ; gain = 1018.719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:10 ; elapsed = 00:01:24 . Memory (MB): peak = 2462.074 ; gain = 1018.719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |c_accum_1     |         5|
+------+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |c_accum   |     1|
|2     |c_accum_1 |     4|
|6     |LUT1      |     3|
|7     |LUT2      |     2|
|8     |LUT3      |     5|
|9     |RAM32M16  |     1|
|10    |FDRE      |     5|
+------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:10 ; elapsed = 00:01:24 . Memory (MB): peak = 2462.074 ; gain = 1018.719
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 5 critical warnings and 20 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:52 ; elapsed = 00:01:19 . Memory (MB): peak = 2462.074 ; gain = 941.500
Synthesis Optimization Complete : Time (s): cpu = 00:01:10 ; elapsed = 00:01:24 . Memory (MB): peak = 2462.074 ; gain = 1018.719
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2474.145 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2498.383 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 1 instance 

Synth Design complete, checksum: f6dc5be3
INFO: [Common 17-83] Releasing license: Synthesis
53 Infos, 33 Warnings, 5 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:25 ; elapsed = 00:01:43 . Memory (MB): peak = 2498.383 ; gain = 2033.680
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint 'D:/Study/HK222/PAPER/Practice/Accumulator/Accumulator.runs/synth_1/accmulator_tb.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file accmulator_tb_utilization_synth.rpt -pb accmulator_tb_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Feb  1 16:38:22 2023...
