$date
	Fri Oct 11 12:50:45 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module ripple_carry_adder_tb $end
$var wire 4 ! Sum [3:0] $end
$var wire 1 " Cout $end
$var reg 4 # A [3:0] $end
$var reg 4 $ B [3:0] $end
$var reg 1 % Cin $end
$scope module dut $end
$var wire 4 & A [3:0] $end
$var wire 4 ' B [3:0] $end
$var wire 1 % Cin $end
$var wire 4 ( Sum [3:0] $end
$var wire 1 " Cout $end
$var wire 1 ) C3 $end
$var wire 1 * C2 $end
$var wire 1 + C1 $end
$scope module FA0 $end
$var wire 1 , A $end
$var wire 1 - B $end
$var wire 1 % Cin $end
$var wire 1 + Cout $end
$var wire 1 . Sum $end
$upscope $end
$scope module FA1 $end
$var wire 1 / A $end
$var wire 1 0 B $end
$var wire 1 + Cin $end
$var wire 1 * Cout $end
$var wire 1 1 Sum $end
$upscope $end
$scope module FA2 $end
$var wire 1 2 A $end
$var wire 1 3 B $end
$var wire 1 * Cin $end
$var wire 1 ) Cout $end
$var wire 1 4 Sum $end
$upscope $end
$scope module FA3 $end
$var wire 1 5 A $end
$var wire 1 6 B $end
$var wire 1 ) Cin $end
$var wire 1 " Cout $end
$var wire 1 7 Sum $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
x7
x6
x5
x4
x3
x2
x1
x0
x/
x.
x-
x,
x+
x*
x)
bx (
bx '
bx &
x%
bx $
bx #
x"
bx !
$end
#5000
14
07
0.
b110 !
b110 (
11
1*
0)
0"
1+
1-
10
03
06
1,
1/
02
05
0%
b11 $
b11 '
b11 #
b11 &
#10000
17
1)
01
04
b1000 !
b1000 (
0.
0-
0/
12
1%
b10 $
b10 '
b101 #
b101 &
#15000
0*
0)
0"
11
04
17
0+
b1011 !
b1011 (
1.
1-
00
0,
1/
02
15
0%
b1 $
b1 '
b1010 #
b1010 &
