###############################################################
#  Generated by:      Cadence Encounter 13.13-s017_1
#  OS:                Linux x86_64(Host ID lab2-23)
#  Generated on:      Tue Nov 18 15:38:29 2014
#  Design:            controller
#  Command:           checkDesign -io -netlist -physicalLibrary -powerGround -tieHilo -timingLibrary -spef -floorplan -place -outdir checkDesign
###############################################################
Design: controller

------ Design Summary:
Total Standard Cell Number   (cells) : 143
Total Block Cell Number      (cells) : 0
Total I/O Pad Cell Number    (cells) : 0
Total Standard Cell Area     ( um^2) : 27282.60
Total Block Cell Area        ( um^2) : 0.00
Total I/O Pad Cell Area      ( um^2) : 0.00

------ Design Statistics:

Number of Instances            : 143
Number of Nets                 : 159
Average number of Pins per Net : 2.47
Maximum number of Pins in Net  : 8

------ I/O Port summary

Number of Primary I/O Ports    : 27
Number of Input Ports          : 9
Number of Output Ports         : 18
Number of Bidirectional Ports  : 0
Number of Power/Ground Ports   : 0



------------------------------------------------------------
Detail report:


------ I/O Pad/Port Checking

WARN : Port clk is floating in the top design.

------ Primitive Pins DRC Checking

**WARN: Instance 'U258' has multiple input pins tied together to net 'n202'.
**WARN: Instance 'U262' has multiple input pins tied together to net 'n219'.

------ Primitive Net DRC Check

WARNING : Net state[0] has no driving pin
WARNING : Net state[1] has no driving pin
WARNING : Net state[2] has no driving pin
WARNING : Net state[3] has no driving pin
WARNING : Net n151 has no driving pin

