# Verilog
Verilog, standardized as IEEE 1364, is a hardware description language (HDL) used to model electronic systems. It is most commonly used in the design and verification of digital circuits at the register-transfer level of abstraction.</br>
<b></br>Implementation of basic programs from the computer architecture course.</b>
I have implemented the various modules at the behavioural level</br>
<h6>References:</h6></br>NPTEL: Indranil Sengupta: Introduction to Hardware Description Languages - I.</br>
