
AVRASM ver. 2.1.57  C:\Users\MAU\Desktop\2016_1c_trabajo_practico-solar_tracker\codigo\Solar Tracker\Solar Tracker\Solar Tracker.asm Wed Jun 08 22:02:37 2016

[builtin](2): Including file 'C:\Program Files (x86)\Atmel\Atmel Toolchain\AVR Assembler\Native\2.1.1175\avrassembler\Include\m88def.inc'
C:\Users\MAU\Desktop\2016_1c_trabajo_practico-solar_tracker\codigo\Solar Tracker\Solar Tracker\Solar Tracker.asm(8): Including file 'C:\Program Files (x86)\Atmel\Atmel Toolchain\AVR Assembler\Native\2.1.1175\avrassembler\Include\m88def.inc'
C:\Users\MAU\Desktop\2016_1c_trabajo_practico-solar_tracker\codigo\Solar Tracker\Solar Tracker\Solar Tracker.asm(9): Including file 'C:\Users\MAU\Desktop\2016_1c_trabajo_practico-solar_tracker\codigo\Solar Tracker\Solar Tracker\Solar_Tracker.inc'
C:\Users\MAU\Desktop\2016_1c_trabajo_practico-solar_tracker\codigo\Solar Tracker\Solar Tracker\Solar Tracker.asm(10): Including file 'C:\Users\MAU\Desktop\2016_1c_trabajo_practico-solar_tracker\codigo\Solar Tracker\Solar Tracker\MESSAGES.inc'
C:\Users\MAU\Desktop\2016_1c_trabajo_practico-solar_tracker\codigo\Solar Tracker\Solar Tracker\Solar Tracker.asm(11): Including file 'C:\Users\MAU\Desktop\2016_1c_trabajo_practico-solar_tracker\codigo\Solar Tracker\Solar Tracker\avr_macros.inc'
C:\Users\MAU\Desktop\2016_1c_trabajo_practico-solar_tracker\codigo\Solar Tracker\Solar Tracker\Solar Tracker.asm(93): Including file 'C:\Users\MAU\Desktop\2016_1c_trabajo_practico-solar_tracker\codigo\Solar Tracker\Solar Tracker\ADC.inc'
C:\Users\MAU\Desktop\2016_1c_trabajo_practico-solar_tracker\codigo\Solar Tracker\Solar Tracker\Solar Tracker.asm(94): Including file 'C:\Users\MAU\Desktop\2016_1c_trabajo_practico-solar_tracker\codigo\Solar Tracker\Solar Tracker\PWM.inc'
C:\Users\MAU\Desktop\2016_1c_trabajo_practico-solar_tracker\codigo\Solar Tracker\Solar Tracker\Solar Tracker.asm(95): Including file 'C:\Users\MAU\Desktop\2016_1c_trabajo_practico-solar_tracker\codigo\Solar Tracker\Solar Tracker\SERIAL_PORT.inc'
C:\Users\MAU\Desktop\2016_1c_trabajo_practico-solar_tracker\codigo\Solar Tracker\Solar Tracker\Solar Tracker.asm(96): Including file 'C:\Users\MAU\Desktop\2016_1c_trabajo_practico-solar_tracker\codigo\Solar Tracker\Solar Tracker\DELAY.inc'
C:\Users\MAU\Desktop\2016_1c_trabajo_practico-solar_tracker\codigo\Solar Tracker\Solar Tracker\Solar Tracker.asm(97): Including file 'C:\Users\MAU\Desktop\2016_1c_trabajo_practico-solar_tracker\codigo\Solar Tracker\Solar Tracker\LIGHT.inc'
C:\Users\MAU\Desktop\2016_1c_trabajo_practico-solar_tracker\codigo\Solar Tracker\Solar Tracker\Solar Tracker.asm(98): Including file 'C:\Users\MAU\Desktop\2016_1c_trabajo_practico-solar_tracker\codigo\Solar Tracker\Solar Tracker\BATTERY.inc'
C:\Users\MAU\Desktop\2016_1c_trabajo_practico-solar_tracker\codigo\Solar Tracker\Solar Tracker\Solar Tracker.asm(99): Including file 'C:\Users\MAU\Desktop\2016_1c_trabajo_practico-solar_tracker\codigo\Solar Tracker\Solar Tracker\SOLAR_PANEL.inc'
C:\Users\MAU\Desktop\2016_1c_trabajo_practico-solar_tracker\codigo\Solar Tracker\Solar Tracker\Solar Tracker.asm(100): Including file 'C:\Users\MAU\Desktop\2016_1c_trabajo_practico-solar_tracker\codigo\Solar Tracker\Solar Tracker\LDRS.inc'
C:\Users\MAU\Desktop\2016_1c_trabajo_practico-solar_tracker\codigo\Solar Tracker\Solar Tracker\Solar Tracker.asm(101): Including file 'C:\Users\MAU\Desktop\2016_1c_trabajo_practico-solar_tracker\codigo\Solar Tracker\Solar Tracker\MOTORS.inc'
                 
                 /*
                 
                 ;***** Created: 2011-02-09 12:03 ******* Source: ATmega88.xml ************
                 ;*************************************************************************
                 ;* A P P L I C A T I O N   N O T E   F O R   T H E   A V R   F A M I L Y
                 ;* 
                 ;* Number            : AVR000
                 ;* File Name         : "m88def.inc"
                 ;* Title             : Register/Bit Definitions for the ATmega88
                 ;* Date              : 2011-02-09
                 ;* Version           : 2.35
                 ;* Support E-mail    : avr@atmel.com
                 ;* Target MCU        : ATmega88
                 ;* 
                 ;* DESCRIPTION
                 ;* When including this file in the assembly program file, all I/O register 
                 ;* names and I/O register bit names appearing in the data book can be used.
                 ;* In addition, the six registers forming the three data pointers X, Y and 
                 ;* Z have been assigned names XL - ZH. Highest RAM address for Internal 
                 ;* SRAM is also defined 
                 ;* 
                 ;* The Register names are represented by their hexadecimal address.
                 ;* 
                 ;* The Register Bit names are represented by their bit number (0-7).
                 ;* 
                 ;* Please observe the difference in using the bit names with instructions
                 ;* such as "sbr"/"cbr" (set/clear bit in register) and "sbrs"/"sbrc"
                 ;* (skip if bit in register set/cleared). The following example illustrates
                 ;* this:
                 ;* 
                 ;* in    r16,PORTB             ;read PORTB latch
                 ;* sbr   r16,(1<<PB6)+(1<<PB5) ;set PB6 and PB5 (use masks, not bit#)
                 ;* out   PORTB,r16             ;output to PORTB
                 ;* 
                 ;* in    r16,TIFR              ;read the Timer Interrupt Flag Register
                 ;* sbrc  r16,TOV0              ;test the overflow flag (use bit#)
                 ;* rjmp  TOV0_is_set           ;jump if set
                 ;* ...                         ;otherwise do something else
                 ;*************************************************************************
                 
                 #ifndef _M88DEF_INC_
                 #define _M88DEF_INC_
                 
                 
                 #pragma partinc 0
                 
                 ; ***** SPECIFY DEVICE ***************************************************
                 .device ATmega88
                 #pragma AVRPART ADMIN PART_NAME ATmega88
                 .equ	SIGNATURE_000	= 0x1e
                 .equ	SIGNATURE_001	= 0x93
                 .equ	SIGNATURE_002	= 0x0a
                 
                 #pragma AVRPART CORE CORE_VERSION V2E
                 
                 
                 ; ***** I/O REGISTER DEFINITIONS *****************************************
                 ; NOTE:
                 ; Definitions marked "MEMORY MAPPED"are extended I/O ports
                 ; and cannot be used with IN/OUT instructions
                 .equ	UDR0	= 0xc6	; MEMORY MAPPED
                 .equ	UBRR0L	= 0xc4	; MEMORY MAPPED
                 .equ	UBRR0H	= 0xc5	; MEMORY MAPPED
                 .equ	UCSR0C	= 0xc2	; MEMORY MAPPED
                 .equ	UCSR0B	= 0xc1	; MEMORY MAPPED
                 .equ	UCSR0A	= 0xc0	; MEMORY MAPPED
                 .equ	TWAMR	= 0xbd	; MEMORY MAPPED
                 .equ	TWCR	= 0xbc	; MEMORY MAPPED
                 .equ	TWDR	= 0xbb	; MEMORY MAPPED
                 .equ	TWAR	= 0xba	; MEMORY MAPPED
                 .equ	TWSR	= 0xb9	; MEMORY MAPPED
                 .equ	TWBR	= 0xb8	; MEMORY MAPPED
                 .equ	ASSR	= 0xb6	; MEMORY MAPPED
                 .equ	OCR2B	= 0xb4	; MEMORY MAPPED
                 .equ	OCR2A	= 0xb3	; MEMORY MAPPED
                 .equ	TCNT2	= 0xb2	; MEMORY MAPPED
                 .equ	TCCR2B	= 0xb1	; MEMORY MAPPED
                 .equ	TCCR2A	= 0xb0	; MEMORY MAPPED
                 .equ	OCR1BL	= 0x8a	; MEMORY MAPPED
                 .equ	OCR1BH	= 0x8b	; MEMORY MAPPED
                 .equ	OCR1AL	= 0x88	; MEMORY MAPPED
                 .equ	OCR1AH	= 0x89	; MEMORY MAPPED
                 .equ	ICR1L	= 0x86	; MEMORY MAPPED
                 .equ	ICR1H	= 0x87	; MEMORY MAPPED
                 .equ	TCNT1L	= 0x84	; MEMORY MAPPED
                 .equ	TCNT1H	= 0x85	; MEMORY MAPPED
                 .equ	TCCR1C	= 0x82	; MEMORY MAPPED
                 .equ	TCCR1B	= 0x81	; MEMORY MAPPED
                 .equ	TCCR1A	= 0x80	; MEMORY MAPPED
                 .equ	DIDR1	= 0x7f	; MEMORY MAPPED
                 .equ	DIDR0	= 0x7e	; MEMORY MAPPED
                 .equ	ADMUX	= 0x7c	; MEMORY MAPPED
                 .equ	ADCSRB	= 0x7b	; MEMORY MAPPED
                 .equ	ADCSRA	= 0x7a	; MEMORY MAPPED
                 .equ	ADCH	= 0x79	; MEMORY MAPPED
                 .equ	ADCL	= 0x78	; MEMORY MAPPED
                 .equ	TIMSK2	= 0x70	; MEMORY MAPPED
                 .equ	TIMSK1	= 0x6f	; MEMORY MAPPED
                 .equ	TIMSK0	= 0x6e	; MEMORY MAPPED
                 .equ	PCMSK1	= 0x6c	; MEMORY MAPPED
                 .equ	PCMSK2	= 0x6d	; MEMORY MAPPED
                 .equ	PCMSK0	= 0x6b	; MEMORY MAPPED
                 .equ	EICRA	= 0x69	; MEMORY MAPPED
                 .equ	PCICR	= 0x68	; MEMORY MAPPED
                 .equ	OSCCAL	= 0x66	; MEMORY MAPPED
                 .equ	PRR	= 0x64	; MEMORY MAPPED
                 .equ	CLKPR	= 0x61	; MEMORY MAPPED
                 .equ	WDTCSR	= 0x60	; MEMORY MAPPED
                 .equ	SREG	= 0x3f
                 .equ	SPL	= 0x3d
                 .equ	SPH	= 0x3e
                 .equ	SPMCSR	= 0x37
                 .equ	MCUCR	= 0x35
                 .equ	MCUSR	= 0x34
                 .equ	SMCR	= 0x33
                 .equ	ACSR	= 0x30
                 .equ	SPDR	= 0x2e
                 .equ	SPSR	= 0x2d
                 .equ	SPCR	= 0x2c
                 .equ	GPIOR2	= 0x2b
                 .equ	GPIOR1	= 0x2a
                 .equ	OCR0B	= 0x28
                 .equ	OCR0A	= 0x27
                 .equ	TCNT0	= 0x26
                 .equ	TCCR0B	= 0x25
                 .equ	TCCR0A	= 0x24
                 .equ	GTCCR	= 0x23
                 .equ	EEARH	= 0x22
                 .equ	EEARL	= 0x21
                 .equ	EEDR	= 0x20
                 .equ	EECR	= 0x1f
                 .equ	GPIOR0	= 0x1e
                 .equ	EIMSK	= 0x1d
                 .equ	EIFR	= 0x1c
                 .equ	PCIFR	= 0x1b
                 .equ	TIFR2	= 0x17
                 .equ	TIFR1	= 0x16
                 .equ	TIFR0	= 0x15
                 .equ	PORTD	= 0x0b
                 .equ	DDRD	= 0x0a
                 .equ	PIND	= 0x09
                 .equ	PORTC	= 0x08
                 .equ	DDRC	= 0x07
                 .equ	PINC	= 0x06
                 .equ	PORTB	= 0x05
                 .equ	DDRB	= 0x04
                 .equ	PINB	= 0x03
                 
                 
                 ; ***** BIT DEFINITIONS **************************************************
                 
                 ; ***** USART0 ***********************
                 ; UDR0 - USART I/O Data Register
                 .equ	UDR0_0	= 0	; USART I/O Data Register bit 0
                 .equ	UDR0_1	= 1	; USART I/O Data Register bit 1
                 .equ	UDR0_2	= 2	; USART I/O Data Register bit 2
                 .equ	UDR0_3	= 3	; USART I/O Data Register bit 3
                 .equ	UDR0_4	= 4	; USART I/O Data Register bit 4
                 .equ	UDR0_5	= 5	; USART I/O Data Register bit 5
                 .equ	UDR0_6	= 6	; USART I/O Data Register bit 6
                 .equ	UDR0_7	= 7	; USART I/O Data Register bit 7
                 
                 ; UCSR0A - USART Control and Status Register A
                 .equ	MPCM0	= 0	; Multi-processor Communication Mode
                 .equ	U2X0	= 1	; Double the USART transmission speed
                 .equ	UPE0	= 2	; Parity Error
                 .equ	DOR0	= 3	; Data overRun
                 .equ	FE0	= 4	; Framing Error
                 .equ	UDRE0	= 5	; USART Data Register Empty
                 .equ	TXC0	= 6	; USART Transmitt Complete
                 .equ	RXC0	= 7	; USART Receive Complete
                 
                 ; UCSR0B - USART Control and Status Register B
                 .equ	TXB80	= 0	; Transmit Data Bit 8
                 .equ	RXB80	= 1	; Receive Data Bit 8
                 .equ	UCSZ02	= 2	; Character Size
                 .equ	TXEN0	= 3	; Transmitter Enable
                 .equ	RXEN0	= 4	; Receiver Enable
                 .equ	UDRIE0	= 5	; USART Data register Empty Interrupt Enable
                 .equ	TXCIE0	= 6	; TX Complete Interrupt Enable
                 .equ	RXCIE0	= 7	; RX Complete Interrupt Enable
                 
                 ; UCSR0C - USART Control and Status Register C
                 .equ	UCPOL0	= 0	; Clock Polarity
                 .equ	UCSZ00	= 1	; Character Size
                 .equ	UCPHA0	= UCSZ00	; For compatibility
                 .equ	UCSZ01	= 2	; Character Size
                 .equ	UDORD0	= UCSZ01	; For compatibility
                 .equ	USBS0	= 3	; Stop Bit Select
                 .equ	UPM00	= 4	; Parity Mode Bit 0
                 .equ	UPM01	= 5	; Parity Mode Bit 1
                 .equ	UMSEL00	= 6	; USART Mode Select
                 .equ	UMSEL0	= UMSEL00	; For compatibility
                 .equ	UMSEL01	= 7	; USART Mode Select
                 .equ	UMSEL1	= UMSEL01	; For compatibility
                 
                 ; UBRR0H - USART Baud Rate Register High Byte
                 .equ	UBRR8	= 0	; USART Baud Rate Register bit 8
                 .equ	UBRR9	= 1	; USART Baud Rate Register bit 9
                 .equ	UBRR10	= 2	; USART Baud Rate Register bit 10
                 .equ	UBRR11	= 3	; USART Baud Rate Register bit 11
                 
                 ; UBRR0L - USART Baud Rate Register Low Byte
                 .equ	_UBRR0	= 0	; USART Baud Rate Register bit 0
                 .equ	_UBRR1	= 1	; USART Baud Rate Register bit 1
                 .equ	UBRR2	= 2	; USART Baud Rate Register bit 2
                 .equ	UBRR3	= 3	; USART Baud Rate Register bit 3
                 .equ	UBRR4	= 4	; USART Baud Rate Register bit 4
                 .equ	UBRR5	= 5	; USART Baud Rate Register bit 5
                 .equ	UBRR6	= 6	; USART Baud Rate Register bit 6
                 .equ	UBRR7	= 7	; USART Baud Rate Register bit 7
                 
                 
                 ; ***** TWI **************************
                 ; TWAMR - TWI (Slave) Address Mask Register
                 .equ	TWAM0	= 1	; 
                 .equ	TWAMR0	= TWAM0	; For compatibility
                 .equ	TWAM1	= 2	; 
                 .equ	TWAMR1	= TWAM1	; For compatibility
                 .equ	TWAM2	= 3	; 
                 .equ	TWAMR2	= TWAM2	; For compatibility
                 .equ	TWAM3	= 4	; 
                 .equ	TWAMR3	= TWAM3	; For compatibility
                 .equ	TWAM4	= 5	; 
                 .equ	TWAMR4	= TWAM4	; For compatibility
                 .equ	TWAM5	= 6	; 
                 .equ	TWAMR5	= TWAM5	; For compatibility
                 .equ	TWAM6	= 7	; 
                 .equ	TWAMR6	= TWAM6	; For compatibility
                 
                 ; TWBR - TWI Bit Rate register
                 .equ	TWBR0	= 0	; 
                 .equ	TWBR1	= 1	; 
                 .equ	TWBR2	= 2	; 
                 .equ	TWBR3	= 3	; 
                 .equ	TWBR4	= 4	; 
                 .equ	TWBR5	= 5	; 
                 .equ	TWBR6	= 6	; 
                 .equ	TWBR7	= 7	; 
                 
                 ; TWCR - TWI Control Register
                 .equ	TWIE	= 0	; TWI Interrupt Enable
                 .equ	TWEN	= 2	; TWI Enable Bit
                 .equ	TWWC	= 3	; TWI Write Collition Flag
                 .equ	TWSTO	= 4	; TWI Stop Condition Bit
                 .equ	TWSTA	= 5	; TWI Start Condition Bit
                 .equ	TWEA	= 6	; TWI Enable Acknowledge Bit
                 .equ	TWINT	= 7	; TWI Interrupt Flag
                 
                 ; TWSR - TWI Status Register
                 .equ	TWPS0	= 0	; TWI Prescaler
                 .equ	TWPS1	= 1	; TWI Prescaler
                 .equ	TWS3	= 3	; TWI Status
                 .equ	TWS4	= 4	; TWI Status
                 .equ	TWS5	= 5	; TWI Status
                 .equ	TWS6	= 6	; TWI Status
                 .equ	TWS7	= 7	; TWI Status
                 
                 ; TWDR - TWI Data register
                 .equ	TWD0	= 0	; TWI Data Register Bit 0
                 .equ	TWD1	= 1	; TWI Data Register Bit 1
                 .equ	TWD2	= 2	; TWI Data Register Bit 2
                 .equ	TWD3	= 3	; TWI Data Register Bit 3
                 .equ	TWD4	= 4	; TWI Data Register Bit 4
                 .equ	TWD5	= 5	; TWI Data Register Bit 5
                 .equ	TWD6	= 6	; TWI Data Register Bit 6
                 .equ	TWD7	= 7	; TWI Data Register Bit 7
                 
                 ; TWAR - TWI (Slave) Address register
                 .equ	TWGCE	= 0	; TWI General Call Recognition Enable Bit
                 .equ	TWA0	= 1	; TWI (Slave) Address register Bit 0
                 .equ	TWA1	= 2	; TWI (Slave) Address register Bit 1
                 .equ	TWA2	= 3	; TWI (Slave) Address register Bit 2
                 .equ	TWA3	= 4	; TWI (Slave) Address register Bit 3
                 .equ	TWA4	= 5	; TWI (Slave) Address register Bit 4
                 .equ	TWA5	= 6	; TWI (Slave) Address register Bit 5
                 .equ	TWA6	= 7	; TWI (Slave) Address register Bit 6
                 
                 
                 ; ***** TIMER_COUNTER_1 **************
                 ; TIMSK1 - Timer/Counter Interrupt Mask Register
                 .equ	TOIE1	= 0	; Timer/Counter1 Overflow Interrupt Enable
                 .equ	OCIE1A	= 1	; Timer/Counter1 Output CompareA Match Interrupt Enable
                 .equ	OCIE1B	= 2	; Timer/Counter1 Output CompareB Match Interrupt Enable
                 .equ	ICIE1	= 5	; Timer/Counter1 Input Capture Interrupt Enable
                 
                 ; TIFR1 - Timer/Counter Interrupt Flag register
                 .equ	TOV1	= 0	; Timer/Counter1 Overflow Flag
                 .equ	OCF1A	= 1	; Output Compare Flag 1A
                 .equ	OCF1B	= 2	; Output Compare Flag 1B
                 .equ	ICF1	= 5	; Input Capture Flag 1
                 
                 ; TCCR1A - Timer/Counter1 Control Register A
                 .equ	WGM10	= 0	; Waveform Generation Mode
                 .equ	WGM11	= 1	; Waveform Generation Mode
                 .equ	COM1B0	= 4	; Compare Output Mode 1B, bit 0
                 .equ	COM1B1	= 5	; Compare Output Mode 1B, bit 1
                 .equ	COM1A0	= 6	; Comparet Ouput Mode 1A, bit 0
                 .equ	COM1A1	= 7	; Compare Output Mode 1A, bit 1
                 
                 ; TCCR1B - Timer/Counter1 Control Register B
                 .equ	CS10	= 0	; Prescaler source of Timer/Counter 1
                 .equ	CS11	= 1	; Prescaler source of Timer/Counter 1
                 .equ	CS12	= 2	; Prescaler source of Timer/Counter 1
                 .equ	WGM12	= 3	; Waveform Generation Mode
                 .equ	WGM13	= 4	; Waveform Generation Mode
                 .equ	ICES1	= 6	; Input Capture 1 Edge Select
                 .equ	ICNC1	= 7	; Input Capture 1 Noise Canceler
                 
                 ; TCCR1C - Timer/Counter1 Control Register C
                 .equ	FOC1B	= 6	; 
                 .equ	FOC1A	= 7	; 
                 
                 ; GTCCR - General Timer/Counter Control Register
                 .equ	PSRSYNC	= 0	; Prescaler Reset Timer/Counter1 and Timer/Counter0
                 .equ	TSM	= 7	; Timer/Counter Synchronization Mode
                 
                 
                 ; ***** TIMER_COUNTER_2 **************
                 ; TIMSK2 - Timer/Counter Interrupt Mask register
                 .equ	TOIE2	= 0	; Timer/Counter2 Overflow Interrupt Enable
                 .equ	TOIE2A	= TOIE2	; For compatibility
                 .equ	OCIE2A	= 1	; Timer/Counter2 Output Compare Match A Interrupt Enable
                 .equ	OCIE2B	= 2	; Timer/Counter2 Output Compare Match B Interrupt Enable
                 
                 ; TIFR2 - Timer/Counter Interrupt Flag Register
                 .equ	TOV2	= 0	; Timer/Counter2 Overflow Flag
                 .equ	OCF2A	= 1	; Output Compare Flag 2A
                 .equ	OCF2B	= 2	; Output Compare Flag 2B
                 
                 ; TCCR2A - Timer/Counter2 Control Register A
                 .equ	WGM20	= 0	; Waveform Genration Mode
                 .equ	WGM21	= 1	; Waveform Genration Mode
                 .equ	COM2B0	= 4	; Compare Output Mode bit 0
                 .equ	COM2B1	= 5	; Compare Output Mode bit 1
                 .equ	COM2A0	= 6	; Compare Output Mode bit 1
                 .equ	COM2A1	= 7	; Compare Output Mode bit 1
                 
                 ; TCCR2B - Timer/Counter2 Control Register B
                 .equ	CS20	= 0	; Clock Select bit 0
                 .equ	CS21	= 1	; Clock Select bit 1
                 .equ	CS22	= 2	; Clock Select bit 2
                 .equ	WGM22	= 3	; Waveform Generation Mode
                 .equ	FOC2B	= 6	; Force Output Compare B
                 .equ	FOC2A	= 7	; Force Output Compare A
                 
                 ; TCNT2 - Timer/Counter2
                 .equ	TCNT2_0	= 0	; Timer/Counter 2 bit 0
                 .equ	TCNT2_1	= 1	; Timer/Counter 2 bit 1
                 .equ	TCNT2_2	= 2	; Timer/Counter 2 bit 2
                 .equ	TCNT2_3	= 3	; Timer/Counter 2 bit 3
                 .equ	TCNT2_4	= 4	; Timer/Counter 2 bit 4
                 .equ	TCNT2_5	= 5	; Timer/Counter 2 bit 5
                 .equ	TCNT2_6	= 6	; Timer/Counter 2 bit 6
                 .equ	TCNT2_7	= 7	; Timer/Counter 2 bit 7
                 
                 ; OCR2A - Timer/Counter2 Output Compare Register A
                 .equ	OCR2A_0	= 0	; Timer/Counter2 Output Compare Register Bit 0
                 .equ	OCR2A_1	= 1	; Timer/Counter2 Output Compare Register Bit 1
                 .equ	OCR2A_2	= 2	; Timer/Counter2 Output Compare Register Bit 2
                 .equ	OCR2A_3	= 3	; Timer/Counter2 Output Compare Register Bit 3
                 .equ	OCR2A_4	= 4	; Timer/Counter2 Output Compare Register Bit 4
                 .equ	OCR2A_5	= 5	; Timer/Counter2 Output Compare Register Bit 5
                 .equ	OCR2A_6	= 6	; Timer/Counter2 Output Compare Register Bit 6
                 .equ	OCR2A_7	= 7	; Timer/Counter2 Output Compare Register Bit 7
                 
                 ; OCR2B - Timer/Counter2 Output Compare Register B
                 .equ	OCR2B_0	= 0	; Timer/Counter2 Output Compare Register Bit 0
                 .equ	OCR2B_1	= 1	; Timer/Counter2 Output Compare Register Bit 1
                 .equ	OCR2B_2	= 2	; Timer/Counter2 Output Compare Register Bit 2
                 .equ	OCR2B_3	= 3	; Timer/Counter2 Output Compare Register Bit 3
                 .equ	OCR2B_4	= 4	; Timer/Counter2 Output Compare Register Bit 4
                 .equ	OCR2B_5	= 5	; Timer/Counter2 Output Compare Register Bit 5
                 .equ	OCR2B_6	= 6	; Timer/Counter2 Output Compare Register Bit 6
                 .equ	OCR2B_7	= 7	; Timer/Counter2 Output Compare Register Bit 7
                 
                 ; ASSR - Asynchronous Status Register
                 .equ	TCR2BUB	= 0	; Timer/Counter Control Register2 Update Busy
                 .equ	TCR2AUB	= 1	; Timer/Counter Control Register2 Update Busy
                 .equ	OCR2BUB	= 2	; Output Compare Register 2 Update Busy
                 .equ	OCR2AUB	= 3	; Output Compare Register2 Update Busy
                 .equ	TCN2UB	= 4	; Timer/Counter2 Update Busy
                 .equ	AS2	= 5	; Asynchronous Timer/Counter2
                 .equ	EXCLK	= 6	; Enable External Clock Input
                 
                 ; GTCCR - General Timer Counter Control register
                 .equ	PSRASY	= 1	; Prescaler Reset Timer/Counter2
                 .equ	PSR2	= PSRASY	; For compatibility
                 ;.equ	TSM	= 7	; Timer/Counter Synchronization Mode
                 
                 
                 ; ***** AD_CONVERTER *****************
                 ; ADMUX - The ADC multiplexer Selection Register
                 .equ	MUX0	= 0	; Analog Channel and Gain Selection Bits
                 .equ	MUX1	= 1	; Analog Channel and Gain Selection Bits
                 .equ	MUX2	= 2	; Analog Channel and Gain Selection Bits
                 .equ	MUX3	= 3	; Analog Channel and Gain Selection Bits
                 .equ	ADLAR	= 5	; Left Adjust Result
                 .equ	REFS0	= 6	; Reference Selection Bit 0
                 .equ	REFS1	= 7	; Reference Selection Bit 1
                 
                 ; ADCSRA - The ADC Control and Status register A
                 .equ	ADPS0	= 0	; ADC  Prescaler Select Bits
                 .equ	ADPS1	= 1	; ADC  Prescaler Select Bits
                 .equ	ADPS2	= 2	; ADC  Prescaler Select Bits
                 .equ	ADIE	= 3	; ADC Interrupt Enable
                 .equ	ADIF	= 4	; ADC Interrupt Flag
                 .equ	ADATE	= 5	; ADC  Auto Trigger Enable
                 .equ	ADSC	= 6	; ADC Start Conversion
                 .equ	ADEN	= 7	; ADC Enable
                 
                 ; ADCSRB - The ADC Control and Status register B
                 .equ	ADTS0	= 0	; ADC Auto Trigger Source bit 0
                 .equ	ADTS1	= 1	; ADC Auto Trigger Source bit 1
                 .equ	ADTS2	= 2	; ADC Auto Trigger Source bit 2
                 .equ	ACME	= 6	; 
                 
                 ; ADCH - ADC Data Register High Byte
                 .equ	ADCH0	= 0	; ADC Data Register High Byte Bit 0
                 .equ	ADCH1	= 1	; ADC Data Register High Byte Bit 1
                 .equ	ADCH2	= 2	; ADC Data Register High Byte Bit 2
                 .equ	ADCH3	= 3	; ADC Data Register High Byte Bit 3
                 .equ	ADCH4	= 4	; ADC Data Register High Byte Bit 4
                 .equ	ADCH5	= 5	; ADC Data Register High Byte Bit 5
                 .equ	ADCH6	= 6	; ADC Data Register High Byte Bit 6
                 .equ	ADCH7	= 7	; ADC Data Register High Byte Bit 7
                 
                 ; ADCL - ADC Data Register Low Byte
                 .equ	ADCL0	= 0	; ADC Data Register Low Byte Bit 0
                 .equ	ADCL1	= 1	; ADC Data Register Low Byte Bit 1
                 .equ	ADCL2	= 2	; ADC Data Register Low Byte Bit 2
                 .equ	ADCL3	= 3	; ADC Data Register Low Byte Bit 3
                 .equ	ADCL4	= 4	; ADC Data Register Low Byte Bit 4
                 .equ	ADCL5	= 5	; ADC Data Register Low Byte Bit 5
                 .equ	ADCL6	= 6	; ADC Data Register Low Byte Bit 6
                 .equ	ADCL7	= 7	; ADC Data Register Low Byte Bit 7
                 
                 ; DIDR0 - Digital Input Disable Register
                 .equ	ADC0D	= 0	; 
                 .equ	ADC1D	= 1	; 
                 .equ	ADC2D	= 2	; 
                 .equ	ADC3D	= 3	; 
                 .equ	ADC4D	= 4	; 
                 .equ	ADC5D	= 5	; 
                 
                 
                 ; ***** ANALOG_COMPARATOR ************
                 ; ACSR - Analog Comparator Control And Status Register
                 .equ	ACIS0	= 0	; Analog Comparator Interrupt Mode Select bit 0
                 .equ	ACIS1	= 1	; Analog Comparator Interrupt Mode Select bit 1
                 .equ	ACIC	= 2	; Analog Comparator Input Capture Enable
                 .equ	ACIE	= 3	; Analog Comparator Interrupt Enable
                 .equ	ACI	= 4	; Analog Comparator Interrupt Flag
                 .equ	ACO	= 5	; Analog Compare Output
                 .equ	ACBG	= 6	; Analog Comparator Bandgap Select
                 .equ	ACD	= 7	; Analog Comparator Disable
                 
                 ; DIDR1 - Digital Input Disable Register 1
                 .equ	AIN0D	= 0	; AIN0 Digital Input Disable
                 .equ	AIN1D	= 1	; AIN1 Digital Input Disable
                 
                 
                 ; ***** PORTB ************************
                 ; PORTB - Port B Data Register
                 .equ	PORTB0	= 0	; Port B Data Register bit 0
                 .equ	PB0	= 0	; For compatibility
                 .equ	PORTB1	= 1	; Port B Data Register bit 1
                 .equ	PB1	= 1	; For compatibility
                 .equ	PORTB2	= 2	; Port B Data Register bit 2
                 .equ	PB2	= 2	; For compatibility
                 .equ	PORTB3	= 3	; Port B Data Register bit 3
                 .equ	PB3	= 3	; For compatibility
                 .equ	PORTB4	= 4	; Port B Data Register bit 4
                 .equ	PB4	= 4	; For compatibility
                 .equ	PORTB5	= 5	; Port B Data Register bit 5
                 .equ	PB5	= 5	; For compatibility
                 .equ	PORTB6	= 6	; Port B Data Register bit 6
                 .equ	PB6	= 6	; For compatibility
                 .equ	PORTB7	= 7	; Port B Data Register bit 7
                 .equ	PB7	= 7	; For compatibility
                 
                 ; DDRB - Port B Data Direction Register
                 .equ	DDB0	= 0	; Port B Data Direction Register bit 0
                 .equ	DDB1	= 1	; Port B Data Direction Register bit 1
                 .equ	DDB2	= 2	; Port B Data Direction Register bit 2
                 .equ	DDB3	= 3	; Port B Data Direction Register bit 3
                 .equ	DDB4	= 4	; Port B Data Direction Register bit 4
                 .equ	DDB5	= 5	; Port B Data Direction Register bit 5
                 .equ	DDB6	= 6	; Port B Data Direction Register bit 6
                 .equ	DDB7	= 7	; Port B Data Direction Register bit 7
                 
                 ; PINB - Port B Input Pins
                 .equ	PINB0	= 0	; Port B Input Pins bit 0
                 .equ	PINB1	= 1	; Port B Input Pins bit 1
                 .equ	PINB2	= 2	; Port B Input Pins bit 2
                 .equ	PINB3	= 3	; Port B Input Pins bit 3
                 .equ	PINB4	= 4	; Port B Input Pins bit 4
                 .equ	PINB5	= 5	; Port B Input Pins bit 5
                 .equ	PINB6	= 6	; Port B Input Pins bit 6
                 .equ	PINB7	= 7	; Port B Input Pins bit 7
                 
                 
                 ; ***** PORTC ************************
                 ; PORTC - Port C Data Register
                 .equ	PORTC0	= 0	; Port C Data Register bit 0
                 .equ	PC0	= 0	; For compatibility
                 .equ	PORTC1	= 1	; Port C Data Register bit 1
                 .equ	PC1	= 1	; For compatibility
                 .equ	PORTC2	= 2	; Port C Data Register bit 2
                 .equ	PC2	= 2	; For compatibility
                 .equ	PORTC3	= 3	; Port C Data Register bit 3
                 .equ	PC3	= 3	; For compatibility
                 .equ	PORTC4	= 4	; Port C Data Register bit 4
                 .equ	PC4	= 4	; For compatibility
                 .equ	PORTC5	= 5	; Port C Data Register bit 5
                 .equ	PC5	= 5	; For compatibility
                 .equ	PORTC6	= 6	; Port C Data Register bit 6
                 .equ	PC6	= 6	; For compatibility
                 
                 ; DDRC - Port C Data Direction Register
                 .equ	DDC0	= 0	; Port C Data Direction Register bit 0
                 .equ	DDC1	= 1	; Port C Data Direction Register bit 1
                 .equ	DDC2	= 2	; Port C Data Direction Register bit 2
                 .equ	DDC3	= 3	; Port C Data Direction Register bit 3
                 .equ	DDC4	= 4	; Port C Data Direction Register bit 4
                 .equ	DDC5	= 5	; Port C Data Direction Register bit 5
                 .equ	DDC6	= 6	; Port C Data Direction Register bit 6
                 
                 ; PINC - Port C Input Pins
                 .equ	PINC0	= 0	; Port C Input Pins bit 0
                 .equ	PINC1	= 1	; Port C Input Pins bit 1
                 .equ	PINC2	= 2	; Port C Input Pins bit 2
                 .equ	PINC3	= 3	; Port C Input Pins bit 3
                 .equ	PINC4	= 4	; Port C Input Pins bit 4
                 .equ	PINC5	= 5	; Port C Input Pins bit 5
                 .equ	PINC6	= 6	; Port C Input Pins bit 6
                 
                 
                 ; ***** PORTD ************************
                 ; PORTD - Port D Data Register
                 .equ	PORTD0	= 0	; Port D Data Register bit 0
                 .equ	PD0	= 0	; For compatibility
                 .equ	PORTD1	= 1	; Port D Data Register bit 1
                 .equ	PD1	= 1	; For compatibility
                 .equ	PORTD2	= 2	; Port D Data Register bit 2
                 .equ	PD2	= 2	; For compatibility
                 .equ	PORTD3	= 3	; Port D Data Register bit 3
                 .equ	PD3	= 3	; For compatibility
                 .equ	PORTD4	= 4	; Port D Data Register bit 4
                 .equ	PD4	= 4	; For compatibility
                 .equ	PORTD5	= 5	; Port D Data Register bit 5
                 .equ	PD5	= 5	; For compatibility
                 .equ	PORTD6	= 6	; Port D Data Register bit 6
                 .equ	PD6	= 6	; For compatibility
                 .equ	PORTD7	= 7	; Port D Data Register bit 7
                 .equ	PD7	= 7	; For compatibility
                 
                 ; DDRD - Port D Data Direction Register
                 .equ	DDD0	= 0	; Port D Data Direction Register bit 0
                 .equ	DDD1	= 1	; Port D Data Direction Register bit 1
                 .equ	DDD2	= 2	; Port D Data Direction Register bit 2
                 .equ	DDD3	= 3	; Port D Data Direction Register bit 3
                 .equ	DDD4	= 4	; Port D Data Direction Register bit 4
                 .equ	DDD5	= 5	; Port D Data Direction Register bit 5
                 .equ	DDD6	= 6	; Port D Data Direction Register bit 6
                 .equ	DDD7	= 7	; Port D Data Direction Register bit 7
                 
                 ; PIND - Port D Input Pins
                 .equ	PIND0	= 0	; Port D Input Pins bit 0
                 .equ	PIND1	= 1	; Port D Input Pins bit 1
                 .equ	PIND2	= 2	; Port D Input Pins bit 2
                 .equ	PIND3	= 3	; Port D Input Pins bit 3
                 .equ	PIND4	= 4	; Port D Input Pins bit 4
                 .equ	PIND5	= 5	; Port D Input Pins bit 5
                 .equ	PIND6	= 6	; Port D Input Pins bit 6
                 .equ	PIND7	= 7	; Port D Input Pins bit 7
                 
                 
                 ; ***** TIMER_COUNTER_0 **************
                 ; TIMSK0 - Timer/Counter0 Interrupt Mask Register
                 .equ	TOIE0	= 0	; Timer/Counter0 Overflow Interrupt Enable
                 .equ	OCIE0A	= 1	; Timer/Counter0 Output Compare Match A Interrupt Enable
                 .equ	OCIE0B	= 2	; Timer/Counter0 Output Compare Match B Interrupt Enable
                 
                 ; TIFR0 - Timer/Counter0 Interrupt Flag register
                 .equ	TOV0	= 0	; Timer/Counter0 Overflow Flag
                 .equ	OCF0A	= 1	; Timer/Counter0 Output Compare Flag 0A
                 .equ	OCF0B	= 2	; Timer/Counter0 Output Compare Flag 0B
                 
                 ; TCCR0A - Timer/Counter  Control Register A
                 .equ	WGM00	= 0	; Waveform Generation Mode
                 .equ	WGM01	= 1	; Waveform Generation Mode
                 .equ	COM0B0	= 4	; Compare Output Mode, Fast PWm
                 .equ	COM0B1	= 5	; Compare Output Mode, Fast PWm
                 .equ	COM0A0	= 6	; Compare Output Mode, Phase Correct PWM Mode
                 .equ	COM0A1	= 7	; Compare Output Mode, Phase Correct PWM Mode
                 
                 ; TCCR0B - Timer/Counter Control Register B
                 .equ	CS00	= 0	; Clock Select
                 .equ	CS01	= 1	; Clock Select
                 .equ	CS02	= 2	; Clock Select
                 .equ	WGM02	= 3	; 
                 .equ	FOC0B	= 6	; Force Output Compare B
                 .equ	FOC0A	= 7	; Force Output Compare A
                 
                 ; TCNT0 - Timer/Counter0
                 .equ	TCNT0_0	= 0	; 
                 .equ	TCNT0_1	= 1	; 
                 .equ	TCNT0_2	= 2	; 
                 .equ	TCNT0_3	= 3	; 
                 .equ	TCNT0_4	= 4	; 
                 .equ	TCNT0_5	= 5	; 
                 .equ	TCNT0_6	= 6	; 
                 .equ	TCNT0_7	= 7	; 
                 
                 ; OCR0A - Timer/Counter0 Output Compare Register
                 .equ	OCR0A_0	= 0	; 
                 .equ	OCR0A_1	= 1	; 
                 .equ	OCR0A_2	= 2	; 
                 .equ	OCR0A_3	= 3	; 
                 .equ	OCR0A_4	= 4	; 
                 .equ	OCR0A_5	= 5	; 
                 .equ	OCR0A_6	= 6	; 
                 .equ	OCR0A_7	= 7	; 
                 
                 ; OCR0B - Timer/Counter0 Output Compare Register
                 .equ	OCR0B_0	= 0	; 
                 .equ	OCR0B_1	= 1	; 
                 .equ	OCR0B_2	= 2	; 
                 .equ	OCR0B_3	= 3	; 
                 .equ	OCR0B_4	= 4	; 
                 .equ	OCR0B_5	= 5	; 
                 .equ	OCR0B_6	= 6	; 
                 .equ	OCR0B_7	= 7	; 
                 
                 ; GTCCR - General Timer/Counter Control Register
                 ;.equ	PSRSYNC	= 0	; Prescaler Reset Timer/Counter1 and Timer/Counter0
                 .equ	PSR10	= PSRSYNC	; For compatibility
                 ;.equ	TSM	= 7	; Timer/Counter Synchronization Mode
                 
                 
                 ; ***** EXTERNAL_INTERRUPT ***********
                 ; EICRA - External Interrupt Control Register
                 .equ	ISC00	= 0	; External Interrupt Sense Control 0 Bit 0
                 .equ	ISC01	= 1	; External Interrupt Sense Control 0 Bit 1
                 .equ	ISC10	= 2	; External Interrupt Sense Control 1 Bit 0
                 .equ	ISC11	= 3	; External Interrupt Sense Control 1 Bit 1
                 
                 ; EIMSK - External Interrupt Mask Register
                 .equ	INT0	= 0	; External Interrupt Request 0 Enable
                 .equ	INT1	= 1	; External Interrupt Request 1 Enable
                 
                 ; EIFR - External Interrupt Flag Register
                 .equ	INTF0	= 0	; External Interrupt Flag 0
                 .equ	INTF1	= 1	; External Interrupt Flag 1
                 
                 ; PCICR - Pin Change Interrupt Control Register
                 .equ	PCIE0	= 0	; Pin Change Interrupt Enable 0
                 .equ	PCIE1	= 1	; Pin Change Interrupt Enable 1
                 .equ	PCIE2	= 2	; Pin Change Interrupt Enable 2
                 
                 ; PCMSK2 - Pin Change Mask Register 2
                 .equ	PCINT16	= 0	; Pin Change Enable Mask 16
                 .equ	PCINT17	= 1	; Pin Change Enable Mask 17
                 .equ	PCINT18	= 2	; Pin Change Enable Mask 18
                 .equ	PCINT19	= 3	; Pin Change Enable Mask 19
                 .equ	PCINT20	= 4	; Pin Change Enable Mask 20
                 .equ	PCINT21	= 5	; Pin Change Enable Mask 21
                 .equ	PCINT22	= 6	; Pin Change Enable Mask 22
                 .equ	PCINT23	= 7	; Pin Change Enable Mask 23
                 
                 ; PCMSK1 - Pin Change Mask Register 1
                 .equ	PCINT8	= 0	; Pin Change Enable Mask 8
                 .equ	PCINT9	= 1	; Pin Change Enable Mask 9
                 .equ	PCINT10	= 2	; Pin Change Enable Mask 10
                 .equ	PCINT11	= 3	; Pin Change Enable Mask 11
                 .equ	PCINT12	= 4	; Pin Change Enable Mask 12
                 .equ	PCINT13	= 5	; Pin Change Enable Mask 13
                 .equ	PCINT14	= 6	; Pin Change Enable Mask 14
                 
                 ; PCMSK0 - Pin Change Mask Register 0
                 .equ	PCINT0	= 0	; Pin Change Enable Mask 0
                 .equ	PCINT1	= 1	; Pin Change Enable Mask 1
                 .equ	PCINT2	= 2	; Pin Change Enable Mask 2
                 .equ	PCINT3	= 3	; Pin Change Enable Mask 3
                 .equ	PCINT4	= 4	; Pin Change Enable Mask 4
                 .equ	PCINT5	= 5	; Pin Change Enable Mask 5
                 .equ	PCINT6	= 6	; Pin Change Enable Mask 6
                 .equ	PCINT7	= 7	; Pin Change Enable Mask 7
                 
                 ; PCIFR - Pin Change Interrupt Flag Register
                 .equ	PCIF0	= 0	; Pin Change Interrupt Flag 0
                 .equ	PCIF1	= 1	; Pin Change Interrupt Flag 1
                 .equ	PCIF2	= 2	; Pin Change Interrupt Flag 2
                 
                 
                 ; ***** SPI **************************
                 ; SPDR - SPI Data Register
                 .equ	SPDR0	= 0	; SPI Data Register bit 0
                 .equ	SPDR1	= 1	; SPI Data Register bit 1
                 .equ	SPDR2	= 2	; SPI Data Register bit 2
                 .equ	SPDR3	= 3	; SPI Data Register bit 3
                 .equ	SPDR4	= 4	; SPI Data Register bit 4
                 .equ	SPDR5	= 5	; SPI Data Register bit 5
                 .equ	SPDR6	= 6	; SPI Data Register bit 6
                 .equ	SPDR7	= 7	; SPI Data Register bit 7
                 
                 ; SPSR - SPI Status Register
                 .equ	SPI2X	= 0	; Double SPI Speed Bit
                 .equ	WCOL	= 6	; Write Collision Flag
                 .equ	SPIF	= 7	; SPI Interrupt Flag
                 
                 ; SPCR - SPI Control Register
                 .equ	SPR0	= 0	; SPI Clock Rate Select 0
                 .equ	SPR1	= 1	; SPI Clock Rate Select 1
                 .equ	CPHA	= 2	; Clock Phase
                 .equ	CPOL	= 3	; Clock polarity
                 .equ	MSTR	= 4	; Master/Slave Select
                 .equ	DORD	= 5	; Data Order
                 .equ	SPE	= 6	; SPI Enable
                 .equ	SPIE	= 7	; SPI Interrupt Enable
                 
                 
                 ; ***** CPU **************************
                 ; SREG - Status Register
                 .equ	SREG_C	= 0	; Carry Flag
                 .equ	SREG_Z	= 1	; Zero Flag
                 .equ	SREG_N	= 2	; Negative Flag
                 .equ	SREG_V	= 3	; Two's Complement Overflow Flag
                 .equ	SREG_S	= 4	; Sign Bit
                 .equ	SREG_H	= 5	; Half Carry Flag
                 .equ	SREG_T	= 6	; Bit Copy Storage
                 .equ	SREG_I	= 7	; Global Interrupt Enable
                 
                 ; OSCCAL - Oscillator Calibration Value
                 .equ	CAL0	= 0	; Oscillator Calibration Value Bit0
                 .equ	CAL1	= 1	; Oscillator Calibration Value Bit1
                 .equ	CAL2	= 2	; Oscillator Calibration Value Bit2
                 .equ	CAL3	= 3	; Oscillator Calibration Value Bit3
                 .equ	CAL4	= 4	; Oscillator Calibration Value Bit4
                 .equ	CAL5	= 5	; Oscillator Calibration Value Bit5
                 .equ	CAL6	= 6	; Oscillator Calibration Value Bit6
                 .equ	CAL7	= 7	; Oscillator Calibration Value Bit7
                 
                 ; CLKPR - Clock Prescale Register
                 .equ	CLKPS0	= 0	; Clock Prescaler Select Bit 0
                 .equ	CLKPS1	= 1	; Clock Prescaler Select Bit 1
                 .equ	CLKPS2	= 2	; Clock Prescaler Select Bit 2
                 .equ	CLKPS3	= 3	; Clock Prescaler Select Bit 3
                 .equ	CLKPCE	= 7	; Clock Prescaler Change Enable
                 
                 ; SPMCSR - Store Program Memory Control and Status Register
                 .equ	SELFPRGEN	= 0	; Self Programming Enable
                 .equ	PGERS	= 1	; Page Erase
                 .equ	PGWRT	= 2	; Page Write
                 .equ	BLBSET	= 3	; Boot Lock Bit Set
                 .equ	RWWSRE	= 4	; Read-While-Write section read enable
                 .equ	RWWSB	= 6	; Read-While-Write Section Busy
                 .equ	SPMIE	= 7	; SPM Interrupt Enable
                 
                 ; MCUCR - MCU Control Register
                 .equ	IVCE	= 0	; 
                 .equ	IVSEL	= 1	; 
                 .equ	PUD	= 4	; 
                 
                 ; MCUSR - MCU Status Register
                 .equ	PORF	= 0	; Power-on reset flag
                 .equ	EXTRF	= 1	; External Reset Flag
                 .equ	EXTREF	= EXTRF	; For compatibility
                 .equ	BORF	= 2	; Brown-out Reset Flag
                 .equ	WDRF	= 3	; Watchdog Reset Flag
                 
                 ; SMCR - 
                 .equ	SE	= 0	; 
                 .equ	SM0	= 1	; 
                 .equ	SM1	= 2	; 
                 .equ	SM2	= 3	; 
                 
                 ; GPIOR2 - General Purpose I/O Register 2
                 .equ	GPIOR20	= 0	; 
                 .equ	GPIOR21	= 1	; 
                 .equ	GPIOR22	= 2	; 
                 .equ	GPIOR23	= 3	; 
                 .equ	GPIOR24	= 4	; 
                 .equ	GPIOR25	= 5	; 
                 .equ	GPIOR26	= 6	; 
                 .equ	GPIOR27	= 7	; 
                 
                 ; GPIOR1 - General Purpose I/O Register 1
                 .equ	GPIOR10	= 0	; 
                 .equ	GPIOR11	= 1	; 
                 .equ	GPIOR12	= 2	; 
                 .equ	GPIOR13	= 3	; 
                 .equ	GPIOR14	= 4	; 
                 .equ	GPIOR15	= 5	; 
                 .equ	GPIOR16	= 6	; 
                 .equ	GPIOR17	= 7	; 
                 
                 ; GPIOR0 - General Purpose I/O Register 0
                 .equ	GPIOR00	= 0	; 
                 .equ	GPIOR01	= 1	; 
                 .equ	GPIOR02	= 2	; 
                 .equ	GPIOR03	= 3	; 
                 .equ	GPIOR04	= 4	; 
                 .equ	GPIOR05	= 5	; 
                 .equ	GPIOR06	= 6	; 
                 .equ	GPIOR07	= 7	; 
                 
                 ; PRR - Power Reduction Register
                 .equ	PRADC	= 0	; Power Reduction ADC
                 .equ	PRUSART0	= 1	; Power Reduction USART
                 .equ	PRSPI	= 2	; Power Reduction Serial Peripheral Interface
                 .equ	PRTIM1	= 3	; Power Reduction Timer/Counter1
                 .equ	PRTIM0	= 5	; Power Reduction Timer/Counter0
                 .equ	PRTIM2	= 6	; Power Reduction Timer/Counter2
                 .equ	PRTWI	= 7	; Power Reduction TWI
                 
                 
                 ; ***** WATCHDOG *********************
                 ; WDTCSR - Watchdog Timer Control Register
                 .equ	WDP0	= 0	; Watch Dog Timer Prescaler bit 0
                 .equ	WDP1	= 1	; Watch Dog Timer Prescaler bit 1
                 .equ	WDP2	= 2	; Watch Dog Timer Prescaler bit 2
                 .equ	WDE	= 3	; Watch Dog Enable
                 .equ	WDCE	= 4	; Watchdog Change Enable
                 .equ	WDP3	= 5	; Watchdog Timer Prescaler Bit 3
                 .equ	WDIE	= 6	; Watchdog Timeout Interrupt Enable
                 .equ	WDIF	= 7	; Watchdog Timeout Interrupt Flag
                 
                 
                 ; ***** EEPROM ***********************
                 ; EEARL - EEPROM Address Register Low Byte
                 .equ	EEAR0	= 0	; EEPROM Read/Write Access Bit 0
                 .equ	EEAR1	= 1	; EEPROM Read/Write Access Bit 1
                 .equ	EEAR2	= 2	; EEPROM Read/Write Access Bit 2
                 .equ	EEAR3	= 3	; EEPROM Read/Write Access Bit 3
                 .equ	EEAR4	= 4	; EEPROM Read/Write Access Bit 4
                 .equ	EEAR5	= 5	; EEPROM Read/Write Access Bit 5
                 .equ	EEAR6	= 6	; EEPROM Read/Write Access Bit 6
                 .equ	EEAR7	= 7	; EEPROM Read/Write Access Bit 7
                 
                 ; EEARH - EEPROM Address Register High Byte
                 .equ	EEAR8	= 0	; EEPROM Read/Write Access Bit 0
                 
                 ; EEDR - EEPROM Data Register
                 .equ	EEDR0	= 0	; EEPROM Data Register bit 0
                 .equ	EEDR1	= 1	; EEPROM Data Register bit 1
                 .equ	EEDR2	= 2	; EEPROM Data Register bit 2
                 .equ	EEDR3	= 3	; EEPROM Data Register bit 3
                 .equ	EEDR4	= 4	; EEPROM Data Register bit 4
                 .equ	EEDR5	= 5	; EEPROM Data Register bit 5
                 .equ	EEDR6	= 6	; EEPROM Data Register bit 6
                 .equ	EEDR7	= 7	; EEPROM Data Register bit 7
                 
                 ; EECR - EEPROM Control Register
                 .equ	EERE	= 0	; EEPROM Read Enable
                 .equ	EEPE	= 1	; EEPROM Write Enable
                 .equ	EEMPE	= 2	; EEPROM Master Write Enable
                 .equ	EERIE	= 3	; EEPROM Ready Interrupt Enable
                 .equ	EEPM0	= 4	; EEPROM Programming Mode Bit 0
                 .equ	EEPM1	= 5	; EEPROM Programming Mode Bit 1
                 
                 
                 
                 ; ***** LOCKSBITS ********************************************************
                 .equ	LB1	= 0	; Lock bit
                 .equ	LB2	= 1	; Lock bit
                 .equ	BLB01	= 2	; Boot Lock bit
                 .equ	BLB02	= 3	; Boot Lock bit
                 .equ	BLB11	= 4	; Boot lock bit
                 .equ	BLB12	= 5	; Boot lock bit
                 
                 
                 ; ***** FUSES ************************************************************
                 ; LOW fuse bits
                 .equ	CKSEL0	= 0	; Select Clock Source
                 .equ	CKSEL1	= 1	; Select Clock Source
                 .equ	CKSEL2	= 2	; Select Clock Source
                 .equ	CKSEL3	= 3	; Select Clock Source
                 .equ	SUT0	= 4	; Select start-up time
                 .equ	SUT1	= 5	; Select start-up time
                 .equ	CKOUT	= 6	; Clock output
                 .equ	CKDIV8	= 7	; Divide clock by 8
                 
                 ; HIGH fuse bits
                 .equ	BODLEVEL0	= 0	; Brown-out Detector trigger level
                 .equ	BODLEVEL1	= 1	; Brown-out Detector trigger level
                 .equ	BODLEVEL2	= 2	; Brown-out Detector trigger level
                 .equ	EESAVE	= 3	; EEPROM memory is preserved through chip erase
                 .equ	WDTON	= 4	; Watchdog Timer Always On
                 .equ	SPIEN	= 5	; Enable Serial programming and Data Downloading
                 .equ	DWEN	= 6	; debugWIRE Enable
                 .equ	RSTDISBL	= 7	; External reset disable
                 
                 ; EXTENDED fuse bits
                 .equ	BOOTRST	= 0	; Select reset vector
                 .equ	BOOTSZ0	= 1	; Select boot size
                 .equ	BOOTSZ1	= 2	; Select boot size
                 
                 
                 
                 ; ***** CPU REGISTER DEFINITIONS *****************************************
                 .def	XH	= r27
                 .def	XL	= r26
                 .def	YH	= r29
                 .def	YL	= r28
                 .def	ZH	= r31
                 .def	ZL	= r30
                 
                 
                 
                 ; ***** DATA MEMORY DECLARATIONS *****************************************
                 .equ	FLASHEND	= 0x0fff	; Note: Word address
                 .equ	IOEND	= 0x00ff
                 .equ	SRAM_START	= 0x0100
                 .equ	SRAM_SIZE	= 1024
                 .equ	RAMEND	= 0x04ff
                 .equ	XRAMEND	= 0x0000
                 .equ	E2END	= 0x01ff
                 .equ	EEPROMEND	= 0x01ff
                 .equ	EEADRBITS	= 9
                 #pragma AVRPART MEMORY PROG_FLASH 8192
                 #pragma AVRPART MEMORY EEPROM 512
                 #pragma AVRPART MEMORY INT_SRAM SIZE 1024
                 #pragma AVRPART MEMORY INT_SRAM START_ADDR 0x100
                 
                 
                 
                 ; ***** BOOTLOADER DECLARATIONS ******************************************
                 .equ	NRWW_START_ADDR	= 0xc00
                 .equ	NRWW_STOP_ADDR	= 0xfff
                 .equ	RWW_START_ADDR	= 0x0
                 .equ	RWW_STOP_ADDR	= 0xbff
                 .equ	PAGESIZE	= 32
                 .equ	FIRSTBOOTSTART	= 0xf80
                 .equ	SECONDBOOTSTART	= 0xf00
                 .equ	THIRDBOOTSTART	= 0xe00
                 .equ	FOURTHBOOTSTART	= 0xc00
                 .equ	SMALLBOOTSTART	= FIRSTBOOTSTART
                 .equ	LARGEBOOTSTART	= FOURTHBOOTSTART
                 
                 
                 
                 ; ***** INTERRUPT VECTORS ************************************************
                 .equ	INT0addr	= 0x0001	; External Interrupt Request 0
                 .equ	INT1addr	= 0x0002	; External Interrupt Request 1
                 .equ	PCI0addr	= 0x0003	; Pin Change Interrupt Request 0
                 .equ	PCI1addr	= 0x0004	; Pin Change Interrupt Request 0
                 .equ	PCI2addr	= 0x0005	; Pin Change Interrupt Request 1
                 .equ	WDTaddr	= 0x0006	; Watchdog Time-out Interrupt
                 .equ	OC2Aaddr	= 0x0007	; Timer/Counter2 Compare Match A
                 .equ	OC2Baddr	= 0x0008	; Timer/Counter2 Compare Match A
                 .equ	OVF2addr	= 0x0009	; Timer/Counter2 Overflow
                 .equ	ICP1addr	= 0x000a	; Timer/Counter1 Capture Event
                 .equ	OC1Aaddr	= 0x000b	; Timer/Counter1 Compare Match A
                 .equ	OC1Baddr	= 0x000c	; Timer/Counter1 Compare Match B
                 .equ	OVF1addr	= 0x000d	; Timer/Counter1 Overflow
                 .equ	OC0Aaddr	= 0x000e	; TimerCounter0 Compare Match A
                 .equ	OC0Baddr	= 0x000f	; TimerCounter0 Compare Match B
                 .equ	OVF0addr	= 0x0010	; Timer/Couner0 Overflow
                 .equ	SPIaddr	= 0x0011	; SPI Serial Transfer Complete
                 .equ	URXCaddr	= 0x0012	; USART Rx Complete
                 .equ	UDREaddr	= 0x0013	; USART, Data Register Empty
                 .equ	UTXCaddr	= 0x0014	; USART Tx Complete
                 .equ	ADCCaddr	= 0x0015	; ADC Conversion Complete
                 .equ	ERDYaddr	= 0x0016	; EEPROM Ready
                 .equ	ACIaddr	= 0x0017	; Analog Comparator
                 .equ	TWIaddr	= 0x0018	; Two-wire Serial Interface
                 .equ	SPMRaddr	= 0x0019	; Store Program Memory Read
                 
                 .equ	INT_VECTORS_SIZE	= 26	; size in words
                 
                 #endif  /* _M88DEF_INC_ */
                 
                 ; ***** END OF FILE ******************************************************
                 
                  * Solar_Tracker.asm
                  *
                  *  Created: 08/06/2016 07:45:11 p.m.
                  *   Author: Agustn Picard, Joaquin Ulloa, Mauro Giordano
                  */ 
                 
                 .include "m88def.inc"   	;Incluye los nombres de los registros del micro
                 
                 ;***** Created: 2011-02-09 12:03 ******* Source: ATmega88.xml ************
                 ;*************************************************************************
                 ;* A P P L I C A T I O N   N O T E   F O R   T H E   A V R   F A M I L Y
                 ;* 
                 ;* Number            : AVR000
                 ;* File Name         : "m88def.inc"
                 ;* Title             : Register/Bit Definitions for the ATmega88
                 ;* Date              : 2011-02-09
                 ;* Version           : 2.35
                 ;* Support E-mail    : avr@atmel.com
                 ;* Target MCU        : ATmega88
                 ;* 
                 ;* DESCRIPTION
                 ;* When including this file in the assembly program file, all I/O register 
                 ;* names and I/O register bit names appearing in the data book can be used.
                 ;* In addition, the six registers forming the three data pointers X, Y and 
                 ;* Z have been assigned names XL - ZH. Highest RAM address for Internal 
                 ;* SRAM is also defined 
                 ;* 
                 ;* The Register names are represented by their hexadecimal address.
                 ;* 
                 ;* The Register Bit names are represented by their bit number (0-7).
                 ;* 
                 ;* Please observe the difference in using the bit names with instructions
                 ;* such as "sbr"/"cbr" (set/clear bit in register) and "sbrs"/"sbrc"
                 ;* (skip if bit in register set/cleared). The following example illustrates
                 ;* this:
                 ;* 
                 ;* in    r16,PORTB             ;read PORTB latch
                 ;* sbr   r16,(1<<PB6)+(1<<PB5) ;set PB6 and PB5 (use masks, not bit#)
                 ;* out   PORTB,r16             ;output to PORTB
                 ;* 
                 ;* in    r16,TIFR              ;read the Timer Interrupt Flag Register
                 ;* sbrc  r16,TOV0              ;test the overflow flag (use bit#)
                 ;* rjmp  TOV0_is_set           ;jump if set
                 ;* ...                         ;otherwise do something else
                 ;*************************************************************************
                 
                 #ifndef _M88DEF_INC_
                 #endif  /* _M88DEF_INC_ */
                 
                 ; ***** END OF FILE ******************************************************
                 .include "Solar_Tracker.inc"
                 
                 
                 	 Me parece mas comodo e intuitivo
                 	poner los registros y definiciones
                 		en un header general
                 
                 ******************************************/
                 .DSEG
                 .ORG SRAM_START
                 
                 ;--------------------HEADER DE LA LUZ-----------------------------------------------
                 .EQU	LIGHT_PIN					=	PB0
                 ;-----------------------------------------------------------------------------------
                 
                 
                 ;--------------------HEADER DEL ADC-------------------------------------------------
                 .DEF	ADC_DATA_L					=	R19
                 .DEF	ADC_DATA_H					=	R20
                 
                 .EQU	ADC_BATTERY					=	6		;LA BATERIA ESTA EN EL PIN 19 [ADC6]
                 .EQU	ADC_SOLAR_PANEL				=	7		;EL PANEL ESTA EN EL PIN 22 [ADC7]
                 ;-----------------------------------------------------------------------------------
                 
                 
                 ;--------------------HEADER DEL PUERTO SERIE----------------------------------------
                 .EQU	BAUD_RATE					=	103	; 12	76.8 kbps e=0.2%	@8MHz y U2X=1
                 											; 25	38.4 kbps e=0.2%	@8MHz y U2X=1
                 											; 51	19.2 kbps e=0.2% 	@8MHz y U2X=1
                 											; 103	9600 bps  e=0.2% 	@8MHz y U2X=1
                 
                 .EQU	BUF_SIZE					=	 64	;tamao en bytes del buffer de transmisin
                 
                 ;SERIE DE COMANDOS DE RECEPCION POR BT
                 .EQU	BT_COMMAND_PROJECT_NAME		=	'1'
                 .EQU	BT_COMMAND_V_BAT			=	'2'
                 .EQU	BT_COMMAND_V_PANEL			=	'3'
                 .EQU	BT_COMMAND_LIGHT_TURN_ON	=	'4'
                 .EQU	BT_COMMAND_LIGHT_TURN_OFF	=	'5'
                 .EQU	BT_COMMAND_DISCONNECT		=	'6'
                 
000100           TX_BUF:	.BYTE	BUF_SIZE	; buffer de transmisin
                 
                 .DEF	PTR_TX_L					=	R8		;puntero al buffer de datos a transmitir
                 .DEF	PTR_TX_H					=	R9
                 .DEF	BYTES_A_TX					=	R10 	;nro. de bytes a transmitir desde el buffer
                 ;-----------------------------------------------------------------------------------
                 
                 ;--------------------------------HEADER DE LA BATERIA-------------------------------
                 .EQU	PIN_BATTERY_LED_OK			=	PD4
                 .EQU	PIN_BATTERY_LED_LOW			=	PD7
                 
                 .EQU	MIN_BATTERY_VALUE			=	10		;{0,255} RESULTADO DEL ADC QUE HACE IR A BAJO CONSUMO EL EQUIPO POR NO TENER SUFICIENTE TENSION
                 ;-----------------------------------------------------------------------------------
                 
                 ;-------------------------------HEADER DEL PANEL SOLAR------------------------------
                 .EQU	PIN_SOLAR_PANEL_LED_OK		=	PC0
                 .EQU	PIN_SOLAR_PANEL_LED_LOW		=	PC1
                 
                 .EQU	MIN_SOLAR_PANEL_VALUE		=	10		;{0,255} RESULTADO DEL ADC QUE DECIDE SI ES DE DIA O NOCHE. 
                 ;-----------------------------------------------------------------------------------
                 
                 ;--------------------REGISTROS DE USO GENERAL SIN IMPORTAR QUE TENGA----------------
                 .DEF	AUX							=	R16
                 .DEF	AUX1						=	R17
                 .DEF	AUX2						=	R18
                 ;-----------------------------------------------------------------------------------
                 
                 ;------------------------------HEADER DE LDRS---------------------------------------
                 .EQU CANT_SAMPLES = 8 ;TIENE QUE SER MULTIPLO DE 2
                 
000140           LDR_NO_BUFFER:						.BYTE CANT_SAMPLES
000148           LDR_NE_BUFFER:						.BYTE CANT_SAMPLES
000150           LDR_SE_BUFFER:						.BYTE CANT_SAMPLES
000158           LDR_SO_BUFFER:						.BYTE CANT_SAMPLES
000160           LDR_NO_MEAN:						.BYTE 1
000161           LDR_NE_MEAN:						.BYTE 1
000162           LDR_SE_MEAN:						.BYTE 1
000163           LDR_SO_MEAN:						.BYTE 1
000164           COUNTER:							.BYTE 2
000166           BT_FLAG:							.BYTE 1			;[FLAG=0xFF]: ESTA CONECTADO A BT. [FLAG=0x00]: NO ESTA CONECTADO A BT.
                 
                 ;LAS CONSTANTES SON PARA EL MUX EN EL ADC
                 .EQU LDR_NO							=	2	;ADC2
                 .EQU LDR_NE							=	3	;ADC3
                 .EQU LDR_SE							=	4	;ADC4
                 .EQU LDR_SO							=	5	;ADC5
                 
                 .DEF LDR_NO_LOW						=	R11
                 .DEF LDR_NO_HIGH					=	R12
                 .DEF LDR_SO_LOW						=	R2
                 .DEF LDR_SO_HIGH					=	R3
                 .DEF LDR_SE_LOW						=	R4
                 .DEF LDR_SE_HIGH					=	R5
                 .DEF LDR_NE_LOW						=	R6
                 .DEF LDR_NE_HIGH					=	R7
                 
                 ;-----------------------------------------------------------------------------------
                 
                 ;------------------------------HEADER DEL PWM---------------------------------------
                 .DEF PWM_DATA					 	=	R21
                 
                 .EQU MOTOR_AZIMUT					=	OCR0A
                 .EQU MOTOR_ELEVATION				=	OCR0B
                 .EQU LIGHT							=	OCR2B
                 
                 .include "MESSAGES.inc"
                 
                 ;MENSAJES EN ROM
000167 53
000168 4f
000169 4c
00016a 41
00016b 52
00016c 20
00016d 54
00016e 52
00016f 41
000170 43
000171 4b
000172 45
000173 52
000174 0d
000175 0a
000176 00        MSJ_PROJECT_NAME:	.DB	"SOLAR TRACKER",'\r','\n',0
000177 4c
000178 41
000179 20
00017a 54
00017b 45
00017c 4e
00017d 53
00017e 49
00017f 4f
000180 4e
000181 20
000182 44
000183 45
000184 20
000185 4c
000186 41
000187 20
000188 42
000189 41
00018a 54
00018b 45
00018c 52
00018d 49
00018e 41
00018f 20
000190 45
000191 53
000192 3a
000193 20
000194 0d
000195 00        MSJ_V_BAT:			.DB	"LA TENSION DE LA BATERIA ES: ",'\r',0
000196 4c
000197 41
000198 20
000199 54
00019a 45
00019b 4e
00019c 53
00019d 49
00019e 4f
00019f 4e
0001a0 20
0001a1 44
0001a2 45
0001a3 4c
0001a4 20
0001a5 50
0001a6 41
0001a7 4e
0001a8 45
0001a9 4c
0001aa 20
0001ab 45
0001ac 53
0001ad 3a
0001ae 20
0001af 0d        .include "avr_macros.inc"	;Incluye los macros
0001b0 00        
                 ; coleccin de macros para microcontroladores AVR
                 ;------------------------------------------------------------------
                 ; Sintaxis:
                 ; 	.macro NOMBRE_MACRO
                 ; 		; cuerpo de la macro
                 ;		; los parmetros de la macro se referencian como
                 ;		; @0 (1er parmetro), @1 (2do parmetro), etc.
                 ; 	.endm
                 ;------------------------------------------------------------------
                 
                 ;------------------------------------------------------------------
                 ; input: resuelve si usa "in"/"lds" segn la direccin del registro
                 ;        de E/S que se lee.
                 ;------------------------------------------------------------------
                 .macro	input ; @0= destino {r0, ... , r31}
                               ; @1= fuente I/0 ($0000-$FFFF)
                 .if	@1<0x40
                 	in	@0,@1	; si dir del reg de E/S <0x40 uso "in"
                 .else
                 	lds	@0,@1	; sino uso "lds"
                 .endif
                 .endm
                 
                 ;------------------------------------------------------------------
                 ; output: resuelve si usa "out"/"sts" segn la direccin del registro
                 ;         de E/S que se escribe.
                 ;------------------------------------------------------------------
                 .macro	output		; @0= destino I/O ($0000-$FFFF)
                 			; @1= fuente, cte o r0..r31
                 .if	@0<0x40
                 		out	@0,@1	; si dir del reg de E/S <0x40 uso "out"
                 .else
                 		sts	@0,@1	; sino uso "sts"
                 .endif
                 .endm
                 
                 .macro	ldiw		; carga puntero
                 		ldi	@0L, LOW(@1)
                 		ldi	@0H, HIGH(@1)
                 .endm
                 
                 .macro	movi	; carga registro con constante
                 		ldi	AUX,@1
                 		mov	@0,AUX
                 .endm
                 
                 .macro	outi
                 		ldi		AUX,@1
                 		output	@0,AUX  ;FIGURABA R16!!!!! OJO!
                 .endm
                 
                 
                 .macro	pushw	;@0		; Pone el puntero @0 de 16 bits en la pila
                 		push	@0L
                 		push	@0H
                 .endm
                 
                 
                 .macro	popw	;@0		; Saca el puntero @0 de 16 bits de la pila
                 		pop		@0H
                 		pop		@0L
                 .endm
                 
                 
                 .macro	pushi	;@0			; Pone en pila un registro de I/O
                 			in		AUX,@0	; usa la variable auxiliar t0
                 			push	AUX
                 .endm
                 
                 
                 .macro	popi	;@0			; Saca de pila un registro de I/O
                 			pop		AUX		; usa la variable auxiliar t0
                 			out		@0,AUX
                 .endm
                 
                 .macro	sti		;@0,@1	; Guarda una constante de modo indirecto
                 		ldi		AUX,@1	; Usa: variable auxiliar "t0" y un puntero
                 		st		@0,AUX	; [3 ciclos, 2 words] @0={X, Y, Z}
                 .endm
                 
                 .macro	stsi	;@0,@1	; Guarda una constante en SRAM
                 		ldi		AUX,@1	; Usa: variable auxiliar "t0".
                 		sts		@0,AUX	; [3 ciclos, 2 words] @0={any SRAM ADDRESS}
                 .endm
                 
                 ;---------------------MACROS PROPIAS-----------------------------------------------
                 .macro SLDR
                 ;STORE_LDR
                 ;PROTOTYPE: SLDR LDR_XX_LOW,LDR_XX_HIGH,ADC_DATA_H
                 ;RECIBE: ADC_DATA_H EL VALOR DEL LDR
                 ;DEVUELVE: -
                 	MOV	ZL,@0
                 	MOV	ZH,@1	
                 	ST	Z+,@2
                 	MOV	@0,ZL
                 	MOV	@1,ZH
                 .endm
                 
                 .macro LLDR
                 ;LOAD_LDR_TO_POINTER
                 ;PROTOTYPE: LLDR Z,LDR_XX_LOW,LDR_XX_HIGH
                 	LDI @0L,@1
                 	LDI @0H,@2
                 .endm
                 
                 .macro	VECTMEAN	;@0,@1,@2	;Calcula la media de un vector @0 de longitud @1 y guarda la media en @2
                 		push		@1
                 		ld 		AUX,@0+
                 		clr		@2
                 loop_mean:
                 		ld		AUX1,@0+
                 		add		AUX,AUX1
                 		clr		AUX2
                 		adc		@2,AUX2
                 		dec		@1
                 		brne		loop_mean
                 		ldi		AUX2,3
                 division:
                 		lsl		AUX
                 		rol		@2
                 		dec		AUX2
                 		brne		division
                 		pop		@1
                 .endm
                 
                 
                 .macro SPWM 
                 ;PROTOTYPE SET_PWM: SPWM OCRnx,PWM_DATA
                 ;RECIBE: OCRnx,PWM_DATA
                 ;DEVUELVE: .
                 	OUTPUT @0,@1
                 .endm
                 
                 .macro RPWM 
                 ;PROTOTYPE RESET_PWM: RPWM OCRnx
                 ;RECIBE: OCRnx
                 ;DEVUELVE: -
                 	CLR AUX
                 	OUTPUT @0,AUX
                 .endm
                 .listmac					;Permite que se expandan las macros en el listado
                 
                 .CSEG
                 .ORG 0x0000
000000 c019      RJMP SETUP	
                 
                 .ORG	URXCaddr		; USART, Rx Complete
000012 c09d      RJMP	ISR_RX_USART_COMPLETA
                 	
                 .ORG	UDREaddr		; USART Data Register Empty
000013 c0c4      RJMP	ISR_REG_USART_VACIO
                 
                 .ORG	OVF1addr
00000d c034      RJMP	ISR_TIMER_1_OV
                 
                 ;-------------------------------SETUP--------------------------------------------
                 .ORG	INT_VECTORS_SIZE
                 SETUP:
00001a d022      	RCALL STACK_INIT
00001b d027      	RCALL ADC_INIT			;TIENE QUE ESTAR EN "ADC.inc"
00001c d04a      	RCALL PWM_INIT			;TIENE QUE ESTAR EN "PWM.inc"
00001d d06e      	RCALL SERIAL_PORT_INIT	;TIENE QUE ESTAR EN "SERIAL_PORT.inc"
00001e d17b      	RCALL LDRS_INIT
00001f d112      	RCALL LIGHT_TURN_OFF	;TIENE QUE ESTAR EN "LIGHT.inc"
000020 d22e      	RCALL MOTORS_INIT
000021 d0b2      	RCALL BT_DISCONNECT		;[FLAG=0xFF]: ESTA CONECTADO A BT. [FLAG=0x00]: NO ESTA CONECTADO A BT.
000022 9478      	SEI
000023 c000      	RJMP MAIN
                 ;--------------------------------------------------------------------------------
                 
                 
                 ;-------------------------------PROGRAMA_PRINCIPAL-------------------------------
                 MAIN:	
                 	;MEDIR BATERIA 
000024 d118      		RCALL	READ_V_BATTERY					;MIDO LA BATERIA
000025 d11b      		RCALL	CHECK_IF_BATTERY_MINIMUM		;[CARRY=1]: BATTERY LOW. [CARRY=0]: BATTERY OK
000026 f448      		BRCC	SLEEP_MODE
000027 d124      		RCALL	INDICATE_BATTERY_OK
                 	;DIA O NOCHE?
000028 d129      		RCALL	READ_V_SOLAR_PANEL				;PARA VER SI ES DE DIA O NOCHE, MIDO LA TENSION DEL PANEL SOLAR.
000029 d12c      		RCALL	CHECK_IF_SOLAR_PANEL_MINIMUM	;[CARRY=1]: ES DE DIA. [CARRY=0]: ES DE NOCHE.
00002a f478      		BRCC	AT_NIGHT						;Me aseguro que esta funcion no modifique SREG 
                 ;SI ESTOY ACA YA TENGO BATERIA SUFICIENTE, ES DE DIA.
00002b d106      		RCALL	LIGHT_TURN_OFF
00002c d12e      		RCALL	INDICATE_SOLAR_PANEL_OK
                 ;PRENDER EL TIMER, LA INTERRUPCION DEL ADC MANDAR A SLEEP
00002d d19f      		RCALL	READ_LDRS						;LEE LOS LDR'S Y LOS MANDA A RAM.
00002e f408      		BRCC	SLEEP_MODE						;[CARRY=1]: HIZO PROMEDIO, NO SE VA A SLEEP. [CARRY=0]: NO HIZO PROMEDIO, SE VA A SLEEP.
00002f d139      		RCALL	ORIENTATE_SOLAR_PANEL			;HAY QUE RESOLVER ESTO TODAVIA.
                 ;HACE UN LOOP CON LOS VALORES MEDIDOS Y MOVER A OJO.		
                 SLEEP_MODE:
                 ;HAY QUE HACER COSAS ANTES DE IR A SLEEP, COMO APAGAR EL ADC Y NO SE QUE MAS [COMO EL PWM DE LOS MOTORES]
                 ;SALIR DE SLEEP: EN UN TIEMPO t [TIEMPO ENTRE MEDICION Y MEDICION].
                +
                +
                +.if SMCR < 0x40
000030 b703     +in AUX , SMCR
                +.else 
                +lds AUX , SMCR
                 		INPUT AUX,SMCR
000031 7f07      		ANDI AUX,(~(1<<SM2)|(1<<SM1)|(1<<SM0)|(1<<SE))
000032 6001      		ORI AUX,((0<<SM2)|(0<<SM1)|(0<<SM0)|(1<<SE))	;SETEO EL MODO IDLE.
                +
                +
                +.if SMCR < 0x40
000033 bf03     +out SMCR , AUX
                +.else 
                +sts SMCR , AUX
                 		OUTPUT SMCR,AUX
000034 9588      		SLEEP
000035 0000      		NOP
000036 0000      		NOP
000037 7f0e      		ANDI AUX,(~(1<<SE))								;CUANDO SALGO DE SLEEP, PONGO SE=0.
                +
                +
                +.if SMCR < 0x40
000038 bf03     +out SMCR , AUX
                +.else 
                +sts SMCR , AUX
                 		OUTPUT SMCR,AUX
000039 cfea      RJMP MAIN
                 ;-----------------------------------------------------------------------------------
                 
                 ;------------------------------MAIN_FUNCTIONS---------------------------------------
                 AT_NIGHT:
00003a d0ec      		RCALL LIGHT_TURN_ON
00003b d127      		RCALL INDICATE_SOLAR_PANEL_LOW
00003c cff3      		RJMP SLEEP_MODE
                 
                 STACK_INIT:
00003d ef0f      	LDI AUX,LOW(RAMEND)
00003e bf0d      	OUT SPL,AUX
00003f e004      	LDI	AUX,HIGH(RAMEND)
000040 bf0e      	OUT SPH,AUX
000041 9508      RET
                 
                 ISR_TIMER_1_OV:
000042 9518      RETI
                 
                 .include "ADC.inc"
                 
                  * PRUEBA_ADC.asm
                  *
                  *  Created: 25/05/2016 04:10:33 a.m.
                  *   Author: MAU
                  *
                  *	ESTE PROGRAMA RECIBE POR ADC0 UN LDR Y MANDA POR LOS 4 LEDS
                  *	DE LA PLACA DEL CdR EL DATO.
                  *
                  */ 
                 
                 ; codigo
                 ;-------------------------------------------------------------------------
                 .CSEG
                 
                 /*ISR_ADC_CONVERSION_COMPLETE:
                 		
                 		INPUT AUX,ADCSRA
                 		SBR AUX,ADIF
                 		OUTPUT ADCSRA,AUX
                 
                 		LDI AUX,PD7
                 		OUTPUT PORTD,AUX
                 	RETI
                 */
                 ;-------------------------------------------------------------------------
                 ;					CONVERSOR ANALOGICO-DIGITAL
                 ;-------------------------------------------------------------------------
                 
                 ADC_INIT:
                 ;ADMUX = REFS1 REFS0 ADLAR  MUX3 MUX2 MUX1 MUX0
                 ;INTERNAL VREF=VCC Y EL DATO AJUSTADO A IZQUIERDA! [ADCH:ADCL]. SE SELECCIONA POR DEFECTO EL CANAL ADC1 [LDR DE LA PLACA DE CdR MODIF]
000043 e631      	LDI ADC_DATA_L,((0<<REFS1)|(1<<REFS0)|(1<<ADLAR)|(0<<MUX3)|(0<<MUX2)|(0<<MUX1)|(1<<MUX0))
                +
                +
                +.if ADMUX < 0x40
                +out ADMUX , ADC_DATA_L
000044 9330 007c+.else 
                +sts ADMUX , ADC_DATA_L
                 	OUTPUT ADMUX,ADC_DATA_L
                 ;ADCSRA = ADEN ADSC ADATE ADIF ADIE ADPS2 ADPS1 ADPS0		
                 ;SE HABILITA EL ADC, AUTO TRIGGER OFF, FLAG INTERRUPCION EN CERO, PRESCALER DIV POR 64 [trabaja en aprox 100Khz]
000046 e836      	LDI ADC_DATA_L,((1<<ADEN)|(0<<ADSC)|(0<<ADATE)|(0<<ADIF)|(0<<ADIE)|(1<<ADPS2)|(1<<ADPS1)|(0<<ADPS0))
                +
                +
                +.if ADCSRA < 0x40
                +out ADCSRA , ADC_DATA_L
000047 9330 007a+.else 
                +sts ADCSRA , ADC_DATA_L
                 	OUTPUT ADCSRA,ADC_DATA_L
                 
                 ;SETEAR ESTE REGISTRO PARA EL MODO DE AUTO TRIGGER
                 ;	LDI AUX,(0<<ADTS2)|(0<<ADTS1)|(0<<ADTS0)
                 ;	OUTPUT ADCSRB,AUX
                 
                 ;SE DESHABILITA LA PARTE DIGITAL INTERNA DEL PIN A UTILIZAR
                 ;HABILITO SOLO LOS LDRS
000049 e33c      	LDI ADC_DATA_L,((0<<ADC0D)|(0<<ADC1D)|(1<<ADC2D)|(1<<ADC3D)|(1<<ADC4D)|(1<<ADC5D))
                +
                +
                +.if DIDR0 < 0x40
                +out DIDR0 , ADC_DATA_L
00004a 9330 007e+.else 
                +sts DIDR0 , ADC_DATA_L
                 	OUTPUT DIDR0,ADC_DATA_L
00004c 9508      RET
                 ;-------------------------------------------------------------------------
                 
                 ADC_SIMPLE_CONVERSION:
                 ;RECIBE: -
                 ;DEVUELVE: RESULTADO DE LA CONVERSION EN ADC_DATA_H:ADC_DATA_L
                 
                +
                +
                +.if ADCSRA < 0x40
                +in ADC_DATA_L , ADCSRA
00004d 9130 007a+.else 
                +lds ADC_DATA_L , ADCSRA
                 	INPUT ADC_DATA_L,ADCSRA
00004f 6c30      	ORI ADC_DATA_L,((1<<ADEN)|(1<<ADSC))
                +
                +
                +.if ADCSRA < 0x40
                +out ADCSRA , ADC_DATA_L
000050 9330 007a+.else 
                +sts ADCSRA , ADC_DATA_L
                 	OUTPUT ADCSRA,ADC_DATA_L
                +
                +
                +.if ADCSRA < 0x40
                +in ADC_DATA_L , ADCSRA
000052 9130 007a+.else 
                +lds ADC_DATA_L , ADCSRA
                 L2:	INPUT ADC_DATA_L,ADCSRA
000054 fd36      	SBRC ADC_DATA_L,ADSC
000055 cffc      	RJMP L2
000056 773f      	ANDI ADC_DATA_L,(~(1<<ADEN))
                +
                +
                +.if ADCSRA < 0x40
                +out ADCSRA , ADC_DATA_L
000057 9330 007a+.else 
                +sts ADCSRA , ADC_DATA_L
                 	OUTPUT ADCSRA,ADC_DATA_L
                 
                +
                +
                +.if ADCL < 0x40
                +in ADC_DATA_L , ADCL
000059 9130 0078+.else 
                +lds ADC_DATA_L , ADCL
                 	INPUT ADC_DATA_L,ADCL
                +
                +
                +.if ADCH < 0x40
                +in ADC_DATA_H , ADCH
00005b 9140 0079+.else 
                +lds ADC_DATA_H , ADCH
                 	INPUT ADC_DATA_H,ADCH
00005d 9508      RET
                 ;-------------------------------------------------------------------------
                 
                 ADC_SELECT_INPUT:	;ADMUX = REFS1 REFS0 ADLAR  MUX3 MUX2 MUX1 MUX0
                 ;RECIBE: EL VALOR DEL PIN A SELECCIONAR EN ADC_DATA_L
                 ;DEVUELVE: NADA
00005e 934f      	PUSH ADC_DATA_H ;ESTE ES AUXILIAR PARA ESTA FUNCION
                 
                +
                +
                +.if ADMUX < 0x40
                +in ADC_DATA_H , ADMUX
00005f 9140 007c+.else 
                +lds ADC_DATA_H , ADMUX
                 	INPUT ADC_DATA_H,ADMUX
000061 7f47      	ANDI ADC_DATA_H,(~(1<<MUX3)|(1<<MUX2)|(1<<MUX1)|(1<<MUX0))
000062 2b43      	OR ADC_DATA_H,ADC_DATA_L ;NO HAY QUE HACER SHIFT
                +
                +
                +.if ADMUX < 0x40
                +out ADMUX , ADC_DATA_H
000063 9340 007c+.else 
                +sts ADMUX , ADC_DATA_H
                 	OUTPUT ADMUX,ADC_DATA_H
                 
000065 914f      	POP ADC_DATA_H
000066 9508      RET
                 
                 /************************** EJEMPLO! ***********************************
                 EJEMPLO_CONVERSOR:
                 		INPUT AUX,ADCSRA
                 		ORI AUX,((1<<ADEN)|(1<<ADSC))
                 		OUTPUT ADCSRA,AUX
                 
                 ESPERO:	INPUT AUX,ADCSRA
                 		SBRC AUX,ADSC
                 		RJMP ESPERO
                 		ANDI AUX,(~(1<<ADEN))
                 		OUTPUT ADCSRA,AUX
                 ;SE INICIA LA CONVERSION [ADEN=1]Y SE ESPERA A QUE TERMINE [ADSC=1] ?? O ADIF ???
                 		INPUT AUX,ADCH
                 		CPI AUX,0x00		
                 		BREQ LED1
                 		CPI AUX,0x01		
                 		BREQ LED2
                 		CPI AUX,0x02		
                 		BREQ LED3
                 		CPI AUX,0x03		
                 		BREQ LED4	
                 
                 SIGO:	RCALL DELAY
                 		RJMP EJEMPLO_CONVERSOR
                 
                 .include "PWM.inc"
                 
                 ;* 	CODIGO PWM 
                 ;*
                 ;*  Created: 29/05/2016
                 ;*  Autor: Mauro Giordano, Agustin Picard, Joaqun Ulloa
                 ;*	
                 ;*	f_outPWM = f_clkIO / (prescaler * 256)
                 ;*	Configuracion Fast Pwm
                 ;*	
                 ;*****************************************************
                 .CSEG
                 PWM_INIT:
000067 d002      	RCALL PWM_INIT_0
                 	;RCALL PWM_INIT_1
000068 d012      	RCALL PWM_INIT_2
                 ;COMENTO LA FUNCION ANTERIOR PORQUE VAMOS A USAR MOTORES DE CONTINUA PUESTOS EN OC1A Y OC1B QUE SON LOS DEL PUERTO B SOLAMENTE.
000069 9508      RET
                 
                 PWM_INIT_0:
                 ;Se inicializan como salida los pines de PWM
                +
                +
                +.if DDRB < 0x40
00006a b154     +in PWM_DATA , DDRB
                +.else 
                +lds PWM_DATA , DDRB
                 	INPUT PWM_DATA,DDRB
00006b 7f59      	ANDI PWM_DATA,(~((1<<DDB1)|(1<<DDB2)))	;Mascara para tocar solo B1 Y B2
00006c 6056      	ORI PWM_DATA,((1<<DDB1)|(1<<DDB2))
                +
                +
                +.if DDRB < 0x40
00006d b954     +out DDRB , PWM_DATA
                +.else 
                +sts DDRB , PWM_DATA
                 	OUTPUT DDRB,PWM_DATA
                 ;Se inicializan como Fast PWM y non-inverting mode
                 	;Fast PWM: WGM02=0 (por defecto), WGM01=1 y WGM00=1
                 	;Non-inverting mode: COM0A1=1 y COM0A0=0
                +
                +
                +.if TCCR0A < 0x40
00006e b554     +in PWM_DATA , TCCR0A
                +.else 
                +lds PWM_DATA , TCCR0A
                 	INPUT PWM_DATA,TCCR0A	;Timer/counter control register A
00006f 705c      	ANDI PWM_DATA,(~((1<<WGM01)|(1<<WGM00)|(1<<COM0A1)|(1<<COM0A0)|(1<<COM0B1)|(1<<COM0B0)))
000070 6a53      	ORI PWM_DATA,((1<<WGM01)|(1<<WGM00)|(1<<COM0A1)|(0<<COM0A0)|(1<<COM0B1)|(0<<COM0B0))	;fast PWM, non-inverting
                +
                +
                +.if TCCR0A < 0x40
000071 bd54     +out TCCR0A , PWM_DATA
                +.else 
                +sts TCCR0A , PWM_DATA
                 	OUTPUT TCCR0A,PWM_DATA
                 ;Se inicializa el prescaler del PWM
                +
                +
                +.if TCCR0B < 0x40
000072 b555     +in PWM_DATA , TCCR0B
                +.else 
                +lds PWM_DATA , TCCR0B
                 	INPUT PWM_DATA,TCCR0B	;Timer/counter control register B
                 	;hacer mascara de forma tal que los bits 0, 1, 2 no se toquen
000073 7f58      	ANDI PWM_DATA,(~((1<<CS00)|(1<<CS01)|(1<<CS02)))
000074 6052      	ORI PWM_DATA,((0<<CS00)|(1<<CS01)|(0<<CS02))	;Ver tabla prescalers al final del archivo
                +
                +
                +.if TCCR0B < 0x40
000075 bd55     +out TCCR0B , PWM_DATA
                +.else 
                +sts TCCR0B , PWM_DATA
                 	OUTPUT TCCR0B,PWM_DATA
                 ;Se inicializa el pwm en cero
                +
                +
                +
                +
000076 2700     +CLR AUX
                +
                +
                +.if MOTOR_AZIMUT < 0x40
000077 bd07     +out MOTOR_AZIMUT , AUX
                +.else 
                +sts MOTOR_AZIMUT , AUX
                +OUTPUT MOTOR_AZIMUT , AUX
                 	RPWM MOTOR_AZIMUT
                +
                +
                +
                +
000078 2700     +CLR AUX
                +
                +
                +.if MOTOR_ELEVATION < 0x40
000079 bd08     +out MOTOR_ELEVATION , AUX
                +.else 
                +sts MOTOR_ELEVATION , AUX
                +OUTPUT MOTOR_ELEVATION , AUX
                 	RPWM MOTOR_ELEVATION
00007a 9508      RET
                 
                 ;*****************************************************
                 /*
                 PWM_INIT_1:
                 ;Se inicializan como salida los pines de PWM
                 	INPUT PWM_DATA,DDRD
                 	ANDI PWM_DATA,(~((1<<DDD5)|(1<<DDD6)))	;Mascara para tocar solo D5 Y D6
                 	ORI PWM_DATA,((1<<DDD5)|(1<<DDD6))
                 	OUTPUT DDRD,PWM_DATA
                 ;Se inicializan como Fast PWM y non-inverting mode
                 	;Fast PWM: WGM02=0 (por defecto), WGM01=1 y WGM00=1
                 	;Non-inverting mode: COM0A1=1 y COM0A0=0
                 	;Descripcion de registros en seccion 15.9 (pag 106-112)
                 	INPUT PWM_DATA,TCCR1A	;Timer/counter control register A
                 	ANDI PWM_DATA,(~((1<<COM1A1)|(1<<COM1B1)|(1<<COM1A0)|(1<<COM1B0)|(1<<WGM10)|(1<<WGM11)))
                 	ORI PWM_DATA,((1<<COM1A1)|(1<<COM1B1)|(1<<COM1A0)|(1<<COM1B0)|(1<<WGM10)|(0<<WGM11))	;fast PWM, non-inverting
                 	OUTPUT TCCR1A,PWM_DATA
                 ;Se inicializa el prescaler del PWM
                 	INPUT PWM_DATA,TCCR1B	;Timer/counter control register B
                 	;hacer mascara de forma tal que los bits 0, 1, 2 no se toquen
                 	ANDI PWM_DATA,(~((1<<WGM13)|(1<<WGM12)|(1<<CS10)|(1<<CS11)|(1<<CS12)))
                 	ORI PWM_DATA,((0<<WGM13)|(1<<WGM12)|(0<<CS10)|(1<<CS11)|(0<<CS12))	;Prescaler = 8
                 	OUTPUT TCCR1B,PWM_DATA
                 RET
                 */
                 ;*****************************************************
                 
                 PWM_INIT_2:
                 ;Se inicializan como salida los pines de PWM
                 ;Se usa uno solo de los pines (para la luz), el otro es el MOSI, lo dejamos solo para programar
                +
                +
                +.if DDRD < 0x40
00007b b15a     +in PWM_DATA , DDRD
                +.else 
                +lds PWM_DATA , DDRD
                 	INPUT PWM_DATA,DDRD
00007c 7f57      	ANDI PWM_DATA,(~(1<<DDD3))	;Mascara para tocar solo D3
00007d 6058      	ORI PWM_DATA,((1<<DDD3))
                +
                +
                +.if DDRD < 0x40
00007e b95a     +out DDRD , PWM_DATA
                +.else 
                +sts DDRD , PWM_DATA
                 	OUTPUT DDRD,PWM_DATA
                 ;Se inicializan como Fast PWM y non-inverting mode
                 	;Fast PWM: WGM22=0 (por defecto), WGM21=1 y WGM20=1
                 	;Non-inverting mode: COM2A1=1 y COM2A0=0
                +
                +
                +.if TCCR2A < 0x40
                +in PWM_DATA , TCCR2A
00007f 9150 00b0+.else 
                +lds PWM_DATA , TCCR2A
                 	INPUT PWM_DATA,TCCR2A	;Timer/counter control register A
000081 7c5c      	ANDI PWM_DATA,(~((1<<COM2B1)|(1<<COM2B0)|(1<<WGM20)|(1<<WGM21)))
000082 6253      	ORI PWM_DATA,((1<<COM2B1)|(0<<COM2B0)|(1<<WGM20)|(1<<WGM21))	;fast PWM, non-inverting
                +
                +
                +.if TCCR2A < 0x40
                +out TCCR2A , PWM_DATA
000083 9350 00b0+.else 
                +sts TCCR2A , PWM_DATA
                 	OUTPUT TCCR2A,PWM_DATA
                 ;Se inicializa el prescaler del PWM
                +
                +
                +.if TCCR2B < 0x40
                +in PWM_DATA , TCCR2B
000085 9150 00b1+.else 
                +lds PWM_DATA , TCCR2B
                 	INPUT PWM_DATA,TCCR2B	;Timer/counter control register B
                 	;hacer mascara de forma tal que los bits 0, 1, 2 no se toquen
000087 7f58      	ANDI PWM_DATA,(~((1<<CS20)|(1<<CS21)|(1<<CS22)))
000088 6052      	ORI PWM_DATA,((0<<CS20)|(1<<CS21)|(0<<CS22))	;Ver tabla prescalers al final del archivo
                +
                +
                +.if TCCR2B < 0x40
                +out TCCR2B , PWM_DATA
000089 9350 00b1+.else 
                +sts TCCR2B , PWM_DATA
                 	OUTPUT TCCR2B,PWM_DATA
00008b 9508      RET
                 
                 
                 ;*****************************************************
                 
                 /*
                 ;PWM DE 16 BITS, RECIBE EL VALOR POR PWM_DATA_L Y PWM_DATA_L_H
                 PWM_MOTOR_ELEVACION_SET:	;EL DE ELEVACION ES PD5 [MOT_1]
                 	OUTPUT OCR1BL,PWM_DATA
                 	OUTPUT OCR1BH,PWM_DATA_H	
                 RET
                 
                 PWM_MOTOR_ELEVACION_RESET:	;EL DE ELEVACION ES PD6 [MOT_2]
                 	CLR PWM_DATA
                 	OUTPUT OCR1BL,PWM_DATA	
                 	OUTPUT OCR1BH,PWM_DATA_H	
                 RET
                 */
                 
                 ;*****************************************************
                 /*
                 CS22	CS21	CS20	Description
                 0 		0 		0 		No clock source (timer/counter stopped)
                 0 		0 		1 		clkT2S/(no prescaling)
                 0 		1 		0 		clkT2S/8 (from prescaler)
                 0 		1 		1 		clkT2S/32 (from prescaler)
                 1 		0 		0 		clkT2S/64 (from prescaler)
                 1 		0 		1 		clkT2S/128 (from prescaler)
                 1 		1 		0 		clkT2S/256 (from prescaler)
                 1 		1 		1 		clkT2S/1024 (from prescaler)
                 */
                 .include "SERIAL_PORT.inc"
                 
                  * PRUEBA_PUERTO_SERIE.asm
                  *
                  *  Created: 18/05/2016 07:33:17 p.m.
                  *   Author: MAU
                  */ 
                 
                 
                 ;-------------------------------------------------------------------------
                 ; codigo
                 ;-------------------------------------------------------------------------
                 .CSEG
                 
                 SERIAL_PORT_INIT:
00008c 930f      		PUSH	AUX
00008d 931f      		PUSH	AUX1
                +
00008e 93af     +push XL
00008f 93bf     +push XH
                 		PUSHW	X
                 	
000090 e000      		LDI		AUX,HIGH(BAUD_RATE)
                +
                +
                +.if UBRR0H < 0x40
                +out UBRR0H , AUX
000091 9300 00c5+.else 
                +sts UBRR0H , AUX
                 		OUTPUT		UBRR0H,AUX	; Velocidad de transmisin
000093 e607      		LDI		AUX,LOW(BAUD_RATE)
                +
                +
                +.if UBRR0L < 0x40
                +out UBRR0L , AUX
000094 9300 00c4+.else 
                +sts UBRR0L , AUX
                 		OUTPUT		UBRR0L,AUX	
                 		
000096 e002      		LDI		AUX,1<<U2X0		; Modo asinc., doble velocidad
                +
                +
                +.if UCSR0A < 0x40
                +out UCSR0A , AUX
000097 9300 00c0+.else 
                +sts UCSR0A , AUX
                 		OUTPUT		UCSR0A,AUX	
                 
                 		; Trama: 8 bits de datos, sin paridad y 1 bit de stop, 
000099 e006      		LDI		AUX,(0<<UPM01)|(0<<UPM00)|(0<<USBS0)|(1<<UCSZ01)|(1<<UCSZ00)
                +
                +
                +.if UCSR0C < 0x40
                +out UCSR0C , AUX
00009a 9300 00c2+.else 
                +sts UCSR0C , AUX
                 		OUTPUT		UCSR0C,AUX
                 
                 
                 		; Configura los terminales de TX y RX; y habilita
                 		; 	nicamente la int. de recepcin
00009c e908      		LDI		AUX,(1<<RXCIE0)|(1<<RXEN0)|(1<<TXEN0)|(0<<UDRIE0)
                +
                +
                +.if UCSR0B < 0x40
                +out UCSR0B , AUX
00009d 9300 00c1+.else 
                +sts UCSR0B , AUX
                 		OUTPUT		UCSR0B,AUX
                 
                +
00009f e000     +ldi AUX , LOW ( TX_BUF )
0000a0 2e80     +mov PTR_TX_L , AUX
                 		MOVI	PTR_TX_L,LOW(TX_BUF)	; inicializa puntero al 
                +
0000a1 e001     +ldi AUX , HIGH ( TX_BUF )
0000a2 2e90     +mov PTR_TX_H , AUX
                 		MOVI	PTR_TX_H,HIGH(TX_BUF)	; buffer de transmisin.
                 	
                +
0000a3 e0a0     +ldi XL , LOW ( TX_BUF )
0000a4 e0b1     +ldi XH , HIGH ( TX_BUF )
                 		LDIW	X,TX_BUF				; limpia BUF_SIZE posiciones 
0000a5 e410      		LDI		AUX1, BUF_SIZE			; del buffer de transmisin
0000a6 2700      		CLR		AUX
                 loop_limpia:
0000a7 930d      		ST		X+,AUX
0000a8 951a      		DEC		AUX1
0000a9 f7e9      		BRNE	loop_limpia
                 					
0000aa 24aa      		CLR		BYTES_A_TX		; nada pendiente de transmisin
                 
                +
0000ab 91bf     +pop XH
0000ac 91af     +pop XL
                 		POPW	X
0000ad 911f      		POP		AUX1
0000ae 910f      		POP		AUX
0000af 9508      RET
                 
                 ;-------------------------------------------------------------------------
                 ; RECEPCION: Interrumpe cada vez que se recibe un byte x RS232.
                 ;
                 ; Recibe:	UDR (byte de dato)
                 ; Devuelve: nada
                 ;-------------------------------------------------------------------------
                 ISR_RX_USART_COMPLETA:
                 
0000b0 ef0f      		SER AUX
                +
                +
                +.if BT_FLAG < 0x40
                +out BT_FLAG , AUX
0000b1 9300 0166+.else 
                +sts BT_FLAG , AUX
                 		OUTPUT BT_FLAG,AUX	;[FLAG=0xFF]: ESTA CONECTADO A BT. [FLAG=0x00]: NO ESTA CONECTADO A BT.
                 	
                +
                +
                +.if UDR0 < 0x40
                +in AUX , UDR0
0000b3 9100 00c6+.else 
                +lds AUX , UDR0
                 		INPUT AUX,UDR0
                 
0000b5 3301      		CPI AUX,BT_COMMAND_PROJECT_NAME
0000b6 f059      		BREQ CALL_TEST_TX
                 
0000b7 3302      		CPI AUX,BT_COMMAND_V_BAT
0000b8 f069      		BREQ CALL_V_BAT
                 
0000b9 3303      		CPI AUX,BT_COMMAND_V_PANEL
0000ba f079      		BREQ CALL_V_PANEL
                 
0000bb 3304      		CPI AUX,BT_COMMAND_LIGHT_TURN_ON
0000bc f089      		BREQ _LIGHT_TURN_ON
                 
0000bd 3305      		CPI AUX,BT_COMMAND_LIGHT_TURN_OFF
0000be f089      		BREQ _LIGHT_TURN_OFF
                 
0000bf 3306      		CPI AUX,BT_COMMAND_DISCONNECT
0000c0 f089      		BREQ _BT_DISCONNECT
                 
0000c1 9518      SIGO:  	RETI 
                 
                 CALL_TEST_TX:
                +
0000c2 ecee     +ldi ZL , LOW ( ( MSJ_PROJECT_NAME * 2 ) )
0000c3 e0f2     +ldi ZH , HIGH ( ( MSJ_PROJECT_NAME * 2 ) )
                 		LDIW	Z,(MSJ_PROJECT_NAME*2)
0000c4 d034      		RCALL TRANSMITIR_MENSAJE
0000c5 cffb      		RJMP SIGO
                 CALL_V_BAT:
                +
0000c6 eeee     +ldi ZL , LOW ( ( MSJ_V_BAT * 2 ) )
0000c7 e0f2     +ldi ZH , HIGH ( ( MSJ_V_BAT * 2 ) )
                 		LDIW	Z,(MSJ_V_BAT*2)
0000c8 d030      		RCALL TRANSMITIR_MENSAJE
0000c9 cff7      		RJMP SIGO
                 CALL_V_PANEL:
                +
0000ca e2ec     +ldi ZL , LOW ( ( MSJ_V_PANEL * 2 ) )
0000cb e0f3     +ldi ZH , HIGH ( ( MSJ_V_PANEL * 2 ) )
                 		LDIW	Z,(MSJ_V_PANEL*2)
0000cc d02c      		RCALL TRANSMITIR_MENSAJE
0000cd cff3      		RJMP SIGO
                 _LIGHT_TURN_ON:
0000ce d058      		RCALL LIGHT_TURN_ON
0000cf cff1      		RJMP SIGO
                 _LIGHT_TURN_OFF:
0000d0 d061      		RCALL LIGHT_TURN_OFF
0000d1 cfef      		RJMP SIGO
                 _BT_DISCONNECT:
0000d2 d001      		RCALL BT_DISCONNECT
0000d3 cfed      		RJMP SIGO
                 BT_DISCONNECT:
0000d4 2700      		CLR AUX
                +
                +
                +.if BT_FLAG < 0x40
                +out BT_FLAG , AUX
0000d5 9300 0166+.else 
                +sts BT_FLAG , AUX
                 		OUTPUT BT_FLAG,AUX
0000d7 9508      RET
                 
                 ;------------------------------------------------------------------------
                 ; TRANSMISION: interrumpe cada vez que puede transmitir un byte.
                 ; Se transmiten "BYTES_A_TX" comenzando desde la posicin TX_BUF del
                 ; buffer. Si "BYTES_A_TX" llega a cero, se deshabilita la interrupcin.
                 ;
                 ; Recibe: 	BYTES_A_TX.
                 ; Devuelve: PTR_TX_H:PTR_TX_L, y BYTES_A_TX.
                 ;------------------------------------------------------------------------
                 ISR_REG_USART_VACIO:		; UDR est vaco
0000d8 930f      		PUSH	AUX
0000d9 931f      		PUSH	AUX1
                +
0000da b70f     +in AUX , SREG
0000db 930f     +push AUX
                 		PUSHI	SREG
                +
0000dc 93af     +push XL
0000dd 93bf     +push XH
                 		PUSHW	X
                 
                 
0000de 20aa      		TST		BYTES_A_TX	; hay datos pendientes de transmisin?
0000df f069      		BREQ	FIN_TRANSMISION
                 
0000e0 01d4      		MOVW	XL,PTR_TX_L	; Recupera puntero al prximo byte a tx.
0000e1 910d      		LD		AUX,X+		; lee byte del buffer y apunta al
                +
                +
                +.if UDR0 < 0x40
                +out UDR0 , AUX
0000e2 9300 00c6+.else 
                +sts UDR0 , AUX
                 		OUTPUT		UDR0,AUX		; sgte. dato a transmitir (en la prxima int.)
                 
0000e4 34a0      		CPI		XL,LOW(TX_BUF+BUF_SIZE)
0000e5 f020      		BRLO	SALVA_PTR_TX
0000e6 30b1      		CPI		XH,HIGH(TX_BUF+BUF_SIZE)
0000e7 f010      		BRLO	SALVA_PTR_TX
                +
0000e8 e0a0     +ldi XL , LOW ( TX_BUF )
0000e9 e0b1     +ldi XH , HIGH ( TX_BUF )
                 		LDIW	X,TX_BUF	; ptr_tx=ptr_tx+1, (mdulo BUF_SIZE)
                 
                 SALVA_PTR_TX:
0000ea 014d      		MOVW	PTR_TX_L,XL	; preserva puntero a sgte. dato
                 
0000eb 94aa      		DEC		BYTES_A_TX	; Descuenta el nro. de bytes a tx. en 1
0000ec f429      		BRNE	SIGUE_TX	; si quedan datos que transmitir
                 							;	vuelve en la prxima int.
                 ;REVISAR ESTE GRUPO DE INSTRUCCIONES
                 FIN_TRANSMISION:			; si no hay nada que enviar,
                +
                +
                +.if UCSR0B < 0x40
                +in AUX , UCSR0B
0000ed 9100 00c1+.else 
                +lds AUX , UCSR0B
                 		INPUT	AUX,UCSR0B
0000ef 7d0f      		CBR		AUX,(1<<UDRIE0)
                +
                +
                +.if UCSR0B < 0x40
                +out UCSR0B , AUX
0000f0 9300 00c1+.else 
                +sts UCSR0B , AUX
                 		OUTPUT	UCSR0B,AUX
                 		;se deshabilita la interrupcin.
                 
                 sigue_tx:
                +
0000f2 91bf     +pop XH
0000f3 91af     +pop XL
                 		POPW	X
                +
0000f4 910f     +pop AUX
0000f5 bf0f     +out SREG , AUX
                 		POPI	SREG
0000f6 911f      		POP		AUX1
0000f7 910f      		POP		AUX
0000f8 9518      		RETI
                 
                 ;-------------------------------------------------------------------------
                 ; TRANSMITIR_MENSAJE: transmite el mensaje almacenado en memoria flash a partir
                 ; de la direccin APUNTADA POR Z! que termina con 0x00 (el 0 no se transmite).
                 ; Recibe: nada
                 ; Devuelve: PTR_TX_L|H, BYTES_A_TX.  
                 ; Habilita la int. de transmisin serie con ISR en ISR_REG_USART_VACIO().
                 ;-------------------------------------------------------------------------
                 TRANSMITIR_MENSAJE:
                +
0000f9 93ef     +push ZL
0000fa 93ff     +push ZH
                 		PUSHW	Z
                +
0000fb 93af     +push XL
0000fc 93bf     +push XH
                 		PUSHW	X
0000fd 930f      		PUSH	AUX
                 
                 ;		LDIW	Z,(MSJ_V_BAT*2)
0000fe 01d4      		MOVW	XL,PTR_TX_L
                 
                 LOOP_TRANSMITIR_MENSAJE:
0000ff 9105      		LPM		AUX,Z+
000100 2300      		TST		AUX
000101 f049      		BREQ	FIN_TRANSMITIR_MENSAJE
                 
000102 930d      		ST		X+,AUX
000103 94a3      		INC		BYTES_A_TX
                 
000104 34a0      		CPI		XL,LOW(TX_BUF+BUF_SIZE)
000105 f3c8      		BRLO	LOOP_TRANSMITIR_MENSAJE
000106 30b1      		CPI		XH,HIGH(TX_BUF+BUF_SIZE)
000107 f3b8      		BRLO	LOOP_TRANSMITIR_MENSAJE
                +
000108 e0a0     +ldi XL , LOW ( TX_BUF )
000109 e0b1     +ldi XH , HIGH ( TX_BUF )
                 		LDIW	X,TX_BUF	; ptr_tx++ mdulo BUF_SIZE
                 
00010a cff4      		RJMP	LOOP_TRANSMITIR_MENSAJE
                 ;REVISAR INSTRUCCIONES
                 	
                 FIN_TRANSMITIR_MENSAJE:
                +
                +
                +.if UCSR0B < 0x40
                +in AUX , UCSR0B
00010b 9100 00c1+.else 
                +lds AUX , UCSR0B
                 		INPUT	AUX,UCSR0B
                 
00010d 6200      		SBR		AUX,(1<<UDRIE0)
                +
                +
                +.if UCSR0B < 0x40
                +out UCSR0B , AUX
00010e 9300 00c1+.else 
                +sts UCSR0B , AUX
                 		OUTPUT	UCSR0B,AUX
                 
000110 910f      		POP		AUX
                +
000111 91bf     +pop XH
000112 91af     +pop XL
                 		POPW	X
                +
000113 91ff     +pop ZH
000114 91ef     +pop ZL
                 		POPW	Z
000115 9508      		RET
                 
                 ;-------------------------------------------------------------------------
                 ; fin del cdigo
                 .include "DELAY.inc"
                 
                 ;		Para crear los delays, no te hagas el crack y
                 ;		us el bocho de alguien que ya lo pens:
                 ;		http://www.bretmulvey.com/avrdelay.html
                 ;
                 ;		TENER EN CUENTA QUE EL MICRO TRABAJA A 8MHZ
                 ;
                 ;***********************************************************
                 .CSEG
                 DELAY_50ms:
                 
000116 932f      	PUSH R18
000117 933f      	PUSH R19
000118 934f      	PUSH R20
                 
000119 e023          ldi  r18, 3
00011a e038          ldi  r19, 8
00011b e748          ldi  r20, 120
00011c 954a      L1: dec  r20
00011d f7f1          brne L1
00011e 953a          dec  r19
00011f f7e1          brne L1
000120 952a          dec  r18
000121 f7d1          brne L1
                 
000122 914f      	POP R20
000123 913f      	POP R19
000124 912f      	POP R18
000125 9508      RET
                 
                 DELAY_LO_QUE_SE_ME_ANTOJE:
                 
                 ;ABRI EL PROGRAMA Y LISTO.
                 ;HACER PUSH Y POP DE LOS REGS QUE SE USEN
                 
                 .include "LIGHT.inc"
000126 9508      
                 *	LIGHT.inc [COMO SI FUERA UN OBJETO]
                 *
                 *  Created: 01/06/2016 13:10:11 p.m.
                 *   Author: MAU
                 */ 
                 .CSEG
                 
                 LIGHT_TURN_ON:
000127 930f      	PUSH AUX
                +
000128 b70f     +in AUX , SREG
000129 930f     +push AUX
                 	PUSHI SREG
                 
00012a f01e      	BRTS ORDEN_BT_NO_HACER_NADA		;SI [T=1]: ESTA CONECTADO A BT
                +
                +
                +.if PORTB < 0x40
00012b b105     +in AUX , PORTB
                +.else 
                +lds AUX , PORTB
                 	INPUT AUX,PORTB
00012c 6001      	ORI AUX,(1<<LIGHT_PIN)
                +
                +
                +.if PORTB < 0x40
00012d b905     +out PORTB , AUX
                +.else 
                +sts PORTB , AUX
                 	OUTPUT PORTB,AUX
                 
                 ORDEN_BT_NO_HACER_NADA:
                +
00012e 910f     +pop AUX
00012f bf0f     +out SREG , AUX
                 	POPI SREG
000130 910f      	POP AUX
000131 9508      RET
                 
                 LIGHT_TURN_OFF:
000132 930f      	PUSH AUX
                +
000133 b70f     +in AUX , SREG
000134 930f     +push AUX
                 	PUSHI SREG		
                 
000135 f3c6      	BRTS ORDEN_BT_NO_HACER_NADA		;SI [T=1]: ESTA CONECTADO A BT
                +
                +
                +.if PORTB < 0x40
000136 b105     +in AUX , PORTB
                +.else 
                +lds AUX , PORTB
                 	INPUT AUX,PORTB
000137 7f0e      	ANDI AUX,(~(1<<LIGHT_PIN))
                +
                +
                +.if PORTB < 0x40
000138 b905     +out PORTB , AUX
                +.else 
                +sts PORTB , AUX
                 	OUTPUT PORTB,AUX
                 
                +
000139 910f     +pop AUX
00013a bf0f     +out SREG , AUX
                 	POPI SREG
00013b 910f      	POP AUX
                 
                 .include "BATTERY.inc"
00013c 9508      
                 ;
                 ;							BATTERY.inc
                 ;
                 ;-------------------------------------------------------------------------
                 .CSEG
                 READ_V_BATTERY:
00013d e036      		LDI ADC_DATA_L,ADC_BATTERY			;ELIJO EL PIN DE LA BATERA
00013e df1f      		RCALL ADC_SELECT_INPUT				;LLAMO LA FUNCION PARA SELECCIONAR LA BATERIA
00013f df0d      		RCALL ADC_SIMPLE_CONVERSION			;LLAMO LA FUNCION PARA MEDIR
000140 9508      RET
                 
                 CHECK_IF_BATTERY_MINIMUM:
000141 9488      	CLC
000142 304a      	CPI		ADC_DATA_H,MIN_BATTERY_VALUE	;COMPARAR PARA VER SI HAY SUFICIENTE BATERIA PARA OPERAR
000143 f408      	BRCC	BAT_OK							;[CARRY=1]: BATTERY LOW. [CARRY=0]: BATTERY OK
000144 d001      	RCALL	INDICATE_BATTERY_LOW
                 BAT_OK:
000145 9508      RET
                 
                 INDICATE_BATTERY_LOW:
                +
                +
                +.if PORTD < 0x40
000146 b10b     +in AUX , PORTD
                +.else 
                +lds AUX , PORTD
                 	INPUT	AUX,PORTD
000147 760f      	ANDI	AUX,(~((1<<PIN_BATTERY_LED_OK)|(1<<PIN_BATTERY_LED_LOW)))
000148 6800      	ORI		AUX,(1<<PIN_BATTERY_LED_LOW)
                +
                +
                +.if PORTD < 0x40
000149 b90b     +out PORTD , AUX
                +.else 
                +sts PORTD , AUX
                 	OUTPUT	PORTD,AUX
00014a 9408      	SEC										;[CARRY=1]: BATTERY LOW. [CARRY=0]: BATTERY OK
00014b 9508      RET
                 
                 INDICATE_BATTERY_OK:
                +
                +
                +.if PORTD < 0x40
00014c b10b     +in AUX , PORTD
                +.else 
                +lds AUX , PORTD
                 	INPUT	AUX,PORTD
00014d 760f      	ANDI	AUX,(~((1<<PIN_BATTERY_LED_OK)|(1<<PIN_BATTERY_LED_LOW)))
00014e 6100      	ORI		AUX,(1<<PIN_BATTERY_LED_OK)
                +
                +
                +.if PORTD < 0x40
00014f b90b     +out PORTD , AUX
                +.else 
                +sts PORTD , AUX
                 	OUTPUT	PORTD,AUX
000150 9488      	CLC										;[CARRY=1]: BATTERY LOW. [CARRY=0]: BATTERY OK
                 .include "SOLAR_PANEL.inc"
000151 9508      
                 ;
                 ;							SOLAR_PANEL.inc
                 ;
                 ;-------------------------------------------------------------------------
                 .CSEG
                 READ_V_SOLAR_PANEL:
                 ;RECIBE: NADA
                 ;DEVUELVE: TENSION DEL PANEL EN ADC_DATA_H
000152 e037      	LDI ADC_DATA_L,ADC_SOLAR_PANEL			;ELIJO EL PIN DEL PANEL SOLAR
000153 df0a      	RCALL ADC_SELECT_INPUT					;LLAMO LA FUNCION PARA SELECCIONAR EL PANEL SOLAR
000154 def8      	RCALL ADC_SIMPLE_CONVERSION				;LLAMO LA FUNCION PARA MEDIR
000155 9508      RET
                 
                 CHECK_IF_SOLAR_PANEL_MINIMUM:
                 ;RECIBE: TENSION DEL PANEL EN ADC_DATA_H
                 ;DEVUELVE: [CARRY=1]: SOLAR_PANEL LOW. [CARRY=0]: SOLAR_PANEL OK
000156 9488      	CLC
000157 304a      	CPI		ADC_DATA_H,MIN_SOLAR_PANEL_VALUE	;COMPARAR PARA VER SI ES DE DIA O NOCHE
000158 f040      	BRCS	_INDICATE_SOLAR_PANEL_LOW			;[CARRY=1]: SOLAR_PANEL LOW. [CARRY=0]: SOLAR_PANEL OK
000159 d001      	RCALL INDICATE_SOLAR_PANEL_OK
                 
                 RETURN_INDICATE_SOLAR_PANEL_LOW:
00015a 9508      RET
                 
                 INDICATE_SOLAR_PANEL_OK:
                +
                +
                +.if PORTC < 0x40
00015b b108     +in AUX , PORTC
                +.else 
                +lds AUX , PORTC
                 	INPUT	AUX,PORTC
00015c 7f0c      	ANDI	AUX,(~((1<<PIN_SOLAR_PANEL_LED_OK)|(1<<PIN_SOLAR_PANEL_LED_LOW)))
00015d 6100      	ORI		AUX,(1<<PIN_BATTERY_LED_OK)
                +
                +
                +.if PORTC < 0x40
00015e b908     +out PORTC , AUX
                +.else 
                +sts PORTC , AUX
                 	OUTPUT	PORTC,AUX
00015f 9408      	SEC										;[CARRY=1]: ES DE DIA. [CARRY=0]: ES DE NOCHE.
000160 9508      RET
                 
                 _INDICATE_SOLAR_PANEL_LOW:
000161 d001      	RCALL INDICATE_SOLAR_PANEL_LOW
000162 cff7      	RJMP RETURN_INDICATE_SOLAR_PANEL_LOW
                 INDICATE_SOLAR_PANEL_LOW:
                +
                +
                +.if PORTC < 0x40
000163 b108     +in AUX , PORTC
                +.else 
                +lds AUX , PORTC
                 	INPUT	AUX,PORTC
000164 7f0c      	ANDI	AUX,(~((1<<PIN_SOLAR_PANEL_LED_OK)|(1<<PIN_SOLAR_PANEL_LED_LOW)))
000165 6800      	ORI		AUX,(1<<PIN_BATTERY_LED_LOW)
                +
                +
                +.if PORTC < 0x40
000166 b908     +out PORTC , AUX
                +.else 
                +sts PORTC , AUX
                 	OUTPUT	PORTC,AUX
000167 9488      	CLC										;[CARRY=1]: ES DE DIA. [CARRY=0]: ES DE NOCHE.
000168 9508      RET
                 
                 ORIENTATE_SOLAR_PANEL:
                 ;YA ESTAN LOS PROMEDIOS DE LOS LDR Y HAY QUE COMPARAR Y MOVER EL PANEL.
                 ;PRIMERO EN ASIMUT, LUEGO EN ELEVACION.
                 
                 	;COMPARAR_NO_NE:
                 
                +
                +
                +.if LDR_NO_MEAN < 0x40
                +in AUX , LDR_NO_MEAN
000169 9100 0160+.else 
                +lds AUX , LDR_NO_MEAN
                 		INPUT AUX,LDR_NO_MEAN
                +
                +
                +.if LDR_NE_MEAN < 0x40
                +in AUX1 , LDR_NE_MEAN
00016b 9110 0161+.else 
                +lds AUX1 , LDR_NE_MEAN
                 		INPUT AUX1,LDR_NE_MEAN
00016d 1701      		CP AUX,AUX1
                 ;MEJORAR: VER LA RESTA Y MOVER EN FUNCION DE ESO
00016e f108      		BRLO _MOTOR_AZIMUT_LEFT
                 	RETURN_MOTOR_AZIMUT_LEFT:
                 
                +
                +
                +.if LDR_NO_MEAN < 0x40
                +in AUX , LDR_NO_MEAN
00016f 9100 0160+.else 
                +lds AUX , LDR_NO_MEAN
                 		INPUT AUX,LDR_NO_MEAN
                +
                +
                +.if LDR_NE_MEAN < 0x40
                +in AUX1 , LDR_NE_MEAN
000171 9110 0161+.else 
                +lds AUX1 , LDR_NE_MEAN
                 		INPUT AUX1,LDR_NE_MEAN
000173 1710      		CP AUX1,AUX
000174 f0e8      		BRLO _MOTOR_AZIMUT_RIGHT
                 	RETURN_MOTOR_AZIMUT_RIGHT:
                 
                +
                +
                +.if LDR_NO_MEAN < 0x40
                +in AUX , LDR_NO_MEAN
000175 9100 0160+.else 
                +lds AUX , LDR_NO_MEAN
                 		INPUT AUX,LDR_NO_MEAN
                +
                +
                +.if LDR_NE_MEAN < 0x40
                +in AUX1 , LDR_NE_MEAN
000177 9110 0161+.else 
                +lds AUX1 , LDR_NE_MEAN
                 		INPUT AUX1,LDR_NE_MEAN
000179 1701      		CP AUX,AUX1
00017a f099      		BREQ _MOTOR_AZIMUT_OFF
                 	RETURN_MOTOR_AZIMUT_OFF:
                 
                 	;COMPARAR_NO_SO:
                 
                +
                +
                +.if LDR_NO_MEAN < 0x40
                +in AUX , LDR_NO_MEAN
00017b 9100 0160+.else 
                +lds AUX , LDR_NO_MEAN
                 		INPUT AUX,LDR_NO_MEAN
                +
                +
                +.if LDR_SO_MEAN < 0x40
                +in AUX1 , LDR_SO_MEAN
00017d 9110 0163+.else 
                +lds AUX1 , LDR_SO_MEAN
                 		INPUT AUX1,LDR_SO_MEAN
00017f 1701      		CP AUX,AUX1
                 ;MEJORAR: VER LA RESTA Y MOVER EN FUNCION DE ESO
000180 f0a8      		BRLO _MOTOR_ELEVATION_UP
                 	RETURN_MOTOR_ELEVATION_UP:
                 
                +
                +
                +.if LDR_NO_MEAN < 0x40
                +in AUX , LDR_NO_MEAN
000181 9100 0160+.else 
                +lds AUX , LDR_NO_MEAN
                 		INPUT AUX,LDR_NO_MEAN
                +
                +
                +.if LDR_SO_MEAN < 0x40
                +in AUX1 , LDR_SO_MEAN
000183 9110 0163+.else 
                +lds AUX1 , LDR_SO_MEAN
                 		INPUT AUX1,LDR_SO_MEAN
000185 1710      		CP AUX1,AUX
000186 f088      		BRLO _MOTOR_ELEVATION_DOWN
                 	RETURN_MOTOR_ELEVATION_DOWN:
                 
                +
                +
                +.if LDR_NO_MEAN < 0x40
                +in AUX , LDR_NO_MEAN
000187 9100 0160+.else 
                +lds AUX , LDR_NO_MEAN
                 		INPUT AUX,LDR_NO_MEAN
                +
                +
                +.if LDR_SO_MEAN < 0x40
                +in AUX1 , LDR_SO_MEAN
000189 9110 0163+.else 
                +lds AUX1 , LDR_SO_MEAN
                 		INPUT AUX1,LDR_SO_MEAN
00018b 1701      		CP AUX,AUX1
00018c f039      		BREQ _MOTOR_ELEVATION_OFF
                 	RETURN_MOTOR_ELEVATION_OFF:
00018d 9508      RET
                 
                 _MOTOR_AZIMUT_OFF:
                 ;SETEO EL PWM
                 ;SETEO LOS ENABLE
00018e d0d1      RCALL MOTOR_AZIMUT_OFF
00018f cfeb      RJMP RETURN_MOTOR_AZIMUT_OFF
                 
                 _MOTOR_AZIMUT_LEFT:
                 ;SETEO EL PWM
                 ;SETEO LOS ENABLE
000190 d0c1      RCALL MOTOR_AZIMUT_LEFT
000191 cfdd      RJMP RETURN_MOTOR_AZIMUT_LEFT
                 
                 _MOTOR_AZIMUT_RIGHT:
                 ;SETEO EL PWM
                 ;SETEO LOS ENABLE
000192 d0c6      RCALL MOTOR_AZIMUT_RIGHT
000193 cfe1      RJMP RETURN_MOTOR_AZIMUT_RIGHT
                 
                 _MOTOR_ELEVATION_OFF:
                 ;SETEO EL PWM
                 ;SETEO LOS ENABLE
000194 d0e3      RCALL MOTOR_ELEVATION_OFF
000195 cff7      RJMP RETURN_MOTOR_ELEVATION_OFF
                 
                 _MOTOR_ELEVATION_UP:
                 ;SETEO EL PWM
                 ;SETEO LOS ENABLE
000196 d0d3      RCALL MOTOR_ELEVATION_UP
000197 cfe9      RJMP RETURN_MOTOR_ELEVATION_UP
                 
                 _MOTOR_ELEVATION_DOWN:
                 ;SETEO EL PWM
                 ;SETEO LOS ENABLE
000198 d0d8      RCALL MOTOR_ELEVATION_DOWN
000199 cfed      RJMP RETURN_MOTOR_ELEVATION_DOWN
                 .include "LDRS.inc"
                 
                 ;
                 ;						HEADER DE LOS LDR'S
                 ;
                 ;------------------------------------------------------------------
                 .CSEG
                 
                 LDRS_INIT:
00019a d01e      		RCALL LDRS_POINTERS_RESET
00019b 2744      LOOP:	CLR ADC_DATA_H
                +
                +
                +
                +
                +
00019c 2deb     +MOV ZL , LDR_NO_LOW
00019d 2dfc     +MOV ZH , LDR_NO_HIGH
00019e 9341     +ST Z + , ADC_DATA_H
00019f 2ebe     +MOV LDR_NO_LOW , ZL
0001a0 2ecf     +MOV LDR_NO_HIGH , ZH
                 		SLDR LDR_NO_LOW,LDR_NO_HIGH,ADC_DATA_H
                +
                +
                +
                +
                +
0001a1 2de2     +MOV ZL , LDR_SO_LOW
0001a2 2df3     +MOV ZH , LDR_SO_HIGH
0001a3 9341     +ST Z + , ADC_DATA_H
0001a4 2e2e     +MOV LDR_SO_LOW , ZL
0001a5 2e3f     +MOV LDR_SO_HIGH , ZH
                 		SLDR LDR_SO_LOW,LDR_SO_HIGH,ADC_DATA_H
                +
                +
                +
                +
                +
0001a6 2de4     +MOV ZL , LDR_SE_LOW
0001a7 2df5     +MOV ZH , LDR_SE_HIGH
0001a8 9341     +ST Z + , ADC_DATA_H
0001a9 2e4e     +MOV LDR_SE_LOW , ZL
0001aa 2e5f     +MOV LDR_SE_HIGH , ZH
                 		SLDR LDR_SE_LOW,LDR_SE_HIGH,ADC_DATA_H
                +
                +
                +
                +
                +
0001ab 2de6     +MOV ZL , LDR_NE_LOW
0001ac 2df7     +MOV ZH , LDR_NE_HIGH
0001ad 9341     +ST Z + , ADC_DATA_H
0001ae 2e6e     +MOV LDR_NE_LOW , ZL
0001af 2e7f     +MOV LDR_NE_HIGH , ZH
                 		SLDR LDR_NE_LOW,LDR_NE_HIGH,ADC_DATA_H
                +
                +
                +.if COUNTER < 0x40
                +in AUX , COUNTER
0001b0 9100 0164+.else 
                +lds AUX , COUNTER
                 		INPUT AUX,COUNTER
0001b2 9503      		INC AUX
                +
                +
                +.if COUNTER < 0x40
                +out COUNTER , AUX
0001b3 9300 0164+.else 
                +sts COUNTER , AUX
                 		OUTPUT COUNTER,AUX
0001b5 3008      		CPI AUX,CANT_SAMPLES			;CHEQUEAR QUE NO ESTE HACIENDO UNO DE MENOS
0001b6 f320      		BRLO LOOP
0001b7 d001      		RCALL LDRS_POINTERS_RESET
0001b8 9508      RET
                 
                 LDRS_POINTERS_RESET:
                +
0001b9 e400     +ldi AUX , LOW ( LDR_NO_BUFFER )
0001ba 2eb0     +mov LDR_NO_LOW , AUX
                 	MOVI LDR_NO_LOW,LOW(LDR_NO_BUFFER)
                +
0001bb e001     +ldi AUX , HIGH ( LDR_NO_BUFFER )
0001bc 2ec0     +mov LDR_NO_HIGH , AUX
                 	MOVI LDR_NO_HIGH,HIGH(LDR_NO_BUFFER)
                +
0001bd e508     +ldi AUX , LOW ( LDR_SO_BUFFER )
0001be 2e20     +mov LDR_SO_LOW , AUX
                 	MOVI LDR_SO_LOW,LOW(LDR_SO_BUFFER)
                +
0001bf e001     +ldi AUX , HIGH ( LDR_SO_BUFFER )
0001c0 2e30     +mov LDR_SO_HIGH , AUX
                 	MOVI LDR_SO_HIGH,HIGH(LDR_SO_BUFFER)
                 
                +
0001c1 e500     +ldi AUX , LOW ( LDR_SE_BUFFER )
0001c2 2e40     +mov LDR_SE_LOW , AUX
                 	MOVI LDR_SE_LOW,LOW(LDR_SE_BUFFER)
                +
0001c3 e001     +ldi AUX , HIGH ( LDR_SE_BUFFER )
0001c4 2e50     +mov LDR_SE_HIGH , AUX
                 	MOVI LDR_SE_HIGH,HIGH(LDR_SE_BUFFER)
                 
                +
0001c5 e408     +ldi AUX , LOW ( LDR_NE_BUFFER )
0001c6 2e60     +mov LDR_NE_LOW , AUX
                 	MOVI LDR_NE_LOW,LOW(LDR_NE_BUFFER)
                +
0001c7 e001     +ldi AUX , HIGH ( LDR_NE_BUFFER )
0001c8 2e70     +mov LDR_NE_HIGH , AUX
                 	MOVI LDR_NE_HIGH,HIGH(LDR_NE_BUFFER)
                 
                 ;	INPUT AUX,COUNTER
0001c9 2700      	CLR AUX
                +
                +
                +.if COUNTER < 0x40
                +out COUNTER , AUX
0001ca 9300 0164+.else 
                +sts COUNTER , AUX
                 	OUTPUT COUNTER,AUX
0001cc 9508      RET
                 
                 READ_LDRS:
                 
                +
                +
                +.if COUNTER < 0x40
                +in AUX , COUNTER
0001cd 9100 0164+.else 
                +lds AUX , COUNTER
                 	INPUT AUX,COUNTER			;CHEQUEO QUE SEA MENOR A CANT_SAMPLES. SI ES MAYOR, RESETEO LOS PUNTEROS. [EL BUFFER ESTA LLENO, SACO LA PRIMER MUESTRA].
0001cf 3008      	CPI AUX,CANT_SAMPLES
0001d0 f0f1      	BREQ _LDRS_POINTERS_RESET
                 	LDRS_POINTERS_RESET_RETURN:
                +
                +
                +.if COUNTER < 0x40
                +in AUX , COUNTER
0001d1 9100 0164+.else 
                +lds AUX , COUNTER
                 	INPUT AUX,COUNTER
0001d3 9503      	INC AUX
                +
                +
                +.if COUNTER < 0x40
                +out COUNTER , AUX
0001d4 9300 0164+.else 
                +sts COUNTER , AUX
                 	OUTPUT COUNTER,AUX
                 ;PREGUNTAR COMO SE HACE ESTO BIEN!! CUANDO HACES UNA FUNCION Y QUERES COMPARAR E IR A LA FUNCION.
                 	
0001d6 d068      	RCALL READ_LDR_NO										;READ_LDR:	DEVUELVE EL RESULTADO DE LA CONVERSION EN ADC_DATA_H
                +
                +
                +
                +
                +
0001d7 2deb     +MOV ZL , LDR_NO_LOW
0001d8 2dfc     +MOV ZH , LDR_NO_HIGH
0001d9 9341     +ST Z + , ADC_DATA_H
0001da 2ebe     +MOV LDR_NO_LOW , ZL
0001db 2ecf     +MOV LDR_NO_HIGH , ZH
                 	SLDR LDR_NO_LOW,LDR_NO_HIGH,ADC_DATA_H					;STORE_LDR:	UBICA [LDR_XX_LOW,LDR_XX_HIGH] EN UN PUNTERO Y GUARDA ADC_DATA_H
                 
0001dc d066      	RCALL READ_LDR_SO										;READ_LDR:	DEVUELVE EL RESULTADO DE LA CONVERSION EN ADC_DATA_H
                +
                +
                +
                +
                +
0001dd 2de2     +MOV ZL , LDR_SO_LOW
0001de 2df3     +MOV ZH , LDR_SO_HIGH
0001df 9341     +ST Z + , ADC_DATA_H
0001e0 2e2e     +MOV LDR_SO_LOW , ZL
0001e1 2e3f     +MOV LDR_SO_HIGH , ZH
                 	SLDR LDR_SO_LOW,LDR_SO_HIGH,ADC_DATA_H					;STORE_LDR:	UBICA [LDR_XX_LOW,LDR_XX_HIGH] EN UN PUNTERO Y GUARDA ADC_DATA_H
                 
0001e2 d064      	RCALL READ_LDR_SE										;READ_LDR:	DEVUELVE EL RESULTADO DE LA CONVERSION EN ADC_DATA_H
                +
                +
                +
                +
                +
0001e3 2de4     +MOV ZL , LDR_SE_LOW
0001e4 2df5     +MOV ZH , LDR_SE_HIGH
0001e5 9341     +ST Z + , ADC_DATA_H
0001e6 2e4e     +MOV LDR_SE_LOW , ZL
0001e7 2e5f     +MOV LDR_SE_HIGH , ZH
                 	SLDR LDR_SE_LOW,LDR_SE_HIGH,ADC_DATA_H					;STORE_LDR:	UBICA [LDR_XX_LOW,LDR_XX_HIGH] EN UN PUNTERO Y GUARDA ADC_DATA_H
                 
0001e8 d062      	RCALL READ_LDR_NE										;READ_LDR:	DEVUELVE EL RESULTADO DE LA CONVERSION EN ADC_DATA_H
                +
                +
                +
                +
                +
0001e9 2de6     +MOV ZL , LDR_NE_LOW
0001ea 2df7     +MOV ZH , LDR_NE_HIGH
0001eb 9341     +ST Z + , ADC_DATA_H
0001ec 2e6e     +MOV LDR_NE_LOW , ZL
0001ed 2e7f     +MOV LDR_NE_HIGH , ZH
                 	SLDR LDR_NE_LOW,LDR_NE_HIGH,ADC_DATA_H					;STORE_LDR:	UBICA [LDR_XX_LOW,LDR_XX_HIGH] EN UN PUNTERO Y GUARDA ADC_DATA_H
0001ee 9508      RET
                 
                 _LDRS_POINTERS_RESET:
0001ef dfc9      	RCALL LDRS_POINTERS_RESET
0001f0 cfe0      	RJMP LDRS_POINTERS_RESET_RETURN
                 
                 LDRS_MEAN:
                 ;OBS: PARA HACER EL PROMEDIO NO IMPORTA SI NO SE TOMARON CANT_SAMPLES, EL BUFFER ESTA INICIALIZADO CON CERO.
                 
0001f1 e008      	LDI	AUX,CANT_SAMPLES					;VECTMEAN NECESITA LA CANTIDAD DE LAS MUESTRAS
                 
                +
0001f2 e4e0     +ldi ZL , LOW ( LDR_NO_BUFFER )
0001f3 e0f1     +ldi ZH , HIGH ( LDR_NO_BUFFER )
                 	LDIW Z,LDR_NO_BUFFER					;UBICO EL LDR_NO EN UN PUNTERO.
                +
0001f4 930f     +push AUX
0001f5 9101     +ld AUX , Z +
0001f6 2711     +clr AUX1
                +loop_mean :
0001f7 9111     +ld AUX1 , Z +
0001f8 0f01     +add AUX , AUX1
0001f9 2722     +clr AUX2
0001fa 1f12     +adc AUX1 , AUX2
0001fb 950a     +dec AUX
0001fc f7d1     +brne loop_mean
0001fd e023     +ldi AUX2 , 3
                +division :
0001fe 0f00     +lsl AUX
0001ff 1f11     +rol AUX1
000200 952a     +dec AUX2
000201 f7e1     +brne division
000202 910f     +pop AUX
                 	VECTMEAN Z,AUX,AUX1						;CALCULO EL PROMEDIO DE Z DE LARGO "AUX" DEJANDO EL DATO EN "AUX1"
                +
                +
                +.if LDR_NO_MEAN < 0x40
                +out LDR_NO_MEAN , AUX1
000203 9310 0160+.else 
                +sts LDR_NO_MEAN , AUX1
                 	OUTPUT LDR_NO_MEAN,AUX1					;GUARDAMOS EN RAM EL PROMEDIO.
                 
                +
000205 e5e8     +ldi ZL , LOW ( LDR_SO_BUFFER )
000206 e0f1     +ldi ZH , HIGH ( LDR_SO_BUFFER )
                 	LDIW Z,LDR_SO_BUFFER					;UBICO EL LDR_SO EN UN PUNTERO.
                +
000207 930f     +push AUX
000208 9101     +ld AUX , Z +
000209 2711     +clr AUX1
                +loop_mean :
00020a 9111     +ld AUX1 , Z +
00020b 0f01     +add AUX , AUX1
00020c 2722     +clr AUX2
00020d 1f12     +adc AUX1 , AUX2
00020e 950a     +dec AUX
00020f f7d1     +brne loop_mean
000210 e023     +ldi AUX2 , 3
                +division :
000211 0f00     +lsl AUX
000212 1f11     +rol AUX1
000213 952a     +dec AUX2
000214 f7e1     +brne division
000215 910f     +pop AUX
                 	VECTMEAN Z,AUX,AUX1						;CALCULO EL PROMEDIO DE Z DE LARGO "AUX" DEJANDO EL DATO EN "AUX1"
                +
                +
                +.if LDR_SO_MEAN < 0x40
                +out LDR_SO_MEAN , AUX1
000216 9310 0163+.else 
                +sts LDR_SO_MEAN , AUX1
                 	OUTPUT LDR_SO_MEAN,AUX1					;GUARDAMOS EN RAM EL PROMEDIO.
                 
                +
000218 e5e0     +ldi ZL , LOW ( LDR_SE_BUFFER )
000219 e0f1     +ldi ZH , HIGH ( LDR_SE_BUFFER )
                 	LDIW Z,LDR_SE_BUFFER					;UBICO EL LDR_NO EN UN PUNTERO.
                +
00021a 930f     +push AUX
00021b 9101     +ld AUX , Z +
00021c 2711     +clr AUX1
                +loop_mean :
00021d 9111     +ld AUX1 , Z +
00021e 0f01     +add AUX , AUX1
00021f 2722     +clr AUX2
000220 1f12     +adc AUX1 , AUX2
000221 950a     +dec AUX
000222 f7d1     +brne loop_mean
000223 e023     +ldi AUX2 , 3
                +division :
000224 0f00     +lsl AUX
000225 1f11     +rol AUX1
000226 952a     +dec AUX2
000227 f7e1     +brne division
000228 910f     +pop AUX
                 	VECTMEAN Z,AUX,AUX1						;CALCULO EL PROMEDIO DE Z DE LARGO "AUX" DEJANDO EL DATO EN "AUX1"
                +
                +
                +.if LDR_SE_MEAN < 0x40
                +out LDR_SE_MEAN , AUX1
000229 9310 0162+.else 
                +sts LDR_SE_MEAN , AUX1
                 	OUTPUT LDR_SE_MEAN,AUX1					;GUARDAMOS EN RAM EL PROMEDIO.
                 
                +
00022b e4e8     +ldi ZL , LOW ( LDR_NE_BUFFER )
00022c e0f1     +ldi ZH , HIGH ( LDR_NE_BUFFER )
                 	LDIW Z,LDR_NE_BUFFER					;UBICO EL LDR_NO EN UN PUNTERO.
                +
00022d 930f     +push AUX
00022e 9101     +ld AUX , Z +
00022f 2711     +clr AUX1
                +loop_mean :
000230 9111     +ld AUX1 , Z +
000231 0f01     +add AUX , AUX1
000232 2722     +clr AUX2
000233 1f12     +adc AUX1 , AUX2
000234 950a     +dec AUX
000235 f7d1     +brne loop_mean
000236 e023     +ldi AUX2 , 3
                +division :
000237 0f00     +lsl AUX
000238 1f11     +rol AUX1
000239 952a     +dec AUX2
00023a f7e1     +brne division
00023b 910f     +pop AUX
                 	VECTMEAN Z,AUX,AUX1						;CALCULO EL PROMEDIO DE Z DE LARGO "AUX" DEJANDO EL DATO EN "AUX1"
                +
                +
                +.if LDR_NE_MEAN < 0x40
                +out LDR_NE_MEAN , AUX1
00023c 9310 0161+.else 
                +sts LDR_NE_MEAN , AUX1
                 	OUTPUT LDR_NE_MEAN,AUX1					;GUARDAMOS EN RAM EL PROMEDIO.
00023e 9508      RET	
                 
                 READ_LDR_NO:
00023f e032      	LDI ADC_DATA_L,LDR_NO
000240 de1d      	RCALL ADC_SELECT_INPUT
000241 de0b      	RCALL ADC_SIMPLE_CONVERSION
000242 9508      RET
                 
                 READ_LDR_SO:
000243 e034      	LDI ADC_DATA_L,LDR_SE
000244 de19      	RCALL ADC_SELECT_INPUT
000245 de07      	RCALL ADC_SIMPLE_CONVERSION
000246 9508      RET
                 
                 READ_LDR_SE:
000247 e034      	LDI ADC_DATA_L,LDR_SE
000248 de15      	RCALL ADC_SELECT_INPUT
000249 de03      	RCALL ADC_SIMPLE_CONVERSION
00024a 9508      RET
                 
                 READ_LDR_NE:
00024b e033      	LDI ADC_DATA_L,LDR_NE
00024c de11      	RCALL ADC_SELECT_INPUT
00024d ddff      	RCALL ADC_SIMPLE_CONVERSION
                 .include "MOTORS.inc"
00024e 9508      
                 ;
                 ;							MOTORS.inc
                 ;
                 ;-------------------------------------------------------------------------
                 .CSEG
                 
                 MOTORS_INIT:
00024f d010      	RCALL MOTOR_AZIMUT_OFF
000250 d027      	RCALL MOTOR_ELEVATION_OFF
000251 9508      RET
                 
                 MOTOR_AZIMUT_LEFT:
000252 930f      	PUSH AUX
                +
000253 b70f     +in AUX , SREG
000254 930f     +push AUX
                 	PUSHI SREG
                 
                 
                 
                +
000255 910f     +pop AUX
000256 bf0f     +out SREG , AUX
                 	POPI SREG
000257 910f      	POP AUX
000258 9508      RET
                 
                 MOTOR_AZIMUT_RIGHT:
000259 930f      	PUSH AUX
                +
00025a b70f     +in AUX , SREG
00025b 930f     +push AUX
                 	PUSHI SREG
                 
                 
                 
                +
00025c 910f     +pop AUX
00025d bf0f     +out SREG , AUX
                 	POPI SREG
00025e 910f      	POP AUX
00025f 9508      RET
                 
                 MOTOR_AZIMUT_OFF:
000260 930f      	PUSH AUX
                +
000261 b70f     +in AUX , SREG
000262 930f     +push AUX
                 	PUSHI SREG
000263 2700      	CLR AUX
                +
                +
                +
                +
000264 2700     +CLR AUX
                +
                +
                +.if MOTOR_AZIMUT < 0x40
000265 bd07     +out MOTOR_AZIMUT , AUX
                +.else 
                +sts MOTOR_AZIMUT , AUX
                +OUTPUT MOTOR_AZIMUT , AUX
                 	RPWM MOTOR_AZIMUT
                +
000266 910f     +pop AUX
000267 bf0f     +out SREG , AUX
                 	POPI SREG
000268 910f      	POP AUX
000269 9508      RET
                 
                 MOTOR_ELEVATION_UP:
00026a 930f      	PUSH AUX
                +
00026b b70f     +in AUX , SREG
00026c 930f     +push AUX
                 	PUSHI SREG
                 
                 
                 
                +
00026d 910f     +pop AUX
00026e bf0f     +out SREG , AUX
                 	POPI SREG
00026f 910f      	POP AUX
000270 9508      RET
                 
                 MOTOR_ELEVATION_DOWN:
000271 930f      	PUSH AUX
                +
000272 b70f     +in AUX , SREG
000273 930f     +push AUX
                 	PUSHI SREG
                 
                 
                 
                +
000274 910f     +pop AUX
000275 bf0f     +out SREG , AUX
                 	POPI SREG
000276 910f      	POP AUX
000277 9508      RET
                 
                 MOTOR_ELEVATION_OFF:
000278 930f      	PUSH AUX
                +
000279 b70f     +in AUX , SREG
00027a 930f     +push AUX
                 	PUSHI SREG
00027b 2700      	CLR AUX
                +
                +
                +
                +
00027c 2700     +CLR AUX
                +
                +
                +.if MOTOR_ELEVATION < 0x40
00027d bd08     +out MOTOR_ELEVATION , AUX
                +.else 
                +sts MOTOR_ELEVATION , AUX
                +OUTPUT MOTOR_ELEVATION , AUX
                 	RPWM MOTOR_ELEVATION
                +
00027e 910f     +pop AUX
00027f bf0f     +out SREG , AUX
                 	POPI SREG
000280 910f      	POP AUX
000281 9508      RET


RESOURCE USE INFORMATION
------------------------

Notice:
The register and instruction counts are symbol table hit counts,
and hence implicitly used resources are not counted, eg, the
'lpm' instruction without operands implicitly uses r0 and z,
none of which are counted.

x,y,z are separate entities in the symbol table and are
counted separately from r26..r31 here.

.dseg memory usage only counts static data declared with .byte

"ATmega88" register use summary:
r0 :   0 r1 :   0 r2 :   5 r3 :   5 r4 :   5 r5 :   5 r6 :   5 r7 :   5 
r8 :   4 r9 :   1 r10:   4 r11:   5 r12:   5 r13:   0 r14:   0 r15:   0 
r16: 202 r17:  42 r18:  20 r19:  25 r20:  22 r21:  24 r22:   0 r23:   0 
r24:   0 r25:   0 r26:  14 r27:  11 r28:   0 r29:   0 r30:  25 r31:  25 
x  :   3 y  :   0 z  :  17 
Registers used: 23 out of 35 (65.7%)

"ATmega88" instruction use summary:
.lds  :   0 .sts  :   0 adc   :   4 add   :   4 adiw  :   0 and   :   0 
andi  :  15 asr   :   0 bclr  :   0 bld   :   0 brbc  :   0 brbs  :   0 
brcc  :   4 brcs  :   1 break :   0 breq  :  11 brge  :   0 brhc  :   0 
brhs  :   0 brid  :   0 brie  :   0 brlo  :   9 brlt  :   0 brmi  :   0 
brne  :  13 brpl  :   0 brsh  :   0 brtc  :   0 brts  :   2 brvc  :   0 
brvs  :   0 bset  :   0 bst   :   0 cbi   :   0 cbr   :   1 clc   :   4 
clh   :   0 cli   :   0 cln   :   0 clr   :  19 cls   :   0 clt   :   0 
clv   :   0 clz   :   0 com   :   0 cp    :   6 cpc   :   0 cpi   :  14 
cpse  :   0 dec   :  13 eor   :   0 fmul  :   0 fmuls :   0 fmulsu:   0 
icall :   0 ijmp  :   0 in    :  20 inc   :   3 ld    :   9 ldd   :   0 
ldi   :  55 lds   :  25 lpm   :   1 lsl   :   4 lsr   :   0 mov   :  42 
movw  :   3 mul   :   0 muls  :   0 mulsu :   0 neg   :   0 nop   :   2 
or    :   1 ori   :  13 out   :  27 pop   :  38 push  :  38 rcall :  57 
ret   :  38 reti  :   3 rjmp  :  23 rol   :   4 ror   :   0 sbc   :   0 
sbci  :   0 sbi   :   0 sbic  :   0 sbis  :   0 sbiw  :   0 sbr   :   1 
sbrc  :   1 sbrs  :   0 sec   :   2 seh   :   0 sei   :   1 sen   :   0 
ser   :   1 ses   :   0 set   :   0 sev   :   0 sez   :   0 sleep :   1 
spm   :   0 st    :  10 std   :   0 sts   :  25 sub   :   0 subi  :   0 
swap  :   0 tst   :   2 wdr   :   0 
Instructions used: 44 out of 111 (39.6%)

"ATmega88" memory use summary [bytes]:
Segment   Begin    End      Code   Data   Used    Size   Use%
---------------------------------------------------------------
[.cseg] 0x000000 0x000504   1240      0   1240    8192  15.1%
[.dseg] 0x000100 0x0001b1      0    177    177    1024  17.3%
[.eseg] 0x000000 0x000000      0      0      0     512   0.0%

Assembly complete, 0 errors, 0 warnings
