I 000043 55 1058          1558129173102 si
(_unit VHDL (poarta_si 0 6 (si 0 11 ))
	(_version v98)
	(_time 1558129173103 2019.05.18 00:39:33)
	(_source (\./src/andgate.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_code 89ddd887d6dedc9e8bda9dd3d98cdf8e8a8f808e89)
	(_entity
		(_time 1558129173100)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_process
			(line__13(_architecture 0 0 13 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . si 1 -1
	)
)
I 000042 55 2070          1558129173247 A
(_unit VHDL (binarytobcd 0 6 (a 0 12 ))
	(_version v98)
	(_time 1558129173248 2019.05.18 00:39:33)
	(_source (\./src/BinaryToBcd.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_code 15404512194214031615074e4d1211134313171316)
	(_entity
		(_time 1558129173245)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal Input ~STD_LOGIC_VECTOR{6~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_port (_internal Output ~STD_LOGIC_VECTOR{11~downto~0}~12 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~132 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_process
			(line__39(_architecture 0 0 39 (_assignment (_simple)(_target(2))(_sensitivity(1)))))
		)
		(_subprogram
			(_internal BinToBCD 1 0 14 (_architecture (_function (_uto))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(33686018 33686018 33686018 )
		(33686274 )
		(50528770 )
	)
	(_model . A 2 -1
	)
)
I 000051 55 1330          1558129173352 Behavioral
(_unit VHDL (compare 0 4 (behavioral 0 12 ))
	(_version v98)
	(_time 1558129173353 2019.05.18 00:39:33)
	(_source (\./src/comparator.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 82d7d38cd6d5829583d093d9d18487848184d484d6)
	(_entity
		(_time 1558129173350)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal num1 ~STD_LOGIC_VECTOR{4~downto~0}~12 0 5 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal num2 ~STD_LOGIC_VECTOR{4~downto~0}~122 0 6 (_entity (_in ))))
		(_port (_internal less ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal equal ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_port (_internal greater ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_process
			(line__14(_architecture 0 0 14 (_process (_simple)(_target(2)(3)(4))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Behavioral 1 -1
	)
)
I 000052 55 1087          1558129173407 dmux_1t2_ar
(_unit VHDL (dmux_1t2 0 4 (dmux_1t2_ar 0 12 ))
	(_version v98)
	(_time 1558129173408 2019.05.18 00:39:33)
	(_source (\./src/demux12.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code c1949794949790d6c992879e91c6c5c2c3c7c5c795)
	(_entity
		(_time 1558129173405)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal input ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal sel0 ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal output0 ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_port (_internal output1 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_process
			(line__14(_architecture 0 0 14 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
			(line__15(_architecture 1 0 15 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . dmux_1t2_ar 2 -1
	)
)
I 000053 55 4466          1558129173462 Arch_Display
(_unit VHDL (display 0 6 (arch_display 0 15 ))
	(_version v98)
	(_time 1558129173463 2019.05.18 00:39:33)
	(_source (\./src/Display.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_code efbab9bcb0b9b8f8e9baacb5bfe8e6e9ebe9e6e8ec)
	(_entity
		(_time 1558129173460)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	)
	(_component
		(BinaryToBCD
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal Input ~STD_LOGIC_VECTOR{6~downto~0}~13 0 19 (_entity (_in ))))
				(_port (_internal Output ~STD_LOGIC_VECTOR{11~downto~0}~13 0 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation OP2 0 49 (_component BinaryToBCD )
		(_port
			((CLK)(clk))
			((Input)(BinInput))
			((Output)(BCDInput))
		)
		(_use (_entity . BinaryToBCD)
		)
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal BinInput ~STD_LOGIC_VECTOR{6~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal unitmin ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal tenmin ~STD_LOGIC_VECTOR{3~downto~0}~122 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal digitUnit ~STD_LOGIC_VECTOR{3~downto~0}~13 0 28 (_architecture (_uni ))))
		(_signal (_internal digitTen ~STD_LOGIC_VECTOR{3~downto~0}~13 0 28 (_architecture (_uni ))))
		(_signal (_internal digitHun ~STD_LOGIC_VECTOR{3~downto~0}~13 0 28 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal Led_activating_counter ~STD_LOGIC_VECTOR{1~downto~0}~13 0 29 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal MUX ~STD_LOGIC_VECTOR{3~downto~0}~13 0 30 (_architecture (_uni (_string \"0000"\)))))
		(_signal (_internal CLK_out ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~132 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_signal (_internal BCDInput ~STD_LOGIC_VECTOR{11~downto~0}~132 0 32 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~134 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~136 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~138 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1312 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_process
			(line__51(_architecture 0 0 51 (_assignment (_simple)(_alias((unitmin)(BCDInput(d_3_0))))(_target(2))(_sensitivity(10(d_3_0))))))
			(line__52(_architecture 1 0 52 (_assignment (_simple)(_alias((tenmin)(BCDInput(d_7_4))))(_target(3))(_sensitivity(10(d_7_4))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . Arch_Display 2 -1
	)
)
I 000051 55 1673          1558129173517 Behavioral
(_unit VHDL (clockprescaler 0 5 (behavioral 0 10 ))
	(_version v98)
	(_time 1558129173518 2019.05.18 00:39:33)
	(_source (\./src/div.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 2e7b7e2a28792c382f2a6c757f292c282b292d282d)
	(_entity
		(_time 1558129173515)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in )(_event))))
		(_port (_internal Led ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{19~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 19)(i 0))))))
		(_signal (_internal prescaler ~STD_LOGIC_VECTOR{19~downto~0}~13 0 15 (_architecture (_uni (_string \"11110100001001000000"\)))))
		(_signal (_internal prescaler_counter ~STD_LOGIC_VECTOR{19~downto~0}~13 0 16 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal newClock ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ((i 2))))))
		(_process
			(line__23(_architecture 0 0 23 (_assignment (_simple)(_alias((Led)(newClock)))(_simpleassign BUF)(_target(1))(_sensitivity(4)))))
			(countClock(_architecture 1 0 24 (_process (_simple)(_target(3)(4))(_sensitivity(4)(0))(_read(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 33686018 )
	)
	(_model . Behavioral 2 -1
	)
)
I 000051 55 2534          1558129173572 Behavioral
(_unit VHDL (fifo1_2 0 6 (behavioral 0 15 ))
	(_version v98)
	(_time 1558129173573 2019.05.18 00:39:33)
	(_source (\./src/memram1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 5d08085e000a0f4b095a4c045a5e5f5b5b5b545b5b)
	(_entity
		(_time 1558129173570)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal we ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal wadd ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal radd ~STD_LOGIC_VECTOR{4~downto~0}~122 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal data_in ~STD_LOGIC_VECTOR{9~downto~0}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal data_out ~STD_LOGIC_VECTOR{9~downto~0}~124 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ram 0 17 (_array ~STD_LOGIC_VECTOR{9~downto~0}~13 ((_downto (i 23)(i 0))))))
		(_signal (_internal ram1_1 ram 0 18 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal r_add ~STD_LOGIC_VECTOR{4~downto~0}~13 0 20 (_architecture (_uni ))))
		(_process
			(line__25(_architecture 0 0 25 (_process (_target(6)(7))(_sensitivity(0)(1)(2)(3)(4))(_dssslsensitivity 2)(_monitor))))
			(line__35(_architecture 1 0 35 (_assignment (_simple)(_target(5))(_sensitivity(6)(7))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_split (6)
	)
	(_model . Behavioral 2 -1
	)
)
I 000051 55 1447          1558129173627 nummin_arc
(_unit VHDL (nummin 0 6 (nummin_arc 0 14 ))
	(_version v98)
	(_time 1558129173628 2019.05.18 00:39:33)
	(_source (\./src/nummin.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 9bce9d95cccc9b8dcd9d82c19f9dce9c9e9dcf9dcf)
	(_entity
		(_time 1558129173625)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{5~downto~0}~12 0 10 (_entity (_out ))))
		(_port (_internal tc ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_type (_internal ~INTEGER~range~0~to~60~13 0 17 (_scalar (_to (i 0)(i 60)))))
		(_variable (_internal m ~INTEGER~range~0~to~60~13 0 17 (_process 0 ((i 0)))))
		(_process
			(counter(_architecture 0 0 16 (_process (_simple)(_target(2)(3))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . nummin_arc 1 -1
	)
)
I 000051 55 1361          1558129173682 numora_arh
(_unit VHDL (numora 0 6 (numora_arh 0 13 ))
	(_version v98)
	(_time 1558129173683 2019.05.18 00:39:33)
	(_source (\./src/numora.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code ca9fcc9e9e9dcadc9d9fd8909acc9fcdcfcc9ecc9c)
	(_entity
		(_time 1558129173680)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10 (_entity (_out ))))
		(_type (_internal ~INTEGER~range~0~to~24~13 0 16 (_scalar (_to (i 0)(i 24)))))
		(_variable (_internal m ~INTEGER~range~0~to~24~13 0 16 (_process 0 ((i 0)))))
		(_process
			(counter(_architecture 0 0 15 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . numora_arh 1 -1
	)
)
I 000051 55 1162          1558129173742 numsec_arc
(_unit VHDL (numsec 0 6 (numsec_arc 0 13 ))
	(_version v98)
	(_time 1558129173743 2019.05.18 00:39:33)
	(_source (\./src/numsec.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 085d090f055f081f0a5b1d525a0e5d0f0d0e5c0f0b)
	(_entity
		(_time 1558129173740)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal tc ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_type (_internal ~INTEGER~range~0~to~60~13 0 16 (_scalar (_to (i 0)(i 60)))))
		(_variable (_internal m ~INTEGER~range~0~to~60~13 0 16 (_process 0 ((i 0)))))
		(_process
			(counter(_architecture 0 0 15 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . numsec_arc 1 -1
	)
)
I 000052 55 1365          1558129173795 numtemp_arh
(_unit VHDL (numtemp 0 6 (numtemp_arh 0 13 ))
	(_version v98)
	(_time 1558129173796 2019.05.18 00:39:33)
	(_source (\./src/numtemp.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 47124644451047504213521d424047411240424113)
	(_entity
		(_time 1558129173792)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10 (_entity (_out ))))
		(_type (_internal ~INTEGER~range~0~to~31~13 0 16 (_scalar (_to (i 0)(i 31)))))
		(_variable (_internal m ~INTEGER~range~0~to~31~13 0 16 (_process 0 ((i 0)))))
		(_process
			(counter(_architecture 0 0 15 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . numtemp_arh 1 -1
	)
)
I 000043 55 16955         1558129173851 ex
(_unit VHDL (termostat 0 4 (ex 0 12 ))
	(_version v98)
	(_time 1558129173852 2019.05.18 00:39:33)
	(_source (\./src/termostat.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 75212574752323637377332e277271737472717271)
	(_entity
		(_time 1558129173847)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(ClockPrescaler
			(_object
				(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal Led ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_out ))))
			)
		)
		(numtemp
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 70 (_entity (_out ))))
			)
		)
		(numora
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 64 (_entity (_out ))))
			)
		)
		(dmux_1t2
			(_object
				(_port (_internal input ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal sel0 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal output0 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
				(_port (_internal output1 ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
			)
		)
		(poarta_si
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
			)
		)
		(fifo1_2
			(_object
				(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
				(_port (_internal we ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal wadd ~STD_LOGIC_VECTOR{4~downto~0}~134 0 42 (_entity (_in ))))
				(_port (_internal radd ~STD_LOGIC_VECTOR{4~downto~0}~136 0 43 (_entity (_in ))))
				(_port (_internal data_in ~STD_LOGIC_VECTOR{9~downto~0}~13 0 44 (_entity (_in ))))
				(_port (_internal data_out ~STD_LOGIC_VECTOR{9~downto~0}~138 0 45 (_entity (_out ))))
			)
		)
		(compare
			(_object
				(_port (_internal num1 ~STD_LOGIC_VECTOR{4~downto~0}~13 0 32 (_entity (_in ))))
				(_port (_internal num2 ~STD_LOGIC_VECTOR{4~downto~0}~132 0 33 (_entity (_in ))))
				(_port (_internal less ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ))))
				(_port (_internal equal ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
				(_port (_internal greater ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
			)
		)
		(nummin
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{5~downto~0}~13 0 51 (_entity (_out ))))
				(_port (_internal tc ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_out ))))
			)
		)
		(numsec
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal tc ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_out ))))
			)
		)
		(Display
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 74 (_entity (_in ))))
				(_port (_internal BinInput ~STD_LOGIC_VECTOR{6~downto~0}~13 0 75 (_entity (_in ))))
				(_port (_internal unitmin ~STD_LOGIC_VECTOR{3~downto~0}~13 0 78 (_entity (_out ))))
				(_port (_internal tenmin ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 79 (_entity (_out ))))
			)
		)
		(eAfisareDistanta
			(_object
				(_port (_internal digit0 ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 84 (_entity (_in ))))
				(_port (_internal digit1 ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 85 (_entity (_in ))))
				(_port (_internal digit2 ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 86 (_entity (_in ))))
				(_port (_internal digit3 ~STD_LOGIC_VECTOR{3~downto~0}~1322 0 87 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 88 (_entity (_in ))))
				(_port (_internal cat ~STD_LOGIC_VECTOR{6~downto~0}~1324 0 89 (_entity (_out ))))
				(_port (_internal an ~STD_LOGIC_VECTOR{7~downto~0}~13 0 90 (_entity (_out ))))
			)
		)
	)
	(_instantiation DIV1 0 126 (_component ClockPrescaler )
		(_port
			((clock)(clk100))
			((Led)(out1))
		)
		(_use (_entity . ClockPrescaler)
		)
	)
	(_instantiation TEMPMIN1 0 127 (_component numtemp )
		(_port
			((clk)(TEMPMIN))
			((reset)(reset1))
			((dout)(tempbutonmin))
		)
		(_use (_entity . numtemp)
		)
	)
	(_instantiation TEMPMAX1 0 128 (_component numtemp )
		(_port
			((clk)(TEMPMAX))
			((reset)(reset1))
			((dout)(tempbutonmax))
		)
		(_use (_entity . numtemp)
		)
	)
	(_instantiation ORA1 0 129 (_component numora )
		(_port
			((clk)(ORA))
			((reset)(reset1))
			((dout)(orabuton))
		)
		(_use (_entity . numora)
		)
	)
	(_instantiation DEMUX 0 130 (_component dmux_1t2 )
		(_port
			((input)((i 3)))
			((sel0)(PROG))
			((output0)(out0))
			((output1)(outsi1))
		)
		(_use (_entity . dmux_1t2)
			(_port
				((input)(input))
				((sel0)(sel0))
				((output0)(output0))
				((output1)(output1))
			)
		)
	)
	(_instantiation POARTASI1 0 131 (_component poarta_si )
		(_port
			((A)(outsi1))
			((B)(SET))
			((C)((i 3)))
			((Y)(outsi2))
		)
		(_use (_entity . poarta_si)
			(_port
				((A)(A))
				((B)(B))
				((C)(C))
				((Y)(Y))
			)
		)
	)
	(_instantiation MEMRAM1 0 154 (_component fifo1_2 )
		(_port
			((Clk)(clk100))
			((we)(outsi2))
			((wadd)(adresa))
			((radd)(adresa))
			((data_in)(datain))
			((data_out)(memout))
		)
		(_use (_entity . fifo1_2)
		)
	)
	(_instantiation CMP1 0 155 (_component compare )
		(_port
			((num1)(memout(d_9_5)))
			((num2)(tempsensor))
			((less)(cmp1out))
			((equal)(cmp1out0))
			((greater)(cmp1out00))
		)
		(_use (_entity . compare)
		)
	)
	(_instantiation CMP2 0 156 (_component compare )
		(_port
			((num1)(intcomp1))
			((num2)(intcomp2))
			((less)(cmp2out))
			((equal)(cmp2out0))
			((greater)(cmp2out00))
		)
		(_use (_entity . compare)
		)
	)
	(_instantiation ORA2 0 157 (_component numora )
		(_port
			((clk)(tc2))
			((reset)(reset1))
			((dout)(oraaf))
		)
		(_use (_entity . numora)
		)
	)
	(_instantiation MIN 0 158 (_component nummin )
		(_port
			((clk)(tc1))
			((reset)(reset1))
			((dout)(minaf))
			((tc)(tc2))
		)
		(_use (_entity . nummin)
		)
	)
	(_instantiation SEC 0 159 (_component numsec )
		(_port
			((clk)(out1))
			((reset)(reset1))
			((tc)(tc1))
		)
		(_use (_entity . numsec)
		)
	)
	(_instantiation preluaremin 0 176 (_component Display )
		(_port
			((CLK)(clk100))
			((BinInput)(minaf1))
			((unitmin)(afminunit))
			((tenmin)(afminten))
		)
		(_use (_entity . Display)
		)
	)
	(_instantiation preluareora 0 177 (_component Display )
		(_port
			((CLK)(clk100))
			((BinInput)(oraaf1))
			((unitmin)(aforaunit))
			((tenmin)(aforaten))
		)
		(_use (_entity . Display)
		)
	)
	(_instantiation preluaretemp 0 178 (_component Display )
		(_port
			((CLK)(clk100))
			((BinInput)(tempsensor1))
			((unitmin)(tempsensorunit))
			((tenmin)(tempsensorten))
		)
		(_use (_entity . Display)
		)
	)
	(_instantiation Display1 0 179 (_component eAfisareDistanta )
		(_port
			((digit0)(tempsensorunit))
			((digit1)(tempsensorten))
			((digit2)(afminunit))
			((digit3)(afminten))
			((clk)(clk100))
			((cat)(catod))
			((an)(anod))
		)
		(_use (_implicit)
			(_port
				((digit0)(digit0))
				((digit1)(digit1))
				((digit2)(digit2))
				((digit3)(digit3))
				((clk)(clk))
				((cat)(cat))
				((an)(an))
			)
		)
	)
	(_object
		(_port (_internal SET ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal PROG ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal TEMPMIN ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal TEMPMAX ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal ORA ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal clk100 ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal tempsensor ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6 (_entity (_in ))))
		(_port (_internal heater ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal anod ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal catod ~STD_LOGIC_VECTOR{6~downto~0}~12 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~132 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~134 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~136 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~138 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 70 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 75 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 78 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 79 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 85 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 86 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1322 0 87 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1324 0 89 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 90 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal outsi1 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_architecture (_uni ))))
		(_signal (_internal outsi2 ~extieee.std_logic_1164.STD_LOGIC 0 94 (_architecture (_uni ))))
		(_signal (_internal out0 ~extieee.std_logic_1164.STD_LOGIC 0 95 (_architecture (_uni ))))
		(_signal (_internal out1 ~extieee.std_logic_1164.STD_LOGIC 0 96 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~1326 0 97 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal memout ~STD_LOGIC_VECTOR{9~downto~0}~1326 0 97 (_architecture (_uni ))))
		(_signal (_internal cmp1out ~extieee.std_logic_1164.STD_LOGIC 0 98 (_architecture (_uni ))))
		(_signal (_internal cmp1out0 ~extieee.std_logic_1164.STD_LOGIC 0 99 (_architecture (_uni ))))
		(_signal (_internal cmp1out00 ~extieee.std_logic_1164.STD_LOGIC 0 100 (_architecture (_uni ))))
		(_signal (_internal cmp2out ~extieee.std_logic_1164.STD_LOGIC 0 101 (_architecture (_uni ))))
		(_signal (_internal cmp2out0 ~extieee.std_logic_1164.STD_LOGIC 0 102 (_architecture (_uni ))))
		(_signal (_internal cmp2out00 ~extieee.std_logic_1164.STD_LOGIC 0 103 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~1328 0 104 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal intcomp1 ~STD_LOGIC_VECTOR{4~downto~0}~1328 0 104 (_architecture (_uni ))))
		(_signal (_internal intcomp2 ~STD_LOGIC_VECTOR{4~downto~0}~1328 0 105 (_architecture (_uni ))))
		(_signal (_internal tempbutonmin ~STD_LOGIC_VECTOR{4~downto~0}~1328 0 106 (_architecture (_uni ))))
		(_signal (_internal tempbutonmax ~STD_LOGIC_VECTOR{4~downto~0}~1328 0 107 (_architecture (_uni ))))
		(_signal (_internal orabuton ~STD_LOGIC_VECTOR{4~downto~0}~1328 0 108 (_architecture (_uni ))))
		(_signal (_internal oraaf ~STD_LOGIC_VECTOR{4~downto~0}~1328 0 109 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1330 0 110 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal minaf ~STD_LOGIC_VECTOR{5~downto~0}~1330 0 110 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1332 0 111 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal oraaf1 ~STD_LOGIC_VECTOR{6~downto~0}~1332 0 111 (_architecture (_uni ))))
		(_signal (_internal minaf1 ~STD_LOGIC_VECTOR{6~downto~0}~1332 0 112 (_architecture (_uni ))))
		(_signal (_internal tc1 ~extieee.std_logic_1164.STD_LOGIC 0 113 (_architecture (_uni ))))
		(_signal (_internal tc2 ~extieee.std_logic_1164.STD_LOGIC 0 114 (_architecture (_uni ))))
		(_signal (_internal datain ~STD_LOGIC_VECTOR{9~downto~0}~1326 0 115 (_architecture (_uni ))))
		(_signal (_internal adresa ~STD_LOGIC_VECTOR{4~downto~0}~1328 0 116 (_architecture (_uni ))))
		(_signal (_internal reset1 ~extieee.std_logic_1164.STD_LOGIC 0 117 (_architecture (_uni ))))
		(_signal (_internal tempsensor1 ~STD_LOGIC_VECTOR{6~downto~0}~1332 0 118 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 0 119 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal afisare ~STD_LOGIC_VECTOR{31~downto~0}~13 0 119 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1334 0 120 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal afminunit ~STD_LOGIC_VECTOR{3~downto~0}~1334 0 120 (_architecture (_uni ))))
		(_signal (_internal afminten ~STD_LOGIC_VECTOR{3~downto~0}~1334 0 120 (_architecture (_uni ))))
		(_signal (_internal aforaunit ~STD_LOGIC_VECTOR{3~downto~0}~1334 0 120 (_architecture (_uni ))))
		(_signal (_internal aforaten ~STD_LOGIC_VECTOR{3~downto~0}~1334 0 120 (_architecture (_uni ))))
		(_signal (_internal tempsensorunit ~STD_LOGIC_VECTOR{3~downto~0}~1334 0 120 (_architecture (_uni ))))
		(_signal (_internal tempsensorten ~STD_LOGIC_VECTOR{3~downto~0}~1334 0 120 (_architecture (_uni ))))
		(_process
			(line__124(_architecture 0 0 124 (_assignment (_simple)(_alias((reset1)(reset)))(_simpleassign BUF)(_target(35))(_sensitivity(6)))))
			(line__133(_architecture 1 0 133 (_process (_simple)(_target(33(d_9_5)))(_sensitivity(5))(_read(24)(0)(1)))))
			(line__140(_architecture 2 0 140 (_process (_simple)(_target(33(d_4_0)))(_sensitivity(5))(_read(25)(33(d_9_5))(0)(1)))))
			(line__147(_architecture 3 0 147 (_process (_simple)(_target(22)(23)(34))(_sensitivity(5))(_read(26)(27)(34)))))
			(line__161(_architecture 4 0 161 (_process (_simple)(_target(29)(30)(36))(_sensitivity(5))(_read(27)(28)(7)))))
			(line__168(_architecture 5 0 168 (_process (_simple)(_target(8))(_sensitivity(5))(_read(16)(20)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 2 )
		(514 )
		(2 )
	)
	(_model . ex 6 -1
	)
)
I 000043 55 1058          1558129233210 si
(_unit VHDL (poarta_si 0 6 (si 0 11 ))
	(_version v98)
	(_time 1558129233211 2019.05.18 00:40:33)
	(_source (\./src/andgate.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_code 54015157060301435607400e0451025357525d5354)
	(_entity
		(_time 1558129173099)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_process
			(line__13(_architecture 0 0 13 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . si 1 -1
	)
)
I 000042 55 2070          1558129233326 A
(_unit VHDL (binarytobcd 0 6 (a 0 12 ))
	(_version v98)
	(_time 1558129233327 2019.05.18 00:40:33)
	(_source (\./src/BinaryToBcd.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_code d185d683d986d0c7d2d1c38a89d6d5d787d7d3d7d2)
	(_entity
		(_time 1558129173244)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal Input ~STD_LOGIC_VECTOR{6~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_port (_internal Output ~STD_LOGIC_VECTOR{11~downto~0}~12 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~132 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_process
			(line__39(_architecture 0 0 39 (_assignment (_simple)(_target(2))(_sensitivity(1)))))
		)
		(_subprogram
			(_internal BinToBCD 1 0 14 (_architecture (_function (_uto))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(33686018 33686018 33686018 )
		(33686274 )
		(50528770 )
	)
	(_model . A 2 -1
	)
)
I 000051 55 1330          1558129233428 Behavioral
(_unit VHDL (compare 0 4 (behavioral 0 12 ))
	(_version v98)
	(_time 1558129233429 2019.05.18 00:40:33)
	(_source (\./src/comparator.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 2e7a2b2a2d792e392f7c3f757d282b282d2878287a)
	(_entity
		(_time 1558129173349)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal num1 ~STD_LOGIC_VECTOR{4~downto~0}~12 0 5 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal num2 ~STD_LOGIC_VECTOR{4~downto~0}~122 0 6 (_entity (_in ))))
		(_port (_internal less ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal equal ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_port (_internal greater ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_process
			(line__14(_architecture 0 0 14 (_process (_simple)(_target(2)(3)(4))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Behavioral 1 -1
	)
)
I 000052 55 1087          1558129233483 dmux_1t2_ar
(_unit VHDL (dmux_1t2 0 4 (dmux_1t2_ar 0 12 ))
	(_version v98)
	(_time 1558129233484 2019.05.18 00:40:33)
	(_source (\./src/demux12.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 6d396f6d6d3b3c7a653e2b323d6a696e6f6b696b39)
	(_entity
		(_time 1558129173404)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal input ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal sel0 ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal output0 ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_port (_internal output1 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_process
			(line__14(_architecture 0 0 14 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
			(line__15(_architecture 1 0 15 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . dmux_1t2_ar 2 -1
	)
)
I 000053 55 4466          1558129233538 Arch_Display
(_unit VHDL (display 0 6 (arch_display 0 15 ))
	(_version v98)
	(_time 1558129233539 2019.05.18 00:40:33)
	(_source (\./src/Display.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_code 9bcf9994c0cdcc8c9dced8c1cb9c929d9f9d929c98)
	(_entity
		(_time 1558129173459)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	)
	(_component
		(BinaryToBCD
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal Input ~STD_LOGIC_VECTOR{6~downto~0}~13 0 19 (_entity (_in ))))
				(_port (_internal Output ~STD_LOGIC_VECTOR{11~downto~0}~13 0 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation OP2 0 49 (_component BinaryToBCD )
		(_port
			((CLK)(clk))
			((Input)(BinInput))
			((Output)(BCDInput))
		)
		(_use (_entity . BinaryToBCD)
		)
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal BinInput ~STD_LOGIC_VECTOR{6~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal unitmin ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal tenmin ~STD_LOGIC_VECTOR{3~downto~0}~122 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal digitUnit ~STD_LOGIC_VECTOR{3~downto~0}~13 0 28 (_architecture (_uni ))))
		(_signal (_internal digitTen ~STD_LOGIC_VECTOR{3~downto~0}~13 0 28 (_architecture (_uni ))))
		(_signal (_internal digitHun ~STD_LOGIC_VECTOR{3~downto~0}~13 0 28 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal Led_activating_counter ~STD_LOGIC_VECTOR{1~downto~0}~13 0 29 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal MUX ~STD_LOGIC_VECTOR{3~downto~0}~13 0 30 (_architecture (_uni (_string \"0000"\)))))
		(_signal (_internal CLK_out ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~132 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_signal (_internal BCDInput ~STD_LOGIC_VECTOR{11~downto~0}~132 0 32 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~134 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~136 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~138 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1312 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_process
			(line__51(_architecture 0 0 51 (_assignment (_simple)(_alias((unitmin)(BCDInput(d_3_0))))(_target(2))(_sensitivity(10(d_3_0))))))
			(line__52(_architecture 1 0 52 (_assignment (_simple)(_alias((tenmin)(BCDInput(d_7_4))))(_target(3))(_sensitivity(10(d_7_4))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . Arch_Display 2 -1
	)
)
I 000051 55 1673          1558129233593 Behavioral
(_unit VHDL (clockprescaler 0 5 (behavioral 0 10 ))
	(_version v98)
	(_time 1558129233594 2019.05.18 00:40:33)
	(_source (\./src/div.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code da8edf88d88dd8ccdbde98818bddd8dcdfddd9dcd9)
	(_entity
		(_time 1558129173514)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in )(_event))))
		(_port (_internal Led ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{19~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 19)(i 0))))))
		(_signal (_internal prescaler ~STD_LOGIC_VECTOR{19~downto~0}~13 0 15 (_architecture (_uni (_string \"11110100001001000000"\)))))
		(_signal (_internal prescaler_counter ~STD_LOGIC_VECTOR{19~downto~0}~13 0 16 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal newClock ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ((i 2))))))
		(_process
			(line__23(_architecture 0 0 23 (_assignment (_simple)(_alias((Led)(newClock)))(_simpleassign BUF)(_target(1))(_sensitivity(4)))))
			(countClock(_architecture 1 0 24 (_process (_simple)(_target(3)(4))(_sensitivity(4)(0))(_read(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 33686018 )
	)
	(_model . Behavioral 2 -1
	)
)
I 000051 55 2534          1558129233648 Behavioral
(_unit VHDL (fifo1_2 0 6 (behavioral 0 15 ))
	(_version v98)
	(_time 1558129233649 2019.05.18 00:40:33)
	(_source (\./src/memram1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 095d080f095e5b1f5d0e18500e0a0b0f0f0f000f0f)
	(_entity
		(_time 1558129173569)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal we ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal wadd ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal radd ~STD_LOGIC_VECTOR{4~downto~0}~122 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal data_in ~STD_LOGIC_VECTOR{9~downto~0}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal data_out ~STD_LOGIC_VECTOR{9~downto~0}~124 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ram 0 17 (_array ~STD_LOGIC_VECTOR{9~downto~0}~13 ((_downto (i 23)(i 0))))))
		(_signal (_internal ram1_1 ram 0 18 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal r_add ~STD_LOGIC_VECTOR{4~downto~0}~13 0 20 (_architecture (_uni ))))
		(_process
			(line__25(_architecture 0 0 25 (_process (_target(6)(7))(_sensitivity(0)(1)(2)(3)(4))(_dssslsensitivity 2)(_monitor))))
			(line__35(_architecture 1 0 35 (_assignment (_simple)(_target(5))(_sensitivity(6)(7))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_split (6)
	)
	(_model . Behavioral 2 -1
	)
)
I 000051 55 1447          1558129233708 nummin_arc
(_unit VHDL (nummin 0 6 (nummin_arc 0 14 ))
	(_version v98)
	(_time 1558129233709 2019.05.18 00:40:33)
	(_source (\./src/nummin.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 471315444510475111415e1d434112404241134113)
	(_entity
		(_time 1558129173624)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{5~downto~0}~12 0 10 (_entity (_out ))))
		(_port (_internal tc ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_type (_internal ~INTEGER~range~0~to~60~13 0 17 (_scalar (_to (i 0)(i 60)))))
		(_variable (_internal m ~INTEGER~range~0~to~60~13 0 17 (_process 0 ((i 0)))))
		(_process
			(counter(_architecture 0 0 16 (_process (_simple)(_target(2)(3))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . nummin_arc 1 -1
	)
)
I 000051 55 1361          1558129233763 numora_arh
(_unit VHDL (numora 0 6 (numora_arh 0 13 ))
	(_version v98)
	(_time 1558129233764 2019.05.18 00:40:33)
	(_source (\./src/numora.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 85d1d78a85d28593d2d097dfd583d0828083d183d3)
	(_entity
		(_time 1558129173679)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10 (_entity (_out ))))
		(_type (_internal ~INTEGER~range~0~to~24~13 0 16 (_scalar (_to (i 0)(i 24)))))
		(_variable (_internal m ~INTEGER~range~0~to~24~13 0 16 (_process 0 ((i 0)))))
		(_process
			(counter(_architecture 0 0 15 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . numora_arh 1 -1
	)
)
I 000051 55 1162          1558129233818 numsec_arc
(_unit VHDL (numsec 0 6 (numsec_arc 0 13 ))
	(_version v98)
	(_time 1558129233819 2019.05.18 00:40:33)
	(_source (\./src/numsec.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code b4e0e6e1b5e3b4a3b6e7a1eee6b2e1b3b1b2e0b3b7)
	(_entity
		(_time 1558129173739)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal tc ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_type (_internal ~INTEGER~range~0~to~60~13 0 16 (_scalar (_to (i 0)(i 60)))))
		(_variable (_internal m ~INTEGER~range~0~to~60~13 0 16 (_process 0 ((i 0)))))
		(_process
			(counter(_architecture 0 0 15 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . numsec_arc 1 -1
	)
)
I 000052 55 1365          1558129233873 numtemp_arh
(_unit VHDL (numtemp 0 6 (numtemp_arh 0 13 ))
	(_version v98)
	(_time 1558129233874 2019.05.18 00:40:33)
	(_source (\./src/numtemp.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code f3a7a1a2f5a4f3e4f6a7e6a9f6f4f3f5a6f4f6f5a7)
	(_entity
		(_time 1558129173791)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10 (_entity (_out ))))
		(_type (_internal ~INTEGER~range~0~to~31~13 0 16 (_scalar (_to (i 0)(i 31)))))
		(_variable (_internal m ~INTEGER~range~0~to~31~13 0 16 (_process 0 ((i 0)))))
		(_process
			(counter(_architecture 0 0 15 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . numtemp_arh 1 -1
	)
)
I 000043 55 16955         1558129233931 ex
(_unit VHDL (termostat 0 4 (ex 0 12 ))
	(_version v98)
	(_time 1558129233932 2019.05.18 00:40:33)
	(_source (\./src/termostat.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 21742d25257777372723677a732625272026252625)
	(_entity
		(_time 1558129173846)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(ClockPrescaler
			(_object
				(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal Led ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_out ))))
			)
		)
		(numtemp
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 70 (_entity (_out ))))
			)
		)
		(numora
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 64 (_entity (_out ))))
			)
		)
		(dmux_1t2
			(_object
				(_port (_internal input ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal sel0 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal output0 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
				(_port (_internal output1 ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
			)
		)
		(poarta_si
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
			)
		)
		(fifo1_2
			(_object
				(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
				(_port (_internal we ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal wadd ~STD_LOGIC_VECTOR{4~downto~0}~134 0 42 (_entity (_in ))))
				(_port (_internal radd ~STD_LOGIC_VECTOR{4~downto~0}~136 0 43 (_entity (_in ))))
				(_port (_internal data_in ~STD_LOGIC_VECTOR{9~downto~0}~13 0 44 (_entity (_in ))))
				(_port (_internal data_out ~STD_LOGIC_VECTOR{9~downto~0}~138 0 45 (_entity (_out ))))
			)
		)
		(compare
			(_object
				(_port (_internal num1 ~STD_LOGIC_VECTOR{4~downto~0}~13 0 32 (_entity (_in ))))
				(_port (_internal num2 ~STD_LOGIC_VECTOR{4~downto~0}~132 0 33 (_entity (_in ))))
				(_port (_internal less ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ))))
				(_port (_internal equal ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
				(_port (_internal greater ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
			)
		)
		(nummin
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{5~downto~0}~13 0 51 (_entity (_out ))))
				(_port (_internal tc ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_out ))))
			)
		)
		(numsec
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal tc ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_out ))))
			)
		)
		(Display
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 74 (_entity (_in ))))
				(_port (_internal BinInput ~STD_LOGIC_VECTOR{6~downto~0}~13 0 75 (_entity (_in ))))
				(_port (_internal unitmin ~STD_LOGIC_VECTOR{3~downto~0}~13 0 78 (_entity (_out ))))
				(_port (_internal tenmin ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 79 (_entity (_out ))))
			)
		)
		(eAfisareDistanta
			(_object
				(_port (_internal digit0 ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 84 (_entity (_in ))))
				(_port (_internal digit1 ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 85 (_entity (_in ))))
				(_port (_internal digit2 ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 86 (_entity (_in ))))
				(_port (_internal digit3 ~STD_LOGIC_VECTOR{3~downto~0}~1322 0 87 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 88 (_entity (_in ))))
				(_port (_internal cat ~STD_LOGIC_VECTOR{6~downto~0}~1324 0 89 (_entity (_out ))))
				(_port (_internal an ~STD_LOGIC_VECTOR{7~downto~0}~13 0 90 (_entity (_out ))))
			)
		)
	)
	(_instantiation DIV1 0 126 (_component ClockPrescaler )
		(_port
			((clock)(clk100))
			((Led)(out1))
		)
		(_use (_entity . ClockPrescaler)
		)
	)
	(_instantiation TEMPMIN1 0 127 (_component numtemp )
		(_port
			((clk)(TEMPMIN))
			((reset)(reset1))
			((dout)(tempbutonmin))
		)
		(_use (_entity . numtemp)
		)
	)
	(_instantiation TEMPMAX1 0 128 (_component numtemp )
		(_port
			((clk)(TEMPMAX))
			((reset)(reset1))
			((dout)(tempbutonmax))
		)
		(_use (_entity . numtemp)
		)
	)
	(_instantiation ORA1 0 129 (_component numora )
		(_port
			((clk)(ORA))
			((reset)(reset1))
			((dout)(orabuton))
		)
		(_use (_entity . numora)
		)
	)
	(_instantiation DEMUX 0 130 (_component dmux_1t2 )
		(_port
			((input)((i 3)))
			((sel0)(PROG))
			((output0)(out0))
			((output1)(outsi1))
		)
		(_use (_entity . dmux_1t2)
			(_port
				((input)(input))
				((sel0)(sel0))
				((output0)(output0))
				((output1)(output1))
			)
		)
	)
	(_instantiation POARTASI1 0 131 (_component poarta_si )
		(_port
			((A)(outsi1))
			((B)(SET))
			((C)((i 3)))
			((Y)(outsi2))
		)
		(_use (_entity . poarta_si)
			(_port
				((A)(A))
				((B)(B))
				((C)(C))
				((Y)(Y))
			)
		)
	)
	(_instantiation MEMRAM1 0 154 (_component fifo1_2 )
		(_port
			((Clk)(clk100))
			((we)(outsi2))
			((wadd)(adresa))
			((radd)(adresa))
			((data_in)(datain))
			((data_out)(memout))
		)
		(_use (_entity . fifo1_2)
		)
	)
	(_instantiation CMP1 0 155 (_component compare )
		(_port
			((num1)(memout(d_9_5)))
			((num2)(tempsensor))
			((less)(cmp1out))
			((equal)(cmp1out0))
			((greater)(cmp1out00))
		)
		(_use (_entity . compare)
		)
	)
	(_instantiation CMP2 0 156 (_component compare )
		(_port
			((num1)(intcomp1))
			((num2)(intcomp2))
			((less)(cmp2out))
			((equal)(cmp2out0))
			((greater)(cmp2out00))
		)
		(_use (_entity . compare)
		)
	)
	(_instantiation ORA2 0 157 (_component numora )
		(_port
			((clk)(tc2))
			((reset)(reset1))
			((dout)(oraaf))
		)
		(_use (_entity . numora)
		)
	)
	(_instantiation MIN 0 158 (_component nummin )
		(_port
			((clk)(tc1))
			((reset)(reset1))
			((dout)(minaf))
			((tc)(tc2))
		)
		(_use (_entity . nummin)
		)
	)
	(_instantiation SEC 0 159 (_component numsec )
		(_port
			((clk)(out1))
			((reset)(reset1))
			((tc)(tc1))
		)
		(_use (_entity . numsec)
		)
	)
	(_instantiation preluaremin 0 176 (_component Display )
		(_port
			((CLK)(clk100))
			((BinInput)(minaf1))
			((unitmin)(afminunit))
			((tenmin)(afminten))
		)
		(_use (_entity . Display)
		)
	)
	(_instantiation preluareora 0 177 (_component Display )
		(_port
			((CLK)(clk100))
			((BinInput)(oraaf1))
			((unitmin)(aforaunit))
			((tenmin)(aforaten))
		)
		(_use (_entity . Display)
		)
	)
	(_instantiation preluaretemp 0 178 (_component Display )
		(_port
			((CLK)(clk100))
			((BinInput)(tempsensor1))
			((unitmin)(tempsensorunit))
			((tenmin)(tempsensorten))
		)
		(_use (_entity . Display)
		)
	)
	(_instantiation Display1 0 179 (_component eAfisareDistanta )
		(_port
			((digit0)(tempsensorunit))
			((digit1)(tempsensorten))
			((digit2)(afminunit))
			((digit3)(afminten))
			((clk)(clk100))
			((cat)(catod))
			((an)(anod))
		)
		(_use (_implicit)
			(_port
				((digit0)(digit0))
				((digit1)(digit1))
				((digit2)(digit2))
				((digit3)(digit3))
				((clk)(clk))
				((cat)(cat))
				((an)(an))
			)
		)
	)
	(_object
		(_port (_internal SET ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal PROG ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal TEMPMIN ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal TEMPMAX ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal ORA ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal clk100 ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal tempsensor ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6 (_entity (_in ))))
		(_port (_internal heater ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal anod ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal catod ~STD_LOGIC_VECTOR{6~downto~0}~12 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~132 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~134 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~136 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~138 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 70 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 75 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 78 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 79 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 85 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 86 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1322 0 87 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1324 0 89 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 90 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal outsi1 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_architecture (_uni ))))
		(_signal (_internal outsi2 ~extieee.std_logic_1164.STD_LOGIC 0 94 (_architecture (_uni ))))
		(_signal (_internal out0 ~extieee.std_logic_1164.STD_LOGIC 0 95 (_architecture (_uni ))))
		(_signal (_internal out1 ~extieee.std_logic_1164.STD_LOGIC 0 96 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~1326 0 97 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal memout ~STD_LOGIC_VECTOR{9~downto~0}~1326 0 97 (_architecture (_uni ))))
		(_signal (_internal cmp1out ~extieee.std_logic_1164.STD_LOGIC 0 98 (_architecture (_uni ))))
		(_signal (_internal cmp1out0 ~extieee.std_logic_1164.STD_LOGIC 0 99 (_architecture (_uni ))))
		(_signal (_internal cmp1out00 ~extieee.std_logic_1164.STD_LOGIC 0 100 (_architecture (_uni ))))
		(_signal (_internal cmp2out ~extieee.std_logic_1164.STD_LOGIC 0 101 (_architecture (_uni ))))
		(_signal (_internal cmp2out0 ~extieee.std_logic_1164.STD_LOGIC 0 102 (_architecture (_uni ))))
		(_signal (_internal cmp2out00 ~extieee.std_logic_1164.STD_LOGIC 0 103 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~1328 0 104 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal intcomp1 ~STD_LOGIC_VECTOR{4~downto~0}~1328 0 104 (_architecture (_uni ))))
		(_signal (_internal intcomp2 ~STD_LOGIC_VECTOR{4~downto~0}~1328 0 105 (_architecture (_uni ))))
		(_signal (_internal tempbutonmin ~STD_LOGIC_VECTOR{4~downto~0}~1328 0 106 (_architecture (_uni ))))
		(_signal (_internal tempbutonmax ~STD_LOGIC_VECTOR{4~downto~0}~1328 0 107 (_architecture (_uni ))))
		(_signal (_internal orabuton ~STD_LOGIC_VECTOR{4~downto~0}~1328 0 108 (_architecture (_uni ))))
		(_signal (_internal oraaf ~STD_LOGIC_VECTOR{4~downto~0}~1328 0 109 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1330 0 110 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal minaf ~STD_LOGIC_VECTOR{5~downto~0}~1330 0 110 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1332 0 111 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal oraaf1 ~STD_LOGIC_VECTOR{6~downto~0}~1332 0 111 (_architecture (_uni ))))
		(_signal (_internal minaf1 ~STD_LOGIC_VECTOR{6~downto~0}~1332 0 112 (_architecture (_uni ))))
		(_signal (_internal tc1 ~extieee.std_logic_1164.STD_LOGIC 0 113 (_architecture (_uni ))))
		(_signal (_internal tc2 ~extieee.std_logic_1164.STD_LOGIC 0 114 (_architecture (_uni ))))
		(_signal (_internal datain ~STD_LOGIC_VECTOR{9~downto~0}~1326 0 115 (_architecture (_uni ))))
		(_signal (_internal adresa ~STD_LOGIC_VECTOR{4~downto~0}~1328 0 116 (_architecture (_uni ))))
		(_signal (_internal reset1 ~extieee.std_logic_1164.STD_LOGIC 0 117 (_architecture (_uni ))))
		(_signal (_internal tempsensor1 ~STD_LOGIC_VECTOR{6~downto~0}~1332 0 118 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 0 119 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal afisare ~STD_LOGIC_VECTOR{31~downto~0}~13 0 119 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1334 0 120 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal afminunit ~STD_LOGIC_VECTOR{3~downto~0}~1334 0 120 (_architecture (_uni ))))
		(_signal (_internal afminten ~STD_LOGIC_VECTOR{3~downto~0}~1334 0 120 (_architecture (_uni ))))
		(_signal (_internal aforaunit ~STD_LOGIC_VECTOR{3~downto~0}~1334 0 120 (_architecture (_uni ))))
		(_signal (_internal aforaten ~STD_LOGIC_VECTOR{3~downto~0}~1334 0 120 (_architecture (_uni ))))
		(_signal (_internal tempsensorunit ~STD_LOGIC_VECTOR{3~downto~0}~1334 0 120 (_architecture (_uni ))))
		(_signal (_internal tempsensorten ~STD_LOGIC_VECTOR{3~downto~0}~1334 0 120 (_architecture (_uni ))))
		(_process
			(line__124(_architecture 0 0 124 (_assignment (_simple)(_alias((reset1)(reset)))(_simpleassign BUF)(_target(35))(_sensitivity(6)))))
			(line__133(_architecture 1 0 133 (_process (_simple)(_target(33(d_9_5)))(_sensitivity(5))(_read(0)(1)(24)))))
			(line__140(_architecture 2 0 140 (_process (_simple)(_target(33(d_4_0)))(_sensitivity(5))(_read(0)(1)(25)(33(d_9_5))))))
			(line__147(_architecture 3 0 147 (_process (_simple)(_target(22)(23)(34))(_sensitivity(5))(_read(26)(27)(34)))))
			(line__161(_architecture 4 0 161 (_process (_simple)(_target(29)(30)(36))(_sensitivity(5))(_read(7)(27)(28)))))
			(line__168(_architecture 5 0 168 (_process (_simple)(_target(8))(_sensitivity(5))(_read(16)(20)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 2 )
		(514 )
		(2 )
	)
	(_model . ex 6 -1
	)
)
I 000057 55 4766          1558129233988 aAfisareDistanta
(_unit VHDL (eafisaredistanta 0 5 (aafisaredistanta 0 15 ))
	(_version v98)
	(_time 1558129233989 2019.05.18 00:40:33)
	(_source (\./src/afisooor.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 60346d60613732766f35733a306762666566646669)
	(_entity
		(_time 1558129233986)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal digit0 ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~122 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal digit1 ~STD_LOGIC_VECTOR{3~downto~0}~122 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~124 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal digit2 ~STD_LOGIC_VECTOR{3~downto~0}~124 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~126 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal digit3 ~STD_LOGIC_VECTOR{3~downto~0}~126 0 9 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal cat ~STD_LOGIC_VECTOR{6~downto~0}~12 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal an ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal i0 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17 (_architecture (_uni (_string \"11111110"\)))))
		(_signal (_internal i1 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18 (_architecture (_uni (_string \"11111101"\)))))
		(_signal (_internal i2 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19 (_architecture (_uni (_string \"11111011"\)))))
		(_signal (_internal i3 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20 (_architecture (_uni (_string \"11111111"\)))))
		(_signal (_internal i4 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21 (_architecture (_uni (_string \"11111111"\)))))
		(_signal (_internal i5 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 22 (_architecture (_uni (_string \"11111111"\)))))
		(_signal (_internal i6 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 23 (_architecture (_uni (_string \"11111111"\)))))
		(_signal (_internal i7 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 24 (_architecture (_uni (_string \"11111111"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal count ~STD_LOGIC_VECTOR{15~downto~0}~13 0 26 (_architecture (_uni (_string \"0000000000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal m1 ~STD_LOGIC_VECTOR{3~downto~0}~13 0 27 (_architecture (_uni ))))
		(_process
			(line__32(_architecture 0 0 32 (_process (_simple)(_target(10))(_sensitivity(10))(_read(3)))))
			(line__42(_architecture 1 0 42 (_process (_simple)(_target(8)(9))(_sensitivity(7)(8)(9)(10))(_read(1)(2)))))
			(line__54(_architecture 2 0 54 (_process (_simple)(_target(15))(_sensitivity(4))(_read(15)))))
			(line__61(_architecture 3 0 61 (_process (_simple)(_target(16))(_sensitivity(0)(1)(2)(3)(15(d_15_13))))))
			(line__72(_architecture 4 0 72 (_process (_simple)(_target(6))(_sensitivity(7)(8)(9)(10)(11)(12)(13)(14)(15(d_15_13))))))
			(line__86(_architecture 5 0 86 (_process (_simple)(_target(5))(_sensitivity(16)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 )
		(50529027 50529026 )
		(50529027 50529027 )
		(50463491 )
		(50529027 50528771 )
		(50529027 50463491 )
		(131586 )
		(197122 )
		(131842 )
		(197378 )
		(50529027 )
		(33686019 131586 )
		(50529027 197122 )
		(33686274 131587 )
		(33751810 131586 )
		(50528770 197122 )
		(33751554 131842 )
		(33686018 131842 )
		(50529027 131586 )
		(33686018 131586 )
		(33751554 131586 )
		(50463234 131586 )
		(50463234 131843 )
		(33686019 131843 )
		(33686274 197122 )
		(50463235 131586 )
		(33686019 197122 )
	)
	(_model . aAfisareDistanta 6 -1
	)
)
I 000043 55 1058          1558129372092 si
(_unit VHDL (poarta_si 0 6 (si 0 11 ))
	(_version v98)
	(_time 1558129372093 2019.05.18 00:42:52)
	(_source (\./src/andgate.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_code db88d889df8c8eccd988cf818bde8ddcd8ddd2dcdb)
	(_entity
		(_time 1558129173099)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_process
			(line__13(_architecture 0 0 13 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . si 1 -1
	)
)
I 000042 55 2070          1558129372202 A
(_unit VHDL (binarytobcd 0 6 (a 0 12 ))
	(_version v98)
	(_time 1558129372203 2019.05.18 00:42:52)
	(_source (\./src/BinaryToBcd.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_code 491b4f4b491e485f4a495b12114e4d4f1f4f4b4f4a)
	(_entity
		(_time 1558129173244)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal Input ~STD_LOGIC_VECTOR{6~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_port (_internal Output ~STD_LOGIC_VECTOR{11~downto~0}~12 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~132 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_process
			(line__39(_architecture 0 0 39 (_assignment (_simple)(_target(2))(_sensitivity(1)))))
		)
		(_subprogram
			(_internal BinToBCD 1 0 14 (_architecture (_function (_uto))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(33686018 33686018 33686018 )
		(33686274 )
		(50528770 )
	)
	(_model . A 2 -1
	)
)
I 000051 55 1330          1558129372304 Behavioral
(_unit VHDL (compare 0 4 (behavioral 0 12 ))
	(_version v98)
	(_time 1558129372305 2019.05.18 00:42:52)
	(_source (\./src/comparator.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code a6f4a1f1f6f1a6b1a7f4b7fdf5a0a3a0a5a0f0a0f2)
	(_entity
		(_time 1558129173349)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal num1 ~STD_LOGIC_VECTOR{4~downto~0}~12 0 5 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal num2 ~STD_LOGIC_VECTOR{4~downto~0}~122 0 6 (_entity (_in ))))
		(_port (_internal less ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal equal ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_port (_internal greater ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_process
			(line__14(_architecture 0 0 14 (_process (_simple)(_target(2)(3)(4))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Behavioral 1 -1
	)
)
I 000052 55 1087          1558129372359 dmux_1t2_ar
(_unit VHDL (dmux_1t2 0 4 (dmux_1t2_ar 0 12 ))
	(_version v98)
	(_time 1558129372360 2019.05.18 00:42:52)
	(_source (\./src/demux12.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code e5b7e5b6b4b3b4f2edb6a3bab5e2e1e6e7e3e1e3b1)
	(_entity
		(_time 1558129173404)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal input ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal sel0 ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal output0 ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_port (_internal output1 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_process
			(line__14(_architecture 0 0 14 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
			(line__15(_architecture 1 0 15 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . dmux_1t2_ar 2 -1
	)
)
I 000053 55 4466          1558129372416 Arch_Display
(_unit VHDL (display 0 6 (arch_display 0 15 ))
	(_version v98)
	(_time 1558129372417 2019.05.18 00:42:52)
	(_source (\./src/Display.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_code 13411214194544041546504943141a1517151a1410)
	(_entity
		(_time 1558129173459)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	)
	(_component
		(BinaryToBCD
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal Input ~STD_LOGIC_VECTOR{6~downto~0}~13 0 19 (_entity (_in ))))
				(_port (_internal Output ~STD_LOGIC_VECTOR{11~downto~0}~13 0 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation OP2 0 49 (_component BinaryToBCD )
		(_port
			((CLK)(clk))
			((Input)(BinInput))
			((Output)(BCDInput))
		)
		(_use (_entity . BinaryToBCD)
		)
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal BinInput ~STD_LOGIC_VECTOR{6~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal unitmin ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal tenmin ~STD_LOGIC_VECTOR{3~downto~0}~122 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal digitUnit ~STD_LOGIC_VECTOR{3~downto~0}~13 0 28 (_architecture (_uni ))))
		(_signal (_internal digitTen ~STD_LOGIC_VECTOR{3~downto~0}~13 0 28 (_architecture (_uni ))))
		(_signal (_internal digitHun ~STD_LOGIC_VECTOR{3~downto~0}~13 0 28 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal Led_activating_counter ~STD_LOGIC_VECTOR{1~downto~0}~13 0 29 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal MUX ~STD_LOGIC_VECTOR{3~downto~0}~13 0 30 (_architecture (_uni (_string \"0000"\)))))
		(_signal (_internal CLK_out ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~132 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_signal (_internal BCDInput ~STD_LOGIC_VECTOR{11~downto~0}~132 0 32 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~134 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~136 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~138 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1312 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_process
			(line__51(_architecture 0 0 51 (_assignment (_simple)(_alias((unitmin)(BCDInput(d_3_0))))(_target(2))(_sensitivity(10(d_3_0))))))
			(line__52(_architecture 1 0 52 (_assignment (_simple)(_alias((tenmin)(BCDInput(d_7_4))))(_target(3))(_sensitivity(10(d_7_4))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . Arch_Display 2 -1
	)
)
I 000051 55 1673          1558129372467 Behavioral
(_unit VHDL (clockprescaler 0 5 (behavioral 0 10 ))
	(_version v98)
	(_time 1558129372468 2019.05.18 00:42:52)
	(_source (\./src/div.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 520054510305504453561009035550545755515451)
	(_entity
		(_time 1558129173514)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in )(_event))))
		(_port (_internal Led ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{19~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 19)(i 0))))))
		(_signal (_internal prescaler ~STD_LOGIC_VECTOR{19~downto~0}~13 0 15 (_architecture (_uni (_string \"11110100001001000000"\)))))
		(_signal (_internal prescaler_counter ~STD_LOGIC_VECTOR{19~downto~0}~13 0 16 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal newClock ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ((i 2))))))
		(_process
			(line__23(_architecture 0 0 23 (_assignment (_simple)(_alias((Led)(newClock)))(_simpleassign BUF)(_target(1))(_sensitivity(4)))))
			(countClock(_architecture 1 0 24 (_process (_simple)(_target(3)(4))(_sensitivity(4)(0))(_read(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 33686018 )
	)
	(_model . Behavioral 2 -1
	)
)
I 000051 55 2534          1558129372524 Behavioral
(_unit VHDL (fifo1_2 0 6 (behavioral 0 15 ))
	(_version v98)
	(_time 1558129372525 2019.05.18 00:42:52)
	(_source (\./src/memram1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 90c2939f99c7c286c49781c9979392969696999696)
	(_entity
		(_time 1558129173569)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal we ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal wadd ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal radd ~STD_LOGIC_VECTOR{4~downto~0}~122 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal data_in ~STD_LOGIC_VECTOR{9~downto~0}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal data_out ~STD_LOGIC_VECTOR{9~downto~0}~124 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ram 0 17 (_array ~STD_LOGIC_VECTOR{9~downto~0}~13 ((_downto (i 23)(i 0))))))
		(_signal (_internal ram1_1 ram 0 18 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal r_add ~STD_LOGIC_VECTOR{4~downto~0}~13 0 20 (_architecture (_uni ))))
		(_process
			(line__25(_architecture 0 0 25 (_process (_target(6)(7))(_sensitivity(0)(1)(2)(3)(4))(_dssslsensitivity 2)(_monitor))))
			(line__35(_architecture 1 0 35 (_assignment (_simple)(_target(5))(_sensitivity(6)(7))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_split (6)
	)
	(_model . Behavioral 2 -1
	)
)
I 000051 55 1447          1558129372579 nummin_arc
(_unit VHDL (nummin 0 6 (nummin_arc 0 14 ))
	(_version v98)
	(_time 1558129372580 2019.05.18 00:42:52)
	(_source (\./src/nummin.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code bfedefeaece8bfa9e9b9a6e5bbb9eab8bab9ebb9eb)
	(_entity
		(_time 1558129173624)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{5~downto~0}~12 0 10 (_entity (_out ))))
		(_port (_internal tc ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_type (_internal ~INTEGER~range~0~to~60~13 0 17 (_scalar (_to (i 0)(i 60)))))
		(_variable (_internal m ~INTEGER~range~0~to~60~13 0 17 (_process 0 ((i 0)))))
		(_process
			(counter(_architecture 0 0 16 (_process (_simple)(_target(2)(3))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . nummin_arc 1 -1
	)
)
I 000051 55 1361          1558129372635 numora_arh
(_unit VHDL (numora 0 6 (numora_arh 0 13 ))
	(_version v98)
	(_time 1558129372636 2019.05.18 00:42:52)
	(_source (\./src/numora.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code fdafadacacaafdebaaa8efa7adfba8faf8fba9fbab)
	(_entity
		(_time 1558129173679)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10 (_entity (_out ))))
		(_type (_internal ~INTEGER~range~0~to~24~13 0 16 (_scalar (_to (i 0)(i 24)))))
		(_variable (_internal m ~INTEGER~range~0~to~24~13 0 16 (_process 0 ((i 0)))))
		(_process
			(counter(_architecture 0 0 15 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . numora_arh 1 -1
	)
)
I 000051 55 1162          1558129372690 numsec_arc
(_unit VHDL (numsec 0 6 (numsec_arc 0 13 ))
	(_version v98)
	(_time 1558129372691 2019.05.18 00:42:52)
	(_source (\./src/numsec.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 2c7e7f297a7b2c3b2e7f39767e2a792b292a782b2f)
	(_entity
		(_time 1558129173739)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal tc ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_type (_internal ~INTEGER~range~0~to~60~13 0 16 (_scalar (_to (i 0)(i 60)))))
		(_variable (_internal m ~INTEGER~range~0~to~60~13 0 16 (_process 0 ((i 0)))))
		(_process
			(counter(_architecture 0 0 15 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . numsec_arc 1 -1
	)
)
I 000052 55 1365          1558129372750 numtemp_arh
(_unit VHDL (numtemp 0 6 (numtemp_arh 0 13 ))
	(_version v98)
	(_time 1558129372751 2019.05.18 00:42:52)
	(_source (\./src/numtemp.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 6b39386a3c3c6b7c6e3f7e316e6c6b6d3e6c6e6d3f)
	(_entity
		(_time 1558129173791)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10 (_entity (_out ))))
		(_type (_internal ~INTEGER~range~0~to~31~13 0 16 (_scalar (_to (i 0)(i 31)))))
		(_variable (_internal m ~INTEGER~range~0~to~31~13 0 16 (_process 0 ((i 0)))))
		(_process
			(counter(_architecture 0 0 15 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . numtemp_arh 1 -1
	)
)
I 000057 55 4766          1558129372810 aAfisareDistanta
(_unit VHDL (eafisaredistanta 0 5 (aafisaredistanta 0 15 ))
	(_version v98)
	(_time 1558129372811 2019.05.18 00:42:52)
	(_source (\./src/afisooor.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code a9fbaafea1fefbbfa7a9baf3f9aeabafacafadafa0)
	(_entity
		(_time 1558129233985)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal digit0 ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~122 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal digit1 ~STD_LOGIC_VECTOR{3~downto~0}~122 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~124 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal digit2 ~STD_LOGIC_VECTOR{3~downto~0}~124 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~126 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal digit3 ~STD_LOGIC_VECTOR{3~downto~0}~126 0 9 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal cat ~STD_LOGIC_VECTOR{6~downto~0}~12 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal an ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal i0 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17 (_architecture (_uni (_string \"11111110"\)))))
		(_signal (_internal i1 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18 (_architecture (_uni (_string \"11111101"\)))))
		(_signal (_internal i2 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19 (_architecture (_uni (_string \"11111011"\)))))
		(_signal (_internal i3 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20 (_architecture (_uni (_string \"11111111"\)))))
		(_signal (_internal i4 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21 (_architecture (_uni (_string \"11111111"\)))))
		(_signal (_internal i5 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 22 (_architecture (_uni (_string \"11111111"\)))))
		(_signal (_internal i6 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 23 (_architecture (_uni (_string \"11111111"\)))))
		(_signal (_internal i7 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 24 (_architecture (_uni (_string \"11111111"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal count ~STD_LOGIC_VECTOR{15~downto~0}~13 0 26 (_architecture (_uni (_string \"0000000000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal m1 ~STD_LOGIC_VECTOR{3~downto~0}~13 0 27 (_architecture (_uni ))))
		(_process
			(line__32(_architecture 0 0 32 (_process (_simple)(_target(10))(_sensitivity(10))(_read(3)))))
			(line__44(_architecture 1 0 44 (_process (_simple)(_target(8)(9))(_sensitivity(7)(8)(9)(10))(_read(1)(2)))))
			(line__58(_architecture 2 0 58 (_process (_simple)(_target(15))(_sensitivity(4))(_read(15)))))
			(line__67(_architecture 3 0 67 (_process (_simple)(_target(16))(_sensitivity(15(d_15_13))(0)(1)(2)(3)))))
			(line__80(_architecture 4 0 80 (_process (_simple)(_target(6))(_sensitivity(7)(8)(9)(10)(11)(12)(13)(14)(15(d_15_13))))))
			(line__96(_architecture 5 0 96 (_process (_simple)(_target(5))(_sensitivity(16)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 )
		(50529027 50529026 )
		(50529027 50529027 )
		(50463491 )
		(50529027 50528771 )
		(50529027 50463491 )
		(131586 )
		(197122 )
		(131842 )
		(197378 )
		(50529027 )
		(33686019 131586 )
		(50529027 197122 )
		(33686274 131587 )
		(33751810 131586 )
		(50528770 197122 )
		(33751554 131842 )
		(33686018 131842 )
		(50529027 131586 )
		(33686018 131586 )
		(33751554 131586 )
		(50463234 131586 )
		(50463234 131843 )
		(33686019 131843 )
		(33686274 197122 )
		(50463235 131586 )
		(33686019 197122 )
	)
	(_model . aAfisareDistanta 6 -1
	)
)
I 000043 55 16807         1558129385110 ex
(_unit VHDL (termostat 0 4 (ex 0 12 ))
	(_version v98)
	(_time 1558129385111 2019.05.18 00:43:05)
	(_source (\./src/termostat.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code aea9acf9fef8f8b8a8ace8f5fca9aaa8afa9aaa9aa)
	(_entity
		(_time 1558129173846)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(ClockPrescaler
			(_object
				(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal Led ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_out ))))
			)
		)
		(numtemp
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 70 (_entity (_out ))))
			)
		)
		(numora
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 64 (_entity (_out ))))
			)
		)
		(dmux_1t2
			(_object
				(_port (_internal input ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal sel0 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal output0 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
				(_port (_internal output1 ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
			)
		)
		(poarta_si
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
			)
		)
		(fifo1_2
			(_object
				(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
				(_port (_internal we ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal wadd ~STD_LOGIC_VECTOR{4~downto~0}~134 0 42 (_entity (_in ))))
				(_port (_internal radd ~STD_LOGIC_VECTOR{4~downto~0}~136 0 43 (_entity (_in ))))
				(_port (_internal data_in ~STD_LOGIC_VECTOR{9~downto~0}~13 0 44 (_entity (_in ))))
				(_port (_internal data_out ~STD_LOGIC_VECTOR{9~downto~0}~138 0 45 (_entity (_out ))))
			)
		)
		(compare
			(_object
				(_port (_internal num1 ~STD_LOGIC_VECTOR{4~downto~0}~13 0 32 (_entity (_in ))))
				(_port (_internal num2 ~STD_LOGIC_VECTOR{4~downto~0}~132 0 33 (_entity (_in ))))
				(_port (_internal less ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ))))
				(_port (_internal equal ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
				(_port (_internal greater ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
			)
		)
		(nummin
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{5~downto~0}~13 0 51 (_entity (_out ))))
				(_port (_internal tc ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_out ))))
			)
		)
		(numsec
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal tc ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_out ))))
			)
		)
		(Display
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 74 (_entity (_in ))))
				(_port (_internal BinInput ~STD_LOGIC_VECTOR{6~downto~0}~13 0 75 (_entity (_in ))))
				(_port (_internal unitmin ~STD_LOGIC_VECTOR{3~downto~0}~13 0 78 (_entity (_out ))))
				(_port (_internal tenmin ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 79 (_entity (_out ))))
			)
		)
		(eAfisareDistanta
			(_object
				(_port (_internal digit0 ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 84 (_entity (_in ))))
				(_port (_internal digit1 ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 85 (_entity (_in ))))
				(_port (_internal digit2 ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 86 (_entity (_in ))))
				(_port (_internal digit3 ~STD_LOGIC_VECTOR{3~downto~0}~1322 0 87 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 88 (_entity (_in ))))
				(_port (_internal cat ~STD_LOGIC_VECTOR{6~downto~0}~1324 0 89 (_entity (_out ))))
				(_port (_internal an ~STD_LOGIC_VECTOR{7~downto~0}~13 0 90 (_entity (_out ))))
			)
		)
	)
	(_instantiation DIV1 0 126 (_component ClockPrescaler )
		(_port
			((clock)(clk100))
			((Led)(out1))
		)
		(_use (_entity . ClockPrescaler)
		)
	)
	(_instantiation TEMPMIN1 0 127 (_component numtemp )
		(_port
			((clk)(TEMPMIN))
			((reset)(reset1))
			((dout)(tempbutonmin))
		)
		(_use (_entity . numtemp)
		)
	)
	(_instantiation TEMPMAX1 0 128 (_component numtemp )
		(_port
			((clk)(TEMPMAX))
			((reset)(reset1))
			((dout)(tempbutonmax))
		)
		(_use (_entity . numtemp)
		)
	)
	(_instantiation ORA1 0 129 (_component numora )
		(_port
			((clk)(ORA))
			((reset)(reset1))
			((dout)(orabuton))
		)
		(_use (_entity . numora)
		)
	)
	(_instantiation DEMUX 0 130 (_component dmux_1t2 )
		(_port
			((input)((i 3)))
			((sel0)(PROG))
			((output0)(out0))
			((output1)(outsi1))
		)
		(_use (_entity . dmux_1t2)
			(_port
				((input)(input))
				((sel0)(sel0))
				((output0)(output0))
				((output1)(output1))
			)
		)
	)
	(_instantiation POARTASI1 0 131 (_component poarta_si )
		(_port
			((A)(outsi1))
			((B)(SET))
			((C)((i 3)))
			((Y)(outsi2))
		)
		(_use (_entity . poarta_si)
			(_port
				((A)(A))
				((B)(B))
				((C)(C))
				((Y)(Y))
			)
		)
	)
	(_instantiation MEMRAM1 0 154 (_component fifo1_2 )
		(_port
			((Clk)(clk100))
			((we)(outsi2))
			((wadd)(adresa))
			((radd)(adresa))
			((data_in)(datain))
			((data_out)(memout))
		)
		(_use (_entity . fifo1_2)
		)
	)
	(_instantiation CMP1 0 155 (_component compare )
		(_port
			((num1)(memout(d_9_5)))
			((num2)(tempsensor))
			((less)(cmp1out))
			((equal)(cmp1out0))
			((greater)(cmp1out00))
		)
		(_use (_entity . compare)
		)
	)
	(_instantiation CMP2 0 156 (_component compare )
		(_port
			((num1)(intcomp1))
			((num2)(intcomp2))
			((less)(cmp2out))
			((equal)(cmp2out0))
			((greater)(cmp2out00))
		)
		(_use (_entity . compare)
		)
	)
	(_instantiation ORA2 0 157 (_component numora )
		(_port
			((clk)(tc2))
			((reset)(reset1))
			((dout)(oraaf))
		)
		(_use (_entity . numora)
		)
	)
	(_instantiation MIN 0 158 (_component nummin )
		(_port
			((clk)(tc1))
			((reset)(reset1))
			((dout)(minaf))
			((tc)(tc2))
		)
		(_use (_entity . nummin)
		)
	)
	(_instantiation SEC 0 159 (_component numsec )
		(_port
			((clk)(out1))
			((reset)(reset1))
			((tc)(tc1))
		)
		(_use (_entity . numsec)
		)
	)
	(_instantiation preluaremin 0 176 (_component Display )
		(_port
			((CLK)(clk100))
			((BinInput)(minaf1))
			((unitmin)(afminunit))
			((tenmin)(afminten))
		)
		(_use (_entity . Display)
		)
	)
	(_instantiation preluareora 0 177 (_component Display )
		(_port
			((CLK)(clk100))
			((BinInput)(oraaf1))
			((unitmin)(aforaunit))
			((tenmin)(aforaten))
		)
		(_use (_entity . Display)
		)
	)
	(_instantiation preluaretemp 0 178 (_component Display )
		(_port
			((CLK)(clk100))
			((BinInput)(tempsensor1))
			((unitmin)(tempsensorunit))
			((tenmin)(tempsensorten))
		)
		(_use (_entity . Display)
		)
	)
	(_instantiation Display1 0 179 (_component eAfisareDistanta )
		(_port
			((digit0)(tempsensorunit))
			((digit1)(tempsensorten))
			((digit2)(afminunit))
			((digit3)(afminten))
			((clk)(clk100))
			((cat)(catod))
			((an)(anod))
		)
		(_use (_entity . eAfisareDistanta)
		)
	)
	(_object
		(_port (_internal SET ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal PROG ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal TEMPMIN ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal TEMPMAX ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal ORA ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal clk100 ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal tempsensor ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6 (_entity (_in ))))
		(_port (_internal heater ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal anod ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal catod ~STD_LOGIC_VECTOR{6~downto~0}~12 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~132 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~134 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~136 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~138 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 70 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 75 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 78 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 79 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 85 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 86 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1322 0 87 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1324 0 89 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 90 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal outsi1 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_architecture (_uni ))))
		(_signal (_internal outsi2 ~extieee.std_logic_1164.STD_LOGIC 0 94 (_architecture (_uni ))))
		(_signal (_internal out0 ~extieee.std_logic_1164.STD_LOGIC 0 95 (_architecture (_uni ))))
		(_signal (_internal out1 ~extieee.std_logic_1164.STD_LOGIC 0 96 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~1326 0 97 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal memout ~STD_LOGIC_VECTOR{9~downto~0}~1326 0 97 (_architecture (_uni ))))
		(_signal (_internal cmp1out ~extieee.std_logic_1164.STD_LOGIC 0 98 (_architecture (_uni ))))
		(_signal (_internal cmp1out0 ~extieee.std_logic_1164.STD_LOGIC 0 99 (_architecture (_uni ))))
		(_signal (_internal cmp1out00 ~extieee.std_logic_1164.STD_LOGIC 0 100 (_architecture (_uni ))))
		(_signal (_internal cmp2out ~extieee.std_logic_1164.STD_LOGIC 0 101 (_architecture (_uni ))))
		(_signal (_internal cmp2out0 ~extieee.std_logic_1164.STD_LOGIC 0 102 (_architecture (_uni ))))
		(_signal (_internal cmp2out00 ~extieee.std_logic_1164.STD_LOGIC 0 103 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~1328 0 104 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal intcomp1 ~STD_LOGIC_VECTOR{4~downto~0}~1328 0 104 (_architecture (_uni ))))
		(_signal (_internal intcomp2 ~STD_LOGIC_VECTOR{4~downto~0}~1328 0 105 (_architecture (_uni ))))
		(_signal (_internal tempbutonmin ~STD_LOGIC_VECTOR{4~downto~0}~1328 0 106 (_architecture (_uni ))))
		(_signal (_internal tempbutonmax ~STD_LOGIC_VECTOR{4~downto~0}~1328 0 107 (_architecture (_uni ))))
		(_signal (_internal orabuton ~STD_LOGIC_VECTOR{4~downto~0}~1328 0 108 (_architecture (_uni ))))
		(_signal (_internal oraaf ~STD_LOGIC_VECTOR{4~downto~0}~1328 0 109 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1330 0 110 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal minaf ~STD_LOGIC_VECTOR{5~downto~0}~1330 0 110 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1332 0 111 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal oraaf1 ~STD_LOGIC_VECTOR{6~downto~0}~1332 0 111 (_architecture (_uni ))))
		(_signal (_internal minaf1 ~STD_LOGIC_VECTOR{6~downto~0}~1332 0 112 (_architecture (_uni ))))
		(_signal (_internal tc1 ~extieee.std_logic_1164.STD_LOGIC 0 113 (_architecture (_uni ))))
		(_signal (_internal tc2 ~extieee.std_logic_1164.STD_LOGIC 0 114 (_architecture (_uni ))))
		(_signal (_internal datain ~STD_LOGIC_VECTOR{9~downto~0}~1326 0 115 (_architecture (_uni ))))
		(_signal (_internal adresa ~STD_LOGIC_VECTOR{4~downto~0}~1328 0 116 (_architecture (_uni ))))
		(_signal (_internal reset1 ~extieee.std_logic_1164.STD_LOGIC 0 117 (_architecture (_uni ))))
		(_signal (_internal tempsensor1 ~STD_LOGIC_VECTOR{6~downto~0}~1332 0 118 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 0 119 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal afisare ~STD_LOGIC_VECTOR{31~downto~0}~13 0 119 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1334 0 120 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal afminunit ~STD_LOGIC_VECTOR{3~downto~0}~1334 0 120 (_architecture (_uni ))))
		(_signal (_internal afminten ~STD_LOGIC_VECTOR{3~downto~0}~1334 0 120 (_architecture (_uni ))))
		(_signal (_internal aforaunit ~STD_LOGIC_VECTOR{3~downto~0}~1334 0 120 (_architecture (_uni ))))
		(_signal (_internal aforaten ~STD_LOGIC_VECTOR{3~downto~0}~1334 0 120 (_architecture (_uni ))))
		(_signal (_internal tempsensorunit ~STD_LOGIC_VECTOR{3~downto~0}~1334 0 120 (_architecture (_uni ))))
		(_signal (_internal tempsensorten ~STD_LOGIC_VECTOR{3~downto~0}~1334 0 120 (_architecture (_uni ))))
		(_process
			(line__124(_architecture 0 0 124 (_assignment (_simple)(_alias((reset1)(reset)))(_simpleassign BUF)(_target(35))(_sensitivity(6)))))
			(line__133(_architecture 1 0 133 (_process (_simple)(_target(33(d_9_5)))(_sensitivity(5))(_read(0)(1)(24)))))
			(line__140(_architecture 2 0 140 (_process (_simple)(_target(33(d_4_0)))(_sensitivity(5))(_read(0)(1)(25)(33(d_9_5))))))
			(line__147(_architecture 3 0 147 (_process (_simple)(_target(22)(23)(34))(_sensitivity(5))(_read(26)(27)(34)))))
			(line__161(_architecture 4 0 161 (_process (_simple)(_target(29)(30)(36))(_sensitivity(5))(_read(7)(27)(28)))))
			(line__168(_architecture 5 0 168 (_process (_simple)(_target(8))(_sensitivity(5))(_read(16)(20)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 2 )
		(514 )
		(2 )
	)
	(_model . ex 6 -1
	)
)
I 000043 55 16580         1558129430703 ex
(_unit VHDL (termostat 0 4 (ex 0 12 ))
	(_version v98)
	(_time 1558129430704 2019.05.18 00:43:50)
	(_source (\./src/termostat.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code cd98c1989c9b9bdbcbc88b969fcac9cbcccac9cac9)
	(_entity
		(_time 1558129173846)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(ClockPrescaler
			(_object
				(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal Led ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_out ))))
			)
		)
		(numtemp
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 70 (_entity (_out ))))
			)
		)
		(numora
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 64 (_entity (_out ))))
			)
		)
		(dmux_1t2
			(_object
				(_port (_internal input ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal sel0 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal output0 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
				(_port (_internal output1 ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
			)
		)
		(poarta_si
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
			)
		)
		(fifo1_2
			(_object
				(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
				(_port (_internal we ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal wadd ~STD_LOGIC_VECTOR{4~downto~0}~134 0 42 (_entity (_in ))))
				(_port (_internal radd ~STD_LOGIC_VECTOR{4~downto~0}~136 0 43 (_entity (_in ))))
				(_port (_internal data_in ~STD_LOGIC_VECTOR{9~downto~0}~13 0 44 (_entity (_in ))))
				(_port (_internal data_out ~STD_LOGIC_VECTOR{9~downto~0}~138 0 45 (_entity (_out ))))
			)
		)
		(compare
			(_object
				(_port (_internal num1 ~STD_LOGIC_VECTOR{4~downto~0}~13 0 32 (_entity (_in ))))
				(_port (_internal num2 ~STD_LOGIC_VECTOR{4~downto~0}~132 0 33 (_entity (_in ))))
				(_port (_internal less ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ))))
				(_port (_internal equal ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
				(_port (_internal greater ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
			)
		)
		(nummin
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{5~downto~0}~13 0 51 (_entity (_out ))))
				(_port (_internal tc ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_out ))))
			)
		)
		(numsec
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal tc ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_out ))))
			)
		)
		(Display
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 74 (_entity (_in ))))
				(_port (_internal BinInput ~STD_LOGIC_VECTOR{6~downto~0}~13 0 75 (_entity (_in ))))
				(_port (_internal unitmin ~STD_LOGIC_VECTOR{3~downto~0}~13 0 78 (_entity (_out ))))
				(_port (_internal tenmin ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 79 (_entity (_out ))))
			)
		)
		(eAfisareDistanta
			(_object
				(_port (_internal digit0 ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 84 (_entity (_in ))))
				(_port (_internal digit1 ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 85 (_entity (_in ))))
				(_port (_internal digit2 ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 86 (_entity (_in ))))
				(_port (_internal digit3 ~STD_LOGIC_VECTOR{3~downto~0}~1322 0 87 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 88 (_entity (_in ))))
				(_port (_internal cat ~STD_LOGIC_VECTOR{6~downto~0}~1324 0 89 (_entity (_out ))))
				(_port (_internal an ~STD_LOGIC_VECTOR{7~downto~0}~13 0 90 (_entity (_out ))))
			)
		)
	)
	(_instantiation DIV1 0 125 (_component ClockPrescaler )
		(_port
			((clock)(clk100))
			((Led)(out1))
		)
		(_use (_entity . ClockPrescaler)
		)
	)
	(_instantiation TEMPMIN1 0 126 (_component numtemp )
		(_port
			((clk)(TEMPMIN))
			((reset)(reset1))
			((dout)(tempbutonmin))
		)
		(_use (_entity . numtemp)
		)
	)
	(_instantiation TEMPMAX1 0 127 (_component numtemp )
		(_port
			((clk)(TEMPMAX))
			((reset)(reset1))
			((dout)(tempbutonmax))
		)
		(_use (_entity . numtemp)
		)
	)
	(_instantiation ORA1 0 128 (_component numora )
		(_port
			((clk)(ORA))
			((reset)(reset1))
			((dout)(orabuton))
		)
		(_use (_entity . numora)
		)
	)
	(_instantiation DEMUX 0 129 (_component dmux_1t2 )
		(_port
			((input)((i 3)))
			((sel0)(PROG))
			((output0)(out0))
			((output1)(outsi1))
		)
		(_use (_entity . dmux_1t2)
			(_port
				((input)(input))
				((sel0)(sel0))
				((output0)(output0))
				((output1)(output1))
			)
		)
	)
	(_instantiation POARTASI1 0 130 (_component poarta_si )
		(_port
			((A)(outsi1))
			((B)(SET))
			((C)((i 3)))
			((Y)(outsi2))
		)
		(_use (_entity . poarta_si)
			(_port
				((A)(A))
				((B)(B))
				((C)(C))
				((Y)(Y))
			)
		)
	)
	(_instantiation MEMRAM1 0 153 (_component fifo1_2 )
		(_port
			((Clk)(clk100))
			((we)(outsi2))
			((wadd)(adresa))
			((radd)(adresa))
			((data_in)(datain))
			((data_out)(memout))
		)
		(_use (_entity . fifo1_2)
		)
	)
	(_instantiation CMP1 0 154 (_component compare )
		(_port
			((num1)(memout(d_9_5)))
			((num2)(tempsensor))
			((less)(cmp1out))
			((equal)(cmp1out0))
			((greater)(cmp1out00))
		)
		(_use (_entity . compare)
		)
	)
	(_instantiation CMP2 0 155 (_component compare )
		(_port
			((num1)(intcomp1))
			((num2)(intcomp2))
			((less)(cmp2out))
			((equal)(cmp2out0))
			((greater)(cmp2out00))
		)
		(_use (_entity . compare)
		)
	)
	(_instantiation ORA2 0 156 (_component numora )
		(_port
			((clk)(tc2))
			((reset)(reset1))
			((dout)(oraaf))
		)
		(_use (_entity . numora)
		)
	)
	(_instantiation MIN 0 157 (_component nummin )
		(_port
			((clk)(tc1))
			((reset)(reset1))
			((dout)(minaf))
			((tc)(tc2))
		)
		(_use (_entity . nummin)
		)
	)
	(_instantiation SEC 0 158 (_component numsec )
		(_port
			((clk)(out1))
			((reset)(reset1))
			((tc)(tc1))
		)
		(_use (_entity . numsec)
		)
	)
	(_instantiation preluaremin 0 175 (_component Display )
		(_port
			((CLK)(clk100))
			((BinInput)(minaf1))
			((unitmin)(afminunit))
			((tenmin)(afminten))
		)
		(_use (_entity . Display)
		)
	)
	(_instantiation preluareora 0 176 (_component Display )
		(_port
			((CLK)(clk100))
			((BinInput)(oraaf1))
			((unitmin)(aforaunit))
			((tenmin)(aforaten))
		)
		(_use (_entity . Display)
		)
	)
	(_instantiation preluaretemp 0 177 (_component Display )
		(_port
			((CLK)(clk100))
			((BinInput)(tempsensor1))
			((unitmin)(tempsensorunit))
			((tenmin)(tempsensorten))
		)
		(_use (_entity . Display)
		)
	)
	(_instantiation Display1 0 178 (_component eAfisareDistanta )
		(_port
			((digit0)(tempsensorunit))
			((digit1)(tempsensorten))
			((digit2)(afminunit))
			((digit3)(afminten))
			((clk)(clk100))
			((cat)(catod))
			((an)(anod))
		)
		(_use (_entity . eAfisareDistanta)
		)
	)
	(_object
		(_port (_internal SET ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal PROG ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal TEMPMIN ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal TEMPMAX ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal ORA ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal clk100 ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal tempsensor ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6 (_entity (_in ))))
		(_port (_internal heater ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal anod ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal catod ~STD_LOGIC_VECTOR{6~downto~0}~12 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~132 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~134 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~136 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~138 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 70 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 75 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 78 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 79 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 85 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 86 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1322 0 87 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1324 0 89 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 90 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal outsi1 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_architecture (_uni ))))
		(_signal (_internal outsi2 ~extieee.std_logic_1164.STD_LOGIC 0 94 (_architecture (_uni ))))
		(_signal (_internal out0 ~extieee.std_logic_1164.STD_LOGIC 0 95 (_architecture (_uni ))))
		(_signal (_internal out1 ~extieee.std_logic_1164.STD_LOGIC 0 96 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~1326 0 97 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal memout ~STD_LOGIC_VECTOR{9~downto~0}~1326 0 97 (_architecture (_uni ))))
		(_signal (_internal cmp1out ~extieee.std_logic_1164.STD_LOGIC 0 98 (_architecture (_uni ))))
		(_signal (_internal cmp1out0 ~extieee.std_logic_1164.STD_LOGIC 0 99 (_architecture (_uni ))))
		(_signal (_internal cmp1out00 ~extieee.std_logic_1164.STD_LOGIC 0 100 (_architecture (_uni ))))
		(_signal (_internal cmp2out ~extieee.std_logic_1164.STD_LOGIC 0 101 (_architecture (_uni ))))
		(_signal (_internal cmp2out0 ~extieee.std_logic_1164.STD_LOGIC 0 102 (_architecture (_uni ))))
		(_signal (_internal cmp2out00 ~extieee.std_logic_1164.STD_LOGIC 0 103 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~1328 0 104 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal intcomp1 ~STD_LOGIC_VECTOR{4~downto~0}~1328 0 104 (_architecture (_uni ))))
		(_signal (_internal intcomp2 ~STD_LOGIC_VECTOR{4~downto~0}~1328 0 105 (_architecture (_uni ))))
		(_signal (_internal tempbutonmin ~STD_LOGIC_VECTOR{4~downto~0}~1328 0 106 (_architecture (_uni ))))
		(_signal (_internal tempbutonmax ~STD_LOGIC_VECTOR{4~downto~0}~1328 0 107 (_architecture (_uni ))))
		(_signal (_internal orabuton ~STD_LOGIC_VECTOR{4~downto~0}~1328 0 108 (_architecture (_uni ))))
		(_signal (_internal oraaf ~STD_LOGIC_VECTOR{4~downto~0}~1328 0 109 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1330 0 110 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal minaf ~STD_LOGIC_VECTOR{5~downto~0}~1330 0 110 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1332 0 111 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal oraaf1 ~STD_LOGIC_VECTOR{6~downto~0}~1332 0 111 (_architecture (_uni ))))
		(_signal (_internal minaf1 ~STD_LOGIC_VECTOR{6~downto~0}~1332 0 112 (_architecture (_uni ))))
		(_signal (_internal tc1 ~extieee.std_logic_1164.STD_LOGIC 0 113 (_architecture (_uni ))))
		(_signal (_internal tc2 ~extieee.std_logic_1164.STD_LOGIC 0 114 (_architecture (_uni ))))
		(_signal (_internal datain ~STD_LOGIC_VECTOR{9~downto~0}~1326 0 115 (_architecture (_uni ))))
		(_signal (_internal adresa ~STD_LOGIC_VECTOR{4~downto~0}~1328 0 116 (_architecture (_uni ))))
		(_signal (_internal reset1 ~extieee.std_logic_1164.STD_LOGIC 0 117 (_architecture (_uni ))))
		(_signal (_internal tempsensor1 ~STD_LOGIC_VECTOR{6~downto~0}~1332 0 118 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1334 0 119 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal afminunit ~STD_LOGIC_VECTOR{3~downto~0}~1334 0 119 (_architecture (_uni ))))
		(_signal (_internal afminten ~STD_LOGIC_VECTOR{3~downto~0}~1334 0 119 (_architecture (_uni ))))
		(_signal (_internal aforaunit ~STD_LOGIC_VECTOR{3~downto~0}~1334 0 119 (_architecture (_uni ))))
		(_signal (_internal aforaten ~STD_LOGIC_VECTOR{3~downto~0}~1334 0 119 (_architecture (_uni ))))
		(_signal (_internal tempsensorunit ~STD_LOGIC_VECTOR{3~downto~0}~1334 0 119 (_architecture (_uni ))))
		(_signal (_internal tempsensorten ~STD_LOGIC_VECTOR{3~downto~0}~1334 0 119 (_architecture (_uni ))))
		(_process
			(line__123(_architecture 0 0 123 (_assignment (_simple)(_alias((reset1)(reset)))(_simpleassign BUF)(_target(35))(_sensitivity(6)))))
			(line__132(_architecture 1 0 132 (_process (_simple)(_target(33(d_9_5)))(_sensitivity(5))(_read(0)(1)(24)))))
			(line__139(_architecture 2 0 139 (_process (_simple)(_target(33(d_4_0)))(_sensitivity(5))(_read(0)(1)(25)(33(d_9_5))))))
			(line__146(_architecture 3 0 146 (_process (_simple)(_target(22)(23)(34))(_sensitivity(5))(_read(26)(27)(34)))))
			(line__160(_architecture 4 0 160 (_process (_simple)(_target(29)(30)(36))(_sensitivity(5))(_read(7)(27)(28)))))
			(line__167(_architecture 5 0 167 (_process (_simple)(_target(8))(_sensitivity(5))(_read(16)(20)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 2 )
		(514 )
		(2 )
	)
	(_model . ex 6 -1
	)
)
I 000043 55 16580         1558129937239 ex
(_unit VHDL (termostat 0 4 (ex 0 12 ))
	(_version v98)
	(_time 1558129937240 2019.05.18 00:52:17)
	(_source (\./src/termostat.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 74747375752222627271322f267370727573707370)
	(_entity
		(_time 1558129173846)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(ClockPrescaler
			(_object
				(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal Led ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_out ))))
			)
		)
		(numtemp
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 70 (_entity (_out ))))
			)
		)
		(numora
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 64 (_entity (_out ))))
			)
		)
		(dmux_1t2
			(_object
				(_port (_internal input ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal sel0 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal output0 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
				(_port (_internal output1 ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
			)
		)
		(poarta_si
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
			)
		)
		(fifo1_2
			(_object
				(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
				(_port (_internal we ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal wadd ~STD_LOGIC_VECTOR{4~downto~0}~134 0 42 (_entity (_in ))))
				(_port (_internal radd ~STD_LOGIC_VECTOR{4~downto~0}~136 0 43 (_entity (_in ))))
				(_port (_internal data_in ~STD_LOGIC_VECTOR{9~downto~0}~13 0 44 (_entity (_in ))))
				(_port (_internal data_out ~STD_LOGIC_VECTOR{9~downto~0}~138 0 45 (_entity (_out ))))
			)
		)
		(compare
			(_object
				(_port (_internal num1 ~STD_LOGIC_VECTOR{4~downto~0}~13 0 32 (_entity (_in ))))
				(_port (_internal num2 ~STD_LOGIC_VECTOR{4~downto~0}~132 0 33 (_entity (_in ))))
				(_port (_internal less ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ))))
				(_port (_internal equal ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
				(_port (_internal greater ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
			)
		)
		(nummin
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{5~downto~0}~13 0 51 (_entity (_out ))))
				(_port (_internal tc ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_out ))))
			)
		)
		(numsec
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal tc ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_out ))))
			)
		)
		(Display
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 74 (_entity (_in ))))
				(_port (_internal BinInput ~STD_LOGIC_VECTOR{6~downto~0}~13 0 75 (_entity (_in ))))
				(_port (_internal unitmin ~STD_LOGIC_VECTOR{3~downto~0}~13 0 78 (_entity (_out ))))
				(_port (_internal tenmin ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 79 (_entity (_out ))))
			)
		)
		(eAfisareDistanta
			(_object
				(_port (_internal digit0 ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 84 (_entity (_in ))))
				(_port (_internal digit1 ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 85 (_entity (_in ))))
				(_port (_internal digit2 ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 86 (_entity (_in ))))
				(_port (_internal digit3 ~STD_LOGIC_VECTOR{3~downto~0}~1322 0 87 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 88 (_entity (_in ))))
				(_port (_internal cat ~STD_LOGIC_VECTOR{6~downto~0}~1324 0 89 (_entity (_out ))))
				(_port (_internal an ~STD_LOGIC_VECTOR{7~downto~0}~13 0 90 (_entity (_out ))))
			)
		)
	)
	(_instantiation DIV1 0 125 (_component ClockPrescaler )
		(_port
			((clock)(clk100))
			((Led)(out1))
		)
		(_use (_entity . ClockPrescaler)
		)
	)
	(_instantiation TEMPMIN1 0 126 (_component numtemp )
		(_port
			((clk)(TEMPMIN))
			((reset)(reset1))
			((dout)(tempbutonmin))
		)
		(_use (_entity . numtemp)
		)
	)
	(_instantiation TEMPMAX1 0 127 (_component numtemp )
		(_port
			((clk)(TEMPMAX))
			((reset)(reset1))
			((dout)(tempbutonmax))
		)
		(_use (_entity . numtemp)
		)
	)
	(_instantiation ORA1 0 128 (_component numora )
		(_port
			((clk)(ORA))
			((reset)(reset1))
			((dout)(orabuton))
		)
		(_use (_entity . numora)
		)
	)
	(_instantiation DEMUX 0 129 (_component dmux_1t2 )
		(_port
			((input)((i 3)))
			((sel0)(PROG))
			((output0)(out0))
			((output1)(outsi1))
		)
		(_use (_entity . dmux_1t2)
			(_port
				((input)(input))
				((sel0)(sel0))
				((output0)(output0))
				((output1)(output1))
			)
		)
	)
	(_instantiation POARTASI1 0 130 (_component poarta_si )
		(_port
			((A)(outsi1))
			((B)(SET))
			((C)((i 3)))
			((Y)(outsi2))
		)
		(_use (_entity . poarta_si)
			(_port
				((A)(A))
				((B)(B))
				((C)(C))
				((Y)(Y))
			)
		)
	)
	(_instantiation MEMRAM1 0 153 (_component fifo1_2 )
		(_port
			((Clk)(clk100))
			((we)(outsi2))
			((wadd)(adresa))
			((radd)(adresa))
			((data_in)(datain))
			((data_out)(memout))
		)
		(_use (_entity . fifo1_2)
		)
	)
	(_instantiation CMP1 0 154 (_component compare )
		(_port
			((num1)(memout(d_9_5)))
			((num2)(tempsensor))
			((less)(cmp1out))
			((equal)(cmp1out0))
			((greater)(cmp1out00))
		)
		(_use (_entity . compare)
		)
	)
	(_instantiation CMP2 0 155 (_component compare )
		(_port
			((num1)(intcomp1))
			((num2)(intcomp2))
			((less)(cmp2out))
			((equal)(cmp2out0))
			((greater)(cmp2out00))
		)
		(_use (_entity . compare)
		)
	)
	(_instantiation ORA2 0 156 (_component numora )
		(_port
			((clk)(tc2))
			((reset)(reset1))
			((dout)(oraaf))
		)
		(_use (_entity . numora)
		)
	)
	(_instantiation MIN 0 157 (_component nummin )
		(_port
			((clk)(tc1))
			((reset)(reset1))
			((dout)(minaf))
			((tc)(tc2))
		)
		(_use (_entity . nummin)
		)
	)
	(_instantiation SEC 0 158 (_component numsec )
		(_port
			((clk)(out1))
			((reset)(reset1))
			((tc)(tc1))
		)
		(_use (_entity . numsec)
		)
	)
	(_instantiation preluaremin 0 175 (_component Display )
		(_port
			((CLK)(clk100))
			((BinInput)(minaf1))
			((unitmin)(afminunit))
			((tenmin)(afminten))
		)
		(_use (_entity . Display)
		)
	)
	(_instantiation preluareora 0 176 (_component Display )
		(_port
			((CLK)(clk100))
			((BinInput)(oraaf1))
			((unitmin)(aforaunit))
			((tenmin)(aforaten))
		)
		(_use (_entity . Display)
		)
	)
	(_instantiation preluaretemp 0 177 (_component Display )
		(_port
			((CLK)(clk100))
			((BinInput)(tempsensor1))
			((unitmin)(tempsensorunit))
			((tenmin)(tempsensorten))
		)
		(_use (_entity . Display)
		)
	)
	(_instantiation Display1 0 178 (_component eAfisareDistanta )
		(_port
			((digit0)(tempsensorunit))
			((digit1)(tempsensorten))
			((digit2)(afminunit))
			((digit3)(afminten))
			((clk)(clk100))
			((cat)(catod))
			((an)(anod))
		)
		(_use (_entity . eAfisareDistanta)
		)
	)
	(_object
		(_port (_internal SET ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal PROG ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal TEMPMIN ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal TEMPMAX ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal ORA ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal clk100 ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal tempsensor ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6 (_entity (_in ))))
		(_port (_internal heater ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal anod ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal catod ~STD_LOGIC_VECTOR{6~downto~0}~12 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~132 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~134 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~136 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~138 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 70 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 75 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 78 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 79 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 85 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 86 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1322 0 87 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1324 0 89 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 90 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal outsi1 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_architecture (_uni ))))
		(_signal (_internal outsi2 ~extieee.std_logic_1164.STD_LOGIC 0 94 (_architecture (_uni ))))
		(_signal (_internal out0 ~extieee.std_logic_1164.STD_LOGIC 0 95 (_architecture (_uni ))))
		(_signal (_internal out1 ~extieee.std_logic_1164.STD_LOGIC 0 96 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~1326 0 97 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal memout ~STD_LOGIC_VECTOR{9~downto~0}~1326 0 97 (_architecture (_uni ))))
		(_signal (_internal cmp1out ~extieee.std_logic_1164.STD_LOGIC 0 98 (_architecture (_uni ))))
		(_signal (_internal cmp1out0 ~extieee.std_logic_1164.STD_LOGIC 0 99 (_architecture (_uni ))))
		(_signal (_internal cmp1out00 ~extieee.std_logic_1164.STD_LOGIC 0 100 (_architecture (_uni ))))
		(_signal (_internal cmp2out ~extieee.std_logic_1164.STD_LOGIC 0 101 (_architecture (_uni ))))
		(_signal (_internal cmp2out0 ~extieee.std_logic_1164.STD_LOGIC 0 102 (_architecture (_uni ))))
		(_signal (_internal cmp2out00 ~extieee.std_logic_1164.STD_LOGIC 0 103 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~1328 0 104 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal intcomp1 ~STD_LOGIC_VECTOR{4~downto~0}~1328 0 104 (_architecture (_uni ))))
		(_signal (_internal intcomp2 ~STD_LOGIC_VECTOR{4~downto~0}~1328 0 105 (_architecture (_uni ))))
		(_signal (_internal tempbutonmin ~STD_LOGIC_VECTOR{4~downto~0}~1328 0 106 (_architecture (_uni ))))
		(_signal (_internal tempbutonmax ~STD_LOGIC_VECTOR{4~downto~0}~1328 0 107 (_architecture (_uni ))))
		(_signal (_internal orabuton ~STD_LOGIC_VECTOR{4~downto~0}~1328 0 108 (_architecture (_uni ))))
		(_signal (_internal oraaf ~STD_LOGIC_VECTOR{4~downto~0}~1328 0 109 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1330 0 110 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal minaf ~STD_LOGIC_VECTOR{5~downto~0}~1330 0 110 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1332 0 111 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal oraaf1 ~STD_LOGIC_VECTOR{6~downto~0}~1332 0 111 (_architecture (_uni ))))
		(_signal (_internal minaf1 ~STD_LOGIC_VECTOR{6~downto~0}~1332 0 112 (_architecture (_uni ))))
		(_signal (_internal tc1 ~extieee.std_logic_1164.STD_LOGIC 0 113 (_architecture (_uni ))))
		(_signal (_internal tc2 ~extieee.std_logic_1164.STD_LOGIC 0 114 (_architecture (_uni ))))
		(_signal (_internal datain ~STD_LOGIC_VECTOR{9~downto~0}~1326 0 115 (_architecture (_uni ))))
		(_signal (_internal adresa ~STD_LOGIC_VECTOR{4~downto~0}~1328 0 116 (_architecture (_uni ))))
		(_signal (_internal reset1 ~extieee.std_logic_1164.STD_LOGIC 0 117 (_architecture (_uni ))))
		(_signal (_internal tempsensor1 ~STD_LOGIC_VECTOR{6~downto~0}~1332 0 118 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1334 0 119 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal afminunit ~STD_LOGIC_VECTOR{3~downto~0}~1334 0 119 (_architecture (_uni ))))
		(_signal (_internal afminten ~STD_LOGIC_VECTOR{3~downto~0}~1334 0 119 (_architecture (_uni ))))
		(_signal (_internal aforaunit ~STD_LOGIC_VECTOR{3~downto~0}~1334 0 119 (_architecture (_uni ))))
		(_signal (_internal aforaten ~STD_LOGIC_VECTOR{3~downto~0}~1334 0 119 (_architecture (_uni ))))
		(_signal (_internal tempsensorunit ~STD_LOGIC_VECTOR{3~downto~0}~1334 0 119 (_architecture (_uni ))))
		(_signal (_internal tempsensorten ~STD_LOGIC_VECTOR{3~downto~0}~1334 0 119 (_architecture (_uni ))))
		(_process
			(line__123(_architecture 0 0 123 (_assignment (_simple)(_alias((reset1)(reset)))(_simpleassign BUF)(_target(35))(_sensitivity(6)))))
			(line__132(_architecture 1 0 132 (_process (_simple)(_target(33(d_9_5)))(_sensitivity(5))(_read(0)(1)(24)))))
			(line__139(_architecture 2 0 139 (_process (_simple)(_target(33(d_4_0)))(_sensitivity(5))(_read(0)(1)(25)(33(d_9_5))))))
			(line__146(_architecture 3 0 146 (_process (_simple)(_target(22)(23)(34))(_sensitivity(5))(_read(26)(27)(34)))))
			(line__160(_architecture 4 0 160 (_process (_simple)(_target(29)(30)(36))(_sensitivity(5))(_read(7)(27)(28)))))
			(line__167(_architecture 5 0 167 (_process (_simple)(_target(8))(_sensitivity(5))(_read(18)(20)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 2 )
		(514 )
		(2 )
	)
	(_model . ex 6 -1
	)
)
I 000043 55 17076         1558130440227 ex
(_unit VHDL (termostat 0 4 (ex 0 12 ))
	(_version v98)
	(_time 1558130440228 2019.05.18 01:00:40)
	(_source (\./src/termostat.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 46434244451010504342001d144142404741424142)
	(_entity
		(_time 1558129173846)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(ClockPrescaler
			(_object
				(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal Led ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_out ))))
			)
		)
		(numtemp
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 70 (_entity (_out ))))
			)
		)
		(numora
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 64 (_entity (_out ))))
			)
		)
		(dmux_1t2
			(_object
				(_port (_internal input ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal sel0 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal output0 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
				(_port (_internal output1 ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
			)
		)
		(poarta_si
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
			)
		)
		(fifo1_2
			(_object
				(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
				(_port (_internal we ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal wadd ~STD_LOGIC_VECTOR{4~downto~0}~134 0 42 (_entity (_in ))))
				(_port (_internal radd ~STD_LOGIC_VECTOR{4~downto~0}~136 0 43 (_entity (_in ))))
				(_port (_internal data_in ~STD_LOGIC_VECTOR{9~downto~0}~13 0 44 (_entity (_in ))))
				(_port (_internal data_out ~STD_LOGIC_VECTOR{9~downto~0}~138 0 45 (_entity (_out ))))
			)
		)
		(compare
			(_object
				(_port (_internal num1 ~STD_LOGIC_VECTOR{4~downto~0}~13 0 32 (_entity (_in ))))
				(_port (_internal num2 ~STD_LOGIC_VECTOR{4~downto~0}~132 0 33 (_entity (_in ))))
				(_port (_internal less ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ))))
				(_port (_internal equal ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
				(_port (_internal greater ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
			)
		)
		(nummin
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{5~downto~0}~13 0 51 (_entity (_out ))))
				(_port (_internal tc ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_out ))))
			)
		)
		(numsec
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal tc ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_out ))))
			)
		)
		(Display
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 74 (_entity (_in ))))
				(_port (_internal BinInput ~STD_LOGIC_VECTOR{6~downto~0}~13 0 75 (_entity (_in ))))
				(_port (_internal unitmin ~STD_LOGIC_VECTOR{3~downto~0}~13 0 78 (_entity (_out ))))
				(_port (_internal tenmin ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 79 (_entity (_out ))))
			)
		)
		(eAfisareDistanta
			(_object
				(_port (_internal digit0 ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 84 (_entity (_in ))))
				(_port (_internal digit1 ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 85 (_entity (_in ))))
				(_port (_internal digit2 ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 86 (_entity (_in ))))
				(_port (_internal digit3 ~STD_LOGIC_VECTOR{3~downto~0}~1322 0 87 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 88 (_entity (_in ))))
				(_port (_internal cat ~STD_LOGIC_VECTOR{6~downto~0}~1324 0 89 (_entity (_out ))))
				(_port (_internal an ~STD_LOGIC_VECTOR{7~downto~0}~13 0 90 (_entity (_out ))))
			)
		)
	)
	(_instantiation DIV1 0 105 (_component ClockPrescaler )
		(_port
			((clock)(clk100))
			((Led)(out1))
		)
		(_use (_entity . ClockPrescaler)
		)
	)
	(_instantiation TEMPMIN1 0 106 (_component numtemp )
		(_port
			((clk)(TEMPMIN))
			((reset)(reset1))
			((dout)(tempbutonmin))
		)
		(_use (_entity . numtemp)
		)
	)
	(_instantiation TEMPMAX1 0 107 (_component numtemp )
		(_port
			((clk)(TEMPMAX))
			((reset)(reset1))
			((dout)(tempbutonmax))
		)
		(_use (_entity . numtemp)
		)
	)
	(_instantiation ORA1 0 108 (_component numora )
		(_port
			((clk)(ORA))
			((reset)(reset1))
			((dout)(orabuton))
		)
		(_use (_entity . numora)
		)
	)
	(_instantiation DEMUX 0 109 (_component dmux_1t2 )
		(_port
			((input)((i 3)))
			((sel0)(PROG))
			((output0)(out0))
			((output1)(outsi1))
		)
		(_use (_entity . dmux_1t2)
			(_port
				((input)(input))
				((sel0)(sel0))
				((output0)(output0))
				((output1)(output1))
			)
		)
	)
	(_instantiation POARTASI1 0 110 (_component poarta_si )
		(_port
			((A)(outsi1))
			((B)(SET))
			((C)((i 3)))
			((Y)(outsi2))
		)
		(_use (_entity . poarta_si)
			(_port
				((A)(A))
				((B)(B))
				((C)(C))
				((Y)(Y))
			)
		)
	)
	(_instantiation MEMRAM1 0 133 (_component fifo1_2 )
		(_port
			((Clk)(clk100))
			((we)(outsi2))
			((wadd)(adresa))
			((radd)(adresa))
			((data_in)(datain))
			((data_out)(memout))
		)
		(_use (_entity . fifo1_2)
		)
	)
	(_instantiation CMP1 0 134 (_component compare )
		(_port
			((num1)(memout(d_9_5)))
			((num2)(tempsensor))
			((less)(cmp1out))
			((equal)(cmp1out0))
			((greater)(cmp1out00))
		)
		(_use (_entity . compare)
		)
	)
	(_instantiation CMP2 0 135 (_component compare )
		(_port
			((num1)(intcomp1))
			((num2)(intcomp2))
			((less)(cmp2out))
			((equal)(cmp2out0))
			((greater)(cmp2out00))
		)
		(_use (_entity . compare)
		)
	)
	(_instantiation CMP3 0 136 (_component compare )
		(_port
			((num1)(memout(d_4_0)))
			((num2)(tempsensor))
			((less)(cmp3out))
			((equal)(cmp3out0))
			((greater)(cmp3out00))
		)
		(_use (_entity . compare)
		)
	)
	(_instantiation ORA2 0 137 (_component numora )
		(_port
			((clk)(tc2))
			((reset)(reset1))
			((dout)(oraaf))
		)
		(_use (_entity . numora)
		)
	)
	(_instantiation MIN 0 138 (_component nummin )
		(_port
			((clk)(tc1))
			((reset)(reset1))
			((dout)(minaf))
			((tc)(tc2))
		)
		(_use (_entity . nummin)
		)
	)
	(_instantiation SEC 0 139 (_component numsec )
		(_port
			((clk)(out1))
			((reset)(reset1))
			((tc)(tc1))
		)
		(_use (_entity . numsec)
		)
	)
	(_instantiation preluaremin 0 158 (_component Display )
		(_port
			((CLK)(clk100))
			((BinInput)(minaf1))
			((unitmin)(afminunit))
			((tenmin)(afminten))
		)
		(_use (_entity . Display)
		)
	)
	(_instantiation preluareora 0 159 (_component Display )
		(_port
			((CLK)(clk100))
			((BinInput)(oraaf1))
			((unitmin)(aforaunit))
			((tenmin)(aforaten))
		)
		(_use (_entity . Display)
		)
	)
	(_instantiation preluaretemp 0 160 (_component Display )
		(_port
			((CLK)(clk100))
			((BinInput)(tempsensor1))
			((unitmin)(tempsensorunit))
			((tenmin)(tempsensorten))
		)
		(_use (_entity . Display)
		)
	)
	(_instantiation Display1 0 161 (_component eAfisareDistanta )
		(_port
			((digit0)(tempsensorunit))
			((digit1)(tempsensorten))
			((digit2)(afminunit))
			((digit3)(afminten))
			((clk)(clk100))
			((cat)(catod))
			((an)(anod))
		)
		(_use (_entity . eAfisareDistanta)
		)
	)
	(_object
		(_port (_internal SET ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal PROG ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal TEMPMIN ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal TEMPMAX ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal ORA ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal clk100 ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal tempsensor ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6 (_entity (_in ))))
		(_port (_internal heater ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal anod ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal catod ~STD_LOGIC_VECTOR{6~downto~0}~12 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~132 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~134 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~136 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~138 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 70 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 75 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 78 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 79 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 85 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 86 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1322 0 87 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1324 0 89 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 90 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal outsi1 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_architecture (_uni ))))
		(_signal (_internal outsi2 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_architecture (_uni ))))
		(_signal (_internal out0 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_architecture (_uni ))))
		(_signal (_internal out1 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_architecture (_uni ))))
		(_signal (_internal tc1 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_architecture (_uni ))))
		(_signal (_internal tc2 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_architecture (_uni ))))
		(_signal (_internal reset1 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~1326 0 94 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal memout ~STD_LOGIC_VECTOR{9~downto~0}~1326 0 94 (_architecture (_uni ))))
		(_signal (_internal datain ~STD_LOGIC_VECTOR{9~downto~0}~1326 0 94 (_architecture (_uni ))))
		(_signal (_internal cmp1out ~extieee.std_logic_1164.STD_LOGIC 0 95 (_architecture (_uni ))))
		(_signal (_internal cmp1out0 ~extieee.std_logic_1164.STD_LOGIC 0 95 (_architecture (_uni ))))
		(_signal (_internal cmp1out00 ~extieee.std_logic_1164.STD_LOGIC 0 95 (_architecture (_uni ))))
		(_signal (_internal cmp2out ~extieee.std_logic_1164.STD_LOGIC 0 95 (_architecture (_uni ))))
		(_signal (_internal cmp2out0 ~extieee.std_logic_1164.STD_LOGIC 0 95 (_architecture (_uni ))))
		(_signal (_internal cmp2out00 ~extieee.std_logic_1164.STD_LOGIC 0 95 (_architecture (_uni ))))
		(_signal (_internal cmp3out ~extieee.std_logic_1164.STD_LOGIC 0 95 (_architecture (_uni ))))
		(_signal (_internal cmp3out0 ~extieee.std_logic_1164.STD_LOGIC 0 95 (_architecture (_uni ))))
		(_signal (_internal cmp3out00 ~extieee.std_logic_1164.STD_LOGIC 0 95 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~1328 0 96 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal intcomp1 ~STD_LOGIC_VECTOR{4~downto~0}~1328 0 96 (_architecture (_uni ))))
		(_signal (_internal intcomp2 ~STD_LOGIC_VECTOR{4~downto~0}~1328 0 96 (_architecture (_uni ))))
		(_signal (_internal tempbutonmin ~STD_LOGIC_VECTOR{4~downto~0}~1328 0 96 (_architecture (_uni ))))
		(_signal (_internal tempbutonmax ~STD_LOGIC_VECTOR{4~downto~0}~1328 0 96 (_architecture (_uni ))))
		(_signal (_internal orabuton ~STD_LOGIC_VECTOR{4~downto~0}~1328 0 96 (_architecture (_uni ))))
		(_signal (_internal oraaf ~STD_LOGIC_VECTOR{4~downto~0}~1328 0 96 (_architecture (_uni ))))
		(_signal (_internal adresa ~STD_LOGIC_VECTOR{4~downto~0}~1328 0 96 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1330 0 97 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal minaf ~STD_LOGIC_VECTOR{5~downto~0}~1330 0 97 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1332 0 98 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal oraaf1 ~STD_LOGIC_VECTOR{6~downto~0}~1332 0 98 (_architecture (_uni ))))
		(_signal (_internal minaf1 ~STD_LOGIC_VECTOR{6~downto~0}~1332 0 98 (_architecture (_uni ))))
		(_signal (_internal tempsensor1 ~STD_LOGIC_VECTOR{6~downto~0}~1332 0 98 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1334 0 99 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal afminunit ~STD_LOGIC_VECTOR{3~downto~0}~1334 0 99 (_architecture (_uni ))))
		(_signal (_internal afminten ~STD_LOGIC_VECTOR{3~downto~0}~1334 0 99 (_architecture (_uni ))))
		(_signal (_internal aforaunit ~STD_LOGIC_VECTOR{3~downto~0}~1334 0 99 (_architecture (_uni ))))
		(_signal (_internal aforaten ~STD_LOGIC_VECTOR{3~downto~0}~1334 0 99 (_architecture (_uni ))))
		(_signal (_internal tempsensorunit ~STD_LOGIC_VECTOR{3~downto~0}~1334 0 99 (_architecture (_uni ))))
		(_signal (_internal tempsensorten ~STD_LOGIC_VECTOR{3~downto~0}~1334 0 99 (_architecture (_uni ))))
		(_process
			(line__103(_architecture 0 0 103 (_assignment (_simple)(_alias((reset1)(reset)))(_simpleassign BUF)(_target(17))(_sensitivity(6)))))
			(line__112(_architecture 1 0 112 (_process (_simple)(_target(19(d_9_5)))(_sensitivity(5))(_read(0)(1)(31)))))
			(line__119(_architecture 2 0 119 (_process (_simple)(_target(19(d_4_0)))(_sensitivity(5))(_read(0)(1)(19(d_9_5))(32)))))
			(line__126(_architecture 3 0 126 (_process (_simple)(_target(29)(30)(35))(_sensitivity(5))(_read(33)(34)(35)))))
			(line__141(_architecture 4 0 141 (_process (_simple)(_target(37)(38)(39))(_sensitivity(5))(_read(7)(34)(36)))))
			(line__148(_architecture 5 0 148 (_process (_simple)(_target(8))(_sensitivity(5))(_read(22)(24)(27)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 2 )
		(514 )
		(2 )
	)
	(_model . ex 6 -1
	)
)
I 000043 55 17076         1558130534768 ex
(_unit VHDL (termostat 0 4 (ex 0 12 ))
	(_version v98)
	(_time 1558130534769 2019.05.18 01:02:14)
	(_source (\./src/termostat.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 8f818a81dcd9d9998a8ac9d4dd888b898e888b888b)
	(_entity
		(_time 1558129173846)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(ClockPrescaler
			(_object
				(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal Led ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_out ))))
			)
		)
		(numtemp
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 70 (_entity (_out ))))
			)
		)
		(numora
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 64 (_entity (_out ))))
			)
		)
		(dmux_1t2
			(_object
				(_port (_internal input ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal sel0 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal output0 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
				(_port (_internal output1 ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
			)
		)
		(poarta_si
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
			)
		)
		(fifo1_2
			(_object
				(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
				(_port (_internal we ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal wadd ~STD_LOGIC_VECTOR{4~downto~0}~134 0 42 (_entity (_in ))))
				(_port (_internal radd ~STD_LOGIC_VECTOR{4~downto~0}~136 0 43 (_entity (_in ))))
				(_port (_internal data_in ~STD_LOGIC_VECTOR{9~downto~0}~13 0 44 (_entity (_in ))))
				(_port (_internal data_out ~STD_LOGIC_VECTOR{9~downto~0}~138 0 45 (_entity (_out ))))
			)
		)
		(compare
			(_object
				(_port (_internal num1 ~STD_LOGIC_VECTOR{4~downto~0}~13 0 32 (_entity (_in ))))
				(_port (_internal num2 ~STD_LOGIC_VECTOR{4~downto~0}~132 0 33 (_entity (_in ))))
				(_port (_internal less ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ))))
				(_port (_internal equal ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
				(_port (_internal greater ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
			)
		)
		(nummin
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{5~downto~0}~13 0 51 (_entity (_out ))))
				(_port (_internal tc ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_out ))))
			)
		)
		(numsec
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal tc ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_out ))))
			)
		)
		(Display
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 74 (_entity (_in ))))
				(_port (_internal BinInput ~STD_LOGIC_VECTOR{6~downto~0}~13 0 75 (_entity (_in ))))
				(_port (_internal unitmin ~STD_LOGIC_VECTOR{3~downto~0}~13 0 78 (_entity (_out ))))
				(_port (_internal tenmin ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 79 (_entity (_out ))))
			)
		)
		(eAfisareDistanta
			(_object
				(_port (_internal digit0 ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 84 (_entity (_in ))))
				(_port (_internal digit1 ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 85 (_entity (_in ))))
				(_port (_internal digit2 ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 86 (_entity (_in ))))
				(_port (_internal digit3 ~STD_LOGIC_VECTOR{3~downto~0}~1322 0 87 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 88 (_entity (_in ))))
				(_port (_internal cat ~STD_LOGIC_VECTOR{6~downto~0}~1324 0 89 (_entity (_out ))))
				(_port (_internal an ~STD_LOGIC_VECTOR{7~downto~0}~13 0 90 (_entity (_out ))))
			)
		)
	)
	(_instantiation DIV1 0 105 (_component ClockPrescaler )
		(_port
			((clock)(clk100))
			((Led)(out1))
		)
		(_use (_entity . ClockPrescaler)
		)
	)
	(_instantiation TEMPMIN1 0 106 (_component numtemp )
		(_port
			((clk)(TEMPMIN))
			((reset)(reset1))
			((dout)(tempbutonmin))
		)
		(_use (_entity . numtemp)
		)
	)
	(_instantiation TEMPMAX1 0 107 (_component numtemp )
		(_port
			((clk)(TEMPMAX))
			((reset)(reset1))
			((dout)(tempbutonmax))
		)
		(_use (_entity . numtemp)
		)
	)
	(_instantiation ORA1 0 108 (_component numora )
		(_port
			((clk)(ORA))
			((reset)(reset1))
			((dout)(orabuton))
		)
		(_use (_entity . numora)
		)
	)
	(_instantiation DEMUX 0 109 (_component dmux_1t2 )
		(_port
			((input)((i 3)))
			((sel0)(PROG))
			((output0)(out0))
			((output1)(outsi1))
		)
		(_use (_entity . dmux_1t2)
			(_port
				((input)(input))
				((sel0)(sel0))
				((output0)(output0))
				((output1)(output1))
			)
		)
	)
	(_instantiation POARTASI1 0 110 (_component poarta_si )
		(_port
			((A)(outsi1))
			((B)(SET))
			((C)((i 3)))
			((Y)(outsi2))
		)
		(_use (_entity . poarta_si)
			(_port
				((A)(A))
				((B)(B))
				((C)(C))
				((Y)(Y))
			)
		)
	)
	(_instantiation MEMRAM1 0 133 (_component fifo1_2 )
		(_port
			((Clk)(clk100))
			((we)(outsi2))
			((wadd)(adresa))
			((radd)(adresa))
			((data_in)(datain))
			((data_out)(memout))
		)
		(_use (_entity . fifo1_2)
		)
	)
	(_instantiation CMP1 0 134 (_component compare )
		(_port
			((num1)(memout(d_9_5)))
			((num2)(tempsensor))
			((less)(cmp1out))
			((equal)(cmp1out0))
			((greater)(cmp1out00))
		)
		(_use (_entity . compare)
		)
	)
	(_instantiation CMP2 0 135 (_component compare )
		(_port
			((num1)(intcomp1))
			((num2)(intcomp2))
			((less)(cmp2out))
			((equal)(cmp2out0))
			((greater)(cmp2out00))
		)
		(_use (_entity . compare)
		)
	)
	(_instantiation CMP3 0 136 (_component compare )
		(_port
			((num1)(memout(d_4_0)))
			((num2)(tempsensor))
			((less)(cmp3out))
			((equal)(cmp3out0))
			((greater)(cmp3out00))
		)
		(_use (_entity . compare)
		)
	)
	(_instantiation ORA2 0 137 (_component numora )
		(_port
			((clk)(tc2))
			((reset)(reset1))
			((dout)(oraaf))
		)
		(_use (_entity . numora)
		)
	)
	(_instantiation MIN 0 138 (_component nummin )
		(_port
			((clk)(tc1))
			((reset)(reset1))
			((dout)(minaf))
			((tc)(tc2))
		)
		(_use (_entity . nummin)
		)
	)
	(_instantiation SEC 0 139 (_component numsec )
		(_port
			((clk)(out1))
			((reset)(reset1))
			((tc)(tc1))
		)
		(_use (_entity . numsec)
		)
	)
	(_instantiation preluaremin 0 159 (_component Display )
		(_port
			((CLK)(clk100))
			((BinInput)(minaf1))
			((unitmin)(afminunit))
			((tenmin)(afminten))
		)
		(_use (_entity . Display)
		)
	)
	(_instantiation preluareora 0 160 (_component Display )
		(_port
			((CLK)(clk100))
			((BinInput)(oraaf1))
			((unitmin)(aforaunit))
			((tenmin)(aforaten))
		)
		(_use (_entity . Display)
		)
	)
	(_instantiation preluaretemp 0 161 (_component Display )
		(_port
			((CLK)(clk100))
			((BinInput)(tempsensor1))
			((unitmin)(tempsensorunit))
			((tenmin)(tempsensorten))
		)
		(_use (_entity . Display)
		)
	)
	(_instantiation Display1 0 162 (_component eAfisareDistanta )
		(_port
			((digit0)(tempsensorunit))
			((digit1)(tempsensorten))
			((digit2)(afminunit))
			((digit3)(afminten))
			((clk)(clk100))
			((cat)(catod))
			((an)(anod))
		)
		(_use (_entity . eAfisareDistanta)
		)
	)
	(_object
		(_port (_internal SET ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal PROG ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal TEMPMIN ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal TEMPMAX ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal ORA ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal clk100 ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal tempsensor ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6 (_entity (_in ))))
		(_port (_internal heater ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal anod ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal catod ~STD_LOGIC_VECTOR{6~downto~0}~12 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~132 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~134 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~136 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~138 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 70 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 75 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 78 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 79 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 85 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 86 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1322 0 87 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1324 0 89 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 90 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal outsi1 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_architecture (_uni ))))
		(_signal (_internal outsi2 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_architecture (_uni ))))
		(_signal (_internal out0 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_architecture (_uni ))))
		(_signal (_internal out1 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_architecture (_uni ))))
		(_signal (_internal tc1 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_architecture (_uni ))))
		(_signal (_internal tc2 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_architecture (_uni ))))
		(_signal (_internal reset1 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~1326 0 94 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal memout ~STD_LOGIC_VECTOR{9~downto~0}~1326 0 94 (_architecture (_uni ))))
		(_signal (_internal datain ~STD_LOGIC_VECTOR{9~downto~0}~1326 0 94 (_architecture (_uni ))))
		(_signal (_internal cmp1out ~extieee.std_logic_1164.STD_LOGIC 0 95 (_architecture (_uni ))))
		(_signal (_internal cmp1out0 ~extieee.std_logic_1164.STD_LOGIC 0 95 (_architecture (_uni ))))
		(_signal (_internal cmp1out00 ~extieee.std_logic_1164.STD_LOGIC 0 95 (_architecture (_uni ))))
		(_signal (_internal cmp2out ~extieee.std_logic_1164.STD_LOGIC 0 95 (_architecture (_uni ))))
		(_signal (_internal cmp2out0 ~extieee.std_logic_1164.STD_LOGIC 0 95 (_architecture (_uni ))))
		(_signal (_internal cmp2out00 ~extieee.std_logic_1164.STD_LOGIC 0 95 (_architecture (_uni ))))
		(_signal (_internal cmp3out ~extieee.std_logic_1164.STD_LOGIC 0 95 (_architecture (_uni ))))
		(_signal (_internal cmp3out0 ~extieee.std_logic_1164.STD_LOGIC 0 95 (_architecture (_uni ))))
		(_signal (_internal cmp3out00 ~extieee.std_logic_1164.STD_LOGIC 0 95 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~1328 0 96 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal intcomp1 ~STD_LOGIC_VECTOR{4~downto~0}~1328 0 96 (_architecture (_uni ))))
		(_signal (_internal intcomp2 ~STD_LOGIC_VECTOR{4~downto~0}~1328 0 96 (_architecture (_uni ))))
		(_signal (_internal tempbutonmin ~STD_LOGIC_VECTOR{4~downto~0}~1328 0 96 (_architecture (_uni ))))
		(_signal (_internal tempbutonmax ~STD_LOGIC_VECTOR{4~downto~0}~1328 0 96 (_architecture (_uni ))))
		(_signal (_internal orabuton ~STD_LOGIC_VECTOR{4~downto~0}~1328 0 96 (_architecture (_uni ))))
		(_signal (_internal oraaf ~STD_LOGIC_VECTOR{4~downto~0}~1328 0 96 (_architecture (_uni ))))
		(_signal (_internal adresa ~STD_LOGIC_VECTOR{4~downto~0}~1328 0 96 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1330 0 97 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal minaf ~STD_LOGIC_VECTOR{5~downto~0}~1330 0 97 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1332 0 98 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal oraaf1 ~STD_LOGIC_VECTOR{6~downto~0}~1332 0 98 (_architecture (_uni ))))
		(_signal (_internal minaf1 ~STD_LOGIC_VECTOR{6~downto~0}~1332 0 98 (_architecture (_uni ))))
		(_signal (_internal tempsensor1 ~STD_LOGIC_VECTOR{6~downto~0}~1332 0 98 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1334 0 99 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal afminunit ~STD_LOGIC_VECTOR{3~downto~0}~1334 0 99 (_architecture (_uni ))))
		(_signal (_internal afminten ~STD_LOGIC_VECTOR{3~downto~0}~1334 0 99 (_architecture (_uni ))))
		(_signal (_internal aforaunit ~STD_LOGIC_VECTOR{3~downto~0}~1334 0 99 (_architecture (_uni ))))
		(_signal (_internal aforaten ~STD_LOGIC_VECTOR{3~downto~0}~1334 0 99 (_architecture (_uni ))))
		(_signal (_internal tempsensorunit ~STD_LOGIC_VECTOR{3~downto~0}~1334 0 99 (_architecture (_uni ))))
		(_signal (_internal tempsensorten ~STD_LOGIC_VECTOR{3~downto~0}~1334 0 99 (_architecture (_uni ))))
		(_process
			(line__103(_architecture 0 0 103 (_assignment (_simple)(_alias((reset1)(reset)))(_simpleassign BUF)(_target(17))(_sensitivity(6)))))
			(line__112(_architecture 1 0 112 (_process (_simple)(_target(19(d_9_5)))(_sensitivity(5))(_read(0)(1)(31)))))
			(line__119(_architecture 2 0 119 (_process (_simple)(_target(19(d_4_0)))(_sensitivity(5))(_read(0)(1)(19(d_9_5))(32)))))
			(line__126(_architecture 3 0 126 (_process (_simple)(_target(29)(30)(35))(_sensitivity(5))(_read(33)(34)(35)))))
			(line__141(_architecture 4 0 141 (_process (_simple)(_target(37)(38)(39))(_sensitivity(5))(_read(7)(34)(36)))))
			(line__148(_architecture 5 0 148 (_process (_simple)(_target(8))(_sensitivity(5))(_read(22)(24)(27)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 2 )
		(514 )
		(2 )
	)
	(_model . ex 6 -1
	)
)
I 000043 55 1058          1558130623656 si
(_unit VHDL (poarta_si 0 6 (si 0 11 ))
	(_version v98)
	(_time 1558130623657 2019.05.18 01:03:43)
	(_source (\./src/andgate.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_code c89a9b9d969f9ddfca9bdc9298cd9ecfcbcec1cfc8)
	(_entity
		(_time 1558129173099)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_process
			(line__13(_architecture 0 0 13 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . si 1 -1
	)
)
I 000042 55 2070          1558130623783 A
(_unit VHDL (binarytobcd 0 6 (a 0 12 ))
	(_version v98)
	(_time 1558130623784 2019.05.18 01:03:43)
	(_source (\./src/BinaryToBcd.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_code 45161347491244534645571e1d4241431343474346)
	(_entity
		(_time 1558129173244)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal Input ~STD_LOGIC_VECTOR{6~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_port (_internal Output ~STD_LOGIC_VECTOR{11~downto~0}~12 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~132 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_process
			(line__39(_architecture 0 0 39 (_assignment (_simple)(_target(2))(_sensitivity(1)))))
		)
		(_subprogram
			(_internal BinToBCD 1 0 14 (_architecture (_function (_uto))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(33686018 33686018 33686018 )
		(33686274 )
		(50528770 )
	)
	(_model . A 2 -1
	)
)
I 000051 55 1330          1558130623885 Behavioral
(_unit VHDL (compare 0 4 (behavioral 0 12 ))
	(_version v98)
	(_time 1558130623886 2019.05.18 01:03:43)
	(_source (\./src/comparator.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code a3f0f4f4f6f4a3b4a2f1b2f8f0a5a6a5a0a5f5a5f7)
	(_entity
		(_time 1558129173349)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal num1 ~STD_LOGIC_VECTOR{4~downto~0}~12 0 5 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal num2 ~STD_LOGIC_VECTOR{4~downto~0}~122 0 6 (_entity (_in ))))
		(_port (_internal less ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal equal ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_port (_internal greater ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_process
			(line__14(_architecture 0 0 14 (_process (_simple)(_target(2)(3)(4))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Behavioral 1 -1
	)
)
I 000052 55 1087          1558130623940 dmux_1t2_ar
(_unit VHDL (dmux_1t2 0 4 (dmux_1t2_ar 0 12 ))
	(_version v98)
	(_time 1558130623941 2019.05.18 01:03:43)
	(_source (\./src/demux12.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code e1b2b1b2b4b7b0f6e9b2a7beb1e6e5e2e3e7e5e7b5)
	(_entity
		(_time 1558129173404)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal input ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal sel0 ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal output0 ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_port (_internal output1 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_process
			(line__14(_architecture 0 0 14 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
			(line__15(_architecture 1 0 15 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . dmux_1t2_ar 2 -1
	)
)
I 000053 55 4466          1558130623996 Arch_Display
(_unit VHDL (display 0 6 (arch_display 0 15 ))
	(_version v98)
	(_time 1558130623997 2019.05.18 01:03:43)
	(_source (\./src/Display.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_code 20737124297677372675637a702729262426292723)
	(_entity
		(_time 1558129173459)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	)
	(_component
		(BinaryToBCD
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal Input ~STD_LOGIC_VECTOR{6~downto~0}~13 0 19 (_entity (_in ))))
				(_port (_internal Output ~STD_LOGIC_VECTOR{11~downto~0}~13 0 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation OP2 0 49 (_component BinaryToBCD )
		(_port
			((CLK)(clk))
			((Input)(BinInput))
			((Output)(BCDInput))
		)
		(_use (_entity . BinaryToBCD)
		)
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal BinInput ~STD_LOGIC_VECTOR{6~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal unitmin ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal tenmin ~STD_LOGIC_VECTOR{3~downto~0}~122 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal digitUnit ~STD_LOGIC_VECTOR{3~downto~0}~13 0 28 (_architecture (_uni ))))
		(_signal (_internal digitTen ~STD_LOGIC_VECTOR{3~downto~0}~13 0 28 (_architecture (_uni ))))
		(_signal (_internal digitHun ~STD_LOGIC_VECTOR{3~downto~0}~13 0 28 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal Led_activating_counter ~STD_LOGIC_VECTOR{1~downto~0}~13 0 29 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal MUX ~STD_LOGIC_VECTOR{3~downto~0}~13 0 30 (_architecture (_uni (_string \"0000"\)))))
		(_signal (_internal CLK_out ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~132 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_signal (_internal BCDInput ~STD_LOGIC_VECTOR{11~downto~0}~132 0 32 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~134 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~136 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~138 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1312 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_process
			(line__51(_architecture 0 0 51 (_assignment (_simple)(_alias((unitmin)(BCDInput(d_3_0))))(_target(2))(_sensitivity(10(d_3_0))))))
			(line__52(_architecture 1 0 52 (_assignment (_simple)(_alias((tenmin)(BCDInput(d_7_4))))(_target(3))(_sensitivity(10(d_7_4))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . Arch_Display 2 -1
	)
)
I 000051 55 1673          1558130624053 Behavioral
(_unit VHDL (clockprescaler 0 5 (behavioral 0 10 ))
	(_version v98)
	(_time 1558130624054 2019.05.18 01:03:44)
	(_source (\./src/div.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 4e1d184c48194c584f4a0c151f494c484b494d484d)
	(_entity
		(_time 1558129173514)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in )(_event))))
		(_port (_internal Led ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{19~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 19)(i 0))))))
		(_signal (_internal prescaler ~STD_LOGIC_VECTOR{19~downto~0}~13 0 15 (_architecture (_uni (_string \"11110100001001000000"\)))))
		(_signal (_internal prescaler_counter ~STD_LOGIC_VECTOR{19~downto~0}~13 0 16 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal newClock ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ((i 2))))))
		(_process
			(line__23(_architecture 0 0 23 (_assignment (_simple)(_alias((Led)(newClock)))(_simpleassign BUF)(_target(1))(_sensitivity(4)))))
			(countClock(_architecture 1 0 24 (_process (_simple)(_target(3)(4))(_sensitivity(4)(0))(_read(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 33686018 )
	)
	(_model . Behavioral 2 -1
	)
)
I 000051 55 2534          1558130624108 Behavioral
(_unit VHDL (fifo1_2 0 6 (behavioral 0 15 ))
	(_version v98)
	(_time 1558130624109 2019.05.18 01:03:44)
	(_source (\./src/memram1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 8ddede83d0dadf9bd98a9cd48a8e8f8b8b8b848b8b)
	(_entity
		(_time 1558129173569)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal we ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal wadd ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal radd ~STD_LOGIC_VECTOR{4~downto~0}~122 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal data_in ~STD_LOGIC_VECTOR{9~downto~0}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal data_out ~STD_LOGIC_VECTOR{9~downto~0}~124 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ram 0 17 (_array ~STD_LOGIC_VECTOR{9~downto~0}~13 ((_downto (i 23)(i 0))))))
		(_signal (_internal ram1_1 ram 0 18 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal r_add ~STD_LOGIC_VECTOR{4~downto~0}~13 0 20 (_architecture (_uni ))))
		(_process
			(line__25(_architecture 0 0 25 (_process (_target(6)(7))(_sensitivity(0)(1)(2)(3)(4))(_dssslsensitivity 2)(_monitor))))
			(line__35(_architecture 1 0 35 (_assignment (_simple)(_target(5))(_sensitivity(6)(7))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_split (6)
	)
	(_model . Behavioral 2 -1
	)
)
I 000051 55 1447          1558130624163 nummin_arc
(_unit VHDL (nummin 0 6 (nummin_arc 0 14 ))
	(_version v98)
	(_time 1558130624164 2019.05.18 01:03:44)
	(_source (\./src/nummin.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code bcefbce9eaebbcaaeabaa5e6b8bae9bbb9bae8bae8)
	(_entity
		(_time 1558129173624)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{5~downto~0}~12 0 10 (_entity (_out ))))
		(_port (_internal tc ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_type (_internal ~INTEGER~range~0~to~60~13 0 17 (_scalar (_to (i 0)(i 60)))))
		(_variable (_internal m ~INTEGER~range~0~to~60~13 0 17 (_process 0 ((i 0)))))
		(_process
			(counter(_architecture 0 0 16 (_process (_simple)(_target(2)(3))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . nummin_arc 1 -1
	)
)
I 000051 55 1361          1558130624218 numora_arh
(_unit VHDL (numora 0 6 (numora_arh 0 13 ))
	(_version v98)
	(_time 1558130624219 2019.05.18 01:03:44)
	(_source (\./src/numora.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code faa9faabaeadfaecadafe8a0aafcaffdfffcaefcac)
	(_entity
		(_time 1558129173679)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10 (_entity (_out ))))
		(_type (_internal ~INTEGER~range~0~to~24~13 0 16 (_scalar (_to (i 0)(i 24)))))
		(_variable (_internal m ~INTEGER~range~0~to~24~13 0 16 (_process 0 ((i 0)))))
		(_process
			(counter(_architecture 0 0 15 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . numora_arh 1 -1
	)
)
I 000051 55 1162          1558130624273 numsec_arc
(_unit VHDL (numsec 0 6 (numsec_arc 0 13 ))
	(_version v98)
	(_time 1558130624274 2019.05.18 01:03:44)
	(_source (\./src/numsec.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 297a2a2c257e293e2b7a3c737b2f7c2e2c2f7d2e2a)
	(_entity
		(_time 1558129173739)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal tc ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_type (_internal ~INTEGER~range~0~to~60~13 0 16 (_scalar (_to (i 0)(i 60)))))
		(_variable (_internal m ~INTEGER~range~0~to~60~13 0 16 (_process 0 ((i 0)))))
		(_process
			(counter(_architecture 0 0 15 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . numsec_arc 1 -1
	)
)
I 000052 55 1365          1558130624328 numtemp_arh
(_unit VHDL (numtemp 0 6 (numtemp_arh 0 13 ))
	(_version v98)
	(_time 1558130624329 2019.05.18 01:03:44)
	(_source (\./src/numtemp.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 67346466653067706233723d626067613260626133)
	(_entity
		(_time 1558129173791)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10 (_entity (_out ))))
		(_type (_internal ~INTEGER~range~0~to~31~13 0 16 (_scalar (_to (i 0)(i 31)))))
		(_variable (_internal m ~INTEGER~range~0~to~31~13 0 16 (_process 0 ((i 0)))))
		(_process
			(counter(_architecture 0 0 15 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . numtemp_arh 1 -1
	)
)
V 000057 55 4766          1558130624383 aAfisareDistanta
(_unit VHDL (eafisaredistanta 0 5 (aafisaredistanta 0 15 ))
	(_version v98)
	(_time 1558130624384 2019.05.18 01:03:44)
	(_source (\./src/afisooor.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 96c5c59991c1c480989685ccc6919490939092909f)
	(_entity
		(_time 1558129233985)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal digit0 ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~122 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal digit1 ~STD_LOGIC_VECTOR{3~downto~0}~122 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~124 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal digit2 ~STD_LOGIC_VECTOR{3~downto~0}~124 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~126 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal digit3 ~STD_LOGIC_VECTOR{3~downto~0}~126 0 9 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal cat ~STD_LOGIC_VECTOR{6~downto~0}~12 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal an ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal i0 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17 (_architecture (_uni (_string \"11111110"\)))))
		(_signal (_internal i1 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18 (_architecture (_uni (_string \"11111101"\)))))
		(_signal (_internal i2 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19 (_architecture (_uni (_string \"11111011"\)))))
		(_signal (_internal i3 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20 (_architecture (_uni (_string \"11111111"\)))))
		(_signal (_internal i4 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21 (_architecture (_uni (_string \"11111111"\)))))
		(_signal (_internal i5 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 22 (_architecture (_uni (_string \"11111111"\)))))
		(_signal (_internal i6 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 23 (_architecture (_uni (_string \"11111111"\)))))
		(_signal (_internal i7 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 24 (_architecture (_uni (_string \"11111111"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal count ~STD_LOGIC_VECTOR{15~downto~0}~13 0 26 (_architecture (_uni (_string \"0000000000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal m1 ~STD_LOGIC_VECTOR{3~downto~0}~13 0 27 (_architecture (_uni ))))
		(_process
			(line__32(_architecture 0 0 32 (_process (_simple)(_target(10))(_sensitivity(10))(_read(3)))))
			(line__44(_architecture 1 0 44 (_process (_simple)(_target(8)(9))(_sensitivity(7)(8)(9)(10))(_read(1)(2)))))
			(line__58(_architecture 2 0 58 (_process (_simple)(_target(15))(_sensitivity(4))(_read(15)))))
			(line__67(_architecture 3 0 67 (_process (_simple)(_target(16))(_sensitivity(15(d_15_13))(0)(1)(2)(3)))))
			(line__80(_architecture 4 0 80 (_process (_simple)(_target(6))(_sensitivity(7)(8)(9)(10)(11)(12)(13)(14)(15(d_15_13))))))
			(line__96(_architecture 5 0 96 (_process (_simple)(_target(5))(_sensitivity(16)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 )
		(50529027 50529026 )
		(50529027 50529027 )
		(50463491 )
		(50529027 50528771 )
		(50529027 50463491 )
		(131586 )
		(197122 )
		(131842 )
		(197378 )
		(50529027 )
		(33686019 131586 )
		(50529027 197122 )
		(33686274 131587 )
		(33751810 131586 )
		(50528770 197122 )
		(33751554 131842 )
		(33686018 131842 )
		(50529027 131586 )
		(33686018 131586 )
		(33751554 131586 )
		(50463234 131586 )
		(50463234 131843 )
		(33686019 131843 )
		(33686274 197122 )
		(50463235 131586 )
		(33686019 197122 )
	)
	(_model . aAfisareDistanta 6 -1
	)
)
I 000043 55 17076         1558130624442 ex
(_unit VHDL (termostat 0 4 (ex 0 12 ))
	(_version v98)
	(_time 1558130624443 2019.05.18 01:03:44)
	(_source (\./src/termostat.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code d4868686d58282c2d1d1928f86d3d0d2d5d3d0d3d0)
	(_entity
		(_time 1558129173846)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(ClockPrescaler
			(_object
				(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal Led ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_out ))))
			)
		)
		(numtemp
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 70 (_entity (_out ))))
			)
		)
		(numora
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 64 (_entity (_out ))))
			)
		)
		(dmux_1t2
			(_object
				(_port (_internal input ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal sel0 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal output0 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
				(_port (_internal output1 ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
			)
		)
		(poarta_si
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
			)
		)
		(fifo1_2
			(_object
				(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
				(_port (_internal we ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal wadd ~STD_LOGIC_VECTOR{4~downto~0}~134 0 42 (_entity (_in ))))
				(_port (_internal radd ~STD_LOGIC_VECTOR{4~downto~0}~136 0 43 (_entity (_in ))))
				(_port (_internal data_in ~STD_LOGIC_VECTOR{9~downto~0}~13 0 44 (_entity (_in ))))
				(_port (_internal data_out ~STD_LOGIC_VECTOR{9~downto~0}~138 0 45 (_entity (_out ))))
			)
		)
		(compare
			(_object
				(_port (_internal num1 ~STD_LOGIC_VECTOR{4~downto~0}~13 0 32 (_entity (_in ))))
				(_port (_internal num2 ~STD_LOGIC_VECTOR{4~downto~0}~132 0 33 (_entity (_in ))))
				(_port (_internal less ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ))))
				(_port (_internal equal ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
				(_port (_internal greater ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
			)
		)
		(nummin
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{5~downto~0}~13 0 51 (_entity (_out ))))
				(_port (_internal tc ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_out ))))
			)
		)
		(numsec
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal tc ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_out ))))
			)
		)
		(Display
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 74 (_entity (_in ))))
				(_port (_internal BinInput ~STD_LOGIC_VECTOR{6~downto~0}~13 0 75 (_entity (_in ))))
				(_port (_internal unitmin ~STD_LOGIC_VECTOR{3~downto~0}~13 0 78 (_entity (_out ))))
				(_port (_internal tenmin ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 79 (_entity (_out ))))
			)
		)
		(eAfisareDistanta
			(_object
				(_port (_internal digit0 ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 84 (_entity (_in ))))
				(_port (_internal digit1 ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 85 (_entity (_in ))))
				(_port (_internal digit2 ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 86 (_entity (_in ))))
				(_port (_internal digit3 ~STD_LOGIC_VECTOR{3~downto~0}~1322 0 87 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 88 (_entity (_in ))))
				(_port (_internal cat ~STD_LOGIC_VECTOR{6~downto~0}~1324 0 89 (_entity (_out ))))
				(_port (_internal an ~STD_LOGIC_VECTOR{7~downto~0}~13 0 90 (_entity (_out ))))
			)
		)
	)
	(_instantiation DIV1 0 105 (_component ClockPrescaler )
		(_port
			((clock)(clk100))
			((Led)(out1))
		)
		(_use (_entity . ClockPrescaler)
		)
	)
	(_instantiation TEMPMIN1 0 106 (_component numtemp )
		(_port
			((clk)(TEMPMIN))
			((reset)(reset1))
			((dout)(tempbutonmin))
		)
		(_use (_entity . numtemp)
		)
	)
	(_instantiation TEMPMAX1 0 107 (_component numtemp )
		(_port
			((clk)(TEMPMAX))
			((reset)(reset1))
			((dout)(tempbutonmax))
		)
		(_use (_entity . numtemp)
		)
	)
	(_instantiation ORA1 0 108 (_component numora )
		(_port
			((clk)(ORA))
			((reset)(reset1))
			((dout)(orabuton))
		)
		(_use (_entity . numora)
		)
	)
	(_instantiation DEMUX 0 109 (_component dmux_1t2 )
		(_port
			((input)((i 3)))
			((sel0)(PROG))
			((output0)(out0))
			((output1)(outsi1))
		)
		(_use (_entity . dmux_1t2)
			(_port
				((input)(input))
				((sel0)(sel0))
				((output0)(output0))
				((output1)(output1))
			)
		)
	)
	(_instantiation POARTASI1 0 110 (_component poarta_si )
		(_port
			((A)(outsi1))
			((B)(SET))
			((C)((i 3)))
			((Y)(outsi2))
		)
		(_use (_entity . poarta_si)
			(_port
				((A)(A))
				((B)(B))
				((C)(C))
				((Y)(Y))
			)
		)
	)
	(_instantiation MEMRAM1 0 133 (_component fifo1_2 )
		(_port
			((Clk)(clk100))
			((we)(outsi2))
			((wadd)(adresa))
			((radd)(adresa))
			((data_in)(datain))
			((data_out)(memout))
		)
		(_use (_entity . fifo1_2)
		)
	)
	(_instantiation CMP1 0 134 (_component compare )
		(_port
			((num1)(memout(d_9_5)))
			((num2)(tempsensor))
			((less)(cmp1out))
			((equal)(cmp1out0))
			((greater)(cmp1out00))
		)
		(_use (_entity . compare)
		)
	)
	(_instantiation CMP2 0 135 (_component compare )
		(_port
			((num1)(intcomp1))
			((num2)(intcomp2))
			((less)(cmp2out))
			((equal)(cmp2out0))
			((greater)(cmp2out00))
		)
		(_use (_entity . compare)
		)
	)
	(_instantiation CMP3 0 136 (_component compare )
		(_port
			((num1)(memout(d_4_0)))
			((num2)(tempsensor))
			((less)(cmp3out))
			((equal)(cmp3out0))
			((greater)(cmp3out00))
		)
		(_use (_entity . compare)
		)
	)
	(_instantiation ORA2 0 137 (_component numora )
		(_port
			((clk)(tc2))
			((reset)(reset1))
			((dout)(oraaf))
		)
		(_use (_entity . numora)
		)
	)
	(_instantiation MIN 0 138 (_component nummin )
		(_port
			((clk)(tc1))
			((reset)(reset1))
			((dout)(minaf))
			((tc)(tc2))
		)
		(_use (_entity . nummin)
		)
	)
	(_instantiation SEC 0 139 (_component numsec )
		(_port
			((clk)(out1))
			((reset)(reset1))
			((tc)(tc1))
		)
		(_use (_entity . numsec)
		)
	)
	(_instantiation preluaremin 0 159 (_component Display )
		(_port
			((CLK)(clk100))
			((BinInput)(minaf1))
			((unitmin)(afminunit))
			((tenmin)(afminten))
		)
		(_use (_entity . Display)
		)
	)
	(_instantiation preluareora 0 160 (_component Display )
		(_port
			((CLK)(clk100))
			((BinInput)(oraaf1))
			((unitmin)(aforaunit))
			((tenmin)(aforaten))
		)
		(_use (_entity . Display)
		)
	)
	(_instantiation preluaretemp 0 161 (_component Display )
		(_port
			((CLK)(clk100))
			((BinInput)(tempsensor1))
			((unitmin)(tempsensorunit))
			((tenmin)(tempsensorten))
		)
		(_use (_entity . Display)
		)
	)
	(_instantiation Display1 0 162 (_component eAfisareDistanta )
		(_port
			((digit0)(tempsensorunit))
			((digit1)(tempsensorten))
			((digit2)(afminunit))
			((digit3)(afminten))
			((clk)(clk100))
			((cat)(catod))
			((an)(anod))
		)
		(_use (_entity . eAfisareDistanta)
		)
	)
	(_object
		(_port (_internal SET ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal PROG ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal TEMPMIN ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal TEMPMAX ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal ORA ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal clk100 ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal tempsensor ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6 (_entity (_in ))))
		(_port (_internal heater ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal anod ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal catod ~STD_LOGIC_VECTOR{6~downto~0}~12 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~132 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~134 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~136 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~138 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 70 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 75 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 78 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 79 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 85 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 86 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1322 0 87 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1324 0 89 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 90 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal outsi1 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_architecture (_uni ))))
		(_signal (_internal outsi2 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_architecture (_uni ))))
		(_signal (_internal out0 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_architecture (_uni ))))
		(_signal (_internal out1 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_architecture (_uni ))))
		(_signal (_internal tc1 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_architecture (_uni ))))
		(_signal (_internal tc2 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_architecture (_uni ))))
		(_signal (_internal reset1 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~1326 0 94 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal memout ~STD_LOGIC_VECTOR{9~downto~0}~1326 0 94 (_architecture (_uni ))))
		(_signal (_internal datain ~STD_LOGIC_VECTOR{9~downto~0}~1326 0 94 (_architecture (_uni ))))
		(_signal (_internal cmp1out ~extieee.std_logic_1164.STD_LOGIC 0 95 (_architecture (_uni ))))
		(_signal (_internal cmp1out0 ~extieee.std_logic_1164.STD_LOGIC 0 95 (_architecture (_uni ))))
		(_signal (_internal cmp1out00 ~extieee.std_logic_1164.STD_LOGIC 0 95 (_architecture (_uni ))))
		(_signal (_internal cmp2out ~extieee.std_logic_1164.STD_LOGIC 0 95 (_architecture (_uni ))))
		(_signal (_internal cmp2out0 ~extieee.std_logic_1164.STD_LOGIC 0 95 (_architecture (_uni ))))
		(_signal (_internal cmp2out00 ~extieee.std_logic_1164.STD_LOGIC 0 95 (_architecture (_uni ))))
		(_signal (_internal cmp3out ~extieee.std_logic_1164.STD_LOGIC 0 95 (_architecture (_uni ))))
		(_signal (_internal cmp3out0 ~extieee.std_logic_1164.STD_LOGIC 0 95 (_architecture (_uni ))))
		(_signal (_internal cmp3out00 ~extieee.std_logic_1164.STD_LOGIC 0 95 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~1328 0 96 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal intcomp1 ~STD_LOGIC_VECTOR{4~downto~0}~1328 0 96 (_architecture (_uni ))))
		(_signal (_internal intcomp2 ~STD_LOGIC_VECTOR{4~downto~0}~1328 0 96 (_architecture (_uni ))))
		(_signal (_internal tempbutonmin ~STD_LOGIC_VECTOR{4~downto~0}~1328 0 96 (_architecture (_uni ))))
		(_signal (_internal tempbutonmax ~STD_LOGIC_VECTOR{4~downto~0}~1328 0 96 (_architecture (_uni ))))
		(_signal (_internal orabuton ~STD_LOGIC_VECTOR{4~downto~0}~1328 0 96 (_architecture (_uni ))))
		(_signal (_internal oraaf ~STD_LOGIC_VECTOR{4~downto~0}~1328 0 96 (_architecture (_uni ))))
		(_signal (_internal adresa ~STD_LOGIC_VECTOR{4~downto~0}~1328 0 96 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1330 0 97 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal minaf ~STD_LOGIC_VECTOR{5~downto~0}~1330 0 97 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1332 0 98 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal oraaf1 ~STD_LOGIC_VECTOR{6~downto~0}~1332 0 98 (_architecture (_uni ))))
		(_signal (_internal minaf1 ~STD_LOGIC_VECTOR{6~downto~0}~1332 0 98 (_architecture (_uni ))))
		(_signal (_internal tempsensor1 ~STD_LOGIC_VECTOR{6~downto~0}~1332 0 98 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1334 0 99 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal afminunit ~STD_LOGIC_VECTOR{3~downto~0}~1334 0 99 (_architecture (_uni ))))
		(_signal (_internal afminten ~STD_LOGIC_VECTOR{3~downto~0}~1334 0 99 (_architecture (_uni ))))
		(_signal (_internal aforaunit ~STD_LOGIC_VECTOR{3~downto~0}~1334 0 99 (_architecture (_uni ))))
		(_signal (_internal aforaten ~STD_LOGIC_VECTOR{3~downto~0}~1334 0 99 (_architecture (_uni ))))
		(_signal (_internal tempsensorunit ~STD_LOGIC_VECTOR{3~downto~0}~1334 0 99 (_architecture (_uni ))))
		(_signal (_internal tempsensorten ~STD_LOGIC_VECTOR{3~downto~0}~1334 0 99 (_architecture (_uni ))))
		(_process
			(line__103(_architecture 0 0 103 (_assignment (_simple)(_alias((reset1)(reset)))(_simpleassign BUF)(_target(17))(_sensitivity(6)))))
			(line__112(_architecture 1 0 112 (_process (_simple)(_target(19(d_9_5)))(_sensitivity(5))(_read(0)(1)(31)))))
			(line__119(_architecture 2 0 119 (_process (_simple)(_target(19(d_4_0)))(_sensitivity(5))(_read(0)(1)(19(d_9_5))(32)))))
			(line__126(_architecture 3 0 126 (_process (_simple)(_target(29)(30)(35))(_sensitivity(5))(_read(33)(34)(35)))))
			(line__141(_architecture 4 0 141 (_process (_simple)(_target(37)(38)(39))(_sensitivity(5))(_read(7)(34)(36)))))
			(line__148(_architecture 5 0 148 (_process (_simple)(_target(8))(_sensitivity(5))(_read(22)(24)(27)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 2 )
		(514 )
		(2 )
	)
	(_model . ex 6 -1
	)
)
I 000051 55 2534          1558131556127 Behavioral
(_unit VHDL (fifo1_2 0 6 (behavioral 0 15 ))
	(_version v98)
	(_time 1558131556128 2019.05.18 01:19:16)
	(_source (\./src/memram1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 393d383c396e6b2f6d3828603e3a3b3f3f3f303f3f)
	(_entity
		(_time 1558129173569)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal we ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal wadd ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal radd ~STD_LOGIC_VECTOR{4~downto~0}~122 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal data_in ~STD_LOGIC_VECTOR{9~downto~0}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal data_out ~STD_LOGIC_VECTOR{9~downto~0}~124 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ram 0 17 (_array ~STD_LOGIC_VECTOR{9~downto~0}~13 ((_downto (i 23)(i 0))))))
		(_signal (_internal ram1_1 ram 0 18 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal r_add ~STD_LOGIC_VECTOR{4~downto~0}~13 0 19 (_architecture (_uni ))))
		(_process
			(line__23(_architecture 0 0 23 (_process (_target(6)(7))(_sensitivity(0)(1)(2)(3)(4))(_dssslsensitivity 2)(_monitor))))
			(line__33(_architecture 1 0 33 (_assignment (_simple)(_target(5))(_sensitivity(6)(7))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_split (6)
	)
	(_model . Behavioral 2 -1
	)
)
I 000043 55 17208         1558131646851 ex
(_unit VHDL (termostat 0 4 (ex 0 12 ))
	(_version v98)
	(_time 1558131646853 2019.05.18 01:20:46)
	(_source (\./src/termostat.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code a3acaef4a5f5f5b5a6a6e5f8f1a4a7a5a2a4a7a4a7)
	(_entity
		(_time 1558129173846)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(ClockPrescaler
			(_object
				(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal Led ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_out ))))
			)
		)
		(numtemp
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 70 (_entity (_out ))))
			)
		)
		(numora
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 64 (_entity (_out ))))
			)
		)
		(dmux_1t2
			(_object
				(_port (_internal input ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal sel0 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal output0 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
				(_port (_internal output1 ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
			)
		)
		(poarta_si
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
			)
		)
		(fifo1_2
			(_object
				(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
				(_port (_internal we ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal wadd ~STD_LOGIC_VECTOR{4~downto~0}~134 0 42 (_entity (_in ))))
				(_port (_internal radd ~STD_LOGIC_VECTOR{4~downto~0}~136 0 43 (_entity (_in ))))
				(_port (_internal data_in ~STD_LOGIC_VECTOR{9~downto~0}~13 0 44 (_entity (_in ))))
				(_port (_internal data_out ~STD_LOGIC_VECTOR{9~downto~0}~138 0 45 (_entity (_out ))))
			)
		)
		(compare
			(_object
				(_port (_internal num1 ~STD_LOGIC_VECTOR{4~downto~0}~13 0 32 (_entity (_in ))))
				(_port (_internal num2 ~STD_LOGIC_VECTOR{4~downto~0}~132 0 33 (_entity (_in ))))
				(_port (_internal less ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ))))
				(_port (_internal equal ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
				(_port (_internal greater ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
			)
		)
		(nummin
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{5~downto~0}~13 0 51 (_entity (_out ))))
				(_port (_internal tc ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_out ))))
			)
		)
		(numsec
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal tc ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_out ))))
			)
		)
		(Display
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 74 (_entity (_in ))))
				(_port (_internal BinInput ~STD_LOGIC_VECTOR{6~downto~0}~13 0 75 (_entity (_in ))))
				(_port (_internal unitmin ~STD_LOGIC_VECTOR{3~downto~0}~13 0 78 (_entity (_out ))))
				(_port (_internal tenmin ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 79 (_entity (_out ))))
			)
		)
		(eAfisare
			(_object
				(_port (_internal digit0 ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 84 (_entity (_in ))))
				(_port (_internal digit1 ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 85 (_entity (_in ))))
				(_port (_internal digit2 ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 86 (_entity (_in ))))
				(_port (_internal digit3 ~STD_LOGIC_VECTOR{3~downto~0}~1322 0 87 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 88 (_entity (_in ))))
				(_port (_internal cat ~STD_LOGIC_VECTOR{6~downto~0}~1324 0 89 (_entity (_out ))))
				(_port (_internal an ~STD_LOGIC_VECTOR{7~downto~0}~13 0 90 (_entity (_out ))))
			)
		)
	)
	(_instantiation DIV1 0 105 (_component ClockPrescaler )
		(_port
			((clock)(clk100))
			((Led)(out1))
		)
		(_use (_entity . ClockPrescaler)
		)
	)
	(_instantiation TEMPMIN1 0 106 (_component numtemp )
		(_port
			((clk)(TEMPMIN))
			((reset)(reset1))
			((dout)(tempbutonmin))
		)
		(_use (_entity . numtemp)
		)
	)
	(_instantiation TEMPMAX1 0 107 (_component numtemp )
		(_port
			((clk)(TEMPMAX))
			((reset)(reset1))
			((dout)(tempbutonmax))
		)
		(_use (_entity . numtemp)
		)
	)
	(_instantiation ORA1 0 108 (_component numora )
		(_port
			((clk)(ORA))
			((reset)(reset1))
			((dout)(orabuton))
		)
		(_use (_entity . numora)
		)
	)
	(_instantiation DEMUX 0 109 (_component dmux_1t2 )
		(_port
			((input)((i 3)))
			((sel0)(PROG))
			((output0)(out0))
			((output1)(outsi1))
		)
		(_use (_entity . dmux_1t2)
			(_port
				((input)(input))
				((sel0)(sel0))
				((output0)(output0))
				((output1)(output1))
			)
		)
	)
	(_instantiation POARTASI1 0 110 (_component poarta_si )
		(_port
			((A)(outsi1))
			((B)(SET))
			((C)((i 3)))
			((Y)(outsi2))
		)
		(_use (_entity . poarta_si)
			(_port
				((A)(A))
				((B)(B))
				((C)(C))
				((Y)(Y))
			)
		)
	)
	(_instantiation MEMRAM1 0 133 (_component fifo1_2 )
		(_port
			((Clk)(clk100))
			((we)(outsi2))
			((wadd)(adresa))
			((radd)(adresa))
			((data_in)(datain))
			((data_out)(memout))
		)
		(_use (_entity . fifo1_2)
		)
	)
	(_instantiation CMP1 0 134 (_component compare )
		(_port
			((num1)(memout(d_9_5)))
			((num2)(tempsensor))
			((less)(cmp1out))
			((equal)(cmp1out0))
			((greater)(cmp1out00))
		)
		(_use (_entity . compare)
		)
	)
	(_instantiation CMP2 0 135 (_component compare )
		(_port
			((num1)(intcomp1))
			((num2)(intcomp2))
			((less)(cmp2out))
			((equal)(cmp2out0))
			((greater)(cmp2out00))
		)
		(_use (_entity . compare)
		)
	)
	(_instantiation CMP3 0 136 (_component compare )
		(_port
			((num1)(memout(d_4_0)))
			((num2)(tempsensor))
			((less)(cmp3out))
			((equal)(cmp3out0))
			((greater)(cmp3out00))
		)
		(_use (_entity . compare)
		)
	)
	(_instantiation ORA2 0 137 (_component numora )
		(_port
			((clk)(tc2))
			((reset)(reset1))
			((dout)(oraaf))
		)
		(_use (_entity . numora)
		)
	)
	(_instantiation MIN 0 138 (_component nummin )
		(_port
			((clk)(tc1))
			((reset)(reset1))
			((dout)(minaf))
			((tc)(tc2))
		)
		(_use (_entity . nummin)
		)
	)
	(_instantiation SEC 0 139 (_component numsec )
		(_port
			((clk)(out1))
			((reset)(reset1))
			((tc)(tc1))
		)
		(_use (_entity . numsec)
		)
	)
	(_instantiation preluaremin 0 159 (_component Display )
		(_port
			((CLK)(clk100))
			((BinInput)(minaf1))
			((unitmin)(afminunit))
			((tenmin)(afminten))
		)
		(_use (_entity . Display)
		)
	)
	(_instantiation preluareora 0 160 (_component Display )
		(_port
			((CLK)(clk100))
			((BinInput)(oraaf1))
			((unitmin)(aforaunit))
			((tenmin)(aforaten))
		)
		(_use (_entity . Display)
		)
	)
	(_instantiation preluaretemp 0 161 (_component Display )
		(_port
			((CLK)(clk100))
			((BinInput)(tempsensor1))
			((unitmin)(tempsensorunit))
			((tenmin)(tempsensorten))
		)
		(_use (_entity . Display)
		)
	)
	(_instantiation Display1 0 162 (_component eAfisare )
		(_port
			((digit0)(tempsensorunit))
			((digit1)(tempsensorten))
			((digit2)(afminunit))
			((digit3)(afminten))
			((clk)(clk100))
			((cat)(catod))
			((an)(anod))
		)
		(_use (_implicit)
			(_port
				((digit0)(digit0))
				((digit1)(digit1))
				((digit2)(digit2))
				((digit3)(digit3))
				((clk)(clk))
				((cat)(cat))
				((an)(an))
			)
		)
	)
	(_object
		(_port (_internal SET ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal PROG ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal TEMPMIN ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal TEMPMAX ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal ORA ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal clk100 ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal tempsensor ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6 (_entity (_in ))))
		(_port (_internal heater ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal anod ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal catod ~STD_LOGIC_VECTOR{6~downto~0}~12 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~132 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~134 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~136 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~138 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 70 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 75 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 78 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 79 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 85 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 86 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1322 0 87 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1324 0 89 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 90 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal outsi1 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_architecture (_uni ))))
		(_signal (_internal outsi2 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_architecture (_uni ))))
		(_signal (_internal out0 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_architecture (_uni ))))
		(_signal (_internal out1 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_architecture (_uni ))))
		(_signal (_internal tc1 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_architecture (_uni ))))
		(_signal (_internal tc2 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_architecture (_uni ))))
		(_signal (_internal reset1 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~1326 0 94 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal memout ~STD_LOGIC_VECTOR{9~downto~0}~1326 0 94 (_architecture (_uni ))))
		(_signal (_internal datain ~STD_LOGIC_VECTOR{9~downto~0}~1326 0 94 (_architecture (_uni ))))
		(_signal (_internal cmp1out ~extieee.std_logic_1164.STD_LOGIC 0 95 (_architecture (_uni ))))
		(_signal (_internal cmp1out0 ~extieee.std_logic_1164.STD_LOGIC 0 95 (_architecture (_uni ))))
		(_signal (_internal cmp1out00 ~extieee.std_logic_1164.STD_LOGIC 0 95 (_architecture (_uni ))))
		(_signal (_internal cmp2out ~extieee.std_logic_1164.STD_LOGIC 0 95 (_architecture (_uni ))))
		(_signal (_internal cmp2out0 ~extieee.std_logic_1164.STD_LOGIC 0 95 (_architecture (_uni ))))
		(_signal (_internal cmp2out00 ~extieee.std_logic_1164.STD_LOGIC 0 95 (_architecture (_uni ))))
		(_signal (_internal cmp3out ~extieee.std_logic_1164.STD_LOGIC 0 95 (_architecture (_uni ))))
		(_signal (_internal cmp3out0 ~extieee.std_logic_1164.STD_LOGIC 0 95 (_architecture (_uni ))))
		(_signal (_internal cmp3out00 ~extieee.std_logic_1164.STD_LOGIC 0 95 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~1328 0 96 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal intcomp1 ~STD_LOGIC_VECTOR{4~downto~0}~1328 0 96 (_architecture (_uni ))))
		(_signal (_internal intcomp2 ~STD_LOGIC_VECTOR{4~downto~0}~1328 0 96 (_architecture (_uni ))))
		(_signal (_internal tempbutonmin ~STD_LOGIC_VECTOR{4~downto~0}~1328 0 96 (_architecture (_uni ))))
		(_signal (_internal tempbutonmax ~STD_LOGIC_VECTOR{4~downto~0}~1328 0 96 (_architecture (_uni ))))
		(_signal (_internal orabuton ~STD_LOGIC_VECTOR{4~downto~0}~1328 0 96 (_architecture (_uni ))))
		(_signal (_internal oraaf ~STD_LOGIC_VECTOR{4~downto~0}~1328 0 96 (_architecture (_uni ))))
		(_signal (_internal adresa ~STD_LOGIC_VECTOR{4~downto~0}~1328 0 96 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1330 0 97 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal minaf ~STD_LOGIC_VECTOR{5~downto~0}~1330 0 97 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1332 0 98 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal oraaf1 ~STD_LOGIC_VECTOR{6~downto~0}~1332 0 98 (_architecture (_uni ))))
		(_signal (_internal minaf1 ~STD_LOGIC_VECTOR{6~downto~0}~1332 0 98 (_architecture (_uni ))))
		(_signal (_internal tempsensor1 ~STD_LOGIC_VECTOR{6~downto~0}~1332 0 98 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1334 0 99 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal afminunit ~STD_LOGIC_VECTOR{3~downto~0}~1334 0 99 (_architecture (_uni ))))
		(_signal (_internal afminten ~STD_LOGIC_VECTOR{3~downto~0}~1334 0 99 (_architecture (_uni ))))
		(_signal (_internal aforaunit ~STD_LOGIC_VECTOR{3~downto~0}~1334 0 99 (_architecture (_uni ))))
		(_signal (_internal aforaten ~STD_LOGIC_VECTOR{3~downto~0}~1334 0 99 (_architecture (_uni ))))
		(_signal (_internal tempsensorunit ~STD_LOGIC_VECTOR{3~downto~0}~1334 0 99 (_architecture (_uni ))))
		(_signal (_internal tempsensorten ~STD_LOGIC_VECTOR{3~downto~0}~1334 0 99 (_architecture (_uni ))))
		(_process
			(line__103(_architecture 0 0 103 (_assignment (_simple)(_alias((reset1)(reset)))(_simpleassign BUF)(_target(17))(_sensitivity(6)))))
			(line__112(_architecture 1 0 112 (_process (_simple)(_target(19(d_9_5)))(_sensitivity(5))(_read(0)(1)(31)))))
			(line__119(_architecture 2 0 119 (_process (_simple)(_target(19(d_4_0)))(_sensitivity(5))(_read(0)(1)(19(d_9_5))(32)))))
			(line__126(_architecture 3 0 126 (_process (_simple)(_target(29)(30)(35))(_sensitivity(5))(_read(33)(34)(35)))))
			(line__141(_architecture 4 0 141 (_process (_simple)(_target(37)(38)(39))(_sensitivity(5))(_read(7)(34)(36)))))
			(line__148(_architecture 5 0 148 (_process (_simple)(_target(8))(_sensitivity(5))(_read(22)(24)(27)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 2 )
		(514 )
		(2 )
	)
	(_model . ex 6 -1
	)
)
I 000049 55 4742          1558131649195 aAfisare
(_unit VHDL (eafisare 0 5 (aafisare 0 15 ))
	(_version v98)
	(_time 1558131649196 2019.05.18 01:20:49)
	(_source (\./src/afisooor.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code c7c8c092c19095d1c9c5d49d97c0c5c1c2c1c2c1c6)
	(_entity
		(_time 1558131649193)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal digit0 ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~122 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal digit1 ~STD_LOGIC_VECTOR{3~downto~0}~122 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~124 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal digit2 ~STD_LOGIC_VECTOR{3~downto~0}~124 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~126 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal digit3 ~STD_LOGIC_VECTOR{3~downto~0}~126 0 9 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal cat ~STD_LOGIC_VECTOR{6~downto~0}~12 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal an ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal i0 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17 (_architecture (_uni (_string \"11111110"\)))))
		(_signal (_internal i1 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18 (_architecture (_uni (_string \"11111101"\)))))
		(_signal (_internal i2 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19 (_architecture (_uni (_string \"11111011"\)))))
		(_signal (_internal i3 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20 (_architecture (_uni (_string \"11111111"\)))))
		(_signal (_internal i4 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21 (_architecture (_uni (_string \"11111111"\)))))
		(_signal (_internal i5 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 22 (_architecture (_uni (_string \"11111111"\)))))
		(_signal (_internal i6 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 23 (_architecture (_uni (_string \"11111111"\)))))
		(_signal (_internal i7 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 24 (_architecture (_uni (_string \"11111111"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal count ~STD_LOGIC_VECTOR{15~downto~0}~13 0 26 (_architecture (_uni (_string \"0000000000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal m1 ~STD_LOGIC_VECTOR{3~downto~0}~13 0 27 (_architecture (_uni ))))
		(_process
			(line__31(_architecture 0 0 31 (_process (_simple)(_target(10))(_sensitivity(10))(_read(3)))))
			(line__42(_architecture 1 0 42 (_process (_simple)(_target(8)(9))(_sensitivity(7)(8)(9)(10))(_read(1)(2)))))
			(line__56(_architecture 2 0 56 (_process (_simple)(_target(15))(_sensitivity(4))(_read(15)))))
			(line__65(_architecture 3 0 65 (_process (_simple)(_target(16))(_sensitivity(15(d_15_13))(0)(1)(2)(3)))))
			(line__78(_architecture 4 0 78 (_process (_simple)(_target(6))(_sensitivity(7)(8)(9)(10)(11)(12)(13)(14)(15(d_15_13))))))
			(line__94(_architecture 5 0 94 (_process (_simple)(_target(5))(_sensitivity(16)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 )
		(50529027 50529026 )
		(50529027 50529027 )
		(50463491 )
		(50529027 50528771 )
		(50529027 50463491 )
		(131586 )
		(197122 )
		(131842 )
		(197378 )
		(50529027 )
		(33686019 131586 )
		(50529027 197122 )
		(33686274 131587 )
		(33751810 131586 )
		(50528770 197122 )
		(33751554 131842 )
		(33686018 131842 )
		(50529027 131586 )
		(33686018 131586 )
		(33751554 131586 )
		(50463234 131586 )
		(50463234 131843 )
		(33686019 131843 )
		(33686274 197122 )
		(50463235 131586 )
		(33686019 197122 )
	)
	(_model . aAfisare 6 -1
	)
)
I 000043 55 17052         1558131651520 ex
(_unit VHDL (termostat 0 4 (ex 0 12 ))
	(_version v98)
	(_time 1558131651521 2019.05.18 01:20:51)
	(_source (\./src/termostat.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code dcd28a8e8a8a8acad9d99a878edbd8dadddbd8dbd8)
	(_entity
		(_time 1558129173846)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(ClockPrescaler
			(_object
				(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal Led ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_out ))))
			)
		)
		(numtemp
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 70 (_entity (_out ))))
			)
		)
		(numora
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 64 (_entity (_out ))))
			)
		)
		(dmux_1t2
			(_object
				(_port (_internal input ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal sel0 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal output0 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
				(_port (_internal output1 ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
			)
		)
		(poarta_si
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
			)
		)
		(fifo1_2
			(_object
				(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
				(_port (_internal we ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal wadd ~STD_LOGIC_VECTOR{4~downto~0}~134 0 42 (_entity (_in ))))
				(_port (_internal radd ~STD_LOGIC_VECTOR{4~downto~0}~136 0 43 (_entity (_in ))))
				(_port (_internal data_in ~STD_LOGIC_VECTOR{9~downto~0}~13 0 44 (_entity (_in ))))
				(_port (_internal data_out ~STD_LOGIC_VECTOR{9~downto~0}~138 0 45 (_entity (_out ))))
			)
		)
		(compare
			(_object
				(_port (_internal num1 ~STD_LOGIC_VECTOR{4~downto~0}~13 0 32 (_entity (_in ))))
				(_port (_internal num2 ~STD_LOGIC_VECTOR{4~downto~0}~132 0 33 (_entity (_in ))))
				(_port (_internal less ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ))))
				(_port (_internal equal ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
				(_port (_internal greater ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
			)
		)
		(nummin
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{5~downto~0}~13 0 51 (_entity (_out ))))
				(_port (_internal tc ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_out ))))
			)
		)
		(numsec
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal tc ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_out ))))
			)
		)
		(Display
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 74 (_entity (_in ))))
				(_port (_internal BinInput ~STD_LOGIC_VECTOR{6~downto~0}~13 0 75 (_entity (_in ))))
				(_port (_internal unitmin ~STD_LOGIC_VECTOR{3~downto~0}~13 0 78 (_entity (_out ))))
				(_port (_internal tenmin ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 79 (_entity (_out ))))
			)
		)
		(eAfisare
			(_object
				(_port (_internal digit0 ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 84 (_entity (_in ))))
				(_port (_internal digit1 ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 85 (_entity (_in ))))
				(_port (_internal digit2 ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 86 (_entity (_in ))))
				(_port (_internal digit3 ~STD_LOGIC_VECTOR{3~downto~0}~1322 0 87 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 88 (_entity (_in ))))
				(_port (_internal cat ~STD_LOGIC_VECTOR{6~downto~0}~1324 0 89 (_entity (_out ))))
				(_port (_internal an ~STD_LOGIC_VECTOR{7~downto~0}~13 0 90 (_entity (_out ))))
			)
		)
	)
	(_instantiation DIV1 0 105 (_component ClockPrescaler )
		(_port
			((clock)(clk100))
			((Led)(out1))
		)
		(_use (_entity . ClockPrescaler)
		)
	)
	(_instantiation TEMPMIN1 0 106 (_component numtemp )
		(_port
			((clk)(TEMPMIN))
			((reset)(reset1))
			((dout)(tempbutonmin))
		)
		(_use (_entity . numtemp)
		)
	)
	(_instantiation TEMPMAX1 0 107 (_component numtemp )
		(_port
			((clk)(TEMPMAX))
			((reset)(reset1))
			((dout)(tempbutonmax))
		)
		(_use (_entity . numtemp)
		)
	)
	(_instantiation ORA1 0 108 (_component numora )
		(_port
			((clk)(ORA))
			((reset)(reset1))
			((dout)(orabuton))
		)
		(_use (_entity . numora)
		)
	)
	(_instantiation DEMUX 0 109 (_component dmux_1t2 )
		(_port
			((input)((i 3)))
			((sel0)(PROG))
			((output0)(out0))
			((output1)(outsi1))
		)
		(_use (_entity . dmux_1t2)
			(_port
				((input)(input))
				((sel0)(sel0))
				((output0)(output0))
				((output1)(output1))
			)
		)
	)
	(_instantiation POARTASI1 0 110 (_component poarta_si )
		(_port
			((A)(outsi1))
			((B)(SET))
			((C)((i 3)))
			((Y)(outsi2))
		)
		(_use (_entity . poarta_si)
			(_port
				((A)(A))
				((B)(B))
				((C)(C))
				((Y)(Y))
			)
		)
	)
	(_instantiation MEMRAM1 0 133 (_component fifo1_2 )
		(_port
			((Clk)(clk100))
			((we)(outsi2))
			((wadd)(adresa))
			((radd)(adresa))
			((data_in)(datain))
			((data_out)(memout))
		)
		(_use (_entity . fifo1_2)
		)
	)
	(_instantiation CMP1 0 134 (_component compare )
		(_port
			((num1)(memout(d_9_5)))
			((num2)(tempsensor))
			((less)(cmp1out))
			((equal)(cmp1out0))
			((greater)(cmp1out00))
		)
		(_use (_entity . compare)
		)
	)
	(_instantiation CMP2 0 135 (_component compare )
		(_port
			((num1)(intcomp1))
			((num2)(intcomp2))
			((less)(cmp2out))
			((equal)(cmp2out0))
			((greater)(cmp2out00))
		)
		(_use (_entity . compare)
		)
	)
	(_instantiation CMP3 0 136 (_component compare )
		(_port
			((num1)(memout(d_4_0)))
			((num2)(tempsensor))
			((less)(cmp3out))
			((equal)(cmp3out0))
			((greater)(cmp3out00))
		)
		(_use (_entity . compare)
		)
	)
	(_instantiation ORA2 0 137 (_component numora )
		(_port
			((clk)(tc2))
			((reset)(reset1))
			((dout)(oraaf))
		)
		(_use (_entity . numora)
		)
	)
	(_instantiation MIN 0 138 (_component nummin )
		(_port
			((clk)(tc1))
			((reset)(reset1))
			((dout)(minaf))
			((tc)(tc2))
		)
		(_use (_entity . nummin)
		)
	)
	(_instantiation SEC 0 139 (_component numsec )
		(_port
			((clk)(out1))
			((reset)(reset1))
			((tc)(tc1))
		)
		(_use (_entity . numsec)
		)
	)
	(_instantiation preluaremin 0 159 (_component Display )
		(_port
			((CLK)(clk100))
			((BinInput)(minaf1))
			((unitmin)(afminunit))
			((tenmin)(afminten))
		)
		(_use (_entity . Display)
		)
	)
	(_instantiation preluareora 0 160 (_component Display )
		(_port
			((CLK)(clk100))
			((BinInput)(oraaf1))
			((unitmin)(aforaunit))
			((tenmin)(aforaten))
		)
		(_use (_entity . Display)
		)
	)
	(_instantiation preluaretemp 0 161 (_component Display )
		(_port
			((CLK)(clk100))
			((BinInput)(tempsensor1))
			((unitmin)(tempsensorunit))
			((tenmin)(tempsensorten))
		)
		(_use (_entity . Display)
		)
	)
	(_instantiation Display1 0 162 (_component eAfisare )
		(_port
			((digit0)(tempsensorunit))
			((digit1)(tempsensorten))
			((digit2)(afminunit))
			((digit3)(afminten))
			((clk)(clk100))
			((cat)(catod))
			((an)(anod))
		)
		(_use (_entity . eAfisare)
		)
	)
	(_object
		(_port (_internal SET ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal PROG ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal TEMPMIN ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal TEMPMAX ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal ORA ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal clk100 ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal tempsensor ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6 (_entity (_in ))))
		(_port (_internal heater ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal anod ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal catod ~STD_LOGIC_VECTOR{6~downto~0}~12 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~132 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~134 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~136 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~138 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 70 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 75 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 78 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 79 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 85 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 86 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1322 0 87 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1324 0 89 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 90 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal outsi1 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_architecture (_uni ))))
		(_signal (_internal outsi2 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_architecture (_uni ))))
		(_signal (_internal out0 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_architecture (_uni ))))
		(_signal (_internal out1 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_architecture (_uni ))))
		(_signal (_internal tc1 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_architecture (_uni ))))
		(_signal (_internal tc2 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_architecture (_uni ))))
		(_signal (_internal reset1 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~1326 0 94 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal memout ~STD_LOGIC_VECTOR{9~downto~0}~1326 0 94 (_architecture (_uni ))))
		(_signal (_internal datain ~STD_LOGIC_VECTOR{9~downto~0}~1326 0 94 (_architecture (_uni ))))
		(_signal (_internal cmp1out ~extieee.std_logic_1164.STD_LOGIC 0 95 (_architecture (_uni ))))
		(_signal (_internal cmp1out0 ~extieee.std_logic_1164.STD_LOGIC 0 95 (_architecture (_uni ))))
		(_signal (_internal cmp1out00 ~extieee.std_logic_1164.STD_LOGIC 0 95 (_architecture (_uni ))))
		(_signal (_internal cmp2out ~extieee.std_logic_1164.STD_LOGIC 0 95 (_architecture (_uni ))))
		(_signal (_internal cmp2out0 ~extieee.std_logic_1164.STD_LOGIC 0 95 (_architecture (_uni ))))
		(_signal (_internal cmp2out00 ~extieee.std_logic_1164.STD_LOGIC 0 95 (_architecture (_uni ))))
		(_signal (_internal cmp3out ~extieee.std_logic_1164.STD_LOGIC 0 95 (_architecture (_uni ))))
		(_signal (_internal cmp3out0 ~extieee.std_logic_1164.STD_LOGIC 0 95 (_architecture (_uni ))))
		(_signal (_internal cmp3out00 ~extieee.std_logic_1164.STD_LOGIC 0 95 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~1328 0 96 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal intcomp1 ~STD_LOGIC_VECTOR{4~downto~0}~1328 0 96 (_architecture (_uni ))))
		(_signal (_internal intcomp2 ~STD_LOGIC_VECTOR{4~downto~0}~1328 0 96 (_architecture (_uni ))))
		(_signal (_internal tempbutonmin ~STD_LOGIC_VECTOR{4~downto~0}~1328 0 96 (_architecture (_uni ))))
		(_signal (_internal tempbutonmax ~STD_LOGIC_VECTOR{4~downto~0}~1328 0 96 (_architecture (_uni ))))
		(_signal (_internal orabuton ~STD_LOGIC_VECTOR{4~downto~0}~1328 0 96 (_architecture (_uni ))))
		(_signal (_internal oraaf ~STD_LOGIC_VECTOR{4~downto~0}~1328 0 96 (_architecture (_uni ))))
		(_signal (_internal adresa ~STD_LOGIC_VECTOR{4~downto~0}~1328 0 96 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1330 0 97 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal minaf ~STD_LOGIC_VECTOR{5~downto~0}~1330 0 97 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1332 0 98 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal oraaf1 ~STD_LOGIC_VECTOR{6~downto~0}~1332 0 98 (_architecture (_uni ))))
		(_signal (_internal minaf1 ~STD_LOGIC_VECTOR{6~downto~0}~1332 0 98 (_architecture (_uni ))))
		(_signal (_internal tempsensor1 ~STD_LOGIC_VECTOR{6~downto~0}~1332 0 98 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1334 0 99 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal afminunit ~STD_LOGIC_VECTOR{3~downto~0}~1334 0 99 (_architecture (_uni ))))
		(_signal (_internal afminten ~STD_LOGIC_VECTOR{3~downto~0}~1334 0 99 (_architecture (_uni ))))
		(_signal (_internal aforaunit ~STD_LOGIC_VECTOR{3~downto~0}~1334 0 99 (_architecture (_uni ))))
		(_signal (_internal aforaten ~STD_LOGIC_VECTOR{3~downto~0}~1334 0 99 (_architecture (_uni ))))
		(_signal (_internal tempsensorunit ~STD_LOGIC_VECTOR{3~downto~0}~1334 0 99 (_architecture (_uni ))))
		(_signal (_internal tempsensorten ~STD_LOGIC_VECTOR{3~downto~0}~1334 0 99 (_architecture (_uni ))))
		(_process
			(line__103(_architecture 0 0 103 (_assignment (_simple)(_alias((reset1)(reset)))(_simpleassign BUF)(_target(17))(_sensitivity(6)))))
			(line__112(_architecture 1 0 112 (_process (_simple)(_target(19(d_9_5)))(_sensitivity(5))(_read(0)(1)(31)))))
			(line__119(_architecture 2 0 119 (_process (_simple)(_target(19(d_4_0)))(_sensitivity(5))(_read(0)(1)(19(d_9_5))(32)))))
			(line__126(_architecture 3 0 126 (_process (_simple)(_target(29)(30)(35))(_sensitivity(5))(_read(33)(34)(35)))))
			(line__141(_architecture 4 0 141 (_process (_simple)(_target(37)(38)(39))(_sensitivity(5))(_read(7)(34)(36)))))
			(line__148(_architecture 5 0 148 (_process (_simple)(_target(8))(_sensitivity(5))(_read(22)(24)(27)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 2 )
		(514 )
		(2 )
	)
	(_model . ex 6 -1
	)
)
I 000043 55 1058          1558131846645 si
(_unit VHDL (poarta_si 0 6 (si 0 11 ))
	(_version v98)
	(_time 1558131846646 2019.05.18 01:24:06)
	(_source (\./src/andgate.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_code 121c141546454705104106484217441511141b1512)
	(_entity
		(_time 1558129173099)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_process
			(line__13(_architecture 0 0 13 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . si 1 -1
	)
)
I 000042 55 2070          1558131846770 A
(_unit VHDL (binarytobcd 0 6 (a 0 12 ))
	(_version v98)
	(_time 1558131846771 2019.05.18 01:24:06)
	(_source (\./src/BinaryToBcd.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_code 8f808b81d0d88e998c8f9dd4d7888b89d9898d898c)
	(_entity
		(_time 1558129173244)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal Input ~STD_LOGIC_VECTOR{6~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_port (_internal Output ~STD_LOGIC_VECTOR{11~downto~0}~12 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~132 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_process
			(line__39(_architecture 0 0 39 (_assignment (_simple)(_target(2))(_sensitivity(1)))))
		)
		(_subprogram
			(_internal BinToBCD 1 0 14 (_architecture (_function (_uto))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(33686018 33686018 33686018 )
		(33686274 )
		(50528770 )
	)
	(_model . A 2 -1
	)
)
I 000051 55 1330          1558131846877 Behavioral
(_unit VHDL (compare 0 4 (behavioral 0 12 ))
	(_version v98)
	(_time 1558131846878 2019.05.18 01:24:06)
	(_source (\./src/comparator.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code fcf3f9acf9abfcebfdaeeda7affaf9fafffaaafaa8)
	(_entity
		(_time 1558129173349)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal num1 ~STD_LOGIC_VECTOR{4~downto~0}~12 0 5 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal num2 ~STD_LOGIC_VECTOR{4~downto~0}~122 0 6 (_entity (_in ))))
		(_port (_internal less ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal equal ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_port (_internal greater ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_process
			(line__14(_architecture 0 0 14 (_process (_simple)(_target(2)(3)(4))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Behavioral 1 -1
	)
)
I 000052 55 1087          1558131846932 dmux_1t2_ar
(_unit VHDL (dmux_1t2 0 4 (dmux_1t2_ar 0 12 ))
	(_version v98)
	(_time 1558131846933 2019.05.18 01:24:06)
	(_source (\./src/demux12.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 2b24282f2d7d7a3c23786d747b2c2f28292d2f2d7f)
	(_entity
		(_time 1558129173404)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal input ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal sel0 ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal output0 ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_port (_internal output1 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_process
			(line__14(_architecture 0 0 14 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
			(line__15(_architecture 1 0 15 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . dmux_1t2_ar 2 -1
	)
)
I 000053 55 4466          1558131846988 Arch_Display
(_unit VHDL (display 0 6 (arch_display 0 15 ))
	(_version v98)
	(_time 1558131846989 2019.05.18 01:24:06)
	(_source (\./src/Display.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_code 69666a69693f3e7e6f3c2a33396e606f6d6f606e6a)
	(_entity
		(_time 1558129173459)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	)
	(_component
		(BinaryToBCD
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal Input ~STD_LOGIC_VECTOR{6~downto~0}~13 0 19 (_entity (_in ))))
				(_port (_internal Output ~STD_LOGIC_VECTOR{11~downto~0}~13 0 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation OP2 0 49 (_component BinaryToBCD )
		(_port
			((CLK)(clk))
			((Input)(BinInput))
			((Output)(BCDInput))
		)
		(_use (_entity . BinaryToBCD)
		)
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal BinInput ~STD_LOGIC_VECTOR{6~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal unitmin ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal tenmin ~STD_LOGIC_VECTOR{3~downto~0}~122 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal digitUnit ~STD_LOGIC_VECTOR{3~downto~0}~13 0 28 (_architecture (_uni ))))
		(_signal (_internal digitTen ~STD_LOGIC_VECTOR{3~downto~0}~13 0 28 (_architecture (_uni ))))
		(_signal (_internal digitHun ~STD_LOGIC_VECTOR{3~downto~0}~13 0 28 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal Led_activating_counter ~STD_LOGIC_VECTOR{1~downto~0}~13 0 29 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal MUX ~STD_LOGIC_VECTOR{3~downto~0}~13 0 30 (_architecture (_uni (_string \"0000"\)))))
		(_signal (_internal CLK_out ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~132 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_signal (_internal BCDInput ~STD_LOGIC_VECTOR{11~downto~0}~132 0 32 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~134 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~136 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~138 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1312 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_process
			(line__51(_architecture 0 0 51 (_assignment (_simple)(_alias((unitmin)(BCDInput(d_3_0))))(_target(2))(_sensitivity(10(d_3_0))))))
			(line__52(_architecture 1 0 52 (_assignment (_simple)(_alias((tenmin)(BCDInput(d_7_4))))(_target(3))(_sensitivity(10(d_7_4))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . Arch_Display 2 -1
	)
)
I 000051 55 1673          1558131847045 Behavioral
(_unit VHDL (clockprescaler 0 5 (behavioral 0 10 ))
	(_version v98)
	(_time 1558131847046 2019.05.18 01:24:07)
	(_source (\./src/div.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 98979c97c3cf9a8e999cdac3c99f9a9e9d9f9b9e9b)
	(_entity
		(_time 1558129173514)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in )(_event))))
		(_port (_internal Led ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{19~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 19)(i 0))))))
		(_signal (_internal prescaler ~STD_LOGIC_VECTOR{19~downto~0}~13 0 15 (_architecture (_uni (_string \"11110100001001000000"\)))))
		(_signal (_internal prescaler_counter ~STD_LOGIC_VECTOR{19~downto~0}~13 0 16 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal newClock ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ((i 2))))))
		(_process
			(line__23(_architecture 0 0 23 (_assignment (_simple)(_alias((Led)(newClock)))(_simpleassign BUF)(_target(1))(_sensitivity(4)))))
			(countClock(_architecture 1 0 24 (_process (_simple)(_target(3)(4))(_sensitivity(4)(0))(_read(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 33686018 )
	)
	(_model . Behavioral 2 -1
	)
)
I 000051 55 2534          1558131847098 Behavioral
(_unit VHDL (fifo1_2 0 6 (behavioral 0 15 ))
	(_version v98)
	(_time 1558131847099 2019.05.18 01:24:07)
	(_source (\./src/memram1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code d6d9d784d98184c082d7c78fd1d5d4d0d0d0dfd0d0)
	(_entity
		(_time 1558129173569)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal we ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal wadd ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal radd ~STD_LOGIC_VECTOR{4~downto~0}~122 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal data_in ~STD_LOGIC_VECTOR{9~downto~0}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal data_out ~STD_LOGIC_VECTOR{9~downto~0}~124 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ram 0 17 (_array ~STD_LOGIC_VECTOR{9~downto~0}~13 ((_downto (i 23)(i 0))))))
		(_signal (_internal ram1_1 ram 0 18 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal r_add ~STD_LOGIC_VECTOR{4~downto~0}~13 0 19 (_architecture (_uni ))))
		(_process
			(line__23(_architecture 0 0 23 (_process (_target(6)(7))(_sensitivity(0)(1)(2)(3)(4))(_dssslsensitivity 2)(_monitor))))
			(line__33(_architecture 1 0 33 (_assignment (_simple)(_target(5))(_sensitivity(6)(7))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_split (6)
	)
	(_model . Behavioral 2 -1
	)
)
I 000051 55 1447          1558131847153 nummin_arc
(_unit VHDL (nummin 0 6 (nummin_arc 0 14 ))
	(_version v98)
	(_time 1558131847154 2019.05.18 01:24:07)
	(_source (\./src/nummin.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 151a48131542150343130c4f111340121013411341)
	(_entity
		(_time 1558129173624)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{5~downto~0}~12 0 10 (_entity (_out ))))
		(_port (_internal tc ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_type (_internal ~INTEGER~range~0~to~60~13 0 17 (_scalar (_to (i 0)(i 60)))))
		(_variable (_internal m ~INTEGER~range~0~to~60~13 0 17 (_process 0 ((i 0)))))
		(_process
			(counter(_architecture 0 0 16 (_process (_simple)(_target(2)(3))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . nummin_arc 1 -1
	)
)
I 000051 55 1361          1558131847210 numora_arh
(_unit VHDL (numora 0 6 (numora_arh 0 13 ))
	(_version v98)
	(_time 1558131847211 2019.05.18 01:24:07)
	(_source (\./src/numora.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 434c1e404514435514165119134516444645174515)
	(_entity
		(_time 1558129173679)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10 (_entity (_out ))))
		(_type (_internal ~INTEGER~range~0~to~24~13 0 16 (_scalar (_to (i 0)(i 24)))))
		(_variable (_internal m ~INTEGER~range~0~to~24~13 0 16 (_process 0 ((i 0)))))
		(_process
			(counter(_architecture 0 0 15 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . numora_arh 1 -1
	)
)
I 000051 55 1162          1558131847265 numsec_arc
(_unit VHDL (numsec 0 6 (numsec_arc 0 13 ))
	(_version v98)
	(_time 1558131847266 2019.05.18 01:24:07)
	(_source (\./src/numsec.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 828ddf8d85d5829580d197d8d084d7858784d68581)
	(_entity
		(_time 1558129173739)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal tc ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_type (_internal ~INTEGER~range~0~to~60~13 0 16 (_scalar (_to (i 0)(i 60)))))
		(_variable (_internal m ~INTEGER~range~0~to~60~13 0 16 (_process 0 ((i 0)))))
		(_process
			(counter(_architecture 0 0 15 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . numsec_arc 1 -1
	)
)
I 000052 55 1365          1558131847320 numtemp_arh
(_unit VHDL (numtemp 0 6 (numtemp_arh 0 13 ))
	(_version v98)
	(_time 1558131847321 2019.05.18 01:24:07)
	(_source (\./src/numtemp.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code b1beece4b5e6b1a6b4e5a4ebb4b6b1b7e4b6b4b7e5)
	(_entity
		(_time 1558129173791)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10 (_entity (_out ))))
		(_type (_internal ~INTEGER~range~0~to~31~13 0 16 (_scalar (_to (i 0)(i 31)))))
		(_variable (_internal m ~INTEGER~range~0~to~31~13 0 16 (_process 0 ((i 0)))))
		(_process
			(counter(_architecture 0 0 15 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . numtemp_arh 1 -1
	)
)
I 000049 55 4742          1558131847380 aAfisare
(_unit VHDL (eafisare 0 5 (aafisare 0 15 ))
	(_version v98)
	(_time 1558131847381 2019.05.18 01:24:07)
	(_source (\./src/afisooor.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code efe0e2bcb8b8bdf9e1edfcb5bfe8ede9eae9eae9ee)
	(_entity
		(_time 1558131649190)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal digit0 ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~122 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal digit1 ~STD_LOGIC_VECTOR{3~downto~0}~122 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~124 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal digit2 ~STD_LOGIC_VECTOR{3~downto~0}~124 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~126 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal digit3 ~STD_LOGIC_VECTOR{3~downto~0}~126 0 9 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal cat ~STD_LOGIC_VECTOR{6~downto~0}~12 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal an ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal i0 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17 (_architecture (_uni (_string \"11111110"\)))))
		(_signal (_internal i1 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18 (_architecture (_uni (_string \"11111101"\)))))
		(_signal (_internal i2 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19 (_architecture (_uni (_string \"11111011"\)))))
		(_signal (_internal i3 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20 (_architecture (_uni (_string \"11111111"\)))))
		(_signal (_internal i4 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21 (_architecture (_uni (_string \"11111111"\)))))
		(_signal (_internal i5 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 22 (_architecture (_uni (_string \"11111111"\)))))
		(_signal (_internal i6 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 23 (_architecture (_uni (_string \"11111111"\)))))
		(_signal (_internal i7 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 24 (_architecture (_uni (_string \"11111111"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal count ~STD_LOGIC_VECTOR{15~downto~0}~13 0 26 (_architecture (_uni (_string \"0000000000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal m1 ~STD_LOGIC_VECTOR{3~downto~0}~13 0 27 (_architecture (_uni ))))
		(_process
			(line__31(_architecture 0 0 31 (_process (_simple)(_target(10))(_sensitivity(10))(_read(3)))))
			(line__42(_architecture 1 0 42 (_process (_simple)(_target(8)(9))(_sensitivity(7)(8)(9)(10))(_read(1)(2)))))
			(line__56(_architecture 2 0 56 (_process (_simple)(_target(15))(_sensitivity(4))(_read(15)))))
			(line__65(_architecture 3 0 65 (_process (_simple)(_target(16))(_sensitivity(15(d_15_13))(0)(1)(2)(3)))))
			(line__78(_architecture 4 0 78 (_process (_simple)(_target(6))(_sensitivity(7)(8)(9)(10)(11)(12)(13)(14)(15(d_15_13))))))
			(line__94(_architecture 5 0 94 (_process (_simple)(_target(5))(_sensitivity(16)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 )
		(50529027 50529026 )
		(50529027 50529027 )
		(50463491 )
		(50529027 50528771 )
		(50529027 50463491 )
		(131586 )
		(197122 )
		(131842 )
		(197378 )
		(50529027 )
		(33686019 131586 )
		(50529027 197122 )
		(33686274 131587 )
		(33751810 131586 )
		(50528770 197122 )
		(33751554 131842 )
		(33686018 131842 )
		(50529027 131586 )
		(33686018 131586 )
		(33751554 131586 )
		(50463234 131586 )
		(50463234 131843 )
		(33686019 131843 )
		(33686274 197122 )
		(50463235 131586 )
		(33686019 197122 )
	)
	(_model . aAfisare 6 -1
	)
)
I 000043 55 17052         1558131847445 ex
(_unit VHDL (termostat 0 4 (ex 0 12 ))
	(_version v98)
	(_time 1558131847446 2019.05.18 01:24:07)
	(_source (\./src/termostat.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 2d2320297c7b7b3b28286b767f2a292b2c2a292a29)
	(_entity
		(_time 1558129173846)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(ClockPrescaler
			(_object
				(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal Led ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_out ))))
			)
		)
		(numtemp
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 70 (_entity (_out ))))
			)
		)
		(numora
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 64 (_entity (_out ))))
			)
		)
		(dmux_1t2
			(_object
				(_port (_internal input ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal sel0 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal output0 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
				(_port (_internal output1 ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
			)
		)
		(poarta_si
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
			)
		)
		(fifo1_2
			(_object
				(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
				(_port (_internal we ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal wadd ~STD_LOGIC_VECTOR{4~downto~0}~134 0 42 (_entity (_in ))))
				(_port (_internal radd ~STD_LOGIC_VECTOR{4~downto~0}~136 0 43 (_entity (_in ))))
				(_port (_internal data_in ~STD_LOGIC_VECTOR{9~downto~0}~13 0 44 (_entity (_in ))))
				(_port (_internal data_out ~STD_LOGIC_VECTOR{9~downto~0}~138 0 45 (_entity (_out ))))
			)
		)
		(compare
			(_object
				(_port (_internal num1 ~STD_LOGIC_VECTOR{4~downto~0}~13 0 32 (_entity (_in ))))
				(_port (_internal num2 ~STD_LOGIC_VECTOR{4~downto~0}~132 0 33 (_entity (_in ))))
				(_port (_internal less ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ))))
				(_port (_internal equal ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
				(_port (_internal greater ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
			)
		)
		(nummin
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{5~downto~0}~13 0 51 (_entity (_out ))))
				(_port (_internal tc ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_out ))))
			)
		)
		(numsec
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal tc ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_out ))))
			)
		)
		(Display
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 74 (_entity (_in ))))
				(_port (_internal BinInput ~STD_LOGIC_VECTOR{6~downto~0}~13 0 75 (_entity (_in ))))
				(_port (_internal unitmin ~STD_LOGIC_VECTOR{3~downto~0}~13 0 78 (_entity (_out ))))
				(_port (_internal tenmin ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 79 (_entity (_out ))))
			)
		)
		(eAfisare
			(_object
				(_port (_internal digit0 ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 84 (_entity (_in ))))
				(_port (_internal digit1 ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 85 (_entity (_in ))))
				(_port (_internal digit2 ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 86 (_entity (_in ))))
				(_port (_internal digit3 ~STD_LOGIC_VECTOR{3~downto~0}~1322 0 87 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 88 (_entity (_in ))))
				(_port (_internal cat ~STD_LOGIC_VECTOR{6~downto~0}~1324 0 89 (_entity (_out ))))
				(_port (_internal an ~STD_LOGIC_VECTOR{7~downto~0}~13 0 90 (_entity (_out ))))
			)
		)
	)
	(_instantiation DIV1 0 105 (_component ClockPrescaler )
		(_port
			((clock)(clk100))
			((Led)(out1))
		)
		(_use (_entity . ClockPrescaler)
		)
	)
	(_instantiation TEMPMIN1 0 106 (_component numtemp )
		(_port
			((clk)(TEMPMIN))
			((reset)(reset1))
			((dout)(tempbutonmin))
		)
		(_use (_entity . numtemp)
		)
	)
	(_instantiation TEMPMAX1 0 107 (_component numtemp )
		(_port
			((clk)(TEMPMAX))
			((reset)(reset1))
			((dout)(tempbutonmax))
		)
		(_use (_entity . numtemp)
		)
	)
	(_instantiation ORA1 0 108 (_component numora )
		(_port
			((clk)(ORA))
			((reset)(reset1))
			((dout)(orabuton))
		)
		(_use (_entity . numora)
		)
	)
	(_instantiation DEMUX 0 109 (_component dmux_1t2 )
		(_port
			((input)((i 3)))
			((sel0)(PROG))
			((output0)(out0))
			((output1)(outsi1))
		)
		(_use (_entity . dmux_1t2)
			(_port
				((input)(input))
				((sel0)(sel0))
				((output0)(output0))
				((output1)(output1))
			)
		)
	)
	(_instantiation POARTASI1 0 110 (_component poarta_si )
		(_port
			((A)(outsi1))
			((B)(SET))
			((C)((i 3)))
			((Y)(outsi2))
		)
		(_use (_entity . poarta_si)
			(_port
				((A)(A))
				((B)(B))
				((C)(C))
				((Y)(Y))
			)
		)
	)
	(_instantiation MEMRAM1 0 133 (_component fifo1_2 )
		(_port
			((Clk)(clk100))
			((we)(outsi2))
			((wadd)(adresa))
			((radd)(adresa))
			((data_in)(datain))
			((data_out)(memout))
		)
		(_use (_entity . fifo1_2)
		)
	)
	(_instantiation CMP1 0 134 (_component compare )
		(_port
			((num1)(memout(d_9_5)))
			((num2)(tempsensor))
			((less)(cmp1out))
			((equal)(cmp1out0))
			((greater)(cmp1out00))
		)
		(_use (_entity . compare)
		)
	)
	(_instantiation CMP2 0 135 (_component compare )
		(_port
			((num1)(intcomp1))
			((num2)(intcomp2))
			((less)(cmp2out))
			((equal)(cmp2out0))
			((greater)(cmp2out00))
		)
		(_use (_entity . compare)
		)
	)
	(_instantiation CMP3 0 136 (_component compare )
		(_port
			((num1)(memout(d_4_0)))
			((num2)(tempsensor))
			((less)(cmp3out))
			((equal)(cmp3out0))
			((greater)(cmp3out00))
		)
		(_use (_entity . compare)
		)
	)
	(_instantiation ORA2 0 137 (_component numora )
		(_port
			((clk)(tc2))
			((reset)(reset1))
			((dout)(oraaf))
		)
		(_use (_entity . numora)
		)
	)
	(_instantiation MIN 0 138 (_component nummin )
		(_port
			((clk)(tc1))
			((reset)(reset1))
			((dout)(minaf))
			((tc)(tc2))
		)
		(_use (_entity . nummin)
		)
	)
	(_instantiation SEC 0 139 (_component numsec )
		(_port
			((clk)(out1))
			((reset)(reset1))
			((tc)(tc1))
		)
		(_use (_entity . numsec)
		)
	)
	(_instantiation preluaremin 0 159 (_component Display )
		(_port
			((CLK)(clk100))
			((BinInput)(minaf1))
			((unitmin)(afminunit))
			((tenmin)(afminten))
		)
		(_use (_entity . Display)
		)
	)
	(_instantiation preluareora 0 160 (_component Display )
		(_port
			((CLK)(clk100))
			((BinInput)(oraaf1))
			((unitmin)(aforaunit))
			((tenmin)(aforaten))
		)
		(_use (_entity . Display)
		)
	)
	(_instantiation preluaretemp 0 161 (_component Display )
		(_port
			((CLK)(clk100))
			((BinInput)(tempsensor1))
			((unitmin)(tempsensorunit))
			((tenmin)(tempsensorten))
		)
		(_use (_entity . Display)
		)
	)
	(_instantiation Display1 0 162 (_component eAfisare )
		(_port
			((digit0)(tempsensorunit))
			((digit1)(tempsensorten))
			((digit2)(afminunit))
			((digit3)(afminten))
			((clk)(clk100))
			((cat)(catod))
			((an)(anod))
		)
		(_use (_entity . eAfisare)
		)
	)
	(_object
		(_port (_internal SET ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal PROG ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal TEMPMIN ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal TEMPMAX ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal ORA ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal clk100 ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal tempsensor ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6 (_entity (_in ))))
		(_port (_internal heater ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal anod ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal catod ~STD_LOGIC_VECTOR{6~downto~0}~12 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~132 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~134 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~136 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~138 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 70 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 75 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 78 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 79 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 85 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 86 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1322 0 87 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1324 0 89 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 90 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal outsi1 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_architecture (_uni ))))
		(_signal (_internal outsi2 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_architecture (_uni ))))
		(_signal (_internal out0 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_architecture (_uni ))))
		(_signal (_internal out1 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_architecture (_uni ))))
		(_signal (_internal tc1 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_architecture (_uni ))))
		(_signal (_internal tc2 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_architecture (_uni ))))
		(_signal (_internal reset1 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~1326 0 94 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal memout ~STD_LOGIC_VECTOR{9~downto~0}~1326 0 94 (_architecture (_uni ))))
		(_signal (_internal datain ~STD_LOGIC_VECTOR{9~downto~0}~1326 0 94 (_architecture (_uni ))))
		(_signal (_internal cmp1out ~extieee.std_logic_1164.STD_LOGIC 0 95 (_architecture (_uni ))))
		(_signal (_internal cmp1out0 ~extieee.std_logic_1164.STD_LOGIC 0 95 (_architecture (_uni ))))
		(_signal (_internal cmp1out00 ~extieee.std_logic_1164.STD_LOGIC 0 95 (_architecture (_uni ))))
		(_signal (_internal cmp2out ~extieee.std_logic_1164.STD_LOGIC 0 95 (_architecture (_uni ))))
		(_signal (_internal cmp2out0 ~extieee.std_logic_1164.STD_LOGIC 0 95 (_architecture (_uni ))))
		(_signal (_internal cmp2out00 ~extieee.std_logic_1164.STD_LOGIC 0 95 (_architecture (_uni ))))
		(_signal (_internal cmp3out ~extieee.std_logic_1164.STD_LOGIC 0 95 (_architecture (_uni ))))
		(_signal (_internal cmp3out0 ~extieee.std_logic_1164.STD_LOGIC 0 95 (_architecture (_uni ))))
		(_signal (_internal cmp3out00 ~extieee.std_logic_1164.STD_LOGIC 0 95 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~1328 0 96 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal intcomp1 ~STD_LOGIC_VECTOR{4~downto~0}~1328 0 96 (_architecture (_uni ))))
		(_signal (_internal intcomp2 ~STD_LOGIC_VECTOR{4~downto~0}~1328 0 96 (_architecture (_uni ))))
		(_signal (_internal tempbutonmin ~STD_LOGIC_VECTOR{4~downto~0}~1328 0 96 (_architecture (_uni ))))
		(_signal (_internal tempbutonmax ~STD_LOGIC_VECTOR{4~downto~0}~1328 0 96 (_architecture (_uni ))))
		(_signal (_internal orabuton ~STD_LOGIC_VECTOR{4~downto~0}~1328 0 96 (_architecture (_uni ))))
		(_signal (_internal oraaf ~STD_LOGIC_VECTOR{4~downto~0}~1328 0 96 (_architecture (_uni ))))
		(_signal (_internal adresa ~STD_LOGIC_VECTOR{4~downto~0}~1328 0 96 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1330 0 97 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal minaf ~STD_LOGIC_VECTOR{5~downto~0}~1330 0 97 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1332 0 98 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal oraaf1 ~STD_LOGIC_VECTOR{6~downto~0}~1332 0 98 (_architecture (_uni ))))
		(_signal (_internal minaf1 ~STD_LOGIC_VECTOR{6~downto~0}~1332 0 98 (_architecture (_uni ))))
		(_signal (_internal tempsensor1 ~STD_LOGIC_VECTOR{6~downto~0}~1332 0 98 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1334 0 99 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal afminunit ~STD_LOGIC_VECTOR{3~downto~0}~1334 0 99 (_architecture (_uni ))))
		(_signal (_internal afminten ~STD_LOGIC_VECTOR{3~downto~0}~1334 0 99 (_architecture (_uni ))))
		(_signal (_internal aforaunit ~STD_LOGIC_VECTOR{3~downto~0}~1334 0 99 (_architecture (_uni ))))
		(_signal (_internal aforaten ~STD_LOGIC_VECTOR{3~downto~0}~1334 0 99 (_architecture (_uni ))))
		(_signal (_internal tempsensorunit ~STD_LOGIC_VECTOR{3~downto~0}~1334 0 99 (_architecture (_uni ))))
		(_signal (_internal tempsensorten ~STD_LOGIC_VECTOR{3~downto~0}~1334 0 99 (_architecture (_uni ))))
		(_process
			(line__103(_architecture 0 0 103 (_assignment (_simple)(_alias((reset1)(reset)))(_simpleassign BUF)(_target(17))(_sensitivity(6)))))
			(line__112(_architecture 1 0 112 (_process (_simple)(_target(19(d_9_5)))(_sensitivity(5))(_read(0)(1)(31)))))
			(line__119(_architecture 2 0 119 (_process (_simple)(_target(19(d_4_0)))(_sensitivity(5))(_read(0)(1)(19(d_9_5))(32)))))
			(line__126(_architecture 3 0 126 (_process (_simple)(_target(29)(30)(35))(_sensitivity(5))(_read(33)(34)(35)))))
			(line__141(_architecture 4 0 141 (_process (_simple)(_target(37)(38)(39))(_sensitivity(5))(_read(7)(34)(36)))))
			(line__148(_architecture 5 0 148 (_process (_simple)(_target(8))(_sensitivity(5))(_read(22)(24)(27)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 2 )
		(514 )
		(2 )
	)
	(_model . ex 6 -1
	)
)
I 000043 55 1058          1558132288614 si
(_unit VHDL (poarta_si 0 6 (si 0 11 ))
	(_version v98)
	(_time 1558132288615 2019.05.18 01:31:28)
	(_source (\./src/andgate.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_code 8082848ed6d7d59782d394dad085d6878386898780)
	(_entity
		(_time 1558129173099)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_process
			(line__13(_architecture 0 0 13 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . si 1 -1
	)
)
I 000042 55 2070          1558132288742 A
(_unit VHDL (binarytobcd 0 6 (a 0 12 ))
	(_version v98)
	(_time 1558132288743 2019.05.18 01:31:28)
	(_source (\./src/BinaryToBcd.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_code fdfefbada0aafcebfefdefa6a5faf9fbabfbfffbfe)
	(_entity
		(_time 1558129173244)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal Input ~STD_LOGIC_VECTOR{6~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_port (_internal Output ~STD_LOGIC_VECTOR{11~downto~0}~12 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~132 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_process
			(line__39(_architecture 0 0 39 (_assignment (_simple)(_target(2))(_sensitivity(1)))))
		)
		(_subprogram
			(_internal BinToBCD 1 0 14 (_architecture (_function (_uto))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(33686018 33686018 33686018 )
		(33686274 )
		(50528770 )
	)
	(_model . A 2 -1
	)
)
I 000051 55 1330          1558132288842 Behavioral
(_unit VHDL (compare 0 4 (behavioral 0 12 ))
	(_version v98)
	(_time 1558132288843 2019.05.18 01:31:28)
	(_source (\./src/comparator.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 6a696c6a6d3d6a7d6b387b31396c6f6c696c3c6c3e)
	(_entity
		(_time 1558129173349)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal num1 ~STD_LOGIC_VECTOR{4~downto~0}~12 0 5 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal num2 ~STD_LOGIC_VECTOR{4~downto~0}~122 0 6 (_entity (_in ))))
		(_port (_internal less ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal equal ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_port (_internal greater ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_process
			(line__14(_architecture 0 0 14 (_process (_simple)(_target(2)(3)(4))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Behavioral 1 -1
	)
)
I 000052 55 1087          1558132288897 dmux_1t2_ar
(_unit VHDL (dmux_1t2 0 4 (dmux_1t2_ar 0 12 ))
	(_version v98)
	(_time 1558132288898 2019.05.18 01:31:28)
	(_source (\./src/demux12.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 999a9896c4cfc88e91cadfc6c99e9d9a9b9f9d9fcd)
	(_entity
		(_time 1558129173404)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal input ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal sel0 ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal output0 ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_port (_internal output1 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_process
			(line__14(_architecture 0 0 14 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
			(line__15(_architecture 1 0 15 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . dmux_1t2_ar 2 -1
	)
)
I 000053 55 4466          1558132288952 Arch_Display
(_unit VHDL (display 0 6 (arch_display 0 15 ))
	(_version v98)
	(_time 1558132288953 2019.05.18 01:31:28)
	(_source (\./src/Display.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_code d7d4d685d98180c0d182948d87d0ded1d3d1ded0d4)
	(_entity
		(_time 1558129173459)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	)
	(_component
		(BinaryToBCD
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal Input ~STD_LOGIC_VECTOR{6~downto~0}~13 0 19 (_entity (_in ))))
				(_port (_internal Output ~STD_LOGIC_VECTOR{11~downto~0}~13 0 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation OP2 0 49 (_component BinaryToBCD )
		(_port
			((CLK)(clk))
			((Input)(BinInput))
			((Output)(BCDInput))
		)
		(_use (_entity . BinaryToBCD)
		)
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal BinInput ~STD_LOGIC_VECTOR{6~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal unitmin ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal tenmin ~STD_LOGIC_VECTOR{3~downto~0}~122 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal digitUnit ~STD_LOGIC_VECTOR{3~downto~0}~13 0 28 (_architecture (_uni ))))
		(_signal (_internal digitTen ~STD_LOGIC_VECTOR{3~downto~0}~13 0 28 (_architecture (_uni ))))
		(_signal (_internal digitHun ~STD_LOGIC_VECTOR{3~downto~0}~13 0 28 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal Led_activating_counter ~STD_LOGIC_VECTOR{1~downto~0}~13 0 29 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal MUX ~STD_LOGIC_VECTOR{3~downto~0}~13 0 30 (_architecture (_uni (_string \"0000"\)))))
		(_signal (_internal CLK_out ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~132 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_signal (_internal BCDInput ~STD_LOGIC_VECTOR{11~downto~0}~132 0 32 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~134 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~136 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~138 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1312 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_process
			(line__51(_architecture 0 0 51 (_assignment (_simple)(_alias((unitmin)(BCDInput(d_3_0))))(_target(2))(_sensitivity(10(d_3_0))))))
			(line__52(_architecture 1 0 52 (_assignment (_simple)(_alias((tenmin)(BCDInput(d_7_4))))(_target(3))(_sensitivity(10(d_7_4))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . Arch_Display 2 -1
	)
)
I 000051 55 1673          1558132289007 Behavioral
(_unit VHDL (clockprescaler 0 5 (behavioral 0 10 ))
	(_version v98)
	(_time 1558132289008 2019.05.18 01:31:29)
	(_source (\./src/div.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 06050300535104100702445d570104000301050005)
	(_entity
		(_time 1558129173514)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in )(_event))))
		(_port (_internal Led ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{19~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 19)(i 0))))))
		(_signal (_internal prescaler ~STD_LOGIC_VECTOR{19~downto~0}~13 0 15 (_architecture (_uni (_string \"11110100001001000000"\)))))
		(_signal (_internal prescaler_counter ~STD_LOGIC_VECTOR{19~downto~0}~13 0 16 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal newClock ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ((i 2))))))
		(_process
			(line__23(_architecture 0 0 23 (_assignment (_simple)(_alias((Led)(newClock)))(_simpleassign BUF)(_target(1))(_sensitivity(4)))))
			(countClock(_architecture 1 0 24 (_process (_simple)(_target(3)(4))(_sensitivity(4)(0))(_read(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 33686018 )
	)
	(_model . Behavioral 2 -1
	)
)
I 000051 55 2534          1558132289072 Behavioral
(_unit VHDL (fifo1_2 0 6 (behavioral 0 15 ))
	(_version v98)
	(_time 1558132289073 2019.05.18 01:31:29)
	(_source (\./src/memram1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 54575457590306420055450d5357565252525d5252)
	(_entity
		(_time 1558129173569)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal we ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal wadd ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal radd ~STD_LOGIC_VECTOR{4~downto~0}~122 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal data_in ~STD_LOGIC_VECTOR{9~downto~0}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal data_out ~STD_LOGIC_VECTOR{9~downto~0}~124 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ram 0 17 (_array ~STD_LOGIC_VECTOR{9~downto~0}~13 ((_downto (i 23)(i 0))))))
		(_signal (_internal ram1_1 ram 0 18 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal r_add ~STD_LOGIC_VECTOR{4~downto~0}~13 0 19 (_architecture (_uni ))))
		(_process
			(line__23(_architecture 0 0 23 (_process (_target(6)(7))(_sensitivity(0)(1)(2)(3)(4))(_dssslsensitivity 2)(_monitor))))
			(line__33(_architecture 1 0 33 (_assignment (_simple)(_target(5))(_sensitivity(6)(7))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_split (6)
	)
	(_model . Behavioral 2 -1
	)
)
I 000051 55 1447          1558132289129 nummin_arc
(_unit VHDL (nummin 0 6 (nummin_arc 0 14 ))
	(_version v98)
	(_time 1558132289130 2019.05.18 01:31:29)
	(_source (\./src/nummin.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 8380d08c85d48395d5859ad98785d6848685d785d7)
	(_entity
		(_time 1558129173624)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{5~downto~0}~12 0 10 (_entity (_out ))))
		(_port (_internal tc ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_type (_internal ~INTEGER~range~0~to~60~13 0 17 (_scalar (_to (i 0)(i 60)))))
		(_variable (_internal m ~INTEGER~range~0~to~60~13 0 17 (_process 0 ((i 0)))))
		(_process
			(counter(_architecture 0 0 16 (_process (_simple)(_target(2)(3))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . nummin_arc 1 -1
	)
)
I 000051 55 1361          1558132289187 numora_arh
(_unit VHDL (numora 0 6 (numora_arh 0 13 ))
	(_version v98)
	(_time 1558132289188 2019.05.18 01:31:29)
	(_source (\./src/numora.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code c1c29295c596c1d79694d39b91c794c6c4c795c797)
	(_entity
		(_time 1558129173679)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10 (_entity (_out ))))
		(_type (_internal ~INTEGER~range~0~to~24~13 0 16 (_scalar (_to (i 0)(i 24)))))
		(_variable (_internal m ~INTEGER~range~0~to~24~13 0 16 (_process 0 ((i 0)))))
		(_process
			(counter(_architecture 0 0 15 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . numora_arh 1 -1
	)
)
I 000051 55 1162          1558132289240 numsec_arc
(_unit VHDL (numsec 0 6 (numsec_arc 0 13 ))
	(_version v98)
	(_time 1558132289241 2019.05.18 01:31:29)
	(_source (\./src/numsec.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code f0f3a3a1f5a7f0e7f2a3e5aaa2f6a5f7f5f6a4f7f3)
	(_entity
		(_time 1558129173739)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal tc ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_type (_internal ~INTEGER~range~0~to~60~13 0 16 (_scalar (_to (i 0)(i 60)))))
		(_variable (_internal m ~INTEGER~range~0~to~60~13 0 16 (_process 0 ((i 0)))))
		(_process
			(counter(_architecture 0 0 15 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . numsec_arc 1 -1
	)
)
I 000052 55 1365          1558132289295 numtemp_arh
(_unit VHDL (numtemp 0 6 (numtemp_arh 0 13 ))
	(_version v98)
	(_time 1558132289296 2019.05.18 01:31:29)
	(_source (\./src/numtemp.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 2f2c7d2a7c782f382a7b3a752a282f297a282a297b)
	(_entity
		(_time 1558129173791)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10 (_entity (_out ))))
		(_type (_internal ~INTEGER~range~0~to~31~13 0 16 (_scalar (_to (i 0)(i 31)))))
		(_variable (_internal m ~INTEGER~range~0~to~31~13 0 16 (_process 0 ((i 0)))))
		(_process
			(counter(_architecture 0 0 15 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . numtemp_arh 1 -1
	)
)
I 000049 55 4742          1558132289355 aAfisare
(_unit VHDL (eafisare 0 5 (aafisare 0 15 ))
	(_version v98)
	(_time 1558132289356 2019.05.18 01:31:29)
	(_source (\./src/afisooor.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 6d6e6f6d383a3f7b636f7e373d6a6f6b686b686b6c)
	(_entity
		(_time 1558131649190)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal digit0 ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~122 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal digit1 ~STD_LOGIC_VECTOR{3~downto~0}~122 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~124 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal digit2 ~STD_LOGIC_VECTOR{3~downto~0}~124 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~126 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal digit3 ~STD_LOGIC_VECTOR{3~downto~0}~126 0 9 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal cat ~STD_LOGIC_VECTOR{6~downto~0}~12 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal an ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal i0 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17 (_architecture (_uni (_string \"11111110"\)))))
		(_signal (_internal i1 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18 (_architecture (_uni (_string \"11111101"\)))))
		(_signal (_internal i2 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19 (_architecture (_uni (_string \"11111011"\)))))
		(_signal (_internal i3 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20 (_architecture (_uni (_string \"11111111"\)))))
		(_signal (_internal i4 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21 (_architecture (_uni (_string \"11111111"\)))))
		(_signal (_internal i5 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 22 (_architecture (_uni (_string \"11111111"\)))))
		(_signal (_internal i6 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 23 (_architecture (_uni (_string \"11111111"\)))))
		(_signal (_internal i7 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 24 (_architecture (_uni (_string \"11111111"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal count ~STD_LOGIC_VECTOR{15~downto~0}~13 0 26 (_architecture (_uni (_string \"0000000000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal m1 ~STD_LOGIC_VECTOR{3~downto~0}~13 0 27 (_architecture (_uni ))))
		(_process
			(line__31(_architecture 0 0 31 (_process (_simple)(_target(10))(_sensitivity(10))(_read(3)))))
			(line__42(_architecture 1 0 42 (_process (_simple)(_target(8)(9))(_sensitivity(7)(8)(9)(10))(_read(1)(2)))))
			(line__56(_architecture 2 0 56 (_process (_simple)(_target(15))(_sensitivity(4))(_read(15)))))
			(line__65(_architecture 3 0 65 (_process (_simple)(_target(16))(_sensitivity(15(d_15_13))(0)(1)(2)(3)))))
			(line__78(_architecture 4 0 78 (_process (_simple)(_target(6))(_sensitivity(7)(8)(9)(10)(11)(12)(13)(14)(15(d_15_13))))))
			(line__94(_architecture 5 0 94 (_process (_simple)(_target(5))(_sensitivity(16)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 )
		(50529027 50529026 )
		(50529027 50529027 )
		(50463491 )
		(50529027 50528771 )
		(50529027 50463491 )
		(131586 )
		(197122 )
		(131842 )
		(197378 )
		(50529027 )
		(33686019 131586 )
		(50529027 197122 )
		(33686274 131587 )
		(33751810 131586 )
		(50528770 197122 )
		(33751554 131842 )
		(33686018 131842 )
		(50529027 131586 )
		(33686018 131586 )
		(33751554 131586 )
		(50463234 131586 )
		(50463234 131843 )
		(33686019 131843 )
		(33686274 197122 )
		(50463235 131586 )
		(33686019 197122 )
	)
	(_model . aAfisare 6 -1
	)
)
I 000043 55 17052         1558132289414 ex
(_unit VHDL (termostat 0 4 (ex 0 12 ))
	(_version v98)
	(_time 1558132289415 2019.05.18 01:31:29)
	(_source (\./src/termostat.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 9c9e9f93cacaca8a999bdac7ce9b989a9d9b989b98)
	(_entity
		(_time 1558129173846)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(ClockPrescaler
			(_object
				(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal Led ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_out ))))
			)
		)
		(numtemp
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 70 (_entity (_out ))))
			)
		)
		(numora
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 64 (_entity (_out ))))
			)
		)
		(dmux_1t2
			(_object
				(_port (_internal input ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal sel0 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal output0 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
				(_port (_internal output1 ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
			)
		)
		(poarta_si
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
			)
		)
		(fifo1_2
			(_object
				(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
				(_port (_internal we ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal wadd ~STD_LOGIC_VECTOR{4~downto~0}~134 0 42 (_entity (_in ))))
				(_port (_internal radd ~STD_LOGIC_VECTOR{4~downto~0}~136 0 43 (_entity (_in ))))
				(_port (_internal data_in ~STD_LOGIC_VECTOR{9~downto~0}~13 0 44 (_entity (_in ))))
				(_port (_internal data_out ~STD_LOGIC_VECTOR{9~downto~0}~138 0 45 (_entity (_out ))))
			)
		)
		(compare
			(_object
				(_port (_internal num1 ~STD_LOGIC_VECTOR{4~downto~0}~13 0 32 (_entity (_in ))))
				(_port (_internal num2 ~STD_LOGIC_VECTOR{4~downto~0}~132 0 33 (_entity (_in ))))
				(_port (_internal less ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ))))
				(_port (_internal equal ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
				(_port (_internal greater ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
			)
		)
		(nummin
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{5~downto~0}~13 0 51 (_entity (_out ))))
				(_port (_internal tc ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_out ))))
			)
		)
		(numsec
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal tc ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_out ))))
			)
		)
		(Display
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 74 (_entity (_in ))))
				(_port (_internal BinInput ~STD_LOGIC_VECTOR{6~downto~0}~13 0 75 (_entity (_in ))))
				(_port (_internal unitmin ~STD_LOGIC_VECTOR{3~downto~0}~13 0 76 (_entity (_out ))))
				(_port (_internal tenmin ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 77 (_entity (_out ))))
			)
		)
		(eAfisare
			(_object
				(_port (_internal digit0 ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 82 (_entity (_in ))))
				(_port (_internal digit1 ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 83 (_entity (_in ))))
				(_port (_internal digit2 ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 84 (_entity (_in ))))
				(_port (_internal digit3 ~STD_LOGIC_VECTOR{3~downto~0}~1322 0 85 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 86 (_entity (_in ))))
				(_port (_internal cat ~STD_LOGIC_VECTOR{6~downto~0}~1324 0 87 (_entity (_out ))))
				(_port (_internal an ~STD_LOGIC_VECTOR{7~downto~0}~13 0 88 (_entity (_out ))))
			)
		)
	)
	(_instantiation DIV1 0 103 (_component ClockPrescaler )
		(_port
			((clock)(clk100))
			((Led)(out1))
		)
		(_use (_entity . ClockPrescaler)
		)
	)
	(_instantiation TEMPMIN1 0 104 (_component numtemp )
		(_port
			((clk)(TEMPMIN))
			((reset)(reset1))
			((dout)(tempbutonmin))
		)
		(_use (_entity . numtemp)
		)
	)
	(_instantiation TEMPMAX1 0 105 (_component numtemp )
		(_port
			((clk)(TEMPMAX))
			((reset)(reset1))
			((dout)(tempbutonmax))
		)
		(_use (_entity . numtemp)
		)
	)
	(_instantiation ORA1 0 106 (_component numora )
		(_port
			((clk)(ORA))
			((reset)(reset1))
			((dout)(orabuton))
		)
		(_use (_entity . numora)
		)
	)
	(_instantiation DEMUX 0 107 (_component dmux_1t2 )
		(_port
			((input)((i 3)))
			((sel0)(PROG))
			((output0)(out0))
			((output1)(outsi1))
		)
		(_use (_entity . dmux_1t2)
			(_port
				((input)(input))
				((sel0)(sel0))
				((output0)(output0))
				((output1)(output1))
			)
		)
	)
	(_instantiation POARTASI1 0 108 (_component poarta_si )
		(_port
			((A)(outsi1))
			((B)(SET))
			((C)((i 3)))
			((Y)(outsi2))
		)
		(_use (_entity . poarta_si)
			(_port
				((A)(A))
				((B)(B))
				((C)(C))
				((Y)(Y))
			)
		)
	)
	(_instantiation MEMRAM1 0 131 (_component fifo1_2 )
		(_port
			((Clk)(clk100))
			((we)(outsi2))
			((wadd)(adresa))
			((radd)(adresa))
			((data_in)(datain))
			((data_out)(memout))
		)
		(_use (_entity . fifo1_2)
		)
	)
	(_instantiation CMP1 0 132 (_component compare )
		(_port
			((num1)(memout(d_9_5)))
			((num2)(tempsensor))
			((less)(cmp1out))
			((equal)(cmp1out0))
			((greater)(cmp1out00))
		)
		(_use (_entity . compare)
		)
	)
	(_instantiation CMP2 0 133 (_component compare )
		(_port
			((num1)(intcomp1))
			((num2)(intcomp2))
			((less)(cmp2out))
			((equal)(cmp2out0))
			((greater)(cmp2out00))
		)
		(_use (_entity . compare)
		)
	)
	(_instantiation CMP3 0 134 (_component compare )
		(_port
			((num1)(memout(d_4_0)))
			((num2)(tempsensor))
			((less)(cmp3out))
			((equal)(cmp3out0))
			((greater)(cmp3out00))
		)
		(_use (_entity . compare)
		)
	)
	(_instantiation ORA2 0 135 (_component numora )
		(_port
			((clk)(tc2))
			((reset)(reset1))
			((dout)(oraaf))
		)
		(_use (_entity . numora)
		)
	)
	(_instantiation MIN 0 136 (_component nummin )
		(_port
			((clk)(tc1))
			((reset)(reset1))
			((dout)(minaf))
			((tc)(tc2))
		)
		(_use (_entity . nummin)
		)
	)
	(_instantiation SEC 0 137 (_component numsec )
		(_port
			((clk)(out1))
			((reset)(reset1))
			((tc)(tc1))
		)
		(_use (_entity . numsec)
		)
	)
	(_instantiation preluaremin 0 157 (_component Display )
		(_port
			((CLK)(clk100))
			((BinInput)(minaf1))
			((unitmin)(afminunit))
			((tenmin)(afminten))
		)
		(_use (_entity . Display)
		)
	)
	(_instantiation preluareora 0 158 (_component Display )
		(_port
			((CLK)(clk100))
			((BinInput)(oraaf1))
			((unitmin)(aforaunit))
			((tenmin)(aforaten))
		)
		(_use (_entity . Display)
		)
	)
	(_instantiation preluaretemp 0 159 (_component Display )
		(_port
			((CLK)(clk100))
			((BinInput)(tempsensor1))
			((unitmin)(tempsensorunit))
			((tenmin)(tempsensorten))
		)
		(_use (_entity . Display)
		)
	)
	(_instantiation Display1 0 160 (_component eAfisare )
		(_port
			((digit0)(tempsensorunit))
			((digit1)(tempsensorten))
			((digit2)(afminunit))
			((digit3)(afminten))
			((clk)(clk100))
			((cat)(catod))
			((an)(anod))
		)
		(_use (_entity . eAfisare)
		)
	)
	(_object
		(_port (_internal SET ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal PROG ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal TEMPMIN ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal TEMPMAX ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal ORA ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal clk100 ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal tempsensor ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6 (_entity (_in ))))
		(_port (_internal heater ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal anod ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal catod ~STD_LOGIC_VECTOR{6~downto~0}~12 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~132 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~134 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~136 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~138 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 70 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 75 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 76 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 77 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 82 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 83 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1322 0 85 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1324 0 87 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 88 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal outsi1 ~extieee.std_logic_1164.STD_LOGIC 0 91 (_architecture (_uni ))))
		(_signal (_internal outsi2 ~extieee.std_logic_1164.STD_LOGIC 0 91 (_architecture (_uni ))))
		(_signal (_internal out0 ~extieee.std_logic_1164.STD_LOGIC 0 91 (_architecture (_uni ))))
		(_signal (_internal out1 ~extieee.std_logic_1164.STD_LOGIC 0 91 (_architecture (_uni ))))
		(_signal (_internal tc1 ~extieee.std_logic_1164.STD_LOGIC 0 91 (_architecture (_uni ))))
		(_signal (_internal tc2 ~extieee.std_logic_1164.STD_LOGIC 0 91 (_architecture (_uni ))))
		(_signal (_internal reset1 ~extieee.std_logic_1164.STD_LOGIC 0 91 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~1326 0 92 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal memout ~STD_LOGIC_VECTOR{9~downto~0}~1326 0 92 (_architecture (_uni ))))
		(_signal (_internal datain ~STD_LOGIC_VECTOR{9~downto~0}~1326 0 92 (_architecture (_uni ))))
		(_signal (_internal cmp1out ~extieee.std_logic_1164.STD_LOGIC 0 93 (_architecture (_uni ))))
		(_signal (_internal cmp1out0 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_architecture (_uni ))))
		(_signal (_internal cmp1out00 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_architecture (_uni ))))
		(_signal (_internal cmp2out ~extieee.std_logic_1164.STD_LOGIC 0 93 (_architecture (_uni ))))
		(_signal (_internal cmp2out0 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_architecture (_uni ))))
		(_signal (_internal cmp2out00 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_architecture (_uni ))))
		(_signal (_internal cmp3out ~extieee.std_logic_1164.STD_LOGIC 0 93 (_architecture (_uni ))))
		(_signal (_internal cmp3out0 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_architecture (_uni ))))
		(_signal (_internal cmp3out00 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~1328 0 94 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal intcomp1 ~STD_LOGIC_VECTOR{4~downto~0}~1328 0 94 (_architecture (_uni ))))
		(_signal (_internal intcomp2 ~STD_LOGIC_VECTOR{4~downto~0}~1328 0 94 (_architecture (_uni ))))
		(_signal (_internal tempbutonmin ~STD_LOGIC_VECTOR{4~downto~0}~1328 0 94 (_architecture (_uni ))))
		(_signal (_internal tempbutonmax ~STD_LOGIC_VECTOR{4~downto~0}~1328 0 94 (_architecture (_uni ))))
		(_signal (_internal orabuton ~STD_LOGIC_VECTOR{4~downto~0}~1328 0 94 (_architecture (_uni ))))
		(_signal (_internal oraaf ~STD_LOGIC_VECTOR{4~downto~0}~1328 0 94 (_architecture (_uni ))))
		(_signal (_internal adresa ~STD_LOGIC_VECTOR{4~downto~0}~1328 0 94 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1330 0 95 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal minaf ~STD_LOGIC_VECTOR{5~downto~0}~1330 0 95 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1332 0 96 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal oraaf1 ~STD_LOGIC_VECTOR{6~downto~0}~1332 0 96 (_architecture (_uni ))))
		(_signal (_internal minaf1 ~STD_LOGIC_VECTOR{6~downto~0}~1332 0 96 (_architecture (_uni ))))
		(_signal (_internal tempsensor1 ~STD_LOGIC_VECTOR{6~downto~0}~1332 0 96 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1334 0 97 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal afminunit ~STD_LOGIC_VECTOR{3~downto~0}~1334 0 97 (_architecture (_uni ))))
		(_signal (_internal afminten ~STD_LOGIC_VECTOR{3~downto~0}~1334 0 97 (_architecture (_uni ))))
		(_signal (_internal aforaunit ~STD_LOGIC_VECTOR{3~downto~0}~1334 0 97 (_architecture (_uni ))))
		(_signal (_internal aforaten ~STD_LOGIC_VECTOR{3~downto~0}~1334 0 97 (_architecture (_uni ))))
		(_signal (_internal tempsensorunit ~STD_LOGIC_VECTOR{3~downto~0}~1334 0 97 (_architecture (_uni ))))
		(_signal (_internal tempsensorten ~STD_LOGIC_VECTOR{3~downto~0}~1334 0 97 (_architecture (_uni ))))
		(_process
			(line__101(_architecture 0 0 101 (_assignment (_simple)(_alias((reset1)(reset)))(_simpleassign BUF)(_target(17))(_sensitivity(6)))))
			(line__110(_architecture 1 0 110 (_process (_simple)(_target(19(d_9_5)))(_sensitivity(5))(_read(0)(1)(31)))))
			(line__117(_architecture 2 0 117 (_process (_simple)(_target(19(d_4_0)))(_sensitivity(5))(_read(0)(1)(19(d_9_5))(32)))))
			(line__124(_architecture 3 0 124 (_process (_simple)(_target(29)(30)(35))(_sensitivity(5))(_read(33)(34)(35)))))
			(line__139(_architecture 4 0 139 (_process (_simple)(_target(37)(38)(39))(_sensitivity(5))(_read(7)(34)(36)))))
			(line__146(_architecture 5 0 146 (_process (_simple)(_target(8))(_sensitivity(5))(_read(22)(24)(27)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 2 )
		(514 )
		(2 )
	)
	(_model . ex 6 -1
	)
)
I 000043 55 1058          1558132628432 si
(_unit VHDL (poarta_si 0 6 (si 0 11 ))
	(_version v98)
	(_time 1558132628433 2019.05.18 01:37:08)
	(_source (\./src/andgate.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_code e9e6eabab6bebcfeebbafdb3b9ecbfeeeaefe0eee9)
	(_entity
		(_time 1558129173099)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_process
			(line__13(_architecture 0 0 13 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . si 1 -1
	)
)
I 000042 55 2070          1558132628505 A
(_unit VHDL (binarytobcd 0 6 (a 0 12 ))
	(_version v98)
	(_time 1558132628506 2019.05.18 01:37:08)
	(_source (\./src/BinaryToBcd.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_code 37393132396036213437256c6f3033316131353134)
	(_entity
		(_time 1558129173244)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal Input ~STD_LOGIC_VECTOR{6~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_port (_internal Output ~STD_LOGIC_VECTOR{11~downto~0}~12 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~132 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_process
			(line__39(_architecture 0 0 39 (_assignment (_simple)(_target(2))(_sensitivity(1)))))
		)
		(_subprogram
			(_internal BinToBCD 1 0 14 (_architecture (_function (_uto))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(33686018 33686018 33686018 )
		(33686274 )
		(50528770 )
	)
	(_model . A 2 -1
	)
)
I 000051 55 1330          1558132628607 Behavioral
(_unit VHDL (compare 0 4 (behavioral 0 12 ))
	(_version v98)
	(_time 1558132628608 2019.05.18 01:37:08)
	(_source (\./src/comparator.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 959b929ac6c2958294c784cec69390939693c393c1)
	(_entity
		(_time 1558129173349)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal num1 ~STD_LOGIC_VECTOR{4~downto~0}~12 0 5 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal num2 ~STD_LOGIC_VECTOR{4~downto~0}~122 0 6 (_entity (_in ))))
		(_port (_internal less ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal equal ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_port (_internal greater ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_process
			(line__14(_architecture 0 0 14 (_process (_simple)(_target(2)(3)(4))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Behavioral 1 -1
	)
)
I 000052 55 1087          1558132628662 dmux_1t2_ar
(_unit VHDL (dmux_1t2 0 4 (dmux_1t2_ar 0 12 ))
	(_version v98)
	(_time 1558132628663 2019.05.18 01:37:08)
	(_source (\./src/demux12.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code d3ddd381848582c4db80958c83d4d7d0d1d5d7d587)
	(_entity
		(_time 1558129173404)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal input ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal sel0 ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal output0 ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_port (_internal output1 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_process
			(line__14(_architecture 0 0 14 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
			(line__15(_architecture 1 0 15 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . dmux_1t2_ar 2 -1
	)
)
I 000053 55 4466          1558132628712 Arch_Display
(_unit VHDL (display 0 6 (arch_display 0 15 ))
	(_version v98)
	(_time 1558132628713 2019.05.18 01:37:08)
	(_source (\./src/Display.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_code 020c0304095455150457415852050b0406040b0501)
	(_entity
		(_time 1558129173459)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	)
	(_component
		(BinaryToBCD
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal Input ~STD_LOGIC_VECTOR{6~downto~0}~13 0 19 (_entity (_in ))))
				(_port (_internal Output ~STD_LOGIC_VECTOR{11~downto~0}~13 0 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation OP2 0 49 (_component BinaryToBCD )
		(_port
			((CLK)(clk))
			((Input)(BinInput))
			((Output)(BCDInput))
		)
		(_use (_entity . BinaryToBCD)
		)
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal BinInput ~STD_LOGIC_VECTOR{6~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal unitmin ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal tenmin ~STD_LOGIC_VECTOR{3~downto~0}~122 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal digitUnit ~STD_LOGIC_VECTOR{3~downto~0}~13 0 28 (_architecture (_uni ))))
		(_signal (_internal digitTen ~STD_LOGIC_VECTOR{3~downto~0}~13 0 28 (_architecture (_uni ))))
		(_signal (_internal digitHun ~STD_LOGIC_VECTOR{3~downto~0}~13 0 28 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal Led_activating_counter ~STD_LOGIC_VECTOR{1~downto~0}~13 0 29 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal MUX ~STD_LOGIC_VECTOR{3~downto~0}~13 0 30 (_architecture (_uni (_string \"0000"\)))))
		(_signal (_internal CLK_out ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~132 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_signal (_internal BCDInput ~STD_LOGIC_VECTOR{11~downto~0}~132 0 32 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~134 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~136 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~138 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1312 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_process
			(line__51(_architecture 0 0 51 (_assignment (_simple)(_alias((unitmin)(BCDInput(d_3_0))))(_target(2))(_sensitivity(10(d_3_0))))))
			(line__52(_architecture 1 0 52 (_assignment (_simple)(_alias((tenmin)(BCDInput(d_7_4))))(_target(3))(_sensitivity(10(d_7_4))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . Arch_Display 2 -1
	)
)
I 000051 55 1673          1558132628767 Behavioral
(_unit VHDL (clockprescaler 0 5 (behavioral 0 10 ))
	(_version v98)
	(_time 1558132628768 2019.05.18 01:37:08)
	(_source (\./src/div.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 404e4642131742564144021b114742464547434643)
	(_entity
		(_time 1558129173514)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in )(_event))))
		(_port (_internal Led ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{19~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 19)(i 0))))))
		(_signal (_internal prescaler ~STD_LOGIC_VECTOR{19~downto~0}~13 0 15 (_architecture (_uni (_string \"11110100001001000000"\)))))
		(_signal (_internal prescaler_counter ~STD_LOGIC_VECTOR{19~downto~0}~13 0 16 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal newClock ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ((i 2))))))
		(_process
			(line__23(_architecture 0 0 23 (_assignment (_simple)(_alias((Led)(newClock)))(_simpleassign BUF)(_target(1))(_sensitivity(4)))))
			(countClock(_architecture 1 0 24 (_process (_simple)(_target(3)(4))(_sensitivity(4)(0))(_read(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 33686018 )
	)
	(_model . Behavioral 2 -1
	)
)
I 000051 55 2534          1558132628825 Behavioral
(_unit VHDL (fifo1_2 0 6 (behavioral 0 15 ))
	(_version v98)
	(_time 1558132628826 2019.05.18 01:37:08)
	(_source (\./src/memram1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 6f616c6f30383d793b6e7e36686c6d696969666969)
	(_entity
		(_time 1558129173569)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal we ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal wadd ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal radd ~STD_LOGIC_VECTOR{4~downto~0}~122 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal data_in ~STD_LOGIC_VECTOR{9~downto~0}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal data_out ~STD_LOGIC_VECTOR{9~downto~0}~124 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ram 0 17 (_array ~STD_LOGIC_VECTOR{9~downto~0}~13 ((_downto (i 31)(i 0))))))
		(_signal (_internal ram1_1 ram 0 18 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal r_add ~STD_LOGIC_VECTOR{4~downto~0}~13 0 19 (_architecture (_uni ))))
		(_process
			(line__23(_architecture 0 0 23 (_process (_target(6)(7))(_sensitivity(0)(1)(2)(3)(4))(_dssslsensitivity 2)(_monitor))))
			(line__33(_architecture 1 0 33 (_assignment (_simple)(_target(5))(_sensitivity(6)(7))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_split (6)
	)
	(_model . Behavioral 2 -1
	)
)
I 000051 55 1447          1558132628882 nummin_arc
(_unit VHDL (nummin 0 6 (nummin_arc 0 14 ))
	(_version v98)
	(_time 1558132628883 2019.05.18 01:37:08)
	(_source (\./src/nummin.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code aea0fef8fef9aeb8f8a8b7f4aaa8fba9aba8faa8fa)
	(_entity
		(_time 1558129173624)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{5~downto~0}~12 0 10 (_entity (_out ))))
		(_port (_internal tc ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_type (_internal ~INTEGER~range~0~to~60~13 0 17 (_scalar (_to (i 0)(i 60)))))
		(_variable (_internal m ~INTEGER~range~0~to~60~13 0 17 (_process 0 ((i 0)))))
		(_process
			(counter(_architecture 0 0 16 (_process (_simple)(_target(2)(3))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . nummin_arc 1 -1
	)
)
I 000051 55 1361          1558132628932 numora_arh
(_unit VHDL (numora 0 6 (numora_arh 0 13 ))
	(_version v98)
	(_time 1558132628933 2019.05.18 01:37:08)
	(_source (\./src/numora.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code dcd28c8f8a8bdcca8b89ce868cda89dbd9da88da8a)
	(_entity
		(_time 1558129173679)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10 (_entity (_out ))))
		(_type (_internal ~INTEGER~range~0~to~24~13 0 16 (_scalar (_to (i 0)(i 24)))))
		(_variable (_internal m ~INTEGER~range~0~to~24~13 0 16 (_process 0 ((i 0)))))
		(_process
			(counter(_architecture 0 0 15 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . numora_arh 1 -1
	)
)
I 000051 55 1162          1558132628987 numsec_arc
(_unit VHDL (numsec 0 6 (numsec_arc 0 13 ))
	(_version v98)
	(_time 1558132628988 2019.05.18 01:37:08)
	(_source (\./src/numsec.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 1b15481d4c4c1b0c19480e41491d4e1c1e1d4f1c18)
	(_entity
		(_time 1558129173739)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal tc ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_type (_internal ~INTEGER~range~0~to~60~13 0 16 (_scalar (_to (i 0)(i 60)))))
		(_variable (_internal m ~INTEGER~range~0~to~60~13 0 16 (_process 0 ((i 0)))))
		(_process
			(counter(_architecture 0 0 15 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . numsec_arc 1 -1
	)
)
I 000052 55 1365          1558132629044 numtemp_arh
(_unit VHDL (numtemp 0 6 (numtemp_arh 0 13 ))
	(_version v98)
	(_time 1558132629045 2019.05.18 01:37:09)
	(_source (\./src/numtemp.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 4a4419491e1d4a5d4f1e5f104f4d4a4c1f4d4f4c1e)
	(_entity
		(_time 1558129173791)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10 (_entity (_out ))))
		(_type (_internal ~INTEGER~range~0~to~31~13 0 16 (_scalar (_to (i 0)(i 31)))))
		(_variable (_internal m ~INTEGER~range~0~to~31~13 0 16 (_process 0 ((i 0)))))
		(_process
			(counter(_architecture 0 0 15 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . numtemp_arh 1 -1
	)
)
I 000049 55 4742          1558132629097 aAfisare
(_unit VHDL (eafisare 0 5 (aafisare 0 15 ))
	(_version v98)
	(_time 1558132629098 2019.05.18 01:37:09)
	(_source (\./src/afisooor.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 88868b8681dfda9e868a9bd2d88f8a8e8d8e8d8e89)
	(_entity
		(_time 1558131649190)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal digit0 ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~122 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal digit1 ~STD_LOGIC_VECTOR{3~downto~0}~122 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~124 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal digit2 ~STD_LOGIC_VECTOR{3~downto~0}~124 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~126 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal digit3 ~STD_LOGIC_VECTOR{3~downto~0}~126 0 9 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal cat ~STD_LOGIC_VECTOR{6~downto~0}~12 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal an ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal i0 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17 (_architecture (_uni (_string \"11111110"\)))))
		(_signal (_internal i1 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18 (_architecture (_uni (_string \"11111101"\)))))
		(_signal (_internal i2 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19 (_architecture (_uni (_string \"11111011"\)))))
		(_signal (_internal i3 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20 (_architecture (_uni (_string \"11111111"\)))))
		(_signal (_internal i4 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21 (_architecture (_uni (_string \"11111111"\)))))
		(_signal (_internal i5 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 22 (_architecture (_uni (_string \"11111111"\)))))
		(_signal (_internal i6 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 23 (_architecture (_uni (_string \"11111111"\)))))
		(_signal (_internal i7 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 24 (_architecture (_uni (_string \"11111111"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal count ~STD_LOGIC_VECTOR{15~downto~0}~13 0 26 (_architecture (_uni (_string \"0000000000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal m1 ~STD_LOGIC_VECTOR{3~downto~0}~13 0 27 (_architecture (_uni ))))
		(_process
			(line__31(_architecture 0 0 31 (_process (_simple)(_target(10))(_sensitivity(10))(_read(3)))))
			(line__42(_architecture 1 0 42 (_process (_simple)(_target(8)(9))(_sensitivity(7)(8)(9)(10))(_read(1)(2)))))
			(line__56(_architecture 2 0 56 (_process (_simple)(_target(15))(_sensitivity(4))(_read(15)))))
			(line__65(_architecture 3 0 65 (_process (_simple)(_target(16))(_sensitivity(15(d_15_13))(0)(1)(2)(3)))))
			(line__78(_architecture 4 0 78 (_process (_simple)(_target(6))(_sensitivity(7)(8)(9)(10)(11)(12)(13)(14)(15(d_15_13))))))
			(line__94(_architecture 5 0 94 (_process (_simple)(_target(5))(_sensitivity(16)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 )
		(50529027 50529026 )
		(50529027 50529027 )
		(50463491 )
		(50529027 50528771 )
		(50529027 50463491 )
		(131586 )
		(197122 )
		(131842 )
		(197378 )
		(50529027 )
		(33686019 131586 )
		(50529027 197122 )
		(33686274 131587 )
		(33751810 131586 )
		(50528770 197122 )
		(33751554 131842 )
		(33686018 131842 )
		(50529027 131586 )
		(33686018 131586 )
		(33751554 131586 )
		(50463234 131586 )
		(50463234 131843 )
		(33686019 131843 )
		(33686274 197122 )
		(50463235 131586 )
		(33686019 197122 )
	)
	(_model . aAfisare 6 -1
	)
)
I 000043 55 17052         1558132629154 ex
(_unit VHDL (termostat 0 4 (ex 0 12 ))
	(_version v98)
	(_time 1558132629155 2019.05.18 01:37:09)
	(_source (\./src/termostat.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code c6c9c493c59090d0c3c1809d94c1c2c0c7c1c2c1c2)
	(_entity
		(_time 1558129173846)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(ClockPrescaler
			(_object
				(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal Led ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_out ))))
			)
		)
		(numtemp
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 70 (_entity (_out ))))
			)
		)
		(numora
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 64 (_entity (_out ))))
			)
		)
		(dmux_1t2
			(_object
				(_port (_internal input ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal sel0 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal output0 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
				(_port (_internal output1 ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
			)
		)
		(poarta_si
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
			)
		)
		(fifo1_2
			(_object
				(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
				(_port (_internal we ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal wadd ~STD_LOGIC_VECTOR{4~downto~0}~134 0 42 (_entity (_in ))))
				(_port (_internal radd ~STD_LOGIC_VECTOR{4~downto~0}~136 0 43 (_entity (_in ))))
				(_port (_internal data_in ~STD_LOGIC_VECTOR{9~downto~0}~13 0 44 (_entity (_in ))))
				(_port (_internal data_out ~STD_LOGIC_VECTOR{9~downto~0}~138 0 45 (_entity (_out ))))
			)
		)
		(compare
			(_object
				(_port (_internal num1 ~STD_LOGIC_VECTOR{4~downto~0}~13 0 32 (_entity (_in ))))
				(_port (_internal num2 ~STD_LOGIC_VECTOR{4~downto~0}~132 0 33 (_entity (_in ))))
				(_port (_internal less ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ))))
				(_port (_internal equal ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
				(_port (_internal greater ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
			)
		)
		(nummin
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{5~downto~0}~13 0 51 (_entity (_out ))))
				(_port (_internal tc ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_out ))))
			)
		)
		(numsec
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal tc ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_out ))))
			)
		)
		(Display
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 74 (_entity (_in ))))
				(_port (_internal BinInput ~STD_LOGIC_VECTOR{6~downto~0}~13 0 75 (_entity (_in ))))
				(_port (_internal unitmin ~STD_LOGIC_VECTOR{3~downto~0}~13 0 76 (_entity (_out ))))
				(_port (_internal tenmin ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 77 (_entity (_out ))))
			)
		)
		(eAfisare
			(_object
				(_port (_internal digit0 ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 82 (_entity (_in ))))
				(_port (_internal digit1 ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 83 (_entity (_in ))))
				(_port (_internal digit2 ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 84 (_entity (_in ))))
				(_port (_internal digit3 ~STD_LOGIC_VECTOR{3~downto~0}~1322 0 85 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 86 (_entity (_in ))))
				(_port (_internal cat ~STD_LOGIC_VECTOR{6~downto~0}~1324 0 87 (_entity (_out ))))
				(_port (_internal an ~STD_LOGIC_VECTOR{7~downto~0}~13 0 88 (_entity (_out ))))
			)
		)
	)
	(_instantiation DIV1 0 103 (_component ClockPrescaler )
		(_port
			((clock)(clk100))
			((Led)(out1))
		)
		(_use (_entity . ClockPrescaler)
		)
	)
	(_instantiation TEMPMIN1 0 104 (_component numtemp )
		(_port
			((clk)(TEMPMIN))
			((reset)(reset1))
			((dout)(tempbutonmin))
		)
		(_use (_entity . numtemp)
		)
	)
	(_instantiation TEMPMAX1 0 105 (_component numtemp )
		(_port
			((clk)(TEMPMAX))
			((reset)(reset1))
			((dout)(tempbutonmax))
		)
		(_use (_entity . numtemp)
		)
	)
	(_instantiation ORA1 0 106 (_component numora )
		(_port
			((clk)(ORA))
			((reset)(reset1))
			((dout)(orabuton))
		)
		(_use (_entity . numora)
		)
	)
	(_instantiation DEMUX 0 107 (_component dmux_1t2 )
		(_port
			((input)((i 3)))
			((sel0)(PROG))
			((output0)(out0))
			((output1)(outsi1))
		)
		(_use (_entity . dmux_1t2)
			(_port
				((input)(input))
				((sel0)(sel0))
				((output0)(output0))
				((output1)(output1))
			)
		)
	)
	(_instantiation POARTASI1 0 108 (_component poarta_si )
		(_port
			((A)(outsi1))
			((B)(SET))
			((C)((i 3)))
			((Y)(outsi2))
		)
		(_use (_entity . poarta_si)
			(_port
				((A)(A))
				((B)(B))
				((C)(C))
				((Y)(Y))
			)
		)
	)
	(_instantiation MEMRAM1 0 131 (_component fifo1_2 )
		(_port
			((Clk)(clk100))
			((we)(outsi2))
			((wadd)(adresa))
			((radd)(adresa))
			((data_in)(datain))
			((data_out)(memout))
		)
		(_use (_entity . fifo1_2)
		)
	)
	(_instantiation CMP1 0 132 (_component compare )
		(_port
			((num1)(memout(d_9_5)))
			((num2)(tempsensor))
			((less)(cmp1out))
			((equal)(cmp1out0))
			((greater)(cmp1out00))
		)
		(_use (_entity . compare)
		)
	)
	(_instantiation CMP2 0 133 (_component compare )
		(_port
			((num1)(intcomp1))
			((num2)(intcomp2))
			((less)(cmp2out))
			((equal)(cmp2out0))
			((greater)(cmp2out00))
		)
		(_use (_entity . compare)
		)
	)
	(_instantiation CMP3 0 134 (_component compare )
		(_port
			((num1)(memout(d_4_0)))
			((num2)(tempsensor))
			((less)(cmp3out))
			((equal)(cmp3out0))
			((greater)(cmp3out00))
		)
		(_use (_entity . compare)
		)
	)
	(_instantiation ORA2 0 135 (_component numora )
		(_port
			((clk)(tc2))
			((reset)(reset1))
			((dout)(oraaf))
		)
		(_use (_entity . numora)
		)
	)
	(_instantiation MIN 0 136 (_component nummin )
		(_port
			((clk)(tc1))
			((reset)(reset1))
			((dout)(minaf))
			((tc)(tc2))
		)
		(_use (_entity . nummin)
		)
	)
	(_instantiation SEC 0 137 (_component numsec )
		(_port
			((clk)(out1))
			((reset)(reset1))
			((tc)(tc1))
		)
		(_use (_entity . numsec)
		)
	)
	(_instantiation preluaremin 0 157 (_component Display )
		(_port
			((CLK)(clk100))
			((BinInput)(minaf1))
			((unitmin)(afminunit))
			((tenmin)(afminten))
		)
		(_use (_entity . Display)
		)
	)
	(_instantiation preluareora 0 158 (_component Display )
		(_port
			((CLK)(clk100))
			((BinInput)(oraaf1))
			((unitmin)(aforaunit))
			((tenmin)(aforaten))
		)
		(_use (_entity . Display)
		)
	)
	(_instantiation preluaretemp 0 159 (_component Display )
		(_port
			((CLK)(clk100))
			((BinInput)(tempsensor1))
			((unitmin)(tempsensorunit))
			((tenmin)(tempsensorten))
		)
		(_use (_entity . Display)
		)
	)
	(_instantiation Display1 0 160 (_component eAfisare )
		(_port
			((digit0)(tempsensorunit))
			((digit1)(tempsensorten))
			((digit2)(afminunit))
			((digit3)(afminten))
			((clk)(clk100))
			((cat)(catod))
			((an)(anod))
		)
		(_use (_entity . eAfisare)
		)
	)
	(_object
		(_port (_internal SET ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal PROG ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal TEMPMIN ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal TEMPMAX ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal ORA ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal clk100 ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal tempsensor ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6 (_entity (_in ))))
		(_port (_internal heater ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal anod ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal catod ~STD_LOGIC_VECTOR{6~downto~0}~12 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~132 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~134 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~136 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~138 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 70 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 75 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 76 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 77 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 82 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 83 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1322 0 85 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1324 0 87 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 88 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal outsi1 ~extieee.std_logic_1164.STD_LOGIC 0 91 (_architecture (_uni ))))
		(_signal (_internal outsi2 ~extieee.std_logic_1164.STD_LOGIC 0 91 (_architecture (_uni ))))
		(_signal (_internal out0 ~extieee.std_logic_1164.STD_LOGIC 0 91 (_architecture (_uni ))))
		(_signal (_internal out1 ~extieee.std_logic_1164.STD_LOGIC 0 91 (_architecture (_uni ))))
		(_signal (_internal tc1 ~extieee.std_logic_1164.STD_LOGIC 0 91 (_architecture (_uni ))))
		(_signal (_internal tc2 ~extieee.std_logic_1164.STD_LOGIC 0 91 (_architecture (_uni ))))
		(_signal (_internal reset1 ~extieee.std_logic_1164.STD_LOGIC 0 91 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~1326 0 92 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal memout ~STD_LOGIC_VECTOR{9~downto~0}~1326 0 92 (_architecture (_uni ))))
		(_signal (_internal datain ~STD_LOGIC_VECTOR{9~downto~0}~1326 0 92 (_architecture (_uni ))))
		(_signal (_internal cmp1out ~extieee.std_logic_1164.STD_LOGIC 0 93 (_architecture (_uni ))))
		(_signal (_internal cmp1out0 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_architecture (_uni ))))
		(_signal (_internal cmp1out00 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_architecture (_uni ))))
		(_signal (_internal cmp2out ~extieee.std_logic_1164.STD_LOGIC 0 93 (_architecture (_uni ))))
		(_signal (_internal cmp2out0 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_architecture (_uni ))))
		(_signal (_internal cmp2out00 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_architecture (_uni ))))
		(_signal (_internal cmp3out ~extieee.std_logic_1164.STD_LOGIC 0 93 (_architecture (_uni ))))
		(_signal (_internal cmp3out0 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_architecture (_uni ))))
		(_signal (_internal cmp3out00 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~1328 0 94 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal intcomp1 ~STD_LOGIC_VECTOR{4~downto~0}~1328 0 94 (_architecture (_uni ))))
		(_signal (_internal intcomp2 ~STD_LOGIC_VECTOR{4~downto~0}~1328 0 94 (_architecture (_uni ))))
		(_signal (_internal tempbutonmin ~STD_LOGIC_VECTOR{4~downto~0}~1328 0 94 (_architecture (_uni ))))
		(_signal (_internal tempbutonmax ~STD_LOGIC_VECTOR{4~downto~0}~1328 0 94 (_architecture (_uni ))))
		(_signal (_internal orabuton ~STD_LOGIC_VECTOR{4~downto~0}~1328 0 94 (_architecture (_uni ))))
		(_signal (_internal oraaf ~STD_LOGIC_VECTOR{4~downto~0}~1328 0 94 (_architecture (_uni ))))
		(_signal (_internal adresa ~STD_LOGIC_VECTOR{4~downto~0}~1328 0 94 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1330 0 95 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal minaf ~STD_LOGIC_VECTOR{5~downto~0}~1330 0 95 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1332 0 96 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal oraaf1 ~STD_LOGIC_VECTOR{6~downto~0}~1332 0 96 (_architecture (_uni ))))
		(_signal (_internal minaf1 ~STD_LOGIC_VECTOR{6~downto~0}~1332 0 96 (_architecture (_uni ))))
		(_signal (_internal tempsensor1 ~STD_LOGIC_VECTOR{6~downto~0}~1332 0 96 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1334 0 97 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal afminunit ~STD_LOGIC_VECTOR{3~downto~0}~1334 0 97 (_architecture (_uni ))))
		(_signal (_internal afminten ~STD_LOGIC_VECTOR{3~downto~0}~1334 0 97 (_architecture (_uni ))))
		(_signal (_internal aforaunit ~STD_LOGIC_VECTOR{3~downto~0}~1334 0 97 (_architecture (_uni ))))
		(_signal (_internal aforaten ~STD_LOGIC_VECTOR{3~downto~0}~1334 0 97 (_architecture (_uni ))))
		(_signal (_internal tempsensorunit ~STD_LOGIC_VECTOR{3~downto~0}~1334 0 97 (_architecture (_uni ))))
		(_signal (_internal tempsensorten ~STD_LOGIC_VECTOR{3~downto~0}~1334 0 97 (_architecture (_uni ))))
		(_process
			(line__101(_architecture 0 0 101 (_assignment (_simple)(_alias((reset1)(reset)))(_simpleassign BUF)(_target(17))(_sensitivity(6)))))
			(line__110(_architecture 1 0 110 (_process (_simple)(_target(19(d_9_5)))(_sensitivity(5))(_read(0)(1)(31)))))
			(line__117(_architecture 2 0 117 (_process (_simple)(_target(19(d_4_0)))(_sensitivity(5))(_read(0)(1)(19(d_9_5))(32)))))
			(line__124(_architecture 3 0 124 (_process (_simple)(_target(29)(30)(35))(_sensitivity(5))(_read(33)(34)(35)))))
			(line__139(_architecture 4 0 139 (_process (_simple)(_target(37)(38)(39))(_sensitivity(5))(_read(7)(34)(36)))))
			(line__146(_architecture 5 0 146 (_process (_simple)(_target(8))(_sensitivity(5))(_read(22)(24)(27)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 2 )
		(514 )
		(2 )
	)
	(_model . ex 6 -1
	)
)
I 000043 55 1058          1558133063537 si
(_unit VHDL (poarta_si 0 6 (si 0 11 ))
	(_version v98)
	(_time 1558133063538 2019.05.18 01:44:23)
	(_source (\./src/andgate.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_code 888d8f86d6dfdd9f8adb9cd2d88dde8f8b8e818f88)
	(_entity
		(_time 1558129173099)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_process
			(line__13(_architecture 0 0 13 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . si 1 -1
	)
)
I 000042 55 2070          1558133063660 A
(_unit VHDL (binarytobcd 0 6 (a 0 12 ))
	(_version v98)
	(_time 1558133063661 2019.05.18 01:44:23)
	(_source (\./src/BinaryToBcd.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_code 04000e02095305120704165f5c0300025202060207)
	(_entity
		(_time 1558129173244)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal Input ~STD_LOGIC_VECTOR{6~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_port (_internal Output ~STD_LOGIC_VECTOR{11~downto~0}~12 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~132 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_process
			(line__39(_architecture 0 0 39 (_assignment (_simple)(_target(2))(_sensitivity(1)))))
		)
		(_subprogram
			(_internal BinToBCD 1 0 14 (_architecture (_function (_uto))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(33686018 33686018 33686018 )
		(33686274 )
		(50528770 )
	)
	(_model . A 2 -1
	)
)
I 000051 55 1330          1558133063767 Behavioral
(_unit VHDL (compare 0 4 (behavioral 0 12 ))
	(_version v98)
	(_time 1558133063768 2019.05.18 01:44:23)
	(_source (\./src/comparator.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 727679732625726573206329217477747174247426)
	(_entity
		(_time 1558129173349)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal num1 ~STD_LOGIC_VECTOR{4~downto~0}~12 0 5 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal num2 ~STD_LOGIC_VECTOR{4~downto~0}~122 0 6 (_entity (_in ))))
		(_port (_internal less ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal equal ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_port (_internal greater ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_process
			(line__14(_architecture 0 0 14 (_process (_simple)(_target(2)(3)(4))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Behavioral 1 -1
	)
)
I 000052 55 1087          1558133063821 dmux_1t2_ar
(_unit VHDL (dmux_1t2 0 4 (dmux_1t2_ar 0 12 ))
	(_version v98)
	(_time 1558133063822 2019.05.18 01:44:23)
	(_source (\./src/demux12.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code b0b4bce4e4e6e1a7b8e3f6efe0b7b4b3b2b6b4b6e4)
	(_entity
		(_time 1558129173404)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal input ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal sel0 ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal output0 ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_port (_internal output1 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_process
			(line__14(_architecture 0 0 14 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
			(line__15(_architecture 1 0 15 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . dmux_1t2_ar 2 -1
	)
)
I 000053 55 4466          1558133063880 Arch_Display
(_unit VHDL (display 0 6 (arch_display 0 15 ))
	(_version v98)
	(_time 1558133063881 2019.05.18 01:44:23)
	(_source (\./src/Display.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_code dfdbd38d808988c8d98a9c858fd8d6d9dbd9d6d8dc)
	(_entity
		(_time 1558129173459)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	)
	(_component
		(BinaryToBCD
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal Input ~STD_LOGIC_VECTOR{6~downto~0}~13 0 19 (_entity (_in ))))
				(_port (_internal Output ~STD_LOGIC_VECTOR{11~downto~0}~13 0 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation OP2 0 49 (_component BinaryToBCD )
		(_port
			((CLK)(clk))
			((Input)(BinInput))
			((Output)(BCDInput))
		)
		(_use (_entity . BinaryToBCD)
		)
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal BinInput ~STD_LOGIC_VECTOR{6~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal unitmin ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal tenmin ~STD_LOGIC_VECTOR{3~downto~0}~122 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal digitUnit ~STD_LOGIC_VECTOR{3~downto~0}~13 0 28 (_architecture (_uni ))))
		(_signal (_internal digitTen ~STD_LOGIC_VECTOR{3~downto~0}~13 0 28 (_architecture (_uni ))))
		(_signal (_internal digitHun ~STD_LOGIC_VECTOR{3~downto~0}~13 0 28 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal Led_activating_counter ~STD_LOGIC_VECTOR{1~downto~0}~13 0 29 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal MUX ~STD_LOGIC_VECTOR{3~downto~0}~13 0 30 (_architecture (_uni (_string \"0000"\)))))
		(_signal (_internal CLK_out ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~132 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_signal (_internal BCDInput ~STD_LOGIC_VECTOR{11~downto~0}~132 0 32 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~134 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~136 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~138 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1312 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_process
			(line__51(_architecture 0 0 51 (_assignment (_simple)(_alias((unitmin)(BCDInput(d_3_0))))(_target(2))(_sensitivity(10(d_3_0))))))
			(line__52(_architecture 1 0 52 (_assignment (_simple)(_alias((tenmin)(BCDInput(d_7_4))))(_target(3))(_sensitivity(10(d_7_4))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . Arch_Display 2 -1
	)
)
I 000051 55 1673          1558133063936 Behavioral
(_unit VHDL (clockprescaler 0 5 (behavioral 0 10 ))
	(_version v98)
	(_time 1558133063937 2019.05.18 01:44:23)
	(_source (\./src/div.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 1d19171a1a4a1f0b1c195f464c1a1f1b181a1e1b1e)
	(_entity
		(_time 1558129173514)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in )(_event))))
		(_port (_internal Led ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{19~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 19)(i 0))))))
		(_signal (_internal prescaler ~STD_LOGIC_VECTOR{19~downto~0}~13 0 15 (_architecture (_uni (_string \"11110100001001000000"\)))))
		(_signal (_internal prescaler_counter ~STD_LOGIC_VECTOR{19~downto~0}~13 0 16 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal newClock ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ((i 2))))))
		(_process
			(line__23(_architecture 0 0 23 (_assignment (_simple)(_alias((Led)(newClock)))(_simpleassign BUF)(_target(1))(_sensitivity(4)))))
			(countClock(_architecture 1 0 24 (_process (_simple)(_target(3)(4))(_sensitivity(0)(4))(_read(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 33686018 )
	)
	(_model . Behavioral 2 -1
	)
)
I 000051 55 2534          1558133064002 Behavioral
(_unit VHDL (fifo1_2 0 6 (behavioral 0 15 ))
	(_version v98)
	(_time 1558133064003 2019.05.18 01:44:24)
	(_source (\./src/memram1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 5c58535f060b0e4a085d4d055b5f5e5a5a5a555a5a)
	(_entity
		(_time 1558129173569)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal we ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal wadd ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal radd ~STD_LOGIC_VECTOR{4~downto~0}~122 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal data_in ~STD_LOGIC_VECTOR{9~downto~0}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal data_out ~STD_LOGIC_VECTOR{9~downto~0}~124 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ram 0 17 (_array ~STD_LOGIC_VECTOR{9~downto~0}~13 ((_downto (i 31)(i 0))))))
		(_signal (_internal ram1_1 ram 0 18 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal r_add ~STD_LOGIC_VECTOR{4~downto~0}~13 0 19 (_architecture (_uni ))))
		(_process
			(line__23(_architecture 0 0 23 (_process (_target(6)(7))(_sensitivity(0)(1)(2)(3)(4))(_dssslsensitivity 2)(_monitor))))
			(line__33(_architecture 1 0 33 (_assignment (_simple)(_target(5))(_sensitivity(6)(7))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_split (6)
	)
	(_model . Behavioral 2 -1
	)
)
I 000051 55 1447          1558133064060 nummin_arc
(_unit VHDL (nummin 0 6 (nummin_arc 0 14 ))
	(_version v98)
	(_time 1558133064061 2019.05.18 01:44:24)
	(_source (\./src/nummin.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 9a9ec694cecd9a8ccc9c83c09e9ccf9d9f9cce9cce)
	(_entity
		(_time 1558129173624)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{5~downto~0}~12 0 10 (_entity (_out ))))
		(_port (_internal tc ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_type (_internal ~INTEGER~range~0~to~60~13 0 17 (_scalar (_to (i 0)(i 60)))))
		(_variable (_internal m ~INTEGER~range~0~to~60~13 0 17 (_process 0 ((i 0)))))
		(_process
			(counter(_architecture 0 0 16 (_process (_simple)(_target(2)(3))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . nummin_arc 1 -1
	)
)
I 000051 55 1361          1558133064115 numora_arh
(_unit VHDL (numora 0 6 (numora_arh 0 13 ))
	(_version v98)
	(_time 1558133064116 2019.05.18 01:44:24)
	(_source (\./src/numora.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code c9cd959dc59ec9df9e9cdb9399cf9ccecccf9dcf9f)
	(_entity
		(_time 1558129173679)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10 (_entity (_out ))))
		(_type (_internal ~INTEGER~range~0~to~24~13 0 16 (_scalar (_to (i 0)(i 24)))))
		(_variable (_internal m ~INTEGER~range~0~to~24~13 0 16 (_process 0 ((i 0)))))
		(_process
			(counter(_architecture 0 0 15 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . numora_arh 1 -1
	)
)
I 000051 55 1162          1558133064172 numsec_arc
(_unit VHDL (numsec 0 6 (numsec_arc 0 13 ))
	(_version v98)
	(_time 1558133064173 2019.05.18 01:44:24)
	(_source (\./src/numsec.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 07030300055007100554125d550152000201530004)
	(_entity
		(_time 1558129173739)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal tc ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_type (_internal ~INTEGER~range~0~to~60~13 0 16 (_scalar (_to (i 0)(i 60)))))
		(_variable (_internal m ~INTEGER~range~0~to~60~13 0 16 (_process 0 ((i 0)))))
		(_process
			(counter(_architecture 0 0 15 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . numsec_arc 1 -1
	)
)
I 000052 55 1365          1558133064255 numtemp_arh
(_unit VHDL (numtemp 0 6 (numtemp_arh 0 13 ))
	(_version v98)
	(_time 1558133064256 2019.05.18 01:44:24)
	(_source (\./src/numtemp.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 55515157550255425001400f505255530052505301)
	(_entity
		(_time 1558129173791)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10 (_entity (_out ))))
		(_type (_internal ~INTEGER~range~0~to~31~13 0 16 (_scalar (_to (i 0)(i 31)))))
		(_variable (_internal m ~INTEGER~range~0~to~31~13 0 16 (_process 0 ((i 0)))))
		(_process
			(counter(_architecture 0 0 15 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . numtemp_arh 1 -1
	)
)
I 000049 55 4742          1558133064314 aAfisare
(_unit VHDL (eafisare 0 5 (aafisare 0 15 ))
	(_version v98)
	(_time 1558133064315 2019.05.18 01:44:24)
	(_source (\./src/afisooor.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 9490c09b91c3c6829a9687cec49396929192919295)
	(_entity
		(_time 1558131649190)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal digit0 ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~122 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal digit1 ~STD_LOGIC_VECTOR{3~downto~0}~122 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~124 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal digit2 ~STD_LOGIC_VECTOR{3~downto~0}~124 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~126 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal digit3 ~STD_LOGIC_VECTOR{3~downto~0}~126 0 9 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal cat ~STD_LOGIC_VECTOR{6~downto~0}~12 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal an ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal i0 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17 (_architecture (_uni (_string \"11111110"\)))))
		(_signal (_internal i1 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18 (_architecture (_uni (_string \"11111101"\)))))
		(_signal (_internal i2 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19 (_architecture (_uni (_string \"11111011"\)))))
		(_signal (_internal i3 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20 (_architecture (_uni (_string \"11111111"\)))))
		(_signal (_internal i4 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21 (_architecture (_uni (_string \"11111111"\)))))
		(_signal (_internal i5 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 22 (_architecture (_uni (_string \"11111111"\)))))
		(_signal (_internal i6 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 23 (_architecture (_uni (_string \"11111111"\)))))
		(_signal (_internal i7 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 24 (_architecture (_uni (_string \"11111111"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal count ~STD_LOGIC_VECTOR{15~downto~0}~13 0 26 (_architecture (_uni (_string \"0000000000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal m1 ~STD_LOGIC_VECTOR{3~downto~0}~13 0 27 (_architecture (_uni ))))
		(_process
			(line__31(_architecture 0 0 31 (_process (_simple)(_target(10))(_sensitivity(10))(_read(3)))))
			(line__42(_architecture 1 0 42 (_process (_simple)(_target(8)(9))(_sensitivity(7)(8)(9)(10))(_read(1)(2)))))
			(line__56(_architecture 2 0 56 (_process (_simple)(_target(15))(_sensitivity(4))(_read(15)))))
			(line__65(_architecture 3 0 65 (_process (_simple)(_target(16))(_sensitivity(0)(1)(2)(3)(15(d_15_13))))))
			(line__78(_architecture 4 0 78 (_process (_simple)(_target(6))(_sensitivity(7)(8)(9)(10)(11)(12)(13)(14)(15(d_15_13))))))
			(line__94(_architecture 5 0 94 (_process (_simple)(_target(5))(_sensitivity(16)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 )
		(50529027 50529026 )
		(50529027 50529027 )
		(50463491 )
		(50529027 50528771 )
		(50529027 50463491 )
		(131586 )
		(197122 )
		(131842 )
		(197378 )
		(50529027 )
		(33686019 131586 )
		(50529027 197122 )
		(33686274 131587 )
		(33751810 131586 )
		(50528770 197122 )
		(33751554 131842 )
		(33686018 131842 )
		(50529027 131586 )
		(33686018 131586 )
		(33751554 131586 )
		(50463234 131586 )
		(50463234 131843 )
		(33686019 131843 )
		(33686274 197122 )
		(50463235 131586 )
		(33686019 197122 )
	)
	(_model . aAfisare 6 -1
	)
)
I 000043 55 17052         1558133064374 ex
(_unit VHDL (termostat 0 4 (ex 0 12 ))
	(_version v98)
	(_time 1558133064375 2019.05.18 01:44:24)
	(_source (\./src/termostat.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code d2d78780d58484c4d7d5948980d5d6d4d3d5d6d5d6)
	(_entity
		(_time 1558129173846)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(ClockPrescaler
			(_object
				(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal Led ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_out ))))
			)
		)
		(numtemp
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 70 (_entity (_out ))))
			)
		)
		(numora
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 64 (_entity (_out ))))
			)
		)
		(dmux_1t2
			(_object
				(_port (_internal input ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal sel0 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal output0 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
				(_port (_internal output1 ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
			)
		)
		(poarta_si
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
			)
		)
		(fifo1_2
			(_object
				(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
				(_port (_internal we ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal wadd ~STD_LOGIC_VECTOR{4~downto~0}~134 0 42 (_entity (_in ))))
				(_port (_internal radd ~STD_LOGIC_VECTOR{4~downto~0}~136 0 43 (_entity (_in ))))
				(_port (_internal data_in ~STD_LOGIC_VECTOR{9~downto~0}~13 0 44 (_entity (_in ))))
				(_port (_internal data_out ~STD_LOGIC_VECTOR{9~downto~0}~138 0 45 (_entity (_out ))))
			)
		)
		(compare
			(_object
				(_port (_internal num1 ~STD_LOGIC_VECTOR{4~downto~0}~13 0 32 (_entity (_in ))))
				(_port (_internal num2 ~STD_LOGIC_VECTOR{4~downto~0}~132 0 33 (_entity (_in ))))
				(_port (_internal less ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ))))
				(_port (_internal equal ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
				(_port (_internal greater ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
			)
		)
		(nummin
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{5~downto~0}~13 0 51 (_entity (_out ))))
				(_port (_internal tc ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_out ))))
			)
		)
		(numsec
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal tc ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_out ))))
			)
		)
		(Display
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 74 (_entity (_in ))))
				(_port (_internal BinInput ~STD_LOGIC_VECTOR{6~downto~0}~13 0 75 (_entity (_in ))))
				(_port (_internal unitmin ~STD_LOGIC_VECTOR{3~downto~0}~13 0 76 (_entity (_out ))))
				(_port (_internal tenmin ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 77 (_entity (_out ))))
			)
		)
		(eAfisare
			(_object
				(_port (_internal digit0 ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 82 (_entity (_in ))))
				(_port (_internal digit1 ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 83 (_entity (_in ))))
				(_port (_internal digit2 ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 84 (_entity (_in ))))
				(_port (_internal digit3 ~STD_LOGIC_VECTOR{3~downto~0}~1322 0 85 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 86 (_entity (_in ))))
				(_port (_internal cat ~STD_LOGIC_VECTOR{6~downto~0}~1324 0 87 (_entity (_out ))))
				(_port (_internal an ~STD_LOGIC_VECTOR{7~downto~0}~13 0 88 (_entity (_out ))))
			)
		)
	)
	(_instantiation DIV1 0 103 (_component ClockPrescaler )
		(_port
			((clock)(clk100))
			((Led)(out1))
		)
		(_use (_entity . ClockPrescaler)
		)
	)
	(_instantiation TEMPMIN1 0 104 (_component numtemp )
		(_port
			((clk)(TEMPMIN))
			((reset)(reset1))
			((dout)(tempbutonmin))
		)
		(_use (_entity . numtemp)
		)
	)
	(_instantiation TEMPMAX1 0 105 (_component numtemp )
		(_port
			((clk)(TEMPMAX))
			((reset)(reset1))
			((dout)(tempbutonmax))
		)
		(_use (_entity . numtemp)
		)
	)
	(_instantiation ORA1 0 106 (_component numora )
		(_port
			((clk)(ORA))
			((reset)(reset1))
			((dout)(orabuton))
		)
		(_use (_entity . numora)
		)
	)
	(_instantiation DEMUX 0 107 (_component dmux_1t2 )
		(_port
			((input)((i 3)))
			((sel0)(PROG))
			((output0)(out0))
			((output1)(outsi1))
		)
		(_use (_entity . dmux_1t2)
			(_port
				((input)(input))
				((sel0)(sel0))
				((output0)(output0))
				((output1)(output1))
			)
		)
	)
	(_instantiation POARTASI1 0 108 (_component poarta_si )
		(_port
			((A)(outsi1))
			((B)(SET))
			((C)((i 3)))
			((Y)(outsi2))
		)
		(_use (_entity . poarta_si)
			(_port
				((A)(A))
				((B)(B))
				((C)(C))
				((Y)(Y))
			)
		)
	)
	(_instantiation MEMRAM1 0 131 (_component fifo1_2 )
		(_port
			((Clk)(clk100))
			((we)(outsi2))
			((wadd)(adresa))
			((radd)(adresa))
			((data_in)(datain))
			((data_out)(memout))
		)
		(_use (_entity . fifo1_2)
		)
	)
	(_instantiation CMP1 0 132 (_component compare )
		(_port
			((num1)(memout(d_9_5)))
			((num2)(tempsensor))
			((less)(cmp1out))
			((equal)(cmp1out0))
			((greater)(cmp1out00))
		)
		(_use (_entity . compare)
		)
	)
	(_instantiation CMP2 0 133 (_component compare )
		(_port
			((num1)(intcomp1))
			((num2)(intcomp2))
			((less)(cmp2out))
			((equal)(cmp2out0))
			((greater)(cmp2out00))
		)
		(_use (_entity . compare)
		)
	)
	(_instantiation CMP3 0 134 (_component compare )
		(_port
			((num1)(memout(d_4_0)))
			((num2)(tempsensor))
			((less)(cmp3out))
			((equal)(cmp3out0))
			((greater)(cmp3out00))
		)
		(_use (_entity . compare)
		)
	)
	(_instantiation ORA2 0 135 (_component numora )
		(_port
			((clk)(tc2))
			((reset)(reset1))
			((dout)(oraaf))
		)
		(_use (_entity . numora)
		)
	)
	(_instantiation MIN 0 136 (_component nummin )
		(_port
			((clk)(tc1))
			((reset)(reset1))
			((dout)(minaf))
			((tc)(tc2))
		)
		(_use (_entity . nummin)
		)
	)
	(_instantiation SEC 0 137 (_component numsec )
		(_port
			((clk)(out1))
			((reset)(reset1))
			((tc)(tc1))
		)
		(_use (_entity . numsec)
		)
	)
	(_instantiation preluaremin 0 157 (_component Display )
		(_port
			((CLK)(clk100))
			((BinInput)(minaf1))
			((unitmin)(afminunit))
			((tenmin)(afminten))
		)
		(_use (_entity . Display)
		)
	)
	(_instantiation preluareora 0 158 (_component Display )
		(_port
			((CLK)(clk100))
			((BinInput)(oraaf1))
			((unitmin)(aforaunit))
			((tenmin)(aforaten))
		)
		(_use (_entity . Display)
		)
	)
	(_instantiation preluaretemp 0 159 (_component Display )
		(_port
			((CLK)(clk100))
			((BinInput)(tempsensor1))
			((unitmin)(tempsensorunit))
			((tenmin)(tempsensorten))
		)
		(_use (_entity . Display)
		)
	)
	(_instantiation Display1 0 160 (_component eAfisare )
		(_port
			((digit0)(tempsensorunit))
			((digit1)(tempsensorten))
			((digit2)(afminunit))
			((digit3)(afminten))
			((clk)(clk100))
			((cat)(catod))
			((an)(anod))
		)
		(_use (_entity . eAfisare)
		)
	)
	(_object
		(_port (_internal SET ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal PROG ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal TEMPMIN ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal TEMPMAX ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal ORA ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal clk100 ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal tempsensor ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6 (_entity (_in ))))
		(_port (_internal heater ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal anod ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal catod ~STD_LOGIC_VECTOR{6~downto~0}~12 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~132 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~134 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~136 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~138 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 70 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 75 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 76 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 77 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 82 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 83 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1322 0 85 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1324 0 87 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 88 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal outsi1 ~extieee.std_logic_1164.STD_LOGIC 0 91 (_architecture (_uni ))))
		(_signal (_internal outsi2 ~extieee.std_logic_1164.STD_LOGIC 0 91 (_architecture (_uni ))))
		(_signal (_internal out0 ~extieee.std_logic_1164.STD_LOGIC 0 91 (_architecture (_uni ))))
		(_signal (_internal out1 ~extieee.std_logic_1164.STD_LOGIC 0 91 (_architecture (_uni ))))
		(_signal (_internal tc1 ~extieee.std_logic_1164.STD_LOGIC 0 91 (_architecture (_uni ))))
		(_signal (_internal tc2 ~extieee.std_logic_1164.STD_LOGIC 0 91 (_architecture (_uni ))))
		(_signal (_internal reset1 ~extieee.std_logic_1164.STD_LOGIC 0 91 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~1326 0 92 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal memout ~STD_LOGIC_VECTOR{9~downto~0}~1326 0 92 (_architecture (_uni ))))
		(_signal (_internal datain ~STD_LOGIC_VECTOR{9~downto~0}~1326 0 92 (_architecture (_uni ))))
		(_signal (_internal cmp1out ~extieee.std_logic_1164.STD_LOGIC 0 93 (_architecture (_uni ))))
		(_signal (_internal cmp1out0 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_architecture (_uni ))))
		(_signal (_internal cmp1out00 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_architecture (_uni ))))
		(_signal (_internal cmp2out ~extieee.std_logic_1164.STD_LOGIC 0 93 (_architecture (_uni ))))
		(_signal (_internal cmp2out0 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_architecture (_uni ))))
		(_signal (_internal cmp2out00 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_architecture (_uni ))))
		(_signal (_internal cmp3out ~extieee.std_logic_1164.STD_LOGIC 0 93 (_architecture (_uni ))))
		(_signal (_internal cmp3out0 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_architecture (_uni ))))
		(_signal (_internal cmp3out00 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~1328 0 94 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal intcomp1 ~STD_LOGIC_VECTOR{4~downto~0}~1328 0 94 (_architecture (_uni ))))
		(_signal (_internal intcomp2 ~STD_LOGIC_VECTOR{4~downto~0}~1328 0 94 (_architecture (_uni ))))
		(_signal (_internal tempbutonmin ~STD_LOGIC_VECTOR{4~downto~0}~1328 0 94 (_architecture (_uni ))))
		(_signal (_internal tempbutonmax ~STD_LOGIC_VECTOR{4~downto~0}~1328 0 94 (_architecture (_uni ))))
		(_signal (_internal orabuton ~STD_LOGIC_VECTOR{4~downto~0}~1328 0 94 (_architecture (_uni ))))
		(_signal (_internal oraaf ~STD_LOGIC_VECTOR{4~downto~0}~1328 0 94 (_architecture (_uni ))))
		(_signal (_internal adresa ~STD_LOGIC_VECTOR{4~downto~0}~1328 0 94 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1330 0 95 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal minaf ~STD_LOGIC_VECTOR{5~downto~0}~1330 0 95 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1332 0 96 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal oraaf1 ~STD_LOGIC_VECTOR{6~downto~0}~1332 0 96 (_architecture (_uni ))))
		(_signal (_internal minaf1 ~STD_LOGIC_VECTOR{6~downto~0}~1332 0 96 (_architecture (_uni ))))
		(_signal (_internal tempsensor1 ~STD_LOGIC_VECTOR{6~downto~0}~1332 0 96 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1334 0 97 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal afminunit ~STD_LOGIC_VECTOR{3~downto~0}~1334 0 97 (_architecture (_uni ))))
		(_signal (_internal afminten ~STD_LOGIC_VECTOR{3~downto~0}~1334 0 97 (_architecture (_uni ))))
		(_signal (_internal aforaunit ~STD_LOGIC_VECTOR{3~downto~0}~1334 0 97 (_architecture (_uni ))))
		(_signal (_internal aforaten ~STD_LOGIC_VECTOR{3~downto~0}~1334 0 97 (_architecture (_uni ))))
		(_signal (_internal tempsensorunit ~STD_LOGIC_VECTOR{3~downto~0}~1334 0 97 (_architecture (_uni ))))
		(_signal (_internal tempsensorten ~STD_LOGIC_VECTOR{3~downto~0}~1334 0 97 (_architecture (_uni ))))
		(_process
			(line__101(_architecture 0 0 101 (_assignment (_simple)(_alias((reset1)(reset)))(_simpleassign BUF)(_target(17))(_sensitivity(6)))))
			(line__110(_architecture 1 0 110 (_process (_simple)(_target(19(d_9_5)))(_sensitivity(5))(_read(0)(1)(31)))))
			(line__117(_architecture 2 0 117 (_process (_simple)(_target(19(d_4_0)))(_sensitivity(5))(_read(0)(1)(19(d_9_5))(32)))))
			(line__124(_architecture 3 0 124 (_process (_simple)(_target(29)(30)(35))(_sensitivity(5))(_read(33)(34)(35)))))
			(line__139(_architecture 4 0 139 (_process (_simple)(_target(37)(38)(39))(_sensitivity(5))(_read(7)(34)(36)))))
			(line__146(_architecture 5 0 146 (_process (_simple)(_target(8))(_sensitivity(5))(_read(22)(24)(27)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 2 )
		(514 )
		(2 )
	)
	(_model . ex 6 -1
	)
)
I 000044 55 2145          1558133064437 syn
(_unit VHDL (raminfr 0 5 (syn 0 14 ))
	(_version v98)
	(_time 1558133064438 2019.05.18 01:44:24)
	(_source (\./src/memram.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 10154017114710061845554a471712171216111644)
	(_entity
		(_time 1558133064435)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in )(_event))))
		(_port (_internal we ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal a ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal di ~STD_LOGIC_VECTOR{9~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{9~downto~0}~122 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal ao ~STD_LOGIC_VECTOR{4~downto~0}~124 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ram_type 0 15 (_array ~STD_LOGIC_VECTOR{9~downto~0}~13 ((_downto (i 31)(i 0))))))
		(_signal (_internal RAM ram_type 0 17 (_architecture (_uni ))))
		(_process
			(line__19(_architecture 0 0 19 (_process (_target(4)(5)(6))(_sensitivity(0)(1)(2)(3)(6))(_dssslsensitivity 1)(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_split (6)
	)
	(_model . syn 1 -1
	)
)
I 000043 55 17686         1558133318688 ex
(_unit VHDL (termostat 0 4 (ex 0 12 ))
	(_version v98)
	(_time 1558133318689 2019.05.18 01:48:38)
	(_source (\./src/termostat.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 3b3c6c3e6c6d6d2d3e6c7d60693c3f3d3a3c3f3c3f)
	(_entity
		(_time 1558129173846)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(ClockPrescaler
			(_object
				(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal Led ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
			)
		)
		(numtemp
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 79 (_entity (_out ))))
			)
		)
		(numora
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{4~downto~0}~1318 0 73 (_entity (_out ))))
			)
		)
		(dmux_1t2
			(_object
				(_port (_internal input ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal sel0 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal output0 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
				(_port (_internal output1 ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
			)
		)
		(poarta_si
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
			)
		)
		(raminfr
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal we ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal a ~STD_LOGIC_VECTOR{4~downto~0}~13 0 24 (_entity (_in ))))
				(_port (_internal di ~STD_LOGIC_VECTOR{9~downto~0}~13 0 25 (_entity (_in ))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{9~downto~0}~132 0 26 (_entity (_out ))))
				(_port (_internal ao ~STD_LOGIC_VECTOR{4~downto~0}~134 0 27 (_entity (_out ))))
			)
		)
		(compare
			(_object
				(_port (_internal num1 ~STD_LOGIC_VECTOR{4~downto~0}~136 0 41 (_entity (_in ))))
				(_port (_internal num2 ~STD_LOGIC_VECTOR{4~downto~0}~138 0 42 (_entity (_in ))))
				(_port (_internal less ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
				(_port (_internal equal ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
				(_port (_internal greater ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
			)
		)
		(nummin
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{5~downto~0}~13 0 60 (_entity (_out ))))
				(_port (_internal tc ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_out ))))
			)
		)
		(numsec
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal tc ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_out ))))
			)
		)
		(Display
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 83 (_entity (_in ))))
				(_port (_internal BinInput ~STD_LOGIC_VECTOR{6~downto~0}~13 0 84 (_entity (_in ))))
				(_port (_internal unitmin ~STD_LOGIC_VECTOR{3~downto~0}~13 0 85 (_entity (_out ))))
				(_port (_internal tenmin ~STD_LOGIC_VECTOR{3~downto~0}~1322 0 86 (_entity (_out ))))
			)
		)
		(eAfisare
			(_object
				(_port (_internal digit0 ~STD_LOGIC_VECTOR{3~downto~0}~1324 0 91 (_entity (_in ))))
				(_port (_internal digit1 ~STD_LOGIC_VECTOR{3~downto~0}~1326 0 92 (_entity (_in ))))
				(_port (_internal digit2 ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 93 (_entity (_in ))))
				(_port (_internal digit3 ~STD_LOGIC_VECTOR{3~downto~0}~1330 0 94 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 95 (_entity (_in ))))
				(_port (_internal cat ~STD_LOGIC_VECTOR{6~downto~0}~1332 0 96 (_entity (_out ))))
				(_port (_internal an ~STD_LOGIC_VECTOR{7~downto~0}~13 0 97 (_entity (_out ))))
			)
		)
	)
	(_instantiation DIV1 0 112 (_component ClockPrescaler )
		(_port
			((clock)(clk100))
			((Led)(out1))
		)
		(_use (_entity . ClockPrescaler)
		)
	)
	(_instantiation TEMPMIN1 0 113 (_component numtemp )
		(_port
			((clk)(TEMPMIN))
			((reset)(reset1))
			((dout)(tempbutonmin))
		)
		(_use (_entity . numtemp)
		)
	)
	(_instantiation TEMPMAX1 0 114 (_component numtemp )
		(_port
			((clk)(TEMPMAX))
			((reset)(reset1))
			((dout)(tempbutonmax))
		)
		(_use (_entity . numtemp)
		)
	)
	(_instantiation ORA1 0 115 (_component numora )
		(_port
			((clk)(ORA))
			((reset)(reset1))
			((dout)(orabuton))
		)
		(_use (_entity . numora)
		)
	)
	(_instantiation DEMUX 0 116 (_component dmux_1t2 )
		(_port
			((input)((i 3)))
			((sel0)(PROG))
			((output0)(out0))
			((output1)(outsi1))
		)
		(_use (_entity . dmux_1t2)
			(_port
				((input)(input))
				((sel0)(sel0))
				((output0)(output0))
				((output1)(output1))
			)
		)
	)
	(_instantiation POARTASI1 0 117 (_component poarta_si )
		(_port
			((A)(outsi1))
			((B)(SET))
			((C)((i 3)))
			((Y)(outsi2))
		)
		(_use (_entity . poarta_si)
			(_port
				((A)(A))
				((B)(B))
				((C)(C))
				((Y)(Y))
			)
		)
	)
	(_instantiation MEMRAM1 0 140 (_component raminfr )
		(_port
			((clk)(clk100))
			((we)(outsi2))
			((a)(adresa))
			((di)(datain))
			((dout)(memout))
			((ao)(adresa_out))
		)
		(_use (_entity . raminfr)
		)
	)
	(_instantiation CMP1 0 141 (_component compare )
		(_port
			((num1)(memout(d_9_5)))
			((num2)(tempsensor))
			((less)(cmp1out))
			((equal)(cmp1out0))
			((greater)(cmp1out00))
		)
		(_use (_entity . compare)
		)
	)
	(_instantiation CMP2 0 142 (_component compare )
		(_port
			((num1)(intcomp1))
			((num2)(intcomp2))
			((less)(cmp2out))
			((equal)(cmp2out0))
			((greater)(cmp2out00))
		)
		(_use (_entity . compare)
		)
	)
	(_instantiation CMP3 0 143 (_component compare )
		(_port
			((num1)(memout(d_4_0)))
			((num2)(tempsensor))
			((less)(cmp3out))
			((equal)(cmp3out0))
			((greater)(cmp3out00))
		)
		(_use (_entity . compare)
		)
	)
	(_instantiation ORA2 0 144 (_component numora )
		(_port
			((clk)(tc2))
			((reset)(reset1))
			((dout)(oraaf))
		)
		(_use (_entity . numora)
		)
	)
	(_instantiation MIN 0 145 (_component nummin )
		(_port
			((clk)(tc1))
			((reset)(reset1))
			((dout)(minaf))
			((tc)(tc2))
		)
		(_use (_entity . nummin)
		)
	)
	(_instantiation SEC 0 146 (_component numsec )
		(_port
			((clk)(out1))
			((reset)(reset1))
			((tc)(tc1))
		)
		(_use (_entity . numsec)
		)
	)
	(_instantiation preluaremin 0 166 (_component Display )
		(_port
			((CLK)(clk100))
			((BinInput)(minaf1))
			((unitmin)(afminunit))
			((tenmin)(afminten))
		)
		(_use (_entity . Display)
		)
	)
	(_instantiation preluareora 0 167 (_component Display )
		(_port
			((CLK)(clk100))
			((BinInput)(oraaf1))
			((unitmin)(aforaunit))
			((tenmin)(aforaten))
		)
		(_use (_entity . Display)
		)
	)
	(_instantiation preluaretemp 0 168 (_component Display )
		(_port
			((CLK)(clk100))
			((BinInput)(tempsensor1))
			((unitmin)(tempsensorunit))
			((tenmin)(tempsensorten))
		)
		(_use (_entity . Display)
		)
	)
	(_instantiation Display1 0 169 (_component eAfisare )
		(_port
			((digit0)(tempsensorunit))
			((digit1)(tempsensorten))
			((digit2)(afminunit))
			((digit3)(afminten))
			((clk)(clk100))
			((cat)(catod))
			((an)(anod))
		)
		(_use (_entity . eAfisare)
		)
	)
	(_object
		(_port (_internal SET ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal PROG ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal TEMPMIN ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal TEMPMAX ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal ORA ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal clk100 ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal tempsensor ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6 (_entity (_in ))))
		(_port (_internal heater ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal anod ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal catod ~STD_LOGIC_VECTOR{6~downto~0}~12 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~132 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~134 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~136 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~138 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~1314 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~1316 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~1318 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 79 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 85 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1322 0 86 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1324 0 91 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1326 0 92 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 93 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1330 0 94 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1332 0 96 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 97 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal outsi1 ~extieee.std_logic_1164.STD_LOGIC 0 100 (_architecture (_uni ))))
		(_signal (_internal outsi2 ~extieee.std_logic_1164.STD_LOGIC 0 100 (_architecture (_uni ))))
		(_signal (_internal out0 ~extieee.std_logic_1164.STD_LOGIC 0 100 (_architecture (_uni ))))
		(_signal (_internal out1 ~extieee.std_logic_1164.STD_LOGIC 0 100 (_architecture (_uni ))))
		(_signal (_internal tc1 ~extieee.std_logic_1164.STD_LOGIC 0 100 (_architecture (_uni ))))
		(_signal (_internal tc2 ~extieee.std_logic_1164.STD_LOGIC 0 100 (_architecture (_uni ))))
		(_signal (_internal reset1 ~extieee.std_logic_1164.STD_LOGIC 0 100 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~1334 0 101 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal memout ~STD_LOGIC_VECTOR{9~downto~0}~1334 0 101 (_architecture (_uni ))))
		(_signal (_internal datain ~STD_LOGIC_VECTOR{9~downto~0}~1334 0 101 (_architecture (_uni ))))
		(_signal (_internal cmp1out ~extieee.std_logic_1164.STD_LOGIC 0 102 (_architecture (_uni ))))
		(_signal (_internal cmp1out0 ~extieee.std_logic_1164.STD_LOGIC 0 102 (_architecture (_uni ))))
		(_signal (_internal cmp1out00 ~extieee.std_logic_1164.STD_LOGIC 0 102 (_architecture (_uni ))))
		(_signal (_internal cmp2out ~extieee.std_logic_1164.STD_LOGIC 0 102 (_architecture (_uni ))))
		(_signal (_internal cmp2out0 ~extieee.std_logic_1164.STD_LOGIC 0 102 (_architecture (_uni ))))
		(_signal (_internal cmp2out00 ~extieee.std_logic_1164.STD_LOGIC 0 102 (_architecture (_uni ))))
		(_signal (_internal cmp3out ~extieee.std_logic_1164.STD_LOGIC 0 102 (_architecture (_uni ))))
		(_signal (_internal cmp3out0 ~extieee.std_logic_1164.STD_LOGIC 0 102 (_architecture (_uni ))))
		(_signal (_internal cmp3out00 ~extieee.std_logic_1164.STD_LOGIC 0 102 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~1336 0 103 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal intcomp1 ~STD_LOGIC_VECTOR{4~downto~0}~1336 0 103 (_architecture (_uni ))))
		(_signal (_internal intcomp2 ~STD_LOGIC_VECTOR{4~downto~0}~1336 0 103 (_architecture (_uni ))))
		(_signal (_internal tempbutonmin ~STD_LOGIC_VECTOR{4~downto~0}~1336 0 103 (_architecture (_uni ))))
		(_signal (_internal tempbutonmax ~STD_LOGIC_VECTOR{4~downto~0}~1336 0 103 (_architecture (_uni ))))
		(_signal (_internal orabuton ~STD_LOGIC_VECTOR{4~downto~0}~1336 0 103 (_architecture (_uni ))))
		(_signal (_internal oraaf ~STD_LOGIC_VECTOR{4~downto~0}~1336 0 103 (_architecture (_uni ))))
		(_signal (_internal adresa ~STD_LOGIC_VECTOR{4~downto~0}~1336 0 103 (_architecture (_uni ))))
		(_signal (_internal adresa_out ~STD_LOGIC_VECTOR{4~downto~0}~1336 0 103 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1338 0 104 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal minaf ~STD_LOGIC_VECTOR{5~downto~0}~1338 0 104 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1340 0 105 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal oraaf1 ~STD_LOGIC_VECTOR{6~downto~0}~1340 0 105 (_architecture (_uni ))))
		(_signal (_internal minaf1 ~STD_LOGIC_VECTOR{6~downto~0}~1340 0 105 (_architecture (_uni ))))
		(_signal (_internal tempsensor1 ~STD_LOGIC_VECTOR{6~downto~0}~1340 0 105 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1342 0 106 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal afminunit ~STD_LOGIC_VECTOR{3~downto~0}~1342 0 106 (_architecture (_uni ))))
		(_signal (_internal afminten ~STD_LOGIC_VECTOR{3~downto~0}~1342 0 106 (_architecture (_uni ))))
		(_signal (_internal aforaunit ~STD_LOGIC_VECTOR{3~downto~0}~1342 0 106 (_architecture (_uni ))))
		(_signal (_internal aforaten ~STD_LOGIC_VECTOR{3~downto~0}~1342 0 106 (_architecture (_uni ))))
		(_signal (_internal tempsensorunit ~STD_LOGIC_VECTOR{3~downto~0}~1342 0 106 (_architecture (_uni ))))
		(_signal (_internal tempsensorten ~STD_LOGIC_VECTOR{3~downto~0}~1342 0 106 (_architecture (_uni ))))
		(_process
			(line__110(_architecture 0 0 110 (_assignment (_simple)(_alias((reset1)(reset)))(_simpleassign BUF)(_target(17))(_sensitivity(6)))))
			(line__119(_architecture 1 0 119 (_process (_simple)(_target(19(d_9_5)))(_sensitivity(5))(_read(0)(1)(31)))))
			(line__126(_architecture 2 0 126 (_process (_simple)(_target(19(d_4_0)))(_sensitivity(5))(_read(0)(1)(19(d_9_5))(32)))))
			(line__133(_architecture 3 0 133 (_process (_simple)(_target(29)(30)(35))(_sensitivity(5))(_read(33)(34)(35)))))
			(line__148(_architecture 4 0 148 (_process (_simple)(_target(38)(39)(40))(_sensitivity(5))(_read(7)(34)(37)))))
			(line__155(_architecture 5 0 155 (_process (_simple)(_target(8))(_sensitivity(5))(_read(22)(24)(27)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 2 )
		(514 )
		(2 )
	)
	(_model . ex 6 -1
	)
)
I 000043 55 17686         1558133349116 ex
(_unit VHDL (termostat 0 4 (ex 0 12 ))
	(_version v98)
	(_time 1558133349117 2019.05.18 01:49:09)
	(_source (\./src/termostat.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 1f1018184c4949091a4859444d181b191e181b181b)
	(_entity
		(_time 1558129173846)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(ClockPrescaler
			(_object
				(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal Led ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
			)
		)
		(numtemp
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 79 (_entity (_out ))))
			)
		)
		(numora
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{4~downto~0}~1318 0 73 (_entity (_out ))))
			)
		)
		(dmux_1t2
			(_object
				(_port (_internal input ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal sel0 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal output0 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
				(_port (_internal output1 ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
			)
		)
		(poarta_si
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
			)
		)
		(raminfr
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal we ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal a ~STD_LOGIC_VECTOR{4~downto~0}~13 0 24 (_entity (_in ))))
				(_port (_internal di ~STD_LOGIC_VECTOR{9~downto~0}~13 0 25 (_entity (_in ))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{9~downto~0}~132 0 26 (_entity (_out ))))
				(_port (_internal ao ~STD_LOGIC_VECTOR{4~downto~0}~134 0 27 (_entity (_out ))))
			)
		)
		(compare
			(_object
				(_port (_internal num1 ~STD_LOGIC_VECTOR{4~downto~0}~136 0 41 (_entity (_in ))))
				(_port (_internal num2 ~STD_LOGIC_VECTOR{4~downto~0}~138 0 42 (_entity (_in ))))
				(_port (_internal less ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
				(_port (_internal equal ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
				(_port (_internal greater ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
			)
		)
		(nummin
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{5~downto~0}~13 0 60 (_entity (_out ))))
				(_port (_internal tc ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_out ))))
			)
		)
		(numsec
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal tc ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_out ))))
			)
		)
		(Display
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 83 (_entity (_in ))))
				(_port (_internal BinInput ~STD_LOGIC_VECTOR{6~downto~0}~13 0 84 (_entity (_in ))))
				(_port (_internal unitmin ~STD_LOGIC_VECTOR{3~downto~0}~13 0 85 (_entity (_out ))))
				(_port (_internal tenmin ~STD_LOGIC_VECTOR{3~downto~0}~1322 0 86 (_entity (_out ))))
			)
		)
		(eAfisare
			(_object
				(_port (_internal digit0 ~STD_LOGIC_VECTOR{3~downto~0}~1324 0 91 (_entity (_in ))))
				(_port (_internal digit1 ~STD_LOGIC_VECTOR{3~downto~0}~1326 0 92 (_entity (_in ))))
				(_port (_internal digit2 ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 93 (_entity (_in ))))
				(_port (_internal digit3 ~STD_LOGIC_VECTOR{3~downto~0}~1330 0 94 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 95 (_entity (_in ))))
				(_port (_internal cat ~STD_LOGIC_VECTOR{6~downto~0}~1332 0 96 (_entity (_out ))))
				(_port (_internal an ~STD_LOGIC_VECTOR{7~downto~0}~13 0 97 (_entity (_out ))))
			)
		)
	)
	(_instantiation DIV1 0 112 (_component ClockPrescaler )
		(_port
			((clock)(clk100))
			((Led)(out1))
		)
		(_use (_entity . ClockPrescaler)
		)
	)
	(_instantiation TEMPMIN1 0 113 (_component numtemp )
		(_port
			((clk)(TEMPMIN))
			((reset)(reset1))
			((dout)(tempbutonmin))
		)
		(_use (_entity . numtemp)
		)
	)
	(_instantiation TEMPMAX1 0 114 (_component numtemp )
		(_port
			((clk)(TEMPMAX))
			((reset)(reset1))
			((dout)(tempbutonmax))
		)
		(_use (_entity . numtemp)
		)
	)
	(_instantiation ORA1 0 115 (_component numora )
		(_port
			((clk)(ORA))
			((reset)(reset1))
			((dout)(orabuton))
		)
		(_use (_entity . numora)
		)
	)
	(_instantiation DEMUX 0 116 (_component dmux_1t2 )
		(_port
			((input)((i 3)))
			((sel0)(PROG))
			((output0)(out0))
			((output1)(outsi1))
		)
		(_use (_entity . dmux_1t2)
			(_port
				((input)(input))
				((sel0)(sel0))
				((output0)(output0))
				((output1)(output1))
			)
		)
	)
	(_instantiation POARTASI1 0 117 (_component poarta_si )
		(_port
			((A)(outsi1))
			((B)(SET))
			((C)((i 3)))
			((Y)(outsi2))
		)
		(_use (_entity . poarta_si)
			(_port
				((A)(A))
				((B)(B))
				((C)(C))
				((Y)(Y))
			)
		)
	)
	(_instantiation MEMRAM1 0 140 (_component raminfr )
		(_port
			((clk)(clk100))
			((we)(outsi2))
			((a)(adresa))
			((di)(datain))
			((dout)(memout))
			((ao)(adresa_out))
		)
		(_use (_entity . raminfr)
		)
	)
	(_instantiation CMP1 0 141 (_component compare )
		(_port
			((num1)(memout(d_9_5)))
			((num2)(tempsensor))
			((less)(cmp1out))
			((equal)(cmp1out0))
			((greater)(cmp1out00))
		)
		(_use (_entity . compare)
		)
	)
	(_instantiation CMP2 0 142 (_component compare )
		(_port
			((num1)(intcomp1))
			((num2)(intcomp2))
			((less)(cmp2out))
			((equal)(cmp2out0))
			((greater)(cmp2out00))
		)
		(_use (_entity . compare)
		)
	)
	(_instantiation CMP3 0 143 (_component compare )
		(_port
			((num1)(memout(d_4_0)))
			((num2)(tempsensor))
			((less)(cmp3out))
			((equal)(cmp3out0))
			((greater)(cmp3out00))
		)
		(_use (_entity . compare)
		)
	)
	(_instantiation ORA2 0 144 (_component numora )
		(_port
			((clk)(tc2))
			((reset)(reset1))
			((dout)(oraaf))
		)
		(_use (_entity . numora)
		)
	)
	(_instantiation MIN 0 145 (_component nummin )
		(_port
			((clk)(tc1))
			((reset)(reset1))
			((dout)(minaf))
			((tc)(tc2))
		)
		(_use (_entity . nummin)
		)
	)
	(_instantiation SEC 0 146 (_component numsec )
		(_port
			((clk)(out1))
			((reset)(reset1))
			((tc)(tc1))
		)
		(_use (_entity . numsec)
		)
	)
	(_instantiation preluaremin 0 166 (_component Display )
		(_port
			((CLK)(clk100))
			((BinInput)(minaf1))
			((unitmin)(afminunit))
			((tenmin)(afminten))
		)
		(_use (_entity . Display)
		)
	)
	(_instantiation preluareora 0 167 (_component Display )
		(_port
			((CLK)(clk100))
			((BinInput)(oraaf1))
			((unitmin)(aforaunit))
			((tenmin)(aforaten))
		)
		(_use (_entity . Display)
		)
	)
	(_instantiation preluaretemp 0 168 (_component Display )
		(_port
			((CLK)(clk100))
			((BinInput)(tempsensor1))
			((unitmin)(tempsensorunit))
			((tenmin)(tempsensorten))
		)
		(_use (_entity . Display)
		)
	)
	(_instantiation Display1 0 169 (_component eAfisare )
		(_port
			((digit0)(tempsensorunit))
			((digit1)(tempsensorten))
			((digit2)(afminunit))
			((digit3)(afminten))
			((clk)(clk100))
			((cat)(catod))
			((an)(anod))
		)
		(_use (_entity . eAfisare)
		)
	)
	(_object
		(_port (_internal SET ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal PROG ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal TEMPMIN ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal TEMPMAX ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal ORA ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal clk100 ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal tempsensor ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6 (_entity (_in ))))
		(_port (_internal heater ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal anod ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal catod ~STD_LOGIC_VECTOR{6~downto~0}~12 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~132 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~134 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~136 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~138 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~1314 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~1316 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~1318 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 79 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 85 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1322 0 86 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1324 0 91 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1326 0 92 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 93 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1330 0 94 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1332 0 96 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 97 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal outsi1 ~extieee.std_logic_1164.STD_LOGIC 0 100 (_architecture (_uni ))))
		(_signal (_internal outsi2 ~extieee.std_logic_1164.STD_LOGIC 0 100 (_architecture (_uni ))))
		(_signal (_internal out0 ~extieee.std_logic_1164.STD_LOGIC 0 100 (_architecture (_uni ))))
		(_signal (_internal out1 ~extieee.std_logic_1164.STD_LOGIC 0 100 (_architecture (_uni ))))
		(_signal (_internal tc1 ~extieee.std_logic_1164.STD_LOGIC 0 100 (_architecture (_uni ))))
		(_signal (_internal tc2 ~extieee.std_logic_1164.STD_LOGIC 0 100 (_architecture (_uni ))))
		(_signal (_internal reset1 ~extieee.std_logic_1164.STD_LOGIC 0 100 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~1334 0 101 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal memout ~STD_LOGIC_VECTOR{9~downto~0}~1334 0 101 (_architecture (_uni ))))
		(_signal (_internal datain ~STD_LOGIC_VECTOR{9~downto~0}~1334 0 101 (_architecture (_uni ))))
		(_signal (_internal cmp1out ~extieee.std_logic_1164.STD_LOGIC 0 102 (_architecture (_uni ))))
		(_signal (_internal cmp1out0 ~extieee.std_logic_1164.STD_LOGIC 0 102 (_architecture (_uni ))))
		(_signal (_internal cmp1out00 ~extieee.std_logic_1164.STD_LOGIC 0 102 (_architecture (_uni ))))
		(_signal (_internal cmp2out ~extieee.std_logic_1164.STD_LOGIC 0 102 (_architecture (_uni ))))
		(_signal (_internal cmp2out0 ~extieee.std_logic_1164.STD_LOGIC 0 102 (_architecture (_uni ))))
		(_signal (_internal cmp2out00 ~extieee.std_logic_1164.STD_LOGIC 0 102 (_architecture (_uni ))))
		(_signal (_internal cmp3out ~extieee.std_logic_1164.STD_LOGIC 0 102 (_architecture (_uni ))))
		(_signal (_internal cmp3out0 ~extieee.std_logic_1164.STD_LOGIC 0 102 (_architecture (_uni ))))
		(_signal (_internal cmp3out00 ~extieee.std_logic_1164.STD_LOGIC 0 102 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~1336 0 103 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal intcomp1 ~STD_LOGIC_VECTOR{4~downto~0}~1336 0 103 (_architecture (_uni ))))
		(_signal (_internal intcomp2 ~STD_LOGIC_VECTOR{4~downto~0}~1336 0 103 (_architecture (_uni ))))
		(_signal (_internal tempbutonmin ~STD_LOGIC_VECTOR{4~downto~0}~1336 0 103 (_architecture (_uni ))))
		(_signal (_internal tempbutonmax ~STD_LOGIC_VECTOR{4~downto~0}~1336 0 103 (_architecture (_uni ))))
		(_signal (_internal orabuton ~STD_LOGIC_VECTOR{4~downto~0}~1336 0 103 (_architecture (_uni ))))
		(_signal (_internal oraaf ~STD_LOGIC_VECTOR{4~downto~0}~1336 0 103 (_architecture (_uni ))))
		(_signal (_internal adresa ~STD_LOGIC_VECTOR{4~downto~0}~1336 0 103 (_architecture (_uni ))))
		(_signal (_internal adresa_out ~STD_LOGIC_VECTOR{4~downto~0}~1336 0 103 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1338 0 104 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal minaf ~STD_LOGIC_VECTOR{5~downto~0}~1338 0 104 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1340 0 105 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal oraaf1 ~STD_LOGIC_VECTOR{6~downto~0}~1340 0 105 (_architecture (_uni ))))
		(_signal (_internal minaf1 ~STD_LOGIC_VECTOR{6~downto~0}~1340 0 105 (_architecture (_uni ))))
		(_signal (_internal tempsensor1 ~STD_LOGIC_VECTOR{6~downto~0}~1340 0 105 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1342 0 106 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal afminunit ~STD_LOGIC_VECTOR{3~downto~0}~1342 0 106 (_architecture (_uni ))))
		(_signal (_internal afminten ~STD_LOGIC_VECTOR{3~downto~0}~1342 0 106 (_architecture (_uni ))))
		(_signal (_internal aforaunit ~STD_LOGIC_VECTOR{3~downto~0}~1342 0 106 (_architecture (_uni ))))
		(_signal (_internal aforaten ~STD_LOGIC_VECTOR{3~downto~0}~1342 0 106 (_architecture (_uni ))))
		(_signal (_internal tempsensorunit ~STD_LOGIC_VECTOR{3~downto~0}~1342 0 106 (_architecture (_uni ))))
		(_signal (_internal tempsensorten ~STD_LOGIC_VECTOR{3~downto~0}~1342 0 106 (_architecture (_uni ))))
		(_process
			(line__110(_architecture 0 0 110 (_assignment (_simple)(_alias((reset1)(reset)))(_simpleassign BUF)(_target(17))(_sensitivity(6)))))
			(line__119(_architecture 1 0 119 (_process (_simple)(_target(19(d_9_5)))(_sensitivity(5))(_read(0)(1)(31)))))
			(line__126(_architecture 2 0 126 (_process (_simple)(_target(19(d_4_0)))(_sensitivity(5))(_read(0)(1)(19(d_9_5))(32)))))
			(line__133(_architecture 3 0 133 (_process (_simple)(_target(29)(30)(35))(_sensitivity(5))(_read(33)(34)(36)))))
			(line__148(_architecture 4 0 148 (_process (_simple)(_target(38)(39)(40))(_sensitivity(5))(_read(7)(34)(37)))))
			(line__155(_architecture 5 0 155 (_process (_simple)(_target(8))(_sensitivity(5))(_read(22)(24)(27)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 2 )
		(514 )
		(2 )
	)
	(_model . ex 6 -1
	)
)
I 000043 55 1058          1558133421857 si
(_unit VHDL (poarta_si 0 6 (si 0 11 ))
	(_version v98)
	(_time 1558133421858 2019.05.18 01:50:21)
	(_source (\./src/andgate.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_code 36386033666163213465226c6633603135303f3136)
	(_entity
		(_time 1558129173099)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_process
			(line__13(_architecture 0 0 13 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . si 1 -1
	)
)
I 000042 55 2070          1558133421976 A
(_unit VHDL (binarytobcd 0 6 (a 0 12 ))
	(_version v98)
	(_time 1558133421977 2019.05.18 01:50:21)
	(_source (\./src/BinaryToBcd.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_code b3bce7e7b9e4b2a5b0b3a1e8ebb4b7b5e5b5b1b5b0)
	(_entity
		(_time 1558129173244)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal Input ~STD_LOGIC_VECTOR{6~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_port (_internal Output ~STD_LOGIC_VECTOR{11~downto~0}~12 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~132 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_process
			(line__39(_architecture 0 0 39 (_assignment (_simple)(_target(2))(_sensitivity(1)))))
		)
		(_subprogram
			(_internal BinToBCD 1 0 14 (_architecture (_function (_uto))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(33686018 33686018 33686018 )
		(33686274 )
		(50528770 )
	)
	(_model . A 2 -1
	)
)
I 000051 55 1330          1558133422076 Behavioral
(_unit VHDL (compare 0 4 (behavioral 0 12 ))
	(_version v98)
	(_time 1558133422077 2019.05.18 01:50:22)
	(_source (\./src/comparator.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 11461216464611061043004a421714171217471745)
	(_entity
		(_time 1558129173349)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal num1 ~STD_LOGIC_VECTOR{4~downto~0}~12 0 5 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal num2 ~STD_LOGIC_VECTOR{4~downto~0}~122 0 6 (_entity (_in ))))
		(_port (_internal less ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal equal ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_port (_internal greater ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_process
			(line__14(_architecture 0 0 14 (_process (_simple)(_target(2)(3)(4))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Behavioral 1 -1
	)
)
I 000052 55 1087          1558133422129 dmux_1t2_ar
(_unit VHDL (dmux_1t2 0 4 (dmux_1t2_ar 0 12 ))
	(_version v98)
	(_time 1558133422130 2019.05.18 01:50:22)
	(_source (\./src/demux12.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 4f184b4d4d191e58471c09101f484b4c4d494b491b)
	(_entity
		(_time 1558129173404)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal input ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal sel0 ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal output0 ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_port (_internal output1 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_process
			(line__14(_architecture 0 0 14 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
			(line__15(_architecture 1 0 15 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . dmux_1t2_ar 2 -1
	)
)
I 000053 55 4466          1558133422183 Arch_Display
(_unit VHDL (display 0 6 (arch_display 0 15 ))
	(_version v98)
	(_time 1558133422184 2019.05.18 01:50:22)
	(_source (\./src/Display.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_code 7e297a7f22282969782b3d242e7977787a7877797d)
	(_entity
		(_time 1558129173459)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	)
	(_component
		(BinaryToBCD
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal Input ~STD_LOGIC_VECTOR{6~downto~0}~13 0 19 (_entity (_in ))))
				(_port (_internal Output ~STD_LOGIC_VECTOR{11~downto~0}~13 0 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation OP2 0 49 (_component BinaryToBCD )
		(_port
			((CLK)(clk))
			((Input)(BinInput))
			((Output)(BCDInput))
		)
		(_use (_entity . BinaryToBCD)
		)
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal BinInput ~STD_LOGIC_VECTOR{6~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal unitmin ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal tenmin ~STD_LOGIC_VECTOR{3~downto~0}~122 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal digitUnit ~STD_LOGIC_VECTOR{3~downto~0}~13 0 28 (_architecture (_uni ))))
		(_signal (_internal digitTen ~STD_LOGIC_VECTOR{3~downto~0}~13 0 28 (_architecture (_uni ))))
		(_signal (_internal digitHun ~STD_LOGIC_VECTOR{3~downto~0}~13 0 28 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal Led_activating_counter ~STD_LOGIC_VECTOR{1~downto~0}~13 0 29 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal MUX ~STD_LOGIC_VECTOR{3~downto~0}~13 0 30 (_architecture (_uni (_string \"0000"\)))))
		(_signal (_internal CLK_out ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~132 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_signal (_internal BCDInput ~STD_LOGIC_VECTOR{11~downto~0}~132 0 32 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~134 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~136 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~138 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1312 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_process
			(line__51(_architecture 0 0 51 (_assignment (_simple)(_alias((unitmin)(BCDInput(d_3_0))))(_target(2))(_sensitivity(10(d_3_0))))))
			(line__52(_architecture 1 0 52 (_assignment (_simple)(_alias((tenmin)(BCDInput(d_7_4))))(_target(3))(_sensitivity(10(d_7_4))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . Arch_Display 2 -1
	)
)
I 000051 55 1673          1558133422237 Behavioral
(_unit VHDL (clockprescaler 0 5 (behavioral 0 10 ))
	(_version v98)
	(_time 1558133422238 2019.05.18 01:50:22)
	(_source (\./src/div.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code bcebbfe8bcebbeaabdb8fee7edbbbebab9bbbfbabf)
	(_entity
		(_time 1558129173514)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in )(_event))))
		(_port (_internal Led ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{19~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 19)(i 0))))))
		(_signal (_internal prescaler ~STD_LOGIC_VECTOR{19~downto~0}~13 0 15 (_architecture (_uni (_string \"11110100001001000000"\)))))
		(_signal (_internal prescaler_counter ~STD_LOGIC_VECTOR{19~downto~0}~13 0 16 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal newClock ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ((i 2))))))
		(_process
			(line__23(_architecture 0 0 23 (_assignment (_simple)(_alias((Led)(newClock)))(_simpleassign BUF)(_target(1))(_sensitivity(4)))))
			(countClock(_architecture 1 0 24 (_process (_simple)(_target(3)(4))(_sensitivity(0)(4))(_read(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 33686018 )
	)
	(_model . Behavioral 2 -1
	)
)
I 000051 55 2534          1558133422294 Behavioral
(_unit VHDL (fifo1_2 0 6 (behavioral 0 15 ))
	(_version v98)
	(_time 1558133422295 2019.05.18 01:50:22)
	(_source (\./src/memram1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code fbacfdaba0aca9edaffaeaa2fcf8f9fdfdfdf2fdfd)
	(_entity
		(_time 1558129173569)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal we ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal wadd ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal radd ~STD_LOGIC_VECTOR{4~downto~0}~122 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal data_in ~STD_LOGIC_VECTOR{9~downto~0}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal data_out ~STD_LOGIC_VECTOR{9~downto~0}~124 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ram 0 17 (_array ~STD_LOGIC_VECTOR{9~downto~0}~13 ((_downto (i 31)(i 0))))))
		(_signal (_internal ram1_1 ram 0 18 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal r_add ~STD_LOGIC_VECTOR{4~downto~0}~13 0 19 (_architecture (_uni ))))
		(_process
			(line__23(_architecture 0 0 23 (_process (_target(6)(7))(_sensitivity(0)(1)(2)(3)(4))(_dssslsensitivity 2)(_monitor))))
			(line__33(_architecture 1 0 33 (_assignment (_simple)(_target(5))(_sensitivity(6)(7))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_split (6)
	)
	(_model . Behavioral 2 -1
	)
)
I 000051 55 1447          1558133422350 nummin_arc
(_unit VHDL (nummin 0 6 (nummin_arc 0 14 ))
	(_version v98)
	(_time 1558133422351 2019.05.18 01:50:22)
	(_source (\./src/nummin.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 297e7d2c257e293f7f2f30732d2f7c2e2c2f7d2f7d)
	(_entity
		(_time 1558129173624)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{5~downto~0}~12 0 10 (_entity (_out ))))
		(_port (_internal tc ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_type (_internal ~INTEGER~range~0~to~60~13 0 17 (_scalar (_to (i 0)(i 60)))))
		(_variable (_internal m ~INTEGER~range~0~to~60~13 0 17 (_process 0 ((i 0)))))
		(_process
			(counter(_architecture 0 0 16 (_process (_simple)(_target(2)(3))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . nummin_arc 1 -1
	)
)
I 000051 55 1361          1558133422404 numora_arh
(_unit VHDL (numora 0 6 (numora_arh 0 13 ))
	(_version v98)
	(_time 1558133422405 2019.05.18 01:50:22)
	(_source (\./src/numora.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 580f0c5a550f584e0f0d4a02085e0d5f5d5e0c5e0e)
	(_entity
		(_time 1558129173679)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10 (_entity (_out ))))
		(_type (_internal ~INTEGER~range~0~to~24~13 0 16 (_scalar (_to (i 0)(i 24)))))
		(_variable (_internal m ~INTEGER~range~0~to~24~13 0 16 (_process 0 ((i 0)))))
		(_process
			(counter(_architecture 0 0 15 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . numora_arh 1 -1
	)
)
I 000051 55 1162          1558133422458 numsec_arc
(_unit VHDL (numsec 0 6 (numsec_arc 0 13 ))
	(_version v98)
	(_time 1558133422459 2019.05.18 01:50:22)
	(_source (\./src/numsec.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 97c0c39995c0978095c482cdc591c2909291c39094)
	(_entity
		(_time 1558129173739)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal tc ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_type (_internal ~INTEGER~range~0~to~60~13 0 16 (_scalar (_to (i 0)(i 60)))))
		(_variable (_internal m ~INTEGER~range~0~to~60~13 0 16 (_process 0 ((i 0)))))
		(_process
			(counter(_architecture 0 0 15 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . numsec_arc 1 -1
	)
)
I 000052 55 1365          1558133422512 numtemp_arh
(_unit VHDL (numtemp 0 6 (numtemp_arh 0 13 ))
	(_version v98)
	(_time 1558133422513 2019.05.18 01:50:22)
	(_source (\./src/numtemp.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code c5929191c592c5d2c091d09fc0c2c5c390c2c0c391)
	(_entity
		(_time 1558129173791)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10 (_entity (_out ))))
		(_type (_internal ~INTEGER~range~0~to~31~13 0 16 (_scalar (_to (i 0)(i 31)))))
		(_variable (_internal m ~INTEGER~range~0~to~31~13 0 16 (_process 0 ((i 0)))))
		(_process
			(counter(_architecture 0 0 15 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . numtemp_arh 1 -1
	)
)
I 000049 55 4742          1558133422566 aAfisare
(_unit VHDL (eafisare 0 5 (aafisare 0 15 ))
	(_version v98)
	(_time 1558133422567 2019.05.18 01:50:22)
	(_source (\./src/afisooor.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 04530302015356120a06175e540306020102010205)
	(_entity
		(_time 1558131649190)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal digit0 ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~122 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal digit1 ~STD_LOGIC_VECTOR{3~downto~0}~122 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~124 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal digit2 ~STD_LOGIC_VECTOR{3~downto~0}~124 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~126 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal digit3 ~STD_LOGIC_VECTOR{3~downto~0}~126 0 9 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal cat ~STD_LOGIC_VECTOR{6~downto~0}~12 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal an ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal i0 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17 (_architecture (_uni (_string \"11111110"\)))))
		(_signal (_internal i1 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18 (_architecture (_uni (_string \"11111101"\)))))
		(_signal (_internal i2 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19 (_architecture (_uni (_string \"11111011"\)))))
		(_signal (_internal i3 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20 (_architecture (_uni (_string \"11111111"\)))))
		(_signal (_internal i4 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21 (_architecture (_uni (_string \"11111111"\)))))
		(_signal (_internal i5 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 22 (_architecture (_uni (_string \"11111111"\)))))
		(_signal (_internal i6 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 23 (_architecture (_uni (_string \"11111111"\)))))
		(_signal (_internal i7 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 24 (_architecture (_uni (_string \"11111111"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal count ~STD_LOGIC_VECTOR{15~downto~0}~13 0 26 (_architecture (_uni (_string \"0000000000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal m1 ~STD_LOGIC_VECTOR{3~downto~0}~13 0 27 (_architecture (_uni ))))
		(_process
			(line__31(_architecture 0 0 31 (_process (_simple)(_target(10))(_sensitivity(10))(_read(3)))))
			(line__42(_architecture 1 0 42 (_process (_simple)(_target(8)(9))(_sensitivity(7)(8)(9)(10))(_read(1)(2)))))
			(line__56(_architecture 2 0 56 (_process (_simple)(_target(15))(_sensitivity(4))(_read(15)))))
			(line__65(_architecture 3 0 65 (_process (_simple)(_target(16))(_sensitivity(0)(1)(2)(3)(15(d_15_13))))))
			(line__78(_architecture 4 0 78 (_process (_simple)(_target(6))(_sensitivity(7)(8)(9)(10)(11)(12)(13)(14)(15(d_15_13))))))
			(line__94(_architecture 5 0 94 (_process (_simple)(_target(5))(_sensitivity(16)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 )
		(50529027 50529026 )
		(50529027 50529027 )
		(50463491 )
		(50529027 50528771 )
		(50529027 50463491 )
		(131586 )
		(197122 )
		(131842 )
		(197378 )
		(50529027 )
		(33686019 131586 )
		(50529027 197122 )
		(33686274 131587 )
		(33751810 131586 )
		(50528770 197122 )
		(33751554 131842 )
		(33686018 131842 )
		(50529027 131586 )
		(33686018 131586 )
		(33751554 131586 )
		(50463234 131586 )
		(50463234 131843 )
		(33686019 131843 )
		(33686274 197122 )
		(50463235 131586 )
		(33686019 197122 )
	)
	(_model . aAfisare 6 -1
	)
)
I 000043 55 17686         1558133422626 ex
(_unit VHDL (termostat 0 4 (ex 0 12 ))
	(_version v98)
	(_time 1558133422627 2019.05.18 01:50:22)
	(_source (\./src/termostat.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 421444404514145447150419104546444345464546)
	(_entity
		(_time 1558129173846)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(ClockPrescaler
			(_object
				(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal Led ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
			)
		)
		(numtemp
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 79 (_entity (_out ))))
			)
		)
		(numora
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{4~downto~0}~1318 0 73 (_entity (_out ))))
			)
		)
		(dmux_1t2
			(_object
				(_port (_internal input ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal sel0 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal output0 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
				(_port (_internal output1 ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
			)
		)
		(poarta_si
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
			)
		)
		(raminfr
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal we ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal a ~STD_LOGIC_VECTOR{4~downto~0}~13 0 24 (_entity (_in ))))
				(_port (_internal di ~STD_LOGIC_VECTOR{9~downto~0}~13 0 25 (_entity (_in ))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{9~downto~0}~132 0 26 (_entity (_out ))))
				(_port (_internal ao ~STD_LOGIC_VECTOR{4~downto~0}~134 0 27 (_entity (_out ))))
			)
		)
		(compare
			(_object
				(_port (_internal num1 ~STD_LOGIC_VECTOR{4~downto~0}~136 0 41 (_entity (_in ))))
				(_port (_internal num2 ~STD_LOGIC_VECTOR{4~downto~0}~138 0 42 (_entity (_in ))))
				(_port (_internal less ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
				(_port (_internal equal ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
				(_port (_internal greater ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
			)
		)
		(nummin
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{5~downto~0}~13 0 60 (_entity (_out ))))
				(_port (_internal tc ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_out ))))
			)
		)
		(numsec
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal tc ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_out ))))
			)
		)
		(Display
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 83 (_entity (_in ))))
				(_port (_internal BinInput ~STD_LOGIC_VECTOR{6~downto~0}~13 0 84 (_entity (_in ))))
				(_port (_internal unitmin ~STD_LOGIC_VECTOR{3~downto~0}~13 0 85 (_entity (_out ))))
				(_port (_internal tenmin ~STD_LOGIC_VECTOR{3~downto~0}~1322 0 86 (_entity (_out ))))
			)
		)
		(eAfisare
			(_object
				(_port (_internal digit0 ~STD_LOGIC_VECTOR{3~downto~0}~1324 0 91 (_entity (_in ))))
				(_port (_internal digit1 ~STD_LOGIC_VECTOR{3~downto~0}~1326 0 92 (_entity (_in ))))
				(_port (_internal digit2 ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 93 (_entity (_in ))))
				(_port (_internal digit3 ~STD_LOGIC_VECTOR{3~downto~0}~1330 0 94 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 95 (_entity (_in ))))
				(_port (_internal cat ~STD_LOGIC_VECTOR{6~downto~0}~1332 0 96 (_entity (_out ))))
				(_port (_internal an ~STD_LOGIC_VECTOR{7~downto~0}~13 0 97 (_entity (_out ))))
			)
		)
	)
	(_instantiation DIV1 0 112 (_component ClockPrescaler )
		(_port
			((clock)(clk100))
			((Led)(out1))
		)
		(_use (_entity . ClockPrescaler)
		)
	)
	(_instantiation TEMPMIN1 0 113 (_component numtemp )
		(_port
			((clk)(TEMPMIN))
			((reset)(reset1))
			((dout)(tempbutonmin))
		)
		(_use (_entity . numtemp)
		)
	)
	(_instantiation TEMPMAX1 0 114 (_component numtemp )
		(_port
			((clk)(TEMPMAX))
			((reset)(reset1))
			((dout)(tempbutonmax))
		)
		(_use (_entity . numtemp)
		)
	)
	(_instantiation ORA1 0 115 (_component numora )
		(_port
			((clk)(ORA))
			((reset)(reset1))
			((dout)(orabuton))
		)
		(_use (_entity . numora)
		)
	)
	(_instantiation DEMUX 0 116 (_component dmux_1t2 )
		(_port
			((input)((i 3)))
			((sel0)(PROG))
			((output0)(out0))
			((output1)(outsi1))
		)
		(_use (_entity . dmux_1t2)
			(_port
				((input)(input))
				((sel0)(sel0))
				((output0)(output0))
				((output1)(output1))
			)
		)
	)
	(_instantiation POARTASI1 0 117 (_component poarta_si )
		(_port
			((A)(outsi1))
			((B)(SET))
			((C)((i 3)))
			((Y)(outsi2))
		)
		(_use (_entity . poarta_si)
			(_port
				((A)(A))
				((B)(B))
				((C)(C))
				((Y)(Y))
			)
		)
	)
	(_instantiation MEMRAM1 0 140 (_component raminfr )
		(_port
			((clk)(clk100))
			((we)(outsi2))
			((a)(adresa))
			((di)(datain))
			((dout)(memout))
			((ao)(adresa_out))
		)
		(_use (_entity . raminfr)
		)
	)
	(_instantiation CMP1 0 141 (_component compare )
		(_port
			((num1)(memout(d_9_5)))
			((num2)(tempsensor))
			((less)(cmp1out))
			((equal)(cmp1out0))
			((greater)(cmp1out00))
		)
		(_use (_entity . compare)
		)
	)
	(_instantiation CMP2 0 142 (_component compare )
		(_port
			((num1)(intcomp1))
			((num2)(intcomp2))
			((less)(cmp2out))
			((equal)(cmp2out0))
			((greater)(cmp2out00))
		)
		(_use (_entity . compare)
		)
	)
	(_instantiation CMP3 0 143 (_component compare )
		(_port
			((num1)(memout(d_4_0)))
			((num2)(tempsensor))
			((less)(cmp3out))
			((equal)(cmp3out0))
			((greater)(cmp3out00))
		)
		(_use (_entity . compare)
		)
	)
	(_instantiation ORA2 0 144 (_component numora )
		(_port
			((clk)(tc2))
			((reset)(reset1))
			((dout)(oraaf))
		)
		(_use (_entity . numora)
		)
	)
	(_instantiation MIN 0 145 (_component nummin )
		(_port
			((clk)(tc1))
			((reset)(reset1))
			((dout)(minaf))
			((tc)(tc2))
		)
		(_use (_entity . nummin)
		)
	)
	(_instantiation SEC 0 146 (_component numsec )
		(_port
			((clk)(out1))
			((reset)(reset1))
			((tc)(tc1))
		)
		(_use (_entity . numsec)
		)
	)
	(_instantiation preluaremin 0 166 (_component Display )
		(_port
			((CLK)(clk100))
			((BinInput)(minaf1))
			((unitmin)(afminunit))
			((tenmin)(afminten))
		)
		(_use (_entity . Display)
		)
	)
	(_instantiation preluareora 0 167 (_component Display )
		(_port
			((CLK)(clk100))
			((BinInput)(oraaf1))
			((unitmin)(aforaunit))
			((tenmin)(aforaten))
		)
		(_use (_entity . Display)
		)
	)
	(_instantiation preluaretemp 0 168 (_component Display )
		(_port
			((CLK)(clk100))
			((BinInput)(tempsensor1))
			((unitmin)(tempsensorunit))
			((tenmin)(tempsensorten))
		)
		(_use (_entity . Display)
		)
	)
	(_instantiation Display1 0 169 (_component eAfisare )
		(_port
			((digit0)(tempsensorunit))
			((digit1)(tempsensorten))
			((digit2)(afminunit))
			((digit3)(afminten))
			((clk)(clk100))
			((cat)(catod))
			((an)(anod))
		)
		(_use (_entity . eAfisare)
		)
	)
	(_object
		(_port (_internal SET ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal PROG ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal TEMPMIN ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal TEMPMAX ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal ORA ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal clk100 ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal tempsensor ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6 (_entity (_in ))))
		(_port (_internal heater ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal anod ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal catod ~STD_LOGIC_VECTOR{6~downto~0}~12 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~132 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~134 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~136 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~138 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~1314 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~1316 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~1318 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 79 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 85 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1322 0 86 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1324 0 91 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1326 0 92 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 93 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1330 0 94 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1332 0 96 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 97 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal outsi1 ~extieee.std_logic_1164.STD_LOGIC 0 100 (_architecture (_uni ))))
		(_signal (_internal outsi2 ~extieee.std_logic_1164.STD_LOGIC 0 100 (_architecture (_uni ))))
		(_signal (_internal out0 ~extieee.std_logic_1164.STD_LOGIC 0 100 (_architecture (_uni ))))
		(_signal (_internal out1 ~extieee.std_logic_1164.STD_LOGIC 0 100 (_architecture (_uni ))))
		(_signal (_internal tc1 ~extieee.std_logic_1164.STD_LOGIC 0 100 (_architecture (_uni ))))
		(_signal (_internal tc2 ~extieee.std_logic_1164.STD_LOGIC 0 100 (_architecture (_uni ))))
		(_signal (_internal reset1 ~extieee.std_logic_1164.STD_LOGIC 0 100 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~1334 0 101 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal memout ~STD_LOGIC_VECTOR{9~downto~0}~1334 0 101 (_architecture (_uni ))))
		(_signal (_internal datain ~STD_LOGIC_VECTOR{9~downto~0}~1334 0 101 (_architecture (_uni ))))
		(_signal (_internal cmp1out ~extieee.std_logic_1164.STD_LOGIC 0 102 (_architecture (_uni ))))
		(_signal (_internal cmp1out0 ~extieee.std_logic_1164.STD_LOGIC 0 102 (_architecture (_uni ))))
		(_signal (_internal cmp1out00 ~extieee.std_logic_1164.STD_LOGIC 0 102 (_architecture (_uni ))))
		(_signal (_internal cmp2out ~extieee.std_logic_1164.STD_LOGIC 0 102 (_architecture (_uni ))))
		(_signal (_internal cmp2out0 ~extieee.std_logic_1164.STD_LOGIC 0 102 (_architecture (_uni ))))
		(_signal (_internal cmp2out00 ~extieee.std_logic_1164.STD_LOGIC 0 102 (_architecture (_uni ))))
		(_signal (_internal cmp3out ~extieee.std_logic_1164.STD_LOGIC 0 102 (_architecture (_uni ))))
		(_signal (_internal cmp3out0 ~extieee.std_logic_1164.STD_LOGIC 0 102 (_architecture (_uni ))))
		(_signal (_internal cmp3out00 ~extieee.std_logic_1164.STD_LOGIC 0 102 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~1336 0 103 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal intcomp1 ~STD_LOGIC_VECTOR{4~downto~0}~1336 0 103 (_architecture (_uni ))))
		(_signal (_internal intcomp2 ~STD_LOGIC_VECTOR{4~downto~0}~1336 0 103 (_architecture (_uni ))))
		(_signal (_internal tempbutonmin ~STD_LOGIC_VECTOR{4~downto~0}~1336 0 103 (_architecture (_uni ))))
		(_signal (_internal tempbutonmax ~STD_LOGIC_VECTOR{4~downto~0}~1336 0 103 (_architecture (_uni ))))
		(_signal (_internal orabuton ~STD_LOGIC_VECTOR{4~downto~0}~1336 0 103 (_architecture (_uni ))))
		(_signal (_internal oraaf ~STD_LOGIC_VECTOR{4~downto~0}~1336 0 103 (_architecture (_uni ))))
		(_signal (_internal adresa ~STD_LOGIC_VECTOR{4~downto~0}~1336 0 103 (_architecture (_uni ))))
		(_signal (_internal adresa_out ~STD_LOGIC_VECTOR{4~downto~0}~1336 0 103 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1338 0 104 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal minaf ~STD_LOGIC_VECTOR{5~downto~0}~1338 0 104 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1340 0 105 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal oraaf1 ~STD_LOGIC_VECTOR{6~downto~0}~1340 0 105 (_architecture (_uni ))))
		(_signal (_internal minaf1 ~STD_LOGIC_VECTOR{6~downto~0}~1340 0 105 (_architecture (_uni ))))
		(_signal (_internal tempsensor1 ~STD_LOGIC_VECTOR{6~downto~0}~1340 0 105 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1342 0 106 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal afminunit ~STD_LOGIC_VECTOR{3~downto~0}~1342 0 106 (_architecture (_uni ))))
		(_signal (_internal afminten ~STD_LOGIC_VECTOR{3~downto~0}~1342 0 106 (_architecture (_uni ))))
		(_signal (_internal aforaunit ~STD_LOGIC_VECTOR{3~downto~0}~1342 0 106 (_architecture (_uni ))))
		(_signal (_internal aforaten ~STD_LOGIC_VECTOR{3~downto~0}~1342 0 106 (_architecture (_uni ))))
		(_signal (_internal tempsensorunit ~STD_LOGIC_VECTOR{3~downto~0}~1342 0 106 (_architecture (_uni ))))
		(_signal (_internal tempsensorten ~STD_LOGIC_VECTOR{3~downto~0}~1342 0 106 (_architecture (_uni ))))
		(_process
			(line__110(_architecture 0 0 110 (_assignment (_simple)(_alias((reset1)(reset)))(_simpleassign BUF)(_target(17))(_sensitivity(6)))))
			(line__119(_architecture 1 0 119 (_process (_simple)(_target(19(d_9_5)))(_sensitivity(5))(_read(0)(1)(31)))))
			(line__126(_architecture 2 0 126 (_process (_simple)(_target(19(d_4_0)))(_sensitivity(5))(_read(0)(1)(19(d_9_5))(32)))))
			(line__133(_architecture 3 0 133 (_process (_simple)(_target(29)(30)(35))(_sensitivity(5))(_read(33)(34)(36)))))
			(line__148(_architecture 4 0 148 (_process (_simple)(_target(38)(39)(40))(_sensitivity(5))(_read(7)(34)(37)))))
			(line__155(_architecture 5 0 155 (_process (_simple)(_target(8))(_sensitivity(5))(_read(22)(24)(27)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 2 )
		(514 )
		(2 )
	)
	(_model . ex 6 -1
	)
)
I 000044 55 2145          1558133422682 syn
(_unit VHDL (raminfr 0 5 (syn 0 14 ))
	(_version v98)
	(_time 1558133422683 2019.05.18 01:50:22)
	(_source (\./src/memram.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 71277170712671677924342b267673767377707725)
	(_entity
		(_time 1558133064434)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in )(_event))))
		(_port (_internal we ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal a ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal di ~STD_LOGIC_VECTOR{9~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{9~downto~0}~122 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal ao ~STD_LOGIC_VECTOR{4~downto~0}~124 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ram_type 0 15 (_array ~STD_LOGIC_VECTOR{9~downto~0}~13 ((_downto (i 31)(i 0))))))
		(_signal (_internal RAM ram_type 0 17 (_architecture (_uni ))))
		(_process
			(line__19(_architecture 0 0 19 (_process (_target(6)(4)(5))(_sensitivity(0)(6)(1)(2)(3))(_dssslsensitivity 1)(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_split (6)
	)
	(_model . syn 1 -1
	)
)
I 000043 55 1058          1558173778975 si
(_unit VHDL (poarta_si 0 6 (si 0 11 ))
	(_version v98)
	(_time 1558173778976 2019.05.18 13:02:58)
	(_source (\./src/andgate.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_code a7f2a4f0f6f0f2b0a5f4b3fdf7a2f1a0a4a1aea0a7)
	(_entity
		(_time 1558129173099)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_process
			(line__13(_architecture 0 0 13 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . si 1 -1
	)
)
I 000042 55 2070          1558173779120 A
(_unit VHDL (binarytobcd 0 6 (a 0 12 ))
	(_version v98)
	(_time 1558173779121 2019.05.18 13:02:59)
	(_source (\./src/BinaryToBcd.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_code 4317454149144255404351181b4447451545414540)
	(_entity
		(_time 1558129173244)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal Input ~STD_LOGIC_VECTOR{6~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_port (_internal Output ~STD_LOGIC_VECTOR{11~downto~0}~12 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~132 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_process
			(line__39(_architecture 0 0 39 (_assignment (_simple)(_target(2))(_sensitivity(1)))))
		)
		(_subprogram
			(_internal BinToBCD 1 0 14 (_architecture (_function (_uto))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(33686018 33686018 33686018 )
		(33686274 )
		(50528770 )
	)
	(_model . A 2 -1
	)
)
I 000051 55 1330          1558173779220 Behavioral
(_unit VHDL (compare 0 4 (behavioral 0 12 ))
	(_version v98)
	(_time 1558173779221 2019.05.18 13:02:59)
	(_source (\./src/comparator.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code a0f4a7f7f6f7a0b7a1f2b1fbf3a6a5a6a3a6f6a6f4)
	(_entity
		(_time 1558129173349)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal num1 ~STD_LOGIC_VECTOR{4~downto~0}~12 0 5 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal num2 ~STD_LOGIC_VECTOR{4~downto~0}~122 0 6 (_entity (_in ))))
		(_port (_internal less ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal equal ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_port (_internal greater ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_process
			(line__14(_architecture 0 0 14 (_process (_simple)(_target(2)(3)(4))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Behavioral 1 -1
	)
)
I 000052 55 1087          1558173779270 dmux_1t2_ar
(_unit VHDL (dmux_1t2 0 4 (dmux_1t2_ar 0 12 ))
	(_version v98)
	(_time 1558173779271 2019.05.18 13:02:59)
	(_source (\./src/demux12.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code cf9bcf9acd999ed8c79c89909fc8cbcccdc9cbc99b)
	(_entity
		(_time 1558129173404)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal input ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal sel0 ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal output0 ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_port (_internal output1 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_process
			(line__14(_architecture 0 0 14 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
			(line__15(_architecture 1 0 15 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . dmux_1t2_ar 2 -1
	)
)
I 000053 55 4466          1558173779320 Arch_Display
(_unit VHDL (display 0 6 (arch_display 0 15 ))
	(_version v98)
	(_time 1558173779321 2019.05.18 13:02:59)
	(_source (\./src/Display.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_code feaafeaea2a8a9e9f8abbda4aef9f7f8faf8f7f9fd)
	(_entity
		(_time 1558129173459)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	)
	(_component
		(BinaryToBCD
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal Input ~STD_LOGIC_VECTOR{6~downto~0}~13 0 19 (_entity (_in ))))
				(_port (_internal Output ~STD_LOGIC_VECTOR{11~downto~0}~13 0 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation OP2 0 49 (_component BinaryToBCD )
		(_port
			((CLK)(clk))
			((Input)(BinInput))
			((Output)(BCDInput))
		)
		(_use (_entity . BinaryToBCD)
		)
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal BinInput ~STD_LOGIC_VECTOR{6~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal unitmin ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal tenmin ~STD_LOGIC_VECTOR{3~downto~0}~122 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal digitUnit ~STD_LOGIC_VECTOR{3~downto~0}~13 0 28 (_architecture (_uni ))))
		(_signal (_internal digitTen ~STD_LOGIC_VECTOR{3~downto~0}~13 0 28 (_architecture (_uni ))))
		(_signal (_internal digitHun ~STD_LOGIC_VECTOR{3~downto~0}~13 0 28 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal Led_activating_counter ~STD_LOGIC_VECTOR{1~downto~0}~13 0 29 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal MUX ~STD_LOGIC_VECTOR{3~downto~0}~13 0 30 (_architecture (_uni (_string \"0000"\)))))
		(_signal (_internal CLK_out ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~132 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_signal (_internal BCDInput ~STD_LOGIC_VECTOR{11~downto~0}~132 0 32 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~134 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~136 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~138 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1312 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_process
			(line__51(_architecture 0 0 51 (_assignment (_simple)(_alias((unitmin)(BCDInput(d_3_0))))(_target(2))(_sensitivity(10(d_3_0))))))
			(line__52(_architecture 1 0 52 (_assignment (_simple)(_alias((tenmin)(BCDInput(d_7_4))))(_target(3))(_sensitivity(10(d_7_4))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . Arch_Display 2 -1
	)
)
I 000051 55 1673          1558173779370 Behavioral
(_unit VHDL (clockprescaler 0 5 (behavioral 0 10 ))
	(_version v98)
	(_time 1558173779371 2019.05.18 13:02:59)
	(_source (\./src/div.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 3c683a393c6b3e2a3d387e676d3b3e3a393b3f3a3f)
	(_entity
		(_time 1558129173514)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in )(_event))))
		(_port (_internal Led ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{19~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 19)(i 0))))))
		(_signal (_internal prescaler ~STD_LOGIC_VECTOR{19~downto~0}~13 0 15 (_architecture (_uni (_string \"11110100001001000000"\)))))
		(_signal (_internal prescaler_counter ~STD_LOGIC_VECTOR{19~downto~0}~13 0 16 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal newClock ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ((i 2))))))
		(_process
			(line__23(_architecture 0 0 23 (_assignment (_simple)(_alias((Led)(newClock)))(_simpleassign BUF)(_target(1))(_sensitivity(4)))))
			(countClock(_architecture 1 0 24 (_process (_simple)(_target(3)(4))(_sensitivity(0)(4))(_read(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 33686018 )
	)
	(_model . Behavioral 2 -1
	)
)
I 000051 55 2534          1558173779425 Behavioral
(_unit VHDL (fifo1_2 0 6 (behavioral 0 15 ))
	(_version v98)
	(_time 1558173779426 2019.05.18 13:02:59)
	(_source (\./src/memram1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 6b3f686b303c397d3f6a7a326c68696d6d6d626d6d)
	(_entity
		(_time 1558129173569)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal we ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal wadd ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal radd ~STD_LOGIC_VECTOR{4~downto~0}~122 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal data_in ~STD_LOGIC_VECTOR{9~downto~0}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal data_out ~STD_LOGIC_VECTOR{9~downto~0}~124 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ram 0 17 (_array ~STD_LOGIC_VECTOR{9~downto~0}~13 ((_downto (i 31)(i 0))))))
		(_signal (_internal ram1_1 ram 0 18 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal r_add ~STD_LOGIC_VECTOR{4~downto~0}~13 0 19 (_architecture (_uni ))))
		(_process
			(line__23(_architecture 0 0 23 (_process (_target(6)(7))(_sensitivity(0)(1)(2)(3)(4))(_dssslsensitivity 2)(_monitor))))
			(line__33(_architecture 1 0 33 (_assignment (_simple)(_target(5))(_sensitivity(6)(7))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_split (6)
	)
	(_model . Behavioral 2 -1
	)
)
I 000051 55 1447          1558173779480 nummin_arc
(_unit VHDL (nummin 0 6 (nummin_arc 0 14 ))
	(_version v98)
	(_time 1558173779481 2019.05.18 13:02:59)
	(_source (\./src/nummin.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code aafefafcfefdaabcfcacb3f0aeacffadafacfeacfe)
	(_entity
		(_time 1558129173624)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{5~downto~0}~12 0 10 (_entity (_out ))))
		(_port (_internal tc ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_type (_internal ~INTEGER~range~0~to~60~13 0 17 (_scalar (_to (i 0)(i 60)))))
		(_variable (_internal m ~INTEGER~range~0~to~60~13 0 17 (_process 0 ((i 0)))))
		(_process
			(counter(_architecture 0 0 16 (_process (_simple)(_target(2)(3))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . nummin_arc 1 -1
	)
)
I 000051 55 1361          1558173779535 numora_arh
(_unit VHDL (numora 0 6 (numora_arh 0 13 ))
	(_version v98)
	(_time 1558173779536 2019.05.18 13:02:59)
	(_source (\./src/numora.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code d88c888bd58fd8ce8f8dca8288de8ddfddde8cde8e)
	(_entity
		(_time 1558129173679)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10 (_entity (_out ))))
		(_type (_internal ~INTEGER~range~0~to~24~13 0 16 (_scalar (_to (i 0)(i 24)))))
		(_variable (_internal m ~INTEGER~range~0~to~24~13 0 16 (_process 0 ((i 0)))))
		(_process
			(counter(_architecture 0 0 15 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . numora_arh 1 -1
	)
)
I 000051 55 1162          1558173779585 numsec_arc
(_unit VHDL (numsec 0 6 (numsec_arc 0 13 ))
	(_version v98)
	(_time 1558173779586 2019.05.18 13:02:59)
	(_source (\./src/numsec.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 07535400055007100554125d550152000201530004)
	(_entity
		(_time 1558129173739)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal tc ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_type (_internal ~INTEGER~range~0~to~60~13 0 16 (_scalar (_to (i 0)(i 60)))))
		(_variable (_internal m ~INTEGER~range~0~to~60~13 0 16 (_process 0 ((i 0)))))
		(_process
			(counter(_architecture 0 0 15 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . numsec_arc 1 -1
	)
)
I 000052 55 1365          1558173779638 numtemp_arh
(_unit VHDL (numtemp 0 6 (numtemp_arh 0 13 ))
	(_version v98)
	(_time 1558173779639 2019.05.18 13:02:59)
	(_source (\./src/numtemp.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 46121545451146514312531c434146401341434012)
	(_entity
		(_time 1558129173791)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10 (_entity (_out ))))
		(_type (_internal ~INTEGER~range~0~to~31~13 0 16 (_scalar (_to (i 0)(i 31)))))
		(_variable (_internal m ~INTEGER~range~0~to~31~13 0 16 (_process 0 ((i 0)))))
		(_process
			(counter(_architecture 0 0 15 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . numtemp_arh 1 -1
	)
)
I 000049 55 4742          1558173779688 aAfisare
(_unit VHDL (eafisare 0 5 (aafisare 0 15 ))
	(_version v98)
	(_time 1558173779689 2019.05.18 13:02:59)
	(_source (\./src/afisooor.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 74207775712326627a76672e247376727172717275)
	(_entity
		(_time 1558131649190)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal digit0 ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~122 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal digit1 ~STD_LOGIC_VECTOR{3~downto~0}~122 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~124 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal digit2 ~STD_LOGIC_VECTOR{3~downto~0}~124 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~126 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal digit3 ~STD_LOGIC_VECTOR{3~downto~0}~126 0 9 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal cat ~STD_LOGIC_VECTOR{6~downto~0}~12 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal an ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal i0 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17 (_architecture (_uni (_string \"11111110"\)))))
		(_signal (_internal i1 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18 (_architecture (_uni (_string \"11111101"\)))))
		(_signal (_internal i2 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19 (_architecture (_uni (_string \"11111011"\)))))
		(_signal (_internal i3 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20 (_architecture (_uni (_string \"11111111"\)))))
		(_signal (_internal i4 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21 (_architecture (_uni (_string \"11111111"\)))))
		(_signal (_internal i5 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 22 (_architecture (_uni (_string \"11111111"\)))))
		(_signal (_internal i6 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 23 (_architecture (_uni (_string \"11111111"\)))))
		(_signal (_internal i7 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 24 (_architecture (_uni (_string \"11111111"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal count ~STD_LOGIC_VECTOR{15~downto~0}~13 0 26 (_architecture (_uni (_string \"0000000000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal m1 ~STD_LOGIC_VECTOR{3~downto~0}~13 0 27 (_architecture (_uni ))))
		(_process
			(line__31(_architecture 0 0 31 (_process (_simple)(_target(10))(_sensitivity(10))(_read(3)))))
			(line__42(_architecture 1 0 42 (_process (_simple)(_target(8)(9))(_sensitivity(7)(8)(9)(10))(_read(1)(2)))))
			(line__56(_architecture 2 0 56 (_process (_simple)(_target(15))(_sensitivity(4))(_read(15)))))
			(line__65(_architecture 3 0 65 (_process (_simple)(_target(16))(_sensitivity(0)(1)(2)(3)(15(d_15_13))))))
			(line__78(_architecture 4 0 78 (_process (_simple)(_target(6))(_sensitivity(7)(8)(9)(10)(11)(12)(13)(14)(15(d_15_13))))))
			(line__94(_architecture 5 0 94 (_process (_simple)(_target(5))(_sensitivity(16)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 )
		(50529027 50529026 )
		(50529027 50529027 )
		(50463491 )
		(50529027 50528771 )
		(50529027 50463491 )
		(131586 )
		(197122 )
		(131842 )
		(197378 )
		(50529027 )
		(33686019 131586 )
		(50529027 197122 )
		(33686274 131587 )
		(33751810 131586 )
		(50528770 197122 )
		(33751554 131842 )
		(33686018 131842 )
		(50529027 131586 )
		(33686018 131586 )
		(33751554 131586 )
		(50463234 131586 )
		(50463234 131843 )
		(33686019 131843 )
		(33686274 197122 )
		(50463235 131586 )
		(33686019 197122 )
	)
	(_model . aAfisare 6 -1
	)
)
I 000043 55 17686         1558173779748 ex
(_unit VHDL (termostat 0 4 (ex 0 12 ))
	(_version v98)
	(_time 1558173779749 2019.05.18 13:02:59)
	(_source (\./src/termostat.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code b3e6b1e7b5e5e5a5b6e4f5e8e1b4b7b5b2b4b7b4b7)
	(_entity
		(_time 1558129173846)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(ClockPrescaler
			(_object
				(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal Led ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
			)
		)
		(numtemp
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 79 (_entity (_out ))))
			)
		)
		(numora
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{4~downto~0}~1318 0 73 (_entity (_out ))))
			)
		)
		(dmux_1t2
			(_object
				(_port (_internal input ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal sel0 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal output0 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
				(_port (_internal output1 ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
			)
		)
		(poarta_si
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
			)
		)
		(raminfr
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal we ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal a ~STD_LOGIC_VECTOR{4~downto~0}~13 0 24 (_entity (_in ))))
				(_port (_internal di ~STD_LOGIC_VECTOR{9~downto~0}~13 0 25 (_entity (_in ))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{9~downto~0}~132 0 26 (_entity (_out ))))
				(_port (_internal ao ~STD_LOGIC_VECTOR{4~downto~0}~134 0 27 (_entity (_out ))))
			)
		)
		(compare
			(_object
				(_port (_internal num1 ~STD_LOGIC_VECTOR{4~downto~0}~136 0 41 (_entity (_in ))))
				(_port (_internal num2 ~STD_LOGIC_VECTOR{4~downto~0}~138 0 42 (_entity (_in ))))
				(_port (_internal less ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
				(_port (_internal equal ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
				(_port (_internal greater ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
			)
		)
		(nummin
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{5~downto~0}~13 0 60 (_entity (_out ))))
				(_port (_internal tc ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_out ))))
			)
		)
		(numsec
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal tc ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_out ))))
			)
		)
		(Display
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 83 (_entity (_in ))))
				(_port (_internal BinInput ~STD_LOGIC_VECTOR{6~downto~0}~13 0 84 (_entity (_in ))))
				(_port (_internal unitmin ~STD_LOGIC_VECTOR{3~downto~0}~13 0 85 (_entity (_out ))))
				(_port (_internal tenmin ~STD_LOGIC_VECTOR{3~downto~0}~1322 0 86 (_entity (_out ))))
			)
		)
		(eAfisare
			(_object
				(_port (_internal digit0 ~STD_LOGIC_VECTOR{3~downto~0}~1324 0 91 (_entity (_in ))))
				(_port (_internal digit1 ~STD_LOGIC_VECTOR{3~downto~0}~1326 0 92 (_entity (_in ))))
				(_port (_internal digit2 ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 93 (_entity (_in ))))
				(_port (_internal digit3 ~STD_LOGIC_VECTOR{3~downto~0}~1330 0 94 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 95 (_entity (_in ))))
				(_port (_internal cat ~STD_LOGIC_VECTOR{6~downto~0}~1332 0 96 (_entity (_out ))))
				(_port (_internal an ~STD_LOGIC_VECTOR{7~downto~0}~13 0 97 (_entity (_out ))))
			)
		)
	)
	(_instantiation DIV1 0 112 (_component ClockPrescaler )
		(_port
			((clock)(clk100))
			((Led)(out1))
		)
		(_use (_entity . ClockPrescaler)
		)
	)
	(_instantiation TEMPMIN1 0 113 (_component numtemp )
		(_port
			((clk)(TEMPMIN))
			((reset)(reset1))
			((dout)(tempbutonmin))
		)
		(_use (_entity . numtemp)
		)
	)
	(_instantiation TEMPMAX1 0 114 (_component numtemp )
		(_port
			((clk)(TEMPMAX))
			((reset)(reset1))
			((dout)(tempbutonmax))
		)
		(_use (_entity . numtemp)
		)
	)
	(_instantiation ORA1 0 115 (_component numora )
		(_port
			((clk)(ORA))
			((reset)(reset1))
			((dout)(orabuton))
		)
		(_use (_entity . numora)
		)
	)
	(_instantiation DEMUX 0 116 (_component dmux_1t2 )
		(_port
			((input)((i 3)))
			((sel0)(PROG))
			((output0)(out0))
			((output1)(outsi1))
		)
		(_use (_entity . dmux_1t2)
			(_port
				((input)(input))
				((sel0)(sel0))
				((output0)(output0))
				((output1)(output1))
			)
		)
	)
	(_instantiation POARTASI1 0 117 (_component poarta_si )
		(_port
			((A)(outsi1))
			((B)(SET))
			((C)((i 3)))
			((Y)(outsi2))
		)
		(_use (_entity . poarta_si)
			(_port
				((A)(A))
				((B)(B))
				((C)(C))
				((Y)(Y))
			)
		)
	)
	(_instantiation MEMRAM1 0 140 (_component raminfr )
		(_port
			((clk)(clk100))
			((we)(outsi2))
			((a)(adresa))
			((di)(datain))
			((dout)(memout))
			((ao)(adresa_out))
		)
		(_use (_entity . raminfr)
		)
	)
	(_instantiation CMP1 0 141 (_component compare )
		(_port
			((num1)(memout(d_9_5)))
			((num2)(tempsensor))
			((less)(cmp1out))
			((equal)(cmp1out0))
			((greater)(cmp1out00))
		)
		(_use (_entity . compare)
		)
	)
	(_instantiation CMP2 0 142 (_component compare )
		(_port
			((num1)(intcomp1))
			((num2)(intcomp2))
			((less)(cmp2out))
			((equal)(cmp2out0))
			((greater)(cmp2out00))
		)
		(_use (_entity . compare)
		)
	)
	(_instantiation CMP3 0 143 (_component compare )
		(_port
			((num1)(memout(d_4_0)))
			((num2)(tempsensor))
			((less)(cmp3out))
			((equal)(cmp3out0))
			((greater)(cmp3out00))
		)
		(_use (_entity . compare)
		)
	)
	(_instantiation ORA2 0 144 (_component numora )
		(_port
			((clk)(tc2))
			((reset)(reset1))
			((dout)(oraaf))
		)
		(_use (_entity . numora)
		)
	)
	(_instantiation MIN 0 145 (_component nummin )
		(_port
			((clk)(tc1))
			((reset)(reset1))
			((dout)(minaf))
			((tc)(tc2))
		)
		(_use (_entity . nummin)
		)
	)
	(_instantiation SEC 0 146 (_component numsec )
		(_port
			((clk)(out1))
			((reset)(reset1))
			((tc)(tc1))
		)
		(_use (_entity . numsec)
		)
	)
	(_instantiation preluaremin 0 166 (_component Display )
		(_port
			((CLK)(clk100))
			((BinInput)(minaf1))
			((unitmin)(afminunit))
			((tenmin)(afminten))
		)
		(_use (_entity . Display)
		)
	)
	(_instantiation preluareora 0 167 (_component Display )
		(_port
			((CLK)(clk100))
			((BinInput)(oraaf1))
			((unitmin)(aforaunit))
			((tenmin)(aforaten))
		)
		(_use (_entity . Display)
		)
	)
	(_instantiation preluaretemp 0 168 (_component Display )
		(_port
			((CLK)(clk100))
			((BinInput)(tempsensor1))
			((unitmin)(tempsensorunit))
			((tenmin)(tempsensorten))
		)
		(_use (_entity . Display)
		)
	)
	(_instantiation Display1 0 169 (_component eAfisare )
		(_port
			((digit0)(tempsensorunit))
			((digit1)(tempsensorten))
			((digit2)(afminunit))
			((digit3)(afminten))
			((clk)(clk100))
			((cat)(catod))
			((an)(anod))
		)
		(_use (_entity . eAfisare)
		)
	)
	(_object
		(_port (_internal SET ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal PROG ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal TEMPMIN ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal TEMPMAX ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal ORA ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal clk100 ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal tempsensor ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6 (_entity (_in ))))
		(_port (_internal heater ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal anod ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal catod ~STD_LOGIC_VECTOR{6~downto~0}~12 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~132 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~134 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~136 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~138 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~1314 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~1316 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~1318 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 79 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 85 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1322 0 86 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1324 0 91 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1326 0 92 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 93 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1330 0 94 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1332 0 96 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 97 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal outsi1 ~extieee.std_logic_1164.STD_LOGIC 0 100 (_architecture (_uni ))))
		(_signal (_internal outsi2 ~extieee.std_logic_1164.STD_LOGIC 0 100 (_architecture (_uni ))))
		(_signal (_internal out0 ~extieee.std_logic_1164.STD_LOGIC 0 100 (_architecture (_uni ))))
		(_signal (_internal out1 ~extieee.std_logic_1164.STD_LOGIC 0 100 (_architecture (_uni ))))
		(_signal (_internal tc1 ~extieee.std_logic_1164.STD_LOGIC 0 100 (_architecture (_uni ))))
		(_signal (_internal tc2 ~extieee.std_logic_1164.STD_LOGIC 0 100 (_architecture (_uni ))))
		(_signal (_internal reset1 ~extieee.std_logic_1164.STD_LOGIC 0 100 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~1334 0 101 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal memout ~STD_LOGIC_VECTOR{9~downto~0}~1334 0 101 (_architecture (_uni ))))
		(_signal (_internal datain ~STD_LOGIC_VECTOR{9~downto~0}~1334 0 101 (_architecture (_uni ))))
		(_signal (_internal cmp1out ~extieee.std_logic_1164.STD_LOGIC 0 102 (_architecture (_uni ))))
		(_signal (_internal cmp1out0 ~extieee.std_logic_1164.STD_LOGIC 0 102 (_architecture (_uni ))))
		(_signal (_internal cmp1out00 ~extieee.std_logic_1164.STD_LOGIC 0 102 (_architecture (_uni ))))
		(_signal (_internal cmp2out ~extieee.std_logic_1164.STD_LOGIC 0 102 (_architecture (_uni ))))
		(_signal (_internal cmp2out0 ~extieee.std_logic_1164.STD_LOGIC 0 102 (_architecture (_uni ))))
		(_signal (_internal cmp2out00 ~extieee.std_logic_1164.STD_LOGIC 0 102 (_architecture (_uni ))))
		(_signal (_internal cmp3out ~extieee.std_logic_1164.STD_LOGIC 0 102 (_architecture (_uni ))))
		(_signal (_internal cmp3out0 ~extieee.std_logic_1164.STD_LOGIC 0 102 (_architecture (_uni ))))
		(_signal (_internal cmp3out00 ~extieee.std_logic_1164.STD_LOGIC 0 102 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~1336 0 103 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal intcomp1 ~STD_LOGIC_VECTOR{4~downto~0}~1336 0 103 (_architecture (_uni ))))
		(_signal (_internal intcomp2 ~STD_LOGIC_VECTOR{4~downto~0}~1336 0 103 (_architecture (_uni ))))
		(_signal (_internal tempbutonmin ~STD_LOGIC_VECTOR{4~downto~0}~1336 0 103 (_architecture (_uni ))))
		(_signal (_internal tempbutonmax ~STD_LOGIC_VECTOR{4~downto~0}~1336 0 103 (_architecture (_uni ))))
		(_signal (_internal orabuton ~STD_LOGIC_VECTOR{4~downto~0}~1336 0 103 (_architecture (_uni ))))
		(_signal (_internal oraaf ~STD_LOGIC_VECTOR{4~downto~0}~1336 0 103 (_architecture (_uni ))))
		(_signal (_internal adresa ~STD_LOGIC_VECTOR{4~downto~0}~1336 0 103 (_architecture (_uni ))))
		(_signal (_internal adresa_out ~STD_LOGIC_VECTOR{4~downto~0}~1336 0 103 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1338 0 104 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal minaf ~STD_LOGIC_VECTOR{5~downto~0}~1338 0 104 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1340 0 105 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal oraaf1 ~STD_LOGIC_VECTOR{6~downto~0}~1340 0 105 (_architecture (_uni ))))
		(_signal (_internal minaf1 ~STD_LOGIC_VECTOR{6~downto~0}~1340 0 105 (_architecture (_uni ))))
		(_signal (_internal tempsensor1 ~STD_LOGIC_VECTOR{6~downto~0}~1340 0 105 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1342 0 106 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal afminunit ~STD_LOGIC_VECTOR{3~downto~0}~1342 0 106 (_architecture (_uni ))))
		(_signal (_internal afminten ~STD_LOGIC_VECTOR{3~downto~0}~1342 0 106 (_architecture (_uni ))))
		(_signal (_internal aforaunit ~STD_LOGIC_VECTOR{3~downto~0}~1342 0 106 (_architecture (_uni ))))
		(_signal (_internal aforaten ~STD_LOGIC_VECTOR{3~downto~0}~1342 0 106 (_architecture (_uni ))))
		(_signal (_internal tempsensorunit ~STD_LOGIC_VECTOR{3~downto~0}~1342 0 106 (_architecture (_uni ))))
		(_signal (_internal tempsensorten ~STD_LOGIC_VECTOR{3~downto~0}~1342 0 106 (_architecture (_uni ))))
		(_process
			(line__110(_architecture 0 0 110 (_assignment (_simple)(_alias((reset1)(reset)))(_simpleassign BUF)(_target(17))(_sensitivity(6)))))
			(line__119(_architecture 1 0 119 (_process (_simple)(_target(19(d_9_5)))(_sensitivity(5))(_read(0)(1)(31)))))
			(line__126(_architecture 2 0 126 (_process (_simple)(_target(19(d_4_0)))(_sensitivity(5))(_read(0)(1)(19(d_9_5))(32)))))
			(line__133(_architecture 3 0 133 (_process (_simple)(_target(29)(30)(35))(_sensitivity(5))(_read(33)(34)(36)))))
			(line__148(_architecture 4 0 148 (_process (_simple)(_target(38)(39)(40))(_sensitivity(5))(_read(7)(34)(37)))))
			(line__155(_architecture 5 0 155 (_process (_simple)(_target(8))(_sensitivity(5))(_read(22)(24)(27)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 2 )
		(514 )
		(2 )
	)
	(_model . ex 6 -1
	)
)
I 000044 55 2145          1558173779807 syn
(_unit VHDL (raminfr 0 5 (syn 0 14 ))
	(_version v98)
	(_time 1558173779808 2019.05.18 13:02:59)
	(_source (\./src/memram.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code f1a4f5a1f1a6f1e7f9a4b4aba6f6f3f6f3f7f0f7a5)
	(_entity
		(_time 1558133064434)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in )(_event))))
		(_port (_internal we ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal a ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal di ~STD_LOGIC_VECTOR{9~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{9~downto~0}~122 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal ao ~STD_LOGIC_VECTOR{4~downto~0}~124 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ram_type 0 15 (_array ~STD_LOGIC_VECTOR{9~downto~0}~13 ((_downto (i 31)(i 0))))))
		(_signal (_internal RAM ram_type 0 17 (_architecture (_uni ))))
		(_process
			(line__19(_architecture 0 0 19 (_process (_target(4)(5)(6))(_sensitivity(0)(1)(2)(3)(6))(_dssslsensitivity 1)(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_split (6)
	)
	(_model . syn 1 -1
	)
)
I 000047 55 4751          1558179161772 MS_arh
(_unit VHDL (ms 0 6 (ms_arh 0 9 ))
	(_version v98)
	(_time 1558179161773 2019.05.18 14:32:41)
	(_source (\./src/modul sim.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_code 36646432336136213639726d643062313530623135)
	(_entity
		(_time 1558179106704)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	)
	(_component
		(termostat
			(_object
				(_port (_internal SET ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
				(_port (_internal PROG ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
				(_port (_internal TEMPMIN ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
				(_port (_internal TEMPMAX ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
				(_port (_internal ORA ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
				(_port (_internal clk100 ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
				(_port (_internal tempsensor ~STD_LOGIC_VECTOR{4~downto~0}~13 0 13 (_entity (_in ))))
				(_port (_internal heater ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
				(_port (_internal anod ~STD_LOGIC_VECTOR{7~downto~0}~13 0 15 (_entity (_out ))))
				(_port (_internal catod ~STD_LOGIC_VECTOR{6~downto~0}~13 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation UST 0 27 (_component termostat )
		(_port
			((SET)(A))
			((PROG)(B))
			((TEMPMIN)(C))
			((TEMPMAX)(D))
			((ORA)(E))
			((clk100)(F))
			((reset)(G))
			((tempsensor)(H))
			((heater)(I))
		)
		(_use (_entity . termostat)
			(_port
				((SET)(SET))
				((PROG)(PROG))
				((TEMPMIN)(TEMPMIN))
				((TEMPMAX)(TEMPMAX))
				((ORA)(ORA))
				((clk100)(clk100))
				((reset)(reset))
				((tempsensor)(tempsensor))
				((heater)(heater))
				((anod)(anod))
				((catod)(catod))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal E ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal F ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~132 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal H ~STD_LOGIC_VECTOR{4~downto~0}~132 0 20 (_architecture (_uni ))))
		(_signal (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ((i 2))))))
		(_constant (_internal clk_period ~extSTD.STANDARD.TIME 0 23 (_architecture ((ns 4607182418800017408)))))
		(_process
			(line__29(_architecture 0 0 29 (_assignment (_simple)(_target(0)))))
			(line__30(_architecture 1 0 30 (_assignment (_simple)(_target(1)))))
			(line__31(_architecture 2 0 31 (_assignment (_simple)(_target(2)))))
			(line__32(_architecture 3 0 32 (_assignment (_simple)(_target(3)))))
			(line__33(_architecture 4 0 33 (_assignment (_simple)(_alias((E)(_string \"0"\)))(_target(4)))))
			(line__34(_architecture 5 0 34 (_assignment (_simple)(_alias((G)(_string \"0"\)))(_target(6)))))
			(line__35(_architecture 6 0 35 (_assignment (_simple)(_target(7)))))
			(clk_process(_architecture 7 0 37 (_process (_wait_for)(_target(5)))))
			(line__45(_architecture 8 0 45 (_process (_simple)(_target(7))(_sensitivity(8))(_read(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 2 )
	)
	(_model . MS_arh 9 -1
	)
)
I 000043 55 1058          1558179189317 si
(_unit VHDL (poarta_si 0 6 (si 0 11 ))
	(_version v98)
	(_time 1558179189318 2019.05.18 14:33:09)
	(_source (\./src/andgate.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_code d3d0d281868486c4d180c78983d685d4d0d5dad4d3)
	(_entity
		(_time 1558129173099)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_process
			(line__13(_architecture 0 0 13 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . si 1 -1
	)
)
I 000042 55 2070          1558179189423 A
(_unit VHDL (binarytobcd 0 6 (a 0 12 ))
	(_version v98)
	(_time 1558179189424 2019.05.18 14:33:09)
	(_source (\./src/BinaryToBcd.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_code 41434143491640574241531a194645471747434742)
	(_entity
		(_time 1558129173244)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal Input ~STD_LOGIC_VECTOR{6~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_port (_internal Output ~STD_LOGIC_VECTOR{11~downto~0}~12 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~132 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_process
			(line__39(_architecture 0 0 39 (_assignment (_simple)(_target(2))(_sensitivity(1)))))
		)
		(_subprogram
			(_internal BinToBCD 1 0 14 (_architecture (_function (_uto))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(33686018 33686018 33686018 )
		(33686274 )
		(50528770 )
	)
	(_model . A 2 -1
	)
)
I 000051 55 1330          1558179189527 Behavioral
(_unit VHDL (compare 0 4 (behavioral 0 12 ))
	(_version v98)
	(_time 1558179189528 2019.05.18 14:33:09)
	(_source (\./src/comparator.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 9e9c9f919dc99e899fcc8fc5cd989b989d98c898ca)
	(_entity
		(_time 1558129173349)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal num1 ~STD_LOGIC_VECTOR{4~downto~0}~12 0 5 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal num2 ~STD_LOGIC_VECTOR{4~downto~0}~122 0 6 (_entity (_in ))))
		(_port (_internal less ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal equal ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_port (_internal greater ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_process
			(line__14(_architecture 0 0 14 (_process (_simple)(_target(2)(3)(4))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Behavioral 1 -1
	)
)
I 000052 55 1087          1558179189580 dmux_1t2_ar
(_unit VHDL (dmux_1t2 0 4 (dmux_1t2_ar 0 12 ))
	(_version v98)
	(_time 1558179189581 2019.05.18 14:33:09)
	(_source (\./src/demux12.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code dddfdb8fdd8b8ccad58e9b828ddad9dedfdbd9db89)
	(_entity
		(_time 1558129173404)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal input ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal sel0 ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal output0 ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_port (_internal output1 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_process
			(line__14(_architecture 0 0 14 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
			(line__15(_architecture 1 0 15 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . dmux_1t2_ar 2 -1
	)
)
I 000053 55 4466          1558179189634 Arch_Display
(_unit VHDL (display 0 6 (arch_display 0 15 ))
	(_version v98)
	(_time 1558179189635 2019.05.18 14:33:09)
	(_source (\./src/Display.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_code 0b090c0d505d5c1c0d5e48515b0c020d0f0d020c08)
	(_entity
		(_time 1558129173459)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	)
	(_component
		(BinaryToBCD
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal Input ~STD_LOGIC_VECTOR{6~downto~0}~13 0 19 (_entity (_in ))))
				(_port (_internal Output ~STD_LOGIC_VECTOR{11~downto~0}~13 0 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation OP2 0 49 (_component BinaryToBCD )
		(_port
			((CLK)(clk))
			((Input)(BinInput))
			((Output)(BCDInput))
		)
		(_use (_entity . BinaryToBCD)
		)
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal BinInput ~STD_LOGIC_VECTOR{6~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal unitmin ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal tenmin ~STD_LOGIC_VECTOR{3~downto~0}~122 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal digitUnit ~STD_LOGIC_VECTOR{3~downto~0}~13 0 28 (_architecture (_uni ))))
		(_signal (_internal digitTen ~STD_LOGIC_VECTOR{3~downto~0}~13 0 28 (_architecture (_uni ))))
		(_signal (_internal digitHun ~STD_LOGIC_VECTOR{3~downto~0}~13 0 28 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal Led_activating_counter ~STD_LOGIC_VECTOR{1~downto~0}~13 0 29 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal MUX ~STD_LOGIC_VECTOR{3~downto~0}~13 0 30 (_architecture (_uni (_string \"0000"\)))))
		(_signal (_internal CLK_out ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~132 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_signal (_internal BCDInput ~STD_LOGIC_VECTOR{11~downto~0}~132 0 32 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~134 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~136 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~138 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1312 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_process
			(line__51(_architecture 0 0 51 (_assignment (_simple)(_alias((unitmin)(BCDInput(d_3_0))))(_target(2))(_sensitivity(10(d_3_0))))))
			(line__52(_architecture 1 0 52 (_assignment (_simple)(_alias((tenmin)(BCDInput(d_7_4))))(_target(3))(_sensitivity(10(d_7_4))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . Arch_Display 2 -1
	)
)
I 000051 55 1673          1558179189686 Behavioral
(_unit VHDL (clockprescaler 0 5 (behavioral 0 10 ))
	(_version v98)
	(_time 1558179189687 2019.05.18 14:33:09)
	(_source (\./src/div.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 4a484a48481d485c4b4e08111b4d484c4f4d494c49)
	(_entity
		(_time 1558129173514)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in )(_event))))
		(_port (_internal Led ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{19~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 19)(i 0))))))
		(_signal (_internal prescaler ~STD_LOGIC_VECTOR{19~downto~0}~13 0 15 (_architecture (_uni (_string \"11110100001001000000"\)))))
		(_signal (_internal prescaler_counter ~STD_LOGIC_VECTOR{19~downto~0}~13 0 16 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal newClock ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ((i 2))))))
		(_process
			(line__23(_architecture 0 0 23 (_assignment (_simple)(_alias((Led)(newClock)))(_simpleassign BUF)(_target(1))(_sensitivity(4)))))
			(countClock(_architecture 1 0 24 (_process (_simple)(_target(3)(4))(_sensitivity(0)(4))(_read(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 33686018 )
	)
	(_model . Behavioral 2 -1
	)
)
I 000051 55 2534          1558179189748 Behavioral
(_unit VHDL (fifo1_2 0 6 (behavioral 0 15 ))
	(_version v98)
	(_time 1558179189749 2019.05.18 14:33:09)
	(_source (\./src/memram1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 797b7c78792e2b6f2d7868207e7a7b7f7f7f707f7f)
	(_entity
		(_time 1558129173569)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal we ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal wadd ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal radd ~STD_LOGIC_VECTOR{4~downto~0}~122 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal data_in ~STD_LOGIC_VECTOR{9~downto~0}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal data_out ~STD_LOGIC_VECTOR{9~downto~0}~124 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ram 0 17 (_array ~STD_LOGIC_VECTOR{9~downto~0}~13 ((_downto (i 31)(i 0))))))
		(_signal (_internal ram1_1 ram 0 18 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal r_add ~STD_LOGIC_VECTOR{4~downto~0}~13 0 19 (_architecture (_uni ))))
		(_process
			(line__23(_architecture 0 0 23 (_process (_target(6)(7))(_sensitivity(0)(1)(2)(3)(4))(_dssslsensitivity 2)(_monitor))))
			(line__33(_architecture 1 0 33 (_assignment (_simple)(_target(5))(_sensitivity(6)(7))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_split (6)
	)
	(_model . Behavioral 2 -1
	)
)
I 000051 55 1447          1558179189802 nummin_arc
(_unit VHDL (nummin 0 6 (nummin_arc 0 14 ))
	(_version v98)
	(_time 1558179189803 2019.05.18 14:33:09)
	(_source (\./src/nummin.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code b7b5e1e2b5e0b7a1e1b1aeedb3b1e2b0b2b1e3b1e3)
	(_entity
		(_time 1558129173624)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{5~downto~0}~12 0 10 (_entity (_out ))))
		(_port (_internal tc ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_type (_internal ~INTEGER~range~0~to~60~13 0 17 (_scalar (_to (i 0)(i 60)))))
		(_variable (_internal m ~INTEGER~range~0~to~60~13 0 17 (_process 0 ((i 0)))))
		(_process
			(counter(_architecture 0 0 16 (_process (_simple)(_target(2)(3))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . nummin_arc 1 -1
	)
)
I 000051 55 1361          1558179189852 numora_arh
(_unit VHDL (numora 0 6 (numora_arh 0 13 ))
	(_version v98)
	(_time 1558179189853 2019.05.18 14:33:09)
	(_source (\./src/numora.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code e6e4b0b4e5b1e6f0b1b3f4bcb6e0b3e1e3e0b2e0b0)
	(_entity
		(_time 1558129173679)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10 (_entity (_out ))))
		(_type (_internal ~INTEGER~range~0~to~24~13 0 16 (_scalar (_to (i 0)(i 24)))))
		(_variable (_internal m ~INTEGER~range~0~to~24~13 0 16 (_process 0 ((i 0)))))
		(_process
			(counter(_architecture 0 0 15 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . numora_arh 1 -1
	)
)
I 000051 55 1162          1558179189906 numsec_arc
(_unit VHDL (numsec 0 6 (numsec_arc 0 13 ))
	(_version v98)
	(_time 1558179189907 2019.05.18 14:33:09)
	(_source (\./src/numsec.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 24267521257324332677317e762271232122702327)
	(_entity
		(_time 1558129173739)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal tc ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_type (_internal ~INTEGER~range~0~to~60~13 0 16 (_scalar (_to (i 0)(i 60)))))
		(_variable (_internal m ~INTEGER~range~0~to~60~13 0 16 (_process 0 ((i 0)))))
		(_process
			(counter(_architecture 0 0 15 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . numsec_arc 1 -1
	)
)
I 000052 55 1365          1558179189956 numtemp_arh
(_unit VHDL (numtemp 0 6 (numtemp_arh 0 13 ))
	(_version v98)
	(_time 1558179189957 2019.05.18 14:33:09)
	(_source (\./src/numtemp.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 535102515504534456074609565453550654565507)
	(_entity
		(_time 1558129173791)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10 (_entity (_out ))))
		(_type (_internal ~INTEGER~range~0~to~31~13 0 16 (_scalar (_to (i 0)(i 31)))))
		(_variable (_internal m ~INTEGER~range~0~to~31~13 0 16 (_process 0 ((i 0)))))
		(_process
			(counter(_architecture 0 0 15 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . numtemp_arh 1 -1
	)
)
I 000049 55 4404          1558179190010 aAfisare
(_unit VHDL (eafisare 0 5 (aafisare 0 15 ))
	(_version v98)
	(_time 1558179190011 2019.05.18 14:33:10)
	(_source (\./src/afisooor.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 8280838c81d5d0948ed691d8d28580848784878483)
	(_entity
		(_time 1558131649190)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal digit0 ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~122 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal digit1 ~STD_LOGIC_VECTOR{3~downto~0}~122 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~124 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal digit2 ~STD_LOGIC_VECTOR{3~downto~0}~124 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~126 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal digit3 ~STD_LOGIC_VECTOR{3~downto~0}~126 0 9 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal cat ~STD_LOGIC_VECTOR{6~downto~0}~12 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal an ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal i0 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17 (_architecture (_uni (_string \"11111110"\)))))
		(_signal (_internal i1 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18 (_architecture (_uni (_string \"11111101"\)))))
		(_signal (_internal i2 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19 (_architecture (_uni (_string \"11111011"\)))))
		(_signal (_internal i3 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20 (_architecture (_uni (_string \"11111111"\)))))
		(_signal (_internal i4 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21 (_architecture (_uni (_string \"11111111"\)))))
		(_signal (_internal i5 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 22 (_architecture (_uni (_string \"11111111"\)))))
		(_signal (_internal i6 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 23 (_architecture (_uni (_string \"11111111"\)))))
		(_signal (_internal i7 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 24 (_architecture (_uni (_string \"11111111"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal count ~STD_LOGIC_VECTOR{15~downto~0}~13 0 26 (_architecture (_uni (_string \"0000000000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal m1 ~STD_LOGIC_VECTOR{3~downto~0}~13 0 27 (_architecture (_uni ))))
		(_process
			(line__31(_architecture 0 0 31 (_process (_simple)(_target(15))(_sensitivity(4))(_read(15)))))
			(line__40(_architecture 1 0 40 (_process (_simple)(_target(16))(_sensitivity(0)(1)(2)(3)(15(d_15_13))))))
			(line__53(_architecture 2 0 53 (_process (_simple)(_target(6))(_sensitivity(7)(8)(9)(10)(11)(12)(13)(14)(15(d_15_13))))))
			(line__69(_architecture 3 0 69 (_process (_simple)(_target(5))(_sensitivity(16)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(131586 )
		(197122 )
		(131842 )
		(197378 )
		(50529027 )
		(33686019 131586 )
		(50529027 197122 )
		(33686274 131587 )
		(33751810 131586 )
		(50528770 197122 )
		(33751554 131842 )
		(33686018 131842 )
		(50529027 131586 )
		(33686018 131586 )
		(33751554 131586 )
		(50463234 131586 )
		(50463234 131843 )
		(33686019 131843 )
		(33686274 197122 )
		(50463235 131586 )
		(33686019 197122 )
	)
	(_model . aAfisare 4 -1
	)
)
I 000043 55 17686         1558179190073 ex
(_unit VHDL (termostat 0 4 (ex 0 12 ))
	(_version v98)
	(_time 1558179190074 2019.05.18 14:33:10)
	(_source (\./src/termostat.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code c0c3c095c59696d6c597869b92c7c4c6c1c7c4c7c4)
	(_entity
		(_time 1558129173846)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(ClockPrescaler
			(_object
				(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal Led ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
			)
		)
		(numtemp
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 79 (_entity (_out ))))
			)
		)
		(numora
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{4~downto~0}~1318 0 73 (_entity (_out ))))
			)
		)
		(dmux_1t2
			(_object
				(_port (_internal input ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal sel0 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal output0 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
				(_port (_internal output1 ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
			)
		)
		(poarta_si
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
			)
		)
		(raminfr
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal we ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal a ~STD_LOGIC_VECTOR{4~downto~0}~13 0 24 (_entity (_in ))))
				(_port (_internal di ~STD_LOGIC_VECTOR{9~downto~0}~13 0 25 (_entity (_in ))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{9~downto~0}~132 0 26 (_entity (_out ))))
				(_port (_internal ao ~STD_LOGIC_VECTOR{4~downto~0}~134 0 27 (_entity (_out ))))
			)
		)
		(compare
			(_object
				(_port (_internal num1 ~STD_LOGIC_VECTOR{4~downto~0}~136 0 41 (_entity (_in ))))
				(_port (_internal num2 ~STD_LOGIC_VECTOR{4~downto~0}~138 0 42 (_entity (_in ))))
				(_port (_internal less ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
				(_port (_internal equal ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
				(_port (_internal greater ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
			)
		)
		(nummin
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{5~downto~0}~13 0 60 (_entity (_out ))))
				(_port (_internal tc ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_out ))))
			)
		)
		(numsec
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal tc ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_out ))))
			)
		)
		(Display
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 83 (_entity (_in ))))
				(_port (_internal BinInput ~STD_LOGIC_VECTOR{6~downto~0}~13 0 84 (_entity (_in ))))
				(_port (_internal unitmin ~STD_LOGIC_VECTOR{3~downto~0}~13 0 85 (_entity (_out ))))
				(_port (_internal tenmin ~STD_LOGIC_VECTOR{3~downto~0}~1322 0 86 (_entity (_out ))))
			)
		)
		(eAfisare
			(_object
				(_port (_internal digit0 ~STD_LOGIC_VECTOR{3~downto~0}~1324 0 91 (_entity (_in ))))
				(_port (_internal digit1 ~STD_LOGIC_VECTOR{3~downto~0}~1326 0 92 (_entity (_in ))))
				(_port (_internal digit2 ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 93 (_entity (_in ))))
				(_port (_internal digit3 ~STD_LOGIC_VECTOR{3~downto~0}~1330 0 94 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 95 (_entity (_in ))))
				(_port (_internal cat ~STD_LOGIC_VECTOR{6~downto~0}~1332 0 96 (_entity (_out ))))
				(_port (_internal an ~STD_LOGIC_VECTOR{7~downto~0}~13 0 97 (_entity (_out ))))
			)
		)
	)
	(_instantiation DIV1 0 112 (_component ClockPrescaler )
		(_port
			((clock)(clk100))
			((Led)(out1))
		)
		(_use (_entity . ClockPrescaler)
		)
	)
	(_instantiation TEMPMIN1 0 113 (_component numtemp )
		(_port
			((clk)(TEMPMIN))
			((reset)(reset1))
			((dout)(tempbutonmin))
		)
		(_use (_entity . numtemp)
		)
	)
	(_instantiation TEMPMAX1 0 114 (_component numtemp )
		(_port
			((clk)(TEMPMAX))
			((reset)(reset1))
			((dout)(tempbutonmax))
		)
		(_use (_entity . numtemp)
		)
	)
	(_instantiation ORA1 0 115 (_component numora )
		(_port
			((clk)(ORA))
			((reset)(reset1))
			((dout)(orabuton))
		)
		(_use (_entity . numora)
		)
	)
	(_instantiation DEMUX 0 116 (_component dmux_1t2 )
		(_port
			((input)((i 3)))
			((sel0)(PROG))
			((output0)(out0))
			((output1)(outsi1))
		)
		(_use (_entity . dmux_1t2)
			(_port
				((input)(input))
				((sel0)(sel0))
				((output0)(output0))
				((output1)(output1))
			)
		)
	)
	(_instantiation POARTASI1 0 117 (_component poarta_si )
		(_port
			((A)(outsi1))
			((B)(SET))
			((C)((i 3)))
			((Y)(outsi2))
		)
		(_use (_entity . poarta_si)
			(_port
				((A)(A))
				((B)(B))
				((C)(C))
				((Y)(Y))
			)
		)
	)
	(_instantiation MEMRAM1 0 140 (_component raminfr )
		(_port
			((clk)(clk100))
			((we)(outsi2))
			((a)(adresa))
			((di)(datain))
			((dout)(memout))
			((ao)(adresa_out))
		)
		(_use (_entity . raminfr)
		)
	)
	(_instantiation CMP1 0 141 (_component compare )
		(_port
			((num1)(memout(d_9_5)))
			((num2)(tempsensor))
			((less)(cmp1out))
			((equal)(cmp1out0))
			((greater)(cmp1out00))
		)
		(_use (_entity . compare)
		)
	)
	(_instantiation CMP2 0 142 (_component compare )
		(_port
			((num1)(intcomp1))
			((num2)(intcomp2))
			((less)(cmp2out))
			((equal)(cmp2out0))
			((greater)(cmp2out00))
		)
		(_use (_entity . compare)
		)
	)
	(_instantiation CMP3 0 143 (_component compare )
		(_port
			((num1)(memout(d_4_0)))
			((num2)(tempsensor))
			((less)(cmp3out))
			((equal)(cmp3out0))
			((greater)(cmp3out00))
		)
		(_use (_entity . compare)
		)
	)
	(_instantiation ORA2 0 144 (_component numora )
		(_port
			((clk)(tc2))
			((reset)(reset1))
			((dout)(oraaf))
		)
		(_use (_entity . numora)
		)
	)
	(_instantiation MIN 0 145 (_component nummin )
		(_port
			((clk)(tc1))
			((reset)(reset1))
			((dout)(minaf))
			((tc)(tc2))
		)
		(_use (_entity . nummin)
		)
	)
	(_instantiation SEC 0 146 (_component numsec )
		(_port
			((clk)(out1))
			((reset)(reset1))
			((tc)(tc1))
		)
		(_use (_entity . numsec)
		)
	)
	(_instantiation preluaremin 0 166 (_component Display )
		(_port
			((CLK)(clk100))
			((BinInput)(minaf1))
			((unitmin)(afminunit))
			((tenmin)(afminten))
		)
		(_use (_entity . Display)
		)
	)
	(_instantiation preluareora 0 167 (_component Display )
		(_port
			((CLK)(clk100))
			((BinInput)(oraaf1))
			((unitmin)(aforaunit))
			((tenmin)(aforaten))
		)
		(_use (_entity . Display)
		)
	)
	(_instantiation preluaretemp 0 168 (_component Display )
		(_port
			((CLK)(clk100))
			((BinInput)(tempsensor1))
			((unitmin)(tempsensorunit))
			((tenmin)(tempsensorten))
		)
		(_use (_entity . Display)
		)
	)
	(_instantiation Display1 0 169 (_component eAfisare )
		(_port
			((digit0)(tempsensorunit))
			((digit1)(tempsensorten))
			((digit2)(afminunit))
			((digit3)(afminten))
			((clk)(clk100))
			((cat)(catod))
			((an)(anod))
		)
		(_use (_entity . eAfisare)
		)
	)
	(_object
		(_port (_internal SET ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal PROG ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal TEMPMIN ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal TEMPMAX ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal ORA ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal clk100 ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal tempsensor ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6 (_entity (_in ))))
		(_port (_internal heater ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal anod ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal catod ~STD_LOGIC_VECTOR{6~downto~0}~12 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~132 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~134 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~136 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~138 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~1314 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~1316 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~1318 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 79 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 85 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1322 0 86 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1324 0 91 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1326 0 92 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 93 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1330 0 94 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1332 0 96 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 97 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal outsi1 ~extieee.std_logic_1164.STD_LOGIC 0 100 (_architecture (_uni ))))
		(_signal (_internal outsi2 ~extieee.std_logic_1164.STD_LOGIC 0 100 (_architecture (_uni ))))
		(_signal (_internal out0 ~extieee.std_logic_1164.STD_LOGIC 0 100 (_architecture (_uni ))))
		(_signal (_internal out1 ~extieee.std_logic_1164.STD_LOGIC 0 100 (_architecture (_uni ))))
		(_signal (_internal tc1 ~extieee.std_logic_1164.STD_LOGIC 0 100 (_architecture (_uni ))))
		(_signal (_internal tc2 ~extieee.std_logic_1164.STD_LOGIC 0 100 (_architecture (_uni ))))
		(_signal (_internal reset1 ~extieee.std_logic_1164.STD_LOGIC 0 100 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~1334 0 101 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal memout ~STD_LOGIC_VECTOR{9~downto~0}~1334 0 101 (_architecture (_uni ))))
		(_signal (_internal datain ~STD_LOGIC_VECTOR{9~downto~0}~1334 0 101 (_architecture (_uni ))))
		(_signal (_internal cmp1out ~extieee.std_logic_1164.STD_LOGIC 0 102 (_architecture (_uni ))))
		(_signal (_internal cmp1out0 ~extieee.std_logic_1164.STD_LOGIC 0 102 (_architecture (_uni ))))
		(_signal (_internal cmp1out00 ~extieee.std_logic_1164.STD_LOGIC 0 102 (_architecture (_uni ))))
		(_signal (_internal cmp2out ~extieee.std_logic_1164.STD_LOGIC 0 102 (_architecture (_uni ))))
		(_signal (_internal cmp2out0 ~extieee.std_logic_1164.STD_LOGIC 0 102 (_architecture (_uni ))))
		(_signal (_internal cmp2out00 ~extieee.std_logic_1164.STD_LOGIC 0 102 (_architecture (_uni ))))
		(_signal (_internal cmp3out ~extieee.std_logic_1164.STD_LOGIC 0 102 (_architecture (_uni ))))
		(_signal (_internal cmp3out0 ~extieee.std_logic_1164.STD_LOGIC 0 102 (_architecture (_uni ))))
		(_signal (_internal cmp3out00 ~extieee.std_logic_1164.STD_LOGIC 0 102 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~1336 0 103 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal intcomp1 ~STD_LOGIC_VECTOR{4~downto~0}~1336 0 103 (_architecture (_uni ))))
		(_signal (_internal intcomp2 ~STD_LOGIC_VECTOR{4~downto~0}~1336 0 103 (_architecture (_uni ))))
		(_signal (_internal tempbutonmin ~STD_LOGIC_VECTOR{4~downto~0}~1336 0 103 (_architecture (_uni ))))
		(_signal (_internal tempbutonmax ~STD_LOGIC_VECTOR{4~downto~0}~1336 0 103 (_architecture (_uni ))))
		(_signal (_internal orabuton ~STD_LOGIC_VECTOR{4~downto~0}~1336 0 103 (_architecture (_uni ))))
		(_signal (_internal oraaf ~STD_LOGIC_VECTOR{4~downto~0}~1336 0 103 (_architecture (_uni ))))
		(_signal (_internal adresa ~STD_LOGIC_VECTOR{4~downto~0}~1336 0 103 (_architecture (_uni ))))
		(_signal (_internal adresa_out ~STD_LOGIC_VECTOR{4~downto~0}~1336 0 103 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1338 0 104 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal minaf ~STD_LOGIC_VECTOR{5~downto~0}~1338 0 104 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1340 0 105 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal oraaf1 ~STD_LOGIC_VECTOR{6~downto~0}~1340 0 105 (_architecture (_uni ))))
		(_signal (_internal minaf1 ~STD_LOGIC_VECTOR{6~downto~0}~1340 0 105 (_architecture (_uni ))))
		(_signal (_internal tempsensor1 ~STD_LOGIC_VECTOR{6~downto~0}~1340 0 105 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1342 0 106 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal afminunit ~STD_LOGIC_VECTOR{3~downto~0}~1342 0 106 (_architecture (_uni ))))
		(_signal (_internal afminten ~STD_LOGIC_VECTOR{3~downto~0}~1342 0 106 (_architecture (_uni ))))
		(_signal (_internal aforaunit ~STD_LOGIC_VECTOR{3~downto~0}~1342 0 106 (_architecture (_uni ))))
		(_signal (_internal aforaten ~STD_LOGIC_VECTOR{3~downto~0}~1342 0 106 (_architecture (_uni ))))
		(_signal (_internal tempsensorunit ~STD_LOGIC_VECTOR{3~downto~0}~1342 0 106 (_architecture (_uni ))))
		(_signal (_internal tempsensorten ~STD_LOGIC_VECTOR{3~downto~0}~1342 0 106 (_architecture (_uni ))))
		(_process
			(line__110(_architecture 0 0 110 (_assignment (_simple)(_alias((reset1)(reset)))(_simpleassign BUF)(_target(17))(_sensitivity(6)))))
			(line__119(_architecture 1 0 119 (_process (_simple)(_target(19(d_9_5)))(_sensitivity(5))(_read(0)(1)(31)))))
			(line__126(_architecture 2 0 126 (_process (_simple)(_target(19(d_4_0)))(_sensitivity(5))(_read(0)(1)(19(d_9_5))(32)))))
			(line__133(_architecture 3 0 133 (_process (_simple)(_target(29)(30)(35))(_sensitivity(5))(_read(33)(34)(36)))))
			(line__148(_architecture 4 0 148 (_process (_simple)(_target(38)(39)(40))(_sensitivity(5))(_read(7)(34)(37)))))
			(line__155(_architecture 5 0 155 (_process (_simple)(_target(8))(_sensitivity(5))(_read(22)(24)(27)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 2 )
		(514 )
		(2 )
	)
	(_model . ex 6 -1
	)
)
I 000044 55 2145          1558179190132 syn
(_unit VHDL (raminfr 0 5 (syn 0 14 ))
	(_version v98)
	(_time 1558179190133 2019.05.18 14:33:10)
	(_source (\./src/memram.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code fffcf9afa8a8ffe9f7aabaa5a8f8fdf8fdf9fef9ab)
	(_entity
		(_time 1558133064434)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in )(_event))))
		(_port (_internal we ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal a ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal di ~STD_LOGIC_VECTOR{9~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{9~downto~0}~122 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal ao ~STD_LOGIC_VECTOR{4~downto~0}~124 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ram_type 0 15 (_array ~STD_LOGIC_VECTOR{9~downto~0}~13 ((_downto (i 31)(i 0))))))
		(_signal (_internal RAM ram_type 0 17 (_architecture (_uni ))))
		(_process
			(line__19(_architecture 0 0 19 (_process (_target(4)(5)(6))(_sensitivity(0)(1)(2)(3)(6))(_dssslsensitivity 1)(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_split (6)
	)
	(_model . syn 1 -1
	)
)
I 000047 55 4751          1558179190186 MS_arh
(_unit VHDL (ms 0 6 (ms_arh 0 9 ))
	(_version v98)
	(_time 1558179190187 2019.05.18 14:33:10)
	(_source (\./src/modul sim.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_code 3d3f6c396a6a3d2a3d3279666f3b693a3e3b693a3e)
	(_entity
		(_time 1558179106704)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	)
	(_component
		(termostat
			(_object
				(_port (_internal SET ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
				(_port (_internal PROG ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
				(_port (_internal TEMPMIN ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
				(_port (_internal TEMPMAX ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
				(_port (_internal ORA ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
				(_port (_internal clk100 ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
				(_port (_internal tempsensor ~STD_LOGIC_VECTOR{4~downto~0}~13 0 13 (_entity (_in ))))
				(_port (_internal heater ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
				(_port (_internal anod ~STD_LOGIC_VECTOR{7~downto~0}~13 0 15 (_entity (_out ))))
				(_port (_internal catod ~STD_LOGIC_VECTOR{6~downto~0}~13 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation UST 0 27 (_component termostat )
		(_port
			((SET)(A))
			((PROG)(B))
			((TEMPMIN)(C))
			((TEMPMAX)(D))
			((ORA)(E))
			((clk100)(F))
			((reset)(G))
			((tempsensor)(H))
			((heater)(I))
		)
		(_use (_entity . termostat)
			(_port
				((SET)(SET))
				((PROG)(PROG))
				((TEMPMIN)(TEMPMIN))
				((TEMPMAX)(TEMPMAX))
				((ORA)(ORA))
				((clk100)(clk100))
				((reset)(reset))
				((tempsensor)(tempsensor))
				((heater)(heater))
				((anod)(anod))
				((catod)(catod))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal E ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal F ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~132 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal H ~STD_LOGIC_VECTOR{4~downto~0}~132 0 20 (_architecture (_uni ))))
		(_signal (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ((i 2))))))
		(_constant (_internal clk_period ~extSTD.STANDARD.TIME 0 23 (_architecture ((ns 4607182418800017408)))))
		(_process
			(line__29(_architecture 0 0 29 (_assignment (_simple)(_target(0)))))
			(line__30(_architecture 1 0 30 (_assignment (_simple)(_target(1)))))
			(line__31(_architecture 2 0 31 (_assignment (_simple)(_target(2)))))
			(line__32(_architecture 3 0 32 (_assignment (_simple)(_target(3)))))
			(line__33(_architecture 4 0 33 (_assignment (_simple)(_alias((E)(_string \"0"\)))(_target(4)))))
			(line__34(_architecture 5 0 34 (_assignment (_simple)(_alias((G)(_string \"0"\)))(_target(6)))))
			(line__35(_architecture 6 0 35 (_assignment (_simple)(_target(7)))))
			(clk_process(_architecture 7 0 37 (_process (_wait_for)(_target(5)))))
			(line__45(_architecture 8 0 45 (_process (_simple)(_target(7))(_sensitivity(8))(_read(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 2 )
	)
	(_model . MS_arh 9 -1
	)
)
I 000043 55 1058          1558180067203 si
(_unit VHDL (poarta_si 0 6 (si 0 11 ))
	(_version v98)
	(_time 1558180067204 2019.05.18 14:47:47)
	(_source (\./src/andgate.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_code 0b5d0c0d0f5c5e1c09581f515b0e5d0c080d020c0b)
	(_entity
		(_time 1558129173099)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_process
			(line__13(_architecture 0 0 13 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . si 1 -1
	)
)
I 000042 55 2070          1558180067275 A
(_unit VHDL (binarytobcd 0 6 (a 0 12 ))
	(_version v98)
	(_time 1558180067276 2019.05.18 14:47:47)
	(_source (\./src/BinaryToBcd.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_code 590e5c5a590e584f5a594b02015e5d5f0f5f5b5f5a)
	(_entity
		(_time 1558129173244)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal Input ~STD_LOGIC_VECTOR{6~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_port (_internal Output ~STD_LOGIC_VECTOR{11~downto~0}~12 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~132 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_process
			(line__39(_architecture 0 0 39 (_assignment (_simple)(_target(2))(_sensitivity(1)))))
		)
		(_subprogram
			(_internal BinToBCD 1 0 14 (_architecture (_function (_uto))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(33686018 33686018 33686018 )
		(33686274 )
		(50528770 )
	)
	(_model . A 2 -1
	)
)
I 000051 55 1330          1558180067375 Behavioral
(_unit VHDL (compare 0 4 (behavioral 0 12 ))
	(_version v98)
	(_time 1558180067376 2019.05.18 14:47:47)
	(_source (\./src/comparator.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code b7e0b3e3e6e0b7a0b6e5a6ece4b1b2b1b4b1e1b1e3)
	(_entity
		(_time 1558129173349)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal num1 ~STD_LOGIC_VECTOR{4~downto~0}~12 0 5 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal num2 ~STD_LOGIC_VECTOR{4~downto~0}~122 0 6 (_entity (_in ))))
		(_port (_internal less ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal equal ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_port (_internal greater ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_process
			(line__14(_architecture 0 0 14 (_process (_simple)(_target(2)(3)(4))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Behavioral 1 -1
	)
)
I 000052 55 1087          1558180067431 dmux_1t2_ar
(_unit VHDL (dmux_1t2 0 4 (dmux_1t2_ar 0 12 ))
	(_version v98)
	(_time 1558180067432 2019.05.18 14:47:47)
	(_source (\./src/demux12.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code f5a2f6a5a4a3a4e2fda6b3aaa5f2f1f6f7f3f1f3a1)
	(_entity
		(_time 1558129173404)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal input ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal sel0 ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal output0 ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_port (_internal output1 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_process
			(line__14(_architecture 0 0 14 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
			(line__15(_architecture 1 0 15 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . dmux_1t2_ar 2 -1
	)
)
I 000053 55 4466          1558180067485 Arch_Display
(_unit VHDL (display 0 6 (arch_display 0 15 ))
	(_version v98)
	(_time 1558180067486 2019.05.18 14:47:47)
	(_source (\./src/Display.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_code 24732820297273332271677e74232d2220222d2327)
	(_entity
		(_time 1558129173459)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	)
	(_component
		(BinaryToBCD
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal Input ~STD_LOGIC_VECTOR{6~downto~0}~13 0 19 (_entity (_in ))))
				(_port (_internal Output ~STD_LOGIC_VECTOR{11~downto~0}~13 0 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation OP2 0 49 (_component BinaryToBCD )
		(_port
			((CLK)(clk))
			((Input)(BinInput))
			((Output)(BCDInput))
		)
		(_use (_entity . BinaryToBCD)
		)
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal BinInput ~STD_LOGIC_VECTOR{6~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal unitmin ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal tenmin ~STD_LOGIC_VECTOR{3~downto~0}~122 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal digitUnit ~STD_LOGIC_VECTOR{3~downto~0}~13 0 28 (_architecture (_uni ))))
		(_signal (_internal digitTen ~STD_LOGIC_VECTOR{3~downto~0}~13 0 28 (_architecture (_uni ))))
		(_signal (_internal digitHun ~STD_LOGIC_VECTOR{3~downto~0}~13 0 28 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal Led_activating_counter ~STD_LOGIC_VECTOR{1~downto~0}~13 0 29 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal MUX ~STD_LOGIC_VECTOR{3~downto~0}~13 0 30 (_architecture (_uni (_string \"0000"\)))))
		(_signal (_internal CLK_out ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~132 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_signal (_internal BCDInput ~STD_LOGIC_VECTOR{11~downto~0}~132 0 32 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~134 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~136 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~138 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1312 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_process
			(line__51(_architecture 0 0 51 (_assignment (_simple)(_alias((unitmin)(BCDInput(d_3_0))))(_target(2))(_sensitivity(10(d_3_0))))))
			(line__52(_architecture 1 0 52 (_assignment (_simple)(_alias((tenmin)(BCDInput(d_7_4))))(_target(3))(_sensitivity(10(d_7_4))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . Arch_Display 2 -1
	)
)
I 000051 55 1673          1558180067540 Behavioral
(_unit VHDL (clockprescaler 0 5 (behavioral 0 10 ))
	(_version v98)
	(_time 1558180067541 2019.05.18 14:47:47)
	(_source (\./src/div.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 633468633334617562672138326461656664606560)
	(_entity
		(_time 1558129173514)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in )(_event))))
		(_port (_internal Led ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{19~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 19)(i 0))))))
		(_signal (_internal prescaler ~STD_LOGIC_VECTOR{19~downto~0}~13 0 15 (_architecture (_uni (_string \"11110100001001000000"\)))))
		(_signal (_internal prescaler_counter ~STD_LOGIC_VECTOR{19~downto~0}~13 0 16 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal newClock ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ((i 2))))))
		(_process
			(line__23(_architecture 0 0 23 (_assignment (_simple)(_alias((Led)(newClock)))(_simpleassign BUF)(_target(1))(_sensitivity(4)))))
			(countClock(_architecture 1 0 24 (_process (_simple)(_target(3)(4))(_sensitivity(0)(4))(_read(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 33686018 )
	)
	(_model . Behavioral 2 -1
	)
)
I 000051 55 2534          1558180067608 Behavioral
(_unit VHDL (fifo1_2 0 6 (behavioral 0 15 ))
	(_version v98)
	(_time 1558180067609 2019.05.18 14:47:47)
	(_source (\./src/memram1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code a1f6aff6a9f6f3b7f5a0b0f8a6a2a3a7a7a7a8a7a7)
	(_entity
		(_time 1558129173569)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal we ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal wadd ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal radd ~STD_LOGIC_VECTOR{4~downto~0}~122 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal data_in ~STD_LOGIC_VECTOR{9~downto~0}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal data_out ~STD_LOGIC_VECTOR{9~downto~0}~124 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ram 0 17 (_array ~STD_LOGIC_VECTOR{9~downto~0}~13 ((_downto (i 31)(i 0))))))
		(_signal (_internal ram1_1 ram 0 18 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal r_add ~STD_LOGIC_VECTOR{4~downto~0}~13 0 19 (_architecture (_uni ))))
		(_process
			(line__23(_architecture 0 0 23 (_process (_target(6)(7))(_sensitivity(0)(1)(2)(3)(4))(_dssslsensitivity 2)(_monitor))))
			(line__33(_architecture 1 0 33 (_assignment (_simple)(_target(5))(_sensitivity(6)(7))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_split (6)
	)
	(_model . Behavioral 2 -1
	)
)
I 000051 55 1447          1558180067663 nummin_arc
(_unit VHDL (nummin 0 6 (nummin_arc 0 14 ))
	(_version v98)
	(_time 1558180067664 2019.05.18 14:47:47)
	(_source (\./src/nummin.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code df88828c8c88dfc989d9c685dbd98ad8dad98bd98b)
	(_entity
		(_time 1558129173624)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{5~downto~0}~12 0 10 (_entity (_out ))))
		(_port (_internal tc ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_type (_internal ~INTEGER~range~0~to~60~13 0 17 (_scalar (_to (i 0)(i 60)))))
		(_variable (_internal m ~INTEGER~range~0~to~60~13 0 17 (_process 0 ((i 0)))))
		(_process
			(counter(_architecture 0 0 16 (_process (_simple)(_target(2)(3))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . nummin_arc 1 -1
	)
)
I 000051 55 1361          1558180067722 numora_arh
(_unit VHDL (numora 0 6 (numora_arh 0 13 ))
	(_version v98)
	(_time 1558180067723 2019.05.18 14:47:47)
	(_source (\./src/numora.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 0e5952095e590e18595b1c545e085b090b085a0858)
	(_entity
		(_time 1558129173679)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10 (_entity (_out ))))
		(_type (_internal ~INTEGER~range~0~to~24~13 0 16 (_scalar (_to (i 0)(i 24)))))
		(_variable (_internal m ~INTEGER~range~0~to~24~13 0 16 (_process 0 ((i 0)))))
		(_process
			(counter(_architecture 0 0 15 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . numora_arh 1 -1
	)
)
I 000051 55 1162          1558180067776 numsec_arc
(_unit VHDL (numsec 0 6 (numsec_arc 0 13 ))
	(_version v98)
	(_time 1558180067777 2019.05.18 14:47:47)
	(_source (\./src/numsec.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 4d1a114e1c1a4d5a4f1e58171f4b184a484b194a4e)
	(_entity
		(_time 1558129173739)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal tc ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_type (_internal ~INTEGER~range~0~to~60~13 0 16 (_scalar (_to (i 0)(i 60)))))
		(_variable (_internal m ~INTEGER~range~0~to~60~13 0 16 (_process 0 ((i 0)))))
		(_process
			(counter(_architecture 0 0 15 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . numsec_arc 1 -1
	)
)
I 000052 55 1365          1558180067830 numtemp_arh
(_unit VHDL (numtemp 0 6 (numtemp_arh 0 13 ))
	(_version v98)
	(_time 1558180067831 2019.05.18 14:47:47)
	(_source (\./src/numtemp.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 7b2c277b2c2c7b6c7e2f6e217e7c7b7d2e7c7e7d2f)
	(_entity
		(_time 1558129173791)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10 (_entity (_out ))))
		(_type (_internal ~INTEGER~range~0~to~31~13 0 16 (_scalar (_to (i 0)(i 31)))))
		(_variable (_internal m ~INTEGER~range~0~to~31~13 0 16 (_process 0 ((i 0)))))
		(_process
			(counter(_architecture 0 0 15 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . numtemp_arh 1 -1
	)
)
I 000049 55 4404          1558180067885 aAfisare
(_unit VHDL (eafisare 0 5 (aafisare 0 15 ))
	(_version v98)
	(_time 1558180067886 2019.05.18 14:47:47)
	(_source (\./src/afisooor.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code baedb6eeeaede8acb6eea9e0eabdb8bcbfbcbfbcbb)
	(_entity
		(_time 1558131649190)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal digit0 ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~122 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal digit1 ~STD_LOGIC_VECTOR{3~downto~0}~122 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~124 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal digit2 ~STD_LOGIC_VECTOR{3~downto~0}~124 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~126 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal digit3 ~STD_LOGIC_VECTOR{3~downto~0}~126 0 9 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal cat ~STD_LOGIC_VECTOR{6~downto~0}~12 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal an ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal i0 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17 (_architecture (_uni (_string \"11111110"\)))))
		(_signal (_internal i1 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18 (_architecture (_uni (_string \"11111101"\)))))
		(_signal (_internal i2 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19 (_architecture (_uni (_string \"11111011"\)))))
		(_signal (_internal i3 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20 (_architecture (_uni (_string \"11111111"\)))))
		(_signal (_internal i4 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21 (_architecture (_uni (_string \"11111111"\)))))
		(_signal (_internal i5 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 22 (_architecture (_uni (_string \"11111111"\)))))
		(_signal (_internal i6 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 23 (_architecture (_uni (_string \"11111111"\)))))
		(_signal (_internal i7 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 24 (_architecture (_uni (_string \"11111111"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal count ~STD_LOGIC_VECTOR{15~downto~0}~13 0 26 (_architecture (_uni (_string \"0000000000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal m1 ~STD_LOGIC_VECTOR{3~downto~0}~13 0 27 (_architecture (_uni ))))
		(_process
			(line__31(_architecture 0 0 31 (_process (_simple)(_target(15))(_sensitivity(4))(_read(15)))))
			(line__40(_architecture 1 0 40 (_process (_simple)(_target(16))(_sensitivity(0)(1)(2)(3)(15(d_15_13))))))
			(line__53(_architecture 2 0 53 (_process (_simple)(_target(6))(_sensitivity(7)(8)(9)(10)(11)(12)(13)(14)(15(d_15_13))))))
			(line__69(_architecture 3 0 69 (_process (_simple)(_target(5))(_sensitivity(16)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(131586 )
		(197122 )
		(131842 )
		(197378 )
		(50529027 )
		(33686019 131586 )
		(50529027 197122 )
		(33686274 131587 )
		(33751810 131586 )
		(50528770 197122 )
		(33751554 131842 )
		(33686018 131842 )
		(50529027 131586 )
		(33686018 131586 )
		(33751554 131586 )
		(50463234 131586 )
		(50463234 131843 )
		(33686019 131843 )
		(33686274 197122 )
		(50463235 131586 )
		(33686019 197122 )
	)
	(_model . aAfisare 4 -1
	)
)
I 000043 55 17686         1558180067946 ex
(_unit VHDL (termostat 0 4 (ex 0 12 ))
	(_version v98)
	(_time 1558180067947 2019.05.18 14:47:47)
	(_source (\./src/termostat.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code f8aef5a8f5aeaeeefdafbea3aafffcfef9fffcfffc)
	(_entity
		(_time 1558129173846)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(ClockPrescaler
			(_object
				(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal Led ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
			)
		)
		(numtemp
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 79 (_entity (_out ))))
			)
		)
		(numora
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{4~downto~0}~1318 0 73 (_entity (_out ))))
			)
		)
		(dmux_1t2
			(_object
				(_port (_internal input ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal sel0 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal output0 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
				(_port (_internal output1 ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
			)
		)
		(poarta_si
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
			)
		)
		(raminfr
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal we ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal a ~STD_LOGIC_VECTOR{4~downto~0}~13 0 24 (_entity (_in ))))
				(_port (_internal di ~STD_LOGIC_VECTOR{9~downto~0}~13 0 25 (_entity (_in ))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{9~downto~0}~132 0 26 (_entity (_out ))))
				(_port (_internal ao ~STD_LOGIC_VECTOR{4~downto~0}~134 0 27 (_entity (_out ))))
			)
		)
		(compare
			(_object
				(_port (_internal num1 ~STD_LOGIC_VECTOR{4~downto~0}~136 0 41 (_entity (_in ))))
				(_port (_internal num2 ~STD_LOGIC_VECTOR{4~downto~0}~138 0 42 (_entity (_in ))))
				(_port (_internal less ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
				(_port (_internal equal ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
				(_port (_internal greater ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
			)
		)
		(nummin
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{5~downto~0}~13 0 60 (_entity (_out ))))
				(_port (_internal tc ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_out ))))
			)
		)
		(numsec
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal tc ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_out ))))
			)
		)
		(Display
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 83 (_entity (_in ))))
				(_port (_internal BinInput ~STD_LOGIC_VECTOR{6~downto~0}~13 0 84 (_entity (_in ))))
				(_port (_internal unitmin ~STD_LOGIC_VECTOR{3~downto~0}~13 0 85 (_entity (_out ))))
				(_port (_internal tenmin ~STD_LOGIC_VECTOR{3~downto~0}~1322 0 86 (_entity (_out ))))
			)
		)
		(eAfisare
			(_object
				(_port (_internal digit0 ~STD_LOGIC_VECTOR{3~downto~0}~1324 0 91 (_entity (_in ))))
				(_port (_internal digit1 ~STD_LOGIC_VECTOR{3~downto~0}~1326 0 92 (_entity (_in ))))
				(_port (_internal digit2 ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 93 (_entity (_in ))))
				(_port (_internal digit3 ~STD_LOGIC_VECTOR{3~downto~0}~1330 0 94 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 95 (_entity (_in ))))
				(_port (_internal cat ~STD_LOGIC_VECTOR{6~downto~0}~1332 0 96 (_entity (_out ))))
				(_port (_internal an ~STD_LOGIC_VECTOR{7~downto~0}~13 0 97 (_entity (_out ))))
			)
		)
	)
	(_instantiation DIV1 0 112 (_component ClockPrescaler )
		(_port
			((clock)(clk100))
			((Led)(out1))
		)
		(_use (_entity . ClockPrescaler)
		)
	)
	(_instantiation TEMPMIN1 0 113 (_component numtemp )
		(_port
			((clk)(TEMPMIN))
			((reset)(reset1))
			((dout)(tempbutonmin))
		)
		(_use (_entity . numtemp)
		)
	)
	(_instantiation TEMPMAX1 0 114 (_component numtemp )
		(_port
			((clk)(TEMPMAX))
			((reset)(reset1))
			((dout)(tempbutonmax))
		)
		(_use (_entity . numtemp)
		)
	)
	(_instantiation ORA1 0 115 (_component numora )
		(_port
			((clk)(ORA))
			((reset)(reset1))
			((dout)(orabuton))
		)
		(_use (_entity . numora)
		)
	)
	(_instantiation DEMUX 0 116 (_component dmux_1t2 )
		(_port
			((input)((i 3)))
			((sel0)(PROG))
			((output0)(out0))
			((output1)(outsi1))
		)
		(_use (_entity . dmux_1t2)
			(_port
				((input)(input))
				((sel0)(sel0))
				((output0)(output0))
				((output1)(output1))
			)
		)
	)
	(_instantiation POARTASI1 0 117 (_component poarta_si )
		(_port
			((A)(outsi1))
			((B)(SET))
			((C)((i 3)))
			((Y)(outsi2))
		)
		(_use (_entity . poarta_si)
			(_port
				((A)(A))
				((B)(B))
				((C)(C))
				((Y)(Y))
			)
		)
	)
	(_instantiation MEMRAM1 0 140 (_component raminfr )
		(_port
			((clk)(clk100))
			((we)(outsi2))
			((a)(adresa))
			((di)(datain))
			((dout)(memout))
			((ao)(adresa_out))
		)
		(_use (_entity . raminfr)
		)
	)
	(_instantiation CMP1 0 141 (_component compare )
		(_port
			((num1)(memout(d_9_5)))
			((num2)(tempsensor))
			((less)(cmp1out))
			((equal)(cmp1out0))
			((greater)(cmp1out00))
		)
		(_use (_entity . compare)
		)
	)
	(_instantiation CMP2 0 142 (_component compare )
		(_port
			((num1)(intcomp1))
			((num2)(intcomp2))
			((less)(cmp2out))
			((equal)(cmp2out0))
			((greater)(cmp2out00))
		)
		(_use (_entity . compare)
		)
	)
	(_instantiation CMP3 0 143 (_component compare )
		(_port
			((num1)(memout(d_4_0)))
			((num2)(tempsensor))
			((less)(cmp3out))
			((equal)(cmp3out0))
			((greater)(cmp3out00))
		)
		(_use (_entity . compare)
		)
	)
	(_instantiation ORA2 0 144 (_component numora )
		(_port
			((clk)(tc2))
			((reset)(reset1))
			((dout)(oraaf))
		)
		(_use (_entity . numora)
		)
	)
	(_instantiation MIN 0 145 (_component nummin )
		(_port
			((clk)(tc1))
			((reset)(reset1))
			((dout)(minaf))
			((tc)(tc2))
		)
		(_use (_entity . nummin)
		)
	)
	(_instantiation SEC 0 146 (_component numsec )
		(_port
			((clk)(out1))
			((reset)(reset1))
			((tc)(tc1))
		)
		(_use (_entity . numsec)
		)
	)
	(_instantiation preluaremin 0 166 (_component Display )
		(_port
			((CLK)(clk100))
			((BinInput)(minaf1))
			((unitmin)(afminunit))
			((tenmin)(afminten))
		)
		(_use (_entity . Display)
		)
	)
	(_instantiation preluareora 0 167 (_component Display )
		(_port
			((CLK)(clk100))
			((BinInput)(oraaf1))
			((unitmin)(aforaunit))
			((tenmin)(aforaten))
		)
		(_use (_entity . Display)
		)
	)
	(_instantiation preluaretemp 0 168 (_component Display )
		(_port
			((CLK)(clk100))
			((BinInput)(tempsensor1))
			((unitmin)(tempsensorunit))
			((tenmin)(tempsensorten))
		)
		(_use (_entity . Display)
		)
	)
	(_instantiation Display1 0 169 (_component eAfisare )
		(_port
			((digit0)(tempsensorunit))
			((digit1)(tempsensorten))
			((digit2)(afminunit))
			((digit3)(afminten))
			((clk)(clk100))
			((cat)(catod))
			((an)(anod))
		)
		(_use (_entity . eAfisare)
		)
	)
	(_object
		(_port (_internal SET ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal PROG ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal TEMPMIN ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal TEMPMAX ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal ORA ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal clk100 ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal tempsensor ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6 (_entity (_in ))))
		(_port (_internal heater ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal anod ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal catod ~STD_LOGIC_VECTOR{6~downto~0}~12 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~132 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~134 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~136 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~138 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~1314 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~1316 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~1318 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 79 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 85 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1322 0 86 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1324 0 91 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1326 0 92 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 93 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1330 0 94 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1332 0 96 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 97 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal outsi1 ~extieee.std_logic_1164.STD_LOGIC 0 100 (_architecture (_uni ))))
		(_signal (_internal outsi2 ~extieee.std_logic_1164.STD_LOGIC 0 100 (_architecture (_uni ))))
		(_signal (_internal out0 ~extieee.std_logic_1164.STD_LOGIC 0 100 (_architecture (_uni ))))
		(_signal (_internal out1 ~extieee.std_logic_1164.STD_LOGIC 0 100 (_architecture (_uni ))))
		(_signal (_internal tc1 ~extieee.std_logic_1164.STD_LOGIC 0 100 (_architecture (_uni ))))
		(_signal (_internal tc2 ~extieee.std_logic_1164.STD_LOGIC 0 100 (_architecture (_uni ))))
		(_signal (_internal reset1 ~extieee.std_logic_1164.STD_LOGIC 0 100 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~1334 0 101 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal memout ~STD_LOGIC_VECTOR{9~downto~0}~1334 0 101 (_architecture (_uni ))))
		(_signal (_internal datain ~STD_LOGIC_VECTOR{9~downto~0}~1334 0 101 (_architecture (_uni ))))
		(_signal (_internal cmp1out ~extieee.std_logic_1164.STD_LOGIC 0 102 (_architecture (_uni ))))
		(_signal (_internal cmp1out0 ~extieee.std_logic_1164.STD_LOGIC 0 102 (_architecture (_uni ))))
		(_signal (_internal cmp1out00 ~extieee.std_logic_1164.STD_LOGIC 0 102 (_architecture (_uni ))))
		(_signal (_internal cmp2out ~extieee.std_logic_1164.STD_LOGIC 0 102 (_architecture (_uni ))))
		(_signal (_internal cmp2out0 ~extieee.std_logic_1164.STD_LOGIC 0 102 (_architecture (_uni ))))
		(_signal (_internal cmp2out00 ~extieee.std_logic_1164.STD_LOGIC 0 102 (_architecture (_uni ))))
		(_signal (_internal cmp3out ~extieee.std_logic_1164.STD_LOGIC 0 102 (_architecture (_uni ))))
		(_signal (_internal cmp3out0 ~extieee.std_logic_1164.STD_LOGIC 0 102 (_architecture (_uni ))))
		(_signal (_internal cmp3out00 ~extieee.std_logic_1164.STD_LOGIC 0 102 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~1336 0 103 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal intcomp1 ~STD_LOGIC_VECTOR{4~downto~0}~1336 0 103 (_architecture (_uni ))))
		(_signal (_internal intcomp2 ~STD_LOGIC_VECTOR{4~downto~0}~1336 0 103 (_architecture (_uni ))))
		(_signal (_internal tempbutonmin ~STD_LOGIC_VECTOR{4~downto~0}~1336 0 103 (_architecture (_uni ))))
		(_signal (_internal tempbutonmax ~STD_LOGIC_VECTOR{4~downto~0}~1336 0 103 (_architecture (_uni ))))
		(_signal (_internal orabuton ~STD_LOGIC_VECTOR{4~downto~0}~1336 0 103 (_architecture (_uni ))))
		(_signal (_internal oraaf ~STD_LOGIC_VECTOR{4~downto~0}~1336 0 103 (_architecture (_uni ))))
		(_signal (_internal adresa ~STD_LOGIC_VECTOR{4~downto~0}~1336 0 103 (_architecture (_uni ))))
		(_signal (_internal adresa_out ~STD_LOGIC_VECTOR{4~downto~0}~1336 0 103 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1338 0 104 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal minaf ~STD_LOGIC_VECTOR{5~downto~0}~1338 0 104 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1340 0 105 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal oraaf1 ~STD_LOGIC_VECTOR{6~downto~0}~1340 0 105 (_architecture (_uni ))))
		(_signal (_internal minaf1 ~STD_LOGIC_VECTOR{6~downto~0}~1340 0 105 (_architecture (_uni ))))
		(_signal (_internal tempsensor1 ~STD_LOGIC_VECTOR{6~downto~0}~1340 0 105 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1342 0 106 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal afminunit ~STD_LOGIC_VECTOR{3~downto~0}~1342 0 106 (_architecture (_uni ))))
		(_signal (_internal afminten ~STD_LOGIC_VECTOR{3~downto~0}~1342 0 106 (_architecture (_uni ))))
		(_signal (_internal aforaunit ~STD_LOGIC_VECTOR{3~downto~0}~1342 0 106 (_architecture (_uni ))))
		(_signal (_internal aforaten ~STD_LOGIC_VECTOR{3~downto~0}~1342 0 106 (_architecture (_uni ))))
		(_signal (_internal tempsensorunit ~STD_LOGIC_VECTOR{3~downto~0}~1342 0 106 (_architecture (_uni ))))
		(_signal (_internal tempsensorten ~STD_LOGIC_VECTOR{3~downto~0}~1342 0 106 (_architecture (_uni ))))
		(_process
			(line__110(_architecture 0 0 110 (_assignment (_simple)(_alias((reset1)(reset)))(_simpleassign BUF)(_target(17))(_sensitivity(6)))))
			(line__119(_architecture 1 0 119 (_process (_simple)(_target(19(d_9_5)))(_sensitivity(5))(_read(0)(1)(31)))))
			(line__126(_architecture 2 0 126 (_process (_simple)(_target(19(d_4_0)))(_sensitivity(5))(_read(0)(1)(19(d_9_5))(32)))))
			(line__133(_architecture 3 0 133 (_process (_simple)(_target(29)(30)(35))(_sensitivity(5))(_read(33)(34)(36)))))
			(line__148(_architecture 4 0 148 (_process (_simple)(_target(38)(39)(40))(_sensitivity(5))(_read(7)(34)(37)))))
			(line__155(_architecture 5 0 155 (_process (_simple)(_target(8))(_sensitivity(5))(_read(22)(24)(27)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 2 )
		(514 )
		(2 )
	)
	(_model . ex 6 -1
	)
)
I 000044 55 2145          1558180068003 syn
(_unit VHDL (raminfr 0 5 (syn 0 14 ))
	(_version v98)
	(_time 1558180068004 2019.05.18 14:47:48)
	(_source (\./src/memram.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 37616432316037213f62726d603035303531363163)
	(_entity
		(_time 1558133064434)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in )(_event))))
		(_port (_internal we ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal a ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal di ~STD_LOGIC_VECTOR{9~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{9~downto~0}~122 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal ao ~STD_LOGIC_VECTOR{4~downto~0}~124 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ram_type 0 15 (_array ~STD_LOGIC_VECTOR{9~downto~0}~13 ((_downto (i 31)(i 0))))))
		(_signal (_internal RAM ram_type 0 17 (_architecture (_uni ))))
		(_process
			(line__19(_architecture 0 0 19 (_process (_target(4)(5)(6))(_sensitivity(0)(1)(2)(3)(6))(_dssslsensitivity 1)(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_split (6)
	)
	(_model . syn 1 -1
	)
)
I 000047 55 4751          1558180068055 MS_arh
(_unit VHDL (ms 0 6 (ms_arh 0 9 ))
	(_version v98)
	(_time 1558180068056 2019.05.18 14:47:48)
	(_source (\./src/modul sim.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_code 6532606463326572656a213e376331626663316266)
	(_entity
		(_time 1558179106704)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	)
	(_component
		(termostat
			(_object
				(_port (_internal SET ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
				(_port (_internal PROG ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
				(_port (_internal TEMPMIN ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
				(_port (_internal TEMPMAX ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
				(_port (_internal ORA ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
				(_port (_internal clk100 ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
				(_port (_internal tempsensor ~STD_LOGIC_VECTOR{4~downto~0}~13 0 13 (_entity (_in ))))
				(_port (_internal heater ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
				(_port (_internal anod ~STD_LOGIC_VECTOR{7~downto~0}~13 0 15 (_entity (_out ))))
				(_port (_internal catod ~STD_LOGIC_VECTOR{6~downto~0}~13 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation UST 0 27 (_component termostat )
		(_port
			((SET)(A))
			((PROG)(B))
			((TEMPMIN)(C))
			((TEMPMAX)(D))
			((ORA)(E))
			((clk100)(F))
			((reset)(G))
			((tempsensor)(H))
			((heater)(I))
		)
		(_use (_entity . termostat)
			(_port
				((SET)(SET))
				((PROG)(PROG))
				((TEMPMIN)(TEMPMIN))
				((TEMPMAX)(TEMPMAX))
				((ORA)(ORA))
				((clk100)(clk100))
				((reset)(reset))
				((tempsensor)(tempsensor))
				((heater)(heater))
				((anod)(anod))
				((catod)(catod))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal E ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal F ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~132 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal H ~STD_LOGIC_VECTOR{4~downto~0}~132 0 20 (_architecture (_uni ))))
		(_signal (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ((i 2))))))
		(_constant (_internal clk_period ~extSTD.STANDARD.TIME 0 23 (_architecture ((ns 4607182418800017408)))))
		(_process
			(line__29(_architecture 0 0 29 (_assignment (_simple)(_target(0)))))
			(line__30(_architecture 1 0 30 (_assignment (_simple)(_target(1)))))
			(line__31(_architecture 2 0 31 (_assignment (_simple)(_target(2)))))
			(line__32(_architecture 3 0 32 (_assignment (_simple)(_target(3)))))
			(line__33(_architecture 4 0 33 (_assignment (_simple)(_alias((E)(_string \"0"\)))(_target(4)))))
			(line__34(_architecture 5 0 34 (_assignment (_simple)(_alias((G)(_string \"0"\)))(_target(6)))))
			(line__35(_architecture 6 0 35 (_assignment (_simple)(_target(7)))))
			(clk_process(_architecture 7 0 37 (_process (_wait_for)(_target(5)))))
			(line__45(_architecture 8 0 45 (_process (_simple)(_target(7))(_sensitivity(8))(_read(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 2 )
	)
	(_model . MS_arh 9 -1
	)
)
I 000043 55 1058          1558180099033 si
(_unit VHDL (poarta_si 0 6 (si 0 11 ))
	(_version v98)
	(_time 1558180099034 2019.05.18 14:48:19)
	(_source (\./src/andgate.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_code 6b6e686b6f3c3e7c69387f313b6e3d6c686d626c6b)
	(_entity
		(_time 1558129173099)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_process
			(line__13(_architecture 0 0 13 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . si 1 -1
	)
)
I 000042 55 2070          1558180099144 A
(_unit VHDL (binarytobcd 0 6 (a 0 12 ))
	(_version v98)
	(_time 1558180099145 2019.05.18 14:48:19)
	(_source (\./src/BinaryToBcd.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_code d8dcd98ad98fd9cedbd8ca8380dfdcde8ededadedb)
	(_entity
		(_time 1558129173244)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal Input ~STD_LOGIC_VECTOR{6~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_port (_internal Output ~STD_LOGIC_VECTOR{11~downto~0}~12 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~132 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_process
			(line__39(_architecture 0 0 39 (_assignment (_simple)(_target(2))(_sensitivity(1)))))
		)
		(_subprogram
			(_internal BinToBCD 1 0 14 (_architecture (_function (_uto))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(33686018 33686018 33686018 )
		(33686274 )
		(50528770 )
	)
	(_model . A 2 -1
	)
)
I 000051 55 1330          1558180099280 Behavioral
(_unit VHDL (compare 0 4 (behavioral 0 12 ))
	(_version v98)
	(_time 1558180099281 2019.05.18 14:48:19)
	(_source (\./src/comparator.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 55515256060255425407440e065350535653035301)
	(_entity
		(_time 1558129173349)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal num1 ~STD_LOGIC_VECTOR{4~downto~0}~12 0 5 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal num2 ~STD_LOGIC_VECTOR{4~downto~0}~122 0 6 (_entity (_in ))))
		(_port (_internal less ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal equal ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_port (_internal greater ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_process
			(line__14(_architecture 0 0 14 (_process (_simple)(_target(2)(3)(4))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Behavioral 1 -1
	)
)
I 000052 55 1087          1558180099350 dmux_1t2_ar
(_unit VHDL (dmux_1t2 0 4 (dmux_1t2_ar 0 12 ))
	(_version v98)
	(_time 1558180099351 2019.05.18 14:48:19)
	(_source (\./src/demux12.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code a3a7a3f4f4f5f2b4abf0e5fcf3a4a7a0a1a5a7a5f7)
	(_entity
		(_time 1558129173404)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal input ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal sel0 ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal output0 ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_port (_internal output1 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_process
			(line__14(_architecture 0 0 14 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
			(line__15(_architecture 1 0 15 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . dmux_1t2_ar 2 -1
	)
)
I 000053 55 4466          1558180099400 Arch_Display
(_unit VHDL (display 0 6 (arch_display 0 15 ))
	(_version v98)
	(_time 1558180099401 2019.05.18 14:48:19)
	(_source (\./src/Display.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_code d2d6d280d98485c5d487918882d5dbd4d6d4dbd5d1)
	(_entity
		(_time 1558129173459)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	)
	(_component
		(BinaryToBCD
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal Input ~STD_LOGIC_VECTOR{6~downto~0}~13 0 19 (_entity (_in ))))
				(_port (_internal Output ~STD_LOGIC_VECTOR{11~downto~0}~13 0 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation OP2 0 49 (_component BinaryToBCD )
		(_port
			((CLK)(clk))
			((Input)(BinInput))
			((Output)(BCDInput))
		)
		(_use (_entity . BinaryToBCD)
		)
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal BinInput ~STD_LOGIC_VECTOR{6~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal unitmin ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal tenmin ~STD_LOGIC_VECTOR{3~downto~0}~122 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal digitUnit ~STD_LOGIC_VECTOR{3~downto~0}~13 0 28 (_architecture (_uni ))))
		(_signal (_internal digitTen ~STD_LOGIC_VECTOR{3~downto~0}~13 0 28 (_architecture (_uni ))))
		(_signal (_internal digitHun ~STD_LOGIC_VECTOR{3~downto~0}~13 0 28 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal Led_activating_counter ~STD_LOGIC_VECTOR{1~downto~0}~13 0 29 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal MUX ~STD_LOGIC_VECTOR{3~downto~0}~13 0 30 (_architecture (_uni (_string \"0000"\)))))
		(_signal (_internal CLK_out ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~132 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_signal (_internal BCDInput ~STD_LOGIC_VECTOR{11~downto~0}~132 0 32 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~134 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~136 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~138 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1312 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_process
			(line__51(_architecture 0 0 51 (_assignment (_simple)(_alias((unitmin)(BCDInput(d_3_0))))(_target(2))(_sensitivity(10(d_3_0))))))
			(line__52(_architecture 1 0 52 (_assignment (_simple)(_alias((tenmin)(BCDInput(d_7_4))))(_target(3))(_sensitivity(10(d_7_4))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . Arch_Display 2 -1
	)
)
I 000051 55 1673          1558180099454 Behavioral
(_unit VHDL (clockprescaler 0 5 (behavioral 0 10 ))
	(_version v98)
	(_time 1558180099455 2019.05.18 14:48:19)
	(_source (\./src/div.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 10141617434712061114524b411712161517131613)
	(_entity
		(_time 1558129173514)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in )(_event))))
		(_port (_internal Led ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{19~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 19)(i 0))))))
		(_signal (_internal prescaler ~STD_LOGIC_VECTOR{19~downto~0}~13 0 15 (_architecture (_uni (_string \"11110100001001000000"\)))))
		(_signal (_internal prescaler_counter ~STD_LOGIC_VECTOR{19~downto~0}~13 0 16 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal newClock ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ((i 2))))))
		(_process
			(line__23(_architecture 0 0 23 (_assignment (_simple)(_alias((Led)(newClock)))(_simpleassign BUF)(_target(1))(_sensitivity(4)))))
			(countClock(_architecture 1 0 24 (_process (_simple)(_target(3)(4))(_sensitivity(0)(4))(_read(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 33686018 )
	)
	(_model . Behavioral 2 -1
	)
)
I 000051 55 1447          1558180099509 nummin_arc
(_unit VHDL (nummin 0 6 (nummin_arc 0 14 ))
	(_version v98)
	(_time 1558180099510 2019.05.18 14:48:19)
	(_source (\./src/nummin.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 3f3b6f3b6c683f29693926653b396a383a396b396b)
	(_entity
		(_time 1558129173624)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{5~downto~0}~12 0 10 (_entity (_out ))))
		(_port (_internal tc ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_type (_internal ~INTEGER~range~0~to~60~13 0 17 (_scalar (_to (i 0)(i 60)))))
		(_variable (_internal m ~INTEGER~range~0~to~60~13 0 17 (_process 0 ((i 0)))))
		(_process
			(counter(_architecture 0 0 16 (_process (_simple)(_target(2)(3))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . nummin_arc 1 -1
	)
)
I 000051 55 1361          1558180099563 numora_arh
(_unit VHDL (numora 0 6 (numora_arh 0 13 ))
	(_version v98)
	(_time 1558180099564 2019.05.18 14:48:19)
	(_source (\./src/numora.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 7e7a2e7e2e297e68292b6c242e782b797b782a7828)
	(_entity
		(_time 1558129173679)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10 (_entity (_out ))))
		(_type (_internal ~INTEGER~range~0~to~24~13 0 16 (_scalar (_to (i 0)(i 24)))))
		(_variable (_internal m ~INTEGER~range~0~to~24~13 0 16 (_process 0 ((i 0)))))
		(_process
			(counter(_architecture 0 0 15 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . numora_arh 1 -1
	)
)
I 000051 55 1162          1558180099614 numsec_arc
(_unit VHDL (numsec 0 6 (numsec_arc 0 13 ))
	(_version v98)
	(_time 1558180099615 2019.05.18 14:48:19)
	(_source (\./src/numsec.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code aca8fcfafafbacbbaeffb9f6feaaf9aba9aaf8abaf)
	(_entity
		(_time 1558129173739)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal tc ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_type (_internal ~INTEGER~range~0~to~60~13 0 16 (_scalar (_to (i 0)(i 60)))))
		(_variable (_internal m ~INTEGER~range~0~to~60~13 0 16 (_process 0 ((i 0)))))
		(_process
			(counter(_architecture 0 0 15 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . numsec_arc 1 -1
	)
)
I 000052 55 1365          1558180099669 numtemp_arh
(_unit VHDL (numtemp 0 6 (numtemp_arh 0 13 ))
	(_version v98)
	(_time 1558180099670 2019.05.18 14:48:19)
	(_source (\./src/numtemp.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code dbdf8b888c8cdbccde8fce81dedcdbdd8edcdedd8f)
	(_entity
		(_time 1558129173791)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10 (_entity (_out ))))
		(_type (_internal ~INTEGER~range~0~to~31~13 0 16 (_scalar (_to (i 0)(i 31)))))
		(_variable (_internal m ~INTEGER~range~0~to~31~13 0 16 (_process 0 ((i 0)))))
		(_process
			(counter(_architecture 0 0 15 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . numtemp_arh 1 -1
	)
)
I 000049 55 4404          1558180099727 aAfisare
(_unit VHDL (eafisare 0 5 (aafisare 0 15 ))
	(_version v98)
	(_time 1558180099728 2019.05.18 14:48:19)
	(_source (\./src/afisooor.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 1a1e191d4a4d480c164e09404a1d181c1f1c1f1c1b)
	(_entity
		(_time 1558131649190)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal digit0 ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~122 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal digit1 ~STD_LOGIC_VECTOR{3~downto~0}~122 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~124 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal digit2 ~STD_LOGIC_VECTOR{3~downto~0}~124 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~126 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal digit3 ~STD_LOGIC_VECTOR{3~downto~0}~126 0 9 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal cat ~STD_LOGIC_VECTOR{6~downto~0}~12 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal an ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal i0 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17 (_architecture (_uni (_string \"11111110"\)))))
		(_signal (_internal i1 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18 (_architecture (_uni (_string \"11111101"\)))))
		(_signal (_internal i2 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19 (_architecture (_uni (_string \"11111011"\)))))
		(_signal (_internal i3 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20 (_architecture (_uni (_string \"11111111"\)))))
		(_signal (_internal i4 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21 (_architecture (_uni (_string \"11111111"\)))))
		(_signal (_internal i5 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 22 (_architecture (_uni (_string \"11111111"\)))))
		(_signal (_internal i6 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 23 (_architecture (_uni (_string \"11111111"\)))))
		(_signal (_internal i7 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 24 (_architecture (_uni (_string \"11111111"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal count ~STD_LOGIC_VECTOR{15~downto~0}~13 0 26 (_architecture (_uni (_string \"0000000000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal m1 ~STD_LOGIC_VECTOR{3~downto~0}~13 0 27 (_architecture (_uni ))))
		(_process
			(line__31(_architecture 0 0 31 (_process (_simple)(_target(15))(_sensitivity(4))(_read(15)))))
			(line__40(_architecture 1 0 40 (_process (_simple)(_target(16))(_sensitivity(0)(1)(2)(3)(15(d_15_13))))))
			(line__53(_architecture 2 0 53 (_process (_simple)(_target(6))(_sensitivity(7)(8)(9)(10)(11)(12)(13)(14)(15(d_15_13))))))
			(line__69(_architecture 3 0 69 (_process (_simple)(_target(5))(_sensitivity(16)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(131586 )
		(197122 )
		(131842 )
		(197378 )
		(50529027 )
		(33686019 131586 )
		(50529027 197122 )
		(33686274 131587 )
		(33751810 131586 )
		(50528770 197122 )
		(33751554 131842 )
		(33686018 131842 )
		(50529027 131586 )
		(33686018 131586 )
		(33751554 131586 )
		(50463234 131586 )
		(50463234 131843 )
		(33686019 131843 )
		(33686274 197122 )
		(50463235 131586 )
		(33686019 197122 )
	)
	(_model . aAfisare 4 -1
	)
)
I 000043 55 17129         1558180099784 ex
(_unit VHDL (termostat 0 4 (ex 0 12 ))
	(_version v98)
	(_time 1558180099785 2019.05.18 14:48:19)
	(_source (\./src/termostat.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 585d5a5b550e0e4e5d5f1e030a5f5c5e595f5c5f5c)
	(_entity
		(_time 1558129173846)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(ClockPrescaler
			(_object
				(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal Led ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
			)
		)
		(numtemp
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 70 (_entity (_out ))))
			)
		)
		(numora
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 64 (_entity (_out ))))
			)
		)
		(dmux_1t2
			(_object
				(_port (_internal input ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal sel0 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal output0 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
				(_port (_internal output1 ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
			)
		)
		(poarta_si
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
			)
		)
		(raminfr
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal we ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal a ~STD_LOGIC_VECTOR{4~downto~0}~13 0 24 (_entity (_in ))))
				(_port (_internal di ~STD_LOGIC_VECTOR{9~downto~0}~13 0 25 (_entity (_in ))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{9~downto~0}~132 0 26 (_entity (_out ))))
				(_port (_internal ao ~STD_LOGIC_VECTOR{4~downto~0}~134 0 27 (_entity (_out ))))
			)
		)
		(compare
			(_object
				(_port (_internal num1 ~STD_LOGIC_VECTOR{4~downto~0}~136 0 41 (_entity (_in ))))
				(_port (_internal num2 ~STD_LOGIC_VECTOR{4~downto~0}~138 0 42 (_entity (_in ))))
				(_port (_internal less ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
				(_port (_internal equal ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
				(_port (_internal greater ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
			)
		)
		(nummin
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{5~downto~0}~13 0 51 (_entity (_out ))))
				(_port (_internal tc ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_out ))))
			)
		)
		(numsec
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal tc ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_out ))))
			)
		)
		(Display
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 74 (_entity (_in ))))
				(_port (_internal BinInput ~STD_LOGIC_VECTOR{6~downto~0}~13 0 75 (_entity (_in ))))
				(_port (_internal unitmin ~STD_LOGIC_VECTOR{3~downto~0}~13 0 76 (_entity (_out ))))
				(_port (_internal tenmin ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 77 (_entity (_out ))))
			)
		)
		(eAfisare
			(_object
				(_port (_internal digit0 ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 82 (_entity (_in ))))
				(_port (_internal digit1 ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 83 (_entity (_in ))))
				(_port (_internal digit2 ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 84 (_entity (_in ))))
				(_port (_internal digit3 ~STD_LOGIC_VECTOR{3~downto~0}~1322 0 85 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 86 (_entity (_in ))))
				(_port (_internal cat ~STD_LOGIC_VECTOR{6~downto~0}~1324 0 87 (_entity (_out ))))
				(_port (_internal an ~STD_LOGIC_VECTOR{7~downto~0}~13 0 88 (_entity (_out ))))
			)
		)
	)
	(_instantiation DIV1 0 103 (_component ClockPrescaler )
		(_port
			((clock)(clk100))
			((Led)(out1))
		)
		(_use (_entity . ClockPrescaler)
		)
	)
	(_instantiation TEMPMIN1 0 104 (_component numtemp )
		(_port
			((clk)(TEMPMIN))
			((reset)(reset1))
			((dout)(tempbutonmin))
		)
		(_use (_entity . numtemp)
		)
	)
	(_instantiation TEMPMAX1 0 105 (_component numtemp )
		(_port
			((clk)(TEMPMAX))
			((reset)(reset1))
			((dout)(tempbutonmax))
		)
		(_use (_entity . numtemp)
		)
	)
	(_instantiation ORA1 0 106 (_component numora )
		(_port
			((clk)(ORA))
			((reset)(reset1))
			((dout)(orabuton))
		)
		(_use (_entity . numora)
		)
	)
	(_instantiation DEMUX 0 107 (_component dmux_1t2 )
		(_port
			((input)((i 3)))
			((sel0)(PROG))
			((output0)(out0))
			((output1)(outsi1))
		)
		(_use (_entity . dmux_1t2)
			(_port
				((input)(input))
				((sel0)(sel0))
				((output0)(output0))
				((output1)(output1))
			)
		)
	)
	(_instantiation POARTASI1 0 108 (_component poarta_si )
		(_port
			((A)(outsi1))
			((B)(SET))
			((C)((i 3)))
			((Y)(outsi2))
		)
		(_use (_entity . poarta_si)
			(_port
				((A)(A))
				((B)(B))
				((C)(C))
				((Y)(Y))
			)
		)
	)
	(_instantiation MEMRAM1 0 131 (_component raminfr )
		(_port
			((clk)(clk100))
			((we)(outsi2))
			((a)(adresa))
			((di)(datain))
			((dout)(memout))
			((ao)(adresa_out))
		)
		(_use (_entity . raminfr)
		)
	)
	(_instantiation CMP1 0 132 (_component compare )
		(_port
			((num1)(memout(d_9_5)))
			((num2)(tempsensor))
			((less)(cmp1out))
			((equal)(cmp1out0))
			((greater)(cmp1out00))
		)
		(_use (_entity . compare)
		)
	)
	(_instantiation CMP2 0 133 (_component compare )
		(_port
			((num1)(intcomp1))
			((num2)(intcomp2))
			((less)(cmp2out))
			((equal)(cmp2out0))
			((greater)(cmp2out00))
		)
		(_use (_entity . compare)
		)
	)
	(_instantiation CMP3 0 134 (_component compare )
		(_port
			((num1)(memout(d_4_0)))
			((num2)(tempsensor))
			((less)(cmp3out))
			((equal)(cmp3out0))
			((greater)(cmp3out00))
		)
		(_use (_entity . compare)
		)
	)
	(_instantiation ORA2 0 135 (_component numora )
		(_port
			((clk)(tc2))
			((reset)(reset1))
			((dout)(oraaf))
		)
		(_use (_entity . numora)
		)
	)
	(_instantiation MIN 0 136 (_component nummin )
		(_port
			((clk)(tc1))
			((reset)(reset1))
			((dout)(minaf))
			((tc)(tc2))
		)
		(_use (_entity . nummin)
		)
	)
	(_instantiation SEC 0 137 (_component numsec )
		(_port
			((clk)(out1))
			((reset)(reset1))
			((tc)(tc1))
		)
		(_use (_entity . numsec)
		)
	)
	(_instantiation preluaremin 0 157 (_component Display )
		(_port
			((CLK)(clk100))
			((BinInput)(minaf1))
			((unitmin)(afminunit))
			((tenmin)(afminten))
		)
		(_use (_entity . Display)
		)
	)
	(_instantiation preluareora 0 158 (_component Display )
		(_port
			((CLK)(clk100))
			((BinInput)(oraaf1))
			((unitmin)(aforaunit))
			((tenmin)(aforaten))
		)
		(_use (_entity . Display)
		)
	)
	(_instantiation preluaretemp 0 159 (_component Display )
		(_port
			((CLK)(clk100))
			((BinInput)(tempsensor1))
			((unitmin)(tempsensorunit))
			((tenmin)(tempsensorten))
		)
		(_use (_entity . Display)
		)
	)
	(_instantiation Display1 0 160 (_component eAfisare )
		(_port
			((digit0)(tempsensorunit))
			((digit1)(tempsensorten))
			((digit2)(afminunit))
			((digit3)(afminten))
			((clk)(clk100))
			((cat)(catod))
			((an)(anod))
		)
		(_use (_entity . eAfisare)
		)
	)
	(_object
		(_port (_internal SET ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal PROG ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal TEMPMIN ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal TEMPMAX ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal ORA ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal clk100 ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal tempsensor ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6 (_entity (_in ))))
		(_port (_internal heater ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal anod ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal catod ~STD_LOGIC_VECTOR{6~downto~0}~12 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~132 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~134 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~136 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~138 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 70 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 75 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 76 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 77 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 82 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 83 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1322 0 85 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1324 0 87 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 88 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal outsi1 ~extieee.std_logic_1164.STD_LOGIC 0 91 (_architecture (_uni ))))
		(_signal (_internal outsi2 ~extieee.std_logic_1164.STD_LOGIC 0 91 (_architecture (_uni ))))
		(_signal (_internal out0 ~extieee.std_logic_1164.STD_LOGIC 0 91 (_architecture (_uni ))))
		(_signal (_internal out1 ~extieee.std_logic_1164.STD_LOGIC 0 91 (_architecture (_uni ))))
		(_signal (_internal tc1 ~extieee.std_logic_1164.STD_LOGIC 0 91 (_architecture (_uni ))))
		(_signal (_internal tc2 ~extieee.std_logic_1164.STD_LOGIC 0 91 (_architecture (_uni ))))
		(_signal (_internal reset1 ~extieee.std_logic_1164.STD_LOGIC 0 91 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~1326 0 92 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal memout ~STD_LOGIC_VECTOR{9~downto~0}~1326 0 92 (_architecture (_uni ))))
		(_signal (_internal datain ~STD_LOGIC_VECTOR{9~downto~0}~1326 0 92 (_architecture (_uni ))))
		(_signal (_internal cmp1out ~extieee.std_logic_1164.STD_LOGIC 0 93 (_architecture (_uni ))))
		(_signal (_internal cmp1out0 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_architecture (_uni ))))
		(_signal (_internal cmp1out00 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_architecture (_uni ))))
		(_signal (_internal cmp2out ~extieee.std_logic_1164.STD_LOGIC 0 93 (_architecture (_uni ))))
		(_signal (_internal cmp2out0 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_architecture (_uni ))))
		(_signal (_internal cmp2out00 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_architecture (_uni ))))
		(_signal (_internal cmp3out ~extieee.std_logic_1164.STD_LOGIC 0 93 (_architecture (_uni ))))
		(_signal (_internal cmp3out0 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_architecture (_uni ))))
		(_signal (_internal cmp3out00 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~1328 0 94 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal intcomp1 ~STD_LOGIC_VECTOR{4~downto~0}~1328 0 94 (_architecture (_uni ))))
		(_signal (_internal intcomp2 ~STD_LOGIC_VECTOR{4~downto~0}~1328 0 94 (_architecture (_uni ))))
		(_signal (_internal tempbutonmin ~STD_LOGIC_VECTOR{4~downto~0}~1328 0 94 (_architecture (_uni ))))
		(_signal (_internal tempbutonmax ~STD_LOGIC_VECTOR{4~downto~0}~1328 0 94 (_architecture (_uni ))))
		(_signal (_internal orabuton ~STD_LOGIC_VECTOR{4~downto~0}~1328 0 94 (_architecture (_uni ))))
		(_signal (_internal oraaf ~STD_LOGIC_VECTOR{4~downto~0}~1328 0 94 (_architecture (_uni ))))
		(_signal (_internal adresa ~STD_LOGIC_VECTOR{4~downto~0}~1328 0 94 (_architecture (_uni ))))
		(_signal (_internal adresa_out ~STD_LOGIC_VECTOR{4~downto~0}~1328 0 94 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1330 0 95 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal minaf ~STD_LOGIC_VECTOR{5~downto~0}~1330 0 95 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1332 0 96 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal oraaf1 ~STD_LOGIC_VECTOR{6~downto~0}~1332 0 96 (_architecture (_uni ))))
		(_signal (_internal minaf1 ~STD_LOGIC_VECTOR{6~downto~0}~1332 0 96 (_architecture (_uni ))))
		(_signal (_internal tempsensor1 ~STD_LOGIC_VECTOR{6~downto~0}~1332 0 96 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1334 0 97 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal afminunit ~STD_LOGIC_VECTOR{3~downto~0}~1334 0 97 (_architecture (_uni ))))
		(_signal (_internal afminten ~STD_LOGIC_VECTOR{3~downto~0}~1334 0 97 (_architecture (_uni ))))
		(_signal (_internal aforaunit ~STD_LOGIC_VECTOR{3~downto~0}~1334 0 97 (_architecture (_uni ))))
		(_signal (_internal aforaten ~STD_LOGIC_VECTOR{3~downto~0}~1334 0 97 (_architecture (_uni ))))
		(_signal (_internal tempsensorunit ~STD_LOGIC_VECTOR{3~downto~0}~1334 0 97 (_architecture (_uni ))))
		(_signal (_internal tempsensorten ~STD_LOGIC_VECTOR{3~downto~0}~1334 0 97 (_architecture (_uni ))))
		(_process
			(line__101(_architecture 0 0 101 (_assignment (_simple)(_alias((reset1)(reset)))(_simpleassign BUF)(_target(17))(_sensitivity(6)))))
			(line__110(_architecture 1 0 110 (_process (_simple)(_target(19(d_9_5)))(_sensitivity(5))(_read(0)(1)(31)))))
			(line__117(_architecture 2 0 117 (_process (_simple)(_target(19(d_4_0)))(_sensitivity(5))(_read(0)(1)(19(d_9_5))(32)))))
			(line__124(_architecture 3 0 124 (_process (_simple)(_target(29)(30)(35))(_sensitivity(5))(_read(33)(34)(36)))))
			(line__139(_architecture 4 0 139 (_process (_simple)(_target(38)(39)(40))(_sensitivity(5))(_read(7)(34)(37)))))
			(line__146(_architecture 5 0 146 (_process (_simple)(_target(8))(_sensitivity(5))(_read(22)(24)(27)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 2 )
		(514 )
		(2 )
	)
	(_model . ex 6 -1
	)
)
I 000044 55 2145          1558180099841 syn
(_unit VHDL (raminfr 0 5 (syn 0 14 ))
	(_version v98)
	(_time 1558180099842 2019.05.18 14:48:19)
	(_source (\./src/memram.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 8782838981d087918fd2c2ddd080858085818681d3)
	(_entity
		(_time 1558133064434)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in )(_event))))
		(_port (_internal we ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal a ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal di ~STD_LOGIC_VECTOR{9~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{9~downto~0}~122 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal ao ~STD_LOGIC_VECTOR{4~downto~0}~124 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ram_type 0 15 (_array ~STD_LOGIC_VECTOR{9~downto~0}~13 ((_downto (i 31)(i 0))))))
		(_signal (_internal RAM ram_type 0 17 (_architecture (_uni ))))
		(_process
			(line__19(_architecture 0 0 19 (_process (_target(6)(4)(5))(_sensitivity(0)(6)(1)(2)(3))(_dssslsensitivity 1)(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_split (6)
	)
	(_model . syn 1 -1
	)
)
I 000047 55 4751          1558180099896 MS_arh
(_unit VHDL (ms 0 6 (ms_arh 0 9 ))
	(_version v98)
	(_time 1558180099897 2019.05.18 14:48:19)
	(_source (\./src/modul sim.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_code c5c19791c392c5d2c5ca819e97c391c2c6c391c2c6)
	(_entity
		(_time 1558179106704)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	)
	(_component
		(termostat
			(_object
				(_port (_internal SET ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
				(_port (_internal PROG ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
				(_port (_internal TEMPMIN ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
				(_port (_internal TEMPMAX ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
				(_port (_internal ORA ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
				(_port (_internal clk100 ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
				(_port (_internal tempsensor ~STD_LOGIC_VECTOR{4~downto~0}~13 0 13 (_entity (_in ))))
				(_port (_internal heater ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
				(_port (_internal anod ~STD_LOGIC_VECTOR{7~downto~0}~13 0 15 (_entity (_out ))))
				(_port (_internal catod ~STD_LOGIC_VECTOR{6~downto~0}~13 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation UST 0 27 (_component termostat )
		(_port
			((SET)(A))
			((PROG)(B))
			((TEMPMIN)(C))
			((TEMPMAX)(D))
			((ORA)(E))
			((clk100)(F))
			((reset)(G))
			((tempsensor)(H))
			((heater)(I))
		)
		(_use (_entity . termostat)
			(_port
				((SET)(SET))
				((PROG)(PROG))
				((TEMPMIN)(TEMPMIN))
				((TEMPMAX)(TEMPMAX))
				((ORA)(ORA))
				((clk100)(clk100))
				((reset)(reset))
				((tempsensor)(tempsensor))
				((heater)(heater))
				((anod)(anod))
				((catod)(catod))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal E ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal F ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~132 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal H ~STD_LOGIC_VECTOR{4~downto~0}~132 0 20 (_architecture (_uni ))))
		(_signal (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ((i 2))))))
		(_constant (_internal clk_period ~extSTD.STANDARD.TIME 0 23 (_architecture ((ns 4607182418800017408)))))
		(_process
			(line__29(_architecture 0 0 29 (_assignment (_simple)(_target(0)))))
			(line__30(_architecture 1 0 30 (_assignment (_simple)(_target(1)))))
			(line__31(_architecture 2 0 31 (_assignment (_simple)(_target(2)))))
			(line__32(_architecture 3 0 32 (_assignment (_simple)(_target(3)))))
			(line__33(_architecture 4 0 33 (_assignment (_simple)(_alias((E)(_string \"0"\)))(_target(4)))))
			(line__34(_architecture 5 0 34 (_assignment (_simple)(_alias((G)(_string \"0"\)))(_target(6)))))
			(line__35(_architecture 6 0 35 (_assignment (_simple)(_target(7)))))
			(clk_process(_architecture 7 0 37 (_process (_wait_for)(_target(5)))))
			(line__45(_architecture 8 0 45 (_process (_simple)(_target(7))(_sensitivity(8))(_read(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 2 )
	)
	(_model . MS_arh 9 -1
	)
)
I 000043 55 1058          1558180128752 si
(_unit VHDL (poarta_si 0 6 (si 0 11 ))
	(_version v98)
	(_time 1558180128753 2019.05.18 14:48:48)
	(_source (\./src/andgate.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_code 818f868fd6d6d49683d295dbd184d7868287888681)
	(_entity
		(_time 1558129173099)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_process
			(line__13(_architecture 0 0 13 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . si 1 -1
	)
)
I 000042 55 2070          1558180128820 A
(_unit VHDL (binarytobcd 0 6 (a 0 12 ))
	(_version v98)
	(_time 1558180128821 2019.05.18 14:48:48)
	(_source (\./src/BinaryToBcd.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_code c0cfc595c997c1d6c3c0d29b98c7c4c696c6c2c6c3)
	(_entity
		(_time 1558129173244)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal Input ~STD_LOGIC_VECTOR{6~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_port (_internal Output ~STD_LOGIC_VECTOR{11~downto~0}~12 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~132 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_process
			(line__39(_architecture 0 0 39 (_assignment (_simple)(_target(2))(_sensitivity(1)))))
		)
		(_subprogram
			(_internal BinToBCD 1 0 14 (_architecture (_function (_uto))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(33686018 33686018 33686018 )
		(33686274 )
		(50528770 )
	)
	(_model . A 2 -1
	)
)
I 000051 55 1330          1558180128874 Behavioral
(_unit VHDL (compare 0 4 (behavioral 0 12 ))
	(_version v98)
	(_time 1558180128875 2019.05.18 14:48:48)
	(_source (\./src/comparator.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code efe0ebbcefb8eff8eebdfeb4bce9eae9ece9b9e9bb)
	(_entity
		(_time 1558129173349)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal num1 ~STD_LOGIC_VECTOR{4~downto~0}~12 0 5 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal num2 ~STD_LOGIC_VECTOR{4~downto~0}~122 0 6 (_entity (_in ))))
		(_port (_internal less ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal equal ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_port (_internal greater ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_process
			(line__14(_architecture 0 0 14 (_process (_simple)(_target(2)(3)(4))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Behavioral 1 -1
	)
)
I 000052 55 1087          1558180128944 dmux_1t2_ar
(_unit VHDL (dmux_1t2 0 4 (dmux_1t2_ar 0 12 ))
	(_version v98)
	(_time 1558180128945 2019.05.18 14:48:48)
	(_source (\./src/demux12.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 3d3231383d6b6c2a356e7b626d3a393e3f3b393b69)
	(_entity
		(_time 1558129173404)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal input ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal sel0 ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal output0 ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_port (_internal output1 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_process
			(line__14(_architecture 0 0 14 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
			(line__15(_architecture 1 0 15 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . dmux_1t2_ar 2 -1
	)
)
I 000053 55 4466          1558180128998 Arch_Display
(_unit VHDL (display 0 6 (arch_display 0 13 ))
	(_version v98)
	(_time 1558180128999 2019.05.18 14:48:48)
	(_source (\./src/Display.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_code 6b64676b303d3c7c686928313b6c626d6f6d626c68)
	(_entity
		(_time 1558129173459)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	)
	(_component
		(BinaryToBCD
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal Input ~STD_LOGIC_VECTOR{6~downto~0}~13 0 17 (_entity (_in ))))
				(_port (_internal Output ~STD_LOGIC_VECTOR{11~downto~0}~13 0 18 (_entity (_out ))))
			)
		)
	)
	(_instantiation OP2 0 46 (_component BinaryToBCD )
		(_port
			((CLK)(clk))
			((Input)(BinInput))
			((Output)(BCDInput))
		)
		(_use (_entity . BinaryToBCD)
		)
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal BinInput ~STD_LOGIC_VECTOR{6~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal unitmin ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal tenmin ~STD_LOGIC_VECTOR{3~downto~0}~122 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal digitUnit ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26 (_architecture (_uni ))))
		(_signal (_internal digitTen ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26 (_architecture (_uni ))))
		(_signal (_internal digitHun ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal Led_activating_counter ~STD_LOGIC_VECTOR{1~downto~0}~13 0 27 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal MUX ~STD_LOGIC_VECTOR{3~downto~0}~13 0 28 (_architecture (_uni (_string \"0000"\)))))
		(_signal (_internal CLK_out ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~132 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_signal (_internal BCDInput ~STD_LOGIC_VECTOR{11~downto~0}~132 0 30 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~134 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~136 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~138 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1312 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_process
			(line__48(_architecture 0 0 48 (_assignment (_simple)(_alias((unitmin)(BCDInput(d_3_0))))(_target(2))(_sensitivity(10(d_3_0))))))
			(line__49(_architecture 1 0 49 (_assignment (_simple)(_alias((tenmin)(BCDInput(d_7_4))))(_target(3))(_sensitivity(10(d_7_4))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . Arch_Display 2 -1
	)
)
I 000051 55 1673          1558180129049 Behavioral
(_unit VHDL (clockprescaler 0 5 (behavioral 0 10 ))
	(_version v98)
	(_time 1558180129050 2019.05.18 14:48:49)
	(_source (\./src/div.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code aaa5a1fda8fda8bcabaee8f1fbada8acafada9aca9)
	(_entity
		(_time 1558129173514)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in )(_event))))
		(_port (_internal Led ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{19~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 19)(i 0))))))
		(_signal (_internal prescaler ~STD_LOGIC_VECTOR{19~downto~0}~13 0 15 (_architecture (_uni (_string \"11110100001001000000"\)))))
		(_signal (_internal prescaler_counter ~STD_LOGIC_VECTOR{19~downto~0}~13 0 16 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal newClock ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ((i 2))))))
		(_process
			(line__23(_architecture 0 0 23 (_assignment (_simple)(_alias((Led)(newClock)))(_simpleassign BUF)(_target(1))(_sensitivity(4)))))
			(countClock(_architecture 1 0 24 (_process (_simple)(_target(3)(4))(_sensitivity(0)(4))(_read(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 33686018 )
	)
	(_model . Behavioral 2 -1
	)
)
I 000051 55 1447          1558180129100 nummin_arc
(_unit VHDL (nummin 0 6 (nummin_arc 0 14 ))
	(_version v98)
	(_time 1558180129101 2019.05.18 14:48:49)
	(_source (\./src/nummin.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code d9d6848ad58ed9cf8fdfc083dddf8cdedcdf8ddf8d)
	(_entity
		(_time 1558129173624)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{5~downto~0}~12 0 10 (_entity (_out ))))
		(_port (_internal tc ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_type (_internal ~INTEGER~range~0~to~60~13 0 17 (_scalar (_to (i 0)(i 60)))))
		(_variable (_internal m ~INTEGER~range~0~to~60~13 0 17 (_process 0 ((i 0)))))
		(_process
			(counter(_architecture 0 0 16 (_process (_simple)(_target(2)(3))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . nummin_arc 1 -1
	)
)
I 000051 55 1361          1558180129155 numora_arh
(_unit VHDL (numora 0 6 (numora_arh 0 13 ))
	(_version v98)
	(_time 1558180129156 2019.05.18 14:48:49)
	(_source (\./src/numora.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 07085b00055007115052155d570152000201530151)
	(_entity
		(_time 1558129173679)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10 (_entity (_out ))))
		(_type (_internal ~INTEGER~range~0~to~24~13 0 16 (_scalar (_to (i 0)(i 24)))))
		(_variable (_internal m ~INTEGER~range~0~to~24~13 0 16 (_process 0 ((i 0)))))
		(_process
			(counter(_architecture 0 0 15 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . numora_arh 1 -1
	)
)
I 000051 55 1162          1558180129209 numsec_arc
(_unit VHDL (numsec 0 6 (numsec_arc 0 13 ))
	(_version v98)
	(_time 1558180129210 2019.05.18 14:48:49)
	(_source (\./src/numsec.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 46491a45451146514415531c144013414340124145)
	(_entity
		(_time 1558129173739)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal tc ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_type (_internal ~INTEGER~range~0~to~60~13 0 16 (_scalar (_to (i 0)(i 60)))))
		(_variable (_internal m ~INTEGER~range~0~to~60~13 0 16 (_process 0 ((i 0)))))
		(_process
			(counter(_architecture 0 0 15 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . numsec_arc 1 -1
	)
)
I 000052 55 1365          1558180129263 numtemp_arh
(_unit VHDL (numtemp 0 6 (numtemp_arh 0 13 ))
	(_version v98)
	(_time 1558180129264 2019.05.18 14:48:49)
	(_source (\./src/numtemp.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 757a2975752275627021602f707275732072707321)
	(_entity
		(_time 1558129173791)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10 (_entity (_out ))))
		(_type (_internal ~INTEGER~range~0~to~31~13 0 16 (_scalar (_to (i 0)(i 31)))))
		(_variable (_internal m ~INTEGER~range~0~to~31~13 0 16 (_process 0 ((i 0)))))
		(_process
			(counter(_architecture 0 0 15 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . numtemp_arh 1 -1
	)
)
I 000049 55 4404          1558180129313 aAfisare
(_unit VHDL (eafisare 0 5 (aafisare 0 15 ))
	(_version v98)
	(_time 1558180129314 2019.05.18 14:48:49)
	(_source (\./src/afisooor.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code b3bcbfe7b1e4e1a5bfe7a0e9e3b4b1b5b6b5b6b5b2)
	(_entity
		(_time 1558131649190)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal digit0 ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~122 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal digit1 ~STD_LOGIC_VECTOR{3~downto~0}~122 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~124 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal digit2 ~STD_LOGIC_VECTOR{3~downto~0}~124 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~126 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal digit3 ~STD_LOGIC_VECTOR{3~downto~0}~126 0 9 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal cat ~STD_LOGIC_VECTOR{6~downto~0}~12 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal an ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal i0 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17 (_architecture (_uni (_string \"11111110"\)))))
		(_signal (_internal i1 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18 (_architecture (_uni (_string \"11111101"\)))))
		(_signal (_internal i2 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19 (_architecture (_uni (_string \"11111011"\)))))
		(_signal (_internal i3 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20 (_architecture (_uni (_string \"11111111"\)))))
		(_signal (_internal i4 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21 (_architecture (_uni (_string \"11111111"\)))))
		(_signal (_internal i5 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 22 (_architecture (_uni (_string \"11111111"\)))))
		(_signal (_internal i6 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 23 (_architecture (_uni (_string \"11111111"\)))))
		(_signal (_internal i7 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 24 (_architecture (_uni (_string \"11111111"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal count ~STD_LOGIC_VECTOR{15~downto~0}~13 0 26 (_architecture (_uni (_string \"0000000000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal m1 ~STD_LOGIC_VECTOR{3~downto~0}~13 0 27 (_architecture (_uni ))))
		(_process
			(line__31(_architecture 0 0 31 (_process (_simple)(_target(15))(_sensitivity(4))(_read(15)))))
			(line__40(_architecture 1 0 40 (_process (_simple)(_target(16))(_sensitivity(0)(1)(2)(3)(15(d_15_13))))))
			(line__53(_architecture 2 0 53 (_process (_simple)(_target(6))(_sensitivity(7)(8)(9)(10)(11)(12)(13)(14)(15(d_15_13))))))
			(line__69(_architecture 3 0 69 (_process (_simple)(_target(5))(_sensitivity(16)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(131586 )
		(197122 )
		(131842 )
		(197378 )
		(50529027 )
		(33686019 131586 )
		(50529027 197122 )
		(33686274 131587 )
		(33751810 131586 )
		(50528770 197122 )
		(33751554 131842 )
		(33686018 131842 )
		(50529027 131586 )
		(33686018 131586 )
		(33751554 131586 )
		(50463234 131586 )
		(50463234 131843 )
		(33686019 131843 )
		(33686274 197122 )
		(50463235 131586 )
		(33686019 197122 )
	)
	(_model . aAfisare 4 -1
	)
)
I 000043 55 17129         1558180129366 ex
(_unit VHDL (termostat 0 4 (ex 0 12 ))
	(_version v98)
	(_time 1558180129367 2019.05.18 14:48:49)
	(_source (\./src/termostat.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code e2ecefb1e5b4b4f4e7e5a4b9b0e5e6e4e3e5e6e5e6)
	(_entity
		(_time 1558129173846)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(ClockPrescaler
			(_object
				(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal Led ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
			)
		)
		(numtemp
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 70 (_entity (_out ))))
			)
		)
		(numora
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 64 (_entity (_out ))))
			)
		)
		(dmux_1t2
			(_object
				(_port (_internal input ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal sel0 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal output0 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
				(_port (_internal output1 ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
			)
		)
		(poarta_si
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
			)
		)
		(raminfr
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal we ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal a ~STD_LOGIC_VECTOR{4~downto~0}~13 0 24 (_entity (_in ))))
				(_port (_internal di ~STD_LOGIC_VECTOR{9~downto~0}~13 0 25 (_entity (_in ))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{9~downto~0}~132 0 26 (_entity (_out ))))
				(_port (_internal ao ~STD_LOGIC_VECTOR{4~downto~0}~134 0 27 (_entity (_out ))))
			)
		)
		(compare
			(_object
				(_port (_internal num1 ~STD_LOGIC_VECTOR{4~downto~0}~136 0 41 (_entity (_in ))))
				(_port (_internal num2 ~STD_LOGIC_VECTOR{4~downto~0}~138 0 42 (_entity (_in ))))
				(_port (_internal less ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
				(_port (_internal equal ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
				(_port (_internal greater ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
			)
		)
		(nummin
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{5~downto~0}~13 0 51 (_entity (_out ))))
				(_port (_internal tc ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_out ))))
			)
		)
		(numsec
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal tc ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_out ))))
			)
		)
		(Display
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 74 (_entity (_in ))))
				(_port (_internal BinInput ~STD_LOGIC_VECTOR{6~downto~0}~13 0 75 (_entity (_in ))))
				(_port (_internal unitmin ~STD_LOGIC_VECTOR{3~downto~0}~13 0 76 (_entity (_out ))))
				(_port (_internal tenmin ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 77 (_entity (_out ))))
			)
		)
		(eAfisare
			(_object
				(_port (_internal digit0 ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 82 (_entity (_in ))))
				(_port (_internal digit1 ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 83 (_entity (_in ))))
				(_port (_internal digit2 ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 84 (_entity (_in ))))
				(_port (_internal digit3 ~STD_LOGIC_VECTOR{3~downto~0}~1322 0 85 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 86 (_entity (_in ))))
				(_port (_internal cat ~STD_LOGIC_VECTOR{6~downto~0}~1324 0 87 (_entity (_out ))))
				(_port (_internal an ~STD_LOGIC_VECTOR{7~downto~0}~13 0 88 (_entity (_out ))))
			)
		)
	)
	(_instantiation DIV1 0 103 (_component ClockPrescaler )
		(_port
			((clock)(clk100))
			((Led)(out1))
		)
		(_use (_entity . ClockPrescaler)
		)
	)
	(_instantiation TEMPMIN1 0 104 (_component numtemp )
		(_port
			((clk)(TEMPMIN))
			((reset)(reset1))
			((dout)(tempbutonmin))
		)
		(_use (_entity . numtemp)
		)
	)
	(_instantiation TEMPMAX1 0 105 (_component numtemp )
		(_port
			((clk)(TEMPMAX))
			((reset)(reset1))
			((dout)(tempbutonmax))
		)
		(_use (_entity . numtemp)
		)
	)
	(_instantiation ORA1 0 106 (_component numora )
		(_port
			((clk)(ORA))
			((reset)(reset1))
			((dout)(orabuton))
		)
		(_use (_entity . numora)
		)
	)
	(_instantiation DEMUX 0 107 (_component dmux_1t2 )
		(_port
			((input)((i 3)))
			((sel0)(PROG))
			((output0)(out0))
			((output1)(outsi1))
		)
		(_use (_entity . dmux_1t2)
			(_port
				((input)(input))
				((sel0)(sel0))
				((output0)(output0))
				((output1)(output1))
			)
		)
	)
	(_instantiation POARTASI1 0 108 (_component poarta_si )
		(_port
			((A)(outsi1))
			((B)(SET))
			((C)((i 3)))
			((Y)(outsi2))
		)
		(_use (_entity . poarta_si)
			(_port
				((A)(A))
				((B)(B))
				((C)(C))
				((Y)(Y))
			)
		)
	)
	(_instantiation MEMRAM1 0 131 (_component raminfr )
		(_port
			((clk)(clk100))
			((we)(outsi2))
			((a)(adresa))
			((di)(datain))
			((dout)(memout))
			((ao)(adresa_out))
		)
		(_use (_entity . raminfr)
		)
	)
	(_instantiation CMP1 0 132 (_component compare )
		(_port
			((num1)(memout(d_9_5)))
			((num2)(tempsensor))
			((less)(cmp1out))
			((equal)(cmp1out0))
			((greater)(cmp1out00))
		)
		(_use (_entity . compare)
		)
	)
	(_instantiation CMP2 0 133 (_component compare )
		(_port
			((num1)(intcomp1))
			((num2)(intcomp2))
			((less)(cmp2out))
			((equal)(cmp2out0))
			((greater)(cmp2out00))
		)
		(_use (_entity . compare)
		)
	)
	(_instantiation CMP3 0 134 (_component compare )
		(_port
			((num1)(memout(d_4_0)))
			((num2)(tempsensor))
			((less)(cmp3out))
			((equal)(cmp3out0))
			((greater)(cmp3out00))
		)
		(_use (_entity . compare)
		)
	)
	(_instantiation ORA2 0 135 (_component numora )
		(_port
			((clk)(tc2))
			((reset)(reset1))
			((dout)(oraaf))
		)
		(_use (_entity . numora)
		)
	)
	(_instantiation MIN 0 136 (_component nummin )
		(_port
			((clk)(tc1))
			((reset)(reset1))
			((dout)(minaf))
			((tc)(tc2))
		)
		(_use (_entity . nummin)
		)
	)
	(_instantiation SEC 0 137 (_component numsec )
		(_port
			((clk)(out1))
			((reset)(reset1))
			((tc)(tc1))
		)
		(_use (_entity . numsec)
		)
	)
	(_instantiation preluaremin 0 157 (_component Display )
		(_port
			((CLK)(clk100))
			((BinInput)(minaf1))
			((unitmin)(afminunit))
			((tenmin)(afminten))
		)
		(_use (_entity . Display)
		)
	)
	(_instantiation preluareora 0 158 (_component Display )
		(_port
			((CLK)(clk100))
			((BinInput)(oraaf1))
			((unitmin)(aforaunit))
			((tenmin)(aforaten))
		)
		(_use (_entity . Display)
		)
	)
	(_instantiation preluaretemp 0 159 (_component Display )
		(_port
			((CLK)(clk100))
			((BinInput)(tempsensor1))
			((unitmin)(tempsensorunit))
			((tenmin)(tempsensorten))
		)
		(_use (_entity . Display)
		)
	)
	(_instantiation Display1 0 160 (_component eAfisare )
		(_port
			((digit0)(tempsensorunit))
			((digit1)(tempsensorten))
			((digit2)(afminunit))
			((digit3)(afminten))
			((clk)(clk100))
			((cat)(catod))
			((an)(anod))
		)
		(_use (_entity . eAfisare)
		)
	)
	(_object
		(_port (_internal SET ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal PROG ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal TEMPMIN ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal TEMPMAX ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal ORA ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal clk100 ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal tempsensor ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6 (_entity (_in ))))
		(_port (_internal heater ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal anod ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal catod ~STD_LOGIC_VECTOR{6~downto~0}~12 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~132 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~134 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~136 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~138 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 70 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 75 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 76 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 77 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 82 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 83 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1322 0 85 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1324 0 87 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 88 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal outsi1 ~extieee.std_logic_1164.STD_LOGIC 0 91 (_architecture (_uni ))))
		(_signal (_internal outsi2 ~extieee.std_logic_1164.STD_LOGIC 0 91 (_architecture (_uni ))))
		(_signal (_internal out0 ~extieee.std_logic_1164.STD_LOGIC 0 91 (_architecture (_uni ))))
		(_signal (_internal out1 ~extieee.std_logic_1164.STD_LOGIC 0 91 (_architecture (_uni ))))
		(_signal (_internal tc1 ~extieee.std_logic_1164.STD_LOGIC 0 91 (_architecture (_uni ))))
		(_signal (_internal tc2 ~extieee.std_logic_1164.STD_LOGIC 0 91 (_architecture (_uni ))))
		(_signal (_internal reset1 ~extieee.std_logic_1164.STD_LOGIC 0 91 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~1326 0 92 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal memout ~STD_LOGIC_VECTOR{9~downto~0}~1326 0 92 (_architecture (_uni ))))
		(_signal (_internal datain ~STD_LOGIC_VECTOR{9~downto~0}~1326 0 92 (_architecture (_uni ))))
		(_signal (_internal cmp1out ~extieee.std_logic_1164.STD_LOGIC 0 93 (_architecture (_uni ))))
		(_signal (_internal cmp1out0 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_architecture (_uni ))))
		(_signal (_internal cmp1out00 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_architecture (_uni ))))
		(_signal (_internal cmp2out ~extieee.std_logic_1164.STD_LOGIC 0 93 (_architecture (_uni ))))
		(_signal (_internal cmp2out0 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_architecture (_uni ))))
		(_signal (_internal cmp2out00 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_architecture (_uni ))))
		(_signal (_internal cmp3out ~extieee.std_logic_1164.STD_LOGIC 0 93 (_architecture (_uni ))))
		(_signal (_internal cmp3out0 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_architecture (_uni ))))
		(_signal (_internal cmp3out00 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~1328 0 94 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal intcomp1 ~STD_LOGIC_VECTOR{4~downto~0}~1328 0 94 (_architecture (_uni ))))
		(_signal (_internal intcomp2 ~STD_LOGIC_VECTOR{4~downto~0}~1328 0 94 (_architecture (_uni ))))
		(_signal (_internal tempbutonmin ~STD_LOGIC_VECTOR{4~downto~0}~1328 0 94 (_architecture (_uni ))))
		(_signal (_internal tempbutonmax ~STD_LOGIC_VECTOR{4~downto~0}~1328 0 94 (_architecture (_uni ))))
		(_signal (_internal orabuton ~STD_LOGIC_VECTOR{4~downto~0}~1328 0 94 (_architecture (_uni ))))
		(_signal (_internal oraaf ~STD_LOGIC_VECTOR{4~downto~0}~1328 0 94 (_architecture (_uni ))))
		(_signal (_internal adresa ~STD_LOGIC_VECTOR{4~downto~0}~1328 0 94 (_architecture (_uni ))))
		(_signal (_internal adresa_out ~STD_LOGIC_VECTOR{4~downto~0}~1328 0 94 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1330 0 95 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal minaf ~STD_LOGIC_VECTOR{5~downto~0}~1330 0 95 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1332 0 96 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal oraaf1 ~STD_LOGIC_VECTOR{6~downto~0}~1332 0 96 (_architecture (_uni ))))
		(_signal (_internal minaf1 ~STD_LOGIC_VECTOR{6~downto~0}~1332 0 96 (_architecture (_uni ))))
		(_signal (_internal tempsensor1 ~STD_LOGIC_VECTOR{6~downto~0}~1332 0 96 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1334 0 97 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal afminunit ~STD_LOGIC_VECTOR{3~downto~0}~1334 0 97 (_architecture (_uni ))))
		(_signal (_internal afminten ~STD_LOGIC_VECTOR{3~downto~0}~1334 0 97 (_architecture (_uni ))))
		(_signal (_internal aforaunit ~STD_LOGIC_VECTOR{3~downto~0}~1334 0 97 (_architecture (_uni ))))
		(_signal (_internal aforaten ~STD_LOGIC_VECTOR{3~downto~0}~1334 0 97 (_architecture (_uni ))))
		(_signal (_internal tempsensorunit ~STD_LOGIC_VECTOR{3~downto~0}~1334 0 97 (_architecture (_uni ))))
		(_signal (_internal tempsensorten ~STD_LOGIC_VECTOR{3~downto~0}~1334 0 97 (_architecture (_uni ))))
		(_process
			(line__101(_architecture 0 0 101 (_assignment (_simple)(_alias((reset1)(reset)))(_simpleassign BUF)(_target(17))(_sensitivity(6)))))
			(line__110(_architecture 1 0 110 (_process (_simple)(_target(19(d_9_5)))(_sensitivity(5))(_read(0)(1)(31)))))
			(line__117(_architecture 2 0 117 (_process (_simple)(_target(19(d_4_0)))(_sensitivity(5))(_read(0)(1)(19(d_9_5))(32)))))
			(line__124(_architecture 3 0 124 (_process (_simple)(_target(29)(30)(35))(_sensitivity(5))(_read(33)(34)(36)))))
			(line__139(_architecture 4 0 139 (_process (_simple)(_target(38)(39)(40))(_sensitivity(5))(_read(7)(34)(37)))))
			(line__146(_architecture 5 0 146 (_process (_simple)(_target(8))(_sensitivity(5))(_read(22)(24)(27)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 2 )
		(514 )
		(2 )
	)
	(_model . ex 6 -1
	)
)
I 000044 55 2145          1558180129422 syn
(_unit VHDL (raminfr 0 5 (syn 0 14 ))
	(_version v98)
	(_time 1558180129423 2019.05.18 14:48:49)
	(_source (\./src/memram.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 202e7324217720362875657a772722272226212674)
	(_entity
		(_time 1558133064434)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in )(_event))))
		(_port (_internal we ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal a ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal di ~STD_LOGIC_VECTOR{9~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{9~downto~0}~122 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal ao ~STD_LOGIC_VECTOR{4~downto~0}~124 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ram_type 0 15 (_array ~STD_LOGIC_VECTOR{9~downto~0}~13 ((_downto (i 31)(i 0))))))
		(_signal (_internal RAM ram_type 0 17 (_architecture (_uni ))))
		(_process
			(line__19(_architecture 0 0 19 (_process (_target(6)(4)(5))(_sensitivity(0)(6)(1)(2)(3))(_dssslsensitivity 1)(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_split (6)
	)
	(_model . syn 1 -1
	)
)
I 000047 55 4751          1558180129476 MS_arh
(_unit VHDL (ms 0 6 (ms_arh 0 9 ))
	(_version v98)
	(_time 1558180129477 2019.05.18 14:48:49)
	(_source (\./src/modul sim.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_code 4f404a4c1a184f584f400b141d491b484c491b484c)
	(_entity
		(_time 1558179106704)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	)
	(_component
		(termostat
			(_object
				(_port (_internal SET ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
				(_port (_internal PROG ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
				(_port (_internal TEMPMIN ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
				(_port (_internal TEMPMAX ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
				(_port (_internal ORA ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
				(_port (_internal clk100 ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
				(_port (_internal tempsensor ~STD_LOGIC_VECTOR{4~downto~0}~13 0 13 (_entity (_in ))))
				(_port (_internal heater ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
				(_port (_internal anod ~STD_LOGIC_VECTOR{7~downto~0}~13 0 15 (_entity (_out ))))
				(_port (_internal catod ~STD_LOGIC_VECTOR{6~downto~0}~13 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation UST 0 27 (_component termostat )
		(_port
			((SET)(A))
			((PROG)(B))
			((TEMPMIN)(C))
			((TEMPMAX)(D))
			((ORA)(E))
			((clk100)(F))
			((reset)(G))
			((tempsensor)(H))
			((heater)(I))
		)
		(_use (_entity . termostat)
			(_port
				((SET)(SET))
				((PROG)(PROG))
				((TEMPMIN)(TEMPMIN))
				((TEMPMAX)(TEMPMAX))
				((ORA)(ORA))
				((clk100)(clk100))
				((reset)(reset))
				((tempsensor)(tempsensor))
				((heater)(heater))
				((anod)(anod))
				((catod)(catod))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal E ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal F ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~132 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal H ~STD_LOGIC_VECTOR{4~downto~0}~132 0 20 (_architecture (_uni ))))
		(_signal (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ((i 2))))))
		(_constant (_internal clk_period ~extSTD.STANDARD.TIME 0 23 (_architecture ((ns 4607182418800017408)))))
		(_process
			(line__29(_architecture 0 0 29 (_assignment (_simple)(_target(0)))))
			(line__30(_architecture 1 0 30 (_assignment (_simple)(_target(1)))))
			(line__31(_architecture 2 0 31 (_assignment (_simple)(_target(2)))))
			(line__32(_architecture 3 0 32 (_assignment (_simple)(_target(3)))))
			(line__33(_architecture 4 0 33 (_assignment (_simple)(_alias((E)(_string \"0"\)))(_target(4)))))
			(line__34(_architecture 5 0 34 (_assignment (_simple)(_alias((G)(_string \"0"\)))(_target(6)))))
			(line__35(_architecture 6 0 35 (_assignment (_simple)(_target(7)))))
			(clk_process(_architecture 7 0 37 (_process (_wait_for)(_target(5)))))
			(line__45(_architecture 8 0 45 (_process (_simple)(_target(7))(_sensitivity(8))(_read(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 2 )
	)
	(_model . MS_arh 9 -1
	)
)
I 000051 55 1673          1558181625021 Behavioral
(_unit VHDL (clockprescaler 0 5 (behavioral 0 10 ))
	(_version v98)
	(_time 1558181625022 2019.05.18 15:13:45)
	(_source (\./src/div.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 4d4d1d4f4a1a4f5b4c4a0f161c4a4f4b484a4e4b4e)
	(_entity
		(_time 1558129173514)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in )(_event))))
		(_port (_internal Led ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{19~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 19)(i 0))))))
		(_signal (_internal prescaler ~STD_LOGIC_VECTOR{19~downto~0}~13 0 14 (_architecture (_uni (_string \"11110100001001000000"\)))))
		(_signal (_internal prescaler_counter ~STD_LOGIC_VECTOR{19~downto~0}~13 0 15 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal newClock ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ((i 2))))))
		(_process
			(line__22(_architecture 0 0 22 (_assignment (_simple)(_alias((Led)(newClock)))(_simpleassign BUF)(_target(1))(_sensitivity(4)))))
			(countClock(_architecture 1 0 23 (_process (_simple)(_target(3)(4))(_sensitivity(4)(0))(_read(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 33686018 )
	)
	(_model . Behavioral 2 -1
	)
)
I 000053 55 4466          1558181645410 Arch_Display
(_unit VHDL (display 0 6 (arch_display 0 13 ))
	(_version v98)
	(_time 1558181645411 2019.05.18 15:14:05)
	(_source (\./src/Display.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_code f3a7a5a3f9a5a4e4f0f1b0a9a3f4faf5f7f5faf4f0)
	(_entity
		(_time 1558129173459)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	)
	(_component
		(BinaryToBCD
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal Input ~STD_LOGIC_VECTOR{6~downto~0}~13 0 17 (_entity (_in ))))
				(_port (_internal Output ~STD_LOGIC_VECTOR{11~downto~0}~13 0 18 (_entity (_out ))))
			)
		)
	)
	(_instantiation OP2 0 46 (_component BinaryToBCD )
		(_port
			((CLK)(clk))
			((Input)(BinInput))
			((Output)(BCDInput))
		)
		(_use (_entity . BinaryToBCD)
		)
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal BinInput ~STD_LOGIC_VECTOR{6~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal unitmin ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal tenmin ~STD_LOGIC_VECTOR{3~downto~0}~122 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal digitUnit ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26 (_architecture (_uni ))))
		(_signal (_internal digitTen ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26 (_architecture (_uni ))))
		(_signal (_internal digitHun ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal Led_activating_counter ~STD_LOGIC_VECTOR{1~downto~0}~13 0 27 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal MUX ~STD_LOGIC_VECTOR{3~downto~0}~13 0 28 (_architecture (_uni (_string \"0000"\)))))
		(_signal (_internal CLK_out ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~132 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_signal (_internal BCDInput ~STD_LOGIC_VECTOR{11~downto~0}~132 0 30 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~134 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~136 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~138 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1312 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_process
			(line__48(_architecture 0 0 48 (_assignment (_simple)(_alias((unitmin)(BCDInput(d_3_0))))(_target(2))(_sensitivity(10(d_3_0))))))
			(line__49(_architecture 1 0 49 (_assignment (_simple)(_alias((tenmin)(BCDInput(d_7_4))))(_target(3))(_sensitivity(10(d_7_4))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . Arch_Display 2 -1
	)
)
I 000053 55 3597          1558181673167 Arch_Display
(_unit VHDL (display 0 6 (arch_display 0 13 ))
	(_version v98)
	(_time 1558181673168 2019.05.18 15:14:33)
	(_source (\./src/Display.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_code 5b5f5758000d0c4c595f18010b5c525d5f5d525c58)
	(_entity
		(_time 1558129173459)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	)
	(_component
		(BinaryToBCD
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal Input ~STD_LOGIC_VECTOR{6~downto~0}~13 0 17 (_entity (_in ))))
				(_port (_internal Output ~STD_LOGIC_VECTOR{11~downto~0}~13 0 18 (_entity (_out ))))
			)
		)
	)
	(_instantiation OP2 0 28 (_component BinaryToBCD )
		(_port
			((CLK)(clk))
			((Input)(BinInput))
			((Output)(BCDInput))
		)
		(_use (_entity . BinaryToBCD)
		)
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal BinInput ~STD_LOGIC_VECTOR{6~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal unitmin ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal tenmin ~STD_LOGIC_VECTOR{3~downto~0}~122 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal digitUnit ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21 (_architecture (_uni ))))
		(_signal (_internal digitTen ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21 (_architecture (_uni ))))
		(_signal (_internal digitHun ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal Led_activating_counter ~STD_LOGIC_VECTOR{1~downto~0}~13 0 22 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal MUX ~STD_LOGIC_VECTOR{3~downto~0}~13 0 23 (_architecture (_uni (_string \"0000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~132 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_signal (_internal BCDInput ~STD_LOGIC_VECTOR{11~downto~0}~132 0 24 (_architecture (_uni ))))
		(_process
			(line__30(_architecture 0 0 30 (_assignment (_simple)(_alias((unitmin)(BCDInput(d_3_0))))(_target(2))(_sensitivity(9(d_3_0))))))
			(line__31(_architecture 1 0 31 (_assignment (_simple)(_alias((tenmin)(BCDInput(d_7_4))))(_target(3))(_sensitivity(9(d_7_4))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . Arch_Display 2 -1
	)
)
I 000053 55 2819          1558181707157 Arch_Display
(_unit VHDL (display 0 6 (arch_display 0 13 ))
	(_version v98)
	(_time 1558181707158 2019.05.18 15:15:07)
	(_source (\./src/Display.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_code 24737420297273332574677e74232d2220222d2327)
	(_entity
		(_time 1558129173459)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	)
	(_component
		(BinaryToBCD
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal Input ~STD_LOGIC_VECTOR{6~downto~0}~13 0 17 (_entity (_in ))))
				(_port (_internal Output ~STD_LOGIC_VECTOR{11~downto~0}~13 0 18 (_entity (_out ))))
			)
		)
	)
	(_instantiation OP2 0 25 (_component BinaryToBCD )
		(_port
			((CLK)(clk))
			((Input)(BinInput))
			((Output)(BCDInput))
		)
		(_use (_entity . BinaryToBCD)
		)
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal BinInput ~STD_LOGIC_VECTOR{6~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal unitmin ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal tenmin ~STD_LOGIC_VECTOR{3~downto~0}~122 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~132 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_signal (_internal BCDInput ~STD_LOGIC_VECTOR{11~downto~0}~132 0 21 (_architecture (_uni ))))
		(_process
			(line__27(_architecture 0 0 27 (_assignment (_simple)(_alias((unitmin)(BCDInput(d_3_0))))(_target(2))(_sensitivity(4(d_3_0))))))
			(line__28(_architecture 1 0 28 (_assignment (_simple)(_alias((tenmin)(BCDInput(d_7_4))))(_target(3))(_sensitivity(4(d_7_4))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . Arch_Display 2 -1
	)
)
I 000042 55 2070          1558181914360 A
(_unit VHDL (binarytobcd 0 6 (a 0 12 ))
	(_version v98)
	(_time 1558181914361 2019.05.18 15:18:34)
	(_source (\./src/BinaryToBcd.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_code 84d6808a89d38592878496dfdc838082d282868287)
	(_entity
		(_time 1558129173244)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal Input ~STD_LOGIC_VECTOR{6~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_port (_internal Output ~STD_LOGIC_VECTOR{11~downto~0}~12 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~132 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_process
			(line__39(_architecture 0 0 39 (_assignment (_simple)(_target(2))(_sensitivity(1)))))
		)
		(_subprogram
			(_internal BinToBCD 1 0 14 (_architecture (_function (_uto))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(33686018 33686018 33686018 )
		(33686274 )
		(50528770 )
	)
	(_model . A 2 -1
	)
)
I 000043 55 1058          1558186434017 si
(_unit VHDL (poarta_si 0 6 (si 0 11 ))
	(_version v98)
	(_time 1558186434018 2019.05.18 16:33:54)
	(_source (\./src/andgate.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_code 71252570262624667322652b217427767277787671)
	(_entity
		(_time 1558129173099)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_process
			(line__13(_architecture 0 0 13 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . si 1 -1
	)
)
I 000042 55 2070          1558186434137 A
(_unit VHDL (binarytobcd 0 6 (a 0 12 ))
	(_version v98)
	(_time 1558186434138 2019.05.18 16:33:54)
	(_source (\./src/BinaryToBcd.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_code df8a898d8088dec9dcdfcd8487d8dbd989d9ddd9dc)
	(_entity
		(_time 1558129173244)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal Input ~STD_LOGIC_VECTOR{6~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_port (_internal Output ~STD_LOGIC_VECTOR{11~downto~0}~12 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~132 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_process
			(line__39(_architecture 0 0 39 (_assignment (_simple)(_target(2))(_sensitivity(1)))))
		)
		(_subprogram
			(_internal BinToBCD 1 0 14 (_architecture (_function (_uto))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(33686018 33686018 33686018 )
		(33686274 )
		(50528770 )
	)
	(_model . A 2 -1
	)
)
I 000051 55 1330          1558186434247 Behavioral
(_unit VHDL (compare 0 4 (behavioral 0 12 ))
	(_version v98)
	(_time 1558186434248 2019.05.18 16:33:54)
	(_source (\./src/comparator.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 4c191a4e491b4c5b4d1e5d171f4a494a4f4a1a4a18)
	(_entity
		(_time 1558129173349)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal num1 ~STD_LOGIC_VECTOR{4~downto~0}~12 0 5 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal num2 ~STD_LOGIC_VECTOR{4~downto~0}~122 0 6 (_entity (_in ))))
		(_port (_internal less ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal equal ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_port (_internal greater ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_process
			(line__14(_architecture 0 0 14 (_process (_simple)(_target(2)(3)(4))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Behavioral 1 -1
	)
)
I 000052 55 1087          1558186434307 dmux_1t2_ar
(_unit VHDL (dmux_1t2 0 4 (dmux_1t2_ar 0 12 ))
	(_version v98)
	(_time 1558186434308 2019.05.18 16:33:54)
	(_source (\./src/demux12.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 8adfdb848fdcdb9d82d9ccd5da8d8e89888c8e8cde)
	(_entity
		(_time 1558129173404)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal input ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal sel0 ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal output0 ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_port (_internal output1 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_process
			(line__14(_architecture 0 0 14 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
			(line__15(_architecture 1 0 15 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . dmux_1t2_ar 2 -1
	)
)
I 000053 55 2819          1558186434367 Arch_Display
(_unit VHDL (display 0 6 (arch_display 0 13 ))
	(_version v98)
	(_time 1558186434368 2019.05.18 16:33:54)
	(_source (\./src/Display.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_code c99c989cc99f9edec8998a9399cec0cfcdcfc0ceca)
	(_entity
		(_time 1558129173459)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	)
	(_component
		(BinaryToBCD
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal Input ~STD_LOGIC_VECTOR{6~downto~0}~13 0 17 (_entity (_in ))))
				(_port (_internal Output ~STD_LOGIC_VECTOR{11~downto~0}~13 0 18 (_entity (_out ))))
			)
		)
	)
	(_instantiation OP2 0 25 (_component BinaryToBCD )
		(_port
			((CLK)(clk))
			((Input)(BinInput))
			((Output)(BCDInput))
		)
		(_use (_entity . BinaryToBCD)
		)
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal BinInput ~STD_LOGIC_VECTOR{6~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal unitmin ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal tenmin ~STD_LOGIC_VECTOR{3~downto~0}~122 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~132 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_signal (_internal BCDInput ~STD_LOGIC_VECTOR{11~downto~0}~132 0 21 (_architecture (_uni ))))
		(_process
			(line__27(_architecture 0 0 27 (_assignment (_simple)(_alias((unitmin)(BCDInput(d_3_0))))(_target(2))(_sensitivity(4(d_3_0))))))
			(line__28(_architecture 1 0 28 (_assignment (_simple)(_alias((tenmin)(BCDInput(d_7_4))))(_target(3))(_sensitivity(4(d_7_4))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . Arch_Display 2 -1
	)
)
I 000051 55 1673          1558186434427 Behavioral
(_unit VHDL (clockprescaler 0 5 (behavioral 0 10 ))
	(_version v98)
	(_time 1558186434428 2019.05.18 16:33:54)
	(_source (\./src/div.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 07525201535005110600455c560005010200040104)
	(_entity
		(_time 1558129173514)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in )(_event))))
		(_port (_internal Led ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{19~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 19)(i 0))))))
		(_signal (_internal prescaler ~STD_LOGIC_VECTOR{19~downto~0}~13 0 14 (_architecture (_uni (_string \"11110100001001000000"\)))))
		(_signal (_internal prescaler_counter ~STD_LOGIC_VECTOR{19~downto~0}~13 0 15 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal newClock ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ((i 2))))))
		(_process
			(line__22(_architecture 0 0 22 (_assignment (_simple)(_alias((Led)(newClock)))(_simpleassign BUF)(_target(1))(_sensitivity(4)))))
			(countClock(_architecture 1 0 23 (_process (_simple)(_target(3)(4))(_sensitivity(0)(4))(_read(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 33686018 )
	)
	(_model . Behavioral 2 -1
	)
)
I 000051 55 1447          1558186434487 nummin_arc
(_unit VHDL (nummin 0 6 (nummin_arc 0 14 ))
	(_version v98)
	(_time 1558186434488 2019.05.18 16:33:54)
	(_source (\./src/nummin.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 451046464512455313435c1f414310424043114311)
	(_entity
		(_time 1558129173624)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{5~downto~0}~12 0 10 (_entity (_out ))))
		(_port (_internal tc ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_type (_internal ~INTEGER~range~0~to~60~13 0 17 (_scalar (_to (i 0)(i 60)))))
		(_variable (_internal m ~INTEGER~range~0~to~60~13 0 17 (_process 0 ((i 0)))))
		(_process
			(counter(_architecture 0 0 16 (_process (_simple)(_target(2)(3))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . nummin_arc 1 -1
	)
)
I 000051 55 1361          1558186434547 numora_arh
(_unit VHDL (numora 0 6 (numora_arh 0 13 ))
	(_version v98)
	(_time 1558186434548 2019.05.18 16:33:54)
	(_source (\./src/numora.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 84d1878b85d38492d3d196ded482d1838182d082d2)
	(_entity
		(_time 1558129173679)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10 (_entity (_out ))))
		(_type (_internal ~INTEGER~range~0~to~24~13 0 16 (_scalar (_to (i 0)(i 24)))))
		(_variable (_internal m ~INTEGER~range~0~to~24~13 0 16 (_process 0 ((i 0)))))
		(_process
			(counter(_architecture 0 0 15 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . numora_arh 1 -1
	)
)
I 000051 55 1162          1558186434607 numsec_arc
(_unit VHDL (numsec 0 6 (numsec_arc 0 13 ))
	(_version v98)
	(_time 1558186434608 2019.05.18 16:33:54)
	(_source (\./src/numsec.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code b3e6b0e6b5e4b3a4b1e0a6e9e1b5e6b4b6b5e7b4b0)
	(_entity
		(_time 1558129173739)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal tc ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_type (_internal ~INTEGER~range~0~to~60~13 0 16 (_scalar (_to (i 0)(i 60)))))
		(_variable (_internal m ~INTEGER~range~0~to~60~13 0 16 (_process 0 ((i 0)))))
		(_process
			(counter(_architecture 0 0 15 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . numsec_arc 1 -1
	)
)
I 000052 55 1365          1558186434667 numtemp_arh
(_unit VHDL (numtemp 0 6 (numtemp_arh 0 13 ))
	(_version v98)
	(_time 1558186434668 2019.05.18 16:33:54)
	(_source (\./src/numtemp.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code f1a4f2a0f5a6f1e6f4a5e4abf4f6f1f7a4f6f4f7a5)
	(_entity
		(_time 1558129173791)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10 (_entity (_out ))))
		(_type (_internal ~INTEGER~range~0~to~31~13 0 16 (_scalar (_to (i 0)(i 31)))))
		(_variable (_internal m ~INTEGER~range~0~to~31~13 0 16 (_process 0 ((i 0)))))
		(_process
			(counter(_architecture 0 0 15 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . numtemp_arh 1 -1
	)
)
I 000049 55 4404          1558186434727 aAfisare
(_unit VHDL (eafisare 0 5 (aafisare 0 15 ))
	(_version v98)
	(_time 1558186434728 2019.05.18 16:33:54)
	(_source (\./src/afisooor.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 2f7d2a2b78787d39237b3c757f282d292a292a292e)
	(_entity
		(_time 1558131649190)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal digit0 ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~122 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal digit1 ~STD_LOGIC_VECTOR{3~downto~0}~122 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~124 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal digit2 ~STD_LOGIC_VECTOR{3~downto~0}~124 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~126 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal digit3 ~STD_LOGIC_VECTOR{3~downto~0}~126 0 9 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal cat ~STD_LOGIC_VECTOR{6~downto~0}~12 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal an ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal i0 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17 (_architecture (_uni (_string \"11111110"\)))))
		(_signal (_internal i1 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18 (_architecture (_uni (_string \"11111101"\)))))
		(_signal (_internal i2 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19 (_architecture (_uni (_string \"11111011"\)))))
		(_signal (_internal i3 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20 (_architecture (_uni (_string \"11111111"\)))))
		(_signal (_internal i4 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21 (_architecture (_uni (_string \"11111111"\)))))
		(_signal (_internal i5 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 22 (_architecture (_uni (_string \"11111111"\)))))
		(_signal (_internal i6 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 23 (_architecture (_uni (_string \"11111111"\)))))
		(_signal (_internal i7 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 24 (_architecture (_uni (_string \"11111111"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal count ~STD_LOGIC_VECTOR{15~downto~0}~13 0 26 (_architecture (_uni (_string \"0000000000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal m1 ~STD_LOGIC_VECTOR{3~downto~0}~13 0 27 (_architecture (_uni ))))
		(_process
			(line__31(_architecture 0 0 31 (_process (_simple)(_target(15))(_sensitivity(4))(_read(15)))))
			(line__40(_architecture 1 0 40 (_process (_simple)(_target(16))(_sensitivity(0)(1)(2)(3)(15(d_15_13))))))
			(line__53(_architecture 2 0 53 (_process (_simple)(_target(6))(_sensitivity(7)(8)(9)(10)(11)(12)(13)(14)(15(d_15_13))))))
			(line__69(_architecture 3 0 69 (_process (_simple)(_target(5))(_sensitivity(16)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(131586 )
		(197122 )
		(131842 )
		(197378 )
		(50529027 )
		(33686019 131586 )
		(50529027 197122 )
		(33686274 131587 )
		(33751810 131586 )
		(50528770 197122 )
		(33751554 131842 )
		(33686018 131842 )
		(50529027 131586 )
		(33686018 131586 )
		(33751554 131586 )
		(50463234 131586 )
		(50463234 131843 )
		(33686019 131843 )
		(33686274 197122 )
		(50463235 131586 )
		(33686019 197122 )
	)
	(_model . aAfisare 4 -1
	)
)
I 000044 55 2145          1558186434787 syn
(_unit VHDL (raminfr 0 5 (syn 0 14 ))
	(_version v98)
	(_time 1558186434788 2019.05.18 16:33:54)
	(_source (\./src/memram.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 6e3d6c6e3a396e78663b2b3439696c696c686f683a)
	(_entity
		(_time 1558133064434)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in )(_event))))
		(_port (_internal we ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal a ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal di ~STD_LOGIC_VECTOR{9~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{9~downto~0}~122 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal ao ~STD_LOGIC_VECTOR{4~downto~0}~124 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ram_type 0 15 (_array ~STD_LOGIC_VECTOR{9~downto~0}~13 ((_downto (i 31)(i 0))))))
		(_signal (_internal RAM ram_type 0 17 (_architecture (_uni ))))
		(_process
			(line__19(_architecture 0 0 19 (_process (_target(4)(5)(6))(_sensitivity(0)(1)(2)(3)(6))(_dssslsensitivity 1)(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_split (6)
	)
	(_model . syn 1 -1
	)
)
I 000043 55 17129         1558186434847 ex
(_unit VHDL (termostat 0 4 (ex 0 12 ))
	(_version v98)
	(_time 1558186434848 2019.05.18 16:33:54)
	(_source (\./src/termostat.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code acffa8fbfafafabaa9abeaf7feaba8aaadaba8aba8)
	(_entity
		(_time 1558129173846)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(ClockPrescaler
			(_object
				(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal Led ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
			)
		)
		(numtemp
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 70 (_entity (_out ))))
			)
		)
		(numora
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 64 (_entity (_out ))))
			)
		)
		(dmux_1t2
			(_object
				(_port (_internal input ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal sel0 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal output0 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
				(_port (_internal output1 ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
			)
		)
		(poarta_si
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
			)
		)
		(raminfr
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal we ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal a ~STD_LOGIC_VECTOR{4~downto~0}~13 0 24 (_entity (_in ))))
				(_port (_internal di ~STD_LOGIC_VECTOR{9~downto~0}~13 0 25 (_entity (_in ))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{9~downto~0}~132 0 26 (_entity (_out ))))
				(_port (_internal ao ~STD_LOGIC_VECTOR{4~downto~0}~134 0 27 (_entity (_out ))))
			)
		)
		(compare
			(_object
				(_port (_internal num1 ~STD_LOGIC_VECTOR{4~downto~0}~136 0 41 (_entity (_in ))))
				(_port (_internal num2 ~STD_LOGIC_VECTOR{4~downto~0}~138 0 42 (_entity (_in ))))
				(_port (_internal less ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
				(_port (_internal equal ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
				(_port (_internal greater ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
			)
		)
		(nummin
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{5~downto~0}~13 0 51 (_entity (_out ))))
				(_port (_internal tc ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_out ))))
			)
		)
		(numsec
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal tc ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_out ))))
			)
		)
		(Display
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 74 (_entity (_in ))))
				(_port (_internal BinInput ~STD_LOGIC_VECTOR{6~downto~0}~13 0 75 (_entity (_in ))))
				(_port (_internal unitmin ~STD_LOGIC_VECTOR{3~downto~0}~13 0 76 (_entity (_out ))))
				(_port (_internal tenmin ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 77 (_entity (_out ))))
			)
		)
		(eAfisare
			(_object
				(_port (_internal digit0 ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 82 (_entity (_in ))))
				(_port (_internal digit1 ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 83 (_entity (_in ))))
				(_port (_internal digit2 ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 84 (_entity (_in ))))
				(_port (_internal digit3 ~STD_LOGIC_VECTOR{3~downto~0}~1322 0 85 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 86 (_entity (_in ))))
				(_port (_internal cat ~STD_LOGIC_VECTOR{6~downto~0}~1324 0 87 (_entity (_out ))))
				(_port (_internal an ~STD_LOGIC_VECTOR{7~downto~0}~13 0 88 (_entity (_out ))))
			)
		)
	)
	(_instantiation DIV1 0 103 (_component ClockPrescaler )
		(_port
			((clock)(clk100))
			((Led)(out1))
		)
		(_use (_entity . ClockPrescaler)
		)
	)
	(_instantiation TEMPMIN1 0 104 (_component numtemp )
		(_port
			((clk)(TEMPMIN))
			((reset)(reset1))
			((dout)(tempbutonmin))
		)
		(_use (_entity . numtemp)
		)
	)
	(_instantiation TEMPMAX1 0 105 (_component numtemp )
		(_port
			((clk)(TEMPMAX))
			((reset)(reset1))
			((dout)(tempbutonmax))
		)
		(_use (_entity . numtemp)
		)
	)
	(_instantiation ORA1 0 106 (_component numora )
		(_port
			((clk)(ORA))
			((reset)(reset1))
			((dout)(orabuton))
		)
		(_use (_entity . numora)
		)
	)
	(_instantiation DEMUX 0 107 (_component dmux_1t2 )
		(_port
			((input)((i 3)))
			((sel0)(PROG))
			((output0)(out0))
			((output1)(outsi1))
		)
		(_use (_entity . dmux_1t2)
			(_port
				((input)(input))
				((sel0)(sel0))
				((output0)(output0))
				((output1)(output1))
			)
		)
	)
	(_instantiation POARTASI1 0 108 (_component poarta_si )
		(_port
			((A)(outsi1))
			((B)(SET))
			((C)((i 3)))
			((Y)(outsi2))
		)
		(_use (_entity . poarta_si)
			(_port
				((A)(A))
				((B)(B))
				((C)(C))
				((Y)(Y))
			)
		)
	)
	(_instantiation MEMRAM1 0 131 (_component raminfr )
		(_port
			((clk)(clk100))
			((we)(outsi2))
			((a)(adresa))
			((di)(datain))
			((dout)(memout))
			((ao)(adresa_out))
		)
		(_use (_entity . raminfr)
		)
	)
	(_instantiation CMP1 0 132 (_component compare )
		(_port
			((num1)(memout(d_9_5)))
			((num2)(tempsensor))
			((less)(cmp1out))
			((equal)(cmp1out0))
			((greater)(cmp1out00))
		)
		(_use (_entity . compare)
		)
	)
	(_instantiation CMP2 0 133 (_component compare )
		(_port
			((num1)(intcomp1))
			((num2)(intcomp2))
			((less)(cmp2out))
			((equal)(cmp2out0))
			((greater)(cmp2out00))
		)
		(_use (_entity . compare)
		)
	)
	(_instantiation CMP3 0 134 (_component compare )
		(_port
			((num1)(memout(d_4_0)))
			((num2)(tempsensor))
			((less)(cmp3out))
			((equal)(cmp3out0))
			((greater)(cmp3out00))
		)
		(_use (_entity . compare)
		)
	)
	(_instantiation ORA2 0 135 (_component numora )
		(_port
			((clk)(tc2))
			((reset)(reset1))
			((dout)(oraaf))
		)
		(_use (_entity . numora)
		)
	)
	(_instantiation MIN 0 136 (_component nummin )
		(_port
			((clk)(tc1))
			((reset)(reset1))
			((dout)(minaf))
			((tc)(tc2))
		)
		(_use (_entity . nummin)
		)
	)
	(_instantiation SEC 0 137 (_component numsec )
		(_port
			((clk)(out1))
			((reset)(reset1))
			((tc)(tc1))
		)
		(_use (_entity . numsec)
		)
	)
	(_instantiation preluaremin 0 157 (_component Display )
		(_port
			((CLK)(clk100))
			((BinInput)(minaf1))
			((unitmin)(afminunit))
			((tenmin)(afminten))
		)
		(_use (_entity . Display)
		)
	)
	(_instantiation preluareora 0 158 (_component Display )
		(_port
			((CLK)(clk100))
			((BinInput)(oraaf1))
			((unitmin)(aforaunit))
			((tenmin)(aforaten))
		)
		(_use (_entity . Display)
		)
	)
	(_instantiation preluaretemp 0 159 (_component Display )
		(_port
			((CLK)(clk100))
			((BinInput)(tempsensor1))
			((unitmin)(tempsensorunit))
			((tenmin)(tempsensorten))
		)
		(_use (_entity . Display)
		)
	)
	(_instantiation Display1 0 160 (_component eAfisare )
		(_port
			((digit0)(tempsensorunit))
			((digit1)(tempsensorten))
			((digit2)(afminunit))
			((digit3)(afminten))
			((clk)(clk100))
			((cat)(catod))
			((an)(anod))
		)
		(_use (_entity . eAfisare)
		)
	)
	(_object
		(_port (_internal SET ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal PROG ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal TEMPMIN ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal TEMPMAX ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal ORA ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal clk100 ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal tempsensor ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6 (_entity (_in ))))
		(_port (_internal heater ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal anod ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal catod ~STD_LOGIC_VECTOR{6~downto~0}~12 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~132 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~134 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~136 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~138 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 70 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 75 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 76 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 77 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 82 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 83 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1322 0 85 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1324 0 87 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 88 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal outsi1 ~extieee.std_logic_1164.STD_LOGIC 0 91 (_architecture (_uni ))))
		(_signal (_internal outsi2 ~extieee.std_logic_1164.STD_LOGIC 0 91 (_architecture (_uni ))))
		(_signal (_internal out0 ~extieee.std_logic_1164.STD_LOGIC 0 91 (_architecture (_uni ))))
		(_signal (_internal out1 ~extieee.std_logic_1164.STD_LOGIC 0 91 (_architecture (_uni ))))
		(_signal (_internal tc1 ~extieee.std_logic_1164.STD_LOGIC 0 91 (_architecture (_uni ))))
		(_signal (_internal tc2 ~extieee.std_logic_1164.STD_LOGIC 0 91 (_architecture (_uni ))))
		(_signal (_internal reset1 ~extieee.std_logic_1164.STD_LOGIC 0 91 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~1326 0 92 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal memout ~STD_LOGIC_VECTOR{9~downto~0}~1326 0 92 (_architecture (_uni ))))
		(_signal (_internal datain ~STD_LOGIC_VECTOR{9~downto~0}~1326 0 92 (_architecture (_uni ))))
		(_signal (_internal cmp1out ~extieee.std_logic_1164.STD_LOGIC 0 93 (_architecture (_uni ))))
		(_signal (_internal cmp1out0 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_architecture (_uni ))))
		(_signal (_internal cmp1out00 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_architecture (_uni ))))
		(_signal (_internal cmp2out ~extieee.std_logic_1164.STD_LOGIC 0 93 (_architecture (_uni ))))
		(_signal (_internal cmp2out0 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_architecture (_uni ))))
		(_signal (_internal cmp2out00 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_architecture (_uni ))))
		(_signal (_internal cmp3out ~extieee.std_logic_1164.STD_LOGIC 0 93 (_architecture (_uni ))))
		(_signal (_internal cmp3out0 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_architecture (_uni ))))
		(_signal (_internal cmp3out00 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~1328 0 94 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal intcomp1 ~STD_LOGIC_VECTOR{4~downto~0}~1328 0 94 (_architecture (_uni ))))
		(_signal (_internal intcomp2 ~STD_LOGIC_VECTOR{4~downto~0}~1328 0 94 (_architecture (_uni ))))
		(_signal (_internal tempbutonmin ~STD_LOGIC_VECTOR{4~downto~0}~1328 0 94 (_architecture (_uni ))))
		(_signal (_internal tempbutonmax ~STD_LOGIC_VECTOR{4~downto~0}~1328 0 94 (_architecture (_uni ))))
		(_signal (_internal orabuton ~STD_LOGIC_VECTOR{4~downto~0}~1328 0 94 (_architecture (_uni ))))
		(_signal (_internal oraaf ~STD_LOGIC_VECTOR{4~downto~0}~1328 0 94 (_architecture (_uni ))))
		(_signal (_internal adresa ~STD_LOGIC_VECTOR{4~downto~0}~1328 0 94 (_architecture (_uni ))))
		(_signal (_internal adresa_out ~STD_LOGIC_VECTOR{4~downto~0}~1328 0 94 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1330 0 95 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal minaf ~STD_LOGIC_VECTOR{5~downto~0}~1330 0 95 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1332 0 96 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal oraaf1 ~STD_LOGIC_VECTOR{6~downto~0}~1332 0 96 (_architecture (_uni ))))
		(_signal (_internal minaf1 ~STD_LOGIC_VECTOR{6~downto~0}~1332 0 96 (_architecture (_uni ))))
		(_signal (_internal tempsensor1 ~STD_LOGIC_VECTOR{6~downto~0}~1332 0 96 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1334 0 97 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal afminunit ~STD_LOGIC_VECTOR{3~downto~0}~1334 0 97 (_architecture (_uni ))))
		(_signal (_internal afminten ~STD_LOGIC_VECTOR{3~downto~0}~1334 0 97 (_architecture (_uni ))))
		(_signal (_internal aforaunit ~STD_LOGIC_VECTOR{3~downto~0}~1334 0 97 (_architecture (_uni ))))
		(_signal (_internal aforaten ~STD_LOGIC_VECTOR{3~downto~0}~1334 0 97 (_architecture (_uni ))))
		(_signal (_internal tempsensorunit ~STD_LOGIC_VECTOR{3~downto~0}~1334 0 97 (_architecture (_uni ))))
		(_signal (_internal tempsensorten ~STD_LOGIC_VECTOR{3~downto~0}~1334 0 97 (_architecture (_uni ))))
		(_process
			(line__101(_architecture 0 0 101 (_assignment (_simple)(_alias((reset1)(reset)))(_simpleassign BUF)(_target(17))(_sensitivity(6)))))
			(line__110(_architecture 1 0 110 (_process (_simple)(_target(19(d_9_5)))(_sensitivity(5))(_read(0)(1)(31)))))
			(line__117(_architecture 2 0 117 (_process (_simple)(_target(19(d_4_0)))(_sensitivity(5))(_read(0)(1)(19(d_9_5))(32)))))
			(line__124(_architecture 3 0 124 (_process (_simple)(_target(29)(30)(35))(_sensitivity(5))(_read(33)(34)(36)))))
			(line__139(_architecture 4 0 139 (_process (_simple)(_target(38)(39)(40))(_sensitivity(5))(_read(7)(34)(37)))))
			(line__146(_architecture 5 0 146 (_process (_simple)(_target(8))(_sensitivity(5))(_read(22)(24)(27)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 2 )
		(514 )
		(2 )
	)
	(_model . ex 6 -1
	)
)
I 000047 55 4751          1558186434907 MS_arh
(_unit VHDL (ms 0 6 (ms_arh 0 9 ))
	(_version v98)
	(_time 1558186434908 2019.05.18 16:33:54)
	(_source (\./src/modul sim.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_code ebb9bfb9babcebfcebe4afb0b9edbfece8edbfece8)
	(_entity
		(_time 1558179106704)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	)
	(_component
		(termostat
			(_object
				(_port (_internal SET ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
				(_port (_internal PROG ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
				(_port (_internal TEMPMIN ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
				(_port (_internal TEMPMAX ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
				(_port (_internal ORA ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
				(_port (_internal clk100 ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
				(_port (_internal tempsensor ~STD_LOGIC_VECTOR{4~downto~0}~13 0 13 (_entity (_in ))))
				(_port (_internal heater ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
				(_port (_internal anod ~STD_LOGIC_VECTOR{7~downto~0}~13 0 15 (_entity (_out ))))
				(_port (_internal catod ~STD_LOGIC_VECTOR{6~downto~0}~13 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation UST 0 27 (_component termostat )
		(_port
			((SET)(A))
			((PROG)(B))
			((TEMPMIN)(C))
			((TEMPMAX)(D))
			((ORA)(E))
			((clk100)(F))
			((reset)(G))
			((tempsensor)(H))
			((heater)(I))
		)
		(_use (_entity . termostat)
			(_port
				((SET)(SET))
				((PROG)(PROG))
				((TEMPMIN)(TEMPMIN))
				((TEMPMAX)(TEMPMAX))
				((ORA)(ORA))
				((clk100)(clk100))
				((reset)(reset))
				((tempsensor)(tempsensor))
				((heater)(heater))
				((anod)(anod))
				((catod)(catod))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal E ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal F ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~132 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal H ~STD_LOGIC_VECTOR{4~downto~0}~132 0 20 (_architecture (_uni ))))
		(_signal (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ((i 2))))))
		(_constant (_internal clk_period ~extSTD.STANDARD.TIME 0 23 (_architecture ((ns 4607182418800017408)))))
		(_process
			(line__29(_architecture 0 0 29 (_assignment (_simple)(_target(0)))))
			(line__30(_architecture 1 0 30 (_assignment (_simple)(_target(1)))))
			(line__31(_architecture 2 0 31 (_assignment (_simple)(_target(2)))))
			(line__32(_architecture 3 0 32 (_assignment (_simple)(_target(3)))))
			(line__33(_architecture 4 0 33 (_assignment (_simple)(_alias((E)(_string \"0"\)))(_target(4)))))
			(line__34(_architecture 5 0 34 (_assignment (_simple)(_alias((G)(_string \"0"\)))(_target(6)))))
			(line__35(_architecture 6 0 35 (_assignment (_simple)(_target(7)))))
			(clk_process(_architecture 7 0 37 (_process (_wait_for)(_target(5)))))
			(line__45(_architecture 8 0 45 (_process (_simple)(_target(7))(_sensitivity(8))(_read(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 2 )
	)
	(_model . MS_arh 9 -1
	)
)
I 000047 55 4751          1558186885057 MS_arh
(_unit VHDL (ms 0 6 (ms_arh 0 9 ))
	(_version v98)
	(_time 1558186885058 2019.05.18 16:41:25)
	(_source (\./src/modul sim.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_code 47104544431047504748031c154113404441134044)
	(_entity
		(_time 1558179106704)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	)
	(_component
		(termostat
			(_object
				(_port (_internal SET ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
				(_port (_internal PROG ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
				(_port (_internal TEMPMIN ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
				(_port (_internal TEMPMAX ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
				(_port (_internal ORA ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
				(_port (_internal clk100 ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
				(_port (_internal tempsensor ~STD_LOGIC_VECTOR{4~downto~0}~13 0 13 (_entity (_in ))))
				(_port (_internal heater ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
				(_port (_internal anod ~STD_LOGIC_VECTOR{7~downto~0}~13 0 15 (_entity (_out ))))
				(_port (_internal catod ~STD_LOGIC_VECTOR{6~downto~0}~13 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation UST 0 27 (_component termostat )
		(_port
			((SET)(A))
			((PROG)(B))
			((TEMPMIN)(C))
			((TEMPMAX)(D))
			((ORA)(E))
			((clk100)(F))
			((reset)(G))
			((tempsensor)(H))
			((heater)(I))
		)
		(_use (_entity . termostat)
			(_port
				((SET)(SET))
				((PROG)(PROG))
				((TEMPMIN)(TEMPMIN))
				((TEMPMAX)(TEMPMAX))
				((ORA)(ORA))
				((clk100)(clk100))
				((reset)(reset))
				((tempsensor)(tempsensor))
				((heater)(heater))
				((anod)(anod))
				((catod)(catod))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal E ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal F ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~132 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal H ~STD_LOGIC_VECTOR{4~downto~0}~132 0 20 (_architecture (_uni ))))
		(_signal (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ((i 2))))))
		(_constant (_internal clk_period ~extSTD.STANDARD.TIME 0 23 (_architecture ((ns 4607182418800017408)))))
		(_process
			(line__29(_architecture 0 0 29 (_assignment (_simple)(_target(0)))))
			(line__30(_architecture 1 0 30 (_assignment (_simple)(_target(1)))))
			(line__31(_architecture 2 0 31 (_assignment (_simple)(_target(2)))))
			(line__32(_architecture 3 0 32 (_assignment (_simple)(_target(3)))))
			(line__33(_architecture 4 0 33 (_assignment (_simple)(_alias((E)(_string \"0"\)))(_target(4)))))
			(line__34(_architecture 5 0 34 (_assignment (_simple)(_alias((G)(_string \"0"\)))(_target(6)))))
			(line__35(_architecture 6 0 35 (_assignment (_simple)(_target(7)))))
			(clk_process(_architecture 7 0 37 (_process (_wait_for)(_target(5)))))
			(line__45(_architecture 8 0 45 (_process (_simple)(_target(7))(_sensitivity(8))(_read(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 3 )
	)
	(_model . MS_arh 9 -1
	)
)
I 000043 55 1058          1558187546584 si
(_unit VHDL (poarta_si 0 6 (si 0 11 ))
	(_version v98)
	(_time 1558187546585 2019.05.18 16:52:26)
	(_source (\./src/andgate.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_code 693d6e69363e3c7e6b3a7d33396c3f6e6a6f606e69)
	(_entity
		(_time 1558129173099)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_process
			(line__13(_architecture 0 0 13 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . si 1 -1
	)
)
I 000042 55 2070          1558187546702 A
(_unit VHDL (binarytobcd 0 6 (a 0 12 ))
	(_version v98)
	(_time 1558187546703 2019.05.18 16:52:26)
	(_source (\./src/BinaryToBcd.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_code d782d285d980d6c1d4d7c58c8fd0d3d181d1d5d1d4)
	(_entity
		(_time 1558129173244)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal Input ~STD_LOGIC_VECTOR{6~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_port (_internal Output ~STD_LOGIC_VECTOR{11~downto~0}~12 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~132 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_process
			(line__39(_architecture 0 0 39 (_assignment (_simple)(_target(2))(_sensitivity(1)))))
		)
		(_subprogram
			(_internal BinToBCD 1 0 14 (_architecture (_function (_uto))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(33686018 33686018 33686018 )
		(33686274 )
		(50528770 )
	)
	(_model . A 2 -1
	)
)
I 000051 55 1330          1558187546806 Behavioral
(_unit VHDL (compare 0 4 (behavioral 0 12 ))
	(_version v98)
	(_time 1558187546807 2019.05.18 16:52:26)
	(_source (\./src/comparator.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 44114f46161344534516551f174241424742124210)
	(_entity
		(_time 1558129173349)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal num1 ~STD_LOGIC_VECTOR{4~downto~0}~12 0 5 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal num2 ~STD_LOGIC_VECTOR{4~downto~0}~122 0 6 (_entity (_in ))))
		(_port (_internal less ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal equal ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_port (_internal greater ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_process
			(line__14(_architecture 0 0 14 (_process (_simple)(_target(2)(3)(4))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Behavioral 1 -1
	)
)
I 000052 55 1087          1558187546866 dmux_1t2_ar
(_unit VHDL (dmux_1t2 0 4 (dmux_1t2_ar 0 12 ))
	(_version v98)
	(_time 1558187546867 2019.05.18 16:52:26)
	(_source (\./src/demux12.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 82d78e8cd4d4d3958ad1c4ddd285868180848684d6)
	(_entity
		(_time 1558129173404)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal input ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal sel0 ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal output0 ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_port (_internal output1 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_process
			(line__14(_architecture 0 0 14 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
			(line__15(_architecture 1 0 15 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . dmux_1t2_ar 2 -1
	)
)
I 000053 55 2819          1558187546916 Arch_Display
(_unit VHDL (display 0 6 (arch_display 0 13 ))
	(_version v98)
	(_time 1558187546917 2019.05.18 16:52:26)
	(_source (\./src/Display.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_code b1e4bde5b9e7e6a6b0e1f2ebe1b6b8b7b5b7b8b6b2)
	(_entity
		(_time 1558129173459)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	)
	(_component
		(BinaryToBCD
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal Input ~STD_LOGIC_VECTOR{6~downto~0}~13 0 17 (_entity (_in ))))
				(_port (_internal Output ~STD_LOGIC_VECTOR{11~downto~0}~13 0 18 (_entity (_out ))))
			)
		)
	)
	(_instantiation OP2 0 25 (_component BinaryToBCD )
		(_port
			((CLK)(clk))
			((Input)(BinInput))
			((Output)(BCDInput))
		)
		(_use (_entity . BinaryToBCD)
		)
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal BinInput ~STD_LOGIC_VECTOR{6~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal unitmin ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal tenmin ~STD_LOGIC_VECTOR{3~downto~0}~122 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~132 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_signal (_internal BCDInput ~STD_LOGIC_VECTOR{11~downto~0}~132 0 21 (_architecture (_uni ))))
		(_process
			(line__27(_architecture 0 0 27 (_assignment (_simple)(_alias((unitmin)(BCDInput(d_3_0))))(_target(2))(_sensitivity(4(d_3_0))))))
			(line__28(_architecture 1 0 28 (_assignment (_simple)(_alias((tenmin)(BCDInput(d_7_4))))(_target(3))(_sensitivity(4(d_7_4))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . Arch_Display 2 -1
	)
)
I 000051 55 1673          1558187546976 Behavioral
(_unit VHDL (clockprescaler 0 5 (behavioral 0 10 ))
	(_version v98)
	(_time 1558187546977 2019.05.18 16:52:26)
	(_source (\./src/div.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code efbae4bceab8edf9eee8adb4bee8ede9eae8ece9ec)
	(_entity
		(_time 1558129173514)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in )(_event))))
		(_port (_internal Led ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{19~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 19)(i 0))))))
		(_signal (_internal prescaler ~STD_LOGIC_VECTOR{19~downto~0}~13 0 14 (_architecture (_uni (_string \"11110100001001000000"\)))))
		(_signal (_internal prescaler_counter ~STD_LOGIC_VECTOR{19~downto~0}~13 0 15 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal newClock ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ((i 2))))))
		(_process
			(line__22(_architecture 0 0 22 (_assignment (_simple)(_alias((Led)(newClock)))(_simpleassign BUF)(_target(1))(_sensitivity(4)))))
			(countClock(_architecture 1 0 23 (_process (_simple)(_target(3)(4))(_sensitivity(0)(4))(_read(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 33686018 )
	)
	(_model . Behavioral 2 -1
	)
)
I 000051 55 1447          1558187547036 nummin_arc
(_unit VHDL (nummin 0 6 (nummin_arc 0 14 ))
	(_version v98)
	(_time 1558187547037 2019.05.18 16:52:27)
	(_source (\./src/nummin.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 2e7b722b7e792e38782837742a287b292b287a287a)
	(_entity
		(_time 1558129173624)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{5~downto~0}~12 0 10 (_entity (_out ))))
		(_port (_internal tc ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_type (_internal ~INTEGER~range~0~to~60~13 0 17 (_scalar (_to (i 0)(i 60)))))
		(_variable (_internal m ~INTEGER~range~0~to~60~13 0 17 (_process 0 ((i 0)))))
		(_process
			(counter(_architecture 0 0 16 (_process (_simple)(_target(2)(3))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . nummin_arc 1 -1
	)
)
I 000051 55 1361          1558187547096 numora_arh
(_unit VHDL (numora 0 6 (numora_arh 0 13 ))
	(_version v98)
	(_time 1558187547097 2019.05.18 16:52:27)
	(_source (\./src/numora.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 5d08015f0c0a5d4b0a084f070d5b085a585b095b0b)
	(_entity
		(_time 1558129173679)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10 (_entity (_out ))))
		(_type (_internal ~INTEGER~range~0~to~24~13 0 16 (_scalar (_to (i 0)(i 24)))))
		(_variable (_internal m ~INTEGER~range~0~to~24~13 0 16 (_process 0 ((i 0)))))
		(_process
			(counter(_architecture 0 0 15 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . numora_arh 1 -1
	)
)
I 000051 55 1162          1558187547156 numsec_arc
(_unit VHDL (numsec 0 6 (numsec_arc 0 13 ))
	(_version v98)
	(_time 1558187547157 2019.05.18 16:52:27)
	(_source (\./src/numsec.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 9bcec795cccc9b8c99c88ec1c99dce9c9e9dcf9c98)
	(_entity
		(_time 1558129173739)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal tc ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_type (_internal ~INTEGER~range~0~to~60~13 0 16 (_scalar (_to (i 0)(i 60)))))
		(_variable (_internal m ~INTEGER~range~0~to~60~13 0 16 (_process 0 ((i 0)))))
		(_process
			(counter(_architecture 0 0 15 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . numsec_arc 1 -1
	)
)
I 000052 55 1365          1558187547216 numtemp_arh
(_unit VHDL (numtemp 0 6 (numtemp_arh 0 13 ))
	(_version v98)
	(_time 1558187547217 2019.05.18 16:52:27)
	(_source (\./src/numtemp.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code d98c858ad58ed9cedc8dcc83dcded9df8cdedcdf8d)
	(_entity
		(_time 1558129173791)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10 (_entity (_out ))))
		(_type (_internal ~INTEGER~range~0~to~31~13 0 16 (_scalar (_to (i 0)(i 31)))))
		(_variable (_internal m ~INTEGER~range~0~to~31~13 0 16 (_process 0 ((i 0)))))
		(_process
			(counter(_architecture 0 0 15 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . numtemp_arh 1 -1
	)
)
I 000049 55 4404          1558187547276 aAfisare
(_unit VHDL (eafisare 0 5 (aafisare 0 15 ))
	(_version v98)
	(_time 1558187547277 2019.05.18 16:52:27)
	(_source (\./src/afisooor.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 184d4c1f114f4a0e144c0b42481f1a1e1d1e1d1e19)
	(_entity
		(_time 1558131649190)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal digit0 ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~122 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal digit1 ~STD_LOGIC_VECTOR{3~downto~0}~122 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~124 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal digit2 ~STD_LOGIC_VECTOR{3~downto~0}~124 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~126 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal digit3 ~STD_LOGIC_VECTOR{3~downto~0}~126 0 9 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal cat ~STD_LOGIC_VECTOR{6~downto~0}~12 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal an ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal i0 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17 (_architecture (_uni (_string \"11111110"\)))))
		(_signal (_internal i1 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18 (_architecture (_uni (_string \"11111101"\)))))
		(_signal (_internal i2 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19 (_architecture (_uni (_string \"11111011"\)))))
		(_signal (_internal i3 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20 (_architecture (_uni (_string \"11111111"\)))))
		(_signal (_internal i4 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21 (_architecture (_uni (_string \"11111111"\)))))
		(_signal (_internal i5 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 22 (_architecture (_uni (_string \"11111111"\)))))
		(_signal (_internal i6 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 23 (_architecture (_uni (_string \"11111111"\)))))
		(_signal (_internal i7 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 24 (_architecture (_uni (_string \"11111111"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal count ~STD_LOGIC_VECTOR{15~downto~0}~13 0 26 (_architecture (_uni (_string \"0000000000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal m1 ~STD_LOGIC_VECTOR{3~downto~0}~13 0 27 (_architecture (_uni ))))
		(_process
			(line__31(_architecture 0 0 31 (_process (_simple)(_target(15))(_sensitivity(4))(_read(15)))))
			(line__40(_architecture 1 0 40 (_process (_simple)(_target(16))(_sensitivity(0)(1)(2)(3)(15(d_15_13))))))
			(line__53(_architecture 2 0 53 (_process (_simple)(_target(6))(_sensitivity(7)(8)(9)(10)(11)(12)(13)(14)(15(d_15_13))))))
			(line__69(_architecture 3 0 69 (_process (_simple)(_target(5))(_sensitivity(16)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(131586 )
		(197122 )
		(131842 )
		(197378 )
		(50529027 )
		(33686019 131586 )
		(50529027 197122 )
		(33686274 131587 )
		(33751810 131586 )
		(50528770 197122 )
		(33751554 131842 )
		(33686018 131842 )
		(50529027 131586 )
		(33686018 131586 )
		(33751554 131586 )
		(50463234 131586 )
		(50463234 131843 )
		(33686019 131843 )
		(33686274 197122 )
		(50463235 131586 )
		(33686019 197122 )
	)
	(_model . aAfisare 4 -1
	)
)
I 000044 55 2145          1558187547336 syn
(_unit VHDL (raminfr 0 5 (syn 0 14 ))
	(_version v98)
	(_time 1558187547337 2019.05.18 16:52:27)
	(_source (\./src/memram.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 56020555510156405e03130c015154515450575002)
	(_entity
		(_time 1558133064434)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in )(_event))))
		(_port (_internal we ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal a ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal di ~STD_LOGIC_VECTOR{9~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{9~downto~0}~122 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal ao ~STD_LOGIC_VECTOR{4~downto~0}~124 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ram_type 0 15 (_array ~STD_LOGIC_VECTOR{9~downto~0}~13 ((_downto (i 31)(i 0))))))
		(_signal (_internal RAM ram_type 0 17 (_architecture (_uni ))))
		(_process
			(line__19(_architecture 0 0 19 (_process (_target(4)(5)(6))(_sensitivity(0)(1)(2)(3)(6))(_dssslsensitivity 1)(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_split (6)
	)
	(_model . syn 1 -1
	)
)
I 000043 55 17129         1558187547396 ex
(_unit VHDL (termostat 0 4 (ex 0 12 ))
	(_version v98)
	(_time 1558187547397 2019.05.18 16:52:27)
	(_source (\./src/termostat.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 95c1c09a95c3c3839092d3cec79291939492919291)
	(_entity
		(_time 1558129173846)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(ClockPrescaler
			(_object
				(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal Led ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
			)
		)
		(numtemp
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 70 (_entity (_out ))))
			)
		)
		(numora
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 64 (_entity (_out ))))
			)
		)
		(dmux_1t2
			(_object
				(_port (_internal input ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal sel0 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal output0 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
				(_port (_internal output1 ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
			)
		)
		(poarta_si
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
			)
		)
		(raminfr
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal we ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal a ~STD_LOGIC_VECTOR{4~downto~0}~13 0 24 (_entity (_in ))))
				(_port (_internal di ~STD_LOGIC_VECTOR{9~downto~0}~13 0 25 (_entity (_in ))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{9~downto~0}~132 0 26 (_entity (_out ))))
				(_port (_internal ao ~STD_LOGIC_VECTOR{4~downto~0}~134 0 27 (_entity (_out ))))
			)
		)
		(compare
			(_object
				(_port (_internal num1 ~STD_LOGIC_VECTOR{4~downto~0}~136 0 41 (_entity (_in ))))
				(_port (_internal num2 ~STD_LOGIC_VECTOR{4~downto~0}~138 0 42 (_entity (_in ))))
				(_port (_internal less ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
				(_port (_internal equal ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
				(_port (_internal greater ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
			)
		)
		(nummin
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{5~downto~0}~13 0 51 (_entity (_out ))))
				(_port (_internal tc ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_out ))))
			)
		)
		(numsec
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal tc ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_out ))))
			)
		)
		(Display
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 74 (_entity (_in ))))
				(_port (_internal BinInput ~STD_LOGIC_VECTOR{6~downto~0}~13 0 75 (_entity (_in ))))
				(_port (_internal unitmin ~STD_LOGIC_VECTOR{3~downto~0}~13 0 76 (_entity (_out ))))
				(_port (_internal tenmin ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 77 (_entity (_out ))))
			)
		)
		(eAfisare
			(_object
				(_port (_internal digit0 ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 82 (_entity (_in ))))
				(_port (_internal digit1 ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 83 (_entity (_in ))))
				(_port (_internal digit2 ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 84 (_entity (_in ))))
				(_port (_internal digit3 ~STD_LOGIC_VECTOR{3~downto~0}~1322 0 85 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 86 (_entity (_in ))))
				(_port (_internal cat ~STD_LOGIC_VECTOR{6~downto~0}~1324 0 87 (_entity (_out ))))
				(_port (_internal an ~STD_LOGIC_VECTOR{7~downto~0}~13 0 88 (_entity (_out ))))
			)
		)
	)
	(_instantiation DIV1 0 103 (_component ClockPrescaler )
		(_port
			((clock)(clk100))
			((Led)(out1))
		)
		(_use (_entity . ClockPrescaler)
		)
	)
	(_instantiation TEMPMIN1 0 104 (_component numtemp )
		(_port
			((clk)(TEMPMIN))
			((reset)(reset1))
			((dout)(tempbutonmin))
		)
		(_use (_entity . numtemp)
		)
	)
	(_instantiation TEMPMAX1 0 105 (_component numtemp )
		(_port
			((clk)(TEMPMAX))
			((reset)(reset1))
			((dout)(tempbutonmax))
		)
		(_use (_entity . numtemp)
		)
	)
	(_instantiation ORA1 0 106 (_component numora )
		(_port
			((clk)(ORA))
			((reset)(reset1))
			((dout)(orabuton))
		)
		(_use (_entity . numora)
		)
	)
	(_instantiation DEMUX 0 107 (_component dmux_1t2 )
		(_port
			((input)((i 3)))
			((sel0)(PROG))
			((output0)(out0))
			((output1)(outsi1))
		)
		(_use (_entity . dmux_1t2)
			(_port
				((input)(input))
				((sel0)(sel0))
				((output0)(output0))
				((output1)(output1))
			)
		)
	)
	(_instantiation POARTASI1 0 108 (_component poarta_si )
		(_port
			((A)(outsi1))
			((B)(SET))
			((C)((i 3)))
			((Y)(outsi2))
		)
		(_use (_entity . poarta_si)
			(_port
				((A)(A))
				((B)(B))
				((C)(C))
				((Y)(Y))
			)
		)
	)
	(_instantiation MEMRAM1 0 131 (_component raminfr )
		(_port
			((clk)(clk100))
			((we)(outsi2))
			((a)(adresa))
			((di)(datain))
			((dout)(memout))
			((ao)(adresa_out))
		)
		(_use (_entity . raminfr)
		)
	)
	(_instantiation CMP1 0 132 (_component compare )
		(_port
			((num1)(memout(d_9_5)))
			((num2)(tempsensor))
			((less)(cmp1out))
			((equal)(cmp1out0))
			((greater)(cmp1out00))
		)
		(_use (_entity . compare)
		)
	)
	(_instantiation CMP2 0 133 (_component compare )
		(_port
			((num1)(intcomp1))
			((num2)(intcomp2))
			((less)(cmp2out))
			((equal)(cmp2out0))
			((greater)(cmp2out00))
		)
		(_use (_entity . compare)
		)
	)
	(_instantiation CMP3 0 134 (_component compare )
		(_port
			((num1)(memout(d_4_0)))
			((num2)(tempsensor))
			((less)(cmp3out))
			((equal)(cmp3out0))
			((greater)(cmp3out00))
		)
		(_use (_entity . compare)
		)
	)
	(_instantiation ORA2 0 135 (_component numora )
		(_port
			((clk)(tc2))
			((reset)(reset1))
			((dout)(oraaf))
		)
		(_use (_entity . numora)
		)
	)
	(_instantiation MIN 0 136 (_component nummin )
		(_port
			((clk)(tc1))
			((reset)(reset1))
			((dout)(minaf))
			((tc)(tc2))
		)
		(_use (_entity . nummin)
		)
	)
	(_instantiation SEC 0 137 (_component numsec )
		(_port
			((clk)(out1))
			((reset)(reset1))
			((tc)(tc1))
		)
		(_use (_entity . numsec)
		)
	)
	(_instantiation preluaremin 0 157 (_component Display )
		(_port
			((CLK)(clk100))
			((BinInput)(minaf1))
			((unitmin)(afminunit))
			((tenmin)(afminten))
		)
		(_use (_entity . Display)
		)
	)
	(_instantiation preluareora 0 158 (_component Display )
		(_port
			((CLK)(clk100))
			((BinInput)(oraaf1))
			((unitmin)(aforaunit))
			((tenmin)(aforaten))
		)
		(_use (_entity . Display)
		)
	)
	(_instantiation preluaretemp 0 159 (_component Display )
		(_port
			((CLK)(clk100))
			((BinInput)(tempsensor1))
			((unitmin)(tempsensorunit))
			((tenmin)(tempsensorten))
		)
		(_use (_entity . Display)
		)
	)
	(_instantiation Display1 0 160 (_component eAfisare )
		(_port
			((digit0)(tempsensorunit))
			((digit1)(tempsensorten))
			((digit2)(afminunit))
			((digit3)(afminten))
			((clk)(clk100))
			((cat)(catod))
			((an)(anod))
		)
		(_use (_entity . eAfisare)
		)
	)
	(_object
		(_port (_internal SET ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal PROG ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal TEMPMIN ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal TEMPMAX ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal ORA ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal clk100 ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal tempsensor ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6 (_entity (_in ))))
		(_port (_internal heater ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal anod ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal catod ~STD_LOGIC_VECTOR{6~downto~0}~12 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~132 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~134 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~136 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~138 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 70 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 75 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 76 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 77 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 82 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 83 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1322 0 85 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1324 0 87 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 88 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal outsi1 ~extieee.std_logic_1164.STD_LOGIC 0 91 (_architecture (_uni ))))
		(_signal (_internal outsi2 ~extieee.std_logic_1164.STD_LOGIC 0 91 (_architecture (_uni ))))
		(_signal (_internal out0 ~extieee.std_logic_1164.STD_LOGIC 0 91 (_architecture (_uni ))))
		(_signal (_internal out1 ~extieee.std_logic_1164.STD_LOGIC 0 91 (_architecture (_uni ))))
		(_signal (_internal tc1 ~extieee.std_logic_1164.STD_LOGIC 0 91 (_architecture (_uni ))))
		(_signal (_internal tc2 ~extieee.std_logic_1164.STD_LOGIC 0 91 (_architecture (_uni ))))
		(_signal (_internal reset1 ~extieee.std_logic_1164.STD_LOGIC 0 91 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~1326 0 92 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal memout ~STD_LOGIC_VECTOR{9~downto~0}~1326 0 92 (_architecture (_uni ))))
		(_signal (_internal datain ~STD_LOGIC_VECTOR{9~downto~0}~1326 0 92 (_architecture (_uni ))))
		(_signal (_internal cmp1out ~extieee.std_logic_1164.STD_LOGIC 0 93 (_architecture (_uni ))))
		(_signal (_internal cmp1out0 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_architecture (_uni ))))
		(_signal (_internal cmp1out00 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_architecture (_uni ))))
		(_signal (_internal cmp2out ~extieee.std_logic_1164.STD_LOGIC 0 93 (_architecture (_uni ))))
		(_signal (_internal cmp2out0 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_architecture (_uni ))))
		(_signal (_internal cmp2out00 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_architecture (_uni ))))
		(_signal (_internal cmp3out ~extieee.std_logic_1164.STD_LOGIC 0 93 (_architecture (_uni ))))
		(_signal (_internal cmp3out0 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_architecture (_uni ))))
		(_signal (_internal cmp3out00 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~1328 0 94 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal intcomp1 ~STD_LOGIC_VECTOR{4~downto~0}~1328 0 94 (_architecture (_uni ))))
		(_signal (_internal intcomp2 ~STD_LOGIC_VECTOR{4~downto~0}~1328 0 94 (_architecture (_uni ))))
		(_signal (_internal tempbutonmin ~STD_LOGIC_VECTOR{4~downto~0}~1328 0 94 (_architecture (_uni ))))
		(_signal (_internal tempbutonmax ~STD_LOGIC_VECTOR{4~downto~0}~1328 0 94 (_architecture (_uni ))))
		(_signal (_internal orabuton ~STD_LOGIC_VECTOR{4~downto~0}~1328 0 94 (_architecture (_uni ))))
		(_signal (_internal oraaf ~STD_LOGIC_VECTOR{4~downto~0}~1328 0 94 (_architecture (_uni ))))
		(_signal (_internal adresa ~STD_LOGIC_VECTOR{4~downto~0}~1328 0 94 (_architecture (_uni ))))
		(_signal (_internal adresa_out ~STD_LOGIC_VECTOR{4~downto~0}~1328 0 94 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1330 0 95 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal minaf ~STD_LOGIC_VECTOR{5~downto~0}~1330 0 95 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1332 0 96 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal oraaf1 ~STD_LOGIC_VECTOR{6~downto~0}~1332 0 96 (_architecture (_uni ))))
		(_signal (_internal minaf1 ~STD_LOGIC_VECTOR{6~downto~0}~1332 0 96 (_architecture (_uni ))))
		(_signal (_internal tempsensor1 ~STD_LOGIC_VECTOR{6~downto~0}~1332 0 96 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1334 0 97 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal afminunit ~STD_LOGIC_VECTOR{3~downto~0}~1334 0 97 (_architecture (_uni ))))
		(_signal (_internal afminten ~STD_LOGIC_VECTOR{3~downto~0}~1334 0 97 (_architecture (_uni ))))
		(_signal (_internal aforaunit ~STD_LOGIC_VECTOR{3~downto~0}~1334 0 97 (_architecture (_uni ))))
		(_signal (_internal aforaten ~STD_LOGIC_VECTOR{3~downto~0}~1334 0 97 (_architecture (_uni ))))
		(_signal (_internal tempsensorunit ~STD_LOGIC_VECTOR{3~downto~0}~1334 0 97 (_architecture (_uni ))))
		(_signal (_internal tempsensorten ~STD_LOGIC_VECTOR{3~downto~0}~1334 0 97 (_architecture (_uni ))))
		(_process
			(line__101(_architecture 0 0 101 (_assignment (_simple)(_alias((reset1)(reset)))(_simpleassign BUF)(_target(17))(_sensitivity(6)))))
			(line__110(_architecture 1 0 110 (_process (_simple)(_target(19(d_9_5)))(_sensitivity(5))(_read(0)(1)(31)))))
			(line__117(_architecture 2 0 117 (_process (_simple)(_target(19(d_4_0)))(_sensitivity(5))(_read(0)(1)(19(d_9_5))(32)))))
			(line__124(_architecture 3 0 124 (_process (_simple)(_target(29)(30)(35))(_sensitivity(5))(_read(33)(34)(36)))))
			(line__139(_architecture 4 0 139 (_process (_simple)(_target(38)(39)(40))(_sensitivity(5))(_read(7)(34)(37)))))
			(line__146(_architecture 5 0 146 (_process (_simple)(_target(8))(_sensitivity(5))(_read(22)(24)(27)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 2 )
		(514 )
		(2 )
	)
	(_model . ex 6 -1
	)
)
I 000047 55 4751          1558187547456 MS_arh
(_unit VHDL (ms 0 6 (ms_arh 0 9 ))
	(_version v98)
	(_time 1558187547457 2019.05.18 16:52:27)
	(_source (\./src/modul sim.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_code c396c697c394c3d4c3cc879891c597c4c0c597c4c0)
	(_entity
		(_time 1558179106704)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	)
	(_component
		(termostat
			(_object
				(_port (_internal SET ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
				(_port (_internal PROG ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
				(_port (_internal TEMPMIN ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
				(_port (_internal TEMPMAX ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
				(_port (_internal ORA ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
				(_port (_internal clk100 ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
				(_port (_internal tempsensor ~STD_LOGIC_VECTOR{4~downto~0}~13 0 13 (_entity (_in ))))
				(_port (_internal heater ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
				(_port (_internal anod ~STD_LOGIC_VECTOR{7~downto~0}~13 0 15 (_entity (_out ))))
				(_port (_internal catod ~STD_LOGIC_VECTOR{6~downto~0}~13 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation UST 0 27 (_component termostat )
		(_port
			((SET)(A))
			((PROG)(B))
			((TEMPMIN)(C))
			((TEMPMAX)(D))
			((ORA)(E))
			((clk100)(F))
			((reset)(G))
			((tempsensor)(H))
			((heater)(I))
		)
		(_use (_entity . termostat)
			(_port
				((SET)(SET))
				((PROG)(PROG))
				((TEMPMIN)(TEMPMIN))
				((TEMPMAX)(TEMPMAX))
				((ORA)(ORA))
				((clk100)(clk100))
				((reset)(reset))
				((tempsensor)(tempsensor))
				((heater)(heater))
				((anod)(anod))
				((catod)(catod))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal E ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal F ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~132 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal H ~STD_LOGIC_VECTOR{4~downto~0}~132 0 20 (_architecture (_uni ))))
		(_signal (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ((i 2))))))
		(_constant (_internal clk_period ~extSTD.STANDARD.TIME 0 23 (_architecture ((ns 4607182418800017408)))))
		(_process
			(line__29(_architecture 0 0 29 (_assignment (_simple)(_target(0)))))
			(line__30(_architecture 1 0 30 (_assignment (_simple)(_target(1)))))
			(line__31(_architecture 2 0 31 (_assignment (_simple)(_target(2)))))
			(line__32(_architecture 3 0 32 (_assignment (_simple)(_target(3)))))
			(line__33(_architecture 4 0 33 (_assignment (_simple)(_alias((E)(_string \"0"\)))(_target(4)))))
			(line__34(_architecture 5 0 34 (_assignment (_simple)(_alias((G)(_string \"0"\)))(_target(6)))))
			(line__35(_architecture 6 0 35 (_assignment (_simple)(_target(7)))))
			(clk_process(_architecture 7 0 37 (_process (_wait_for)(_target(5)))))
			(line__45(_architecture 8 0 45 (_process (_simple)(_target(7))(_sensitivity(8))(_read(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 3 )
	)
	(_model . MS_arh 9 -1
	)
)
I 000043 55 1058          1558198587271 si
(_unit VHDL (poarta_si 0 6 (si 0 11 ))
	(_version v98)
	(_time 1558198587272 2019.05.18 19:56:27)
	(_source (\./src/andgate.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_code 0c085a0a095b591b0e5f18565c095a0b0f0a050b0c)
	(_entity
		(_time 1558129173099)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_process
			(line__13(_architecture 0 0 13 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . si 1 -1
	)
)
I 000042 55 2070          1558198587412 A
(_unit VHDL (binarytobcd 0 6 (a 0 12 ))
	(_version v98)
	(_time 1558198587413 2019.05.18 19:56:27)
	(_source (\./src/BinaryToBcd.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_code 989dcc9799cf998e9b988ac3c09f9c9ece9e9a9e9b)
	(_entity
		(_time 1558129173244)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal Input ~STD_LOGIC_VECTOR{6~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_port (_internal Output ~STD_LOGIC_VECTOR{11~downto~0}~12 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~132 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_process
			(line__39(_architecture 0 0 39 (_assignment (_simple)(_target(2))(_sensitivity(1)))))
		)
		(_subprogram
			(_internal BinToBCD 1 0 14 (_architecture (_function (_uto))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(33686018 33686018 33686018 )
		(33686274 )
		(50528770 )
	)
	(_model . A 2 -1
	)
)
I 000051 55 1330          1558198587521 Behavioral
(_unit VHDL (compare 0 4 (behavioral 0 12 ))
	(_version v98)
	(_time 1558198587522 2019.05.18 19:56:27)
	(_source (\./src/comparator.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 05070603565205120457145e560300030603530351)
	(_entity
		(_time 1558129173349)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal num1 ~STD_LOGIC_VECTOR{4~downto~0}~12 0 5 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal num2 ~STD_LOGIC_VECTOR{4~downto~0}~122 0 6 (_entity (_in ))))
		(_port (_internal less ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal equal ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_port (_internal greater ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_process
			(line__14(_architecture 0 0 14 (_process (_simple)(_target(2)(3)(4))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Behavioral 1 -1
	)
)
I 000052 55 1087          1558198587583 dmux_1t2_ar
(_unit VHDL (dmux_1t2 0 4 (dmux_1t2_ar 0 12 ))
	(_version v98)
	(_time 1558198587584 2019.05.18 19:56:27)
	(_source (\./src/demux12.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 44464046141215534c17021b144340474642404210)
	(_entity
		(_time 1558129173404)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal input ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal sel0 ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal output0 ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_port (_internal output1 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_process
			(line__14(_architecture 0 0 14 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
			(line__15(_architecture 1 0 15 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . dmux_1t2_ar 2 -1
	)
)
I 000053 55 2819          1558198587646 Arch_Display
(_unit VHDL (display 0 6 (arch_display 0 13 ))
	(_version v98)
	(_time 1558198587647 2019.05.18 19:56:27)
	(_source (\./src/Display.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_code 8280868c89d4d59583d2c1d8d2858b8486848b8581)
	(_entity
		(_time 1558129173459)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	)
	(_component
		(BinaryToBCD
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal Input ~STD_LOGIC_VECTOR{6~downto~0}~13 0 17 (_entity (_in ))))
				(_port (_internal Output ~STD_LOGIC_VECTOR{11~downto~0}~13 0 18 (_entity (_out ))))
			)
		)
	)
	(_instantiation OP2 0 25 (_component BinaryToBCD )
		(_port
			((CLK)(clk))
			((Input)(BinInput))
			((Output)(BCDInput))
		)
		(_use (_entity . BinaryToBCD)
		)
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal BinInput ~STD_LOGIC_VECTOR{6~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal unitmin ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal tenmin ~STD_LOGIC_VECTOR{3~downto~0}~122 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~132 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_signal (_internal BCDInput ~STD_LOGIC_VECTOR{11~downto~0}~132 0 21 (_architecture (_uni ))))
		(_process
			(line__27(_architecture 0 0 27 (_assignment (_simple)(_alias((unitmin)(BCDInput(d_3_0))))(_target(2))(_sensitivity(4(d_3_0))))))
			(line__28(_architecture 1 0 28 (_assignment (_simple)(_alias((tenmin)(BCDInput(d_7_4))))(_target(3))(_sensitivity(4(d_7_4))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . Arch_Display 2 -1
	)
)
I 000051 55 1673          1558198587708 Behavioral
(_unit VHDL (clockprescaler 0 5 (behavioral 0 10 ))
	(_version v98)
	(_time 1558198587709 2019.05.18 19:56:27)
	(_source (\./src/div.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code c0c2c3959397c2d6c1c7829b91c7c2c6c5c7c3c6c3)
	(_entity
		(_time 1558129173514)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in )(_event))))
		(_port (_internal Led ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{19~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 19)(i 0))))))
		(_signal (_internal prescaler ~STD_LOGIC_VECTOR{19~downto~0}~13 0 14 (_architecture (_uni (_string \"11110100001001000000"\)))))
		(_signal (_internal prescaler_counter ~STD_LOGIC_VECTOR{19~downto~0}~13 0 15 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal newClock ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ((i 2))))))
		(_process
			(line__22(_architecture 0 0 22 (_assignment (_simple)(_alias((Led)(newClock)))(_simpleassign BUF)(_target(1))(_sensitivity(4)))))
			(countClock(_architecture 1 0 23 (_process (_simple)(_target(3)(4))(_sensitivity(0)(4))(_read(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 33686018 )
	)
	(_model . Behavioral 2 -1
	)
)
I 000051 55 1447          1558198587771 nummin_arc
(_unit VHDL (nummin 0 6 (nummin_arc 0 14 ))
	(_version v98)
	(_time 1558198587772 2019.05.18 19:56:27)
	(_source (\./src/nummin.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code fffdaaaeaca8ffe9a9f9e6a5fbf9aaf8faf9abf9ab)
	(_entity
		(_time 1558129173624)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{5~downto~0}~12 0 10 (_entity (_out ))))
		(_port (_internal tc ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_type (_internal ~INTEGER~range~0~to~60~13 0 17 (_scalar (_to (i 0)(i 60)))))
		(_variable (_internal m ~INTEGER~range~0~to~60~13 0 17 (_process 0 ((i 0)))))
		(_process
			(counter(_architecture 0 0 16 (_process (_simple)(_target(2)(3))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . nummin_arc 1 -1
	)
)
I 000051 55 1361          1558198587833 numora_arh
(_unit VHDL (numora 0 6 (numora_arh 0 13 ))
	(_version v98)
	(_time 1558198587834 2019.05.18 19:56:27)
	(_source (\./src/numora.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 3d3f69396c6a3d2b6a682f676d3b683a383b693b6b)
	(_entity
		(_time 1558129173679)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10 (_entity (_out ))))
		(_type (_internal ~INTEGER~range~0~to~24~13 0 16 (_scalar (_to (i 0)(i 24)))))
		(_variable (_internal m ~INTEGER~range~0~to~24~13 0 16 (_process 0 ((i 0)))))
		(_process
			(counter(_architecture 0 0 15 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . numora_arh 1 -1
	)
)
I 000051 55 1162          1558198587895 numsec_arc
(_unit VHDL (numsec 0 6 (numsec_arc 0 13 ))
	(_version v98)
	(_time 1558198587896 2019.05.18 19:56:27)
	(_source (\./src/numsec.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 7c7e287c2a2b7c6b7e2f69262e7a297b797a287b7f)
	(_entity
		(_time 1558129173739)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal tc ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_type (_internal ~INTEGER~range~0~to~60~13 0 16 (_scalar (_to (i 0)(i 60)))))
		(_variable (_internal m ~INTEGER~range~0~to~60~13 0 16 (_process 0 ((i 0)))))
		(_process
			(counter(_architecture 0 0 15 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . numsec_arc 1 -1
	)
)
I 000052 55 1365          1558198587958 numtemp_arh
(_unit VHDL (numtemp 0 6 (numtemp_arh 0 13 ))
	(_version v98)
	(_time 1558198587959 2019.05.18 19:56:27)
	(_source (\./src/numtemp.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code bab8eeefeeedbaadbfeeafe0bfbdbabcefbdbfbcee)
	(_entity
		(_time 1558129173791)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10 (_entity (_out ))))
		(_type (_internal ~INTEGER~range~0~to~31~13 0 16 (_scalar (_to (i 0)(i 31)))))
		(_variable (_internal m ~INTEGER~range~0~to~31~13 0 16 (_process 0 ((i 0)))))
		(_process
			(counter(_architecture 0 0 15 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . numtemp_arh 1 -1
	)
)
I 000049 55 4404          1558198588020 aAfisare
(_unit VHDL (eafisare 0 5 (aafisare 0 15 ))
	(_version v98)
	(_time 1558198588021 2019.05.18 19:56:28)
	(_source (\./src/afisooor.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code f8fafca8f1afaaeef4aceba2a8fffafefdfefdfef9)
	(_entity
		(_time 1558131649190)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal digit0 ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~122 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal digit1 ~STD_LOGIC_VECTOR{3~downto~0}~122 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~124 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal digit2 ~STD_LOGIC_VECTOR{3~downto~0}~124 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~126 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal digit3 ~STD_LOGIC_VECTOR{3~downto~0}~126 0 9 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal cat ~STD_LOGIC_VECTOR{6~downto~0}~12 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal an ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal i0 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17 (_architecture (_uni (_string \"11111110"\)))))
		(_signal (_internal i1 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18 (_architecture (_uni (_string \"11111101"\)))))
		(_signal (_internal i2 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19 (_architecture (_uni (_string \"11111011"\)))))
		(_signal (_internal i3 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20 (_architecture (_uni (_string \"11111111"\)))))
		(_signal (_internal i4 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21 (_architecture (_uni (_string \"11111111"\)))))
		(_signal (_internal i5 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 22 (_architecture (_uni (_string \"11111111"\)))))
		(_signal (_internal i6 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 23 (_architecture (_uni (_string \"11111111"\)))))
		(_signal (_internal i7 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 24 (_architecture (_uni (_string \"11111111"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal count ~STD_LOGIC_VECTOR{15~downto~0}~13 0 26 (_architecture (_uni (_string \"0000000000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal m1 ~STD_LOGIC_VECTOR{3~downto~0}~13 0 27 (_architecture (_uni ))))
		(_process
			(line__31(_architecture 0 0 31 (_process (_simple)(_target(15))(_sensitivity(4))(_read(15)))))
			(line__40(_architecture 1 0 40 (_process (_simple)(_target(16))(_sensitivity(0)(1)(2)(3)(15(d_15_13))))))
			(line__53(_architecture 2 0 53 (_process (_simple)(_target(6))(_sensitivity(7)(8)(9)(10)(11)(12)(13)(14)(15(d_15_13))))))
			(line__69(_architecture 3 0 69 (_process (_simple)(_target(5))(_sensitivity(16)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(131586 )
		(197122 )
		(131842 )
		(197378 )
		(50529027 )
		(33686019 131586 )
		(50529027 197122 )
		(33686274 131587 )
		(33751810 131586 )
		(50528770 197122 )
		(33751554 131842 )
		(33686018 131842 )
		(50529027 131586 )
		(33686018 131586 )
		(33751554 131586 )
		(50463234 131586 )
		(50463234 131843 )
		(33686019 131843 )
		(33686274 197122 )
		(50463235 131586 )
		(33686019 197122 )
	)
	(_model . aAfisare 4 -1
	)
)
I 000044 55 2145          1558198588083 syn
(_unit VHDL (raminfr 0 5 (syn 0 14 ))
	(_version v98)
	(_time 1558198588084 2019.05.18 19:56:28)
	(_source (\./src/memram.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 37343732316037213f62726d603035303531363163)
	(_entity
		(_time 1558133064434)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in )(_event))))
		(_port (_internal we ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal a ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal di ~STD_LOGIC_VECTOR{9~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{9~downto~0}~122 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal ao ~STD_LOGIC_VECTOR{4~downto~0}~124 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ram_type 0 15 (_array ~STD_LOGIC_VECTOR{9~downto~0}~13 ((_downto (i 31)(i 0))))))
		(_signal (_internal RAM ram_type 0 17 (_architecture (_uni ))))
		(_process
			(line__19(_architecture 0 0 19 (_process (_target(4)(5)(6))(_sensitivity(0)(1)(2)(3)(6))(_dssslsensitivity 1)(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_split (6)
	)
	(_model . syn 1 -1
	)
)
I 000043 55 17129         1558198588145 ex
(_unit VHDL (termostat 0 4 (ex 0 12 ))
	(_version v98)
	(_time 1558198588146 2019.05.18 19:56:28)
	(_source (\./src/termostat.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 75767374752323637072332e277271737472717271)
	(_entity
		(_time 1558129173846)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(ClockPrescaler
			(_object
				(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal Led ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
			)
		)
		(numtemp
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 70 (_entity (_out ))))
			)
		)
		(numora
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 64 (_entity (_out ))))
			)
		)
		(dmux_1t2
			(_object
				(_port (_internal input ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal sel0 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal output0 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
				(_port (_internal output1 ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
			)
		)
		(poarta_si
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
			)
		)
		(raminfr
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal we ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal a ~STD_LOGIC_VECTOR{4~downto~0}~13 0 24 (_entity (_in ))))
				(_port (_internal di ~STD_LOGIC_VECTOR{9~downto~0}~13 0 25 (_entity (_in ))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{9~downto~0}~132 0 26 (_entity (_out ))))
				(_port (_internal ao ~STD_LOGIC_VECTOR{4~downto~0}~134 0 27 (_entity (_out ))))
			)
		)
		(compare
			(_object
				(_port (_internal num1 ~STD_LOGIC_VECTOR{4~downto~0}~136 0 41 (_entity (_in ))))
				(_port (_internal num2 ~STD_LOGIC_VECTOR{4~downto~0}~138 0 42 (_entity (_in ))))
				(_port (_internal less ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
				(_port (_internal equal ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
				(_port (_internal greater ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
			)
		)
		(nummin
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{5~downto~0}~13 0 51 (_entity (_out ))))
				(_port (_internal tc ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_out ))))
			)
		)
		(numsec
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal tc ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_out ))))
			)
		)
		(Display
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 74 (_entity (_in ))))
				(_port (_internal BinInput ~STD_LOGIC_VECTOR{6~downto~0}~13 0 75 (_entity (_in ))))
				(_port (_internal unitmin ~STD_LOGIC_VECTOR{3~downto~0}~13 0 76 (_entity (_out ))))
				(_port (_internal tenmin ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 77 (_entity (_out ))))
			)
		)
		(eAfisare
			(_object
				(_port (_internal digit0 ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 82 (_entity (_in ))))
				(_port (_internal digit1 ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 83 (_entity (_in ))))
				(_port (_internal digit2 ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 84 (_entity (_in ))))
				(_port (_internal digit3 ~STD_LOGIC_VECTOR{3~downto~0}~1322 0 85 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 86 (_entity (_in ))))
				(_port (_internal cat ~STD_LOGIC_VECTOR{6~downto~0}~1324 0 87 (_entity (_out ))))
				(_port (_internal an ~STD_LOGIC_VECTOR{7~downto~0}~13 0 88 (_entity (_out ))))
			)
		)
	)
	(_instantiation DIV1 0 103 (_component ClockPrescaler )
		(_port
			((clock)(clk100))
			((Led)(out1))
		)
		(_use (_entity . ClockPrescaler)
		)
	)
	(_instantiation TEMPMIN1 0 104 (_component numtemp )
		(_port
			((clk)(TEMPMIN))
			((reset)(reset1))
			((dout)(tempbutonmin))
		)
		(_use (_entity . numtemp)
		)
	)
	(_instantiation TEMPMAX1 0 105 (_component numtemp )
		(_port
			((clk)(TEMPMAX))
			((reset)(reset1))
			((dout)(tempbutonmax))
		)
		(_use (_entity . numtemp)
		)
	)
	(_instantiation ORA1 0 106 (_component numora )
		(_port
			((clk)(ORA))
			((reset)(reset1))
			((dout)(orabuton))
		)
		(_use (_entity . numora)
		)
	)
	(_instantiation DEMUX 0 107 (_component dmux_1t2 )
		(_port
			((input)((i 3)))
			((sel0)(PROG))
			((output0)(out0))
			((output1)(outsi1))
		)
		(_use (_entity . dmux_1t2)
			(_port
				((input)(input))
				((sel0)(sel0))
				((output0)(output0))
				((output1)(output1))
			)
		)
	)
	(_instantiation POARTASI1 0 108 (_component poarta_si )
		(_port
			((A)(outsi1))
			((B)(SET))
			((C)((i 3)))
			((Y)(outsi2))
		)
		(_use (_entity . poarta_si)
			(_port
				((A)(A))
				((B)(B))
				((C)(C))
				((Y)(Y))
			)
		)
	)
	(_instantiation MEMRAM1 0 131 (_component raminfr )
		(_port
			((clk)(clk100))
			((we)(outsi2))
			((a)(adresa))
			((di)(datain))
			((dout)(memout))
			((ao)(adresa_out))
		)
		(_use (_entity . raminfr)
		)
	)
	(_instantiation CMP1 0 132 (_component compare )
		(_port
			((num1)(memout(d_9_5)))
			((num2)(tempsensor))
			((less)(cmp1out))
			((equal)(cmp1out0))
			((greater)(cmp1out00))
		)
		(_use (_entity . compare)
		)
	)
	(_instantiation CMP2 0 133 (_component compare )
		(_port
			((num1)(intcomp1))
			((num2)(intcomp2))
			((less)(cmp2out))
			((equal)(cmp2out0))
			((greater)(cmp2out00))
		)
		(_use (_entity . compare)
		)
	)
	(_instantiation CMP3 0 134 (_component compare )
		(_port
			((num1)(memout(d_4_0)))
			((num2)(tempsensor))
			((less)(cmp3out))
			((equal)(cmp3out0))
			((greater)(cmp3out00))
		)
		(_use (_entity . compare)
		)
	)
	(_instantiation ORA2 0 135 (_component numora )
		(_port
			((clk)(tc2))
			((reset)(reset1))
			((dout)(oraaf))
		)
		(_use (_entity . numora)
		)
	)
	(_instantiation MIN 0 136 (_component nummin )
		(_port
			((clk)(tc1))
			((reset)(reset1))
			((dout)(minaf))
			((tc)(tc2))
		)
		(_use (_entity . nummin)
		)
	)
	(_instantiation SEC 0 137 (_component numsec )
		(_port
			((clk)(out1))
			((reset)(reset1))
			((tc)(tc1))
		)
		(_use (_entity . numsec)
		)
	)
	(_instantiation preluaremin 0 157 (_component Display )
		(_port
			((CLK)(clk100))
			((BinInput)(minaf1))
			((unitmin)(afminunit))
			((tenmin)(afminten))
		)
		(_use (_entity . Display)
		)
	)
	(_instantiation preluareora 0 158 (_component Display )
		(_port
			((CLK)(clk100))
			((BinInput)(oraaf1))
			((unitmin)(aforaunit))
			((tenmin)(aforaten))
		)
		(_use (_entity . Display)
		)
	)
	(_instantiation preluaretemp 0 159 (_component Display )
		(_port
			((CLK)(clk100))
			((BinInput)(tempsensor1))
			((unitmin)(tempsensorunit))
			((tenmin)(tempsensorten))
		)
		(_use (_entity . Display)
		)
	)
	(_instantiation Display1 0 160 (_component eAfisare )
		(_port
			((digit0)(tempsensorunit))
			((digit1)(tempsensorten))
			((digit2)(afminunit))
			((digit3)(afminten))
			((clk)(clk100))
			((cat)(catod))
			((an)(anod))
		)
		(_use (_entity . eAfisare)
		)
	)
	(_object
		(_port (_internal SET ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal PROG ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal TEMPMIN ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal TEMPMAX ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal ORA ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal clk100 ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal tempsensor ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6 (_entity (_in ))))
		(_port (_internal heater ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal anod ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal catod ~STD_LOGIC_VECTOR{6~downto~0}~12 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~132 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~134 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~136 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~138 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 70 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 75 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 76 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 77 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 82 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 83 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1322 0 85 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1324 0 87 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 88 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal outsi1 ~extieee.std_logic_1164.STD_LOGIC 0 91 (_architecture (_uni ))))
		(_signal (_internal outsi2 ~extieee.std_logic_1164.STD_LOGIC 0 91 (_architecture (_uni ))))
		(_signal (_internal out0 ~extieee.std_logic_1164.STD_LOGIC 0 91 (_architecture (_uni ))))
		(_signal (_internal out1 ~extieee.std_logic_1164.STD_LOGIC 0 91 (_architecture (_uni ))))
		(_signal (_internal tc1 ~extieee.std_logic_1164.STD_LOGIC 0 91 (_architecture (_uni ))))
		(_signal (_internal tc2 ~extieee.std_logic_1164.STD_LOGIC 0 91 (_architecture (_uni ))))
		(_signal (_internal reset1 ~extieee.std_logic_1164.STD_LOGIC 0 91 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~1326 0 92 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal memout ~STD_LOGIC_VECTOR{9~downto~0}~1326 0 92 (_architecture (_uni ))))
		(_signal (_internal datain ~STD_LOGIC_VECTOR{9~downto~0}~1326 0 92 (_architecture (_uni ))))
		(_signal (_internal cmp1out ~extieee.std_logic_1164.STD_LOGIC 0 93 (_architecture (_uni ))))
		(_signal (_internal cmp1out0 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_architecture (_uni ))))
		(_signal (_internal cmp1out00 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_architecture (_uni ))))
		(_signal (_internal cmp2out ~extieee.std_logic_1164.STD_LOGIC 0 93 (_architecture (_uni ))))
		(_signal (_internal cmp2out0 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_architecture (_uni ))))
		(_signal (_internal cmp2out00 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_architecture (_uni ))))
		(_signal (_internal cmp3out ~extieee.std_logic_1164.STD_LOGIC 0 93 (_architecture (_uni ))))
		(_signal (_internal cmp3out0 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_architecture (_uni ))))
		(_signal (_internal cmp3out00 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~1328 0 94 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal intcomp1 ~STD_LOGIC_VECTOR{4~downto~0}~1328 0 94 (_architecture (_uni ))))
		(_signal (_internal intcomp2 ~STD_LOGIC_VECTOR{4~downto~0}~1328 0 94 (_architecture (_uni ))))
		(_signal (_internal tempbutonmin ~STD_LOGIC_VECTOR{4~downto~0}~1328 0 94 (_architecture (_uni ))))
		(_signal (_internal tempbutonmax ~STD_LOGIC_VECTOR{4~downto~0}~1328 0 94 (_architecture (_uni ))))
		(_signal (_internal orabuton ~STD_LOGIC_VECTOR{4~downto~0}~1328 0 94 (_architecture (_uni ))))
		(_signal (_internal oraaf ~STD_LOGIC_VECTOR{4~downto~0}~1328 0 94 (_architecture (_uni ))))
		(_signal (_internal adresa ~STD_LOGIC_VECTOR{4~downto~0}~1328 0 94 (_architecture (_uni ))))
		(_signal (_internal adresa_out ~STD_LOGIC_VECTOR{4~downto~0}~1328 0 94 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1330 0 95 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal minaf ~STD_LOGIC_VECTOR{5~downto~0}~1330 0 95 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1332 0 96 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal oraaf1 ~STD_LOGIC_VECTOR{6~downto~0}~1332 0 96 (_architecture (_uni ))))
		(_signal (_internal minaf1 ~STD_LOGIC_VECTOR{6~downto~0}~1332 0 96 (_architecture (_uni ))))
		(_signal (_internal tempsensor1 ~STD_LOGIC_VECTOR{6~downto~0}~1332 0 96 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1334 0 97 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal afminunit ~STD_LOGIC_VECTOR{3~downto~0}~1334 0 97 (_architecture (_uni ))))
		(_signal (_internal afminten ~STD_LOGIC_VECTOR{3~downto~0}~1334 0 97 (_architecture (_uni ))))
		(_signal (_internal aforaunit ~STD_LOGIC_VECTOR{3~downto~0}~1334 0 97 (_architecture (_uni ))))
		(_signal (_internal aforaten ~STD_LOGIC_VECTOR{3~downto~0}~1334 0 97 (_architecture (_uni ))))
		(_signal (_internal tempsensorunit ~STD_LOGIC_VECTOR{3~downto~0}~1334 0 97 (_architecture (_uni ))))
		(_signal (_internal tempsensorten ~STD_LOGIC_VECTOR{3~downto~0}~1334 0 97 (_architecture (_uni ))))
		(_process
			(line__101(_architecture 0 0 101 (_assignment (_simple)(_alias((reset1)(reset)))(_simpleassign BUF)(_target(17))(_sensitivity(6)))))
			(line__110(_architecture 1 0 110 (_process (_simple)(_target(19(d_9_5)))(_sensitivity(5))(_read(0)(1)(31)))))
			(line__117(_architecture 2 0 117 (_process (_simple)(_target(19(d_4_0)))(_sensitivity(5))(_read(0)(1)(19(d_9_5))(32)))))
			(line__124(_architecture 3 0 124 (_process (_simple)(_target(29)(30)(35))(_sensitivity(5))(_read(33)(34)(36)))))
			(line__139(_architecture 4 0 139 (_process (_simple)(_target(38)(39)(40))(_sensitivity(5))(_read(7)(34)(37)))))
			(line__146(_architecture 5 0 146 (_process (_simple)(_target(8))(_sensitivity(5))(_read(22)(24)(27)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 2 )
		(514 )
		(2 )
	)
	(_model . ex 6 -1
	)
)
I 000047 55 4751          1558198588207 MS_arh
(_unit VHDL (ms 0 6 (ms_arh 0 9 ))
	(_version v98)
	(_time 1558198588208 2019.05.18 19:56:28)
	(_source (\./src/modul sim.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_code b4b6e2e1b3e3b4a3b4bbf0efe6b2e0b3b7b2e0b3b7)
	(_entity
		(_time 1558179106704)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	)
	(_component
		(termostat
			(_object
				(_port (_internal SET ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
				(_port (_internal PROG ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
				(_port (_internal TEMPMIN ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
				(_port (_internal TEMPMAX ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
				(_port (_internal ORA ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
				(_port (_internal clk100 ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
				(_port (_internal tempsensor ~STD_LOGIC_VECTOR{4~downto~0}~13 0 13 (_entity (_in ))))
				(_port (_internal heater ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
				(_port (_internal anod ~STD_LOGIC_VECTOR{7~downto~0}~13 0 15 (_entity (_out ))))
				(_port (_internal catod ~STD_LOGIC_VECTOR{6~downto~0}~13 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation UST 0 27 (_component termostat )
		(_port
			((SET)(A))
			((PROG)(B))
			((TEMPMIN)(C))
			((TEMPMAX)(D))
			((ORA)(E))
			((clk100)(F))
			((reset)(G))
			((tempsensor)(H))
			((heater)(I))
		)
		(_use (_entity . termostat)
			(_port
				((SET)(SET))
				((PROG)(PROG))
				((TEMPMIN)(TEMPMIN))
				((TEMPMAX)(TEMPMAX))
				((ORA)(ORA))
				((clk100)(clk100))
				((reset)(reset))
				((tempsensor)(tempsensor))
				((heater)(heater))
				((anod)(anod))
				((catod)(catod))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal E ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal F ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~132 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal H ~STD_LOGIC_VECTOR{4~downto~0}~132 0 20 (_architecture (_uni ))))
		(_signal (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ((i 2))))))
		(_constant (_internal clk_period ~extSTD.STANDARD.TIME 0 23 (_architecture ((ns 4607182418800017408)))))
		(_process
			(line__29(_architecture 0 0 29 (_assignment (_simple)(_target(0)))))
			(line__30(_architecture 1 0 30 (_assignment (_simple)(_target(1)))))
			(line__31(_architecture 2 0 31 (_assignment (_simple)(_target(2)))))
			(line__32(_architecture 3 0 32 (_assignment (_simple)(_target(3)))))
			(line__33(_architecture 4 0 33 (_assignment (_simple)(_alias((E)(_string \"0"\)))(_target(4)))))
			(line__34(_architecture 5 0 34 (_assignment (_simple)(_alias((G)(_string \"0"\)))(_target(6)))))
			(line__35(_architecture 6 0 35 (_assignment (_simple)(_target(7)))))
			(clk_process(_architecture 7 0 37 (_process (_wait_for)(_target(5)))))
			(line__45(_architecture 8 0 45 (_process (_simple)(_target(7))(_sensitivity(8))(_read(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 3 )
	)
	(_model . MS_arh 9 -1
	)
)
I 000043 55 1058          1558198815734 si
(_unit VHDL (poarta_si 0 6 (si 0 11 ))
	(_version v98)
	(_time 1558198815735 2019.05.18 20:00:15)
	(_source (\./src/andgate.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_code 7b2e297a7f2c2e6c79286f212b7e2d7c787d727c7b)
	(_entity
		(_time 1558129173099)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_process
			(line__13(_architecture 0 0 13 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . si 1 -1
	)
)
I 000042 55 2070          1558198815859 A
(_unit VHDL (binarytobcd 0 6 (a 0 12 ))
	(_version v98)
	(_time 1558198815860 2019.05.18 20:00:15)
	(_source (\./src/BinaryToBcd.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_code f8aca8a8f9aff9eefbf8eaa3a0fffcfeaefefafefb)
	(_entity
		(_time 1558129173244)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal Input ~STD_LOGIC_VECTOR{6~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_port (_internal Output ~STD_LOGIC_VECTOR{11~downto~0}~12 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~132 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_process
			(line__39(_architecture 0 0 39 (_assignment (_simple)(_target(2))(_sensitivity(1)))))
		)
		(_subprogram
			(_internal BinToBCD 1 0 14 (_architecture (_function (_uto))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(33686018 33686018 33686018 )
		(33686274 )
		(50528770 )
	)
	(_model . A 2 -1
	)
)
I 000051 55 1330          1558198815968 Behavioral
(_unit VHDL (compare 0 4 (behavioral 0 12 ))
	(_version v98)
	(_time 1558198815969 2019.05.18 20:00:15)
	(_source (\./src/comparator.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 65313565363265726437743e366360636663336331)
	(_entity
		(_time 1558129173349)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal num1 ~STD_LOGIC_VECTOR{4~downto~0}~12 0 5 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal num2 ~STD_LOGIC_VECTOR{4~downto~0}~122 0 6 (_entity (_in ))))
		(_port (_internal less ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal equal ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_port (_internal greater ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_process
			(line__14(_architecture 0 0 14 (_process (_simple)(_target(2)(3)(4))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Behavioral 1 -1
	)
)
I 000052 55 1087          1558198816030 dmux_1t2_ar
(_unit VHDL (dmux_1t2 0 4 (dmux_1t2_ar 0 12 ))
	(_version v98)
	(_time 1558198816031 2019.05.18 20:00:16)
	(_source (\./src/demux12.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code a4f0f3f3f4f2f5b3acf7e2fbf4a3a0a7a6a2a0a2f0)
	(_entity
		(_time 1558129173404)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal input ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal sel0 ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal output0 ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_port (_internal output1 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_process
			(line__14(_architecture 0 0 14 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
			(line__15(_architecture 1 0 15 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . dmux_1t2_ar 2 -1
	)
)
I 000053 55 2819          1558198816093 Arch_Display
(_unit VHDL (display 0 6 (arch_display 0 13 ))
	(_version v98)
	(_time 1558198816094 2019.05.18 20:00:16)
	(_source (\./src/Display.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_code e2b6b5b1e9b4b5f5e3b2a1b8b2e5ebe4e6e4ebe5e1)
	(_entity
		(_time 1558129173459)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	)
	(_component
		(BinaryToBCD
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal Input ~STD_LOGIC_VECTOR{6~downto~0}~13 0 17 (_entity (_in ))))
				(_port (_internal Output ~STD_LOGIC_VECTOR{11~downto~0}~13 0 18 (_entity (_out ))))
			)
		)
	)
	(_instantiation OP2 0 25 (_component BinaryToBCD )
		(_port
			((CLK)(clk))
			((Input)(BinInput))
			((Output)(BCDInput))
		)
		(_use (_entity . BinaryToBCD)
		)
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal BinInput ~STD_LOGIC_VECTOR{6~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal unitmin ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal tenmin ~STD_LOGIC_VECTOR{3~downto~0}~122 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~132 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_signal (_internal BCDInput ~STD_LOGIC_VECTOR{11~downto~0}~132 0 21 (_architecture (_uni ))))
		(_process
			(line__27(_architecture 0 0 27 (_assignment (_simple)(_alias((unitmin)(BCDInput(d_3_0))))(_target(2))(_sensitivity(4(d_3_0))))))
			(line__28(_architecture 1 0 28 (_assignment (_simple)(_alias((tenmin)(BCDInput(d_7_4))))(_target(3))(_sensitivity(4(d_7_4))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . Arch_Display 2 -1
	)
)
I 000051 55 1692          1558198816155 Behavioral
(_unit VHDL (clockprescaler 0 5 (behavioral 0 10 ))
	(_version v98)
	(_time 1558198816156 2019.05.18 20:00:16)
	(_source (\./src/div.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 20747724737722362127627b712722262527232623)
	(_entity
		(_time 1558129173514)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in )(_event))))
		(_port (_internal Led ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{25~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 25)(i 0))))))
		(_signal (_internal prescaler ~STD_LOGIC_VECTOR{25~downto~0}~13 0 12 (_architecture (_uni (_string \"10111110101111000010000000"\)))))
		(_signal (_internal prescaler_counter ~STD_LOGIC_VECTOR{25~downto~0}~13 0 17 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal newClock ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ((i 2))))))
		(_process
			(line__22(_architecture 0 0 22 (_assignment (_simple)(_alias((Led)(newClock)))(_simpleassign BUF)(_target(1))(_sensitivity(4)))))
			(countClock(_architecture 1 0 23 (_process (_simple)(_target(3)(4))(_sensitivity(0)(4))(_read(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 514 )
	)
	(_model . Behavioral 2 -1
	)
)
I 000051 55 1447          1558198816217 nummin_arc
(_unit VHDL (nummin 0 6 (nummin_arc 0 14 ))
	(_version v98)
	(_time 1558198816218 2019.05.18 20:00:16)
	(_source (\./src/nummin.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 5f0b5e5d0c085f49095946055b590a585a590b590b)
	(_entity
		(_time 1558129173624)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{5~downto~0}~12 0 10 (_entity (_out ))))
		(_port (_internal tc ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_type (_internal ~INTEGER~range~0~to~60~13 0 17 (_scalar (_to (i 0)(i 60)))))
		(_variable (_internal m ~INTEGER~range~0~to~60~13 0 17 (_process 0 ((i 0)))))
		(_process
			(counter(_architecture 0 0 16 (_process (_simple)(_target(2)(3))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . nummin_arc 1 -1
	)
)
I 000051 55 1361          1558198816280 numora_arh
(_unit VHDL (numora 0 6 (numora_arh 0 13 ))
	(_version v98)
	(_time 1558198816281 2019.05.18 20:00:16)
	(_source (\./src/numora.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 9dc99c93ccca9d8bcac88fc7cd9bc89a989bc99bcb)
	(_entity
		(_time 1558129173679)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10 (_entity (_out ))))
		(_type (_internal ~INTEGER~range~0~to~24~13 0 16 (_scalar (_to (i 0)(i 24)))))
		(_variable (_internal m ~INTEGER~range~0~to~24~13 0 16 (_process 0 ((i 0)))))
		(_process
			(counter(_architecture 0 0 15 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . numora_arh 1 -1
	)
)
I 000051 55 1162          1558198816342 numsec_arc
(_unit VHDL (numsec 0 6 (numsec_arc 0 13 ))
	(_version v98)
	(_time 1558198816343 2019.05.18 20:00:16)
	(_source (\./src/numsec.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code dc88dd8f8a8bdccbde8fc9868eda89dbd9da88dbdf)
	(_entity
		(_time 1558129173739)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal tc ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_type (_internal ~INTEGER~range~0~to~60~13 0 16 (_scalar (_to (i 0)(i 60)))))
		(_variable (_internal m ~INTEGER~range~0~to~60~13 0 16 (_process 0 ((i 0)))))
		(_process
			(counter(_architecture 0 0 15 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . numsec_arc 1 -1
	)
)
I 000052 55 1365          1558198816405 numtemp_arh
(_unit VHDL (numtemp 0 6 (numtemp_arh 0 13 ))
	(_version v98)
	(_time 1558198816406 2019.05.18 20:00:16)
	(_source (\./src/numtemp.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 1a4e1a1c4e4d1a0d1f4e0f401f1d1a1c4f1d1f1c4e)
	(_entity
		(_time 1558129173791)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10 (_entity (_out ))))
		(_type (_internal ~INTEGER~range~0~to~31~13 0 16 (_scalar (_to (i 0)(i 31)))))
		(_variable (_internal m ~INTEGER~range~0~to~31~13 0 16 (_process 0 ((i 0)))))
		(_process
			(counter(_architecture 0 0 15 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . numtemp_arh 1 -1
	)
)
I 000049 55 4404          1558198816467 aAfisare
(_unit VHDL (eafisare 0 5 (aafisare 0 15 ))
	(_version v98)
	(_time 1558198816468 2019.05.18 20:00:16)
	(_source (\./src/afisooor.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 580c085b510f0a4e540c4b02085f5a5e5d5e5d5e59)
	(_entity
		(_time 1558131649190)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal digit0 ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~122 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal digit1 ~STD_LOGIC_VECTOR{3~downto~0}~122 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~124 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal digit2 ~STD_LOGIC_VECTOR{3~downto~0}~124 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~126 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal digit3 ~STD_LOGIC_VECTOR{3~downto~0}~126 0 9 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal cat ~STD_LOGIC_VECTOR{6~downto~0}~12 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal an ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal i0 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17 (_architecture (_uni (_string \"11111110"\)))))
		(_signal (_internal i1 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18 (_architecture (_uni (_string \"11111101"\)))))
		(_signal (_internal i2 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19 (_architecture (_uni (_string \"11111011"\)))))
		(_signal (_internal i3 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20 (_architecture (_uni (_string \"11111111"\)))))
		(_signal (_internal i4 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21 (_architecture (_uni (_string \"11111111"\)))))
		(_signal (_internal i5 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 22 (_architecture (_uni (_string \"11111111"\)))))
		(_signal (_internal i6 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 23 (_architecture (_uni (_string \"11111111"\)))))
		(_signal (_internal i7 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 24 (_architecture (_uni (_string \"11111111"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal count ~STD_LOGIC_VECTOR{15~downto~0}~13 0 26 (_architecture (_uni (_string \"0000000000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal m1 ~STD_LOGIC_VECTOR{3~downto~0}~13 0 27 (_architecture (_uni ))))
		(_process
			(line__31(_architecture 0 0 31 (_process (_simple)(_target(15))(_sensitivity(4))(_read(15)))))
			(line__40(_architecture 1 0 40 (_process (_simple)(_target(16))(_sensitivity(0)(1)(2)(3)(15(d_15_13))))))
			(line__53(_architecture 2 0 53 (_process (_simple)(_target(6))(_sensitivity(7)(8)(9)(10)(11)(12)(13)(14)(15(d_15_13))))))
			(line__69(_architecture 3 0 69 (_process (_simple)(_target(5))(_sensitivity(16)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(131586 )
		(197122 )
		(131842 )
		(197378 )
		(50529027 )
		(33686019 131586 )
		(50529027 197122 )
		(33686274 131587 )
		(33751810 131586 )
		(50528770 197122 )
		(33751554 131842 )
		(33686018 131842 )
		(50529027 131586 )
		(33686018 131586 )
		(33751554 131586 )
		(50463234 131586 )
		(50463234 131843 )
		(33686019 131843 )
		(33686274 197122 )
		(50463235 131586 )
		(33686019 197122 )
	)
	(_model . aAfisare 4 -1
	)
)
I 000044 55 2145          1558198816529 syn
(_unit VHDL (raminfr 0 5 (syn 0 14 ))
	(_version v98)
	(_time 1558198816530 2019.05.18 20:00:16)
	(_source (\./src/memram.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 97c2c09891c097819fc2d2cdc090959095919691c3)
	(_entity
		(_time 1558133064434)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in )(_event))))
		(_port (_internal we ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal a ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal di ~STD_LOGIC_VECTOR{9~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{9~downto~0}~122 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal ao ~STD_LOGIC_VECTOR{4~downto~0}~124 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ram_type 0 15 (_array ~STD_LOGIC_VECTOR{9~downto~0}~13 ((_downto (i 31)(i 0))))))
		(_signal (_internal RAM ram_type 0 17 (_architecture (_uni ))))
		(_process
			(line__19(_architecture 0 0 19 (_process (_target(4)(5)(6))(_sensitivity(0)(1)(2)(3)(6))(_dssslsensitivity 1)(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_split (6)
	)
	(_model . syn 1 -1
	)
)
I 000043 55 17129         1558198816592 ex
(_unit VHDL (termostat 0 4 (ex 0 12 ))
	(_version v98)
	(_time 1558198816593 2019.05.18 20:00:16)
	(_source (\./src/termostat.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code d5808487d58383c3d0d2938e87d2d1d3d4d2d1d2d1)
	(_entity
		(_time 1558129173846)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(ClockPrescaler
			(_object
				(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal Led ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
			)
		)
		(numtemp
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 70 (_entity (_out ))))
			)
		)
		(numora
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 64 (_entity (_out ))))
			)
		)
		(dmux_1t2
			(_object
				(_port (_internal input ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal sel0 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal output0 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
				(_port (_internal output1 ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
			)
		)
		(poarta_si
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
			)
		)
		(raminfr
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal we ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal a ~STD_LOGIC_VECTOR{4~downto~0}~13 0 24 (_entity (_in ))))
				(_port (_internal di ~STD_LOGIC_VECTOR{9~downto~0}~13 0 25 (_entity (_in ))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{9~downto~0}~132 0 26 (_entity (_out ))))
				(_port (_internal ao ~STD_LOGIC_VECTOR{4~downto~0}~134 0 27 (_entity (_out ))))
			)
		)
		(compare
			(_object
				(_port (_internal num1 ~STD_LOGIC_VECTOR{4~downto~0}~136 0 41 (_entity (_in ))))
				(_port (_internal num2 ~STD_LOGIC_VECTOR{4~downto~0}~138 0 42 (_entity (_in ))))
				(_port (_internal less ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
				(_port (_internal equal ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
				(_port (_internal greater ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
			)
		)
		(nummin
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{5~downto~0}~13 0 51 (_entity (_out ))))
				(_port (_internal tc ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_out ))))
			)
		)
		(numsec
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal tc ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_out ))))
			)
		)
		(Display
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 74 (_entity (_in ))))
				(_port (_internal BinInput ~STD_LOGIC_VECTOR{6~downto~0}~13 0 75 (_entity (_in ))))
				(_port (_internal unitmin ~STD_LOGIC_VECTOR{3~downto~0}~13 0 76 (_entity (_out ))))
				(_port (_internal tenmin ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 77 (_entity (_out ))))
			)
		)
		(eAfisare
			(_object
				(_port (_internal digit0 ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 82 (_entity (_in ))))
				(_port (_internal digit1 ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 83 (_entity (_in ))))
				(_port (_internal digit2 ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 84 (_entity (_in ))))
				(_port (_internal digit3 ~STD_LOGIC_VECTOR{3~downto~0}~1322 0 85 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 86 (_entity (_in ))))
				(_port (_internal cat ~STD_LOGIC_VECTOR{6~downto~0}~1324 0 87 (_entity (_out ))))
				(_port (_internal an ~STD_LOGIC_VECTOR{7~downto~0}~13 0 88 (_entity (_out ))))
			)
		)
	)
	(_instantiation DIV1 0 103 (_component ClockPrescaler )
		(_port
			((clock)(clk100))
			((Led)(out1))
		)
		(_use (_entity . ClockPrescaler)
		)
	)
	(_instantiation TEMPMIN1 0 104 (_component numtemp )
		(_port
			((clk)(TEMPMIN))
			((reset)(reset1))
			((dout)(tempbutonmin))
		)
		(_use (_entity . numtemp)
		)
	)
	(_instantiation TEMPMAX1 0 105 (_component numtemp )
		(_port
			((clk)(TEMPMAX))
			((reset)(reset1))
			((dout)(tempbutonmax))
		)
		(_use (_entity . numtemp)
		)
	)
	(_instantiation ORA1 0 106 (_component numora )
		(_port
			((clk)(ORA))
			((reset)(reset1))
			((dout)(orabuton))
		)
		(_use (_entity . numora)
		)
	)
	(_instantiation DEMUX 0 107 (_component dmux_1t2 )
		(_port
			((input)((i 3)))
			((sel0)(PROG))
			((output0)(out0))
			((output1)(outsi1))
		)
		(_use (_entity . dmux_1t2)
			(_port
				((input)(input))
				((sel0)(sel0))
				((output0)(output0))
				((output1)(output1))
			)
		)
	)
	(_instantiation POARTASI1 0 108 (_component poarta_si )
		(_port
			((A)(outsi1))
			((B)(SET))
			((C)((i 3)))
			((Y)(outsi2))
		)
		(_use (_entity . poarta_si)
			(_port
				((A)(A))
				((B)(B))
				((C)(C))
				((Y)(Y))
			)
		)
	)
	(_instantiation MEMRAM1 0 131 (_component raminfr )
		(_port
			((clk)(clk100))
			((we)(outsi2))
			((a)(adresa))
			((di)(datain))
			((dout)(memout))
			((ao)(adresa_out))
		)
		(_use (_entity . raminfr)
		)
	)
	(_instantiation CMP1 0 132 (_component compare )
		(_port
			((num1)(memout(d_9_5)))
			((num2)(tempsensor))
			((less)(cmp1out))
			((equal)(cmp1out0))
			((greater)(cmp1out00))
		)
		(_use (_entity . compare)
		)
	)
	(_instantiation CMP2 0 133 (_component compare )
		(_port
			((num1)(intcomp1))
			((num2)(intcomp2))
			((less)(cmp2out))
			((equal)(cmp2out0))
			((greater)(cmp2out00))
		)
		(_use (_entity . compare)
		)
	)
	(_instantiation CMP3 0 134 (_component compare )
		(_port
			((num1)(memout(d_4_0)))
			((num2)(tempsensor))
			((less)(cmp3out))
			((equal)(cmp3out0))
			((greater)(cmp3out00))
		)
		(_use (_entity . compare)
		)
	)
	(_instantiation ORA2 0 135 (_component numora )
		(_port
			((clk)(tc2))
			((reset)(reset1))
			((dout)(oraaf))
		)
		(_use (_entity . numora)
		)
	)
	(_instantiation MIN 0 136 (_component nummin )
		(_port
			((clk)(tc1))
			((reset)(reset1))
			((dout)(minaf))
			((tc)(tc2))
		)
		(_use (_entity . nummin)
		)
	)
	(_instantiation SEC 0 137 (_component numsec )
		(_port
			((clk)(out1))
			((reset)(reset1))
			((tc)(tc1))
		)
		(_use (_entity . numsec)
		)
	)
	(_instantiation preluaremin 0 157 (_component Display )
		(_port
			((CLK)(clk100))
			((BinInput)(minaf1))
			((unitmin)(afminunit))
			((tenmin)(afminten))
		)
		(_use (_entity . Display)
		)
	)
	(_instantiation preluareora 0 158 (_component Display )
		(_port
			((CLK)(clk100))
			((BinInput)(oraaf1))
			((unitmin)(aforaunit))
			((tenmin)(aforaten))
		)
		(_use (_entity . Display)
		)
	)
	(_instantiation preluaretemp 0 159 (_component Display )
		(_port
			((CLK)(clk100))
			((BinInput)(tempsensor1))
			((unitmin)(tempsensorunit))
			((tenmin)(tempsensorten))
		)
		(_use (_entity . Display)
		)
	)
	(_instantiation Display1 0 160 (_component eAfisare )
		(_port
			((digit0)(tempsensorunit))
			((digit1)(tempsensorten))
			((digit2)(afminunit))
			((digit3)(afminten))
			((clk)(clk100))
			((cat)(catod))
			((an)(anod))
		)
		(_use (_entity . eAfisare)
		)
	)
	(_object
		(_port (_internal SET ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal PROG ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal TEMPMIN ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal TEMPMAX ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal ORA ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal clk100 ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal tempsensor ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6 (_entity (_in ))))
		(_port (_internal heater ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal anod ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal catod ~STD_LOGIC_VECTOR{6~downto~0}~12 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~132 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~134 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~136 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~138 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 70 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 75 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 76 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 77 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 82 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 83 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1322 0 85 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1324 0 87 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 88 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal outsi1 ~extieee.std_logic_1164.STD_LOGIC 0 91 (_architecture (_uni ))))
		(_signal (_internal outsi2 ~extieee.std_logic_1164.STD_LOGIC 0 91 (_architecture (_uni ))))
		(_signal (_internal out0 ~extieee.std_logic_1164.STD_LOGIC 0 91 (_architecture (_uni ))))
		(_signal (_internal out1 ~extieee.std_logic_1164.STD_LOGIC 0 91 (_architecture (_uni ))))
		(_signal (_internal tc1 ~extieee.std_logic_1164.STD_LOGIC 0 91 (_architecture (_uni ))))
		(_signal (_internal tc2 ~extieee.std_logic_1164.STD_LOGIC 0 91 (_architecture (_uni ))))
		(_signal (_internal reset1 ~extieee.std_logic_1164.STD_LOGIC 0 91 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~1326 0 92 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal memout ~STD_LOGIC_VECTOR{9~downto~0}~1326 0 92 (_architecture (_uni ))))
		(_signal (_internal datain ~STD_LOGIC_VECTOR{9~downto~0}~1326 0 92 (_architecture (_uni ))))
		(_signal (_internal cmp1out ~extieee.std_logic_1164.STD_LOGIC 0 93 (_architecture (_uni ))))
		(_signal (_internal cmp1out0 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_architecture (_uni ))))
		(_signal (_internal cmp1out00 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_architecture (_uni ))))
		(_signal (_internal cmp2out ~extieee.std_logic_1164.STD_LOGIC 0 93 (_architecture (_uni ))))
		(_signal (_internal cmp2out0 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_architecture (_uni ))))
		(_signal (_internal cmp2out00 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_architecture (_uni ))))
		(_signal (_internal cmp3out ~extieee.std_logic_1164.STD_LOGIC 0 93 (_architecture (_uni ))))
		(_signal (_internal cmp3out0 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_architecture (_uni ))))
		(_signal (_internal cmp3out00 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~1328 0 94 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal intcomp1 ~STD_LOGIC_VECTOR{4~downto~0}~1328 0 94 (_architecture (_uni ))))
		(_signal (_internal intcomp2 ~STD_LOGIC_VECTOR{4~downto~0}~1328 0 94 (_architecture (_uni ))))
		(_signal (_internal tempbutonmin ~STD_LOGIC_VECTOR{4~downto~0}~1328 0 94 (_architecture (_uni ))))
		(_signal (_internal tempbutonmax ~STD_LOGIC_VECTOR{4~downto~0}~1328 0 94 (_architecture (_uni ))))
		(_signal (_internal orabuton ~STD_LOGIC_VECTOR{4~downto~0}~1328 0 94 (_architecture (_uni ))))
		(_signal (_internal oraaf ~STD_LOGIC_VECTOR{4~downto~0}~1328 0 94 (_architecture (_uni ))))
		(_signal (_internal adresa ~STD_LOGIC_VECTOR{4~downto~0}~1328 0 94 (_architecture (_uni ))))
		(_signal (_internal adresa_out ~STD_LOGIC_VECTOR{4~downto~0}~1328 0 94 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1330 0 95 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal minaf ~STD_LOGIC_VECTOR{5~downto~0}~1330 0 95 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1332 0 96 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal oraaf1 ~STD_LOGIC_VECTOR{6~downto~0}~1332 0 96 (_architecture (_uni ))))
		(_signal (_internal minaf1 ~STD_LOGIC_VECTOR{6~downto~0}~1332 0 96 (_architecture (_uni ))))
		(_signal (_internal tempsensor1 ~STD_LOGIC_VECTOR{6~downto~0}~1332 0 96 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1334 0 97 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal afminunit ~STD_LOGIC_VECTOR{3~downto~0}~1334 0 97 (_architecture (_uni ))))
		(_signal (_internal afminten ~STD_LOGIC_VECTOR{3~downto~0}~1334 0 97 (_architecture (_uni ))))
		(_signal (_internal aforaunit ~STD_LOGIC_VECTOR{3~downto~0}~1334 0 97 (_architecture (_uni ))))
		(_signal (_internal aforaten ~STD_LOGIC_VECTOR{3~downto~0}~1334 0 97 (_architecture (_uni ))))
		(_signal (_internal tempsensorunit ~STD_LOGIC_VECTOR{3~downto~0}~1334 0 97 (_architecture (_uni ))))
		(_signal (_internal tempsensorten ~STD_LOGIC_VECTOR{3~downto~0}~1334 0 97 (_architecture (_uni ))))
		(_process
			(line__101(_architecture 0 0 101 (_assignment (_simple)(_alias((reset1)(reset)))(_simpleassign BUF)(_target(17))(_sensitivity(6)))))
			(line__110(_architecture 1 0 110 (_process (_simple)(_target(19(d_9_5)))(_sensitivity(5))(_read(0)(1)(31)))))
			(line__117(_architecture 2 0 117 (_process (_simple)(_target(19(d_4_0)))(_sensitivity(5))(_read(0)(1)(19(d_9_5))(32)))))
			(line__124(_architecture 3 0 124 (_process (_simple)(_target(29)(30)(35))(_sensitivity(5))(_read(33)(34)(36)))))
			(line__139(_architecture 4 0 139 (_process (_simple)(_target(38)(39)(40))(_sensitivity(5))(_read(7)(34)(37)))))
			(line__146(_architecture 5 0 146 (_process (_simple)(_target(8))(_sensitivity(5))(_read(22)(24)(27)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 2 )
		(514 )
		(2 )
	)
	(_model . ex 6 -1
	)
)
I 000047 55 4751          1558198816654 MS_arh
(_unit VHDL (ms 0 6 (ms_arh 0 9 ))
	(_version v98)
	(_time 1558198816655 2019.05.18 20:00:16)
	(_source (\./src/modul sim.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_code 1440161213431403141b504f461240131712401317)
	(_entity
		(_time 1558179106704)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	)
	(_component
		(termostat
			(_object
				(_port (_internal SET ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
				(_port (_internal PROG ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
				(_port (_internal TEMPMIN ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
				(_port (_internal TEMPMAX ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
				(_port (_internal ORA ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
				(_port (_internal clk100 ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
				(_port (_internal tempsensor ~STD_LOGIC_VECTOR{4~downto~0}~13 0 13 (_entity (_in ))))
				(_port (_internal heater ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
				(_port (_internal anod ~STD_LOGIC_VECTOR{7~downto~0}~13 0 15 (_entity (_out ))))
				(_port (_internal catod ~STD_LOGIC_VECTOR{6~downto~0}~13 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation UST 0 27 (_component termostat )
		(_port
			((SET)(A))
			((PROG)(B))
			((TEMPMIN)(C))
			((TEMPMAX)(D))
			((ORA)(E))
			((clk100)(F))
			((reset)(G))
			((tempsensor)(H))
			((heater)(I))
		)
		(_use (_entity . termostat)
			(_port
				((SET)(SET))
				((PROG)(PROG))
				((TEMPMIN)(TEMPMIN))
				((TEMPMAX)(TEMPMAX))
				((ORA)(ORA))
				((clk100)(clk100))
				((reset)(reset))
				((tempsensor)(tempsensor))
				((heater)(heater))
				((anod)(anod))
				((catod)(catod))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal E ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal F ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~132 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal H ~STD_LOGIC_VECTOR{4~downto~0}~132 0 20 (_architecture (_uni ))))
		(_signal (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ((i 2))))))
		(_constant (_internal clk_period ~extSTD.STANDARD.TIME 0 23 (_architecture ((ns 4607182418800017408)))))
		(_process
			(line__29(_architecture 0 0 29 (_assignment (_simple)(_target(0)))))
			(line__30(_architecture 1 0 30 (_assignment (_simple)(_target(1)))))
			(line__31(_architecture 2 0 31 (_assignment (_simple)(_target(2)))))
			(line__32(_architecture 3 0 32 (_assignment (_simple)(_target(3)))))
			(line__33(_architecture 4 0 33 (_assignment (_simple)(_alias((E)(_string \"0"\)))(_target(4)))))
			(line__34(_architecture 5 0 34 (_assignment (_simple)(_alias((G)(_string \"0"\)))(_target(6)))))
			(line__35(_architecture 6 0 35 (_assignment (_simple)(_target(7)))))
			(clk_process(_architecture 7 0 37 (_process (_wait_for)(_target(5)))))
			(line__45(_architecture 8 0 45 (_process (_simple)(_target(7))(_sensitivity(8))(_read(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 3 )
	)
	(_model . MS_arh 9 -1
	)
)
I 000049 55 5230          1558207604921 aAfisare
(_unit VHDL (eafisare 0 5 (aafisare 0 19 ))
	(_version v98)
	(_time 1558207604922 2019.05.18 22:26:44)
	(_source (\./src/afisooor.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 41134c43411613574e42521b114643474447444740)
	(_entity
		(_time 1558207591003)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal digit0 ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~122 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal digit1 ~STD_LOGIC_VECTOR{3~downto~0}~122 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~124 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal digit2 ~STD_LOGIC_VECTOR{3~downto~0}~124 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~126 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal digit3 ~STD_LOGIC_VECTOR{3~downto~0}~126 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~128 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal digit4 ~STD_LOGIC_VECTOR{3~downto~0}~128 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1210 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal digit5 ~STD_LOGIC_VECTOR{3~downto~0}~1210 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1212 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal digit6 ~STD_LOGIC_VECTOR{3~downto~0}~1212 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1214 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal digit7 ~STD_LOGIC_VECTOR{3~downto~0}~1214 0 13 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal cat ~STD_LOGIC_VECTOR{6~downto~0}~12 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal an ~STD_LOGIC_VECTOR{7~downto~0}~12 0 16 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal i0 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21 (_architecture (_uni (_string \"11111110"\)))))
		(_signal (_internal i1 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 22 (_architecture (_uni (_string \"11111101"\)))))
		(_signal (_internal i2 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 23 (_architecture (_uni (_string \"11111011"\)))))
		(_signal (_internal i3 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 24 (_architecture (_uni (_string \"11110111"\)))))
		(_signal (_internal i4 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25 (_architecture (_uni (_string \"11101111"\)))))
		(_signal (_internal i5 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 26 (_architecture (_uni (_string \"11011111"\)))))
		(_signal (_internal i6 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 27 (_architecture (_uni (_string \"10111111"\)))))
		(_signal (_internal i7 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28 (_architecture (_uni (_string \"01111111"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal count ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30 (_architecture (_uni (_string \"0000000000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal m1 ~STD_LOGIC_VECTOR{3~downto~0}~13 0 31 (_architecture (_uni ))))
		(_process
			(line__35(_architecture 0 0 35 (_process (_simple)(_target(19))(_sensitivity(8))(_read(19)))))
			(line__44(_architecture 1 0 44 (_process (_simple)(_target(20))(_sensitivity(19(d_15_13))(0)(1)(2)(3)(4)(5)(6)(7)))))
			(line__61(_architecture 2 0 61 (_process (_simple)(_target(10))(_sensitivity(11)(12)(13)(14)(15)(16)(17)(18)(19(d_15_13))))))
			(line__77(_architecture 3 0 77 (_process (_simple)(_target(9))(_sensitivity(20)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(50529027 )
		(33686019 131586 )
		(50529027 197122 )
		(33686274 131587 )
		(33751810 131586 )
		(50528770 197122 )
		(33751554 131842 )
		(33686018 131842 )
		(50529027 131586 )
		(33686018 131586 )
		(33751554 131586 )
		(50463234 131586 )
		(50463234 131843 )
		(33686019 131843 )
		(33686274 197122 )
		(50463235 131586 )
		(33686019 197122 )
	)
	(_model . aAfisare 4 -1
	)
)
I 000043 55 1058          1558208846371 si
(_unit VHDL (poarta_si 0 6 (si 0 11 ))
	(_version v98)
	(_time 1558208846372 2019.05.18 22:47:26)
	(_source (\./src/andgate.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_code b1e5b8e5e6e6e4a6b3e2a5ebe1b4e7b6b2b7b8b6b1)
	(_entity
		(_time 1558129173099)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_process
			(line__13(_architecture 0 0 13 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . si 1 -1
	)
)
I 000042 55 2070          1558208846496 A
(_unit VHDL (binarytobcd 0 6 (a 0 12 ))
	(_version v98)
	(_time 1558208846497 2019.05.18 22:47:26)
	(_source (\./src/BinaryToBcd.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_code 2e7b7d2a72792f382d2e3c7576292a2878282c282d)
	(_entity
		(_time 1558129173244)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal Input ~STD_LOGIC_VECTOR{6~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_port (_internal Output ~STD_LOGIC_VECTOR{11~downto~0}~12 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~132 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_process
			(line__39(_architecture 0 0 39 (_assignment (_simple)(_target(2))(_sensitivity(1)))))
		)
		(_subprogram
			(_internal BinToBCD 1 0 14 (_architecture (_function (_uto))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(33686018 33686018 33686018 )
		(33686274 )
		(50528770 )
	)
	(_model . A 2 -1
	)
)
I 000051 55 1330          1558208846605 Behavioral
(_unit VHDL (compare 0 4 (behavioral 0 12 ))
	(_version v98)
	(_time 1558208846606 2019.05.18 22:47:26)
	(_source (\./src/comparator.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 9bcec9949fcc9b8c9ac98ac0c89d9e9d989dcd9dcf)
	(_entity
		(_time 1558129173349)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal num1 ~STD_LOGIC_VECTOR{4~downto~0}~12 0 5 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal num2 ~STD_LOGIC_VECTOR{4~downto~0}~122 0 6 (_entity (_in ))))
		(_port (_internal less ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal equal ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_port (_internal greater ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_process
			(line__14(_architecture 0 0 14 (_process (_simple)(_target(2)(3)(4))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Behavioral 1 -1
	)
)
I 000052 55 1087          1558208846668 dmux_1t2_ar
(_unit VHDL (dmux_1t2 0 4 (dmux_1t2_ar 0 12 ))
	(_version v98)
	(_time 1558208846669 2019.05.18 22:47:26)
	(_source (\./src/demux12.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code d98c8c8b848f88ced18a9f8689dedddadbdfdddf8d)
	(_entity
		(_time 1558129173404)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal input ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal sel0 ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal output0 ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_port (_internal output1 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_process
			(line__14(_architecture 0 0 14 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
			(line__15(_architecture 1 0 15 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . dmux_1t2_ar 2 -1
	)
)
I 000053 55 2819          1558208846730 Arch_Display
(_unit VHDL (display 0 6 (arch_display 0 13 ))
	(_version v98)
	(_time 1558208846731 2019.05.18 22:47:26)
	(_source (\./src/Display.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_code 184d4e1f194e4f0f19485b42481f111e1c1e111f1b)
	(_entity
		(_time 1558129173459)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	)
	(_component
		(BinaryToBCD
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal Input ~STD_LOGIC_VECTOR{6~downto~0}~13 0 17 (_entity (_in ))))
				(_port (_internal Output ~STD_LOGIC_VECTOR{11~downto~0}~13 0 18 (_entity (_out ))))
			)
		)
	)
	(_instantiation OP2 0 25 (_component BinaryToBCD )
		(_port
			((CLK)(clk))
			((Input)(BinInput))
			((Output)(BCDInput))
		)
		(_use (_entity . BinaryToBCD)
		)
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal BinInput ~STD_LOGIC_VECTOR{6~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal unitmin ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal tenmin ~STD_LOGIC_VECTOR{3~downto~0}~122 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~132 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_signal (_internal BCDInput ~STD_LOGIC_VECTOR{11~downto~0}~132 0 21 (_architecture (_uni ))))
		(_process
			(line__27(_architecture 0 0 27 (_assignment (_simple)(_alias((unitmin)(BCDInput(d_3_0))))(_target(2))(_sensitivity(4(d_3_0))))))
			(line__28(_architecture 1 0 28 (_assignment (_simple)(_alias((tenmin)(BCDInput(d_7_4))))(_target(3))(_sensitivity(4(d_7_4))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . Arch_Display 2 -1
	)
)
I 000051 55 1692          1558208846793 Behavioral
(_unit VHDL (clockprescaler 0 5 (behavioral 0 10 ))
	(_version v98)
	(_time 1558208846794 2019.05.18 22:47:26)
	(_source (\./src/div.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 56030755030154405751140d075154505351555055)
	(_entity
		(_time 1558129173514)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in )(_event))))
		(_port (_internal Led ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{25~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 25)(i 0))))))
		(_signal (_internal prescaler ~STD_LOGIC_VECTOR{25~downto~0}~13 0 12 (_architecture (_uni (_string \"10111110101111000010000000"\)))))
		(_signal (_internal prescaler_counter ~STD_LOGIC_VECTOR{25~downto~0}~13 0 17 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal newClock ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ((i 2))))))
		(_process
			(line__22(_architecture 0 0 22 (_assignment (_simple)(_alias((Led)(newClock)))(_simpleassign BUF)(_target(1))(_sensitivity(4)))))
			(countClock(_architecture 1 0 23 (_process (_simple)(_target(3)(4))(_sensitivity(0)(4))(_read(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 514 )
	)
	(_model . Behavioral 2 -1
	)
)
I 000051 55 1447          1558208846855 nummin_arc
(_unit VHDL (nummin 0 6 (nummin_arc 0 14 ))
	(_version v98)
	(_time 1558208846856 2019.05.18 22:47:26)
	(_source (\./src/nummin.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 95c0929b95c29583c3938ccf9193c0929093c193c1)
	(_entity
		(_time 1558129173624)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{5~downto~0}~12 0 10 (_entity (_out ))))
		(_port (_internal tc ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_type (_internal ~INTEGER~range~0~to~60~13 0 17 (_scalar (_to (i 0)(i 60)))))
		(_variable (_internal m ~INTEGER~range~0~to~60~13 0 17 (_process 0 ((i 0)))))
		(_process
			(counter(_architecture 0 0 16 (_process (_simple)(_target(2)(3))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . nummin_arc 1 -1
	)
)
I 000051 55 1361          1558208846917 numora_arh
(_unit VHDL (numora 0 6 (numora_arh 0 13 ))
	(_version v98)
	(_time 1558208846918 2019.05.18 22:47:26)
	(_source (\./src/numora.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code d386d480d584d3c58486c18983d586d4d6d587d585)
	(_entity
		(_time 1558129173679)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10 (_entity (_out ))))
		(_type (_internal ~INTEGER~range~0~to~24~13 0 16 (_scalar (_to (i 0)(i 24)))))
		(_variable (_internal m ~INTEGER~range~0~to~24~13 0 16 (_process 0 ((i 0)))))
		(_process
			(counter(_architecture 0 0 15 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . numora_arh 1 -1
	)
)
I 000051 55 1162          1558208846980 numsec_arc
(_unit VHDL (numsec 0 6 (numsec_arc 0 13 ))
	(_version v98)
	(_time 1558208846981 2019.05.18 22:47:26)
	(_source (\./src/numsec.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 11441717154611061342044b431744161417451612)
	(_entity
		(_time 1558129173739)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal tc ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_type (_internal ~INTEGER~range~0~to~60~13 0 16 (_scalar (_to (i 0)(i 60)))))
		(_variable (_internal m ~INTEGER~range~0~to~60~13 0 16 (_process 0 ((i 0)))))
		(_process
			(counter(_architecture 0 0 15 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . numsec_arc 1 -1
	)
)
I 000052 55 1365          1558208847042 numtemp_arh
(_unit VHDL (numtemp 0 6 (numtemp_arh 0 13 ))
	(_version v98)
	(_time 1558208847043 2019.05.18 22:47:27)
	(_source (\./src/numtemp.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 50055652550750475504450a555750560557555604)
	(_entity
		(_time 1558129173791)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10 (_entity (_out ))))
		(_type (_internal ~INTEGER~range~0~to~31~13 0 16 (_scalar (_to (i 0)(i 31)))))
		(_variable (_internal m ~INTEGER~range~0~to~31~13 0 16 (_process 0 ((i 0)))))
		(_process
			(counter(_architecture 0 0 15 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . numtemp_arh 1 -1
	)
)
I 000049 55 5230          1558208847105 aAfisare
(_unit VHDL (eafisare 0 5 (aafisare 0 19 ))
	(_version v98)
	(_time 1558208847106 2019.05.18 22:47:27)
	(_source (\./src/afisooor.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 8edbd880dad9dc98818d9dd4de898c888b888b888f)
	(_entity
		(_time 1558207591003)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal digit0 ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~122 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal digit1 ~STD_LOGIC_VECTOR{3~downto~0}~122 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~124 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal digit2 ~STD_LOGIC_VECTOR{3~downto~0}~124 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~126 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal digit3 ~STD_LOGIC_VECTOR{3~downto~0}~126 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~128 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal digit4 ~STD_LOGIC_VECTOR{3~downto~0}~128 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1210 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal digit5 ~STD_LOGIC_VECTOR{3~downto~0}~1210 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1212 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal digit6 ~STD_LOGIC_VECTOR{3~downto~0}~1212 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1214 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal digit7 ~STD_LOGIC_VECTOR{3~downto~0}~1214 0 13 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal cat ~STD_LOGIC_VECTOR{6~downto~0}~12 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal an ~STD_LOGIC_VECTOR{7~downto~0}~12 0 16 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal i0 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21 (_architecture (_uni (_string \"11111110"\)))))
		(_signal (_internal i1 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 22 (_architecture (_uni (_string \"11111101"\)))))
		(_signal (_internal i2 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 23 (_architecture (_uni (_string \"11111011"\)))))
		(_signal (_internal i3 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 24 (_architecture (_uni (_string \"11110111"\)))))
		(_signal (_internal i4 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25 (_architecture (_uni (_string \"11101111"\)))))
		(_signal (_internal i5 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 26 (_architecture (_uni (_string \"11011111"\)))))
		(_signal (_internal i6 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 27 (_architecture (_uni (_string \"10111111"\)))))
		(_signal (_internal i7 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28 (_architecture (_uni (_string \"01111111"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal count ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30 (_architecture (_uni (_string \"0000000000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal m1 ~STD_LOGIC_VECTOR{3~downto~0}~13 0 31 (_architecture (_uni ))))
		(_process
			(line__35(_architecture 0 0 35 (_process (_simple)(_target(19))(_sensitivity(8))(_read(19)))))
			(line__44(_architecture 1 0 44 (_process (_simple)(_target(20))(_sensitivity(0)(1)(2)(3)(4)(5)(6)(7)(19(d_15_13))))))
			(line__61(_architecture 2 0 61 (_process (_simple)(_target(10))(_sensitivity(11)(12)(13)(14)(15)(16)(17)(18)(19(d_15_13))))))
			(line__77(_architecture 3 0 77 (_process (_simple)(_target(9))(_sensitivity(20)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(50529027 )
		(33686019 131586 )
		(50529027 197122 )
		(33686274 131587 )
		(33751810 131586 )
		(50528770 197122 )
		(33751554 131842 )
		(33686018 131842 )
		(50529027 131586 )
		(33686018 131586 )
		(33751554 131586 )
		(50463234 131586 )
		(50463234 131843 )
		(33686019 131843 )
		(33686274 197122 )
		(50463235 131586 )
		(33686019 197122 )
	)
	(_model . aAfisare 4 -1
	)
)
I 000044 55 2145          1558208847167 syn
(_unit VHDL (raminfr 0 5 (syn 0 14 ))
	(_version v98)
	(_time 1558208847168 2019.05.18 22:47:27)
	(_source (\./src/memram.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code cd999c98989acddbc59888979acacfcacfcbcccb99)
	(_entity
		(_time 1558133064434)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in )(_event))))
		(_port (_internal we ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal a ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal di ~STD_LOGIC_VECTOR{9~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{9~downto~0}~122 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal ao ~STD_LOGIC_VECTOR{4~downto~0}~124 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ram_type 0 15 (_array ~STD_LOGIC_VECTOR{9~downto~0}~13 ((_downto (i 31)(i 0))))))
		(_signal (_internal RAM ram_type 0 17 (_architecture (_uni ))))
		(_process
			(line__19(_architecture 0 0 19 (_process (_target(4)(5)(6))(_sensitivity(0)(1)(2)(3)(6))(_dssslsensitivity 1)(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_split (6)
	)
	(_model . syn 1 -1
	)
)
I 000047 55 4695          1558208847231 MS_arh
(_unit VHDL (ms 0 6 (ms_arh 0 9 ))
	(_version v98)
	(_time 1558208847232 2019.05.18 22:47:27)
	(_source (\./src/modul sim.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_code 0b5e0b0c5a5c0b1c0b044f50590d5f0c080d5f0c08)
	(_entity
		(_time 1558179106704)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	)
	(_component
		(termostat
			(_object
				(_port (_internal SET ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
				(_port (_internal PROG ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
				(_port (_internal TEMPMIN ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
				(_port (_internal TEMPMAX ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
				(_port (_internal ORA ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
				(_port (_internal clk100 ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
				(_port (_internal tempsensor ~STD_LOGIC_VECTOR{4~downto~0}~13 0 13 (_entity (_in ))))
				(_port (_internal heater ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
				(_port (_internal anod ~STD_LOGIC_VECTOR{7~downto~0}~13 0 15 (_entity (_out ))))
				(_port (_internal catod ~STD_LOGIC_VECTOR{6~downto~0}~13 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation UST 0 27 (_component termostat )
		(_port
			((SET)(A))
			((PROG)(B))
			((TEMPMIN)(C))
			((TEMPMAX)(D))
			((ORA)(E))
			((clk100)(F))
			((reset)(G))
			((tempsensor)(H))
			((heater)(I))
		)
		(_use (_entity . termostat)
			(_port
				((SET)(SET))
				((PROG)(PROG))
				((TEMPMIN)(TEMPMIN))
				((TEMPMAX)(TEMPMAX))
				((ORA)(ORA))
				((clk100)(clk100))
				((reset)(reset))
				((tempsensor)(tempsensor))
				((heater)(heater))
				((anod)(anod))
				((catod)(catod))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal E ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal F ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~132 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal H ~STD_LOGIC_VECTOR{4~downto~0}~132 0 20 (_architecture (_uni ))))
		(_signal (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ((i 2))))))
		(_constant (_internal clk_period ~extSTD.STANDARD.TIME 0 23 (_architecture ((ns 4607182418800017408)))))
		(_process
			(line__29(_architecture 0 0 29 (_assignment (_simple)(_target(0)))))
			(line__30(_architecture 1 0 30 (_assignment (_simple)(_target(1)))))
			(line__31(_architecture 2 0 31 (_assignment (_simple)(_target(2)))))
			(line__32(_architecture 3 0 32 (_assignment (_simple)(_target(3)))))
			(line__33(_architecture 4 0 33 (_assignment (_simple)(_target(4)))))
			(line__34(_architecture 5 0 34 (_assignment (_simple)(_target(6)))))
			(line__35(_architecture 6 0 35 (_assignment (_simple)(_target(7)))))
			(clk_process(_architecture 7 0 37 (_process (_wait_for)(_target(5)))))
			(line__45(_architecture 8 0 45 (_process (_simple)(_target(7))(_sensitivity(8))(_read(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 3 )
	)
	(_model . MS_arh 9 -1
	)
)
I 000043 55 18390         1558208919146 ex
(_unit VHDL (termostat 0 4 (ex 0 12 ))
	(_version v98)
	(_time 1558208919147 2019.05.18 22:48:39)
	(_source (\./src/termostat.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code f8aaf9a8f5aeaeeefdfbbea3aafffcfef9fffcfffc)
	(_entity
		(_time 1558129173846)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(ClockPrescaler
			(_object
				(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal Led ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
			)
		)
		(numtemp
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 70 (_entity (_out ))))
			)
		)
		(numora
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 64 (_entity (_out ))))
			)
		)
		(dmux_1t2
			(_object
				(_port (_internal input ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal sel0 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal output0 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
				(_port (_internal output1 ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
			)
		)
		(poarta_si
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
			)
		)
		(raminfr
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal we ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal a ~STD_LOGIC_VECTOR{4~downto~0}~13 0 24 (_entity (_in ))))
				(_port (_internal di ~STD_LOGIC_VECTOR{9~downto~0}~13 0 25 (_entity (_in ))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{9~downto~0}~132 0 26 (_entity (_out ))))
				(_port (_internal ao ~STD_LOGIC_VECTOR{4~downto~0}~134 0 27 (_entity (_out ))))
			)
		)
		(compare
			(_object
				(_port (_internal num1 ~STD_LOGIC_VECTOR{4~downto~0}~136 0 41 (_entity (_in ))))
				(_port (_internal num2 ~STD_LOGIC_VECTOR{4~downto~0}~138 0 42 (_entity (_in ))))
				(_port (_internal less ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
				(_port (_internal equal ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
				(_port (_internal greater ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
			)
		)
		(nummin
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{5~downto~0}~13 0 51 (_entity (_out ))))
				(_port (_internal tc ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_out ))))
			)
		)
		(numsec
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal tc ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_out ))))
			)
		)
		(Display
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 74 (_entity (_in ))))
				(_port (_internal BinInput ~STD_LOGIC_VECTOR{6~downto~0}~13 0 75 (_entity (_in ))))
				(_port (_internal unitmin ~STD_LOGIC_VECTOR{3~downto~0}~13 0 76 (_entity (_out ))))
				(_port (_internal tenmin ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 77 (_entity (_out ))))
			)
		)
		(eAfisare
			(_object
				(_port (_internal digit0 ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 82 (_entity (_in ))))
				(_port (_internal digit1 ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 83 (_entity (_in ))))
				(_port (_internal digit2 ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 84 (_entity (_in ))))
				(_port (_internal digit3 ~STD_LOGIC_VECTOR{3~downto~0}~1322 0 85 (_entity (_in ))))
				(_port (_internal digit4 ~STD_LOGIC_VECTOR{3~downto~0}~1324 0 86 (_entity (_in ))))
				(_port (_internal digit5 ~STD_LOGIC_VECTOR{3~downto~0}~1326 0 87 (_entity (_in ))))
				(_port (_internal digit6 ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 88 (_entity (_in ))))
				(_port (_internal digit7 ~STD_LOGIC_VECTOR{3~downto~0}~1330 0 89 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 90 (_entity (_in ))))
				(_port (_internal cat ~STD_LOGIC_VECTOR{6~downto~0}~1332 0 91 (_entity (_out ))))
				(_port (_internal an ~STD_LOGIC_VECTOR{7~downto~0}~13 0 92 (_entity (_out ))))
			)
		)
	)
	(_instantiation DIV1 0 107 (_component ClockPrescaler )
		(_port
			((clock)(clk100))
			((Led)(out1))
		)
		(_use (_entity . ClockPrescaler)
		)
	)
	(_instantiation TEMPMIN1 0 108 (_component numtemp )
		(_port
			((clk)(TEMPMIN))
			((reset)(reset1))
			((dout)(tempbutonmin))
		)
		(_use (_entity . numtemp)
		)
	)
	(_instantiation TEMPMAX1 0 109 (_component numtemp )
		(_port
			((clk)(TEMPMAX))
			((reset)(reset1))
			((dout)(tempbutonmax))
		)
		(_use (_entity . numtemp)
		)
	)
	(_instantiation ORA1 0 110 (_component numora )
		(_port
			((clk)(ORA))
			((reset)(reset1))
			((dout)(orabuton))
		)
		(_use (_entity . numora)
		)
	)
	(_instantiation DEMUX 0 111 (_component dmux_1t2 )
		(_port
			((input)((i 3)))
			((sel0)(PROG))
			((output0)(out0))
			((output1)(outsi1))
		)
		(_use (_entity . dmux_1t2)
			(_port
				((input)(input))
				((sel0)(sel0))
				((output0)(output0))
				((output1)(output1))
			)
		)
	)
	(_instantiation POARTASI1 0 112 (_component poarta_si )
		(_port
			((A)(outsi1))
			((B)(SET))
			((C)((i 3)))
			((Y)(outsi2))
		)
		(_use (_entity . poarta_si)
			(_port
				((A)(A))
				((B)(B))
				((C)(C))
				((Y)(Y))
			)
		)
	)
	(_instantiation MEMRAM1 0 135 (_component raminfr )
		(_port
			((clk)(clk100))
			((we)(outsi2))
			((a)(adresa))
			((di)(datain))
			((dout)(memout))
			((ao)(adresa_out))
		)
		(_use (_entity . raminfr)
		)
	)
	(_instantiation CMP1 0 136 (_component compare )
		(_port
			((num1)(memout(d_9_5)))
			((num2)(tempsensor))
			((less)(cmp1out))
			((equal)(cmp1out0))
			((greater)(cmp1out00))
		)
		(_use (_entity . compare)
		)
	)
	(_instantiation CMP2 0 137 (_component compare )
		(_port
			((num1)(intcomp1))
			((num2)(intcomp2))
			((less)(cmp2out))
			((equal)(cmp2out0))
			((greater)(cmp2out00))
		)
		(_use (_entity . compare)
		)
	)
	(_instantiation CMP3 0 138 (_component compare )
		(_port
			((num1)(memout(d_4_0)))
			((num2)(tempsensor))
			((less)(cmp3out))
			((equal)(cmp3out0))
			((greater)(cmp3out00))
		)
		(_use (_entity . compare)
		)
	)
	(_instantiation ORA2 0 139 (_component numora )
		(_port
			((clk)(tc2))
			((reset)(reset1))
			((dout)(oraaf))
		)
		(_use (_entity . numora)
		)
	)
	(_instantiation MIN 0 140 (_component nummin )
		(_port
			((clk)(tc1))
			((reset)(reset1))
			((dout)(minaf))
			((tc)(tc2))
		)
		(_use (_entity . nummin)
		)
	)
	(_instantiation SEC 0 141 (_component numsec )
		(_port
			((clk)(out1))
			((reset)(reset1))
			((tc)(tc1))
		)
		(_use (_entity . numsec)
		)
	)
	(_instantiation preluaremin 0 161 (_component Display )
		(_port
			((CLK)(clk100))
			((BinInput)(minaf1))
			((unitmin)(afminunit))
			((tenmin)(afminten))
		)
		(_use (_entity . Display)
		)
	)
	(_instantiation preluareora 0 162 (_component Display )
		(_port
			((CLK)(clk100))
			((BinInput)(oraaf1))
			((unitmin)(aforaunit))
			((tenmin)(aforaten))
		)
		(_use (_entity . Display)
		)
	)
	(_instantiation preluaretemp 0 163 (_component Display )
		(_port
			((CLK)(clk100))
			((BinInput)(tempsensor1))
			((unitmin)(tempsensorunit))
			((tenmin)(tempsensorten))
		)
		(_use (_entity . Display)
		)
	)
	(_instantiation Display1 0 164 (_component eAfisare )
		(_port
			((digit0)(_string \"0000"\))
			((digit1)(_string \"0000"\))
			((digit2)(tempsensorunit))
			((digit3)(tempsensorten))
			((digit4)(afminunit))
			((digit5)(afminten))
			((digit6)(aforaunit))
			((digit7)(aforaten))
			((clk)(clk100))
			((cat)(catod))
			((an)(anod))
		)
		(_use (_entity . eAfisare)
			(_port
				((digit0)(digit0))
				((digit1)(digit1))
				((digit2)(digit2))
				((digit3)(digit3))
				((digit4)(digit4))
				((digit5)(digit5))
				((digit6)(digit6))
				((digit7)(digit7))
				((clk)(clk))
				((cat)(cat))
				((an)(an))
			)
		)
	)
	(_object
		(_port (_internal SET ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal PROG ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal TEMPMIN ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal TEMPMAX ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal ORA ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal clk100 ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal tempsensor ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6 (_entity (_in ))))
		(_port (_internal heater ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal anod ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal catod ~STD_LOGIC_VECTOR{6~downto~0}~12 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~132 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~134 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~136 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~138 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 70 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 75 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 76 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 77 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 82 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 83 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1322 0 85 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1324 0 86 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1326 0 87 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 88 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1330 0 89 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1332 0 91 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 92 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal outsi1 ~extieee.std_logic_1164.STD_LOGIC 0 95 (_architecture (_uni ))))
		(_signal (_internal outsi2 ~extieee.std_logic_1164.STD_LOGIC 0 95 (_architecture (_uni ))))
		(_signal (_internal out0 ~extieee.std_logic_1164.STD_LOGIC 0 95 (_architecture (_uni ))))
		(_signal (_internal out1 ~extieee.std_logic_1164.STD_LOGIC 0 95 (_architecture (_uni ))))
		(_signal (_internal tc1 ~extieee.std_logic_1164.STD_LOGIC 0 95 (_architecture (_uni ))))
		(_signal (_internal tc2 ~extieee.std_logic_1164.STD_LOGIC 0 95 (_architecture (_uni ))))
		(_signal (_internal reset1 ~extieee.std_logic_1164.STD_LOGIC 0 95 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~1334 0 96 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal memout ~STD_LOGIC_VECTOR{9~downto~0}~1334 0 96 (_architecture (_uni ))))
		(_signal (_internal datain ~STD_LOGIC_VECTOR{9~downto~0}~1334 0 96 (_architecture (_uni ))))
		(_signal (_internal cmp1out ~extieee.std_logic_1164.STD_LOGIC 0 97 (_architecture (_uni ))))
		(_signal (_internal cmp1out0 ~extieee.std_logic_1164.STD_LOGIC 0 97 (_architecture (_uni ))))
		(_signal (_internal cmp1out00 ~extieee.std_logic_1164.STD_LOGIC 0 97 (_architecture (_uni ))))
		(_signal (_internal cmp2out ~extieee.std_logic_1164.STD_LOGIC 0 97 (_architecture (_uni ))))
		(_signal (_internal cmp2out0 ~extieee.std_logic_1164.STD_LOGIC 0 97 (_architecture (_uni ))))
		(_signal (_internal cmp2out00 ~extieee.std_logic_1164.STD_LOGIC 0 97 (_architecture (_uni ))))
		(_signal (_internal cmp3out ~extieee.std_logic_1164.STD_LOGIC 0 97 (_architecture (_uni ))))
		(_signal (_internal cmp3out0 ~extieee.std_logic_1164.STD_LOGIC 0 97 (_architecture (_uni ))))
		(_signal (_internal cmp3out00 ~extieee.std_logic_1164.STD_LOGIC 0 97 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~1336 0 98 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal intcomp1 ~STD_LOGIC_VECTOR{4~downto~0}~1336 0 98 (_architecture (_uni ))))
		(_signal (_internal intcomp2 ~STD_LOGIC_VECTOR{4~downto~0}~1336 0 98 (_architecture (_uni ))))
		(_signal (_internal tempbutonmin ~STD_LOGIC_VECTOR{4~downto~0}~1336 0 98 (_architecture (_uni ))))
		(_signal (_internal tempbutonmax ~STD_LOGIC_VECTOR{4~downto~0}~1336 0 98 (_architecture (_uni ))))
		(_signal (_internal orabuton ~STD_LOGIC_VECTOR{4~downto~0}~1336 0 98 (_architecture (_uni ))))
		(_signal (_internal oraaf ~STD_LOGIC_VECTOR{4~downto~0}~1336 0 98 (_architecture (_uni ))))
		(_signal (_internal adresa ~STD_LOGIC_VECTOR{4~downto~0}~1336 0 98 (_architecture (_uni ))))
		(_signal (_internal adresa_out ~STD_LOGIC_VECTOR{4~downto~0}~1336 0 98 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1338 0 99 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal minaf ~STD_LOGIC_VECTOR{5~downto~0}~1338 0 99 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1340 0 100 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal oraaf1 ~STD_LOGIC_VECTOR{6~downto~0}~1340 0 100 (_architecture (_uni ))))
		(_signal (_internal minaf1 ~STD_LOGIC_VECTOR{6~downto~0}~1340 0 100 (_architecture (_uni ))))
		(_signal (_internal tempsensor1 ~STD_LOGIC_VECTOR{6~downto~0}~1340 0 100 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1342 0 101 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal afminunit ~STD_LOGIC_VECTOR{3~downto~0}~1342 0 101 (_architecture (_uni ))))
		(_signal (_internal afminten ~STD_LOGIC_VECTOR{3~downto~0}~1342 0 101 (_architecture (_uni ))))
		(_signal (_internal aforaunit ~STD_LOGIC_VECTOR{3~downto~0}~1342 0 101 (_architecture (_uni ))))
		(_signal (_internal aforaten ~STD_LOGIC_VECTOR{3~downto~0}~1342 0 101 (_architecture (_uni ))))
		(_signal (_internal tempsensorunit ~STD_LOGIC_VECTOR{3~downto~0}~1342 0 101 (_architecture (_uni ))))
		(_signal (_internal tempsensorten ~STD_LOGIC_VECTOR{3~downto~0}~1342 0 101 (_architecture (_uni ))))
		(_process
			(line__105(_architecture 0 0 105 (_assignment (_simple)(_alias((reset1)(reset)))(_simpleassign BUF)(_target(17))(_sensitivity(6)))))
			(line__114(_architecture 1 0 114 (_process (_simple)(_target(19(d_9_5)))(_sensitivity(5))(_read(0)(1)(31)))))
			(line__121(_architecture 2 0 121 (_process (_simple)(_target(19(d_4_0)))(_sensitivity(5))(_read(0)(1)(19(d_9_5))(32)))))
			(line__128(_architecture 3 0 128 (_process (_simple)(_target(29)(30)(35))(_sensitivity(5))(_read(33)(34)(36)))))
			(line__143(_architecture 4 0 143 (_process (_simple)(_target(38)(39)(40))(_sensitivity(5))(_read(7)(34)(37)))))
			(line__150(_architecture 5 0 150 (_process (_simple)(_target(8))(_sensitivity(5))(_read(22)(24)(27)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 2 )
		(514 )
		(2 )
	)
	(_model . ex 6 -1
	)
)
I 000043 55 1058          1558214862625 si
(_unit VHDL (poarta_si 0 6 (si 0 11 ))
	(_version v98)
	(_time 1558214862626 2019.05.19 00:27:42)
	(_source (\./src/andgate.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_code b2bcb4e6e6e5e7a5b0e1a6e8e2b7e4b5b1b4bbb5b2)
	(_entity
		(_time 1558129173099)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_process
			(line__13(_architecture 0 0 13 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . si 1 -1
	)
)
I 000042 55 2070          1558214862765 A
(_unit VHDL (binarytobcd 0 6 (a 0 12 ))
	(_version v98)
	(_time 1558214862766 2019.05.19 00:27:42)
	(_source (\./src/BinaryToBcd.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_code 3e313b3b62693f283d3e2c6566393a3868383c383d)
	(_entity
		(_time 1558129173244)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal Input ~STD_LOGIC_VECTOR{6~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_port (_internal Output ~STD_LOGIC_VECTOR{11~downto~0}~12 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~132 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_process
			(line__39(_architecture 0 0 39 (_assignment (_simple)(_target(2))(_sensitivity(1)))))
		)
		(_subprogram
			(_internal BinToBCD 1 0 14 (_architecture (_function (_uto))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(33686018 33686018 33686018 )
		(33686274 )
		(50528770 )
	)
	(_model . A 2 -1
	)
)
I 000051 55 1330          1558214862874 Behavioral
(_unit VHDL (compare 0 4 (behavioral 0 12 ))
	(_version v98)
	(_time 1558214862875 2019.05.19 00:27:42)
	(_source (\./src/comparator.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code aba4affcaffcabbcaaf9baf0f8adaeada8adfdadff)
	(_entity
		(_time 1558129173349)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal num1 ~STD_LOGIC_VECTOR{4~downto~0}~12 0 5 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal num2 ~STD_LOGIC_VECTOR{4~downto~0}~122 0 6 (_entity (_in ))))
		(_port (_internal less ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal equal ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_port (_internal greater ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_process
			(line__14(_architecture 0 0 14 (_process (_simple)(_target(2)(3)(4))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Behavioral 1 -1
	)
)
I 000052 55 1087          1558214862937 dmux_1t2_ar
(_unit VHDL (dmux_1t2 0 4 (dmux_1t2_ar 0 12 ))
	(_version v98)
	(_time 1558214862938 2019.05.19 00:27:42)
	(_source (\./src/demux12.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code eae5e9b9efbcbbfde2b9acb5baedeee9e8eceeecbe)
	(_entity
		(_time 1558129173404)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal input ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal sel0 ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal output0 ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_port (_internal output1 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_process
			(line__14(_architecture 0 0 14 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
			(line__15(_architecture 1 0 15 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . dmux_1t2_ar 2 -1
	)
)
I 000053 55 2819          1558214862999 Arch_Display
(_unit VHDL (display 0 6 (arch_display 0 13 ))
	(_version v98)
	(_time 1558214863000 2019.05.19 00:27:42)
	(_source (\./src/Display.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_code 2827242c297e7f3f29786b72782f212e2c2e212f2b)
	(_entity
		(_time 1558129173459)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	)
	(_component
		(BinaryToBCD
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal Input ~STD_LOGIC_VECTOR{6~downto~0}~13 0 17 (_entity (_in ))))
				(_port (_internal Output ~STD_LOGIC_VECTOR{11~downto~0}~13 0 18 (_entity (_out ))))
			)
		)
	)
	(_instantiation OP2 0 25 (_component BinaryToBCD )
		(_port
			((CLK)(clk))
			((Input)(BinInput))
			((Output)(BCDInput))
		)
		(_use (_entity . BinaryToBCD)
		)
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal BinInput ~STD_LOGIC_VECTOR{6~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal unitmin ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal tenmin ~STD_LOGIC_VECTOR{3~downto~0}~122 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~132 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_signal (_internal BCDInput ~STD_LOGIC_VECTOR{11~downto~0}~132 0 21 (_architecture (_uni ))))
		(_process
			(line__27(_architecture 0 0 27 (_assignment (_simple)(_alias((unitmin)(BCDInput(d_3_0))))(_target(2))(_sensitivity(4(d_3_0))))))
			(line__28(_architecture 1 0 28 (_assignment (_simple)(_alias((tenmin)(BCDInput(d_7_4))))(_target(3))(_sensitivity(4(d_7_4))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . Arch_Display 2 -1
	)
)
I 000051 55 1692          1558214863061 Behavioral
(_unit VHDL (clockprescaler 0 5 (behavioral 0 10 ))
	(_version v98)
	(_time 1558214863062 2019.05.19 00:27:43)
	(_source (\./src/div.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 66696d66333164706761243d376164606361656065)
	(_entity
		(_time 1558129173514)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in )(_event))))
		(_port (_internal Led ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{25~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 25)(i 0))))))
		(_signal (_internal prescaler ~STD_LOGIC_VECTOR{25~downto~0}~13 0 12 (_architecture (_uni (_string \"10111110101111000010000000"\)))))
		(_signal (_internal prescaler_counter ~STD_LOGIC_VECTOR{25~downto~0}~13 0 17 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal newClock ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ((i 2))))))
		(_process
			(line__22(_architecture 0 0 22 (_assignment (_simple)(_alias((Led)(newClock)))(_simpleassign BUF)(_target(1))(_sensitivity(4)))))
			(countClock(_architecture 1 0 23 (_process (_simple)(_target(3)(4))(_sensitivity(0)(4))(_read(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 514 )
	)
	(_model . Behavioral 2 -1
	)
)
I 000051 55 1447          1558214863124 nummin_arc
(_unit VHDL (nummin 0 6 (nummin_arc 0 14 ))
	(_version v98)
	(_time 1558214863125 2019.05.19 00:27:43)
	(_source (\./src/nummin.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code a5aaf8f3a5f2a5b3f3a3bcffa1a3f0a2a0a3f1a3f1)
	(_entity
		(_time 1558129173624)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{5~downto~0}~12 0 10 (_entity (_out ))))
		(_port (_internal tc ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_type (_internal ~INTEGER~range~0~to~60~13 0 17 (_scalar (_to (i 0)(i 60)))))
		(_variable (_internal m ~INTEGER~range~0~to~60~13 0 17 (_process 0 ((i 0)))))
		(_process
			(counter(_architecture 0 0 16 (_process (_simple)(_target(2)(3))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . nummin_arc 1 -1
	)
)
I 000051 55 1361          1558214863186 numora_arh
(_unit VHDL (numora 0 6 (numora_arh 0 13 ))
	(_version v98)
	(_time 1558214863187 2019.05.19 00:27:43)
	(_source (\./src/numora.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code e3ecbeb1e5b4e3f5b4b6f1b9b3e5b6e4e6e5b7e5b5)
	(_entity
		(_time 1558129173679)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10 (_entity (_out ))))
		(_type (_internal ~INTEGER~range~0~to~24~13 0 16 (_scalar (_to (i 0)(i 24)))))
		(_variable (_internal m ~INTEGER~range~0~to~24~13 0 16 (_process 0 ((i 0)))))
		(_process
			(counter(_architecture 0 0 15 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . numora_arh 1 -1
	)
)
I 000051 55 1162          1558214863249 numsec_arc
(_unit VHDL (numsec 0 6 (numsec_arc 0 13 ))
	(_version v98)
	(_time 1558214863250 2019.05.19 00:27:43)
	(_source (\./src/numsec.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 222d7e272575223520713778702477252724762521)
	(_entity
		(_time 1558129173739)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal tc ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_type (_internal ~INTEGER~range~0~to~60~13 0 16 (_scalar (_to (i 0)(i 60)))))
		(_variable (_internal m ~INTEGER~range~0~to~60~13 0 16 (_process 0 ((i 0)))))
		(_process
			(counter(_architecture 0 0 15 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . numsec_arc 1 -1
	)
)
I 000052 55 1365          1558214863311 numtemp_arh
(_unit VHDL (numtemp 0 6 (numtemp_arh 0 13 ))
	(_version v98)
	(_time 1558214863312 2019.05.19 00:27:43)
	(_source (\./src/numtemp.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 606f3c61653760776534753a656760663567656634)
	(_entity
		(_time 1558129173791)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10 (_entity (_out ))))
		(_type (_internal ~INTEGER~range~0~to~31~13 0 16 (_scalar (_to (i 0)(i 31)))))
		(_variable (_internal m ~INTEGER~range~0~to~31~13 0 16 (_process 0 ((i 0)))))
		(_process
			(counter(_architecture 0 0 15 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . numtemp_arh 1 -1
	)
)
I 000049 55 5230          1558214863373 aAfisare
(_unit VHDL (eafisare 0 5 (aafisare 0 19 ))
	(_version v98)
	(_time 1558214863374 2019.05.19 00:27:43)
	(_source (\./src/afisooor.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 9e919291cac9cc88919d8dc4ce999c989b989b989f)
	(_entity
		(_time 1558207591003)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal digit0 ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~122 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal digit1 ~STD_LOGIC_VECTOR{3~downto~0}~122 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~124 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal digit2 ~STD_LOGIC_VECTOR{3~downto~0}~124 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~126 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal digit3 ~STD_LOGIC_VECTOR{3~downto~0}~126 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~128 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal digit4 ~STD_LOGIC_VECTOR{3~downto~0}~128 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1210 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal digit5 ~STD_LOGIC_VECTOR{3~downto~0}~1210 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1212 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal digit6 ~STD_LOGIC_VECTOR{3~downto~0}~1212 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1214 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal digit7 ~STD_LOGIC_VECTOR{3~downto~0}~1214 0 13 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal cat ~STD_LOGIC_VECTOR{6~downto~0}~12 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal an ~STD_LOGIC_VECTOR{7~downto~0}~12 0 16 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal i0 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21 (_architecture (_uni (_string \"11111110"\)))))
		(_signal (_internal i1 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 22 (_architecture (_uni (_string \"11111101"\)))))
		(_signal (_internal i2 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 23 (_architecture (_uni (_string \"11111011"\)))))
		(_signal (_internal i3 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 24 (_architecture (_uni (_string \"11110111"\)))))
		(_signal (_internal i4 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25 (_architecture (_uni (_string \"11101111"\)))))
		(_signal (_internal i5 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 26 (_architecture (_uni (_string \"11011111"\)))))
		(_signal (_internal i6 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 27 (_architecture (_uni (_string \"10111111"\)))))
		(_signal (_internal i7 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28 (_architecture (_uni (_string \"01111111"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal count ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30 (_architecture (_uni (_string \"0000000000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal m1 ~STD_LOGIC_VECTOR{3~downto~0}~13 0 31 (_architecture (_uni ))))
		(_process
			(line__35(_architecture 0 0 35 (_process (_simple)(_target(19))(_sensitivity(8))(_read(19)))))
			(line__44(_architecture 1 0 44 (_process (_simple)(_target(20))(_sensitivity(0)(1)(2)(3)(4)(5)(6)(7)(19(d_15_13))))))
			(line__61(_architecture 2 0 61 (_process (_simple)(_target(10))(_sensitivity(11)(12)(13)(14)(15)(16)(17)(18)(19(d_15_13))))))
			(line__77(_architecture 3 0 77 (_process (_simple)(_target(9))(_sensitivity(20)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(50529027 )
		(33686019 131586 )
		(50529027 197122 )
		(33686274 131587 )
		(33751810 131586 )
		(50528770 197122 )
		(33751554 131842 )
		(33686018 131842 )
		(50529027 131586 )
		(33686018 131586 )
		(33751554 131586 )
		(50463234 131586 )
		(50463234 131843 )
		(33686019 131843 )
		(33686274 197122 )
		(50463235 131586 )
		(33686019 197122 )
	)
	(_model . aAfisare 4 -1
	)
)
I 000044 55 2145          1558214863436 syn
(_unit VHDL (raminfr 0 5 (syn 0 14 ))
	(_version v98)
	(_time 1558214863437 2019.05.19 00:27:43)
	(_source (\./src/memram.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code ddd3d68f888addcbd58898878adadfdadfdbdcdb89)
	(_entity
		(_time 1558133064434)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in )(_event))))
		(_port (_internal we ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal a ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal di ~STD_LOGIC_VECTOR{9~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{9~downto~0}~122 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal ao ~STD_LOGIC_VECTOR{4~downto~0}~124 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ram_type 0 15 (_array ~STD_LOGIC_VECTOR{9~downto~0}~13 ((_downto (i 31)(i 0))))))
		(_signal (_internal RAM ram_type 0 17 (_architecture (_uni ))))
		(_process
			(line__19(_architecture 0 0 19 (_process (_target(4)(5)(6))(_sensitivity(0)(1)(2)(3)(6))(_dssslsensitivity 1)(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_split (6)
	)
	(_model . syn 1 -1
	)
)
I 000043 55 18390         1558214863498 ex
(_unit VHDL (termostat 0 4 (ex 0 12 ))
	(_version v98)
	(_time 1558214863499 2019.05.19 00:27:43)
	(_source (\./src/termostat.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 1b154e1c4c4d4d0d1e185d40491c1f1d1a1c1f1c1f)
	(_entity
		(_time 1558129173846)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(ClockPrescaler
			(_object
				(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal Led ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
			)
		)
		(numtemp
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 70 (_entity (_out ))))
			)
		)
		(numora
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 64 (_entity (_out ))))
			)
		)
		(dmux_1t2
			(_object
				(_port (_internal input ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal sel0 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal output0 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
				(_port (_internal output1 ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
			)
		)
		(poarta_si
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
			)
		)
		(raminfr
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal we ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal a ~STD_LOGIC_VECTOR{4~downto~0}~13 0 24 (_entity (_in ))))
				(_port (_internal di ~STD_LOGIC_VECTOR{9~downto~0}~13 0 25 (_entity (_in ))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{9~downto~0}~132 0 26 (_entity (_out ))))
				(_port (_internal ao ~STD_LOGIC_VECTOR{4~downto~0}~134 0 27 (_entity (_out ))))
			)
		)
		(compare
			(_object
				(_port (_internal num1 ~STD_LOGIC_VECTOR{4~downto~0}~136 0 41 (_entity (_in ))))
				(_port (_internal num2 ~STD_LOGIC_VECTOR{4~downto~0}~138 0 42 (_entity (_in ))))
				(_port (_internal less ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
				(_port (_internal equal ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
				(_port (_internal greater ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
			)
		)
		(nummin
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{5~downto~0}~13 0 51 (_entity (_out ))))
				(_port (_internal tc ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_out ))))
			)
		)
		(numsec
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal tc ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_out ))))
			)
		)
		(Display
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 74 (_entity (_in ))))
				(_port (_internal BinInput ~STD_LOGIC_VECTOR{6~downto~0}~13 0 75 (_entity (_in ))))
				(_port (_internal unitmin ~STD_LOGIC_VECTOR{3~downto~0}~13 0 76 (_entity (_out ))))
				(_port (_internal tenmin ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 77 (_entity (_out ))))
			)
		)
		(eAfisare
			(_object
				(_port (_internal digit0 ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 82 (_entity (_in ))))
				(_port (_internal digit1 ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 83 (_entity (_in ))))
				(_port (_internal digit2 ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 84 (_entity (_in ))))
				(_port (_internal digit3 ~STD_LOGIC_VECTOR{3~downto~0}~1322 0 85 (_entity (_in ))))
				(_port (_internal digit4 ~STD_LOGIC_VECTOR{3~downto~0}~1324 0 86 (_entity (_in ))))
				(_port (_internal digit5 ~STD_LOGIC_VECTOR{3~downto~0}~1326 0 87 (_entity (_in ))))
				(_port (_internal digit6 ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 88 (_entity (_in ))))
				(_port (_internal digit7 ~STD_LOGIC_VECTOR{3~downto~0}~1330 0 89 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 90 (_entity (_in ))))
				(_port (_internal cat ~STD_LOGIC_VECTOR{6~downto~0}~1332 0 91 (_entity (_out ))))
				(_port (_internal an ~STD_LOGIC_VECTOR{7~downto~0}~13 0 92 (_entity (_out ))))
			)
		)
	)
	(_instantiation DIV1 0 107 (_component ClockPrescaler )
		(_port
			((clock)(clk100))
			((Led)(out1))
		)
		(_use (_entity . ClockPrescaler)
		)
	)
	(_instantiation TEMPMIN1 0 108 (_component numtemp )
		(_port
			((clk)(TEMPMIN))
			((reset)(reset1))
			((dout)(tempbutonmin))
		)
		(_use (_entity . numtemp)
		)
	)
	(_instantiation TEMPMAX1 0 109 (_component numtemp )
		(_port
			((clk)(TEMPMAX))
			((reset)(reset1))
			((dout)(tempbutonmax))
		)
		(_use (_entity . numtemp)
		)
	)
	(_instantiation ORA1 0 110 (_component numora )
		(_port
			((clk)(ORA))
			((reset)(reset1))
			((dout)(orabuton))
		)
		(_use (_entity . numora)
		)
	)
	(_instantiation DEMUX 0 111 (_component dmux_1t2 )
		(_port
			((input)((i 3)))
			((sel0)(PROG))
			((output0)(out0))
			((output1)(outsi1))
		)
		(_use (_entity . dmux_1t2)
			(_port
				((input)(input))
				((sel0)(sel0))
				((output0)(output0))
				((output1)(output1))
			)
		)
	)
	(_instantiation POARTASI1 0 112 (_component poarta_si )
		(_port
			((A)(outsi1))
			((B)(SET))
			((C)((i 3)))
			((Y)(outsi2))
		)
		(_use (_entity . poarta_si)
			(_port
				((A)(A))
				((B)(B))
				((C)(C))
				((Y)(Y))
			)
		)
	)
	(_instantiation MEMRAM1 0 135 (_component raminfr )
		(_port
			((clk)(clk100))
			((we)(outsi2))
			((a)(adresa))
			((di)(datain))
			((dout)(memout))
			((ao)(adresa_out))
		)
		(_use (_entity . raminfr)
		)
	)
	(_instantiation CMP1 0 136 (_component compare )
		(_port
			((num1)(memout(d_9_5)))
			((num2)(tempsensor))
			((less)(cmp1out))
			((equal)(cmp1out0))
			((greater)(cmp1out00))
		)
		(_use (_entity . compare)
		)
	)
	(_instantiation CMP2 0 137 (_component compare )
		(_port
			((num1)(intcomp1))
			((num2)(intcomp2))
			((less)(cmp2out))
			((equal)(cmp2out0))
			((greater)(cmp2out00))
		)
		(_use (_entity . compare)
		)
	)
	(_instantiation CMP3 0 138 (_component compare )
		(_port
			((num1)(memout(d_4_0)))
			((num2)(tempsensor))
			((less)(cmp3out))
			((equal)(cmp3out0))
			((greater)(cmp3out00))
		)
		(_use (_entity . compare)
		)
	)
	(_instantiation ORA2 0 139 (_component numora )
		(_port
			((clk)(tc2))
			((reset)(reset1))
			((dout)(oraaf))
		)
		(_use (_entity . numora)
		)
	)
	(_instantiation MIN 0 140 (_component nummin )
		(_port
			((clk)(tc1))
			((reset)(reset1))
			((dout)(minaf))
			((tc)(tc2))
		)
		(_use (_entity . nummin)
		)
	)
	(_instantiation SEC 0 141 (_component numsec )
		(_port
			((clk)(out1))
			((reset)(reset1))
			((tc)(tc1))
		)
		(_use (_entity . numsec)
		)
	)
	(_instantiation preluaremin 0 161 (_component Display )
		(_port
			((CLK)(clk100))
			((BinInput)(minaf1))
			((unitmin)(afminunit))
			((tenmin)(afminten))
		)
		(_use (_entity . Display)
		)
	)
	(_instantiation preluareora 0 162 (_component Display )
		(_port
			((CLK)(clk100))
			((BinInput)(oraaf1))
			((unitmin)(aforaunit))
			((tenmin)(aforaten))
		)
		(_use (_entity . Display)
		)
	)
	(_instantiation preluaretemp 0 163 (_component Display )
		(_port
			((CLK)(clk100))
			((BinInput)(tempsensor1))
			((unitmin)(tempsensorunit))
			((tenmin)(tempsensorten))
		)
		(_use (_entity . Display)
		)
	)
	(_instantiation Display1 0 164 (_component eAfisare )
		(_port
			((digit0)(_string \"0000"\))
			((digit1)(_string \"0000"\))
			((digit2)(tempsensorunit))
			((digit3)(tempsensorten))
			((digit4)(afminunit))
			((digit5)(afminten))
			((digit6)(aforaunit))
			((digit7)(aforaten))
			((clk)(clk100))
			((cat)(catod))
			((an)(anod))
		)
		(_use (_entity . eAfisare)
			(_port
				((digit0)(digit0))
				((digit1)(digit1))
				((digit2)(digit2))
				((digit3)(digit3))
				((digit4)(digit4))
				((digit5)(digit5))
				((digit6)(digit6))
				((digit7)(digit7))
				((clk)(clk))
				((cat)(cat))
				((an)(an))
			)
		)
	)
	(_object
		(_port (_internal SET ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal PROG ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal TEMPMIN ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal TEMPMAX ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal ORA ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal clk100 ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal tempsensor ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6 (_entity (_in ))))
		(_port (_internal heater ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal anod ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal catod ~STD_LOGIC_VECTOR{6~downto~0}~12 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~132 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~134 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~136 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~138 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 70 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 75 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 76 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 77 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 82 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 83 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1322 0 85 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1324 0 86 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1326 0 87 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 88 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1330 0 89 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1332 0 91 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 92 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal outsi1 ~extieee.std_logic_1164.STD_LOGIC 0 95 (_architecture (_uni ))))
		(_signal (_internal outsi2 ~extieee.std_logic_1164.STD_LOGIC 0 95 (_architecture (_uni ))))
		(_signal (_internal out0 ~extieee.std_logic_1164.STD_LOGIC 0 95 (_architecture (_uni ))))
		(_signal (_internal out1 ~extieee.std_logic_1164.STD_LOGIC 0 95 (_architecture (_uni ))))
		(_signal (_internal tc1 ~extieee.std_logic_1164.STD_LOGIC 0 95 (_architecture (_uni ))))
		(_signal (_internal tc2 ~extieee.std_logic_1164.STD_LOGIC 0 95 (_architecture (_uni ))))
		(_signal (_internal reset1 ~extieee.std_logic_1164.STD_LOGIC 0 95 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~1334 0 96 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal memout ~STD_LOGIC_VECTOR{9~downto~0}~1334 0 96 (_architecture (_uni ))))
		(_signal (_internal datain ~STD_LOGIC_VECTOR{9~downto~0}~1334 0 96 (_architecture (_uni ))))
		(_signal (_internal cmp1out ~extieee.std_logic_1164.STD_LOGIC 0 97 (_architecture (_uni ))))
		(_signal (_internal cmp1out0 ~extieee.std_logic_1164.STD_LOGIC 0 97 (_architecture (_uni ))))
		(_signal (_internal cmp1out00 ~extieee.std_logic_1164.STD_LOGIC 0 97 (_architecture (_uni ))))
		(_signal (_internal cmp2out ~extieee.std_logic_1164.STD_LOGIC 0 97 (_architecture (_uni ))))
		(_signal (_internal cmp2out0 ~extieee.std_logic_1164.STD_LOGIC 0 97 (_architecture (_uni ))))
		(_signal (_internal cmp2out00 ~extieee.std_logic_1164.STD_LOGIC 0 97 (_architecture (_uni ))))
		(_signal (_internal cmp3out ~extieee.std_logic_1164.STD_LOGIC 0 97 (_architecture (_uni ))))
		(_signal (_internal cmp3out0 ~extieee.std_logic_1164.STD_LOGIC 0 97 (_architecture (_uni ))))
		(_signal (_internal cmp3out00 ~extieee.std_logic_1164.STD_LOGIC 0 97 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~1336 0 98 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal intcomp1 ~STD_LOGIC_VECTOR{4~downto~0}~1336 0 98 (_architecture (_uni ))))
		(_signal (_internal intcomp2 ~STD_LOGIC_VECTOR{4~downto~0}~1336 0 98 (_architecture (_uni ))))
		(_signal (_internal tempbutonmin ~STD_LOGIC_VECTOR{4~downto~0}~1336 0 98 (_architecture (_uni ))))
		(_signal (_internal tempbutonmax ~STD_LOGIC_VECTOR{4~downto~0}~1336 0 98 (_architecture (_uni ))))
		(_signal (_internal orabuton ~STD_LOGIC_VECTOR{4~downto~0}~1336 0 98 (_architecture (_uni ))))
		(_signal (_internal oraaf ~STD_LOGIC_VECTOR{4~downto~0}~1336 0 98 (_architecture (_uni ))))
		(_signal (_internal adresa ~STD_LOGIC_VECTOR{4~downto~0}~1336 0 98 (_architecture (_uni ))))
		(_signal (_internal adresa_out ~STD_LOGIC_VECTOR{4~downto~0}~1336 0 98 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1338 0 99 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal minaf ~STD_LOGIC_VECTOR{5~downto~0}~1338 0 99 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1340 0 100 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal oraaf1 ~STD_LOGIC_VECTOR{6~downto~0}~1340 0 100 (_architecture (_uni ))))
		(_signal (_internal minaf1 ~STD_LOGIC_VECTOR{6~downto~0}~1340 0 100 (_architecture (_uni ))))
		(_signal (_internal tempsensor1 ~STD_LOGIC_VECTOR{6~downto~0}~1340 0 100 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1342 0 101 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal afminunit ~STD_LOGIC_VECTOR{3~downto~0}~1342 0 101 (_architecture (_uni ))))
		(_signal (_internal afminten ~STD_LOGIC_VECTOR{3~downto~0}~1342 0 101 (_architecture (_uni ))))
		(_signal (_internal aforaunit ~STD_LOGIC_VECTOR{3~downto~0}~1342 0 101 (_architecture (_uni ))))
		(_signal (_internal aforaten ~STD_LOGIC_VECTOR{3~downto~0}~1342 0 101 (_architecture (_uni ))))
		(_signal (_internal tempsensorunit ~STD_LOGIC_VECTOR{3~downto~0}~1342 0 101 (_architecture (_uni ))))
		(_signal (_internal tempsensorten ~STD_LOGIC_VECTOR{3~downto~0}~1342 0 101 (_architecture (_uni ))))
		(_process
			(line__105(_architecture 0 0 105 (_assignment (_simple)(_alias((reset1)(reset)))(_simpleassign BUF)(_target(17))(_sensitivity(6)))))
			(line__114(_architecture 1 0 114 (_process (_simple)(_target(19(d_9_5)))(_sensitivity(5))(_read(0)(1)(31)))))
			(line__121(_architecture 2 0 121 (_process (_simple)(_target(19(d_4_0)))(_sensitivity(5))(_read(0)(1)(19(d_9_5))(32)))))
			(line__128(_architecture 3 0 128 (_process (_simple)(_target(29)(30)(35))(_sensitivity(5))(_read(33)(34)(36)))))
			(line__143(_architecture 4 0 143 (_process (_simple)(_target(38)(39)(40))(_sensitivity(5))(_read(7)(34)(37)))))
			(line__150(_architecture 5 0 150 (_process (_simple)(_target(8))(_sensitivity(5))(_read(22)(24)(27)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 2 )
		(514 )
		(2 )
	)
	(_model . ex 6 -1
	)
)
I 000047 55 4695          1558214863561 MS_arh
(_unit VHDL (ms 0 6 (ms_arh 0 9 ))
	(_version v98)
	(_time 1558214863562 2019.05.19 00:27:43)
	(_source (\./src/modul sim.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_code 5a555f58080d5a4d5a551e01085c0e5d595c0e5d59)
	(_entity
		(_time 1558179106704)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	)
	(_component
		(termostat
			(_object
				(_port (_internal SET ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
				(_port (_internal PROG ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
				(_port (_internal TEMPMIN ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
				(_port (_internal TEMPMAX ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
				(_port (_internal ORA ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
				(_port (_internal clk100 ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
				(_port (_internal tempsensor ~STD_LOGIC_VECTOR{4~downto~0}~13 0 13 (_entity (_in ))))
				(_port (_internal heater ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
				(_port (_internal anod ~STD_LOGIC_VECTOR{7~downto~0}~13 0 15 (_entity (_out ))))
				(_port (_internal catod ~STD_LOGIC_VECTOR{6~downto~0}~13 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation UST 0 27 (_component termostat )
		(_port
			((SET)(A))
			((PROG)(B))
			((TEMPMIN)(C))
			((TEMPMAX)(D))
			((ORA)(E))
			((clk100)(F))
			((reset)(G))
			((tempsensor)(H))
			((heater)(I))
		)
		(_use (_entity . termostat)
			(_port
				((SET)(SET))
				((PROG)(PROG))
				((TEMPMIN)(TEMPMIN))
				((TEMPMAX)(TEMPMAX))
				((ORA)(ORA))
				((clk100)(clk100))
				((reset)(reset))
				((tempsensor)(tempsensor))
				((heater)(heater))
				((anod)(anod))
				((catod)(catod))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal E ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal F ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~132 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal H ~STD_LOGIC_VECTOR{4~downto~0}~132 0 20 (_architecture (_uni ))))
		(_signal (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ((i 2))))))
		(_constant (_internal clk_period ~extSTD.STANDARD.TIME 0 23 (_architecture ((ns 4607182418800017408)))))
		(_process
			(line__29(_architecture 0 0 29 (_assignment (_simple)(_target(0)))))
			(line__30(_architecture 1 0 30 (_assignment (_simple)(_target(1)))))
			(line__31(_architecture 2 0 31 (_assignment (_simple)(_target(2)))))
			(line__32(_architecture 3 0 32 (_assignment (_simple)(_target(3)))))
			(line__33(_architecture 4 0 33 (_assignment (_simple)(_target(4)))))
			(line__34(_architecture 5 0 34 (_assignment (_simple)(_target(6)))))
			(line__35(_architecture 6 0 35 (_assignment (_simple)(_target(7)))))
			(clk_process(_architecture 7 0 37 (_process (_wait_for)(_target(5)))))
			(line__45(_architecture 8 0 45 (_process (_simple)(_target(7))(_sensitivity(8))(_read(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 3 )
	)
	(_model . MS_arh 9 -1
	)
)
I 000043 55 18710         1558215604426 ex
(_unit VHDL (termostat 0 4 (ex 0 12 ))
	(_version v98)
	(_time 1558215604427 2019.05.19 00:40:04)
	(_source (\./src/termostat.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 5a0856590e0c0c4c5f5a1c01085d5e5c5b5d5e5d5e)
	(_entity
		(_time 1558215604410)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(ClockPrescaler
			(_object
				(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal Led ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
			)
		)
		(numtemp
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 70 (_entity (_out ))))
			)
		)
		(numora
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 64 (_entity (_out ))))
			)
		)
		(dmux_1t2
			(_object
				(_port (_internal input ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal sel0 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal output0 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
				(_port (_internal output1 ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
			)
		)
		(poarta_si
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
			)
		)
		(raminfr
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal we ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal a ~STD_LOGIC_VECTOR{4~downto~0}~13 0 24 (_entity (_in ))))
				(_port (_internal di ~STD_LOGIC_VECTOR{9~downto~0}~13 0 25 (_entity (_in ))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{9~downto~0}~132 0 26 (_entity (_out ))))
				(_port (_internal ao ~STD_LOGIC_VECTOR{4~downto~0}~134 0 27 (_entity (_out ))))
			)
		)
		(compare
			(_object
				(_port (_internal num1 ~STD_LOGIC_VECTOR{4~downto~0}~136 0 41 (_entity (_in ))))
				(_port (_internal num2 ~STD_LOGIC_VECTOR{4~downto~0}~138 0 42 (_entity (_in ))))
				(_port (_internal less ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
				(_port (_internal equal ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
				(_port (_internal greater ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
			)
		)
		(nummin
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{5~downto~0}~13 0 51 (_entity (_out ))))
				(_port (_internal tc ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_out ))))
			)
		)
		(numsec
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal tc ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_out ))))
			)
		)
		(Display
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 74 (_entity (_in ))))
				(_port (_internal BinInput ~STD_LOGIC_VECTOR{6~downto~0}~13 0 75 (_entity (_in ))))
				(_port (_internal unitmin ~STD_LOGIC_VECTOR{3~downto~0}~13 0 76 (_entity (_out ))))
				(_port (_internal tenmin ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 77 (_entity (_out ))))
			)
		)
		(eAfisare
			(_object
				(_port (_internal digit0 ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 82 (_entity (_in ))))
				(_port (_internal digit1 ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 83 (_entity (_in ))))
				(_port (_internal digit2 ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 84 (_entity (_in ))))
				(_port (_internal digit3 ~STD_LOGIC_VECTOR{3~downto~0}~1322 0 85 (_entity (_in ))))
				(_port (_internal digit4 ~STD_LOGIC_VECTOR{3~downto~0}~1324 0 86 (_entity (_in ))))
				(_port (_internal digit5 ~STD_LOGIC_VECTOR{3~downto~0}~1326 0 87 (_entity (_in ))))
				(_port (_internal digit6 ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 88 (_entity (_in ))))
				(_port (_internal digit7 ~STD_LOGIC_VECTOR{3~downto~0}~1330 0 89 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 90 (_entity (_in ))))
				(_port (_internal cat ~STD_LOGIC_VECTOR{6~downto~0}~1332 0 91 (_entity (_out ))))
				(_port (_internal an ~STD_LOGIC_VECTOR{7~downto~0}~13 0 92 (_entity (_out ))))
			)
		)
	)
	(_instantiation DIV1 0 108 (_component ClockPrescaler )
		(_port
			((clock)(clk100))
			((Led)(out1))
		)
		(_use (_entity . ClockPrescaler)
		)
	)
	(_instantiation TEMPMIN1 0 109 (_component numtemp )
		(_port
			((clk)(TEMPMIN))
			((reset)(reset2))
			((dout)(tempbutonmin))
		)
		(_use (_entity . numtemp)
		)
	)
	(_instantiation TEMPMAX1 0 110 (_component numtemp )
		(_port
			((clk)(TEMPMAX))
			((reset)(reset2))
			((dout)(tempbutonmax))
		)
		(_use (_entity . numtemp)
		)
	)
	(_instantiation ORA1 0 111 (_component numora )
		(_port
			((clk)(ORA))
			((reset)(reset2))
			((dout)(orabuton))
		)
		(_use (_entity . numora)
		)
	)
	(_instantiation DEMUX 0 112 (_component dmux_1t2 )
		(_port
			((input)((i 3)))
			((sel0)(PROG))
			((output0)(out0))
			((output1)(outsi1))
		)
		(_use (_entity . dmux_1t2)
			(_port
				((input)(input))
				((sel0)(sel0))
				((output0)(output0))
				((output1)(output1))
			)
		)
	)
	(_instantiation POARTASI1 0 113 (_component poarta_si )
		(_port
			((A)(outsi1))
			((B)(SET))
			((C)((i 3)))
			((Y)(outsi2))
		)
		(_use (_entity . poarta_si)
			(_port
				((A)(A))
				((B)(B))
				((C)(C))
				((Y)(Y))
			)
		)
	)
	(_instantiation MEMRAM1 0 136 (_component raminfr )
		(_port
			((clk)(clk100))
			((we)(outsi2))
			((a)(adresa))
			((di)(datain))
			((dout)(memout))
			((ao)(adresa_out))
		)
		(_use (_entity . raminfr)
		)
	)
	(_instantiation CMP1 0 137 (_component compare )
		(_port
			((num1)(memout(d_9_5)))
			((num2)(tempsensor))
			((less)(cmp1out))
			((equal)(cmp1out0))
			((greater)(cmp1out00))
		)
		(_use (_entity . compare)
		)
	)
	(_instantiation CMP2 0 138 (_component compare )
		(_port
			((num1)(intcomp1))
			((num2)(intcomp2))
			((less)(cmp2out))
			((equal)(cmp2out0))
			((greater)(cmp2out00))
		)
		(_use (_entity . compare)
		)
	)
	(_instantiation CMP3 0 139 (_component compare )
		(_port
			((num1)(memout(d_4_0)))
			((num2)(tempsensor))
			((less)(cmp3out))
			((equal)(cmp3out0))
			((greater)(cmp3out00))
		)
		(_use (_entity . compare)
		)
	)
	(_instantiation ORA2 0 140 (_component numora )
		(_port
			((clk)(tc2))
			((reset)(reset1))
			((dout)(oraaf))
		)
		(_use (_entity . numora)
		)
	)
	(_instantiation MIN 0 141 (_component nummin )
		(_port
			((clk)(tc1))
			((reset)(reset1))
			((dout)(minaf))
			((tc)(tc2))
		)
		(_use (_entity . nummin)
		)
	)
	(_instantiation SEC 0 142 (_component numsec )
		(_port
			((clk)(out1))
			((reset)(reset1))
			((tc)(tc1))
		)
		(_use (_entity . numsec)
		)
	)
	(_instantiation preluaremin 0 162 (_component Display )
		(_port
			((CLK)(clk100))
			((BinInput)(minaf1))
			((unitmin)(afminunit))
			((tenmin)(afminten))
		)
		(_use (_entity . Display)
		)
	)
	(_instantiation preluareora 0 163 (_component Display )
		(_port
			((CLK)(clk100))
			((BinInput)(oraaf1))
			((unitmin)(aforaunit))
			((tenmin)(aforaten))
		)
		(_use (_entity . Display)
		)
	)
	(_instantiation preluaretemp 0 164 (_component Display )
		(_port
			((CLK)(clk100))
			((BinInput)(tempsensor1))
			((unitmin)(tempsensorunit))
			((tenmin)(tempsensorten))
		)
		(_use (_entity . Display)
		)
	)
	(_instantiation Display1 0 165 (_component eAfisare )
		(_port
			((digit0)(_string \"0000"\))
			((digit1)(_string \"0000"\))
			((digit2)(tempsensorunit))
			((digit3)(tempsensorten))
			((digit4)(afminunit))
			((digit5)(afminten))
			((digit6)(aforaunit))
			((digit7)(aforaten))
			((clk)(clk100))
			((cat)(catod))
			((an)(anod))
		)
		(_use (_entity . eAfisare)
			(_port
				((digit0)(digit0))
				((digit1)(digit1))
				((digit2)(digit2))
				((digit3)(digit3))
				((digit4)(digit4))
				((digit5)(digit5))
				((digit6)(digit6))
				((digit7)(digit7))
				((clk)(clk))
				((cat)(cat))
				((an)(an))
			)
		)
	)
	(_object
		(_port (_internal SET ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal PROG ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal TEMPMIN ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal TEMPMAX ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal ORA ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal clk100 ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal reset11 ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal tempsensor ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6 (_entity (_in ))))
		(_port (_internal heater ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal anod ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal catod ~STD_LOGIC_VECTOR{6~downto~0}~12 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~132 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~134 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~136 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~138 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 70 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 75 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 76 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 77 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 82 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 83 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1322 0 85 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1324 0 86 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1326 0 87 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 88 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1330 0 89 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1332 0 91 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 92 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal outsi1 ~extieee.std_logic_1164.STD_LOGIC 0 95 (_architecture (_uni ))))
		(_signal (_internal outsi2 ~extieee.std_logic_1164.STD_LOGIC 0 95 (_architecture (_uni ))))
		(_signal (_internal out0 ~extieee.std_logic_1164.STD_LOGIC 0 95 (_architecture (_uni ))))
		(_signal (_internal out1 ~extieee.std_logic_1164.STD_LOGIC 0 95 (_architecture (_uni ))))
		(_signal (_internal tc1 ~extieee.std_logic_1164.STD_LOGIC 0 95 (_architecture (_uni ))))
		(_signal (_internal tc2 ~extieee.std_logic_1164.STD_LOGIC 0 95 (_architecture (_uni ))))
		(_signal (_internal reset1 ~extieee.std_logic_1164.STD_LOGIC 0 95 (_architecture (_uni ))))
		(_signal (_internal reset2 ~extieee.std_logic_1164.STD_LOGIC 0 95 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~1334 0 96 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal memout ~STD_LOGIC_VECTOR{9~downto~0}~1334 0 96 (_architecture (_uni ))))
		(_signal (_internal datain ~STD_LOGIC_VECTOR{9~downto~0}~1334 0 96 (_architecture (_uni ))))
		(_signal (_internal cmp1out ~extieee.std_logic_1164.STD_LOGIC 0 97 (_architecture (_uni ))))
		(_signal (_internal cmp1out0 ~extieee.std_logic_1164.STD_LOGIC 0 97 (_architecture (_uni ))))
		(_signal (_internal cmp1out00 ~extieee.std_logic_1164.STD_LOGIC 0 97 (_architecture (_uni ))))
		(_signal (_internal cmp2out ~extieee.std_logic_1164.STD_LOGIC 0 97 (_architecture (_uni ))))
		(_signal (_internal cmp2out0 ~extieee.std_logic_1164.STD_LOGIC 0 97 (_architecture (_uni ))))
		(_signal (_internal cmp2out00 ~extieee.std_logic_1164.STD_LOGIC 0 97 (_architecture (_uni ))))
		(_signal (_internal cmp3out ~extieee.std_logic_1164.STD_LOGIC 0 97 (_architecture (_uni ))))
		(_signal (_internal cmp3out0 ~extieee.std_logic_1164.STD_LOGIC 0 97 (_architecture (_uni ))))
		(_signal (_internal cmp3out00 ~extieee.std_logic_1164.STD_LOGIC 0 97 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~1336 0 98 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal intcomp1 ~STD_LOGIC_VECTOR{4~downto~0}~1336 0 98 (_architecture (_uni ))))
		(_signal (_internal intcomp2 ~STD_LOGIC_VECTOR{4~downto~0}~1336 0 98 (_architecture (_uni ))))
		(_signal (_internal tempbutonmin ~STD_LOGIC_VECTOR{4~downto~0}~1336 0 98 (_architecture (_uni ))))
		(_signal (_internal tempbutonmax ~STD_LOGIC_VECTOR{4~downto~0}~1336 0 98 (_architecture (_uni ))))
		(_signal (_internal orabuton ~STD_LOGIC_VECTOR{4~downto~0}~1336 0 98 (_architecture (_uni ))))
		(_signal (_internal oraaf ~STD_LOGIC_VECTOR{4~downto~0}~1336 0 98 (_architecture (_uni ))))
		(_signal (_internal adresa ~STD_LOGIC_VECTOR{4~downto~0}~1336 0 98 (_architecture (_uni ))))
		(_signal (_internal adresa_out ~STD_LOGIC_VECTOR{4~downto~0}~1336 0 98 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1338 0 99 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal minaf ~STD_LOGIC_VECTOR{5~downto~0}~1338 0 99 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1340 0 100 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal oraaf1 ~STD_LOGIC_VECTOR{6~downto~0}~1340 0 100 (_architecture (_uni ))))
		(_signal (_internal minaf1 ~STD_LOGIC_VECTOR{6~downto~0}~1340 0 100 (_architecture (_uni ))))
		(_signal (_internal tempsensor1 ~STD_LOGIC_VECTOR{6~downto~0}~1340 0 100 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1342 0 101 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal afminunit ~STD_LOGIC_VECTOR{3~downto~0}~1342 0 101 (_architecture (_uni ))))
		(_signal (_internal afminten ~STD_LOGIC_VECTOR{3~downto~0}~1342 0 101 (_architecture (_uni ))))
		(_signal (_internal aforaunit ~STD_LOGIC_VECTOR{3~downto~0}~1342 0 101 (_architecture (_uni ))))
		(_signal (_internal aforaten ~STD_LOGIC_VECTOR{3~downto~0}~1342 0 101 (_architecture (_uni ))))
		(_signal (_internal tempsensorunit ~STD_LOGIC_VECTOR{3~downto~0}~1342 0 101 (_architecture (_uni ))))
		(_signal (_internal tempsensorten ~STD_LOGIC_VECTOR{3~downto~0}~1342 0 101 (_architecture (_uni ))))
		(_process
			(line__105(_architecture 0 0 105 (_assignment (_simple)(_alias((reset1)(reset)))(_simpleassign BUF)(_target(18))(_sensitivity(6)))))
			(line__106(_architecture 1 0 106 (_assignment (_simple)(_alias((reset2)(reset11)))(_simpleassign BUF)(_target(19))(_sensitivity(7)))))
			(line__115(_architecture 2 0 115 (_process (_simple)(_target(21(d_9_5)))(_sensitivity(5))(_read(0)(1)(33)))))
			(line__122(_architecture 3 0 122 (_process (_simple)(_target(21(d_4_0)))(_sensitivity(5))(_read(0)(1)(21(d_9_5))(34)))))
			(line__129(_architecture 4 0 129 (_process (_simple)(_target(31)(32)(37))(_sensitivity(5))(_read(35)(36)(38)))))
			(line__144(_architecture 5 0 144 (_process (_simple)(_target(40)(41)(42))(_sensitivity(5))(_read(8)(36)(39)))))
			(line__151(_architecture 6 0 151 (_process (_simple)(_target(9))(_sensitivity(5))(_read(24)(26)(29)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 2 )
		(514 )
		(2 )
	)
	(_model . ex 7 -1
	)
)
I 000043 55 1058          1558215608936 si
(_unit VHDL (poarta_si 0 6 (si 0 11 ))
	(_version v98)
	(_time 1558215608937 2019.05.19 00:40:08)
	(_source (\./src/andgate.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_code f6a7ffa6a6a1a3e1f4a5e2aca6f3a0f1f5f0fff1f6)
	(_entity
		(_time 1558129173099)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_process
			(line__13(_architecture 0 0 13 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . si 1 -1
	)
)
I 000042 55 2070          1558215609046 A
(_unit VHDL (binarytobcd 0 6 (a 0 12 ))
	(_version v98)
	(_time 1558215609047 2019.05.19 00:40:09)
	(_source (\./src/BinaryToBcd.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_code 64343764693365726764763f3c6360623262666267)
	(_entity
		(_time 1558129173244)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal Input ~STD_LOGIC_VECTOR{6~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_port (_internal Output ~STD_LOGIC_VECTOR{11~downto~0}~12 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~132 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_process
			(line__39(_architecture 0 0 39 (_assignment (_simple)(_target(2))(_sensitivity(1)))))
		)
		(_subprogram
			(_internal BinToBCD 1 0 14 (_architecture (_function (_uto))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(33686018 33686018 33686018 )
		(33686274 )
		(50528770 )
	)
	(_model . A 2 -1
	)
)
I 000051 55 1330          1558215609155 Behavioral
(_unit VHDL (compare 0 4 (behavioral 0 12 ))
	(_version v98)
	(_time 1558215609156 2019.05.19 00:40:09)
	(_source (\./src/comparator.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code d18183838686d1c6d083c08a82d7d4d7d2d787d785)
	(_entity
		(_time 1558129173349)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal num1 ~STD_LOGIC_VECTOR{4~downto~0}~12 0 5 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal num2 ~STD_LOGIC_VECTOR{4~downto~0}~122 0 6 (_entity (_in ))))
		(_port (_internal less ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal equal ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_port (_internal greater ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_process
			(line__14(_architecture 0 0 14 (_process (_simple)(_target(2)(3)(4))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Behavioral 1 -1
	)
)
I 000052 55 1087          1558215609217 dmux_1t2_ar
(_unit VHDL (dmux_1t2 0 4 (dmux_1t2_ar 0 12 ))
	(_version v98)
	(_time 1558215609218 2019.05.19 00:40:09)
	(_source (\./src/demux12.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 0f5f59090d595e18075c49505f080b0c0d090b095b)
	(_entity
		(_time 1558129173404)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal input ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal sel0 ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal output0 ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_port (_internal output1 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_process
			(line__14(_architecture 0 0 14 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
			(line__15(_architecture 1 0 15 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . dmux_1t2_ar 2 -1
	)
)
I 000053 55 2819          1558215609280 Arch_Display
(_unit VHDL (display 0 6 (arch_display 0 13 ))
	(_version v98)
	(_time 1558215609281 2019.05.19 00:40:09)
	(_source (\./src/Display.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_code 4e1e184c121819594f1e0d141e4947484a4847494d)
	(_entity
		(_time 1558129173459)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	)
	(_component
		(BinaryToBCD
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal Input ~STD_LOGIC_VECTOR{6~downto~0}~13 0 17 (_entity (_in ))))
				(_port (_internal Output ~STD_LOGIC_VECTOR{11~downto~0}~13 0 18 (_entity (_out ))))
			)
		)
	)
	(_instantiation OP2 0 25 (_component BinaryToBCD )
		(_port
			((CLK)(clk))
			((Input)(BinInput))
			((Output)(BCDInput))
		)
		(_use (_entity . BinaryToBCD)
		)
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal BinInput ~STD_LOGIC_VECTOR{6~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal unitmin ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal tenmin ~STD_LOGIC_VECTOR{3~downto~0}~122 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~132 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_signal (_internal BCDInput ~STD_LOGIC_VECTOR{11~downto~0}~132 0 21 (_architecture (_uni ))))
		(_process
			(line__27(_architecture 0 0 27 (_assignment (_simple)(_alias((unitmin)(BCDInput(d_3_0))))(_target(2))(_sensitivity(4(d_3_0))))))
			(line__28(_architecture 1 0 28 (_assignment (_simple)(_alias((tenmin)(BCDInput(d_7_4))))(_target(3))(_sensitivity(4(d_7_4))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . Arch_Display 2 -1
	)
)
I 000051 55 1692          1558215609342 Behavioral
(_unit VHDL (clockprescaler 0 5 (behavioral 0 10 ))
	(_version v98)
	(_time 1558215609343 2019.05.19 00:40:09)
	(_source (\./src/div.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 8cdcdd828cdb8e9a8d8bced7dd8b8e8a898b8f8a8f)
	(_entity
		(_time 1558129173514)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in )(_event))))
		(_port (_internal Led ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{25~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 25)(i 0))))))
		(_signal (_internal prescaler ~STD_LOGIC_VECTOR{25~downto~0}~13 0 12 (_architecture (_uni (_string \"10111110101111000010000000"\)))))
		(_signal (_internal prescaler_counter ~STD_LOGIC_VECTOR{25~downto~0}~13 0 17 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal newClock ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ((i 2))))))
		(_process
			(line__22(_architecture 0 0 22 (_assignment (_simple)(_alias((Led)(newClock)))(_simpleassign BUF)(_target(1))(_sensitivity(4)))))
			(countClock(_architecture 1 0 23 (_process (_simple)(_target(3)(4))(_sensitivity(0)(4))(_read(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 514 )
	)
	(_model . Behavioral 2 -1
	)
)
I 000051 55 1447          1558215609404 nummin_arc
(_unit VHDL (nummin 0 6 (nummin_arc 0 14 ))
	(_version v98)
	(_time 1558215609405 2019.05.19 00:40:09)
	(_source (\./src/nummin.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code ca9acd9e9e9dcadc9cccd390cecc9fcdcfcc9ecc9e)
	(_entity
		(_time 1558129173624)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{5~downto~0}~12 0 10 (_entity (_out ))))
		(_port (_internal tc ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_type (_internal ~INTEGER~range~0~to~60~13 0 17 (_scalar (_to (i 0)(i 60)))))
		(_variable (_internal m ~INTEGER~range~0~to~60~13 0 17 (_process 0 ((i 0)))))
		(_process
			(counter(_architecture 0 0 16 (_process (_simple)(_target(2)(3))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . nummin_arc 1 -1
	)
)
I 000051 55 1361          1558215609467 numora_arh
(_unit VHDL (numora 0 6 (numora_arh 0 13 ))
	(_version v98)
	(_time 1558215609468 2019.05.19 00:40:09)
	(_source (\./src/numora.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 09590f0e055e091f5e5c1b53590f5c0e0c0f5d0f5f)
	(_entity
		(_time 1558129173679)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10 (_entity (_out ))))
		(_type (_internal ~INTEGER~range~0~to~24~13 0 16 (_scalar (_to (i 0)(i 24)))))
		(_variable (_internal m ~INTEGER~range~0~to~24~13 0 16 (_process 0 ((i 0)))))
		(_process
			(counter(_architecture 0 0 15 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . numora_arh 1 -1
	)
)
I 000051 55 1162          1558215609529 numsec_arc
(_unit VHDL (numsec 0 6 (numsec_arc 0 13 ))
	(_version v98)
	(_time 1558215609530 2019.05.19 00:40:09)
	(_source (\./src/numsec.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 47174144451047504514521d154112404241134044)
	(_entity
		(_time 1558129173739)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal tc ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_type (_internal ~INTEGER~range~0~to~60~13 0 16 (_scalar (_to (i 0)(i 60)))))
		(_variable (_internal m ~INTEGER~range~0~to~60~13 0 16 (_process 0 ((i 0)))))
		(_process
			(counter(_architecture 0 0 15 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . numsec_arc 1 -1
	)
)
I 000052 55 1365          1558215609592 numtemp_arh
(_unit VHDL (numtemp 0 6 (numtemp_arh 0 13 ))
	(_version v98)
	(_time 1558215609593 2019.05.19 00:40:09)
	(_source (\./src/numtemp.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 86d6808985d1869183d293dc83818680d3818380d2)
	(_entity
		(_time 1558129173791)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10 (_entity (_out ))))
		(_type (_internal ~INTEGER~range~0~to~31~13 0 16 (_scalar (_to (i 0)(i 31)))))
		(_variable (_internal m ~INTEGER~range~0~to~31~13 0 16 (_process 0 ((i 0)))))
		(_process
			(counter(_architecture 0 0 15 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . numtemp_arh 1 -1
	)
)
I 000049 55 5230          1558215609654 aAfisare
(_unit VHDL (eafisare 0 5 (aafisare 0 19 ))
	(_version v98)
	(_time 1558215609655 2019.05.19 00:40:09)
	(_source (\./src/afisooor.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code c4949291c19396d2cbc7d79e94c3c6c2c1c2c1c2c5)
	(_entity
		(_time 1558207591003)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal digit0 ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~122 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal digit1 ~STD_LOGIC_VECTOR{3~downto~0}~122 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~124 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal digit2 ~STD_LOGIC_VECTOR{3~downto~0}~124 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~126 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal digit3 ~STD_LOGIC_VECTOR{3~downto~0}~126 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~128 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal digit4 ~STD_LOGIC_VECTOR{3~downto~0}~128 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1210 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal digit5 ~STD_LOGIC_VECTOR{3~downto~0}~1210 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1212 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal digit6 ~STD_LOGIC_VECTOR{3~downto~0}~1212 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1214 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal digit7 ~STD_LOGIC_VECTOR{3~downto~0}~1214 0 13 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal cat ~STD_LOGIC_VECTOR{6~downto~0}~12 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal an ~STD_LOGIC_VECTOR{7~downto~0}~12 0 16 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal i0 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21 (_architecture (_uni (_string \"11111110"\)))))
		(_signal (_internal i1 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 22 (_architecture (_uni (_string \"11111101"\)))))
		(_signal (_internal i2 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 23 (_architecture (_uni (_string \"11111011"\)))))
		(_signal (_internal i3 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 24 (_architecture (_uni (_string \"11110111"\)))))
		(_signal (_internal i4 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25 (_architecture (_uni (_string \"11101111"\)))))
		(_signal (_internal i5 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 26 (_architecture (_uni (_string \"11011111"\)))))
		(_signal (_internal i6 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 27 (_architecture (_uni (_string \"10111111"\)))))
		(_signal (_internal i7 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28 (_architecture (_uni (_string \"01111111"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal count ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30 (_architecture (_uni (_string \"0000000000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal m1 ~STD_LOGIC_VECTOR{3~downto~0}~13 0 31 (_architecture (_uni ))))
		(_process
			(line__35(_architecture 0 0 35 (_process (_simple)(_target(19))(_sensitivity(8))(_read(19)))))
			(line__44(_architecture 1 0 44 (_process (_simple)(_target(20))(_sensitivity(0)(1)(2)(3)(4)(5)(6)(7)(19(d_15_13))))))
			(line__61(_architecture 2 0 61 (_process (_simple)(_target(10))(_sensitivity(11)(12)(13)(14)(15)(16)(17)(18)(19(d_15_13))))))
			(line__77(_architecture 3 0 77 (_process (_simple)(_target(9))(_sensitivity(20)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(50529027 )
		(33686019 131586 )
		(50529027 197122 )
		(33686274 131587 )
		(33751810 131586 )
		(50528770 197122 )
		(33751554 131842 )
		(33686018 131842 )
		(50529027 131586 )
		(33686018 131586 )
		(33751554 131586 )
		(50463234 131586 )
		(50463234 131843 )
		(33686019 131843 )
		(33686274 197122 )
		(50463235 131586 )
		(33686019 197122 )
	)
	(_model . aAfisare 4 -1
	)
)
I 000044 55 2145          1558215609716 syn
(_unit VHDL (raminfr 0 5 (syn 0 14 ))
	(_version v98)
	(_time 1558215609717 2019.05.19 00:40:09)
	(_source (\./src/memram.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 02535404015502140a574758550500050004030456)
	(_entity
		(_time 1558133064434)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in )(_event))))
		(_port (_internal we ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal a ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal di ~STD_LOGIC_VECTOR{9~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{9~downto~0}~122 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal ao ~STD_LOGIC_VECTOR{4~downto~0}~124 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ram_type 0 15 (_array ~STD_LOGIC_VECTOR{9~downto~0}~13 ((_downto (i 31)(i 0))))))
		(_signal (_internal RAM ram_type 0 17 (_architecture (_uni ))))
		(_process
			(line__19(_architecture 0 0 19 (_process (_target(4)(5)(6))(_sensitivity(0)(1)(2)(3)(6))(_dssslsensitivity 1)(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_split (6)
	)
	(_model . syn 1 -1
	)
)
I 000043 55 18710         1558215609779 ex
(_unit VHDL (termostat 0 4 (ex 0 12 ))
	(_version v98)
	(_time 1558215609780 2019.05.19 00:40:09)
	(_source (\./src/termostat.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 41101143451717574441071a134645474046454645)
	(_entity
		(_time 1558215604409)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(ClockPrescaler
			(_object
				(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal Led ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
			)
		)
		(numtemp
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 70 (_entity (_out ))))
			)
		)
		(numora
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 64 (_entity (_out ))))
			)
		)
		(dmux_1t2
			(_object
				(_port (_internal input ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal sel0 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal output0 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
				(_port (_internal output1 ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
			)
		)
		(poarta_si
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
			)
		)
		(raminfr
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal we ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal a ~STD_LOGIC_VECTOR{4~downto~0}~13 0 24 (_entity (_in ))))
				(_port (_internal di ~STD_LOGIC_VECTOR{9~downto~0}~13 0 25 (_entity (_in ))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{9~downto~0}~132 0 26 (_entity (_out ))))
				(_port (_internal ao ~STD_LOGIC_VECTOR{4~downto~0}~134 0 27 (_entity (_out ))))
			)
		)
		(compare
			(_object
				(_port (_internal num1 ~STD_LOGIC_VECTOR{4~downto~0}~136 0 41 (_entity (_in ))))
				(_port (_internal num2 ~STD_LOGIC_VECTOR{4~downto~0}~138 0 42 (_entity (_in ))))
				(_port (_internal less ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
				(_port (_internal equal ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
				(_port (_internal greater ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
			)
		)
		(nummin
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{5~downto~0}~13 0 51 (_entity (_out ))))
				(_port (_internal tc ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_out ))))
			)
		)
		(numsec
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal tc ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_out ))))
			)
		)
		(Display
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 74 (_entity (_in ))))
				(_port (_internal BinInput ~STD_LOGIC_VECTOR{6~downto~0}~13 0 75 (_entity (_in ))))
				(_port (_internal unitmin ~STD_LOGIC_VECTOR{3~downto~0}~13 0 76 (_entity (_out ))))
				(_port (_internal tenmin ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 77 (_entity (_out ))))
			)
		)
		(eAfisare
			(_object
				(_port (_internal digit0 ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 82 (_entity (_in ))))
				(_port (_internal digit1 ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 83 (_entity (_in ))))
				(_port (_internal digit2 ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 84 (_entity (_in ))))
				(_port (_internal digit3 ~STD_LOGIC_VECTOR{3~downto~0}~1322 0 85 (_entity (_in ))))
				(_port (_internal digit4 ~STD_LOGIC_VECTOR{3~downto~0}~1324 0 86 (_entity (_in ))))
				(_port (_internal digit5 ~STD_LOGIC_VECTOR{3~downto~0}~1326 0 87 (_entity (_in ))))
				(_port (_internal digit6 ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 88 (_entity (_in ))))
				(_port (_internal digit7 ~STD_LOGIC_VECTOR{3~downto~0}~1330 0 89 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 90 (_entity (_in ))))
				(_port (_internal cat ~STD_LOGIC_VECTOR{6~downto~0}~1332 0 91 (_entity (_out ))))
				(_port (_internal an ~STD_LOGIC_VECTOR{7~downto~0}~13 0 92 (_entity (_out ))))
			)
		)
	)
	(_instantiation DIV1 0 108 (_component ClockPrescaler )
		(_port
			((clock)(clk100))
			((Led)(out1))
		)
		(_use (_entity . ClockPrescaler)
		)
	)
	(_instantiation TEMPMIN1 0 109 (_component numtemp )
		(_port
			((clk)(TEMPMIN))
			((reset)(reset2))
			((dout)(tempbutonmin))
		)
		(_use (_entity . numtemp)
		)
	)
	(_instantiation TEMPMAX1 0 110 (_component numtemp )
		(_port
			((clk)(TEMPMAX))
			((reset)(reset2))
			((dout)(tempbutonmax))
		)
		(_use (_entity . numtemp)
		)
	)
	(_instantiation ORA1 0 111 (_component numora )
		(_port
			((clk)(ORA))
			((reset)(reset2))
			((dout)(orabuton))
		)
		(_use (_entity . numora)
		)
	)
	(_instantiation DEMUX 0 112 (_component dmux_1t2 )
		(_port
			((input)((i 3)))
			((sel0)(PROG))
			((output0)(out0))
			((output1)(outsi1))
		)
		(_use (_entity . dmux_1t2)
			(_port
				((input)(input))
				((sel0)(sel0))
				((output0)(output0))
				((output1)(output1))
			)
		)
	)
	(_instantiation POARTASI1 0 113 (_component poarta_si )
		(_port
			((A)(outsi1))
			((B)(SET))
			((C)((i 3)))
			((Y)(outsi2))
		)
		(_use (_entity . poarta_si)
			(_port
				((A)(A))
				((B)(B))
				((C)(C))
				((Y)(Y))
			)
		)
	)
	(_instantiation MEMRAM1 0 136 (_component raminfr )
		(_port
			((clk)(clk100))
			((we)(outsi2))
			((a)(adresa))
			((di)(datain))
			((dout)(memout))
			((ao)(adresa_out))
		)
		(_use (_entity . raminfr)
		)
	)
	(_instantiation CMP1 0 137 (_component compare )
		(_port
			((num1)(memout(d_9_5)))
			((num2)(tempsensor))
			((less)(cmp1out))
			((equal)(cmp1out0))
			((greater)(cmp1out00))
		)
		(_use (_entity . compare)
		)
	)
	(_instantiation CMP2 0 138 (_component compare )
		(_port
			((num1)(intcomp1))
			((num2)(intcomp2))
			((less)(cmp2out))
			((equal)(cmp2out0))
			((greater)(cmp2out00))
		)
		(_use (_entity . compare)
		)
	)
	(_instantiation CMP3 0 139 (_component compare )
		(_port
			((num1)(memout(d_4_0)))
			((num2)(tempsensor))
			((less)(cmp3out))
			((equal)(cmp3out0))
			((greater)(cmp3out00))
		)
		(_use (_entity . compare)
		)
	)
	(_instantiation ORA2 0 140 (_component numora )
		(_port
			((clk)(tc2))
			((reset)(reset1))
			((dout)(oraaf))
		)
		(_use (_entity . numora)
		)
	)
	(_instantiation MIN 0 141 (_component nummin )
		(_port
			((clk)(tc1))
			((reset)(reset1))
			((dout)(minaf))
			((tc)(tc2))
		)
		(_use (_entity . nummin)
		)
	)
	(_instantiation SEC 0 142 (_component numsec )
		(_port
			((clk)(out1))
			((reset)(reset1))
			((tc)(tc1))
		)
		(_use (_entity . numsec)
		)
	)
	(_instantiation preluaremin 0 162 (_component Display )
		(_port
			((CLK)(clk100))
			((BinInput)(minaf1))
			((unitmin)(afminunit))
			((tenmin)(afminten))
		)
		(_use (_entity . Display)
		)
	)
	(_instantiation preluareora 0 163 (_component Display )
		(_port
			((CLK)(clk100))
			((BinInput)(oraaf1))
			((unitmin)(aforaunit))
			((tenmin)(aforaten))
		)
		(_use (_entity . Display)
		)
	)
	(_instantiation preluaretemp 0 164 (_component Display )
		(_port
			((CLK)(clk100))
			((BinInput)(tempsensor1))
			((unitmin)(tempsensorunit))
			((tenmin)(tempsensorten))
		)
		(_use (_entity . Display)
		)
	)
	(_instantiation Display1 0 165 (_component eAfisare )
		(_port
			((digit0)(_string \"0000"\))
			((digit1)(_string \"0000"\))
			((digit2)(tempsensorunit))
			((digit3)(tempsensorten))
			((digit4)(afminunit))
			((digit5)(afminten))
			((digit6)(aforaunit))
			((digit7)(aforaten))
			((clk)(clk100))
			((cat)(catod))
			((an)(anod))
		)
		(_use (_entity . eAfisare)
			(_port
				((digit0)(digit0))
				((digit1)(digit1))
				((digit2)(digit2))
				((digit3)(digit3))
				((digit4)(digit4))
				((digit5)(digit5))
				((digit6)(digit6))
				((digit7)(digit7))
				((clk)(clk))
				((cat)(cat))
				((an)(an))
			)
		)
	)
	(_object
		(_port (_internal SET ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal PROG ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal TEMPMIN ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal TEMPMAX ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal ORA ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal clk100 ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal reset11 ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal tempsensor ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6 (_entity (_in ))))
		(_port (_internal heater ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal anod ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal catod ~STD_LOGIC_VECTOR{6~downto~0}~12 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~132 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~134 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~136 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~138 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 70 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 75 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 76 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 77 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 82 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 83 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1322 0 85 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1324 0 86 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1326 0 87 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 88 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1330 0 89 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1332 0 91 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 92 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal outsi1 ~extieee.std_logic_1164.STD_LOGIC 0 95 (_architecture (_uni ))))
		(_signal (_internal outsi2 ~extieee.std_logic_1164.STD_LOGIC 0 95 (_architecture (_uni ))))
		(_signal (_internal out0 ~extieee.std_logic_1164.STD_LOGIC 0 95 (_architecture (_uni ))))
		(_signal (_internal out1 ~extieee.std_logic_1164.STD_LOGIC 0 95 (_architecture (_uni ))))
		(_signal (_internal tc1 ~extieee.std_logic_1164.STD_LOGIC 0 95 (_architecture (_uni ))))
		(_signal (_internal tc2 ~extieee.std_logic_1164.STD_LOGIC 0 95 (_architecture (_uni ))))
		(_signal (_internal reset1 ~extieee.std_logic_1164.STD_LOGIC 0 95 (_architecture (_uni ))))
		(_signal (_internal reset2 ~extieee.std_logic_1164.STD_LOGIC 0 95 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~1334 0 96 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal memout ~STD_LOGIC_VECTOR{9~downto~0}~1334 0 96 (_architecture (_uni ))))
		(_signal (_internal datain ~STD_LOGIC_VECTOR{9~downto~0}~1334 0 96 (_architecture (_uni ))))
		(_signal (_internal cmp1out ~extieee.std_logic_1164.STD_LOGIC 0 97 (_architecture (_uni ))))
		(_signal (_internal cmp1out0 ~extieee.std_logic_1164.STD_LOGIC 0 97 (_architecture (_uni ))))
		(_signal (_internal cmp1out00 ~extieee.std_logic_1164.STD_LOGIC 0 97 (_architecture (_uni ))))
		(_signal (_internal cmp2out ~extieee.std_logic_1164.STD_LOGIC 0 97 (_architecture (_uni ))))
		(_signal (_internal cmp2out0 ~extieee.std_logic_1164.STD_LOGIC 0 97 (_architecture (_uni ))))
		(_signal (_internal cmp2out00 ~extieee.std_logic_1164.STD_LOGIC 0 97 (_architecture (_uni ))))
		(_signal (_internal cmp3out ~extieee.std_logic_1164.STD_LOGIC 0 97 (_architecture (_uni ))))
		(_signal (_internal cmp3out0 ~extieee.std_logic_1164.STD_LOGIC 0 97 (_architecture (_uni ))))
		(_signal (_internal cmp3out00 ~extieee.std_logic_1164.STD_LOGIC 0 97 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~1336 0 98 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal intcomp1 ~STD_LOGIC_VECTOR{4~downto~0}~1336 0 98 (_architecture (_uni ))))
		(_signal (_internal intcomp2 ~STD_LOGIC_VECTOR{4~downto~0}~1336 0 98 (_architecture (_uni ))))
		(_signal (_internal tempbutonmin ~STD_LOGIC_VECTOR{4~downto~0}~1336 0 98 (_architecture (_uni ))))
		(_signal (_internal tempbutonmax ~STD_LOGIC_VECTOR{4~downto~0}~1336 0 98 (_architecture (_uni ))))
		(_signal (_internal orabuton ~STD_LOGIC_VECTOR{4~downto~0}~1336 0 98 (_architecture (_uni ))))
		(_signal (_internal oraaf ~STD_LOGIC_VECTOR{4~downto~0}~1336 0 98 (_architecture (_uni ))))
		(_signal (_internal adresa ~STD_LOGIC_VECTOR{4~downto~0}~1336 0 98 (_architecture (_uni ))))
		(_signal (_internal adresa_out ~STD_LOGIC_VECTOR{4~downto~0}~1336 0 98 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1338 0 99 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal minaf ~STD_LOGIC_VECTOR{5~downto~0}~1338 0 99 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1340 0 100 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal oraaf1 ~STD_LOGIC_VECTOR{6~downto~0}~1340 0 100 (_architecture (_uni ))))
		(_signal (_internal minaf1 ~STD_LOGIC_VECTOR{6~downto~0}~1340 0 100 (_architecture (_uni ))))
		(_signal (_internal tempsensor1 ~STD_LOGIC_VECTOR{6~downto~0}~1340 0 100 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1342 0 101 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal afminunit ~STD_LOGIC_VECTOR{3~downto~0}~1342 0 101 (_architecture (_uni ))))
		(_signal (_internal afminten ~STD_LOGIC_VECTOR{3~downto~0}~1342 0 101 (_architecture (_uni ))))
		(_signal (_internal aforaunit ~STD_LOGIC_VECTOR{3~downto~0}~1342 0 101 (_architecture (_uni ))))
		(_signal (_internal aforaten ~STD_LOGIC_VECTOR{3~downto~0}~1342 0 101 (_architecture (_uni ))))
		(_signal (_internal tempsensorunit ~STD_LOGIC_VECTOR{3~downto~0}~1342 0 101 (_architecture (_uni ))))
		(_signal (_internal tempsensorten ~STD_LOGIC_VECTOR{3~downto~0}~1342 0 101 (_architecture (_uni ))))
		(_process
			(line__105(_architecture 0 0 105 (_assignment (_simple)(_alias((reset1)(reset)))(_simpleassign BUF)(_target(18))(_sensitivity(6)))))
			(line__106(_architecture 1 0 106 (_assignment (_simple)(_alias((reset2)(reset11)))(_simpleassign BUF)(_target(19))(_sensitivity(7)))))
			(line__115(_architecture 2 0 115 (_process (_simple)(_target(21(d_9_5)))(_sensitivity(5))(_read(0)(1)(33)))))
			(line__122(_architecture 3 0 122 (_process (_simple)(_target(21(d_4_0)))(_sensitivity(5))(_read(0)(1)(21(d_9_5))(34)))))
			(line__129(_architecture 4 0 129 (_process (_simple)(_target(31)(32)(37))(_sensitivity(5))(_read(35)(36)(38)))))
			(line__144(_architecture 5 0 144 (_process (_simple)(_target(40)(41)(42))(_sensitivity(5))(_read(8)(36)(39)))))
			(line__151(_architecture 6 0 151 (_process (_simple)(_target(9))(_sensitivity(5))(_read(24)(26)(29)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 2 )
		(514 )
		(2 )
	)
	(_model . ex 7 -1
	)
)
I 000043 55 1058          1558215643350 si
(_unit VHDL (poarta_si 0 6 (si 0 11 ))
	(_version v98)
	(_time 1558215643351 2019.05.19 00:40:43)
	(_source (\./src/andgate.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_code 646b6464363331736637703e3461326367626d6364)
	(_entity
		(_time 1558129173099)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_process
			(line__13(_architecture 0 0 13 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . si 1 -1
	)
)
I 000042 55 2070          1558215643459 A
(_unit VHDL (binarytobcd 0 6 (a 0 12 ))
	(_version v98)
	(_time 1558215643460 2019.05.19 00:40:43)
	(_source (\./src/BinaryToBcd.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_code d1dfd383d986d0c7d2d1c38a89d6d5d787d7d3d7d2)
	(_entity
		(_time 1558129173244)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal Input ~STD_LOGIC_VECTOR{6~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_port (_internal Output ~STD_LOGIC_VECTOR{11~downto~0}~12 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~132 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_process
			(line__39(_architecture 0 0 39 (_assignment (_simple)(_target(2))(_sensitivity(1)))))
		)
		(_subprogram
			(_internal BinToBCD 1 0 14 (_architecture (_function (_uto))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(33686018 33686018 33686018 )
		(33686274 )
		(50528770 )
	)
	(_model . A 2 -1
	)
)
I 000051 55 1330          1558215643568 Behavioral
(_unit VHDL (compare 0 4 (behavioral 0 12 ))
	(_version v98)
	(_time 1558215643569 2019.05.19 00:40:43)
	(_source (\./src/comparator.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 3f313d3a3f683f283e6d2e646c393a393c3969396b)
	(_entity
		(_time 1558129173349)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal num1 ~STD_LOGIC_VECTOR{4~downto~0}~12 0 5 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal num2 ~STD_LOGIC_VECTOR{4~downto~0}~122 0 6 (_entity (_in ))))
		(_port (_internal less ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal equal ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_port (_internal greater ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_process
			(line__14(_architecture 0 0 14 (_process (_simple)(_target(2)(3)(4))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Behavioral 1 -1
	)
)
I 000052 55 1087          1558215643631 dmux_1t2_ar
(_unit VHDL (dmux_1t2 0 4 (dmux_1t2_ar 0 12 ))
	(_version v98)
	(_time 1558215643632 2019.05.19 00:40:43)
	(_source (\./src/demux12.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 7d73787c7d2b2c6a752e3b222d7a797e7f7b797b29)
	(_entity
		(_time 1558129173404)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal input ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal sel0 ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal output0 ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_port (_internal output1 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_process
			(line__14(_architecture 0 0 14 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
			(line__15(_architecture 1 0 15 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . dmux_1t2_ar 2 -1
	)
)
I 000053 55 2819          1558215643693 Arch_Display
(_unit VHDL (display 0 6 (arch_display 0 13 ))
	(_version v98)
	(_time 1558215643694 2019.05.19 00:40:43)
	(_source (\./src/Display.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_code bbb5beefe0edecacbaebf8e1ebbcb2bdbfbdb2bcb8)
	(_entity
		(_time 1558129173459)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	)
	(_component
		(BinaryToBCD
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal Input ~STD_LOGIC_VECTOR{6~downto~0}~13 0 17 (_entity (_in ))))
				(_port (_internal Output ~STD_LOGIC_VECTOR{11~downto~0}~13 0 18 (_entity (_out ))))
			)
		)
	)
	(_instantiation OP2 0 25 (_component BinaryToBCD )
		(_port
			((CLK)(clk))
			((Input)(BinInput))
			((Output)(BCDInput))
		)
		(_use (_entity . BinaryToBCD)
		)
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal BinInput ~STD_LOGIC_VECTOR{6~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal unitmin ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal tenmin ~STD_LOGIC_VECTOR{3~downto~0}~122 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~132 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_signal (_internal BCDInput ~STD_LOGIC_VECTOR{11~downto~0}~132 0 21 (_architecture (_uni ))))
		(_process
			(line__27(_architecture 0 0 27 (_assignment (_simple)(_alias((unitmin)(BCDInput(d_3_0))))(_target(2))(_sensitivity(4(d_3_0))))))
			(line__28(_architecture 1 0 28 (_assignment (_simple)(_alias((tenmin)(BCDInput(d_7_4))))(_target(3))(_sensitivity(4(d_7_4))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . Arch_Display 2 -1
	)
)
I 000051 55 1692          1558215643756 Behavioral
(_unit VHDL (clockprescaler 0 5 (behavioral 0 10 ))
	(_version v98)
	(_time 1558215643757 2019.05.19 00:40:43)
	(_source (\./src/div.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code faf4f8aaf8adf8ecfbfdb8a1abfdf8fcfffdf9fcf9)
	(_entity
		(_time 1558129173514)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in )(_event))))
		(_port (_internal Led ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{25~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 25)(i 0))))))
		(_signal (_internal prescaler ~STD_LOGIC_VECTOR{25~downto~0}~13 0 12 (_architecture (_uni (_string \"10111110101111000010000000"\)))))
		(_signal (_internal prescaler_counter ~STD_LOGIC_VECTOR{25~downto~0}~13 0 17 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal newClock ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ((i 2))))))
		(_process
			(line__22(_architecture 0 0 22 (_assignment (_simple)(_alias((Led)(newClock)))(_simpleassign BUF)(_target(1))(_sensitivity(4)))))
			(countClock(_architecture 1 0 23 (_process (_simple)(_target(3)(4))(_sensitivity(0)(4))(_read(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 514 )
	)
	(_model . Behavioral 2 -1
	)
)
I 000051 55 1447          1558215643818 nummin_arc
(_unit VHDL (nummin 0 6 (nummin_arc 0 14 ))
	(_version v98)
	(_time 1558215643819 2019.05.19 00:40:43)
	(_source (\./src/nummin.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 38366f3c356f382e6e3e21623c3e6d3f3d3e6c3e6c)
	(_entity
		(_time 1558129173624)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{5~downto~0}~12 0 10 (_entity (_out ))))
		(_port (_internal tc ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_type (_internal ~INTEGER~range~0~to~60~13 0 17 (_scalar (_to (i 0)(i 60)))))
		(_variable (_internal m ~INTEGER~range~0~to~60~13 0 17 (_process 0 ((i 0)))))
		(_process
			(counter(_architecture 0 0 16 (_process (_simple)(_target(2)(3))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . nummin_arc 1 -1
	)
)
I 000051 55 1361          1558215643880 numora_arh
(_unit VHDL (numora 0 6 (numora_arh 0 13 ))
	(_version v98)
	(_time 1558215643881 2019.05.19 00:40:43)
	(_source (\./src/numora.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 77792077752077612022652d277122707271237121)
	(_entity
		(_time 1558129173679)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10 (_entity (_out ))))
		(_type (_internal ~INTEGER~range~0~to~24~13 0 16 (_scalar (_to (i 0)(i 24)))))
		(_variable (_internal m ~INTEGER~range~0~to~24~13 0 16 (_process 0 ((i 0)))))
		(_process
			(counter(_architecture 0 0 15 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . numora_arh 1 -1
	)
)
I 000051 55 1162          1558215643943 numsec_arc
(_unit VHDL (numsec 0 6 (numsec_arc 0 13 ))
	(_version v98)
	(_time 1558215643944 2019.05.19 00:40:43)
	(_source (\./src/numsec.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code b5bbe2e0b5e2b5a2b7e6a0efe7b3e0b2b0b3e1b2b6)
	(_entity
		(_time 1558129173739)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal tc ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_type (_internal ~INTEGER~range~0~to~60~13 0 16 (_scalar (_to (i 0)(i 60)))))
		(_variable (_internal m ~INTEGER~range~0~to~60~13 0 16 (_process 0 ((i 0)))))
		(_process
			(counter(_architecture 0 0 15 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . numsec_arc 1 -1
	)
)
I 000052 55 1365          1558215644005 numtemp_arh
(_unit VHDL (numtemp 0 6 (numtemp_arh 0 13 ))
	(_version v98)
	(_time 1558215644006 2019.05.19 00:40:44)
	(_source (\./src/numtemp.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code f3fda4a2f5a4f3e4f6a7e6a9f6f4f3f5a6f4f6f5a7)
	(_entity
		(_time 1558129173791)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10 (_entity (_out ))))
		(_type (_internal ~INTEGER~range~0~to~31~13 0 16 (_scalar (_to (i 0)(i 31)))))
		(_variable (_internal m ~INTEGER~range~0~to~31~13 0 16 (_process 0 ((i 0)))))
		(_process
			(counter(_architecture 0 0 15 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . numtemp_arh 1 -1
	)
)
I 000049 55 5230          1558215644068 aAfisare
(_unit VHDL (eafisare 0 5 (aafisare 0 19 ))
	(_version v98)
	(_time 1558215644069 2019.05.19 00:40:44)
	(_source (\./src/afisooor.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 323c3437316560243d312168623530343734373433)
	(_entity
		(_time 1558207591003)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal digit0 ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~122 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal digit1 ~STD_LOGIC_VECTOR{3~downto~0}~122 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~124 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal digit2 ~STD_LOGIC_VECTOR{3~downto~0}~124 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~126 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal digit3 ~STD_LOGIC_VECTOR{3~downto~0}~126 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~128 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal digit4 ~STD_LOGIC_VECTOR{3~downto~0}~128 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1210 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal digit5 ~STD_LOGIC_VECTOR{3~downto~0}~1210 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1212 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal digit6 ~STD_LOGIC_VECTOR{3~downto~0}~1212 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1214 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal digit7 ~STD_LOGIC_VECTOR{3~downto~0}~1214 0 13 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal cat ~STD_LOGIC_VECTOR{6~downto~0}~12 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal an ~STD_LOGIC_VECTOR{7~downto~0}~12 0 16 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal i0 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21 (_architecture (_uni (_string \"11111110"\)))))
		(_signal (_internal i1 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 22 (_architecture (_uni (_string \"11111101"\)))))
		(_signal (_internal i2 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 23 (_architecture (_uni (_string \"11111011"\)))))
		(_signal (_internal i3 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 24 (_architecture (_uni (_string \"11110111"\)))))
		(_signal (_internal i4 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25 (_architecture (_uni (_string \"11101111"\)))))
		(_signal (_internal i5 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 26 (_architecture (_uni (_string \"11011111"\)))))
		(_signal (_internal i6 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 27 (_architecture (_uni (_string \"10111111"\)))))
		(_signal (_internal i7 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28 (_architecture (_uni (_string \"01111111"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal count ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30 (_architecture (_uni (_string \"0000000000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal m1 ~STD_LOGIC_VECTOR{3~downto~0}~13 0 31 (_architecture (_uni ))))
		(_process
			(line__35(_architecture 0 0 35 (_process (_simple)(_target(19))(_sensitivity(8))(_read(19)))))
			(line__44(_architecture 1 0 44 (_process (_simple)(_target(20))(_sensitivity(0)(1)(2)(3)(4)(5)(6)(7)(19(d_15_13))))))
			(line__61(_architecture 2 0 61 (_process (_simple)(_target(10))(_sensitivity(11)(12)(13)(14)(15)(16)(17)(18)(19(d_15_13))))))
			(line__77(_architecture 3 0 77 (_process (_simple)(_target(9))(_sensitivity(20)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(50529027 )
		(33686019 131586 )
		(50529027 197122 )
		(33686274 131587 )
		(33751810 131586 )
		(50528770 197122 )
		(33751554 131842 )
		(33686018 131842 )
		(50529027 131586 )
		(33686018 131586 )
		(33751554 131586 )
		(50463234 131586 )
		(50463234 131843 )
		(33686019 131843 )
		(33686274 197122 )
		(50463235 131586 )
		(33686019 197122 )
	)
	(_model . aAfisare 4 -1
	)
)
I 000044 55 2145          1558215644130 syn
(_unit VHDL (raminfr 0 5 (syn 0 14 ))
	(_version v98)
	(_time 1558215644131 2019.05.19 00:40:44)
	(_source (\./src/memram.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 707f7171712770667825352a277772777276717624)
	(_entity
		(_time 1558133064434)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in )(_event))))
		(_port (_internal we ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal a ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal di ~STD_LOGIC_VECTOR{9~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{9~downto~0}~122 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal ao ~STD_LOGIC_VECTOR{4~downto~0}~124 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ram_type 0 15 (_array ~STD_LOGIC_VECTOR{9~downto~0}~13 ((_downto (i 31)(i 0))))))
		(_signal (_internal RAM ram_type 0 17 (_architecture (_uni ))))
		(_process
			(line__19(_architecture 0 0 19 (_process (_target(4)(5)(6))(_sensitivity(0)(1)(2)(3)(6))(_dssslsensitivity 1)(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_split (6)
	)
	(_model . syn 1 -1
	)
)
I 000043 55 18710         1558215644192 ex
(_unit VHDL (termostat 0 4 (ex 0 12 ))
	(_version v98)
	(_time 1558215644193 2019.05.19 00:40:44)
	(_source (\./src/termostat.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code afa0a8f8fcf9f9b9aaafe9f4fda8aba9aea8aba8ab)
	(_entity
		(_time 1558215604409)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(ClockPrescaler
			(_object
				(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal Led ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
			)
		)
		(numtemp
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 70 (_entity (_out ))))
			)
		)
		(numora
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 64 (_entity (_out ))))
			)
		)
		(dmux_1t2
			(_object
				(_port (_internal input ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal sel0 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal output0 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
				(_port (_internal output1 ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
			)
		)
		(poarta_si
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
			)
		)
		(raminfr
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal we ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal a ~STD_LOGIC_VECTOR{4~downto~0}~13 0 24 (_entity (_in ))))
				(_port (_internal di ~STD_LOGIC_VECTOR{9~downto~0}~13 0 25 (_entity (_in ))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{9~downto~0}~132 0 26 (_entity (_out ))))
				(_port (_internal ao ~STD_LOGIC_VECTOR{4~downto~0}~134 0 27 (_entity (_out ))))
			)
		)
		(compare
			(_object
				(_port (_internal num1 ~STD_LOGIC_VECTOR{4~downto~0}~136 0 41 (_entity (_in ))))
				(_port (_internal num2 ~STD_LOGIC_VECTOR{4~downto~0}~138 0 42 (_entity (_in ))))
				(_port (_internal less ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
				(_port (_internal equal ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
				(_port (_internal greater ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
			)
		)
		(nummin
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{5~downto~0}~13 0 51 (_entity (_out ))))
				(_port (_internal tc ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_out ))))
			)
		)
		(numsec
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal tc ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_out ))))
			)
		)
		(Display
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 74 (_entity (_in ))))
				(_port (_internal BinInput ~STD_LOGIC_VECTOR{6~downto~0}~13 0 75 (_entity (_in ))))
				(_port (_internal unitmin ~STD_LOGIC_VECTOR{3~downto~0}~13 0 76 (_entity (_out ))))
				(_port (_internal tenmin ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 77 (_entity (_out ))))
			)
		)
		(eAfisare
			(_object
				(_port (_internal digit0 ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 82 (_entity (_in ))))
				(_port (_internal digit1 ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 83 (_entity (_in ))))
				(_port (_internal digit2 ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 84 (_entity (_in ))))
				(_port (_internal digit3 ~STD_LOGIC_VECTOR{3~downto~0}~1322 0 85 (_entity (_in ))))
				(_port (_internal digit4 ~STD_LOGIC_VECTOR{3~downto~0}~1324 0 86 (_entity (_in ))))
				(_port (_internal digit5 ~STD_LOGIC_VECTOR{3~downto~0}~1326 0 87 (_entity (_in ))))
				(_port (_internal digit6 ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 88 (_entity (_in ))))
				(_port (_internal digit7 ~STD_LOGIC_VECTOR{3~downto~0}~1330 0 89 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 90 (_entity (_in ))))
				(_port (_internal cat ~STD_LOGIC_VECTOR{6~downto~0}~1332 0 91 (_entity (_out ))))
				(_port (_internal an ~STD_LOGIC_VECTOR{7~downto~0}~13 0 92 (_entity (_out ))))
			)
		)
	)
	(_instantiation DIV1 0 108 (_component ClockPrescaler )
		(_port
			((clock)(clk100))
			((Led)(out1))
		)
		(_use (_entity . ClockPrescaler)
		)
	)
	(_instantiation TEMPMIN1 0 109 (_component numtemp )
		(_port
			((clk)(TEMPMIN))
			((reset)(reset2))
			((dout)(tempbutonmin))
		)
		(_use (_entity . numtemp)
		)
	)
	(_instantiation TEMPMAX1 0 110 (_component numtemp )
		(_port
			((clk)(TEMPMAX))
			((reset)(reset2))
			((dout)(tempbutonmax))
		)
		(_use (_entity . numtemp)
		)
	)
	(_instantiation ORA1 0 111 (_component numora )
		(_port
			((clk)(ORA))
			((reset)(reset2))
			((dout)(orabuton))
		)
		(_use (_entity . numora)
		)
	)
	(_instantiation DEMUX 0 112 (_component dmux_1t2 )
		(_port
			((input)((i 3)))
			((sel0)(PROG))
			((output0)(out0))
			((output1)(outsi1))
		)
		(_use (_entity . dmux_1t2)
			(_port
				((input)(input))
				((sel0)(sel0))
				((output0)(output0))
				((output1)(output1))
			)
		)
	)
	(_instantiation POARTASI1 0 113 (_component poarta_si )
		(_port
			((A)(outsi1))
			((B)(SET))
			((C)((i 3)))
			((Y)(outsi2))
		)
		(_use (_entity . poarta_si)
			(_port
				((A)(A))
				((B)(B))
				((C)(C))
				((Y)(Y))
			)
		)
	)
	(_instantiation MEMRAM1 0 136 (_component raminfr )
		(_port
			((clk)(clk100))
			((we)(outsi2))
			((a)(adresa))
			((di)(datain))
			((dout)(memout))
			((ao)(adresa_out))
		)
		(_use (_entity . raminfr)
		)
	)
	(_instantiation CMP1 0 137 (_component compare )
		(_port
			((num1)(memout(d_9_5)))
			((num2)(tempsensor))
			((less)(cmp1out))
			((equal)(cmp1out0))
			((greater)(cmp1out00))
		)
		(_use (_entity . compare)
		)
	)
	(_instantiation CMP2 0 138 (_component compare )
		(_port
			((num1)(intcomp1))
			((num2)(intcomp2))
			((less)(cmp2out))
			((equal)(cmp2out0))
			((greater)(cmp2out00))
		)
		(_use (_entity . compare)
		)
	)
	(_instantiation CMP3 0 139 (_component compare )
		(_port
			((num1)(memout(d_4_0)))
			((num2)(tempsensor))
			((less)(cmp3out))
			((equal)(cmp3out0))
			((greater)(cmp3out00))
		)
		(_use (_entity . compare)
		)
	)
	(_instantiation ORA2 0 140 (_component numora )
		(_port
			((clk)(tc2))
			((reset)(reset1))
			((dout)(oraaf))
		)
		(_use (_entity . numora)
		)
	)
	(_instantiation MIN 0 141 (_component nummin )
		(_port
			((clk)(tc1))
			((reset)(reset1))
			((dout)(minaf))
			((tc)(tc2))
		)
		(_use (_entity . nummin)
		)
	)
	(_instantiation SEC 0 142 (_component numsec )
		(_port
			((clk)(out1))
			((reset)(reset1))
			((tc)(tc1))
		)
		(_use (_entity . numsec)
		)
	)
	(_instantiation preluaremin 0 162 (_component Display )
		(_port
			((CLK)(clk100))
			((BinInput)(minaf1))
			((unitmin)(afminunit))
			((tenmin)(afminten))
		)
		(_use (_entity . Display)
		)
	)
	(_instantiation preluareora 0 163 (_component Display )
		(_port
			((CLK)(clk100))
			((BinInput)(oraaf1))
			((unitmin)(aforaunit))
			((tenmin)(aforaten))
		)
		(_use (_entity . Display)
		)
	)
	(_instantiation preluaretemp 0 164 (_component Display )
		(_port
			((CLK)(clk100))
			((BinInput)(tempsensor1))
			((unitmin)(tempsensorunit))
			((tenmin)(tempsensorten))
		)
		(_use (_entity . Display)
		)
	)
	(_instantiation Display1 0 165 (_component eAfisare )
		(_port
			((digit0)(_string \"0000"\))
			((digit1)(_string \"0000"\))
			((digit2)(tempsensorunit))
			((digit3)(tempsensorten))
			((digit4)(afminunit))
			((digit5)(afminten))
			((digit6)(aforaunit))
			((digit7)(aforaten))
			((clk)(clk100))
			((cat)(catod))
			((an)(anod))
		)
		(_use (_entity . eAfisare)
			(_port
				((digit0)(digit0))
				((digit1)(digit1))
				((digit2)(digit2))
				((digit3)(digit3))
				((digit4)(digit4))
				((digit5)(digit5))
				((digit6)(digit6))
				((digit7)(digit7))
				((clk)(clk))
				((cat)(cat))
				((an)(an))
			)
		)
	)
	(_object
		(_port (_internal SET ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal PROG ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal TEMPMIN ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal TEMPMAX ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal ORA ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal clk100 ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal reset11 ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal tempsensor ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6 (_entity (_in ))))
		(_port (_internal heater ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal anod ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal catod ~STD_LOGIC_VECTOR{6~downto~0}~12 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~132 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~134 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~136 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~138 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 70 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 75 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 76 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 77 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 82 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 83 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1322 0 85 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1324 0 86 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1326 0 87 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 88 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1330 0 89 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1332 0 91 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 92 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal outsi1 ~extieee.std_logic_1164.STD_LOGIC 0 95 (_architecture (_uni ))))
		(_signal (_internal outsi2 ~extieee.std_logic_1164.STD_LOGIC 0 95 (_architecture (_uni ))))
		(_signal (_internal out0 ~extieee.std_logic_1164.STD_LOGIC 0 95 (_architecture (_uni ))))
		(_signal (_internal out1 ~extieee.std_logic_1164.STD_LOGIC 0 95 (_architecture (_uni ))))
		(_signal (_internal tc1 ~extieee.std_logic_1164.STD_LOGIC 0 95 (_architecture (_uni ))))
		(_signal (_internal tc2 ~extieee.std_logic_1164.STD_LOGIC 0 95 (_architecture (_uni ))))
		(_signal (_internal reset1 ~extieee.std_logic_1164.STD_LOGIC 0 95 (_architecture (_uni ))))
		(_signal (_internal reset2 ~extieee.std_logic_1164.STD_LOGIC 0 95 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~1334 0 96 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal memout ~STD_LOGIC_VECTOR{9~downto~0}~1334 0 96 (_architecture (_uni ))))
		(_signal (_internal datain ~STD_LOGIC_VECTOR{9~downto~0}~1334 0 96 (_architecture (_uni ))))
		(_signal (_internal cmp1out ~extieee.std_logic_1164.STD_LOGIC 0 97 (_architecture (_uni ))))
		(_signal (_internal cmp1out0 ~extieee.std_logic_1164.STD_LOGIC 0 97 (_architecture (_uni ))))
		(_signal (_internal cmp1out00 ~extieee.std_logic_1164.STD_LOGIC 0 97 (_architecture (_uni ))))
		(_signal (_internal cmp2out ~extieee.std_logic_1164.STD_LOGIC 0 97 (_architecture (_uni ))))
		(_signal (_internal cmp2out0 ~extieee.std_logic_1164.STD_LOGIC 0 97 (_architecture (_uni ))))
		(_signal (_internal cmp2out00 ~extieee.std_logic_1164.STD_LOGIC 0 97 (_architecture (_uni ))))
		(_signal (_internal cmp3out ~extieee.std_logic_1164.STD_LOGIC 0 97 (_architecture (_uni ))))
		(_signal (_internal cmp3out0 ~extieee.std_logic_1164.STD_LOGIC 0 97 (_architecture (_uni ))))
		(_signal (_internal cmp3out00 ~extieee.std_logic_1164.STD_LOGIC 0 97 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~1336 0 98 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal intcomp1 ~STD_LOGIC_VECTOR{4~downto~0}~1336 0 98 (_architecture (_uni ))))
		(_signal (_internal intcomp2 ~STD_LOGIC_VECTOR{4~downto~0}~1336 0 98 (_architecture (_uni ))))
		(_signal (_internal tempbutonmin ~STD_LOGIC_VECTOR{4~downto~0}~1336 0 98 (_architecture (_uni ))))
		(_signal (_internal tempbutonmax ~STD_LOGIC_VECTOR{4~downto~0}~1336 0 98 (_architecture (_uni ))))
		(_signal (_internal orabuton ~STD_LOGIC_VECTOR{4~downto~0}~1336 0 98 (_architecture (_uni ))))
		(_signal (_internal oraaf ~STD_LOGIC_VECTOR{4~downto~0}~1336 0 98 (_architecture (_uni ))))
		(_signal (_internal adresa ~STD_LOGIC_VECTOR{4~downto~0}~1336 0 98 (_architecture (_uni ))))
		(_signal (_internal adresa_out ~STD_LOGIC_VECTOR{4~downto~0}~1336 0 98 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1338 0 99 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal minaf ~STD_LOGIC_VECTOR{5~downto~0}~1338 0 99 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1340 0 100 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal oraaf1 ~STD_LOGIC_VECTOR{6~downto~0}~1340 0 100 (_architecture (_uni ))))
		(_signal (_internal minaf1 ~STD_LOGIC_VECTOR{6~downto~0}~1340 0 100 (_architecture (_uni ))))
		(_signal (_internal tempsensor1 ~STD_LOGIC_VECTOR{6~downto~0}~1340 0 100 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1342 0 101 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal afminunit ~STD_LOGIC_VECTOR{3~downto~0}~1342 0 101 (_architecture (_uni ))))
		(_signal (_internal afminten ~STD_LOGIC_VECTOR{3~downto~0}~1342 0 101 (_architecture (_uni ))))
		(_signal (_internal aforaunit ~STD_LOGIC_VECTOR{3~downto~0}~1342 0 101 (_architecture (_uni ))))
		(_signal (_internal aforaten ~STD_LOGIC_VECTOR{3~downto~0}~1342 0 101 (_architecture (_uni ))))
		(_signal (_internal tempsensorunit ~STD_LOGIC_VECTOR{3~downto~0}~1342 0 101 (_architecture (_uni ))))
		(_signal (_internal tempsensorten ~STD_LOGIC_VECTOR{3~downto~0}~1342 0 101 (_architecture (_uni ))))
		(_process
			(line__105(_architecture 0 0 105 (_assignment (_simple)(_alias((reset1)(reset)))(_simpleassign BUF)(_target(18))(_sensitivity(6)))))
			(line__106(_architecture 1 0 106 (_assignment (_simple)(_alias((reset2)(reset11)))(_simpleassign BUF)(_target(19))(_sensitivity(7)))))
			(line__115(_architecture 2 0 115 (_process (_simple)(_target(21(d_9_5)))(_sensitivity(5))(_read(0)(1)(33)))))
			(line__122(_architecture 3 0 122 (_process (_simple)(_target(21(d_4_0)))(_sensitivity(5))(_read(0)(1)(21(d_9_5))(34)))))
			(line__129(_architecture 4 0 129 (_process (_simple)(_target(31)(32)(37))(_sensitivity(5))(_read(35)(36)(38)))))
			(line__144(_architecture 5 0 144 (_process (_simple)(_target(40)(41)(42))(_sensitivity(5))(_read(8)(36)(39)))))
			(line__151(_architecture 6 0 151 (_process (_simple)(_target(9))(_sensitivity(5))(_read(24)(26)(29)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 2 )
		(514 )
		(2 )
	)
	(_model . ex 7 -1
	)
)
I 000047 55 4919          1558215644255 MS_arh
(_unit VHDL (ms 0 6 (ms_arh 0 9 ))
	(_version v98)
	(_time 1558215644256 2019.05.19 00:40:44)
	(_source (\./src/modul sim.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_code ede3babfbabaedfaede2a9b6bfebb9eaeeebb9eaee)
	(_entity
		(_time 1558179106704)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	)
	(_component
		(termostat
			(_object
				(_port (_internal SET ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
				(_port (_internal PROG ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
				(_port (_internal TEMPMIN ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
				(_port (_internal TEMPMAX ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
				(_port (_internal ORA ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
				(_port (_internal clk100 ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
				(_port (_internal reset11 ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
				(_port (_internal tempsensor ~STD_LOGIC_VECTOR{4~downto~0}~13 0 13 (_entity (_in ))))
				(_port (_internal heater ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
				(_port (_internal anod ~STD_LOGIC_VECTOR{7~downto~0}~13 0 15 (_entity (_out ))))
				(_port (_internal catod ~STD_LOGIC_VECTOR{6~downto~0}~13 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation UST 0 27 (_component termostat )
		(_port
			((SET)(A))
			((PROG)(B))
			((TEMPMIN)(C))
			((TEMPMAX)(D))
			((ORA)(E))
			((clk100)(F))
			((reset)(G))
			((reset11)(J))
			((tempsensor)(H))
			((heater)(I))
		)
		(_use (_entity . termostat)
			(_port
				((SET)(SET))
				((PROG)(PROG))
				((TEMPMIN)(TEMPMIN))
				((TEMPMAX)(TEMPMAX))
				((ORA)(ORA))
				((clk100)(clk100))
				((reset)(reset))
				((reset11)(reset11))
				((tempsensor)(tempsensor))
				((heater)(heater))
				((anod)(anod))
				((catod)(catod))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal E ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal F ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal J ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~132 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal H ~STD_LOGIC_VECTOR{4~downto~0}~132 0 20 (_architecture (_uni ))))
		(_signal (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ((i 2))))))
		(_constant (_internal clk_period ~extSTD.STANDARD.TIME 0 23 (_architecture ((ns 4607182418800017408)))))
		(_process
			(line__29(_architecture 0 0 29 (_assignment (_simple)(_target(0)))))
			(line__30(_architecture 1 0 30 (_assignment (_simple)(_target(1)))))
			(line__31(_architecture 2 0 31 (_assignment (_simple)(_target(2)))))
			(line__32(_architecture 3 0 32 (_assignment (_simple)(_target(3)))))
			(line__33(_architecture 4 0 33 (_assignment (_simple)(_target(4)))))
			(line__34(_architecture 5 0 34 (_assignment (_simple)(_target(6)))))
			(line__35(_architecture 6 0 35 (_assignment (_simple)(_target(8)))))
			(clk_process(_architecture 7 0 37 (_process (_wait_for)(_target(5)))))
			(line__45(_architecture 8 0 45 (_process (_simple)(_target(8))(_sensitivity(9))(_read(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 3 )
	)
	(_model . MS_arh 9 -1
	)
)
I 000051 55 1358          1558216746777 Behavioral
(_unit VHDL (mux_2to1_top 0 4 (behavioral 0 11 ))
	(_version v98)
	(_time 1558216746778 2019.05.19 00:59:06)
	(_source (\./src/mux21.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code a6a5f4f0a5f0fab3f0f1b4fdf3a0f0a5a7a3f0a1a2)
	(_entity
		(_time 1558216746775)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal SEL ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~122 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{3~downto~0}~122 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~124 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal X ~STD_LOGIC_VECTOR{3~downto~0}~124 0 8 (_entity (_out ))))
		(_process
			(line__13(_architecture 0 0 13 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Behavioral 1 -1
	)
)
I 000051 55 1358          1558216867780 Behavioral
(_unit VHDL (mux_2to1_top 0 4 (behavioral 0 11 ))
	(_version v98)
	(_time 1558216867781 2019.05.19 01:01:07)
	(_source (\./src/mux21.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 494d4b4a451f155c1f1e5b121c4f1f4a484c1f4e4d)
	(_entity
		(_time 1558216867778)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal SEL ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~122 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{4~downto~0}~122 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~124 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal X ~STD_LOGIC_VECTOR{4~downto~0}~124 0 8 (_entity (_out ))))
		(_process
			(line__13(_architecture 0 0 13 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Behavioral 1 -1
	)
)
I 000051 55 1358          1558216930435 Behavioral
(_unit VHDL (mux_2to1_top 0 4 (behavioral 0 11 ))
	(_version v98)
	(_time 1558216930436 2019.05.19 01:02:10)
	(_source (\./src/mux21.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 1216421415444e0744450049471444111317441516)
	(_entity
		(_time 1558216867777)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal SEL ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~122 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{4~downto~0}~122 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~124 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal X ~STD_LOGIC_VECTOR{4~downto~0}~124 0 8 (_entity (_out ))))
		(_process
			(line__13(_architecture 0 0 13 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Behavioral 1 -1
	)
)
I 000043 55 1058          1558217019890 si
(_unit VHDL (poarta_si 0 6 (si 0 11 ))
	(_version v98)
	(_time 1558217019891 2019.05.19 01:03:39)
	(_source (\./src/andgate.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_code 7d727c7c7f2a286a7f2e69272d782b7a7e7b747a7d)
	(_entity
		(_time 1558129173099)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_process
			(line__13(_architecture 0 0 13 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . si 1 -1
	)
)
I 000042 55 2070          1558217020011 A
(_unit VHDL (binarytobcd 0 6 (a 0 12 ))
	(_version v98)
	(_time 1558217020012 2019.05.19 01:03:40)
	(_source (\./src/BinaryToBcd.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_code faf4f9aaa2adfbecf9fae8a1a2fdfefcacfcf8fcf9)
	(_entity
		(_time 1558129173244)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal Input ~STD_LOGIC_VECTOR{6~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_port (_internal Output ~STD_LOGIC_VECTOR{11~downto~0}~12 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~132 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_process
			(line__39(_architecture 0 0 39 (_assignment (_simple)(_target(2))(_sensitivity(1)))))
		)
		(_subprogram
			(_internal BinToBCD 1 0 14 (_architecture (_function (_uto))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(33686018 33686018 33686018 )
		(33686274 )
		(50528770 )
	)
	(_model . A 2 -1
	)
)
I 000051 55 1330          1558217020114 Behavioral
(_unit VHDL (compare 0 4 (behavioral 0 12 ))
	(_version v98)
	(_time 1558217020115 2019.05.19 01:03:40)
	(_source (\./src/comparator.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 5856595b060f584f590a49030b5e5d5e5b5e0e5e0c)
	(_entity
		(_time 1558129173349)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal num1 ~STD_LOGIC_VECTOR{4~downto~0}~12 0 5 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal num2 ~STD_LOGIC_VECTOR{4~downto~0}~122 0 6 (_entity (_in ))))
		(_port (_internal less ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal equal ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_port (_internal greater ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_process
			(line__14(_architecture 0 0 14 (_process (_simple)(_target(2)(3)(4))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Behavioral 1 -1
	)
)
I 000053 55 2819          1558217020169 Arch_Display
(_unit VHDL (display 0 6 (arch_display 0 13 ))
	(_version v98)
	(_time 1558217020170 2019.05.19 01:03:40)
	(_source (\./src/Display.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_code 9698909999c0c18197c6d5ccc6919f9092909f9195)
	(_entity
		(_time 1558129173459)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	)
	(_component
		(BinaryToBCD
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal Input ~STD_LOGIC_VECTOR{6~downto~0}~13 0 17 (_entity (_in ))))
				(_port (_internal Output ~STD_LOGIC_VECTOR{11~downto~0}~13 0 18 (_entity (_out ))))
			)
		)
	)
	(_instantiation OP2 0 25 (_component BinaryToBCD )
		(_port
			((CLK)(clk))
			((Input)(BinInput))
			((Output)(BCDInput))
		)
		(_use (_entity . BinaryToBCD)
		)
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal BinInput ~STD_LOGIC_VECTOR{6~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal unitmin ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal tenmin ~STD_LOGIC_VECTOR{3~downto~0}~122 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~132 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_signal (_internal BCDInput ~STD_LOGIC_VECTOR{11~downto~0}~132 0 21 (_architecture (_uni ))))
		(_process
			(line__27(_architecture 0 0 27 (_assignment (_simple)(_alias((unitmin)(BCDInput(d_3_0))))(_target(2))(_sensitivity(4(d_3_0))))))
			(line__28(_architecture 1 0 28 (_assignment (_simple)(_alias((tenmin)(BCDInput(d_7_4))))(_target(3))(_sensitivity(4(d_7_4))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . Arch_Display 2 -1
	)
)
I 000051 55 1692          1558217020224 Behavioral
(_unit VHDL (clockprescaler 0 5 (behavioral 0 10 ))
	(_version v98)
	(_time 1558217020225 2019.05.19 01:03:40)
	(_source (\./src/div.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code c5cbc4909392c7d3c4c2879e94c2c7c3c0c2c6c3c6)
	(_entity
		(_time 1558129173514)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in )(_event))))
		(_port (_internal Led ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{25~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 25)(i 0))))))
		(_signal (_internal prescaler ~STD_LOGIC_VECTOR{25~downto~0}~13 0 12 (_architecture (_uni (_string \"10111110101111000010000000"\)))))
		(_signal (_internal prescaler_counter ~STD_LOGIC_VECTOR{25~downto~0}~13 0 17 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal newClock ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ((i 2))))))
		(_process
			(line__22(_architecture 0 0 22 (_assignment (_simple)(_alias((Led)(newClock)))(_simpleassign BUF)(_target(1))(_sensitivity(4)))))
			(countClock(_architecture 1 0 23 (_process (_simple)(_target(3)(4))(_sensitivity(0)(4))(_read(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 514 )
	)
	(_model . Behavioral 2 -1
	)
)
I 000051 55 1447          1558217020278 nummin_arc
(_unit VHDL (nummin 0 6 (nummin_arc 0 14 ))
	(_version v98)
	(_time 1558217020279 2019.05.19 01:03:40)
	(_source (\./src/nummin.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 030d55040554031555051a59070556040605570557)
	(_entity
		(_time 1558129173624)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{5~downto~0}~12 0 10 (_entity (_out ))))
		(_port (_internal tc ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_type (_internal ~INTEGER~range~0~to~60~13 0 17 (_scalar (_to (i 0)(i 60)))))
		(_variable (_internal m ~INTEGER~range~0~to~60~13 0 17 (_process 0 ((i 0)))))
		(_process
			(counter(_architecture 0 0 16 (_process (_simple)(_target(2)(3))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . nummin_arc 1 -1
	)
)
I 000051 55 1361          1558217020341 numora_arh
(_unit VHDL (numora 0 6 (numora_arh 0 13 ))
	(_version v98)
	(_time 1558217020342 2019.05.19 01:03:40)
	(_source (\./src/numora.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 424c14414515425415175018124417454744164414)
	(_entity
		(_time 1558129173679)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10 (_entity (_out ))))
		(_type (_internal ~INTEGER~range~0~to~24~13 0 16 (_scalar (_to (i 0)(i 24)))))
		(_variable (_internal m ~INTEGER~range~0~to~24~13 0 16 (_process 0 ((i 0)))))
		(_process
			(counter(_architecture 0 0 15 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . numora_arh 1 -1
	)
)
I 000051 55 1162          1558217020392 numsec_arc
(_unit VHDL (numsec 0 6 (numsec_arc 0 13 ))
	(_version v98)
	(_time 1558217020393 2019.05.19 01:03:40)
	(_source (\./src/numsec.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 717f2771752671667322642b237724767477257672)
	(_entity
		(_time 1558129173739)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal tc ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_type (_internal ~INTEGER~range~0~to~60~13 0 16 (_scalar (_to (i 0)(i 60)))))
		(_variable (_internal m ~INTEGER~range~0~to~60~13 0 16 (_process 0 ((i 0)))))
		(_process
			(counter(_architecture 0 0 15 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . numsec_arc 1 -1
	)
)
I 000052 55 1365          1558217020443 numtemp_arh
(_unit VHDL (numtemp 0 6 (numtemp_arh 0 13 ))
	(_version v98)
	(_time 1558217020444 2019.05.19 01:03:40)
	(_source (\./src/numtemp.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 9f91c991ccc89f889acb8ac59a989f99ca989a99cb)
	(_entity
		(_time 1558129173791)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10 (_entity (_out ))))
		(_type (_internal ~INTEGER~range~0~to~31~13 0 16 (_scalar (_to (i 0)(i 31)))))
		(_variable (_internal m ~INTEGER~range~0~to~31~13 0 16 (_process 0 ((i 0)))))
		(_process
			(counter(_architecture 0 0 15 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . numtemp_arh 1 -1
	)
)
I 000049 55 5230          1558217020493 aAfisare
(_unit VHDL (eafisare 0 5 (aafisare 0 19 ))
	(_version v98)
	(_time 1558217020494 2019.05.19 01:03:40)
	(_source (\./src/afisooor.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code ded0d88c8a898cc8d1ddcd848ed9dcd8dbd8dbd8df)
	(_entity
		(_time 1558207591003)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal digit0 ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~122 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal digit1 ~STD_LOGIC_VECTOR{3~downto~0}~122 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~124 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal digit2 ~STD_LOGIC_VECTOR{3~downto~0}~124 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~126 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal digit3 ~STD_LOGIC_VECTOR{3~downto~0}~126 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~128 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal digit4 ~STD_LOGIC_VECTOR{3~downto~0}~128 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1210 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal digit5 ~STD_LOGIC_VECTOR{3~downto~0}~1210 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1212 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal digit6 ~STD_LOGIC_VECTOR{3~downto~0}~1212 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1214 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal digit7 ~STD_LOGIC_VECTOR{3~downto~0}~1214 0 13 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal cat ~STD_LOGIC_VECTOR{6~downto~0}~12 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal an ~STD_LOGIC_VECTOR{7~downto~0}~12 0 16 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal i0 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21 (_architecture (_uni (_string \"11111110"\)))))
		(_signal (_internal i1 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 22 (_architecture (_uni (_string \"11111101"\)))))
		(_signal (_internal i2 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 23 (_architecture (_uni (_string \"11111011"\)))))
		(_signal (_internal i3 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 24 (_architecture (_uni (_string \"11110111"\)))))
		(_signal (_internal i4 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25 (_architecture (_uni (_string \"11101111"\)))))
		(_signal (_internal i5 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 26 (_architecture (_uni (_string \"11011111"\)))))
		(_signal (_internal i6 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 27 (_architecture (_uni (_string \"10111111"\)))))
		(_signal (_internal i7 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28 (_architecture (_uni (_string \"01111111"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal count ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30 (_architecture (_uni (_string \"0000000000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal m1 ~STD_LOGIC_VECTOR{3~downto~0}~13 0 31 (_architecture (_uni ))))
		(_process
			(line__35(_architecture 0 0 35 (_process (_simple)(_target(19))(_sensitivity(8))(_read(19)))))
			(line__44(_architecture 1 0 44 (_process (_simple)(_target(20))(_sensitivity(0)(1)(2)(3)(4)(5)(6)(7)(19(d_15_13))))))
			(line__61(_architecture 2 0 61 (_process (_simple)(_target(10))(_sensitivity(11)(12)(13)(14)(15)(16)(17)(18)(19(d_15_13))))))
			(line__77(_architecture 3 0 77 (_process (_simple)(_target(9))(_sensitivity(20)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(50529027 )
		(33686019 131586 )
		(50529027 197122 )
		(33686274 131587 )
		(33751810 131586 )
		(50528770 197122 )
		(33751554 131842 )
		(33686018 131842 )
		(50529027 131586 )
		(33686018 131586 )
		(33751554 131586 )
		(50463234 131586 )
		(50463234 131843 )
		(33686019 131843 )
		(33686274 197122 )
		(50463235 131586 )
		(33686019 197122 )
	)
	(_model . aAfisare 4 -1
	)
)
I 000044 55 2145          1558217020548 syn
(_unit VHDL (raminfr 0 5 (syn 0 14 ))
	(_version v98)
	(_time 1558217020549 2019.05.19 01:03:40)
	(_source (\./src/memram.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 0d020b0b585a0d1b055848575a0a0f0a0f0b0c0b59)
	(_entity
		(_time 1558133064434)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in )(_event))))
		(_port (_internal we ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal a ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal di ~STD_LOGIC_VECTOR{9~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{9~downto~0}~122 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal ao ~STD_LOGIC_VECTOR{4~downto~0}~124 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ram_type 0 15 (_array ~STD_LOGIC_VECTOR{9~downto~0}~13 ((_downto (i 31)(i 0))))))
		(_signal (_internal RAM ram_type 0 17 (_architecture (_uni ))))
		(_process
			(line__19(_architecture 0 0 19 (_process (_target(4)(5)(6))(_sensitivity(0)(1)(2)(3)(6))(_dssslsensitivity 1)(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_split (6)
	)
	(_model . syn 1 -1
	)
)
I 000047 55 4909          1558217020609 MS_arh
(_unit VHDL (ms 0 6 (ms_arh 0 9 ))
	(_version v98)
	(_time 1558217020610 2019.05.19 01:03:40)
	(_source (\./src/modul sim.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_code 4b451b481a1c4b5c4b440f10194d1f4c484d1f4c48)
	(_entity
		(_time 1558179106704)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	)
	(_component
		(termostat
			(_object
				(_port (_internal SET ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
				(_port (_internal PROG ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
				(_port (_internal TEMPMIN ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
				(_port (_internal TEMPMAX ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
				(_port (_internal ORA ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
				(_port (_internal clk100 ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
				(_port (_internal reset11 ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
				(_port (_internal tempsensor ~STD_LOGIC_VECTOR{4~downto~0}~13 0 13 (_entity (_in ))))
				(_port (_internal heater ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
				(_port (_internal anod ~STD_LOGIC_VECTOR{7~downto~0}~13 0 15 (_entity (_out ))))
				(_port (_internal catod ~STD_LOGIC_VECTOR{6~downto~0}~13 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation UST 0 27 (_component termostat )
		(_port
			((SET)(A))
			((PROG)(B))
			((TEMPMIN)(C))
			((TEMPMAX)(D))
			((ORA)(E))
			((clk100)(F))
			((reset)(G))
			((reset11)(J))
			((tempsensor)(H))
			((heater)(I))
		)
		(_use (_implicit)
			(_port
				((SET)(SET))
				((PROG)(PROG))
				((TEMPMIN)(TEMPMIN))
				((TEMPMAX)(TEMPMAX))
				((ORA)(ORA))
				((clk100)(clk100))
				((reset)(reset))
				((reset11)(reset11))
				((tempsensor)(tempsensor))
				((heater)(heater))
				((anod)(anod))
				((catod)(catod))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal E ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal F ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal J ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~132 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal H ~STD_LOGIC_VECTOR{4~downto~0}~132 0 20 (_architecture (_uni ))))
		(_signal (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ((i 2))))))
		(_constant (_internal clk_period ~extSTD.STANDARD.TIME 0 23 (_architecture ((ns 4607182418800017408)))))
		(_process
			(line__29(_architecture 0 0 29 (_assignment (_simple)(_target(0)))))
			(line__30(_architecture 1 0 30 (_assignment (_simple)(_target(1)))))
			(line__31(_architecture 2 0 31 (_assignment (_simple)(_target(2)))))
			(line__32(_architecture 3 0 32 (_assignment (_simple)(_target(3)))))
			(line__33(_architecture 4 0 33 (_assignment (_simple)(_target(4)))))
			(line__34(_architecture 5 0 34 (_assignment (_simple)(_target(6)))))
			(line__35(_architecture 6 0 35 (_assignment (_simple)(_target(8)))))
			(clk_process(_architecture 7 0 37 (_process (_wait_for)(_target(5)))))
			(line__45(_architecture 8 0 45 (_process (_simple)(_target(8))(_sensitivity(9))(_read(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 3 )
	)
	(_model . MS_arh 9 -1
	)
)
I 000051 55 1358          1558217020663 Behavioral
(_unit VHDL (mux_2to1_top 0 4 (behavioral 0 11 ))
	(_version v98)
	(_time 1558217020664 2019.05.19 01:03:40)
	(_source (\./src/mux21.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 8987d98685dfd59cdfde9bd2dc8fdf8a888cdf8e8d)
	(_entity
		(_time 1558216867777)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal SEL ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~122 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{4~downto~0}~122 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~124 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal X ~STD_LOGIC_VECTOR{4~downto~0}~124 0 8 (_entity (_out ))))
		(_process
			(line__13(_architecture 0 0 13 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Behavioral 1 -1
	)
)
I 000043 55 1058          1558217040279 si
(_unit VHDL (poarta_si 0 6 (si 0 11 ))
	(_version v98)
	(_time 1558217040280 2019.05.19 01:04:00)
	(_source (\./src/andgate.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_code 2370222776747634217037797326752420252a2423)
	(_entity
		(_time 1558129173099)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_process
			(line__13(_architecture 0 0 13 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . si 1 -1
	)
)
I 000042 55 2070          1558217040359 A
(_unit VHDL (binarytobcd 0 6 (a 0 12 ))
	(_version v98)
	(_time 1558217040360 2019.05.19 01:04:00)
	(_source (\./src/BinaryToBcd.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_code 71237270792670677271632a297675772777737772)
	(_entity
		(_time 1558129173244)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal Input ~STD_LOGIC_VECTOR{6~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_port (_internal Output ~STD_LOGIC_VECTOR{11~downto~0}~12 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~132 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_process
			(line__39(_architecture 0 0 39 (_assignment (_simple)(_target(2))(_sensitivity(1)))))
		)
		(_subprogram
			(_internal BinToBCD 1 0 14 (_architecture (_function (_uto))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(33686018 33686018 33686018 )
		(33686274 )
		(50528770 )
	)
	(_model . A 2 -1
	)
)
I 000051 55 1330          1558217040478 Behavioral
(_unit VHDL (compare 0 4 (behavioral 0 12 ))
	(_version v98)
	(_time 1558217040479 2019.05.19 01:04:00)
	(_source (\./src/comparator.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code eebcecbdedb9eef9efbcffb5bde8ebe8ede8b8e8ba)
	(_entity
		(_time 1558129173349)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal num1 ~STD_LOGIC_VECTOR{4~downto~0}~12 0 5 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal num2 ~STD_LOGIC_VECTOR{4~downto~0}~122 0 6 (_entity (_in ))))
		(_port (_internal less ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal equal ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_port (_internal greater ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_process
			(line__14(_architecture 0 0 14 (_process (_simple)(_target(2)(3)(4))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Behavioral 1 -1
	)
)
I 000053 55 2819          1558217040541 Arch_Display
(_unit VHDL (display 0 6 (arch_display 0 13 ))
	(_version v98)
	(_time 1558217040542 2019.05.19 01:04:00)
	(_source (\./src/Display.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_code 2c7e2a28767a7b3b2d7c6f767c2b252a282a252b2f)
	(_entity
		(_time 1558129173459)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	)
	(_component
		(BinaryToBCD
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal Input ~STD_LOGIC_VECTOR{6~downto~0}~13 0 17 (_entity (_in ))))
				(_port (_internal Output ~STD_LOGIC_VECTOR{11~downto~0}~13 0 18 (_entity (_out ))))
			)
		)
	)
	(_instantiation OP2 0 25 (_component BinaryToBCD )
		(_port
			((CLK)(clk))
			((Input)(BinInput))
			((Output)(BCDInput))
		)
		(_use (_entity . BinaryToBCD)
		)
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal BinInput ~STD_LOGIC_VECTOR{6~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal unitmin ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal tenmin ~STD_LOGIC_VECTOR{3~downto~0}~122 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~132 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_signal (_internal BCDInput ~STD_LOGIC_VECTOR{11~downto~0}~132 0 21 (_architecture (_uni ))))
		(_process
			(line__27(_architecture 0 0 27 (_assignment (_simple)(_alias((unitmin)(BCDInput(d_3_0))))(_target(2))(_sensitivity(4(d_3_0))))))
			(line__28(_architecture 1 0 28 (_assignment (_simple)(_alias((tenmin)(BCDInput(d_7_4))))(_target(3))(_sensitivity(4(d_7_4))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . Arch_Display 2 -1
	)
)
I 000051 55 1692          1558217040627 Behavioral
(_unit VHDL (clockprescaler 0 5 (behavioral 0 10 ))
	(_version v98)
	(_time 1558217040628 2019.05.19 01:04:00)
	(_source (\./src/div.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 7a287b7b782d786c7b7d38212b7d787c7f7d797c79)
	(_entity
		(_time 1558129173514)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in )(_event))))
		(_port (_internal Led ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{25~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 25)(i 0))))))
		(_signal (_internal prescaler ~STD_LOGIC_VECTOR{25~downto~0}~13 0 12 (_architecture (_uni (_string \"10111110101111000010000000"\)))))
		(_signal (_internal prescaler_counter ~STD_LOGIC_VECTOR{25~downto~0}~13 0 17 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal newClock ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ((i 2))))))
		(_process
			(line__22(_architecture 0 0 22 (_assignment (_simple)(_alias((Led)(newClock)))(_simpleassign BUF)(_target(1))(_sensitivity(4)))))
			(countClock(_architecture 1 0 23 (_process (_simple)(_target(3)(4))(_sensitivity(0)(4))(_read(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 514 )
	)
	(_model . Behavioral 2 -1
	)
)
I 000051 55 1447          1558217040689 nummin_arc
(_unit VHDL (nummin 0 6 (nummin_arc 0 14 ))
	(_version v98)
	(_time 1558217040690 2019.05.19 01:04:00)
	(_source (\./src/nummin.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code b8eaefedb5efb8aeeebea1e2bcbeedbfbdbeecbeec)
	(_entity
		(_time 1558129173624)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{5~downto~0}~12 0 10 (_entity (_out ))))
		(_port (_internal tc ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_type (_internal ~INTEGER~range~0~to~60~13 0 17 (_scalar (_to (i 0)(i 60)))))
		(_variable (_internal m ~INTEGER~range~0~to~60~13 0 17 (_process 0 ((i 0)))))
		(_process
			(counter(_architecture 0 0 16 (_process (_simple)(_target(2)(3))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . nummin_arc 1 -1
	)
)
I 000051 55 1361          1558217040752 numora_arh
(_unit VHDL (numora 0 6 (numora_arh 0 13 ))
	(_version v98)
	(_time 1558217040753 2019.05.19 01:04:00)
	(_source (\./src/numora.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code f7a5a0a6f5a0f7e1a0a2e5ada7f1a2f0f2f1a3f1a1)
	(_entity
		(_time 1558129173679)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10 (_entity (_out ))))
		(_type (_internal ~INTEGER~range~0~to~24~13 0 16 (_scalar (_to (i 0)(i 24)))))
		(_variable (_internal m ~INTEGER~range~0~to~24~13 0 16 (_process 0 ((i 0)))))
		(_process
			(counter(_architecture 0 0 15 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . numora_arh 1 -1
	)
)
I 000051 55 1162          1558217040830 numsec_arc
(_unit VHDL (numsec 0 6 (numsec_arc 0 13 ))
	(_version v98)
	(_time 1558217040831 2019.05.19 01:04:00)
	(_source (\./src/numsec.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 45171346451245524716501f174310424043114246)
	(_entity
		(_time 1558129173739)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal tc ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_type (_internal ~INTEGER~range~0~to~60~13 0 16 (_scalar (_to (i 0)(i 60)))))
		(_variable (_internal m ~INTEGER~range~0~to~60~13 0 16 (_process 0 ((i 0)))))
		(_process
			(counter(_architecture 0 0 15 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . numsec_arc 1 -1
	)
)
I 000052 55 1365          1558217040892 numtemp_arh
(_unit VHDL (numtemp 0 6 (numtemp_arh 0 13 ))
	(_version v98)
	(_time 1558217040893 2019.05.19 01:04:00)
	(_source (\./src/numtemp.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 83d1d58c85d4839486d796d986848385d6848685d7)
	(_entity
		(_time 1558129173791)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10 (_entity (_out ))))
		(_type (_internal ~INTEGER~range~0~to~31~13 0 16 (_scalar (_to (i 0)(i 31)))))
		(_variable (_internal m ~INTEGER~range~0~to~31~13 0 16 (_process 0 ((i 0)))))
		(_process
			(counter(_architecture 0 0 15 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . numtemp_arh 1 -1
	)
)
I 000049 55 5230          1558217040954 aAfisare
(_unit VHDL (eafisare 0 5 (aafisare 0 19 ))
	(_version v98)
	(_time 1558217040955 2019.05.19 01:04:00)
	(_source (\./src/afisooor.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code c290c497c19590d4cdc1d19892c5c0c4c7c4c7c4c3)
	(_entity
		(_time 1558207591003)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal digit0 ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~122 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal digit1 ~STD_LOGIC_VECTOR{3~downto~0}~122 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~124 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal digit2 ~STD_LOGIC_VECTOR{3~downto~0}~124 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~126 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal digit3 ~STD_LOGIC_VECTOR{3~downto~0}~126 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~128 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal digit4 ~STD_LOGIC_VECTOR{3~downto~0}~128 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1210 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal digit5 ~STD_LOGIC_VECTOR{3~downto~0}~1210 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1212 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal digit6 ~STD_LOGIC_VECTOR{3~downto~0}~1212 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1214 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal digit7 ~STD_LOGIC_VECTOR{3~downto~0}~1214 0 13 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal cat ~STD_LOGIC_VECTOR{6~downto~0}~12 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal an ~STD_LOGIC_VECTOR{7~downto~0}~12 0 16 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal i0 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21 (_architecture (_uni (_string \"11111110"\)))))
		(_signal (_internal i1 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 22 (_architecture (_uni (_string \"11111101"\)))))
		(_signal (_internal i2 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 23 (_architecture (_uni (_string \"11111011"\)))))
		(_signal (_internal i3 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 24 (_architecture (_uni (_string \"11110111"\)))))
		(_signal (_internal i4 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25 (_architecture (_uni (_string \"11101111"\)))))
		(_signal (_internal i5 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 26 (_architecture (_uni (_string \"11011111"\)))))
		(_signal (_internal i6 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 27 (_architecture (_uni (_string \"10111111"\)))))
		(_signal (_internal i7 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28 (_architecture (_uni (_string \"01111111"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal count ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30 (_architecture (_uni (_string \"0000000000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal m1 ~STD_LOGIC_VECTOR{3~downto~0}~13 0 31 (_architecture (_uni ))))
		(_process
			(line__35(_architecture 0 0 35 (_process (_simple)(_target(19))(_sensitivity(8))(_read(19)))))
			(line__44(_architecture 1 0 44 (_process (_simple)(_target(20))(_sensitivity(0)(1)(2)(3)(4)(5)(6)(7)(19(d_15_13))))))
			(line__61(_architecture 2 0 61 (_process (_simple)(_target(10))(_sensitivity(11)(12)(13)(14)(15)(16)(17)(18)(19(d_15_13))))))
			(line__77(_architecture 3 0 77 (_process (_simple)(_target(9))(_sensitivity(20)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(50529027 )
		(33686019 131586 )
		(50529027 197122 )
		(33686274 131587 )
		(33751810 131586 )
		(50528770 197122 )
		(33751554 131842 )
		(33686018 131842 )
		(50529027 131586 )
		(33686018 131586 )
		(33751554 131586 )
		(50463234 131586 )
		(50463234 131843 )
		(33686019 131843 )
		(33686274 197122 )
		(50463235 131586 )
		(33686019 197122 )
	)
	(_model . aAfisare 4 -1
	)
)
I 000044 55 2145          1558217041024 syn
(_unit VHDL (raminfr 0 5 (syn 0 14 ))
	(_version v98)
	(_time 1558217041025 2019.05.19 01:04:01)
	(_source (\./src/memram.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 10431617114710061845554a471712171216111644)
	(_entity
		(_time 1558133064434)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in )(_event))))
		(_port (_internal we ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal a ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal di ~STD_LOGIC_VECTOR{9~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{9~downto~0}~122 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal ao ~STD_LOGIC_VECTOR{4~downto~0}~124 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ram_type 0 15 (_array ~STD_LOGIC_VECTOR{9~downto~0}~13 ((_downto (i 31)(i 0))))))
		(_signal (_internal RAM ram_type 0 17 (_architecture (_uni ))))
		(_process
			(line__19(_architecture 0 0 19 (_process (_target(4)(5)(6))(_sensitivity(0)(1)(2)(3)(6))(_dssslsensitivity 1)(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_split (6)
	)
	(_model . syn 1 -1
	)
)
I 000043 55 18159         1558217041089 ex
(_unit VHDL (termostat 0 4 (ex 0 12 ))
	(_version v98)
	(_time 1558217041090 2019.05.19 01:04:01)
	(_source (\./src/termostat.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 4e1d4e4c1e1818584b4808151c494a484f494a494a)
	(_entity
		(_time 1558217020598)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(ClockPrescaler
			(_object
				(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
				(_port (_internal Led ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_out ))))
			)
		)
		(numtemp
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{4~downto~0}~1318 0 65 (_entity (_out ))))
			)
		)
		(numora
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_in ))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 52 (_entity (_out ))))
			)
		)
		(mux_2to1_top
			(_object
				(_port (_internal SEL ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_in ))))
				(_port (_internal A ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 57 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{4~downto~0}~1314 0 58 (_entity (_in ))))
				(_port (_internal X ~STD_LOGIC_VECTOR{4~downto~0}~1316 0 59 (_entity (_out ))))
			)
		)
		(raminfr
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal we ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal a ~STD_LOGIC_VECTOR{4~downto~0}~13 0 17 (_entity (_in ))))
				(_port (_internal di ~STD_LOGIC_VECTOR{9~downto~0}~13 0 18 (_entity (_in ))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{9~downto~0}~132 0 19 (_entity (_out ))))
				(_port (_internal ao ~STD_LOGIC_VECTOR{4~downto~0}~134 0 20 (_entity (_out ))))
			)
		)
		(compare
			(_object
				(_port (_internal num1 ~STD_LOGIC_VECTOR{4~downto~0}~136 0 29 (_entity (_in ))))
				(_port (_internal num2 ~STD_LOGIC_VECTOR{4~downto~0}~138 0 30 (_entity (_in ))))
				(_port (_internal less ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
				(_port (_internal equal ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
				(_port (_internal greater ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
			)
		)
		(nummin
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{5~downto~0}~13 0 39 (_entity (_out ))))
				(_port (_internal tc ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_out ))))
			)
		)
		(numsec
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_in ))))
				(_port (_internal tc ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_out ))))
			)
		)
		(Display
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ))))
				(_port (_internal BinInput ~STD_LOGIC_VECTOR{6~downto~0}~13 0 70 (_entity (_in ))))
				(_port (_internal unitmin ~STD_LOGIC_VECTOR{3~downto~0}~13 0 71 (_entity (_out ))))
				(_port (_internal tenmin ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 72 (_entity (_out ))))
			)
		)
		(eAfisare
			(_object
				(_port (_internal digit0 ~STD_LOGIC_VECTOR{3~downto~0}~1322 0 77 (_entity (_in ))))
				(_port (_internal digit1 ~STD_LOGIC_VECTOR{3~downto~0}~1324 0 78 (_entity (_in ))))
				(_port (_internal digit2 ~STD_LOGIC_VECTOR{3~downto~0}~1326 0 79 (_entity (_in ))))
				(_port (_internal digit3 ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 80 (_entity (_in ))))
				(_port (_internal digit4 ~STD_LOGIC_VECTOR{3~downto~0}~1330 0 81 (_entity (_in ))))
				(_port (_internal digit5 ~STD_LOGIC_VECTOR{3~downto~0}~1332 0 82 (_entity (_in ))))
				(_port (_internal digit6 ~STD_LOGIC_VECTOR{3~downto~0}~1334 0 83 (_entity (_in ))))
				(_port (_internal digit7 ~STD_LOGIC_VECTOR{3~downto~0}~1336 0 84 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 85 (_entity (_in ))))
				(_port (_internal cat ~STD_LOGIC_VECTOR{6~downto~0}~1338 0 86 (_entity (_out ))))
				(_port (_internal an ~STD_LOGIC_VECTOR{7~downto~0}~13 0 87 (_entity (_out ))))
			)
		)
	)
	(_instantiation DIV1 0 103 (_component ClockPrescaler )
		(_port
			((clock)(clk100))
			((Led)(out1))
		)
		(_use (_entity . ClockPrescaler)
		)
	)
	(_instantiation TEMPMIN1 0 104 (_component numtemp )
		(_port
			((clk)(TEMPMIN))
			((reset)(reset2))
			((dout)(tempbutonmin))
		)
		(_use (_entity . numtemp)
		)
	)
	(_instantiation TEMPMAX1 0 105 (_component numtemp )
		(_port
			((clk)(TEMPMAX))
			((reset)(reset2))
			((dout)(tempbutonmax))
		)
		(_use (_entity . numtemp)
		)
	)
	(_instantiation ORA1 0 106 (_component numora )
		(_port
			((clk)(ORA))
			((reset)(reset2))
			((dout)(orabuton))
		)
		(_use (_entity . numora)
		)
	)
	(_instantiation MUX 0 107 (_component mux_2to1_top )
		(_port
			((SEL)(SET))
			((A)(oraaf))
			((B)(orabuton))
			((X)(mux_out))
		)
		(_use (_entity . mux_2to1_top)
		)
	)
	(_instantiation MEMRAM1 0 130 (_component raminfr )
		(_port
			((clk)(clk100))
			((we)(SET))
			((a)(adresa))
			((di)(datain))
			((dout)(memout))
			((ao)(adresa_out))
		)
		(_use (_entity . raminfr)
		)
	)
	(_instantiation CMP1 0 131 (_component compare )
		(_port
			((num1)(memout(d_9_5)))
			((num2)(tempsensor))
			((less)(cmp1out))
			((equal)(cmp1out0))
			((greater)(cmp1out00))
		)
		(_use (_entity . compare)
		)
	)
	(_instantiation CMP2 0 132 (_component compare )
		(_port
			((num1)(intcomp1))
			((num2)(intcomp2))
			((less)(cmp2out))
			((equal)(cmp2out0))
			((greater)(cmp2out00))
		)
		(_use (_entity . compare)
		)
	)
	(_instantiation CMP3 0 133 (_component compare )
		(_port
			((num1)(memout(d_4_0)))
			((num2)(tempsensor))
			((less)(cmp3out))
			((equal)(cmp3out0))
			((greater)(cmp3out00))
		)
		(_use (_entity . compare)
		)
	)
	(_instantiation ORA2 0 134 (_component numora )
		(_port
			((clk)(tc2))
			((reset)(reset1))
			((dout)(oraaf))
		)
		(_use (_entity . numora)
		)
	)
	(_instantiation MIN 0 135 (_component nummin )
		(_port
			((clk)(tc1))
			((reset)(reset1))
			((dout)(minaf))
			((tc)(tc2))
		)
		(_use (_entity . nummin)
		)
	)
	(_instantiation SEC 0 136 (_component numsec )
		(_port
			((clk)(out1))
			((reset)(reset1))
			((tc)(tc1))
		)
		(_use (_entity . numsec)
		)
	)
	(_instantiation preluaremin 0 156 (_component Display )
		(_port
			((CLK)(clk100))
			((BinInput)(minaf1))
			((unitmin)(afminunit))
			((tenmin)(afminten))
		)
		(_use (_entity . Display)
		)
	)
	(_instantiation preluareora 0 157 (_component Display )
		(_port
			((CLK)(clk100))
			((BinInput)(oraaf1))
			((unitmin)(aforaunit))
			((tenmin)(aforaten))
		)
		(_use (_entity . Display)
		)
	)
	(_instantiation preluaretemp 0 158 (_component Display )
		(_port
			((CLK)(clk100))
			((BinInput)(tempsensor1))
			((unitmin)(tempsensorunit))
			((tenmin)(tempsensorten))
		)
		(_use (_entity . Display)
		)
	)
	(_instantiation Display1 0 159 (_component eAfisare )
		(_port
			((digit0)(_string \"0000"\))
			((digit1)(_string \"0000"\))
			((digit2)(tempsensorunit))
			((digit3)(tempsensorten))
			((digit4)(afminunit))
			((digit5)(afminten))
			((digit6)(aforaunit))
			((digit7)(aforaten))
			((clk)(clk100))
			((cat)(catod))
			((an)(anod))
		)
		(_use (_entity . eAfisare)
			(_port
				((digit0)(digit0))
				((digit1)(digit1))
				((digit2)(digit2))
				((digit3)(digit3))
				((digit4)(digit4))
				((digit5)(digit5))
				((digit6)(digit6))
				((digit7)(digit7))
				((clk)(clk))
				((cat)(cat))
				((an)(an))
			)
		)
	)
	(_object
		(_port (_internal SET ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal TEMPMIN ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal TEMPMAX ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal ORA ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal clk100 ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal reset11 ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal tempsensor ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6 (_entity (_in ))))
		(_port (_internal heater ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal anod ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal catod ~STD_LOGIC_VECTOR{6~downto~0}~12 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~132 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~134 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~136 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~138 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~1314 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~1316 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~1318 0 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 70 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 71 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 72 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1322 0 77 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1324 0 78 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1326 0 79 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 80 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1330 0 81 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1332 0 82 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1334 0 83 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1336 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1338 0 86 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 87 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal out0 ~extieee.std_logic_1164.STD_LOGIC 0 90 (_architecture (_uni ))))
		(_signal (_internal out1 ~extieee.std_logic_1164.STD_LOGIC 0 90 (_architecture (_uni ))))
		(_signal (_internal tc1 ~extieee.std_logic_1164.STD_LOGIC 0 90 (_architecture (_uni ))))
		(_signal (_internal tc2 ~extieee.std_logic_1164.STD_LOGIC 0 90 (_architecture (_uni ))))
		(_signal (_internal reset1 ~extieee.std_logic_1164.STD_LOGIC 0 90 (_architecture (_uni ))))
		(_signal (_internal reset2 ~extieee.std_logic_1164.STD_LOGIC 0 90 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~1340 0 91 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal memout ~STD_LOGIC_VECTOR{9~downto~0}~1340 0 91 (_architecture (_uni ))))
		(_signal (_internal datain ~STD_LOGIC_VECTOR{9~downto~0}~1340 0 91 (_architecture (_uni ))))
		(_signal (_internal cmp1out ~extieee.std_logic_1164.STD_LOGIC 0 92 (_architecture (_uni ))))
		(_signal (_internal cmp1out0 ~extieee.std_logic_1164.STD_LOGIC 0 92 (_architecture (_uni ))))
		(_signal (_internal cmp1out00 ~extieee.std_logic_1164.STD_LOGIC 0 92 (_architecture (_uni ))))
		(_signal (_internal cmp2out ~extieee.std_logic_1164.STD_LOGIC 0 92 (_architecture (_uni ))))
		(_signal (_internal cmp2out0 ~extieee.std_logic_1164.STD_LOGIC 0 92 (_architecture (_uni ))))
		(_signal (_internal cmp2out00 ~extieee.std_logic_1164.STD_LOGIC 0 92 (_architecture (_uni ))))
		(_signal (_internal cmp3out ~extieee.std_logic_1164.STD_LOGIC 0 92 (_architecture (_uni ))))
		(_signal (_internal cmp3out0 ~extieee.std_logic_1164.STD_LOGIC 0 92 (_architecture (_uni ))))
		(_signal (_internal cmp3out00 ~extieee.std_logic_1164.STD_LOGIC 0 92 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~1342 0 93 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal intcomp1 ~STD_LOGIC_VECTOR{4~downto~0}~1342 0 93 (_architecture (_uni ))))
		(_signal (_internal intcomp2 ~STD_LOGIC_VECTOR{4~downto~0}~1342 0 93 (_architecture (_uni ))))
		(_signal (_internal tempbutonmin ~STD_LOGIC_VECTOR{4~downto~0}~1342 0 93 (_architecture (_uni ))))
		(_signal (_internal tempbutonmax ~STD_LOGIC_VECTOR{4~downto~0}~1342 0 93 (_architecture (_uni ))))
		(_signal (_internal orabuton ~STD_LOGIC_VECTOR{4~downto~0}~1342 0 93 (_architecture (_uni ))))
		(_signal (_internal oraaf ~STD_LOGIC_VECTOR{4~downto~0}~1342 0 93 (_architecture (_uni ))))
		(_signal (_internal adresa ~STD_LOGIC_VECTOR{4~downto~0}~1342 0 93 (_architecture (_uni ))))
		(_signal (_internal adresa_out ~STD_LOGIC_VECTOR{4~downto~0}~1342 0 93 (_architecture (_uni ))))
		(_signal (_internal mux_out ~STD_LOGIC_VECTOR{4~downto~0}~1342 0 93 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1344 0 94 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal minaf ~STD_LOGIC_VECTOR{5~downto~0}~1344 0 94 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1346 0 95 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal oraaf1 ~STD_LOGIC_VECTOR{6~downto~0}~1346 0 95 (_architecture (_uni ))))
		(_signal (_internal minaf1 ~STD_LOGIC_VECTOR{6~downto~0}~1346 0 95 (_architecture (_uni ))))
		(_signal (_internal tempsensor1 ~STD_LOGIC_VECTOR{6~downto~0}~1346 0 95 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1348 0 96 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal afminunit ~STD_LOGIC_VECTOR{3~downto~0}~1348 0 96 (_architecture (_uni ))))
		(_signal (_internal afminten ~STD_LOGIC_VECTOR{3~downto~0}~1348 0 96 (_architecture (_uni ))))
		(_signal (_internal aforaunit ~STD_LOGIC_VECTOR{3~downto~0}~1348 0 96 (_architecture (_uni ))))
		(_signal (_internal aforaten ~STD_LOGIC_VECTOR{3~downto~0}~1348 0 96 (_architecture (_uni ))))
		(_signal (_internal tempsensorunit ~STD_LOGIC_VECTOR{3~downto~0}~1348 0 96 (_architecture (_uni ))))
		(_signal (_internal tempsensorten ~STD_LOGIC_VECTOR{3~downto~0}~1348 0 96 (_architecture (_uni ))))
		(_process
			(line__100(_architecture 0 0 100 (_assignment (_simple)(_alias((reset1)(reset)))(_simpleassign BUF)(_target(15))(_sensitivity(5)))))
			(line__101(_architecture 1 0 101 (_assignment (_simple)(_alias((reset2)(reset11)))(_simpleassign BUF)(_target(16))(_sensitivity(6)))))
			(line__109(_architecture 2 0 109 (_process (_target(18(d_9_5)))(_sensitivity(4)(30))(_dssslsensitivity 1)(_read(0)))))
			(line__116(_architecture 3 0 116 (_process (_simple)(_target(18(d_4_0)))(_sensitivity(4))(_read(18(d_9_5))(31)(0)))))
			(line__123(_architecture 4 0 123 (_process (_simple)(_target(28)(29)(34))(_sensitivity(4))(_read(32)(33)(35)))))
			(line__138(_architecture 5 0 138 (_process (_simple)(_target(38)(39)(40))(_sensitivity(4))(_read(33)(37)(7)))))
			(line__145(_architecture 6 0 145 (_process (_simple)(_target(8))(_sensitivity(4))(_read(21)(23)(26)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 2 )
		(514 )
		(2 )
	)
	(_model . ex 7 -1
	)
)
I 000047 55 4909          1558217041154 MS_arh
(_unit VHDL (ms 0 6 (ms_arh 0 9 ))
	(_version v98)
	(_time 1558217041155 2019.05.19 01:04:01)
	(_source (\./src/modul sim.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_code 8cdedc83dcdb8c9b8c83c8d7de8ad88b8f8ad88b8f)
	(_entity
		(_time 1558179106704)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	)
	(_component
		(termostat
			(_object
				(_port (_internal SET ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
				(_port (_internal PROG ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
				(_port (_internal TEMPMIN ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
				(_port (_internal TEMPMAX ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
				(_port (_internal ORA ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
				(_port (_internal clk100 ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
				(_port (_internal reset11 ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
				(_port (_internal tempsensor ~STD_LOGIC_VECTOR{4~downto~0}~13 0 13 (_entity (_in ))))
				(_port (_internal heater ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
				(_port (_internal anod ~STD_LOGIC_VECTOR{7~downto~0}~13 0 15 (_entity (_out ))))
				(_port (_internal catod ~STD_LOGIC_VECTOR{6~downto~0}~13 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation UST 0 27 (_component termostat )
		(_port
			((SET)(A))
			((PROG)(B))
			((TEMPMIN)(C))
			((TEMPMAX)(D))
			((ORA)(E))
			((clk100)(F))
			((reset)(G))
			((reset11)(J))
			((tempsensor)(H))
			((heater)(I))
		)
		(_use (_implicit)
			(_port
				((SET)(SET))
				((PROG)(PROG))
				((TEMPMIN)(TEMPMIN))
				((TEMPMAX)(TEMPMAX))
				((ORA)(ORA))
				((clk100)(clk100))
				((reset)(reset))
				((reset11)(reset11))
				((tempsensor)(tempsensor))
				((heater)(heater))
				((anod)(anod))
				((catod)(catod))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal E ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal F ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal J ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~132 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal H ~STD_LOGIC_VECTOR{4~downto~0}~132 0 20 (_architecture (_uni ))))
		(_signal (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ((i 2))))))
		(_constant (_internal clk_period ~extSTD.STANDARD.TIME 0 23 (_architecture ((ns 4607182418800017408)))))
		(_process
			(line__29(_architecture 0 0 29 (_assignment (_simple)(_target(0)))))
			(line__30(_architecture 1 0 30 (_assignment (_simple)(_target(1)))))
			(line__31(_architecture 2 0 31 (_assignment (_simple)(_target(2)))))
			(line__32(_architecture 3 0 32 (_assignment (_simple)(_target(3)))))
			(line__33(_architecture 4 0 33 (_assignment (_simple)(_target(4)))))
			(line__34(_architecture 5 0 34 (_assignment (_simple)(_target(6)))))
			(line__35(_architecture 6 0 35 (_assignment (_simple)(_target(8)))))
			(clk_process(_architecture 7 0 37 (_process (_wait_for)(_target(5)))))
			(line__45(_architecture 8 0 45 (_process (_simple)(_target(8))(_sensitivity(9))(_read(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 3 )
	)
	(_model . MS_arh 9 -1
	)
)
I 000051 55 1358          1558217041218 Behavioral
(_unit VHDL (mux_2to1_top 0 4 (behavioral 0 11 ))
	(_version v98)
	(_time 1558217041219 2019.05.19 01:04:01)
	(_source (\./src/mux21.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code cb999b9f9c9d97de9d9cd9909ecd9dc8cace9dcccf)
	(_entity
		(_time 1558216867777)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal SEL ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~122 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{4~downto~0}~122 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~124 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal X ~STD_LOGIC_VECTOR{4~downto~0}~124 0 8 (_entity (_out ))))
		(_process
			(line__13(_architecture 0 0 13 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Behavioral 1 -1
	)
)
I 000043 55 1058          1558217112384 si
(_unit VHDL (poarta_si 0 6 (si 0 11 ))
	(_version v98)
	(_time 1558217112385 2019.05.19 01:05:12)
	(_source (\./src/andgate.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_code ca989b9fcd9d9fddc899de909acf9ccdc9ccc3cdca)
	(_entity
		(_time 1558129173099)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_process
			(line__13(_architecture 0 0 13 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . si 1 -1
	)
)
I 000042 55 2070          1558217112501 A
(_unit VHDL (binarytobcd 0 6 (a 0 12 ))
	(_version v98)
	(_time 1558217112502 2019.05.19 01:05:12)
	(_source (\./src/BinaryToBcd.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_code 47141745491046514447551c1f4043411141454144)
	(_entity
		(_time 1558129173244)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal Input ~STD_LOGIC_VECTOR{6~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_port (_internal Output ~STD_LOGIC_VECTOR{11~downto~0}~12 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~132 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_process
			(line__39(_architecture 0 0 39 (_assignment (_simple)(_target(2))(_sensitivity(1)))))
		)
		(_subprogram
			(_internal BinToBCD 1 0 14 (_architecture (_function (_uto))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(33686018 33686018 33686018 )
		(33686274 )
		(50528770 )
	)
	(_model . A 2 -1
	)
)
I 000051 55 1330          1558217112601 Behavioral
(_unit VHDL (compare 0 4 (behavioral 0 12 ))
	(_version v98)
	(_time 1558217112602 2019.05.19 01:05:12)
	(_source (\./src/comparator.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code a5f6f4f2f6f2a5b2a4f7b4fef6a3a0a3a6a3f3a3f1)
	(_entity
		(_time 1558129173349)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal num1 ~STD_LOGIC_VECTOR{4~downto~0}~12 0 5 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal num2 ~STD_LOGIC_VECTOR{4~downto~0}~122 0 6 (_entity (_in ))))
		(_port (_internal less ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal equal ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_port (_internal greater ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_process
			(line__14(_architecture 0 0 14 (_process (_simple)(_target(2)(3)(4))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Behavioral 1 -1
	)
)
I 000053 55 2819          1558217112652 Arch_Display
(_unit VHDL (display 0 6 (arch_display 0 13 ))
	(_version v98)
	(_time 1558217112653 2019.05.19 01:05:12)
	(_source (\./src/Display.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_code d4878286d98283c3d584978e84d3ddd2d0d2ddd3d7)
	(_entity
		(_time 1558129173459)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	)
	(_component
		(BinaryToBCD
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal Input ~STD_LOGIC_VECTOR{6~downto~0}~13 0 17 (_entity (_in ))))
				(_port (_internal Output ~STD_LOGIC_VECTOR{11~downto~0}~13 0 18 (_entity (_out ))))
			)
		)
	)
	(_instantiation OP2 0 25 (_component BinaryToBCD )
		(_port
			((CLK)(clk))
			((Input)(BinInput))
			((Output)(BCDInput))
		)
		(_use (_entity . BinaryToBCD)
		)
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal BinInput ~STD_LOGIC_VECTOR{6~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal unitmin ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal tenmin ~STD_LOGIC_VECTOR{3~downto~0}~122 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~132 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_signal (_internal BCDInput ~STD_LOGIC_VECTOR{11~downto~0}~132 0 21 (_architecture (_uni ))))
		(_process
			(line__27(_architecture 0 0 27 (_assignment (_simple)(_alias((unitmin)(BCDInput(d_3_0))))(_target(2))(_sensitivity(4(d_3_0))))))
			(line__28(_architecture 1 0 28 (_assignment (_simple)(_alias((tenmin)(BCDInput(d_7_4))))(_target(3))(_sensitivity(4(d_7_4))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . Arch_Display 2 -1
	)
)
I 000051 55 1692          1558217112704 Behavioral
(_unit VHDL (clockprescaler 0 5 (behavioral 0 10 ))
	(_version v98)
	(_time 1558217112705 2019.05.19 01:05:12)
	(_source (\./src/div.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 124142154345100413155049431510141715111411)
	(_entity
		(_time 1558129173514)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in )(_event))))
		(_port (_internal Led ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{25~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 25)(i 0))))))
		(_signal (_internal prescaler ~STD_LOGIC_VECTOR{25~downto~0}~13 0 12 (_architecture (_uni (_string \"10111110101111000010000000"\)))))
		(_signal (_internal prescaler_counter ~STD_LOGIC_VECTOR{25~downto~0}~13 0 17 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal newClock ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ((i 2))))))
		(_process
			(line__22(_architecture 0 0 22 (_assignment (_simple)(_alias((Led)(newClock)))(_simpleassign BUF)(_target(1))(_sensitivity(4)))))
			(countClock(_architecture 1 0 23 (_process (_simple)(_target(3)(4))(_sensitivity(0)(4))(_read(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 514 )
	)
	(_model . Behavioral 2 -1
	)
)
I 000051 55 1447          1558217112755 nummin_arc
(_unit VHDL (nummin 0 6 (nummin_arc 0 14 ))
	(_version v98)
	(_time 1558217112756 2019.05.19 01:05:12)
	(_source (\./src/nummin.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 41124742451641571747581b454714464447154715)
	(_entity
		(_time 1558129173624)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{5~downto~0}~12 0 10 (_entity (_out ))))
		(_port (_internal tc ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_type (_internal ~INTEGER~range~0~to~60~13 0 17 (_scalar (_to (i 0)(i 60)))))
		(_variable (_internal m ~INTEGER~range~0~to~60~13 0 17 (_process 0 ((i 0)))))
		(_process
			(counter(_architecture 0 0 16 (_process (_simple)(_target(2)(3))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . nummin_arc 1 -1
	)
)
I 000051 55 1361          1558217112810 numora_arh
(_unit VHDL (numora 0 6 (numora_arh 0 13 ))
	(_version v98)
	(_time 1558217112811 2019.05.19 01:05:12)
	(_source (\./src/numora.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 70237670752770662725622a207625777576247626)
	(_entity
		(_time 1558129173679)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10 (_entity (_out ))))
		(_type (_internal ~INTEGER~range~0~to~24~13 0 16 (_scalar (_to (i 0)(i 24)))))
		(_variable (_internal m ~INTEGER~range~0~to~24~13 0 16 (_process 0 ((i 0)))))
		(_process
			(counter(_architecture 0 0 15 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . numora_arh 1 -1
	)
)
I 000051 55 1162          1558217112860 numsec_arc
(_unit VHDL (numsec 0 6 (numsec_arc 0 13 ))
	(_version v98)
	(_time 1558217112861 2019.05.19 01:05:12)
	(_source (\./src/numsec.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code aefda8f8fef9aeb9acfdbbf4fca8fba9aba8faa9ad)
	(_entity
		(_time 1558129173739)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal tc ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_type (_internal ~INTEGER~range~0~to~60~13 0 16 (_scalar (_to (i 0)(i 60)))))
		(_variable (_internal m ~INTEGER~range~0~to~60~13 0 16 (_process 0 ((i 0)))))
		(_process
			(counter(_architecture 0 0 15 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . numsec_arc 1 -1
	)
)
I 000052 55 1365          1558217112911 numtemp_arh
(_unit VHDL (numtemp 0 6 (numtemp_arh 0 13 ))
	(_version v98)
	(_time 1558217112912 2019.05.19 01:05:12)
	(_source (\./src/numtemp.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code dd8edb8e8c8addcad889c887d8dadddb88dad8db89)
	(_entity
		(_time 1558129173791)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10 (_entity (_out ))))
		(_type (_internal ~INTEGER~range~0~to~31~13 0 16 (_scalar (_to (i 0)(i 31)))))
		(_variable (_internal m ~INTEGER~range~0~to~31~13 0 16 (_process 0 ((i 0)))))
		(_process
			(counter(_architecture 0 0 15 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . numtemp_arh 1 -1
	)
)
I 000049 55 5230          1558217112962 aAfisare
(_unit VHDL (eafisare 0 5 (aafisare 0 19 ))
	(_version v98)
	(_time 1558217112963 2019.05.19 01:05:12)
	(_source (\./src/afisooor.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 0c5f5d0a5e5b5e1a030f1f565c0b0e0a090a090a0d)
	(_entity
		(_time 1558207591003)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal digit0 ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~122 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal digit1 ~STD_LOGIC_VECTOR{3~downto~0}~122 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~124 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal digit2 ~STD_LOGIC_VECTOR{3~downto~0}~124 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~126 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal digit3 ~STD_LOGIC_VECTOR{3~downto~0}~126 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~128 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal digit4 ~STD_LOGIC_VECTOR{3~downto~0}~128 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1210 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal digit5 ~STD_LOGIC_VECTOR{3~downto~0}~1210 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1212 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal digit6 ~STD_LOGIC_VECTOR{3~downto~0}~1212 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1214 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal digit7 ~STD_LOGIC_VECTOR{3~downto~0}~1214 0 13 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal cat ~STD_LOGIC_VECTOR{6~downto~0}~12 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal an ~STD_LOGIC_VECTOR{7~downto~0}~12 0 16 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal i0 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21 (_architecture (_uni (_string \"11111110"\)))))
		(_signal (_internal i1 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 22 (_architecture (_uni (_string \"11111101"\)))))
		(_signal (_internal i2 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 23 (_architecture (_uni (_string \"11111011"\)))))
		(_signal (_internal i3 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 24 (_architecture (_uni (_string \"11110111"\)))))
		(_signal (_internal i4 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25 (_architecture (_uni (_string \"11101111"\)))))
		(_signal (_internal i5 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 26 (_architecture (_uni (_string \"11011111"\)))))
		(_signal (_internal i6 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 27 (_architecture (_uni (_string \"10111111"\)))))
		(_signal (_internal i7 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28 (_architecture (_uni (_string \"01111111"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal count ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30 (_architecture (_uni (_string \"0000000000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal m1 ~STD_LOGIC_VECTOR{3~downto~0}~13 0 31 (_architecture (_uni ))))
		(_process
			(line__35(_architecture 0 0 35 (_process (_simple)(_target(19))(_sensitivity(8))(_read(19)))))
			(line__44(_architecture 1 0 44 (_process (_simple)(_target(20))(_sensitivity(0)(1)(2)(3)(4)(5)(6)(7)(19(d_15_13))))))
			(line__61(_architecture 2 0 61 (_process (_simple)(_target(10))(_sensitivity(11)(12)(13)(14)(15)(16)(17)(18)(19(d_15_13))))))
			(line__77(_architecture 3 0 77 (_process (_simple)(_target(9))(_sensitivity(20)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(50529027 )
		(33686019 131586 )
		(50529027 197122 )
		(33686274 131587 )
		(33751810 131586 )
		(50528770 197122 )
		(33751554 131842 )
		(33686018 131842 )
		(50529027 131586 )
		(33686018 131586 )
		(33751554 131586 )
		(50463234 131586 )
		(50463234 131843 )
		(33686019 131843 )
		(33686274 197122 )
		(50463235 131586 )
		(33686019 197122 )
	)
	(_model . aAfisare 4 -1
	)
)
I 000044 55 2145          1558217113017 syn
(_unit VHDL (raminfr 0 5 (syn 0 14 ))
	(_version v98)
	(_time 1558217113018 2019.05.19 01:05:13)
	(_source (\./src/memram.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 4a181c481a1d4a5c421f0f101d4d484d484c4b4c1e)
	(_entity
		(_time 1558133064434)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in )(_event))))
		(_port (_internal we ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal a ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal di ~STD_LOGIC_VECTOR{9~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{9~downto~0}~122 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal ao ~STD_LOGIC_VECTOR{4~downto~0}~124 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ram_type 0 15 (_array ~STD_LOGIC_VECTOR{9~downto~0}~13 ((_downto (i 31)(i 0))))))
		(_signal (_internal RAM ram_type 0 17 (_architecture (_uni ))))
		(_process
			(line__19(_architecture 0 0 19 (_process (_target(4)(5)(6))(_sensitivity(0)(1)(2)(3)(6))(_dssslsensitivity 1)(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_split (6)
	)
	(_model . syn 1 -1
	)
)
I 000043 55 18152         1558217113072 ex
(_unit VHDL (termostat 0 4 (ex 0 12 ))
	(_version v98)
	(_time 1558217113073 2019.05.19 01:05:13)
	(_source (\./src/termostat.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 792b2978752f2f6f7c7e3f222b7e7d7f787e7d7e7d)
	(_entity
		(_time 1558217020598)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(ClockPrescaler
			(_object
				(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
				(_port (_internal Led ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_out ))))
			)
		)
		(numtemp
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{4~downto~0}~1318 0 65 (_entity (_out ))))
			)
		)
		(numora
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_in ))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 52 (_entity (_out ))))
			)
		)
		(mux_2to1_top
			(_object
				(_port (_internal SEL ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_in ))))
				(_port (_internal A ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 57 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{4~downto~0}~1314 0 58 (_entity (_in ))))
				(_port (_internal X ~STD_LOGIC_VECTOR{4~downto~0}~1316 0 59 (_entity (_out ))))
			)
		)
		(raminfr
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal we ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal a ~STD_LOGIC_VECTOR{4~downto~0}~13 0 17 (_entity (_in ))))
				(_port (_internal di ~STD_LOGIC_VECTOR{9~downto~0}~13 0 18 (_entity (_in ))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{9~downto~0}~132 0 19 (_entity (_out ))))
				(_port (_internal ao ~STD_LOGIC_VECTOR{4~downto~0}~134 0 20 (_entity (_out ))))
			)
		)
		(compare
			(_object
				(_port (_internal num1 ~STD_LOGIC_VECTOR{4~downto~0}~136 0 29 (_entity (_in ))))
				(_port (_internal num2 ~STD_LOGIC_VECTOR{4~downto~0}~138 0 30 (_entity (_in ))))
				(_port (_internal less ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
				(_port (_internal equal ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
				(_port (_internal greater ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
			)
		)
		(nummin
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{5~downto~0}~13 0 39 (_entity (_out ))))
				(_port (_internal tc ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_out ))))
			)
		)
		(numsec
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_in ))))
				(_port (_internal tc ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_out ))))
			)
		)
		(Display
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ))))
				(_port (_internal BinInput ~STD_LOGIC_VECTOR{6~downto~0}~13 0 70 (_entity (_in ))))
				(_port (_internal unitmin ~STD_LOGIC_VECTOR{3~downto~0}~13 0 71 (_entity (_out ))))
				(_port (_internal tenmin ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 72 (_entity (_out ))))
			)
		)
		(eAfisare
			(_object
				(_port (_internal digit0 ~STD_LOGIC_VECTOR{3~downto~0}~1322 0 77 (_entity (_in ))))
				(_port (_internal digit1 ~STD_LOGIC_VECTOR{3~downto~0}~1324 0 78 (_entity (_in ))))
				(_port (_internal digit2 ~STD_LOGIC_VECTOR{3~downto~0}~1326 0 79 (_entity (_in ))))
				(_port (_internal digit3 ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 80 (_entity (_in ))))
				(_port (_internal digit4 ~STD_LOGIC_VECTOR{3~downto~0}~1330 0 81 (_entity (_in ))))
				(_port (_internal digit5 ~STD_LOGIC_VECTOR{3~downto~0}~1332 0 82 (_entity (_in ))))
				(_port (_internal digit6 ~STD_LOGIC_VECTOR{3~downto~0}~1334 0 83 (_entity (_in ))))
				(_port (_internal digit7 ~STD_LOGIC_VECTOR{3~downto~0}~1336 0 84 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 85 (_entity (_in ))))
				(_port (_internal cat ~STD_LOGIC_VECTOR{6~downto~0}~1338 0 86 (_entity (_out ))))
				(_port (_internal an ~STD_LOGIC_VECTOR{7~downto~0}~13 0 87 (_entity (_out ))))
			)
		)
	)
	(_instantiation DIV1 0 103 (_component ClockPrescaler )
		(_port
			((clock)(clk100))
			((Led)(out1))
		)
		(_use (_entity . ClockPrescaler)
		)
	)
	(_instantiation TEMPMIN1 0 104 (_component numtemp )
		(_port
			((clk)(TEMPMIN))
			((reset)(reset2))
			((dout)(tempbutonmin))
		)
		(_use (_entity . numtemp)
		)
	)
	(_instantiation TEMPMAX1 0 105 (_component numtemp )
		(_port
			((clk)(TEMPMAX))
			((reset)(reset2))
			((dout)(tempbutonmax))
		)
		(_use (_entity . numtemp)
		)
	)
	(_instantiation ORA1 0 106 (_component numora )
		(_port
			((clk)(ORA))
			((reset)(reset2))
			((dout)(orabuton))
		)
		(_use (_entity . numora)
		)
	)
	(_instantiation MUX 0 107 (_component mux_2to1_top )
		(_port
			((SEL)(SET))
			((A)(oraaf))
			((B)(orabuton))
			((X)(mux_out))
		)
		(_use (_entity . mux_2to1_top)
		)
	)
	(_instantiation MEMRAM1 0 131 (_component raminfr )
		(_port
			((clk)(clk100))
			((we)(SET))
			((a)(mux_out))
			((di)(datain))
			((dout)(memout))
			((ao)(adresa_out))
		)
		(_use (_entity . raminfr)
		)
	)
	(_instantiation CMP1 0 132 (_component compare )
		(_port
			((num1)(memout(d_9_5)))
			((num2)(tempsensor))
			((less)(cmp1out))
			((equal)(cmp1out0))
			((greater)(cmp1out00))
		)
		(_use (_entity . compare)
		)
	)
	(_instantiation CMP2 0 133 (_component compare )
		(_port
			((num1)(intcomp1))
			((num2)(intcomp2))
			((less)(cmp2out))
			((equal)(cmp2out0))
			((greater)(cmp2out00))
		)
		(_use (_entity . compare)
		)
	)
	(_instantiation CMP3 0 134 (_component compare )
		(_port
			((num1)(memout(d_4_0)))
			((num2)(tempsensor))
			((less)(cmp3out))
			((equal)(cmp3out0))
			((greater)(cmp3out00))
		)
		(_use (_entity . compare)
		)
	)
	(_instantiation ORA2 0 135 (_component numora )
		(_port
			((clk)(tc2))
			((reset)(reset1))
			((dout)(oraaf))
		)
		(_use (_entity . numora)
		)
	)
	(_instantiation MIN 0 136 (_component nummin )
		(_port
			((clk)(tc1))
			((reset)(reset1))
			((dout)(minaf))
			((tc)(tc2))
		)
		(_use (_entity . nummin)
		)
	)
	(_instantiation SEC 0 137 (_component numsec )
		(_port
			((clk)(out1))
			((reset)(reset1))
			((tc)(tc1))
		)
		(_use (_entity . numsec)
		)
	)
	(_instantiation preluaremin 0 157 (_component Display )
		(_port
			((CLK)(clk100))
			((BinInput)(minaf1))
			((unitmin)(afminunit))
			((tenmin)(afminten))
		)
		(_use (_entity . Display)
		)
	)
	(_instantiation preluareora 0 158 (_component Display )
		(_port
			((CLK)(clk100))
			((BinInput)(oraaf1))
			((unitmin)(aforaunit))
			((tenmin)(aforaten))
		)
		(_use (_entity . Display)
		)
	)
	(_instantiation preluaretemp 0 159 (_component Display )
		(_port
			((CLK)(clk100))
			((BinInput)(tempsensor1))
			((unitmin)(tempsensorunit))
			((tenmin)(tempsensorten))
		)
		(_use (_entity . Display)
		)
	)
	(_instantiation Display1 0 160 (_component eAfisare )
		(_port
			((digit0)(_string \"0000"\))
			((digit1)(_string \"0000"\))
			((digit2)(tempsensorunit))
			((digit3)(tempsensorten))
			((digit4)(afminunit))
			((digit5)(afminten))
			((digit6)(aforaunit))
			((digit7)(aforaten))
			((clk)(clk100))
			((cat)(catod))
			((an)(anod))
		)
		(_use (_entity . eAfisare)
			(_port
				((digit0)(digit0))
				((digit1)(digit1))
				((digit2)(digit2))
				((digit3)(digit3))
				((digit4)(digit4))
				((digit5)(digit5))
				((digit6)(digit6))
				((digit7)(digit7))
				((clk)(clk))
				((cat)(cat))
				((an)(an))
			)
		)
	)
	(_object
		(_port (_internal SET ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal TEMPMIN ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal TEMPMAX ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal ORA ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal clk100 ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal reset11 ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal tempsensor ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6 (_entity (_in ))))
		(_port (_internal heater ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal anod ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal catod ~STD_LOGIC_VECTOR{6~downto~0}~12 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~132 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~134 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~136 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~138 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~1314 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~1316 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~1318 0 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 70 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 71 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 72 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1322 0 77 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1324 0 78 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1326 0 79 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 80 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1330 0 81 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1332 0 82 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1334 0 83 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1336 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1338 0 86 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 87 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal out0 ~extieee.std_logic_1164.STD_LOGIC 0 90 (_architecture (_uni ))))
		(_signal (_internal out1 ~extieee.std_logic_1164.STD_LOGIC 0 90 (_architecture (_uni ))))
		(_signal (_internal tc1 ~extieee.std_logic_1164.STD_LOGIC 0 90 (_architecture (_uni ))))
		(_signal (_internal tc2 ~extieee.std_logic_1164.STD_LOGIC 0 90 (_architecture (_uni ))))
		(_signal (_internal reset1 ~extieee.std_logic_1164.STD_LOGIC 0 90 (_architecture (_uni ))))
		(_signal (_internal reset2 ~extieee.std_logic_1164.STD_LOGIC 0 90 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~1340 0 91 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal memout ~STD_LOGIC_VECTOR{9~downto~0}~1340 0 91 (_architecture (_uni ))))
		(_signal (_internal datain ~STD_LOGIC_VECTOR{9~downto~0}~1340 0 91 (_architecture (_uni ))))
		(_signal (_internal cmp1out ~extieee.std_logic_1164.STD_LOGIC 0 92 (_architecture (_uni ))))
		(_signal (_internal cmp1out0 ~extieee.std_logic_1164.STD_LOGIC 0 92 (_architecture (_uni ))))
		(_signal (_internal cmp1out00 ~extieee.std_logic_1164.STD_LOGIC 0 92 (_architecture (_uni ))))
		(_signal (_internal cmp2out ~extieee.std_logic_1164.STD_LOGIC 0 92 (_architecture (_uni ))))
		(_signal (_internal cmp2out0 ~extieee.std_logic_1164.STD_LOGIC 0 92 (_architecture (_uni ))))
		(_signal (_internal cmp2out00 ~extieee.std_logic_1164.STD_LOGIC 0 92 (_architecture (_uni ))))
		(_signal (_internal cmp3out ~extieee.std_logic_1164.STD_LOGIC 0 92 (_architecture (_uni ))))
		(_signal (_internal cmp3out0 ~extieee.std_logic_1164.STD_LOGIC 0 92 (_architecture (_uni ))))
		(_signal (_internal cmp3out00 ~extieee.std_logic_1164.STD_LOGIC 0 92 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~1342 0 93 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal intcomp1 ~STD_LOGIC_VECTOR{4~downto~0}~1342 0 93 (_architecture (_uni ))))
		(_signal (_internal intcomp2 ~STD_LOGIC_VECTOR{4~downto~0}~1342 0 93 (_architecture (_uni ))))
		(_signal (_internal tempbutonmin ~STD_LOGIC_VECTOR{4~downto~0}~1342 0 93 (_architecture (_uni ))))
		(_signal (_internal tempbutonmax ~STD_LOGIC_VECTOR{4~downto~0}~1342 0 93 (_architecture (_uni ))))
		(_signal (_internal orabuton ~STD_LOGIC_VECTOR{4~downto~0}~1342 0 93 (_architecture (_uni ))))
		(_signal (_internal oraaf ~STD_LOGIC_VECTOR{4~downto~0}~1342 0 93 (_architecture (_uni ))))
		(_signal (_internal adresa ~STD_LOGIC_VECTOR{4~downto~0}~1342 0 93 (_architecture (_uni ))))
		(_signal (_internal adresa_out ~STD_LOGIC_VECTOR{4~downto~0}~1342 0 93 (_architecture (_uni ))))
		(_signal (_internal mux_out ~STD_LOGIC_VECTOR{4~downto~0}~1342 0 93 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1344 0 94 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal minaf ~STD_LOGIC_VECTOR{5~downto~0}~1344 0 94 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1346 0 95 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal oraaf1 ~STD_LOGIC_VECTOR{6~downto~0}~1346 0 95 (_architecture (_uni ))))
		(_signal (_internal minaf1 ~STD_LOGIC_VECTOR{6~downto~0}~1346 0 95 (_architecture (_uni ))))
		(_signal (_internal tempsensor1 ~STD_LOGIC_VECTOR{6~downto~0}~1346 0 95 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1348 0 96 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal afminunit ~STD_LOGIC_VECTOR{3~downto~0}~1348 0 96 (_architecture (_uni ))))
		(_signal (_internal afminten ~STD_LOGIC_VECTOR{3~downto~0}~1348 0 96 (_architecture (_uni ))))
		(_signal (_internal aforaunit ~STD_LOGIC_VECTOR{3~downto~0}~1348 0 96 (_architecture (_uni ))))
		(_signal (_internal aforaten ~STD_LOGIC_VECTOR{3~downto~0}~1348 0 96 (_architecture (_uni ))))
		(_signal (_internal tempsensorunit ~STD_LOGIC_VECTOR{3~downto~0}~1348 0 96 (_architecture (_uni ))))
		(_signal (_internal tempsensorten ~STD_LOGIC_VECTOR{3~downto~0}~1348 0 96 (_architecture (_uni ))))
		(_process
			(line__100(_architecture 0 0 100 (_assignment (_simple)(_alias((reset1)(reset)))(_simpleassign BUF)(_target(15))(_sensitivity(5)))))
			(line__101(_architecture 1 0 101 (_assignment (_simple)(_alias((reset2)(reset11)))(_simpleassign BUF)(_target(16))(_sensitivity(6)))))
			(line__109(_architecture 2 0 109 (_process (_target(18(d_9_5)))(_sensitivity(4)(30))(_dssslsensitivity 1)(_read(0)))))
			(line__116(_architecture 3 0 116 (_process (_simple)(_target(18(d_4_0)))(_sensitivity(4))(_read(18(d_9_5))(31)(0)))))
			(line__123(_architecture 4 0 123 (_process (_simple)(_target(28)(29))(_sensitivity(4))(_read(33)(35)))))
			(line__139(_architecture 5 0 139 (_process (_simple)(_target(38)(39)(40))(_sensitivity(4))(_read(33)(37)(7)))))
			(line__146(_architecture 6 0 146 (_process (_simple)(_target(8))(_sensitivity(4))(_read(21)(23)(26)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 2 )
		(514 )
		(2 )
	)
	(_model . ex 7 -1
	)
)
I 000047 55 4909          1558217113128 MS_arh
(_unit VHDL (ms 0 6 (ms_arh 0 9 ))
	(_version v98)
	(_time 1558217113129 2019.05.19 01:05:13)
	(_source (\./src/modul sim.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_code b7e4b7e2b3e0b7a0b7b8f3ece5b1e3b0b4b1e3b0b4)
	(_entity
		(_time 1558179106704)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	)
	(_component
		(termostat
			(_object
				(_port (_internal SET ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
				(_port (_internal PROG ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
				(_port (_internal TEMPMIN ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
				(_port (_internal TEMPMAX ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
				(_port (_internal ORA ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
				(_port (_internal clk100 ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
				(_port (_internal reset11 ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
				(_port (_internal tempsensor ~STD_LOGIC_VECTOR{4~downto~0}~13 0 13 (_entity (_in ))))
				(_port (_internal heater ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
				(_port (_internal anod ~STD_LOGIC_VECTOR{7~downto~0}~13 0 15 (_entity (_out ))))
				(_port (_internal catod ~STD_LOGIC_VECTOR{6~downto~0}~13 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation UST 0 27 (_component termostat )
		(_port
			((SET)(A))
			((PROG)(B))
			((TEMPMIN)(C))
			((TEMPMAX)(D))
			((ORA)(E))
			((clk100)(F))
			((reset)(G))
			((reset11)(J))
			((tempsensor)(H))
			((heater)(I))
		)
		(_use (_implicit)
			(_port
				((SET)(SET))
				((PROG)(PROG))
				((TEMPMIN)(TEMPMIN))
				((TEMPMAX)(TEMPMAX))
				((ORA)(ORA))
				((clk100)(clk100))
				((reset)(reset))
				((reset11)(reset11))
				((tempsensor)(tempsensor))
				((heater)(heater))
				((anod)(anod))
				((catod)(catod))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal E ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal F ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal J ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~132 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal H ~STD_LOGIC_VECTOR{4~downto~0}~132 0 20 (_architecture (_uni ))))
		(_signal (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ((i 2))))))
		(_constant (_internal clk_period ~extSTD.STANDARD.TIME 0 23 (_architecture ((ns 4607182418800017408)))))
		(_process
			(line__29(_architecture 0 0 29 (_assignment (_simple)(_target(0)))))
			(line__30(_architecture 1 0 30 (_assignment (_simple)(_target(1)))))
			(line__31(_architecture 2 0 31 (_assignment (_simple)(_target(2)))))
			(line__32(_architecture 3 0 32 (_assignment (_simple)(_target(3)))))
			(line__33(_architecture 4 0 33 (_assignment (_simple)(_target(4)))))
			(line__34(_architecture 5 0 34 (_assignment (_simple)(_target(6)))))
			(line__35(_architecture 6 0 35 (_assignment (_simple)(_target(8)))))
			(clk_process(_architecture 7 0 37 (_process (_wait_for)(_target(5)))))
			(line__45(_architecture 8 0 45 (_process (_simple)(_target(8))(_sensitivity(9))(_read(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 3 )
	)
	(_model . MS_arh 9 -1
	)
)
I 000051 55 1358          1558217113182 Behavioral
(_unit VHDL (mux_2to1_top 0 4 (behavioral 0 11 ))
	(_version v98)
	(_time 1558217113183 2019.05.19 01:05:13)
	(_source (\./src/mux21.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code e6b5e6b4e5b0baf3b0b1f4bdb3e0b0e5e7e3b0e1e2)
	(_entity
		(_time 1558216867777)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal SEL ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~122 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{4~downto~0}~122 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~124 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal X ~STD_LOGIC_VECTOR{4~downto~0}~124 0 8 (_entity (_out ))))
		(_process
			(line__13(_architecture 0 0 13 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Behavioral 1 -1
	)
)
I 000043 55 1058          1558217613034 si
(_unit VHDL (poarta_si 0 6 (si 0 11 ))
	(_version v98)
	(_time 1558217613035 2019.05.19 01:13:33)
	(_source (\./src/andgate.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_code 78772d79262f2d6f7a2b6c22287d2e7f7b7e717f78)
	(_entity
		(_time 1558129173099)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_process
			(line__13(_architecture 0 0 13 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . si 1 -1
	)
)
I 000042 55 2070          1558217613156 A
(_unit VHDL (binarytobcd 0 6 (a 0 12 ))
	(_version v98)
	(_time 1558217613157 2019.05.19 01:13:33)
	(_source (\./src/BinaryToBcd.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_code f5fba2a5f9a2f4e3f6f5e7aeadf2f1f3a3f3f7f3f6)
	(_entity
		(_time 1558129173244)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal Input ~STD_LOGIC_VECTOR{6~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_port (_internal Output ~STD_LOGIC_VECTOR{11~downto~0}~12 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~132 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_process
			(line__39(_architecture 0 0 39 (_assignment (_simple)(_target(2))(_sensitivity(1)))))
		)
		(_subprogram
			(_internal BinToBCD 1 0 14 (_architecture (_function (_uto))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(33686018 33686018 33686018 )
		(33686274 )
		(50528770 )
	)
	(_model . A 2 -1
	)
)
I 000051 55 1330          1558217613260 Behavioral
(_unit VHDL (compare 0 4 (behavioral 0 12 ))
	(_version v98)
	(_time 1558217613261 2019.05.19 01:13:33)
	(_source (\./src/comparator.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 535d06500604534452014208005556555055055507)
	(_entity
		(_time 1558129173349)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal num1 ~STD_LOGIC_VECTOR{4~downto~0}~12 0 5 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal num2 ~STD_LOGIC_VECTOR{4~downto~0}~122 0 6 (_entity (_in ))))
		(_port (_internal less ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal equal ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_port (_internal greater ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_process
			(line__14(_architecture 0 0 14 (_process (_simple)(_target(2)(3)(4))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Behavioral 1 -1
	)
)
I 000053 55 2819          1558217613314 Arch_Display
(_unit VHDL (display 0 6 (arch_display 0 13 ))
	(_version v98)
	(_time 1558217613315 2019.05.19 01:13:33)
	(_source (\./src/Display.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_code 919fc39e99c7c68690c1d2cbc19698979597989692)
	(_entity
		(_time 1558129173459)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	)
	(_component
		(BinaryToBCD
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal Input ~STD_LOGIC_VECTOR{6~downto~0}~13 0 17 (_entity (_in ))))
				(_port (_internal Output ~STD_LOGIC_VECTOR{11~downto~0}~13 0 18 (_entity (_out ))))
			)
		)
	)
	(_instantiation OP2 0 25 (_component BinaryToBCD )
		(_port
			((CLK)(clk))
			((Input)(BinInput))
			((Output)(BCDInput))
		)
		(_use (_entity . BinaryToBCD)
		)
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal BinInput ~STD_LOGIC_VECTOR{6~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal unitmin ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal tenmin ~STD_LOGIC_VECTOR{3~downto~0}~122 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~132 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_signal (_internal BCDInput ~STD_LOGIC_VECTOR{11~downto~0}~132 0 21 (_architecture (_uni ))))
		(_process
			(line__27(_architecture 0 0 27 (_assignment (_simple)(_alias((unitmin)(BCDInput(d_3_0))))(_target(2))(_sensitivity(4(d_3_0))))))
			(line__28(_architecture 1 0 28 (_assignment (_simple)(_alias((tenmin)(BCDInput(d_7_4))))(_target(3))(_sensitivity(4(d_7_4))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . Arch_Display 2 -1
	)
)
I 000051 55 1692          1558217613368 Behavioral
(_unit VHDL (clockprescaler 0 5 (behavioral 0 10 ))
	(_version v98)
	(_time 1558217613369 2019.05.19 01:13:33)
	(_source (\./src/div.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code c0ce95959397c2d6c1c7829b91c7c2c6c5c7c3c6c3)
	(_entity
		(_time 1558129173514)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in )(_event))))
		(_port (_internal Led ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{25~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 25)(i 0))))))
		(_signal (_internal prescaler ~STD_LOGIC_VECTOR{25~downto~0}~13 0 12 (_architecture (_uni (_string \"10111110101111000010000000"\)))))
		(_signal (_internal prescaler_counter ~STD_LOGIC_VECTOR{25~downto~0}~13 0 17 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal newClock ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ((i 2))))))
		(_process
			(line__22(_architecture 0 0 22 (_assignment (_simple)(_alias((Led)(newClock)))(_simpleassign BUF)(_target(1))(_sensitivity(4)))))
			(countClock(_architecture 1 0 23 (_process (_simple)(_target(3)(4))(_sensitivity(0)(4))(_read(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 514 )
	)
	(_model . Behavioral 2 -1
	)
)
I 000051 55 1447          1558217613422 nummin_arc
(_unit VHDL (nummin 0 6 (nummin_arc 0 14 ))
	(_version v98)
	(_time 1558217613423 2019.05.19 01:13:33)
	(_source (\./src/nummin.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code fef0fdafaea9fee8a8f8e7a4faf8abf9fbf8aaf8aa)
	(_entity
		(_time 1558129173624)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{5~downto~0}~12 0 10 (_entity (_out ))))
		(_port (_internal tc ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_type (_internal ~INTEGER~range~0~to~60~13 0 17 (_scalar (_to (i 0)(i 60)))))
		(_variable (_internal m ~INTEGER~range~0~to~60~13 0 17 (_process 0 ((i 0)))))
		(_process
			(counter(_architecture 0 0 16 (_process (_simple)(_target(2)(3))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . nummin_arc 1 -1
	)
)
I 000051 55 1361          1558217613476 numora_arh
(_unit VHDL (numora 0 6 (numora_arh 0 13 ))
	(_version v98)
	(_time 1558217613477 2019.05.19 01:13:33)
	(_source (\./src/numora.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 2d2278287c7a2d3b7a783f777d2b782a282b792b7b)
	(_entity
		(_time 1558129173679)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10 (_entity (_out ))))
		(_type (_internal ~INTEGER~range~0~to~24~13 0 16 (_scalar (_to (i 0)(i 24)))))
		(_variable (_internal m ~INTEGER~range~0~to~24~13 0 16 (_process 0 ((i 0)))))
		(_process
			(counter(_architecture 0 0 15 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . numora_arh 1 -1
	)
)
I 000051 55 1162          1558217613530 numsec_arc
(_unit VHDL (numsec 0 6 (numsec_arc 0 13 ))
	(_version v98)
	(_time 1558217613531 2019.05.19 01:13:33)
	(_source (\./src/numsec.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 6c63396d3a3b6c7b6e3f79363e6a396b696a386b6f)
	(_entity
		(_time 1558129173739)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal tc ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_type (_internal ~INTEGER~range~0~to~60~13 0 16 (_scalar (_to (i 0)(i 60)))))
		(_variable (_internal m ~INTEGER~range~0~to~60~13 0 16 (_process 0 ((i 0)))))
		(_process
			(counter(_architecture 0 0 15 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . numsec_arc 1 -1
	)
)
I 000052 55 1365          1558217613585 numtemp_arh
(_unit VHDL (numtemp 0 6 (numtemp_arh 0 13 ))
	(_version v98)
	(_time 1558217613586 2019.05.19 01:13:33)
	(_source (\./src/numtemp.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 9a95cf94cecd9a8d9fce8fc09f9d9a9ccf9d9f9cce)
	(_entity
		(_time 1558129173791)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10 (_entity (_out ))))
		(_type (_internal ~INTEGER~range~0~to~31~13 0 16 (_scalar (_to (i 0)(i 31)))))
		(_variable (_internal m ~INTEGER~range~0~to~31~13 0 16 (_process 0 ((i 0)))))
		(_process
			(counter(_architecture 0 0 15 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . numtemp_arh 1 -1
	)
)
I 000049 55 5230          1558217613636 aAfisare
(_unit VHDL (eafisare 0 5 (aafisare 0 19 ))
	(_version v98)
	(_time 1558217613637 2019.05.19 01:13:33)
	(_source (\./src/afisooor.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code c9c6cc9cc19e9bdfc6cada9399cecbcfcccfcccfc8)
	(_entity
		(_time 1558207591003)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal digit0 ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~122 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal digit1 ~STD_LOGIC_VECTOR{3~downto~0}~122 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~124 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal digit2 ~STD_LOGIC_VECTOR{3~downto~0}~124 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~126 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal digit3 ~STD_LOGIC_VECTOR{3~downto~0}~126 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~128 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal digit4 ~STD_LOGIC_VECTOR{3~downto~0}~128 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1210 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal digit5 ~STD_LOGIC_VECTOR{3~downto~0}~1210 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1212 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal digit6 ~STD_LOGIC_VECTOR{3~downto~0}~1212 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1214 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal digit7 ~STD_LOGIC_VECTOR{3~downto~0}~1214 0 13 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal cat ~STD_LOGIC_VECTOR{6~downto~0}~12 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal an ~STD_LOGIC_VECTOR{7~downto~0}~12 0 16 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal i0 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21 (_architecture (_uni (_string \"11111110"\)))))
		(_signal (_internal i1 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 22 (_architecture (_uni (_string \"11111101"\)))))
		(_signal (_internal i2 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 23 (_architecture (_uni (_string \"11111011"\)))))
		(_signal (_internal i3 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 24 (_architecture (_uni (_string \"11110111"\)))))
		(_signal (_internal i4 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25 (_architecture (_uni (_string \"11101111"\)))))
		(_signal (_internal i5 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 26 (_architecture (_uni (_string \"11011111"\)))))
		(_signal (_internal i6 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 27 (_architecture (_uni (_string \"10111111"\)))))
		(_signal (_internal i7 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28 (_architecture (_uni (_string \"01111111"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal count ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30 (_architecture (_uni (_string \"0000000000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal m1 ~STD_LOGIC_VECTOR{3~downto~0}~13 0 31 (_architecture (_uni ))))
		(_process
			(line__35(_architecture 0 0 35 (_process (_simple)(_target(19))(_sensitivity(8))(_read(19)))))
			(line__44(_architecture 1 0 44 (_process (_simple)(_target(20))(_sensitivity(0)(1)(2)(3)(4)(5)(6)(7)(19(d_15_13))))))
			(line__61(_architecture 2 0 61 (_process (_simple)(_target(10))(_sensitivity(11)(12)(13)(14)(15)(16)(17)(18)(19(d_15_13))))))
			(line__77(_architecture 3 0 77 (_process (_simple)(_target(9))(_sensitivity(20)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(50529027 )
		(33686019 131586 )
		(50529027 197122 )
		(33686274 131587 )
		(33751810 131586 )
		(50528770 197122 )
		(33751554 131842 )
		(33686018 131842 )
		(50529027 131586 )
		(33686018 131586 )
		(33751554 131586 )
		(50463234 131586 )
		(50463234 131843 )
		(33686019 131843 )
		(33686274 197122 )
		(50463235 131586 )
		(33686019 197122 )
	)
	(_model . aAfisare 4 -1
	)
)
I 000044 55 2145          1558217613692 syn
(_unit VHDL (raminfr 0 5 (syn 0 14 ))
	(_version v98)
	(_time 1558217613693 2019.05.19 01:13:33)
	(_source (\./src/memram.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 08060b0e015f081e005d4d525f0f0a0f0a0e090e5c)
	(_entity
		(_time 1558133064434)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in )(_event))))
		(_port (_internal we ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal a ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal di ~STD_LOGIC_VECTOR{9~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{9~downto~0}~122 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal ao ~STD_LOGIC_VECTOR{4~downto~0}~124 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ram_type 0 15 (_array ~STD_LOGIC_VECTOR{9~downto~0}~13 ((_downto (i 31)(i 0))))))
		(_signal (_internal RAM ram_type 0 17 (_architecture (_uni ))))
		(_process
			(line__19(_architecture 0 0 19 (_process (_target(4)(5)(6))(_sensitivity(0)(1)(2)(3)(6))(_dssslsensitivity 1)(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_split (6)
	)
	(_model . syn 1 -1
	)
)
I 000043 55 18152         1558217613748 ex
(_unit VHDL (termostat 0 4 (ex 0 12 ))
	(_version v98)
	(_time 1558217613749 2019.05.19 01:13:33)
	(_source (\./src/termostat.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 46484344451010504341001d144142404741424142)
	(_entity
		(_time 1558217020598)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(ClockPrescaler
			(_object
				(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
				(_port (_internal Led ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_out ))))
			)
		)
		(numtemp
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{4~downto~0}~1318 0 65 (_entity (_out ))))
			)
		)
		(numora
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_in ))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 52 (_entity (_out ))))
			)
		)
		(mux_2to1_top
			(_object
				(_port (_internal SEL ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_in ))))
				(_port (_internal A ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 57 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{4~downto~0}~1314 0 58 (_entity (_in ))))
				(_port (_internal X ~STD_LOGIC_VECTOR{4~downto~0}~1316 0 59 (_entity (_out ))))
			)
		)
		(raminfr
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal we ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal a ~STD_LOGIC_VECTOR{4~downto~0}~13 0 17 (_entity (_in ))))
				(_port (_internal di ~STD_LOGIC_VECTOR{9~downto~0}~13 0 18 (_entity (_in ))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{9~downto~0}~132 0 19 (_entity (_out ))))
				(_port (_internal ao ~STD_LOGIC_VECTOR{4~downto~0}~134 0 20 (_entity (_out ))))
			)
		)
		(compare
			(_object
				(_port (_internal num1 ~STD_LOGIC_VECTOR{4~downto~0}~136 0 29 (_entity (_in ))))
				(_port (_internal num2 ~STD_LOGIC_VECTOR{4~downto~0}~138 0 30 (_entity (_in ))))
				(_port (_internal less ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
				(_port (_internal equal ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
				(_port (_internal greater ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
			)
		)
		(nummin
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{5~downto~0}~13 0 39 (_entity (_out ))))
				(_port (_internal tc ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_out ))))
			)
		)
		(numsec
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_in ))))
				(_port (_internal tc ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_out ))))
			)
		)
		(Display
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ))))
				(_port (_internal BinInput ~STD_LOGIC_VECTOR{6~downto~0}~13 0 70 (_entity (_in ))))
				(_port (_internal unitmin ~STD_LOGIC_VECTOR{3~downto~0}~13 0 71 (_entity (_out ))))
				(_port (_internal tenmin ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 72 (_entity (_out ))))
			)
		)
		(eAfisare
			(_object
				(_port (_internal digit0 ~STD_LOGIC_VECTOR{3~downto~0}~1322 0 77 (_entity (_in ))))
				(_port (_internal digit1 ~STD_LOGIC_VECTOR{3~downto~0}~1324 0 78 (_entity (_in ))))
				(_port (_internal digit2 ~STD_LOGIC_VECTOR{3~downto~0}~1326 0 79 (_entity (_in ))))
				(_port (_internal digit3 ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 80 (_entity (_in ))))
				(_port (_internal digit4 ~STD_LOGIC_VECTOR{3~downto~0}~1330 0 81 (_entity (_in ))))
				(_port (_internal digit5 ~STD_LOGIC_VECTOR{3~downto~0}~1332 0 82 (_entity (_in ))))
				(_port (_internal digit6 ~STD_LOGIC_VECTOR{3~downto~0}~1334 0 83 (_entity (_in ))))
				(_port (_internal digit7 ~STD_LOGIC_VECTOR{3~downto~0}~1336 0 84 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 85 (_entity (_in ))))
				(_port (_internal cat ~STD_LOGIC_VECTOR{6~downto~0}~1338 0 86 (_entity (_out ))))
				(_port (_internal an ~STD_LOGIC_VECTOR{7~downto~0}~13 0 87 (_entity (_out ))))
			)
		)
	)
	(_instantiation DIV1 0 103 (_component ClockPrescaler )
		(_port
			((clock)(clk100))
			((Led)(out1))
		)
		(_use (_entity . ClockPrescaler)
		)
	)
	(_instantiation TEMPMIN1 0 104 (_component numtemp )
		(_port
			((clk)(TEMPMIN))
			((reset)(reset2))
			((dout)(tempbutonmin))
		)
		(_use (_entity . numtemp)
		)
	)
	(_instantiation TEMPMAX1 0 105 (_component numtemp )
		(_port
			((clk)(TEMPMAX))
			((reset)(reset2))
			((dout)(tempbutonmax))
		)
		(_use (_entity . numtemp)
		)
	)
	(_instantiation ORA1 0 106 (_component numora )
		(_port
			((clk)(ORA))
			((reset)(reset2))
			((dout)(orabuton))
		)
		(_use (_entity . numora)
		)
	)
	(_instantiation MUX 0 107 (_component mux_2to1_top )
		(_port
			((SEL)(SET))
			((A)(oraaf))
			((B)(orabuton))
			((X)(mux_out))
		)
		(_use (_entity . mux_2to1_top)
		)
	)
	(_instantiation MEMRAM1 0 131 (_component raminfr )
		(_port
			((clk)(clk100))
			((we)(SET))
			((a)(mux_out))
			((di)(datain))
			((dout)(memout))
			((ao)(adresa_out))
		)
		(_use (_entity . raminfr)
		)
	)
	(_instantiation CMP1 0 132 (_component compare )
		(_port
			((num1)(memout(d_9_5)))
			((num2)(tempsensor))
			((less)(cmp1out))
			((equal)(cmp1out0))
			((greater)(cmp1out00))
		)
		(_use (_entity . compare)
		)
	)
	(_instantiation CMP2 0 133 (_component compare )
		(_port
			((num1)(intcomp1))
			((num2)(intcomp2))
			((less)(cmp2out))
			((equal)(cmp2out0))
			((greater)(cmp2out00))
		)
		(_use (_entity . compare)
		)
	)
	(_instantiation CMP3 0 134 (_component compare )
		(_port
			((num1)(memout(d_4_0)))
			((num2)(tempsensor))
			((less)(cmp3out))
			((equal)(cmp3out0))
			((greater)(cmp3out00))
		)
		(_use (_entity . compare)
		)
	)
	(_instantiation ORA2 0 135 (_component numora )
		(_port
			((clk)(tc2))
			((reset)(reset1))
			((dout)(oraaf))
		)
		(_use (_entity . numora)
		)
	)
	(_instantiation MIN 0 136 (_component nummin )
		(_port
			((clk)(tc1))
			((reset)(reset1))
			((dout)(minaf))
			((tc)(tc2))
		)
		(_use (_entity . nummin)
		)
	)
	(_instantiation SEC 0 137 (_component numsec )
		(_port
			((clk)(out1))
			((reset)(reset1))
			((tc)(tc1))
		)
		(_use (_entity . numsec)
		)
	)
	(_instantiation preluaremin 0 157 (_component Display )
		(_port
			((CLK)(clk100))
			((BinInput)(minaf1))
			((unitmin)(afminunit))
			((tenmin)(afminten))
		)
		(_use (_entity . Display)
		)
	)
	(_instantiation preluareora 0 158 (_component Display )
		(_port
			((CLK)(clk100))
			((BinInput)(oraaf1))
			((unitmin)(aforaunit))
			((tenmin)(aforaten))
		)
		(_use (_entity . Display)
		)
	)
	(_instantiation preluaretemp 0 159 (_component Display )
		(_port
			((CLK)(clk100))
			((BinInput)(tempsensor1))
			((unitmin)(tempsensorunit))
			((tenmin)(tempsensorten))
		)
		(_use (_entity . Display)
		)
	)
	(_instantiation Display1 0 160 (_component eAfisare )
		(_port
			((digit0)(_string \"0000"\))
			((digit1)(_string \"0000"\))
			((digit2)(tempsensorunit))
			((digit3)(tempsensorten))
			((digit4)(afminunit))
			((digit5)(afminten))
			((digit6)(aforaunit))
			((digit7)(aforaten))
			((clk)(clk100))
			((cat)(catod))
			((an)(anod))
		)
		(_use (_entity . eAfisare)
			(_port
				((digit0)(digit0))
				((digit1)(digit1))
				((digit2)(digit2))
				((digit3)(digit3))
				((digit4)(digit4))
				((digit5)(digit5))
				((digit6)(digit6))
				((digit7)(digit7))
				((clk)(clk))
				((cat)(cat))
				((an)(an))
			)
		)
	)
	(_object
		(_port (_internal SET ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal TEMPMIN ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal TEMPMAX ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal ORA ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal clk100 ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal reset11 ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal tempsensor ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6 (_entity (_in ))))
		(_port (_internal heater ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal anod ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal catod ~STD_LOGIC_VECTOR{6~downto~0}~12 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~132 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~134 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~136 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~138 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~1314 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~1316 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~1318 0 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 70 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 71 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 72 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1322 0 77 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1324 0 78 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1326 0 79 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 80 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1330 0 81 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1332 0 82 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1334 0 83 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1336 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1338 0 86 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 87 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal out0 ~extieee.std_logic_1164.STD_LOGIC 0 90 (_architecture (_uni ))))
		(_signal (_internal out1 ~extieee.std_logic_1164.STD_LOGIC 0 90 (_architecture (_uni ))))
		(_signal (_internal tc1 ~extieee.std_logic_1164.STD_LOGIC 0 90 (_architecture (_uni ))))
		(_signal (_internal tc2 ~extieee.std_logic_1164.STD_LOGIC 0 90 (_architecture (_uni ))))
		(_signal (_internal reset1 ~extieee.std_logic_1164.STD_LOGIC 0 90 (_architecture (_uni ))))
		(_signal (_internal reset2 ~extieee.std_logic_1164.STD_LOGIC 0 90 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~1340 0 91 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal memout ~STD_LOGIC_VECTOR{9~downto~0}~1340 0 91 (_architecture (_uni ))))
		(_signal (_internal datain ~STD_LOGIC_VECTOR{9~downto~0}~1340 0 91 (_architecture (_uni ))))
		(_signal (_internal cmp1out ~extieee.std_logic_1164.STD_LOGIC 0 92 (_architecture (_uni ))))
		(_signal (_internal cmp1out0 ~extieee.std_logic_1164.STD_LOGIC 0 92 (_architecture (_uni ))))
		(_signal (_internal cmp1out00 ~extieee.std_logic_1164.STD_LOGIC 0 92 (_architecture (_uni ))))
		(_signal (_internal cmp2out ~extieee.std_logic_1164.STD_LOGIC 0 92 (_architecture (_uni ))))
		(_signal (_internal cmp2out0 ~extieee.std_logic_1164.STD_LOGIC 0 92 (_architecture (_uni ))))
		(_signal (_internal cmp2out00 ~extieee.std_logic_1164.STD_LOGIC 0 92 (_architecture (_uni ))))
		(_signal (_internal cmp3out ~extieee.std_logic_1164.STD_LOGIC 0 92 (_architecture (_uni ))))
		(_signal (_internal cmp3out0 ~extieee.std_logic_1164.STD_LOGIC 0 92 (_architecture (_uni ))))
		(_signal (_internal cmp3out00 ~extieee.std_logic_1164.STD_LOGIC 0 92 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~1342 0 93 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal intcomp1 ~STD_LOGIC_VECTOR{4~downto~0}~1342 0 93 (_architecture (_uni ))))
		(_signal (_internal intcomp2 ~STD_LOGIC_VECTOR{4~downto~0}~1342 0 93 (_architecture (_uni ))))
		(_signal (_internal tempbutonmin ~STD_LOGIC_VECTOR{4~downto~0}~1342 0 93 (_architecture (_uni ))))
		(_signal (_internal tempbutonmax ~STD_LOGIC_VECTOR{4~downto~0}~1342 0 93 (_architecture (_uni ))))
		(_signal (_internal orabuton ~STD_LOGIC_VECTOR{4~downto~0}~1342 0 93 (_architecture (_uni ))))
		(_signal (_internal oraaf ~STD_LOGIC_VECTOR{4~downto~0}~1342 0 93 (_architecture (_uni ))))
		(_signal (_internal adresa ~STD_LOGIC_VECTOR{4~downto~0}~1342 0 93 (_architecture (_uni ))))
		(_signal (_internal adresa_out ~STD_LOGIC_VECTOR{4~downto~0}~1342 0 93 (_architecture (_uni ))))
		(_signal (_internal mux_out ~STD_LOGIC_VECTOR{4~downto~0}~1342 0 93 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1344 0 94 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal minaf ~STD_LOGIC_VECTOR{5~downto~0}~1344 0 94 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1346 0 95 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal oraaf1 ~STD_LOGIC_VECTOR{6~downto~0}~1346 0 95 (_architecture (_uni ))))
		(_signal (_internal minaf1 ~STD_LOGIC_VECTOR{6~downto~0}~1346 0 95 (_architecture (_uni ))))
		(_signal (_internal tempsensor1 ~STD_LOGIC_VECTOR{6~downto~0}~1346 0 95 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1348 0 96 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal afminunit ~STD_LOGIC_VECTOR{3~downto~0}~1348 0 96 (_architecture (_uni ))))
		(_signal (_internal afminten ~STD_LOGIC_VECTOR{3~downto~0}~1348 0 96 (_architecture (_uni ))))
		(_signal (_internal aforaunit ~STD_LOGIC_VECTOR{3~downto~0}~1348 0 96 (_architecture (_uni ))))
		(_signal (_internal aforaten ~STD_LOGIC_VECTOR{3~downto~0}~1348 0 96 (_architecture (_uni ))))
		(_signal (_internal tempsensorunit ~STD_LOGIC_VECTOR{3~downto~0}~1348 0 96 (_architecture (_uni ))))
		(_signal (_internal tempsensorten ~STD_LOGIC_VECTOR{3~downto~0}~1348 0 96 (_architecture (_uni ))))
		(_process
			(line__100(_architecture 0 0 100 (_assignment (_simple)(_alias((reset1)(reset)))(_simpleassign BUF)(_target(15))(_sensitivity(5)))))
			(line__101(_architecture 1 0 101 (_assignment (_simple)(_alias((reset2)(reset11)))(_simpleassign BUF)(_target(16))(_sensitivity(6)))))
			(line__109(_architecture 2 0 109 (_process (_target(18(d_9_5)))(_sensitivity(4)(30))(_dssslsensitivity 1)(_read(0)))))
			(line__116(_architecture 3 0 116 (_process (_simple)(_target(18(d_4_0)))(_sensitivity(4))(_read(18(d_9_5))(31)(0)))))
			(line__123(_architecture 4 0 123 (_process (_simple)(_target(28)(29))(_sensitivity(4))(_read(33)(35)))))
			(line__139(_architecture 5 0 139 (_process (_simple)(_target(38)(39)(40))(_sensitivity(4))(_read(33)(37)(7)))))
			(line__146(_architecture 6 0 146 (_process (_simple)(_target(8))(_sensitivity(4))(_read(21)(23)(26)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 2 )
		(514 )
		(2 )
	)
	(_model . ex 7 -1
	)
)
I 000047 55 4909          1558217613802 MS_arh
(_unit VHDL (ms 0 6 (ms_arh 0 9 ))
	(_version v98)
	(_time 1558217613803 2019.05.19 01:13:33)
	(_source (\./src/modul sim.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_code 757a207573227562757a312e277321727673217276)
	(_entity
		(_time 1558179106704)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	)
	(_component
		(termostat
			(_object
				(_port (_internal SET ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
				(_port (_internal PROG ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
				(_port (_internal TEMPMIN ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
				(_port (_internal TEMPMAX ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
				(_port (_internal ORA ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
				(_port (_internal clk100 ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
				(_port (_internal reset11 ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
				(_port (_internal tempsensor ~STD_LOGIC_VECTOR{4~downto~0}~13 0 13 (_entity (_in ))))
				(_port (_internal heater ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
				(_port (_internal anod ~STD_LOGIC_VECTOR{7~downto~0}~13 0 15 (_entity (_out ))))
				(_port (_internal catod ~STD_LOGIC_VECTOR{6~downto~0}~13 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation UST 0 27 (_component termostat )
		(_port
			((SET)(A))
			((PROG)(B))
			((TEMPMIN)(C))
			((TEMPMAX)(D))
			((ORA)(E))
			((clk100)(F))
			((reset)(G))
			((reset11)(J))
			((tempsensor)(H))
			((heater)(I))
		)
		(_use (_implicit)
			(_port
				((SET)(SET))
				((PROG)(PROG))
				((TEMPMIN)(TEMPMIN))
				((TEMPMAX)(TEMPMAX))
				((ORA)(ORA))
				((clk100)(clk100))
				((reset)(reset))
				((reset11)(reset11))
				((tempsensor)(tempsensor))
				((heater)(heater))
				((anod)(anod))
				((catod)(catod))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal E ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal F ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal J ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~132 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal H ~STD_LOGIC_VECTOR{4~downto~0}~132 0 20 (_architecture (_uni ))))
		(_signal (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ((i 2))))))
		(_constant (_internal clk_period ~extSTD.STANDARD.TIME 0 23 (_architecture ((ns 4607182418800017408)))))
		(_process
			(line__29(_architecture 0 0 29 (_assignment (_simple)(_target(0)))))
			(line__30(_architecture 1 0 30 (_assignment (_simple)(_target(1)))))
			(line__31(_architecture 2 0 31 (_assignment (_simple)(_target(2)))))
			(line__32(_architecture 3 0 32 (_assignment (_simple)(_target(3)))))
			(line__33(_architecture 4 0 33 (_assignment (_simple)(_target(4)))))
			(line__34(_architecture 5 0 34 (_assignment (_simple)(_target(6)))))
			(line__35(_architecture 6 0 35 (_assignment (_simple)(_target(8)))))
			(clk_process(_architecture 7 0 37 (_process (_wait_for)(_target(5)))))
			(line__45(_architecture 8 0 45 (_process (_simple)(_target(8))(_sensitivity(9))(_read(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 3 )
	)
	(_model . MS_arh 9 -1
	)
)
I 000051 55 1358          1558217613859 Behavioral
(_unit VHDL (mux_2to1_top 0 4 (behavioral 0 11 ))
	(_version v98)
	(_time 1558217613860 2019.05.19 01:13:33)
	(_source (\./src/mux21.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code b3bce6e6b5e5efa6e5e4a1e8e6b5e5b0b2b6e5b4b7)
	(_entity
		(_time 1558216867777)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal SEL ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~122 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{4~downto~0}~122 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~124 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal X ~STD_LOGIC_VECTOR{4~downto~0}~124 0 8 (_entity (_out ))))
		(_process
			(line__13(_architecture 0 0 13 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Behavioral 1 -1
	)
)
I 000047 55 4707          1558217657652 MS_arh
(_unit VHDL (ms 0 6 (ms_arh 0 9 ))
	(_version v98)
	(_time 1558217657653 2019.05.19 01:14:17)
	(_source (\./src/modul sim.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_code c1c4c695c396c1d6c1ce859a93c795c6c2c795c6c2)
	(_entity
		(_time 1558179106704)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	)
	(_component
		(termostat
			(_object
				(_port (_internal SET ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
				(_port (_internal TEMPMIN ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
				(_port (_internal TEMPMAX ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
				(_port (_internal ORA ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
				(_port (_internal clk100 ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
				(_port (_internal reset11 ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
				(_port (_internal tempsensor ~STD_LOGIC_VECTOR{4~downto~0}~13 0 13 (_entity (_in ))))
				(_port (_internal heater ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
				(_port (_internal anod ~STD_LOGIC_VECTOR{7~downto~0}~13 0 15 (_entity (_out ))))
				(_port (_internal catod ~STD_LOGIC_VECTOR{6~downto~0}~13 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation UST 0 27 (_component termostat )
		(_port
			((SET)(A))
			((TEMPMIN)(B))
			((TEMPMAX)(C))
			((ORA)(D))
			((clk100)(E))
			((reset)(F))
			((reset11)(G))
			((tempsensor)(H))
			((heater)(I))
		)
		(_use (_entity . termostat)
			(_port
				((SET)(SET))
				((TEMPMIN)(TEMPMIN))
				((TEMPMAX)(TEMPMAX))
				((ORA)(ORA))
				((clk100)(clk100))
				((reset)(reset))
				((reset11)(reset11))
				((tempsensor)(tempsensor))
				((heater)(heater))
				((anod)(anod))
				((catod)(catod))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal E ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal F ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~132 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal H ~STD_LOGIC_VECTOR{4~downto~0}~132 0 20 (_architecture (_uni ))))
		(_signal (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ((i 2))))))
		(_constant (_internal clk_period ~extSTD.STANDARD.TIME 0 23 (_architecture ((ns 4607182418800017408)))))
		(_process
			(line__29(_architecture 0 0 29 (_assignment (_simple)(_target(0)))))
			(line__30(_architecture 1 0 30 (_assignment (_simple)(_target(1)))))
			(line__31(_architecture 2 0 31 (_assignment (_simple)(_target(2)))))
			(line__32(_architecture 3 0 32 (_assignment (_simple)(_target(3)))))
			(line__33(_architecture 4 0 33 (_assignment (_simple)(_target(4)))))
			(line__34(_architecture 5 0 34 (_assignment (_simple)(_target(6)))))
			(line__35(_architecture 6 0 35 (_assignment (_simple)(_target(7)))))
			(clk_process(_architecture 7 0 37 (_process (_wait_for)(_target(5)))))
			(line__45(_architecture 8 0 45 (_process (_simple)(_target(7))(_sensitivity(8))(_read(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 3 )
	)
	(_model . MS_arh 9 -1
	)
)
V 000043 55 1058          1558259906030 si
(_unit VHDL (poarta_si 0 6 (si 0 11 ))
	(_version v98)
	(_time 1558259906031 2019.05.19 12:58:26)
	(_source (\./src/andgate.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_code d88edc8a868f8dcfda8bcc8288dd8edfdbded1dfd8)
	(_entity
		(_time 1558129173099)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_process
			(line__13(_architecture 0 0 13 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . si 1 -1
	)
)
I 000042 55 2070          1558259906172 A
(_unit VHDL (binarytobcd 0 6 (a 0 12 ))
	(_version v98)
	(_time 1558259906173 2019.05.19 12:58:26)
	(_source (\./src/BinaryToBcd.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_code 64336364693365726764763f3c6360623262666267)
	(_entity
		(_time 1558129173244)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal Input ~STD_LOGIC_VECTOR{6~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_port (_internal Output ~STD_LOGIC_VECTOR{11~downto~0}~12 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~132 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_process
			(line__39(_architecture 0 0 39 (_assignment (_simple)(_target(2))(_sensitivity(1)))))
		)
		(_subprogram
			(_internal BinToBCD 1 0 14 (_architecture (_function (_uto))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(33686018 33686018 33686018 )
		(33686274 )
		(50528770 )
	)
	(_model . A 2 -1
	)
)
I 000051 55 1330          1558259906281 Behavioral
(_unit VHDL (compare 0 4 (behavioral 0 12 ))
	(_version v98)
	(_time 1558259906282 2019.05.19 12:58:26)
	(_source (\./src/comparator.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code d186d7838686d1c6d083c08a82d7d4d7d2d787d785)
	(_entity
		(_time 1558129173349)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal num1 ~STD_LOGIC_VECTOR{4~downto~0}~12 0 5 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal num2 ~STD_LOGIC_VECTOR{4~downto~0}~122 0 6 (_entity (_in ))))
		(_port (_internal less ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal equal ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_port (_internal greater ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_process
			(line__14(_architecture 0 0 14 (_process (_simple)(_target(2)(3)(4))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Behavioral 1 -1
	)
)
I 000053 55 2819          1558259906344 Arch_Display
(_unit VHDL (display 0 6 (arch_display 0 13 ))
	(_version v98)
	(_time 1558259906345 2019.05.19 12:58:26)
	(_source (\./src/Display.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_code 10471217194647071140534a401719161416191713)
	(_entity
		(_time 1558129173459)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	)
	(_component
		(BinaryToBCD
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal Input ~STD_LOGIC_VECTOR{6~downto~0}~13 0 17 (_entity (_in ))))
				(_port (_internal Output ~STD_LOGIC_VECTOR{11~downto~0}~13 0 18 (_entity (_out ))))
			)
		)
	)
	(_instantiation OP2 0 25 (_component BinaryToBCD )
		(_port
			((CLK)(clk))
			((Input)(BinInput))
			((Output)(BCDInput))
		)
		(_use (_entity . BinaryToBCD)
		)
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal BinInput ~STD_LOGIC_VECTOR{6~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal unitmin ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal tenmin ~STD_LOGIC_VECTOR{3~downto~0}~122 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~132 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_signal (_internal BCDInput ~STD_LOGIC_VECTOR{11~downto~0}~132 0 21 (_architecture (_uni ))))
		(_process
			(line__27(_architecture 0 0 27 (_assignment (_simple)(_alias((unitmin)(BCDInput(d_3_0))))(_target(2))(_sensitivity(4(d_3_0))))))
			(line__28(_architecture 1 0 28 (_assignment (_simple)(_alias((tenmin)(BCDInput(d_7_4))))(_target(3))(_sensitivity(4(d_7_4))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . Arch_Display 2 -1
	)
)
I 000051 55 1692          1558259906406 Behavioral
(_unit VHDL (clockprescaler 0 5 (behavioral 0 10 ))
	(_version v98)
	(_time 1558259906407 2019.05.19 12:58:26)
	(_source (\./src/div.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 4e194b4c48194c584f490c151f494c484b494d484d)
	(_entity
		(_time 1558129173514)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in )(_event))))
		(_port (_internal Led ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{25~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 25)(i 0))))))
		(_signal (_internal prescaler ~STD_LOGIC_VECTOR{25~downto~0}~13 0 12 (_architecture (_uni (_string \"10111110101111000010000000"\)))))
		(_signal (_internal prescaler_counter ~STD_LOGIC_VECTOR{25~downto~0}~13 0 17 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal newClock ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ((i 2))))))
		(_process
			(line__22(_architecture 0 0 22 (_assignment (_simple)(_alias((Led)(newClock)))(_simpleassign BUF)(_target(1))(_sensitivity(4)))))
			(countClock(_architecture 1 0 23 (_process (_simple)(_target(3)(4))(_sensitivity(0)(4))(_read(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 514 )
	)
	(_model . Behavioral 2 -1
	)
)
I 000051 55 1447          1558259906468 nummin_arc
(_unit VHDL (nummin 0 6 (nummin_arc 0 14 ))
	(_version v98)
	(_time 1558259906469 2019.05.19 12:58:26)
	(_source (\./src/nummin.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 8ddade82dcda8d9bdb8b94d7898bd88a888bd98bd9)
	(_entity
		(_time 1558129173624)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{5~downto~0}~12 0 10 (_entity (_out ))))
		(_port (_internal tc ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_type (_internal ~INTEGER~range~0~to~60~13 0 17 (_scalar (_to (i 0)(i 60)))))
		(_variable (_internal m ~INTEGER~range~0~to~60~13 0 17 (_process 0 ((i 0)))))
		(_process
			(counter(_architecture 0 0 16 (_process (_simple)(_target(2)(3))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . nummin_arc 1 -1
	)
)
I 000051 55 1361          1558259906531 numora_arh
(_unit VHDL (numora 0 6 (numora_arh 0 13 ))
	(_version v98)
	(_time 1558259906532 2019.05.19 12:58:26)
	(_source (\./src/numora.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code cb9c989f9c9ccbdd9c9ed9919bcd9ecccecd9fcd9d)
	(_entity
		(_time 1558129173679)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10 (_entity (_out ))))
		(_type (_internal ~INTEGER~range~0~to~24~13 0 16 (_scalar (_to (i 0)(i 24)))))
		(_variable (_internal m ~INTEGER~range~0~to~24~13 0 16 (_process 0 ((i 0)))))
		(_process
			(counter(_architecture 0 0 15 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . numora_arh 1 -1
	)
)
I 000051 55 1162          1558259906593 numsec_arc
(_unit VHDL (numsec 0 6 (numsec_arc 0 13 ))
	(_version v98)
	(_time 1558259906594 2019.05.19 12:58:26)
	(_source (\./src/numsec.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 095e5b0e055e091e0b5a1c535b0f5c0e0c0f5d0e0a)
	(_entity
		(_time 1558129173739)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal tc ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_type (_internal ~INTEGER~range~0~to~60~13 0 16 (_scalar (_to (i 0)(i 60)))))
		(_variable (_internal m ~INTEGER~range~0~to~60~13 0 16 (_process 0 ((i 0)))))
		(_process
			(counter(_architecture 0 0 15 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . numsec_arc 1 -1
	)
)
I 000052 55 1365          1558259906656 numtemp_arh
(_unit VHDL (numtemp 0 6 (numtemp_arh 0 13 ))
	(_version v98)
	(_time 1558259906657 2019.05.19 12:58:26)
	(_source (\./src/numtemp.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 481f1a4b451f485f4d1c5d124d4f484e1d4f4d4e1c)
	(_entity
		(_time 1558129173791)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10 (_entity (_out ))))
		(_type (_internal ~INTEGER~range~0~to~31~13 0 16 (_scalar (_to (i 0)(i 31)))))
		(_variable (_internal m ~INTEGER~range~0~to~31~13 0 16 (_process 0 ((i 0)))))
		(_process
			(counter(_architecture 0 0 15 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . numtemp_arh 1 -1
	)
)
I 000049 55 5230          1558259906718 aAfisare
(_unit VHDL (eafisare 0 5 (aafisare 0 19 ))
	(_version v98)
	(_time 1558259906719 2019.05.19 12:58:26)
	(_source (\./src/afisooor.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 86d1848881d1d490898595dcd68184808380838087)
	(_entity
		(_time 1558207591003)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal digit0 ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~122 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal digit1 ~STD_LOGIC_VECTOR{3~downto~0}~122 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~124 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal digit2 ~STD_LOGIC_VECTOR{3~downto~0}~124 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~126 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal digit3 ~STD_LOGIC_VECTOR{3~downto~0}~126 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~128 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal digit4 ~STD_LOGIC_VECTOR{3~downto~0}~128 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1210 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal digit5 ~STD_LOGIC_VECTOR{3~downto~0}~1210 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1212 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal digit6 ~STD_LOGIC_VECTOR{3~downto~0}~1212 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1214 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal digit7 ~STD_LOGIC_VECTOR{3~downto~0}~1214 0 13 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal cat ~STD_LOGIC_VECTOR{6~downto~0}~12 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal an ~STD_LOGIC_VECTOR{7~downto~0}~12 0 16 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal i0 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21 (_architecture (_uni (_string \"11111110"\)))))
		(_signal (_internal i1 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 22 (_architecture (_uni (_string \"11111101"\)))))
		(_signal (_internal i2 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 23 (_architecture (_uni (_string \"11111011"\)))))
		(_signal (_internal i3 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 24 (_architecture (_uni (_string \"11110111"\)))))
		(_signal (_internal i4 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25 (_architecture (_uni (_string \"11101111"\)))))
		(_signal (_internal i5 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 26 (_architecture (_uni (_string \"11011111"\)))))
		(_signal (_internal i6 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 27 (_architecture (_uni (_string \"10111111"\)))))
		(_signal (_internal i7 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28 (_architecture (_uni (_string \"01111111"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal count ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30 (_architecture (_uni (_string \"0000000000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal m1 ~STD_LOGIC_VECTOR{3~downto~0}~13 0 31 (_architecture (_uni ))))
		(_process
			(line__35(_architecture 0 0 35 (_process (_simple)(_target(19))(_sensitivity(8))(_read(19)))))
			(line__44(_architecture 1 0 44 (_process (_simple)(_target(20))(_sensitivity(0)(1)(2)(3)(4)(5)(6)(7)(19(d_15_13))))))
			(line__61(_architecture 2 0 61 (_process (_simple)(_target(10))(_sensitivity(11)(12)(13)(14)(15)(16)(17)(18)(19(d_15_13))))))
			(line__77(_architecture 3 0 77 (_process (_simple)(_target(9))(_sensitivity(20)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(50529027 )
		(33686019 131586 )
		(50529027 197122 )
		(33686274 131587 )
		(33751810 131586 )
		(50528770 197122 )
		(33751554 131842 )
		(33686018 131842 )
		(50529027 131586 )
		(33686018 131586 )
		(33751554 131586 )
		(50463234 131586 )
		(50463234 131843 )
		(33686019 131843 )
		(33686274 197122 )
		(50463235 131586 )
		(33686019 197122 )
	)
	(_model . aAfisare 4 -1
	)
)
I 000044 55 2145          1558259906780 syn
(_unit VHDL (raminfr 0 5 (syn 0 14 ))
	(_version v98)
	(_time 1558259906781 2019.05.19 12:58:26)
	(_source (\./src/memram.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code c593c090c192c5d3cd90809f92c2c7c2c7c3c4c391)
	(_entity
		(_time 1558133064434)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in )(_event))))
		(_port (_internal we ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal a ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal di ~STD_LOGIC_VECTOR{9~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{9~downto~0}~122 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal ao ~STD_LOGIC_VECTOR{4~downto~0}~124 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ram_type 0 15 (_array ~STD_LOGIC_VECTOR{9~downto~0}~13 ((_downto (i 31)(i 0))))))
		(_signal (_internal RAM ram_type 0 17 (_architecture (_uni ))))
		(_process
			(line__19(_architecture 0 0 19 (_process (_target(4)(5)(6))(_sensitivity(0)(1)(2)(3)(6))(_dssslsensitivity 1)(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_split (6)
	)
	(_model . syn 1 -1
	)
)
I 000047 55 4707          1558259906845 MS_arh
(_unit VHDL (ms 0 6 (ms_arh 0 9 ))
	(_version v98)
	(_time 1558259906846 2019.05.19 12:58:26)
	(_source (\./src/modul sim.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_code 03545f0403540314030c4758510557040005570400)
	(_entity
		(_time 1558179106704)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	)
	(_component
		(termostat
			(_object
				(_port (_internal SET ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
				(_port (_internal TEMPMIN ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
				(_port (_internal TEMPMAX ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
				(_port (_internal ORA ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
				(_port (_internal clk100 ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
				(_port (_internal reset11 ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
				(_port (_internal tempsensor ~STD_LOGIC_VECTOR{4~downto~0}~13 0 13 (_entity (_in ))))
				(_port (_internal heater ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
				(_port (_internal anod ~STD_LOGIC_VECTOR{7~downto~0}~13 0 15 (_entity (_out ))))
				(_port (_internal catod ~STD_LOGIC_VECTOR{6~downto~0}~13 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation UST 0 27 (_component termostat )
		(_port
			((SET)(A))
			((TEMPMIN)(B))
			((TEMPMAX)(C))
			((ORA)(D))
			((clk100)(E))
			((reset)(F))
			((reset11)(G))
			((tempsensor)(H))
			((heater)(I))
		)
		(_use (_entity . termostat)
			(_port
				((SET)(SET))
				((TEMPMIN)(TEMPMIN))
				((TEMPMAX)(TEMPMAX))
				((ORA)(ORA))
				((clk100)(clk100))
				((reset)(reset))
				((reset11)(reset11))
				((tempsensor)(tempsensor))
				((heater)(heater))
				((anod)(anod))
				((catod)(catod))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal E ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal F ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~132 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal H ~STD_LOGIC_VECTOR{4~downto~0}~132 0 20 (_architecture (_uni ))))
		(_signal (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ((i 2))))))
		(_constant (_internal clk_period ~extSTD.STANDARD.TIME 0 23 (_architecture ((ns 4607182418800017408)))))
		(_process
			(line__29(_architecture 0 0 29 (_assignment (_simple)(_target(0)))))
			(line__30(_architecture 1 0 30 (_assignment (_simple)(_target(1)))))
			(line__31(_architecture 2 0 31 (_assignment (_simple)(_target(2)))))
			(line__32(_architecture 3 0 32 (_assignment (_simple)(_target(3)))))
			(line__33(_architecture 4 0 33 (_assignment (_simple)(_target(4)))))
			(line__34(_architecture 5 0 34 (_assignment (_simple)(_target(6)))))
			(line__35(_architecture 6 0 35 (_assignment (_simple)(_target(7)))))
			(clk_process(_architecture 7 0 37 (_process (_wait_for)(_target(5)))))
			(line__45(_architecture 8 0 45 (_process (_simple)(_target(7))(_sensitivity(8))(_read(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 3 )
	)
	(_model . MS_arh 9 -1
	)
)
I 000051 55 1358          1558259906905 Behavioral
(_unit VHDL (mux_2to1_top 0 4 (behavioral 0 11 ))
	(_version v98)
	(_time 1558259906906 2019.05.19 12:58:26)
	(_source (\./src/mux21.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 41161d4245171d541716531a144717424044174645)
	(_entity
		(_time 1558216867777)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal SEL ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~122 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{4~downto~0}~122 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~124 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal X ~STD_LOGIC_VECTOR{4~downto~0}~124 0 8 (_entity (_out ))))
		(_process
			(line__13(_architecture 0 0 13 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Behavioral 1 -1
	)
)
I 000049 55 5230          1558259972379 aAfisare
(_unit VHDL (eafisare 0 5 (aafisare 0 19 ))
	(_version v98)
	(_time 1558259972380 2019.05.19 12:59:32)
	(_source (\./src/afisooor.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 03540e05015451150c001059530401050605060502)
	(_entity
		(_time 1558207591003)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal digit0 ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~122 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal digit1 ~STD_LOGIC_VECTOR{3~downto~0}~122 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~124 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal digit2 ~STD_LOGIC_VECTOR{3~downto~0}~124 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~126 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal digit3 ~STD_LOGIC_VECTOR{3~downto~0}~126 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~128 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal digit4 ~STD_LOGIC_VECTOR{3~downto~0}~128 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1210 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal digit5 ~STD_LOGIC_VECTOR{3~downto~0}~1210 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1212 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal digit6 ~STD_LOGIC_VECTOR{3~downto~0}~1212 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1214 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal digit7 ~STD_LOGIC_VECTOR{3~downto~0}~1214 0 13 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal cat ~STD_LOGIC_VECTOR{6~downto~0}~12 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal an ~STD_LOGIC_VECTOR{7~downto~0}~12 0 16 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal i0 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21 (_architecture (_uni (_string \"11111110"\)))))
		(_signal (_internal i1 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 22 (_architecture (_uni (_string \"11111101"\)))))
		(_signal (_internal i2 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 23 (_architecture (_uni (_string \"11111011"\)))))
		(_signal (_internal i3 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 24 (_architecture (_uni (_string \"11110111"\)))))
		(_signal (_internal i4 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25 (_architecture (_uni (_string \"11101111"\)))))
		(_signal (_internal i5 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 26 (_architecture (_uni (_string \"11011111"\)))))
		(_signal (_internal i6 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 27 (_architecture (_uni (_string \"10111111"\)))))
		(_signal (_internal i7 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28 (_architecture (_uni (_string \"01111111"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal count ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30 (_architecture (_uni (_string \"0000000000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal m1 ~STD_LOGIC_VECTOR{3~downto~0}~13 0 31 (_architecture (_uni ))))
		(_process
			(line__35(_architecture 0 0 35 (_process (_simple)(_target(19))(_sensitivity(8))(_read(19)))))
			(line__44(_architecture 1 0 44 (_process (_simple)(_target(20))(_sensitivity(19(d_15_13))(0)(1)(2)(3)(4)(5)(6)(7)))))
			(line__61(_architecture 2 0 61 (_process (_simple)(_target(10))(_sensitivity(11)(12)(13)(14)(15)(16)(17)(18)(19(d_15_13))))))
			(line__77(_architecture 3 0 77 (_process (_simple)(_target(9))(_sensitivity(20)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(50529027 )
		(33686019 131586 )
		(50529027 197122 )
		(33686274 131587 )
		(33751810 131586 )
		(50528770 197122 )
		(33751554 131842 )
		(33686018 131842 )
		(50529027 131586 )
		(33686018 131586 )
		(33751554 131586 )
		(50463234 131586 )
		(50463234 131843 )
		(33686019 131843 )
		(33686274 197122 )
		(50463235 131586 )
		(33686019 197122 )
	)
	(_model . aAfisare 4 -1
	)
)
I 000043 55 18152         1558259991660 ex
(_unit VHDL (termostat 0 4 (ex 0 12 ))
	(_version v98)
	(_time 1558259991661 2019.05.19 12:59:51)
	(_source (\./src/termostat.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 55045256550303435052130e075251535452515251)
	(_entity
		(_time 1558217020598)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(ClockPrescaler
			(_object
				(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
				(_port (_internal Led ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_out ))))
			)
		)
		(numtemp
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{4~downto~0}~1318 0 65 (_entity (_out ))))
			)
		)
		(numora
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_in ))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 52 (_entity (_out ))))
			)
		)
		(mux_2to1_top
			(_object
				(_port (_internal SEL ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_in ))))
				(_port (_internal A ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 57 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{4~downto~0}~1314 0 58 (_entity (_in ))))
				(_port (_internal X ~STD_LOGIC_VECTOR{4~downto~0}~1316 0 59 (_entity (_out ))))
			)
		)
		(raminfr
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal we ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal a ~STD_LOGIC_VECTOR{4~downto~0}~13 0 17 (_entity (_in ))))
				(_port (_internal di ~STD_LOGIC_VECTOR{9~downto~0}~13 0 18 (_entity (_in ))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{9~downto~0}~132 0 19 (_entity (_out ))))
				(_port (_internal ao ~STD_LOGIC_VECTOR{4~downto~0}~134 0 20 (_entity (_out ))))
			)
		)
		(compare
			(_object
				(_port (_internal num1 ~STD_LOGIC_VECTOR{4~downto~0}~136 0 29 (_entity (_in ))))
				(_port (_internal num2 ~STD_LOGIC_VECTOR{4~downto~0}~138 0 30 (_entity (_in ))))
				(_port (_internal less ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
				(_port (_internal equal ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
				(_port (_internal greater ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
			)
		)
		(nummin
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{5~downto~0}~13 0 39 (_entity (_out ))))
				(_port (_internal tc ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_out ))))
			)
		)
		(numsec
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_in ))))
				(_port (_internal tc ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_out ))))
			)
		)
		(Display
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ))))
				(_port (_internal BinInput ~STD_LOGIC_VECTOR{6~downto~0}~13 0 70 (_entity (_in ))))
				(_port (_internal unitmin ~STD_LOGIC_VECTOR{3~downto~0}~13 0 71 (_entity (_out ))))
				(_port (_internal tenmin ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 72 (_entity (_out ))))
			)
		)
		(eAfisare
			(_object
				(_port (_internal digit0 ~STD_LOGIC_VECTOR{3~downto~0}~1322 0 77 (_entity (_in ))))
				(_port (_internal digit1 ~STD_LOGIC_VECTOR{3~downto~0}~1324 0 78 (_entity (_in ))))
				(_port (_internal digit2 ~STD_LOGIC_VECTOR{3~downto~0}~1326 0 79 (_entity (_in ))))
				(_port (_internal digit3 ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 80 (_entity (_in ))))
				(_port (_internal digit4 ~STD_LOGIC_VECTOR{3~downto~0}~1330 0 81 (_entity (_in ))))
				(_port (_internal digit5 ~STD_LOGIC_VECTOR{3~downto~0}~1332 0 82 (_entity (_in ))))
				(_port (_internal digit6 ~STD_LOGIC_VECTOR{3~downto~0}~1334 0 83 (_entity (_in ))))
				(_port (_internal digit7 ~STD_LOGIC_VECTOR{3~downto~0}~1336 0 84 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 85 (_entity (_in ))))
				(_port (_internal cat ~STD_LOGIC_VECTOR{6~downto~0}~1338 0 86 (_entity (_out ))))
				(_port (_internal an ~STD_LOGIC_VECTOR{7~downto~0}~13 0 87 (_entity (_out ))))
			)
		)
	)
	(_instantiation DIV1 0 103 (_component ClockPrescaler )
		(_port
			((clock)(clk100))
			((Led)(out1))
		)
		(_use (_entity . ClockPrescaler)
		)
	)
	(_instantiation TEMPMIN1 0 104 (_component numtemp )
		(_port
			((clk)(TEMPMIN))
			((reset)(reset2))
			((dout)(tempbutonmin))
		)
		(_use (_entity . numtemp)
		)
	)
	(_instantiation TEMPMAX1 0 105 (_component numtemp )
		(_port
			((clk)(TEMPMAX))
			((reset)(reset2))
			((dout)(tempbutonmax))
		)
		(_use (_entity . numtemp)
		)
	)
	(_instantiation ORA1 0 106 (_component numora )
		(_port
			((clk)(ORA))
			((reset)(reset2))
			((dout)(orabuton))
		)
		(_use (_entity . numora)
		)
	)
	(_instantiation MUX 0 107 (_component mux_2to1_top )
		(_port
			((SEL)(SET))
			((A)(oraaf))
			((B)(orabuton))
			((X)(mux_out))
		)
		(_use (_entity . mux_2to1_top)
		)
	)
	(_instantiation MEMRAM1 0 131 (_component raminfr )
		(_port
			((clk)(clk100))
			((we)(SET))
			((a)(mux_out))
			((di)(datain))
			((dout)(memout))
			((ao)(adresa_out))
		)
		(_use (_entity . raminfr)
		)
	)
	(_instantiation CMP1 0 132 (_component compare )
		(_port
			((num1)(memout(d_9_5)))
			((num2)(tempsensor))
			((less)(cmp1out))
			((equal)(cmp1out0))
			((greater)(cmp1out00))
		)
		(_use (_entity . compare)
		)
	)
	(_instantiation CMP2 0 133 (_component compare )
		(_port
			((num1)(intcomp1))
			((num2)(intcomp2))
			((less)(cmp2out))
			((equal)(cmp2out0))
			((greater)(cmp2out00))
		)
		(_use (_entity . compare)
		)
	)
	(_instantiation CMP3 0 134 (_component compare )
		(_port
			((num1)(memout(d_4_0)))
			((num2)(tempsensor))
			((less)(cmp3out))
			((equal)(cmp3out0))
			((greater)(cmp3out00))
		)
		(_use (_entity . compare)
		)
	)
	(_instantiation ORA2 0 135 (_component numora )
		(_port
			((clk)(tc2))
			((reset)(reset1))
			((dout)(oraaf))
		)
		(_use (_entity . numora)
		)
	)
	(_instantiation MIN 0 136 (_component nummin )
		(_port
			((clk)(tc1))
			((reset)(reset1))
			((dout)(minaf))
			((tc)(tc2))
		)
		(_use (_entity . nummin)
		)
	)
	(_instantiation SEC 0 137 (_component numsec )
		(_port
			((clk)(out1))
			((reset)(reset1))
			((tc)(tc1))
		)
		(_use (_entity . numsec)
		)
	)
	(_instantiation preluaremin 0 157 (_component Display )
		(_port
			((CLK)(clk100))
			((BinInput)(minaf1))
			((unitmin)(afminunit))
			((tenmin)(afminten))
		)
		(_use (_entity . Display)
		)
	)
	(_instantiation preluareora 0 158 (_component Display )
		(_port
			((CLK)(clk100))
			((BinInput)(oraaf1))
			((unitmin)(aforaunit))
			((tenmin)(aforaten))
		)
		(_use (_entity . Display)
		)
	)
	(_instantiation preluaretemp 0 159 (_component Display )
		(_port
			((CLK)(clk100))
			((BinInput)(tempsensor1))
			((unitmin)(tempsensorunit))
			((tenmin)(tempsensorten))
		)
		(_use (_entity . Display)
		)
	)
	(_instantiation Display1 0 160 (_component eAfisare )
		(_port
			((digit0)(_string \"0000"\))
			((digit1)(_string \"0000"\))
			((digit2)(tempsensorunit))
			((digit3)(tempsensorten))
			((digit4)(afminunit))
			((digit5)(afminten))
			((digit6)(aforaunit))
			((digit7)(aforaten))
			((clk)(clk100))
			((cat)(catod))
			((an)(anod))
		)
		(_use (_entity . eAfisare)
			(_port
				((digit0)(digit0))
				((digit1)(digit1))
				((digit2)(digit2))
				((digit3)(digit3))
				((digit4)(digit4))
				((digit5)(digit5))
				((digit6)(digit6))
				((digit7)(digit7))
				((clk)(clk))
				((cat)(cat))
				((an)(an))
			)
		)
	)
	(_object
		(_port (_internal SET ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal TEMPMIN ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal TEMPMAX ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal ORA ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal clk100 ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal reset11 ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal tempsensor ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6 (_entity (_in ))))
		(_port (_internal heater ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal anod ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal catod ~STD_LOGIC_VECTOR{6~downto~0}~12 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~132 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~134 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~136 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~138 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~1314 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~1316 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~1318 0 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 70 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 71 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 72 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1322 0 77 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1324 0 78 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1326 0 79 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 80 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1330 0 81 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1332 0 82 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1334 0 83 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1336 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1338 0 86 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 87 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal out0 ~extieee.std_logic_1164.STD_LOGIC 0 90 (_architecture (_uni ))))
		(_signal (_internal out1 ~extieee.std_logic_1164.STD_LOGIC 0 90 (_architecture (_uni ))))
		(_signal (_internal tc1 ~extieee.std_logic_1164.STD_LOGIC 0 90 (_architecture (_uni ))))
		(_signal (_internal tc2 ~extieee.std_logic_1164.STD_LOGIC 0 90 (_architecture (_uni ))))
		(_signal (_internal reset1 ~extieee.std_logic_1164.STD_LOGIC 0 90 (_architecture (_uni ))))
		(_signal (_internal reset2 ~extieee.std_logic_1164.STD_LOGIC 0 90 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~1340 0 91 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal memout ~STD_LOGIC_VECTOR{9~downto~0}~1340 0 91 (_architecture (_uni ))))
		(_signal (_internal datain ~STD_LOGIC_VECTOR{9~downto~0}~1340 0 91 (_architecture (_uni ))))
		(_signal (_internal cmp1out ~extieee.std_logic_1164.STD_LOGIC 0 92 (_architecture (_uni ))))
		(_signal (_internal cmp1out0 ~extieee.std_logic_1164.STD_LOGIC 0 92 (_architecture (_uni ))))
		(_signal (_internal cmp1out00 ~extieee.std_logic_1164.STD_LOGIC 0 92 (_architecture (_uni ))))
		(_signal (_internal cmp2out ~extieee.std_logic_1164.STD_LOGIC 0 92 (_architecture (_uni ))))
		(_signal (_internal cmp2out0 ~extieee.std_logic_1164.STD_LOGIC 0 92 (_architecture (_uni ))))
		(_signal (_internal cmp2out00 ~extieee.std_logic_1164.STD_LOGIC 0 92 (_architecture (_uni ))))
		(_signal (_internal cmp3out ~extieee.std_logic_1164.STD_LOGIC 0 92 (_architecture (_uni ))))
		(_signal (_internal cmp3out0 ~extieee.std_logic_1164.STD_LOGIC 0 92 (_architecture (_uni ))))
		(_signal (_internal cmp3out00 ~extieee.std_logic_1164.STD_LOGIC 0 92 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~1342 0 93 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal intcomp1 ~STD_LOGIC_VECTOR{4~downto~0}~1342 0 93 (_architecture (_uni ))))
		(_signal (_internal intcomp2 ~STD_LOGIC_VECTOR{4~downto~0}~1342 0 93 (_architecture (_uni ))))
		(_signal (_internal tempbutonmin ~STD_LOGIC_VECTOR{4~downto~0}~1342 0 93 (_architecture (_uni ))))
		(_signal (_internal tempbutonmax ~STD_LOGIC_VECTOR{4~downto~0}~1342 0 93 (_architecture (_uni ))))
		(_signal (_internal orabuton ~STD_LOGIC_VECTOR{4~downto~0}~1342 0 93 (_architecture (_uni ))))
		(_signal (_internal oraaf ~STD_LOGIC_VECTOR{4~downto~0}~1342 0 93 (_architecture (_uni ))))
		(_signal (_internal adresa ~STD_LOGIC_VECTOR{4~downto~0}~1342 0 93 (_architecture (_uni ))))
		(_signal (_internal adresa_out ~STD_LOGIC_VECTOR{4~downto~0}~1342 0 93 (_architecture (_uni ))))
		(_signal (_internal mux_out ~STD_LOGIC_VECTOR{4~downto~0}~1342 0 93 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1344 0 94 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal minaf ~STD_LOGIC_VECTOR{5~downto~0}~1344 0 94 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1346 0 95 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal oraaf1 ~STD_LOGIC_VECTOR{6~downto~0}~1346 0 95 (_architecture (_uni ))))
		(_signal (_internal minaf1 ~STD_LOGIC_VECTOR{6~downto~0}~1346 0 95 (_architecture (_uni ))))
		(_signal (_internal tempsensor1 ~STD_LOGIC_VECTOR{6~downto~0}~1346 0 95 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1348 0 96 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal afminunit ~STD_LOGIC_VECTOR{3~downto~0}~1348 0 96 (_architecture (_uni ))))
		(_signal (_internal afminten ~STD_LOGIC_VECTOR{3~downto~0}~1348 0 96 (_architecture (_uni ))))
		(_signal (_internal aforaunit ~STD_LOGIC_VECTOR{3~downto~0}~1348 0 96 (_architecture (_uni ))))
		(_signal (_internal aforaten ~STD_LOGIC_VECTOR{3~downto~0}~1348 0 96 (_architecture (_uni ))))
		(_signal (_internal tempsensorunit ~STD_LOGIC_VECTOR{3~downto~0}~1348 0 96 (_architecture (_uni ))))
		(_signal (_internal tempsensorten ~STD_LOGIC_VECTOR{3~downto~0}~1348 0 96 (_architecture (_uni ))))
		(_process
			(line__100(_architecture 0 0 100 (_assignment (_simple)(_alias((reset1)(reset)))(_simpleassign BUF)(_target(15))(_sensitivity(5)))))
			(line__101(_architecture 1 0 101 (_assignment (_simple)(_alias((reset2)(reset11)))(_simpleassign BUF)(_target(16))(_sensitivity(6)))))
			(line__109(_architecture 2 0 109 (_process (_target(18(d_9_5)))(_sensitivity(4)(30))(_dssslsensitivity 1)(_read(0)))))
			(line__116(_architecture 3 0 116 (_process (_simple)(_target(18(d_4_0)))(_sensitivity(4))(_read(0)(18(d_9_5))(31)))))
			(line__123(_architecture 4 0 123 (_process (_simple)(_target(28)(29))(_sensitivity(4))(_read(33)(35)))))
			(line__139(_architecture 5 0 139 (_process (_simple)(_target(38)(39)(40))(_sensitivity(4))(_read(7)(33)(37)))))
			(line__146(_architecture 6 0 146 (_process (_simple)(_target(8))(_sensitivity(4))(_read(21)(23)(26)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 2 )
		(514 )
		(2 )
	)
	(_model . ex 7 -1
	)
)
V 000042 55 2070          1558261030345 A
(_unit VHDL (binarytobcd 0 6 (a 0 12 ))
	(_version v98)
	(_time 1558261030346 2019.05.19 13:17:10)
	(_source (\./src/BinaryToBcd.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_code c2979397c995c3d4c1c2d0999ac5c6c494c4c0c4c1)
	(_entity
		(_time 1558129173244)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal Input ~STD_LOGIC_VECTOR{6~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_port (_internal Output ~STD_LOGIC_VECTOR{11~downto~0}~12 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~132 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_process
			(line__39(_architecture 0 0 39 (_assignment (_simple)(_target(2))(_sensitivity(1)))))
		)
		(_subprogram
			(_internal BinToBCD 1 0 14 (_architecture (_function (_uto))))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(33686018 33686018 33686018 )
		(33686274 )
		(50528770 )
	)
	(_model . A 2 -1
	)
)
V 000051 55 1330          1558261030470 Behavioral
(_unit VHDL (compare 0 4 (behavioral 0 12 ))
	(_version v98)
	(_time 1558261030471 2019.05.19 13:17:10)
	(_source (\./src/comparator.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 2f7a782b2f782f382e7d3e747c292a292c2979297b)
	(_entity
		(_time 1558129173349)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal num1 ~STD_LOGIC_VECTOR{4~downto~0}~12 0 5 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal num2 ~STD_LOGIC_VECTOR{4~downto~0}~122 0 6 (_entity (_in ))))
		(_port (_internal less ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal equal ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_port (_internal greater ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_process
			(line__14(_architecture 0 0 14 (_process (_simple)(_target(2)(3)(4))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Behavioral 1 -1
	)
)
V 000053 55 2819          1558261030579 Arch_Display
(_unit VHDL (display 0 6 (arch_display 0 13 ))
	(_version v98)
	(_time 1558261030580 2019.05.19 13:17:10)
	(_source (\./src/Display.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_code 9dc8cd92c0cbca8a9ccddec7cd9a949b999b949a9e)
	(_entity
		(_time 1558129173459)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	)
	(_component
		(BinaryToBCD
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal Input ~STD_LOGIC_VECTOR{6~downto~0}~13 0 17 (_entity (_in ))))
				(_port (_internal Output ~STD_LOGIC_VECTOR{11~downto~0}~13 0 18 (_entity (_out ))))
			)
		)
	)
	(_instantiation OP2 0 25 (_component BinaryToBCD )
		(_port
			((CLK)(clk))
			((Input)(BinInput))
			((Output)(BCDInput))
		)
		(_use (_entity . BinaryToBCD)
		)
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal BinInput ~STD_LOGIC_VECTOR{6~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal unitmin ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal tenmin ~STD_LOGIC_VECTOR{3~downto~0}~122 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~132 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_signal (_internal BCDInput ~STD_LOGIC_VECTOR{11~downto~0}~132 0 21 (_architecture (_uni ))))
		(_process
			(line__27(_architecture 0 0 27 (_assignment (_simple)(_alias((unitmin)(BCDInput(d_3_0))))(_target(2))(_sensitivity(4(d_3_0))))))
			(line__28(_architecture 1 0 28 (_assignment (_simple)(_alias((tenmin)(BCDInput(d_7_4))))(_target(3))(_sensitivity(4(d_7_4))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . Arch_Display 2 -1
	)
)
V 000051 55 1692          1558261030642 Behavioral
(_unit VHDL (clockprescaler 0 5 (behavioral 0 10 ))
	(_version v98)
	(_time 1558261030643 2019.05.19 13:17:10)
	(_source (\./src/div.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code db8e8c89da8cd9cddadc99808adcd9dddedcd8ddd8)
	(_entity
		(_time 1558129173514)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in )(_event))))
		(_port (_internal Led ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{25~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 25)(i 0))))))
		(_signal (_internal prescaler ~STD_LOGIC_VECTOR{25~downto~0}~13 0 12 (_architecture (_uni (_string \"10111110101111000010000000"\)))))
		(_signal (_internal prescaler_counter ~STD_LOGIC_VECTOR{25~downto~0}~13 0 17 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal newClock ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ((i 2))))))
		(_process
			(line__22(_architecture 0 0 22 (_assignment (_simple)(_alias((Led)(newClock)))(_simpleassign BUF)(_target(1))(_sensitivity(4)))))
			(countClock(_architecture 1 0 23 (_process (_simple)(_target(3)(4))(_sensitivity(0)(4))(_read(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 514 )
	)
	(_model . Behavioral 2 -1
	)
)
V 000051 55 1447          1558261030704 nummin_arc
(_unit VHDL (nummin 0 6 (nummin_arc 0 14 ))
	(_version v98)
	(_time 1558261030705 2019.05.19 13:17:10)
	(_source (\./src/nummin.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 194c191f154e190f4f1f00431d1f4c1e1c1f4d1f4d)
	(_entity
		(_time 1558129173624)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{5~downto~0}~12 0 10 (_entity (_out ))))
		(_port (_internal tc ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_type (_internal ~INTEGER~range~0~to~60~13 0 17 (_scalar (_to (i 0)(i 60)))))
		(_variable (_internal m ~INTEGER~range~0~to~60~13 0 17 (_process 0 ((i 0)))))
		(_process
			(counter(_architecture 0 0 16 (_process (_simple)(_target(2)(3))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . nummin_arc 1 -1
	)
)
V 000051 55 1361          1558261030767 numora_arh
(_unit VHDL (numora 0 6 (numora_arh 0 13 ))
	(_version v98)
	(_time 1558261030768 2019.05.19 13:17:10)
	(_source (\./src/numora.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 580d585a550f584e0f0d4a02085e0d5f5d5e0c5e0e)
	(_entity
		(_time 1558129173679)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10 (_entity (_out ))))
		(_type (_internal ~INTEGER~range~0~to~24~13 0 16 (_scalar (_to (i 0)(i 24)))))
		(_variable (_internal m ~INTEGER~range~0~to~24~13 0 16 (_process 0 ((i 0)))))
		(_process
			(counter(_architecture 0 0 15 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . numora_arh 1 -1
	)
)
V 000051 55 1162          1558261030829 numsec_arc
(_unit VHDL (numsec 0 6 (numsec_arc 0 13 ))
	(_version v98)
	(_time 1558261030830 2019.05.19 13:17:10)
	(_source (\./src/numsec.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 96c3969895c1968194c583ccc490c3919390c29195)
	(_entity
		(_time 1558129173739)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal tc ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_type (_internal ~INTEGER~range~0~to~60~13 0 16 (_scalar (_to (i 0)(i 60)))))
		(_variable (_internal m ~INTEGER~range~0~to~60~13 0 16 (_process 0 ((i 0)))))
		(_process
			(counter(_architecture 0 0 15 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . numsec_arc 1 -1
	)
)
V 000052 55 1365          1558261030891 numtemp_arh
(_unit VHDL (numtemp 0 6 (numtemp_arh 0 13 ))
	(_version v98)
	(_time 1558261030892 2019.05.19 13:17:10)
	(_source (\./src/numtemp.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code d580d586d582d5c2d081c08fd0d2d5d380d2d0d381)
	(_entity
		(_time 1558129173791)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10 (_entity (_out ))))
		(_type (_internal ~INTEGER~range~0~to~31~13 0 16 (_scalar (_to (i 0)(i 31)))))
		(_variable (_internal m ~INTEGER~range~0~to~31~13 0 16 (_process 0 ((i 0)))))
		(_process
			(counter(_architecture 0 0 15 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . numtemp_arh 1 -1
	)
)
V 000049 55 5230          1558261030954 aAfisare
(_unit VHDL (eafisare 0 5 (aafisare 0 19 ))
	(_version v98)
	(_time 1558261030955 2019.05.19 13:17:10)
	(_source (\./src/afisooor.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 13464014114441051c100049431411151615161512)
	(_entity
		(_time 1558207591003)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal digit0 ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~122 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal digit1 ~STD_LOGIC_VECTOR{3~downto~0}~122 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~124 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal digit2 ~STD_LOGIC_VECTOR{3~downto~0}~124 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~126 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal digit3 ~STD_LOGIC_VECTOR{3~downto~0}~126 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~128 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal digit4 ~STD_LOGIC_VECTOR{3~downto~0}~128 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1210 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal digit5 ~STD_LOGIC_VECTOR{3~downto~0}~1210 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1212 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal digit6 ~STD_LOGIC_VECTOR{3~downto~0}~1212 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1214 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal digit7 ~STD_LOGIC_VECTOR{3~downto~0}~1214 0 13 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal cat ~STD_LOGIC_VECTOR{6~downto~0}~12 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal an ~STD_LOGIC_VECTOR{7~downto~0}~12 0 16 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal i0 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21 (_architecture (_uni (_string \"11111110"\)))))
		(_signal (_internal i1 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 22 (_architecture (_uni (_string \"11111101"\)))))
		(_signal (_internal i2 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 23 (_architecture (_uni (_string \"11111011"\)))))
		(_signal (_internal i3 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 24 (_architecture (_uni (_string \"11110111"\)))))
		(_signal (_internal i4 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25 (_architecture (_uni (_string \"11101111"\)))))
		(_signal (_internal i5 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 26 (_architecture (_uni (_string \"11011111"\)))))
		(_signal (_internal i6 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 27 (_architecture (_uni (_string \"10111111"\)))))
		(_signal (_internal i7 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28 (_architecture (_uni (_string \"01111111"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal count ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30 (_architecture (_uni (_string \"0000000000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal m1 ~STD_LOGIC_VECTOR{3~downto~0}~13 0 31 (_architecture (_uni ))))
		(_process
			(line__35(_architecture 0 0 35 (_process (_simple)(_target(19))(_sensitivity(8))(_read(19)))))
			(line__44(_architecture 1 0 44 (_process (_simple)(_target(20))(_sensitivity(0)(1)(2)(3)(4)(5)(6)(7)(19(d_15_13))))))
			(line__61(_architecture 2 0 61 (_process (_simple)(_target(10))(_sensitivity(11)(12)(13)(14)(15)(16)(17)(18)(19(d_15_13))))))
			(line__77(_architecture 3 0 77 (_process (_simple)(_target(9))(_sensitivity(20)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(50529027 )
		(33686019 131586 )
		(50529027 197122 )
		(33686274 131587 )
		(33751810 131586 )
		(50528770 197122 )
		(33751554 131842 )
		(33686018 131842 )
		(50529027 131586 )
		(33686018 131586 )
		(33751554 131586 )
		(50463234 131586 )
		(50463234 131843 )
		(33686019 131843 )
		(33686274 197122 )
		(50463235 131586 )
		(33686019 197122 )
	)
	(_model . aAfisare 4 -1
	)
)
V 000044 55 2145          1558261031016 syn
(_unit VHDL (raminfr 0 5 (syn 0 14 ))
	(_version v98)
	(_time 1558261031017 2019.05.19 13:17:11)
	(_source (\./src/memram.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 51050552510651475904140b065653565357505705)
	(_entity
		(_time 1558133064434)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in )(_event))))
		(_port (_internal we ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal a ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal di ~STD_LOGIC_VECTOR{9~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{9~downto~0}~122 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal ao ~STD_LOGIC_VECTOR{4~downto~0}~124 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ram_type 0 15 (_array ~STD_LOGIC_VECTOR{9~downto~0}~13 ((_downto (i 31)(i 0))))))
		(_signal (_internal RAM ram_type 0 17 (_architecture (_uni ))))
		(_process
			(line__19(_architecture 0 0 19 (_process (_target(4)(5)(6))(_sensitivity(0)(1)(2)(3)(6))(_dssslsensitivity 1)(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_split (6)
	)
	(_model . syn 1 -1
	)
)
V 000043 55 18152         1558261031079 ex
(_unit VHDL (termostat 0 4 (ex 0 12 ))
	(_version v98)
	(_time 1558261031080 2019.05.19 13:17:11)
	(_source (\./src/termostat.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 90c4c29f95c6c6869597d6cbc29794969197949794)
	(_entity
		(_time 1558217020598)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(ClockPrescaler
			(_object
				(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
				(_port (_internal Led ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_out ))))
			)
		)
		(numtemp
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{4~downto~0}~1318 0 65 (_entity (_out ))))
			)
		)
		(numora
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_in ))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 52 (_entity (_out ))))
			)
		)
		(mux_2to1_top
			(_object
				(_port (_internal SEL ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_in ))))
				(_port (_internal A ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 57 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{4~downto~0}~1314 0 58 (_entity (_in ))))
				(_port (_internal X ~STD_LOGIC_VECTOR{4~downto~0}~1316 0 59 (_entity (_out ))))
			)
		)
		(raminfr
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal we ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal a ~STD_LOGIC_VECTOR{4~downto~0}~13 0 17 (_entity (_in ))))
				(_port (_internal di ~STD_LOGIC_VECTOR{9~downto~0}~13 0 18 (_entity (_in ))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{9~downto~0}~132 0 19 (_entity (_out ))))
				(_port (_internal ao ~STD_LOGIC_VECTOR{4~downto~0}~134 0 20 (_entity (_out ))))
			)
		)
		(compare
			(_object
				(_port (_internal num1 ~STD_LOGIC_VECTOR{4~downto~0}~136 0 29 (_entity (_in ))))
				(_port (_internal num2 ~STD_LOGIC_VECTOR{4~downto~0}~138 0 30 (_entity (_in ))))
				(_port (_internal less ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
				(_port (_internal equal ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
				(_port (_internal greater ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
			)
		)
		(nummin
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
				(_port (_internal dout ~STD_LOGIC_VECTOR{5~downto~0}~13 0 39 (_entity (_out ))))
				(_port (_internal tc ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_out ))))
			)
		)
		(numsec
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_in ))))
				(_port (_internal tc ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_out ))))
			)
		)
		(Display
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ))))
				(_port (_internal BinInput ~STD_LOGIC_VECTOR{6~downto~0}~13 0 70 (_entity (_in ))))
				(_port (_internal unitmin ~STD_LOGIC_VECTOR{3~downto~0}~13 0 71 (_entity (_out ))))
				(_port (_internal tenmin ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 72 (_entity (_out ))))
			)
		)
		(eAfisare
			(_object
				(_port (_internal digit0 ~STD_LOGIC_VECTOR{3~downto~0}~1322 0 77 (_entity (_in ))))
				(_port (_internal digit1 ~STD_LOGIC_VECTOR{3~downto~0}~1324 0 78 (_entity (_in ))))
				(_port (_internal digit2 ~STD_LOGIC_VECTOR{3~downto~0}~1326 0 79 (_entity (_in ))))
				(_port (_internal digit3 ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 80 (_entity (_in ))))
				(_port (_internal digit4 ~STD_LOGIC_VECTOR{3~downto~0}~1330 0 81 (_entity (_in ))))
				(_port (_internal digit5 ~STD_LOGIC_VECTOR{3~downto~0}~1332 0 82 (_entity (_in ))))
				(_port (_internal digit6 ~STD_LOGIC_VECTOR{3~downto~0}~1334 0 83 (_entity (_in ))))
				(_port (_internal digit7 ~STD_LOGIC_VECTOR{3~downto~0}~1336 0 84 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 85 (_entity (_in ))))
				(_port (_internal cat ~STD_LOGIC_VECTOR{6~downto~0}~1338 0 86 (_entity (_out ))))
				(_port (_internal an ~STD_LOGIC_VECTOR{7~downto~0}~13 0 87 (_entity (_out ))))
			)
		)
	)
	(_instantiation DIV1 0 103 (_component ClockPrescaler )
		(_port
			((clock)(clk100))
			((Led)(out1))
		)
		(_use (_entity . ClockPrescaler)
		)
	)
	(_instantiation TEMPMIN1 0 104 (_component numtemp )
		(_port
			((clk)(TEMPMIN))
			((reset)(reset2))
			((dout)(tempbutonmin))
		)
		(_use (_entity . numtemp)
		)
	)
	(_instantiation TEMPMAX1 0 105 (_component numtemp )
		(_port
			((clk)(TEMPMAX))
			((reset)(reset2))
			((dout)(tempbutonmax))
		)
		(_use (_entity . numtemp)
		)
	)
	(_instantiation ORA1 0 106 (_component numora )
		(_port
			((clk)(ORA))
			((reset)(reset2))
			((dout)(orabuton))
		)
		(_use (_entity . numora)
		)
	)
	(_instantiation MUX 0 107 (_component mux_2to1_top )
		(_port
			((SEL)(SET))
			((A)(oraaf))
			((B)(orabuton))
			((X)(mux_out))
		)
		(_use (_entity . mux_2to1_top)
		)
	)
	(_instantiation MEMRAM1 0 131 (_component raminfr )
		(_port
			((clk)(clk100))
			((we)(SET))
			((a)(mux_out))
			((di)(datain))
			((dout)(memout))
			((ao)(adresa_out))
		)
		(_use (_entity . raminfr)
		)
	)
	(_instantiation CMP1 0 132 (_component compare )
		(_port
			((num1)(memout(d_9_5)))
			((num2)(tempsensor))
			((less)(cmp1out))
			((equal)(cmp1out0))
			((greater)(cmp1out00))
		)
		(_use (_entity . compare)
		)
	)
	(_instantiation CMP2 0 133 (_component compare )
		(_port
			((num1)(intcomp1))
			((num2)(intcomp2))
			((less)(cmp2out))
			((equal)(cmp2out0))
			((greater)(cmp2out00))
		)
		(_use (_entity . compare)
		)
	)
	(_instantiation CMP3 0 134 (_component compare )
		(_port
			((num1)(memout(d_4_0)))
			((num2)(tempsensor))
			((less)(cmp3out))
			((equal)(cmp3out0))
			((greater)(cmp3out00))
		)
		(_use (_entity . compare)
		)
	)
	(_instantiation ORA2 0 135 (_component numora )
		(_port
			((clk)(tc2))
			((reset)(reset1))
			((dout)(oraaf))
		)
		(_use (_entity . numora)
		)
	)
	(_instantiation MIN 0 136 (_component nummin )
		(_port
			((clk)(tc1))
			((reset)(reset1))
			((dout)(minaf))
			((tc)(tc2))
		)
		(_use (_entity . nummin)
		)
	)
	(_instantiation SEC 0 137 (_component numsec )
		(_port
			((clk)(out1))
			((reset)(reset1))
			((tc)(tc1))
		)
		(_use (_entity . numsec)
		)
	)
	(_instantiation preluaremin 0 157 (_component Display )
		(_port
			((CLK)(clk100))
			((BinInput)(minaf1))
			((unitmin)(afminunit))
			((tenmin)(afminten))
		)
		(_use (_entity . Display)
		)
	)
	(_instantiation preluareora 0 158 (_component Display )
		(_port
			((CLK)(clk100))
			((BinInput)(oraaf1))
			((unitmin)(aforaunit))
			((tenmin)(aforaten))
		)
		(_use (_entity . Display)
		)
	)
	(_instantiation preluaretemp 0 159 (_component Display )
		(_port
			((CLK)(clk100))
			((BinInput)(tempsensor1))
			((unitmin)(tempsensorunit))
			((tenmin)(tempsensorten))
		)
		(_use (_entity . Display)
		)
	)
	(_instantiation Display1 0 160 (_component eAfisare )
		(_port
			((digit0)(_string \"0000"\))
			((digit1)(_string \"0000"\))
			((digit2)(tempsensorunit))
			((digit3)(tempsensorten))
			((digit4)(afminunit))
			((digit5)(afminten))
			((digit6)(aforaunit))
			((digit7)(aforaten))
			((clk)(clk100))
			((cat)(catod))
			((an)(anod))
		)
		(_use (_entity . eAfisare)
			(_port
				((digit0)(digit0))
				((digit1)(digit1))
				((digit2)(digit2))
				((digit3)(digit3))
				((digit4)(digit4))
				((digit5)(digit5))
				((digit6)(digit6))
				((digit7)(digit7))
				((clk)(clk))
				((cat)(cat))
				((an)(an))
			)
		)
	)
	(_object
		(_port (_internal SET ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal TEMPMIN ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal TEMPMAX ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal ORA ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal clk100 ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal reset11 ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal tempsensor ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6 (_entity (_in ))))
		(_port (_internal heater ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal anod ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal catod ~STD_LOGIC_VECTOR{6~downto~0}~12 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~132 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~134 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~136 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~138 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~1314 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~1316 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~1318 0 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 70 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 71 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 72 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1322 0 77 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1324 0 78 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1326 0 79 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 80 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1330 0 81 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1332 0 82 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1334 0 83 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1336 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1338 0 86 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 87 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal out0 ~extieee.std_logic_1164.STD_LOGIC 0 90 (_architecture (_uni ))))
		(_signal (_internal out1 ~extieee.std_logic_1164.STD_LOGIC 0 90 (_architecture (_uni ))))
		(_signal (_internal tc1 ~extieee.std_logic_1164.STD_LOGIC 0 90 (_architecture (_uni ))))
		(_signal (_internal tc2 ~extieee.std_logic_1164.STD_LOGIC 0 90 (_architecture (_uni ))))
		(_signal (_internal reset1 ~extieee.std_logic_1164.STD_LOGIC 0 90 (_architecture (_uni ))))
		(_signal (_internal reset2 ~extieee.std_logic_1164.STD_LOGIC 0 90 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~1340 0 91 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal memout ~STD_LOGIC_VECTOR{9~downto~0}~1340 0 91 (_architecture (_uni ))))
		(_signal (_internal datain ~STD_LOGIC_VECTOR{9~downto~0}~1340 0 91 (_architecture (_uni ))))
		(_signal (_internal cmp1out ~extieee.std_logic_1164.STD_LOGIC 0 92 (_architecture (_uni ))))
		(_signal (_internal cmp1out0 ~extieee.std_logic_1164.STD_LOGIC 0 92 (_architecture (_uni ))))
		(_signal (_internal cmp1out00 ~extieee.std_logic_1164.STD_LOGIC 0 92 (_architecture (_uni ))))
		(_signal (_internal cmp2out ~extieee.std_logic_1164.STD_LOGIC 0 92 (_architecture (_uni ))))
		(_signal (_internal cmp2out0 ~extieee.std_logic_1164.STD_LOGIC 0 92 (_architecture (_uni ))))
		(_signal (_internal cmp2out00 ~extieee.std_logic_1164.STD_LOGIC 0 92 (_architecture (_uni ))))
		(_signal (_internal cmp3out ~extieee.std_logic_1164.STD_LOGIC 0 92 (_architecture (_uni ))))
		(_signal (_internal cmp3out0 ~extieee.std_logic_1164.STD_LOGIC 0 92 (_architecture (_uni ))))
		(_signal (_internal cmp3out00 ~extieee.std_logic_1164.STD_LOGIC 0 92 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~1342 0 93 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal intcomp1 ~STD_LOGIC_VECTOR{4~downto~0}~1342 0 93 (_architecture (_uni ))))
		(_signal (_internal intcomp2 ~STD_LOGIC_VECTOR{4~downto~0}~1342 0 93 (_architecture (_uni ))))
		(_signal (_internal tempbutonmin ~STD_LOGIC_VECTOR{4~downto~0}~1342 0 93 (_architecture (_uni ))))
		(_signal (_internal tempbutonmax ~STD_LOGIC_VECTOR{4~downto~0}~1342 0 93 (_architecture (_uni ))))
		(_signal (_internal orabuton ~STD_LOGIC_VECTOR{4~downto~0}~1342 0 93 (_architecture (_uni ))))
		(_signal (_internal oraaf ~STD_LOGIC_VECTOR{4~downto~0}~1342 0 93 (_architecture (_uni ))))
		(_signal (_internal adresa ~STD_LOGIC_VECTOR{4~downto~0}~1342 0 93 (_architecture (_uni ))))
		(_signal (_internal adresa_out ~STD_LOGIC_VECTOR{4~downto~0}~1342 0 93 (_architecture (_uni ))))
		(_signal (_internal mux_out ~STD_LOGIC_VECTOR{4~downto~0}~1342 0 93 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1344 0 94 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal minaf ~STD_LOGIC_VECTOR{5~downto~0}~1344 0 94 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1346 0 95 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal oraaf1 ~STD_LOGIC_VECTOR{6~downto~0}~1346 0 95 (_architecture (_uni ))))
		(_signal (_internal minaf1 ~STD_LOGIC_VECTOR{6~downto~0}~1346 0 95 (_architecture (_uni ))))
		(_signal (_internal tempsensor1 ~STD_LOGIC_VECTOR{6~downto~0}~1346 0 95 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1348 0 96 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal afminunit ~STD_LOGIC_VECTOR{3~downto~0}~1348 0 96 (_architecture (_uni ))))
		(_signal (_internal afminten ~STD_LOGIC_VECTOR{3~downto~0}~1348 0 96 (_architecture (_uni ))))
		(_signal (_internal aforaunit ~STD_LOGIC_VECTOR{3~downto~0}~1348 0 96 (_architecture (_uni ))))
		(_signal (_internal aforaten ~STD_LOGIC_VECTOR{3~downto~0}~1348 0 96 (_architecture (_uni ))))
		(_signal (_internal tempsensorunit ~STD_LOGIC_VECTOR{3~downto~0}~1348 0 96 (_architecture (_uni ))))
		(_signal (_internal tempsensorten ~STD_LOGIC_VECTOR{3~downto~0}~1348 0 96 (_architecture (_uni ))))
		(_process
			(line__100(_architecture 0 0 100 (_assignment (_simple)(_alias((reset1)(reset)))(_simpleassign BUF)(_target(15))(_sensitivity(5)))))
			(line__101(_architecture 1 0 101 (_assignment (_simple)(_alias((reset2)(reset11)))(_simpleassign BUF)(_target(16))(_sensitivity(6)))))
			(line__109(_architecture 2 0 109 (_process (_target(18(d_9_5)))(_sensitivity(4)(30))(_dssslsensitivity 1)(_read(0)))))
			(line__116(_architecture 3 0 116 (_process (_simple)(_target(18(d_4_0)))(_sensitivity(4))(_read(0)(18(d_9_5))(31)))))
			(line__123(_architecture 4 0 123 (_process (_simple)(_target(28)(29))(_sensitivity(4))(_read(33)(35)))))
			(line__139(_architecture 5 0 139 (_process (_simple)(_target(38)(39)(40))(_sensitivity(4))(_read(7)(33)(37)))))
			(line__146(_architecture 6 0 146 (_process (_simple)(_target(8))(_sensitivity(4))(_read(21)(23)(26)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 2 )
		(514 )
		(2 )
	)
	(_model . ex 7 -1
	)
)
V 000047 55 4707          1558261031141 MS_arh
(_unit VHDL (ms 0 6 (ms_arh 0 9 ))
	(_version v98)
	(_time 1558261031142 2019.05.19 13:17:11)
	(_source (\./src/modul sim.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_code ce9bcc9a9899ced9cec18a959cc89ac9cdc89ac9cd)
	(_entity
		(_time 1558179106704)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	)
	(_component
		(termostat
			(_object
				(_port (_internal SET ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
				(_port (_internal TEMPMIN ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
				(_port (_internal TEMPMAX ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
				(_port (_internal ORA ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
				(_port (_internal clk100 ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
				(_port (_internal reset11 ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
				(_port (_internal tempsensor ~STD_LOGIC_VECTOR{4~downto~0}~13 0 13 (_entity (_in ))))
				(_port (_internal heater ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
				(_port (_internal anod ~STD_LOGIC_VECTOR{7~downto~0}~13 0 15 (_entity (_out ))))
				(_port (_internal catod ~STD_LOGIC_VECTOR{6~downto~0}~13 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation UST 0 27 (_component termostat )
		(_port
			((SET)(A))
			((TEMPMIN)(B))
			((TEMPMAX)(C))
			((ORA)(D))
			((clk100)(E))
			((reset)(F))
			((reset11)(G))
			((tempsensor)(H))
			((heater)(I))
		)
		(_use (_entity . termostat)
			(_port
				((SET)(SET))
				((TEMPMIN)(TEMPMIN))
				((TEMPMAX)(TEMPMAX))
				((ORA)(ORA))
				((clk100)(clk100))
				((reset)(reset))
				((reset11)(reset11))
				((tempsensor)(tempsensor))
				((heater)(heater))
				((anod)(anod))
				((catod)(catod))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal E ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal F ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~132 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal H ~STD_LOGIC_VECTOR{4~downto~0}~132 0 20 (_architecture (_uni ))))
		(_signal (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ((i 2))))))
		(_constant (_internal clk_period ~extSTD.STANDARD.TIME 0 23 (_architecture ((ns 4607182418800017408)))))
		(_process
			(line__29(_architecture 0 0 29 (_assignment (_simple)(_target(0)))))
			(line__30(_architecture 1 0 30 (_assignment (_simple)(_target(1)))))
			(line__31(_architecture 2 0 31 (_assignment (_simple)(_target(2)))))
			(line__32(_architecture 3 0 32 (_assignment (_simple)(_target(3)))))
			(line__33(_architecture 4 0 33 (_assignment (_simple)(_target(4)))))
			(line__34(_architecture 5 0 34 (_assignment (_simple)(_target(6)))))
			(line__35(_architecture 6 0 35 (_assignment (_simple)(_target(7)))))
			(clk_process(_architecture 7 0 37 (_process (_wait_for)(_target(5)))))
			(line__45(_architecture 8 0 45 (_process (_simple)(_target(7))(_sensitivity(8))(_read(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 3 )
	)
	(_model . MS_arh 9 -1
	)
)
V 000051 55 1358          1558261031203 Behavioral
(_unit VHDL (mux_2to1_top 0 4 (behavioral 0 11 ))
	(_version v98)
	(_time 1558261031204 2019.05.19 13:17:11)
	(_source (\./src/mux21.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 0d5f590a5c5b51185b5a1f56580b5b0e0c085b0a09)
	(_entity
		(_time 1558216867777)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal SEL ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~122 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{4~downto~0}~122 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~124 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal X ~STD_LOGIC_VECTOR{4~downto~0}~124 0 8 (_entity (_out ))))
		(_process
			(line__13(_architecture 0 0 13 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Behavioral 1 -1
	)
)
