
---------- Begin Simulation Statistics ----------
final_tick                                 2300744500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 129684                       # Simulator instruction rate (inst/s)
host_mem_usage                                 726116                       # Number of bytes of host memory used
host_op_rate                                   238552                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    29.51                       # Real time elapsed on the host
host_tick_rate                               77976937                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     3826375                       # Number of instructions simulated
sim_ops                                       7038570                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.002301                       # Number of seconds simulated
sim_ticks                                  2300744500                       # Number of ticks simulated
system.cpu.cc_regfile_reads                   5093563                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  3574614                       # number of cc regfile writes
system.cpu.committedInsts                     3826375                       # Number of Instructions Simulated
system.cpu.committedOps                       7038570                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.202572                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.202572                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                    215688                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   142746                       # number of floating regfile writes
system.cpu.idleCycles                          174052                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                83696                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   980129                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.991887                       # Inst execution rate
system.cpu.iew.exec_refs                      1556524                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     480910                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  384708                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               1214237                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                221                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              8432                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               614421                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            10322979                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               1075614                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            169016                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               9165648                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   5284                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                168198                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  80268                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                176921                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents            297                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        46416                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          37280                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  12848813                       # num instructions consuming a value
system.cpu.iew.wb_count                       9056748                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.533402                       # average fanout of values written-back
system.cpu.iew.wb_producers                   6853579                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.968221                       # insts written-back per cycle
system.cpu.iew.wb_sent                        9114583                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 15150310                       # number of integer regfile reads
system.cpu.int_regfile_writes                 8734110                       # number of integer regfile writes
system.cpu.ipc                               0.831551                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.831551                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass            181601      1.95%      1.95% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               6844614     73.32%     75.27% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                20459      0.22%     75.49% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                631989      6.77%     82.26% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                1302      0.01%     82.27% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     82.27% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     82.27% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     82.27% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     82.27% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     82.27% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     82.27% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     82.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 2446      0.03%     82.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     82.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                31759      0.34%     82.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     82.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                12008      0.13%     82.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                8672      0.09%     82.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     82.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     82.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               1232      0.01%     82.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     82.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     82.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     82.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd              16      0.00%     82.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     82.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     82.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt             512      0.01%     82.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv             201      0.00%     82.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     82.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     82.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     82.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     82.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     82.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     82.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     82.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     82.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     82.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     82.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     82.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     82.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     82.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     82.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     82.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     82.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     82.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     82.88% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              1024864     10.98%     93.86% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              445171      4.77%     98.63% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           76367      0.82%     99.45% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          51451      0.55%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                9334664                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                  224719                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads              431927                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses       193814                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes             351276                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      135562                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.014522                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  108848     80.29%     80.29% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     80.29% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     80.29% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     80.29% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     80.29% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     80.29% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     80.29% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     80.29% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     80.29% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     80.29% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     80.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     80.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     80.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                    504      0.37%     80.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     80.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     59      0.04%     80.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                    97      0.07%     80.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     80.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     80.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     80.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     80.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     80.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     80.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     80.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     80.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     80.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     80.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     80.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     80.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     80.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     80.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     80.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     80.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     80.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     80.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     80.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     80.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     80.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     80.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     80.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     80.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     80.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     80.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     80.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     80.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     80.78% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   2973      2.19%     82.97% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  4964      3.66%     86.64% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead             12654      9.33%     95.97% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite             5463      4.03%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                9063906                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           22818270                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      8862934                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          13256359                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   10320350                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   9334664                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                2629                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         3284403                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             17869                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved           2414                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      4193424                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       4427438                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.108367                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.326824                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1877614     42.41%     42.41% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              362837      8.20%     50.60% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              492646     11.13%     61.73% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              457615     10.34%     72.07% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              401999      9.08%     81.15% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              311002      7.02%     88.17% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              280437      6.33%     94.50% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              178242      4.03%     98.53% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               65046      1.47%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         4427438                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.028618                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads            224000                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           153128                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              1214237                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              614421                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 3394214                       # number of misc regfile reads
system.cpu.numCycles                          4601490                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                           13076                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                   419                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          253                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          5116                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            4                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        61487                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops           35                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       123487                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops             35                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               2052                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           39                       # Transaction distribution
system.membus.trans_dist::CleanEvict              214                       # Transaction distribution
system.membus.trans_dist::ReadExReq              2811                       # Transaction distribution
system.membus.trans_dist::ReadExResp             2811                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          2052                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port         9979                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total         9979                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                   9979                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port       313728                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total       313728                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                  313728                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              4863                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    4863    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                4863                       # Request fanout histogram
system.membus.reqLayer2.occupancy             6291500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy           25760500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.1                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   2300744500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             45524                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        34781                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        24741                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            2249                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            16475                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           16475                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         24998                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        20527                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        74736                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       110750                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                185486                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port      3183232                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      4591616                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total                7774848                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                             284                       # Total snoops (count)
system.tol2bus.snoopTraffic                      2496                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            62284                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000626                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.025016                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  62245     99.94%     99.94% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     39      0.06%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              62284                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          121226500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              5.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          55504497                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          37502985                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.6                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   2300744500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                23221                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                33914                       # number of demand (read+write) hits
system.l2.demand_hits::total                    57135                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst               23221                       # number of overall hits
system.l2.overall_hits::.cpu.data               33914                       # number of overall hits
system.l2.overall_hits::total                   57135                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1777                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               3088                       # number of demand (read+write) misses
system.l2.demand_misses::total                   4865                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1777                       # number of overall misses
system.l2.overall_misses::.cpu.data              3088                       # number of overall misses
system.l2.overall_misses::total                  4865                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    139609500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    236908000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        376517500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    139609500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    236908000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       376517500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst            24998                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            37002                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                62000                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst           24998                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           37002                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               62000                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.071086                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.083455                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.078468                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.071086                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.083455                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.078468                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 78564.715813                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 76718.911917                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 77393.114080                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 78564.715813                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 76718.911917                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 77393.114080                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                  39                       # number of writebacks
system.l2.writebacks::total                        39                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   1                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  1                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst          1777                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          3087                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              4864                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1777                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         3087                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             4864                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    121849500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    205750500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    327600000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    121849500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    205750500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    327600000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.071086                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.083428                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.078452                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.071086                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.083428                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.078452                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 68570.343275                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 66650.631681                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 67351.973684                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 68570.343275                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 66650.631681                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 67351.973684                       # average overall mshr miss latency
system.l2.replacements                            284                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        34742                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            34742                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        34742                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        34742                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        24738                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            24738                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        24738                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        24738                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            4                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             4                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data             13664                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 13664                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            2811                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                2811                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    213222000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     213222000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         16475                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             16475                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.170622                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.170622                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 75852.721451                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 75852.721451                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         2811                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           2811                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    185112000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    185112000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.170622                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.170622                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 65852.721451                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 65852.721451                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst          23221                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              23221                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1777                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1777                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    139609500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    139609500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst        24998                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          24998                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.071086                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.071086                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 78564.715813                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 78564.715813                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1777                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1777                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    121849500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    121849500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.071086                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.071086                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 68570.343275                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 68570.343275                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         20250                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             20250                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          277                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             277                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     23686000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     23686000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        20527                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         20527                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.013494                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.013494                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 85509.025271                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 85509.025271                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          276                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          276                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     20638500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     20638500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.013446                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.013446                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 74777.173913                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 74777.173913                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   2300744500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  3655.169523                       # Cycle average of tags in use
system.l2.tags.total_refs                      123477                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      4890                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     25.250920                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      14.236793                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst      1333.230744                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      2307.701986                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001738                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.162748                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.281702                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.446188                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4606                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           86                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          429                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         4091                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.562256                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    251856                       # Number of tag accesses
system.l2.tags.data_accesses                   251856                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2300744500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.avgPriority_.writebacks::samples        32.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1776.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      3078.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000601000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               10278                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        4863                       # Number of read requests accepted
system.mem_ctrls.writeReqs                         39                       # Number of write requests accepted
system.mem_ctrls.readBursts                      4863                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                       39                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      9                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     7                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.03                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      12.02                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  4863                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                   39                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    4089                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     588                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     143                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      25                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesReadWrQ                     576                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                  311232                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                 2496                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    135.27                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      1.08                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                    2300667000                       # Total gap between requests
system.mem_ctrls.avgGap                     469332.31                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       113664                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data       196992                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadRate::.cpu.inst 49403138.853531971574                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 85620980.513046965003                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         1776                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data         3087                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks           39                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     48814000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data     79274250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     27485.36                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     25680.03                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks         0.00                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       113664                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data       197568                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total        311232                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       113664                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       113664                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks         2496                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total         2496                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         1776                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data         3087                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total           4863                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks           39                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total            39                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst     49403139                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data     85871334                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        135274473                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst     49403139                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total     49403139                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks      1084866                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total         1084866                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks      1084866                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst     49403139                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data     85871334                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       136359339                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                 4854                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                   0                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0          362                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1          377                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2          519                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3          389                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4          353                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5          391                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6          252                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7          195                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8          249                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9          268                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10          259                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11          176                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12          245                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13          257                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14          310                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15          252                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15            0                       # Per bank write bursts
system.mem_ctrls.dram.totQLat                37075750                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat              24270000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat          128088250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                 7638.19                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           26388.19                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits                3936                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits                  0                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            81.09                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate             nan                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples          906                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   340.909492                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   219.960942                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   311.400335                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127          240     26.49%     26.49% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255          224     24.72%     51.21% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          128     14.13%     65.34% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511           74      8.17%     73.51% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639           63      6.95%     80.46% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767           39      4.30%     84.77% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895           34      3.75%     88.52% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023           18      1.99%     90.51% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151           86      9.49%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total          906                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead                310656                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten                  0                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              135.024119                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                       0                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    1.05                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                1.05                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               81.09                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.rank1.actEnergy         2848860                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy         1483845                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy       14394240                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 181318800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy    279007020                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy    648532800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy    1127585565                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   490.095952                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   1683262250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF     76700000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT    540782250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.actEnergy         3705660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy         1954425                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy       20263320                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 181318800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy    313804950                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy    619229280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy    1140276435                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   495.611936                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   1606845750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF     76700000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT    617198750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   2300744500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   2300744500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.rename.squashCycles                  80268                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                  1425881                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                  608303                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles            693                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                   1521551                       # Number of cycles rename is running
system.cpu.rename.unblockCycles                790742                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts               10892627                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  1239                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 233447                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                  49190                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                 403432                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents           31451                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands            14763272                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                    29394787                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                 18371843                       # Number of integer rename lookups
system.cpu.rename.fpLookups                    253450                       # Number of floating rename lookups
system.cpu.rename.committedMaps               9881261                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                  4882005                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                      10                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                   9                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   1232641                       # count of insts added to the skid buffer
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   2300744500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2300744500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       889517                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           889517                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       889517                       # number of overall hits
system.cpu.icache.overall_hits::total          889517                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        26761                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          26761                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        26761                       # number of overall misses
system.cpu.icache.overall_misses::total         26761                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    502110999                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    502110999                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    502110999                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    502110999                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       916278                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       916278                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       916278                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       916278                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.029206                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.029206                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.029206                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.029206                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 18762.789096                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 18762.789096                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 18762.789096                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 18762.789096                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          399                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets          157                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                11                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    36.272727                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          157                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        24741                       # number of writebacks
system.cpu.icache.writebacks::total             24741                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst         1763                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         1763                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst         1763                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         1763                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst        24998                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        24998                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        24998                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        24998                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    423504499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    423504499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    423504499                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    423504499                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.027282                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.027282                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.027282                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.027282                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 16941.535283                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 16941.535283                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 16941.535283                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 16941.535283                       # average overall mshr miss latency
system.cpu.icache.replacements                  24741                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       889517                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          889517                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        26761                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         26761                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    502110999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    502110999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       916278                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       916278                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.029206                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.029206                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 18762.789096                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 18762.789096                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst         1763                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         1763                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        24998                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        24998                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    423504499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    423504499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.027282                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.027282                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 16941.535283                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 16941.535283                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   2300744500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           254.483259                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              914514                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             24997                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             36.584950                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   254.483259                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.994075                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.994075                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          153                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           45                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           36                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           22                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1857553                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1857553                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2300744500                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                       76005                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                  421400                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                 1049                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                 297                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                 251307                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                  463                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                    186                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.dtb.rdAccesses                     1078835                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      481622                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           492                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           239                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2300744500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   2300744500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2300744500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      916716                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           593                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2300744500                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                  1298816                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles               1373787                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                   1381634                       # Number of cycles decode is running
system.cpu.decode.unblockCycles                292933                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                  80268                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved               694339                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                  3856                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts               11193840                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                 16797                       # Number of squashed instructions handled by decode
system.cpu.rob.reads                         13803265                       # The number of ROB reads
system.cpu.rob.writes                        20948033                       # The number of ROB writes
system.cpu.dcache.demand_hits::.cpu.data      1259717                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1259717                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1267395                       # number of overall hits
system.cpu.dcache.overall_hits::total         1267395                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        97601                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          97601                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        98247                       # number of overall misses
system.cpu.dcache.overall_misses::total         98247                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1289415495                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1289415495                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1289415495                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1289415495                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1357318                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1357318                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1365642                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1365642                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.071907                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.071907                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.071942                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.071942                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 13211.088974                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 13211.088974                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 13124.222572                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 13124.222572                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         2458                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               243                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    10.115226                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        34742                       # number of writebacks
system.cpu.dcache.writebacks::total             34742                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        61062                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        61062                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        61062                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        61062                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        36539                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        36539                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        37002                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        37002                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    647049996                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    647049996                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    652680496                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    652680496                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.026920                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.026920                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.027095                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.027095                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 17708.475766                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 17708.475766                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 17639.059943                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 17639.059943                       # average overall mshr miss latency
system.cpu.dcache.replacements                  36746                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       912380                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          912380                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        81120                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         81120                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    889481000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    889481000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       993500                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       993500                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.081651                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.081651                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 10965.002465                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 10965.002465                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        61056                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        61056                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        20064                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        20064                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    263781500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    263781500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.020195                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.020195                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 13147.004585                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 13147.004585                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       347337                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         347337                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        16481                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        16481                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    399934495                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    399934495                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       363818                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       363818                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.045300                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.045300                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 24266.397367                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 24266.397367                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            6                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            6                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        16475                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        16475                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    383268496                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    383268496                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.045284                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.045284                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 23263.641639                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 23263.641639                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         7678                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          7678                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data          646                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total          646                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8324                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8324                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.077607                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.077607                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data          463                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total          463                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      5630500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      5630500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.055622                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.055622                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 12160.907127                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 12160.907127                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   2300744500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           252.790496                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1304397                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             37002                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             35.252067                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            190500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   252.790496                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.987463                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.987463                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           90                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          166                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2768286                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2768286                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2300744500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON   2300744500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                 1373243                       # Number of BP lookups
system.cpu.branchPred.condPredicted           1202062                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             80631                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               744221                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                  738430                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.221871                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                   40246                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 15                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups           14748                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              10947                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             3801                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          762                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts         3209844                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             215                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             77268                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples      3978288                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     1.769246                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.545554                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0         1933896     48.61%     48.61% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1          676546     17.01%     65.62% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2          321349      8.08%     73.69% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3          336981      8.47%     82.17% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4          152650      3.84%     86.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5           68495      1.72%     87.72% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6           50625      1.27%     89.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7           50410      1.27%     90.26% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8          387336      9.74%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total      3978288                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted              3826375                       # Number of instructions committed
system.cpu.commit.opsCommitted                7038570                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                     1155951                       # Number of memory references committed
system.cpu.commit.loads                        792837                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     810777                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                     123616                       # Number of committed floating point instructions.
system.cpu.commit.integer                     6818878                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                 29684                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass       138399      1.97%      1.97% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu      5099121     72.45%     74.41% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult        20122      0.29%     74.70% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv       568663      8.08%     82.78% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd          980      0.01%     82.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     82.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     82.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     82.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     82.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     82.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     82.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     82.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd         2442      0.03%     82.83% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     82.83% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu        30662      0.44%     83.26% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     83.26% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt        11988      0.17%     83.43% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc         8480      0.12%     83.55% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     83.55% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     83.55% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift         1222      0.02%     83.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     83.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     83.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     83.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd           16      0.00%     83.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     83.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     83.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt          393      0.01%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv          131      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead       765079     10.87%     94.45% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite       343517      4.88%     99.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead        27758      0.39%     99.72% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite        19597      0.28%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total      7038570                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples        387336                       # number cycles where commit BW limit reached
system.cpu.thread0.numInsts                   3826375                       # Number of Instructions committed
system.cpu.thread0.numOps                     7038570                       # Number of Ops committed
system.cpu.thread0.numMemRefs                       0                       # Number of Memory References
system.cpu.fetch.icacheStallCycles            1481219                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                        6628233                       # Number of instructions fetch has processed
system.cpu.fetch.branches                     1373243                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             789623                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                       2858988                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                  168002                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                  545                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles          2599                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles            2                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles           84                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                    916279                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                 31106                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples            4427438                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              2.664789                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.389339                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                  2485981     56.15%     56.15% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                    83734      1.89%     58.04% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                   153114      3.46%     61.50% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                   164482      3.72%     65.21% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                   122233      2.76%     67.97% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                   151263      3.42%     71.39% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                   137444      3.10%     74.50% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                   188625      4.26%     78.76% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                   940562     21.24%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total              4427438                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.298434                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.440454                       # Number of inst fetches per cycle

---------- End Simulation Statistics   ----------
