{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1553456570549 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1553456570557 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 24 22:42:50 2019 " "Processing started: Sun Mar 24 22:42:50 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1553456570557 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553456570557 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off de0nano_embedding -c de0nano_embedding " "Command: quartus_map --read_settings_files=on --write_settings_files=off de0nano_embedding -c de0nano_embedding" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553456570557 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1553456571791 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1553456571791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_mux_4to1.v 1 1 " "Found 1 design units, including 1 entities, in source file test_mux_4to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 test_mux_4to1 " "Found entity 1: test_mux_4to1" {  } { { "test_mux_4to1.v" "" { Text "C:/Users/Caner/Desktop/archlabs/lab3/laboratory_practice/test_mux_4to1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553456582043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553456582043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_mux_2to1.v 1 1 " "Found 1 design units, including 1 entities, in source file test_mux_2to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 test_mux_2to1 " "Found entity 1: test_mux_2to1" {  } { { "test_mux_2to1.v" "" { Text "C:/Users/Caner/Desktop/archlabs/lab3/laboratory_practice/test_mux_2to1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553456582053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553456582053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_decoder_2to4.v 1 1 " "Found 1 design units, including 1 entities, in source file test_decoder_2to4.v" { { "Info" "ISGN_ENTITY_NAME" "1 test_decoder_2to4 " "Found entity 1: test_decoder_2to4" {  } { { "test_decoder_2to4.v" "" { Text "C:/Users/Caner/Desktop/archlabs/lab3/laboratory_practice/test_decoder_2to4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553456582063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553456582063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_alu.v 1 1 " "Found 1 design units, including 1 entities, in source file test_alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 test_alu " "Found entity 1: test_alu" {  } { { "test_alu.v" "" { Text "C:/Users/Caner/Desktop/archlabs/lab3/laboratory_practice/test_alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553456582074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553456582074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simple_reg_we.v 1 1 " "Found 1 design units, including 1 entities, in source file simple_reg_we.v" { { "Info" "ISGN_ENTITY_NAME" "1 simple_reg_we " "Found entity 1: simple_reg_we" {  } { { "simple_reg_we.v" "" { Text "C:/Users/Caner/Desktop/archlabs/lab3/laboratory_practice/simple_reg_we.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553456582084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553456582084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simple_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file simple_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 simple_reg " "Found entity 1: simple_reg" {  } { { "simple_reg.v" "" { Text "C:/Users/Caner/Desktop/archlabs/lab3/laboratory_practice/simple_reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553456582094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553456582094 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "shift_reg.v(10) " "Verilog HDL information at shift_reg.v(10): always construct contains both blocking and non-blocking assignments" {  } { { "shift_reg.v" "" { Text "C:/Users/Caner/Desktop/archlabs/lab3/laboratory_practice/shift_reg.v" 10 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1553456582100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file shift_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift_reg " "Found entity 1: shift_reg" {  } { { "shift_reg.v" "" { Text "C:/Users/Caner/Desktop/archlabs/lab3/laboratory_practice/shift_reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553456582105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553456582105 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "registerfile.bdf " "Can't analyze file -- file registerfile.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1553456582114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.v 1 1 " "Found 1 design units, including 1 entities, in source file regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.v" "" { Text "C:/Users/Caner/Desktop/archlabs/lab3/laboratory_practice/regfile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553456582123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553456582123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_4to1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_4to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_4to1 " "Found entity 1: mux_4to1" {  } { { "mux_4to1.v" "" { Text "C:/Users/Caner/Desktop/archlabs/lab3/laboratory_practice/mux_4to1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553456582132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553456582132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2to1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_2to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2to1 " "Found entity 1: mux_2to1" {  } { { "mux_2to1.v" "" { Text "C:/Users/Caner/Desktop/archlabs/lab3/laboratory_practice/mux_2to1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553456582141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553456582141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "deneme.bdf 1 1 " "Found 1 design units, including 1 entities, in source file deneme.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 deneme " "Found entity 1: deneme" {  } { { "deneme.bdf" "" { Schematic "C:/Users/Caner/Desktop/archlabs/lab3/laboratory_practice/deneme.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553456582146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553456582146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demultiplexer1_4.v 1 1 " "Found 1 design units, including 1 entities, in source file demultiplexer1_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 demultiplexer1_4 " "Found entity 1: demultiplexer1_4" {  } { { "demultiplexer1_4.v" "" { Text "C:/Users/Caner/Desktop/archlabs/lab3/laboratory_practice/demultiplexer1_4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553456582156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553456582156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demultiplexer1_2.v 1 1 " "Found 1 design units, including 1 entities, in source file demultiplexer1_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 demultiplexer1_2 " "Found entity 1: demultiplexer1_2" {  } { { "demultiplexer1_2.v" "" { Text "C:/Users/Caner/Desktop/archlabs/lab3/laboratory_practice/demultiplexer1_2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553456582166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553456582166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_2to4.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder_2to4.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_2to4 " "Found entity 1: decoder_2to4" {  } { { "decoder_2to4.v" "" { Text "C:/Users/Caner/Desktop/archlabs/lab3/laboratory_practice/decoder_2to4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553456582176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553456582176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.bdf 1 1 " "Found 1 design units, including 1 entities, in source file datapath.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.bdf" "" { Schematic "C:/Users/Caner/Desktop/archlabs/lab3/laboratory_practice/datapath.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553456582181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553456582181 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "y Y control_unit.v(9) " "Verilog HDL Declaration information at control_unit.v(9): object \"y\" differs only in case from object \"Y\" in the same scope" {  } { { "control_unit.v" "" { Text "C:/Users/Caner/Desktop/archlabs/lab3/laboratory_practice/control_unit.v" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1553456582187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file control_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "control_unit.v" "" { Text "C:/Users/Caner/Desktop/archlabs/lab3/laboratory_practice/control_unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553456582193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553456582193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "constant_value_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file constant_value_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 constant_value_generator " "Found entity 1: constant_value_generator" {  } { { "constant_value_generator.v" "" { Text "C:/Users/Caner/Desktop/archlabs/lab3/laboratory_practice/constant_value_generator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553456582203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553456582203 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "bit alu.v(13) " "Verilog HDL Declaration warning at alu.v(13): \"bit\" is SystemVerilog-2005 keyword" {  } { { "alu.v" "" { Text "C:/Users/Caner/Desktop/archlabs/lab3/laboratory_practice/alu.v" 13 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1553456582208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "C:/Users/Caner/Desktop/archlabs/lab3/laboratory_practice/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553456582215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553456582215 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "library.v " "Can't analyze file -- file library.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1553456582222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0nano_embedding.v 1 1 " "Found 1 design units, including 1 entities, in source file de0nano_embedding.v" { { "Info" "ISGN_ENTITY_NAME" "1 de0nano_embedding " "Found entity 1: de0nano_embedding" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Desktop/archlabs/lab3/laboratory_practice/de0nano_embedding.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553456582232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553456582232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerfile.v 1 1 " "Found 1 design units, including 1 entities, in source file registerfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 registerfile " "Found entity 1: registerfile" {  } { { "registerfile.v" "" { Text "C:/Users/Caner/Desktop/archlabs/lab3/laboratory_practice/registerfile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553456582244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553456582244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.v 1 1 " "Found 1 design units, including 1 entities, in source file adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.v" "" { Text "C:/Users/Caner/Desktop/archlabs/lab3/laboratory_practice/adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553456582254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553456582254 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "extend.v(12) " "Verilog HDL warning at extend.v(12): extended using \"x\" or \"z\"" {  } { { "extend.v" "" { Text "C:/Users/Caner/Desktop/archlabs/lab3/laboratory_practice/extend.v" 12 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1553456582259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extend.v 1 1 " "Found 1 design units, including 1 entities, in source file extend.v" { { "Info" "ISGN_ENTITY_NAME" "1 extend " "Found entity 1: extend" {  } { { "extend.v" "" { Text "C:/Users/Caner/Desktop/archlabs/lab3/laboratory_practice/extend.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553456582266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553456582266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamem.v 1 1 " "Found 1 design units, including 1 entities, in source file datamem.v" { { "Info" "ISGN_ENTITY_NAME" "1 datamem " "Found entity 1: datamem" {  } { { "datamem.v" "" { Text "C:/Users/Caner/Desktop/archlabs/lab3/laboratory_practice/datamem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553456582277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553456582277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instmem.v 1 1 " "Found 1 design units, including 1 entities, in source file instmem.v" { { "Info" "ISGN_ENTITY_NAME" "1 instmem " "Found entity 1: instmem" {  } { { "instmem.v" "" { Text "C:/Users/Caner/Desktop/archlabs/lab3/laboratory_practice/instmem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553456582289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553456582289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcreg.v 1 1 " "Found 1 design units, including 1 entities, in source file pcreg.v" { { "Info" "ISGN_ENTITY_NAME" "1 pcreg " "Found entity 1: pcreg" {  } { { "pcreg.v" "" { Text "C:/Users/Caner/Desktop/archlabs/lab3/laboratory_practice/pcreg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553456582300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553456582300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "singlecyclearm.bdf 1 1 " "Found 1 design units, including 1 entities, in source file singlecyclearm.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 singlecyclearm " "Found entity 1: singlecyclearm" {  } { { "singlecyclearm.bdf" "" { Schematic "C:/Users/Caner/Desktop/archlabs/lab3/laboratory_practice/singlecyclearm.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553456582305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553456582305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shifter_arm.v 1 1 " "Found 1 design units, including 1 entities, in source file shifter_arm.v" { { "Info" "ISGN_ENTITY_NAME" "1 shifter_arm " "Found entity 1: shifter_arm" {  } { { "shifter_arm.v" "" { Text "C:/Users/Caner/Desktop/archlabs/lab3/laboratory_practice/shifter_arm.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553456582316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553456582316 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "singlearm_decoder_controller.v(27) " "Verilog HDL warning at singlearm_decoder_controller.v(27): extended using \"x\" or \"z\"" {  } { { "singlearm_decoder_controller.v" "" { Text "C:/Users/Caner/Desktop/archlabs/lab3/laboratory_practice/singlearm_decoder_controller.v" 27 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1553456582321 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "singlearm_decoder_controller.v(65) " "Verilog HDL warning at singlearm_decoder_controller.v(65): extended using \"x\" or \"z\"" {  } { { "singlearm_decoder_controller.v" "" { Text "C:/Users/Caner/Desktop/archlabs/lab3/laboratory_practice/singlearm_decoder_controller.v" 65 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1553456582322 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "singlearm_decoder_controller.v(69) " "Verilog HDL warning at singlearm_decoder_controller.v(69): extended using \"x\" or \"z\"" {  } { { "singlearm_decoder_controller.v" "" { Text "C:/Users/Caner/Desktop/archlabs/lab3/laboratory_practice/singlearm_decoder_controller.v" 69 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1553456582322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "singlearm_decoder_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file singlearm_decoder_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 singlearm_decoder_controller " "Found entity 1: singlearm_decoder_controller" {  } { { "singlearm_decoder_controller.v" "" { Text "C:/Users/Caner/Desktop/archlabs/lab3/laboratory_practice/singlearm_decoder_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553456582328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553456582328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "singlearm_conditional_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file singlearm_conditional_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 singlearm_conditional_controller " "Found entity 1: singlearm_conditional_controller" {  } { { "singlearm_conditional_controller.v" "" { Text "C:/Users/Caner/Desktop/archlabs/lab3/laboratory_practice/singlearm_conditional_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553456582338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553456582338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_singlecyclearm.v 1 1 " "Found 1 design units, including 1 entities, in source file test_singlecyclearm.v" { { "Info" "ISGN_ENTITY_NAME" "1 test_singlecyclearm " "Found entity 1: test_singlecyclearm" {  } { { "test_singlecyclearm.v" "" { Text "C:/Users/Caner/Desktop/archlabs/lab3/laboratory_practice/test_singlecyclearm.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553456582349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553456582349 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "singlecyclearm.v " "Can't analyze file -- file singlecyclearm.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1553456582357 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "singlecyclearm " "Elaborating entity \"singlecyclearm\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1553456582437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "singlearm_conditional_controller singlearm_conditional_controller:inst17 " "Elaborating entity \"singlearm_conditional_controller\" for hierarchy \"singlearm_conditional_controller:inst17\"" {  } { { "singlecyclearm.bdf" "inst17" { Schematic "C:/Users/Caner/Desktop/archlabs/lab3/laboratory_practice/singlecyclearm.bdf" { { -304 840 1048 -128 "inst17" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553456582469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "singlearm_decoder_controller singlearm_decoder_controller:inst16 " "Elaborating entity \"singlearm_decoder_controller\" for hierarchy \"singlearm_decoder_controller:inst16\"" {  } { { "singlecyclearm.bdf" "inst16" { Schematic "C:/Users/Caner/Desktop/archlabs/lab3/laboratory_practice/singlecyclearm.bdf" { { -304 504 720 -64 "inst16" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553456582487 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "NoWrite singlearm_decoder_controller.v(36) " "Verilog HDL Always Construct warning at singlearm_decoder_controller.v(36): inferring latch(es) for variable \"NoWrite\", which holds its previous value in one or more paths through the always construct" {  } { { "singlearm_decoder_controller.v" "" { Text "C:/Users/Caner/Desktop/archlabs/lab3/laboratory_practice/singlearm_decoder_controller.v" 36 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1553456582488 "|singlecyclearm|singlearm_decoder_controller:inst16"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "shift singlearm_decoder_controller.v(36) " "Verilog HDL Always Construct warning at singlearm_decoder_controller.v(36): inferring latch(es) for variable \"shift\", which holds its previous value in one or more paths through the always construct" {  } { { "singlearm_decoder_controller.v" "" { Text "C:/Users/Caner/Desktop/archlabs/lab3/laboratory_practice/singlearm_decoder_controller.v" 36 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1553456582488 "|singlecyclearm|singlearm_decoder_controller:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shift singlearm_decoder_controller.v(79) " "Inferred latch for \"shift\" at singlearm_decoder_controller.v(79)" {  } { { "singlearm_decoder_controller.v" "" { Text "C:/Users/Caner/Desktop/archlabs/lab3/laboratory_practice/singlearm_decoder_controller.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553456582488 "|singlecyclearm|singlearm_decoder_controller:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NoWrite singlearm_decoder_controller.v(79) " "Inferred latch for \"NoWrite\" at singlearm_decoder_controller.v(79)" {  } { { "singlearm_decoder_controller.v" "" { Text "C:/Users/Caner/Desktop/archlabs/lab3/laboratory_practice/singlearm_decoder_controller.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553456582488 "|singlecyclearm|singlearm_decoder_controller:inst16"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instmem instmem:inst11 " "Elaborating entity \"instmem\" for hierarchy \"instmem:inst11\"" {  } { { "singlecyclearm.bdf" "inst11" { Schematic "C:/Users/Caner/Desktop/archlabs/lab3/laboratory_practice/singlecyclearm.bdf" { { 208 -56 128 288 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553456582506 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "inst.data_a 0 instmem.v(6) " "Net \"inst.data_a\" at instmem.v(6) has no driver or initial value, using a default initial value '0'" {  } { { "instmem.v" "" { Text "C:/Users/Caner/Desktop/archlabs/lab3/laboratory_practice/instmem.v" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1553456582512 "|singlecyclearm|instmem:inst11"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "inst.waddr_a 0 instmem.v(6) " "Net \"inst.waddr_a\" at instmem.v(6) has no driver or initial value, using a default initial value '0'" {  } { { "instmem.v" "" { Text "C:/Users/Caner/Desktop/archlabs/lab3/laboratory_practice/instmem.v" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1553456582512 "|singlecyclearm|instmem:inst11"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "inst.we_a 0 instmem.v(6) " "Net \"inst.we_a\" at instmem.v(6) has no driver or initial value, using a default initial value '0'" {  } { { "instmem.v" "" { Text "C:/Users/Caner/Desktop/archlabs/lab3/laboratory_practice/instmem.v" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1553456582512 "|singlecyclearm|instmem:inst11"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pcreg pcreg:inst9 " "Elaborating entity \"pcreg\" for hierarchy \"pcreg:inst9\"" {  } { { "singlecyclearm.bdf" "inst9" { Schematic "C:/Users/Caner/Desktop/archlabs/lab3/laboratory_practice/singlecyclearm.bdf" { { 192 -264 -104 272 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553456582532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2to1 mux_2to1:inst8 " "Elaborating entity \"mux_2to1\" for hierarchy \"mux_2to1:inst8\"" {  } { { "singlecyclearm.bdf" "inst8" { Schematic "C:/Users/Caner/Desktop/archlabs/lab3/laboratory_practice/singlecyclearm.bdf" { { 208 -496 -312 320 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553456582548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder adder:inst14 " "Elaborating entity \"adder\" for hierarchy \"adder:inst14\"" {  } { { "singlecyclearm.bdf" "inst14" { Schematic "C:/Users/Caner/Desktop/archlabs/lab3/laboratory_practice/singlecyclearm.bdf" { { 472 -88 88 552 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553456582565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "constant_value_generator constant_value_generator:inst1 " "Elaborating entity \"constant_value_generator\" for hierarchy \"constant_value_generator:inst1\"" {  } { { "singlecyclearm.bdf" "inst1" { Schematic "C:/Users/Caner/Desktop/archlabs/lab3/laboratory_practice/singlecyclearm.bdf" { { 488 -328 -136 568 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553456582581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:inst3 " "Elaborating entity \"alu\" for hierarchy \"alu:inst3\"" {  } { { "singlecyclearm.bdf" "inst3" { Schematic "C:/Users/Caner/Desktop/archlabs/lab3/laboratory_practice/singlecyclearm.bdf" { { 168 1440 1632 312 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553456582602 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "negative_output alu.v(10) " "Verilog HDL or VHDL warning at alu.v(10): object \"negative_output\" assigned a value but never read" {  } { { "alu.v" "" { Text "C:/Users/Caner/Desktop/archlabs/lab3/laboratory_practice/alu.v" 10 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1553456582602 "|singlecyclearm|alu:inst3"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "bit alu.v(13) " "Verilog HDL or VHDL warning at alu.v(13): object \"bit\" assigned a value but never read" {  } { { "alu.v" "" { Text "C:/Users/Caner/Desktop/archlabs/lab3/laboratory_practice/alu.v" 13 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1553456582602 "|singlecyclearm|alu:inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 alu.v(25) " "Verilog HDL assignment warning at alu.v(25): truncated value with size 32 to match size of target (1)" {  } { { "alu.v" "" { Text "C:/Users/Caner/Desktop/archlabs/lab3/laboratory_practice/alu.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1553456582603 "|singlecyclearm|alu:inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 alu.v(41) " "Verilog HDL assignment warning at alu.v(41): truncated value with size 32 to match size of target (1)" {  } { { "alu.v" "" { Text "C:/Users/Caner/Desktop/archlabs/lab3/laboratory_practice/alu.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1553456582603 "|singlecyclearm|alu:inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 alu.v(59) " "Verilog HDL assignment warning at alu.v(59): truncated value with size 32 to match size of target (1)" {  } { { "alu.v" "" { Text "C:/Users/Caner/Desktop/archlabs/lab3/laboratory_practice/alu.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1553456582604 "|singlecyclearm|alu:inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 alu.v(72) " "Verilog HDL assignment warning at alu.v(72): truncated value with size 32 to match size of target (1)" {  } { { "alu.v" "" { Text "C:/Users/Caner/Desktop/archlabs/lab3/laboratory_practice/alu.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1553456582604 "|singlecyclearm|alu:inst3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registerfile registerfile:inst " "Elaborating entity \"registerfile\" for hierarchy \"registerfile:inst\"" {  } { { "singlecyclearm.bdf" "inst" { Schematic "C:/Users/Caner/Desktop/archlabs/lab3/laboratory_practice/singlecyclearm.bdf" { { 144 800 976 320 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553456582629 ""}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "regs registerfile.v(9) " "Verilog HDL warning at registerfile.v(9): initial value for variable regs should be constant" {  } { { "registerfile.v" "" { Text "C:/Users/Caner/Desktop/archlabs/lab3/laboratory_practice/registerfile.v" 9 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Analysis & Synthesis" 0 -1 1553456582629 "|singlecyclearm|registerfile:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2to1 mux_2to1:inst4 " "Elaborating entity \"mux_2to1\" for hierarchy \"mux_2to1:inst4\"" {  } { { "singlecyclearm.bdf" "inst4" { Schematic "C:/Users/Caner/Desktop/archlabs/lab3/laboratory_practice/singlecyclearm.bdf" { { 88 280 464 200 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553456582697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "constant_value_generator constant_value_generator:inst15 " "Elaborating entity \"constant_value_generator\" for hierarchy \"constant_value_generator:inst15\"" {  } { { "singlecyclearm.bdf" "inst15" { Schematic "C:/Users/Caner/Desktop/archlabs/lab3/laboratory_practice/singlecyclearm.bdf" { { 104 -32 160 184 "inst15" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553456582714 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 constant_value_generator.v(3) " "Verilog HDL assignment warning at constant_value_generator.v(3): truncated value with size 32 to match size of target (4)" {  } { { "constant_value_generator.v" "" { Text "C:/Users/Caner/Desktop/archlabs/lab3/laboratory_practice/constant_value_generator.v" 3 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1553456582715 "|singlecyclearm|constant_value_generator:inst15"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extend extend:inst2 " "Elaborating entity \"extend\" for hierarchy \"extend:inst2\"" {  } { { "singlecyclearm.bdf" "inst2" { Schematic "C:/Users/Caner/Desktop/archlabs/lab3/laboratory_practice/singlecyclearm.bdf" { { 384 656 864 464 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553456582740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shifter_arm shifter_arm:inst77 " "Elaborating entity \"shifter_arm\" for hierarchy \"shifter_arm:inst77\"" {  } { { "singlecyclearm.bdf" "inst77" { Schematic "C:/Users/Caner/Desktop/archlabs/lab3/laboratory_practice/singlecyclearm.bdf" { { 24 1464 1648 104 "inst77" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553456582759 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out shifter_arm.v(9) " "Verilog HDL Always Construct warning at shifter_arm.v(9): inferring latch(es) for variable \"out\", which holds its previous value in one or more paths through the always construct" {  } { { "shifter_arm.v" "" { Text "C:/Users/Caner/Desktop/archlabs/lab3/laboratory_practice/shifter_arm.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1553456582760 "|singlecyclearm|shifter_arm:inst77"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[0\] shifter_arm.v(12) " "Inferred latch for \"out\[0\]\" at shifter_arm.v(12)" {  } { { "shifter_arm.v" "" { Text "C:/Users/Caner/Desktop/archlabs/lab3/laboratory_practice/shifter_arm.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553456582761 "|singlecyclearm|shifter_arm:inst77"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[1\] shifter_arm.v(12) " "Inferred latch for \"out\[1\]\" at shifter_arm.v(12)" {  } { { "shifter_arm.v" "" { Text "C:/Users/Caner/Desktop/archlabs/lab3/laboratory_practice/shifter_arm.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553456582761 "|singlecyclearm|shifter_arm:inst77"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[2\] shifter_arm.v(12) " "Inferred latch for \"out\[2\]\" at shifter_arm.v(12)" {  } { { "shifter_arm.v" "" { Text "C:/Users/Caner/Desktop/archlabs/lab3/laboratory_practice/shifter_arm.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553456582761 "|singlecyclearm|shifter_arm:inst77"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[3\] shifter_arm.v(12) " "Inferred latch for \"out\[3\]\" at shifter_arm.v(12)" {  } { { "shifter_arm.v" "" { Text "C:/Users/Caner/Desktop/archlabs/lab3/laboratory_practice/shifter_arm.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553456582761 "|singlecyclearm|shifter_arm:inst77"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[4\] shifter_arm.v(12) " "Inferred latch for \"out\[4\]\" at shifter_arm.v(12)" {  } { { "shifter_arm.v" "" { Text "C:/Users/Caner/Desktop/archlabs/lab3/laboratory_practice/shifter_arm.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553456582761 "|singlecyclearm|shifter_arm:inst77"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[5\] shifter_arm.v(12) " "Inferred latch for \"out\[5\]\" at shifter_arm.v(12)" {  } { { "shifter_arm.v" "" { Text "C:/Users/Caner/Desktop/archlabs/lab3/laboratory_practice/shifter_arm.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553456582761 "|singlecyclearm|shifter_arm:inst77"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[6\] shifter_arm.v(12) " "Inferred latch for \"out\[6\]\" at shifter_arm.v(12)" {  } { { "shifter_arm.v" "" { Text "C:/Users/Caner/Desktop/archlabs/lab3/laboratory_practice/shifter_arm.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553456582761 "|singlecyclearm|shifter_arm:inst77"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[7\] shifter_arm.v(12) " "Inferred latch for \"out\[7\]\" at shifter_arm.v(12)" {  } { { "shifter_arm.v" "" { Text "C:/Users/Caner/Desktop/archlabs/lab3/laboratory_practice/shifter_arm.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553456582761 "|singlecyclearm|shifter_arm:inst77"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[8\] shifter_arm.v(12) " "Inferred latch for \"out\[8\]\" at shifter_arm.v(12)" {  } { { "shifter_arm.v" "" { Text "C:/Users/Caner/Desktop/archlabs/lab3/laboratory_practice/shifter_arm.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553456582761 "|singlecyclearm|shifter_arm:inst77"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[9\] shifter_arm.v(12) " "Inferred latch for \"out\[9\]\" at shifter_arm.v(12)" {  } { { "shifter_arm.v" "" { Text "C:/Users/Caner/Desktop/archlabs/lab3/laboratory_practice/shifter_arm.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553456582761 "|singlecyclearm|shifter_arm:inst77"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[10\] shifter_arm.v(12) " "Inferred latch for \"out\[10\]\" at shifter_arm.v(12)" {  } { { "shifter_arm.v" "" { Text "C:/Users/Caner/Desktop/archlabs/lab3/laboratory_practice/shifter_arm.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553456582761 "|singlecyclearm|shifter_arm:inst77"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[11\] shifter_arm.v(12) " "Inferred latch for \"out\[11\]\" at shifter_arm.v(12)" {  } { { "shifter_arm.v" "" { Text "C:/Users/Caner/Desktop/archlabs/lab3/laboratory_practice/shifter_arm.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553456582761 "|singlecyclearm|shifter_arm:inst77"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[12\] shifter_arm.v(12) " "Inferred latch for \"out\[12\]\" at shifter_arm.v(12)" {  } { { "shifter_arm.v" "" { Text "C:/Users/Caner/Desktop/archlabs/lab3/laboratory_practice/shifter_arm.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553456582762 "|singlecyclearm|shifter_arm:inst77"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[13\] shifter_arm.v(12) " "Inferred latch for \"out\[13\]\" at shifter_arm.v(12)" {  } { { "shifter_arm.v" "" { Text "C:/Users/Caner/Desktop/archlabs/lab3/laboratory_practice/shifter_arm.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553456582762 "|singlecyclearm|shifter_arm:inst77"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[14\] shifter_arm.v(12) " "Inferred latch for \"out\[14\]\" at shifter_arm.v(12)" {  } { { "shifter_arm.v" "" { Text "C:/Users/Caner/Desktop/archlabs/lab3/laboratory_practice/shifter_arm.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553456582762 "|singlecyclearm|shifter_arm:inst77"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[15\] shifter_arm.v(12) " "Inferred latch for \"out\[15\]\" at shifter_arm.v(12)" {  } { { "shifter_arm.v" "" { Text "C:/Users/Caner/Desktop/archlabs/lab3/laboratory_practice/shifter_arm.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553456582762 "|singlecyclearm|shifter_arm:inst77"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[16\] shifter_arm.v(12) " "Inferred latch for \"out\[16\]\" at shifter_arm.v(12)" {  } { { "shifter_arm.v" "" { Text "C:/Users/Caner/Desktop/archlabs/lab3/laboratory_practice/shifter_arm.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553456582762 "|singlecyclearm|shifter_arm:inst77"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[17\] shifter_arm.v(12) " "Inferred latch for \"out\[17\]\" at shifter_arm.v(12)" {  } { { "shifter_arm.v" "" { Text "C:/Users/Caner/Desktop/archlabs/lab3/laboratory_practice/shifter_arm.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553456582762 "|singlecyclearm|shifter_arm:inst77"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[18\] shifter_arm.v(12) " "Inferred latch for \"out\[18\]\" at shifter_arm.v(12)" {  } { { "shifter_arm.v" "" { Text "C:/Users/Caner/Desktop/archlabs/lab3/laboratory_practice/shifter_arm.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553456582762 "|singlecyclearm|shifter_arm:inst77"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[19\] shifter_arm.v(12) " "Inferred latch for \"out\[19\]\" at shifter_arm.v(12)" {  } { { "shifter_arm.v" "" { Text "C:/Users/Caner/Desktop/archlabs/lab3/laboratory_practice/shifter_arm.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553456582762 "|singlecyclearm|shifter_arm:inst77"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[20\] shifter_arm.v(12) " "Inferred latch for \"out\[20\]\" at shifter_arm.v(12)" {  } { { "shifter_arm.v" "" { Text "C:/Users/Caner/Desktop/archlabs/lab3/laboratory_practice/shifter_arm.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553456582762 "|singlecyclearm|shifter_arm:inst77"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[21\] shifter_arm.v(12) " "Inferred latch for \"out\[21\]\" at shifter_arm.v(12)" {  } { { "shifter_arm.v" "" { Text "C:/Users/Caner/Desktop/archlabs/lab3/laboratory_practice/shifter_arm.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553456582762 "|singlecyclearm|shifter_arm:inst77"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[22\] shifter_arm.v(12) " "Inferred latch for \"out\[22\]\" at shifter_arm.v(12)" {  } { { "shifter_arm.v" "" { Text "C:/Users/Caner/Desktop/archlabs/lab3/laboratory_practice/shifter_arm.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553456582762 "|singlecyclearm|shifter_arm:inst77"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[23\] shifter_arm.v(12) " "Inferred latch for \"out\[23\]\" at shifter_arm.v(12)" {  } { { "shifter_arm.v" "" { Text "C:/Users/Caner/Desktop/archlabs/lab3/laboratory_practice/shifter_arm.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553456582762 "|singlecyclearm|shifter_arm:inst77"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[24\] shifter_arm.v(12) " "Inferred latch for \"out\[24\]\" at shifter_arm.v(12)" {  } { { "shifter_arm.v" "" { Text "C:/Users/Caner/Desktop/archlabs/lab3/laboratory_practice/shifter_arm.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553456582762 "|singlecyclearm|shifter_arm:inst77"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[25\] shifter_arm.v(12) " "Inferred latch for \"out\[25\]\" at shifter_arm.v(12)" {  } { { "shifter_arm.v" "" { Text "C:/Users/Caner/Desktop/archlabs/lab3/laboratory_practice/shifter_arm.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553456582762 "|singlecyclearm|shifter_arm:inst77"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[26\] shifter_arm.v(12) " "Inferred latch for \"out\[26\]\" at shifter_arm.v(12)" {  } { { "shifter_arm.v" "" { Text "C:/Users/Caner/Desktop/archlabs/lab3/laboratory_practice/shifter_arm.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553456582763 "|singlecyclearm|shifter_arm:inst77"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[27\] shifter_arm.v(12) " "Inferred latch for \"out\[27\]\" at shifter_arm.v(12)" {  } { { "shifter_arm.v" "" { Text "C:/Users/Caner/Desktop/archlabs/lab3/laboratory_practice/shifter_arm.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553456582763 "|singlecyclearm|shifter_arm:inst77"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[28\] shifter_arm.v(12) " "Inferred latch for \"out\[28\]\" at shifter_arm.v(12)" {  } { { "shifter_arm.v" "" { Text "C:/Users/Caner/Desktop/archlabs/lab3/laboratory_practice/shifter_arm.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553456582763 "|singlecyclearm|shifter_arm:inst77"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[29\] shifter_arm.v(12) " "Inferred latch for \"out\[29\]\" at shifter_arm.v(12)" {  } { { "shifter_arm.v" "" { Text "C:/Users/Caner/Desktop/archlabs/lab3/laboratory_practice/shifter_arm.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553456582763 "|singlecyclearm|shifter_arm:inst77"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[30\] shifter_arm.v(12) " "Inferred latch for \"out\[30\]\" at shifter_arm.v(12)" {  } { { "shifter_arm.v" "" { Text "C:/Users/Caner/Desktop/archlabs/lab3/laboratory_practice/shifter_arm.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553456582763 "|singlecyclearm|shifter_arm:inst77"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[31\] shifter_arm.v(12) " "Inferred latch for \"out\[31\]\" at shifter_arm.v(12)" {  } { { "shifter_arm.v" "" { Text "C:/Users/Caner/Desktop/archlabs/lab3/laboratory_practice/shifter_arm.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553456582763 "|singlecyclearm|shifter_arm:inst77"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datamem datamem:inst12 " "Elaborating entity \"datamem\" for hierarchy \"datamem:inst12\"" {  } { { "singlecyclearm.bdf" "inst12" { Schematic "C:/Users/Caner/Desktop/archlabs/lab3/laboratory_practice/singlecyclearm.bdf" { { 184 1760 1928 296 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553456582785 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "datamem:inst12\|data " "RAM logic \"datamem:inst12\|data\" is uninferred due to asynchronous read logic" {  } { { "datamem.v" "data" { Text "C:/Users/Caner/Desktop/archlabs/lab3/laboratory_practice/datamem.v" 5 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1553456583187 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1553456583187 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/Caner/Desktop/archlabs/lab3/laboratory_practice/db/de0nano_embedding.ram0_instmem_1872dfab.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/Caner/Desktop/archlabs/lab3/laboratory_practice/db/de0nano_embedding.ram0_instmem_1872dfab.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1553456583445 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "singlearm_decoder_controller:inst16\|NoWrite " "Latch singlearm_decoder_controller:inst16\|NoWrite has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pcreg:inst9\|b\[3\] " "Ports D and ENA on the latch are fed by the same signal pcreg:inst9\|b\[3\]" {  } { { "pcreg.v" "" { Text "C:/Users/Caner/Desktop/archlabs/lab3/laboratory_practice/pcreg.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1553456585472 ""}  } { { "singlearm_decoder_controller.v" "" { Text "C:/Users/Caner/Desktop/archlabs/lab3/laboratory_practice/singlearm_decoder_controller.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1553456585472 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "shifter_arm:inst77\|out\[31\] " "Latch shifter_arm:inst77\|out\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pcreg:inst9\|b\[4\] " "Ports D and ENA on the latch are fed by the same signal pcreg:inst9\|b\[4\]" {  } { { "pcreg.v" "" { Text "C:/Users/Caner/Desktop/archlabs/lab3/laboratory_practice/pcreg.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1553456585472 ""}  } { { "shifter_arm.v" "" { Text "C:/Users/Caner/Desktop/archlabs/lab3/laboratory_practice/shifter_arm.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1553456585472 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "singlearm_decoder_controller:inst16\|shift " "Latch singlearm_decoder_controller:inst16\|shift has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pcreg:inst9\|b\[3\] " "Ports D and ENA on the latch are fed by the same signal pcreg:inst9\|b\[3\]" {  } { { "pcreg.v" "" { Text "C:/Users/Caner/Desktop/archlabs/lab3/laboratory_practice/pcreg.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1553456585472 ""}  } { { "singlearm_decoder_controller.v" "" { Text "C:/Users/Caner/Desktop/archlabs/lab3/laboratory_practice/singlearm_decoder_controller.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1553456585472 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "shifter_arm:inst77\|out\[30\] " "Latch shifter_arm:inst77\|out\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pcreg:inst9\|b\[4\] " "Ports D and ENA on the latch are fed by the same signal pcreg:inst9\|b\[4\]" {  } { { "pcreg.v" "" { Text "C:/Users/Caner/Desktop/archlabs/lab3/laboratory_practice/pcreg.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1553456585472 ""}  } { { "shifter_arm.v" "" { Text "C:/Users/Caner/Desktop/archlabs/lab3/laboratory_practice/shifter_arm.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1553456585472 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "shifter_arm:inst77\|out\[29\] " "Latch shifter_arm:inst77\|out\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pcreg:inst9\|b\[3\] " "Ports D and ENA on the latch are fed by the same signal pcreg:inst9\|b\[3\]" {  } { { "pcreg.v" "" { Text "C:/Users/Caner/Desktop/archlabs/lab3/laboratory_practice/pcreg.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1553456585472 ""}  } { { "shifter_arm.v" "" { Text "C:/Users/Caner/Desktop/archlabs/lab3/laboratory_practice/shifter_arm.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1553456585472 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "shifter_arm:inst77\|out\[28\] " "Latch shifter_arm:inst77\|out\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pcreg:inst9\|b\[3\] " "Ports D and ENA on the latch are fed by the same signal pcreg:inst9\|b\[3\]" {  } { { "pcreg.v" "" { Text "C:/Users/Caner/Desktop/archlabs/lab3/laboratory_practice/pcreg.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1553456585472 ""}  } { { "shifter_arm.v" "" { Text "C:/Users/Caner/Desktop/archlabs/lab3/laboratory_practice/shifter_arm.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1553456585472 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "shifter_arm:inst77\|out\[27\] " "Latch shifter_arm:inst77\|out\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pcreg:inst9\|b\[3\] " "Ports D and ENA on the latch are fed by the same signal pcreg:inst9\|b\[3\]" {  } { { "pcreg.v" "" { Text "C:/Users/Caner/Desktop/archlabs/lab3/laboratory_practice/pcreg.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1553456585472 ""}  } { { "shifter_arm.v" "" { Text "C:/Users/Caner/Desktop/archlabs/lab3/laboratory_practice/shifter_arm.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1553456585472 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "shifter_arm:inst77\|out\[26\] " "Latch shifter_arm:inst77\|out\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pcreg:inst9\|b\[3\] " "Ports D and ENA on the latch are fed by the same signal pcreg:inst9\|b\[3\]" {  } { { "pcreg.v" "" { Text "C:/Users/Caner/Desktop/archlabs/lab3/laboratory_practice/pcreg.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1553456585472 ""}  } { { "shifter_arm.v" "" { Text "C:/Users/Caner/Desktop/archlabs/lab3/laboratory_practice/shifter_arm.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1553456585472 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "shifter_arm:inst77\|out\[25\] " "Latch shifter_arm:inst77\|out\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pcreg:inst9\|b\[3\] " "Ports D and ENA on the latch are fed by the same signal pcreg:inst9\|b\[3\]" {  } { { "pcreg.v" "" { Text "C:/Users/Caner/Desktop/archlabs/lab3/laboratory_practice/pcreg.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1553456585472 ""}  } { { "shifter_arm.v" "" { Text "C:/Users/Caner/Desktop/archlabs/lab3/laboratory_practice/shifter_arm.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1553456585472 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "shifter_arm:inst77\|out\[24\] " "Latch shifter_arm:inst77\|out\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pcreg:inst9\|b\[3\] " "Ports D and ENA on the latch are fed by the same signal pcreg:inst9\|b\[3\]" {  } { { "pcreg.v" "" { Text "C:/Users/Caner/Desktop/archlabs/lab3/laboratory_practice/pcreg.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1553456585473 ""}  } { { "shifter_arm.v" "" { Text "C:/Users/Caner/Desktop/archlabs/lab3/laboratory_practice/shifter_arm.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1553456585473 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "shifter_arm:inst77\|out\[23\] " "Latch shifter_arm:inst77\|out\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pcreg:inst9\|b\[4\] " "Ports D and ENA on the latch are fed by the same signal pcreg:inst9\|b\[4\]" {  } { { "pcreg.v" "" { Text "C:/Users/Caner/Desktop/archlabs/lab3/laboratory_practice/pcreg.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1553456585473 ""}  } { { "shifter_arm.v" "" { Text "C:/Users/Caner/Desktop/archlabs/lab3/laboratory_practice/shifter_arm.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1553456585473 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "shifter_arm:inst77\|out\[22\] " "Latch shifter_arm:inst77\|out\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pcreg:inst9\|b\[4\] " "Ports D and ENA on the latch are fed by the same signal pcreg:inst9\|b\[4\]" {  } { { "pcreg.v" "" { Text "C:/Users/Caner/Desktop/archlabs/lab3/laboratory_practice/pcreg.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1553456585473 ""}  } { { "shifter_arm.v" "" { Text "C:/Users/Caner/Desktop/archlabs/lab3/laboratory_practice/shifter_arm.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1553456585473 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "shifter_arm:inst77\|out\[21\] " "Latch shifter_arm:inst77\|out\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pcreg:inst9\|b\[4\] " "Ports D and ENA on the latch are fed by the same signal pcreg:inst9\|b\[4\]" {  } { { "pcreg.v" "" { Text "C:/Users/Caner/Desktop/archlabs/lab3/laboratory_practice/pcreg.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1553456585473 ""}  } { { "shifter_arm.v" "" { Text "C:/Users/Caner/Desktop/archlabs/lab3/laboratory_practice/shifter_arm.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1553456585473 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "shifter_arm:inst77\|out\[20\] " "Latch shifter_arm:inst77\|out\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pcreg:inst9\|b\[4\] " "Ports D and ENA on the latch are fed by the same signal pcreg:inst9\|b\[4\]" {  } { { "pcreg.v" "" { Text "C:/Users/Caner/Desktop/archlabs/lab3/laboratory_practice/pcreg.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1553456585473 ""}  } { { "shifter_arm.v" "" { Text "C:/Users/Caner/Desktop/archlabs/lab3/laboratory_practice/shifter_arm.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1553456585473 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "shifter_arm:inst77\|out\[19\] " "Latch shifter_arm:inst77\|out\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pcreg:inst9\|b\[4\] " "Ports D and ENA on the latch are fed by the same signal pcreg:inst9\|b\[4\]" {  } { { "pcreg.v" "" { Text "C:/Users/Caner/Desktop/archlabs/lab3/laboratory_practice/pcreg.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1553456585473 ""}  } { { "shifter_arm.v" "" { Text "C:/Users/Caner/Desktop/archlabs/lab3/laboratory_practice/shifter_arm.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1553456585473 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "shifter_arm:inst77\|out\[18\] " "Latch shifter_arm:inst77\|out\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pcreg:inst9\|b\[4\] " "Ports D and ENA on the latch are fed by the same signal pcreg:inst9\|b\[4\]" {  } { { "pcreg.v" "" { Text "C:/Users/Caner/Desktop/archlabs/lab3/laboratory_practice/pcreg.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1553456585473 ""}  } { { "shifter_arm.v" "" { Text "C:/Users/Caner/Desktop/archlabs/lab3/laboratory_practice/shifter_arm.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1553456585473 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "shifter_arm:inst77\|out\[17\] " "Latch shifter_arm:inst77\|out\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pcreg:inst9\|b\[4\] " "Ports D and ENA on the latch are fed by the same signal pcreg:inst9\|b\[4\]" {  } { { "pcreg.v" "" { Text "C:/Users/Caner/Desktop/archlabs/lab3/laboratory_practice/pcreg.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1553456585473 ""}  } { { "shifter_arm.v" "" { Text "C:/Users/Caner/Desktop/archlabs/lab3/laboratory_practice/shifter_arm.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1553456585473 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "shifter_arm:inst77\|out\[16\] " "Latch shifter_arm:inst77\|out\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pcreg:inst9\|b\[4\] " "Ports D and ENA on the latch are fed by the same signal pcreg:inst9\|b\[4\]" {  } { { "pcreg.v" "" { Text "C:/Users/Caner/Desktop/archlabs/lab3/laboratory_practice/pcreg.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1553456585473 ""}  } { { "shifter_arm.v" "" { Text "C:/Users/Caner/Desktop/archlabs/lab3/laboratory_practice/shifter_arm.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1553456585473 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "shifter_arm:inst77\|out\[15\] " "Latch shifter_arm:inst77\|out\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pcreg:inst9\|b\[4\] " "Ports D and ENA on the latch are fed by the same signal pcreg:inst9\|b\[4\]" {  } { { "pcreg.v" "" { Text "C:/Users/Caner/Desktop/archlabs/lab3/laboratory_practice/pcreg.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1553456585473 ""}  } { { "shifter_arm.v" "" { Text "C:/Users/Caner/Desktop/archlabs/lab3/laboratory_practice/shifter_arm.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1553456585473 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "shifter_arm:inst77\|out\[14\] " "Latch shifter_arm:inst77\|out\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pcreg:inst9\|b\[4\] " "Ports D and ENA on the latch are fed by the same signal pcreg:inst9\|b\[4\]" {  } { { "pcreg.v" "" { Text "C:/Users/Caner/Desktop/archlabs/lab3/laboratory_practice/pcreg.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1553456585473 ""}  } { { "shifter_arm.v" "" { Text "C:/Users/Caner/Desktop/archlabs/lab3/laboratory_practice/shifter_arm.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1553456585473 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "shifter_arm:inst77\|out\[13\] " "Latch shifter_arm:inst77\|out\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pcreg:inst9\|b\[4\] " "Ports D and ENA on the latch are fed by the same signal pcreg:inst9\|b\[4\]" {  } { { "pcreg.v" "" { Text "C:/Users/Caner/Desktop/archlabs/lab3/laboratory_practice/pcreg.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1553456585474 ""}  } { { "shifter_arm.v" "" { Text "C:/Users/Caner/Desktop/archlabs/lab3/laboratory_practice/shifter_arm.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1553456585474 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "shifter_arm:inst77\|out\[12\] " "Latch shifter_arm:inst77\|out\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pcreg:inst9\|b\[4\] " "Ports D and ENA on the latch are fed by the same signal pcreg:inst9\|b\[4\]" {  } { { "pcreg.v" "" { Text "C:/Users/Caner/Desktop/archlabs/lab3/laboratory_practice/pcreg.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1553456585474 ""}  } { { "shifter_arm.v" "" { Text "C:/Users/Caner/Desktop/archlabs/lab3/laboratory_practice/shifter_arm.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1553456585474 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "shifter_arm:inst77\|out\[11\] " "Latch shifter_arm:inst77\|out\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pcreg:inst9\|b\[4\] " "Ports D and ENA on the latch are fed by the same signal pcreg:inst9\|b\[4\]" {  } { { "pcreg.v" "" { Text "C:/Users/Caner/Desktop/archlabs/lab3/laboratory_practice/pcreg.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1553456585474 ""}  } { { "shifter_arm.v" "" { Text "C:/Users/Caner/Desktop/archlabs/lab3/laboratory_practice/shifter_arm.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1553456585474 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "shifter_arm:inst77\|out\[10\] " "Latch shifter_arm:inst77\|out\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pcreg:inst9\|b\[4\] " "Ports D and ENA on the latch are fed by the same signal pcreg:inst9\|b\[4\]" {  } { { "pcreg.v" "" { Text "C:/Users/Caner/Desktop/archlabs/lab3/laboratory_practice/pcreg.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1553456585474 ""}  } { { "shifter_arm.v" "" { Text "C:/Users/Caner/Desktop/archlabs/lab3/laboratory_practice/shifter_arm.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1553456585474 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "shifter_arm:inst77\|out\[9\] " "Latch shifter_arm:inst77\|out\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pcreg:inst9\|b\[4\] " "Ports D and ENA on the latch are fed by the same signal pcreg:inst9\|b\[4\]" {  } { { "pcreg.v" "" { Text "C:/Users/Caner/Desktop/archlabs/lab3/laboratory_practice/pcreg.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1553456585474 ""}  } { { "shifter_arm.v" "" { Text "C:/Users/Caner/Desktop/archlabs/lab3/laboratory_practice/shifter_arm.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1553456585474 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "shifter_arm:inst77\|out\[8\] " "Latch shifter_arm:inst77\|out\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pcreg:inst9\|b\[4\] " "Ports D and ENA on the latch are fed by the same signal pcreg:inst9\|b\[4\]" {  } { { "pcreg.v" "" { Text "C:/Users/Caner/Desktop/archlabs/lab3/laboratory_practice/pcreg.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1553456585474 ""}  } { { "shifter_arm.v" "" { Text "C:/Users/Caner/Desktop/archlabs/lab3/laboratory_practice/shifter_arm.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1553456585474 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "shifter_arm:inst77\|out\[7\] " "Latch shifter_arm:inst77\|out\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pcreg:inst9\|b\[3\] " "Ports D and ENA on the latch are fed by the same signal pcreg:inst9\|b\[3\]" {  } { { "pcreg.v" "" { Text "C:/Users/Caner/Desktop/archlabs/lab3/laboratory_practice/pcreg.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1553456585474 ""}  } { { "shifter_arm.v" "" { Text "C:/Users/Caner/Desktop/archlabs/lab3/laboratory_practice/shifter_arm.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1553456585474 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "shifter_arm:inst77\|out\[6\] " "Latch shifter_arm:inst77\|out\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pcreg:inst9\|b\[3\] " "Ports D and ENA on the latch are fed by the same signal pcreg:inst9\|b\[3\]" {  } { { "pcreg.v" "" { Text "C:/Users/Caner/Desktop/archlabs/lab3/laboratory_practice/pcreg.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1553456585474 ""}  } { { "shifter_arm.v" "" { Text "C:/Users/Caner/Desktop/archlabs/lab3/laboratory_practice/shifter_arm.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1553456585474 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "shifter_arm:inst77\|out\[5\] " "Latch shifter_arm:inst77\|out\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pcreg:inst9\|b\[3\] " "Ports D and ENA on the latch are fed by the same signal pcreg:inst9\|b\[3\]" {  } { { "pcreg.v" "" { Text "C:/Users/Caner/Desktop/archlabs/lab3/laboratory_practice/pcreg.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1553456585474 ""}  } { { "shifter_arm.v" "" { Text "C:/Users/Caner/Desktop/archlabs/lab3/laboratory_practice/shifter_arm.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1553456585474 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "shifter_arm:inst77\|out\[4\] " "Latch shifter_arm:inst77\|out\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pcreg:inst9\|b\[3\] " "Ports D and ENA on the latch are fed by the same signal pcreg:inst9\|b\[3\]" {  } { { "pcreg.v" "" { Text "C:/Users/Caner/Desktop/archlabs/lab3/laboratory_practice/pcreg.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1553456585474 ""}  } { { "shifter_arm.v" "" { Text "C:/Users/Caner/Desktop/archlabs/lab3/laboratory_practice/shifter_arm.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1553456585474 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "shifter_arm:inst77\|out\[3\] " "Latch shifter_arm:inst77\|out\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pcreg:inst9\|b\[3\] " "Ports D and ENA on the latch are fed by the same signal pcreg:inst9\|b\[3\]" {  } { { "pcreg.v" "" { Text "C:/Users/Caner/Desktop/archlabs/lab3/laboratory_practice/pcreg.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1553456585474 ""}  } { { "shifter_arm.v" "" { Text "C:/Users/Caner/Desktop/archlabs/lab3/laboratory_practice/shifter_arm.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1553456585474 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "shifter_arm:inst77\|out\[2\] " "Latch shifter_arm:inst77\|out\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pcreg:inst9\|b\[3\] " "Ports D and ENA on the latch are fed by the same signal pcreg:inst9\|b\[3\]" {  } { { "pcreg.v" "" { Text "C:/Users/Caner/Desktop/archlabs/lab3/laboratory_practice/pcreg.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1553456585474 ""}  } { { "shifter_arm.v" "" { Text "C:/Users/Caner/Desktop/archlabs/lab3/laboratory_practice/shifter_arm.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1553456585474 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "shifter_arm:inst77\|out\[1\] " "Latch shifter_arm:inst77\|out\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pcreg:inst9\|b\[4\] " "Ports D and ENA on the latch are fed by the same signal pcreg:inst9\|b\[4\]" {  } { { "pcreg.v" "" { Text "C:/Users/Caner/Desktop/archlabs/lab3/laboratory_practice/pcreg.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1553456585474 ""}  } { { "shifter_arm.v" "" { Text "C:/Users/Caner/Desktop/archlabs/lab3/laboratory_practice/shifter_arm.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1553456585474 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "shifter_arm:inst77\|out\[0\] " "Latch shifter_arm:inst77\|out\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pcreg:inst9\|b\[4\] " "Ports D and ENA on the latch are fed by the same signal pcreg:inst9\|b\[4\]" {  } { { "pcreg.v" "" { Text "C:/Users/Caner/Desktop/archlabs/lab3/laboratory_practice/pcreg.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1553456585475 ""}  } { { "shifter_arm.v" "" { Text "C:/Users/Caner/Desktop/archlabs/lab3/laboratory_practice/shifter_arm.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1553456585475 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "cikaninstruction\[28\] GND " "Pin \"cikaninstruction\[28\]\" is stuck at GND" {  } { { "singlecyclearm.bdf" "" { Schematic "C:/Users/Caner/Desktop/archlabs/lab3/laboratory_practice/singlecyclearm.bdf" { { 32 320 524 48 "cikaninstruction\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553456586989 "|singlecyclearm|cikaninstruction[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "cikaninstruction\[27\] GND " "Pin \"cikaninstruction\[27\]\" is stuck at GND" {  } { { "singlecyclearm.bdf" "" { Schematic "C:/Users/Caner/Desktop/archlabs/lab3/laboratory_practice/singlecyclearm.bdf" { { 32 320 524 48 "cikaninstruction\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553456586989 "|singlecyclearm|cikaninstruction[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "cikaninstruction\[19\] GND " "Pin \"cikaninstruction\[19\]\" is stuck at GND" {  } { { "singlecyclearm.bdf" "" { Schematic "C:/Users/Caner/Desktop/archlabs/lab3/laboratory_practice/singlecyclearm.bdf" { { 32 320 524 48 "cikaninstruction\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553456586989 "|singlecyclearm|cikaninstruction[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "cikaninstruction\[15\] GND " "Pin \"cikaninstruction\[15\]\" is stuck at GND" {  } { { "singlecyclearm.bdf" "" { Schematic "C:/Users/Caner/Desktop/archlabs/lab3/laboratory_practice/singlecyclearm.bdf" { { 32 320 524 48 "cikaninstruction\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553456586989 "|singlecyclearm|cikaninstruction[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "cikaninstruction\[11\] GND " "Pin \"cikaninstruction\[11\]\" is stuck at GND" {  } { { "singlecyclearm.bdf" "" { Schematic "C:/Users/Caner/Desktop/archlabs/lab3/laboratory_practice/singlecyclearm.bdf" { { 32 320 524 48 "cikaninstruction\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553456586989 "|singlecyclearm|cikaninstruction[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "cikaninstruction\[10\] GND " "Pin \"cikaninstruction\[10\]\" is stuck at GND" {  } { { "singlecyclearm.bdf" "" { Schematic "C:/Users/Caner/Desktop/archlabs/lab3/laboratory_practice/singlecyclearm.bdf" { { 32 320 524 48 "cikaninstruction\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553456586989 "|singlecyclearm|cikaninstruction[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "cikaninstruction\[9\] GND " "Pin \"cikaninstruction\[9\]\" is stuck at GND" {  } { { "singlecyclearm.bdf" "" { Schematic "C:/Users/Caner/Desktop/archlabs/lab3/laboratory_practice/singlecyclearm.bdf" { { 32 320 524 48 "cikaninstruction\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553456586989 "|singlecyclearm|cikaninstruction[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "cikaninstruction\[8\] GND " "Pin \"cikaninstruction\[8\]\" is stuck at GND" {  } { { "singlecyclearm.bdf" "" { Schematic "C:/Users/Caner/Desktop/archlabs/lab3/laboratory_practice/singlecyclearm.bdf" { { 32 320 524 48 "cikaninstruction\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553456586989 "|singlecyclearm|cikaninstruction[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "extendout\[31\] GND " "Pin \"extendout\[31\]\" is stuck at GND" {  } { { "singlecyclearm.bdf" "" { Schematic "C:/Users/Caner/Desktop/archlabs/lab3/laboratory_practice/singlecyclearm.bdf" { { 400 1112 1288 416 "extendout\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553456586989 "|singlecyclearm|extendout[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "extendout\[30\] GND " "Pin \"extendout\[30\]\" is stuck at GND" {  } { { "singlecyclearm.bdf" "" { Schematic "C:/Users/Caner/Desktop/archlabs/lab3/laboratory_practice/singlecyclearm.bdf" { { 400 1112 1288 416 "extendout\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553456586989 "|singlecyclearm|extendout[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "extendout\[29\] GND " "Pin \"extendout\[29\]\" is stuck at GND" {  } { { "singlecyclearm.bdf" "" { Schematic "C:/Users/Caner/Desktop/archlabs/lab3/laboratory_practice/singlecyclearm.bdf" { { 400 1112 1288 416 "extendout\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553456586989 "|singlecyclearm|extendout[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "extendout\[28\] GND " "Pin \"extendout\[28\]\" is stuck at GND" {  } { { "singlecyclearm.bdf" "" { Schematic "C:/Users/Caner/Desktop/archlabs/lab3/laboratory_practice/singlecyclearm.bdf" { { 400 1112 1288 416 "extendout\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553456586989 "|singlecyclearm|extendout[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "extendout\[27\] GND " "Pin \"extendout\[27\]\" is stuck at GND" {  } { { "singlecyclearm.bdf" "" { Schematic "C:/Users/Caner/Desktop/archlabs/lab3/laboratory_practice/singlecyclearm.bdf" { { 400 1112 1288 416 "extendout\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553456586989 "|singlecyclearm|extendout[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "extendout\[26\] GND " "Pin \"extendout\[26\]\" is stuck at GND" {  } { { "singlecyclearm.bdf" "" { Schematic "C:/Users/Caner/Desktop/archlabs/lab3/laboratory_practice/singlecyclearm.bdf" { { 400 1112 1288 416 "extendout\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553456586989 "|singlecyclearm|extendout[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "extendout\[25\] GND " "Pin \"extendout\[25\]\" is stuck at GND" {  } { { "singlecyclearm.bdf" "" { Schematic "C:/Users/Caner/Desktop/archlabs/lab3/laboratory_practice/singlecyclearm.bdf" { { 400 1112 1288 416 "extendout\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553456586989 "|singlecyclearm|extendout[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "extendout\[24\] GND " "Pin \"extendout\[24\]\" is stuck at GND" {  } { { "singlecyclearm.bdf" "" { Schematic "C:/Users/Caner/Desktop/archlabs/lab3/laboratory_practice/singlecyclearm.bdf" { { 400 1112 1288 416 "extendout\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553456586989 "|singlecyclearm|extendout[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "extendout\[23\] GND " "Pin \"extendout\[23\]\" is stuck at GND" {  } { { "singlecyclearm.bdf" "" { Schematic "C:/Users/Caner/Desktop/archlabs/lab3/laboratory_practice/singlecyclearm.bdf" { { 400 1112 1288 416 "extendout\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553456586989 "|singlecyclearm|extendout[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "extendout\[22\] GND " "Pin \"extendout\[22\]\" is stuck at GND" {  } { { "singlecyclearm.bdf" "" { Schematic "C:/Users/Caner/Desktop/archlabs/lab3/laboratory_practice/singlecyclearm.bdf" { { 400 1112 1288 416 "extendout\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553456586989 "|singlecyclearm|extendout[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "extendout\[21\] GND " "Pin \"extendout\[21\]\" is stuck at GND" {  } { { "singlecyclearm.bdf" "" { Schematic "C:/Users/Caner/Desktop/archlabs/lab3/laboratory_practice/singlecyclearm.bdf" { { 400 1112 1288 416 "extendout\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553456586989 "|singlecyclearm|extendout[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "extendout\[20\] GND " "Pin \"extendout\[20\]\" is stuck at GND" {  } { { "singlecyclearm.bdf" "" { Schematic "C:/Users/Caner/Desktop/archlabs/lab3/laboratory_practice/singlecyclearm.bdf" { { 400 1112 1288 416 "extendout\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553456586989 "|singlecyclearm|extendout[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "extendout\[19\] GND " "Pin \"extendout\[19\]\" is stuck at GND" {  } { { "singlecyclearm.bdf" "" { Schematic "C:/Users/Caner/Desktop/archlabs/lab3/laboratory_practice/singlecyclearm.bdf" { { 400 1112 1288 416 "extendout\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553456586989 "|singlecyclearm|extendout[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "extendout\[18\] GND " "Pin \"extendout\[18\]\" is stuck at GND" {  } { { "singlecyclearm.bdf" "" { Schematic "C:/Users/Caner/Desktop/archlabs/lab3/laboratory_practice/singlecyclearm.bdf" { { 400 1112 1288 416 "extendout\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553456586989 "|singlecyclearm|extendout[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "extendout\[17\] GND " "Pin \"extendout\[17\]\" is stuck at GND" {  } { { "singlecyclearm.bdf" "" { Schematic "C:/Users/Caner/Desktop/archlabs/lab3/laboratory_practice/singlecyclearm.bdf" { { 400 1112 1288 416 "extendout\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553456586989 "|singlecyclearm|extendout[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "extendout\[16\] GND " "Pin \"extendout\[16\]\" is stuck at GND" {  } { { "singlecyclearm.bdf" "" { Schematic "C:/Users/Caner/Desktop/archlabs/lab3/laboratory_practice/singlecyclearm.bdf" { { 400 1112 1288 416 "extendout\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553456586989 "|singlecyclearm|extendout[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "extendout\[15\] GND " "Pin \"extendout\[15\]\" is stuck at GND" {  } { { "singlecyclearm.bdf" "" { Schematic "C:/Users/Caner/Desktop/archlabs/lab3/laboratory_practice/singlecyclearm.bdf" { { 400 1112 1288 416 "extendout\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553456586989 "|singlecyclearm|extendout[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "extendout\[14\] GND " "Pin \"extendout\[14\]\" is stuck at GND" {  } { { "singlecyclearm.bdf" "" { Schematic "C:/Users/Caner/Desktop/archlabs/lab3/laboratory_practice/singlecyclearm.bdf" { { 400 1112 1288 416 "extendout\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553456586989 "|singlecyclearm|extendout[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "extendout\[13\] GND " "Pin \"extendout\[13\]\" is stuck at GND" {  } { { "singlecyclearm.bdf" "" { Schematic "C:/Users/Caner/Desktop/archlabs/lab3/laboratory_practice/singlecyclearm.bdf" { { 400 1112 1288 416 "extendout\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553456586989 "|singlecyclearm|extendout[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "extendout\[12\] GND " "Pin \"extendout\[12\]\" is stuck at GND" {  } { { "singlecyclearm.bdf" "" { Schematic "C:/Users/Caner/Desktop/archlabs/lab3/laboratory_practice/singlecyclearm.bdf" { { 400 1112 1288 416 "extendout\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553456586989 "|singlecyclearm|extendout[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "extendout\[11\] GND " "Pin \"extendout\[11\]\" is stuck at GND" {  } { { "singlecyclearm.bdf" "" { Schematic "C:/Users/Caner/Desktop/archlabs/lab3/laboratory_practice/singlecyclearm.bdf" { { 400 1112 1288 416 "extendout\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553456586989 "|singlecyclearm|extendout[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "extendout\[10\] GND " "Pin \"extendout\[10\]\" is stuck at GND" {  } { { "singlecyclearm.bdf" "" { Schematic "C:/Users/Caner/Desktop/archlabs/lab3/laboratory_practice/singlecyclearm.bdf" { { 400 1112 1288 416 "extendout\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553456586989 "|singlecyclearm|extendout[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "extendout\[9\] GND " "Pin \"extendout\[9\]\" is stuck at GND" {  } { { "singlecyclearm.bdf" "" { Schematic "C:/Users/Caner/Desktop/archlabs/lab3/laboratory_practice/singlecyclearm.bdf" { { 400 1112 1288 416 "extendout\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553456586989 "|singlecyclearm|extendout[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "extendout\[8\] GND " "Pin \"extendout\[8\]\" is stuck at GND" {  } { { "singlecyclearm.bdf" "" { Schematic "C:/Users/Caner/Desktop/archlabs/lab3/laboratory_practice/singlecyclearm.bdf" { { 400 1112 1288 416 "extendout\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553456586989 "|singlecyclearm|extendout[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pcoutadress\[1\] GND " "Pin \"pcoutadress\[1\]\" is stuck at GND" {  } { { "singlecyclearm.bdf" "" { Schematic "C:/Users/Caner/Desktop/archlabs/lab3/laboratory_practice/singlecyclearm.bdf" { { 40 -72 116 56 "pcoutadress\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553456586989 "|singlecyclearm|pcoutadress[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pcoutadress\[0\] GND " "Pin \"pcoutadress\[0\]\" is stuck at GND" {  } { { "singlecyclearm.bdf" "" { Schematic "C:/Users/Caner/Desktop/archlabs/lab3/laboratory_practice/singlecyclearm.bdf" { { 40 -72 116 56 "pcoutadress\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553456586989 "|singlecyclearm|pcoutadress[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wa3\[3\] GND " "Pin \"wa3\[3\]\" is stuck at GND" {  } { { "singlecyclearm.bdf" "" { Schematic "C:/Users/Caner/Desktop/archlabs/lab3/laboratory_practice/singlecyclearm.bdf" { { 440 456 632 456 "wa3\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553456586989 "|singlecyclearm|wa3[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1553456586989 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1553456587226 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Caner/Desktop/archlabs/lab3/laboratory_practice/de0nano_embedding.map.smsg " "Generated suppressed messages file C:/Users/Caner/Desktop/archlabs/lab3/laboratory_practice/de0nano_embedding.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553456589818 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1553456590266 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553456590266 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5040 " "Implemented 5040 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1553456590596 ""} { "Info" "ICUT_CUT_TM_OPINS" "328 " "Implemented 328 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1553456590596 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4711 " "Implemented 4711 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1553456590596 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1553456590596 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 124 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 124 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4813 " "Peak virtual memory: 4813 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1553456590625 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 24 22:43:10 2019 " "Processing ended: Sun Mar 24 22:43:10 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1553456590625 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1553456590625 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:36 " "Total CPU time (on all processors): 00:00:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1553456590625 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1553456590625 ""}
