node0.cpu0:decoder0:branch_unit.branch_cache_hit.1 : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 9009263; SumSQ.u64 = 9009263; Count.u64 = 9009263; Min.u64 = 1; Max.u64 = 1; 
node0.cpu0:decoder0:branch_unit.branch_cache_miss.1 : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 27551975; SumSQ.u64 = 27551975; Count.u64 = 27551975; Min.u64 = 1; Max.u64 = 1; 
node0.cpu0:decoder0:branch_unit.branch_cache_castout.1 : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 4558802; SumSQ.u64 = 4558802; Count.u64 = 4558802; Min.u64 = 1; Max.u64 = 1; 
node0.cpu0:decoder0.uop_cache_hit.1 : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 1192742803; SumSQ.u64 = 1192742803; Count.u64 = 1192742803; Min.u64 = 1; Max.u64 = 1; 
node0.cpu0:decoder0.predecode_cache_hit.1 : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 54766730; SumSQ.u64 = 54766730; Count.u64 = 54766730; Min.u64 = 1; Max.u64 = 1; 
node0.cpu0:decoder0.predecode_cache_miss.1 : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 472431830; SumSQ.u64 = 472431830; Count.u64 = 472431830; Min.u64 = 1; Max.u64 = 1; 
node0.cpu0:decoder0.uops_generated.1 : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0:decoder0.decode_faults.1 : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0:decoder0.ins_bytes_loaded.1 : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 1889727320; SumSQ.u64 = 7558909280; Count.u64 = 472431830; Min.u64 = 4; Max.u64 = 4; 
node0.cpu0:decoder0.uop_delayed_rob_full.1 : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 1021752894; SumSQ.u64 = 1021752894; Count.u64 = 1021752894; Min.u64 = 1; Max.u64 = 1; 
node0.cpu0:lsq.loads_issued.1 : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 9628194; SumSQ.u64 = 9628194; Count.u64 = 9628194; Min.u64 = 1; Max.u64 = 1; 
node0.cpu0:lsq.stores_issued.1 : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 5178809; SumSQ.u64 = 5178809; Count.u64 = 5178809; Min.u64 = 1; Max.u64 = 1; 
node0.cpu0:lsq.bytes_read.1 : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 56827649; SumSQ.u64 = 420008263; Count.u64 = 8954527; Min.u64 = 1; Max.u64 = 8; 
node0.cpu0:lsq.bytes_stored.1 : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 31245897; SumSQ.u64 = 236916009; Count.u64 = 4773036; Min.u64 = 1; Max.u64 = 8; 
node0.cpu0:lsq.fences_issued.1 : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 38413; SumSQ.u64 = 38413; Count.u64 = 38413; Min.u64 = 1; Max.u64 = 1; 
node0.cpu0:lsq.loads_executed.1 : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 6879008; SumSQ.u64 = 6879008; Count.u64 = 6879008; Min.u64 = 1; Max.u64 = 1; 
node0.cpu0:lsq.stores_executed.1 : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 4733962; SumSQ.u64 = 4733962; Count.u64 = 4733962; Min.u64 = 1; Max.u64 = 1; 
node0.cpu0:lsq.fences_executed.1 : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 37611; SumSQ.u64 = 37611; Count.u64 = 37611; Min.u64 = 1; Max.u64 = 1; 
node0.cpu0:lsq.store_buffer_entries.1 : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 37483684; SumSQ.u64 = 96317822; Count.u64 = 274066563; Min.u64 = 0; Max.u64 = 8; 
node0.cpu0:lsq.stores_in_flight.1 : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 190374021; SumSQ.u64 = 716728711; Count.u64 = 274066563; Min.u64 = 0; Max.u64 = 74; 
node0.cpu0:lsq.loads_in_flight.1 : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 285760539; SumSQ.u64 = 951298657; Count.u64 = 274066563; Min.u64 = 0; Max.u64 = 15; 
node0.cpu0:lsq.operations_pending : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 25413053; SumSQ.u64 = 82060867; Count.u64 = 274066563; Min.u64 = 0; Max.u64 = 10; 
node0.cpu0.instructions_retired.1 : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 38555065; SumSQ.u64 = 76145833; Count.u64 = 274066563; Min.u64 = 0; Max.u64 = 4; 
node0.cpu0.instructions_decoded.1 : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 171140061; SumSQ.u64 = 1007199007; Count.u64 = 274066563; Min.u64 = 0; Max.u64 = 17; 
node0.cpu0.instructions_issued.1 : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 57369456; SumSQ.u64 = 118028148; Count.u64 = 274066563; Min.u64 = 0; Max.u64 = 4; 
node0.cpu0.loads_issued.1 : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 9628194; SumSQ.u64 = 9628194; Count.u64 = 9628194; Min.u64 = 1; Max.u64 = 1; 
node0.cpu0.stores_issued.1 : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 5178809; SumSQ.u64 = 5178809; Count.u64 = 5178809; Min.u64 = 1; Max.u64 = 1; 
node0.cpu0.branch_mispredicts.1 : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 3203904; SumSQ.u64 = 3203904; Count.u64 = 3203904; Min.u64 = 1; Max.u64 = 1; 
node0.cpu0.branches.1 : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 7171379; SumSQ.u64 = 7171379; Count.u64 = 7171379; Min.u64 = 1; Max.u64 = 1; 
node0.cpu0.cycles.1 : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 274066563; SumSQ.u64 = 274066563; Count.u64 = 274066563; Min.u64 = 1; Max.u64 = 1; 
node0.cpu0.rob_slots_in_use.1 : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 11042828548; SumSQ.u64 = 624744225914; Count.u64 = 274066563; Min.u64 = 0; Max.u64 = 63; 
node0.cpu0.rob_cleared_entries.1 : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 132584995; SumSQ.u64 = 6773200597; Count.u64 = 3203904; Min.u64 = 0; Max.u64 = 62; 
node0.cpu0.syscall-cycles.1 : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 4552119; SumSQ.u64 = 4552119; Count.u64 = 4552119; Min.u64 = 1; Max.u64 = 1; 
node0.cpu0.phys_int_reg_in_use.1 : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 10996732476; SumSQ.u64 = 443878784890; Count.u64 = 274066563; Min.u64 = 36; Max.u64 = 57; 
node0.cpu0.phys_fp_reg_in_use.1 : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 9050780844; SumSQ.u64 = 298904608582; Count.u64 = 274066563; Min.u64 = 33; Max.u64 = 39; 
node0.cpu0.l1dcache.default_stat : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1dcache.stateEvent_GetS_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 13010; SumSQ.u64 = 13010; Count.u64 = 13010; Min.u64 = 1; Max.u64 = 1; 
node0.cpu0.l1dcache.stateEvent_GetS_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 782989; SumSQ.u64 = 782989; Count.u64 = 782989; Min.u64 = 1; Max.u64 = 1; 
node0.cpu0.l1dcache.stateEvent_GetS_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 6985035; SumSQ.u64 = 6985035; Count.u64 = 6985035; Min.u64 = 1; Max.u64 = 1; 
node0.cpu0.l1dcache.stateEvent_GetX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 8804; SumSQ.u64 = 8804; Count.u64 = 8804; Min.u64 = 1; Max.u64 = 1; 
node0.cpu0.l1dcache.stateEvent_GetX_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 8074; SumSQ.u64 = 8074; Count.u64 = 8074; Min.u64 = 1; Max.u64 = 1; 
node0.cpu0.l1dcache.stateEvent_GetX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 4782446; SumSQ.u64 = 4782446; Count.u64 = 4782446; Min.u64 = 1; Max.u64 = 1; 
node0.cpu0.l1dcache.stateEvent_GetSX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 7; SumSQ.u64 = 7; Count.u64 = 7; Min.u64 = 1; Max.u64 = 1; 
node0.cpu0.l1dcache.stateEvent_GetSX_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1dcache.stateEvent_GetSX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 39249; SumSQ.u64 = 39249; Count.u64 = 39249; Min.u64 = 1; Max.u64 = 1; 
node0.cpu0.l1dcache.stateEvent_GetSResp_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2157; SumSQ.u64 = 2157; Count.u64 = 2157; Min.u64 = 1; Max.u64 = 1; 
node0.cpu0.l1dcache.stateEvent_GetXResp_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 10853; SumSQ.u64 = 10853; Count.u64 = 10853; Min.u64 = 1; Max.u64 = 1; 
node0.cpu0.l1dcache.stateEvent_GetXResp_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 8811; SumSQ.u64 = 8811; Count.u64 = 8811; Min.u64 = 1; Max.u64 = 1; 
node0.cpu0.l1dcache.stateEvent_GetXResp_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 8074; SumSQ.u64 = 8074; Count.u64 = 8074; Min.u64 = 1; Max.u64 = 1; 
node0.cpu0.l1dcache.stateEvent_Inv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1dcache.stateEvent_Inv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1dcache.stateEvent_Inv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1dcache.stateEvent_Inv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1dcache.stateEvent_Inv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1dcache.stateEvent_Inv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1dcache.stateEvent_Inv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1dcache.stateEvent_FetchInvX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1dcache.stateEvent_FetchInvX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 8110; SumSQ.u64 = 8110; Count.u64 = 8110; Min.u64 = 1; Max.u64 = 1; 
node0.cpu0.l1dcache.stateEvent_FetchInvX_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1dcache.stateEvent_FetchInvX_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1dcache.stateEvent_FetchInvX_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1dcache.stateEvent_FetchInvX_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1dcache.stateEvent_Fetch_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1dcache.stateEvent_Fetch_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1dcache.stateEvent_Fetch_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1dcache.stateEvent_Fetch_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1dcache.stateEvent_Fetch_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1dcache.stateEvent_Fetch_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1dcache.stateEvent_Fetch_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1dcache.stateEvent_FetchInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1dcache.stateEvent_FetchInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1dcache.stateEvent_FetchInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
node0.cpu0.l1dcache.stateEvent_FetchInv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1dcache.stateEvent_FetchInv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1dcache.stateEvent_FetchInv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1dcache.stateEvent_FetchInv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1dcache.stateEvent_FetchInv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1dcache.stateEvent_ForceInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1dcache.stateEvent_ForceInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1dcache.stateEvent_ForceInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1dcache.stateEvent_ForceInv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1dcache.stateEvent_ForceInv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1dcache.stateEvent_ForceInv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1dcache.stateEvent_ForceInv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1dcache.stateEvent_ForceInv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1dcache.stateEvent_FlushLine_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1dcache.stateEvent_FlushLine_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1dcache.stateEvent_FlushLine_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1dcache.stateEvent_FlushLineInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1dcache.stateEvent_FlushLineInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1dcache.stateEvent_FlushLineInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1dcache.stateEvent_FlushLineResp_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1dcache.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1dcache.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1dcache.eventSent_GetS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 13059; SumSQ.u64 = 13059; Count.u64 = 13059; Min.u64 = 1; Max.u64 = 1; 
node0.cpu0.l1dcache.eventSent_GetX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 16878; SumSQ.u64 = 16878; Count.u64 = 16878; Min.u64 = 1; Max.u64 = 1; 
node0.cpu0.l1dcache.eventSent_GetSX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 7; SumSQ.u64 = 7; Count.u64 = 7; Min.u64 = 1; Max.u64 = 1; 
node0.cpu0.l1dcache.eventSent_Write : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 48; SumSQ.u64 = 48; Count.u64 = 48; Min.u64 = 1; Max.u64 = 1; 
node0.cpu0.l1dcache.eventSent_PutM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 10997; SumSQ.u64 = 10997; Count.u64 = 10997; Min.u64 = 1; Max.u64 = 1; 
node0.cpu0.l1dcache.eventSent_NACK : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1dcache.eventSent_FlushLine : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1dcache.eventSent_FlushLineInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1dcache.eventSent_FlushAll : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1dcache.eventSent_FetchResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
node0.cpu0.l1dcache.eventSent_FetchXResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 8110; SumSQ.u64 = 8110; Count.u64 = 8110; Min.u64 = 1; Max.u64 = 1; 
node0.cpu0.l1dcache.eventSent_AckInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1dcache.eventSent_AckFlush : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1dcache.eventSent_GetSResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 8841010; SumSQ.u64 = 8841010; Count.u64 = 8841010; Min.u64 = 1; Max.u64 = 1; 
node0.cpu0.l1dcache.eventSent_GetXResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 39270; SumSQ.u64 = 39270; Count.u64 = 39270; Min.u64 = 1; Max.u64 = 1; 
node0.cpu0.l1dcache.eventSent_WriteResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 4801624; SumSQ.u64 = 4801624; Count.u64 = 4801624; Min.u64 = 1; Max.u64 = 1; 
node0.cpu0.l1dcache.eventSent_FlushLineResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1dcache.eventSent_FlushAllResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1dcache.eventSent_Put : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1dcache.eventSent_Get : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1dcache.eventSent_AckMove : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1dcache.eventSent_CustomReq : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1dcache.eventSent_CustomResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1dcache.eventSent_CustomAck : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1dcache.EventStalledForLockedCacheline : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1dcache.evict_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 513; SumSQ.u64 = 513; Count.u64 = 513; Min.u64 = 1; Max.u64 = 1; 
node0.cpu0.l1dcache.evict_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 1716; SumSQ.u64 = 1716; Count.u64 = 1716; Min.u64 = 1; Max.u64 = 1; 
node0.cpu0.l1dcache.evict_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 10997; SumSQ.u64 = 10997; Count.u64 = 10997; Min.u64 = 1; Max.u64 = 1; 
node0.cpu0.l1dcache.evict_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1dcache.evict_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1dcache.evict_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1dcache.evict_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1dcache.latency_GetS_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 30769097; SumSQ.u64 = 158314785; Count.u64 = 8827951; Min.u64 = 3; Max.u64 = 155; 
node0.cpu0.l1dcache.latency_GetS_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 534626; SumSQ.u64 = 33815876; Count.u64 = 13010; Min.u64 = 30; Max.u64 = 162; 
node0.cpu0.l1dcache.latency_GetX_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 16443463; SumSQ.u64 = 132968173; Count.u64 = 4784698; Min.u64 = 3; Max.u64 = 152; 
node0.cpu0.l1dcache.latency_GetX_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 762116; SumSQ.u64 = 84431222; Count.u64 = 8804; Min.u64 = 30; Max.u64 = 157; 
node0.cpu0.l1dcache.latency_GetX_upgrade : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 1002268; SumSQ.u64 = 124447680; Count.u64 = 8074; Min.u64 = 118; Max.u64 = 155; 
node0.cpu0.l1dcache.latency_GetSX_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 117790; SumSQ.u64 = 353374; Count.u64 = 39263; Min.u64 = 3; Max.u64 = 4; 
node0.cpu0.l1dcache.latency_GetSX_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 257; SumSQ.u64 = 11147; Count.u64 = 7; Min.u64 = 30; Max.u64 = 75; 
node0.cpu0.l1dcache.latency_GetSX_upgrade : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1dcache.latency_FlushLine : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1dcache.latency_FlushLine_fail : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1dcache.latency_FlushLineInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1dcache.latency_FlushLineInv_fail : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1dcache.latency_FlushAll : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1dcache.GetSHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 8775541; SumSQ.u64 = 8775541; Count.u64 = 8775541; Min.u64 = 1; Max.u64 = 1; 
node0.cpu0.l1dcache.GetXHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 4749330; SumSQ.u64 = 4749330; Count.u64 = 4749330; Min.u64 = 1; Max.u64 = 1; 
node0.cpu0.l1dcache.GetSXHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 39263; SumSQ.u64 = 39263; Count.u64 = 39263; Min.u64 = 1; Max.u64 = 1; 
node0.cpu0.l1dcache.GetSHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 52410; SumSQ.u64 = 52410; Count.u64 = 52410; Min.u64 = 1; Max.u64 = 1; 
node0.cpu0.l1dcache.GetXHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 35368; SumSQ.u64 = 35368; Count.u64 = 35368; Min.u64 = 1; Max.u64 = 1; 
node0.cpu0.l1dcache.GetSXHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1dcache.GetSMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 13010; SumSQ.u64 = 13010; Count.u64 = 13010; Min.u64 = 1; Max.u64 = 1; 
node0.cpu0.l1dcache.GetXMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 16878; SumSQ.u64 = 16878; Count.u64 = 16878; Min.u64 = 1; Max.u64 = 1; 
node0.cpu0.l1dcache.GetSXMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 7; SumSQ.u64 = 7; Count.u64 = 7; Min.u64 = 1; Max.u64 = 1; 
node0.cpu0.l1dcache.GetSMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1dcache.GetXMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1dcache.GetSXMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1dcache.CacheHits : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 13651912; SumSQ.u64 = 13651912; Count.u64 = 13651912; Min.u64 = 1; Max.u64 = 1; 
node0.cpu0.l1dcache.CacheMisses : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 29895; SumSQ.u64 = 29895; Count.u64 = 29895; Min.u64 = 1; Max.u64 = 1; 
node0.cpu0.l1dcache.stateEvent_AckPut_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1dcache.eventSent_PutS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 1716; SumSQ.u64 = 1716; Count.u64 = 1716; Min.u64 = 1; Max.u64 = 1; 
node0.cpu0.l1dcache.eventSent_PutE : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 8594; SumSQ.u64 = 8594; Count.u64 = 8594; Min.u64 = 1; Max.u64 = 1; 
node0.cpu0.l1dcache.stateEvent_GetS_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 1059927; SumSQ.u64 = 1059927; Count.u64 = 1059927; Min.u64 = 1; Max.u64 = 1; 
node0.cpu0.l1dcache.stateEvent_GetX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2252; SumSQ.u64 = 2252; Count.u64 = 2252; Min.u64 = 1; Max.u64 = 1; 
node0.cpu0.l1dcache.stateEvent_GetSX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 14; SumSQ.u64 = 14; Count.u64 = 14; Min.u64 = 1; Max.u64 = 1; 
node0.cpu0.l1dcache.stateEvent_FlushLine_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1dcache.stateEvent_FlushLineInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1dcache.stateEvent_FetchInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1dcache.stateEvent_ForceInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1dcache.stateEvent_FetchInvX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1dcache.evict_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 8594; SumSQ.u64 = 8594; Count.u64 = 8594; Min.u64 = 1; Max.u64 = 1; 
node0.cpu0.l1dcache.TotalEventsReceived : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 13720008; SumSQ.u64 = 13720008; Count.u64 = 13720008; Min.u64 = 1; Max.u64 = 1; 
node0.cpu0.l1dcache.TotalEventsReplayed : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 87778; SumSQ.u64 = 87778; Count.u64 = 87778; Min.u64 = 1; Max.u64 = 1; 
node0.cpu0.l1dcache.Put_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1dcache.Get_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1dcache.AckMove_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1dcache.GetS_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 49; SumSQ.u64 = 49; Count.u64 = 49; Min.u64 = 1; Max.u64 = 1; 
node0.cpu0.l1dcache.Write_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 48; SumSQ.u64 = 48; Count.u64 = 48; Min.u64 = 1; Max.u64 = 1; 
node0.cpu0.l1dcache.GetSX_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1dcache.GetSResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 49; SumSQ.u64 = 49; Count.u64 = 49; Min.u64 = 1; Max.u64 = 1; 
node0.cpu0.l1dcache.WriteResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 48; SumSQ.u64 = 48; Count.u64 = 48; Min.u64 = 1; Max.u64 = 1; 
node0.cpu0.l1dcache.CustomReq_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1dcache.CustomResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1dcache.CustomAck_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1dcache.NULLCMD_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1dcache.GetS_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 8840961; SumSQ.u64 = 8840961; Count.u64 = 8840961; Min.u64 = 1; Max.u64 = 1; 
node0.cpu0.l1dcache.GetX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1dcache.GetSX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 39270; SumSQ.u64 = 39270; Count.u64 = 39270; Min.u64 = 1; Max.u64 = 1; 
node0.cpu0.l1dcache.Write_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 4801576; SumSQ.u64 = 4801576; Count.u64 = 4801576; Min.u64 = 1; Max.u64 = 1; 
node0.cpu0.l1dcache.FlushLine_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1dcache.FlushLineInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1dcache.FlushAll_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1dcache.GetSResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2157; SumSQ.u64 = 2157; Count.u64 = 2157; Min.u64 = 1; Max.u64 = 1; 
node0.cpu0.l1dcache.GetXResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 27738; SumSQ.u64 = 27738; Count.u64 = 27738; Min.u64 = 1; Max.u64 = 1; 
node0.cpu0.l1dcache.FlushLineResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1dcache.FlushAllResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1dcache.Inv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1dcache.ForceInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1dcache.Fetch_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1dcache.FetchInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
node0.cpu0.l1dcache.FetchInvX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 8110; SumSQ.u64 = 8110; Count.u64 = 8110; Min.u64 = 1; Max.u64 = 1; 
node0.cpu0.l1dcache.ForwardFlush_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1dcache.UnblockFlush_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1dcache.NACK_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1dcache.AckPut_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1dcache.MSHR_occupancy : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 5090093; SumSQ.u64 = 59770809; Count.u64 = 274066563; Min.u64 = 0; Max.u64 = 105; 
node0.cpu0.l1dcache.Bank_conflicts : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1icache.default_stat : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1icache.stateEvent_GetS_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 1077; SumSQ.u64 = 1077; Count.u64 = 1077; Min.u64 = 1; Max.u64 = 1; 
node0.cpu0.l1icache.stateEvent_GetS_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 3428149; SumSQ.u64 = 3428149; Count.u64 = 3428149; Min.u64 = 1; Max.u64 = 1; 
node0.cpu0.l1icache.stateEvent_GetS_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1icache.stateEvent_GetX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1icache.stateEvent_GetX_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1icache.stateEvent_GetX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1icache.stateEvent_GetSX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1icache.stateEvent_GetSX_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1icache.stateEvent_GetSX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1icache.stateEvent_GetSResp_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 584; SumSQ.u64 = 584; Count.u64 = 584; Min.u64 = 1; Max.u64 = 1; 
node0.cpu0.l1icache.stateEvent_GetXResp_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 493; SumSQ.u64 = 493; Count.u64 = 493; Min.u64 = 1; Max.u64 = 1; 
node0.cpu0.l1icache.stateEvent_GetXResp_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1icache.stateEvent_GetXResp_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1icache.stateEvent_Inv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1icache.stateEvent_Inv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1icache.stateEvent_Inv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1icache.stateEvent_Inv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1icache.stateEvent_Inv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1icache.stateEvent_Inv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1icache.stateEvent_Inv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1icache.stateEvent_FetchInvX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1icache.stateEvent_FetchInvX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1icache.stateEvent_FetchInvX_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1icache.stateEvent_FetchInvX_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1icache.stateEvent_FetchInvX_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1icache.stateEvent_FetchInvX_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1icache.stateEvent_Fetch_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1icache.stateEvent_Fetch_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1icache.stateEvent_Fetch_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1icache.stateEvent_Fetch_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1icache.stateEvent_Fetch_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1icache.stateEvent_Fetch_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1icache.stateEvent_Fetch_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1icache.stateEvent_FetchInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1icache.stateEvent_FetchInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1icache.stateEvent_FetchInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1icache.stateEvent_FetchInv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1icache.stateEvent_FetchInv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1icache.stateEvent_FetchInv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1icache.stateEvent_FetchInv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1icache.stateEvent_FetchInv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1icache.stateEvent_ForceInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1icache.stateEvent_ForceInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1icache.stateEvent_ForceInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1icache.stateEvent_ForceInv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1icache.stateEvent_ForceInv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1icache.stateEvent_ForceInv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1icache.stateEvent_ForceInv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1icache.stateEvent_ForceInv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1icache.stateEvent_FlushLine_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1icache.stateEvent_FlushLine_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1icache.stateEvent_FlushLine_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1icache.stateEvent_FlushLineInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1icache.stateEvent_FlushLineInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1icache.stateEvent_FlushLineInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1icache.stateEvent_FlushLineResp_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1icache.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1icache.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1icache.eventSent_GetS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 1077; SumSQ.u64 = 1077; Count.u64 = 1077; Min.u64 = 1; Max.u64 = 1; 
node0.cpu0.l1icache.eventSent_GetX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1icache.eventSent_GetSX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1icache.eventSent_Write : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1icache.eventSent_PutM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1icache.eventSent_NACK : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1icache.eventSent_FlushLine : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1icache.eventSent_FlushLineInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1icache.eventSent_FlushAll : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1icache.eventSent_FetchResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1icache.eventSent_FetchXResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1icache.eventSent_AckInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1icache.eventSent_AckFlush : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1icache.eventSent_GetSResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 4437649; SumSQ.u64 = 4437649; Count.u64 = 4437649; Min.u64 = 1; Max.u64 = 1; 
node0.cpu0.l1icache.eventSent_GetXResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1icache.eventSent_WriteResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1icache.eventSent_FlushLineResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1icache.eventSent_FlushAllResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1icache.eventSent_Put : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1icache.eventSent_Get : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1icache.eventSent_AckMove : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1icache.eventSent_CustomReq : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1icache.eventSent_CustomResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1icache.eventSent_CustomAck : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1icache.EventStalledForLockedCacheline : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1icache.evict_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 512; SumSQ.u64 = 512; Count.u64 = 512; Min.u64 = 1; Max.u64 = 1; 
node0.cpu0.l1icache.evict_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 287; SumSQ.u64 = 287; Count.u64 = 287; Min.u64 = 1; Max.u64 = 1; 
node0.cpu0.l1icache.evict_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1icache.evict_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1icache.evict_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1icache.evict_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1icache.evict_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1icache.latency_GetS_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 13309716; SumSQ.u64 = 39929148; Count.u64 = 4436572; Min.u64 = 3; Max.u64 = 3; 
node0.cpu0.l1icache.latency_GetS_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 107207; SumSQ.u64 = 11757899; Count.u64 = 1077; Min.u64 = 30; Max.u64 = 213; 
node0.cpu0.l1icache.latency_GetX_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1icache.latency_GetX_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1icache.latency_GetX_upgrade : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1icache.latency_GetSX_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1icache.latency_GetSX_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1icache.latency_GetSX_upgrade : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1icache.latency_FlushLine : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1icache.latency_FlushLine_fail : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1icache.latency_FlushLineInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1icache.latency_FlushLineInv_fail : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1icache.latency_FlushAll : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1icache.GetSHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 4436572; SumSQ.u64 = 4436572; Count.u64 = 4436572; Min.u64 = 1; Max.u64 = 1; 
node0.cpu0.l1icache.GetXHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1icache.GetSXHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1icache.GetSHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1icache.GetXHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1icache.GetSXHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1icache.GetSMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 1077; SumSQ.u64 = 1077; Count.u64 = 1077; Min.u64 = 1; Max.u64 = 1; 
node0.cpu0.l1icache.GetXMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1icache.GetSXMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1icache.GetSMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1icache.GetXMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1icache.GetSXMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1icache.CacheHits : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 4436572; SumSQ.u64 = 4436572; Count.u64 = 4436572; Min.u64 = 1; Max.u64 = 1; 
node0.cpu0.l1icache.CacheMisses : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 1077; SumSQ.u64 = 1077; Count.u64 = 1077; Min.u64 = 1; Max.u64 = 1; 
node0.cpu0.l1icache.stateEvent_AckPut_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1icache.eventSent_PutS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 287; SumSQ.u64 = 287; Count.u64 = 287; Min.u64 = 1; Max.u64 = 1; 
node0.cpu0.l1icache.eventSent_PutE : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 278; SumSQ.u64 = 278; Count.u64 = 278; Min.u64 = 1; Max.u64 = 1; 
node0.cpu0.l1icache.stateEvent_GetS_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 1008423; SumSQ.u64 = 1008423; Count.u64 = 1008423; Min.u64 = 1; Max.u64 = 1; 
node0.cpu0.l1icache.stateEvent_GetX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1icache.stateEvent_GetSX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1icache.stateEvent_FlushLine_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1icache.stateEvent_FlushLineInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1icache.stateEvent_FetchInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1icache.stateEvent_ForceInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1icache.stateEvent_FetchInvX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1icache.evict_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 278; SumSQ.u64 = 278; Count.u64 = 278; Min.u64 = 1; Max.u64 = 1; 
node0.cpu0.l1icache.TotalEventsReceived : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 4438726; SumSQ.u64 = 4438726; Count.u64 = 4438726; Min.u64 = 1; Max.u64 = 1; 
node0.cpu0.l1icache.TotalEventsReplayed : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1icache.Put_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1icache.Get_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1icache.AckMove_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1icache.GetS_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1icache.Write_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1icache.GetSX_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1icache.GetSResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1icache.WriteResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1icache.CustomReq_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1icache.CustomResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1icache.CustomAck_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1icache.NULLCMD_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1icache.GetS_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 4437649; SumSQ.u64 = 4437649; Count.u64 = 4437649; Min.u64 = 1; Max.u64 = 1; 
node0.cpu0.l1icache.GetX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1icache.GetSX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1icache.Write_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1icache.FlushLine_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1icache.FlushLineInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1icache.FlushAll_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1icache.GetSResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 584; SumSQ.u64 = 584; Count.u64 = 584; Min.u64 = 1; Max.u64 = 1; 
node0.cpu0.l1icache.GetXResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 493; SumSQ.u64 = 493; Count.u64 = 493; Min.u64 = 1; Max.u64 = 1; 
node0.cpu0.l1icache.FlushLineResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1icache.FlushAllResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1icache.Inv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1icache.ForceInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1icache.Fetch_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1icache.FetchInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1icache.FetchInvX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1icache.ForwardFlush_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1icache.UnblockFlush_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1icache.NACK_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1icache.AckPut_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l1icache.MSHR_occupancy : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 103976; SumSQ.u64 = 132016; Count.u64 = 274066563; Min.u64 = 0; Max.u64 = 4; 
node0.cpu0.l1icache.Bank_conflicts : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l2cache:lowlink.packet_latency : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 146362; SumSQ.u64 = 897158; Count.u64 = 24117; Min.u64 = 2; Max.u64 = 7; 
node0.cpu0.l2cache:lowlink.send_bit_count : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 5701952; SumSQ.u64 = 2758823936; Count.u64 = 24117; Min.u64 = 64; Max.u64 = 576; 
node0.cpu0.l2cache:lowlink.output_port_stalls : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l2cache:lowlink.idle_time : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 995475630; SumSQ.u64 = 570049713571500; Count.u64 = 23926; Min.u64 = 10; Max.u64 = 8872120; 
node0.cpu0.l2cache.default_stat : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l2cache.evict_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 7301; SumSQ.u64 = 7301; Count.u64 = 7301; Min.u64 = 1; Max.u64 = 1; 
node0.cpu0.l2cache.evict_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l2cache.evict_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l2cache.evict_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l2cache.evict_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l2cache.evict_SInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l2cache.evict_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l2cache.evict_MInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l2cache.evict_SMInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l2cache.evict_MInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l2cache.evict_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l2cache.evict_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l2cache.evict_SBInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l2cache.stateEvent_GetS_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2474; SumSQ.u64 = 2474; Count.u64 = 2474; Min.u64 = 1; Max.u64 = 1; 
node0.cpu0.l2cache.stateEvent_GetS_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 832; SumSQ.u64 = 832; Count.u64 = 832; Min.u64 = 1; Max.u64 = 1; 
node0.cpu0.l2cache.stateEvent_GetS_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 10588; SumSQ.u64 = 10588; Count.u64 = 10588; Min.u64 = 1; Max.u64 = 1; 
node0.cpu0.l2cache.stateEvent_GetX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 4828; SumSQ.u64 = 4828; Count.u64 = 4828; Min.u64 = 1; Max.u64 = 1; 
node0.cpu0.l2cache.stateEvent_GetX_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 8601; SumSQ.u64 = 8601; Count.u64 = 8601; Min.u64 = 1; Max.u64 = 1; 
node0.cpu0.l2cache.stateEvent_GetX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 3449; SumSQ.u64 = 3449; Count.u64 = 3449; Min.u64 = 1; Max.u64 = 1; 
node0.cpu0.l2cache.stateEvent_GetSX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; Min.u64 = 1; Max.u64 = 1; 
node0.cpu0.l2cache.stateEvent_GetSX_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l2cache.stateEvent_GetSX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 6; SumSQ.u64 = 6; Count.u64 = 6; Min.u64 = 1; Max.u64 = 1; 
node0.cpu0.l2cache.stateEvent_GetSResp_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 1907; SumSQ.u64 = 1907; Count.u64 = 1907; Min.u64 = 1; Max.u64 = 1; 
node0.cpu0.l2cache.stateEvent_GetXResp_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 567; SumSQ.u64 = 567; Count.u64 = 567; Min.u64 = 1; Max.u64 = 1; 
node0.cpu0.l2cache.stateEvent_GetXResp_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 4829; SumSQ.u64 = 4829; Count.u64 = 4829; Min.u64 = 1; Max.u64 = 1; 
node0.cpu0.l2cache.stateEvent_GetXResp_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 8601; SumSQ.u64 = 8601; Count.u64 = 8601; Min.u64 = 1; Max.u64 = 1; 
node0.cpu0.l2cache.stateEvent_GetXResp_SMInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l2cache.stateEvent_PutS_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2003; SumSQ.u64 = 2003; Count.u64 = 2003; Min.u64 = 1; Max.u64 = 1; 
node0.cpu0.l2cache.stateEvent_PutS_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l2cache.stateEvent_PutS_MInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l2cache.stateEvent_PutS_SInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l2cache.stateEvent_PutS_SMInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l2cache.stateEvent_PutS_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l2cache.stateEvent_PutS_SBInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l2cache.stateEvent_PutM_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 10969; SumSQ.u64 = 10969; Count.u64 = 10969; Min.u64 = 1; Max.u64 = 1; 
node0.cpu0.l2cache.stateEvent_PutM_MInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l2cache.stateEvent_PutM_MInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l2cache.stateEvent_PutX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l2cache.stateEvent_PutX_MInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l2cache.stateEvent_PutX_MInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l2cache.stateEvent_Inv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l2cache.stateEvent_Inv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l2cache.stateEvent_Inv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l2cache.stateEvent_Inv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l2cache.stateEvent_Inv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l2cache.stateEvent_Inv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l2cache.stateEvent_Inv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l2cache.stateEvent_FetchInvX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l2cache.stateEvent_FetchInvX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 16223; SumSQ.u64 = 16223; Count.u64 = 16223; Min.u64 = 1; Max.u64 = 1; 
node0.cpu0.l2cache.stateEvent_FetchInvX_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l2cache.stateEvent_FetchInvX_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l2cache.stateEvent_FetchInvX_MInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l2cache.stateEvent_FetchInvX_MInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l2cache.stateEvent_FetchInvX_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l2cache.stateEvent_FetchInvX_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l2cache.stateEvent_Fetch_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l2cache.stateEvent_Fetch_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l2cache.stateEvent_Fetch_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l2cache.stateEvent_Fetch_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l2cache.stateEvent_Fetch_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l2cache.stateEvent_Fetch_SMInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l2cache.stateEvent_Fetch_SInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l2cache.stateEvent_Fetch_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l2cache.stateEvent_Fetch_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l2cache.stateEvent_FetchInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l2cache.stateEvent_FetchInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l2cache.stateEvent_FetchInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; Min.u64 = 1; Max.u64 = 1; 
node0.cpu0.l2cache.stateEvent_FetchInv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l2cache.stateEvent_FetchInv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l2cache.stateEvent_FetchInv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l2cache.stateEvent_FetchInv_SMInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l2cache.stateEvent_FetchInv_MInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l2cache.stateEvent_FetchInv_MInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l2cache.stateEvent_FetchInv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l2cache.stateEvent_FetchInv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l2cache.stateEvent_ForceInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l2cache.stateEvent_ForceInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l2cache.stateEvent_ForceInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l2cache.stateEvent_ForceInv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l2cache.stateEvent_ForceInv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l2cache.stateEvent_ForceInv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l2cache.stateEvent_ForceInv_SInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l2cache.stateEvent_ForceInv_SMInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l2cache.stateEvent_ForceInv_MInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l2cache.stateEvent_ForceInv_MInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l2cache.stateEvent_ForceInv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l2cache.stateEvent_ForceInv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l2cache.stateEvent_FetchResp_MInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; Min.u64 = 1; Max.u64 = 1; 
node0.cpu0.l2cache.stateEvent_FetchXResp_MInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 8109; SumSQ.u64 = 8109; Count.u64 = 8109; Min.u64 = 1; Max.u64 = 1; 
node0.cpu0.l2cache.stateEvent_AckInv_MInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l2cache.stateEvent_AckInv_SInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l2cache.stateEvent_AckInv_SMInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l2cache.stateEvent_AckInv_SBInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l2cache.stateEvent_FlushLine_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l2cache.stateEvent_FlushLine_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l2cache.stateEvent_FlushLine_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l2cache.stateEvent_FlushLineInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l2cache.stateEvent_FlushLineInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l2cache.stateEvent_FlushLineInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l2cache.stateEvent_FlushLineResp_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l2cache.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l2cache.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l2cache.eventSent_GetS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2523; SumSQ.u64 = 2523; Count.u64 = 2523; Min.u64 = 1; Max.u64 = 1; 
node0.cpu0.l2cache.eventSent_GetX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 13429; SumSQ.u64 = 13429; Count.u64 = 13429; Min.u64 = 1; Max.u64 = 1; 
node0.cpu0.l2cache.eventSent_GetSX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; Min.u64 = 1; Max.u64 = 1; 
node0.cpu0.l2cache.eventSent_Write : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 48; SumSQ.u64 = 48; Count.u64 = 48; Min.u64 = 1; Max.u64 = 1; 
node0.cpu0.l2cache.eventSent_PutS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l2cache.eventSent_PutM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l2cache.eventSent_AckPut : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l2cache.eventSent_FlushLine : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l2cache.eventSent_FlushLineInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l2cache.eventSent_FlushAll : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l2cache.eventSent_ForwardFlush : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l2cache.eventSent_FetchResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
node0.cpu0.l2cache.eventSent_FetchXResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 8114; SumSQ.u64 = 8114; Count.u64 = 8114; Min.u64 = 1; Max.u64 = 1; 
node0.cpu0.l2cache.eventSent_AckInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l2cache.eventSent_NACK : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l2cache.eventSent_GetSResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2790; SumSQ.u64 = 2790; Count.u64 = 2790; Min.u64 = 1; Max.u64 = 1; 
node0.cpu0.l2cache.eventSent_GetXResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 28231; SumSQ.u64 = 28231; Count.u64 = 28231; Min.u64 = 1; Max.u64 = 1; 
node0.cpu0.l2cache.eventSent_WriteResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 48; SumSQ.u64 = 48; Count.u64 = 48; Min.u64 = 1; Max.u64 = 1; 
node0.cpu0.l2cache.eventSent_FlushLineResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l2cache.eventSent_FlushAllResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l2cache.eventSent_AckFlush : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l2cache.eventSent_UnblockFlush : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l2cache.eventSent_Fetch : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l2cache.eventSent_FetchInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
node0.cpu0.l2cache.eventSent_ForceInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l2cache.eventSent_FetchInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 8110; SumSQ.u64 = 8110; Count.u64 = 8110; Min.u64 = 1; Max.u64 = 1; 
node0.cpu0.l2cache.eventSent_Inv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l2cache.eventSent_Put : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l2cache.eventSent_Get : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l2cache.eventSent_AckMove : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l2cache.eventSent_CustomReq : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l2cache.eventSent_CustomResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l2cache.eventSent_CustomAck : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l2cache.latency_GetS_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 174232; SumSQ.u64 = 2615404; Count.u64 = 11613; Min.u64 = 15; Max.u64 = 52; 
node0.cpu0.l2cache.latency_GetS_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 254135; SumSQ.u64 = 26845577; Count.u64 = 2474; Min.u64 = 58; Max.u64 = 199; 
node0.cpu0.l2cache.latency_GetS_inv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l2cache.latency_GetX_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 51735; SumSQ.u64 = 776025; Count.u64 = 3449; Min.u64 = 15; Max.u64 = 15; 
node0.cpu0.l2cache.latency_GetX_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 522635; SumSQ.u64 = 56844585; Count.u64 = 4828; Min.u64 = 58; Max.u64 = 143; 
node0.cpu0.l2cache.latency_GetX_inv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l2cache.latency_GetX_upgrade : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 940017; SumSQ.u64 = 102951181; Count.u64 = 8601; Min.u64 = 60; Max.u64 = 141; 
node0.cpu0.l2cache.latency_GetSX_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 90; SumSQ.u64 = 1350; Count.u64 = 6; Min.u64 = 15; Max.u64 = 15; 
node0.cpu0.l2cache.latency_GetSX_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 60; SumSQ.u64 = 3600; Count.u64 = 1; Min.u64 = 60; Max.u64 = 60; 
node0.cpu0.l2cache.latency_GetSX_inv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l2cache.latency_GetSX_upgrade : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l2cache.latency_FlushLine : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l2cache.latency_FlushLineInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l2cache.latency_FlushAll : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l2cache.GetSHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 11612; SumSQ.u64 = 11612; Count.u64 = 11612; Min.u64 = 1; Max.u64 = 1; 
node0.cpu0.l2cache.GetXHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 3449; SumSQ.u64 = 3449; Count.u64 = 3449; Min.u64 = 1; Max.u64 = 1; 
node0.cpu0.l2cache.GetSXHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 6; SumSQ.u64 = 6; Count.u64 = 6; Min.u64 = 1; Max.u64 = 1; 
node0.cpu0.l2cache.GetSHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; Min.u64 = 1; Max.u64 = 1; 
node0.cpu0.l2cache.GetXHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l2cache.GetSXHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l2cache.GetSMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2474; SumSQ.u64 = 2474; Count.u64 = 2474; Min.u64 = 1; Max.u64 = 1; 
node0.cpu0.l2cache.GetXMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 13429; SumSQ.u64 = 13429; Count.u64 = 13429; Min.u64 = 1; Max.u64 = 1; 
node0.cpu0.l2cache.GetSXMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; Min.u64 = 1; Max.u64 = 1; 
node0.cpu0.l2cache.GetSMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l2cache.GetXMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l2cache.GetSXMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l2cache.CacheHits : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 15068; SumSQ.u64 = 15068; Count.u64 = 15068; Min.u64 = 1; Max.u64 = 1; 
node0.cpu0.l2cache.CacheMisses : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 15904; SumSQ.u64 = 15904; Count.u64 = 15904; Min.u64 = 1; Max.u64 = 1; 
node0.cpu0.l2cache.stateEvent_AckPut_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l2cache.evict_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l2cache.evict_EInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l2cache.evict_EInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l2cache.stateEvent_GetS_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 193; SumSQ.u64 = 193; Count.u64 = 193; Min.u64 = 1; Max.u64 = 1; 
node0.cpu0.l2cache.stateEvent_GetX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l2cache.stateEvent_GetSX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l2cache.stateEvent_PutS_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l2cache.stateEvent_PutS_EInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l2cache.stateEvent_PutE_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 500; SumSQ.u64 = 500; Count.u64 = 500; Min.u64 = 1; Max.u64 = 1; 
node0.cpu0.l2cache.stateEvent_PutE_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 8372; SumSQ.u64 = 8372; Count.u64 = 8372; Min.u64 = 1; Max.u64 = 1; 
node0.cpu0.l2cache.stateEvent_PutE_MInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l2cache.stateEvent_PutE_MInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l2cache.stateEvent_PutE_EInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l2cache.stateEvent_PutE_EInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l2cache.stateEvent_PutM_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 28; SumSQ.u64 = 28; Count.u64 = 28; Min.u64 = 1; Max.u64 = 1; 
node0.cpu0.l2cache.stateEvent_PutM_EInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l2cache.stateEvent_PutM_EInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l2cache.stateEvent_PutX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l2cache.stateEvent_PutX_EInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l2cache.stateEvent_PutX_EInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l2cache.stateEvent_FetchInvX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; Min.u64 = 1; Max.u64 = 1; 
node0.cpu0.l2cache.stateEvent_FetchInvX_EInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l2cache.stateEvent_FetchInvX_EInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l2cache.stateEvent_FetchInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; Min.u64 = 1; Max.u64 = 1; 
node0.cpu0.l2cache.stateEvent_FetchInv_EInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l2cache.stateEvent_FetchInv_EInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l2cache.stateEvent_ForceInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l2cache.stateEvent_ForceInv_EInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l2cache.stateEvent_ForceInv_EInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l2cache.stateEvent_FetchResp_EInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; Min.u64 = 1; Max.u64 = 1; 
node0.cpu0.l2cache.stateEvent_FetchXResp_EInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; Min.u64 = 1; Max.u64 = 1; 
node0.cpu0.l2cache.stateEvent_AckInv_EInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l2cache.stateEvent_FlushLine_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l2cache.stateEvent_FlushLineInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l2cache.eventSent_PutE : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l2cache.TotalEventsReceived : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 85170; SumSQ.u64 = 85170; Count.u64 = 85170; Min.u64 = 1; Max.u64 = 1; 
node0.cpu0.l2cache.TotalEventsReplayed : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 8113; SumSQ.u64 = 8113; Count.u64 = 8113; Min.u64 = 1; Max.u64 = 1; 
node0.cpu0.l2cache.Put_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l2cache.Get_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l2cache.AckMove_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l2cache.GetS_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 49; SumSQ.u64 = 49; Count.u64 = 49; Min.u64 = 1; Max.u64 = 1; 
node0.cpu0.l2cache.Write_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 48; SumSQ.u64 = 48; Count.u64 = 48; Min.u64 = 1; Max.u64 = 1; 
node0.cpu0.l2cache.GetSX_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l2cache.GetSResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 49; SumSQ.u64 = 49; Count.u64 = 49; Min.u64 = 1; Max.u64 = 1; 
node0.cpu0.l2cache.WriteResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 48; SumSQ.u64 = 48; Count.u64 = 48; Min.u64 = 1; Max.u64 = 1; 
node0.cpu0.l2cache.CustomReq_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l2cache.CustomResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l2cache.CustomAck_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l2cache.NULLCMD_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l2cache.GetS_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 14087; SumSQ.u64 = 14087; Count.u64 = 14087; Min.u64 = 1; Max.u64 = 1; 
node0.cpu0.l2cache.GetX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 16878; SumSQ.u64 = 16878; Count.u64 = 16878; Min.u64 = 1; Max.u64 = 1; 
node0.cpu0.l2cache.GetSX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 7; SumSQ.u64 = 7; Count.u64 = 7; Min.u64 = 1; Max.u64 = 1; 
node0.cpu0.l2cache.Write_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l2cache.FlushLine_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l2cache.FlushLineInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l2cache.FlushAll_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l2cache.GetSResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 1907; SumSQ.u64 = 1907; Count.u64 = 1907; Min.u64 = 1; Max.u64 = 1; 
node0.cpu0.l2cache.GetXResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 13997; SumSQ.u64 = 13997; Count.u64 = 13997; Min.u64 = 1; Max.u64 = 1; 
node0.cpu0.l2cache.WriteResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l2cache.FlushLineResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l2cache.FlushAllResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l2cache.PutS_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2003; SumSQ.u64 = 2003; Count.u64 = 2003; Min.u64 = 1; Max.u64 = 1; 
node0.cpu0.l2cache.PutM_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 10997; SumSQ.u64 = 10997; Count.u64 = 10997; Min.u64 = 1; Max.u64 = 1; 
node0.cpu0.l2cache.PutE_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 8872; SumSQ.u64 = 8872; Count.u64 = 8872; Min.u64 = 1; Max.u64 = 1; 
node0.cpu0.l2cache.PutX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l2cache.Inv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l2cache.ForceInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l2cache.Fetch_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l2cache.FetchInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
node0.cpu0.l2cache.FetchInvX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 8114; SumSQ.u64 = 8114; Count.u64 = 8114; Min.u64 = 1; Max.u64 = 1; 
node0.cpu0.l2cache.FetchResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
node0.cpu0.l2cache.FetchXResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 8110; SumSQ.u64 = 8110; Count.u64 = 8110; Min.u64 = 1; Max.u64 = 1; 
node0.cpu0.l2cache.ForwardFlush_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l2cache.AckFlush_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l2cache.UnblockFlush_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l2cache.NACK_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l2cache.AckInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l2cache.AckPut_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.cpu0.l2cache.MSHR_occupancy : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 1875530; SumSQ.u64 = 2022094; Count.u64 = 274066563; Min.u64 = 0; Max.u64 = 9; 
node0.cpu0.l2cache.Bank_conflicts : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.node_os.l1cache:lowlink.packet_latency : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 204006; SumSQ.u64 = 1133920; Count.u64 = 39390; Min.u64 = 2; Max.u64 = 7; 
node0.node_os.l1cache:lowlink.send_bit_count : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 8598912; SumSQ.u64 = 4051230720; Count.u64 = 39390; Min.u64 = 64; Max.u64 = 576; 
node0.node_os.l1cache:lowlink.output_port_stalls : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.node_os.l1cache:lowlink.idle_time : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 118680117940; SumSQ.u64 = 3244244586346378650; Count.u64 = 24518; Min.u64 = 10; Max.u64 = 1048829970; 
node0.node_os.l1cache.default_stat : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.node_os.l1cache.stateEvent_GetS_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 8115; SumSQ.u64 = 8115; Count.u64 = 8115; Min.u64 = 1; Max.u64 = 1; 
node0.node_os.l1cache.stateEvent_GetS_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.node_os.l1cache.stateEvent_GetS_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
node0.node_os.l1cache.stateEvent_GetX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 10882; SumSQ.u64 = 10882; Count.u64 = 10882; Min.u64 = 1; Max.u64 = 1; 
node0.node_os.l1cache.stateEvent_GetX_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.node_os.l1cache.stateEvent_GetX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; Min.u64 = 1; Max.u64 = 1; 
node0.node_os.l1cache.stateEvent_GetSX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.node_os.l1cache.stateEvent_GetSX_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.node_os.l1cache.stateEvent_GetSX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.node_os.l1cache.stateEvent_GetSResp_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 8115; SumSQ.u64 = 8115; Count.u64 = 8115; Min.u64 = 1; Max.u64 = 1; 
node0.node_os.l1cache.stateEvent_GetXResp_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.node_os.l1cache.stateEvent_GetXResp_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 10882; SumSQ.u64 = 10882; Count.u64 = 10882; Min.u64 = 1; Max.u64 = 1; 
node0.node_os.l1cache.stateEvent_GetXResp_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.node_os.l1cache.stateEvent_Inv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.node_os.l1cache.stateEvent_Inv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 8522; SumSQ.u64 = 8522; Count.u64 = 8522; Min.u64 = 1; Max.u64 = 1; 
node0.node_os.l1cache.stateEvent_Inv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.node_os.l1cache.stateEvent_Inv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.node_os.l1cache.stateEvent_Inv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.node_os.l1cache.stateEvent_Inv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.node_os.l1cache.stateEvent_Inv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.node_os.l1cache.stateEvent_FetchInvX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.node_os.l1cache.stateEvent_FetchInvX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 1907; SumSQ.u64 = 1907; Count.u64 = 1907; Min.u64 = 1; Max.u64 = 1; 
node0.node_os.l1cache.stateEvent_FetchInvX_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.node_os.l1cache.stateEvent_FetchInvX_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.node_os.l1cache.stateEvent_FetchInvX_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.node_os.l1cache.stateEvent_FetchInvX_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.node_os.l1cache.stateEvent_Fetch_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.node_os.l1cache.stateEvent_Fetch_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.node_os.l1cache.stateEvent_Fetch_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.node_os.l1cache.stateEvent_Fetch_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.node_os.l1cache.stateEvent_Fetch_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.node_os.l1cache.stateEvent_Fetch_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.node_os.l1cache.stateEvent_Fetch_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.node_os.l1cache.stateEvent_FetchInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.node_os.l1cache.stateEvent_FetchInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.node_os.l1cache.stateEvent_FetchInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 4658; SumSQ.u64 = 4658; Count.u64 = 4658; Min.u64 = 1; Max.u64 = 1; 
node0.node_os.l1cache.stateEvent_FetchInv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.node_os.l1cache.stateEvent_FetchInv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.node_os.l1cache.stateEvent_FetchInv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.node_os.l1cache.stateEvent_FetchInv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.node_os.l1cache.stateEvent_FetchInv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.node_os.l1cache.stateEvent_ForceInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.node_os.l1cache.stateEvent_ForceInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.node_os.l1cache.stateEvent_ForceInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.node_os.l1cache.stateEvent_ForceInv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.node_os.l1cache.stateEvent_ForceInv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.node_os.l1cache.stateEvent_ForceInv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.node_os.l1cache.stateEvent_ForceInv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.node_os.l1cache.stateEvent_ForceInv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.node_os.l1cache.stateEvent_FlushLine_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.node_os.l1cache.stateEvent_FlushLine_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.node_os.l1cache.stateEvent_FlushLine_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.node_os.l1cache.stateEvent_FlushLineInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.node_os.l1cache.stateEvent_FlushLineInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.node_os.l1cache.stateEvent_FlushLineInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.node_os.l1cache.stateEvent_FlushLineResp_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.node_os.l1cache.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.node_os.l1cache.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.node_os.l1cache.eventSent_GetS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 8115; SumSQ.u64 = 8115; Count.u64 = 8115; Min.u64 = 1; Max.u64 = 1; 
node0.node_os.l1cache.eventSent_GetX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 10882; SumSQ.u64 = 10882; Count.u64 = 10882; Min.u64 = 1; Max.u64 = 1; 
node0.node_os.l1cache.eventSent_GetSX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.node_os.l1cache.eventSent_Write : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.node_os.l1cache.eventSent_PutM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 4033; SumSQ.u64 = 4033; Count.u64 = 4033; Min.u64 = 1; Max.u64 = 1; 
node0.node_os.l1cache.eventSent_NACK : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.node_os.l1cache.eventSent_FlushLine : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.node_os.l1cache.eventSent_FlushLineInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.node_os.l1cache.eventSent_FlushAll : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.node_os.l1cache.eventSent_FetchResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 4658; SumSQ.u64 = 4658; Count.u64 = 4658; Min.u64 = 1; Max.u64 = 1; 
node0.node_os.l1cache.eventSent_FetchXResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 1907; SumSQ.u64 = 1907; Count.u64 = 1907; Min.u64 = 1; Max.u64 = 1; 
node0.node_os.l1cache.eventSent_AckInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 8522; SumSQ.u64 = 8522; Count.u64 = 8522; Min.u64 = 1; Max.u64 = 1; 
node0.node_os.l1cache.eventSent_AckFlush : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.node_os.l1cache.eventSent_GetSResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 8117; SumSQ.u64 = 8117; Count.u64 = 8117; Min.u64 = 1; Max.u64 = 1; 
node0.node_os.l1cache.eventSent_GetXResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.node_os.l1cache.eventSent_WriteResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 10883; SumSQ.u64 = 10883; Count.u64 = 10883; Min.u64 = 1; Max.u64 = 1; 
node0.node_os.l1cache.eventSent_FlushLineResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.node_os.l1cache.eventSent_FlushAllResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.node_os.l1cache.eventSent_Put : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.node_os.l1cache.eventSent_Get : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.node_os.l1cache.eventSent_AckMove : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.node_os.l1cache.eventSent_CustomReq : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.node_os.l1cache.eventSent_CustomResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.node_os.l1cache.eventSent_CustomAck : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.node_os.l1cache.EventStalledForLockedCacheline : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.node_os.l1cache.evict_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 5600; SumSQ.u64 = 5600; Count.u64 = 5600; Min.u64 = 1; Max.u64 = 1; 
node0.node_os.l1cache.evict_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 1273; SumSQ.u64 = 1273; Count.u64 = 1273; Min.u64 = 1; Max.u64 = 1; 
node0.node_os.l1cache.evict_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 4033; SumSQ.u64 = 4033; Count.u64 = 4033; Min.u64 = 1; Max.u64 = 1; 
node0.node_os.l1cache.evict_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.node_os.l1cache.evict_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.node_os.l1cache.evict_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.node_os.l1cache.evict_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.node_os.l1cache.latency_GetS_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 6; SumSQ.u64 = 18; Count.u64 = 2; Min.u64 = 3; Max.u64 = 3; 
node0.node_os.l1cache.latency_GetS_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 1095913; SumSQ.u64 = 148068395; Count.u64 = 8115; Min.u64 = 63; Max.u64 = 145; 
node0.node_os.l1cache.latency_GetX_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 3; SumSQ.u64 = 9; Count.u64 = 1; Min.u64 = 3; Max.u64 = 3; 
node0.node_os.l1cache.latency_GetX_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 751775; SumSQ.u64 = 53620365; Count.u64 = 10882; Min.u64 = 35; Max.u64 = 155; 
node0.node_os.l1cache.latency_GetX_upgrade : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.node_os.l1cache.latency_GetSX_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.node_os.l1cache.latency_GetSX_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.node_os.l1cache.latency_GetSX_upgrade : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.node_os.l1cache.latency_FlushLine : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.node_os.l1cache.latency_FlushLine_fail : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.node_os.l1cache.latency_FlushLineInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.node_os.l1cache.latency_FlushLineInv_fail : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.node_os.l1cache.latency_FlushAll : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.node_os.l1cache.GetSHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
node0.node_os.l1cache.GetXHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; Min.u64 = 1; Max.u64 = 1; 
node0.node_os.l1cache.GetSXHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.node_os.l1cache.GetSHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.node_os.l1cache.GetXHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.node_os.l1cache.GetSXHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.node_os.l1cache.GetSMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 8115; SumSQ.u64 = 8115; Count.u64 = 8115; Min.u64 = 1; Max.u64 = 1; 
node0.node_os.l1cache.GetXMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 10882; SumSQ.u64 = 10882; Count.u64 = 10882; Min.u64 = 1; Max.u64 = 1; 
node0.node_os.l1cache.GetSXMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.node_os.l1cache.GetSMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.node_os.l1cache.GetXMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.node_os.l1cache.GetSXMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.node_os.l1cache.CacheHits : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 3; SumSQ.u64 = 3; Count.u64 = 3; Min.u64 = 1; Max.u64 = 1; 
node0.node_os.l1cache.CacheMisses : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 18997; SumSQ.u64 = 18997; Count.u64 = 18997; Min.u64 = 1; Max.u64 = 1; 
node0.node_os.l1cache.stateEvent_AckPut_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 5306; SumSQ.u64 = 5306; Count.u64 = 5306; Min.u64 = 1; Max.u64 = 1; 
node0.node_os.l1cache.eventSent_PutS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 1273; SumSQ.u64 = 1273; Count.u64 = 1273; Min.u64 = 1; Max.u64 = 1; 
node0.node_os.l1cache.eventSent_PutE : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.node_os.l1cache.stateEvent_GetS_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.node_os.l1cache.stateEvent_GetX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.node_os.l1cache.stateEvent_GetSX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.node_os.l1cache.stateEvent_FlushLine_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.node_os.l1cache.stateEvent_FlushLineInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.node_os.l1cache.stateEvent_FetchInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.node_os.l1cache.stateEvent_ForceInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.node_os.l1cache.stateEvent_FetchInvX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.node_os.l1cache.evict_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.node_os.l1cache.TotalEventsReceived : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 58390; SumSQ.u64 = 58390; Count.u64 = 58390; Min.u64 = 1; Max.u64 = 1; 
node0.node_os.l1cache.TotalEventsReplayed : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.node_os.l1cache.Put_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.node_os.l1cache.Get_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.node_os.l1cache.AckMove_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.node_os.l1cache.GetS_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.node_os.l1cache.Write_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.node_os.l1cache.GetSX_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.node_os.l1cache.GetSResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.node_os.l1cache.WriteResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.node_os.l1cache.CustomReq_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.node_os.l1cache.CustomResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.node_os.l1cache.CustomAck_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.node_os.l1cache.NULLCMD_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.node_os.l1cache.GetS_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 8117; SumSQ.u64 = 8117; Count.u64 = 8117; Min.u64 = 1; Max.u64 = 1; 
node0.node_os.l1cache.GetX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.node_os.l1cache.GetSX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.node_os.l1cache.Write_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 10883; SumSQ.u64 = 10883; Count.u64 = 10883; Min.u64 = 1; Max.u64 = 1; 
node0.node_os.l1cache.FlushLine_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.node_os.l1cache.FlushLineInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.node_os.l1cache.FlushAll_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.node_os.l1cache.GetSResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 8115; SumSQ.u64 = 8115; Count.u64 = 8115; Min.u64 = 1; Max.u64 = 1; 
node0.node_os.l1cache.GetXResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 10882; SumSQ.u64 = 10882; Count.u64 = 10882; Min.u64 = 1; Max.u64 = 1; 
node0.node_os.l1cache.FlushLineResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.node_os.l1cache.FlushAllResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.node_os.l1cache.Inv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 8522; SumSQ.u64 = 8522; Count.u64 = 8522; Min.u64 = 1; Max.u64 = 1; 
node0.node_os.l1cache.ForceInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.node_os.l1cache.Fetch_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.node_os.l1cache.FetchInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 4658; SumSQ.u64 = 4658; Count.u64 = 4658; Min.u64 = 1; Max.u64 = 1; 
node0.node_os.l1cache.FetchInvX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 1907; SumSQ.u64 = 1907; Count.u64 = 1907; Min.u64 = 1; Max.u64 = 1; 
node0.node_os.l1cache.ForwardFlush_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.node_os.l1cache.UnblockFlush_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.node_os.l1cache.NACK_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.node_os.l1cache.AckPut_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 5306; SumSQ.u64 = 5306; Count.u64 = 5306; Min.u64 = 1; Max.u64 = 1; 
node0.node_os.l1cache.MSHR_occupancy : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 1790697; SumSQ.u64 = 4972825; Count.u64 = 274066563; Min.u64 = 0; Max.u64 = 6; 
node0.node_os.l1cache.Bank_conflicts : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
balar:mmio_iface:lowlink.packet_latency : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 1162; SumSQ.u64 = 6764; Count.u64 = 202; Min.u64 = 4; Max.u64 = 7; 
balar:mmio_iface:lowlink.send_bit_count : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 72896; SumSQ.u64 = 36425728; Count.u64 = 202; Min.u64 = 128; Max.u64 = 576; 
balar:mmio_iface:lowlink.output_port_stalls : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
balar:mmio_iface:lowlink.idle_time : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 6683254041; SumSQ.u64 = 12584318896477492299; Count.u64 = 202; Min.u64 = 37440; Max.u64 = 5560884000; 
gpu_xbar.output_packet_count.port0 : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 229; SumSQ.u64 = 229; Count.u64 = 229; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port0 : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 229; SumSQ.u64 = 229; Count.u64 = 229; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.output_packet_count.port1 : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 230; SumSQ.u64 = 230; Count.u64 = 230; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port1 : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 230; SumSQ.u64 = 230; Count.u64 = 230; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.output_packet_count.port2 : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 232; SumSQ.u64 = 232; Count.u64 = 232; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port2 : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 232; SumSQ.u64 = 232; Count.u64 = 232; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.output_packet_count.port3 : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 226; SumSQ.u64 = 226; Count.u64 = 226; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port3 : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 226; SumSQ.u64 = 226; Count.u64 = 226; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.output_packet_count.port4 : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 232; SumSQ.u64 = 232; Count.u64 = 232; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port4 : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 232; SumSQ.u64 = 232; Count.u64 = 232; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.output_packet_count.port5 : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 228; SumSQ.u64 = 228; Count.u64 = 228; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port5 : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 228; SumSQ.u64 = 228; Count.u64 = 228; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.output_packet_count.port6 : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 229; SumSQ.u64 = 229; Count.u64 = 229; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port6 : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 229; SumSQ.u64 = 229; Count.u64 = 229; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.output_packet_count.port7 : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 232; SumSQ.u64 = 232; Count.u64 = 232; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port7 : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 232; SumSQ.u64 = 232; Count.u64 = 232; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.output_packet_count.port8 : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 228; SumSQ.u64 = 228; Count.u64 = 228; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port8 : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 228; SumSQ.u64 = 228; Count.u64 = 228; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.output_packet_count.port9 : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 232; SumSQ.u64 = 232; Count.u64 = 232; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port9 : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 232; SumSQ.u64 = 232; Count.u64 = 232; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.output_packet_count.port10 : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 231; SumSQ.u64 = 231; Count.u64 = 231; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port10 : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 231; SumSQ.u64 = 231; Count.u64 = 231; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.output_packet_count.port11 : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 232; SumSQ.u64 = 232; Count.u64 = 232; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port11 : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 232; SumSQ.u64 = 232; Count.u64 = 232; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.output_packet_count.port12 : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 228; SumSQ.u64 = 228; Count.u64 = 228; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port12 : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 228; SumSQ.u64 = 228; Count.u64 = 228; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.output_packet_count.port13 : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 230; SumSQ.u64 = 230; Count.u64 = 230; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port13 : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 230; SumSQ.u64 = 230; Count.u64 = 230; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.output_packet_count.port14 : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 230; SumSQ.u64 = 230; Count.u64 = 230; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port14 : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 230; SumSQ.u64 = 230; Count.u64 = 230; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.output_packet_count.port15 : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 232; SumSQ.u64 = 232; Count.u64 = 232; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port15 : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 232; SumSQ.u64 = 232; Count.u64 = 232; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.output_packet_count.port16 : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 228; SumSQ.u64 = 228; Count.u64 = 228; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port16 : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 228; SumSQ.u64 = 228; Count.u64 = 228; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.output_packet_count.port17 : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 230; SumSQ.u64 = 230; Count.u64 = 230; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port17 : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 230; SumSQ.u64 = 230; Count.u64 = 230; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.output_packet_count.port18 : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 230; SumSQ.u64 = 230; Count.u64 = 230; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port18 : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 230; SumSQ.u64 = 230; Count.u64 = 230; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.output_packet_count.port19 : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 232; SumSQ.u64 = 232; Count.u64 = 232; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port19 : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 232; SumSQ.u64 = 232; Count.u64 = 232; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.output_packet_count.port20 : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 228; SumSQ.u64 = 228; Count.u64 = 228; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port20 : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 228; SumSQ.u64 = 228; Count.u64 = 228; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.output_packet_count.port21 : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 230; SumSQ.u64 = 230; Count.u64 = 230; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port21 : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 230; SumSQ.u64 = 230; Count.u64 = 230; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.output_packet_count.port22 : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 230; SumSQ.u64 = 230; Count.u64 = 230; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port22 : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 230; SumSQ.u64 = 230; Count.u64 = 230; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.output_packet_count.port23 : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 232; SumSQ.u64 = 232; Count.u64 = 232; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port23 : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 232; SumSQ.u64 = 232; Count.u64 = 232; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.output_packet_count.port24 : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 228; SumSQ.u64 = 228; Count.u64 = 228; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port24 : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 228; SumSQ.u64 = 228; Count.u64 = 228; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.output_packet_count.port25 : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 230; SumSQ.u64 = 230; Count.u64 = 230; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port25 : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 230; SumSQ.u64 = 230; Count.u64 = 230; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.output_packet_count.port26 : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 230; SumSQ.u64 = 230; Count.u64 = 230; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port26 : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 230; SumSQ.u64 = 230; Count.u64 = 230; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.output_packet_count.port27 : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 232; SumSQ.u64 = 232; Count.u64 = 232; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port27 : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 232; SumSQ.u64 = 232; Count.u64 = 232; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.output_packet_count.port28 : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 228; SumSQ.u64 = 228; Count.u64 = 228; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port28 : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 228; SumSQ.u64 = 228; Count.u64 = 228; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.output_packet_count.port29 : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 230; SumSQ.u64 = 230; Count.u64 = 230; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port29 : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 230; SumSQ.u64 = 230; Count.u64 = 230; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.output_packet_count.port30 : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 230; SumSQ.u64 = 230; Count.u64 = 230; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port30 : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 230; SumSQ.u64 = 230; Count.u64 = 230; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.output_packet_count.port31 : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 232; SumSQ.u64 = 232; Count.u64 = 232; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port31 : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 232; SumSQ.u64 = 232; Count.u64 = 232; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.output_packet_count.port32 : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 228; SumSQ.u64 = 228; Count.u64 = 228; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port32 : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 228; SumSQ.u64 = 228; Count.u64 = 228; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.output_packet_count.port33 : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 230; SumSQ.u64 = 230; Count.u64 = 230; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port33 : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 230; SumSQ.u64 = 230; Count.u64 = 230; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.output_packet_count.port34 : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 230; SumSQ.u64 = 230; Count.u64 = 230; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port34 : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 230; SumSQ.u64 = 230; Count.u64 = 230; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.output_packet_count.port35 : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 232; SumSQ.u64 = 232; Count.u64 = 232; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port35 : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 232; SumSQ.u64 = 232; Count.u64 = 232; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.output_packet_count.port36 : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 228; SumSQ.u64 = 228; Count.u64 = 228; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port36 : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 228; SumSQ.u64 = 228; Count.u64 = 228; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.output_packet_count.port37 : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 232; SumSQ.u64 = 232; Count.u64 = 232; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port37 : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 232; SumSQ.u64 = 232; Count.u64 = 232; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.output_packet_count.port38 : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 228; SumSQ.u64 = 228; Count.u64 = 228; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port38 : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 228; SumSQ.u64 = 228; Count.u64 = 228; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.output_packet_count.port39 : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 232; SumSQ.u64 = 232; Count.u64 = 232; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port39 : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 232; SumSQ.u64 = 232; Count.u64 = 232; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.output_packet_count.port40 : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 228; SumSQ.u64 = 228; Count.u64 = 228; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port40 : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 228; SumSQ.u64 = 228; Count.u64 = 228; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.output_packet_count.port41 : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 232; SumSQ.u64 = 232; Count.u64 = 232; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port41 : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 232; SumSQ.u64 = 232; Count.u64 = 232; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.output_packet_count.port42 : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 228; SumSQ.u64 = 228; Count.u64 = 228; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port42 : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 228; SumSQ.u64 = 228; Count.u64 = 228; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.output_packet_count.port43 : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 232; SumSQ.u64 = 232; Count.u64 = 232; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port43 : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 232; SumSQ.u64 = 232; Count.u64 = 232; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.output_packet_count.port44 : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 228; SumSQ.u64 = 228; Count.u64 = 228; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port44 : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 228; SumSQ.u64 = 228; Count.u64 = 228; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.output_packet_count.port45 : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 232; SumSQ.u64 = 232; Count.u64 = 232; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port45 : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 232; SumSQ.u64 = 232; Count.u64 = 232; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.output_packet_count.port46 : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 228; SumSQ.u64 = 228; Count.u64 = 228; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port46 : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 228; SumSQ.u64 = 228; Count.u64 = 228; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.output_packet_count.port47 : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 229; SumSQ.u64 = 229; Count.u64 = 229; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port47 : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 229; SumSQ.u64 = 229; Count.u64 = 229; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.output_packet_count.port48 : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 111; SumSQ.u64 = 111; Count.u64 = 111; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port48 : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 111; SumSQ.u64 = 111; Count.u64 = 111; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.output_packet_count.port49 : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 115; SumSQ.u64 = 115; Count.u64 = 115; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port49 : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 115; SumSQ.u64 = 115; Count.u64 = 115; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.output_packet_count.port50 : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 111; SumSQ.u64 = 111; Count.u64 = 111; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port50 : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 111; SumSQ.u64 = 111; Count.u64 = 111; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.output_packet_count.port51 : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 115; SumSQ.u64 = 115; Count.u64 = 115; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port51 : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 115; SumSQ.u64 = 115; Count.u64 = 115; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.output_packet_count.port52 : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 111; SumSQ.u64 = 111; Count.u64 = 111; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port52 : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 111; SumSQ.u64 = 111; Count.u64 = 111; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.output_packet_count.port53 : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 113; SumSQ.u64 = 113; Count.u64 = 113; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port53 : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 113; SumSQ.u64 = 113; Count.u64 = 113; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.output_packet_count.port54 : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 113; SumSQ.u64 = 113; Count.u64 = 113; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port54 : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 113; SumSQ.u64 = 113; Count.u64 = 113; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.output_packet_count.port55 : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 115; SumSQ.u64 = 115; Count.u64 = 115; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port55 : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 115; SumSQ.u64 = 115; Count.u64 = 115; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.output_packet_count.port56 : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 111; SumSQ.u64 = 111; Count.u64 = 111; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port56 : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 111; SumSQ.u64 = 111; Count.u64 = 111; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.output_packet_count.port57 : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 115; SumSQ.u64 = 115; Count.u64 = 115; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port57 : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 115; SumSQ.u64 = 115; Count.u64 = 115; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.output_packet_count.port58 : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 111; SumSQ.u64 = 111; Count.u64 = 111; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port58 : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 111; SumSQ.u64 = 111; Count.u64 = 111; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.output_packet_count.port59 : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 115; SumSQ.u64 = 115; Count.u64 = 115; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port59 : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 115; SumSQ.u64 = 115; Count.u64 = 115; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.output_packet_count.port60 : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 111; SumSQ.u64 = 111; Count.u64 = 111; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port60 : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 111; SumSQ.u64 = 111; Count.u64 = 111; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.output_packet_count.port61 : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 115; SumSQ.u64 = 115; Count.u64 = 115; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port61 : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 115; SumSQ.u64 = 115; Count.u64 = 115; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.output_packet_count.port62 : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 111; SumSQ.u64 = 111; Count.u64 = 111; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port62 : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 111; SumSQ.u64 = 111; Count.u64 = 111; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.output_packet_count.port63 : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 114; SumSQ.u64 = 114; Count.u64 = 114; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port63 : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 114; SumSQ.u64 = 114; Count.u64 = 114; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.output_packet_count.port64 : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 118; SumSQ.u64 = 118; Count.u64 = 118; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port64 : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 118; SumSQ.u64 = 118; Count.u64 = 118; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.output_packet_count.port65 : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 117; SumSQ.u64 = 117; Count.u64 = 117; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port65 : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 117; SumSQ.u64 = 117; Count.u64 = 117; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.output_packet_count.port66 : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 117; SumSQ.u64 = 117; Count.u64 = 117; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port66 : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 117; SumSQ.u64 = 117; Count.u64 = 117; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.output_packet_count.port67 : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 117; SumSQ.u64 = 117; Count.u64 = 117; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port67 : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 117; SumSQ.u64 = 117; Count.u64 = 117; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.output_packet_count.port68 : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 117; SumSQ.u64 = 117; Count.u64 = 117; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port68 : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 117; SumSQ.u64 = 117; Count.u64 = 117; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.output_packet_count.port69 : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 117; SumSQ.u64 = 117; Count.u64 = 117; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port69 : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 117; SumSQ.u64 = 117; Count.u64 = 117; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.output_packet_count.port70 : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 117; SumSQ.u64 = 117; Count.u64 = 117; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port70 : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 117; SumSQ.u64 = 117; Count.u64 = 117; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.output_packet_count.port71 : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 117; SumSQ.u64 = 117; Count.u64 = 117; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port71 : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 117; SumSQ.u64 = 117; Count.u64 = 117; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.output_packet_count.port72 : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 117; SumSQ.u64 = 117; Count.u64 = 117; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port72 : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 117; SumSQ.u64 = 117; Count.u64 = 117; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.output_packet_count.port73 : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 117; SumSQ.u64 = 117; Count.u64 = 117; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port73 : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 117; SumSQ.u64 = 117; Count.u64 = 117; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.output_packet_count.port74 : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 117; SumSQ.u64 = 117; Count.u64 = 117; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port74 : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 117; SumSQ.u64 = 117; Count.u64 = 117; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.output_packet_count.port75 : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 117; SumSQ.u64 = 117; Count.u64 = 117; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port75 : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 117; SumSQ.u64 = 117; Count.u64 = 117; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.output_packet_count.port76 : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 117; SumSQ.u64 = 117; Count.u64 = 117; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port76 : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 117; SumSQ.u64 = 117; Count.u64 = 117; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.output_packet_count.port77 : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 117; SumSQ.u64 = 117; Count.u64 = 117; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port77 : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 117; SumSQ.u64 = 117; Count.u64 = 117; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.output_packet_count.port78 : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 117; SumSQ.u64 = 117; Count.u64 = 117; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port78 : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 117; SumSQ.u64 = 117; Count.u64 = 117; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.output_packet_count.port79 : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 117; SumSQ.u64 = 117; Count.u64 = 117; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port79 : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 117; SumSQ.u64 = 117; Count.u64 = 117; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.output_packet_count.port80 : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 506; SumSQ.u64 = 506; Count.u64 = 506; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port80 : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 506; SumSQ.u64 = 506; Count.u64 = 506; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.output_packet_count.port81 : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 474; SumSQ.u64 = 474; Count.u64 = 474; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port81 : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 474; SumSQ.u64 = 474; Count.u64 = 474; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.output_packet_count.port82 : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 471; SumSQ.u64 = 471; Count.u64 = 471; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port82 : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 471; SumSQ.u64 = 471; Count.u64 = 471; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.output_packet_count.port83 : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 451; SumSQ.u64 = 451; Count.u64 = 451; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port83 : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 451; SumSQ.u64 = 451; Count.u64 = 451; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.output_packet_count.port84 : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 451; SumSQ.u64 = 451; Count.u64 = 451; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port84 : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 451; SumSQ.u64 = 451; Count.u64 = 451; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.output_packet_count.port85 : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 448; SumSQ.u64 = 448; Count.u64 = 448; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port85 : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 448; SumSQ.u64 = 448; Count.u64 = 448; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.output_packet_count.port86 : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 439; SumSQ.u64 = 439; Count.u64 = 439; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port86 : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 439; SumSQ.u64 = 439; Count.u64 = 439; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.output_packet_count.port87 : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 457; SumSQ.u64 = 457; Count.u64 = 457; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port87 : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 457; SumSQ.u64 = 457; Count.u64 = 457; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.output_packet_count.port88 : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 434; SumSQ.u64 = 434; Count.u64 = 434; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port88 : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 434; SumSQ.u64 = 434; Count.u64 = 434; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.output_packet_count.port89 : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 461; SumSQ.u64 = 461; Count.u64 = 461; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port89 : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 461; SumSQ.u64 = 461; Count.u64 = 461; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.output_packet_count.port90 : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 425; SumSQ.u64 = 425; Count.u64 = 425; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port90 : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 425; SumSQ.u64 = 425; Count.u64 = 425; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.output_packet_count.port91 : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 471; SumSQ.u64 = 471; Count.u64 = 471; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port91 : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 471; SumSQ.u64 = 471; Count.u64 = 471; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.output_packet_count.port92 : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 420; SumSQ.u64 = 420; Count.u64 = 420; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port92 : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 420; SumSQ.u64 = 420; Count.u64 = 420; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.output_packet_count.port93 : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 475; SumSQ.u64 = 475; Count.u64 = 475; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port93 : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 475; SumSQ.u64 = 475; Count.u64 = 475; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.output_packet_count.port94 : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 420; SumSQ.u64 = 420; Count.u64 = 420; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port94 : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 420; SumSQ.u64 = 420; Count.u64 = 420; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.output_packet_count.port95 : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 467; SumSQ.u64 = 467; Count.u64 = 467; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port95 : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 467; SumSQ.u64 = 467; Count.u64 = 467; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.output_packet_count.port96 : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 404; SumSQ.u64 = 404; Count.u64 = 404; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port96 : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 404; SumSQ.u64 = 404; Count.u64 = 404; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.output_packet_count.port97 : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 433; SumSQ.u64 = 433; Count.u64 = 433; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port97 : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 433; SumSQ.u64 = 433; Count.u64 = 433; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.output_packet_count.port98 : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 438; SumSQ.u64 = 438; Count.u64 = 438; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port98 : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 438; SumSQ.u64 = 438; Count.u64 = 438; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.output_packet_count.port99 : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 649; SumSQ.u64 = 649; Count.u64 = 649; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port99 : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 649; SumSQ.u64 = 649; Count.u64 = 649; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.output_packet_count.port100 : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 455; SumSQ.u64 = 455; Count.u64 = 455; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port100 : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 455; SumSQ.u64 = 455; Count.u64 = 455; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.output_packet_count.port101 : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 460; SumSQ.u64 = 460; Count.u64 = 460; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port101 : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 460; SumSQ.u64 = 460; Count.u64 = 460; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.output_packet_count.port102 : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 469; SumSQ.u64 = 469; Count.u64 = 469; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port102 : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 469; SumSQ.u64 = 469; Count.u64 = 469; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.output_packet_count.port103 : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 451; SumSQ.u64 = 451; Count.u64 = 451; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port103 : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 451; SumSQ.u64 = 451; Count.u64 = 451; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.output_packet_count.port104 : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 474; SumSQ.u64 = 474; Count.u64 = 474; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port104 : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 474; SumSQ.u64 = 474; Count.u64 = 474; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.output_packet_count.port105 : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 446; SumSQ.u64 = 446; Count.u64 = 446; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port105 : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 446; SumSQ.u64 = 446; Count.u64 = 446; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.output_packet_count.port106 : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 483; SumSQ.u64 = 483; Count.u64 = 483; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port106 : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 483; SumSQ.u64 = 483; Count.u64 = 483; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.output_packet_count.port107 : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 437; SumSQ.u64 = 437; Count.u64 = 437; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port107 : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 437; SumSQ.u64 = 437; Count.u64 = 437; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.output_packet_count.port108 : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 488; SumSQ.u64 = 488; Count.u64 = 488; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port108 : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 488; SumSQ.u64 = 488; Count.u64 = 488; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.output_packet_count.port109 : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 432; SumSQ.u64 = 432; Count.u64 = 432; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port109 : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 432; SumSQ.u64 = 432; Count.u64 = 432; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.output_packet_count.port110 : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 488; SumSQ.u64 = 488; Count.u64 = 488; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port110 : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 488; SumSQ.u64 = 488; Count.u64 = 488; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.output_packet_count.port111 : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 441; SumSQ.u64 = 441; Count.u64 = 441; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port111 : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 441; SumSQ.u64 = 441; Count.u64 = 441; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.packets_moved : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 29436; SumSQ.u64 = 535920; Count.u64 = 2957; Min.u64 = 0; Max.u64 = 88; 
gpu_xbar.cycles_zero_events : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 7959236; SumSQ.u64 = 56228296083072; Count.u64 = 305; Min.u64 = 2; Max.u64 = 7483648; 
gpu_xbar.cycles_events : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2957; SumSQ.u64 = 2957; Count.u64 = 2957; Min.u64 = 1; Max.u64 = 1; 
l1gcache_0.default_stat : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.stateEvent_GetS_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 114; SumSQ.u64 = 114; Count.u64 = 114; Min.u64 = 1; Max.u64 = 1; 
l1gcache_0.stateEvent_GetS_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 69; SumSQ.u64 = 69; Count.u64 = 69; Min.u64 = 1; Max.u64 = 1; 
l1gcache_0.stateEvent_GetS_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
l1gcache_0.stateEvent_GetX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 3; SumSQ.u64 = 3; Count.u64 = 3; Min.u64 = 1; Max.u64 = 1; 
l1gcache_0.stateEvent_GetX_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 37; SumSQ.u64 = 37; Count.u64 = 37; Min.u64 = 1; Max.u64 = 1; 
l1gcache_0.stateEvent_GetX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 21; SumSQ.u64 = 21; Count.u64 = 21; Min.u64 = 1; Max.u64 = 1; 
l1gcache_0.stateEvent_GetSX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.stateEvent_GetSX_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.stateEvent_GetSX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.stateEvent_GetSResp_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 45; SumSQ.u64 = 45; Count.u64 = 45; Min.u64 = 1; Max.u64 = 1; 
l1gcache_0.stateEvent_GetXResp_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 69; SumSQ.u64 = 69; Count.u64 = 69; Min.u64 = 1; Max.u64 = 1; 
l1gcache_0.stateEvent_GetXResp_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 4; SumSQ.u64 = 4; Count.u64 = 4; Min.u64 = 1; Max.u64 = 1; 
l1gcache_0.stateEvent_GetXResp_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 36; SumSQ.u64 = 36; Count.u64 = 36; Min.u64 = 1; Max.u64 = 1; 
l1gcache_0.stateEvent_Inv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.stateEvent_Inv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 35; SumSQ.u64 = 35; Count.u64 = 35; Min.u64 = 1; Max.u64 = 1; 
l1gcache_0.stateEvent_Inv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.stateEvent_Inv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.stateEvent_Inv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; Min.u64 = 1; Max.u64 = 1; 
l1gcache_0.stateEvent_Inv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.stateEvent_Inv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.stateEvent_FetchInvX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.stateEvent_FetchInvX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 34; SumSQ.u64 = 34; Count.u64 = 34; Min.u64 = 1; Max.u64 = 1; 
l1gcache_0.stateEvent_FetchInvX_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.stateEvent_FetchInvX_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.stateEvent_FetchInvX_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.stateEvent_FetchInvX_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.stateEvent_Fetch_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.stateEvent_Fetch_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.stateEvent_Fetch_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.stateEvent_Fetch_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.stateEvent_Fetch_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.stateEvent_Fetch_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.stateEvent_Fetch_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.stateEvent_FetchInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.stateEvent_FetchInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.stateEvent_FetchInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 3; SumSQ.u64 = 3; Count.u64 = 3; Min.u64 = 1; Max.u64 = 1; 
l1gcache_0.stateEvent_FetchInv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.stateEvent_FetchInv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.stateEvent_FetchInv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.stateEvent_FetchInv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.stateEvent_FetchInv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.stateEvent_ForceInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.stateEvent_ForceInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.stateEvent_ForceInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.stateEvent_ForceInv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.stateEvent_ForceInv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.stateEvent_ForceInv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.stateEvent_ForceInv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.stateEvent_ForceInv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.stateEvent_FlushLine_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.stateEvent_FlushLine_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.stateEvent_FlushLine_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.stateEvent_FlushLineInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.stateEvent_FlushLineInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.stateEvent_FlushLineInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.stateEvent_FlushLineResp_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.eventSent_GetS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 114; SumSQ.u64 = 114; Count.u64 = 114; Min.u64 = 1; Max.u64 = 1; 
l1gcache_0.eventSent_GetX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 40; SumSQ.u64 = 40; Count.u64 = 40; Min.u64 = 1; Max.u64 = 1; 
l1gcache_0.eventSent_GetSX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.eventSent_Write : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.eventSent_PutM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.eventSent_NACK : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.eventSent_FlushLine : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.eventSent_FlushLineInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.eventSent_FlushAll : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.eventSent_FetchResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 3; SumSQ.u64 = 3; Count.u64 = 3; Min.u64 = 1; Max.u64 = 1; 
l1gcache_0.eventSent_FetchXResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 36; SumSQ.u64 = 36; Count.u64 = 36; Min.u64 = 1; Max.u64 = 1; 
l1gcache_0.eventSent_AckInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 36; SumSQ.u64 = 36; Count.u64 = 36; Min.u64 = 1; Max.u64 = 1; 
l1gcache_0.eventSent_AckFlush : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.eventSent_GetSResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 238; SumSQ.u64 = 238; Count.u64 = 238; Min.u64 = 1; Max.u64 = 1; 
l1gcache_0.eventSent_GetXResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.eventSent_WriteResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 128; SumSQ.u64 = 128; Count.u64 = 128; Min.u64 = 1; Max.u64 = 1; 
l1gcache_0.eventSent_FlushLineResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.eventSent_FlushAllResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.eventSent_Put : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.eventSent_Get : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.eventSent_AckMove : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.eventSent_CustomReq : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.eventSent_CustomResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.eventSent_CustomAck : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.EventStalledForLockedCacheline : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.evict_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 116; SumSQ.u64 = 116; Count.u64 = 116; Min.u64 = 1; Max.u64 = 1; 
l1gcache_0.evict_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.evict_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.evict_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.evict_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.evict_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.evict_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.latency_GetS_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 57273; SumSQ.u64 = 108490107; Count.u64 = 124; Min.u64 = 29; Max.u64 = 2342; 
l1gcache_0.latency_GetS_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 39187; SumSQ.u64 = 24787011; Count.u64 = 114; Min.u64 = 159; Max.u64 = 2177; 
l1gcache_0.latency_GetX_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 4653; SumSQ.u64 = 587915; Count.u64 = 88; Min.u64 = 29; Max.u64 = 259; 
l1gcache_0.latency_GetX_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 768; SumSQ.u64 = 196664; Count.u64 = 3; Min.u64 = 250; Max.u64 = 260; 
l1gcache_0.latency_GetX_upgrade : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 8274; SumSQ.u64 = 1850312; Count.u64 = 37; Min.u64 = 222; Max.u64 = 227; 
l1gcache_0.latency_GetSX_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.latency_GetSX_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.latency_GetSX_upgrade : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.latency_FlushLine : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.latency_FlushLine_fail : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.latency_FlushLineInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.latency_FlushLineInv_fail : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.latency_FlushAll : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.GetSHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 75; SumSQ.u64 = 75; Count.u64 = 75; Min.u64 = 1; Max.u64 = 1; 
l1gcache_0.GetXHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 77; SumSQ.u64 = 77; Count.u64 = 77; Min.u64 = 1; Max.u64 = 1; 
l1gcache_0.GetSXHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.GetSHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 49; SumSQ.u64 = 49; Count.u64 = 49; Min.u64 = 1; Max.u64 = 1; 
l1gcache_0.GetXHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 11; SumSQ.u64 = 11; Count.u64 = 11; Min.u64 = 1; Max.u64 = 1; 
l1gcache_0.GetSXHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.GetSMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 114; SumSQ.u64 = 114; Count.u64 = 114; Min.u64 = 1; Max.u64 = 1; 
l1gcache_0.GetXMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 40; SumSQ.u64 = 40; Count.u64 = 40; Min.u64 = 1; Max.u64 = 1; 
l1gcache_0.GetSXMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.GetSMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.GetXMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.GetSXMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.CacheHits : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 212; SumSQ.u64 = 212; Count.u64 = 212; Min.u64 = 1; Max.u64 = 1; 
l1gcache_0.CacheMisses : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 154; SumSQ.u64 = 154; Count.u64 = 154; Min.u64 = 1; Max.u64 = 1; 
l1gcache_0.stateEvent_AckPut_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.eventSent_PutS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.eventSent_PutE : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.stateEvent_GetS_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 53; SumSQ.u64 = 53; Count.u64 = 53; Min.u64 = 1; Max.u64 = 1; 
l1gcache_0.stateEvent_GetX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 67; SumSQ.u64 = 67; Count.u64 = 67; Min.u64 = 1; Max.u64 = 1; 
l1gcache_0.stateEvent_GetSX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.stateEvent_FlushLine_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.stateEvent_FlushLineInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.stateEvent_FetchInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.stateEvent_ForceInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.stateEvent_FetchInvX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
l1gcache_0.evict_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.TotalEventsReceived : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 595; SumSQ.u64 = 595; Count.u64 = 595; Min.u64 = 1; Max.u64 = 1; 
l1gcache_0.TotalEventsReplayed : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 60; SumSQ.u64 = 60; Count.u64 = 60; Min.u64 = 1; Max.u64 = 1; 
l1gcache_0.Put_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.Get_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.AckMove_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.GetS_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.Write_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.GetSX_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.GetSResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.WriteResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.CustomReq_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.CustomResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.CustomAck_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.NULLCMD_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.GetS_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 238; SumSQ.u64 = 238; Count.u64 = 238; Min.u64 = 1; Max.u64 = 1; 
l1gcache_0.GetX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.GetSX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.Write_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 128; SumSQ.u64 = 128; Count.u64 = 128; Min.u64 = 1; Max.u64 = 1; 
l1gcache_0.FlushLine_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.FlushLineInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.FlushAll_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.GetSResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 45; SumSQ.u64 = 45; Count.u64 = 45; Min.u64 = 1; Max.u64 = 1; 
l1gcache_0.GetXResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 109; SumSQ.u64 = 109; Count.u64 = 109; Min.u64 = 1; Max.u64 = 1; 
l1gcache_0.FlushLineResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.FlushAllResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.Inv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 36; SumSQ.u64 = 36; Count.u64 = 36; Min.u64 = 1; Max.u64 = 1; 
l1gcache_0.ForceInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.Fetch_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.FetchInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 3; SumSQ.u64 = 3; Count.u64 = 3; Min.u64 = 1; Max.u64 = 1; 
l1gcache_0.FetchInvX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 36; SumSQ.u64 = 36; Count.u64 = 36; Min.u64 = 1; Max.u64 = 1; 
l1gcache_0.ForwardFlush_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.UnblockFlush_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.NACK_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.AckPut_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.MSHR_occupancy : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 95372; SumSQ.u64 = 2482456; Count.u64 = 172531049; Min.u64 = 0; Max.u64 = 41; 
l1gcache_0.Bank_conflicts : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.default_stat : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.stateEvent_GetS_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 114; SumSQ.u64 = 114; Count.u64 = 114; Min.u64 = 1; Max.u64 = 1; 
l1gcache_1.stateEvent_GetS_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 72; SumSQ.u64 = 72; Count.u64 = 72; Min.u64 = 1; Max.u64 = 1; 
l1gcache_1.stateEvent_GetS_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
l1gcache_1.stateEvent_GetX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
l1gcache_1.stateEvent_GetX_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 39; SumSQ.u64 = 39; Count.u64 = 39; Min.u64 = 1; Max.u64 = 1; 
l1gcache_1.stateEvent_GetX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 21; SumSQ.u64 = 21; Count.u64 = 21; Min.u64 = 1; Max.u64 = 1; 
l1gcache_1.stateEvent_GetSX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.stateEvent_GetSX_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.stateEvent_GetSX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.stateEvent_GetSResp_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 47; SumSQ.u64 = 47; Count.u64 = 47; Min.u64 = 1; Max.u64 = 1; 
l1gcache_1.stateEvent_GetXResp_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 67; SumSQ.u64 = 67; Count.u64 = 67; Min.u64 = 1; Max.u64 = 1; 
l1gcache_1.stateEvent_GetXResp_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 3; SumSQ.u64 = 3; Count.u64 = 3; Min.u64 = 1; Max.u64 = 1; 
l1gcache_1.stateEvent_GetXResp_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 38; SumSQ.u64 = 38; Count.u64 = 38; Min.u64 = 1; Max.u64 = 1; 
l1gcache_1.stateEvent_Inv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.stateEvent_Inv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 34; SumSQ.u64 = 34; Count.u64 = 34; Min.u64 = 1; Max.u64 = 1; 
l1gcache_1.stateEvent_Inv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.stateEvent_Inv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.stateEvent_Inv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; Min.u64 = 1; Max.u64 = 1; 
l1gcache_1.stateEvent_Inv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.stateEvent_Inv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.stateEvent_FetchInvX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.stateEvent_FetchInvX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 34; SumSQ.u64 = 34; Count.u64 = 34; Min.u64 = 1; Max.u64 = 1; 
l1gcache_1.stateEvent_FetchInvX_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.stateEvent_FetchInvX_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.stateEvent_FetchInvX_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.stateEvent_FetchInvX_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.stateEvent_Fetch_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.stateEvent_Fetch_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.stateEvent_Fetch_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.stateEvent_Fetch_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.stateEvent_Fetch_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.stateEvent_Fetch_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.stateEvent_Fetch_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.stateEvent_FetchInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.stateEvent_FetchInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.stateEvent_FetchInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 5; SumSQ.u64 = 5; Count.u64 = 5; Min.u64 = 1; Max.u64 = 1; 
l1gcache_1.stateEvent_FetchInv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.stateEvent_FetchInv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.stateEvent_FetchInv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.stateEvent_FetchInv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.stateEvent_FetchInv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.stateEvent_ForceInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.stateEvent_ForceInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.stateEvent_ForceInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.stateEvent_ForceInv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.stateEvent_ForceInv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.stateEvent_ForceInv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.stateEvent_ForceInv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.stateEvent_ForceInv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.stateEvent_FlushLine_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.stateEvent_FlushLine_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.stateEvent_FlushLine_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.stateEvent_FlushLineInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.stateEvent_FlushLineInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.stateEvent_FlushLineInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.stateEvent_FlushLineResp_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.eventSent_GetS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 114; SumSQ.u64 = 114; Count.u64 = 114; Min.u64 = 1; Max.u64 = 1; 
l1gcache_1.eventSent_GetX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 41; SumSQ.u64 = 41; Count.u64 = 41; Min.u64 = 1; Max.u64 = 1; 
l1gcache_1.eventSent_GetSX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.eventSent_Write : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.eventSent_PutM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.eventSent_NACK : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.eventSent_FlushLine : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.eventSent_FlushLineInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.eventSent_FlushAll : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.eventSent_FetchResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 5; SumSQ.u64 = 5; Count.u64 = 5; Min.u64 = 1; Max.u64 = 1; 
l1gcache_1.eventSent_FetchXResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 35; SumSQ.u64 = 35; Count.u64 = 35; Min.u64 = 1; Max.u64 = 1; 
l1gcache_1.eventSent_AckInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 35; SumSQ.u64 = 35; Count.u64 = 35; Min.u64 = 1; Max.u64 = 1; 
l1gcache_1.eventSent_AckFlush : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.eventSent_GetSResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 238; SumSQ.u64 = 238; Count.u64 = 238; Min.u64 = 1; Max.u64 = 1; 
l1gcache_1.eventSent_GetXResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.eventSent_WriteResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 128; SumSQ.u64 = 128; Count.u64 = 128; Min.u64 = 1; Max.u64 = 1; 
l1gcache_1.eventSent_FlushLineResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.eventSent_FlushAllResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.eventSent_Put : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.eventSent_Get : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.eventSent_AckMove : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.eventSent_CustomReq : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.eventSent_CustomResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.eventSent_CustomAck : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.EventStalledForLockedCacheline : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.evict_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 116; SumSQ.u64 = 116; Count.u64 = 116; Min.u64 = 1; Max.u64 = 1; 
l1gcache_1.evict_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.evict_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.evict_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.evict_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.evict_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.evict_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.latency_GetS_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 44356; SumSQ.u64 = 75355340; Count.u64 = 124; Min.u64 = 29; Max.u64 = 2343; 
l1gcache_1.latency_GetS_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 38055; SumSQ.u64 = 21034093; Count.u64 = 114; Min.u64 = 159; Max.u64 = 2178; 
l1gcache_1.latency_GetX_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 4615; SumSQ.u64 = 583463; Count.u64 = 87; Min.u64 = 29; Max.u64 = 258; 
l1gcache_1.latency_GetX_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 517; SumSQ.u64 = 133645; Count.u64 = 2; Min.u64 = 258; Max.u64 = 259; 
l1gcache_1.latency_GetX_upgrade : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 8796; SumSQ.u64 = 1989900; Count.u64 = 39; Min.u64 = 222; Max.u64 = 302; 
l1gcache_1.latency_GetSX_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.latency_GetSX_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.latency_GetSX_upgrade : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.latency_FlushLine : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.latency_FlushLine_fail : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.latency_FlushLineInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.latency_FlushLineInv_fail : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.latency_FlushAll : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.GetSHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 75; SumSQ.u64 = 75; Count.u64 = 75; Min.u64 = 1; Max.u64 = 1; 
l1gcache_1.GetXHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 76; SumSQ.u64 = 76; Count.u64 = 76; Min.u64 = 1; Max.u64 = 1; 
l1gcache_1.GetSXHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.GetSHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 49; SumSQ.u64 = 49; Count.u64 = 49; Min.u64 = 1; Max.u64 = 1; 
l1gcache_1.GetXHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 11; SumSQ.u64 = 11; Count.u64 = 11; Min.u64 = 1; Max.u64 = 1; 
l1gcache_1.GetSXHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.GetSMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 114; SumSQ.u64 = 114; Count.u64 = 114; Min.u64 = 1; Max.u64 = 1; 
l1gcache_1.GetXMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 41; SumSQ.u64 = 41; Count.u64 = 41; Min.u64 = 1; Max.u64 = 1; 
l1gcache_1.GetSXMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.GetSMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.GetXMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.GetSXMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.CacheHits : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 211; SumSQ.u64 = 211; Count.u64 = 211; Min.u64 = 1; Max.u64 = 1; 
l1gcache_1.CacheMisses : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 155; SumSQ.u64 = 155; Count.u64 = 155; Min.u64 = 1; Max.u64 = 1; 
l1gcache_1.stateEvent_AckPut_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.eventSent_PutS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.eventSent_PutE : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.stateEvent_GetS_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 50; SumSQ.u64 = 50; Count.u64 = 50; Min.u64 = 1; Max.u64 = 1; 
l1gcache_1.stateEvent_GetX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 66; SumSQ.u64 = 66; Count.u64 = 66; Min.u64 = 1; Max.u64 = 1; 
l1gcache_1.stateEvent_GetSX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.stateEvent_FlushLine_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.stateEvent_FlushLineInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.stateEvent_FetchInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.stateEvent_ForceInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.stateEvent_FetchInvX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; Min.u64 = 1; Max.u64 = 1; 
l1gcache_1.evict_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.TotalEventsReceived : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 596; SumSQ.u64 = 596; Count.u64 = 596; Min.u64 = 1; Max.u64 = 1; 
l1gcache_1.TotalEventsReplayed : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 60; SumSQ.u64 = 60; Count.u64 = 60; Min.u64 = 1; Max.u64 = 1; 
l1gcache_1.Put_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.Get_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.AckMove_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.GetS_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.Write_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.GetSX_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.GetSResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.WriteResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.CustomReq_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.CustomResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.CustomAck_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.NULLCMD_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.GetS_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 238; SumSQ.u64 = 238; Count.u64 = 238; Min.u64 = 1; Max.u64 = 1; 
l1gcache_1.GetX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.GetSX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.Write_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 128; SumSQ.u64 = 128; Count.u64 = 128; Min.u64 = 1; Max.u64 = 1; 
l1gcache_1.FlushLine_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.FlushLineInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.FlushAll_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.GetSResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 47; SumSQ.u64 = 47; Count.u64 = 47; Min.u64 = 1; Max.u64 = 1; 
l1gcache_1.GetXResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 108; SumSQ.u64 = 108; Count.u64 = 108; Min.u64 = 1; Max.u64 = 1; 
l1gcache_1.FlushLineResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.FlushAllResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.Inv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 35; SumSQ.u64 = 35; Count.u64 = 35; Min.u64 = 1; Max.u64 = 1; 
l1gcache_1.ForceInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.Fetch_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.FetchInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 5; SumSQ.u64 = 5; Count.u64 = 5; Min.u64 = 1; Max.u64 = 1; 
l1gcache_1.FetchInvX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 35; SumSQ.u64 = 35; Count.u64 = 35; Min.u64 = 1; Max.u64 = 1; 
l1gcache_1.ForwardFlush_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.UnblockFlush_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.NACK_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.AckPut_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.MSHR_occupancy : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 81522; SumSQ.u64 = 1913210; Count.u64 = 172531049; Min.u64 = 0; Max.u64 = 41; 
l1gcache_1.Bank_conflicts : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.default_stat : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.stateEvent_GetS_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 114; SumSQ.u64 = 114; Count.u64 = 114; Min.u64 = 1; Max.u64 = 1; 
l1gcache_2.stateEvent_GetS_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 72; SumSQ.u64 = 72; Count.u64 = 72; Min.u64 = 1; Max.u64 = 1; 
l1gcache_2.stateEvent_GetS_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; Min.u64 = 1; Max.u64 = 1; 
l1gcache_2.stateEvent_GetX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
l1gcache_2.stateEvent_GetX_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 39; SumSQ.u64 = 39; Count.u64 = 39; Min.u64 = 1; Max.u64 = 1; 
l1gcache_2.stateEvent_GetX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 21; SumSQ.u64 = 21; Count.u64 = 21; Min.u64 = 1; Max.u64 = 1; 
l1gcache_2.stateEvent_GetSX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.stateEvent_GetSX_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.stateEvent_GetSX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.stateEvent_GetSResp_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 47; SumSQ.u64 = 47; Count.u64 = 47; Min.u64 = 1; Max.u64 = 1; 
l1gcache_2.stateEvent_GetXResp_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 67; SumSQ.u64 = 67; Count.u64 = 67; Min.u64 = 1; Max.u64 = 1; 
l1gcache_2.stateEvent_GetXResp_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 8; SumSQ.u64 = 8; Count.u64 = 8; Min.u64 = 1; Max.u64 = 1; 
l1gcache_2.stateEvent_GetXResp_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 33; SumSQ.u64 = 33; Count.u64 = 33; Min.u64 = 1; Max.u64 = 1; 
l1gcache_2.stateEvent_Inv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.stateEvent_Inv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 35; SumSQ.u64 = 35; Count.u64 = 35; Min.u64 = 1; Max.u64 = 1; 
l1gcache_2.stateEvent_Inv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.stateEvent_Inv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.stateEvent_Inv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 6; SumSQ.u64 = 6; Count.u64 = 6; Min.u64 = 1; Max.u64 = 1; 
l1gcache_2.stateEvent_Inv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.stateEvent_Inv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.stateEvent_FetchInvX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.stateEvent_FetchInvX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 35; SumSQ.u64 = 35; Count.u64 = 35; Min.u64 = 1; Max.u64 = 1; 
l1gcache_2.stateEvent_FetchInvX_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.stateEvent_FetchInvX_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.stateEvent_FetchInvX_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.stateEvent_FetchInvX_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.stateEvent_Fetch_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.stateEvent_Fetch_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.stateEvent_Fetch_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.stateEvent_Fetch_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.stateEvent_Fetch_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.stateEvent_Fetch_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.stateEvent_Fetch_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.stateEvent_FetchInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.stateEvent_FetchInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.stateEvent_FetchInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.stateEvent_FetchInv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.stateEvent_FetchInv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.stateEvent_FetchInv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.stateEvent_FetchInv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.stateEvent_FetchInv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.stateEvent_ForceInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.stateEvent_ForceInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.stateEvent_ForceInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.stateEvent_ForceInv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.stateEvent_ForceInv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.stateEvent_ForceInv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.stateEvent_ForceInv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.stateEvent_ForceInv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.stateEvent_FlushLine_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.stateEvent_FlushLine_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.stateEvent_FlushLine_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.stateEvent_FlushLineInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.stateEvent_FlushLineInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.stateEvent_FlushLineInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.stateEvent_FlushLineResp_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.eventSent_GetS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 114; SumSQ.u64 = 114; Count.u64 = 114; Min.u64 = 1; Max.u64 = 1; 
l1gcache_2.eventSent_GetX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 41; SumSQ.u64 = 41; Count.u64 = 41; Min.u64 = 1; Max.u64 = 1; 
l1gcache_2.eventSent_GetSX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.eventSent_Write : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.eventSent_PutM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.eventSent_NACK : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.eventSent_FlushLine : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.eventSent_FlushLineInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.eventSent_FlushAll : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.eventSent_FetchResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.eventSent_FetchXResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 36; SumSQ.u64 = 36; Count.u64 = 36; Min.u64 = 1; Max.u64 = 1; 
l1gcache_2.eventSent_AckInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 41; SumSQ.u64 = 41; Count.u64 = 41; Min.u64 = 1; Max.u64 = 1; 
l1gcache_2.eventSent_AckFlush : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.eventSent_GetSResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 238; SumSQ.u64 = 238; Count.u64 = 238; Min.u64 = 1; Max.u64 = 1; 
l1gcache_2.eventSent_GetXResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.eventSent_WriteResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 128; SumSQ.u64 = 128; Count.u64 = 128; Min.u64 = 1; Max.u64 = 1; 
l1gcache_2.eventSent_FlushLineResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.eventSent_FlushAllResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.eventSent_Put : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.eventSent_Get : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.eventSent_AckMove : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.eventSent_CustomReq : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.eventSent_CustomResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.eventSent_CustomAck : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.EventStalledForLockedCacheline : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.evict_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 116; SumSQ.u64 = 116; Count.u64 = 116; Min.u64 = 1; Max.u64 = 1; 
l1gcache_2.evict_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.evict_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.evict_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.evict_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.evict_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.evict_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.latency_GetS_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 59307; SumSQ.u64 = 114133939; Count.u64 = 124; Min.u64 = 29; Max.u64 = 2374; 
l1gcache_2.latency_GetS_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 42128; SumSQ.u64 = 27974592; Count.u64 = 114; Min.u64 = 138; Max.u64 = 2206; 
l1gcache_2.latency_GetX_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 4730; SumSQ.u64 = 627968; Count.u64 = 87; Min.u64 = 29; Max.u64 = 257; 
l1gcache_2.latency_GetX_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 518; SumSQ.u64 = 134164; Count.u64 = 2; Min.u64 = 258; Max.u64 = 260; 
l1gcache_2.latency_GetX_upgrade : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 8825; SumSQ.u64 = 2004561; Count.u64 = 39; Min.u64 = 200; Max.u64 = 295; 
l1gcache_2.latency_GetSX_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.latency_GetSX_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.latency_GetSX_upgrade : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.latency_FlushLine : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.latency_FlushLine_fail : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.latency_FlushLineInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.latency_FlushLineInv_fail : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.latency_FlushAll : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.GetSHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 74; SumSQ.u64 = 74; Count.u64 = 74; Min.u64 = 1; Max.u64 = 1; 
l1gcache_2.GetXHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 76; SumSQ.u64 = 76; Count.u64 = 76; Min.u64 = 1; Max.u64 = 1; 
l1gcache_2.GetSXHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.GetSHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 50; SumSQ.u64 = 50; Count.u64 = 50; Min.u64 = 1; Max.u64 = 1; 
l1gcache_2.GetXHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 11; SumSQ.u64 = 11; Count.u64 = 11; Min.u64 = 1; Max.u64 = 1; 
l1gcache_2.GetSXHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.GetSMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 114; SumSQ.u64 = 114; Count.u64 = 114; Min.u64 = 1; Max.u64 = 1; 
l1gcache_2.GetXMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 41; SumSQ.u64 = 41; Count.u64 = 41; Min.u64 = 1; Max.u64 = 1; 
l1gcache_2.GetSXMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.GetSMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.GetXMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.GetSXMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.CacheHits : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 211; SumSQ.u64 = 211; Count.u64 = 211; Min.u64 = 1; Max.u64 = 1; 
l1gcache_2.CacheMisses : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 155; SumSQ.u64 = 155; Count.u64 = 155; Min.u64 = 1; Max.u64 = 1; 
l1gcache_2.stateEvent_AckPut_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.eventSent_PutS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.eventSent_PutE : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.stateEvent_GetS_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 51; SumSQ.u64 = 51; Count.u64 = 51; Min.u64 = 1; Max.u64 = 1; 
l1gcache_2.stateEvent_GetX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 66; SumSQ.u64 = 66; Count.u64 = 66; Min.u64 = 1; Max.u64 = 1; 
l1gcache_2.stateEvent_GetSX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.stateEvent_FlushLine_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.stateEvent_FlushLineInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.stateEvent_FetchInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.stateEvent_ForceInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.stateEvent_FetchInvX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; Min.u64 = 1; Max.u64 = 1; 
l1gcache_2.evict_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.TotalEventsReceived : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 598; SumSQ.u64 = 598; Count.u64 = 598; Min.u64 = 1; Max.u64 = 1; 
l1gcache_2.TotalEventsReplayed : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 61; SumSQ.u64 = 61; Count.u64 = 61; Min.u64 = 1; Max.u64 = 1; 
l1gcache_2.Put_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.Get_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.AckMove_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.GetS_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.Write_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.GetSX_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.GetSResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.WriteResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.CustomReq_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.CustomResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.CustomAck_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.NULLCMD_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.GetS_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 238; SumSQ.u64 = 238; Count.u64 = 238; Min.u64 = 1; Max.u64 = 1; 
l1gcache_2.GetX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.GetSX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.Write_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 128; SumSQ.u64 = 128; Count.u64 = 128; Min.u64 = 1; Max.u64 = 1; 
l1gcache_2.FlushLine_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.FlushLineInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.FlushAll_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.GetSResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 47; SumSQ.u64 = 47; Count.u64 = 47; Min.u64 = 1; Max.u64 = 1; 
l1gcache_2.GetXResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 108; SumSQ.u64 = 108; Count.u64 = 108; Min.u64 = 1; Max.u64 = 1; 
l1gcache_2.FlushLineResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.FlushAllResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.Inv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 41; SumSQ.u64 = 41; Count.u64 = 41; Min.u64 = 1; Max.u64 = 1; 
l1gcache_2.ForceInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.Fetch_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.FetchInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.FetchInvX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 36; SumSQ.u64 = 36; Count.u64 = 36; Min.u64 = 1; Max.u64 = 1; 
l1gcache_2.ForwardFlush_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.UnblockFlush_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.NACK_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.AckPut_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.MSHR_occupancy : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 100875; SumSQ.u64 = 2631559; Count.u64 = 172531049; Min.u64 = 0; Max.u64 = 40; 
l1gcache_2.Bank_conflicts : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.default_stat : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.stateEvent_GetS_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 114; SumSQ.u64 = 114; Count.u64 = 114; Min.u64 = 1; Max.u64 = 1; 
l1gcache_3.stateEvent_GetS_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 72; SumSQ.u64 = 72; Count.u64 = 72; Min.u64 = 1; Max.u64 = 1; 
l1gcache_3.stateEvent_GetS_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
l1gcache_3.stateEvent_GetX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
l1gcache_3.stateEvent_GetX_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 39; SumSQ.u64 = 39; Count.u64 = 39; Min.u64 = 1; Max.u64 = 1; 
l1gcache_3.stateEvent_GetX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 21; SumSQ.u64 = 21; Count.u64 = 21; Min.u64 = 1; Max.u64 = 1; 
l1gcache_3.stateEvent_GetSX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.stateEvent_GetSX_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.stateEvent_GetSX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.stateEvent_GetSResp_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 47; SumSQ.u64 = 47; Count.u64 = 47; Min.u64 = 1; Max.u64 = 1; 
l1gcache_3.stateEvent_GetXResp_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 67; SumSQ.u64 = 67; Count.u64 = 67; Min.u64 = 1; Max.u64 = 1; 
l1gcache_3.stateEvent_GetXResp_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
l1gcache_3.stateEvent_GetXResp_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 39; SumSQ.u64 = 39; Count.u64 = 39; Min.u64 = 1; Max.u64 = 1; 
l1gcache_3.stateEvent_Inv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.stateEvent_Inv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 33; SumSQ.u64 = 33; Count.u64 = 33; Min.u64 = 1; Max.u64 = 1; 
l1gcache_3.stateEvent_Inv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.stateEvent_Inv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.stateEvent_Inv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.stateEvent_Inv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.stateEvent_Inv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.stateEvent_FetchInvX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.stateEvent_FetchInvX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 33; SumSQ.u64 = 33; Count.u64 = 33; Min.u64 = 1; Max.u64 = 1; 
l1gcache_3.stateEvent_FetchInvX_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.stateEvent_FetchInvX_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.stateEvent_FetchInvX_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.stateEvent_FetchInvX_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.stateEvent_Fetch_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.stateEvent_Fetch_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.stateEvent_Fetch_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.stateEvent_Fetch_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.stateEvent_Fetch_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.stateEvent_Fetch_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.stateEvent_Fetch_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.stateEvent_FetchInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.stateEvent_FetchInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.stateEvent_FetchInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 4; SumSQ.u64 = 4; Count.u64 = 4; Min.u64 = 1; Max.u64 = 1; 
l1gcache_3.stateEvent_FetchInv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.stateEvent_FetchInv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.stateEvent_FetchInv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.stateEvent_FetchInv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.stateEvent_FetchInv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.stateEvent_ForceInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.stateEvent_ForceInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.stateEvent_ForceInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.stateEvent_ForceInv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.stateEvent_ForceInv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.stateEvent_ForceInv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.stateEvent_ForceInv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.stateEvent_ForceInv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.stateEvent_FlushLine_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.stateEvent_FlushLine_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.stateEvent_FlushLine_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.stateEvent_FlushLineInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.stateEvent_FlushLineInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.stateEvent_FlushLineInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.stateEvent_FlushLineResp_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.eventSent_GetS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 114; SumSQ.u64 = 114; Count.u64 = 114; Min.u64 = 1; Max.u64 = 1; 
l1gcache_3.eventSent_GetX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 41; SumSQ.u64 = 41; Count.u64 = 41; Min.u64 = 1; Max.u64 = 1; 
l1gcache_3.eventSent_GetSX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.eventSent_Write : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.eventSent_PutM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.eventSent_NACK : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.eventSent_FlushLine : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.eventSent_FlushLineInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.eventSent_FlushAll : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.eventSent_FetchResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 4; SumSQ.u64 = 4; Count.u64 = 4; Min.u64 = 1; Max.u64 = 1; 
l1gcache_3.eventSent_FetchXResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 34; SumSQ.u64 = 34; Count.u64 = 34; Min.u64 = 1; Max.u64 = 1; 
l1gcache_3.eventSent_AckInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 33; SumSQ.u64 = 33; Count.u64 = 33; Min.u64 = 1; Max.u64 = 1; 
l1gcache_3.eventSent_AckFlush : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.eventSent_GetSResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 238; SumSQ.u64 = 238; Count.u64 = 238; Min.u64 = 1; Max.u64 = 1; 
l1gcache_3.eventSent_GetXResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.eventSent_WriteResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 128; SumSQ.u64 = 128; Count.u64 = 128; Min.u64 = 1; Max.u64 = 1; 
l1gcache_3.eventSent_FlushLineResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.eventSent_FlushAllResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.eventSent_Put : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.eventSent_Get : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.eventSent_AckMove : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.eventSent_CustomReq : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.eventSent_CustomResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.eventSent_CustomAck : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.EventStalledForLockedCacheline : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.evict_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 116; SumSQ.u64 = 116; Count.u64 = 116; Min.u64 = 1; Max.u64 = 1; 
l1gcache_3.evict_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.evict_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.evict_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.evict_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.evict_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.evict_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.latency_GetS_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 59703; SumSQ.u64 = 116840599; Count.u64 = 124; Min.u64 = 29; Max.u64 = 2408; 
l1gcache_3.latency_GetS_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 38912; SumSQ.u64 = 25395632; Count.u64 = 114; Min.u64 = 159; Max.u64 = 2240; 
l1gcache_3.latency_GetX_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 4729; SumSQ.u64 = 626701; Count.u64 = 87; Min.u64 = 29; Max.u64 = 258; 
l1gcache_3.latency_GetX_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 517; SumSQ.u64 = 133645; Count.u64 = 2; Min.u64 = 258; Max.u64 = 259; 
l1gcache_3.latency_GetX_upgrade : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 8711; SumSQ.u64 = 1945741; Count.u64 = 39; Min.u64 = 222; Max.u64 = 225; 
l1gcache_3.latency_GetSX_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.latency_GetSX_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.latency_GetSX_upgrade : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.latency_FlushLine : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.latency_FlushLine_fail : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.latency_FlushLineInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.latency_FlushLineInv_fail : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.latency_FlushAll : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.GetSHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 74; SumSQ.u64 = 74; Count.u64 = 74; Min.u64 = 1; Max.u64 = 1; 
l1gcache_3.GetXHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 76; SumSQ.u64 = 76; Count.u64 = 76; Min.u64 = 1; Max.u64 = 1; 
l1gcache_3.GetSXHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.GetSHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 50; SumSQ.u64 = 50; Count.u64 = 50; Min.u64 = 1; Max.u64 = 1; 
l1gcache_3.GetXHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 11; SumSQ.u64 = 11; Count.u64 = 11; Min.u64 = 1; Max.u64 = 1; 
l1gcache_3.GetSXHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.GetSMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 114; SumSQ.u64 = 114; Count.u64 = 114; Min.u64 = 1; Max.u64 = 1; 
l1gcache_3.GetXMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 41; SumSQ.u64 = 41; Count.u64 = 41; Min.u64 = 1; Max.u64 = 1; 
l1gcache_3.GetSXMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.GetSMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.GetXMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.GetSXMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.CacheHits : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 211; SumSQ.u64 = 211; Count.u64 = 211; Min.u64 = 1; Max.u64 = 1; 
l1gcache_3.CacheMisses : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 155; SumSQ.u64 = 155; Count.u64 = 155; Min.u64 = 1; Max.u64 = 1; 
l1gcache_3.stateEvent_AckPut_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.eventSent_PutS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.eventSent_PutE : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.stateEvent_GetS_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 50; SumSQ.u64 = 50; Count.u64 = 50; Min.u64 = 1; Max.u64 = 1; 
l1gcache_3.stateEvent_GetX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 66; SumSQ.u64 = 66; Count.u64 = 66; Min.u64 = 1; Max.u64 = 1; 
l1gcache_3.stateEvent_GetSX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.stateEvent_FlushLine_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.stateEvent_FlushLineInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.stateEvent_FetchInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.stateEvent_ForceInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.stateEvent_FetchInvX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; Min.u64 = 1; Max.u64 = 1; 
l1gcache_3.evict_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.TotalEventsReceived : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 592; SumSQ.u64 = 592; Count.u64 = 592; Min.u64 = 1; Max.u64 = 1; 
l1gcache_3.TotalEventsReplayed : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 61; SumSQ.u64 = 61; Count.u64 = 61; Min.u64 = 1; Max.u64 = 1; 
l1gcache_3.Put_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.Get_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.AckMove_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.GetS_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.Write_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.GetSX_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.GetSResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.WriteResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.CustomReq_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.CustomResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.CustomAck_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.NULLCMD_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.GetS_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 238; SumSQ.u64 = 238; Count.u64 = 238; Min.u64 = 1; Max.u64 = 1; 
l1gcache_3.GetX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.GetSX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.Write_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 128; SumSQ.u64 = 128; Count.u64 = 128; Min.u64 = 1; Max.u64 = 1; 
l1gcache_3.FlushLine_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.FlushLineInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.FlushAll_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.GetSResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 47; SumSQ.u64 = 47; Count.u64 = 47; Min.u64 = 1; Max.u64 = 1; 
l1gcache_3.GetXResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 108; SumSQ.u64 = 108; Count.u64 = 108; Min.u64 = 1; Max.u64 = 1; 
l1gcache_3.FlushLineResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.FlushAllResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.Inv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 33; SumSQ.u64 = 33; Count.u64 = 33; Min.u64 = 1; Max.u64 = 1; 
l1gcache_3.ForceInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.Fetch_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.FetchInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 4; SumSQ.u64 = 4; Count.u64 = 4; Min.u64 = 1; Max.u64 = 1; 
l1gcache_3.FetchInvX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 34; SumSQ.u64 = 34; Count.u64 = 34; Min.u64 = 1; Max.u64 = 1; 
l1gcache_3.ForwardFlush_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.UnblockFlush_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.NACK_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.AckPut_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.MSHR_occupancy : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 97404; SumSQ.u64 = 2558976; Count.u64 = 172531049; Min.u64 = 0; Max.u64 = 40; 
l1gcache_3.Bank_conflicts : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.default_stat : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.stateEvent_GetS_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 114; SumSQ.u64 = 114; Count.u64 = 114; Min.u64 = 1; Max.u64 = 1; 
l1gcache_4.stateEvent_GetS_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 70; SumSQ.u64 = 70; Count.u64 = 70; Min.u64 = 1; Max.u64 = 1; 
l1gcache_4.stateEvent_GetS_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 3; SumSQ.u64 = 3; Count.u64 = 3; Min.u64 = 1; Max.u64 = 1; 
l1gcache_4.stateEvent_GetX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
l1gcache_4.stateEvent_GetX_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 37; SumSQ.u64 = 37; Count.u64 = 37; Min.u64 = 1; Max.u64 = 1; 
l1gcache_4.stateEvent_GetX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 21; SumSQ.u64 = 21; Count.u64 = 21; Min.u64 = 1; Max.u64 = 1; 
l1gcache_4.stateEvent_GetSX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.stateEvent_GetSX_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.stateEvent_GetSX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.stateEvent_GetSResp_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 45; SumSQ.u64 = 45; Count.u64 = 45; Min.u64 = 1; Max.u64 = 1; 
l1gcache_4.stateEvent_GetXResp_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 69; SumSQ.u64 = 69; Count.u64 = 69; Min.u64 = 1; Max.u64 = 1; 
l1gcache_4.stateEvent_GetXResp_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 3; SumSQ.u64 = 3; Count.u64 = 3; Min.u64 = 1; Max.u64 = 1; 
l1gcache_4.stateEvent_GetXResp_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 36; SumSQ.u64 = 36; Count.u64 = 36; Min.u64 = 1; Max.u64 = 1; 
l1gcache_4.stateEvent_Inv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.stateEvent_Inv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 38; SumSQ.u64 = 38; Count.u64 = 38; Min.u64 = 1; Max.u64 = 1; 
l1gcache_4.stateEvent_Inv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.stateEvent_Inv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.stateEvent_Inv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; Min.u64 = 1; Max.u64 = 1; 
l1gcache_4.stateEvent_Inv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.stateEvent_Inv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.stateEvent_FetchInvX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.stateEvent_FetchInvX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 38; SumSQ.u64 = 38; Count.u64 = 38; Min.u64 = 1; Max.u64 = 1; 
l1gcache_4.stateEvent_FetchInvX_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.stateEvent_FetchInvX_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.stateEvent_FetchInvX_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.stateEvent_FetchInvX_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.stateEvent_Fetch_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.stateEvent_Fetch_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.stateEvent_Fetch_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.stateEvent_Fetch_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.stateEvent_Fetch_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.stateEvent_Fetch_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.stateEvent_Fetch_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.stateEvent_FetchInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.stateEvent_FetchInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.stateEvent_FetchInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; Min.u64 = 1; Max.u64 = 1; 
l1gcache_4.stateEvent_FetchInv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.stateEvent_FetchInv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.stateEvent_FetchInv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.stateEvent_FetchInv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.stateEvent_FetchInv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.stateEvent_ForceInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.stateEvent_ForceInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.stateEvent_ForceInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.stateEvent_ForceInv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.stateEvent_ForceInv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.stateEvent_ForceInv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.stateEvent_ForceInv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.stateEvent_ForceInv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.stateEvent_FlushLine_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.stateEvent_FlushLine_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.stateEvent_FlushLine_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.stateEvent_FlushLineInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.stateEvent_FlushLineInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.stateEvent_FlushLineInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.stateEvent_FlushLineResp_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.eventSent_GetS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 114; SumSQ.u64 = 114; Count.u64 = 114; Min.u64 = 1; Max.u64 = 1; 
l1gcache_4.eventSent_GetX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 39; SumSQ.u64 = 39; Count.u64 = 39; Min.u64 = 1; Max.u64 = 1; 
l1gcache_4.eventSent_GetSX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.eventSent_Write : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.eventSent_PutM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.eventSent_NACK : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.eventSent_FlushLine : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.eventSent_FlushLineInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.eventSent_FlushAll : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.eventSent_FetchResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; Min.u64 = 1; Max.u64 = 1; 
l1gcache_4.eventSent_FetchXResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 39; SumSQ.u64 = 39; Count.u64 = 39; Min.u64 = 1; Max.u64 = 1; 
l1gcache_4.eventSent_AckInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 39; SumSQ.u64 = 39; Count.u64 = 39; Min.u64 = 1; Max.u64 = 1; 
l1gcache_4.eventSent_AckFlush : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.eventSent_GetSResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 238; SumSQ.u64 = 238; Count.u64 = 238; Min.u64 = 1; Max.u64 = 1; 
l1gcache_4.eventSent_GetXResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.eventSent_WriteResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 128; SumSQ.u64 = 128; Count.u64 = 128; Min.u64 = 1; Max.u64 = 1; 
l1gcache_4.eventSent_FlushLineResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.eventSent_FlushAllResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.eventSent_Put : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.eventSent_Get : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.eventSent_AckMove : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.eventSent_CustomReq : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.eventSent_CustomResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.eventSent_CustomAck : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.EventStalledForLockedCacheline : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.evict_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 116; SumSQ.u64 = 116; Count.u64 = 116; Min.u64 = 1; Max.u64 = 1; 
l1gcache_4.evict_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.evict_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.evict_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.evict_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.evict_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.evict_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.latency_GetS_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 18061; SumSQ.u64 = 5037951; Count.u64 = 124; Min.u64 = 29; Max.u64 = 463; 
l1gcache_4.latency_GetS_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 33053; SumSQ.u64 = 10606997; Count.u64 = 114; Min.u64 = 160; Max.u64 = 579; 
l1gcache_4.latency_GetX_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 4682; SumSQ.u64 = 588816; Count.u64 = 89; Min.u64 = 29; Max.u64 = 256; 
l1gcache_4.latency_GetX_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 516; SumSQ.u64 = 133128; Count.u64 = 2; Min.u64 = 258; Max.u64 = 258; 
l1gcache_4.latency_GetX_upgrade : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 8361; SumSQ.u64 = 1898305; Count.u64 = 37; Min.u64 = 222; Max.u64 = 319; 
l1gcache_4.latency_GetSX_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.latency_GetSX_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.latency_GetSX_upgrade : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.latency_FlushLine : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.latency_FlushLine_fail : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.latency_FlushLineInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.latency_FlushLineInv_fail : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.latency_FlushAll : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.GetSHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 74; SumSQ.u64 = 74; Count.u64 = 74; Min.u64 = 1; Max.u64 = 1; 
l1gcache_4.GetXHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 78; SumSQ.u64 = 78; Count.u64 = 78; Min.u64 = 1; Max.u64 = 1; 
l1gcache_4.GetSXHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.GetSHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 50; SumSQ.u64 = 50; Count.u64 = 50; Min.u64 = 1; Max.u64 = 1; 
l1gcache_4.GetXHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 11; SumSQ.u64 = 11; Count.u64 = 11; Min.u64 = 1; Max.u64 = 1; 
l1gcache_4.GetSXHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.GetSMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 114; SumSQ.u64 = 114; Count.u64 = 114; Min.u64 = 1; Max.u64 = 1; 
l1gcache_4.GetXMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 39; SumSQ.u64 = 39; Count.u64 = 39; Min.u64 = 1; Max.u64 = 1; 
l1gcache_4.GetSXMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.GetSMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.GetXMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.GetSXMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.CacheHits : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 213; SumSQ.u64 = 213; Count.u64 = 213; Min.u64 = 1; Max.u64 = 1; 
l1gcache_4.CacheMisses : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 153; SumSQ.u64 = 153; Count.u64 = 153; Min.u64 = 1; Max.u64 = 1; 
l1gcache_4.stateEvent_AckPut_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.eventSent_PutS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.eventSent_PutE : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.stateEvent_GetS_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 51; SumSQ.u64 = 51; Count.u64 = 51; Min.u64 = 1; Max.u64 = 1; 
l1gcache_4.stateEvent_GetX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 68; SumSQ.u64 = 68; Count.u64 = 68; Min.u64 = 1; Max.u64 = 1; 
l1gcache_4.stateEvent_GetSX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.stateEvent_FlushLine_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.stateEvent_FlushLineInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.stateEvent_FetchInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.stateEvent_ForceInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.stateEvent_FetchInvX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; Min.u64 = 1; Max.u64 = 1; 
l1gcache_4.evict_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.TotalEventsReceived : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 598; SumSQ.u64 = 598; Count.u64 = 598; Min.u64 = 1; Max.u64 = 1; 
l1gcache_4.TotalEventsReplayed : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 61; SumSQ.u64 = 61; Count.u64 = 61; Min.u64 = 1; Max.u64 = 1; 
l1gcache_4.Put_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.Get_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.AckMove_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.GetS_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.Write_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.GetSX_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.GetSResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.WriteResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.CustomReq_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.CustomResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.CustomAck_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.NULLCMD_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.GetS_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 238; SumSQ.u64 = 238; Count.u64 = 238; Min.u64 = 1; Max.u64 = 1; 
l1gcache_4.GetX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.GetSX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.Write_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 128; SumSQ.u64 = 128; Count.u64 = 128; Min.u64 = 1; Max.u64 = 1; 
l1gcache_4.FlushLine_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.FlushLineInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.FlushAll_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.GetSResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 45; SumSQ.u64 = 45; Count.u64 = 45; Min.u64 = 1; Max.u64 = 1; 
l1gcache_4.GetXResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 108; SumSQ.u64 = 108; Count.u64 = 108; Min.u64 = 1; Max.u64 = 1; 
l1gcache_4.FlushLineResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.FlushAllResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.Inv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 39; SumSQ.u64 = 39; Count.u64 = 39; Min.u64 = 1; Max.u64 = 1; 
l1gcache_4.ForceInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.Fetch_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.FetchInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; Min.u64 = 1; Max.u64 = 1; 
l1gcache_4.FetchInvX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 39; SumSQ.u64 = 39; Count.u64 = 39; Min.u64 = 1; Max.u64 = 1; 
l1gcache_4.ForwardFlush_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.UnblockFlush_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.NACK_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.AckPut_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.MSHR_occupancy : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 49556; SumSQ.u64 = 1423794; Count.u64 = 172531049; Min.u64 = 0; Max.u64 = 40; 
l1gcache_4.Bank_conflicts : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.default_stat : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.stateEvent_GetS_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 114; SumSQ.u64 = 114; Count.u64 = 114; Min.u64 = 1; Max.u64 = 1; 
l1gcache_5.stateEvent_GetS_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 72; SumSQ.u64 = 72; Count.u64 = 72; Min.u64 = 1; Max.u64 = 1; 
l1gcache_5.stateEvent_GetS_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
l1gcache_5.stateEvent_GetX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
l1gcache_5.stateEvent_GetX_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 39; SumSQ.u64 = 39; Count.u64 = 39; Min.u64 = 1; Max.u64 = 1; 
l1gcache_5.stateEvent_GetX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 21; SumSQ.u64 = 21; Count.u64 = 21; Min.u64 = 1; Max.u64 = 1; 
l1gcache_5.stateEvent_GetSX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.stateEvent_GetSX_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.stateEvent_GetSX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.stateEvent_GetSResp_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 47; SumSQ.u64 = 47; Count.u64 = 47; Min.u64 = 1; Max.u64 = 1; 
l1gcache_5.stateEvent_GetXResp_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 67; SumSQ.u64 = 67; Count.u64 = 67; Min.u64 = 1; Max.u64 = 1; 
l1gcache_5.stateEvent_GetXResp_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 4; SumSQ.u64 = 4; Count.u64 = 4; Min.u64 = 1; Max.u64 = 1; 
l1gcache_5.stateEvent_GetXResp_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 37; SumSQ.u64 = 37; Count.u64 = 37; Min.u64 = 1; Max.u64 = 1; 
l1gcache_5.stateEvent_Inv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.stateEvent_Inv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 35; SumSQ.u64 = 35; Count.u64 = 35; Min.u64 = 1; Max.u64 = 1; 
l1gcache_5.stateEvent_Inv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.stateEvent_Inv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.stateEvent_Inv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
l1gcache_5.stateEvent_Inv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.stateEvent_Inv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.stateEvent_FetchInvX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.stateEvent_FetchInvX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 35; SumSQ.u64 = 35; Count.u64 = 35; Min.u64 = 1; Max.u64 = 1; 
l1gcache_5.stateEvent_FetchInvX_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.stateEvent_FetchInvX_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.stateEvent_FetchInvX_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.stateEvent_FetchInvX_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.stateEvent_Fetch_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.stateEvent_Fetch_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.stateEvent_Fetch_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.stateEvent_Fetch_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.stateEvent_Fetch_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.stateEvent_Fetch_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.stateEvent_Fetch_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.stateEvent_FetchInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.stateEvent_FetchInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.stateEvent_FetchInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.stateEvent_FetchInv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.stateEvent_FetchInv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.stateEvent_FetchInv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.stateEvent_FetchInv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.stateEvent_FetchInv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.stateEvent_ForceInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.stateEvent_ForceInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.stateEvent_ForceInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.stateEvent_ForceInv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.stateEvent_ForceInv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.stateEvent_ForceInv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.stateEvent_ForceInv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.stateEvent_ForceInv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.stateEvent_FlushLine_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.stateEvent_FlushLine_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.stateEvent_FlushLine_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.stateEvent_FlushLineInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.stateEvent_FlushLineInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.stateEvent_FlushLineInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.stateEvent_FlushLineResp_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.eventSent_GetS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 114; SumSQ.u64 = 114; Count.u64 = 114; Min.u64 = 1; Max.u64 = 1; 
l1gcache_5.eventSent_GetX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 41; SumSQ.u64 = 41; Count.u64 = 41; Min.u64 = 1; Max.u64 = 1; 
l1gcache_5.eventSent_GetSX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.eventSent_Write : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.eventSent_PutM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.eventSent_NACK : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.eventSent_FlushLine : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.eventSent_FlushLineInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.eventSent_FlushAll : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.eventSent_FetchResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.eventSent_FetchXResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 36; SumSQ.u64 = 36; Count.u64 = 36; Min.u64 = 1; Max.u64 = 1; 
l1gcache_5.eventSent_AckInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 37; SumSQ.u64 = 37; Count.u64 = 37; Min.u64 = 1; Max.u64 = 1; 
l1gcache_5.eventSent_AckFlush : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.eventSent_GetSResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 238; SumSQ.u64 = 238; Count.u64 = 238; Min.u64 = 1; Max.u64 = 1; 
l1gcache_5.eventSent_GetXResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.eventSent_WriteResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 128; SumSQ.u64 = 128; Count.u64 = 128; Min.u64 = 1; Max.u64 = 1; 
l1gcache_5.eventSent_FlushLineResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.eventSent_FlushAllResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.eventSent_Put : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.eventSent_Get : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.eventSent_AckMove : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.eventSent_CustomReq : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.eventSent_CustomResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.eventSent_CustomAck : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.EventStalledForLockedCacheline : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.evict_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 116; SumSQ.u64 = 116; Count.u64 = 116; Min.u64 = 1; Max.u64 = 1; 
l1gcache_5.evict_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.evict_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.evict_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.evict_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.evict_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.evict_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.latency_GetS_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 60192; SumSQ.u64 = 119521168; Count.u64 = 124; Min.u64 = 29; Max.u64 = 2434; 
l1gcache_5.latency_GetS_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 39982; SumSQ.u64 = 26614258; Count.u64 = 114; Min.u64 = 159; Max.u64 = 2266; 
l1gcache_5.latency_GetX_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 4674; SumSQ.u64 = 612288; Count.u64 = 87; Min.u64 = 29; Max.u64 = 258; 
l1gcache_5.latency_GetX_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 518; SumSQ.u64 = 134162; Count.u64 = 2; Min.u64 = 259; Max.u64 = 259; 
l1gcache_5.latency_GetX_upgrade : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 8839; SumSQ.u64 = 2010481; Count.u64 = 39; Min.u64 = 222; Max.u64 = 298; 
l1gcache_5.latency_GetSX_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.latency_GetSX_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.latency_GetSX_upgrade : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.latency_FlushLine : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.latency_FlushLine_fail : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.latency_FlushLineInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.latency_FlushLineInv_fail : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.latency_FlushAll : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.GetSHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 74; SumSQ.u64 = 74; Count.u64 = 74; Min.u64 = 1; Max.u64 = 1; 
l1gcache_5.GetXHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 76; SumSQ.u64 = 76; Count.u64 = 76; Min.u64 = 1; Max.u64 = 1; 
l1gcache_5.GetSXHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.GetSHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 50; SumSQ.u64 = 50; Count.u64 = 50; Min.u64 = 1; Max.u64 = 1; 
l1gcache_5.GetXHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 11; SumSQ.u64 = 11; Count.u64 = 11; Min.u64 = 1; Max.u64 = 1; 
l1gcache_5.GetSXHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.GetSMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 114; SumSQ.u64 = 114; Count.u64 = 114; Min.u64 = 1; Max.u64 = 1; 
l1gcache_5.GetXMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 41; SumSQ.u64 = 41; Count.u64 = 41; Min.u64 = 1; Max.u64 = 1; 
l1gcache_5.GetSXMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.GetSMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.GetXMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.GetSXMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.CacheHits : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 211; SumSQ.u64 = 211; Count.u64 = 211; Min.u64 = 1; Max.u64 = 1; 
l1gcache_5.CacheMisses : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 155; SumSQ.u64 = 155; Count.u64 = 155; Min.u64 = 1; Max.u64 = 1; 
l1gcache_5.stateEvent_AckPut_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.eventSent_PutS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.eventSent_PutE : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.stateEvent_GetS_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 50; SumSQ.u64 = 50; Count.u64 = 50; Min.u64 = 1; Max.u64 = 1; 
l1gcache_5.stateEvent_GetX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 66; SumSQ.u64 = 66; Count.u64 = 66; Min.u64 = 1; Max.u64 = 1; 
l1gcache_5.stateEvent_GetSX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.stateEvent_FlushLine_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.stateEvent_FlushLineInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.stateEvent_FetchInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.stateEvent_ForceInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.stateEvent_FetchInvX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; Min.u64 = 1; Max.u64 = 1; 
l1gcache_5.evict_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.TotalEventsReceived : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 594; SumSQ.u64 = 594; Count.u64 = 594; Min.u64 = 1; Max.u64 = 1; 
l1gcache_5.TotalEventsReplayed : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 61; SumSQ.u64 = 61; Count.u64 = 61; Min.u64 = 1; Max.u64 = 1; 
l1gcache_5.Put_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.Get_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.AckMove_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.GetS_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.Write_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.GetSX_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.GetSResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.WriteResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.CustomReq_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.CustomResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.CustomAck_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.NULLCMD_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.GetS_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 238; SumSQ.u64 = 238; Count.u64 = 238; Min.u64 = 1; Max.u64 = 1; 
l1gcache_5.GetX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.GetSX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.Write_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 128; SumSQ.u64 = 128; Count.u64 = 128; Min.u64 = 1; Max.u64 = 1; 
l1gcache_5.FlushLine_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.FlushLineInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.FlushAll_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.GetSResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 47; SumSQ.u64 = 47; Count.u64 = 47; Min.u64 = 1; Max.u64 = 1; 
l1gcache_5.GetXResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 108; SumSQ.u64 = 108; Count.u64 = 108; Min.u64 = 1; Max.u64 = 1; 
l1gcache_5.FlushLineResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.FlushAllResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.Inv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 37; SumSQ.u64 = 37; Count.u64 = 37; Min.u64 = 1; Max.u64 = 1; 
l1gcache_5.ForceInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.Fetch_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.FetchInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.FetchInvX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 36; SumSQ.u64 = 36; Count.u64 = 36; Min.u64 = 1; Max.u64 = 1; 
l1gcache_5.ForwardFlush_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.UnblockFlush_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.NACK_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.AckPut_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.MSHR_occupancy : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 99217; SumSQ.u64 = 2615473; Count.u64 = 172531049; Min.u64 = 0; Max.u64 = 41; 
l1gcache_5.Bank_conflicts : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.default_stat : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.stateEvent_GetS_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 114; SumSQ.u64 = 114; Count.u64 = 114; Min.u64 = 1; Max.u64 = 1; 
l1gcache_6.stateEvent_GetS_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 71; SumSQ.u64 = 71; Count.u64 = 71; Min.u64 = 1; Max.u64 = 1; 
l1gcache_6.stateEvent_GetS_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.stateEvent_GetX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
l1gcache_6.stateEvent_GetX_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 38; SumSQ.u64 = 38; Count.u64 = 38; Min.u64 = 1; Max.u64 = 1; 
l1gcache_6.stateEvent_GetX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 21; SumSQ.u64 = 21; Count.u64 = 21; Min.u64 = 1; Max.u64 = 1; 
l1gcache_6.stateEvent_GetSX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.stateEvent_GetSX_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.stateEvent_GetSX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.stateEvent_GetSResp_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 46; SumSQ.u64 = 46; Count.u64 = 46; Min.u64 = 1; Max.u64 = 1; 
l1gcache_6.stateEvent_GetXResp_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 68; SumSQ.u64 = 68; Count.u64 = 68; Min.u64 = 1; Max.u64 = 1; 
l1gcache_6.stateEvent_GetXResp_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 3; SumSQ.u64 = 3; Count.u64 = 3; Min.u64 = 1; Max.u64 = 1; 
l1gcache_6.stateEvent_GetXResp_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 37; SumSQ.u64 = 37; Count.u64 = 37; Min.u64 = 1; Max.u64 = 1; 
l1gcache_6.stateEvent_Inv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.stateEvent_Inv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 35; SumSQ.u64 = 35; Count.u64 = 35; Min.u64 = 1; Max.u64 = 1; 
l1gcache_6.stateEvent_Inv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.stateEvent_Inv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.stateEvent_Inv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; Min.u64 = 1; Max.u64 = 1; 
l1gcache_6.stateEvent_Inv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.stateEvent_Inv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.stateEvent_FetchInvX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.stateEvent_FetchInvX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 35; SumSQ.u64 = 35; Count.u64 = 35; Min.u64 = 1; Max.u64 = 1; 
l1gcache_6.stateEvent_FetchInvX_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.stateEvent_FetchInvX_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.stateEvent_FetchInvX_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.stateEvent_FetchInvX_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.stateEvent_Fetch_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.stateEvent_Fetch_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.stateEvent_Fetch_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.stateEvent_Fetch_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.stateEvent_Fetch_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.stateEvent_Fetch_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.stateEvent_Fetch_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.stateEvent_FetchInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.stateEvent_FetchInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.stateEvent_FetchInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 3; SumSQ.u64 = 3; Count.u64 = 3; Min.u64 = 1; Max.u64 = 1; 
l1gcache_6.stateEvent_FetchInv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.stateEvent_FetchInv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.stateEvent_FetchInv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.stateEvent_FetchInv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.stateEvent_FetchInv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.stateEvent_ForceInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.stateEvent_ForceInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.stateEvent_ForceInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.stateEvent_ForceInv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.stateEvent_ForceInv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.stateEvent_ForceInv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.stateEvent_ForceInv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.stateEvent_ForceInv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.stateEvent_FlushLine_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.stateEvent_FlushLine_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.stateEvent_FlushLine_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.stateEvent_FlushLineInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.stateEvent_FlushLineInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.stateEvent_FlushLineInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.stateEvent_FlushLineResp_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.eventSent_GetS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 114; SumSQ.u64 = 114; Count.u64 = 114; Min.u64 = 1; Max.u64 = 1; 
l1gcache_6.eventSent_GetX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 40; SumSQ.u64 = 40; Count.u64 = 40; Min.u64 = 1; Max.u64 = 1; 
l1gcache_6.eventSent_GetSX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.eventSent_Write : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.eventSent_PutM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.eventSent_NACK : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.eventSent_FlushLine : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.eventSent_FlushLineInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.eventSent_FlushAll : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.eventSent_FetchResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 3; SumSQ.u64 = 3; Count.u64 = 3; Min.u64 = 1; Max.u64 = 1; 
l1gcache_6.eventSent_FetchXResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 36; SumSQ.u64 = 36; Count.u64 = 36; Min.u64 = 1; Max.u64 = 1; 
l1gcache_6.eventSent_AckInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 36; SumSQ.u64 = 36; Count.u64 = 36; Min.u64 = 1; Max.u64 = 1; 
l1gcache_6.eventSent_AckFlush : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.eventSent_GetSResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 238; SumSQ.u64 = 238; Count.u64 = 238; Min.u64 = 1; Max.u64 = 1; 
l1gcache_6.eventSent_GetXResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.eventSent_WriteResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 128; SumSQ.u64 = 128; Count.u64 = 128; Min.u64 = 1; Max.u64 = 1; 
l1gcache_6.eventSent_FlushLineResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.eventSent_FlushAllResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.eventSent_Put : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.eventSent_Get : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.eventSent_AckMove : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.eventSent_CustomReq : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.eventSent_CustomResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.eventSent_CustomAck : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.EventStalledForLockedCacheline : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.evict_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 116; SumSQ.u64 = 116; Count.u64 = 116; Min.u64 = 1; Max.u64 = 1; 
l1gcache_6.evict_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.evict_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.evict_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.evict_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.evict_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.evict_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.latency_GetS_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 19318; SumSQ.u64 = 6532512; Count.u64 = 124; Min.u64 = 29; Max.u64 = 550; 
l1gcache_6.latency_GetS_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 34205; SumSQ.u64 = 11528779; Count.u64 = 114; Min.u64 = 160; Max.u64 = 612; 
l1gcache_6.latency_GetX_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 4751; SumSQ.u64 = 625843; Count.u64 = 88; Min.u64 = 29; Max.u64 = 258; 
l1gcache_6.latency_GetX_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 517; SumSQ.u64 = 133645; Count.u64 = 2; Min.u64 = 258; Max.u64 = 259; 
l1gcache_6.latency_GetX_upgrade : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 8550; SumSQ.u64 = 1927508; Count.u64 = 38; Min.u64 = 222; Max.u64 = 285; 
l1gcache_6.latency_GetSX_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.latency_GetSX_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.latency_GetSX_upgrade : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.latency_FlushLine : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.latency_FlushLine_fail : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.latency_FlushLineInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.latency_FlushLineInv_fail : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.latency_FlushAll : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.GetSHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 75; SumSQ.u64 = 75; Count.u64 = 75; Min.u64 = 1; Max.u64 = 1; 
l1gcache_6.GetXHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 77; SumSQ.u64 = 77; Count.u64 = 77; Min.u64 = 1; Max.u64 = 1; 
l1gcache_6.GetSXHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.GetSHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 49; SumSQ.u64 = 49; Count.u64 = 49; Min.u64 = 1; Max.u64 = 1; 
l1gcache_6.GetXHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 11; SumSQ.u64 = 11; Count.u64 = 11; Min.u64 = 1; Max.u64 = 1; 
l1gcache_6.GetSXHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.GetSMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 114; SumSQ.u64 = 114; Count.u64 = 114; Min.u64 = 1; Max.u64 = 1; 
l1gcache_6.GetXMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 40; SumSQ.u64 = 40; Count.u64 = 40; Min.u64 = 1; Max.u64 = 1; 
l1gcache_6.GetSXMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.GetSMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.GetXMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.GetSXMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.CacheHits : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 212; SumSQ.u64 = 212; Count.u64 = 212; Min.u64 = 1; Max.u64 = 1; 
l1gcache_6.CacheMisses : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 154; SumSQ.u64 = 154; Count.u64 = 154; Min.u64 = 1; Max.u64 = 1; 
l1gcache_6.stateEvent_AckPut_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.eventSent_PutS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.eventSent_PutE : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.stateEvent_GetS_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 53; SumSQ.u64 = 53; Count.u64 = 53; Min.u64 = 1; Max.u64 = 1; 
l1gcache_6.stateEvent_GetX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 67; SumSQ.u64 = 67; Count.u64 = 67; Min.u64 = 1; Max.u64 = 1; 
l1gcache_6.stateEvent_GetSX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.stateEvent_FlushLine_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.stateEvent_FlushLineInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.stateEvent_FetchInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.stateEvent_ForceInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.stateEvent_FetchInvX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; Min.u64 = 1; Max.u64 = 1; 
l1gcache_6.evict_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.TotalEventsReceived : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 595; SumSQ.u64 = 595; Count.u64 = 595; Min.u64 = 1; Max.u64 = 1; 
l1gcache_6.TotalEventsReplayed : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 60; SumSQ.u64 = 60; Count.u64 = 60; Min.u64 = 1; Max.u64 = 1; 
l1gcache_6.Put_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.Get_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.AckMove_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.GetS_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.Write_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.GetSX_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.GetSResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.WriteResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.CustomReq_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.CustomResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.CustomAck_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.NULLCMD_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.GetS_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 238; SumSQ.u64 = 238; Count.u64 = 238; Min.u64 = 1; Max.u64 = 1; 
l1gcache_6.GetX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.GetSX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.Write_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 128; SumSQ.u64 = 128; Count.u64 = 128; Min.u64 = 1; Max.u64 = 1; 
l1gcache_6.FlushLine_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.FlushLineInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.FlushAll_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.GetSResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 46; SumSQ.u64 = 46; Count.u64 = 46; Min.u64 = 1; Max.u64 = 1; 
l1gcache_6.GetXResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 108; SumSQ.u64 = 108; Count.u64 = 108; Min.u64 = 1; Max.u64 = 1; 
l1gcache_6.FlushLineResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.FlushAllResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.Inv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 36; SumSQ.u64 = 36; Count.u64 = 36; Min.u64 = 1; Max.u64 = 1; 
l1gcache_6.ForceInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.Fetch_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.FetchInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 3; SumSQ.u64 = 3; Count.u64 = 3; Min.u64 = 1; Max.u64 = 1; 
l1gcache_6.FetchInvX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 36; SumSQ.u64 = 36; Count.u64 = 36; Min.u64 = 1; Max.u64 = 1; 
l1gcache_6.ForwardFlush_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.UnblockFlush_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.NACK_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.AckPut_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.MSHR_occupancy : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 53069; SumSQ.u64 = 1400991; Count.u64 = 172531049; Min.u64 = 0; Max.u64 = 40; 
l1gcache_6.Bank_conflicts : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.default_stat : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.stateEvent_GetS_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 114; SumSQ.u64 = 114; Count.u64 = 114; Min.u64 = 1; Max.u64 = 1; 
l1gcache_7.stateEvent_GetS_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 72; SumSQ.u64 = 72; Count.u64 = 72; Min.u64 = 1; Max.u64 = 1; 
l1gcache_7.stateEvent_GetS_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; Min.u64 = 1; Max.u64 = 1; 
l1gcache_7.stateEvent_GetX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 3; SumSQ.u64 = 3; Count.u64 = 3; Min.u64 = 1; Max.u64 = 1; 
l1gcache_7.stateEvent_GetX_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 38; SumSQ.u64 = 38; Count.u64 = 38; Min.u64 = 1; Max.u64 = 1; 
l1gcache_7.stateEvent_GetX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 21; SumSQ.u64 = 21; Count.u64 = 21; Min.u64 = 1; Max.u64 = 1; 
l1gcache_7.stateEvent_GetSX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.stateEvent_GetSX_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.stateEvent_GetSX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.stateEvent_GetSResp_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 47; SumSQ.u64 = 47; Count.u64 = 47; Min.u64 = 1; Max.u64 = 1; 
l1gcache_7.stateEvent_GetXResp_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 67; SumSQ.u64 = 67; Count.u64 = 67; Min.u64 = 1; Max.u64 = 1; 
l1gcache_7.stateEvent_GetXResp_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 7; SumSQ.u64 = 7; Count.u64 = 7; Min.u64 = 1; Max.u64 = 1; 
l1gcache_7.stateEvent_GetXResp_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 34; SumSQ.u64 = 34; Count.u64 = 34; Min.u64 = 1; Max.u64 = 1; 
l1gcache_7.stateEvent_Inv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.stateEvent_Inv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 36; SumSQ.u64 = 36; Count.u64 = 36; Min.u64 = 1; Max.u64 = 1; 
l1gcache_7.stateEvent_Inv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.stateEvent_Inv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.stateEvent_Inv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 4; SumSQ.u64 = 4; Count.u64 = 4; Min.u64 = 1; Max.u64 = 1; 
l1gcache_7.stateEvent_Inv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.stateEvent_Inv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.stateEvent_FetchInvX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.stateEvent_FetchInvX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 35; SumSQ.u64 = 35; Count.u64 = 35; Min.u64 = 1; Max.u64 = 1; 
l1gcache_7.stateEvent_FetchInvX_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.stateEvent_FetchInvX_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.stateEvent_FetchInvX_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.stateEvent_FetchInvX_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.stateEvent_Fetch_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.stateEvent_Fetch_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.stateEvent_Fetch_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.stateEvent_Fetch_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.stateEvent_Fetch_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.stateEvent_Fetch_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.stateEvent_Fetch_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.stateEvent_FetchInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.stateEvent_FetchInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.stateEvent_FetchInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; Min.u64 = 1; Max.u64 = 1; 
l1gcache_7.stateEvent_FetchInv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.stateEvent_FetchInv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.stateEvent_FetchInv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.stateEvent_FetchInv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.stateEvent_FetchInv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.stateEvent_ForceInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.stateEvent_ForceInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.stateEvent_ForceInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.stateEvent_ForceInv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.stateEvent_ForceInv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.stateEvent_ForceInv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.stateEvent_ForceInv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.stateEvent_ForceInv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.stateEvent_FlushLine_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.stateEvent_FlushLine_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.stateEvent_FlushLine_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.stateEvent_FlushLineInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.stateEvent_FlushLineInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.stateEvent_FlushLineInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.stateEvent_FlushLineResp_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.eventSent_GetS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 114; SumSQ.u64 = 114; Count.u64 = 114; Min.u64 = 1; Max.u64 = 1; 
l1gcache_7.eventSent_GetX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 41; SumSQ.u64 = 41; Count.u64 = 41; Min.u64 = 1; Max.u64 = 1; 
l1gcache_7.eventSent_GetSX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.eventSent_Write : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.eventSent_PutM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.eventSent_NACK : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.eventSent_FlushLine : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.eventSent_FlushLineInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.eventSent_FlushAll : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.eventSent_FetchResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; Min.u64 = 1; Max.u64 = 1; 
l1gcache_7.eventSent_FetchXResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 36; SumSQ.u64 = 36; Count.u64 = 36; Min.u64 = 1; Max.u64 = 1; 
l1gcache_7.eventSent_AckInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 40; SumSQ.u64 = 40; Count.u64 = 40; Min.u64 = 1; Max.u64 = 1; 
l1gcache_7.eventSent_AckFlush : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.eventSent_GetSResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 238; SumSQ.u64 = 238; Count.u64 = 238; Min.u64 = 1; Max.u64 = 1; 
l1gcache_7.eventSent_GetXResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.eventSent_WriteResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 128; SumSQ.u64 = 128; Count.u64 = 128; Min.u64 = 1; Max.u64 = 1; 
l1gcache_7.eventSent_FlushLineResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.eventSent_FlushAllResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.eventSent_Put : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.eventSent_Get : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.eventSent_AckMove : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.eventSent_CustomReq : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.eventSent_CustomResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.eventSent_CustomAck : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.EventStalledForLockedCacheline : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.evict_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 116; SumSQ.u64 = 116; Count.u64 = 116; Min.u64 = 1; Max.u64 = 1; 
l1gcache_7.evict_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.evict_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.evict_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.evict_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.evict_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.evict_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.latency_GetS_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 21838; SumSQ.u64 = 8211786; Count.u64 = 124; Min.u64 = 29; Max.u64 = 645; 
l1gcache_7.latency_GetS_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 36820; SumSQ.u64 = 13991470; Count.u64 = 114; Min.u64 = 159; Max.u64 = 656; 
l1gcache_7.latency_GetX_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 4737; SumSQ.u64 = 634895; Count.u64 = 87; Min.u64 = 29; Max.u64 = 257; 
l1gcache_7.latency_GetX_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 771; SumSQ.u64 = 198173; Count.u64 = 3; Min.u64 = 253; Max.u64 = 260; 
l1gcache_7.latency_GetX_upgrade : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 8669; SumSQ.u64 = 1988891; Count.u64 = 38; Min.u64 = 222; Max.u64 = 302; 
l1gcache_7.latency_GetSX_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.latency_GetSX_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.latency_GetSX_upgrade : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.latency_FlushLine : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.latency_FlushLine_fail : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.latency_FlushLineInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.latency_FlushLineInv_fail : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.latency_FlushAll : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.GetSHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 74; SumSQ.u64 = 74; Count.u64 = 74; Min.u64 = 1; Max.u64 = 1; 
l1gcache_7.GetXHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 76; SumSQ.u64 = 76; Count.u64 = 76; Min.u64 = 1; Max.u64 = 1; 
l1gcache_7.GetSXHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.GetSHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 50; SumSQ.u64 = 50; Count.u64 = 50; Min.u64 = 1; Max.u64 = 1; 
l1gcache_7.GetXHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 11; SumSQ.u64 = 11; Count.u64 = 11; Min.u64 = 1; Max.u64 = 1; 
l1gcache_7.GetSXHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.GetSMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 114; SumSQ.u64 = 114; Count.u64 = 114; Min.u64 = 1; Max.u64 = 1; 
l1gcache_7.GetXMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 41; SumSQ.u64 = 41; Count.u64 = 41; Min.u64 = 1; Max.u64 = 1; 
l1gcache_7.GetSXMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.GetSMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.GetXMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.GetSXMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.CacheHits : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 211; SumSQ.u64 = 211; Count.u64 = 211; Min.u64 = 1; Max.u64 = 1; 
l1gcache_7.CacheMisses : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 155; SumSQ.u64 = 155; Count.u64 = 155; Min.u64 = 1; Max.u64 = 1; 
l1gcache_7.stateEvent_AckPut_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.eventSent_PutS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.eventSent_PutE : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.stateEvent_GetS_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 51; SumSQ.u64 = 51; Count.u64 = 51; Min.u64 = 1; Max.u64 = 1; 
l1gcache_7.stateEvent_GetX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 66; SumSQ.u64 = 66; Count.u64 = 66; Min.u64 = 1; Max.u64 = 1; 
l1gcache_7.stateEvent_GetSX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.stateEvent_FlushLine_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.stateEvent_FlushLineInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.stateEvent_FetchInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.stateEvent_ForceInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.stateEvent_FetchInvX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; Min.u64 = 1; Max.u64 = 1; 
l1gcache_7.evict_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.TotalEventsReceived : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 598; SumSQ.u64 = 598; Count.u64 = 598; Min.u64 = 1; Max.u64 = 1; 
l1gcache_7.TotalEventsReplayed : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 61; SumSQ.u64 = 61; Count.u64 = 61; Min.u64 = 1; Max.u64 = 1; 
l1gcache_7.Put_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.Get_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.AckMove_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.GetS_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.Write_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.GetSX_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.GetSResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.WriteResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.CustomReq_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.CustomResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.CustomAck_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.NULLCMD_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.GetS_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 238; SumSQ.u64 = 238; Count.u64 = 238; Min.u64 = 1; Max.u64 = 1; 
l1gcache_7.GetX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.GetSX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.Write_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 128; SumSQ.u64 = 128; Count.u64 = 128; Min.u64 = 1; Max.u64 = 1; 
l1gcache_7.FlushLine_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.FlushLineInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.FlushAll_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.GetSResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 47; SumSQ.u64 = 47; Count.u64 = 47; Min.u64 = 1; Max.u64 = 1; 
l1gcache_7.GetXResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 108; SumSQ.u64 = 108; Count.u64 = 108; Min.u64 = 1; Max.u64 = 1; 
l1gcache_7.FlushLineResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.FlushAllResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.Inv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 40; SumSQ.u64 = 40; Count.u64 = 40; Min.u64 = 1; Max.u64 = 1; 
l1gcache_7.ForceInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.Fetch_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.FetchInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; Min.u64 = 1; Max.u64 = 1; 
l1gcache_7.FetchInvX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 36; SumSQ.u64 = 36; Count.u64 = 36; Min.u64 = 1; Max.u64 = 1; 
l1gcache_7.ForwardFlush_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.UnblockFlush_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.NACK_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.AckPut_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.MSHR_occupancy : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 57660; SumSQ.u64 = 1642588; Count.u64 = 172531049; Min.u64 = 0; Max.u64 = 40; 
l1gcache_7.Bank_conflicts : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.default_stat : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.stateEvent_GetS_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 114; SumSQ.u64 = 114; Count.u64 = 114; Min.u64 = 1; Max.u64 = 1; 
l1gcache_8.stateEvent_GetS_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 72; SumSQ.u64 = 72; Count.u64 = 72; Min.u64 = 1; Max.u64 = 1; 
l1gcache_8.stateEvent_GetS_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
l1gcache_8.stateEvent_GetX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
l1gcache_8.stateEvent_GetX_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 39; SumSQ.u64 = 39; Count.u64 = 39; Min.u64 = 1; Max.u64 = 1; 
l1gcache_8.stateEvent_GetX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 21; SumSQ.u64 = 21; Count.u64 = 21; Min.u64 = 1; Max.u64 = 1; 
l1gcache_8.stateEvent_GetSX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.stateEvent_GetSX_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.stateEvent_GetSX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.stateEvent_GetSResp_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 47; SumSQ.u64 = 47; Count.u64 = 47; Min.u64 = 1; Max.u64 = 1; 
l1gcache_8.stateEvent_GetXResp_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 67; SumSQ.u64 = 67; Count.u64 = 67; Min.u64 = 1; Max.u64 = 1; 
l1gcache_8.stateEvent_GetXResp_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 4; SumSQ.u64 = 4; Count.u64 = 4; Min.u64 = 1; Max.u64 = 1; 
l1gcache_8.stateEvent_GetXResp_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 37; SumSQ.u64 = 37; Count.u64 = 37; Min.u64 = 1; Max.u64 = 1; 
l1gcache_8.stateEvent_Inv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.stateEvent_Inv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 33; SumSQ.u64 = 33; Count.u64 = 33; Min.u64 = 1; Max.u64 = 1; 
l1gcache_8.stateEvent_Inv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.stateEvent_Inv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.stateEvent_Inv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
l1gcache_8.stateEvent_Inv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.stateEvent_Inv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.stateEvent_FetchInvX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.stateEvent_FetchInvX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 33; SumSQ.u64 = 33; Count.u64 = 33; Min.u64 = 1; Max.u64 = 1; 
l1gcache_8.stateEvent_FetchInvX_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.stateEvent_FetchInvX_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.stateEvent_FetchInvX_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.stateEvent_FetchInvX_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.stateEvent_Fetch_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.stateEvent_Fetch_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.stateEvent_Fetch_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.stateEvent_Fetch_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.stateEvent_Fetch_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.stateEvent_Fetch_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.stateEvent_Fetch_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.stateEvent_FetchInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.stateEvent_FetchInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.stateEvent_FetchInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 4; SumSQ.u64 = 4; Count.u64 = 4; Min.u64 = 1; Max.u64 = 1; 
l1gcache_8.stateEvent_FetchInv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.stateEvent_FetchInv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.stateEvent_FetchInv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.stateEvent_FetchInv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.stateEvent_FetchInv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.stateEvent_ForceInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.stateEvent_ForceInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.stateEvent_ForceInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.stateEvent_ForceInv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.stateEvent_ForceInv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.stateEvent_ForceInv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.stateEvent_ForceInv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.stateEvent_ForceInv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.stateEvent_FlushLine_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.stateEvent_FlushLine_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.stateEvent_FlushLine_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.stateEvent_FlushLineInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.stateEvent_FlushLineInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.stateEvent_FlushLineInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.stateEvent_FlushLineResp_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.eventSent_GetS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 114; SumSQ.u64 = 114; Count.u64 = 114; Min.u64 = 1; Max.u64 = 1; 
l1gcache_8.eventSent_GetX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 41; SumSQ.u64 = 41; Count.u64 = 41; Min.u64 = 1; Max.u64 = 1; 
l1gcache_8.eventSent_GetSX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.eventSent_Write : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.eventSent_PutM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.eventSent_NACK : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.eventSent_FlushLine : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.eventSent_FlushLineInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.eventSent_FlushAll : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.eventSent_FetchResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 4; SumSQ.u64 = 4; Count.u64 = 4; Min.u64 = 1; Max.u64 = 1; 
l1gcache_8.eventSent_FetchXResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 34; SumSQ.u64 = 34; Count.u64 = 34; Min.u64 = 1; Max.u64 = 1; 
l1gcache_8.eventSent_AckInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 35; SumSQ.u64 = 35; Count.u64 = 35; Min.u64 = 1; Max.u64 = 1; 
l1gcache_8.eventSent_AckFlush : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.eventSent_GetSResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 238; SumSQ.u64 = 238; Count.u64 = 238; Min.u64 = 1; Max.u64 = 1; 
l1gcache_8.eventSent_GetXResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.eventSent_WriteResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 128; SumSQ.u64 = 128; Count.u64 = 128; Min.u64 = 1; Max.u64 = 1; 
l1gcache_8.eventSent_FlushLineResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.eventSent_FlushAllResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.eventSent_Put : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.eventSent_Get : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.eventSent_AckMove : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.eventSent_CustomReq : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.eventSent_CustomResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.eventSent_CustomAck : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.EventStalledForLockedCacheline : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.evict_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 116; SumSQ.u64 = 116; Count.u64 = 116; Min.u64 = 1; Max.u64 = 1; 
l1gcache_8.evict_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.evict_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.evict_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.evict_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.evict_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.evict_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.latency_GetS_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 21547; SumSQ.u64 = 7779643; Count.u64 = 124; Min.u64 = 29; Max.u64 = 583; 
l1gcache_8.latency_GetS_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 34798; SumSQ.u64 = 12061030; Count.u64 = 114; Min.u64 = 160; Max.u64 = 626; 
l1gcache_8.latency_GetX_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 4735; SumSQ.u64 = 633393; Count.u64 = 87; Min.u64 = 29; Max.u64 = 258; 
l1gcache_8.latency_GetX_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 520; SumSQ.u64 = 135202; Count.u64 = 2; Min.u64 = 259; Max.u64 = 261; 
l1gcache_8.latency_GetX_upgrade : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 8745; SumSQ.u64 = 1961571; Count.u64 = 39; Min.u64 = 222; Max.u64 = 248; 
l1gcache_8.latency_GetSX_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.latency_GetSX_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.latency_GetSX_upgrade : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.latency_FlushLine : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.latency_FlushLine_fail : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.latency_FlushLineInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.latency_FlushLineInv_fail : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.latency_FlushAll : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.GetSHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 74; SumSQ.u64 = 74; Count.u64 = 74; Min.u64 = 1; Max.u64 = 1; 
l1gcache_8.GetXHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 76; SumSQ.u64 = 76; Count.u64 = 76; Min.u64 = 1; Max.u64 = 1; 
l1gcache_8.GetSXHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.GetSHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 50; SumSQ.u64 = 50; Count.u64 = 50; Min.u64 = 1; Max.u64 = 1; 
l1gcache_8.GetXHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 11; SumSQ.u64 = 11; Count.u64 = 11; Min.u64 = 1; Max.u64 = 1; 
l1gcache_8.GetSXHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.GetSMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 114; SumSQ.u64 = 114; Count.u64 = 114; Min.u64 = 1; Max.u64 = 1; 
l1gcache_8.GetXMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 41; SumSQ.u64 = 41; Count.u64 = 41; Min.u64 = 1; Max.u64 = 1; 
l1gcache_8.GetSXMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.GetSMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.GetXMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.GetSXMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.CacheHits : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 211; SumSQ.u64 = 211; Count.u64 = 211; Min.u64 = 1; Max.u64 = 1; 
l1gcache_8.CacheMisses : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 155; SumSQ.u64 = 155; Count.u64 = 155; Min.u64 = 1; Max.u64 = 1; 
l1gcache_8.stateEvent_AckPut_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.eventSent_PutS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.eventSent_PutE : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.stateEvent_GetS_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 50; SumSQ.u64 = 50; Count.u64 = 50; Min.u64 = 1; Max.u64 = 1; 
l1gcache_8.stateEvent_GetX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 66; SumSQ.u64 = 66; Count.u64 = 66; Min.u64 = 1; Max.u64 = 1; 
l1gcache_8.stateEvent_GetSX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.stateEvent_FlushLine_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.stateEvent_FlushLineInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.stateEvent_FetchInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.stateEvent_ForceInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.stateEvent_FetchInvX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; Min.u64 = 1; Max.u64 = 1; 
l1gcache_8.evict_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.TotalEventsReceived : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 594; SumSQ.u64 = 594; Count.u64 = 594; Min.u64 = 1; Max.u64 = 1; 
l1gcache_8.TotalEventsReplayed : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 61; SumSQ.u64 = 61; Count.u64 = 61; Min.u64 = 1; Max.u64 = 1; 
l1gcache_8.Put_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.Get_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.AckMove_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.GetS_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.Write_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.GetSX_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.GetSResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.WriteResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.CustomReq_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.CustomResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.CustomAck_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.NULLCMD_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.GetS_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 238; SumSQ.u64 = 238; Count.u64 = 238; Min.u64 = 1; Max.u64 = 1; 
l1gcache_8.GetX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.GetSX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.Write_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 128; SumSQ.u64 = 128; Count.u64 = 128; Min.u64 = 1; Max.u64 = 1; 
l1gcache_8.FlushLine_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.FlushLineInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.FlushAll_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.GetSResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 47; SumSQ.u64 = 47; Count.u64 = 47; Min.u64 = 1; Max.u64 = 1; 
l1gcache_8.GetXResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 108; SumSQ.u64 = 108; Count.u64 = 108; Min.u64 = 1; Max.u64 = 1; 
l1gcache_8.FlushLineResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.FlushAllResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.Inv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 35; SumSQ.u64 = 35; Count.u64 = 35; Min.u64 = 1; Max.u64 = 1; 
l1gcache_8.ForceInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.Fetch_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.FetchInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 4; SumSQ.u64 = 4; Count.u64 = 4; Min.u64 = 1; Max.u64 = 1; 
l1gcache_8.FetchInvX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 34; SumSQ.u64 = 34; Count.u64 = 34; Min.u64 = 1; Max.u64 = 1; 
l1gcache_8.ForwardFlush_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.UnblockFlush_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.NACK_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.AckPut_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.MSHR_occupancy : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 54975; SumSQ.u64 = 1562051; Count.u64 = 172531049; Min.u64 = 0; Max.u64 = 40; 
l1gcache_8.Bank_conflicts : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.default_stat : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.stateEvent_GetS_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 114; SumSQ.u64 = 114; Count.u64 = 114; Min.u64 = 1; Max.u64 = 1; 
l1gcache_9.stateEvent_GetS_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 72; SumSQ.u64 = 72; Count.u64 = 72; Min.u64 = 1; Max.u64 = 1; 
l1gcache_9.stateEvent_GetS_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 3; SumSQ.u64 = 3; Count.u64 = 3; Min.u64 = 1; Max.u64 = 1; 
l1gcache_9.stateEvent_GetX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
l1gcache_9.stateEvent_GetX_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 39; SumSQ.u64 = 39; Count.u64 = 39; Min.u64 = 1; Max.u64 = 1; 
l1gcache_9.stateEvent_GetX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 21; SumSQ.u64 = 21; Count.u64 = 21; Min.u64 = 1; Max.u64 = 1; 
l1gcache_9.stateEvent_GetSX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.stateEvent_GetSX_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.stateEvent_GetSX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.stateEvent_GetSResp_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 46; SumSQ.u64 = 46; Count.u64 = 46; Min.u64 = 1; Max.u64 = 1; 
l1gcache_9.stateEvent_GetXResp_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 68; SumSQ.u64 = 68; Count.u64 = 68; Min.u64 = 1; Max.u64 = 1; 
l1gcache_9.stateEvent_GetXResp_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 3; SumSQ.u64 = 3; Count.u64 = 3; Min.u64 = 1; Max.u64 = 1; 
l1gcache_9.stateEvent_GetXResp_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 38; SumSQ.u64 = 38; Count.u64 = 38; Min.u64 = 1; Max.u64 = 1; 
l1gcache_9.stateEvent_Inv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.stateEvent_Inv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 35; SumSQ.u64 = 35; Count.u64 = 35; Min.u64 = 1; Max.u64 = 1; 
l1gcache_9.stateEvent_Inv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.stateEvent_Inv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.stateEvent_Inv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; Min.u64 = 1; Max.u64 = 1; 
l1gcache_9.stateEvent_Inv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.stateEvent_Inv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.stateEvent_FetchInvX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.stateEvent_FetchInvX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 35; SumSQ.u64 = 35; Count.u64 = 35; Min.u64 = 1; Max.u64 = 1; 
l1gcache_9.stateEvent_FetchInvX_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.stateEvent_FetchInvX_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.stateEvent_FetchInvX_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.stateEvent_FetchInvX_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.stateEvent_Fetch_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.stateEvent_Fetch_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.stateEvent_Fetch_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.stateEvent_Fetch_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.stateEvent_Fetch_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.stateEvent_Fetch_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.stateEvent_Fetch_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.stateEvent_FetchInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.stateEvent_FetchInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.stateEvent_FetchInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 4; SumSQ.u64 = 4; Count.u64 = 4; Min.u64 = 1; Max.u64 = 1; 
l1gcache_9.stateEvent_FetchInv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.stateEvent_FetchInv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.stateEvent_FetchInv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.stateEvent_FetchInv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.stateEvent_FetchInv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.stateEvent_ForceInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.stateEvent_ForceInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.stateEvent_ForceInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.stateEvent_ForceInv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.stateEvent_ForceInv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.stateEvent_ForceInv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.stateEvent_ForceInv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.stateEvent_ForceInv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.stateEvent_FlushLine_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.stateEvent_FlushLine_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.stateEvent_FlushLine_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.stateEvent_FlushLineInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.stateEvent_FlushLineInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.stateEvent_FlushLineInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.stateEvent_FlushLineResp_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.eventSent_GetS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 114; SumSQ.u64 = 114; Count.u64 = 114; Min.u64 = 1; Max.u64 = 1; 
l1gcache_9.eventSent_GetX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 41; SumSQ.u64 = 41; Count.u64 = 41; Min.u64 = 1; Max.u64 = 1; 
l1gcache_9.eventSent_GetSX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.eventSent_Write : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.eventSent_PutM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.eventSent_NACK : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.eventSent_FlushLine : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.eventSent_FlushLineInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.eventSent_FlushAll : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.eventSent_FetchResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 4; SumSQ.u64 = 4; Count.u64 = 4; Min.u64 = 1; Max.u64 = 1; 
l1gcache_9.eventSent_FetchXResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 37; SumSQ.u64 = 37; Count.u64 = 37; Min.u64 = 1; Max.u64 = 1; 
l1gcache_9.eventSent_AckInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 36; SumSQ.u64 = 36; Count.u64 = 36; Min.u64 = 1; Max.u64 = 1; 
l1gcache_9.eventSent_AckFlush : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.eventSent_GetSResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 238; SumSQ.u64 = 238; Count.u64 = 238; Min.u64 = 1; Max.u64 = 1; 
l1gcache_9.eventSent_GetXResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.eventSent_WriteResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 128; SumSQ.u64 = 128; Count.u64 = 128; Min.u64 = 1; Max.u64 = 1; 
l1gcache_9.eventSent_FlushLineResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.eventSent_FlushAllResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.eventSent_Put : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.eventSent_Get : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.eventSent_AckMove : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.eventSent_CustomReq : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.eventSent_CustomResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.eventSent_CustomAck : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.EventStalledForLockedCacheline : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.evict_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 116; SumSQ.u64 = 116; Count.u64 = 116; Min.u64 = 1; Max.u64 = 1; 
l1gcache_9.evict_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.evict_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.evict_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.evict_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.evict_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.evict_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.latency_GetS_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 19266; SumSQ.u64 = 5893038; Count.u64 = 124; Min.u64 = 29; Max.u64 = 538; 
l1gcache_9.latency_GetS_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 35686; SumSQ.u64 = 12903950; Count.u64 = 114; Min.u64 = 159; Max.u64 = 654; 
l1gcache_9.latency_GetX_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 4644; SumSQ.u64 = 595702; Count.u64 = 87; Min.u64 = 29; Max.u64 = 259; 
l1gcache_9.latency_GetX_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 520; SumSQ.u64 = 135200; Count.u64 = 2; Min.u64 = 260; Max.u64 = 260; 
l1gcache_9.latency_GetX_upgrade : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 8818; SumSQ.u64 = 1998108; Count.u64 = 39; Min.u64 = 222; Max.u64 = 275; 
l1gcache_9.latency_GetSX_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.latency_GetSX_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.latency_GetSX_upgrade : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.latency_FlushLine : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.latency_FlushLine_fail : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.latency_FlushLineInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.latency_FlushLineInv_fail : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.latency_FlushAll : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.GetSHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 74; SumSQ.u64 = 74; Count.u64 = 74; Min.u64 = 1; Max.u64 = 1; 
l1gcache_9.GetXHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 76; SumSQ.u64 = 76; Count.u64 = 76; Min.u64 = 1; Max.u64 = 1; 
l1gcache_9.GetSXHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.GetSHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 50; SumSQ.u64 = 50; Count.u64 = 50; Min.u64 = 1; Max.u64 = 1; 
l1gcache_9.GetXHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 11; SumSQ.u64 = 11; Count.u64 = 11; Min.u64 = 1; Max.u64 = 1; 
l1gcache_9.GetSXHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.GetSMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 114; SumSQ.u64 = 114; Count.u64 = 114; Min.u64 = 1; Max.u64 = 1; 
l1gcache_9.GetXMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 41; SumSQ.u64 = 41; Count.u64 = 41; Min.u64 = 1; Max.u64 = 1; 
l1gcache_9.GetSXMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.GetSMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.GetXMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.GetSXMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.CacheHits : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 211; SumSQ.u64 = 211; Count.u64 = 211; Min.u64 = 1; Max.u64 = 1; 
l1gcache_9.CacheMisses : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 155; SumSQ.u64 = 155; Count.u64 = 155; Min.u64 = 1; Max.u64 = 1; 
l1gcache_9.stateEvent_AckPut_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.eventSent_PutS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.eventSent_PutE : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.stateEvent_GetS_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 49; SumSQ.u64 = 49; Count.u64 = 49; Min.u64 = 1; Max.u64 = 1; 
l1gcache_9.stateEvent_GetX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 66; SumSQ.u64 = 66; Count.u64 = 66; Min.u64 = 1; Max.u64 = 1; 
l1gcache_9.stateEvent_GetSX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.stateEvent_FlushLine_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.stateEvent_FlushLineInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.stateEvent_FetchInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.stateEvent_ForceInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.stateEvent_FetchInvX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
l1gcache_9.evict_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.TotalEventsReceived : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 598; SumSQ.u64 = 598; Count.u64 = 598; Min.u64 = 1; Max.u64 = 1; 
l1gcache_9.TotalEventsReplayed : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 61; SumSQ.u64 = 61; Count.u64 = 61; Min.u64 = 1; Max.u64 = 1; 
l1gcache_9.Put_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.Get_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.AckMove_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.GetS_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.Write_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.GetSX_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.GetSResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.WriteResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.CustomReq_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.CustomResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.CustomAck_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.NULLCMD_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.GetS_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 238; SumSQ.u64 = 238; Count.u64 = 238; Min.u64 = 1; Max.u64 = 1; 
l1gcache_9.GetX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.GetSX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.Write_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 128; SumSQ.u64 = 128; Count.u64 = 128; Min.u64 = 1; Max.u64 = 1; 
l1gcache_9.FlushLine_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.FlushLineInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.FlushAll_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.GetSResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 46; SumSQ.u64 = 46; Count.u64 = 46; Min.u64 = 1; Max.u64 = 1; 
l1gcache_9.GetXResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 109; SumSQ.u64 = 109; Count.u64 = 109; Min.u64 = 1; Max.u64 = 1; 
l1gcache_9.FlushLineResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.FlushAllResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.Inv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 36; SumSQ.u64 = 36; Count.u64 = 36; Min.u64 = 1; Max.u64 = 1; 
l1gcache_9.ForceInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.Fetch_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.FetchInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 4; SumSQ.u64 = 4; Count.u64 = 4; Min.u64 = 1; Max.u64 = 1; 
l1gcache_9.FetchInvX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 37; SumSQ.u64 = 37; Count.u64 = 37; Min.u64 = 1; Max.u64 = 1; 
l1gcache_9.ForwardFlush_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.UnblockFlush_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.NACK_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.AckPut_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.MSHR_occupancy : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 53709; SumSQ.u64 = 1558749; Count.u64 = 172531049; Min.u64 = 0; Max.u64 = 40; 
l1gcache_9.Bank_conflicts : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.default_stat : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.stateEvent_GetS_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 115; SumSQ.u64 = 115; Count.u64 = 115; Min.u64 = 1; Max.u64 = 1; 
l1gcache_10.stateEvent_GetS_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 71; SumSQ.u64 = 71; Count.u64 = 71; Min.u64 = 1; Max.u64 = 1; 
l1gcache_10.stateEvent_GetS_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; Min.u64 = 1; Max.u64 = 1; 
l1gcache_10.stateEvent_GetX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 3; SumSQ.u64 = 3; Count.u64 = 3; Min.u64 = 1; Max.u64 = 1; 
l1gcache_10.stateEvent_GetX_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 38; SumSQ.u64 = 38; Count.u64 = 38; Min.u64 = 1; Max.u64 = 1; 
l1gcache_10.stateEvent_GetX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 21; SumSQ.u64 = 21; Count.u64 = 21; Min.u64 = 1; Max.u64 = 1; 
l1gcache_10.stateEvent_GetSX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.stateEvent_GetSX_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.stateEvent_GetSX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.stateEvent_GetSResp_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 48; SumSQ.u64 = 48; Count.u64 = 48; Min.u64 = 1; Max.u64 = 1; 
l1gcache_10.stateEvent_GetXResp_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 67; SumSQ.u64 = 67; Count.u64 = 67; Min.u64 = 1; Max.u64 = 1; 
l1gcache_10.stateEvent_GetXResp_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 6; SumSQ.u64 = 6; Count.u64 = 6; Min.u64 = 1; Max.u64 = 1; 
l1gcache_10.stateEvent_GetXResp_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 35; SumSQ.u64 = 35; Count.u64 = 35; Min.u64 = 1; Max.u64 = 1; 
l1gcache_10.stateEvent_Inv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.stateEvent_Inv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 36; SumSQ.u64 = 36; Count.u64 = 36; Min.u64 = 1; Max.u64 = 1; 
l1gcache_10.stateEvent_Inv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.stateEvent_Inv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.stateEvent_Inv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 3; SumSQ.u64 = 3; Count.u64 = 3; Min.u64 = 1; Max.u64 = 1; 
l1gcache_10.stateEvent_Inv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.stateEvent_Inv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.stateEvent_FetchInvX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.stateEvent_FetchInvX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 34; SumSQ.u64 = 34; Count.u64 = 34; Min.u64 = 1; Max.u64 = 1; 
l1gcache_10.stateEvent_FetchInvX_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.stateEvent_FetchInvX_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.stateEvent_FetchInvX_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.stateEvent_FetchInvX_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.stateEvent_Fetch_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.stateEvent_Fetch_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.stateEvent_Fetch_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.stateEvent_Fetch_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.stateEvent_Fetch_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.stateEvent_Fetch_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.stateEvent_Fetch_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.stateEvent_FetchInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.stateEvent_FetchInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.stateEvent_FetchInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; Min.u64 = 1; Max.u64 = 1; 
l1gcache_10.stateEvent_FetchInv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.stateEvent_FetchInv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.stateEvent_FetchInv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.stateEvent_FetchInv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.stateEvent_FetchInv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.stateEvent_ForceInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.stateEvent_ForceInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.stateEvent_ForceInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.stateEvent_ForceInv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.stateEvent_ForceInv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.stateEvent_ForceInv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.stateEvent_ForceInv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.stateEvent_ForceInv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.stateEvent_FlushLine_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.stateEvent_FlushLine_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.stateEvent_FlushLine_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.stateEvent_FlushLineInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.stateEvent_FlushLineInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.stateEvent_FlushLineInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.stateEvent_FlushLineResp_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.eventSent_GetS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 115; SumSQ.u64 = 115; Count.u64 = 115; Min.u64 = 1; Max.u64 = 1; 
l1gcache_10.eventSent_GetX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 41; SumSQ.u64 = 41; Count.u64 = 41; Min.u64 = 1; Max.u64 = 1; 
l1gcache_10.eventSent_GetSX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.eventSent_Write : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.eventSent_PutM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.eventSent_NACK : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.eventSent_FlushLine : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.eventSent_FlushLineInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.eventSent_FlushAll : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.eventSent_FetchResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; Min.u64 = 1; Max.u64 = 1; 
l1gcache_10.eventSent_FetchXResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 35; SumSQ.u64 = 35; Count.u64 = 35; Min.u64 = 1; Max.u64 = 1; 
l1gcache_10.eventSent_AckInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 39; SumSQ.u64 = 39; Count.u64 = 39; Min.u64 = 1; Max.u64 = 1; 
l1gcache_10.eventSent_AckFlush : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.eventSent_GetSResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 238; SumSQ.u64 = 238; Count.u64 = 238; Min.u64 = 1; Max.u64 = 1; 
l1gcache_10.eventSent_GetXResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.eventSent_WriteResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 128; SumSQ.u64 = 128; Count.u64 = 128; Min.u64 = 1; Max.u64 = 1; 
l1gcache_10.eventSent_FlushLineResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.eventSent_FlushAllResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.eventSent_Put : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.eventSent_Get : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.eventSent_AckMove : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.eventSent_CustomReq : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.eventSent_CustomResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.eventSent_CustomAck : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.EventStalledForLockedCacheline : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.evict_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 116; SumSQ.u64 = 116; Count.u64 = 116; Min.u64 = 1; Max.u64 = 1; 
l1gcache_10.evict_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.evict_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.evict_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.evict_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.evict_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.evict_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.latency_GetS_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 22610; SumSQ.u64 = 9124796; Count.u64 = 123; Min.u64 = 29; Max.u64 = 678; 
l1gcache_10.latency_GetS_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 36449; SumSQ.u64 = 13448569; Count.u64 = 115; Min.u64 = 160; Max.u64 = 649; 
l1gcache_10.latency_GetX_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 4756; SumSQ.u64 = 640376; Count.u64 = 87; Min.u64 = 29; Max.u64 = 261; 
l1gcache_10.latency_GetX_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 743; SumSQ.u64 = 184869; Count.u64 = 3; Min.u64 = 224; Max.u64 = 262; 
l1gcache_10.latency_GetX_upgrade : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 8575; SumSQ.u64 = 1944127; Count.u64 = 38; Min.u64 = 188; Max.u64 = 305; 
l1gcache_10.latency_GetSX_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.latency_GetSX_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.latency_GetSX_upgrade : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.latency_FlushLine : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.latency_FlushLine_fail : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.latency_FlushLineInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.latency_FlushLineInv_fail : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.latency_FlushAll : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.GetSHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 73; SumSQ.u64 = 73; Count.u64 = 73; Min.u64 = 1; Max.u64 = 1; 
l1gcache_10.GetXHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 76; SumSQ.u64 = 76; Count.u64 = 76; Min.u64 = 1; Max.u64 = 1; 
l1gcache_10.GetSXHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.GetSHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 50; SumSQ.u64 = 50; Count.u64 = 50; Min.u64 = 1; Max.u64 = 1; 
l1gcache_10.GetXHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 11; SumSQ.u64 = 11; Count.u64 = 11; Min.u64 = 1; Max.u64 = 1; 
l1gcache_10.GetSXHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.GetSMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 115; SumSQ.u64 = 115; Count.u64 = 115; Min.u64 = 1; Max.u64 = 1; 
l1gcache_10.GetXMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 41; SumSQ.u64 = 41; Count.u64 = 41; Min.u64 = 1; Max.u64 = 1; 
l1gcache_10.GetSXMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.GetSMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.GetXMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.GetSXMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.CacheHits : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 210; SumSQ.u64 = 210; Count.u64 = 210; Min.u64 = 1; Max.u64 = 1; 
l1gcache_10.CacheMisses : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 156; SumSQ.u64 = 156; Count.u64 = 156; Min.u64 = 1; Max.u64 = 1; 
l1gcache_10.stateEvent_AckPut_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.eventSent_PutS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.eventSent_PutE : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.stateEvent_GetS_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 51; SumSQ.u64 = 51; Count.u64 = 51; Min.u64 = 1; Max.u64 = 1; 
l1gcache_10.stateEvent_GetX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 66; SumSQ.u64 = 66; Count.u64 = 66; Min.u64 = 1; Max.u64 = 1; 
l1gcache_10.stateEvent_GetSX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.stateEvent_FlushLine_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.stateEvent_FlushLineInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.stateEvent_FetchInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.stateEvent_ForceInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.stateEvent_FetchInvX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; Min.u64 = 1; Max.u64 = 1; 
l1gcache_10.evict_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.TotalEventsReceived : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 597; SumSQ.u64 = 597; Count.u64 = 597; Min.u64 = 1; Max.u64 = 1; 
l1gcache_10.TotalEventsReplayed : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 61; SumSQ.u64 = 61; Count.u64 = 61; Min.u64 = 1; Max.u64 = 1; 
l1gcache_10.Put_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.Get_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.AckMove_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.GetS_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.Write_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.GetSX_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.GetSResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.WriteResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.CustomReq_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.CustomResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.CustomAck_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.NULLCMD_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.GetS_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 238; SumSQ.u64 = 238; Count.u64 = 238; Min.u64 = 1; Max.u64 = 1; 
l1gcache_10.GetX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.GetSX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.Write_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 128; SumSQ.u64 = 128; Count.u64 = 128; Min.u64 = 1; Max.u64 = 1; 
l1gcache_10.FlushLine_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.FlushLineInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.FlushAll_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.GetSResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 48; SumSQ.u64 = 48; Count.u64 = 48; Min.u64 = 1; Max.u64 = 1; 
l1gcache_10.GetXResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 108; SumSQ.u64 = 108; Count.u64 = 108; Min.u64 = 1; Max.u64 = 1; 
l1gcache_10.FlushLineResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.FlushAllResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.Inv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 39; SumSQ.u64 = 39; Count.u64 = 39; Min.u64 = 1; Max.u64 = 1; 
l1gcache_10.ForceInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.Fetch_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.FetchInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; Min.u64 = 1; Max.u64 = 1; 
l1gcache_10.FetchInvX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 35; SumSQ.u64 = 35; Count.u64 = 35; Min.u64 = 1; Max.u64 = 1; 
l1gcache_10.ForwardFlush_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.UnblockFlush_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.NACK_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.AckPut_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.MSHR_occupancy : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 58052; SumSQ.u64 = 1637568; Count.u64 = 172531049; Min.u64 = 0; Max.u64 = 40; 
l1gcache_10.Bank_conflicts : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.default_stat : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.stateEvent_GetS_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 114; SumSQ.u64 = 114; Count.u64 = 114; Min.u64 = 1; Max.u64 = 1; 
l1gcache_11.stateEvent_GetS_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 72; SumSQ.u64 = 72; Count.u64 = 72; Min.u64 = 1; Max.u64 = 1; 
l1gcache_11.stateEvent_GetS_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.stateEvent_GetX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
l1gcache_11.stateEvent_GetX_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 39; SumSQ.u64 = 39; Count.u64 = 39; Min.u64 = 1; Max.u64 = 1; 
l1gcache_11.stateEvent_GetX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 21; SumSQ.u64 = 21; Count.u64 = 21; Min.u64 = 1; Max.u64 = 1; 
l1gcache_11.stateEvent_GetSX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.stateEvent_GetSX_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.stateEvent_GetSX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.stateEvent_GetSResp_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 47; SumSQ.u64 = 47; Count.u64 = 47; Min.u64 = 1; Max.u64 = 1; 
l1gcache_11.stateEvent_GetXResp_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 67; SumSQ.u64 = 67; Count.u64 = 67; Min.u64 = 1; Max.u64 = 1; 
l1gcache_11.stateEvent_GetXResp_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 5; SumSQ.u64 = 5; Count.u64 = 5; Min.u64 = 1; Max.u64 = 1; 
l1gcache_11.stateEvent_GetXResp_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 36; SumSQ.u64 = 36; Count.u64 = 36; Min.u64 = 1; Max.u64 = 1; 
l1gcache_11.stateEvent_Inv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.stateEvent_Inv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 35; SumSQ.u64 = 35; Count.u64 = 35; Min.u64 = 1; Max.u64 = 1; 
l1gcache_11.stateEvent_Inv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.stateEvent_Inv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.stateEvent_Inv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 3; SumSQ.u64 = 3; Count.u64 = 3; Min.u64 = 1; Max.u64 = 1; 
l1gcache_11.stateEvent_Inv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.stateEvent_Inv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.stateEvent_FetchInvX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.stateEvent_FetchInvX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 35; SumSQ.u64 = 35; Count.u64 = 35; Min.u64 = 1; Max.u64 = 1; 
l1gcache_11.stateEvent_FetchInvX_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.stateEvent_FetchInvX_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.stateEvent_FetchInvX_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.stateEvent_FetchInvX_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.stateEvent_Fetch_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.stateEvent_Fetch_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.stateEvent_Fetch_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.stateEvent_Fetch_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.stateEvent_Fetch_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.stateEvent_Fetch_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.stateEvent_Fetch_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.stateEvent_FetchInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.stateEvent_FetchInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.stateEvent_FetchInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 3; SumSQ.u64 = 3; Count.u64 = 3; Min.u64 = 1; Max.u64 = 1; 
l1gcache_11.stateEvent_FetchInv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.stateEvent_FetchInv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.stateEvent_FetchInv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.stateEvent_FetchInv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.stateEvent_FetchInv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.stateEvent_ForceInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.stateEvent_ForceInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.stateEvent_ForceInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.stateEvent_ForceInv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.stateEvent_ForceInv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.stateEvent_ForceInv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.stateEvent_ForceInv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.stateEvent_ForceInv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.stateEvent_FlushLine_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.stateEvent_FlushLine_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.stateEvent_FlushLine_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.stateEvent_FlushLineInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.stateEvent_FlushLineInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.stateEvent_FlushLineInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.stateEvent_FlushLineResp_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.eventSent_GetS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 114; SumSQ.u64 = 114; Count.u64 = 114; Min.u64 = 1; Max.u64 = 1; 
l1gcache_11.eventSent_GetX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 41; SumSQ.u64 = 41; Count.u64 = 41; Min.u64 = 1; Max.u64 = 1; 
l1gcache_11.eventSent_GetSX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.eventSent_Write : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.eventSent_PutM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.eventSent_NACK : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.eventSent_FlushLine : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.eventSent_FlushLineInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.eventSent_FlushAll : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.eventSent_FetchResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 3; SumSQ.u64 = 3; Count.u64 = 3; Min.u64 = 1; Max.u64 = 1; 
l1gcache_11.eventSent_FetchXResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 36; SumSQ.u64 = 36; Count.u64 = 36; Min.u64 = 1; Max.u64 = 1; 
l1gcache_11.eventSent_AckInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 38; SumSQ.u64 = 38; Count.u64 = 38; Min.u64 = 1; Max.u64 = 1; 
l1gcache_11.eventSent_AckFlush : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.eventSent_GetSResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 238; SumSQ.u64 = 238; Count.u64 = 238; Min.u64 = 1; Max.u64 = 1; 
l1gcache_11.eventSent_GetXResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.eventSent_WriteResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 128; SumSQ.u64 = 128; Count.u64 = 128; Min.u64 = 1; Max.u64 = 1; 
l1gcache_11.eventSent_FlushLineResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.eventSent_FlushAllResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.eventSent_Put : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.eventSent_Get : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.eventSent_AckMove : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.eventSent_CustomReq : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.eventSent_CustomResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.eventSent_CustomAck : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.EventStalledForLockedCacheline : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.evict_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 116; SumSQ.u64 = 116; Count.u64 = 116; Min.u64 = 1; Max.u64 = 1; 
l1gcache_11.evict_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.evict_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.evict_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.evict_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.evict_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.evict_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.latency_GetS_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 22141; SumSQ.u64 = 9217011; Count.u64 = 124; Min.u64 = 29; Max.u64 = 646; 
l1gcache_11.latency_GetS_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 37597; SumSQ.u64 = 14598927; Count.u64 = 114; Min.u64 = 159; Max.u64 = 659; 
l1gcache_11.latency_GetX_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 4729; SumSQ.u64 = 629211; Count.u64 = 87; Min.u64 = 29; Max.u64 = 258; 
l1gcache_11.latency_GetX_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 519; SumSQ.u64 = 134681; Count.u64 = 2; Min.u64 = 259; Max.u64 = 260; 
l1gcache_11.latency_GetX_upgrade : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 8915; SumSQ.u64 = 2049871; Count.u64 = 39; Min.u64 = 222; Max.u64 = 294; 
l1gcache_11.latency_GetSX_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.latency_GetSX_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.latency_GetSX_upgrade : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.latency_FlushLine : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.latency_FlushLine_fail : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.latency_FlushLineInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.latency_FlushLineInv_fail : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.latency_FlushAll : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.GetSHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 75; SumSQ.u64 = 75; Count.u64 = 75; Min.u64 = 1; Max.u64 = 1; 
l1gcache_11.GetXHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 76; SumSQ.u64 = 76; Count.u64 = 76; Min.u64 = 1; Max.u64 = 1; 
l1gcache_11.GetSXHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.GetSHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 49; SumSQ.u64 = 49; Count.u64 = 49; Min.u64 = 1; Max.u64 = 1; 
l1gcache_11.GetXHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 11; SumSQ.u64 = 11; Count.u64 = 11; Min.u64 = 1; Max.u64 = 1; 
l1gcache_11.GetSXHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.GetSMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 114; SumSQ.u64 = 114; Count.u64 = 114; Min.u64 = 1; Max.u64 = 1; 
l1gcache_11.GetXMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 41; SumSQ.u64 = 41; Count.u64 = 41; Min.u64 = 1; Max.u64 = 1; 
l1gcache_11.GetSXMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.GetSMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.GetXMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.GetSXMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.CacheHits : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 211; SumSQ.u64 = 211; Count.u64 = 211; Min.u64 = 1; Max.u64 = 1; 
l1gcache_11.CacheMisses : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 155; SumSQ.u64 = 155; Count.u64 = 155; Min.u64 = 1; Max.u64 = 1; 
l1gcache_11.stateEvent_AckPut_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.eventSent_PutS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.eventSent_PutE : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.stateEvent_GetS_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 52; SumSQ.u64 = 52; Count.u64 = 52; Min.u64 = 1; Max.u64 = 1; 
l1gcache_11.stateEvent_GetX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 66; SumSQ.u64 = 66; Count.u64 = 66; Min.u64 = 1; Max.u64 = 1; 
l1gcache_11.stateEvent_GetSX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.stateEvent_FlushLine_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.stateEvent_FlushLineInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.stateEvent_FetchInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.stateEvent_ForceInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.stateEvent_FetchInvX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; Min.u64 = 1; Max.u64 = 1; 
l1gcache_11.evict_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.TotalEventsReceived : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 598; SumSQ.u64 = 598; Count.u64 = 598; Min.u64 = 1; Max.u64 = 1; 
l1gcache_11.TotalEventsReplayed : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 60; SumSQ.u64 = 60; Count.u64 = 60; Min.u64 = 1; Max.u64 = 1; 
l1gcache_11.Put_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.Get_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.AckMove_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.GetS_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.Write_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.GetSX_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.GetSResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.WriteResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.CustomReq_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.CustomResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.CustomAck_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.NULLCMD_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.GetS_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 238; SumSQ.u64 = 238; Count.u64 = 238; Min.u64 = 1; Max.u64 = 1; 
l1gcache_11.GetX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.GetSX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.Write_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 128; SumSQ.u64 = 128; Count.u64 = 128; Min.u64 = 1; Max.u64 = 1; 
l1gcache_11.FlushLine_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.FlushLineInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.FlushAll_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.GetSResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 47; SumSQ.u64 = 47; Count.u64 = 47; Min.u64 = 1; Max.u64 = 1; 
l1gcache_11.GetXResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 108; SumSQ.u64 = 108; Count.u64 = 108; Min.u64 = 1; Max.u64 = 1; 
l1gcache_11.FlushLineResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.FlushAllResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.Inv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 38; SumSQ.u64 = 38; Count.u64 = 38; Min.u64 = 1; Max.u64 = 1; 
l1gcache_11.ForceInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.Fetch_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.FetchInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 3; SumSQ.u64 = 3; Count.u64 = 3; Min.u64 = 1; Max.u64 = 1; 
l1gcache_11.FetchInvX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 36; SumSQ.u64 = 36; Count.u64 = 36; Min.u64 = 1; Max.u64 = 1; 
l1gcache_11.ForwardFlush_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.UnblockFlush_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.NACK_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.AckPut_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.MSHR_occupancy : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 59593; SumSQ.u64 = 1628089; Count.u64 = 172531049; Min.u64 = 0; Max.u64 = 40; 
l1gcache_11.Bank_conflicts : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.default_stat : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.stateEvent_GetS_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 114; SumSQ.u64 = 114; Count.u64 = 114; Min.u64 = 1; Max.u64 = 1; 
l1gcache_12.stateEvent_GetS_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 72; SumSQ.u64 = 72; Count.u64 = 72; Min.u64 = 1; Max.u64 = 1; 
l1gcache_12.stateEvent_GetS_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; Min.u64 = 1; Max.u64 = 1; 
l1gcache_12.stateEvent_GetX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
l1gcache_12.stateEvent_GetX_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 39; SumSQ.u64 = 39; Count.u64 = 39; Min.u64 = 1; Max.u64 = 1; 
l1gcache_12.stateEvent_GetX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 21; SumSQ.u64 = 21; Count.u64 = 21; Min.u64 = 1; Max.u64 = 1; 
l1gcache_12.stateEvent_GetSX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.stateEvent_GetSX_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.stateEvent_GetSX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.stateEvent_GetSResp_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 47; SumSQ.u64 = 47; Count.u64 = 47; Min.u64 = 1; Max.u64 = 1; 
l1gcache_12.stateEvent_GetXResp_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 67; SumSQ.u64 = 67; Count.u64 = 67; Min.u64 = 1; Max.u64 = 1; 
l1gcache_12.stateEvent_GetXResp_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 5; SumSQ.u64 = 5; Count.u64 = 5; Min.u64 = 1; Max.u64 = 1; 
l1gcache_12.stateEvent_GetXResp_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 36; SumSQ.u64 = 36; Count.u64 = 36; Min.u64 = 1; Max.u64 = 1; 
l1gcache_12.stateEvent_Inv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.stateEvent_Inv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 33; SumSQ.u64 = 33; Count.u64 = 33; Min.u64 = 1; Max.u64 = 1; 
l1gcache_12.stateEvent_Inv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.stateEvent_Inv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.stateEvent_Inv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 3; SumSQ.u64 = 3; Count.u64 = 3; Min.u64 = 1; Max.u64 = 1; 
l1gcache_12.stateEvent_Inv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.stateEvent_Inv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.stateEvent_FetchInvX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.stateEvent_FetchInvX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 33; SumSQ.u64 = 33; Count.u64 = 33; Min.u64 = 1; Max.u64 = 1; 
l1gcache_12.stateEvent_FetchInvX_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.stateEvent_FetchInvX_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.stateEvent_FetchInvX_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.stateEvent_FetchInvX_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.stateEvent_Fetch_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.stateEvent_Fetch_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.stateEvent_Fetch_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.stateEvent_Fetch_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.stateEvent_Fetch_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.stateEvent_Fetch_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.stateEvent_Fetch_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.stateEvent_FetchInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.stateEvent_FetchInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.stateEvent_FetchInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 3; SumSQ.u64 = 3; Count.u64 = 3; Min.u64 = 1; Max.u64 = 1; 
l1gcache_12.stateEvent_FetchInv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.stateEvent_FetchInv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.stateEvent_FetchInv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.stateEvent_FetchInv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.stateEvent_FetchInv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.stateEvent_ForceInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.stateEvent_ForceInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.stateEvent_ForceInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.stateEvent_ForceInv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.stateEvent_ForceInv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.stateEvent_ForceInv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.stateEvent_ForceInv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.stateEvent_ForceInv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.stateEvent_FlushLine_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.stateEvent_FlushLine_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.stateEvent_FlushLine_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.stateEvent_FlushLineInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.stateEvent_FlushLineInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.stateEvent_FlushLineInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.stateEvent_FlushLineResp_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.eventSent_GetS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 114; SumSQ.u64 = 114; Count.u64 = 114; Min.u64 = 1; Max.u64 = 1; 
l1gcache_12.eventSent_GetX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 41; SumSQ.u64 = 41; Count.u64 = 41; Min.u64 = 1; Max.u64 = 1; 
l1gcache_12.eventSent_GetSX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.eventSent_Write : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.eventSent_PutM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.eventSent_NACK : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.eventSent_FlushLine : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.eventSent_FlushLineInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.eventSent_FlushAll : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.eventSent_FetchResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 3; SumSQ.u64 = 3; Count.u64 = 3; Min.u64 = 1; Max.u64 = 1; 
l1gcache_12.eventSent_FetchXResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 34; SumSQ.u64 = 34; Count.u64 = 34; Min.u64 = 1; Max.u64 = 1; 
l1gcache_12.eventSent_AckInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 36; SumSQ.u64 = 36; Count.u64 = 36; Min.u64 = 1; Max.u64 = 1; 
l1gcache_12.eventSent_AckFlush : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.eventSent_GetSResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 238; SumSQ.u64 = 238; Count.u64 = 238; Min.u64 = 1; Max.u64 = 1; 
l1gcache_12.eventSent_GetXResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.eventSent_WriteResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 128; SumSQ.u64 = 128; Count.u64 = 128; Min.u64 = 1; Max.u64 = 1; 
l1gcache_12.eventSent_FlushLineResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.eventSent_FlushAllResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.eventSent_Put : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.eventSent_Get : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.eventSent_AckMove : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.eventSent_CustomReq : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.eventSent_CustomResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.eventSent_CustomAck : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.EventStalledForLockedCacheline : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.evict_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 116; SumSQ.u64 = 116; Count.u64 = 116; Min.u64 = 1; Max.u64 = 1; 
l1gcache_12.evict_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.evict_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.evict_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.evict_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.evict_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.evict_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.latency_GetS_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 23378; SumSQ.u64 = 10205292; Count.u64 = 124; Min.u64 = 29; Max.u64 = 709; 
l1gcache_12.latency_GetS_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 35472; SumSQ.u64 = 12616678; Count.u64 = 114; Min.u64 = 159; Max.u64 = 634; 
l1gcache_12.latency_GetX_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 4734; SumSQ.u64 = 633952; Count.u64 = 87; Min.u64 = 29; Max.u64 = 257; 
l1gcache_12.latency_GetX_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 518; SumSQ.u64 = 134164; Count.u64 = 2; Min.u64 = 258; Max.u64 = 260; 
l1gcache_12.latency_GetX_upgrade : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 8906; SumSQ.u64 = 2045514; Count.u64 = 39; Min.u64 = 222; Max.u64 = 305; 
l1gcache_12.latency_GetSX_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.latency_GetSX_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.latency_GetSX_upgrade : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.latency_FlushLine : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.latency_FlushLine_fail : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.latency_FlushLineInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.latency_FlushLineInv_fail : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.latency_FlushAll : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.GetSHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 74; SumSQ.u64 = 74; Count.u64 = 74; Min.u64 = 1; Max.u64 = 1; 
l1gcache_12.GetXHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 76; SumSQ.u64 = 76; Count.u64 = 76; Min.u64 = 1; Max.u64 = 1; 
l1gcache_12.GetSXHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.GetSHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 50; SumSQ.u64 = 50; Count.u64 = 50; Min.u64 = 1; Max.u64 = 1; 
l1gcache_12.GetXHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 11; SumSQ.u64 = 11; Count.u64 = 11; Min.u64 = 1; Max.u64 = 1; 
l1gcache_12.GetSXHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.GetSMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 114; SumSQ.u64 = 114; Count.u64 = 114; Min.u64 = 1; Max.u64 = 1; 
l1gcache_12.GetXMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 41; SumSQ.u64 = 41; Count.u64 = 41; Min.u64 = 1; Max.u64 = 1; 
l1gcache_12.GetSXMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.GetSMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.GetXMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.GetSXMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.CacheHits : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 211; SumSQ.u64 = 211; Count.u64 = 211; Min.u64 = 1; Max.u64 = 1; 
l1gcache_12.CacheMisses : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 155; SumSQ.u64 = 155; Count.u64 = 155; Min.u64 = 1; Max.u64 = 1; 
l1gcache_12.stateEvent_AckPut_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.eventSent_PutS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.eventSent_PutE : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.stateEvent_GetS_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 51; SumSQ.u64 = 51; Count.u64 = 51; Min.u64 = 1; Max.u64 = 1; 
l1gcache_12.stateEvent_GetX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 66; SumSQ.u64 = 66; Count.u64 = 66; Min.u64 = 1; Max.u64 = 1; 
l1gcache_12.stateEvent_GetSX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.stateEvent_FlushLine_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.stateEvent_FlushLineInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.stateEvent_FetchInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.stateEvent_ForceInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.stateEvent_FetchInvX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; Min.u64 = 1; Max.u64 = 1; 
l1gcache_12.evict_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.TotalEventsReceived : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 594; SumSQ.u64 = 594; Count.u64 = 594; Min.u64 = 1; Max.u64 = 1; 
l1gcache_12.TotalEventsReplayed : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 61; SumSQ.u64 = 61; Count.u64 = 61; Min.u64 = 1; Max.u64 = 1; 
l1gcache_12.Put_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.Get_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.AckMove_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.GetS_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.Write_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.GetSX_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.GetSResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.WriteResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.CustomReq_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.CustomResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.CustomAck_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.NULLCMD_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.GetS_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 238; SumSQ.u64 = 238; Count.u64 = 238; Min.u64 = 1; Max.u64 = 1; 
l1gcache_12.GetX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.GetSX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.Write_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 128; SumSQ.u64 = 128; Count.u64 = 128; Min.u64 = 1; Max.u64 = 1; 
l1gcache_12.FlushLine_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.FlushLineInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.FlushAll_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.GetSResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 47; SumSQ.u64 = 47; Count.u64 = 47; Min.u64 = 1; Max.u64 = 1; 
l1gcache_12.GetXResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 108; SumSQ.u64 = 108; Count.u64 = 108; Min.u64 = 1; Max.u64 = 1; 
l1gcache_12.FlushLineResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.FlushAllResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.Inv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 36; SumSQ.u64 = 36; Count.u64 = 36; Min.u64 = 1; Max.u64 = 1; 
l1gcache_12.ForceInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.Fetch_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.FetchInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 3; SumSQ.u64 = 3; Count.u64 = 3; Min.u64 = 1; Max.u64 = 1; 
l1gcache_12.FetchInvX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 34; SumSQ.u64 = 34; Count.u64 = 34; Min.u64 = 1; Max.u64 = 1; 
l1gcache_12.ForwardFlush_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.UnblockFlush_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.NACK_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.AckPut_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.MSHR_occupancy : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 58104; SumSQ.u64 = 1590104; Count.u64 = 172531049; Min.u64 = 0; Max.u64 = 40; 
l1gcache_12.Bank_conflicts : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.default_stat : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.stateEvent_GetS_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 114; SumSQ.u64 = 114; Count.u64 = 114; Min.u64 = 1; Max.u64 = 1; 
l1gcache_13.stateEvent_GetS_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 72; SumSQ.u64 = 72; Count.u64 = 72; Min.u64 = 1; Max.u64 = 1; 
l1gcache_13.stateEvent_GetS_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; Min.u64 = 1; Max.u64 = 1; 
l1gcache_13.stateEvent_GetX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
l1gcache_13.stateEvent_GetX_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 39; SumSQ.u64 = 39; Count.u64 = 39; Min.u64 = 1; Max.u64 = 1; 
l1gcache_13.stateEvent_GetX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 21; SumSQ.u64 = 21; Count.u64 = 21; Min.u64 = 1; Max.u64 = 1; 
l1gcache_13.stateEvent_GetSX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.stateEvent_GetSX_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.stateEvent_GetSX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.stateEvent_GetSResp_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 47; SumSQ.u64 = 47; Count.u64 = 47; Min.u64 = 1; Max.u64 = 1; 
l1gcache_13.stateEvent_GetXResp_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 67; SumSQ.u64 = 67; Count.u64 = 67; Min.u64 = 1; Max.u64 = 1; 
l1gcache_13.stateEvent_GetXResp_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 5; SumSQ.u64 = 5; Count.u64 = 5; Min.u64 = 1; Max.u64 = 1; 
l1gcache_13.stateEvent_GetXResp_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 36; SumSQ.u64 = 36; Count.u64 = 36; Min.u64 = 1; Max.u64 = 1; 
l1gcache_13.stateEvent_Inv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.stateEvent_Inv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 34; SumSQ.u64 = 34; Count.u64 = 34; Min.u64 = 1; Max.u64 = 1; 
l1gcache_13.stateEvent_Inv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.stateEvent_Inv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.stateEvent_Inv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 3; SumSQ.u64 = 3; Count.u64 = 3; Min.u64 = 1; Max.u64 = 1; 
l1gcache_13.stateEvent_Inv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.stateEvent_Inv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.stateEvent_FetchInvX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.stateEvent_FetchInvX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 34; SumSQ.u64 = 34; Count.u64 = 34; Min.u64 = 1; Max.u64 = 1; 
l1gcache_13.stateEvent_FetchInvX_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.stateEvent_FetchInvX_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.stateEvent_FetchInvX_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.stateEvent_FetchInvX_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.stateEvent_Fetch_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.stateEvent_Fetch_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.stateEvent_Fetch_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.stateEvent_Fetch_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.stateEvent_Fetch_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.stateEvent_Fetch_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.stateEvent_Fetch_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.stateEvent_FetchInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.stateEvent_FetchInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.stateEvent_FetchInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 3; SumSQ.u64 = 3; Count.u64 = 3; Min.u64 = 1; Max.u64 = 1; 
l1gcache_13.stateEvent_FetchInv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.stateEvent_FetchInv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.stateEvent_FetchInv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.stateEvent_FetchInv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.stateEvent_FetchInv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.stateEvent_ForceInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.stateEvent_ForceInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.stateEvent_ForceInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.stateEvent_ForceInv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.stateEvent_ForceInv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.stateEvent_ForceInv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.stateEvent_ForceInv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.stateEvent_ForceInv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.stateEvent_FlushLine_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.stateEvent_FlushLine_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.stateEvent_FlushLine_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.stateEvent_FlushLineInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.stateEvent_FlushLineInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.stateEvent_FlushLineInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.stateEvent_FlushLineResp_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.eventSent_GetS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 114; SumSQ.u64 = 114; Count.u64 = 114; Min.u64 = 1; Max.u64 = 1; 
l1gcache_13.eventSent_GetX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 41; SumSQ.u64 = 41; Count.u64 = 41; Min.u64 = 1; Max.u64 = 1; 
l1gcache_13.eventSent_GetSX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.eventSent_Write : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.eventSent_PutM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.eventSent_NACK : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.eventSent_FlushLine : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.eventSent_FlushLineInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.eventSent_FlushAll : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.eventSent_FetchResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 3; SumSQ.u64 = 3; Count.u64 = 3; Min.u64 = 1; Max.u64 = 1; 
l1gcache_13.eventSent_FetchXResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 35; SumSQ.u64 = 35; Count.u64 = 35; Min.u64 = 1; Max.u64 = 1; 
l1gcache_13.eventSent_AckInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 37; SumSQ.u64 = 37; Count.u64 = 37; Min.u64 = 1; Max.u64 = 1; 
l1gcache_13.eventSent_AckFlush : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.eventSent_GetSResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 238; SumSQ.u64 = 238; Count.u64 = 238; Min.u64 = 1; Max.u64 = 1; 
l1gcache_13.eventSent_GetXResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.eventSent_WriteResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 128; SumSQ.u64 = 128; Count.u64 = 128; Min.u64 = 1; Max.u64 = 1; 
l1gcache_13.eventSent_FlushLineResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.eventSent_FlushAllResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.eventSent_Put : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.eventSent_Get : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.eventSent_AckMove : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.eventSent_CustomReq : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.eventSent_CustomResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.eventSent_CustomAck : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.EventStalledForLockedCacheline : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.evict_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 116; SumSQ.u64 = 116; Count.u64 = 116; Min.u64 = 1; Max.u64 = 1; 
l1gcache_13.evict_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.evict_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.evict_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.evict_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.evict_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.evict_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.latency_GetS_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 24364; SumSQ.u64 = 11206022; Count.u64 = 124; Min.u64 = 29; Max.u64 = 742; 
l1gcache_13.latency_GetS_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 36167; SumSQ.u64 = 13255183; Count.u64 = 114; Min.u64 = 160; Max.u64 = 643; 
l1gcache_13.latency_GetX_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 4752; SumSQ.u64 = 637326; Count.u64 = 87; Min.u64 = 29; Max.u64 = 257; 
l1gcache_13.latency_GetX_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 517; SumSQ.u64 = 133649; Count.u64 = 2; Min.u64 = 257; Max.u64 = 260; 
l1gcache_13.latency_GetX_upgrade : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 8856; SumSQ.u64 = 2020046; Count.u64 = 39; Min.u64 = 219; Max.u64 = 299; 
l1gcache_13.latency_GetSX_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.latency_GetSX_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.latency_GetSX_upgrade : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.latency_FlushLine : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.latency_FlushLine_fail : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.latency_FlushLineInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.latency_FlushLineInv_fail : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.latency_FlushAll : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.GetSHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 74; SumSQ.u64 = 74; Count.u64 = 74; Min.u64 = 1; Max.u64 = 1; 
l1gcache_13.GetXHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 76; SumSQ.u64 = 76; Count.u64 = 76; Min.u64 = 1; Max.u64 = 1; 
l1gcache_13.GetSXHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.GetSHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 50; SumSQ.u64 = 50; Count.u64 = 50; Min.u64 = 1; Max.u64 = 1; 
l1gcache_13.GetXHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 11; SumSQ.u64 = 11; Count.u64 = 11; Min.u64 = 1; Max.u64 = 1; 
l1gcache_13.GetSXHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.GetSMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 114; SumSQ.u64 = 114; Count.u64 = 114; Min.u64 = 1; Max.u64 = 1; 
l1gcache_13.GetXMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 41; SumSQ.u64 = 41; Count.u64 = 41; Min.u64 = 1; Max.u64 = 1; 
l1gcache_13.GetSXMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.GetSMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.GetXMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.GetSXMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.CacheHits : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 211; SumSQ.u64 = 211; Count.u64 = 211; Min.u64 = 1; Max.u64 = 1; 
l1gcache_13.CacheMisses : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 155; SumSQ.u64 = 155; Count.u64 = 155; Min.u64 = 1; Max.u64 = 1; 
l1gcache_13.stateEvent_AckPut_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.eventSent_PutS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.eventSent_PutE : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.stateEvent_GetS_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 51; SumSQ.u64 = 51; Count.u64 = 51; Min.u64 = 1; Max.u64 = 1; 
l1gcache_13.stateEvent_GetX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 66; SumSQ.u64 = 66; Count.u64 = 66; Min.u64 = 1; Max.u64 = 1; 
l1gcache_13.stateEvent_GetSX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.stateEvent_FlushLine_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.stateEvent_FlushLineInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.stateEvent_FetchInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.stateEvent_ForceInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.stateEvent_FetchInvX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; Min.u64 = 1; Max.u64 = 1; 
l1gcache_13.evict_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.TotalEventsReceived : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 596; SumSQ.u64 = 596; Count.u64 = 596; Min.u64 = 1; Max.u64 = 1; 
l1gcache_13.TotalEventsReplayed : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 61; SumSQ.u64 = 61; Count.u64 = 61; Min.u64 = 1; Max.u64 = 1; 
l1gcache_13.Put_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.Get_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.AckMove_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.GetS_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.Write_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.GetSX_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.GetSResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.WriteResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.CustomReq_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.CustomResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.CustomAck_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.NULLCMD_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.GetS_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 238; SumSQ.u64 = 238; Count.u64 = 238; Min.u64 = 1; Max.u64 = 1; 
l1gcache_13.GetX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.GetSX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.Write_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 128; SumSQ.u64 = 128; Count.u64 = 128; Min.u64 = 1; Max.u64 = 1; 
l1gcache_13.FlushLine_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.FlushLineInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.FlushAll_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.GetSResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 47; SumSQ.u64 = 47; Count.u64 = 47; Min.u64 = 1; Max.u64 = 1; 
l1gcache_13.GetXResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 108; SumSQ.u64 = 108; Count.u64 = 108; Min.u64 = 1; Max.u64 = 1; 
l1gcache_13.FlushLineResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.FlushAllResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.Inv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 37; SumSQ.u64 = 37; Count.u64 = 37; Min.u64 = 1; Max.u64 = 1; 
l1gcache_13.ForceInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.Fetch_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.FetchInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 3; SumSQ.u64 = 3; Count.u64 = 3; Min.u64 = 1; Max.u64 = 1; 
l1gcache_13.FetchInvX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 35; SumSQ.u64 = 35; Count.u64 = 35; Min.u64 = 1; Max.u64 = 1; 
l1gcache_13.ForwardFlush_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.UnblockFlush_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.NACK_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.AckPut_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.MSHR_occupancy : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 59639; SumSQ.u64 = 1668821; Count.u64 = 172531049; Min.u64 = 0; Max.u64 = 40; 
l1gcache_13.Bank_conflicts : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.default_stat : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.stateEvent_GetS_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 114; SumSQ.u64 = 114; Count.u64 = 114; Min.u64 = 1; Max.u64 = 1; 
l1gcache_14.stateEvent_GetS_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 72; SumSQ.u64 = 72; Count.u64 = 72; Min.u64 = 1; Max.u64 = 1; 
l1gcache_14.stateEvent_GetS_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.stateEvent_GetX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
l1gcache_14.stateEvent_GetX_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 39; SumSQ.u64 = 39; Count.u64 = 39; Min.u64 = 1; Max.u64 = 1; 
l1gcache_14.stateEvent_GetX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 21; SumSQ.u64 = 21; Count.u64 = 21; Min.u64 = 1; Max.u64 = 1; 
l1gcache_14.stateEvent_GetSX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.stateEvent_GetSX_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.stateEvent_GetSX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.stateEvent_GetSResp_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 47; SumSQ.u64 = 47; Count.u64 = 47; Min.u64 = 1; Max.u64 = 1; 
l1gcache_14.stateEvent_GetXResp_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 67; SumSQ.u64 = 67; Count.u64 = 67; Min.u64 = 1; Max.u64 = 1; 
l1gcache_14.stateEvent_GetXResp_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 5; SumSQ.u64 = 5; Count.u64 = 5; Min.u64 = 1; Max.u64 = 1; 
l1gcache_14.stateEvent_GetXResp_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 36; SumSQ.u64 = 36; Count.u64 = 36; Min.u64 = 1; Max.u64 = 1; 
l1gcache_14.stateEvent_Inv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.stateEvent_Inv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 34; SumSQ.u64 = 34; Count.u64 = 34; Min.u64 = 1; Max.u64 = 1; 
l1gcache_14.stateEvent_Inv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.stateEvent_Inv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.stateEvent_Inv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 3; SumSQ.u64 = 3; Count.u64 = 3; Min.u64 = 1; Max.u64 = 1; 
l1gcache_14.stateEvent_Inv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.stateEvent_Inv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.stateEvent_FetchInvX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.stateEvent_FetchInvX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 34; SumSQ.u64 = 34; Count.u64 = 34; Min.u64 = 1; Max.u64 = 1; 
l1gcache_14.stateEvent_FetchInvX_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.stateEvent_FetchInvX_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.stateEvent_FetchInvX_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.stateEvent_FetchInvX_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.stateEvent_Fetch_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.stateEvent_Fetch_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.stateEvent_Fetch_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.stateEvent_Fetch_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.stateEvent_Fetch_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.stateEvent_Fetch_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.stateEvent_Fetch_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.stateEvent_FetchInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.stateEvent_FetchInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.stateEvent_FetchInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 3; SumSQ.u64 = 3; Count.u64 = 3; Min.u64 = 1; Max.u64 = 1; 
l1gcache_14.stateEvent_FetchInv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.stateEvent_FetchInv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.stateEvent_FetchInv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.stateEvent_FetchInv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.stateEvent_FetchInv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.stateEvent_ForceInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.stateEvent_ForceInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.stateEvent_ForceInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.stateEvent_ForceInv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.stateEvent_ForceInv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.stateEvent_ForceInv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.stateEvent_ForceInv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.stateEvent_ForceInv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.stateEvent_FlushLine_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.stateEvent_FlushLine_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.stateEvent_FlushLine_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.stateEvent_FlushLineInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.stateEvent_FlushLineInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.stateEvent_FlushLineInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.stateEvent_FlushLineResp_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.eventSent_GetS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 114; SumSQ.u64 = 114; Count.u64 = 114; Min.u64 = 1; Max.u64 = 1; 
l1gcache_14.eventSent_GetX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 41; SumSQ.u64 = 41; Count.u64 = 41; Min.u64 = 1; Max.u64 = 1; 
l1gcache_14.eventSent_GetSX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.eventSent_Write : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.eventSent_PutM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.eventSent_NACK : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.eventSent_FlushLine : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.eventSent_FlushLineInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.eventSent_FlushAll : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.eventSent_FetchResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 3; SumSQ.u64 = 3; Count.u64 = 3; Min.u64 = 1; Max.u64 = 1; 
l1gcache_14.eventSent_FetchXResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 35; SumSQ.u64 = 35; Count.u64 = 35; Min.u64 = 1; Max.u64 = 1; 
l1gcache_14.eventSent_AckInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 37; SumSQ.u64 = 37; Count.u64 = 37; Min.u64 = 1; Max.u64 = 1; 
l1gcache_14.eventSent_AckFlush : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.eventSent_GetSResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 238; SumSQ.u64 = 238; Count.u64 = 238; Min.u64 = 1; Max.u64 = 1; 
l1gcache_14.eventSent_GetXResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.eventSent_WriteResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 128; SumSQ.u64 = 128; Count.u64 = 128; Min.u64 = 1; Max.u64 = 1; 
l1gcache_14.eventSent_FlushLineResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.eventSent_FlushAllResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.eventSent_Put : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.eventSent_Get : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.eventSent_AckMove : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.eventSent_CustomReq : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.eventSent_CustomResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.eventSent_CustomAck : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.EventStalledForLockedCacheline : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.evict_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 116; SumSQ.u64 = 116; Count.u64 = 116; Min.u64 = 1; Max.u64 = 1; 
l1gcache_14.evict_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.evict_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.evict_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.evict_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.evict_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.evict_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.latency_GetS_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 24402; SumSQ.u64 = 12032266; Count.u64 = 124; Min.u64 = 29; Max.u64 = 774; 
l1gcache_14.latency_GetS_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 36628; SumSQ.u64 = 13794550; Count.u64 = 114; Min.u64 = 159; Max.u64 = 647; 
l1gcache_14.latency_GetX_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 4701; SumSQ.u64 = 620245; Count.u64 = 87; Min.u64 = 29; Max.u64 = 258; 
l1gcache_14.latency_GetX_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 516; SumSQ.u64 = 133130; Count.u64 = 2; Min.u64 = 257; Max.u64 = 259; 
l1gcache_14.latency_GetX_upgrade : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 8808; SumSQ.u64 = 1995832; Count.u64 = 39; Min.u64 = 221; Max.u64 = 303; 
l1gcache_14.latency_GetSX_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.latency_GetSX_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.latency_GetSX_upgrade : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.latency_FlushLine : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.latency_FlushLine_fail : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.latency_FlushLineInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.latency_FlushLineInv_fail : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.latency_FlushAll : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.GetSHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 75; SumSQ.u64 = 75; Count.u64 = 75; Min.u64 = 1; Max.u64 = 1; 
l1gcache_14.GetXHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 76; SumSQ.u64 = 76; Count.u64 = 76; Min.u64 = 1; Max.u64 = 1; 
l1gcache_14.GetSXHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.GetSHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 49; SumSQ.u64 = 49; Count.u64 = 49; Min.u64 = 1; Max.u64 = 1; 
l1gcache_14.GetXHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 11; SumSQ.u64 = 11; Count.u64 = 11; Min.u64 = 1; Max.u64 = 1; 
l1gcache_14.GetSXHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.GetSMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 114; SumSQ.u64 = 114; Count.u64 = 114; Min.u64 = 1; Max.u64 = 1; 
l1gcache_14.GetXMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 41; SumSQ.u64 = 41; Count.u64 = 41; Min.u64 = 1; Max.u64 = 1; 
l1gcache_14.GetSXMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.GetSMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.GetXMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.GetSXMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.CacheHits : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 211; SumSQ.u64 = 211; Count.u64 = 211; Min.u64 = 1; Max.u64 = 1; 
l1gcache_14.CacheMisses : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 155; SumSQ.u64 = 155; Count.u64 = 155; Min.u64 = 1; Max.u64 = 1; 
l1gcache_14.stateEvent_AckPut_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.eventSent_PutS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.eventSent_PutE : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.stateEvent_GetS_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 52; SumSQ.u64 = 52; Count.u64 = 52; Min.u64 = 1; Max.u64 = 1; 
l1gcache_14.stateEvent_GetX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 66; SumSQ.u64 = 66; Count.u64 = 66; Min.u64 = 1; Max.u64 = 1; 
l1gcache_14.stateEvent_GetSX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.stateEvent_FlushLine_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.stateEvent_FlushLineInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.stateEvent_FetchInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.stateEvent_ForceInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.stateEvent_FetchInvX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; Min.u64 = 1; Max.u64 = 1; 
l1gcache_14.evict_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.TotalEventsReceived : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 596; SumSQ.u64 = 596; Count.u64 = 596; Min.u64 = 1; Max.u64 = 1; 
l1gcache_14.TotalEventsReplayed : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 60; SumSQ.u64 = 60; Count.u64 = 60; Min.u64 = 1; Max.u64 = 1; 
l1gcache_14.Put_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.Get_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.AckMove_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.GetS_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.Write_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.GetSX_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.GetSResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.WriteResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.CustomReq_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.CustomResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.CustomAck_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.NULLCMD_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.GetS_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 238; SumSQ.u64 = 238; Count.u64 = 238; Min.u64 = 1; Max.u64 = 1; 
l1gcache_14.GetX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.GetSX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.Write_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 128; SumSQ.u64 = 128; Count.u64 = 128; Min.u64 = 1; Max.u64 = 1; 
l1gcache_14.FlushLine_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.FlushLineInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.FlushAll_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.GetSResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 47; SumSQ.u64 = 47; Count.u64 = 47; Min.u64 = 1; Max.u64 = 1; 
l1gcache_14.GetXResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 108; SumSQ.u64 = 108; Count.u64 = 108; Min.u64 = 1; Max.u64 = 1; 
l1gcache_14.FlushLineResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.FlushAllResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.Inv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 37; SumSQ.u64 = 37; Count.u64 = 37; Min.u64 = 1; Max.u64 = 1; 
l1gcache_14.ForceInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.Fetch_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.FetchInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 3; SumSQ.u64 = 3; Count.u64 = 3; Min.u64 = 1; Max.u64 = 1; 
l1gcache_14.FetchInvX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 35; SumSQ.u64 = 35; Count.u64 = 35; Min.u64 = 1; Max.u64 = 1; 
l1gcache_14.ForwardFlush_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.UnblockFlush_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.NACK_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.AckPut_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.MSHR_occupancy : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 60699; SumSQ.u64 = 1630511; Count.u64 = 172531049; Min.u64 = 0; Max.u64 = 40; 
l1gcache_14.Bank_conflicts : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.default_stat : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.stateEvent_GetS_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 114; SumSQ.u64 = 114; Count.u64 = 114; Min.u64 = 1; Max.u64 = 1; 
l1gcache_15.stateEvent_GetS_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 72; SumSQ.u64 = 72; Count.u64 = 72; Min.u64 = 1; Max.u64 = 1; 
l1gcache_15.stateEvent_GetS_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.stateEvent_GetX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
l1gcache_15.stateEvent_GetX_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 39; SumSQ.u64 = 39; Count.u64 = 39; Min.u64 = 1; Max.u64 = 1; 
l1gcache_15.stateEvent_GetX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 21; SumSQ.u64 = 21; Count.u64 = 21; Min.u64 = 1; Max.u64 = 1; 
l1gcache_15.stateEvent_GetSX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.stateEvent_GetSX_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.stateEvent_GetSX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.stateEvent_GetSResp_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 47; SumSQ.u64 = 47; Count.u64 = 47; Min.u64 = 1; Max.u64 = 1; 
l1gcache_15.stateEvent_GetXResp_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 67; SumSQ.u64 = 67; Count.u64 = 67; Min.u64 = 1; Max.u64 = 1; 
l1gcache_15.stateEvent_GetXResp_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 6; SumSQ.u64 = 6; Count.u64 = 6; Min.u64 = 1; Max.u64 = 1; 
l1gcache_15.stateEvent_GetXResp_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 35; SumSQ.u64 = 35; Count.u64 = 35; Min.u64 = 1; Max.u64 = 1; 
l1gcache_15.stateEvent_Inv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.stateEvent_Inv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 35; SumSQ.u64 = 35; Count.u64 = 35; Min.u64 = 1; Max.u64 = 1; 
l1gcache_15.stateEvent_Inv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.stateEvent_Inv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.stateEvent_Inv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 4; SumSQ.u64 = 4; Count.u64 = 4; Min.u64 = 1; Max.u64 = 1; 
l1gcache_15.stateEvent_Inv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.stateEvent_Inv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.stateEvent_FetchInvX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.stateEvent_FetchInvX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 35; SumSQ.u64 = 35; Count.u64 = 35; Min.u64 = 1; Max.u64 = 1; 
l1gcache_15.stateEvent_FetchInvX_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.stateEvent_FetchInvX_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.stateEvent_FetchInvX_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.stateEvent_FetchInvX_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.stateEvent_Fetch_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.stateEvent_Fetch_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.stateEvent_Fetch_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.stateEvent_Fetch_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.stateEvent_Fetch_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.stateEvent_Fetch_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.stateEvent_Fetch_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.stateEvent_FetchInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.stateEvent_FetchInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.stateEvent_FetchInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
l1gcache_15.stateEvent_FetchInv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.stateEvent_FetchInv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.stateEvent_FetchInv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.stateEvent_FetchInv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.stateEvent_FetchInv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.stateEvent_ForceInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.stateEvent_ForceInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.stateEvent_ForceInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.stateEvent_ForceInv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.stateEvent_ForceInv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.stateEvent_ForceInv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.stateEvent_ForceInv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.stateEvent_ForceInv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.stateEvent_FlushLine_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.stateEvent_FlushLine_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.stateEvent_FlushLine_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.stateEvent_FlushLineInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.stateEvent_FlushLineInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.stateEvent_FlushLineInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.stateEvent_FlushLineResp_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.eventSent_GetS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 114; SumSQ.u64 = 114; Count.u64 = 114; Min.u64 = 1; Max.u64 = 1; 
l1gcache_15.eventSent_GetX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 41; SumSQ.u64 = 41; Count.u64 = 41; Min.u64 = 1; Max.u64 = 1; 
l1gcache_15.eventSent_GetSX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.eventSent_Write : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.eventSent_PutM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.eventSent_NACK : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.eventSent_FlushLine : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.eventSent_FlushLineInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.eventSent_FlushAll : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.eventSent_FetchResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
l1gcache_15.eventSent_FetchXResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 36; SumSQ.u64 = 36; Count.u64 = 36; Min.u64 = 1; Max.u64 = 1; 
l1gcache_15.eventSent_AckInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 39; SumSQ.u64 = 39; Count.u64 = 39; Min.u64 = 1; Max.u64 = 1; 
l1gcache_15.eventSent_AckFlush : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.eventSent_GetSResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 238; SumSQ.u64 = 238; Count.u64 = 238; Min.u64 = 1; Max.u64 = 1; 
l1gcache_15.eventSent_GetXResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.eventSent_WriteResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 128; SumSQ.u64 = 128; Count.u64 = 128; Min.u64 = 1; Max.u64 = 1; 
l1gcache_15.eventSent_FlushLineResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.eventSent_FlushAllResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.eventSent_Put : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.eventSent_Get : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.eventSent_AckMove : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.eventSent_CustomReq : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.eventSent_CustomResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.eventSent_CustomAck : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.EventStalledForLockedCacheline : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.evict_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 116; SumSQ.u64 = 116; Count.u64 = 116; Min.u64 = 1; Max.u64 = 1; 
l1gcache_15.evict_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.evict_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.evict_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.evict_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.evict_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.evict_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.latency_GetS_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 25191; SumSQ.u64 = 13144195; Count.u64 = 124; Min.u64 = 29; Max.u64 = 807; 
l1gcache_15.latency_GetS_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 37966; SumSQ.u64 = 15008088; Count.u64 = 114; Min.u64 = 159; Max.u64 = 655; 
l1gcache_15.latency_GetX_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 4705; SumSQ.u64 = 619597; Count.u64 = 87; Min.u64 = 29; Max.u64 = 258; 
l1gcache_15.latency_GetX_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 517; SumSQ.u64 = 133645; Count.u64 = 2; Min.u64 = 258; Max.u64 = 259; 
l1gcache_15.latency_GetX_upgrade : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 8984; SumSQ.u64 = 2085384; Count.u64 = 39; Min.u64 = 222; Max.u64 = 298; 
l1gcache_15.latency_GetSX_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.latency_GetSX_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.latency_GetSX_upgrade : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.latency_FlushLine : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.latency_FlushLine_fail : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.latency_FlushLineInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.latency_FlushLineInv_fail : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.latency_FlushAll : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.GetSHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 75; SumSQ.u64 = 75; Count.u64 = 75; Min.u64 = 1; Max.u64 = 1; 
l1gcache_15.GetXHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 76; SumSQ.u64 = 76; Count.u64 = 76; Min.u64 = 1; Max.u64 = 1; 
l1gcache_15.GetSXHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.GetSHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 49; SumSQ.u64 = 49; Count.u64 = 49; Min.u64 = 1; Max.u64 = 1; 
l1gcache_15.GetXHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 11; SumSQ.u64 = 11; Count.u64 = 11; Min.u64 = 1; Max.u64 = 1; 
l1gcache_15.GetSXHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.GetSMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 114; SumSQ.u64 = 114; Count.u64 = 114; Min.u64 = 1; Max.u64 = 1; 
l1gcache_15.GetXMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 41; SumSQ.u64 = 41; Count.u64 = 41; Min.u64 = 1; Max.u64 = 1; 
l1gcache_15.GetSXMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.GetSMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.GetXMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.GetSXMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.CacheHits : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 211; SumSQ.u64 = 211; Count.u64 = 211; Min.u64 = 1; Max.u64 = 1; 
l1gcache_15.CacheMisses : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 155; SumSQ.u64 = 155; Count.u64 = 155; Min.u64 = 1; Max.u64 = 1; 
l1gcache_15.stateEvent_AckPut_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.eventSent_PutS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.eventSent_PutE : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.stateEvent_GetS_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 52; SumSQ.u64 = 52; Count.u64 = 52; Min.u64 = 1; Max.u64 = 1; 
l1gcache_15.stateEvent_GetX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 66; SumSQ.u64 = 66; Count.u64 = 66; Min.u64 = 1; Max.u64 = 1; 
l1gcache_15.stateEvent_GetSX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.stateEvent_FlushLine_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.stateEvent_FlushLineInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.stateEvent_FetchInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.stateEvent_ForceInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.stateEvent_FetchInvX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; Min.u64 = 1; Max.u64 = 1; 
l1gcache_15.evict_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.TotalEventsReceived : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 598; SumSQ.u64 = 598; Count.u64 = 598; Min.u64 = 1; Max.u64 = 1; 
l1gcache_15.TotalEventsReplayed : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 60; SumSQ.u64 = 60; Count.u64 = 60; Min.u64 = 1; Max.u64 = 1; 
l1gcache_15.Put_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.Get_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.AckMove_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.GetS_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.Write_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.GetSX_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.GetSResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.WriteResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.CustomReq_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.CustomResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.CustomAck_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.NULLCMD_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.GetS_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 238; SumSQ.u64 = 238; Count.u64 = 238; Min.u64 = 1; Max.u64 = 1; 
l1gcache_15.GetX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.GetSX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.Write_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 128; SumSQ.u64 = 128; Count.u64 = 128; Min.u64 = 1; Max.u64 = 1; 
l1gcache_15.FlushLine_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.FlushLineInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.FlushAll_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.GetSResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 47; SumSQ.u64 = 47; Count.u64 = 47; Min.u64 = 1; Max.u64 = 1; 
l1gcache_15.GetXResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 108; SumSQ.u64 = 108; Count.u64 = 108; Min.u64 = 1; Max.u64 = 1; 
l1gcache_15.FlushLineResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.FlushAllResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.Inv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 39; SumSQ.u64 = 39; Count.u64 = 39; Min.u64 = 1; Max.u64 = 1; 
l1gcache_15.ForceInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.Fetch_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.FetchInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
l1gcache_15.FetchInvX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 36; SumSQ.u64 = 36; Count.u64 = 36; Min.u64 = 1; Max.u64 = 1; 
l1gcache_15.ForwardFlush_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.UnblockFlush_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.NACK_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.AckPut_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.MSHR_occupancy : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 63122; SumSQ.u64 = 1713184; Count.u64 = 172531049; Min.u64 = 0; Max.u64 = 40; 
l1gcache_15.Bank_conflicts : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.default_stat : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.stateEvent_GetS_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 114; SumSQ.u64 = 114; Count.u64 = 114; Min.u64 = 1; Max.u64 = 1; 
l1gcache_16.stateEvent_GetS_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 72; SumSQ.u64 = 72; Count.u64 = 72; Min.u64 = 1; Max.u64 = 1; 
l1gcache_16.stateEvent_GetS_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; Min.u64 = 1; Max.u64 = 1; 
l1gcache_16.stateEvent_GetX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
l1gcache_16.stateEvent_GetX_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 39; SumSQ.u64 = 39; Count.u64 = 39; Min.u64 = 1; Max.u64 = 1; 
l1gcache_16.stateEvent_GetX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 21; SumSQ.u64 = 21; Count.u64 = 21; Min.u64 = 1; Max.u64 = 1; 
l1gcache_16.stateEvent_GetSX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.stateEvent_GetSX_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.stateEvent_GetSX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.stateEvent_GetSResp_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 47; SumSQ.u64 = 47; Count.u64 = 47; Min.u64 = 1; Max.u64 = 1; 
l1gcache_16.stateEvent_GetXResp_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 67; SumSQ.u64 = 67; Count.u64 = 67; Min.u64 = 1; Max.u64 = 1; 
l1gcache_16.stateEvent_GetXResp_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 4; SumSQ.u64 = 4; Count.u64 = 4; Min.u64 = 1; Max.u64 = 1; 
l1gcache_16.stateEvent_GetXResp_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 37; SumSQ.u64 = 37; Count.u64 = 37; Min.u64 = 1; Max.u64 = 1; 
l1gcache_16.stateEvent_Inv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.stateEvent_Inv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 33; SumSQ.u64 = 33; Count.u64 = 33; Min.u64 = 1; Max.u64 = 1; 
l1gcache_16.stateEvent_Inv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.stateEvent_Inv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.stateEvent_Inv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
l1gcache_16.stateEvent_Inv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.stateEvent_Inv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.stateEvent_FetchInvX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.stateEvent_FetchInvX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 33; SumSQ.u64 = 33; Count.u64 = 33; Min.u64 = 1; Max.u64 = 1; 
l1gcache_16.stateEvent_FetchInvX_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.stateEvent_FetchInvX_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.stateEvent_FetchInvX_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.stateEvent_FetchInvX_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.stateEvent_Fetch_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.stateEvent_Fetch_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.stateEvent_Fetch_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.stateEvent_Fetch_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.stateEvent_Fetch_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.stateEvent_Fetch_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.stateEvent_Fetch_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.stateEvent_FetchInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.stateEvent_FetchInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.stateEvent_FetchInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 4; SumSQ.u64 = 4; Count.u64 = 4; Min.u64 = 1; Max.u64 = 1; 
l1gcache_16.stateEvent_FetchInv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.stateEvent_FetchInv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.stateEvent_FetchInv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.stateEvent_FetchInv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.stateEvent_FetchInv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.stateEvent_ForceInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.stateEvent_ForceInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.stateEvent_ForceInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.stateEvent_ForceInv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.stateEvent_ForceInv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.stateEvent_ForceInv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.stateEvent_ForceInv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.stateEvent_ForceInv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.stateEvent_FlushLine_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.stateEvent_FlushLine_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.stateEvent_FlushLine_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.stateEvent_FlushLineInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.stateEvent_FlushLineInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.stateEvent_FlushLineInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.stateEvent_FlushLineResp_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.eventSent_GetS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 114; SumSQ.u64 = 114; Count.u64 = 114; Min.u64 = 1; Max.u64 = 1; 
l1gcache_16.eventSent_GetX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 41; SumSQ.u64 = 41; Count.u64 = 41; Min.u64 = 1; Max.u64 = 1; 
l1gcache_16.eventSent_GetSX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.eventSent_Write : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.eventSent_PutM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.eventSent_NACK : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.eventSent_FlushLine : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.eventSent_FlushLineInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.eventSent_FlushAll : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.eventSent_FetchResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 4; SumSQ.u64 = 4; Count.u64 = 4; Min.u64 = 1; Max.u64 = 1; 
l1gcache_16.eventSent_FetchXResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 34; SumSQ.u64 = 34; Count.u64 = 34; Min.u64 = 1; Max.u64 = 1; 
l1gcache_16.eventSent_AckInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 35; SumSQ.u64 = 35; Count.u64 = 35; Min.u64 = 1; Max.u64 = 1; 
l1gcache_16.eventSent_AckFlush : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.eventSent_GetSResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 238; SumSQ.u64 = 238; Count.u64 = 238; Min.u64 = 1; Max.u64 = 1; 
l1gcache_16.eventSent_GetXResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.eventSent_WriteResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 128; SumSQ.u64 = 128; Count.u64 = 128; Min.u64 = 1; Max.u64 = 1; 
l1gcache_16.eventSent_FlushLineResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.eventSent_FlushAllResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.eventSent_Put : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.eventSent_Get : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.eventSent_AckMove : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.eventSent_CustomReq : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.eventSent_CustomResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.eventSent_CustomAck : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.EventStalledForLockedCacheline : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.evict_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 116; SumSQ.u64 = 116; Count.u64 = 116; Min.u64 = 1; Max.u64 = 1; 
l1gcache_16.evict_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.evict_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.evict_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.evict_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.evict_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.evict_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.latency_GetS_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 26097; SumSQ.u64 = 13823983; Count.u64 = 124; Min.u64 = 29; Max.u64 = 837; 
l1gcache_16.latency_GetS_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 35891; SumSQ.u64 = 13104253; Count.u64 = 114; Min.u64 = 160; Max.u64 = 669; 
l1gcache_16.latency_GetX_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 4740; SumSQ.u64 = 636572; Count.u64 = 87; Min.u64 = 29; Max.u64 = 257; 
l1gcache_16.latency_GetX_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 518; SumSQ.u64 = 134164; Count.u64 = 2; Min.u64 = 258; Max.u64 = 260; 
l1gcache_16.latency_GetX_upgrade : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 8822; SumSQ.u64 = 2001036; Count.u64 = 39; Min.u64 = 222; Max.u64 = 282; 
l1gcache_16.latency_GetSX_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.latency_GetSX_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.latency_GetSX_upgrade : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.latency_FlushLine : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.latency_FlushLine_fail : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.latency_FlushLineInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.latency_FlushLineInv_fail : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.latency_FlushAll : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.GetSHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 74; SumSQ.u64 = 74; Count.u64 = 74; Min.u64 = 1; Max.u64 = 1; 
l1gcache_16.GetXHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 76; SumSQ.u64 = 76; Count.u64 = 76; Min.u64 = 1; Max.u64 = 1; 
l1gcache_16.GetSXHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.GetSHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 50; SumSQ.u64 = 50; Count.u64 = 50; Min.u64 = 1; Max.u64 = 1; 
l1gcache_16.GetXHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 11; SumSQ.u64 = 11; Count.u64 = 11; Min.u64 = 1; Max.u64 = 1; 
l1gcache_16.GetSXHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.GetSMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 114; SumSQ.u64 = 114; Count.u64 = 114; Min.u64 = 1; Max.u64 = 1; 
l1gcache_16.GetXMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 41; SumSQ.u64 = 41; Count.u64 = 41; Min.u64 = 1; Max.u64 = 1; 
l1gcache_16.GetSXMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.GetSMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.GetXMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.GetSXMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.CacheHits : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 211; SumSQ.u64 = 211; Count.u64 = 211; Min.u64 = 1; Max.u64 = 1; 
l1gcache_16.CacheMisses : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 155; SumSQ.u64 = 155; Count.u64 = 155; Min.u64 = 1; Max.u64 = 1; 
l1gcache_16.stateEvent_AckPut_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.eventSent_PutS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.eventSent_PutE : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.stateEvent_GetS_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 51; SumSQ.u64 = 51; Count.u64 = 51; Min.u64 = 1; Max.u64 = 1; 
l1gcache_16.stateEvent_GetX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 66; SumSQ.u64 = 66; Count.u64 = 66; Min.u64 = 1; Max.u64 = 1; 
l1gcache_16.stateEvent_GetSX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.stateEvent_FlushLine_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.stateEvent_FlushLineInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.stateEvent_FetchInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.stateEvent_ForceInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.stateEvent_FetchInvX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; Min.u64 = 1; Max.u64 = 1; 
l1gcache_16.evict_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.TotalEventsReceived : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 594; SumSQ.u64 = 594; Count.u64 = 594; Min.u64 = 1; Max.u64 = 1; 
l1gcache_16.TotalEventsReplayed : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 61; SumSQ.u64 = 61; Count.u64 = 61; Min.u64 = 1; Max.u64 = 1; 
l1gcache_16.Put_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.Get_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.AckMove_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.GetS_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.Write_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.GetSX_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.GetSResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.WriteResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.CustomReq_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.CustomResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.CustomAck_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.NULLCMD_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.GetS_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 238; SumSQ.u64 = 238; Count.u64 = 238; Min.u64 = 1; Max.u64 = 1; 
l1gcache_16.GetX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.GetSX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.Write_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 128; SumSQ.u64 = 128; Count.u64 = 128; Min.u64 = 1; Max.u64 = 1; 
l1gcache_16.FlushLine_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.FlushLineInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.FlushAll_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.GetSResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 47; SumSQ.u64 = 47; Count.u64 = 47; Min.u64 = 1; Max.u64 = 1; 
l1gcache_16.GetXResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 108; SumSQ.u64 = 108; Count.u64 = 108; Min.u64 = 1; Max.u64 = 1; 
l1gcache_16.FlushLineResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.FlushAllResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.Inv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 35; SumSQ.u64 = 35; Count.u64 = 35; Min.u64 = 1; Max.u64 = 1; 
l1gcache_16.ForceInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.Fetch_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.FetchInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 4; SumSQ.u64 = 4; Count.u64 = 4; Min.u64 = 1; Max.u64 = 1; 
l1gcache_16.FetchInvX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 34; SumSQ.u64 = 34; Count.u64 = 34; Min.u64 = 1; Max.u64 = 1; 
l1gcache_16.ForwardFlush_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.UnblockFlush_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.NACK_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.AckPut_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.MSHR_occupancy : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 61151; SumSQ.u64 = 1667099; Count.u64 = 172531049; Min.u64 = 0; Max.u64 = 40; 
l1gcache_16.Bank_conflicts : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.default_stat : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.stateEvent_GetS_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 114; SumSQ.u64 = 114; Count.u64 = 114; Min.u64 = 1; Max.u64 = 1; 
l1gcache_17.stateEvent_GetS_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 72; SumSQ.u64 = 72; Count.u64 = 72; Min.u64 = 1; Max.u64 = 1; 
l1gcache_17.stateEvent_GetS_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; Min.u64 = 1; Max.u64 = 1; 
l1gcache_17.stateEvent_GetX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
l1gcache_17.stateEvent_GetX_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 39; SumSQ.u64 = 39; Count.u64 = 39; Min.u64 = 1; Max.u64 = 1; 
l1gcache_17.stateEvent_GetX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 21; SumSQ.u64 = 21; Count.u64 = 21; Min.u64 = 1; Max.u64 = 1; 
l1gcache_17.stateEvent_GetSX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.stateEvent_GetSX_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.stateEvent_GetSX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.stateEvent_GetSResp_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 47; SumSQ.u64 = 47; Count.u64 = 47; Min.u64 = 1; Max.u64 = 1; 
l1gcache_17.stateEvent_GetXResp_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 67; SumSQ.u64 = 67; Count.u64 = 67; Min.u64 = 1; Max.u64 = 1; 
l1gcache_17.stateEvent_GetXResp_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 5; SumSQ.u64 = 5; Count.u64 = 5; Min.u64 = 1; Max.u64 = 1; 
l1gcache_17.stateEvent_GetXResp_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 36; SumSQ.u64 = 36; Count.u64 = 36; Min.u64 = 1; Max.u64 = 1; 
l1gcache_17.stateEvent_Inv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.stateEvent_Inv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 34; SumSQ.u64 = 34; Count.u64 = 34; Min.u64 = 1; Max.u64 = 1; 
l1gcache_17.stateEvent_Inv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.stateEvent_Inv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.stateEvent_Inv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 3; SumSQ.u64 = 3; Count.u64 = 3; Min.u64 = 1; Max.u64 = 1; 
l1gcache_17.stateEvent_Inv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.stateEvent_Inv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.stateEvent_FetchInvX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.stateEvent_FetchInvX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 34; SumSQ.u64 = 34; Count.u64 = 34; Min.u64 = 1; Max.u64 = 1; 
l1gcache_17.stateEvent_FetchInvX_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.stateEvent_FetchInvX_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.stateEvent_FetchInvX_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.stateEvent_FetchInvX_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.stateEvent_Fetch_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.stateEvent_Fetch_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.stateEvent_Fetch_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.stateEvent_Fetch_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.stateEvent_Fetch_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.stateEvent_Fetch_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.stateEvent_Fetch_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.stateEvent_FetchInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.stateEvent_FetchInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.stateEvent_FetchInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 3; SumSQ.u64 = 3; Count.u64 = 3; Min.u64 = 1; Max.u64 = 1; 
l1gcache_17.stateEvent_FetchInv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.stateEvent_FetchInv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.stateEvent_FetchInv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.stateEvent_FetchInv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.stateEvent_FetchInv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.stateEvent_ForceInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.stateEvent_ForceInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.stateEvent_ForceInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.stateEvent_ForceInv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.stateEvent_ForceInv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.stateEvent_ForceInv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.stateEvent_ForceInv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.stateEvent_ForceInv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.stateEvent_FlushLine_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.stateEvent_FlushLine_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.stateEvent_FlushLine_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.stateEvent_FlushLineInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.stateEvent_FlushLineInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.stateEvent_FlushLineInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.stateEvent_FlushLineResp_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.eventSent_GetS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 114; SumSQ.u64 = 114; Count.u64 = 114; Min.u64 = 1; Max.u64 = 1; 
l1gcache_17.eventSent_GetX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 41; SumSQ.u64 = 41; Count.u64 = 41; Min.u64 = 1; Max.u64 = 1; 
l1gcache_17.eventSent_GetSX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.eventSent_Write : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.eventSent_PutM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.eventSent_NACK : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.eventSent_FlushLine : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.eventSent_FlushLineInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.eventSent_FlushAll : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.eventSent_FetchResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 3; SumSQ.u64 = 3; Count.u64 = 3; Min.u64 = 1; Max.u64 = 1; 
l1gcache_17.eventSent_FetchXResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 35; SumSQ.u64 = 35; Count.u64 = 35; Min.u64 = 1; Max.u64 = 1; 
l1gcache_17.eventSent_AckInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 37; SumSQ.u64 = 37; Count.u64 = 37; Min.u64 = 1; Max.u64 = 1; 
l1gcache_17.eventSent_AckFlush : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.eventSent_GetSResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 238; SumSQ.u64 = 238; Count.u64 = 238; Min.u64 = 1; Max.u64 = 1; 
l1gcache_17.eventSent_GetXResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.eventSent_WriteResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 128; SumSQ.u64 = 128; Count.u64 = 128; Min.u64 = 1; Max.u64 = 1; 
l1gcache_17.eventSent_FlushLineResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.eventSent_FlushAllResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.eventSent_Put : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.eventSent_Get : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.eventSent_AckMove : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.eventSent_CustomReq : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.eventSent_CustomResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.eventSent_CustomAck : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.EventStalledForLockedCacheline : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.evict_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 116; SumSQ.u64 = 116; Count.u64 = 116; Min.u64 = 1; Max.u64 = 1; 
l1gcache_17.evict_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.evict_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.evict_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.evict_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.evict_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.evict_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.latency_GetS_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 27092; SumSQ.u64 = 14986210; Count.u64 = 124; Min.u64 = 29; Max.u64 = 870; 
l1gcache_17.latency_GetS_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 36730; SumSQ.u64 = 13858688; Count.u64 = 114; Min.u64 = 160; Max.u64 = 702; 
l1gcache_17.latency_GetX_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 4752; SumSQ.u64 = 641348; Count.u64 = 87; Min.u64 = 29; Max.u64 = 257; 
l1gcache_17.latency_GetX_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 517; SumSQ.u64 = 133649; Count.u64 = 2; Min.u64 = 257; Max.u64 = 260; 
l1gcache_17.latency_GetX_upgrade : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 8886; SumSQ.u64 = 2034032; Count.u64 = 39; Min.u64 = 222; Max.u64 = 299; 
l1gcache_17.latency_GetSX_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.latency_GetSX_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.latency_GetSX_upgrade : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.latency_FlushLine : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.latency_FlushLine_fail : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.latency_FlushLineInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.latency_FlushLineInv_fail : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.latency_FlushAll : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.GetSHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 74; SumSQ.u64 = 74; Count.u64 = 74; Min.u64 = 1; Max.u64 = 1; 
l1gcache_17.GetXHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 76; SumSQ.u64 = 76; Count.u64 = 76; Min.u64 = 1; Max.u64 = 1; 
l1gcache_17.GetSXHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.GetSHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 50; SumSQ.u64 = 50; Count.u64 = 50; Min.u64 = 1; Max.u64 = 1; 
l1gcache_17.GetXHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 11; SumSQ.u64 = 11; Count.u64 = 11; Min.u64 = 1; Max.u64 = 1; 
l1gcache_17.GetSXHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.GetSMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 114; SumSQ.u64 = 114; Count.u64 = 114; Min.u64 = 1; Max.u64 = 1; 
l1gcache_17.GetXMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 41; SumSQ.u64 = 41; Count.u64 = 41; Min.u64 = 1; Max.u64 = 1; 
l1gcache_17.GetSXMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.GetSMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.GetXMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.GetSXMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.CacheHits : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 211; SumSQ.u64 = 211; Count.u64 = 211; Min.u64 = 1; Max.u64 = 1; 
l1gcache_17.CacheMisses : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 155; SumSQ.u64 = 155; Count.u64 = 155; Min.u64 = 1; Max.u64 = 1; 
l1gcache_17.stateEvent_AckPut_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.eventSent_PutS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.eventSent_PutE : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.stateEvent_GetS_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 51; SumSQ.u64 = 51; Count.u64 = 51; Min.u64 = 1; Max.u64 = 1; 
l1gcache_17.stateEvent_GetX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 66; SumSQ.u64 = 66; Count.u64 = 66; Min.u64 = 1; Max.u64 = 1; 
l1gcache_17.stateEvent_GetSX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.stateEvent_FlushLine_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.stateEvent_FlushLineInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.stateEvent_FetchInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.stateEvent_ForceInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.stateEvent_FetchInvX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; Min.u64 = 1; Max.u64 = 1; 
l1gcache_17.evict_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.TotalEventsReceived : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 596; SumSQ.u64 = 596; Count.u64 = 596; Min.u64 = 1; Max.u64 = 1; 
l1gcache_17.TotalEventsReplayed : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 61; SumSQ.u64 = 61; Count.u64 = 61; Min.u64 = 1; Max.u64 = 1; 
l1gcache_17.Put_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.Get_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.AckMove_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.GetS_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.Write_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.GetSX_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.GetSResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.WriteResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.CustomReq_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.CustomResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.CustomAck_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.NULLCMD_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.GetS_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 238; SumSQ.u64 = 238; Count.u64 = 238; Min.u64 = 1; Max.u64 = 1; 
l1gcache_17.GetX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.GetSX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.Write_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 128; SumSQ.u64 = 128; Count.u64 = 128; Min.u64 = 1; Max.u64 = 1; 
l1gcache_17.FlushLine_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.FlushLineInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.FlushAll_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.GetSResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 47; SumSQ.u64 = 47; Count.u64 = 47; Min.u64 = 1; Max.u64 = 1; 
l1gcache_17.GetXResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 108; SumSQ.u64 = 108; Count.u64 = 108; Min.u64 = 1; Max.u64 = 1; 
l1gcache_17.FlushLineResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.FlushAllResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.Inv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 37; SumSQ.u64 = 37; Count.u64 = 37; Min.u64 = 1; Max.u64 = 1; 
l1gcache_17.ForceInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.Fetch_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.FetchInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 3; SumSQ.u64 = 3; Count.u64 = 3; Min.u64 = 1; Max.u64 = 1; 
l1gcache_17.FetchInvX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 35; SumSQ.u64 = 35; Count.u64 = 35; Min.u64 = 1; Max.u64 = 1; 
l1gcache_17.ForwardFlush_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.UnblockFlush_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.NACK_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.AckPut_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.MSHR_occupancy : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 62932; SumSQ.u64 = 1754598; Count.u64 = 172531049; Min.u64 = 0; Max.u64 = 40; 
l1gcache_17.Bank_conflicts : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.default_stat : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.stateEvent_GetS_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 114; SumSQ.u64 = 114; Count.u64 = 114; Min.u64 = 1; Max.u64 = 1; 
l1gcache_18.stateEvent_GetS_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 72; SumSQ.u64 = 72; Count.u64 = 72; Min.u64 = 1; Max.u64 = 1; 
l1gcache_18.stateEvent_GetS_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.stateEvent_GetX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
l1gcache_18.stateEvent_GetX_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 39; SumSQ.u64 = 39; Count.u64 = 39; Min.u64 = 1; Max.u64 = 1; 
l1gcache_18.stateEvent_GetX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 21; SumSQ.u64 = 21; Count.u64 = 21; Min.u64 = 1; Max.u64 = 1; 
l1gcache_18.stateEvent_GetSX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.stateEvent_GetSX_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.stateEvent_GetSX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.stateEvent_GetSResp_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 47; SumSQ.u64 = 47; Count.u64 = 47; Min.u64 = 1; Max.u64 = 1; 
l1gcache_18.stateEvent_GetXResp_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 67; SumSQ.u64 = 67; Count.u64 = 67; Min.u64 = 1; Max.u64 = 1; 
l1gcache_18.stateEvent_GetXResp_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 5; SumSQ.u64 = 5; Count.u64 = 5; Min.u64 = 1; Max.u64 = 1; 
l1gcache_18.stateEvent_GetXResp_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 36; SumSQ.u64 = 36; Count.u64 = 36; Min.u64 = 1; Max.u64 = 1; 
l1gcache_18.stateEvent_Inv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.stateEvent_Inv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 34; SumSQ.u64 = 34; Count.u64 = 34; Min.u64 = 1; Max.u64 = 1; 
l1gcache_18.stateEvent_Inv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.stateEvent_Inv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.stateEvent_Inv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 3; SumSQ.u64 = 3; Count.u64 = 3; Min.u64 = 1; Max.u64 = 1; 
l1gcache_18.stateEvent_Inv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.stateEvent_Inv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.stateEvent_FetchInvX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.stateEvent_FetchInvX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 34; SumSQ.u64 = 34; Count.u64 = 34; Min.u64 = 1; Max.u64 = 1; 
l1gcache_18.stateEvent_FetchInvX_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.stateEvent_FetchInvX_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.stateEvent_FetchInvX_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.stateEvent_FetchInvX_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.stateEvent_Fetch_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.stateEvent_Fetch_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.stateEvent_Fetch_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.stateEvent_Fetch_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.stateEvent_Fetch_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.stateEvent_Fetch_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.stateEvent_Fetch_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.stateEvent_FetchInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.stateEvent_FetchInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.stateEvent_FetchInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 3; SumSQ.u64 = 3; Count.u64 = 3; Min.u64 = 1; Max.u64 = 1; 
l1gcache_18.stateEvent_FetchInv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.stateEvent_FetchInv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.stateEvent_FetchInv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.stateEvent_FetchInv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.stateEvent_FetchInv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.stateEvent_ForceInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.stateEvent_ForceInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.stateEvent_ForceInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.stateEvent_ForceInv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.stateEvent_ForceInv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.stateEvent_ForceInv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.stateEvent_ForceInv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.stateEvent_ForceInv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.stateEvent_FlushLine_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.stateEvent_FlushLine_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.stateEvent_FlushLine_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.stateEvent_FlushLineInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.stateEvent_FlushLineInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.stateEvent_FlushLineInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.stateEvent_FlushLineResp_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.eventSent_GetS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 114; SumSQ.u64 = 114; Count.u64 = 114; Min.u64 = 1; Max.u64 = 1; 
l1gcache_18.eventSent_GetX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 41; SumSQ.u64 = 41; Count.u64 = 41; Min.u64 = 1; Max.u64 = 1; 
l1gcache_18.eventSent_GetSX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.eventSent_Write : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.eventSent_PutM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.eventSent_NACK : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.eventSent_FlushLine : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.eventSent_FlushLineInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.eventSent_FlushAll : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.eventSent_FetchResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 3; SumSQ.u64 = 3; Count.u64 = 3; Min.u64 = 1; Max.u64 = 1; 
l1gcache_18.eventSent_FetchXResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 35; SumSQ.u64 = 35; Count.u64 = 35; Min.u64 = 1; Max.u64 = 1; 
l1gcache_18.eventSent_AckInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 37; SumSQ.u64 = 37; Count.u64 = 37; Min.u64 = 1; Max.u64 = 1; 
l1gcache_18.eventSent_AckFlush : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.eventSent_GetSResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 238; SumSQ.u64 = 238; Count.u64 = 238; Min.u64 = 1; Max.u64 = 1; 
l1gcache_18.eventSent_GetXResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.eventSent_WriteResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 128; SumSQ.u64 = 128; Count.u64 = 128; Min.u64 = 1; Max.u64 = 1; 
l1gcache_18.eventSent_FlushLineResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.eventSent_FlushAllResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.eventSent_Put : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.eventSent_Get : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.eventSent_AckMove : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.eventSent_CustomReq : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.eventSent_CustomResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.eventSent_CustomAck : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.EventStalledForLockedCacheline : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.evict_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 116; SumSQ.u64 = 116; Count.u64 = 116; Min.u64 = 1; Max.u64 = 1; 
l1gcache_18.evict_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.evict_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.evict_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.evict_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.evict_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.evict_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.latency_GetS_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 26955; SumSQ.u64 = 16023093; Count.u64 = 124; Min.u64 = 29; Max.u64 = 901; 
l1gcache_18.latency_GetS_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 37131; SumSQ.u64 = 14450363; Count.u64 = 114; Min.u64 = 144; Max.u64 = 733; 
l1gcache_18.latency_GetX_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 4739; SumSQ.u64 = 634007; Count.u64 = 87; Min.u64 = 29; Max.u64 = 257; 
l1gcache_18.latency_GetX_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 517; SumSQ.u64 = 133645; Count.u64 = 2; Min.u64 = 258; Max.u64 = 259; 
l1gcache_18.latency_GetX_upgrade : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 8762; SumSQ.u64 = 1975498; Count.u64 = 39; Min.u64 = 202; Max.u64 = 303; 
l1gcache_18.latency_GetSX_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.latency_GetSX_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.latency_GetSX_upgrade : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.latency_FlushLine : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.latency_FlushLine_fail : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.latency_FlushLineInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.latency_FlushLineInv_fail : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.latency_FlushAll : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.GetSHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 75; SumSQ.u64 = 75; Count.u64 = 75; Min.u64 = 1; Max.u64 = 1; 
l1gcache_18.GetXHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 76; SumSQ.u64 = 76; Count.u64 = 76; Min.u64 = 1; Max.u64 = 1; 
l1gcache_18.GetSXHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.GetSHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 49; SumSQ.u64 = 49; Count.u64 = 49; Min.u64 = 1; Max.u64 = 1; 
l1gcache_18.GetXHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 11; SumSQ.u64 = 11; Count.u64 = 11; Min.u64 = 1; Max.u64 = 1; 
l1gcache_18.GetSXHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.GetSMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 114; SumSQ.u64 = 114; Count.u64 = 114; Min.u64 = 1; Max.u64 = 1; 
l1gcache_18.GetXMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 41; SumSQ.u64 = 41; Count.u64 = 41; Min.u64 = 1; Max.u64 = 1; 
l1gcache_18.GetSXMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.GetSMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.GetXMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.GetSXMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.CacheHits : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 211; SumSQ.u64 = 211; Count.u64 = 211; Min.u64 = 1; Max.u64 = 1; 
l1gcache_18.CacheMisses : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 155; SumSQ.u64 = 155; Count.u64 = 155; Min.u64 = 1; Max.u64 = 1; 
l1gcache_18.stateEvent_AckPut_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.eventSent_PutS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.eventSent_PutE : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.stateEvent_GetS_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 52; SumSQ.u64 = 52; Count.u64 = 52; Min.u64 = 1; Max.u64 = 1; 
l1gcache_18.stateEvent_GetX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 66; SumSQ.u64 = 66; Count.u64 = 66; Min.u64 = 1; Max.u64 = 1; 
l1gcache_18.stateEvent_GetSX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.stateEvent_FlushLine_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.stateEvent_FlushLineInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.stateEvent_FetchInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.stateEvent_ForceInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.stateEvent_FetchInvX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; Min.u64 = 1; Max.u64 = 1; 
l1gcache_18.evict_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.TotalEventsReceived : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 596; SumSQ.u64 = 596; Count.u64 = 596; Min.u64 = 1; Max.u64 = 1; 
l1gcache_18.TotalEventsReplayed : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 60; SumSQ.u64 = 60; Count.u64 = 60; Min.u64 = 1; Max.u64 = 1; 
l1gcache_18.Put_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.Get_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.AckMove_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.GetS_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.Write_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.GetSX_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.GetSResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.WriteResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.CustomReq_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.CustomResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.CustomAck_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.NULLCMD_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.GetS_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 238; SumSQ.u64 = 238; Count.u64 = 238; Min.u64 = 1; Max.u64 = 1; 
l1gcache_18.GetX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.GetSX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.Write_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 128; SumSQ.u64 = 128; Count.u64 = 128; Min.u64 = 1; Max.u64 = 1; 
l1gcache_18.FlushLine_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.FlushLineInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.FlushAll_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.GetSResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 47; SumSQ.u64 = 47; Count.u64 = 47; Min.u64 = 1; Max.u64 = 1; 
l1gcache_18.GetXResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 108; SumSQ.u64 = 108; Count.u64 = 108; Min.u64 = 1; Max.u64 = 1; 
l1gcache_18.FlushLineResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.FlushAllResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.Inv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 37; SumSQ.u64 = 37; Count.u64 = 37; Min.u64 = 1; Max.u64 = 1; 
l1gcache_18.ForceInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.Fetch_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.FetchInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 3; SumSQ.u64 = 3; Count.u64 = 3; Min.u64 = 1; Max.u64 = 1; 
l1gcache_18.FetchInvX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 35; SumSQ.u64 = 35; Count.u64 = 35; Min.u64 = 1; Max.u64 = 1; 
l1gcache_18.ForwardFlush_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.UnblockFlush_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.NACK_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.AckPut_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.MSHR_occupancy : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 64039; SumSQ.u64 = 1679729; Count.u64 = 172531049; Min.u64 = 0; Max.u64 = 40; 
l1gcache_18.Bank_conflicts : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.default_stat : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.stateEvent_GetS_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 114; SumSQ.u64 = 114; Count.u64 = 114; Min.u64 = 1; Max.u64 = 1; 
l1gcache_19.stateEvent_GetS_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 72; SumSQ.u64 = 72; Count.u64 = 72; Min.u64 = 1; Max.u64 = 1; 
l1gcache_19.stateEvent_GetS_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.stateEvent_GetX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
l1gcache_19.stateEvent_GetX_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 39; SumSQ.u64 = 39; Count.u64 = 39; Min.u64 = 1; Max.u64 = 1; 
l1gcache_19.stateEvent_GetX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 21; SumSQ.u64 = 21; Count.u64 = 21; Min.u64 = 1; Max.u64 = 1; 
l1gcache_19.stateEvent_GetSX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.stateEvent_GetSX_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.stateEvent_GetSX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.stateEvent_GetSResp_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 47; SumSQ.u64 = 47; Count.u64 = 47; Min.u64 = 1; Max.u64 = 1; 
l1gcache_19.stateEvent_GetXResp_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 67; SumSQ.u64 = 67; Count.u64 = 67; Min.u64 = 1; Max.u64 = 1; 
l1gcache_19.stateEvent_GetXResp_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 6; SumSQ.u64 = 6; Count.u64 = 6; Min.u64 = 1; Max.u64 = 1; 
l1gcache_19.stateEvent_GetXResp_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 35; SumSQ.u64 = 35; Count.u64 = 35; Min.u64 = 1; Max.u64 = 1; 
l1gcache_19.stateEvent_Inv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.stateEvent_Inv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 35; SumSQ.u64 = 35; Count.u64 = 35; Min.u64 = 1; Max.u64 = 1; 
l1gcache_19.stateEvent_Inv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.stateEvent_Inv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.stateEvent_Inv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 4; SumSQ.u64 = 4; Count.u64 = 4; Min.u64 = 1; Max.u64 = 1; 
l1gcache_19.stateEvent_Inv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.stateEvent_Inv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.stateEvent_FetchInvX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.stateEvent_FetchInvX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 35; SumSQ.u64 = 35; Count.u64 = 35; Min.u64 = 1; Max.u64 = 1; 
l1gcache_19.stateEvent_FetchInvX_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.stateEvent_FetchInvX_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.stateEvent_FetchInvX_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.stateEvent_FetchInvX_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.stateEvent_Fetch_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.stateEvent_Fetch_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.stateEvent_Fetch_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.stateEvent_Fetch_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.stateEvent_Fetch_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.stateEvent_Fetch_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.stateEvent_Fetch_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.stateEvent_FetchInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.stateEvent_FetchInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.stateEvent_FetchInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
l1gcache_19.stateEvent_FetchInv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.stateEvent_FetchInv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.stateEvent_FetchInv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.stateEvent_FetchInv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.stateEvent_FetchInv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.stateEvent_ForceInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.stateEvent_ForceInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.stateEvent_ForceInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.stateEvent_ForceInv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.stateEvent_ForceInv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.stateEvent_ForceInv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.stateEvent_ForceInv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.stateEvent_ForceInv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.stateEvent_FlushLine_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.stateEvent_FlushLine_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.stateEvent_FlushLine_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.stateEvent_FlushLineInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.stateEvent_FlushLineInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.stateEvent_FlushLineInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.stateEvent_FlushLineResp_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.eventSent_GetS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 114; SumSQ.u64 = 114; Count.u64 = 114; Min.u64 = 1; Max.u64 = 1; 
l1gcache_19.eventSent_GetX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 41; SumSQ.u64 = 41; Count.u64 = 41; Min.u64 = 1; Max.u64 = 1; 
l1gcache_19.eventSent_GetSX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.eventSent_Write : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.eventSent_PutM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.eventSent_NACK : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.eventSent_FlushLine : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.eventSent_FlushLineInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.eventSent_FlushAll : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.eventSent_FetchResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
l1gcache_19.eventSent_FetchXResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 36; SumSQ.u64 = 36; Count.u64 = 36; Min.u64 = 1; Max.u64 = 1; 
l1gcache_19.eventSent_AckInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 39; SumSQ.u64 = 39; Count.u64 = 39; Min.u64 = 1; Max.u64 = 1; 
l1gcache_19.eventSent_AckFlush : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.eventSent_GetSResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 238; SumSQ.u64 = 238; Count.u64 = 238; Min.u64 = 1; Max.u64 = 1; 
l1gcache_19.eventSent_GetXResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.eventSent_WriteResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 128; SumSQ.u64 = 128; Count.u64 = 128; Min.u64 = 1; Max.u64 = 1; 
l1gcache_19.eventSent_FlushLineResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.eventSent_FlushAllResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.eventSent_Put : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.eventSent_Get : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.eventSent_AckMove : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.eventSent_CustomReq : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.eventSent_CustomResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.eventSent_CustomAck : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.EventStalledForLockedCacheline : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.evict_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 116; SumSQ.u64 = 116; Count.u64 = 116; Min.u64 = 1; Max.u64 = 1; 
l1gcache_19.evict_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.evict_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.evict_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.evict_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.evict_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.evict_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.latency_GetS_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 27882; SumSQ.u64 = 17287530; Count.u64 = 124; Min.u64 = 29; Max.u64 = 934; 
l1gcache_19.latency_GetS_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 38308; SumSQ.u64 = 15525398; Count.u64 = 114; Min.u64 = 159; Max.u64 = 766; 
l1gcache_19.latency_GetX_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 4690; SumSQ.u64 = 616986; Count.u64 = 87; Min.u64 = 29; Max.u64 = 258; 
l1gcache_19.latency_GetX_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 517; SumSQ.u64 = 133645; Count.u64 = 2; Min.u64 = 258; Max.u64 = 259; 
l1gcache_19.latency_GetX_upgrade : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 8881; SumSQ.u64 = 2033413; Count.u64 = 39; Min.u64 = 222; Max.u64 = 301; 
l1gcache_19.latency_GetSX_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.latency_GetSX_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.latency_GetSX_upgrade : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.latency_FlushLine : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.latency_FlushLine_fail : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.latency_FlushLineInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.latency_FlushLineInv_fail : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.latency_FlushAll : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.GetSHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 75; SumSQ.u64 = 75; Count.u64 = 75; Min.u64 = 1; Max.u64 = 1; 
l1gcache_19.GetXHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 76; SumSQ.u64 = 76; Count.u64 = 76; Min.u64 = 1; Max.u64 = 1; 
l1gcache_19.GetSXHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.GetSHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 49; SumSQ.u64 = 49; Count.u64 = 49; Min.u64 = 1; Max.u64 = 1; 
l1gcache_19.GetXHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 11; SumSQ.u64 = 11; Count.u64 = 11; Min.u64 = 1; Max.u64 = 1; 
l1gcache_19.GetSXHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.GetSMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 114; SumSQ.u64 = 114; Count.u64 = 114; Min.u64 = 1; Max.u64 = 1; 
l1gcache_19.GetXMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 41; SumSQ.u64 = 41; Count.u64 = 41; Min.u64 = 1; Max.u64 = 1; 
l1gcache_19.GetSXMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.GetSMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.GetXMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.GetSXMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.CacheHits : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 211; SumSQ.u64 = 211; Count.u64 = 211; Min.u64 = 1; Max.u64 = 1; 
l1gcache_19.CacheMisses : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 155; SumSQ.u64 = 155; Count.u64 = 155; Min.u64 = 1; Max.u64 = 1; 
l1gcache_19.stateEvent_AckPut_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.eventSent_PutS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.eventSent_PutE : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.stateEvent_GetS_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 52; SumSQ.u64 = 52; Count.u64 = 52; Min.u64 = 1; Max.u64 = 1; 
l1gcache_19.stateEvent_GetX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 66; SumSQ.u64 = 66; Count.u64 = 66; Min.u64 = 1; Max.u64 = 1; 
l1gcache_19.stateEvent_GetSX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.stateEvent_FlushLine_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.stateEvent_FlushLineInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.stateEvent_FetchInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.stateEvent_ForceInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.stateEvent_FetchInvX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; Min.u64 = 1; Max.u64 = 1; 
l1gcache_19.evict_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.TotalEventsReceived : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 598; SumSQ.u64 = 598; Count.u64 = 598; Min.u64 = 1; Max.u64 = 1; 
l1gcache_19.TotalEventsReplayed : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 60; SumSQ.u64 = 60; Count.u64 = 60; Min.u64 = 1; Max.u64 = 1; 
l1gcache_19.Put_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.Get_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.AckMove_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.GetS_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.Write_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.GetSX_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.GetSResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.WriteResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.CustomReq_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.CustomResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.CustomAck_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.NULLCMD_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.GetS_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 238; SumSQ.u64 = 238; Count.u64 = 238; Min.u64 = 1; Max.u64 = 1; 
l1gcache_19.GetX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.GetSX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.Write_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 128; SumSQ.u64 = 128; Count.u64 = 128; Min.u64 = 1; Max.u64 = 1; 
l1gcache_19.FlushLine_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.FlushLineInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.FlushAll_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.GetSResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 47; SumSQ.u64 = 47; Count.u64 = 47; Min.u64 = 1; Max.u64 = 1; 
l1gcache_19.GetXResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 108; SumSQ.u64 = 108; Count.u64 = 108; Min.u64 = 1; Max.u64 = 1; 
l1gcache_19.FlushLineResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.FlushAllResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.Inv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 39; SumSQ.u64 = 39; Count.u64 = 39; Min.u64 = 1; Max.u64 = 1; 
l1gcache_19.ForceInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.Fetch_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.FetchInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
l1gcache_19.FetchInvX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 36; SumSQ.u64 = 36; Count.u64 = 36; Min.u64 = 1; Max.u64 = 1; 
l1gcache_19.ForwardFlush_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.UnblockFlush_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.NACK_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.AckPut_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.MSHR_occupancy : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 66084; SumSQ.u64 = 1782480; Count.u64 = 172531049; Min.u64 = 0; Max.u64 = 40; 
l1gcache_19.Bank_conflicts : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.default_stat : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.stateEvent_GetS_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 114; SumSQ.u64 = 114; Count.u64 = 114; Min.u64 = 1; Max.u64 = 1; 
l1gcache_20.stateEvent_GetS_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 72; SumSQ.u64 = 72; Count.u64 = 72; Min.u64 = 1; Max.u64 = 1; 
l1gcache_20.stateEvent_GetS_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.stateEvent_GetX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 3; SumSQ.u64 = 3; Count.u64 = 3; Min.u64 = 1; Max.u64 = 1; 
l1gcache_20.stateEvent_GetX_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 38; SumSQ.u64 = 38; Count.u64 = 38; Min.u64 = 1; Max.u64 = 1; 
l1gcache_20.stateEvent_GetX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 21; SumSQ.u64 = 21; Count.u64 = 21; Min.u64 = 1; Max.u64 = 1; 
l1gcache_20.stateEvent_GetSX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.stateEvent_GetSX_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.stateEvent_GetSX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.stateEvent_GetSResp_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 47; SumSQ.u64 = 47; Count.u64 = 47; Min.u64 = 1; Max.u64 = 1; 
l1gcache_20.stateEvent_GetXResp_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 67; SumSQ.u64 = 67; Count.u64 = 67; Min.u64 = 1; Max.u64 = 1; 
l1gcache_20.stateEvent_GetXResp_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 4; SumSQ.u64 = 4; Count.u64 = 4; Min.u64 = 1; Max.u64 = 1; 
l1gcache_20.stateEvent_GetXResp_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 37; SumSQ.u64 = 37; Count.u64 = 37; Min.u64 = 1; Max.u64 = 1; 
l1gcache_20.stateEvent_Inv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.stateEvent_Inv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 34; SumSQ.u64 = 34; Count.u64 = 34; Min.u64 = 1; Max.u64 = 1; 
l1gcache_20.stateEvent_Inv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.stateEvent_Inv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.stateEvent_Inv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; Min.u64 = 1; Max.u64 = 1; 
l1gcache_20.stateEvent_Inv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.stateEvent_Inv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.stateEvent_FetchInvX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.stateEvent_FetchInvX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 33; SumSQ.u64 = 33; Count.u64 = 33; Min.u64 = 1; Max.u64 = 1; 
l1gcache_20.stateEvent_FetchInvX_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.stateEvent_FetchInvX_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.stateEvent_FetchInvX_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.stateEvent_FetchInvX_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.stateEvent_Fetch_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.stateEvent_Fetch_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.stateEvent_Fetch_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.stateEvent_Fetch_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.stateEvent_Fetch_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.stateEvent_Fetch_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.stateEvent_Fetch_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.stateEvent_FetchInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.stateEvent_FetchInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.stateEvent_FetchInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 4; SumSQ.u64 = 4; Count.u64 = 4; Min.u64 = 1; Max.u64 = 1; 
l1gcache_20.stateEvent_FetchInv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.stateEvent_FetchInv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.stateEvent_FetchInv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.stateEvent_FetchInv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.stateEvent_FetchInv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.stateEvent_ForceInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.stateEvent_ForceInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.stateEvent_ForceInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.stateEvent_ForceInv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.stateEvent_ForceInv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.stateEvent_ForceInv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.stateEvent_ForceInv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.stateEvent_ForceInv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.stateEvent_FlushLine_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.stateEvent_FlushLine_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.stateEvent_FlushLine_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.stateEvent_FlushLineInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.stateEvent_FlushLineInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.stateEvent_FlushLineInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.stateEvent_FlushLineResp_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.eventSent_GetS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 114; SumSQ.u64 = 114; Count.u64 = 114; Min.u64 = 1; Max.u64 = 1; 
l1gcache_20.eventSent_GetX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 41; SumSQ.u64 = 41; Count.u64 = 41; Min.u64 = 1; Max.u64 = 1; 
l1gcache_20.eventSent_GetSX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.eventSent_Write : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.eventSent_PutM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.eventSent_NACK : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.eventSent_FlushLine : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.eventSent_FlushLineInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.eventSent_FlushAll : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.eventSent_FetchResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 4; SumSQ.u64 = 4; Count.u64 = 4; Min.u64 = 1; Max.u64 = 1; 
l1gcache_20.eventSent_FetchXResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 34; SumSQ.u64 = 34; Count.u64 = 34; Min.u64 = 1; Max.u64 = 1; 
l1gcache_20.eventSent_AckInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 35; SumSQ.u64 = 35; Count.u64 = 35; Min.u64 = 1; Max.u64 = 1; 
l1gcache_20.eventSent_AckFlush : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.eventSent_GetSResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 238; SumSQ.u64 = 238; Count.u64 = 238; Min.u64 = 1; Max.u64 = 1; 
l1gcache_20.eventSent_GetXResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.eventSent_WriteResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 128; SumSQ.u64 = 128; Count.u64 = 128; Min.u64 = 1; Max.u64 = 1; 
l1gcache_20.eventSent_FlushLineResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.eventSent_FlushAllResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.eventSent_Put : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.eventSent_Get : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.eventSent_AckMove : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.eventSent_CustomReq : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.eventSent_CustomResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.eventSent_CustomAck : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.EventStalledForLockedCacheline : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.evict_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 116; SumSQ.u64 = 116; Count.u64 = 116; Min.u64 = 1; Max.u64 = 1; 
l1gcache_20.evict_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.evict_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.evict_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.evict_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.evict_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.evict_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.latency_GetS_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 28106; SumSQ.u64 = 18086390; Count.u64 = 124; Min.u64 = 29; Max.u64 = 966; 
l1gcache_20.latency_GetS_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 35993; SumSQ.u64 = 13474469; Count.u64 = 114; Min.u64 = 148; Max.u64 = 798; 
l1gcache_20.latency_GetX_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 4741; SumSQ.u64 = 635193; Count.u64 = 87; Min.u64 = 29; Max.u64 = 257; 
l1gcache_20.latency_GetX_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 760; SumSQ.u64 = 192664; Count.u64 = 3; Min.u64 = 244; Max.u64 = 258; 
l1gcache_20.latency_GetX_upgrade : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 8488; SumSQ.u64 = 1896310; Count.u64 = 38; Min.u64 = 206; Max.u64 = 225; 
l1gcache_20.latency_GetSX_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.latency_GetSX_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.latency_GetSX_upgrade : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.latency_FlushLine : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.latency_FlushLine_fail : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.latency_FlushLineInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.latency_FlushLineInv_fail : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.latency_FlushAll : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.GetSHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 75; SumSQ.u64 = 75; Count.u64 = 75; Min.u64 = 1; Max.u64 = 1; 
l1gcache_20.GetXHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 76; SumSQ.u64 = 76; Count.u64 = 76; Min.u64 = 1; Max.u64 = 1; 
l1gcache_20.GetSXHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.GetSHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 49; SumSQ.u64 = 49; Count.u64 = 49; Min.u64 = 1; Max.u64 = 1; 
l1gcache_20.GetXHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 11; SumSQ.u64 = 11; Count.u64 = 11; Min.u64 = 1; Max.u64 = 1; 
l1gcache_20.GetSXHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.GetSMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 114; SumSQ.u64 = 114; Count.u64 = 114; Min.u64 = 1; Max.u64 = 1; 
l1gcache_20.GetXMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 41; SumSQ.u64 = 41; Count.u64 = 41; Min.u64 = 1; Max.u64 = 1; 
l1gcache_20.GetSXMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.GetSMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.GetXMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.GetSXMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.CacheHits : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 211; SumSQ.u64 = 211; Count.u64 = 211; Min.u64 = 1; Max.u64 = 1; 
l1gcache_20.CacheMisses : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 155; SumSQ.u64 = 155; Count.u64 = 155; Min.u64 = 1; Max.u64 = 1; 
l1gcache_20.stateEvent_AckPut_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.eventSent_PutS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.eventSent_PutE : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.stateEvent_GetS_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 52; SumSQ.u64 = 52; Count.u64 = 52; Min.u64 = 1; Max.u64 = 1; 
l1gcache_20.stateEvent_GetX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 66; SumSQ.u64 = 66; Count.u64 = 66; Min.u64 = 1; Max.u64 = 1; 
l1gcache_20.stateEvent_GetSX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.stateEvent_FlushLine_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.stateEvent_FlushLineInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.stateEvent_FetchInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.stateEvent_ForceInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.stateEvent_FetchInvX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; Min.u64 = 1; Max.u64 = 1; 
l1gcache_20.evict_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.TotalEventsReceived : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 594; SumSQ.u64 = 594; Count.u64 = 594; Min.u64 = 1; Max.u64 = 1; 
l1gcache_20.TotalEventsReplayed : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 60; SumSQ.u64 = 60; Count.u64 = 60; Min.u64 = 1; Max.u64 = 1; 
l1gcache_20.Put_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.Get_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.AckMove_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.GetS_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.Write_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.GetSX_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.GetSResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.WriteResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.CustomReq_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.CustomResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.CustomAck_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.NULLCMD_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.GetS_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 238; SumSQ.u64 = 238; Count.u64 = 238; Min.u64 = 1; Max.u64 = 1; 
l1gcache_20.GetX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.GetSX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.Write_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 128; SumSQ.u64 = 128; Count.u64 = 128; Min.u64 = 1; Max.u64 = 1; 
l1gcache_20.FlushLine_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.FlushLineInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.FlushAll_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.GetSResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 47; SumSQ.u64 = 47; Count.u64 = 47; Min.u64 = 1; Max.u64 = 1; 
l1gcache_20.GetXResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 108; SumSQ.u64 = 108; Count.u64 = 108; Min.u64 = 1; Max.u64 = 1; 
l1gcache_20.FlushLineResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.FlushAllResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.Inv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 35; SumSQ.u64 = 35; Count.u64 = 35; Min.u64 = 1; Max.u64 = 1; 
l1gcache_20.ForceInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.Fetch_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.FetchInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 4; SumSQ.u64 = 4; Count.u64 = 4; Min.u64 = 1; Max.u64 = 1; 
l1gcache_20.FetchInvX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 34; SumSQ.u64 = 34; Count.u64 = 34; Min.u64 = 1; Max.u64 = 1; 
l1gcache_20.ForwardFlush_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.UnblockFlush_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.NACK_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.AckPut_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.MSHR_occupancy : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 64015; SumSQ.u64 = 1659463; Count.u64 = 172531049; Min.u64 = 0; Max.u64 = 40; 
l1gcache_20.Bank_conflicts : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.default_stat : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.stateEvent_GetS_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 114; SumSQ.u64 = 114; Count.u64 = 114; Min.u64 = 1; Max.u64 = 1; 
l1gcache_21.stateEvent_GetS_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 72; SumSQ.u64 = 72; Count.u64 = 72; Min.u64 = 1; Max.u64 = 1; 
l1gcache_21.stateEvent_GetS_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 3; SumSQ.u64 = 3; Count.u64 = 3; Min.u64 = 1; Max.u64 = 1; 
l1gcache_21.stateEvent_GetX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
l1gcache_21.stateEvent_GetX_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 39; SumSQ.u64 = 39; Count.u64 = 39; Min.u64 = 1; Max.u64 = 1; 
l1gcache_21.stateEvent_GetX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 21; SumSQ.u64 = 21; Count.u64 = 21; Min.u64 = 1; Max.u64 = 1; 
l1gcache_21.stateEvent_GetSX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.stateEvent_GetSX_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.stateEvent_GetSX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.stateEvent_GetSResp_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 47; SumSQ.u64 = 47; Count.u64 = 47; Min.u64 = 1; Max.u64 = 1; 
l1gcache_21.stateEvent_GetXResp_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 67; SumSQ.u64 = 67; Count.u64 = 67; Min.u64 = 1; Max.u64 = 1; 
l1gcache_21.stateEvent_GetXResp_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 3; SumSQ.u64 = 3; Count.u64 = 3; Min.u64 = 1; Max.u64 = 1; 
l1gcache_21.stateEvent_GetXResp_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 38; SumSQ.u64 = 38; Count.u64 = 38; Min.u64 = 1; Max.u64 = 1; 
l1gcache_21.stateEvent_Inv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.stateEvent_Inv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 34; SumSQ.u64 = 34; Count.u64 = 34; Min.u64 = 1; Max.u64 = 1; 
l1gcache_21.stateEvent_Inv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.stateEvent_Inv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.stateEvent_Inv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; Min.u64 = 1; Max.u64 = 1; 
l1gcache_21.stateEvent_Inv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.stateEvent_Inv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.stateEvent_FetchInvX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.stateEvent_FetchInvX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 34; SumSQ.u64 = 34; Count.u64 = 34; Min.u64 = 1; Max.u64 = 1; 
l1gcache_21.stateEvent_FetchInvX_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.stateEvent_FetchInvX_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.stateEvent_FetchInvX_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.stateEvent_FetchInvX_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.stateEvent_Fetch_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.stateEvent_Fetch_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.stateEvent_Fetch_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.stateEvent_Fetch_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.stateEvent_Fetch_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.stateEvent_Fetch_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.stateEvent_Fetch_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.stateEvent_FetchInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.stateEvent_FetchInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.stateEvent_FetchInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 5; SumSQ.u64 = 5; Count.u64 = 5; Min.u64 = 1; Max.u64 = 1; 
l1gcache_21.stateEvent_FetchInv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.stateEvent_FetchInv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.stateEvent_FetchInv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.stateEvent_FetchInv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.stateEvent_FetchInv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.stateEvent_ForceInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.stateEvent_ForceInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.stateEvent_ForceInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.stateEvent_ForceInv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.stateEvent_ForceInv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.stateEvent_ForceInv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.stateEvent_ForceInv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.stateEvent_ForceInv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.stateEvent_FlushLine_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.stateEvent_FlushLine_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.stateEvent_FlushLine_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.stateEvent_FlushLineInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.stateEvent_FlushLineInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.stateEvent_FlushLineInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.stateEvent_FlushLineResp_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.eventSent_GetS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 114; SumSQ.u64 = 114; Count.u64 = 114; Min.u64 = 1; Max.u64 = 1; 
l1gcache_21.eventSent_GetX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 41; SumSQ.u64 = 41; Count.u64 = 41; Min.u64 = 1; Max.u64 = 1; 
l1gcache_21.eventSent_GetSX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.eventSent_Write : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.eventSent_PutM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.eventSent_NACK : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.eventSent_FlushLine : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.eventSent_FlushLineInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.eventSent_FlushAll : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.eventSent_FetchResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 5; SumSQ.u64 = 5; Count.u64 = 5; Min.u64 = 1; Max.u64 = 1; 
l1gcache_21.eventSent_FetchXResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 35; SumSQ.u64 = 35; Count.u64 = 35; Min.u64 = 1; Max.u64 = 1; 
l1gcache_21.eventSent_AckInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 35; SumSQ.u64 = 35; Count.u64 = 35; Min.u64 = 1; Max.u64 = 1; 
l1gcache_21.eventSent_AckFlush : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.eventSent_GetSResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 238; SumSQ.u64 = 238; Count.u64 = 238; Min.u64 = 1; Max.u64 = 1; 
l1gcache_21.eventSent_GetXResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.eventSent_WriteResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 128; SumSQ.u64 = 128; Count.u64 = 128; Min.u64 = 1; Max.u64 = 1; 
l1gcache_21.eventSent_FlushLineResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.eventSent_FlushAllResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.eventSent_Put : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.eventSent_Get : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.eventSent_AckMove : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.eventSent_CustomReq : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.eventSent_CustomResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.eventSent_CustomAck : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.EventStalledForLockedCacheline : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.evict_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 116; SumSQ.u64 = 116; Count.u64 = 116; Min.u64 = 1; Max.u64 = 1; 
l1gcache_21.evict_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.evict_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.evict_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.evict_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.evict_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.evict_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.latency_GetS_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 23072; SumSQ.u64 = 10424034; Count.u64 = 124; Min.u64 = 29; Max.u64 = 935; 
l1gcache_21.latency_GetS_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 35978; SumSQ.u64 = 13214280; Count.u64 = 114; Min.u64 = 159; Max.u64 = 770; 
l1gcache_21.latency_GetX_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 4645; SumSQ.u64 = 596177; Count.u64 = 87; Min.u64 = 29; Max.u64 = 259; 
l1gcache_21.latency_GetX_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 519; SumSQ.u64 = 134681; Count.u64 = 2; Min.u64 = 259; Max.u64 = 260; 
l1gcache_21.latency_GetX_upgrade : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 8794; SumSQ.u64 = 1989004; Count.u64 = 39; Min.u64 = 222; Max.u64 = 302; 
l1gcache_21.latency_GetSX_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.latency_GetSX_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.latency_GetSX_upgrade : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.latency_FlushLine : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.latency_FlushLine_fail : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.latency_FlushLineInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.latency_FlushLineInv_fail : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.latency_FlushAll : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.GetSHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 74; SumSQ.u64 = 74; Count.u64 = 74; Min.u64 = 1; Max.u64 = 1; 
l1gcache_21.GetXHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 76; SumSQ.u64 = 76; Count.u64 = 76; Min.u64 = 1; Max.u64 = 1; 
l1gcache_21.GetSXHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.GetSHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 50; SumSQ.u64 = 50; Count.u64 = 50; Min.u64 = 1; Max.u64 = 1; 
l1gcache_21.GetXHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 11; SumSQ.u64 = 11; Count.u64 = 11; Min.u64 = 1; Max.u64 = 1; 
l1gcache_21.GetSXHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.GetSMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 114; SumSQ.u64 = 114; Count.u64 = 114; Min.u64 = 1; Max.u64 = 1; 
l1gcache_21.GetXMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 41; SumSQ.u64 = 41; Count.u64 = 41; Min.u64 = 1; Max.u64 = 1; 
l1gcache_21.GetSXMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.GetSMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.GetXMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.GetSXMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.CacheHits : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 211; SumSQ.u64 = 211; Count.u64 = 211; Min.u64 = 1; Max.u64 = 1; 
l1gcache_21.CacheMisses : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 155; SumSQ.u64 = 155; Count.u64 = 155; Min.u64 = 1; Max.u64 = 1; 
l1gcache_21.stateEvent_AckPut_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.eventSent_PutS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.eventSent_PutE : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.stateEvent_GetS_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 49; SumSQ.u64 = 49; Count.u64 = 49; Min.u64 = 1; Max.u64 = 1; 
l1gcache_21.stateEvent_GetX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 66; SumSQ.u64 = 66; Count.u64 = 66; Min.u64 = 1; Max.u64 = 1; 
l1gcache_21.stateEvent_GetSX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.stateEvent_FlushLine_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.stateEvent_FlushLineInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.stateEvent_FetchInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.stateEvent_ForceInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.stateEvent_FetchInvX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; Min.u64 = 1; Max.u64 = 1; 
l1gcache_21.evict_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.TotalEventsReceived : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 596; SumSQ.u64 = 596; Count.u64 = 596; Min.u64 = 1; Max.u64 = 1; 
l1gcache_21.TotalEventsReplayed : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 61; SumSQ.u64 = 61; Count.u64 = 61; Min.u64 = 1; Max.u64 = 1; 
l1gcache_21.Put_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.Get_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.AckMove_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.GetS_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.Write_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.GetSX_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.GetSResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.WriteResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.CustomReq_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.CustomResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.CustomAck_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.NULLCMD_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.GetS_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 238; SumSQ.u64 = 238; Count.u64 = 238; Min.u64 = 1; Max.u64 = 1; 
l1gcache_21.GetX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.GetSX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.Write_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 128; SumSQ.u64 = 128; Count.u64 = 128; Min.u64 = 1; Max.u64 = 1; 
l1gcache_21.FlushLine_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.FlushLineInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.FlushAll_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.GetSResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 47; SumSQ.u64 = 47; Count.u64 = 47; Min.u64 = 1; Max.u64 = 1; 
l1gcache_21.GetXResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 108; SumSQ.u64 = 108; Count.u64 = 108; Min.u64 = 1; Max.u64 = 1; 
l1gcache_21.FlushLineResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.FlushAllResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.Inv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 35; SumSQ.u64 = 35; Count.u64 = 35; Min.u64 = 1; Max.u64 = 1; 
l1gcache_21.ForceInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.Fetch_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.FetchInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 5; SumSQ.u64 = 5; Count.u64 = 5; Min.u64 = 1; Max.u64 = 1; 
l1gcache_21.FetchInvX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 35; SumSQ.u64 = 35; Count.u64 = 35; Min.u64 = 1; Max.u64 = 1; 
l1gcache_21.ForwardFlush_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.UnblockFlush_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.NACK_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.AckPut_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.MSHR_occupancy : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 57749; SumSQ.u64 = 1599461; Count.u64 = 172531049; Min.u64 = 0; Max.u64 = 40; 
l1gcache_21.Bank_conflicts : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.default_stat : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.stateEvent_GetS_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 114; SumSQ.u64 = 114; Count.u64 = 114; Min.u64 = 1; Max.u64 = 1; 
l1gcache_22.stateEvent_GetS_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 72; SumSQ.u64 = 72; Count.u64 = 72; Min.u64 = 1; Max.u64 = 1; 
l1gcache_22.stateEvent_GetS_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
l1gcache_22.stateEvent_GetX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
l1gcache_22.stateEvent_GetX_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 39; SumSQ.u64 = 39; Count.u64 = 39; Min.u64 = 1; Max.u64 = 1; 
l1gcache_22.stateEvent_GetX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 21; SumSQ.u64 = 21; Count.u64 = 21; Min.u64 = 1; Max.u64 = 1; 
l1gcache_22.stateEvent_GetSX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.stateEvent_GetSX_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.stateEvent_GetSX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.stateEvent_GetSResp_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 47; SumSQ.u64 = 47; Count.u64 = 47; Min.u64 = 1; Max.u64 = 1; 
l1gcache_22.stateEvent_GetXResp_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 67; SumSQ.u64 = 67; Count.u64 = 67; Min.u64 = 1; Max.u64 = 1; 
l1gcache_22.stateEvent_GetXResp_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 7; SumSQ.u64 = 7; Count.u64 = 7; Min.u64 = 1; Max.u64 = 1; 
l1gcache_22.stateEvent_GetXResp_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 34; SumSQ.u64 = 34; Count.u64 = 34; Min.u64 = 1; Max.u64 = 1; 
l1gcache_22.stateEvent_Inv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.stateEvent_Inv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 34; SumSQ.u64 = 34; Count.u64 = 34; Min.u64 = 1; Max.u64 = 1; 
l1gcache_22.stateEvent_Inv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.stateEvent_Inv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.stateEvent_Inv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 5; SumSQ.u64 = 5; Count.u64 = 5; Min.u64 = 1; Max.u64 = 1; 
l1gcache_22.stateEvent_Inv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.stateEvent_Inv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.stateEvent_FetchInvX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.stateEvent_FetchInvX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 34; SumSQ.u64 = 34; Count.u64 = 34; Min.u64 = 1; Max.u64 = 1; 
l1gcache_22.stateEvent_FetchInvX_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.stateEvent_FetchInvX_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.stateEvent_FetchInvX_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.stateEvent_FetchInvX_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.stateEvent_Fetch_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.stateEvent_Fetch_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.stateEvent_Fetch_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.stateEvent_Fetch_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.stateEvent_Fetch_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.stateEvent_Fetch_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.stateEvent_Fetch_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.stateEvent_FetchInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.stateEvent_FetchInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.stateEvent_FetchInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; Min.u64 = 1; Max.u64 = 1; 
l1gcache_22.stateEvent_FetchInv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.stateEvent_FetchInv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.stateEvent_FetchInv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.stateEvent_FetchInv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.stateEvent_FetchInv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.stateEvent_ForceInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.stateEvent_ForceInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.stateEvent_ForceInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.stateEvent_ForceInv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.stateEvent_ForceInv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.stateEvent_ForceInv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.stateEvent_ForceInv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.stateEvent_ForceInv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.stateEvent_FlushLine_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.stateEvent_FlushLine_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.stateEvent_FlushLine_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.stateEvent_FlushLineInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.stateEvent_FlushLineInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.stateEvent_FlushLineInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.stateEvent_FlushLineResp_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.eventSent_GetS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 114; SumSQ.u64 = 114; Count.u64 = 114; Min.u64 = 1; Max.u64 = 1; 
l1gcache_22.eventSent_GetX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 41; SumSQ.u64 = 41; Count.u64 = 41; Min.u64 = 1; Max.u64 = 1; 
l1gcache_22.eventSent_GetSX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.eventSent_Write : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.eventSent_PutM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.eventSent_NACK : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.eventSent_FlushLine : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.eventSent_FlushLineInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.eventSent_FlushAll : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.eventSent_FetchResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; Min.u64 = 1; Max.u64 = 1; 
l1gcache_22.eventSent_FetchXResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 35; SumSQ.u64 = 35; Count.u64 = 35; Min.u64 = 1; Max.u64 = 1; 
l1gcache_22.eventSent_AckInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 39; SumSQ.u64 = 39; Count.u64 = 39; Min.u64 = 1; Max.u64 = 1; 
l1gcache_22.eventSent_AckFlush : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.eventSent_GetSResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 238; SumSQ.u64 = 238; Count.u64 = 238; Min.u64 = 1; Max.u64 = 1; 
l1gcache_22.eventSent_GetXResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.eventSent_WriteResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 128; SumSQ.u64 = 128; Count.u64 = 128; Min.u64 = 1; Max.u64 = 1; 
l1gcache_22.eventSent_FlushLineResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.eventSent_FlushAllResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.eventSent_Put : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.eventSent_Get : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.eventSent_AckMove : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.eventSent_CustomReq : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.eventSent_CustomResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.eventSent_CustomAck : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.EventStalledForLockedCacheline : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.evict_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 116; SumSQ.u64 = 116; Count.u64 = 116; Min.u64 = 1; Max.u64 = 1; 
l1gcache_22.evict_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.evict_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.evict_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.evict_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.evict_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.evict_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.latency_GetS_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 29671; SumSQ.u64 = 19850619; Count.u64 = 124; Min.u64 = 29; Max.u64 = 998; 
l1gcache_22.latency_GetS_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 37564; SumSQ.u64 = 14957156; Count.u64 = 114; Min.u64 = 140; Max.u64 = 833; 
l1gcache_22.latency_GetX_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 4652; SumSQ.u64 = 604240; Count.u64 = 87; Min.u64 = 29; Max.u64 = 259; 
l1gcache_22.latency_GetX_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 520; SumSQ.u64 = 135200; Count.u64 = 2; Min.u64 = 260; Max.u64 = 260; 
l1gcache_22.latency_GetX_upgrade : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 8841; SumSQ.u64 = 2015403; Count.u64 = 39; Min.u64 = 196; Max.u64 = 295; 
l1gcache_22.latency_GetSX_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.latency_GetSX_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.latency_GetSX_upgrade : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.latency_FlushLine : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.latency_FlushLine_fail : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.latency_FlushLineInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.latency_FlushLineInv_fail : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.latency_FlushAll : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.GetSHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 74; SumSQ.u64 = 74; Count.u64 = 74; Min.u64 = 1; Max.u64 = 1; 
l1gcache_22.GetXHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 76; SumSQ.u64 = 76; Count.u64 = 76; Min.u64 = 1; Max.u64 = 1; 
l1gcache_22.GetSXHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.GetSHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 50; SumSQ.u64 = 50; Count.u64 = 50; Min.u64 = 1; Max.u64 = 1; 
l1gcache_22.GetXHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 11; SumSQ.u64 = 11; Count.u64 = 11; Min.u64 = 1; Max.u64 = 1; 
l1gcache_22.GetSXHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.GetSMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 114; SumSQ.u64 = 114; Count.u64 = 114; Min.u64 = 1; Max.u64 = 1; 
l1gcache_22.GetXMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 41; SumSQ.u64 = 41; Count.u64 = 41; Min.u64 = 1; Max.u64 = 1; 
l1gcache_22.GetSXMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.GetSMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.GetXMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.GetSXMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.CacheHits : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 211; SumSQ.u64 = 211; Count.u64 = 211; Min.u64 = 1; Max.u64 = 1; 
l1gcache_22.CacheMisses : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 155; SumSQ.u64 = 155; Count.u64 = 155; Min.u64 = 1; Max.u64 = 1; 
l1gcache_22.stateEvent_AckPut_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.eventSent_PutS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.eventSent_PutE : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.stateEvent_GetS_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 50; SumSQ.u64 = 50; Count.u64 = 50; Min.u64 = 1; Max.u64 = 1; 
l1gcache_22.stateEvent_GetX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 66; SumSQ.u64 = 66; Count.u64 = 66; Min.u64 = 1; Max.u64 = 1; 
l1gcache_22.stateEvent_GetSX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.stateEvent_FlushLine_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.stateEvent_FlushLineInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.stateEvent_FetchInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.stateEvent_ForceInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.stateEvent_FetchInvX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; Min.u64 = 1; Max.u64 = 1; 
l1gcache_22.evict_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.TotalEventsReceived : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 596; SumSQ.u64 = 596; Count.u64 = 596; Min.u64 = 1; Max.u64 = 1; 
l1gcache_22.TotalEventsReplayed : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 61; SumSQ.u64 = 61; Count.u64 = 61; Min.u64 = 1; Max.u64 = 1; 
l1gcache_22.Put_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.Get_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.AckMove_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.GetS_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.Write_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.GetSX_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.GetSResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.WriteResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.CustomReq_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.CustomResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.CustomAck_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.NULLCMD_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.GetS_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 238; SumSQ.u64 = 238; Count.u64 = 238; Min.u64 = 1; Max.u64 = 1; 
l1gcache_22.GetX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.GetSX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.Write_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 128; SumSQ.u64 = 128; Count.u64 = 128; Min.u64 = 1; Max.u64 = 1; 
l1gcache_22.FlushLine_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.FlushLineInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.FlushAll_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.GetSResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 47; SumSQ.u64 = 47; Count.u64 = 47; Min.u64 = 1; Max.u64 = 1; 
l1gcache_22.GetXResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 108; SumSQ.u64 = 108; Count.u64 = 108; Min.u64 = 1; Max.u64 = 1; 
l1gcache_22.FlushLineResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.FlushAllResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.Inv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 39; SumSQ.u64 = 39; Count.u64 = 39; Min.u64 = 1; Max.u64 = 1; 
l1gcache_22.ForceInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.Fetch_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.FetchInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; Min.u64 = 1; Max.u64 = 1; 
l1gcache_22.FetchInvX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 35; SumSQ.u64 = 35; Count.u64 = 35; Min.u64 = 1; Max.u64 = 1; 
l1gcache_22.ForwardFlush_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.UnblockFlush_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.NACK_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.AckPut_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.MSHR_occupancy : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 66575; SumSQ.u64 = 1821833; Count.u64 = 172531049; Min.u64 = 0; Max.u64 = 40; 
l1gcache_22.Bank_conflicts : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.default_stat : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.stateEvent_GetS_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 114; SumSQ.u64 = 114; Count.u64 = 114; Min.u64 = 1; Max.u64 = 1; 
l1gcache_23.stateEvent_GetS_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 72; SumSQ.u64 = 72; Count.u64 = 72; Min.u64 = 1; Max.u64 = 1; 
l1gcache_23.stateEvent_GetS_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.stateEvent_GetX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
l1gcache_23.stateEvent_GetX_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 39; SumSQ.u64 = 39; Count.u64 = 39; Min.u64 = 1; Max.u64 = 1; 
l1gcache_23.stateEvent_GetX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 21; SumSQ.u64 = 21; Count.u64 = 21; Min.u64 = 1; Max.u64 = 1; 
l1gcache_23.stateEvent_GetSX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.stateEvent_GetSX_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.stateEvent_GetSX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.stateEvent_GetSResp_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 47; SumSQ.u64 = 47; Count.u64 = 47; Min.u64 = 1; Max.u64 = 1; 
l1gcache_23.stateEvent_GetXResp_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 67; SumSQ.u64 = 67; Count.u64 = 67; Min.u64 = 1; Max.u64 = 1; 
l1gcache_23.stateEvent_GetXResp_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 6; SumSQ.u64 = 6; Count.u64 = 6; Min.u64 = 1; Max.u64 = 1; 
l1gcache_23.stateEvent_GetXResp_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 35; SumSQ.u64 = 35; Count.u64 = 35; Min.u64 = 1; Max.u64 = 1; 
l1gcache_23.stateEvent_Inv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.stateEvent_Inv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 35; SumSQ.u64 = 35; Count.u64 = 35; Min.u64 = 1; Max.u64 = 1; 
l1gcache_23.stateEvent_Inv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.stateEvent_Inv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.stateEvent_Inv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 4; SumSQ.u64 = 4; Count.u64 = 4; Min.u64 = 1; Max.u64 = 1; 
l1gcache_23.stateEvent_Inv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.stateEvent_Inv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.stateEvent_FetchInvX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.stateEvent_FetchInvX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 35; SumSQ.u64 = 35; Count.u64 = 35; Min.u64 = 1; Max.u64 = 1; 
l1gcache_23.stateEvent_FetchInvX_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.stateEvent_FetchInvX_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.stateEvent_FetchInvX_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.stateEvent_FetchInvX_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.stateEvent_Fetch_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.stateEvent_Fetch_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.stateEvent_Fetch_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.stateEvent_Fetch_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.stateEvent_Fetch_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.stateEvent_Fetch_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.stateEvent_Fetch_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.stateEvent_FetchInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.stateEvent_FetchInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.stateEvent_FetchInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
l1gcache_23.stateEvent_FetchInv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.stateEvent_FetchInv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.stateEvent_FetchInv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.stateEvent_FetchInv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.stateEvent_FetchInv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.stateEvent_ForceInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.stateEvent_ForceInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.stateEvent_ForceInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.stateEvent_ForceInv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.stateEvent_ForceInv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.stateEvent_ForceInv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.stateEvent_ForceInv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.stateEvent_ForceInv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.stateEvent_FlushLine_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.stateEvent_FlushLine_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.stateEvent_FlushLine_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.stateEvent_FlushLineInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.stateEvent_FlushLineInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.stateEvent_FlushLineInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.stateEvent_FlushLineResp_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.eventSent_GetS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 114; SumSQ.u64 = 114; Count.u64 = 114; Min.u64 = 1; Max.u64 = 1; 
l1gcache_23.eventSent_GetX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 41; SumSQ.u64 = 41; Count.u64 = 41; Min.u64 = 1; Max.u64 = 1; 
l1gcache_23.eventSent_GetSX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.eventSent_Write : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.eventSent_PutM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.eventSent_NACK : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.eventSent_FlushLine : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.eventSent_FlushLineInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.eventSent_FlushAll : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.eventSent_FetchResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
l1gcache_23.eventSent_FetchXResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 36; SumSQ.u64 = 36; Count.u64 = 36; Min.u64 = 1; Max.u64 = 1; 
l1gcache_23.eventSent_AckInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 39; SumSQ.u64 = 39; Count.u64 = 39; Min.u64 = 1; Max.u64 = 1; 
l1gcache_23.eventSent_AckFlush : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.eventSent_GetSResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 238; SumSQ.u64 = 238; Count.u64 = 238; Min.u64 = 1; Max.u64 = 1; 
l1gcache_23.eventSent_GetXResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.eventSent_WriteResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 128; SumSQ.u64 = 128; Count.u64 = 128; Min.u64 = 1; Max.u64 = 1; 
l1gcache_23.eventSent_FlushLineResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.eventSent_FlushAllResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.eventSent_Put : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.eventSent_Get : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.eventSent_AckMove : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.eventSent_CustomReq : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.eventSent_CustomResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.eventSent_CustomAck : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.EventStalledForLockedCacheline : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.evict_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 116; SumSQ.u64 = 116; Count.u64 = 116; Min.u64 = 1; Max.u64 = 1; 
l1gcache_23.evict_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.evict_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.evict_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.evict_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.evict_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.evict_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.latency_GetS_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 30186; SumSQ.u64 = 21234426; Count.u64 = 124; Min.u64 = 29; Max.u64 = 1031; 
l1gcache_23.latency_GetS_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 38617; SumSQ.u64 = 15991253; Count.u64 = 114; Min.u64 = 160; Max.u64 = 863; 
l1gcache_23.latency_GetX_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 4720; SumSQ.u64 = 626682; Count.u64 = 87; Min.u64 = 29; Max.u64 = 258; 
l1gcache_23.latency_GetX_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 517; SumSQ.u64 = 133645; Count.u64 = 2; Min.u64 = 258; Max.u64 = 259; 
l1gcache_23.latency_GetX_upgrade : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 9004; SumSQ.u64 = 2098430; Count.u64 = 39; Min.u64 = 222; Max.u64 = 318; 
l1gcache_23.latency_GetSX_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.latency_GetSX_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.latency_GetSX_upgrade : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.latency_FlushLine : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.latency_FlushLine_fail : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.latency_FlushLineInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.latency_FlushLineInv_fail : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.latency_FlushAll : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.GetSHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 75; SumSQ.u64 = 75; Count.u64 = 75; Min.u64 = 1; Max.u64 = 1; 
l1gcache_23.GetXHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 76; SumSQ.u64 = 76; Count.u64 = 76; Min.u64 = 1; Max.u64 = 1; 
l1gcache_23.GetSXHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.GetSHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 49; SumSQ.u64 = 49; Count.u64 = 49; Min.u64 = 1; Max.u64 = 1; 
l1gcache_23.GetXHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 11; SumSQ.u64 = 11; Count.u64 = 11; Min.u64 = 1; Max.u64 = 1; 
l1gcache_23.GetSXHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.GetSMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 114; SumSQ.u64 = 114; Count.u64 = 114; Min.u64 = 1; Max.u64 = 1; 
l1gcache_23.GetXMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 41; SumSQ.u64 = 41; Count.u64 = 41; Min.u64 = 1; Max.u64 = 1; 
l1gcache_23.GetSXMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.GetSMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.GetXMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.GetSXMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.CacheHits : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 211; SumSQ.u64 = 211; Count.u64 = 211; Min.u64 = 1; Max.u64 = 1; 
l1gcache_23.CacheMisses : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 155; SumSQ.u64 = 155; Count.u64 = 155; Min.u64 = 1; Max.u64 = 1; 
l1gcache_23.stateEvent_AckPut_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.eventSent_PutS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.eventSent_PutE : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.stateEvent_GetS_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 52; SumSQ.u64 = 52; Count.u64 = 52; Min.u64 = 1; Max.u64 = 1; 
l1gcache_23.stateEvent_GetX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 66; SumSQ.u64 = 66; Count.u64 = 66; Min.u64 = 1; Max.u64 = 1; 
l1gcache_23.stateEvent_GetSX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.stateEvent_FlushLine_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.stateEvent_FlushLineInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.stateEvent_FetchInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.stateEvent_ForceInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.stateEvent_FetchInvX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; Min.u64 = 1; Max.u64 = 1; 
l1gcache_23.evict_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.TotalEventsReceived : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 598; SumSQ.u64 = 598; Count.u64 = 598; Min.u64 = 1; Max.u64 = 1; 
l1gcache_23.TotalEventsReplayed : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 60; SumSQ.u64 = 60; Count.u64 = 60; Min.u64 = 1; Max.u64 = 1; 
l1gcache_23.Put_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.Get_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.AckMove_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.GetS_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.Write_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.GetSX_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.GetSResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.WriteResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.CustomReq_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.CustomResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.CustomAck_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.NULLCMD_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.GetS_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 238; SumSQ.u64 = 238; Count.u64 = 238; Min.u64 = 1; Max.u64 = 1; 
l1gcache_23.GetX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.GetSX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.Write_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 128; SumSQ.u64 = 128; Count.u64 = 128; Min.u64 = 1; Max.u64 = 1; 
l1gcache_23.FlushLine_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.FlushLineInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.FlushAll_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.GetSResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 47; SumSQ.u64 = 47; Count.u64 = 47; Min.u64 = 1; Max.u64 = 1; 
l1gcache_23.GetXResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 108; SumSQ.u64 = 108; Count.u64 = 108; Min.u64 = 1; Max.u64 = 1; 
l1gcache_23.FlushLineResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.FlushAllResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.Inv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 39; SumSQ.u64 = 39; Count.u64 = 39; Min.u64 = 1; Max.u64 = 1; 
l1gcache_23.ForceInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.Fetch_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.FetchInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
l1gcache_23.FetchInvX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 36; SumSQ.u64 = 36; Count.u64 = 36; Min.u64 = 1; Max.u64 = 1; 
l1gcache_23.ForwardFlush_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.UnblockFlush_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.NACK_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.AckPut_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.MSHR_occupancy : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 68752; SumSQ.u64 = 1853710; Count.u64 = 172531049; Min.u64 = 0; Max.u64 = 40; 
l1gcache_23.Bank_conflicts : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.default_stat : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.stateEvent_GetS_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 114; SumSQ.u64 = 114; Count.u64 = 114; Min.u64 = 1; Max.u64 = 1; 
l1gcache_24.stateEvent_GetS_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 72; SumSQ.u64 = 72; Count.u64 = 72; Min.u64 = 1; Max.u64 = 1; 
l1gcache_24.stateEvent_GetS_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 3; SumSQ.u64 = 3; Count.u64 = 3; Min.u64 = 1; Max.u64 = 1; 
l1gcache_24.stateEvent_GetX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
l1gcache_24.stateEvent_GetX_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 39; SumSQ.u64 = 39; Count.u64 = 39; Min.u64 = 1; Max.u64 = 1; 
l1gcache_24.stateEvent_GetX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 21; SumSQ.u64 = 21; Count.u64 = 21; Min.u64 = 1; Max.u64 = 1; 
l1gcache_24.stateEvent_GetSX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.stateEvent_GetSX_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.stateEvent_GetSX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.stateEvent_GetSResp_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 47; SumSQ.u64 = 47; Count.u64 = 47; Min.u64 = 1; Max.u64 = 1; 
l1gcache_24.stateEvent_GetXResp_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 67; SumSQ.u64 = 67; Count.u64 = 67; Min.u64 = 1; Max.u64 = 1; 
l1gcache_24.stateEvent_GetXResp_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
l1gcache_24.stateEvent_GetXResp_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 39; SumSQ.u64 = 39; Count.u64 = 39; Min.u64 = 1; Max.u64 = 1; 
l1gcache_24.stateEvent_Inv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.stateEvent_Inv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 33; SumSQ.u64 = 33; Count.u64 = 33; Min.u64 = 1; Max.u64 = 1; 
l1gcache_24.stateEvent_Inv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.stateEvent_Inv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.stateEvent_Inv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.stateEvent_Inv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.stateEvent_Inv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.stateEvent_FetchInvX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.stateEvent_FetchInvX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 33; SumSQ.u64 = 33; Count.u64 = 33; Min.u64 = 1; Max.u64 = 1; 
l1gcache_24.stateEvent_FetchInvX_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.stateEvent_FetchInvX_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.stateEvent_FetchInvX_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.stateEvent_FetchInvX_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.stateEvent_Fetch_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.stateEvent_Fetch_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.stateEvent_Fetch_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.stateEvent_Fetch_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.stateEvent_Fetch_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.stateEvent_Fetch_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.stateEvent_Fetch_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.stateEvent_FetchInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.stateEvent_FetchInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.stateEvent_FetchInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 6; SumSQ.u64 = 6; Count.u64 = 6; Min.u64 = 1; Max.u64 = 1; 
l1gcache_24.stateEvent_FetchInv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.stateEvent_FetchInv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.stateEvent_FetchInv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.stateEvent_FetchInv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.stateEvent_FetchInv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.stateEvent_ForceInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.stateEvent_ForceInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.stateEvent_ForceInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.stateEvent_ForceInv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.stateEvent_ForceInv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.stateEvent_ForceInv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.stateEvent_ForceInv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.stateEvent_ForceInv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.stateEvent_FlushLine_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.stateEvent_FlushLine_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.stateEvent_FlushLine_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.stateEvent_FlushLineInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.stateEvent_FlushLineInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.stateEvent_FlushLineInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.stateEvent_FlushLineResp_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.eventSent_GetS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 114; SumSQ.u64 = 114; Count.u64 = 114; Min.u64 = 1; Max.u64 = 1; 
l1gcache_24.eventSent_GetX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 41; SumSQ.u64 = 41; Count.u64 = 41; Min.u64 = 1; Max.u64 = 1; 
l1gcache_24.eventSent_GetSX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.eventSent_Write : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.eventSent_PutM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.eventSent_NACK : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.eventSent_FlushLine : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.eventSent_FlushLineInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.eventSent_FlushAll : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.eventSent_FetchResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 6; SumSQ.u64 = 6; Count.u64 = 6; Min.u64 = 1; Max.u64 = 1; 
l1gcache_24.eventSent_FetchXResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 34; SumSQ.u64 = 34; Count.u64 = 34; Min.u64 = 1; Max.u64 = 1; 
l1gcache_24.eventSent_AckInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 33; SumSQ.u64 = 33; Count.u64 = 33; Min.u64 = 1; Max.u64 = 1; 
l1gcache_24.eventSent_AckFlush : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.eventSent_GetSResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 238; SumSQ.u64 = 238; Count.u64 = 238; Min.u64 = 1; Max.u64 = 1; 
l1gcache_24.eventSent_GetXResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.eventSent_WriteResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 128; SumSQ.u64 = 128; Count.u64 = 128; Min.u64 = 1; Max.u64 = 1; 
l1gcache_24.eventSent_FlushLineResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.eventSent_FlushAllResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.eventSent_Put : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.eventSent_Get : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.eventSent_AckMove : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.eventSent_CustomReq : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.eventSent_CustomResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.eventSent_CustomAck : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.EventStalledForLockedCacheline : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.evict_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 116; SumSQ.u64 = 116; Count.u64 = 116; Min.u64 = 1; Max.u64 = 1; 
l1gcache_24.evict_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.evict_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.evict_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.evict_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.evict_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.evict_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.latency_GetS_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 31118; SumSQ.u64 = 22208972; Count.u64 = 124; Min.u64 = 29; Max.u64 = 1062; 
l1gcache_24.latency_GetS_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 36524; SumSQ.u64 = 14146014; Count.u64 = 114; Min.u64 = 159; Max.u64 = 897; 
l1gcache_24.latency_GetX_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 4645; SumSQ.u64 = 596257; Count.u64 = 87; Min.u64 = 29; Max.u64 = 259; 
l1gcache_24.latency_GetX_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 519; SumSQ.u64 = 134681; Count.u64 = 2; Min.u64 = 259; Max.u64 = 260; 
l1gcache_24.latency_GetX_upgrade : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 8718; SumSQ.u64 = 1948870; Count.u64 = 39; Min.u64 = 222; Max.u64 = 225; 
l1gcache_24.latency_GetSX_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.latency_GetSX_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.latency_GetSX_upgrade : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.latency_FlushLine : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.latency_FlushLine_fail : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.latency_FlushLineInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.latency_FlushLineInv_fail : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.latency_FlushAll : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.GetSHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 74; SumSQ.u64 = 74; Count.u64 = 74; Min.u64 = 1; Max.u64 = 1; 
l1gcache_24.GetXHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 76; SumSQ.u64 = 76; Count.u64 = 76; Min.u64 = 1; Max.u64 = 1; 
l1gcache_24.GetSXHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.GetSHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 50; SumSQ.u64 = 50; Count.u64 = 50; Min.u64 = 1; Max.u64 = 1; 
l1gcache_24.GetXHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 11; SumSQ.u64 = 11; Count.u64 = 11; Min.u64 = 1; Max.u64 = 1; 
l1gcache_24.GetSXHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.GetSMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 114; SumSQ.u64 = 114; Count.u64 = 114; Min.u64 = 1; Max.u64 = 1; 
l1gcache_24.GetXMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 41; SumSQ.u64 = 41; Count.u64 = 41; Min.u64 = 1; Max.u64 = 1; 
l1gcache_24.GetSXMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.GetSMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.GetXMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.GetSXMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.CacheHits : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 211; SumSQ.u64 = 211; Count.u64 = 211; Min.u64 = 1; Max.u64 = 1; 
l1gcache_24.CacheMisses : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 155; SumSQ.u64 = 155; Count.u64 = 155; Min.u64 = 1; Max.u64 = 1; 
l1gcache_24.stateEvent_AckPut_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.eventSent_PutS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.eventSent_PutE : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.stateEvent_GetS_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 49; SumSQ.u64 = 49; Count.u64 = 49; Min.u64 = 1; Max.u64 = 1; 
l1gcache_24.stateEvent_GetX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 66; SumSQ.u64 = 66; Count.u64 = 66; Min.u64 = 1; Max.u64 = 1; 
l1gcache_24.stateEvent_GetSX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.stateEvent_FlushLine_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.stateEvent_FlushLineInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.stateEvent_FetchInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.stateEvent_ForceInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.stateEvent_FetchInvX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; Min.u64 = 1; Max.u64 = 1; 
l1gcache_24.evict_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.TotalEventsReceived : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 594; SumSQ.u64 = 594; Count.u64 = 594; Min.u64 = 1; Max.u64 = 1; 
l1gcache_24.TotalEventsReplayed : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 61; SumSQ.u64 = 61; Count.u64 = 61; Min.u64 = 1; Max.u64 = 1; 
l1gcache_24.Put_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.Get_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.AckMove_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.GetS_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.Write_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.GetSX_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.GetSResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.WriteResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.CustomReq_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.CustomResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.CustomAck_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.NULLCMD_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.GetS_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 238; SumSQ.u64 = 238; Count.u64 = 238; Min.u64 = 1; Max.u64 = 1; 
l1gcache_24.GetX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.GetSX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.Write_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 128; SumSQ.u64 = 128; Count.u64 = 128; Min.u64 = 1; Max.u64 = 1; 
l1gcache_24.FlushLine_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.FlushLineInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.FlushAll_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.GetSResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 47; SumSQ.u64 = 47; Count.u64 = 47; Min.u64 = 1; Max.u64 = 1; 
l1gcache_24.GetXResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 108; SumSQ.u64 = 108; Count.u64 = 108; Min.u64 = 1; Max.u64 = 1; 
l1gcache_24.FlushLineResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.FlushAllResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.Inv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 33; SumSQ.u64 = 33; Count.u64 = 33; Min.u64 = 1; Max.u64 = 1; 
l1gcache_24.ForceInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.Fetch_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.FetchInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 6; SumSQ.u64 = 6; Count.u64 = 6; Min.u64 = 1; Max.u64 = 1; 
l1gcache_24.FetchInvX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 34; SumSQ.u64 = 34; Count.u64 = 34; Min.u64 = 1; Max.u64 = 1; 
l1gcache_24.ForwardFlush_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.UnblockFlush_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.NACK_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.AckPut_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.MSHR_occupancy : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 66320; SumSQ.u64 = 1842908; Count.u64 = 172531049; Min.u64 = 0; Max.u64 = 40; 
l1gcache_24.Bank_conflicts : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.default_stat : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.stateEvent_GetS_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 114; SumSQ.u64 = 114; Count.u64 = 114; Min.u64 = 1; Max.u64 = 1; 
l1gcache_25.stateEvent_GetS_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 72; SumSQ.u64 = 72; Count.u64 = 72; Min.u64 = 1; Max.u64 = 1; 
l1gcache_25.stateEvent_GetS_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 3; SumSQ.u64 = 3; Count.u64 = 3; Min.u64 = 1; Max.u64 = 1; 
l1gcache_25.stateEvent_GetX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 3; SumSQ.u64 = 3; Count.u64 = 3; Min.u64 = 1; Max.u64 = 1; 
l1gcache_25.stateEvent_GetX_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 38; SumSQ.u64 = 38; Count.u64 = 38; Min.u64 = 1; Max.u64 = 1; 
l1gcache_25.stateEvent_GetX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 21; SumSQ.u64 = 21; Count.u64 = 21; Min.u64 = 1; Max.u64 = 1; 
l1gcache_25.stateEvent_GetSX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.stateEvent_GetSX_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.stateEvent_GetSX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.stateEvent_GetSResp_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 47; SumSQ.u64 = 47; Count.u64 = 47; Min.u64 = 1; Max.u64 = 1; 
l1gcache_25.stateEvent_GetXResp_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 67; SumSQ.u64 = 67; Count.u64 = 67; Min.u64 = 1; Max.u64 = 1; 
l1gcache_25.stateEvent_GetXResp_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 5; SumSQ.u64 = 5; Count.u64 = 5; Min.u64 = 1; Max.u64 = 1; 
l1gcache_25.stateEvent_GetXResp_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 36; SumSQ.u64 = 36; Count.u64 = 36; Min.u64 = 1; Max.u64 = 1; 
l1gcache_25.stateEvent_Inv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.stateEvent_Inv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 35; SumSQ.u64 = 35; Count.u64 = 35; Min.u64 = 1; Max.u64 = 1; 
l1gcache_25.stateEvent_Inv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.stateEvent_Inv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.stateEvent_Inv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
l1gcache_25.stateEvent_Inv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.stateEvent_Inv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.stateEvent_FetchInvX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.stateEvent_FetchInvX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 34; SumSQ.u64 = 34; Count.u64 = 34; Min.u64 = 1; Max.u64 = 1; 
l1gcache_25.stateEvent_FetchInvX_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.stateEvent_FetchInvX_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.stateEvent_FetchInvX_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.stateEvent_FetchInvX_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.stateEvent_Fetch_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.stateEvent_Fetch_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.stateEvent_Fetch_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.stateEvent_Fetch_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.stateEvent_Fetch_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.stateEvent_Fetch_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.stateEvent_Fetch_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.stateEvent_FetchInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.stateEvent_FetchInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.stateEvent_FetchInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 3; SumSQ.u64 = 3; Count.u64 = 3; Min.u64 = 1; Max.u64 = 1; 
l1gcache_25.stateEvent_FetchInv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.stateEvent_FetchInv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.stateEvent_FetchInv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.stateEvent_FetchInv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.stateEvent_FetchInv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.stateEvent_ForceInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.stateEvent_ForceInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.stateEvent_ForceInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.stateEvent_ForceInv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.stateEvent_ForceInv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.stateEvent_ForceInv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.stateEvent_ForceInv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.stateEvent_ForceInv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.stateEvent_FlushLine_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.stateEvent_FlushLine_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.stateEvent_FlushLine_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.stateEvent_FlushLineInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.stateEvent_FlushLineInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.stateEvent_FlushLineInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.stateEvent_FlushLineResp_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.eventSent_GetS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 114; SumSQ.u64 = 114; Count.u64 = 114; Min.u64 = 1; Max.u64 = 1; 
l1gcache_25.eventSent_GetX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 41; SumSQ.u64 = 41; Count.u64 = 41; Min.u64 = 1; Max.u64 = 1; 
l1gcache_25.eventSent_GetSX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.eventSent_Write : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.eventSent_PutM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.eventSent_NACK : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.eventSent_FlushLine : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.eventSent_FlushLineInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.eventSent_FlushAll : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.eventSent_FetchResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 3; SumSQ.u64 = 3; Count.u64 = 3; Min.u64 = 1; Max.u64 = 1; 
l1gcache_25.eventSent_FetchXResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 35; SumSQ.u64 = 35; Count.u64 = 35; Min.u64 = 1; Max.u64 = 1; 
l1gcache_25.eventSent_AckInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 37; SumSQ.u64 = 37; Count.u64 = 37; Min.u64 = 1; Max.u64 = 1; 
l1gcache_25.eventSent_AckFlush : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.eventSent_GetSResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 238; SumSQ.u64 = 238; Count.u64 = 238; Min.u64 = 1; Max.u64 = 1; 
l1gcache_25.eventSent_GetXResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.eventSent_WriteResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 128; SumSQ.u64 = 128; Count.u64 = 128; Min.u64 = 1; Max.u64 = 1; 
l1gcache_25.eventSent_FlushLineResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.eventSent_FlushAllResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.eventSent_Put : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.eventSent_Get : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.eventSent_AckMove : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.eventSent_CustomReq : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.eventSent_CustomResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.eventSent_CustomAck : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.EventStalledForLockedCacheline : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.evict_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 116; SumSQ.u64 = 116; Count.u64 = 116; Min.u64 = 1; Max.u64 = 1; 
l1gcache_25.evict_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.evict_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.evict_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.evict_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.evict_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.evict_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.latency_GetS_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 32351; SumSQ.u64 = 23897221; Count.u64 = 124; Min.u64 = 29; Max.u64 = 1095; 
l1gcache_25.latency_GetS_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 37688; SumSQ.u64 = 15320006; Count.u64 = 114; Min.u64 = 136; Max.u64 = 930; 
l1gcache_25.latency_GetX_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 4675; SumSQ.u64 = 608545; Count.u64 = 87; Min.u64 = 29; Max.u64 = 259; 
l1gcache_25.latency_GetX_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 744; SumSQ.u64 = 185376; Count.u64 = 3; Min.u64 = 224; Max.u64 = 260; 
l1gcache_25.latency_GetX_upgrade : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 8556; SumSQ.u64 = 1934608; Count.u64 = 38; Min.u64 = 200; Max.u64 = 311; 
l1gcache_25.latency_GetSX_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.latency_GetSX_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.latency_GetSX_upgrade : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.latency_FlushLine : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.latency_FlushLine_fail : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.latency_FlushLineInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.latency_FlushLineInv_fail : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.latency_FlushAll : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.GetSHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 74; SumSQ.u64 = 74; Count.u64 = 74; Min.u64 = 1; Max.u64 = 1; 
l1gcache_25.GetXHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 76; SumSQ.u64 = 76; Count.u64 = 76; Min.u64 = 1; Max.u64 = 1; 
l1gcache_25.GetSXHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.GetSHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 50; SumSQ.u64 = 50; Count.u64 = 50; Min.u64 = 1; Max.u64 = 1; 
l1gcache_25.GetXHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 11; SumSQ.u64 = 11; Count.u64 = 11; Min.u64 = 1; Max.u64 = 1; 
l1gcache_25.GetSXHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.GetSMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 114; SumSQ.u64 = 114; Count.u64 = 114; Min.u64 = 1; Max.u64 = 1; 
l1gcache_25.GetXMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 41; SumSQ.u64 = 41; Count.u64 = 41; Min.u64 = 1; Max.u64 = 1; 
l1gcache_25.GetSXMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.GetSMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.GetXMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.GetSXMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.CacheHits : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 211; SumSQ.u64 = 211; Count.u64 = 211; Min.u64 = 1; Max.u64 = 1; 
l1gcache_25.CacheMisses : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 155; SumSQ.u64 = 155; Count.u64 = 155; Min.u64 = 1; Max.u64 = 1; 
l1gcache_25.stateEvent_AckPut_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.eventSent_PutS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.eventSent_PutE : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.stateEvent_GetS_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 49; SumSQ.u64 = 49; Count.u64 = 49; Min.u64 = 1; Max.u64 = 1; 
l1gcache_25.stateEvent_GetX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 66; SumSQ.u64 = 66; Count.u64 = 66; Min.u64 = 1; Max.u64 = 1; 
l1gcache_25.stateEvent_GetSX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.stateEvent_FlushLine_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.stateEvent_FlushLineInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.stateEvent_FetchInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.stateEvent_ForceInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.stateEvent_FetchInvX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; Min.u64 = 1; Max.u64 = 1; 
l1gcache_25.evict_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.TotalEventsReceived : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 596; SumSQ.u64 = 596; Count.u64 = 596; Min.u64 = 1; Max.u64 = 1; 
l1gcache_25.TotalEventsReplayed : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 61; SumSQ.u64 = 61; Count.u64 = 61; Min.u64 = 1; Max.u64 = 1; 
l1gcache_25.Put_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.Get_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.AckMove_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.GetS_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.Write_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.GetSX_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.GetSResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.WriteResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.CustomReq_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.CustomResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.CustomAck_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.NULLCMD_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.GetS_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 238; SumSQ.u64 = 238; Count.u64 = 238; Min.u64 = 1; Max.u64 = 1; 
l1gcache_25.GetX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.GetSX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.Write_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 128; SumSQ.u64 = 128; Count.u64 = 128; Min.u64 = 1; Max.u64 = 1; 
l1gcache_25.FlushLine_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.FlushLineInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.FlushAll_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.GetSResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 47; SumSQ.u64 = 47; Count.u64 = 47; Min.u64 = 1; Max.u64 = 1; 
l1gcache_25.GetXResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 108; SumSQ.u64 = 108; Count.u64 = 108; Min.u64 = 1; Max.u64 = 1; 
l1gcache_25.FlushLineResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.FlushAllResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.Inv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 37; SumSQ.u64 = 37; Count.u64 = 37; Min.u64 = 1; Max.u64 = 1; 
l1gcache_25.ForceInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.Fetch_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.FetchInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 3; SumSQ.u64 = 3; Count.u64 = 3; Min.u64 = 1; Max.u64 = 1; 
l1gcache_25.FetchInvX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 35; SumSQ.u64 = 35; Count.u64 = 35; Min.u64 = 1; Max.u64 = 1; 
l1gcache_25.ForwardFlush_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.UnblockFlush_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.NACK_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.AckPut_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.MSHR_occupancy : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 68886; SumSQ.u64 = 1927572; Count.u64 = 172531049; Min.u64 = 0; Max.u64 = 40; 
l1gcache_25.Bank_conflicts : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.default_stat : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.stateEvent_GetS_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 114; SumSQ.u64 = 114; Count.u64 = 114; Min.u64 = 1; Max.u64 = 1; 
l1gcache_26.stateEvent_GetS_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 72; SumSQ.u64 = 72; Count.u64 = 72; Min.u64 = 1; Max.u64 = 1; 
l1gcache_26.stateEvent_GetS_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; Min.u64 = 1; Max.u64 = 1; 
l1gcache_26.stateEvent_GetX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 3; SumSQ.u64 = 3; Count.u64 = 3; Min.u64 = 1; Max.u64 = 1; 
l1gcache_26.stateEvent_GetX_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 38; SumSQ.u64 = 38; Count.u64 = 38; Min.u64 = 1; Max.u64 = 1; 
l1gcache_26.stateEvent_GetX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 21; SumSQ.u64 = 21; Count.u64 = 21; Min.u64 = 1; Max.u64 = 1; 
l1gcache_26.stateEvent_GetSX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.stateEvent_GetSX_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.stateEvent_GetSX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.stateEvent_GetSResp_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 47; SumSQ.u64 = 47; Count.u64 = 47; Min.u64 = 1; Max.u64 = 1; 
l1gcache_26.stateEvent_GetXResp_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 67; SumSQ.u64 = 67; Count.u64 = 67; Min.u64 = 1; Max.u64 = 1; 
l1gcache_26.stateEvent_GetXResp_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 7; SumSQ.u64 = 7; Count.u64 = 7; Min.u64 = 1; Max.u64 = 1; 
l1gcache_26.stateEvent_GetXResp_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 34; SumSQ.u64 = 34; Count.u64 = 34; Min.u64 = 1; Max.u64 = 1; 
l1gcache_26.stateEvent_Inv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.stateEvent_Inv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 35; SumSQ.u64 = 35; Count.u64 = 35; Min.u64 = 1; Max.u64 = 1; 
l1gcache_26.stateEvent_Inv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.stateEvent_Inv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.stateEvent_Inv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 4; SumSQ.u64 = 4; Count.u64 = 4; Min.u64 = 1; Max.u64 = 1; 
l1gcache_26.stateEvent_Inv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.stateEvent_Inv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.stateEvent_FetchInvX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.stateEvent_FetchInvX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 34; SumSQ.u64 = 34; Count.u64 = 34; Min.u64 = 1; Max.u64 = 1; 
l1gcache_26.stateEvent_FetchInvX_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.stateEvent_FetchInvX_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.stateEvent_FetchInvX_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.stateEvent_FetchInvX_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.stateEvent_Fetch_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.stateEvent_Fetch_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.stateEvent_Fetch_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.stateEvent_Fetch_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.stateEvent_Fetch_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.stateEvent_Fetch_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.stateEvent_Fetch_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.stateEvent_FetchInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.stateEvent_FetchInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.stateEvent_FetchInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; Min.u64 = 1; Max.u64 = 1; 
l1gcache_26.stateEvent_FetchInv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.stateEvent_FetchInv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.stateEvent_FetchInv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.stateEvent_FetchInv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.stateEvent_FetchInv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.stateEvent_ForceInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.stateEvent_ForceInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.stateEvent_ForceInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.stateEvent_ForceInv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.stateEvent_ForceInv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.stateEvent_ForceInv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.stateEvent_ForceInv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.stateEvent_ForceInv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.stateEvent_FlushLine_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.stateEvent_FlushLine_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.stateEvent_FlushLine_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.stateEvent_FlushLineInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.stateEvent_FlushLineInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.stateEvent_FlushLineInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.stateEvent_FlushLineResp_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.eventSent_GetS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 114; SumSQ.u64 = 114; Count.u64 = 114; Min.u64 = 1; Max.u64 = 1; 
l1gcache_26.eventSent_GetX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 41; SumSQ.u64 = 41; Count.u64 = 41; Min.u64 = 1; Max.u64 = 1; 
l1gcache_26.eventSent_GetSX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.eventSent_Write : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.eventSent_PutM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.eventSent_NACK : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.eventSent_FlushLine : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.eventSent_FlushLineInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.eventSent_FlushAll : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.eventSent_FetchResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; Min.u64 = 1; Max.u64 = 1; 
l1gcache_26.eventSent_FetchXResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 35; SumSQ.u64 = 35; Count.u64 = 35; Min.u64 = 1; Max.u64 = 1; 
l1gcache_26.eventSent_AckInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 39; SumSQ.u64 = 39; Count.u64 = 39; Min.u64 = 1; Max.u64 = 1; 
l1gcache_26.eventSent_AckFlush : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.eventSent_GetSResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 238; SumSQ.u64 = 238; Count.u64 = 238; Min.u64 = 1; Max.u64 = 1; 
l1gcache_26.eventSent_GetXResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.eventSent_WriteResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 128; SumSQ.u64 = 128; Count.u64 = 128; Min.u64 = 1; Max.u64 = 1; 
l1gcache_26.eventSent_FlushLineResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.eventSent_FlushAllResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.eventSent_Put : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.eventSent_Get : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.eventSent_AckMove : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.eventSent_CustomReq : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.eventSent_CustomResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.eventSent_CustomAck : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.EventStalledForLockedCacheline : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.evict_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 116; SumSQ.u64 = 116; Count.u64 = 116; Min.u64 = 1; Max.u64 = 1; 
l1gcache_26.evict_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.evict_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.evict_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.evict_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.evict_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.evict_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.latency_GetS_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 32457; SumSQ.u64 = 25099943; Count.u64 = 124; Min.u64 = 29; Max.u64 = 1125; 
l1gcache_26.latency_GetS_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 37970; SumSQ.u64 = 15637472; Count.u64 = 114; Min.u64 = 161; Max.u64 = 957; 
l1gcache_26.latency_GetX_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 4736; SumSQ.u64 = 636342; Count.u64 = 87; Min.u64 = 29; Max.u64 = 258; 
l1gcache_26.latency_GetX_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 771; SumSQ.u64 = 198201; Count.u64 = 3; Min.u64 = 251; Max.u64 = 260; 
l1gcache_26.latency_GetX_upgrade : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 8718; SumSQ.u64 = 2015438; Count.u64 = 38; Min.u64 = 222; Max.u64 = 306; 
l1gcache_26.latency_GetSX_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.latency_GetSX_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.latency_GetSX_upgrade : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.latency_FlushLine : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.latency_FlushLine_fail : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.latency_FlushLineInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.latency_FlushLineInv_fail : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.latency_FlushAll : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.GetSHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 74; SumSQ.u64 = 74; Count.u64 = 74; Min.u64 = 1; Max.u64 = 1; 
l1gcache_26.GetXHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 76; SumSQ.u64 = 76; Count.u64 = 76; Min.u64 = 1; Max.u64 = 1; 
l1gcache_26.GetSXHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.GetSHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 50; SumSQ.u64 = 50; Count.u64 = 50; Min.u64 = 1; Max.u64 = 1; 
l1gcache_26.GetXHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 11; SumSQ.u64 = 11; Count.u64 = 11; Min.u64 = 1; Max.u64 = 1; 
l1gcache_26.GetSXHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.GetSMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 114; SumSQ.u64 = 114; Count.u64 = 114; Min.u64 = 1; Max.u64 = 1; 
l1gcache_26.GetXMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 41; SumSQ.u64 = 41; Count.u64 = 41; Min.u64 = 1; Max.u64 = 1; 
l1gcache_26.GetSXMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.GetSMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.GetXMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.GetSXMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.CacheHits : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 211; SumSQ.u64 = 211; Count.u64 = 211; Min.u64 = 1; Max.u64 = 1; 
l1gcache_26.CacheMisses : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 155; SumSQ.u64 = 155; Count.u64 = 155; Min.u64 = 1; Max.u64 = 1; 
l1gcache_26.stateEvent_AckPut_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.eventSent_PutS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.eventSent_PutE : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.stateEvent_GetS_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 51; SumSQ.u64 = 51; Count.u64 = 51; Min.u64 = 1; Max.u64 = 1; 
l1gcache_26.stateEvent_GetX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 66; SumSQ.u64 = 66; Count.u64 = 66; Min.u64 = 1; Max.u64 = 1; 
l1gcache_26.stateEvent_GetSX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.stateEvent_FlushLine_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.stateEvent_FlushLineInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.stateEvent_FetchInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.stateEvent_ForceInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.stateEvent_FetchInvX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; Min.u64 = 1; Max.u64 = 1; 
l1gcache_26.evict_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.TotalEventsReceived : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 596; SumSQ.u64 = 596; Count.u64 = 596; Min.u64 = 1; Max.u64 = 1; 
l1gcache_26.TotalEventsReplayed : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 61; SumSQ.u64 = 61; Count.u64 = 61; Min.u64 = 1; Max.u64 = 1; 
l1gcache_26.Put_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.Get_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.AckMove_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.GetS_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.Write_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.GetSX_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.GetSResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.WriteResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.CustomReq_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.CustomResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.CustomAck_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.NULLCMD_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.GetS_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 238; SumSQ.u64 = 238; Count.u64 = 238; Min.u64 = 1; Max.u64 = 1; 
l1gcache_26.GetX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.GetSX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.Write_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 128; SumSQ.u64 = 128; Count.u64 = 128; Min.u64 = 1; Max.u64 = 1; 
l1gcache_26.FlushLine_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.FlushLineInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.FlushAll_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.GetSResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 47; SumSQ.u64 = 47; Count.u64 = 47; Min.u64 = 1; Max.u64 = 1; 
l1gcache_26.GetXResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 108; SumSQ.u64 = 108; Count.u64 = 108; Min.u64 = 1; Max.u64 = 1; 
l1gcache_26.FlushLineResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.FlushAllResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.Inv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 39; SumSQ.u64 = 39; Count.u64 = 39; Min.u64 = 1; Max.u64 = 1; 
l1gcache_26.ForceInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.Fetch_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.FetchInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; Min.u64 = 1; Max.u64 = 1; 
l1gcache_26.FetchInvX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 35; SumSQ.u64 = 35; Count.u64 = 35; Min.u64 = 1; Max.u64 = 1; 
l1gcache_26.ForwardFlush_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.UnblockFlush_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.NACK_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.AckPut_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.MSHR_occupancy : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 70056; SumSQ.u64 = 1904670; Count.u64 = 172531049; Min.u64 = 0; Max.u64 = 40; 
l1gcache_26.Bank_conflicts : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.default_stat : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.stateEvent_GetS_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 114; SumSQ.u64 = 114; Count.u64 = 114; Min.u64 = 1; Max.u64 = 1; 
l1gcache_27.stateEvent_GetS_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 72; SumSQ.u64 = 72; Count.u64 = 72; Min.u64 = 1; Max.u64 = 1; 
l1gcache_27.stateEvent_GetS_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.stateEvent_GetX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
l1gcache_27.stateEvent_GetX_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 39; SumSQ.u64 = 39; Count.u64 = 39; Min.u64 = 1; Max.u64 = 1; 
l1gcache_27.stateEvent_GetX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 21; SumSQ.u64 = 21; Count.u64 = 21; Min.u64 = 1; Max.u64 = 1; 
l1gcache_27.stateEvent_GetSX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.stateEvent_GetSX_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.stateEvent_GetSX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.stateEvent_GetSResp_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 47; SumSQ.u64 = 47; Count.u64 = 47; Min.u64 = 1; Max.u64 = 1; 
l1gcache_27.stateEvent_GetXResp_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 67; SumSQ.u64 = 67; Count.u64 = 67; Min.u64 = 1; Max.u64 = 1; 
l1gcache_27.stateEvent_GetXResp_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 6; SumSQ.u64 = 6; Count.u64 = 6; Min.u64 = 1; Max.u64 = 1; 
l1gcache_27.stateEvent_GetXResp_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 35; SumSQ.u64 = 35; Count.u64 = 35; Min.u64 = 1; Max.u64 = 1; 
l1gcache_27.stateEvent_Inv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.stateEvent_Inv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 35; SumSQ.u64 = 35; Count.u64 = 35; Min.u64 = 1; Max.u64 = 1; 
l1gcache_27.stateEvent_Inv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.stateEvent_Inv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.stateEvent_Inv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 4; SumSQ.u64 = 4; Count.u64 = 4; Min.u64 = 1; Max.u64 = 1; 
l1gcache_27.stateEvent_Inv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.stateEvent_Inv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.stateEvent_FetchInvX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.stateEvent_FetchInvX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 35; SumSQ.u64 = 35; Count.u64 = 35; Min.u64 = 1; Max.u64 = 1; 
l1gcache_27.stateEvent_FetchInvX_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.stateEvent_FetchInvX_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.stateEvent_FetchInvX_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.stateEvent_FetchInvX_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.stateEvent_Fetch_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.stateEvent_Fetch_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.stateEvent_Fetch_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.stateEvent_Fetch_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.stateEvent_Fetch_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.stateEvent_Fetch_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.stateEvent_Fetch_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.stateEvent_FetchInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.stateEvent_FetchInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.stateEvent_FetchInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
l1gcache_27.stateEvent_FetchInv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.stateEvent_FetchInv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.stateEvent_FetchInv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.stateEvent_FetchInv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.stateEvent_FetchInv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.stateEvent_ForceInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.stateEvent_ForceInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.stateEvent_ForceInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.stateEvent_ForceInv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.stateEvent_ForceInv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.stateEvent_ForceInv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.stateEvent_ForceInv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.stateEvent_ForceInv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.stateEvent_FlushLine_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.stateEvent_FlushLine_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.stateEvent_FlushLine_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.stateEvent_FlushLineInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.stateEvent_FlushLineInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.stateEvent_FlushLineInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.stateEvent_FlushLineResp_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.eventSent_GetS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 114; SumSQ.u64 = 114; Count.u64 = 114; Min.u64 = 1; Max.u64 = 1; 
l1gcache_27.eventSent_GetX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 41; SumSQ.u64 = 41; Count.u64 = 41; Min.u64 = 1; Max.u64 = 1; 
l1gcache_27.eventSent_GetSX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.eventSent_Write : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.eventSent_PutM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.eventSent_NACK : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.eventSent_FlushLine : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.eventSent_FlushLineInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.eventSent_FlushAll : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.eventSent_FetchResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
l1gcache_27.eventSent_FetchXResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 36; SumSQ.u64 = 36; Count.u64 = 36; Min.u64 = 1; Max.u64 = 1; 
l1gcache_27.eventSent_AckInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 39; SumSQ.u64 = 39; Count.u64 = 39; Min.u64 = 1; Max.u64 = 1; 
l1gcache_27.eventSent_AckFlush : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.eventSent_GetSResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 238; SumSQ.u64 = 238; Count.u64 = 238; Min.u64 = 1; Max.u64 = 1; 
l1gcache_27.eventSent_GetXResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.eventSent_WriteResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 128; SumSQ.u64 = 128; Count.u64 = 128; Min.u64 = 1; Max.u64 = 1; 
l1gcache_27.eventSent_FlushLineResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.eventSent_FlushAllResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.eventSent_Put : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.eventSent_Get : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.eventSent_AckMove : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.eventSent_CustomReq : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.eventSent_CustomResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.eventSent_CustomAck : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.EventStalledForLockedCacheline : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.evict_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 116; SumSQ.u64 = 116; Count.u64 = 116; Min.u64 = 1; Max.u64 = 1; 
l1gcache_27.evict_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.evict_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.evict_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.evict_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.evict_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.evict_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.latency_GetS_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 32872; SumSQ.u64 = 26665926; Count.u64 = 124; Min.u64 = 29; Max.u64 = 1159; 
l1gcache_27.latency_GetS_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 39191; SumSQ.u64 = 16862301; Count.u64 = 114; Min.u64 = 159; Max.u64 = 991; 
l1gcache_27.latency_GetX_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 4702; SumSQ.u64 = 619414; Count.u64 = 87; Min.u64 = 29; Max.u64 = 258; 
l1gcache_27.latency_GetX_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 517; SumSQ.u64 = 133645; Count.u64 = 2; Min.u64 = 258; Max.u64 = 259; 
l1gcache_27.latency_GetX_upgrade : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 8997; SumSQ.u64 = 2093157; Count.u64 = 39; Min.u64 = 222; Max.u64 = 303; 
l1gcache_27.latency_GetSX_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.latency_GetSX_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.latency_GetSX_upgrade : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.latency_FlushLine : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.latency_FlushLine_fail : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.latency_FlushLineInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.latency_FlushLineInv_fail : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.latency_FlushAll : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.GetSHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 75; SumSQ.u64 = 75; Count.u64 = 75; Min.u64 = 1; Max.u64 = 1; 
l1gcache_27.GetXHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 76; SumSQ.u64 = 76; Count.u64 = 76; Min.u64 = 1; Max.u64 = 1; 
l1gcache_27.GetSXHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.GetSHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 49; SumSQ.u64 = 49; Count.u64 = 49; Min.u64 = 1; Max.u64 = 1; 
l1gcache_27.GetXHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 11; SumSQ.u64 = 11; Count.u64 = 11; Min.u64 = 1; Max.u64 = 1; 
l1gcache_27.GetSXHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.GetSMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 114; SumSQ.u64 = 114; Count.u64 = 114; Min.u64 = 1; Max.u64 = 1; 
l1gcache_27.GetXMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 41; SumSQ.u64 = 41; Count.u64 = 41; Min.u64 = 1; Max.u64 = 1; 
l1gcache_27.GetSXMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.GetSMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.GetXMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.GetSXMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.CacheHits : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 211; SumSQ.u64 = 211; Count.u64 = 211; Min.u64 = 1; Max.u64 = 1; 
l1gcache_27.CacheMisses : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 155; SumSQ.u64 = 155; Count.u64 = 155; Min.u64 = 1; Max.u64 = 1; 
l1gcache_27.stateEvent_AckPut_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.eventSent_PutS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.eventSent_PutE : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.stateEvent_GetS_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 52; SumSQ.u64 = 52; Count.u64 = 52; Min.u64 = 1; Max.u64 = 1; 
l1gcache_27.stateEvent_GetX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 66; SumSQ.u64 = 66; Count.u64 = 66; Min.u64 = 1; Max.u64 = 1; 
l1gcache_27.stateEvent_GetSX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.stateEvent_FlushLine_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.stateEvent_FlushLineInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.stateEvent_FetchInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.stateEvent_ForceInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.stateEvent_FetchInvX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; Min.u64 = 1; Max.u64 = 1; 
l1gcache_27.evict_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.TotalEventsReceived : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 598; SumSQ.u64 = 598; Count.u64 = 598; Min.u64 = 1; Max.u64 = 1; 
l1gcache_27.TotalEventsReplayed : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 60; SumSQ.u64 = 60; Count.u64 = 60; Min.u64 = 1; Max.u64 = 1; 
l1gcache_27.Put_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.Get_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.AckMove_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.GetS_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.Write_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.GetSX_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.GetSResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.WriteResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.CustomReq_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.CustomResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.CustomAck_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.NULLCMD_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.GetS_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 238; SumSQ.u64 = 238; Count.u64 = 238; Min.u64 = 1; Max.u64 = 1; 
l1gcache_27.GetX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.GetSX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.Write_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 128; SumSQ.u64 = 128; Count.u64 = 128; Min.u64 = 1; Max.u64 = 1; 
l1gcache_27.FlushLine_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.FlushLineInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.FlushAll_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.GetSResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 47; SumSQ.u64 = 47; Count.u64 = 47; Min.u64 = 1; Max.u64 = 1; 
l1gcache_27.GetXResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 108; SumSQ.u64 = 108; Count.u64 = 108; Min.u64 = 1; Max.u64 = 1; 
l1gcache_27.FlushLineResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.FlushAllResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.Inv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 39; SumSQ.u64 = 39; Count.u64 = 39; Min.u64 = 1; Max.u64 = 1; 
l1gcache_27.ForceInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.Fetch_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.FetchInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
l1gcache_27.FetchInvX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 36; SumSQ.u64 = 36; Count.u64 = 36; Min.u64 = 1; Max.u64 = 1; 
l1gcache_27.ForwardFlush_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.UnblockFlush_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.NACK_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.AckPut_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.MSHR_occupancy : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 72038; SumSQ.u64 = 1936244; Count.u64 = 172531049; Min.u64 = 0; Max.u64 = 40; 
l1gcache_27.Bank_conflicts : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.default_stat : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.stateEvent_GetS_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 114; SumSQ.u64 = 114; Count.u64 = 114; Min.u64 = 1; Max.u64 = 1; 
l1gcache_28.stateEvent_GetS_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 72; SumSQ.u64 = 72; Count.u64 = 72; Min.u64 = 1; Max.u64 = 1; 
l1gcache_28.stateEvent_GetS_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; Min.u64 = 1; Max.u64 = 1; 
l1gcache_28.stateEvent_GetX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
l1gcache_28.stateEvent_GetX_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 39; SumSQ.u64 = 39; Count.u64 = 39; Min.u64 = 1; Max.u64 = 1; 
l1gcache_28.stateEvent_GetX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 21; SumSQ.u64 = 21; Count.u64 = 21; Min.u64 = 1; Max.u64 = 1; 
l1gcache_28.stateEvent_GetSX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.stateEvent_GetSX_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.stateEvent_GetSX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.stateEvent_GetSResp_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 47; SumSQ.u64 = 47; Count.u64 = 47; Min.u64 = 1; Max.u64 = 1; 
l1gcache_28.stateEvent_GetXResp_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 67; SumSQ.u64 = 67; Count.u64 = 67; Min.u64 = 1; Max.u64 = 1; 
l1gcache_28.stateEvent_GetXResp_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 4; SumSQ.u64 = 4; Count.u64 = 4; Min.u64 = 1; Max.u64 = 1; 
l1gcache_28.stateEvent_GetXResp_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 37; SumSQ.u64 = 37; Count.u64 = 37; Min.u64 = 1; Max.u64 = 1; 
l1gcache_28.stateEvent_Inv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.stateEvent_Inv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 33; SumSQ.u64 = 33; Count.u64 = 33; Min.u64 = 1; Max.u64 = 1; 
l1gcache_28.stateEvent_Inv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.stateEvent_Inv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.stateEvent_Inv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
l1gcache_28.stateEvent_Inv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.stateEvent_Inv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.stateEvent_FetchInvX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.stateEvent_FetchInvX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 33; SumSQ.u64 = 33; Count.u64 = 33; Min.u64 = 1; Max.u64 = 1; 
l1gcache_28.stateEvent_FetchInvX_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.stateEvent_FetchInvX_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.stateEvent_FetchInvX_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.stateEvent_FetchInvX_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.stateEvent_Fetch_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.stateEvent_Fetch_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.stateEvent_Fetch_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.stateEvent_Fetch_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.stateEvent_Fetch_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.stateEvent_Fetch_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.stateEvent_Fetch_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.stateEvent_FetchInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.stateEvent_FetchInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.stateEvent_FetchInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 4; SumSQ.u64 = 4; Count.u64 = 4; Min.u64 = 1; Max.u64 = 1; 
l1gcache_28.stateEvent_FetchInv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.stateEvent_FetchInv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.stateEvent_FetchInv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.stateEvent_FetchInv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.stateEvent_FetchInv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.stateEvent_ForceInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.stateEvent_ForceInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.stateEvent_ForceInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.stateEvent_ForceInv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.stateEvent_ForceInv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.stateEvent_ForceInv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.stateEvent_ForceInv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.stateEvent_ForceInv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.stateEvent_FlushLine_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.stateEvent_FlushLine_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.stateEvent_FlushLine_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.stateEvent_FlushLineInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.stateEvent_FlushLineInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.stateEvent_FlushLineInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.stateEvent_FlushLineResp_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.eventSent_GetS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 114; SumSQ.u64 = 114; Count.u64 = 114; Min.u64 = 1; Max.u64 = 1; 
l1gcache_28.eventSent_GetX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 41; SumSQ.u64 = 41; Count.u64 = 41; Min.u64 = 1; Max.u64 = 1; 
l1gcache_28.eventSent_GetSX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.eventSent_Write : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.eventSent_PutM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.eventSent_NACK : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.eventSent_FlushLine : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.eventSent_FlushLineInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.eventSent_FlushAll : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.eventSent_FetchResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 4; SumSQ.u64 = 4; Count.u64 = 4; Min.u64 = 1; Max.u64 = 1; 
l1gcache_28.eventSent_FetchXResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 34; SumSQ.u64 = 34; Count.u64 = 34; Min.u64 = 1; Max.u64 = 1; 
l1gcache_28.eventSent_AckInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 35; SumSQ.u64 = 35; Count.u64 = 35; Min.u64 = 1; Max.u64 = 1; 
l1gcache_28.eventSent_AckFlush : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.eventSent_GetSResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 238; SumSQ.u64 = 238; Count.u64 = 238; Min.u64 = 1; Max.u64 = 1; 
l1gcache_28.eventSent_GetXResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.eventSent_WriteResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 128; SumSQ.u64 = 128; Count.u64 = 128; Min.u64 = 1; Max.u64 = 1; 
l1gcache_28.eventSent_FlushLineResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.eventSent_FlushAllResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.eventSent_Put : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.eventSent_Get : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.eventSent_AckMove : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.eventSent_CustomReq : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.eventSent_CustomResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.eventSent_CustomAck : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.EventStalledForLockedCacheline : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.evict_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 116; SumSQ.u64 = 116; Count.u64 = 116; Min.u64 = 1; Max.u64 = 1; 
l1gcache_28.evict_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.evict_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.evict_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.evict_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.evict_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.evict_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.latency_GetS_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 33800; SumSQ.u64 = 27755316; Count.u64 = 124; Min.u64 = 29; Max.u64 = 1189; 
l1gcache_28.latency_GetS_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 36687; SumSQ.u64 = 14612429; Count.u64 = 114; Min.u64 = 160; Max.u64 = 1021; 
l1gcache_28.latency_GetX_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 4758; SumSQ.u64 = 643752; Count.u64 = 87; Min.u64 = 29; Max.u64 = 257; 
l1gcache_28.latency_GetX_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 518; SumSQ.u64 = 134164; Count.u64 = 2; Min.u64 = 258; Max.u64 = 260; 
l1gcache_28.latency_GetX_upgrade : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 8812; SumSQ.u64 = 1996266; Count.u64 = 39; Min.u64 = 222; Max.u64 = 292; 
l1gcache_28.latency_GetSX_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.latency_GetSX_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.latency_GetSX_upgrade : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.latency_FlushLine : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.latency_FlushLine_fail : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.latency_FlushLineInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.latency_FlushLineInv_fail : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.latency_FlushAll : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.GetSHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 74; SumSQ.u64 = 74; Count.u64 = 74; Min.u64 = 1; Max.u64 = 1; 
l1gcache_28.GetXHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 76; SumSQ.u64 = 76; Count.u64 = 76; Min.u64 = 1; Max.u64 = 1; 
l1gcache_28.GetSXHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.GetSHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 50; SumSQ.u64 = 50; Count.u64 = 50; Min.u64 = 1; Max.u64 = 1; 
l1gcache_28.GetXHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 11; SumSQ.u64 = 11; Count.u64 = 11; Min.u64 = 1; Max.u64 = 1; 
l1gcache_28.GetSXHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.GetSMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 114; SumSQ.u64 = 114; Count.u64 = 114; Min.u64 = 1; Max.u64 = 1; 
l1gcache_28.GetXMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 41; SumSQ.u64 = 41; Count.u64 = 41; Min.u64 = 1; Max.u64 = 1; 
l1gcache_28.GetSXMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.GetSMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.GetXMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.GetSXMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.CacheHits : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 211; SumSQ.u64 = 211; Count.u64 = 211; Min.u64 = 1; Max.u64 = 1; 
l1gcache_28.CacheMisses : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 155; SumSQ.u64 = 155; Count.u64 = 155; Min.u64 = 1; Max.u64 = 1; 
l1gcache_28.stateEvent_AckPut_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.eventSent_PutS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.eventSent_PutE : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.stateEvent_GetS_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 51; SumSQ.u64 = 51; Count.u64 = 51; Min.u64 = 1; Max.u64 = 1; 
l1gcache_28.stateEvent_GetX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 66; SumSQ.u64 = 66; Count.u64 = 66; Min.u64 = 1; Max.u64 = 1; 
l1gcache_28.stateEvent_GetSX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.stateEvent_FlushLine_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.stateEvent_FlushLineInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.stateEvent_FetchInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.stateEvent_ForceInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.stateEvent_FetchInvX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; Min.u64 = 1; Max.u64 = 1; 
l1gcache_28.evict_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.TotalEventsReceived : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 594; SumSQ.u64 = 594; Count.u64 = 594; Min.u64 = 1; Max.u64 = 1; 
l1gcache_28.TotalEventsReplayed : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 61; SumSQ.u64 = 61; Count.u64 = 61; Min.u64 = 1; Max.u64 = 1; 
l1gcache_28.Put_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.Get_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.AckMove_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.GetS_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.Write_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.GetSX_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.GetSResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.WriteResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.CustomReq_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.CustomResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.CustomAck_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.NULLCMD_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.GetS_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 238; SumSQ.u64 = 238; Count.u64 = 238; Min.u64 = 1; Max.u64 = 1; 
l1gcache_28.GetX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.GetSX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.Write_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 128; SumSQ.u64 = 128; Count.u64 = 128; Min.u64 = 1; Max.u64 = 1; 
l1gcache_28.FlushLine_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.FlushLineInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.FlushAll_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.GetSResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 47; SumSQ.u64 = 47; Count.u64 = 47; Min.u64 = 1; Max.u64 = 1; 
l1gcache_28.GetXResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 108; SumSQ.u64 = 108; Count.u64 = 108; Min.u64 = 1; Max.u64 = 1; 
l1gcache_28.FlushLineResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.FlushAllResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.Inv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 35; SumSQ.u64 = 35; Count.u64 = 35; Min.u64 = 1; Max.u64 = 1; 
l1gcache_28.ForceInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.Fetch_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.FetchInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 4; SumSQ.u64 = 4; Count.u64 = 4; Min.u64 = 1; Max.u64 = 1; 
l1gcache_28.FetchInvX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 34; SumSQ.u64 = 34; Count.u64 = 34; Min.u64 = 1; Max.u64 = 1; 
l1gcache_28.ForwardFlush_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.UnblockFlush_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.NACK_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.AckPut_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.MSHR_occupancy : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 69562; SumSQ.u64 = 1894100; Count.u64 = 172531049; Min.u64 = 0; Max.u64 = 40; 
l1gcache_28.Bank_conflicts : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.default_stat : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.stateEvent_GetS_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 114; SumSQ.u64 = 114; Count.u64 = 114; Min.u64 = 1; Max.u64 = 1; 
l1gcache_29.stateEvent_GetS_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 72; SumSQ.u64 = 72; Count.u64 = 72; Min.u64 = 1; Max.u64 = 1; 
l1gcache_29.stateEvent_GetS_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; Min.u64 = 1; Max.u64 = 1; 
l1gcache_29.stateEvent_GetX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
l1gcache_29.stateEvent_GetX_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 39; SumSQ.u64 = 39; Count.u64 = 39; Min.u64 = 1; Max.u64 = 1; 
l1gcache_29.stateEvent_GetX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 21; SumSQ.u64 = 21; Count.u64 = 21; Min.u64 = 1; Max.u64 = 1; 
l1gcache_29.stateEvent_GetSX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.stateEvent_GetSX_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.stateEvent_GetSX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.stateEvent_GetSResp_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 47; SumSQ.u64 = 47; Count.u64 = 47; Min.u64 = 1; Max.u64 = 1; 
l1gcache_29.stateEvent_GetXResp_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 67; SumSQ.u64 = 67; Count.u64 = 67; Min.u64 = 1; Max.u64 = 1; 
l1gcache_29.stateEvent_GetXResp_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 3; SumSQ.u64 = 3; Count.u64 = 3; Min.u64 = 1; Max.u64 = 1; 
l1gcache_29.stateEvent_GetXResp_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 38; SumSQ.u64 = 38; Count.u64 = 38; Min.u64 = 1; Max.u64 = 1; 
l1gcache_29.stateEvent_Inv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.stateEvent_Inv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 34; SumSQ.u64 = 34; Count.u64 = 34; Min.u64 = 1; Max.u64 = 1; 
l1gcache_29.stateEvent_Inv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.stateEvent_Inv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.stateEvent_Inv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; Min.u64 = 1; Max.u64 = 1; 
l1gcache_29.stateEvent_Inv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.stateEvent_Inv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.stateEvent_FetchInvX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.stateEvent_FetchInvX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 34; SumSQ.u64 = 34; Count.u64 = 34; Min.u64 = 1; Max.u64 = 1; 
l1gcache_29.stateEvent_FetchInvX_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.stateEvent_FetchInvX_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.stateEvent_FetchInvX_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.stateEvent_FetchInvX_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.stateEvent_Fetch_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.stateEvent_Fetch_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.stateEvent_Fetch_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.stateEvent_Fetch_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.stateEvent_Fetch_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.stateEvent_Fetch_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.stateEvent_Fetch_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.stateEvent_FetchInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.stateEvent_FetchInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.stateEvent_FetchInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 5; SumSQ.u64 = 5; Count.u64 = 5; Min.u64 = 1; Max.u64 = 1; 
l1gcache_29.stateEvent_FetchInv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.stateEvent_FetchInv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.stateEvent_FetchInv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.stateEvent_FetchInv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.stateEvent_FetchInv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.stateEvent_ForceInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.stateEvent_ForceInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.stateEvent_ForceInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.stateEvent_ForceInv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.stateEvent_ForceInv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.stateEvent_ForceInv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.stateEvent_ForceInv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.stateEvent_ForceInv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.stateEvent_FlushLine_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.stateEvent_FlushLine_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.stateEvent_FlushLine_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.stateEvent_FlushLineInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.stateEvent_FlushLineInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.stateEvent_FlushLineInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.stateEvent_FlushLineResp_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.eventSent_GetS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 114; SumSQ.u64 = 114; Count.u64 = 114; Min.u64 = 1; Max.u64 = 1; 
l1gcache_29.eventSent_GetX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 41; SumSQ.u64 = 41; Count.u64 = 41; Min.u64 = 1; Max.u64 = 1; 
l1gcache_29.eventSent_GetSX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.eventSent_Write : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.eventSent_PutM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.eventSent_NACK : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.eventSent_FlushLine : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.eventSent_FlushLineInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.eventSent_FlushAll : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.eventSent_FetchResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 5; SumSQ.u64 = 5; Count.u64 = 5; Min.u64 = 1; Max.u64 = 1; 
l1gcache_29.eventSent_FetchXResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 35; SumSQ.u64 = 35; Count.u64 = 35; Min.u64 = 1; Max.u64 = 1; 
l1gcache_29.eventSent_AckInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 35; SumSQ.u64 = 35; Count.u64 = 35; Min.u64 = 1; Max.u64 = 1; 
l1gcache_29.eventSent_AckFlush : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.eventSent_GetSResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 238; SumSQ.u64 = 238; Count.u64 = 238; Min.u64 = 1; Max.u64 = 1; 
l1gcache_29.eventSent_GetXResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.eventSent_WriteResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 128; SumSQ.u64 = 128; Count.u64 = 128; Min.u64 = 1; Max.u64 = 1; 
l1gcache_29.eventSent_FlushLineResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.eventSent_FlushAllResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.eventSent_Put : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.eventSent_Get : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.eventSent_AckMove : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.eventSent_CustomReq : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.eventSent_CustomResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.eventSent_CustomAck : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.EventStalledForLockedCacheline : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.evict_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 116; SumSQ.u64 = 116; Count.u64 = 116; Min.u64 = 1; Max.u64 = 1; 
l1gcache_29.evict_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.evict_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.evict_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.evict_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.evict_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.evict_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.latency_GetS_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 33853; SumSQ.u64 = 29339245; Count.u64 = 124; Min.u64 = 29; Max.u64 = 1223; 
l1gcache_29.latency_GetS_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 37869; SumSQ.u64 = 15829443; Count.u64 = 114; Min.u64 = 159; Max.u64 = 1058; 
l1gcache_29.latency_GetX_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 4632; SumSQ.u64 = 594486; Count.u64 = 87; Min.u64 = 29; Max.u64 = 259; 
l1gcache_29.latency_GetX_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 519; SumSQ.u64 = 134681; Count.u64 = 2; Min.u64 = 259; Max.u64 = 260; 
l1gcache_29.latency_GetX_upgrade : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 8793; SumSQ.u64 = 1988093; Count.u64 = 39; Min.u64 = 222; Max.u64 = 299; 
l1gcache_29.latency_GetSX_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.latency_GetSX_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.latency_GetSX_upgrade : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.latency_FlushLine : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.latency_FlushLine_fail : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.latency_FlushLineInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.latency_FlushLineInv_fail : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.latency_FlushAll : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.GetSHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 75; SumSQ.u64 = 75; Count.u64 = 75; Min.u64 = 1; Max.u64 = 1; 
l1gcache_29.GetXHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 76; SumSQ.u64 = 76; Count.u64 = 76; Min.u64 = 1; Max.u64 = 1; 
l1gcache_29.GetSXHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.GetSHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 49; SumSQ.u64 = 49; Count.u64 = 49; Min.u64 = 1; Max.u64 = 1; 
l1gcache_29.GetXHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 11; SumSQ.u64 = 11; Count.u64 = 11; Min.u64 = 1; Max.u64 = 1; 
l1gcache_29.GetSXHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.GetSMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 114; SumSQ.u64 = 114; Count.u64 = 114; Min.u64 = 1; Max.u64 = 1; 
l1gcache_29.GetXMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 41; SumSQ.u64 = 41; Count.u64 = 41; Min.u64 = 1; Max.u64 = 1; 
l1gcache_29.GetSXMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.GetSMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.GetXMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.GetSXMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.CacheHits : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 211; SumSQ.u64 = 211; Count.u64 = 211; Min.u64 = 1; Max.u64 = 1; 
l1gcache_29.CacheMisses : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 155; SumSQ.u64 = 155; Count.u64 = 155; Min.u64 = 1; Max.u64 = 1; 
l1gcache_29.stateEvent_AckPut_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.eventSent_PutS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.eventSent_PutE : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.stateEvent_GetS_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 51; SumSQ.u64 = 51; Count.u64 = 51; Min.u64 = 1; Max.u64 = 1; 
l1gcache_29.stateEvent_GetX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 66; SumSQ.u64 = 66; Count.u64 = 66; Min.u64 = 1; Max.u64 = 1; 
l1gcache_29.stateEvent_GetSX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.stateEvent_FlushLine_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.stateEvent_FlushLineInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.stateEvent_FetchInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.stateEvent_ForceInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.stateEvent_FetchInvX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; Min.u64 = 1; Max.u64 = 1; 
l1gcache_29.evict_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.TotalEventsReceived : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 596; SumSQ.u64 = 596; Count.u64 = 596; Min.u64 = 1; Max.u64 = 1; 
l1gcache_29.TotalEventsReplayed : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 60; SumSQ.u64 = 60; Count.u64 = 60; Min.u64 = 1; Max.u64 = 1; 
l1gcache_29.Put_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.Get_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.AckMove_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.GetS_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.Write_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.GetSX_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.GetSResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.WriteResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.CustomReq_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.CustomResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.CustomAck_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.NULLCMD_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.GetS_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 238; SumSQ.u64 = 238; Count.u64 = 238; Min.u64 = 1; Max.u64 = 1; 
l1gcache_29.GetX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.GetSX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.Write_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 128; SumSQ.u64 = 128; Count.u64 = 128; Min.u64 = 1; Max.u64 = 1; 
l1gcache_29.FlushLine_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.FlushLineInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.FlushAll_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.GetSResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 47; SumSQ.u64 = 47; Count.u64 = 47; Min.u64 = 1; Max.u64 = 1; 
l1gcache_29.GetXResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 108; SumSQ.u64 = 108; Count.u64 = 108; Min.u64 = 1; Max.u64 = 1; 
l1gcache_29.FlushLineResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.FlushAllResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.Inv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 35; SumSQ.u64 = 35; Count.u64 = 35; Min.u64 = 1; Max.u64 = 1; 
l1gcache_29.ForceInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.Fetch_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.FetchInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 5; SumSQ.u64 = 5; Count.u64 = 5; Min.u64 = 1; Max.u64 = 1; 
l1gcache_29.FetchInvX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 35; SumSQ.u64 = 35; Count.u64 = 35; Min.u64 = 1; Max.u64 = 1; 
l1gcache_29.ForwardFlush_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.UnblockFlush_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.NACK_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.AckPut_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.MSHR_occupancy : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 71386; SumSQ.u64 = 1881150; Count.u64 = 172531049; Min.u64 = 0; Max.u64 = 40; 
l1gcache_29.Bank_conflicts : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.default_stat : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.stateEvent_GetS_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 114; SumSQ.u64 = 114; Count.u64 = 114; Min.u64 = 1; Max.u64 = 1; 
l1gcache_30.stateEvent_GetS_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 72; SumSQ.u64 = 72; Count.u64 = 72; Min.u64 = 1; Max.u64 = 1; 
l1gcache_30.stateEvent_GetS_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; Min.u64 = 1; Max.u64 = 1; 
l1gcache_30.stateEvent_GetX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
l1gcache_30.stateEvent_GetX_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 39; SumSQ.u64 = 39; Count.u64 = 39; Min.u64 = 1; Max.u64 = 1; 
l1gcache_30.stateEvent_GetX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 21; SumSQ.u64 = 21; Count.u64 = 21; Min.u64 = 1; Max.u64 = 1; 
l1gcache_30.stateEvent_GetSX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.stateEvent_GetSX_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.stateEvent_GetSX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.stateEvent_GetSResp_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 47; SumSQ.u64 = 47; Count.u64 = 47; Min.u64 = 1; Max.u64 = 1; 
l1gcache_30.stateEvent_GetXResp_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 67; SumSQ.u64 = 67; Count.u64 = 67; Min.u64 = 1; Max.u64 = 1; 
l1gcache_30.stateEvent_GetXResp_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 5; SumSQ.u64 = 5; Count.u64 = 5; Min.u64 = 1; Max.u64 = 1; 
l1gcache_30.stateEvent_GetXResp_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 36; SumSQ.u64 = 36; Count.u64 = 36; Min.u64 = 1; Max.u64 = 1; 
l1gcache_30.stateEvent_Inv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.stateEvent_Inv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 34; SumSQ.u64 = 34; Count.u64 = 34; Min.u64 = 1; Max.u64 = 1; 
l1gcache_30.stateEvent_Inv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.stateEvent_Inv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.stateEvent_Inv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 3; SumSQ.u64 = 3; Count.u64 = 3; Min.u64 = 1; Max.u64 = 1; 
l1gcache_30.stateEvent_Inv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.stateEvent_Inv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.stateEvent_FetchInvX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.stateEvent_FetchInvX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 34; SumSQ.u64 = 34; Count.u64 = 34; Min.u64 = 1; Max.u64 = 1; 
l1gcache_30.stateEvent_FetchInvX_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.stateEvent_FetchInvX_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.stateEvent_FetchInvX_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.stateEvent_FetchInvX_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.stateEvent_Fetch_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.stateEvent_Fetch_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.stateEvent_Fetch_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.stateEvent_Fetch_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.stateEvent_Fetch_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.stateEvent_Fetch_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.stateEvent_Fetch_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.stateEvent_FetchInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.stateEvent_FetchInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.stateEvent_FetchInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 3; SumSQ.u64 = 3; Count.u64 = 3; Min.u64 = 1; Max.u64 = 1; 
l1gcache_30.stateEvent_FetchInv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.stateEvent_FetchInv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.stateEvent_FetchInv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.stateEvent_FetchInv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.stateEvent_FetchInv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.stateEvent_ForceInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.stateEvent_ForceInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.stateEvent_ForceInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.stateEvent_ForceInv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.stateEvent_ForceInv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.stateEvent_ForceInv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.stateEvent_ForceInv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.stateEvent_ForceInv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.stateEvent_FlushLine_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.stateEvent_FlushLine_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.stateEvent_FlushLine_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.stateEvent_FlushLineInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.stateEvent_FlushLineInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.stateEvent_FlushLineInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.stateEvent_FlushLineResp_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.eventSent_GetS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 114; SumSQ.u64 = 114; Count.u64 = 114; Min.u64 = 1; Max.u64 = 1; 
l1gcache_30.eventSent_GetX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 41; SumSQ.u64 = 41; Count.u64 = 41; Min.u64 = 1; Max.u64 = 1; 
l1gcache_30.eventSent_GetSX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.eventSent_Write : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.eventSent_PutM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.eventSent_NACK : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.eventSent_FlushLine : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.eventSent_FlushLineInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.eventSent_FlushAll : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.eventSent_FetchResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 3; SumSQ.u64 = 3; Count.u64 = 3; Min.u64 = 1; Max.u64 = 1; 
l1gcache_30.eventSent_FetchXResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 35; SumSQ.u64 = 35; Count.u64 = 35; Min.u64 = 1; Max.u64 = 1; 
l1gcache_30.eventSent_AckInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 37; SumSQ.u64 = 37; Count.u64 = 37; Min.u64 = 1; Max.u64 = 1; 
l1gcache_30.eventSent_AckFlush : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.eventSent_GetSResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 238; SumSQ.u64 = 238; Count.u64 = 238; Min.u64 = 1; Max.u64 = 1; 
l1gcache_30.eventSent_GetXResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.eventSent_WriteResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 128; SumSQ.u64 = 128; Count.u64 = 128; Min.u64 = 1; Max.u64 = 1; 
l1gcache_30.eventSent_FlushLineResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.eventSent_FlushAllResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.eventSent_Put : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.eventSent_Get : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.eventSent_AckMove : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.eventSent_CustomReq : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.eventSent_CustomResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.eventSent_CustomAck : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.EventStalledForLockedCacheline : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.evict_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 116; SumSQ.u64 = 116; Count.u64 = 116; Min.u64 = 1; Max.u64 = 1; 
l1gcache_30.evict_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.evict_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.evict_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.evict_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.evict_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.evict_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.latency_GetS_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 35086; SumSQ.u64 = 30980414; Count.u64 = 124; Min.u64 = 29; Max.u64 = 1254; 
l1gcache_30.latency_GetS_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 38194; SumSQ.u64 = 16241676; Count.u64 = 114; Min.u64 = 159; Max.u64 = 1086; 
l1gcache_30.latency_GetX_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 4733; SumSQ.u64 = 621767; Count.u64 = 87; Min.u64 = 29; Max.u64 = 258; 
l1gcache_30.latency_GetX_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 516; SumSQ.u64 = 133130; Count.u64 = 2; Min.u64 = 257; Max.u64 = 259; 
l1gcache_30.latency_GetX_upgrade : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 8852; SumSQ.u64 = 2015744; Count.u64 = 39; Min.u64 = 222; Max.u64 = 300; 
l1gcache_30.latency_GetSX_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.latency_GetSX_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.latency_GetSX_upgrade : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.latency_FlushLine : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.latency_FlushLine_fail : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.latency_FlushLineInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.latency_FlushLineInv_fail : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.latency_FlushAll : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.GetSHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 74; SumSQ.u64 = 74; Count.u64 = 74; Min.u64 = 1; Max.u64 = 1; 
l1gcache_30.GetXHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 76; SumSQ.u64 = 76; Count.u64 = 76; Min.u64 = 1; Max.u64 = 1; 
l1gcache_30.GetSXHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.GetSHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 50; SumSQ.u64 = 50; Count.u64 = 50; Min.u64 = 1; Max.u64 = 1; 
l1gcache_30.GetXHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 11; SumSQ.u64 = 11; Count.u64 = 11; Min.u64 = 1; Max.u64 = 1; 
l1gcache_30.GetSXHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.GetSMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 114; SumSQ.u64 = 114; Count.u64 = 114; Min.u64 = 1; Max.u64 = 1; 
l1gcache_30.GetXMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 41; SumSQ.u64 = 41; Count.u64 = 41; Min.u64 = 1; Max.u64 = 1; 
l1gcache_30.GetSXMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.GetSMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.GetXMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.GetSXMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.CacheHits : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 211; SumSQ.u64 = 211; Count.u64 = 211; Min.u64 = 1; Max.u64 = 1; 
l1gcache_30.CacheMisses : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 155; SumSQ.u64 = 155; Count.u64 = 155; Min.u64 = 1; Max.u64 = 1; 
l1gcache_30.stateEvent_AckPut_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.eventSent_PutS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.eventSent_PutE : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.stateEvent_GetS_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 51; SumSQ.u64 = 51; Count.u64 = 51; Min.u64 = 1; Max.u64 = 1; 
l1gcache_30.stateEvent_GetX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 66; SumSQ.u64 = 66; Count.u64 = 66; Min.u64 = 1; Max.u64 = 1; 
l1gcache_30.stateEvent_GetSX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.stateEvent_FlushLine_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.stateEvent_FlushLineInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.stateEvent_FetchInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.stateEvent_ForceInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.stateEvent_FetchInvX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; Min.u64 = 1; Max.u64 = 1; 
l1gcache_30.evict_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.TotalEventsReceived : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 596; SumSQ.u64 = 596; Count.u64 = 596; Min.u64 = 1; Max.u64 = 1; 
l1gcache_30.TotalEventsReplayed : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 61; SumSQ.u64 = 61; Count.u64 = 61; Min.u64 = 1; Max.u64 = 1; 
l1gcache_30.Put_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.Get_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.AckMove_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.GetS_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.Write_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.GetSX_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.GetSResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.WriteResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.CustomReq_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.CustomResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.CustomAck_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.NULLCMD_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.GetS_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 238; SumSQ.u64 = 238; Count.u64 = 238; Min.u64 = 1; Max.u64 = 1; 
l1gcache_30.GetX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.GetSX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.Write_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 128; SumSQ.u64 = 128; Count.u64 = 128; Min.u64 = 1; Max.u64 = 1; 
l1gcache_30.FlushLine_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.FlushLineInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.FlushAll_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.GetSResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 47; SumSQ.u64 = 47; Count.u64 = 47; Min.u64 = 1; Max.u64 = 1; 
l1gcache_30.GetXResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 108; SumSQ.u64 = 108; Count.u64 = 108; Min.u64 = 1; Max.u64 = 1; 
l1gcache_30.FlushLineResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.FlushAllResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.Inv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 37; SumSQ.u64 = 37; Count.u64 = 37; Min.u64 = 1; Max.u64 = 1; 
l1gcache_30.ForceInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.Fetch_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.FetchInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 3; SumSQ.u64 = 3; Count.u64 = 3; Min.u64 = 1; Max.u64 = 1; 
l1gcache_30.FetchInvX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 35; SumSQ.u64 = 35; Count.u64 = 35; Min.u64 = 1; Max.u64 = 1; 
l1gcache_30.ForwardFlush_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.UnblockFlush_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.NACK_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.AckPut_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.MSHR_occupancy : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 72736; SumSQ.u64 = 1970042; Count.u64 = 172531049; Min.u64 = 0; Max.u64 = 40; 
l1gcache_30.Bank_conflicts : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.default_stat : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.stateEvent_GetS_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 114; SumSQ.u64 = 114; Count.u64 = 114; Min.u64 = 1; Max.u64 = 1; 
l1gcache_31.stateEvent_GetS_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 72; SumSQ.u64 = 72; Count.u64 = 72; Min.u64 = 1; Max.u64 = 1; 
l1gcache_31.stateEvent_GetS_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
l1gcache_31.stateEvent_GetX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 4; SumSQ.u64 = 4; Count.u64 = 4; Min.u64 = 1; Max.u64 = 1; 
l1gcache_31.stateEvent_GetX_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 37; SumSQ.u64 = 37; Count.u64 = 37; Min.u64 = 1; Max.u64 = 1; 
l1gcache_31.stateEvent_GetX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 21; SumSQ.u64 = 21; Count.u64 = 21; Min.u64 = 1; Max.u64 = 1; 
l1gcache_31.stateEvent_GetSX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.stateEvent_GetSX_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.stateEvent_GetSX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.stateEvent_GetSResp_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 47; SumSQ.u64 = 47; Count.u64 = 47; Min.u64 = 1; Max.u64 = 1; 
l1gcache_31.stateEvent_GetXResp_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 67; SumSQ.u64 = 67; Count.u64 = 67; Min.u64 = 1; Max.u64 = 1; 
l1gcache_31.stateEvent_GetXResp_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 8; SumSQ.u64 = 8; Count.u64 = 8; Min.u64 = 1; Max.u64 = 1; 
l1gcache_31.stateEvent_GetXResp_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 33; SumSQ.u64 = 33; Count.u64 = 33; Min.u64 = 1; Max.u64 = 1; 
l1gcache_31.stateEvent_Inv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.stateEvent_Inv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 37; SumSQ.u64 = 37; Count.u64 = 37; Min.u64 = 1; Max.u64 = 1; 
l1gcache_31.stateEvent_Inv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.stateEvent_Inv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.stateEvent_Inv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 4; SumSQ.u64 = 4; Count.u64 = 4; Min.u64 = 1; Max.u64 = 1; 
l1gcache_31.stateEvent_Inv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.stateEvent_Inv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.stateEvent_FetchInvX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.stateEvent_FetchInvX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 35; SumSQ.u64 = 35; Count.u64 = 35; Min.u64 = 1; Max.u64 = 1; 
l1gcache_31.stateEvent_FetchInvX_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.stateEvent_FetchInvX_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.stateEvent_FetchInvX_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.stateEvent_FetchInvX_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.stateEvent_Fetch_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.stateEvent_Fetch_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.stateEvent_Fetch_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.stateEvent_Fetch_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.stateEvent_Fetch_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.stateEvent_Fetch_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.stateEvent_Fetch_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.stateEvent_FetchInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.stateEvent_FetchInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.stateEvent_FetchInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.stateEvent_FetchInv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.stateEvent_FetchInv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.stateEvent_FetchInv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.stateEvent_FetchInv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.stateEvent_FetchInv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.stateEvent_ForceInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.stateEvent_ForceInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.stateEvent_ForceInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.stateEvent_ForceInv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.stateEvent_ForceInv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.stateEvent_ForceInv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.stateEvent_ForceInv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.stateEvent_ForceInv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.stateEvent_FlushLine_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.stateEvent_FlushLine_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.stateEvent_FlushLine_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.stateEvent_FlushLineInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.stateEvent_FlushLineInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.stateEvent_FlushLineInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.stateEvent_FlushLineResp_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.eventSent_GetS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 114; SumSQ.u64 = 114; Count.u64 = 114; Min.u64 = 1; Max.u64 = 1; 
l1gcache_31.eventSent_GetX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 41; SumSQ.u64 = 41; Count.u64 = 41; Min.u64 = 1; Max.u64 = 1; 
l1gcache_31.eventSent_GetSX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.eventSent_Write : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.eventSent_PutM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.eventSent_NACK : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.eventSent_FlushLine : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.eventSent_FlushLineInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.eventSent_FlushAll : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.eventSent_FetchResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.eventSent_FetchXResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 36; SumSQ.u64 = 36; Count.u64 = 36; Min.u64 = 1; Max.u64 = 1; 
l1gcache_31.eventSent_AckInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 41; SumSQ.u64 = 41; Count.u64 = 41; Min.u64 = 1; Max.u64 = 1; 
l1gcache_31.eventSent_AckFlush : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.eventSent_GetSResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 238; SumSQ.u64 = 238; Count.u64 = 238; Min.u64 = 1; Max.u64 = 1; 
l1gcache_31.eventSent_GetXResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.eventSent_WriteResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 128; SumSQ.u64 = 128; Count.u64 = 128; Min.u64 = 1; Max.u64 = 1; 
l1gcache_31.eventSent_FlushLineResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.eventSent_FlushAllResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.eventSent_Put : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.eventSent_Get : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.eventSent_AckMove : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.eventSent_CustomReq : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.eventSent_CustomResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.eventSent_CustomAck : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.EventStalledForLockedCacheline : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.evict_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 116; SumSQ.u64 = 116; Count.u64 = 116; Min.u64 = 1; Max.u64 = 1; 
l1gcache_31.evict_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.evict_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.evict_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.evict_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.evict_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.evict_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.latency_GetS_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 36715; SumSQ.u64 = 32980701; Count.u64 = 124; Min.u64 = 29; Max.u64 = 1286; 
l1gcache_31.latency_GetS_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 39804; SumSQ.u64 = 17951908; Count.u64 = 114; Min.u64 = 128; Max.u64 = 1118; 
l1gcache_31.latency_GetX_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 4738; SumSQ.u64 = 634546; Count.u64 = 87; Min.u64 = 29; Max.u64 = 258; 
l1gcache_31.latency_GetX_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 976; SumSQ.u64 = 239098; Count.u64 = 4; Min.u64 = 222; Max.u64 = 259; 
l1gcache_31.latency_GetX_upgrade : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 8404; SumSQ.u64 = 1920152; Count.u64 = 37; Min.u64 = 193; Max.u64 = 298; 
l1gcache_31.latency_GetSX_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.latency_GetSX_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.latency_GetSX_upgrade : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.latency_FlushLine : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.latency_FlushLine_fail : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.latency_FlushLineInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.latency_FlushLineInv_fail : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.latency_FlushAll : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.GetSHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 74; SumSQ.u64 = 74; Count.u64 = 74; Min.u64 = 1; Max.u64 = 1; 
l1gcache_31.GetXHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 76; SumSQ.u64 = 76; Count.u64 = 76; Min.u64 = 1; Max.u64 = 1; 
l1gcache_31.GetSXHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.GetSHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 50; SumSQ.u64 = 50; Count.u64 = 50; Min.u64 = 1; Max.u64 = 1; 
l1gcache_31.GetXHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 11; SumSQ.u64 = 11; Count.u64 = 11; Min.u64 = 1; Max.u64 = 1; 
l1gcache_31.GetSXHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.GetSMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 114; SumSQ.u64 = 114; Count.u64 = 114; Min.u64 = 1; Max.u64 = 1; 
l1gcache_31.GetXMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 41; SumSQ.u64 = 41; Count.u64 = 41; Min.u64 = 1; Max.u64 = 1; 
l1gcache_31.GetSXMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.GetSMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.GetXMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.GetSXMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.CacheHits : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 211; SumSQ.u64 = 211; Count.u64 = 211; Min.u64 = 1; Max.u64 = 1; 
l1gcache_31.CacheMisses : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 155; SumSQ.u64 = 155; Count.u64 = 155; Min.u64 = 1; Max.u64 = 1; 
l1gcache_31.stateEvent_AckPut_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.eventSent_PutS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.eventSent_PutE : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.stateEvent_GetS_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 50; SumSQ.u64 = 50; Count.u64 = 50; Min.u64 = 1; Max.u64 = 1; 
l1gcache_31.stateEvent_GetX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 66; SumSQ.u64 = 66; Count.u64 = 66; Min.u64 = 1; Max.u64 = 1; 
l1gcache_31.stateEvent_GetSX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.stateEvent_FlushLine_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.stateEvent_FlushLineInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.stateEvent_FetchInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.stateEvent_ForceInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.stateEvent_FetchInvX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; Min.u64 = 1; Max.u64 = 1; 
l1gcache_31.evict_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.TotalEventsReceived : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 598; SumSQ.u64 = 598; Count.u64 = 598; Min.u64 = 1; Max.u64 = 1; 
l1gcache_31.TotalEventsReplayed : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 61; SumSQ.u64 = 61; Count.u64 = 61; Min.u64 = 1; Max.u64 = 1; 
l1gcache_31.Put_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.Get_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.AckMove_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.GetS_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.Write_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.GetSX_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.GetSResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.WriteResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.CustomReq_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.CustomResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.CustomAck_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.NULLCMD_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.GetS_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 238; SumSQ.u64 = 238; Count.u64 = 238; Min.u64 = 1; Max.u64 = 1; 
l1gcache_31.GetX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.GetSX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.Write_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 128; SumSQ.u64 = 128; Count.u64 = 128; Min.u64 = 1; Max.u64 = 1; 
l1gcache_31.FlushLine_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.FlushLineInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.FlushAll_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.GetSResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 47; SumSQ.u64 = 47; Count.u64 = 47; Min.u64 = 1; Max.u64 = 1; 
l1gcache_31.GetXResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 108; SumSQ.u64 = 108; Count.u64 = 108; Min.u64 = 1; Max.u64 = 1; 
l1gcache_31.FlushLineResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.FlushAllResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.Inv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 41; SumSQ.u64 = 41; Count.u64 = 41; Min.u64 = 1; Max.u64 = 1; 
l1gcache_31.ForceInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.Fetch_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.FetchInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.FetchInvX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 36; SumSQ.u64 = 36; Count.u64 = 36; Min.u64 = 1; Max.u64 = 1; 
l1gcache_31.ForwardFlush_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.UnblockFlush_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.NACK_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.AckPut_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.MSHR_occupancy : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 75587; SumSQ.u64 = 2123311; Count.u64 = 172531049; Min.u64 = 0; Max.u64 = 40; 
l1gcache_31.Bank_conflicts : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.default_stat : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.stateEvent_GetS_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 114; SumSQ.u64 = 114; Count.u64 = 114; Min.u64 = 1; Max.u64 = 1; 
l1gcache_32.stateEvent_GetS_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 72; SumSQ.u64 = 72; Count.u64 = 72; Min.u64 = 1; Max.u64 = 1; 
l1gcache_32.stateEvent_GetS_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; Min.u64 = 1; Max.u64 = 1; 
l1gcache_32.stateEvent_GetX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
l1gcache_32.stateEvent_GetX_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 39; SumSQ.u64 = 39; Count.u64 = 39; Min.u64 = 1; Max.u64 = 1; 
l1gcache_32.stateEvent_GetX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 21; SumSQ.u64 = 21; Count.u64 = 21; Min.u64 = 1; Max.u64 = 1; 
l1gcache_32.stateEvent_GetSX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.stateEvent_GetSX_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.stateEvent_GetSX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.stateEvent_GetSResp_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 47; SumSQ.u64 = 47; Count.u64 = 47; Min.u64 = 1; Max.u64 = 1; 
l1gcache_32.stateEvent_GetXResp_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 67; SumSQ.u64 = 67; Count.u64 = 67; Min.u64 = 1; Max.u64 = 1; 
l1gcache_32.stateEvent_GetXResp_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
l1gcache_32.stateEvent_GetXResp_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 39; SumSQ.u64 = 39; Count.u64 = 39; Min.u64 = 1; Max.u64 = 1; 
l1gcache_32.stateEvent_Inv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.stateEvent_Inv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 33; SumSQ.u64 = 33; Count.u64 = 33; Min.u64 = 1; Max.u64 = 1; 
l1gcache_32.stateEvent_Inv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.stateEvent_Inv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.stateEvent_Inv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.stateEvent_Inv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.stateEvent_Inv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.stateEvent_FetchInvX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.stateEvent_FetchInvX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 33; SumSQ.u64 = 33; Count.u64 = 33; Min.u64 = 1; Max.u64 = 1; 
l1gcache_32.stateEvent_FetchInvX_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.stateEvent_FetchInvX_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.stateEvent_FetchInvX_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.stateEvent_FetchInvX_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.stateEvent_Fetch_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.stateEvent_Fetch_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.stateEvent_Fetch_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.stateEvent_Fetch_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.stateEvent_Fetch_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.stateEvent_Fetch_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.stateEvent_Fetch_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.stateEvent_FetchInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.stateEvent_FetchInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.stateEvent_FetchInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 6; SumSQ.u64 = 6; Count.u64 = 6; Min.u64 = 1; Max.u64 = 1; 
l1gcache_32.stateEvent_FetchInv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.stateEvent_FetchInv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.stateEvent_FetchInv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.stateEvent_FetchInv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.stateEvent_FetchInv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.stateEvent_ForceInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.stateEvent_ForceInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.stateEvent_ForceInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.stateEvent_ForceInv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.stateEvent_ForceInv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.stateEvent_ForceInv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.stateEvent_ForceInv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.stateEvent_ForceInv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.stateEvent_FlushLine_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.stateEvent_FlushLine_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.stateEvent_FlushLine_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.stateEvent_FlushLineInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.stateEvent_FlushLineInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.stateEvent_FlushLineInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.stateEvent_FlushLineResp_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.eventSent_GetS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 114; SumSQ.u64 = 114; Count.u64 = 114; Min.u64 = 1; Max.u64 = 1; 
l1gcache_32.eventSent_GetX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 41; SumSQ.u64 = 41; Count.u64 = 41; Min.u64 = 1; Max.u64 = 1; 
l1gcache_32.eventSent_GetSX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.eventSent_Write : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.eventSent_PutM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.eventSent_NACK : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.eventSent_FlushLine : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.eventSent_FlushLineInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.eventSent_FlushAll : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.eventSent_FetchResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 6; SumSQ.u64 = 6; Count.u64 = 6; Min.u64 = 1; Max.u64 = 1; 
l1gcache_32.eventSent_FetchXResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 34; SumSQ.u64 = 34; Count.u64 = 34; Min.u64 = 1; Max.u64 = 1; 
l1gcache_32.eventSent_AckInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 33; SumSQ.u64 = 33; Count.u64 = 33; Min.u64 = 1; Max.u64 = 1; 
l1gcache_32.eventSent_AckFlush : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.eventSent_GetSResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 238; SumSQ.u64 = 238; Count.u64 = 238; Min.u64 = 1; Max.u64 = 1; 
l1gcache_32.eventSent_GetXResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.eventSent_WriteResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 128; SumSQ.u64 = 128; Count.u64 = 128; Min.u64 = 1; Max.u64 = 1; 
l1gcache_32.eventSent_FlushLineResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.eventSent_FlushAllResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.eventSent_Put : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.eventSent_Get : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.eventSent_AckMove : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.eventSent_CustomReq : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.eventSent_CustomResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.eventSent_CustomAck : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.EventStalledForLockedCacheline : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.evict_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 116; SumSQ.u64 = 116; Count.u64 = 116; Min.u64 = 1; Max.u64 = 1; 
l1gcache_32.evict_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.evict_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.evict_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.evict_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.evict_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.evict_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.latency_GetS_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 35731; SumSQ.u64 = 34013095; Count.u64 = 124; Min.u64 = 29; Max.u64 = 1319; 
l1gcache_32.latency_GetS_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 37874; SumSQ.u64 = 16156152; Count.u64 = 114; Min.u64 = 160; Max.u64 = 1154; 
l1gcache_32.latency_GetX_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 4651; SumSQ.u64 = 598817; Count.u64 = 87; Min.u64 = 29; Max.u64 = 259; 
l1gcache_32.latency_GetX_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 519; SumSQ.u64 = 134681; Count.u64 = 2; Min.u64 = 259; Max.u64 = 260; 
l1gcache_32.latency_GetX_upgrade : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 8722; SumSQ.u64 = 1950652; Count.u64 = 39; Min.u64 = 222; Max.u64 = 225; 
l1gcache_32.latency_GetSX_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.latency_GetSX_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.latency_GetSX_upgrade : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.latency_FlushLine : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.latency_FlushLine_fail : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.latency_FlushLineInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.latency_FlushLineInv_fail : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.latency_FlushAll : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.GetSHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 75; SumSQ.u64 = 75; Count.u64 = 75; Min.u64 = 1; Max.u64 = 1; 
l1gcache_32.GetXHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 76; SumSQ.u64 = 76; Count.u64 = 76; Min.u64 = 1; Max.u64 = 1; 
l1gcache_32.GetSXHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.GetSHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 49; SumSQ.u64 = 49; Count.u64 = 49; Min.u64 = 1; Max.u64 = 1; 
l1gcache_32.GetXHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 11; SumSQ.u64 = 11; Count.u64 = 11; Min.u64 = 1; Max.u64 = 1; 
l1gcache_32.GetSXHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.GetSMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 114; SumSQ.u64 = 114; Count.u64 = 114; Min.u64 = 1; Max.u64 = 1; 
l1gcache_32.GetXMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 41; SumSQ.u64 = 41; Count.u64 = 41; Min.u64 = 1; Max.u64 = 1; 
l1gcache_32.GetSXMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.GetSMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.GetXMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.GetSXMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.CacheHits : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 211; SumSQ.u64 = 211; Count.u64 = 211; Min.u64 = 1; Max.u64 = 1; 
l1gcache_32.CacheMisses : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 155; SumSQ.u64 = 155; Count.u64 = 155; Min.u64 = 1; Max.u64 = 1; 
l1gcache_32.stateEvent_AckPut_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.eventSent_PutS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.eventSent_PutE : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.stateEvent_GetS_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 51; SumSQ.u64 = 51; Count.u64 = 51; Min.u64 = 1; Max.u64 = 1; 
l1gcache_32.stateEvent_GetX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 66; SumSQ.u64 = 66; Count.u64 = 66; Min.u64 = 1; Max.u64 = 1; 
l1gcache_32.stateEvent_GetSX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.stateEvent_FlushLine_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.stateEvent_FlushLineInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.stateEvent_FetchInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.stateEvent_ForceInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.stateEvent_FetchInvX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; Min.u64 = 1; Max.u64 = 1; 
l1gcache_32.evict_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.TotalEventsReceived : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 594; SumSQ.u64 = 594; Count.u64 = 594; Min.u64 = 1; Max.u64 = 1; 
l1gcache_32.TotalEventsReplayed : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 60; SumSQ.u64 = 60; Count.u64 = 60; Min.u64 = 1; Max.u64 = 1; 
l1gcache_32.Put_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.Get_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.AckMove_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.GetS_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.Write_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.GetSX_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.GetSResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.WriteResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.CustomReq_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.CustomResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.CustomAck_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.NULLCMD_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.GetS_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 238; SumSQ.u64 = 238; Count.u64 = 238; Min.u64 = 1; Max.u64 = 1; 
l1gcache_32.GetX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.GetSX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.Write_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 128; SumSQ.u64 = 128; Count.u64 = 128; Min.u64 = 1; Max.u64 = 1; 
l1gcache_32.FlushLine_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.FlushLineInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.FlushAll_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.GetSResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 47; SumSQ.u64 = 47; Count.u64 = 47; Min.u64 = 1; Max.u64 = 1; 
l1gcache_32.GetXResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 108; SumSQ.u64 = 108; Count.u64 = 108; Min.u64 = 1; Max.u64 = 1; 
l1gcache_32.FlushLineResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.FlushAllResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.Inv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 33; SumSQ.u64 = 33; Count.u64 = 33; Min.u64 = 1; Max.u64 = 1; 
l1gcache_32.ForceInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.Fetch_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.FetchInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 6; SumSQ.u64 = 6; Count.u64 = 6; Min.u64 = 1; Max.u64 = 1; 
l1gcache_32.FetchInvX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 34; SumSQ.u64 = 34; Count.u64 = 34; Min.u64 = 1; Max.u64 = 1; 
l1gcache_32.ForwardFlush_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.UnblockFlush_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.NACK_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.AckPut_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.MSHR_occupancy : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 73214; SumSQ.u64 = 1926518; Count.u64 = 172531049; Min.u64 = 0; Max.u64 = 40; 
l1gcache_32.Bank_conflicts : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.default_stat : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.stateEvent_GetS_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 114; SumSQ.u64 = 114; Count.u64 = 114; Min.u64 = 1; Max.u64 = 1; 
l1gcache_33.stateEvent_GetS_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 72; SumSQ.u64 = 72; Count.u64 = 72; Min.u64 = 1; Max.u64 = 1; 
l1gcache_33.stateEvent_GetS_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 3; SumSQ.u64 = 3; Count.u64 = 3; Min.u64 = 1; Max.u64 = 1; 
l1gcache_33.stateEvent_GetX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 3; SumSQ.u64 = 3; Count.u64 = 3; Min.u64 = 1; Max.u64 = 1; 
l1gcache_33.stateEvent_GetX_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 38; SumSQ.u64 = 38; Count.u64 = 38; Min.u64 = 1; Max.u64 = 1; 
l1gcache_33.stateEvent_GetX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 21; SumSQ.u64 = 21; Count.u64 = 21; Min.u64 = 1; Max.u64 = 1; 
l1gcache_33.stateEvent_GetSX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.stateEvent_GetSX_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.stateEvent_GetSX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.stateEvent_GetSResp_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 47; SumSQ.u64 = 47; Count.u64 = 47; Min.u64 = 1; Max.u64 = 1; 
l1gcache_33.stateEvent_GetXResp_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 67; SumSQ.u64 = 67; Count.u64 = 67; Min.u64 = 1; Max.u64 = 1; 
l1gcache_33.stateEvent_GetXResp_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 5; SumSQ.u64 = 5; Count.u64 = 5; Min.u64 = 1; Max.u64 = 1; 
l1gcache_33.stateEvent_GetXResp_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 36; SumSQ.u64 = 36; Count.u64 = 36; Min.u64 = 1; Max.u64 = 1; 
l1gcache_33.stateEvent_Inv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.stateEvent_Inv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 35; SumSQ.u64 = 35; Count.u64 = 35; Min.u64 = 1; Max.u64 = 1; 
l1gcache_33.stateEvent_Inv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.stateEvent_Inv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.stateEvent_Inv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
l1gcache_33.stateEvent_Inv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.stateEvent_Inv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.stateEvent_FetchInvX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.stateEvent_FetchInvX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 34; SumSQ.u64 = 34; Count.u64 = 34; Min.u64 = 1; Max.u64 = 1; 
l1gcache_33.stateEvent_FetchInvX_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.stateEvent_FetchInvX_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.stateEvent_FetchInvX_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.stateEvent_FetchInvX_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.stateEvent_Fetch_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.stateEvent_Fetch_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.stateEvent_Fetch_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.stateEvent_Fetch_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.stateEvent_Fetch_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.stateEvent_Fetch_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.stateEvent_Fetch_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.stateEvent_FetchInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.stateEvent_FetchInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.stateEvent_FetchInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 3; SumSQ.u64 = 3; Count.u64 = 3; Min.u64 = 1; Max.u64 = 1; 
l1gcache_33.stateEvent_FetchInv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.stateEvent_FetchInv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.stateEvent_FetchInv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.stateEvent_FetchInv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.stateEvent_FetchInv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.stateEvent_ForceInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.stateEvent_ForceInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.stateEvent_ForceInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.stateEvent_ForceInv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.stateEvent_ForceInv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.stateEvent_ForceInv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.stateEvent_ForceInv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.stateEvent_ForceInv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.stateEvent_FlushLine_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.stateEvent_FlushLine_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.stateEvent_FlushLine_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.stateEvent_FlushLineInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.stateEvent_FlushLineInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.stateEvent_FlushLineInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.stateEvent_FlushLineResp_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.eventSent_GetS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 114; SumSQ.u64 = 114; Count.u64 = 114; Min.u64 = 1; Max.u64 = 1; 
l1gcache_33.eventSent_GetX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 41; SumSQ.u64 = 41; Count.u64 = 41; Min.u64 = 1; Max.u64 = 1; 
l1gcache_33.eventSent_GetSX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.eventSent_Write : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.eventSent_PutM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.eventSent_NACK : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.eventSent_FlushLine : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.eventSent_FlushLineInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.eventSent_FlushAll : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.eventSent_FetchResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 3; SumSQ.u64 = 3; Count.u64 = 3; Min.u64 = 1; Max.u64 = 1; 
l1gcache_33.eventSent_FetchXResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 35; SumSQ.u64 = 35; Count.u64 = 35; Min.u64 = 1; Max.u64 = 1; 
l1gcache_33.eventSent_AckInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 37; SumSQ.u64 = 37; Count.u64 = 37; Min.u64 = 1; Max.u64 = 1; 
l1gcache_33.eventSent_AckFlush : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.eventSent_GetSResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 238; SumSQ.u64 = 238; Count.u64 = 238; Min.u64 = 1; Max.u64 = 1; 
l1gcache_33.eventSent_GetXResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.eventSent_WriteResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 128; SumSQ.u64 = 128; Count.u64 = 128; Min.u64 = 1; Max.u64 = 1; 
l1gcache_33.eventSent_FlushLineResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.eventSent_FlushAllResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.eventSent_Put : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.eventSent_Get : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.eventSent_AckMove : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.eventSent_CustomReq : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.eventSent_CustomResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.eventSent_CustomAck : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.EventStalledForLockedCacheline : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.evict_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 116; SumSQ.u64 = 116; Count.u64 = 116; Min.u64 = 1; Max.u64 = 1; 
l1gcache_33.evict_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.evict_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.evict_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.evict_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.evict_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.evict_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.latency_GetS_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 37181; SumSQ.u64 = 35927515; Count.u64 = 124; Min.u64 = 29; Max.u64 = 1350; 
l1gcache_33.latency_GetS_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 38606; SumSQ.u64 = 17005838; Count.u64 = 114; Min.u64 = 160; Max.u64 = 1185; 
l1gcache_33.latency_GetX_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 4652; SumSQ.u64 = 598548; Count.u64 = 87; Min.u64 = 29; Max.u64 = 259; 
l1gcache_33.latency_GetX_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 767; SumSQ.u64 = 196185; Count.u64 = 3; Min.u64 = 248; Max.u64 = 260; 
l1gcache_33.latency_GetX_upgrade : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 8571; SumSQ.u64 = 1938529; Count.u64 = 38; Min.u64 = 222; Max.u64 = 297; 
l1gcache_33.latency_GetSX_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.latency_GetSX_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.latency_GetSX_upgrade : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.latency_FlushLine : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.latency_FlushLine_fail : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.latency_FlushLineInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.latency_FlushLineInv_fail : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.latency_FlushAll : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.GetSHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 74; SumSQ.u64 = 74; Count.u64 = 74; Min.u64 = 1; Max.u64 = 1; 
l1gcache_33.GetXHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 76; SumSQ.u64 = 76; Count.u64 = 76; Min.u64 = 1; Max.u64 = 1; 
l1gcache_33.GetSXHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.GetSHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 50; SumSQ.u64 = 50; Count.u64 = 50; Min.u64 = 1; Max.u64 = 1; 
l1gcache_33.GetXHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 11; SumSQ.u64 = 11; Count.u64 = 11; Min.u64 = 1; Max.u64 = 1; 
l1gcache_33.GetSXHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.GetSMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 114; SumSQ.u64 = 114; Count.u64 = 114; Min.u64 = 1; Max.u64 = 1; 
l1gcache_33.GetXMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 41; SumSQ.u64 = 41; Count.u64 = 41; Min.u64 = 1; Max.u64 = 1; 
l1gcache_33.GetSXMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.GetSMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.GetXMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.GetSXMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.CacheHits : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 211; SumSQ.u64 = 211; Count.u64 = 211; Min.u64 = 1; Max.u64 = 1; 
l1gcache_33.CacheMisses : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 155; SumSQ.u64 = 155; Count.u64 = 155; Min.u64 = 1; Max.u64 = 1; 
l1gcache_33.stateEvent_AckPut_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.eventSent_PutS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.eventSent_PutE : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.stateEvent_GetS_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 49; SumSQ.u64 = 49; Count.u64 = 49; Min.u64 = 1; Max.u64 = 1; 
l1gcache_33.stateEvent_GetX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 66; SumSQ.u64 = 66; Count.u64 = 66; Min.u64 = 1; Max.u64 = 1; 
l1gcache_33.stateEvent_GetSX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.stateEvent_FlushLine_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.stateEvent_FlushLineInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.stateEvent_FetchInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.stateEvent_ForceInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.stateEvent_FetchInvX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; Min.u64 = 1; Max.u64 = 1; 
l1gcache_33.evict_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.TotalEventsReceived : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 596; SumSQ.u64 = 596; Count.u64 = 596; Min.u64 = 1; Max.u64 = 1; 
l1gcache_33.TotalEventsReplayed : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 61; SumSQ.u64 = 61; Count.u64 = 61; Min.u64 = 1; Max.u64 = 1; 
l1gcache_33.Put_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.Get_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.AckMove_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.GetS_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.Write_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.GetSX_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.GetSResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.WriteResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.CustomReq_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.CustomResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.CustomAck_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.NULLCMD_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.GetS_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 238; SumSQ.u64 = 238; Count.u64 = 238; Min.u64 = 1; Max.u64 = 1; 
l1gcache_33.GetX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.GetSX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.Write_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 128; SumSQ.u64 = 128; Count.u64 = 128; Min.u64 = 1; Max.u64 = 1; 
l1gcache_33.FlushLine_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.FlushLineInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.FlushAll_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.GetSResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 47; SumSQ.u64 = 47; Count.u64 = 47; Min.u64 = 1; Max.u64 = 1; 
l1gcache_33.GetXResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 108; SumSQ.u64 = 108; Count.u64 = 108; Min.u64 = 1; Max.u64 = 1; 
l1gcache_33.FlushLineResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.FlushAllResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.Inv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 37; SumSQ.u64 = 37; Count.u64 = 37; Min.u64 = 1; Max.u64 = 1; 
l1gcache_33.ForceInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.Fetch_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.FetchInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 3; SumSQ.u64 = 3; Count.u64 = 3; Min.u64 = 1; Max.u64 = 1; 
l1gcache_33.FetchInvX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 35; SumSQ.u64 = 35; Count.u64 = 35; Min.u64 = 1; Max.u64 = 1; 
l1gcache_33.ForwardFlush_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.UnblockFlush_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.NACK_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.AckPut_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.MSHR_occupancy : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 75103; SumSQ.u64 = 2031357; Count.u64 = 172531049; Min.u64 = 0; Max.u64 = 40; 
l1gcache_33.Bank_conflicts : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.default_stat : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.stateEvent_GetS_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 114; SumSQ.u64 = 114; Count.u64 = 114; Min.u64 = 1; Max.u64 = 1; 
l1gcache_34.stateEvent_GetS_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 72; SumSQ.u64 = 72; Count.u64 = 72; Min.u64 = 1; Max.u64 = 1; 
l1gcache_34.stateEvent_GetS_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; Min.u64 = 1; Max.u64 = 1; 
l1gcache_34.stateEvent_GetX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 3; SumSQ.u64 = 3; Count.u64 = 3; Min.u64 = 1; Max.u64 = 1; 
l1gcache_34.stateEvent_GetX_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 38; SumSQ.u64 = 38; Count.u64 = 38; Min.u64 = 1; Max.u64 = 1; 
l1gcache_34.stateEvent_GetX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 21; SumSQ.u64 = 21; Count.u64 = 21; Min.u64 = 1; Max.u64 = 1; 
l1gcache_34.stateEvent_GetSX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.stateEvent_GetSX_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.stateEvent_GetSX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.stateEvent_GetSResp_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 47; SumSQ.u64 = 47; Count.u64 = 47; Min.u64 = 1; Max.u64 = 1; 
l1gcache_34.stateEvent_GetXResp_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 67; SumSQ.u64 = 67; Count.u64 = 67; Min.u64 = 1; Max.u64 = 1; 
l1gcache_34.stateEvent_GetXResp_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 7; SumSQ.u64 = 7; Count.u64 = 7; Min.u64 = 1; Max.u64 = 1; 
l1gcache_34.stateEvent_GetXResp_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 34; SumSQ.u64 = 34; Count.u64 = 34; Min.u64 = 1; Max.u64 = 1; 
l1gcache_34.stateEvent_Inv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.stateEvent_Inv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 35; SumSQ.u64 = 35; Count.u64 = 35; Min.u64 = 1; Max.u64 = 1; 
l1gcache_34.stateEvent_Inv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.stateEvent_Inv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.stateEvent_Inv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 4; SumSQ.u64 = 4; Count.u64 = 4; Min.u64 = 1; Max.u64 = 1; 
l1gcache_34.stateEvent_Inv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.stateEvent_Inv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.stateEvent_FetchInvX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.stateEvent_FetchInvX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 34; SumSQ.u64 = 34; Count.u64 = 34; Min.u64 = 1; Max.u64 = 1; 
l1gcache_34.stateEvent_FetchInvX_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.stateEvent_FetchInvX_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.stateEvent_FetchInvX_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.stateEvent_FetchInvX_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.stateEvent_Fetch_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.stateEvent_Fetch_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.stateEvent_Fetch_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.stateEvent_Fetch_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.stateEvent_Fetch_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.stateEvent_Fetch_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.stateEvent_Fetch_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.stateEvent_FetchInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.stateEvent_FetchInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.stateEvent_FetchInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; Min.u64 = 1; Max.u64 = 1; 
l1gcache_34.stateEvent_FetchInv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.stateEvent_FetchInv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.stateEvent_FetchInv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.stateEvent_FetchInv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.stateEvent_FetchInv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.stateEvent_ForceInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.stateEvent_ForceInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.stateEvent_ForceInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.stateEvent_ForceInv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.stateEvent_ForceInv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.stateEvent_ForceInv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.stateEvent_ForceInv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.stateEvent_ForceInv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.stateEvent_FlushLine_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.stateEvent_FlushLine_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.stateEvent_FlushLine_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.stateEvent_FlushLineInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.stateEvent_FlushLineInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.stateEvent_FlushLineInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.stateEvent_FlushLineResp_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.eventSent_GetS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 114; SumSQ.u64 = 114; Count.u64 = 114; Min.u64 = 1; Max.u64 = 1; 
l1gcache_34.eventSent_GetX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 41; SumSQ.u64 = 41; Count.u64 = 41; Min.u64 = 1; Max.u64 = 1; 
l1gcache_34.eventSent_GetSX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.eventSent_Write : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.eventSent_PutM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.eventSent_NACK : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.eventSent_FlushLine : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.eventSent_FlushLineInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.eventSent_FlushAll : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.eventSent_FetchResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; Min.u64 = 1; Max.u64 = 1; 
l1gcache_34.eventSent_FetchXResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 35; SumSQ.u64 = 35; Count.u64 = 35; Min.u64 = 1; Max.u64 = 1; 
l1gcache_34.eventSent_AckInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 39; SumSQ.u64 = 39; Count.u64 = 39; Min.u64 = 1; Max.u64 = 1; 
l1gcache_34.eventSent_AckFlush : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.eventSent_GetSResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 238; SumSQ.u64 = 238; Count.u64 = 238; Min.u64 = 1; Max.u64 = 1; 
l1gcache_34.eventSent_GetXResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.eventSent_WriteResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 128; SumSQ.u64 = 128; Count.u64 = 128; Min.u64 = 1; Max.u64 = 1; 
l1gcache_34.eventSent_FlushLineResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.eventSent_FlushAllResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.eventSent_Put : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.eventSent_Get : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.eventSent_AckMove : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.eventSent_CustomReq : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.eventSent_CustomResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.eventSent_CustomAck : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.EventStalledForLockedCacheline : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.evict_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 116; SumSQ.u64 = 116; Count.u64 = 116; Min.u64 = 1; Max.u64 = 1; 
l1gcache_34.evict_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.evict_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.evict_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.evict_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.evict_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.evict_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.latency_GetS_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 37931; SumSQ.u64 = 37555323; Count.u64 = 124; Min.u64 = 29; Max.u64 = 1382; 
l1gcache_34.latency_GetS_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 38621; SumSQ.u64 = 17166945; Count.u64 = 114; Min.u64 = 159; Max.u64 = 1214; 
l1gcache_34.latency_GetX_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 4749; SumSQ.u64 = 639461; Count.u64 = 87; Min.u64 = 29; Max.u64 = 258; 
l1gcache_34.latency_GetX_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 756; SumSQ.u64 = 190808; Count.u64 = 3; Min.u64 = 238; Max.u64 = 260; 
l1gcache_34.latency_GetX_upgrade : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 8685; SumSQ.u64 = 1997279; Count.u64 = 38; Min.u64 = 221; Max.u64 = 303; 
l1gcache_34.latency_GetSX_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.latency_GetSX_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.latency_GetSX_upgrade : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.latency_FlushLine : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.latency_FlushLine_fail : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.latency_FlushLineInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.latency_FlushLineInv_fail : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.latency_FlushAll : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.GetSHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 74; SumSQ.u64 = 74; Count.u64 = 74; Min.u64 = 1; Max.u64 = 1; 
l1gcache_34.GetXHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 76; SumSQ.u64 = 76; Count.u64 = 76; Min.u64 = 1; Max.u64 = 1; 
l1gcache_34.GetSXHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.GetSHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 50; SumSQ.u64 = 50; Count.u64 = 50; Min.u64 = 1; Max.u64 = 1; 
l1gcache_34.GetXHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 11; SumSQ.u64 = 11; Count.u64 = 11; Min.u64 = 1; Max.u64 = 1; 
l1gcache_34.GetSXHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.GetSMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 114; SumSQ.u64 = 114; Count.u64 = 114; Min.u64 = 1; Max.u64 = 1; 
l1gcache_34.GetXMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 41; SumSQ.u64 = 41; Count.u64 = 41; Min.u64 = 1; Max.u64 = 1; 
l1gcache_34.GetSXMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.GetSMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.GetXMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.GetSXMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.CacheHits : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 211; SumSQ.u64 = 211; Count.u64 = 211; Min.u64 = 1; Max.u64 = 1; 
l1gcache_34.CacheMisses : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 155; SumSQ.u64 = 155; Count.u64 = 155; Min.u64 = 1; Max.u64 = 1; 
l1gcache_34.stateEvent_AckPut_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.eventSent_PutS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.eventSent_PutE : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.stateEvent_GetS_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 51; SumSQ.u64 = 51; Count.u64 = 51; Min.u64 = 1; Max.u64 = 1; 
l1gcache_34.stateEvent_GetX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 66; SumSQ.u64 = 66; Count.u64 = 66; Min.u64 = 1; Max.u64 = 1; 
l1gcache_34.stateEvent_GetSX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.stateEvent_FlushLine_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.stateEvent_FlushLineInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.stateEvent_FetchInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.stateEvent_ForceInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.stateEvent_FetchInvX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; Min.u64 = 1; Max.u64 = 1; 
l1gcache_34.evict_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.TotalEventsReceived : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 596; SumSQ.u64 = 596; Count.u64 = 596; Min.u64 = 1; Max.u64 = 1; 
l1gcache_34.TotalEventsReplayed : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 61; SumSQ.u64 = 61; Count.u64 = 61; Min.u64 = 1; Max.u64 = 1; 
l1gcache_34.Put_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.Get_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.AckMove_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.GetS_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.Write_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.GetSX_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.GetSResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.WriteResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.CustomReq_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.CustomResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.CustomAck_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.NULLCMD_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.GetS_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 238; SumSQ.u64 = 238; Count.u64 = 238; Min.u64 = 1; Max.u64 = 1; 
l1gcache_34.GetX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.GetSX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.Write_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 128; SumSQ.u64 = 128; Count.u64 = 128; Min.u64 = 1; Max.u64 = 1; 
l1gcache_34.FlushLine_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.FlushLineInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.FlushAll_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.GetSResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 47; SumSQ.u64 = 47; Count.u64 = 47; Min.u64 = 1; Max.u64 = 1; 
l1gcache_34.GetXResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 108; SumSQ.u64 = 108; Count.u64 = 108; Min.u64 = 1; Max.u64 = 1; 
l1gcache_34.FlushLineResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.FlushAllResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.Inv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 39; SumSQ.u64 = 39; Count.u64 = 39; Min.u64 = 1; Max.u64 = 1; 
l1gcache_34.ForceInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.Fetch_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.FetchInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; Min.u64 = 1; Max.u64 = 1; 
l1gcache_34.FetchInvX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 35; SumSQ.u64 = 35; Count.u64 = 35; Min.u64 = 1; Max.u64 = 1; 
l1gcache_34.ForwardFlush_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.UnblockFlush_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.NACK_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.AckPut_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.MSHR_occupancy : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 75970; SumSQ.u64 = 2058120; Count.u64 = 172531049; Min.u64 = 0; Max.u64 = 40; 
l1gcache_34.Bank_conflicts : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.default_stat : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.stateEvent_GetS_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 114; SumSQ.u64 = 114; Count.u64 = 114; Min.u64 = 1; Max.u64 = 1; 
l1gcache_35.stateEvent_GetS_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 72; SumSQ.u64 = 72; Count.u64 = 72; Min.u64 = 1; Max.u64 = 1; 
l1gcache_35.stateEvent_GetS_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.stateEvent_GetX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
l1gcache_35.stateEvent_GetX_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 39; SumSQ.u64 = 39; Count.u64 = 39; Min.u64 = 1; Max.u64 = 1; 
l1gcache_35.stateEvent_GetX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 21; SumSQ.u64 = 21; Count.u64 = 21; Min.u64 = 1; Max.u64 = 1; 
l1gcache_35.stateEvent_GetSX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.stateEvent_GetSX_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.stateEvent_GetSX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.stateEvent_GetSResp_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 47; SumSQ.u64 = 47; Count.u64 = 47; Min.u64 = 1; Max.u64 = 1; 
l1gcache_35.stateEvent_GetXResp_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 67; SumSQ.u64 = 67; Count.u64 = 67; Min.u64 = 1; Max.u64 = 1; 
l1gcache_35.stateEvent_GetXResp_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 6; SumSQ.u64 = 6; Count.u64 = 6; Min.u64 = 1; Max.u64 = 1; 
l1gcache_35.stateEvent_GetXResp_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 35; SumSQ.u64 = 35; Count.u64 = 35; Min.u64 = 1; Max.u64 = 1; 
l1gcache_35.stateEvent_Inv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.stateEvent_Inv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 35; SumSQ.u64 = 35; Count.u64 = 35; Min.u64 = 1; Max.u64 = 1; 
l1gcache_35.stateEvent_Inv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.stateEvent_Inv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.stateEvent_Inv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 4; SumSQ.u64 = 4; Count.u64 = 4; Min.u64 = 1; Max.u64 = 1; 
l1gcache_35.stateEvent_Inv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.stateEvent_Inv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.stateEvent_FetchInvX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.stateEvent_FetchInvX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 35; SumSQ.u64 = 35; Count.u64 = 35; Min.u64 = 1; Max.u64 = 1; 
l1gcache_35.stateEvent_FetchInvX_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.stateEvent_FetchInvX_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.stateEvent_FetchInvX_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.stateEvent_FetchInvX_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.stateEvent_Fetch_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.stateEvent_Fetch_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.stateEvent_Fetch_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.stateEvent_Fetch_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.stateEvent_Fetch_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.stateEvent_Fetch_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.stateEvent_Fetch_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.stateEvent_FetchInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.stateEvent_FetchInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.stateEvent_FetchInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
l1gcache_35.stateEvent_FetchInv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.stateEvent_FetchInv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.stateEvent_FetchInv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.stateEvent_FetchInv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.stateEvent_FetchInv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.stateEvent_ForceInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.stateEvent_ForceInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.stateEvent_ForceInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.stateEvent_ForceInv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.stateEvent_ForceInv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.stateEvent_ForceInv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.stateEvent_ForceInv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.stateEvent_ForceInv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.stateEvent_FlushLine_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.stateEvent_FlushLine_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.stateEvent_FlushLine_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.stateEvent_FlushLineInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.stateEvent_FlushLineInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.stateEvent_FlushLineInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.stateEvent_FlushLineResp_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.eventSent_GetS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 114; SumSQ.u64 = 114; Count.u64 = 114; Min.u64 = 1; Max.u64 = 1; 
l1gcache_35.eventSent_GetX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 41; SumSQ.u64 = 41; Count.u64 = 41; Min.u64 = 1; Max.u64 = 1; 
l1gcache_35.eventSent_GetSX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.eventSent_Write : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.eventSent_PutM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.eventSent_NACK : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.eventSent_FlushLine : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.eventSent_FlushLineInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.eventSent_FlushAll : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.eventSent_FetchResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
l1gcache_35.eventSent_FetchXResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 36; SumSQ.u64 = 36; Count.u64 = 36; Min.u64 = 1; Max.u64 = 1; 
l1gcache_35.eventSent_AckInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 39; SumSQ.u64 = 39; Count.u64 = 39; Min.u64 = 1; Max.u64 = 1; 
l1gcache_35.eventSent_AckFlush : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.eventSent_GetSResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 238; SumSQ.u64 = 238; Count.u64 = 238; Min.u64 = 1; Max.u64 = 1; 
l1gcache_35.eventSent_GetXResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.eventSent_WriteResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 128; SumSQ.u64 = 128; Count.u64 = 128; Min.u64 = 1; Max.u64 = 1; 
l1gcache_35.eventSent_FlushLineResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.eventSent_FlushAllResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.eventSent_Put : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.eventSent_Get : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.eventSent_AckMove : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.eventSent_CustomReq : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.eventSent_CustomResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.eventSent_CustomAck : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.EventStalledForLockedCacheline : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.evict_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 116; SumSQ.u64 = 116; Count.u64 = 116; Min.u64 = 1; Max.u64 = 1; 
l1gcache_35.evict_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.evict_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.evict_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.evict_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.evict_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.evict_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.latency_GetS_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 38287; SumSQ.u64 = 39542247; Count.u64 = 124; Min.u64 = 29; Max.u64 = 1414; 
l1gcache_35.latency_GetS_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 40487; SumSQ.u64 = 18988193; Count.u64 = 114; Min.u64 = 160; Max.u64 = 1246; 
l1gcache_35.latency_GetX_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 4721; SumSQ.u64 = 623003; Count.u64 = 87; Min.u64 = 29; Max.u64 = 258; 
l1gcache_35.latency_GetX_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 517; SumSQ.u64 = 133645; Count.u64 = 2; Min.u64 = 258; Max.u64 = 259; 
l1gcache_35.latency_GetX_upgrade : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 9017; SumSQ.u64 = 2105315; Count.u64 = 39; Min.u64 = 222; Max.u64 = 318; 
l1gcache_35.latency_GetSX_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.latency_GetSX_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.latency_GetSX_upgrade : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.latency_FlushLine : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.latency_FlushLine_fail : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.latency_FlushLineInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.latency_FlushLineInv_fail : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.latency_FlushAll : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.GetSHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 75; SumSQ.u64 = 75; Count.u64 = 75; Min.u64 = 1; Max.u64 = 1; 
l1gcache_35.GetXHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 76; SumSQ.u64 = 76; Count.u64 = 76; Min.u64 = 1; Max.u64 = 1; 
l1gcache_35.GetSXHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.GetSHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 49; SumSQ.u64 = 49; Count.u64 = 49; Min.u64 = 1; Max.u64 = 1; 
l1gcache_35.GetXHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 11; SumSQ.u64 = 11; Count.u64 = 11; Min.u64 = 1; Max.u64 = 1; 
l1gcache_35.GetSXHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.GetSMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 114; SumSQ.u64 = 114; Count.u64 = 114; Min.u64 = 1; Max.u64 = 1; 
l1gcache_35.GetXMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 41; SumSQ.u64 = 41; Count.u64 = 41; Min.u64 = 1; Max.u64 = 1; 
l1gcache_35.GetSXMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.GetSMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.GetXMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.GetSXMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.CacheHits : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 211; SumSQ.u64 = 211; Count.u64 = 211; Min.u64 = 1; Max.u64 = 1; 
l1gcache_35.CacheMisses : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 155; SumSQ.u64 = 155; Count.u64 = 155; Min.u64 = 1; Max.u64 = 1; 
l1gcache_35.stateEvent_AckPut_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.eventSent_PutS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.eventSent_PutE : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.stateEvent_GetS_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 52; SumSQ.u64 = 52; Count.u64 = 52; Min.u64 = 1; Max.u64 = 1; 
l1gcache_35.stateEvent_GetX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 66; SumSQ.u64 = 66; Count.u64 = 66; Min.u64 = 1; Max.u64 = 1; 
l1gcache_35.stateEvent_GetSX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.stateEvent_FlushLine_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.stateEvent_FlushLineInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.stateEvent_FetchInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.stateEvent_ForceInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.stateEvent_FetchInvX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; Min.u64 = 1; Max.u64 = 1; 
l1gcache_35.evict_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.TotalEventsReceived : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 598; SumSQ.u64 = 598; Count.u64 = 598; Min.u64 = 1; Max.u64 = 1; 
l1gcache_35.TotalEventsReplayed : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 60; SumSQ.u64 = 60; Count.u64 = 60; Min.u64 = 1; Max.u64 = 1; 
l1gcache_35.Put_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.Get_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.AckMove_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.GetS_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.Write_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.GetSX_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.GetSResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.WriteResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.CustomReq_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.CustomResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.CustomAck_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.NULLCMD_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.GetS_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 238; SumSQ.u64 = 238; Count.u64 = 238; Min.u64 = 1; Max.u64 = 1; 
l1gcache_35.GetX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.GetSX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.Write_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 128; SumSQ.u64 = 128; Count.u64 = 128; Min.u64 = 1; Max.u64 = 1; 
l1gcache_35.FlushLine_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.FlushLineInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.FlushAll_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.GetSResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 47; SumSQ.u64 = 47; Count.u64 = 47; Min.u64 = 1; Max.u64 = 1; 
l1gcache_35.GetXResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 108; SumSQ.u64 = 108; Count.u64 = 108; Min.u64 = 1; Max.u64 = 1; 
l1gcache_35.FlushLineResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.FlushAllResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.Inv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 39; SumSQ.u64 = 39; Count.u64 = 39; Min.u64 = 1; Max.u64 = 1; 
l1gcache_35.ForceInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.Fetch_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.FetchInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
l1gcache_35.FetchInvX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 36; SumSQ.u64 = 36; Count.u64 = 36; Min.u64 = 1; Max.u64 = 1; 
l1gcache_35.ForwardFlush_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.UnblockFlush_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.NACK_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.AckPut_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.MSHR_occupancy : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 78829; SumSQ.u64 = 2111453; Count.u64 = 172531049; Min.u64 = 0; Max.u64 = 40; 
l1gcache_35.Bank_conflicts : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.default_stat : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.stateEvent_GetS_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 114; SumSQ.u64 = 114; Count.u64 = 114; Min.u64 = 1; Max.u64 = 1; 
l1gcache_36.stateEvent_GetS_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 72; SumSQ.u64 = 72; Count.u64 = 72; Min.u64 = 1; Max.u64 = 1; 
l1gcache_36.stateEvent_GetS_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; Min.u64 = 1; Max.u64 = 1; 
l1gcache_36.stateEvent_GetX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
l1gcache_36.stateEvent_GetX_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 39; SumSQ.u64 = 39; Count.u64 = 39; Min.u64 = 1; Max.u64 = 1; 
l1gcache_36.stateEvent_GetX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 21; SumSQ.u64 = 21; Count.u64 = 21; Min.u64 = 1; Max.u64 = 1; 
l1gcache_36.stateEvent_GetSX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.stateEvent_GetSX_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.stateEvent_GetSX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.stateEvent_GetSResp_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 47; SumSQ.u64 = 47; Count.u64 = 47; Min.u64 = 1; Max.u64 = 1; 
l1gcache_36.stateEvent_GetXResp_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 67; SumSQ.u64 = 67; Count.u64 = 67; Min.u64 = 1; Max.u64 = 1; 
l1gcache_36.stateEvent_GetXResp_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 4; SumSQ.u64 = 4; Count.u64 = 4; Min.u64 = 1; Max.u64 = 1; 
l1gcache_36.stateEvent_GetXResp_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 37; SumSQ.u64 = 37; Count.u64 = 37; Min.u64 = 1; Max.u64 = 1; 
l1gcache_36.stateEvent_Inv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.stateEvent_Inv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 33; SumSQ.u64 = 33; Count.u64 = 33; Min.u64 = 1; Max.u64 = 1; 
l1gcache_36.stateEvent_Inv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.stateEvent_Inv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.stateEvent_Inv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
l1gcache_36.stateEvent_Inv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.stateEvent_Inv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.stateEvent_FetchInvX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.stateEvent_FetchInvX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 33; SumSQ.u64 = 33; Count.u64 = 33; Min.u64 = 1; Max.u64 = 1; 
l1gcache_36.stateEvent_FetchInvX_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.stateEvent_FetchInvX_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.stateEvent_FetchInvX_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.stateEvent_FetchInvX_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.stateEvent_Fetch_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.stateEvent_Fetch_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.stateEvent_Fetch_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.stateEvent_Fetch_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.stateEvent_Fetch_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.stateEvent_Fetch_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.stateEvent_Fetch_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.stateEvent_FetchInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.stateEvent_FetchInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.stateEvent_FetchInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 4; SumSQ.u64 = 4; Count.u64 = 4; Min.u64 = 1; Max.u64 = 1; 
l1gcache_36.stateEvent_FetchInv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.stateEvent_FetchInv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.stateEvent_FetchInv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.stateEvent_FetchInv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.stateEvent_FetchInv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.stateEvent_ForceInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.stateEvent_ForceInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.stateEvent_ForceInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.stateEvent_ForceInv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.stateEvent_ForceInv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.stateEvent_ForceInv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.stateEvent_ForceInv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.stateEvent_ForceInv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.stateEvent_FlushLine_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.stateEvent_FlushLine_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.stateEvent_FlushLine_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.stateEvent_FlushLineInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.stateEvent_FlushLineInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.stateEvent_FlushLineInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.stateEvent_FlushLineResp_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.eventSent_GetS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 114; SumSQ.u64 = 114; Count.u64 = 114; Min.u64 = 1; Max.u64 = 1; 
l1gcache_36.eventSent_GetX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 41; SumSQ.u64 = 41; Count.u64 = 41; Min.u64 = 1; Max.u64 = 1; 
l1gcache_36.eventSent_GetSX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.eventSent_Write : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.eventSent_PutM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.eventSent_NACK : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.eventSent_FlushLine : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.eventSent_FlushLineInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.eventSent_FlushAll : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.eventSent_FetchResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 4; SumSQ.u64 = 4; Count.u64 = 4; Min.u64 = 1; Max.u64 = 1; 
l1gcache_36.eventSent_FetchXResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 34; SumSQ.u64 = 34; Count.u64 = 34; Min.u64 = 1; Max.u64 = 1; 
l1gcache_36.eventSent_AckInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 35; SumSQ.u64 = 35; Count.u64 = 35; Min.u64 = 1; Max.u64 = 1; 
l1gcache_36.eventSent_AckFlush : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.eventSent_GetSResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 238; SumSQ.u64 = 238; Count.u64 = 238; Min.u64 = 1; Max.u64 = 1; 
l1gcache_36.eventSent_GetXResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.eventSent_WriteResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 128; SumSQ.u64 = 128; Count.u64 = 128; Min.u64 = 1; Max.u64 = 1; 
l1gcache_36.eventSent_FlushLineResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.eventSent_FlushAllResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.eventSent_Put : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.eventSent_Get : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.eventSent_AckMove : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.eventSent_CustomReq : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.eventSent_CustomResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.eventSent_CustomAck : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.EventStalledForLockedCacheline : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.evict_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 116; SumSQ.u64 = 116; Count.u64 = 116; Min.u64 = 1; Max.u64 = 1; 
l1gcache_36.evict_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.evict_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.evict_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.evict_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.evict_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.evict_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.latency_GetS_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 39183; SumSQ.u64 = 40754477; Count.u64 = 124; Min.u64 = 29; Max.u64 = 1442; 
l1gcache_36.latency_GetS_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 37536; SumSQ.u64 = 16419142; Count.u64 = 114; Min.u64 = 159; Max.u64 = 1274; 
l1gcache_36.latency_GetX_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 4732; SumSQ.u64 = 634434; Count.u64 = 87; Min.u64 = 29; Max.u64 = 257; 
l1gcache_36.latency_GetX_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 517; SumSQ.u64 = 133645; Count.u64 = 2; Min.u64 = 258; Max.u64 = 259; 
l1gcache_36.latency_GetX_upgrade : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 8790; SumSQ.u64 = 1985430; Count.u64 = 39; Min.u64 = 222; Max.u64 = 289; 
l1gcache_36.latency_GetSX_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.latency_GetSX_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.latency_GetSX_upgrade : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.latency_FlushLine : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.latency_FlushLine_fail : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.latency_FlushLineInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.latency_FlushLineInv_fail : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.latency_FlushAll : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.GetSHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 74; SumSQ.u64 = 74; Count.u64 = 74; Min.u64 = 1; Max.u64 = 1; 
l1gcache_36.GetXHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 76; SumSQ.u64 = 76; Count.u64 = 76; Min.u64 = 1; Max.u64 = 1; 
l1gcache_36.GetSXHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.GetSHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 50; SumSQ.u64 = 50; Count.u64 = 50; Min.u64 = 1; Max.u64 = 1; 
l1gcache_36.GetXHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 11; SumSQ.u64 = 11; Count.u64 = 11; Min.u64 = 1; Max.u64 = 1; 
l1gcache_36.GetSXHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.GetSMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 114; SumSQ.u64 = 114; Count.u64 = 114; Min.u64 = 1; Max.u64 = 1; 
l1gcache_36.GetXMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 41; SumSQ.u64 = 41; Count.u64 = 41; Min.u64 = 1; Max.u64 = 1; 
l1gcache_36.GetSXMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.GetSMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.GetXMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.GetSXMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.CacheHits : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 211; SumSQ.u64 = 211; Count.u64 = 211; Min.u64 = 1; Max.u64 = 1; 
l1gcache_36.CacheMisses : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 155; SumSQ.u64 = 155; Count.u64 = 155; Min.u64 = 1; Max.u64 = 1; 
l1gcache_36.stateEvent_AckPut_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.eventSent_PutS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.eventSent_PutE : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.stateEvent_GetS_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 51; SumSQ.u64 = 51; Count.u64 = 51; Min.u64 = 1; Max.u64 = 1; 
l1gcache_36.stateEvent_GetX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 66; SumSQ.u64 = 66; Count.u64 = 66; Min.u64 = 1; Max.u64 = 1; 
l1gcache_36.stateEvent_GetSX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.stateEvent_FlushLine_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.stateEvent_FlushLineInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.stateEvent_FetchInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.stateEvent_ForceInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.stateEvent_FetchInvX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; Min.u64 = 1; Max.u64 = 1; 
l1gcache_36.evict_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.TotalEventsReceived : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 594; SumSQ.u64 = 594; Count.u64 = 594; Min.u64 = 1; Max.u64 = 1; 
l1gcache_36.TotalEventsReplayed : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 61; SumSQ.u64 = 61; Count.u64 = 61; Min.u64 = 1; Max.u64 = 1; 
l1gcache_36.Put_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.Get_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.AckMove_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.GetS_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.Write_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.GetSX_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.GetSResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.WriteResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.CustomReq_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.CustomResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.CustomAck_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.NULLCMD_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.GetS_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 238; SumSQ.u64 = 238; Count.u64 = 238; Min.u64 = 1; Max.u64 = 1; 
l1gcache_36.GetX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.GetSX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.Write_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 128; SumSQ.u64 = 128; Count.u64 = 128; Min.u64 = 1; Max.u64 = 1; 
l1gcache_36.FlushLine_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.FlushLineInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.FlushAll_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.GetSResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 47; SumSQ.u64 = 47; Count.u64 = 47; Min.u64 = 1; Max.u64 = 1; 
l1gcache_36.GetXResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 108; SumSQ.u64 = 108; Count.u64 = 108; Min.u64 = 1; Max.u64 = 1; 
l1gcache_36.FlushLineResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.FlushAllResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.Inv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 35; SumSQ.u64 = 35; Count.u64 = 35; Min.u64 = 1; Max.u64 = 1; 
l1gcache_36.ForceInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.Fetch_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.FetchInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 4; SumSQ.u64 = 4; Count.u64 = 4; Min.u64 = 1; Max.u64 = 1; 
l1gcache_36.FetchInvX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 34; SumSQ.u64 = 34; Count.u64 = 34; Min.u64 = 1; Max.u64 = 1; 
l1gcache_36.ForwardFlush_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.UnblockFlush_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.NACK_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.AckPut_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.MSHR_occupancy : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 75771; SumSQ.u64 = 2039779; Count.u64 = 172531049; Min.u64 = 0; Max.u64 = 40; 
l1gcache_36.Bank_conflicts : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.default_stat : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.stateEvent_GetS_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 114; SumSQ.u64 = 114; Count.u64 = 114; Min.u64 = 1; Max.u64 = 1; 
l1gcache_37.stateEvent_GetS_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 72; SumSQ.u64 = 72; Count.u64 = 72; Min.u64 = 1; Max.u64 = 1; 
l1gcache_37.stateEvent_GetS_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.stateEvent_GetX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
l1gcache_37.stateEvent_GetX_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 39; SumSQ.u64 = 39; Count.u64 = 39; Min.u64 = 1; Max.u64 = 1; 
l1gcache_37.stateEvent_GetX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 21; SumSQ.u64 = 21; Count.u64 = 21; Min.u64 = 1; Max.u64 = 1; 
l1gcache_37.stateEvent_GetSX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.stateEvent_GetSX_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.stateEvent_GetSX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.stateEvent_GetSResp_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 47; SumSQ.u64 = 47; Count.u64 = 47; Min.u64 = 1; Max.u64 = 1; 
l1gcache_37.stateEvent_GetXResp_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 67; SumSQ.u64 = 67; Count.u64 = 67; Min.u64 = 1; Max.u64 = 1; 
l1gcache_37.stateEvent_GetXResp_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 6; SumSQ.u64 = 6; Count.u64 = 6; Min.u64 = 1; Max.u64 = 1; 
l1gcache_37.stateEvent_GetXResp_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 35; SumSQ.u64 = 35; Count.u64 = 35; Min.u64 = 1; Max.u64 = 1; 
l1gcache_37.stateEvent_Inv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.stateEvent_Inv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 35; SumSQ.u64 = 35; Count.u64 = 35; Min.u64 = 1; Max.u64 = 1; 
l1gcache_37.stateEvent_Inv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.stateEvent_Inv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.stateEvent_Inv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 4; SumSQ.u64 = 4; Count.u64 = 4; Min.u64 = 1; Max.u64 = 1; 
l1gcache_37.stateEvent_Inv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.stateEvent_Inv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.stateEvent_FetchInvX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.stateEvent_FetchInvX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 35; SumSQ.u64 = 35; Count.u64 = 35; Min.u64 = 1; Max.u64 = 1; 
l1gcache_37.stateEvent_FetchInvX_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.stateEvent_FetchInvX_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.stateEvent_FetchInvX_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.stateEvent_FetchInvX_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.stateEvent_Fetch_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.stateEvent_Fetch_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.stateEvent_Fetch_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.stateEvent_Fetch_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.stateEvent_Fetch_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.stateEvent_Fetch_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.stateEvent_Fetch_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.stateEvent_FetchInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.stateEvent_FetchInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.stateEvent_FetchInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
l1gcache_37.stateEvent_FetchInv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.stateEvent_FetchInv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.stateEvent_FetchInv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.stateEvent_FetchInv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.stateEvent_FetchInv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.stateEvent_ForceInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.stateEvent_ForceInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.stateEvent_ForceInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.stateEvent_ForceInv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.stateEvent_ForceInv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.stateEvent_ForceInv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.stateEvent_ForceInv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.stateEvent_ForceInv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.stateEvent_FlushLine_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.stateEvent_FlushLine_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.stateEvent_FlushLine_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.stateEvent_FlushLineInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.stateEvent_FlushLineInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.stateEvent_FlushLineInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.stateEvent_FlushLineResp_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.eventSent_GetS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 114; SumSQ.u64 = 114; Count.u64 = 114; Min.u64 = 1; Max.u64 = 1; 
l1gcache_37.eventSent_GetX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 41; SumSQ.u64 = 41; Count.u64 = 41; Min.u64 = 1; Max.u64 = 1; 
l1gcache_37.eventSent_GetSX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.eventSent_Write : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.eventSent_PutM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.eventSent_NACK : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.eventSent_FlushLine : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.eventSent_FlushLineInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.eventSent_FlushAll : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.eventSent_FetchResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
l1gcache_37.eventSent_FetchXResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 36; SumSQ.u64 = 36; Count.u64 = 36; Min.u64 = 1; Max.u64 = 1; 
l1gcache_37.eventSent_AckInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 39; SumSQ.u64 = 39; Count.u64 = 39; Min.u64 = 1; Max.u64 = 1; 
l1gcache_37.eventSent_AckFlush : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.eventSent_GetSResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 238; SumSQ.u64 = 238; Count.u64 = 238; Min.u64 = 1; Max.u64 = 1; 
l1gcache_37.eventSent_GetXResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.eventSent_WriteResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 128; SumSQ.u64 = 128; Count.u64 = 128; Min.u64 = 1; Max.u64 = 1; 
l1gcache_37.eventSent_FlushLineResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.eventSent_FlushAllResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.eventSent_Put : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.eventSent_Get : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.eventSent_AckMove : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.eventSent_CustomReq : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.eventSent_CustomResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.eventSent_CustomAck : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.EventStalledForLockedCacheline : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.evict_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 116; SumSQ.u64 = 116; Count.u64 = 116; Min.u64 = 1; Max.u64 = 1; 
l1gcache_37.evict_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.evict_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.evict_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.evict_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.evict_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.evict_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.latency_GetS_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 39373; SumSQ.u64 = 42949939; Count.u64 = 124; Min.u64 = 29; Max.u64 = 1477; 
l1gcache_37.latency_GetS_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 38766; SumSQ.u64 = 17777494; Count.u64 = 114; Min.u64 = 150; Max.u64 = 1309; 
l1gcache_37.latency_GetX_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 4745; SumSQ.u64 = 636513; Count.u64 = 87; Min.u64 = 29; Max.u64 = 257; 
l1gcache_37.latency_GetX_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 517; SumSQ.u64 = 133645; Count.u64 = 2; Min.u64 = 258; Max.u64 = 259; 
l1gcache_37.latency_GetX_upgrade : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 8850; SumSQ.u64 = 2021204; Count.u64 = 39; Min.u64 = 200; Max.u64 = 318; 
l1gcache_37.latency_GetSX_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.latency_GetSX_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.latency_GetSX_upgrade : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.latency_FlushLine : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.latency_FlushLine_fail : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.latency_FlushLineInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.latency_FlushLineInv_fail : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.latency_FlushAll : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.GetSHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 75; SumSQ.u64 = 75; Count.u64 = 75; Min.u64 = 1; Max.u64 = 1; 
l1gcache_37.GetXHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 76; SumSQ.u64 = 76; Count.u64 = 76; Min.u64 = 1; Max.u64 = 1; 
l1gcache_37.GetSXHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.GetSHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 49; SumSQ.u64 = 49; Count.u64 = 49; Min.u64 = 1; Max.u64 = 1; 
l1gcache_37.GetXHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 11; SumSQ.u64 = 11; Count.u64 = 11; Min.u64 = 1; Max.u64 = 1; 
l1gcache_37.GetSXHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.GetSMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 114; SumSQ.u64 = 114; Count.u64 = 114; Min.u64 = 1; Max.u64 = 1; 
l1gcache_37.GetXMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 41; SumSQ.u64 = 41; Count.u64 = 41; Min.u64 = 1; Max.u64 = 1; 
l1gcache_37.GetSXMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.GetSMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.GetXMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.GetSXMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.CacheHits : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 211; SumSQ.u64 = 211; Count.u64 = 211; Min.u64 = 1; Max.u64 = 1; 
l1gcache_37.CacheMisses : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 155; SumSQ.u64 = 155; Count.u64 = 155; Min.u64 = 1; Max.u64 = 1; 
l1gcache_37.stateEvent_AckPut_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.eventSent_PutS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.eventSent_PutE : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.stateEvent_GetS_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 52; SumSQ.u64 = 52; Count.u64 = 52; Min.u64 = 1; Max.u64 = 1; 
l1gcache_37.stateEvent_GetX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 66; SumSQ.u64 = 66; Count.u64 = 66; Min.u64 = 1; Max.u64 = 1; 
l1gcache_37.stateEvent_GetSX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.stateEvent_FlushLine_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.stateEvent_FlushLineInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.stateEvent_FetchInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.stateEvent_ForceInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.stateEvent_FetchInvX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; Min.u64 = 1; Max.u64 = 1; 
l1gcache_37.evict_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.TotalEventsReceived : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 598; SumSQ.u64 = 598; Count.u64 = 598; Min.u64 = 1; Max.u64 = 1; 
l1gcache_37.TotalEventsReplayed : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 60; SumSQ.u64 = 60; Count.u64 = 60; Min.u64 = 1; Max.u64 = 1; 
l1gcache_37.Put_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.Get_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.AckMove_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.GetS_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.Write_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.GetSX_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.GetSResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.WriteResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.CustomReq_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.CustomResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.CustomAck_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.NULLCMD_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.GetS_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 238; SumSQ.u64 = 238; Count.u64 = 238; Min.u64 = 1; Max.u64 = 1; 
l1gcache_37.GetX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.GetSX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.Write_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 128; SumSQ.u64 = 128; Count.u64 = 128; Min.u64 = 1; Max.u64 = 1; 
l1gcache_37.FlushLine_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.FlushLineInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.FlushAll_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.GetSResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 47; SumSQ.u64 = 47; Count.u64 = 47; Min.u64 = 1; Max.u64 = 1; 
l1gcache_37.GetXResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 108; SumSQ.u64 = 108; Count.u64 = 108; Min.u64 = 1; Max.u64 = 1; 
l1gcache_37.FlushLineResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.FlushAllResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.Inv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 39; SumSQ.u64 = 39; Count.u64 = 39; Min.u64 = 1; Max.u64 = 1; 
l1gcache_37.ForceInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.Fetch_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.FetchInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
l1gcache_37.FetchInvX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 36; SumSQ.u64 = 36; Count.u64 = 36; Min.u64 = 1; Max.u64 = 1; 
l1gcache_37.ForwardFlush_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.UnblockFlush_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.NACK_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.AckPut_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.MSHR_occupancy : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 78167; SumSQ.u64 = 2028935; Count.u64 = 172531049; Min.u64 = 0; Max.u64 = 40; 
l1gcache_37.Bank_conflicts : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.default_stat : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.stateEvent_GetS_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 114; SumSQ.u64 = 114; Count.u64 = 114; Min.u64 = 1; Max.u64 = 1; 
l1gcache_38.stateEvent_GetS_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 72; SumSQ.u64 = 72; Count.u64 = 72; Min.u64 = 1; Max.u64 = 1; 
l1gcache_38.stateEvent_GetS_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; Min.u64 = 1; Max.u64 = 1; 
l1gcache_38.stateEvent_GetX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
l1gcache_38.stateEvent_GetX_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 39; SumSQ.u64 = 39; Count.u64 = 39; Min.u64 = 1; Max.u64 = 1; 
l1gcache_38.stateEvent_GetX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 21; SumSQ.u64 = 21; Count.u64 = 21; Min.u64 = 1; Max.u64 = 1; 
l1gcache_38.stateEvent_GetSX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.stateEvent_GetSX_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.stateEvent_GetSX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.stateEvent_GetSResp_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 47; SumSQ.u64 = 47; Count.u64 = 47; Min.u64 = 1; Max.u64 = 1; 
l1gcache_38.stateEvent_GetXResp_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 67; SumSQ.u64 = 67; Count.u64 = 67; Min.u64 = 1; Max.u64 = 1; 
l1gcache_38.stateEvent_GetXResp_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 4; SumSQ.u64 = 4; Count.u64 = 4; Min.u64 = 1; Max.u64 = 1; 
l1gcache_38.stateEvent_GetXResp_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 37; SumSQ.u64 = 37; Count.u64 = 37; Min.u64 = 1; Max.u64 = 1; 
l1gcache_38.stateEvent_Inv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.stateEvent_Inv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 33; SumSQ.u64 = 33; Count.u64 = 33; Min.u64 = 1; Max.u64 = 1; 
l1gcache_38.stateEvent_Inv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.stateEvent_Inv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.stateEvent_Inv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
l1gcache_38.stateEvent_Inv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.stateEvent_Inv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.stateEvent_FetchInvX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.stateEvent_FetchInvX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 33; SumSQ.u64 = 33; Count.u64 = 33; Min.u64 = 1; Max.u64 = 1; 
l1gcache_38.stateEvent_FetchInvX_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.stateEvent_FetchInvX_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.stateEvent_FetchInvX_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.stateEvent_FetchInvX_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.stateEvent_Fetch_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.stateEvent_Fetch_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.stateEvent_Fetch_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.stateEvent_Fetch_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.stateEvent_Fetch_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.stateEvent_Fetch_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.stateEvent_Fetch_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.stateEvent_FetchInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.stateEvent_FetchInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.stateEvent_FetchInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 4; SumSQ.u64 = 4; Count.u64 = 4; Min.u64 = 1; Max.u64 = 1; 
l1gcache_38.stateEvent_FetchInv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.stateEvent_FetchInv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.stateEvent_FetchInv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.stateEvent_FetchInv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.stateEvent_FetchInv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.stateEvent_ForceInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.stateEvent_ForceInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.stateEvent_ForceInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.stateEvent_ForceInv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.stateEvent_ForceInv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.stateEvent_ForceInv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.stateEvent_ForceInv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.stateEvent_ForceInv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.stateEvent_FlushLine_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.stateEvent_FlushLine_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.stateEvent_FlushLine_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.stateEvent_FlushLineInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.stateEvent_FlushLineInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.stateEvent_FlushLineInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.stateEvent_FlushLineResp_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.eventSent_GetS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 114; SumSQ.u64 = 114; Count.u64 = 114; Min.u64 = 1; Max.u64 = 1; 
l1gcache_38.eventSent_GetX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 41; SumSQ.u64 = 41; Count.u64 = 41; Min.u64 = 1; Max.u64 = 1; 
l1gcache_38.eventSent_GetSX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.eventSent_Write : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.eventSent_PutM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.eventSent_NACK : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.eventSent_FlushLine : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.eventSent_FlushLineInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.eventSent_FlushAll : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.eventSent_FetchResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 4; SumSQ.u64 = 4; Count.u64 = 4; Min.u64 = 1; Max.u64 = 1; 
l1gcache_38.eventSent_FetchXResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 34; SumSQ.u64 = 34; Count.u64 = 34; Min.u64 = 1; Max.u64 = 1; 
l1gcache_38.eventSent_AckInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 35; SumSQ.u64 = 35; Count.u64 = 35; Min.u64 = 1; Max.u64 = 1; 
l1gcache_38.eventSent_AckFlush : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.eventSent_GetSResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 238; SumSQ.u64 = 238; Count.u64 = 238; Min.u64 = 1; Max.u64 = 1; 
l1gcache_38.eventSent_GetXResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.eventSent_WriteResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 128; SumSQ.u64 = 128; Count.u64 = 128; Min.u64 = 1; Max.u64 = 1; 
l1gcache_38.eventSent_FlushLineResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.eventSent_FlushAllResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.eventSent_Put : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.eventSent_Get : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.eventSent_AckMove : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.eventSent_CustomReq : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.eventSent_CustomResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.eventSent_CustomAck : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.EventStalledForLockedCacheline : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.evict_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 116; SumSQ.u64 = 116; Count.u64 = 116; Min.u64 = 1; Max.u64 = 1; 
l1gcache_38.evict_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.evict_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.evict_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.evict_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.evict_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.evict_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.latency_GetS_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 39884; SumSQ.u64 = 44532364; Count.u64 = 124; Min.u64 = 29; Max.u64 = 1506; 
l1gcache_38.latency_GetS_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 38841; SumSQ.u64 = 18016103; Count.u64 = 114; Min.u64 = 145; Max.u64 = 1338; 
l1gcache_38.latency_GetX_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 4716; SumSQ.u64 = 631064; Count.u64 = 87; Min.u64 = 29; Max.u64 = 260; 
l1gcache_38.latency_GetX_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 522; SumSQ.u64 = 136242; Count.u64 = 2; Min.u64 = 261; Max.u64 = 261; 
l1gcache_38.latency_GetX_upgrade : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 8686; SumSQ.u64 = 1935384; Count.u64 = 39; Min.u64 = 198; Max.u64 = 225; 
l1gcache_38.latency_GetSX_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.latency_GetSX_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.latency_GetSX_upgrade : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.latency_FlushLine : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.latency_FlushLine_fail : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.latency_FlushLineInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.latency_FlushLineInv_fail : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.latency_FlushAll : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.GetSHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 75; SumSQ.u64 = 75; Count.u64 = 75; Min.u64 = 1; Max.u64 = 1; 
l1gcache_38.GetXHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 76; SumSQ.u64 = 76; Count.u64 = 76; Min.u64 = 1; Max.u64 = 1; 
l1gcache_38.GetSXHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.GetSHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 49; SumSQ.u64 = 49; Count.u64 = 49; Min.u64 = 1; Max.u64 = 1; 
l1gcache_38.GetXHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 11; SumSQ.u64 = 11; Count.u64 = 11; Min.u64 = 1; Max.u64 = 1; 
l1gcache_38.GetSXHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.GetSMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 114; SumSQ.u64 = 114; Count.u64 = 114; Min.u64 = 1; Max.u64 = 1; 
l1gcache_38.GetXMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 41; SumSQ.u64 = 41; Count.u64 = 41; Min.u64 = 1; Max.u64 = 1; 
l1gcache_38.GetSXMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.GetSMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.GetXMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.GetSXMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.CacheHits : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 211; SumSQ.u64 = 211; Count.u64 = 211; Min.u64 = 1; Max.u64 = 1; 
l1gcache_38.CacheMisses : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 155; SumSQ.u64 = 155; Count.u64 = 155; Min.u64 = 1; Max.u64 = 1; 
l1gcache_38.stateEvent_AckPut_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.eventSent_PutS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.eventSent_PutE : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.stateEvent_GetS_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 51; SumSQ.u64 = 51; Count.u64 = 51; Min.u64 = 1; Max.u64 = 1; 
l1gcache_38.stateEvent_GetX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 66; SumSQ.u64 = 66; Count.u64 = 66; Min.u64 = 1; Max.u64 = 1; 
l1gcache_38.stateEvent_GetSX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.stateEvent_FlushLine_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.stateEvent_FlushLineInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.stateEvent_FetchInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.stateEvent_ForceInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.stateEvent_FetchInvX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; Min.u64 = 1; Max.u64 = 1; 
l1gcache_38.evict_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.TotalEventsReceived : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 594; SumSQ.u64 = 594; Count.u64 = 594; Min.u64 = 1; Max.u64 = 1; 
l1gcache_38.TotalEventsReplayed : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 60; SumSQ.u64 = 60; Count.u64 = 60; Min.u64 = 1; Max.u64 = 1; 
l1gcache_38.Put_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.Get_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.AckMove_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.GetS_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.Write_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.GetSX_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.GetSResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.WriteResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.CustomReq_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.CustomResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.CustomAck_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.NULLCMD_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.GetS_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 238; SumSQ.u64 = 238; Count.u64 = 238; Min.u64 = 1; Max.u64 = 1; 
l1gcache_38.GetX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.GetSX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.Write_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 128; SumSQ.u64 = 128; Count.u64 = 128; Min.u64 = 1; Max.u64 = 1; 
l1gcache_38.FlushLine_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.FlushLineInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.FlushAll_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.GetSResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 47; SumSQ.u64 = 47; Count.u64 = 47; Min.u64 = 1; Max.u64 = 1; 
l1gcache_38.GetXResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 108; SumSQ.u64 = 108; Count.u64 = 108; Min.u64 = 1; Max.u64 = 1; 
l1gcache_38.FlushLineResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.FlushAllResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.Inv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 35; SumSQ.u64 = 35; Count.u64 = 35; Min.u64 = 1; Max.u64 = 1; 
l1gcache_38.ForceInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.Fetch_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.FetchInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 4; SumSQ.u64 = 4; Count.u64 = 4; Min.u64 = 1; Max.u64 = 1; 
l1gcache_38.FetchInvX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 34; SumSQ.u64 = 34; Count.u64 = 34; Min.u64 = 1; Max.u64 = 1; 
l1gcache_38.ForwardFlush_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.UnblockFlush_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.NACK_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.AckPut_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.MSHR_occupancy : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 78547; SumSQ.u64 = 2028045; Count.u64 = 172531049; Min.u64 = 0; Max.u64 = 40; 
l1gcache_38.Bank_conflicts : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.default_stat : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.stateEvent_GetS_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 114; SumSQ.u64 = 114; Count.u64 = 114; Min.u64 = 1; Max.u64 = 1; 
l1gcache_39.stateEvent_GetS_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 72; SumSQ.u64 = 72; Count.u64 = 72; Min.u64 = 1; Max.u64 = 1; 
l1gcache_39.stateEvent_GetS_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.stateEvent_GetX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
l1gcache_39.stateEvent_GetX_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 39; SumSQ.u64 = 39; Count.u64 = 39; Min.u64 = 1; Max.u64 = 1; 
l1gcache_39.stateEvent_GetX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 21; SumSQ.u64 = 21; Count.u64 = 21; Min.u64 = 1; Max.u64 = 1; 
l1gcache_39.stateEvent_GetSX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.stateEvent_GetSX_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.stateEvent_GetSX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.stateEvent_GetSResp_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 47; SumSQ.u64 = 47; Count.u64 = 47; Min.u64 = 1; Max.u64 = 1; 
l1gcache_39.stateEvent_GetXResp_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 67; SumSQ.u64 = 67; Count.u64 = 67; Min.u64 = 1; Max.u64 = 1; 
l1gcache_39.stateEvent_GetXResp_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 6; SumSQ.u64 = 6; Count.u64 = 6; Min.u64 = 1; Max.u64 = 1; 
l1gcache_39.stateEvent_GetXResp_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 35; SumSQ.u64 = 35; Count.u64 = 35; Min.u64 = 1; Max.u64 = 1; 
l1gcache_39.stateEvent_Inv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.stateEvent_Inv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 35; SumSQ.u64 = 35; Count.u64 = 35; Min.u64 = 1; Max.u64 = 1; 
l1gcache_39.stateEvent_Inv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.stateEvent_Inv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.stateEvent_Inv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 4; SumSQ.u64 = 4; Count.u64 = 4; Min.u64 = 1; Max.u64 = 1; 
l1gcache_39.stateEvent_Inv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.stateEvent_Inv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.stateEvent_FetchInvX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.stateEvent_FetchInvX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 35; SumSQ.u64 = 35; Count.u64 = 35; Min.u64 = 1; Max.u64 = 1; 
l1gcache_39.stateEvent_FetchInvX_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.stateEvent_FetchInvX_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.stateEvent_FetchInvX_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.stateEvent_FetchInvX_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.stateEvent_Fetch_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.stateEvent_Fetch_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.stateEvent_Fetch_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.stateEvent_Fetch_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.stateEvent_Fetch_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.stateEvent_Fetch_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.stateEvent_Fetch_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.stateEvent_FetchInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.stateEvent_FetchInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.stateEvent_FetchInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
l1gcache_39.stateEvent_FetchInv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.stateEvent_FetchInv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.stateEvent_FetchInv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.stateEvent_FetchInv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.stateEvent_FetchInv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.stateEvent_ForceInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.stateEvent_ForceInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.stateEvent_ForceInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.stateEvent_ForceInv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.stateEvent_ForceInv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.stateEvent_ForceInv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.stateEvent_ForceInv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.stateEvent_ForceInv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.stateEvent_FlushLine_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.stateEvent_FlushLine_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.stateEvent_FlushLine_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.stateEvent_FlushLineInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.stateEvent_FlushLineInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.stateEvent_FlushLineInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.stateEvent_FlushLineResp_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.eventSent_GetS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 114; SumSQ.u64 = 114; Count.u64 = 114; Min.u64 = 1; Max.u64 = 1; 
l1gcache_39.eventSent_GetX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 41; SumSQ.u64 = 41; Count.u64 = 41; Min.u64 = 1; Max.u64 = 1; 
l1gcache_39.eventSent_GetSX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.eventSent_Write : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.eventSent_PutM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.eventSent_NACK : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.eventSent_FlushLine : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.eventSent_FlushLineInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.eventSent_FlushAll : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.eventSent_FetchResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
l1gcache_39.eventSent_FetchXResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 36; SumSQ.u64 = 36; Count.u64 = 36; Min.u64 = 1; Max.u64 = 1; 
l1gcache_39.eventSent_AckInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 39; SumSQ.u64 = 39; Count.u64 = 39; Min.u64 = 1; Max.u64 = 1; 
l1gcache_39.eventSent_AckFlush : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.eventSent_GetSResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 238; SumSQ.u64 = 238; Count.u64 = 238; Min.u64 = 1; Max.u64 = 1; 
l1gcache_39.eventSent_GetXResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.eventSent_WriteResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 128; SumSQ.u64 = 128; Count.u64 = 128; Min.u64 = 1; Max.u64 = 1; 
l1gcache_39.eventSent_FlushLineResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.eventSent_FlushAllResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.eventSent_Put : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.eventSent_Get : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.eventSent_AckMove : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.eventSent_CustomReq : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.eventSent_CustomResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.eventSent_CustomAck : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.EventStalledForLockedCacheline : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.evict_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 116; SumSQ.u64 = 116; Count.u64 = 116; Min.u64 = 1; Max.u64 = 1; 
l1gcache_39.evict_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.evict_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.evict_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.evict_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.evict_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.evict_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.latency_GetS_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 41002; SumSQ.u64 = 46953380; Count.u64 = 124; Min.u64 = 29; Max.u64 = 1542; 
l1gcache_39.latency_GetS_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 40414; SumSQ.u64 = 19664272; Count.u64 = 114; Min.u64 = 159; Max.u64 = 1374; 
l1gcache_39.latency_GetX_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 4700; SumSQ.u64 = 622292; Count.u64 = 87; Min.u64 = 29; Max.u64 = 258; 
l1gcache_39.latency_GetX_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 517; SumSQ.u64 = 133645; Count.u64 = 2; Min.u64 = 258; Max.u64 = 259; 
l1gcache_39.latency_GetX_upgrade : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 8857; SumSQ.u64 = 2018525; Count.u64 = 39; Min.u64 = 222; Max.u64 = 303; 
l1gcache_39.latency_GetSX_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.latency_GetSX_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.latency_GetSX_upgrade : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.latency_FlushLine : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.latency_FlushLine_fail : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.latency_FlushLineInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.latency_FlushLineInv_fail : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.latency_FlushAll : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.GetSHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 75; SumSQ.u64 = 75; Count.u64 = 75; Min.u64 = 1; Max.u64 = 1; 
l1gcache_39.GetXHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 76; SumSQ.u64 = 76; Count.u64 = 76; Min.u64 = 1; Max.u64 = 1; 
l1gcache_39.GetSXHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.GetSHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 49; SumSQ.u64 = 49; Count.u64 = 49; Min.u64 = 1; Max.u64 = 1; 
l1gcache_39.GetXHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 11; SumSQ.u64 = 11; Count.u64 = 11; Min.u64 = 1; Max.u64 = 1; 
l1gcache_39.GetSXHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.GetSMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 114; SumSQ.u64 = 114; Count.u64 = 114; Min.u64 = 1; Max.u64 = 1; 
l1gcache_39.GetXMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 41; SumSQ.u64 = 41; Count.u64 = 41; Min.u64 = 1; Max.u64 = 1; 
l1gcache_39.GetSXMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.GetSMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.GetXMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.GetSXMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.CacheHits : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 211; SumSQ.u64 = 211; Count.u64 = 211; Min.u64 = 1; Max.u64 = 1; 
l1gcache_39.CacheMisses : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 155; SumSQ.u64 = 155; Count.u64 = 155; Min.u64 = 1; Max.u64 = 1; 
l1gcache_39.stateEvent_AckPut_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.eventSent_PutS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.eventSent_PutE : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.stateEvent_GetS_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 52; SumSQ.u64 = 52; Count.u64 = 52; Min.u64 = 1; Max.u64 = 1; 
l1gcache_39.stateEvent_GetX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 66; SumSQ.u64 = 66; Count.u64 = 66; Min.u64 = 1; Max.u64 = 1; 
l1gcache_39.stateEvent_GetSX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.stateEvent_FlushLine_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.stateEvent_FlushLineInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.stateEvent_FetchInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.stateEvent_ForceInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.stateEvent_FetchInvX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; Min.u64 = 1; Max.u64 = 1; 
l1gcache_39.evict_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.TotalEventsReceived : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 598; SumSQ.u64 = 598; Count.u64 = 598; Min.u64 = 1; Max.u64 = 1; 
l1gcache_39.TotalEventsReplayed : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 60; SumSQ.u64 = 60; Count.u64 = 60; Min.u64 = 1; Max.u64 = 1; 
l1gcache_39.Put_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.Get_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.AckMove_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.GetS_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.Write_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.GetSX_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.GetSResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.WriteResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.CustomReq_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.CustomResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.CustomAck_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.NULLCMD_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.GetS_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 238; SumSQ.u64 = 238; Count.u64 = 238; Min.u64 = 1; Max.u64 = 1; 
l1gcache_39.GetX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.GetSX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.Write_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 128; SumSQ.u64 = 128; Count.u64 = 128; Min.u64 = 1; Max.u64 = 1; 
l1gcache_39.FlushLine_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.FlushLineInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.FlushAll_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.GetSResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 47; SumSQ.u64 = 47; Count.u64 = 47; Min.u64 = 1; Max.u64 = 1; 
l1gcache_39.GetXResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 108; SumSQ.u64 = 108; Count.u64 = 108; Min.u64 = 1; Max.u64 = 1; 
l1gcache_39.FlushLineResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.FlushAllResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.Inv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 39; SumSQ.u64 = 39; Count.u64 = 39; Min.u64 = 1; Max.u64 = 1; 
l1gcache_39.ForceInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.Fetch_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.FetchInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
l1gcache_39.FetchInvX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 36; SumSQ.u64 = 36; Count.u64 = 36; Min.u64 = 1; Max.u64 = 1; 
l1gcache_39.ForwardFlush_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.UnblockFlush_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.NACK_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.AckPut_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.MSHR_occupancy : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 81199; SumSQ.u64 = 2162549; Count.u64 = 172531049; Min.u64 = 0; Max.u64 = 40; 
l1gcache_39.Bank_conflicts : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.default_stat : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.stateEvent_GetS_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 114; SumSQ.u64 = 114; Count.u64 = 114; Min.u64 = 1; Max.u64 = 1; 
l1gcache_40.stateEvent_GetS_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 72; SumSQ.u64 = 72; Count.u64 = 72; Min.u64 = 1; Max.u64 = 1; 
l1gcache_40.stateEvent_GetS_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; Min.u64 = 1; Max.u64 = 1; 
l1gcache_40.stateEvent_GetX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
l1gcache_40.stateEvent_GetX_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 39; SumSQ.u64 = 39; Count.u64 = 39; Min.u64 = 1; Max.u64 = 1; 
l1gcache_40.stateEvent_GetX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 21; SumSQ.u64 = 21; Count.u64 = 21; Min.u64 = 1; Max.u64 = 1; 
l1gcache_40.stateEvent_GetSX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.stateEvent_GetSX_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.stateEvent_GetSX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.stateEvent_GetSResp_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 47; SumSQ.u64 = 47; Count.u64 = 47; Min.u64 = 1; Max.u64 = 1; 
l1gcache_40.stateEvent_GetXResp_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 67; SumSQ.u64 = 67; Count.u64 = 67; Min.u64 = 1; Max.u64 = 1; 
l1gcache_40.stateEvent_GetXResp_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
l1gcache_40.stateEvent_GetXResp_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 39; SumSQ.u64 = 39; Count.u64 = 39; Min.u64 = 1; Max.u64 = 1; 
l1gcache_40.stateEvent_Inv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.stateEvent_Inv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 33; SumSQ.u64 = 33; Count.u64 = 33; Min.u64 = 1; Max.u64 = 1; 
l1gcache_40.stateEvent_Inv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.stateEvent_Inv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.stateEvent_Inv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.stateEvent_Inv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.stateEvent_Inv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.stateEvent_FetchInvX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.stateEvent_FetchInvX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 33; SumSQ.u64 = 33; Count.u64 = 33; Min.u64 = 1; Max.u64 = 1; 
l1gcache_40.stateEvent_FetchInvX_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.stateEvent_FetchInvX_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.stateEvent_FetchInvX_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.stateEvent_FetchInvX_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.stateEvent_Fetch_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.stateEvent_Fetch_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.stateEvent_Fetch_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.stateEvent_Fetch_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.stateEvent_Fetch_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.stateEvent_Fetch_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.stateEvent_Fetch_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.stateEvent_FetchInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.stateEvent_FetchInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.stateEvent_FetchInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 6; SumSQ.u64 = 6; Count.u64 = 6; Min.u64 = 1; Max.u64 = 1; 
l1gcache_40.stateEvent_FetchInv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.stateEvent_FetchInv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.stateEvent_FetchInv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.stateEvent_FetchInv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.stateEvent_FetchInv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.stateEvent_ForceInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.stateEvent_ForceInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.stateEvent_ForceInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.stateEvent_ForceInv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.stateEvent_ForceInv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.stateEvent_ForceInv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.stateEvent_ForceInv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.stateEvent_ForceInv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.stateEvent_FlushLine_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.stateEvent_FlushLine_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.stateEvent_FlushLine_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.stateEvent_FlushLineInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.stateEvent_FlushLineInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.stateEvent_FlushLineInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.stateEvent_FlushLineResp_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.eventSent_GetS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 114; SumSQ.u64 = 114; Count.u64 = 114; Min.u64 = 1; Max.u64 = 1; 
l1gcache_40.eventSent_GetX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 41; SumSQ.u64 = 41; Count.u64 = 41; Min.u64 = 1; Max.u64 = 1; 
l1gcache_40.eventSent_GetSX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.eventSent_Write : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.eventSent_PutM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.eventSent_NACK : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.eventSent_FlushLine : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.eventSent_FlushLineInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.eventSent_FlushAll : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.eventSent_FetchResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 6; SumSQ.u64 = 6; Count.u64 = 6; Min.u64 = 1; Max.u64 = 1; 
l1gcache_40.eventSent_FetchXResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 34; SumSQ.u64 = 34; Count.u64 = 34; Min.u64 = 1; Max.u64 = 1; 
l1gcache_40.eventSent_AckInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 33; SumSQ.u64 = 33; Count.u64 = 33; Min.u64 = 1; Max.u64 = 1; 
l1gcache_40.eventSent_AckFlush : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.eventSent_GetSResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 238; SumSQ.u64 = 238; Count.u64 = 238; Min.u64 = 1; Max.u64 = 1; 
l1gcache_40.eventSent_GetXResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.eventSent_WriteResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 128; SumSQ.u64 = 128; Count.u64 = 128; Min.u64 = 1; Max.u64 = 1; 
l1gcache_40.eventSent_FlushLineResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.eventSent_FlushAllResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.eventSent_Put : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.eventSent_Get : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.eventSent_AckMove : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.eventSent_CustomReq : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.eventSent_CustomResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.eventSent_CustomAck : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.EventStalledForLockedCacheline : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.evict_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 116; SumSQ.u64 = 116; Count.u64 = 116; Min.u64 = 1; Max.u64 = 1; 
l1gcache_40.evict_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.evict_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.evict_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.evict_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.evict_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.evict_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.latency_GetS_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 40791; SumSQ.u64 = 48312161; Count.u64 = 124; Min.u64 = 29; Max.u64 = 1575; 
l1gcache_40.latency_GetS_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 36492; SumSQ.u64 = 16255070; Count.u64 = 114; Min.u64 = 159; Max.u64 = 1410; 
l1gcache_40.latency_GetX_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 4662; SumSQ.u64 = 600976; Count.u64 = 87; Min.u64 = 29; Max.u64 = 259; 
l1gcache_40.latency_GetX_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 520; SumSQ.u64 = 135200; Count.u64 = 2; Min.u64 = 260; Max.u64 = 260; 
l1gcache_40.latency_GetX_upgrade : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 8718; SumSQ.u64 = 1948862; Count.u64 = 39; Min.u64 = 222; Max.u64 = 225; 
l1gcache_40.latency_GetSX_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.latency_GetSX_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.latency_GetSX_upgrade : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.latency_FlushLine : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.latency_FlushLine_fail : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.latency_FlushLineInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.latency_FlushLineInv_fail : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.latency_FlushAll : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.GetSHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 75; SumSQ.u64 = 75; Count.u64 = 75; Min.u64 = 1; Max.u64 = 1; 
l1gcache_40.GetXHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 76; SumSQ.u64 = 76; Count.u64 = 76; Min.u64 = 1; Max.u64 = 1; 
l1gcache_40.GetSXHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.GetSHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 49; SumSQ.u64 = 49; Count.u64 = 49; Min.u64 = 1; Max.u64 = 1; 
l1gcache_40.GetXHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 11; SumSQ.u64 = 11; Count.u64 = 11; Min.u64 = 1; Max.u64 = 1; 
l1gcache_40.GetSXHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.GetSMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 114; SumSQ.u64 = 114; Count.u64 = 114; Min.u64 = 1; Max.u64 = 1; 
l1gcache_40.GetXMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 41; SumSQ.u64 = 41; Count.u64 = 41; Min.u64 = 1; Max.u64 = 1; 
l1gcache_40.GetSXMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.GetSMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.GetXMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.GetSXMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.CacheHits : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 211; SumSQ.u64 = 211; Count.u64 = 211; Min.u64 = 1; Max.u64 = 1; 
l1gcache_40.CacheMisses : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 155; SumSQ.u64 = 155; Count.u64 = 155; Min.u64 = 1; Max.u64 = 1; 
l1gcache_40.stateEvent_AckPut_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.eventSent_PutS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.eventSent_PutE : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.stateEvent_GetS_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 51; SumSQ.u64 = 51; Count.u64 = 51; Min.u64 = 1; Max.u64 = 1; 
l1gcache_40.stateEvent_GetX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 66; SumSQ.u64 = 66; Count.u64 = 66; Min.u64 = 1; Max.u64 = 1; 
l1gcache_40.stateEvent_GetSX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.stateEvent_FlushLine_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.stateEvent_FlushLineInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.stateEvent_FetchInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.stateEvent_ForceInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.stateEvent_FetchInvX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; Min.u64 = 1; Max.u64 = 1; 
l1gcache_40.evict_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.TotalEventsReceived : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 594; SumSQ.u64 = 594; Count.u64 = 594; Min.u64 = 1; Max.u64 = 1; 
l1gcache_40.TotalEventsReplayed : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 60; SumSQ.u64 = 60; Count.u64 = 60; Min.u64 = 1; Max.u64 = 1; 
l1gcache_40.Put_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.Get_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.AckMove_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.GetS_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.Write_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.GetSX_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.GetSResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.WriteResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.CustomReq_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.CustomResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.CustomAck_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.NULLCMD_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.GetS_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 238; SumSQ.u64 = 238; Count.u64 = 238; Min.u64 = 1; Max.u64 = 1; 
l1gcache_40.GetX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.GetSX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.Write_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 128; SumSQ.u64 = 128; Count.u64 = 128; Min.u64 = 1; Max.u64 = 1; 
l1gcache_40.FlushLine_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.FlushLineInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.FlushAll_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.GetSResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 47; SumSQ.u64 = 47; Count.u64 = 47; Min.u64 = 1; Max.u64 = 1; 
l1gcache_40.GetXResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 108; SumSQ.u64 = 108; Count.u64 = 108; Min.u64 = 1; Max.u64 = 1; 
l1gcache_40.FlushLineResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.FlushAllResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.Inv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 33; SumSQ.u64 = 33; Count.u64 = 33; Min.u64 = 1; Max.u64 = 1; 
l1gcache_40.ForceInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.Fetch_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.FetchInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 6; SumSQ.u64 = 6; Count.u64 = 6; Min.u64 = 1; Max.u64 = 1; 
l1gcache_40.FetchInvX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 34; SumSQ.u64 = 34; Count.u64 = 34; Min.u64 = 1; Max.u64 = 1; 
l1gcache_40.ForwardFlush_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.UnblockFlush_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.NACK_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.AckPut_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.MSHR_occupancy : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 76903; SumSQ.u64 = 1972361; Count.u64 = 172531049; Min.u64 = 0; Max.u64 = 40; 
l1gcache_40.Bank_conflicts : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.default_stat : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.stateEvent_GetS_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 114; SumSQ.u64 = 114; Count.u64 = 114; Min.u64 = 1; Max.u64 = 1; 
l1gcache_41.stateEvent_GetS_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 72; SumSQ.u64 = 72; Count.u64 = 72; Min.u64 = 1; Max.u64 = 1; 
l1gcache_41.stateEvent_GetS_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; Min.u64 = 1; Max.u64 = 1; 
l1gcache_41.stateEvent_GetX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
l1gcache_41.stateEvent_GetX_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 39; SumSQ.u64 = 39; Count.u64 = 39; Min.u64 = 1; Max.u64 = 1; 
l1gcache_41.stateEvent_GetX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 21; SumSQ.u64 = 21; Count.u64 = 21; Min.u64 = 1; Max.u64 = 1; 
l1gcache_41.stateEvent_GetSX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.stateEvent_GetSX_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.stateEvent_GetSX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.stateEvent_GetSResp_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 47; SumSQ.u64 = 47; Count.u64 = 47; Min.u64 = 1; Max.u64 = 1; 
l1gcache_41.stateEvent_GetXResp_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 67; SumSQ.u64 = 67; Count.u64 = 67; Min.u64 = 1; Max.u64 = 1; 
l1gcache_41.stateEvent_GetXResp_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 8; SumSQ.u64 = 8; Count.u64 = 8; Min.u64 = 1; Max.u64 = 1; 
l1gcache_41.stateEvent_GetXResp_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 33; SumSQ.u64 = 33; Count.u64 = 33; Min.u64 = 1; Max.u64 = 1; 
l1gcache_41.stateEvent_Inv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.stateEvent_Inv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 35; SumSQ.u64 = 35; Count.u64 = 35; Min.u64 = 1; Max.u64 = 1; 
l1gcache_41.stateEvent_Inv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.stateEvent_Inv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.stateEvent_Inv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 6; SumSQ.u64 = 6; Count.u64 = 6; Min.u64 = 1; Max.u64 = 1; 
l1gcache_41.stateEvent_Inv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.stateEvent_Inv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.stateEvent_FetchInvX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.stateEvent_FetchInvX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 35; SumSQ.u64 = 35; Count.u64 = 35; Min.u64 = 1; Max.u64 = 1; 
l1gcache_41.stateEvent_FetchInvX_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.stateEvent_FetchInvX_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.stateEvent_FetchInvX_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.stateEvent_FetchInvX_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.stateEvent_Fetch_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.stateEvent_Fetch_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.stateEvent_Fetch_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.stateEvent_Fetch_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.stateEvent_Fetch_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.stateEvent_Fetch_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.stateEvent_Fetch_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.stateEvent_FetchInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.stateEvent_FetchInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.stateEvent_FetchInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.stateEvent_FetchInv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.stateEvent_FetchInv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.stateEvent_FetchInv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.stateEvent_FetchInv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.stateEvent_FetchInv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.stateEvent_ForceInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.stateEvent_ForceInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.stateEvent_ForceInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.stateEvent_ForceInv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.stateEvent_ForceInv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.stateEvent_ForceInv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.stateEvent_ForceInv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.stateEvent_ForceInv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.stateEvent_FlushLine_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.stateEvent_FlushLine_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.stateEvent_FlushLine_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.stateEvent_FlushLineInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.stateEvent_FlushLineInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.stateEvent_FlushLineInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.stateEvent_FlushLineResp_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.eventSent_GetS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 114; SumSQ.u64 = 114; Count.u64 = 114; Min.u64 = 1; Max.u64 = 1; 
l1gcache_41.eventSent_GetX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 41; SumSQ.u64 = 41; Count.u64 = 41; Min.u64 = 1; Max.u64 = 1; 
l1gcache_41.eventSent_GetSX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.eventSent_Write : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.eventSent_PutM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.eventSent_NACK : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.eventSent_FlushLine : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.eventSent_FlushLineInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.eventSent_FlushAll : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.eventSent_FetchResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.eventSent_FetchXResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 36; SumSQ.u64 = 36; Count.u64 = 36; Min.u64 = 1; Max.u64 = 1; 
l1gcache_41.eventSent_AckInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 41; SumSQ.u64 = 41; Count.u64 = 41; Min.u64 = 1; Max.u64 = 1; 
l1gcache_41.eventSent_AckFlush : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.eventSent_GetSResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 238; SumSQ.u64 = 238; Count.u64 = 238; Min.u64 = 1; Max.u64 = 1; 
l1gcache_41.eventSent_GetXResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.eventSent_WriteResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 128; SumSQ.u64 = 128; Count.u64 = 128; Min.u64 = 1; Max.u64 = 1; 
l1gcache_41.eventSent_FlushLineResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.eventSent_FlushAllResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.eventSent_Put : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.eventSent_Get : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.eventSent_AckMove : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.eventSent_CustomReq : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.eventSent_CustomResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.eventSent_CustomAck : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.EventStalledForLockedCacheline : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.evict_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 116; SumSQ.u64 = 116; Count.u64 = 116; Min.u64 = 1; Max.u64 = 1; 
l1gcache_41.evict_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.evict_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.evict_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.evict_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.evict_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.evict_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.latency_GetS_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 42239; SumSQ.u64 = 50630229; Count.u64 = 124; Min.u64 = 29; Max.u64 = 1606; 
l1gcache_41.latency_GetS_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 38057; SumSQ.u64 = 17957767; Count.u64 = 114; Min.u64 = 159; Max.u64 = 1441; 
l1gcache_41.latency_GetX_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 4646; SumSQ.u64 = 606540; Count.u64 = 87; Min.u64 = 29; Max.u64 = 256; 
l1gcache_41.latency_GetX_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 515; SumSQ.u64 = 132613; Count.u64 = 2; Min.u64 = 257; Max.u64 = 258; 
l1gcache_41.latency_GetX_upgrade : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 8930; SumSQ.u64 = 2060904; Count.u64 = 39; Min.u64 = 195; Max.u64 = 313; 
l1gcache_41.latency_GetSX_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.latency_GetSX_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.latency_GetSX_upgrade : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.latency_FlushLine : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.latency_FlushLine_fail : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.latency_FlushLineInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.latency_FlushLineInv_fail : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.latency_FlushAll : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.GetSHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 74; SumSQ.u64 = 74; Count.u64 = 74; Min.u64 = 1; Max.u64 = 1; 
l1gcache_41.GetXHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 76; SumSQ.u64 = 76; Count.u64 = 76; Min.u64 = 1; Max.u64 = 1; 
l1gcache_41.GetSXHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.GetSHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 50; SumSQ.u64 = 50; Count.u64 = 50; Min.u64 = 1; Max.u64 = 1; 
l1gcache_41.GetXHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 11; SumSQ.u64 = 11; Count.u64 = 11; Min.u64 = 1; Max.u64 = 1; 
l1gcache_41.GetSXHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.GetSMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 114; SumSQ.u64 = 114; Count.u64 = 114; Min.u64 = 1; Max.u64 = 1; 
l1gcache_41.GetXMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 41; SumSQ.u64 = 41; Count.u64 = 41; Min.u64 = 1; Max.u64 = 1; 
l1gcache_41.GetSXMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.GetSMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.GetXMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.GetSXMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.CacheHits : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 211; SumSQ.u64 = 211; Count.u64 = 211; Min.u64 = 1; Max.u64 = 1; 
l1gcache_41.CacheMisses : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 155; SumSQ.u64 = 155; Count.u64 = 155; Min.u64 = 1; Max.u64 = 1; 
l1gcache_41.stateEvent_AckPut_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.eventSent_PutS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.eventSent_PutE : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.stateEvent_GetS_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 51; SumSQ.u64 = 51; Count.u64 = 51; Min.u64 = 1; Max.u64 = 1; 
l1gcache_41.stateEvent_GetX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 66; SumSQ.u64 = 66; Count.u64 = 66; Min.u64 = 1; Max.u64 = 1; 
l1gcache_41.stateEvent_GetSX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.stateEvent_FlushLine_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.stateEvent_FlushLineInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.stateEvent_FetchInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.stateEvent_ForceInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.stateEvent_FetchInvX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; Min.u64 = 1; Max.u64 = 1; 
l1gcache_41.evict_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.TotalEventsReceived : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 598; SumSQ.u64 = 598; Count.u64 = 598; Min.u64 = 1; Max.u64 = 1; 
l1gcache_41.TotalEventsReplayed : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 61; SumSQ.u64 = 61; Count.u64 = 61; Min.u64 = 1; Max.u64 = 1; 
l1gcache_41.Put_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.Get_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.AckMove_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.GetS_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.Write_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.GetSX_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.GetSResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.WriteResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.CustomReq_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.CustomResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.CustomAck_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.NULLCMD_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.GetS_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 238; SumSQ.u64 = 238; Count.u64 = 238; Min.u64 = 1; Max.u64 = 1; 
l1gcache_41.GetX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.GetSX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.Write_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 128; SumSQ.u64 = 128; Count.u64 = 128; Min.u64 = 1; Max.u64 = 1; 
l1gcache_41.FlushLine_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.FlushLineInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.FlushAll_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.GetSResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 47; SumSQ.u64 = 47; Count.u64 = 47; Min.u64 = 1; Max.u64 = 1; 
l1gcache_41.GetXResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 108; SumSQ.u64 = 108; Count.u64 = 108; Min.u64 = 1; Max.u64 = 1; 
l1gcache_41.FlushLineResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.FlushAllResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.Inv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 41; SumSQ.u64 = 41; Count.u64 = 41; Min.u64 = 1; Max.u64 = 1; 
l1gcache_41.ForceInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.Fetch_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.FetchInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.FetchInvX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 36; SumSQ.u64 = 36; Count.u64 = 36; Min.u64 = 1; Max.u64 = 1; 
l1gcache_41.ForwardFlush_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.UnblockFlush_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.NACK_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.AckPut_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.MSHR_occupancy : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 79721; SumSQ.u64 = 2100131; Count.u64 = 172531049; Min.u64 = 0; Max.u64 = 40; 
l1gcache_41.Bank_conflicts : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.default_stat : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.stateEvent_GetS_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 114; SumSQ.u64 = 114; Count.u64 = 114; Min.u64 = 1; Max.u64 = 1; 
l1gcache_42.stateEvent_GetS_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 72; SumSQ.u64 = 72; Count.u64 = 72; Min.u64 = 1; Max.u64 = 1; 
l1gcache_42.stateEvent_GetS_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.stateEvent_GetX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
l1gcache_42.stateEvent_GetX_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 39; SumSQ.u64 = 39; Count.u64 = 39; Min.u64 = 1; Max.u64 = 1; 
l1gcache_42.stateEvent_GetX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 21; SumSQ.u64 = 21; Count.u64 = 21; Min.u64 = 1; Max.u64 = 1; 
l1gcache_42.stateEvent_GetSX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.stateEvent_GetSX_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.stateEvent_GetSX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.stateEvent_GetSResp_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 47; SumSQ.u64 = 47; Count.u64 = 47; Min.u64 = 1; Max.u64 = 1; 
l1gcache_42.stateEvent_GetXResp_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 67; SumSQ.u64 = 67; Count.u64 = 67; Min.u64 = 1; Max.u64 = 1; 
l1gcache_42.stateEvent_GetXResp_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
l1gcache_42.stateEvent_GetXResp_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 39; SumSQ.u64 = 39; Count.u64 = 39; Min.u64 = 1; Max.u64 = 1; 
l1gcache_42.stateEvent_Inv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.stateEvent_Inv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 33; SumSQ.u64 = 33; Count.u64 = 33; Min.u64 = 1; Max.u64 = 1; 
l1gcache_42.stateEvent_Inv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.stateEvent_Inv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.stateEvent_Inv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.stateEvent_Inv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.stateEvent_Inv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.stateEvent_FetchInvX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.stateEvent_FetchInvX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 33; SumSQ.u64 = 33; Count.u64 = 33; Min.u64 = 1; Max.u64 = 1; 
l1gcache_42.stateEvent_FetchInvX_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.stateEvent_FetchInvX_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.stateEvent_FetchInvX_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.stateEvent_FetchInvX_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.stateEvent_Fetch_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.stateEvent_Fetch_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.stateEvent_Fetch_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.stateEvent_Fetch_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.stateEvent_Fetch_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.stateEvent_Fetch_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.stateEvent_Fetch_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.stateEvent_FetchInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.stateEvent_FetchInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.stateEvent_FetchInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 6; SumSQ.u64 = 6; Count.u64 = 6; Min.u64 = 1; Max.u64 = 1; 
l1gcache_42.stateEvent_FetchInv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.stateEvent_FetchInv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.stateEvent_FetchInv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.stateEvent_FetchInv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.stateEvent_FetchInv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.stateEvent_ForceInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.stateEvent_ForceInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.stateEvent_ForceInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.stateEvent_ForceInv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.stateEvent_ForceInv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.stateEvent_ForceInv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.stateEvent_ForceInv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.stateEvent_ForceInv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.stateEvent_FlushLine_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.stateEvent_FlushLine_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.stateEvent_FlushLine_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.stateEvent_FlushLineInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.stateEvent_FlushLineInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.stateEvent_FlushLineInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.stateEvent_FlushLineResp_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.eventSent_GetS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 114; SumSQ.u64 = 114; Count.u64 = 114; Min.u64 = 1; Max.u64 = 1; 
l1gcache_42.eventSent_GetX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 41; SumSQ.u64 = 41; Count.u64 = 41; Min.u64 = 1; Max.u64 = 1; 
l1gcache_42.eventSent_GetSX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.eventSent_Write : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.eventSent_PutM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.eventSent_NACK : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.eventSent_FlushLine : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.eventSent_FlushLineInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.eventSent_FlushAll : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.eventSent_FetchResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 6; SumSQ.u64 = 6; Count.u64 = 6; Min.u64 = 1; Max.u64 = 1; 
l1gcache_42.eventSent_FetchXResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 34; SumSQ.u64 = 34; Count.u64 = 34; Min.u64 = 1; Max.u64 = 1; 
l1gcache_42.eventSent_AckInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 33; SumSQ.u64 = 33; Count.u64 = 33; Min.u64 = 1; Max.u64 = 1; 
l1gcache_42.eventSent_AckFlush : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.eventSent_GetSResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 238; SumSQ.u64 = 238; Count.u64 = 238; Min.u64 = 1; Max.u64 = 1; 
l1gcache_42.eventSent_GetXResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.eventSent_WriteResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 128; SumSQ.u64 = 128; Count.u64 = 128; Min.u64 = 1; Max.u64 = 1; 
l1gcache_42.eventSent_FlushLineResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.eventSent_FlushAllResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.eventSent_Put : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.eventSent_Get : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.eventSent_AckMove : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.eventSent_CustomReq : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.eventSent_CustomResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.eventSent_CustomAck : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.EventStalledForLockedCacheline : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.evict_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 116; SumSQ.u64 = 116; Count.u64 = 116; Min.u64 = 1; Max.u64 = 1; 
l1gcache_42.evict_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.evict_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.evict_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.evict_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.evict_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.evict_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.latency_GetS_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 42317; SumSQ.u64 = 52504733; Count.u64 = 124; Min.u64 = 29; Max.u64 = 1638; 
l1gcache_42.latency_GetS_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 38145; SumSQ.u64 = 18109811; Count.u64 = 114; Min.u64 = 159; Max.u64 = 1473; 
l1gcache_42.latency_GetX_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 4687; SumSQ.u64 = 606251; Count.u64 = 87; Min.u64 = 29; Max.u64 = 259; 
l1gcache_42.latency_GetX_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 519; SumSQ.u64 = 134681; Count.u64 = 2; Min.u64 = 259; Max.u64 = 260; 
l1gcache_42.latency_GetX_upgrade : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 8713; SumSQ.u64 = 1946625; Count.u64 = 39; Min.u64 = 222; Max.u64 = 225; 
l1gcache_42.latency_GetSX_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.latency_GetSX_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.latency_GetSX_upgrade : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.latency_FlushLine : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.latency_FlushLine_fail : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.latency_FlushLineInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.latency_FlushLineInv_fail : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.latency_FlushAll : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.GetSHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 75; SumSQ.u64 = 75; Count.u64 = 75; Min.u64 = 1; Max.u64 = 1; 
l1gcache_42.GetXHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 76; SumSQ.u64 = 76; Count.u64 = 76; Min.u64 = 1; Max.u64 = 1; 
l1gcache_42.GetSXHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.GetSHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 49; SumSQ.u64 = 49; Count.u64 = 49; Min.u64 = 1; Max.u64 = 1; 
l1gcache_42.GetXHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 11; SumSQ.u64 = 11; Count.u64 = 11; Min.u64 = 1; Max.u64 = 1; 
l1gcache_42.GetSXHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.GetSMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 114; SumSQ.u64 = 114; Count.u64 = 114; Min.u64 = 1; Max.u64 = 1; 
l1gcache_42.GetXMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 41; SumSQ.u64 = 41; Count.u64 = 41; Min.u64 = 1; Max.u64 = 1; 
l1gcache_42.GetSXMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.GetSMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.GetXMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.GetSXMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.CacheHits : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 211; SumSQ.u64 = 211; Count.u64 = 211; Min.u64 = 1; Max.u64 = 1; 
l1gcache_42.CacheMisses : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 155; SumSQ.u64 = 155; Count.u64 = 155; Min.u64 = 1; Max.u64 = 1; 
l1gcache_42.stateEvent_AckPut_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.eventSent_PutS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.eventSent_PutE : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.stateEvent_GetS_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 52; SumSQ.u64 = 52; Count.u64 = 52; Min.u64 = 1; Max.u64 = 1; 
l1gcache_42.stateEvent_GetX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 66; SumSQ.u64 = 66; Count.u64 = 66; Min.u64 = 1; Max.u64 = 1; 
l1gcache_42.stateEvent_GetSX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.stateEvent_FlushLine_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.stateEvent_FlushLineInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.stateEvent_FetchInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.stateEvent_ForceInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.stateEvent_FetchInvX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; Min.u64 = 1; Max.u64 = 1; 
l1gcache_42.evict_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.TotalEventsReceived : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 594; SumSQ.u64 = 594; Count.u64 = 594; Min.u64 = 1; Max.u64 = 1; 
l1gcache_42.TotalEventsReplayed : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 60; SumSQ.u64 = 60; Count.u64 = 60; Min.u64 = 1; Max.u64 = 1; 
l1gcache_42.Put_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.Get_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.AckMove_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.GetS_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.Write_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.GetSX_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.GetSResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.WriteResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.CustomReq_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.CustomResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.CustomAck_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.NULLCMD_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.GetS_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 238; SumSQ.u64 = 238; Count.u64 = 238; Min.u64 = 1; Max.u64 = 1; 
l1gcache_42.GetX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.GetSX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.Write_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 128; SumSQ.u64 = 128; Count.u64 = 128; Min.u64 = 1; Max.u64 = 1; 
l1gcache_42.FlushLine_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.FlushLineInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.FlushAll_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.GetSResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 47; SumSQ.u64 = 47; Count.u64 = 47; Min.u64 = 1; Max.u64 = 1; 
l1gcache_42.GetXResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 108; SumSQ.u64 = 108; Count.u64 = 108; Min.u64 = 1; Max.u64 = 1; 
l1gcache_42.FlushLineResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.FlushAllResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.Inv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 33; SumSQ.u64 = 33; Count.u64 = 33; Min.u64 = 1; Max.u64 = 1; 
l1gcache_42.ForceInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.Fetch_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.FetchInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 6; SumSQ.u64 = 6; Count.u64 = 6; Min.u64 = 1; Max.u64 = 1; 
l1gcache_42.FetchInvX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 34; SumSQ.u64 = 34; Count.u64 = 34; Min.u64 = 1; Max.u64 = 1; 
l1gcache_42.ForwardFlush_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.UnblockFlush_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.NACK_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.AckPut_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.MSHR_occupancy : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 80109; SumSQ.u64 = 2063813; Count.u64 = 172531049; Min.u64 = 0; Max.u64 = 40; 
l1gcache_42.Bank_conflicts : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.default_stat : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.stateEvent_GetS_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 114; SumSQ.u64 = 114; Count.u64 = 114; Min.u64 = 1; Max.u64 = 1; 
l1gcache_43.stateEvent_GetS_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 72; SumSQ.u64 = 72; Count.u64 = 72; Min.u64 = 1; Max.u64 = 1; 
l1gcache_43.stateEvent_GetS_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; Min.u64 = 1; Max.u64 = 1; 
l1gcache_43.stateEvent_GetX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
l1gcache_43.stateEvent_GetX_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 39; SumSQ.u64 = 39; Count.u64 = 39; Min.u64 = 1; Max.u64 = 1; 
l1gcache_43.stateEvent_GetX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 21; SumSQ.u64 = 21; Count.u64 = 21; Min.u64 = 1; Max.u64 = 1; 
l1gcache_43.stateEvent_GetSX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.stateEvent_GetSX_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.stateEvent_GetSX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.stateEvent_GetSResp_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 47; SumSQ.u64 = 47; Count.u64 = 47; Min.u64 = 1; Max.u64 = 1; 
l1gcache_43.stateEvent_GetXResp_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 67; SumSQ.u64 = 67; Count.u64 = 67; Min.u64 = 1; Max.u64 = 1; 
l1gcache_43.stateEvent_GetXResp_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 6; SumSQ.u64 = 6; Count.u64 = 6; Min.u64 = 1; Max.u64 = 1; 
l1gcache_43.stateEvent_GetXResp_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 35; SumSQ.u64 = 35; Count.u64 = 35; Min.u64 = 1; Max.u64 = 1; 
l1gcache_43.stateEvent_Inv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.stateEvent_Inv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 35; SumSQ.u64 = 35; Count.u64 = 35; Min.u64 = 1; Max.u64 = 1; 
l1gcache_43.stateEvent_Inv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.stateEvent_Inv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.stateEvent_Inv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 4; SumSQ.u64 = 4; Count.u64 = 4; Min.u64 = 1; Max.u64 = 1; 
l1gcache_43.stateEvent_Inv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.stateEvent_Inv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.stateEvent_FetchInvX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.stateEvent_FetchInvX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 35; SumSQ.u64 = 35; Count.u64 = 35; Min.u64 = 1; Max.u64 = 1; 
l1gcache_43.stateEvent_FetchInvX_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.stateEvent_FetchInvX_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.stateEvent_FetchInvX_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.stateEvent_FetchInvX_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.stateEvent_Fetch_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.stateEvent_Fetch_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.stateEvent_Fetch_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.stateEvent_Fetch_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.stateEvent_Fetch_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.stateEvent_Fetch_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.stateEvent_Fetch_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.stateEvent_FetchInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.stateEvent_FetchInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.stateEvent_FetchInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
l1gcache_43.stateEvent_FetchInv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.stateEvent_FetchInv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.stateEvent_FetchInv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.stateEvent_FetchInv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.stateEvent_FetchInv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.stateEvent_ForceInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.stateEvent_ForceInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.stateEvent_ForceInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.stateEvent_ForceInv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.stateEvent_ForceInv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.stateEvent_ForceInv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.stateEvent_ForceInv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.stateEvent_ForceInv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.stateEvent_FlushLine_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.stateEvent_FlushLine_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.stateEvent_FlushLine_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.stateEvent_FlushLineInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.stateEvent_FlushLineInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.stateEvent_FlushLineInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.stateEvent_FlushLineResp_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.eventSent_GetS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 114; SumSQ.u64 = 114; Count.u64 = 114; Min.u64 = 1; Max.u64 = 1; 
l1gcache_43.eventSent_GetX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 41; SumSQ.u64 = 41; Count.u64 = 41; Min.u64 = 1; Max.u64 = 1; 
l1gcache_43.eventSent_GetSX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.eventSent_Write : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.eventSent_PutM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.eventSent_NACK : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.eventSent_FlushLine : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.eventSent_FlushLineInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.eventSent_FlushAll : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.eventSent_FetchResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
l1gcache_43.eventSent_FetchXResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 36; SumSQ.u64 = 36; Count.u64 = 36; Min.u64 = 1; Max.u64 = 1; 
l1gcache_43.eventSent_AckInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 39; SumSQ.u64 = 39; Count.u64 = 39; Min.u64 = 1; Max.u64 = 1; 
l1gcache_43.eventSent_AckFlush : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.eventSent_GetSResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 238; SumSQ.u64 = 238; Count.u64 = 238; Min.u64 = 1; Max.u64 = 1; 
l1gcache_43.eventSent_GetXResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.eventSent_WriteResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 128; SumSQ.u64 = 128; Count.u64 = 128; Min.u64 = 1; Max.u64 = 1; 
l1gcache_43.eventSent_FlushLineResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.eventSent_FlushAllResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.eventSent_Put : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.eventSent_Get : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.eventSent_AckMove : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.eventSent_CustomReq : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.eventSent_CustomResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.eventSent_CustomAck : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.EventStalledForLockedCacheline : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.evict_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 116; SumSQ.u64 = 116; Count.u64 = 116; Min.u64 = 1; Max.u64 = 1; 
l1gcache_43.evict_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.evict_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.evict_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.evict_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.evict_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.evict_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.latency_GetS_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 44083; SumSQ.u64 = 55157823; Count.u64 = 124; Min.u64 = 29; Max.u64 = 1671; 
l1gcache_43.latency_GetS_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 40413; SumSQ.u64 = 20348551; Count.u64 = 114; Min.u64 = 159; Max.u64 = 1503; 
l1gcache_43.latency_GetX_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 4735; SumSQ.u64 = 629039; Count.u64 = 87; Min.u64 = 29; Max.u64 = 259; 
l1gcache_43.latency_GetX_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 521; SumSQ.u64 = 135721; Count.u64 = 2; Min.u64 = 260; Max.u64 = 261; 
l1gcache_43.latency_GetX_upgrade : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 8858; SumSQ.u64 = 2017210; Count.u64 = 39; Min.u64 = 222; Max.u64 = 274; 
l1gcache_43.latency_GetSX_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.latency_GetSX_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.latency_GetSX_upgrade : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.latency_FlushLine : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.latency_FlushLine_fail : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.latency_FlushLineInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.latency_FlushLineInv_fail : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.latency_FlushAll : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.GetSHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 74; SumSQ.u64 = 74; Count.u64 = 74; Min.u64 = 1; Max.u64 = 1; 
l1gcache_43.GetXHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 76; SumSQ.u64 = 76; Count.u64 = 76; Min.u64 = 1; Max.u64 = 1; 
l1gcache_43.GetSXHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.GetSHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 50; SumSQ.u64 = 50; Count.u64 = 50; Min.u64 = 1; Max.u64 = 1; 
l1gcache_43.GetXHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 11; SumSQ.u64 = 11; Count.u64 = 11; Min.u64 = 1; Max.u64 = 1; 
l1gcache_43.GetSXHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.GetSMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 114; SumSQ.u64 = 114; Count.u64 = 114; Min.u64 = 1; Max.u64 = 1; 
l1gcache_43.GetXMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 41; SumSQ.u64 = 41; Count.u64 = 41; Min.u64 = 1; Max.u64 = 1; 
l1gcache_43.GetSXMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.GetSMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.GetXMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.GetSXMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.CacheHits : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 211; SumSQ.u64 = 211; Count.u64 = 211; Min.u64 = 1; Max.u64 = 1; 
l1gcache_43.CacheMisses : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 155; SumSQ.u64 = 155; Count.u64 = 155; Min.u64 = 1; Max.u64 = 1; 
l1gcache_43.stateEvent_AckPut_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.eventSent_PutS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.eventSent_PutE : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.stateEvent_GetS_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 51; SumSQ.u64 = 51; Count.u64 = 51; Min.u64 = 1; Max.u64 = 1; 
l1gcache_43.stateEvent_GetX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 66; SumSQ.u64 = 66; Count.u64 = 66; Min.u64 = 1; Max.u64 = 1; 
l1gcache_43.stateEvent_GetSX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.stateEvent_FlushLine_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.stateEvent_FlushLineInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.stateEvent_FetchInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.stateEvent_ForceInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.stateEvent_FetchInvX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; Min.u64 = 1; Max.u64 = 1; 
l1gcache_43.evict_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.TotalEventsReceived : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 598; SumSQ.u64 = 598; Count.u64 = 598; Min.u64 = 1; Max.u64 = 1; 
l1gcache_43.TotalEventsReplayed : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 61; SumSQ.u64 = 61; Count.u64 = 61; Min.u64 = 1; Max.u64 = 1; 
l1gcache_43.Put_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.Get_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.AckMove_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.GetS_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.Write_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.GetSX_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.GetSResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.WriteResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.CustomReq_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.CustomResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.CustomAck_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.NULLCMD_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.GetS_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 238; SumSQ.u64 = 238; Count.u64 = 238; Min.u64 = 1; Max.u64 = 1; 
l1gcache_43.GetX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.GetSX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.Write_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 128; SumSQ.u64 = 128; Count.u64 = 128; Min.u64 = 1; Max.u64 = 1; 
l1gcache_43.FlushLine_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.FlushLineInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.FlushAll_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.GetSResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 47; SumSQ.u64 = 47; Count.u64 = 47; Min.u64 = 1; Max.u64 = 1; 
l1gcache_43.GetXResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 108; SumSQ.u64 = 108; Count.u64 = 108; Min.u64 = 1; Max.u64 = 1; 
l1gcache_43.FlushLineResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.FlushAllResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.Inv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 39; SumSQ.u64 = 39; Count.u64 = 39; Min.u64 = 1; Max.u64 = 1; 
l1gcache_43.ForceInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.Fetch_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.FetchInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
l1gcache_43.FetchInvX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 36; SumSQ.u64 = 36; Count.u64 = 36; Min.u64 = 1; Max.u64 = 1; 
l1gcache_43.ForwardFlush_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.UnblockFlush_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.NACK_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.AckPut_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.MSHR_occupancy : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 83973; SumSQ.u64 = 2262973; Count.u64 = 172531049; Min.u64 = 0; Max.u64 = 40; 
l1gcache_43.Bank_conflicts : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.default_stat : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.stateEvent_GetS_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 114; SumSQ.u64 = 114; Count.u64 = 114; Min.u64 = 1; Max.u64 = 1; 
l1gcache_44.stateEvent_GetS_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 72; SumSQ.u64 = 72; Count.u64 = 72; Min.u64 = 1; Max.u64 = 1; 
l1gcache_44.stateEvent_GetS_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
l1gcache_44.stateEvent_GetX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 4; SumSQ.u64 = 4; Count.u64 = 4; Min.u64 = 1; Max.u64 = 1; 
l1gcache_44.stateEvent_GetX_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 37; SumSQ.u64 = 37; Count.u64 = 37; Min.u64 = 1; Max.u64 = 1; 
l1gcache_44.stateEvent_GetX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 21; SumSQ.u64 = 21; Count.u64 = 21; Min.u64 = 1; Max.u64 = 1; 
l1gcache_44.stateEvent_GetSX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.stateEvent_GetSX_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.stateEvent_GetSX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.stateEvent_GetSResp_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 47; SumSQ.u64 = 47; Count.u64 = 47; Min.u64 = 1; Max.u64 = 1; 
l1gcache_44.stateEvent_GetXResp_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 67; SumSQ.u64 = 67; Count.u64 = 67; Min.u64 = 1; Max.u64 = 1; 
l1gcache_44.stateEvent_GetXResp_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 6; SumSQ.u64 = 6; Count.u64 = 6; Min.u64 = 1; Max.u64 = 1; 
l1gcache_44.stateEvent_GetXResp_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 35; SumSQ.u64 = 35; Count.u64 = 35; Min.u64 = 1; Max.u64 = 1; 
l1gcache_44.stateEvent_Inv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.stateEvent_Inv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 35; SumSQ.u64 = 35; Count.u64 = 35; Min.u64 = 1; Max.u64 = 1; 
l1gcache_44.stateEvent_Inv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.stateEvent_Inv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.stateEvent_Inv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
l1gcache_44.stateEvent_Inv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.stateEvent_Inv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.stateEvent_FetchInvX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.stateEvent_FetchInvX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 33; SumSQ.u64 = 33; Count.u64 = 33; Min.u64 = 1; Max.u64 = 1; 
l1gcache_44.stateEvent_FetchInvX_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.stateEvent_FetchInvX_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.stateEvent_FetchInvX_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.stateEvent_FetchInvX_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.stateEvent_Fetch_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.stateEvent_Fetch_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.stateEvent_Fetch_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.stateEvent_Fetch_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.stateEvent_Fetch_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.stateEvent_Fetch_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.stateEvent_Fetch_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.stateEvent_FetchInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.stateEvent_FetchInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.stateEvent_FetchInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
l1gcache_44.stateEvent_FetchInv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.stateEvent_FetchInv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.stateEvent_FetchInv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.stateEvent_FetchInv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.stateEvent_FetchInv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.stateEvent_ForceInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.stateEvent_ForceInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.stateEvent_ForceInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.stateEvent_ForceInv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.stateEvent_ForceInv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.stateEvent_ForceInv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.stateEvent_ForceInv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.stateEvent_ForceInv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.stateEvent_FlushLine_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.stateEvent_FlushLine_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.stateEvent_FlushLine_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.stateEvent_FlushLineInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.stateEvent_FlushLineInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.stateEvent_FlushLineInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.stateEvent_FlushLineResp_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.eventSent_GetS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 114; SumSQ.u64 = 114; Count.u64 = 114; Min.u64 = 1; Max.u64 = 1; 
l1gcache_44.eventSent_GetX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 41; SumSQ.u64 = 41; Count.u64 = 41; Min.u64 = 1; Max.u64 = 1; 
l1gcache_44.eventSent_GetSX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.eventSent_Write : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.eventSent_PutM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.eventSent_NACK : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.eventSent_FlushLine : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.eventSent_FlushLineInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.eventSent_FlushAll : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.eventSent_FetchResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
l1gcache_44.eventSent_FetchXResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 34; SumSQ.u64 = 34; Count.u64 = 34; Min.u64 = 1; Max.u64 = 1; 
l1gcache_44.eventSent_AckInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 37; SumSQ.u64 = 37; Count.u64 = 37; Min.u64 = 1; Max.u64 = 1; 
l1gcache_44.eventSent_AckFlush : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.eventSent_GetSResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 238; SumSQ.u64 = 238; Count.u64 = 238; Min.u64 = 1; Max.u64 = 1; 
l1gcache_44.eventSent_GetXResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.eventSent_WriteResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 128; SumSQ.u64 = 128; Count.u64 = 128; Min.u64 = 1; Max.u64 = 1; 
l1gcache_44.eventSent_FlushLineResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.eventSent_FlushAllResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.eventSent_Put : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.eventSent_Get : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.eventSent_AckMove : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.eventSent_CustomReq : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.eventSent_CustomResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.eventSent_CustomAck : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.EventStalledForLockedCacheline : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.evict_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 116; SumSQ.u64 = 116; Count.u64 = 116; Min.u64 = 1; Max.u64 = 1; 
l1gcache_44.evict_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.evict_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.evict_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.evict_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.evict_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.evict_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.latency_GetS_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 44720; SumSQ.u64 = 56839182; Count.u64 = 124; Min.u64 = 29; Max.u64 = 1702; 
l1gcache_44.latency_GetS_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 36689; SumSQ.u64 = 17282959; Count.u64 = 114; Min.u64 = 133; Max.u64 = 1534; 
l1gcache_44.latency_GetX_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 4724; SumSQ.u64 = 632586; Count.u64 = 87; Min.u64 = 29; Max.u64 = 258; 
l1gcache_44.latency_GetX_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 994; SumSQ.u64 = 247774; Count.u64 = 4; Min.u64 = 225; Max.u64 = 259; 
l1gcache_44.latency_GetX_upgrade : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 8265; SumSQ.u64 = 1847429; Count.u64 = 37; Min.u64 = 198; Max.u64 = 246; 
l1gcache_44.latency_GetSX_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.latency_GetSX_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.latency_GetSX_upgrade : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.latency_FlushLine : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.latency_FlushLine_fail : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.latency_FlushLineInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.latency_FlushLineInv_fail : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.latency_FlushAll : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.GetSHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 74; SumSQ.u64 = 74; Count.u64 = 74; Min.u64 = 1; Max.u64 = 1; 
l1gcache_44.GetXHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 76; SumSQ.u64 = 76; Count.u64 = 76; Min.u64 = 1; Max.u64 = 1; 
l1gcache_44.GetSXHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.GetSHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 50; SumSQ.u64 = 50; Count.u64 = 50; Min.u64 = 1; Max.u64 = 1; 
l1gcache_44.GetXHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 11; SumSQ.u64 = 11; Count.u64 = 11; Min.u64 = 1; Max.u64 = 1; 
l1gcache_44.GetSXHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.GetSMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 114; SumSQ.u64 = 114; Count.u64 = 114; Min.u64 = 1; Max.u64 = 1; 
l1gcache_44.GetXMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 41; SumSQ.u64 = 41; Count.u64 = 41; Min.u64 = 1; Max.u64 = 1; 
l1gcache_44.GetSXMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.GetSMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.GetXMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.GetSXMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.CacheHits : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 211; SumSQ.u64 = 211; Count.u64 = 211; Min.u64 = 1; Max.u64 = 1; 
l1gcache_44.CacheMisses : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 155; SumSQ.u64 = 155; Count.u64 = 155; Min.u64 = 1; Max.u64 = 1; 
l1gcache_44.stateEvent_AckPut_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.eventSent_PutS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.eventSent_PutE : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.stateEvent_GetS_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 50; SumSQ.u64 = 50; Count.u64 = 50; Min.u64 = 1; Max.u64 = 1; 
l1gcache_44.stateEvent_GetX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 66; SumSQ.u64 = 66; Count.u64 = 66; Min.u64 = 1; Max.u64 = 1; 
l1gcache_44.stateEvent_GetSX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.stateEvent_FlushLine_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.stateEvent_FlushLineInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.stateEvent_FetchInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.stateEvent_ForceInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.stateEvent_FetchInvX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; Min.u64 = 1; Max.u64 = 1; 
l1gcache_44.evict_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.TotalEventsReceived : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 594; SumSQ.u64 = 594; Count.u64 = 594; Min.u64 = 1; Max.u64 = 1; 
l1gcache_44.TotalEventsReplayed : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 61; SumSQ.u64 = 61; Count.u64 = 61; Min.u64 = 1; Max.u64 = 1; 
l1gcache_44.Put_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.Get_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.AckMove_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.GetS_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.Write_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.GetSX_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.GetSResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.WriteResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.CustomReq_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.CustomResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.CustomAck_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.NULLCMD_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.GetS_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 238; SumSQ.u64 = 238; Count.u64 = 238; Min.u64 = 1; Max.u64 = 1; 
l1gcache_44.GetX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.GetSX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.Write_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 128; SumSQ.u64 = 128; Count.u64 = 128; Min.u64 = 1; Max.u64 = 1; 
l1gcache_44.FlushLine_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.FlushLineInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.FlushAll_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.GetSResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 47; SumSQ.u64 = 47; Count.u64 = 47; Min.u64 = 1; Max.u64 = 1; 
l1gcache_44.GetXResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 108; SumSQ.u64 = 108; Count.u64 = 108; Min.u64 = 1; Max.u64 = 1; 
l1gcache_44.FlushLineResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.FlushAllResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.Inv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 37; SumSQ.u64 = 37; Count.u64 = 37; Min.u64 = 1; Max.u64 = 1; 
l1gcache_44.ForceInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.Fetch_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.FetchInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
l1gcache_44.FetchInvX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 34; SumSQ.u64 = 34; Count.u64 = 34; Min.u64 = 1; Max.u64 = 1; 
l1gcache_44.ForwardFlush_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.UnblockFlush_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.NACK_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.AckPut_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.MSHR_occupancy : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 80354; SumSQ.u64 = 2146072; Count.u64 = 172531049; Min.u64 = 0; Max.u64 = 40; 
l1gcache_44.Bank_conflicts : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.default_stat : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.stateEvent_GetS_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 114; SumSQ.u64 = 114; Count.u64 = 114; Min.u64 = 1; Max.u64 = 1; 
l1gcache_45.stateEvent_GetS_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 72; SumSQ.u64 = 72; Count.u64 = 72; Min.u64 = 1; Max.u64 = 1; 
l1gcache_45.stateEvent_GetS_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 3; SumSQ.u64 = 3; Count.u64 = 3; Min.u64 = 1; Max.u64 = 1; 
l1gcache_45.stateEvent_GetX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
l1gcache_45.stateEvent_GetX_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 39; SumSQ.u64 = 39; Count.u64 = 39; Min.u64 = 1; Max.u64 = 1; 
l1gcache_45.stateEvent_GetX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 21; SumSQ.u64 = 21; Count.u64 = 21; Min.u64 = 1; Max.u64 = 1; 
l1gcache_45.stateEvent_GetSX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.stateEvent_GetSX_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.stateEvent_GetSX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.stateEvent_GetSResp_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 47; SumSQ.u64 = 47; Count.u64 = 47; Min.u64 = 1; Max.u64 = 1; 
l1gcache_45.stateEvent_GetXResp_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 67; SumSQ.u64 = 67; Count.u64 = 67; Min.u64 = 1; Max.u64 = 1; 
l1gcache_45.stateEvent_GetXResp_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 6; SumSQ.u64 = 6; Count.u64 = 6; Min.u64 = 1; Max.u64 = 1; 
l1gcache_45.stateEvent_GetXResp_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 35; SumSQ.u64 = 35; Count.u64 = 35; Min.u64 = 1; Max.u64 = 1; 
l1gcache_45.stateEvent_Inv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.stateEvent_Inv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 35; SumSQ.u64 = 35; Count.u64 = 35; Min.u64 = 1; Max.u64 = 1; 
l1gcache_45.stateEvent_Inv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.stateEvent_Inv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.stateEvent_Inv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 4; SumSQ.u64 = 4; Count.u64 = 4; Min.u64 = 1; Max.u64 = 1; 
l1gcache_45.stateEvent_Inv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.stateEvent_Inv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.stateEvent_FetchInvX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.stateEvent_FetchInvX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 35; SumSQ.u64 = 35; Count.u64 = 35; Min.u64 = 1; Max.u64 = 1; 
l1gcache_45.stateEvent_FetchInvX_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.stateEvent_FetchInvX_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.stateEvent_FetchInvX_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.stateEvent_FetchInvX_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.stateEvent_Fetch_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.stateEvent_Fetch_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.stateEvent_Fetch_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.stateEvent_Fetch_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.stateEvent_Fetch_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.stateEvent_Fetch_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.stateEvent_Fetch_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.stateEvent_FetchInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.stateEvent_FetchInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.stateEvent_FetchInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
l1gcache_45.stateEvent_FetchInv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.stateEvent_FetchInv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.stateEvent_FetchInv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.stateEvent_FetchInv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.stateEvent_FetchInv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.stateEvent_ForceInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.stateEvent_ForceInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.stateEvent_ForceInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.stateEvent_ForceInv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.stateEvent_ForceInv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.stateEvent_ForceInv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.stateEvent_ForceInv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.stateEvent_ForceInv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.stateEvent_FlushLine_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.stateEvent_FlushLine_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.stateEvent_FlushLine_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.stateEvent_FlushLineInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.stateEvent_FlushLineInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.stateEvent_FlushLineInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.stateEvent_FlushLineResp_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.eventSent_GetS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 114; SumSQ.u64 = 114; Count.u64 = 114; Min.u64 = 1; Max.u64 = 1; 
l1gcache_45.eventSent_GetX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 41; SumSQ.u64 = 41; Count.u64 = 41; Min.u64 = 1; Max.u64 = 1; 
l1gcache_45.eventSent_GetSX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.eventSent_Write : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.eventSent_PutM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.eventSent_NACK : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.eventSent_FlushLine : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.eventSent_FlushLineInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.eventSent_FlushAll : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.eventSent_FetchResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
l1gcache_45.eventSent_FetchXResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 36; SumSQ.u64 = 36; Count.u64 = 36; Min.u64 = 1; Max.u64 = 1; 
l1gcache_45.eventSent_AckInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 39; SumSQ.u64 = 39; Count.u64 = 39; Min.u64 = 1; Max.u64 = 1; 
l1gcache_45.eventSent_AckFlush : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.eventSent_GetSResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 238; SumSQ.u64 = 238; Count.u64 = 238; Min.u64 = 1; Max.u64 = 1; 
l1gcache_45.eventSent_GetXResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.eventSent_WriteResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 128; SumSQ.u64 = 128; Count.u64 = 128; Min.u64 = 1; Max.u64 = 1; 
l1gcache_45.eventSent_FlushLineResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.eventSent_FlushAllResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.eventSent_Put : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.eventSent_Get : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.eventSent_AckMove : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.eventSent_CustomReq : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.eventSent_CustomResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.eventSent_CustomAck : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.EventStalledForLockedCacheline : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.evict_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 116; SumSQ.u64 = 116; Count.u64 = 116; Min.u64 = 1; Max.u64 = 1; 
l1gcache_45.evict_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.evict_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.evict_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.evict_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.evict_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.evict_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.latency_GetS_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 45190; SumSQ.u64 = 59090536; Count.u64 = 124; Min.u64 = 29; Max.u64 = 1734; 
l1gcache_45.latency_GetS_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 38716; SumSQ.u64 = 19333884; Count.u64 = 114; Min.u64 = 160; Max.u64 = 1566; 
l1gcache_45.latency_GetX_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 4665; SumSQ.u64 = 608613; Count.u64 = 87; Min.u64 = 29; Max.u64 = 258; 
l1gcache_45.latency_GetX_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 518; SumSQ.u64 = 134164; Count.u64 = 2; Min.u64 = 258; Max.u64 = 260; 
l1gcache_45.latency_GetX_upgrade : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 8939; SumSQ.u64 = 2064503; Count.u64 = 39; Min.u64 = 216; Max.u64 = 314; 
l1gcache_45.latency_GetSX_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.latency_GetSX_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.latency_GetSX_upgrade : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.latency_FlushLine : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.latency_FlushLine_fail : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.latency_FlushLineInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.latency_FlushLineInv_fail : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.latency_FlushAll : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.GetSHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 75; SumSQ.u64 = 75; Count.u64 = 75; Min.u64 = 1; Max.u64 = 1; 
l1gcache_45.GetXHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 76; SumSQ.u64 = 76; Count.u64 = 76; Min.u64 = 1; Max.u64 = 1; 
l1gcache_45.GetSXHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.GetSHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 49; SumSQ.u64 = 49; Count.u64 = 49; Min.u64 = 1; Max.u64 = 1; 
l1gcache_45.GetXHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 11; SumSQ.u64 = 11; Count.u64 = 11; Min.u64 = 1; Max.u64 = 1; 
l1gcache_45.GetSXHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.GetSMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 114; SumSQ.u64 = 114; Count.u64 = 114; Min.u64 = 1; Max.u64 = 1; 
l1gcache_45.GetXMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 41; SumSQ.u64 = 41; Count.u64 = 41; Min.u64 = 1; Max.u64 = 1; 
l1gcache_45.GetSXMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.GetSMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.GetXMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.GetSXMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.CacheHits : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 211; SumSQ.u64 = 211; Count.u64 = 211; Min.u64 = 1; Max.u64 = 1; 
l1gcache_45.CacheMisses : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 155; SumSQ.u64 = 155; Count.u64 = 155; Min.u64 = 1; Max.u64 = 1; 
l1gcache_45.stateEvent_AckPut_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.eventSent_PutS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.eventSent_PutE : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.stateEvent_GetS_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 49; SumSQ.u64 = 49; Count.u64 = 49; Min.u64 = 1; Max.u64 = 1; 
l1gcache_45.stateEvent_GetX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 66; SumSQ.u64 = 66; Count.u64 = 66; Min.u64 = 1; Max.u64 = 1; 
l1gcache_45.stateEvent_GetSX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.stateEvent_FlushLine_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.stateEvent_FlushLineInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.stateEvent_FetchInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.stateEvent_ForceInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.stateEvent_FetchInvX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; Min.u64 = 1; Max.u64 = 1; 
l1gcache_45.evict_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.TotalEventsReceived : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 598; SumSQ.u64 = 598; Count.u64 = 598; Min.u64 = 1; Max.u64 = 1; 
l1gcache_45.TotalEventsReplayed : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 60; SumSQ.u64 = 60; Count.u64 = 60; Min.u64 = 1; Max.u64 = 1; 
l1gcache_45.Put_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.Get_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.AckMove_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.GetS_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.Write_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.GetSX_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.GetSResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.WriteResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.CustomReq_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.CustomResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.CustomAck_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.NULLCMD_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.GetS_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 238; SumSQ.u64 = 238; Count.u64 = 238; Min.u64 = 1; Max.u64 = 1; 
l1gcache_45.GetX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.GetSX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.Write_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 128; SumSQ.u64 = 128; Count.u64 = 128; Min.u64 = 1; Max.u64 = 1; 
l1gcache_45.FlushLine_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.FlushLineInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.FlushAll_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.GetSResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 47; SumSQ.u64 = 47; Count.u64 = 47; Min.u64 = 1; Max.u64 = 1; 
l1gcache_45.GetXResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 108; SumSQ.u64 = 108; Count.u64 = 108; Min.u64 = 1; Max.u64 = 1; 
l1gcache_45.FlushLineResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.FlushAllResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.Inv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 39; SumSQ.u64 = 39; Count.u64 = 39; Min.u64 = 1; Max.u64 = 1; 
l1gcache_45.ForceInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.Fetch_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.FetchInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
l1gcache_45.FetchInvX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 36; SumSQ.u64 = 36; Count.u64 = 36; Min.u64 = 1; Max.u64 = 1; 
l1gcache_45.ForwardFlush_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.UnblockFlush_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.NACK_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.AckPut_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.MSHR_occupancy : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 82957; SumSQ.u64 = 2206497; Count.u64 = 172531049; Min.u64 = 0; Max.u64 = 40; 
l1gcache_45.Bank_conflicts : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.default_stat : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.stateEvent_GetS_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 114; SumSQ.u64 = 114; Count.u64 = 114; Min.u64 = 1; Max.u64 = 1; 
l1gcache_46.stateEvent_GetS_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 72; SumSQ.u64 = 72; Count.u64 = 72; Min.u64 = 1; Max.u64 = 1; 
l1gcache_46.stateEvent_GetS_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; Min.u64 = 1; Max.u64 = 1; 
l1gcache_46.stateEvent_GetX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
l1gcache_46.stateEvent_GetX_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 39; SumSQ.u64 = 39; Count.u64 = 39; Min.u64 = 1; Max.u64 = 1; 
l1gcache_46.stateEvent_GetX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 21; SumSQ.u64 = 21; Count.u64 = 21; Min.u64 = 1; Max.u64 = 1; 
l1gcache_46.stateEvent_GetSX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.stateEvent_GetSX_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.stateEvent_GetSX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.stateEvent_GetSResp_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 47; SumSQ.u64 = 47; Count.u64 = 47; Min.u64 = 1; Max.u64 = 1; 
l1gcache_46.stateEvent_GetXResp_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 67; SumSQ.u64 = 67; Count.u64 = 67; Min.u64 = 1; Max.u64 = 1; 
l1gcache_46.stateEvent_GetXResp_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
l1gcache_46.stateEvent_GetXResp_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 39; SumSQ.u64 = 39; Count.u64 = 39; Min.u64 = 1; Max.u64 = 1; 
l1gcache_46.stateEvent_Inv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.stateEvent_Inv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 33; SumSQ.u64 = 33; Count.u64 = 33; Min.u64 = 1; Max.u64 = 1; 
l1gcache_46.stateEvent_Inv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.stateEvent_Inv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.stateEvent_Inv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.stateEvent_Inv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.stateEvent_Inv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.stateEvent_FetchInvX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.stateEvent_FetchInvX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 33; SumSQ.u64 = 33; Count.u64 = 33; Min.u64 = 1; Max.u64 = 1; 
l1gcache_46.stateEvent_FetchInvX_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.stateEvent_FetchInvX_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.stateEvent_FetchInvX_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.stateEvent_FetchInvX_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.stateEvent_Fetch_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.stateEvent_Fetch_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.stateEvent_Fetch_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.stateEvent_Fetch_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.stateEvent_Fetch_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.stateEvent_Fetch_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.stateEvent_Fetch_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.stateEvent_FetchInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.stateEvent_FetchInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.stateEvent_FetchInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 6; SumSQ.u64 = 6; Count.u64 = 6; Min.u64 = 1; Max.u64 = 1; 
l1gcache_46.stateEvent_FetchInv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.stateEvent_FetchInv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.stateEvent_FetchInv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.stateEvent_FetchInv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.stateEvent_FetchInv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.stateEvent_ForceInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.stateEvent_ForceInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.stateEvent_ForceInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.stateEvent_ForceInv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.stateEvent_ForceInv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.stateEvent_ForceInv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.stateEvent_ForceInv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.stateEvent_ForceInv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.stateEvent_FlushLine_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.stateEvent_FlushLine_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.stateEvent_FlushLine_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.stateEvent_FlushLineInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.stateEvent_FlushLineInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.stateEvent_FlushLineInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.stateEvent_FlushLineResp_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.eventSent_GetS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 114; SumSQ.u64 = 114; Count.u64 = 114; Min.u64 = 1; Max.u64 = 1; 
l1gcache_46.eventSent_GetX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 41; SumSQ.u64 = 41; Count.u64 = 41; Min.u64 = 1; Max.u64 = 1; 
l1gcache_46.eventSent_GetSX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.eventSent_Write : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.eventSent_PutM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.eventSent_NACK : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.eventSent_FlushLine : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.eventSent_FlushLineInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.eventSent_FlushAll : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.eventSent_FetchResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 6; SumSQ.u64 = 6; Count.u64 = 6; Min.u64 = 1; Max.u64 = 1; 
l1gcache_46.eventSent_FetchXResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 34; SumSQ.u64 = 34; Count.u64 = 34; Min.u64 = 1; Max.u64 = 1; 
l1gcache_46.eventSent_AckInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 33; SumSQ.u64 = 33; Count.u64 = 33; Min.u64 = 1; Max.u64 = 1; 
l1gcache_46.eventSent_AckFlush : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.eventSent_GetSResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 238; SumSQ.u64 = 238; Count.u64 = 238; Min.u64 = 1; Max.u64 = 1; 
l1gcache_46.eventSent_GetXResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.eventSent_WriteResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 128; SumSQ.u64 = 128; Count.u64 = 128; Min.u64 = 1; Max.u64 = 1; 
l1gcache_46.eventSent_FlushLineResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.eventSent_FlushAllResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.eventSent_Put : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.eventSent_Get : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.eventSent_AckMove : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.eventSent_CustomReq : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.eventSent_CustomResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.eventSent_CustomAck : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.EventStalledForLockedCacheline : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.evict_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 116; SumSQ.u64 = 116; Count.u64 = 116; Min.u64 = 1; Max.u64 = 1; 
l1gcache_46.evict_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.evict_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.evict_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.evict_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.evict_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.evict_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.latency_GetS_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 44948; SumSQ.u64 = 61109736; Count.u64 = 124; Min.u64 = 29; Max.u64 = 1766; 
l1gcache_46.latency_GetS_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 38335; SumSQ.u64 = 19150981; Count.u64 = 114; Min.u64 = 159; Max.u64 = 1601; 
l1gcache_46.latency_GetX_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 4660; SumSQ.u64 = 601104; Count.u64 = 87; Min.u64 = 29; Max.u64 = 259; 
l1gcache_46.latency_GetX_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 520; SumSQ.u64 = 135200; Count.u64 = 2; Min.u64 = 260; Max.u64 = 260; 
l1gcache_46.latency_GetX_upgrade : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 8715; SumSQ.u64 = 1947517; Count.u64 = 39; Min.u64 = 222; Max.u64 = 225; 
l1gcache_46.latency_GetSX_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.latency_GetSX_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.latency_GetSX_upgrade : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.latency_FlushLine : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.latency_FlushLine_fail : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.latency_FlushLineInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.latency_FlushLineInv_fail : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.latency_FlushAll : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.GetSHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 75; SumSQ.u64 = 75; Count.u64 = 75; Min.u64 = 1; Max.u64 = 1; 
l1gcache_46.GetXHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 76; SumSQ.u64 = 76; Count.u64 = 76; Min.u64 = 1; Max.u64 = 1; 
l1gcache_46.GetSXHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.GetSHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 49; SumSQ.u64 = 49; Count.u64 = 49; Min.u64 = 1; Max.u64 = 1; 
l1gcache_46.GetXHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 11; SumSQ.u64 = 11; Count.u64 = 11; Min.u64 = 1; Max.u64 = 1; 
l1gcache_46.GetSXHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.GetSMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 114; SumSQ.u64 = 114; Count.u64 = 114; Min.u64 = 1; Max.u64 = 1; 
l1gcache_46.GetXMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 41; SumSQ.u64 = 41; Count.u64 = 41; Min.u64 = 1; Max.u64 = 1; 
l1gcache_46.GetSXMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.GetSMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.GetXMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.GetSXMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.CacheHits : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 211; SumSQ.u64 = 211; Count.u64 = 211; Min.u64 = 1; Max.u64 = 1; 
l1gcache_46.CacheMisses : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 155; SumSQ.u64 = 155; Count.u64 = 155; Min.u64 = 1; Max.u64 = 1; 
l1gcache_46.stateEvent_AckPut_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.eventSent_PutS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.eventSent_PutE : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.stateEvent_GetS_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 51; SumSQ.u64 = 51; Count.u64 = 51; Min.u64 = 1; Max.u64 = 1; 
l1gcache_46.stateEvent_GetX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 66; SumSQ.u64 = 66; Count.u64 = 66; Min.u64 = 1; Max.u64 = 1; 
l1gcache_46.stateEvent_GetSX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.stateEvent_FlushLine_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.stateEvent_FlushLineInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.stateEvent_FetchInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.stateEvent_ForceInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.stateEvent_FetchInvX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; Min.u64 = 1; Max.u64 = 1; 
l1gcache_46.evict_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.TotalEventsReceived : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 594; SumSQ.u64 = 594; Count.u64 = 594; Min.u64 = 1; Max.u64 = 1; 
l1gcache_46.TotalEventsReplayed : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 60; SumSQ.u64 = 60; Count.u64 = 60; Min.u64 = 1; Max.u64 = 1; 
l1gcache_46.Put_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.Get_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.AckMove_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.GetS_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.Write_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.GetSX_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.GetSResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.WriteResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.CustomReq_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.CustomResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.CustomAck_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.NULLCMD_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.GetS_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 238; SumSQ.u64 = 238; Count.u64 = 238; Min.u64 = 1; Max.u64 = 1; 
l1gcache_46.GetX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.GetSX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.Write_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 128; SumSQ.u64 = 128; Count.u64 = 128; Min.u64 = 1; Max.u64 = 1; 
l1gcache_46.FlushLine_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.FlushLineInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.FlushAll_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.GetSResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 47; SumSQ.u64 = 47; Count.u64 = 47; Min.u64 = 1; Max.u64 = 1; 
l1gcache_46.GetXResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 108; SumSQ.u64 = 108; Count.u64 = 108; Min.u64 = 1; Max.u64 = 1; 
l1gcache_46.FlushLineResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.FlushAllResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.Inv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 33; SumSQ.u64 = 33; Count.u64 = 33; Min.u64 = 1; Max.u64 = 1; 
l1gcache_46.ForceInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.Fetch_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.FetchInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 6; SumSQ.u64 = 6; Count.u64 = 6; Min.u64 = 1; Max.u64 = 1; 
l1gcache_46.FetchInvX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 34; SumSQ.u64 = 34; Count.u64 = 34; Min.u64 = 1; Max.u64 = 1; 
l1gcache_46.ForwardFlush_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.UnblockFlush_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.NACK_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.AckPut_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.MSHR_occupancy : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 82907; SumSQ.u64 = 2121559; Count.u64 = 172531049; Min.u64 = 0; Max.u64 = 40; 
l1gcache_46.Bank_conflicts : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.default_stat : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.stateEvent_GetS_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 114; SumSQ.u64 = 114; Count.u64 = 114; Min.u64 = 1; Max.u64 = 1; 
l1gcache_47.stateEvent_GetS_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 71; SumSQ.u64 = 71; Count.u64 = 71; Min.u64 = 1; Max.u64 = 1; 
l1gcache_47.stateEvent_GetS_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; Min.u64 = 1; Max.u64 = 1; 
l1gcache_47.stateEvent_GetX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 3; SumSQ.u64 = 3; Count.u64 = 3; Min.u64 = 1; Max.u64 = 1; 
l1gcache_47.stateEvent_GetX_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 37; SumSQ.u64 = 37; Count.u64 = 37; Min.u64 = 1; Max.u64 = 1; 
l1gcache_47.stateEvent_GetX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 21; SumSQ.u64 = 21; Count.u64 = 21; Min.u64 = 1; Max.u64 = 1; 
l1gcache_47.stateEvent_GetSX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.stateEvent_GetSX_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.stateEvent_GetSX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.stateEvent_GetSResp_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 46; SumSQ.u64 = 46; Count.u64 = 46; Min.u64 = 1; Max.u64 = 1; 
l1gcache_47.stateEvent_GetXResp_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 68; SumSQ.u64 = 68; Count.u64 = 68; Min.u64 = 1; Max.u64 = 1; 
l1gcache_47.stateEvent_GetXResp_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 6; SumSQ.u64 = 6; Count.u64 = 6; Min.u64 = 1; Max.u64 = 1; 
l1gcache_47.stateEvent_GetXResp_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 34; SumSQ.u64 = 34; Count.u64 = 34; Min.u64 = 1; Max.u64 = 1; 
l1gcache_47.stateEvent_Inv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.stateEvent_Inv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 36; SumSQ.u64 = 36; Count.u64 = 36; Min.u64 = 1; Max.u64 = 1; 
l1gcache_47.stateEvent_Inv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.stateEvent_Inv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.stateEvent_Inv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 3; SumSQ.u64 = 3; Count.u64 = 3; Min.u64 = 1; Max.u64 = 1; 
l1gcache_47.stateEvent_Inv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.stateEvent_Inv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.stateEvent_FetchInvX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.stateEvent_FetchInvX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 35; SumSQ.u64 = 35; Count.u64 = 35; Min.u64 = 1; Max.u64 = 1; 
l1gcache_47.stateEvent_FetchInvX_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.stateEvent_FetchInvX_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.stateEvent_FetchInvX_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.stateEvent_FetchInvX_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.stateEvent_Fetch_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.stateEvent_Fetch_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.stateEvent_Fetch_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.stateEvent_Fetch_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.stateEvent_Fetch_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.stateEvent_Fetch_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.stateEvent_Fetch_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.stateEvent_FetchInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.stateEvent_FetchInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.stateEvent_FetchInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.stateEvent_FetchInv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.stateEvent_FetchInv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.stateEvent_FetchInv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.stateEvent_FetchInv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.stateEvent_FetchInv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.stateEvent_ForceInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.stateEvent_ForceInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.stateEvent_ForceInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.stateEvent_ForceInv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.stateEvent_ForceInv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.stateEvent_ForceInv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.stateEvent_ForceInv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.stateEvent_ForceInv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.stateEvent_FlushLine_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.stateEvent_FlushLine_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.stateEvent_FlushLine_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.stateEvent_FlushLineInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.stateEvent_FlushLineInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.stateEvent_FlushLineInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.stateEvent_FlushLineResp_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.eventSent_GetS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 114; SumSQ.u64 = 114; Count.u64 = 114; Min.u64 = 1; Max.u64 = 1; 
l1gcache_47.eventSent_GetX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 40; SumSQ.u64 = 40; Count.u64 = 40; Min.u64 = 1; Max.u64 = 1; 
l1gcache_47.eventSent_GetSX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.eventSent_Write : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.eventSent_PutM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.eventSent_NACK : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.eventSent_FlushLine : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.eventSent_FlushLineInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.eventSent_FlushAll : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.eventSent_FetchResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.eventSent_FetchXResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 36; SumSQ.u64 = 36; Count.u64 = 36; Min.u64 = 1; Max.u64 = 1; 
l1gcache_47.eventSent_AckInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 39; SumSQ.u64 = 39; Count.u64 = 39; Min.u64 = 1; Max.u64 = 1; 
l1gcache_47.eventSent_AckFlush : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.eventSent_GetSResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 238; SumSQ.u64 = 238; Count.u64 = 238; Min.u64 = 1; Max.u64 = 1; 
l1gcache_47.eventSent_GetXResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.eventSent_WriteResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 128; SumSQ.u64 = 128; Count.u64 = 128; Min.u64 = 1; Max.u64 = 1; 
l1gcache_47.eventSent_FlushLineResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.eventSent_FlushAllResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.eventSent_Put : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.eventSent_Get : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.eventSent_AckMove : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.eventSent_CustomReq : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.eventSent_CustomResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.eventSent_CustomAck : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.EventStalledForLockedCacheline : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.evict_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 116; SumSQ.u64 = 116; Count.u64 = 116; Min.u64 = 1; Max.u64 = 1; 
l1gcache_47.evict_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.evict_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.evict_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.evict_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.evict_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.evict_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.latency_GetS_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 46677; SumSQ.u64 = 63928721; Count.u64 = 124; Min.u64 = 29; Max.u64 = 1798; 
l1gcache_47.latency_GetS_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 40612; SumSQ.u64 = 21385142; Count.u64 = 114; Min.u64 = 157; Max.u64 = 1630; 
l1gcache_47.latency_GetX_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 4778; SumSQ.u64 = 637224; Count.u64 = 88; Min.u64 = 29; Max.u64 = 258; 
l1gcache_47.latency_GetX_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 774; SumSQ.u64 = 199716; Count.u64 = 3; Min.u64 = 254; Max.u64 = 260; 
l1gcache_47.latency_GetX_upgrade : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 8399; SumSQ.u64 = 1915255; Count.u64 = 37; Min.u64 = 213; Max.u64 = 303; 
l1gcache_47.latency_GetSX_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.latency_GetSX_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.latency_GetSX_upgrade : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.latency_FlushLine : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.latency_FlushLine_fail : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.latency_FlushLineInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.latency_FlushLineInv_fail : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.latency_FlushAll : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.GetSHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 74; SumSQ.u64 = 74; Count.u64 = 74; Min.u64 = 1; Max.u64 = 1; 
l1gcache_47.GetXHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 77; SumSQ.u64 = 77; Count.u64 = 77; Min.u64 = 1; Max.u64 = 1; 
l1gcache_47.GetSXHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.GetSHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 50; SumSQ.u64 = 50; Count.u64 = 50; Min.u64 = 1; Max.u64 = 1; 
l1gcache_47.GetXHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 11; SumSQ.u64 = 11; Count.u64 = 11; Min.u64 = 1; Max.u64 = 1; 
l1gcache_47.GetSXHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.GetSMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 114; SumSQ.u64 = 114; Count.u64 = 114; Min.u64 = 1; Max.u64 = 1; 
l1gcache_47.GetXMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 40; SumSQ.u64 = 40; Count.u64 = 40; Min.u64 = 1; Max.u64 = 1; 
l1gcache_47.GetSXMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.GetSMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.GetXMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.GetSXMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.CacheHits : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 212; SumSQ.u64 = 212; Count.u64 = 212; Min.u64 = 1; Max.u64 = 1; 
l1gcache_47.CacheMisses : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 154; SumSQ.u64 = 154; Count.u64 = 154; Min.u64 = 1; Max.u64 = 1; 
l1gcache_47.stateEvent_AckPut_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.eventSent_PutS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.eventSent_PutE : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.stateEvent_GetS_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 52; SumSQ.u64 = 52; Count.u64 = 52; Min.u64 = 1; Max.u64 = 1; 
l1gcache_47.stateEvent_GetX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 67; SumSQ.u64 = 67; Count.u64 = 67; Min.u64 = 1; Max.u64 = 1; 
l1gcache_47.stateEvent_GetSX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.stateEvent_FlushLine_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.stateEvent_FlushLineInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.stateEvent_FetchInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.stateEvent_ForceInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.stateEvent_FetchInvX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; Min.u64 = 1; Max.u64 = 1; 
l1gcache_47.evict_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.TotalEventsReceived : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 595; SumSQ.u64 = 595; Count.u64 = 595; Min.u64 = 1; Max.u64 = 1; 
l1gcache_47.TotalEventsReplayed : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 61; SumSQ.u64 = 61; Count.u64 = 61; Min.u64 = 1; Max.u64 = 1; 
l1gcache_47.Put_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.Get_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.AckMove_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.GetS_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.Write_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.GetSX_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.GetSResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.WriteResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.CustomReq_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.CustomResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.CustomAck_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.NULLCMD_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.GetS_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 238; SumSQ.u64 = 238; Count.u64 = 238; Min.u64 = 1; Max.u64 = 1; 
l1gcache_47.GetX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.GetSX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.Write_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 128; SumSQ.u64 = 128; Count.u64 = 128; Min.u64 = 1; Max.u64 = 1; 
l1gcache_47.FlushLine_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.FlushLineInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.FlushAll_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.GetSResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 46; SumSQ.u64 = 46; Count.u64 = 46; Min.u64 = 1; Max.u64 = 1; 
l1gcache_47.GetXResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 108; SumSQ.u64 = 108; Count.u64 = 108; Min.u64 = 1; Max.u64 = 1; 
l1gcache_47.FlushLineResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.FlushAllResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.Inv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 39; SumSQ.u64 = 39; Count.u64 = 39; Min.u64 = 1; Max.u64 = 1; 
l1gcache_47.ForceInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.Fetch_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.FetchInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.FetchInvX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 36; SumSQ.u64 = 36; Count.u64 = 36; Min.u64 = 1; Max.u64 = 1; 
l1gcache_47.ForwardFlush_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.UnblockFlush_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.NACK_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.AckPut_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.MSHR_occupancy : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 86723; SumSQ.u64 = 2316343; Count.u64 = 172531049; Min.u64 = 0; Max.u64 = 40; 
l1gcache_47.Bank_conflicts : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.default_stat : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.stateEvent_GetS_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 38; SumSQ.u64 = 38; Count.u64 = 38; Min.u64 = 1; Max.u64 = 1; 
l1gcache_48.stateEvent_GetS_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 3; SumSQ.u64 = 3; Count.u64 = 3; Min.u64 = 1; Max.u64 = 1; 
l1gcache_48.stateEvent_GetS_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.stateEvent_GetX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
l1gcache_48.stateEvent_GetX_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
l1gcache_48.stateEvent_GetX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 11; SumSQ.u64 = 11; Count.u64 = 11; Min.u64 = 1; Max.u64 = 1; 
l1gcache_48.stateEvent_GetSX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.stateEvent_GetSX_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.stateEvent_GetSX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.stateEvent_GetSResp_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 4; SumSQ.u64 = 4; Count.u64 = 4; Min.u64 = 1; Max.u64 = 1; 
l1gcache_48.stateEvent_GetXResp_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 34; SumSQ.u64 = 34; Count.u64 = 34; Min.u64 = 1; Max.u64 = 1; 
l1gcache_48.stateEvent_GetXResp_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
l1gcache_48.stateEvent_GetXResp_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
l1gcache_48.stateEvent_Inv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.stateEvent_Inv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 33; SumSQ.u64 = 33; Count.u64 = 33; Min.u64 = 1; Max.u64 = 1; 
l1gcache_48.stateEvent_Inv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.stateEvent_Inv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.stateEvent_Inv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.stateEvent_Inv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.stateEvent_Inv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.stateEvent_FetchInvX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.stateEvent_FetchInvX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 33; SumSQ.u64 = 33; Count.u64 = 33; Min.u64 = 1; Max.u64 = 1; 
l1gcache_48.stateEvent_FetchInvX_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.stateEvent_FetchInvX_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.stateEvent_FetchInvX_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.stateEvent_FetchInvX_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.stateEvent_Fetch_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.stateEvent_Fetch_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.stateEvent_Fetch_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.stateEvent_Fetch_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.stateEvent_Fetch_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.stateEvent_Fetch_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.stateEvent_Fetch_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.stateEvent_FetchInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.stateEvent_FetchInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.stateEvent_FetchInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
l1gcache_48.stateEvent_FetchInv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.stateEvent_FetchInv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.stateEvent_FetchInv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.stateEvent_FetchInv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.stateEvent_FetchInv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.stateEvent_ForceInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.stateEvent_ForceInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.stateEvent_ForceInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.stateEvent_ForceInv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.stateEvent_ForceInv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.stateEvent_ForceInv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.stateEvent_ForceInv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.stateEvent_ForceInv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.stateEvent_FlushLine_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.stateEvent_FlushLine_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.stateEvent_FlushLine_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.stateEvent_FlushLineInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.stateEvent_FlushLineInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.stateEvent_FlushLineInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.stateEvent_FlushLineResp_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.eventSent_GetS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 38; SumSQ.u64 = 38; Count.u64 = 38; Min.u64 = 1; Max.u64 = 1; 
l1gcache_48.eventSent_GetX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 4; SumSQ.u64 = 4; Count.u64 = 4; Min.u64 = 1; Max.u64 = 1; 
l1gcache_48.eventSent_GetSX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.eventSent_Write : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.eventSent_PutM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.eventSent_NACK : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.eventSent_FlushLine : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.eventSent_FlushLineInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.eventSent_FlushAll : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.eventSent_FetchResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
l1gcache_48.eventSent_FetchXResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 34; SumSQ.u64 = 34; Count.u64 = 34; Min.u64 = 1; Max.u64 = 1; 
l1gcache_48.eventSent_AckInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 33; SumSQ.u64 = 33; Count.u64 = 33; Min.u64 = 1; Max.u64 = 1; 
l1gcache_48.eventSent_AckFlush : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.eventSent_GetSResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 50; SumSQ.u64 = 50; Count.u64 = 50; Min.u64 = 1; Max.u64 = 1; 
l1gcache_48.eventSent_GetXResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.eventSent_WriteResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 48; SumSQ.u64 = 48; Count.u64 = 48; Min.u64 = 1; Max.u64 = 1; 
l1gcache_48.eventSent_FlushLineResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.eventSent_FlushAllResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.eventSent_Put : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.eventSent_Get : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.eventSent_AckMove : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.eventSent_CustomReq : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.eventSent_CustomResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.eventSent_CustomAck : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.EventStalledForLockedCacheline : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.evict_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 40; SumSQ.u64 = 40; Count.u64 = 40; Min.u64 = 1; Max.u64 = 1; 
l1gcache_48.evict_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.evict_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.evict_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.evict_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.evict_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.evict_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.latency_GetS_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 4044; SumSQ.u64 = 1395986; Count.u64 = 12; Min.u64 = 284; Max.u64 = 469; 
l1gcache_48.latency_GetS_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 14973; SumSQ.u64 = 6416421; Count.u64 = 38; Min.u64 = 258; Max.u64 = 626; 
l1gcache_48.latency_GetX_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2709; SumSQ.u64 = 428753; Count.u64 = 44; Min.u64 = 29; Max.u64 = 259; 
l1gcache_48.latency_GetX_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 520; SumSQ.u64 = 135200; Count.u64 = 2; Min.u64 = 260; Max.u64 = 260; 
l1gcache_48.latency_GetX_upgrade : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 447; SumSQ.u64 = 99909; Count.u64 = 2; Min.u64 = 222; Max.u64 = 225; 
l1gcache_48.latency_GetSX_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.latency_GetSX_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.latency_GetSX_upgrade : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.latency_FlushLine : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.latency_FlushLine_fail : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.latency_FlushLineInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.latency_FlushLineInv_fail : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.latency_FlushAll : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.GetSHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.GetXHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 38; SumSQ.u64 = 38; Count.u64 = 38; Min.u64 = 1; Max.u64 = 1; 
l1gcache_48.GetSXHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.GetSHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 12; SumSQ.u64 = 12; Count.u64 = 12; Min.u64 = 1; Max.u64 = 1; 
l1gcache_48.GetXHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 6; SumSQ.u64 = 6; Count.u64 = 6; Min.u64 = 1; Max.u64 = 1; 
l1gcache_48.GetSXHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.GetSMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 38; SumSQ.u64 = 38; Count.u64 = 38; Min.u64 = 1; Max.u64 = 1; 
l1gcache_48.GetXMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 4; SumSQ.u64 = 4; Count.u64 = 4; Min.u64 = 1; Max.u64 = 1; 
l1gcache_48.GetSXMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.GetSMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.GetXMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.GetSXMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.CacheHits : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 56; SumSQ.u64 = 56; Count.u64 = 56; Min.u64 = 1; Max.u64 = 1; 
l1gcache_48.CacheMisses : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 42; SumSQ.u64 = 42; Count.u64 = 42; Min.u64 = 1; Max.u64 = 1; 
l1gcache_48.stateEvent_AckPut_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.eventSent_PutS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.eventSent_PutE : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.stateEvent_GetS_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 9; SumSQ.u64 = 9; Count.u64 = 9; Min.u64 = 1; Max.u64 = 1; 
l1gcache_48.stateEvent_GetX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 33; SumSQ.u64 = 33; Count.u64 = 33; Min.u64 = 1; Max.u64 = 1; 
l1gcache_48.stateEvent_GetSX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.stateEvent_FlushLine_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.stateEvent_FlushLineInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.stateEvent_FetchInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.stateEvent_ForceInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.stateEvent_FetchInvX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; Min.u64 = 1; Max.u64 = 1; 
l1gcache_48.evict_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.TotalEventsReceived : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 209; SumSQ.u64 = 209; Count.u64 = 209; Min.u64 = 1; Max.u64 = 1; 
l1gcache_48.TotalEventsReplayed : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 18; SumSQ.u64 = 18; Count.u64 = 18; Min.u64 = 1; Max.u64 = 1; 
l1gcache_48.Put_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.Get_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.AckMove_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.GetS_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.Write_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.GetSX_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.GetSResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.WriteResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.CustomReq_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.CustomResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.CustomAck_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.NULLCMD_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.GetS_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 50; SumSQ.u64 = 50; Count.u64 = 50; Min.u64 = 1; Max.u64 = 1; 
l1gcache_48.GetX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.GetSX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.Write_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 48; SumSQ.u64 = 48; Count.u64 = 48; Min.u64 = 1; Max.u64 = 1; 
l1gcache_48.FlushLine_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.FlushLineInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.FlushAll_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.GetSResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 4; SumSQ.u64 = 4; Count.u64 = 4; Min.u64 = 1; Max.u64 = 1; 
l1gcache_48.GetXResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 38; SumSQ.u64 = 38; Count.u64 = 38; Min.u64 = 1; Max.u64 = 1; 
l1gcache_48.FlushLineResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.FlushAllResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.Inv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 33; SumSQ.u64 = 33; Count.u64 = 33; Min.u64 = 1; Max.u64 = 1; 
l1gcache_48.ForceInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.Fetch_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.FetchInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
l1gcache_48.FetchInvX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 34; SumSQ.u64 = 34; Count.u64 = 34; Min.u64 = 1; Max.u64 = 1; 
l1gcache_48.ForwardFlush_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.UnblockFlush_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.NACK_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.AckPut_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.MSHR_occupancy : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 19241; SumSQ.u64 = 505905; Count.u64 = 172531049; Min.u64 = 0; Max.u64 = 40; 
l1gcache_48.Bank_conflicts : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.default_stat : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.stateEvent_GetS_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 38; SumSQ.u64 = 38; Count.u64 = 38; Min.u64 = 1; Max.u64 = 1; 
l1gcache_49.stateEvent_GetS_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 3; SumSQ.u64 = 3; Count.u64 = 3; Min.u64 = 1; Max.u64 = 1; 
l1gcache_49.stateEvent_GetS_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.stateEvent_GetX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
l1gcache_49.stateEvent_GetX_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
l1gcache_49.stateEvent_GetX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 11; SumSQ.u64 = 11; Count.u64 = 11; Min.u64 = 1; Max.u64 = 1; 
l1gcache_49.stateEvent_GetSX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.stateEvent_GetSX_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.stateEvent_GetSX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.stateEvent_GetSResp_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 4; SumSQ.u64 = 4; Count.u64 = 4; Min.u64 = 1; Max.u64 = 1; 
l1gcache_49.stateEvent_GetXResp_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 34; SumSQ.u64 = 34; Count.u64 = 34; Min.u64 = 1; Max.u64 = 1; 
l1gcache_49.stateEvent_GetXResp_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 4; SumSQ.u64 = 4; Count.u64 = 4; Min.u64 = 1; Max.u64 = 1; 
l1gcache_49.stateEvent_GetXResp_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.stateEvent_Inv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.stateEvent_Inv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 35; SumSQ.u64 = 35; Count.u64 = 35; Min.u64 = 1; Max.u64 = 1; 
l1gcache_49.stateEvent_Inv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.stateEvent_Inv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.stateEvent_Inv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
l1gcache_49.stateEvent_Inv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.stateEvent_Inv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.stateEvent_FetchInvX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.stateEvent_FetchInvX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 35; SumSQ.u64 = 35; Count.u64 = 35; Min.u64 = 1; Max.u64 = 1; 
l1gcache_49.stateEvent_FetchInvX_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.stateEvent_FetchInvX_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.stateEvent_FetchInvX_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.stateEvent_FetchInvX_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.stateEvent_Fetch_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.stateEvent_Fetch_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.stateEvent_Fetch_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.stateEvent_Fetch_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.stateEvent_Fetch_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.stateEvent_Fetch_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.stateEvent_Fetch_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.stateEvent_FetchInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.stateEvent_FetchInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.stateEvent_FetchInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.stateEvent_FetchInv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.stateEvent_FetchInv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.stateEvent_FetchInv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.stateEvent_FetchInv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.stateEvent_FetchInv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.stateEvent_ForceInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.stateEvent_ForceInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.stateEvent_ForceInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.stateEvent_ForceInv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.stateEvent_ForceInv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.stateEvent_ForceInv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.stateEvent_ForceInv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.stateEvent_ForceInv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.stateEvent_FlushLine_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.stateEvent_FlushLine_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.stateEvent_FlushLine_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.stateEvent_FlushLineInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.stateEvent_FlushLineInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.stateEvent_FlushLineInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.stateEvent_FlushLineResp_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.eventSent_GetS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 38; SumSQ.u64 = 38; Count.u64 = 38; Min.u64 = 1; Max.u64 = 1; 
l1gcache_49.eventSent_GetX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 4; SumSQ.u64 = 4; Count.u64 = 4; Min.u64 = 1; Max.u64 = 1; 
l1gcache_49.eventSent_GetSX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.eventSent_Write : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.eventSent_PutM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.eventSent_NACK : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.eventSent_FlushLine : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.eventSent_FlushLineInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.eventSent_FlushAll : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.eventSent_FetchResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.eventSent_FetchXResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 36; SumSQ.u64 = 36; Count.u64 = 36; Min.u64 = 1; Max.u64 = 1; 
l1gcache_49.eventSent_AckInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 37; SumSQ.u64 = 37; Count.u64 = 37; Min.u64 = 1; Max.u64 = 1; 
l1gcache_49.eventSent_AckFlush : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.eventSent_GetSResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 50; SumSQ.u64 = 50; Count.u64 = 50; Min.u64 = 1; Max.u64 = 1; 
l1gcache_49.eventSent_GetXResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.eventSent_WriteResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 48; SumSQ.u64 = 48; Count.u64 = 48; Min.u64 = 1; Max.u64 = 1; 
l1gcache_49.eventSent_FlushLineResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.eventSent_FlushAllResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.eventSent_Put : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.eventSent_Get : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.eventSent_AckMove : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.eventSent_CustomReq : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.eventSent_CustomResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.eventSent_CustomAck : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.EventStalledForLockedCacheline : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.evict_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 40; SumSQ.u64 = 40; Count.u64 = 40; Min.u64 = 1; Max.u64 = 1; 
l1gcache_49.evict_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.evict_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.evict_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.evict_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.evict_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.evict_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.latency_GetS_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 4125; SumSQ.u64 = 1467707; Count.u64 = 12; Min.u64 = 278; Max.u64 = 498; 
l1gcache_49.latency_GetS_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 15565; SumSQ.u64 = 6888647; Count.u64 = 38; Min.u64 = 260; Max.u64 = 623; 
l1gcache_49.latency_GetX_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2695; SumSQ.u64 = 423117; Count.u64 = 44; Min.u64 = 29; Max.u64 = 258; 
l1gcache_49.latency_GetX_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 518; SumSQ.u64 = 134162; Count.u64 = 2; Min.u64 = 259; Max.u64 = 259; 
l1gcache_49.latency_GetX_upgrade : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 634; SumSQ.u64 = 200986; Count.u64 = 2; Min.u64 = 315; Max.u64 = 319; 
l1gcache_49.latency_GetSX_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.latency_GetSX_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.latency_GetSX_upgrade : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.latency_FlushLine : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.latency_FlushLine_fail : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.latency_FlushLineInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.latency_FlushLineInv_fail : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.latency_FlushAll : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.GetSHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.GetXHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 38; SumSQ.u64 = 38; Count.u64 = 38; Min.u64 = 1; Max.u64 = 1; 
l1gcache_49.GetSXHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.GetSHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 12; SumSQ.u64 = 12; Count.u64 = 12; Min.u64 = 1; Max.u64 = 1; 
l1gcache_49.GetXHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 6; SumSQ.u64 = 6; Count.u64 = 6; Min.u64 = 1; Max.u64 = 1; 
l1gcache_49.GetSXHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.GetSMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 38; SumSQ.u64 = 38; Count.u64 = 38; Min.u64 = 1; Max.u64 = 1; 
l1gcache_49.GetXMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 4; SumSQ.u64 = 4; Count.u64 = 4; Min.u64 = 1; Max.u64 = 1; 
l1gcache_49.GetSXMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.GetSMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.GetXMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.GetSXMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.CacheHits : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 56; SumSQ.u64 = 56; Count.u64 = 56; Min.u64 = 1; Max.u64 = 1; 
l1gcache_49.CacheMisses : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 42; SumSQ.u64 = 42; Count.u64 = 42; Min.u64 = 1; Max.u64 = 1; 
l1gcache_49.stateEvent_AckPut_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.eventSent_PutS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.eventSent_PutE : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.stateEvent_GetS_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 9; SumSQ.u64 = 9; Count.u64 = 9; Min.u64 = 1; Max.u64 = 1; 
l1gcache_49.stateEvent_GetX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 33; SumSQ.u64 = 33; Count.u64 = 33; Min.u64 = 1; Max.u64 = 1; 
l1gcache_49.stateEvent_GetSX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.stateEvent_FlushLine_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.stateEvent_FlushLineInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.stateEvent_FetchInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.stateEvent_ForceInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.stateEvent_FetchInvX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; Min.u64 = 1; Max.u64 = 1; 
l1gcache_49.evict_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.TotalEventsReceived : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 213; SumSQ.u64 = 213; Count.u64 = 213; Min.u64 = 1; Max.u64 = 1; 
l1gcache_49.TotalEventsReplayed : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 18; SumSQ.u64 = 18; Count.u64 = 18; Min.u64 = 1; Max.u64 = 1; 
l1gcache_49.Put_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.Get_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.AckMove_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.GetS_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.Write_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.GetSX_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.GetSResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.WriteResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.CustomReq_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.CustomResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.CustomAck_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.NULLCMD_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.GetS_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 50; SumSQ.u64 = 50; Count.u64 = 50; Min.u64 = 1; Max.u64 = 1; 
l1gcache_49.GetX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.GetSX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.Write_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 48; SumSQ.u64 = 48; Count.u64 = 48; Min.u64 = 1; Max.u64 = 1; 
l1gcache_49.FlushLine_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.FlushLineInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.FlushAll_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.GetSResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 4; SumSQ.u64 = 4; Count.u64 = 4; Min.u64 = 1; Max.u64 = 1; 
l1gcache_49.GetXResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 38; SumSQ.u64 = 38; Count.u64 = 38; Min.u64 = 1; Max.u64 = 1; 
l1gcache_49.FlushLineResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.FlushAllResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.Inv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 37; SumSQ.u64 = 37; Count.u64 = 37; Min.u64 = 1; Max.u64 = 1; 
l1gcache_49.ForceInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.Fetch_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.FetchInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.FetchInvX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 36; SumSQ.u64 = 36; Count.u64 = 36; Min.u64 = 1; Max.u64 = 1; 
l1gcache_49.ForwardFlush_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.UnblockFlush_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.NACK_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.AckPut_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.MSHR_occupancy : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 20089; SumSQ.u64 = 533097; Count.u64 = 172531049; Min.u64 = 0; Max.u64 = 40; 
l1gcache_49.Bank_conflicts : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.default_stat : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.stateEvent_GetS_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 38; SumSQ.u64 = 38; Count.u64 = 38; Min.u64 = 1; Max.u64 = 1; 
l1gcache_50.stateEvent_GetS_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 3; SumSQ.u64 = 3; Count.u64 = 3; Min.u64 = 1; Max.u64 = 1; 
l1gcache_50.stateEvent_GetS_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.stateEvent_GetX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
l1gcache_50.stateEvent_GetX_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
l1gcache_50.stateEvent_GetX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 11; SumSQ.u64 = 11; Count.u64 = 11; Min.u64 = 1; Max.u64 = 1; 
l1gcache_50.stateEvent_GetSX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.stateEvent_GetSX_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.stateEvent_GetSX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.stateEvent_GetSResp_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 4; SumSQ.u64 = 4; Count.u64 = 4; Min.u64 = 1; Max.u64 = 1; 
l1gcache_50.stateEvent_GetXResp_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 34; SumSQ.u64 = 34; Count.u64 = 34; Min.u64 = 1; Max.u64 = 1; 
l1gcache_50.stateEvent_GetXResp_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
l1gcache_50.stateEvent_GetXResp_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
l1gcache_50.stateEvent_Inv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.stateEvent_Inv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 33; SumSQ.u64 = 33; Count.u64 = 33; Min.u64 = 1; Max.u64 = 1; 
l1gcache_50.stateEvent_Inv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.stateEvent_Inv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.stateEvent_Inv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.stateEvent_Inv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.stateEvent_Inv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.stateEvent_FetchInvX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.stateEvent_FetchInvX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 33; SumSQ.u64 = 33; Count.u64 = 33; Min.u64 = 1; Max.u64 = 1; 
l1gcache_50.stateEvent_FetchInvX_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.stateEvent_FetchInvX_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.stateEvent_FetchInvX_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.stateEvent_FetchInvX_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.stateEvent_Fetch_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.stateEvent_Fetch_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.stateEvent_Fetch_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.stateEvent_Fetch_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.stateEvent_Fetch_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.stateEvent_Fetch_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.stateEvent_Fetch_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.stateEvent_FetchInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.stateEvent_FetchInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.stateEvent_FetchInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
l1gcache_50.stateEvent_FetchInv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.stateEvent_FetchInv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.stateEvent_FetchInv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.stateEvent_FetchInv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.stateEvent_FetchInv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.stateEvent_ForceInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.stateEvent_ForceInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.stateEvent_ForceInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.stateEvent_ForceInv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.stateEvent_ForceInv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.stateEvent_ForceInv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.stateEvent_ForceInv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.stateEvent_ForceInv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.stateEvent_FlushLine_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.stateEvent_FlushLine_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.stateEvent_FlushLine_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.stateEvent_FlushLineInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.stateEvent_FlushLineInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.stateEvent_FlushLineInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.stateEvent_FlushLineResp_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.eventSent_GetS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 38; SumSQ.u64 = 38; Count.u64 = 38; Min.u64 = 1; Max.u64 = 1; 
l1gcache_50.eventSent_GetX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 4; SumSQ.u64 = 4; Count.u64 = 4; Min.u64 = 1; Max.u64 = 1; 
l1gcache_50.eventSent_GetSX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.eventSent_Write : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.eventSent_PutM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.eventSent_NACK : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.eventSent_FlushLine : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.eventSent_FlushLineInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.eventSent_FlushAll : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.eventSent_FetchResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
l1gcache_50.eventSent_FetchXResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 34; SumSQ.u64 = 34; Count.u64 = 34; Min.u64 = 1; Max.u64 = 1; 
l1gcache_50.eventSent_AckInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 33; SumSQ.u64 = 33; Count.u64 = 33; Min.u64 = 1; Max.u64 = 1; 
l1gcache_50.eventSent_AckFlush : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.eventSent_GetSResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 50; SumSQ.u64 = 50; Count.u64 = 50; Min.u64 = 1; Max.u64 = 1; 
l1gcache_50.eventSent_GetXResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.eventSent_WriteResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 48; SumSQ.u64 = 48; Count.u64 = 48; Min.u64 = 1; Max.u64 = 1; 
l1gcache_50.eventSent_FlushLineResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.eventSent_FlushAllResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.eventSent_Put : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.eventSent_Get : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.eventSent_AckMove : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.eventSent_CustomReq : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.eventSent_CustomResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.eventSent_CustomAck : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.EventStalledForLockedCacheline : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.evict_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 40; SumSQ.u64 = 40; Count.u64 = 40; Min.u64 = 1; Max.u64 = 1; 
l1gcache_50.evict_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.evict_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.evict_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.evict_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.evict_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.evict_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.latency_GetS_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 4194; SumSQ.u64 = 1520474; Count.u64 = 12; Min.u64 = 282; Max.u64 = 516; 
l1gcache_50.latency_GetS_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 16166; SumSQ.u64 = 7434736; Count.u64 = 38; Min.u64 = 262; Max.u64 = 631; 
l1gcache_50.latency_GetX_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2695; SumSQ.u64 = 423225; Count.u64 = 44; Min.u64 = 29; Max.u64 = 260; 
l1gcache_50.latency_GetX_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 518; SumSQ.u64 = 134170; Count.u64 = 2; Min.u64 = 257; Max.u64 = 261; 
l1gcache_50.latency_GetX_upgrade : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 449; SumSQ.u64 = 100801; Count.u64 = 2; Min.u64 = 224; Max.u64 = 225; 
l1gcache_50.latency_GetSX_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.latency_GetSX_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.latency_GetSX_upgrade : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.latency_FlushLine : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.latency_FlushLine_fail : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.latency_FlushLineInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.latency_FlushLineInv_fail : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.latency_FlushAll : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.GetSHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.GetXHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 38; SumSQ.u64 = 38; Count.u64 = 38; Min.u64 = 1; Max.u64 = 1; 
l1gcache_50.GetSXHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.GetSHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 12; SumSQ.u64 = 12; Count.u64 = 12; Min.u64 = 1; Max.u64 = 1; 
l1gcache_50.GetXHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 6; SumSQ.u64 = 6; Count.u64 = 6; Min.u64 = 1; Max.u64 = 1; 
l1gcache_50.GetSXHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.GetSMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 38; SumSQ.u64 = 38; Count.u64 = 38; Min.u64 = 1; Max.u64 = 1; 
l1gcache_50.GetXMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 4; SumSQ.u64 = 4; Count.u64 = 4; Min.u64 = 1; Max.u64 = 1; 
l1gcache_50.GetSXMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.GetSMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.GetXMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.GetSXMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.CacheHits : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 56; SumSQ.u64 = 56; Count.u64 = 56; Min.u64 = 1; Max.u64 = 1; 
l1gcache_50.CacheMisses : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 42; SumSQ.u64 = 42; Count.u64 = 42; Min.u64 = 1; Max.u64 = 1; 
l1gcache_50.stateEvent_AckPut_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.eventSent_PutS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.eventSent_PutE : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.stateEvent_GetS_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 9; SumSQ.u64 = 9; Count.u64 = 9; Min.u64 = 1; Max.u64 = 1; 
l1gcache_50.stateEvent_GetX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 33; SumSQ.u64 = 33; Count.u64 = 33; Min.u64 = 1; Max.u64 = 1; 
l1gcache_50.stateEvent_GetSX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.stateEvent_FlushLine_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.stateEvent_FlushLineInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.stateEvent_FetchInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.stateEvent_ForceInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.stateEvent_FetchInvX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; Min.u64 = 1; Max.u64 = 1; 
l1gcache_50.evict_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.TotalEventsReceived : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 209; SumSQ.u64 = 209; Count.u64 = 209; Min.u64 = 1; Max.u64 = 1; 
l1gcache_50.TotalEventsReplayed : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 18; SumSQ.u64 = 18; Count.u64 = 18; Min.u64 = 1; Max.u64 = 1; 
l1gcache_50.Put_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.Get_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.AckMove_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.GetS_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.Write_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.GetSX_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.GetSResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.WriteResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.CustomReq_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.CustomResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.CustomAck_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.NULLCMD_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.GetS_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 50; SumSQ.u64 = 50; Count.u64 = 50; Min.u64 = 1; Max.u64 = 1; 
l1gcache_50.GetX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.GetSX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.Write_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 48; SumSQ.u64 = 48; Count.u64 = 48; Min.u64 = 1; Max.u64 = 1; 
l1gcache_50.FlushLine_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.FlushLineInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.FlushAll_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.GetSResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 4; SumSQ.u64 = 4; Count.u64 = 4; Min.u64 = 1; Max.u64 = 1; 
l1gcache_50.GetXResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 38; SumSQ.u64 = 38; Count.u64 = 38; Min.u64 = 1; Max.u64 = 1; 
l1gcache_50.FlushLineResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.FlushAllResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.Inv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 33; SumSQ.u64 = 33; Count.u64 = 33; Min.u64 = 1; Max.u64 = 1; 
l1gcache_50.ForceInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.Fetch_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.FetchInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
l1gcache_50.FetchInvX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 34; SumSQ.u64 = 34; Count.u64 = 34; Min.u64 = 1; Max.u64 = 1; 
l1gcache_50.ForwardFlush_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.UnblockFlush_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.NACK_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.AckPut_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.MSHR_occupancy : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 20574; SumSQ.u64 = 552272; Count.u64 = 172531049; Min.u64 = 0; Max.u64 = 40; 
l1gcache_50.Bank_conflicts : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.default_stat : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.stateEvent_GetS_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 38; SumSQ.u64 = 38; Count.u64 = 38; Min.u64 = 1; Max.u64 = 1; 
l1gcache_51.stateEvent_GetS_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 3; SumSQ.u64 = 3; Count.u64 = 3; Min.u64 = 1; Max.u64 = 1; 
l1gcache_51.stateEvent_GetS_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.stateEvent_GetX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
l1gcache_51.stateEvent_GetX_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
l1gcache_51.stateEvent_GetX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 11; SumSQ.u64 = 11; Count.u64 = 11; Min.u64 = 1; Max.u64 = 1; 
l1gcache_51.stateEvent_GetSX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.stateEvent_GetSX_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.stateEvent_GetSX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.stateEvent_GetSResp_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 4; SumSQ.u64 = 4; Count.u64 = 4; Min.u64 = 1; Max.u64 = 1; 
l1gcache_51.stateEvent_GetXResp_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 34; SumSQ.u64 = 34; Count.u64 = 34; Min.u64 = 1; Max.u64 = 1; 
l1gcache_51.stateEvent_GetXResp_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 4; SumSQ.u64 = 4; Count.u64 = 4; Min.u64 = 1; Max.u64 = 1; 
l1gcache_51.stateEvent_GetXResp_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.stateEvent_Inv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.stateEvent_Inv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 35; SumSQ.u64 = 35; Count.u64 = 35; Min.u64 = 1; Max.u64 = 1; 
l1gcache_51.stateEvent_Inv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.stateEvent_Inv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.stateEvent_Inv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
l1gcache_51.stateEvent_Inv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.stateEvent_Inv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.stateEvent_FetchInvX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.stateEvent_FetchInvX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 35; SumSQ.u64 = 35; Count.u64 = 35; Min.u64 = 1; Max.u64 = 1; 
l1gcache_51.stateEvent_FetchInvX_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.stateEvent_FetchInvX_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.stateEvent_FetchInvX_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.stateEvent_FetchInvX_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.stateEvent_Fetch_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.stateEvent_Fetch_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.stateEvent_Fetch_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.stateEvent_Fetch_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.stateEvent_Fetch_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.stateEvent_Fetch_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.stateEvent_Fetch_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.stateEvent_FetchInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.stateEvent_FetchInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.stateEvent_FetchInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.stateEvent_FetchInv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.stateEvent_FetchInv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.stateEvent_FetchInv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.stateEvent_FetchInv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.stateEvent_FetchInv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.stateEvent_ForceInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.stateEvent_ForceInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.stateEvent_ForceInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.stateEvent_ForceInv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.stateEvent_ForceInv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.stateEvent_ForceInv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.stateEvent_ForceInv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.stateEvent_ForceInv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.stateEvent_FlushLine_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.stateEvent_FlushLine_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.stateEvent_FlushLine_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.stateEvent_FlushLineInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.stateEvent_FlushLineInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.stateEvent_FlushLineInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.stateEvent_FlushLineResp_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.eventSent_GetS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 38; SumSQ.u64 = 38; Count.u64 = 38; Min.u64 = 1; Max.u64 = 1; 
l1gcache_51.eventSent_GetX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 4; SumSQ.u64 = 4; Count.u64 = 4; Min.u64 = 1; Max.u64 = 1; 
l1gcache_51.eventSent_GetSX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.eventSent_Write : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.eventSent_PutM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.eventSent_NACK : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.eventSent_FlushLine : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.eventSent_FlushLineInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.eventSent_FlushAll : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.eventSent_FetchResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.eventSent_FetchXResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 36; SumSQ.u64 = 36; Count.u64 = 36; Min.u64 = 1; Max.u64 = 1; 
l1gcache_51.eventSent_AckInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 37; SumSQ.u64 = 37; Count.u64 = 37; Min.u64 = 1; Max.u64 = 1; 
l1gcache_51.eventSent_AckFlush : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.eventSent_GetSResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 50; SumSQ.u64 = 50; Count.u64 = 50; Min.u64 = 1; Max.u64 = 1; 
l1gcache_51.eventSent_GetXResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.eventSent_WriteResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 48; SumSQ.u64 = 48; Count.u64 = 48; Min.u64 = 1; Max.u64 = 1; 
l1gcache_51.eventSent_FlushLineResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.eventSent_FlushAllResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.eventSent_Put : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.eventSent_Get : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.eventSent_AckMove : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.eventSent_CustomReq : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.eventSent_CustomResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.eventSent_CustomAck : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.EventStalledForLockedCacheline : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.evict_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 40; SumSQ.u64 = 40; Count.u64 = 40; Min.u64 = 1; Max.u64 = 1; 
l1gcache_51.evict_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.evict_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.evict_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.evict_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.evict_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.evict_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.latency_GetS_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 4597; SumSQ.u64 = 1881247; Count.u64 = 12; Min.u64 = 294; Max.u64 = 618; 
l1gcache_51.latency_GetS_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 17955; SumSQ.u64 = 9051061; Count.u64 = 38; Min.u64 = 268; Max.u64 = 651; 
l1gcache_51.latency_GetX_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2686; SumSQ.u64 = 421202; Count.u64 = 44; Min.u64 = 29; Max.u64 = 258; 
l1gcache_51.latency_GetX_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 518; SumSQ.u64 = 134164; Count.u64 = 2; Min.u64 = 258; Max.u64 = 260; 
l1gcache_51.latency_GetX_upgrade : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 558; SumSQ.u64 = 155882; Count.u64 = 2; Min.u64 = 269; Max.u64 = 289; 
l1gcache_51.latency_GetSX_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.latency_GetSX_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.latency_GetSX_upgrade : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.latency_FlushLine : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.latency_FlushLine_fail : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.latency_FlushLineInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.latency_FlushLineInv_fail : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.latency_FlushAll : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.GetSHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.GetXHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 38; SumSQ.u64 = 38; Count.u64 = 38; Min.u64 = 1; Max.u64 = 1; 
l1gcache_51.GetSXHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.GetSHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 12; SumSQ.u64 = 12; Count.u64 = 12; Min.u64 = 1; Max.u64 = 1; 
l1gcache_51.GetXHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 6; SumSQ.u64 = 6; Count.u64 = 6; Min.u64 = 1; Max.u64 = 1; 
l1gcache_51.GetSXHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.GetSMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 38; SumSQ.u64 = 38; Count.u64 = 38; Min.u64 = 1; Max.u64 = 1; 
l1gcache_51.GetXMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 4; SumSQ.u64 = 4; Count.u64 = 4; Min.u64 = 1; Max.u64 = 1; 
l1gcache_51.GetSXMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.GetSMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.GetXMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.GetSXMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.CacheHits : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 56; SumSQ.u64 = 56; Count.u64 = 56; Min.u64 = 1; Max.u64 = 1; 
l1gcache_51.CacheMisses : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 42; SumSQ.u64 = 42; Count.u64 = 42; Min.u64 = 1; Max.u64 = 1; 
l1gcache_51.stateEvent_AckPut_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.eventSent_PutS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.eventSent_PutE : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.stateEvent_GetS_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 9; SumSQ.u64 = 9; Count.u64 = 9; Min.u64 = 1; Max.u64 = 1; 
l1gcache_51.stateEvent_GetX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 33; SumSQ.u64 = 33; Count.u64 = 33; Min.u64 = 1; Max.u64 = 1; 
l1gcache_51.stateEvent_GetSX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.stateEvent_FlushLine_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.stateEvent_FlushLineInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.stateEvent_FetchInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.stateEvent_ForceInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.stateEvent_FetchInvX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; Min.u64 = 1; Max.u64 = 1; 
l1gcache_51.evict_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.TotalEventsReceived : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 213; SumSQ.u64 = 213; Count.u64 = 213; Min.u64 = 1; Max.u64 = 1; 
l1gcache_51.TotalEventsReplayed : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 18; SumSQ.u64 = 18; Count.u64 = 18; Min.u64 = 1; Max.u64 = 1; 
l1gcache_51.Put_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.Get_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.AckMove_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.GetS_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.Write_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.GetSX_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.GetSResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.WriteResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.CustomReq_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.CustomResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.CustomAck_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.NULLCMD_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.GetS_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 50; SumSQ.u64 = 50; Count.u64 = 50; Min.u64 = 1; Max.u64 = 1; 
l1gcache_51.GetX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.GetSX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.Write_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 48; SumSQ.u64 = 48; Count.u64 = 48; Min.u64 = 1; Max.u64 = 1; 
l1gcache_51.FlushLine_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.FlushLineInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.FlushAll_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.GetSResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 4; SumSQ.u64 = 4; Count.u64 = 4; Min.u64 = 1; Max.u64 = 1; 
l1gcache_51.GetXResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 38; SumSQ.u64 = 38; Count.u64 = 38; Min.u64 = 1; Max.u64 = 1; 
l1gcache_51.FlushLineResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.FlushAllResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.Inv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 37; SumSQ.u64 = 37; Count.u64 = 37; Min.u64 = 1; Max.u64 = 1; 
l1gcache_51.ForceInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.Fetch_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.FetchInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.FetchInvX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 36; SumSQ.u64 = 36; Count.u64 = 36; Min.u64 = 1; Max.u64 = 1; 
l1gcache_51.ForwardFlush_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.UnblockFlush_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.NACK_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.AckPut_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.MSHR_occupancy : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 22872; SumSQ.u64 = 642904; Count.u64 = 172531049; Min.u64 = 0; Max.u64 = 40; 
l1gcache_51.Bank_conflicts : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.default_stat : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.stateEvent_GetS_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 38; SumSQ.u64 = 38; Count.u64 = 38; Min.u64 = 1; Max.u64 = 1; 
l1gcache_52.stateEvent_GetS_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 3; SumSQ.u64 = 3; Count.u64 = 3; Min.u64 = 1; Max.u64 = 1; 
l1gcache_52.stateEvent_GetS_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.stateEvent_GetX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
l1gcache_52.stateEvent_GetX_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
l1gcache_52.stateEvent_GetX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 11; SumSQ.u64 = 11; Count.u64 = 11; Min.u64 = 1; Max.u64 = 1; 
l1gcache_52.stateEvent_GetSX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.stateEvent_GetSX_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.stateEvent_GetSX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.stateEvent_GetSResp_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 4; SumSQ.u64 = 4; Count.u64 = 4; Min.u64 = 1; Max.u64 = 1; 
l1gcache_52.stateEvent_GetXResp_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 34; SumSQ.u64 = 34; Count.u64 = 34; Min.u64 = 1; Max.u64 = 1; 
l1gcache_52.stateEvent_GetXResp_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
l1gcache_52.stateEvent_GetXResp_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
l1gcache_52.stateEvent_Inv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.stateEvent_Inv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 33; SumSQ.u64 = 33; Count.u64 = 33; Min.u64 = 1; Max.u64 = 1; 
l1gcache_52.stateEvent_Inv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.stateEvent_Inv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.stateEvent_Inv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.stateEvent_Inv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.stateEvent_Inv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.stateEvent_FetchInvX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.stateEvent_FetchInvX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 33; SumSQ.u64 = 33; Count.u64 = 33; Min.u64 = 1; Max.u64 = 1; 
l1gcache_52.stateEvent_FetchInvX_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.stateEvent_FetchInvX_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.stateEvent_FetchInvX_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.stateEvent_FetchInvX_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.stateEvent_Fetch_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.stateEvent_Fetch_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.stateEvent_Fetch_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.stateEvent_Fetch_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.stateEvent_Fetch_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.stateEvent_Fetch_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.stateEvent_Fetch_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.stateEvent_FetchInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.stateEvent_FetchInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.stateEvent_FetchInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
l1gcache_52.stateEvent_FetchInv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.stateEvent_FetchInv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.stateEvent_FetchInv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.stateEvent_FetchInv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.stateEvent_FetchInv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.stateEvent_ForceInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.stateEvent_ForceInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.stateEvent_ForceInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.stateEvent_ForceInv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.stateEvent_ForceInv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.stateEvent_ForceInv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.stateEvent_ForceInv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.stateEvent_ForceInv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.stateEvent_FlushLine_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.stateEvent_FlushLine_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.stateEvent_FlushLine_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.stateEvent_FlushLineInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.stateEvent_FlushLineInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.stateEvent_FlushLineInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.stateEvent_FlushLineResp_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.eventSent_GetS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 38; SumSQ.u64 = 38; Count.u64 = 38; Min.u64 = 1; Max.u64 = 1; 
l1gcache_52.eventSent_GetX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 4; SumSQ.u64 = 4; Count.u64 = 4; Min.u64 = 1; Max.u64 = 1; 
l1gcache_52.eventSent_GetSX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.eventSent_Write : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.eventSent_PutM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.eventSent_NACK : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.eventSent_FlushLine : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.eventSent_FlushLineInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.eventSent_FlushAll : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.eventSent_FetchResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
l1gcache_52.eventSent_FetchXResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 34; SumSQ.u64 = 34; Count.u64 = 34; Min.u64 = 1; Max.u64 = 1; 
l1gcache_52.eventSent_AckInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 33; SumSQ.u64 = 33; Count.u64 = 33; Min.u64 = 1; Max.u64 = 1; 
l1gcache_52.eventSent_AckFlush : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.eventSent_GetSResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 50; SumSQ.u64 = 50; Count.u64 = 50; Min.u64 = 1; Max.u64 = 1; 
l1gcache_52.eventSent_GetXResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.eventSent_WriteResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 48; SumSQ.u64 = 48; Count.u64 = 48; Min.u64 = 1; Max.u64 = 1; 
l1gcache_52.eventSent_FlushLineResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.eventSent_FlushAllResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.eventSent_Put : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.eventSent_Get : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.eventSent_AckMove : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.eventSent_CustomReq : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.eventSent_CustomResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.eventSent_CustomAck : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.EventStalledForLockedCacheline : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.evict_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 40; SumSQ.u64 = 40; Count.u64 = 40; Min.u64 = 1; Max.u64 = 1; 
l1gcache_52.evict_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.evict_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.evict_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.evict_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.evict_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.evict_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.latency_GetS_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 4035; SumSQ.u64 = 1387091; Count.u64 = 12; Min.u64 = 284; Max.u64 = 463; 
l1gcache_52.latency_GetS_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 14752; SumSQ.u64 = 6183364; Count.u64 = 38; Min.u64 = 258; Max.u64 = 609; 
l1gcache_52.latency_GetX_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2680; SumSQ.u64 = 422138; Count.u64 = 44; Min.u64 = 29; Max.u64 = 258; 
l1gcache_52.latency_GetX_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 517; SumSQ.u64 = 133645; Count.u64 = 2; Min.u64 = 258; Max.u64 = 259; 
l1gcache_52.latency_GetX_upgrade : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 445; SumSQ.u64 = 99013; Count.u64 = 2; Min.u64 = 222; Max.u64 = 223; 
l1gcache_52.latency_GetSX_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.latency_GetSX_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.latency_GetSX_upgrade : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.latency_FlushLine : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.latency_FlushLine_fail : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.latency_FlushLineInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.latency_FlushLineInv_fail : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.latency_FlushAll : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.GetSHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.GetXHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 38; SumSQ.u64 = 38; Count.u64 = 38; Min.u64 = 1; Max.u64 = 1; 
l1gcache_52.GetSXHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.GetSHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 12; SumSQ.u64 = 12; Count.u64 = 12; Min.u64 = 1; Max.u64 = 1; 
l1gcache_52.GetXHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 6; SumSQ.u64 = 6; Count.u64 = 6; Min.u64 = 1; Max.u64 = 1; 
l1gcache_52.GetSXHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.GetSMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 38; SumSQ.u64 = 38; Count.u64 = 38; Min.u64 = 1; Max.u64 = 1; 
l1gcache_52.GetXMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 4; SumSQ.u64 = 4; Count.u64 = 4; Min.u64 = 1; Max.u64 = 1; 
l1gcache_52.GetSXMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.GetSMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.GetXMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.GetSXMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.CacheHits : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 56; SumSQ.u64 = 56; Count.u64 = 56; Min.u64 = 1; Max.u64 = 1; 
l1gcache_52.CacheMisses : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 42; SumSQ.u64 = 42; Count.u64 = 42; Min.u64 = 1; Max.u64 = 1; 
l1gcache_52.stateEvent_AckPut_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.eventSent_PutS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.eventSent_PutE : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.stateEvent_GetS_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 9; SumSQ.u64 = 9; Count.u64 = 9; Min.u64 = 1; Max.u64 = 1; 
l1gcache_52.stateEvent_GetX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 33; SumSQ.u64 = 33; Count.u64 = 33; Min.u64 = 1; Max.u64 = 1; 
l1gcache_52.stateEvent_GetSX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.stateEvent_FlushLine_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.stateEvent_FlushLineInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.stateEvent_FetchInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.stateEvent_ForceInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.stateEvent_FetchInvX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; Min.u64 = 1; Max.u64 = 1; 
l1gcache_52.evict_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.TotalEventsReceived : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 209; SumSQ.u64 = 209; Count.u64 = 209; Min.u64 = 1; Max.u64 = 1; 
l1gcache_52.TotalEventsReplayed : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 18; SumSQ.u64 = 18; Count.u64 = 18; Min.u64 = 1; Max.u64 = 1; 
l1gcache_52.Put_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.Get_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.AckMove_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.GetS_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.Write_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.GetSX_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.GetSResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.WriteResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.CustomReq_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.CustomResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.CustomAck_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.NULLCMD_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.GetS_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 50; SumSQ.u64 = 50; Count.u64 = 50; Min.u64 = 1; Max.u64 = 1; 
l1gcache_52.GetX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.GetSX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.Write_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 48; SumSQ.u64 = 48; Count.u64 = 48; Min.u64 = 1; Max.u64 = 1; 
l1gcache_52.FlushLine_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.FlushLineInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.FlushAll_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.GetSResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 4; SumSQ.u64 = 4; Count.u64 = 4; Min.u64 = 1; Max.u64 = 1; 
l1gcache_52.GetXResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 38; SumSQ.u64 = 38; Count.u64 = 38; Min.u64 = 1; Max.u64 = 1; 
l1gcache_52.FlushLineResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.FlushAllResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.Inv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 33; SumSQ.u64 = 33; Count.u64 = 33; Min.u64 = 1; Max.u64 = 1; 
l1gcache_52.ForceInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.Fetch_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.FetchInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
l1gcache_52.FetchInvX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 34; SumSQ.u64 = 34; Count.u64 = 34; Min.u64 = 1; Max.u64 = 1; 
l1gcache_52.ForwardFlush_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.UnblockFlush_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.NACK_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.AckPut_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.MSHR_occupancy : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 18997; SumSQ.u64 = 503067; Count.u64 = 172531049; Min.u64 = 0; Max.u64 = 40; 
l1gcache_52.Bank_conflicts : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.default_stat : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.stateEvent_GetS_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 38; SumSQ.u64 = 38; Count.u64 = 38; Min.u64 = 1; Max.u64 = 1; 
l1gcache_53.stateEvent_GetS_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 3; SumSQ.u64 = 3; Count.u64 = 3; Min.u64 = 1; Max.u64 = 1; 
l1gcache_53.stateEvent_GetS_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.stateEvent_GetX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
l1gcache_53.stateEvent_GetX_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
l1gcache_53.stateEvent_GetX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 11; SumSQ.u64 = 11; Count.u64 = 11; Min.u64 = 1; Max.u64 = 1; 
l1gcache_53.stateEvent_GetSX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.stateEvent_GetSX_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.stateEvent_GetSX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.stateEvent_GetSResp_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 4; SumSQ.u64 = 4; Count.u64 = 4; Min.u64 = 1; Max.u64 = 1; 
l1gcache_53.stateEvent_GetXResp_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 34; SumSQ.u64 = 34; Count.u64 = 34; Min.u64 = 1; Max.u64 = 1; 
l1gcache_53.stateEvent_GetXResp_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 3; SumSQ.u64 = 3; Count.u64 = 3; Min.u64 = 1; Max.u64 = 1; 
l1gcache_53.stateEvent_GetXResp_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; Min.u64 = 1; Max.u64 = 1; 
l1gcache_53.stateEvent_Inv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.stateEvent_Inv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 34; SumSQ.u64 = 34; Count.u64 = 34; Min.u64 = 1; Max.u64 = 1; 
l1gcache_53.stateEvent_Inv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.stateEvent_Inv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.stateEvent_Inv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; Min.u64 = 1; Max.u64 = 1; 
l1gcache_53.stateEvent_Inv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.stateEvent_Inv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.stateEvent_FetchInvX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.stateEvent_FetchInvX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 34; SumSQ.u64 = 34; Count.u64 = 34; Min.u64 = 1; Max.u64 = 1; 
l1gcache_53.stateEvent_FetchInvX_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.stateEvent_FetchInvX_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.stateEvent_FetchInvX_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.stateEvent_FetchInvX_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.stateEvent_Fetch_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.stateEvent_Fetch_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.stateEvent_Fetch_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.stateEvent_Fetch_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.stateEvent_Fetch_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.stateEvent_Fetch_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.stateEvent_Fetch_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.stateEvent_FetchInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.stateEvent_FetchInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.stateEvent_FetchInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; Min.u64 = 1; Max.u64 = 1; 
l1gcache_53.stateEvent_FetchInv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.stateEvent_FetchInv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.stateEvent_FetchInv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.stateEvent_FetchInv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.stateEvent_FetchInv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.stateEvent_ForceInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.stateEvent_ForceInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.stateEvent_ForceInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.stateEvent_ForceInv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.stateEvent_ForceInv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.stateEvent_ForceInv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.stateEvent_ForceInv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.stateEvent_ForceInv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.stateEvent_FlushLine_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.stateEvent_FlushLine_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.stateEvent_FlushLine_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.stateEvent_FlushLineInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.stateEvent_FlushLineInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.stateEvent_FlushLineInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.stateEvent_FlushLineResp_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.eventSent_GetS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 38; SumSQ.u64 = 38; Count.u64 = 38; Min.u64 = 1; Max.u64 = 1; 
l1gcache_53.eventSent_GetX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 4; SumSQ.u64 = 4; Count.u64 = 4; Min.u64 = 1; Max.u64 = 1; 
l1gcache_53.eventSent_GetSX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.eventSent_Write : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.eventSent_PutM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.eventSent_NACK : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.eventSent_FlushLine : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.eventSent_FlushLineInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.eventSent_FlushAll : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.eventSent_FetchResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; Min.u64 = 1; Max.u64 = 1; 
l1gcache_53.eventSent_FetchXResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 35; SumSQ.u64 = 35; Count.u64 = 35; Min.u64 = 1; Max.u64 = 1; 
l1gcache_53.eventSent_AckInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 35; SumSQ.u64 = 35; Count.u64 = 35; Min.u64 = 1; Max.u64 = 1; 
l1gcache_53.eventSent_AckFlush : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.eventSent_GetSResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 50; SumSQ.u64 = 50; Count.u64 = 50; Min.u64 = 1; Max.u64 = 1; 
l1gcache_53.eventSent_GetXResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.eventSent_WriteResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 48; SumSQ.u64 = 48; Count.u64 = 48; Min.u64 = 1; Max.u64 = 1; 
l1gcache_53.eventSent_FlushLineResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.eventSent_FlushAllResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.eventSent_Put : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.eventSent_Get : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.eventSent_AckMove : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.eventSent_CustomReq : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.eventSent_CustomResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.eventSent_CustomAck : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.EventStalledForLockedCacheline : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.evict_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 40; SumSQ.u64 = 40; Count.u64 = 40; Min.u64 = 1; Max.u64 = 1; 
l1gcache_53.evict_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.evict_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.evict_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.evict_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.evict_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.evict_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.latency_GetS_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 4130; SumSQ.u64 = 1471488; Count.u64 = 12; Min.u64 = 278; Max.u64 = 502; 
l1gcache_53.latency_GetS_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 15574; SumSQ.u64 = 6888372; Count.u64 = 38; Min.u64 = 260; Max.u64 = 619; 
l1gcache_53.latency_GetX_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2692; SumSQ.u64 = 421620; Count.u64 = 44; Min.u64 = 29; Max.u64 = 258; 
l1gcache_53.latency_GetX_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 517; SumSQ.u64 = 133645; Count.u64 = 2; Min.u64 = 258; Max.u64 = 259; 
l1gcache_53.latency_GetX_upgrade : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 542; SumSQ.u64 = 151114; Count.u64 = 2; Min.u64 = 225; Max.u64 = 317; 
l1gcache_53.latency_GetSX_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.latency_GetSX_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.latency_GetSX_upgrade : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.latency_FlushLine : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.latency_FlushLine_fail : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.latency_FlushLineInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.latency_FlushLineInv_fail : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.latency_FlushAll : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.GetSHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.GetXHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 38; SumSQ.u64 = 38; Count.u64 = 38; Min.u64 = 1; Max.u64 = 1; 
l1gcache_53.GetSXHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.GetSHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 12; SumSQ.u64 = 12; Count.u64 = 12; Min.u64 = 1; Max.u64 = 1; 
l1gcache_53.GetXHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 6; SumSQ.u64 = 6; Count.u64 = 6; Min.u64 = 1; Max.u64 = 1; 
l1gcache_53.GetSXHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.GetSMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 38; SumSQ.u64 = 38; Count.u64 = 38; Min.u64 = 1; Max.u64 = 1; 
l1gcache_53.GetXMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 4; SumSQ.u64 = 4; Count.u64 = 4; Min.u64 = 1; Max.u64 = 1; 
l1gcache_53.GetSXMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.GetSMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.GetXMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.GetSXMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.CacheHits : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 56; SumSQ.u64 = 56; Count.u64 = 56; Min.u64 = 1; Max.u64 = 1; 
l1gcache_53.CacheMisses : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 42; SumSQ.u64 = 42; Count.u64 = 42; Min.u64 = 1; Max.u64 = 1; 
l1gcache_53.stateEvent_AckPut_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.eventSent_PutS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.eventSent_PutE : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.stateEvent_GetS_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 9; SumSQ.u64 = 9; Count.u64 = 9; Min.u64 = 1; Max.u64 = 1; 
l1gcache_53.stateEvent_GetX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 33; SumSQ.u64 = 33; Count.u64 = 33; Min.u64 = 1; Max.u64 = 1; 
l1gcache_53.stateEvent_GetSX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.stateEvent_FlushLine_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.stateEvent_FlushLineInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.stateEvent_FetchInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.stateEvent_ForceInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.stateEvent_FetchInvX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; Min.u64 = 1; Max.u64 = 1; 
l1gcache_53.evict_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.TotalEventsReceived : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 211; SumSQ.u64 = 211; Count.u64 = 211; Min.u64 = 1; Max.u64 = 1; 
l1gcache_53.TotalEventsReplayed : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 18; SumSQ.u64 = 18; Count.u64 = 18; Min.u64 = 1; Max.u64 = 1; 
l1gcache_53.Put_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.Get_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.AckMove_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.GetS_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.Write_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.GetSX_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.GetSResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.WriteResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.CustomReq_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.CustomResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.CustomAck_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.NULLCMD_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.GetS_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 50; SumSQ.u64 = 50; Count.u64 = 50; Min.u64 = 1; Max.u64 = 1; 
l1gcache_53.GetX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.GetSX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.Write_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 48; SumSQ.u64 = 48; Count.u64 = 48; Min.u64 = 1; Max.u64 = 1; 
l1gcache_53.FlushLine_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.FlushLineInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.FlushAll_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.GetSResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 4; SumSQ.u64 = 4; Count.u64 = 4; Min.u64 = 1; Max.u64 = 1; 
l1gcache_53.GetXResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 38; SumSQ.u64 = 38; Count.u64 = 38; Min.u64 = 1; Max.u64 = 1; 
l1gcache_53.FlushLineResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.FlushAllResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.Inv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 35; SumSQ.u64 = 35; Count.u64 = 35; Min.u64 = 1; Max.u64 = 1; 
l1gcache_53.ForceInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.Fetch_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.FetchInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; Min.u64 = 1; Max.u64 = 1; 
l1gcache_53.FetchInvX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 35; SumSQ.u64 = 35; Count.u64 = 35; Min.u64 = 1; Max.u64 = 1; 
l1gcache_53.ForwardFlush_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.UnblockFlush_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.NACK_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.AckPut_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.MSHR_occupancy : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 20007; SumSQ.u64 = 532721; Count.u64 = 172531049; Min.u64 = 0; Max.u64 = 40; 
l1gcache_53.Bank_conflicts : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.default_stat : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.stateEvent_GetS_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 38; SumSQ.u64 = 38; Count.u64 = 38; Min.u64 = 1; Max.u64 = 1; 
l1gcache_54.stateEvent_GetS_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 3; SumSQ.u64 = 3; Count.u64 = 3; Min.u64 = 1; Max.u64 = 1; 
l1gcache_54.stateEvent_GetS_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.stateEvent_GetX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
l1gcache_54.stateEvent_GetX_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
l1gcache_54.stateEvent_GetX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 11; SumSQ.u64 = 11; Count.u64 = 11; Min.u64 = 1; Max.u64 = 1; 
l1gcache_54.stateEvent_GetSX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.stateEvent_GetSX_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.stateEvent_GetSX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.stateEvent_GetSResp_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 4; SumSQ.u64 = 4; Count.u64 = 4; Min.u64 = 1; Max.u64 = 1; 
l1gcache_54.stateEvent_GetXResp_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 34; SumSQ.u64 = 34; Count.u64 = 34; Min.u64 = 1; Max.u64 = 1; 
l1gcache_54.stateEvent_GetXResp_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 3; SumSQ.u64 = 3; Count.u64 = 3; Min.u64 = 1; Max.u64 = 1; 
l1gcache_54.stateEvent_GetXResp_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; Min.u64 = 1; Max.u64 = 1; 
l1gcache_54.stateEvent_Inv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.stateEvent_Inv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 34; SumSQ.u64 = 34; Count.u64 = 34; Min.u64 = 1; Max.u64 = 1; 
l1gcache_54.stateEvent_Inv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.stateEvent_Inv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.stateEvent_Inv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; Min.u64 = 1; Max.u64 = 1; 
l1gcache_54.stateEvent_Inv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.stateEvent_Inv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.stateEvent_FetchInvX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.stateEvent_FetchInvX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 34; SumSQ.u64 = 34; Count.u64 = 34; Min.u64 = 1; Max.u64 = 1; 
l1gcache_54.stateEvent_FetchInvX_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.stateEvent_FetchInvX_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.stateEvent_FetchInvX_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.stateEvent_FetchInvX_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.stateEvent_Fetch_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.stateEvent_Fetch_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.stateEvent_Fetch_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.stateEvent_Fetch_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.stateEvent_Fetch_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.stateEvent_Fetch_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.stateEvent_Fetch_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.stateEvent_FetchInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.stateEvent_FetchInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.stateEvent_FetchInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; Min.u64 = 1; Max.u64 = 1; 
l1gcache_54.stateEvent_FetchInv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.stateEvent_FetchInv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.stateEvent_FetchInv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.stateEvent_FetchInv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.stateEvent_FetchInv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.stateEvent_ForceInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.stateEvent_ForceInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.stateEvent_ForceInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.stateEvent_ForceInv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.stateEvent_ForceInv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.stateEvent_ForceInv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.stateEvent_ForceInv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.stateEvent_ForceInv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.stateEvent_FlushLine_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.stateEvent_FlushLine_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.stateEvent_FlushLine_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.stateEvent_FlushLineInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.stateEvent_FlushLineInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.stateEvent_FlushLineInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.stateEvent_FlushLineResp_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.eventSent_GetS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 38; SumSQ.u64 = 38; Count.u64 = 38; Min.u64 = 1; Max.u64 = 1; 
l1gcache_54.eventSent_GetX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 4; SumSQ.u64 = 4; Count.u64 = 4; Min.u64 = 1; Max.u64 = 1; 
l1gcache_54.eventSent_GetSX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.eventSent_Write : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.eventSent_PutM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.eventSent_NACK : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.eventSent_FlushLine : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.eventSent_FlushLineInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.eventSent_FlushAll : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.eventSent_FetchResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; Min.u64 = 1; Max.u64 = 1; 
l1gcache_54.eventSent_FetchXResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 35; SumSQ.u64 = 35; Count.u64 = 35; Min.u64 = 1; Max.u64 = 1; 
l1gcache_54.eventSent_AckInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 35; SumSQ.u64 = 35; Count.u64 = 35; Min.u64 = 1; Max.u64 = 1; 
l1gcache_54.eventSent_AckFlush : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.eventSent_GetSResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 50; SumSQ.u64 = 50; Count.u64 = 50; Min.u64 = 1; Max.u64 = 1; 
l1gcache_54.eventSent_GetXResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.eventSent_WriteResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 48; SumSQ.u64 = 48; Count.u64 = 48; Min.u64 = 1; Max.u64 = 1; 
l1gcache_54.eventSent_FlushLineResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.eventSent_FlushAllResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.eventSent_Put : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.eventSent_Get : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.eventSent_AckMove : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.eventSent_CustomReq : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.eventSent_CustomResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.eventSent_CustomAck : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.EventStalledForLockedCacheline : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.evict_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 40; SumSQ.u64 = 40; Count.u64 = 40; Min.u64 = 1; Max.u64 = 1; 
l1gcache_54.evict_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.evict_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.evict_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.evict_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.evict_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.evict_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.latency_GetS_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 4163; SumSQ.u64 = 1493441; Count.u64 = 12; Min.u64 = 287; Max.u64 = 507; 
l1gcache_54.latency_GetS_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 15981; SumSQ.u64 = 7277285; Count.u64 = 38; Min.u64 = 262; Max.u64 = 633; 
l1gcache_54.latency_GetX_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2683; SumSQ.u64 = 419669; Count.u64 = 44; Min.u64 = 29; Max.u64 = 257; 
l1gcache_54.latency_GetX_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 517; SumSQ.u64 = 133645; Count.u64 = 2; Min.u64 = 258; Max.u64 = 259; 
l1gcache_54.latency_GetX_upgrade : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 530; SumSQ.u64 = 143650; Count.u64 = 2; Min.u64 = 225; Max.u64 = 305; 
l1gcache_54.latency_GetSX_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.latency_GetSX_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.latency_GetSX_upgrade : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.latency_FlushLine : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.latency_FlushLine_fail : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.latency_FlushLineInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.latency_FlushLineInv_fail : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.latency_FlushAll : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.GetSHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.GetXHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 38; SumSQ.u64 = 38; Count.u64 = 38; Min.u64 = 1; Max.u64 = 1; 
l1gcache_54.GetSXHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.GetSHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 12; SumSQ.u64 = 12; Count.u64 = 12; Min.u64 = 1; Max.u64 = 1; 
l1gcache_54.GetXHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 6; SumSQ.u64 = 6; Count.u64 = 6; Min.u64 = 1; Max.u64 = 1; 
l1gcache_54.GetSXHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.GetSMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 38; SumSQ.u64 = 38; Count.u64 = 38; Min.u64 = 1; Max.u64 = 1; 
l1gcache_54.GetXMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 4; SumSQ.u64 = 4; Count.u64 = 4; Min.u64 = 1; Max.u64 = 1; 
l1gcache_54.GetSXMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.GetSMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.GetXMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.GetSXMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.CacheHits : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 56; SumSQ.u64 = 56; Count.u64 = 56; Min.u64 = 1; Max.u64 = 1; 
l1gcache_54.CacheMisses : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 42; SumSQ.u64 = 42; Count.u64 = 42; Min.u64 = 1; Max.u64 = 1; 
l1gcache_54.stateEvent_AckPut_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.eventSent_PutS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.eventSent_PutE : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.stateEvent_GetS_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 9; SumSQ.u64 = 9; Count.u64 = 9; Min.u64 = 1; Max.u64 = 1; 
l1gcache_54.stateEvent_GetX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 33; SumSQ.u64 = 33; Count.u64 = 33; Min.u64 = 1; Max.u64 = 1; 
l1gcache_54.stateEvent_GetSX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.stateEvent_FlushLine_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.stateEvent_FlushLineInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.stateEvent_FetchInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.stateEvent_ForceInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.stateEvent_FetchInvX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; Min.u64 = 1; Max.u64 = 1; 
l1gcache_54.evict_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.TotalEventsReceived : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 211; SumSQ.u64 = 211; Count.u64 = 211; Min.u64 = 1; Max.u64 = 1; 
l1gcache_54.TotalEventsReplayed : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 18; SumSQ.u64 = 18; Count.u64 = 18; Min.u64 = 1; Max.u64 = 1; 
l1gcache_54.Put_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.Get_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.AckMove_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.GetS_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.Write_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.GetSX_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.GetSResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.WriteResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.CustomReq_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.CustomResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.CustomAck_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.NULLCMD_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.GetS_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 50; SumSQ.u64 = 50; Count.u64 = 50; Min.u64 = 1; Max.u64 = 1; 
l1gcache_54.GetX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.GetSX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.Write_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 48; SumSQ.u64 = 48; Count.u64 = 48; Min.u64 = 1; Max.u64 = 1; 
l1gcache_54.FlushLine_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.FlushLineInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.FlushAll_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.GetSResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 4; SumSQ.u64 = 4; Count.u64 = 4; Min.u64 = 1; Max.u64 = 1; 
l1gcache_54.GetXResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 38; SumSQ.u64 = 38; Count.u64 = 38; Min.u64 = 1; Max.u64 = 1; 
l1gcache_54.FlushLineResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.FlushAllResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.Inv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 35; SumSQ.u64 = 35; Count.u64 = 35; Min.u64 = 1; Max.u64 = 1; 
l1gcache_54.ForceInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.Fetch_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.FetchInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; Min.u64 = 1; Max.u64 = 1; 
l1gcache_54.FetchInvX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 35; SumSQ.u64 = 35; Count.u64 = 35; Min.u64 = 1; Max.u64 = 1; 
l1gcache_54.ForwardFlush_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.UnblockFlush_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.NACK_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.AckPut_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.MSHR_occupancy : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 20432; SumSQ.u64 = 545472; Count.u64 = 172531049; Min.u64 = 0; Max.u64 = 40; 
l1gcache_54.Bank_conflicts : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.default_stat : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.stateEvent_GetS_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 38; SumSQ.u64 = 38; Count.u64 = 38; Min.u64 = 1; Max.u64 = 1; 
l1gcache_55.stateEvent_GetS_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 3; SumSQ.u64 = 3; Count.u64 = 3; Min.u64 = 1; Max.u64 = 1; 
l1gcache_55.stateEvent_GetS_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.stateEvent_GetX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
l1gcache_55.stateEvent_GetX_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
l1gcache_55.stateEvent_GetX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 11; SumSQ.u64 = 11; Count.u64 = 11; Min.u64 = 1; Max.u64 = 1; 
l1gcache_55.stateEvent_GetSX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.stateEvent_GetSX_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.stateEvent_GetSX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.stateEvent_GetSResp_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 4; SumSQ.u64 = 4; Count.u64 = 4; Min.u64 = 1; Max.u64 = 1; 
l1gcache_55.stateEvent_GetXResp_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 34; SumSQ.u64 = 34; Count.u64 = 34; Min.u64 = 1; Max.u64 = 1; 
l1gcache_55.stateEvent_GetXResp_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 4; SumSQ.u64 = 4; Count.u64 = 4; Min.u64 = 1; Max.u64 = 1; 
l1gcache_55.stateEvent_GetXResp_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.stateEvent_Inv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.stateEvent_Inv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 35; SumSQ.u64 = 35; Count.u64 = 35; Min.u64 = 1; Max.u64 = 1; 
l1gcache_55.stateEvent_Inv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.stateEvent_Inv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.stateEvent_Inv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
l1gcache_55.stateEvent_Inv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.stateEvent_Inv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.stateEvent_FetchInvX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.stateEvent_FetchInvX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 35; SumSQ.u64 = 35; Count.u64 = 35; Min.u64 = 1; Max.u64 = 1; 
l1gcache_55.stateEvent_FetchInvX_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.stateEvent_FetchInvX_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.stateEvent_FetchInvX_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.stateEvent_FetchInvX_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.stateEvent_Fetch_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.stateEvent_Fetch_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.stateEvent_Fetch_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.stateEvent_Fetch_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.stateEvent_Fetch_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.stateEvent_Fetch_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.stateEvent_Fetch_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.stateEvent_FetchInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.stateEvent_FetchInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.stateEvent_FetchInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.stateEvent_FetchInv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.stateEvent_FetchInv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.stateEvent_FetchInv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.stateEvent_FetchInv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.stateEvent_FetchInv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.stateEvent_ForceInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.stateEvent_ForceInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.stateEvent_ForceInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.stateEvent_ForceInv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.stateEvent_ForceInv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.stateEvent_ForceInv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.stateEvent_ForceInv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.stateEvent_ForceInv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.stateEvent_FlushLine_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.stateEvent_FlushLine_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.stateEvent_FlushLine_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.stateEvent_FlushLineInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.stateEvent_FlushLineInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.stateEvent_FlushLineInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.stateEvent_FlushLineResp_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.eventSent_GetS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 38; SumSQ.u64 = 38; Count.u64 = 38; Min.u64 = 1; Max.u64 = 1; 
l1gcache_55.eventSent_GetX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 4; SumSQ.u64 = 4; Count.u64 = 4; Min.u64 = 1; Max.u64 = 1; 
l1gcache_55.eventSent_GetSX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.eventSent_Write : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.eventSent_PutM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.eventSent_NACK : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.eventSent_FlushLine : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.eventSent_FlushLineInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.eventSent_FlushAll : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.eventSent_FetchResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.eventSent_FetchXResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 36; SumSQ.u64 = 36; Count.u64 = 36; Min.u64 = 1; Max.u64 = 1; 
l1gcache_55.eventSent_AckInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 37; SumSQ.u64 = 37; Count.u64 = 37; Min.u64 = 1; Max.u64 = 1; 
l1gcache_55.eventSent_AckFlush : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.eventSent_GetSResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 50; SumSQ.u64 = 50; Count.u64 = 50; Min.u64 = 1; Max.u64 = 1; 
l1gcache_55.eventSent_GetXResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.eventSent_WriteResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 48; SumSQ.u64 = 48; Count.u64 = 48; Min.u64 = 1; Max.u64 = 1; 
l1gcache_55.eventSent_FlushLineResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.eventSent_FlushAllResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.eventSent_Put : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.eventSent_Get : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.eventSent_AckMove : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.eventSent_CustomReq : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.eventSent_CustomResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.eventSent_CustomAck : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.EventStalledForLockedCacheline : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.evict_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 40; SumSQ.u64 = 40; Count.u64 = 40; Min.u64 = 1; Max.u64 = 1; 
l1gcache_55.evict_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.evict_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.evict_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.evict_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.evict_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.evict_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.latency_GetS_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 4652; SumSQ.u64 = 1941084; Count.u64 = 12; Min.u64 = 294; Max.u64 = 641; 
l1gcache_55.latency_GetS_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 18232; SumSQ.u64 = 9332482; Count.u64 = 38; Min.u64 = 268; Max.u64 = 652; 
l1gcache_55.latency_GetX_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2696; SumSQ.u64 = 426238; Count.u64 = 44; Min.u64 = 29; Max.u64 = 258; 
l1gcache_55.latency_GetX_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 520; SumSQ.u64 = 135200; Count.u64 = 2; Min.u64 = 260; Max.u64 = 260; 
l1gcache_55.latency_GetX_upgrade : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 580; SumSQ.u64 = 168208; Count.u64 = 2; Min.u64 = 288; Max.u64 = 292; 
l1gcache_55.latency_GetSX_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.latency_GetSX_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.latency_GetSX_upgrade : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.latency_FlushLine : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.latency_FlushLine_fail : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.latency_FlushLineInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.latency_FlushLineInv_fail : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.latency_FlushAll : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.GetSHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.GetXHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 38; SumSQ.u64 = 38; Count.u64 = 38; Min.u64 = 1; Max.u64 = 1; 
l1gcache_55.GetSXHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.GetSHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 12; SumSQ.u64 = 12; Count.u64 = 12; Min.u64 = 1; Max.u64 = 1; 
l1gcache_55.GetXHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 6; SumSQ.u64 = 6; Count.u64 = 6; Min.u64 = 1; Max.u64 = 1; 
l1gcache_55.GetSXHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.GetSMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 38; SumSQ.u64 = 38; Count.u64 = 38; Min.u64 = 1; Max.u64 = 1; 
l1gcache_55.GetXMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 4; SumSQ.u64 = 4; Count.u64 = 4; Min.u64 = 1; Max.u64 = 1; 
l1gcache_55.GetSXMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.GetSMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.GetXMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.GetSXMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.CacheHits : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 56; SumSQ.u64 = 56; Count.u64 = 56; Min.u64 = 1; Max.u64 = 1; 
l1gcache_55.CacheMisses : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 42; SumSQ.u64 = 42; Count.u64 = 42; Min.u64 = 1; Max.u64 = 1; 
l1gcache_55.stateEvent_AckPut_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.eventSent_PutS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.eventSent_PutE : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.stateEvent_GetS_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 9; SumSQ.u64 = 9; Count.u64 = 9; Min.u64 = 1; Max.u64 = 1; 
l1gcache_55.stateEvent_GetX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 33; SumSQ.u64 = 33; Count.u64 = 33; Min.u64 = 1; Max.u64 = 1; 
l1gcache_55.stateEvent_GetSX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.stateEvent_FlushLine_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.stateEvent_FlushLineInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.stateEvent_FetchInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.stateEvent_ForceInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.stateEvent_FetchInvX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; Min.u64 = 1; Max.u64 = 1; 
l1gcache_55.evict_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.TotalEventsReceived : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 213; SumSQ.u64 = 213; Count.u64 = 213; Min.u64 = 1; Max.u64 = 1; 
l1gcache_55.TotalEventsReplayed : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 18; SumSQ.u64 = 18; Count.u64 = 18; Min.u64 = 1; Max.u64 = 1; 
l1gcache_55.Put_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.Get_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.AckMove_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.GetS_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.Write_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.GetSX_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.GetSResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.WriteResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.CustomReq_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.CustomResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.CustomAck_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.NULLCMD_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.GetS_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 50; SumSQ.u64 = 50; Count.u64 = 50; Min.u64 = 1; Max.u64 = 1; 
l1gcache_55.GetX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.GetSX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.Write_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 48; SumSQ.u64 = 48; Count.u64 = 48; Min.u64 = 1; Max.u64 = 1; 
l1gcache_55.FlushLine_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.FlushLineInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.FlushAll_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.GetSResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 4; SumSQ.u64 = 4; Count.u64 = 4; Min.u64 = 1; Max.u64 = 1; 
l1gcache_55.GetXResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 38; SumSQ.u64 = 38; Count.u64 = 38; Min.u64 = 1; Max.u64 = 1; 
l1gcache_55.FlushLineResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.FlushAllResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.Inv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 37; SumSQ.u64 = 37; Count.u64 = 37; Min.u64 = 1; Max.u64 = 1; 
l1gcache_55.ForceInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.Fetch_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.FetchInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.FetchInvX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 36; SumSQ.u64 = 36; Count.u64 = 36; Min.u64 = 1; Max.u64 = 1; 
l1gcache_55.ForwardFlush_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.UnblockFlush_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.NACK_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.AckPut_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.MSHR_occupancy : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 23238; SumSQ.u64 = 655148; Count.u64 = 172531049; Min.u64 = 0; Max.u64 = 40; 
l1gcache_55.Bank_conflicts : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.default_stat : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.stateEvent_GetS_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 38; SumSQ.u64 = 38; Count.u64 = 38; Min.u64 = 1; Max.u64 = 1; 
l1gcache_56.stateEvent_GetS_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 3; SumSQ.u64 = 3; Count.u64 = 3; Min.u64 = 1; Max.u64 = 1; 
l1gcache_56.stateEvent_GetS_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.stateEvent_GetX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
l1gcache_56.stateEvent_GetX_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
l1gcache_56.stateEvent_GetX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 11; SumSQ.u64 = 11; Count.u64 = 11; Min.u64 = 1; Max.u64 = 1; 
l1gcache_56.stateEvent_GetSX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.stateEvent_GetSX_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.stateEvent_GetSX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.stateEvent_GetSResp_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 4; SumSQ.u64 = 4; Count.u64 = 4; Min.u64 = 1; Max.u64 = 1; 
l1gcache_56.stateEvent_GetXResp_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 34; SumSQ.u64 = 34; Count.u64 = 34; Min.u64 = 1; Max.u64 = 1; 
l1gcache_56.stateEvent_GetXResp_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
l1gcache_56.stateEvent_GetXResp_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
l1gcache_56.stateEvent_Inv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.stateEvent_Inv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 33; SumSQ.u64 = 33; Count.u64 = 33; Min.u64 = 1; Max.u64 = 1; 
l1gcache_56.stateEvent_Inv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.stateEvent_Inv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.stateEvent_Inv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.stateEvent_Inv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.stateEvent_Inv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.stateEvent_FetchInvX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.stateEvent_FetchInvX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 33; SumSQ.u64 = 33; Count.u64 = 33; Min.u64 = 1; Max.u64 = 1; 
l1gcache_56.stateEvent_FetchInvX_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.stateEvent_FetchInvX_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.stateEvent_FetchInvX_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.stateEvent_FetchInvX_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.stateEvent_Fetch_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.stateEvent_Fetch_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.stateEvent_Fetch_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.stateEvent_Fetch_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.stateEvent_Fetch_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.stateEvent_Fetch_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.stateEvent_Fetch_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.stateEvent_FetchInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.stateEvent_FetchInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.stateEvent_FetchInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
l1gcache_56.stateEvent_FetchInv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.stateEvent_FetchInv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.stateEvent_FetchInv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.stateEvent_FetchInv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.stateEvent_FetchInv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.stateEvent_ForceInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.stateEvent_ForceInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.stateEvent_ForceInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.stateEvent_ForceInv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.stateEvent_ForceInv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.stateEvent_ForceInv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.stateEvent_ForceInv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.stateEvent_ForceInv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.stateEvent_FlushLine_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.stateEvent_FlushLine_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.stateEvent_FlushLine_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.stateEvent_FlushLineInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.stateEvent_FlushLineInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.stateEvent_FlushLineInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.stateEvent_FlushLineResp_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.eventSent_GetS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 38; SumSQ.u64 = 38; Count.u64 = 38; Min.u64 = 1; Max.u64 = 1; 
l1gcache_56.eventSent_GetX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 4; SumSQ.u64 = 4; Count.u64 = 4; Min.u64 = 1; Max.u64 = 1; 
l1gcache_56.eventSent_GetSX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.eventSent_Write : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.eventSent_PutM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.eventSent_NACK : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.eventSent_FlushLine : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.eventSent_FlushLineInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.eventSent_FlushAll : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.eventSent_FetchResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
l1gcache_56.eventSent_FetchXResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 34; SumSQ.u64 = 34; Count.u64 = 34; Min.u64 = 1; Max.u64 = 1; 
l1gcache_56.eventSent_AckInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 33; SumSQ.u64 = 33; Count.u64 = 33; Min.u64 = 1; Max.u64 = 1; 
l1gcache_56.eventSent_AckFlush : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.eventSent_GetSResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 50; SumSQ.u64 = 50; Count.u64 = 50; Min.u64 = 1; Max.u64 = 1; 
l1gcache_56.eventSent_GetXResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.eventSent_WriteResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 48; SumSQ.u64 = 48; Count.u64 = 48; Min.u64 = 1; Max.u64 = 1; 
l1gcache_56.eventSent_FlushLineResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.eventSent_FlushAllResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.eventSent_Put : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.eventSent_Get : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.eventSent_AckMove : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.eventSent_CustomReq : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.eventSent_CustomResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.eventSent_CustomAck : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.EventStalledForLockedCacheline : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.evict_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 40; SumSQ.u64 = 40; Count.u64 = 40; Min.u64 = 1; Max.u64 = 1; 
l1gcache_56.evict_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.evict_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.evict_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.evict_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.evict_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.evict_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.latency_GetS_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 4040; SumSQ.u64 = 1391236; Count.u64 = 12; Min.u64 = 284; Max.u64 = 458; 
l1gcache_56.latency_GetS_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 14841; SumSQ.u64 = 6264671; Count.u64 = 38; Min.u64 = 258; Max.u64 = 618; 
l1gcache_56.latency_GetX_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2700; SumSQ.u64 = 424186; Count.u64 = 44; Min.u64 = 29; Max.u64 = 258; 
l1gcache_56.latency_GetX_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 517; SumSQ.u64 = 133645; Count.u64 = 2; Min.u64 = 258; Max.u64 = 259; 
l1gcache_56.latency_GetX_upgrade : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 446; SumSQ.u64 = 99460; Count.u64 = 2; Min.u64 = 222; Max.u64 = 224; 
l1gcache_56.latency_GetSX_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.latency_GetSX_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.latency_GetSX_upgrade : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.latency_FlushLine : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.latency_FlushLine_fail : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.latency_FlushLineInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.latency_FlushLineInv_fail : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.latency_FlushAll : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.GetSHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.GetXHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 38; SumSQ.u64 = 38; Count.u64 = 38; Min.u64 = 1; Max.u64 = 1; 
l1gcache_56.GetSXHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.GetSHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 12; SumSQ.u64 = 12; Count.u64 = 12; Min.u64 = 1; Max.u64 = 1; 
l1gcache_56.GetXHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 6; SumSQ.u64 = 6; Count.u64 = 6; Min.u64 = 1; Max.u64 = 1; 
l1gcache_56.GetSXHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.GetSMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 38; SumSQ.u64 = 38; Count.u64 = 38; Min.u64 = 1; Max.u64 = 1; 
l1gcache_56.GetXMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 4; SumSQ.u64 = 4; Count.u64 = 4; Min.u64 = 1; Max.u64 = 1; 
l1gcache_56.GetSXMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.GetSMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.GetXMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.GetSXMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.CacheHits : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 56; SumSQ.u64 = 56; Count.u64 = 56; Min.u64 = 1; Max.u64 = 1; 
l1gcache_56.CacheMisses : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 42; SumSQ.u64 = 42; Count.u64 = 42; Min.u64 = 1; Max.u64 = 1; 
l1gcache_56.stateEvent_AckPut_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.eventSent_PutS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.eventSent_PutE : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.stateEvent_GetS_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 9; SumSQ.u64 = 9; Count.u64 = 9; Min.u64 = 1; Max.u64 = 1; 
l1gcache_56.stateEvent_GetX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 33; SumSQ.u64 = 33; Count.u64 = 33; Min.u64 = 1; Max.u64 = 1; 
l1gcache_56.stateEvent_GetSX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.stateEvent_FlushLine_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.stateEvent_FlushLineInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.stateEvent_FetchInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.stateEvent_ForceInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.stateEvent_FetchInvX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; Min.u64 = 1; Max.u64 = 1; 
l1gcache_56.evict_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.TotalEventsReceived : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 209; SumSQ.u64 = 209; Count.u64 = 209; Min.u64 = 1; Max.u64 = 1; 
l1gcache_56.TotalEventsReplayed : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 18; SumSQ.u64 = 18; Count.u64 = 18; Min.u64 = 1; Max.u64 = 1; 
l1gcache_56.Put_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.Get_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.AckMove_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.GetS_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.Write_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.GetSX_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.GetSResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.WriteResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.CustomReq_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.CustomResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.CustomAck_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.NULLCMD_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.GetS_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 50; SumSQ.u64 = 50; Count.u64 = 50; Min.u64 = 1; Max.u64 = 1; 
l1gcache_56.GetX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.GetSX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.Write_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 48; SumSQ.u64 = 48; Count.u64 = 48; Min.u64 = 1; Max.u64 = 1; 
l1gcache_56.FlushLine_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.FlushLineInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.FlushAll_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.GetSResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 4; SumSQ.u64 = 4; Count.u64 = 4; Min.u64 = 1; Max.u64 = 1; 
l1gcache_56.GetXResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 38; SumSQ.u64 = 38; Count.u64 = 38; Min.u64 = 1; Max.u64 = 1; 
l1gcache_56.FlushLineResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.FlushAllResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.Inv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 33; SumSQ.u64 = 33; Count.u64 = 33; Min.u64 = 1; Max.u64 = 1; 
l1gcache_56.ForceInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.Fetch_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.FetchInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
l1gcache_56.FetchInvX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 34; SumSQ.u64 = 34; Count.u64 = 34; Min.u64 = 1; Max.u64 = 1; 
l1gcache_56.ForwardFlush_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.UnblockFlush_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.NACK_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.AckPut_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.MSHR_occupancy : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 19092; SumSQ.u64 = 504898; Count.u64 = 172531049; Min.u64 = 0; Max.u64 = 40; 
l1gcache_56.Bank_conflicts : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.default_stat : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.stateEvent_GetS_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 38; SumSQ.u64 = 38; Count.u64 = 38; Min.u64 = 1; Max.u64 = 1; 
l1gcache_57.stateEvent_GetS_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 3; SumSQ.u64 = 3; Count.u64 = 3; Min.u64 = 1; Max.u64 = 1; 
l1gcache_57.stateEvent_GetS_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.stateEvent_GetX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
l1gcache_57.stateEvent_GetX_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
l1gcache_57.stateEvent_GetX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 11; SumSQ.u64 = 11; Count.u64 = 11; Min.u64 = 1; Max.u64 = 1; 
l1gcache_57.stateEvent_GetSX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.stateEvent_GetSX_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.stateEvent_GetSX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.stateEvent_GetSResp_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 4; SumSQ.u64 = 4; Count.u64 = 4; Min.u64 = 1; Max.u64 = 1; 
l1gcache_57.stateEvent_GetXResp_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 34; SumSQ.u64 = 34; Count.u64 = 34; Min.u64 = 1; Max.u64 = 1; 
l1gcache_57.stateEvent_GetXResp_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 4; SumSQ.u64 = 4; Count.u64 = 4; Min.u64 = 1; Max.u64 = 1; 
l1gcache_57.stateEvent_GetXResp_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.stateEvent_Inv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.stateEvent_Inv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 35; SumSQ.u64 = 35; Count.u64 = 35; Min.u64 = 1; Max.u64 = 1; 
l1gcache_57.stateEvent_Inv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.stateEvent_Inv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.stateEvent_Inv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
l1gcache_57.stateEvent_Inv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.stateEvent_Inv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.stateEvent_FetchInvX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.stateEvent_FetchInvX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 35; SumSQ.u64 = 35; Count.u64 = 35; Min.u64 = 1; Max.u64 = 1; 
l1gcache_57.stateEvent_FetchInvX_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.stateEvent_FetchInvX_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.stateEvent_FetchInvX_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.stateEvent_FetchInvX_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.stateEvent_Fetch_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.stateEvent_Fetch_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.stateEvent_Fetch_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.stateEvent_Fetch_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.stateEvent_Fetch_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.stateEvent_Fetch_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.stateEvent_Fetch_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.stateEvent_FetchInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.stateEvent_FetchInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.stateEvent_FetchInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.stateEvent_FetchInv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.stateEvent_FetchInv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.stateEvent_FetchInv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.stateEvent_FetchInv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.stateEvent_FetchInv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.stateEvent_ForceInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.stateEvent_ForceInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.stateEvent_ForceInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.stateEvent_ForceInv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.stateEvent_ForceInv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.stateEvent_ForceInv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.stateEvent_ForceInv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.stateEvent_ForceInv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.stateEvent_FlushLine_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.stateEvent_FlushLine_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.stateEvent_FlushLine_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.stateEvent_FlushLineInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.stateEvent_FlushLineInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.stateEvent_FlushLineInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.stateEvent_FlushLineResp_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.eventSent_GetS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 38; SumSQ.u64 = 38; Count.u64 = 38; Min.u64 = 1; Max.u64 = 1; 
l1gcache_57.eventSent_GetX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 4; SumSQ.u64 = 4; Count.u64 = 4; Min.u64 = 1; Max.u64 = 1; 
l1gcache_57.eventSent_GetSX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.eventSent_Write : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.eventSent_PutM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.eventSent_NACK : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.eventSent_FlushLine : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.eventSent_FlushLineInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.eventSent_FlushAll : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.eventSent_FetchResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.eventSent_FetchXResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 36; SumSQ.u64 = 36; Count.u64 = 36; Min.u64 = 1; Max.u64 = 1; 
l1gcache_57.eventSent_AckInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 37; SumSQ.u64 = 37; Count.u64 = 37; Min.u64 = 1; Max.u64 = 1; 
l1gcache_57.eventSent_AckFlush : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.eventSent_GetSResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 50; SumSQ.u64 = 50; Count.u64 = 50; Min.u64 = 1; Max.u64 = 1; 
l1gcache_57.eventSent_GetXResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.eventSent_WriteResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 48; SumSQ.u64 = 48; Count.u64 = 48; Min.u64 = 1; Max.u64 = 1; 
l1gcache_57.eventSent_FlushLineResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.eventSent_FlushAllResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.eventSent_Put : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.eventSent_Get : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.eventSent_AckMove : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.eventSent_CustomReq : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.eventSent_CustomResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.eventSent_CustomAck : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.EventStalledForLockedCacheline : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.evict_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 40; SumSQ.u64 = 40; Count.u64 = 40; Min.u64 = 1; Max.u64 = 1; 
l1gcache_57.evict_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.evict_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.evict_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.evict_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.evict_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.evict_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.latency_GetS_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 4175; SumSQ.u64 = 1506033; Count.u64 = 12; Min.u64 = 282; Max.u64 = 511; 
l1gcache_57.latency_GetS_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 15846; SumSQ.u64 = 7127852; Count.u64 = 38; Min.u64 = 261; Max.u64 = 627; 
l1gcache_57.latency_GetX_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2701; SumSQ.u64 = 426165; Count.u64 = 44; Min.u64 = 29; Max.u64 = 259; 
l1gcache_57.latency_GetX_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 520; SumSQ.u64 = 135200; Count.u64 = 2; Min.u64 = 260; Max.u64 = 260; 
l1gcache_57.latency_GetX_upgrade : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 610; SumSQ.u64 = 186050; Count.u64 = 2; Min.u64 = 305; Max.u64 = 305; 
l1gcache_57.latency_GetSX_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.latency_GetSX_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.latency_GetSX_upgrade : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.latency_FlushLine : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.latency_FlushLine_fail : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.latency_FlushLineInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.latency_FlushLineInv_fail : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.latency_FlushAll : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.GetSHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.GetXHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 38; SumSQ.u64 = 38; Count.u64 = 38; Min.u64 = 1; Max.u64 = 1; 
l1gcache_57.GetSXHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.GetSHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 12; SumSQ.u64 = 12; Count.u64 = 12; Min.u64 = 1; Max.u64 = 1; 
l1gcache_57.GetXHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 6; SumSQ.u64 = 6; Count.u64 = 6; Min.u64 = 1; Max.u64 = 1; 
l1gcache_57.GetSXHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.GetSMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 38; SumSQ.u64 = 38; Count.u64 = 38; Min.u64 = 1; Max.u64 = 1; 
l1gcache_57.GetXMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 4; SumSQ.u64 = 4; Count.u64 = 4; Min.u64 = 1; Max.u64 = 1; 
l1gcache_57.GetSXMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.GetSMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.GetXMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.GetSXMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.CacheHits : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 56; SumSQ.u64 = 56; Count.u64 = 56; Min.u64 = 1; Max.u64 = 1; 
l1gcache_57.CacheMisses : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 42; SumSQ.u64 = 42; Count.u64 = 42; Min.u64 = 1; Max.u64 = 1; 
l1gcache_57.stateEvent_AckPut_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.eventSent_PutS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.eventSent_PutE : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.stateEvent_GetS_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 9; SumSQ.u64 = 9; Count.u64 = 9; Min.u64 = 1; Max.u64 = 1; 
l1gcache_57.stateEvent_GetX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 33; SumSQ.u64 = 33; Count.u64 = 33; Min.u64 = 1; Max.u64 = 1; 
l1gcache_57.stateEvent_GetSX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.stateEvent_FlushLine_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.stateEvent_FlushLineInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.stateEvent_FetchInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.stateEvent_ForceInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.stateEvent_FetchInvX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; Min.u64 = 1; Max.u64 = 1; 
l1gcache_57.evict_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.TotalEventsReceived : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 213; SumSQ.u64 = 213; Count.u64 = 213; Min.u64 = 1; Max.u64 = 1; 
l1gcache_57.TotalEventsReplayed : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 18; SumSQ.u64 = 18; Count.u64 = 18; Min.u64 = 1; Max.u64 = 1; 
l1gcache_57.Put_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.Get_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.AckMove_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.GetS_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.Write_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.GetSX_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.GetSResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.WriteResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.CustomReq_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.CustomResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.CustomAck_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.NULLCMD_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.GetS_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 50; SumSQ.u64 = 50; Count.u64 = 50; Min.u64 = 1; Max.u64 = 1; 
l1gcache_57.GetX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.GetSX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.Write_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 48; SumSQ.u64 = 48; Count.u64 = 48; Min.u64 = 1; Max.u64 = 1; 
l1gcache_57.FlushLine_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.FlushLineInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.FlushAll_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.GetSResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 4; SumSQ.u64 = 4; Count.u64 = 4; Min.u64 = 1; Max.u64 = 1; 
l1gcache_57.GetXResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 38; SumSQ.u64 = 38; Count.u64 = 38; Min.u64 = 1; Max.u64 = 1; 
l1gcache_57.FlushLineResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.FlushAllResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.Inv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 37; SumSQ.u64 = 37; Count.u64 = 37; Min.u64 = 1; Max.u64 = 1; 
l1gcache_57.ForceInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.Fetch_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.FetchInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.FetchInvX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 36; SumSQ.u64 = 36; Count.u64 = 36; Min.u64 = 1; Max.u64 = 1; 
l1gcache_57.ForwardFlush_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.UnblockFlush_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.NACK_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.AckPut_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.MSHR_occupancy : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 20404; SumSQ.u64 = 545852; Count.u64 = 172531049; Min.u64 = 0; Max.u64 = 40; 
l1gcache_57.Bank_conflicts : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.default_stat : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.stateEvent_GetS_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 38; SumSQ.u64 = 38; Count.u64 = 38; Min.u64 = 1; Max.u64 = 1; 
l1gcache_58.stateEvent_GetS_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 3; SumSQ.u64 = 3; Count.u64 = 3; Min.u64 = 1; Max.u64 = 1; 
l1gcache_58.stateEvent_GetS_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.stateEvent_GetX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
l1gcache_58.stateEvent_GetX_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
l1gcache_58.stateEvent_GetX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 11; SumSQ.u64 = 11; Count.u64 = 11; Min.u64 = 1; Max.u64 = 1; 
l1gcache_58.stateEvent_GetSX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.stateEvent_GetSX_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.stateEvent_GetSX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.stateEvent_GetSResp_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 4; SumSQ.u64 = 4; Count.u64 = 4; Min.u64 = 1; Max.u64 = 1; 
l1gcache_58.stateEvent_GetXResp_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 34; SumSQ.u64 = 34; Count.u64 = 34; Min.u64 = 1; Max.u64 = 1; 
l1gcache_58.stateEvent_GetXResp_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
l1gcache_58.stateEvent_GetXResp_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
l1gcache_58.stateEvent_Inv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.stateEvent_Inv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 33; SumSQ.u64 = 33; Count.u64 = 33; Min.u64 = 1; Max.u64 = 1; 
l1gcache_58.stateEvent_Inv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.stateEvent_Inv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.stateEvent_Inv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.stateEvent_Inv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.stateEvent_Inv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.stateEvent_FetchInvX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.stateEvent_FetchInvX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 33; SumSQ.u64 = 33; Count.u64 = 33; Min.u64 = 1; Max.u64 = 1; 
l1gcache_58.stateEvent_FetchInvX_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.stateEvent_FetchInvX_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.stateEvent_FetchInvX_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.stateEvent_FetchInvX_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.stateEvent_Fetch_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.stateEvent_Fetch_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.stateEvent_Fetch_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.stateEvent_Fetch_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.stateEvent_Fetch_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.stateEvent_Fetch_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.stateEvent_Fetch_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.stateEvent_FetchInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.stateEvent_FetchInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.stateEvent_FetchInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
l1gcache_58.stateEvent_FetchInv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.stateEvent_FetchInv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.stateEvent_FetchInv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.stateEvent_FetchInv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.stateEvent_FetchInv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.stateEvent_ForceInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.stateEvent_ForceInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.stateEvent_ForceInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.stateEvent_ForceInv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.stateEvent_ForceInv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.stateEvent_ForceInv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.stateEvent_ForceInv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.stateEvent_ForceInv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.stateEvent_FlushLine_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.stateEvent_FlushLine_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.stateEvent_FlushLine_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.stateEvent_FlushLineInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.stateEvent_FlushLineInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.stateEvent_FlushLineInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.stateEvent_FlushLineResp_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.eventSent_GetS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 38; SumSQ.u64 = 38; Count.u64 = 38; Min.u64 = 1; Max.u64 = 1; 
l1gcache_58.eventSent_GetX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 4; SumSQ.u64 = 4; Count.u64 = 4; Min.u64 = 1; Max.u64 = 1; 
l1gcache_58.eventSent_GetSX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.eventSent_Write : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.eventSent_PutM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.eventSent_NACK : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.eventSent_FlushLine : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.eventSent_FlushLineInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.eventSent_FlushAll : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.eventSent_FetchResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
l1gcache_58.eventSent_FetchXResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 34; SumSQ.u64 = 34; Count.u64 = 34; Min.u64 = 1; Max.u64 = 1; 
l1gcache_58.eventSent_AckInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 33; SumSQ.u64 = 33; Count.u64 = 33; Min.u64 = 1; Max.u64 = 1; 
l1gcache_58.eventSent_AckFlush : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.eventSent_GetSResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 50; SumSQ.u64 = 50; Count.u64 = 50; Min.u64 = 1; Max.u64 = 1; 
l1gcache_58.eventSent_GetXResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.eventSent_WriteResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 48; SumSQ.u64 = 48; Count.u64 = 48; Min.u64 = 1; Max.u64 = 1; 
l1gcache_58.eventSent_FlushLineResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.eventSent_FlushAllResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.eventSent_Put : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.eventSent_Get : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.eventSent_AckMove : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.eventSent_CustomReq : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.eventSent_CustomResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.eventSent_CustomAck : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.EventStalledForLockedCacheline : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.evict_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 40; SumSQ.u64 = 40; Count.u64 = 40; Min.u64 = 1; Max.u64 = 1; 
l1gcache_58.evict_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.evict_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.evict_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.evict_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.evict_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.evict_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.latency_GetS_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 4130; SumSQ.u64 = 1467270; Count.u64 = 12; Min.u64 = 282; Max.u64 = 494; 
l1gcache_58.latency_GetS_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 15700; SumSQ.u64 = 7007076; Count.u64 = 38; Min.u64 = 262; Max.u64 = 623; 
l1gcache_58.latency_GetX_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2704; SumSQ.u64 = 427770; Count.u64 = 44; Min.u64 = 29; Max.u64 = 261; 
l1gcache_58.latency_GetX_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 521; SumSQ.u64 = 135725; Count.u64 = 2; Min.u64 = 259; Max.u64 = 262; 
l1gcache_58.latency_GetX_upgrade : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 447; SumSQ.u64 = 99909; Count.u64 = 2; Min.u64 = 222; Max.u64 = 225; 
l1gcache_58.latency_GetSX_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.latency_GetSX_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.latency_GetSX_upgrade : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.latency_FlushLine : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.latency_FlushLine_fail : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.latency_FlushLineInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.latency_FlushLineInv_fail : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.latency_FlushAll : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.GetSHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.GetXHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 38; SumSQ.u64 = 38; Count.u64 = 38; Min.u64 = 1; Max.u64 = 1; 
l1gcache_58.GetSXHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.GetSHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 12; SumSQ.u64 = 12; Count.u64 = 12; Min.u64 = 1; Max.u64 = 1; 
l1gcache_58.GetXHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 6; SumSQ.u64 = 6; Count.u64 = 6; Min.u64 = 1; Max.u64 = 1; 
l1gcache_58.GetSXHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.GetSMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 38; SumSQ.u64 = 38; Count.u64 = 38; Min.u64 = 1; Max.u64 = 1; 
l1gcache_58.GetXMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 4; SumSQ.u64 = 4; Count.u64 = 4; Min.u64 = 1; Max.u64 = 1; 
l1gcache_58.GetSXMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.GetSMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.GetXMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.GetSXMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.CacheHits : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 56; SumSQ.u64 = 56; Count.u64 = 56; Min.u64 = 1; Max.u64 = 1; 
l1gcache_58.CacheMisses : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 42; SumSQ.u64 = 42; Count.u64 = 42; Min.u64 = 1; Max.u64 = 1; 
l1gcache_58.stateEvent_AckPut_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.eventSent_PutS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.eventSent_PutE : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.stateEvent_GetS_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 9; SumSQ.u64 = 9; Count.u64 = 9; Min.u64 = 1; Max.u64 = 1; 
l1gcache_58.stateEvent_GetX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 33; SumSQ.u64 = 33; Count.u64 = 33; Min.u64 = 1; Max.u64 = 1; 
l1gcache_58.stateEvent_GetSX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.stateEvent_FlushLine_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.stateEvent_FlushLineInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.stateEvent_FetchInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.stateEvent_ForceInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.stateEvent_FetchInvX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; Min.u64 = 1; Max.u64 = 1; 
l1gcache_58.evict_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.TotalEventsReceived : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 209; SumSQ.u64 = 209; Count.u64 = 209; Min.u64 = 1; Max.u64 = 1; 
l1gcache_58.TotalEventsReplayed : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 18; SumSQ.u64 = 18; Count.u64 = 18; Min.u64 = 1; Max.u64 = 1; 
l1gcache_58.Put_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.Get_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.AckMove_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.GetS_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.Write_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.GetSX_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.GetSResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.WriteResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.CustomReq_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.CustomResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.CustomAck_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.NULLCMD_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.GetS_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 50; SumSQ.u64 = 50; Count.u64 = 50; Min.u64 = 1; Max.u64 = 1; 
l1gcache_58.GetX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.GetSX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.Write_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 48; SumSQ.u64 = 48; Count.u64 = 48; Min.u64 = 1; Max.u64 = 1; 
l1gcache_58.FlushLine_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.FlushLineInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.FlushAll_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.GetSResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 4; SumSQ.u64 = 4; Count.u64 = 4; Min.u64 = 1; Max.u64 = 1; 
l1gcache_58.GetXResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 38; SumSQ.u64 = 38; Count.u64 = 38; Min.u64 = 1; Max.u64 = 1; 
l1gcache_58.FlushLineResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.FlushAllResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.Inv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 33; SumSQ.u64 = 33; Count.u64 = 33; Min.u64 = 1; Max.u64 = 1; 
l1gcache_58.ForceInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.Fetch_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.FetchInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
l1gcache_58.FetchInvX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 34; SumSQ.u64 = 34; Count.u64 = 34; Min.u64 = 1; Max.u64 = 1; 
l1gcache_58.ForwardFlush_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.UnblockFlush_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.NACK_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.AckPut_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.MSHR_occupancy : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 20054; SumSQ.u64 = 534710; Count.u64 = 172531049; Min.u64 = 0; Max.u64 = 40; 
l1gcache_58.Bank_conflicts : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.default_stat : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.stateEvent_GetS_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 38; SumSQ.u64 = 38; Count.u64 = 38; Min.u64 = 1; Max.u64 = 1; 
l1gcache_59.stateEvent_GetS_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 3; SumSQ.u64 = 3; Count.u64 = 3; Min.u64 = 1; Max.u64 = 1; 
l1gcache_59.stateEvent_GetS_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.stateEvent_GetX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
l1gcache_59.stateEvent_GetX_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
l1gcache_59.stateEvent_GetX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 11; SumSQ.u64 = 11; Count.u64 = 11; Min.u64 = 1; Max.u64 = 1; 
l1gcache_59.stateEvent_GetSX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.stateEvent_GetSX_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.stateEvent_GetSX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.stateEvent_GetSResp_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 4; SumSQ.u64 = 4; Count.u64 = 4; Min.u64 = 1; Max.u64 = 1; 
l1gcache_59.stateEvent_GetXResp_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 34; SumSQ.u64 = 34; Count.u64 = 34; Min.u64 = 1; Max.u64 = 1; 
l1gcache_59.stateEvent_GetXResp_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 4; SumSQ.u64 = 4; Count.u64 = 4; Min.u64 = 1; Max.u64 = 1; 
l1gcache_59.stateEvent_GetXResp_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.stateEvent_Inv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.stateEvent_Inv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 35; SumSQ.u64 = 35; Count.u64 = 35; Min.u64 = 1; Max.u64 = 1; 
l1gcache_59.stateEvent_Inv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.stateEvent_Inv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.stateEvent_Inv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
l1gcache_59.stateEvent_Inv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.stateEvent_Inv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.stateEvent_FetchInvX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.stateEvent_FetchInvX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 35; SumSQ.u64 = 35; Count.u64 = 35; Min.u64 = 1; Max.u64 = 1; 
l1gcache_59.stateEvent_FetchInvX_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.stateEvent_FetchInvX_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.stateEvent_FetchInvX_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.stateEvent_FetchInvX_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.stateEvent_Fetch_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.stateEvent_Fetch_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.stateEvent_Fetch_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.stateEvent_Fetch_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.stateEvent_Fetch_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.stateEvent_Fetch_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.stateEvent_Fetch_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.stateEvent_FetchInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.stateEvent_FetchInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.stateEvent_FetchInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.stateEvent_FetchInv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.stateEvent_FetchInv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.stateEvent_FetchInv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.stateEvent_FetchInv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.stateEvent_FetchInv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.stateEvent_ForceInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.stateEvent_ForceInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.stateEvent_ForceInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.stateEvent_ForceInv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.stateEvent_ForceInv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.stateEvent_ForceInv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.stateEvent_ForceInv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.stateEvent_ForceInv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.stateEvent_FlushLine_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.stateEvent_FlushLine_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.stateEvent_FlushLine_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.stateEvent_FlushLineInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.stateEvent_FlushLineInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.stateEvent_FlushLineInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.stateEvent_FlushLineResp_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.eventSent_GetS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 38; SumSQ.u64 = 38; Count.u64 = 38; Min.u64 = 1; Max.u64 = 1; 
l1gcache_59.eventSent_GetX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 4; SumSQ.u64 = 4; Count.u64 = 4; Min.u64 = 1; Max.u64 = 1; 
l1gcache_59.eventSent_GetSX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.eventSent_Write : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.eventSent_PutM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.eventSent_NACK : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.eventSent_FlushLine : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.eventSent_FlushLineInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.eventSent_FlushAll : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.eventSent_FetchResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.eventSent_FetchXResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 36; SumSQ.u64 = 36; Count.u64 = 36; Min.u64 = 1; Max.u64 = 1; 
l1gcache_59.eventSent_AckInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 37; SumSQ.u64 = 37; Count.u64 = 37; Min.u64 = 1; Max.u64 = 1; 
l1gcache_59.eventSent_AckFlush : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.eventSent_GetSResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 50; SumSQ.u64 = 50; Count.u64 = 50; Min.u64 = 1; Max.u64 = 1; 
l1gcache_59.eventSent_GetXResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.eventSent_WriteResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 48; SumSQ.u64 = 48; Count.u64 = 48; Min.u64 = 1; Max.u64 = 1; 
l1gcache_59.eventSent_FlushLineResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.eventSent_FlushAllResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.eventSent_Put : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.eventSent_Get : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.eventSent_AckMove : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.eventSent_CustomReq : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.eventSent_CustomResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.eventSent_CustomAck : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.EventStalledForLockedCacheline : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.evict_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 40; SumSQ.u64 = 40; Count.u64 = 40; Min.u64 = 1; Max.u64 = 1; 
l1gcache_59.evict_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.evict_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.evict_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.evict_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.evict_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.evict_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.latency_GetS_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 4720; SumSQ.u64 = 2026836; Count.u64 = 12; Min.u64 = 294; Max.u64 = 659; 
l1gcache_59.latency_GetS_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 18273; SumSQ.u64 = 9423529; Count.u64 = 38; Min.u64 = 268; Max.u64 = 652; 
l1gcache_59.latency_GetX_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2687; SumSQ.u64 = 421673; Count.u64 = 44; Min.u64 = 29; Max.u64 = 257; 
l1gcache_59.latency_GetX_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 517; SumSQ.u64 = 133645; Count.u64 = 2; Min.u64 = 258; Max.u64 = 259; 
l1gcache_59.latency_GetX_upgrade : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 556; SumSQ.u64 = 154570; Count.u64 = 2; Min.u64 = 277; Max.u64 = 279; 
l1gcache_59.latency_GetSX_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.latency_GetSX_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.latency_GetSX_upgrade : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.latency_FlushLine : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.latency_FlushLine_fail : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.latency_FlushLineInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.latency_FlushLineInv_fail : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.latency_FlushAll : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.GetSHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.GetXHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 38; SumSQ.u64 = 38; Count.u64 = 38; Min.u64 = 1; Max.u64 = 1; 
l1gcache_59.GetSXHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.GetSHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 12; SumSQ.u64 = 12; Count.u64 = 12; Min.u64 = 1; Max.u64 = 1; 
l1gcache_59.GetXHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 6; SumSQ.u64 = 6; Count.u64 = 6; Min.u64 = 1; Max.u64 = 1; 
l1gcache_59.GetSXHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.GetSMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 38; SumSQ.u64 = 38; Count.u64 = 38; Min.u64 = 1; Max.u64 = 1; 
l1gcache_59.GetXMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 4; SumSQ.u64 = 4; Count.u64 = 4; Min.u64 = 1; Max.u64 = 1; 
l1gcache_59.GetSXMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.GetSMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.GetXMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.GetSXMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.CacheHits : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 56; SumSQ.u64 = 56; Count.u64 = 56; Min.u64 = 1; Max.u64 = 1; 
l1gcache_59.CacheMisses : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 42; SumSQ.u64 = 42; Count.u64 = 42; Min.u64 = 1; Max.u64 = 1; 
l1gcache_59.stateEvent_AckPut_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.eventSent_PutS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.eventSent_PutE : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.stateEvent_GetS_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 9; SumSQ.u64 = 9; Count.u64 = 9; Min.u64 = 1; Max.u64 = 1; 
l1gcache_59.stateEvent_GetX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 33; SumSQ.u64 = 33; Count.u64 = 33; Min.u64 = 1; Max.u64 = 1; 
l1gcache_59.stateEvent_GetSX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.stateEvent_FlushLine_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.stateEvent_FlushLineInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.stateEvent_FetchInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.stateEvent_ForceInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.stateEvent_FetchInvX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; Min.u64 = 1; Max.u64 = 1; 
l1gcache_59.evict_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.TotalEventsReceived : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 213; SumSQ.u64 = 213; Count.u64 = 213; Min.u64 = 1; Max.u64 = 1; 
l1gcache_59.TotalEventsReplayed : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 18; SumSQ.u64 = 18; Count.u64 = 18; Min.u64 = 1; Max.u64 = 1; 
l1gcache_59.Put_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.Get_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.AckMove_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.GetS_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.Write_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.GetSX_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.GetSResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.WriteResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.CustomReq_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.CustomResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.CustomAck_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.NULLCMD_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.GetS_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 50; SumSQ.u64 = 50; Count.u64 = 50; Min.u64 = 1; Max.u64 = 1; 
l1gcache_59.GetX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.GetSX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.Write_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 48; SumSQ.u64 = 48; Count.u64 = 48; Min.u64 = 1; Max.u64 = 1; 
l1gcache_59.FlushLine_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.FlushLineInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.FlushAll_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.GetSResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 4; SumSQ.u64 = 4; Count.u64 = 4; Min.u64 = 1; Max.u64 = 1; 
l1gcache_59.GetXResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 38; SumSQ.u64 = 38; Count.u64 = 38; Min.u64 = 1; Max.u64 = 1; 
l1gcache_59.FlushLineResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.FlushAllResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.Inv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 37; SumSQ.u64 = 37; Count.u64 = 37; Min.u64 = 1; Max.u64 = 1; 
l1gcache_59.ForceInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.Fetch_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.FetchInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.FetchInvX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 36; SumSQ.u64 = 36; Count.u64 = 36; Min.u64 = 1; Max.u64 = 1; 
l1gcache_59.ForwardFlush_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.UnblockFlush_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.NACK_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.AckPut_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.MSHR_occupancy : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 23311; SumSQ.u64 = 653581; Count.u64 = 172531049; Min.u64 = 0; Max.u64 = 40; 
l1gcache_59.Bank_conflicts : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.default_stat : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.stateEvent_GetS_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 38; SumSQ.u64 = 38; Count.u64 = 38; Min.u64 = 1; Max.u64 = 1; 
l1gcache_60.stateEvent_GetS_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 3; SumSQ.u64 = 3; Count.u64 = 3; Min.u64 = 1; Max.u64 = 1; 
l1gcache_60.stateEvent_GetS_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.stateEvent_GetX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
l1gcache_60.stateEvent_GetX_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
l1gcache_60.stateEvent_GetX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 11; SumSQ.u64 = 11; Count.u64 = 11; Min.u64 = 1; Max.u64 = 1; 
l1gcache_60.stateEvent_GetSX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.stateEvent_GetSX_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.stateEvent_GetSX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.stateEvent_GetSResp_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 4; SumSQ.u64 = 4; Count.u64 = 4; Min.u64 = 1; Max.u64 = 1; 
l1gcache_60.stateEvent_GetXResp_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 34; SumSQ.u64 = 34; Count.u64 = 34; Min.u64 = 1; Max.u64 = 1; 
l1gcache_60.stateEvent_GetXResp_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
l1gcache_60.stateEvent_GetXResp_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
l1gcache_60.stateEvent_Inv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.stateEvent_Inv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 33; SumSQ.u64 = 33; Count.u64 = 33; Min.u64 = 1; Max.u64 = 1; 
l1gcache_60.stateEvent_Inv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.stateEvent_Inv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.stateEvent_Inv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.stateEvent_Inv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.stateEvent_Inv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.stateEvent_FetchInvX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.stateEvent_FetchInvX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 33; SumSQ.u64 = 33; Count.u64 = 33; Min.u64 = 1; Max.u64 = 1; 
l1gcache_60.stateEvent_FetchInvX_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.stateEvent_FetchInvX_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.stateEvent_FetchInvX_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.stateEvent_FetchInvX_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.stateEvent_Fetch_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.stateEvent_Fetch_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.stateEvent_Fetch_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.stateEvent_Fetch_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.stateEvent_Fetch_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.stateEvent_Fetch_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.stateEvent_Fetch_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.stateEvent_FetchInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.stateEvent_FetchInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.stateEvent_FetchInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
l1gcache_60.stateEvent_FetchInv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.stateEvent_FetchInv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.stateEvent_FetchInv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.stateEvent_FetchInv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.stateEvent_FetchInv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.stateEvent_ForceInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.stateEvent_ForceInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.stateEvent_ForceInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.stateEvent_ForceInv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.stateEvent_ForceInv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.stateEvent_ForceInv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.stateEvent_ForceInv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.stateEvent_ForceInv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.stateEvent_FlushLine_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.stateEvent_FlushLine_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.stateEvent_FlushLine_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.stateEvent_FlushLineInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.stateEvent_FlushLineInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.stateEvent_FlushLineInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.stateEvent_FlushLineResp_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.eventSent_GetS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 38; SumSQ.u64 = 38; Count.u64 = 38; Min.u64 = 1; Max.u64 = 1; 
l1gcache_60.eventSent_GetX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 4; SumSQ.u64 = 4; Count.u64 = 4; Min.u64 = 1; Max.u64 = 1; 
l1gcache_60.eventSent_GetSX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.eventSent_Write : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.eventSent_PutM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.eventSent_NACK : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.eventSent_FlushLine : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.eventSent_FlushLineInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.eventSent_FlushAll : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.eventSent_FetchResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
l1gcache_60.eventSent_FetchXResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 34; SumSQ.u64 = 34; Count.u64 = 34; Min.u64 = 1; Max.u64 = 1; 
l1gcache_60.eventSent_AckInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 33; SumSQ.u64 = 33; Count.u64 = 33; Min.u64 = 1; Max.u64 = 1; 
l1gcache_60.eventSent_AckFlush : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.eventSent_GetSResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 50; SumSQ.u64 = 50; Count.u64 = 50; Min.u64 = 1; Max.u64 = 1; 
l1gcache_60.eventSent_GetXResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.eventSent_WriteResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 48; SumSQ.u64 = 48; Count.u64 = 48; Min.u64 = 1; Max.u64 = 1; 
l1gcache_60.eventSent_FlushLineResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.eventSent_FlushAllResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.eventSent_Put : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.eventSent_Get : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.eventSent_AckMove : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.eventSent_CustomReq : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.eventSent_CustomResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.eventSent_CustomAck : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.EventStalledForLockedCacheline : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.evict_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 40; SumSQ.u64 = 40; Count.u64 = 40; Min.u64 = 1; Max.u64 = 1; 
l1gcache_60.evict_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.evict_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.evict_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.evict_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.evict_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.evict_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.latency_GetS_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 4014; SumSQ.u64 = 1375138; Count.u64 = 12; Min.u64 = 284; Max.u64 = 463; 
l1gcache_60.latency_GetS_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 14542; SumSQ.u64 = 5983276; Count.u64 = 38; Min.u64 = 258; Max.u64 = 610; 
l1gcache_60.latency_GetX_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2700; SumSQ.u64 = 424186; Count.u64 = 44; Min.u64 = 29; Max.u64 = 258; 
l1gcache_60.latency_GetX_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 517; SumSQ.u64 = 133645; Count.u64 = 2; Min.u64 = 258; Max.u64 = 259; 
l1gcache_60.latency_GetX_upgrade : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 449; SumSQ.u64 = 100801; Count.u64 = 2; Min.u64 = 224; Max.u64 = 225; 
l1gcache_60.latency_GetSX_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.latency_GetSX_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.latency_GetSX_upgrade : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.latency_FlushLine : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.latency_FlushLine_fail : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.latency_FlushLineInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.latency_FlushLineInv_fail : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.latency_FlushAll : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.GetSHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.GetXHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 38; SumSQ.u64 = 38; Count.u64 = 38; Min.u64 = 1; Max.u64 = 1; 
l1gcache_60.GetSXHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.GetSHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 12; SumSQ.u64 = 12; Count.u64 = 12; Min.u64 = 1; Max.u64 = 1; 
l1gcache_60.GetXHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 6; SumSQ.u64 = 6; Count.u64 = 6; Min.u64 = 1; Max.u64 = 1; 
l1gcache_60.GetSXHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.GetSMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 38; SumSQ.u64 = 38; Count.u64 = 38; Min.u64 = 1; Max.u64 = 1; 
l1gcache_60.GetXMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 4; SumSQ.u64 = 4; Count.u64 = 4; Min.u64 = 1; Max.u64 = 1; 
l1gcache_60.GetSXMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.GetSMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.GetXMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.GetSXMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.CacheHits : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 56; SumSQ.u64 = 56; Count.u64 = 56; Min.u64 = 1; Max.u64 = 1; 
l1gcache_60.CacheMisses : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 42; SumSQ.u64 = 42; Count.u64 = 42; Min.u64 = 1; Max.u64 = 1; 
l1gcache_60.stateEvent_AckPut_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.eventSent_PutS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.eventSent_PutE : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.stateEvent_GetS_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 9; SumSQ.u64 = 9; Count.u64 = 9; Min.u64 = 1; Max.u64 = 1; 
l1gcache_60.stateEvent_GetX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 33; SumSQ.u64 = 33; Count.u64 = 33; Min.u64 = 1; Max.u64 = 1; 
l1gcache_60.stateEvent_GetSX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.stateEvent_FlushLine_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.stateEvent_FlushLineInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.stateEvent_FetchInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.stateEvent_ForceInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.stateEvent_FetchInvX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; Min.u64 = 1; Max.u64 = 1; 
l1gcache_60.evict_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.TotalEventsReceived : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 209; SumSQ.u64 = 209; Count.u64 = 209; Min.u64 = 1; Max.u64 = 1; 
l1gcache_60.TotalEventsReplayed : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 18; SumSQ.u64 = 18; Count.u64 = 18; Min.u64 = 1; Max.u64 = 1; 
l1gcache_60.Put_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.Get_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.AckMove_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.GetS_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.Write_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.GetSX_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.GetSResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.WriteResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.CustomReq_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.CustomResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.CustomAck_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.NULLCMD_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.GetS_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 50; SumSQ.u64 = 50; Count.u64 = 50; Min.u64 = 1; Max.u64 = 1; 
l1gcache_60.GetX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.GetSX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.Write_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 48; SumSQ.u64 = 48; Count.u64 = 48; Min.u64 = 1; Max.u64 = 1; 
l1gcache_60.FlushLine_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.FlushLineInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.FlushAll_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.GetSResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 4; SumSQ.u64 = 4; Count.u64 = 4; Min.u64 = 1; Max.u64 = 1; 
l1gcache_60.GetXResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 38; SumSQ.u64 = 38; Count.u64 = 38; Min.u64 = 1; Max.u64 = 1; 
l1gcache_60.FlushLineResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.FlushAllResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.Inv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 33; SumSQ.u64 = 33; Count.u64 = 33; Min.u64 = 1; Max.u64 = 1; 
l1gcache_60.ForceInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.Fetch_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.FetchInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
l1gcache_60.FetchInvX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 34; SumSQ.u64 = 34; Count.u64 = 34; Min.u64 = 1; Max.u64 = 1; 
l1gcache_60.ForwardFlush_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.UnblockFlush_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.NACK_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.AckPut_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.MSHR_occupancy : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 18770; SumSQ.u64 = 496876; Count.u64 = 172531049; Min.u64 = 0; Max.u64 = 40; 
l1gcache_60.Bank_conflicts : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.default_stat : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.stateEvent_GetS_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 38; SumSQ.u64 = 38; Count.u64 = 38; Min.u64 = 1; Max.u64 = 1; 
l1gcache_61.stateEvent_GetS_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 3; SumSQ.u64 = 3; Count.u64 = 3; Min.u64 = 1; Max.u64 = 1; 
l1gcache_61.stateEvent_GetS_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.stateEvent_GetX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
l1gcache_61.stateEvent_GetX_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
l1gcache_61.stateEvent_GetX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 11; SumSQ.u64 = 11; Count.u64 = 11; Min.u64 = 1; Max.u64 = 1; 
l1gcache_61.stateEvent_GetSX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.stateEvent_GetSX_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.stateEvent_GetSX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.stateEvent_GetSResp_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 4; SumSQ.u64 = 4; Count.u64 = 4; Min.u64 = 1; Max.u64 = 1; 
l1gcache_61.stateEvent_GetXResp_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 34; SumSQ.u64 = 34; Count.u64 = 34; Min.u64 = 1; Max.u64 = 1; 
l1gcache_61.stateEvent_GetXResp_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 4; SumSQ.u64 = 4; Count.u64 = 4; Min.u64 = 1; Max.u64 = 1; 
l1gcache_61.stateEvent_GetXResp_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.stateEvent_Inv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.stateEvent_Inv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 35; SumSQ.u64 = 35; Count.u64 = 35; Min.u64 = 1; Max.u64 = 1; 
l1gcache_61.stateEvent_Inv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.stateEvent_Inv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.stateEvent_Inv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
l1gcache_61.stateEvent_Inv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.stateEvent_Inv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.stateEvent_FetchInvX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.stateEvent_FetchInvX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 35; SumSQ.u64 = 35; Count.u64 = 35; Min.u64 = 1; Max.u64 = 1; 
l1gcache_61.stateEvent_FetchInvX_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.stateEvent_FetchInvX_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.stateEvent_FetchInvX_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.stateEvent_FetchInvX_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.stateEvent_Fetch_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.stateEvent_Fetch_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.stateEvent_Fetch_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.stateEvent_Fetch_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.stateEvent_Fetch_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.stateEvent_Fetch_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.stateEvent_Fetch_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.stateEvent_FetchInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.stateEvent_FetchInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.stateEvent_FetchInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.stateEvent_FetchInv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.stateEvent_FetchInv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.stateEvent_FetchInv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.stateEvent_FetchInv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.stateEvent_FetchInv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.stateEvent_ForceInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.stateEvent_ForceInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.stateEvent_ForceInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.stateEvent_ForceInv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.stateEvent_ForceInv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.stateEvent_ForceInv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.stateEvent_ForceInv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.stateEvent_ForceInv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.stateEvent_FlushLine_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.stateEvent_FlushLine_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.stateEvent_FlushLine_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.stateEvent_FlushLineInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.stateEvent_FlushLineInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.stateEvent_FlushLineInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.stateEvent_FlushLineResp_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.eventSent_GetS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 38; SumSQ.u64 = 38; Count.u64 = 38; Min.u64 = 1; Max.u64 = 1; 
l1gcache_61.eventSent_GetX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 4; SumSQ.u64 = 4; Count.u64 = 4; Min.u64 = 1; Max.u64 = 1; 
l1gcache_61.eventSent_GetSX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.eventSent_Write : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.eventSent_PutM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.eventSent_NACK : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.eventSent_FlushLine : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.eventSent_FlushLineInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.eventSent_FlushAll : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.eventSent_FetchResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.eventSent_FetchXResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 36; SumSQ.u64 = 36; Count.u64 = 36; Min.u64 = 1; Max.u64 = 1; 
l1gcache_61.eventSent_AckInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 37; SumSQ.u64 = 37; Count.u64 = 37; Min.u64 = 1; Max.u64 = 1; 
l1gcache_61.eventSent_AckFlush : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.eventSent_GetSResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 50; SumSQ.u64 = 50; Count.u64 = 50; Min.u64 = 1; Max.u64 = 1; 
l1gcache_61.eventSent_GetXResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.eventSent_WriteResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 48; SumSQ.u64 = 48; Count.u64 = 48; Min.u64 = 1; Max.u64 = 1; 
l1gcache_61.eventSent_FlushLineResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.eventSent_FlushAllResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.eventSent_Put : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.eventSent_Get : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.eventSent_AckMove : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.eventSent_CustomReq : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.eventSent_CustomResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.eventSent_CustomAck : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.EventStalledForLockedCacheline : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.evict_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 40; SumSQ.u64 = 40; Count.u64 = 40; Min.u64 = 1; Max.u64 = 1; 
l1gcache_61.evict_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.evict_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.evict_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.evict_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.evict_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.evict_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.latency_GetS_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 4146; SumSQ.u64 = 1481784; Count.u64 = 12; Min.u64 = 282; Max.u64 = 499; 
l1gcache_61.latency_GetS_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 15729; SumSQ.u64 = 7041033; Count.u64 = 38; Min.u64 = 261; Max.u64 = 631; 
l1gcache_61.latency_GetX_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2692; SumSQ.u64 = 421674; Count.u64 = 44; Min.u64 = 29; Max.u64 = 259; 
l1gcache_61.latency_GetX_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 517; SumSQ.u64 = 133649; Count.u64 = 2; Min.u64 = 257; Max.u64 = 260; 
l1gcache_61.latency_GetX_upgrade : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 597; SumSQ.u64 = 178229; Count.u64 = 2; Min.u64 = 295; Max.u64 = 302; 
l1gcache_61.latency_GetSX_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.latency_GetSX_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.latency_GetSX_upgrade : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.latency_FlushLine : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.latency_FlushLine_fail : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.latency_FlushLineInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.latency_FlushLineInv_fail : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.latency_FlushAll : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.GetSHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.GetXHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 38; SumSQ.u64 = 38; Count.u64 = 38; Min.u64 = 1; Max.u64 = 1; 
l1gcache_61.GetSXHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.GetSHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 12; SumSQ.u64 = 12; Count.u64 = 12; Min.u64 = 1; Max.u64 = 1; 
l1gcache_61.GetXHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 6; SumSQ.u64 = 6; Count.u64 = 6; Min.u64 = 1; Max.u64 = 1; 
l1gcache_61.GetSXHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.GetSMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 38; SumSQ.u64 = 38; Count.u64 = 38; Min.u64 = 1; Max.u64 = 1; 
l1gcache_61.GetXMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 4; SumSQ.u64 = 4; Count.u64 = 4; Min.u64 = 1; Max.u64 = 1; 
l1gcache_61.GetSXMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.GetSMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.GetXMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.GetSXMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.CacheHits : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 56; SumSQ.u64 = 56; Count.u64 = 56; Min.u64 = 1; Max.u64 = 1; 
l1gcache_61.CacheMisses : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 42; SumSQ.u64 = 42; Count.u64 = 42; Min.u64 = 1; Max.u64 = 1; 
l1gcache_61.stateEvent_AckPut_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.eventSent_PutS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.eventSent_PutE : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.stateEvent_GetS_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 9; SumSQ.u64 = 9; Count.u64 = 9; Min.u64 = 1; Max.u64 = 1; 
l1gcache_61.stateEvent_GetX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 33; SumSQ.u64 = 33; Count.u64 = 33; Min.u64 = 1; Max.u64 = 1; 
l1gcache_61.stateEvent_GetSX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.stateEvent_FlushLine_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.stateEvent_FlushLineInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.stateEvent_FetchInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.stateEvent_ForceInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.stateEvent_FetchInvX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; Min.u64 = 1; Max.u64 = 1; 
l1gcache_61.evict_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.TotalEventsReceived : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 213; SumSQ.u64 = 213; Count.u64 = 213; Min.u64 = 1; Max.u64 = 1; 
l1gcache_61.TotalEventsReplayed : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 18; SumSQ.u64 = 18; Count.u64 = 18; Min.u64 = 1; Max.u64 = 1; 
l1gcache_61.Put_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.Get_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.AckMove_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.GetS_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.Write_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.GetSX_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.GetSResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.WriteResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.CustomReq_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.CustomResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.CustomAck_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.NULLCMD_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.GetS_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 50; SumSQ.u64 = 50; Count.u64 = 50; Min.u64 = 1; Max.u64 = 1; 
l1gcache_61.GetX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.GetSX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.Write_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 48; SumSQ.u64 = 48; Count.u64 = 48; Min.u64 = 1; Max.u64 = 1; 
l1gcache_61.FlushLine_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.FlushLineInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.FlushAll_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.GetSResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 4; SumSQ.u64 = 4; Count.u64 = 4; Min.u64 = 1; Max.u64 = 1; 
l1gcache_61.GetXResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 38; SumSQ.u64 = 38; Count.u64 = 38; Min.u64 = 1; Max.u64 = 1; 
l1gcache_61.FlushLineResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.FlushAllResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.Inv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 37; SumSQ.u64 = 37; Count.u64 = 37; Min.u64 = 1; Max.u64 = 1; 
l1gcache_61.ForceInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.Fetch_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.FetchInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.FetchInvX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 36; SumSQ.u64 = 36; Count.u64 = 36; Min.u64 = 1; Max.u64 = 1; 
l1gcache_61.ForwardFlush_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.UnblockFlush_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.NACK_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.AckPut_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.MSHR_occupancy : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 20233; SumSQ.u64 = 538777; Count.u64 = 172531049; Min.u64 = 0; Max.u64 = 40; 
l1gcache_61.Bank_conflicts : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.default_stat : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.stateEvent_GetS_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 38; SumSQ.u64 = 38; Count.u64 = 38; Min.u64 = 1; Max.u64 = 1; 
l1gcache_62.stateEvent_GetS_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 3; SumSQ.u64 = 3; Count.u64 = 3; Min.u64 = 1; Max.u64 = 1; 
l1gcache_62.stateEvent_GetS_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.stateEvent_GetX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
l1gcache_62.stateEvent_GetX_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
l1gcache_62.stateEvent_GetX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 11; SumSQ.u64 = 11; Count.u64 = 11; Min.u64 = 1; Max.u64 = 1; 
l1gcache_62.stateEvent_GetSX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.stateEvent_GetSX_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.stateEvent_GetSX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.stateEvent_GetSResp_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 4; SumSQ.u64 = 4; Count.u64 = 4; Min.u64 = 1; Max.u64 = 1; 
l1gcache_62.stateEvent_GetXResp_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 34; SumSQ.u64 = 34; Count.u64 = 34; Min.u64 = 1; Max.u64 = 1; 
l1gcache_62.stateEvent_GetXResp_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
l1gcache_62.stateEvent_GetXResp_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
l1gcache_62.stateEvent_Inv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.stateEvent_Inv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 33; SumSQ.u64 = 33; Count.u64 = 33; Min.u64 = 1; Max.u64 = 1; 
l1gcache_62.stateEvent_Inv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.stateEvent_Inv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.stateEvent_Inv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.stateEvent_Inv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.stateEvent_Inv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.stateEvent_FetchInvX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.stateEvent_FetchInvX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 33; SumSQ.u64 = 33; Count.u64 = 33; Min.u64 = 1; Max.u64 = 1; 
l1gcache_62.stateEvent_FetchInvX_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.stateEvent_FetchInvX_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.stateEvent_FetchInvX_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.stateEvent_FetchInvX_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.stateEvent_Fetch_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.stateEvent_Fetch_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.stateEvent_Fetch_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.stateEvent_Fetch_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.stateEvent_Fetch_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.stateEvent_Fetch_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.stateEvent_Fetch_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.stateEvent_FetchInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.stateEvent_FetchInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.stateEvent_FetchInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
l1gcache_62.stateEvent_FetchInv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.stateEvent_FetchInv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.stateEvent_FetchInv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.stateEvent_FetchInv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.stateEvent_FetchInv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.stateEvent_ForceInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.stateEvent_ForceInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.stateEvent_ForceInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.stateEvent_ForceInv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.stateEvent_ForceInv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.stateEvent_ForceInv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.stateEvent_ForceInv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.stateEvent_ForceInv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.stateEvent_FlushLine_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.stateEvent_FlushLine_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.stateEvent_FlushLine_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.stateEvent_FlushLineInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.stateEvent_FlushLineInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.stateEvent_FlushLineInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.stateEvent_FlushLineResp_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.eventSent_GetS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 38; SumSQ.u64 = 38; Count.u64 = 38; Min.u64 = 1; Max.u64 = 1; 
l1gcache_62.eventSent_GetX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 4; SumSQ.u64 = 4; Count.u64 = 4; Min.u64 = 1; Max.u64 = 1; 
l1gcache_62.eventSent_GetSX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.eventSent_Write : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.eventSent_PutM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.eventSent_NACK : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.eventSent_FlushLine : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.eventSent_FlushLineInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.eventSent_FlushAll : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.eventSent_FetchResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
l1gcache_62.eventSent_FetchXResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 34; SumSQ.u64 = 34; Count.u64 = 34; Min.u64 = 1; Max.u64 = 1; 
l1gcache_62.eventSent_AckInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 33; SumSQ.u64 = 33; Count.u64 = 33; Min.u64 = 1; Max.u64 = 1; 
l1gcache_62.eventSent_AckFlush : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.eventSent_GetSResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 50; SumSQ.u64 = 50; Count.u64 = 50; Min.u64 = 1; Max.u64 = 1; 
l1gcache_62.eventSent_GetXResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.eventSent_WriteResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 48; SumSQ.u64 = 48; Count.u64 = 48; Min.u64 = 1; Max.u64 = 1; 
l1gcache_62.eventSent_FlushLineResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.eventSent_FlushAllResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.eventSent_Put : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.eventSent_Get : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.eventSent_AckMove : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.eventSent_CustomReq : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.eventSent_CustomResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.eventSent_CustomAck : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.EventStalledForLockedCacheline : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.evict_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 40; SumSQ.u64 = 40; Count.u64 = 40; Min.u64 = 1; Max.u64 = 1; 
l1gcache_62.evict_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.evict_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.evict_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.evict_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.evict_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.evict_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.latency_GetS_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 4148; SumSQ.u64 = 1482570; Count.u64 = 12; Min.u64 = 282; Max.u64 = 500; 
l1gcache_62.latency_GetS_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 15673; SumSQ.u64 = 6969269; Count.u64 = 38; Min.u64 = 262; Max.u64 = 624; 
l1gcache_62.latency_GetX_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2695; SumSQ.u64 = 424881; Count.u64 = 44; Min.u64 = 29; Max.u64 = 258; 
l1gcache_62.latency_GetX_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 518; SumSQ.u64 = 134162; Count.u64 = 2; Min.u64 = 259; Max.u64 = 259; 
l1gcache_62.latency_GetX_upgrade : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 447; SumSQ.u64 = 99909; Count.u64 = 2; Min.u64 = 222; Max.u64 = 225; 
l1gcache_62.latency_GetSX_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.latency_GetSX_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.latency_GetSX_upgrade : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.latency_FlushLine : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.latency_FlushLine_fail : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.latency_FlushLineInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.latency_FlushLineInv_fail : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.latency_FlushAll : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.GetSHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.GetXHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 38; SumSQ.u64 = 38; Count.u64 = 38; Min.u64 = 1; Max.u64 = 1; 
l1gcache_62.GetSXHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.GetSHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 12; SumSQ.u64 = 12; Count.u64 = 12; Min.u64 = 1; Max.u64 = 1; 
l1gcache_62.GetXHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 6; SumSQ.u64 = 6; Count.u64 = 6; Min.u64 = 1; Max.u64 = 1; 
l1gcache_62.GetSXHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.GetSMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 38; SumSQ.u64 = 38; Count.u64 = 38; Min.u64 = 1; Max.u64 = 1; 
l1gcache_62.GetXMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 4; SumSQ.u64 = 4; Count.u64 = 4; Min.u64 = 1; Max.u64 = 1; 
l1gcache_62.GetSXMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.GetSMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.GetXMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.GetSXMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.CacheHits : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 56; SumSQ.u64 = 56; Count.u64 = 56; Min.u64 = 1; Max.u64 = 1; 
l1gcache_62.CacheMisses : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 42; SumSQ.u64 = 42; Count.u64 = 42; Min.u64 = 1; Max.u64 = 1; 
l1gcache_62.stateEvent_AckPut_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.eventSent_PutS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.eventSent_PutE : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.stateEvent_GetS_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 9; SumSQ.u64 = 9; Count.u64 = 9; Min.u64 = 1; Max.u64 = 1; 
l1gcache_62.stateEvent_GetX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 33; SumSQ.u64 = 33; Count.u64 = 33; Min.u64 = 1; Max.u64 = 1; 
l1gcache_62.stateEvent_GetSX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.stateEvent_FlushLine_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.stateEvent_FlushLineInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.stateEvent_FetchInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.stateEvent_ForceInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.stateEvent_FetchInvX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; Min.u64 = 1; Max.u64 = 1; 
l1gcache_62.evict_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.TotalEventsReceived : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 209; SumSQ.u64 = 209; Count.u64 = 209; Min.u64 = 1; Max.u64 = 1; 
l1gcache_62.TotalEventsReplayed : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 18; SumSQ.u64 = 18; Count.u64 = 18; Min.u64 = 1; Max.u64 = 1; 
l1gcache_62.Put_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.Get_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.AckMove_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.GetS_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.Write_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.GetSX_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.GetSResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.WriteResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.CustomReq_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.CustomResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.CustomAck_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.NULLCMD_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.GetS_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 50; SumSQ.u64 = 50; Count.u64 = 50; Min.u64 = 1; Max.u64 = 1; 
l1gcache_62.GetX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.GetSX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.Write_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 48; SumSQ.u64 = 48; Count.u64 = 48; Min.u64 = 1; Max.u64 = 1; 
l1gcache_62.FlushLine_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.FlushLineInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.FlushAll_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.GetSResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 4; SumSQ.u64 = 4; Count.u64 = 4; Min.u64 = 1; Max.u64 = 1; 
l1gcache_62.GetXResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 38; SumSQ.u64 = 38; Count.u64 = 38; Min.u64 = 1; Max.u64 = 1; 
l1gcache_62.FlushLineResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.FlushAllResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.Inv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 33; SumSQ.u64 = 33; Count.u64 = 33; Min.u64 = 1; Max.u64 = 1; 
l1gcache_62.ForceInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.Fetch_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.FetchInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
l1gcache_62.FetchInvX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 34; SumSQ.u64 = 34; Count.u64 = 34; Min.u64 = 1; Max.u64 = 1; 
l1gcache_62.ForwardFlush_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.UnblockFlush_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.NACK_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.AckPut_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.MSHR_occupancy : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 20037; SumSQ.u64 = 535297; Count.u64 = 172531049; Min.u64 = 0; Max.u64 = 40; 
l1gcache_62.Bank_conflicts : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.default_stat : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.stateEvent_GetS_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 38; SumSQ.u64 = 38; Count.u64 = 38; Min.u64 = 1; Max.u64 = 1; 
l1gcache_63.stateEvent_GetS_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 3; SumSQ.u64 = 3; Count.u64 = 3; Min.u64 = 1; Max.u64 = 1; 
l1gcache_63.stateEvent_GetS_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.stateEvent_GetX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
l1gcache_63.stateEvent_GetX_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; Min.u64 = 1; Max.u64 = 1; 
l1gcache_63.stateEvent_GetX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 11; SumSQ.u64 = 11; Count.u64 = 11; Min.u64 = 1; Max.u64 = 1; 
l1gcache_63.stateEvent_GetSX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.stateEvent_GetSX_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.stateEvent_GetSX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.stateEvent_GetSResp_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
l1gcache_63.stateEvent_GetXResp_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 36; SumSQ.u64 = 36; Count.u64 = 36; Min.u64 = 1; Max.u64 = 1; 
l1gcache_63.stateEvent_GetXResp_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 3; SumSQ.u64 = 3; Count.u64 = 3; Min.u64 = 1; Max.u64 = 1; 
l1gcache_63.stateEvent_GetXResp_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.stateEvent_Inv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.stateEvent_Inv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 35; SumSQ.u64 = 35; Count.u64 = 35; Min.u64 = 1; Max.u64 = 1; 
l1gcache_63.stateEvent_Inv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.stateEvent_Inv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.stateEvent_Inv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; Min.u64 = 1; Max.u64 = 1; 
l1gcache_63.stateEvent_Inv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.stateEvent_Inv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.stateEvent_FetchInvX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.stateEvent_FetchInvX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 35; SumSQ.u64 = 35; Count.u64 = 35; Min.u64 = 1; Max.u64 = 1; 
l1gcache_63.stateEvent_FetchInvX_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.stateEvent_FetchInvX_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.stateEvent_FetchInvX_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.stateEvent_FetchInvX_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.stateEvent_Fetch_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.stateEvent_Fetch_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.stateEvent_Fetch_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.stateEvent_Fetch_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.stateEvent_Fetch_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.stateEvent_Fetch_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.stateEvent_Fetch_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.stateEvent_FetchInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.stateEvent_FetchInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.stateEvent_FetchInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.stateEvent_FetchInv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.stateEvent_FetchInv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.stateEvent_FetchInv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.stateEvent_FetchInv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.stateEvent_FetchInv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.stateEvent_ForceInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.stateEvent_ForceInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.stateEvent_ForceInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.stateEvent_ForceInv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.stateEvent_ForceInv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.stateEvent_ForceInv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.stateEvent_ForceInv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.stateEvent_ForceInv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.stateEvent_FlushLine_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.stateEvent_FlushLine_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.stateEvent_FlushLine_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.stateEvent_FlushLineInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.stateEvent_FlushLineInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.stateEvent_FlushLineInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.stateEvent_FlushLineResp_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.eventSent_GetS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 38; SumSQ.u64 = 38; Count.u64 = 38; Min.u64 = 1; Max.u64 = 1; 
l1gcache_63.eventSent_GetX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 3; SumSQ.u64 = 3; Count.u64 = 3; Min.u64 = 1; Max.u64 = 1; 
l1gcache_63.eventSent_GetSX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.eventSent_Write : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.eventSent_PutM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.eventSent_NACK : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.eventSent_FlushLine : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.eventSent_FlushLineInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.eventSent_FlushAll : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.eventSent_FetchResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.eventSent_FetchXResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 37; SumSQ.u64 = 37; Count.u64 = 37; Min.u64 = 1; Max.u64 = 1; 
l1gcache_63.eventSent_AckInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 36; SumSQ.u64 = 36; Count.u64 = 36; Min.u64 = 1; Max.u64 = 1; 
l1gcache_63.eventSent_AckFlush : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.eventSent_GetSResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 50; SumSQ.u64 = 50; Count.u64 = 50; Min.u64 = 1; Max.u64 = 1; 
l1gcache_63.eventSent_GetXResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.eventSent_WriteResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 48; SumSQ.u64 = 48; Count.u64 = 48; Min.u64 = 1; Max.u64 = 1; 
l1gcache_63.eventSent_FlushLineResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.eventSent_FlushAllResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.eventSent_Put : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.eventSent_Get : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.eventSent_AckMove : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.eventSent_CustomReq : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.eventSent_CustomResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.eventSent_CustomAck : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.EventStalledForLockedCacheline : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.evict_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 40; SumSQ.u64 = 40; Count.u64 = 40; Min.u64 = 1; Max.u64 = 1; 
l1gcache_63.evict_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.evict_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.evict_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.evict_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.evict_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.evict_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.latency_GetS_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 4659; SumSQ.u64 = 1938717; Count.u64 = 12; Min.u64 = 294; Max.u64 = 630; 
l1gcache_63.latency_GetS_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 18309; SumSQ.u64 = 9368673; Count.u64 = 38; Min.u64 = 268; Max.u64 = 652; 
l1gcache_63.latency_GetX_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2725; SumSQ.u64 = 427079; Count.u64 = 45; Min.u64 = 29; Max.u64 = 258; 
l1gcache_63.latency_GetX_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 520; SumSQ.u64 = 135200; Count.u64 = 2; Min.u64 = 260; Max.u64 = 260; 
l1gcache_63.latency_GetX_upgrade : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 270; SumSQ.u64 = 72900; Count.u64 = 1; Min.u64 = 270; Max.u64 = 270; 
l1gcache_63.latency_GetSX_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.latency_GetSX_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.latency_GetSX_upgrade : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.latency_FlushLine : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.latency_FlushLine_fail : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.latency_FlushLineInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.latency_FlushLineInv_fail : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.latency_FlushAll : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.GetSHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.GetXHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 39; SumSQ.u64 = 39; Count.u64 = 39; Min.u64 = 1; Max.u64 = 1; 
l1gcache_63.GetSXHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.GetSHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 12; SumSQ.u64 = 12; Count.u64 = 12; Min.u64 = 1; Max.u64 = 1; 
l1gcache_63.GetXHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 6; SumSQ.u64 = 6; Count.u64 = 6; Min.u64 = 1; Max.u64 = 1; 
l1gcache_63.GetSXHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.GetSMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 38; SumSQ.u64 = 38; Count.u64 = 38; Min.u64 = 1; Max.u64 = 1; 
l1gcache_63.GetXMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 3; SumSQ.u64 = 3; Count.u64 = 3; Min.u64 = 1; Max.u64 = 1; 
l1gcache_63.GetSXMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.GetSMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.GetXMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.GetSXMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.CacheHits : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 57; SumSQ.u64 = 57; Count.u64 = 57; Min.u64 = 1; Max.u64 = 1; 
l1gcache_63.CacheMisses : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 41; SumSQ.u64 = 41; Count.u64 = 41; Min.u64 = 1; Max.u64 = 1; 
l1gcache_63.stateEvent_AckPut_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.eventSent_PutS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.eventSent_PutE : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.stateEvent_GetS_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 9; SumSQ.u64 = 9; Count.u64 = 9; Min.u64 = 1; Max.u64 = 1; 
l1gcache_63.stateEvent_GetX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 34; SumSQ.u64 = 34; Count.u64 = 34; Min.u64 = 1; Max.u64 = 1; 
l1gcache_63.stateEvent_GetSX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.stateEvent_FlushLine_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.stateEvent_FlushLineInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.stateEvent_FetchInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.stateEvent_ForceInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.stateEvent_FetchInvX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
l1gcache_63.evict_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.TotalEventsReceived : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 212; SumSQ.u64 = 212; Count.u64 = 212; Min.u64 = 1; Max.u64 = 1; 
l1gcache_63.TotalEventsReplayed : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 18; SumSQ.u64 = 18; Count.u64 = 18; Min.u64 = 1; Max.u64 = 1; 
l1gcache_63.Put_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.Get_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.AckMove_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.GetS_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.Write_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.GetSX_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.GetSResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.WriteResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.CustomReq_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.CustomResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.CustomAck_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.NULLCMD_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.GetS_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 50; SumSQ.u64 = 50; Count.u64 = 50; Min.u64 = 1; Max.u64 = 1; 
l1gcache_63.GetX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.GetSX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.Write_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 48; SumSQ.u64 = 48; Count.u64 = 48; Min.u64 = 1; Max.u64 = 1; 
l1gcache_63.FlushLine_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.FlushLineInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.FlushAll_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.GetSResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
l1gcache_63.GetXResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 39; SumSQ.u64 = 39; Count.u64 = 39; Min.u64 = 1; Max.u64 = 1; 
l1gcache_63.FlushLineResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.FlushAllResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.Inv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 36; SumSQ.u64 = 36; Count.u64 = 36; Min.u64 = 1; Max.u64 = 1; 
l1gcache_63.ForceInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.Fetch_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.FetchInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.FetchInvX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 37; SumSQ.u64 = 37; Count.u64 = 37; Min.u64 = 1; Max.u64 = 1; 
l1gcache_63.ForwardFlush_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.UnblockFlush_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.NACK_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.AckPut_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.MSHR_occupancy : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 23041; SumSQ.u64 = 659969; Count.u64 = 172531049; Min.u64 = 0; Max.u64 = 40; 
l1gcache_63.Bank_conflicts : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.default_stat : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.stateEvent_GetS_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 80; SumSQ.u64 = 80; Count.u64 = 80; Min.u64 = 1; Max.u64 = 1; 
l1gcache_64.stateEvent_GetS_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 74; SumSQ.u64 = 74; Count.u64 = 74; Min.u64 = 1; Max.u64 = 1; 
l1gcache_64.stateEvent_GetS_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 3; SumSQ.u64 = 3; Count.u64 = 3; Min.u64 = 1; Max.u64 = 1; 
l1gcache_64.stateEvent_GetX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.stateEvent_GetX_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 36; SumSQ.u64 = 36; Count.u64 = 36; Min.u64 = 1; Max.u64 = 1; 
l1gcache_64.stateEvent_GetX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 12; SumSQ.u64 = 12; Count.u64 = 12; Min.u64 = 1; Max.u64 = 1; 
l1gcache_64.stateEvent_GetSX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.stateEvent_GetSX_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.stateEvent_GetSX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.stateEvent_GetSResp_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 42; SumSQ.u64 = 42; Count.u64 = 42; Min.u64 = 1; Max.u64 = 1; 
l1gcache_64.stateEvent_GetXResp_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 38; SumSQ.u64 = 38; Count.u64 = 38; Min.u64 = 1; Max.u64 = 1; 
l1gcache_64.stateEvent_GetXResp_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
l1gcache_64.stateEvent_GetXResp_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 34; SumSQ.u64 = 34; Count.u64 = 34; Min.u64 = 1; Max.u64 = 1; 
l1gcache_64.stateEvent_Inv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.stateEvent_Inv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.stateEvent_Inv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.stateEvent_Inv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.stateEvent_Inv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
l1gcache_64.stateEvent_Inv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.stateEvent_Inv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.stateEvent_FetchInvX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.stateEvent_FetchInvX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.stateEvent_FetchInvX_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.stateEvent_FetchInvX_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.stateEvent_FetchInvX_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.stateEvent_FetchInvX_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.stateEvent_Fetch_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.stateEvent_Fetch_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.stateEvent_Fetch_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.stateEvent_Fetch_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.stateEvent_Fetch_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.stateEvent_Fetch_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.stateEvent_Fetch_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.stateEvent_FetchInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.stateEvent_FetchInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.stateEvent_FetchInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.stateEvent_FetchInv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.stateEvent_FetchInv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.stateEvent_FetchInv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.stateEvent_FetchInv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.stateEvent_FetchInv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.stateEvent_ForceInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.stateEvent_ForceInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.stateEvent_ForceInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.stateEvent_ForceInv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.stateEvent_ForceInv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.stateEvent_ForceInv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.stateEvent_ForceInv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.stateEvent_ForceInv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.stateEvent_FlushLine_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.stateEvent_FlushLine_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.stateEvent_FlushLine_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.stateEvent_FlushLineInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.stateEvent_FlushLineInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.stateEvent_FlushLineInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.stateEvent_FlushLineResp_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.eventSent_GetS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 80; SumSQ.u64 = 80; Count.u64 = 80; Min.u64 = 1; Max.u64 = 1; 
l1gcache_64.eventSent_GetX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 36; SumSQ.u64 = 36; Count.u64 = 36; Min.u64 = 1; Max.u64 = 1; 
l1gcache_64.eventSent_GetSX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.eventSent_Write : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.eventSent_PutM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.eventSent_NACK : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.eventSent_FlushLine : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.eventSent_FlushLineInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.eventSent_FlushAll : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.eventSent_FetchResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.eventSent_FetchXResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.eventSent_AckInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
l1gcache_64.eventSent_AckFlush : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.eventSent_GetSResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 203; SumSQ.u64 = 203; Count.u64 = 203; Min.u64 = 1; Max.u64 = 1; 
l1gcache_64.eventSent_GetXResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.eventSent_WriteResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 86; SumSQ.u64 = 86; Count.u64 = 86; Min.u64 = 1; Max.u64 = 1; 
l1gcache_64.eventSent_FlushLineResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.eventSent_FlushAllResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.eventSent_Put : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.eventSent_Get : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.eventSent_AckMove : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.eventSent_CustomReq : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.eventSent_CustomResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.eventSent_CustomAck : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.EventStalledForLockedCacheline : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.evict_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 80; SumSQ.u64 = 80; Count.u64 = 80; Min.u64 = 1; Max.u64 = 1; 
l1gcache_64.evict_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.evict_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.evict_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.evict_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.evict_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.evict_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.latency_GetS_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 43020; SumSQ.u64 = 64306328; Count.u64 = 123; Min.u64 = 29; Max.u64 = 1829; 
l1gcache_64.latency_GetS_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 23358; SumSQ.u64 = 12529624; Count.u64 = 80; Min.u64 = 152; Max.u64 = 1661; 
l1gcache_64.latency_GetX_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2293; SumSQ.u64 = 219735; Count.u64 = 50; Min.u64 = 29; Max.u64 = 202; 
l1gcache_64.latency_GetX_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.latency_GetX_upgrade : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 7996; SumSQ.u64 = 1777316; Count.u64 = 36; Min.u64 = 188; Max.u64 = 225; 
l1gcache_64.latency_GetSX_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.latency_GetSX_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.latency_GetSX_upgrade : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.latency_FlushLine : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.latency_FlushLine_fail : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.latency_FlushLineInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.latency_FlushLineInv_fail : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.latency_FlushAll : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.GetSHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 85; SumSQ.u64 = 85; Count.u64 = 85; Min.u64 = 1; Max.u64 = 1; 
l1gcache_64.GetXHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 45; SumSQ.u64 = 45; Count.u64 = 45; Min.u64 = 1; Max.u64 = 1; 
l1gcache_64.GetSXHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.GetSHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 38; SumSQ.u64 = 38; Count.u64 = 38; Min.u64 = 1; Max.u64 = 1; 
l1gcache_64.GetXHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 5; SumSQ.u64 = 5; Count.u64 = 5; Min.u64 = 1; Max.u64 = 1; 
l1gcache_64.GetSXHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.GetSMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 80; SumSQ.u64 = 80; Count.u64 = 80; Min.u64 = 1; Max.u64 = 1; 
l1gcache_64.GetXMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 36; SumSQ.u64 = 36; Count.u64 = 36; Min.u64 = 1; Max.u64 = 1; 
l1gcache_64.GetSXMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.GetSMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.GetXMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.GetSXMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.CacheHits : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 173; SumSQ.u64 = 173; Count.u64 = 173; Min.u64 = 1; Max.u64 = 1; 
l1gcache_64.CacheMisses : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 116; SumSQ.u64 = 116; Count.u64 = 116; Min.u64 = 1; Max.u64 = 1; 
l1gcache_64.stateEvent_AckPut_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.eventSent_PutS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.eventSent_PutE : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.stateEvent_GetS_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 46; SumSQ.u64 = 46; Count.u64 = 46; Min.u64 = 1; Max.u64 = 1; 
l1gcache_64.stateEvent_GetX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 38; SumSQ.u64 = 38; Count.u64 = 38; Min.u64 = 1; Max.u64 = 1; 
l1gcache_64.stateEvent_GetSX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.stateEvent_FlushLine_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.stateEvent_FlushLineInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.stateEvent_FetchInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.stateEvent_ForceInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.stateEvent_FetchInvX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.evict_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.TotalEventsReceived : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 407; SumSQ.u64 = 407; Count.u64 = 407; Min.u64 = 1; Max.u64 = 1; 
l1gcache_64.TotalEventsReplayed : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 43; SumSQ.u64 = 43; Count.u64 = 43; Min.u64 = 1; Max.u64 = 1; 
l1gcache_64.Put_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.Get_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.AckMove_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.GetS_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.Write_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.GetSX_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.GetSResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.WriteResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.CustomReq_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.CustomResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.CustomAck_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.NULLCMD_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.GetS_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 203; SumSQ.u64 = 203; Count.u64 = 203; Min.u64 = 1; Max.u64 = 1; 
l1gcache_64.GetX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.GetSX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.Write_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 86; SumSQ.u64 = 86; Count.u64 = 86; Min.u64 = 1; Max.u64 = 1; 
l1gcache_64.FlushLine_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.FlushLineInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.FlushAll_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.GetSResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 42; SumSQ.u64 = 42; Count.u64 = 42; Min.u64 = 1; Max.u64 = 1; 
l1gcache_64.GetXResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 74; SumSQ.u64 = 74; Count.u64 = 74; Min.u64 = 1; Max.u64 = 1; 
l1gcache_64.FlushLineResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.FlushAllResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.Inv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
l1gcache_64.ForceInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.Fetch_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.FetchInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.FetchInvX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.ForwardFlush_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.UnblockFlush_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.NACK_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.AckPut_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.MSHR_occupancy : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 65024; SumSQ.u64 = 1656168; Count.u64 = 172531049; Min.u64 = 0; Max.u64 = 40; 
l1gcache_64.Bank_conflicts : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.default_stat : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.stateEvent_GetS_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 76; SumSQ.u64 = 76; Count.u64 = 76; Min.u64 = 1; Max.u64 = 1; 
l1gcache_65.stateEvent_GetS_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 69; SumSQ.u64 = 69; Count.u64 = 69; Min.u64 = 1; Max.u64 = 1; 
l1gcache_65.stateEvent_GetS_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.stateEvent_GetX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.stateEvent_GetX_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 37; SumSQ.u64 = 37; Count.u64 = 37; Min.u64 = 1; Max.u64 = 1; 
l1gcache_65.stateEvent_GetX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 10; SumSQ.u64 = 10; Count.u64 = 10; Min.u64 = 1; Max.u64 = 1; 
l1gcache_65.stateEvent_GetSX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.stateEvent_GetSX_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.stateEvent_GetSX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.stateEvent_GetSResp_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 43; SumSQ.u64 = 43; Count.u64 = 43; Min.u64 = 1; Max.u64 = 1; 
l1gcache_65.stateEvent_GetXResp_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 33; SumSQ.u64 = 33; Count.u64 = 33; Min.u64 = 1; Max.u64 = 1; 
l1gcache_65.stateEvent_GetXResp_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
l1gcache_65.stateEvent_GetXResp_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 35; SumSQ.u64 = 35; Count.u64 = 35; Min.u64 = 1; Max.u64 = 1; 
l1gcache_65.stateEvent_Inv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.stateEvent_Inv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.stateEvent_Inv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.stateEvent_Inv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.stateEvent_Inv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
l1gcache_65.stateEvent_Inv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.stateEvent_Inv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.stateEvent_FetchInvX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.stateEvent_FetchInvX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.stateEvent_FetchInvX_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.stateEvent_FetchInvX_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.stateEvent_FetchInvX_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.stateEvent_FetchInvX_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.stateEvent_Fetch_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.stateEvent_Fetch_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.stateEvent_Fetch_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.stateEvent_Fetch_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.stateEvent_Fetch_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.stateEvent_Fetch_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.stateEvent_Fetch_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.stateEvent_FetchInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.stateEvent_FetchInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.stateEvent_FetchInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
l1gcache_65.stateEvent_FetchInv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.stateEvent_FetchInv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.stateEvent_FetchInv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.stateEvent_FetchInv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.stateEvent_FetchInv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.stateEvent_ForceInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.stateEvent_ForceInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.stateEvent_ForceInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.stateEvent_ForceInv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.stateEvent_ForceInv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.stateEvent_ForceInv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.stateEvent_ForceInv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.stateEvent_ForceInv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.stateEvent_FlushLine_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.stateEvent_FlushLine_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.stateEvent_FlushLine_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.stateEvent_FlushLineInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.stateEvent_FlushLineInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.stateEvent_FlushLineInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.stateEvent_FlushLineResp_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.eventSent_GetS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 76; SumSQ.u64 = 76; Count.u64 = 76; Min.u64 = 1; Max.u64 = 1; 
l1gcache_65.eventSent_GetX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 37; SumSQ.u64 = 37; Count.u64 = 37; Min.u64 = 1; Max.u64 = 1; 
l1gcache_65.eventSent_GetSX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.eventSent_Write : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.eventSent_PutM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.eventSent_NACK : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.eventSent_FlushLine : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.eventSent_FlushLineInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.eventSent_FlushAll : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.eventSent_FetchResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
l1gcache_65.eventSent_FetchXResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.eventSent_AckInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
l1gcache_65.eventSent_AckFlush : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.eventSent_GetSResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 188; SumSQ.u64 = 188; Count.u64 = 188; Min.u64 = 1; Max.u64 = 1; 
l1gcache_65.eventSent_GetXResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.eventSent_WriteResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 80; SumSQ.u64 = 80; Count.u64 = 80; Min.u64 = 1; Max.u64 = 1; 
l1gcache_65.eventSent_FlushLineResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.eventSent_FlushAllResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.eventSent_Put : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.eventSent_Get : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.eventSent_AckMove : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.eventSent_CustomReq : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.eventSent_CustomResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.eventSent_CustomAck : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.EventStalledForLockedCacheline : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.evict_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 76; SumSQ.u64 = 76; Count.u64 = 76; Min.u64 = 1; Max.u64 = 1; 
l1gcache_65.evict_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.evict_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.evict_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.evict_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.evict_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.evict_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.latency_GetS_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 42897; SumSQ.u64 = 66605555; Count.u64 = 112; Min.u64 = 29; Max.u64 = 1862; 
l1gcache_65.latency_GetS_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 22338; SumSQ.u64 = 12551732; Count.u64 = 76; Min.u64 = 144; Max.u64 = 1694; 
l1gcache_65.latency_GetX_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2057; SumSQ.u64 = 213643; Count.u64 = 43; Min.u64 = 29; Max.u64 = 203; 
l1gcache_65.latency_GetX_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.latency_GetX_upgrade : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 8227; SumSQ.u64 = 1830375; Count.u64 = 37; Min.u64 = 195; Max.u64 = 226; 
l1gcache_65.latency_GetSX_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.latency_GetSX_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.latency_GetSX_upgrade : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.latency_FlushLine : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.latency_FlushLine_fail : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.latency_FlushLineInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.latency_FlushLineInv_fail : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.latency_FlushAll : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.GetSHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 75; SumSQ.u64 = 75; Count.u64 = 75; Min.u64 = 1; Max.u64 = 1; 
l1gcache_65.GetXHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 38; SumSQ.u64 = 38; Count.u64 = 38; Min.u64 = 1; Max.u64 = 1; 
l1gcache_65.GetSXHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.GetSHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 37; SumSQ.u64 = 37; Count.u64 = 37; Min.u64 = 1; Max.u64 = 1; 
l1gcache_65.GetXHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 5; SumSQ.u64 = 5; Count.u64 = 5; Min.u64 = 1; Max.u64 = 1; 
l1gcache_65.GetSXHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.GetSMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 76; SumSQ.u64 = 76; Count.u64 = 76; Min.u64 = 1; Max.u64 = 1; 
l1gcache_65.GetXMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 37; SumSQ.u64 = 37; Count.u64 = 37; Min.u64 = 1; Max.u64 = 1; 
l1gcache_65.GetSXMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.GetSMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.GetXMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.GetSXMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.CacheHits : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 155; SumSQ.u64 = 155; Count.u64 = 155; Min.u64 = 1; Max.u64 = 1; 
l1gcache_65.CacheMisses : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 113; SumSQ.u64 = 113; Count.u64 = 113; Min.u64 = 1; Max.u64 = 1; 
l1gcache_65.stateEvent_AckPut_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.eventSent_PutS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.eventSent_PutE : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.stateEvent_GetS_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 43; SumSQ.u64 = 43; Count.u64 = 43; Min.u64 = 1; Max.u64 = 1; 
l1gcache_65.stateEvent_GetX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 33; SumSQ.u64 = 33; Count.u64 = 33; Min.u64 = 1; Max.u64 = 1; 
l1gcache_65.stateEvent_GetSX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.stateEvent_FlushLine_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.stateEvent_FlushLineInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.stateEvent_FetchInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.stateEvent_ForceInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.stateEvent_FetchInvX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.evict_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.TotalEventsReceived : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 385; SumSQ.u64 = 385; Count.u64 = 385; Min.u64 = 1; Max.u64 = 1; 
l1gcache_65.TotalEventsReplayed : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 42; SumSQ.u64 = 42; Count.u64 = 42; Min.u64 = 1; Max.u64 = 1; 
l1gcache_65.Put_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.Get_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.AckMove_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.GetS_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.Write_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.GetSX_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.GetSResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.WriteResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.CustomReq_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.CustomResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.CustomAck_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.NULLCMD_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.GetS_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 188; SumSQ.u64 = 188; Count.u64 = 188; Min.u64 = 1; Max.u64 = 1; 
l1gcache_65.GetX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.GetSX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.Write_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 80; SumSQ.u64 = 80; Count.u64 = 80; Min.u64 = 1; Max.u64 = 1; 
l1gcache_65.FlushLine_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.FlushLineInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.FlushAll_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.GetSResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 43; SumSQ.u64 = 43; Count.u64 = 43; Min.u64 = 1; Max.u64 = 1; 
l1gcache_65.GetXResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 70; SumSQ.u64 = 70; Count.u64 = 70; Min.u64 = 1; Max.u64 = 1; 
l1gcache_65.FlushLineResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.FlushAllResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.Inv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
l1gcache_65.ForceInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.Fetch_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.FetchInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
l1gcache_65.FetchInvX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.ForwardFlush_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.UnblockFlush_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.NACK_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.AckPut_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.MSHR_occupancy : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 64892; SumSQ.u64 = 1614798; Count.u64 = 172531049; Min.u64 = 0; Max.u64 = 38; 
l1gcache_65.Bank_conflicts : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.default_stat : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.stateEvent_GetS_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 76; SumSQ.u64 = 76; Count.u64 = 76; Min.u64 = 1; Max.u64 = 1; 
l1gcache_66.stateEvent_GetS_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 69; SumSQ.u64 = 69; Count.u64 = 69; Min.u64 = 1; Max.u64 = 1; 
l1gcache_66.stateEvent_GetS_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.stateEvent_GetX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.stateEvent_GetX_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 37; SumSQ.u64 = 37; Count.u64 = 37; Min.u64 = 1; Max.u64 = 1; 
l1gcache_66.stateEvent_GetX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 10; SumSQ.u64 = 10; Count.u64 = 10; Min.u64 = 1; Max.u64 = 1; 
l1gcache_66.stateEvent_GetSX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.stateEvent_GetSX_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.stateEvent_GetSX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.stateEvent_GetSResp_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 43; SumSQ.u64 = 43; Count.u64 = 43; Min.u64 = 1; Max.u64 = 1; 
l1gcache_66.stateEvent_GetXResp_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 33; SumSQ.u64 = 33; Count.u64 = 33; Min.u64 = 1; Max.u64 = 1; 
l1gcache_66.stateEvent_GetXResp_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
l1gcache_66.stateEvent_GetXResp_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 35; SumSQ.u64 = 35; Count.u64 = 35; Min.u64 = 1; Max.u64 = 1; 
l1gcache_66.stateEvent_Inv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.stateEvent_Inv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.stateEvent_Inv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.stateEvent_Inv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.stateEvent_Inv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
l1gcache_66.stateEvent_Inv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.stateEvent_Inv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.stateEvent_FetchInvX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.stateEvent_FetchInvX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.stateEvent_FetchInvX_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.stateEvent_FetchInvX_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.stateEvent_FetchInvX_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.stateEvent_FetchInvX_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.stateEvent_Fetch_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.stateEvent_Fetch_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.stateEvent_Fetch_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.stateEvent_Fetch_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.stateEvent_Fetch_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.stateEvent_Fetch_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.stateEvent_Fetch_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.stateEvent_FetchInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.stateEvent_FetchInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.stateEvent_FetchInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
l1gcache_66.stateEvent_FetchInv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.stateEvent_FetchInv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.stateEvent_FetchInv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.stateEvent_FetchInv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.stateEvent_FetchInv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.stateEvent_ForceInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.stateEvent_ForceInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.stateEvent_ForceInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.stateEvent_ForceInv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.stateEvent_ForceInv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.stateEvent_ForceInv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.stateEvent_ForceInv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.stateEvent_ForceInv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.stateEvent_FlushLine_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.stateEvent_FlushLine_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.stateEvent_FlushLine_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.stateEvent_FlushLineInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.stateEvent_FlushLineInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.stateEvent_FlushLineInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.stateEvent_FlushLineResp_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.eventSent_GetS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 76; SumSQ.u64 = 76; Count.u64 = 76; Min.u64 = 1; Max.u64 = 1; 
l1gcache_66.eventSent_GetX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 37; SumSQ.u64 = 37; Count.u64 = 37; Min.u64 = 1; Max.u64 = 1; 
l1gcache_66.eventSent_GetSX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.eventSent_Write : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.eventSent_PutM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.eventSent_NACK : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.eventSent_FlushLine : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.eventSent_FlushLineInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.eventSent_FlushAll : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.eventSent_FetchResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
l1gcache_66.eventSent_FetchXResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.eventSent_AckInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
l1gcache_66.eventSent_AckFlush : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.eventSent_GetSResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 188; SumSQ.u64 = 188; Count.u64 = 188; Min.u64 = 1; Max.u64 = 1; 
l1gcache_66.eventSent_GetXResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.eventSent_WriteResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 80; SumSQ.u64 = 80; Count.u64 = 80; Min.u64 = 1; Max.u64 = 1; 
l1gcache_66.eventSent_FlushLineResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.eventSent_FlushAllResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.eventSent_Put : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.eventSent_Get : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.eventSent_AckMove : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.eventSent_CustomReq : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.eventSent_CustomResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.eventSent_CustomAck : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.EventStalledForLockedCacheline : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.evict_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 76; SumSQ.u64 = 76; Count.u64 = 76; Min.u64 = 1; Max.u64 = 1; 
l1gcache_66.evict_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.evict_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.evict_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.evict_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.evict_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.evict_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.latency_GetS_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 43583; SumSQ.u64 = 68980021; Count.u64 = 112; Min.u64 = 29; Max.u64 = 1893; 
l1gcache_66.latency_GetS_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 22435; SumSQ.u64 = 12872965; Count.u64 = 76; Min.u64 = 147; Max.u64 = 1725; 
l1gcache_66.latency_GetX_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2069; SumSQ.u64 = 216497; Count.u64 = 43; Min.u64 = 29; Max.u64 = 203; 
l1gcache_66.latency_GetX_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.latency_GetX_upgrade : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 8240; SumSQ.u64 = 1835540; Count.u64 = 37; Min.u64 = 206; Max.u64 = 225; 
l1gcache_66.latency_GetSX_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.latency_GetSX_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.latency_GetSX_upgrade : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.latency_FlushLine : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.latency_FlushLine_fail : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.latency_FlushLineInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.latency_FlushLineInv_fail : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.latency_FlushAll : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.GetSHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 75; SumSQ.u64 = 75; Count.u64 = 75; Min.u64 = 1; Max.u64 = 1; 
l1gcache_66.GetXHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 38; SumSQ.u64 = 38; Count.u64 = 38; Min.u64 = 1; Max.u64 = 1; 
l1gcache_66.GetSXHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.GetSHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 37; SumSQ.u64 = 37; Count.u64 = 37; Min.u64 = 1; Max.u64 = 1; 
l1gcache_66.GetXHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 5; SumSQ.u64 = 5; Count.u64 = 5; Min.u64 = 1; Max.u64 = 1; 
l1gcache_66.GetSXHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.GetSMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 76; SumSQ.u64 = 76; Count.u64 = 76; Min.u64 = 1; Max.u64 = 1; 
l1gcache_66.GetXMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 37; SumSQ.u64 = 37; Count.u64 = 37; Min.u64 = 1; Max.u64 = 1; 
l1gcache_66.GetSXMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.GetSMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.GetXMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.GetSXMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.CacheHits : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 155; SumSQ.u64 = 155; Count.u64 = 155; Min.u64 = 1; Max.u64 = 1; 
l1gcache_66.CacheMisses : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 113; SumSQ.u64 = 113; Count.u64 = 113; Min.u64 = 1; Max.u64 = 1; 
l1gcache_66.stateEvent_AckPut_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.eventSent_PutS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.eventSent_PutE : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.stateEvent_GetS_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 43; SumSQ.u64 = 43; Count.u64 = 43; Min.u64 = 1; Max.u64 = 1; 
l1gcache_66.stateEvent_GetX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 33; SumSQ.u64 = 33; Count.u64 = 33; Min.u64 = 1; Max.u64 = 1; 
l1gcache_66.stateEvent_GetSX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.stateEvent_FlushLine_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.stateEvent_FlushLineInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.stateEvent_FetchInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.stateEvent_ForceInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.stateEvent_FetchInvX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.evict_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.TotalEventsReceived : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 385; SumSQ.u64 = 385; Count.u64 = 385; Min.u64 = 1; Max.u64 = 1; 
l1gcache_66.TotalEventsReplayed : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 42; SumSQ.u64 = 42; Count.u64 = 42; Min.u64 = 1; Max.u64 = 1; 
l1gcache_66.Put_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.Get_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.AckMove_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.GetS_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.Write_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.GetSX_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.GetSResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.WriteResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.CustomReq_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.CustomResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.CustomAck_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.NULLCMD_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.GetS_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 188; SumSQ.u64 = 188; Count.u64 = 188; Min.u64 = 1; Max.u64 = 1; 
l1gcache_66.GetX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.GetSX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.Write_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 80; SumSQ.u64 = 80; Count.u64 = 80; Min.u64 = 1; Max.u64 = 1; 
l1gcache_66.FlushLine_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.FlushLineInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.FlushAll_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.GetSResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 43; SumSQ.u64 = 43; Count.u64 = 43; Min.u64 = 1; Max.u64 = 1; 
l1gcache_66.GetXResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 70; SumSQ.u64 = 70; Count.u64 = 70; Min.u64 = 1; Max.u64 = 1; 
l1gcache_66.FlushLineResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.FlushAllResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.Inv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
l1gcache_66.ForceInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.Fetch_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.FetchInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
l1gcache_66.FetchInvX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.ForwardFlush_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.UnblockFlush_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.NACK_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.AckPut_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.MSHR_occupancy : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 65674; SumSQ.u64 = 1632894; Count.u64 = 172531049; Min.u64 = 0; Max.u64 = 39; 
l1gcache_66.Bank_conflicts : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.default_stat : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.stateEvent_GetS_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 76; SumSQ.u64 = 76; Count.u64 = 76; Min.u64 = 1; Max.u64 = 1; 
l1gcache_67.stateEvent_GetS_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 69; SumSQ.u64 = 69; Count.u64 = 69; Min.u64 = 1; Max.u64 = 1; 
l1gcache_67.stateEvent_GetS_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.stateEvent_GetX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.stateEvent_GetX_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 37; SumSQ.u64 = 37; Count.u64 = 37; Min.u64 = 1; Max.u64 = 1; 
l1gcache_67.stateEvent_GetX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 10; SumSQ.u64 = 10; Count.u64 = 10; Min.u64 = 1; Max.u64 = 1; 
l1gcache_67.stateEvent_GetSX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.stateEvent_GetSX_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.stateEvent_GetSX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.stateEvent_GetSResp_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 43; SumSQ.u64 = 43; Count.u64 = 43; Min.u64 = 1; Max.u64 = 1; 
l1gcache_67.stateEvent_GetXResp_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 33; SumSQ.u64 = 33; Count.u64 = 33; Min.u64 = 1; Max.u64 = 1; 
l1gcache_67.stateEvent_GetXResp_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
l1gcache_67.stateEvent_GetXResp_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 35; SumSQ.u64 = 35; Count.u64 = 35; Min.u64 = 1; Max.u64 = 1; 
l1gcache_67.stateEvent_Inv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.stateEvent_Inv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.stateEvent_Inv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.stateEvent_Inv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.stateEvent_Inv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
l1gcache_67.stateEvent_Inv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.stateEvent_Inv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.stateEvent_FetchInvX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.stateEvent_FetchInvX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.stateEvent_FetchInvX_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.stateEvent_FetchInvX_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.stateEvent_FetchInvX_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.stateEvent_FetchInvX_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.stateEvent_Fetch_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.stateEvent_Fetch_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.stateEvent_Fetch_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.stateEvent_Fetch_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.stateEvent_Fetch_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.stateEvent_Fetch_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.stateEvent_Fetch_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.stateEvent_FetchInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.stateEvent_FetchInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.stateEvent_FetchInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
l1gcache_67.stateEvent_FetchInv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.stateEvent_FetchInv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.stateEvent_FetchInv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.stateEvent_FetchInv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.stateEvent_FetchInv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.stateEvent_ForceInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.stateEvent_ForceInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.stateEvent_ForceInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.stateEvent_ForceInv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.stateEvent_ForceInv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.stateEvent_ForceInv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.stateEvent_ForceInv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.stateEvent_ForceInv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.stateEvent_FlushLine_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.stateEvent_FlushLine_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.stateEvent_FlushLine_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.stateEvent_FlushLineInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.stateEvent_FlushLineInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.stateEvent_FlushLineInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.stateEvent_FlushLineResp_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.eventSent_GetS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 76; SumSQ.u64 = 76; Count.u64 = 76; Min.u64 = 1; Max.u64 = 1; 
l1gcache_67.eventSent_GetX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 37; SumSQ.u64 = 37; Count.u64 = 37; Min.u64 = 1; Max.u64 = 1; 
l1gcache_67.eventSent_GetSX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.eventSent_Write : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.eventSent_PutM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.eventSent_NACK : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.eventSent_FlushLine : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.eventSent_FlushLineInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.eventSent_FlushAll : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.eventSent_FetchResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
l1gcache_67.eventSent_FetchXResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.eventSent_AckInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
l1gcache_67.eventSent_AckFlush : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.eventSent_GetSResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 188; SumSQ.u64 = 188; Count.u64 = 188; Min.u64 = 1; Max.u64 = 1; 
l1gcache_67.eventSent_GetXResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.eventSent_WriteResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 80; SumSQ.u64 = 80; Count.u64 = 80; Min.u64 = 1; Max.u64 = 1; 
l1gcache_67.eventSent_FlushLineResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.eventSent_FlushAllResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.eventSent_Put : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.eventSent_Get : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.eventSent_AckMove : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.eventSent_CustomReq : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.eventSent_CustomResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.eventSent_CustomAck : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.EventStalledForLockedCacheline : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.evict_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 76; SumSQ.u64 = 76; Count.u64 = 76; Min.u64 = 1; Max.u64 = 1; 
l1gcache_67.evict_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.evict_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.evict_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.evict_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.evict_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.evict_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.latency_GetS_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 44265; SumSQ.u64 = 71448991; Count.u64 = 112; Min.u64 = 29; Max.u64 = 1926; 
l1gcache_67.latency_GetS_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 22523; SumSQ.u64 = 13203211; Count.u64 = 76; Min.u64 = 144; Max.u64 = 1758; 
l1gcache_67.latency_GetX_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2051; SumSQ.u64 = 211171; Count.u64 = 43; Min.u64 = 29; Max.u64 = 202; 
l1gcache_67.latency_GetX_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.latency_GetX_upgrade : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 8223; SumSQ.u64 = 1828831; Count.u64 = 37; Min.u64 = 192; Max.u64 = 225; 
l1gcache_67.latency_GetSX_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.latency_GetSX_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.latency_GetSX_upgrade : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.latency_FlushLine : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.latency_FlushLine_fail : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.latency_FlushLineInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.latency_FlushLineInv_fail : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.latency_FlushAll : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.GetSHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 75; SumSQ.u64 = 75; Count.u64 = 75; Min.u64 = 1; Max.u64 = 1; 
l1gcache_67.GetXHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 38; SumSQ.u64 = 38; Count.u64 = 38; Min.u64 = 1; Max.u64 = 1; 
l1gcache_67.GetSXHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.GetSHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 37; SumSQ.u64 = 37; Count.u64 = 37; Min.u64 = 1; Max.u64 = 1; 
l1gcache_67.GetXHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 5; SumSQ.u64 = 5; Count.u64 = 5; Min.u64 = 1; Max.u64 = 1; 
l1gcache_67.GetSXHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.GetSMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 76; SumSQ.u64 = 76; Count.u64 = 76; Min.u64 = 1; Max.u64 = 1; 
l1gcache_67.GetXMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 37; SumSQ.u64 = 37; Count.u64 = 37; Min.u64 = 1; Max.u64 = 1; 
l1gcache_67.GetSXMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.GetSMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.GetXMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.GetSXMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.CacheHits : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 155; SumSQ.u64 = 155; Count.u64 = 155; Min.u64 = 1; Max.u64 = 1; 
l1gcache_67.CacheMisses : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 113; SumSQ.u64 = 113; Count.u64 = 113; Min.u64 = 1; Max.u64 = 1; 
l1gcache_67.stateEvent_AckPut_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.eventSent_PutS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.eventSent_PutE : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.stateEvent_GetS_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 43; SumSQ.u64 = 43; Count.u64 = 43; Min.u64 = 1; Max.u64 = 1; 
l1gcache_67.stateEvent_GetX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 33; SumSQ.u64 = 33; Count.u64 = 33; Min.u64 = 1; Max.u64 = 1; 
l1gcache_67.stateEvent_GetSX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.stateEvent_FlushLine_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.stateEvent_FlushLineInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.stateEvent_FetchInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.stateEvent_ForceInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.stateEvent_FetchInvX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.evict_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.TotalEventsReceived : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 385; SumSQ.u64 = 385; Count.u64 = 385; Min.u64 = 1; Max.u64 = 1; 
l1gcache_67.TotalEventsReplayed : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 42; SumSQ.u64 = 42; Count.u64 = 42; Min.u64 = 1; Max.u64 = 1; 
l1gcache_67.Put_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.Get_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.AckMove_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.GetS_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.Write_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.GetSX_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.GetSResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.WriteResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.CustomReq_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.CustomResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.CustomAck_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.NULLCMD_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.GetS_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 188; SumSQ.u64 = 188; Count.u64 = 188; Min.u64 = 1; Max.u64 = 1; 
l1gcache_67.GetX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.GetSX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.Write_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 80; SumSQ.u64 = 80; Count.u64 = 80; Min.u64 = 1; Max.u64 = 1; 
l1gcache_67.FlushLine_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.FlushLineInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.FlushAll_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.GetSResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 43; SumSQ.u64 = 43; Count.u64 = 43; Min.u64 = 1; Max.u64 = 1; 
l1gcache_67.GetXResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 70; SumSQ.u64 = 70; Count.u64 = 70; Min.u64 = 1; Max.u64 = 1; 
l1gcache_67.FlushLineResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.FlushAllResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.Inv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
l1gcache_67.ForceInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.Fetch_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.FetchInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
l1gcache_67.FetchInvX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.ForwardFlush_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.UnblockFlush_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.NACK_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.AckPut_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.MSHR_occupancy : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 66414; SumSQ.u64 = 1650350; Count.u64 = 172531049; Min.u64 = 0; Max.u64 = 39; 
l1gcache_67.Bank_conflicts : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.default_stat : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.stateEvent_GetS_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 76; SumSQ.u64 = 76; Count.u64 = 76; Min.u64 = 1; Max.u64 = 1; 
l1gcache_68.stateEvent_GetS_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 69; SumSQ.u64 = 69; Count.u64 = 69; Min.u64 = 1; Max.u64 = 1; 
l1gcache_68.stateEvent_GetS_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.stateEvent_GetX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.stateEvent_GetX_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 37; SumSQ.u64 = 37; Count.u64 = 37; Min.u64 = 1; Max.u64 = 1; 
l1gcache_68.stateEvent_GetX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 10; SumSQ.u64 = 10; Count.u64 = 10; Min.u64 = 1; Max.u64 = 1; 
l1gcache_68.stateEvent_GetSX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.stateEvent_GetSX_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.stateEvent_GetSX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.stateEvent_GetSResp_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 43; SumSQ.u64 = 43; Count.u64 = 43; Min.u64 = 1; Max.u64 = 1; 
l1gcache_68.stateEvent_GetXResp_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 33; SumSQ.u64 = 33; Count.u64 = 33; Min.u64 = 1; Max.u64 = 1; 
l1gcache_68.stateEvent_GetXResp_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
l1gcache_68.stateEvent_GetXResp_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 35; SumSQ.u64 = 35; Count.u64 = 35; Min.u64 = 1; Max.u64 = 1; 
l1gcache_68.stateEvent_Inv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.stateEvent_Inv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.stateEvent_Inv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.stateEvent_Inv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.stateEvent_Inv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
l1gcache_68.stateEvent_Inv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.stateEvent_Inv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.stateEvent_FetchInvX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.stateEvent_FetchInvX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.stateEvent_FetchInvX_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.stateEvent_FetchInvX_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.stateEvent_FetchInvX_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.stateEvent_FetchInvX_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.stateEvent_Fetch_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.stateEvent_Fetch_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.stateEvent_Fetch_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.stateEvent_Fetch_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.stateEvent_Fetch_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.stateEvent_Fetch_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.stateEvent_Fetch_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.stateEvent_FetchInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.stateEvent_FetchInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.stateEvent_FetchInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
l1gcache_68.stateEvent_FetchInv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.stateEvent_FetchInv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.stateEvent_FetchInv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.stateEvent_FetchInv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.stateEvent_FetchInv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.stateEvent_ForceInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.stateEvent_ForceInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.stateEvent_ForceInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.stateEvent_ForceInv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.stateEvent_ForceInv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.stateEvent_ForceInv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.stateEvent_ForceInv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.stateEvent_ForceInv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.stateEvent_FlushLine_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.stateEvent_FlushLine_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.stateEvent_FlushLine_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.stateEvent_FlushLineInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.stateEvent_FlushLineInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.stateEvent_FlushLineInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.stateEvent_FlushLineResp_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.eventSent_GetS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 76; SumSQ.u64 = 76; Count.u64 = 76; Min.u64 = 1; Max.u64 = 1; 
l1gcache_68.eventSent_GetX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 37; SumSQ.u64 = 37; Count.u64 = 37; Min.u64 = 1; Max.u64 = 1; 
l1gcache_68.eventSent_GetSX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.eventSent_Write : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.eventSent_PutM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.eventSent_NACK : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.eventSent_FlushLine : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.eventSent_FlushLineInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.eventSent_FlushAll : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.eventSent_FetchResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
l1gcache_68.eventSent_FetchXResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.eventSent_AckInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
l1gcache_68.eventSent_AckFlush : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.eventSent_GetSResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 188; SumSQ.u64 = 188; Count.u64 = 188; Min.u64 = 1; Max.u64 = 1; 
l1gcache_68.eventSent_GetXResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.eventSent_WriteResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 80; SumSQ.u64 = 80; Count.u64 = 80; Min.u64 = 1; Max.u64 = 1; 
l1gcache_68.eventSent_FlushLineResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.eventSent_FlushAllResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.eventSent_Put : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.eventSent_Get : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.eventSent_AckMove : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.eventSent_CustomReq : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.eventSent_CustomResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.eventSent_CustomAck : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.EventStalledForLockedCacheline : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.evict_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 76; SumSQ.u64 = 76; Count.u64 = 76; Min.u64 = 1; Max.u64 = 1; 
l1gcache_68.evict_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.evict_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.evict_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.evict_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.evict_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.evict_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.latency_GetS_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 44894; SumSQ.u64 = 73899324; Count.u64 = 112; Min.u64 = 29; Max.u64 = 1957; 
l1gcache_68.latency_GetS_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 22592; SumSQ.u64 = 13522202; Count.u64 = 76; Min.u64 = 146; Max.u64 = 1789; 
l1gcache_68.latency_GetX_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2047; SumSQ.u64 = 210705; Count.u64 = 43; Min.u64 = 29; Max.u64 = 201; 
l1gcache_68.latency_GetX_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.latency_GetX_upgrade : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 8231; SumSQ.u64 = 1832015; Count.u64 = 37; Min.u64 = 196; Max.u64 = 225; 
l1gcache_68.latency_GetSX_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.latency_GetSX_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.latency_GetSX_upgrade : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.latency_FlushLine : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.latency_FlushLine_fail : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.latency_FlushLineInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.latency_FlushLineInv_fail : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.latency_FlushAll : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.GetSHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 75; SumSQ.u64 = 75; Count.u64 = 75; Min.u64 = 1; Max.u64 = 1; 
l1gcache_68.GetXHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 38; SumSQ.u64 = 38; Count.u64 = 38; Min.u64 = 1; Max.u64 = 1; 
l1gcache_68.GetSXHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.GetSHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 37; SumSQ.u64 = 37; Count.u64 = 37; Min.u64 = 1; Max.u64 = 1; 
l1gcache_68.GetXHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 5; SumSQ.u64 = 5; Count.u64 = 5; Min.u64 = 1; Max.u64 = 1; 
l1gcache_68.GetSXHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.GetSMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 76; SumSQ.u64 = 76; Count.u64 = 76; Min.u64 = 1; Max.u64 = 1; 
l1gcache_68.GetXMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 37; SumSQ.u64 = 37; Count.u64 = 37; Min.u64 = 1; Max.u64 = 1; 
l1gcache_68.GetSXMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.GetSMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.GetXMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.GetSXMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.CacheHits : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 155; SumSQ.u64 = 155; Count.u64 = 155; Min.u64 = 1; Max.u64 = 1; 
l1gcache_68.CacheMisses : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 113; SumSQ.u64 = 113; Count.u64 = 113; Min.u64 = 1; Max.u64 = 1; 
l1gcache_68.stateEvent_AckPut_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.eventSent_PutS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.eventSent_PutE : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.stateEvent_GetS_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 43; SumSQ.u64 = 43; Count.u64 = 43; Min.u64 = 1; Max.u64 = 1; 
l1gcache_68.stateEvent_GetX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 33; SumSQ.u64 = 33; Count.u64 = 33; Min.u64 = 1; Max.u64 = 1; 
l1gcache_68.stateEvent_GetSX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.stateEvent_FlushLine_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.stateEvent_FlushLineInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.stateEvent_FetchInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.stateEvent_ForceInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.stateEvent_FetchInvX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.evict_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.TotalEventsReceived : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 385; SumSQ.u64 = 385; Count.u64 = 385; Min.u64 = 1; Max.u64 = 1; 
l1gcache_68.TotalEventsReplayed : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 42; SumSQ.u64 = 42; Count.u64 = 42; Min.u64 = 1; Max.u64 = 1; 
l1gcache_68.Put_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.Get_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.AckMove_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.GetS_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.Write_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.GetSX_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.GetSResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.WriteResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.CustomReq_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.CustomResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.CustomAck_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.NULLCMD_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.GetS_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 188; SumSQ.u64 = 188; Count.u64 = 188; Min.u64 = 1; Max.u64 = 1; 
l1gcache_68.GetX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.GetSX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.Write_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 80; SumSQ.u64 = 80; Count.u64 = 80; Min.u64 = 1; Max.u64 = 1; 
l1gcache_68.FlushLine_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.FlushLineInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.FlushAll_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.GetSResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 43; SumSQ.u64 = 43; Count.u64 = 43; Min.u64 = 1; Max.u64 = 1; 
l1gcache_68.GetXResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 70; SumSQ.u64 = 70; Count.u64 = 70; Min.u64 = 1; Max.u64 = 1; 
l1gcache_68.FlushLineResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.FlushAllResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.Inv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
l1gcache_68.ForceInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.Fetch_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.FetchInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
l1gcache_68.FetchInvX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.ForwardFlush_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.UnblockFlush_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.NACK_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.AckPut_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.MSHR_occupancy : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 67143; SumSQ.u64 = 1667557; Count.u64 = 172531049; Min.u64 = 0; Max.u64 = 39; 
l1gcache_68.Bank_conflicts : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.default_stat : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.stateEvent_GetS_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 76; SumSQ.u64 = 76; Count.u64 = 76; Min.u64 = 1; Max.u64 = 1; 
l1gcache_69.stateEvent_GetS_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 69; SumSQ.u64 = 69; Count.u64 = 69; Min.u64 = 1; Max.u64 = 1; 
l1gcache_69.stateEvent_GetS_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.stateEvent_GetX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.stateEvent_GetX_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 37; SumSQ.u64 = 37; Count.u64 = 37; Min.u64 = 1; Max.u64 = 1; 
l1gcache_69.stateEvent_GetX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 10; SumSQ.u64 = 10; Count.u64 = 10; Min.u64 = 1; Max.u64 = 1; 
l1gcache_69.stateEvent_GetSX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.stateEvent_GetSX_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.stateEvent_GetSX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.stateEvent_GetSResp_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 43; SumSQ.u64 = 43; Count.u64 = 43; Min.u64 = 1; Max.u64 = 1; 
l1gcache_69.stateEvent_GetXResp_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 33; SumSQ.u64 = 33; Count.u64 = 33; Min.u64 = 1; Max.u64 = 1; 
l1gcache_69.stateEvent_GetXResp_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
l1gcache_69.stateEvent_GetXResp_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 35; SumSQ.u64 = 35; Count.u64 = 35; Min.u64 = 1; Max.u64 = 1; 
l1gcache_69.stateEvent_Inv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.stateEvent_Inv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.stateEvent_Inv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.stateEvent_Inv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.stateEvent_Inv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
l1gcache_69.stateEvent_Inv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.stateEvent_Inv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.stateEvent_FetchInvX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.stateEvent_FetchInvX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.stateEvent_FetchInvX_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.stateEvent_FetchInvX_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.stateEvent_FetchInvX_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.stateEvent_FetchInvX_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.stateEvent_Fetch_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.stateEvent_Fetch_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.stateEvent_Fetch_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.stateEvent_Fetch_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.stateEvent_Fetch_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.stateEvent_Fetch_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.stateEvent_Fetch_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.stateEvent_FetchInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.stateEvent_FetchInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.stateEvent_FetchInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
l1gcache_69.stateEvent_FetchInv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.stateEvent_FetchInv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.stateEvent_FetchInv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.stateEvent_FetchInv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.stateEvent_FetchInv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.stateEvent_ForceInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.stateEvent_ForceInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.stateEvent_ForceInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.stateEvent_ForceInv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.stateEvent_ForceInv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.stateEvent_ForceInv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.stateEvent_ForceInv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.stateEvent_ForceInv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.stateEvent_FlushLine_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.stateEvent_FlushLine_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.stateEvent_FlushLine_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.stateEvent_FlushLineInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.stateEvent_FlushLineInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.stateEvent_FlushLineInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.stateEvent_FlushLineResp_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.eventSent_GetS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 76; SumSQ.u64 = 76; Count.u64 = 76; Min.u64 = 1; Max.u64 = 1; 
l1gcache_69.eventSent_GetX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 37; SumSQ.u64 = 37; Count.u64 = 37; Min.u64 = 1; Max.u64 = 1; 
l1gcache_69.eventSent_GetSX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.eventSent_Write : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.eventSent_PutM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.eventSent_NACK : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.eventSent_FlushLine : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.eventSent_FlushLineInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.eventSent_FlushAll : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.eventSent_FetchResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
l1gcache_69.eventSent_FetchXResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.eventSent_AckInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
l1gcache_69.eventSent_AckFlush : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.eventSent_GetSResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 188; SumSQ.u64 = 188; Count.u64 = 188; Min.u64 = 1; Max.u64 = 1; 
l1gcache_69.eventSent_GetXResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.eventSent_WriteResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 80; SumSQ.u64 = 80; Count.u64 = 80; Min.u64 = 1; Max.u64 = 1; 
l1gcache_69.eventSent_FlushLineResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.eventSent_FlushAllResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.eventSent_Put : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.eventSent_Get : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.eventSent_AckMove : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.eventSent_CustomReq : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.eventSent_CustomResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.eventSent_CustomAck : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.EventStalledForLockedCacheline : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.evict_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 76; SumSQ.u64 = 76; Count.u64 = 76; Min.u64 = 1; Max.u64 = 1; 
l1gcache_69.evict_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.evict_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.evict_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.evict_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.evict_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.evict_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.latency_GetS_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 45578; SumSQ.u64 = 76398742; Count.u64 = 112; Min.u64 = 29; Max.u64 = 1989; 
l1gcache_69.latency_GetS_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 22704; SumSQ.u64 = 13868250; Count.u64 = 76; Min.u64 = 152; Max.u64 = 1821; 
l1gcache_69.latency_GetX_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2057; SumSQ.u64 = 214319; Count.u64 = 43; Min.u64 = 29; Max.u64 = 204; 
l1gcache_69.latency_GetX_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.latency_GetX_upgrade : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 8257; SumSQ.u64 = 1842979; Count.u64 = 37; Min.u64 = 208; Max.u64 = 226; 
l1gcache_69.latency_GetSX_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.latency_GetSX_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.latency_GetSX_upgrade : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.latency_FlushLine : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.latency_FlushLine_fail : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.latency_FlushLineInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.latency_FlushLineInv_fail : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.latency_FlushAll : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.GetSHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 75; SumSQ.u64 = 75; Count.u64 = 75; Min.u64 = 1; Max.u64 = 1; 
l1gcache_69.GetXHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 38; SumSQ.u64 = 38; Count.u64 = 38; Min.u64 = 1; Max.u64 = 1; 
l1gcache_69.GetSXHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.GetSHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 37; SumSQ.u64 = 37; Count.u64 = 37; Min.u64 = 1; Max.u64 = 1; 
l1gcache_69.GetXHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 5; SumSQ.u64 = 5; Count.u64 = 5; Min.u64 = 1; Max.u64 = 1; 
l1gcache_69.GetSXHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.GetSMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 76; SumSQ.u64 = 76; Count.u64 = 76; Min.u64 = 1; Max.u64 = 1; 
l1gcache_69.GetXMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 37; SumSQ.u64 = 37; Count.u64 = 37; Min.u64 = 1; Max.u64 = 1; 
l1gcache_69.GetSXMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.GetSMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.GetXMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.GetSXMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.CacheHits : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 155; SumSQ.u64 = 155; Count.u64 = 155; Min.u64 = 1; Max.u64 = 1; 
l1gcache_69.CacheMisses : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 113; SumSQ.u64 = 113; Count.u64 = 113; Min.u64 = 1; Max.u64 = 1; 
l1gcache_69.stateEvent_AckPut_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.eventSent_PutS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.eventSent_PutE : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.stateEvent_GetS_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 43; SumSQ.u64 = 43; Count.u64 = 43; Min.u64 = 1; Max.u64 = 1; 
l1gcache_69.stateEvent_GetX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 33; SumSQ.u64 = 33; Count.u64 = 33; Min.u64 = 1; Max.u64 = 1; 
l1gcache_69.stateEvent_GetSX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.stateEvent_FlushLine_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.stateEvent_FlushLineInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.stateEvent_FetchInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.stateEvent_ForceInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.stateEvent_FetchInvX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.evict_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.TotalEventsReceived : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 385; SumSQ.u64 = 385; Count.u64 = 385; Min.u64 = 1; Max.u64 = 1; 
l1gcache_69.TotalEventsReplayed : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 42; SumSQ.u64 = 42; Count.u64 = 42; Min.u64 = 1; Max.u64 = 1; 
l1gcache_69.Put_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.Get_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.AckMove_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.GetS_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.Write_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.GetSX_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.GetSResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.WriteResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.CustomReq_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.CustomResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.CustomAck_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.NULLCMD_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.GetS_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 188; SumSQ.u64 = 188; Count.u64 = 188; Min.u64 = 1; Max.u64 = 1; 
l1gcache_69.GetX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.GetSX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.Write_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 80; SumSQ.u64 = 80; Count.u64 = 80; Min.u64 = 1; Max.u64 = 1; 
l1gcache_69.FlushLine_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.FlushLineInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.FlushAll_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.GetSResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 43; SumSQ.u64 = 43; Count.u64 = 43; Min.u64 = 1; Max.u64 = 1; 
l1gcache_69.GetXResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 70; SumSQ.u64 = 70; Count.u64 = 70; Min.u64 = 1; Max.u64 = 1; 
l1gcache_69.FlushLineResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.FlushAllResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.Inv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
l1gcache_69.ForceInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.Fetch_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.FetchInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
l1gcache_69.FetchInvX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.ForwardFlush_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.UnblockFlush_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.NACK_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.AckPut_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.MSHR_occupancy : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 67947; SumSQ.u64 = 1688231; Count.u64 = 172531049; Min.u64 = 0; Max.u64 = 40; 
l1gcache_69.Bank_conflicts : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.default_stat : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.stateEvent_GetS_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 76; SumSQ.u64 = 76; Count.u64 = 76; Min.u64 = 1; Max.u64 = 1; 
l1gcache_70.stateEvent_GetS_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 69; SumSQ.u64 = 69; Count.u64 = 69; Min.u64 = 1; Max.u64 = 1; 
l1gcache_70.stateEvent_GetS_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.stateEvent_GetX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.stateEvent_GetX_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 37; SumSQ.u64 = 37; Count.u64 = 37; Min.u64 = 1; Max.u64 = 1; 
l1gcache_70.stateEvent_GetX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 10; SumSQ.u64 = 10; Count.u64 = 10; Min.u64 = 1; Max.u64 = 1; 
l1gcache_70.stateEvent_GetSX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.stateEvent_GetSX_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.stateEvent_GetSX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.stateEvent_GetSResp_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 43; SumSQ.u64 = 43; Count.u64 = 43; Min.u64 = 1; Max.u64 = 1; 
l1gcache_70.stateEvent_GetXResp_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 33; SumSQ.u64 = 33; Count.u64 = 33; Min.u64 = 1; Max.u64 = 1; 
l1gcache_70.stateEvent_GetXResp_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
l1gcache_70.stateEvent_GetXResp_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 35; SumSQ.u64 = 35; Count.u64 = 35; Min.u64 = 1; Max.u64 = 1; 
l1gcache_70.stateEvent_Inv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.stateEvent_Inv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.stateEvent_Inv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.stateEvent_Inv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.stateEvent_Inv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
l1gcache_70.stateEvent_Inv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.stateEvent_Inv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.stateEvent_FetchInvX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.stateEvent_FetchInvX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.stateEvent_FetchInvX_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.stateEvent_FetchInvX_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.stateEvent_FetchInvX_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.stateEvent_FetchInvX_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.stateEvent_Fetch_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.stateEvent_Fetch_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.stateEvent_Fetch_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.stateEvent_Fetch_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.stateEvent_Fetch_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.stateEvent_Fetch_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.stateEvent_Fetch_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.stateEvent_FetchInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.stateEvent_FetchInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.stateEvent_FetchInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
l1gcache_70.stateEvent_FetchInv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.stateEvent_FetchInv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.stateEvent_FetchInv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.stateEvent_FetchInv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.stateEvent_FetchInv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.stateEvent_ForceInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.stateEvent_ForceInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.stateEvent_ForceInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.stateEvent_ForceInv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.stateEvent_ForceInv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.stateEvent_ForceInv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.stateEvent_ForceInv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.stateEvent_ForceInv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.stateEvent_FlushLine_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.stateEvent_FlushLine_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.stateEvent_FlushLine_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.stateEvent_FlushLineInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.stateEvent_FlushLineInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.stateEvent_FlushLineInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.stateEvent_FlushLineResp_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.eventSent_GetS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 76; SumSQ.u64 = 76; Count.u64 = 76; Min.u64 = 1; Max.u64 = 1; 
l1gcache_70.eventSent_GetX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 37; SumSQ.u64 = 37; Count.u64 = 37; Min.u64 = 1; Max.u64 = 1; 
l1gcache_70.eventSent_GetSX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.eventSent_Write : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.eventSent_PutM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.eventSent_NACK : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.eventSent_FlushLine : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.eventSent_FlushLineInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.eventSent_FlushAll : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.eventSent_FetchResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
l1gcache_70.eventSent_FetchXResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.eventSent_AckInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
l1gcache_70.eventSent_AckFlush : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.eventSent_GetSResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 188; SumSQ.u64 = 188; Count.u64 = 188; Min.u64 = 1; Max.u64 = 1; 
l1gcache_70.eventSent_GetXResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.eventSent_WriteResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 80; SumSQ.u64 = 80; Count.u64 = 80; Min.u64 = 1; Max.u64 = 1; 
l1gcache_70.eventSent_FlushLineResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.eventSent_FlushAllResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.eventSent_Put : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.eventSent_Get : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.eventSent_AckMove : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.eventSent_CustomReq : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.eventSent_CustomResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.eventSent_CustomAck : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.EventStalledForLockedCacheline : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.evict_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 76; SumSQ.u64 = 76; Count.u64 = 76; Min.u64 = 1; Max.u64 = 1; 
l1gcache_70.evict_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.evict_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.evict_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.evict_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.evict_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.evict_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.latency_GetS_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 46298; SumSQ.u64 = 79028860; Count.u64 = 112; Min.u64 = 29; Max.u64 = 2022; 
l1gcache_70.latency_GetS_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 22812; SumSQ.u64 = 14231216; Count.u64 = 76; Min.u64 = 147; Max.u64 = 1854; 
l1gcache_70.latency_GetX_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2052; SumSQ.u64 = 212086; Count.u64 = 43; Min.u64 = 29; Max.u64 = 203; 
l1gcache_70.latency_GetX_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.latency_GetX_upgrade : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 8231; SumSQ.u64 = 1831873; Count.u64 = 37; Min.u64 = 198; Max.u64 = 225; 
l1gcache_70.latency_GetSX_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.latency_GetSX_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.latency_GetSX_upgrade : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.latency_FlushLine : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.latency_FlushLine_fail : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.latency_FlushLineInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.latency_FlushLineInv_fail : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.latency_FlushAll : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.GetSHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 75; SumSQ.u64 = 75; Count.u64 = 75; Min.u64 = 1; Max.u64 = 1; 
l1gcache_70.GetXHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 38; SumSQ.u64 = 38; Count.u64 = 38; Min.u64 = 1; Max.u64 = 1; 
l1gcache_70.GetSXHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.GetSHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 37; SumSQ.u64 = 37; Count.u64 = 37; Min.u64 = 1; Max.u64 = 1; 
l1gcache_70.GetXHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 5; SumSQ.u64 = 5; Count.u64 = 5; Min.u64 = 1; Max.u64 = 1; 
l1gcache_70.GetSXHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.GetSMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 76; SumSQ.u64 = 76; Count.u64 = 76; Min.u64 = 1; Max.u64 = 1; 
l1gcache_70.GetXMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 37; SumSQ.u64 = 37; Count.u64 = 37; Min.u64 = 1; Max.u64 = 1; 
l1gcache_70.GetSXMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.GetSMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.GetXMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.GetSXMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.CacheHits : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 155; SumSQ.u64 = 155; Count.u64 = 155; Min.u64 = 1; Max.u64 = 1; 
l1gcache_70.CacheMisses : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 113; SumSQ.u64 = 113; Count.u64 = 113; Min.u64 = 1; Max.u64 = 1; 
l1gcache_70.stateEvent_AckPut_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.eventSent_PutS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.eventSent_PutE : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.stateEvent_GetS_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 43; SumSQ.u64 = 43; Count.u64 = 43; Min.u64 = 1; Max.u64 = 1; 
l1gcache_70.stateEvent_GetX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 33; SumSQ.u64 = 33; Count.u64 = 33; Min.u64 = 1; Max.u64 = 1; 
l1gcache_70.stateEvent_GetSX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.stateEvent_FlushLine_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.stateEvent_FlushLineInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.stateEvent_FetchInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.stateEvent_ForceInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.stateEvent_FetchInvX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.evict_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.TotalEventsReceived : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 385; SumSQ.u64 = 385; Count.u64 = 385; Min.u64 = 1; Max.u64 = 1; 
l1gcache_70.TotalEventsReplayed : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 42; SumSQ.u64 = 42; Count.u64 = 42; Min.u64 = 1; Max.u64 = 1; 
l1gcache_70.Put_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.Get_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.AckMove_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.GetS_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.Write_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.GetSX_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.GetSResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.WriteResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.CustomReq_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.CustomResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.CustomAck_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.NULLCMD_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.GetS_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 188; SumSQ.u64 = 188; Count.u64 = 188; Min.u64 = 1; Max.u64 = 1; 
l1gcache_70.GetX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.GetSX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.Write_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 80; SumSQ.u64 = 80; Count.u64 = 80; Min.u64 = 1; Max.u64 = 1; 
l1gcache_70.FlushLine_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.FlushLineInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.FlushAll_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.GetSResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 43; SumSQ.u64 = 43; Count.u64 = 43; Min.u64 = 1; Max.u64 = 1; 
l1gcache_70.GetXResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 70; SumSQ.u64 = 70; Count.u64 = 70; Min.u64 = 1; Max.u64 = 1; 
l1gcache_70.FlushLineResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.FlushAllResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.Inv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
l1gcache_70.ForceInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.Fetch_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.FetchInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
l1gcache_70.FetchInvX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.ForwardFlush_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.UnblockFlush_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.NACK_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.AckPut_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.MSHR_occupancy : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 68720; SumSQ.u64 = 1706604; Count.u64 = 172531049; Min.u64 = 0; Max.u64 = 40; 
l1gcache_70.Bank_conflicts : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.default_stat : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.stateEvent_GetS_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 76; SumSQ.u64 = 76; Count.u64 = 76; Min.u64 = 1; Max.u64 = 1; 
l1gcache_71.stateEvent_GetS_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 69; SumSQ.u64 = 69; Count.u64 = 69; Min.u64 = 1; Max.u64 = 1; 
l1gcache_71.stateEvent_GetS_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.stateEvent_GetX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.stateEvent_GetX_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 37; SumSQ.u64 = 37; Count.u64 = 37; Min.u64 = 1; Max.u64 = 1; 
l1gcache_71.stateEvent_GetX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 10; SumSQ.u64 = 10; Count.u64 = 10; Min.u64 = 1; Max.u64 = 1; 
l1gcache_71.stateEvent_GetSX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.stateEvent_GetSX_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.stateEvent_GetSX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.stateEvent_GetSResp_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 43; SumSQ.u64 = 43; Count.u64 = 43; Min.u64 = 1; Max.u64 = 1; 
l1gcache_71.stateEvent_GetXResp_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 33; SumSQ.u64 = 33; Count.u64 = 33; Min.u64 = 1; Max.u64 = 1; 
l1gcache_71.stateEvent_GetXResp_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
l1gcache_71.stateEvent_GetXResp_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 35; SumSQ.u64 = 35; Count.u64 = 35; Min.u64 = 1; Max.u64 = 1; 
l1gcache_71.stateEvent_Inv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.stateEvent_Inv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.stateEvent_Inv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.stateEvent_Inv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.stateEvent_Inv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
l1gcache_71.stateEvent_Inv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.stateEvent_Inv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.stateEvent_FetchInvX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.stateEvent_FetchInvX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.stateEvent_FetchInvX_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.stateEvent_FetchInvX_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.stateEvent_FetchInvX_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.stateEvent_FetchInvX_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.stateEvent_Fetch_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.stateEvent_Fetch_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.stateEvent_Fetch_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.stateEvent_Fetch_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.stateEvent_Fetch_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.stateEvent_Fetch_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.stateEvent_Fetch_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.stateEvent_FetchInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.stateEvent_FetchInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.stateEvent_FetchInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
l1gcache_71.stateEvent_FetchInv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.stateEvent_FetchInv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.stateEvent_FetchInv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.stateEvent_FetchInv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.stateEvent_FetchInv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.stateEvent_ForceInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.stateEvent_ForceInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.stateEvent_ForceInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.stateEvent_ForceInv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.stateEvent_ForceInv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.stateEvent_ForceInv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.stateEvent_ForceInv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.stateEvent_ForceInv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.stateEvent_FlushLine_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.stateEvent_FlushLine_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.stateEvent_FlushLine_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.stateEvent_FlushLineInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.stateEvent_FlushLineInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.stateEvent_FlushLineInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.stateEvent_FlushLineResp_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.eventSent_GetS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 76; SumSQ.u64 = 76; Count.u64 = 76; Min.u64 = 1; Max.u64 = 1; 
l1gcache_71.eventSent_GetX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 37; SumSQ.u64 = 37; Count.u64 = 37; Min.u64 = 1; Max.u64 = 1; 
l1gcache_71.eventSent_GetSX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.eventSent_Write : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.eventSent_PutM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.eventSent_NACK : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.eventSent_FlushLine : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.eventSent_FlushLineInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.eventSent_FlushAll : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.eventSent_FetchResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
l1gcache_71.eventSent_FetchXResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.eventSent_AckInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
l1gcache_71.eventSent_AckFlush : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.eventSent_GetSResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 188; SumSQ.u64 = 188; Count.u64 = 188; Min.u64 = 1; Max.u64 = 1; 
l1gcache_71.eventSent_GetXResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.eventSent_WriteResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 80; SumSQ.u64 = 80; Count.u64 = 80; Min.u64 = 1; Max.u64 = 1; 
l1gcache_71.eventSent_FlushLineResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.eventSent_FlushAllResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.eventSent_Put : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.eventSent_Get : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.eventSent_AckMove : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.eventSent_CustomReq : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.eventSent_CustomResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.eventSent_CustomAck : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.EventStalledForLockedCacheline : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.evict_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 76; SumSQ.u64 = 76; Count.u64 = 76; Min.u64 = 1; Max.u64 = 1; 
l1gcache_71.evict_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.evict_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.evict_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.evict_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.evict_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.evict_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.latency_GetS_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 46925; SumSQ.u64 = 81580841; Count.u64 = 112; Min.u64 = 29; Max.u64 = 2053; 
l1gcache_71.latency_GetS_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 22925; SumSQ.u64 = 14586139; Count.u64 = 76; Min.u64 = 149; Max.u64 = 1885; 
l1gcache_71.latency_GetX_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2053; SumSQ.u64 = 212599; Count.u64 = 43; Min.u64 = 29; Max.u64 = 201; 
l1gcache_71.latency_GetX_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.latency_GetX_upgrade : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 8239; SumSQ.u64 = 1835179; Count.u64 = 37; Min.u64 = 202; Max.u64 = 225; 
l1gcache_71.latency_GetSX_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.latency_GetSX_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.latency_GetSX_upgrade : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.latency_FlushLine : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.latency_FlushLine_fail : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.latency_FlushLineInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.latency_FlushLineInv_fail : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.latency_FlushAll : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.GetSHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 75; SumSQ.u64 = 75; Count.u64 = 75; Min.u64 = 1; Max.u64 = 1; 
l1gcache_71.GetXHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 38; SumSQ.u64 = 38; Count.u64 = 38; Min.u64 = 1; Max.u64 = 1; 
l1gcache_71.GetSXHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.GetSHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 37; SumSQ.u64 = 37; Count.u64 = 37; Min.u64 = 1; Max.u64 = 1; 
l1gcache_71.GetXHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 5; SumSQ.u64 = 5; Count.u64 = 5; Min.u64 = 1; Max.u64 = 1; 
l1gcache_71.GetSXHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.GetSMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 76; SumSQ.u64 = 76; Count.u64 = 76; Min.u64 = 1; Max.u64 = 1; 
l1gcache_71.GetXMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 37; SumSQ.u64 = 37; Count.u64 = 37; Min.u64 = 1; Max.u64 = 1; 
l1gcache_71.GetSXMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.GetSMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.GetXMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.GetSXMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.CacheHits : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 155; SumSQ.u64 = 155; Count.u64 = 155; Min.u64 = 1; Max.u64 = 1; 
l1gcache_71.CacheMisses : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 113; SumSQ.u64 = 113; Count.u64 = 113; Min.u64 = 1; Max.u64 = 1; 
l1gcache_71.stateEvent_AckPut_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.eventSent_PutS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.eventSent_PutE : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.stateEvent_GetS_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 43; SumSQ.u64 = 43; Count.u64 = 43; Min.u64 = 1; Max.u64 = 1; 
l1gcache_71.stateEvent_GetX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 33; SumSQ.u64 = 33; Count.u64 = 33; Min.u64 = 1; Max.u64 = 1; 
l1gcache_71.stateEvent_GetSX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.stateEvent_FlushLine_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.stateEvent_FlushLineInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.stateEvent_FetchInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.stateEvent_ForceInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.stateEvent_FetchInvX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.evict_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.TotalEventsReceived : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 385; SumSQ.u64 = 385; Count.u64 = 385; Min.u64 = 1; Max.u64 = 1; 
l1gcache_71.TotalEventsReplayed : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 42; SumSQ.u64 = 42; Count.u64 = 42; Min.u64 = 1; Max.u64 = 1; 
l1gcache_71.Put_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.Get_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.AckMove_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.GetS_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.Write_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.GetSX_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.GetSResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.WriteResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.CustomReq_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.CustomResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.CustomAck_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.NULLCMD_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.GetS_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 188; SumSQ.u64 = 188; Count.u64 = 188; Min.u64 = 1; Max.u64 = 1; 
l1gcache_71.GetX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.GetSX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.Write_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 80; SumSQ.u64 = 80; Count.u64 = 80; Min.u64 = 1; Max.u64 = 1; 
l1gcache_71.FlushLine_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.FlushLineInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.FlushAll_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.GetSResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 43; SumSQ.u64 = 43; Count.u64 = 43; Min.u64 = 1; Max.u64 = 1; 
l1gcache_71.GetXResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 70; SumSQ.u64 = 70; Count.u64 = 70; Min.u64 = 1; Max.u64 = 1; 
l1gcache_71.FlushLineResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.FlushAllResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.Inv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
l1gcache_71.ForceInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.Fetch_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.FetchInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
l1gcache_71.FetchInvX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.ForwardFlush_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.UnblockFlush_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.NACK_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.AckPut_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.MSHR_occupancy : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 69488; SumSQ.u64 = 1726758; Count.u64 = 172531049; Min.u64 = 0; Max.u64 = 40; 
l1gcache_71.Bank_conflicts : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.default_stat : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.stateEvent_GetS_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 76; SumSQ.u64 = 76; Count.u64 = 76; Min.u64 = 1; Max.u64 = 1; 
l1gcache_72.stateEvent_GetS_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 69; SumSQ.u64 = 69; Count.u64 = 69; Min.u64 = 1; Max.u64 = 1; 
l1gcache_72.stateEvent_GetS_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.stateEvent_GetX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.stateEvent_GetX_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 37; SumSQ.u64 = 37; Count.u64 = 37; Min.u64 = 1; Max.u64 = 1; 
l1gcache_72.stateEvent_GetX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 10; SumSQ.u64 = 10; Count.u64 = 10; Min.u64 = 1; Max.u64 = 1; 
l1gcache_72.stateEvent_GetSX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.stateEvent_GetSX_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.stateEvent_GetSX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.stateEvent_GetSResp_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 43; SumSQ.u64 = 43; Count.u64 = 43; Min.u64 = 1; Max.u64 = 1; 
l1gcache_72.stateEvent_GetXResp_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 33; SumSQ.u64 = 33; Count.u64 = 33; Min.u64 = 1; Max.u64 = 1; 
l1gcache_72.stateEvent_GetXResp_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
l1gcache_72.stateEvent_GetXResp_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 35; SumSQ.u64 = 35; Count.u64 = 35; Min.u64 = 1; Max.u64 = 1; 
l1gcache_72.stateEvent_Inv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.stateEvent_Inv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.stateEvent_Inv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.stateEvent_Inv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.stateEvent_Inv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
l1gcache_72.stateEvent_Inv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.stateEvent_Inv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.stateEvent_FetchInvX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.stateEvent_FetchInvX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.stateEvent_FetchInvX_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.stateEvent_FetchInvX_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.stateEvent_FetchInvX_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.stateEvent_FetchInvX_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.stateEvent_Fetch_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.stateEvent_Fetch_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.stateEvent_Fetch_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.stateEvent_Fetch_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.stateEvent_Fetch_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.stateEvent_Fetch_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.stateEvent_Fetch_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.stateEvent_FetchInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.stateEvent_FetchInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.stateEvent_FetchInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
l1gcache_72.stateEvent_FetchInv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.stateEvent_FetchInv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.stateEvent_FetchInv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.stateEvent_FetchInv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.stateEvent_FetchInv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.stateEvent_ForceInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.stateEvent_ForceInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.stateEvent_ForceInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.stateEvent_ForceInv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.stateEvent_ForceInv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.stateEvent_ForceInv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.stateEvent_ForceInv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.stateEvent_ForceInv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.stateEvent_FlushLine_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.stateEvent_FlushLine_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.stateEvent_FlushLine_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.stateEvent_FlushLineInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.stateEvent_FlushLineInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.stateEvent_FlushLineInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.stateEvent_FlushLineResp_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.eventSent_GetS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 76; SumSQ.u64 = 76; Count.u64 = 76; Min.u64 = 1; Max.u64 = 1; 
l1gcache_72.eventSent_GetX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 37; SumSQ.u64 = 37; Count.u64 = 37; Min.u64 = 1; Max.u64 = 1; 
l1gcache_72.eventSent_GetSX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.eventSent_Write : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.eventSent_PutM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.eventSent_NACK : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.eventSent_FlushLine : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.eventSent_FlushLineInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.eventSent_FlushAll : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.eventSent_FetchResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
l1gcache_72.eventSent_FetchXResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.eventSent_AckInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
l1gcache_72.eventSent_AckFlush : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.eventSent_GetSResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 188; SumSQ.u64 = 188; Count.u64 = 188; Min.u64 = 1; Max.u64 = 1; 
l1gcache_72.eventSent_GetXResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.eventSent_WriteResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 80; SumSQ.u64 = 80; Count.u64 = 80; Min.u64 = 1; Max.u64 = 1; 
l1gcache_72.eventSent_FlushLineResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.eventSent_FlushAllResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.eventSent_Put : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.eventSent_Get : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.eventSent_AckMove : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.eventSent_CustomReq : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.eventSent_CustomResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.eventSent_CustomAck : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.EventStalledForLockedCacheline : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.evict_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 76; SumSQ.u64 = 76; Count.u64 = 76; Min.u64 = 1; Max.u64 = 1; 
l1gcache_72.evict_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.evict_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.evict_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.evict_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.evict_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.evict_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.latency_GetS_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 47633; SumSQ.u64 = 84328045; Count.u64 = 112; Min.u64 = 29; Max.u64 = 2086; 
l1gcache_72.latency_GetS_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 22990; SumSQ.u64 = 14942560; Count.u64 = 76; Min.u64 = 147; Max.u64 = 1918; 
l1gcache_72.latency_GetX_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2066; SumSQ.u64 = 217198; Count.u64 = 43; Min.u64 = 29; Max.u64 = 202; 
l1gcache_72.latency_GetX_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.latency_GetX_upgrade : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 8237; SumSQ.u64 = 1834445; Count.u64 = 37; Min.u64 = 200; Max.u64 = 225; 
l1gcache_72.latency_GetSX_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.latency_GetSX_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.latency_GetSX_upgrade : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.latency_FlushLine : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.latency_FlushLine_fail : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.latency_FlushLineInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.latency_FlushLineInv_fail : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.latency_FlushAll : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.GetSHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 75; SumSQ.u64 = 75; Count.u64 = 75; Min.u64 = 1; Max.u64 = 1; 
l1gcache_72.GetXHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 38; SumSQ.u64 = 38; Count.u64 = 38; Min.u64 = 1; Max.u64 = 1; 
l1gcache_72.GetSXHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.GetSHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 37; SumSQ.u64 = 37; Count.u64 = 37; Min.u64 = 1; Max.u64 = 1; 
l1gcache_72.GetXHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 5; SumSQ.u64 = 5; Count.u64 = 5; Min.u64 = 1; Max.u64 = 1; 
l1gcache_72.GetSXHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.GetSMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 76; SumSQ.u64 = 76; Count.u64 = 76; Min.u64 = 1; Max.u64 = 1; 
l1gcache_72.GetXMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 37; SumSQ.u64 = 37; Count.u64 = 37; Min.u64 = 1; Max.u64 = 1; 
l1gcache_72.GetSXMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.GetSMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.GetXMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.GetSXMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.CacheHits : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 155; SumSQ.u64 = 155; Count.u64 = 155; Min.u64 = 1; Max.u64 = 1; 
l1gcache_72.CacheMisses : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 113; SumSQ.u64 = 113; Count.u64 = 113; Min.u64 = 1; Max.u64 = 1; 
l1gcache_72.stateEvent_AckPut_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.eventSent_PutS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.eventSent_PutE : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.stateEvent_GetS_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 43; SumSQ.u64 = 43; Count.u64 = 43; Min.u64 = 1; Max.u64 = 1; 
l1gcache_72.stateEvent_GetX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 33; SumSQ.u64 = 33; Count.u64 = 33; Min.u64 = 1; Max.u64 = 1; 
l1gcache_72.stateEvent_GetSX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.stateEvent_FlushLine_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.stateEvent_FlushLineInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.stateEvent_FetchInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.stateEvent_ForceInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.stateEvent_FetchInvX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.evict_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.TotalEventsReceived : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 385; SumSQ.u64 = 385; Count.u64 = 385; Min.u64 = 1; Max.u64 = 1; 
l1gcache_72.TotalEventsReplayed : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 42; SumSQ.u64 = 42; Count.u64 = 42; Min.u64 = 1; Max.u64 = 1; 
l1gcache_72.Put_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.Get_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.AckMove_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.GetS_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.Write_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.GetSX_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.GetSResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.WriteResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.CustomReq_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.CustomResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.CustomAck_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.NULLCMD_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.GetS_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 188; SumSQ.u64 = 188; Count.u64 = 188; Min.u64 = 1; Max.u64 = 1; 
l1gcache_72.GetX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.GetSX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.Write_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 80; SumSQ.u64 = 80; Count.u64 = 80; Min.u64 = 1; Max.u64 = 1; 
l1gcache_72.FlushLine_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.FlushLineInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.FlushAll_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.GetSResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 43; SumSQ.u64 = 43; Count.u64 = 43; Min.u64 = 1; Max.u64 = 1; 
l1gcache_72.GetXResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 70; SumSQ.u64 = 70; Count.u64 = 70; Min.u64 = 1; Max.u64 = 1; 
l1gcache_72.FlushLineResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.FlushAllResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.Inv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
l1gcache_72.ForceInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.Fetch_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.FetchInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
l1gcache_72.FetchInvX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.ForwardFlush_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.UnblockFlush_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.NACK_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.AckPut_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.MSHR_occupancy : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 70275; SumSQ.u64 = 1743795; Count.u64 = 172531049; Min.u64 = 0; Max.u64 = 39; 
l1gcache_72.Bank_conflicts : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.default_stat : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.stateEvent_GetS_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 76; SumSQ.u64 = 76; Count.u64 = 76; Min.u64 = 1; Max.u64 = 1; 
l1gcache_73.stateEvent_GetS_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 69; SumSQ.u64 = 69; Count.u64 = 69; Min.u64 = 1; Max.u64 = 1; 
l1gcache_73.stateEvent_GetS_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.stateEvent_GetX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.stateEvent_GetX_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 37; SumSQ.u64 = 37; Count.u64 = 37; Min.u64 = 1; Max.u64 = 1; 
l1gcache_73.stateEvent_GetX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 10; SumSQ.u64 = 10; Count.u64 = 10; Min.u64 = 1; Max.u64 = 1; 
l1gcache_73.stateEvent_GetSX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.stateEvent_GetSX_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.stateEvent_GetSX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.stateEvent_GetSResp_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 43; SumSQ.u64 = 43; Count.u64 = 43; Min.u64 = 1; Max.u64 = 1; 
l1gcache_73.stateEvent_GetXResp_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 33; SumSQ.u64 = 33; Count.u64 = 33; Min.u64 = 1; Max.u64 = 1; 
l1gcache_73.stateEvent_GetXResp_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
l1gcache_73.stateEvent_GetXResp_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 35; SumSQ.u64 = 35; Count.u64 = 35; Min.u64 = 1; Max.u64 = 1; 
l1gcache_73.stateEvent_Inv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.stateEvent_Inv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.stateEvent_Inv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.stateEvent_Inv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.stateEvent_Inv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
l1gcache_73.stateEvent_Inv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.stateEvent_Inv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.stateEvent_FetchInvX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.stateEvent_FetchInvX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.stateEvent_FetchInvX_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.stateEvent_FetchInvX_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.stateEvent_FetchInvX_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.stateEvent_FetchInvX_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.stateEvent_Fetch_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.stateEvent_Fetch_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.stateEvent_Fetch_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.stateEvent_Fetch_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.stateEvent_Fetch_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.stateEvent_Fetch_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.stateEvent_Fetch_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.stateEvent_FetchInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.stateEvent_FetchInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.stateEvent_FetchInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
l1gcache_73.stateEvent_FetchInv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.stateEvent_FetchInv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.stateEvent_FetchInv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.stateEvent_FetchInv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.stateEvent_FetchInv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.stateEvent_ForceInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.stateEvent_ForceInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.stateEvent_ForceInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.stateEvent_ForceInv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.stateEvent_ForceInv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.stateEvent_ForceInv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.stateEvent_ForceInv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.stateEvent_ForceInv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.stateEvent_FlushLine_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.stateEvent_FlushLine_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.stateEvent_FlushLine_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.stateEvent_FlushLineInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.stateEvent_FlushLineInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.stateEvent_FlushLineInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.stateEvent_FlushLineResp_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.eventSent_GetS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 76; SumSQ.u64 = 76; Count.u64 = 76; Min.u64 = 1; Max.u64 = 1; 
l1gcache_73.eventSent_GetX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 37; SumSQ.u64 = 37; Count.u64 = 37; Min.u64 = 1; Max.u64 = 1; 
l1gcache_73.eventSent_GetSX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.eventSent_Write : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.eventSent_PutM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.eventSent_NACK : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.eventSent_FlushLine : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.eventSent_FlushLineInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.eventSent_FlushAll : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.eventSent_FetchResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
l1gcache_73.eventSent_FetchXResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.eventSent_AckInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
l1gcache_73.eventSent_AckFlush : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.eventSent_GetSResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 188; SumSQ.u64 = 188; Count.u64 = 188; Min.u64 = 1; Max.u64 = 1; 
l1gcache_73.eventSent_GetXResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.eventSent_WriteResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 80; SumSQ.u64 = 80; Count.u64 = 80; Min.u64 = 1; Max.u64 = 1; 
l1gcache_73.eventSent_FlushLineResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.eventSent_FlushAllResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.eventSent_Put : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.eventSent_Get : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.eventSent_AckMove : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.eventSent_CustomReq : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.eventSent_CustomResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.eventSent_CustomAck : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.EventStalledForLockedCacheline : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.evict_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 76; SumSQ.u64 = 76; Count.u64 = 76; Min.u64 = 1; Max.u64 = 1; 
l1gcache_73.evict_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.evict_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.evict_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.evict_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.evict_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.evict_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.latency_GetS_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 48265; SumSQ.u64 = 86940189; Count.u64 = 112; Min.u64 = 29; Max.u64 = 2117; 
l1gcache_73.latency_GetS_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 23130; SumSQ.u64 = 15320286; Count.u64 = 76; Min.u64 = 152; Max.u64 = 1949; 
l1gcache_73.latency_GetX_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2055; SumSQ.u64 = 213011; Count.u64 = 43; Min.u64 = 29; Max.u64 = 200; 
l1gcache_73.latency_GetX_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.latency_GetX_upgrade : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 8249; SumSQ.u64 = 1839467; Count.u64 = 37; Min.u64 = 207; Max.u64 = 225; 
l1gcache_73.latency_GetSX_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.latency_GetSX_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.latency_GetSX_upgrade : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.latency_FlushLine : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.latency_FlushLine_fail : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.latency_FlushLineInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.latency_FlushLineInv_fail : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.latency_FlushAll : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.GetSHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 75; SumSQ.u64 = 75; Count.u64 = 75; Min.u64 = 1; Max.u64 = 1; 
l1gcache_73.GetXHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 38; SumSQ.u64 = 38; Count.u64 = 38; Min.u64 = 1; Max.u64 = 1; 
l1gcache_73.GetSXHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.GetSHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 37; SumSQ.u64 = 37; Count.u64 = 37; Min.u64 = 1; Max.u64 = 1; 
l1gcache_73.GetXHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 5; SumSQ.u64 = 5; Count.u64 = 5; Min.u64 = 1; Max.u64 = 1; 
l1gcache_73.GetSXHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.GetSMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 76; SumSQ.u64 = 76; Count.u64 = 76; Min.u64 = 1; Max.u64 = 1; 
l1gcache_73.GetXMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 37; SumSQ.u64 = 37; Count.u64 = 37; Min.u64 = 1; Max.u64 = 1; 
l1gcache_73.GetSXMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.GetSMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.GetXMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.GetSXMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.CacheHits : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 155; SumSQ.u64 = 155; Count.u64 = 155; Min.u64 = 1; Max.u64 = 1; 
l1gcache_73.CacheMisses : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 113; SumSQ.u64 = 113; Count.u64 = 113; Min.u64 = 1; Max.u64 = 1; 
l1gcache_73.stateEvent_AckPut_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.eventSent_PutS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.eventSent_PutE : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.stateEvent_GetS_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 43; SumSQ.u64 = 43; Count.u64 = 43; Min.u64 = 1; Max.u64 = 1; 
l1gcache_73.stateEvent_GetX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 33; SumSQ.u64 = 33; Count.u64 = 33; Min.u64 = 1; Max.u64 = 1; 
l1gcache_73.stateEvent_GetSX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.stateEvent_FlushLine_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.stateEvent_FlushLineInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.stateEvent_FetchInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.stateEvent_ForceInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.stateEvent_FetchInvX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.evict_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.TotalEventsReceived : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 385; SumSQ.u64 = 385; Count.u64 = 385; Min.u64 = 1; Max.u64 = 1; 
l1gcache_73.TotalEventsReplayed : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 42; SumSQ.u64 = 42; Count.u64 = 42; Min.u64 = 1; Max.u64 = 1; 
l1gcache_73.Put_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.Get_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.AckMove_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.GetS_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.Write_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.GetSX_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.GetSResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.WriteResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.CustomReq_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.CustomResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.CustomAck_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.NULLCMD_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.GetS_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 188; SumSQ.u64 = 188; Count.u64 = 188; Min.u64 = 1; Max.u64 = 1; 
l1gcache_73.GetX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.GetSX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.Write_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 80; SumSQ.u64 = 80; Count.u64 = 80; Min.u64 = 1; Max.u64 = 1; 
l1gcache_73.FlushLine_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.FlushLineInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.FlushAll_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.GetSResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 43; SumSQ.u64 = 43; Count.u64 = 43; Min.u64 = 1; Max.u64 = 1; 
l1gcache_73.GetXResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 70; SumSQ.u64 = 70; Count.u64 = 70; Min.u64 = 1; Max.u64 = 1; 
l1gcache_73.FlushLineResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.FlushAllResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.Inv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
l1gcache_73.ForceInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.Fetch_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.FetchInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
l1gcache_73.FetchInvX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.ForwardFlush_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.UnblockFlush_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.NACK_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.AckPut_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.MSHR_occupancy : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 71062; SumSQ.u64 = 1764906; Count.u64 = 172531049; Min.u64 = 0; Max.u64 = 40; 
l1gcache_73.Bank_conflicts : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.default_stat : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.stateEvent_GetS_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 76; SumSQ.u64 = 76; Count.u64 = 76; Min.u64 = 1; Max.u64 = 1; 
l1gcache_74.stateEvent_GetS_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 69; SumSQ.u64 = 69; Count.u64 = 69; Min.u64 = 1; Max.u64 = 1; 
l1gcache_74.stateEvent_GetS_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.stateEvent_GetX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.stateEvent_GetX_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 37; SumSQ.u64 = 37; Count.u64 = 37; Min.u64 = 1; Max.u64 = 1; 
l1gcache_74.stateEvent_GetX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 10; SumSQ.u64 = 10; Count.u64 = 10; Min.u64 = 1; Max.u64 = 1; 
l1gcache_74.stateEvent_GetSX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.stateEvent_GetSX_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.stateEvent_GetSX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.stateEvent_GetSResp_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 43; SumSQ.u64 = 43; Count.u64 = 43; Min.u64 = 1; Max.u64 = 1; 
l1gcache_74.stateEvent_GetXResp_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 33; SumSQ.u64 = 33; Count.u64 = 33; Min.u64 = 1; Max.u64 = 1; 
l1gcache_74.stateEvent_GetXResp_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
l1gcache_74.stateEvent_GetXResp_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 35; SumSQ.u64 = 35; Count.u64 = 35; Min.u64 = 1; Max.u64 = 1; 
l1gcache_74.stateEvent_Inv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.stateEvent_Inv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.stateEvent_Inv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.stateEvent_Inv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.stateEvent_Inv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
l1gcache_74.stateEvent_Inv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.stateEvent_Inv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.stateEvent_FetchInvX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.stateEvent_FetchInvX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.stateEvent_FetchInvX_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.stateEvent_FetchInvX_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.stateEvent_FetchInvX_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.stateEvent_FetchInvX_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.stateEvent_Fetch_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.stateEvent_Fetch_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.stateEvent_Fetch_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.stateEvent_Fetch_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.stateEvent_Fetch_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.stateEvent_Fetch_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.stateEvent_Fetch_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.stateEvent_FetchInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.stateEvent_FetchInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.stateEvent_FetchInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
l1gcache_74.stateEvent_FetchInv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.stateEvent_FetchInv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.stateEvent_FetchInv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.stateEvent_FetchInv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.stateEvent_FetchInv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.stateEvent_ForceInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.stateEvent_ForceInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.stateEvent_ForceInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.stateEvent_ForceInv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.stateEvent_ForceInv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.stateEvent_ForceInv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.stateEvent_ForceInv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.stateEvent_ForceInv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.stateEvent_FlushLine_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.stateEvent_FlushLine_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.stateEvent_FlushLine_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.stateEvent_FlushLineInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.stateEvent_FlushLineInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.stateEvent_FlushLineInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.stateEvent_FlushLineResp_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.eventSent_GetS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 76; SumSQ.u64 = 76; Count.u64 = 76; Min.u64 = 1; Max.u64 = 1; 
l1gcache_74.eventSent_GetX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 37; SumSQ.u64 = 37; Count.u64 = 37; Min.u64 = 1; Max.u64 = 1; 
l1gcache_74.eventSent_GetSX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.eventSent_Write : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.eventSent_PutM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.eventSent_NACK : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.eventSent_FlushLine : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.eventSent_FlushLineInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.eventSent_FlushAll : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.eventSent_FetchResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
l1gcache_74.eventSent_FetchXResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.eventSent_AckInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
l1gcache_74.eventSent_AckFlush : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.eventSent_GetSResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 188; SumSQ.u64 = 188; Count.u64 = 188; Min.u64 = 1; Max.u64 = 1; 
l1gcache_74.eventSent_GetXResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.eventSent_WriteResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 80; SumSQ.u64 = 80; Count.u64 = 80; Min.u64 = 1; Max.u64 = 1; 
l1gcache_74.eventSent_FlushLineResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.eventSent_FlushAllResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.eventSent_Put : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.eventSent_Get : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.eventSent_AckMove : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.eventSent_CustomReq : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.eventSent_CustomResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.eventSent_CustomAck : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.EventStalledForLockedCacheline : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.evict_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 76; SumSQ.u64 = 76; Count.u64 = 76; Min.u64 = 1; Max.u64 = 1; 
l1gcache_74.evict_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.evict_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.evict_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.evict_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.evict_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.evict_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.latency_GetS_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 48964; SumSQ.u64 = 89736312; Count.u64 = 112; Min.u64 = 29; Max.u64 = 2150; 
l1gcache_74.latency_GetS_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 23186; SumSQ.u64 = 15682520; Count.u64 = 76; Min.u64 = 145; Max.u64 = 1982; 
l1gcache_74.latency_GetX_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2060; SumSQ.u64 = 213170; Count.u64 = 43; Min.u64 = 29; Max.u64 = 203; 
l1gcache_74.latency_GetX_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.latency_GetX_upgrade : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 8237; SumSQ.u64 = 1834371; Count.u64 = 37; Min.u64 = 204; Max.u64 = 225; 
l1gcache_74.latency_GetSX_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.latency_GetSX_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.latency_GetSX_upgrade : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.latency_FlushLine : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.latency_FlushLine_fail : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.latency_FlushLineInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.latency_FlushLineInv_fail : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.latency_FlushAll : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.GetSHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 75; SumSQ.u64 = 75; Count.u64 = 75; Min.u64 = 1; Max.u64 = 1; 
l1gcache_74.GetXHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 38; SumSQ.u64 = 38; Count.u64 = 38; Min.u64 = 1; Max.u64 = 1; 
l1gcache_74.GetSXHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.GetSHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 37; SumSQ.u64 = 37; Count.u64 = 37; Min.u64 = 1; Max.u64 = 1; 
l1gcache_74.GetXHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 5; SumSQ.u64 = 5; Count.u64 = 5; Min.u64 = 1; Max.u64 = 1; 
l1gcache_74.GetSXHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.GetSMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 76; SumSQ.u64 = 76; Count.u64 = 76; Min.u64 = 1; Max.u64 = 1; 
l1gcache_74.GetXMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 37; SumSQ.u64 = 37; Count.u64 = 37; Min.u64 = 1; Max.u64 = 1; 
l1gcache_74.GetSXMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.GetSMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.GetXMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.GetSXMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.CacheHits : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 155; SumSQ.u64 = 155; Count.u64 = 155; Min.u64 = 1; Max.u64 = 1; 
l1gcache_74.CacheMisses : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 113; SumSQ.u64 = 113; Count.u64 = 113; Min.u64 = 1; Max.u64 = 1; 
l1gcache_74.stateEvent_AckPut_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.eventSent_PutS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.eventSent_PutE : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.stateEvent_GetS_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 43; SumSQ.u64 = 43; Count.u64 = 43; Min.u64 = 1; Max.u64 = 1; 
l1gcache_74.stateEvent_GetX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 33; SumSQ.u64 = 33; Count.u64 = 33; Min.u64 = 1; Max.u64 = 1; 
l1gcache_74.stateEvent_GetSX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.stateEvent_FlushLine_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.stateEvent_FlushLineInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.stateEvent_FetchInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.stateEvent_ForceInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.stateEvent_FetchInvX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.evict_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.TotalEventsReceived : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 385; SumSQ.u64 = 385; Count.u64 = 385; Min.u64 = 1; Max.u64 = 1; 
l1gcache_74.TotalEventsReplayed : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 42; SumSQ.u64 = 42; Count.u64 = 42; Min.u64 = 1; Max.u64 = 1; 
l1gcache_74.Put_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.Get_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.AckMove_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.GetS_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.Write_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.GetSX_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.GetSResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.WriteResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.CustomReq_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.CustomResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.CustomAck_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.NULLCMD_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.GetS_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 188; SumSQ.u64 = 188; Count.u64 = 188; Min.u64 = 1; Max.u64 = 1; 
l1gcache_74.GetX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.GetSX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.Write_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 80; SumSQ.u64 = 80; Count.u64 = 80; Min.u64 = 1; Max.u64 = 1; 
l1gcache_74.FlushLine_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.FlushLineInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.FlushAll_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.GetSResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 43; SumSQ.u64 = 43; Count.u64 = 43; Min.u64 = 1; Max.u64 = 1; 
l1gcache_74.GetXResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 70; SumSQ.u64 = 70; Count.u64 = 70; Min.u64 = 1; Max.u64 = 1; 
l1gcache_74.FlushLineResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.FlushAllResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.Inv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
l1gcache_74.ForceInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.Fetch_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.FetchInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
l1gcache_74.FetchInvX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.ForwardFlush_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.UnblockFlush_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.NACK_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.AckPut_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.MSHR_occupancy : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 71781; SumSQ.u64 = 1779289; Count.u64 = 172531049; Min.u64 = 0; Max.u64 = 39; 
l1gcache_74.Bank_conflicts : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.default_stat : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.stateEvent_GetS_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 76; SumSQ.u64 = 76; Count.u64 = 76; Min.u64 = 1; Max.u64 = 1; 
l1gcache_75.stateEvent_GetS_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 69; SumSQ.u64 = 69; Count.u64 = 69; Min.u64 = 1; Max.u64 = 1; 
l1gcache_75.stateEvent_GetS_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.stateEvent_GetX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.stateEvent_GetX_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 37; SumSQ.u64 = 37; Count.u64 = 37; Min.u64 = 1; Max.u64 = 1; 
l1gcache_75.stateEvent_GetX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 10; SumSQ.u64 = 10; Count.u64 = 10; Min.u64 = 1; Max.u64 = 1; 
l1gcache_75.stateEvent_GetSX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.stateEvent_GetSX_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.stateEvent_GetSX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.stateEvent_GetSResp_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 43; SumSQ.u64 = 43; Count.u64 = 43; Min.u64 = 1; Max.u64 = 1; 
l1gcache_75.stateEvent_GetXResp_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 33; SumSQ.u64 = 33; Count.u64 = 33; Min.u64 = 1; Max.u64 = 1; 
l1gcache_75.stateEvent_GetXResp_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
l1gcache_75.stateEvent_GetXResp_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 35; SumSQ.u64 = 35; Count.u64 = 35; Min.u64 = 1; Max.u64 = 1; 
l1gcache_75.stateEvent_Inv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.stateEvent_Inv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.stateEvent_Inv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.stateEvent_Inv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.stateEvent_Inv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
l1gcache_75.stateEvent_Inv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.stateEvent_Inv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.stateEvent_FetchInvX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.stateEvent_FetchInvX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.stateEvent_FetchInvX_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.stateEvent_FetchInvX_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.stateEvent_FetchInvX_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.stateEvent_FetchInvX_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.stateEvent_Fetch_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.stateEvent_Fetch_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.stateEvent_Fetch_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.stateEvent_Fetch_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.stateEvent_Fetch_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.stateEvent_Fetch_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.stateEvent_Fetch_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.stateEvent_FetchInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.stateEvent_FetchInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.stateEvent_FetchInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
l1gcache_75.stateEvent_FetchInv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.stateEvent_FetchInv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.stateEvent_FetchInv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.stateEvent_FetchInv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.stateEvent_FetchInv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.stateEvent_ForceInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.stateEvent_ForceInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.stateEvent_ForceInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.stateEvent_ForceInv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.stateEvent_ForceInv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.stateEvent_ForceInv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.stateEvent_ForceInv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.stateEvent_ForceInv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.stateEvent_FlushLine_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.stateEvent_FlushLine_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.stateEvent_FlushLine_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.stateEvent_FlushLineInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.stateEvent_FlushLineInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.stateEvent_FlushLineInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.stateEvent_FlushLineResp_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.eventSent_GetS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 76; SumSQ.u64 = 76; Count.u64 = 76; Min.u64 = 1; Max.u64 = 1; 
l1gcache_75.eventSent_GetX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 37; SumSQ.u64 = 37; Count.u64 = 37; Min.u64 = 1; Max.u64 = 1; 
l1gcache_75.eventSent_GetSX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.eventSent_Write : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.eventSent_PutM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.eventSent_NACK : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.eventSent_FlushLine : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.eventSent_FlushLineInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.eventSent_FlushAll : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.eventSent_FetchResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
l1gcache_75.eventSent_FetchXResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.eventSent_AckInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
l1gcache_75.eventSent_AckFlush : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.eventSent_GetSResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 188; SumSQ.u64 = 188; Count.u64 = 188; Min.u64 = 1; Max.u64 = 1; 
l1gcache_75.eventSent_GetXResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.eventSent_WriteResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 80; SumSQ.u64 = 80; Count.u64 = 80; Min.u64 = 1; Max.u64 = 1; 
l1gcache_75.eventSent_FlushLineResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.eventSent_FlushAllResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.eventSent_Put : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.eventSent_Get : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.eventSent_AckMove : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.eventSent_CustomReq : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.eventSent_CustomResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.eventSent_CustomAck : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.EventStalledForLockedCacheline : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.evict_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 76; SumSQ.u64 = 76; Count.u64 = 76; Min.u64 = 1; Max.u64 = 1; 
l1gcache_75.evict_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.evict_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.evict_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.evict_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.evict_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.evict_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.latency_GetS_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 49597; SumSQ.u64 = 92494245; Count.u64 = 112; Min.u64 = 29; Max.u64 = 2181; 
l1gcache_75.latency_GetS_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 23290; SumSQ.u64 = 16061428; Count.u64 = 76; Min.u64 = 147; Max.u64 = 2013; 
l1gcache_75.latency_GetX_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2061; SumSQ.u64 = 214987; Count.u64 = 43; Min.u64 = 29; Max.u64 = 202; 
l1gcache_75.latency_GetX_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.latency_GetX_upgrade : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 8237; SumSQ.u64 = 1834313; Count.u64 = 37; Min.u64 = 203; Max.u64 = 225; 
l1gcache_75.latency_GetSX_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.latency_GetSX_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.latency_GetSX_upgrade : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.latency_FlushLine : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.latency_FlushLine_fail : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.latency_FlushLineInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.latency_FlushLineInv_fail : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.latency_FlushAll : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.GetSHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 75; SumSQ.u64 = 75; Count.u64 = 75; Min.u64 = 1; Max.u64 = 1; 
l1gcache_75.GetXHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 38; SumSQ.u64 = 38; Count.u64 = 38; Min.u64 = 1; Max.u64 = 1; 
l1gcache_75.GetSXHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.GetSHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 37; SumSQ.u64 = 37; Count.u64 = 37; Min.u64 = 1; Max.u64 = 1; 
l1gcache_75.GetXHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 5; SumSQ.u64 = 5; Count.u64 = 5; Min.u64 = 1; Max.u64 = 1; 
l1gcache_75.GetSXHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.GetSMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 76; SumSQ.u64 = 76; Count.u64 = 76; Min.u64 = 1; Max.u64 = 1; 
l1gcache_75.GetXMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 37; SumSQ.u64 = 37; Count.u64 = 37; Min.u64 = 1; Max.u64 = 1; 
l1gcache_75.GetSXMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.GetSMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.GetXMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.GetSXMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.CacheHits : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 155; SumSQ.u64 = 155; Count.u64 = 155; Min.u64 = 1; Max.u64 = 1; 
l1gcache_75.CacheMisses : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 113; SumSQ.u64 = 113; Count.u64 = 113; Min.u64 = 1; Max.u64 = 1; 
l1gcache_75.stateEvent_AckPut_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.eventSent_PutS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.eventSent_PutE : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.stateEvent_GetS_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 43; SumSQ.u64 = 43; Count.u64 = 43; Min.u64 = 1; Max.u64 = 1; 
l1gcache_75.stateEvent_GetX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 33; SumSQ.u64 = 33; Count.u64 = 33; Min.u64 = 1; Max.u64 = 1; 
l1gcache_75.stateEvent_GetSX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.stateEvent_FlushLine_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.stateEvent_FlushLineInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.stateEvent_FetchInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.stateEvent_ForceInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.stateEvent_FetchInvX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.evict_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.TotalEventsReceived : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 385; SumSQ.u64 = 385; Count.u64 = 385; Min.u64 = 1; Max.u64 = 1; 
l1gcache_75.TotalEventsReplayed : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 42; SumSQ.u64 = 42; Count.u64 = 42; Min.u64 = 1; Max.u64 = 1; 
l1gcache_75.Put_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.Get_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.AckMove_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.GetS_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.Write_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.GetSX_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.GetSResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.WriteResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.CustomReq_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.CustomResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.CustomAck_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.NULLCMD_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.GetS_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 188; SumSQ.u64 = 188; Count.u64 = 188; Min.u64 = 1; Max.u64 = 1; 
l1gcache_75.GetX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.GetSX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.Write_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 80; SumSQ.u64 = 80; Count.u64 = 80; Min.u64 = 1; Max.u64 = 1; 
l1gcache_75.FlushLine_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.FlushLineInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.FlushAll_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.GetSResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 43; SumSQ.u64 = 43; Count.u64 = 43; Min.u64 = 1; Max.u64 = 1; 
l1gcache_75.GetXResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 70; SumSQ.u64 = 70; Count.u64 = 70; Min.u64 = 1; Max.u64 = 1; 
l1gcache_75.FlushLineResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.FlushAllResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.Inv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
l1gcache_75.ForceInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.Fetch_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.FetchInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
l1gcache_75.FetchInvX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.ForwardFlush_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.UnblockFlush_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.NACK_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.AckPut_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.MSHR_occupancy : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 72566; SumSQ.u64 = 1799638; Count.u64 = 172531049; Min.u64 = 0; Max.u64 = 40; 
l1gcache_75.Bank_conflicts : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.default_stat : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.stateEvent_GetS_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 76; SumSQ.u64 = 76; Count.u64 = 76; Min.u64 = 1; Max.u64 = 1; 
l1gcache_76.stateEvent_GetS_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 69; SumSQ.u64 = 69; Count.u64 = 69; Min.u64 = 1; Max.u64 = 1; 
l1gcache_76.stateEvent_GetS_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.stateEvent_GetX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.stateEvent_GetX_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 37; SumSQ.u64 = 37; Count.u64 = 37; Min.u64 = 1; Max.u64 = 1; 
l1gcache_76.stateEvent_GetX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 10; SumSQ.u64 = 10; Count.u64 = 10; Min.u64 = 1; Max.u64 = 1; 
l1gcache_76.stateEvent_GetSX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.stateEvent_GetSX_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.stateEvent_GetSX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.stateEvent_GetSResp_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 43; SumSQ.u64 = 43; Count.u64 = 43; Min.u64 = 1; Max.u64 = 1; 
l1gcache_76.stateEvent_GetXResp_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 33; SumSQ.u64 = 33; Count.u64 = 33; Min.u64 = 1; Max.u64 = 1; 
l1gcache_76.stateEvent_GetXResp_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
l1gcache_76.stateEvent_GetXResp_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 35; SumSQ.u64 = 35; Count.u64 = 35; Min.u64 = 1; Max.u64 = 1; 
l1gcache_76.stateEvent_Inv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.stateEvent_Inv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.stateEvent_Inv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.stateEvent_Inv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.stateEvent_Inv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
l1gcache_76.stateEvent_Inv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.stateEvent_Inv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.stateEvent_FetchInvX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.stateEvent_FetchInvX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.stateEvent_FetchInvX_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.stateEvent_FetchInvX_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.stateEvent_FetchInvX_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.stateEvent_FetchInvX_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.stateEvent_Fetch_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.stateEvent_Fetch_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.stateEvent_Fetch_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.stateEvent_Fetch_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.stateEvent_Fetch_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.stateEvent_Fetch_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.stateEvent_Fetch_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.stateEvent_FetchInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.stateEvent_FetchInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.stateEvent_FetchInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
l1gcache_76.stateEvent_FetchInv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.stateEvent_FetchInv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.stateEvent_FetchInv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.stateEvent_FetchInv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.stateEvent_FetchInv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.stateEvent_ForceInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.stateEvent_ForceInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.stateEvent_ForceInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.stateEvent_ForceInv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.stateEvent_ForceInv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.stateEvent_ForceInv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.stateEvent_ForceInv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.stateEvent_ForceInv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.stateEvent_FlushLine_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.stateEvent_FlushLine_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.stateEvent_FlushLine_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.stateEvent_FlushLineInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.stateEvent_FlushLineInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.stateEvent_FlushLineInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.stateEvent_FlushLineResp_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.eventSent_GetS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 76; SumSQ.u64 = 76; Count.u64 = 76; Min.u64 = 1; Max.u64 = 1; 
l1gcache_76.eventSent_GetX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 37; SumSQ.u64 = 37; Count.u64 = 37; Min.u64 = 1; Max.u64 = 1; 
l1gcache_76.eventSent_GetSX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.eventSent_Write : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.eventSent_PutM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.eventSent_NACK : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.eventSent_FlushLine : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.eventSent_FlushLineInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.eventSent_FlushAll : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.eventSent_FetchResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
l1gcache_76.eventSent_FetchXResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.eventSent_AckInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
l1gcache_76.eventSent_AckFlush : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.eventSent_GetSResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 188; SumSQ.u64 = 188; Count.u64 = 188; Min.u64 = 1; Max.u64 = 1; 
l1gcache_76.eventSent_GetXResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.eventSent_WriteResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 80; SumSQ.u64 = 80; Count.u64 = 80; Min.u64 = 1; Max.u64 = 1; 
l1gcache_76.eventSent_FlushLineResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.eventSent_FlushAllResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.eventSent_Put : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.eventSent_Get : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.eventSent_AckMove : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.eventSent_CustomReq : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.eventSent_CustomResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.eventSent_CustomAck : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.EventStalledForLockedCacheline : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.evict_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 76; SumSQ.u64 = 76; Count.u64 = 76; Min.u64 = 1; Max.u64 = 1; 
l1gcache_76.evict_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.evict_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.evict_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.evict_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.evict_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.evict_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.latency_GetS_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 50288; SumSQ.u64 = 95355824; Count.u64 = 112; Min.u64 = 29; Max.u64 = 2214; 
l1gcache_76.latency_GetS_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 23370; SumSQ.u64 = 16443544; Count.u64 = 76; Min.u64 = 145; Max.u64 = 2046; 
l1gcache_76.latency_GetX_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2048; SumSQ.u64 = 211056; Count.u64 = 43; Min.u64 = 29; Max.u64 = 201; 
l1gcache_76.latency_GetX_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.latency_GetX_upgrade : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 8242; SumSQ.u64 = 1836416; Count.u64 = 37; Min.u64 = 208; Max.u64 = 225; 
l1gcache_76.latency_GetSX_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.latency_GetSX_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.latency_GetSX_upgrade : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.latency_FlushLine : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.latency_FlushLine_fail : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.latency_FlushLineInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.latency_FlushLineInv_fail : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.latency_FlushAll : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.GetSHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 75; SumSQ.u64 = 75; Count.u64 = 75; Min.u64 = 1; Max.u64 = 1; 
l1gcache_76.GetXHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 38; SumSQ.u64 = 38; Count.u64 = 38; Min.u64 = 1; Max.u64 = 1; 
l1gcache_76.GetSXHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.GetSHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 37; SumSQ.u64 = 37; Count.u64 = 37; Min.u64 = 1; Max.u64 = 1; 
l1gcache_76.GetXHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 5; SumSQ.u64 = 5; Count.u64 = 5; Min.u64 = 1; Max.u64 = 1; 
l1gcache_76.GetSXHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.GetSMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 76; SumSQ.u64 = 76; Count.u64 = 76; Min.u64 = 1; Max.u64 = 1; 
l1gcache_76.GetXMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 37; SumSQ.u64 = 37; Count.u64 = 37; Min.u64 = 1; Max.u64 = 1; 
l1gcache_76.GetSXMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.GetSMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.GetXMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.GetSXMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.CacheHits : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 155; SumSQ.u64 = 155; Count.u64 = 155; Min.u64 = 1; Max.u64 = 1; 
l1gcache_76.CacheMisses : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 113; SumSQ.u64 = 113; Count.u64 = 113; Min.u64 = 1; Max.u64 = 1; 
l1gcache_76.stateEvent_AckPut_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.eventSent_PutS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.eventSent_PutE : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.stateEvent_GetS_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 43; SumSQ.u64 = 43; Count.u64 = 43; Min.u64 = 1; Max.u64 = 1; 
l1gcache_76.stateEvent_GetX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 33; SumSQ.u64 = 33; Count.u64 = 33; Min.u64 = 1; Max.u64 = 1; 
l1gcache_76.stateEvent_GetSX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.stateEvent_FlushLine_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.stateEvent_FlushLineInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.stateEvent_FetchInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.stateEvent_ForceInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.stateEvent_FetchInvX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.evict_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.TotalEventsReceived : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 385; SumSQ.u64 = 385; Count.u64 = 385; Min.u64 = 1; Max.u64 = 1; 
l1gcache_76.TotalEventsReplayed : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 42; SumSQ.u64 = 42; Count.u64 = 42; Min.u64 = 1; Max.u64 = 1; 
l1gcache_76.Put_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.Get_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.AckMove_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.GetS_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.Write_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.GetSX_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.GetSResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.WriteResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.CustomReq_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.CustomResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.CustomAck_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.NULLCMD_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.GetS_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 188; SumSQ.u64 = 188; Count.u64 = 188; Min.u64 = 1; Max.u64 = 1; 
l1gcache_76.GetX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.GetSX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.Write_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 80; SumSQ.u64 = 80; Count.u64 = 80; Min.u64 = 1; Max.u64 = 1; 
l1gcache_76.FlushLine_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.FlushLineInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.FlushAll_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.GetSResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 43; SumSQ.u64 = 43; Count.u64 = 43; Min.u64 = 1; Max.u64 = 1; 
l1gcache_76.GetXResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 70; SumSQ.u64 = 70; Count.u64 = 70; Min.u64 = 1; Max.u64 = 1; 
l1gcache_76.FlushLineResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.FlushAllResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.Inv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
l1gcache_76.ForceInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.Fetch_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.FetchInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
l1gcache_76.FetchInvX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.ForwardFlush_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.UnblockFlush_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.NACK_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.AckPut_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.MSHR_occupancy : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 73327; SumSQ.u64 = 1815245; Count.u64 = 172531049; Min.u64 = 0; Max.u64 = 39; 
l1gcache_76.Bank_conflicts : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.default_stat : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.stateEvent_GetS_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 76; SumSQ.u64 = 76; Count.u64 = 76; Min.u64 = 1; Max.u64 = 1; 
l1gcache_77.stateEvent_GetS_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 69; SumSQ.u64 = 69; Count.u64 = 69; Min.u64 = 1; Max.u64 = 1; 
l1gcache_77.stateEvent_GetS_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.stateEvent_GetX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.stateEvent_GetX_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 37; SumSQ.u64 = 37; Count.u64 = 37; Min.u64 = 1; Max.u64 = 1; 
l1gcache_77.stateEvent_GetX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 10; SumSQ.u64 = 10; Count.u64 = 10; Min.u64 = 1; Max.u64 = 1; 
l1gcache_77.stateEvent_GetSX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.stateEvent_GetSX_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.stateEvent_GetSX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.stateEvent_GetSResp_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 43; SumSQ.u64 = 43; Count.u64 = 43; Min.u64 = 1; Max.u64 = 1; 
l1gcache_77.stateEvent_GetXResp_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 33; SumSQ.u64 = 33; Count.u64 = 33; Min.u64 = 1; Max.u64 = 1; 
l1gcache_77.stateEvent_GetXResp_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
l1gcache_77.stateEvent_GetXResp_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 35; SumSQ.u64 = 35; Count.u64 = 35; Min.u64 = 1; Max.u64 = 1; 
l1gcache_77.stateEvent_Inv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.stateEvent_Inv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.stateEvent_Inv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.stateEvent_Inv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.stateEvent_Inv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
l1gcache_77.stateEvent_Inv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.stateEvent_Inv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.stateEvent_FetchInvX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.stateEvent_FetchInvX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.stateEvent_FetchInvX_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.stateEvent_FetchInvX_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.stateEvent_FetchInvX_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.stateEvent_FetchInvX_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.stateEvent_Fetch_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.stateEvent_Fetch_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.stateEvent_Fetch_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.stateEvent_Fetch_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.stateEvent_Fetch_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.stateEvent_Fetch_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.stateEvent_Fetch_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.stateEvent_FetchInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.stateEvent_FetchInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.stateEvent_FetchInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
l1gcache_77.stateEvent_FetchInv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.stateEvent_FetchInv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.stateEvent_FetchInv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.stateEvent_FetchInv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.stateEvent_FetchInv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.stateEvent_ForceInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.stateEvent_ForceInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.stateEvent_ForceInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.stateEvent_ForceInv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.stateEvent_ForceInv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.stateEvent_ForceInv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.stateEvent_ForceInv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.stateEvent_ForceInv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.stateEvent_FlushLine_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.stateEvent_FlushLine_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.stateEvent_FlushLine_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.stateEvent_FlushLineInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.stateEvent_FlushLineInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.stateEvent_FlushLineInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.stateEvent_FlushLineResp_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.eventSent_GetS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 76; SumSQ.u64 = 76; Count.u64 = 76; Min.u64 = 1; Max.u64 = 1; 
l1gcache_77.eventSent_GetX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 37; SumSQ.u64 = 37; Count.u64 = 37; Min.u64 = 1; Max.u64 = 1; 
l1gcache_77.eventSent_GetSX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.eventSent_Write : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.eventSent_PutM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.eventSent_NACK : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.eventSent_FlushLine : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.eventSent_FlushLineInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.eventSent_FlushAll : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.eventSent_FetchResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
l1gcache_77.eventSent_FetchXResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.eventSent_AckInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
l1gcache_77.eventSent_AckFlush : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.eventSent_GetSResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 188; SumSQ.u64 = 188; Count.u64 = 188; Min.u64 = 1; Max.u64 = 1; 
l1gcache_77.eventSent_GetXResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.eventSent_WriteResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 80; SumSQ.u64 = 80; Count.u64 = 80; Min.u64 = 1; Max.u64 = 1; 
l1gcache_77.eventSent_FlushLineResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.eventSent_FlushAllResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.eventSent_Put : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.eventSent_Get : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.eventSent_AckMove : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.eventSent_CustomReq : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.eventSent_CustomResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.eventSent_CustomAck : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.EventStalledForLockedCacheline : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.evict_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 76; SumSQ.u64 = 76; Count.u64 = 76; Min.u64 = 1; Max.u64 = 1; 
l1gcache_77.evict_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.evict_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.evict_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.evict_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.evict_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.evict_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.latency_GetS_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 51001; SumSQ.u64 = 98197395; Count.u64 = 112; Min.u64 = 29; Max.u64 = 2245; 
l1gcache_77.latency_GetS_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 23476; SumSQ.u64 = 16836882; Count.u64 = 76; Min.u64 = 147; Max.u64 = 2077; 
l1gcache_77.latency_GetX_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2059; SumSQ.u64 = 213735; Count.u64 = 43; Min.u64 = 29; Max.u64 = 203; 
l1gcache_77.latency_GetX_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.latency_GetX_upgrade : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 8232; SumSQ.u64 = 1832464; Count.u64 = 37; Min.u64 = 195; Max.u64 = 225; 
l1gcache_77.latency_GetSX_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.latency_GetSX_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.latency_GetSX_upgrade : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.latency_FlushLine : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.latency_FlushLine_fail : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.latency_FlushLineInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.latency_FlushLineInv_fail : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.latency_FlushAll : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.GetSHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 75; SumSQ.u64 = 75; Count.u64 = 75; Min.u64 = 1; Max.u64 = 1; 
l1gcache_77.GetXHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 38; SumSQ.u64 = 38; Count.u64 = 38; Min.u64 = 1; Max.u64 = 1; 
l1gcache_77.GetSXHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.GetSHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 37; SumSQ.u64 = 37; Count.u64 = 37; Min.u64 = 1; Max.u64 = 1; 
l1gcache_77.GetXHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 5; SumSQ.u64 = 5; Count.u64 = 5; Min.u64 = 1; Max.u64 = 1; 
l1gcache_77.GetSXHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.GetSMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 76; SumSQ.u64 = 76; Count.u64 = 76; Min.u64 = 1; Max.u64 = 1; 
l1gcache_77.GetXMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 37; SumSQ.u64 = 37; Count.u64 = 37; Min.u64 = 1; Max.u64 = 1; 
l1gcache_77.GetSXMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.GetSMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.GetXMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.GetSXMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.CacheHits : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 155; SumSQ.u64 = 155; Count.u64 = 155; Min.u64 = 1; Max.u64 = 1; 
l1gcache_77.CacheMisses : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 113; SumSQ.u64 = 113; Count.u64 = 113; Min.u64 = 1; Max.u64 = 1; 
l1gcache_77.stateEvent_AckPut_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.eventSent_PutS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.eventSent_PutE : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.stateEvent_GetS_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 43; SumSQ.u64 = 43; Count.u64 = 43; Min.u64 = 1; Max.u64 = 1; 
l1gcache_77.stateEvent_GetX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 33; SumSQ.u64 = 33; Count.u64 = 33; Min.u64 = 1; Max.u64 = 1; 
l1gcache_77.stateEvent_GetSX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.stateEvent_FlushLine_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.stateEvent_FlushLineInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.stateEvent_FetchInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.stateEvent_ForceInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.stateEvent_FetchInvX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.evict_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.TotalEventsReceived : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 385; SumSQ.u64 = 385; Count.u64 = 385; Min.u64 = 1; Max.u64 = 1; 
l1gcache_77.TotalEventsReplayed : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 42; SumSQ.u64 = 42; Count.u64 = 42; Min.u64 = 1; Max.u64 = 1; 
l1gcache_77.Put_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.Get_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.AckMove_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.GetS_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.Write_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.GetSX_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.GetSResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.WriteResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.CustomReq_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.CustomResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.CustomAck_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.NULLCMD_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.GetS_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 188; SumSQ.u64 = 188; Count.u64 = 188; Min.u64 = 1; Max.u64 = 1; 
l1gcache_77.GetX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.GetSX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.Write_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 80; SumSQ.u64 = 80; Count.u64 = 80; Min.u64 = 1; Max.u64 = 1; 
l1gcache_77.FlushLine_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.FlushLineInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.FlushAll_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.GetSResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 43; SumSQ.u64 = 43; Count.u64 = 43; Min.u64 = 1; Max.u64 = 1; 
l1gcache_77.GetXResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 70; SumSQ.u64 = 70; Count.u64 = 70; Min.u64 = 1; Max.u64 = 1; 
l1gcache_77.FlushLineResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.FlushAllResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.Inv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
l1gcache_77.ForceInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.Fetch_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.FetchInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
l1gcache_77.FetchInvX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.ForwardFlush_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.UnblockFlush_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.NACK_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.AckPut_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.MSHR_occupancy : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 74086; SumSQ.u64 = 1835956; Count.u64 = 172531049; Min.u64 = 0; Max.u64 = 40; 
l1gcache_77.Bank_conflicts : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.default_stat : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.stateEvent_GetS_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 76; SumSQ.u64 = 76; Count.u64 = 76; Min.u64 = 1; Max.u64 = 1; 
l1gcache_78.stateEvent_GetS_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 69; SumSQ.u64 = 69; Count.u64 = 69; Min.u64 = 1; Max.u64 = 1; 
l1gcache_78.stateEvent_GetS_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.stateEvent_GetX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.stateEvent_GetX_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 37; SumSQ.u64 = 37; Count.u64 = 37; Min.u64 = 1; Max.u64 = 1; 
l1gcache_78.stateEvent_GetX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 10; SumSQ.u64 = 10; Count.u64 = 10; Min.u64 = 1; Max.u64 = 1; 
l1gcache_78.stateEvent_GetSX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.stateEvent_GetSX_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.stateEvent_GetSX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.stateEvent_GetSResp_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 43; SumSQ.u64 = 43; Count.u64 = 43; Min.u64 = 1; Max.u64 = 1; 
l1gcache_78.stateEvent_GetXResp_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 33; SumSQ.u64 = 33; Count.u64 = 33; Min.u64 = 1; Max.u64 = 1; 
l1gcache_78.stateEvent_GetXResp_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
l1gcache_78.stateEvent_GetXResp_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 35; SumSQ.u64 = 35; Count.u64 = 35; Min.u64 = 1; Max.u64 = 1; 
l1gcache_78.stateEvent_Inv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.stateEvent_Inv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.stateEvent_Inv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.stateEvent_Inv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.stateEvent_Inv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
l1gcache_78.stateEvent_Inv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.stateEvent_Inv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.stateEvent_FetchInvX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.stateEvent_FetchInvX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.stateEvent_FetchInvX_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.stateEvent_FetchInvX_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.stateEvent_FetchInvX_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.stateEvent_FetchInvX_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.stateEvent_Fetch_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.stateEvent_Fetch_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.stateEvent_Fetch_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.stateEvent_Fetch_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.stateEvent_Fetch_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.stateEvent_Fetch_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.stateEvent_Fetch_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.stateEvent_FetchInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.stateEvent_FetchInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.stateEvent_FetchInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
l1gcache_78.stateEvent_FetchInv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.stateEvent_FetchInv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.stateEvent_FetchInv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.stateEvent_FetchInv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.stateEvent_FetchInv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.stateEvent_ForceInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.stateEvent_ForceInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.stateEvent_ForceInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.stateEvent_ForceInv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.stateEvent_ForceInv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.stateEvent_ForceInv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.stateEvent_ForceInv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.stateEvent_ForceInv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.stateEvent_FlushLine_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.stateEvent_FlushLine_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.stateEvent_FlushLine_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.stateEvent_FlushLineInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.stateEvent_FlushLineInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.stateEvent_FlushLineInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.stateEvent_FlushLineResp_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.eventSent_GetS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 76; SumSQ.u64 = 76; Count.u64 = 76; Min.u64 = 1; Max.u64 = 1; 
l1gcache_78.eventSent_GetX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 37; SumSQ.u64 = 37; Count.u64 = 37; Min.u64 = 1; Max.u64 = 1; 
l1gcache_78.eventSent_GetSX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.eventSent_Write : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.eventSent_PutM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.eventSent_NACK : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.eventSent_FlushLine : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.eventSent_FlushLineInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.eventSent_FlushAll : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.eventSent_FetchResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
l1gcache_78.eventSent_FetchXResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.eventSent_AckInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
l1gcache_78.eventSent_AckFlush : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.eventSent_GetSResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 188; SumSQ.u64 = 188; Count.u64 = 188; Min.u64 = 1; Max.u64 = 1; 
l1gcache_78.eventSent_GetXResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.eventSent_WriteResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 80; SumSQ.u64 = 80; Count.u64 = 80; Min.u64 = 1; Max.u64 = 1; 
l1gcache_78.eventSent_FlushLineResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.eventSent_FlushAllResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.eventSent_Put : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.eventSent_Get : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.eventSent_AckMove : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.eventSent_CustomReq : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.eventSent_CustomResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.eventSent_CustomAck : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.EventStalledForLockedCacheline : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.evict_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 76; SumSQ.u64 = 76; Count.u64 = 76; Min.u64 = 1; Max.u64 = 1; 
l1gcache_78.evict_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.evict_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.evict_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.evict_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.evict_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.evict_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.latency_GetS_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 51624; SumSQ.u64 = 101138774; Count.u64 = 112; Min.u64 = 29; Max.u64 = 2278; 
l1gcache_78.latency_GetS_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 23588; SumSQ.u64 = 17246630; Count.u64 = 76; Min.u64 = 145; Max.u64 = 2110; 
l1gcache_78.latency_GetX_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2052; SumSQ.u64 = 212656; Count.u64 = 43; Min.u64 = 29; Max.u64 = 203; 
l1gcache_78.latency_GetX_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.latency_GetX_upgrade : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 8227; SumSQ.u64 = 1830183; Count.u64 = 37; Min.u64 = 197; Max.u64 = 226; 
l1gcache_78.latency_GetSX_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.latency_GetSX_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.latency_GetSX_upgrade : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.latency_FlushLine : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.latency_FlushLine_fail : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.latency_FlushLineInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.latency_FlushLineInv_fail : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.latency_FlushAll : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.GetSHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 75; SumSQ.u64 = 75; Count.u64 = 75; Min.u64 = 1; Max.u64 = 1; 
l1gcache_78.GetXHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 38; SumSQ.u64 = 38; Count.u64 = 38; Min.u64 = 1; Max.u64 = 1; 
l1gcache_78.GetSXHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.GetSHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 37; SumSQ.u64 = 37; Count.u64 = 37; Min.u64 = 1; Max.u64 = 1; 
l1gcache_78.GetXHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 5; SumSQ.u64 = 5; Count.u64 = 5; Min.u64 = 1; Max.u64 = 1; 
l1gcache_78.GetSXHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.GetSMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 76; SumSQ.u64 = 76; Count.u64 = 76; Min.u64 = 1; Max.u64 = 1; 
l1gcache_78.GetXMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 37; SumSQ.u64 = 37; Count.u64 = 37; Min.u64 = 1; Max.u64 = 1; 
l1gcache_78.GetSXMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.GetSMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.GetXMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.GetSXMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.CacheHits : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 155; SumSQ.u64 = 155; Count.u64 = 155; Min.u64 = 1; Max.u64 = 1; 
l1gcache_78.CacheMisses : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 113; SumSQ.u64 = 113; Count.u64 = 113; Min.u64 = 1; Max.u64 = 1; 
l1gcache_78.stateEvent_AckPut_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.eventSent_PutS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.eventSent_PutE : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.stateEvent_GetS_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 43; SumSQ.u64 = 43; Count.u64 = 43; Min.u64 = 1; Max.u64 = 1; 
l1gcache_78.stateEvent_GetX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 33; SumSQ.u64 = 33; Count.u64 = 33; Min.u64 = 1; Max.u64 = 1; 
l1gcache_78.stateEvent_GetSX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.stateEvent_FlushLine_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.stateEvent_FlushLineInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.stateEvent_FetchInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.stateEvent_ForceInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.stateEvent_FetchInvX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.evict_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.TotalEventsReceived : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 385; SumSQ.u64 = 385; Count.u64 = 385; Min.u64 = 1; Max.u64 = 1; 
l1gcache_78.TotalEventsReplayed : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 42; SumSQ.u64 = 42; Count.u64 = 42; Min.u64 = 1; Max.u64 = 1; 
l1gcache_78.Put_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.Get_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.AckMove_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.GetS_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.Write_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.GetSX_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.GetSResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.WriteResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.CustomReq_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.CustomResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.CustomAck_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.NULLCMD_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.GetS_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 188; SumSQ.u64 = 188; Count.u64 = 188; Min.u64 = 1; Max.u64 = 1; 
l1gcache_78.GetX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.GetSX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.Write_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 80; SumSQ.u64 = 80; Count.u64 = 80; Min.u64 = 1; Max.u64 = 1; 
l1gcache_78.FlushLine_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.FlushLineInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.FlushAll_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.GetSResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 43; SumSQ.u64 = 43; Count.u64 = 43; Min.u64 = 1; Max.u64 = 1; 
l1gcache_78.GetXResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 70; SumSQ.u64 = 70; Count.u64 = 70; Min.u64 = 1; Max.u64 = 1; 
l1gcache_78.FlushLineResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.FlushAllResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.Inv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
l1gcache_78.ForceInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.Fetch_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.FetchInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
l1gcache_78.FetchInvX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.ForwardFlush_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.UnblockFlush_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.NACK_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.AckPut_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.MSHR_occupancy : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 74870; SumSQ.u64 = 1852466; Count.u64 = 172531049; Min.u64 = 0; Max.u64 = 38; 
l1gcache_78.Bank_conflicts : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.default_stat : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.stateEvent_GetS_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 76; SumSQ.u64 = 76; Count.u64 = 76; Min.u64 = 1; Max.u64 = 1; 
l1gcache_79.stateEvent_GetS_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 69; SumSQ.u64 = 69; Count.u64 = 69; Min.u64 = 1; Max.u64 = 1; 
l1gcache_79.stateEvent_GetS_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.stateEvent_GetX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
l1gcache_79.stateEvent_GetX_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 35; SumSQ.u64 = 35; Count.u64 = 35; Min.u64 = 1; Max.u64 = 1; 
l1gcache_79.stateEvent_GetX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 10; SumSQ.u64 = 10; Count.u64 = 10; Min.u64 = 1; Max.u64 = 1; 
l1gcache_79.stateEvent_GetSX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.stateEvent_GetSX_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.stateEvent_GetSX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.stateEvent_GetSResp_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 43; SumSQ.u64 = 43; Count.u64 = 43; Min.u64 = 1; Max.u64 = 1; 
l1gcache_79.stateEvent_GetXResp_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 33; SumSQ.u64 = 33; Count.u64 = 33; Min.u64 = 1; Max.u64 = 1; 
l1gcache_79.stateEvent_GetXResp_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
l1gcache_79.stateEvent_GetXResp_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 35; SumSQ.u64 = 35; Count.u64 = 35; Min.u64 = 1; Max.u64 = 1; 
l1gcache_79.stateEvent_Inv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.stateEvent_Inv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
l1gcache_79.stateEvent_Inv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.stateEvent_Inv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.stateEvent_Inv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.stateEvent_Inv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.stateEvent_Inv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.stateEvent_FetchInvX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.stateEvent_FetchInvX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.stateEvent_FetchInvX_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.stateEvent_FetchInvX_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.stateEvent_FetchInvX_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.stateEvent_FetchInvX_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.stateEvent_Fetch_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.stateEvent_Fetch_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.stateEvent_Fetch_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.stateEvent_Fetch_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.stateEvent_Fetch_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.stateEvent_Fetch_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.stateEvent_Fetch_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.stateEvent_FetchInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.stateEvent_FetchInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.stateEvent_FetchInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
l1gcache_79.stateEvent_FetchInv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.stateEvent_FetchInv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.stateEvent_FetchInv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.stateEvent_FetchInv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.stateEvent_FetchInv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.stateEvent_ForceInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.stateEvent_ForceInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.stateEvent_ForceInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.stateEvent_ForceInv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.stateEvent_ForceInv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.stateEvent_ForceInv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.stateEvent_ForceInv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.stateEvent_ForceInv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.stateEvent_FlushLine_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.stateEvent_FlushLine_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.stateEvent_FlushLine_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.stateEvent_FlushLineInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.stateEvent_FlushLineInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.stateEvent_FlushLineInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.stateEvent_FlushLineResp_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.eventSent_GetS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 76; SumSQ.u64 = 76; Count.u64 = 76; Min.u64 = 1; Max.u64 = 1; 
l1gcache_79.eventSent_GetX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 37; SumSQ.u64 = 37; Count.u64 = 37; Min.u64 = 1; Max.u64 = 1; 
l1gcache_79.eventSent_GetSX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.eventSent_Write : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.eventSent_PutM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.eventSent_NACK : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.eventSent_FlushLine : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.eventSent_FlushLineInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.eventSent_FlushAll : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.eventSent_FetchResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
l1gcache_79.eventSent_FetchXResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.eventSent_AckInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
l1gcache_79.eventSent_AckFlush : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.eventSent_GetSResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 188; SumSQ.u64 = 188; Count.u64 = 188; Min.u64 = 1; Max.u64 = 1; 
l1gcache_79.eventSent_GetXResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.eventSent_WriteResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 80; SumSQ.u64 = 80; Count.u64 = 80; Min.u64 = 1; Max.u64 = 1; 
l1gcache_79.eventSent_FlushLineResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.eventSent_FlushAllResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.eventSent_Put : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.eventSent_Get : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.eventSent_AckMove : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.eventSent_CustomReq : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.eventSent_CustomResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.eventSent_CustomAck : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.EventStalledForLockedCacheline : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.evict_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 76; SumSQ.u64 = 76; Count.u64 = 76; Min.u64 = 1; Max.u64 = 1; 
l1gcache_79.evict_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.evict_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.evict_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.evict_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.evict_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.evict_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.latency_GetS_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 52325; SumSQ.u64 = 104067673; Count.u64 = 112; Min.u64 = 29; Max.u64 = 2309; 
l1gcache_79.latency_GetS_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 23621; SumSQ.u64 = 17621945; Count.u64 = 76; Min.u64 = 130; Max.u64 = 2141; 
l1gcache_79.latency_GetX_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2059; SumSQ.u64 = 216027; Count.u64 = 43; Min.u64 = 29; Max.u64 = 203; 
l1gcache_79.latency_GetX_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 454; SumSQ.u64 = 103066; Count.u64 = 2; Min.u64 = 225; Max.u64 = 229; 
l1gcache_79.latency_GetX_upgrade : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 7828; SumSQ.u64 = 1750840; Count.u64 = 35; Min.u64 = 222; Max.u64 = 226; 
l1gcache_79.latency_GetSX_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.latency_GetSX_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.latency_GetSX_upgrade : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.latency_FlushLine : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.latency_FlushLine_fail : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.latency_FlushLineInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.latency_FlushLineInv_fail : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.latency_FlushAll : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.GetSHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 75; SumSQ.u64 = 75; Count.u64 = 75; Min.u64 = 1; Max.u64 = 1; 
l1gcache_79.GetXHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 38; SumSQ.u64 = 38; Count.u64 = 38; Min.u64 = 1; Max.u64 = 1; 
l1gcache_79.GetSXHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.GetSHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 37; SumSQ.u64 = 37; Count.u64 = 37; Min.u64 = 1; Max.u64 = 1; 
l1gcache_79.GetXHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 5; SumSQ.u64 = 5; Count.u64 = 5; Min.u64 = 1; Max.u64 = 1; 
l1gcache_79.GetSXHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.GetSMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 76; SumSQ.u64 = 76; Count.u64 = 76; Min.u64 = 1; Max.u64 = 1; 
l1gcache_79.GetXMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 37; SumSQ.u64 = 37; Count.u64 = 37; Min.u64 = 1; Max.u64 = 1; 
l1gcache_79.GetSXMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.GetSMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.GetXMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.GetSXMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.CacheHits : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 155; SumSQ.u64 = 155; Count.u64 = 155; Min.u64 = 1; Max.u64 = 1; 
l1gcache_79.CacheMisses : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 113; SumSQ.u64 = 113; Count.u64 = 113; Min.u64 = 1; Max.u64 = 1; 
l1gcache_79.stateEvent_AckPut_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.eventSent_PutS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.eventSent_PutE : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.stateEvent_GetS_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 43; SumSQ.u64 = 43; Count.u64 = 43; Min.u64 = 1; Max.u64 = 1; 
l1gcache_79.stateEvent_GetX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 33; SumSQ.u64 = 33; Count.u64 = 33; Min.u64 = 1; Max.u64 = 1; 
l1gcache_79.stateEvent_GetSX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.stateEvent_FlushLine_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.stateEvent_FlushLineInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.stateEvent_FetchInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.stateEvent_ForceInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.stateEvent_FetchInvX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.evict_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.TotalEventsReceived : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 385; SumSQ.u64 = 385; Count.u64 = 385; Min.u64 = 1; Max.u64 = 1; 
l1gcache_79.TotalEventsReplayed : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 42; SumSQ.u64 = 42; Count.u64 = 42; Min.u64 = 1; Max.u64 = 1; 
l1gcache_79.Put_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.Get_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.AckMove_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.GetS_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.Write_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.GetSX_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.GetSResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.WriteResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.CustomReq_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.CustomResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.CustomAck_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.NULLCMD_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.GetS_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 188; SumSQ.u64 = 188; Count.u64 = 188; Min.u64 = 1; Max.u64 = 1; 
l1gcache_79.GetX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.GetSX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.Write_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 80; SumSQ.u64 = 80; Count.u64 = 80; Min.u64 = 1; Max.u64 = 1; 
l1gcache_79.FlushLine_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.FlushLineInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.FlushAll_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.GetSResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 43; SumSQ.u64 = 43; Count.u64 = 43; Min.u64 = 1; Max.u64 = 1; 
l1gcache_79.GetXResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 70; SumSQ.u64 = 70; Count.u64 = 70; Min.u64 = 1; Max.u64 = 1; 
l1gcache_79.FlushLineResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.FlushAllResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.Inv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
l1gcache_79.ForceInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.Fetch_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.FetchInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
l1gcache_79.FetchInvX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.ForwardFlush_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.UnblockFlush_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.NACK_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.AckPut_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.MSHR_occupancy : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 75632; SumSQ.u64 = 1870080; Count.u64 = 172531049; Min.u64 = 0; Max.u64 = 40; 
l1gcache_79.Bank_conflicts : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
Simplehbm_0.requests_received_GetS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 561; SumSQ.u64 = 561; Count.u64 = 561; Min.u64 = 1; Max.u64 = 1; 
Simplehbm_0.requests_received_GetSX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
Simplehbm_0.requests_received_GetX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 16; SumSQ.u64 = 16; Count.u64 = 16; Min.u64 = 1; Max.u64 = 1; 
Simplehbm_0.requests_received_Write : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
Simplehbm_0.requests_received_PutM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
Simplehbm_0.outstanding_requests : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 56130; SumSQ.u64 = 8317328; Count.u64 = 104578030; Min.u64 = 0; Max.u64 = 272; 
Simplehbm_0.latency_GetS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 55488; SumSQ.u64 = 8851436; Count.u64 = 561; Min.u64 = 40; Max.u64 = 280; 
Simplehbm_0.latency_GetSX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
Simplehbm_0.latency_GetX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 642; SumSQ.u64 = 25762; Count.u64 = 16; Min.u64 = 40; Max.u64 = 41; 
Simplehbm_0.latency_Write : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
Simplehbm_0.latency_PutM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
Simplehbm_0.cycles_with_issue : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 577; SumSQ.u64 = 577; Count.u64 = 577; Min.u64 = 1; Max.u64 = 1; 
Simplehbm_0.cycles_attempted_issue_but_rejected : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
Simplehbm_0.total_cycles : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 104578030; SumSQ.u64 = 10936564358680900; Count.u64 = 1; Min.u64 = 104578030; Max.u64 = 104578030; 
Simplehbm_1.requests_received_GetS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 560; SumSQ.u64 = 560; Count.u64 = 560; Min.u64 = 1; Max.u64 = 1; 
Simplehbm_1.requests_received_GetSX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
Simplehbm_1.requests_received_GetX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 16; SumSQ.u64 = 16; Count.u64 = 16; Min.u64 = 1; Max.u64 = 1; 
Simplehbm_1.requests_received_Write : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
Simplehbm_1.requests_received_PutM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
Simplehbm_1.outstanding_requests : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 56057; SumSQ.u64 = 8328455; Count.u64 = 104578030; Min.u64 = 0; Max.u64 = 272; 
Simplehbm_1.latency_GetS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 55411; SumSQ.u64 = 8857265; Count.u64 = 560; Min.u64 = 40; Max.u64 = 280; 
Simplehbm_1.latency_GetSX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
Simplehbm_1.latency_GetX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 646; SumSQ.u64 = 26088; Count.u64 = 16; Min.u64 = 40; Max.u64 = 42; 
Simplehbm_1.latency_Write : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
Simplehbm_1.latency_PutM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
Simplehbm_1.cycles_with_issue : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 576; SumSQ.u64 = 576; Count.u64 = 576; Min.u64 = 1; Max.u64 = 1; 
Simplehbm_1.cycles_attempted_issue_but_rejected : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
Simplehbm_1.total_cycles : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 104578030; SumSQ.u64 = 10936564358680900; Count.u64 = 1; Min.u64 = 104578030; Max.u64 = 104578030; 
l2gcache_0.default_stat : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.evict_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 152; SumSQ.u64 = 152; Count.u64 = 152; Min.u64 = 1; Max.u64 = 1; 
l2gcache_0.evict_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.evict_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.evict_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.evict_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.evict_SInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.evict_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.evict_MInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.evict_SMInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.evict_MInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.evict_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.evict_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.evict_SBInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_GetS_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 152; SumSQ.u64 = 152; Count.u64 = 152; Min.u64 = 1; Max.u64 = 1; 
l2gcache_0.stateEvent_GetS_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_GetS_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 6; SumSQ.u64 = 6; Count.u64 = 6; Min.u64 = 1; Max.u64 = 1; 
l2gcache_0.stateEvent_GetX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_GetX_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_GetX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 75; SumSQ.u64 = 75; Count.u64 = 75; Min.u64 = 1; Max.u64 = 1; 
l2gcache_0.stateEvent_GetSX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_GetSX_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_GetSX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_GetSResp_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_GetXResp_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 152; SumSQ.u64 = 152; Count.u64 = 152; Min.u64 = 1; Max.u64 = 1; 
l2gcache_0.stateEvent_GetXResp_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_GetXResp_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_GetXResp_SMInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_PutS_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_PutS_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_PutS_MInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_PutS_SInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_PutS_SMInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_PutS_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_PutS_SBInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_PutM_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_PutM_MInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_PutM_MInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_PutX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_PutX_MInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_PutX_MInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_Inv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_Inv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_Inv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_Inv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_Inv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_Inv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_Inv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_FetchInvX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_FetchInvX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_FetchInvX_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_FetchInvX_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_FetchInvX_MInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_FetchInvX_MInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_FetchInvX_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_FetchInvX_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_Fetch_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_Fetch_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_Fetch_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_Fetch_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_Fetch_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_Fetch_SMInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_Fetch_SInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_Fetch_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_Fetch_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_FetchInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_FetchInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_FetchInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_FetchInv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_FetchInv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_FetchInv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_FetchInv_SMInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_FetchInv_MInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_FetchInv_MInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_FetchInv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_FetchInv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_ForceInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_ForceInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_ForceInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_ForceInv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_ForceInv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_ForceInv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_ForceInv_SInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_ForceInv_SMInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_ForceInv_MInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_ForceInv_MInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_ForceInv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_ForceInv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_FetchResp_MInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 3; SumSQ.u64 = 3; Count.u64 = 3; Min.u64 = 1; Max.u64 = 1; 
l2gcache_0.stateEvent_FetchXResp_MInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 3; SumSQ.u64 = 3; Count.u64 = 3; Min.u64 = 1; Max.u64 = 1; 
l2gcache_0.stateEvent_AckInv_MInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 75; SumSQ.u64 = 75; Count.u64 = 75; Min.u64 = 1; Max.u64 = 1; 
l2gcache_0.stateEvent_AckInv_SInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_AckInv_SMInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_AckInv_SBInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_FlushLine_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_FlushLine_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_FlushLine_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_FlushLineInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_FlushLineInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_FlushLineInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_FlushLineResp_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.eventSent_GetS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 152; SumSQ.u64 = 152; Count.u64 = 152; Min.u64 = 1; Max.u64 = 1; 
l2gcache_0.eventSent_GetX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.eventSent_GetSX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.eventSent_Write : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.eventSent_PutS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.eventSent_PutM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.eventSent_AckPut : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.eventSent_FlushLine : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.eventSent_FlushLineInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.eventSent_FlushAll : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.eventSent_ForwardFlush : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.eventSent_FetchResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.eventSent_FetchXResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.eventSent_AckInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.eventSent_NACK : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.eventSent_GetSResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 106; SumSQ.u64 = 106; Count.u64 = 106; Min.u64 = 1; Max.u64 = 1; 
l2gcache_0.eventSent_GetXResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 231; SumSQ.u64 = 231; Count.u64 = 231; Min.u64 = 1; Max.u64 = 1; 
l2gcache_0.eventSent_WriteResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.eventSent_FlushLineResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.eventSent_FlushAllResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.eventSent_AckFlush : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.eventSent_UnblockFlush : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.eventSent_Fetch : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.eventSent_FetchInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 10; SumSQ.u64 = 10; Count.u64 = 10; Min.u64 = 1; Max.u64 = 1; 
l2gcache_0.eventSent_ForceInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.eventSent_FetchInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 77; SumSQ.u64 = 77; Count.u64 = 77; Min.u64 = 1; Max.u64 = 1; 
l2gcache_0.eventSent_Inv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 82; SumSQ.u64 = 82; Count.u64 = 82; Min.u64 = 1; Max.u64 = 1; 
l2gcache_0.eventSent_Put : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.eventSent_Get : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.eventSent_AckMove : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.eventSent_CustomReq : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.eventSent_CustomResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.eventSent_CustomAck : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.latency_GetS_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 3367; SumSQ.u64 = 822669; Count.u64 = 19; Min.u64 = 77; Max.u64 = 443; 
l2gcache_0.latency_GetS_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 44943; SumSQ.u64 = 15840379; Count.u64 = 152; Min.u64 = 199; Max.u64 = 583; 
l2gcache_0.latency_GetS_inv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 12663; SumSQ.u64 = 2082533; Count.u64 = 77; Min.u64 = 164; Max.u64 = 166; 
l2gcache_0.latency_GetX_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.latency_GetX_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.latency_GetX_inv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 14969; SumSQ.u64 = 2538239; Count.u64 = 89; Min.u64 = 140; Max.u64 = 247; 
l2gcache_0.latency_GetX_upgrade : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.latency_GetSX_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.latency_GetSX_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.latency_GetSX_inv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.latency_GetSX_upgrade : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.latency_FlushLine : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.latency_FlushLineInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.latency_FlushAll : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.GetSHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 84; SumSQ.u64 = 84; Count.u64 = 84; Min.u64 = 1; Max.u64 = 1; 
l2gcache_0.GetXHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 82; SumSQ.u64 = 82; Count.u64 = 82; Min.u64 = 1; Max.u64 = 1; 
l2gcache_0.GetSXHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.GetSHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 12; SumSQ.u64 = 12; Count.u64 = 12; Min.u64 = 1; Max.u64 = 1; 
l2gcache_0.GetXHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 7; SumSQ.u64 = 7; Count.u64 = 7; Min.u64 = 1; Max.u64 = 1; 
l2gcache_0.GetSXHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.GetSMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 152; SumSQ.u64 = 152; Count.u64 = 152; Min.u64 = 1; Max.u64 = 1; 
l2gcache_0.GetXMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.GetSXMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.GetSMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.GetXMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.GetSXMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.CacheHits : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 185; SumSQ.u64 = 185; Count.u64 = 185; Min.u64 = 1; Max.u64 = 1; 
l2gcache_0.CacheMisses : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 152; SumSQ.u64 = 152; Count.u64 = 152; Min.u64 = 1; Max.u64 = 1; 
l2gcache_0.stateEvent_AckPut_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.evict_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.evict_EInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.evict_EInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_GetS_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 90; SumSQ.u64 = 90; Count.u64 = 90; Min.u64 = 1; Max.u64 = 1; 
l2gcache_0.stateEvent_GetX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 14; SumSQ.u64 = 14; Count.u64 = 14; Min.u64 = 1; Max.u64 = 1; 
l2gcache_0.stateEvent_GetSX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_PutS_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_PutS_EInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_PutE_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_PutE_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_PutE_MInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_PutE_MInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_PutE_EInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_PutE_EInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_PutM_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_PutM_EInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_PutM_EInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_PutX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_PutX_EInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_PutX_EInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_FetchInvX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_FetchInvX_EInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_FetchInvX_EInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_FetchInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_FetchInv_EInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_FetchInv_EInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_ForceInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_ForceInv_EInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_ForceInv_EInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_FetchResp_EInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 7; SumSQ.u64 = 7; Count.u64 = 7; Min.u64 = 1; Max.u64 = 1; 
l2gcache_0.stateEvent_FetchXResp_EInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 74; SumSQ.u64 = 74; Count.u64 = 74; Min.u64 = 1; Max.u64 = 1; 
l2gcache_0.stateEvent_AckInv_EInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 7; SumSQ.u64 = 7; Count.u64 = 7; Min.u64 = 1; Max.u64 = 1; 
l2gcache_0.stateEvent_FlushLine_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_FlushLineInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.eventSent_PutE : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.TotalEventsReceived : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 658; SumSQ.u64 = 658; Count.u64 = 658; Min.u64 = 1; Max.u64 = 1; 
l2gcache_0.TotalEventsReplayed : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 185; SumSQ.u64 = 185; Count.u64 = 185; Min.u64 = 1; Max.u64 = 1; 
l2gcache_0.Put_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.Get_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.AckMove_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.GetS_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.Write_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.GetSX_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.GetSResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.WriteResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.CustomReq_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.CustomResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.CustomAck_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.NULLCMD_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.GetS_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 248; SumSQ.u64 = 248; Count.u64 = 248; Min.u64 = 1; Max.u64 = 1; 
l2gcache_0.GetX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 89; SumSQ.u64 = 89; Count.u64 = 89; Min.u64 = 1; Max.u64 = 1; 
l2gcache_0.GetSX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.Write_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.FlushLine_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.FlushLineInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.FlushAll_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.GetSResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.GetXResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 152; SumSQ.u64 = 152; Count.u64 = 152; Min.u64 = 1; Max.u64 = 1; 
l2gcache_0.WriteResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.FlushLineResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.FlushAllResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.PutS_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.PutM_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.PutE_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.PutX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.Inv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.ForceInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.Fetch_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.FetchInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.FetchInvX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.FetchResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 10; SumSQ.u64 = 10; Count.u64 = 10; Min.u64 = 1; Max.u64 = 1; 
l2gcache_0.FetchXResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 77; SumSQ.u64 = 77; Count.u64 = 77; Min.u64 = 1; Max.u64 = 1; 
l2gcache_0.ForwardFlush_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.AckFlush_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.UnblockFlush_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.NACK_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.AckInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 82; SumSQ.u64 = 82; Count.u64 = 82; Min.u64 = 1; Max.u64 = 1; 
l2gcache_0.AckPut_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.MSHR_occupancy : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 63983; SumSQ.u64 = 2133489; Count.u64 = 172531049; Min.u64 = 0; Max.u64 = 75; 
l2gcache_0.Bank_conflicts : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.default_stat : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.evict_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 152; SumSQ.u64 = 152; Count.u64 = 152; Min.u64 = 1; Max.u64 = 1; 
l2gcache_1.evict_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.evict_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.evict_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.evict_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.evict_SInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.evict_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.evict_MInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.evict_SMInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.evict_MInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.evict_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.evict_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.evict_SBInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_GetS_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 152; SumSQ.u64 = 152; Count.u64 = 152; Min.u64 = 1; Max.u64 = 1; 
l2gcache_1.stateEvent_GetS_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_GetS_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
l2gcache_1.stateEvent_GetX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_GetX_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_GetX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 73; SumSQ.u64 = 73; Count.u64 = 73; Min.u64 = 1; Max.u64 = 1; 
l2gcache_1.stateEvent_GetSX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_GetSX_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_GetSX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_GetSResp_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_GetXResp_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 152; SumSQ.u64 = 152; Count.u64 = 152; Min.u64 = 1; Max.u64 = 1; 
l2gcache_1.stateEvent_GetXResp_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_GetXResp_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_GetXResp_SMInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_PutS_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_PutS_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_PutS_MInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_PutS_SInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_PutS_SMInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_PutS_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_PutS_SBInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_PutM_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_PutM_MInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_PutM_MInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_PutX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_PutX_MInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_PutX_MInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_Inv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_Inv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_Inv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_Inv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_Inv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_Inv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_Inv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_FetchInvX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_FetchInvX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_FetchInvX_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_FetchInvX_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_FetchInvX_MInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_FetchInvX_MInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_FetchInvX_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_FetchInvX_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_Fetch_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_Fetch_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_Fetch_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_Fetch_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_Fetch_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_Fetch_SMInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_Fetch_SInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_Fetch_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_Fetch_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_FetchInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_FetchInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_FetchInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_FetchInv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_FetchInv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_FetchInv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_FetchInv_SMInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_FetchInv_MInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_FetchInv_MInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_FetchInv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_FetchInv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_ForceInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_ForceInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_ForceInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_ForceInv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_ForceInv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_ForceInv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_ForceInv_SInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_ForceInv_SMInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_ForceInv_MInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_ForceInv_MInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_ForceInv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_ForceInv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_FetchResp_MInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; Min.u64 = 1; Max.u64 = 1; 
l2gcache_1.stateEvent_FetchXResp_MInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; Min.u64 = 1; Max.u64 = 1; 
l2gcache_1.stateEvent_AckInv_MInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 73; SumSQ.u64 = 73; Count.u64 = 73; Min.u64 = 1; Max.u64 = 1; 
l2gcache_1.stateEvent_AckInv_SInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_AckInv_SMInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_AckInv_SBInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_FlushLine_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_FlushLine_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_FlushLine_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_FlushLineInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_FlushLineInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_FlushLineInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_FlushLineResp_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.eventSent_GetS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 152; SumSQ.u64 = 152; Count.u64 = 152; Min.u64 = 1; Max.u64 = 1; 
l2gcache_1.eventSent_GetX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.eventSent_GetSX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.eventSent_Write : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.eventSent_PutS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.eventSent_PutM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.eventSent_AckPut : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.eventSent_FlushLine : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.eventSent_FlushLineInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.eventSent_FlushAll : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.eventSent_ForwardFlush : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.eventSent_FetchResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.eventSent_FetchXResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.eventSent_AckInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.eventSent_NACK : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.eventSent_GetSResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 97; SumSQ.u64 = 97; Count.u64 = 97; Min.u64 = 1; Max.u64 = 1; 
l2gcache_1.eventSent_GetXResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 223; SumSQ.u64 = 223; Count.u64 = 223; Min.u64 = 1; Max.u64 = 1; 
l2gcache_1.eventSent_WriteResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.eventSent_FlushLineResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.eventSent_FlushAllResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.eventSent_AckFlush : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.eventSent_UnblockFlush : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.eventSent_Fetch : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.eventSent_FetchInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 3; SumSQ.u64 = 3; Count.u64 = 3; Min.u64 = 1; Max.u64 = 1; 
l2gcache_1.eventSent_ForceInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.eventSent_FetchInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 76; SumSQ.u64 = 76; Count.u64 = 76; Min.u64 = 1; Max.u64 = 1; 
l2gcache_1.eventSent_Inv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 75; SumSQ.u64 = 75; Count.u64 = 75; Min.u64 = 1; Max.u64 = 1; 
l2gcache_1.eventSent_Put : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.eventSent_Get : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.eventSent_AckMove : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.eventSent_CustomReq : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.eventSent_CustomResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.eventSent_CustomAck : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.latency_GetS_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2408; SumSQ.u64 = 544460; Count.u64 = 15; Min.u64 = 87; Max.u64 = 486; 
l2gcache_1.latency_GetS_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 44208; SumSQ.u64 = 15316004; Count.u64 = 152; Min.u64 = 199; Max.u64 = 593; 
l2gcache_1.latency_GetS_inv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 12517; SumSQ.u64 = 2061581; Count.u64 = 76; Min.u64 = 164; Max.u64 = 166; 
l2gcache_1.latency_GetX_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.latency_GetX_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.latency_GetX_inv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 12706; SumSQ.u64 = 2102026; Count.u64 = 77; Min.u64 = 148; Max.u64 = 234; 
l2gcache_1.latency_GetX_upgrade : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.latency_GetSX_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.latency_GetSX_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.latency_GetSX_inv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.latency_GetSX_upgrade : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.latency_FlushLine : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.latency_FlushLineInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.latency_FlushAll : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.GetSHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 84; SumSQ.u64 = 84; Count.u64 = 84; Min.u64 = 1; Max.u64 = 1; 
l2gcache_1.GetXHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 74; SumSQ.u64 = 74; Count.u64 = 74; Min.u64 = 1; Max.u64 = 1; 
l2gcache_1.GetSXHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.GetSHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 7; SumSQ.u64 = 7; Count.u64 = 7; Min.u64 = 1; Max.u64 = 1; 
l2gcache_1.GetXHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 3; SumSQ.u64 = 3; Count.u64 = 3; Min.u64 = 1; Max.u64 = 1; 
l2gcache_1.GetSXHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.GetSMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 152; SumSQ.u64 = 152; Count.u64 = 152; Min.u64 = 1; Max.u64 = 1; 
l2gcache_1.GetXMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.GetSXMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.GetSMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.GetXMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.GetSXMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.CacheHits : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 168; SumSQ.u64 = 168; Count.u64 = 168; Min.u64 = 1; Max.u64 = 1; 
l2gcache_1.CacheMisses : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 152; SumSQ.u64 = 152; Count.u64 = 152; Min.u64 = 1; Max.u64 = 1; 
l2gcache_1.stateEvent_AckPut_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.evict_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.evict_EInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.evict_EInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_GetS_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 89; SumSQ.u64 = 89; Count.u64 = 89; Min.u64 = 1; Max.u64 = 1; 
l2gcache_1.stateEvent_GetX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 4; SumSQ.u64 = 4; Count.u64 = 4; Min.u64 = 1; Max.u64 = 1; 
l2gcache_1.stateEvent_GetSX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_PutS_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_PutS_EInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_PutE_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_PutE_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_PutE_MInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_PutE_MInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_PutE_EInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_PutE_EInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_PutM_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_PutM_EInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_PutM_EInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_PutX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_PutX_EInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_PutX_EInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_FetchInvX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_FetchInvX_EInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_FetchInvX_EInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_FetchInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_FetchInv_EInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_FetchInv_EInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_ForceInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_ForceInv_EInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_ForceInv_EInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_FetchResp_EInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
l2gcache_1.stateEvent_FetchXResp_EInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 75; SumSQ.u64 = 75; Count.u64 = 75; Min.u64 = 1; Max.u64 = 1; 
l2gcache_1.stateEvent_AckInv_EInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
l2gcache_1.stateEvent_FlushLine_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_FlushLineInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.eventSent_PutE : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.TotalEventsReceived : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 626; SumSQ.u64 = 626; Count.u64 = 626; Min.u64 = 1; Max.u64 = 1; 
l2gcache_1.TotalEventsReplayed : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 163; SumSQ.u64 = 163; Count.u64 = 163; Min.u64 = 1; Max.u64 = 1; 
l2gcache_1.Put_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.Get_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.AckMove_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.GetS_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.Write_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.GetSX_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.GetSResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.WriteResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.CustomReq_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.CustomResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.CustomAck_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.NULLCMD_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.GetS_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 243; SumSQ.u64 = 243; Count.u64 = 243; Min.u64 = 1; Max.u64 = 1; 
l2gcache_1.GetX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 77; SumSQ.u64 = 77; Count.u64 = 77; Min.u64 = 1; Max.u64 = 1; 
l2gcache_1.GetSX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.Write_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.FlushLine_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.FlushLineInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.FlushAll_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.GetSResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.GetXResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 152; SumSQ.u64 = 152; Count.u64 = 152; Min.u64 = 1; Max.u64 = 1; 
l2gcache_1.WriteResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.FlushLineResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.FlushAllResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.PutS_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.PutM_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.PutE_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.PutX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.Inv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.ForceInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.Fetch_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.FetchInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.FetchInvX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.FetchResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 3; SumSQ.u64 = 3; Count.u64 = 3; Min.u64 = 1; Max.u64 = 1; 
l2gcache_1.FetchXResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 76; SumSQ.u64 = 76; Count.u64 = 76; Min.u64 = 1; Max.u64 = 1; 
l2gcache_1.ForwardFlush_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.AckFlush_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.UnblockFlush_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.NACK_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.AckInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 75; SumSQ.u64 = 75; Count.u64 = 75; Min.u64 = 1; Max.u64 = 1; 
l2gcache_1.AckPut_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.MSHR_occupancy : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 60524; SumSQ.u64 = 1957280; Count.u64 = 172531049; Min.u64 = 0; Max.u64 = 73; 
l2gcache_1.Bank_conflicts : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.default_stat : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.evict_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 144; SumSQ.u64 = 144; Count.u64 = 144; Min.u64 = 1; Max.u64 = 1; 
l2gcache_8.evict_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.evict_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.evict_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.evict_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.evict_SInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.evict_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.evict_MInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.evict_SMInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.evict_MInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.evict_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.evict_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.evict_SBInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.stateEvent_GetS_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 136; SumSQ.u64 = 136; Count.u64 = 136; Min.u64 = 1; Max.u64 = 1; 
l2gcache_8.stateEvent_GetS_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.stateEvent_GetS_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
l2gcache_8.stateEvent_GetX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 8; SumSQ.u64 = 8; Count.u64 = 8; Min.u64 = 1; Max.u64 = 1; 
l2gcache_8.stateEvent_GetX_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.stateEvent_GetX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 65; SumSQ.u64 = 65; Count.u64 = 65; Min.u64 = 1; Max.u64 = 1; 
l2gcache_8.stateEvent_GetSX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.stateEvent_GetSX_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.stateEvent_GetSX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.stateEvent_GetSResp_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.stateEvent_GetXResp_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 136; SumSQ.u64 = 136; Count.u64 = 136; Min.u64 = 1; Max.u64 = 1; 
l2gcache_8.stateEvent_GetXResp_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 8; SumSQ.u64 = 8; Count.u64 = 8; Min.u64 = 1; Max.u64 = 1; 
l2gcache_8.stateEvent_GetXResp_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.stateEvent_GetXResp_SMInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.stateEvent_PutS_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.stateEvent_PutS_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.stateEvent_PutS_MInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.stateEvent_PutS_SInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.stateEvent_PutS_SMInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.stateEvent_PutS_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.stateEvent_PutS_SBInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.stateEvent_PutM_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.stateEvent_PutM_MInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.stateEvent_PutM_MInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.stateEvent_PutX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.stateEvent_PutX_MInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.stateEvent_PutX_MInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.stateEvent_Inv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.stateEvent_Inv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.stateEvent_Inv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.stateEvent_Inv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.stateEvent_Inv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.stateEvent_Inv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.stateEvent_Inv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.stateEvent_FetchInvX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.stateEvent_FetchInvX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.stateEvent_FetchInvX_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.stateEvent_FetchInvX_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.stateEvent_FetchInvX_MInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.stateEvent_FetchInvX_MInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.stateEvent_FetchInvX_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.stateEvent_FetchInvX_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.stateEvent_Fetch_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.stateEvent_Fetch_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.stateEvent_Fetch_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.stateEvent_Fetch_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.stateEvent_Fetch_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.stateEvent_Fetch_SMInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.stateEvent_Fetch_SInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.stateEvent_Fetch_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.stateEvent_Fetch_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.stateEvent_FetchInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.stateEvent_FetchInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.stateEvent_FetchInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.stateEvent_FetchInv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.stateEvent_FetchInv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.stateEvent_FetchInv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.stateEvent_FetchInv_SMInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.stateEvent_FetchInv_MInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.stateEvent_FetchInv_MInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.stateEvent_FetchInv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.stateEvent_FetchInv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.stateEvent_ForceInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.stateEvent_ForceInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.stateEvent_ForceInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.stateEvent_ForceInv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.stateEvent_ForceInv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.stateEvent_ForceInv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.stateEvent_ForceInv_SInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.stateEvent_ForceInv_SMInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.stateEvent_ForceInv_MInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.stateEvent_ForceInv_MInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.stateEvent_ForceInv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.stateEvent_ForceInv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.stateEvent_FetchResp_MInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; Min.u64 = 1; Max.u64 = 1; 
l2gcache_8.stateEvent_FetchXResp_MInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; Min.u64 = 1; Max.u64 = 1; 
l2gcache_8.stateEvent_AckInv_MInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 65; SumSQ.u64 = 65; Count.u64 = 65; Min.u64 = 1; Max.u64 = 1; 
l2gcache_8.stateEvent_AckInv_SInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.stateEvent_AckInv_SMInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.stateEvent_AckInv_SBInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.stateEvent_FlushLine_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.stateEvent_FlushLine_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.stateEvent_FlushLine_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.stateEvent_FlushLineInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.stateEvent_FlushLineInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.stateEvent_FlushLineInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.stateEvent_FlushLineResp_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.eventSent_GetS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 136; SumSQ.u64 = 136; Count.u64 = 136; Min.u64 = 1; Max.u64 = 1; 
l2gcache_8.eventSent_GetX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 8; SumSQ.u64 = 8; Count.u64 = 8; Min.u64 = 1; Max.u64 = 1; 
l2gcache_8.eventSent_GetSX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.eventSent_Write : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.eventSent_PutS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.eventSent_PutM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.eventSent_AckPut : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.eventSent_FlushLine : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.eventSent_FlushLineInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.eventSent_FlushAll : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.eventSent_ForwardFlush : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.eventSent_FetchResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.eventSent_FetchXResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.eventSent_AckInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.eventSent_NACK : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.eventSent_GetSResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 89; SumSQ.u64 = 89; Count.u64 = 89; Min.u64 = 1; Max.u64 = 1; 
l2gcache_8.eventSent_GetXResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 207; SumSQ.u64 = 207; Count.u64 = 207; Min.u64 = 1; Max.u64 = 1; 
l2gcache_8.eventSent_WriteResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.eventSent_FlushLineResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.eventSent_FlushAllResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.eventSent_AckFlush : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.eventSent_UnblockFlush : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.eventSent_Fetch : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.eventSent_FetchInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 3; SumSQ.u64 = 3; Count.u64 = 3; Min.u64 = 1; Max.u64 = 1; 
l2gcache_8.eventSent_ForceInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.eventSent_FetchInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 68; SumSQ.u64 = 68; Count.u64 = 68; Min.u64 = 1; Max.u64 = 1; 
l2gcache_8.eventSent_Inv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 67; SumSQ.u64 = 67; Count.u64 = 67; Min.u64 = 1; Max.u64 = 1; 
l2gcache_8.eventSent_Put : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.eventSent_Get : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.eventSent_AckMove : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.eventSent_CustomReq : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.eventSent_CustomResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.eventSent_CustomAck : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.latency_GetS_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2540; SumSQ.u64 = 521200; Count.u64 = 15; Min.u64 = 101; Max.u64 = 388; 
l2gcache_8.latency_GetS_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 40142; SumSQ.u64 = 14059284; Count.u64 = 136; Min.u64 = 199; Max.u64 = 591; 
l2gcache_8.latency_GetS_inv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 11192; SumSQ.u64 = 1842122; Count.u64 = 68; Min.u64 = 164; Max.u64 = 166; 
l2gcache_8.latency_GetX_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.latency_GetX_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 1603; SumSQ.u64 = 321203; Count.u64 = 8; Min.u64 = 200; Max.u64 = 201; 
l2gcache_8.latency_GetX_inv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 11519; SumSQ.u64 = 1933787; Count.u64 = 69; Min.u64 = 164; Max.u64 = 245; 
l2gcache_8.latency_GetX_upgrade : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.latency_GetSX_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.latency_GetSX_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.latency_GetSX_inv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.latency_GetSX_upgrade : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.latency_FlushLine : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.latency_FlushLineInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.latency_FlushAll : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.GetSHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 76; SumSQ.u64 = 76; Count.u64 = 76; Min.u64 = 1; Max.u64 = 1; 
l2gcache_8.GetXHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 67; SumSQ.u64 = 67; Count.u64 = 67; Min.u64 = 1; Max.u64 = 1; 
l2gcache_8.GetSXHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.GetSHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 7; SumSQ.u64 = 7; Count.u64 = 7; Min.u64 = 1; Max.u64 = 1; 
l2gcache_8.GetXHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
l2gcache_8.GetSXHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.GetSMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 136; SumSQ.u64 = 136; Count.u64 = 136; Min.u64 = 1; Max.u64 = 1; 
l2gcache_8.GetXMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 8; SumSQ.u64 = 8; Count.u64 = 8; Min.u64 = 1; Max.u64 = 1; 
l2gcache_8.GetSXMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.GetSMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.GetXMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.GetSXMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.CacheHits : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 152; SumSQ.u64 = 152; Count.u64 = 152; Min.u64 = 1; Max.u64 = 1; 
l2gcache_8.CacheMisses : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 144; SumSQ.u64 = 144; Count.u64 = 144; Min.u64 = 1; Max.u64 = 1; 
l2gcache_8.stateEvent_AckPut_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.evict_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.evict_EInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.evict_EInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.stateEvent_GetS_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 81; SumSQ.u64 = 81; Count.u64 = 81; Min.u64 = 1; Max.u64 = 1; 
l2gcache_8.stateEvent_GetX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 4; SumSQ.u64 = 4; Count.u64 = 4; Min.u64 = 1; Max.u64 = 1; 
l2gcache_8.stateEvent_GetSX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.stateEvent_PutS_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.stateEvent_PutS_EInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.stateEvent_PutE_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.stateEvent_PutE_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.stateEvent_PutE_MInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.stateEvent_PutE_MInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.stateEvent_PutE_EInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.stateEvent_PutE_EInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.stateEvent_PutM_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.stateEvent_PutM_EInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.stateEvent_PutM_EInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.stateEvent_PutX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.stateEvent_PutX_EInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.stateEvent_PutX_EInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.stateEvent_FetchInvX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.stateEvent_FetchInvX_EInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.stateEvent_FetchInvX_EInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.stateEvent_FetchInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.stateEvent_FetchInv_EInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.stateEvent_FetchInv_EInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.stateEvent_ForceInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.stateEvent_ForceInv_EInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.stateEvent_ForceInv_EInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.stateEvent_FetchResp_EInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
l2gcache_8.stateEvent_FetchXResp_EInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 67; SumSQ.u64 = 67; Count.u64 = 67; Min.u64 = 1; Max.u64 = 1; 
l2gcache_8.stateEvent_AckInv_EInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
l2gcache_8.stateEvent_FlushLine_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.stateEvent_FlushLineInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.eventSent_PutE : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.TotalEventsReceived : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 578; SumSQ.u64 = 578; Count.u64 = 578; Min.u64 = 1; Max.u64 = 1; 
l2gcache_8.TotalEventsReplayed : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 146; SumSQ.u64 = 146; Count.u64 = 146; Min.u64 = 1; Max.u64 = 1; 
l2gcache_8.Put_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.Get_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.AckMove_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.GetS_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.Write_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.GetSX_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.GetSResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.WriteResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.CustomReq_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.CustomResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.CustomAck_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.NULLCMD_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.GetS_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 219; SumSQ.u64 = 219; Count.u64 = 219; Min.u64 = 1; Max.u64 = 1; 
l2gcache_8.GetX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 77; SumSQ.u64 = 77; Count.u64 = 77; Min.u64 = 1; Max.u64 = 1; 
l2gcache_8.GetSX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.Write_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.FlushLine_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.FlushLineInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.FlushAll_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.GetSResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.GetXResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 144; SumSQ.u64 = 144; Count.u64 = 144; Min.u64 = 1; Max.u64 = 1; 
l2gcache_8.WriteResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.FlushLineResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.FlushAllResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.PutS_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.PutM_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.PutE_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.PutX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.Inv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.ForceInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.Fetch_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.FetchInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.FetchInvX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.FetchResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 3; SumSQ.u64 = 3; Count.u64 = 3; Min.u64 = 1; Max.u64 = 1; 
l2gcache_8.FetchXResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 68; SumSQ.u64 = 68; Count.u64 = 68; Min.u64 = 1; Max.u64 = 1; 
l2gcache_8.ForwardFlush_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.AckFlush_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.UnblockFlush_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.NACK_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.AckInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 67; SumSQ.u64 = 67; Count.u64 = 67; Min.u64 = 1; Max.u64 = 1; 
l2gcache_8.AckPut_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.MSHR_occupancy : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 56349; SumSQ.u64 = 1675091; Count.u64 = 172531049; Min.u64 = 0; Max.u64 = 65; 
l2gcache_8.Bank_conflicts : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.default_stat : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.evict_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 144; SumSQ.u64 = 144; Count.u64 = 144; Min.u64 = 1; Max.u64 = 1; 
l2gcache_9.evict_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.evict_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.evict_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.evict_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.evict_SInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.evict_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.evict_MInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.evict_SMInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.evict_MInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.evict_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.evict_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.evict_SBInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.stateEvent_GetS_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 136; SumSQ.u64 = 136; Count.u64 = 136; Min.u64 = 1; Max.u64 = 1; 
l2gcache_9.stateEvent_GetS_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.stateEvent_GetS_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 6; SumSQ.u64 = 6; Count.u64 = 6; Min.u64 = 1; Max.u64 = 1; 
l2gcache_9.stateEvent_GetX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 8; SumSQ.u64 = 8; Count.u64 = 8; Min.u64 = 1; Max.u64 = 1; 
l2gcache_9.stateEvent_GetX_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.stateEvent_GetX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 68; SumSQ.u64 = 68; Count.u64 = 68; Min.u64 = 1; Max.u64 = 1; 
l2gcache_9.stateEvent_GetSX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.stateEvent_GetSX_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.stateEvent_GetSX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.stateEvent_GetSResp_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.stateEvent_GetXResp_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 136; SumSQ.u64 = 136; Count.u64 = 136; Min.u64 = 1; Max.u64 = 1; 
l2gcache_9.stateEvent_GetXResp_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 8; SumSQ.u64 = 8; Count.u64 = 8; Min.u64 = 1; Max.u64 = 1; 
l2gcache_9.stateEvent_GetXResp_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.stateEvent_GetXResp_SMInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.stateEvent_PutS_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.stateEvent_PutS_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.stateEvent_PutS_MInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.stateEvent_PutS_SInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.stateEvent_PutS_SMInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.stateEvent_PutS_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.stateEvent_PutS_SBInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.stateEvent_PutM_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.stateEvent_PutM_MInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.stateEvent_PutM_MInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.stateEvent_PutX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.stateEvent_PutX_MInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.stateEvent_PutX_MInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.stateEvent_Inv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.stateEvent_Inv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.stateEvent_Inv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.stateEvent_Inv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.stateEvent_Inv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.stateEvent_Inv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.stateEvent_Inv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.stateEvent_FetchInvX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.stateEvent_FetchInvX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.stateEvent_FetchInvX_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.stateEvent_FetchInvX_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.stateEvent_FetchInvX_MInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.stateEvent_FetchInvX_MInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.stateEvent_FetchInvX_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.stateEvent_FetchInvX_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.stateEvent_Fetch_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.stateEvent_Fetch_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.stateEvent_Fetch_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.stateEvent_Fetch_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.stateEvent_Fetch_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.stateEvent_Fetch_SMInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.stateEvent_Fetch_SInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.stateEvent_Fetch_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.stateEvent_Fetch_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.stateEvent_FetchInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.stateEvent_FetchInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.stateEvent_FetchInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.stateEvent_FetchInv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.stateEvent_FetchInv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.stateEvent_FetchInv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.stateEvent_FetchInv_SMInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.stateEvent_FetchInv_MInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.stateEvent_FetchInv_MInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.stateEvent_FetchInv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.stateEvent_FetchInv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.stateEvent_ForceInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.stateEvent_ForceInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.stateEvent_ForceInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.stateEvent_ForceInv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.stateEvent_ForceInv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.stateEvent_ForceInv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.stateEvent_ForceInv_SInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.stateEvent_ForceInv_SMInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.stateEvent_ForceInv_MInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.stateEvent_ForceInv_MInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.stateEvent_ForceInv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.stateEvent_ForceInv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.stateEvent_FetchResp_MInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 3; SumSQ.u64 = 3; Count.u64 = 3; Min.u64 = 1; Max.u64 = 1; 
l2gcache_9.stateEvent_FetchXResp_MInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 3; SumSQ.u64 = 3; Count.u64 = 3; Min.u64 = 1; Max.u64 = 1; 
l2gcache_9.stateEvent_AckInv_MInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 68; SumSQ.u64 = 68; Count.u64 = 68; Min.u64 = 1; Max.u64 = 1; 
l2gcache_9.stateEvent_AckInv_SInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.stateEvent_AckInv_SMInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.stateEvent_AckInv_SBInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.stateEvent_FlushLine_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.stateEvent_FlushLine_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.stateEvent_FlushLine_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.stateEvent_FlushLineInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.stateEvent_FlushLineInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.stateEvent_FlushLineInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.stateEvent_FlushLineResp_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.eventSent_GetS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 136; SumSQ.u64 = 136; Count.u64 = 136; Min.u64 = 1; Max.u64 = 1; 
l2gcache_9.eventSent_GetX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 8; SumSQ.u64 = 8; Count.u64 = 8; Min.u64 = 1; Max.u64 = 1; 
l2gcache_9.eventSent_GetSX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.eventSent_Write : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.eventSent_PutS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.eventSent_PutM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.eventSent_AckPut : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.eventSent_FlushLine : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.eventSent_FlushLineInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.eventSent_FlushAll : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.eventSent_ForwardFlush : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.eventSent_FetchResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.eventSent_FetchXResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.eventSent_AckInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.eventSent_NACK : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.eventSent_GetSResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 98; SumSQ.u64 = 98; Count.u64 = 98; Min.u64 = 1; Max.u64 = 1; 
l2gcache_9.eventSent_GetXResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 213; SumSQ.u64 = 213; Count.u64 = 213; Min.u64 = 1; Max.u64 = 1; 
l2gcache_9.eventSent_WriteResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.eventSent_FlushLineResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.eventSent_FlushAllResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.eventSent_AckFlush : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.eventSent_UnblockFlush : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.eventSent_Fetch : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.eventSent_FetchInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 8; SumSQ.u64 = 8; Count.u64 = 8; Min.u64 = 1; Max.u64 = 1; 
l2gcache_9.eventSent_ForceInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.eventSent_FetchInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 69; SumSQ.u64 = 69; Count.u64 = 69; Min.u64 = 1; Max.u64 = 1; 
l2gcache_9.eventSent_Inv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 73; SumSQ.u64 = 73; Count.u64 = 73; Min.u64 = 1; Max.u64 = 1; 
l2gcache_9.eventSent_Put : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.eventSent_Get : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.eventSent_AckMove : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.eventSent_CustomReq : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.eventSent_CustomResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.eventSent_CustomAck : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.latency_GetS_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 3871; SumSQ.u64 = 1027063; Count.u64 = 20; Min.u64 = 87; Max.u64 = 483; 
l2gcache_9.latency_GetS_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 39845; SumSQ.u64 = 13850691; Count.u64 = 136; Min.u64 = 199; Max.u64 = 596; 
l2gcache_9.latency_GetS_inv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 11358; SumSQ.u64 = 1869696; Count.u64 = 69; Min.u64 = 164; Max.u64 = 168; 
l2gcache_9.latency_GetX_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.latency_GetX_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 1604; SumSQ.u64 = 321604; Count.u64 = 8; Min.u64 = 200; Max.u64 = 201; 
l2gcache_9.latency_GetX_inv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 13106; SumSQ.u64 = 2223924; Count.u64 = 78; Min.u64 = 138; Max.u64 = 239; 
l2gcache_9.latency_GetX_upgrade : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.latency_GetSX_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.latency_GetSX_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.latency_GetSX_inv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.latency_GetSX_upgrade : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.latency_FlushLine : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.latency_FlushLineInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.latency_FlushAll : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.GetSHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 77; SumSQ.u64 = 77; Count.u64 = 77; Min.u64 = 1; Max.u64 = 1; 
l2gcache_9.GetXHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 70; SumSQ.u64 = 70; Count.u64 = 70; Min.u64 = 1; Max.u64 = 1; 
l2gcache_9.GetSXHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.GetSHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 12; SumSQ.u64 = 12; Count.u64 = 12; Min.u64 = 1; Max.u64 = 1; 
l2gcache_9.GetXHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 8; SumSQ.u64 = 8; Count.u64 = 8; Min.u64 = 1; Max.u64 = 1; 
l2gcache_9.GetSXHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.GetSMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 136; SumSQ.u64 = 136; Count.u64 = 136; Min.u64 = 1; Max.u64 = 1; 
l2gcache_9.GetXMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 8; SumSQ.u64 = 8; Count.u64 = 8; Min.u64 = 1; Max.u64 = 1; 
l2gcache_9.GetSXMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.GetSMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.GetXMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.GetSXMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.CacheHits : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 167; SumSQ.u64 = 167; Count.u64 = 167; Min.u64 = 1; Max.u64 = 1; 
l2gcache_9.CacheMisses : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 144; SumSQ.u64 = 144; Count.u64 = 144; Min.u64 = 1; Max.u64 = 1; 
l2gcache_9.stateEvent_AckPut_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.evict_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.evict_EInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.evict_EInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.stateEvent_GetS_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 83; SumSQ.u64 = 83; Count.u64 = 83; Min.u64 = 1; Max.u64 = 1; 
l2gcache_9.stateEvent_GetX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 10; SumSQ.u64 = 10; Count.u64 = 10; Min.u64 = 1; Max.u64 = 1; 
l2gcache_9.stateEvent_GetSX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.stateEvent_PutS_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.stateEvent_PutS_EInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.stateEvent_PutE_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.stateEvent_PutE_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.stateEvent_PutE_MInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.stateEvent_PutE_MInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.stateEvent_PutE_EInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.stateEvent_PutE_EInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.stateEvent_PutM_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.stateEvent_PutM_EInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.stateEvent_PutM_EInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.stateEvent_PutX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.stateEvent_PutX_EInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.stateEvent_PutX_EInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.stateEvent_FetchInvX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.stateEvent_FetchInvX_EInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.stateEvent_FetchInvX_EInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.stateEvent_FetchInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.stateEvent_FetchInv_EInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.stateEvent_FetchInv_EInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.stateEvent_ForceInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.stateEvent_ForceInv_EInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.stateEvent_ForceInv_EInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.stateEvent_FetchResp_EInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 5; SumSQ.u64 = 5; Count.u64 = 5; Min.u64 = 1; Max.u64 = 1; 
l2gcache_9.stateEvent_FetchXResp_EInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 66; SumSQ.u64 = 66; Count.u64 = 66; Min.u64 = 1; Max.u64 = 1; 
l2gcache_9.stateEvent_AckInv_EInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 5; SumSQ.u64 = 5; Count.u64 = 5; Min.u64 = 1; Max.u64 = 1; 
l2gcache_9.stateEvent_FlushLine_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.stateEvent_FlushLineInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.eventSent_PutE : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.TotalEventsReceived : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 605; SumSQ.u64 = 605; Count.u64 = 605; Min.u64 = 1; Max.u64 = 1; 
l2gcache_9.TotalEventsReplayed : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 167; SumSQ.u64 = 167; Count.u64 = 167; Min.u64 = 1; Max.u64 = 1; 
l2gcache_9.Put_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.Get_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.AckMove_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.GetS_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.Write_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.GetSX_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.GetSResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.WriteResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.CustomReq_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.CustomResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.CustomAck_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.NULLCMD_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.GetS_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 225; SumSQ.u64 = 225; Count.u64 = 225; Min.u64 = 1; Max.u64 = 1; 
l2gcache_9.GetX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 86; SumSQ.u64 = 86; Count.u64 = 86; Min.u64 = 1; Max.u64 = 1; 
l2gcache_9.GetSX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.Write_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.FlushLine_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.FlushLineInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.FlushAll_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.GetSResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.GetXResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 144; SumSQ.u64 = 144; Count.u64 = 144; Min.u64 = 1; Max.u64 = 1; 
l2gcache_9.WriteResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.FlushLineResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.FlushAllResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.PutS_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.PutM_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.PutE_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.PutX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.Inv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.ForceInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.Fetch_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.FetchInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.FetchInvX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.FetchResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 8; SumSQ.u64 = 8; Count.u64 = 8; Min.u64 = 1; Max.u64 = 1; 
l2gcache_9.FetchXResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 69; SumSQ.u64 = 69; Count.u64 = 69; Min.u64 = 1; Max.u64 = 1; 
l2gcache_9.ForwardFlush_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.AckFlush_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.UnblockFlush_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.NACK_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.AckInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 73; SumSQ.u64 = 73; Count.u64 = 73; Min.u64 = 1; Max.u64 = 1; 
l2gcache_9.AckPut_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.MSHR_occupancy : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 58470; SumSQ.u64 = 1717104; Count.u64 = 172531049; Min.u64 = 0; Max.u64 = 67; 
l2gcache_9.Bank_conflicts : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.default_stat : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.evict_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 137; SumSQ.u64 = 137; Count.u64 = 137; Min.u64 = 1; Max.u64 = 1; 
l2gcache_16.evict_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.evict_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.evict_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.evict_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.evict_SInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.evict_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.evict_MInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.evict_SMInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.evict_MInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.evict_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.evict_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.evict_SBInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.stateEvent_GetS_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 129; SumSQ.u64 = 129; Count.u64 = 129; Min.u64 = 1; Max.u64 = 1; 
l2gcache_16.stateEvent_GetS_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.stateEvent_GetS_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
l2gcache_16.stateEvent_GetX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 8; SumSQ.u64 = 8; Count.u64 = 8; Min.u64 = 1; Max.u64 = 1; 
l2gcache_16.stateEvent_GetX_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.stateEvent_GetX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 65; SumSQ.u64 = 65; Count.u64 = 65; Min.u64 = 1; Max.u64 = 1; 
l2gcache_16.stateEvent_GetSX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.stateEvent_GetSX_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.stateEvent_GetSX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.stateEvent_GetSResp_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.stateEvent_GetXResp_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 129; SumSQ.u64 = 129; Count.u64 = 129; Min.u64 = 1; Max.u64 = 1; 
l2gcache_16.stateEvent_GetXResp_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 8; SumSQ.u64 = 8; Count.u64 = 8; Min.u64 = 1; Max.u64 = 1; 
l2gcache_16.stateEvent_GetXResp_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.stateEvent_GetXResp_SMInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.stateEvent_PutS_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.stateEvent_PutS_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.stateEvent_PutS_MInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.stateEvent_PutS_SInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.stateEvent_PutS_SMInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.stateEvent_PutS_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.stateEvent_PutS_SBInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.stateEvent_PutM_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.stateEvent_PutM_MInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.stateEvent_PutM_MInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.stateEvent_PutX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.stateEvent_PutX_MInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.stateEvent_PutX_MInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.stateEvent_Inv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.stateEvent_Inv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.stateEvent_Inv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.stateEvent_Inv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.stateEvent_Inv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.stateEvent_Inv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.stateEvent_Inv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.stateEvent_FetchInvX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.stateEvent_FetchInvX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.stateEvent_FetchInvX_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.stateEvent_FetchInvX_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.stateEvent_FetchInvX_MInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.stateEvent_FetchInvX_MInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.stateEvent_FetchInvX_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.stateEvent_FetchInvX_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.stateEvent_Fetch_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.stateEvent_Fetch_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.stateEvent_Fetch_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.stateEvent_Fetch_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.stateEvent_Fetch_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.stateEvent_Fetch_SMInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.stateEvent_Fetch_SInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.stateEvent_Fetch_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.stateEvent_Fetch_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.stateEvent_FetchInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.stateEvent_FetchInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.stateEvent_FetchInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.stateEvent_FetchInv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.stateEvent_FetchInv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.stateEvent_FetchInv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.stateEvent_FetchInv_SMInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.stateEvent_FetchInv_MInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.stateEvent_FetchInv_MInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.stateEvent_FetchInv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.stateEvent_FetchInv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.stateEvent_ForceInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.stateEvent_ForceInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.stateEvent_ForceInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.stateEvent_ForceInv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.stateEvent_ForceInv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.stateEvent_ForceInv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.stateEvent_ForceInv_SInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.stateEvent_ForceInv_SMInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.stateEvent_ForceInv_MInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.stateEvent_ForceInv_MInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.stateEvent_ForceInv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.stateEvent_ForceInv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.stateEvent_FetchResp_MInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; Min.u64 = 1; Max.u64 = 1; 
l2gcache_16.stateEvent_FetchXResp_MInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; Min.u64 = 1; Max.u64 = 1; 
l2gcache_16.stateEvent_AckInv_MInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 65; SumSQ.u64 = 65; Count.u64 = 65; Min.u64 = 1; Max.u64 = 1; 
l2gcache_16.stateEvent_AckInv_SInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.stateEvent_AckInv_SMInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.stateEvent_AckInv_SBInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.stateEvent_FlushLine_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.stateEvent_FlushLine_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.stateEvent_FlushLine_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.stateEvent_FlushLineInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.stateEvent_FlushLineInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.stateEvent_FlushLineInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.stateEvent_FlushLineResp_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.eventSent_GetS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 129; SumSQ.u64 = 129; Count.u64 = 129; Min.u64 = 1; Max.u64 = 1; 
l2gcache_16.eventSent_GetX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 8; SumSQ.u64 = 8; Count.u64 = 8; Min.u64 = 1; Max.u64 = 1; 
l2gcache_16.eventSent_GetSX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.eventSent_Write : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.eventSent_PutS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.eventSent_PutM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.eventSent_AckPut : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.eventSent_FlushLine : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.eventSent_FlushLineInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.eventSent_FlushAll : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.eventSent_ForwardFlush : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.eventSent_FetchResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.eventSent_FetchXResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.eventSent_AckInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.eventSent_NACK : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.eventSent_GetSResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 68; SumSQ.u64 = 68; Count.u64 = 68; Min.u64 = 1; Max.u64 = 1; 
l2gcache_16.eventSent_GetXResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 203; SumSQ.u64 = 203; Count.u64 = 203; Min.u64 = 1; Max.u64 = 1; 
l2gcache_16.eventSent_WriteResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.eventSent_FlushLineResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.eventSent_FlushAllResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.eventSent_AckFlush : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.eventSent_UnblockFlush : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.eventSent_Fetch : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.eventSent_FetchInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
l2gcache_16.eventSent_ForceInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.eventSent_FetchInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 65; SumSQ.u64 = 65; Count.u64 = 65; Min.u64 = 1; Max.u64 = 1; 
l2gcache_16.eventSent_Inv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 66; SumSQ.u64 = 66; Count.u64 = 66; Min.u64 = 1; Max.u64 = 1; 
l2gcache_16.eventSent_Put : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.eventSent_Get : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.eventSent_AckMove : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.eventSent_CustomReq : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.eventSent_CustomResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.eventSent_CustomAck : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.latency_GetS_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 558; SumSQ.u64 = 227882; Count.u64 = 2; Min.u64 = 89; Max.u64 = 469; 
l2gcache_16.latency_GetS_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 38215; SumSQ.u64 = 13382571; Count.u64 = 129; Min.u64 = 199; Max.u64 = 593; 
l2gcache_16.latency_GetS_inv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 10700; SumSQ.u64 = 1761434; Count.u64 = 65; Min.u64 = 164; Max.u64 = 166; 
l2gcache_16.latency_GetX_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.latency_GetX_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 1600; SumSQ.u64 = 320002; Count.u64 = 8; Min.u64 = 199; Max.u64 = 201; 
l2gcache_16.latency_GetX_inv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 11049; SumSQ.u64 = 1823259; Count.u64 = 67; Min.u64 = 153; Max.u64 = 196; 
l2gcache_16.latency_GetX_upgrade : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.latency_GetSX_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.latency_GetSX_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.latency_GetSX_inv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.latency_GetSX_upgrade : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.latency_FlushLine : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.latency_FlushLineInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.latency_FlushAll : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.GetSHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 65; SumSQ.u64 = 65; Count.u64 = 65; Min.u64 = 1; Max.u64 = 1; 
l2gcache_16.GetXHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 65; SumSQ.u64 = 65; Count.u64 = 65; Min.u64 = 1; Max.u64 = 1; 
l2gcache_16.GetSXHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.GetSHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
l2gcache_16.GetXHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
l2gcache_16.GetSXHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.GetSMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 129; SumSQ.u64 = 129; Count.u64 = 129; Min.u64 = 1; Max.u64 = 1; 
l2gcache_16.GetXMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 8; SumSQ.u64 = 8; Count.u64 = 8; Min.u64 = 1; Max.u64 = 1; 
l2gcache_16.GetSXMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.GetSMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.GetXMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.GetSXMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.CacheHits : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 134; SumSQ.u64 = 134; Count.u64 = 134; Min.u64 = 1; Max.u64 = 1; 
l2gcache_16.CacheMisses : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 137; SumSQ.u64 = 137; Count.u64 = 137; Min.u64 = 1; Max.u64 = 1; 
l2gcache_16.stateEvent_AckPut_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.evict_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.evict_EInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.evict_EInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.stateEvent_GetS_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 65; SumSQ.u64 = 65; Count.u64 = 65; Min.u64 = 1; Max.u64 = 1; 
l2gcache_16.stateEvent_GetX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
l2gcache_16.stateEvent_GetSX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.stateEvent_PutS_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.stateEvent_PutS_EInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.stateEvent_PutE_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.stateEvent_PutE_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.stateEvent_PutE_MInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.stateEvent_PutE_MInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.stateEvent_PutE_EInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.stateEvent_PutE_EInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.stateEvent_PutM_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.stateEvent_PutM_EInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.stateEvent_PutM_EInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.stateEvent_PutX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.stateEvent_PutX_EInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.stateEvent_PutX_EInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.stateEvent_FetchInvX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.stateEvent_FetchInvX_EInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.stateEvent_FetchInvX_EInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.stateEvent_FetchInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.stateEvent_FetchInv_EInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.stateEvent_FetchInv_EInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.stateEvent_ForceInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.stateEvent_ForceInv_EInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.stateEvent_ForceInv_EInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.stateEvent_FetchResp_EInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; Min.u64 = 1; Max.u64 = 1; 
l2gcache_16.stateEvent_FetchXResp_EInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 64; SumSQ.u64 = 64; Count.u64 = 64; Min.u64 = 1; Max.u64 = 1; 
l2gcache_16.stateEvent_AckInv_EInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; Min.u64 = 1; Max.u64 = 1; 
l2gcache_16.stateEvent_FlushLine_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.stateEvent_FlushLineInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.eventSent_PutE : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.TotalEventsReceived : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 541; SumSQ.u64 = 541; Count.u64 = 541; Min.u64 = 1; Max.u64 = 1; 
l2gcache_16.TotalEventsReplayed : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 136; SumSQ.u64 = 136; Count.u64 = 136; Min.u64 = 1; Max.u64 = 1; 
l2gcache_16.Put_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.Get_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.AckMove_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.GetS_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.Write_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.GetSX_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.GetSResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.WriteResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.CustomReq_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.CustomResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.CustomAck_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.NULLCMD_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.GetS_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 196; SumSQ.u64 = 196; Count.u64 = 196; Min.u64 = 1; Max.u64 = 1; 
l2gcache_16.GetX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 75; SumSQ.u64 = 75; Count.u64 = 75; Min.u64 = 1; Max.u64 = 1; 
l2gcache_16.GetSX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.Write_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.FlushLine_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.FlushLineInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.FlushAll_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.GetSResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.GetXResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 137; SumSQ.u64 = 137; Count.u64 = 137; Min.u64 = 1; Max.u64 = 1; 
l2gcache_16.WriteResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.FlushLineResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.FlushAllResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.PutS_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.PutM_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.PutE_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.PutX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.Inv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.ForceInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.Fetch_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.FetchInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.FetchInvX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.FetchResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
l2gcache_16.FetchXResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 65; SumSQ.u64 = 65; Count.u64 = 65; Min.u64 = 1; Max.u64 = 1; 
l2gcache_16.ForwardFlush_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.AckFlush_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.UnblockFlush_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.NACK_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.AckInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 66; SumSQ.u64 = 66; Count.u64 = 66; Min.u64 = 1; Max.u64 = 1; 
l2gcache_16.AckPut_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.MSHR_occupancy : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 53118; SumSQ.u64 = 1615520; Count.u64 = 172531049; Min.u64 = 0; Max.u64 = 65; 
l2gcache_16.Bank_conflicts : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.default_stat : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.evict_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 136; SumSQ.u64 = 136; Count.u64 = 136; Min.u64 = 1; Max.u64 = 1; 
l2gcache_17.evict_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.evict_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.evict_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.evict_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.evict_SInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.evict_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.evict_MInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.evict_SMInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.evict_MInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.evict_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.evict_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.evict_SBInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.stateEvent_GetS_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 128; SumSQ.u64 = 128; Count.u64 = 128; Min.u64 = 1; Max.u64 = 1; 
l2gcache_17.stateEvent_GetS_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.stateEvent_GetS_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 6; SumSQ.u64 = 6; Count.u64 = 6; Min.u64 = 1; Max.u64 = 1; 
l2gcache_17.stateEvent_GetX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 8; SumSQ.u64 = 8; Count.u64 = 8; Min.u64 = 1; Max.u64 = 1; 
l2gcache_17.stateEvent_GetX_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.stateEvent_GetX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 68; SumSQ.u64 = 68; Count.u64 = 68; Min.u64 = 1; Max.u64 = 1; 
l2gcache_17.stateEvent_GetSX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.stateEvent_GetSX_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.stateEvent_GetSX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.stateEvent_GetSResp_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.stateEvent_GetXResp_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 128; SumSQ.u64 = 128; Count.u64 = 128; Min.u64 = 1; Max.u64 = 1; 
l2gcache_17.stateEvent_GetXResp_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 8; SumSQ.u64 = 8; Count.u64 = 8; Min.u64 = 1; Max.u64 = 1; 
l2gcache_17.stateEvent_GetXResp_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.stateEvent_GetXResp_SMInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.stateEvent_PutS_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.stateEvent_PutS_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.stateEvent_PutS_MInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.stateEvent_PutS_SInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.stateEvent_PutS_SMInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.stateEvent_PutS_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.stateEvent_PutS_SBInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.stateEvent_PutM_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.stateEvent_PutM_MInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.stateEvent_PutM_MInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.stateEvent_PutX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.stateEvent_PutX_MInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.stateEvent_PutX_MInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.stateEvent_Inv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.stateEvent_Inv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.stateEvent_Inv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.stateEvent_Inv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.stateEvent_Inv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.stateEvent_Inv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.stateEvent_Inv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.stateEvent_FetchInvX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.stateEvent_FetchInvX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.stateEvent_FetchInvX_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.stateEvent_FetchInvX_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.stateEvent_FetchInvX_MInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.stateEvent_FetchInvX_MInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.stateEvent_FetchInvX_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.stateEvent_FetchInvX_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.stateEvent_Fetch_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.stateEvent_Fetch_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.stateEvent_Fetch_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.stateEvent_Fetch_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.stateEvent_Fetch_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.stateEvent_Fetch_SMInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.stateEvent_Fetch_SInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.stateEvent_Fetch_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.stateEvent_Fetch_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.stateEvent_FetchInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.stateEvent_FetchInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.stateEvent_FetchInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.stateEvent_FetchInv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.stateEvent_FetchInv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.stateEvent_FetchInv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.stateEvent_FetchInv_SMInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.stateEvent_FetchInv_MInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.stateEvent_FetchInv_MInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.stateEvent_FetchInv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.stateEvent_FetchInv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.stateEvent_ForceInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.stateEvent_ForceInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.stateEvent_ForceInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.stateEvent_ForceInv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.stateEvent_ForceInv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.stateEvent_ForceInv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.stateEvent_ForceInv_SInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.stateEvent_ForceInv_SMInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.stateEvent_ForceInv_MInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.stateEvent_ForceInv_MInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.stateEvent_ForceInv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.stateEvent_ForceInv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.stateEvent_FetchResp_MInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 3; SumSQ.u64 = 3; Count.u64 = 3; Min.u64 = 1; Max.u64 = 1; 
l2gcache_17.stateEvent_FetchXResp_MInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 3; SumSQ.u64 = 3; Count.u64 = 3; Min.u64 = 1; Max.u64 = 1; 
l2gcache_17.stateEvent_AckInv_MInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 68; SumSQ.u64 = 68; Count.u64 = 68; Min.u64 = 1; Max.u64 = 1; 
l2gcache_17.stateEvent_AckInv_SInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.stateEvent_AckInv_SMInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.stateEvent_AckInv_SBInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.stateEvent_FlushLine_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.stateEvent_FlushLine_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.stateEvent_FlushLine_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.stateEvent_FlushLineInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.stateEvent_FlushLineInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.stateEvent_FlushLineInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.stateEvent_FlushLineResp_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.eventSent_GetS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 128; SumSQ.u64 = 128; Count.u64 = 128; Min.u64 = 1; Max.u64 = 1; 
l2gcache_17.eventSent_GetX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 8; SumSQ.u64 = 8; Count.u64 = 8; Min.u64 = 1; Max.u64 = 1; 
l2gcache_17.eventSent_GetSX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.eventSent_Write : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.eventSent_PutS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.eventSent_PutM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.eventSent_AckPut : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.eventSent_FlushLine : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.eventSent_FlushLineInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.eventSent_FlushAll : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.eventSent_ForwardFlush : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.eventSent_FetchResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.eventSent_FetchXResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.eventSent_AckInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.eventSent_NACK : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.eventSent_GetSResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 78; SumSQ.u64 = 78; Count.u64 = 78; Min.u64 = 1; Max.u64 = 1; 
l2gcache_17.eventSent_GetXResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 209; SumSQ.u64 = 209; Count.u64 = 209; Min.u64 = 1; Max.u64 = 1; 
l2gcache_17.eventSent_WriteResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.eventSent_FlushLineResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.eventSent_FlushAllResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.eventSent_AckFlush : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.eventSent_UnblockFlush : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.eventSent_Fetch : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.eventSent_FetchInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 8; SumSQ.u64 = 8; Count.u64 = 8; Min.u64 = 1; Max.u64 = 1; 
l2gcache_17.eventSent_ForceInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.eventSent_FetchInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 65; SumSQ.u64 = 65; Count.u64 = 65; Min.u64 = 1; Max.u64 = 1; 
l2gcache_17.eventSent_Inv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 73; SumSQ.u64 = 73; Count.u64 = 73; Min.u64 = 1; Max.u64 = 1; 
l2gcache_17.eventSent_Put : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.eventSent_Get : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.eventSent_AckMove : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.eventSent_CustomReq : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.eventSent_CustomResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.eventSent_CustomAck : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.latency_GetS_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 1952; SumSQ.u64 = 634816; Count.u64 = 8; Min.u64 = 75; Max.u64 = 456; 
l2gcache_17.latency_GetS_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 38664; SumSQ.u64 = 13781844; Count.u64 = 128; Min.u64 = 199; Max.u64 = 587; 
l2gcache_17.latency_GetS_inv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 10693; SumSQ.u64 = 1759125; Count.u64 = 65; Min.u64 = 164; Max.u64 = 166; 
l2gcache_17.latency_GetX_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.latency_GetX_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 1607; SumSQ.u64 = 322813; Count.u64 = 8; Min.u64 = 200; Max.u64 = 203; 
l2gcache_17.latency_GetX_inv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 13215; SumSQ.u64 = 2268821; Count.u64 = 78; Min.u64 = 139; Max.u64 = 259; 
l2gcache_17.latency_GetX_upgrade : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.latency_GetSX_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.latency_GetSX_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.latency_GetSX_inv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.latency_GetSX_upgrade : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.latency_FlushLine : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.latency_FlushLineInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.latency_FlushAll : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.GetSHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 65; SumSQ.u64 = 65; Count.u64 = 65; Min.u64 = 1; Max.u64 = 1; 
l2gcache_17.GetXHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 70; SumSQ.u64 = 70; Count.u64 = 70; Min.u64 = 1; Max.u64 = 1; 
l2gcache_17.GetSXHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.GetSHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 8; SumSQ.u64 = 8; Count.u64 = 8; Min.u64 = 1; Max.u64 = 1; 
l2gcache_17.GetXHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 8; SumSQ.u64 = 8; Count.u64 = 8; Min.u64 = 1; Max.u64 = 1; 
l2gcache_17.GetSXHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.GetSMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 128; SumSQ.u64 = 128; Count.u64 = 128; Min.u64 = 1; Max.u64 = 1; 
l2gcache_17.GetXMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 8; SumSQ.u64 = 8; Count.u64 = 8; Min.u64 = 1; Max.u64 = 1; 
l2gcache_17.GetSXMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.GetSMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.GetXMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.GetSXMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.CacheHits : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 151; SumSQ.u64 = 151; Count.u64 = 151; Min.u64 = 1; Max.u64 = 1; 
l2gcache_17.CacheMisses : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 136; SumSQ.u64 = 136; Count.u64 = 136; Min.u64 = 1; Max.u64 = 1; 
l2gcache_17.stateEvent_AckPut_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.evict_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.evict_EInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.evict_EInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.stateEvent_GetS_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 67; SumSQ.u64 = 67; Count.u64 = 67; Min.u64 = 1; Max.u64 = 1; 
l2gcache_17.stateEvent_GetX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 10; SumSQ.u64 = 10; Count.u64 = 10; Min.u64 = 1; Max.u64 = 1; 
l2gcache_17.stateEvent_GetSX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.stateEvent_PutS_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.stateEvent_PutS_EInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.stateEvent_PutE_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.stateEvent_PutE_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.stateEvent_PutE_MInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.stateEvent_PutE_MInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.stateEvent_PutE_EInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.stateEvent_PutE_EInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.stateEvent_PutM_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.stateEvent_PutM_EInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.stateEvent_PutM_EInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.stateEvent_PutX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.stateEvent_PutX_EInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.stateEvent_PutX_EInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.stateEvent_FetchInvX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.stateEvent_FetchInvX_EInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.stateEvent_FetchInvX_EInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.stateEvent_FetchInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.stateEvent_FetchInv_EInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.stateEvent_FetchInv_EInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.stateEvent_ForceInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.stateEvent_ForceInv_EInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.stateEvent_ForceInv_EInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.stateEvent_FetchResp_EInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 5; SumSQ.u64 = 5; Count.u64 = 5; Min.u64 = 1; Max.u64 = 1; 
l2gcache_17.stateEvent_FetchXResp_EInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 62; SumSQ.u64 = 62; Count.u64 = 62; Min.u64 = 1; Max.u64 = 1; 
l2gcache_17.stateEvent_AckInv_EInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 5; SumSQ.u64 = 5; Count.u64 = 5; Min.u64 = 1; Max.u64 = 1; 
l2gcache_17.stateEvent_FlushLine_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.stateEvent_FlushLineInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.eventSent_PutE : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.TotalEventsReceived : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 569; SumSQ.u64 = 569; Count.u64 = 569; Min.u64 = 1; Max.u64 = 1; 
l2gcache_17.TotalEventsReplayed : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 159; SumSQ.u64 = 159; Count.u64 = 159; Min.u64 = 1; Max.u64 = 1; 
l2gcache_17.Put_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.Get_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.AckMove_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.GetS_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.Write_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.GetSX_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.GetSResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.WriteResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.CustomReq_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.CustomResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.CustomAck_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.NULLCMD_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.GetS_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 201; SumSQ.u64 = 201; Count.u64 = 201; Min.u64 = 1; Max.u64 = 1; 
l2gcache_17.GetX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 86; SumSQ.u64 = 86; Count.u64 = 86; Min.u64 = 1; Max.u64 = 1; 
l2gcache_17.GetSX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.Write_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.FlushLine_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.FlushLineInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.FlushAll_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.GetSResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.GetXResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 136; SumSQ.u64 = 136; Count.u64 = 136; Min.u64 = 1; Max.u64 = 1; 
l2gcache_17.WriteResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.FlushLineResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.FlushAllResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.PutS_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.PutM_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.PutE_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.PutX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.Inv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.ForceInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.Fetch_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.FetchInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.FetchInvX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.FetchResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 8; SumSQ.u64 = 8; Count.u64 = 8; Min.u64 = 1; Max.u64 = 1; 
l2gcache_17.FetchXResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 65; SumSQ.u64 = 65; Count.u64 = 65; Min.u64 = 1; Max.u64 = 1; 
l2gcache_17.ForwardFlush_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.AckFlush_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.UnblockFlush_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.NACK_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.AckInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 73; SumSQ.u64 = 73; Count.u64 = 73; Min.u64 = 1; Max.u64 = 1; 
l2gcache_17.AckPut_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.MSHR_occupancy : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 56417; SumSQ.u64 = 1796457; Count.u64 = 172531049; Min.u64 = 0; Max.u64 = 67; 
l2gcache_17.Bank_conflicts : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.default_stat : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.evict_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 144; SumSQ.u64 = 144; Count.u64 = 144; Min.u64 = 1; Max.u64 = 1; 
l2gcache_24.evict_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.evict_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.evict_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.evict_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.evict_SInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.evict_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.evict_MInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.evict_SMInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.evict_MInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.evict_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.evict_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.evict_SBInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_GetS_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 144; SumSQ.u64 = 144; Count.u64 = 144; Min.u64 = 1; Max.u64 = 1; 
l2gcache_24.stateEvent_GetS_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_GetS_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 6; SumSQ.u64 = 6; Count.u64 = 6; Min.u64 = 1; Max.u64 = 1; 
l2gcache_24.stateEvent_GetX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_GetX_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_GetX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 75; SumSQ.u64 = 75; Count.u64 = 75; Min.u64 = 1; Max.u64 = 1; 
l2gcache_24.stateEvent_GetSX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_GetSX_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_GetSX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_GetSResp_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_GetXResp_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 144; SumSQ.u64 = 144; Count.u64 = 144; Min.u64 = 1; Max.u64 = 1; 
l2gcache_24.stateEvent_GetXResp_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_GetXResp_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_GetXResp_SMInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_PutS_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_PutS_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_PutS_MInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_PutS_SInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_PutS_SMInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_PutS_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_PutS_SBInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_PutM_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_PutM_MInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_PutM_MInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_PutX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_PutX_MInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_PutX_MInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_Inv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_Inv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_Inv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_Inv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_Inv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_Inv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_Inv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_FetchInvX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_FetchInvX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_FetchInvX_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_FetchInvX_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_FetchInvX_MInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_FetchInvX_MInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_FetchInvX_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_FetchInvX_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_Fetch_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_Fetch_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_Fetch_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_Fetch_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_Fetch_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_Fetch_SMInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_Fetch_SInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_Fetch_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_Fetch_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_FetchInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_FetchInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_FetchInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_FetchInv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_FetchInv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_FetchInv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_FetchInv_SMInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_FetchInv_MInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_FetchInv_MInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_FetchInv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_FetchInv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_ForceInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_ForceInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_ForceInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_ForceInv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_ForceInv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_ForceInv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_ForceInv_SInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_ForceInv_SMInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_ForceInv_MInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_ForceInv_MInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_ForceInv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_ForceInv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_FetchResp_MInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 3; SumSQ.u64 = 3; Count.u64 = 3; Min.u64 = 1; Max.u64 = 1; 
l2gcache_24.stateEvent_FetchXResp_MInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 3; SumSQ.u64 = 3; Count.u64 = 3; Min.u64 = 1; Max.u64 = 1; 
l2gcache_24.stateEvent_AckInv_MInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 75; SumSQ.u64 = 75; Count.u64 = 75; Min.u64 = 1; Max.u64 = 1; 
l2gcache_24.stateEvent_AckInv_SInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_AckInv_SMInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_AckInv_SBInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_FlushLine_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_FlushLine_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_FlushLine_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_FlushLineInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_FlushLineInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_FlushLineInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_FlushLineResp_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.eventSent_GetS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 144; SumSQ.u64 = 144; Count.u64 = 144; Min.u64 = 1; Max.u64 = 1; 
l2gcache_24.eventSent_GetX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.eventSent_GetSX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.eventSent_Write : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.eventSent_PutS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.eventSent_PutM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.eventSent_AckPut : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.eventSent_FlushLine : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.eventSent_FlushLineInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.eventSent_FlushAll : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.eventSent_ForwardFlush : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.eventSent_FetchResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.eventSent_FetchXResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.eventSent_AckInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.eventSent_NACK : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.eventSent_GetSResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 87; SumSQ.u64 = 87; Count.u64 = 87; Min.u64 = 1; Max.u64 = 1; 
l2gcache_24.eventSent_GetXResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 225; SumSQ.u64 = 225; Count.u64 = 225; Min.u64 = 1; Max.u64 = 1; 
l2gcache_24.eventSent_WriteResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.eventSent_FlushLineResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.eventSent_FlushAllResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.eventSent_AckFlush : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.eventSent_UnblockFlush : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.eventSent_Fetch : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.eventSent_FetchInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 9; SumSQ.u64 = 9; Count.u64 = 9; Min.u64 = 1; Max.u64 = 1; 
l2gcache_24.eventSent_ForceInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.eventSent_FetchInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 72; SumSQ.u64 = 72; Count.u64 = 72; Min.u64 = 1; Max.u64 = 1; 
l2gcache_24.eventSent_Inv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 81; SumSQ.u64 = 81; Count.u64 = 81; Min.u64 = 1; Max.u64 = 1; 
l2gcache_24.eventSent_Put : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.eventSent_Get : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.eventSent_AckMove : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.eventSent_CustomReq : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.eventSent_CustomResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.eventSent_CustomAck : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.latency_GetS_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2046; SumSQ.u64 = 689280; Count.u64 = 9; Min.u64 = 71; Max.u64 = 491; 
l2gcache_24.latency_GetS_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 43474; SumSQ.u64 = 15448482; Count.u64 = 144; Min.u64 = 199; Max.u64 = 596; 
l2gcache_24.latency_GetS_inv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 11859; SumSQ.u64 = 1953333; Count.u64 = 72; Min.u64 = 164; Max.u64 = 166; 
l2gcache_24.latency_GetX_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.latency_GetX_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.latency_GetX_inv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 14560; SumSQ.u64 = 2458726; Count.u64 = 87; Min.u64 = 130; Max.u64 = 259; 
l2gcache_24.latency_GetX_upgrade : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.latency_GetSX_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.latency_GetSX_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.latency_GetSX_inv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.latency_GetSX_upgrade : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.latency_FlushLine : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.latency_FlushLineInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.latency_FlushAll : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.GetSHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 72; SumSQ.u64 = 72; Count.u64 = 72; Min.u64 = 1; Max.u64 = 1; 
l2gcache_24.GetXHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 79; SumSQ.u64 = 79; Count.u64 = 79; Min.u64 = 1; Max.u64 = 1; 
l2gcache_24.GetSXHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.GetSHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 9; SumSQ.u64 = 9; Count.u64 = 9; Min.u64 = 1; Max.u64 = 1; 
l2gcache_24.GetXHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 8; SumSQ.u64 = 8; Count.u64 = 8; Min.u64 = 1; Max.u64 = 1; 
l2gcache_24.GetSXHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.GetSMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 144; SumSQ.u64 = 144; Count.u64 = 144; Min.u64 = 1; Max.u64 = 1; 
l2gcache_24.GetXMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.GetSXMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.GetSMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.GetXMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.GetSXMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.CacheHits : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 168; SumSQ.u64 = 168; Count.u64 = 168; Min.u64 = 1; Max.u64 = 1; 
l2gcache_24.CacheMisses : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 144; SumSQ.u64 = 144; Count.u64 = 144; Min.u64 = 1; Max.u64 = 1; 
l2gcache_24.stateEvent_AckPut_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.evict_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.evict_EInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.evict_EInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_GetS_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 75; SumSQ.u64 = 75; Count.u64 = 75; Min.u64 = 1; Max.u64 = 1; 
l2gcache_24.stateEvent_GetX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 12; SumSQ.u64 = 12; Count.u64 = 12; Min.u64 = 1; Max.u64 = 1; 
l2gcache_24.stateEvent_GetSX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_PutS_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_PutS_EInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_PutE_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_PutE_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_PutE_MInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_PutE_MInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_PutE_EInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_PutE_EInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_PutM_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_PutM_EInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_PutM_EInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_PutX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_PutX_EInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_PutX_EInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_FetchInvX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_FetchInvX_EInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_FetchInvX_EInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_FetchInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_FetchInv_EInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_FetchInv_EInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_ForceInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_ForceInv_EInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_ForceInv_EInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_FetchResp_EInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 6; SumSQ.u64 = 6; Count.u64 = 6; Min.u64 = 1; Max.u64 = 1; 
l2gcache_24.stateEvent_FetchXResp_EInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 69; SumSQ.u64 = 69; Count.u64 = 69; Min.u64 = 1; Max.u64 = 1; 
l2gcache_24.stateEvent_AckInv_EInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 6; SumSQ.u64 = 6; Count.u64 = 6; Min.u64 = 1; Max.u64 = 1; 
l2gcache_24.stateEvent_FlushLine_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_FlushLineInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.eventSent_PutE : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.TotalEventsReceived : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 618; SumSQ.u64 = 618; Count.u64 = 618; Min.u64 = 1; Max.u64 = 1; 
l2gcache_24.TotalEventsReplayed : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 176; SumSQ.u64 = 176; Count.u64 = 176; Min.u64 = 1; Max.u64 = 1; 
l2gcache_24.Put_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.Get_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.AckMove_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.GetS_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.Write_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.GetSX_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.GetSResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.WriteResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.CustomReq_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.CustomResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.CustomAck_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.NULLCMD_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.GetS_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 225; SumSQ.u64 = 225; Count.u64 = 225; Min.u64 = 1; Max.u64 = 1; 
l2gcache_24.GetX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 87; SumSQ.u64 = 87; Count.u64 = 87; Min.u64 = 1; Max.u64 = 1; 
l2gcache_24.GetSX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.Write_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.FlushLine_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.FlushLineInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.FlushAll_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.GetSResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.GetXResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 144; SumSQ.u64 = 144; Count.u64 = 144; Min.u64 = 1; Max.u64 = 1; 
l2gcache_24.WriteResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.FlushLineResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.FlushAllResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.PutS_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.PutM_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.PutE_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.PutX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.Inv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.ForceInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.Fetch_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.FetchInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.FetchInvX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.FetchResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 9; SumSQ.u64 = 9; Count.u64 = 9; Min.u64 = 1; Max.u64 = 1; 
l2gcache_24.FetchXResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 72; SumSQ.u64 = 72; Count.u64 = 72; Min.u64 = 1; Max.u64 = 1; 
l2gcache_24.ForwardFlush_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.AckFlush_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.UnblockFlush_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.NACK_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.AckInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 81; SumSQ.u64 = 81; Count.u64 = 81; Min.u64 = 1; Max.u64 = 1; 
l2gcache_24.AckPut_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.MSHR_occupancy : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 61370; SumSQ.u64 = 2180228; Count.u64 = 172531049; Min.u64 = 0; Max.u64 = 75; 
l2gcache_24.Bank_conflicts : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.default_stat : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.evict_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 144; SumSQ.u64 = 144; Count.u64 = 144; Min.u64 = 1; Max.u64 = 1; 
l2gcache_25.evict_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.evict_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.evict_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.evict_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.evict_SInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.evict_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.evict_MInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.evict_SMInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.evict_MInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.evict_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.evict_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.evict_SBInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_GetS_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 144; SumSQ.u64 = 144; Count.u64 = 144; Min.u64 = 1; Max.u64 = 1; 
l2gcache_25.stateEvent_GetS_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_GetS_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
l2gcache_25.stateEvent_GetX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_GetX_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_GetX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 73; SumSQ.u64 = 73; Count.u64 = 73; Min.u64 = 1; Max.u64 = 1; 
l2gcache_25.stateEvent_GetSX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_GetSX_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_GetSX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_GetSResp_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_GetXResp_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 144; SumSQ.u64 = 144; Count.u64 = 144; Min.u64 = 1; Max.u64 = 1; 
l2gcache_25.stateEvent_GetXResp_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_GetXResp_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_GetXResp_SMInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_PutS_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_PutS_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_PutS_MInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_PutS_SInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_PutS_SMInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_PutS_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_PutS_SBInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_PutM_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_PutM_MInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_PutM_MInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_PutX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_PutX_MInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_PutX_MInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_Inv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_Inv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_Inv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_Inv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_Inv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_Inv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_Inv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_FetchInvX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_FetchInvX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_FetchInvX_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_FetchInvX_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_FetchInvX_MInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_FetchInvX_MInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_FetchInvX_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_FetchInvX_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_Fetch_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_Fetch_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_Fetch_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_Fetch_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_Fetch_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_Fetch_SMInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_Fetch_SInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_Fetch_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_Fetch_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_FetchInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_FetchInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_FetchInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_FetchInv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_FetchInv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_FetchInv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_FetchInv_SMInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_FetchInv_MInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_FetchInv_MInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_FetchInv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_FetchInv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_ForceInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_ForceInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_ForceInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_ForceInv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_ForceInv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_ForceInv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_ForceInv_SInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_ForceInv_SMInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_ForceInv_MInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_ForceInv_MInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_ForceInv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_ForceInv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_FetchResp_MInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; Min.u64 = 1; Max.u64 = 1; 
l2gcache_25.stateEvent_FetchXResp_MInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; Min.u64 = 1; Max.u64 = 1; 
l2gcache_25.stateEvent_AckInv_MInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 73; SumSQ.u64 = 73; Count.u64 = 73; Min.u64 = 1; Max.u64 = 1; 
l2gcache_25.stateEvent_AckInv_SInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_AckInv_SMInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_AckInv_SBInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_FlushLine_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_FlushLine_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_FlushLine_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_FlushLineInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_FlushLineInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_FlushLineInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_FlushLineResp_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.eventSent_GetS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 144; SumSQ.u64 = 144; Count.u64 = 144; Min.u64 = 1; Max.u64 = 1; 
l2gcache_25.eventSent_GetX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.eventSent_GetSX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.eventSent_Write : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.eventSent_PutS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.eventSent_PutM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.eventSent_AckPut : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.eventSent_FlushLine : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.eventSent_FlushLineInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.eventSent_FlushAll : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.eventSent_ForwardFlush : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.eventSent_FetchResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.eventSent_FetchXResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.eventSent_AckInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.eventSent_NACK : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.eventSent_GetSResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 77; SumSQ.u64 = 77; Count.u64 = 77; Min.u64 = 1; Max.u64 = 1; 
l2gcache_25.eventSent_GetXResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 219; SumSQ.u64 = 219; Count.u64 = 219; Min.u64 = 1; Max.u64 = 1; 
l2gcache_25.eventSent_WriteResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.eventSent_FlushLineResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.eventSent_FlushAllResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.eventSent_AckFlush : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.eventSent_UnblockFlush : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.eventSent_Fetch : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.eventSent_FetchInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 3; SumSQ.u64 = 3; Count.u64 = 3; Min.u64 = 1; Max.u64 = 1; 
l2gcache_25.eventSent_ForceInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.eventSent_FetchInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 72; SumSQ.u64 = 72; Count.u64 = 72; Min.u64 = 1; Max.u64 = 1; 
l2gcache_25.eventSent_Inv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 75; SumSQ.u64 = 75; Count.u64 = 75; Min.u64 = 1; Max.u64 = 1; 
l2gcache_25.eventSent_Put : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.eventSent_Get : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.eventSent_AckMove : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.eventSent_CustomReq : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.eventSent_CustomResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.eventSent_CustomAck : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.latency_GetS_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 675; SumSQ.u64 = 190923; Count.u64 = 3; Min.u64 = 127; Max.u64 = 385; 
l2gcache_25.latency_GetS_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 43801; SumSQ.u64 = 15748549; Count.u64 = 144; Min.u64 = 200; Max.u64 = 591; 
l2gcache_25.latency_GetS_inv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 11837; SumSQ.u64 = 1946075; Count.u64 = 72; Min.u64 = 164; Max.u64 = 166; 
l2gcache_25.latency_GetX_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.latency_GetX_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.latency_GetX_inv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 12792; SumSQ.u64 = 2135650; Count.u64 = 77; Min.u64 = 140; Max.u64 = 243; 
l2gcache_25.latency_GetX_upgrade : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.latency_GetSX_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.latency_GetSX_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.latency_GetSX_inv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.latency_GetSX_upgrade : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.latency_FlushLine : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.latency_FlushLineInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.latency_FlushAll : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.GetSHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 72; SumSQ.u64 = 72; Count.u64 = 72; Min.u64 = 1; Max.u64 = 1; 
l2gcache_25.GetXHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 74; SumSQ.u64 = 74; Count.u64 = 74; Min.u64 = 1; Max.u64 = 1; 
l2gcache_25.GetSXHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.GetSHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 3; SumSQ.u64 = 3; Count.u64 = 3; Min.u64 = 1; Max.u64 = 1; 
l2gcache_25.GetXHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 3; SumSQ.u64 = 3; Count.u64 = 3; Min.u64 = 1; Max.u64 = 1; 
l2gcache_25.GetSXHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.GetSMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 144; SumSQ.u64 = 144; Count.u64 = 144; Min.u64 = 1; Max.u64 = 1; 
l2gcache_25.GetXMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.GetSXMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.GetSMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.GetXMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.GetSXMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.CacheHits : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 152; SumSQ.u64 = 152; Count.u64 = 152; Min.u64 = 1; Max.u64 = 1; 
l2gcache_25.CacheMisses : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 144; SumSQ.u64 = 144; Count.u64 = 144; Min.u64 = 1; Max.u64 = 1; 
l2gcache_25.stateEvent_AckPut_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.evict_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.evict_EInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.evict_EInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_GetS_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 73; SumSQ.u64 = 73; Count.u64 = 73; Min.u64 = 1; Max.u64 = 1; 
l2gcache_25.stateEvent_GetX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 4; SumSQ.u64 = 4; Count.u64 = 4; Min.u64 = 1; Max.u64 = 1; 
l2gcache_25.stateEvent_GetSX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_PutS_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_PutS_EInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_PutE_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_PutE_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_PutE_MInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_PutE_MInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_PutE_EInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_PutE_EInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_PutM_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_PutM_EInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_PutM_EInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_PutX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_PutX_EInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_PutX_EInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_FetchInvX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_FetchInvX_EInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_FetchInvX_EInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_FetchInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_FetchInv_EInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_FetchInv_EInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_ForceInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_ForceInv_EInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_ForceInv_EInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_FetchResp_EInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
l2gcache_25.stateEvent_FetchXResp_EInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 71; SumSQ.u64 = 71; Count.u64 = 71; Min.u64 = 1; Max.u64 = 1; 
l2gcache_25.stateEvent_AckInv_EInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
l2gcache_25.stateEvent_FlushLine_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_FlushLineInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.eventSent_PutE : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.TotalEventsReceived : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 590; SumSQ.u64 = 590; Count.u64 = 590; Min.u64 = 1; Max.u64 = 1; 
l2gcache_25.TotalEventsReplayed : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 155; SumSQ.u64 = 155; Count.u64 = 155; Min.u64 = 1; Max.u64 = 1; 
l2gcache_25.Put_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.Get_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.AckMove_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.GetS_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.Write_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.GetSX_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.GetSResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.WriteResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.CustomReq_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.CustomResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.CustomAck_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.NULLCMD_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.GetS_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 219; SumSQ.u64 = 219; Count.u64 = 219; Min.u64 = 1; Max.u64 = 1; 
l2gcache_25.GetX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 77; SumSQ.u64 = 77; Count.u64 = 77; Min.u64 = 1; Max.u64 = 1; 
l2gcache_25.GetSX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.Write_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.FlushLine_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.FlushLineInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.FlushAll_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.GetSResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.GetXResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 144; SumSQ.u64 = 144; Count.u64 = 144; Min.u64 = 1; Max.u64 = 1; 
l2gcache_25.WriteResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.FlushLineResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.FlushAllResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.PutS_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.PutM_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.PutE_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.PutX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.Inv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.ForceInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.Fetch_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.FetchInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.FetchInvX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.FetchResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 3; SumSQ.u64 = 3; Count.u64 = 3; Min.u64 = 1; Max.u64 = 1; 
l2gcache_25.FetchXResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 72; SumSQ.u64 = 72; Count.u64 = 72; Min.u64 = 1; Max.u64 = 1; 
l2gcache_25.ForwardFlush_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.AckFlush_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.UnblockFlush_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.NACK_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.AckInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 75; SumSQ.u64 = 75; Count.u64 = 75; Min.u64 = 1; Max.u64 = 1; 
l2gcache_25.AckPut_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.MSHR_occupancy : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 59246; SumSQ.u64 = 2111112; Count.u64 = 172531049; Min.u64 = 0; Max.u64 = 73; 
l2gcache_25.Bank_conflicts : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
Simplehbm_2.requests_received_GetS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 563; SumSQ.u64 = 563; Count.u64 = 563; Min.u64 = 1; Max.u64 = 1; 
Simplehbm_2.requests_received_GetSX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
Simplehbm_2.requests_received_GetX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 16; SumSQ.u64 = 16; Count.u64 = 16; Min.u64 = 1; Max.u64 = 1; 
Simplehbm_2.requests_received_Write : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
Simplehbm_2.requests_received_PutM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
Simplehbm_2.outstanding_requests : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 56419; SumSQ.u64 = 8421333; Count.u64 = 104578030; Min.u64 = 0; Max.u64 = 273; 
Simplehbm_2.latency_GetS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 55778; SumSQ.u64 = 8951136; Count.u64 = 563; Min.u64 = 40; Max.u64 = 281; 
Simplehbm_2.latency_GetSX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
Simplehbm_2.latency_GetX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 641; SumSQ.u64 = 25681; Count.u64 = 16; Min.u64 = 40; Max.u64 = 41; 
Simplehbm_2.latency_Write : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
Simplehbm_2.latency_PutM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
Simplehbm_2.cycles_with_issue : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 579; SumSQ.u64 = 579; Count.u64 = 579; Min.u64 = 1; Max.u64 = 1; 
Simplehbm_2.cycles_attempted_issue_but_rejected : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
Simplehbm_2.total_cycles : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 104578030; SumSQ.u64 = 10936564358680900; Count.u64 = 1; Min.u64 = 104578030; Max.u64 = 104578030; 
Simplehbm_3.requests_received_GetS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 563; SumSQ.u64 = 563; Count.u64 = 563; Min.u64 = 1; Max.u64 = 1; 
Simplehbm_3.requests_received_GetSX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
Simplehbm_3.requests_received_GetX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 16; SumSQ.u64 = 16; Count.u64 = 16; Min.u64 = 1; Max.u64 = 1; 
Simplehbm_3.requests_received_Write : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
Simplehbm_3.requests_received_PutM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
Simplehbm_3.outstanding_requests : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 56621; SumSQ.u64 = 8457455; Count.u64 = 104578030; Min.u64 = 0; Max.u64 = 272; 
Simplehbm_3.latency_GetS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 55980; SumSQ.u64 = 9004438; Count.u64 = 563; Min.u64 = 40; Max.u64 = 282; 
Simplehbm_3.latency_GetSX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
Simplehbm_3.latency_GetX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 641; SumSQ.u64 = 25681; Count.u64 = 16; Min.u64 = 40; Max.u64 = 41; 
Simplehbm_3.latency_Write : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
Simplehbm_3.latency_PutM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
Simplehbm_3.cycles_with_issue : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 579; SumSQ.u64 = 579; Count.u64 = 579; Min.u64 = 1; Max.u64 = 1; 
Simplehbm_3.cycles_attempted_issue_but_rejected : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
Simplehbm_3.total_cycles : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 104578030; SumSQ.u64 = 10936564358680900; Count.u64 = 1; Min.u64 = 104578030; Max.u64 = 104578030; 
l2gcache_2.default_stat : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.evict_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 147; SumSQ.u64 = 147; Count.u64 = 147; Min.u64 = 1; Max.u64 = 1; 
l2gcache_2.evict_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.evict_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.evict_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.evict_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.evict_SInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.evict_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.evict_MInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.evict_SMInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.evict_MInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.evict_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.evict_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.evict_SBInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_GetS_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 147; SumSQ.u64 = 147; Count.u64 = 147; Min.u64 = 1; Max.u64 = 1; 
l2gcache_2.stateEvent_GetS_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_GetS_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 4; SumSQ.u64 = 4; Count.u64 = 4; Min.u64 = 1; Max.u64 = 1; 
l2gcache_2.stateEvent_GetX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_GetX_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_GetX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 70; SumSQ.u64 = 70; Count.u64 = 70; Min.u64 = 1; Max.u64 = 1; 
l2gcache_2.stateEvent_GetSX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_GetSX_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_GetSX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_GetSResp_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_GetXResp_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 147; SumSQ.u64 = 147; Count.u64 = 147; Min.u64 = 1; Max.u64 = 1; 
l2gcache_2.stateEvent_GetXResp_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_GetXResp_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_GetXResp_SMInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_PutS_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_PutS_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_PutS_MInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_PutS_SInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_PutS_SMInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_PutS_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_PutS_SBInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_PutM_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_PutM_MInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_PutM_MInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_PutX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_PutX_MInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_PutX_MInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_Inv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_Inv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_Inv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_Inv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_Inv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_Inv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_Inv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_FetchInvX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_FetchInvX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_FetchInvX_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_FetchInvX_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_FetchInvX_MInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_FetchInvX_MInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_FetchInvX_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_FetchInvX_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_Fetch_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_Fetch_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_Fetch_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_Fetch_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_Fetch_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_Fetch_SMInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_Fetch_SInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_Fetch_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_Fetch_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_FetchInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_FetchInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_FetchInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_FetchInv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_FetchInv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_FetchInv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_FetchInv_SMInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_FetchInv_MInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_FetchInv_MInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_FetchInv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_FetchInv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_ForceInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_ForceInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_ForceInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_ForceInv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_ForceInv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_ForceInv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_ForceInv_SInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_ForceInv_SMInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_ForceInv_MInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_ForceInv_MInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_ForceInv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_ForceInv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_FetchResp_MInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
l2gcache_2.stateEvent_FetchXResp_MInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
l2gcache_2.stateEvent_AckInv_MInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 70; SumSQ.u64 = 70; Count.u64 = 70; Min.u64 = 1; Max.u64 = 1; 
l2gcache_2.stateEvent_AckInv_SInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_AckInv_SMInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_AckInv_SBInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_FlushLine_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_FlushLine_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_FlushLine_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_FlushLineInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_FlushLineInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_FlushLineInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_FlushLineResp_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.eventSent_GetS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 147; SumSQ.u64 = 147; Count.u64 = 147; Min.u64 = 1; Max.u64 = 1; 
l2gcache_2.eventSent_GetX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.eventSent_GetSX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.eventSent_Write : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.eventSent_PutS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.eventSent_PutM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.eventSent_AckPut : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.eventSent_FlushLine : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.eventSent_FlushLineInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.eventSent_FlushAll : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.eventSent_ForwardFlush : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.eventSent_FetchResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.eventSent_FetchXResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.eventSent_AckInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.eventSent_NACK : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.eventSent_GetSResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 99; SumSQ.u64 = 99; Count.u64 = 99; Min.u64 = 1; Max.u64 = 1; 
l2gcache_2.eventSent_GetXResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 218; SumSQ.u64 = 218; Count.u64 = 218; Min.u64 = 1; Max.u64 = 1; 
l2gcache_2.eventSent_WriteResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.eventSent_FlushLineResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.eventSent_FlushAllResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.eventSent_AckFlush : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.eventSent_UnblockFlush : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.eventSent_Fetch : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.eventSent_FetchInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 6; SumSQ.u64 = 6; Count.u64 = 6; Min.u64 = 1; Max.u64 = 1; 
l2gcache_2.eventSent_ForceInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.eventSent_FetchInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 73; SumSQ.u64 = 73; Count.u64 = 73; Min.u64 = 1; Max.u64 = 1; 
l2gcache_2.eventSent_Inv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 75; SumSQ.u64 = 75; Count.u64 = 75; Min.u64 = 1; Max.u64 = 1; 
l2gcache_2.eventSent_Put : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.eventSent_Get : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.eventSent_AckMove : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.eventSent_CustomReq : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.eventSent_CustomResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.eventSent_CustomAck : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.latency_GetS_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 3101; SumSQ.u64 = 721797; Count.u64 = 18; Min.u64 = 101; Max.u64 = 457; 
l2gcache_2.latency_GetS_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 43795; SumSQ.u64 = 15462849; Count.u64 = 147; Min.u64 = 199; Max.u64 = 584; 
l2gcache_2.latency_GetS_inv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 12016; SumSQ.u64 = 1977998; Count.u64 = 73; Min.u64 = 164; Max.u64 = 174; 
l2gcache_2.latency_GetX_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.latency_GetX_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.latency_GetX_inv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 13264; SumSQ.u64 = 2246224; Count.u64 = 79; Min.u64 = 164; Max.u64 = 260; 
l2gcache_2.latency_GetX_upgrade : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.latency_GetSX_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.latency_GetSX_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.latency_GetSX_inv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.latency_GetSX_upgrade : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.latency_FlushLine : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.latency_FlushLineInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.latency_FlushAll : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.GetSHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 81; SumSQ.u64 = 81; Count.u64 = 81; Min.u64 = 1; Max.u64 = 1; 
l2gcache_2.GetXHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 74; SumSQ.u64 = 74; Count.u64 = 74; Min.u64 = 1; Max.u64 = 1; 
l2gcache_2.GetSXHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.GetSHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 10; SumSQ.u64 = 10; Count.u64 = 10; Min.u64 = 1; Max.u64 = 1; 
l2gcache_2.GetXHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 5; SumSQ.u64 = 5; Count.u64 = 5; Min.u64 = 1; Max.u64 = 1; 
l2gcache_2.GetSXHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.GetSMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 147; SumSQ.u64 = 147; Count.u64 = 147; Min.u64 = 1; Max.u64 = 1; 
l2gcache_2.GetXMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.GetSXMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.GetSMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.GetXMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.GetSXMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.CacheHits : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 170; SumSQ.u64 = 170; Count.u64 = 170; Min.u64 = 1; Max.u64 = 1; 
l2gcache_2.CacheMisses : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 147; SumSQ.u64 = 147; Count.u64 = 147; Min.u64 = 1; Max.u64 = 1; 
l2gcache_2.stateEvent_AckPut_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.evict_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.evict_EInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.evict_EInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_GetS_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 87; SumSQ.u64 = 87; Count.u64 = 87; Min.u64 = 1; Max.u64 = 1; 
l2gcache_2.stateEvent_GetX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 9; SumSQ.u64 = 9; Count.u64 = 9; Min.u64 = 1; Max.u64 = 1; 
l2gcache_2.stateEvent_GetSX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_PutS_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_PutS_EInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_PutE_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_PutE_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_PutE_MInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_PutE_MInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_PutE_EInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_PutE_EInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_PutM_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_PutM_EInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_PutM_EInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_PutX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_PutX_EInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_PutX_EInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_FetchInvX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_FetchInvX_EInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_FetchInvX_EInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_FetchInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_FetchInv_EInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_FetchInv_EInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_ForceInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_ForceInv_EInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_ForceInv_EInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_FetchResp_EInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 4; SumSQ.u64 = 4; Count.u64 = 4; Min.u64 = 1; Max.u64 = 1; 
l2gcache_2.stateEvent_FetchXResp_EInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 71; SumSQ.u64 = 71; Count.u64 = 71; Min.u64 = 1; Max.u64 = 1; 
l2gcache_2.stateEvent_AckInv_EInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 5; SumSQ.u64 = 5; Count.u64 = 5; Min.u64 = 1; Max.u64 = 1; 
l2gcache_2.stateEvent_FlushLine_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_FlushLineInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.eventSent_PutE : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.TotalEventsReceived : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 618; SumSQ.u64 = 618; Count.u64 = 618; Min.u64 = 1; Max.u64 = 1; 
l2gcache_2.TotalEventsReplayed : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 167; SumSQ.u64 = 167; Count.u64 = 167; Min.u64 = 1; Max.u64 = 1; 
l2gcache_2.Put_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.Get_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.AckMove_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.GetS_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.Write_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.GetSX_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.GetSResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.WriteResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.CustomReq_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.CustomResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.CustomAck_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.NULLCMD_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.GetS_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 238; SumSQ.u64 = 238; Count.u64 = 238; Min.u64 = 1; Max.u64 = 1; 
l2gcache_2.GetX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 79; SumSQ.u64 = 79; Count.u64 = 79; Min.u64 = 1; Max.u64 = 1; 
l2gcache_2.GetSX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.Write_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.FlushLine_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.FlushLineInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.FlushAll_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.GetSResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.GetXResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 147; SumSQ.u64 = 147; Count.u64 = 147; Min.u64 = 1; Max.u64 = 1; 
l2gcache_2.WriteResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.FlushLineResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.FlushAllResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.PutS_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.PutM_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.PutE_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.PutX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.Inv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.ForceInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.Fetch_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.FetchInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.FetchInvX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.FetchResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 6; SumSQ.u64 = 6; Count.u64 = 6; Min.u64 = 1; Max.u64 = 1; 
l2gcache_2.FetchXResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 73; SumSQ.u64 = 73; Count.u64 = 73; Min.u64 = 1; Max.u64 = 1; 
l2gcache_2.ForwardFlush_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.AckFlush_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.UnblockFlush_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.NACK_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.AckInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 75; SumSQ.u64 = 75; Count.u64 = 75; Min.u64 = 1; Max.u64 = 1; 
l2gcache_2.AckPut_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.MSHR_occupancy : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 60869; SumSQ.u64 = 1975953; Count.u64 = 172531049; Min.u64 = 0; Max.u64 = 69; 
l2gcache_2.Bank_conflicts : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.default_stat : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.evict_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 152; SumSQ.u64 = 152; Count.u64 = 152; Min.u64 = 1; Max.u64 = 1; 
l2gcache_3.evict_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.evict_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.evict_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.evict_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.evict_SInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.evict_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.evict_MInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.evict_SMInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.evict_MInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.evict_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.evict_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.evict_SBInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.stateEvent_GetS_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 144; SumSQ.u64 = 144; Count.u64 = 144; Min.u64 = 1; Max.u64 = 1; 
l2gcache_3.stateEvent_GetS_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.stateEvent_GetS_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 4; SumSQ.u64 = 4; Count.u64 = 4; Min.u64 = 1; Max.u64 = 1; 
l2gcache_3.stateEvent_GetX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 8; SumSQ.u64 = 8; Count.u64 = 8; Min.u64 = 1; Max.u64 = 1; 
l2gcache_3.stateEvent_GetX_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.stateEvent_GetX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 66; SumSQ.u64 = 66; Count.u64 = 66; Min.u64 = 1; Max.u64 = 1; 
l2gcache_3.stateEvent_GetSX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.stateEvent_GetSX_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.stateEvent_GetSX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.stateEvent_GetSResp_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.stateEvent_GetXResp_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 144; SumSQ.u64 = 144; Count.u64 = 144; Min.u64 = 1; Max.u64 = 1; 
l2gcache_3.stateEvent_GetXResp_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 8; SumSQ.u64 = 8; Count.u64 = 8; Min.u64 = 1; Max.u64 = 1; 
l2gcache_3.stateEvent_GetXResp_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.stateEvent_GetXResp_SMInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.stateEvent_PutS_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.stateEvent_PutS_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.stateEvent_PutS_MInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.stateEvent_PutS_SInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.stateEvent_PutS_SMInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.stateEvent_PutS_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.stateEvent_PutS_SBInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.stateEvent_PutM_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.stateEvent_PutM_MInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.stateEvent_PutM_MInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.stateEvent_PutX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.stateEvent_PutX_MInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.stateEvent_PutX_MInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.stateEvent_Inv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.stateEvent_Inv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.stateEvent_Inv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.stateEvent_Inv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.stateEvent_Inv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.stateEvent_Inv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.stateEvent_Inv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.stateEvent_FetchInvX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.stateEvent_FetchInvX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.stateEvent_FetchInvX_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.stateEvent_FetchInvX_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.stateEvent_FetchInvX_MInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.stateEvent_FetchInvX_MInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.stateEvent_FetchInvX_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.stateEvent_FetchInvX_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.stateEvent_Fetch_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.stateEvent_Fetch_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.stateEvent_Fetch_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.stateEvent_Fetch_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.stateEvent_Fetch_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.stateEvent_Fetch_SMInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.stateEvent_Fetch_SInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.stateEvent_Fetch_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.stateEvent_Fetch_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.stateEvent_FetchInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.stateEvent_FetchInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.stateEvent_FetchInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.stateEvent_FetchInv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.stateEvent_FetchInv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.stateEvent_FetchInv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.stateEvent_FetchInv_SMInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.stateEvent_FetchInv_MInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.stateEvent_FetchInv_MInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.stateEvent_FetchInv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.stateEvent_FetchInv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.stateEvent_ForceInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.stateEvent_ForceInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.stateEvent_ForceInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.stateEvent_ForceInv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.stateEvent_ForceInv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.stateEvent_ForceInv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.stateEvent_ForceInv_SInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.stateEvent_ForceInv_SMInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.stateEvent_ForceInv_MInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.stateEvent_ForceInv_MInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.stateEvent_ForceInv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.stateEvent_ForceInv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.stateEvent_FetchResp_MInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
l2gcache_3.stateEvent_FetchXResp_MInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
l2gcache_3.stateEvent_AckInv_MInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 66; SumSQ.u64 = 66; Count.u64 = 66; Min.u64 = 1; Max.u64 = 1; 
l2gcache_3.stateEvent_AckInv_SInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.stateEvent_AckInv_SMInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.stateEvent_AckInv_SBInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.stateEvent_FlushLine_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.stateEvent_FlushLine_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.stateEvent_FlushLine_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.stateEvent_FlushLineInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.stateEvent_FlushLineInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.stateEvent_FlushLineInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.stateEvent_FlushLineResp_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.eventSent_GetS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 144; SumSQ.u64 = 144; Count.u64 = 144; Min.u64 = 1; Max.u64 = 1; 
l2gcache_3.eventSent_GetX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 8; SumSQ.u64 = 8; Count.u64 = 8; Min.u64 = 1; Max.u64 = 1; 
l2gcache_3.eventSent_GetSX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.eventSent_Write : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.eventSent_PutS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.eventSent_PutM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.eventSent_AckPut : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.eventSent_FlushLine : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.eventSent_FlushLineInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.eventSent_FlushAll : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.eventSent_ForwardFlush : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.eventSent_FetchResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.eventSent_FetchXResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.eventSent_AckInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.eventSent_NACK : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.eventSent_GetSResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 92; SumSQ.u64 = 92; Count.u64 = 92; Min.u64 = 1; Max.u64 = 1; 
l2gcache_3.eventSent_GetXResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 217; SumSQ.u64 = 217; Count.u64 = 217; Min.u64 = 1; Max.u64 = 1; 
l2gcache_3.eventSent_WriteResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.eventSent_FlushLineResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.eventSent_FlushAllResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.eventSent_AckFlush : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.eventSent_UnblockFlush : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.eventSent_Fetch : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.eventSent_FetchInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 5; SumSQ.u64 = 5; Count.u64 = 5; Min.u64 = 1; Max.u64 = 1; 
l2gcache_3.eventSent_ForceInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.eventSent_FetchInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 68; SumSQ.u64 = 68; Count.u64 = 68; Min.u64 = 1; Max.u64 = 1; 
l2gcache_3.eventSent_Inv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 69; SumSQ.u64 = 69; Count.u64 = 69; Min.u64 = 1; Max.u64 = 1; 
l2gcache_3.eventSent_Put : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.eventSent_Get : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.eventSent_AckMove : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.eventSent_CustomReq : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.eventSent_CustomResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.eventSent_CustomAck : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.latency_GetS_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2929; SumSQ.u64 = 716371; Count.u64 = 17; Min.u64 = 85; Max.u64 = 504; 
l2gcache_3.latency_GetS_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 41552; SumSQ.u64 = 14155662; Count.u64 = 144; Min.u64 = 199; Max.u64 = 600; 
l2gcache_3.latency_GetS_inv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 11194; SumSQ.u64 = 1842782; Count.u64 = 68; Min.u64 = 164; Max.u64 = 166; 
l2gcache_3.latency_GetX_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.latency_GetX_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 1601; SumSQ.u64 = 320405; Count.u64 = 8; Min.u64 = 199; Max.u64 = 201; 
l2gcache_3.latency_GetX_inv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 12007; SumSQ.u64 = 2018129; Count.u64 = 72; Min.u64 = 145; Max.u64 = 260; 
l2gcache_3.latency_GetX_upgrade : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.latency_GetSX_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.latency_GetSX_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.latency_GetSX_inv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.latency_GetSX_upgrade : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.latency_FlushLine : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.latency_FlushLineInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.latency_FlushAll : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.GetSHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 76; SumSQ.u64 = 76; Count.u64 = 76; Min.u64 = 1; Max.u64 = 1; 
l2gcache_3.GetXHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 67; SumSQ.u64 = 67; Count.u64 = 67; Min.u64 = 1; Max.u64 = 1; 
l2gcache_3.GetSXHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.GetSHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 9; SumSQ.u64 = 9; Count.u64 = 9; Min.u64 = 1; Max.u64 = 1; 
l2gcache_3.GetXHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 5; SumSQ.u64 = 5; Count.u64 = 5; Min.u64 = 1; Max.u64 = 1; 
l2gcache_3.GetSXHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.GetSMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 144; SumSQ.u64 = 144; Count.u64 = 144; Min.u64 = 1; Max.u64 = 1; 
l2gcache_3.GetXMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 8; SumSQ.u64 = 8; Count.u64 = 8; Min.u64 = 1; Max.u64 = 1; 
l2gcache_3.GetSXMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.GetSMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.GetXMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.GetSXMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.CacheHits : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 157; SumSQ.u64 = 157; Count.u64 = 157; Min.u64 = 1; Max.u64 = 1; 
l2gcache_3.CacheMisses : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 152; SumSQ.u64 = 152; Count.u64 = 152; Min.u64 = 1; Max.u64 = 1; 
l2gcache_3.stateEvent_AckPut_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.evict_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.evict_EInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.evict_EInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.stateEvent_GetS_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 81; SumSQ.u64 = 81; Count.u64 = 81; Min.u64 = 1; Max.u64 = 1; 
l2gcache_3.stateEvent_GetX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 6; SumSQ.u64 = 6; Count.u64 = 6; Min.u64 = 1; Max.u64 = 1; 
l2gcache_3.stateEvent_GetSX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.stateEvent_PutS_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.stateEvent_PutS_EInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.stateEvent_PutE_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.stateEvent_PutE_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.stateEvent_PutE_MInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.stateEvent_PutE_MInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.stateEvent_PutE_EInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.stateEvent_PutE_EInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.stateEvent_PutM_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.stateEvent_PutM_EInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.stateEvent_PutM_EInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.stateEvent_PutX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.stateEvent_PutX_EInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.stateEvent_PutX_EInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.stateEvent_FetchInvX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.stateEvent_FetchInvX_EInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.stateEvent_FetchInvX_EInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.stateEvent_FetchInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.stateEvent_FetchInv_EInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.stateEvent_FetchInv_EInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.stateEvent_ForceInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.stateEvent_ForceInv_EInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.stateEvent_ForceInv_EInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.stateEvent_FetchResp_EInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 3; SumSQ.u64 = 3; Count.u64 = 3; Min.u64 = 1; Max.u64 = 1; 
l2gcache_3.stateEvent_FetchXResp_EInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 66; SumSQ.u64 = 66; Count.u64 = 66; Min.u64 = 1; Max.u64 = 1; 
l2gcache_3.stateEvent_AckInv_EInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 3; SumSQ.u64 = 3; Count.u64 = 3; Min.u64 = 1; Max.u64 = 1; 
l2gcache_3.stateEvent_FlushLine_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.stateEvent_FlushLineInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.eventSent_PutE : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.TotalEventsReceived : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 603; SumSQ.u64 = 603; Count.u64 = 603; Min.u64 = 1; Max.u64 = 1; 
l2gcache_3.TotalEventsReplayed : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 154; SumSQ.u64 = 154; Count.u64 = 154; Min.u64 = 1; Max.u64 = 1; 
l2gcache_3.Put_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.Get_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.AckMove_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.GetS_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.Write_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.GetSX_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.GetSResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.WriteResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.CustomReq_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.CustomResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.CustomAck_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.NULLCMD_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.GetS_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 229; SumSQ.u64 = 229; Count.u64 = 229; Min.u64 = 1; Max.u64 = 1; 
l2gcache_3.GetX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 80; SumSQ.u64 = 80; Count.u64 = 80; Min.u64 = 1; Max.u64 = 1; 
l2gcache_3.GetSX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.Write_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.FlushLine_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.FlushLineInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.FlushAll_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.GetSResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.GetXResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 152; SumSQ.u64 = 152; Count.u64 = 152; Min.u64 = 1; Max.u64 = 1; 
l2gcache_3.WriteResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.FlushLineResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.FlushAllResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.PutS_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.PutM_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.PutE_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.PutX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.Inv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.ForceInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.Fetch_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.FetchInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.FetchInvX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.FetchResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 5; SumSQ.u64 = 5; Count.u64 = 5; Min.u64 = 1; Max.u64 = 1; 
l2gcache_3.FetchXResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 68; SumSQ.u64 = 68; Count.u64 = 68; Min.u64 = 1; Max.u64 = 1; 
l2gcache_3.ForwardFlush_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.AckFlush_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.UnblockFlush_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.NACK_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.AckInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 69; SumSQ.u64 = 69; Count.u64 = 69; Min.u64 = 1; Max.u64 = 1; 
l2gcache_3.AckPut_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.MSHR_occupancy : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 58270; SumSQ.u64 = 1730814; Count.u64 = 172531049; Min.u64 = 0; Max.u64 = 66; 
l2gcache_3.Bank_conflicts : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.default_stat : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.evict_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 144; SumSQ.u64 = 144; Count.u64 = 144; Min.u64 = 1; Max.u64 = 1; 
l2gcache_10.evict_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.evict_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.evict_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.evict_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.evict_SInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.evict_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.evict_MInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.evict_SMInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.evict_MInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.evict_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.evict_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.evict_SBInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_GetS_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 136; SumSQ.u64 = 136; Count.u64 = 136; Min.u64 = 1; Max.u64 = 1; 
l2gcache_10.stateEvent_GetS_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_GetS_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_GetX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 8; SumSQ.u64 = 8; Count.u64 = 8; Min.u64 = 1; Max.u64 = 1; 
l2gcache_10.stateEvent_GetX_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_GetX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 64; SumSQ.u64 = 64; Count.u64 = 64; Min.u64 = 1; Max.u64 = 1; 
l2gcache_10.stateEvent_GetSX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_GetSX_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_GetSX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_GetSResp_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_GetXResp_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 136; SumSQ.u64 = 136; Count.u64 = 136; Min.u64 = 1; Max.u64 = 1; 
l2gcache_10.stateEvent_GetXResp_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 8; SumSQ.u64 = 8; Count.u64 = 8; Min.u64 = 1; Max.u64 = 1; 
l2gcache_10.stateEvent_GetXResp_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_GetXResp_SMInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_PutS_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_PutS_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_PutS_MInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_PutS_SInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_PutS_SMInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_PutS_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_PutS_SBInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_PutM_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_PutM_MInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_PutM_MInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_PutX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_PutX_MInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_PutX_MInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_Inv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_Inv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_Inv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_Inv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_Inv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_Inv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_Inv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_FetchInvX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_FetchInvX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_FetchInvX_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_FetchInvX_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_FetchInvX_MInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_FetchInvX_MInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_FetchInvX_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_FetchInvX_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_Fetch_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_Fetch_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_Fetch_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_Fetch_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_Fetch_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_Fetch_SMInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_Fetch_SInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_Fetch_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_Fetch_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_FetchInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_FetchInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_FetchInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_FetchInv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_FetchInv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_FetchInv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_FetchInv_SMInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_FetchInv_MInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_FetchInv_MInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_FetchInv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_FetchInv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_ForceInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_ForceInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_ForceInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_ForceInv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_ForceInv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_ForceInv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_ForceInv_SInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_ForceInv_SMInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_ForceInv_MInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_ForceInv_MInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_ForceInv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_ForceInv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_FetchResp_MInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_FetchXResp_MInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_AckInv_MInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 64; SumSQ.u64 = 64; Count.u64 = 64; Min.u64 = 1; Max.u64 = 1; 
l2gcache_10.stateEvent_AckInv_SInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_AckInv_SMInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_AckInv_SBInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_FlushLine_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_FlushLine_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_FlushLine_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_FlushLineInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_FlushLineInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_FlushLineInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_FlushLineResp_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.eventSent_GetS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 136; SumSQ.u64 = 136; Count.u64 = 136; Min.u64 = 1; Max.u64 = 1; 
l2gcache_10.eventSent_GetX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 8; SumSQ.u64 = 8; Count.u64 = 8; Min.u64 = 1; Max.u64 = 1; 
l2gcache_10.eventSent_GetSX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.eventSent_Write : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.eventSent_PutS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.eventSent_PutM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.eventSent_AckPut : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.eventSent_FlushLine : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.eventSent_FlushLineInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.eventSent_FlushAll : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.eventSent_ForwardFlush : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.eventSent_FetchResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.eventSent_FetchXResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.eventSent_AckInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.eventSent_NACK : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.eventSent_GetSResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 86; SumSQ.u64 = 86; Count.u64 = 86; Min.u64 = 1; Max.u64 = 1; 
l2gcache_10.eventSent_GetXResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 205; SumSQ.u64 = 205; Count.u64 = 205; Min.u64 = 1; Max.u64 = 1; 
l2gcache_10.eventSent_WriteResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.eventSent_FlushLineResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.eventSent_FlushAllResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.eventSent_AckFlush : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.eventSent_UnblockFlush : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.eventSent_Fetch : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.eventSent_FetchInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; Min.u64 = 1; Max.u64 = 1; 
l2gcache_10.eventSent_ForceInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.eventSent_FetchInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 68; SumSQ.u64 = 68; Count.u64 = 68; Min.u64 = 1; Max.u64 = 1; 
l2gcache_10.eventSent_Inv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 65; SumSQ.u64 = 65; Count.u64 = 65; Min.u64 = 1; Max.u64 = 1; 
l2gcache_10.eventSent_Put : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.eventSent_Get : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.eventSent_AckMove : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.eventSent_CustomReq : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.eventSent_CustomResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.eventSent_CustomAck : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.latency_GetS_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2123; SumSQ.u64 = 383077; Count.u64 = 13; Min.u64 = 101; Max.u64 = 231; 
l2gcache_10.latency_GetS_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 39418; SumSQ.u64 = 13444026; Count.u64 = 136; Min.u64 = 199; Max.u64 = 595; 
l2gcache_10.latency_GetS_inv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 11193; SumSQ.u64 = 1842453; Count.u64 = 68; Min.u64 = 164; Max.u64 = 166; 
l2gcache_10.latency_GetX_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.latency_GetX_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 1601; SumSQ.u64 = 320403; Count.u64 = 8; Min.u64 = 199; Max.u64 = 201; 
l2gcache_10.latency_GetX_inv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 10896; SumSQ.u64 = 1800408; Count.u64 = 66; Min.u64 = 164; Max.u64 = 204; 
l2gcache_10.latency_GetX_upgrade : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.latency_GetSX_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.latency_GetSX_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.latency_GetSX_inv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.latency_GetSX_upgrade : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.latency_FlushLine : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.latency_FlushLineInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.latency_FlushAll : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.GetSHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 76; SumSQ.u64 = 76; Count.u64 = 76; Min.u64 = 1; Max.u64 = 1; 
l2gcache_10.GetXHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 65; SumSQ.u64 = 65; Count.u64 = 65; Min.u64 = 1; Max.u64 = 1; 
l2gcache_10.GetSXHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.GetSHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 5; SumSQ.u64 = 5; Count.u64 = 5; Min.u64 = 1; Max.u64 = 1; 
l2gcache_10.GetXHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; Min.u64 = 1; Max.u64 = 1; 
l2gcache_10.GetSXHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.GetSMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 136; SumSQ.u64 = 136; Count.u64 = 136; Min.u64 = 1; Max.u64 = 1; 
l2gcache_10.GetXMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 8; SumSQ.u64 = 8; Count.u64 = 8; Min.u64 = 1; Max.u64 = 1; 
l2gcache_10.GetSXMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.GetSMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.GetXMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.GetSXMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.CacheHits : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 147; SumSQ.u64 = 147; Count.u64 = 147; Min.u64 = 1; Max.u64 = 1; 
l2gcache_10.CacheMisses : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 144; SumSQ.u64 = 144; Count.u64 = 144; Min.u64 = 1; Max.u64 = 1; 
l2gcache_10.stateEvent_AckPut_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.evict_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.evict_EInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.evict_EInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_GetS_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 81; SumSQ.u64 = 81; Count.u64 = 81; Min.u64 = 1; Max.u64 = 1; 
l2gcache_10.stateEvent_GetX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
l2gcache_10.stateEvent_GetSX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_PutS_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_PutS_EInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_PutE_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_PutE_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_PutE_MInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_PutE_MInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_PutE_EInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_PutE_EInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_PutM_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_PutM_EInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_PutM_EInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_PutX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_PutX_EInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_PutX_EInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_FetchInvX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_FetchInvX_EInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_FetchInvX_EInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_FetchInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_FetchInv_EInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_FetchInv_EInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_ForceInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_ForceInv_EInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_ForceInv_EInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_FetchResp_EInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; Min.u64 = 1; Max.u64 = 1; 
l2gcache_10.stateEvent_FetchXResp_EInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 68; SumSQ.u64 = 68; Count.u64 = 68; Min.u64 = 1; Max.u64 = 1; 
l2gcache_10.stateEvent_AckInv_EInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; Min.u64 = 1; Max.u64 = 1; 
l2gcache_10.stateEvent_FlushLine_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_FlushLineInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.eventSent_PutE : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.TotalEventsReceived : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 569; SumSQ.u64 = 569; Count.u64 = 569; Min.u64 = 1; Max.u64 = 1; 
l2gcache_10.TotalEventsReplayed : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 140; SumSQ.u64 = 140; Count.u64 = 140; Min.u64 = 1; Max.u64 = 1; 
l2gcache_10.Put_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.Get_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.AckMove_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.GetS_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.Write_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.GetSX_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.GetSResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.WriteResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.CustomReq_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.CustomResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.CustomAck_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.NULLCMD_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.GetS_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 217; SumSQ.u64 = 217; Count.u64 = 217; Min.u64 = 1; Max.u64 = 1; 
l2gcache_10.GetX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 74; SumSQ.u64 = 74; Count.u64 = 74; Min.u64 = 1; Max.u64 = 1; 
l2gcache_10.GetSX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.Write_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.FlushLine_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.FlushLineInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.FlushAll_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.GetSResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.GetXResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 144; SumSQ.u64 = 144; Count.u64 = 144; Min.u64 = 1; Max.u64 = 1; 
l2gcache_10.WriteResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.FlushLineResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.FlushAllResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.PutS_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.PutM_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.PutE_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.PutX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.Inv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.ForceInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.Fetch_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.FetchInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.FetchInvX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.FetchResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; Min.u64 = 1; Max.u64 = 1; 
l2gcache_10.FetchXResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 68; SumSQ.u64 = 68; Count.u64 = 68; Min.u64 = 1; Max.u64 = 1; 
l2gcache_10.ForwardFlush_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.AckFlush_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.UnblockFlush_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.NACK_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.AckInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 65; SumSQ.u64 = 65; Count.u64 = 65; Min.u64 = 1; Max.u64 = 1; 
l2gcache_10.AckPut_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.MSHR_occupancy : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 54722; SumSQ.u64 = 1577948; Count.u64 = 172531049; Min.u64 = 0; Max.u64 = 64; 
l2gcache_10.Bank_conflicts : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.default_stat : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.evict_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 144; SumSQ.u64 = 144; Count.u64 = 144; Min.u64 = 1; Max.u64 = 1; 
l2gcache_11.evict_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.evict_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.evict_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.evict_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.evict_SInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.evict_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.evict_MInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.evict_SMInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.evict_MInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.evict_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.evict_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.evict_SBInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.stateEvent_GetS_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 136; SumSQ.u64 = 136; Count.u64 = 136; Min.u64 = 1; Max.u64 = 1; 
l2gcache_11.stateEvent_GetS_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.stateEvent_GetS_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 8; SumSQ.u64 = 8; Count.u64 = 8; Min.u64 = 1; Max.u64 = 1; 
l2gcache_11.stateEvent_GetX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 8; SumSQ.u64 = 8; Count.u64 = 8; Min.u64 = 1; Max.u64 = 1; 
l2gcache_11.stateEvent_GetX_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.stateEvent_GetX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 68; SumSQ.u64 = 68; Count.u64 = 68; Min.u64 = 1; Max.u64 = 1; 
l2gcache_11.stateEvent_GetSX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.stateEvent_GetSX_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.stateEvent_GetSX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.stateEvent_GetSResp_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.stateEvent_GetXResp_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 136; SumSQ.u64 = 136; Count.u64 = 136; Min.u64 = 1; Max.u64 = 1; 
l2gcache_11.stateEvent_GetXResp_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 8; SumSQ.u64 = 8; Count.u64 = 8; Min.u64 = 1; Max.u64 = 1; 
l2gcache_11.stateEvent_GetXResp_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.stateEvent_GetXResp_SMInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.stateEvent_PutS_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.stateEvent_PutS_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.stateEvent_PutS_MInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.stateEvent_PutS_SInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.stateEvent_PutS_SMInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.stateEvent_PutS_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.stateEvent_PutS_SBInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.stateEvent_PutM_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.stateEvent_PutM_MInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.stateEvent_PutM_MInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.stateEvent_PutX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.stateEvent_PutX_MInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.stateEvent_PutX_MInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.stateEvent_Inv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.stateEvent_Inv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.stateEvent_Inv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.stateEvent_Inv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.stateEvent_Inv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.stateEvent_Inv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.stateEvent_Inv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.stateEvent_FetchInvX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.stateEvent_FetchInvX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.stateEvent_FetchInvX_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.stateEvent_FetchInvX_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.stateEvent_FetchInvX_MInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.stateEvent_FetchInvX_MInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.stateEvent_FetchInvX_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.stateEvent_FetchInvX_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.stateEvent_Fetch_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.stateEvent_Fetch_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.stateEvent_Fetch_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.stateEvent_Fetch_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.stateEvent_Fetch_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.stateEvent_Fetch_SMInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.stateEvent_Fetch_SInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.stateEvent_Fetch_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.stateEvent_Fetch_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.stateEvent_FetchInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.stateEvent_FetchInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.stateEvent_FetchInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.stateEvent_FetchInv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.stateEvent_FetchInv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.stateEvent_FetchInv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.stateEvent_FetchInv_SMInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.stateEvent_FetchInv_MInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.stateEvent_FetchInv_MInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.stateEvent_FetchInv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.stateEvent_FetchInv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.stateEvent_ForceInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.stateEvent_ForceInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.stateEvent_ForceInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.stateEvent_ForceInv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.stateEvent_ForceInv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.stateEvent_ForceInv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.stateEvent_ForceInv_SInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.stateEvent_ForceInv_SMInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.stateEvent_ForceInv_MInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.stateEvent_ForceInv_MInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.stateEvent_ForceInv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.stateEvent_ForceInv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.stateEvent_FetchResp_MInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 3; SumSQ.u64 = 3; Count.u64 = 3; Min.u64 = 1; Max.u64 = 1; 
l2gcache_11.stateEvent_FetchXResp_MInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 5; SumSQ.u64 = 5; Count.u64 = 5; Min.u64 = 1; Max.u64 = 1; 
l2gcache_11.stateEvent_AckInv_MInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 68; SumSQ.u64 = 68; Count.u64 = 68; Min.u64 = 1; Max.u64 = 1; 
l2gcache_11.stateEvent_AckInv_SInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.stateEvent_AckInv_SMInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.stateEvent_AckInv_SBInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.stateEvent_FlushLine_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.stateEvent_FlushLine_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.stateEvent_FlushLine_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.stateEvent_FlushLineInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.stateEvent_FlushLineInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.stateEvent_FlushLineInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.stateEvent_FlushLineResp_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.eventSent_GetS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 136; SumSQ.u64 = 136; Count.u64 = 136; Min.u64 = 1; Max.u64 = 1; 
l2gcache_11.eventSent_GetX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 8; SumSQ.u64 = 8; Count.u64 = 8; Min.u64 = 1; Max.u64 = 1; 
l2gcache_11.eventSent_GetSX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.eventSent_Write : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.eventSent_PutS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.eventSent_PutM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.eventSent_AckPut : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.eventSent_FlushLine : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.eventSent_FlushLineInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.eventSent_FlushAll : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.eventSent_ForwardFlush : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.eventSent_FetchResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.eventSent_FetchXResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.eventSent_AckInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.eventSent_NACK : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.eventSent_GetSResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 102; SumSQ.u64 = 102; Count.u64 = 102; Min.u64 = 1; Max.u64 = 1; 
l2gcache_11.eventSent_GetXResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 215; SumSQ.u64 = 215; Count.u64 = 215; Min.u64 = 1; Max.u64 = 1; 
l2gcache_11.eventSent_WriteResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.eventSent_FlushLineResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.eventSent_FlushAllResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.eventSent_AckFlush : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.eventSent_UnblockFlush : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.eventSent_Fetch : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.eventSent_FetchInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 10; SumSQ.u64 = 10; Count.u64 = 10; Min.u64 = 1; Max.u64 = 1; 
l2gcache_11.eventSent_ForceInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.eventSent_FetchInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 69; SumSQ.u64 = 69; Count.u64 = 69; Min.u64 = 1; Max.u64 = 1; 
l2gcache_11.eventSent_Inv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 75; SumSQ.u64 = 75; Count.u64 = 75; Min.u64 = 1; Max.u64 = 1; 
l2gcache_11.eventSent_Put : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.eventSent_Get : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.eventSent_AckMove : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.eventSent_CustomReq : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.eventSent_CustomResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.eventSent_CustomAck : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.latency_GetS_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 4503; SumSQ.u64 = 1198237; Count.u64 = 22; Min.u64 = 94; Max.u64 = 470; 
l2gcache_11.latency_GetS_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 41453; SumSQ.u64 = 15064595; Count.u64 = 136; Min.u64 = 199; Max.u64 = 587; 
l2gcache_11.latency_GetS_inv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 11353; SumSQ.u64 = 1868025; Count.u64 = 69; Min.u64 = 164; Max.u64 = 166; 
l2gcache_11.latency_GetX_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.latency_GetX_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 1601; SumSQ.u64 = 320401; Count.u64 = 8; Min.u64 = 200; Max.u64 = 201; 
l2gcache_11.latency_GetX_inv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 14002; SumSQ.u64 = 2424966; Count.u64 = 82; Min.u64 = 149; Max.u64 = 247; 
l2gcache_11.latency_GetX_upgrade : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.latency_GetSX_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.latency_GetSX_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.latency_GetSX_inv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.latency_GetSX_upgrade : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.latency_FlushLine : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.latency_FlushLineInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.latency_FlushAll : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.GetSHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 77; SumSQ.u64 = 77; Count.u64 = 77; Min.u64 = 1; Max.u64 = 1; 
l2gcache_11.GetXHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 72; SumSQ.u64 = 72; Count.u64 = 72; Min.u64 = 1; Max.u64 = 1; 
l2gcache_11.GetSXHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.GetSHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 14; SumSQ.u64 = 14; Count.u64 = 14; Min.u64 = 1; Max.u64 = 1; 
l2gcache_11.GetXHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 10; SumSQ.u64 = 10; Count.u64 = 10; Min.u64 = 1; Max.u64 = 1; 
l2gcache_11.GetSXHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.GetSMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 136; SumSQ.u64 = 136; Count.u64 = 136; Min.u64 = 1; Max.u64 = 1; 
l2gcache_11.GetXMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 8; SumSQ.u64 = 8; Count.u64 = 8; Min.u64 = 1; Max.u64 = 1; 
l2gcache_11.GetSXMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.GetSMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.GetXMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.GetSXMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.CacheHits : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 173; SumSQ.u64 = 173; Count.u64 = 173; Min.u64 = 1; Max.u64 = 1; 
l2gcache_11.CacheMisses : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 144; SumSQ.u64 = 144; Count.u64 = 144; Min.u64 = 1; Max.u64 = 1; 
l2gcache_11.stateEvent_AckPut_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.evict_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.evict_EInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.evict_EInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.stateEvent_GetS_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 83; SumSQ.u64 = 83; Count.u64 = 83; Min.u64 = 1; Max.u64 = 1; 
l2gcache_11.stateEvent_GetX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 14; SumSQ.u64 = 14; Count.u64 = 14; Min.u64 = 1; Max.u64 = 1; 
l2gcache_11.stateEvent_GetSX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.stateEvent_PutS_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.stateEvent_PutS_EInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.stateEvent_PutE_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.stateEvent_PutE_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.stateEvent_PutE_MInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.stateEvent_PutE_MInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.stateEvent_PutE_EInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.stateEvent_PutE_EInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.stateEvent_PutM_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.stateEvent_PutM_EInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.stateEvent_PutM_EInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.stateEvent_PutX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.stateEvent_PutX_EInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.stateEvent_PutX_EInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.stateEvent_FetchInvX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.stateEvent_FetchInvX_EInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.stateEvent_FetchInvX_EInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.stateEvent_FetchInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.stateEvent_FetchInv_EInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.stateEvent_FetchInv_EInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.stateEvent_ForceInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.stateEvent_ForceInv_EInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.stateEvent_ForceInv_EInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.stateEvent_FetchResp_EInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 7; SumSQ.u64 = 7; Count.u64 = 7; Min.u64 = 1; Max.u64 = 1; 
l2gcache_11.stateEvent_FetchXResp_EInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 64; SumSQ.u64 = 64; Count.u64 = 64; Min.u64 = 1; Max.u64 = 1; 
l2gcache_11.stateEvent_AckInv_EInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 7; SumSQ.u64 = 7; Count.u64 = 7; Min.u64 = 1; Max.u64 = 1; 
l2gcache_11.stateEvent_FlushLine_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.stateEvent_FlushLineInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.eventSent_PutE : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.TotalEventsReceived : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 615; SumSQ.u64 = 615; Count.u64 = 615; Min.u64 = 1; Max.u64 = 1; 
l2gcache_11.TotalEventsReplayed : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 175; SumSQ.u64 = 175; Count.u64 = 175; Min.u64 = 1; Max.u64 = 1; 
l2gcache_11.Put_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.Get_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.AckMove_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.GetS_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.Write_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.GetSX_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.GetSResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.WriteResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.CustomReq_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.CustomResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.CustomAck_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.NULLCMD_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.GetS_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 227; SumSQ.u64 = 227; Count.u64 = 227; Min.u64 = 1; Max.u64 = 1; 
l2gcache_11.GetX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 90; SumSQ.u64 = 90; Count.u64 = 90; Min.u64 = 1; Max.u64 = 1; 
l2gcache_11.GetSX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.Write_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.FlushLine_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.FlushLineInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.FlushAll_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.GetSResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.GetXResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 144; SumSQ.u64 = 144; Count.u64 = 144; Min.u64 = 1; Max.u64 = 1; 
l2gcache_11.WriteResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.FlushLineResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.FlushAllResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.PutS_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.PutM_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.PutE_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.PutX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.Inv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.ForceInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.Fetch_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.FetchInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.FetchInvX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.FetchResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 10; SumSQ.u64 = 10; Count.u64 = 10; Min.u64 = 1; Max.u64 = 1; 
l2gcache_11.FetchXResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 69; SumSQ.u64 = 69; Count.u64 = 69; Min.u64 = 1; Max.u64 = 1; 
l2gcache_11.ForwardFlush_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.AckFlush_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.UnblockFlush_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.NACK_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.AckInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 75; SumSQ.u64 = 75; Count.u64 = 75; Min.u64 = 1; Max.u64 = 1; 
l2gcache_11.AckPut_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.MSHR_occupancy : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 61274; SumSQ.u64 = 1927362; Count.u64 = 172531049; Min.u64 = 0; Max.u64 = 68; 
l2gcache_11.Bank_conflicts : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.default_stat : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.evict_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 144; SumSQ.u64 = 144; Count.u64 = 144; Min.u64 = 1; Max.u64 = 1; 
l2gcache_18.evict_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.evict_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.evict_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.evict_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.evict_SInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.evict_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.evict_MInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.evict_SMInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.evict_MInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.evict_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.evict_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.evict_SBInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.stateEvent_GetS_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 136; SumSQ.u64 = 136; Count.u64 = 136; Min.u64 = 1; Max.u64 = 1; 
l2gcache_18.stateEvent_GetS_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.stateEvent_GetS_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
l2gcache_18.stateEvent_GetX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 8; SumSQ.u64 = 8; Count.u64 = 8; Min.u64 = 1; Max.u64 = 1; 
l2gcache_18.stateEvent_GetX_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.stateEvent_GetX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 71; SumSQ.u64 = 71; Count.u64 = 71; Min.u64 = 1; Max.u64 = 1; 
l2gcache_18.stateEvent_GetSX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.stateEvent_GetSX_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.stateEvent_GetSX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.stateEvent_GetSResp_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.stateEvent_GetXResp_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 136; SumSQ.u64 = 136; Count.u64 = 136; Min.u64 = 1; Max.u64 = 1; 
l2gcache_18.stateEvent_GetXResp_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 8; SumSQ.u64 = 8; Count.u64 = 8; Min.u64 = 1; Max.u64 = 1; 
l2gcache_18.stateEvent_GetXResp_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.stateEvent_GetXResp_SMInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.stateEvent_PutS_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.stateEvent_PutS_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.stateEvent_PutS_MInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.stateEvent_PutS_SInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.stateEvent_PutS_SMInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.stateEvent_PutS_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.stateEvent_PutS_SBInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.stateEvent_PutM_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.stateEvent_PutM_MInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.stateEvent_PutM_MInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.stateEvent_PutX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.stateEvent_PutX_MInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.stateEvent_PutX_MInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.stateEvent_Inv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.stateEvent_Inv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.stateEvent_Inv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.stateEvent_Inv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.stateEvent_Inv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.stateEvent_Inv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.stateEvent_Inv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.stateEvent_FetchInvX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.stateEvent_FetchInvX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.stateEvent_FetchInvX_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.stateEvent_FetchInvX_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.stateEvent_FetchInvX_MInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.stateEvent_FetchInvX_MInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.stateEvent_FetchInvX_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.stateEvent_FetchInvX_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.stateEvent_Fetch_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.stateEvent_Fetch_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.stateEvent_Fetch_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.stateEvent_Fetch_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.stateEvent_Fetch_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.stateEvent_Fetch_SMInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.stateEvent_Fetch_SInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.stateEvent_Fetch_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.stateEvent_Fetch_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.stateEvent_FetchInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.stateEvent_FetchInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.stateEvent_FetchInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.stateEvent_FetchInv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.stateEvent_FetchInv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.stateEvent_FetchInv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.stateEvent_FetchInv_SMInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.stateEvent_FetchInv_MInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.stateEvent_FetchInv_MInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.stateEvent_FetchInv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.stateEvent_FetchInv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.stateEvent_ForceInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.stateEvent_ForceInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.stateEvent_ForceInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.stateEvent_ForceInv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.stateEvent_ForceInv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.stateEvent_ForceInv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.stateEvent_ForceInv_SInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.stateEvent_ForceInv_SMInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.stateEvent_ForceInv_MInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.stateEvent_ForceInv_MInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.stateEvent_ForceInv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.stateEvent_ForceInv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.stateEvent_FetchResp_MInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; Min.u64 = 1; Max.u64 = 1; 
l2gcache_18.stateEvent_FetchXResp_MInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; Min.u64 = 1; Max.u64 = 1; 
l2gcache_18.stateEvent_AckInv_MInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 71; SumSQ.u64 = 71; Count.u64 = 71; Min.u64 = 1; Max.u64 = 1; 
l2gcache_18.stateEvent_AckInv_SInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.stateEvent_AckInv_SMInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.stateEvent_AckInv_SBInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.stateEvent_FlushLine_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.stateEvent_FlushLine_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.stateEvent_FlushLine_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.stateEvent_FlushLineInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.stateEvent_FlushLineInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.stateEvent_FlushLineInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.stateEvent_FlushLineResp_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.eventSent_GetS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 136; SumSQ.u64 = 136; Count.u64 = 136; Min.u64 = 1; Max.u64 = 1; 
l2gcache_18.eventSent_GetX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 8; SumSQ.u64 = 8; Count.u64 = 8; Min.u64 = 1; Max.u64 = 1; 
l2gcache_18.eventSent_GetSX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.eventSent_Write : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.eventSent_PutS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.eventSent_PutM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.eventSent_AckPut : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.eventSent_FlushLine : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.eventSent_FlushLineInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.eventSent_FlushAll : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.eventSent_ForwardFlush : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.eventSent_FetchResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.eventSent_FetchXResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.eventSent_AckInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.eventSent_NACK : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.eventSent_GetSResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 75; SumSQ.u64 = 75; Count.u64 = 75; Min.u64 = 1; Max.u64 = 1; 
l2gcache_18.eventSent_GetXResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 217; SumSQ.u64 = 217; Count.u64 = 217; Min.u64 = 1; Max.u64 = 1; 
l2gcache_18.eventSent_WriteResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.eventSent_FlushLineResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.eventSent_FlushAllResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.eventSent_AckFlush : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.eventSent_UnblockFlush : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.eventSent_Fetch : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.eventSent_FetchInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 3; SumSQ.u64 = 3; Count.u64 = 3; Min.u64 = 1; Max.u64 = 1; 
l2gcache_18.eventSent_ForceInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.eventSent_FetchInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 70; SumSQ.u64 = 70; Count.u64 = 70; Min.u64 = 1; Max.u64 = 1; 
l2gcache_18.eventSent_Inv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 73; SumSQ.u64 = 73; Count.u64 = 73; Min.u64 = 1; Max.u64 = 1; 
l2gcache_18.eventSent_Put : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.eventSent_Get : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.eventSent_AckMove : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.eventSent_CustomReq : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.eventSent_CustomResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.eventSent_CustomAck : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.latency_GetS_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 704; SumSQ.u64 = 265994; Count.u64 = 3; Min.u64 = 87; Max.u64 = 493; 
l2gcache_18.latency_GetS_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 39717; SumSQ.u64 = 13670293; Count.u64 = 136; Min.u64 = 199; Max.u64 = 596; 
l2gcache_18.latency_GetS_inv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 11520; SumSQ.u64 = 1895914; Count.u64 = 70; Min.u64 = 164; Max.u64 = 166; 
l2gcache_18.latency_GetX_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.latency_GetX_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 1601; SumSQ.u64 = 320405; Count.u64 = 8; Min.u64 = 199; Max.u64 = 201; 
l2gcache_18.latency_GetX_inv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 12371; SumSQ.u64 = 2046915; Count.u64 = 75; Min.u64 = 140; Max.u64 = 239; 
l2gcache_18.latency_GetX_upgrade : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.latency_GetSX_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.latency_GetSX_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.latency_GetSX_inv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.latency_GetSX_upgrade : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.latency_FlushLine : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.latency_FlushLineInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.latency_FlushAll : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.GetSHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 70; SumSQ.u64 = 70; Count.u64 = 70; Min.u64 = 1; Max.u64 = 1; 
l2gcache_18.GetXHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 72; SumSQ.u64 = 72; Count.u64 = 72; Min.u64 = 1; Max.u64 = 1; 
l2gcache_18.GetSXHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.GetSHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 3; SumSQ.u64 = 3; Count.u64 = 3; Min.u64 = 1; Max.u64 = 1; 
l2gcache_18.GetXHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 3; SumSQ.u64 = 3; Count.u64 = 3; Min.u64 = 1; Max.u64 = 1; 
l2gcache_18.GetSXHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.GetSMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 136; SumSQ.u64 = 136; Count.u64 = 136; Min.u64 = 1; Max.u64 = 1; 
l2gcache_18.GetXMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 8; SumSQ.u64 = 8; Count.u64 = 8; Min.u64 = 1; Max.u64 = 1; 
l2gcache_18.GetSXMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.GetSMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.GetXMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.GetSXMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.CacheHits : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 148; SumSQ.u64 = 148; Count.u64 = 148; Min.u64 = 1; Max.u64 = 1; 
l2gcache_18.CacheMisses : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 144; SumSQ.u64 = 144; Count.u64 = 144; Min.u64 = 1; Max.u64 = 1; 
l2gcache_18.stateEvent_AckPut_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.evict_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.evict_EInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.evict_EInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.stateEvent_GetS_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 71; SumSQ.u64 = 71; Count.u64 = 71; Min.u64 = 1; Max.u64 = 1; 
l2gcache_18.stateEvent_GetX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 4; SumSQ.u64 = 4; Count.u64 = 4; Min.u64 = 1; Max.u64 = 1; 
l2gcache_18.stateEvent_GetSX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.stateEvent_PutS_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.stateEvent_PutS_EInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.stateEvent_PutE_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.stateEvent_PutE_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.stateEvent_PutE_MInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.stateEvent_PutE_MInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.stateEvent_PutE_EInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.stateEvent_PutE_EInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.stateEvent_PutM_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.stateEvent_PutM_EInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.stateEvent_PutM_EInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.stateEvent_PutX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.stateEvent_PutX_EInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.stateEvent_PutX_EInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.stateEvent_FetchInvX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.stateEvent_FetchInvX_EInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.stateEvent_FetchInvX_EInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.stateEvent_FetchInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.stateEvent_FetchInv_EInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.stateEvent_FetchInv_EInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.stateEvent_ForceInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.stateEvent_ForceInv_EInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.stateEvent_ForceInv_EInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.stateEvent_FetchResp_EInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
l2gcache_18.stateEvent_FetchXResp_EInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 69; SumSQ.u64 = 69; Count.u64 = 69; Min.u64 = 1; Max.u64 = 1; 
l2gcache_18.stateEvent_AckInv_EInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
l2gcache_18.stateEvent_FlushLine_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.stateEvent_FlushLineInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.eventSent_PutE : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.TotalEventsReceived : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 582; SumSQ.u64 = 582; Count.u64 = 582; Min.u64 = 1; Max.u64 = 1; 
l2gcache_18.TotalEventsReplayed : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 151; SumSQ.u64 = 151; Count.u64 = 151; Min.u64 = 1; Max.u64 = 1; 
l2gcache_18.Put_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.Get_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.AckMove_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.GetS_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.Write_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.GetSX_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.GetSResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.WriteResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.CustomReq_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.CustomResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.CustomAck_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.NULLCMD_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.GetS_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 209; SumSQ.u64 = 209; Count.u64 = 209; Min.u64 = 1; Max.u64 = 1; 
l2gcache_18.GetX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 83; SumSQ.u64 = 83; Count.u64 = 83; Min.u64 = 1; Max.u64 = 1; 
l2gcache_18.GetSX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.Write_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.FlushLine_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.FlushLineInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.FlushAll_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.GetSResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.GetXResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 144; SumSQ.u64 = 144; Count.u64 = 144; Min.u64 = 1; Max.u64 = 1; 
l2gcache_18.WriteResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.FlushLineResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.FlushAllResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.PutS_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.PutM_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.PutE_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.PutX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.Inv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.ForceInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.Fetch_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.FetchInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.FetchInvX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.FetchResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 3; SumSQ.u64 = 3; Count.u64 = 3; Min.u64 = 1; Max.u64 = 1; 
l2gcache_18.FetchXResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 70; SumSQ.u64 = 70; Count.u64 = 70; Min.u64 = 1; Max.u64 = 1; 
l2gcache_18.ForwardFlush_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.AckFlush_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.UnblockFlush_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.NACK_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.AckInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 73; SumSQ.u64 = 73; Count.u64 = 73; Min.u64 = 1; Max.u64 = 1; 
l2gcache_18.AckPut_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.MSHR_occupancy : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 56186; SumSQ.u64 = 1784752; Count.u64 = 172531049; Min.u64 = 0; Max.u64 = 71; 
l2gcache_18.Bank_conflicts : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.default_stat : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.evict_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 139; SumSQ.u64 = 139; Count.u64 = 139; Min.u64 = 1; Max.u64 = 1; 
l2gcache_19.evict_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.evict_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.evict_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.evict_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.evict_SInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.evict_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.evict_MInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.evict_SMInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.evict_MInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.evict_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.evict_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.evict_SBInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_GetS_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 139; SumSQ.u64 = 139; Count.u64 = 139; Min.u64 = 1; Max.u64 = 1; 
l2gcache_19.stateEvent_GetS_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_GetS_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 4; SumSQ.u64 = 4; Count.u64 = 4; Min.u64 = 1; Max.u64 = 1; 
l2gcache_19.stateEvent_GetX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_GetX_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_GetX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 74; SumSQ.u64 = 74; Count.u64 = 74; Min.u64 = 1; Max.u64 = 1; 
l2gcache_19.stateEvent_GetSX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_GetSX_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_GetSX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_GetSResp_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_GetXResp_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 139; SumSQ.u64 = 139; Count.u64 = 139; Min.u64 = 1; Max.u64 = 1; 
l2gcache_19.stateEvent_GetXResp_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_GetXResp_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_GetXResp_SMInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_PutS_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_PutS_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_PutS_MInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_PutS_SInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_PutS_SMInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_PutS_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_PutS_SBInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_PutM_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_PutM_MInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_PutM_MInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_PutX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_PutX_MInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_PutX_MInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_Inv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_Inv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_Inv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_Inv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_Inv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_Inv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_Inv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_FetchInvX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_FetchInvX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_FetchInvX_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_FetchInvX_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_FetchInvX_MInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_FetchInvX_MInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_FetchInvX_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_FetchInvX_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_Fetch_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_Fetch_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_Fetch_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_Fetch_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_Fetch_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_Fetch_SMInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_Fetch_SInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_Fetch_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_Fetch_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_FetchInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_FetchInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_FetchInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_FetchInv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_FetchInv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_FetchInv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_FetchInv_SMInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_FetchInv_MInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_FetchInv_MInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_FetchInv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_FetchInv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_ForceInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_ForceInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_ForceInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_ForceInv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_ForceInv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_ForceInv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_ForceInv_SInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_ForceInv_SMInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_ForceInv_MInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_ForceInv_MInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_ForceInv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_ForceInv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_FetchResp_MInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
l2gcache_19.stateEvent_FetchXResp_MInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
l2gcache_19.stateEvent_AckInv_MInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 74; SumSQ.u64 = 74; Count.u64 = 74; Min.u64 = 1; Max.u64 = 1; 
l2gcache_19.stateEvent_AckInv_SInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_AckInv_SMInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_AckInv_SBInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_FlushLine_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_FlushLine_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_FlushLine_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_FlushLineInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_FlushLineInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_FlushLineInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_FlushLineResp_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.eventSent_GetS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 139; SumSQ.u64 = 139; Count.u64 = 139; Min.u64 = 1; Max.u64 = 1; 
l2gcache_19.eventSent_GetX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.eventSent_GetSX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.eventSent_Write : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.eventSent_PutS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.eventSent_PutM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.eventSent_AckPut : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.eventSent_FlushLine : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.eventSent_FlushLineInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.eventSent_FlushAll : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.eventSent_ForwardFlush : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.eventSent_FetchResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.eventSent_FetchXResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.eventSent_AckInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.eventSent_NACK : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.eventSent_GetSResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 276; SumSQ.u64 = 276; Count.u64 = 276; Min.u64 = 1; Max.u64 = 1; 
l2gcache_19.eventSent_GetXResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 215; SumSQ.u64 = 215; Count.u64 = 215; Min.u64 = 1; Max.u64 = 1; 
l2gcache_19.eventSent_WriteResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.eventSent_FlushLineResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.eventSent_FlushAllResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.eventSent_AckFlush : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.eventSent_UnblockFlush : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.eventSent_Fetch : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.eventSent_FetchInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 7; SumSQ.u64 = 7; Count.u64 = 7; Min.u64 = 1; Max.u64 = 1; 
l2gcache_19.eventSent_ForceInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.eventSent_FetchInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 72; SumSQ.u64 = 72; Count.u64 = 72; Min.u64 = 1; Max.u64 = 1; 
l2gcache_19.eventSent_Inv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 79; SumSQ.u64 = 79; Count.u64 = 79; Min.u64 = 1; Max.u64 = 1; 
l2gcache_19.eventSent_Put : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.eventSent_Get : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.eventSent_AckMove : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.eventSent_CustomReq : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.eventSent_CustomResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.eventSent_CustomAck : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.latency_GetS_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 225717; SumSQ.u64 = 325442945; Count.u64 = 196; Min.u64 = 82; Max.u64 = 2142; 
l2gcache_19.latency_GetS_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 42158; SumSQ.u64 = 15329384; Count.u64 = 139; Min.u64 = 199; Max.u64 = 596; 
l2gcache_19.latency_GetS_inv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 11845; SumSQ.u64 = 1948713; Count.u64 = 72; Min.u64 = 164; Max.u64 = 166; 
l2gcache_19.latency_GetX_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.latency_GetX_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.latency_GetX_inv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 14083; SumSQ.u64 = 2383113; Count.u64 = 84; Min.u64 = 147; Max.u64 = 259; 
l2gcache_19.latency_GetX_upgrade : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.latency_GetSX_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.latency_GetSX_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.latency_GetSX_inv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.latency_GetSX_upgrade : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.latency_FlushLine : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.latency_FlushLineInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.latency_FlushAll : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.GetSHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 72; SumSQ.u64 = 72; Count.u64 = 72; Min.u64 = 1; Max.u64 = 1; 
l2gcache_19.GetXHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 78; SumSQ.u64 = 78; Count.u64 = 78; Min.u64 = 1; Max.u64 = 1; 
l2gcache_19.GetSXHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.GetSHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 196; SumSQ.u64 = 196; Count.u64 = 196; Min.u64 = 1; Max.u64 = 1; 
l2gcache_19.GetXHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 6; SumSQ.u64 = 6; Count.u64 = 6; Min.u64 = 1; Max.u64 = 1; 
l2gcache_19.GetSXHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.GetSMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 139; SumSQ.u64 = 139; Count.u64 = 139; Min.u64 = 1; Max.u64 = 1; 
l2gcache_19.GetXMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.GetSXMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.GetSMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.GetXMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.GetSXMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.CacheHits : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 352; SumSQ.u64 = 352; Count.u64 = 352; Min.u64 = 1; Max.u64 = 1; 
l2gcache_19.CacheMisses : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 139; SumSQ.u64 = 139; Count.u64 = 139; Min.u64 = 1; Max.u64 = 1; 
l2gcache_19.stateEvent_AckPut_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.evict_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.evict_EInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.evict_EInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_GetS_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 264; SumSQ.u64 = 264; Count.u64 = 264; Min.u64 = 1; Max.u64 = 1; 
l2gcache_19.stateEvent_GetX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 10; SumSQ.u64 = 10; Count.u64 = 10; Min.u64 = 1; Max.u64 = 1; 
l2gcache_19.stateEvent_GetSX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_PutS_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_PutS_EInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_PutE_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_PutE_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_PutE_MInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_PutE_MInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_PutE_EInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_PutE_EInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_PutM_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_PutM_EInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_PutM_EInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_PutX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_PutX_EInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_PutX_EInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_FetchInvX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_FetchInvX_EInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_FetchInvX_EInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_FetchInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_FetchInv_EInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_FetchInv_EInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_ForceInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_ForceInv_EInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_ForceInv_EInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_FetchResp_EInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 5; SumSQ.u64 = 5; Count.u64 = 5; Min.u64 = 1; Max.u64 = 1; 
l2gcache_19.stateEvent_FetchXResp_EInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 70; SumSQ.u64 = 70; Count.u64 = 70; Min.u64 = 1; Max.u64 = 1; 
l2gcache_19.stateEvent_AckInv_EInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 5; SumSQ.u64 = 5; Count.u64 = 5; Min.u64 = 1; Max.u64 = 1; 
l2gcache_19.stateEvent_FlushLine_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_FlushLineInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.eventSent_PutE : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.TotalEventsReceived : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 788; SumSQ.u64 = 788; Count.u64 = 788; Min.u64 = 1; Max.u64 = 1; 
l2gcache_19.TotalEventsReplayed : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 358; SumSQ.u64 = 358; Count.u64 = 358; Min.u64 = 1; Max.u64 = 1; 
l2gcache_19.Put_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.Get_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.AckMove_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.GetS_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.Write_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.GetSX_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.GetSResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.WriteResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.CustomReq_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.CustomResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.CustomAck_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.NULLCMD_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.GetS_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 407; SumSQ.u64 = 407; Count.u64 = 407; Min.u64 = 1; Max.u64 = 1; 
l2gcache_19.GetX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 84; SumSQ.u64 = 84; Count.u64 = 84; Min.u64 = 1; Max.u64 = 1; 
l2gcache_19.GetSX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.Write_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.FlushLine_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.FlushLineInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.FlushAll_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.GetSResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.GetXResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 139; SumSQ.u64 = 139; Count.u64 = 139; Min.u64 = 1; Max.u64 = 1; 
l2gcache_19.WriteResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.FlushLineResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.FlushAllResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.PutS_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.PutM_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.PutE_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.PutX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.Inv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.ForceInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.Fetch_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.FetchInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.FetchInvX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.FetchResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 7; SumSQ.u64 = 7; Count.u64 = 7; Min.u64 = 1; Max.u64 = 1; 
l2gcache_19.FetchXResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 72; SumSQ.u64 = 72; Count.u64 = 72; Min.u64 = 1; Max.u64 = 1; 
l2gcache_19.ForwardFlush_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.AckFlush_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.UnblockFlush_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.NACK_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.AckInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 79; SumSQ.u64 = 79; Count.u64 = 79; Min.u64 = 1; Max.u64 = 1; 
l2gcache_19.AckPut_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.MSHR_occupancy : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 90068; SumSQ.u64 = 7131512; Count.u64 = 172531049; Min.u64 = 0; Max.u64 = 192; 
l2gcache_19.Bank_conflicts : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.default_stat : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.evict_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 144; SumSQ.u64 = 144; Count.u64 = 144; Min.u64 = 1; Max.u64 = 1; 
l2gcache_26.evict_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.evict_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.evict_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.evict_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.evict_SInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.evict_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.evict_MInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.evict_SMInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.evict_MInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.evict_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.evict_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.evict_SBInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_GetS_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 144; SumSQ.u64 = 144; Count.u64 = 144; Min.u64 = 1; Max.u64 = 1; 
l2gcache_26.stateEvent_GetS_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_GetS_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 8; SumSQ.u64 = 8; Count.u64 = 8; Min.u64 = 1; Max.u64 = 1; 
l2gcache_26.stateEvent_GetX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_GetX_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_GetX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 76; SumSQ.u64 = 76; Count.u64 = 76; Min.u64 = 1; Max.u64 = 1; 
l2gcache_26.stateEvent_GetSX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_GetSX_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_GetSX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_GetSResp_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_GetXResp_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 144; SumSQ.u64 = 144; Count.u64 = 144; Min.u64 = 1; Max.u64 = 1; 
l2gcache_26.stateEvent_GetXResp_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_GetXResp_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_GetXResp_SMInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_PutS_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_PutS_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_PutS_MInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_PutS_SInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_PutS_SMInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_PutS_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_PutS_SBInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_PutM_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_PutM_MInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_PutM_MInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_PutX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_PutX_MInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_PutX_MInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_Inv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_Inv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_Inv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_Inv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_Inv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_Inv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_Inv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_FetchInvX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_FetchInvX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_FetchInvX_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_FetchInvX_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_FetchInvX_MInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_FetchInvX_MInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_FetchInvX_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_FetchInvX_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_Fetch_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_Fetch_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_Fetch_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_Fetch_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_Fetch_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_Fetch_SMInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_Fetch_SInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_Fetch_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_Fetch_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_FetchInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_FetchInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_FetchInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_FetchInv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_FetchInv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_FetchInv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_FetchInv_SMInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_FetchInv_MInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_FetchInv_MInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_FetchInv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_FetchInv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_ForceInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_ForceInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_ForceInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_ForceInv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_ForceInv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_ForceInv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_ForceInv_SInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_ForceInv_SMInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_ForceInv_MInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_ForceInv_MInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_ForceInv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_ForceInv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_FetchResp_MInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 4; SumSQ.u64 = 4; Count.u64 = 4; Min.u64 = 1; Max.u64 = 1; 
l2gcache_26.stateEvent_FetchXResp_MInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 4; SumSQ.u64 = 4; Count.u64 = 4; Min.u64 = 1; Max.u64 = 1; 
l2gcache_26.stateEvent_AckInv_MInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 76; SumSQ.u64 = 76; Count.u64 = 76; Min.u64 = 1; Max.u64 = 1; 
l2gcache_26.stateEvent_AckInv_SInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_AckInv_SMInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_AckInv_SBInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_FlushLine_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_FlushLine_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_FlushLine_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_FlushLineInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_FlushLineInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_FlushLineInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_FlushLineResp_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.eventSent_GetS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 144; SumSQ.u64 = 144; Count.u64 = 144; Min.u64 = 1; Max.u64 = 1; 
l2gcache_26.eventSent_GetX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.eventSent_GetSX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.eventSent_Write : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.eventSent_PutS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.eventSent_PutM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.eventSent_AckPut : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.eventSent_FlushLine : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.eventSent_FlushLineInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.eventSent_FlushAll : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.eventSent_ForwardFlush : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.eventSent_FetchResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.eventSent_FetchXResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.eventSent_AckInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.eventSent_NACK : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.eventSent_GetSResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 90; SumSQ.u64 = 90; Count.u64 = 90; Min.u64 = 1; Max.u64 = 1; 
l2gcache_26.eventSent_GetXResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 227; SumSQ.u64 = 227; Count.u64 = 227; Min.u64 = 1; Max.u64 = 1; 
l2gcache_26.eventSent_WriteResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.eventSent_FlushLineResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.eventSent_FlushAllResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.eventSent_AckFlush : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.eventSent_UnblockFlush : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.eventSent_Fetch : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.eventSent_FetchInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 11; SumSQ.u64 = 11; Count.u64 = 11; Min.u64 = 1; Max.u64 = 1; 
l2gcache_26.eventSent_ForceInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.eventSent_FetchInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 72; SumSQ.u64 = 72; Count.u64 = 72; Min.u64 = 1; Max.u64 = 1; 
l2gcache_26.eventSent_Inv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 83; SumSQ.u64 = 83; Count.u64 = 83; Min.u64 = 1; Max.u64 = 1; 
l2gcache_26.eventSent_Put : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.eventSent_Get : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.eventSent_AckMove : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.eventSent_CustomReq : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.eventSent_CustomResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.eventSent_CustomAck : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.latency_GetS_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2756; SumSQ.u64 = 1014020; Count.u64 = 11; Min.u64 = 70; Max.u64 = 500; 
l2gcache_26.latency_GetS_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 44581; SumSQ.u64 = 16582805; Count.u64 = 144; Min.u64 = 199; Max.u64 = 598; 
l2gcache_26.latency_GetS_inv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 11845; SumSQ.u64 = 1948715; Count.u64 = 72; Min.u64 = 164; Max.u64 = 166; 
l2gcache_26.latency_GetX_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.latency_GetX_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.latency_GetX_inv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 15109; SumSQ.u64 = 2559123; Count.u64 = 90; Min.u64 = 133; Max.u64 = 239; 
l2gcache_26.latency_GetX_upgrade : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.latency_GetSX_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.latency_GetSX_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.latency_GetSX_inv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.latency_GetSX_upgrade : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.latency_FlushLine : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.latency_FlushLineInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.latency_FlushAll : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.GetSHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 72; SumSQ.u64 = 72; Count.u64 = 72; Min.u64 = 1; Max.u64 = 1; 
l2gcache_26.GetXHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 80; SumSQ.u64 = 80; Count.u64 = 80; Min.u64 = 1; Max.u64 = 1; 
l2gcache_26.GetSXHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.GetSHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 11; SumSQ.u64 = 11; Count.u64 = 11; Min.u64 = 1; Max.u64 = 1; 
l2gcache_26.GetXHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 10; SumSQ.u64 = 10; Count.u64 = 10; Min.u64 = 1; Max.u64 = 1; 
l2gcache_26.GetSXHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.GetSMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 144; SumSQ.u64 = 144; Count.u64 = 144; Min.u64 = 1; Max.u64 = 1; 
l2gcache_26.GetXMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.GetSXMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.GetSMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.GetXMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.GetSXMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.CacheHits : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 173; SumSQ.u64 = 173; Count.u64 = 173; Min.u64 = 1; Max.u64 = 1; 
l2gcache_26.CacheMisses : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 144; SumSQ.u64 = 144; Count.u64 = 144; Min.u64 = 1; Max.u64 = 1; 
l2gcache_26.stateEvent_AckPut_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.evict_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.evict_EInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.evict_EInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_GetS_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 75; SumSQ.u64 = 75; Count.u64 = 75; Min.u64 = 1; Max.u64 = 1; 
l2gcache_26.stateEvent_GetX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 14; SumSQ.u64 = 14; Count.u64 = 14; Min.u64 = 1; Max.u64 = 1; 
l2gcache_26.stateEvent_GetSX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_PutS_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_PutS_EInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_PutE_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_PutE_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_PutE_MInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_PutE_MInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_PutE_EInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_PutE_EInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_PutM_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_PutM_EInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_PutM_EInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_PutX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_PutX_EInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_PutX_EInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_FetchInvX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_FetchInvX_EInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_FetchInvX_EInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_FetchInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_FetchInv_EInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_FetchInv_EInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_ForceInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_ForceInv_EInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_ForceInv_EInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_FetchResp_EInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 7; SumSQ.u64 = 7; Count.u64 = 7; Min.u64 = 1; Max.u64 = 1; 
l2gcache_26.stateEvent_FetchXResp_EInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 68; SumSQ.u64 = 68; Count.u64 = 68; Min.u64 = 1; Max.u64 = 1; 
l2gcache_26.stateEvent_AckInv_EInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 7; SumSQ.u64 = 7; Count.u64 = 7; Min.u64 = 1; Max.u64 = 1; 
l2gcache_26.stateEvent_FlushLine_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_FlushLineInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.eventSent_PutE : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.TotalEventsReceived : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 627; SumSQ.u64 = 627; Count.u64 = 627; Min.u64 = 1; Max.u64 = 1; 
l2gcache_26.TotalEventsReplayed : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 183; SumSQ.u64 = 183; Count.u64 = 183; Min.u64 = 1; Max.u64 = 1; 
l2gcache_26.Put_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.Get_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.AckMove_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.GetS_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.Write_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.GetSX_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.GetSResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.WriteResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.CustomReq_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.CustomResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.CustomAck_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.NULLCMD_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.GetS_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 227; SumSQ.u64 = 227; Count.u64 = 227; Min.u64 = 1; Max.u64 = 1; 
l2gcache_26.GetX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 90; SumSQ.u64 = 90; Count.u64 = 90; Min.u64 = 1; Max.u64 = 1; 
l2gcache_26.GetSX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.Write_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.FlushLine_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.FlushLineInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.FlushAll_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.GetSResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.GetXResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 144; SumSQ.u64 = 144; Count.u64 = 144; Min.u64 = 1; Max.u64 = 1; 
l2gcache_26.WriteResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.FlushLineResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.FlushAllResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.PutS_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.PutM_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.PutE_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.PutX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.Inv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.ForceInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.Fetch_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.FetchInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.FetchInvX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.FetchResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 11; SumSQ.u64 = 11; Count.u64 = 11; Min.u64 = 1; Max.u64 = 1; 
l2gcache_26.FetchXResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 72; SumSQ.u64 = 72; Count.u64 = 72; Min.u64 = 1; Max.u64 = 1; 
l2gcache_26.ForwardFlush_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.AckFlush_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.UnblockFlush_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.NACK_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.AckInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 83; SumSQ.u64 = 83; Count.u64 = 83; Min.u64 = 1; Max.u64 = 1; 
l2gcache_26.AckPut_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.MSHR_occupancy : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 63496; SumSQ.u64 = 2280282; Count.u64 = 172531049; Min.u64 = 0; Max.u64 = 76; 
l2gcache_26.Bank_conflicts : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.default_stat : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.evict_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 144; SumSQ.u64 = 144; Count.u64 = 144; Min.u64 = 1; Max.u64 = 1; 
l2gcache_27.evict_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.evict_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.evict_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.evict_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.evict_SInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.evict_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.evict_MInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.evict_SMInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.evict_MInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.evict_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.evict_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.evict_SBInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_GetS_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 144; SumSQ.u64 = 144; Count.u64 = 144; Min.u64 = 1; Max.u64 = 1; 
l2gcache_27.stateEvent_GetS_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_GetS_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_GetX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_GetX_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_GetX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 72; SumSQ.u64 = 72; Count.u64 = 72; Min.u64 = 1; Max.u64 = 1; 
l2gcache_27.stateEvent_GetSX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_GetSX_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_GetSX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_GetSResp_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_GetXResp_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 144; SumSQ.u64 = 144; Count.u64 = 144; Min.u64 = 1; Max.u64 = 1; 
l2gcache_27.stateEvent_GetXResp_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_GetXResp_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_GetXResp_SMInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_PutS_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_PutS_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_PutS_MInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_PutS_SInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_PutS_SMInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_PutS_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_PutS_SBInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_PutM_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_PutM_MInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_PutM_MInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_PutX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_PutX_MInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_PutX_MInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_Inv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_Inv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_Inv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_Inv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_Inv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_Inv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_Inv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_FetchInvX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_FetchInvX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_FetchInvX_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_FetchInvX_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_FetchInvX_MInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_FetchInvX_MInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_FetchInvX_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_FetchInvX_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_Fetch_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_Fetch_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_Fetch_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_Fetch_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_Fetch_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_Fetch_SMInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_Fetch_SInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_Fetch_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_Fetch_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_FetchInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_FetchInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_FetchInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_FetchInv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_FetchInv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_FetchInv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_FetchInv_SMInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_FetchInv_MInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_FetchInv_MInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_FetchInv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_FetchInv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_ForceInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_ForceInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_ForceInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_ForceInv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_ForceInv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_ForceInv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_ForceInv_SInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_ForceInv_SMInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_ForceInv_MInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_ForceInv_MInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_ForceInv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_ForceInv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_FetchResp_MInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_FetchXResp_MInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_AckInv_MInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 72; SumSQ.u64 = 72; Count.u64 = 72; Min.u64 = 1; Max.u64 = 1; 
l2gcache_27.stateEvent_AckInv_SInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_AckInv_SMInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_AckInv_SBInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_FlushLine_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_FlushLine_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_FlushLine_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_FlushLineInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_FlushLineInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_FlushLineInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_FlushLineResp_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.eventSent_GetS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 144; SumSQ.u64 = 144; Count.u64 = 144; Min.u64 = 1; Max.u64 = 1; 
l2gcache_27.eventSent_GetX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.eventSent_GetSX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.eventSent_Write : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.eventSent_PutS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.eventSent_PutM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.eventSent_AckPut : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.eventSent_FlushLine : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.eventSent_FlushLineInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.eventSent_FlushAll : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.eventSent_ForwardFlush : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.eventSent_FetchResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.eventSent_FetchXResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.eventSent_AckInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.eventSent_NACK : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.eventSent_GetSResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 74; SumSQ.u64 = 74; Count.u64 = 74; Min.u64 = 1; Max.u64 = 1; 
l2gcache_27.eventSent_GetXResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 217; SumSQ.u64 = 217; Count.u64 = 217; Min.u64 = 1; Max.u64 = 1; 
l2gcache_27.eventSent_WriteResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.eventSent_FlushLineResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.eventSent_FlushAllResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.eventSent_AckFlush : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.eventSent_UnblockFlush : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.eventSent_Fetch : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.eventSent_FetchInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; Min.u64 = 1; Max.u64 = 1; 
l2gcache_27.eventSent_ForceInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.eventSent_FetchInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 72; SumSQ.u64 = 72; Count.u64 = 72; Min.u64 = 1; Max.u64 = 1; 
l2gcache_27.eventSent_Inv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 73; SumSQ.u64 = 73; Count.u64 = 73; Min.u64 = 1; Max.u64 = 1; 
l2gcache_27.eventSent_Put : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.eventSent_Get : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.eventSent_AckMove : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.eventSent_CustomReq : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.eventSent_CustomResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.eventSent_CustomAck : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.latency_GetS_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 202; SumSQ.u64 = 40804; Count.u64 = 1; Min.u64 = 202; Max.u64 = 202; 
l2gcache_27.latency_GetS_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 42681; SumSQ.u64 = 14845555; Count.u64 = 144; Min.u64 = 199; Max.u64 = 593; 
l2gcache_27.latency_GetS_inv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 11858; SumSQ.u64 = 1953002; Count.u64 = 72; Min.u64 = 164; Max.u64 = 166; 
l2gcache_27.latency_GetX_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.latency_GetX_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.latency_GetX_inv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 12170; SumSQ.u64 = 2001598; Count.u64 = 74; Min.u64 = 156; Max.u64 = 167; 
l2gcache_27.latency_GetX_upgrade : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.latency_GetSX_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.latency_GetSX_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.latency_GetSX_inv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.latency_GetSX_upgrade : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.latency_FlushLine : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.latency_FlushLineInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.latency_FlushAll : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.GetSHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 72; SumSQ.u64 = 72; Count.u64 = 72; Min.u64 = 1; Max.u64 = 1; 
l2gcache_27.GetXHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 73; SumSQ.u64 = 73; Count.u64 = 73; Min.u64 = 1; Max.u64 = 1; 
l2gcache_27.GetSXHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.GetSHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; Min.u64 = 1; Max.u64 = 1; 
l2gcache_27.GetXHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; Min.u64 = 1; Max.u64 = 1; 
l2gcache_27.GetSXHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.GetSMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 144; SumSQ.u64 = 144; Count.u64 = 144; Min.u64 = 1; Max.u64 = 1; 
l2gcache_27.GetXMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.GetSXMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.GetSMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.GetXMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.GetSXMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.CacheHits : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 147; SumSQ.u64 = 147; Count.u64 = 147; Min.u64 = 1; Max.u64 = 1; 
l2gcache_27.CacheMisses : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 144; SumSQ.u64 = 144; Count.u64 = 144; Min.u64 = 1; Max.u64 = 1; 
l2gcache_27.stateEvent_AckPut_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.evict_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.evict_EInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.evict_EInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_GetS_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 73; SumSQ.u64 = 73; Count.u64 = 73; Min.u64 = 1; Max.u64 = 1; 
l2gcache_27.stateEvent_GetX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
l2gcache_27.stateEvent_GetSX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_PutS_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_PutS_EInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_PutE_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_PutE_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_PutE_MInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_PutE_MInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_PutE_EInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_PutE_EInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_PutM_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_PutM_EInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_PutM_EInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_PutX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_PutX_EInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_PutX_EInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_FetchInvX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_FetchInvX_EInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_FetchInvX_EInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_FetchInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_FetchInv_EInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_FetchInv_EInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_ForceInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_ForceInv_EInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_ForceInv_EInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_FetchResp_EInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; Min.u64 = 1; Max.u64 = 1; 
l2gcache_27.stateEvent_FetchXResp_EInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 72; SumSQ.u64 = 72; Count.u64 = 72; Min.u64 = 1; Max.u64 = 1; 
l2gcache_27.stateEvent_AckInv_EInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; Min.u64 = 1; Max.u64 = 1; 
l2gcache_27.stateEvent_FlushLine_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_FlushLineInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.eventSent_PutE : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.TotalEventsReceived : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 581; SumSQ.u64 = 581; Count.u64 = 581; Min.u64 = 1; Max.u64 = 1; 
l2gcache_27.TotalEventsReplayed : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 148; SumSQ.u64 = 148; Count.u64 = 148; Min.u64 = 1; Max.u64 = 1; 
l2gcache_27.Put_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.Get_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.AckMove_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.GetS_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.Write_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.GetSX_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.GetSResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.WriteResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.CustomReq_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.CustomResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.CustomAck_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.NULLCMD_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.GetS_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 217; SumSQ.u64 = 217; Count.u64 = 217; Min.u64 = 1; Max.u64 = 1; 
l2gcache_27.GetX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 74; SumSQ.u64 = 74; Count.u64 = 74; Min.u64 = 1; Max.u64 = 1; 
l2gcache_27.GetSX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.Write_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.FlushLine_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.FlushLineInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.FlushAll_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.GetSResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.GetXResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 144; SumSQ.u64 = 144; Count.u64 = 144; Min.u64 = 1; Max.u64 = 1; 
l2gcache_27.WriteResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.FlushLineResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.FlushAllResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.PutS_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.PutM_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.PutE_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.PutX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.Inv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.ForceInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.Fetch_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.FetchInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.FetchInvX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.FetchResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; Min.u64 = 1; Max.u64 = 1; 
l2gcache_27.FetchXResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 72; SumSQ.u64 = 72; Count.u64 = 72; Min.u64 = 1; Max.u64 = 1; 
l2gcache_27.ForwardFlush_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.AckFlush_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.UnblockFlush_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.NACK_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.AckInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 73; SumSQ.u64 = 73; Count.u64 = 73; Min.u64 = 1; Max.u64 = 1; 
l2gcache_27.AckPut_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.MSHR_occupancy : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 57278; SumSQ.u64 = 1946192; Count.u64 = 172531049; Min.u64 = 0; Max.u64 = 72; 
l2gcache_27.Bank_conflicts : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
Simplehbm_4.requests_received_GetS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 563; SumSQ.u64 = 563; Count.u64 = 563; Min.u64 = 1; Max.u64 = 1; 
Simplehbm_4.requests_received_GetSX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
Simplehbm_4.requests_received_GetX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 16; SumSQ.u64 = 16; Count.u64 = 16; Min.u64 = 1; Max.u64 = 1; 
Simplehbm_4.requests_received_Write : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
Simplehbm_4.requests_received_PutM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
Simplehbm_4.outstanding_requests : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 56138; SumSQ.u64 = 8318102; Count.u64 = 104578030; Min.u64 = 0; Max.u64 = 272; 
Simplehbm_4.latency_GetS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 55495; SumSQ.u64 = 8837079; Count.u64 = 563; Min.u64 = 40; Max.u64 = 280; 
Simplehbm_4.latency_GetSX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
Simplehbm_4.latency_GetX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 643; SumSQ.u64 = 25843; Count.u64 = 16; Min.u64 = 40; Max.u64 = 41; 
Simplehbm_4.latency_Write : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
Simplehbm_4.latency_PutM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
Simplehbm_4.cycles_with_issue : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 579; SumSQ.u64 = 579; Count.u64 = 579; Min.u64 = 1; Max.u64 = 1; 
Simplehbm_4.cycles_attempted_issue_but_rejected : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
Simplehbm_4.total_cycles : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 104578030; SumSQ.u64 = 10936564358680900; Count.u64 = 1; Min.u64 = 104578030; Max.u64 = 104578030; 
Simplehbm_5.requests_received_GetS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 560; SumSQ.u64 = 560; Count.u64 = 560; Min.u64 = 1; Max.u64 = 1; 
Simplehbm_5.requests_received_GetSX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
Simplehbm_5.requests_received_GetX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 16; SumSQ.u64 = 16; Count.u64 = 16; Min.u64 = 1; Max.u64 = 1; 
Simplehbm_5.requests_received_Write : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
Simplehbm_5.requests_received_PutM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
Simplehbm_5.outstanding_requests : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 55964; SumSQ.u64 = 8294692; Count.u64 = 104578030; Min.u64 = 0; Max.u64 = 272; 
Simplehbm_5.latency_GetS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 55318; SumSQ.u64 = 8810518; Count.u64 = 560; Min.u64 = 40; Max.u64 = 280; 
Simplehbm_5.latency_GetSX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
Simplehbm_5.latency_GetX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 646; SumSQ.u64 = 26088; Count.u64 = 16; Min.u64 = 40; Max.u64 = 42; 
Simplehbm_5.latency_Write : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
Simplehbm_5.latency_PutM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
Simplehbm_5.cycles_with_issue : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 576; SumSQ.u64 = 576; Count.u64 = 576; Min.u64 = 1; Max.u64 = 1; 
Simplehbm_5.cycles_attempted_issue_but_rejected : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
Simplehbm_5.total_cycles : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 104578030; SumSQ.u64 = 10936564358680900; Count.u64 = 1; Min.u64 = 104578030; Max.u64 = 104578030; 
l2gcache_4.default_stat : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.evict_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 147; SumSQ.u64 = 147; Count.u64 = 147; Min.u64 = 1; Max.u64 = 1; 
l2gcache_4.evict_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.evict_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.evict_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.evict_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.evict_SInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.evict_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.evict_MInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.evict_SMInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.evict_MInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.evict_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.evict_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.evict_SBInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.stateEvent_GetS_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 139; SumSQ.u64 = 139; Count.u64 = 139; Min.u64 = 1; Max.u64 = 1; 
l2gcache_4.stateEvent_GetS_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.stateEvent_GetS_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 4; SumSQ.u64 = 4; Count.u64 = 4; Min.u64 = 1; Max.u64 = 1; 
l2gcache_4.stateEvent_GetX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 8; SumSQ.u64 = 8; Count.u64 = 8; Min.u64 = 1; Max.u64 = 1; 
l2gcache_4.stateEvent_GetX_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.stateEvent_GetX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 66; SumSQ.u64 = 66; Count.u64 = 66; Min.u64 = 1; Max.u64 = 1; 
l2gcache_4.stateEvent_GetSX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.stateEvent_GetSX_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.stateEvent_GetSX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.stateEvent_GetSResp_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.stateEvent_GetXResp_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 139; SumSQ.u64 = 139; Count.u64 = 139; Min.u64 = 1; Max.u64 = 1; 
l2gcache_4.stateEvent_GetXResp_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 8; SumSQ.u64 = 8; Count.u64 = 8; Min.u64 = 1; Max.u64 = 1; 
l2gcache_4.stateEvent_GetXResp_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.stateEvent_GetXResp_SMInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.stateEvent_PutS_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.stateEvent_PutS_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.stateEvent_PutS_MInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.stateEvent_PutS_SInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.stateEvent_PutS_SMInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.stateEvent_PutS_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.stateEvent_PutS_SBInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.stateEvent_PutM_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.stateEvent_PutM_MInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.stateEvent_PutM_MInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.stateEvent_PutX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.stateEvent_PutX_MInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.stateEvent_PutX_MInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.stateEvent_Inv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.stateEvent_Inv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.stateEvent_Inv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.stateEvent_Inv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.stateEvent_Inv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.stateEvent_Inv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.stateEvent_Inv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.stateEvent_FetchInvX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.stateEvent_FetchInvX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.stateEvent_FetchInvX_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.stateEvent_FetchInvX_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.stateEvent_FetchInvX_MInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.stateEvent_FetchInvX_MInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.stateEvent_FetchInvX_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.stateEvent_FetchInvX_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.stateEvent_Fetch_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.stateEvent_Fetch_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.stateEvent_Fetch_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.stateEvent_Fetch_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.stateEvent_Fetch_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.stateEvent_Fetch_SMInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.stateEvent_Fetch_SInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.stateEvent_Fetch_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.stateEvent_Fetch_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.stateEvent_FetchInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.stateEvent_FetchInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.stateEvent_FetchInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.stateEvent_FetchInv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.stateEvent_FetchInv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.stateEvent_FetchInv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.stateEvent_FetchInv_SMInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.stateEvent_FetchInv_MInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.stateEvent_FetchInv_MInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.stateEvent_FetchInv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.stateEvent_FetchInv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.stateEvent_ForceInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.stateEvent_ForceInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.stateEvent_ForceInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.stateEvent_ForceInv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.stateEvent_ForceInv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.stateEvent_ForceInv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.stateEvent_ForceInv_SInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.stateEvent_ForceInv_SMInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.stateEvent_ForceInv_MInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.stateEvent_ForceInv_MInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.stateEvent_ForceInv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.stateEvent_ForceInv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.stateEvent_FetchResp_MInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
l2gcache_4.stateEvent_FetchXResp_MInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
l2gcache_4.stateEvent_AckInv_MInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 66; SumSQ.u64 = 66; Count.u64 = 66; Min.u64 = 1; Max.u64 = 1; 
l2gcache_4.stateEvent_AckInv_SInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.stateEvent_AckInv_SMInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.stateEvent_AckInv_SBInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.stateEvent_FlushLine_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.stateEvent_FlushLine_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.stateEvent_FlushLine_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.stateEvent_FlushLineInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.stateEvent_FlushLineInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.stateEvent_FlushLineInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.stateEvent_FlushLineResp_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.eventSent_GetS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 139; SumSQ.u64 = 139; Count.u64 = 139; Min.u64 = 1; Max.u64 = 1; 
l2gcache_4.eventSent_GetX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 8; SumSQ.u64 = 8; Count.u64 = 8; Min.u64 = 1; Max.u64 = 1; 
l2gcache_4.eventSent_GetSX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.eventSent_Write : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.eventSent_PutS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.eventSent_PutM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.eventSent_AckPut : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.eventSent_FlushLine : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.eventSent_FlushLineInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.eventSent_FlushAll : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.eventSent_ForwardFlush : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.eventSent_FetchResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.eventSent_FetchXResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.eventSent_AckInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.eventSent_NACK : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.eventSent_GetSResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l2gcache_4.eventSent_GetXResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 213; SumSQ.u64 = 213; Count.u64 = 213; Min.u64 = 1; Max.u64 = 1; 
l2gcache_4.eventSent_WriteResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.eventSent_FlushLineResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.eventSent_FlushAllResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.eventSent_AckFlush : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.eventSent_UnblockFlush : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.eventSent_Fetch : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.eventSent_FetchInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 6; SumSQ.u64 = 6; Count.u64 = 6; Min.u64 = 1; Max.u64 = 1; 
l2gcache_4.eventSent_ForceInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.eventSent_FetchInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 68; SumSQ.u64 = 68; Count.u64 = 68; Min.u64 = 1; Max.u64 = 1; 
l2gcache_4.eventSent_Inv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 70; SumSQ.u64 = 70; Count.u64 = 70; Min.u64 = 1; Max.u64 = 1; 
l2gcache_4.eventSent_Put : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.eventSent_Get : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.eventSent_AckMove : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.eventSent_CustomReq : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.eventSent_CustomResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.eventSent_CustomAck : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.latency_GetS_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 3280; SumSQ.u64 = 742258; Count.u64 = 18; Min.u64 = 101; Max.u64 = 390; 
l2gcache_4.latency_GetS_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 40586; SumSQ.u64 = 14159250; Count.u64 = 139; Min.u64 = 199; Max.u64 = 591; 
l2gcache_4.latency_GetS_inv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 11188; SumSQ.u64 = 1840802; Count.u64 = 68; Min.u64 = 164; Max.u64 = 166; 
l2gcache_4.latency_GetX_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.latency_GetX_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 1602; SumSQ.u64 = 320804; Count.u64 = 8; Min.u64 = 199; Max.u64 = 201; 
l2gcache_4.latency_GetX_inv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 12399; SumSQ.u64 = 2092645; Count.u64 = 74; Min.u64 = 164; Max.u64 = 254; 
l2gcache_4.latency_GetX_upgrade : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.latency_GetSX_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.latency_GetSX_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.latency_GetSX_inv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.latency_GetSX_upgrade : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.latency_FlushLine : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.latency_FlushLineInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.latency_FlushAll : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.GetSHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 76; SumSQ.u64 = 76; Count.u64 = 76; Min.u64 = 1; Max.u64 = 1; 
l2gcache_4.GetXHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 69; SumSQ.u64 = 69; Count.u64 = 69; Min.u64 = 1; Max.u64 = 1; 
l2gcache_4.GetSXHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.GetSHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 10; SumSQ.u64 = 10; Count.u64 = 10; Min.u64 = 1; Max.u64 = 1; 
l2gcache_4.GetXHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 5; SumSQ.u64 = 5; Count.u64 = 5; Min.u64 = 1; Max.u64 = 1; 
l2gcache_4.GetSXHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.GetSMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 139; SumSQ.u64 = 139; Count.u64 = 139; Min.u64 = 1; Max.u64 = 1; 
l2gcache_4.GetXMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 8; SumSQ.u64 = 8; Count.u64 = 8; Min.u64 = 1; Max.u64 = 1; 
l2gcache_4.GetSXMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.GetSMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.GetXMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.GetSXMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.CacheHits : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 160; SumSQ.u64 = 160; Count.u64 = 160; Min.u64 = 1; Max.u64 = 1; 
l2gcache_4.CacheMisses : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 147; SumSQ.u64 = 147; Count.u64 = 147; Min.u64 = 1; Max.u64 = 1; 
l2gcache_4.stateEvent_AckPut_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.evict_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.evict_EInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.evict_EInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.stateEvent_GetS_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 82; SumSQ.u64 = 82; Count.u64 = 82; Min.u64 = 1; Max.u64 = 1; 
l2gcache_4.stateEvent_GetX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 8; SumSQ.u64 = 8; Count.u64 = 8; Min.u64 = 1; Max.u64 = 1; 
l2gcache_4.stateEvent_GetSX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.stateEvent_PutS_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.stateEvent_PutS_EInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.stateEvent_PutE_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.stateEvent_PutE_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.stateEvent_PutE_MInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.stateEvent_PutE_MInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.stateEvent_PutE_EInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.stateEvent_PutE_EInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.stateEvent_PutM_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.stateEvent_PutM_EInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.stateEvent_PutM_EInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.stateEvent_PutX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.stateEvent_PutX_EInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.stateEvent_PutX_EInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.stateEvent_FetchInvX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.stateEvent_FetchInvX_EInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.stateEvent_FetchInvX_EInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.stateEvent_FetchInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.stateEvent_FetchInv_EInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.stateEvent_FetchInv_EInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.stateEvent_ForceInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.stateEvent_ForceInv_EInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.stateEvent_ForceInv_EInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.stateEvent_FetchResp_EInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 4; SumSQ.u64 = 4; Count.u64 = 4; Min.u64 = 1; Max.u64 = 1; 
l2gcache_4.stateEvent_FetchXResp_EInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 66; SumSQ.u64 = 66; Count.u64 = 66; Min.u64 = 1; Max.u64 = 1; 
l2gcache_4.stateEvent_AckInv_EInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 4; SumSQ.u64 = 4; Count.u64 = 4; Min.u64 = 1; Max.u64 = 1; 
l2gcache_4.stateEvent_FlushLine_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.stateEvent_FlushLineInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.eventSent_PutE : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.TotalEventsReceived : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 598; SumSQ.u64 = 598; Count.u64 = 598; Min.u64 = 1; Max.u64 = 1; 
l2gcache_4.TotalEventsReplayed : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 157; SumSQ.u64 = 157; Count.u64 = 157; Min.u64 = 1; Max.u64 = 1; 
l2gcache_4.Put_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.Get_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.AckMove_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.GetS_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.Write_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.GetSX_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.GetSResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.WriteResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.CustomReq_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.CustomResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.CustomAck_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.NULLCMD_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.GetS_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 225; SumSQ.u64 = 225; Count.u64 = 225; Min.u64 = 1; Max.u64 = 1; 
l2gcache_4.GetX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 82; SumSQ.u64 = 82; Count.u64 = 82; Min.u64 = 1; Max.u64 = 1; 
l2gcache_4.GetSX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.Write_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.FlushLine_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.FlushLineInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.FlushAll_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.GetSResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.GetXResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 147; SumSQ.u64 = 147; Count.u64 = 147; Min.u64 = 1; Max.u64 = 1; 
l2gcache_4.WriteResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.FlushLineResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.FlushAllResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.PutS_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.PutM_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.PutE_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.PutX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.Inv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.ForceInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.Fetch_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.FetchInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.FetchInvX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.FetchResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 6; SumSQ.u64 = 6; Count.u64 = 6; Min.u64 = 1; Max.u64 = 1; 
l2gcache_4.FetchXResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 68; SumSQ.u64 = 68; Count.u64 = 68; Min.u64 = 1; Max.u64 = 1; 
l2gcache_4.ForwardFlush_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.AckFlush_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.UnblockFlush_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.NACK_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.AckInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 70; SumSQ.u64 = 70; Count.u64 = 70; Min.u64 = 1; Max.u64 = 1; 
l2gcache_4.AckPut_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.MSHR_occupancy : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 57855; SumSQ.u64 = 1682459; Count.u64 = 172531049; Min.u64 = 0; Max.u64 = 66; 
l2gcache_4.Bank_conflicts : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.default_stat : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.evict_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 144; SumSQ.u64 = 144; Count.u64 = 144; Min.u64 = 1; Max.u64 = 1; 
l2gcache_5.evict_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.evict_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.evict_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.evict_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.evict_SInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.evict_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.evict_MInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.evict_SMInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.evict_MInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.evict_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.evict_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.evict_SBInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.stateEvent_GetS_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 136; SumSQ.u64 = 136; Count.u64 = 136; Min.u64 = 1; Max.u64 = 1; 
l2gcache_5.stateEvent_GetS_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.stateEvent_GetS_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 4; SumSQ.u64 = 4; Count.u64 = 4; Min.u64 = 1; Max.u64 = 1; 
l2gcache_5.stateEvent_GetX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 8; SumSQ.u64 = 8; Count.u64 = 8; Min.u64 = 1; Max.u64 = 1; 
l2gcache_5.stateEvent_GetX_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.stateEvent_GetX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 66; SumSQ.u64 = 66; Count.u64 = 66; Min.u64 = 1; Max.u64 = 1; 
l2gcache_5.stateEvent_GetSX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.stateEvent_GetSX_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.stateEvent_GetSX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.stateEvent_GetSResp_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.stateEvent_GetXResp_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 136; SumSQ.u64 = 136; Count.u64 = 136; Min.u64 = 1; Max.u64 = 1; 
l2gcache_5.stateEvent_GetXResp_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 8; SumSQ.u64 = 8; Count.u64 = 8; Min.u64 = 1; Max.u64 = 1; 
l2gcache_5.stateEvent_GetXResp_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.stateEvent_GetXResp_SMInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.stateEvent_PutS_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.stateEvent_PutS_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.stateEvent_PutS_MInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.stateEvent_PutS_SInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.stateEvent_PutS_SMInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.stateEvent_PutS_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.stateEvent_PutS_SBInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.stateEvent_PutM_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.stateEvent_PutM_MInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.stateEvent_PutM_MInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.stateEvent_PutX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.stateEvent_PutX_MInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.stateEvent_PutX_MInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.stateEvent_Inv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.stateEvent_Inv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.stateEvent_Inv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.stateEvent_Inv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.stateEvent_Inv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.stateEvent_Inv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.stateEvent_Inv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.stateEvent_FetchInvX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.stateEvent_FetchInvX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.stateEvent_FetchInvX_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.stateEvent_FetchInvX_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.stateEvent_FetchInvX_MInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.stateEvent_FetchInvX_MInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.stateEvent_FetchInvX_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.stateEvent_FetchInvX_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.stateEvent_Fetch_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.stateEvent_Fetch_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.stateEvent_Fetch_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.stateEvent_Fetch_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.stateEvent_Fetch_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.stateEvent_Fetch_SMInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.stateEvent_Fetch_SInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.stateEvent_Fetch_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.stateEvent_Fetch_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.stateEvent_FetchInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.stateEvent_FetchInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.stateEvent_FetchInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.stateEvent_FetchInv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.stateEvent_FetchInv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.stateEvent_FetchInv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.stateEvent_FetchInv_SMInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.stateEvent_FetchInv_MInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.stateEvent_FetchInv_MInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.stateEvent_FetchInv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.stateEvent_FetchInv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.stateEvent_ForceInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.stateEvent_ForceInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.stateEvent_ForceInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.stateEvent_ForceInv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.stateEvent_ForceInv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.stateEvent_ForceInv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.stateEvent_ForceInv_SInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.stateEvent_ForceInv_SMInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.stateEvent_ForceInv_MInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.stateEvent_ForceInv_MInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.stateEvent_ForceInv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.stateEvent_ForceInv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.stateEvent_FetchResp_MInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
l2gcache_5.stateEvent_FetchXResp_MInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
l2gcache_5.stateEvent_AckInv_MInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 66; SumSQ.u64 = 66; Count.u64 = 66; Min.u64 = 1; Max.u64 = 1; 
l2gcache_5.stateEvent_AckInv_SInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.stateEvent_AckInv_SMInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.stateEvent_AckInv_SBInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.stateEvent_FlushLine_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.stateEvent_FlushLine_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.stateEvent_FlushLine_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.stateEvent_FlushLineInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.stateEvent_FlushLineInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.stateEvent_FlushLineInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.stateEvent_FlushLineResp_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.eventSent_GetS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 136; SumSQ.u64 = 136; Count.u64 = 136; Min.u64 = 1; Max.u64 = 1; 
l2gcache_5.eventSent_GetX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 8; SumSQ.u64 = 8; Count.u64 = 8; Min.u64 = 1; Max.u64 = 1; 
l2gcache_5.eventSent_GetSX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.eventSent_Write : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.eventSent_PutS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.eventSent_PutM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.eventSent_AckPut : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.eventSent_FlushLine : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.eventSent_FlushLineInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.eventSent_FlushAll : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.eventSent_ForwardFlush : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.eventSent_FetchResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.eventSent_FetchXResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.eventSent_AckInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.eventSent_NACK : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.eventSent_GetSResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
l2gcache_5.eventSent_GetXResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 210; SumSQ.u64 = 210; Count.u64 = 210; Min.u64 = 1; Max.u64 = 1; 
l2gcache_5.eventSent_WriteResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.eventSent_FlushLineResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.eventSent_FlushAllResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.eventSent_AckFlush : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.eventSent_UnblockFlush : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.eventSent_Fetch : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.eventSent_FetchInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 6; SumSQ.u64 = 6; Count.u64 = 6; Min.u64 = 1; Max.u64 = 1; 
l2gcache_5.eventSent_ForceInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.eventSent_FetchInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 68; SumSQ.u64 = 68; Count.u64 = 68; Min.u64 = 1; Max.u64 = 1; 
l2gcache_5.eventSent_Inv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 70; SumSQ.u64 = 70; Count.u64 = 70; Min.u64 = 1; Max.u64 = 1; 
l2gcache_5.eventSent_Put : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.eventSent_Get : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.eventSent_AckMove : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.eventSent_CustomReq : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.eventSent_CustomResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.eventSent_CustomAck : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.latency_GetS_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 3203; SumSQ.u64 = 773285; Count.u64 = 18; Min.u64 = 89; Max.u64 = 476; 
l2gcache_5.latency_GetS_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 39169; SumSQ.u64 = 13363427; Count.u64 = 136; Min.u64 = 199; Max.u64 = 596; 
l2gcache_5.latency_GetS_inv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 11182; SumSQ.u64 = 1838822; Count.u64 = 68; Min.u64 = 164; Max.u64 = 166; 
l2gcache_5.latency_GetX_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.latency_GetX_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 1607; SumSQ.u64 = 322817; Count.u64 = 8; Min.u64 = 199; Max.u64 = 203; 
l2gcache_5.latency_GetX_inv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 12326; SumSQ.u64 = 2066444; Count.u64 = 74; Min.u64 = 133; Max.u64 = 244; 
l2gcache_5.latency_GetX_upgrade : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.latency_GetSX_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.latency_GetSX_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.latency_GetSX_inv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.latency_GetSX_upgrade : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.latency_FlushLine : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.latency_FlushLineInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.latency_FlushAll : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.GetSHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 76; SumSQ.u64 = 76; Count.u64 = 76; Min.u64 = 1; Max.u64 = 1; 
l2gcache_5.GetXHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 68; SumSQ.u64 = 68; Count.u64 = 68; Min.u64 = 1; Max.u64 = 1; 
l2gcache_5.GetSXHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.GetSHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 10; SumSQ.u64 = 10; Count.u64 = 10; Min.u64 = 1; Max.u64 = 1; 
l2gcache_5.GetXHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 6; SumSQ.u64 = 6; Count.u64 = 6; Min.u64 = 1; Max.u64 = 1; 
l2gcache_5.GetSXHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.GetSMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 136; SumSQ.u64 = 136; Count.u64 = 136; Min.u64 = 1; Max.u64 = 1; 
l2gcache_5.GetXMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 8; SumSQ.u64 = 8; Count.u64 = 8; Min.u64 = 1; Max.u64 = 1; 
l2gcache_5.GetSXMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.GetSMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.GetXMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.GetSXMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.CacheHits : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 160; SumSQ.u64 = 160; Count.u64 = 160; Min.u64 = 1; Max.u64 = 1; 
l2gcache_5.CacheMisses : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 144; SumSQ.u64 = 144; Count.u64 = 144; Min.u64 = 1; Max.u64 = 1; 
l2gcache_5.stateEvent_AckPut_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.evict_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.evict_EInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.evict_EInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.stateEvent_GetS_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 82; SumSQ.u64 = 82; Count.u64 = 82; Min.u64 = 1; Max.u64 = 1; 
l2gcache_5.stateEvent_GetX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 8; SumSQ.u64 = 8; Count.u64 = 8; Min.u64 = 1; Max.u64 = 1; 
l2gcache_5.stateEvent_GetSX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.stateEvent_PutS_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.stateEvent_PutS_EInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.stateEvent_PutE_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.stateEvent_PutE_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.stateEvent_PutE_MInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.stateEvent_PutE_MInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.stateEvent_PutE_EInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.stateEvent_PutE_EInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.stateEvent_PutM_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.stateEvent_PutM_EInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.stateEvent_PutM_EInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.stateEvent_PutX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.stateEvent_PutX_EInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.stateEvent_PutX_EInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.stateEvent_FetchInvX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.stateEvent_FetchInvX_EInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.stateEvent_FetchInvX_EInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.stateEvent_FetchInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.stateEvent_FetchInv_EInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.stateEvent_FetchInv_EInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.stateEvent_ForceInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.stateEvent_ForceInv_EInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.stateEvent_ForceInv_EInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.stateEvent_FetchResp_EInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 4; SumSQ.u64 = 4; Count.u64 = 4; Min.u64 = 1; Max.u64 = 1; 
l2gcache_5.stateEvent_FetchXResp_EInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 66; SumSQ.u64 = 66; Count.u64 = 66; Min.u64 = 1; Max.u64 = 1; 
l2gcache_5.stateEvent_AckInv_EInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 4; SumSQ.u64 = 4; Count.u64 = 4; Min.u64 = 1; Max.u64 = 1; 
l2gcache_5.stateEvent_FlushLine_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.stateEvent_FlushLineInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.eventSent_PutE : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.TotalEventsReceived : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 592; SumSQ.u64 = 592; Count.u64 = 592; Min.u64 = 1; Max.u64 = 1; 
l2gcache_5.TotalEventsReplayed : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 158; SumSQ.u64 = 158; Count.u64 = 158; Min.u64 = 1; Max.u64 = 1; 
l2gcache_5.Put_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.Get_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.AckMove_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.GetS_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.Write_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.GetSX_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.GetSResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.WriteResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.CustomReq_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.CustomResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.CustomAck_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.NULLCMD_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.GetS_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 222; SumSQ.u64 = 222; Count.u64 = 222; Min.u64 = 1; Max.u64 = 1; 
l2gcache_5.GetX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 82; SumSQ.u64 = 82; Count.u64 = 82; Min.u64 = 1; Max.u64 = 1; 
l2gcache_5.GetSX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.Write_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.FlushLine_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.FlushLineInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.FlushAll_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.GetSResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.GetXResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 144; SumSQ.u64 = 144; Count.u64 = 144; Min.u64 = 1; Max.u64 = 1; 
l2gcache_5.WriteResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.FlushLineResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.FlushAllResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.PutS_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.PutM_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.PutE_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.PutX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.Inv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.ForceInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.Fetch_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.FetchInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.FetchInvX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.FetchResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 6; SumSQ.u64 = 6; Count.u64 = 6; Min.u64 = 1; Max.u64 = 1; 
l2gcache_5.FetchXResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 68; SumSQ.u64 = 68; Count.u64 = 68; Min.u64 = 1; Max.u64 = 1; 
l2gcache_5.ForwardFlush_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.AckFlush_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.UnblockFlush_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.NACK_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.AckInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 70; SumSQ.u64 = 70; Count.u64 = 70; Min.u64 = 1; Max.u64 = 1; 
l2gcache_5.AckPut_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.MSHR_occupancy : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 56521; SumSQ.u64 = 1613731; Count.u64 = 172531049; Min.u64 = 0; Max.u64 = 66; 
l2gcache_5.Bank_conflicts : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.default_stat : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.evict_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 144; SumSQ.u64 = 144; Count.u64 = 144; Min.u64 = 1; Max.u64 = 1; 
l2gcache_12.evict_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.evict_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.evict_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.evict_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.evict_SInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.evict_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.evict_MInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.evict_SMInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.evict_MInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.evict_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.evict_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.evict_SBInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_GetS_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 136; SumSQ.u64 = 136; Count.u64 = 136; Min.u64 = 1; Max.u64 = 1; 
l2gcache_12.stateEvent_GetS_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_GetS_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_GetX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 8; SumSQ.u64 = 8; Count.u64 = 8; Min.u64 = 1; Max.u64 = 1; 
l2gcache_12.stateEvent_GetX_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_GetX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 64; SumSQ.u64 = 64; Count.u64 = 64; Min.u64 = 1; Max.u64 = 1; 
l2gcache_12.stateEvent_GetSX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_GetSX_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_GetSX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_GetSResp_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_GetXResp_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 136; SumSQ.u64 = 136; Count.u64 = 136; Min.u64 = 1; Max.u64 = 1; 
l2gcache_12.stateEvent_GetXResp_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 8; SumSQ.u64 = 8; Count.u64 = 8; Min.u64 = 1; Max.u64 = 1; 
l2gcache_12.stateEvent_GetXResp_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_GetXResp_SMInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_PutS_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_PutS_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_PutS_MInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_PutS_SInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_PutS_SMInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_PutS_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_PutS_SBInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_PutM_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_PutM_MInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_PutM_MInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_PutX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_PutX_MInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_PutX_MInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_Inv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_Inv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_Inv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_Inv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_Inv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_Inv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_Inv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_FetchInvX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_FetchInvX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_FetchInvX_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_FetchInvX_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_FetchInvX_MInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_FetchInvX_MInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_FetchInvX_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_FetchInvX_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_Fetch_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_Fetch_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_Fetch_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_Fetch_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_Fetch_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_Fetch_SMInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_Fetch_SInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_Fetch_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_Fetch_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_FetchInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_FetchInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_FetchInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_FetchInv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_FetchInv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_FetchInv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_FetchInv_SMInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_FetchInv_MInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_FetchInv_MInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_FetchInv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_FetchInv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_ForceInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_ForceInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_ForceInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_ForceInv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_ForceInv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_ForceInv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_ForceInv_SInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_ForceInv_SMInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_ForceInv_MInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_ForceInv_MInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_ForceInv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_ForceInv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_FetchResp_MInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_FetchXResp_MInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_AckInv_MInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 64; SumSQ.u64 = 64; Count.u64 = 64; Min.u64 = 1; Max.u64 = 1; 
l2gcache_12.stateEvent_AckInv_SInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_AckInv_SMInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_AckInv_SBInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_FlushLine_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_FlushLine_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_FlushLine_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_FlushLineInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_FlushLineInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_FlushLineInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_FlushLineResp_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.eventSent_GetS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 136; SumSQ.u64 = 136; Count.u64 = 136; Min.u64 = 1; Max.u64 = 1; 
l2gcache_12.eventSent_GetX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 8; SumSQ.u64 = 8; Count.u64 = 8; Min.u64 = 1; Max.u64 = 1; 
l2gcache_12.eventSent_GetSX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.eventSent_Write : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.eventSent_PutS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.eventSent_PutM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.eventSent_AckPut : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.eventSent_FlushLine : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.eventSent_FlushLineInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.eventSent_FlushAll : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.eventSent_ForwardFlush : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.eventSent_FetchResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.eventSent_FetchXResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.eventSent_AckInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.eventSent_NACK : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.eventSent_GetSResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 84; SumSQ.u64 = 84; Count.u64 = 84; Min.u64 = 1; Max.u64 = 1; 
l2gcache_12.eventSent_GetXResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 204; SumSQ.u64 = 204; Count.u64 = 204; Min.u64 = 1; Max.u64 = 1; 
l2gcache_12.eventSent_WriteResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.eventSent_FlushLineResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.eventSent_FlushAllResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.eventSent_AckFlush : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.eventSent_UnblockFlush : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.eventSent_Fetch : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.eventSent_FetchInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.eventSent_ForceInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.eventSent_FetchInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 68; SumSQ.u64 = 68; Count.u64 = 68; Min.u64 = 1; Max.u64 = 1; 
l2gcache_12.eventSent_Inv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 64; SumSQ.u64 = 64; Count.u64 = 64; Min.u64 = 1; Max.u64 = 1; 
l2gcache_12.eventSent_Put : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.eventSent_Get : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.eventSent_AckMove : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.eventSent_CustomReq : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.eventSent_CustomResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.eventSent_CustomAck : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.latency_GetS_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 1841; SumSQ.u64 = 318327; Count.u64 = 12; Min.u64 = 101; Max.u64 = 231; 
l2gcache_12.latency_GetS_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 39215; SumSQ.u64 = 13426087; Count.u64 = 136; Min.u64 = 199; Max.u64 = 593; 
l2gcache_12.latency_GetS_inv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 11188; SumSQ.u64 = 1840804; Count.u64 = 68; Min.u64 = 164; Max.u64 = 166; 
l2gcache_12.latency_GetX_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.latency_GetX_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 1605; SumSQ.u64 = 322009; Count.u64 = 8; Min.u64 = 200; Max.u64 = 202; 
l2gcache_12.latency_GetX_inv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 10517; SumSQ.u64 = 1728269; Count.u64 = 64; Min.u64 = 164; Max.u64 = 166; 
l2gcache_12.latency_GetX_upgrade : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.latency_GetSX_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.latency_GetSX_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.latency_GetSX_inv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.latency_GetSX_upgrade : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.latency_FlushLine : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.latency_FlushLineInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.latency_FlushAll : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.GetSHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 76; SumSQ.u64 = 76; Count.u64 = 76; Min.u64 = 1; Max.u64 = 1; 
l2gcache_12.GetXHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 64; SumSQ.u64 = 64; Count.u64 = 64; Min.u64 = 1; Max.u64 = 1; 
l2gcache_12.GetSXHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.GetSHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 4; SumSQ.u64 = 4; Count.u64 = 4; Min.u64 = 1; Max.u64 = 1; 
l2gcache_12.GetXHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.GetSXHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.GetSMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 136; SumSQ.u64 = 136; Count.u64 = 136; Min.u64 = 1; Max.u64 = 1; 
l2gcache_12.GetXMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 8; SumSQ.u64 = 8; Count.u64 = 8; Min.u64 = 1; Max.u64 = 1; 
l2gcache_12.GetSXMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.GetSMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.GetXMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.GetSXMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.CacheHits : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 144; SumSQ.u64 = 144; Count.u64 = 144; Min.u64 = 1; Max.u64 = 1; 
l2gcache_12.CacheMisses : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 144; SumSQ.u64 = 144; Count.u64 = 144; Min.u64 = 1; Max.u64 = 1; 
l2gcache_12.stateEvent_AckPut_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.evict_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.evict_EInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.evict_EInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_GetS_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 80; SumSQ.u64 = 80; Count.u64 = 80; Min.u64 = 1; Max.u64 = 1; 
l2gcache_12.stateEvent_GetX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_GetSX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_PutS_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_PutS_EInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_PutE_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_PutE_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_PutE_MInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_PutE_MInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_PutE_EInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_PutE_EInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_PutM_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_PutM_EInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_PutM_EInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_PutX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_PutX_EInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_PutX_EInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_FetchInvX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_FetchInvX_EInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_FetchInvX_EInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_FetchInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_FetchInv_EInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_FetchInv_EInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_ForceInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_ForceInv_EInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_ForceInv_EInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_FetchResp_EInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_FetchXResp_EInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 68; SumSQ.u64 = 68; Count.u64 = 68; Min.u64 = 1; Max.u64 = 1; 
l2gcache_12.stateEvent_AckInv_EInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_FlushLine_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_FlushLineInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.eventSent_PutE : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.TotalEventsReceived : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 564; SumSQ.u64 = 564; Count.u64 = 564; Min.u64 = 1; Max.u64 = 1; 
l2gcache_12.TotalEventsReplayed : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 136; SumSQ.u64 = 136; Count.u64 = 136; Min.u64 = 1; Max.u64 = 1; 
l2gcache_12.Put_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.Get_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.AckMove_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.GetS_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.Write_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.GetSX_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.GetSResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.WriteResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.CustomReq_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.CustomResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.CustomAck_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.NULLCMD_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.GetS_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 216; SumSQ.u64 = 216; Count.u64 = 216; Min.u64 = 1; Max.u64 = 1; 
l2gcache_12.GetX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 72; SumSQ.u64 = 72; Count.u64 = 72; Min.u64 = 1; Max.u64 = 1; 
l2gcache_12.GetSX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.Write_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.FlushLine_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.FlushLineInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.FlushAll_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.GetSResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.GetXResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 144; SumSQ.u64 = 144; Count.u64 = 144; Min.u64 = 1; Max.u64 = 1; 
l2gcache_12.WriteResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.FlushLineResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.FlushAllResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.PutS_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.PutM_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.PutE_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.PutX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.Inv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.ForceInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.Fetch_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.FetchInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.FetchInvX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.FetchResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.FetchXResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 68; SumSQ.u64 = 68; Count.u64 = 68; Min.u64 = 1; Max.u64 = 1; 
l2gcache_12.ForwardFlush_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.AckFlush_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.UnblockFlush_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.NACK_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.AckInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 64; SumSQ.u64 = 64; Count.u64 = 64; Min.u64 = 1; Max.u64 = 1; 
l2gcache_12.AckPut_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.MSHR_occupancy : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 54067; SumSQ.u64 = 1504047; Count.u64 = 172531049; Min.u64 = 0; Max.u64 = 64; 
l2gcache_12.Bank_conflicts : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.default_stat : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.evict_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 144; SumSQ.u64 = 144; Count.u64 = 144; Min.u64 = 1; Max.u64 = 1; 
l2gcache_13.evict_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.evict_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.evict_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.evict_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.evict_SInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.evict_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.evict_MInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.evict_SMInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.evict_MInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.evict_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.evict_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.evict_SBInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.stateEvent_GetS_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 136; SumSQ.u64 = 136; Count.u64 = 136; Min.u64 = 1; Max.u64 = 1; 
l2gcache_13.stateEvent_GetS_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.stateEvent_GetS_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 8; SumSQ.u64 = 8; Count.u64 = 8; Min.u64 = 1; Max.u64 = 1; 
l2gcache_13.stateEvent_GetX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 8; SumSQ.u64 = 8; Count.u64 = 8; Min.u64 = 1; Max.u64 = 1; 
l2gcache_13.stateEvent_GetX_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.stateEvent_GetX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 69; SumSQ.u64 = 69; Count.u64 = 69; Min.u64 = 1; Max.u64 = 1; 
l2gcache_13.stateEvent_GetSX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.stateEvent_GetSX_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.stateEvent_GetSX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.stateEvent_GetSResp_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.stateEvent_GetXResp_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 136; SumSQ.u64 = 136; Count.u64 = 136; Min.u64 = 1; Max.u64 = 1; 
l2gcache_13.stateEvent_GetXResp_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 8; SumSQ.u64 = 8; Count.u64 = 8; Min.u64 = 1; Max.u64 = 1; 
l2gcache_13.stateEvent_GetXResp_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.stateEvent_GetXResp_SMInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.stateEvent_PutS_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.stateEvent_PutS_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.stateEvent_PutS_MInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.stateEvent_PutS_SInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.stateEvent_PutS_SMInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.stateEvent_PutS_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.stateEvent_PutS_SBInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.stateEvent_PutM_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.stateEvent_PutM_MInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.stateEvent_PutM_MInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.stateEvent_PutX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.stateEvent_PutX_MInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.stateEvent_PutX_MInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.stateEvent_Inv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.stateEvent_Inv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.stateEvent_Inv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.stateEvent_Inv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.stateEvent_Inv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.stateEvent_Inv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.stateEvent_Inv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.stateEvent_FetchInvX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.stateEvent_FetchInvX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.stateEvent_FetchInvX_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.stateEvent_FetchInvX_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.stateEvent_FetchInvX_MInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.stateEvent_FetchInvX_MInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.stateEvent_FetchInvX_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.stateEvent_FetchInvX_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.stateEvent_Fetch_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.stateEvent_Fetch_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.stateEvent_Fetch_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.stateEvent_Fetch_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.stateEvent_Fetch_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.stateEvent_Fetch_SMInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.stateEvent_Fetch_SInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.stateEvent_Fetch_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.stateEvent_Fetch_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.stateEvent_FetchInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.stateEvent_FetchInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.stateEvent_FetchInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.stateEvent_FetchInv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.stateEvent_FetchInv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.stateEvent_FetchInv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.stateEvent_FetchInv_SMInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.stateEvent_FetchInv_MInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.stateEvent_FetchInv_MInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.stateEvent_FetchInv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.stateEvent_FetchInv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.stateEvent_ForceInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.stateEvent_ForceInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.stateEvent_ForceInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.stateEvent_ForceInv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.stateEvent_ForceInv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.stateEvent_ForceInv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.stateEvent_ForceInv_SInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.stateEvent_ForceInv_SMInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.stateEvent_ForceInv_MInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.stateEvent_ForceInv_MInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.stateEvent_ForceInv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.stateEvent_ForceInv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.stateEvent_FetchResp_MInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 4; SumSQ.u64 = 4; Count.u64 = 4; Min.u64 = 1; Max.u64 = 1; 
l2gcache_13.stateEvent_FetchXResp_MInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 4; SumSQ.u64 = 4; Count.u64 = 4; Min.u64 = 1; Max.u64 = 1; 
l2gcache_13.stateEvent_AckInv_MInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 69; SumSQ.u64 = 69; Count.u64 = 69; Min.u64 = 1; Max.u64 = 1; 
l2gcache_13.stateEvent_AckInv_SInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.stateEvent_AckInv_SMInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.stateEvent_AckInv_SBInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.stateEvent_FlushLine_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.stateEvent_FlushLine_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.stateEvent_FlushLine_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.stateEvent_FlushLineInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.stateEvent_FlushLineInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.stateEvent_FlushLineInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.stateEvent_FlushLineResp_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.eventSent_GetS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 136; SumSQ.u64 = 136; Count.u64 = 136; Min.u64 = 1; Max.u64 = 1; 
l2gcache_13.eventSent_GetX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 8; SumSQ.u64 = 8; Count.u64 = 8; Min.u64 = 1; Max.u64 = 1; 
l2gcache_13.eventSent_GetSX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.eventSent_Write : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.eventSent_PutS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.eventSent_PutM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.eventSent_AckPut : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.eventSent_FlushLine : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.eventSent_FlushLineInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.eventSent_FlushAll : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.eventSent_ForwardFlush : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.eventSent_FetchResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.eventSent_FetchXResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.eventSent_AckInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.eventSent_NACK : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.eventSent_GetSResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 103; SumSQ.u64 = 103; Count.u64 = 103; Min.u64 = 1; Max.u64 = 1; 
l2gcache_13.eventSent_GetXResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 216; SumSQ.u64 = 216; Count.u64 = 216; Min.u64 = 1; Max.u64 = 1; 
l2gcache_13.eventSent_WriteResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.eventSent_FlushLineResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.eventSent_FlushAllResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.eventSent_AckFlush : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.eventSent_UnblockFlush : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.eventSent_Fetch : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.eventSent_FetchInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 11; SumSQ.u64 = 11; Count.u64 = 11; Min.u64 = 1; Max.u64 = 1; 
l2gcache_13.eventSent_ForceInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.eventSent_FetchInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 69; SumSQ.u64 = 69; Count.u64 = 69; Min.u64 = 1; Max.u64 = 1; 
l2gcache_13.eventSent_Inv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 76; SumSQ.u64 = 76; Count.u64 = 76; Min.u64 = 1; Max.u64 = 1; 
l2gcache_13.eventSent_Put : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.eventSent_Get : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.eventSent_AckMove : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.eventSent_CustomReq : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.eventSent_CustomResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.eventSent_CustomAck : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.latency_GetS_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 4525; SumSQ.u64 = 1179925; Count.u64 = 23; Min.u64 = 89; Max.u64 = 449; 
l2gcache_13.latency_GetS_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 39573; SumSQ.u64 = 13601247; Count.u64 = 136; Min.u64 = 199; Max.u64 = 583; 
l2gcache_13.latency_GetS_inv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 11355; SumSQ.u64 = 1868689; Count.u64 = 69; Min.u64 = 164; Max.u64 = 166; 
l2gcache_13.latency_GetX_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.latency_GetX_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 1605; SumSQ.u64 = 322009; Count.u64 = 8; Min.u64 = 199; Max.u64 = 202; 
l2gcache_13.latency_GetX_inv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 14075; SumSQ.u64 = 2410825; Count.u64 = 83; Min.u64 = 150; Max.u64 = 244; 
l2gcache_13.latency_GetX_upgrade : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.latency_GetSX_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.latency_GetSX_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.latency_GetSX_inv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.latency_GetSX_upgrade : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.latency_FlushLine : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.latency_FlushLineInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.latency_FlushAll : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.GetSHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 77; SumSQ.u64 = 77; Count.u64 = 77; Min.u64 = 1; Max.u64 = 1; 
l2gcache_13.GetXHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 72; SumSQ.u64 = 72; Count.u64 = 72; Min.u64 = 1; Max.u64 = 1; 
l2gcache_13.GetSXHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.GetSHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 15; SumSQ.u64 = 15; Count.u64 = 15; Min.u64 = 1; Max.u64 = 1; 
l2gcache_13.GetXHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 11; SumSQ.u64 = 11; Count.u64 = 11; Min.u64 = 1; Max.u64 = 1; 
l2gcache_13.GetSXHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.GetSMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 136; SumSQ.u64 = 136; Count.u64 = 136; Min.u64 = 1; Max.u64 = 1; 
l2gcache_13.GetXMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 8; SumSQ.u64 = 8; Count.u64 = 8; Min.u64 = 1; Max.u64 = 1; 
l2gcache_13.GetSXMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.GetSMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.GetXMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.GetSXMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.CacheHits : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 175; SumSQ.u64 = 175; Count.u64 = 175; Min.u64 = 1; Max.u64 = 1; 
l2gcache_13.CacheMisses : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 144; SumSQ.u64 = 144; Count.u64 = 144; Min.u64 = 1; Max.u64 = 1; 
l2gcache_13.stateEvent_AckPut_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.evict_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.evict_EInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.evict_EInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.stateEvent_GetS_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 84; SumSQ.u64 = 84; Count.u64 = 84; Min.u64 = 1; Max.u64 = 1; 
l2gcache_13.stateEvent_GetX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 14; SumSQ.u64 = 14; Count.u64 = 14; Min.u64 = 1; Max.u64 = 1; 
l2gcache_13.stateEvent_GetSX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.stateEvent_PutS_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.stateEvent_PutS_EInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.stateEvent_PutE_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.stateEvent_PutE_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.stateEvent_PutE_MInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.stateEvent_PutE_MInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.stateEvent_PutE_EInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.stateEvent_PutE_EInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.stateEvent_PutM_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.stateEvent_PutM_EInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.stateEvent_PutM_EInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.stateEvent_PutX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.stateEvent_PutX_EInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.stateEvent_PutX_EInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.stateEvent_FetchInvX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.stateEvent_FetchInvX_EInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.stateEvent_FetchInvX_EInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.stateEvent_FetchInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.stateEvent_FetchInv_EInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.stateEvent_FetchInv_EInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.stateEvent_ForceInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.stateEvent_ForceInv_EInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.stateEvent_ForceInv_EInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.stateEvent_FetchResp_EInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 7; SumSQ.u64 = 7; Count.u64 = 7; Min.u64 = 1; Max.u64 = 1; 
l2gcache_13.stateEvent_FetchXResp_EInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 65; SumSQ.u64 = 65; Count.u64 = 65; Min.u64 = 1; Max.u64 = 1; 
l2gcache_13.stateEvent_AckInv_EInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 7; SumSQ.u64 = 7; Count.u64 = 7; Min.u64 = 1; Max.u64 = 1; 
l2gcache_13.stateEvent_FlushLine_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.stateEvent_FlushLineInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.eventSent_PutE : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.TotalEventsReceived : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 619; SumSQ.u64 = 619; Count.u64 = 619; Min.u64 = 1; Max.u64 = 1; 
l2gcache_13.TotalEventsReplayed : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 178; SumSQ.u64 = 178; Count.u64 = 178; Min.u64 = 1; Max.u64 = 1; 
l2gcache_13.Put_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.Get_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.AckMove_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.GetS_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.Write_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.GetSX_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.GetSResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.WriteResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.CustomReq_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.CustomResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.CustomAck_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.NULLCMD_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.GetS_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 228; SumSQ.u64 = 228; Count.u64 = 228; Min.u64 = 1; Max.u64 = 1; 
l2gcache_13.GetX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 91; SumSQ.u64 = 91; Count.u64 = 91; Min.u64 = 1; Max.u64 = 1; 
l2gcache_13.GetSX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.Write_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.FlushLine_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.FlushLineInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.FlushAll_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.GetSResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.GetXResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 144; SumSQ.u64 = 144; Count.u64 = 144; Min.u64 = 1; Max.u64 = 1; 
l2gcache_13.WriteResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.FlushLineResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.FlushAllResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.PutS_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.PutM_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.PutE_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.PutX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.Inv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.ForceInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.Fetch_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.FetchInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.FetchInvX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.FetchResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 11; SumSQ.u64 = 11; Count.u64 = 11; Min.u64 = 1; Max.u64 = 1; 
l2gcache_13.FetchXResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 69; SumSQ.u64 = 69; Count.u64 = 69; Min.u64 = 1; Max.u64 = 1; 
l2gcache_13.ForwardFlush_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.AckFlush_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.UnblockFlush_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.NACK_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.AckInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 76; SumSQ.u64 = 76; Count.u64 = 76; Min.u64 = 1; Max.u64 = 1; 
l2gcache_13.AckPut_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.MSHR_occupancy : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 59479; SumSQ.u64 = 1791213; Count.u64 = 172531049; Min.u64 = 0; Max.u64 = 68; 
l2gcache_13.Bank_conflicts : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.default_stat : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.evict_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 144; SumSQ.u64 = 144; Count.u64 = 144; Min.u64 = 1; Max.u64 = 1; 
l2gcache_20.evict_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.evict_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.evict_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.evict_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.evict_SInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.evict_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.evict_MInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.evict_SMInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.evict_MInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.evict_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.evict_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.evict_SBInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_GetS_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 144; SumSQ.u64 = 144; Count.u64 = 144; Min.u64 = 1; Max.u64 = 1; 
l2gcache_20.stateEvent_GetS_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_GetS_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 4; SumSQ.u64 = 4; Count.u64 = 4; Min.u64 = 1; Max.u64 = 1; 
l2gcache_20.stateEvent_GetX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_GetX_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_GetX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 74; SumSQ.u64 = 74; Count.u64 = 74; Min.u64 = 1; Max.u64 = 1; 
l2gcache_20.stateEvent_GetSX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_GetSX_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_GetSX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_GetSResp_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_GetXResp_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 144; SumSQ.u64 = 144; Count.u64 = 144; Min.u64 = 1; Max.u64 = 1; 
l2gcache_20.stateEvent_GetXResp_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_GetXResp_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_GetXResp_SMInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_PutS_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_PutS_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_PutS_MInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_PutS_SInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_PutS_SMInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_PutS_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_PutS_SBInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_PutM_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_PutM_MInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_PutM_MInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_PutX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_PutX_MInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_PutX_MInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_Inv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_Inv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_Inv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_Inv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_Inv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_Inv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_Inv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_FetchInvX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_FetchInvX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_FetchInvX_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_FetchInvX_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_FetchInvX_MInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_FetchInvX_MInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_FetchInvX_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_FetchInvX_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_Fetch_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_Fetch_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_Fetch_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_Fetch_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_Fetch_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_Fetch_SMInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_Fetch_SInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_Fetch_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_Fetch_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_FetchInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_FetchInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_FetchInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_FetchInv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_FetchInv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_FetchInv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_FetchInv_SMInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_FetchInv_MInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_FetchInv_MInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_FetchInv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_FetchInv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_ForceInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_ForceInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_ForceInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_ForceInv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_ForceInv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_ForceInv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_ForceInv_SInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_ForceInv_SMInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_ForceInv_MInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_ForceInv_MInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_ForceInv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_ForceInv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_FetchResp_MInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
l2gcache_20.stateEvent_FetchXResp_MInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
l2gcache_20.stateEvent_AckInv_MInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 74; SumSQ.u64 = 74; Count.u64 = 74; Min.u64 = 1; Max.u64 = 1; 
l2gcache_20.stateEvent_AckInv_SInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_AckInv_SMInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_AckInv_SBInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_FlushLine_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_FlushLine_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_FlushLine_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_FlushLineInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_FlushLineInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_FlushLineInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_FlushLineResp_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.eventSent_GetS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 144; SumSQ.u64 = 144; Count.u64 = 144; Min.u64 = 1; Max.u64 = 1; 
l2gcache_20.eventSent_GetX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.eventSent_GetSX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.eventSent_Write : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.eventSent_PutS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.eventSent_PutM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.eventSent_AckPut : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.eventSent_FlushLine : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.eventSent_FlushLineInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.eventSent_FlushAll : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.eventSent_ForwardFlush : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.eventSent_FetchResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.eventSent_FetchXResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.eventSent_AckInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.eventSent_NACK : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.eventSent_GetSResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 80; SumSQ.u64 = 80; Count.u64 = 80; Min.u64 = 1; Max.u64 = 1; 
l2gcache_20.eventSent_GetXResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 221; SumSQ.u64 = 221; Count.u64 = 221; Min.u64 = 1; Max.u64 = 1; 
l2gcache_20.eventSent_WriteResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.eventSent_FlushLineResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.eventSent_FlushAllResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.eventSent_AckFlush : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.eventSent_UnblockFlush : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.eventSent_Fetch : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.eventSent_FetchInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 5; SumSQ.u64 = 5; Count.u64 = 5; Min.u64 = 1; Max.u64 = 1; 
l2gcache_20.eventSent_ForceInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.eventSent_FetchInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 72; SumSQ.u64 = 72; Count.u64 = 72; Min.u64 = 1; Max.u64 = 1; 
l2gcache_20.eventSent_Inv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 77; SumSQ.u64 = 77; Count.u64 = 77; Min.u64 = 1; Max.u64 = 1; 
l2gcache_20.eventSent_Put : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.eventSent_Get : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.eventSent_AckMove : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.eventSent_CustomReq : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.eventSent_CustomResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.eventSent_CustomAck : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.latency_GetS_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 1280; SumSQ.u64 = 466606; Count.u64 = 5; Min.u64 = 90; Max.u64 = 503; 
l2gcache_20.latency_GetS_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 42948; SumSQ.u64 = 14999464; Count.u64 = 144; Min.u64 = 199; Max.u64 = 596; 
l2gcache_20.latency_GetS_inv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 11854; SumSQ.u64 = 1951682; Count.u64 = 72; Min.u64 = 164; Max.u64 = 166; 
l2gcache_20.latency_GetX_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.latency_GetX_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.latency_GetX_inv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 13345; SumSQ.u64 = 2241773; Count.u64 = 80; Min.u64 = 138; Max.u64 = 246; 
l2gcache_20.latency_GetX_upgrade : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.latency_GetSX_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.latency_GetSX_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.latency_GetSX_inv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.latency_GetSX_upgrade : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.latency_FlushLine : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.latency_FlushLineInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.latency_FlushAll : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.GetSHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 72; SumSQ.u64 = 72; Count.u64 = 72; Min.u64 = 1; Max.u64 = 1; 
l2gcache_20.GetXHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 75; SumSQ.u64 = 75; Count.u64 = 75; Min.u64 = 1; Max.u64 = 1; 
l2gcache_20.GetSXHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.GetSHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 5; SumSQ.u64 = 5; Count.u64 = 5; Min.u64 = 1; Max.u64 = 1; 
l2gcache_20.GetXHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 5; SumSQ.u64 = 5; Count.u64 = 5; Min.u64 = 1; Max.u64 = 1; 
l2gcache_20.GetSXHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.GetSMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 144; SumSQ.u64 = 144; Count.u64 = 144; Min.u64 = 1; Max.u64 = 1; 
l2gcache_20.GetXMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.GetSXMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.GetSMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.GetXMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.GetSXMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.CacheHits : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 157; SumSQ.u64 = 157; Count.u64 = 157; Min.u64 = 1; Max.u64 = 1; 
l2gcache_20.CacheMisses : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 144; SumSQ.u64 = 144; Count.u64 = 144; Min.u64 = 1; Max.u64 = 1; 
l2gcache_20.stateEvent_AckPut_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.evict_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.evict_EInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.evict_EInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_GetS_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 73; SumSQ.u64 = 73; Count.u64 = 73; Min.u64 = 1; Max.u64 = 1; 
l2gcache_20.stateEvent_GetX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 6; SumSQ.u64 = 6; Count.u64 = 6; Min.u64 = 1; Max.u64 = 1; 
l2gcache_20.stateEvent_GetSX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_PutS_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_PutS_EInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_PutE_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_PutE_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_PutE_MInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_PutE_MInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_PutE_EInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_PutE_EInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_PutM_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_PutM_EInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_PutM_EInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_PutX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_PutX_EInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_PutX_EInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_FetchInvX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_FetchInvX_EInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_FetchInvX_EInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_FetchInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_FetchInv_EInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_FetchInv_EInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_ForceInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_ForceInv_EInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_ForceInv_EInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_FetchResp_EInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 3; SumSQ.u64 = 3; Count.u64 = 3; Min.u64 = 1; Max.u64 = 1; 
l2gcache_20.stateEvent_FetchXResp_EInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 70; SumSQ.u64 = 70; Count.u64 = 70; Min.u64 = 1; Max.u64 = 1; 
l2gcache_20.stateEvent_AckInv_EInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 3; SumSQ.u64 = 3; Count.u64 = 3; Min.u64 = 1; Max.u64 = 1; 
l2gcache_20.stateEvent_FlushLine_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_FlushLineInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.eventSent_PutE : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.TotalEventsReceived : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 599; SumSQ.u64 = 599; Count.u64 = 599; Min.u64 = 1; Max.u64 = 1; 
l2gcache_20.TotalEventsReplayed : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 162; SumSQ.u64 = 162; Count.u64 = 162; Min.u64 = 1; Max.u64 = 1; 
l2gcache_20.Put_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.Get_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.AckMove_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.GetS_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.Write_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.GetSX_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.GetSResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.WriteResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.CustomReq_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.CustomResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.CustomAck_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.NULLCMD_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.GetS_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 221; SumSQ.u64 = 221; Count.u64 = 221; Min.u64 = 1; Max.u64 = 1; 
l2gcache_20.GetX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 80; SumSQ.u64 = 80; Count.u64 = 80; Min.u64 = 1; Max.u64 = 1; 
l2gcache_20.GetSX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.Write_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.FlushLine_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.FlushLineInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.FlushAll_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.GetSResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.GetXResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 144; SumSQ.u64 = 144; Count.u64 = 144; Min.u64 = 1; Max.u64 = 1; 
l2gcache_20.WriteResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.FlushLineResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.FlushAllResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.PutS_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.PutM_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.PutE_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.PutX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.Inv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.ForceInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.Fetch_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.FetchInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.FetchInvX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.FetchResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 5; SumSQ.u64 = 5; Count.u64 = 5; Min.u64 = 1; Max.u64 = 1; 
l2gcache_20.FetchXResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 72; SumSQ.u64 = 72; Count.u64 = 72; Min.u64 = 1; Max.u64 = 1; 
l2gcache_20.ForwardFlush_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.AckFlush_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.UnblockFlush_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.NACK_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.AckInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 77; SumSQ.u64 = 77; Count.u64 = 77; Min.u64 = 1; Max.u64 = 1; 
l2gcache_20.AckPut_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.MSHR_occupancy : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 59342; SumSQ.u64 = 2043530; Count.u64 = 172531049; Min.u64 = 0; Max.u64 = 74; 
l2gcache_20.Bank_conflicts : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.default_stat : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.evict_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 144; SumSQ.u64 = 144; Count.u64 = 144; Min.u64 = 1; Max.u64 = 1; 
l2gcache_21.evict_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.evict_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.evict_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.evict_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.evict_SInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.evict_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.evict_MInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.evict_SMInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.evict_MInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.evict_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.evict_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.evict_SBInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_GetS_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 144; SumSQ.u64 = 144; Count.u64 = 144; Min.u64 = 1; Max.u64 = 1; 
l2gcache_21.stateEvent_GetS_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_GetS_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 4; SumSQ.u64 = 4; Count.u64 = 4; Min.u64 = 1; Max.u64 = 1; 
l2gcache_21.stateEvent_GetX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_GetX_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_GetX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 74; SumSQ.u64 = 74; Count.u64 = 74; Min.u64 = 1; Max.u64 = 1; 
l2gcache_21.stateEvent_GetSX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_GetSX_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_GetSX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_GetSResp_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_GetXResp_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 144; SumSQ.u64 = 144; Count.u64 = 144; Min.u64 = 1; Max.u64 = 1; 
l2gcache_21.stateEvent_GetXResp_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_GetXResp_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_GetXResp_SMInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_PutS_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_PutS_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_PutS_MInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_PutS_SInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_PutS_SMInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_PutS_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_PutS_SBInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_PutM_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_PutM_MInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_PutM_MInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_PutX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_PutX_MInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_PutX_MInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_Inv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_Inv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_Inv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_Inv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_Inv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_Inv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_Inv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_FetchInvX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_FetchInvX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_FetchInvX_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_FetchInvX_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_FetchInvX_MInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_FetchInvX_MInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_FetchInvX_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_FetchInvX_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_Fetch_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_Fetch_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_Fetch_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_Fetch_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_Fetch_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_Fetch_SMInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_Fetch_SInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_Fetch_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_Fetch_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_FetchInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_FetchInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_FetchInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_FetchInv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_FetchInv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_FetchInv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_FetchInv_SMInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_FetchInv_MInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_FetchInv_MInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_FetchInv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_FetchInv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_ForceInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_ForceInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_ForceInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_ForceInv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_ForceInv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_ForceInv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_ForceInv_SInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_ForceInv_SMInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_ForceInv_MInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_ForceInv_MInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_ForceInv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_ForceInv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_FetchResp_MInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
l2gcache_21.stateEvent_FetchXResp_MInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
l2gcache_21.stateEvent_AckInv_MInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 74; SumSQ.u64 = 74; Count.u64 = 74; Min.u64 = 1; Max.u64 = 1; 
l2gcache_21.stateEvent_AckInv_SInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_AckInv_SMInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_AckInv_SBInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_FlushLine_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_FlushLine_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_FlushLine_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_FlushLineInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_FlushLineInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_FlushLineInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_FlushLineResp_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.eventSent_GetS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 144; SumSQ.u64 = 144; Count.u64 = 144; Min.u64 = 1; Max.u64 = 1; 
l2gcache_21.eventSent_GetX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.eventSent_GetSX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.eventSent_Write : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.eventSent_PutS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.eventSent_PutM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.eventSent_AckPut : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.eventSent_FlushLine : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.eventSent_FlushLineInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.eventSent_FlushAll : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.eventSent_ForwardFlush : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.eventSent_FetchResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.eventSent_FetchXResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.eventSent_AckInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.eventSent_NACK : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.eventSent_GetSResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 82; SumSQ.u64 = 82; Count.u64 = 82; Min.u64 = 1; Max.u64 = 1; 
l2gcache_21.eventSent_GetXResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 222; SumSQ.u64 = 222; Count.u64 = 222; Min.u64 = 1; Max.u64 = 1; 
l2gcache_21.eventSent_WriteResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.eventSent_FlushLineResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.eventSent_FlushAllResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.eventSent_AckFlush : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.eventSent_UnblockFlush : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.eventSent_Fetch : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.eventSent_FetchInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 6; SumSQ.u64 = 6; Count.u64 = 6; Min.u64 = 1; Max.u64 = 1; 
l2gcache_21.eventSent_ForceInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.eventSent_FetchInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 72; SumSQ.u64 = 72; Count.u64 = 72; Min.u64 = 1; Max.u64 = 1; 
l2gcache_21.eventSent_Inv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 78; SumSQ.u64 = 78; Count.u64 = 78; Min.u64 = 1; Max.u64 = 1; 
l2gcache_21.eventSent_Put : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.eventSent_Get : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.eventSent_AckMove : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.eventSent_CustomReq : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.eventSent_CustomResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.eventSent_CustomAck : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.latency_GetS_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 1344; SumSQ.u64 = 383376; Count.u64 = 6; Min.u64 = 112; Max.u64 = 385; 
l2gcache_21.latency_GetS_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 43504; SumSQ.u64 = 15435932; Count.u64 = 144; Min.u64 = 199; Max.u64 = 588; 
l2gcache_21.latency_GetS_inv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 11840; SumSQ.u64 = 1947068; Count.u64 = 72; Min.u64 = 164; Max.u64 = 166; 
l2gcache_21.latency_GetX_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.latency_GetX_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.latency_GetX_inv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 13692; SumSQ.u64 = 2301306; Count.u64 = 82; Min.u64 = 137; Max.u64 = 256; 
l2gcache_21.latency_GetX_upgrade : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.latency_GetSX_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.latency_GetSX_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.latency_GetSX_inv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.latency_GetSX_upgrade : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.latency_FlushLine : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.latency_FlushLineInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.latency_FlushAll : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.GetSHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 72; SumSQ.u64 = 72; Count.u64 = 72; Min.u64 = 1; Max.u64 = 1; 
l2gcache_21.GetXHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 76; SumSQ.u64 = 76; Count.u64 = 76; Min.u64 = 1; Max.u64 = 1; 
l2gcache_21.GetSXHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.GetSHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 6; SumSQ.u64 = 6; Count.u64 = 6; Min.u64 = 1; Max.u64 = 1; 
l2gcache_21.GetXHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 6; SumSQ.u64 = 6; Count.u64 = 6; Min.u64 = 1; Max.u64 = 1; 
l2gcache_21.GetSXHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.GetSMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 144; SumSQ.u64 = 144; Count.u64 = 144; Min.u64 = 1; Max.u64 = 1; 
l2gcache_21.GetXMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.GetSXMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.GetSMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.GetXMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.GetSXMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.CacheHits : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 160; SumSQ.u64 = 160; Count.u64 = 160; Min.u64 = 1; Max.u64 = 1; 
l2gcache_21.CacheMisses : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 144; SumSQ.u64 = 144; Count.u64 = 144; Min.u64 = 1; Max.u64 = 1; 
l2gcache_21.stateEvent_AckPut_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.evict_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.evict_EInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.evict_EInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_GetS_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 74; SumSQ.u64 = 74; Count.u64 = 74; Min.u64 = 1; Max.u64 = 1; 
l2gcache_21.stateEvent_GetX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 8; SumSQ.u64 = 8; Count.u64 = 8; Min.u64 = 1; Max.u64 = 1; 
l2gcache_21.stateEvent_GetSX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_PutS_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_PutS_EInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_PutE_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_PutE_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_PutE_MInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_PutE_MInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_PutE_EInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_PutE_EInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_PutM_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_PutM_EInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_PutM_EInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_PutX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_PutX_EInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_PutX_EInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_FetchInvX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_FetchInvX_EInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_FetchInvX_EInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_FetchInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_FetchInv_EInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_FetchInv_EInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_ForceInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_ForceInv_EInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_ForceInv_EInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_FetchResp_EInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 4; SumSQ.u64 = 4; Count.u64 = 4; Min.u64 = 1; Max.u64 = 1; 
l2gcache_21.stateEvent_FetchXResp_EInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 70; SumSQ.u64 = 70; Count.u64 = 70; Min.u64 = 1; Max.u64 = 1; 
l2gcache_21.stateEvent_AckInv_EInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 4; SumSQ.u64 = 4; Count.u64 = 4; Min.u64 = 1; Max.u64 = 1; 
l2gcache_21.stateEvent_FlushLine_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_FlushLineInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.eventSent_PutE : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.TotalEventsReceived : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 604; SumSQ.u64 = 604; Count.u64 = 604; Min.u64 = 1; Max.u64 = 1; 
l2gcache_21.TotalEventsReplayed : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 166; SumSQ.u64 = 166; Count.u64 = 166; Min.u64 = 1; Max.u64 = 1; 
l2gcache_21.Put_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.Get_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.AckMove_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.GetS_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.Write_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.GetSX_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.GetSResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.WriteResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.CustomReq_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.CustomResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.CustomAck_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.NULLCMD_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.GetS_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 222; SumSQ.u64 = 222; Count.u64 = 222; Min.u64 = 1; Max.u64 = 1; 
l2gcache_21.GetX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 82; SumSQ.u64 = 82; Count.u64 = 82; Min.u64 = 1; Max.u64 = 1; 
l2gcache_21.GetSX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.Write_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.FlushLine_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.FlushLineInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.FlushAll_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.GetSResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.GetXResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 144; SumSQ.u64 = 144; Count.u64 = 144; Min.u64 = 1; Max.u64 = 1; 
l2gcache_21.WriteResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.FlushLineResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.FlushAllResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.PutS_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.PutM_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.PutE_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.PutX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.Inv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.ForceInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.Fetch_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.FetchInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.FetchInvX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.FetchResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 6; SumSQ.u64 = 6; Count.u64 = 6; Min.u64 = 1; Max.u64 = 1; 
l2gcache_21.FetchXResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 72; SumSQ.u64 = 72; Count.u64 = 72; Min.u64 = 1; Max.u64 = 1; 
l2gcache_21.ForwardFlush_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.AckFlush_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.UnblockFlush_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.NACK_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.AckInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 78; SumSQ.u64 = 78; Count.u64 = 78; Min.u64 = 1; Max.u64 = 1; 
l2gcache_21.AckPut_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.MSHR_occupancy : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 60166; SumSQ.u64 = 2157726; Count.u64 = 172531049; Min.u64 = 0; Max.u64 = 74; 
l2gcache_21.Bank_conflicts : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.default_stat : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.evict_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 144; SumSQ.u64 = 144; Count.u64 = 144; Min.u64 = 1; Max.u64 = 1; 
l2gcache_28.evict_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.evict_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.evict_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.evict_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.evict_SInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.evict_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.evict_MInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.evict_SMInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.evict_MInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.evict_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.evict_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.evict_SBInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_GetS_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 144; SumSQ.u64 = 144; Count.u64 = 144; Min.u64 = 1; Max.u64 = 1; 
l2gcache_28.stateEvent_GetS_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_GetS_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 8; SumSQ.u64 = 8; Count.u64 = 8; Min.u64 = 1; Max.u64 = 1; 
l2gcache_28.stateEvent_GetX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_GetX_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_GetX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 76; SumSQ.u64 = 76; Count.u64 = 76; Min.u64 = 1; Max.u64 = 1; 
l2gcache_28.stateEvent_GetSX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_GetSX_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_GetSX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_GetSResp_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_GetXResp_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 144; SumSQ.u64 = 144; Count.u64 = 144; Min.u64 = 1; Max.u64 = 1; 
l2gcache_28.stateEvent_GetXResp_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_GetXResp_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_GetXResp_SMInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_PutS_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_PutS_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_PutS_MInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_PutS_SInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_PutS_SMInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_PutS_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_PutS_SBInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_PutM_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_PutM_MInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_PutM_MInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_PutX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_PutX_MInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_PutX_MInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_Inv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_Inv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_Inv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_Inv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_Inv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_Inv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_Inv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_FetchInvX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_FetchInvX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_FetchInvX_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_FetchInvX_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_FetchInvX_MInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_FetchInvX_MInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_FetchInvX_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_FetchInvX_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_Fetch_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_Fetch_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_Fetch_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_Fetch_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_Fetch_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_Fetch_SMInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_Fetch_SInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_Fetch_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_Fetch_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_FetchInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_FetchInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_FetchInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_FetchInv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_FetchInv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_FetchInv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_FetchInv_SMInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_FetchInv_MInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_FetchInv_MInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_FetchInv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_FetchInv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_ForceInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_ForceInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_ForceInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_ForceInv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_ForceInv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_ForceInv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_ForceInv_SInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_ForceInv_SMInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_ForceInv_MInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_ForceInv_MInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_ForceInv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_ForceInv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_FetchResp_MInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 4; SumSQ.u64 = 4; Count.u64 = 4; Min.u64 = 1; Max.u64 = 1; 
l2gcache_28.stateEvent_FetchXResp_MInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 4; SumSQ.u64 = 4; Count.u64 = 4; Min.u64 = 1; Max.u64 = 1; 
l2gcache_28.stateEvent_AckInv_MInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 76; SumSQ.u64 = 76; Count.u64 = 76; Min.u64 = 1; Max.u64 = 1; 
l2gcache_28.stateEvent_AckInv_SInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_AckInv_SMInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_AckInv_SBInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_FlushLine_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_FlushLine_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_FlushLine_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_FlushLineInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_FlushLineInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_FlushLineInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_FlushLineResp_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.eventSent_GetS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 144; SumSQ.u64 = 144; Count.u64 = 144; Min.u64 = 1; Max.u64 = 1; 
l2gcache_28.eventSent_GetX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.eventSent_GetSX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.eventSent_Write : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.eventSent_PutS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.eventSent_PutM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.eventSent_AckPut : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.eventSent_FlushLine : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.eventSent_FlushLineInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.eventSent_FlushAll : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.eventSent_ForwardFlush : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.eventSent_FetchResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.eventSent_FetchXResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.eventSent_AckInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.eventSent_NACK : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.eventSent_GetSResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 92; SumSQ.u64 = 92; Count.u64 = 92; Min.u64 = 1; Max.u64 = 1; 
l2gcache_28.eventSent_GetXResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 228; SumSQ.u64 = 228; Count.u64 = 228; Min.u64 = 1; Max.u64 = 1; 
l2gcache_28.eventSent_WriteResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.eventSent_FlushLineResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.eventSent_FlushAllResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.eventSent_AckFlush : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.eventSent_UnblockFlush : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.eventSent_Fetch : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.eventSent_FetchInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 12; SumSQ.u64 = 12; Count.u64 = 12; Min.u64 = 1; Max.u64 = 1; 
l2gcache_28.eventSent_ForceInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.eventSent_FetchInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 72; SumSQ.u64 = 72; Count.u64 = 72; Min.u64 = 1; Max.u64 = 1; 
l2gcache_28.eventSent_Inv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 84; SumSQ.u64 = 84; Count.u64 = 84; Min.u64 = 1; Max.u64 = 1; 
l2gcache_28.eventSent_Put : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.eventSent_Get : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.eventSent_AckMove : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.eventSent_CustomReq : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.eventSent_CustomResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.eventSent_CustomAck : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.latency_GetS_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2727; SumSQ.u64 = 895415; Count.u64 = 12; Min.u64 = 87; Max.u64 = 477; 
l2gcache_28.latency_GetS_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 44289; SumSQ.u64 = 16139037; Count.u64 = 144; Min.u64 = 199; Max.u64 = 587; 
l2gcache_28.latency_GetS_inv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 11845; SumSQ.u64 = 1948715; Count.u64 = 72; Min.u64 = 164; Max.u64 = 166; 
l2gcache_28.latency_GetX_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.latency_GetX_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.latency_GetX_inv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 15514; SumSQ.u64 = 2643080; Count.u64 = 92; Min.u64 = 136; Max.u64 = 251; 
l2gcache_28.latency_GetX_upgrade : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.latency_GetSX_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.latency_GetSX_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.latency_GetSX_inv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.latency_GetSX_upgrade : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.latency_FlushLine : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.latency_FlushLineInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.latency_FlushAll : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.GetSHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 72; SumSQ.u64 = 72; Count.u64 = 72; Min.u64 = 1; Max.u64 = 1; 
l2gcache_28.GetXHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 82; SumSQ.u64 = 82; Count.u64 = 82; Min.u64 = 1; Max.u64 = 1; 
l2gcache_28.GetSXHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.GetSHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 12; SumSQ.u64 = 12; Count.u64 = 12; Min.u64 = 1; Max.u64 = 1; 
l2gcache_28.GetXHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 10; SumSQ.u64 = 10; Count.u64 = 10; Min.u64 = 1; Max.u64 = 1; 
l2gcache_28.GetSXHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.GetSMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 144; SumSQ.u64 = 144; Count.u64 = 144; Min.u64 = 1; Max.u64 = 1; 
l2gcache_28.GetXMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.GetSXMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.GetSMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.GetXMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.GetSXMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.CacheHits : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 176; SumSQ.u64 = 176; Count.u64 = 176; Min.u64 = 1; Max.u64 = 1; 
l2gcache_28.CacheMisses : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 144; SumSQ.u64 = 144; Count.u64 = 144; Min.u64 = 1; Max.u64 = 1; 
l2gcache_28.stateEvent_AckPut_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.evict_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.evict_EInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.evict_EInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_GetS_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 76; SumSQ.u64 = 76; Count.u64 = 76; Min.u64 = 1; Max.u64 = 1; 
l2gcache_28.stateEvent_GetX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 16; SumSQ.u64 = 16; Count.u64 = 16; Min.u64 = 1; Max.u64 = 1; 
l2gcache_28.stateEvent_GetSX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_PutS_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_PutS_EInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_PutE_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_PutE_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_PutE_MInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_PutE_MInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_PutE_EInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_PutE_EInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_PutM_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_PutM_EInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_PutM_EInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_PutX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_PutX_EInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_PutX_EInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_FetchInvX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_FetchInvX_EInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_FetchInvX_EInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_FetchInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_FetchInv_EInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_FetchInv_EInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_ForceInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_ForceInv_EInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_ForceInv_EInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_FetchResp_EInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 8; SumSQ.u64 = 8; Count.u64 = 8; Min.u64 = 1; Max.u64 = 1; 
l2gcache_28.stateEvent_FetchXResp_EInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 68; SumSQ.u64 = 68; Count.u64 = 68; Min.u64 = 1; Max.u64 = 1; 
l2gcache_28.stateEvent_AckInv_EInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 8; SumSQ.u64 = 8; Count.u64 = 8; Min.u64 = 1; Max.u64 = 1; 
l2gcache_28.stateEvent_FlushLine_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_FlushLineInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.eventSent_PutE : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.TotalEventsReceived : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 632; SumSQ.u64 = 632; Count.u64 = 632; Min.u64 = 1; Max.u64 = 1; 
l2gcache_28.TotalEventsReplayed : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 186; SumSQ.u64 = 186; Count.u64 = 186; Min.u64 = 1; Max.u64 = 1; 
l2gcache_28.Put_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.Get_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.AckMove_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.GetS_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.Write_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.GetSX_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.GetSResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.WriteResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.CustomReq_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.CustomResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.CustomAck_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.NULLCMD_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.GetS_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 228; SumSQ.u64 = 228; Count.u64 = 228; Min.u64 = 1; Max.u64 = 1; 
l2gcache_28.GetX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 92; SumSQ.u64 = 92; Count.u64 = 92; Min.u64 = 1; Max.u64 = 1; 
l2gcache_28.GetSX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.Write_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.FlushLine_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.FlushLineInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.FlushAll_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.GetSResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.GetXResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 144; SumSQ.u64 = 144; Count.u64 = 144; Min.u64 = 1; Max.u64 = 1; 
l2gcache_28.WriteResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.FlushLineResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.FlushAllResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.PutS_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.PutM_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.PutE_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.PutX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.Inv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.ForceInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.Fetch_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.FetchInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.FetchInvX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.FetchResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 12; SumSQ.u64 = 12; Count.u64 = 12; Min.u64 = 1; Max.u64 = 1; 
l2gcache_28.FetchXResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 72; SumSQ.u64 = 72; Count.u64 = 72; Min.u64 = 1; Max.u64 = 1; 
l2gcache_28.ForwardFlush_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.AckFlush_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.UnblockFlush_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.NACK_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.AckInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 84; SumSQ.u64 = 84; Count.u64 = 84; Min.u64 = 1; Max.u64 = 1; 
l2gcache_28.AckPut_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.MSHR_occupancy : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 63451; SumSQ.u64 = 2306343; Count.u64 = 172531049; Min.u64 = 0; Max.u64 = 76; 
l2gcache_28.Bank_conflicts : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.default_stat : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.evict_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 144; SumSQ.u64 = 144; Count.u64 = 144; Min.u64 = 1; Max.u64 = 1; 
l2gcache_29.evict_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.evict_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.evict_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.evict_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.evict_SInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.evict_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.evict_MInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.evict_SMInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.evict_MInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.evict_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.evict_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.evict_SBInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_GetS_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 144; SumSQ.u64 = 144; Count.u64 = 144; Min.u64 = 1; Max.u64 = 1; 
l2gcache_29.stateEvent_GetS_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_GetS_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_GetX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_GetX_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_GetX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 72; SumSQ.u64 = 72; Count.u64 = 72; Min.u64 = 1; Max.u64 = 1; 
l2gcache_29.stateEvent_GetSX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_GetSX_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_GetSX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_GetSResp_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_GetXResp_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 144; SumSQ.u64 = 144; Count.u64 = 144; Min.u64 = 1; Max.u64 = 1; 
l2gcache_29.stateEvent_GetXResp_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_GetXResp_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_GetXResp_SMInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_PutS_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_PutS_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_PutS_MInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_PutS_SInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_PutS_SMInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_PutS_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_PutS_SBInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_PutM_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_PutM_MInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_PutM_MInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_PutX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_PutX_MInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_PutX_MInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_Inv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_Inv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_Inv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_Inv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_Inv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_Inv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_Inv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_FetchInvX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_FetchInvX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_FetchInvX_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_FetchInvX_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_FetchInvX_MInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_FetchInvX_MInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_FetchInvX_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_FetchInvX_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_Fetch_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_Fetch_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_Fetch_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_Fetch_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_Fetch_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_Fetch_SMInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_Fetch_SInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_Fetch_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_Fetch_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_FetchInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_FetchInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_FetchInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_FetchInv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_FetchInv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_FetchInv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_FetchInv_SMInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_FetchInv_MInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_FetchInv_MInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_FetchInv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_FetchInv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_ForceInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_ForceInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_ForceInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_ForceInv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_ForceInv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_ForceInv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_ForceInv_SInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_ForceInv_SMInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_ForceInv_MInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_ForceInv_MInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_ForceInv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_ForceInv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_FetchResp_MInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_FetchXResp_MInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_AckInv_MInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 72; SumSQ.u64 = 72; Count.u64 = 72; Min.u64 = 1; Max.u64 = 1; 
l2gcache_29.stateEvent_AckInv_SInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_AckInv_SMInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_AckInv_SBInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_FlushLine_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_FlushLine_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_FlushLine_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_FlushLineInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_FlushLineInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_FlushLineInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_FlushLineResp_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.eventSent_GetS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 144; SumSQ.u64 = 144; Count.u64 = 144; Min.u64 = 1; Max.u64 = 1; 
l2gcache_29.eventSent_GetX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.eventSent_GetSX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.eventSent_Write : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.eventSent_PutS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.eventSent_PutM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.eventSent_AckPut : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.eventSent_FlushLine : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.eventSent_FlushLineInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.eventSent_FlushAll : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.eventSent_ForwardFlush : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.eventSent_FetchResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.eventSent_FetchXResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.eventSent_AckInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.eventSent_NACK : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.eventSent_GetSResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 72; SumSQ.u64 = 72; Count.u64 = 72; Min.u64 = 1; Max.u64 = 1; 
l2gcache_29.eventSent_GetXResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 216; SumSQ.u64 = 216; Count.u64 = 216; Min.u64 = 1; Max.u64 = 1; 
l2gcache_29.eventSent_WriteResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.eventSent_FlushLineResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.eventSent_FlushAllResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.eventSent_AckFlush : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.eventSent_UnblockFlush : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.eventSent_Fetch : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.eventSent_FetchInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.eventSent_ForceInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.eventSent_FetchInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 72; SumSQ.u64 = 72; Count.u64 = 72; Min.u64 = 1; Max.u64 = 1; 
l2gcache_29.eventSent_Inv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 72; SumSQ.u64 = 72; Count.u64 = 72; Min.u64 = 1; Max.u64 = 1; 
l2gcache_29.eventSent_Put : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.eventSent_Get : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.eventSent_AckMove : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.eventSent_CustomReq : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.eventSent_CustomResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.eventSent_CustomAck : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.latency_GetS_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.latency_GetS_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 44083; SumSQ.u64 = 16109991; Count.u64 = 144; Min.u64 = 199; Max.u64 = 593; 
l2gcache_29.latency_GetS_inv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 11847; SumSQ.u64 = 1949373; Count.u64 = 72; Min.u64 = 164; Max.u64 = 166; 
l2gcache_29.latency_GetX_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.latency_GetX_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.latency_GetX_inv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 11846; SumSQ.u64 = 1949042; Count.u64 = 72; Min.u64 = 164; Max.u64 = 166; 
l2gcache_29.latency_GetX_upgrade : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.latency_GetSX_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.latency_GetSX_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.latency_GetSX_inv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.latency_GetSX_upgrade : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.latency_FlushLine : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.latency_FlushLineInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.latency_FlushAll : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.GetSHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 72; SumSQ.u64 = 72; Count.u64 = 72; Min.u64 = 1; Max.u64 = 1; 
l2gcache_29.GetXHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 72; SumSQ.u64 = 72; Count.u64 = 72; Min.u64 = 1; Max.u64 = 1; 
l2gcache_29.GetSXHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.GetSHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.GetXHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.GetSXHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.GetSMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 144; SumSQ.u64 = 144; Count.u64 = 144; Min.u64 = 1; Max.u64 = 1; 
l2gcache_29.GetXMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.GetSXMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.GetSMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.GetXMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.GetSXMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.CacheHits : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 144; SumSQ.u64 = 144; Count.u64 = 144; Min.u64 = 1; Max.u64 = 1; 
l2gcache_29.CacheMisses : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 144; SumSQ.u64 = 144; Count.u64 = 144; Min.u64 = 1; Max.u64 = 1; 
l2gcache_29.stateEvent_AckPut_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.evict_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.evict_EInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.evict_EInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_GetS_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 72; SumSQ.u64 = 72; Count.u64 = 72; Min.u64 = 1; Max.u64 = 1; 
l2gcache_29.stateEvent_GetX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_GetSX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_PutS_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_PutS_EInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_PutE_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_PutE_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_PutE_MInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_PutE_MInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_PutE_EInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_PutE_EInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_PutM_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_PutM_EInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_PutM_EInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_PutX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_PutX_EInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_PutX_EInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_FetchInvX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_FetchInvX_EInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_FetchInvX_EInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_FetchInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_FetchInv_EInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_FetchInv_EInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_ForceInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_ForceInv_EInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_ForceInv_EInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_FetchResp_EInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_FetchXResp_EInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 72; SumSQ.u64 = 72; Count.u64 = 72; Min.u64 = 1; Max.u64 = 1; 
l2gcache_29.stateEvent_AckInv_EInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_FlushLine_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_FlushLineInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.eventSent_PutE : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.TotalEventsReceived : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 576; SumSQ.u64 = 576; Count.u64 = 576; Min.u64 = 1; Max.u64 = 1; 
l2gcache_29.TotalEventsReplayed : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 144; SumSQ.u64 = 144; Count.u64 = 144; Min.u64 = 1; Max.u64 = 1; 
l2gcache_29.Put_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.Get_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.AckMove_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.GetS_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.Write_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.GetSX_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.GetSResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.WriteResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.CustomReq_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.CustomResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.CustomAck_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.NULLCMD_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.GetS_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 216; SumSQ.u64 = 216; Count.u64 = 216; Min.u64 = 1; Max.u64 = 1; 
l2gcache_29.GetX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 72; SumSQ.u64 = 72; Count.u64 = 72; Min.u64 = 1; Max.u64 = 1; 
l2gcache_29.GetSX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.Write_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.FlushLine_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.FlushLineInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.FlushAll_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.GetSResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.GetXResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 144; SumSQ.u64 = 144; Count.u64 = 144; Min.u64 = 1; Max.u64 = 1; 
l2gcache_29.WriteResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.FlushLineResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.FlushAllResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.PutS_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.PutM_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.PutE_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.PutX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.Inv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.ForceInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.Fetch_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.FetchInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.FetchInvX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.FetchResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.FetchXResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 72; SumSQ.u64 = 72; Count.u64 = 72; Min.u64 = 1; Max.u64 = 1; 
l2gcache_29.ForwardFlush_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.AckFlush_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.UnblockFlush_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.NACK_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.AckInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 72; SumSQ.u64 = 72; Count.u64 = 72; Min.u64 = 1; Max.u64 = 1; 
l2gcache_29.AckPut_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.MSHR_occupancy : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 58272; SumSQ.u64 = 2023818; Count.u64 = 172531049; Min.u64 = 0; Max.u64 = 72; 
l2gcache_29.Bank_conflicts : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
Simplehbm_6.requests_received_GetS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 560; SumSQ.u64 = 560; Count.u64 = 560; Min.u64 = 1; Max.u64 = 1; 
Simplehbm_6.requests_received_GetSX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
Simplehbm_6.requests_received_GetX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 16; SumSQ.u64 = 16; Count.u64 = 16; Min.u64 = 1; Max.u64 = 1; 
Simplehbm_6.requests_received_Write : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
Simplehbm_6.requests_received_PutM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
Simplehbm_6.outstanding_requests : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 55975; SumSQ.u64 = 8307947; Count.u64 = 104578030; Min.u64 = 0; Max.u64 = 272; 
Simplehbm_6.latency_GetS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 55333; SumSQ.u64 = 8823573; Count.u64 = 560; Min.u64 = 40; Max.u64 = 280; 
Simplehbm_6.latency_GetSX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
Simplehbm_6.latency_GetX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 642; SumSQ.u64 = 25762; Count.u64 = 16; Min.u64 = 40; Max.u64 = 41; 
Simplehbm_6.latency_Write : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
Simplehbm_6.latency_PutM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
Simplehbm_6.cycles_with_issue : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 576; SumSQ.u64 = 576; Count.u64 = 576; Min.u64 = 1; Max.u64 = 1; 
Simplehbm_6.cycles_attempted_issue_but_rejected : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
Simplehbm_6.total_cycles : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 104578030; SumSQ.u64 = 10936564358680900; Count.u64 = 1; Min.u64 = 104578030; Max.u64 = 104578030; 
Simplehbm_7.requests_received_GetS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 560; SumSQ.u64 = 560; Count.u64 = 560; Min.u64 = 1; Max.u64 = 1; 
Simplehbm_7.requests_received_GetSX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
Simplehbm_7.requests_received_GetX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 16; SumSQ.u64 = 16; Count.u64 = 16; Min.u64 = 1; Max.u64 = 1; 
Simplehbm_7.requests_received_Write : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
Simplehbm_7.requests_received_PutM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
Simplehbm_7.outstanding_requests : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 56051; SumSQ.u64 = 8317625; Count.u64 = 104578030; Min.u64 = 0; Max.u64 = 272; 
Simplehbm_7.latency_GetS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 55408; SumSQ.u64 = 8842852; Count.u64 = 560; Min.u64 = 40; Max.u64 = 280; 
Simplehbm_7.latency_GetSX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
Simplehbm_7.latency_GetX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 643; SumSQ.u64 = 25843; Count.u64 = 16; Min.u64 = 40; Max.u64 = 41; 
Simplehbm_7.latency_Write : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
Simplehbm_7.latency_PutM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
Simplehbm_7.cycles_with_issue : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 576; SumSQ.u64 = 576; Count.u64 = 576; Min.u64 = 1; Max.u64 = 1; 
Simplehbm_7.cycles_attempted_issue_but_rejected : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
Simplehbm_7.total_cycles : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 104578030; SumSQ.u64 = 10936564358680900; Count.u64 = 1; Min.u64 = 104578030; Max.u64 = 104578030; 
l2gcache_6.default_stat : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.evict_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 144; SumSQ.u64 = 144; Count.u64 = 144; Min.u64 = 1; Max.u64 = 1; 
l2gcache_6.evict_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.evict_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.evict_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.evict_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.evict_SInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.evict_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.evict_MInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.evict_SMInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.evict_MInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.evict_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.evict_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.evict_SBInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.stateEvent_GetS_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 136; SumSQ.u64 = 136; Count.u64 = 136; Min.u64 = 1; Max.u64 = 1; 
l2gcache_6.stateEvent_GetS_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.stateEvent_GetS_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
l2gcache_6.stateEvent_GetX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 8; SumSQ.u64 = 8; Count.u64 = 8; Min.u64 = 1; Max.u64 = 1; 
l2gcache_6.stateEvent_GetX_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.stateEvent_GetX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 65; SumSQ.u64 = 65; Count.u64 = 65; Min.u64 = 1; Max.u64 = 1; 
l2gcache_6.stateEvent_GetSX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.stateEvent_GetSX_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.stateEvent_GetSX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.stateEvent_GetSResp_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.stateEvent_GetXResp_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 136; SumSQ.u64 = 136; Count.u64 = 136; Min.u64 = 1; Max.u64 = 1; 
l2gcache_6.stateEvent_GetXResp_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 8; SumSQ.u64 = 8; Count.u64 = 8; Min.u64 = 1; Max.u64 = 1; 
l2gcache_6.stateEvent_GetXResp_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.stateEvent_GetXResp_SMInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.stateEvent_PutS_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.stateEvent_PutS_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.stateEvent_PutS_MInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.stateEvent_PutS_SInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.stateEvent_PutS_SMInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.stateEvent_PutS_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.stateEvent_PutS_SBInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.stateEvent_PutM_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.stateEvent_PutM_MInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.stateEvent_PutM_MInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.stateEvent_PutX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.stateEvent_PutX_MInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.stateEvent_PutX_MInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.stateEvent_Inv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.stateEvent_Inv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.stateEvent_Inv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.stateEvent_Inv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.stateEvent_Inv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.stateEvent_Inv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.stateEvent_Inv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.stateEvent_FetchInvX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.stateEvent_FetchInvX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.stateEvent_FetchInvX_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.stateEvent_FetchInvX_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.stateEvent_FetchInvX_MInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.stateEvent_FetchInvX_MInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.stateEvent_FetchInvX_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.stateEvent_FetchInvX_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.stateEvent_Fetch_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.stateEvent_Fetch_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.stateEvent_Fetch_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.stateEvent_Fetch_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.stateEvent_Fetch_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.stateEvent_Fetch_SMInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.stateEvent_Fetch_SInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.stateEvent_Fetch_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.stateEvent_Fetch_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.stateEvent_FetchInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.stateEvent_FetchInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.stateEvent_FetchInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.stateEvent_FetchInv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.stateEvent_FetchInv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.stateEvent_FetchInv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.stateEvent_FetchInv_SMInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.stateEvent_FetchInv_MInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.stateEvent_FetchInv_MInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.stateEvent_FetchInv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.stateEvent_FetchInv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.stateEvent_ForceInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.stateEvent_ForceInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.stateEvent_ForceInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.stateEvent_ForceInv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.stateEvent_ForceInv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.stateEvent_ForceInv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.stateEvent_ForceInv_SInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.stateEvent_ForceInv_SMInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.stateEvent_ForceInv_MInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.stateEvent_ForceInv_MInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.stateEvent_ForceInv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.stateEvent_ForceInv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.stateEvent_FetchResp_MInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; Min.u64 = 1; Max.u64 = 1; 
l2gcache_6.stateEvent_FetchXResp_MInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; Min.u64 = 1; Max.u64 = 1; 
l2gcache_6.stateEvent_AckInv_MInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 65; SumSQ.u64 = 65; Count.u64 = 65; Min.u64 = 1; Max.u64 = 1; 
l2gcache_6.stateEvent_AckInv_SInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.stateEvent_AckInv_SMInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.stateEvent_AckInv_SBInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.stateEvent_FlushLine_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.stateEvent_FlushLine_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.stateEvent_FlushLine_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.stateEvent_FlushLineInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.stateEvent_FlushLineInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.stateEvent_FlushLineInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.stateEvent_FlushLineResp_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.eventSent_GetS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 136; SumSQ.u64 = 136; Count.u64 = 136; Min.u64 = 1; Max.u64 = 1; 
l2gcache_6.eventSent_GetX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 8; SumSQ.u64 = 8; Count.u64 = 8; Min.u64 = 1; Max.u64 = 1; 
l2gcache_6.eventSent_GetSX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.eventSent_Write : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.eventSent_PutS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.eventSent_PutM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.eventSent_AckPut : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.eventSent_FlushLine : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.eventSent_FlushLineInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.eventSent_FlushAll : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.eventSent_ForwardFlush : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.eventSent_FetchResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.eventSent_FetchXResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.eventSent_AckInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.eventSent_NACK : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.eventSent_GetSResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 91; SumSQ.u64 = 91; Count.u64 = 91; Min.u64 = 1; Max.u64 = 1; 
l2gcache_6.eventSent_GetXResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 208; SumSQ.u64 = 208; Count.u64 = 208; Min.u64 = 1; Max.u64 = 1; 
l2gcache_6.eventSent_WriteResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.eventSent_FlushLineResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.eventSent_FlushAllResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.eventSent_AckFlush : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.eventSent_UnblockFlush : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.eventSent_Fetch : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.eventSent_FetchInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 4; SumSQ.u64 = 4; Count.u64 = 4; Min.u64 = 1; Max.u64 = 1; 
l2gcache_6.eventSent_ForceInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.eventSent_FetchInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 68; SumSQ.u64 = 68; Count.u64 = 68; Min.u64 = 1; Max.u64 = 1; 
l2gcache_6.eventSent_Inv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 68; SumSQ.u64 = 68; Count.u64 = 68; Min.u64 = 1; Max.u64 = 1; 
l2gcache_6.eventSent_Put : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.eventSent_Get : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.eventSent_AckMove : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.eventSent_CustomReq : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.eventSent_CustomResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.eventSent_CustomAck : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.latency_GetS_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2512; SumSQ.u64 = 494218; Count.u64 = 16; Min.u64 = 100; Max.u64 = 385; 
l2gcache_6.latency_GetS_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 40276; SumSQ.u64 = 14032574; Count.u64 = 136; Min.u64 = 199; Max.u64 = 588; 
l2gcache_6.latency_GetS_inv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 11191; SumSQ.u64 = 1841791; Count.u64 = 68; Min.u64 = 164; Max.u64 = 166; 
l2gcache_6.latency_GetX_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.latency_GetX_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 1601; SumSQ.u64 = 320405; Count.u64 = 8; Min.u64 = 199; Max.u64 = 201; 
l2gcache_6.latency_GetX_inv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 11765; SumSQ.u64 = 1959639; Count.u64 = 71; Min.u64 = 135; Max.u64 = 257; 
l2gcache_6.latency_GetX_upgrade : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.latency_GetSX_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.latency_GetSX_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.latency_GetSX_inv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.latency_GetSX_upgrade : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.latency_FlushLine : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.latency_FlushLineInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.latency_FlushAll : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.GetSHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 76; SumSQ.u64 = 76; Count.u64 = 76; Min.u64 = 1; Max.u64 = 1; 
l2gcache_6.GetXHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 68; SumSQ.u64 = 68; Count.u64 = 68; Min.u64 = 1; Max.u64 = 1; 
l2gcache_6.GetSXHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.GetSHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 8; SumSQ.u64 = 8; Count.u64 = 8; Min.u64 = 1; Max.u64 = 1; 
l2gcache_6.GetXHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 3; SumSQ.u64 = 3; Count.u64 = 3; Min.u64 = 1; Max.u64 = 1; 
l2gcache_6.GetSXHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.GetSMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 136; SumSQ.u64 = 136; Count.u64 = 136; Min.u64 = 1; Max.u64 = 1; 
l2gcache_6.GetXMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 8; SumSQ.u64 = 8; Count.u64 = 8; Min.u64 = 1; Max.u64 = 1; 
l2gcache_6.GetSXMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.GetSMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.GetXMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.GetSXMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.CacheHits : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 155; SumSQ.u64 = 155; Count.u64 = 155; Min.u64 = 1; Max.u64 = 1; 
l2gcache_6.CacheMisses : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 144; SumSQ.u64 = 144; Count.u64 = 144; Min.u64 = 1; Max.u64 = 1; 
l2gcache_6.stateEvent_AckPut_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.evict_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.evict_EInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.evict_EInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.stateEvent_GetS_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 82; SumSQ.u64 = 82; Count.u64 = 82; Min.u64 = 1; Max.u64 = 1; 
l2gcache_6.stateEvent_GetX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 6; SumSQ.u64 = 6; Count.u64 = 6; Min.u64 = 1; Max.u64 = 1; 
l2gcache_6.stateEvent_GetSX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.stateEvent_PutS_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.stateEvent_PutS_EInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.stateEvent_PutE_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.stateEvent_PutE_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.stateEvent_PutE_MInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.stateEvent_PutE_MInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.stateEvent_PutE_EInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.stateEvent_PutE_EInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.stateEvent_PutM_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.stateEvent_PutM_EInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.stateEvent_PutM_EInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.stateEvent_PutX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.stateEvent_PutX_EInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.stateEvent_PutX_EInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.stateEvent_FetchInvX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.stateEvent_FetchInvX_EInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.stateEvent_FetchInvX_EInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.stateEvent_FetchInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.stateEvent_FetchInv_EInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.stateEvent_FetchInv_EInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.stateEvent_ForceInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.stateEvent_ForceInv_EInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.stateEvent_ForceInv_EInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.stateEvent_FetchResp_EInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 3; SumSQ.u64 = 3; Count.u64 = 3; Min.u64 = 1; Max.u64 = 1; 
l2gcache_6.stateEvent_FetchXResp_EInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 67; SumSQ.u64 = 67; Count.u64 = 67; Min.u64 = 1; Max.u64 = 1; 
l2gcache_6.stateEvent_AckInv_EInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 3; SumSQ.u64 = 3; Count.u64 = 3; Min.u64 = 1; Max.u64 = 1; 
l2gcache_6.stateEvent_FlushLine_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.stateEvent_FlushLineInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.eventSent_PutE : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.TotalEventsReceived : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 583; SumSQ.u64 = 583; Count.u64 = 583; Min.u64 = 1; Max.u64 = 1; 
l2gcache_6.TotalEventsReplayed : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 150; SumSQ.u64 = 150; Count.u64 = 150; Min.u64 = 1; Max.u64 = 1; 
l2gcache_6.Put_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.Get_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.AckMove_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.GetS_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.Write_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.GetSX_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.GetSResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.WriteResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.CustomReq_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.CustomResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.CustomAck_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.NULLCMD_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.GetS_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 220; SumSQ.u64 = 220; Count.u64 = 220; Min.u64 = 1; Max.u64 = 1; 
l2gcache_6.GetX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 79; SumSQ.u64 = 79; Count.u64 = 79; Min.u64 = 1; Max.u64 = 1; 
l2gcache_6.GetSX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.Write_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.FlushLine_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.FlushLineInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.FlushAll_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.GetSResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.GetXResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 144; SumSQ.u64 = 144; Count.u64 = 144; Min.u64 = 1; Max.u64 = 1; 
l2gcache_6.WriteResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.FlushLineResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.FlushAllResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.PutS_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.PutM_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.PutE_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.PutX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.Inv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.ForceInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.Fetch_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.FetchInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.FetchInvX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.FetchResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 4; SumSQ.u64 = 4; Count.u64 = 4; Min.u64 = 1; Max.u64 = 1; 
l2gcache_6.FetchXResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 68; SumSQ.u64 = 68; Count.u64 = 68; Min.u64 = 1; Max.u64 = 1; 
l2gcache_6.ForwardFlush_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.AckFlush_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.UnblockFlush_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.NACK_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.AckInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 68; SumSQ.u64 = 68; Count.u64 = 68; Min.u64 = 1; Max.u64 = 1; 
l2gcache_6.AckPut_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.MSHR_occupancy : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 56664; SumSQ.u64 = 1669528; Count.u64 = 172531049; Min.u64 = 0; Max.u64 = 65; 
l2gcache_6.Bank_conflicts : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.default_stat : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.evict_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 144; SumSQ.u64 = 144; Count.u64 = 144; Min.u64 = 1; Max.u64 = 1; 
l2gcache_7.evict_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.evict_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.evict_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.evict_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.evict_SInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.evict_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.evict_MInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.evict_SMInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.evict_MInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.evict_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.evict_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.evict_SBInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.stateEvent_GetS_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 136; SumSQ.u64 = 136; Count.u64 = 136; Min.u64 = 1; Max.u64 = 1; 
l2gcache_7.stateEvent_GetS_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.stateEvent_GetS_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 6; SumSQ.u64 = 6; Count.u64 = 6; Min.u64 = 1; Max.u64 = 1; 
l2gcache_7.stateEvent_GetX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 8; SumSQ.u64 = 8; Count.u64 = 8; Min.u64 = 1; Max.u64 = 1; 
l2gcache_7.stateEvent_GetX_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.stateEvent_GetX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 67; SumSQ.u64 = 67; Count.u64 = 67; Min.u64 = 1; Max.u64 = 1; 
l2gcache_7.stateEvent_GetSX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.stateEvent_GetSX_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.stateEvent_GetSX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.stateEvent_GetSResp_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.stateEvent_GetXResp_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 136; SumSQ.u64 = 136; Count.u64 = 136; Min.u64 = 1; Max.u64 = 1; 
l2gcache_7.stateEvent_GetXResp_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 8; SumSQ.u64 = 8; Count.u64 = 8; Min.u64 = 1; Max.u64 = 1; 
l2gcache_7.stateEvent_GetXResp_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.stateEvent_GetXResp_SMInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.stateEvent_PutS_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.stateEvent_PutS_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.stateEvent_PutS_MInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.stateEvent_PutS_SInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.stateEvent_PutS_SMInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.stateEvent_PutS_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.stateEvent_PutS_SBInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.stateEvent_PutM_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.stateEvent_PutM_MInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.stateEvent_PutM_MInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.stateEvent_PutX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.stateEvent_PutX_MInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.stateEvent_PutX_MInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.stateEvent_Inv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.stateEvent_Inv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.stateEvent_Inv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.stateEvent_Inv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.stateEvent_Inv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.stateEvent_Inv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.stateEvent_Inv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.stateEvent_FetchInvX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.stateEvent_FetchInvX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.stateEvent_FetchInvX_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.stateEvent_FetchInvX_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.stateEvent_FetchInvX_MInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.stateEvent_FetchInvX_MInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.stateEvent_FetchInvX_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.stateEvent_FetchInvX_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.stateEvent_Fetch_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.stateEvent_Fetch_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.stateEvent_Fetch_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.stateEvent_Fetch_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.stateEvent_Fetch_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.stateEvent_Fetch_SMInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.stateEvent_Fetch_SInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.stateEvent_Fetch_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.stateEvent_Fetch_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.stateEvent_FetchInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.stateEvent_FetchInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.stateEvent_FetchInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.stateEvent_FetchInv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.stateEvent_FetchInv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.stateEvent_FetchInv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.stateEvent_FetchInv_SMInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.stateEvent_FetchInv_MInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.stateEvent_FetchInv_MInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.stateEvent_FetchInv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.stateEvent_FetchInv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.stateEvent_ForceInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.stateEvent_ForceInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.stateEvent_ForceInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.stateEvent_ForceInv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.stateEvent_ForceInv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.stateEvent_ForceInv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.stateEvent_ForceInv_SInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.stateEvent_ForceInv_SMInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.stateEvent_ForceInv_MInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.stateEvent_ForceInv_MInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.stateEvent_ForceInv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.stateEvent_ForceInv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.stateEvent_FetchResp_MInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
l2gcache_7.stateEvent_FetchXResp_MInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 4; SumSQ.u64 = 4; Count.u64 = 4; Min.u64 = 1; Max.u64 = 1; 
l2gcache_7.stateEvent_AckInv_MInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 67; SumSQ.u64 = 67; Count.u64 = 67; Min.u64 = 1; Max.u64 = 1; 
l2gcache_7.stateEvent_AckInv_SInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.stateEvent_AckInv_SMInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.stateEvent_AckInv_SBInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.stateEvent_FlushLine_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.stateEvent_FlushLine_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.stateEvent_FlushLine_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.stateEvent_FlushLineInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.stateEvent_FlushLineInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.stateEvent_FlushLineInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.stateEvent_FlushLineResp_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.eventSent_GetS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 136; SumSQ.u64 = 136; Count.u64 = 136; Min.u64 = 1; Max.u64 = 1; 
l2gcache_7.eventSent_GetX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 8; SumSQ.u64 = 8; Count.u64 = 8; Min.u64 = 1; Max.u64 = 1; 
l2gcache_7.eventSent_GetSX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.eventSent_Write : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.eventSent_PutS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.eventSent_PutM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.eventSent_AckPut : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.eventSent_FlushLine : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.eventSent_FlushLineInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.eventSent_FlushAll : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.eventSent_ForwardFlush : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.eventSent_FetchResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.eventSent_FetchXResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.eventSent_AckInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.eventSent_NACK : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.eventSent_GetSResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 97; SumSQ.u64 = 97; Count.u64 = 97; Min.u64 = 1; Max.u64 = 1; 
l2gcache_7.eventSent_GetXResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 212; SumSQ.u64 = 212; Count.u64 = 212; Min.u64 = 1; Max.u64 = 1; 
l2gcache_7.eventSent_WriteResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.eventSent_FlushLineResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.eventSent_FlushAllResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.eventSent_AckFlush : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.eventSent_UnblockFlush : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.eventSent_Fetch : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.eventSent_FetchInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 7; SumSQ.u64 = 7; Count.u64 = 7; Min.u64 = 1; Max.u64 = 1; 
l2gcache_7.eventSent_ForceInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.eventSent_FetchInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 69; SumSQ.u64 = 69; Count.u64 = 69; Min.u64 = 1; Max.u64 = 1; 
l2gcache_7.eventSent_Inv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 72; SumSQ.u64 = 72; Count.u64 = 72; Min.u64 = 1; Max.u64 = 1; 
l2gcache_7.eventSent_Put : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.eventSent_Get : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.eventSent_AckMove : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.eventSent_CustomReq : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.eventSent_CustomResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.eventSent_CustomAck : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.latency_GetS_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 3659; SumSQ.u64 = 974435; Count.u64 = 19; Min.u64 = 85; Max.u64 = 511; 
l2gcache_7.latency_GetS_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 40717; SumSQ.u64 = 14399311; Count.u64 = 136; Min.u64 = 199; Max.u64 = 596; 
l2gcache_7.latency_GetS_inv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 11353; SumSQ.u64 = 1868025; Count.u64 = 69; Min.u64 = 164; Max.u64 = 166; 
l2gcache_7.latency_GetX_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.latency_GetX_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 1601; SumSQ.u64 = 320405; Count.u64 = 8; Min.u64 = 199; Max.u64 = 201; 
l2gcache_7.latency_GetX_inv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 12784; SumSQ.u64 = 2137792; Count.u64 = 77; Min.u64 = 130; Max.u64 = 241; 
l2gcache_7.latency_GetX_upgrade : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.latency_GetSX_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.latency_GetSX_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.latency_GetSX_inv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.latency_GetSX_upgrade : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.latency_FlushLine : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.latency_FlushLineInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.latency_FlushAll : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.GetSHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 77; SumSQ.u64 = 77; Count.u64 = 77; Min.u64 = 1; Max.u64 = 1; 
l2gcache_7.GetXHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 70; SumSQ.u64 = 70; Count.u64 = 70; Min.u64 = 1; Max.u64 = 1; 
l2gcache_7.GetSXHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.GetSHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 11; SumSQ.u64 = 11; Count.u64 = 11; Min.u64 = 1; Max.u64 = 1; 
l2gcache_7.GetXHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 7; SumSQ.u64 = 7; Count.u64 = 7; Min.u64 = 1; Max.u64 = 1; 
l2gcache_7.GetSXHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.GetSMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 136; SumSQ.u64 = 136; Count.u64 = 136; Min.u64 = 1; Max.u64 = 1; 
l2gcache_7.GetXMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 8; SumSQ.u64 = 8; Count.u64 = 8; Min.u64 = 1; Max.u64 = 1; 
l2gcache_7.GetSXMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.GetSMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.GetXMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.GetSXMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.CacheHits : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 165; SumSQ.u64 = 165; Count.u64 = 165; Min.u64 = 1; Max.u64 = 1; 
l2gcache_7.CacheMisses : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 144; SumSQ.u64 = 144; Count.u64 = 144; Min.u64 = 1; Max.u64 = 1; 
l2gcache_7.stateEvent_AckPut_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.evict_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.evict_EInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.evict_EInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.stateEvent_GetS_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 82; SumSQ.u64 = 82; Count.u64 = 82; Min.u64 = 1; Max.u64 = 1; 
l2gcache_7.stateEvent_GetX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 10; SumSQ.u64 = 10; Count.u64 = 10; Min.u64 = 1; Max.u64 = 1; 
l2gcache_7.stateEvent_GetSX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.stateEvent_PutS_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.stateEvent_PutS_EInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.stateEvent_PutE_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.stateEvent_PutE_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.stateEvent_PutE_MInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.stateEvent_PutE_MInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.stateEvent_PutE_EInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.stateEvent_PutE_EInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.stateEvent_PutM_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.stateEvent_PutM_EInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.stateEvent_PutM_EInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.stateEvent_PutX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.stateEvent_PutX_EInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.stateEvent_PutX_EInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.stateEvent_FetchInvX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.stateEvent_FetchInvX_EInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.stateEvent_FetchInvX_EInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.stateEvent_FetchInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.stateEvent_FetchInv_EInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.stateEvent_FetchInv_EInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.stateEvent_ForceInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.stateEvent_ForceInv_EInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.stateEvent_ForceInv_EInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.stateEvent_FetchResp_EInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 5; SumSQ.u64 = 5; Count.u64 = 5; Min.u64 = 1; Max.u64 = 1; 
l2gcache_7.stateEvent_FetchXResp_EInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 65; SumSQ.u64 = 65; Count.u64 = 65; Min.u64 = 1; Max.u64 = 1; 
l2gcache_7.stateEvent_AckInv_EInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 5; SumSQ.u64 = 5; Count.u64 = 5; Min.u64 = 1; Max.u64 = 1; 
l2gcache_7.stateEvent_FlushLine_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.stateEvent_FlushLineInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.eventSent_PutE : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.TotalEventsReceived : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 601; SumSQ.u64 = 601; Count.u64 = 601; Min.u64 = 1; Max.u64 = 1; 
l2gcache_7.TotalEventsReplayed : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 164; SumSQ.u64 = 164; Count.u64 = 164; Min.u64 = 1; Max.u64 = 1; 
l2gcache_7.Put_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.Get_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.AckMove_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.GetS_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.Write_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.GetSX_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.GetSResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.WriteResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.CustomReq_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.CustomResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.CustomAck_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.NULLCMD_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.GetS_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 224; SumSQ.u64 = 224; Count.u64 = 224; Min.u64 = 1; Max.u64 = 1; 
l2gcache_7.GetX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 85; SumSQ.u64 = 85; Count.u64 = 85; Min.u64 = 1; Max.u64 = 1; 
l2gcache_7.GetSX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.Write_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.FlushLine_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.FlushLineInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.FlushAll_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.GetSResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.GetXResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 144; SumSQ.u64 = 144; Count.u64 = 144; Min.u64 = 1; Max.u64 = 1; 
l2gcache_7.WriteResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.FlushLineResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.FlushAllResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.PutS_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.PutM_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.PutE_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.PutX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.Inv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.ForceInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.Fetch_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.FetchInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.FetchInvX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.FetchResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 7; SumSQ.u64 = 7; Count.u64 = 7; Min.u64 = 1; Max.u64 = 1; 
l2gcache_7.FetchXResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 69; SumSQ.u64 = 69; Count.u64 = 69; Min.u64 = 1; Max.u64 = 1; 
l2gcache_7.ForwardFlush_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.AckFlush_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.UnblockFlush_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.NACK_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.AckInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 72; SumSQ.u64 = 72; Count.u64 = 72; Min.u64 = 1; Max.u64 = 1; 
l2gcache_7.AckPut_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.MSHR_occupancy : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 58884; SumSQ.u64 = 1809672; Count.u64 = 172531049; Min.u64 = 0; Max.u64 = 67; 
l2gcache_7.Bank_conflicts : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.default_stat : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.evict_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 144; SumSQ.u64 = 144; Count.u64 = 144; Min.u64 = 1; Max.u64 = 1; 
l2gcache_14.evict_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.evict_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.evict_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.evict_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.evict_SInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.evict_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.evict_MInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.evict_SMInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.evict_MInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.evict_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.evict_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.evict_SBInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_GetS_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 136; SumSQ.u64 = 136; Count.u64 = 136; Min.u64 = 1; Max.u64 = 1; 
l2gcache_14.stateEvent_GetS_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_GetS_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_GetX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 8; SumSQ.u64 = 8; Count.u64 = 8; Min.u64 = 1; Max.u64 = 1; 
l2gcache_14.stateEvent_GetX_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_GetX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 64; SumSQ.u64 = 64; Count.u64 = 64; Min.u64 = 1; Max.u64 = 1; 
l2gcache_14.stateEvent_GetSX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_GetSX_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_GetSX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_GetSResp_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_GetXResp_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 136; SumSQ.u64 = 136; Count.u64 = 136; Min.u64 = 1; Max.u64 = 1; 
l2gcache_14.stateEvent_GetXResp_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 8; SumSQ.u64 = 8; Count.u64 = 8; Min.u64 = 1; Max.u64 = 1; 
l2gcache_14.stateEvent_GetXResp_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_GetXResp_SMInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_PutS_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_PutS_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_PutS_MInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_PutS_SInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_PutS_SMInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_PutS_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_PutS_SBInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_PutM_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_PutM_MInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_PutM_MInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_PutX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_PutX_MInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_PutX_MInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_Inv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_Inv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_Inv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_Inv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_Inv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_Inv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_Inv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_FetchInvX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_FetchInvX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_FetchInvX_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_FetchInvX_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_FetchInvX_MInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_FetchInvX_MInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_FetchInvX_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_FetchInvX_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_Fetch_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_Fetch_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_Fetch_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_Fetch_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_Fetch_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_Fetch_SMInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_Fetch_SInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_Fetch_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_Fetch_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_FetchInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_FetchInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_FetchInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_FetchInv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_FetchInv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_FetchInv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_FetchInv_SMInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_FetchInv_MInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_FetchInv_MInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_FetchInv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_FetchInv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_ForceInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_ForceInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_ForceInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_ForceInv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_ForceInv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_ForceInv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_ForceInv_SInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_ForceInv_SMInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_ForceInv_MInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_ForceInv_MInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_ForceInv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_ForceInv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_FetchResp_MInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_FetchXResp_MInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_AckInv_MInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 64; SumSQ.u64 = 64; Count.u64 = 64; Min.u64 = 1; Max.u64 = 1; 
l2gcache_14.stateEvent_AckInv_SInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_AckInv_SMInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_AckInv_SBInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_FlushLine_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_FlushLine_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_FlushLine_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_FlushLineInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_FlushLineInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_FlushLineInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_FlushLineResp_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.eventSent_GetS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 136; SumSQ.u64 = 136; Count.u64 = 136; Min.u64 = 1; Max.u64 = 1; 
l2gcache_14.eventSent_GetX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 8; SumSQ.u64 = 8; Count.u64 = 8; Min.u64 = 1; Max.u64 = 1; 
l2gcache_14.eventSent_GetSX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.eventSent_Write : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.eventSent_PutS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.eventSent_PutM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.eventSent_AckPut : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.eventSent_FlushLine : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.eventSent_FlushLineInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.eventSent_FlushAll : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.eventSent_ForwardFlush : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.eventSent_FetchResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.eventSent_FetchXResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.eventSent_AckInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.eventSent_NACK : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.eventSent_GetSResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 84; SumSQ.u64 = 84; Count.u64 = 84; Min.u64 = 1; Max.u64 = 1; 
l2gcache_14.eventSent_GetXResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 204; SumSQ.u64 = 204; Count.u64 = 204; Min.u64 = 1; Max.u64 = 1; 
l2gcache_14.eventSent_WriteResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.eventSent_FlushLineResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.eventSent_FlushAllResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.eventSent_AckFlush : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.eventSent_UnblockFlush : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.eventSent_Fetch : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.eventSent_FetchInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.eventSent_ForceInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.eventSent_FetchInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 68; SumSQ.u64 = 68; Count.u64 = 68; Min.u64 = 1; Max.u64 = 1; 
l2gcache_14.eventSent_Inv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 64; SumSQ.u64 = 64; Count.u64 = 64; Min.u64 = 1; Max.u64 = 1; 
l2gcache_14.eventSent_Put : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.eventSent_Get : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.eventSent_AckMove : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.eventSent_CustomReq : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.eventSent_CustomResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.eventSent_CustomAck : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.latency_GetS_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 1844; SumSQ.u64 = 321102; Count.u64 = 12; Min.u64 = 101; Max.u64 = 231; 
l2gcache_14.latency_GetS_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 38901; SumSQ.u64 = 13012233; Count.u64 = 136; Min.u64 = 199; Max.u64 = 591; 
l2gcache_14.latency_GetS_inv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 11192; SumSQ.u64 = 1842116; Count.u64 = 68; Min.u64 = 164; Max.u64 = 166; 
l2gcache_14.latency_GetX_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.latency_GetX_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 1603; SumSQ.u64 = 321205; Count.u64 = 8; Min.u64 = 199; Max.u64 = 201; 
l2gcache_14.latency_GetX_inv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 10527; SumSQ.u64 = 1731567; Count.u64 = 64; Min.u64 = 164; Max.u64 = 166; 
l2gcache_14.latency_GetX_upgrade : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.latency_GetSX_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.latency_GetSX_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.latency_GetSX_inv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.latency_GetSX_upgrade : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.latency_FlushLine : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.latency_FlushLineInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.latency_FlushAll : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.GetSHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 76; SumSQ.u64 = 76; Count.u64 = 76; Min.u64 = 1; Max.u64 = 1; 
l2gcache_14.GetXHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 64; SumSQ.u64 = 64; Count.u64 = 64; Min.u64 = 1; Max.u64 = 1; 
l2gcache_14.GetSXHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.GetSHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 4; SumSQ.u64 = 4; Count.u64 = 4; Min.u64 = 1; Max.u64 = 1; 
l2gcache_14.GetXHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.GetSXHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.GetSMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 136; SumSQ.u64 = 136; Count.u64 = 136; Min.u64 = 1; Max.u64 = 1; 
l2gcache_14.GetXMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 8; SumSQ.u64 = 8; Count.u64 = 8; Min.u64 = 1; Max.u64 = 1; 
l2gcache_14.GetSXMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.GetSMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.GetXMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.GetSXMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.CacheHits : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 144; SumSQ.u64 = 144; Count.u64 = 144; Min.u64 = 1; Max.u64 = 1; 
l2gcache_14.CacheMisses : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 144; SumSQ.u64 = 144; Count.u64 = 144; Min.u64 = 1; Max.u64 = 1; 
l2gcache_14.stateEvent_AckPut_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.evict_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.evict_EInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.evict_EInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_GetS_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 80; SumSQ.u64 = 80; Count.u64 = 80; Min.u64 = 1; Max.u64 = 1; 
l2gcache_14.stateEvent_GetX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_GetSX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_PutS_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_PutS_EInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_PutE_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_PutE_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_PutE_MInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_PutE_MInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_PutE_EInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_PutE_EInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_PutM_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_PutM_EInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_PutM_EInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_PutX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_PutX_EInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_PutX_EInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_FetchInvX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_FetchInvX_EInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_FetchInvX_EInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_FetchInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_FetchInv_EInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_FetchInv_EInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_ForceInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_ForceInv_EInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_ForceInv_EInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_FetchResp_EInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_FetchXResp_EInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 68; SumSQ.u64 = 68; Count.u64 = 68; Min.u64 = 1; Max.u64 = 1; 
l2gcache_14.stateEvent_AckInv_EInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_FlushLine_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_FlushLineInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.eventSent_PutE : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.TotalEventsReceived : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 564; SumSQ.u64 = 564; Count.u64 = 564; Min.u64 = 1; Max.u64 = 1; 
l2gcache_14.TotalEventsReplayed : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 136; SumSQ.u64 = 136; Count.u64 = 136; Min.u64 = 1; Max.u64 = 1; 
l2gcache_14.Put_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.Get_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.AckMove_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.GetS_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.Write_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.GetSX_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.GetSResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.WriteResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.CustomReq_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.CustomResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.CustomAck_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.NULLCMD_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.GetS_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 216; SumSQ.u64 = 216; Count.u64 = 216; Min.u64 = 1; Max.u64 = 1; 
l2gcache_14.GetX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 72; SumSQ.u64 = 72; Count.u64 = 72; Min.u64 = 1; Max.u64 = 1; 
l2gcache_14.GetSX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.Write_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.FlushLine_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.FlushLineInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.FlushAll_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.GetSResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.GetXResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 144; SumSQ.u64 = 144; Count.u64 = 144; Min.u64 = 1; Max.u64 = 1; 
l2gcache_14.WriteResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.FlushLineResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.FlushAllResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.PutS_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.PutM_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.PutE_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.PutX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.Inv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.ForceInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.Fetch_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.FetchInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.FetchInvX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.FetchResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.FetchXResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 68; SumSQ.u64 = 68; Count.u64 = 68; Min.u64 = 1; Max.u64 = 1; 
l2gcache_14.ForwardFlush_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.AckFlush_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.UnblockFlush_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.NACK_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.AckInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 64; SumSQ.u64 = 64; Count.u64 = 64; Min.u64 = 1; Max.u64 = 1; 
l2gcache_14.AckPut_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.MSHR_occupancy : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 53765; SumSQ.u64 = 1556451; Count.u64 = 172531049; Min.u64 = 0; Max.u64 = 64; 
l2gcache_14.Bank_conflicts : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.default_stat : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.evict_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 144; SumSQ.u64 = 144; Count.u64 = 144; Min.u64 = 1; Max.u64 = 1; 
l2gcache_15.evict_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.evict_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.evict_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.evict_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.evict_SInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.evict_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.evict_MInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.evict_SMInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.evict_MInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.evict_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.evict_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.evict_SBInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.stateEvent_GetS_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 136; SumSQ.u64 = 136; Count.u64 = 136; Min.u64 = 1; Max.u64 = 1; 
l2gcache_15.stateEvent_GetS_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.stateEvent_GetS_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 6; SumSQ.u64 = 6; Count.u64 = 6; Min.u64 = 1; Max.u64 = 1; 
l2gcache_15.stateEvent_GetX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 8; SumSQ.u64 = 8; Count.u64 = 8; Min.u64 = 1; Max.u64 = 1; 
l2gcache_15.stateEvent_GetX_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.stateEvent_GetX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 67; SumSQ.u64 = 67; Count.u64 = 67; Min.u64 = 1; Max.u64 = 1; 
l2gcache_15.stateEvent_GetSX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.stateEvent_GetSX_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.stateEvent_GetSX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.stateEvent_GetSResp_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.stateEvent_GetXResp_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 136; SumSQ.u64 = 136; Count.u64 = 136; Min.u64 = 1; Max.u64 = 1; 
l2gcache_15.stateEvent_GetXResp_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 8; SumSQ.u64 = 8; Count.u64 = 8; Min.u64 = 1; Max.u64 = 1; 
l2gcache_15.stateEvent_GetXResp_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.stateEvent_GetXResp_SMInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.stateEvent_PutS_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.stateEvent_PutS_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.stateEvent_PutS_MInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.stateEvent_PutS_SInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.stateEvent_PutS_SMInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.stateEvent_PutS_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.stateEvent_PutS_SBInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.stateEvent_PutM_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.stateEvent_PutM_MInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.stateEvent_PutM_MInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.stateEvent_PutX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.stateEvent_PutX_MInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.stateEvent_PutX_MInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.stateEvent_Inv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.stateEvent_Inv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.stateEvent_Inv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.stateEvent_Inv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.stateEvent_Inv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.stateEvent_Inv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.stateEvent_Inv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.stateEvent_FetchInvX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.stateEvent_FetchInvX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.stateEvent_FetchInvX_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.stateEvent_FetchInvX_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.stateEvent_FetchInvX_MInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.stateEvent_FetchInvX_MInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.stateEvent_FetchInvX_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.stateEvent_FetchInvX_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.stateEvent_Fetch_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.stateEvent_Fetch_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.stateEvent_Fetch_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.stateEvent_Fetch_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.stateEvent_Fetch_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.stateEvent_Fetch_SMInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.stateEvent_Fetch_SInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.stateEvent_Fetch_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.stateEvent_Fetch_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.stateEvent_FetchInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.stateEvent_FetchInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.stateEvent_FetchInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.stateEvent_FetchInv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.stateEvent_FetchInv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.stateEvent_FetchInv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.stateEvent_FetchInv_SMInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.stateEvent_FetchInv_MInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.stateEvent_FetchInv_MInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.stateEvent_FetchInv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.stateEvent_FetchInv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.stateEvent_ForceInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.stateEvent_ForceInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.stateEvent_ForceInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.stateEvent_ForceInv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.stateEvent_ForceInv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.stateEvent_ForceInv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.stateEvent_ForceInv_SInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.stateEvent_ForceInv_SMInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.stateEvent_ForceInv_MInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.stateEvent_ForceInv_MInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.stateEvent_ForceInv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.stateEvent_ForceInv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.stateEvent_FetchResp_MInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
l2gcache_15.stateEvent_FetchXResp_MInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 4; SumSQ.u64 = 4; Count.u64 = 4; Min.u64 = 1; Max.u64 = 1; 
l2gcache_15.stateEvent_AckInv_MInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 67; SumSQ.u64 = 67; Count.u64 = 67; Min.u64 = 1; Max.u64 = 1; 
l2gcache_15.stateEvent_AckInv_SInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.stateEvent_AckInv_SMInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.stateEvent_AckInv_SBInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.stateEvent_FlushLine_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.stateEvent_FlushLine_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.stateEvent_FlushLine_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.stateEvent_FlushLineInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.stateEvent_FlushLineInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.stateEvent_FlushLineInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.stateEvent_FlushLineResp_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.eventSent_GetS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 136; SumSQ.u64 = 136; Count.u64 = 136; Min.u64 = 1; Max.u64 = 1; 
l2gcache_15.eventSent_GetX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 8; SumSQ.u64 = 8; Count.u64 = 8; Min.u64 = 1; Max.u64 = 1; 
l2gcache_15.eventSent_GetSX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.eventSent_Write : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.eventSent_PutS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.eventSent_PutM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.eventSent_AckPut : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.eventSent_FlushLine : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.eventSent_FlushLineInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.eventSent_FlushAll : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.eventSent_ForwardFlush : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.eventSent_FetchResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.eventSent_FetchXResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.eventSent_AckInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.eventSent_NACK : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.eventSent_GetSResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 101; SumSQ.u64 = 101; Count.u64 = 101; Min.u64 = 1; Max.u64 = 1; 
l2gcache_15.eventSent_GetXResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 214; SumSQ.u64 = 214; Count.u64 = 214; Min.u64 = 1; Max.u64 = 1; 
l2gcache_15.eventSent_WriteResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.eventSent_FlushLineResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.eventSent_FlushAllResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.eventSent_AckFlush : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.eventSent_UnblockFlush : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.eventSent_Fetch : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.eventSent_FetchInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 9; SumSQ.u64 = 9; Count.u64 = 9; Min.u64 = 1; Max.u64 = 1; 
l2gcache_15.eventSent_ForceInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.eventSent_FetchInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 69; SumSQ.u64 = 69; Count.u64 = 69; Min.u64 = 1; Max.u64 = 1; 
l2gcache_15.eventSent_Inv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 74; SumSQ.u64 = 74; Count.u64 = 74; Min.u64 = 1; Max.u64 = 1; 
l2gcache_15.eventSent_Put : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.eventSent_Get : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.eventSent_AckMove : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.eventSent_CustomReq : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.eventSent_CustomResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.eventSent_CustomAck : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.latency_GetS_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 4073; SumSQ.u64 = 1004021; Count.u64 = 21; Min.u64 = 101; Max.u64 = 451; 
l2gcache_15.latency_GetS_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 41605; SumSQ.u64 = 15237399; Count.u64 = 136; Min.u64 = 199; Max.u64 = 583; 
l2gcache_15.latency_GetS_inv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 11363; SumSQ.u64 = 1871327; Count.u64 = 69; Min.u64 = 164; Max.u64 = 166; 
l2gcache_15.latency_GetX_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.latency_GetX_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 1606; SumSQ.u64 = 322410; Count.u64 = 8; Min.u64 = 199; Max.u64 = 202; 
l2gcache_15.latency_GetX_inv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 13705; SumSQ.u64 = 2342557; Count.u64 = 81; Min.u64 = 136; Max.u64 = 243; 
l2gcache_15.latency_GetX_upgrade : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.latency_GetSX_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.latency_GetSX_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.latency_GetSX_inv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.latency_GetSX_upgrade : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.latency_FlushLine : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.latency_FlushLineInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.latency_FlushAll : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.GetSHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 78; SumSQ.u64 = 78; Count.u64 = 78; Min.u64 = 1; Max.u64 = 1; 
l2gcache_15.GetXHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 73; SumSQ.u64 = 73; Count.u64 = 73; Min.u64 = 1; Max.u64 = 1; 
l2gcache_15.GetSXHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.GetSHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 12; SumSQ.u64 = 12; Count.u64 = 12; Min.u64 = 1; Max.u64 = 1; 
l2gcache_15.GetXHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 8; SumSQ.u64 = 8; Count.u64 = 8; Min.u64 = 1; Max.u64 = 1; 
l2gcache_15.GetSXHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.GetSMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 136; SumSQ.u64 = 136; Count.u64 = 136; Min.u64 = 1; Max.u64 = 1; 
l2gcache_15.GetXMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 8; SumSQ.u64 = 8; Count.u64 = 8; Min.u64 = 1; Max.u64 = 1; 
l2gcache_15.GetSXMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.GetSMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.GetXMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.GetSXMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.CacheHits : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 171; SumSQ.u64 = 171; Count.u64 = 171; Min.u64 = 1; Max.u64 = 1; 
l2gcache_15.CacheMisses : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 144; SumSQ.u64 = 144; Count.u64 = 144; Min.u64 = 1; Max.u64 = 1; 
l2gcache_15.stateEvent_AckPut_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.evict_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.evict_EInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.evict_EInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.stateEvent_GetS_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 84; SumSQ.u64 = 84; Count.u64 = 84; Min.u64 = 1; Max.u64 = 1; 
l2gcache_15.stateEvent_GetX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 14; SumSQ.u64 = 14; Count.u64 = 14; Min.u64 = 1; Max.u64 = 1; 
l2gcache_15.stateEvent_GetSX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.stateEvent_PutS_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.stateEvent_PutS_EInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.stateEvent_PutE_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.stateEvent_PutE_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.stateEvent_PutE_MInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.stateEvent_PutE_MInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.stateEvent_PutE_EInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.stateEvent_PutE_EInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.stateEvent_PutM_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.stateEvent_PutM_EInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.stateEvent_PutM_EInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.stateEvent_PutX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.stateEvent_PutX_EInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.stateEvent_PutX_EInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.stateEvent_FetchInvX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.stateEvent_FetchInvX_EInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.stateEvent_FetchInvX_EInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.stateEvent_FetchInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.stateEvent_FetchInv_EInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.stateEvent_FetchInv_EInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.stateEvent_ForceInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.stateEvent_ForceInv_EInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.stateEvent_ForceInv_EInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.stateEvent_FetchResp_EInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 7; SumSQ.u64 = 7; Count.u64 = 7; Min.u64 = 1; Max.u64 = 1; 
l2gcache_15.stateEvent_FetchXResp_EInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 65; SumSQ.u64 = 65; Count.u64 = 65; Min.u64 = 1; Max.u64 = 1; 
l2gcache_15.stateEvent_AckInv_EInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 7; SumSQ.u64 = 7; Count.u64 = 7; Min.u64 = 1; Max.u64 = 1; 
l2gcache_15.stateEvent_FlushLine_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.stateEvent_FlushLineInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.eventSent_PutE : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.TotalEventsReceived : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 611; SumSQ.u64 = 611; Count.u64 = 611; Min.u64 = 1; Max.u64 = 1; 
l2gcache_15.TotalEventsReplayed : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 170; SumSQ.u64 = 170; Count.u64 = 170; Min.u64 = 1; Max.u64 = 1; 
l2gcache_15.Put_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.Get_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.AckMove_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.GetS_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.Write_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.GetSX_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.GetSResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.WriteResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.CustomReq_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.CustomResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.CustomAck_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.NULLCMD_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.GetS_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 226; SumSQ.u64 = 226; Count.u64 = 226; Min.u64 = 1; Max.u64 = 1; 
l2gcache_15.GetX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 89; SumSQ.u64 = 89; Count.u64 = 89; Min.u64 = 1; Max.u64 = 1; 
l2gcache_15.GetSX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.Write_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.FlushLine_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.FlushLineInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.FlushAll_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.GetSResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.GetXResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 144; SumSQ.u64 = 144; Count.u64 = 144; Min.u64 = 1; Max.u64 = 1; 
l2gcache_15.WriteResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.FlushLineResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.FlushAllResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.PutS_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.PutM_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.PutE_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.PutX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.Inv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.ForceInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.Fetch_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.FetchInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.FetchInvX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.FetchResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 9; SumSQ.u64 = 9; Count.u64 = 9; Min.u64 = 1; Max.u64 = 1; 
l2gcache_15.FetchXResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 69; SumSQ.u64 = 69; Count.u64 = 69; Min.u64 = 1; Max.u64 = 1; 
l2gcache_15.ForwardFlush_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.AckFlush_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.UnblockFlush_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.NACK_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.AckInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 74; SumSQ.u64 = 74; Count.u64 = 74; Min.u64 = 1; Max.u64 = 1; 
l2gcache_15.AckPut_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.MSHR_occupancy : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 60777; SumSQ.u64 = 1910419; Count.u64 = 172531049; Min.u64 = 0; Max.u64 = 67; 
l2gcache_15.Bank_conflicts : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.default_stat : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.evict_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 144; SumSQ.u64 = 144; Count.u64 = 144; Min.u64 = 1; Max.u64 = 1; 
l2gcache_22.evict_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.evict_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.evict_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.evict_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.evict_SInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.evict_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.evict_MInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.evict_SMInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.evict_MInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.evict_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.evict_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.evict_SBInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_GetS_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 144; SumSQ.u64 = 144; Count.u64 = 144; Min.u64 = 1; Max.u64 = 1; 
l2gcache_22.stateEvent_GetS_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_GetS_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 6; SumSQ.u64 = 6; Count.u64 = 6; Min.u64 = 1; Max.u64 = 1; 
l2gcache_22.stateEvent_GetX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_GetX_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_GetX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 75; SumSQ.u64 = 75; Count.u64 = 75; Min.u64 = 1; Max.u64 = 1; 
l2gcache_22.stateEvent_GetSX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_GetSX_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_GetSX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_GetSResp_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_GetXResp_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 144; SumSQ.u64 = 144; Count.u64 = 144; Min.u64 = 1; Max.u64 = 1; 
l2gcache_22.stateEvent_GetXResp_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_GetXResp_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_GetXResp_SMInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_PutS_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_PutS_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_PutS_MInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_PutS_SInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_PutS_SMInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_PutS_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_PutS_SBInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_PutM_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_PutM_MInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_PutM_MInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_PutX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_PutX_MInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_PutX_MInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_Inv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_Inv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_Inv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_Inv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_Inv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_Inv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_Inv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_FetchInvX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_FetchInvX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_FetchInvX_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_FetchInvX_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_FetchInvX_MInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_FetchInvX_MInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_FetchInvX_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_FetchInvX_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_Fetch_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_Fetch_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_Fetch_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_Fetch_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_Fetch_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_Fetch_SMInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_Fetch_SInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_Fetch_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_Fetch_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_FetchInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_FetchInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_FetchInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_FetchInv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_FetchInv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_FetchInv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_FetchInv_SMInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_FetchInv_MInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_FetchInv_MInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_FetchInv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_FetchInv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_ForceInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_ForceInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_ForceInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_ForceInv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_ForceInv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_ForceInv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_ForceInv_SInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_ForceInv_SMInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_ForceInv_MInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_ForceInv_MInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_ForceInv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_ForceInv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_FetchResp_MInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 3; SumSQ.u64 = 3; Count.u64 = 3; Min.u64 = 1; Max.u64 = 1; 
l2gcache_22.stateEvent_FetchXResp_MInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 3; SumSQ.u64 = 3; Count.u64 = 3; Min.u64 = 1; Max.u64 = 1; 
l2gcache_22.stateEvent_AckInv_MInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 75; SumSQ.u64 = 75; Count.u64 = 75; Min.u64 = 1; Max.u64 = 1; 
l2gcache_22.stateEvent_AckInv_SInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_AckInv_SMInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_AckInv_SBInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_FlushLine_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_FlushLine_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_FlushLine_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_FlushLineInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_FlushLineInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_FlushLineInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_FlushLineResp_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.eventSent_GetS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 144; SumSQ.u64 = 144; Count.u64 = 144; Min.u64 = 1; Max.u64 = 1; 
l2gcache_22.eventSent_GetX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.eventSent_GetSX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.eventSent_Write : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.eventSent_PutS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.eventSent_PutM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.eventSent_AckPut : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.eventSent_FlushLine : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.eventSent_FlushLineInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.eventSent_FlushAll : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.eventSent_ForwardFlush : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.eventSent_FetchResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.eventSent_FetchXResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.eventSent_AckInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.eventSent_NACK : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.eventSent_GetSResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 85; SumSQ.u64 = 85; Count.u64 = 85; Min.u64 = 1; Max.u64 = 1; 
l2gcache_22.eventSent_GetXResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 224; SumSQ.u64 = 224; Count.u64 = 224; Min.u64 = 1; Max.u64 = 1; 
l2gcache_22.eventSent_WriteResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.eventSent_FlushLineResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.eventSent_FlushAllResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.eventSent_AckFlush : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.eventSent_UnblockFlush : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.eventSent_Fetch : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.eventSent_FetchInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 8; SumSQ.u64 = 8; Count.u64 = 8; Min.u64 = 1; Max.u64 = 1; 
l2gcache_22.eventSent_ForceInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.eventSent_FetchInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 72; SumSQ.u64 = 72; Count.u64 = 72; Min.u64 = 1; Max.u64 = 1; 
l2gcache_22.eventSent_Inv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 80; SumSQ.u64 = 80; Count.u64 = 80; Min.u64 = 1; Max.u64 = 1; 
l2gcache_22.eventSent_Put : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.eventSent_Get : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.eventSent_AckMove : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.eventSent_CustomReq : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.eventSent_CustomResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.eventSent_CustomAck : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.latency_GetS_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 1895; SumSQ.u64 = 624487; Count.u64 = 8; Min.u64 = 94; Max.u64 = 488; 
l2gcache_22.latency_GetS_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 42653; SumSQ.u64 = 15104017; Count.u64 = 144; Min.u64 = 199; Max.u64 = 596; 
l2gcache_22.latency_GetS_inv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 11855; SumSQ.u64 = 1952011; Count.u64 = 72; Min.u64 = 164; Max.u64 = 166; 
l2gcache_22.latency_GetX_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.latency_GetX_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.latency_GetX_inv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 14286; SumSQ.u64 = 2424132; Count.u64 = 85; Min.u64 = 143; Max.u64 = 244; 
l2gcache_22.latency_GetX_upgrade : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.latency_GetSX_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.latency_GetSX_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.latency_GetSX_inv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.latency_GetSX_upgrade : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.latency_FlushLine : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.latency_FlushLineInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.latency_FlushAll : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.GetSHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 73; SumSQ.u64 = 73; Count.u64 = 73; Min.u64 = 1; Max.u64 = 1; 
l2gcache_22.GetXHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 78; SumSQ.u64 = 78; Count.u64 = 78; Min.u64 = 1; Max.u64 = 1; 
l2gcache_22.GetSXHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.GetSHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 7; SumSQ.u64 = 7; Count.u64 = 7; Min.u64 = 1; Max.u64 = 1; 
l2gcache_22.GetXHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 7; SumSQ.u64 = 7; Count.u64 = 7; Min.u64 = 1; Max.u64 = 1; 
l2gcache_22.GetSXHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.GetSMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 144; SumSQ.u64 = 144; Count.u64 = 144; Min.u64 = 1; Max.u64 = 1; 
l2gcache_22.GetXMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.GetSXMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.GetSMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.GetXMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.GetSXMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.CacheHits : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 165; SumSQ.u64 = 165; Count.u64 = 165; Min.u64 = 1; Max.u64 = 1; 
l2gcache_22.CacheMisses : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 144; SumSQ.u64 = 144; Count.u64 = 144; Min.u64 = 1; Max.u64 = 1; 
l2gcache_22.stateEvent_AckPut_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.evict_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.evict_EInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.evict_EInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_GetS_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 74; SumSQ.u64 = 74; Count.u64 = 74; Min.u64 = 1; Max.u64 = 1; 
l2gcache_22.stateEvent_GetX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 10; SumSQ.u64 = 10; Count.u64 = 10; Min.u64 = 1; Max.u64 = 1; 
l2gcache_22.stateEvent_GetSX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_PutS_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_PutS_EInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_PutE_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_PutE_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_PutE_MInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_PutE_MInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_PutE_EInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_PutE_EInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_PutM_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_PutM_EInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_PutM_EInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_PutX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_PutX_EInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_PutX_EInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_FetchInvX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_FetchInvX_EInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_FetchInvX_EInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_FetchInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_FetchInv_EInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_FetchInv_EInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_ForceInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_ForceInv_EInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_ForceInv_EInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_FetchResp_EInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 5; SumSQ.u64 = 5; Count.u64 = 5; Min.u64 = 1; Max.u64 = 1; 
l2gcache_22.stateEvent_FetchXResp_EInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 69; SumSQ.u64 = 69; Count.u64 = 69; Min.u64 = 1; Max.u64 = 1; 
l2gcache_22.stateEvent_AckInv_EInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 5; SumSQ.u64 = 5; Count.u64 = 5; Min.u64 = 1; Max.u64 = 1; 
l2gcache_22.stateEvent_FlushLine_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_FlushLineInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.eventSent_PutE : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.TotalEventsReceived : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 613; SumSQ.u64 = 613; Count.u64 = 613; Min.u64 = 1; Max.u64 = 1; 
l2gcache_22.TotalEventsReplayed : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 171; SumSQ.u64 = 171; Count.u64 = 171; Min.u64 = 1; Max.u64 = 1; 
l2gcache_22.Put_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.Get_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.AckMove_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.GetS_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.Write_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.GetSX_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.GetSResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.WriteResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.CustomReq_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.CustomResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.CustomAck_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.NULLCMD_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.GetS_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 224; SumSQ.u64 = 224; Count.u64 = 224; Min.u64 = 1; Max.u64 = 1; 
l2gcache_22.GetX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 85; SumSQ.u64 = 85; Count.u64 = 85; Min.u64 = 1; Max.u64 = 1; 
l2gcache_22.GetSX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.Write_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.FlushLine_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.FlushLineInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.FlushAll_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.GetSResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.GetXResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 144; SumSQ.u64 = 144; Count.u64 = 144; Min.u64 = 1; Max.u64 = 1; 
l2gcache_22.WriteResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.FlushLineResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.FlushAllResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.PutS_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.PutM_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.PutE_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.PutX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.Inv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.ForceInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.Fetch_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.FetchInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.FetchInvX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.FetchResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 8; SumSQ.u64 = 8; Count.u64 = 8; Min.u64 = 1; Max.u64 = 1; 
l2gcache_22.FetchXResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 72; SumSQ.u64 = 72; Count.u64 = 72; Min.u64 = 1; Max.u64 = 1; 
l2gcache_22.ForwardFlush_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.AckFlush_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.UnblockFlush_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.NACK_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.AckInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 80; SumSQ.u64 = 80; Count.u64 = 80; Min.u64 = 1; Max.u64 = 1; 
l2gcache_22.AckPut_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.MSHR_occupancy : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 60209; SumSQ.u64 = 2054325; Count.u64 = 172531049; Min.u64 = 0; Max.u64 = 75; 
l2gcache_22.Bank_conflicts : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.default_stat : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.evict_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 144; SumSQ.u64 = 144; Count.u64 = 144; Min.u64 = 1; Max.u64 = 1; 
l2gcache_23.evict_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.evict_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.evict_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.evict_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.evict_SInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.evict_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.evict_MInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.evict_SMInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.evict_MInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.evict_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.evict_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.evict_SBInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_GetS_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 144; SumSQ.u64 = 144; Count.u64 = 144; Min.u64 = 1; Max.u64 = 1; 
l2gcache_23.stateEvent_GetS_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_GetS_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
l2gcache_23.stateEvent_GetX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_GetX_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_GetX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 73; SumSQ.u64 = 73; Count.u64 = 73; Min.u64 = 1; Max.u64 = 1; 
l2gcache_23.stateEvent_GetSX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_GetSX_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_GetSX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_GetSResp_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_GetXResp_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 144; SumSQ.u64 = 144; Count.u64 = 144; Min.u64 = 1; Max.u64 = 1; 
l2gcache_23.stateEvent_GetXResp_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_GetXResp_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_GetXResp_SMInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_PutS_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_PutS_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_PutS_MInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_PutS_SInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_PutS_SMInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_PutS_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_PutS_SBInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_PutM_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_PutM_MInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_PutM_MInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_PutX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_PutX_MInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_PutX_MInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_Inv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_Inv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_Inv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_Inv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_Inv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_Inv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_Inv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_FetchInvX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_FetchInvX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_FetchInvX_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_FetchInvX_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_FetchInvX_MInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_FetchInvX_MInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_FetchInvX_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_FetchInvX_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_Fetch_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_Fetch_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_Fetch_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_Fetch_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_Fetch_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_Fetch_SMInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_Fetch_SInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_Fetch_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_Fetch_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_FetchInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_FetchInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_FetchInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_FetchInv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_FetchInv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_FetchInv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_FetchInv_SMInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_FetchInv_MInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_FetchInv_MInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_FetchInv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_FetchInv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_ForceInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_ForceInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_ForceInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_ForceInv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_ForceInv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_ForceInv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_ForceInv_SInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_ForceInv_SMInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_ForceInv_MInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_ForceInv_MInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_ForceInv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_ForceInv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_FetchResp_MInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; Min.u64 = 1; Max.u64 = 1; 
l2gcache_23.stateEvent_FetchXResp_MInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; Min.u64 = 1; Max.u64 = 1; 
l2gcache_23.stateEvent_AckInv_MInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 73; SumSQ.u64 = 73; Count.u64 = 73; Min.u64 = 1; Max.u64 = 1; 
l2gcache_23.stateEvent_AckInv_SInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_AckInv_SMInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_AckInv_SBInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_FlushLine_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_FlushLine_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_FlushLine_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_FlushLineInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_FlushLineInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_FlushLineInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_FlushLineResp_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.eventSent_GetS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 144; SumSQ.u64 = 144; Count.u64 = 144; Min.u64 = 1; Max.u64 = 1; 
l2gcache_23.eventSent_GetX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.eventSent_GetSX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.eventSent_Write : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.eventSent_PutS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.eventSent_PutM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.eventSent_AckPut : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.eventSent_FlushLine : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.eventSent_FlushLineInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.eventSent_FlushAll : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.eventSent_ForwardFlush : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.eventSent_FetchResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.eventSent_FetchXResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.eventSent_AckInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.eventSent_NACK : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.eventSent_GetSResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 79; SumSQ.u64 = 79; Count.u64 = 79; Min.u64 = 1; Max.u64 = 1; 
l2gcache_23.eventSent_GetXResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 220; SumSQ.u64 = 220; Count.u64 = 220; Min.u64 = 1; Max.u64 = 1; 
l2gcache_23.eventSent_WriteResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.eventSent_FlushLineResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.eventSent_FlushAllResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.eventSent_AckFlush : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.eventSent_UnblockFlush : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.eventSent_Fetch : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.eventSent_FetchInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 4; SumSQ.u64 = 4; Count.u64 = 4; Min.u64 = 1; Max.u64 = 1; 
l2gcache_23.eventSent_ForceInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.eventSent_FetchInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 72; SumSQ.u64 = 72; Count.u64 = 72; Min.u64 = 1; Max.u64 = 1; 
l2gcache_23.eventSent_Inv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 76; SumSQ.u64 = 76; Count.u64 = 76; Min.u64 = 1; Max.u64 = 1; 
l2gcache_23.eventSent_Put : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.eventSent_Get : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.eventSent_AckMove : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.eventSent_CustomReq : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.eventSent_CustomResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.eventSent_CustomAck : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.latency_GetS_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 797; SumSQ.u64 = 207907; Count.u64 = 4; Min.u64 = 92; Max.u64 = 385; 
l2gcache_23.latency_GetS_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 42296; SumSQ.u64 = 14665282; Count.u64 = 144; Min.u64 = 199; Max.u64 = 588; 
l2gcache_23.latency_GetS_inv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 11841; SumSQ.u64 = 1947399; Count.u64 = 72; Min.u64 = 164; Max.u64 = 166; 
l2gcache_23.latency_GetX_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.latency_GetX_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.latency_GetX_inv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 13123; SumSQ.u64 = 2187669; Count.u64 = 79; Min.u64 = 156; Max.u64 = 246; 
l2gcache_23.latency_GetX_upgrade : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.latency_GetSX_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.latency_GetSX_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.latency_GetSX_inv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.latency_GetSX_upgrade : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.latency_FlushLine : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.latency_FlushLineInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.latency_FlushAll : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.GetSHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 72; SumSQ.u64 = 72; Count.u64 = 72; Min.u64 = 1; Max.u64 = 1; 
l2gcache_23.GetXHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 76; SumSQ.u64 = 76; Count.u64 = 76; Min.u64 = 1; Max.u64 = 1; 
l2gcache_23.GetSXHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.GetSHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 4; SumSQ.u64 = 4; Count.u64 = 4; Min.u64 = 1; Max.u64 = 1; 
l2gcache_23.GetXHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 3; SumSQ.u64 = 3; Count.u64 = 3; Min.u64 = 1; Max.u64 = 1; 
l2gcache_23.GetSXHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.GetSMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 144; SumSQ.u64 = 144; Count.u64 = 144; Min.u64 = 1; Max.u64 = 1; 
l2gcache_23.GetXMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.GetSXMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.GetSMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.GetXMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.GetSXMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.CacheHits : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 155; SumSQ.u64 = 155; Count.u64 = 155; Min.u64 = 1; Max.u64 = 1; 
l2gcache_23.CacheMisses : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 144; SumSQ.u64 = 144; Count.u64 = 144; Min.u64 = 1; Max.u64 = 1; 
l2gcache_23.stateEvent_AckPut_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.evict_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.evict_EInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.evict_EInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_GetS_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 74; SumSQ.u64 = 74; Count.u64 = 74; Min.u64 = 1; Max.u64 = 1; 
l2gcache_23.stateEvent_GetX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 6; SumSQ.u64 = 6; Count.u64 = 6; Min.u64 = 1; Max.u64 = 1; 
l2gcache_23.stateEvent_GetSX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_PutS_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_PutS_EInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_PutE_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_PutE_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_PutE_MInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_PutE_MInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_PutE_EInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_PutE_EInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_PutM_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_PutM_EInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_PutM_EInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_PutX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_PutX_EInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_PutX_EInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_FetchInvX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_FetchInvX_EInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_FetchInvX_EInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_FetchInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_FetchInv_EInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_FetchInv_EInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_ForceInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_ForceInv_EInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_ForceInv_EInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_FetchResp_EInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 3; SumSQ.u64 = 3; Count.u64 = 3; Min.u64 = 1; Max.u64 = 1; 
l2gcache_23.stateEvent_FetchXResp_EInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 71; SumSQ.u64 = 71; Count.u64 = 71; Min.u64 = 1; Max.u64 = 1; 
l2gcache_23.stateEvent_AckInv_EInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 3; SumSQ.u64 = 3; Count.u64 = 3; Min.u64 = 1; Max.u64 = 1; 
l2gcache_23.stateEvent_FlushLine_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_FlushLineInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.eventSent_PutE : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.TotalEventsReceived : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 595; SumSQ.u64 = 595; Count.u64 = 595; Min.u64 = 1; Max.u64 = 1; 
l2gcache_23.TotalEventsReplayed : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 158; SumSQ.u64 = 158; Count.u64 = 158; Min.u64 = 1; Max.u64 = 1; 
l2gcache_23.Put_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.Get_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.AckMove_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.GetS_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.Write_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.GetSX_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.GetSResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.WriteResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.CustomReq_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.CustomResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.CustomAck_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.NULLCMD_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.GetS_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 220; SumSQ.u64 = 220; Count.u64 = 220; Min.u64 = 1; Max.u64 = 1; 
l2gcache_23.GetX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 79; SumSQ.u64 = 79; Count.u64 = 79; Min.u64 = 1; Max.u64 = 1; 
l2gcache_23.GetSX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.Write_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.FlushLine_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.FlushLineInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.FlushAll_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.GetSResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.GetXResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 144; SumSQ.u64 = 144; Count.u64 = 144; Min.u64 = 1; Max.u64 = 1; 
l2gcache_23.WriteResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.FlushLineResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.FlushAllResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.PutS_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.PutM_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.PutE_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.PutX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.Inv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.ForceInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.Fetch_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.FetchInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.FetchInvX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.FetchResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 4; SumSQ.u64 = 4; Count.u64 = 4; Min.u64 = 1; Max.u64 = 1; 
l2gcache_23.FetchXResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 72; SumSQ.u64 = 72; Count.u64 = 72; Min.u64 = 1; Max.u64 = 1; 
l2gcache_23.ForwardFlush_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.AckFlush_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.UnblockFlush_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.NACK_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.AckInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 76; SumSQ.u64 = 76; Count.u64 = 76; Min.u64 = 1; Max.u64 = 1; 
l2gcache_23.AckPut_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.MSHR_occupancy : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 58069; SumSQ.u64 = 2002639; Count.u64 = 172531049; Min.u64 = 0; Max.u64 = 73; 
l2gcache_23.Bank_conflicts : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.default_stat : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.evict_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 144; SumSQ.u64 = 144; Count.u64 = 144; Min.u64 = 1; Max.u64 = 1; 
l2gcache_30.evict_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.evict_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.evict_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.evict_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.evict_SInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.evict_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.evict_MInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.evict_SMInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.evict_MInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.evict_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.evict_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.evict_SBInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_GetS_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 144; SumSQ.u64 = 144; Count.u64 = 144; Min.u64 = 1; Max.u64 = 1; 
l2gcache_30.stateEvent_GetS_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_GetS_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 8; SumSQ.u64 = 8; Count.u64 = 8; Min.u64 = 1; Max.u64 = 1; 
l2gcache_30.stateEvent_GetX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_GetX_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_GetX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 76; SumSQ.u64 = 76; Count.u64 = 76; Min.u64 = 1; Max.u64 = 1; 
l2gcache_30.stateEvent_GetSX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_GetSX_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_GetSX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_GetSResp_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_GetXResp_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 144; SumSQ.u64 = 144; Count.u64 = 144; Min.u64 = 1; Max.u64 = 1; 
l2gcache_30.stateEvent_GetXResp_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_GetXResp_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_GetXResp_SMInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_PutS_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_PutS_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_PutS_MInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_PutS_SInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_PutS_SMInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_PutS_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_PutS_SBInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_PutM_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_PutM_MInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_PutM_MInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_PutX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_PutX_MInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_PutX_MInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_Inv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_Inv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_Inv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_Inv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_Inv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_Inv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_Inv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_FetchInvX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_FetchInvX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_FetchInvX_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_FetchInvX_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_FetchInvX_MInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_FetchInvX_MInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_FetchInvX_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_FetchInvX_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_Fetch_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_Fetch_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_Fetch_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_Fetch_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_Fetch_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_Fetch_SMInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_Fetch_SInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_Fetch_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_Fetch_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_FetchInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_FetchInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_FetchInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_FetchInv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_FetchInv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_FetchInv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_FetchInv_SMInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_FetchInv_MInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_FetchInv_MInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_FetchInv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_FetchInv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_ForceInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_ForceInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_ForceInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_ForceInv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_ForceInv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_ForceInv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_ForceInv_SInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_ForceInv_SMInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_ForceInv_MInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_ForceInv_MInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_ForceInv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_ForceInv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_FetchResp_MInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 4; SumSQ.u64 = 4; Count.u64 = 4; Min.u64 = 1; Max.u64 = 1; 
l2gcache_30.stateEvent_FetchXResp_MInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 4; SumSQ.u64 = 4; Count.u64 = 4; Min.u64 = 1; Max.u64 = 1; 
l2gcache_30.stateEvent_AckInv_MInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 76; SumSQ.u64 = 76; Count.u64 = 76; Min.u64 = 1; Max.u64 = 1; 
l2gcache_30.stateEvent_AckInv_SInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_AckInv_SMInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_AckInv_SBInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_FlushLine_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_FlushLine_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_FlushLine_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_FlushLineInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_FlushLineInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_FlushLineInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_FlushLineResp_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.eventSent_GetS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 144; SumSQ.u64 = 144; Count.u64 = 144; Min.u64 = 1; Max.u64 = 1; 
l2gcache_30.eventSent_GetX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.eventSent_GetSX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.eventSent_Write : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.eventSent_PutS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.eventSent_PutM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.eventSent_AckPut : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.eventSent_FlushLine : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.eventSent_FlushLineInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.eventSent_FlushAll : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.eventSent_ForwardFlush : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.eventSent_FetchResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.eventSent_FetchXResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.eventSent_AckInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.eventSent_NACK : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.eventSent_GetSResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 92; SumSQ.u64 = 92; Count.u64 = 92; Min.u64 = 1; Max.u64 = 1; 
l2gcache_30.eventSent_GetXResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 228; SumSQ.u64 = 228; Count.u64 = 228; Min.u64 = 1; Max.u64 = 1; 
l2gcache_30.eventSent_WriteResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.eventSent_FlushLineResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.eventSent_FlushAllResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.eventSent_AckFlush : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.eventSent_UnblockFlush : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.eventSent_Fetch : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.eventSent_FetchInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 12; SumSQ.u64 = 12; Count.u64 = 12; Min.u64 = 1; Max.u64 = 1; 
l2gcache_30.eventSent_ForceInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.eventSent_FetchInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 72; SumSQ.u64 = 72; Count.u64 = 72; Min.u64 = 1; Max.u64 = 1; 
l2gcache_30.eventSent_Inv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 84; SumSQ.u64 = 84; Count.u64 = 84; Min.u64 = 1; Max.u64 = 1; 
l2gcache_30.eventSent_Put : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.eventSent_Get : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.eventSent_AckMove : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.eventSent_CustomReq : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.eventSent_CustomResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.eventSent_CustomAck : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.latency_GetS_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2766; SumSQ.u64 = 900350; Count.u64 = 12; Min.u64 = 79; Max.u64 = 479; 
l2gcache_30.latency_GetS_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 44536; SumSQ.u64 = 16412014; Count.u64 = 144; Min.u64 = 199; Max.u64 = 596; 
l2gcache_30.latency_GetS_inv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 11857; SumSQ.u64 = 1952671; Count.u64 = 72; Min.u64 = 164; Max.u64 = 166; 
l2gcache_30.latency_GetX_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.latency_GetX_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.latency_GetX_inv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 15506; SumSQ.u64 = 2641634; Count.u64 = 92; Min.u64 = 140; Max.u64 = 244; 
l2gcache_30.latency_GetX_upgrade : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.latency_GetSX_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.latency_GetSX_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.latency_GetSX_inv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.latency_GetSX_upgrade : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.latency_FlushLine : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.latency_FlushLineInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.latency_FlushAll : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.GetSHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 72; SumSQ.u64 = 72; Count.u64 = 72; Min.u64 = 1; Max.u64 = 1; 
l2gcache_30.GetXHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 80; SumSQ.u64 = 80; Count.u64 = 80; Min.u64 = 1; Max.u64 = 1; 
l2gcache_30.GetSXHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.GetSHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 12; SumSQ.u64 = 12; Count.u64 = 12; Min.u64 = 1; Max.u64 = 1; 
l2gcache_30.GetXHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 12; SumSQ.u64 = 12; Count.u64 = 12; Min.u64 = 1; Max.u64 = 1; 
l2gcache_30.GetSXHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.GetSMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 144; SumSQ.u64 = 144; Count.u64 = 144; Min.u64 = 1; Max.u64 = 1; 
l2gcache_30.GetXMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.GetSXMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.GetSMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.GetXMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.GetSXMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.CacheHits : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 176; SumSQ.u64 = 176; Count.u64 = 176; Min.u64 = 1; Max.u64 = 1; 
l2gcache_30.CacheMisses : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 144; SumSQ.u64 = 144; Count.u64 = 144; Min.u64 = 1; Max.u64 = 1; 
l2gcache_30.stateEvent_AckPut_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.evict_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.evict_EInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.evict_EInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_GetS_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 76; SumSQ.u64 = 76; Count.u64 = 76; Min.u64 = 1; Max.u64 = 1; 
l2gcache_30.stateEvent_GetX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 16; SumSQ.u64 = 16; Count.u64 = 16; Min.u64 = 1; Max.u64 = 1; 
l2gcache_30.stateEvent_GetSX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_PutS_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_PutS_EInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_PutE_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_PutE_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_PutE_MInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_PutE_MInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_PutE_EInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_PutE_EInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_PutM_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_PutM_EInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_PutM_EInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_PutX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_PutX_EInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_PutX_EInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_FetchInvX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_FetchInvX_EInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_FetchInvX_EInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_FetchInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_FetchInv_EInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_FetchInv_EInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_ForceInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_ForceInv_EInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_ForceInv_EInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_FetchResp_EInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 8; SumSQ.u64 = 8; Count.u64 = 8; Min.u64 = 1; Max.u64 = 1; 
l2gcache_30.stateEvent_FetchXResp_EInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 68; SumSQ.u64 = 68; Count.u64 = 68; Min.u64 = 1; Max.u64 = 1; 
l2gcache_30.stateEvent_AckInv_EInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 8; SumSQ.u64 = 8; Count.u64 = 8; Min.u64 = 1; Max.u64 = 1; 
l2gcache_30.stateEvent_FlushLine_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_FlushLineInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.eventSent_PutE : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.TotalEventsReceived : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 632; SumSQ.u64 = 632; Count.u64 = 632; Min.u64 = 1; Max.u64 = 1; 
l2gcache_30.TotalEventsReplayed : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 188; SumSQ.u64 = 188; Count.u64 = 188; Min.u64 = 1; Max.u64 = 1; 
l2gcache_30.Put_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.Get_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.AckMove_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.GetS_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.Write_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.GetSX_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.GetSResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.WriteResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.CustomReq_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.CustomResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.CustomAck_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.NULLCMD_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.GetS_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 228; SumSQ.u64 = 228; Count.u64 = 228; Min.u64 = 1; Max.u64 = 1; 
l2gcache_30.GetX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 92; SumSQ.u64 = 92; Count.u64 = 92; Min.u64 = 1; Max.u64 = 1; 
l2gcache_30.GetSX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.Write_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.FlushLine_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.FlushLineInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.FlushAll_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.GetSResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.GetXResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 144; SumSQ.u64 = 144; Count.u64 = 144; Min.u64 = 1; Max.u64 = 1; 
l2gcache_30.WriteResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.FlushLineResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.FlushAllResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.PutS_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.PutM_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.PutE_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.PutX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.Inv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.ForceInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.Fetch_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.FetchInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.FetchInvX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.FetchResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 12; SumSQ.u64 = 12; Count.u64 = 12; Min.u64 = 1; Max.u64 = 1; 
l2gcache_30.FetchXResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 72; SumSQ.u64 = 72; Count.u64 = 72; Min.u64 = 1; Max.u64 = 1; 
l2gcache_30.ForwardFlush_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.AckFlush_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.UnblockFlush_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.NACK_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.AckInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 84; SumSQ.u64 = 84; Count.u64 = 84; Min.u64 = 1; Max.u64 = 1; 
l2gcache_30.AckPut_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.MSHR_occupancy : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 63741; SumSQ.u64 = 2303451; Count.u64 = 172531049; Min.u64 = 0; Max.u64 = 76; 
l2gcache_30.Bank_conflicts : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.default_stat : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.evict_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 144; SumSQ.u64 = 144; Count.u64 = 144; Min.u64 = 1; Max.u64 = 1; 
l2gcache_31.evict_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.evict_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.evict_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.evict_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.evict_SInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.evict_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.evict_MInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.evict_SMInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.evict_MInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.evict_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.evict_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.evict_SBInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_GetS_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 144; SumSQ.u64 = 144; Count.u64 = 144; Min.u64 = 1; Max.u64 = 1; 
l2gcache_31.stateEvent_GetS_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_GetS_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
l2gcache_31.stateEvent_GetX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_GetX_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_GetX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 73; SumSQ.u64 = 73; Count.u64 = 73; Min.u64 = 1; Max.u64 = 1; 
l2gcache_31.stateEvent_GetSX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_GetSX_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_GetSX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_GetSResp_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_GetXResp_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 144; SumSQ.u64 = 144; Count.u64 = 144; Min.u64 = 1; Max.u64 = 1; 
l2gcache_31.stateEvent_GetXResp_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_GetXResp_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_GetXResp_SMInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_PutS_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_PutS_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_PutS_MInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_PutS_SInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_PutS_SMInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_PutS_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_PutS_SBInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_PutM_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_PutM_MInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_PutM_MInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_PutX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_PutX_MInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_PutX_MInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_Inv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_Inv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_Inv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_Inv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_Inv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_Inv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_Inv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_FetchInvX_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_FetchInvX_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_FetchInvX_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_FetchInvX_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_FetchInvX_MInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_FetchInvX_MInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_FetchInvX_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_FetchInvX_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_Fetch_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_Fetch_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_Fetch_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_Fetch_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_Fetch_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_Fetch_SMInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_Fetch_SInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_Fetch_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_Fetch_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_FetchInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_FetchInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_FetchInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_FetchInv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_FetchInv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_FetchInv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_FetchInv_SMInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_FetchInv_MInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_FetchInv_MInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_FetchInv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_FetchInv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_ForceInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_ForceInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_ForceInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_ForceInv_IS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_ForceInv_IM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_ForceInv_SM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_ForceInv_SInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_ForceInv_SMInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_ForceInv_MInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_ForceInv_MInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_ForceInv_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_ForceInv_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_FetchResp_MInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; Min.u64 = 1; Max.u64 = 1; 
l2gcache_31.stateEvent_FetchXResp_MInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; Min.u64 = 1; Max.u64 = 1; 
l2gcache_31.stateEvent_AckInv_MInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 73; SumSQ.u64 = 73; Count.u64 = 73; Min.u64 = 1; Max.u64 = 1; 
l2gcache_31.stateEvent_AckInv_SInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_AckInv_SMInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_AckInv_SBInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_FlushLine_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_FlushLine_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_FlushLine_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_FlushLineInv_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_FlushLineInv_S : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_FlushLineInv_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_FlushLineResp_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.eventSent_GetS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 144; SumSQ.u64 = 144; Count.u64 = 144; Min.u64 = 1; Max.u64 = 1; 
l2gcache_31.eventSent_GetX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.eventSent_GetSX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.eventSent_Write : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.eventSent_PutS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.eventSent_PutM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.eventSent_AckPut : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.eventSent_FlushLine : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.eventSent_FlushLineInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.eventSent_FlushAll : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.eventSent_ForwardFlush : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.eventSent_FetchResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.eventSent_FetchXResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.eventSent_AckInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.eventSent_NACK : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.eventSent_GetSResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 75; SumSQ.u64 = 75; Count.u64 = 75; Min.u64 = 1; Max.u64 = 1; 
l2gcache_31.eventSent_GetXResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 218; SumSQ.u64 = 218; Count.u64 = 218; Min.u64 = 1; Max.u64 = 1; 
l2gcache_31.eventSent_WriteResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.eventSent_FlushLineResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.eventSent_FlushAllResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.eventSent_AckFlush : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.eventSent_UnblockFlush : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.eventSent_Fetch : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.eventSent_FetchInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
l2gcache_31.eventSent_ForceInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.eventSent_FetchInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 72; SumSQ.u64 = 72; Count.u64 = 72; Min.u64 = 1; Max.u64 = 1; 
l2gcache_31.eventSent_Inv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 74; SumSQ.u64 = 74; Count.u64 = 74; Min.u64 = 1; Max.u64 = 1; 
l2gcache_31.eventSent_Put : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.eventSent_Get : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.eventSent_AckMove : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.eventSent_CustomReq : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.eventSent_CustomResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.eventSent_CustomAck : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.latency_GetS_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 450; SumSQ.u64 = 138242; Count.u64 = 2; Min.u64 = 89; Max.u64 = 361; 
l2gcache_31.latency_GetS_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 41874; SumSQ.u64 = 14345570; Count.u64 = 144; Min.u64 = 199; Max.u64 = 593; 
l2gcache_31.latency_GetS_inv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 11847; SumSQ.u64 = 1949373; Count.u64 = 72; Min.u64 = 164; Max.u64 = 166; 
l2gcache_31.latency_GetX_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.latency_GetX_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.latency_GetX_inv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 12368; SumSQ.u64 = 2040974; Count.u64 = 75; Min.u64 = 154; Max.u64 = 200; 
l2gcache_31.latency_GetX_upgrade : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.latency_GetSX_hit : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.latency_GetSX_miss : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.latency_GetSX_inv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.latency_GetSX_upgrade : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.latency_FlushLine : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.latency_FlushLineInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.latency_FlushAll : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.GetSHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 72; SumSQ.u64 = 72; Count.u64 = 72; Min.u64 = 1; Max.u64 = 1; 
l2gcache_31.GetXHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 73; SumSQ.u64 = 73; Count.u64 = 73; Min.u64 = 1; Max.u64 = 1; 
l2gcache_31.GetSXHit_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.GetSHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
l2gcache_31.GetXHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
l2gcache_31.GetSXHit_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.GetSMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 144; SumSQ.u64 = 144; Count.u64 = 144; Min.u64 = 1; Max.u64 = 1; 
l2gcache_31.GetXMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.GetSXMiss_Arrival : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.GetSMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.GetXMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.GetSXMiss_Blocked : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.CacheHits : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 149; SumSQ.u64 = 149; Count.u64 = 149; Min.u64 = 1; Max.u64 = 1; 
l2gcache_31.CacheMisses : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 144; SumSQ.u64 = 144; Count.u64 = 144; Min.u64 = 1; Max.u64 = 1; 
l2gcache_31.stateEvent_AckPut_I : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.evict_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.evict_EInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.evict_EInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_GetS_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 72; SumSQ.u64 = 72; Count.u64 = 72; Min.u64 = 1; Max.u64 = 1; 
l2gcache_31.stateEvent_GetX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
l2gcache_31.stateEvent_GetSX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_PutS_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_PutS_EInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_PutE_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_PutE_M : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_PutE_MInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_PutE_MInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_PutE_EInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_PutE_EInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_PutM_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_PutM_EInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_PutM_EInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_PutX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_PutX_EInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_PutX_EInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_FetchInvX_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_FetchInvX_EInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_FetchInvX_EInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_FetchInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_FetchInv_EInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_FetchInv_EInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_ForceInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_ForceInv_EInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_ForceInv_EInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_FetchResp_EInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; Min.u64 = 1; Max.u64 = 1; 
l2gcache_31.stateEvent_FetchXResp_EInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 71; SumSQ.u64 = 71; Count.u64 = 71; Min.u64 = 1; Max.u64 = 1; 
l2gcache_31.stateEvent_AckInv_EInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; Min.u64 = 1; Max.u64 = 1; 
l2gcache_31.stateEvent_FlushLine_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_FlushLineInv_E : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.eventSent_PutE : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.TotalEventsReceived : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 585; SumSQ.u64 = 585; Count.u64 = 585; Min.u64 = 1; Max.u64 = 1; 
l2gcache_31.TotalEventsReplayed : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 151; SumSQ.u64 = 151; Count.u64 = 151; Min.u64 = 1; Max.u64 = 1; 
l2gcache_31.Put_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.Get_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.AckMove_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.GetS_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.Write_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.GetSX_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.GetSResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.WriteResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.CustomReq_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.CustomResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.CustomAck_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.NULLCMD_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.GetS_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 218; SumSQ.u64 = 218; Count.u64 = 218; Min.u64 = 1; Max.u64 = 1; 
l2gcache_31.GetX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 75; SumSQ.u64 = 75; Count.u64 = 75; Min.u64 = 1; Max.u64 = 1; 
l2gcache_31.GetSX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.Write_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.FlushLine_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.FlushLineInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.FlushAll_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.GetSResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.GetXResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 144; SumSQ.u64 = 144; Count.u64 = 144; Min.u64 = 1; Max.u64 = 1; 
l2gcache_31.WriteResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.FlushLineResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.FlushAllResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.PutS_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.PutM_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.PutE_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.PutX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.Inv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.ForceInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.Fetch_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.FetchInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.FetchInvX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.FetchResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
l2gcache_31.FetchXResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 72; SumSQ.u64 = 72; Count.u64 = 72; Min.u64 = 1; Max.u64 = 1; 
l2gcache_31.ForwardFlush_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.AckFlush_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.UnblockFlush_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.NACK_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.AckInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 74; SumSQ.u64 = 74; Count.u64 = 74; Min.u64 = 1; Max.u64 = 1; 
l2gcache_31.AckPut_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.MSHR_occupancy : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 56809; SumSQ.u64 = 1909273; Count.u64 = 172531049; Min.u64 = 0; Max.u64 = 73; 
l2gcache_31.Bank_conflicts : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
dmaEngine:mmio_iface:lowlink.packet_latency : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 601; SumSQ.u64 = 3461; Count.u64 = 105; Min.u64 = 5; Max.u64 = 6; 
dmaEngine:mmio_iface:lowlink.send_bit_count : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 60480; SumSQ.u64 = 34836480; Count.u64 = 105; Min.u64 = 576; Max.u64 = 576; 
dmaEngine:mmio_iface:lowlink.output_port_stalls : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
dmaEngine:mmio_iface:lowlink.idle_time : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 6637562560; SumSQ.u64 = 12584224733402327584; Count.u64 = 105; Min.u64 = 10720; Max.u64 = 5560900420; 
node0.chiprtr.send_bit_count.port0 : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 14964096; SumSQ.u64 = 8124948480; Count.u64 = 39390; Min.u64 = 64; Max.u64 = 576; 
node0.chiprtr.send_packet_count.port0 : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 39390; SumSQ.u64 = 39390; Count.u64 = 39390; Min.u64 = 1; Max.u64 = 1; 
node0.chiprtr.output_port_stalls.port0 : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.chiprtr.idle_time.port0 : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 119105511920; SumSQ.u64 = 3247254284611945600; Count.u64 = 24153; Min.u64 = 3000; Max.u64 = 1048849920; 
node0.chiprtr.width_adj_count.port0 : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.chiprtr.send_bit_count.port1 : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 5288832; SumSQ.u64 = 2493022208; Count.u64 = 24117; Min.u64 = 64; Max.u64 = 576; 
node0.chiprtr.send_packet_count.port1 : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 24117; SumSQ.u64 = 24117; Count.u64 = 24117; Min.u64 = 1; Max.u64 = 1; 
node0.chiprtr.output_port_stalls.port1 : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.chiprtr.idle_time.port1 : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 119149498160; SumSQ.u64 = 2381334167867708800; Count.u64 = 23880; Min.u64 = 3000; Max.u64 = 831935520; 
node0.chiprtr.width_adj_count.port1 : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.chiprtr.send_bit_count.port2 : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 69760; SumSQ.u64 = 35823616; Count.u64 = 202; Min.u64 = 64; Max.u64 = 576; 
node0.chiprtr.send_packet_count.port2 : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 202; SumSQ.u64 = 202; Count.u64 = 202; Min.u64 = 1; Max.u64 = 1; 
node0.chiprtr.output_port_stalls.port2 : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.chiprtr.idle_time.port2 : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 119218373360; SumSQ.u64 = 3693527307753691392; Count.u64 = 203; Min.u64 = 40320; Max.u64 = 112534538480; 
node0.chiprtr.width_adj_count.port2 : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.chiprtr.send_bit_count.port3 : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 60480; SumSQ.u64 = 34836480; Count.u64 = 105; Min.u64 = 576; Max.u64 = 576; 
node0.chiprtr.send_packet_count.port3 : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 105; SumSQ.u64 = 105; Count.u64 = 105; Min.u64 = 1; Max.u64 = 1; 
node0.chiprtr.output_port_stalls.port3 : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.chiprtr.idle_time.port3 : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 119218652720; SumSQ.u64 = 3724315997191080192; Count.u64 = 106; Min.u64 = 97920; Max.u64 = 112534668080; 
node0.chiprtr.width_adj_count.port3 : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.chiprtr.send_bit_count.port4 : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 14291584; SumSQ.u64 = 6809067520; Count.u64 = 63410; Min.u64 = 64; Max.u64 = 576; 
node0.chiprtr.send_packet_count.port4 : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 63410; SumSQ.u64 = 63410; Count.u64 = 63410; Min.u64 = 1; Max.u64 = 1; 
node0.chiprtr.output_port_stalls.port4 : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.chiprtr.idle_time.port4 : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 119036334320; SumSQ.u64 = 2376789729345452800; Count.u64 = 47062; Min.u64 = 3000; Max.u64 = 831935520; 
node0.chiprtr.width_adj_count.port4 : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.chiprtr.xbar_stalls.port0 : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 87; SumSQ.u64 = 87; Count.u64 = 87; Min.u64 = 1; Max.u64 = 1; 
node0.chiprtr.xbar_stalls.port1 : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 19; SumSQ.u64 = 19; Count.u64 = 19; Min.u64 = 1; Max.u64 = 1; 
node0.chiprtr.xbar_stalls.port2 : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.chiprtr.xbar_stalls.port3 : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.chiprtr.xbar_stalls.port4 : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.chiprtr.xbar_stalls.port5 : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.dirctrl:highlink.packet_latency : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 380096; SumSQ.u64 = 2392278; Count.u64 = 63410; Min.u64 = 2; Max.u64 = 18; 
node0.dirctrl:highlink.send_bit_count : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 20240512; SumSQ.u64 = 10616381440; Count.u64 = 63410; Min.u64 = 64; Max.u64 = 576; 
node0.dirctrl:highlink.output_port_stalls : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.dirctrl:highlink.idle_time : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 118803399080; SumSQ.u64 = 2375497478308264000; Count.u64 = 47649; Min.u64 = 80; Max.u64 = 831926200; 
node0.dirctrl.default_stat : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.dirctrl.replacement_request_latency : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 10612; SumSQ.u64 = 21224; Count.u64 = 5306; Min.u64 = 2; Max.u64 = 2; 
node0.dirctrl.get_request_latency : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 754005; SumSQ.u64 = 21535421; Count.u64 = 34901; Min.u64 = 2; Max.u64 = 57; 
node0.dirctrl.directory_cache_hits : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 40206; SumSQ.u64 = 40206; Count.u64 = 40206; Min.u64 = 1; Max.u64 = 1; 
node0.dirctrl.mshr_hits : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.dirctrl.GetX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 24311; SumSQ.u64 = 24311; Count.u64 = 24311; Min.u64 = 1; Max.u64 = 1; 
node0.dirctrl.GetS_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 10589; SumSQ.u64 = 10589; Count.u64 = 10589; Min.u64 = 1; Max.u64 = 1; 
node0.dirctrl.GetSX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; Min.u64 = 1; Max.u64 = 1; 
node0.dirctrl.Write_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.dirctrl.PutM_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 4033; SumSQ.u64 = 4033; Count.u64 = 4033; Min.u64 = 1; Max.u64 = 1; 
node0.dirctrl.PutX_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.dirctrl.PutE_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.dirctrl.PutS_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 1273; SumSQ.u64 = 1273; Count.u64 = 1273; Min.u64 = 1; Max.u64 = 1; 
node0.dirctrl.NACK_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.dirctrl.FetchResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 4660; SumSQ.u64 = 4660; Count.u64 = 4660; Min.u64 = 1; Max.u64 = 1; 
node0.dirctrl.FetchXResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 10021; SumSQ.u64 = 10021; Count.u64 = 10021; Min.u64 = 1; Max.u64 = 1; 
node0.dirctrl.GetSResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.dirctrl.GetXResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 11620; SumSQ.u64 = 11620; Count.u64 = 11620; Min.u64 = 1; Max.u64 = 1; 
node0.dirctrl.WriteResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.dirctrl.ForceInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.dirctrl.FetchInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.dirctrl.AckInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 8522; SumSQ.u64 = 8522; Count.u64 = 8522; Min.u64 = 1; Max.u64 = 1; 
node0.dirctrl.AckFlush_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.dirctrl.FlushLine_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.dirctrl.FlushLineInv_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.dirctrl.FlushAll_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.dirctrl.FlushLineResp_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.dirctrl.GetS_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.dirctrl.Write_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.dirctrl.GetSX_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.dirctrl.GetSResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.dirctrl.WriteResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.dirctrl.CustomReq_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.dirctrl.CustomResp_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.dirctrl.CustomAck_uncache_recv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.dirctrl.eventSent_GetS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 568; SumSQ.u64 = 568; Count.u64 = 568; Min.u64 = 1; Max.u64 = 1; 
node0.dirctrl.eventSent_GetX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 11050; SumSQ.u64 = 11050; Count.u64 = 11050; Min.u64 = 1; Max.u64 = 1; 
node0.dirctrl.eventSent_GetSX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; Min.u64 = 1; Max.u64 = 1; 
node0.dirctrl.eventSent_Write : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.dirctrl.eventSent_PutM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 18714; SumSQ.u64 = 18714; Count.u64 = 18714; Min.u64 = 1; Max.u64 = 1; 
node0.dirctrl.eventSent_Inv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 8522; SumSQ.u64 = 8522; Count.u64 = 8522; Min.u64 = 1; Max.u64 = 1; 
node0.dirctrl.eventSent_FetchInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 4660; SumSQ.u64 = 4660; Count.u64 = 4660; Min.u64 = 1; Max.u64 = 1; 
node0.dirctrl.eventSent_FetchInvX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 10021; SumSQ.u64 = 10021; Count.u64 = 10021; Min.u64 = 1; Max.u64 = 1; 
node0.dirctrl.eventSent_ForceInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.dirctrl.eventSent_ForwardFlush : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.dirctrl.eventSent_NACK : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.dirctrl.eventSent_GetSResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 10022; SumSQ.u64 = 10022; Count.u64 = 10022; Min.u64 = 1; Max.u64 = 1; 
node0.dirctrl.eventSent_GetXResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 24879; SumSQ.u64 = 24879; Count.u64 = 24879; Min.u64 = 1; Max.u64 = 1; 
node0.dirctrl.eventSent_WriteResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.dirctrl.eventSent_FetchResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.dirctrl.eventSent_AckInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.dirctrl.eventSent_AckPut : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 5306; SumSQ.u64 = 5306; Count.u64 = 5306; Min.u64 = 1; Max.u64 = 1; 
node0.dirctrl.eventSent_FlushLine : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.dirctrl.eventSent_FlushLineInv : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.dirctrl.eventSent_FlushLineResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.dirctrl.eventSent_FlushAllResp : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.dirctrl.eventSent_UnblockFlush : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.dirctrl.eventSent_read_directory_entry : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; Min.u64 = 1; Max.u64 = 1; 
node0.dirctrl.eventSent_write_directory_entry : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 247; SumSQ.u64 = 247; Count.u64 = 247; Min.u64 = 1; Max.u64 = 1; 
node0.dirctrl.MSHR_occupancy : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 684203; SumSQ.u64 = 716889; Count.u64 = 119218932; Min.u64 = 0; Max.u64 = 5; 
node0.memory.requests_received_GetS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 569; SumSQ.u64 = 569; Count.u64 = 569; Min.u64 = 1; Max.u64 = 1; 
node0.memory.requests_received_GetSX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; Min.u64 = 1; Max.u64 = 1; 
node0.memory.requests_received_GetX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 11050; SumSQ.u64 = 11050; Count.u64 = 11050; Min.u64 = 1; Max.u64 = 1; 
node0.memory.requests_received_Write : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.memory.requests_received_PutM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 18714; SumSQ.u64 = 18714; Count.u64 = 18714; Min.u64 = 1; Max.u64 = 1; 
node0.memory.outstanding_requests : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 91002; SumSQ.u64 = 91012; Count.u64 = 274066563; Min.u64 = 0; Max.u64 = 2; 
node0.memory.latency_GetS : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 1707; SumSQ.u64 = 5121; Count.u64 = 569; Min.u64 = 3; Max.u64 = 3; 
node0.memory.latency_GetSX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 3; SumSQ.u64 = 9; Count.u64 = 1; Min.u64 = 3; Max.u64 = 3; 
node0.memory.latency_GetX : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 33150; SumSQ.u64 = 99450; Count.u64 = 11050; Min.u64 = 3; Max.u64 = 3; 
node0.memory.latency_Write : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.memory.latency_PutM : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 56142; SumSQ.u64 = 168426; Count.u64 = 18714; Min.u64 = 3; Max.u64 = 3; 
node0.memory.cycles_with_issue : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 30334; SumSQ.u64 = 30334; Count.u64 = 30334; Min.u64 = 1; Max.u64 = 1; 
node0.memory.cycles_attempted_issue_but_rejected : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
node0.memory.total_cycles : Accumulator : SimTime = 119218955120; Rank = 0; Sum.u64 = 274066563; SumSQ.u64 = 75112480954632969; Count.u64 = 1; Min.u64 = 274066563; Max.u64 = 274066563; 
