

================================================================
== Vitis HLS Report for 'exp_generic_double_s'
================================================================
* Date:           Thu Jan 15 17:49:09 2026

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        PBDHLS
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtex7
* Target device:  xc7vx485t-ffg1157-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  20.00 ns|  14.489 ns|     5.40 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        9|        9|  0.180 us|  0.180 us|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     1|       -|       -|    -|
|Expression       |        -|     -|       0|    2512|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     5|       0|     129|    -|
|Memory           |        5|     -|       0|       0|    -|
|Multiplexer      |        -|     -|       -|       -|    -|
|Register         |        -|     -|    1129|     288|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        5|     6|    1129|    2929|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     2060|  2800|  607200|  303600|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |       ~0|    ~0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+-----------------------+---------+----+---+----+-----+
    |         Instance         |         Module        | BRAM_18K| DSP| FF| LUT| URAM|
    +--------------------------+-----------------------+---------+----+---+----+-----+
    |mul_13s_71s_71_1_1_U1     |mul_13s_71s_71_1_1     |        0|   2|  0|  66|    0|
    |mul_43ns_36ns_79_1_1_U2   |mul_43ns_36ns_79_1_1   |        0|   1|  0|  20|    0|
    |mul_49ns_44ns_93_1_1_U3   |mul_49ns_44ns_93_1_1   |        0|   1|  0|  21|    0|
    |mul_50ns_50ns_100_1_1_U4  |mul_50ns_50ns_100_1_1  |        0|   1|  0|  22|    0|
    +--------------------------+-----------------------+---------+----+---+----+-----+
    |Total                     |                       |        0|   5|  0| 129|    0|
    +--------------------------+-----------------------+---------+----+---+----+-----+

    * DSP: 
    +-----------------------------------+--------------------------------+--------------+
    |              Instance             |             Module             |  Expression  |
    +-----------------------------------+--------------------------------+--------------+
    |mac_muladd_16s_16ns_19s_31_4_1_U5  |mac_muladd_16s_16ns_19s_31_4_1  |  i0 + i1 * i2|
    +-----------------------------------+--------------------------------+--------------+

    * Memory: 
    +-----------------------------------------------------------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |                              Memory                             |                                      Module                                      | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------------------------------------------------------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V_U  |exp_generic_double_s_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_arbkb  |        2|  0|   0|    0|   256|   58|     1|        14848|
    |table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_U    |exp_generic_double_s_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_arradEe  |        2|  0|   0|    0|   256|   42|     1|        10752|
    |table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_U    |exp_generic_double_s_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_arracud  |        1|  0|   0|    0|   256|   26|     1|         6656|
    +-----------------------------------------------------------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total                                                            |                                                                                  |        5|  0|   0|    0|   768|  126|     3|        32256|
    +-----------------------------------------------------------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+-----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+-----+------------+------------+
    |add_ln1146_1_fu_888_p2     |         +|   0|  0|  112|         105|         105|
    |add_ln1146_2_fu_894_p2     |         +|   0|  0|  113|         106|         106|
    |add_ln657_2_fu_785_p2      |         +|   0|  0|   51|          44|          44|
    |add_ln657_fu_701_p2        |         +|   0|  0|   43|          36|          36|
    |exp_Z1P_m_1_l_V_fu_795_p2  |         +|   0|  0|   59|          52|          52|
    |exp_Z2P_m_1_V_fu_717_p2    |         +|   0|  0|   51|          44|          44|
    |m_exp_fu_321_p2            |         +|   0|  0|   19|          12|          11|
    |out_exp_V_fu_994_p2        |         +|   0|  0|   18|          11|          10|
    |r_exp_V_fu_908_p2          |         +|   0|  0|   20|          13|           2|
    |ret_V_11_fu_821_p2         |         +|   0|  0|   65|          58|           5|
    |ret_V_6_fu_882_p2          |         +|   0|  0|  114|         107|         107|
    |ret_V_9_fu_658_p2          |         +|   0|  0|   43|          36|          36|
    |ret_V_fu_531_p2            |         +|   0|  0|   20|          13|           1|
    |e_frac_V_1_fu_335_p2       |         -|   0|  0|   61|           1|          54|
    |m_diff_V_fu_580_p2         |         -|   0|  0|   66|          59|          59|
    |sub_ln1311_fu_369_p2       |         -|   0|  0|   18|          10|          11|
    |and_ln18_fu_1137_p2        |       and|   0|  0|    2|           1|           1|
    |and_ln338_1_fu_1075_p2     |       and|   0|  0|    2|           1|           1|
    |and_ln338_fu_1026_p2       |       and|   0|  0|    2|           1|           1|
    |and_ln840_fu_1036_p2       |       and|   0|  0|    2|           1|           1|
    |sel_tmp23_fu_1103_p2       |       and|   0|  0|    2|           1|           1|
    |sel_tmp7_fu_1048_p2        |       and|   0|  0|    2|           1|           1|
    |tmp27_fu_1097_p2           |       and|   0|  0|    2|           1|           1|
    |x_is_NaN_fu_299_p2         |       and|   0|  0|    2|           1|           1|
    |x_is_inf_fu_311_p2         |       and|   0|  0|    2|           1|           1|
    |x_is_pinf_fu_1114_p2       |       and|   0|  0|    2|           1|           1|
    |r_V_4_fu_435_p2            |      ashr|   0|  0|  182|          64|          64|
    |r_V_fu_395_p2              |      ashr|   0|  0|  210|          71|          71|
    |icmp_ln1453_fu_489_p2      |      icmp|   0|  0|   31|          71|          71|
    |icmp_ln18_fu_293_p2        |      icmp|   0|  0|   24|          52|           1|
    |icmp_ln209_fu_287_p2       |      icmp|   0|  0|   11|          11|           2|
    |icmp_ln338_fu_467_p2       |      icmp|   0|  0|   12|          12|           1|
    |icmp_ln805_fu_525_p2       |      icmp|   0|  0|   13|          18|           1|
    |icmp_ln824_fu_305_p2       |      icmp|   0|  0|   24|          52|           1|
    |icmp_ln840_fu_930_p2       |      icmp|   0|  0|    8|           3|           1|
    |icmp_ln844_fu_956_p2       |      icmp|   0|  0|   12|          13|          11|
    |or_ln18_fu_1016_p2         |        or|   0|  0|    2|           1|           1|
    |or_ln214_fu_1119_p2        |        or|   0|  0|    2|           1|           1|
    |or_ln338_fu_936_p2         |        or|   0|  0|    2|           1|           1|
    |or_ln840_1_fu_1080_p2      |        or|   0|  0|    2|           1|           1|
    |or_ln840_2_fu_1091_p2      |        or|   0|  0|    2|           1|           1|
    |or_ln840_fu_1042_p2        |        or|   0|  0|    2|           1|           1|
    |ap_return                  |    select|   0|  0|   64|           1|           1|
    |r_V_13_fu_407_p3           |    select|   0|  0|   71|           1|          71|
    |r_exp_V_2_fu_913_p3        |    select|   0|  0|   13|           1|          13|
    |ret_V_8_fu_545_p3          |    select|   0|  0|   13|           1|          13|
    |sel_tmp8_fu_1054_p3        |    select|   0|  0|   64|           1|          64|
    |select_ln1322_fu_473_p3    |    select|   0|  0|   64|           1|          64|
    |select_ln18_1_fu_1142_p3   |    select|   0|  0|   64|           1|          64|
    |select_ln18_fu_1062_p3     |    select|   0|  0|   64|           1|          63|
    |select_ln214_fu_1124_p3    |    select|   0|  0|   63|           1|          63|
    |select_ln253_fu_341_p3     |    select|   0|  0|   54|           1|          54|
    |select_ln344_fu_948_p3     |    select|   0|  0|   63|           1|           1|
    |select_ln804_fu_537_p3     |    select|   0|  0|   13|           1|          13|
    |tmp_24_fu_982_p3           |    select|   0|  0|   52|           1|          52|
    |ush_fu_379_p3              |    select|   0|  0|   12|           1|          12|
    |r_V_1_fu_401_p2            |       shl|   0|  0|  210|          71|          71|
    |r_V_3_fu_429_p2            |       shl|   0|  0|  182|          64|          64|
    |ap_enable_pp0              |       xor|   0|  0|    2|           1|           2|
    |xor_ln18_1_fu_1132_p2      |       xor|   0|  0|    2|           1|           2|
    |xor_ln18_fu_1020_p2        |       xor|   0|  0|    2|           1|           2|
    |xor_ln338_1_fu_1069_p2     |       xor|   0|  0|    2|           1|           2|
    |xor_ln338_fu_1031_p2       |       xor|   0|  0|    2|           1|           2|
    |xor_ln840_fu_1085_p2       |       xor|   0|  0|    2|           1|           2|
    |xor_ln964_fu_1109_p2       |       xor|   0|  0|    2|           1|           2|
    +---------------------------+----------+----+---+-----+------------+------------+
    |Total                      |          |   0|  0| 2512|        1246|        1620|
    +---------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    +------------------------------------+----+----+-----+-----------+
    |                Name                | FF | LUT| Bits| Const Bits|
    +------------------------------------+----+----+-----+-----------+
    |Z2_V_reg_1237                       |   8|   0|    8|          0|
    |Z3_V_reg_1244                       |   8|   0|    8|          0|
    |Z3_V_reg_1244_pp0_iter5_reg         |   8|   0|    8|          0|
    |Z4_ind_reg_1255                     |   8|   0|    8|          0|
    |Z4_reg_1250                         |  35|   0|   35|          0|
    |Z4_reg_1250_pp0_iter5_reg           |  35|   0|   35|          0|
    |add_ln657_reg_1280                  |  36|   0|   36|          0|
    |ap_CS_fsm                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9             |   1|   0|    1|          0|
    |exp_Z1P_m_1_V_reg_1295              |  50|   0|   50|          0|
    |exp_Z1_V_reg_1290                   |  58|   0|   58|          0|
    |exp_Z1_hi_V_reg_1300                |  50|   0|   50|          0|
    |icmp_ln1453_reg_1215                |   1|   0|    1|          0|
    |icmp_ln338_reg_1207                 |   1|   0|    1|          0|
    |m_diff_hi_V_reg_1232                |   8|   0|    8|          0|
    |m_diff_hi_V_reg_1232_pp0_iter5_reg  |   8|   0|    8|          0|
    |p_Result_11_reg_1192                |   1|   0|    1|          0|
    |p_Result_11_reg_1192_pp0_iter1_reg  |   1|   0|    1|          0|
    |p_Result_9_reg_1167                 |   1|   0|    1|          0|
    |ret_V_10_reg_1275                   |  34|   0|   43|          9|
    |ret_V_8_reg_1225                    |  13|   0|   13|          0|
    |sel_tmp23_reg_1310                  |   1|   0|    1|          0|
    |select_ln18_reg_1305                |  63|   0|   64|          1|
    |select_ln253_reg_1187               |  54|   0|   54|          0|
    |trunc_ln657_reg_1202                |  59|   0|   59|          0|
    |x_is_NaN_reg_1172                   |   1|   0|    1|          0|
    |x_is_inf_reg_1180                   |   1|   0|    1|          0|
    |Z2_V_reg_1237                       |  64|  32|    8|          0|
    |icmp_ln1453_reg_1215                |  64|  32|    1|          0|
    |icmp_ln338_reg_1207                 |  64|  32|    1|          0|
    |p_Result_9_reg_1167                 |  64|  32|    1|          0|
    |ret_V_8_reg_1225                    |  64|  32|   13|          0|
    |select_ln253_reg_1187               |  64|  32|   54|          0|
    |trunc_ln657_reg_1202                |  64|  32|   59|          0|
    |x_is_NaN_reg_1172                   |  64|  32|    1|          0|
    |x_is_inf_reg_1180                   |  64|  32|    1|          0|
    +------------------------------------+----+----+-----+-----------+
    |Total                               |1129| 288|  702|         10|
    +------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+---------------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+-----------+-----+-----+------------+---------------------+--------------+
|ap_clk     |   in|    1|  ap_ctrl_hs|  exp_generic<double>|  return value|
|ap_rst     |   in|    1|  ap_ctrl_hs|  exp_generic<double>|  return value|
|ap_start   |   in|    1|  ap_ctrl_hs|  exp_generic<double>|  return value|
|ap_done    |  out|    1|  ap_ctrl_hs|  exp_generic<double>|  return value|
|ap_idle    |  out|    1|  ap_ctrl_hs|  exp_generic<double>|  return value|
|ap_ready   |  out|    1|  ap_ctrl_hs|  exp_generic<double>|  return value|
|ap_ce      |   in|    1|  ap_ctrl_hs|  exp_generic<double>|  return value|
|ap_return  |  out|   64|  ap_ctrl_hs|  exp_generic<double>|  return value|
|x          |   in|   64|     ap_none|                    x|        scalar|
+-----------+-----+-----+------------+---------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 10


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 1
  Pipeline-0 : II = 1, D = 10, States = { 1 2 3 4 5 6 7 8 9 10 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 8.35>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%x_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %x" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_exp_.h:185]   --->   Operation 11 'read' 'x_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%data_V = bitcast i64 %x_read" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:483]   --->   Operation 12 'bitcast' 'data_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_Result_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %data_V, i32 63"   --->   Operation 13 'bitselect' 'p_Result_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%tmp_22 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data_V, i32 52, i32 62"   --->   Operation 14 'partselect' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%tmp_23 = trunc i64 %data_V"   --->   Operation 15 'trunc' 'tmp_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (1.23ns)   --->   "%icmp_ln209 = icmp_eq  i11 %tmp_22, i11 2047" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_exp_.h:209]   --->   Operation 16 'icmp' 'icmp_ln209' <Predicate = true> <Delay = 1.23> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (1.73ns)   --->   "%icmp_ln18 = icmp_ne  i52 %tmp_23, i52 0" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18]   --->   Operation 17 'icmp' 'icmp_ln18' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.61ns)   --->   "%x_is_NaN = and i1 %icmp_ln209, i1 %icmp_ln18" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18]   --->   Operation 18 'and' 'x_is_NaN' <Predicate = true> <Delay = 0.61> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (1.73ns)   --->   "%icmp_ln824 = icmp_eq  i52 %tmp_23, i52 0"   --->   Operation 19 'icmp' 'icmp_ln824' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.61ns)   --->   "%x_is_inf = and i1 %icmp_ln209, i1 %icmp_ln824" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isinf.h:18]   --->   Operation 20 'and' 'x_is_inf' <Predicate = true> <Delay = 0.61> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln510 = zext i11 %tmp_22" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:510]   --->   Operation 21 'zext' 'zext_ln510' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (1.46ns)   --->   "%m_exp = add i12 %zext_ln510, i12 3073" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:510]   --->   Operation 22 'add' 'm_exp' <Predicate = true> <Delay = 1.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%p_Result_10 = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i2.i52, i2 1, i52 %tmp_23"   --->   Operation 23 'bitconcatenate' 'p_Result_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (1.86ns)   --->   "%e_frac_V_1 = sub i54 0, i54 %p_Result_10"   --->   Operation 24 'sub' 'e_frac_V_1' <Predicate = true> <Delay = 1.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.68ns)   --->   "%select_ln253 = select i1 %p_Result_9, i54 %e_frac_V_1, i54 %p_Result_10" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_exp_.h:253]   --->   Operation 25 'select' 'select_ln253' <Predicate = true> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%m_frac_l_V = bitconcatenate i61 @_ssdm_op_BitConcatenate.i61.i54.i7, i54 %select_ln253, i7 0"   --->   Operation 26 'bitconcatenate' 'm_frac_l_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%sext_ln256 = sext i61 %m_frac_l_V" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_exp_.h:256]   --->   Operation 27 'sext' 'sext_ln256' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%isNeg = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %m_exp, i32 11"   --->   Operation 28 'bitselect' 'isNeg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (1.46ns)   --->   "%sub_ln1311 = sub i11 1023, i11 %tmp_22"   --->   Operation 29 'sub' 'sub_ln1311' <Predicate = true> <Delay = 1.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%sext_ln1311 = sext i11 %sub_ln1311"   --->   Operation 30 'sext' 'sext_ln1311' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.76ns)   --->   "%ush = select i1 %isNeg, i12 %sext_ln1311, i12 %m_exp"   --->   Operation 31 'select' 'ush' <Predicate = true> <Delay = 0.76> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%sh_prom_i_i360_cast_cast_cast = sext i12 %ush"   --->   Operation 32 'sext' 'sh_prom_i_i360_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%sh_prom_i_i360_cast_cast_cast_cast = zext i32 %sh_prom_i_i360_cast_cast_cast"   --->   Operation 33 'zext' 'sh_prom_i_i360_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node r_V_13)   --->   "%r_V = ashr i71 %sext_ln256, i71 %sh_prom_i_i360_cast_cast_cast_cast"   --->   Operation 34 'ashr' 'r_V' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.91> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node r_V_13)   --->   "%r_V_1 = shl i71 %sext_ln256, i71 %sh_prom_i_i360_cast_cast_cast_cast"   --->   Operation 35 'shl' 'r_V_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.91> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (2.89ns) (out node of the LUT)   --->   "%r_V_13 = select i1 %isNeg, i71 %r_V, i71 %r_V_1"   --->   Operation 36 'select' 'r_V_13' <Predicate = true> <Delay = 2.89> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%m_fix_l = partselect i64 @_ssdm_op_PartSelect.i64.i71.i32.i32, i71 %r_V_13, i32 7, i32 70"   --->   Operation 37 'partselect' 'm_fix_l' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%sh_prom_i_i340_cast_cast_cast_cast = zext i32 %sh_prom_i_i360_cast_cast_cast"   --->   Operation 38 'zext' 'sh_prom_i_i340_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1453)   --->   "%r_V_3 = shl i64 %m_fix_l, i64 %sh_prom_i_i340_cast_cast_cast_cast"   --->   Operation 39 'shl' 'r_V_3' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.91> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1453)   --->   "%r_V_4 = ashr i64 %m_fix_l, i64 %sh_prom_i_i340_cast_cast_cast_cast"   --->   Operation 40 'ashr' 'r_V_4' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.91> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%m_fix_hi = partselect i16 @_ssdm_op_PartSelect.i16.i71.i32.i32, i71 %r_V_13, i32 55, i32 70"   --->   Operation 41 'partselect' 'm_fix_hi' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%p_Result_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i71.i32, i71 %r_V_13, i32 70"   --->   Operation 42 'bitselect' 'p_Result_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%sext_ln1070 = sext i16 %m_fix_hi"   --->   Operation 43 'sext' 'sext_ln1070' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [3/3] (0.99ns) (grouped into DSP with root node ret_V_7)   --->   "%r_V_14 = mul i31 %sext_ln1070, i31 23637"   --->   Operation 44 'mul' 'r_V_14' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%trunc_ln657 = trunc i71 %r_V_13"   --->   Operation 45 'trunc' 'trunc_ln657' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (1.27ns)   --->   "%icmp_ln338 = icmp_sgt  i12 %m_exp, i12 0" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_exp_.h:338]   --->   Operation 46 'icmp' 'icmp_ln338' <Predicate = true> <Delay = 1.27> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1453)   --->   "%select_ln1322 = select i1 %isNeg, i64 %r_V_3, i64 %r_V_4"   --->   Operation 47 'select' 'select_ln1322' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1453)   --->   "%shl_ln = bitconcatenate i71 @_ssdm_op_BitConcatenate.i71.i64.i7, i64 %select_ln1322, i7 0"   --->   Operation 48 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (2.91ns) (out node of the LUT)   --->   "%icmp_ln1453 = icmp_ne  i71 %shl_ln, i71 %sext_ln256"   --->   Operation 49 'icmp' 'icmp_ln1453' <Predicate = true> <Delay = 2.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 0.99>
ST_2 : Operation 50 [2/3] (0.99ns) (grouped into DSP with root node ret_V_7)   --->   "%r_V_14 = mul i31 %sext_ln1070, i31 23637"   --->   Operation 50 'mul' 'r_V_14' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 1.78>
ST_3 : Operation 51 [1/3] (0.00ns) (grouped into DSP with root node ret_V_7)   --->   "%r_V_14 = mul i31 %sext_ln1070, i31 23637"   --->   Operation 51 'mul' 'r_V_14' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%rhs = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i1.i18, i1 %p_Result_11, i18 131072"   --->   Operation 52 'bitconcatenate' 'rhs' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%sext_ln1146 = sext i19 %rhs"   --->   Operation 53 'sext' 'sext_ln1146' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [2/2] (1.78ns) (root node of the DSP)   --->   "%ret_V_7 = add i31 %sext_ln1146, i31 %r_V_14"   --->   Operation 54 'add' 'ret_V_7' <Predicate = true> <Delay = 1.78> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 4.09>
ST_4 : Operation 55 [1/2] (1.78ns) (root node of the DSP)   --->   "%ret_V_7 = add i31 %sext_ln1146, i31 %r_V_14"   --->   Operation 55 'add' 'ret_V_7' <Predicate = true> <Delay = 1.78> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%ret_V_cast = partselect i13 @_ssdm_op_PartSelect.i13.i31.i32.i32, i31 %ret_V_7, i32 18, i32 30"   --->   Operation 56 'partselect' 'ret_V_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node ret_V_8)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %ret_V_7, i32 30"   --->   Operation 57 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%trunc_ln805 = trunc i31 %ret_V_7"   --->   Operation 58 'trunc' 'trunc_ln805' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (1.44ns)   --->   "%icmp_ln805 = icmp_eq  i18 %trunc_ln805, i18 0"   --->   Operation 59 'icmp' 'icmp_ln805' <Predicate = true> <Delay = 1.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 60 [1/1] (1.51ns)   --->   "%ret_V = add i13 %ret_V_cast, i13 1"   --->   Operation 60 'add' 'ret_V' <Predicate = true> <Delay = 1.51> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node ret_V_8)   --->   "%select_ln804 = select i1 %icmp_ln805, i13 %ret_V_cast, i13 %ret_V"   --->   Operation 61 'select' 'select_ln804' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 62 [1/1] (0.80ns) (out node of the LUT)   --->   "%ret_V_8 = select i1 %p_Result_s, i13 %select_ln804, i13 %ret_V_cast"   --->   Operation 62 'select' 'ret_V_8' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 5 <SV = 4> <Delay = 12.1>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%sext_ln1069 = sext i13 %ret_V_8"   --->   Operation 63 'sext' 'sext_ln1069' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (10.2ns)   --->   "%r_V_8 = mul i71 %sext_ln1069, i71 1636647506585939924452"   --->   Operation 64 'mul' 'r_V_8' <Predicate = true> <Delay = 10.2> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.20> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i58 @_ssdm_op_PartSelect.i58.i71.i32.i32, i71 %r_V_8, i32 13, i32 70"   --->   Operation 65 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%and_ln = bitconcatenate i59 @_ssdm_op_BitConcatenate.i59.i58.i1, i58 %tmp_2, i1 0"   --->   Operation 66 'bitconcatenate' 'and_ln' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (1.92ns)   --->   "%m_diff_V = sub i59 %trunc_ln657, i59 %and_ln"   --->   Operation 67 'sub' 'm_diff_V' <Predicate = true> <Delay = 1.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%m_diff_hi_V = partselect i8 @_ssdm_op_PartSelect.i8.i59.i32.i32, i59 %m_diff_V, i32 51, i32 58"   --->   Operation 68 'partselect' 'm_diff_hi_V' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%Z2_V = partselect i8 @_ssdm_op_PartSelect.i8.i59.i32.i32, i59 %m_diff_V, i32 43, i32 50"   --->   Operation 69 'partselect' 'Z2_V' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%Z3_V = partselect i8 @_ssdm_op_PartSelect.i8.i59.i32.i32, i59 %m_diff_V, i32 35, i32 42"   --->   Operation 70 'partselect' 'Z3_V' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%Z4 = trunc i59 %m_diff_V"   --->   Operation 71 'trunc' 'Z4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%Z4_ind = partselect i8 @_ssdm_op_PartSelect.i8.i59.i32.i32, i59 %m_diff_V, i32 27, i32 34"   --->   Operation 72 'partselect' 'Z4_ind' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 2.66>
ST_6 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln488_1 = zext i8 %Z4_ind"   --->   Operation 73 'zext' 'zext_ln488_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 74 [1/1] (0.00ns)   --->   "%table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr = getelementptr i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i64 0, i64 %zext_ln488_1"   --->   Operation 74 'getelementptr' 'table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 75 [2/2] (2.66ns)   --->   "%table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_load = load i8 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr"   --->   Operation 75 'load' 'table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_load' <Predicate = true> <Delay = 2.66> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 26> <Depth = 256> <ROM>
ST_6 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln488_2 = zext i8 %Z3_V"   --->   Operation 76 'zext' 'zext_ln488_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 77 [1/1] (0.00ns)   --->   "%table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr_1 = getelementptr i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i64 0, i64 %zext_ln488_2"   --->   Operation 77 'getelementptr' 'table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 78 [2/2] (2.66ns)   --->   "%f_Z3 = load i8 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr_1"   --->   Operation 78 'load' 'f_Z3' <Predicate = true> <Delay = 2.66> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 26> <Depth = 256> <ROM>

State 7 <SV = 6> <Delay = 13.7>
ST_7 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln488 = zext i8 %m_diff_hi_V"   --->   Operation 79 'zext' 'zext_ln488' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 80 [1/1] (0.00ns)   --->   "%table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V_addr = getelementptr i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i64 0, i64 %zext_ln488" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_exp_.h:321]   --->   Operation 80 'getelementptr' 'table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 81 [2/2] (2.66ns)   --->   "%exp_Z1_V = load i8 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V_addr" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_exp_.h:321]   --->   Operation 81 'load' 'exp_Z1_V' <Predicate = true> <Delay = 2.66> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 58> <Depth = 256> <ROM>
ST_7 : Operation 82 [1/2] (2.66ns)   --->   "%table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_load = load i8 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr"   --->   Operation 82 'load' 'table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_load' <Predicate = true> <Delay = 2.66> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 26> <Depth = 256> <ROM>
ST_7 : Operation 83 [1/1] (0.00ns)   --->   "%r = partselect i10 @_ssdm_op_PartSelect.i10.i26.i32.i32, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_load, i32 16, i32 25"   --->   Operation 83 'partselect' 'r' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln657 = zext i35 %Z4"   --->   Operation 84 'zext' 'zext_ln657' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln657_1 = zext i10 %r"   --->   Operation 85 'zext' 'zext_ln657_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 86 [1/1] (1.67ns)   --->   "%ret_V_9 = add i36 %zext_ln657, i36 %zext_ln657_1"   --->   Operation 86 'add' 'ret_V_9' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 87 [1/2] (2.66ns)   --->   "%f_Z3 = load i8 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr_1"   --->   Operation 87 'load' 'f_Z3' <Predicate = true> <Delay = 2.66> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 26> <Depth = 256> <ROM>
ST_7 : Operation 88 [1/1] (0.00ns)   --->   "%ret_V_10 = bitconcatenate i43 @_ssdm_op_BitConcatenate.i43.i8.i9.i26, i8 %Z3_V, i9 0, i26 %f_Z3"   --->   Operation 88 'bitconcatenate' 'ret_V_10' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 89 [1/1] (0.00ns)   --->   "%zext_ln1069 = zext i43 %ret_V_10"   --->   Operation 89 'zext' 'zext_ln1069' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 90 [1/1] (0.00ns)   --->   "%zext_ln1072 = zext i36 %ret_V_9"   --->   Operation 90 'zext' 'zext_ln1072' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 91 [1/1] (7.68ns)   --->   "%r_V_10 = mul i79 %zext_ln1069, i79 %zext_ln1072"   --->   Operation 91 'mul' 'r_V_10' <Predicate = true> <Delay = 7.68> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.20> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 92 [1/1] (0.00ns)   --->   "%trunc_ln657_4 = partselect i20 @_ssdm_op_PartSelect.i20.i79.i32.i32, i79 %r_V_10, i32 59, i32 78"   --->   Operation 92 'partselect' 'trunc_ln657_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln657_2 = zext i20 %trunc_ln657_4"   --->   Operation 93 'zext' 'zext_ln657_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 94 [1/1] (1.69ns)   --->   "%add_ln657 = add i36 %ret_V_9, i36 %zext_ln657_2"   --->   Operation 94 'add' 'add_ln657' <Predicate = true> <Delay = 1.69> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 95 [1/1] (0.00ns)   --->   "%zext_ln488_3 = zext i8 %Z2_V"   --->   Operation 95 'zext' 'zext_ln488_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 96 [1/1] (0.00ns)   --->   "%table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr = getelementptr i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i64 0, i64 %zext_ln488_3"   --->   Operation 96 'getelementptr' 'table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 97 [2/2] (2.66ns)   --->   "%f_Z2_V = load i8 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr"   --->   Operation 97 'load' 'f_Z2_V' <Predicate = true> <Delay = 2.66> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 42> <Depth = 256> <ROM>

State 8 <SV = 7> <Delay = 14.4>
ST_8 : Operation 98 [1/2] (2.66ns)   --->   "%exp_Z1_V = load i8 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V_addr" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_exp_.h:321]   --->   Operation 98 'load' 'exp_Z1_V' <Predicate = true> <Delay = 2.66> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 58> <Depth = 256> <ROM>
ST_8 : Operation 99 [1/1] (0.00ns)   --->   "%zext_ln1146 = zext i43 %ret_V_10"   --->   Operation 99 'zext' 'zext_ln1146' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 100 [1/1] (0.00ns)   --->   "%zext_ln657_3 = zext i36 %add_ln657"   --->   Operation 100 'zext' 'zext_ln657_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 101 [1/1] (1.76ns)   --->   "%exp_Z2P_m_1_V = add i44 %zext_ln657_3, i44 %zext_ln1146"   --->   Operation 101 'add' 'exp_Z2P_m_1_V' <Predicate = true> <Delay = 1.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 102 [1/2] (2.66ns)   --->   "%f_Z2_V = load i8 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr"   --->   Operation 102 'load' 'f_Z2_V' <Predicate = true> <Delay = 2.66> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 42> <Depth = 256> <ROM>
ST_8 : Operation 103 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i40 @_ssdm_op_PartSelect.i40.i42.i32.i32, i42 %f_Z2_V, i32 2, i32 41"   --->   Operation 103 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 104 [1/1] (0.00ns)   --->   "%exp_Z2_m_1_V = bitconcatenate i49 @_ssdm_op_BitConcatenate.i49.i8.i1.i40, i8 %Z2_V, i1 0, i40 %tmp_3"   --->   Operation 104 'bitconcatenate' 'exp_Z2_m_1_V' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 105 [1/1] (0.00ns)   --->   "%zext_ln1069_1 = zext i49 %exp_Z2_m_1_V"   --->   Operation 105 'zext' 'zext_ln1069_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 106 [1/1] (0.00ns)   --->   "%zext_ln1072_1 = zext i44 %exp_Z2P_m_1_V"   --->   Operation 106 'zext' 'zext_ln1072_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 107 [1/1] (8.22ns)   --->   "%r_V_11 = mul i93 %zext_ln1069_1, i93 %zext_ln1072_1"   --->   Operation 107 'mul' 'r_V_11' <Predicate = true> <Delay = 8.22> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.20> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 108 [1/1] (0.00ns)   --->   "%lhs_V = bitconcatenate i51 @_ssdm_op_BitConcatenate.i51.i8.i1.i40.i2, i8 %Z2_V, i1 0, i40 %tmp_3, i2 0"   --->   Operation 108 'bitconcatenate' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 109 [1/1] (0.00ns)   --->   "%zext_ln1146_1 = zext i51 %lhs_V"   --->   Operation 109 'zext' 'zext_ln1146_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 110 [1/1] (0.00ns)   --->   "%trunc_ln657_5 = partselect i36 @_ssdm_op_PartSelect.i36.i93.i32.i32, i93 %r_V_11, i32 57, i32 92"   --->   Operation 110 'partselect' 'trunc_ln657_5' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 111 [1/1] (0.00ns)   --->   "%zext_ln657_4 = zext i36 %trunc_ln657_5"   --->   Operation 111 'zext' 'zext_ln657_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 112 [1/1] (1.77ns)   --->   "%add_ln657_2 = add i44 %exp_Z2P_m_1_V, i44 %zext_ln657_4"   --->   Operation 112 'add' 'add_ln657_2' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 113 [1/1] (0.00ns)   --->   "%zext_ln657_5 = zext i44 %add_ln657_2"   --->   Operation 113 'zext' 'zext_ln657_5' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 114 [1/1] (1.82ns)   --->   "%exp_Z1P_m_1_l_V = add i52 %zext_ln657_5, i52 %zext_ln1146_1"   --->   Operation 114 'add' 'exp_Z1P_m_1_l_V' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 115 [1/1] (0.00ns)   --->   "%exp_Z1P_m_1_V = partselect i50 @_ssdm_op_PartSelect.i50.i52.i32.i32, i52 %exp_Z1P_m_1_l_V, i32 2, i32 51"   --->   Operation 115 'partselect' 'exp_Z1P_m_1_V' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 116 [1/1] (0.00ns)   --->   "%exp_Z1_hi_V = partselect i50 @_ssdm_op_PartSelect.i50.i58.i32.i32, i58 %exp_Z1_V, i32 8, i32 57"   --->   Operation 116 'partselect' 'exp_Z1_hi_V' <Predicate = true> <Delay = 0.00>

State 9 <SV = 8> <Delay = 14.4>
ST_9 : Operation 117 [1/1] (1.91ns)   --->   "%ret_V_11 = add i58 %exp_Z1_V, i58 16"   --->   Operation 117 'add' 'ret_V_11' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 118 [1/1] (0.00ns)   --->   "%zext_ln1070 = zext i50 %exp_Z1_hi_V"   --->   Operation 118 'zext' 'zext_ln1070' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 119 [1/1] (0.00ns)   --->   "%zext_ln1072_2 = zext i50 %exp_Z1P_m_1_V"   --->   Operation 119 'zext' 'zext_ln1072_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 120 [1/1] (8.20ns)   --->   "%r_V_15 = mul i100 %zext_ln1072_2, i100 %zext_ln1070"   --->   Operation 120 'mul' 'r_V_15' <Predicate = true> <Delay = 8.20> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.20> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 121 [1/1] (0.00ns)   --->   "%lhs_V_3 = bitconcatenate i107 @_ssdm_op_BitConcatenate.i107.i58.i49, i58 %ret_V_11, i49 0"   --->   Operation 121 'bitconcatenate' 'lhs_V_3' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 122 [1/1] (0.00ns)   --->   "%zext_ln1146_2 = zext i100 %r_V_15"   --->   Operation 122 'zext' 'zext_ln1146_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 123 [1/1] (0.00ns)   --->   "%zext_ln1146_3 = zext i100 %r_V_15"   --->   Operation 123 'zext' 'zext_ln1146_3' <Predicate = (!x_is_NaN)> <Delay = 0.00>
ST_9 : Operation 124 [1/1] (0.00ns)   --->   "%trunc_ln1146 = trunc i58 %ret_V_11"   --->   Operation 124 'trunc' 'trunc_ln1146' <Predicate = (!x_is_NaN)> <Delay = 0.00>
ST_9 : Operation 125 [1/1] (0.00ns)   --->   "%trunc_ln1 = bitconcatenate i106 @_ssdm_op_BitConcatenate.i106.i57.i49, i57 %trunc_ln1146, i49 0"   --->   Operation 125 'bitconcatenate' 'trunc_ln1' <Predicate = (!x_is_NaN)> <Delay = 0.00>
ST_9 : Operation 126 [1/1] (0.00ns)   --->   "%zext_ln1146_4 = zext i100 %r_V_15"   --->   Operation 126 'zext' 'zext_ln1146_4' <Predicate = (!x_is_NaN)> <Delay = 0.00>
ST_9 : Operation 127 [1/1] (0.00ns)   --->   "%trunc_ln1146_2 = trunc i58 %ret_V_11"   --->   Operation 127 'trunc' 'trunc_ln1146_2' <Predicate = (!x_is_NaN)> <Delay = 0.00>
ST_9 : Operation 128 [1/1] (0.00ns)   --->   "%trunc_ln1146_1 = bitconcatenate i105 @_ssdm_op_BitConcatenate.i105.i56.i49, i56 %trunc_ln1146_2, i49 0"   --->   Operation 128 'bitconcatenate' 'trunc_ln1146_1' <Predicate = (!x_is_NaN)> <Delay = 0.00>
ST_9 : Operation 129 [1/1] (2.62ns)   --->   "%ret_V_6 = add i107 %lhs_V_3, i107 %zext_ln1146_2"   --->   Operation 129 'add' 'ret_V_6' <Predicate = true> <Delay = 2.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 130 [1/1] (2.59ns)   --->   "%add_ln1146_1 = add i105 %trunc_ln1146_1, i105 %zext_ln1146_4"   --->   Operation 130 'add' 'add_ln1146_1' <Predicate = (!x_is_NaN)> <Delay = 2.59> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 131 [1/1] (2.60ns)   --->   "%add_ln1146_2 = add i106 %trunc_ln1, i106 %zext_ln1146_3"   --->   Operation 131 'add' 'add_ln1146_2' <Predicate = (!x_is_NaN)> <Delay = 2.60> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 132 [1/1] (0.00ns)   --->   "%tmp_18 = bitselect i1 @_ssdm_op_BitSelect.i1.i107.i32, i107 %ret_V_6, i32 106"   --->   Operation 132 'bitselect' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 133 [1/1] (1.51ns)   --->   "%r_exp_V = add i13 %ret_V_8, i13 8191"   --->   Operation 133 'add' 'r_exp_V' <Predicate = true> <Delay = 1.51> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 134 [1/1] (0.80ns)   --->   "%r_exp_V_2 = select i1 %tmp_18, i13 %ret_V_8, i13 %r_exp_V" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_exp_.h:332]   --->   Operation 134 'select' 'r_exp_V_2' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 135 [1/1] (0.00ns)   --->   "%tmp_19 = partselect i3 @_ssdm_op_PartSelect.i3.i13.i32.i32, i13 %r_exp_V_2, i32 10, i32 12"   --->   Operation 135 'partselect' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 136 [1/1] (0.86ns)   --->   "%icmp_ln840 = icmp_sgt  i3 %tmp_19, i3 0"   --->   Operation 136 'icmp' 'icmp_ln840' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 137 [1/1] (0.61ns)   --->   "%or_ln338 = or i1 %icmp_ln1453, i1 %icmp_ln840" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_exp_.h:338]   --->   Operation 137 'or' 'or_ln338' <Predicate = true> <Delay = 0.61> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node select_ln18)   --->   "%tmp_20 = bitselect i1 @_ssdm_op_BitSelect.i1.i54.i32, i54 %select_ln253, i32 53"   --->   Operation 138 'bitselect' 'tmp_20' <Predicate = (!x_is_NaN)> <Delay = 0.00>
ST_9 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node select_ln18)   --->   "%select_ln344 = select i1 %tmp_20, i64 0, i64 inf" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_exp_.h:344]   --->   Operation 139 'select' 'select_ln344' <Predicate = (!x_is_NaN)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 140 [1/1] (1.31ns)   --->   "%icmp_ln844 = icmp_slt  i13 %r_exp_V_2, i13 7170"   --->   Operation 140 'icmp' 'icmp_ln844' <Predicate = true> <Delay = 1.31> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node select_ln18)   --->   "%tmp = partselect i52 @_ssdm_op_PartSelect.i52.i106.i32.i32, i106 %add_ln1146_2, i32 54, i32 105"   --->   Operation 141 'partselect' 'tmp' <Predicate = (!x_is_NaN)> <Delay = 0.00>
ST_9 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node select_ln18)   --->   "%tmp_s = partselect i52 @_ssdm_op_PartSelect.i52.i105.i32.i32, i105 %add_ln1146_1, i32 53, i32 104"   --->   Operation 142 'partselect' 'tmp_s' <Predicate = (!x_is_NaN)> <Delay = 0.00>
ST_9 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node select_ln18)   --->   "%tmp_24 = select i1 %tmp_18, i52 %tmp, i52 %tmp_s" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_exp_.h:332]   --->   Operation 143 'select' 'tmp_24' <Predicate = (!x_is_NaN)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 144 [1/1] (0.00ns)   --->   "%trunc_ln167 = trunc i13 %r_exp_V_2"   --->   Operation 144 'trunc' 'trunc_ln167' <Predicate = (!x_is_NaN)> <Delay = 0.00>
ST_9 : Operation 145 [1/1] (1.46ns)   --->   "%out_exp_V = add i11 %trunc_ln167, i11 1023"   --->   Operation 145 'add' 'out_exp_V' <Predicate = (!x_is_NaN)> <Delay = 1.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 146 [1/1] (0.00ns) (grouped into LUT with out node select_ln18)   --->   "%p_Result_12 = bitconcatenate i63 @_ssdm_op_BitConcatenate.i63.i11.i52, i11 %out_exp_V, i52 %tmp_24"   --->   Operation 146 'bitconcatenate' 'p_Result_12' <Predicate = (!x_is_NaN)> <Delay = 0.00>
ST_9 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node select_ln18)   --->   "%zext_ln368 = zext i63 %p_Result_12"   --->   Operation 147 'zext' 'zext_ln368' <Predicate = (!x_is_NaN)> <Delay = 0.00>
ST_9 : Operation 148 [1/1] (0.00ns) (grouped into LUT with out node select_ln18)   --->   "%bitcast_ln521 = bitcast i64 %zext_ln368" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:521]   --->   Operation 148 'bitcast' 'bitcast_ln521' <Predicate = (!x_is_NaN)> <Delay = 0.00>
ST_9 : Operation 149 [1/1] (0.00ns) (grouped into LUT with out node xor_ln18)   --->   "%or_ln18 = or i1 %x_is_NaN, i1 %x_is_inf" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isinf.h:18]   --->   Operation 149 'or' 'or_ln18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 150 [1/1] (0.61ns) (out node of the LUT)   --->   "%xor_ln18 = xor i1 %or_ln18, i1 1" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isinf.h:18]   --->   Operation 150 'xor' 'xor_ln18' <Predicate = true> <Delay = 0.61> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 151 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp7)   --->   "%and_ln338 = and i1 %icmp_ln338, i1 %or_ln338" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_exp_.h:338]   --->   Operation 151 'and' 'and_ln338' <Predicate = (!x_is_NaN)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 152 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp7)   --->   "%xor_ln338 = xor i1 %icmp_ln338, i1 1" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_exp_.h:338]   --->   Operation 152 'xor' 'xor_ln338' <Predicate = (!x_is_NaN)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 153 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp7)   --->   "%and_ln840 = and i1 %icmp_ln840, i1 %xor_ln338"   --->   Operation 153 'and' 'and_ln840' <Predicate = (!x_is_NaN)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp7)   --->   "%or_ln840 = or i1 %and_ln338, i1 %and_ln840"   --->   Operation 154 'or' 'or_ln840' <Predicate = (!x_is_NaN)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 155 [1/1] (0.61ns) (out node of the LUT)   --->   "%sel_tmp7 = and i1 %or_ln840, i1 %xor_ln18"   --->   Operation 155 'and' 'sel_tmp7' <Predicate = (!x_is_NaN)> <Delay = 0.61> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 156 [1/1] (0.00ns) (grouped into LUT with out node select_ln18)   --->   "%sel_tmp8 = select i1 %sel_tmp7, i64 %select_ln344, i64 %bitcast_ln521"   --->   Operation 156 'select' 'sel_tmp8' <Predicate = (!x_is_NaN)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 157 [1/1] (0.76ns) (out node of the LUT)   --->   "%select_ln18 = select i1 %x_is_NaN, i64 nan, i64 %sel_tmp8" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18]   --->   Operation 157 'select' 'select_ln18' <Predicate = true> <Delay = 0.76> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 158 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp23)   --->   "%xor_ln338_1 = xor i1 %or_ln338, i1 1" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_exp_.h:338]   --->   Operation 158 'xor' 'xor_ln338_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 159 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp23)   --->   "%and_ln338_1 = and i1 %icmp_ln338, i1 %xor_ln338_1" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_exp_.h:338]   --->   Operation 159 'and' 'and_ln338_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 160 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp23)   --->   "%or_ln840_1 = or i1 %icmp_ln338, i1 %icmp_ln840"   --->   Operation 160 'or' 'or_ln840_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 161 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp23)   --->   "%xor_ln840 = xor i1 %or_ln840_1, i1 1"   --->   Operation 161 'xor' 'xor_ln840' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 162 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp23)   --->   "%or_ln840_2 = or i1 %and_ln338_1, i1 %xor_ln840"   --->   Operation 162 'or' 'or_ln840_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 163 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp23)   --->   "%tmp27 = and i1 %or_ln840_2, i1 %xor_ln18"   --->   Operation 163 'and' 'tmp27' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 164 [1/1] (0.61ns) (out node of the LUT)   --->   "%sel_tmp23 = and i1 %tmp27, i1 %icmp_ln844"   --->   Operation 164 'and' 'sel_tmp23' <Predicate = true> <Delay = 0.61> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 1.52>
ST_10 : Operation 165 [1/1] (0.00ns)   --->   "%specpipeline_ln185 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_7" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_exp_.h:185]   --->   Operation 165 'specpipeline' 'specpipeline_ln185' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 166 [1/1] (0.00ns) (grouped into LUT with out node select_ln214)   --->   "%xor_ln964 = xor i1 %p_Result_9, i1 1"   --->   Operation 166 'xor' 'xor_ln964' <Predicate = (!sel_tmp23)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 167 [1/1] (0.00ns) (grouped into LUT with out node select_ln214)   --->   "%x_is_pinf = and i1 %x_is_inf, i1 %xor_ln964" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_exp_.h:211]   --->   Operation 167 'and' 'x_is_pinf' <Predicate = (!sel_tmp23)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 168 [1/1] (0.00ns) (grouped into LUT with out node select_ln214)   --->   "%or_ln214 = or i1 %x_is_NaN, i1 %x_is_pinf" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_exp_.h:214]   --->   Operation 168 'or' 'or_ln214' <Predicate = (!sel_tmp23)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 169 [1/1] (0.76ns) (out node of the LUT)   --->   "%select_ln214 = select i1 %or_ln214, i64 inf, i64 0" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_exp_.h:214]   --->   Operation 169 'select' 'select_ln214' <Predicate = (!sel_tmp23)> <Delay = 0.76> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 170 [1/1] (0.00ns) (grouped into LUT with out node retval_0)   --->   "%xor_ln18_1 = xor i1 %x_is_NaN, i1 1" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18]   --->   Operation 170 'xor' 'xor_ln18_1' <Predicate = (!sel_tmp23)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 171 [1/1] (0.00ns) (grouped into LUT with out node retval_0)   --->   "%and_ln18 = and i1 %x_is_inf, i1 %xor_ln18_1" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isinf.h:18]   --->   Operation 171 'and' 'and_ln18' <Predicate = (!sel_tmp23)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 172 [1/1] (0.00ns) (grouped into LUT with out node retval_0)   --->   "%select_ln18_1 = select i1 %and_ln18, i64 %select_ln214, i64 %select_ln18" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isinf.h:18]   --->   Operation 172 'select' 'select_ln18_1' <Predicate = (!sel_tmp23)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 173 [1/1] (0.76ns) (out node of the LUT)   --->   "%retval_0 = select i1 %sel_tmp23, i64 0, i64 %select_ln18_1"   --->   Operation 173 'select' 'retval_0' <Predicate = true> <Delay = 0.76> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 174 [1/1] (0.00ns)   --->   "%ret_ln368 = ret i64 %retval_0" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_exp_.h:368]   --->   Operation 174 'ret' 'ret_ln368' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ x]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
x_read                                                             (read          ) [ 00000000000]
data_V                                                             (bitcast       ) [ 00000000000]
p_Result_9                                                         (bitselect     ) [ 01111111111]
tmp_22                                                             (partselect    ) [ 00000000000]
tmp_23                                                             (trunc         ) [ 00000000000]
icmp_ln209                                                         (icmp          ) [ 00000000000]
icmp_ln18                                                          (icmp          ) [ 00000000000]
x_is_NaN                                                           (and           ) [ 01111111111]
icmp_ln824                                                         (icmp          ) [ 00000000000]
x_is_inf                                                           (and           ) [ 01111111111]
zext_ln510                                                         (zext          ) [ 00000000000]
m_exp                                                              (add           ) [ 00000000000]
p_Result_10                                                        (bitconcatenate) [ 00000000000]
e_frac_V_1                                                         (sub           ) [ 00000000000]
select_ln253                                                       (select        ) [ 01111111110]
m_frac_l_V                                                         (bitconcatenate) [ 00000000000]
sext_ln256                                                         (sext          ) [ 00000000000]
isNeg                                                              (bitselect     ) [ 00000000000]
sub_ln1311                                                         (sub           ) [ 00000000000]
sext_ln1311                                                        (sext          ) [ 00000000000]
ush                                                                (select        ) [ 00000000000]
sh_prom_i_i360_cast_cast_cast                                      (sext          ) [ 00000000000]
sh_prom_i_i360_cast_cast_cast_cast                                 (zext          ) [ 00000000000]
r_V                                                                (ashr          ) [ 00000000000]
r_V_1                                                              (shl           ) [ 00000000000]
r_V_13                                                             (select        ) [ 00000000000]
m_fix_l                                                            (partselect    ) [ 00000000000]
sh_prom_i_i340_cast_cast_cast_cast                                 (zext          ) [ 00000000000]
r_V_3                                                              (shl           ) [ 00000000000]
r_V_4                                                              (ashr          ) [ 00000000000]
m_fix_hi                                                           (partselect    ) [ 00000000000]
p_Result_11                                                        (bitselect     ) [ 01110000000]
sext_ln1070                                                        (sext          ) [ 01110000000]
trunc_ln657                                                        (trunc         ) [ 01111100000]
icmp_ln338                                                         (icmp          ) [ 01111111110]
select_ln1322                                                      (select        ) [ 00000000000]
shl_ln                                                             (bitconcatenate) [ 00000000000]
icmp_ln1453                                                        (icmp          ) [ 01111111110]
r_V_14                                                             (mul           ) [ 01001000000]
rhs                                                                (bitconcatenate) [ 00000000000]
sext_ln1146                                                        (sext          ) [ 01001000000]
ret_V_7                                                            (add           ) [ 00000000000]
ret_V_cast                                                         (partselect    ) [ 00000000000]
p_Result_s                                                         (bitselect     ) [ 00000000000]
trunc_ln805                                                        (trunc         ) [ 00000000000]
icmp_ln805                                                         (icmp          ) [ 00000000000]
ret_V                                                              (add           ) [ 00000000000]
select_ln804                                                       (select        ) [ 00000000000]
ret_V_8                                                            (select        ) [ 01000111110]
sext_ln1069                                                        (sext          ) [ 00000000000]
r_V_8                                                              (mul           ) [ 00000000000]
tmp_2                                                              (partselect    ) [ 00000000000]
and_ln                                                             (bitconcatenate) [ 00000000000]
m_diff_V                                                           (sub           ) [ 00000000000]
m_diff_hi_V                                                        (partselect    ) [ 01000011000]
Z2_V                                                               (partselect    ) [ 01000011100]
Z3_V                                                               (partselect    ) [ 01000011000]
Z4                                                                 (trunc         ) [ 01000011000]
Z4_ind                                                             (partselect    ) [ 01000010000]
zext_ln488_1                                                       (zext          ) [ 00000000000]
table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr   (getelementptr ) [ 01000001000]
zext_ln488_2                                                       (zext          ) [ 00000000000]
table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr_1 (getelementptr ) [ 01000001000]
zext_ln488                                                         (zext          ) [ 00000000000]
table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V_addr (getelementptr ) [ 01000000100]
table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_load   (load          ) [ 00000000000]
r                                                                  (partselect    ) [ 00000000000]
zext_ln657                                                         (zext          ) [ 00000000000]
zext_ln657_1                                                       (zext          ) [ 00000000000]
ret_V_9                                                            (add           ) [ 00000000000]
f_Z3                                                               (load          ) [ 00000000000]
ret_V_10                                                           (bitconcatenate) [ 01000000100]
zext_ln1069                                                        (zext          ) [ 00000000000]
zext_ln1072                                                        (zext          ) [ 00000000000]
r_V_10                                                             (mul           ) [ 00000000000]
trunc_ln657_4                                                      (partselect    ) [ 00000000000]
zext_ln657_2                                                       (zext          ) [ 00000000000]
add_ln657                                                          (add           ) [ 01000000100]
zext_ln488_3                                                       (zext          ) [ 00000000000]
table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr   (getelementptr ) [ 01000000100]
exp_Z1_V                                                           (load          ) [ 01000000010]
zext_ln1146                                                        (zext          ) [ 00000000000]
zext_ln657_3                                                       (zext          ) [ 00000000000]
exp_Z2P_m_1_V                                                      (add           ) [ 00000000000]
f_Z2_V                                                             (load          ) [ 00000000000]
tmp_3                                                              (partselect    ) [ 00000000000]
exp_Z2_m_1_V                                                       (bitconcatenate) [ 00000000000]
zext_ln1069_1                                                      (zext          ) [ 00000000000]
zext_ln1072_1                                                      (zext          ) [ 00000000000]
r_V_11                                                             (mul           ) [ 00000000000]
lhs_V                                                              (bitconcatenate) [ 00000000000]
zext_ln1146_1                                                      (zext          ) [ 00000000000]
trunc_ln657_5                                                      (partselect    ) [ 00000000000]
zext_ln657_4                                                       (zext          ) [ 00000000000]
add_ln657_2                                                        (add           ) [ 00000000000]
zext_ln657_5                                                       (zext          ) [ 00000000000]
exp_Z1P_m_1_l_V                                                    (add           ) [ 00000000000]
exp_Z1P_m_1_V                                                      (partselect    ) [ 01000000010]
exp_Z1_hi_V                                                        (partselect    ) [ 01000000010]
ret_V_11                                                           (add           ) [ 00000000000]
zext_ln1070                                                        (zext          ) [ 00000000000]
zext_ln1072_2                                                      (zext          ) [ 00000000000]
r_V_15                                                             (mul           ) [ 00000000000]
lhs_V_3                                                            (bitconcatenate) [ 00000000000]
zext_ln1146_2                                                      (zext          ) [ 00000000000]
zext_ln1146_3                                                      (zext          ) [ 00000000000]
trunc_ln1146                                                       (trunc         ) [ 00000000000]
trunc_ln1                                                          (bitconcatenate) [ 00000000000]
zext_ln1146_4                                                      (zext          ) [ 00000000000]
trunc_ln1146_2                                                     (trunc         ) [ 00000000000]
trunc_ln1146_1                                                     (bitconcatenate) [ 00000000000]
ret_V_6                                                            (add           ) [ 00000000000]
add_ln1146_1                                                       (add           ) [ 00000000000]
add_ln1146_2                                                       (add           ) [ 00000000000]
tmp_18                                                             (bitselect     ) [ 00000000000]
r_exp_V                                                            (add           ) [ 00000000000]
r_exp_V_2                                                          (select        ) [ 00000000000]
tmp_19                                                             (partselect    ) [ 00000000000]
icmp_ln840                                                         (icmp          ) [ 00000000000]
or_ln338                                                           (or            ) [ 00000000000]
tmp_20                                                             (bitselect     ) [ 00000000000]
select_ln344                                                       (select        ) [ 00000000000]
icmp_ln844                                                         (icmp          ) [ 00000000000]
tmp                                                                (partselect    ) [ 00000000000]
tmp_s                                                              (partselect    ) [ 00000000000]
tmp_24                                                             (select        ) [ 00000000000]
trunc_ln167                                                        (trunc         ) [ 00000000000]
out_exp_V                                                          (add           ) [ 00000000000]
p_Result_12                                                        (bitconcatenate) [ 00000000000]
zext_ln368                                                         (zext          ) [ 00000000000]
bitcast_ln521                                                      (bitcast       ) [ 00000000000]
or_ln18                                                            (or            ) [ 00000000000]
xor_ln18                                                           (xor           ) [ 00000000000]
and_ln338                                                          (and           ) [ 00000000000]
xor_ln338                                                          (xor           ) [ 00000000000]
and_ln840                                                          (and           ) [ 00000000000]
or_ln840                                                           (or            ) [ 00000000000]
sel_tmp7                                                           (and           ) [ 00000000000]
sel_tmp8                                                           (select        ) [ 00000000000]
select_ln18                                                        (select        ) [ 01000000001]
xor_ln338_1                                                        (xor           ) [ 00000000000]
and_ln338_1                                                        (and           ) [ 00000000000]
or_ln840_1                                                         (or            ) [ 00000000000]
xor_ln840                                                          (xor           ) [ 00000000000]
or_ln840_2                                                         (or            ) [ 00000000000]
tmp27                                                              (and           ) [ 00000000000]
sel_tmp23                                                          (and           ) [ 01000000001]
specpipeline_ln185                                                 (specpipeline  ) [ 00000000000]
xor_ln964                                                          (xor           ) [ 00000000000]
x_is_pinf                                                          (and           ) [ 00000000000]
or_ln214                                                           (or            ) [ 00000000000]
select_ln214                                                       (select        ) [ 00000000000]
xor_ln18_1                                                         (xor           ) [ 00000000000]
and_ln18                                                           (and           ) [ 00000000000]
select_ln18_1                                                      (select        ) [ 00000000000]
retval_0                                                           (select        ) [ 00000000000]
ret_ln368                                                          (ret           ) [ 00000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="x">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.double"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i54.i2.i52"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i61.i54.i7"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i12.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i64.i71.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i71.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i71.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i71.i64.i7"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i19.i1.i18"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i13.i31.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i31.i32"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i58.i71.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i59.i58.i1"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i59.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i10.i26.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i43.i8.i9.i26"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i20.i79.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i40.i42.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i49.i8.i1.i40"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i51.i8.i1.i40.i2"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i36.i93.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i50.i52.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i50.i58.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i107.i58.i49"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i106.i57.i49"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i105.i56.i49"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i107.i32"/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i13.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i54.i32"/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i52.i106.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i52.i105.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="190" class="1001" name="const_190">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i63.i11.i52"/></StgValue>
</bind>
</comp>

<comp id="192" class="1001" name="const_192">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="194" class="1001" name="const_194">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="196" class="1001" name="const_196">
<pin_list>
<pin id="197" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="198" class="1001" name="const_198">
<pin_list>
<pin id="199" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="200" class="1001" name="const_200">
<pin_list>
<pin id="201" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="202" class="1001" name="const_202">
<pin_list>
<pin id="203" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="204" class="1004" name="x_read_read_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="64" slack="0"/>
<pin id="206" dir="0" index="1" bw="64" slack="0"/>
<pin id="207" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_read/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr_gep_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="26" slack="0"/>
<pin id="212" dir="0" index="1" bw="1" slack="0"/>
<pin id="213" dir="0" index="2" bw="8" slack="0"/>
<pin id="214" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr/6 "/>
</bind>
</comp>

<comp id="217" class="1004" name="grp_access_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="8" slack="0"/>
<pin id="219" dir="0" index="1" bw="26" slack="2147483647"/>
<pin id="220" dir="0" index="2" bw="0" slack="0"/>
<pin id="222" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="223" dir="0" index="5" bw="26" slack="2147483647"/>
<pin id="224" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="221" dir="1" index="3" bw="26" slack="0"/>
<pin id="225" dir="1" index="7" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_load/6 f_Z3/6 "/>
</bind>
</comp>

<comp id="227" class="1004" name="table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr_1_gep_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="26" slack="0"/>
<pin id="229" dir="0" index="1" bw="1" slack="0"/>
<pin id="230" dir="0" index="2" bw="8" slack="0"/>
<pin id="231" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr_1/6 "/>
</bind>
</comp>

<comp id="235" class="1004" name="table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V_addr_gep_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="58" slack="0"/>
<pin id="237" dir="0" index="1" bw="1" slack="0"/>
<pin id="238" dir="0" index="2" bw="8" slack="0"/>
<pin id="239" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V_addr/7 "/>
</bind>
</comp>

<comp id="242" class="1004" name="grp_access_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="8" slack="0"/>
<pin id="244" dir="0" index="1" bw="58" slack="2147483647"/>
<pin id="245" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="246" dir="1" index="3" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="exp_Z1_V/7 "/>
</bind>
</comp>

<comp id="248" class="1004" name="table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr_gep_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="42" slack="0"/>
<pin id="250" dir="0" index="1" bw="1" slack="0"/>
<pin id="251" dir="0" index="2" bw="8" slack="0"/>
<pin id="252" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr/7 "/>
</bind>
</comp>

<comp id="255" class="1004" name="grp_access_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="8" slack="0"/>
<pin id="257" dir="0" index="1" bw="42" slack="2147483647"/>
<pin id="258" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="259" dir="1" index="3" bw="42" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="f_Z2_V/7 "/>
</bind>
</comp>

<comp id="261" class="1004" name="data_V_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="64" slack="0"/>
<pin id="263" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="data_V/1 "/>
</bind>
</comp>

<comp id="265" class="1004" name="p_Result_9_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="1" slack="0"/>
<pin id="267" dir="0" index="1" bw="64" slack="0"/>
<pin id="268" dir="0" index="2" bw="7" slack="0"/>
<pin id="269" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_9/1 "/>
</bind>
</comp>

<comp id="273" class="1004" name="tmp_22_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="11" slack="0"/>
<pin id="275" dir="0" index="1" bw="64" slack="0"/>
<pin id="276" dir="0" index="2" bw="7" slack="0"/>
<pin id="277" dir="0" index="3" bw="7" slack="0"/>
<pin id="278" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_22/1 "/>
</bind>
</comp>

<comp id="283" class="1004" name="tmp_23_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="64" slack="0"/>
<pin id="285" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_23/1 "/>
</bind>
</comp>

<comp id="287" class="1004" name="icmp_ln209_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="11" slack="0"/>
<pin id="289" dir="0" index="1" bw="11" slack="0"/>
<pin id="290" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln209/1 "/>
</bind>
</comp>

<comp id="293" class="1004" name="icmp_ln18_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="52" slack="0"/>
<pin id="295" dir="0" index="1" bw="52" slack="0"/>
<pin id="296" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln18/1 "/>
</bind>
</comp>

<comp id="299" class="1004" name="x_is_NaN_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="1" slack="0"/>
<pin id="301" dir="0" index="1" bw="1" slack="0"/>
<pin id="302" dir="1" index="2" bw="1" slack="8"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="x_is_NaN/1 "/>
</bind>
</comp>

<comp id="305" class="1004" name="icmp_ln824_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="52" slack="0"/>
<pin id="307" dir="0" index="1" bw="52" slack="0"/>
<pin id="308" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln824/1 "/>
</bind>
</comp>

<comp id="311" class="1004" name="x_is_inf_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="1" slack="0"/>
<pin id="313" dir="0" index="1" bw="1" slack="0"/>
<pin id="314" dir="1" index="2" bw="1" slack="8"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="x_is_inf/1 "/>
</bind>
</comp>

<comp id="317" class="1004" name="zext_ln510_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="11" slack="0"/>
<pin id="319" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln510/1 "/>
</bind>
</comp>

<comp id="321" class="1004" name="m_exp_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="11" slack="0"/>
<pin id="323" dir="0" index="1" bw="11" slack="0"/>
<pin id="324" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="m_exp/1 "/>
</bind>
</comp>

<comp id="327" class="1004" name="p_Result_10_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="54" slack="0"/>
<pin id="329" dir="0" index="1" bw="1" slack="0"/>
<pin id="330" dir="0" index="2" bw="52" slack="0"/>
<pin id="331" dir="1" index="3" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_10/1 "/>
</bind>
</comp>

<comp id="335" class="1004" name="e_frac_V_1_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="1" slack="0"/>
<pin id="337" dir="0" index="1" bw="54" slack="0"/>
<pin id="338" dir="1" index="2" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="e_frac_V_1/1 "/>
</bind>
</comp>

<comp id="341" class="1004" name="select_ln253_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="1" slack="0"/>
<pin id="343" dir="0" index="1" bw="54" slack="0"/>
<pin id="344" dir="0" index="2" bw="54" slack="0"/>
<pin id="345" dir="1" index="3" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln253/1 "/>
</bind>
</comp>

<comp id="349" class="1004" name="m_frac_l_V_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="61" slack="0"/>
<pin id="351" dir="0" index="1" bw="54" slack="0"/>
<pin id="352" dir="0" index="2" bw="1" slack="0"/>
<pin id="353" dir="1" index="3" bw="61" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="m_frac_l_V/1 "/>
</bind>
</comp>

<comp id="357" class="1004" name="sext_ln256_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="61" slack="0"/>
<pin id="359" dir="1" index="1" bw="71" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln256/1 "/>
</bind>
</comp>

<comp id="361" class="1004" name="isNeg_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="1" slack="0"/>
<pin id="363" dir="0" index="1" bw="12" slack="0"/>
<pin id="364" dir="0" index="2" bw="5" slack="0"/>
<pin id="365" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isNeg/1 "/>
</bind>
</comp>

<comp id="369" class="1004" name="sub_ln1311_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="11" slack="0"/>
<pin id="371" dir="0" index="1" bw="11" slack="0"/>
<pin id="372" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1311/1 "/>
</bind>
</comp>

<comp id="375" class="1004" name="sext_ln1311_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="11" slack="0"/>
<pin id="377" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1311/1 "/>
</bind>
</comp>

<comp id="379" class="1004" name="ush_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="1" slack="0"/>
<pin id="381" dir="0" index="1" bw="12" slack="0"/>
<pin id="382" dir="0" index="2" bw="12" slack="0"/>
<pin id="383" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ush/1 "/>
</bind>
</comp>

<comp id="387" class="1004" name="sh_prom_i_i360_cast_cast_cast_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="12" slack="0"/>
<pin id="389" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sh_prom_i_i360_cast_cast_cast/1 "/>
</bind>
</comp>

<comp id="391" class="1004" name="sh_prom_i_i360_cast_cast_cast_cast_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="12" slack="0"/>
<pin id="393" dir="1" index="1" bw="71" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sh_prom_i_i360_cast_cast_cast_cast/1 "/>
</bind>
</comp>

<comp id="395" class="1004" name="r_V_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="61" slack="0"/>
<pin id="397" dir="0" index="1" bw="32" slack="0"/>
<pin id="398" dir="1" index="2" bw="71" slack="0"/>
</pin_list>
<bind>
<opcode="ashr(22) " fcode="ashr"/>
<opset="r_V/1 "/>
</bind>
</comp>

<comp id="401" class="1004" name="r_V_1_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="61" slack="0"/>
<pin id="403" dir="0" index="1" bw="32" slack="0"/>
<pin id="404" dir="1" index="2" bw="71" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="r_V_1/1 "/>
</bind>
</comp>

<comp id="407" class="1004" name="r_V_13_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="1" slack="0"/>
<pin id="409" dir="0" index="1" bw="71" slack="0"/>
<pin id="410" dir="0" index="2" bw="71" slack="0"/>
<pin id="411" dir="1" index="3" bw="71" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="r_V_13/1 "/>
</bind>
</comp>

<comp id="415" class="1004" name="m_fix_l_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="64" slack="0"/>
<pin id="417" dir="0" index="1" bw="71" slack="0"/>
<pin id="418" dir="0" index="2" bw="4" slack="0"/>
<pin id="419" dir="0" index="3" bw="8" slack="0"/>
<pin id="420" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="m_fix_l/1 "/>
</bind>
</comp>

<comp id="425" class="1004" name="sh_prom_i_i340_cast_cast_cast_cast_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="12" slack="0"/>
<pin id="427" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sh_prom_i_i340_cast_cast_cast_cast/1 "/>
</bind>
</comp>

<comp id="429" class="1004" name="r_V_3_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="64" slack="0"/>
<pin id="431" dir="0" index="1" bw="32" slack="0"/>
<pin id="432" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="r_V_3/1 "/>
</bind>
</comp>

<comp id="435" class="1004" name="r_V_4_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="64" slack="0"/>
<pin id="437" dir="0" index="1" bw="32" slack="0"/>
<pin id="438" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="ashr(22) " fcode="ashr"/>
<opset="r_V_4/1 "/>
</bind>
</comp>

<comp id="441" class="1004" name="m_fix_hi_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="16" slack="0"/>
<pin id="443" dir="0" index="1" bw="71" slack="0"/>
<pin id="444" dir="0" index="2" bw="7" slack="0"/>
<pin id="445" dir="0" index="3" bw="8" slack="0"/>
<pin id="446" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="m_fix_hi/1 "/>
</bind>
</comp>

<comp id="451" class="1004" name="p_Result_11_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="1" slack="0"/>
<pin id="453" dir="0" index="1" bw="71" slack="0"/>
<pin id="454" dir="0" index="2" bw="8" slack="0"/>
<pin id="455" dir="1" index="3" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_11/1 "/>
</bind>
</comp>

<comp id="459" class="1004" name="sext_ln1070_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="16" slack="0"/>
<pin id="461" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1070/1 "/>
</bind>
</comp>

<comp id="463" class="1004" name="trunc_ln657_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="71" slack="0"/>
<pin id="465" dir="1" index="1" bw="59" slack="4"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln657/1 "/>
</bind>
</comp>

<comp id="467" class="1004" name="icmp_ln338_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="12" slack="0"/>
<pin id="469" dir="0" index="1" bw="12" slack="0"/>
<pin id="470" dir="1" index="2" bw="1" slack="8"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln338/1 "/>
</bind>
</comp>

<comp id="473" class="1004" name="select_ln1322_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="1" slack="0"/>
<pin id="475" dir="0" index="1" bw="64" slack="0"/>
<pin id="476" dir="0" index="2" bw="64" slack="0"/>
<pin id="477" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1322/1 "/>
</bind>
</comp>

<comp id="481" class="1004" name="shl_ln_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="71" slack="0"/>
<pin id="483" dir="0" index="1" bw="64" slack="0"/>
<pin id="484" dir="0" index="2" bw="1" slack="0"/>
<pin id="485" dir="1" index="3" bw="71" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/1 "/>
</bind>
</comp>

<comp id="489" class="1004" name="icmp_ln1453_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="71" slack="0"/>
<pin id="491" dir="0" index="1" bw="71" slack="0"/>
<pin id="492" dir="1" index="2" bw="1" slack="8"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1453/1 "/>
</bind>
</comp>

<comp id="495" class="1004" name="rhs_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="19" slack="0"/>
<pin id="497" dir="0" index="1" bw="1" slack="2"/>
<pin id="498" dir="0" index="2" bw="18" slack="0"/>
<pin id="499" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs/3 "/>
</bind>
</comp>

<comp id="502" class="1004" name="sext_ln1146_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="19" slack="0"/>
<pin id="504" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1146/3 "/>
</bind>
</comp>

<comp id="506" class="1004" name="ret_V_cast_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="13" slack="0"/>
<pin id="508" dir="0" index="1" bw="31" slack="0"/>
<pin id="509" dir="0" index="2" bw="6" slack="0"/>
<pin id="510" dir="0" index="3" bw="6" slack="0"/>
<pin id="511" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="ret_V_cast/4 "/>
</bind>
</comp>

<comp id="515" class="1004" name="p_Result_s_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="1" slack="0"/>
<pin id="517" dir="0" index="1" bw="31" slack="0"/>
<pin id="518" dir="0" index="2" bw="6" slack="0"/>
<pin id="519" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s/4 "/>
</bind>
</comp>

<comp id="522" class="1004" name="trunc_ln805_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="31" slack="0"/>
<pin id="524" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln805/4 "/>
</bind>
</comp>

<comp id="525" class="1004" name="icmp_ln805_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="18" slack="0"/>
<pin id="527" dir="0" index="1" bw="18" slack="0"/>
<pin id="528" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln805/4 "/>
</bind>
</comp>

<comp id="531" class="1004" name="ret_V_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="13" slack="0"/>
<pin id="533" dir="0" index="1" bw="1" slack="0"/>
<pin id="534" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V/4 "/>
</bind>
</comp>

<comp id="537" class="1004" name="select_ln804_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="1" slack="0"/>
<pin id="539" dir="0" index="1" bw="13" slack="0"/>
<pin id="540" dir="0" index="2" bw="13" slack="0"/>
<pin id="541" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln804/4 "/>
</bind>
</comp>

<comp id="545" class="1004" name="ret_V_8_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="1" slack="0"/>
<pin id="547" dir="0" index="1" bw="13" slack="0"/>
<pin id="548" dir="0" index="2" bw="13" slack="0"/>
<pin id="549" dir="1" index="3" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ret_V_8/4 "/>
</bind>
</comp>

<comp id="553" class="1004" name="sext_ln1069_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="13" slack="1"/>
<pin id="555" dir="1" index="1" bw="71" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1069/5 "/>
</bind>
</comp>

<comp id="556" class="1004" name="r_V_8_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="13" slack="0"/>
<pin id="558" dir="0" index="1" bw="71" slack="0"/>
<pin id="559" dir="1" index="2" bw="71" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_8/5 "/>
</bind>
</comp>

<comp id="562" class="1004" name="tmp_2_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="58" slack="0"/>
<pin id="564" dir="0" index="1" bw="71" slack="0"/>
<pin id="565" dir="0" index="2" bw="5" slack="0"/>
<pin id="566" dir="0" index="3" bw="8" slack="0"/>
<pin id="567" dir="1" index="4" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/5 "/>
</bind>
</comp>

<comp id="572" class="1004" name="and_ln_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="59" slack="0"/>
<pin id="574" dir="0" index="1" bw="58" slack="0"/>
<pin id="575" dir="0" index="2" bw="1" slack="0"/>
<pin id="576" dir="1" index="3" bw="59" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="and_ln/5 "/>
</bind>
</comp>

<comp id="580" class="1004" name="m_diff_V_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="59" slack="4"/>
<pin id="582" dir="0" index="1" bw="59" slack="0"/>
<pin id="583" dir="1" index="2" bw="59" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="m_diff_V/5 "/>
</bind>
</comp>

<comp id="585" class="1004" name="m_diff_hi_V_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="8" slack="0"/>
<pin id="587" dir="0" index="1" bw="59" slack="0"/>
<pin id="588" dir="0" index="2" bw="7" slack="0"/>
<pin id="589" dir="0" index="3" bw="7" slack="0"/>
<pin id="590" dir="1" index="4" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="m_diff_hi_V/5 "/>
</bind>
</comp>

<comp id="595" class="1004" name="Z2_V_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="8" slack="0"/>
<pin id="597" dir="0" index="1" bw="59" slack="0"/>
<pin id="598" dir="0" index="2" bw="7" slack="0"/>
<pin id="599" dir="0" index="3" bw="7" slack="0"/>
<pin id="600" dir="1" index="4" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="Z2_V/5 "/>
</bind>
</comp>

<comp id="605" class="1004" name="Z3_V_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="8" slack="0"/>
<pin id="607" dir="0" index="1" bw="59" slack="0"/>
<pin id="608" dir="0" index="2" bw="7" slack="0"/>
<pin id="609" dir="0" index="3" bw="7" slack="0"/>
<pin id="610" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="Z3_V/5 "/>
</bind>
</comp>

<comp id="615" class="1004" name="Z4_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="59" slack="0"/>
<pin id="617" dir="1" index="1" bw="35" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="Z4/5 "/>
</bind>
</comp>

<comp id="619" class="1004" name="Z4_ind_fu_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="8" slack="0"/>
<pin id="621" dir="0" index="1" bw="59" slack="0"/>
<pin id="622" dir="0" index="2" bw="6" slack="0"/>
<pin id="623" dir="0" index="3" bw="7" slack="0"/>
<pin id="624" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="Z4_ind/5 "/>
</bind>
</comp>

<comp id="629" class="1004" name="zext_ln488_1_fu_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="8" slack="1"/>
<pin id="631" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln488_1/6 "/>
</bind>
</comp>

<comp id="633" class="1004" name="zext_ln488_2_fu_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="8" slack="1"/>
<pin id="635" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln488_2/6 "/>
</bind>
</comp>

<comp id="637" class="1004" name="zext_ln488_fu_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="8" slack="2"/>
<pin id="639" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln488/7 "/>
</bind>
</comp>

<comp id="641" class="1004" name="r_fu_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="10" slack="0"/>
<pin id="643" dir="0" index="1" bw="26" slack="0"/>
<pin id="644" dir="0" index="2" bw="6" slack="0"/>
<pin id="645" dir="0" index="3" bw="6" slack="0"/>
<pin id="646" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="r/7 "/>
</bind>
</comp>

<comp id="651" class="1004" name="zext_ln657_fu_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="35" slack="2"/>
<pin id="653" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln657/7 "/>
</bind>
</comp>

<comp id="654" class="1004" name="zext_ln657_1_fu_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="10" slack="0"/>
<pin id="656" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln657_1/7 "/>
</bind>
</comp>

<comp id="658" class="1004" name="ret_V_9_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="35" slack="0"/>
<pin id="660" dir="0" index="1" bw="10" slack="0"/>
<pin id="661" dir="1" index="2" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_9/7 "/>
</bind>
</comp>

<comp id="664" class="1004" name="ret_V_10_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="43" slack="0"/>
<pin id="666" dir="0" index="1" bw="8" slack="2"/>
<pin id="667" dir="0" index="2" bw="1" slack="0"/>
<pin id="668" dir="0" index="3" bw="26" slack="0"/>
<pin id="669" dir="1" index="4" bw="43" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="ret_V_10/7 "/>
</bind>
</comp>

<comp id="673" class="1004" name="zext_ln1069_fu_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="43" slack="0"/>
<pin id="675" dir="1" index="1" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1069/7 "/>
</bind>
</comp>

<comp id="677" class="1004" name="zext_ln1072_fu_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="36" slack="0"/>
<pin id="679" dir="1" index="1" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1072/7 "/>
</bind>
</comp>

<comp id="681" class="1004" name="r_V_10_fu_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="43" slack="0"/>
<pin id="683" dir="0" index="1" bw="36" slack="0"/>
<pin id="684" dir="1" index="2" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_10/7 "/>
</bind>
</comp>

<comp id="687" class="1004" name="trunc_ln657_4_fu_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="20" slack="0"/>
<pin id="689" dir="0" index="1" bw="79" slack="0"/>
<pin id="690" dir="0" index="2" bw="7" slack="0"/>
<pin id="691" dir="0" index="3" bw="8" slack="0"/>
<pin id="692" dir="1" index="4" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln657_4/7 "/>
</bind>
</comp>

<comp id="697" class="1004" name="zext_ln657_2_fu_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="20" slack="0"/>
<pin id="699" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln657_2/7 "/>
</bind>
</comp>

<comp id="701" class="1004" name="add_ln657_fu_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="36" slack="0"/>
<pin id="703" dir="0" index="1" bw="20" slack="0"/>
<pin id="704" dir="1" index="2" bw="36" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln657/7 "/>
</bind>
</comp>

<comp id="707" class="1004" name="zext_ln488_3_fu_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="8" slack="2"/>
<pin id="709" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln488_3/7 "/>
</bind>
</comp>

<comp id="711" class="1004" name="zext_ln1146_fu_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="43" slack="1"/>
<pin id="713" dir="1" index="1" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1146/8 "/>
</bind>
</comp>

<comp id="714" class="1004" name="zext_ln657_3_fu_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="36" slack="1"/>
<pin id="716" dir="1" index="1" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln657_3/8 "/>
</bind>
</comp>

<comp id="717" class="1004" name="exp_Z2P_m_1_V_fu_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="36" slack="0"/>
<pin id="719" dir="0" index="1" bw="43" slack="0"/>
<pin id="720" dir="1" index="2" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="exp_Z2P_m_1_V/8 "/>
</bind>
</comp>

<comp id="723" class="1004" name="tmp_3_fu_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="40" slack="0"/>
<pin id="725" dir="0" index="1" bw="42" slack="0"/>
<pin id="726" dir="0" index="2" bw="3" slack="0"/>
<pin id="727" dir="0" index="3" bw="7" slack="0"/>
<pin id="728" dir="1" index="4" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/8 "/>
</bind>
</comp>

<comp id="733" class="1004" name="exp_Z2_m_1_V_fu_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="49" slack="0"/>
<pin id="735" dir="0" index="1" bw="8" slack="3"/>
<pin id="736" dir="0" index="2" bw="1" slack="0"/>
<pin id="737" dir="0" index="3" bw="40" slack="0"/>
<pin id="738" dir="1" index="4" bw="49" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="exp_Z2_m_1_V/8 "/>
</bind>
</comp>

<comp id="742" class="1004" name="zext_ln1069_1_fu_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="49" slack="0"/>
<pin id="744" dir="1" index="1" bw="93" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1069_1/8 "/>
</bind>
</comp>

<comp id="746" class="1004" name="zext_ln1072_1_fu_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="44" slack="0"/>
<pin id="748" dir="1" index="1" bw="93" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1072_1/8 "/>
</bind>
</comp>

<comp id="750" class="1004" name="r_V_11_fu_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="49" slack="0"/>
<pin id="752" dir="0" index="1" bw="44" slack="0"/>
<pin id="753" dir="1" index="2" bw="93" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_11/8 "/>
</bind>
</comp>

<comp id="756" class="1004" name="lhs_V_fu_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="51" slack="0"/>
<pin id="758" dir="0" index="1" bw="8" slack="3"/>
<pin id="759" dir="0" index="2" bw="1" slack="0"/>
<pin id="760" dir="0" index="3" bw="40" slack="0"/>
<pin id="761" dir="0" index="4" bw="1" slack="0"/>
<pin id="762" dir="1" index="5" bw="51" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V/8 "/>
</bind>
</comp>

<comp id="767" class="1004" name="zext_ln1146_1_fu_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="51" slack="0"/>
<pin id="769" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1146_1/8 "/>
</bind>
</comp>

<comp id="771" class="1004" name="trunc_ln657_5_fu_771">
<pin_list>
<pin id="772" dir="0" index="0" bw="36" slack="0"/>
<pin id="773" dir="0" index="1" bw="93" slack="0"/>
<pin id="774" dir="0" index="2" bw="7" slack="0"/>
<pin id="775" dir="0" index="3" bw="8" slack="0"/>
<pin id="776" dir="1" index="4" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln657_5/8 "/>
</bind>
</comp>

<comp id="781" class="1004" name="zext_ln657_4_fu_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="36" slack="0"/>
<pin id="783" dir="1" index="1" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln657_4/8 "/>
</bind>
</comp>

<comp id="785" class="1004" name="add_ln657_2_fu_785">
<pin_list>
<pin id="786" dir="0" index="0" bw="44" slack="0"/>
<pin id="787" dir="0" index="1" bw="36" slack="0"/>
<pin id="788" dir="1" index="2" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln657_2/8 "/>
</bind>
</comp>

<comp id="791" class="1004" name="zext_ln657_5_fu_791">
<pin_list>
<pin id="792" dir="0" index="0" bw="44" slack="0"/>
<pin id="793" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln657_5/8 "/>
</bind>
</comp>

<comp id="795" class="1004" name="exp_Z1P_m_1_l_V_fu_795">
<pin_list>
<pin id="796" dir="0" index="0" bw="44" slack="0"/>
<pin id="797" dir="0" index="1" bw="51" slack="0"/>
<pin id="798" dir="1" index="2" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="exp_Z1P_m_1_l_V/8 "/>
</bind>
</comp>

<comp id="801" class="1004" name="exp_Z1P_m_1_V_fu_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="50" slack="0"/>
<pin id="803" dir="0" index="1" bw="52" slack="0"/>
<pin id="804" dir="0" index="2" bw="3" slack="0"/>
<pin id="805" dir="0" index="3" bw="7" slack="0"/>
<pin id="806" dir="1" index="4" bw="50" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="exp_Z1P_m_1_V/8 "/>
</bind>
</comp>

<comp id="811" class="1004" name="exp_Z1_hi_V_fu_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="50" slack="0"/>
<pin id="813" dir="0" index="1" bw="58" slack="0"/>
<pin id="814" dir="0" index="2" bw="5" slack="0"/>
<pin id="815" dir="0" index="3" bw="7" slack="0"/>
<pin id="816" dir="1" index="4" bw="50" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="exp_Z1_hi_V/8 "/>
</bind>
</comp>

<comp id="821" class="1004" name="ret_V_11_fu_821">
<pin_list>
<pin id="822" dir="0" index="0" bw="58" slack="1"/>
<pin id="823" dir="0" index="1" bw="6" slack="0"/>
<pin id="824" dir="1" index="2" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_11/9 "/>
</bind>
</comp>

<comp id="826" class="1004" name="zext_ln1070_fu_826">
<pin_list>
<pin id="827" dir="0" index="0" bw="50" slack="1"/>
<pin id="828" dir="1" index="1" bw="100" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1070/9 "/>
</bind>
</comp>

<comp id="829" class="1004" name="zext_ln1072_2_fu_829">
<pin_list>
<pin id="830" dir="0" index="0" bw="50" slack="1"/>
<pin id="831" dir="1" index="1" bw="100" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1072_2/9 "/>
</bind>
</comp>

<comp id="832" class="1004" name="r_V_15_fu_832">
<pin_list>
<pin id="833" dir="0" index="0" bw="50" slack="0"/>
<pin id="834" dir="0" index="1" bw="50" slack="0"/>
<pin id="835" dir="1" index="2" bw="100" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_15/9 "/>
</bind>
</comp>

<comp id="838" class="1004" name="lhs_V_3_fu_838">
<pin_list>
<pin id="839" dir="0" index="0" bw="107" slack="0"/>
<pin id="840" dir="0" index="1" bw="58" slack="0"/>
<pin id="841" dir="0" index="2" bw="1" slack="0"/>
<pin id="842" dir="1" index="3" bw="107" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V_3/9 "/>
</bind>
</comp>

<comp id="846" class="1004" name="zext_ln1146_2_fu_846">
<pin_list>
<pin id="847" dir="0" index="0" bw="100" slack="0"/>
<pin id="848" dir="1" index="1" bw="107" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1146_2/9 "/>
</bind>
</comp>

<comp id="850" class="1004" name="zext_ln1146_3_fu_850">
<pin_list>
<pin id="851" dir="0" index="0" bw="100" slack="0"/>
<pin id="852" dir="1" index="1" bw="106" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1146_3/9 "/>
</bind>
</comp>

<comp id="854" class="1004" name="trunc_ln1146_fu_854">
<pin_list>
<pin id="855" dir="0" index="0" bw="58" slack="0"/>
<pin id="856" dir="1" index="1" bw="57" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1146/9 "/>
</bind>
</comp>

<comp id="858" class="1004" name="trunc_ln1_fu_858">
<pin_list>
<pin id="859" dir="0" index="0" bw="106" slack="0"/>
<pin id="860" dir="0" index="1" bw="57" slack="0"/>
<pin id="861" dir="0" index="2" bw="1" slack="0"/>
<pin id="862" dir="1" index="3" bw="106" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="trunc_ln1/9 "/>
</bind>
</comp>

<comp id="866" class="1004" name="zext_ln1146_4_fu_866">
<pin_list>
<pin id="867" dir="0" index="0" bw="100" slack="0"/>
<pin id="868" dir="1" index="1" bw="105" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1146_4/9 "/>
</bind>
</comp>

<comp id="870" class="1004" name="trunc_ln1146_2_fu_870">
<pin_list>
<pin id="871" dir="0" index="0" bw="58" slack="0"/>
<pin id="872" dir="1" index="1" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1146_2/9 "/>
</bind>
</comp>

<comp id="874" class="1004" name="trunc_ln1146_1_fu_874">
<pin_list>
<pin id="875" dir="0" index="0" bw="105" slack="0"/>
<pin id="876" dir="0" index="1" bw="56" slack="0"/>
<pin id="877" dir="0" index="2" bw="1" slack="0"/>
<pin id="878" dir="1" index="3" bw="105" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="trunc_ln1146_1/9 "/>
</bind>
</comp>

<comp id="882" class="1004" name="ret_V_6_fu_882">
<pin_list>
<pin id="883" dir="0" index="0" bw="107" slack="0"/>
<pin id="884" dir="0" index="1" bw="100" slack="0"/>
<pin id="885" dir="1" index="2" bw="107" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_6/9 "/>
</bind>
</comp>

<comp id="888" class="1004" name="add_ln1146_1_fu_888">
<pin_list>
<pin id="889" dir="0" index="0" bw="105" slack="0"/>
<pin id="890" dir="0" index="1" bw="100" slack="0"/>
<pin id="891" dir="1" index="2" bw="105" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1146_1/9 "/>
</bind>
</comp>

<comp id="894" class="1004" name="add_ln1146_2_fu_894">
<pin_list>
<pin id="895" dir="0" index="0" bw="106" slack="0"/>
<pin id="896" dir="0" index="1" bw="100" slack="0"/>
<pin id="897" dir="1" index="2" bw="106" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1146_2/9 "/>
</bind>
</comp>

<comp id="900" class="1004" name="tmp_18_fu_900">
<pin_list>
<pin id="901" dir="0" index="0" bw="1" slack="0"/>
<pin id="902" dir="0" index="1" bw="107" slack="0"/>
<pin id="903" dir="0" index="2" bw="8" slack="0"/>
<pin id="904" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_18/9 "/>
</bind>
</comp>

<comp id="908" class="1004" name="r_exp_V_fu_908">
<pin_list>
<pin id="909" dir="0" index="0" bw="13" slack="5"/>
<pin id="910" dir="0" index="1" bw="1" slack="0"/>
<pin id="911" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_exp_V/9 "/>
</bind>
</comp>

<comp id="913" class="1004" name="r_exp_V_2_fu_913">
<pin_list>
<pin id="914" dir="0" index="0" bw="1" slack="0"/>
<pin id="915" dir="0" index="1" bw="13" slack="5"/>
<pin id="916" dir="0" index="2" bw="13" slack="0"/>
<pin id="917" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="r_exp_V_2/9 "/>
</bind>
</comp>

<comp id="920" class="1004" name="tmp_19_fu_920">
<pin_list>
<pin id="921" dir="0" index="0" bw="3" slack="0"/>
<pin id="922" dir="0" index="1" bw="13" slack="0"/>
<pin id="923" dir="0" index="2" bw="5" slack="0"/>
<pin id="924" dir="0" index="3" bw="5" slack="0"/>
<pin id="925" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_19/9 "/>
</bind>
</comp>

<comp id="930" class="1004" name="icmp_ln840_fu_930">
<pin_list>
<pin id="931" dir="0" index="0" bw="3" slack="0"/>
<pin id="932" dir="0" index="1" bw="3" slack="0"/>
<pin id="933" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln840/9 "/>
</bind>
</comp>

<comp id="936" class="1004" name="or_ln338_fu_936">
<pin_list>
<pin id="937" dir="0" index="0" bw="1" slack="8"/>
<pin id="938" dir="0" index="1" bw="1" slack="0"/>
<pin id="939" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln338/9 "/>
</bind>
</comp>

<comp id="941" class="1004" name="tmp_20_fu_941">
<pin_list>
<pin id="942" dir="0" index="0" bw="1" slack="0"/>
<pin id="943" dir="0" index="1" bw="54" slack="8"/>
<pin id="944" dir="0" index="2" bw="7" slack="0"/>
<pin id="945" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_20/9 "/>
</bind>
</comp>

<comp id="948" class="1004" name="select_ln344_fu_948">
<pin_list>
<pin id="949" dir="0" index="0" bw="1" slack="0"/>
<pin id="950" dir="0" index="1" bw="64" slack="0"/>
<pin id="951" dir="0" index="2" bw="64" slack="0"/>
<pin id="952" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln344/9 "/>
</bind>
</comp>

<comp id="956" class="1004" name="icmp_ln844_fu_956">
<pin_list>
<pin id="957" dir="0" index="0" bw="13" slack="0"/>
<pin id="958" dir="0" index="1" bw="13" slack="0"/>
<pin id="959" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln844/9 "/>
</bind>
</comp>

<comp id="962" class="1004" name="tmp_fu_962">
<pin_list>
<pin id="963" dir="0" index="0" bw="52" slack="0"/>
<pin id="964" dir="0" index="1" bw="106" slack="0"/>
<pin id="965" dir="0" index="2" bw="7" slack="0"/>
<pin id="966" dir="0" index="3" bw="8" slack="0"/>
<pin id="967" dir="1" index="4" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/9 "/>
</bind>
</comp>

<comp id="972" class="1004" name="tmp_s_fu_972">
<pin_list>
<pin id="973" dir="0" index="0" bw="52" slack="0"/>
<pin id="974" dir="0" index="1" bw="105" slack="0"/>
<pin id="975" dir="0" index="2" bw="7" slack="0"/>
<pin id="976" dir="0" index="3" bw="8" slack="0"/>
<pin id="977" dir="1" index="4" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/9 "/>
</bind>
</comp>

<comp id="982" class="1004" name="tmp_24_fu_982">
<pin_list>
<pin id="983" dir="0" index="0" bw="1" slack="0"/>
<pin id="984" dir="0" index="1" bw="52" slack="0"/>
<pin id="985" dir="0" index="2" bw="52" slack="0"/>
<pin id="986" dir="1" index="3" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_24/9 "/>
</bind>
</comp>

<comp id="990" class="1004" name="trunc_ln167_fu_990">
<pin_list>
<pin id="991" dir="0" index="0" bw="13" slack="0"/>
<pin id="992" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln167/9 "/>
</bind>
</comp>

<comp id="994" class="1004" name="out_exp_V_fu_994">
<pin_list>
<pin id="995" dir="0" index="0" bw="11" slack="0"/>
<pin id="996" dir="0" index="1" bw="11" slack="0"/>
<pin id="997" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out_exp_V/9 "/>
</bind>
</comp>

<comp id="1000" class="1004" name="p_Result_12_fu_1000">
<pin_list>
<pin id="1001" dir="0" index="0" bw="63" slack="0"/>
<pin id="1002" dir="0" index="1" bw="11" slack="0"/>
<pin id="1003" dir="0" index="2" bw="52" slack="0"/>
<pin id="1004" dir="1" index="3" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_12/9 "/>
</bind>
</comp>

<comp id="1008" class="1004" name="zext_ln368_fu_1008">
<pin_list>
<pin id="1009" dir="0" index="0" bw="63" slack="0"/>
<pin id="1010" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln368/9 "/>
</bind>
</comp>

<comp id="1012" class="1004" name="bitcast_ln521_fu_1012">
<pin_list>
<pin id="1013" dir="0" index="0" bw="63" slack="0"/>
<pin id="1014" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln521/9 "/>
</bind>
</comp>

<comp id="1016" class="1004" name="or_ln18_fu_1016">
<pin_list>
<pin id="1017" dir="0" index="0" bw="1" slack="8"/>
<pin id="1018" dir="0" index="1" bw="1" slack="8"/>
<pin id="1019" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln18/9 "/>
</bind>
</comp>

<comp id="1020" class="1004" name="xor_ln18_fu_1020">
<pin_list>
<pin id="1021" dir="0" index="0" bw="1" slack="0"/>
<pin id="1022" dir="0" index="1" bw="1" slack="0"/>
<pin id="1023" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln18/9 "/>
</bind>
</comp>

<comp id="1026" class="1004" name="and_ln338_fu_1026">
<pin_list>
<pin id="1027" dir="0" index="0" bw="1" slack="8"/>
<pin id="1028" dir="0" index="1" bw="1" slack="0"/>
<pin id="1029" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln338/9 "/>
</bind>
</comp>

<comp id="1031" class="1004" name="xor_ln338_fu_1031">
<pin_list>
<pin id="1032" dir="0" index="0" bw="1" slack="8"/>
<pin id="1033" dir="0" index="1" bw="1" slack="0"/>
<pin id="1034" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln338/9 "/>
</bind>
</comp>

<comp id="1036" class="1004" name="and_ln840_fu_1036">
<pin_list>
<pin id="1037" dir="0" index="0" bw="1" slack="0"/>
<pin id="1038" dir="0" index="1" bw="1" slack="0"/>
<pin id="1039" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln840/9 "/>
</bind>
</comp>

<comp id="1042" class="1004" name="or_ln840_fu_1042">
<pin_list>
<pin id="1043" dir="0" index="0" bw="1" slack="0"/>
<pin id="1044" dir="0" index="1" bw="1" slack="0"/>
<pin id="1045" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln840/9 "/>
</bind>
</comp>

<comp id="1048" class="1004" name="sel_tmp7_fu_1048">
<pin_list>
<pin id="1049" dir="0" index="0" bw="1" slack="0"/>
<pin id="1050" dir="0" index="1" bw="1" slack="0"/>
<pin id="1051" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp7/9 "/>
</bind>
</comp>

<comp id="1054" class="1004" name="sel_tmp8_fu_1054">
<pin_list>
<pin id="1055" dir="0" index="0" bw="1" slack="0"/>
<pin id="1056" dir="0" index="1" bw="64" slack="0"/>
<pin id="1057" dir="0" index="2" bw="64" slack="0"/>
<pin id="1058" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_tmp8/9 "/>
</bind>
</comp>

<comp id="1062" class="1004" name="select_ln18_fu_1062">
<pin_list>
<pin id="1063" dir="0" index="0" bw="1" slack="8"/>
<pin id="1064" dir="0" index="1" bw="64" slack="0"/>
<pin id="1065" dir="0" index="2" bw="64" slack="0"/>
<pin id="1066" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln18/9 "/>
</bind>
</comp>

<comp id="1069" class="1004" name="xor_ln338_1_fu_1069">
<pin_list>
<pin id="1070" dir="0" index="0" bw="1" slack="0"/>
<pin id="1071" dir="0" index="1" bw="1" slack="0"/>
<pin id="1072" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln338_1/9 "/>
</bind>
</comp>

<comp id="1075" class="1004" name="and_ln338_1_fu_1075">
<pin_list>
<pin id="1076" dir="0" index="0" bw="1" slack="8"/>
<pin id="1077" dir="0" index="1" bw="1" slack="0"/>
<pin id="1078" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln338_1/9 "/>
</bind>
</comp>

<comp id="1080" class="1004" name="or_ln840_1_fu_1080">
<pin_list>
<pin id="1081" dir="0" index="0" bw="1" slack="8"/>
<pin id="1082" dir="0" index="1" bw="1" slack="0"/>
<pin id="1083" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln840_1/9 "/>
</bind>
</comp>

<comp id="1085" class="1004" name="xor_ln840_fu_1085">
<pin_list>
<pin id="1086" dir="0" index="0" bw="1" slack="0"/>
<pin id="1087" dir="0" index="1" bw="1" slack="0"/>
<pin id="1088" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln840/9 "/>
</bind>
</comp>

<comp id="1091" class="1004" name="or_ln840_2_fu_1091">
<pin_list>
<pin id="1092" dir="0" index="0" bw="1" slack="0"/>
<pin id="1093" dir="0" index="1" bw="1" slack="0"/>
<pin id="1094" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln840_2/9 "/>
</bind>
</comp>

<comp id="1097" class="1004" name="tmp27_fu_1097">
<pin_list>
<pin id="1098" dir="0" index="0" bw="1" slack="0"/>
<pin id="1099" dir="0" index="1" bw="1" slack="0"/>
<pin id="1100" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp27/9 "/>
</bind>
</comp>

<comp id="1103" class="1004" name="sel_tmp23_fu_1103">
<pin_list>
<pin id="1104" dir="0" index="0" bw="1" slack="0"/>
<pin id="1105" dir="0" index="1" bw="1" slack="0"/>
<pin id="1106" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp23/9 "/>
</bind>
</comp>

<comp id="1109" class="1004" name="xor_ln964_fu_1109">
<pin_list>
<pin id="1110" dir="0" index="0" bw="1" slack="9"/>
<pin id="1111" dir="0" index="1" bw="1" slack="0"/>
<pin id="1112" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln964/10 "/>
</bind>
</comp>

<comp id="1114" class="1004" name="x_is_pinf_fu_1114">
<pin_list>
<pin id="1115" dir="0" index="0" bw="1" slack="9"/>
<pin id="1116" dir="0" index="1" bw="1" slack="0"/>
<pin id="1117" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="x_is_pinf/10 "/>
</bind>
</comp>

<comp id="1119" class="1004" name="or_ln214_fu_1119">
<pin_list>
<pin id="1120" dir="0" index="0" bw="1" slack="9"/>
<pin id="1121" dir="0" index="1" bw="1" slack="0"/>
<pin id="1122" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln214/10 "/>
</bind>
</comp>

<comp id="1124" class="1004" name="select_ln214_fu_1124">
<pin_list>
<pin id="1125" dir="0" index="0" bw="1" slack="0"/>
<pin id="1126" dir="0" index="1" bw="64" slack="0"/>
<pin id="1127" dir="0" index="2" bw="64" slack="0"/>
<pin id="1128" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln214/10 "/>
</bind>
</comp>

<comp id="1132" class="1004" name="xor_ln18_1_fu_1132">
<pin_list>
<pin id="1133" dir="0" index="0" bw="1" slack="9"/>
<pin id="1134" dir="0" index="1" bw="1" slack="0"/>
<pin id="1135" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln18_1/10 "/>
</bind>
</comp>

<comp id="1137" class="1004" name="and_ln18_fu_1137">
<pin_list>
<pin id="1138" dir="0" index="0" bw="1" slack="9"/>
<pin id="1139" dir="0" index="1" bw="1" slack="0"/>
<pin id="1140" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln18/10 "/>
</bind>
</comp>

<comp id="1142" class="1004" name="select_ln18_1_fu_1142">
<pin_list>
<pin id="1143" dir="0" index="0" bw="1" slack="0"/>
<pin id="1144" dir="0" index="1" bw="64" slack="0"/>
<pin id="1145" dir="0" index="2" bw="64" slack="1"/>
<pin id="1146" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln18_1/10 "/>
</bind>
</comp>

<comp id="1149" class="1004" name="retval_0_fu_1149">
<pin_list>
<pin id="1150" dir="0" index="0" bw="1" slack="1"/>
<pin id="1151" dir="0" index="1" bw="64" slack="0"/>
<pin id="1152" dir="0" index="2" bw="64" slack="0"/>
<pin id="1153" dir="1" index="3" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="retval_0/10 "/>
</bind>
</comp>

<comp id="1156" class="1007" name="grp_fu_1156">
<pin_list>
<pin id="1157" dir="0" index="0" bw="16" slack="0"/>
<pin id="1158" dir="0" index="1" bw="31" slack="0"/>
<pin id="1159" dir="0" index="2" bw="19" slack="0"/>
<pin id="1160" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="r_V_14/1 ret_V_7/3 "/>
</bind>
</comp>

<comp id="1167" class="1005" name="p_Result_9_reg_1167">
<pin_list>
<pin id="1168" dir="0" index="0" bw="1" slack="9"/>
<pin id="1169" dir="1" index="1" bw="1" slack="9"/>
</pin_list>
<bind>
<opset="p_Result_9 "/>
</bind>
</comp>

<comp id="1172" class="1005" name="x_is_NaN_reg_1172">
<pin_list>
<pin id="1173" dir="0" index="0" bw="1" slack="8"/>
<pin id="1174" dir="1" index="1" bw="1" slack="8"/>
</pin_list>
<bind>
<opset="x_is_NaN "/>
</bind>
</comp>

<comp id="1180" class="1005" name="x_is_inf_reg_1180">
<pin_list>
<pin id="1181" dir="0" index="0" bw="1" slack="8"/>
<pin id="1182" dir="1" index="1" bw="1" slack="8"/>
</pin_list>
<bind>
<opset="x_is_inf "/>
</bind>
</comp>

<comp id="1187" class="1005" name="select_ln253_reg_1187">
<pin_list>
<pin id="1188" dir="0" index="0" bw="54" slack="8"/>
<pin id="1189" dir="1" index="1" bw="54" slack="8"/>
</pin_list>
<bind>
<opset="select_ln253 "/>
</bind>
</comp>

<comp id="1192" class="1005" name="p_Result_11_reg_1192">
<pin_list>
<pin id="1193" dir="0" index="0" bw="1" slack="2"/>
<pin id="1194" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="p_Result_11 "/>
</bind>
</comp>

<comp id="1197" class="1005" name="sext_ln1070_reg_1197">
<pin_list>
<pin id="1198" dir="0" index="0" bw="31" slack="1"/>
<pin id="1199" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1070 "/>
</bind>
</comp>

<comp id="1202" class="1005" name="trunc_ln657_reg_1202">
<pin_list>
<pin id="1203" dir="0" index="0" bw="59" slack="4"/>
<pin id="1204" dir="1" index="1" bw="59" slack="4"/>
</pin_list>
<bind>
<opset="trunc_ln657 "/>
</bind>
</comp>

<comp id="1207" class="1005" name="icmp_ln338_reg_1207">
<pin_list>
<pin id="1208" dir="0" index="0" bw="1" slack="8"/>
<pin id="1209" dir="1" index="1" bw="1" slack="8"/>
</pin_list>
<bind>
<opset="icmp_ln338 "/>
</bind>
</comp>

<comp id="1215" class="1005" name="icmp_ln1453_reg_1215">
<pin_list>
<pin id="1216" dir="0" index="0" bw="1" slack="8"/>
<pin id="1217" dir="1" index="1" bw="1" slack="8"/>
</pin_list>
<bind>
<opset="icmp_ln1453 "/>
</bind>
</comp>

<comp id="1220" class="1005" name="sext_ln1146_reg_1220">
<pin_list>
<pin id="1221" dir="0" index="0" bw="31" slack="1"/>
<pin id="1222" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1146 "/>
</bind>
</comp>

<comp id="1225" class="1005" name="ret_V_8_reg_1225">
<pin_list>
<pin id="1226" dir="0" index="0" bw="13" slack="1"/>
<pin id="1227" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_8 "/>
</bind>
</comp>

<comp id="1232" class="1005" name="m_diff_hi_V_reg_1232">
<pin_list>
<pin id="1233" dir="0" index="0" bw="8" slack="2"/>
<pin id="1234" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="m_diff_hi_V "/>
</bind>
</comp>

<comp id="1237" class="1005" name="Z2_V_reg_1237">
<pin_list>
<pin id="1238" dir="0" index="0" bw="8" slack="2"/>
<pin id="1239" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="Z2_V "/>
</bind>
</comp>

<comp id="1244" class="1005" name="Z3_V_reg_1244">
<pin_list>
<pin id="1245" dir="0" index="0" bw="8" slack="1"/>
<pin id="1246" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="Z3_V "/>
</bind>
</comp>

<comp id="1250" class="1005" name="Z4_reg_1250">
<pin_list>
<pin id="1251" dir="0" index="0" bw="35" slack="2"/>
<pin id="1252" dir="1" index="1" bw="35" slack="2"/>
</pin_list>
<bind>
<opset="Z4 "/>
</bind>
</comp>

<comp id="1255" class="1005" name="Z4_ind_reg_1255">
<pin_list>
<pin id="1256" dir="0" index="0" bw="8" slack="1"/>
<pin id="1257" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="Z4_ind "/>
</bind>
</comp>

<comp id="1260" class="1005" name="table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr_reg_1260">
<pin_list>
<pin id="1261" dir="0" index="0" bw="8" slack="1"/>
<pin id="1262" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr "/>
</bind>
</comp>

<comp id="1265" class="1005" name="table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr_1_reg_1265">
<pin_list>
<pin id="1266" dir="0" index="0" bw="8" slack="1"/>
<pin id="1267" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr_1 "/>
</bind>
</comp>

<comp id="1270" class="1005" name="table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V_addr_reg_1270">
<pin_list>
<pin id="1271" dir="0" index="0" bw="8" slack="1"/>
<pin id="1272" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V_addr "/>
</bind>
</comp>

<comp id="1275" class="1005" name="ret_V_10_reg_1275">
<pin_list>
<pin id="1276" dir="0" index="0" bw="43" slack="1"/>
<pin id="1277" dir="1" index="1" bw="43" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_10 "/>
</bind>
</comp>

<comp id="1280" class="1005" name="add_ln657_reg_1280">
<pin_list>
<pin id="1281" dir="0" index="0" bw="36" slack="1"/>
<pin id="1282" dir="1" index="1" bw="36" slack="1"/>
</pin_list>
<bind>
<opset="add_ln657 "/>
</bind>
</comp>

<comp id="1285" class="1005" name="table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr_reg_1285">
<pin_list>
<pin id="1286" dir="0" index="0" bw="8" slack="1"/>
<pin id="1287" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr "/>
</bind>
</comp>

<comp id="1290" class="1005" name="exp_Z1_V_reg_1290">
<pin_list>
<pin id="1291" dir="0" index="0" bw="58" slack="1"/>
<pin id="1292" dir="1" index="1" bw="58" slack="1"/>
</pin_list>
<bind>
<opset="exp_Z1_V "/>
</bind>
</comp>

<comp id="1295" class="1005" name="exp_Z1P_m_1_V_reg_1295">
<pin_list>
<pin id="1296" dir="0" index="0" bw="50" slack="1"/>
<pin id="1297" dir="1" index="1" bw="50" slack="1"/>
</pin_list>
<bind>
<opset="exp_Z1P_m_1_V "/>
</bind>
</comp>

<comp id="1300" class="1005" name="exp_Z1_hi_V_reg_1300">
<pin_list>
<pin id="1301" dir="0" index="0" bw="50" slack="1"/>
<pin id="1302" dir="1" index="1" bw="50" slack="1"/>
</pin_list>
<bind>
<opset="exp_Z1_hi_V "/>
</bind>
</comp>

<comp id="1305" class="1005" name="select_ln18_reg_1305">
<pin_list>
<pin id="1306" dir="0" index="0" bw="64" slack="1"/>
<pin id="1307" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="select_ln18 "/>
</bind>
</comp>

<comp id="1310" class="1005" name="sel_tmp23_reg_1310">
<pin_list>
<pin id="1311" dir="0" index="0" bw="1" slack="1"/>
<pin id="1312" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="sel_tmp23 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="208"><net_src comp="8" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="209"><net_src comp="0" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="215"><net_src comp="4" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="216"><net_src comp="104" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="226"><net_src comp="210" pin="3"/><net_sink comp="217" pin=2"/></net>

<net id="232"><net_src comp="4" pin="0"/><net_sink comp="227" pin=0"/></net>

<net id="233"><net_src comp="104" pin="0"/><net_sink comp="227" pin=1"/></net>

<net id="234"><net_src comp="227" pin="3"/><net_sink comp="217" pin=0"/></net>

<net id="240"><net_src comp="2" pin="0"/><net_sink comp="235" pin=0"/></net>

<net id="241"><net_src comp="104" pin="0"/><net_sink comp="235" pin=1"/></net>

<net id="247"><net_src comp="235" pin="3"/><net_sink comp="242" pin=0"/></net>

<net id="253"><net_src comp="6" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="254"><net_src comp="104" pin="0"/><net_sink comp="248" pin=1"/></net>

<net id="260"><net_src comp="248" pin="3"/><net_sink comp="255" pin=0"/></net>

<net id="264"><net_src comp="204" pin="2"/><net_sink comp="261" pin=0"/></net>

<net id="270"><net_src comp="10" pin="0"/><net_sink comp="265" pin=0"/></net>

<net id="271"><net_src comp="261" pin="1"/><net_sink comp="265" pin=1"/></net>

<net id="272"><net_src comp="12" pin="0"/><net_sink comp="265" pin=2"/></net>

<net id="279"><net_src comp="14" pin="0"/><net_sink comp="273" pin=0"/></net>

<net id="280"><net_src comp="261" pin="1"/><net_sink comp="273" pin=1"/></net>

<net id="281"><net_src comp="16" pin="0"/><net_sink comp="273" pin=2"/></net>

<net id="282"><net_src comp="18" pin="0"/><net_sink comp="273" pin=3"/></net>

<net id="286"><net_src comp="261" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="291"><net_src comp="273" pin="4"/><net_sink comp="287" pin=0"/></net>

<net id="292"><net_src comp="20" pin="0"/><net_sink comp="287" pin=1"/></net>

<net id="297"><net_src comp="283" pin="1"/><net_sink comp="293" pin=0"/></net>

<net id="298"><net_src comp="22" pin="0"/><net_sink comp="293" pin=1"/></net>

<net id="303"><net_src comp="287" pin="2"/><net_sink comp="299" pin=0"/></net>

<net id="304"><net_src comp="293" pin="2"/><net_sink comp="299" pin=1"/></net>

<net id="309"><net_src comp="283" pin="1"/><net_sink comp="305" pin=0"/></net>

<net id="310"><net_src comp="22" pin="0"/><net_sink comp="305" pin=1"/></net>

<net id="315"><net_src comp="287" pin="2"/><net_sink comp="311" pin=0"/></net>

<net id="316"><net_src comp="305" pin="2"/><net_sink comp="311" pin=1"/></net>

<net id="320"><net_src comp="273" pin="4"/><net_sink comp="317" pin=0"/></net>

<net id="325"><net_src comp="317" pin="1"/><net_sink comp="321" pin=0"/></net>

<net id="326"><net_src comp="24" pin="0"/><net_sink comp="321" pin=1"/></net>

<net id="332"><net_src comp="26" pin="0"/><net_sink comp="327" pin=0"/></net>

<net id="333"><net_src comp="28" pin="0"/><net_sink comp="327" pin=1"/></net>

<net id="334"><net_src comp="283" pin="1"/><net_sink comp="327" pin=2"/></net>

<net id="339"><net_src comp="30" pin="0"/><net_sink comp="335" pin=0"/></net>

<net id="340"><net_src comp="327" pin="3"/><net_sink comp="335" pin=1"/></net>

<net id="346"><net_src comp="265" pin="3"/><net_sink comp="341" pin=0"/></net>

<net id="347"><net_src comp="335" pin="2"/><net_sink comp="341" pin=1"/></net>

<net id="348"><net_src comp="327" pin="3"/><net_sink comp="341" pin=2"/></net>

<net id="354"><net_src comp="32" pin="0"/><net_sink comp="349" pin=0"/></net>

<net id="355"><net_src comp="341" pin="3"/><net_sink comp="349" pin=1"/></net>

<net id="356"><net_src comp="34" pin="0"/><net_sink comp="349" pin=2"/></net>

<net id="360"><net_src comp="349" pin="3"/><net_sink comp="357" pin=0"/></net>

<net id="366"><net_src comp="36" pin="0"/><net_sink comp="361" pin=0"/></net>

<net id="367"><net_src comp="321" pin="2"/><net_sink comp="361" pin=1"/></net>

<net id="368"><net_src comp="38" pin="0"/><net_sink comp="361" pin=2"/></net>

<net id="373"><net_src comp="40" pin="0"/><net_sink comp="369" pin=0"/></net>

<net id="374"><net_src comp="273" pin="4"/><net_sink comp="369" pin=1"/></net>

<net id="378"><net_src comp="369" pin="2"/><net_sink comp="375" pin=0"/></net>

<net id="384"><net_src comp="361" pin="3"/><net_sink comp="379" pin=0"/></net>

<net id="385"><net_src comp="375" pin="1"/><net_sink comp="379" pin=1"/></net>

<net id="386"><net_src comp="321" pin="2"/><net_sink comp="379" pin=2"/></net>

<net id="390"><net_src comp="379" pin="3"/><net_sink comp="387" pin=0"/></net>

<net id="394"><net_src comp="387" pin="1"/><net_sink comp="391" pin=0"/></net>

<net id="399"><net_src comp="357" pin="1"/><net_sink comp="395" pin=0"/></net>

<net id="400"><net_src comp="391" pin="1"/><net_sink comp="395" pin=1"/></net>

<net id="405"><net_src comp="357" pin="1"/><net_sink comp="401" pin=0"/></net>

<net id="406"><net_src comp="391" pin="1"/><net_sink comp="401" pin=1"/></net>

<net id="412"><net_src comp="361" pin="3"/><net_sink comp="407" pin=0"/></net>

<net id="413"><net_src comp="395" pin="2"/><net_sink comp="407" pin=1"/></net>

<net id="414"><net_src comp="401" pin="2"/><net_sink comp="407" pin=2"/></net>

<net id="421"><net_src comp="42" pin="0"/><net_sink comp="415" pin=0"/></net>

<net id="422"><net_src comp="407" pin="3"/><net_sink comp="415" pin=1"/></net>

<net id="423"><net_src comp="44" pin="0"/><net_sink comp="415" pin=2"/></net>

<net id="424"><net_src comp="46" pin="0"/><net_sink comp="415" pin=3"/></net>

<net id="428"><net_src comp="387" pin="1"/><net_sink comp="425" pin=0"/></net>

<net id="433"><net_src comp="415" pin="4"/><net_sink comp="429" pin=0"/></net>

<net id="434"><net_src comp="425" pin="1"/><net_sink comp="429" pin=1"/></net>

<net id="439"><net_src comp="415" pin="4"/><net_sink comp="435" pin=0"/></net>

<net id="440"><net_src comp="425" pin="1"/><net_sink comp="435" pin=1"/></net>

<net id="447"><net_src comp="48" pin="0"/><net_sink comp="441" pin=0"/></net>

<net id="448"><net_src comp="407" pin="3"/><net_sink comp="441" pin=1"/></net>

<net id="449"><net_src comp="50" pin="0"/><net_sink comp="441" pin=2"/></net>

<net id="450"><net_src comp="46" pin="0"/><net_sink comp="441" pin=3"/></net>

<net id="456"><net_src comp="52" pin="0"/><net_sink comp="451" pin=0"/></net>

<net id="457"><net_src comp="407" pin="3"/><net_sink comp="451" pin=1"/></net>

<net id="458"><net_src comp="46" pin="0"/><net_sink comp="451" pin=2"/></net>

<net id="462"><net_src comp="441" pin="4"/><net_sink comp="459" pin=0"/></net>

<net id="466"><net_src comp="407" pin="3"/><net_sink comp="463" pin=0"/></net>

<net id="471"><net_src comp="321" pin="2"/><net_sink comp="467" pin=0"/></net>

<net id="472"><net_src comp="56" pin="0"/><net_sink comp="467" pin=1"/></net>

<net id="478"><net_src comp="361" pin="3"/><net_sink comp="473" pin=0"/></net>

<net id="479"><net_src comp="429" pin="2"/><net_sink comp="473" pin=1"/></net>

<net id="480"><net_src comp="435" pin="2"/><net_sink comp="473" pin=2"/></net>

<net id="486"><net_src comp="58" pin="0"/><net_sink comp="481" pin=0"/></net>

<net id="487"><net_src comp="473" pin="3"/><net_sink comp="481" pin=1"/></net>

<net id="488"><net_src comp="34" pin="0"/><net_sink comp="481" pin=2"/></net>

<net id="493"><net_src comp="481" pin="3"/><net_sink comp="489" pin=0"/></net>

<net id="494"><net_src comp="357" pin="1"/><net_sink comp="489" pin=1"/></net>

<net id="500"><net_src comp="60" pin="0"/><net_sink comp="495" pin=0"/></net>

<net id="501"><net_src comp="62" pin="0"/><net_sink comp="495" pin=2"/></net>

<net id="505"><net_src comp="495" pin="3"/><net_sink comp="502" pin=0"/></net>

<net id="512"><net_src comp="64" pin="0"/><net_sink comp="506" pin=0"/></net>

<net id="513"><net_src comp="66" pin="0"/><net_sink comp="506" pin=2"/></net>

<net id="514"><net_src comp="68" pin="0"/><net_sink comp="506" pin=3"/></net>

<net id="520"><net_src comp="70" pin="0"/><net_sink comp="515" pin=0"/></net>

<net id="521"><net_src comp="68" pin="0"/><net_sink comp="515" pin=2"/></net>

<net id="529"><net_src comp="522" pin="1"/><net_sink comp="525" pin=0"/></net>

<net id="530"><net_src comp="72" pin="0"/><net_sink comp="525" pin=1"/></net>

<net id="535"><net_src comp="506" pin="4"/><net_sink comp="531" pin=0"/></net>

<net id="536"><net_src comp="74" pin="0"/><net_sink comp="531" pin=1"/></net>

<net id="542"><net_src comp="525" pin="2"/><net_sink comp="537" pin=0"/></net>

<net id="543"><net_src comp="506" pin="4"/><net_sink comp="537" pin=1"/></net>

<net id="544"><net_src comp="531" pin="2"/><net_sink comp="537" pin=2"/></net>

<net id="550"><net_src comp="515" pin="3"/><net_sink comp="545" pin=0"/></net>

<net id="551"><net_src comp="537" pin="3"/><net_sink comp="545" pin=1"/></net>

<net id="552"><net_src comp="506" pin="4"/><net_sink comp="545" pin=2"/></net>

<net id="560"><net_src comp="553" pin="1"/><net_sink comp="556" pin=0"/></net>

<net id="561"><net_src comp="76" pin="0"/><net_sink comp="556" pin=1"/></net>

<net id="568"><net_src comp="78" pin="0"/><net_sink comp="562" pin=0"/></net>

<net id="569"><net_src comp="556" pin="2"/><net_sink comp="562" pin=1"/></net>

<net id="570"><net_src comp="80" pin="0"/><net_sink comp="562" pin=2"/></net>

<net id="571"><net_src comp="46" pin="0"/><net_sink comp="562" pin=3"/></net>

<net id="577"><net_src comp="82" pin="0"/><net_sink comp="572" pin=0"/></net>

<net id="578"><net_src comp="562" pin="4"/><net_sink comp="572" pin=1"/></net>

<net id="579"><net_src comp="84" pin="0"/><net_sink comp="572" pin=2"/></net>

<net id="584"><net_src comp="572" pin="3"/><net_sink comp="580" pin=1"/></net>

<net id="591"><net_src comp="86" pin="0"/><net_sink comp="585" pin=0"/></net>

<net id="592"><net_src comp="580" pin="2"/><net_sink comp="585" pin=1"/></net>

<net id="593"><net_src comp="88" pin="0"/><net_sink comp="585" pin=2"/></net>

<net id="594"><net_src comp="90" pin="0"/><net_sink comp="585" pin=3"/></net>

<net id="601"><net_src comp="86" pin="0"/><net_sink comp="595" pin=0"/></net>

<net id="602"><net_src comp="580" pin="2"/><net_sink comp="595" pin=1"/></net>

<net id="603"><net_src comp="92" pin="0"/><net_sink comp="595" pin=2"/></net>

<net id="604"><net_src comp="94" pin="0"/><net_sink comp="595" pin=3"/></net>

<net id="611"><net_src comp="86" pin="0"/><net_sink comp="605" pin=0"/></net>

<net id="612"><net_src comp="580" pin="2"/><net_sink comp="605" pin=1"/></net>

<net id="613"><net_src comp="96" pin="0"/><net_sink comp="605" pin=2"/></net>

<net id="614"><net_src comp="98" pin="0"/><net_sink comp="605" pin=3"/></net>

<net id="618"><net_src comp="580" pin="2"/><net_sink comp="615" pin=0"/></net>

<net id="625"><net_src comp="86" pin="0"/><net_sink comp="619" pin=0"/></net>

<net id="626"><net_src comp="580" pin="2"/><net_sink comp="619" pin=1"/></net>

<net id="627"><net_src comp="100" pin="0"/><net_sink comp="619" pin=2"/></net>

<net id="628"><net_src comp="102" pin="0"/><net_sink comp="619" pin=3"/></net>

<net id="632"><net_src comp="629" pin="1"/><net_sink comp="210" pin=2"/></net>

<net id="636"><net_src comp="633" pin="1"/><net_sink comp="227" pin=2"/></net>

<net id="640"><net_src comp="637" pin="1"/><net_sink comp="235" pin=2"/></net>

<net id="647"><net_src comp="106" pin="0"/><net_sink comp="641" pin=0"/></net>

<net id="648"><net_src comp="217" pin="7"/><net_sink comp="641" pin=1"/></net>

<net id="649"><net_src comp="108" pin="0"/><net_sink comp="641" pin=2"/></net>

<net id="650"><net_src comp="110" pin="0"/><net_sink comp="641" pin=3"/></net>

<net id="657"><net_src comp="641" pin="4"/><net_sink comp="654" pin=0"/></net>

<net id="662"><net_src comp="651" pin="1"/><net_sink comp="658" pin=0"/></net>

<net id="663"><net_src comp="654" pin="1"/><net_sink comp="658" pin=1"/></net>

<net id="670"><net_src comp="112" pin="0"/><net_sink comp="664" pin=0"/></net>

<net id="671"><net_src comp="114" pin="0"/><net_sink comp="664" pin=2"/></net>

<net id="672"><net_src comp="217" pin="3"/><net_sink comp="664" pin=3"/></net>

<net id="676"><net_src comp="664" pin="4"/><net_sink comp="673" pin=0"/></net>

<net id="680"><net_src comp="658" pin="2"/><net_sink comp="677" pin=0"/></net>

<net id="685"><net_src comp="673" pin="1"/><net_sink comp="681" pin=0"/></net>

<net id="686"><net_src comp="677" pin="1"/><net_sink comp="681" pin=1"/></net>

<net id="693"><net_src comp="116" pin="0"/><net_sink comp="687" pin=0"/></net>

<net id="694"><net_src comp="681" pin="2"/><net_sink comp="687" pin=1"/></net>

<net id="695"><net_src comp="118" pin="0"/><net_sink comp="687" pin=2"/></net>

<net id="696"><net_src comp="120" pin="0"/><net_sink comp="687" pin=3"/></net>

<net id="700"><net_src comp="687" pin="4"/><net_sink comp="697" pin=0"/></net>

<net id="705"><net_src comp="658" pin="2"/><net_sink comp="701" pin=0"/></net>

<net id="706"><net_src comp="697" pin="1"/><net_sink comp="701" pin=1"/></net>

<net id="710"><net_src comp="707" pin="1"/><net_sink comp="248" pin=2"/></net>

<net id="721"><net_src comp="714" pin="1"/><net_sink comp="717" pin=0"/></net>

<net id="722"><net_src comp="711" pin="1"/><net_sink comp="717" pin=1"/></net>

<net id="729"><net_src comp="122" pin="0"/><net_sink comp="723" pin=0"/></net>

<net id="730"><net_src comp="255" pin="3"/><net_sink comp="723" pin=1"/></net>

<net id="731"><net_src comp="124" pin="0"/><net_sink comp="723" pin=2"/></net>

<net id="732"><net_src comp="126" pin="0"/><net_sink comp="723" pin=3"/></net>

<net id="739"><net_src comp="128" pin="0"/><net_sink comp="733" pin=0"/></net>

<net id="740"><net_src comp="84" pin="0"/><net_sink comp="733" pin=2"/></net>

<net id="741"><net_src comp="723" pin="4"/><net_sink comp="733" pin=3"/></net>

<net id="745"><net_src comp="733" pin="4"/><net_sink comp="742" pin=0"/></net>

<net id="749"><net_src comp="717" pin="2"/><net_sink comp="746" pin=0"/></net>

<net id="754"><net_src comp="742" pin="1"/><net_sink comp="750" pin=0"/></net>

<net id="755"><net_src comp="746" pin="1"/><net_sink comp="750" pin=1"/></net>

<net id="763"><net_src comp="130" pin="0"/><net_sink comp="756" pin=0"/></net>

<net id="764"><net_src comp="84" pin="0"/><net_sink comp="756" pin=2"/></net>

<net id="765"><net_src comp="723" pin="4"/><net_sink comp="756" pin=3"/></net>

<net id="766"><net_src comp="132" pin="0"/><net_sink comp="756" pin=4"/></net>

<net id="770"><net_src comp="756" pin="5"/><net_sink comp="767" pin=0"/></net>

<net id="777"><net_src comp="134" pin="0"/><net_sink comp="771" pin=0"/></net>

<net id="778"><net_src comp="750" pin="2"/><net_sink comp="771" pin=1"/></net>

<net id="779"><net_src comp="136" pin="0"/><net_sink comp="771" pin=2"/></net>

<net id="780"><net_src comp="138" pin="0"/><net_sink comp="771" pin=3"/></net>

<net id="784"><net_src comp="771" pin="4"/><net_sink comp="781" pin=0"/></net>

<net id="789"><net_src comp="717" pin="2"/><net_sink comp="785" pin=0"/></net>

<net id="790"><net_src comp="781" pin="1"/><net_sink comp="785" pin=1"/></net>

<net id="794"><net_src comp="785" pin="2"/><net_sink comp="791" pin=0"/></net>

<net id="799"><net_src comp="791" pin="1"/><net_sink comp="795" pin=0"/></net>

<net id="800"><net_src comp="767" pin="1"/><net_sink comp="795" pin=1"/></net>

<net id="807"><net_src comp="140" pin="0"/><net_sink comp="801" pin=0"/></net>

<net id="808"><net_src comp="795" pin="2"/><net_sink comp="801" pin=1"/></net>

<net id="809"><net_src comp="124" pin="0"/><net_sink comp="801" pin=2"/></net>

<net id="810"><net_src comp="88" pin="0"/><net_sink comp="801" pin=3"/></net>

<net id="817"><net_src comp="142" pin="0"/><net_sink comp="811" pin=0"/></net>

<net id="818"><net_src comp="242" pin="3"/><net_sink comp="811" pin=1"/></net>

<net id="819"><net_src comp="144" pin="0"/><net_sink comp="811" pin=2"/></net>

<net id="820"><net_src comp="136" pin="0"/><net_sink comp="811" pin=3"/></net>

<net id="825"><net_src comp="146" pin="0"/><net_sink comp="821" pin=1"/></net>

<net id="836"><net_src comp="829" pin="1"/><net_sink comp="832" pin=0"/></net>

<net id="837"><net_src comp="826" pin="1"/><net_sink comp="832" pin=1"/></net>

<net id="843"><net_src comp="148" pin="0"/><net_sink comp="838" pin=0"/></net>

<net id="844"><net_src comp="821" pin="2"/><net_sink comp="838" pin=1"/></net>

<net id="845"><net_src comp="150" pin="0"/><net_sink comp="838" pin=2"/></net>

<net id="849"><net_src comp="832" pin="2"/><net_sink comp="846" pin=0"/></net>

<net id="853"><net_src comp="832" pin="2"/><net_sink comp="850" pin=0"/></net>

<net id="857"><net_src comp="821" pin="2"/><net_sink comp="854" pin=0"/></net>

<net id="863"><net_src comp="152" pin="0"/><net_sink comp="858" pin=0"/></net>

<net id="864"><net_src comp="854" pin="1"/><net_sink comp="858" pin=1"/></net>

<net id="865"><net_src comp="150" pin="0"/><net_sink comp="858" pin=2"/></net>

<net id="869"><net_src comp="832" pin="2"/><net_sink comp="866" pin=0"/></net>

<net id="873"><net_src comp="821" pin="2"/><net_sink comp="870" pin=0"/></net>

<net id="879"><net_src comp="154" pin="0"/><net_sink comp="874" pin=0"/></net>

<net id="880"><net_src comp="870" pin="1"/><net_sink comp="874" pin=1"/></net>

<net id="881"><net_src comp="150" pin="0"/><net_sink comp="874" pin=2"/></net>

<net id="886"><net_src comp="838" pin="3"/><net_sink comp="882" pin=0"/></net>

<net id="887"><net_src comp="846" pin="1"/><net_sink comp="882" pin=1"/></net>

<net id="892"><net_src comp="874" pin="3"/><net_sink comp="888" pin=0"/></net>

<net id="893"><net_src comp="866" pin="1"/><net_sink comp="888" pin=1"/></net>

<net id="898"><net_src comp="858" pin="3"/><net_sink comp="894" pin=0"/></net>

<net id="899"><net_src comp="850" pin="1"/><net_sink comp="894" pin=1"/></net>

<net id="905"><net_src comp="156" pin="0"/><net_sink comp="900" pin=0"/></net>

<net id="906"><net_src comp="882" pin="2"/><net_sink comp="900" pin=1"/></net>

<net id="907"><net_src comp="158" pin="0"/><net_sink comp="900" pin=2"/></net>

<net id="912"><net_src comp="160" pin="0"/><net_sink comp="908" pin=1"/></net>

<net id="918"><net_src comp="900" pin="3"/><net_sink comp="913" pin=0"/></net>

<net id="919"><net_src comp="908" pin="2"/><net_sink comp="913" pin=2"/></net>

<net id="926"><net_src comp="162" pin="0"/><net_sink comp="920" pin=0"/></net>

<net id="927"><net_src comp="913" pin="3"/><net_sink comp="920" pin=1"/></net>

<net id="928"><net_src comp="164" pin="0"/><net_sink comp="920" pin=2"/></net>

<net id="929"><net_src comp="166" pin="0"/><net_sink comp="920" pin=3"/></net>

<net id="934"><net_src comp="920" pin="4"/><net_sink comp="930" pin=0"/></net>

<net id="935"><net_src comp="168" pin="0"/><net_sink comp="930" pin=1"/></net>

<net id="940"><net_src comp="930" pin="2"/><net_sink comp="936" pin=1"/></net>

<net id="946"><net_src comp="170" pin="0"/><net_sink comp="941" pin=0"/></net>

<net id="947"><net_src comp="172" pin="0"/><net_sink comp="941" pin=2"/></net>

<net id="953"><net_src comp="941" pin="3"/><net_sink comp="948" pin=0"/></net>

<net id="954"><net_src comp="174" pin="0"/><net_sink comp="948" pin=1"/></net>

<net id="955"><net_src comp="176" pin="0"/><net_sink comp="948" pin=2"/></net>

<net id="960"><net_src comp="913" pin="3"/><net_sink comp="956" pin=0"/></net>

<net id="961"><net_src comp="178" pin="0"/><net_sink comp="956" pin=1"/></net>

<net id="968"><net_src comp="180" pin="0"/><net_sink comp="962" pin=0"/></net>

<net id="969"><net_src comp="894" pin="2"/><net_sink comp="962" pin=1"/></net>

<net id="970"><net_src comp="182" pin="0"/><net_sink comp="962" pin=2"/></net>

<net id="971"><net_src comp="184" pin="0"/><net_sink comp="962" pin=3"/></net>

<net id="978"><net_src comp="186" pin="0"/><net_sink comp="972" pin=0"/></net>

<net id="979"><net_src comp="888" pin="2"/><net_sink comp="972" pin=1"/></net>

<net id="980"><net_src comp="172" pin="0"/><net_sink comp="972" pin=2"/></net>

<net id="981"><net_src comp="188" pin="0"/><net_sink comp="972" pin=3"/></net>

<net id="987"><net_src comp="900" pin="3"/><net_sink comp="982" pin=0"/></net>

<net id="988"><net_src comp="962" pin="4"/><net_sink comp="982" pin=1"/></net>

<net id="989"><net_src comp="972" pin="4"/><net_sink comp="982" pin=2"/></net>

<net id="993"><net_src comp="913" pin="3"/><net_sink comp="990" pin=0"/></net>

<net id="998"><net_src comp="990" pin="1"/><net_sink comp="994" pin=0"/></net>

<net id="999"><net_src comp="40" pin="0"/><net_sink comp="994" pin=1"/></net>

<net id="1005"><net_src comp="190" pin="0"/><net_sink comp="1000" pin=0"/></net>

<net id="1006"><net_src comp="994" pin="2"/><net_sink comp="1000" pin=1"/></net>

<net id="1007"><net_src comp="982" pin="3"/><net_sink comp="1000" pin=2"/></net>

<net id="1011"><net_src comp="1000" pin="3"/><net_sink comp="1008" pin=0"/></net>

<net id="1015"><net_src comp="1008" pin="1"/><net_sink comp="1012" pin=0"/></net>

<net id="1024"><net_src comp="1016" pin="2"/><net_sink comp="1020" pin=0"/></net>

<net id="1025"><net_src comp="192" pin="0"/><net_sink comp="1020" pin=1"/></net>

<net id="1030"><net_src comp="936" pin="2"/><net_sink comp="1026" pin=1"/></net>

<net id="1035"><net_src comp="192" pin="0"/><net_sink comp="1031" pin=1"/></net>

<net id="1040"><net_src comp="930" pin="2"/><net_sink comp="1036" pin=0"/></net>

<net id="1041"><net_src comp="1031" pin="2"/><net_sink comp="1036" pin=1"/></net>

<net id="1046"><net_src comp="1026" pin="2"/><net_sink comp="1042" pin=0"/></net>

<net id="1047"><net_src comp="1036" pin="2"/><net_sink comp="1042" pin=1"/></net>

<net id="1052"><net_src comp="1042" pin="2"/><net_sink comp="1048" pin=0"/></net>

<net id="1053"><net_src comp="1020" pin="2"/><net_sink comp="1048" pin=1"/></net>

<net id="1059"><net_src comp="1048" pin="2"/><net_sink comp="1054" pin=0"/></net>

<net id="1060"><net_src comp="948" pin="3"/><net_sink comp="1054" pin=1"/></net>

<net id="1061"><net_src comp="1012" pin="1"/><net_sink comp="1054" pin=2"/></net>

<net id="1067"><net_src comp="194" pin="0"/><net_sink comp="1062" pin=1"/></net>

<net id="1068"><net_src comp="1054" pin="3"/><net_sink comp="1062" pin=2"/></net>

<net id="1073"><net_src comp="936" pin="2"/><net_sink comp="1069" pin=0"/></net>

<net id="1074"><net_src comp="192" pin="0"/><net_sink comp="1069" pin=1"/></net>

<net id="1079"><net_src comp="1069" pin="2"/><net_sink comp="1075" pin=1"/></net>

<net id="1084"><net_src comp="930" pin="2"/><net_sink comp="1080" pin=1"/></net>

<net id="1089"><net_src comp="1080" pin="2"/><net_sink comp="1085" pin=0"/></net>

<net id="1090"><net_src comp="192" pin="0"/><net_sink comp="1085" pin=1"/></net>

<net id="1095"><net_src comp="1075" pin="2"/><net_sink comp="1091" pin=0"/></net>

<net id="1096"><net_src comp="1085" pin="2"/><net_sink comp="1091" pin=1"/></net>

<net id="1101"><net_src comp="1091" pin="2"/><net_sink comp="1097" pin=0"/></net>

<net id="1102"><net_src comp="1020" pin="2"/><net_sink comp="1097" pin=1"/></net>

<net id="1107"><net_src comp="1097" pin="2"/><net_sink comp="1103" pin=0"/></net>

<net id="1108"><net_src comp="956" pin="2"/><net_sink comp="1103" pin=1"/></net>

<net id="1113"><net_src comp="192" pin="0"/><net_sink comp="1109" pin=1"/></net>

<net id="1118"><net_src comp="1109" pin="2"/><net_sink comp="1114" pin=1"/></net>

<net id="1123"><net_src comp="1114" pin="2"/><net_sink comp="1119" pin=1"/></net>

<net id="1129"><net_src comp="1119" pin="2"/><net_sink comp="1124" pin=0"/></net>

<net id="1130"><net_src comp="176" pin="0"/><net_sink comp="1124" pin=1"/></net>

<net id="1131"><net_src comp="174" pin="0"/><net_sink comp="1124" pin=2"/></net>

<net id="1136"><net_src comp="192" pin="0"/><net_sink comp="1132" pin=1"/></net>

<net id="1141"><net_src comp="1132" pin="2"/><net_sink comp="1137" pin=1"/></net>

<net id="1147"><net_src comp="1137" pin="2"/><net_sink comp="1142" pin=0"/></net>

<net id="1148"><net_src comp="1124" pin="3"/><net_sink comp="1142" pin=1"/></net>

<net id="1154"><net_src comp="174" pin="0"/><net_sink comp="1149" pin=1"/></net>

<net id="1155"><net_src comp="1142" pin="3"/><net_sink comp="1149" pin=2"/></net>

<net id="1161"><net_src comp="459" pin="1"/><net_sink comp="1156" pin=0"/></net>

<net id="1162"><net_src comp="54" pin="0"/><net_sink comp="1156" pin=1"/></net>

<net id="1163"><net_src comp="502" pin="1"/><net_sink comp="1156" pin=2"/></net>

<net id="1164"><net_src comp="1156" pin="3"/><net_sink comp="506" pin=1"/></net>

<net id="1165"><net_src comp="1156" pin="3"/><net_sink comp="515" pin=1"/></net>

<net id="1166"><net_src comp="1156" pin="3"/><net_sink comp="522" pin=0"/></net>

<net id="1170"><net_src comp="265" pin="3"/><net_sink comp="1167" pin=0"/></net>

<net id="1171"><net_src comp="1167" pin="1"/><net_sink comp="1109" pin=0"/></net>

<net id="1175"><net_src comp="299" pin="2"/><net_sink comp="1172" pin=0"/></net>

<net id="1176"><net_src comp="1172" pin="1"/><net_sink comp="1016" pin=0"/></net>

<net id="1177"><net_src comp="1172" pin="1"/><net_sink comp="1062" pin=0"/></net>

<net id="1178"><net_src comp="1172" pin="1"/><net_sink comp="1119" pin=0"/></net>

<net id="1179"><net_src comp="1172" pin="1"/><net_sink comp="1132" pin=0"/></net>

<net id="1183"><net_src comp="311" pin="2"/><net_sink comp="1180" pin=0"/></net>

<net id="1184"><net_src comp="1180" pin="1"/><net_sink comp="1016" pin=1"/></net>

<net id="1185"><net_src comp="1180" pin="1"/><net_sink comp="1114" pin=0"/></net>

<net id="1186"><net_src comp="1180" pin="1"/><net_sink comp="1137" pin=0"/></net>

<net id="1190"><net_src comp="341" pin="3"/><net_sink comp="1187" pin=0"/></net>

<net id="1191"><net_src comp="1187" pin="1"/><net_sink comp="941" pin=1"/></net>

<net id="1195"><net_src comp="451" pin="3"/><net_sink comp="1192" pin=0"/></net>

<net id="1196"><net_src comp="1192" pin="1"/><net_sink comp="495" pin=1"/></net>

<net id="1200"><net_src comp="459" pin="1"/><net_sink comp="1197" pin=0"/></net>

<net id="1201"><net_src comp="1197" pin="1"/><net_sink comp="1156" pin=0"/></net>

<net id="1205"><net_src comp="463" pin="1"/><net_sink comp="1202" pin=0"/></net>

<net id="1206"><net_src comp="1202" pin="1"/><net_sink comp="580" pin=0"/></net>

<net id="1210"><net_src comp="467" pin="2"/><net_sink comp="1207" pin=0"/></net>

<net id="1211"><net_src comp="1207" pin="1"/><net_sink comp="1026" pin=0"/></net>

<net id="1212"><net_src comp="1207" pin="1"/><net_sink comp="1031" pin=0"/></net>

<net id="1213"><net_src comp="1207" pin="1"/><net_sink comp="1075" pin=0"/></net>

<net id="1214"><net_src comp="1207" pin="1"/><net_sink comp="1080" pin=0"/></net>

<net id="1218"><net_src comp="489" pin="2"/><net_sink comp="1215" pin=0"/></net>

<net id="1219"><net_src comp="1215" pin="1"/><net_sink comp="936" pin=0"/></net>

<net id="1223"><net_src comp="502" pin="1"/><net_sink comp="1220" pin=0"/></net>

<net id="1224"><net_src comp="1220" pin="1"/><net_sink comp="1156" pin=0"/></net>

<net id="1228"><net_src comp="545" pin="3"/><net_sink comp="1225" pin=0"/></net>

<net id="1229"><net_src comp="1225" pin="1"/><net_sink comp="553" pin=0"/></net>

<net id="1230"><net_src comp="1225" pin="1"/><net_sink comp="908" pin=0"/></net>

<net id="1231"><net_src comp="1225" pin="1"/><net_sink comp="913" pin=1"/></net>

<net id="1235"><net_src comp="585" pin="4"/><net_sink comp="1232" pin=0"/></net>

<net id="1236"><net_src comp="1232" pin="1"/><net_sink comp="637" pin=0"/></net>

<net id="1240"><net_src comp="595" pin="4"/><net_sink comp="1237" pin=0"/></net>

<net id="1241"><net_src comp="1237" pin="1"/><net_sink comp="707" pin=0"/></net>

<net id="1242"><net_src comp="1237" pin="1"/><net_sink comp="733" pin=1"/></net>

<net id="1243"><net_src comp="1237" pin="1"/><net_sink comp="756" pin=1"/></net>

<net id="1247"><net_src comp="605" pin="4"/><net_sink comp="1244" pin=0"/></net>

<net id="1248"><net_src comp="1244" pin="1"/><net_sink comp="633" pin=0"/></net>

<net id="1249"><net_src comp="1244" pin="1"/><net_sink comp="664" pin=1"/></net>

<net id="1253"><net_src comp="615" pin="1"/><net_sink comp="1250" pin=0"/></net>

<net id="1254"><net_src comp="1250" pin="1"/><net_sink comp="651" pin=0"/></net>

<net id="1258"><net_src comp="619" pin="4"/><net_sink comp="1255" pin=0"/></net>

<net id="1259"><net_src comp="1255" pin="1"/><net_sink comp="629" pin=0"/></net>

<net id="1263"><net_src comp="210" pin="3"/><net_sink comp="1260" pin=0"/></net>

<net id="1264"><net_src comp="1260" pin="1"/><net_sink comp="217" pin=2"/></net>

<net id="1268"><net_src comp="227" pin="3"/><net_sink comp="1265" pin=0"/></net>

<net id="1269"><net_src comp="1265" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="1273"><net_src comp="235" pin="3"/><net_sink comp="1270" pin=0"/></net>

<net id="1274"><net_src comp="1270" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="1278"><net_src comp="664" pin="4"/><net_sink comp="1275" pin=0"/></net>

<net id="1279"><net_src comp="1275" pin="1"/><net_sink comp="711" pin=0"/></net>

<net id="1283"><net_src comp="701" pin="2"/><net_sink comp="1280" pin=0"/></net>

<net id="1284"><net_src comp="1280" pin="1"/><net_sink comp="714" pin=0"/></net>

<net id="1288"><net_src comp="248" pin="3"/><net_sink comp="1285" pin=0"/></net>

<net id="1289"><net_src comp="1285" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="1293"><net_src comp="242" pin="3"/><net_sink comp="1290" pin=0"/></net>

<net id="1294"><net_src comp="1290" pin="1"/><net_sink comp="821" pin=0"/></net>

<net id="1298"><net_src comp="801" pin="4"/><net_sink comp="1295" pin=0"/></net>

<net id="1299"><net_src comp="1295" pin="1"/><net_sink comp="829" pin=0"/></net>

<net id="1303"><net_src comp="811" pin="4"/><net_sink comp="1300" pin=0"/></net>

<net id="1304"><net_src comp="1300" pin="1"/><net_sink comp="826" pin=0"/></net>

<net id="1308"><net_src comp="1062" pin="3"/><net_sink comp="1305" pin=0"/></net>

<net id="1309"><net_src comp="1305" pin="1"/><net_sink comp="1142" pin=2"/></net>

<net id="1313"><net_src comp="1103" pin="2"/><net_sink comp="1310" pin=0"/></net>

<net id="1314"><net_src comp="1310" pin="1"/><net_sink comp="1149" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: x | {}
	Port: table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V | {}
	Port: table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V | {}
	Port: table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V | {}
 - Input state : 
	Port: exp_generic<double> : x | {1 }
	Port: exp_generic<double> : table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V | {7 8 }
	Port: exp_generic<double> : table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V | {6 7 }
	Port: exp_generic<double> : table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V | {7 8 }
  - Chain level:
	State 1
		p_Result_9 : 1
		tmp_22 : 1
		tmp_23 : 1
		icmp_ln209 : 2
		icmp_ln18 : 2
		x_is_NaN : 3
		icmp_ln824 : 2
		x_is_inf : 3
		zext_ln510 : 2
		m_exp : 3
		p_Result_10 : 2
		e_frac_V_1 : 3
		select_ln253 : 4
		m_frac_l_V : 5
		sext_ln256 : 6
		isNeg : 4
		sub_ln1311 : 2
		sext_ln1311 : 3
		ush : 5
		sh_prom_i_i360_cast_cast_cast : 6
		sh_prom_i_i360_cast_cast_cast_cast : 7
		r_V : 8
		r_V_1 : 8
		r_V_13 : 9
		m_fix_l : 10
		sh_prom_i_i340_cast_cast_cast_cast : 7
		r_V_3 : 11
		r_V_4 : 11
		m_fix_hi : 10
		p_Result_11 : 10
		sext_ln1070 : 11
		r_V_14 : 12
		trunc_ln657 : 10
		icmp_ln338 : 4
		select_ln1322 : 12
		shl_ln : 13
		icmp_ln1453 : 14
	State 2
	State 3
		sext_ln1146 : 1
		ret_V_7 : 2
	State 4
		ret_V_cast : 1
		p_Result_s : 1
		trunc_ln805 : 1
		icmp_ln805 : 2
		ret_V : 2
		select_ln804 : 3
		ret_V_8 : 4
	State 5
		r_V_8 : 1
		tmp_2 : 2
		and_ln : 3
		m_diff_V : 4
		m_diff_hi_V : 5
		Z2_V : 5
		Z3_V : 5
		Z4 : 5
		Z4_ind : 5
	State 6
		table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr : 1
		table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_load : 2
		table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr_1 : 1
		f_Z3 : 2
	State 7
		table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V_addr : 1
		exp_Z1_V : 2
		r : 1
		zext_ln657_1 : 2
		ret_V_9 : 3
		ret_V_10 : 1
		zext_ln1069 : 2
		zext_ln1072 : 4
		r_V_10 : 5
		trunc_ln657_4 : 6
		zext_ln657_2 : 7
		add_ln657 : 8
		table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr : 1
		f_Z2_V : 2
	State 8
		exp_Z2P_m_1_V : 1
		tmp_3 : 1
		exp_Z2_m_1_V : 2
		zext_ln1069_1 : 3
		zext_ln1072_1 : 2
		r_V_11 : 4
		lhs_V : 2
		zext_ln1146_1 : 3
		trunc_ln657_5 : 5
		zext_ln657_4 : 6
		add_ln657_2 : 7
		zext_ln657_5 : 8
		exp_Z1P_m_1_l_V : 9
		exp_Z1P_m_1_V : 10
		exp_Z1_hi_V : 1
	State 9
		r_V_15 : 1
		lhs_V_3 : 1
		zext_ln1146_2 : 2
		zext_ln1146_3 : 2
		trunc_ln1146 : 1
		trunc_ln1 : 2
		zext_ln1146_4 : 2
		trunc_ln1146_2 : 1
		trunc_ln1146_1 : 2
		ret_V_6 : 3
		add_ln1146_1 : 3
		add_ln1146_2 : 3
		tmp_18 : 4
		r_exp_V_2 : 5
		tmp_19 : 6
		icmp_ln840 : 7
		or_ln338 : 8
		select_ln344 : 1
		icmp_ln844 : 6
		tmp : 4
		tmp_s : 4
		tmp_24 : 5
		trunc_ln167 : 6
		out_exp_V : 7
		p_Result_12 : 8
		zext_ln368 : 9
		bitcast_ln521 : 10
		and_ln338 : 8
		and_ln840 : 8
		or_ln840 : 8
		sel_tmp7 : 8
		sel_tmp8 : 8
		select_ln18 : 9
		xor_ln338_1 : 8
		and_ln338_1 : 8
		or_ln840_1 : 8
		xor_ln840 : 8
		or_ln840_2 : 8
		tmp27 : 8
		sel_tmp23 : 8
	State 10
		select_ln18_1 : 1
		retval_0 : 2
		ret_ln368 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------------|---------|---------|---------|
| Operation|              Functional Unit              |   DSP   |    FF   |   LUT   |
|----------|-------------------------------------------|---------|---------|---------|
|          |                m_exp_fu_321               |    0    |    0    |    18   |
|          |                ret_V_fu_531               |    0    |    0    |    20   |
|          |               ret_V_9_fu_658              |    0    |    0    |    42   |
|          |              add_ln657_fu_701             |    0    |    0    |    43   |
|          |            exp_Z2P_m_1_V_fu_717           |    0    |    0    |    50   |
|          |             add_ln657_2_fu_785            |    0    |    0    |    51   |
|    add   |           exp_Z1P_m_1_l_V_fu_795          |    0    |    0    |    58   |
|          |              ret_V_11_fu_821              |    0    |    0    |    65   |
|          |               ret_V_6_fu_882              |    0    |    0    |   114   |
|          |            add_ln1146_1_fu_888            |    0    |    0    |   112   |
|          |            add_ln1146_2_fu_894            |    0    |    0    |   113   |
|          |               r_exp_V_fu_908              |    0    |    0    |    20   |
|          |              out_exp_V_fu_994             |    0    |    0    |    18   |
|----------|-------------------------------------------|---------|---------|---------|
|          |            select_ln253_fu_341            |    0    |    0    |    54   |
|          |                 ush_fu_379                |    0    |    0    |    12   |
|          |               r_V_13_fu_407               |    0    |    0    |    71   |
|          |            select_ln1322_fu_473           |    0    |    0    |    64   |
|          |            select_ln804_fu_537            |    0    |    0    |    13   |
|          |               ret_V_8_fu_545              |    0    |    0    |    13   |
|  select  |              r_exp_V_2_fu_913             |    0    |    0    |    13   |
|          |            select_ln344_fu_948            |    0    |    0    |    64   |
|          |               tmp_24_fu_982               |    0    |    0    |    52   |
|          |              sel_tmp8_fu_1054             |    0    |    0    |    64   |
|          |            select_ln18_fu_1062            |    0    |    0    |    64   |
|          |            select_ln214_fu_1124           |    0    |    0    |    64   |
|          |           select_ln18_1_fu_1142           |    0    |    0    |    64   |
|          |              retval_0_fu_1149             |    0    |    0    |    64   |
|----------|-------------------------------------------|---------|---------|---------|
|   ashr   |                 r_V_fu_395                |    0    |    0    |   175   |
|          |                r_V_4_fu_435               |    0    |    0    |   182   |
|----------|-------------------------------------------|---------|---------|---------|
|    shl   |                r_V_1_fu_401               |    0    |    0    |   175   |
|          |                r_V_3_fu_429               |    0    |    0    |   182   |
|----------|-------------------------------------------|---------|---------|---------|
|          |             e_frac_V_1_fu_335             |    0    |    0    |    61   |
|    sub   |             sub_ln1311_fu_369             |    0    |    0    |    18   |
|          |              m_diff_V_fu_580              |    0    |    0    |    66   |
|----------|-------------------------------------------|---------|---------|---------|
|          |             icmp_ln209_fu_287             |    0    |    0    |    11   |
|          |              icmp_ln18_fu_293             |    0    |    0    |    24   |
|          |             icmp_ln824_fu_305             |    0    |    0    |    24   |
|   icmp   |             icmp_ln338_fu_467             |    0    |    0    |    12   |
|          |             icmp_ln1453_fu_489            |    0    |    0    |    31   |
|          |             icmp_ln805_fu_525             |    0    |    0    |    13   |
|          |             icmp_ln840_fu_930             |    0    |    0    |    8    |
|          |             icmp_ln844_fu_956             |    0    |    0    |    12   |
|----------|-------------------------------------------|---------|---------|---------|
|          |                r_V_8_fu_556               |    2    |    0    |    66   |
|    mul   |               r_V_10_fu_681               |    1    |    0    |    20   |
|          |               r_V_11_fu_750               |    1    |    0    |    21   |
|          |               r_V_15_fu_832               |    1    |    0    |    22   |
|----------|-------------------------------------------|---------|---------|---------|
|          |              x_is_NaN_fu_299              |    0    |    0    |    2    |
|          |              x_is_inf_fu_311              |    0    |    0    |    2    |
|          |             and_ln338_fu_1026             |    0    |    0    |    2    |
|          |             and_ln840_fu_1036             |    0    |    0    |    2    |
|    and   |              sel_tmp7_fu_1048             |    0    |    0    |    2    |
|          |            and_ln338_1_fu_1075            |    0    |    0    |    2    |
|          |               tmp27_fu_1097               |    0    |    0    |    2    |
|          |             sel_tmp23_fu_1103             |    0    |    0    |    2    |
|          |             x_is_pinf_fu_1114             |    0    |    0    |    2    |
|          |              and_ln18_fu_1137             |    0    |    0    |    2    |
|----------|-------------------------------------------|---------|---------|---------|
|          |              or_ln338_fu_936              |    0    |    0    |    2    |
|          |              or_ln18_fu_1016              |    0    |    0    |    2    |
|    or    |              or_ln840_fu_1042             |    0    |    0    |    2    |
|          |             or_ln840_1_fu_1080            |    0    |    0    |    2    |
|          |             or_ln840_2_fu_1091            |    0    |    0    |    2    |
|          |              or_ln214_fu_1119             |    0    |    0    |    2    |
|----------|-------------------------------------------|---------|---------|---------|
|          |              xor_ln18_fu_1020             |    0    |    0    |    2    |
|          |             xor_ln338_fu_1031             |    0    |    0    |    2    |
|    xor   |            xor_ln338_1_fu_1069            |    0    |    0    |    2    |
|          |             xor_ln840_fu_1085             |    0    |    0    |    2    |
|          |             xor_ln964_fu_1109             |    0    |    0    |    2    |
|          |             xor_ln18_1_fu_1132            |    0    |    0    |    2    |
|----------|-------------------------------------------|---------|---------|---------|
|  muladd  |                grp_fu_1156                |    1    |    0    |    0    |
|----------|-------------------------------------------|---------|---------|---------|
|   read   |             x_read_read_fu_204            |    0    |    0    |    0    |
|----------|-------------------------------------------|---------|---------|---------|
|          |             p_Result_9_fu_265             |    0    |    0    |    0    |
|          |                isNeg_fu_361               |    0    |    0    |    0    |
| bitselect|             p_Result_11_fu_451            |    0    |    0    |    0    |
|          |             p_Result_s_fu_515             |    0    |    0    |    0    |
|          |               tmp_18_fu_900               |    0    |    0    |    0    |
|          |               tmp_20_fu_941               |    0    |    0    |    0    |
|----------|-------------------------------------------|---------|---------|---------|
|          |               tmp_22_fu_273               |    0    |    0    |    0    |
|          |               m_fix_l_fu_415              |    0    |    0    |    0    |
|          |              m_fix_hi_fu_441              |    0    |    0    |    0    |
|          |             ret_V_cast_fu_506             |    0    |    0    |    0    |
|          |                tmp_2_fu_562               |    0    |    0    |    0    |
|          |             m_diff_hi_V_fu_585            |    0    |    0    |    0    |
|          |                Z2_V_fu_595                |    0    |    0    |    0    |
|          |                Z3_V_fu_605                |    0    |    0    |    0    |
|partselect|               Z4_ind_fu_619               |    0    |    0    |    0    |
|          |                  r_fu_641                 |    0    |    0    |    0    |
|          |            trunc_ln657_4_fu_687           |    0    |    0    |    0    |
|          |                tmp_3_fu_723               |    0    |    0    |    0    |
|          |            trunc_ln657_5_fu_771           |    0    |    0    |    0    |
|          |            exp_Z1P_m_1_V_fu_801           |    0    |    0    |    0    |
|          |             exp_Z1_hi_V_fu_811            |    0    |    0    |    0    |
|          |               tmp_19_fu_920               |    0    |    0    |    0    |
|          |                 tmp_fu_962                |    0    |    0    |    0    |
|          |                tmp_s_fu_972               |    0    |    0    |    0    |
|----------|-------------------------------------------|---------|---------|---------|
|          |               tmp_23_fu_283               |    0    |    0    |    0    |
|          |             trunc_ln657_fu_463            |    0    |    0    |    0    |
|          |             trunc_ln805_fu_522            |    0    |    0    |    0    |
|   trunc  |                 Z4_fu_615                 |    0    |    0    |    0    |
|          |            trunc_ln1146_fu_854            |    0    |    0    |    0    |
|          |           trunc_ln1146_2_fu_870           |    0    |    0    |    0    |
|          |             trunc_ln167_fu_990            |    0    |    0    |    0    |
|----------|-------------------------------------------|---------|---------|---------|
|          |             zext_ln510_fu_317             |    0    |    0    |    0    |
|          | sh_prom_i_i360_cast_cast_cast_cast_fu_391 |    0    |    0    |    0    |
|          | sh_prom_i_i340_cast_cast_cast_cast_fu_425 |    0    |    0    |    0    |
|          |            zext_ln488_1_fu_629            |    0    |    0    |    0    |
|          |            zext_ln488_2_fu_633            |    0    |    0    |    0    |
|          |             zext_ln488_fu_637             |    0    |    0    |    0    |
|          |             zext_ln657_fu_651             |    0    |    0    |    0    |
|          |            zext_ln657_1_fu_654            |    0    |    0    |    0    |
|          |             zext_ln1069_fu_673            |    0    |    0    |    0    |
|          |             zext_ln1072_fu_677            |    0    |    0    |    0    |
|          |            zext_ln657_2_fu_697            |    0    |    0    |    0    |
|          |            zext_ln488_3_fu_707            |    0    |    0    |    0    |
|   zext   |             zext_ln1146_fu_711            |    0    |    0    |    0    |
|          |            zext_ln657_3_fu_714            |    0    |    0    |    0    |
|          |            zext_ln1069_1_fu_742           |    0    |    0    |    0    |
|          |            zext_ln1072_1_fu_746           |    0    |    0    |    0    |
|          |            zext_ln1146_1_fu_767           |    0    |    0    |    0    |
|          |            zext_ln657_4_fu_781            |    0    |    0    |    0    |
|          |            zext_ln657_5_fu_791            |    0    |    0    |    0    |
|          |             zext_ln1070_fu_826            |    0    |    0    |    0    |
|          |            zext_ln1072_2_fu_829           |    0    |    0    |    0    |
|          |            zext_ln1146_2_fu_846           |    0    |    0    |    0    |
|          |            zext_ln1146_3_fu_850           |    0    |    0    |    0    |
|          |            zext_ln1146_4_fu_866           |    0    |    0    |    0    |
|          |             zext_ln368_fu_1008            |    0    |    0    |    0    |
|----------|-------------------------------------------|---------|---------|---------|
|          |             p_Result_10_fu_327            |    0    |    0    |    0    |
|          |             m_frac_l_V_fu_349             |    0    |    0    |    0    |
|          |               shl_ln_fu_481               |    0    |    0    |    0    |
|          |                 rhs_fu_495                |    0    |    0    |    0    |
|          |               and_ln_fu_572               |    0    |    0    |    0    |
|bitconcatenate|              ret_V_10_fu_664              |    0    |    0    |    0    |
|          |            exp_Z2_m_1_V_fu_733            |    0    |    0    |    0    |
|          |                lhs_V_fu_756               |    0    |    0    |    0    |
|          |               lhs_V_3_fu_838              |    0    |    0    |    0    |
|          |              trunc_ln1_fu_858             |    0    |    0    |    0    |
|          |           trunc_ln1146_1_fu_874           |    0    |    0    |    0    |
|          |            p_Result_12_fu_1000            |    0    |    0    |    0    |
|----------|-------------------------------------------|---------|---------|---------|
|          |             sext_ln256_fu_357             |    0    |    0    |    0    |
|          |             sext_ln1311_fu_375            |    0    |    0    |    0    |
|   sext   |    sh_prom_i_i360_cast_cast_cast_fu_387   |    0    |    0    |    0    |
|          |             sext_ln1070_fu_459            |    0    |    0    |    0    |
|          |             sext_ln1146_fu_502            |    0    |    0    |    0    |
|          |             sext_ln1069_fu_553            |    0    |    0    |    0    |
|----------|-------------------------------------------|---------|---------|---------|
|   Total  |                                           |    6    |    0    |   2567  |
|----------|-------------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------------------------------------------------------+--------+
|                                                                           |   FF   |
+---------------------------------------------------------------------------+--------+
|                               Z2_V_reg_1237                               |    8   |
|                               Z3_V_reg_1244                               |    8   |
|                              Z4_ind_reg_1255                              |    8   |
|                                Z4_reg_1250                                |   35   |
|                             add_ln657_reg_1280                            |   36   |
|                           exp_Z1P_m_1_V_reg_1295                          |   50   |
|                             exp_Z1_V_reg_1290                             |   58   |
|                            exp_Z1_hi_V_reg_1300                           |   50   |
|                            icmp_ln1453_reg_1215                           |    1   |
|                            icmp_ln338_reg_1207                            |    1   |
|                            m_diff_hi_V_reg_1232                           |    8   |
|                            p_Result_11_reg_1192                           |    1   |
|                            p_Result_9_reg_1167                            |    1   |
|                             ret_V_10_reg_1275                             |   43   |
|                              ret_V_8_reg_1225                             |   13   |
|                             sel_tmp23_reg_1310                            |    1   |
|                            select_ln18_reg_1305                           |   64   |
|                           select_ln253_reg_1187                           |   54   |
|                            sext_ln1070_reg_1197                           |   31   |
|                            sext_ln1146_reg_1220                           |   31   |
|table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V_addr_reg_1270|    8   |
| table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr_reg_1285 |    8   |
|table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr_1_reg_1265|    8   |
| table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr_reg_1260 |    8   |
|                            trunc_ln657_reg_1202                           |   59   |
|                             x_is_NaN_reg_1172                             |    1   |
|                             x_is_inf_reg_1180                             |    1   |
+---------------------------------------------------------------------------+--------+
|                                   Total                                   |   595  |
+---------------------------------------------------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_217 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_217 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_242 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_255 |  p0  |   2  |   8  |   16   ||    9    |
|    grp_fu_1156    |  p0  |   3  |  16  |   48   ||    13   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   96   || 5.20771 ||    49   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    6   |    -   |    0   |  2567  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    5   |    -   |   49   |
|  Register |    -   |    -   |   595  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    6   |    5   |   595  |  2616  |
+-----------+--------+--------+--------+--------+
