// Seed: 3753687697
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_3 = 1'h0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  output wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_3 = 1'd0 * 1;
  assign id_2 = id_1;
  reg id_7;
  always @((1) or posedge !id_1) begin
    id_7 <= 1'b0;
  end
  id_8 :
  assert property (@(posedge id_4) id_3)
  else $display(1, 1 << 1);
  id_9(
      .id_0(id_2),
      .id_1(1 !== 1'b0),
      .id_2(1),
      .id_3(id_4 - 1 == id_7 | 1),
      .id_4(id_1++),
      .id_5(1),
      .id_6(1),
      .id_7(1'b0),
      .id_8(id_7),
      .id_9(1),
      .id_10(id_2)
  ); module_0(
      id_4, id_2, id_2, id_1
  );
  assign {1 + id_2, 1} = 1;
  id_10(
      .id_0(1), .id_1(id_3 << id_4), .id_2(id_7), .id_3(1)
  );
endmodule
