
****** PlanAhead v14.7 (64-bit)
  **** Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
    ** Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from X:/Installs/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [X:/Installs/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [X:/Installs/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source {X:/Git/Hardware-Embedded-Bonsai/Xilinx Implementation/VGADriver/pa.fromNcd.tcl}
# create_project -name VGADriver -dir "X:/Git/Hardware-Embedded-Bonsai/Xilinx Implementation/VGADriver/planAhead_run_1" -part xc3s1000ft256-5
# set srcset [get_property srcset [current_run -impl]]
# set_property design_mode GateLvl $srcset
# set_property edif_top_file "X:/Git/Hardware-Embedded-Bonsai/Xilinx Implementation/VGADriver/VGA_driver.ngc" [ get_property srcset [ current_run ] ]
# add_files -norecurse { {X:/Git/Hardware-Embedded-Bonsai/Xilinx Implementation/VGADriver} }
# set_property target_constrs_file "vgadriver.ucf" [current_fileset -constrset]
Adding file 'X:/Git/Hardware-Embedded-Bonsai/Xilinx Implementation/VGADriver/vgadriver.ucf' to fileset 'constrs_1'
# add_files [list {vgadriver.ucf}] -fileset [get_property constrset [current_run]]
# link_design
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to project part: xc3s1000ft256-5
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design VGA_driver.ngc ...
WARNING:NetListWriters:298 - No output is written to VGA_driver.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus Mcompar_RGB_cmp_ge0000_lut<10 : 1> on
   block VGA_driver is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus Mcompar_RGB_cmp_ge0001_lut<10 : 1> on
   block VGA_driver is not reconstructed, because there are some missing bus
   signals.
  finished :Prep
Writing EDIF netlist file VGA_driver.edif ...
ngc2edif: Total memory usage is 4315388 kilobytes

Parsing EDIF File [./planAhead_run_1/VGADriver.data/cache/VGA_driver_ngc_zx.edif]
Finished Parsing EDIF File [./planAhead_run_1/VGADriver.data/cache/VGA_driver_ngc_zx.edif]
INFO: [Designutils 20-910] Reading macro library X:/Installs/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3/hd_int_macros.edn
Parsing EDIF File [X:/Installs/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3/hd_int_macros.edn]
Finished Parsing EDIF File [X:/Installs/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3/hd_int_macros.edn]
Loading clock regions from X:/Installs/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3/spartan3/xc3s1000/ClockRegion.xml
Loading clock buffers from X:/Installs/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3/spartan3/xc3s1000/ClockBuffers.xml
Loading package from X:/Installs/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3/spartan3/xc3s1000/ft256/Package.xml
Loading io standards from X:/Installs/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3/IOStandards.xml
INFO: [Device 21-19] Loading pkg sso from X:/Installs/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3/spartan3/xc3s1000/ft256/SSORules.xml
Loading list of drcs for the architecture : X:/Installs/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3/drc.xml
INFO: [Timing 38-77] Reading timing library X:/Installs/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3/spartan3/spartan3-5.lib.
INFO: [Timing 38-34] Done reading timing library X:/Installs/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3/spartan3/spartan3-5.lib.
Parsing UCF File [X:/Git/Hardware-Embedded-Bonsai/Xilinx Implementation/VGADriver/vgadriver.ucf]
Finished Parsing UCF File [X:/Git/Hardware-Embedded-Bonsai/Xilinx Implementation/VGADriver/vgadriver.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: 813501e0
link_design: Time (s): elapsed = 00:00:20 . Memory (MB): peak = 581.359 ; gain = 101.496
# read_xdl -file "X:/Git/Hardware-Embedded-Bonsai/Xilinx Implementation/VGADriver/VGA_driver.ncd"
Release 14.7 - xdl P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

WARNING:XDL:213 - The resulting xdl output will not have LUT equation strings or RAM INIT strings.
Loading device for application Rf_Device from file '3s1000.nph' in environment X:\Installs\Xilinx\14.7\ISE_DS\ISE\.
   "VGA_driver" is an NCD, version 3.2, device xc3s1000, package ft256, speed -5
Successfully converted design 'X:\Git\Hardware-Embedded-Bonsai\Xilinx Implementation\VGADriver\VGA_driver.ncd' to 'X:\Git\Hardware-Embedded-Bonsai\Xilinx Implementation\VGADriver\VGA_driver.xdl'.
INFO: [Designutils 20-669] Parsing Placement File : X:/Git/Hardware-Embedded-Bonsai/Xilinx Implementation/VGADriver/VGA_driver.ncd
INFO: [Designutils 20-658] Finished Parsing Placement File : X:/Git/Hardware-Embedded-Bonsai/Xilinx Implementation/VGADriver/VGA_driver.ncd
INFO: [Designutils 20-671] Placed 507 instances
read_xdl: Time (s): elapsed = 00:00:08 . Memory (MB): peak = 581.359 ; gain = 0.000
# if {[catch {read_twx -name results_1 -file "X:/Git/Hardware-Embedded-Bonsai/Xilinx Implementation/VGADriver/VGA_driver.twx"} eInfo]} {
#    puts "WARNING: there was a problem importing \"X:/Git/Hardware-Embedded-Bonsai/Xilinx Implementation/VGADriver/VGA_driver.twx\": $eInfo"
# }
exit
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Fri Jun 24 15:31:32 2022...
INFO: [Common 17-83] Releasing license: PlanAhead
