#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Sat Jan 13 23:38:39 2018
# Process ID: 8676
# Current directory: C:/Xilinx/Vivado/2016.4/bin
# Command line: vivado.exe
# Log file: C:/Xilinx/Vivado/2016.4/bin/vivado.log
# Journal file: C:/Xilinx/Vivado/2016.4/bin\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Stu/Desktop/system_wrapper/system_wrapper.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Stu/Desktop/TopModule'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.4/data/ip'.
archive_project C:/Users/Stu/Desktop/system_wrapper.xpr.zip -temp_dir C:/temp -force -include_config_settings
INFO: [Coretcl 2-137] starting archive...
INFO: [Coretcl 2-1499] Saving project copy to temporary location 'C:/temp' for archiving project
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Stu/Desktop/TopModule'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.4/data/ip'.
INFO: [Coretcl 2-1211] Creating project copy for archival...
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Coretcl 2-1213] Including run results for 'synth_1'
INFO: [Coretcl 2-1213] Including run results for 'design_1_blk_mem_gen_0_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'design_1_processing_system7_0_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'design_1_TopModule_0_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'design_1_axi_bram_ctrl_0_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'design_1_rst_ps7_0_50M_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'impl_1'
INFO: [Coretcl 2-133] re-setting run 'design_1_blk_mem_gen_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_1_processing_system7_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_1_TopModule_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_1_axi_bram_ctrl_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_1_rst_ps7_0_50M_0_impl_1'...
INFO: [Coretcl 2-1212] Importing remotely added design sources and verilog include files (if any)...
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_TopModule_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_TopModule_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_axi_bram_ctrl_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_axi_bram_ctrl_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_blk_mem_gen_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_blk_mem_gen_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_processing_system7_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_processing_system7_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_rst_ps7_0_50M_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_rst_ps7_0_50M_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'constrs_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1'
