<Results/membwl/dimm1/tcp_bi_s1_nL_p2/4.14.0-unsafe>
 in collect mem bw
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 2c20
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s):  9748.30 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  6460.82 --|
|-- Mem Ch  2: Reads (MB/s):    37.70 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):    18.24 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :    37.70 --||-- NODE 1 Mem Read (MB/s) :  9748.30 --|
|-- NODE 0 Mem Write(MB/s) :    18.24 --||-- NODE 1 Mem Write(MB/s) :  6460.82 --|
|-- NODE 0 P. Write (T/s):      31147 --||-- NODE 1 P. Write (T/s):     159161 --|
|-- NODE 0 Memory (MB/s):       55.94 --||-- NODE 1 Memory (MB/s):    16209.12 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):       9786.00                --|
            |--                System Write Throughput(MB/s):       6479.06                --|
            |--               System Memory Throughput(MB/s):      16265.07                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 2d55
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0    8436           0    1990 K   998 K    300       0     120  
 1      54 M        17 K    16 M   125 M     52 M     0     625 K
-----------------------------------------------------------------------
 *      54 M        17 K    18 M   126 M     52 M     0     625 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 25.31        Core1: 176.64        
Core2: 22.29        Core3: 175.82        
Core4: 20.77        Core5: 171.03        
Core6: 18.50        Core7: 142.17        
Core8: 18.98        Core9: 65.43        
Core10: 21.54        Core11: 186.00        
Core12: 23.30        Core13: 202.51        
Core14: 23.33        Core15: 194.77        
Core16: 22.19        Core17: 143.40        
Core18: 24.52        Core19: 138.90        
Core20: 23.26        Core21: 149.75        
Core22: 24.44        Core23: 140.70        
Core24: 23.30        Core25: 141.77        
Core26: 12.19        Core27: 200.33        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.21
Socket1: 168.79
DDR read Latency(ns)
Socket0: 74778.25
Socket1: 232.30


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.38        Core1: 175.18        
Core2: 14.11        Core3: 170.39        
Core4: 19.78        Core5: 166.24        
Core6: 19.26        Core7: 138.80        
Core8: 19.05        Core9: 63.02        
Core10: 21.10        Core11: 182.70        
Core12: 23.25        Core13: 201.10        
Core14: 23.96        Core15: 193.47        
Core16: 21.38        Core17: 147.40        
Core18: 23.86        Core19: 139.53        
Core20: 21.97        Core21: 147.10        
Core22: 22.41        Core23: 140.50        
Core24: 22.16        Core25: 141.19        
Core26: 10.65        Core27: 199.18        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 16.51
Socket1: 167.16
DDR read Latency(ns)
Socket0: 79420.91
Socket1: 233.63
irq_total: 140197.648102761
cpu_total: 44.92
cpu_0: 1.46
cpu_1: 100.00
cpu_2: 1.26
cpu_3: 100.00
cpu_4: 1.26
cpu_5: 100.00
cpu_6: 0.67
cpu_7: 87.09
cpu_8: 0.73
cpu_9: 10.45
cpu_10: 0.53
cpu_11: 100.00
cpu_12: 0.33
cpu_13: 100.00
cpu_14: 0.33
cpu_15: 100.00
cpu_16: 0.33
cpu_17: 90.02
cpu_18: 0.20
cpu_19: 92.02
cpu_20: 0.27
cpu_21: 82.57
cpu_22: 0.40
cpu_23: 91.28
cpu_24: 1.20
cpu_25: 92.22
cpu_26: 3.46
cpu_27: 100.00
enp130s0f0_tx_packets_phy: 214357
enp130s0f1_tx_packets_phy: 220756
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 0
Total_tx_packets_phy: 435113
enp130s0f0_tx_packets: 204316
enp130s0f1_tx_packets: 201403
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 0
Total_tx_packets: 405719
enp130s0f0_rx_bytes: 1222045556
enp130s0f1_rx_bytes: 2088400904
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 0
Total_rx_bytes: 3310446460
enp130s0f0_rx_bytes_phy: 1229834760
enp130s0f1_rx_bytes_phy: 2102306076
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 0
Total_rx_bytes_phy: 3332140836
enp130s0f0_rx_packets: 165860
enp130s0f1_rx_packets: 262979
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 0
Total_rx_packets: 428839
enp130s0f0_tx_bytes_phy: 1770603500
enp130s0f1_tx_bytes_phy: 1700354896
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 0
Total_tx_bytes_phy: 3470958396
enp130s0f0_rx_packets_phy: 165864
enp130s0f1_rx_packets_phy: 262994
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 0
Total_rx_packets_phy: 428858
enp130s0f0_tx_bytes: 1769130828
enp130s0f1_tx_bytes: 1698256485
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 0
Total_tx_bytes: 3467387313


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 25.45        Core1: 176.19        
Core2: 25.02        Core3: 171.99        
Core4: 21.58        Core5: 168.96        
Core6: 22.25        Core7: 142.35        
Core8: 16.17        Core9: 62.41        
Core10: 22.96        Core11: 183.65        
Core12: 22.23        Core13: 201.56        
Core14: 22.68        Core15: 194.63        
Core16: 20.65        Core17: 146.41        
Core18: 23.73        Core19: 141.74        
Core20: 20.78        Core21: 145.44        
Core22: 21.08        Core23: 140.73        
Core24: 22.22        Core25: 140.32        
Core26: 9.94        Core27: 198.75        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 17.79
Socket1: 167.84
DDR read Latency(ns)
Socket0: 76375.01
Socket1: 232.32


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 25.04        Core1: 173.69        
Core2: 25.36        Core3: 171.36        
Core4: 26.94        Core5: 168.56        
Core6: 18.99        Core7: 137.53        
Core8: 21.94        Core9: 62.28        
Core10: 20.80        Core11: 181.89        
Core12: 20.11        Core13: 200.26        
Core14: 22.21        Core15: 193.01        
Core16: 25.42        Core17: 148.99        
Core18: 26.27        Core19: 140.18        
Core20: 25.68        Core21: 147.55        
Core22: 15.53        Core23: 138.12        
Core24: 26.13        Core25: 141.06        
Core26: 24.64        Core27: 197.53        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.13
Socket1: 166.94
DDR read Latency(ns)
Socket0: 83487.46
Socket1: 236.88


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 23.70        Core1: 174.19        
Core2: 23.88        Core3: 172.35        
Core4: 21.62        Core5: 167.44        
Core6: 23.28        Core7: 140.25        
Core8: 19.04        Core9: 63.13        
Core10: 20.57        Core11: 182.20        
Core12: 21.89        Core13: 200.11        
Core14: 22.57        Core15: 193.38        
Core16: 22.61        Core17: 144.05        
Core18: 24.16        Core19: 139.24        
Core20: 23.06        Core21: 149.08        
Core22: 13.61        Core23: 137.64        
Core24: 20.26        Core25: 140.11        
Core26: 10.59        Core27: 198.90        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 17.65
Socket1: 166.84
DDR read Latency(ns)
Socket0: 78061.77
Socket1: 236.82


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.26        Core1: 177.39        
Core2: 20.92        Core3: 172.62        
Core4: 19.79        Core5: 167.03        
Core6: 21.23        Core7: 140.04        
Core8: 21.65        Core9: 62.98        
Core10: 22.56        Core11: 184.59        
Core12: 25.59        Core13: 201.23        
Core14: 22.40        Core15: 193.35        
Core16: 22.67        Core17: 146.93        
Core18: 24.17        Core19: 138.95        
Core20: 22.77        Core21: 146.01        
Core22: 23.21        Core23: 142.52        
Core24: 22.78        Core25: 141.37        
Core26: 10.72        Core27: 199.69        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 17.70
Socket1: 167.83
DDR read Latency(ns)
Socket0: 77787.35
Socket1: 236.89
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0

PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 12220
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6008 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14441698742; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14441721674; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7220869331; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7220869331; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7220969440; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7220969440; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6017460026; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4036466; Consumed Joules: 246.37; Watts: 41.01; Thermal headroom below TjMax: 62
S0; Consumed DRAM energy units: 686551; Consumed DRAM Joules: 10.50; DRAM Watts: 1.75
S1P0; QPIClocks: 14441751986; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14441764466; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7220980328; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7220980328; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7220894188; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7220894188; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6018549081; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 7348863; Consumed Joules: 448.54; Watts: 74.66; Thermal headroom below TjMax: 50
S1; Consumed DRAM energy units: 1738810; Consumed DRAM Joules: 26.60; DRAM Watts: 4.43
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 30f1
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.47   0.01    0.60     112 K    814 K    0.86    0.11    0.00    0.02     2856        2        2     70
   1    1     0.04   0.03   1.20    1.20      31 M     37 M    0.16    0.23    0.09    0.10     3360     4321        1     55
   2    0     0.01   0.63   0.01    0.60     103 K    786 K    0.87    0.15    0.00    0.01     3416        4        1     69
   3    1     0.04   0.03   1.20    1.20      30 M     36 M    0.17    0.23    0.08    0.10     2744     4188        2     54
   4    0     0.00   0.65   0.01    0.60      34 K    343 K    0.90    0.24    0.00    0.01      728        2        0     70
   5    1     0.06   0.05   1.20    1.20      29 M     35 M    0.18    0.27    0.05    0.06     3024     3774        2     55
   6    0     0.01   0.51   0.01    0.60     148 K   1357 K    0.89    0.08    0.00    0.02      280        5        4     69
   7    1     0.04   0.03   1.06    1.20      23 M     29 M    0.21    0.24    0.06    0.08     1960     4446        0     55
   8    0     0.00   0.58   0.01    0.60      69 K    659 K    0.89    0.14    0.00    0.02      504        1        1     69
   9    1     0.03   0.39   0.09    0.60     901 K   1612 K    0.44    0.32    0.00    0.00      168      137       33     56
  10    0     0.00   0.50   0.00    0.60      25 K    302 K    0.92    0.18    0.00    0.02      224        2        1     68
  11    1     0.07   0.06   1.20    1.20      31 M     37 M    0.17    0.25    0.05    0.06     1960     2756        3     54
  12    0     0.00   0.53   0.00    0.60      26 K    233 K    0.89    0.23    0.00    0.01     3696        6        0     70
  13    1     0.03   0.02   1.20    1.20      34 M     40 M    0.13    0.19    0.13    0.15     1512     3107        2     54
  14    0     0.00   0.61   0.01    0.60      51 K    527 K    0.90    0.16    0.00    0.01      616        1        1     70
  15    1     0.05   0.04   1.20    1.20      31 M     37 M    0.15    0.25    0.06    0.07     2072     3303       11     54
  16    0     0.00   0.31   0.00    0.60      11 K    104 K    0.89    0.16    0.00    0.02      952        3        0     70
  17    1     0.06   0.06   1.07    1.20      23 M     28 M    0.20    0.26    0.04    0.05     1344     4062       24     55
  18    0     0.00   0.31   0.00    0.60      10 K    140 K    0.93    0.20    0.00    0.01      728        1        0     71
  19    1     0.05   0.04   1.11    1.20      23 M     30 M    0.21    0.25    0.05    0.06     2576     4720        2     55
  20    0     0.00   0.55   0.00    0.60      12 K    159 K    0.92    0.27    0.00    0.01      448        0        1     70
  21    1     0.04   0.04   1.00    1.20      22 M     27 M    0.20    0.24    0.05    0.07     3920     4698        1     55
  22    0     0.00   0.46   0.00    0.60      10 K    134 K    0.92    0.23    0.00    0.01      448        1        0     71
  23    1     0.04   0.04   1.09    1.20      23 M     30 M    0.22    0.24    0.05    0.07     3024     4768        1     55
  24    0     0.09   1.80   0.05    0.99      43 K    927 K    0.95    0.58    0.00    0.00     9632        9        3     71
  25    1     0.06   0.06   1.12    1.20      23 M     30 M    0.21    0.28    0.04    0.05     4368     5365        1     55
  26    0     0.03   1.57   0.02    0.92      46 K    516 K    0.91    0.51    0.00    0.00     6048        7        2     70
  27    1     0.03   0.02   1.20    1.20      34 M     39 M    0.13    0.21    0.13    0.15     1792     2758        1     56
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.01   1.13   0.01    0.74     707 K   7010 K    0.90    0.28    0.00    0.00    30576       44       14     62
 SKT    1     0.05   0.04   1.07    1.19     363 M    442 M    0.18    0.24    0.06    0.07    33824    52403       84     50
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.03   0.05   0.54    1.19     364 M    449 M    0.19    0.24    0.05    0.06     N/A     N/A     N/A      N/A

 Instructions retired: 7865 M ; Active cycles:  150 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 45.34 %

 C1 core residency: 8.00 %; C3 core residency: 0.36 %; C6 core residency: 46.30 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.05 => corresponds to 1.30 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.03 => corresponds to 0.70 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0     4964 M   4964 M   |    5%     5%   
 SKT    1     4917 M   4919 M   |    5%     5%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   19 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.18     0.07     205.08       8.68         201.29
 SKT   1    48.72    32.31     374.85      22.10         406.11
---------------------------------------------------------------------------------------------------------------
       *    48.90    32.38     579.93      30.79         405.94
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm1/tcp_bi_s1_nL_p2/4.14.0-unsafe>
 in collect mem bw
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 32cc
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s):  9743.84 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  6466.55 --|
|-- Mem Ch  2: Reads (MB/s):    41.53 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):    18.89 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :    41.53 --||-- NODE 1 Mem Read (MB/s) :  9743.84 --|
|-- NODE 0 Mem Write(MB/s) :    18.89 --||-- NODE 1 Mem Write(MB/s) :  6466.55 --|
|-- NODE 0 P. Write (T/s):      31133 --||-- NODE 1 P. Write (T/s):     159167 --|
|-- NODE 0 Memory (MB/s):       60.42 --||-- NODE 1 Memory (MB/s):    16210.39 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):       9785.36                --|
            |--                System Write Throughput(MB/s):       6485.44                --|
            |--               System Memory Throughput(MB/s):      16270.80                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 340a
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0    8664           0    2395 K  1656 K    528      12    1776  
 1      58 M        20 K    17 M   130 M     54 M     0     612 K
-----------------------------------------------------------------------
 *      58 M        20 K    19 M   132 M     54 M    12     614 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.93        Core1: 177.21        
Core2: 23.27        Core3: 173.64        
Core4: 21.09        Core5: 173.75        
Core6: 19.60        Core7: 141.86        
Core8: 10.74        Core9: 85.83        
Core10: 18.37        Core11: 199.45        
Core12: 19.72        Core13: 201.06        
Core14: 18.42        Core15: 201.06        
Core16: 20.88        Core17: 153.06        
Core18: 19.51        Core19: 145.89        
Core20: 22.14        Core21: 143.11        
Core22: 21.63        Core23: 138.48        
Core24: 19.85        Core25: 142.48        
Core26: 23.70        Core27: 198.40        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.09
Socket1: 170.79
DDR read Latency(ns)
Socket0: 66119.90
Socket1: 233.26


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 23.62        Core1: 177.20        
Core2: 23.65        Core3: 170.07        
Core4: 21.66        Core5: 173.75        
Core6: 17.20        Core7: 140.84        
Core8: 12.28        Core9: 85.67        
Core10: 20.47        Core11: 199.54        
Core12: 20.26        Core13: 196.26        
Core14: 20.28        Core15: 200.03        
Core16: 19.44        Core17: 149.92        
Core18: 24.60        Core19: 148.62        
Core20: 21.81        Core21: 141.81        
Core22: 22.28        Core23: 131.28        
Core24: 21.63        Core25: 140.55        
Core26: 22.53        Core27: 196.67        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.89
Socket1: 168.98
DDR read Latency(ns)
Socket0: 70675.68
Socket1: 235.70
irq_total: 142203.345387341
cpu_total: 45.64
cpu_0: 1.00
cpu_1: 100.00
cpu_2: 1.00
cpu_3: 100.00
cpu_4: 0.47
cpu_5: 100.00
cpu_6: 1.86
cpu_7: 90.88
cpu_8: 2.66
cpu_9: 14.90
cpu_10: 1.00
cpu_11: 100.00
cpu_12: 1.20
cpu_13: 100.00
cpu_14: 0.67
cpu_15: 100.00
cpu_16: 0.73
cpu_17: 82.90
cpu_18: 0.53
cpu_19: 96.34
cpu_20: 0.67
cpu_21: 92.08
cpu_22: 0.33
cpu_23: 93.08
cpu_24: 1.00
cpu_25: 93.95
cpu_26: 0.80
cpu_27: 100.00
enp130s0f0_rx_packets_phy: 167833
enp130s0f1_rx_packets_phy: 273209
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 0
Total_rx_packets_phy: 441042
enp130s0f0_rx_bytes_phy: 1233426145
enp130s0f1_rx_bytes_phy: 2201454207
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 0
Total_rx_bytes_phy: 3434880352
enp130s0f0_tx_packets_phy: 219852
enp130s0f1_tx_packets_phy: 225068
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 0
Total_tx_packets_phy: 444920
enp130s0f0_tx_packets: 208620
enp130s0f1_tx_packets: 204615
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 0
Total_tx_packets: 413235
enp130s0f0_tx_bytes: 1812785664
enp130s0f1_tx_bytes: 1723316722
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 0
Total_tx_bytes: 3536102386
enp130s0f0_rx_bytes: 1225108281
enp130s0f1_rx_bytes: 2187036617
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 0
Total_rx_bytes: 3412144898
enp130s0f0_rx_packets: 167823
enp130s0f1_rx_packets: 273207
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 0
Total_rx_packets: 441030
enp130s0f0_tx_bytes_phy: 1814318146
enp130s0f1_tx_bytes_phy: 1725450847
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 0
Total_tx_bytes_phy: 3539768993


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.91        Core1: 177.57        
Core2: 25.82        Core3: 170.19        
Core4: 20.92        Core5: 175.38        
Core6: 10.42        Core7: 137.08        
Core8: 26.21        Core9: 82.69        
Core10: 14.44        Core11: 198.94        
Core12: 18.08        Core13: 195.58        
Core14: 18.86        Core15: 200.25        
Core16: 19.84        Core17: 151.19        
Core18: 21.31        Core19: 142.29        
Core20: 22.07        Core21: 144.93        
Core22: 22.31        Core23: 133.60        
Core24: 22.28        Core25: 144.21        
Core26: 22.48        Core27: 198.16        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.33
Socket1: 169.27
DDR read Latency(ns)
Socket0: 64766.88
Socket1: 233.21


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.81        Core1: 177.26        
Core2: 23.79        Core3: 171.27        
Core4: 20.80        Core5: 173.14        
Core6: 10.86        Core7: 132.65        
Core8: 23.02        Core9: 79.85        
Core10: 17.73        Core11: 198.46        
Core12: 19.10        Core13: 196.74        
Core14: 19.15        Core15: 198.10        
Core16: 22.39        Core17: 150.83        
Core18: 21.54        Core19: 138.37        
Core20: 22.31        Core21: 145.74        
Core22: 21.87        Core23: 139.45        
Core24: 21.49        Core25: 140.93        
Core26: 23.19        Core27: 196.08        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.52
Socket1: 168.34
DDR read Latency(ns)
Socket0: 70824.52
Socket1: 236.14


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.04        Core1: 175.11        
Core2: 22.41        Core3: 170.06        
Core4: 23.71        Core5: 172.93        
Core6: 13.56        Core7: 141.86        
Core8: 20.04        Core9: 84.58        
Core10: 10.37        Core11: 197.58        
Core12: 18.48        Core13: 196.26        
Core14: 17.72        Core15: 198.26        
Core16: 19.48        Core17: 148.63        
Core18: 22.76        Core19: 139.41        
Core20: 22.28        Core21: 139.25        
Core22: 22.32        Core23: 133.27        
Core24: 21.36        Core25: 140.99        
Core26: 22.77        Core27: 195.08        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.19
Socket1: 167.50
DDR read Latency(ns)
Socket0: 70185.95
Socket1: 235.16


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.96        Core1: 177.70        
Core2: 23.29        Core3: 172.07        
Core4: 19.71        Core5: 174.31        
Core6: 24.26        Core7: 138.71        
Core8: 10.63        Core9: 86.99        
Core10: 12.33        Core11: 201.24        
Core12: 19.34        Core13: 197.71        
Core14: 19.84        Core15: 200.67        
Core16: 19.16        Core17: 151.22        
Core18: 18.50        Core19: 142.42        
Core20: 21.60        Core21: 147.68        
Core22: 21.94        Core23: 139.28        
Core24: 21.70        Core25: 142.20        
Core26: 22.91        Core27: 197.32        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.29
Socket1: 170.23
DDR read Latency(ns)
Socket0: 68737.02
Socket1: 234.10
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 
0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 13945
Program exited with status 0
----------------------------------------------------------------------------------------------
Cleaning up
Time elapsed: 6006 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14419552858; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14419558622; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7209782773; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7209782773; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7209862764; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7209862764; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6008213934; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4039932; Consumed Joules: 246.58; Watts: 41.06; Thermal headroom below TjMax: 62
S0; Consumed DRAM energy units: 682682; Consumed DRAM Joules: 10.45; DRAM Watts: 1.74
S1P0; QPIClocks: 14419572142; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14419575318; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7209882646; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7209882646; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7209799376; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7209799376; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6017163757; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 7384405; Consumed Joules: 450.71; Watts: 75.04; Thermal headroom below TjMax: 50
S1; Consumed DRAM energy units: 1738617; Consumed DRAM Joules: 26.60; DRAM Watts: 4.43
----------------------------------------------------------------------------------------------
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 37af
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.42   0.01    0.60     123 K    827 K    0.85    0.09    0.00    0.02     2632        2        3     70
   1    1     0.03   0.03   1.20    1.20      31 M     37 M    0.16    0.23    0.09    0.11     1904     4337        0     55
   2    0     0.00   0.48   0.01    0.60      91 K    816 K    0.89    0.09    0.00    0.02      504        1        1     69
   3    1     0.05   0.04   1.20    1.20      29 M     36 M    0.18    0.26    0.06    0.08     3920     3951        4     54
   4    0     0.00   0.56   0.01    0.60      50 K    510 K    0.90    0.13    0.00    0.02      392        1        1     70
   5    1     0.04   0.04   1.20    1.20      30 M     37 M    0.17    0.25    0.07    0.08     3696     4039        2     55
   6    0     0.00   0.42   0.00    0.60      30 K    333 K    0.91    0.11    0.00    0.02     1736        3        0     70
   7    1     0.04   0.04   1.09    1.20      23 M     30 M    0.21    0.24    0.06    0.08     3192     4180        0     54
   8    0     0.05   1.06   0.04    1.19      38 K    511 K    0.93    0.51    0.00    0.00     7504        8        2     69
   9    1     0.05   0.38   0.14    0.60    1430 K   2465 K    0.42    0.38    0.00    0.00      168      142       16     56
  10    0     0.00   0.75   0.00    0.60      57 K    255 K    0.77    0.28    0.00    0.01     3640        8        2     69
  11    1     0.03   0.03   1.20    1.20      34 M     39 M    0.14    0.21    0.11    0.13     1680     2911        3     54
  12    0     0.08   1.69   0.04    1.05      55 K    918 K    0.94    0.59    0.00    0.00     9352       10        3     70
  13    1     0.05   0.04   1.20    1.20      32 M     38 M    0.15    0.23    0.07    0.08     1456     2239        1     54
  14    0     0.00   0.69   0.01    0.60      43 K    291 K    0.85    0.29    0.00    0.01     1736        2        1     70
  15    1     0.03   0.02   1.20    1.20      34 M     39 M    0.13    0.21    0.13    0.15     1344     2800        0     54
  16    0     0.00   0.69   0.00    0.60      23 K    235 K    0.90    0.28    0.00    0.01      784        2        0     70
  17    1     0.04   0.04   1.00    1.20      22 M     28 M    0.20    0.24    0.06    0.07     1960     3907       29     55
  18    0     0.00   0.66   0.00    0.61      21 K    207 K    0.89    0.30    0.00    0.01      280        0        1     71
  19    1     0.08   0.07   1.17    1.20      25 M     32 M    0.22    0.30    0.03    0.04     1904     4498        1     55
  20    0     0.00   0.67   0.00    0.60      13 K    161 K    0.92    0.30    0.00    0.01      672        1        0     70
  21    1     0.06   0.06   1.12    1.20      24 M     31 M    0.22    0.27    0.04    0.05     2520     4318        0     55
  22    0     0.00   0.53   0.00    0.60    8835      132 K    0.93    0.25    0.00    0.01      224        0        1     71
  23    1     0.04   0.04   1.12    1.20      24 M     30 M    0.22    0.25    0.06    0.07     3360     4474        1     55
  24    0     0.00   0.67   0.01    0.60      47 K    458 K    0.90    0.15    0.00    0.01     1176        2        0     71
  25    1     0.07   0.06   1.12    1.20      23 M     29 M    0.20    0.29    0.04    0.04     3024     4362        3     55
  26    0     0.01   0.49   0.01    0.60     147 K   1416 K    0.90    0.07    0.00    0.03      504        2        3     70
  27    1     0.03   0.03   1.20    1.20      33 M     39 M    0.14    0.23    0.10    0.12     2016     2744        2     56
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.01   1.03   0.01    0.82     754 K   7075 K    0.89    0.28    0.00    0.00    31136       42       17     62
 SKT    1     0.05   0.04   1.08    1.19     373 M    453 M    0.18    0.25    0.06    0.07    32144    48902       62     50
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.03   0.05   0.55    1.18     374 M    461 M    0.19    0.25    0.05    0.06     N/A     N/A     N/A      N/A

 Instructions retired: 8046 M ; Active cycles:  153 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 46.17 %

 C1 core residency: 6.86 %; C3 core residency: 0.33 %; C6 core residency: 46.64 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.05 => corresponds to 1.31 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.03 => corresponds to 0.72 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0     5000 M   5001 M   |    5%     5%   
 SKT    1     4948 M   4950 M   |    5%     5%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   19 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.21     0.09     205.80       8.70         225.65
 SKT   1    48.81    32.32     376.96      22.12         401.57
---------------------------------------------------------------------------------------------------------------
       *    49.02    32.41     582.75      30.82         401.41
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm1/tcp_bi_s1_nL_p2/4.14.0-unsafe>
 in collect mem bw
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 3989
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s):  9709.03 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  6470.74 --|
|-- Mem Ch  2: Reads (MB/s):    38.91 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):    17.44 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :    38.91 --||-- NODE 1 Mem Read (MB/s) :  9709.03 --|
|-- NODE 0 Mem Write(MB/s) :    17.44 --||-- NODE 1 Mem Write(MB/s) :  6470.74 --|
|-- NODE 0 P. Write (T/s):      31119 --||-- NODE 1 P. Write (T/s):     157606 --|
|-- NODE 0 Memory (MB/s):       56.35 --||-- NODE 1 Memory (MB/s):    16179.77 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):       9747.94                --|
            |--                System Write Throughput(MB/s):       6488.18                --|
            |--               System Memory Throughput(MB/s):      16236.12                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 3ac0
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0      17 K        24    3557 K  1502 K    504      12    2100  
 1      55 M      9576      17 M   125 M     52 M     0     649 K
-----------------------------------------------------------------------
 *      55 M      9600      21 M   127 M     52 M    12     651 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.91        Core1: 170.87        
Core2: 26.74        Core3: 167.21        
Core4: 25.68        Core5: 171.22        
Core6: 25.58        Core7: 133.01        
Core8: 12.32        Core9: 83.71        
Core10: 19.79        Core11: 200.14        
Core12: 17.35        Core13: 194.72        
Core14: 20.01        Core15: 193.57        
Core16: 21.73        Core17: 150.24        
Core18: 22.82        Core19: 136.29        
Core20: 24.96        Core21: 146.80        
Core22: 26.00        Core23: 134.75        
Core24: 21.34        Core25: 144.50        
Core26: 25.99        Core27: 192.93        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 21.30
Socket1: 167.29
DDR read Latency(ns)
Socket0: 74664.76
Socket1: 231.36


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.39        Core1: 168.64        
Core2: 26.10        Core3: 165.55        
Core4: 20.71        Core5: 170.52        
Core6: 19.67        Core7: 141.46        
Core8: 10.19        Core9: 82.12        
Core10: 17.89        Core11: 199.22        
Core12: 23.58        Core13: 192.88        
Core14: 18.73        Core15: 195.00        
Core16: 21.55        Core17: 144.80        
Core18: 22.17        Core19: 141.27        
Core20: 22.83        Core21: 139.92        
Core22: 20.66        Core23: 124.23        
Core24: 20.37        Core25: 136.92        
Core26: 26.40        Core27: 192.10        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.45
Socket1: 165.60
DDR read Latency(ns)
Socket0: 73842.46
Socket1: 234.74
irq_total: 140103.22425426
cpu_total: 44.36
cpu_0: 0.86
cpu_1: 100.00
cpu_2: 0.60
cpu_3: 100.00
cpu_4: 0.73
cpu_5: 100.00
cpu_6: 1.33
cpu_7: 87.09
cpu_8: 3.06
cpu_9: 11.78
cpu_10: 1.80
cpu_11: 100.00
cpu_12: 1.66
cpu_13: 100.00
cpu_14: 0.73
cpu_15: 100.00
cpu_16: 0.80
cpu_17: 76.91
cpu_18: 0.53
cpu_19: 90.82
cpu_20: 0.47
cpu_21: 84.10
cpu_22: 0.40
cpu_23: 90.55
cpu_24: 0.33
cpu_25: 87.36
cpu_26: 0.27
cpu_27: 100.00
enp130s0f0_rx_bytes_phy: 1169152583
enp130s0f1_rx_bytes_phy: 2161190337
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 0
Total_rx_bytes_phy: 3330342920
enp130s0f0_rx_packets_phy: 156185
enp130s0f1_rx_packets_phy: 267385
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 0
Total_rx_packets_phy: 423570
enp130s0f0_tx_packets: 202841
enp130s0f1_tx_packets: 202888
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 0
Total_tx_packets: 405729
enp130s0f0_rx_packets: 156192
enp130s0f1_rx_packets: 267401
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 0
Total_rx_packets: 423593
enp130s0f0_rx_bytes: 1161406362
enp130s0f1_rx_bytes: 2147044059
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 0
Total_rx_bytes: 3308450421
enp130s0f0_tx_bytes_phy: 1759941718
enp130s0f1_tx_bytes_phy: 1699615069
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 0
Total_tx_bytes_phy: 3459556787
enp130s0f0_tx_bytes: 1758492228
enp130s0f1_tx_bytes: 1697558567
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 0
Total_tx_bytes: 3456050795
enp130s0f0_tx_packets_phy: 212718
enp130s0f1_tx_packets_phy: 222498
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 0
Total_tx_packets_phy: 435216


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 25.86        Core1: 171.15        
Core2: 22.22        Core3: 165.95        
Core4: 23.43        Core5: 170.20        
Core6: 19.87        Core7: 143.80        
Core8: 10.06        Core9: 83.74        
Core10: 15.27        Core11: 199.57        
Core12: 18.15        Core13: 195.01        
Core14: 18.42        Core15: 195.03        
Core16: 20.59        Core17: 146.08        
Core18: 22.40        Core19: 143.34        
Core20: 23.43        Core21: 140.55        
Core22: 21.16        Core23: 126.38        
Core24: 18.26        Core25: 135.91        
Core26: 24.13        Core27: 193.16        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 17.58
Socket1: 166.70
DDR read Latency(ns)
Socket0: 71032.52
Socket1: 234.92


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 26.19        Core1: 171.45        
Core2: 23.91        Core3: 169.57        
Core4: 22.29        Core5: 174.12        
Core6: 20.50        Core7: 135.56        
Core8: 12.56        Core9: 87.20        
Core10: 10.26        Core11: 202.04        
Core12: 19.69        Core13: 195.61        
Core14: 18.60        Core15: 197.88        
Core16: 21.43        Core17: 150.16        
Core18: 20.16        Core19: 145.56        
Core20: 22.53        Core21: 147.04        
Core22: 22.83        Core23: 135.92        
Core24: 18.25        Core25: 142.55        
Core26: 23.12        Core27: 192.90        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 17.78
Socket1: 169.18
DDR read Latency(ns)
Socket0: 77230.95
Socket1: 235.24


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 26.28        Core1: 169.64        
Core2: 23.66        Core3: 166.20        
Core4: 19.94        Core5: 174.63        
Core6: 21.90        Core7: 130.23        
Core8: 9.75        Core9: 83.74        
Core10: 12.81        Core11: 201.09        
Core12: 17.61        Core13: 195.65        
Core14: 23.82        Core15: 194.94        
Core16: 21.59        Core17: 146.76        
Core18: 21.56        Core19: 136.19        
Core20: 21.69        Core21: 146.69        
Core22: 19.92        Core23: 139.08        
Core24: 19.10        Core25: 141.92        
Core26: 23.61        Core27: 191.75        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 17.94
Socket1: 167.10
DDR read Latency(ns)
Socket0: 76641.35
Socket1: 235.20


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 25.14        Core1: 167.19        
Core2: 21.61        Core3: 162.29        
Core4: 17.92        Core5: 168.30        
Core6: 9.59        Core7: 132.22        
Core8: 12.91        Core9: 85.23        
Core10: 18.29        Core11: 197.97        
Core12: 18.51        Core13: 191.84        
Core14: 18.75        Core15: 191.21        
Core16: 21.86        Core17: 149.12        
Core18: 22.60        Core19: 140.45        
Core20: 20.61        Core21: 141.38        
Core22: 22.90        Core23: 129.37        
Core24: 23.01        Core25: 137.32        
Core26: 25.34        Core27: 190.43        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 17.97
Socket1: 164.46
DDR read Latency(ns)
Socket0: 72477.82
Socket1: 235.33
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0

Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 15676
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6006 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14437923038; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14437928866; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7218966900; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7218966900; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7219059095; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7219059095; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6015812637; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4036157; Consumed Joules: 246.35; Watts: 41.02; Thermal headroom below TjMax: 62
S0; Consumed DRAM energy units: 682402; Consumed DRAM Joules: 10.44; DRAM Watts: 1.74
S1P0; QPIClocks: 14437797994; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14437800746; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7218986775; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7218986775; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7218905885; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7218905885; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6007183052; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 7282411; Consumed Joules: 444.48; Watts: 74.01; Thermal headroom below TjMax: 50
S1; Consumed DRAM energy units: 1734072; Consumed DRAM Joules: 26.53; DRAM Watts: 4.42
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 3e71
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.39   0.01    0.60     111 K    763 K    0.85    0.10    0.00    0.02     1680        2        2     70
   1    1     0.07   0.05   1.20    1.20      29 M     35 M    0.18    0.27    0.04    0.05     1288     3835        8     55
   2    0     0.00   0.55   0.01    0.60      78 K    488 K    0.84    0.21    0.00    0.01     1456        4        1     69
   3    1     0.06   0.05   1.20    1.20      29 M     35 M    0.18    0.27    0.05    0.06     2464     3790        8     55
   4    0     0.00   0.37   0.00    0.60      13 K    135 K    0.90    0.16    0.00    0.02      336        0        1     70
   5    1     0.06   0.05   1.20    1.20      30 M     36 M    0.18    0.26    0.05    0.06     1960     3817        6     55
   6    0     0.02   1.34   0.01    1.03      21 K    331 K    0.93    0.55    0.00    0.00     4592        6        0     70
   7    1     0.05   0.04   1.06    1.20      22 M     29 M    0.22    0.27    0.05    0.06     3696     3972       75     54
   8    0     0.07   1.84   0.04    0.99      56 K    713 K    0.92    0.58    0.00    0.00     8904        9        2     69
   9    1     0.04   0.41   0.10    0.60    1038 K   1921 K    0.46    0.34    0.00    0.00      112      122        0     56
  10    0     0.00   0.78   0.00    0.60      28 K    246 K    0.89    0.35    0.00    0.01     1568        9        3     68
  11    1     0.02   0.02   1.20    1.20      35 M     41 M    0.13    0.20    0.15    0.17     1736     3045        1     54
  12    0     0.00   0.71   0.00    0.60      18 K    191 K    0.90    0.34    0.00    0.01      168        0        0     70
  13    1     0.05   0.04   1.20    1.20      33 M     39 M    0.15    0.23    0.07    0.09     2128     2611       14     54
  14    0     0.03   1.59   0.02    0.95      34 K    462 K    0.93    0.53    0.00    0.00     6216        7        1     69
  15    1     0.04   0.03   1.20    1.20      33 M     39 M    0.14    0.24    0.09    0.10     2072     2903        6     54
  16    0     0.00   0.45   0.01    0.60      66 K    610 K    0.89    0.12    0.00    0.02      728        2        0     70
  17    1     0.03   0.03   0.93    1.20      21 M     26 M    0.18    0.21    0.09    0.10     1680     3955        1     55
  18    0     0.00   0.56   0.01    0.60      59 K    580 K    0.90    0.14    0.00    0.02     1008        3        0     71
  19    1     0.04   0.04   1.09    1.20      24 M     30 M    0.20    0.24    0.06    0.08     3360     4595       11     55
  20    0     0.01   0.46   0.01    0.60     155 K   1315 K    0.88    0.09    0.00    0.02      784        5        0     70
  21    1     0.04   0.04   1.01    1.20      22 M     28 M    0.21    0.24    0.05    0.07     3472     4219       36     55
  22    0     0.00   0.58   0.00    0.60      33 K    341 K    0.90    0.18    0.00    0.01      336        1        0     71
  23    1     0.04   0.04   1.09    1.20      23 M     30 M    0.22    0.24    0.06    0.08     3920     4488        0     56
  24    0     0.00   0.81   0.01    0.60      40 K    258 K    0.84    0.29    0.00    0.01     1568        2        1     71
  25    1     0.05   0.04   1.05    1.20      22 M     28 M    0.20    0.26    0.05    0.06     2800     4749        1     55
  26    0     0.00   0.41   0.00    0.60      11 K    126 K    0.91    0.20    0.00    0.01      952        2        0     70
  27    1     0.04   0.04   1.20    1.20      33 M     39 M    0.15    0.24    0.08    0.09     1512     2858        6     56
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.01   1.14   0.01    0.75     729 K   6567 K    0.89    0.30    0.00    0.00    30296       52       11     62
 SKT    1     0.04   0.04   1.05    1.19     363 M    442 M    0.18    0.24    0.06    0.07    32200    48959      173     50
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.03   0.05   0.53    1.19     363 M    449 M    0.19    0.24    0.05    0.06     N/A     N/A     N/A      N/A

 Instructions retired: 7702 M ; Active cycles:  149 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 44.76 %

 C1 core residency: 7.64 %; C3 core residency: 0.27 %; C6 core residency: 47.33 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.05 => corresponds to 1.29 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.03 => corresponds to 0.68 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0     5011 M   5009 M   |    5%     5%   
 SKT    1     4960 M   4962 M   |    5%     5%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   19 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.20     0.09     206.77       8.82         192.48
 SKT   1    48.93    32.62     375.05      22.28         399.77
---------------------------------------------------------------------------------------------------------------
       *    49.13    32.71     581.82      31.10         399.69
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm1/tcp_bi_s1_nL_p2/4.14.0-unsafe>
 in collect mem bw
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 4295
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s):  9724.61 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  6474.67 --|
|-- Mem Ch  2: Reads (MB/s):    48.24 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):    40.55 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :    48.24 --||-- NODE 1 Mem Read (MB/s) :  9724.61 --|
|-- NODE 0 Mem Write(MB/s) :    40.55 --||-- NODE 1 Mem Write(MB/s) :  6474.67 --|
|-- NODE 0 P. Write (T/s):      31154 --||-- NODE 1 P. Write (T/s):     159349 --|
|-- NODE 0 Memory (MB/s):       88.80 --||-- NODE 1 Memory (MB/s):    16199.29 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):       9772.86                --|
            |--                System Write Throughput(MB/s):       6515.23                --|
            |--               System Memory Throughput(MB/s):      16288.08                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 455b
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0      12 K        96    4591 K  1975 K    504      12     840  
 1      55 M        18 K    16 M   130 M     54 M     0     686 K
-----------------------------------------------------------------------
 *      55 M        18 K    21 M   132 M     54 M    12     686 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 21.29        Core1: 169.99        
Core2: 20.90        Core3: 170.95        
Core4: 26.60        Core5: 172.47        
Core6: 24.04        Core7: 134.72        
Core8: 24.25        Core9: 85.90        
Core10: 17.19        Core11: 200.04        
Core12: 22.74        Core13: 198.90        
Core14: 17.53        Core15: 193.89        
Core16: 22.64        Core17: 149.86        
Core18: 21.97        Core19: 124.72        
Core20: 22.78        Core21: 145.23        
Core22: 24.09        Core23: 137.53        
Core24: 12.15        Core25: 143.20        
Core26: 23.04        Core27: 182.32        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 17.86
Socket1: 165.71
DDR read Latency(ns)
Socket0: 70554.84
Socket1: 229.89


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 23.98        Core1: 169.42        
Core2: 20.68        Core3: 168.52        
Core4: 19.58        Core5: 167.48        
Core6: 20.80        Core7: 135.65        
Core8: 22.59        Core9: 84.68        
Core10: 23.88        Core11: 197.87        
Core12: 22.28        Core13: 196.84        
Core14: 9.86        Core15: 192.35        
Core16: 17.42        Core17: 144.94        
Core18: 18.18        Core19: 122.68        
Core20: 16.38        Core21: 143.78        
Core22: 22.03        Core23: 134.88        
Core24: 14.09        Core25: 143.52        
Core26: 21.95        Core27: 183.86        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 17.81
Socket1: 164.10
DDR read Latency(ns)
Socket0: 72127.84
Socket1: 233.64
irq_total: 149463.241108109
cpu_total: 45.31
cpu_0: 1.80
cpu_1: 100.00
cpu_2: 1.99
cpu_3: 100.00
cpu_4: 1.53
cpu_5: 100.00
cpu_6: 1.99
cpu_7: 96.14
cpu_8: 1.73
cpu_9: 15.36
cpu_10: 2.06
cpu_11: 100.00
cpu_12: 1.60
cpu_13: 100.00
cpu_14: 1.86
cpu_15: 100.00
cpu_16: 1.60
cpu_17: 77.59
cpu_18: 1.00
cpu_19: 99.87
cpu_20: 1.00
cpu_21: 88.83
cpu_22: 1.26
cpu_23: 87.17
cpu_24: 2.33
cpu_25: 81.05
cpu_26: 0.80
cpu_27: 100.00
enp130s0f0_tx_packets: 209894
enp130s0f1_tx_packets: 207927
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 0
Total_tx_packets: 417821
enp130s0f0_rx_bytes_phy: 1287844084
enp130s0f1_rx_bytes_phy: 2175929950
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 0
Total_rx_bytes_phy: 3463774034
enp130s0f0_tx_packets_phy: 220954
enp130s0f1_tx_packets_phy: 229740
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 0
Total_tx_packets_phy: 450694
enp130s0f0_tx_bytes: 1816418941
enp130s0f1_tx_bytes: 1749954630
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 0
Total_tx_bytes: 3566373571
enp130s0f0_rx_bytes: 1279251872
enp130s0f1_rx_bytes: 2161025487
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 0
Total_rx_bytes: 3440277359
enp130s0f0_rx_packets_phy: 172459
enp130s0f1_rx_packets_phy: 275781
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 0
Total_rx_packets_phy: 448240
enp130s0f0_tx_bytes_phy: 1817941298
enp130s0f1_tx_bytes_phy: 1752456207
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 0
Total_tx_bytes_phy: 3570397505
enp130s0f0_rx_packets: 172463
enp130s0f1_rx_packets: 275712
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 0
Total_rx_packets: 448175


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.24        Core1: 166.33        
Core2: 23.22        Core3: 169.30        
Core4: 21.98        Core5: 169.18        
Core6: 16.66        Core7: 139.71        
Core8: 17.77        Core9: 86.31        
Core10: 16.72        Core11: 198.13        
Core12: 10.10        Core13: 197.62        
Core14: 14.31        Core15: 192.79        
Core16: 18.09        Core17: 150.19        
Core18: 17.45        Core19: 124.06        
Core20: 18.65        Core21: 137.50        
Core22: 18.51        Core23: 138.34        
Core24: 21.00        Core25: 141.68        
Core26: 21.96        Core27: 181.56        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 17.66
Socket1: 164.41
DDR read Latency(ns)
Socket0: 66258.68
Socket1: 234.14


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 23.91        Core1: 164.80        
Core2: 21.88        Core3: 168.90        
Core4: 22.16        Core5: 168.46        
Core6: 23.54        Core7: 129.70        
Core8: 22.52        Core9: 86.73        
Core10: 10.48        Core11: 196.51        
Core12: 12.21        Core13: 196.14        
Core14: 16.84        Core15: 191.02        
Core16: 17.22        Core17: 148.72        
Core18: 19.10        Core19: 123.86        
Core20: 18.36        Core21: 140.32        
Core22: 20.33        Core23: 134.28        
Core24: 23.27        Core25: 144.15        
Core26: 21.90        Core27: 180.66        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 17.95
Socket1: 162.81
DDR read Latency(ns)
Socket0: 73037.71
Socket1: 235.37


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 22.99        Core1: 165.34        
Core2: 23.78        Core3: 167.64        
Core4: 22.23        Core5: 167.25        
Core6: 21.68        Core7: 127.17        
Core8: 19.48        Core9: 85.76        
Core10: 11.47        Core11: 195.27        
Core12: 10.36        Core13: 195.59        
Core14: 16.77        Core15: 189.59        
Core16: 16.80        Core17: 145.63        
Core18: 17.91        Core19: 122.07        
Core20: 18.07        Core21: 140.64        
Core22: 21.07        Core23: 137.47        
Core24: 22.69        Core25: 137.70        
Core26: 21.58        Core27: 177.76        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 17.58
Socket1: 161.41
DDR read Latency(ns)
Socket0: 72520.76
Socket1: 236.22


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 23.11        Core1: 171.11        
Core2: 23.23        Core3: 171.17        
Core4: 21.63        Core5: 171.89        
Core6: 22.25        Core7: 139.37        
Core8: 23.67        Core9: 85.94        
Core10: 23.09        Core11: 200.10        
Core12: 12.35        Core13: 199.60        
Core14: 19.42        Core15: 194.29        
Core16: 19.35        Core17: 147.65        
Core18: 19.13        Core19: 127.66        
Core20: 19.40        Core21: 143.15        
Core22: 25.42        Core23: 138.48        
Core24: 21.94        Core25: 143.07        
Core26: 21.20        Core27: 182.85        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.97
Socket1: 166.34
DDR read Latency(ns)
Socket0: 75877.52
Socket1: 237.06
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every 
-1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 18381
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6005 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14413440414; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14413450750; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7206730850; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7206730850; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7206820944; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7206820944; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6005664222; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4026818; Consumed Joules: 245.78; Watts: 40.93; Thermal headroom below TjMax: 62
S0; Consumed DRAM energy units: 677793; Consumed DRAM Joules: 10.37; DRAM Watts: 1.73
S1P0; QPIClocks: 14413445570; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14413448062; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7206822693; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7206822693; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7206736642; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7206736642; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6006263195; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 7310016; Consumed Joules: 446.17; Watts: 74.30; Thermal headroom below TjMax: 50
S1; Consumed DRAM energy units: 1728527; Consumed DRAM Joules: 26.45; DRAM Watts: 4.40
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 490e
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.35   0.01    0.60      97 K    763 K    0.87    0.08    0.00    0.02     4984        4        1     70
   1    1     0.05   0.05   1.20    1.20      30 M     36 M    0.17    0.27    0.06    0.07     1680     3641        1     55
   2    0     0.00   0.53   0.01    0.60      75 K    504 K    0.85    0.16    0.00    0.01      616        0        0     70
   3    1     0.05   0.04   1.20    1.20      31 M     37 M    0.18    0.26    0.06    0.07     1960     3901        5     54
   4    0     0.01   1.49   0.01    0.73      29 K    264 K    0.89    0.32    0.00    0.00     1792        3        0     70
   5    1     0.05   0.04   1.20    1.20      31 M     38 M    0.17    0.25    0.07    0.08     2800     3750        1     55
   6    0     0.00   0.51   0.00    0.60      15 K    184 K    0.91    0.26    0.00    0.01     1008        6        0     70
   7    1     0.06   0.06   1.15    1.20      25 M     32 M    0.21    0.28    0.04    0.05     3024     4316        1     54
   8    0     0.00   0.53   0.00    0.60      19 K    211 K    0.91    0.25    0.00    0.01     1176        0        1     69
   9    1     0.05   0.38   0.13    0.61    1490 K   2652 K    0.44    0.36    0.00    0.01        0      178        2     56
  10    0     0.07   1.65   0.04    1.01      68 K   1091 K    0.94    0.54    0.00    0.00     8064        8        3     69
  11    1     0.02   0.02   1.20    1.20      36 M     41 M    0.13    0.20    0.15    0.17     1904     3188        1     54
  12    0     0.01   0.50   0.01    0.60     170 K   1536 K    0.89    0.11    0.00    0.02      504        4        1     70
  13    1     0.03   0.02   1.20    1.20      36 M     42 M    0.13    0.20    0.14    0.16     2576     4366        0     54
  14    0     0.00   0.52   0.01    0.60     115 K   1059 K    0.89    0.13    0.00    0.02      952        2        1     70
  15    1     0.04   0.03   1.20    1.20      35 M     40 M    0.14    0.23    0.10    0.11     1680     3193        1     54
  16    0     0.00   0.57   0.01    0.60      92 K    416 K    0.78    0.19    0.00    0.01     3416        4        4     70
  17    1     0.03   0.03   0.93    1.20      22 M     27 M    0.18    0.21    0.08    0.10     2520     3992        0     55
  18    0     0.00   0.53   0.00    0.60      24 K    252 K    0.90    0.23    0.00    0.01      840        2        0     70
  19    1     0.07   0.06   1.20    1.20      25 M     32 M    0.21    0.33    0.03    0.04     3752     4712        5     56
  20    0     0.00   0.54   0.00    0.60      13 K    178 K    0.92    0.27    0.00    0.01      616        1        0     70
  21    1     0.06   0.05   1.08    1.20      24 M     30 M    0.21    0.27    0.04    0.05     3080     4485       28     55
  22    0     0.00   0.46   0.00    0.60    9784      168 K    0.94    0.25    0.00    0.01      896        1        0     71
  23    1     0.04   0.04   1.06    1.20      24 M     30 M    0.21    0.24    0.06    0.08     2744     4535        1     55
  24    0     0.03   1.57   0.02    0.94      30 K    405 K    0.92    0.55    0.00    0.00     7672        9        0     71
  25    1     0.04   0.04   0.99    1.20      22 M     28 M    0.19    0.25    0.06    0.07     3024     4719       36     55
  26    0     0.00   0.83   0.01    0.60      33 K    226 K    0.85    0.33    0.00    0.00      840        1        0     70
  27    1     0.07   0.06   1.20    1.20      31 M     37 M    0.17    0.27    0.05    0.06     2016     2663       10     56
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.01   1.08   0.01    0.74     796 K   7263 K    0.89    0.29    0.00    0.00    33376       45        9     62
 SKT    1     0.05   0.04   1.07    1.19     379 M    460 M    0.18    0.25    0.06    0.07    32760    51639       92     50
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.03   0.05   0.54    1.18     380 M    467 M    0.19    0.25    0.05    0.06     N/A     N/A     N/A      N/A

 Instructions retired: 8249 M ; Active cycles:  153 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 45.39 %

 C1 core residency: 7.39 %; C3 core residency: 0.27 %; C6 core residency: 46.94 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.05 => corresponds to 1.34 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.03 => corresponds to 0.72 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0     5117 M   5118 M   |    5%     5%   
 SKT    1     5061 M   5063 M   |    5%     5%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   20 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.20     0.08     210.16       8.88         227.46
 SKT   1    48.82    32.41     375.33      22.08         407.86
---------------------------------------------------------------------------------------------------------------
       *    49.03    32.48     585.49      30.96         404.05
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm1/tcp_bi_s1_nL_p2/4.14.0-unsafe>
 in collect mem bw
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 4af1
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s):  9745.48 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  6472.20 --|
|-- Mem Ch  2: Reads (MB/s):    38.51 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):    15.87 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :    38.51 --||-- NODE 1 Mem Read (MB/s) :  9745.48 --|
|-- NODE 0 Mem Write(MB/s) :    15.87 --||-- NODE 1 Mem Write(MB/s) :  6472.20 --|
|-- NODE 0 P. Write (T/s):      31166 --||-- NODE 1 P. Write (T/s):     158528 --|
|-- NODE 0 Memory (MB/s):       54.38 --||-- NODE 1 Memory (MB/s):    16217.68 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):       9783.99                --|
            |--                System Write Throughput(MB/s):       6488.07                --|
            |--               System Memory Throughput(MB/s):      16272.05                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 4c27
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0    8304          96      10 M  2520 K     12       0     576  
 1      53 M        13 K    16 M   128 M     55 M     0     606 K
-----------------------------------------------------------------------
 *      53 M        13 K    27 M   130 M     55 M     0     607 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.64        Core1: 175.43        
Core2: 22.59        Core3: 174.75        
Core4: 23.16        Core5: 178.50        
Core6: 10.34        Core7: 125.11        
Core8: 12.63        Core9: 85.68        
Core10: 21.34        Core11: 195.38        
Core12: 19.48        Core13: 192.17        
Core14: 20.03        Core15: 200.50        
Core16: 22.10        Core17: 146.42        
Core18: 22.75        Core19: 153.32        
Core20: 20.65        Core21: 142.11        
Core22: 19.77        Core23: 148.15        
Core24: 20.75        Core25: 144.87        
Core26: 20.19        Core27: 201.19        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.43
Socket1: 170.27
DDR read Latency(ns)
Socket0: 72900.35
Socket1: 226.39


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 25.81        Core1: 178.19        
Core2: 21.90        Core3: 172.08        
Core4: 21.82        Core5: 175.36        
Core6: 13.18        Core7: 125.20        
Core8: 21.69        Core9: 79.13        
Core10: 20.70        Core11: 194.33        
Core12: 19.75        Core13: 189.84        
Core14: 18.16        Core15: 198.41        
Core16: 10.14        Core17: 145.06        
Core18: 19.66        Core19: 152.08        
Core20: 23.93        Core21: 142.91        
Core22: 20.91        Core23: 143.40        
Core24: 18.50        Core25: 145.26        
Core26: 21.29        Core27: 199.39        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 17.97
Socket1: 168.94
DDR read Latency(ns)
Socket0: 75552.56
Socket1: 233.07
irq_total: 140776.956218432
cpu_total: 44.92
cpu_0: 1.00
cpu_1: 100.00
cpu_2: 0.67
cpu_3: 100.00
cpu_4: 0.33
cpu_5: 100.00
cpu_6: 0.93
cpu_7: 96.41
cpu_8: 1.66
cpu_9: 11.11
cpu_10: 2.46
cpu_11: 100.00
cpu_12: 1.46
cpu_13: 100.00
cpu_14: 0.53
cpu_15: 100.00
cpu_16: 1.26
cpu_17: 78.38
cpu_18: 0.47
cpu_19: 88.02
cpu_20: 0.40
cpu_21: 87.96
cpu_22: 0.67
cpu_23: 92.42
cpu_24: 0.67
cpu_25: 90.09
cpu_26: 0.60
cpu_27: 100.00
enp130s0f0_tx_packets_phy: 215122
enp130s0f1_tx_packets_phy: 218430
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 0
Total_tx_packets_phy: 433552
enp130s0f0_rx_packets_phy: 159079
enp130s0f1_rx_packets_phy: 266169
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 0
Total_rx_packets_phy: 425248
enp130s0f0_rx_bytes_phy: 1162004958
enp130s0f1_rx_bytes_phy: 2155438526
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 0
Total_rx_bytes_phy: 3317443484
enp130s0f0_tx_packets: 204986
enp130s0f1_tx_packets: 199119
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 0
Total_tx_packets: 404105
enp130s0f0_tx_bytes: 1780566263
enp130s0f1_tx_bytes: 1659708269
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 0
Total_tx_bytes: 3440274532
enp130s0f0_tx_bytes_phy: 1782092089
enp130s0f1_tx_bytes_phy: 1661791864
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 0
Total_tx_bytes_phy: 3443883953
enp130s0f0_rx_packets: 159088
enp130s0f1_rx_packets: 266163
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 0
Total_rx_packets: 425251
enp130s0f0_rx_bytes: 1154316765
enp130s0f1_rx_bytes: 2141225904
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 0
Total_rx_bytes: 3295542669


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 25.09        Core1: 173.71        
Core2: 27.14        Core3: 170.27        
Core4: 22.06        Core5: 175.26        
Core6: 12.11        Core7: 125.22        
Core8: 20.51        Core9: 79.61        
Core10: 21.25        Core11: 193.98        
Core12: 10.41        Core13: 185.45        
Core14: 19.97        Core15: 197.41        
Core16: 12.98        Core17: 144.15        
Core18: 19.56        Core19: 146.38        
Core20: 20.90        Core21: 141.22        
Core22: 19.92        Core23: 143.84        
Core24: 19.87        Core25: 143.36        
Core26: 20.95        Core27: 197.57        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 17.18
Socket1: 167.15
DDR read Latency(ns)
Socket0: 60872.85
Socket1: 232.86


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 25.03        Core1: 177.33        
Core2: 26.35        Core3: 172.21        
Core4: 22.31        Core5: 177.94        
Core6: 22.35        Core7: 119.26        
Core8: 21.58        Core9: 89.19        
Core10: 21.89        Core11: 194.66        
Core12: 10.93        Core13: 189.51        
Core14: 18.60        Core15: 200.12        
Core16: 18.88        Core17: 148.21        
Core18: 19.18        Core19: 149.24        
Core20: 19.54        Core21: 145.39        
Core22: 20.71        Core23: 150.45        
Core24: 22.21        Core25: 141.44        
Core26: 20.43        Core27: 200.34        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.38
Socket1: 169.23
DDR read Latency(ns)
Socket0: 77436.32
Socket1: 236.41


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.36        Core1: 178.21        
Core2: 22.18        Core3: 172.12        
Core4: 21.80        Core5: 176.92        
Core6: 22.48        Core7: 125.59        
Core8: 22.10        Core9: 80.54        
Core10: 21.44        Core11: 194.35        
Core12: 12.48        Core13: 189.11        
Core14: 10.56        Core15: 200.62        
Core16: 17.22        Core17: 145.91        
Core18: 18.77        Core19: 150.46        
Core20: 17.91        Core21: 147.29        
Core22: 20.54        Core23: 147.55        
Core24: 19.20        Core25: 140.80        
Core26: 20.81        Core27: 200.31        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.05
Socket1: 169.45
DDR read Latency(ns)
Socket0: 78263.72
Socket1: 235.69


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 26.24        Core1: 177.69        
Core2: 25.29        Core3: 171.69        
Core4: 22.71        Core5: 176.66        
Core6: 21.65        Core7: 124.65        
Core8: 22.75        Core9: 88.64        
Core10: 22.98        Core11: 192.15        
Core12: 25.64        Core13: 188.20        
Core14: 13.00        Core15: 199.05        
Core16: 29.12        Core17: 145.52        
Core18: 25.59        Core19: 149.14        
Core20: 24.58        Core21: 140.95        
Core22: 25.99        Core23: 145.71        
Core24: 27.75        Core25: 138.44        
Core26: 27.05        Core27: 198.60        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 23.16
Socket1: 168.06
DDR read Latency(ns)
Socket0: 79710.43
Socket1: 235.48
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 
0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 20119
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6003 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14446851762; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14446860942; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7223433644; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7223433644; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7223528637; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7223528637; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6019652561; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4036188; Consumed Joules: 246.35; Watts: 41.04; Thermal headroom below TjMax: 62
S0; Consumed DRAM energy units: 677648; Consumed DRAM Joules: 10.37; DRAM Watts: 1.73
S1P0; QPIClocks: 14447027906; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14447030786; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7223605487; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7223605487; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7223523726; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7223523726; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6007874139; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 7305668; Consumed Joules: 445.90; Watts: 74.28; Thermal headroom below TjMax: 50
S1; Consumed DRAM energy units: 1731406; Consumed DRAM Joules: 26.49; DRAM Watts: 4.41
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 4fdc
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.46   0.01    0.60     138 K    897 K    0.85    0.11    0.00    0.02     2296        3        2     70
   1    1     0.04   0.04   1.20    1.20      30 M     36 M    0.16    0.25    0.07    0.08     3752     3770        4     55
   2    0     0.00   0.60   0.01    0.60      52 K    359 K    0.85    0.19    0.00    0.01     2968        5        0     69
   3    1     0.04   0.04   1.20    1.20      29 M     35 M    0.17    0.25    0.07    0.08     2912     3571        7     54
   4    0     0.05   1.59   0.03    1.01      55 K    658 K    0.92    0.57    0.00    0.00     7448        9        2     70
   5    1     0.04   0.04   1.20    1.20      30 M     36 M    0.16    0.24    0.07    0.09     1792     3323        2     55
   6    0     0.00   0.52   0.01    0.60     115 K   1038 K    0.89    0.09    0.00    0.02      616        8        1     69
   7    1     0.05   0.05   1.15    1.20      22 M     30 M    0.25    0.28    0.04    0.06     1904     3371        1     55
   8    0     0.00   0.48   0.01    0.60      82 K    797 K    0.90    0.08    0.00    0.02      616        2        1     69
   9    1     0.04   0.40   0.10    0.60    1103 K   2038 K    0.46    0.26    0.00    0.01      392      157        1     56
  10    0     0.00   0.66   0.00    0.60      34 K    339 K    0.90    0.21    0.00    0.01     1064        5        1     68
  11    1     0.05   0.05   1.20    1.20      32 M     37 M    0.14    0.26    0.06    0.07     1400     2745        7     54
  12    0     0.01   0.58   0.01    0.60      88 K    851 K    0.90    0.16    0.00    0.02     1120        4        0     70
  13    1     0.06   0.05   1.20    1.20      31 M     37 M    0.16    0.27    0.05    0.06     2128     2742       30     53
  14    0     0.03   1.62   0.02    0.96      39 K    493 K    0.92    0.49    0.00    0.00     6440        6        2     70
  15    1     0.03   0.02   1.20    1.20      34 M     39 M    0.13    0.22    0.13    0.15     2184     2737        1     54
  16    0     0.00   0.62   0.00    0.60      31 K    281 K    0.89    0.26    0.00    0.01      840        1        0     70
  17    1     0.03   0.03   0.94    1.20      21 M     26 M    0.19    0.22    0.08    0.10     2520     3176        2     55
  18    0     0.00   0.64   0.00    0.60      15 K    176 K    0.91    0.29    0.00    0.01      280        1        0     70
  19    1     0.03   0.03   1.05    1.20      23 M     29 M    0.20    0.22    0.07    0.09     2352     3744        0     56
  20    0     0.02   1.67   0.01    0.79      20 K    261 K    0.92    0.41    0.00    0.00     3136        3        1     71
  21    1     0.05   0.05   1.05    1.20      22 M     28 M    0.22    0.26    0.04    0.05     2576     3372        2     55
  22    0     0.00   0.59   0.00    0.60      22 K    217 K    0.89    0.23    0.00    0.01     1120        0        1     71
  23    1     0.05   0.05   1.11    1.20      24 M     30 M    0.20    0.26    0.05    0.06     1736     3611        1     55
  24    0     0.03   1.64   0.02    0.93      30 K    410 K    0.93    0.53    0.00    0.00     4424        7        1     71
  25    1     0.06   0.05   1.09    1.20      23 M     29 M    0.20    0.28    0.04    0.05     3752     3941        2     55
  26    0     0.00   0.52   0.00    0.60      15 K    173 K    0.91    0.26    0.00    0.01      672        1        0     70
  27    1     0.03   0.02   1.20    1.20      34 M     39 M    0.13    0.22    0.12    0.14     2352     3716       55     56
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.01   1.14   0.01    0.75     744 K   6958 K    0.89    0.30    0.00    0.00    33040       55       10     62
 SKT    1     0.04   0.04   1.06    1.19     361 M    439 M    0.18    0.25    0.06    0.07    31752    43976      115     50
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.03   0.05   0.54    1.19     362 M    446 M    0.19    0.25    0.05    0.06     N/A     N/A     N/A      N/A

 Instructions retired: 7755 M ; Active cycles:  150 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 45.25 %

 C1 core residency: 7.09 %; C3 core residency: 0.38 %; C6 core residency: 47.28 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.05 => corresponds to 1.29 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.03 => corresponds to 0.69 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0     4979 M   4981 M   |    5%     5%   
 SKT    1     4924 M   4927 M   |    5%     5%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   19 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.19     0.08     205.32       8.68         193.11
 SKT   1    48.65    32.39     374.04      22.14         402.34
---------------------------------------------------------------------------------------------------------------
       *    48.85    32.47     579.37      30.83         402.26
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm1/tcp_bi_s1_nL_p2/4.14.0-unsafe>
 in collect mem bw
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 51b3
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s):  9726.27 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  6470.35 --|
|-- Mem Ch  2: Reads (MB/s):    42.70 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):    15.99 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :    42.70 --||-- NODE 1 Mem Read (MB/s) :  9726.27 --|
|-- NODE 0 Mem Write(MB/s) :    15.99 --||-- NODE 1 Mem Write(MB/s) :  6470.35 --|
|-- NODE 0 P. Write (T/s):      31149 --||-- NODE 1 P. Write (T/s):     160290 --|
|-- NODE 0 Memory (MB/s):       58.68 --||-- NODE 1 Memory (MB/s):    16196.62 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):       9768.96                --|
            |--                System Write Throughput(MB/s):       6486.34                --|
            |--               System Memory Throughput(MB/s):      16255.30                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 52e8
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0    8868          48    2208 K  2543 K     24       0     708  
 1      56 M        15 K    17 M   127 M     52 M     0     623 K
-----------------------------------------------------------------------
 *      56 M        15 K    19 M   130 M     52 M     0     624 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.20        Core1: 168.76        
Core2: 23.06        Core3: 152.50        
Core4: 22.94        Core5: 165.15        
Core6: 22.75        Core7: 112.76        
Core8: 22.39        Core9: 88.35        
Core10: 22.43        Core11: 196.47        
Core12: 22.87        Core13: 196.75        
Core14: 10.95        Core15: 182.37        
Core16: 19.24        Core17: 138.25        
Core18: 19.81        Core19: 142.16        
Core20: 19.96        Core21: 134.63        
Core22: 21.47        Core23: 138.29        
Core24: 18.80        Core25: 146.42        
Core26: 19.26        Core27: 175.25        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.55
Socket1: 160.74
DDR read Latency(ns)
Socket0: 66648.84
Socket1: 230.01


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.86        Core1: 170.32        
Core2: 23.18        Core3: 155.25        
Core4: 22.29        Core5: 162.45        
Core6: 22.68        Core7: 128.27        
Core8: 21.66        Core9: 85.66        
Core10: 22.68        Core11: 195.77        
Core12: 21.96        Core13: 197.00        
Core14: 10.57        Core15: 181.06        
Core16: 18.27        Core17: 138.57        
Core18: 19.78        Core19: 140.22        
Core20: 18.93        Core21: 134.79        
Core22: 21.07        Core23: 137.75        
Core24: 19.53        Core25: 146.19        
Core26: 19.38        Core27: 176.01        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.21
Socket1: 161.93
DDR read Latency(ns)
Socket0: 70481.39
Socket1: 234.51
irq_total: 132434.311267874
cpu_total: 43.72
cpu_0: 1.06
cpu_1: 100.00
cpu_2: 0.73
cpu_3: 100.00
cpu_4: 0.47
cpu_5: 100.00
cpu_6: 0.27
cpu_7: 83.30
cpu_8: 0.33
cpu_9: 8.98
cpu_10: 0.40
cpu_11: 100.00
cpu_12: 0.20
cpu_13: 100.00
cpu_14: 4.92
cpu_15: 100.00
cpu_16: 0.73
cpu_17: 75.58
cpu_18: 1.00
cpu_19: 93.41
cpu_20: 0.80
cpu_21: 77.64
cpu_22: 0.80
cpu_23: 91.68
cpu_24: 0.60
cpu_25: 80.71
cpu_26: 0.67
cpu_27: 100.00
enp130s0f0_tx_packets_phy: 216725
enp130s0f1_tx_packets_phy: 221731
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 0
Total_tx_packets_phy: 438456
enp130s0f0_rx_packets: 170682
enp130s0f1_rx_packets: 256410
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 0
Total_rx_packets: 427092
enp130s0f0_tx_packets: 205555
enp130s0f1_tx_packets: 203549
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 0
Total_tx_packets: 409104
enp130s0f0_rx_packets_phy: 170674
enp130s0f1_rx_packets_phy: 256410
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 0
Total_rx_packets_phy: 427084
enp130s0f0_tx_bytes: 1779640646
enp130s0f1_tx_bytes: 1715072017
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 0
Total_tx_bytes: 3494712663
enp130s0f0_rx_bytes: 1264709291
enp130s0f1_rx_bytes: 2032286047
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 0
Total_rx_bytes: 3296995338
enp130s0f0_tx_bytes_phy: 1781176592
enp130s0f1_tx_bytes_phy: 1717035007
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 0
Total_tx_bytes_phy: 3498211599
enp130s0f0_rx_bytes_phy: 1273107925
enp130s0f1_rx_bytes_phy: 2044841748
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 0
Total_rx_bytes_phy: 3317949673


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.03        Core1: 168.72        
Core2: 24.62        Core3: 155.25        
Core4: 21.94        Core5: 160.80        
Core6: 22.39        Core7: 132.86        
Core8: 24.87        Core9: 85.44        
Core10: 16.27        Core11: 194.60        
Core12: 21.49        Core13: 195.80        
Core14: 12.01        Core15: 181.87        
Core16: 19.12        Core17: 138.10        
Core18: 10.63        Core19: 131.44        
Core20: 20.74        Core21: 137.35        
Core22: 18.10        Core23: 133.84        
Core24: 17.72        Core25: 143.50        
Core26: 18.42        Core27: 173.42        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 17.55
Socket1: 160.64
DDR read Latency(ns)
Socket0: 63425.45
Socket1: 234.86


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 25.27        Core1: 169.34        
Core2: 23.42        Core3: 155.85        
Core4: 20.78        Core5: 159.45        
Core6: 22.66        Core7: 131.94        
Core8: 25.08        Core9: 88.37        
Core10: 25.41        Core11: 194.67        
Core12: 25.94        Core13: 195.10        
Core14: 29.12        Core15: 178.58        
Core16: 26.31        Core17: 141.00        
Core18: 13.07        Core19: 130.52        
Core20: 18.75        Core21: 139.26        
Core22: 21.41        Core23: 137.18        
Core24: 19.76        Core25: 139.67        
Core26: 26.75        Core27: 175.37        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 21.73
Socket1: 160.68
DDR read Latency(ns)
Socket0: 72182.35
Socket1: 235.15


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 26.15        Core1: 173.26        
Core2: 23.24        Core3: 158.25        
Core4: 21.07        Core5: 165.22        
Core6: 22.60        Core7: 135.21        
Core8: 22.78        Core9: 89.07        
Core10: 21.44        Core11: 197.47        
Core12: 10.26        Core13: 197.94        
Core14: 23.50        Core15: 179.31        
Core16: 19.81        Core17: 141.41        
Core18: 20.44        Core19: 136.32        
Core20: 18.64        Core21: 136.08        
Core22: 22.52        Core23: 131.69        
Core24: 21.21        Core25: 145.12        
Core26: 20.98        Core27: 178.57        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.83
Socket1: 162.95
DDR read Latency(ns)
Socket0: 70250.44
Socket1: 235.49


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 27.35        Core1: 167.47        
Core2: 21.12        Core3: 156.79        
Core4: 22.07        Core5: 159.31        
Core6: 23.57        Core7: 144.15        
Core8: 22.69        Core9: 86.88        
Core10: 20.34        Core11: 194.56        
Core12: 14.47        Core13: 195.02        
Core14: 20.82        Core15: 180.42        
Core16: 21.34        Core17: 138.02        
Core18: 20.60        Core19: 130.60        
Core20: 20.91        Core21: 138.17        
Core22: 21.21        Core23: 122.75        
Core24: 10.31        Core25: 142.21        
Core26: 18.68        Core27: 173.95        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.38
Socket1: 160.26
DDR read Latency(ns)
Socket0: 67184.24
Socket1: 234.38
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every 
-1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 21839
Program exited with status 0
----------------------------------------------------------------------------------------------
Cleaning upTime elapsed: 6005 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14451896522; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14451909498; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7225960296; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7225960296; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7226038322; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7226038322; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6021719436; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4040843; Consumed Joules: 246.63; Watts: 41.07; Thermal headroom below TjMax: 62
S0; Consumed DRAM energy units: 680641; Consumed DRAM Joules: 10.41; DRAM Watts: 1.73
S1P0; QPIClocks: 14451986842; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14451989426; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7226081983; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7226081983; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7226001148; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7226001148; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6006361079; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 7257172; Consumed Joules: 442.94; Watts: 73.76; Thermal headroom below TjMax: 50
S1; Consumed DRAM energy units: 1732040; Consumed DRAM Joules: 26.50; DRAM Watts: 4.41
----------------------------------------------------------------------------------------------

 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 5686
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.45   0.01    0.60      99 K    678 K    0.85    0.15    0.00    0.02     3024        2        1     70
   1    1     0.05   0.04   1.20    1.20      31 M     37 M    0.16    0.24    0.07    0.08     2296     4151        2     55
   2    0     0.00   0.52   0.01    0.60      72 K    500 K    0.85    0.16    0.00    0.01      952        0        1     69
   3    1     0.07   0.06   1.20    1.20      29 M     35 M    0.19    0.30    0.04    0.05     3248     3612       22     55
   4    0     0.00   0.69   0.00    0.60      68 K    256 K    0.73    0.25    0.00    0.01     4480        4        3     70
   5    1     0.08   0.06   1.20    1.20      30 M     36 M    0.19    0.28    0.04    0.05     2128     3671        7     55
   6    0     0.00   0.32   0.00    0.60      12 K    125 K    0.90    0.14    0.00    0.02      224        0        0     70
   7    1     0.03   0.03   1.00    1.20      22 M     28 M    0.22    0.24    0.06    0.08     2688     3839        1     55
   8    0     0.01   0.46   0.01    0.60     202 K   1588 K    0.87    0.09    0.00    0.02     2128        6        2     69
   9    1     0.03   0.37   0.08    0.60     916 K   1793 K    0.49    0.25    0.00    0.01        0      136        0     56
  10    0     0.00   0.43   0.01    0.60      53 K    522 K    0.90    0.11    0.00    0.02      280        2        0     68
  11    1     0.03   0.02   1.20    1.20      36 M     42 M    0.13    0.19    0.14    0.16     1512     2612        0     54
  12    0     0.00   0.41   0.00    0.60      33 K    337 K    0.90    0.14    0.00    0.02     1176        1        0     70
  13    1     0.02   0.02   1.20    1.20      36 M     42 M    0.13    0.19    0.15    0.17     2072     2952        0     53
  14    0     0.00   0.48   0.00    0.60      14 K    168 K    0.92    0.23    0.00    0.01      616        1        0     70
  15    1     0.06   0.05   1.20    1.20      33 M     39 M    0.16    0.26    0.06    0.07     1344     2682        3     54
  16    0     0.00   0.43   0.00    0.60      12 K    123 K    0.89    0.25    0.00    0.01     1232        2        1     70
  17    1     0.03   0.03   0.90    1.20      21 M     26 M    0.19    0.22    0.08    0.10     3808     3565        2     54
  18    0     0.10   1.84   0.05    1.06      52 K    961 K    0.95    0.59    0.00    0.00     9912        8        2     71
  19    1     0.06   0.05   1.12    1.20      24 M     31 M    0.20    0.27    0.04    0.05     2688     4527        1     55
  20    0     0.00   0.73   0.00    0.60      23 K    220 K    0.89    0.33    0.00    0.01     2576        3        1     71
  21    1     0.03   0.03   0.93    1.20      21 M     26 M    0.21    0.23    0.06    0.08     3584     3882        0     55
  22    0     0.02   1.28   0.02    0.91      36 K    457 K    0.92    0.52    0.00    0.00     3808        4        0     71
  23    1     0.05   0.05   1.10    1.20      24 M     31 M    0.21    0.25    0.05    0.06     3024     4218       31     56
  24    0     0.00   0.68   0.00    0.60      20 K    242 K    0.92    0.30    0.00    0.01      784        1        0     71
  25    1     0.04   0.04   0.97    1.20      22 M     27 M    0.19    0.24    0.06    0.07     3584     4365        0     55
  26    0     0.00   0.66   0.00    0.60      20 K    207 K    0.90    0.30    0.00    0.01     1848        1        0     70
  27    1     0.08   0.07   1.20    1.20      32 M     38 M    0.16    0.26    0.04    0.05     1120     2114       15     56
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.01   1.13   0.01    0.76     722 K   6391 K    0.89    0.31    0.00    0.00    33040       35       10     62
 SKT    1     0.05   0.05   1.04    1.19     368 M    447 M    0.18    0.25    0.06    0.07    33096    46326       84     50
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.03   0.06   0.52    1.19     368 M    453 M    0.19    0.25    0.05    0.06     N/A     N/A     N/A      N/A

 Instructions retired: 8106 M ; Active cycles:  146 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 43.99 %

 C1 core residency: 8.24 %; C3 core residency: 0.42 %; C6 core residency: 47.34 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.06 => corresponds to 1.38 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.03 => corresponds to 0.72 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0     4973 M   4980 M   |    5%     5%   
 SKT    1     4919 M   4921 M   |    5%     5%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   19 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.21     0.08     205.61       8.69         221.01
 SKT   1    48.72    32.41     371.15      22.12         401.20
---------------------------------------------------------------------------------------------------------------
       *    48.93    32.49     576.76      30.80         401.26
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm1/tcp_bi_s1_nL_p2/4.14.0-unsafe>
 in collect mem bw
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 5874
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s):  9713.29 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  6485.60 --|
|-- Mem Ch  2: Reads (MB/s):    44.40 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):    20.11 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :    44.40 --||-- NODE 1 Mem Read (MB/s) :  9713.29 --|
|-- NODE 0 Mem Write(MB/s) :    20.11 --||-- NODE 1 Mem Write(MB/s) :  6485.60 --|
|-- NODE 0 P. Write (T/s):      31123 --||-- NODE 1 P. Write (T/s):     159428 --|
|-- NODE 0 Memory (MB/s):       64.51 --||-- NODE 1 Memory (MB/s):    16198.89 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):       9757.69                --|
            |--                System Write Throughput(MB/s):       6505.71                --|
            |--               System Memory Throughput(MB/s):      16263.40                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 59aa
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0    8124          36    2271 K  1388 K    264       0     528  
 1      58 M        22 K    16 M   133 M     56 M     0     663 K
-----------------------------------------------------------------------
 *      58 M        22 K    18 M   134 M     56 M     0     664 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 25.58        Core1: 167.83        
Core2: 24.01        Core3: 163.93        
Core4: 21.75        Core5: 169.13        
Core6: 24.98        Core7: 130.90        
Core8: 22.52        Core9: 80.26        
Core10: 22.10        Core11: 195.10        
Core12: 10.57        Core13: 196.01        
Core14: 13.39        Core15: 186.49        
Core16: 17.47        Core17: 142.44        
Core18: 17.85        Core19: 126.10        
Core20: 22.68        Core21: 136.01        
Core22: 22.73        Core23: 123.86        
Core24: 19.57        Core25: 139.22        
Core26: 20.99        Core27: 191.93        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.36
Socket1: 161.73
DDR read Latency(ns)
Socket0: 59449.20
Socket1: 234.22


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.02        Core1: 165.08        
Core2: 23.95        Core3: 162.04        
Core4: 20.86        Core5: 167.94        
Core6: 23.59        Core7: 120.31        
Core8: 22.17        Core9: 77.34        
Core10: 19.10        Core11: 193.73        
Core12: 11.63        Core13: 193.99        
Core14: 9.93        Core15: 184.13        
Core16: 16.17        Core17: 137.63        
Core18: 17.32        Core19: 126.47        
Core20: 22.77        Core21: 132.51        
Core22: 18.63        Core23: 126.79        
Core24: 19.84        Core25: 138.13        
Core26: 23.96        Core27: 190.59        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 17.68
Socket1: 159.56
DDR read Latency(ns)
Socket0: 61760.94
Socket1: 232.65
irq_total: 141007.99144132
cpu_total: 44.77
cpu_0: 1.13
cpu_1: 100.00
cpu_2: 0.53
cpu_3: 100.00
cpu_4: 0.33
cpu_5: 100.00
cpu_6: 0.27
cpu_7: 86.69
cpu_8: 0.33
cpu_9: 20.89
cpu_10: 1.06
cpu_11: 100.00
cpu_12: 1.26
cpu_13: 100.00
cpu_14: 2.53
cpu_15: 100.00
cpu_16: 0.53
cpu_17: 76.58
cpu_18: 1.86
cpu_19: 87.16
cpu_20: 1.53
cpu_21: 87.49
cpu_22: 0.53
cpu_23: 100.00
cpu_24: 0.53
cpu_25: 81.44
cpu_26: 0.67
cpu_27: 100.00
enp130s0f0_rx_bytes: 1276994725
enp130s0f1_rx_bytes: 2243625573
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 0
Total_rx_bytes: 3520620298
enp130s0f0_rx_bytes_phy: 1285505898
enp130s0f1_rx_bytes_phy: 2258547172
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 0
Total_rx_bytes_phy: 3544053070
enp130s0f0_rx_packets_phy: 170863
enp130s0f1_rx_packets_phy: 281519
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 0
Total_rx_packets_phy: 452382
enp130s0f0_tx_packets: 213462
enp130s0f1_tx_packets: 210365
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 0
Total_tx_packets: 423827
enp130s0f0_tx_bytes_phy: 1850869900
enp130s0f1_tx_bytes_phy: 1768593437
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 0
Total_tx_bytes_phy: 3619463337
enp130s0f0_tx_bytes: 1849226874
enp130s0f1_tx_bytes: 1766463023
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 0
Total_tx_bytes: 3615689897
enp130s0f0_rx_packets: 170867
enp130s0f1_rx_packets: 281506
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 0
Total_rx_packets: 452373
enp130s0f0_tx_packets_phy: 224596
enp130s0f1_tx_packets_phy: 231128
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 0
Total_tx_packets_phy: 455724


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 25.21        Core1: 166.62        
Core2: 19.52        Core3: 165.32        
Core4: 19.55        Core5: 167.49        
Core6: 16.67        Core7: 129.61        
Core8: 21.61        Core9: 81.13        
Core10: 20.13        Core11: 195.68        
Core12: 19.04        Core13: 196.49        
Core14: 16.24        Core15: 185.14        
Core16: 18.95        Core17: 144.53        
Core18: 23.74        Core19: 130.26        
Core20: 22.16        Core21: 138.69        
Core22: 15.15        Core23: 128.01        
Core24: 21.75        Core25: 139.19        
Core26: 20.96        Core27: 192.57        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.05
Socket1: 162.55
DDR read Latency(ns)
Socket0: 61321.48
Socket1: 232.62


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 23.62        Core1: 163.83        
Core2: 24.20        Core3: 165.80        
Core4: 24.59        Core5: 168.79        
Core6: 26.44        Core7: 123.87        
Core8: 25.52        Core9: 78.71        
Core10: 24.48        Core11: 195.19        
Core12: 20.42        Core13: 195.90        
Core14: 13.14        Core15: 185.95        
Core16: 17.13        Core17: 140.49        
Core18: 19.17        Core19: 130.05        
Core20: 22.28        Core21: 138.70        
Core22: 23.43        Core23: 127.27        
Core24: 21.55        Core25: 142.58        
Core26: 24.49        Core27: 191.74        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 21.27
Socket1: 161.81
DDR read Latency(ns)
Socket0: 63467.00
Socket1: 233.29


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 25.47        Core1: 167.84        
Core2: 24.35        Core3: 162.52        
Core4: 20.40        Core5: 168.98        
Core6: 24.08        Core7: 124.28        
Core8: 22.39        Core9: 77.98        
Core10: 18.42        Core11: 194.41        
Core12: 22.89        Core13: 195.88        
Core14: 11.41        Core15: 185.25        
Core16: 16.06        Core17: 136.65        
Core18: 17.16        Core19: 123.55        
Core20: 19.25        Core21: 132.83        
Core22: 23.67        Core23: 128.88        
Core24: 22.67        Core25: 143.39        
Core26: 22.28        Core27: 192.42        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.61
Socket1: 160.90
DDR read Latency(ns)
Socket0: 63349.91
Socket1: 234.08


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.91        Core1: 170.14        
Core2: 21.07        Core3: 164.29        
Core4: 21.49        Core5: 169.53        
Core6: 23.06        Core7: 127.08        
Core8: 22.95        Core9: 81.16        
Core10: 20.93        Core11: 196.05        
Core12: 20.94        Core13: 196.77        
Core14: 13.45        Core15: 185.07        
Core16: 19.98        Core17: 142.80        
Core18: 10.49        Core19: 135.95        
Core20: 18.51        Core21: 135.44        
Core22: 17.35        Core23: 127.67        
Core24: 22.96        Core25: 140.54        
Core26: 22.18        Core27: 194.26        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.20
Socket1: 163.09
DDR read Latency(ns)
Socket0: 61142.79
Socket1: 235.35
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0

Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 23569
Program exited with status 0
----------------------------------------------------------------------------------------------
Cleaning upTime elapsed: 6009 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14440892354; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14440903414; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7220458137; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7220458137; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7220545026; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7220545026; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6017107530; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4039513; Consumed Joules: 246.55; Watts: 41.03; Thermal headroom below TjMax: 62
S0; Consumed DRAM energy units: 689842; Consumed DRAM Joules: 10.55; DRAM Watts: 1.76
S1P0; QPIClocks: 14440913018; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14440921902; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7220569849; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7220569849; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7220480355; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7220480355; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6011657601; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 7313729; Consumed Joules: 446.39; Watts: 74.29; Thermal headroom below TjMax: 50
S1; Consumed DRAM energy units: 1735109; Consumed DRAM Joules: 26.55; DRAM Watts: 4.42
----------------------------------------------------------------------------------------------

 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 5d46
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.46   0.01    0.60     113 K    778 K    0.85    0.13    0.00    0.02     3920        1        1     70
   1    1     0.05   0.04   1.20    1.20      30 M     37 M    0.19    0.26    0.06    0.07     3024     3767       29     55
   2    0     0.00   0.64   0.01    0.60      54 K    426 K    0.87    0.24    0.00    0.01      560        1        0     69
   3    1     0.04   0.04   1.20    1.20      30 M     37 M    0.18    0.25    0.07    0.08     2352     3746        1     55
   4    0     0.00   0.67   0.00    0.60      18 K    173 K    0.89    0.26    0.00    0.01     2296        2        0     70
   5    1     0.05   0.04   1.20    1.20      31 M     37 M    0.17    0.24    0.07    0.08     3080     3877        1     55
   6    0     0.00   0.43   0.01    0.60      60 K    511 K    0.88    0.09    0.00    0.02      672        1        0     70
   7    1     0.04   0.04   1.05    1.20      22 M     29 M    0.23    0.26    0.06    0.08     3080     3526        1     55
   8    0     0.00   0.47   0.00    0.60      43 K    326 K    0.87    0.13    0.00    0.02     2072        2        1     69
   9    1     0.08   0.44   0.17    0.62    1991 K   3472 K    0.43    0.40    0.00    0.00      112      150        0     56
  10    0     0.00   0.47   0.00    0.60      29 K    245 K    0.88    0.22    0.00    0.01     1344        2        1     68
  11    1     0.03   0.02   1.20    1.20      35 M     41 M    0.13    0.20    0.14    0.16     2296     3018        1     54
  12    0     0.01   0.47   0.01    0.60     155 K   1342 K    0.88    0.11    0.00    0.02      448        3        1     70
  13    1     0.03   0.02   1.20    1.20      36 M     41 M    0.13    0.20    0.14    0.16     1624     2868        1     54
  14    0     0.01   1.50   0.01    0.75      44 K    428 K    0.90    0.23    0.00    0.00     3808        3        1     70
  15    1     0.05   0.04   1.20    1.20      33 M     38 M    0.14    0.26    0.07    0.08     1232     2292       12     54
  16    0     0.00   0.52   0.00    0.60      21 K    212 K    0.90    0.24    0.00    0.01     1232        3        0     70
  17    1     0.03   0.03   0.92    1.20      21 M     26 M    0.19    0.22    0.08    0.10     1736     3418        1     55
  18    0     0.07   1.69   0.04    1.08      41 K    856 K    0.95    0.59    0.00    0.00     8288        8        3     71
  19    1     0.04   0.04   1.05    1.20      23 M     29 M    0.22    0.25    0.06    0.08     3024     3957        0     56
  20    0     0.03   1.55   0.02    0.91      48 K    580 K    0.92    0.48    0.00    0.00     5208        6        0     70
  21    1     0.06   0.05   1.05    1.20      22 M     29 M    0.22    0.27    0.04    0.05     2744     3673        0     55
  22    0     0.00   0.78   0.01    0.60      27 K    287 K    0.90    0.36    0.00    0.01      616        0        1     71
  23    1     0.10   0.08   1.20    1.20      27 M     34 M    0.21    0.31    0.03    0.03     2688     3712       79     55
  24    0     0.00   0.61   0.00    0.60      17 K    212 K    0.92    0.30    0.00    0.01      224        0        0     71
  25    1     0.04   0.04   1.00    1.20      22 M     28 M    0.19    0.25    0.06    0.07     3976     4196        0     55
  26    0     0.00   0.59   0.00    0.60      16 K    198 K    0.92    0.29    0.00    0.01      840        1        0     70
  27    1     0.03   0.02   1.20    1.20      35 M     40 M    0.13    0.22    0.12    0.14     1904     3014        0     56
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.01   1.13   0.01    0.76     693 K   6580 K    0.89    0.31    0.00    0.00    31528       33        8     62
 SKT    1     0.05   0.04   1.06    1.19     375 M    456 M    0.18    0.25    0.06    0.07    32872    45214      126     50
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.03   0.05   0.53    1.18     376 M    463 M    0.19    0.25    0.05    0.06     N/A     N/A     N/A      N/A

 Instructions retired: 8013 M ; Active cycles:  149 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 45.28 %

 C1 core residency: 6.88 %; C3 core residency: 0.23 %; C6 core residency: 47.62 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.05 => corresponds to 1.34 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.03 => corresponds to 0.71 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0     4993 M   4998 M   |    5%     5%   
 SKT    1     4940 M   4941 M   |    5%     5%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   19 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.22     0.10     205.15       8.70         196.54
 SKT   1    48.71    32.42     373.88      22.09         399.79
---------------------------------------------------------------------------------------------------------------
       *    48.93    32.52     579.04      30.78         399.54
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm1/tcp_bi_s1_nL_p2/4.14.0-unsafe>
 in collect mem bw
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 5f1f
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s):  9739.82 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  6462.08 --|
|-- Mem Ch  2: Reads (MB/s):    49.85 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):    21.54 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :    49.85 --||-- NODE 1 Mem Read (MB/s) :  9739.82 --|
|-- NODE 0 Mem Write(MB/s) :    21.54 --||-- NODE 1 Mem Write(MB/s) :  6462.08 --|
|-- NODE 0 P. Write (T/s):      31145 --||-- NODE 1 P. Write (T/s):     159177 --|
|-- NODE 0 Memory (MB/s):       71.39 --||-- NODE 1 Memory (MB/s):    16201.90 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):       9789.67                --|
            |--                System Write Throughput(MB/s):       6483.62                --|
            |--               System Memory Throughput(MB/s):      16273.29                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 6057
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0    8100           0    2828 K  1578 K    504     372    1368  
 1      55 M        15 K    19 M   132 M     54 M     0     622 K
-----------------------------------------------------------------------
 *      55 M        15 K    22 M   134 M     54 M   372     623 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 22.83        Core1: 170.97        
Core2: 20.10        Core3: 171.10        
Core4: 18.56        Core5: 159.99        
Core6: 21.32        Core7: 138.66        
Core8: 22.38        Core9: 74.69        
Core10: 19.36        Core11: 192.54        
Core12: 21.17        Core13: 193.83        
Core14: 21.43        Core15: 194.19        
Core16: 22.99        Core17: 148.79        
Core18: 22.00        Core19: 138.18        
Core20: 21.82        Core21: 144.87        
Core22: 21.80        Core23: 134.36        
Core24: 11.44        Core25: 139.36        
Core26: 18.39        Core27: 187.00        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.21
Socket1: 165.31
DDR read Latency(ns)
Socket0: 53708.52
Socket1: 226.99


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.89        Core1: 168.32        
Core2: 24.82        Core3: 167.02        
Core4: 25.09        Core5: 160.32        
Core6: 27.25        Core7: 122.90        
Core8: 21.99        Core9: 73.41        
Core10: 23.36        Core11: 191.56        
Core12: 20.64        Core13: 192.05        
Core14: 20.92        Core15: 192.13        
Core16: 21.43        Core17: 148.06        
Core18: 23.73        Core19: 141.15        
Core20: 24.84        Core21: 139.00        
Core22: 25.42        Core23: 136.60        
Core24: 24.99        Core25: 133.96        
Core26: 21.37        Core27: 184.99        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.41
Socket1: 162.42
DDR read Latency(ns)
Socket0: 59751.36
Socket1: 234.24
irq_total: 145000.107862208
cpu_total: 44.84
cpu_0: 2.40
cpu_1: 100.00
cpu_2: 0.86
cpu_3: 100.00
cpu_4: 0.67
cpu_5: 100.00
cpu_6: 0.80
cpu_7: 95.14
cpu_8: 0.47
cpu_9: 4.32
cpu_10: 0.53
cpu_11: 100.00
cpu_12: 0.60
cpu_13: 100.00
cpu_14: 0.47
cpu_15: 100.00
cpu_16: 0.27
cpu_17: 85.23
cpu_18: 1.60
cpu_19: 88.62
cpu_20: 0.33
cpu_21: 82.04
cpu_22: 0.40
cpu_23: 91.28
cpu_24: 2.53
cpu_25: 95.28
cpu_26: 1.53
cpu_27: 100.00
enp130s0f0_tx_packets_phy: 220302
enp130s0f1_tx_packets_phy: 227748
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 0
Total_tx_packets_phy: 448050
enp130s0f0_tx_bytes: 1817007390
enp130s0f1_tx_bytes: 1744614406
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 0
Total_tx_bytes: 3561621796
enp130s0f0_rx_packets: 168737
enp130s0f1_rx_packets: 275806
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 0
Total_rx_packets: 444543
enp130s0f0_rx_bytes: 1231577128
enp130s0f1_rx_bytes: 2178683452
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 0
Total_rx_bytes: 3410260580
enp130s0f0_rx_packets_phy: 168733
enp130s0f1_rx_packets_phy: 275812
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 0
Total_rx_packets_phy: 444545
enp130s0f0_rx_bytes_phy: 1239778076
enp130s0f1_rx_bytes_phy: 2193166960
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 0
Total_rx_bytes_phy: 3432945036
enp130s0f0_tx_packets: 209300
enp130s0f1_tx_packets: 207767
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 0
Total_tx_packets: 417067
enp130s0f0_tx_bytes_phy: 1818583194
enp130s0f1_tx_bytes_phy: 1746727275
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 0
Total_tx_bytes_phy: 3565310469


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 23.79        Core1: 170.31        
Core2: 20.53        Core3: 169.00        
Core4: 22.56        Core5: 161.98        
Core6: 16.07        Core7: 128.20        
Core8: 22.25        Core9: 74.65        
Core10: 18.43        Core11: 191.04        
Core12: 21.13        Core13: 194.18        
Core14: 21.05        Core15: 193.89        
Core16: 21.43        Core17: 144.54        
Core18: 23.06        Core19: 143.71        
Core20: 21.41        Core21: 145.13        
Core22: 19.42        Core23: 132.45        
Core24: 10.51        Core25: 135.76        
Core26: 10.12        Core27: 187.00        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 17.61
Socket1: 163.86
DDR read Latency(ns)
Socket0: 55013.58
Socket1: 234.21


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.73        Core1: 168.03        
Core2: 21.11        Core3: 166.33        
Core4: 19.22        Core5: 160.81        
Core6: 9.39        Core7: 130.60        
Core8: 19.86        Core9: 74.20        
Core10: 18.35        Core11: 191.63        
Core12: 20.64        Core13: 191.90        
Core14: 21.06        Core15: 192.96        
Core16: 20.39        Core17: 148.85        
Core18: 21.90        Core19: 141.00        
Core20: 22.82        Core21: 141.20        
Core22: 22.25        Core23: 132.88        
Core24: 21.28        Core25: 132.86        
Core26: 12.54        Core27: 185.31        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 17.62
Socket1: 162.84
DDR read Latency(ns)
Socket0: 58303.18
Socket1: 234.22


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 25.77        Core1: 171.62        
Core2: 11.06        Core3: 170.11        
Core4: 19.61        Core5: 161.95        
Core6: 13.39        Core7: 129.47        
Core8: 19.70        Core9: 72.79        
Core10: 18.85        Core11: 193.86        
Core12: 21.69        Core13: 194.18        
Core14: 19.22        Core15: 194.20        
Core16: 21.70        Core17: 148.22        
Core18: 21.37        Core19: 136.46        
Core20: 21.21        Core21: 142.78        
Core22: 21.87        Core23: 139.77        
Core24: 20.98        Core25: 137.21        
Core26: 22.50        Core27: 186.83        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.08
Socket1: 164.74
DDR read Latency(ns)
Socket0: 59043.15
Socket1: 233.35


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 25.21        Core1: 173.37        
Core2: 11.45        Core3: 170.15        
Core4: 18.65        Core5: 163.93        
Core6: 19.86        Core7: 132.53        
Core8: 19.51        Core9: 73.66        
Core10: 18.33        Core11: 192.72        
Core12: 21.94        Core13: 194.35        
Core14: 21.71        Core15: 195.39        
Core16: 21.24        Core17: 149.15        
Core18: 22.01        Core19: 141.64        
Core20: 22.30        Core21: 146.15        
Core22: 22.21        Core23: 136.55        
Core24: 22.99        Core25: 135.63        
Core26: 22.32        Core27: 187.76        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.26
Socket1: 165.55
DDR read Latency(ns)
Socket0: 58558.86
Socket1: 232.21
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 

Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 25294
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6007 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14423775598; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14423798006; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7211905879; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7211905879; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7211984132; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7211984132; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6010008932; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4049138; Consumed Joules: 247.14; Watts: 41.14; Thermal headroom below TjMax: 62
S0; Consumed DRAM energy units: 689440; Consumed DRAM Joules: 10.55; DRAM Watts: 1.76
S1P0; QPIClocks: 14423888210; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14423893870; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7212042566; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7212042566; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7211957093; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7211957093; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6006874567; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 7334598; Consumed Joules: 447.67; Watts: 74.52; Thermal headroom below TjMax: 50
S1; Consumed DRAM energy units: 1731655; Consumed DRAM Joules: 26.49; DRAM Watts: 4.41
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 6403
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.06   1.56   0.04    0.89     118 K   1161 K    0.90    0.44    0.00    0.00    11592       10        3     71
   1    1     0.05   0.04   1.20    1.20      30 M     37 M    0.17    0.25    0.06    0.07     2016     3685        7     55
   2    0     0.05   1.54   0.03    1.00      73 K    852 K    0.91    0.51    0.00    0.00     7616        9        2     69
   3    1     0.05   0.04   1.20    1.20      30 M     36 M    0.18    0.25    0.06    0.07     2968     3758       14     55
   4    0     0.00   0.73   0.01    0.60      37 K    324 K    0.88    0.26    0.00    0.01      392        0        1     71
   5    1     0.06   0.05   1.20    1.20      29 M     36 M    0.19    0.28    0.05    0.06     1736     3335        2     55
   6    0     0.01   0.86   0.01    0.60      40 K    348 K    0.88    0.33    0.00    0.01      560       35        0     70
   7    1     0.05   0.04   1.14    1.20      24 M     31 M    0.22    0.26    0.05    0.06     2688     3747       35     54
   8    0     0.00   0.75   0.00    0.60      22 K    227 K    0.90    0.33    0.00    0.01     1344        2        0     69
   9    1     0.01   0.30   0.05    0.61     447 K   1181 K    0.62    0.09    0.00    0.01      392      108        4     56
  10    0     0.00   0.49   0.00    0.60    7805      133 K    0.94    0.26    0.00    0.01      280        2        0     68
  11    1     0.04   0.03   1.20    1.20      34 M     40 M    0.14    0.22    0.10    0.11     1960     2579        4     54
  12    0     0.00   0.69   0.00    0.60      13 K    135 K    0.90    0.30    0.00    0.01      392        0        1     70
  13    1     0.03   0.03   1.20    1.20      34 M     40 M    0.14    0.22    0.10    0.12     1736     2703       14     54
  14    0     0.00   0.77   0.00    0.60      13 K    120 K    0.89    0.24    0.00    0.01     1512        1        1     70
  15    1     0.03   0.02   1.20    1.20      35 M     40 M    0.13    0.22    0.12    0.14     1456     2547        0     54
  16    0     0.00   0.36   0.00    0.60    7944       93 K    0.91    0.15    0.00    0.02      280        0        0     70
  17    1     0.05   0.05   1.03    1.20      23 M     29 M    0.20    0.23    0.05    0.06     2576     3628       34     55
  18    0     0.00   0.47   0.01    0.60      86 K    868 K    0.90    0.07    0.00    0.02      560        1        1     70
  19    1     0.05   0.04   1.08    1.20      24 M     30 M    0.20    0.24    0.05    0.07     3976     4068        2     55
  20    0     0.00   0.49   0.01    0.60      87 K    874 K    0.90    0.08    0.00    0.03      224        2        1     70
  21    1     0.04   0.03   1.01    1.20      22 M     28 M    0.20    0.23    0.07    0.08     3920     4039        1     55
  22    0     0.00   0.46   0.01    0.60      92 K    853 K    0.89    0.12    0.00    0.02     3696        5        2     71
  23    1     0.05   0.04   1.10    1.20      24 M     30 M    0.21    0.26    0.05    0.06     1904     4014        2     56
  24    0     0.00   0.46   0.01    0.60      66 K    681 K    0.90    0.09    0.00    0.02      784        2        0     71
  25    1     0.08   0.07   1.15    1.20      24 M     31 M    0.21    0.31    0.03    0.04     2632     4096        1     55
  26    0     0.01   1.72   0.01    0.77      23 K    195 K    0.88    0.34    0.00    0.00     2632        5        0     71
  27    1     0.06   0.05   1.20    1.20      32 M     37 M    0.14    0.27    0.06    0.07     2352     2772        2     56
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.01   1.16   0.01    0.75     691 K   6870 K    0.90    0.29    0.00    0.00    31864       74       11     62
 SKT    1     0.05   0.04   1.07    1.20     372 M    452 M    0.18    0.25    0.06    0.07    32312    45079      122     50
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.03   0.05   0.54    1.19     373 M    459 M    0.19    0.25    0.05    0.06     N/A     N/A     N/A      N/A

 Instructions retired: 7937 M ; Active cycles:  151 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 45.28 %

 C1 core residency: 7.88 %; C3 core residency: 0.76 %; C6 core residency: 46.08 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.05 => corresponds to 1.31 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.03 => corresponds to 0.71 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0     5013 M   5014 M   |    5%     5%   
 SKT    1     4952 M   4954 M   |    5%     5%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   19 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.25     0.11     205.82       8.73         192.67
 SKT   1    48.82    32.32     375.58      22.12         399.80
---------------------------------------------------------------------------------------------------------------
       *    49.07    32.43     581.40      30.85         399.58
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm1/tcp_bi_s1_nL_p2/4.14.0-unsafe>
 in collect mem bw
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 65db
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s):  9764.33 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  6460.85 --|
|-- Mem Ch  2: Reads (MB/s):    46.53 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):    21.80 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :    46.53 --||-- NODE 1 Mem Read (MB/s) :  9764.33 --|
|-- NODE 0 Mem Write(MB/s) :    21.80 --||-- NODE 1 Mem Write(MB/s) :  6460.85 --|
|-- NODE 0 P. Write (T/s):      31160 --||-- NODE 1 P. Write (T/s):     160661 --|
|-- NODE 0 Memory (MB/s):       68.33 --||-- NODE 1 Memory (MB/s):    16225.18 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):       9810.86                --|
            |--                System Write Throughput(MB/s):       6482.64                --|
            |--               System Memory Throughput(MB/s):      16293.50                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 6710
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0      18 K       132    2856 K  1665 K    252       0    2160  
 1      56 M        20 K    17 M   133 M     53 M     0     637 K
-----------------------------------------------------------------------
 *      56 M        20 K    20 M   135 M     53 M     0     639 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 25.52        Core1: 171.45        
Core2: 23.92        Core3: 167.44        
Core4: 24.03        Core5: 169.87        
Core6: 24.34        Core7: 136.46        
Core8: 24.08        Core9: 84.28        
Core10: 22.65        Core11: 195.40        
Core12: 23.74        Core13: 179.96        
Core14: 22.10        Core15: 192.02        
Core16: 13.44        Core17: 140.92        
Core18: 21.84        Core19: 130.77        
Core20: 19.74        Core21: 135.84        
Core22: 19.84        Core23: 148.54        
Core24: 19.08        Core25: 138.76        
Core26: 25.47        Core27: 185.52        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 21.24
Socket1: 163.61
DDR read Latency(ns)
Socket0: 63533.09
Socket1: 230.98


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 25.32        Core1: 174.04        
Core2: 11.08        Core3: 164.97        
Core4: 23.19        Core5: 170.32        
Core6: 22.28        Core7: 134.85        
Core8: 19.22        Core9: 83.16        
Core10: 19.69        Core11: 197.57        
Core12: 17.93        Core13: 185.17        
Core14: 20.43        Core15: 195.67        
Core16: 24.22        Core17: 138.73        
Core18: 22.01        Core19: 138.08        
Core20: 22.18        Core21: 136.85        
Core22: 23.03        Core23: 139.25        
Core24: 21.80        Core25: 142.90        
Core26: 21.51        Core27: 188.01        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.46
Socket1: 164.90
DDR read Latency(ns)
Socket0: 65548.49
Socket1: 235.66
irq_total: 139321.572508442
cpu_total: 44.61
cpu_0: 1.99
cpu_1: 100.00
cpu_2: 3.19
cpu_3: 100.00
cpu_4: 0.73
cpu_5: 100.00
cpu_6: 0.73
cpu_7: 86.24
cpu_8: 0.60
cpu_9: 12.10
cpu_10: 0.47
cpu_11: 100.00
cpu_12: 0.73
cpu_13: 100.00
cpu_14: 1.40
cpu_15: 100.00
cpu_16: 0.86
cpu_17: 81.72
cpu_18: 0.86
cpu_19: 99.53
cpu_20: 0.40
cpu_21: 79.45
cpu_22: 0.47
cpu_23: 84.57
cpu_24: 0.33
cpu_25: 91.62
cpu_26: 1.33
cpu_27: 100.00
enp130s0f0_rx_bytes: 1190616088
enp130s0f1_rx_bytes: 2232366862
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 0
Total_rx_bytes: 3422982950
enp130s0f0_rx_packets: 163273
enp130s0f1_rx_packets: 278063
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 0
Total_rx_packets: 441336
enp130s0f0_tx_packets: 211263
enp130s0f1_tx_packets: 205369
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 0
Total_tx_packets: 416632
enp130s0f0_rx_bytes_phy: 1198626814
enp130s0f1_rx_bytes_phy: 2246942533
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 0
Total_rx_bytes_phy: 3445569347
enp130s0f0_rx_packets_phy: 163278
enp130s0f1_rx_packets_phy: 278042
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 0
Total_rx_packets_phy: 441320
enp130s0f0_tx_packets_phy: 221674
enp130s0f1_tx_packets_phy: 226127
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 0
Total_tx_packets_phy: 447801
enp130s0f0_tx_bytes: 1836160188
enp130s0f1_tx_bytes: 1728983346
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 0
Total_tx_bytes: 3565143534
enp130s0f0_tx_bytes_phy: 1837682886
enp130s0f1_tx_bytes_phy: 1731200084
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 0
Total_tx_bytes_phy: 3568882970


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 25.08        Core1: 174.42        
Core2: 11.04        Core3: 171.35        
Core4: 21.87        Core5: 170.92        
Core6: 18.95        Core7: 138.48        
Core8: 18.80        Core9: 92.90        
Core10: 19.09        Core11: 198.59        
Core12: 19.78        Core13: 186.21        
Core14: 17.88        Core15: 196.09        
Core16: 22.57        Core17: 148.94        
Core18: 17.70        Core19: 137.67        
Core20: 22.05        Core21: 140.60        
Core22: 22.29        Core23: 147.65        
Core24: 22.13        Core25: 139.55        
Core26: 17.58        Core27: 188.48        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 17.69
Socket1: 167.29
DDR read Latency(ns)
Socket0: 62271.80
Socket1: 235.93


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 25.26        Core1: 172.66        
Core2: 14.04        Core3: 172.25        
Core4: 23.62        Core5: 168.10        
Core6: 19.27        Core7: 139.25        
Core8: 10.80        Core9: 83.55        
Core10: 17.99        Core11: 196.37        
Core12: 21.57        Core13: 181.72        
Core14: 18.03        Core15: 193.07        
Core16: 21.44        Core17: 151.82        
Core18: 21.92        Core19: 132.33        
Core20: 21.39        Core21: 142.04        
Core22: 22.68        Core23: 142.56        
Core24: 22.71        Core25: 136.97        
Core26: 21.45        Core27: 188.21        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.10
Socket1: 165.29
DDR read Latency(ns)
Socket0: 64016.06
Socket1: 235.99


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 25.71        Core1: 171.86        
Core2: 23.72        Core3: 169.18        
Core4: 10.02        Core5: 167.25        
Core6: 18.32        Core7: 141.72        
Core8: 12.37        Core9: 85.07        
Core10: 18.20        Core11: 195.61        
Core12: 20.55        Core13: 181.96        
Core14: 19.42        Core15: 191.08        
Core16: 20.33        Core17: 149.45        
Core18: 20.63        Core19: 130.67        
Core20: 22.17        Core21: 148.00        
Core22: 22.92        Core23: 140.03        
Core24: 21.82        Core25: 136.97        
Core26: 22.19        Core27: 187.79        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.08
Socket1: 164.72
DDR read Latency(ns)
Socket0: 64402.22
Socket1: 235.89


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 23.56        Core1: 170.55        
Core2: 24.81        Core3: 171.13        
Core4: 12.79        Core5: 168.55        
Core6: 9.40        Core7: 139.19        
Core8: 17.27        Core9: 86.67        
Core10: 18.56        Core11: 196.47        
Core12: 18.28        Core13: 182.87        
Core14: 18.16        Core15: 194.06        
Core16: 20.03        Core17: 140.68        
Core18: 21.38        Core19: 132.82        
Core20: 22.20        Core21: 141.13        
Core22: 22.63        Core23: 138.54        
Core24: 21.43        Core25: 139.21        
Core26: 19.97        Core27: 185.63        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 17.76
Socket1: 164.17
DDR read Latency(ns)
Socket0: 64314.62
Socket1: 235.39
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.



MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 27019
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6006 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14453830006; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14453839654; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7226924313; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7226924313; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7227022453; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7227022453; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6022512724; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4050151; Consumed Joules: 247.20; Watts: 41.16; Thermal headroom below TjMax: 62
S0; Consumed DRAM energy units: 685534; Consumed DRAM Joules: 10.49; DRAM Watts: 1.75
S1P0; QPIClocks: 14453901562; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14453906854; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7227054856; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7227054856; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7226965988; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7226965988; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6007407396; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 7314359; Consumed Joules: 446.43; Watts: 74.33; Thermal headroom below TjMax: 50
S1; Consumed DRAM energy units: 1737649; Consumed DRAM Joules: 26.59; DRAM Watts: 4.43
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 6ac0
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.03   1.31   0.02    0.85     124 K    950 K    0.87    0.35    0.00    0.00     9576       14        2     71
   1    1     0.04   0.03   1.20    1.20      32 M     38 M    0.15    0.23    0.09    0.10     3472     4202        1     55
   2    0     0.03   1.48   0.02    0.90      81 K    716 K    0.89    0.41    0.00    0.00     6384        9        1     69
   3    1     0.04   0.03   1.20    1.20      31 M     37 M    0.17    0.24    0.08    0.10     3976     4183       10     55
   4    0     0.05   1.60   0.03    0.97      49 K    659 K    0.92    0.57    0.00    0.00     6552        8        1     70
   5    1     0.06   0.05   1.20    1.20      30 M     36 M    0.17    0.26    0.05    0.06     2128     3824       18     55
   6    0     0.02   1.57   0.01    0.74      51 K    351 K    0.85    0.33    0.00    0.00     2072       20        1     70
   7    1     0.04   0.04   1.05    1.20      23 M     29 M    0.21    0.24    0.06    0.08     1624     3945        1     55
   8    0     0.00   0.72   0.01    0.60      32 K    273 K    0.88    0.31    0.00    0.01     1064        1        0     69
   9    1     0.05   0.41   0.11    0.60    1287 K   2207 K    0.42    0.30    0.00    0.00       56      190        1     56
  10    0     0.00   0.72   0.01    0.60      33 K    253 K    0.87    0.38    0.00    0.01     2352        9        1     68
  11    1     0.03   0.02   1.20    1.20      35 M     41 M    0.13    0.20    0.14    0.16     2184     2838        0     54
  12    0     0.00   0.54   0.00    0.60      14 K    170 K    0.92    0.27    0.00    0.01      280        1        0     70
  13    1     0.06   0.05   1.20    1.20      32 M     38 M    0.16    0.26    0.06    0.07     1456     2679       34     53
  14    0     0.00   0.60   0.00    0.60      16 K    171 K    0.91    0.28    0.00    0.01      560        1        0     70
  15    1     0.03   0.03   1.20    1.20      34 M     40 M    0.14    0.22    0.10    0.12     2520     2969        1     54
  16    0     0.00   0.52   0.01    0.60      88 K    825 K    0.89    0.13    0.00    0.02      392        2        0     70
  17    1     0.04   0.05   0.99    1.20      22 M     28 M    0.20    0.24    0.05    0.06     1680     3668       33     54
  18    0     0.00   0.58   0.01    0.60      86 K    824 K    0.90    0.09    0.00    0.02     1344        3        2     71
  19    1     0.08   0.07   1.20    1.20      26 M     33 M    0.23    0.30    0.03    0.04     3584     4519        1     56
  20    0     0.00   0.48   0.01    0.60     116 K   1130 K    0.90    0.08    0.00    0.03      560        3        2     71
  21    1     0.04   0.04   0.96    1.20      21 M     26 M    0.22    0.25    0.05    0.07     3416     3843        3     56
  22    0     0.00   0.45   0.00    0.60      40 K    427 K    0.90    0.11    0.00    0.02      672        1        0     71
  23    1     0.03   0.03   1.03    1.20      23 M     29 M    0.20    0.22    0.07    0.09     2128     4151        1     56
  24    0     0.00   0.39   0.00    0.60      20 K    230 K    0.91    0.13    0.00    0.02      448        1        0     71
  25    1     0.05   0.05   1.11    1.20      24 M     31 M    0.21    0.27    0.05    0.06     2856     4656        0     55
  26    0     0.00   0.52   0.00    0.60      10 K    147 K    0.93    0.26    0.00    0.01     1176        1        0     70
  27    1     0.04   0.04   1.20    1.20      33 M     39 M    0.15    0.25    0.07    0.09     1736     2452        2     56
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.01   1.13   0.01    0.75     767 K   7133 K    0.89    0.29    0.00    0.00    33432       74        9     62
 SKT    1     0.05   0.04   1.06    1.19     373 M    454 M    0.18    0.24    0.06    0.07    32816    48119      106     50
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.03   0.05   0.54    1.18     374 M    461 M    0.19    0.24    0.05    0.06     N/A     N/A     N/A      N/A

 Instructions retired: 7945 M ; Active cycles:  150 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 45.18 %

 C1 core residency: 7.49 %; C3 core residency: 0.49 %; C6 core residency: 46.85 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.05 => corresponds to 1.32 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.03 => corresponds to 0.71 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0     5020 M   5019 M   |    5%     5%   
 SKT    1     4967 M   4969 M   |    5%     5%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   19 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.22     0.11     205.54       8.76         193.59
 SKT   1    48.85    32.38     374.80      22.11         401.53
---------------------------------------------------------------------------------------------------------------
       *    49.07    32.49     580.34      30.87         401.41
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm1/tcp_bi_s1_nL_p2/4.14.0-unsafe>
 in collect mem bw
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 6c98
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s):  9757.04 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  6484.31 --|
|-- Mem Ch  2: Reads (MB/s):    44.53 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):    20.21 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :    44.53 --||-- NODE 1 Mem Read (MB/s) :  9757.04 --|
|-- NODE 0 Mem Write(MB/s) :    20.21 --||-- NODE 1 Mem Write(MB/s) :  6484.31 --|
|-- NODE 0 P. Write (T/s):      31203 --||-- NODE 1 P. Write (T/s):     160248 --|
|-- NODE 0 Memory (MB/s):       64.75 --||-- NODE 1 Memory (MB/s):    16241.35 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):       9801.57                --|
            |--                System Write Throughput(MB/s):       6504.53                --|
            |--               System Memory Throughput(MB/s):      16306.09                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 6dce
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0      17 K       456    3764 K  1526 K     24      36     588  
 1      56 M        15 K    18 M   131 M     54 M    36     640 K
-----------------------------------------------------------------------
 *      56 M        15 K    22 M   132 M     54 M    72     640 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 23.05        Core1: 175.63        
Core2: 24.97        Core3: 168.44        
Core4: 22.26        Core5: 172.05        
Core6: 24.65        Core7: 130.83        
Core8: 21.90        Core9: 85.09        
Core10: 21.43        Core11: 195.47        
Core12: 21.10        Core13: 196.42        
Core14: 13.22        Core15: 183.83        
Core16: 23.29        Core17: 136.24        
Core18: 23.96        Core19: 146.23        
Core20: 19.80        Core21: 145.98        
Core22: 17.53        Core23: 126.67        
Core24: 24.68        Core25: 146.09        
Core26: 25.14        Core27: 196.69        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.81
Socket1: 165.73
DDR read Latency(ns)
Socket0: 63236.65
Socket1: 229.44


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 10.88        Core1: 177.25        
Core2: 19.23        Core3: 169.83        
Core4: 20.81        Core5: 174.16        
Core6: 18.07        Core7: 122.02        
Core8: 21.09        Core9: 83.74        
Core10: 21.61        Core11: 196.34        
Core12: 20.99        Core13: 197.64        
Core14: 13.99        Core15: 184.97        
Core16: 20.92        Core17: 138.82        
Core18: 19.95        Core19: 143.65        
Core20: 20.05        Core21: 149.56        
Core22: 20.02        Core23: 136.64        
Core24: 24.53        Core25: 147.28        
Core26: 22.83        Core27: 197.54        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 17.09
Socket1: 166.87
DDR read Latency(ns)
Socket0: 62695.43
Socket1: 235.73
irq_total: 141367.555197663
cpu_total: 44.83
cpu_0: 2.20
cpu_1: 100.00
cpu_2: 2.13
cpu_3: 100.00
cpu_4: 1.13
cpu_5: 100.00
cpu_6: 1.60
cpu_7: 95.08
cpu_8: 0.67
cpu_9: 10.38
cpu_10: 1.46
cpu_11: 100.00
cpu_12: 0.60
cpu_13: 100.00
cpu_14: 0.93
cpu_15: 100.00
cpu_16: 0.40
cpu_17: 96.67
cpu_18: 0.47
cpu_19: 88.76
cpu_20: 0.20
cpu_21: 74.58
cpu_22: 0.33
cpu_23: 93.55
cpu_24: 0.60
cpu_25: 83.17
cpu_26: 0.60
cpu_27: 100.00
enp130s0f0_rx_packets: 170634
enp130s0f1_rx_packets: 266523
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 0
Total_rx_packets: 437157
enp130s0f0_rx_bytes_phy: 1284031585
enp130s0f1_rx_bytes_phy: 2130220408
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 0
Total_rx_bytes_phy: 3414251993
enp130s0f0_tx_bytes: 1808668211
enp130s0f1_tx_bytes: 1722990160
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 0
Total_tx_bytes: 3531658371
enp130s0f0_tx_packets: 208891
enp130s0f1_tx_packets: 205616
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 0
Total_tx_packets: 414507
enp130s0f0_rx_bytes: 1275566381
enp130s0f1_rx_bytes: 2116318093
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 0
Total_rx_bytes: 3391884474
enp130s0f0_tx_bytes_phy: 1810228652
enp130s0f1_tx_bytes_phy: 1725066922
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 0
Total_tx_bytes_phy: 3535295574
enp130s0f0_tx_packets_phy: 219938
enp130s0f1_tx_packets_phy: 224898
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 0
Total_tx_packets_phy: 444836
enp130s0f0_rx_packets_phy: 170628
enp130s0f1_rx_packets_phy: 266505
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 0
Total_rx_packets_phy: 437133


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 16.69        Core1: 174.20        
Core2: 18.06        Core3: 173.00        
Core4: 22.65        Core5: 174.37        
Core6: 15.74        Core7: 136.58        
Core8: 18.98        Core9: 86.21        
Core10: 10.32        Core11: 195.10        
Core12: 20.99        Core13: 196.29        
Core14: 20.84        Core15: 183.75        
Core16: 20.55        Core17: 140.30        
Core18: 21.16        Core19: 138.44        
Core20: 20.58        Core21: 144.92        
Core22: 19.63        Core23: 132.92        
Core24: 23.97        Core25: 145.69        
Core26: 24.08        Core27: 194.91        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 17.58
Socket1: 166.45
DDR read Latency(ns)
Socket0: 60398.13
Socket1: 235.91


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.94        Core1: 174.49        
Core2: 25.10        Core3: 168.78        
Core4: 22.86        Core5: 172.86        
Core6: 9.99        Core7: 130.23        
Core8: 17.99        Core9: 86.94        
Core10: 12.34        Core11: 194.22        
Core12: 19.18        Core13: 197.53        
Core14: 22.31        Core15: 184.00        
Core16: 20.73        Core17: 140.13        
Core18: 20.38        Core19: 141.37        
Core20: 18.83        Core21: 141.85        
Core22: 18.81        Core23: 131.21        
Core24: 19.66        Core25: 148.48        
Core26: 24.13        Core27: 195.99        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 17.56
Socket1: 165.96
DDR read Latency(ns)
Socket0: 63075.21
Socket1: 232.86


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 25.24        Core1: 175.31        
Core2: 22.84        Core3: 168.69        
Core4: 22.13        Core5: 174.47        
Core6: 12.60        Core7: 127.78        
Core8: 17.76        Core9: 87.53        
Core10: 19.37        Core11: 194.45        
Core12: 10.78        Core13: 197.42        
Core14: 18.34        Core15: 183.25        
Core16: 21.04        Core17: 140.27        
Core18: 20.71        Core19: 145.42        
Core20: 20.31        Core21: 146.68        
Core22: 18.28        Core23: 133.34        
Core24: 18.51        Core25: 145.18        
Core26: 23.19        Core27: 196.05        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 17.57
Socket1: 166.40
DDR read Latency(ns)
Socket0: 62259.03
Socket1: 232.83


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.34        Core1: 174.77        
Core2: 23.25        Core3: 168.76        
Core4: 22.25        Core5: 172.73        
Core6: 20.96        Core7: 130.63        
Core8: 9.81        Core9: 85.58        
Core10: 25.40        Core11: 193.97        
Core12: 12.74        Core13: 196.88        
Core14: 17.86        Core15: 182.04        
Core16: 21.33        Core17: 140.57        
Core18: 21.35        Core19: 142.25        
Core20: 20.70        Core21: 144.86        
Core22: 24.77        Core23: 134.67        
Core24: 21.63        Core25: 145.95        
Core26: 25.64        Core27: 195.05        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.51
Socket1: 165.97
DDR read Latency(ns)
Socket0: 64249.84
Socket1: 231.43
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 
0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 28746
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6006 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14425184846; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14425200974; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7212603663; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7212603663; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7212687079; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7212687079; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6010561793; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4039728; Consumed Joules: 246.57; Watts: 41.05; Thermal headroom below TjMax: 62
S0; Consumed DRAM energy units: 686730; Consumed DRAM Joules: 10.51; DRAM Watts: 1.75
S1P0; QPIClocks: 14425202322; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14425207390; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7212699637; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7212699637; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7212613570; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7212613570; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6008120687; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 7332230; Consumed Joules: 447.52; Watts: 74.51; Thermal headroom below TjMax: 50
S1; Consumed DRAM energy units: 1734158; Consumed DRAM Joules: 26.53; DRAM Watts: 4.42
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 717f
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.43   0.01    0.60     123 K    829 K    0.85    0.10    0.00    0.02     2800        2        2     70
   1    1     0.03   0.03   1.20    1.20      31 M     37 M    0.16    0.22    0.09    0.11     3304     4345        0     55
   2    0     0.00   0.48   0.00    0.60      64 K    378 K    0.83    0.10    0.00    0.02     2408        5        0     69
   3    1     0.05   0.04   1.20    1.20      30 M     36 M    0.18    0.24    0.06    0.08     3640     3916        4     55
   4    0     0.00   0.38   0.00    0.60      10 K    153 K    0.93    0.19    0.00    0.01      616        1        0     71
   5    1     0.04   0.04   1.20    1.20      31 M     37 M    0.16    0.23    0.07    0.09     2744     4227        1     55
   6    0     0.00   0.37   0.00    0.60      10 K    125 K    0.92    0.17    0.00    0.01      504        0        0     70
   7    1     0.06   0.06   1.14    1.20      23 M     30 M    0.24    0.29    0.04    0.05     3080     4168       98     54
   8    0     0.04   1.81   0.02    0.95      40 K    464 K    0.91    0.54    0.00    0.00     6664        8        2     69
   9    1     0.04   0.39   0.10    0.60    1009 K   1660 K    0.39    0.37    0.00    0.00      280      121        0     57
  10    0     0.03   1.61   0.02    0.96      34 K    470 K    0.93    0.52    0.00    0.00     5320        8        2     69
  11    1     0.04   0.03   1.20    1.20      33 M     39 M    0.15    0.22    0.08    0.10     1400     2841       22     54
  12    0     0.03   1.61   0.02    0.97      36 K    452 K    0.92    0.54    0.00    0.00     5096        8        1     70
  13    1     0.03   0.03   1.20    1.20      34 M     40 M    0.14    0.21    0.10    0.12     1400     2874       18     54
  14    0     0.00   0.74   0.01    0.60      25 K    249 K    0.90    0.35    0.00    0.01      672        1        1     70
  15    1     0.07   0.05   1.20    1.20      31 M     37 M    0.16    0.28    0.05    0.06     1904     2665        7     54
  16    0     0.02   1.32   0.01    0.87      33 K    436 K    0.92    0.52    0.00    0.00     4984        5        0     71
  17    1     0.08   0.07   1.17    1.20      24 M     31 M    0.22    0.29    0.03    0.04     2912     4065       86     54
  18    0     0.00   0.70   0.00    0.60      16 K    201 K    0.92    0.35    0.00    0.01      392        1        0     71
  19    1     0.04   0.04   1.07    1.20      24 M     30 M    0.20    0.23    0.06    0.08     3136     4888        0     55
  20    0     0.01   0.49   0.01    0.60     131 K   1302 K    0.90    0.08    0.00    0.03      168        3        1     71
  21    1     0.03   0.03   0.90    1.20      20 M     25 M    0.20    0.22    0.07    0.09     1904     4044        2     56
  22    0     0.00   0.52   0.01    0.60      99 K    970 K    0.90    0.08    0.00    0.02      392        3        1     70
  23    1     0.05   0.05   1.13    1.20      24 M     31 M    0.22    0.27    0.05    0.06     2688     4508       46     55
  24    0     0.00   0.72   0.01    0.60      34 K    361 K    0.90    0.23    0.00    0.01     1680        2        0     71
  25    1     0.04   0.04   0.99    1.20      22 M     27 M    0.19    0.24    0.06    0.08     4088     4471        2     55
  26    0     0.00   0.54   0.01    0.60      63 K    677 K    0.91    0.11    0.00    0.02     1176        3        0     70
  27    1     0.03   0.02   1.20    1.20      34 M     40 M    0.13    0.21    0.13    0.15     2128     3046        0     56
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.01   1.14   0.01    0.75     725 K   7073 K    0.90    0.29    0.00    0.00    32872       50        7     62
 SKT    1     0.04   0.04   1.06    1.19     368 M    449 M    0.18    0.24    0.06    0.07    34608    50179      285     50
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.03   0.05   0.54    1.19     369 M    456 M    0.19    0.24    0.05    0.06     N/A     N/A     N/A      N/A

 Instructions retired: 7873 M ; Active cycles:  151 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 45.22 %

 C1 core residency: 7.82 %; C3 core residency: 0.33 %; C6 core residency: 46.62 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.05 => corresponds to 1.30 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.03 => corresponds to 0.70 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0     5032 M   5036 M   |    5%     5%   
 SKT    1     4979 M   4981 M   |    5%     5%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   20 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.23     0.11     206.20       8.77         204.27
 SKT   1    48.92    32.49     376.50      22.18         401.99
---------------------------------------------------------------------------------------------------------------
       *    49.15    32.59     582.70      30.95         401.80
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
