0.7
2020.2
Jun 10 2021
20:04:57
E:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/IP_Core_Based/TN_32bit/STN_32bit/vivado/sysgen_STN/sysgen_STN.ip_user_files/ipstatic/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd,1670047318,vhdl,E:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/IP_Core_Based/TN_32bit/STN_32bit/vivado/sysgen_STN/sysgen_STN.ip_user_files/ipstatic/hdl/xbip_dsp48_addsub_v3_0_vh_rfs.vhd,,,xbip_dsp48_wrapper_v3_0_4;xbip_dsp48_wrapper_v3_0_4_pkg;xbip_dsp48a1_wrapper_v3_0;xbip_dsp48a_wrapper_v3_0;xbip_dsp48e1_wrapper_v3_0;xbip_dsp48e2_wrapper_v3_0;xbip_dsp48e_wrapper_v3_0;xbip_dsp58e5_wrapper_v3_0,,,,,,,,
