#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x28c4da0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x28c4f30 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0x28d1230 .functor NOT 1, L_0x28fc570, C4<0>, C4<0>, C4<0>;
L_0x28fc2d0 .functor XOR 1, L_0x28fc170, L_0x28fc230, C4<0>, C4<0>;
L_0x28fc460 .functor XOR 1, L_0x28fc2d0, L_0x28fc390, C4<0>, C4<0>;
v0x28f8000_0 .net *"_ivl_10", 0 0, L_0x28fc390;  1 drivers
v0x28f8100_0 .net *"_ivl_12", 0 0, L_0x28fc460;  1 drivers
v0x28f81e0_0 .net *"_ivl_2", 0 0, L_0x28f9fb0;  1 drivers
v0x28f82a0_0 .net *"_ivl_4", 0 0, L_0x28fc170;  1 drivers
v0x28f8380_0 .net *"_ivl_6", 0 0, L_0x28fc230;  1 drivers
v0x28f84b0_0 .net *"_ivl_8", 0 0, L_0x28fc2d0;  1 drivers
v0x28f8590_0 .net "a", 0 0, v0x28f4b40_0;  1 drivers
v0x28f8630_0 .net "b", 0 0, v0x28f4be0_0;  1 drivers
v0x28f86d0_0 .net "c", 0 0, v0x28f4c80_0;  1 drivers
v0x28f8770_0 .var "clk", 0 0;
v0x28f8810_0 .net "d", 0 0, v0x28f4dc0_0;  1 drivers
v0x28f88b0_0 .net "q_dut", 0 0, L_0x28fc010;  1 drivers
v0x28f8950_0 .net "q_ref", 0 0, L_0x28f8ff0;  1 drivers
v0x28f89f0_0 .var/2u "stats1", 159 0;
v0x28f8a90_0 .var/2u "strobe", 0 0;
v0x28f8b30_0 .net "tb_match", 0 0, L_0x28fc570;  1 drivers
v0x28f8bf0_0 .net "tb_mismatch", 0 0, L_0x28d1230;  1 drivers
v0x28f8cb0_0 .net "wavedrom_enable", 0 0, v0x28f4eb0_0;  1 drivers
v0x28f8d50_0 .net "wavedrom_title", 511 0, v0x28f4f50_0;  1 drivers
L_0x28f9fb0 .concat [ 1 0 0 0], L_0x28f8ff0;
L_0x28fc170 .concat [ 1 0 0 0], L_0x28f8ff0;
L_0x28fc230 .concat [ 1 0 0 0], L_0x28fc010;
L_0x28fc390 .concat [ 1 0 0 0], L_0x28f8ff0;
L_0x28fc570 .cmp/eeq 1, L_0x28f9fb0, L_0x28fc460;
S_0x28c50c0 .scope module, "good1" "reference_module" 3 97, 3 4 0, S_0x28c4f30;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x28b0ea0 .functor NOT 1, v0x28f4b40_0, C4<0>, C4<0>, C4<0>;
L_0x28c5820 .functor XOR 1, L_0x28b0ea0, v0x28f4be0_0, C4<0>, C4<0>;
L_0x28d12a0 .functor XOR 1, L_0x28c5820, v0x28f4c80_0, C4<0>, C4<0>;
L_0x28f8ff0 .functor XOR 1, L_0x28d12a0, v0x28f4dc0_0, C4<0>, C4<0>;
v0x28d14a0_0 .net *"_ivl_0", 0 0, L_0x28b0ea0;  1 drivers
v0x28d1540_0 .net *"_ivl_2", 0 0, L_0x28c5820;  1 drivers
v0x28b0ff0_0 .net *"_ivl_4", 0 0, L_0x28d12a0;  1 drivers
v0x28b1090_0 .net "a", 0 0, v0x28f4b40_0;  alias, 1 drivers
v0x28f3f00_0 .net "b", 0 0, v0x28f4be0_0;  alias, 1 drivers
v0x28f4010_0 .net "c", 0 0, v0x28f4c80_0;  alias, 1 drivers
v0x28f40d0_0 .net "d", 0 0, v0x28f4dc0_0;  alias, 1 drivers
v0x28f4190_0 .net "q", 0 0, L_0x28f8ff0;  alias, 1 drivers
S_0x28f42f0 .scope module, "stim1" "stimulus_gen" 3 90, 3 17 0, S_0x28c4f30;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x28f4b40_0 .var "a", 0 0;
v0x28f4be0_0 .var "b", 0 0;
v0x28f4c80_0 .var "c", 0 0;
v0x28f4d20_0 .net "clk", 0 0, v0x28f8770_0;  1 drivers
v0x28f4dc0_0 .var "d", 0 0;
v0x28f4eb0_0 .var "wavedrom_enable", 0 0;
v0x28f4f50_0 .var "wavedrom_title", 511 0;
E_0x28bfd00/0 .event negedge, v0x28f4d20_0;
E_0x28bfd00/1 .event posedge, v0x28f4d20_0;
E_0x28bfd00 .event/or E_0x28bfd00/0, E_0x28bfd00/1;
E_0x28bff50 .event posedge, v0x28f4d20_0;
E_0x28a99f0 .event negedge, v0x28f4d20_0;
S_0x28f4640 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x28f42f0;
 .timescale -12 -12;
v0x28f4840_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x28f4940 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x28f42f0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x28f50b0 .scope module, "top_module1" "top_module" 3 104, 4 1 0, S_0x28c4f30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x28f9120 .functor NOT 1, v0x28f4b40_0, C4<0>, C4<0>, C4<0>;
L_0x28f9190 .functor NOT 1, v0x28f4be0_0, C4<0>, C4<0>, C4<0>;
L_0x28f9220 .functor AND 1, L_0x28f9120, L_0x28f9190, C4<1>, C4<1>;
L_0x28f92e0 .functor NOT 1, v0x28f4c80_0, C4<0>, C4<0>, C4<0>;
L_0x28f9380 .functor AND 1, L_0x28f9220, L_0x28f92e0, C4<1>, C4<1>;
L_0x28f9490 .functor NOT 1, v0x28f4dc0_0, C4<0>, C4<0>, C4<0>;
L_0x28f9540 .functor AND 1, L_0x28f9380, L_0x28f9490, C4<1>, C4<1>;
L_0x28f9650 .functor NOT 1, v0x28f4b40_0, C4<0>, C4<0>, C4<0>;
L_0x28f9710 .functor NOT 1, v0x28f4be0_0, C4<0>, C4<0>, C4<0>;
L_0x28f9780 .functor AND 1, L_0x28f9650, L_0x28f9710, C4<1>, C4<1>;
L_0x28f98f0 .functor AND 1, L_0x28f9780, v0x28f4c80_0, C4<1>, C4<1>;
L_0x28f9960 .functor AND 1, L_0x28f98f0, v0x28f4dc0_0, C4<1>, C4<1>;
L_0x28f9a90 .functor OR 1, L_0x28f9540, L_0x28f9960, C4<0>, C4<0>;
L_0x28f9ba0 .functor NOT 1, v0x28f4b40_0, C4<0>, C4<0>, C4<0>;
L_0x28f9a20 .functor AND 1, L_0x28f9ba0, v0x28f4be0_0, C4<1>, C4<1>;
L_0x28f9ce0 .functor AND 1, L_0x28f9a20, v0x28f4c80_0, C4<1>, C4<1>;
L_0x28f9e30 .functor NOT 1, v0x28f4dc0_0, C4<0>, C4<0>, C4<0>;
L_0x28f9ea0 .functor AND 1, L_0x28f9ce0, L_0x28f9e30, C4<1>, C4<1>;
L_0x28fa050 .functor OR 1, L_0x28f9a90, L_0x28f9ea0, C4<0>, C4<0>;
L_0x28fa160 .functor NOT 1, v0x28f4b40_0, C4<0>, C4<0>, C4<0>;
L_0x28fa390 .functor AND 1, L_0x28fa160, v0x28f4be0_0, C4<1>, C4<1>;
L_0x28fa560 .functor NOT 1, v0x28f4c80_0, C4<0>, C4<0>, C4<0>;
L_0x28fa7a0 .functor AND 1, L_0x28fa390, L_0x28fa560, C4<1>, C4<1>;
L_0x28fa8b0 .functor AND 1, L_0x28fa7a0, v0x28f4dc0_0, C4<1>, C4<1>;
L_0x28fab50 .functor OR 1, L_0x28fa050, L_0x28fa8b0, C4<0>, C4<0>;
L_0x28fac60 .functor AND 1, v0x28f4b40_0, v0x28f4be0_0, C4<1>, C4<1>;
L_0x28fadb0 .functor NOT 1, v0x28f4c80_0, C4<0>, C4<0>, C4<0>;
L_0x28fae20 .functor AND 1, L_0x28fac60, L_0x28fadb0, C4<1>, C4<1>;
L_0x28fb020 .functor NOT 1, v0x28f4dc0_0, C4<0>, C4<0>, C4<0>;
L_0x28fb090 .functor AND 1, L_0x28fae20, L_0x28fb020, C4<1>, C4<1>;
L_0x28fb2a0 .functor OR 1, L_0x28fab50, L_0x28fb090, C4<0>, C4<0>;
L_0x28fb3b0 .functor NOT 1, v0x28f4be0_0, C4<0>, C4<0>, C4<0>;
L_0x28fb530 .functor AND 1, v0x28f4b40_0, L_0x28fb3b0, C4<1>, C4<1>;
L_0x28fb5f0 .functor AND 1, L_0x28fb530, v0x28f4c80_0, C4<1>, C4<1>;
L_0x28fb7d0 .functor NOT 1, v0x28f4dc0_0, C4<0>, C4<0>, C4<0>;
L_0x28fb840 .functor AND 1, L_0x28fb5f0, L_0x28fb7d0, C4<1>, C4<1>;
L_0x28fba80 .functor OR 1, L_0x28fb2a0, L_0x28fb840, C4<0>, C4<0>;
L_0x28fbb90 .functor AND 1, v0x28f4b40_0, v0x28f4be0_0, C4<1>, C4<1>;
L_0x28fbd40 .functor AND 1, L_0x28fbb90, v0x28f4c80_0, C4<1>, C4<1>;
L_0x28fbe00 .functor AND 1, L_0x28fbd40, v0x28f4dc0_0, C4<1>, C4<1>;
L_0x28fc010 .functor OR 1, L_0x28fba80, L_0x28fbe00, C4<0>, C4<0>;
v0x28f53a0_0 .net *"_ivl_0", 0 0, L_0x28f9120;  1 drivers
v0x28f5480_0 .net *"_ivl_10", 0 0, L_0x28f9490;  1 drivers
v0x28f5560_0 .net *"_ivl_12", 0 0, L_0x28f9540;  1 drivers
v0x28f5650_0 .net *"_ivl_14", 0 0, L_0x28f9650;  1 drivers
v0x28f5730_0 .net *"_ivl_16", 0 0, L_0x28f9710;  1 drivers
v0x28f5860_0 .net *"_ivl_18", 0 0, L_0x28f9780;  1 drivers
v0x28f5940_0 .net *"_ivl_2", 0 0, L_0x28f9190;  1 drivers
v0x28f5a20_0 .net *"_ivl_20", 0 0, L_0x28f98f0;  1 drivers
v0x28f5b00_0 .net *"_ivl_22", 0 0, L_0x28f9960;  1 drivers
v0x28f5be0_0 .net *"_ivl_24", 0 0, L_0x28f9a90;  1 drivers
v0x28f5cc0_0 .net *"_ivl_26", 0 0, L_0x28f9ba0;  1 drivers
v0x28f5da0_0 .net *"_ivl_28", 0 0, L_0x28f9a20;  1 drivers
v0x28f5e80_0 .net *"_ivl_30", 0 0, L_0x28f9ce0;  1 drivers
v0x28f5f60_0 .net *"_ivl_32", 0 0, L_0x28f9e30;  1 drivers
v0x28f6040_0 .net *"_ivl_34", 0 0, L_0x28f9ea0;  1 drivers
v0x28f6120_0 .net *"_ivl_36", 0 0, L_0x28fa050;  1 drivers
v0x28f6200_0 .net *"_ivl_38", 0 0, L_0x28fa160;  1 drivers
v0x28f62e0_0 .net *"_ivl_4", 0 0, L_0x28f9220;  1 drivers
v0x28f63c0_0 .net *"_ivl_40", 0 0, L_0x28fa390;  1 drivers
v0x28f64a0_0 .net *"_ivl_42", 0 0, L_0x28fa560;  1 drivers
v0x28f6580_0 .net *"_ivl_44", 0 0, L_0x28fa7a0;  1 drivers
v0x28f6660_0 .net *"_ivl_46", 0 0, L_0x28fa8b0;  1 drivers
v0x28f6740_0 .net *"_ivl_48", 0 0, L_0x28fab50;  1 drivers
v0x28f6820_0 .net *"_ivl_50", 0 0, L_0x28fac60;  1 drivers
v0x28f6900_0 .net *"_ivl_52", 0 0, L_0x28fadb0;  1 drivers
v0x28f69e0_0 .net *"_ivl_54", 0 0, L_0x28fae20;  1 drivers
v0x28f6ac0_0 .net *"_ivl_56", 0 0, L_0x28fb020;  1 drivers
v0x28f6ba0_0 .net *"_ivl_58", 0 0, L_0x28fb090;  1 drivers
v0x28f6c80_0 .net *"_ivl_6", 0 0, L_0x28f92e0;  1 drivers
v0x28f6d60_0 .net *"_ivl_60", 0 0, L_0x28fb2a0;  1 drivers
v0x28f6e40_0 .net *"_ivl_62", 0 0, L_0x28fb3b0;  1 drivers
v0x28f6f20_0 .net *"_ivl_64", 0 0, L_0x28fb530;  1 drivers
v0x28f7000_0 .net *"_ivl_66", 0 0, L_0x28fb5f0;  1 drivers
v0x28f72f0_0 .net *"_ivl_68", 0 0, L_0x28fb7d0;  1 drivers
v0x28f73d0_0 .net *"_ivl_70", 0 0, L_0x28fb840;  1 drivers
v0x28f74b0_0 .net *"_ivl_72", 0 0, L_0x28fba80;  1 drivers
v0x28f7590_0 .net *"_ivl_74", 0 0, L_0x28fbb90;  1 drivers
v0x28f7670_0 .net *"_ivl_76", 0 0, L_0x28fbd40;  1 drivers
v0x28f7750_0 .net *"_ivl_78", 0 0, L_0x28fbe00;  1 drivers
v0x28f7830_0 .net *"_ivl_8", 0 0, L_0x28f9380;  1 drivers
v0x28f7910_0 .net "a", 0 0, v0x28f4b40_0;  alias, 1 drivers
v0x28f79b0_0 .net "b", 0 0, v0x28f4be0_0;  alias, 1 drivers
v0x28f7aa0_0 .net "c", 0 0, v0x28f4c80_0;  alias, 1 drivers
v0x28f7b90_0 .net "d", 0 0, v0x28f4dc0_0;  alias, 1 drivers
v0x28f7c80_0 .net "q", 0 0, L_0x28fc010;  alias, 1 drivers
S_0x28f7de0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 113, 3 113 0, S_0x28c4f30;
 .timescale -12 -12;
E_0x28bfaa0 .event anyedge, v0x28f8a90_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x28f8a90_0;
    %nor/r;
    %assign/vec4 v0x28f8a90_0, 0;
    %wait E_0x28bfaa0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x28f42f0;
T_3 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x28f4dc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28f4c80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28f4be0_0, 0;
    %assign/vec4 v0x28f4b40_0, 0;
    %wait E_0x28a99f0;
    %wait E_0x28bff50;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x28f4dc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28f4c80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28f4be0_0, 0;
    %assign/vec4 v0x28f4b40_0, 0;
    %pushi/vec4 18, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x28bfd00;
    %load/vec4 v0x28f4b40_0;
    %load/vec4 v0x28f4be0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x28f4c80_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x28f4dc0_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x28f4dc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28f4c80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28f4be0_0, 0;
    %assign/vec4 v0x28f4b40_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x28f4940;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x28bfd00;
    %vpi_func 3 46 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x28f4dc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28f4c80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28f4be0_0, 0;
    %assign/vec4 v0x28f4b40_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x28c4f30;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x28f8770_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x28f8a90_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x28c4f30;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x28f8770_0;
    %inv;
    %store/vec4 v0x28f8770_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x28c4f30;
T_6 ;
    %vpi_call/w 3 82 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 83 "$dumpvars", 32'sb00000000000000000000000000000001, v0x28f4d20_0, v0x28f8bf0_0, v0x28f8590_0, v0x28f8630_0, v0x28f86d0_0, v0x28f8810_0, v0x28f8950_0, v0x28f88b0_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x28c4f30;
T_7 ;
    %load/vec4 v0x28f89f0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x28f89f0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x28f89f0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 122 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "q", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 123 "$display", "Hint: Output '%s' has no mismatches.", "q" {0 0 0};
T_7.1 ;
    %load/vec4 v0x28f89f0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x28f89f0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 125 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 126 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x28f89f0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x28f89f0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x28c4f30;
T_8 ;
    %wait E_0x28bfd00;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x28f89f0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28f89f0_0, 4, 32;
    %load/vec4 v0x28f8b30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x28f89f0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28f89f0_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x28f89f0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28f89f0_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x28f8950_0;
    %load/vec4 v0x28f8950_0;
    %load/vec4 v0x28f88b0_0;
    %xor;
    %load/vec4 v0x28f8950_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x28f89f0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 142 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28f89f0_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x28f89f0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28f89f0_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/circuit2/circuit2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can55_depth0/human/circuit2/iter0/response51/top_module.sv";
