{
	"route__net": 12110,
	"route__net__special": 2,
	"route__drc_errors__iter:1": 7900,
	"route__wirelength__iter:1": 387517,
	"route__drc_errors__iter:2": 4759,
	"route__wirelength__iter:2": 384228,
	"route__drc_errors__iter:3": 4235,
	"route__wirelength__iter:3": 383379,
	"route__drc_errors__iter:4": 1051,
	"route__wirelength__iter:4": 382638,
	"route__drc_errors__iter:5": 77,
	"route__wirelength__iter:5": 382528,
	"route__drc_errors__iter:6": 0,
	"route__wirelength__iter:6": 382522,
	"route__drc_errors": 0,
	"route__wirelength": 382522,
	"route__vias": 100157,
	"route__vias__singlecut": 100157,
	"route__vias__multicut": 0,
	"design__io": 132,
	"design__die__area": 640000,
	"design__core__area": 613701,
	"design__instance__count": 21062,
	"design__instance__area": 126053,
	"design__instance__count__stdcell": 21062,
	"design__instance__area__stdcell": 126053,
	"design__instance__count__macros": 0,
	"design__instance__area__macros": 0,
	"design__instance__utilization": 0.205399,
	"design__instance__utilization__stdcell": 0.205399,
	"design__instance__count__class:fill_cell": 572,
	"design__instance__count__class:tap_cell": 8784,
	"design__instance__count__class:antenna_cell": 181,
	"design__instance__count__class:clock_buffer": 78,
	"design__instance__count__class:timing_repair_buffer": 1348,
	"design__instance__count__class:inverter": 178,
	"design__instance__count__class:clock_inverter": 38,
	"design__instance__count__class:sequential_cell": 450,
	"design__instance__count__class:multi_input_combinational_cell": 10005,
	"flow__warnings__count": 10,
	"flow__errors__count": 0
}