<profile>

<section name = "Vitis HLS Report for 'SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_189_6'" level="0">
<item name = "Date">Sun Nov  3 13:42:11 2024
</item>
<item name = "Version">2023.2 (Build 4023990 on Oct 11 2023)</item>
<item name = "Project">LeNet_wrapper</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.162 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, ?, ?, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_189_6">?, ?, 2, 1, 1, ?, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 84, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 54, -</column>
<column name="Register">-, -, 35, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="i_12_fu_68_p2">+, 0, 0, 39, 32, 1</column>
<column name="ap_block_pp0_stage0_01001">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln189_fu_62_p2">icmp, 0, 0, 39, 32, 32</column>
<column name="ap_block_state2_pp0_stage0_iter1">or, 0, 0, 2, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_i">9, 2, 32, 64</column>
<column name="connect_0_blk_n">9, 2, 1, 2</column>
<column name="connect_1_blk_n">9, 2, 1, 2</column>
<column name="i_10_fu_30">9, 2, 32, 64</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="i_10_fu_30">32, 0, 32, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, SCIG&lt;5u, 1u, 28u, 20u, 24u, 0u&gt;_Pipeline_VITIS_LOOP_189_6, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, SCIG&lt;5u, 1u, 28u, 20u, 24u, 0u&gt;_Pipeline_VITIS_LOOP_189_6, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, SCIG&lt;5u, 1u, 28u, 20u, 24u, 0u&gt;_Pipeline_VITIS_LOOP_189_6, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, SCIG&lt;5u, 1u, 28u, 20u, 24u, 0u&gt;_Pipeline_VITIS_LOOP_189_6, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, SCIG&lt;5u, 1u, 28u, 20u, 24u, 0u&gt;_Pipeline_VITIS_LOOP_189_6, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, SCIG&lt;5u, 1u, 28u, 20u, 24u, 0u&gt;_Pipeline_VITIS_LOOP_189_6, return value</column>
<column name="connect_0_dout">in, 32, ap_fifo, connect_0, pointer</column>
<column name="connect_0_num_data_valid">in, 7, ap_fifo, connect_0, pointer</column>
<column name="connect_0_fifo_cap">in, 7, ap_fifo, connect_0, pointer</column>
<column name="connect_0_empty_n">in, 1, ap_fifo, connect_0, pointer</column>
<column name="connect_0_read">out, 1, ap_fifo, connect_0, pointer</column>
<column name="connect_1_din">out, 32, ap_fifo, connect_1, pointer</column>
<column name="connect_1_num_data_valid">in, 7, ap_fifo, connect_1, pointer</column>
<column name="connect_1_fifo_cap">in, 7, ap_fifo, connect_1, pointer</column>
<column name="connect_1_full_n">in, 1, ap_fifo, connect_1, pointer</column>
<column name="connect_1_write">out, 1, ap_fifo, connect_1, pointer</column>
<column name="KER_bound">in, 32, ap_none, KER_bound, scalar</column>
</table>
</item>
</section>
</profile>
