<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="PLL_SYS"><title>rp2040_pac::pll_sys - Rust</title><script>if(window.location.protocol!=="file:")document.head.insertAdjacentHTML("beforeend","SourceSerif4-Regular-6b053e98.ttf.woff2,FiraSans-Italic-81dc35de.woff2,FiraSans-Regular-0fe48ade.woff2,FiraSans-MediumItalic-ccf7e434.woff2,FiraSans-Medium-e1aa3f0a.woff2,SourceCodePro-Regular-8badfe75.ttf.woff2,SourceCodePro-Semibold-aa29a496.ttf.woff2".split(",").map(f=>`<link rel="preload" as="font" type="font/woff2"href="../../static.files/${f}">`).join(""))</script><link rel="stylesheet" href="../../static.files/normalize-9960930a.css"><link rel="stylesheet" href="../../static.files/rustdoc-ca0dd0c4.css"><meta name="rustdoc-vars" data-root-path="../../" data-static-root-path="../../static.files/" data-current-crate="rp2040_pac" data-themes="" data-resource-suffix="" data-rustdoc-version="1.93.1 (01f6ddf75 2026-02-11)" data-channel="1.93.1" data-search-js="search-9e2438ea.js" data-stringdex-js="stringdex-a3946164.js" data-settings-js="settings-c38705f0.js" ><script src="../../static.files/storage-e2aeef58.js"></script><script defer src="../sidebar-items.js"></script><script defer src="../../static.files/main-a410ff4d.js"></script><noscript><link rel="stylesheet" href="../../static.files/noscript-263c88ec.css"></noscript><link rel="alternate icon" type="image/png" href="../../static.files/favicon-32x32-eab170b8.png"><link rel="icon" type="image/svg+xml" href="../../static.files/favicon-044be391.svg"></head><body class="rustdoc mod"><!--[if lte IE 11]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><rustdoc-topbar><h2><a href="#">Module pll_sys</a></h2></rustdoc-topbar><nav class="sidebar"><div class="sidebar-crate"><h2><a href="../../rp2040_pac/index.html">rp2040_<wbr>pac</a><span class="version">0.6.0</span></h2></div><div class="sidebar-elems"><section id="rustdoc-toc"><h2 class="location"><a href="#">Module pll_sys</a></h2><h3><a href="#modules">Module Items</a></h3><ul class="block"><li><a href="#modules" title="Modules">Modules</a></li><li><a href="#structs" title="Structs">Structs</a></li><li><a href="#types" title="Type Aliases">Type Aliases</a></li></ul></section><div id="rustdoc-modnav"><h2 class="in-crate"><a href="../index.html">In crate rp2040_<wbr>pac</a></h2></div></div></nav><div class="sidebar-resizer" title="Drag to resize sidebar"></div><main><div class="width-limiter"><section id="main-content" class="content"><div class="main-heading"><div class="rustdoc-breadcrumbs"><a href="../index.html">rp2040_pac</a></div><h1>Module <span>pll_sys</span>&nbsp;<button id="copy-path" title="Copy item path to clipboard">Copy item path</button></h1><rustdoc-toolbar></rustdoc-toolbar><span class="sub-heading"><a class="src" href="../../src/rp2040_pac/pll_sys.rs.html#1-87">Source</a> </span></div><details class="toggle top-doc" open><summary class="hideme"><span>Expand description</span></summary><div class="docblock"><p>PLL_SYS</p>
</div></details><h2 id="modules" class="section-header">Modules<a href="#modules" class="anchor">ยง</a></h2><dl class="item-table"><dt><a class="mod" href="cs/index.html" title="mod rp2040_pac::pll_sys::cs">cs</a></dt><dd>Control and Status<br />
GENERAL CONSTRAINTS:<br />
Reference clock frequency min=5MHz, max=800MHz<br />
Feedback divider min=16, max=320<br />
VCO frequency min=750MHz, max=1600MHz</dd><dt><a class="mod" href="fbdiv_int/index.html" title="mod rp2040_pac::pll_sys::fbdiv_int">fbdiv_<wbr>int</a></dt><dd>Feedback divisor<br />
(note: this PLL does not support fractional division)</dd><dt><a class="mod" href="prim/index.html" title="mod rp2040_pac::pll_sys::prim">prim</a></dt><dd>Controls the PLL post dividers for the primary output<br />
(note: this PLL does not have a secondary output)<br />
the primary output is driven from VCO divided by postdiv1*postdiv2</dd><dt><a class="mod" href="pwr/index.html" title="mod rp2040_pac::pll_sys::pwr">pwr</a></dt><dd>Controls the PLL power modes.</dd></dl><h2 id="structs" class="section-header">Structs<a href="#structs" class="anchor">ยง</a></h2><dl class="item-table"><dt><a class="struct" href="struct.RegisterBlock.html" title="struct rp2040_pac::pll_sys::RegisterBlock">Register<wbr>Block</a></dt><dd>Register block</dd></dl><h2 id="types" class="section-header">Type Aliases<a href="#types" class="anchor">ยง</a></h2><dl class="item-table"><dt><a class="type" href="type.CS.html" title="type rp2040_pac::pll_sys::CS">CS</a></dt><dd>CS (rw) register accessor: Control and Status<br />
GENERAL CONSTRAINTS:<br />
Reference clock frequency min=5MHz, max=800MHz<br />
Feedback divider min=16, max=320<br />
VCO frequency min=750MHz, max=1600MHz</dd><dt><a class="type" href="type.FBDIV_INT.html" title="type rp2040_pac::pll_sys::FBDIV_INT">FBDIV_<wbr>INT</a></dt><dd>FBDIV_INT (rw) register accessor: Feedback divisor<br />
(note: this PLL does not support fractional division)</dd><dt><a class="type" href="type.PRIM.html" title="type rp2040_pac::pll_sys::PRIM">PRIM</a></dt><dd>PRIM (rw) register accessor: Controls the PLL post dividers for the primary output<br />
(note: this PLL does not have a secondary output)<br />
the primary output is driven from VCO divided by postdiv1*postdiv2</dd><dt><a class="type" href="type.PWR.html" title="type rp2040_pac::pll_sys::PWR">PWR</a></dt><dd>PWR (rw) register accessor: Controls the PLL power modes.</dd></dl></section></div></main></body></html>