INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/samsung media/project_1/project_1.srcs/sources_1/new/step.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity step
