INFO: [VRFC 10-2263] Analyzing Verilog file "T:/SVN/tapeout/2020_11_TSMC_28/SPI/FPGA/vivado/ARTY_A7_SPI_MASTER/ARTY_A7_SPI_MASTER.sim/sim_1/impl/timing/xsim/testbench_uart2spi_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC1001_MII
INFO: [VRFC 10-311] analyzing module artya7_35_spi2uart
INFO: [VRFC 10-311] analyzing module ic_bus_master
INFO: [VRFC 10-311] analyzing module syncronizer
INFO: [VRFC 10-311] analyzing module uart2spi_unit
INFO: [VRFC 10-311] analyzing module uart_rx
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-311] analyzing module uart_unit
INFO: [VRFC 10-311] analyzing module udp2spi_unit
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "T:/SVN/tapeout/2020_11_TSMC_28/SPI/FPGA/vivado/ARTY_A7_SPI_MASTER/ARTY_A7_SPI_MASTER.srcs/artya7_35_spi2uart_pkg.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "T:/SVN/tapeout/2020_11_TSMC_28/SPI/FPGA/vivado/ARTY_A7_SPI_MASTER/ARTY_A7_SPI_MASTER.srcs/ic_bus_slave.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ic_bus_slave'
INFO: [VRFC 10-163] Analyzing VHDL file "T:/SVN/tapeout/2020_11_TSMC_28/SPI/FPGA/vivado/ARTY_A7_SPI_MASTER/ARTY_A7_SPI_MASTER.srcs/sim_1/testbench_uart2spi.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'testbench_uart2spi'
