#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: pTimerToggle0.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : bctrl.sTimerToggle0_dffe_Q.QD[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Path Type : hold

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                     0.000     0.000
clock source latency                                                                   0.000     0.000
input external delay                                                                   0.000     0.000
pTimerToggle0.inpad[0] (.input)                                                        0.000     0.000
$iopadmap$test_lcd_ctrl.pTimerToggle0.I_PAD_$inp[0] (BIDIR_CELL)                       0.000     0.000
$iopadmap$test_lcd_ctrl.pTimerToggle0.I_DAT[0] (BIDIR_CELL)                           10.153    10.153
bctrl.bsampler.pTimerToggle0_LUT1_O.f_frag.FS[0] (F_FRAG)                              5.268    15.421
bctrl.bsampler.pTimerToggle0_LUT1_O.f_frag.FZ[0] (F_FRAG)                              0.698    16.119
bctrl.sTimerToggle0_dffe_Q.QD[0] (Q_FRAG)                                              5.393    21.512
data arrival time                                                                               21.512

clock bctrl.bsampler.mclk (rise edge)                                                  0.000     0.000
clock source latency                                                                   0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                       0.000     0.000
bctrl.sTimerToggle0_dffe_Q.QCK[0] (Q_FRAG)                                            20.753    20.753
clock uncertainty                                                                      0.000    20.753
cell hold time                                                                         0.571    21.324
data required time                                                                              21.324
------------------------------------------------------------------------------------------------------
data required time                                                                             -21.324
data arrival time                                                                               21.512
------------------------------------------------------------------------------------------------------
slack (MET)                                                                                      0.188


#Path 2
Startpoint: pSetButton.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : bctrl.sSetButton_dffe_Q.QD[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Path Type : hold

Point                                                                                Incr      Path
---------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                  0.000     0.000
clock source latency                                                                0.000     0.000
input external delay                                                                0.000     0.000
pSetButton.inpad[0] (.input)                                                        0.000     0.000
$iopadmap$test_lcd_ctrl.pSetButton.I_PAD_$inp[0] (BIDIR_CELL)                       0.000     0.000
$iopadmap$test_lcd_ctrl.pSetButton.I_DAT[0] (BIDIR_CELL)                           10.153    10.153
bctrl.bsampler.pSetButton_LUT1_O.f_frag.FS[0] (F_FRAG)                              6.303    16.456
bctrl.bsampler.pSetButton_LUT1_O.f_frag.FZ[0] (F_FRAG)                              0.698    17.155
bctrl.sSetButton_dffe_Q.QD[0] (Q_FRAG)                                              4.612    21.766
data arrival time                                                                            21.766

clock bctrl.bsampler.mclk (rise edge)                                               0.000     0.000
clock source latency                                                                0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
bctrl.sSetButton_dffe_Q.QCK[0] (Q_FRAG)                                            17.910    17.910
clock uncertainty                                                                   0.000    17.910
cell hold time                                                                      0.571    18.481
data required time                                                                           18.481
---------------------------------------------------------------------------------------------------
data required time                                                                          -18.481
data arrival time                                                                            21.766
---------------------------------------------------------------------------------------------------
slack (MET)                                                                                   3.286


#Path 3
Startpoint: lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_4.QZ[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Endpoint  : lcd_disp_ctrl.clk_top.d5.day_reg_del_dff_Q_4.QD[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Path Type : hold

Point                                                                               Incr      Path
--------------------------------------------------------------------------------------------------
clock bctrl.bsampler.mclk (rise edge)                                              0.000     0.000
clock source latency                                                               0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                   0.000     0.000
lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_4.QCK[0] (Q_FRAG)                         10.644    10.644
lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_4.QZ[0] (Q_FRAG) [clock-to-output]         1.393    12.037
lcd_disp_ctrl.clk_top.d5.day_reg_del_dff_Q_4.QD[0] (Q_FRAG)                       11.141    23.178
data arrival time                                                                           23.178

clock bctrl.bsampler.mclk (rise edge)                                              0.000     0.000
clock source latency                                                               0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                   0.000     0.000
lcd_disp_ctrl.clk_top.d5.day_reg_del_dff_Q_4.QCK[0] (Q_FRAG)                      19.273    19.273
clock uncertainty                                                                  0.000    19.273
cell hold time                                                                     0.571    19.844
data required time                                                                          19.844
--------------------------------------------------------------------------------------------------
data required time                                                                         -19.844
data arrival time                                                                           23.178
--------------------------------------------------------------------------------------------------
slack (MET)                                                                                  3.335


#Path 4
Startpoint: lcd_disp_ctrl.clk_top.d4.min1_dffe_Q_3.QZ[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Endpoint  : lcd_disp_ctrl.clk_top.d4.min1_dffe_Q_2.QD[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Path Type : hold

Point                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------
clock bctrl.bsampler.mclk (rise edge)                                                        0.000     0.000
clock source latency                                                                         0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                             0.000     0.000
lcd_disp_ctrl.clk_top.d4.min1_dffe_Q_3.QCK[0] (Q_FRAG)                                      17.228    17.228
lcd_disp_ctrl.clk_top.d4.min1_dffe_Q_3.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    18.621
lcd_disp_ctrl.clk_top.d4.min1_dffe_Q_2_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                       4.675    23.296
lcd_disp_ctrl.clk_top.d4.min1_dffe_Q_2_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        0.909    24.205
lcd_disp_ctrl.clk_top.d4.min1_dffe_Q_2.QD[0] (Q_FRAG)                                        0.000    24.205
data arrival time                                                                                     24.205

clock bctrl.bsampler.mclk (rise edge)                                                        0.000     0.000
clock source latency                                                                         0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                             0.000     0.000
lcd_disp_ctrl.clk_top.d4.min1_dffe_Q_2.QCK[0] (Q_FRAG)                                      20.171    20.171
clock uncertainty                                                                            0.000    20.171
cell hold time                                                                               0.571    20.742
data required time                                                                                    20.742
------------------------------------------------------------------------------------------------------------
data required time                                                                                   -20.742
data arrival time                                                                                     24.205
------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                            3.463


#Path 5
Startpoint: lcd_disp_ctrl.lcd_ctrl.exec_data_next_dff_Q.QZ[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Endpoint  : lcd_disp_ctrl.lcd_ctrl.ctrl_ins.rIntLatched_dffe_Q.QD[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Path Type : hold

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock bctrl.bsampler.mclk (rise edge)                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                         0.000     0.000
lcd_disp_ctrl.lcd_ctrl.exec_data_next_dff_Q.QCK[0] (Q_FRAG)                                             17.673    17.673
lcd_disp_ctrl.lcd_ctrl.exec_data_next_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                             1.393    19.065
lcd_disp_ctrl.lcd_ctrl.ctrl_ins.rIntLatched_dffe_Q_D_LUT2_O.t_frag.XAB[0] (T_FRAG)                       4.249    23.314
lcd_disp_ctrl.lcd_ctrl.ctrl_ins.rIntLatched_dffe_Q_D_LUT2_O.t_frag.XZ[0] (T_FRAG)                        0.909    24.223
lcd_disp_ctrl.lcd_ctrl.ctrl_ins.rIntLatched_dffe_Q.QD[0] (Q_FRAG)                                        0.000    24.223
data arrival time                                                                                                 24.223

clock bctrl.bsampler.mclk (rise edge)                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                         0.000     0.000
lcd_disp_ctrl.lcd_ctrl.ctrl_ins.rIntLatched_dffe_Q.QCK[0] (Q_FRAG)                                      19.771    19.771
clock uncertainty                                                                                        0.000    19.771
cell hold time                                                                                           0.571    20.342
data required time                                                                                                20.342
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                               -20.342
data arrival time                                                                                                 24.223
------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                        3.881


#Path 6
Startpoint: bctrl.bsampler.counter_dff_Q_31.QZ[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Endpoint  : bctrl.bsampler.counter_dff_Q_30.QD[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Path Type : hold

Point                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------
clock bctrl.bsampler.mclk (rise edge)                                                 0.000     0.000
clock source latency                                                                  0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                      0.000     0.000
bctrl.bsampler.counter_dff_Q_31.QCK[0] (Q_FRAG)                                      15.019    15.019
bctrl.bsampler.counter_dff_Q_31.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    16.411
bctrl.bsampler.counter_dff_Q_30_D_LUT3_O.t_frag.XSL[0] (T_FRAG)                       2.924    19.336
bctrl.bsampler.counter_dff_Q_30_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.041    20.377
bctrl.bsampler.counter_dff_Q_30.QD[0] (Q_FRAG)                                        0.000    20.377
data arrival time                                                                              20.377

clock bctrl.bsampler.mclk (rise edge)                                                 0.000     0.000
clock source latency                                                                  0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                      0.000     0.000
bctrl.bsampler.counter_dff_Q_30.QCK[0] (Q_FRAG)                                      15.914    15.914
clock uncertainty                                                                     0.000    15.914
cell hold time                                                                        0.571    16.485
data required time                                                                             16.485
-----------------------------------------------------------------------------------------------------
data required time                                                                            -16.485
data arrival time                                                                              20.377
-----------------------------------------------------------------------------------------------------
slack (MET)                                                                                     3.892


#Path 7
Startpoint: lcd_disp_ctrl.disp_screen_dff_Q_1.QZ[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Endpoint  : lcd_disp_ctrl.disp_screen_dff_Q_1.QD[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Path Type : hold

Point                                                                                    Incr      Path
-------------------------------------------------------------------------------------------------------
clock bctrl.bsampler.mclk (rise edge)                                                   0.000     0.000
clock source latency                                                                    0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                        0.000     0.000
lcd_disp_ctrl.disp_screen_dff_Q_1.QCK[0] (Q_FRAG)                                      14.535    14.535
lcd_disp_ctrl.disp_screen_dff_Q_1.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    15.928
lcd_disp_ctrl.disp_screen_dff_Q_1_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                       2.299    18.227
lcd_disp_ctrl.disp_screen_dff_Q_1_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        0.909    19.136
lcd_disp_ctrl.disp_screen_dff_Q_1.QD[0] (Q_FRAG)                                        0.000    19.136
data arrival time                                                                                19.136

clock bctrl.bsampler.mclk (rise edge)                                                   0.000     0.000
clock source latency                                                                    0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                        0.000     0.000
lcd_disp_ctrl.disp_screen_dff_Q_1.QCK[0] (Q_FRAG)                                      14.535    14.535
clock uncertainty                                                                       0.000    14.535
cell hold time                                                                          0.571    15.106
data required time                                                                               15.106
-------------------------------------------------------------------------------------------------------
data required time                                                                              -15.106
data arrival time                                                                                19.136
-------------------------------------------------------------------------------------------------------
slack (MET)                                                                                       4.030


#Path 8
Startpoint: lcd_disp_ctrl.clk_top.d5.weekdayreg_dffe_Q_2.QZ[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Endpoint  : lcd_disp_ctrl.clk_top.d5.weekdayreg_dffe_Q_2.QD[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Path Type : hold

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock bctrl.bsampler.mclk (rise edge)                                                              0.000     0.000
clock source latency                                                                               0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                   0.000     0.000
lcd_disp_ctrl.clk_top.d5.weekdayreg_dffe_Q_2.QCK[0] (Q_FRAG)                                       7.874     7.874
lcd_disp_ctrl.clk_top.d5.weekdayreg_dffe_Q_2.QZ[0] (Q_FRAG) [clock-to-output]                      1.393     9.266
lcd_disp_ctrl.clk_top.d5.weekdayreg_dffe_Q_2_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                       2.299    11.565
lcd_disp_ctrl.clk_top.d5.weekdayreg_dffe_Q_2_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        0.909    12.475
lcd_disp_ctrl.clk_top.d5.weekdayreg_dffe_Q_2.QD[0] (Q_FRAG)                                        0.000    12.475
data arrival time                                                                                           12.475

clock bctrl.bsampler.mclk (rise edge)                                                              0.000     0.000
clock source latency                                                                               0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                   0.000     0.000
lcd_disp_ctrl.clk_top.d5.weekdayreg_dffe_Q_2.QCK[0] (Q_FRAG)                                       7.874     7.874
clock uncertainty                                                                                  0.000     7.874
cell hold time                                                                                     0.571     8.444
data required time                                                                                           8.444
------------------------------------------------------------------------------------------------------------------
data required time                                                                                          -8.444
data arrival time                                                                                           12.475
------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                  4.030


#Path 9
Startpoint: lcd_disp_ctrl.clk_top.d4.sec1_dffe_Q_3.QZ[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Endpoint  : lcd_disp_ctrl.clk_top.d4.sec1_dffe_Q_3.QD[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Path Type : hold

Point                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------
clock bctrl.bsampler.mclk (rise edge)                                                        0.000     0.000
clock source latency                                                                         0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                             0.000     0.000
lcd_disp_ctrl.clk_top.d4.sec1_dffe_Q_3.QCK[0] (Q_FRAG)                                      18.961    18.961
lcd_disp_ctrl.clk_top.d4.sec1_dffe_Q_3.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    20.354
lcd_disp_ctrl.clk_top.d4.sec1_dffe_Q_3_D_LUT2_O.t_frag.XAB[0] (T_FRAG)                       2.299    22.653
lcd_disp_ctrl.clk_top.d4.sec1_dffe_Q_3_D_LUT2_O.t_frag.XZ[0] (T_FRAG)                        0.909    23.562
lcd_disp_ctrl.clk_top.d4.sec1_dffe_Q_3.QD[0] (Q_FRAG)                                        0.000    23.562
data arrival time                                                                                     23.562

clock bctrl.bsampler.mclk (rise edge)                                                        0.000     0.000
clock source latency                                                                         0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                             0.000     0.000
lcd_disp_ctrl.clk_top.d4.sec1_dffe_Q_3.QCK[0] (Q_FRAG)                                      18.961    18.961
clock uncertainty                                                                            0.000    18.961
cell hold time                                                                               0.571    19.532
data required time                                                                                    19.532
------------------------------------------------------------------------------------------------------------
data required time                                                                                   -19.532
data arrival time                                                                                     23.562
------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                            4.030


#Path 10
Startpoint: lcd_disp_ctrl.clk_top.d8.hour2_dffe_Q_3.QZ[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Endpoint  : lcd_disp_ctrl.clk_top.d8.hour2_dffe_Q_3.QD[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Path Type : hold

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock bctrl.bsampler.mclk (rise edge)                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
lcd_disp_ctrl.clk_top.d8.hour2_dffe_Q_3.QCK[0] (Q_FRAG)                                      23.341    23.341
lcd_disp_ctrl.clk_top.d8.hour2_dffe_Q_3.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    24.734
lcd_disp_ctrl.clk_top.d8.hour2_dffe_Q_3_D_LUT2_O.t_frag.XAB[0] (T_FRAG)                       2.299    27.033
lcd_disp_ctrl.clk_top.d8.hour2_dffe_Q_3_D_LUT2_O.t_frag.XZ[0] (T_FRAG)                        0.909    27.942
lcd_disp_ctrl.clk_top.d8.hour2_dffe_Q_3.QD[0] (Q_FRAG)                                        0.000    27.942
data arrival time                                                                                      27.942

clock bctrl.bsampler.mclk (rise edge)                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
lcd_disp_ctrl.clk_top.d8.hour2_dffe_Q_3.QCK[0] (Q_FRAG)                                      23.341    23.341
clock uncertainty                                                                             0.000    23.341
cell hold time                                                                                0.571    23.912
data required time                                                                                     23.912
-------------------------------------------------------------------------------------------------------------
data required time                                                                                    -23.912
data arrival time                                                                                      27.942
-------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                             4.030


#Path 11
Startpoint: lcd_disp_ctrl.clk_top.d2.sec_reg_dffe_Q_7.QZ[0] (Q_FRAG clocked by lcd_disp_ctrl.clk_top.clk1)
Endpoint  : lcd_disp_ctrl.clk_top.d2.sec_reg_dffe_Q_7.QD[0] (Q_FRAG clocked by lcd_disp_ctrl.clk_top.clk1)
Path Type : hold

Point                                                                                            Incr      Path
---------------------------------------------------------------------------------------------------------------
clock lcd_disp_ctrl.clk_top.clk1 (rise edge)                                                    0.000     0.000
clock source latency                                                                            0.000     0.000
lcd_disp_ctrl.clk_top.clk1_dffe_Q.QZ[0] (Q_FRAG)                                                0.000     0.000
lcd_disp_ctrl.clk_top.d2.sec_reg_dffe_Q_7.QCK[0] (Q_FRAG)                                       6.949     6.949
lcd_disp_ctrl.clk_top.d2.sec_reg_dffe_Q_7.QZ[0] (Q_FRAG) [clock-to-output]                      1.393     8.341
lcd_disp_ctrl.clk_top.d2.sec_reg_dffe_Q_7_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                       2.299    10.641
lcd_disp_ctrl.clk_top.d2.sec_reg_dffe_Q_7_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        0.909    11.550
lcd_disp_ctrl.clk_top.d2.sec_reg_dffe_Q_7.QD[0] (Q_FRAG)                                        0.000    11.550
data arrival time                                                                                        11.550

clock lcd_disp_ctrl.clk_top.clk1 (rise edge)                                                    0.000     0.000
clock source latency                                                                            0.000     0.000
lcd_disp_ctrl.clk_top.clk1_dffe_Q.QZ[0] (Q_FRAG)                                                0.000     0.000
lcd_disp_ctrl.clk_top.d2.sec_reg_dffe_Q_7.QCK[0] (Q_FRAG)                                       6.949     6.949
clock uncertainty                                                                               0.000     6.949
cell hold time                                                                                  0.571     7.520
data required time                                                                                        7.520
---------------------------------------------------------------------------------------------------------------
data required time                                                                                       -7.520
data arrival time                                                                                        11.550
---------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                               4.030


#Path 12
Startpoint: lcd_disp_ctrl.clk_top.d8.sec1_dffe_Q_3.QZ[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Endpoint  : lcd_disp_ctrl.clk_top.d8.sec1_dffe_Q_3.QD[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Path Type : hold

Point                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------
clock bctrl.bsampler.mclk (rise edge)                                                        0.000     0.000
clock source latency                                                                         0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                             0.000     0.000
lcd_disp_ctrl.clk_top.d8.sec1_dffe_Q_3.QCK[0] (Q_FRAG)                                      22.244    22.244
lcd_disp_ctrl.clk_top.d8.sec1_dffe_Q_3.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    23.637
lcd_disp_ctrl.clk_top.d8.sec1_dffe_Q_3_D_LUT2_O.t_frag.XAB[0] (T_FRAG)                       2.299    25.936
lcd_disp_ctrl.clk_top.d8.sec1_dffe_Q_3_D_LUT2_O.t_frag.XZ[0] (T_FRAG)                        0.909    26.845
lcd_disp_ctrl.clk_top.d8.sec1_dffe_Q_3.QD[0] (Q_FRAG)                                        0.000    26.845
data arrival time                                                                                     26.845

clock bctrl.bsampler.mclk (rise edge)                                                        0.000     0.000
clock source latency                                                                         0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                             0.000     0.000
lcd_disp_ctrl.clk_top.d8.sec1_dffe_Q_3.QCK[0] (Q_FRAG)                                      22.244    22.244
clock uncertainty                                                                            0.000    22.244
cell hold time                                                                               0.571    22.815
data required time                                                                                    22.815
------------------------------------------------------------------------------------------------------------
data required time                                                                                   -22.815
data arrival time                                                                                     26.845
------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                            4.030


#Path 13
Startpoint: lcd_disp_ctrl.clk_top.d8.sec2_dffe_Q_3.QZ[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Endpoint  : lcd_disp_ctrl.clk_top.d8.sec2_dffe_Q_3.QD[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Path Type : hold

Point                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------
clock bctrl.bsampler.mclk (rise edge)                                                        0.000     0.000
clock source latency                                                                         0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                             0.000     0.000
lcd_disp_ctrl.clk_top.d8.sec2_dffe_Q_3.QCK[0] (Q_FRAG)                                      21.323    21.323
lcd_disp_ctrl.clk_top.d8.sec2_dffe_Q_3.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    22.715
lcd_disp_ctrl.clk_top.d8.sec2_dffe_Q_3_D_LUT2_O.t_frag.XAB[0] (T_FRAG)                       2.299    25.015
lcd_disp_ctrl.clk_top.d8.sec2_dffe_Q_3_D_LUT2_O.t_frag.XZ[0] (T_FRAG)                        0.909    25.924
lcd_disp_ctrl.clk_top.d8.sec2_dffe_Q_3.QD[0] (Q_FRAG)                                        0.000    25.924
data arrival time                                                                                     25.924

clock bctrl.bsampler.mclk (rise edge)                                                        0.000     0.000
clock source latency                                                                         0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                             0.000     0.000
lcd_disp_ctrl.clk_top.d8.sec2_dffe_Q_3.QCK[0] (Q_FRAG)                                      21.323    21.323
clock uncertainty                                                                            0.000    21.323
cell hold time                                                                               0.571    21.894
data required time                                                                                    21.894
------------------------------------------------------------------------------------------------------------
data required time                                                                                   -21.894
data arrival time                                                                                     25.924
------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                            4.030


#Path 14
Startpoint: lcd_disp_ctrl.disp_screen_dff_Q_4.QZ[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Endpoint  : lcd_disp_ctrl.disp_screen_dff_Q_4.QD[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Path Type : hold

Point                                                                                    Incr      Path
-------------------------------------------------------------------------------------------------------
clock bctrl.bsampler.mclk (rise edge)                                                   0.000     0.000
clock source latency                                                                    0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                        0.000     0.000
lcd_disp_ctrl.disp_screen_dff_Q_4.QCK[0] (Q_FRAG)                                      16.074    16.074
lcd_disp_ctrl.disp_screen_dff_Q_4.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    17.467
lcd_disp_ctrl.disp_screen_dff_Q_4_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                       2.299    19.766
lcd_disp_ctrl.disp_screen_dff_Q_4_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        0.909    20.675
lcd_disp_ctrl.disp_screen_dff_Q_4.QD[0] (Q_FRAG)                                        0.000    20.675
data arrival time                                                                                20.675

clock bctrl.bsampler.mclk (rise edge)                                                   0.000     0.000
clock source latency                                                                    0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                        0.000     0.000
lcd_disp_ctrl.disp_screen_dff_Q_4.QCK[0] (Q_FRAG)                                      16.074    16.074
clock uncertainty                                                                       0.000    16.074
cell hold time                                                                          0.571    16.645
data required time                                                                               16.645
-------------------------------------------------------------------------------------------------------
data required time                                                                              -16.645
data arrival time                                                                                20.675
-------------------------------------------------------------------------------------------------------
slack (MET)                                                                                       4.030


#Path 15
Startpoint: lcd_disp_ctrl.clk_top.d1.sec1_dffe_Q_3.QZ[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Endpoint  : lcd_disp_ctrl.clk_top.d1.sec1_dffe_Q_3.QD[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Path Type : hold

Point                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------
clock bctrl.bsampler.mclk (rise edge)                                                        0.000     0.000
clock source latency                                                                         0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                             0.000     0.000
lcd_disp_ctrl.clk_top.d1.sec1_dffe_Q_3.QCK[0] (Q_FRAG)                                      18.647    18.647
lcd_disp_ctrl.clk_top.d1.sec1_dffe_Q_3.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    20.039
lcd_disp_ctrl.clk_top.d1.sec1_dffe_Q_3_D_LUT2_O.t_frag.XAB[0] (T_FRAG)                       2.299    22.338
lcd_disp_ctrl.clk_top.d1.sec1_dffe_Q_3_D_LUT2_O.t_frag.XZ[0] (T_FRAG)                        0.909    23.248
lcd_disp_ctrl.clk_top.d1.sec1_dffe_Q_3.QD[0] (Q_FRAG)                                        0.000    23.248
data arrival time                                                                                     23.248

clock bctrl.bsampler.mclk (rise edge)                                                        0.000     0.000
clock source latency                                                                         0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                             0.000     0.000
lcd_disp_ctrl.clk_top.d1.sec1_dffe_Q_3.QCK[0] (Q_FRAG)                                      18.647    18.647
clock uncertainty                                                                            0.000    18.647
cell hold time                                                                               0.571    19.218
data required time                                                                                    19.218
------------------------------------------------------------------------------------------------------------
data required time                                                                                   -19.218
data arrival time                                                                                     23.248
------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                            4.030


#Path 16
Startpoint: lcd_disp_ctrl.clk_top.d2.hour_reg_dffe_Q_7.QZ[0] (Q_FRAG clocked by lcd_disp_ctrl.clk_top.clk1)
Endpoint  : lcd_disp_ctrl.clk_top.d2.hour_reg_dffe_Q_7.QD[0] (Q_FRAG clocked by lcd_disp_ctrl.clk_top.clk1)
Path Type : hold

Point                                                                                             Incr      Path
----------------------------------------------------------------------------------------------------------------
clock lcd_disp_ctrl.clk_top.clk1 (rise edge)                                                     0.000     0.000
clock source latency                                                                             0.000     0.000
lcd_disp_ctrl.clk_top.clk1_dffe_Q.QZ[0] (Q_FRAG)                                                 0.000     0.000
lcd_disp_ctrl.clk_top.d2.hour_reg_dffe_Q_7.QCK[0] (Q_FRAG)                                       8.137     8.137
lcd_disp_ctrl.clk_top.d2.hour_reg_dffe_Q_7.QZ[0] (Q_FRAG) [clock-to-output]                      1.393     9.530
lcd_disp_ctrl.clk_top.d2.hour_reg_dffe_Q_7_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                       2.299    11.829
lcd_disp_ctrl.clk_top.d2.hour_reg_dffe_Q_7_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        0.909    12.738
lcd_disp_ctrl.clk_top.d2.hour_reg_dffe_Q_7.QD[0] (Q_FRAG)                                        0.000    12.738
data arrival time                                                                                         12.738

clock lcd_disp_ctrl.clk_top.clk1 (rise edge)                                                     0.000     0.000
clock source latency                                                                             0.000     0.000
lcd_disp_ctrl.clk_top.clk1_dffe_Q.QZ[0] (Q_FRAG)                                                 0.000     0.000
lcd_disp_ctrl.clk_top.d2.hour_reg_dffe_Q_7.QCK[0] (Q_FRAG)                                       8.137     8.137
clock uncertainty                                                                                0.000     8.137
cell hold time                                                                                   0.571     8.708
data required time                                                                                         8.708
----------------------------------------------------------------------------------------------------------------
data required time                                                                                        -8.708
data arrival time                                                                                         12.738
----------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                4.030


#Path 17
Startpoint: lcd_disp_ctrl.clk_top.d1.min1_dffe_Q_3.QZ[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Endpoint  : lcd_disp_ctrl.clk_top.d1.min1_dffe_Q_3.QD[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Path Type : hold

Point                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------
clock bctrl.bsampler.mclk (rise edge)                                                        0.000     0.000
clock source latency                                                                         0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                             0.000     0.000
lcd_disp_ctrl.clk_top.d1.min1_dffe_Q_3.QCK[0] (Q_FRAG)                                      20.133    20.133
lcd_disp_ctrl.clk_top.d1.min1_dffe_Q_3.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    21.526
lcd_disp_ctrl.clk_top.d1.min1_dffe_Q_3_D_LUT2_O.t_frag.XAB[0] (T_FRAG)                       2.299    23.825
lcd_disp_ctrl.clk_top.d1.min1_dffe_Q_3_D_LUT2_O.t_frag.XZ[0] (T_FRAG)                        0.909    24.734
lcd_disp_ctrl.clk_top.d1.min1_dffe_Q_3.QD[0] (Q_FRAG)                                        0.000    24.734
data arrival time                                                                                     24.734

clock bctrl.bsampler.mclk (rise edge)                                                        0.000     0.000
clock source latency                                                                         0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                             0.000     0.000
lcd_disp_ctrl.clk_top.d1.min1_dffe_Q_3.QCK[0] (Q_FRAG)                                      20.133    20.133
clock uncertainty                                                                            0.000    20.133
cell hold time                                                                               0.571    20.704
data required time                                                                                    20.704
------------------------------------------------------------------------------------------------------------
data required time                                                                                   -20.704
data arrival time                                                                                     24.734
------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                            4.030


#Path 18
Startpoint: lcd_disp_ctrl.clk_top.d8.state_dff_Q_2.QZ[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Endpoint  : lcd_disp_ctrl.clk_top.d8.state_dff_Q_2.QD[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Path Type : hold

Point                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------
clock bctrl.bsampler.mclk (rise edge)                                                        0.000     0.000
clock source latency                                                                         0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                             0.000     0.000
lcd_disp_ctrl.clk_top.d8.state_dff_Q_2.QCK[0] (Q_FRAG)                                      23.010    23.010
lcd_disp_ctrl.clk_top.d8.state_dff_Q_2.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    24.402
lcd_disp_ctrl.clk_top.d8.state_dff_Q_2_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                       2.299    26.701
lcd_disp_ctrl.clk_top.d8.state_dff_Q_2_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        0.909    27.611
lcd_disp_ctrl.clk_top.d8.state_dff_Q_2.QD[0] (Q_FRAG)                                        0.000    27.611
data arrival time                                                                                     27.611

clock bctrl.bsampler.mclk (rise edge)                                                        0.000     0.000
clock source latency                                                                         0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                             0.000     0.000
lcd_disp_ctrl.clk_top.d8.state_dff_Q_2.QCK[0] (Q_FRAG)                                      23.010    23.010
clock uncertainty                                                                            0.000    23.010
cell hold time                                                                               0.571    23.581
data required time                                                                                    23.581
------------------------------------------------------------------------------------------------------------
data required time                                                                                   -23.581
data arrival time                                                                                     27.611
------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                            4.030


#Path 19
Startpoint: lcd_disp_ctrl.clk_top.d1.hour2_dffe_Q_3.QZ[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Endpoint  : lcd_disp_ctrl.clk_top.d1.hour2_dffe_Q_3.QD[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Path Type : hold

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock bctrl.bsampler.mclk (rise edge)                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
lcd_disp_ctrl.clk_top.d1.hour2_dffe_Q_3.QCK[0] (Q_FRAG)                                      10.221    10.221
lcd_disp_ctrl.clk_top.d1.hour2_dffe_Q_3.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    11.614
lcd_disp_ctrl.clk_top.d1.hour2_dffe_Q_3_D_LUT2_O.t_frag.XAB[0] (T_FRAG)                       2.299    13.913
lcd_disp_ctrl.clk_top.d1.hour2_dffe_Q_3_D_LUT2_O.t_frag.XZ[0] (T_FRAG)                        0.909    14.823
lcd_disp_ctrl.clk_top.d1.hour2_dffe_Q_3.QD[0] (Q_FRAG)                                        0.000    14.823
data arrival time                                                                                      14.823

clock bctrl.bsampler.mclk (rise edge)                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
lcd_disp_ctrl.clk_top.d1.hour2_dffe_Q_3.QCK[0] (Q_FRAG)                                      10.221    10.221
clock uncertainty                                                                             0.000    10.221
cell hold time                                                                                0.571    10.792
data required time                                                                                     10.792
-------------------------------------------------------------------------------------------------------------
data required time                                                                                    -10.792
data arrival time                                                                                      14.823
-------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                             4.030


#Path 20
Startpoint: lcd_disp_ctrl.clk_top.d9.hour_reg_dffe_Q_7.QZ[0] (Q_FRAG clocked by lcd_disp_ctrl.clk_top.clk1)
Endpoint  : lcd_disp_ctrl.clk_top.d9.hour_reg_dffe_Q_7.QD[0] (Q_FRAG clocked by lcd_disp_ctrl.clk_top.clk1)
Path Type : hold

Point                                                                                             Incr      Path
----------------------------------------------------------------------------------------------------------------
clock lcd_disp_ctrl.clk_top.clk1 (rise edge)                                                     0.000     0.000
clock source latency                                                                             0.000     0.000
lcd_disp_ctrl.clk_top.clk1_dffe_Q.QZ[0] (Q_FRAG)                                                 0.000     0.000
lcd_disp_ctrl.clk_top.d9.hour_reg_dffe_Q_7.QCK[0] (Q_FRAG)                                       5.057     5.057
lcd_disp_ctrl.clk_top.d9.hour_reg_dffe_Q_7.QZ[0] (Q_FRAG) [clock-to-output]                      1.393     6.449
lcd_disp_ctrl.clk_top.d9.hour_reg_dffe_Q_7_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                       2.299     8.749
lcd_disp_ctrl.clk_top.d9.hour_reg_dffe_Q_7_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        0.909     9.658
lcd_disp_ctrl.clk_top.d9.hour_reg_dffe_Q_7.QD[0] (Q_FRAG)                                        0.000     9.658
data arrival time                                                                                          9.658

clock lcd_disp_ctrl.clk_top.clk1 (rise edge)                                                     0.000     0.000
clock source latency                                                                             0.000     0.000
lcd_disp_ctrl.clk_top.clk1_dffe_Q.QZ[0] (Q_FRAG)                                                 0.000     0.000
lcd_disp_ctrl.clk_top.d9.hour_reg_dffe_Q_7.QCK[0] (Q_FRAG)                                       5.057     5.057
clock uncertainty                                                                                0.000     5.057
cell hold time                                                                                   0.571     5.628
data required time                                                                                         5.628
----------------------------------------------------------------------------------------------------------------
data required time                                                                                        -5.628
data arrival time                                                                                          9.658
----------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                4.030


#Path 21
Startpoint: lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_50.QZ[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Endpoint  : lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_50.QD[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Path Type : hold

Point                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------
clock bctrl.bsampler.mclk (rise edge)                                                                       0.000     0.000
clock source latency                                                                                        0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                            0.000     0.000
lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_50.QCK[0] (Q_FRAG)                                      12.202    12.202
lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_50.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    13.595
lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_50_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                       2.299    15.894
lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_50_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        0.909    16.803
lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_50.QD[0] (Q_FRAG)                                        0.000    16.803
data arrival time                                                                                                    16.803

clock bctrl.bsampler.mclk (rise edge)                                                                       0.000     0.000
clock source latency                                                                                        0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                            0.000     0.000
lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_50.QCK[0] (Q_FRAG)                                      12.202    12.202
clock uncertainty                                                                                           0.000    12.202
cell hold time                                                                                              0.571    12.773
data required time                                                                                                   12.773
---------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                  -12.773
data arrival time                                                                                                    16.803
---------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                           4.030


#Path 22
Startpoint: lcd_disp_ctrl.clk_top.d5.year_reg_dffe_Q_7.QZ[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Endpoint  : lcd_disp_ctrl.clk_top.d5.year_reg_dffe_Q_7.QD[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Path Type : hold

Point                                                                                             Incr      Path
----------------------------------------------------------------------------------------------------------------
clock bctrl.bsampler.mclk (rise edge)                                                            0.000     0.000
clock source latency                                                                             0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                 0.000     0.000
lcd_disp_ctrl.clk_top.d5.year_reg_dffe_Q_7.QCK[0] (Q_FRAG)                                      13.234    13.234
lcd_disp_ctrl.clk_top.d5.year_reg_dffe_Q_7.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    14.627
lcd_disp_ctrl.clk_top.d5.year_reg_dffe_Q_7_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                       2.430    17.057
lcd_disp_ctrl.clk_top.d5.year_reg_dffe_Q_7_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        0.909    17.966
lcd_disp_ctrl.clk_top.d5.year_reg_dffe_Q_7.QD[0] (Q_FRAG)                                        0.000    17.966
data arrival time                                                                                         17.966

clock bctrl.bsampler.mclk (rise edge)                                                            0.000     0.000
clock source latency                                                                             0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                 0.000     0.000
lcd_disp_ctrl.clk_top.d5.year_reg_dffe_Q_7.QCK[0] (Q_FRAG)                                      13.234    13.234
clock uncertainty                                                                                0.000    13.234
cell hold time                                                                                   0.571    13.805
data required time                                                                                        13.805
----------------------------------------------------------------------------------------------------------------
data required time                                                                                       -13.805
data arrival time                                                                                         17.966
----------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                4.161


#Path 23
Startpoint: lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.ms_counter_dffe_Q_16.QZ[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Endpoint  : lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.ms_counter_dffe_Q_16.QD[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Path Type : hold

Point                                                                                                            Incr      Path
-------------------------------------------------------------------------------------------------------------------------------
clock bctrl.bsampler.mclk (rise edge)                                                                           0.000     0.000
clock source latency                                                                                            0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                0.000     0.000
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.ms_counter_dffe_Q_16.QCK[0] (Q_FRAG)                                      13.646    13.646
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.ms_counter_dffe_Q_16.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    15.039
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.ms_counter_dffe_Q_16_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                       2.430    17.469
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.ms_counter_dffe_Q_16_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        0.909    18.378
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.ms_counter_dffe_Q_16.QD[0] (Q_FRAG)                                        0.000    18.378
data arrival time                                                                                                        18.378

clock bctrl.bsampler.mclk (rise edge)                                                                           0.000     0.000
clock source latency                                                                                            0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                0.000     0.000
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.ms_counter_dffe_Q_16.QCK[0] (Q_FRAG)                                      13.646    13.646
clock uncertainty                                                                                               0.000    13.646
cell hold time                                                                                                  0.571    14.217
data required time                                                                                                       14.217
-------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      -14.217
data arrival time                                                                                                        18.378
-------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                               4.161


#Path 24
Startpoint: lcd_disp_ctrl.clk_top.d2.min_reg_dffe_Q_7.QZ[0] (Q_FRAG clocked by lcd_disp_ctrl.clk_top.clk1)
Endpoint  : lcd_disp_ctrl.clk_top.d2.min_reg_dffe_Q_7.QD[0] (Q_FRAG clocked by lcd_disp_ctrl.clk_top.clk1)
Path Type : hold

Point                                                                                            Incr      Path
---------------------------------------------------------------------------------------------------------------
clock lcd_disp_ctrl.clk_top.clk1 (rise edge)                                                    0.000     0.000
clock source latency                                                                            0.000     0.000
lcd_disp_ctrl.clk_top.clk1_dffe_Q.QZ[0] (Q_FRAG)                                                0.000     0.000
lcd_disp_ctrl.clk_top.d2.min_reg_dffe_Q_7.QCK[0] (Q_FRAG)                                       7.279     7.279
lcd_disp_ctrl.clk_top.d2.min_reg_dffe_Q_7.QZ[0] (Q_FRAG) [clock-to-output]                      1.393     8.672
lcd_disp_ctrl.clk_top.d2.min_reg_dffe_Q_7_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                       2.430    11.102
lcd_disp_ctrl.clk_top.d2.min_reg_dffe_Q_7_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        0.909    12.012
lcd_disp_ctrl.clk_top.d2.min_reg_dffe_Q_7.QD[0] (Q_FRAG)                                        0.000    12.012
data arrival time                                                                                        12.012

clock lcd_disp_ctrl.clk_top.clk1 (rise edge)                                                    0.000     0.000
clock source latency                                                                            0.000     0.000
lcd_disp_ctrl.clk_top.clk1_dffe_Q.QZ[0] (Q_FRAG)                                                0.000     0.000
lcd_disp_ctrl.clk_top.d2.min_reg_dffe_Q_7.QCK[0] (Q_FRAG)                                       7.279     7.279
clock uncertainty                                                                               0.000     7.279
cell hold time                                                                                  0.571     7.850
data required time                                                                                        7.850
---------------------------------------------------------------------------------------------------------------
data required time                                                                                       -7.850
data arrival time                                                                                        12.012
---------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                               4.161


#Path 25
Startpoint: lcd_disp_ctrl.clk_top.d8.hour1_dffe_Q_3.QZ[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Endpoint  : lcd_disp_ctrl.clk_top.d8.hour1_dffe_Q_3.QD[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Path Type : hold

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock bctrl.bsampler.mclk (rise edge)                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
lcd_disp_ctrl.clk_top.d8.hour1_dffe_Q_3.QCK[0] (Q_FRAG)                                      23.388    23.388
lcd_disp_ctrl.clk_top.d8.hour1_dffe_Q_3.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    24.780
lcd_disp_ctrl.clk_top.d8.hour1_dffe_Q_3_D_LUT2_O.t_frag.XAB[0] (T_FRAG)                       2.430    27.211
lcd_disp_ctrl.clk_top.d8.hour1_dffe_Q_3_D_LUT2_O.t_frag.XZ[0] (T_FRAG)                        0.909    28.120
lcd_disp_ctrl.clk_top.d8.hour1_dffe_Q_3.QD[0] (Q_FRAG)                                        0.000    28.120
data arrival time                                                                                      28.120

clock bctrl.bsampler.mclk (rise edge)                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
lcd_disp_ctrl.clk_top.d8.hour1_dffe_Q_3.QCK[0] (Q_FRAG)                                      23.388    23.388
clock uncertainty                                                                             0.000    23.388
cell hold time                                                                                0.571    23.958
data required time                                                                                     23.958
-------------------------------------------------------------------------------------------------------------
data required time                                                                                    -23.958
data arrival time                                                                                      28.120
-------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                             4.161


#Path 26
Startpoint: lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter_dff_Q_50.QZ[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Endpoint  : lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter_dff_Q_50.QD[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Path Type : hold

Point                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------
clock bctrl.bsampler.mclk (rise edge)                                                                      0.000     0.000
clock source latency                                                                                       0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                           0.000     0.000
lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter_dff_Q_50.QCK[0] (Q_FRAG)                                      19.472    19.472
lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter_dff_Q_50.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    20.865
lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter_dff_Q_50_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                       2.430    23.295
lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter_dff_Q_50_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        0.909    24.204
lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter_dff_Q_50.QD[0] (Q_FRAG)                                        0.000    24.204
data arrival time                                                                                                   24.204

clock bctrl.bsampler.mclk (rise edge)                                                                      0.000     0.000
clock source latency                                                                                       0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                           0.000     0.000
lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter_dff_Q_50.QCK[0] (Q_FRAG)                                      19.472    19.472
clock uncertainty                                                                                          0.000    19.472
cell hold time                                                                                             0.571    20.043
data required time                                                                                                  20.043
--------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 -20.043
data arrival time                                                                                                   24.204
--------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                          4.161


#Path 27
Startpoint: lcd_disp_ctrl.clk_top.d9.min_reg_dffe_Q_7.QZ[0] (Q_FRAG clocked by lcd_disp_ctrl.clk_top.clk1)
Endpoint  : lcd_disp_ctrl.clk_top.d9.min_reg_dffe_Q_7.QD[0] (Q_FRAG clocked by lcd_disp_ctrl.clk_top.clk1)
Path Type : hold

Point                                                                                            Incr      Path
---------------------------------------------------------------------------------------------------------------
clock lcd_disp_ctrl.clk_top.clk1 (rise edge)                                                    0.000     0.000
clock source latency                                                                            0.000     0.000
lcd_disp_ctrl.clk_top.clk1_dffe_Q.QZ[0] (Q_FRAG)                                                0.000     0.000
lcd_disp_ctrl.clk_top.d9.min_reg_dffe_Q_7.QCK[0] (Q_FRAG)                                       6.325     6.325
lcd_disp_ctrl.clk_top.d9.min_reg_dffe_Q_7.QZ[0] (Q_FRAG) [clock-to-output]                      1.393     7.718
lcd_disp_ctrl.clk_top.d9.min_reg_dffe_Q_7_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                       2.430    10.148
lcd_disp_ctrl.clk_top.d9.min_reg_dffe_Q_7_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        0.909    11.057
lcd_disp_ctrl.clk_top.d9.min_reg_dffe_Q_7.QD[0] (Q_FRAG)                                        0.000    11.057
data arrival time                                                                                        11.057

clock lcd_disp_ctrl.clk_top.clk1 (rise edge)                                                    0.000     0.000
clock source latency                                                                            0.000     0.000
lcd_disp_ctrl.clk_top.clk1_dffe_Q.QZ[0] (Q_FRAG)                                                0.000     0.000
lcd_disp_ctrl.clk_top.d9.min_reg_dffe_Q_7.QCK[0] (Q_FRAG)                                       6.325     6.325
clock uncertainty                                                                               0.000     6.325
cell hold time                                                                                  0.571     6.896
data required time                                                                                        6.896
---------------------------------------------------------------------------------------------------------------
data required time                                                                                       -6.896
data arrival time                                                                                        11.057
---------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                               4.161


#Path 28
Startpoint: lcd_disp_ctrl.clk_top.d9.sec_reg_dffe_Q_7.QZ[0] (Q_FRAG clocked by lcd_disp_ctrl.clk_top.clk1)
Endpoint  : lcd_disp_ctrl.clk_top.d9.sec_reg_dffe_Q_7.QD[0] (Q_FRAG clocked by lcd_disp_ctrl.clk_top.clk1)
Path Type : hold

Point                                                                                            Incr      Path
---------------------------------------------------------------------------------------------------------------
clock lcd_disp_ctrl.clk_top.clk1 (rise edge)                                                    0.000     0.000
clock source latency                                                                            0.000     0.000
lcd_disp_ctrl.clk_top.clk1_dffe_Q.QZ[0] (Q_FRAG)                                                0.000     0.000
lcd_disp_ctrl.clk_top.d9.sec_reg_dffe_Q_7.QCK[0] (Q_FRAG)                                       7.705     7.705
lcd_disp_ctrl.clk_top.d9.sec_reg_dffe_Q_7.QZ[0] (Q_FRAG) [clock-to-output]                      1.393     9.097
lcd_disp_ctrl.clk_top.d9.sec_reg_dffe_Q_7_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                       2.430    11.528
lcd_disp_ctrl.clk_top.d9.sec_reg_dffe_Q_7_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        0.909    12.437
lcd_disp_ctrl.clk_top.d9.sec_reg_dffe_Q_7.QD[0] (Q_FRAG)                                        0.000    12.437
data arrival time                                                                                        12.437

clock lcd_disp_ctrl.clk_top.clk1 (rise edge)                                                    0.000     0.000
clock source latency                                                                            0.000     0.000
lcd_disp_ctrl.clk_top.clk1_dffe_Q.QZ[0] (Q_FRAG)                                                0.000     0.000
lcd_disp_ctrl.clk_top.d9.sec_reg_dffe_Q_7.QCK[0] (Q_FRAG)                                       7.705     7.705
clock uncertainty                                                                               0.000     7.705
cell hold time                                                                                  0.571     8.276
data required time                                                                                        8.276
---------------------------------------------------------------------------------------------------------------
data required time                                                                                       -8.276
data arrival time                                                                                        12.437
---------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                               4.161


#Path 29
Startpoint: lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_50.QZ[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Endpoint  : lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_50.QD[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Path Type : hold

Point                                                                                                            Incr      Path
-------------------------------------------------------------------------------------------------------------------------------
clock bctrl.bsampler.mclk (rise edge)                                                                           0.000     0.000
clock source latency                                                                                            0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                0.000     0.000
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_50.QCK[0] (Q_FRAG)                                      17.558    17.558
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_50.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    18.950
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_50_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                       2.430    21.381
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_50_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        0.909    22.290
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_50.QD[0] (Q_FRAG)                                        0.000    22.290
data arrival time                                                                                                        22.290

clock bctrl.bsampler.mclk (rise edge)                                                                           0.000     0.000
clock source latency                                                                                            0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                0.000     0.000
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_50.QCK[0] (Q_FRAG)                                      17.558    17.558
clock uncertainty                                                                                               0.000    17.558
cell hold time                                                                                                  0.571    18.129
data required time                                                                                                       18.129
-------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      -18.129
data arrival time                                                                                                        22.290
-------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                               4.161


#Path 30
Startpoint: lcd_disp_ctrl.clk_top.counter_dff_Q_14.QZ[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Endpoint  : lcd_disp_ctrl.clk_top.counter_dff_Q_14.QD[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Path Type : hold

Point                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------
clock bctrl.bsampler.mclk (rise edge)                                                        0.000     0.000
clock source latency                                                                         0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                             0.000     0.000
lcd_disp_ctrl.clk_top.counter_dff_Q_14.QCK[0] (Q_FRAG)                                      10.126    10.126
lcd_disp_ctrl.clk_top.counter_dff_Q_14.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    11.519
lcd_disp_ctrl.clk_top.counter_dff_Q_14_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                       2.430    13.949
lcd_disp_ctrl.clk_top.counter_dff_Q_14_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        0.909    14.858
lcd_disp_ctrl.clk_top.counter_dff_Q_14.QD[0] (Q_FRAG)                                        0.000    14.858
data arrival time                                                                                     14.858

clock bctrl.bsampler.mclk (rise edge)                                                        0.000     0.000
clock source latency                                                                         0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                             0.000     0.000
lcd_disp_ctrl.clk_top.counter_dff_Q_14.QCK[0] (Q_FRAG)                                      10.126    10.126
clock uncertainty                                                                            0.000    10.126
cell hold time                                                                               0.571    10.697
data required time                                                                                    10.697
------------------------------------------------------------------------------------------------------------
data required time                                                                                   -10.697
data arrival time                                                                                     14.858
------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                            4.161


#Path 31
Startpoint: lcd_disp_ctrl.clk_top.d1.hour1_dffe_Q_3.QZ[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Endpoint  : lcd_disp_ctrl.clk_top.d1.hour1_dffe_Q_3.QD[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Path Type : hold

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock bctrl.bsampler.mclk (rise edge)                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
lcd_disp_ctrl.clk_top.d1.hour1_dffe_Q_3.QCK[0] (Q_FRAG)                                       9.745     9.745
lcd_disp_ctrl.clk_top.d1.hour1_dffe_Q_3.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    11.138
lcd_disp_ctrl.clk_top.d1.hour1_dffe_Q_3_D_LUT2_O.t_frag.XAB[0] (T_FRAG)                       2.430    13.568
lcd_disp_ctrl.clk_top.d1.hour1_dffe_Q_3_D_LUT2_O.t_frag.XZ[0] (T_FRAG)                        0.909    14.477
lcd_disp_ctrl.clk_top.d1.hour1_dffe_Q_3.QD[0] (Q_FRAG)                                        0.000    14.477
data arrival time                                                                                      14.477

clock bctrl.bsampler.mclk (rise edge)                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
lcd_disp_ctrl.clk_top.d1.hour1_dffe_Q_3.QCK[0] (Q_FRAG)                                       9.745     9.745
clock uncertainty                                                                             0.000     9.745
cell hold time                                                                                0.571    10.316
data required time                                                                                     10.316
-------------------------------------------------------------------------------------------------------------
data required time                                                                                    -10.316
data arrival time                                                                                      14.477
-------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                             4.161


#Path 32
Startpoint: lcd_disp_ctrl.clk_top.d8.min2_dffe_Q_3.QZ[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Endpoint  : lcd_disp_ctrl.clk_top.d8.min2_dffe_Q_3.QD[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Path Type : hold

Point                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------
clock bctrl.bsampler.mclk (rise edge)                                                        0.000     0.000
clock source latency                                                                         0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                             0.000     0.000
lcd_disp_ctrl.clk_top.d8.min2_dffe_Q_3.QCK[0] (Q_FRAG)                                      21.687    21.687
lcd_disp_ctrl.clk_top.d8.min2_dffe_Q_3.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    23.079
lcd_disp_ctrl.clk_top.d8.min2_dffe_Q_3_D_LUT2_O.t_frag.XAB[0] (T_FRAG)                       2.430    25.510
lcd_disp_ctrl.clk_top.d8.min2_dffe_Q_3_D_LUT2_O.t_frag.XZ[0] (T_FRAG)                        0.909    26.419
lcd_disp_ctrl.clk_top.d8.min2_dffe_Q_3.QD[0] (Q_FRAG)                                        0.000    26.419
data arrival time                                                                                     26.419

clock bctrl.bsampler.mclk (rise edge)                                                        0.000     0.000
clock source latency                                                                         0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                             0.000     0.000
lcd_disp_ctrl.clk_top.d8.min2_dffe_Q_3.QCK[0] (Q_FRAG)                                      21.687    21.687
clock uncertainty                                                                            0.000    21.687
cell hold time                                                                               0.571    22.258
data required time                                                                                    22.258
------------------------------------------------------------------------------------------------------------
data required time                                                                                   -22.258
data arrival time                                                                                     26.419
------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                            4.161


#Path 33
Startpoint: lcd_disp_ctrl.lcd_ctrl.ctrl_ins.ms_counter_dffe_Q_16.QZ[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Endpoint  : lcd_disp_ctrl.lcd_ctrl.ctrl_ins.ms_counter_dffe_Q_16.QD[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Path Type : hold

Point                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------
clock bctrl.bsampler.mclk (rise edge)                                                                      0.000     0.000
clock source latency                                                                                       0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                           0.000     0.000
lcd_disp_ctrl.lcd_ctrl.ctrl_ins.ms_counter_dffe_Q_16.QCK[0] (Q_FRAG)                                      14.939    14.939
lcd_disp_ctrl.lcd_ctrl.ctrl_ins.ms_counter_dffe_Q_16.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    16.332
lcd_disp_ctrl.lcd_ctrl.ctrl_ins.ms_counter_dffe_Q_16_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                       2.430    18.762
lcd_disp_ctrl.lcd_ctrl.ctrl_ins.ms_counter_dffe_Q_16_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        0.909    19.671
lcd_disp_ctrl.lcd_ctrl.ctrl_ins.ms_counter_dffe_Q_16.QD[0] (Q_FRAG)                                        0.000    19.671
data arrival time                                                                                                   19.671

clock bctrl.bsampler.mclk (rise edge)                                                                      0.000     0.000
clock source latency                                                                                       0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                           0.000     0.000
lcd_disp_ctrl.lcd_ctrl.ctrl_ins.ms_counter_dffe_Q_16.QCK[0] (Q_FRAG)                                      14.939    14.939
clock uncertainty                                                                                          0.000    14.939
cell hold time                                                                                             0.571    15.510
data required time                                                                                                  15.510
--------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 -15.510
data arrival time                                                                                                   19.671
--------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                          4.161


#Path 34
Startpoint: lcd_disp_ctrl.clk_top.d8.issetpressednow_dffe_Q.QZ[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Endpoint  : lcd_disp_ctrl.clk_top.d8.hour2_dffe_Q_1.QD[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Path Type : hold

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock bctrl.bsampler.mclk (rise edge)                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
lcd_disp_ctrl.clk_top.d8.issetpressednow_dffe_Q.QCK[0] (Q_FRAG)                              19.828    19.828
lcd_disp_ctrl.clk_top.d8.issetpressednow_dffe_Q.QZ[0] (Q_FRAG) [clock-to-output]              1.393    21.221
lcd_disp_ctrl.clk_top.d8.hour2_dffe_Q_1_D_LUT3_O.t_frag.XB1[0] (T_FRAG)                       4.687    25.907
lcd_disp_ctrl.clk_top.d8.hour2_dffe_Q_1_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.418    27.326
lcd_disp_ctrl.clk_top.d8.hour2_dffe_Q_1.QD[0] (Q_FRAG)                                        0.000    27.326
data arrival time                                                                                      27.326

clock bctrl.bsampler.mclk (rise edge)                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
lcd_disp_ctrl.clk_top.d8.hour2_dffe_Q_1.QCK[0] (Q_FRAG)                                      22.582    22.582
clock uncertainty                                                                             0.000    22.582
cell hold time                                                                                0.571    23.153
data required time                                                                                     23.153
-------------------------------------------------------------------------------------------------------------
data required time                                                                                    -23.153
data arrival time                                                                                      27.326
-------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                             4.172


#Path 35
Startpoint: lcd_disp_ctrl.clk_top.d5.month_reg_dffe_Q_7.QZ[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Endpoint  : lcd_disp_ctrl.clk_top.d5.month_reg_dffe_Q_7.QD[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Path Type : hold

Point                                                                                              Incr      Path
-----------------------------------------------------------------------------------------------------------------
clock bctrl.bsampler.mclk (rise edge)                                                             0.000     0.000
clock source latency                                                                              0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                  0.000     0.000
lcd_disp_ctrl.clk_top.d5.month_reg_dffe_Q_7.QCK[0] (Q_FRAG)                                      10.649    10.649
lcd_disp_ctrl.clk_top.d5.month_reg_dffe_Q_7.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    12.041
lcd_disp_ctrl.clk_top.d5.month_reg_dffe_Q_7_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                       2.487    14.529
lcd_disp_ctrl.clk_top.d5.month_reg_dffe_Q_7_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        0.909    15.438
lcd_disp_ctrl.clk_top.d5.month_reg_dffe_Q_7.QD[0] (Q_FRAG)                                        0.000    15.438
data arrival time                                                                                          15.438

clock bctrl.bsampler.mclk (rise edge)                                                             0.000     0.000
clock source latency                                                                              0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                  0.000     0.000
lcd_disp_ctrl.clk_top.d5.month_reg_dffe_Q_7.QCK[0] (Q_FRAG)                                      10.649    10.649
clock uncertainty                                                                                 0.000    10.649
cell hold time                                                                                    0.571    11.220
data required time                                                                                         11.220
-----------------------------------------------------------------------------------------------------------------
data required time                                                                                        -11.220
data arrival time                                                                                          15.438
-----------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                 4.218


#Path 36
Startpoint: lcd_disp_ctrl.clk_top.d4.sec2_dffe_Q_3.QZ[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Endpoint  : lcd_disp_ctrl.clk_top.d4.sec2_dffe_Q_3.QD[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Path Type : hold

Point                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------
clock bctrl.bsampler.mclk (rise edge)                                                        0.000     0.000
clock source latency                                                                         0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                             0.000     0.000
lcd_disp_ctrl.clk_top.d4.sec2_dffe_Q_3.QCK[0] (Q_FRAG)                                      18.949    18.949
lcd_disp_ctrl.clk_top.d4.sec2_dffe_Q_3.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    20.341
lcd_disp_ctrl.clk_top.d4.sec2_dffe_Q_3_D_LUT2_O.t_frag.XAB[0] (T_FRAG)                       2.487    22.829
lcd_disp_ctrl.clk_top.d4.sec2_dffe_Q_3_D_LUT2_O.t_frag.XZ[0] (T_FRAG)                        0.909    23.738
lcd_disp_ctrl.clk_top.d4.sec2_dffe_Q_3.QD[0] (Q_FRAG)                                        0.000    23.738
data arrival time                                                                                     23.738

clock bctrl.bsampler.mclk (rise edge)                                                        0.000     0.000
clock source latency                                                                         0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                             0.000     0.000
lcd_disp_ctrl.clk_top.d4.sec2_dffe_Q_3.QCK[0] (Q_FRAG)                                      18.949    18.949
clock uncertainty                                                                            0.000    18.949
cell hold time                                                                               0.571    19.520
data required time                                                                                    19.520
------------------------------------------------------------------------------------------------------------
data required time                                                                                   -19.520
data arrival time                                                                                     23.738
------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                            4.218


#Path 37
Startpoint: lcd_disp_ctrl.clk_top.d8.min1_dffe_Q_3.QZ[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Endpoint  : lcd_disp_ctrl.clk_top.d8.min1_dffe_Q_3.QD[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Path Type : hold

Point                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------
clock bctrl.bsampler.mclk (rise edge)                                                        0.000     0.000
clock source latency                                                                         0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                             0.000     0.000
lcd_disp_ctrl.clk_top.d8.min1_dffe_Q_3.QCK[0] (Q_FRAG)                                      24.195    24.195
lcd_disp_ctrl.clk_top.d8.min1_dffe_Q_3.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    25.588
lcd_disp_ctrl.clk_top.d8.min1_dffe_Q_3_D_LUT2_O.t_frag.XAB[0] (T_FRAG)                       2.487    28.075
lcd_disp_ctrl.clk_top.d8.min1_dffe_Q_3_D_LUT2_O.t_frag.XZ[0] (T_FRAG)                        0.909    28.984
lcd_disp_ctrl.clk_top.d8.min1_dffe_Q_3.QD[0] (Q_FRAG)                                        0.000    28.984
data arrival time                                                                                     28.984

clock bctrl.bsampler.mclk (rise edge)                                                        0.000     0.000
clock source latency                                                                         0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                             0.000     0.000
lcd_disp_ctrl.clk_top.d8.min1_dffe_Q_3.QCK[0] (Q_FRAG)                                      24.195    24.195
clock uncertainty                                                                            0.000    24.195
cell hold time                                                                               0.571    24.766
data required time                                                                                    24.766
------------------------------------------------------------------------------------------------------------
data required time                                                                                   -24.766
data arrival time                                                                                     28.984
------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                            4.218


#Path 38
Startpoint: lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.rIntLatched_dffe_Q.QZ[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Endpoint  : lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.rIntLatched_dffe_Q.QD[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Path Type : hold

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock bctrl.bsampler.mclk (rise edge)                                                                         0.000     0.000
clock source latency                                                                                          0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                              0.000     0.000
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.rIntLatched_dffe_Q.QCK[0] (Q_FRAG)                                      15.024    15.024
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.rIntLatched_dffe_Q.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    16.417
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.rIntLatched_dffe_Q_D_LUT2_O.t_frag.XAB[0] (T_FRAG)                       2.487    18.904
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.rIntLatched_dffe_Q_D_LUT2_O.t_frag.XZ[0] (T_FRAG)                        0.909    19.814
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.rIntLatched_dffe_Q.QD[0] (Q_FRAG)                                        0.000    19.814
data arrival time                                                                                                      19.814

clock bctrl.bsampler.mclk (rise edge)                                                                         0.000     0.000
clock source latency                                                                                          0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                              0.000     0.000
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.rIntLatched_dffe_Q.QCK[0] (Q_FRAG)                                      15.024    15.024
clock uncertainty                                                                                             0.000    15.024
cell hold time                                                                                                0.571    15.595
data required time                                                                                                     15.595
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                    -15.595
data arrival time                                                                                                      19.814
-----------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                             4.218


#Path 39
Startpoint: lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_3.QZ[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Endpoint  : lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_3.QD[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Path Type : hold

Point                                                                                             Incr      Path
----------------------------------------------------------------------------------------------------------------
clock bctrl.bsampler.mclk (rise edge)                                                            0.000     0.000
clock source latency                                                                             0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                 0.000     0.000
lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_3.QCK[0] (Q_FRAG)                                      18.915    18.915
lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_3.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    20.308
lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_2.t_frag.XAB[0] (T_FRAG)                       2.487    22.796
lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_2.t_frag.XZ[0] (T_FRAG)                        0.909    23.705
lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_3.QD[0] (Q_FRAG)                                        0.000    23.705
data arrival time                                                                                         23.705

clock bctrl.bsampler.mclk (rise edge)                                                            0.000     0.000
clock source latency                                                                             0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                 0.000     0.000
lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_3.QCK[0] (Q_FRAG)                                      18.915    18.915
clock uncertainty                                                                                0.000    18.915
cell hold time                                                                                   0.571    19.486
data required time                                                                                        19.486
----------------------------------------------------------------------------------------------------------------
data required time                                                                                       -19.486
data arrival time                                                                                         23.705
----------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                4.218


#Path 40
Startpoint: lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_5.QZ[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Endpoint  : lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_5.QD[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Path Type : hold

Point                                                                                             Incr      Path
----------------------------------------------------------------------------------------------------------------
clock bctrl.bsampler.mclk (rise edge)                                                            0.000     0.000
clock source latency                                                                             0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                 0.000     0.000
lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_5.QCK[0] (Q_FRAG)                                       8.969     8.969
lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_5.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    10.362
lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_5_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                       2.487    12.849
lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_5_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        0.909    13.758
lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_5.QD[0] (Q_FRAG)                                        0.000    13.758
data arrival time                                                                                         13.758

clock bctrl.bsampler.mclk (rise edge)                                                            0.000     0.000
clock source latency                                                                             0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                 0.000     0.000
lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_5.QCK[0] (Q_FRAG)                                       8.969     8.969
clock uncertainty                                                                                0.000     8.969
cell hold time                                                                                   0.571     9.540
data required time                                                                                         9.540
----------------------------------------------------------------------------------------------------------------
data required time                                                                                        -9.540
data arrival time                                                                                         13.758
----------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                4.218


#Path 41
Startpoint: lcd_disp_ctrl.clk_top.d4.hour1_dffe_Q_2.QZ[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Endpoint  : lcd_disp_ctrl.clk_top.d4.hour1_dffe_Q_2.QD[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Path Type : hold

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock bctrl.bsampler.mclk (rise edge)                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
lcd_disp_ctrl.clk_top.d4.hour1_dffe_Q_2.QCK[0] (Q_FRAG)                                      17.045    17.045
lcd_disp_ctrl.clk_top.d4.hour1_dffe_Q_2.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    18.438
lcd_disp_ctrl.clk_top.d4.hour1_dffe_Q_2_D_LUT3_O.t_frag.XSL[0] (T_FRAG)                       2.386    20.823
lcd_disp_ctrl.clk_top.d4.hour1_dffe_Q_2_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.041    21.864
lcd_disp_ctrl.clk_top.d4.hour1_dffe_Q_2.QD[0] (Q_FRAG)                                        0.000    21.864
data arrival time                                                                                      21.864

clock bctrl.bsampler.mclk (rise edge)                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
lcd_disp_ctrl.clk_top.d4.hour1_dffe_Q_2.QCK[0] (Q_FRAG)                                      17.045    17.045
clock uncertainty                                                                             0.000    17.045
cell hold time                                                                                0.571    17.616
data required time                                                                                     17.616
-------------------------------------------------------------------------------------------------------------
data required time                                                                                    -17.616
data arrival time                                                                                      21.864
-------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                             4.248


#Path 42
Startpoint: lcd_disp_ctrl.clk_top.d1.sec1_dffe_Q_2.QZ[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Endpoint  : lcd_disp_ctrl.clk_top.d1.sec1_dffe_Q_2.QD[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Path Type : hold

Point                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------
clock bctrl.bsampler.mclk (rise edge)                                                        0.000     0.000
clock source latency                                                                         0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                             0.000     0.000
lcd_disp_ctrl.clk_top.d1.sec1_dffe_Q_2.QCK[0] (Q_FRAG)                                      17.646    17.646
lcd_disp_ctrl.clk_top.d1.sec1_dffe_Q_2.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    19.039
lcd_disp_ctrl.clk_top.d1.sec1_dffe_Q_2_D_LUT3_O.t_frag.XSL[0] (T_FRAG)                       2.386    21.424
lcd_disp_ctrl.clk_top.d1.sec1_dffe_Q_2_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.041    22.466
lcd_disp_ctrl.clk_top.d1.sec1_dffe_Q_2.QD[0] (Q_FRAG)                                        0.000    22.466
data arrival time                                                                                     22.466

clock bctrl.bsampler.mclk (rise edge)                                                        0.000     0.000
clock source latency                                                                         0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                             0.000     0.000
lcd_disp_ctrl.clk_top.d1.sec1_dffe_Q_2.QCK[0] (Q_FRAG)                                      17.646    17.646
clock uncertainty                                                                            0.000    17.646
cell hold time                                                                               0.571    18.217
data required time                                                                                    18.217
------------------------------------------------------------------------------------------------------------
data required time                                                                                   -18.217
data arrival time                                                                                     22.466
------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                            4.248


#Path 43
Startpoint: lcd_disp_ctrl.clk_top.d1.min1_dffe_Q_2.QZ[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Endpoint  : lcd_disp_ctrl.clk_top.d1.min1_dffe_Q_2.QD[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Path Type : hold

Point                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------
clock bctrl.bsampler.mclk (rise edge)                                                        0.000     0.000
clock source latency                                                                         0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                             0.000     0.000
lcd_disp_ctrl.clk_top.d1.min1_dffe_Q_2.QCK[0] (Q_FRAG)                                      17.716    17.716
lcd_disp_ctrl.clk_top.d1.min1_dffe_Q_2.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    19.109
lcd_disp_ctrl.clk_top.d1.min1_dffe_Q_2_D_LUT3_O.t_frag.XSL[0] (T_FRAG)                       2.386    21.494
lcd_disp_ctrl.clk_top.d1.min1_dffe_Q_2_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.041    22.535
lcd_disp_ctrl.clk_top.d1.min1_dffe_Q_2.QD[0] (Q_FRAG)                                        0.000    22.535
data arrival time                                                                                     22.535

clock bctrl.bsampler.mclk (rise edge)                                                        0.000     0.000
clock source latency                                                                         0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                             0.000     0.000
lcd_disp_ctrl.clk_top.d1.min1_dffe_Q_2.QCK[0] (Q_FRAG)                                      17.716    17.716
clock uncertainty                                                                            0.000    17.716
cell hold time                                                                               0.571    18.287
data required time                                                                                    18.287
------------------------------------------------------------------------------------------------------------
data required time                                                                                   -18.287
data arrival time                                                                                     22.535
------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                            4.248


#Path 44
Startpoint: lcd_disp_ctrl.clk_top.d6.year1_dffe_Q_2.QZ[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Endpoint  : lcd_disp_ctrl.clk_top.d6.year1_dffe_Q_2.QD[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Path Type : hold

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock bctrl.bsampler.mclk (rise edge)                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
lcd_disp_ctrl.clk_top.d6.year1_dffe_Q_2.QCK[0] (Q_FRAG)                                      10.096    10.096
lcd_disp_ctrl.clk_top.d6.year1_dffe_Q_2.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    11.489
lcd_disp_ctrl.clk_top.d6.year1_dffe_Q_2_D_LUT3_O.t_frag.XSL[0] (T_FRAG)                       2.386    13.874
lcd_disp_ctrl.clk_top.d6.year1_dffe_Q_2_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.041    14.915
lcd_disp_ctrl.clk_top.d6.year1_dffe_Q_2.QD[0] (Q_FRAG)                                        0.000    14.915
data arrival time                                                                                      14.915

clock bctrl.bsampler.mclk (rise edge)                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
lcd_disp_ctrl.clk_top.d6.year1_dffe_Q_2.QCK[0] (Q_FRAG)                                      10.096    10.096
clock uncertainty                                                                             0.000    10.096
cell hold time                                                                                0.571    10.667
data required time                                                                                     10.667
-------------------------------------------------------------------------------------------------------------
data required time                                                                                    -10.667
data arrival time                                                                                      14.915
-------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                             4.248


#Path 45
Startpoint: lcd_disp_ctrl.clk_top.d6.state_dff_Q_2.QZ[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Endpoint  : lcd_disp_ctrl.clk_top.d6.state_dff_Q_2.QD[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Path Type : hold

Point                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------
clock bctrl.bsampler.mclk (rise edge)                                                        0.000     0.000
clock source latency                                                                         0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                             0.000     0.000
lcd_disp_ctrl.clk_top.d6.state_dff_Q_2.QCK[0] (Q_FRAG)                                      13.899    13.899
lcd_disp_ctrl.clk_top.d6.state_dff_Q_2.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    15.292
lcd_disp_ctrl.clk_top.d6.state_dff_Q_2_D_LUT3_O.t_frag.XSL[0] (T_FRAG)                       2.386    17.677
lcd_disp_ctrl.clk_top.d6.state_dff_Q_2_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.041    18.718
lcd_disp_ctrl.clk_top.d6.state_dff_Q_2.QD[0] (Q_FRAG)                                        0.000    18.718
data arrival time                                                                                     18.718

clock bctrl.bsampler.mclk (rise edge)                                                        0.000     0.000
clock source latency                                                                         0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                             0.000     0.000
lcd_disp_ctrl.clk_top.d6.state_dff_Q_2.QCK[0] (Q_FRAG)                                      13.899    13.899
clock uncertainty                                                                            0.000    13.899
cell hold time                                                                               0.571    14.470
data required time                                                                                    14.470
------------------------------------------------------------------------------------------------------------
data required time                                                                                   -14.470
data arrival time                                                                                     18.718
------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                            4.248


#Path 46
Startpoint: lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2.QZ[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Endpoint  : lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2.QD[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Path Type : hold

Point                                                                                             Incr      Path
----------------------------------------------------------------------------------------------------------------
clock bctrl.bsampler.mclk (rise edge)                                                            0.000     0.000
clock source latency                                                                             0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                 0.000     0.000
lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2.QCK[0] (Q_FRAG)                                       7.112     7.112
lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2.QZ[0] (Q_FRAG) [clock-to-output]                      1.393     8.504
lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O.t_frag.XSL[0] (T_FRAG)                       2.386    10.890
lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.041    11.931
lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2.QD[0] (Q_FRAG)                                        0.000    11.931
data arrival time                                                                                         11.931

clock bctrl.bsampler.mclk (rise edge)                                                            0.000     0.000
clock source latency                                                                             0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                 0.000     0.000
lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2.QCK[0] (Q_FRAG)                                       7.112     7.112
clock uncertainty                                                                                0.000     7.112
cell hold time                                                                                   0.571     7.683
data required time                                                                                         7.683
----------------------------------------------------------------------------------------------------------------
data required time                                                                                        -7.683
data arrival time                                                                                         11.931
----------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                4.248


#Path 47
Startpoint: lcd_disp_ctrl.clk_top.counter_dff_Q_31.QZ[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Endpoint  : lcd_disp_ctrl.clk_top.counter_dff_Q_31.QD[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Path Type : hold

Point                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------
clock bctrl.bsampler.mclk (rise edge)                                                        0.000     0.000
clock source latency                                                                         0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                             0.000     0.000
lcd_disp_ctrl.clk_top.counter_dff_Q_31.QCK[0] (Q_FRAG)                                      13.545    13.545
lcd_disp_ctrl.clk_top.counter_dff_Q_31.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    14.938
lcd_disp_ctrl.clk_top.counter_dff_Q_31_D_LUT2_O.t_frag.XSL[0] (T_FRAG)                       2.386    17.323
lcd_disp_ctrl.clk_top.counter_dff_Q_31_D_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.041    18.365
lcd_disp_ctrl.clk_top.counter_dff_Q_31.QD[0] (Q_FRAG)                                        0.000    18.365
data arrival time                                                                                     18.365

clock bctrl.bsampler.mclk (rise edge)                                                        0.000     0.000
clock source latency                                                                         0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                             0.000     0.000
lcd_disp_ctrl.clk_top.counter_dff_Q_31.QCK[0] (Q_FRAG)                                      13.545    13.545
clock uncertainty                                                                            0.000    13.545
cell hold time                                                                               0.571    14.116
data required time                                                                                    14.116
------------------------------------------------------------------------------------------------------------
data required time                                                                                   -14.116
data arrival time                                                                                     18.365
------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                            4.248


#Path 48
Startpoint: lcd_disp_ctrl.clk_top.d1.hour2_dffe_Q_1.QZ[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Endpoint  : lcd_disp_ctrl.clk_top.d1.hour2_dffe_Q_1.QD[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Path Type : hold

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock bctrl.bsampler.mclk (rise edge)                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
lcd_disp_ctrl.clk_top.d1.hour2_dffe_Q_1.QCK[0] (Q_FRAG)                                      10.209    10.209
lcd_disp_ctrl.clk_top.d1.hour2_dffe_Q_1.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    11.601
lcd_disp_ctrl.clk_top.d1.hour2_dffe_Q_1_D_LUT3_O.t_frag.XSL[0] (T_FRAG)                       2.386    13.987
lcd_disp_ctrl.clk_top.d1.hour2_dffe_Q_1_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.041    15.028
lcd_disp_ctrl.clk_top.d1.hour2_dffe_Q_1.QD[0] (Q_FRAG)                                        0.000    15.028
data arrival time                                                                                      15.028

clock bctrl.bsampler.mclk (rise edge)                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
lcd_disp_ctrl.clk_top.d1.hour2_dffe_Q_1.QCK[0] (Q_FRAG)                                      10.209    10.209
clock uncertainty                                                                             0.000    10.209
cell hold time                                                                                0.571    10.780
data required time                                                                                     10.780
-------------------------------------------------------------------------------------------------------------
data required time                                                                                    -10.780
data arrival time                                                                                      15.028
-------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                             4.248


#Path 49
Startpoint: lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter_dff_Q_63.QZ[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Endpoint  : lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter_dff_Q_63.QD[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Path Type : hold

Point                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------
clock bctrl.bsampler.mclk (rise edge)                                                                      0.000     0.000
clock source latency                                                                                       0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                           0.000     0.000
lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter_dff_Q_63.QCK[0] (Q_FRAG)                                       8.085     8.085
lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter_dff_Q_63.QZ[0] (Q_FRAG) [clock-to-output]                      1.393     9.478
lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter_dff_Q_63_D_LUT2_O.t_frag.XSL[0] (T_FRAG)                       2.386    11.863
lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter_dff_Q_63_D_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.041    12.905
lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter_dff_Q_63.QD[0] (Q_FRAG)                                        0.000    12.905
data arrival time                                                                                                   12.905

clock bctrl.bsampler.mclk (rise edge)                                                                      0.000     0.000
clock source latency                                                                                       0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                           0.000     0.000
lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter_dff_Q_63.QCK[0] (Q_FRAG)                                       8.085     8.085
clock uncertainty                                                                                          0.000     8.085
cell hold time                                                                                             0.571     8.656
data required time                                                                                                   8.656
--------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                  -8.656
data arrival time                                                                                                   12.905
--------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                          4.248


#Path 50
Startpoint: lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_3.QZ[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Endpoint  : lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_3.QD[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Path Type : hold

Point                                                                                             Incr      Path
----------------------------------------------------------------------------------------------------------------
clock bctrl.bsampler.mclk (rise edge)                                                            0.000     0.000
clock source latency                                                                             0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                 0.000     0.000
lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_3.QCK[0] (Q_FRAG)                                       8.057     8.057
lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_3.QZ[0] (Q_FRAG) [clock-to-output]                      1.393     9.450
lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_3_D_LUT3_O.t_frag.XSL[0] (T_FRAG)                       2.386    11.835
lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_3_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.041    12.876
lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_3.QD[0] (Q_FRAG)                                        0.000    12.876
data arrival time                                                                                         12.876

clock bctrl.bsampler.mclk (rise edge)                                                            0.000     0.000
clock source latency                                                                             0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                 0.000     0.000
lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_3.QCK[0] (Q_FRAG)                                       8.057     8.057
clock uncertainty                                                                                0.000     8.057
cell hold time                                                                                   0.571     8.628
data required time                                                                                         8.628
----------------------------------------------------------------------------------------------------------------
data required time                                                                                        -8.628
data arrival time                                                                                         12.876
----------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                4.248


#Path 51
Startpoint: lcd_disp_ctrl.clk_top.d1.hour2_dffe_Q_2.QZ[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Endpoint  : lcd_disp_ctrl.clk_top.d1.hour2_dffe_Q_2.QD[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Path Type : hold

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock bctrl.bsampler.mclk (rise edge)                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
lcd_disp_ctrl.clk_top.d1.hour2_dffe_Q_2.QCK[0] (Q_FRAG)                                       9.423     9.423
lcd_disp_ctrl.clk_top.d1.hour2_dffe_Q_2.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    10.815
lcd_disp_ctrl.clk_top.d1.hour2_dffe_Q_2_D_LUT3_O.t_frag.XSL[0] (T_FRAG)                       2.386    13.201
lcd_disp_ctrl.clk_top.d1.hour2_dffe_Q_2_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.041    14.242
lcd_disp_ctrl.clk_top.d1.hour2_dffe_Q_2.QD[0] (Q_FRAG)                                        0.000    14.242
data arrival time                                                                                      14.242

clock bctrl.bsampler.mclk (rise edge)                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
lcd_disp_ctrl.clk_top.d1.hour2_dffe_Q_2.QCK[0] (Q_FRAG)                                       9.423     9.423
clock uncertainty                                                                             0.000     9.423
cell hold time                                                                                0.571     9.994
data required time                                                                                      9.994
-------------------------------------------------------------------------------------------------------------
data required time                                                                                     -9.994
data arrival time                                                                                      14.242
-------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                             4.248


#Path 52
Startpoint: lcd_disp_ctrl.clk_top.d1.hour2_dffe_Q.QZ[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Endpoint  : lcd_disp_ctrl.clk_top.d1.hour2_dffe_Q.QD[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Path Type : hold

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock bctrl.bsampler.mclk (rise edge)                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                            0.000     0.000
lcd_disp_ctrl.clk_top.d1.hour2_dffe_Q.QCK[0] (Q_FRAG)                                       9.929     9.929
lcd_disp_ctrl.clk_top.d1.hour2_dffe_Q.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    11.322
lcd_disp_ctrl.clk_top.d1.hour2_dffe_Q_D_LUT3_O.t_frag.XSL[0] (T_FRAG)                       2.386    13.708
lcd_disp_ctrl.clk_top.d1.hour2_dffe_Q_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.041    14.749
lcd_disp_ctrl.clk_top.d1.hour2_dffe_Q.QD[0] (Q_FRAG)                                        0.000    14.749
data arrival time                                                                                    14.749

clock bctrl.bsampler.mclk (rise edge)                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                            0.000     0.000
lcd_disp_ctrl.clk_top.d1.hour2_dffe_Q.QCK[0] (Q_FRAG)                                       9.929     9.929
clock uncertainty                                                                           0.000     9.929
cell hold time                                                                              0.571    10.500
data required time                                                                                   10.500
-----------------------------------------------------------------------------------------------------------
data required time                                                                                  -10.500
data arrival time                                                                                    14.749
-----------------------------------------------------------------------------------------------------------
slack (MET)                                                                                           4.248


#Path 53
Startpoint: lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_4.QZ[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Endpoint  : lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_4.QD[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Path Type : hold

Point                                                                                             Incr      Path
----------------------------------------------------------------------------------------------------------------
clock bctrl.bsampler.mclk (rise edge)                                                            0.000     0.000
clock source latency                                                                             0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                 0.000     0.000
lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_4.QCK[0] (Q_FRAG)                                       7.945     7.945
lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_4.QZ[0] (Q_FRAG) [clock-to-output]                      1.393     9.338
lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_4_D_LUT3_O.t_frag.XSL[0] (T_FRAG)                       2.386    11.724
lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_4_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.041    12.765
lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_4.QD[0] (Q_FRAG)                                        0.000    12.765
data arrival time                                                                                         12.765

clock bctrl.bsampler.mclk (rise edge)                                                            0.000     0.000
clock source latency                                                                             0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                 0.000     0.000
lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_4.QCK[0] (Q_FRAG)                                       7.945     7.945
clock uncertainty                                                                                0.000     7.945
cell hold time                                                                                   0.571     8.516
data required time                                                                                         8.516
----------------------------------------------------------------------------------------------------------------
data required time                                                                                        -8.516
data arrival time                                                                                         12.765
----------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                4.248


#Path 54
Startpoint: lcd_disp_ctrl.clk_top.d8.hour2_dffe_Q_2.QZ[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Endpoint  : lcd_disp_ctrl.clk_top.d8.hour2_dffe_Q_2.QD[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Path Type : hold

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock bctrl.bsampler.mclk (rise edge)                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
lcd_disp_ctrl.clk_top.d8.hour2_dffe_Q_2.QCK[0] (Q_FRAG)                                      23.334    23.334
lcd_disp_ctrl.clk_top.d8.hour2_dffe_Q_2.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    24.726
lcd_disp_ctrl.clk_top.d8.hour2_dffe_Q_2_D_LUT3_O.t_frag.XSL[0] (T_FRAG)                       2.386    27.112
lcd_disp_ctrl.clk_top.d8.hour2_dffe_Q_2_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.041    28.153
lcd_disp_ctrl.clk_top.d8.hour2_dffe_Q_2.QD[0] (Q_FRAG)                                        0.000    28.153
data arrival time                                                                                      28.153

clock bctrl.bsampler.mclk (rise edge)                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
lcd_disp_ctrl.clk_top.d8.hour2_dffe_Q_2.QCK[0] (Q_FRAG)                                      23.334    23.334
clock uncertainty                                                                             0.000    23.334
cell hold time                                                                                0.571    23.905
data required time                                                                                     23.905
-------------------------------------------------------------------------------------------------------------
data required time                                                                                    -23.905
data arrival time                                                                                      28.153
-------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                             4.248


#Path 55
Startpoint: lcd_disp_ctrl.clk_top.d8.sec2_dffe_Q_1.QZ[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Endpoint  : lcd_disp_ctrl.clk_top.d8.sec2_dffe_Q_1.QD[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Path Type : hold

Point                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------
clock bctrl.bsampler.mclk (rise edge)                                                        0.000     0.000
clock source latency                                                                         0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                             0.000     0.000
lcd_disp_ctrl.clk_top.d8.sec2_dffe_Q_1.QCK[0] (Q_FRAG)                                      21.854    21.854
lcd_disp_ctrl.clk_top.d8.sec2_dffe_Q_1.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    23.247
lcd_disp_ctrl.clk_top.d8.sec2_dffe_Q_1_D_LUT3_O.t_frag.XSL[0] (T_FRAG)                       2.386    25.632
lcd_disp_ctrl.clk_top.d8.sec2_dffe_Q_1_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.041    26.674
lcd_disp_ctrl.clk_top.d8.sec2_dffe_Q_1.QD[0] (Q_FRAG)                                        0.000    26.674
data arrival time                                                                                     26.674

clock bctrl.bsampler.mclk (rise edge)                                                        0.000     0.000
clock source latency                                                                         0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                             0.000     0.000
lcd_disp_ctrl.clk_top.d8.sec2_dffe_Q_1.QCK[0] (Q_FRAG)                                      21.854    21.854
clock uncertainty                                                                            0.000    21.854
cell hold time                                                                               0.571    22.425
data required time                                                                                    22.425
------------------------------------------------------------------------------------------------------------
data required time                                                                                   -22.425
data arrival time                                                                                     26.674
------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                            4.248


#Path 56
Startpoint: lcd_disp_ctrl.clk_top.d8.min1_dffe_Q_2.QZ[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Endpoint  : lcd_disp_ctrl.clk_top.d8.min1_dffe_Q_2.QD[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Path Type : hold

Point                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------
clock bctrl.bsampler.mclk (rise edge)                                                        0.000     0.000
clock source latency                                                                         0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                             0.000     0.000
lcd_disp_ctrl.clk_top.d8.min1_dffe_Q_2.QCK[0] (Q_FRAG)                                      22.527    22.527
lcd_disp_ctrl.clk_top.d8.min1_dffe_Q_2.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    23.920
lcd_disp_ctrl.clk_top.d8.min1_dffe_Q_2_D_LUT3_O.t_frag.XSL[0] (T_FRAG)                       2.386    26.305
lcd_disp_ctrl.clk_top.d8.min1_dffe_Q_2_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.041    27.347
lcd_disp_ctrl.clk_top.d8.min1_dffe_Q_2.QD[0] (Q_FRAG)                                        0.000    27.347
data arrival time                                                                                     27.347

clock bctrl.bsampler.mclk (rise edge)                                                        0.000     0.000
clock source latency                                                                         0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                             0.000     0.000
lcd_disp_ctrl.clk_top.d8.min1_dffe_Q_2.QCK[0] (Q_FRAG)                                      22.527    22.527
clock uncertainty                                                                            0.000    22.527
cell hold time                                                                               0.571    23.098
data required time                                                                                    23.098
------------------------------------------------------------------------------------------------------------
data required time                                                                                   -23.098
data arrival time                                                                                     27.347
------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                            4.248


#Path 57
Startpoint: lcd_disp_ctrl.clk_top.d4.sec1_dffe_Q_2.QZ[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Endpoint  : lcd_disp_ctrl.clk_top.d4.sec1_dffe_Q_2.QD[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Path Type : hold

Point                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------
clock bctrl.bsampler.mclk (rise edge)                                                        0.000     0.000
clock source latency                                                                         0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                             0.000     0.000
lcd_disp_ctrl.clk_top.d4.sec1_dffe_Q_2.QCK[0] (Q_FRAG)                                      18.101    18.101
lcd_disp_ctrl.clk_top.d4.sec1_dffe_Q_2.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    19.494
lcd_disp_ctrl.clk_top.d4.sec1_dffe_Q_2_D_LUT3_O.t_frag.XSL[0] (T_FRAG)                       2.386    21.879
lcd_disp_ctrl.clk_top.d4.sec1_dffe_Q_2_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.041    22.920
lcd_disp_ctrl.clk_top.d4.sec1_dffe_Q_2.QD[0] (Q_FRAG)                                        0.000    22.920
data arrival time                                                                                     22.920

clock bctrl.bsampler.mclk (rise edge)                                                        0.000     0.000
clock source latency                                                                         0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                             0.000     0.000
lcd_disp_ctrl.clk_top.d4.sec1_dffe_Q_2.QCK[0] (Q_FRAG)                                      18.101    18.101
clock uncertainty                                                                            0.000    18.101
cell hold time                                                                               0.571    18.672
data required time                                                                                    18.672
------------------------------------------------------------------------------------------------------------
data required time                                                                                   -18.672
data arrival time                                                                                     22.920
------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                            4.248


#Path 58
Startpoint: lcd_disp_ctrl.clk_top.d6.state_dff_Q.QZ[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Endpoint  : lcd_disp_ctrl.clk_top.d6.state_dff_Q.QD[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Path Type : hold

Point                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------
clock bctrl.bsampler.mclk (rise edge)                                                      0.000     0.000
clock source latency                                                                       0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                           0.000     0.000
lcd_disp_ctrl.clk_top.d6.state_dff_Q.QCK[0] (Q_FRAG)                                      14.533    14.533
lcd_disp_ctrl.clk_top.d6.state_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    15.926
lcd_disp_ctrl.clk_top.d6.state_dff_Q_D_LUT3_O.t_frag.XSL[0] (T_FRAG)                       2.386    18.311
lcd_disp_ctrl.clk_top.d6.state_dff_Q_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.041    19.352
lcd_disp_ctrl.clk_top.d6.state_dff_Q.QD[0] (Q_FRAG)                                        0.000    19.352
data arrival time                                                                                   19.352

clock bctrl.bsampler.mclk (rise edge)                                                      0.000     0.000
clock source latency                                                                       0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                           0.000     0.000
lcd_disp_ctrl.clk_top.d6.state_dff_Q.QCK[0] (Q_FRAG)                                      14.533    14.533
clock uncertainty                                                                          0.000    14.533
cell hold time                                                                             0.571    15.104
data required time                                                                                  15.104
----------------------------------------------------------------------------------------------------------
data required time                                                                                 -15.104
data arrival time                                                                                   19.352
----------------------------------------------------------------------------------------------------------
slack (MET)                                                                                          4.248


#Path 59
Startpoint: bctrl.bsampler.counter_dff_Q_31.QZ[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Endpoint  : bctrl.bsampler.counter_dff_Q_31.QD[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Path Type : hold

Point                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------
clock bctrl.bsampler.mclk (rise edge)                                                 0.000     0.000
clock source latency                                                                  0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                      0.000     0.000
bctrl.bsampler.counter_dff_Q_31.QCK[0] (Q_FRAG)                                      15.019    15.019
bctrl.bsampler.counter_dff_Q_31.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    16.411
bctrl.bsampler.counter_dff_Q_31_D_LUT2_O.t_frag.XSL[0] (T_FRAG)                       2.386    18.797
bctrl.bsampler.counter_dff_Q_31_D_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.041    19.838
bctrl.bsampler.counter_dff_Q_31.QD[0] (Q_FRAG)                                        0.000    19.838
data arrival time                                                                              19.838

clock bctrl.bsampler.mclk (rise edge)                                                 0.000     0.000
clock source latency                                                                  0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                      0.000     0.000
bctrl.bsampler.counter_dff_Q_31.QCK[0] (Q_FRAG)                                      15.019    15.019
clock uncertainty                                                                     0.000    15.019
cell hold time                                                                        0.571    15.590
data required time                                                                             15.590
-----------------------------------------------------------------------------------------------------
data required time                                                                            -15.590
data arrival time                                                                              19.838
-----------------------------------------------------------------------------------------------------
slack (MET)                                                                                     4.248


#Path 60
Startpoint: lcd_disp_ctrl.clk_top.d1.state_dff_Q_1.QZ[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Endpoint  : lcd_disp_ctrl.clk_top.d1.state_dff_Q_1.QD[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Path Type : hold

Point                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------
clock bctrl.bsampler.mclk (rise edge)                                                        0.000     0.000
clock source latency                                                                         0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                             0.000     0.000
lcd_disp_ctrl.clk_top.d1.state_dff_Q_1.QCK[0] (Q_FRAG)                                      20.406    20.406
lcd_disp_ctrl.clk_top.d1.state_dff_Q_1.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    21.799
lcd_disp_ctrl.clk_top.d1.state_dff_Q_1_D_LUT3_O.t_frag.XSL[0] (T_FRAG)                       2.386    24.185
lcd_disp_ctrl.clk_top.d1.state_dff_Q_1_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.041    25.226
lcd_disp_ctrl.clk_top.d1.state_dff_Q_1.QD[0] (Q_FRAG)                                        0.000    25.226
data arrival time                                                                                     25.226

clock bctrl.bsampler.mclk (rise edge)                                                        0.000     0.000
clock source latency                                                                         0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                             0.000     0.000
lcd_disp_ctrl.clk_top.d1.state_dff_Q_1.QCK[0] (Q_FRAG)                                      20.406    20.406
clock uncertainty                                                                            0.000    20.406
cell hold time                                                                               0.571    20.977
data required time                                                                                    20.977
------------------------------------------------------------------------------------------------------------
data required time                                                                                   -20.977
data arrival time                                                                                     25.226
------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                            4.248


#Path 61
Startpoint: lcd_disp_ctrl.clk_top.d1.min2_dffe_Q_2.QZ[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Endpoint  : lcd_disp_ctrl.clk_top.d1.min2_dffe_Q_2.QD[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Path Type : hold

Point                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------
clock bctrl.bsampler.mclk (rise edge)                                                        0.000     0.000
clock source latency                                                                         0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                             0.000     0.000
lcd_disp_ctrl.clk_top.d1.min2_dffe_Q_2.QCK[0] (Q_FRAG)                                      18.611    18.611
lcd_disp_ctrl.clk_top.d1.min2_dffe_Q_2.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    20.004
lcd_disp_ctrl.clk_top.d1.min2_dffe_Q_2_D_LUT3_O.t_frag.XSL[0] (T_FRAG)                       2.386    22.390
lcd_disp_ctrl.clk_top.d1.min2_dffe_Q_2_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.041    23.431
lcd_disp_ctrl.clk_top.d1.min2_dffe_Q_2.QD[0] (Q_FRAG)                                        0.000    23.431
data arrival time                                                                                     23.431

clock bctrl.bsampler.mclk (rise edge)                                                        0.000     0.000
clock source latency                                                                         0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                             0.000     0.000
lcd_disp_ctrl.clk_top.d1.min2_dffe_Q_2.QCK[0] (Q_FRAG)                                      18.611    18.611
clock uncertainty                                                                            0.000    18.611
cell hold time                                                                               0.571    19.182
data required time                                                                                    19.182
------------------------------------------------------------------------------------------------------------
data required time                                                                                   -19.182
data arrival time                                                                                     23.431
------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                            4.248


#Path 62
Startpoint: lcd_disp_ctrl.clk_top.d1.sec2_dffe_Q_2.QZ[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Endpoint  : lcd_disp_ctrl.clk_top.d1.sec2_dffe_Q_2.QD[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Path Type : hold

Point                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------
clock bctrl.bsampler.mclk (rise edge)                                                        0.000     0.000
clock source latency                                                                         0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                             0.000     0.000
lcd_disp_ctrl.clk_top.d1.sec2_dffe_Q_2.QCK[0] (Q_FRAG)                                      22.279    22.279
lcd_disp_ctrl.clk_top.d1.sec2_dffe_Q_2.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    23.672
lcd_disp_ctrl.clk_top.d1.sec2_dffe_Q_2_D_LUT3_O.t_frag.XSL[0] (T_FRAG)                       2.386    26.057
lcd_disp_ctrl.clk_top.d1.sec2_dffe_Q_2_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.041    27.098
lcd_disp_ctrl.clk_top.d1.sec2_dffe_Q_2.QD[0] (Q_FRAG)                                        0.000    27.098
data arrival time                                                                                     27.098

clock bctrl.bsampler.mclk (rise edge)                                                        0.000     0.000
clock source latency                                                                         0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                             0.000     0.000
lcd_disp_ctrl.clk_top.d1.sec2_dffe_Q_2.QCK[0] (Q_FRAG)                                      22.279    22.279
clock uncertainty                                                                            0.000    22.279
cell hold time                                                                               0.571    22.850
data required time                                                                                    22.850
------------------------------------------------------------------------------------------------------------
data required time                                                                                   -22.850
data arrival time                                                                                     27.098
------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                            4.248


#Path 63
Startpoint: lcd_disp_ctrl.clk_top.d4.min2_dffe_Q_2.QZ[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Endpoint  : lcd_disp_ctrl.clk_top.d4.min2_dffe_Q_2.QD[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Path Type : hold

Point                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------
clock bctrl.bsampler.mclk (rise edge)                                                        0.000     0.000
clock source latency                                                                         0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                             0.000     0.000
lcd_disp_ctrl.clk_top.d4.min2_dffe_Q_2.QCK[0] (Q_FRAG)                                      20.682    20.682
lcd_disp_ctrl.clk_top.d4.min2_dffe_Q_2.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    22.075
lcd_disp_ctrl.clk_top.d4.min2_dffe_Q_2_D_LUT3_O.t_frag.XSL[0] (T_FRAG)                       2.386    24.460
lcd_disp_ctrl.clk_top.d4.min2_dffe_Q_2_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.041    25.502
lcd_disp_ctrl.clk_top.d4.min2_dffe_Q_2.QD[0] (Q_FRAG)                                        0.000    25.502
data arrival time                                                                                     25.502

clock bctrl.bsampler.mclk (rise edge)                                                        0.000     0.000
clock source latency                                                                         0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                             0.000     0.000
lcd_disp_ctrl.clk_top.d4.min2_dffe_Q_2.QCK[0] (Q_FRAG)                                      20.682    20.682
clock uncertainty                                                                            0.000    20.682
cell hold time                                                                               0.571    21.253
data required time                                                                                    21.253
------------------------------------------------------------------------------------------------------------
data required time                                                                                   -21.253
data arrival time                                                                                     25.502
------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                            4.248


#Path 64
Startpoint: lcd_disp_ctrl.clk_top.d4.min2_dffe_Q_1.QZ[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Endpoint  : lcd_disp_ctrl.clk_top.d4.min2_dffe_Q_1.QD[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Path Type : hold

Point                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------
clock bctrl.bsampler.mclk (rise edge)                                                        0.000     0.000
clock source latency                                                                         0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                             0.000     0.000
lcd_disp_ctrl.clk_top.d4.min2_dffe_Q_1.QCK[0] (Q_FRAG)                                      21.419    21.419
lcd_disp_ctrl.clk_top.d4.min2_dffe_Q_1.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    22.811
lcd_disp_ctrl.clk_top.d4.min2_dffe_Q_1_D_LUT3_O.t_frag.XSL[0] (T_FRAG)                       2.386    25.197
lcd_disp_ctrl.clk_top.d4.min2_dffe_Q_1_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.041    26.238
lcd_disp_ctrl.clk_top.d4.min2_dffe_Q_1.QD[0] (Q_FRAG)                                        0.000    26.238
data arrival time                                                                                     26.238

clock bctrl.bsampler.mclk (rise edge)                                                        0.000     0.000
clock source latency                                                                         0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                             0.000     0.000
lcd_disp_ctrl.clk_top.d4.min2_dffe_Q_1.QCK[0] (Q_FRAG)                                      21.419    21.419
clock uncertainty                                                                            0.000    21.419
cell hold time                                                                               0.571    21.990
data required time                                                                                    21.990
------------------------------------------------------------------------------------------------------------
data required time                                                                                   -21.990
data arrival time                                                                                     26.238
------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                            4.248


#Path 65
Startpoint: lcd_disp_ctrl.clk_top.d1.min1_dffe_Q.QZ[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Endpoint  : lcd_disp_ctrl.clk_top.d1.min1_dffe_Q.QD[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Path Type : hold

Point                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------
clock bctrl.bsampler.mclk (rise edge)                                                      0.000     0.000
clock source latency                                                                       0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                           0.000     0.000
lcd_disp_ctrl.clk_top.d1.min1_dffe_Q.QCK[0] (Q_FRAG)                                      20.328    20.328
lcd_disp_ctrl.clk_top.d1.min1_dffe_Q.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    21.721
lcd_disp_ctrl.clk_top.d1.min1_dffe_Q_D_LUT3_O.t_frag.XSL[0] (T_FRAG)                       2.386    24.106
lcd_disp_ctrl.clk_top.d1.min1_dffe_Q_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.041    25.147
lcd_disp_ctrl.clk_top.d1.min1_dffe_Q.QD[0] (Q_FRAG)                                        0.000    25.147
data arrival time                                                                                   25.147

clock bctrl.bsampler.mclk (rise edge)                                                      0.000     0.000
clock source latency                                                                       0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                           0.000     0.000
lcd_disp_ctrl.clk_top.d1.min1_dffe_Q.QCK[0] (Q_FRAG)                                      20.328    20.328
clock uncertainty                                                                          0.000    20.328
cell hold time                                                                             0.571    20.899
data required time                                                                                  20.899
----------------------------------------------------------------------------------------------------------
data required time                                                                                 -20.899
data arrival time                                                                                   25.147
----------------------------------------------------------------------------------------------------------
slack (MET)                                                                                          4.248


#Path 66
Startpoint: lcd_disp_ctrl.clk_top.d4.min1_dffe_Q.QZ[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Endpoint  : lcd_disp_ctrl.clk_top.d4.min1_dffe_Q.QD[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Path Type : hold

Point                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------
clock bctrl.bsampler.mclk (rise edge)                                                      0.000     0.000
clock source latency                                                                       0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                           0.000     0.000
lcd_disp_ctrl.clk_top.d4.min1_dffe_Q.QCK[0] (Q_FRAG)                                      19.822    19.822
lcd_disp_ctrl.clk_top.d4.min1_dffe_Q.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    21.214
lcd_disp_ctrl.clk_top.d4.min1_dffe_Q_D_LUT3_O.t_frag.XSL[0] (T_FRAG)                       2.386    23.600
lcd_disp_ctrl.clk_top.d4.min1_dffe_Q_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.041    24.641
lcd_disp_ctrl.clk_top.d4.min1_dffe_Q.QD[0] (Q_FRAG)                                        0.000    24.641
data arrival time                                                                                   24.641

clock bctrl.bsampler.mclk (rise edge)                                                      0.000     0.000
clock source latency                                                                       0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                           0.000     0.000
lcd_disp_ctrl.clk_top.d4.min1_dffe_Q.QCK[0] (Q_FRAG)                                      19.822    19.822
clock uncertainty                                                                          0.000    19.822
cell hold time                                                                             0.571    20.393
data required time                                                                                  20.393
----------------------------------------------------------------------------------------------------------
data required time                                                                                 -20.393
data arrival time                                                                                   24.641
----------------------------------------------------------------------------------------------------------
slack (MET)                                                                                          4.248


#Path 67
Startpoint: lcd_disp_ctrl.clk_top.d4.hour2_dffe_Q_2.QZ[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Endpoint  : lcd_disp_ctrl.clk_top.d4.hour2_dffe_Q_2.QD[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Path Type : hold

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock bctrl.bsampler.mclk (rise edge)                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
lcd_disp_ctrl.clk_top.d4.hour2_dffe_Q_2.QCK[0] (Q_FRAG)                                      19.085    19.085
lcd_disp_ctrl.clk_top.d4.hour2_dffe_Q_2.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    20.478
lcd_disp_ctrl.clk_top.d4.hour2_dffe_Q_2_D_LUT3_O.t_frag.XSL[0] (T_FRAG)                       2.386    22.864
lcd_disp_ctrl.clk_top.d4.hour2_dffe_Q_2_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.041    23.905
lcd_disp_ctrl.clk_top.d4.hour2_dffe_Q_2.QD[0] (Q_FRAG)                                        0.000    23.905
data arrival time                                                                                      23.905

clock bctrl.bsampler.mclk (rise edge)                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
lcd_disp_ctrl.clk_top.d4.hour2_dffe_Q_2.QCK[0] (Q_FRAG)                                      19.085    19.085
clock uncertainty                                                                             0.000    19.085
cell hold time                                                                                0.571    19.656
data required time                                                                                     19.656
-------------------------------------------------------------------------------------------------------------
data required time                                                                                    -19.656
data arrival time                                                                                      23.905
-------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                             4.248


#Path 68
Startpoint: lcd_disp_ctrl.clk_top.d4.sec2_dffe_Q_3.QZ[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Endpoint  : lcd_disp_ctrl.clk_top.d4.sec2_dffe_Q_2.QD[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Path Type : hold

Point                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------
clock bctrl.bsampler.mclk (rise edge)                                                        0.000     0.000
clock source latency                                                                         0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                             0.000     0.000
lcd_disp_ctrl.clk_top.d4.sec2_dffe_Q_3.QCK[0] (Q_FRAG)                                      18.949    18.949
lcd_disp_ctrl.clk_top.d4.sec2_dffe_Q_3.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    20.341
lcd_disp_ctrl.clk_top.d4.sec2_dffe_Q_2_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                       4.172    24.514
lcd_disp_ctrl.clk_top.d4.sec2_dffe_Q_2_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        0.909    25.423
lcd_disp_ctrl.clk_top.d4.sec2_dffe_Q_2.QD[0] (Q_FRAG)                                        0.000    25.423
data arrival time                                                                                     25.423

clock bctrl.bsampler.mclk (rise edge)                                                        0.000     0.000
clock source latency                                                                         0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                             0.000     0.000
lcd_disp_ctrl.clk_top.d4.sec2_dffe_Q_2.QCK[0] (Q_FRAG)                                      20.523    20.523
clock uncertainty                                                                            0.000    20.523
cell hold time                                                                               0.571    21.094
data required time                                                                                    21.094
------------------------------------------------------------------------------------------------------------
data required time                                                                                   -21.094
data arrival time                                                                                     25.423
------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                            4.329


#Path 69
Startpoint: lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_63.QZ[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Endpoint  : lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_63.QD[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Path Type : hold

Point                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------
clock bctrl.bsampler.mclk (rise edge)                                                                       0.000     0.000
clock source latency                                                                                        0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                            0.000     0.000
lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_63.QCK[0] (Q_FRAG)                                      11.851    11.851
lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_63.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    13.243
lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_63_D_LUT2_O.t_frag.XSL[0] (T_FRAG)                       2.498    15.741
lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_63_D_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.041    16.782
lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_63.QD[0] (Q_FRAG)                                        0.000    16.782
data arrival time                                                                                                    16.782

clock bctrl.bsampler.mclk (rise edge)                                                                       0.000     0.000
clock source latency                                                                                        0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                            0.000     0.000
lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_63.QCK[0] (Q_FRAG)                                      11.851    11.851
clock uncertainty                                                                                           0.000    11.851
cell hold time                                                                                              0.571    12.422
data required time                                                                                                   12.422
---------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                  -12.422
data arrival time                                                                                                    16.782
---------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                           4.361


#Path 70
Startpoint: lcd_disp_ctrl.clk_top.d1.min2_dffe_Q.QZ[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Endpoint  : lcd_disp_ctrl.clk_top.d1.min2_dffe_Q.QD[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Path Type : hold

Point                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------
clock bctrl.bsampler.mclk (rise edge)                                                      0.000     0.000
clock source latency                                                                       0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                           0.000     0.000
lcd_disp_ctrl.clk_top.d1.min2_dffe_Q.QCK[0] (Q_FRAG)                                      19.507    19.507
lcd_disp_ctrl.clk_top.d1.min2_dffe_Q.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    20.900
lcd_disp_ctrl.clk_top.d1.min2_dffe_Q_D_LUT3_O.t_frag.XSL[0] (T_FRAG)                       2.498    23.398
lcd_disp_ctrl.clk_top.d1.min2_dffe_Q_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.041    24.439
lcd_disp_ctrl.clk_top.d1.min2_dffe_Q.QD[0] (Q_FRAG)                                        0.000    24.439
data arrival time                                                                                   24.439

clock bctrl.bsampler.mclk (rise edge)                                                      0.000     0.000
clock source latency                                                                       0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                           0.000     0.000
lcd_disp_ctrl.clk_top.d1.min2_dffe_Q.QCK[0] (Q_FRAG)                                      19.507    19.507
clock uncertainty                                                                          0.000    19.507
cell hold time                                                                             0.571    20.078
data required time                                                                                  20.078
----------------------------------------------------------------------------------------------------------
data required time                                                                                 -20.078
data arrival time                                                                                   24.439
----------------------------------------------------------------------------------------------------------
slack (MET)                                                                                          4.361


#Path 71
Startpoint: lcd_disp_ctrl.clk_top.d8.sec2_dffe_Q.QZ[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Endpoint  : lcd_disp_ctrl.clk_top.d8.sec2_dffe_Q.QD[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Path Type : hold

Point                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------
clock bctrl.bsampler.mclk (rise edge)                                                      0.000     0.000
clock source latency                                                                       0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                           0.000     0.000
lcd_disp_ctrl.clk_top.d8.sec2_dffe_Q.QCK[0] (Q_FRAG)                                      21.530    21.530
lcd_disp_ctrl.clk_top.d8.sec2_dffe_Q.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    22.923
lcd_disp_ctrl.clk_top.d8.sec2_dffe_Q_D_LUT3_O.t_frag.XSL[0] (T_FRAG)                       2.498    25.420
lcd_disp_ctrl.clk_top.d8.sec2_dffe_Q_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.041    26.462
lcd_disp_ctrl.clk_top.d8.sec2_dffe_Q.QD[0] (Q_FRAG)                                        0.000    26.462
data arrival time                                                                                   26.462

clock bctrl.bsampler.mclk (rise edge)                                                      0.000     0.000
clock source latency                                                                       0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                           0.000     0.000
lcd_disp_ctrl.clk_top.d8.sec2_dffe_Q.QCK[0] (Q_FRAG)                                      21.530    21.530
clock uncertainty                                                                          0.000    21.530
cell hold time                                                                             0.571    22.101
data required time                                                                                  22.101
----------------------------------------------------------------------------------------------------------
data required time                                                                                 -22.101
data arrival time                                                                                   26.462
----------------------------------------------------------------------------------------------------------
slack (MET)                                                                                          4.361


#Path 72
Startpoint: lcd_disp_ctrl.clk_top.d8.hour1_dffe_Q.QZ[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Endpoint  : lcd_disp_ctrl.clk_top.d8.hour1_dffe_Q.QD[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Path Type : hold

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock bctrl.bsampler.mclk (rise edge)                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                            0.000     0.000
lcd_disp_ctrl.clk_top.d8.hour1_dffe_Q.QCK[0] (Q_FRAG)                                      24.229    24.229
lcd_disp_ctrl.clk_top.d8.hour1_dffe_Q.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    25.622
lcd_disp_ctrl.clk_top.d8.hour1_dffe_Q_D_LUT3_O.t_frag.XSL[0] (T_FRAG)                       2.498    28.120
lcd_disp_ctrl.clk_top.d8.hour1_dffe_Q_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.041    29.161
lcd_disp_ctrl.clk_top.d8.hour1_dffe_Q.QD[0] (Q_FRAG)                                        0.000    29.161
data arrival time                                                                                    29.161

clock bctrl.bsampler.mclk (rise edge)                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                            0.000     0.000
lcd_disp_ctrl.clk_top.d8.hour1_dffe_Q.QCK[0] (Q_FRAG)                                      24.229    24.229
clock uncertainty                                                                           0.000    24.229
cell hold time                                                                              0.571    24.800
data required time                                                                                   24.800
-----------------------------------------------------------------------------------------------------------
data required time                                                                                  -24.800
data arrival time                                                                                    29.161
-----------------------------------------------------------------------------------------------------------
slack (MET)                                                                                           4.361


#Path 73
Startpoint: lcd_disp_ctrl.clk_top.d8.hour1_dffe_Q_2.QZ[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Endpoint  : lcd_disp_ctrl.clk_top.d8.hour1_dffe_Q_2.QD[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Path Type : hold

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock bctrl.bsampler.mclk (rise edge)                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
lcd_disp_ctrl.clk_top.d8.hour1_dffe_Q_2.QCK[0] (Q_FRAG)                                      23.327    23.327
lcd_disp_ctrl.clk_top.d8.hour1_dffe_Q_2.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    24.719
lcd_disp_ctrl.clk_top.d8.hour1_dffe_Q_2_D_LUT3_O.t_frag.XSL[0] (T_FRAG)                       2.498    27.217
lcd_disp_ctrl.clk_top.d8.hour1_dffe_Q_2_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.041    28.258
lcd_disp_ctrl.clk_top.d8.hour1_dffe_Q_2.QD[0] (Q_FRAG)                                        0.000    28.258
data arrival time                                                                                      28.258

clock bctrl.bsampler.mclk (rise edge)                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
lcd_disp_ctrl.clk_top.d8.hour1_dffe_Q_2.QCK[0] (Q_FRAG)                                      23.327    23.327
clock uncertainty                                                                             0.000    23.327
cell hold time                                                                                0.571    23.898
data required time                                                                                     23.898
-------------------------------------------------------------------------------------------------------------
data required time                                                                                    -23.898
data arrival time                                                                                      28.258
-------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                             4.361


#Path 74
Startpoint: lcd_disp_ctrl.clk_top.d1.state_dff_Q_2.QZ[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Endpoint  : lcd_disp_ctrl.clk_top.d1.state_dff_Q_2.QD[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Path Type : hold

Point                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------
clock bctrl.bsampler.mclk (rise edge)                                                        0.000     0.000
clock source latency                                                                         0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                             0.000     0.000
lcd_disp_ctrl.clk_top.d1.state_dff_Q_2.QCK[0] (Q_FRAG)                                      21.032    21.032
lcd_disp_ctrl.clk_top.d1.state_dff_Q_2.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    22.424
lcd_disp_ctrl.clk_top.d1.state_dff_Q_2_D_LUT3_O.t_frag.XSL[0] (T_FRAG)                       2.498    24.922
lcd_disp_ctrl.clk_top.d1.state_dff_Q_2_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.041    25.964
lcd_disp_ctrl.clk_top.d1.state_dff_Q_2.QD[0] (Q_FRAG)                                        0.000    25.964
data arrival time                                                                                     25.964

clock bctrl.bsampler.mclk (rise edge)                                                        0.000     0.000
clock source latency                                                                         0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                             0.000     0.000
lcd_disp_ctrl.clk_top.d1.state_dff_Q_2.QCK[0] (Q_FRAG)                                      21.032    21.032
clock uncertainty                                                                            0.000    21.032
cell hold time                                                                               0.571    21.603
data required time                                                                                    21.603
------------------------------------------------------------------------------------------------------------
data required time                                                                                   -21.603
data arrival time                                                                                     25.964
------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                            4.361


#Path 75
Startpoint: lcd_disp_ctrl.clk_top.d6.state_dff_Q_3.QZ[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Endpoint  : lcd_disp_ctrl.clk_top.d6.state_dff_Q_3.QD[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Path Type : hold

Point                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------
clock bctrl.bsampler.mclk (rise edge)                                                        0.000     0.000
clock source latency                                                                         0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                             0.000     0.000
lcd_disp_ctrl.clk_top.d6.state_dff_Q_3.QCK[0] (Q_FRAG)                                      15.661    15.661
lcd_disp_ctrl.clk_top.d6.state_dff_Q_3.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    17.054
lcd_disp_ctrl.clk_top.d6.state_dff_Q_3_D_LUT3_O.t_frag.XSL[0] (T_FRAG)                       2.498    19.551
lcd_disp_ctrl.clk_top.d6.state_dff_Q_3_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.041    20.593
lcd_disp_ctrl.clk_top.d6.state_dff_Q_3.QD[0] (Q_FRAG)                                        0.000    20.593
data arrival time                                                                                     20.593

clock bctrl.bsampler.mclk (rise edge)                                                        0.000     0.000
clock source latency                                                                         0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                             0.000     0.000
lcd_disp_ctrl.clk_top.d6.state_dff_Q_3.QCK[0] (Q_FRAG)                                      15.661    15.661
clock uncertainty                                                                            0.000    15.661
cell hold time                                                                               0.571    16.232
data required time                                                                                    16.232
------------------------------------------------------------------------------------------------------------
data required time                                                                                   -16.232
data arrival time                                                                                     20.593
------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                            4.361


#Path 76
Startpoint: lcd_disp_ctrl.clk_top.d8.min2_dffe_Q_1.QZ[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Endpoint  : lcd_disp_ctrl.clk_top.d8.min2_dffe_Q_1.QD[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Path Type : hold

Point                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------
clock bctrl.bsampler.mclk (rise edge)                                                        0.000     0.000
clock source latency                                                                         0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                             0.000     0.000
lcd_disp_ctrl.clk_top.d8.min2_dffe_Q_1.QCK[0] (Q_FRAG)                                      21.892    21.892
lcd_disp_ctrl.clk_top.d8.min2_dffe_Q_1.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    23.285
lcd_disp_ctrl.clk_top.d8.min2_dffe_Q_1_D_LUT3_O.t_frag.XSL[0] (T_FRAG)                       2.498    25.783
lcd_disp_ctrl.clk_top.d8.min2_dffe_Q_1_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.041    26.824
lcd_disp_ctrl.clk_top.d8.min2_dffe_Q_1.QD[0] (Q_FRAG)                                        0.000    26.824
data arrival time                                                                                     26.824

clock bctrl.bsampler.mclk (rise edge)                                                        0.000     0.000
clock source latency                                                                         0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                             0.000     0.000
lcd_disp_ctrl.clk_top.d8.min2_dffe_Q_1.QCK[0] (Q_FRAG)                                      21.892    21.892
clock uncertainty                                                                            0.000    21.892
cell hold time                                                                               0.571    22.463
data required time                                                                                    22.463
------------------------------------------------------------------------------------------------------------
data required time                                                                                   -22.463
data arrival time                                                                                     26.824
------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                            4.361


#Path 77
Startpoint: lcd_disp_ctrl.clk_top.d1.sec2_dffe_Q.QZ[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Endpoint  : lcd_disp_ctrl.clk_top.d1.sec2_dffe_Q.QD[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Path Type : hold

Point                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------
clock bctrl.bsampler.mclk (rise edge)                                                      0.000     0.000
clock source latency                                                                       0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                           0.000     0.000
lcd_disp_ctrl.clk_top.d1.sec2_dffe_Q.QCK[0] (Q_FRAG)                                      22.415    22.415
lcd_disp_ctrl.clk_top.d1.sec2_dffe_Q.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    23.807
lcd_disp_ctrl.clk_top.d1.sec2_dffe_Q_D_LUT3_O.t_frag.XSL[0] (T_FRAG)                       2.498    26.305
lcd_disp_ctrl.clk_top.d1.sec2_dffe_Q_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.041    27.346
lcd_disp_ctrl.clk_top.d1.sec2_dffe_Q.QD[0] (Q_FRAG)                                        0.000    27.346
data arrival time                                                                                   27.346

clock bctrl.bsampler.mclk (rise edge)                                                      0.000     0.000
clock source latency                                                                       0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                           0.000     0.000
lcd_disp_ctrl.clk_top.d1.sec2_dffe_Q.QCK[0] (Q_FRAG)                                      22.415    22.415
clock uncertainty                                                                          0.000    22.415
cell hold time                                                                             0.571    22.986
data required time                                                                                  22.986
----------------------------------------------------------------------------------------------------------
data required time                                                                                 -22.986
data arrival time                                                                                   27.346
----------------------------------------------------------------------------------------------------------
slack (MET)                                                                                          4.361


#Path 78
Startpoint: lcd_disp_ctrl.clk_top.d1.sec1_dffe_Q.QZ[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Endpoint  : lcd_disp_ctrl.clk_top.d1.sec1_dffe_Q.QD[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Path Type : hold

Point                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------
clock bctrl.bsampler.mclk (rise edge)                                                      0.000     0.000
clock source latency                                                                       0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                           0.000     0.000
lcd_disp_ctrl.clk_top.d1.sec1_dffe_Q.QCK[0] (Q_FRAG)                                      18.499    18.499
lcd_disp_ctrl.clk_top.d1.sec1_dffe_Q.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    19.892
lcd_disp_ctrl.clk_top.d1.sec1_dffe_Q_D_LUT3_O.t_frag.XSL[0] (T_FRAG)                       2.498    22.389
lcd_disp_ctrl.clk_top.d1.sec1_dffe_Q_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.041    23.431
lcd_disp_ctrl.clk_top.d1.sec1_dffe_Q.QD[0] (Q_FRAG)                                        0.000    23.431
data arrival time                                                                                   23.431

clock bctrl.bsampler.mclk (rise edge)                                                      0.000     0.000
clock source latency                                                                       0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                           0.000     0.000
lcd_disp_ctrl.clk_top.d1.sec1_dffe_Q.QCK[0] (Q_FRAG)                                      18.499    18.499
clock uncertainty                                                                          0.000    18.499
cell hold time                                                                             0.571    19.070
data required time                                                                                  19.070
----------------------------------------------------------------------------------------------------------
data required time                                                                                 -19.070
data arrival time                                                                                   23.431
----------------------------------------------------------------------------------------------------------
slack (MET)                                                                                          4.361


#Path 79
Startpoint: lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_63.QZ[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Endpoint  : lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_63.QD[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Path Type : hold

Point                                                                                                            Incr      Path
-------------------------------------------------------------------------------------------------------------------------------
clock bctrl.bsampler.mclk (rise edge)                                                                           0.000     0.000
clock source latency                                                                                            0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                0.000     0.000
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_63.QCK[0] (Q_FRAG)                                      12.406    12.406
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_63.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    13.799
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_63_D_LUT2_O.t_frag.XSL[0] (T_FRAG)                       2.498    16.297
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_63_D_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.041    17.338
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_63.QD[0] (Q_FRAG)                                        0.000    17.338
data arrival time                                                                                                        17.338

clock bctrl.bsampler.mclk (rise edge)                                                                           0.000     0.000
clock source latency                                                                                            0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                0.000     0.000
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_63.QCK[0] (Q_FRAG)                                      12.406    12.406
clock uncertainty                                                                                               0.000    12.406
cell hold time                                                                                                  0.571    12.977
data required time                                                                                                       12.977
-------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      -12.977
data arrival time                                                                                                        17.338
-------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                               4.361


#Path 80
Startpoint: lcd_disp_ctrl.clk_top.d6.day_dffe_Q.QZ[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Endpoint  : lcd_disp_ctrl.clk_top.d6.day_dffe_Q.QD[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Path Type : hold

Point                                                                                      Incr      Path
---------------------------------------------------------------------------------------------------------
clock bctrl.bsampler.mclk (rise edge)                                                     0.000     0.000
clock source latency                                                                      0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                          0.000     0.000
lcd_disp_ctrl.clk_top.d6.day_dffe_Q.QCK[0] (Q_FRAG)                                       9.188     9.188
lcd_disp_ctrl.clk_top.d6.day_dffe_Q.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    10.581
lcd_disp_ctrl.clk_top.d6.day_dffe_Q_D_LUT3_O.t_frag.XSL[0] (T_FRAG)                       2.498    13.079
lcd_disp_ctrl.clk_top.d6.day_dffe_Q_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.041    14.120
lcd_disp_ctrl.clk_top.d6.day_dffe_Q.QD[0] (Q_FRAG)                                        0.000    14.120
data arrival time                                                                                  14.120

clock bctrl.bsampler.mclk (rise edge)                                                     0.000     0.000
clock source latency                                                                      0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                          0.000     0.000
lcd_disp_ctrl.clk_top.d6.day_dffe_Q.QCK[0] (Q_FRAG)                                       9.188     9.188
clock uncertainty                                                                         0.000     9.188
cell hold time                                                                            0.571     9.759
data required time                                                                                  9.759
---------------------------------------------------------------------------------------------------------
data required time                                                                                 -9.759
data arrival time                                                                                  14.120
---------------------------------------------------------------------------------------------------------
slack (MET)                                                                                         4.361


#Path 81
Startpoint: lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_1.QZ[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Endpoint  : lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_1.QD[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Path Type : hold

Point                                                                                             Incr      Path
----------------------------------------------------------------------------------------------------------------
clock bctrl.bsampler.mclk (rise edge)                                                            0.000     0.000
clock source latency                                                                             0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                 0.000     0.000
lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_1.QCK[0] (Q_FRAG)                                       8.935     8.935
lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_1.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    10.327
lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_1_D_LUT3_O.t_frag.XSL[0] (T_FRAG)                       2.498    12.825
lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_1_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.041    13.866
lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_1.QD[0] (Q_FRAG)                                        0.000    13.866
data arrival time                                                                                         13.866

clock bctrl.bsampler.mclk (rise edge)                                                            0.000     0.000
clock source latency                                                                             0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                 0.000     0.000
lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_1.QCK[0] (Q_FRAG)                                       8.935     8.935
clock uncertainty                                                                                0.000     8.935
cell hold time                                                                                   0.571     9.505
data required time                                                                                         9.505
----------------------------------------------------------------------------------------------------------------
data required time                                                                                        -9.505
data arrival time                                                                                         13.866
----------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                4.361


#Path 82
Startpoint: dbg_l3_dff_Q.QZ[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Endpoint  : dbg_l3_dff_Q.QD[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Path Type : hold

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock bctrl.bsampler.mclk (rise edge)                              0.000     0.000
clock source latency                                               0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                   0.000     0.000
dbg_l3_dff_Q.QCK[0] (Q_FRAG)                                      16.185    16.185
dbg_l3_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    17.577
dbg_l3_dff_Q_D_LUT3_O.t_frag.XSL[0] (T_FRAG)                       2.498    20.075
dbg_l3_dff_Q_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.041    21.116
dbg_l3_dff_Q.QD[0] (Q_FRAG)                                        0.000    21.116
data arrival time                                                           21.116

clock bctrl.bsampler.mclk (rise edge)                              0.000     0.000
clock source latency                                               0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                   0.000     0.000
dbg_l3_dff_Q.QCK[0] (Q_FRAG)                                      16.185    16.185
clock uncertainty                                                  0.000    16.185
cell hold time                                                     0.571    16.756
data required time                                                          16.756
----------------------------------------------------------------------------------
data required time                                                         -16.756
data arrival time                                                           21.116
----------------------------------------------------------------------------------
slack (MET)                                                                  4.361


#Path 83
Startpoint: lcd_disp_ctrl.clk_top.d1.sec2_dffe_Q_1.QZ[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Endpoint  : lcd_disp_ctrl.clk_top.d1.sec2_dffe_Q_1.QD[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Path Type : hold

Point                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------
clock bctrl.bsampler.mclk (rise edge)                                                        0.000     0.000
clock source latency                                                                         0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                             0.000     0.000
lcd_disp_ctrl.clk_top.d1.sec2_dffe_Q_1.QCK[0] (Q_FRAG)                                      20.790    20.790
lcd_disp_ctrl.clk_top.d1.sec2_dffe_Q_1.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    22.183
lcd_disp_ctrl.clk_top.d1.sec2_dffe_Q_1_D_LUT3_O.t_frag.XSL[0] (T_FRAG)                       2.498    24.681
lcd_disp_ctrl.clk_top.d1.sec2_dffe_Q_1_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.041    25.722
lcd_disp_ctrl.clk_top.d1.sec2_dffe_Q_1.QD[0] (Q_FRAG)                                        0.000    25.722
data arrival time                                                                                     25.722

clock bctrl.bsampler.mclk (rise edge)                                                        0.000     0.000
clock source latency                                                                         0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                             0.000     0.000
lcd_disp_ctrl.clk_top.d1.sec2_dffe_Q_1.QCK[0] (Q_FRAG)                                      20.790    20.790
clock uncertainty                                                                            0.000    20.790
cell hold time                                                                               0.571    21.361
data required time                                                                                    21.361
------------------------------------------------------------------------------------------------------------
data required time                                                                                   -21.361
data arrival time                                                                                     25.722
------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                            4.361


#Path 84
Startpoint: lcd_disp_ctrl.clk_top.d6.state_dff_Q_1.QZ[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Endpoint  : lcd_disp_ctrl.clk_top.d6.state_dff_Q_1.QD[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Path Type : hold

Point                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------
clock bctrl.bsampler.mclk (rise edge)                                                        0.000     0.000
clock source latency                                                                         0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                             0.000     0.000
lcd_disp_ctrl.clk_top.d6.state_dff_Q_1.QCK[0] (Q_FRAG)                                      14.763    14.763
lcd_disp_ctrl.clk_top.d6.state_dff_Q_1.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    16.156
lcd_disp_ctrl.clk_top.d6.state_dff_Q_1_D_LUT3_O.t_frag.XSL[0] (T_FRAG)                       2.498    18.654
lcd_disp_ctrl.clk_top.d6.state_dff_Q_1_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.041    19.695
lcd_disp_ctrl.clk_top.d6.state_dff_Q_1.QD[0] (Q_FRAG)                                        0.000    19.695
data arrival time                                                                                     19.695

clock bctrl.bsampler.mclk (rise edge)                                                        0.000     0.000
clock source latency                                                                         0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                             0.000     0.000
lcd_disp_ctrl.clk_top.d6.state_dff_Q_1.QCK[0] (Q_FRAG)                                      14.763    14.763
clock uncertainty                                                                            0.000    14.763
cell hold time                                                                               0.571    15.334
data required time                                                                                    15.334
------------------------------------------------------------------------------------------------------------
data required time                                                                                   -15.334
data arrival time                                                                                     19.695
------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                            4.361


#Path 85
Startpoint: lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_2.QZ[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Endpoint  : lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_2.QD[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Path Type : hold

Point                                                                                             Incr      Path
----------------------------------------------------------------------------------------------------------------
clock bctrl.bsampler.mclk (rise edge)                                                            0.000     0.000
clock source latency                                                                             0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                 0.000     0.000
lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_2.QCK[0] (Q_FRAG)                                      18.384    18.384
lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_2.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    19.776
lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_1.t_frag.XSL[0] (T_FRAG)                       2.498    22.274
lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_1.t_frag.XZ[0] (T_FRAG)                        1.041    23.315
lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_2.QD[0] (Q_FRAG)                                        0.000    23.315
data arrival time                                                                                         23.315

clock bctrl.bsampler.mclk (rise edge)                                                            0.000     0.000
clock source latency                                                                             0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                 0.000     0.000
lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_2.QCK[0] (Q_FRAG)                                      18.384    18.384
clock uncertainty                                                                                0.000    18.384
cell hold time                                                                                   0.571    18.955
data required time                                                                                        18.955
----------------------------------------------------------------------------------------------------------------
data required time                                                                                       -18.955
data arrival time                                                                                         23.315
----------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                4.361


#Path 86
Startpoint: lcd_disp_ctrl.clk_top.d4.hour1_dffe_Q.QZ[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Endpoint  : lcd_disp_ctrl.clk_top.d4.hour1_dffe_Q.QD[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Path Type : hold

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock bctrl.bsampler.mclk (rise edge)                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                            0.000     0.000
lcd_disp_ctrl.clk_top.d4.hour1_dffe_Q.QCK[0] (Q_FRAG)                                      19.568    19.568
lcd_disp_ctrl.clk_top.d4.hour1_dffe_Q.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    20.961
lcd_disp_ctrl.clk_top.d4.hour1_dffe_Q_D_LUT3_O.t_frag.XSL[0] (T_FRAG)                       2.498    23.459
lcd_disp_ctrl.clk_top.d4.hour1_dffe_Q_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.041    24.500
lcd_disp_ctrl.clk_top.d4.hour1_dffe_Q.QD[0] (Q_FRAG)                                        0.000    24.500
data arrival time                                                                                    24.500

clock bctrl.bsampler.mclk (rise edge)                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                            0.000     0.000
lcd_disp_ctrl.clk_top.d4.hour1_dffe_Q.QCK[0] (Q_FRAG)                                      19.568    19.568
clock uncertainty                                                                           0.000    19.568
cell hold time                                                                              0.571    20.139
data required time                                                                                   20.139
-----------------------------------------------------------------------------------------------------------
data required time                                                                                  -20.139
data arrival time                                                                                    24.500
-----------------------------------------------------------------------------------------------------------
slack (MET)                                                                                           4.361


#Path 87
Startpoint: lcd_disp_ctrl.clk_top.d6.month2_dffe_Q.QZ[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Endpoint  : lcd_disp_ctrl.clk_top.d6.month2_dffe_Q.QD[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Path Type : hold

Point                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------
clock bctrl.bsampler.mclk (rise edge)                                                        0.000     0.000
clock source latency                                                                         0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                             0.000     0.000
lcd_disp_ctrl.clk_top.d6.month2_dffe_Q.QCK[0] (Q_FRAG)                                      14.010    14.010
lcd_disp_ctrl.clk_top.d6.month2_dffe_Q.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    15.403
lcd_disp_ctrl.clk_top.d6.month2_dffe_Q_D_LUT3_O.t_frag.XSL[0] (T_FRAG)                       2.508    17.911
lcd_disp_ctrl.clk_top.d6.month2_dffe_Q_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.041    18.952
lcd_disp_ctrl.clk_top.d6.month2_dffe_Q.QD[0] (Q_FRAG)                                        0.000    18.952
data arrival time                                                                                     18.952

clock bctrl.bsampler.mclk (rise edge)                                                        0.000     0.000
clock source latency                                                                         0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                             0.000     0.000
lcd_disp_ctrl.clk_top.d6.month2_dffe_Q.QCK[0] (Q_FRAG)                                      14.010    14.010
clock uncertainty                                                                            0.000    14.010
cell hold time                                                                               0.571    14.581
data required time                                                                                    14.581
------------------------------------------------------------------------------------------------------------
data required time                                                                                   -14.581
data arrival time                                                                                     18.952
------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                            4.371


#Path 88
Startpoint: lcd_disp_ctrl.clk_top.d6.year2_dffe_Q_2.QZ[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Endpoint  : lcd_disp_ctrl.clk_top.d6.year2_dffe_Q_2.QD[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Path Type : hold

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock bctrl.bsampler.mclk (rise edge)                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
lcd_disp_ctrl.clk_top.d6.year2_dffe_Q_2.QCK[0] (Q_FRAG)                                      12.787    12.787
lcd_disp_ctrl.clk_top.d6.year2_dffe_Q_2.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    14.179
lcd_disp_ctrl.clk_top.d6.year2_dffe_Q_2_D_LUT3_O.t_frag.XSL[0] (T_FRAG)                       2.508    16.687
lcd_disp_ctrl.clk_top.d6.year2_dffe_Q_2_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.041    17.728
lcd_disp_ctrl.clk_top.d6.year2_dffe_Q_2.QD[0] (Q_FRAG)                                        0.000    17.728
data arrival time                                                                                      17.728

clock bctrl.bsampler.mclk (rise edge)                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
lcd_disp_ctrl.clk_top.d6.year2_dffe_Q_2.QCK[0] (Q_FRAG)                                      12.787    12.787
clock uncertainty                                                                             0.000    12.787
cell hold time                                                                                0.571    13.357
data required time                                                                                     13.357
-------------------------------------------------------------------------------------------------------------
data required time                                                                                    -13.357
data arrival time                                                                                      17.728
-------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                             4.371


#Path 89
Startpoint: lcd_disp_ctrl.clk_top.d6.year2_dffe_Q.QZ[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Endpoint  : lcd_disp_ctrl.clk_top.d6.year2_dffe_Q.QD[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Path Type : hold

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock bctrl.bsampler.mclk (rise edge)                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                            0.000     0.000
lcd_disp_ctrl.clk_top.d6.year2_dffe_Q.QCK[0] (Q_FRAG)                                      12.779    12.779
lcd_disp_ctrl.clk_top.d6.year2_dffe_Q.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    14.172
lcd_disp_ctrl.clk_top.d6.year2_dffe_Q_D_LUT3_O.t_frag.XSL[0] (T_FRAG)                       2.508    16.680
lcd_disp_ctrl.clk_top.d6.year2_dffe_Q_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.041    17.721
lcd_disp_ctrl.clk_top.d6.year2_dffe_Q.QD[0] (Q_FRAG)                                        0.000    17.721
data arrival time                                                                                    17.721

clock bctrl.bsampler.mclk (rise edge)                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                            0.000     0.000
lcd_disp_ctrl.clk_top.d6.year2_dffe_Q.QCK[0] (Q_FRAG)                                      12.779    12.779
clock uncertainty                                                                           0.000    12.779
cell hold time                                                                              0.571    13.350
data required time                                                                                   13.350
-----------------------------------------------------------------------------------------------------------
data required time                                                                                  -13.350
data arrival time                                                                                    17.721
-----------------------------------------------------------------------------------------------------------
slack (MET)                                                                                           4.371


#Path 90
Startpoint: lcd_disp_ctrl.clk_top.d4.sec1_dffe_Q.QZ[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Endpoint  : lcd_disp_ctrl.clk_top.d4.sec1_dffe_Q.QD[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Path Type : hold

Point                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------
clock bctrl.bsampler.mclk (rise edge)                                                      0.000     0.000
clock source latency                                                                       0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                           0.000     0.000
lcd_disp_ctrl.clk_top.d4.sec1_dffe_Q.QCK[0] (Q_FRAG)                                      18.107    18.107
lcd_disp_ctrl.clk_top.d4.sec1_dffe_Q.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    19.500
lcd_disp_ctrl.clk_top.d4.sec1_dffe_Q_D_LUT3_O.t_frag.XSL[0] (T_FRAG)                       2.508    22.008
lcd_disp_ctrl.clk_top.d4.sec1_dffe_Q_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.041    23.049
lcd_disp_ctrl.clk_top.d4.sec1_dffe_Q.QD[0] (Q_FRAG)                                        0.000    23.049
data arrival time                                                                                   23.049

clock bctrl.bsampler.mclk (rise edge)                                                      0.000     0.000
clock source latency                                                                       0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                           0.000     0.000
lcd_disp_ctrl.clk_top.d4.sec1_dffe_Q.QCK[0] (Q_FRAG)                                      18.107    18.107
clock uncertainty                                                                          0.000    18.107
cell hold time                                                                             0.571    18.678
data required time                                                                                  18.678
----------------------------------------------------------------------------------------------------------
data required time                                                                                 -18.678
data arrival time                                                                                   23.049
----------------------------------------------------------------------------------------------------------
slack (MET)                                                                                          4.371


#Path 91
Startpoint: lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q.QZ[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Endpoint  : lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q.QD[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Path Type : hold

Point                                                                                           Incr      Path
--------------------------------------------------------------------------------------------------------------
clock bctrl.bsampler.mclk (rise edge)                                                          0.000     0.000
clock source latency                                                                           0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                               0.000     0.000
lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q.QCK[0] (Q_FRAG)                                      18.082    18.082
lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    19.475
lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O.t_frag.XSL[0] (T_FRAG)                       2.508    21.983
lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.041    23.024
lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q.QD[0] (Q_FRAG)                                        0.000    23.024
data arrival time                                                                                       23.024

clock bctrl.bsampler.mclk (rise edge)                                                          0.000     0.000
clock source latency                                                                           0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                               0.000     0.000
lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q.QCK[0] (Q_FRAG)                                      18.082    18.082
clock uncertainty                                                                              0.000    18.082
cell hold time                                                                                 0.571    18.653
data required time                                                                                      18.653
--------------------------------------------------------------------------------------------------------------
data required time                                                                                     -18.653
data arrival time                                                                                       23.024
--------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                              4.371


#Path 92
Startpoint: lcd_disp_ctrl.lcd_ctrl.init_bar_dff_Q.QZ[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Endpoint  : lcd_disp_ctrl.lcd_ctrl.init_bar_dff_Q.QD[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Path Type : hold

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock bctrl.bsampler.mclk (rise edge)                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                            0.000     0.000
lcd_disp_ctrl.lcd_ctrl.init_bar_dff_Q.QCK[0] (Q_FRAG)                                      16.270    16.270
lcd_disp_ctrl.lcd_ctrl.init_bar_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    17.663
lcd_disp_ctrl.lcd_ctrl.init_bar_dff_Q_D_LUT2_O.t_frag.XSL[0] (T_FRAG)                       2.508    20.171
lcd_disp_ctrl.lcd_ctrl.init_bar_dff_Q_D_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.041    21.212
lcd_disp_ctrl.lcd_ctrl.init_bar_dff_Q.QD[0] (Q_FRAG)                                        0.000    21.212
data arrival time                                                                                    21.212

clock bctrl.bsampler.mclk (rise edge)                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                            0.000     0.000
lcd_disp_ctrl.lcd_ctrl.init_bar_dff_Q.QCK[0] (Q_FRAG)                                      16.270    16.270
clock uncertainty                                                                           0.000    16.270
cell hold time                                                                              0.571    16.841
data required time                                                                                   16.841
-----------------------------------------------------------------------------------------------------------
data required time                                                                                  -16.841
data arrival time                                                                                    21.212
-----------------------------------------------------------------------------------------------------------
slack (MET)                                                                                           4.371


#Path 93
Startpoint: lcd_disp_ctrl.clk_top.d4.sec2_dffe_Q.QZ[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Endpoint  : lcd_disp_ctrl.clk_top.d4.sec2_dffe_Q.QD[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Path Type : hold

Point                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------
clock bctrl.bsampler.mclk (rise edge)                                                      0.000     0.000
clock source latency                                                                       0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                           0.000     0.000
lcd_disp_ctrl.clk_top.d4.sec2_dffe_Q.QCK[0] (Q_FRAG)                                      21.289    21.289
lcd_disp_ctrl.clk_top.d4.sec2_dffe_Q.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    22.681
lcd_disp_ctrl.clk_top.d4.sec2_dffe_Q_D_LUT3_O.t_frag.XSL[0] (T_FRAG)                       2.508    25.189
lcd_disp_ctrl.clk_top.d4.sec2_dffe_Q_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.041    26.231
lcd_disp_ctrl.clk_top.d4.sec2_dffe_Q.QD[0] (Q_FRAG)                                        0.000    26.231
data arrival time                                                                                   26.231

clock bctrl.bsampler.mclk (rise edge)                                                      0.000     0.000
clock source latency                                                                       0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                           0.000     0.000
lcd_disp_ctrl.clk_top.d4.sec2_dffe_Q.QCK[0] (Q_FRAG)                                      21.289    21.289
clock uncertainty                                                                          0.000    21.289
cell hold time                                                                             0.571    21.860
data required time                                                                                  21.860
----------------------------------------------------------------------------------------------------------
data required time                                                                                 -21.860
data arrival time                                                                                   26.231
----------------------------------------------------------------------------------------------------------
slack (MET)                                                                                          4.371


#Path 94
Startpoint: lcd_disp_ctrl.clk_top.d4.hour1_dffe_Q_1.QZ[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Endpoint  : lcd_disp_ctrl.clk_top.d4.hour1_dffe_Q_1.QD[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Path Type : hold

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock bctrl.bsampler.mclk (rise edge)                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
lcd_disp_ctrl.clk_top.d4.hour1_dffe_Q_1.QCK[0] (Q_FRAG)                                      20.187    20.187
lcd_disp_ctrl.clk_top.d4.hour1_dffe_Q_1.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    21.579
lcd_disp_ctrl.clk_top.d4.hour1_dffe_Q_1_D_LUT3_O.t_frag.XSL[0] (T_FRAG)                       2.508    24.087
lcd_disp_ctrl.clk_top.d4.hour1_dffe_Q_1_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.041    25.129
lcd_disp_ctrl.clk_top.d4.hour1_dffe_Q_1.QD[0] (Q_FRAG)                                        0.000    25.129
data arrival time                                                                                      25.129

clock bctrl.bsampler.mclk (rise edge)                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
lcd_disp_ctrl.clk_top.d4.hour1_dffe_Q_1.QCK[0] (Q_FRAG)                                      20.187    20.187
clock uncertainty                                                                             0.000    20.187
cell hold time                                                                                0.571    20.758
data required time                                                                                     20.758
-------------------------------------------------------------------------------------------------------------
data required time                                                                                    -20.758
data arrival time                                                                                      25.129
-------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                             4.371


#Path 95
Startpoint: lcd_disp_ctrl.clk_top.d6.month2_dffe_Q_2.QZ[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Endpoint  : lcd_disp_ctrl.clk_top.d6.month2_dffe_Q_2.QD[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Path Type : hold

Point                                                                                           Incr      Path
--------------------------------------------------------------------------------------------------------------
clock bctrl.bsampler.mclk (rise edge)                                                          0.000     0.000
clock source latency                                                                           0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                               0.000     0.000
lcd_disp_ctrl.clk_top.d6.month2_dffe_Q_2.QCK[0] (Q_FRAG)                                      14.965    14.965
lcd_disp_ctrl.clk_top.d6.month2_dffe_Q_2.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    16.358
lcd_disp_ctrl.clk_top.d6.month2_dffe_Q_2_D_LUT3_O.t_frag.XSL[0] (T_FRAG)                       2.508    18.866
lcd_disp_ctrl.clk_top.d6.month2_dffe_Q_2_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.041    19.907
lcd_disp_ctrl.clk_top.d6.month2_dffe_Q_2.QD[0] (Q_FRAG)                                        0.000    19.907
data arrival time                                                                                       19.907

clock bctrl.bsampler.mclk (rise edge)                                                          0.000     0.000
clock source latency                                                                           0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                               0.000     0.000
lcd_disp_ctrl.clk_top.d6.month2_dffe_Q_2.QCK[0] (Q_FRAG)                                      14.965    14.965
clock uncertainty                                                                              0.000    14.965
cell hold time                                                                                 0.571    15.536
data required time                                                                                      15.536
--------------------------------------------------------------------------------------------------------------
data required time                                                                                     -15.536
data arrival time                                                                                       19.907
--------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                              4.371


#Path 96
Startpoint: lcd_disp_ctrl.clk_top.d4.sec2_dffe_Q_1.QZ[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Endpoint  : lcd_disp_ctrl.clk_top.d4.sec2_dffe_Q_1.QD[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Path Type : hold

Point                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------
clock bctrl.bsampler.mclk (rise edge)                                                        0.000     0.000
clock source latency                                                                         0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                             0.000     0.000
lcd_disp_ctrl.clk_top.d4.sec2_dffe_Q_1.QCK[0] (Q_FRAG)                                      22.149    22.149
lcd_disp_ctrl.clk_top.d4.sec2_dffe_Q_1.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    23.542
lcd_disp_ctrl.clk_top.d4.sec2_dffe_Q_1_D_LUT3_O.t_frag.XSL[0] (T_FRAG)                       2.508    26.050
lcd_disp_ctrl.clk_top.d4.sec2_dffe_Q_1_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.041    27.091
lcd_disp_ctrl.clk_top.d4.sec2_dffe_Q_1.QD[0] (Q_FRAG)                                        0.000    27.091
data arrival time                                                                                     27.091

clock bctrl.bsampler.mclk (rise edge)                                                        0.000     0.000
clock source latency                                                                         0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                             0.000     0.000
lcd_disp_ctrl.clk_top.d4.sec2_dffe_Q_1.QCK[0] (Q_FRAG)                                      22.149    22.149
clock uncertainty                                                                            0.000    22.149
cell hold time                                                                               0.571    22.720
data required time                                                                                    22.720
------------------------------------------------------------------------------------------------------------
data required time                                                                                   -22.720
data arrival time                                                                                     27.091
------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                            4.371


#Path 97
Startpoint: lcd_disp_ctrl.clk_top.d1.hour1_dffe_Q_2.QZ[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Endpoint  : lcd_disp_ctrl.clk_top.d1.hour1_dffe_Q_2.QD[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Path Type : hold

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock bctrl.bsampler.mclk (rise edge)                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
lcd_disp_ctrl.clk_top.d1.hour1_dffe_Q_2.QCK[0] (Q_FRAG)                                       8.953     8.953
lcd_disp_ctrl.clk_top.d1.hour1_dffe_Q_2.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    10.346
lcd_disp_ctrl.clk_top.d1.hour1_dffe_Q_2_D_LUT3_O.t_frag.XSL[0] (T_FRAG)                       2.508    12.854
lcd_disp_ctrl.clk_top.d1.hour1_dffe_Q_2_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.041    13.895
lcd_disp_ctrl.clk_top.d1.hour1_dffe_Q_2.QD[0] (Q_FRAG)                                        0.000    13.895
data arrival time                                                                                      13.895

clock bctrl.bsampler.mclk (rise edge)                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
lcd_disp_ctrl.clk_top.d1.hour1_dffe_Q_2.QCK[0] (Q_FRAG)                                       8.953     8.953
clock uncertainty                                                                             0.000     8.953
cell hold time                                                                                0.571     9.524
data required time                                                                                      9.524
-------------------------------------------------------------------------------------------------------------
data required time                                                                                     -9.524
data arrival time                                                                                      13.895
-------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                             4.371


#Path 98
Startpoint: lcd_disp_ctrl.clk_top.d1.hour1_dffe_Q.QZ[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Endpoint  : lcd_disp_ctrl.clk_top.d1.hour1_dffe_Q.QD[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Path Type : hold

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock bctrl.bsampler.mclk (rise edge)                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                            0.000     0.000
lcd_disp_ctrl.clk_top.d1.hour1_dffe_Q.QCK[0] (Q_FRAG)                                       9.140     9.140
lcd_disp_ctrl.clk_top.d1.hour1_dffe_Q.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    10.532
lcd_disp_ctrl.clk_top.d1.hour1_dffe_Q_D_LUT3_O.t_frag.XSL[0] (T_FRAG)                       2.508    13.040
lcd_disp_ctrl.clk_top.d1.hour1_dffe_Q_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.041    14.081
lcd_disp_ctrl.clk_top.d1.hour1_dffe_Q.QD[0] (Q_FRAG)                                        0.000    14.081
data arrival time                                                                                    14.081

clock bctrl.bsampler.mclk (rise edge)                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                            0.000     0.000
lcd_disp_ctrl.clk_top.d1.hour1_dffe_Q.QCK[0] (Q_FRAG)                                       9.140     9.140
clock uncertainty                                                                           0.000     9.140
cell hold time                                                                              0.571     9.711
data required time                                                                                    9.711
-----------------------------------------------------------------------------------------------------------
data required time                                                                                   -9.711
data arrival time                                                                                    14.081
-----------------------------------------------------------------------------------------------------------
slack (MET)                                                                                           4.371


#Path 99
Startpoint: lcd_disp_ctrl.clk_top.d1.hour1_dffe_Q_1.QZ[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Endpoint  : lcd_disp_ctrl.clk_top.d1.hour1_dffe_Q_1.QD[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Path Type : hold

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock bctrl.bsampler.mclk (rise edge)                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
lcd_disp_ctrl.clk_top.d1.hour1_dffe_Q_1.QCK[0] (Q_FRAG)                                       9.203     9.203
lcd_disp_ctrl.clk_top.d1.hour1_dffe_Q_1.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    10.596
lcd_disp_ctrl.clk_top.d1.hour1_dffe_Q_1_D_LUT3_O.t_frag.XSL[0] (T_FRAG)                       2.508    13.104
lcd_disp_ctrl.clk_top.d1.hour1_dffe_Q_1_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.041    14.145
lcd_disp_ctrl.clk_top.d1.hour1_dffe_Q_1.QD[0] (Q_FRAG)                                        0.000    14.145
data arrival time                                                                                      14.145

clock bctrl.bsampler.mclk (rise edge)                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
lcd_disp_ctrl.clk_top.d1.hour1_dffe_Q_1.QCK[0] (Q_FRAG)                                       9.203     9.203
clock uncertainty                                                                             0.000     9.203
cell hold time                                                                                0.571     9.774
data required time                                                                                      9.774
-------------------------------------------------------------------------------------------------------------
data required time                                                                                     -9.774
data arrival time                                                                                      14.145
-------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                             4.371


#Path 100
Startpoint: lcd_disp_ctrl.clk_top.d6.day2_dffe_Q.QZ[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Endpoint  : lcd_disp_ctrl.clk_top.d6.day2_dffe_Q.QD[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Path Type : hold

Point                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------
clock bctrl.bsampler.mclk (rise edge)                                                      0.000     0.000
clock source latency                                                                       0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                           0.000     0.000
lcd_disp_ctrl.clk_top.d6.day2_dffe_Q.QCK[0] (Q_FRAG)                                      10.917    10.917
lcd_disp_ctrl.clk_top.d6.day2_dffe_Q.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    12.310
lcd_disp_ctrl.clk_top.d6.day2_dffe_Q_D_LUT3_O.t_frag.XSL[0] (T_FRAG)                       2.508    14.818
lcd_disp_ctrl.clk_top.d6.day2_dffe_Q_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.041    15.859
lcd_disp_ctrl.clk_top.d6.day2_dffe_Q.QD[0] (Q_FRAG)                                        0.000    15.859
data arrival time                                                                                   15.859

clock bctrl.bsampler.mclk (rise edge)                                                      0.000     0.000
clock source latency                                                                       0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                           0.000     0.000
lcd_disp_ctrl.clk_top.d6.day2_dffe_Q.QCK[0] (Q_FRAG)                                      10.917    10.917
clock uncertainty                                                                          0.000    10.917
cell hold time                                                                             0.571    11.488
data required time                                                                                  11.488
----------------------------------------------------------------------------------------------------------
data required time                                                                                 -11.488
data arrival time                                                                                   15.859
----------------------------------------------------------------------------------------------------------
slack (MET)                                                                                          4.371


#End of timing report
