// Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
// Date        : Thu Jun 16 12:50:41 2022
// Host        : TOR00094 running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
//               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ design_1_axi_ad9361_1_0_sim_netlist.v
// Design      : design_1_axi_ad9361_1_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7k325tffg676-2
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MULT_MACRO_viv_
   (Q,
    clk);
  input [11:0]Q;
  input clk;

  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_60 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_61 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_62 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_63 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_64 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_65 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_66 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_67 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_68 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_69 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_70 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_71 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_72 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_73 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_74 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_75 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_76 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_77 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_78 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_79 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_80 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_81 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_82 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_83 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_84 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_85 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_86 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_87 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_88 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_89 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_90 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_91 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_92 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_93 ;
  wire [11:0]Q;
  wire clk;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_OVERFLOW_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYOUT_UNCONNECTED ;
  wire [47:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED ;
  wire [47:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PCOUT_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "DSP48E" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(0),
    .ALUMODEREG(1),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(1),
    .CARRYINSELREG(1),
    .CREG(1),
    .DREG(0),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(1),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \MULT_MACRO.dsp_v5_1.DSP48_V5_1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,Q[11],Q,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_BCOUT_UNCONNECTED [17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b1),
        .CEALUMODE(1'b1),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b1),
        .CECARRYIN(1'b1),
        .CECTRL(1'b1),
        .CED(1'b1),
        .CEINMODE(1'b1),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_OVERFLOW_UNCONNECTED ),
        .P({\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED [47:43],\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_60 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_61 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_62 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_63 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_64 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_65 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_66 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_67 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_68 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_69 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_70 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_71 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_72 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_73 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_74 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_75 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_76 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_77 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_78 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_79 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_80 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_81 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_82 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_83 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_84 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_85 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_86 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_87 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_88 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_89 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_90 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_91 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_92 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_93 ,\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED [8:0]}),
        .PATTERNBDETECT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_UNDERFLOW_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "MULT_MACRO" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MULT_MACRO_0
   (\MULT_MACRO.dsp_v5_1.DSP48_V5_1_0 ,
    clk);
  input [11:0]\MULT_MACRO.dsp_v5_1.DSP48_V5_1_0 ;
  input clk;

  wire [11:0]\MULT_MACRO.dsp_v5_1.DSP48_V5_1_0 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_60 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_61 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_62 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_63 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_64 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_65 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_66 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_67 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_68 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_69 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_70 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_71 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_72 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_73 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_74 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_75 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_76 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_77 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_78 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_79 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_80 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_81 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_82 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_83 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_84 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_85 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_86 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_87 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_88 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_89 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_90 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_91 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_92 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_93 ;
  wire clk;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_OVERFLOW_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYOUT_UNCONNECTED ;
  wire [47:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED ;
  wire [47:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PCOUT_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "DSP48E" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(0),
    .ALUMODEREG(1),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(1),
    .CARRYINSELREG(1),
    .CREG(1),
    .DREG(0),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(1),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \MULT_MACRO.dsp_v5_1.DSP48_V5_1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_0 [11],\MULT_MACRO.dsp_v5_1.DSP48_V5_1_0 ,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_BCOUT_UNCONNECTED [17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b1),
        .CEALUMODE(1'b1),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b1),
        .CECARRYIN(1'b1),
        .CECTRL(1'b1),
        .CED(1'b1),
        .CEINMODE(1'b1),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_OVERFLOW_UNCONNECTED ),
        .P({\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED [47:43],\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_60 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_61 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_62 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_63 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_64 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_65 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_66 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_67 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_68 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_69 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_70 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_71 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_72 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_73 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_74 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_75 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_76 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_77 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_78 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_79 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_80 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_81 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_82 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_83 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_84 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_85 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_86 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_87 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_88 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_89 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_90 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_91 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_92 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_93 ,\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED [8:0]}),
        .PATTERNBDETECT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_UNDERFLOW_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "MULT_MACRO" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MULT_MACRO_13
   (Q,
    clk);
  input [11:0]Q;
  input clk;

  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_60 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_61 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_62 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_63 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_64 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_65 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_66 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_67 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_68 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_69 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_70 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_71 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_72 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_73 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_74 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_75 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_76 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_77 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_78 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_79 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_80 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_81 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_82 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_83 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_84 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_85 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_86 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_87 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_88 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_89 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_90 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_91 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_92 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_93 ;
  wire [11:0]Q;
  wire clk;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_OVERFLOW_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYOUT_UNCONNECTED ;
  wire [47:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED ;
  wire [47:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PCOUT_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "DSP48E" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(0),
    .ALUMODEREG(1),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(1),
    .CARRYINSELREG(1),
    .CREG(1),
    .DREG(0),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(1),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \MULT_MACRO.dsp_v5_1.DSP48_V5_1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,Q[11],Q,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_BCOUT_UNCONNECTED [17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b1),
        .CEALUMODE(1'b1),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b1),
        .CECARRYIN(1'b1),
        .CECTRL(1'b1),
        .CED(1'b1),
        .CEINMODE(1'b1),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_OVERFLOW_UNCONNECTED ),
        .P({\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED [47:43],\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_60 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_61 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_62 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_63 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_64 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_65 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_66 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_67 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_68 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_69 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_70 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_71 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_72 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_73 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_74 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_75 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_76 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_77 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_78 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_79 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_80 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_81 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_82 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_83 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_84 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_85 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_86 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_87 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_88 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_89 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_90 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_91 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_92 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_93 ,\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED [8:0]}),
        .PATTERNBDETECT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_UNDERFLOW_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "MULT_MACRO" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MULT_MACRO_14
   (\MULT_MACRO.dsp_v5_1.DSP48_V5_1_0 ,
    clk);
  input [11:0]\MULT_MACRO.dsp_v5_1.DSP48_V5_1_0 ;
  input clk;

  wire [11:0]\MULT_MACRO.dsp_v5_1.DSP48_V5_1_0 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_60 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_61 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_62 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_63 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_64 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_65 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_66 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_67 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_68 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_69 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_70 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_71 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_72 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_73 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_74 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_75 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_76 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_77 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_78 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_79 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_80 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_81 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_82 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_83 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_84 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_85 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_86 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_87 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_88 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_89 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_90 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_91 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_92 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_93 ;
  wire clk;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_OVERFLOW_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYOUT_UNCONNECTED ;
  wire [47:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED ;
  wire [47:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PCOUT_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "DSP48E" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(0),
    .ALUMODEREG(1),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(1),
    .CARRYINSELREG(1),
    .CREG(1),
    .DREG(0),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(1),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \MULT_MACRO.dsp_v5_1.DSP48_V5_1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_0 [11],\MULT_MACRO.dsp_v5_1.DSP48_V5_1_0 ,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_BCOUT_UNCONNECTED [17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b1),
        .CEALUMODE(1'b1),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b1),
        .CECARRYIN(1'b1),
        .CECTRL(1'b1),
        .CED(1'b1),
        .CEINMODE(1'b1),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_OVERFLOW_UNCONNECTED ),
        .P({\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED [47:43],\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_60 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_61 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_62 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_63 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_64 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_65 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_66 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_67 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_68 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_69 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_70 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_71 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_72 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_73 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_74 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_75 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_76 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_77 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_78 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_79 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_80 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_81 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_82 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_83 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_84 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_85 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_86 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_87 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_88 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_89 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_90 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_91 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_92 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_93 ,\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED [8:0]}),
        .PATTERNBDETECT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_UNDERFLOW_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "MULT_MACRO" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MULT_MACRO_18
   (Q,
    clk);
  input [12:0]Q;
  input clk;

  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_60 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_61 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_62 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_63 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_64 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_65 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_66 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_67 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_68 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_69 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_70 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_71 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_72 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_73 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_74 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_75 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_76 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_77 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_78 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_79 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_80 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_81 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_82 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_83 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_84 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_85 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_86 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_87 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_88 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_89 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_90 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_91 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_92 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_93 ;
  wire [12:0]Q;
  wire clk;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_OVERFLOW_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYOUT_UNCONNECTED ;
  wire [47:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED ;
  wire [47:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PCOUT_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "DSP48E" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(0),
    .ALUMODEREG(1),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(1),
    .CARRYINSELREG(1),
    .CREG(1),
    .DREG(0),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(1),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \MULT_MACRO.dsp_v5_1.DSP48_V5_1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,Q[12],Q[12],Q[12],Q[12],Q,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_BCOUT_UNCONNECTED [17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b1),
        .CEALUMODE(1'b1),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b1),
        .CECARRYIN(1'b1),
        .CECTRL(1'b1),
        .CED(1'b1),
        .CEINMODE(1'b1),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_OVERFLOW_UNCONNECTED ),
        .P({\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED [47:43],\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_60 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_61 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_62 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_63 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_64 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_65 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_66 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_67 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_68 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_69 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_70 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_71 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_72 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_73 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_74 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_75 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_76 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_77 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_78 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_79 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_80 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_81 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_82 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_83 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_84 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_85 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_86 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_87 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_88 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_89 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_90 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_91 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_92 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_93 ,\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED [8:0]}),
        .PATTERNBDETECT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_UNDERFLOW_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "MULT_MACRO" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MULT_MACRO_19
   (\MULT_MACRO.dsp_v5_1.DSP48_V5_1_0 ,
    clk);
  input [12:0]\MULT_MACRO.dsp_v5_1.DSP48_V5_1_0 ;
  input clk;

  wire [12:0]\MULT_MACRO.dsp_v5_1.DSP48_V5_1_0 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_60 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_61 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_62 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_63 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_64 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_65 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_66 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_67 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_68 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_69 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_70 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_71 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_72 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_73 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_74 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_75 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_76 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_77 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_78 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_79 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_80 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_81 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_82 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_83 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_84 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_85 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_86 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_87 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_88 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_89 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_90 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_91 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_92 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_93 ;
  wire clk;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_OVERFLOW_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYOUT_UNCONNECTED ;
  wire [47:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED ;
  wire [47:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PCOUT_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "DSP48E" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(0),
    .ALUMODEREG(1),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(1),
    .CARRYINSELREG(1),
    .CREG(1),
    .DREG(0),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(1),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \MULT_MACRO.dsp_v5_1.DSP48_V5_1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_0 [12],\MULT_MACRO.dsp_v5_1.DSP48_V5_1_0 [12],\MULT_MACRO.dsp_v5_1.DSP48_V5_1_0 [12],\MULT_MACRO.dsp_v5_1.DSP48_V5_1_0 [12],\MULT_MACRO.dsp_v5_1.DSP48_V5_1_0 ,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_BCOUT_UNCONNECTED [17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b1),
        .CEALUMODE(1'b1),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b1),
        .CECARRYIN(1'b1),
        .CECTRL(1'b1),
        .CED(1'b1),
        .CEINMODE(1'b1),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_OVERFLOW_UNCONNECTED ),
        .P({\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED [47:43],\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_60 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_61 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_62 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_63 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_64 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_65 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_66 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_67 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_68 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_69 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_70 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_71 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_72 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_73 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_74 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_75 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_76 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_77 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_78 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_79 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_80 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_81 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_82 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_83 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_84 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_85 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_86 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_87 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_88 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_89 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_90 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_91 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_92 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_93 ,\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED [8:0]}),
        .PATTERNBDETECT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_UNDERFLOW_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "MULT_MACRO" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MULT_MACRO_25
   (Q,
    clk);
  input [12:0]Q;
  input clk;

  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_60 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_61 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_62 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_63 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_64 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_65 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_66 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_67 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_68 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_69 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_70 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_71 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_72 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_73 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_74 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_75 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_76 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_77 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_78 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_79 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_80 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_81 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_82 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_83 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_84 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_85 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_86 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_87 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_88 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_89 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_90 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_91 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_92 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_93 ;
  wire [12:0]Q;
  wire clk;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_OVERFLOW_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYOUT_UNCONNECTED ;
  wire [47:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED ;
  wire [47:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PCOUT_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "DSP48E" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(0),
    .ALUMODEREG(1),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(1),
    .CARRYINSELREG(1),
    .CREG(1),
    .DREG(0),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(1),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \MULT_MACRO.dsp_v5_1.DSP48_V5_1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,Q[12],Q[12],Q[12],Q[12],Q,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_BCOUT_UNCONNECTED [17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b1),
        .CEALUMODE(1'b1),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b1),
        .CECARRYIN(1'b1),
        .CECTRL(1'b1),
        .CED(1'b1),
        .CEINMODE(1'b1),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_OVERFLOW_UNCONNECTED ),
        .P({\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED [47:43],\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_60 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_61 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_62 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_63 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_64 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_65 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_66 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_67 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_68 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_69 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_70 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_71 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_72 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_73 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_74 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_75 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_76 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_77 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_78 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_79 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_80 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_81 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_82 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_83 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_84 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_85 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_86 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_87 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_88 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_89 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_90 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_91 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_92 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_93 ,\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED [8:0]}),
        .PATTERNBDETECT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_UNDERFLOW_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "MULT_MACRO" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MULT_MACRO_26
   (\MULT_MACRO.dsp_v5_1.DSP48_V5_1_0 ,
    clk);
  input [12:0]\MULT_MACRO.dsp_v5_1.DSP48_V5_1_0 ;
  input clk;

  wire [12:0]\MULT_MACRO.dsp_v5_1.DSP48_V5_1_0 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_60 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_61 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_62 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_63 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_64 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_65 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_66 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_67 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_68 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_69 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_70 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_71 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_72 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_73 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_74 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_75 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_76 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_77 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_78 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_79 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_80 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_81 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_82 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_83 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_84 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_85 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_86 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_87 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_88 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_89 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_90 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_91 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_92 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_93 ;
  wire clk;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_OVERFLOW_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYOUT_UNCONNECTED ;
  wire [47:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED ;
  wire [47:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PCOUT_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "DSP48E" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(0),
    .ALUMODEREG(1),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(1),
    .CARRYINSELREG(1),
    .CREG(1),
    .DREG(0),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(1),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \MULT_MACRO.dsp_v5_1.DSP48_V5_1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_0 [12],\MULT_MACRO.dsp_v5_1.DSP48_V5_1_0 [12],\MULT_MACRO.dsp_v5_1.DSP48_V5_1_0 [12],\MULT_MACRO.dsp_v5_1.DSP48_V5_1_0 [12],\MULT_MACRO.dsp_v5_1.DSP48_V5_1_0 ,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_BCOUT_UNCONNECTED [17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b1),
        .CEALUMODE(1'b1),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b1),
        .CECARRYIN(1'b1),
        .CECTRL(1'b1),
        .CED(1'b1),
        .CEINMODE(1'b1),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_OVERFLOW_UNCONNECTED ),
        .P({\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED [47:43],\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_60 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_61 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_62 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_63 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_64 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_65 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_66 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_67 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_68 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_69 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_70 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_71 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_72 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_73 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_74 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_75 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_76 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_77 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_78 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_79 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_80 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_81 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_82 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_83 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_84 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_85 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_86 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_87 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_88 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_89 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_90 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_91 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_92 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_93 ,\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED [8:0]}),
        .PATTERNBDETECT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_UNDERFLOW_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "MULT_MACRO" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MULT_MACRO_3
   (Q,
    clk);
  input [11:0]Q;
  input clk;

  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_60 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_61 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_62 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_63 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_64 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_65 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_66 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_67 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_68 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_69 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_70 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_71 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_72 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_73 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_74 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_75 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_76 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_77 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_78 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_79 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_80 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_81 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_82 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_83 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_84 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_85 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_86 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_87 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_88 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_89 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_90 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_91 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_92 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_93 ;
  wire [11:0]Q;
  wire clk;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_OVERFLOW_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYOUT_UNCONNECTED ;
  wire [47:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED ;
  wire [47:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PCOUT_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "DSP48E" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(0),
    .ALUMODEREG(1),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(1),
    .CARRYINSELREG(1),
    .CREG(1),
    .DREG(0),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(1),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \MULT_MACRO.dsp_v5_1.DSP48_V5_1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,Q[11],Q,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_BCOUT_UNCONNECTED [17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b1),
        .CEALUMODE(1'b1),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b1),
        .CECARRYIN(1'b1),
        .CECTRL(1'b1),
        .CED(1'b1),
        .CEINMODE(1'b1),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_OVERFLOW_UNCONNECTED ),
        .P({\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED [47:43],\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_60 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_61 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_62 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_63 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_64 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_65 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_66 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_67 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_68 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_69 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_70 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_71 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_72 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_73 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_74 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_75 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_76 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_77 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_78 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_79 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_80 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_81 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_82 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_83 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_84 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_85 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_86 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_87 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_88 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_89 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_90 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_91 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_92 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_93 ,\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED [8:0]}),
        .PATTERNBDETECT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_UNDERFLOW_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "MULT_MACRO" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MULT_MACRO_32
   (Q,
    clk);
  input [12:0]Q;
  input clk;

  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_60 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_61 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_62 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_63 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_64 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_65 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_66 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_67 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_68 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_69 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_70 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_71 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_72 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_73 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_74 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_75 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_76 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_77 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_78 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_79 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_80 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_81 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_82 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_83 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_84 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_85 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_86 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_87 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_88 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_89 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_90 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_91 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_92 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_93 ;
  wire [12:0]Q;
  wire clk;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_OVERFLOW_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYOUT_UNCONNECTED ;
  wire [47:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED ;
  wire [47:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PCOUT_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "DSP48E" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(0),
    .ALUMODEREG(1),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(1),
    .CARRYINSELREG(1),
    .CREG(1),
    .DREG(0),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(1),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \MULT_MACRO.dsp_v5_1.DSP48_V5_1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,Q[12],Q[12],Q[12],Q[12],Q,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_BCOUT_UNCONNECTED [17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b1),
        .CEALUMODE(1'b1),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b1),
        .CECARRYIN(1'b1),
        .CECTRL(1'b1),
        .CED(1'b1),
        .CEINMODE(1'b1),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_OVERFLOW_UNCONNECTED ),
        .P({\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED [47:43],\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_60 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_61 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_62 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_63 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_64 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_65 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_66 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_67 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_68 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_69 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_70 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_71 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_72 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_73 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_74 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_75 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_76 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_77 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_78 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_79 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_80 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_81 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_82 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_83 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_84 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_85 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_86 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_87 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_88 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_89 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_90 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_91 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_92 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_93 ,\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED [8:0]}),
        .PATTERNBDETECT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_UNDERFLOW_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "MULT_MACRO" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MULT_MACRO_33
   (\MULT_MACRO.dsp_v5_1.DSP48_V5_1_0 ,
    clk);
  input [12:0]\MULT_MACRO.dsp_v5_1.DSP48_V5_1_0 ;
  input clk;

  wire [12:0]\MULT_MACRO.dsp_v5_1.DSP48_V5_1_0 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_60 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_61 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_62 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_63 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_64 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_65 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_66 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_67 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_68 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_69 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_70 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_71 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_72 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_73 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_74 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_75 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_76 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_77 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_78 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_79 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_80 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_81 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_82 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_83 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_84 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_85 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_86 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_87 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_88 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_89 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_90 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_91 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_92 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_93 ;
  wire clk;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_OVERFLOW_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYOUT_UNCONNECTED ;
  wire [47:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED ;
  wire [47:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PCOUT_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "DSP48E" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(0),
    .ALUMODEREG(1),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(1),
    .CARRYINSELREG(1),
    .CREG(1),
    .DREG(0),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(1),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \MULT_MACRO.dsp_v5_1.DSP48_V5_1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_0 [12],\MULT_MACRO.dsp_v5_1.DSP48_V5_1_0 [12],\MULT_MACRO.dsp_v5_1.DSP48_V5_1_0 [12],\MULT_MACRO.dsp_v5_1.DSP48_V5_1_0 [12],\MULT_MACRO.dsp_v5_1.DSP48_V5_1_0 ,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_BCOUT_UNCONNECTED [17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b1),
        .CEALUMODE(1'b1),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b1),
        .CECARRYIN(1'b1),
        .CECTRL(1'b1),
        .CED(1'b1),
        .CEINMODE(1'b1),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_OVERFLOW_UNCONNECTED ),
        .P({\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED [47:43],\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_60 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_61 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_62 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_63 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_64 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_65 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_66 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_67 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_68 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_69 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_70 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_71 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_72 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_73 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_74 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_75 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_76 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_77 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_78 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_79 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_80 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_81 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_82 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_83 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_84 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_85 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_86 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_87 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_88 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_89 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_90 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_91 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_92 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_93 ,\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED [8:0]}),
        .PATTERNBDETECT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_UNDERFLOW_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "MULT_MACRO" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MULT_MACRO_39
   (Q,
    clk);
  input [12:0]Q;
  input clk;

  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_60 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_61 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_62 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_63 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_64 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_65 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_66 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_67 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_68 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_69 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_70 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_71 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_72 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_73 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_74 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_75 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_76 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_77 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_78 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_79 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_80 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_81 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_82 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_83 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_84 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_85 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_86 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_87 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_88 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_89 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_90 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_91 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_92 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_93 ;
  wire [12:0]Q;
  wire clk;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_OVERFLOW_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYOUT_UNCONNECTED ;
  wire [47:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED ;
  wire [47:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PCOUT_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "DSP48E" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(0),
    .ALUMODEREG(1),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(1),
    .CARRYINSELREG(1),
    .CREG(1),
    .DREG(0),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(1),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \MULT_MACRO.dsp_v5_1.DSP48_V5_1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,Q[12],Q[12],Q[12],Q[12],Q,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_BCOUT_UNCONNECTED [17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b1),
        .CEALUMODE(1'b1),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b1),
        .CECARRYIN(1'b1),
        .CECTRL(1'b1),
        .CED(1'b1),
        .CEINMODE(1'b1),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_OVERFLOW_UNCONNECTED ),
        .P({\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED [47:43],\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_60 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_61 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_62 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_63 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_64 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_65 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_66 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_67 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_68 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_69 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_70 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_71 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_72 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_73 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_74 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_75 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_76 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_77 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_78 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_79 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_80 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_81 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_82 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_83 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_84 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_85 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_86 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_87 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_88 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_89 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_90 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_91 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_92 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_93 ,\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED [8:0]}),
        .PATTERNBDETECT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_UNDERFLOW_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "MULT_MACRO" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MULT_MACRO_4
   (\MULT_MACRO.dsp_v5_1.DSP48_V5_1_0 ,
    clk);
  input [11:0]\MULT_MACRO.dsp_v5_1.DSP48_V5_1_0 ;
  input clk;

  wire [11:0]\MULT_MACRO.dsp_v5_1.DSP48_V5_1_0 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_60 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_61 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_62 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_63 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_64 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_65 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_66 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_67 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_68 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_69 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_70 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_71 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_72 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_73 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_74 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_75 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_76 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_77 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_78 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_79 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_80 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_81 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_82 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_83 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_84 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_85 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_86 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_87 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_88 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_89 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_90 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_91 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_92 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_93 ;
  wire clk;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_OVERFLOW_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYOUT_UNCONNECTED ;
  wire [47:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED ;
  wire [47:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PCOUT_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "DSP48E" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(0),
    .ALUMODEREG(1),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(1),
    .CARRYINSELREG(1),
    .CREG(1),
    .DREG(0),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(1),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \MULT_MACRO.dsp_v5_1.DSP48_V5_1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_0 [11],\MULT_MACRO.dsp_v5_1.DSP48_V5_1_0 ,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_BCOUT_UNCONNECTED [17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b1),
        .CEALUMODE(1'b1),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b1),
        .CECARRYIN(1'b1),
        .CECTRL(1'b1),
        .CED(1'b1),
        .CEINMODE(1'b1),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_OVERFLOW_UNCONNECTED ),
        .P({\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED [47:43],\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_60 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_61 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_62 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_63 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_64 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_65 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_66 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_67 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_68 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_69 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_70 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_71 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_72 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_73 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_74 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_75 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_76 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_77 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_78 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_79 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_80 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_81 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_82 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_83 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_84 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_85 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_86 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_87 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_88 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_89 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_90 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_91 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_92 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_93 ,\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED [8:0]}),
        .PATTERNBDETECT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_UNDERFLOW_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "MULT_MACRO" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MULT_MACRO_40
   (\MULT_MACRO.dsp_v5_1.DSP48_V5_1_0 ,
    clk);
  input [12:0]\MULT_MACRO.dsp_v5_1.DSP48_V5_1_0 ;
  input clk;

  wire [12:0]\MULT_MACRO.dsp_v5_1.DSP48_V5_1_0 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_60 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_61 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_62 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_63 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_64 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_65 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_66 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_67 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_68 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_69 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_70 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_71 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_72 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_73 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_74 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_75 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_76 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_77 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_78 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_79 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_80 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_81 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_82 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_83 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_84 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_85 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_86 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_87 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_88 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_89 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_90 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_91 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_92 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_93 ;
  wire clk;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_OVERFLOW_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYOUT_UNCONNECTED ;
  wire [47:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED ;
  wire [47:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PCOUT_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "DSP48E" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(0),
    .ALUMODEREG(1),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(1),
    .CARRYINSELREG(1),
    .CREG(1),
    .DREG(0),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(1),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \MULT_MACRO.dsp_v5_1.DSP48_V5_1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_0 [12],\MULT_MACRO.dsp_v5_1.DSP48_V5_1_0 [12],\MULT_MACRO.dsp_v5_1.DSP48_V5_1_0 [12],\MULT_MACRO.dsp_v5_1.DSP48_V5_1_0 [12],\MULT_MACRO.dsp_v5_1.DSP48_V5_1_0 ,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_BCOUT_UNCONNECTED [17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b1),
        .CEALUMODE(1'b1),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b1),
        .CECARRYIN(1'b1),
        .CECTRL(1'b1),
        .CED(1'b1),
        .CEINMODE(1'b1),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_OVERFLOW_UNCONNECTED ),
        .P({\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED [47:43],\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_60 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_61 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_62 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_63 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_64 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_65 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_66 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_67 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_68 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_69 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_70 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_71 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_72 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_73 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_74 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_75 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_76 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_77 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_78 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_79 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_80 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_81 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_82 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_83 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_84 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_85 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_86 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_87 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_88 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_89 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_90 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_91 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_92 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_93 ,\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED [8:0]}),
        .PATTERNBDETECT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_UNDERFLOW_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "MULT_MACRO" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MULT_MACRO_8
   (Q,
    clk);
  input [11:0]Q;
  input clk;

  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_60 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_61 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_62 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_63 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_64 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_65 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_66 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_67 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_68 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_69 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_70 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_71 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_72 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_73 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_74 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_75 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_76 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_77 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_78 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_79 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_80 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_81 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_82 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_83 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_84 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_85 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_86 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_87 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_88 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_89 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_90 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_91 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_92 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_93 ;
  wire [11:0]Q;
  wire clk;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_OVERFLOW_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYOUT_UNCONNECTED ;
  wire [47:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED ;
  wire [47:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PCOUT_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "DSP48E" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(0),
    .ALUMODEREG(1),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(1),
    .CARRYINSELREG(1),
    .CREG(1),
    .DREG(0),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(1),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \MULT_MACRO.dsp_v5_1.DSP48_V5_1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,Q[11],Q,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_BCOUT_UNCONNECTED [17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b1),
        .CEALUMODE(1'b1),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b1),
        .CECARRYIN(1'b1),
        .CECTRL(1'b1),
        .CED(1'b1),
        .CEINMODE(1'b1),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_OVERFLOW_UNCONNECTED ),
        .P({\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED [47:43],\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_60 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_61 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_62 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_63 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_64 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_65 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_66 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_67 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_68 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_69 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_70 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_71 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_72 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_73 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_74 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_75 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_76 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_77 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_78 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_79 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_80 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_81 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_82 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_83 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_84 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_85 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_86 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_87 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_88 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_89 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_90 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_91 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_92 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_93 ,\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED [8:0]}),
        .PATTERNBDETECT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_UNDERFLOW_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "MULT_MACRO" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MULT_MACRO_9
   (\MULT_MACRO.dsp_v5_1.DSP48_V5_1_0 ,
    clk);
  input [11:0]\MULT_MACRO.dsp_v5_1.DSP48_V5_1_0 ;
  input clk;

  wire [11:0]\MULT_MACRO.dsp_v5_1.DSP48_V5_1_0 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_60 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_61 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_62 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_63 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_64 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_65 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_66 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_67 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_68 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_69 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_70 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_71 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_72 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_73 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_74 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_75 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_76 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_77 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_78 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_79 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_80 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_81 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_82 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_83 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_84 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_85 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_86 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_87 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_88 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_89 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_90 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_91 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_92 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_93 ;
  wire clk;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_OVERFLOW_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYOUT_UNCONNECTED ;
  wire [47:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED ;
  wire [47:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PCOUT_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "DSP48E" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(0),
    .ALUMODEREG(1),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(1),
    .CARRYINSELREG(1),
    .CREG(1),
    .DREG(0),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(1),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \MULT_MACRO.dsp_v5_1.DSP48_V5_1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_0 [11],\MULT_MACRO.dsp_v5_1.DSP48_V5_1_0 ,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_BCOUT_UNCONNECTED [17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b1),
        .CEALUMODE(1'b1),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b1),
        .CECARRYIN(1'b1),
        .CECTRL(1'b1),
        .CED(1'b1),
        .CEINMODE(1'b1),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_OVERFLOW_UNCONNECTED ),
        .P({\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED [47:43],\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_60 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_61 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_62 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_63 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_64 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_65 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_66 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_67 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_68 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_69 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_70 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_71 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_72 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_73 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_74 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_75 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_76 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_77 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_78 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_79 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_80 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_81 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_82 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_83 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_84 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_85 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_86 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_87 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_88 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_89 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_90 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_91 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_92 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_93 ,\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED [8:0]}),
        .PATTERNBDETECT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_UNDERFLOW_UNCONNECTED ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_data_clk
   (clk,
    rx_clk_in_p,
    rx_clk_in_n);
  output clk;
  input rx_clk_in_p;
  input rx_clk_in_n;

  wire clk;
  wire clk_ibuf_s;
  wire rx_clk_in_n;
  wire rx_clk_in_p;

  (* BOX_TYPE = "PRIMITIVE" *) 
  BUFG i_clk_gbuf
       (.I(clk_ibuf_s),
        .O(clk));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  (* IBUF_DELAY_VALUE = "0" *) 
  (* XILINX_LEGACY_PRIM = "IBUFGDS" *) 
  IBUFDS #(
    .IOSTANDARD("DEFAULT")) 
    i_rx_clk_ibuf
       (.I(rx_clk_in_p),
        .IB(rx_clk_in_n),
        .O(clk_ibuf_s));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_data_in
   (up_adc_drdata_s,
    D,
    rx_data_in_p,
    rx_data_in_n,
    s_axi_aclk,
    \adc_data_p_reg[36] ,
    \adc_data_p_reg[36]_0 ,
    clk);
  output [4:0]up_adc_drdata_s;
  output [1:0]D;
  input [0:0]rx_data_in_p;
  input [0:0]rx_data_in_n;
  input s_axi_aclk;
  input [0:0]\adc_data_p_reg[36] ;
  input [4:0]\adc_data_p_reg[36]_0 ;
  input clk;

  wire [1:0]D;
  wire [0:0]\adc_data_p_reg[36] ;
  wire [4:0]\adc_data_p_reg[36]_0 ;
  wire clk;
  wire rx_data_ibuf_s;
  wire rx_data_idelay_s;
  wire [0:0]rx_data_in_n;
  wire [0:0]rx_data_in_p;
  wire s_axi_aclk;
  wire [4:0]up_adc_drdata_s;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  (* IBUF_DELAY_VALUE = "0" *) 
  (* IFD_DELAY_VALUE = "AUTO" *) 
  IBUFDS #(
    .IOSTANDARD("DEFAULT")) 
    i_rx_data_ibuf
       (.I(rx_data_in_p),
        .IB(rx_data_in_n),
        .O(rx_data_ibuf_s));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* __SRVAL = "TRUE" *) 
  IDDR #(
    .DDR_CLK_EDGE("SAME_EDGE"),
    .INIT_Q1(1'b0),
    .INIT_Q2(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .SRTYPE("SYNC")) 
    i_rx_data_iddr
       (.C(clk),
        .CE(1'b1),
        .D(rx_data_idelay_s),
        .Q1(D[1]),
        .Q2(D[0]),
        .R(1'b0),
        .S(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* IODELAY_GROUP = "dev_0_if_delay_group" *) 
  (* SIM_DELAY_D = "0" *) 
  IDELAYE2 #(
    .CINVCTRL_SEL("FALSE"),
    .DELAY_SRC("IDATAIN"),
    .HIGH_PERFORMANCE_MODE("FALSE"),
    .IDELAY_TYPE("VAR_LOAD"),
    .IDELAY_VALUE(0),
    .IS_C_INVERTED(1'b0),
    .IS_DATAIN_INVERTED(1'b0),
    .IS_IDATAIN_INVERTED(1'b0),
    .PIPE_SEL("FALSE"),
    .REFCLK_FREQUENCY(200.000000),
    .SIGNAL_PATTERN("DATA")) 
    i_rx_data_idelay
       (.C(s_axi_aclk),
        .CE(1'b0),
        .CINVCTRL(1'b0),
        .CNTVALUEIN(\adc_data_p_reg[36]_0 ),
        .CNTVALUEOUT(up_adc_drdata_s),
        .DATAIN(1'b0),
        .DATAOUT(rx_data_idelay_s),
        .IDATAIN(rx_data_ibuf_s),
        .INC(1'b0),
        .LD(\adc_data_p_reg[36] ),
        .LDPIPEEN(1'b0),
        .REGRST(1'b0));
endmodule

(* ORIG_REF_NAME = "ad_data_in" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_data_in_41
   (up_adc_drdata_s,
    D,
    rx_data_in_p,
    rx_data_in_n,
    s_axi_aclk,
    \adc_data_p_reg[37] ,
    \adc_data_p_reg[37]_0 ,
    clk);
  output [4:0]up_adc_drdata_s;
  output [1:0]D;
  input [0:0]rx_data_in_p;
  input [0:0]rx_data_in_n;
  input s_axi_aclk;
  input [0:0]\adc_data_p_reg[37] ;
  input [4:0]\adc_data_p_reg[37]_0 ;
  input clk;

  wire [1:0]D;
  wire [0:0]\adc_data_p_reg[37] ;
  wire [4:0]\adc_data_p_reg[37]_0 ;
  wire clk;
  wire rx_data_ibuf_s;
  wire rx_data_idelay_s;
  wire [0:0]rx_data_in_n;
  wire [0:0]rx_data_in_p;
  wire s_axi_aclk;
  wire [4:0]up_adc_drdata_s;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  (* IBUF_DELAY_VALUE = "0" *) 
  (* IFD_DELAY_VALUE = "AUTO" *) 
  IBUFDS #(
    .IOSTANDARD("DEFAULT")) 
    i_rx_data_ibuf
       (.I(rx_data_in_p),
        .IB(rx_data_in_n),
        .O(rx_data_ibuf_s));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* __SRVAL = "TRUE" *) 
  IDDR #(
    .DDR_CLK_EDGE("SAME_EDGE"),
    .INIT_Q1(1'b0),
    .INIT_Q2(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .SRTYPE("SYNC")) 
    i_rx_data_iddr
       (.C(clk),
        .CE(1'b1),
        .D(rx_data_idelay_s),
        .Q1(D[1]),
        .Q2(D[0]),
        .R(1'b0),
        .S(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* IODELAY_GROUP = "dev_0_if_delay_group" *) 
  (* SIM_DELAY_D = "0" *) 
  IDELAYE2 #(
    .CINVCTRL_SEL("FALSE"),
    .DELAY_SRC("IDATAIN"),
    .HIGH_PERFORMANCE_MODE("FALSE"),
    .IDELAY_TYPE("VAR_LOAD"),
    .IDELAY_VALUE(0),
    .IS_C_INVERTED(1'b0),
    .IS_DATAIN_INVERTED(1'b0),
    .IS_IDATAIN_INVERTED(1'b0),
    .PIPE_SEL("FALSE"),
    .REFCLK_FREQUENCY(200.000000),
    .SIGNAL_PATTERN("DATA")) 
    i_rx_data_idelay
       (.C(s_axi_aclk),
        .CE(1'b0),
        .CINVCTRL(1'b0),
        .CNTVALUEIN(\adc_data_p_reg[37]_0 ),
        .CNTVALUEOUT(up_adc_drdata_s),
        .DATAIN(1'b0),
        .DATAOUT(rx_data_idelay_s),
        .IDATAIN(rx_data_ibuf_s),
        .INC(1'b0),
        .LD(\adc_data_p_reg[37] ),
        .LDPIPEEN(1'b0),
        .REGRST(1'b0));
endmodule

(* ORIG_REF_NAME = "ad_data_in" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_data_in_42
   (up_adc_drdata_s,
    D,
    rx_data_in_p,
    rx_data_in_n,
    s_axi_aclk,
    \adc_data_p_reg[38] ,
    \adc_data_p_reg[38]_0 ,
    clk);
  output [4:0]up_adc_drdata_s;
  output [1:0]D;
  input [0:0]rx_data_in_p;
  input [0:0]rx_data_in_n;
  input s_axi_aclk;
  input [0:0]\adc_data_p_reg[38] ;
  input [4:0]\adc_data_p_reg[38]_0 ;
  input clk;

  wire [1:0]D;
  wire [0:0]\adc_data_p_reg[38] ;
  wire [4:0]\adc_data_p_reg[38]_0 ;
  wire clk;
  wire rx_data_ibuf_s;
  wire rx_data_idelay_s;
  wire [0:0]rx_data_in_n;
  wire [0:0]rx_data_in_p;
  wire s_axi_aclk;
  wire [4:0]up_adc_drdata_s;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  (* IBUF_DELAY_VALUE = "0" *) 
  (* IFD_DELAY_VALUE = "AUTO" *) 
  IBUFDS #(
    .IOSTANDARD("DEFAULT")) 
    i_rx_data_ibuf
       (.I(rx_data_in_p),
        .IB(rx_data_in_n),
        .O(rx_data_ibuf_s));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* __SRVAL = "TRUE" *) 
  IDDR #(
    .DDR_CLK_EDGE("SAME_EDGE"),
    .INIT_Q1(1'b0),
    .INIT_Q2(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .SRTYPE("SYNC")) 
    i_rx_data_iddr
       (.C(clk),
        .CE(1'b1),
        .D(rx_data_idelay_s),
        .Q1(D[1]),
        .Q2(D[0]),
        .R(1'b0),
        .S(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* IODELAY_GROUP = "dev_0_if_delay_group" *) 
  (* SIM_DELAY_D = "0" *) 
  IDELAYE2 #(
    .CINVCTRL_SEL("FALSE"),
    .DELAY_SRC("IDATAIN"),
    .HIGH_PERFORMANCE_MODE("FALSE"),
    .IDELAY_TYPE("VAR_LOAD"),
    .IDELAY_VALUE(0),
    .IS_C_INVERTED(1'b0),
    .IS_DATAIN_INVERTED(1'b0),
    .IS_IDATAIN_INVERTED(1'b0),
    .PIPE_SEL("FALSE"),
    .REFCLK_FREQUENCY(200.000000),
    .SIGNAL_PATTERN("DATA")) 
    i_rx_data_idelay
       (.C(s_axi_aclk),
        .CE(1'b0),
        .CINVCTRL(1'b0),
        .CNTVALUEIN(\adc_data_p_reg[38]_0 ),
        .CNTVALUEOUT(up_adc_drdata_s),
        .DATAIN(1'b0),
        .DATAOUT(rx_data_idelay_s),
        .IDATAIN(rx_data_ibuf_s),
        .INC(1'b0),
        .LD(\adc_data_p_reg[38] ),
        .LDPIPEEN(1'b0),
        .REGRST(1'b0));
endmodule

(* ORIG_REF_NAME = "ad_data_in" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_data_in_43
   (up_adc_drdata_s,
    D,
    rx_data_in_p,
    rx_data_in_n,
    s_axi_aclk,
    \adc_data_p_reg[39] ,
    \adc_data_p_reg[39]_0 ,
    clk);
  output [4:0]up_adc_drdata_s;
  output [1:0]D;
  input [0:0]rx_data_in_p;
  input [0:0]rx_data_in_n;
  input s_axi_aclk;
  input [0:0]\adc_data_p_reg[39] ;
  input [4:0]\adc_data_p_reg[39]_0 ;
  input clk;

  wire [1:0]D;
  wire [0:0]\adc_data_p_reg[39] ;
  wire [4:0]\adc_data_p_reg[39]_0 ;
  wire clk;
  wire rx_data_ibuf_s;
  wire rx_data_idelay_s;
  wire [0:0]rx_data_in_n;
  wire [0:0]rx_data_in_p;
  wire s_axi_aclk;
  wire [4:0]up_adc_drdata_s;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  (* IBUF_DELAY_VALUE = "0" *) 
  (* IFD_DELAY_VALUE = "AUTO" *) 
  IBUFDS #(
    .IOSTANDARD("DEFAULT")) 
    i_rx_data_ibuf
       (.I(rx_data_in_p),
        .IB(rx_data_in_n),
        .O(rx_data_ibuf_s));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* __SRVAL = "TRUE" *) 
  IDDR #(
    .DDR_CLK_EDGE("SAME_EDGE"),
    .INIT_Q1(1'b0),
    .INIT_Q2(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .SRTYPE("SYNC")) 
    i_rx_data_iddr
       (.C(clk),
        .CE(1'b1),
        .D(rx_data_idelay_s),
        .Q1(D[1]),
        .Q2(D[0]),
        .R(1'b0),
        .S(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* IODELAY_GROUP = "dev_0_if_delay_group" *) 
  (* SIM_DELAY_D = "0" *) 
  IDELAYE2 #(
    .CINVCTRL_SEL("FALSE"),
    .DELAY_SRC("IDATAIN"),
    .HIGH_PERFORMANCE_MODE("FALSE"),
    .IDELAY_TYPE("VAR_LOAD"),
    .IDELAY_VALUE(0),
    .IS_C_INVERTED(1'b0),
    .IS_DATAIN_INVERTED(1'b0),
    .IS_IDATAIN_INVERTED(1'b0),
    .PIPE_SEL("FALSE"),
    .REFCLK_FREQUENCY(200.000000),
    .SIGNAL_PATTERN("DATA")) 
    i_rx_data_idelay
       (.C(s_axi_aclk),
        .CE(1'b0),
        .CINVCTRL(1'b0),
        .CNTVALUEIN(\adc_data_p_reg[39]_0 ),
        .CNTVALUEOUT(up_adc_drdata_s),
        .DATAIN(1'b0),
        .DATAOUT(rx_data_idelay_s),
        .IDATAIN(rx_data_ibuf_s),
        .INC(1'b0),
        .LD(\adc_data_p_reg[39] ),
        .LDPIPEEN(1'b0),
        .REGRST(1'b0));
endmodule

(* ORIG_REF_NAME = "ad_data_in" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_data_in_44
   (up_adc_drdata_s,
    D,
    rx_data_in_p,
    rx_data_in_n,
    s_axi_aclk,
    \adc_data_p_reg[40] ,
    \adc_data_p_reg[40]_0 ,
    clk);
  output [4:0]up_adc_drdata_s;
  output [1:0]D;
  input [0:0]rx_data_in_p;
  input [0:0]rx_data_in_n;
  input s_axi_aclk;
  input [0:0]\adc_data_p_reg[40] ;
  input [4:0]\adc_data_p_reg[40]_0 ;
  input clk;

  wire [1:0]D;
  wire [0:0]\adc_data_p_reg[40] ;
  wire [4:0]\adc_data_p_reg[40]_0 ;
  wire clk;
  wire rx_data_ibuf_s;
  wire rx_data_idelay_s;
  wire [0:0]rx_data_in_n;
  wire [0:0]rx_data_in_p;
  wire s_axi_aclk;
  wire [4:0]up_adc_drdata_s;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  (* IBUF_DELAY_VALUE = "0" *) 
  (* IFD_DELAY_VALUE = "AUTO" *) 
  IBUFDS #(
    .IOSTANDARD("DEFAULT")) 
    i_rx_data_ibuf
       (.I(rx_data_in_p),
        .IB(rx_data_in_n),
        .O(rx_data_ibuf_s));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* __SRVAL = "TRUE" *) 
  IDDR #(
    .DDR_CLK_EDGE("SAME_EDGE"),
    .INIT_Q1(1'b0),
    .INIT_Q2(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .SRTYPE("SYNC")) 
    i_rx_data_iddr
       (.C(clk),
        .CE(1'b1),
        .D(rx_data_idelay_s),
        .Q1(D[1]),
        .Q2(D[0]),
        .R(1'b0),
        .S(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* IODELAY_GROUP = "dev_0_if_delay_group" *) 
  (* SIM_DELAY_D = "0" *) 
  IDELAYE2 #(
    .CINVCTRL_SEL("FALSE"),
    .DELAY_SRC("IDATAIN"),
    .HIGH_PERFORMANCE_MODE("FALSE"),
    .IDELAY_TYPE("VAR_LOAD"),
    .IDELAY_VALUE(0),
    .IS_C_INVERTED(1'b0),
    .IS_DATAIN_INVERTED(1'b0),
    .IS_IDATAIN_INVERTED(1'b0),
    .PIPE_SEL("FALSE"),
    .REFCLK_FREQUENCY(200.000000),
    .SIGNAL_PATTERN("DATA")) 
    i_rx_data_idelay
       (.C(s_axi_aclk),
        .CE(1'b0),
        .CINVCTRL(1'b0),
        .CNTVALUEIN(\adc_data_p_reg[40]_0 ),
        .CNTVALUEOUT(up_adc_drdata_s),
        .DATAIN(1'b0),
        .DATAOUT(rx_data_idelay_s),
        .IDATAIN(rx_data_ibuf_s),
        .INC(1'b0),
        .LD(\adc_data_p_reg[40] ),
        .LDPIPEEN(1'b0),
        .REGRST(1'b0));
endmodule

(* ORIG_REF_NAME = "ad_data_in" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_data_in_45
   (up_adc_drdata_s,
    D,
    rx_data_in_p,
    rx_data_in_n,
    s_axi_aclk,
    \adc_data_p_reg[41] ,
    \adc_data_p_reg[41]_0 ,
    clk);
  output [4:0]up_adc_drdata_s;
  output [1:0]D;
  input [0:0]rx_data_in_p;
  input [0:0]rx_data_in_n;
  input s_axi_aclk;
  input [0:0]\adc_data_p_reg[41] ;
  input [4:0]\adc_data_p_reg[41]_0 ;
  input clk;

  wire [1:0]D;
  wire [0:0]\adc_data_p_reg[41] ;
  wire [4:0]\adc_data_p_reg[41]_0 ;
  wire clk;
  wire rx_data_ibuf_s;
  wire rx_data_idelay_s;
  wire [0:0]rx_data_in_n;
  wire [0:0]rx_data_in_p;
  wire s_axi_aclk;
  wire [4:0]up_adc_drdata_s;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  (* IBUF_DELAY_VALUE = "0" *) 
  (* IFD_DELAY_VALUE = "AUTO" *) 
  IBUFDS #(
    .IOSTANDARD("DEFAULT")) 
    i_rx_data_ibuf
       (.I(rx_data_in_p),
        .IB(rx_data_in_n),
        .O(rx_data_ibuf_s));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* __SRVAL = "TRUE" *) 
  IDDR #(
    .DDR_CLK_EDGE("SAME_EDGE"),
    .INIT_Q1(1'b0),
    .INIT_Q2(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .SRTYPE("SYNC")) 
    i_rx_data_iddr
       (.C(clk),
        .CE(1'b1),
        .D(rx_data_idelay_s),
        .Q1(D[1]),
        .Q2(D[0]),
        .R(1'b0),
        .S(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* IODELAY_GROUP = "dev_0_if_delay_group" *) 
  (* SIM_DELAY_D = "0" *) 
  IDELAYE2 #(
    .CINVCTRL_SEL("FALSE"),
    .DELAY_SRC("IDATAIN"),
    .HIGH_PERFORMANCE_MODE("FALSE"),
    .IDELAY_TYPE("VAR_LOAD"),
    .IDELAY_VALUE(0),
    .IS_C_INVERTED(1'b0),
    .IS_DATAIN_INVERTED(1'b0),
    .IS_IDATAIN_INVERTED(1'b0),
    .PIPE_SEL("FALSE"),
    .REFCLK_FREQUENCY(200.000000),
    .SIGNAL_PATTERN("DATA")) 
    i_rx_data_idelay
       (.C(s_axi_aclk),
        .CE(1'b0),
        .CINVCTRL(1'b0),
        .CNTVALUEIN(\adc_data_p_reg[41]_0 ),
        .CNTVALUEOUT(up_adc_drdata_s),
        .DATAIN(1'b0),
        .DATAOUT(rx_data_idelay_s),
        .IDATAIN(rx_data_ibuf_s),
        .INC(1'b0),
        .LD(\adc_data_p_reg[41] ),
        .LDPIPEEN(1'b0),
        .REGRST(1'b0));
endmodule

(* ORIG_REF_NAME = "ad_data_in" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_data_in__parameterized0
   (i_rx_data_iddr_0,
    rx_frame_s,
    i_rx_data_iddr_1,
    delay_locked,
    up_adc_drdata_s,
    delay_clk,
    delay_rst,
    rx_frame_in_p,
    rx_frame_in_n,
    s_axi_aclk,
    \rx_frame_reg[1] ,
    \rx_frame_reg[1]_0 ,
    clk);
  output i_rx_data_iddr_0;
  output [1:0]rx_frame_s;
  output i_rx_data_iddr_1;
  output delay_locked;
  output [4:0]up_adc_drdata_s;
  input delay_clk;
  input delay_rst;
  input rx_frame_in_p;
  input rx_frame_in_n;
  input s_axi_aclk;
  input [0:0]\rx_frame_reg[1] ;
  input [4:0]\rx_frame_reg[1]_0 ;
  input clk;

  wire clk;
  wire delay_clk;
  wire delay_locked;
  wire delay_rst;
  wire i_rx_data_iddr_0;
  wire i_rx_data_iddr_1;
  wire rx_data_ibuf_s;
  wire rx_data_idelay_s;
  wire rx_frame_in_n;
  wire rx_frame_in_p;
  wire [0:0]\rx_frame_reg[1] ;
  wire [4:0]\rx_frame_reg[1]_0 ;
  wire [1:0]rx_frame_s;
  wire s_axi_aclk;
  wire [4:0]up_adc_drdata_s;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* IODELAY_GROUP = "dev_0_if_delay_group" *) 
  IDELAYCTRL #(
    .SIM_DEVICE("7SERIES")) 
    i_delay_ctrl
       (.RDY(delay_locked),
        .REFCLK(delay_clk),
        .RST(delay_rst));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  (* IBUF_DELAY_VALUE = "0" *) 
  (* IFD_DELAY_VALUE = "AUTO" *) 
  IBUFDS #(
    .IOSTANDARD("DEFAULT")) 
    i_rx_data_ibuf
       (.I(rx_frame_in_p),
        .IB(rx_frame_in_n),
        .O(rx_data_ibuf_s));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* __SRVAL = "TRUE" *) 
  IDDR #(
    .DDR_CLK_EDGE("SAME_EDGE"),
    .INIT_Q1(1'b0),
    .INIT_Q2(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .SRTYPE("SYNC")) 
    i_rx_data_iddr
       (.C(clk),
        .CE(1'b1),
        .D(rx_data_idelay_s),
        .Q1(rx_frame_s[1]),
        .Q2(rx_frame_s[0]),
        .R(1'b0),
        .S(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* IODELAY_GROUP = "dev_0_if_delay_group" *) 
  (* SIM_DELAY_D = "0" *) 
  IDELAYE2 #(
    .CINVCTRL_SEL("FALSE"),
    .DELAY_SRC("IDATAIN"),
    .HIGH_PERFORMANCE_MODE("FALSE"),
    .IDELAY_TYPE("VAR_LOAD"),
    .IDELAY_VALUE(0),
    .IS_C_INVERTED(1'b0),
    .IS_DATAIN_INVERTED(1'b0),
    .IS_IDATAIN_INVERTED(1'b0),
    .PIPE_SEL("FALSE"),
    .REFCLK_FREQUENCY(200.000000),
    .SIGNAL_PATTERN("DATA")) 
    i_rx_data_idelay
       (.C(s_axi_aclk),
        .CE(1'b0),
        .CINVCTRL(1'b0),
        .CNTVALUEIN(\rx_frame_reg[1]_0 ),
        .CNTVALUEOUT(up_adc_drdata_s),
        .DATAIN(1'b0),
        .DATAOUT(rx_data_idelay_s),
        .IDATAIN(rx_data_ibuf_s),
        .INC(1'b0),
        .LD(\rx_frame_reg[1] ),
        .LDPIPEEN(1'b0),
        .REGRST(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT2 #(
    .INIT(4'h7)) 
    rx_error_r1_i_1
       (.I0(rx_frame_s[1]),
        .I1(rx_frame_s[0]),
        .O(i_rx_data_iddr_1));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT2 #(
    .INIT(4'h6)) 
    rx_error_r2_i_1
       (.I0(rx_frame_s[1]),
        .I1(rx_frame_s[0]),
        .O(i_rx_data_iddr_0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_data_out
   (tx_data_out_p,
    tx_data_out_n,
    clk,
    Q,
    \tx_data_out_p[0] );
  output [0:0]tx_data_out_p;
  output [0:0]tx_data_out_n;
  input clk;
  input [0:0]Q;
  input [0:0]\tx_data_out_p[0] ;

  wire [0:0]Q;
  wire clk;
  wire tx_data_oddr_s;
  wire [0:0]tx_data_out_n;
  wire [0:0]tx_data_out_p;
  wire [0:0]\tx_data_out_p[0] ;
  wire NLW_i_tx_data_oddr_R_UNCONNECTED;
  wire NLW_i_tx_data_oddr_S_UNCONNECTED;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  (* XILINX_LEGACY_PRIM = "OBUFDS" *) 
  OBUFDS #(
    .IOSTANDARD("DEFAULT")) 
    i_tx_data_obuf
       (.I(tx_data_oddr_s),
        .O(tx_data_out_p),
        .OB(tx_data_out_n));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* OPT_MODIFIED = "MLO" *) 
  (* __SRVAL = "TRUE" *) 
  ODDR #(
    .DDR_CLK_EDGE("SAME_EDGE"),
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .SRTYPE("SYNC")) 
    i_tx_data_oddr
       (.C(clk),
        .CE(1'b1),
        .D1(Q),
        .D2(\tx_data_out_p[0] ),
        .Q(tx_data_oddr_s),
        .R(NLW_i_tx_data_oddr_R_UNCONNECTED),
        .S(NLW_i_tx_data_oddr_S_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "ad_data_out" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_data_out_46
   (tx_data_out_p,
    tx_data_out_n,
    clk,
    Q,
    \tx_data_out_p[1] );
  output [0:0]tx_data_out_p;
  output [0:0]tx_data_out_n;
  input clk;
  input [0:0]Q;
  input [0:0]\tx_data_out_p[1] ;

  wire [0:0]Q;
  wire clk;
  wire tx_data_oddr_s;
  wire [0:0]tx_data_out_n;
  wire [0:0]tx_data_out_p;
  wire [0:0]\tx_data_out_p[1] ;
  wire NLW_i_tx_data_oddr_R_UNCONNECTED;
  wire NLW_i_tx_data_oddr_S_UNCONNECTED;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  (* XILINX_LEGACY_PRIM = "OBUFDS" *) 
  OBUFDS #(
    .IOSTANDARD("DEFAULT")) 
    i_tx_data_obuf
       (.I(tx_data_oddr_s),
        .O(tx_data_out_p),
        .OB(tx_data_out_n));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* OPT_MODIFIED = "MLO" *) 
  (* __SRVAL = "TRUE" *) 
  ODDR #(
    .DDR_CLK_EDGE("SAME_EDGE"),
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .SRTYPE("SYNC")) 
    i_tx_data_oddr
       (.C(clk),
        .CE(1'b1),
        .D1(Q),
        .D2(\tx_data_out_p[1] ),
        .Q(tx_data_oddr_s),
        .R(NLW_i_tx_data_oddr_R_UNCONNECTED),
        .S(NLW_i_tx_data_oddr_S_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "ad_data_out" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_data_out_47
   (tx_data_out_p,
    tx_data_out_n,
    clk,
    Q,
    \tx_data_out_p[2] );
  output [0:0]tx_data_out_p;
  output [0:0]tx_data_out_n;
  input clk;
  input [0:0]Q;
  input [0:0]\tx_data_out_p[2] ;

  wire [0:0]Q;
  wire clk;
  wire tx_data_oddr_s;
  wire [0:0]tx_data_out_n;
  wire [0:0]tx_data_out_p;
  wire [0:0]\tx_data_out_p[2] ;
  wire NLW_i_tx_data_oddr_R_UNCONNECTED;
  wire NLW_i_tx_data_oddr_S_UNCONNECTED;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  (* XILINX_LEGACY_PRIM = "OBUFDS" *) 
  OBUFDS #(
    .IOSTANDARD("DEFAULT")) 
    i_tx_data_obuf
       (.I(tx_data_oddr_s),
        .O(tx_data_out_p),
        .OB(tx_data_out_n));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* OPT_MODIFIED = "MLO" *) 
  (* __SRVAL = "TRUE" *) 
  ODDR #(
    .DDR_CLK_EDGE("SAME_EDGE"),
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .SRTYPE("SYNC")) 
    i_tx_data_oddr
       (.C(clk),
        .CE(1'b1),
        .D1(Q),
        .D2(\tx_data_out_p[2] ),
        .Q(tx_data_oddr_s),
        .R(NLW_i_tx_data_oddr_R_UNCONNECTED),
        .S(NLW_i_tx_data_oddr_S_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "ad_data_out" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_data_out_48
   (tx_data_out_p,
    tx_data_out_n,
    clk,
    Q,
    \tx_data_out_p[3] );
  output [0:0]tx_data_out_p;
  output [0:0]tx_data_out_n;
  input clk;
  input [0:0]Q;
  input [0:0]\tx_data_out_p[3] ;

  wire [0:0]Q;
  wire clk;
  wire tx_data_oddr_s;
  wire [0:0]tx_data_out_n;
  wire [0:0]tx_data_out_p;
  wire [0:0]\tx_data_out_p[3] ;
  wire NLW_i_tx_data_oddr_R_UNCONNECTED;
  wire NLW_i_tx_data_oddr_S_UNCONNECTED;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  (* XILINX_LEGACY_PRIM = "OBUFDS" *) 
  OBUFDS #(
    .IOSTANDARD("DEFAULT")) 
    i_tx_data_obuf
       (.I(tx_data_oddr_s),
        .O(tx_data_out_p),
        .OB(tx_data_out_n));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* OPT_MODIFIED = "MLO" *) 
  (* __SRVAL = "TRUE" *) 
  ODDR #(
    .DDR_CLK_EDGE("SAME_EDGE"),
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .SRTYPE("SYNC")) 
    i_tx_data_oddr
       (.C(clk),
        .CE(1'b1),
        .D1(Q),
        .D2(\tx_data_out_p[3] ),
        .Q(tx_data_oddr_s),
        .R(NLW_i_tx_data_oddr_R_UNCONNECTED),
        .S(NLW_i_tx_data_oddr_S_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "ad_data_out" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_data_out_49
   (tx_data_out_p,
    tx_data_out_n,
    clk,
    Q,
    \tx_data_out_p[4] );
  output [0:0]tx_data_out_p;
  output [0:0]tx_data_out_n;
  input clk;
  input [0:0]Q;
  input [0:0]\tx_data_out_p[4] ;

  wire [0:0]Q;
  wire clk;
  wire tx_data_oddr_s;
  wire [0:0]tx_data_out_n;
  wire [0:0]tx_data_out_p;
  wire [0:0]\tx_data_out_p[4] ;
  wire NLW_i_tx_data_oddr_R_UNCONNECTED;
  wire NLW_i_tx_data_oddr_S_UNCONNECTED;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  (* XILINX_LEGACY_PRIM = "OBUFDS" *) 
  OBUFDS #(
    .IOSTANDARD("DEFAULT")) 
    i_tx_data_obuf
       (.I(tx_data_oddr_s),
        .O(tx_data_out_p),
        .OB(tx_data_out_n));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* OPT_MODIFIED = "MLO" *) 
  (* __SRVAL = "TRUE" *) 
  ODDR #(
    .DDR_CLK_EDGE("SAME_EDGE"),
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .SRTYPE("SYNC")) 
    i_tx_data_oddr
       (.C(clk),
        .CE(1'b1),
        .D1(Q),
        .D2(\tx_data_out_p[4] ),
        .Q(tx_data_oddr_s),
        .R(NLW_i_tx_data_oddr_R_UNCONNECTED),
        .S(NLW_i_tx_data_oddr_S_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "ad_data_out" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_data_out_50
   (tx_data_out_p,
    tx_data_out_n,
    clk,
    Q,
    \tx_data_out_p[5] );
  output [0:0]tx_data_out_p;
  output [0:0]tx_data_out_n;
  input clk;
  input [0:0]Q;
  input [0:0]\tx_data_out_p[5] ;

  wire [0:0]Q;
  wire clk;
  wire tx_data_oddr_s;
  wire [0:0]tx_data_out_n;
  wire [0:0]tx_data_out_p;
  wire [0:0]\tx_data_out_p[5] ;
  wire NLW_i_tx_data_oddr_R_UNCONNECTED;
  wire NLW_i_tx_data_oddr_S_UNCONNECTED;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  (* XILINX_LEGACY_PRIM = "OBUFDS" *) 
  OBUFDS #(
    .IOSTANDARD("DEFAULT")) 
    i_tx_data_obuf
       (.I(tx_data_oddr_s),
        .O(tx_data_out_p),
        .OB(tx_data_out_n));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* OPT_MODIFIED = "MLO" *) 
  (* __SRVAL = "TRUE" *) 
  ODDR #(
    .DDR_CLK_EDGE("SAME_EDGE"),
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .SRTYPE("SYNC")) 
    i_tx_data_oddr
       (.C(clk),
        .CE(1'b1),
        .D1(Q),
        .D2(\tx_data_out_p[5] ),
        .Q(tx_data_oddr_s),
        .R(NLW_i_tx_data_oddr_R_UNCONNECTED),
        .S(NLW_i_tx_data_oddr_S_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "ad_data_out" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_data_out_51
   (tx_clk_out_p,
    tx_clk_out_n,
    clk,
    Q);
  output tx_clk_out_p;
  output tx_clk_out_n;
  input clk;
  input [1:0]Q;

  wire [1:0]Q;
  wire clk;
  wire tx_clk_out_n;
  wire tx_clk_out_p;
  wire tx_data_oddr_s;
  wire NLW_i_tx_data_oddr_R_UNCONNECTED;
  wire NLW_i_tx_data_oddr_S_UNCONNECTED;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  (* XILINX_LEGACY_PRIM = "OBUFDS" *) 
  OBUFDS #(
    .IOSTANDARD("DEFAULT")) 
    i_tx_data_obuf
       (.I(tx_data_oddr_s),
        .O(tx_clk_out_p),
        .OB(tx_clk_out_n));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* OPT_MODIFIED = "MLO" *) 
  (* __SRVAL = "TRUE" *) 
  ODDR #(
    .DDR_CLK_EDGE("SAME_EDGE"),
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .SRTYPE("SYNC")) 
    i_tx_data_oddr
       (.C(clk),
        .CE(1'b1),
        .D1(Q[0]),
        .D2(Q[1]),
        .Q(tx_data_oddr_s),
        .R(NLW_i_tx_data_oddr_R_UNCONNECTED),
        .S(NLW_i_tx_data_oddr_S_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "ad_data_out" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_data_out_52
   (tx_frame_out_p,
    tx_frame_out_n,
    clk,
    tx_data_n);
  output tx_frame_out_p;
  output tx_frame_out_n;
  input clk;
  input tx_data_n;

  wire clk;
  wire tx_data_n;
  wire tx_data_oddr_s;
  wire tx_frame_out_n;
  wire tx_frame_out_p;
  wire NLW_i_tx_data_oddr_R_UNCONNECTED;
  wire NLW_i_tx_data_oddr_S_UNCONNECTED;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  (* XILINX_LEGACY_PRIM = "OBUFDS" *) 
  OBUFDS #(
    .IOSTANDARD("DEFAULT")) 
    i_tx_data_obuf
       (.I(tx_data_oddr_s),
        .O(tx_frame_out_p),
        .OB(tx_frame_out_n));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* OPT_MODIFIED = "MLO" *) 
  (* __SRVAL = "TRUE" *) 
  ODDR #(
    .DDR_CLK_EDGE("SAME_EDGE"),
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .SRTYPE("SYNC")) 
    i_tx_data_oddr
       (.C(clk),
        .CE(1'b1),
        .D1(tx_data_n),
        .D2(tx_data_n),
        .Q(tx_data_oddr_s),
        .R(NLW_i_tx_data_oddr_R_UNCONNECTED),
        .S(NLW_i_tx_data_oddr_S_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "ad_data_out" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_data_out__parameterized0
   (enable,
    clk,
    tx_data_n);
  output enable;
  input clk;
  input tx_data_n;

  wire clk;
  wire enable;
  wire tx_data_n;
  wire tx_data_oddr_s;
  wire NLW_i_tx_data_oddr_R_UNCONNECTED;
  wire NLW_i_tx_data_oddr_S_UNCONNECTED;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  OBUF #(
    .IOSTANDARD("DEFAULT")) 
    i_tx_data_obuf
       (.I(tx_data_oddr_s),
        .O(enable));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* OPT_MODIFIED = "MLO" *) 
  (* __SRVAL = "TRUE" *) 
  ODDR #(
    .DDR_CLK_EDGE("SAME_EDGE"),
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .SRTYPE("SYNC")) 
    i_tx_data_oddr
       (.C(clk),
        .CE(1'b1),
        .D1(tx_data_n),
        .D2(tx_data_n),
        .Q(tx_data_oddr_s),
        .R(NLW_i_tx_data_oddr_R_UNCONNECTED),
        .S(NLW_i_tx_data_oddr_S_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "ad_data_out" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_data_out__parameterized0_53
   (txnrx,
    clk,
    tx_data_n);
  output txnrx;
  input clk;
  input tx_data_n;

  wire clk;
  wire tx_data_n;
  wire tx_data_oddr_s;
  wire txnrx;
  wire NLW_i_tx_data_oddr_R_UNCONNECTED;
  wire NLW_i_tx_data_oddr_S_UNCONNECTED;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  OBUF #(
    .IOSTANDARD("DEFAULT")) 
    i_tx_data_obuf
       (.I(tx_data_oddr_s),
        .O(txnrx));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* OPT_MODIFIED = "MLO" *) 
  (* __SRVAL = "TRUE" *) 
  ODDR #(
    .DDR_CLK_EDGE("SAME_EDGE"),
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .SRTYPE("SYNC")) 
    i_tx_data_oddr
       (.C(clk),
        .CE(1'b1),
        .D1(tx_data_n),
        .D2(tx_data_n),
        .Q(tx_data_oddr_s),
        .R(NLW_i_tx_data_oddr_R_UNCONNECTED),
        .S(NLW_i_tx_data_oddr_S_UNCONNECTED));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_datafmt
   (Q,
    D,
    clk);
  output [12:0]Q;
  input [12:0]D;
  input clk;

  wire [12:0]D;
  wire [12:0]Q;
  wire clk;

  FDRE #(
    .INIT(1'b0)) 
    \data_int_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(D[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_int_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(D[10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_int_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(D[11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_int_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(D[12]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_int_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(D[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_int_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(D[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_int_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(D[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_int_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(D[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_int_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(D[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_int_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(D[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_int_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(D[7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_int_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(D[8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_int_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(D[9]),
        .Q(Q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ad_datafmt" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_datafmt_20
   (Q,
    D,
    clk);
  output [12:0]Q;
  input [12:0]D;
  input clk;

  wire [12:0]D;
  wire [12:0]Q;
  wire clk;

  FDRE #(
    .INIT(1'b0)) 
    \data_int_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(D[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_int_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(D[10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_int_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(D[11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_int_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(D[12]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_int_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(D[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_int_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(D[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_int_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(D[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_int_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(D[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_int_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(D[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_int_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(D[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_int_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(D[7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_int_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(D[8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_int_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(D[9]),
        .Q(Q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ad_datafmt" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_datafmt_27
   (Q,
    D,
    clk);
  output [12:0]Q;
  input [12:0]D;
  input clk;

  wire [12:0]D;
  wire [12:0]Q;
  wire clk;

  FDRE #(
    .INIT(1'b0)) 
    \data_int_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(D[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_int_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(D[10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_int_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(D[11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_int_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(D[12]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_int_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(D[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_int_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(D[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_int_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(D[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_int_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(D[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_int_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(D[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_int_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(D[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_int_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(D[7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_int_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(D[8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_int_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(D[9]),
        .Q(Q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ad_datafmt" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_datafmt_34
   (Q,
    D,
    clk);
  output [12:0]Q;
  input [12:0]D;
  input clk;

  wire [12:0]D;
  wire [12:0]Q;
  wire clk;

  FDRE #(
    .INIT(1'b0)) 
    \data_int_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(D[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_int_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(D[10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_int_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(D[11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_int_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(D[12]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_int_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(D[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_int_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(D[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_int_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(D[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_int_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(D[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_int_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(D[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_int_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(D[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_int_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(D[7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_int_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(D[8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_int_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(D[9]),
        .Q(Q[9]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_iqcor
   (Q,
    clk,
    \MULT_MACRO.dsp_v5_1.DSP48_V5_1 );
  input [11:0]Q;
  input clk;
  input [11:0]\MULT_MACRO.dsp_v5_1.DSP48_V5_1 ;

  wire [11:0]\MULT_MACRO.dsp_v5_1.DSP48_V5_1 ;
  wire [11:0]Q;
  wire clk;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_mul__parameterized0_1 i_mul_i
       (.\MULT_MACRO.dsp_v5_1.DSP48_V5_1 (\MULT_MACRO.dsp_v5_1.DSP48_V5_1 ),
        .clk(clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_mul_2 i_mul_q
       (.Q(Q),
        .clk(clk));
endmodule

(* ORIG_REF_NAME = "ad_iqcor" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_iqcor_10
   (Q,
    clk,
    \MULT_MACRO.dsp_v5_1.DSP48_V5_1 );
  input [11:0]Q;
  input clk;
  input [11:0]\MULT_MACRO.dsp_v5_1.DSP48_V5_1 ;

  wire [11:0]\MULT_MACRO.dsp_v5_1.DSP48_V5_1 ;
  wire [11:0]Q;
  wire clk;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_mul__parameterized0_11 i_mul_i
       (.\MULT_MACRO.dsp_v5_1.DSP48_V5_1 (\MULT_MACRO.dsp_v5_1.DSP48_V5_1 ),
        .clk(clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_mul_12 i_mul_q
       (.Q(Q),
        .clk(clk));
endmodule

(* ORIG_REF_NAME = "ad_iqcor" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_iqcor_21
   (Q,
    clk,
    \MULT_MACRO.dsp_v5_1.DSP48_V5_1 );
  input [12:0]Q;
  input clk;
  input [12:0]\MULT_MACRO.dsp_v5_1.DSP48_V5_1 ;

  wire [12:0]\MULT_MACRO.dsp_v5_1.DSP48_V5_1 ;
  wire [12:0]Q;
  wire clk;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_mul__parameterized0_23 i_mul_i
       (.\MULT_MACRO.dsp_v5_1.DSP48_V5_1 (\MULT_MACRO.dsp_v5_1.DSP48_V5_1 ),
        .clk(clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_mul_24 i_mul_q
       (.Q(Q),
        .clk(clk));
endmodule

(* ORIG_REF_NAME = "ad_iqcor" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_iqcor_35
   (Q,
    clk,
    \MULT_MACRO.dsp_v5_1.DSP48_V5_1 );
  input [12:0]Q;
  input clk;
  input [12:0]\MULT_MACRO.dsp_v5_1.DSP48_V5_1 ;

  wire [12:0]\MULT_MACRO.dsp_v5_1.DSP48_V5_1 ;
  wire [12:0]Q;
  wire clk;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_mul__parameterized0_37 i_mul_i
       (.\MULT_MACRO.dsp_v5_1.DSP48_V5_1 (\MULT_MACRO.dsp_v5_1.DSP48_V5_1 ),
        .clk(clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_mul_38 i_mul_q
       (.Q(Q),
        .clk(clk));
endmodule

(* ORIG_REF_NAME = "ad_iqcor" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_iqcor__parameterized0
   (Q,
    clk,
    \MULT_MACRO.dsp_v5_1.DSP48_V5_1 );
  input [11:0]Q;
  input clk;
  input [11:0]\MULT_MACRO.dsp_v5_1.DSP48_V5_1 ;

  wire [11:0]\MULT_MACRO.dsp_v5_1.DSP48_V5_1 ;
  wire [11:0]Q;
  wire clk;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_mul__parameterized0 i_mul_i
       (.\MULT_MACRO.dsp_v5_1.DSP48_V5_1 (\MULT_MACRO.dsp_v5_1.DSP48_V5_1 ),
        .clk(clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_mul i_mul_q
       (.Q(Q),
        .clk(clk));
endmodule

(* ORIG_REF_NAME = "ad_iqcor" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_iqcor__parameterized0_15
   (Q,
    clk,
    \MULT_MACRO.dsp_v5_1.DSP48_V5_1 );
  input [12:0]Q;
  input clk;
  input [12:0]\MULT_MACRO.dsp_v5_1.DSP48_V5_1 ;

  wire [12:0]\MULT_MACRO.dsp_v5_1.DSP48_V5_1 ;
  wire [12:0]Q;
  wire clk;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_mul__parameterized0_16 i_mul_i
       (.\MULT_MACRO.dsp_v5_1.DSP48_V5_1 (\MULT_MACRO.dsp_v5_1.DSP48_V5_1 ),
        .clk(clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_mul_17 i_mul_q
       (.Q(Q),
        .clk(clk));
endmodule

(* ORIG_REF_NAME = "ad_iqcor" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_iqcor__parameterized0_28
   (Q,
    clk,
    \MULT_MACRO.dsp_v5_1.DSP48_V5_1 );
  input [12:0]Q;
  input clk;
  input [12:0]\MULT_MACRO.dsp_v5_1.DSP48_V5_1 ;

  wire [12:0]\MULT_MACRO.dsp_v5_1.DSP48_V5_1 ;
  wire [12:0]Q;
  wire clk;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_mul__parameterized0_30 i_mul_i
       (.\MULT_MACRO.dsp_v5_1.DSP48_V5_1 (\MULT_MACRO.dsp_v5_1.DSP48_V5_1 ),
        .clk(clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_mul_31 i_mul_q
       (.Q(Q),
        .clk(clk));
endmodule

(* ORIG_REF_NAME = "ad_iqcor" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_iqcor__parameterized0_5
   (Q,
    clk,
    \MULT_MACRO.dsp_v5_1.DSP48_V5_1 );
  input [11:0]Q;
  input clk;
  input [11:0]\MULT_MACRO.dsp_v5_1.DSP48_V5_1 ;

  wire [11:0]\MULT_MACRO.dsp_v5_1.DSP48_V5_1 ;
  wire [11:0]Q;
  wire clk;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_mul__parameterized0_6 i_mul_i
       (.\MULT_MACRO.dsp_v5_1.DSP48_V5_1 (\MULT_MACRO.dsp_v5_1.DSP48_V5_1 ),
        .clk(clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_mul_7 i_mul_q
       (.Q(Q),
        .clk(clk));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_mul
   (Q,
    clk);
  input [11:0]Q;
  input clk;

  wire [11:0]Q;
  wire clk;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MULT_MACRO_viv_ i_mult_macro
       (.Q(Q),
        .clk(clk));
endmodule

(* ORIG_REF_NAME = "ad_mul" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_mul_12
   (Q,
    clk);
  input [11:0]Q;
  input clk;

  wire [11:0]Q;
  wire clk;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MULT_MACRO_13 i_mult_macro
       (.Q(Q),
        .clk(clk));
endmodule

(* ORIG_REF_NAME = "ad_mul" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_mul_17
   (Q,
    clk);
  input [12:0]Q;
  input clk;

  wire [12:0]Q;
  wire clk;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MULT_MACRO_18 i_mult_macro
       (.Q(Q),
        .clk(clk));
endmodule

(* ORIG_REF_NAME = "ad_mul" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_mul_2
   (Q,
    clk);
  input [11:0]Q;
  input clk;

  wire [11:0]Q;
  wire clk;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MULT_MACRO_3 i_mult_macro
       (.Q(Q),
        .clk(clk));
endmodule

(* ORIG_REF_NAME = "ad_mul" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_mul_24
   (Q,
    clk);
  input [12:0]Q;
  input clk;

  wire [12:0]Q;
  wire clk;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MULT_MACRO_25 i_mult_macro
       (.Q(Q),
        .clk(clk));
endmodule

(* ORIG_REF_NAME = "ad_mul" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_mul_31
   (Q,
    clk);
  input [12:0]Q;
  input clk;

  wire [12:0]Q;
  wire clk;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MULT_MACRO_32 i_mult_macro
       (.Q(Q),
        .clk(clk));
endmodule

(* ORIG_REF_NAME = "ad_mul" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_mul_38
   (Q,
    clk);
  input [12:0]Q;
  input clk;

  wire [12:0]Q;
  wire clk;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MULT_MACRO_39 i_mult_macro
       (.Q(Q),
        .clk(clk));
endmodule

(* ORIG_REF_NAME = "ad_mul" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_mul_7
   (Q,
    clk);
  input [11:0]Q;
  input clk;

  wire [11:0]Q;
  wire clk;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MULT_MACRO_8 i_mult_macro
       (.Q(Q),
        .clk(clk));
endmodule

(* ORIG_REF_NAME = "ad_mul" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_mul__parameterized0
   (\MULT_MACRO.dsp_v5_1.DSP48_V5_1 ,
    clk);
  input [11:0]\MULT_MACRO.dsp_v5_1.DSP48_V5_1 ;
  input clk;

  wire [11:0]\MULT_MACRO.dsp_v5_1.DSP48_V5_1 ;
  wire clk;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MULT_MACRO_0 i_mult_macro
       (.\MULT_MACRO.dsp_v5_1.DSP48_V5_1_0 (\MULT_MACRO.dsp_v5_1.DSP48_V5_1 ),
        .clk(clk));
endmodule

(* ORIG_REF_NAME = "ad_mul" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_mul__parameterized0_1
   (\MULT_MACRO.dsp_v5_1.DSP48_V5_1 ,
    clk);
  input [11:0]\MULT_MACRO.dsp_v5_1.DSP48_V5_1 ;
  input clk;

  wire [11:0]\MULT_MACRO.dsp_v5_1.DSP48_V5_1 ;
  wire clk;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MULT_MACRO_4 i_mult_macro
       (.\MULT_MACRO.dsp_v5_1.DSP48_V5_1_0 (\MULT_MACRO.dsp_v5_1.DSP48_V5_1 ),
        .clk(clk));
endmodule

(* ORIG_REF_NAME = "ad_mul" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_mul__parameterized0_11
   (\MULT_MACRO.dsp_v5_1.DSP48_V5_1 ,
    clk);
  input [11:0]\MULT_MACRO.dsp_v5_1.DSP48_V5_1 ;
  input clk;

  wire [11:0]\MULT_MACRO.dsp_v5_1.DSP48_V5_1 ;
  wire clk;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MULT_MACRO_14 i_mult_macro
       (.\MULT_MACRO.dsp_v5_1.DSP48_V5_1_0 (\MULT_MACRO.dsp_v5_1.DSP48_V5_1 ),
        .clk(clk));
endmodule

(* ORIG_REF_NAME = "ad_mul" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_mul__parameterized0_16
   (\MULT_MACRO.dsp_v5_1.DSP48_V5_1 ,
    clk);
  input [12:0]\MULT_MACRO.dsp_v5_1.DSP48_V5_1 ;
  input clk;

  wire [12:0]\MULT_MACRO.dsp_v5_1.DSP48_V5_1 ;
  wire clk;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MULT_MACRO_19 i_mult_macro
       (.\MULT_MACRO.dsp_v5_1.DSP48_V5_1_0 (\MULT_MACRO.dsp_v5_1.DSP48_V5_1 ),
        .clk(clk));
endmodule

(* ORIG_REF_NAME = "ad_mul" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_mul__parameterized0_23
   (\MULT_MACRO.dsp_v5_1.DSP48_V5_1 ,
    clk);
  input [12:0]\MULT_MACRO.dsp_v5_1.DSP48_V5_1 ;
  input clk;

  wire [12:0]\MULT_MACRO.dsp_v5_1.DSP48_V5_1 ;
  wire clk;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MULT_MACRO_26 i_mult_macro
       (.\MULT_MACRO.dsp_v5_1.DSP48_V5_1_0 (\MULT_MACRO.dsp_v5_1.DSP48_V5_1 ),
        .clk(clk));
endmodule

(* ORIG_REF_NAME = "ad_mul" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_mul__parameterized0_30
   (\MULT_MACRO.dsp_v5_1.DSP48_V5_1 ,
    clk);
  input [12:0]\MULT_MACRO.dsp_v5_1.DSP48_V5_1 ;
  input clk;

  wire [12:0]\MULT_MACRO.dsp_v5_1.DSP48_V5_1 ;
  wire clk;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MULT_MACRO_33 i_mult_macro
       (.\MULT_MACRO.dsp_v5_1.DSP48_V5_1_0 (\MULT_MACRO.dsp_v5_1.DSP48_V5_1 ),
        .clk(clk));
endmodule

(* ORIG_REF_NAME = "ad_mul" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_mul__parameterized0_37
   (\MULT_MACRO.dsp_v5_1.DSP48_V5_1 ,
    clk);
  input [12:0]\MULT_MACRO.dsp_v5_1.DSP48_V5_1 ;
  input clk;

  wire [12:0]\MULT_MACRO.dsp_v5_1.DSP48_V5_1 ;
  wire clk;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MULT_MACRO_40 i_mult_macro
       (.\MULT_MACRO.dsp_v5_1.DSP48_V5_1_0 (\MULT_MACRO.dsp_v5_1.DSP48_V5_1 ),
        .clk(clk));
endmodule

(* ORIG_REF_NAME = "ad_mul" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_mul__parameterized0_6
   (\MULT_MACRO.dsp_v5_1.DSP48_V5_1 ,
    clk);
  input [11:0]\MULT_MACRO.dsp_v5_1.DSP48_V5_1 ;
  input clk;

  wire [11:0]\MULT_MACRO.dsp_v5_1.DSP48_V5_1 ;
  wire clk;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MULT_MACRO_9 i_mult_macro
       (.\MULT_MACRO.dsp_v5_1.DSP48_V5_1_0 (\MULT_MACRO.dsp_v5_1.DSP48_V5_1 ),
        .clk(clk));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_pnmon
   (adc_pn_oos_int_reg_0,
    adc_pn_err_s,
    D,
    \adc_pn1_data_pn_reg[19] ,
    adc_pn_valid_in,
    clk,
    Q,
    \adc_pn1_data_pn_reg[23] ,
    \adc_pn0_data_pn_reg[0] ,
    adc_pn0_data_in,
    adc_pn_match_d_reg_0,
    adc_pn_match_d_reg_1);
  output adc_pn_oos_int_reg_0;
  output adc_pn_err_s;
  output [15:0]D;
  output [23:0]\adc_pn1_data_pn_reg[19] ;
  input adc_pn_valid_in;
  input clk;
  input [19:0]Q;
  input [19:0]\adc_pn1_data_pn_reg[23] ;
  input [15:0]\adc_pn0_data_pn_reg[0] ;
  input [15:0]adc_pn0_data_in;
  input [23:0]adc_pn_match_d_reg_0;
  input [23:0]adc_pn_match_d_reg_1;

  wire [15:0]D;
  wire [19:0]Q;
  wire [15:0]adc_pn0_data_in;
  wire \adc_pn0_data_pn[0]_i_3__2_n_0 ;
  wire \adc_pn0_data_pn[0]_i_4__2_n_0 ;
  wire \adc_pn0_data_pn[0]_i_5__2_n_0 ;
  wire \adc_pn0_data_pn[0]_i_6__2_n_0 ;
  wire \adc_pn0_data_pn[0]_i_7__2_n_0 ;
  wire \adc_pn0_data_pn[0]_i_8__2_n_0 ;
  wire [15:0]\adc_pn0_data_pn_reg[0] ;
  wire \adc_pn1_data_pn[10]_i_2_n_0 ;
  wire \adc_pn1_data_pn[10]_i_3_n_0 ;
  wire \adc_pn1_data_pn[11]_i_2_n_0 ;
  wire \adc_pn1_data_pn[11]_i_3_n_0 ;
  wire \adc_pn1_data_pn[20]_i_2_n_0 ;
  wire \adc_pn1_data_pn[3]_i_2_n_0 ;
  wire \adc_pn1_data_pn[4]_i_2_n_0 ;
  wire \adc_pn1_data_pn[5]_i_2_n_0 ;
  wire \adc_pn1_data_pn[6]_i_2_n_0 ;
  wire \adc_pn1_data_pn[6]_i_3_n_0 ;
  wire [23:0]\adc_pn1_data_pn_reg[19] ;
  wire [19:0]\adc_pn1_data_pn_reg[23] ;
  wire adc_pn_err_int_i_1__2_n_0;
  wire adc_pn_err_s;
  wire adc_pn_match_d;
  wire [23:0]adc_pn_match_d_reg_0;
  wire [23:0]adc_pn_match_d_reg_1;
  wire adc_pn_match_d_s;
  wire adc_pn_match_d_s_carry__0_i_1__2_n_0;
  wire adc_pn_match_d_s_carry__0_i_2__2_n_0;
  wire adc_pn_match_d_s_carry__0_i_3__2_n_0;
  wire adc_pn_match_d_s_carry__0_i_4__2_n_0;
  wire adc_pn_match_d_s_carry__0_n_1;
  wire adc_pn_match_d_s_carry__0_n_2;
  wire adc_pn_match_d_s_carry__0_n_3;
  wire adc_pn_match_d_s_carry_i_1__2_n_0;
  wire adc_pn_match_d_s_carry_i_2__2_n_0;
  wire adc_pn_match_d_s_carry_i_3__2_n_0;
  wire adc_pn_match_d_s_carry_i_4__2_n_0;
  wire adc_pn_match_d_s_carry_n_0;
  wire adc_pn_match_d_s_carry_n_1;
  wire adc_pn_match_d_s_carry_n_2;
  wire adc_pn_match_d_s_carry_n_3;
  wire adc_pn_match_z;
  wire adc_pn_match_z_i_1__2_n_0;
  wire adc_pn_match_z_i_2__2_n_0;
  wire adc_pn_match_z_i_3__2_n_0;
  wire adc_pn_match_z_i_4__2_n_0;
  wire adc_pn_match_z_i_5__2_n_0;
  wire adc_pn_oos_count;
  wire \adc_pn_oos_count[0]_i_1__2_n_0 ;
  wire \adc_pn_oos_count[1]_i_1__2_n_0 ;
  wire \adc_pn_oos_count[2]_i_1__2_n_0 ;
  wire [3:0]adc_pn_oos_count_reg;
  wire adc_pn_oos_int1__2;
  wire adc_pn_oos_int_i_1__2_n_0;
  wire adc_pn_oos_int_reg_0;
  wire adc_pn_valid_in;
  wire adc_valid_d;
  wire clk;
  wire [3:3]p_0_in__11;
  wire pn0fn_return1;
  wire [3:0]NLW_adc_pn_match_d_s_carry_O_UNCONNECTED;
  wire [3:0]NLW_adc_pn_match_d_s_carry__0_O_UNCONNECTED;

  LUT4 #(
    .INIT(16'h6996)) 
    \adc_pn0_data_pn[0]_i_1__2 
       (.I0(pn0fn_return1),
        .I1(\adc_pn0_data_pn[0]_i_3__2_n_0 ),
        .I2(\adc_pn0_data_pn[0]_i_4__2_n_0 ),
        .I3(\adc_pn0_data_pn[0]_i_5__2_n_0 ),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT5 #(
    .INIT(32'h353AC5CA)) 
    \adc_pn0_data_pn[0]_i_2 
       (.I0(\adc_pn0_data_pn_reg[0] [2]),
        .I1(adc_pn0_data_in[2]),
        .I2(adc_pn_oos_int_reg_0),
        .I3(\adc_pn0_data_pn_reg[0] [1]),
        .I4(adc_pn0_data_in[1]),
        .O(pn0fn_return1));
  LUT6 #(
    .INIT(64'hAC5CA35353A35CAC)) 
    \adc_pn0_data_pn[0]_i_3__2 
       (.I0(adc_pn0_data_in[10]),
        .I1(\adc_pn0_data_pn_reg[0] [10]),
        .I2(adc_pn_oos_int_reg_0),
        .I3(adc_pn0_data_in[11]),
        .I4(\adc_pn0_data_pn_reg[0] [11]),
        .I5(\adc_pn0_data_pn[0]_i_6__2_n_0 ),
        .O(\adc_pn0_data_pn[0]_i_3__2_n_0 ));
  LUT6 #(
    .INIT(64'hAC5CA35353A35CAC)) 
    \adc_pn0_data_pn[0]_i_4__2 
       (.I0(adc_pn0_data_in[6]),
        .I1(\adc_pn0_data_pn_reg[0] [6]),
        .I2(adc_pn_oos_int_reg_0),
        .I3(adc_pn0_data_in[7]),
        .I4(\adc_pn0_data_pn_reg[0] [7]),
        .I5(\adc_pn0_data_pn[0]_i_7__2_n_0 ),
        .O(\adc_pn0_data_pn[0]_i_4__2_n_0 ));
  LUT6 #(
    .INIT(64'hAC5CA35353A35CAC)) 
    \adc_pn0_data_pn[0]_i_5__2 
       (.I0(adc_pn0_data_in[14]),
        .I1(\adc_pn0_data_pn_reg[0] [14]),
        .I2(adc_pn_oos_int_reg_0),
        .I3(adc_pn0_data_in[15]),
        .I4(\adc_pn0_data_pn_reg[0] [15]),
        .I5(\adc_pn0_data_pn[0]_i_8__2_n_0 ),
        .O(\adc_pn0_data_pn[0]_i_5__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT5 #(
    .INIT(32'h353AC5CA)) 
    \adc_pn0_data_pn[0]_i_6__2 
       (.I0(\adc_pn0_data_pn_reg[0] [9]),
        .I1(adc_pn0_data_in[9]),
        .I2(adc_pn_oos_int_reg_0),
        .I3(\adc_pn0_data_pn_reg[0] [8]),
        .I4(adc_pn0_data_in[8]),
        .O(\adc_pn0_data_pn[0]_i_6__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT5 #(
    .INIT(32'h353AC5CA)) 
    \adc_pn0_data_pn[0]_i_7__2 
       (.I0(\adc_pn0_data_pn_reg[0] [5]),
        .I1(adc_pn0_data_in[5]),
        .I2(adc_pn_oos_int_reg_0),
        .I3(\adc_pn0_data_pn_reg[0] [4]),
        .I4(adc_pn0_data_in[4]),
        .O(\adc_pn0_data_pn[0]_i_7__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT5 #(
    .INIT(32'h353AC5CA)) 
    \adc_pn0_data_pn[0]_i_8__2 
       (.I0(\adc_pn0_data_pn_reg[0] [13]),
        .I1(adc_pn0_data_in[13]),
        .I2(adc_pn_oos_int_reg_0),
        .I3(\adc_pn0_data_pn_reg[0] [12]),
        .I4(adc_pn0_data_in[12]),
        .O(\adc_pn0_data_pn[0]_i_8__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \adc_pn0_data_pn[10]_i_1__2 
       (.I0(adc_pn0_data_in[9]),
        .I1(\adc_pn0_data_pn_reg[0] [9]),
        .I2(adc_pn_oos_int_reg_0),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \adc_pn0_data_pn[11]_i_1__2 
       (.I0(adc_pn0_data_in[10]),
        .I1(\adc_pn0_data_pn_reg[0] [10]),
        .I2(adc_pn_oos_int_reg_0),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \adc_pn0_data_pn[12]_i_1__2 
       (.I0(adc_pn0_data_in[11]),
        .I1(\adc_pn0_data_pn_reg[0] [11]),
        .I2(adc_pn_oos_int_reg_0),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \adc_pn0_data_pn[13]_i_1__2 
       (.I0(adc_pn0_data_in[12]),
        .I1(\adc_pn0_data_pn_reg[0] [12]),
        .I2(adc_pn_oos_int_reg_0),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \adc_pn0_data_pn[14]_i_1__2 
       (.I0(adc_pn0_data_in[13]),
        .I1(\adc_pn0_data_pn_reg[0] [13]),
        .I2(adc_pn_oos_int_reg_0),
        .O(D[14]));
  LUT3 #(
    .INIT(8'hAC)) 
    \adc_pn0_data_pn[15]_i_1__2 
       (.I0(adc_pn0_data_in[14]),
        .I1(\adc_pn0_data_pn_reg[0] [14]),
        .I2(adc_pn_oos_int_reg_0),
        .O(D[15]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \adc_pn0_data_pn[1]_i_1__2 
       (.I0(adc_pn0_data_in[0]),
        .I1(\adc_pn0_data_pn_reg[0] [0]),
        .I2(adc_pn_oos_int_reg_0),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \adc_pn0_data_pn[2]_i_1__2 
       (.I0(adc_pn0_data_in[1]),
        .I1(\adc_pn0_data_pn_reg[0] [1]),
        .I2(adc_pn_oos_int_reg_0),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \adc_pn0_data_pn[3]_i_1__2 
       (.I0(adc_pn0_data_in[2]),
        .I1(\adc_pn0_data_pn_reg[0] [2]),
        .I2(adc_pn_oos_int_reg_0),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \adc_pn0_data_pn[4]_i_1__2 
       (.I0(adc_pn0_data_in[3]),
        .I1(\adc_pn0_data_pn_reg[0] [3]),
        .I2(adc_pn_oos_int_reg_0),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \adc_pn0_data_pn[5]_i_1__2 
       (.I0(adc_pn0_data_in[4]),
        .I1(\adc_pn0_data_pn_reg[0] [4]),
        .I2(adc_pn_oos_int_reg_0),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \adc_pn0_data_pn[6]_i_1__2 
       (.I0(adc_pn0_data_in[5]),
        .I1(\adc_pn0_data_pn_reg[0] [5]),
        .I2(adc_pn_oos_int_reg_0),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \adc_pn0_data_pn[7]_i_1__2 
       (.I0(adc_pn0_data_in[6]),
        .I1(\adc_pn0_data_pn_reg[0] [6]),
        .I2(adc_pn_oos_int_reg_0),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \adc_pn0_data_pn[8]_i_1__2 
       (.I0(adc_pn0_data_in[7]),
        .I1(\adc_pn0_data_pn_reg[0] [7]),
        .I2(adc_pn_oos_int_reg_0),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \adc_pn0_data_pn[9]_i_1__2 
       (.I0(adc_pn0_data_in[8]),
        .I1(\adc_pn0_data_pn_reg[0] [8]),
        .I2(adc_pn_oos_int_reg_0),
        .O(D[9]));
  LUT6 #(
    .INIT(64'h99A566A5995A665A)) 
    \adc_pn1_data_pn[0]_i_1__0 
       (.I0(\adc_pn1_data_pn[3]_i_2_n_0 ),
        .I1(Q[16]),
        .I2(\adc_pn1_data_pn_reg[23] [16]),
        .I3(adc_pn_oos_int_reg_0),
        .I4(Q[2]),
        .I5(\adc_pn1_data_pn_reg[23] [2]),
        .O(\adc_pn1_data_pn_reg[19] [0]));
  LUT6 #(
    .INIT(64'hAC5CA35353A35CAC)) 
    \adc_pn1_data_pn[10]_i_1__0 
       (.I0(Q[18]),
        .I1(\adc_pn1_data_pn_reg[23] [18]),
        .I2(adc_pn_oos_int_reg_0),
        .I3(Q[1]),
        .I4(\adc_pn1_data_pn_reg[23] [1]),
        .I5(\adc_pn1_data_pn[10]_i_2_n_0 ),
        .O(\adc_pn1_data_pn_reg[19] [10]));
  LUT6 #(
    .INIT(64'h99A566A5995A665A)) 
    \adc_pn1_data_pn[10]_i_2 
       (.I0(\adc_pn1_data_pn[10]_i_3_n_0 ),
        .I1(Q[6]),
        .I2(\adc_pn1_data_pn_reg[23] [6]),
        .I3(adc_pn_oos_int_reg_0),
        .I4(Q[9]),
        .I5(\adc_pn1_data_pn_reg[23] [9]),
        .O(\adc_pn1_data_pn[10]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h353AC5CA)) 
    \adc_pn1_data_pn[10]_i_3 
       (.I0(\adc_pn1_data_pn_reg[23] [15]),
        .I1(Q[15]),
        .I2(adc_pn_oos_int_reg_0),
        .I3(\adc_pn1_data_pn_reg[23] [12]),
        .I4(Q[12]),
        .O(\adc_pn1_data_pn[10]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAC5CA35353A35CAC)) 
    \adc_pn1_data_pn[11]_i_1__0 
       (.I0(Q[16]),
        .I1(\adc_pn1_data_pn_reg[23] [16]),
        .I2(adc_pn_oos_int_reg_0),
        .I3(Q[2]),
        .I4(\adc_pn1_data_pn_reg[23] [2]),
        .I5(\adc_pn1_data_pn[11]_i_2_n_0 ),
        .O(\adc_pn1_data_pn_reg[19] [11]));
  LUT6 #(
    .INIT(64'h99A566A5995A665A)) 
    \adc_pn1_data_pn[11]_i_2 
       (.I0(\adc_pn1_data_pn[11]_i_3_n_0 ),
        .I1(Q[7]),
        .I2(\adc_pn1_data_pn_reg[23] [7]),
        .I3(adc_pn_oos_int_reg_0),
        .I4(Q[10]),
        .I5(\adc_pn1_data_pn_reg[23] [10]),
        .O(\adc_pn1_data_pn[11]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h353AC5CA)) 
    \adc_pn1_data_pn[11]_i_3 
       (.I0(\adc_pn1_data_pn_reg[23] [19]),
        .I1(Q[19]),
        .I2(adc_pn_oos_int_reg_0),
        .I3(\adc_pn1_data_pn_reg[23] [13]),
        .I4(Q[13]),
        .O(\adc_pn1_data_pn[11]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h99A566A5995A665A)) 
    \adc_pn1_data_pn[12]_i_1__0 
       (.I0(\adc_pn1_data_pn_reg[19] [18]),
        .I1(Q[8]),
        .I2(\adc_pn1_data_pn_reg[23] [8]),
        .I3(adc_pn_oos_int_reg_0),
        .I4(Q[11]),
        .I5(\adc_pn1_data_pn_reg[23] [11]),
        .O(\adc_pn1_data_pn_reg[19] [12]));
  LUT6 #(
    .INIT(64'h99A566A5995A665A)) 
    \adc_pn1_data_pn[13]_i_1__1 
       (.I0(\adc_pn1_data_pn_reg[19] [19]),
        .I1(Q[9]),
        .I2(\adc_pn1_data_pn_reg[23] [9]),
        .I3(adc_pn_oos_int_reg_0),
        .I4(Q[12]),
        .I5(\adc_pn1_data_pn_reg[23] [12]),
        .O(\adc_pn1_data_pn_reg[19] [13]));
  LUT6 #(
    .INIT(64'h99A566A5995A665A)) 
    \adc_pn1_data_pn[14]_i_1__1 
       (.I0(\adc_pn1_data_pn_reg[19] [20]),
        .I1(Q[10]),
        .I2(\adc_pn1_data_pn_reg[23] [10]),
        .I3(adc_pn_oos_int_reg_0),
        .I4(Q[13]),
        .I5(\adc_pn1_data_pn_reg[23] [13]),
        .O(\adc_pn1_data_pn_reg[19] [14]));
  LUT6 #(
    .INIT(64'h99A566A5995A665A)) 
    \adc_pn1_data_pn[15]_i_1 
       (.I0(\adc_pn1_data_pn_reg[19] [21]),
        .I1(Q[11]),
        .I2(\adc_pn1_data_pn_reg[23] [11]),
        .I3(adc_pn_oos_int_reg_0),
        .I4(Q[14]),
        .I5(\adc_pn1_data_pn_reg[23] [14]),
        .O(\adc_pn1_data_pn_reg[19] [15]));
  LUT6 #(
    .INIT(64'h99A566A5995A665A)) 
    \adc_pn1_data_pn[16]_i_1 
       (.I0(\adc_pn1_data_pn_reg[19] [22]),
        .I1(Q[12]),
        .I2(\adc_pn1_data_pn_reg[23] [12]),
        .I3(adc_pn_oos_int_reg_0),
        .I4(Q[15]),
        .I5(\adc_pn1_data_pn_reg[23] [15]),
        .O(\adc_pn1_data_pn_reg[19] [16]));
  LUT6 #(
    .INIT(64'h99A566A5995A665A)) 
    \adc_pn1_data_pn[17]_i_1__0 
       (.I0(\adc_pn1_data_pn[20]_i_2_n_0 ),
        .I1(Q[13]),
        .I2(\adc_pn1_data_pn_reg[23] [13]),
        .I3(adc_pn_oos_int_reg_0),
        .I4(Q[19]),
        .I5(\adc_pn1_data_pn_reg[23] [19]),
        .O(\adc_pn1_data_pn_reg[19] [17]));
  LUT4 #(
    .INIT(16'h569A)) 
    \adc_pn1_data_pn[18]_i_1__0 
       (.I0(\adc_pn1_data_pn_reg[19] [21]),
        .I1(adc_pn_oos_int_reg_0),
        .I2(\adc_pn1_data_pn_reg[23] [14]),
        .I3(Q[14]),
        .O(\adc_pn1_data_pn_reg[19] [18]));
  LUT4 #(
    .INIT(16'h569A)) 
    \adc_pn1_data_pn[19]_i_1 
       (.I0(\adc_pn1_data_pn_reg[19] [22]),
        .I1(adc_pn_oos_int_reg_0),
        .I2(\adc_pn1_data_pn_reg[23] [15]),
        .I3(Q[15]),
        .O(\adc_pn1_data_pn_reg[19] [19]));
  LUT5 #(
    .INIT(32'h99A5665A)) 
    \adc_pn1_data_pn[1]_i_1__0 
       (.I0(\adc_pn1_data_pn[4]_i_2_n_0 ),
        .I1(Q[17]),
        .I2(\adc_pn1_data_pn_reg[23] [17]),
        .I3(adc_pn_oos_int_reg_0),
        .I4(\adc_pn1_data_pn[10]_i_2_n_0 ),
        .O(\adc_pn1_data_pn_reg[19] [1]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT4 #(
    .INIT(16'h569A)) 
    \adc_pn1_data_pn[20]_i_1 
       (.I0(\adc_pn1_data_pn[20]_i_2_n_0 ),
        .I1(adc_pn_oos_int_reg_0),
        .I2(\adc_pn1_data_pn_reg[23] [19]),
        .I3(Q[19]),
        .O(\adc_pn1_data_pn_reg[19] [20]));
  LUT5 #(
    .INIT(32'h353AC5CA)) 
    \adc_pn1_data_pn[20]_i_2 
       (.I0(\adc_pn1_data_pn_reg[23] [2]),
        .I1(Q[2]),
        .I2(adc_pn_oos_int_reg_0),
        .I3(\adc_pn1_data_pn_reg[23] [16]),
        .I4(Q[16]),
        .O(\adc_pn1_data_pn[20]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h353AC5CA)) 
    \adc_pn1_data_pn[21]_i_1 
       (.I0(\adc_pn1_data_pn_reg[23] [17]),
        .I1(Q[17]),
        .I2(adc_pn_oos_int_reg_0),
        .I3(\adc_pn1_data_pn_reg[23] [0]),
        .I4(Q[0]),
        .O(\adc_pn1_data_pn_reg[19] [21]));
  LUT5 #(
    .INIT(32'h353AC5CA)) 
    \adc_pn1_data_pn[22]_i_1__1 
       (.I0(\adc_pn1_data_pn_reg[23] [1]),
        .I1(Q[1]),
        .I2(adc_pn_oos_int_reg_0),
        .I3(\adc_pn1_data_pn_reg[23] [18]),
        .I4(Q[18]),
        .O(\adc_pn1_data_pn_reg[19] [22]));
  LUT5 #(
    .INIT(32'h353AC5CA)) 
    \adc_pn1_data_pn[23]_i_1__2 
       (.I0(\adc_pn1_data_pn_reg[23] [19]),
        .I1(Q[19]),
        .I2(adc_pn_oos_int_reg_0),
        .I3(\adc_pn1_data_pn_reg[23] [2]),
        .I4(Q[2]),
        .O(\adc_pn1_data_pn_reg[19] [23]));
  LUT5 #(
    .INIT(32'h99A5665A)) 
    \adc_pn1_data_pn[2]_i_1__0 
       (.I0(\adc_pn1_data_pn[5]_i_2_n_0 ),
        .I1(Q[18]),
        .I2(\adc_pn1_data_pn_reg[23] [18]),
        .I3(adc_pn_oos_int_reg_0),
        .I4(\adc_pn1_data_pn[11]_i_2_n_0 ),
        .O(\adc_pn1_data_pn_reg[19] [2]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT4 #(
    .INIT(16'h569A)) 
    \adc_pn1_data_pn[3]_i_1__0 
       (.I0(\adc_pn1_data_pn[3]_i_2_n_0 ),
        .I1(adc_pn_oos_int_reg_0),
        .I2(\adc_pn1_data_pn_reg[23] [19]),
        .I3(Q[19]),
        .O(\adc_pn1_data_pn_reg[19] [3]));
  LUT6 #(
    .INIT(64'hAC5CA35353A35CAC)) 
    \adc_pn1_data_pn[3]_i_2 
       (.I0(Q[0]),
        .I1(\adc_pn1_data_pn_reg[23] [0]),
        .I2(adc_pn_oos_int_reg_0),
        .I3(Q[17]),
        .I4(\adc_pn1_data_pn_reg[23] [17]),
        .I5(\adc_pn1_data_pn[6]_i_2_n_0 ),
        .O(\adc_pn1_data_pn[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h99A5665A)) 
    \adc_pn1_data_pn[4]_i_1__1 
       (.I0(\adc_pn1_data_pn[4]_i_2_n_0 ),
        .I1(Q[0]),
        .I2(\adc_pn1_data_pn_reg[23] [0]),
        .I3(adc_pn_oos_int_reg_0),
        .I4(\adc_pn1_data_pn[10]_i_2_n_0 ),
        .O(\adc_pn1_data_pn_reg[19] [4]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT4 #(
    .INIT(16'h1BE4)) 
    \adc_pn1_data_pn[4]_i_2 
       (.I0(adc_pn_oos_int_reg_0),
        .I1(\adc_pn1_data_pn_reg[23] [3]),
        .I2(Q[3]),
        .I3(\adc_pn1_data_pn_reg[19] [22]),
        .O(\adc_pn1_data_pn[4]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h99A5665A)) 
    \adc_pn1_data_pn[5]_i_1__1 
       (.I0(\adc_pn1_data_pn[5]_i_2_n_0 ),
        .I1(Q[1]),
        .I2(\adc_pn1_data_pn_reg[23] [1]),
        .I3(adc_pn_oos_int_reg_0),
        .I4(\adc_pn1_data_pn[11]_i_2_n_0 ),
        .O(\adc_pn1_data_pn_reg[19] [5]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT4 #(
    .INIT(16'h1BE4)) 
    \adc_pn1_data_pn[5]_i_2 
       (.I0(adc_pn_oos_int_reg_0),
        .I1(\adc_pn1_data_pn_reg[23] [4]),
        .I2(Q[4]),
        .I3(\adc_pn1_data_pn[20]_i_2_n_0 ),
        .O(\adc_pn1_data_pn[5]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h99A5665A)) 
    \adc_pn1_data_pn[6]_i_1 
       (.I0(\adc_pn1_data_pn_reg[19] [21]),
        .I1(Q[2]),
        .I2(\adc_pn1_data_pn_reg[23] [2]),
        .I3(adc_pn_oos_int_reg_0),
        .I4(\adc_pn1_data_pn[6]_i_2_n_0 ),
        .O(\adc_pn1_data_pn_reg[19] [6]));
  LUT6 #(
    .INIT(64'h99A566A5995A665A)) 
    \adc_pn1_data_pn[6]_i_2 
       (.I0(\adc_pn1_data_pn[6]_i_3_n_0 ),
        .I1(Q[5]),
        .I2(\adc_pn1_data_pn_reg[23] [5]),
        .I3(adc_pn_oos_int_reg_0),
        .I4(Q[8]),
        .I5(\adc_pn1_data_pn_reg[23] [8]),
        .O(\adc_pn1_data_pn[6]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h353AC5CA)) 
    \adc_pn1_data_pn[6]_i_3 
       (.I0(\adc_pn1_data_pn_reg[23] [14]),
        .I1(Q[14]),
        .I2(adc_pn_oos_int_reg_0),
        .I3(\adc_pn1_data_pn_reg[23] [11]),
        .I4(Q[11]),
        .O(\adc_pn1_data_pn[6]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT5 #(
    .INIT(32'h99A5665A)) 
    \adc_pn1_data_pn[7]_i_1__0 
       (.I0(\adc_pn1_data_pn_reg[19] [22]),
        .I1(Q[3]),
        .I2(\adc_pn1_data_pn_reg[23] [3]),
        .I3(adc_pn_oos_int_reg_0),
        .I4(\adc_pn1_data_pn[10]_i_2_n_0 ),
        .O(\adc_pn1_data_pn_reg[19] [7]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT5 #(
    .INIT(32'h99A5665A)) 
    \adc_pn1_data_pn[8]_i_1__0 
       (.I0(\adc_pn1_data_pn[20]_i_2_n_0 ),
        .I1(Q[4]),
        .I2(\adc_pn1_data_pn_reg[23] [4]),
        .I3(adc_pn_oos_int_reg_0),
        .I4(\adc_pn1_data_pn[11]_i_2_n_0 ),
        .O(\adc_pn1_data_pn_reg[19] [8]));
  LUT4 #(
    .INIT(16'h1BE4)) 
    \adc_pn1_data_pn[9]_i_1 
       (.I0(adc_pn_oos_int_reg_0),
        .I1(\adc_pn1_data_pn_reg[23] [5]),
        .I2(Q[5]),
        .I3(\adc_pn1_data_pn_reg[19] [12]),
        .O(\adc_pn1_data_pn_reg[19] [9]));
  LUT5 #(
    .INIT(32'h15FF1500)) 
    adc_pn_err_int_i_1__2
       (.I0(adc_pn_oos_int_reg_0),
        .I1(adc_pn_match_z),
        .I2(adc_pn_match_d),
        .I3(adc_valid_d),
        .I4(adc_pn_err_s),
        .O(adc_pn_err_int_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    adc_pn_err_int_reg
       (.C(clk),
        .CE(1'b1),
        .D(adc_pn_err_int_i_1__2_n_0),
        .Q(adc_pn_err_s),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    adc_pn_match_d_reg
       (.C(clk),
        .CE(1'b1),
        .D(adc_pn_match_d_s),
        .Q(adc_pn_match_d),
        .R(1'b0));
  CARRY4 adc_pn_match_d_s_carry
       (.CI(1'b0),
        .CO({adc_pn_match_d_s_carry_n_0,adc_pn_match_d_s_carry_n_1,adc_pn_match_d_s_carry_n_2,adc_pn_match_d_s_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_adc_pn_match_d_s_carry_O_UNCONNECTED[3:0]),
        .S({adc_pn_match_d_s_carry_i_1__2_n_0,adc_pn_match_d_s_carry_i_2__2_n_0,adc_pn_match_d_s_carry_i_3__2_n_0,adc_pn_match_d_s_carry_i_4__2_n_0}));
  CARRY4 adc_pn_match_d_s_carry__0
       (.CI(adc_pn_match_d_s_carry_n_0),
        .CO({adc_pn_match_d_s,adc_pn_match_d_s_carry__0_n_1,adc_pn_match_d_s_carry__0_n_2,adc_pn_match_d_s_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_adc_pn_match_d_s_carry__0_O_UNCONNECTED[3:0]),
        .S({adc_pn_match_d_s_carry__0_i_1__2_n_0,adc_pn_match_d_s_carry__0_i_2__2_n_0,adc_pn_match_d_s_carry__0_i_3__2_n_0,adc_pn_match_d_s_carry__0_i_4__2_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    adc_pn_match_d_s_carry__0_i_1__2
       (.I0(adc_pn_match_d_reg_0[23]),
        .I1(adc_pn_match_d_reg_1[23]),
        .I2(adc_pn_match_d_reg_0[22]),
        .I3(adc_pn_match_d_reg_1[22]),
        .I4(adc_pn_match_d_reg_1[21]),
        .I5(adc_pn_match_d_reg_0[21]),
        .O(adc_pn_match_d_s_carry__0_i_1__2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    adc_pn_match_d_s_carry__0_i_2__2
       (.I0(adc_pn_match_d_reg_0[20]),
        .I1(adc_pn_match_d_reg_1[20]),
        .I2(adc_pn_match_d_reg_0[19]),
        .I3(adc_pn_match_d_reg_1[19]),
        .I4(adc_pn_match_d_reg_1[18]),
        .I5(adc_pn_match_d_reg_0[18]),
        .O(adc_pn_match_d_s_carry__0_i_2__2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    adc_pn_match_d_s_carry__0_i_3__2
       (.I0(adc_pn_match_d_reg_0[17]),
        .I1(adc_pn_match_d_reg_1[17]),
        .I2(adc_pn_match_d_reg_0[16]),
        .I3(adc_pn_match_d_reg_1[16]),
        .I4(adc_pn_match_d_reg_1[15]),
        .I5(adc_pn_match_d_reg_0[15]),
        .O(adc_pn_match_d_s_carry__0_i_3__2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    adc_pn_match_d_s_carry__0_i_4__2
       (.I0(adc_pn_match_d_reg_0[14]),
        .I1(adc_pn_match_d_reg_1[14]),
        .I2(adc_pn_match_d_reg_0[13]),
        .I3(adc_pn_match_d_reg_1[13]),
        .I4(adc_pn_match_d_reg_1[12]),
        .I5(adc_pn_match_d_reg_0[12]),
        .O(adc_pn_match_d_s_carry__0_i_4__2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    adc_pn_match_d_s_carry_i_1__2
       (.I0(adc_pn_match_d_reg_0[11]),
        .I1(adc_pn_match_d_reg_1[11]),
        .I2(adc_pn_match_d_reg_0[10]),
        .I3(adc_pn_match_d_reg_1[10]),
        .I4(adc_pn_match_d_reg_1[9]),
        .I5(adc_pn_match_d_reg_0[9]),
        .O(adc_pn_match_d_s_carry_i_1__2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    adc_pn_match_d_s_carry_i_2__2
       (.I0(adc_pn_match_d_reg_0[8]),
        .I1(adc_pn_match_d_reg_1[8]),
        .I2(adc_pn_match_d_reg_0[7]),
        .I3(adc_pn_match_d_reg_1[7]),
        .I4(adc_pn_match_d_reg_1[6]),
        .I5(adc_pn_match_d_reg_0[6]),
        .O(adc_pn_match_d_s_carry_i_2__2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    adc_pn_match_d_s_carry_i_3__2
       (.I0(adc_pn_match_d_reg_0[5]),
        .I1(adc_pn_match_d_reg_1[5]),
        .I2(adc_pn_match_d_reg_0[4]),
        .I3(adc_pn_match_d_reg_1[4]),
        .I4(adc_pn_match_d_reg_1[3]),
        .I5(adc_pn_match_d_reg_0[3]),
        .O(adc_pn_match_d_s_carry_i_3__2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    adc_pn_match_d_s_carry_i_4__2
       (.I0(adc_pn_match_d_reg_0[2]),
        .I1(adc_pn_match_d_reg_1[2]),
        .I2(adc_pn_match_d_reg_0[1]),
        .I3(adc_pn_match_d_reg_1[1]),
        .I4(adc_pn_match_d_reg_1[0]),
        .I5(adc_pn_match_d_reg_0[0]),
        .O(adc_pn_match_d_s_carry_i_4__2_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    adc_pn_match_z_i_1__2
       (.I0(adc_pn_match_z_i_2__2_n_0),
        .I1(adc_pn_match_z_i_3__2_n_0),
        .I2(adc_pn_match_z_i_4__2_n_0),
        .I3(adc_pn_match_z_i_5__2_n_0),
        .O(adc_pn_match_z_i_1__2_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    adc_pn_match_z_i_2__2
       (.I0(adc_pn_match_d_reg_1[10]),
        .I1(adc_pn_match_d_reg_1[11]),
        .I2(adc_pn_match_d_reg_1[8]),
        .I3(adc_pn_match_d_reg_1[9]),
        .I4(adc_pn_match_d_reg_1[7]),
        .I5(adc_pn_match_d_reg_1[6]),
        .O(adc_pn_match_z_i_2__2_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    adc_pn_match_z_i_3__2
       (.I0(adc_pn_match_d_reg_1[4]),
        .I1(adc_pn_match_d_reg_1[5]),
        .I2(adc_pn_match_d_reg_1[2]),
        .I3(adc_pn_match_d_reg_1[3]),
        .I4(adc_pn_match_d_reg_1[1]),
        .I5(adc_pn_match_d_reg_1[0]),
        .O(adc_pn_match_z_i_3__2_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    adc_pn_match_z_i_4__2
       (.I0(adc_pn_match_d_reg_1[22]),
        .I1(adc_pn_match_d_reg_1[23]),
        .I2(adc_pn_match_d_reg_1[20]),
        .I3(adc_pn_match_d_reg_1[21]),
        .I4(adc_pn_match_d_reg_1[19]),
        .I5(adc_pn_match_d_reg_1[18]),
        .O(adc_pn_match_z_i_4__2_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    adc_pn_match_z_i_5__2
       (.I0(adc_pn_match_d_reg_1[16]),
        .I1(adc_pn_match_d_reg_1[17]),
        .I2(adc_pn_match_d_reg_1[14]),
        .I3(adc_pn_match_d_reg_1[15]),
        .I4(adc_pn_match_d_reg_1[13]),
        .I5(adc_pn_match_d_reg_1[12]),
        .O(adc_pn_match_z_i_5__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    adc_pn_match_z_reg
       (.C(clk),
        .CE(1'b1),
        .D(adc_pn_match_z_i_1__2_n_0),
        .Q(adc_pn_match_z),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT4 #(
    .INIT(16'h0095)) 
    \adc_pn_oos_count[0]_i_1__2 
       (.I0(adc_pn_oos_int_reg_0),
        .I1(adc_pn_match_d),
        .I2(adc_pn_match_z),
        .I3(adc_pn_oos_count_reg[0]),
        .O(\adc_pn_oos_count[0]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT5 #(
    .INIT(32'h00959500)) 
    \adc_pn_oos_count[1]_i_1__2 
       (.I0(adc_pn_oos_int_reg_0),
        .I1(adc_pn_match_d),
        .I2(adc_pn_match_z),
        .I3(adc_pn_oos_count_reg[0]),
        .I4(adc_pn_oos_count_reg[1]),
        .O(\adc_pn_oos_count[1]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h0095959595000000)) 
    \adc_pn_oos_count[2]_i_1__2 
       (.I0(adc_pn_oos_int_reg_0),
        .I1(adc_pn_match_d),
        .I2(adc_pn_match_z),
        .I3(adc_pn_oos_count_reg[0]),
        .I4(adc_pn_oos_count_reg[1]),
        .I5(adc_pn_oos_count_reg[2]),
        .O(\adc_pn_oos_count[2]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'h2888)) 
    \adc_pn_oos_count[3]_i_1__2 
       (.I0(adc_valid_d),
        .I1(adc_pn_oos_int_reg_0),
        .I2(adc_pn_match_d),
        .I3(adc_pn_match_z),
        .O(adc_pn_oos_count));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \adc_pn_oos_count[3]_i_2__2 
       (.I0(adc_pn_oos_count_reg[1]),
        .I1(adc_pn_oos_count_reg[0]),
        .I2(adc_pn_oos_count_reg[2]),
        .I3(adc_pn_oos_count_reg[3]),
        .O(p_0_in__11));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn_oos_count_reg[0] 
       (.C(clk),
        .CE(adc_valid_d),
        .D(\adc_pn_oos_count[0]_i_1__2_n_0 ),
        .Q(adc_pn_oos_count_reg[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn_oos_count_reg[1] 
       (.C(clk),
        .CE(adc_valid_d),
        .D(\adc_pn_oos_count[1]_i_1__2_n_0 ),
        .Q(adc_pn_oos_count_reg[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn_oos_count_reg[2] 
       (.C(clk),
        .CE(adc_valid_d),
        .D(\adc_pn_oos_count[2]_i_1__2_n_0 ),
        .Q(adc_pn_oos_count_reg[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn_oos_count_reg[3] 
       (.C(clk),
        .CE(adc_valid_d),
        .D(p_0_in__11),
        .Q(adc_pn_oos_count_reg[3]),
        .R(adc_pn_oos_count));
  LUT5 #(
    .INIT(32'h7FFF7000)) 
    adc_pn_oos_int_i_1__2
       (.I0(adc_pn_match_d),
        .I1(adc_pn_match_z),
        .I2(adc_pn_oos_int1__2),
        .I3(adc_valid_d),
        .I4(adc_pn_oos_int_reg_0),
        .O(adc_pn_oos_int_i_1__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    adc_pn_oos_int_i_2__2
       (.I0(adc_pn_oos_count_reg[2]),
        .I1(adc_pn_oos_count_reg[1]),
        .I2(adc_pn_oos_count_reg[0]),
        .I3(adc_pn_oos_count_reg[3]),
        .O(adc_pn_oos_int1__2));
  FDRE #(
    .INIT(1'b0)) 
    adc_pn_oos_int_reg
       (.C(clk),
        .CE(1'b1),
        .D(adc_pn_oos_int_i_1__2_n_0),
        .Q(adc_pn_oos_int_reg_0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    adc_valid_d_reg
       (.C(clk),
        .CE(1'b1),
        .D(adc_pn_valid_in),
        .Q(adc_valid_d),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ad_pnmon" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_pnmon_22
   (adc_pn_oos_int_reg_0,
    adc_pn_err_s,
    D,
    \adc_pn1_data_pn_reg[13] ,
    adc_pn_valid_in,
    clk,
    Q,
    adc_pn0_data_in,
    \adc_pn1_data_pn_reg[23] ,
    \adc_pn1_data_pn_reg[23]_0 ,
    adc_pn_match_d_reg_0,
    adc_pn_match_d_reg_1);
  output adc_pn_oos_int_reg_0;
  output adc_pn_err_s;
  output [15:0]D;
  output [23:0]\adc_pn1_data_pn_reg[13] ;
  input adc_pn_valid_in;
  input clk;
  input [15:0]Q;
  input [15:0]adc_pn0_data_in;
  input [14:0]\adc_pn1_data_pn_reg[23] ;
  input [14:0]\adc_pn1_data_pn_reg[23]_0 ;
  input [23:0]adc_pn_match_d_reg_0;
  input [23:0]adc_pn_match_d_reg_1;

  wire [15:0]D;
  wire [15:0]Q;
  wire [15:0]adc_pn0_data_in;
  wire \adc_pn0_data_pn[0]_i_2__2_n_0 ;
  wire \adc_pn0_data_pn[0]_i_3__1_n_0 ;
  wire \adc_pn0_data_pn[0]_i_4__1_n_0 ;
  wire \adc_pn0_data_pn[0]_i_6__1_n_0 ;
  wire \adc_pn0_data_pn[0]_i_7__1_n_0 ;
  wire \adc_pn0_data_pn[0]_i_8__1_n_0 ;
  wire [23:0]\adc_pn1_data_pn_reg[13] ;
  wire [14:0]\adc_pn1_data_pn_reg[23] ;
  wire [14:0]\adc_pn1_data_pn_reg[23]_0 ;
  wire adc_pn_err_int_i_1__1_n_0;
  wire adc_pn_err_s;
  wire adc_pn_match_d;
  wire [23:0]adc_pn_match_d_reg_0;
  wire [23:0]adc_pn_match_d_reg_1;
  wire adc_pn_match_d_s;
  wire adc_pn_match_d_s_carry__0_i_1__1_n_0;
  wire adc_pn_match_d_s_carry__0_i_2__1_n_0;
  wire adc_pn_match_d_s_carry__0_i_3__1_n_0;
  wire adc_pn_match_d_s_carry__0_i_4__1_n_0;
  wire adc_pn_match_d_s_carry__0_n_1;
  wire adc_pn_match_d_s_carry__0_n_2;
  wire adc_pn_match_d_s_carry__0_n_3;
  wire adc_pn_match_d_s_carry_i_1__1_n_0;
  wire adc_pn_match_d_s_carry_i_2__1_n_0;
  wire adc_pn_match_d_s_carry_i_3__1_n_0;
  wire adc_pn_match_d_s_carry_i_4__1_n_0;
  wire adc_pn_match_d_s_carry_n_0;
  wire adc_pn_match_d_s_carry_n_1;
  wire adc_pn_match_d_s_carry_n_2;
  wire adc_pn_match_d_s_carry_n_3;
  wire adc_pn_match_z;
  wire adc_pn_match_z_i_1__1_n_0;
  wire adc_pn_match_z_i_2__1_n_0;
  wire adc_pn_match_z_i_3__1_n_0;
  wire adc_pn_match_z_i_4__1_n_0;
  wire adc_pn_match_z_i_5__1_n_0;
  wire adc_pn_oos_count;
  wire \adc_pn_oos_count[0]_i_1__1_n_0 ;
  wire \adc_pn_oos_count[1]_i_1__1_n_0 ;
  wire \adc_pn_oos_count[2]_i_1__1_n_0 ;
  wire [3:0]adc_pn_oos_count_reg;
  wire adc_pn_oos_int1__1;
  wire adc_pn_oos_int_i_1__1_n_0;
  wire adc_pn_oos_int_reg_0;
  wire adc_pn_valid_in;
  wire adc_valid_d;
  wire clk;
  wire [3:3]p_0_in__9;
  wire p_11_in;
  wire pn0fn_return1;
  wire [3:0]NLW_adc_pn_match_d_s_carry_O_UNCONNECTED;
  wire [3:0]NLW_adc_pn_match_d_s_carry__0_O_UNCONNECTED;

  LUT4 #(
    .INIT(16'h6996)) 
    \adc_pn0_data_pn[0]_i_1__1 
       (.I0(\adc_pn0_data_pn[0]_i_2__2_n_0 ),
        .I1(\adc_pn0_data_pn[0]_i_3__1_n_0 ),
        .I2(\adc_pn0_data_pn[0]_i_4__1_n_0 ),
        .I3(pn0fn_return1),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hAC5CA35353A35CAC)) 
    \adc_pn0_data_pn[0]_i_2__2 
       (.I0(adc_pn0_data_in[10]),
        .I1(Q[10]),
        .I2(adc_pn_oos_int_reg_0),
        .I3(adc_pn0_data_in[11]),
        .I4(Q[11]),
        .I5(\adc_pn0_data_pn[0]_i_6__1_n_0 ),
        .O(\adc_pn0_data_pn[0]_i_2__2_n_0 ));
  LUT6 #(
    .INIT(64'hAC5CA35353A35CAC)) 
    \adc_pn0_data_pn[0]_i_3__1 
       (.I0(adc_pn0_data_in[6]),
        .I1(Q[6]),
        .I2(adc_pn_oos_int_reg_0),
        .I3(adc_pn0_data_in[7]),
        .I4(Q[7]),
        .I5(\adc_pn0_data_pn[0]_i_7__1_n_0 ),
        .O(\adc_pn0_data_pn[0]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'hAC5CA35353A35CAC)) 
    \adc_pn0_data_pn[0]_i_4__1 
       (.I0(adc_pn0_data_in[14]),
        .I1(Q[14]),
        .I2(adc_pn_oos_int_reg_0),
        .I3(adc_pn0_data_in[15]),
        .I4(Q[15]),
        .I5(\adc_pn0_data_pn[0]_i_8__1_n_0 ),
        .O(\adc_pn0_data_pn[0]_i_4__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT5 #(
    .INIT(32'h353AC5CA)) 
    \adc_pn0_data_pn[0]_i_5__1 
       (.I0(Q[2]),
        .I1(adc_pn0_data_in[2]),
        .I2(adc_pn_oos_int_reg_0),
        .I3(Q[1]),
        .I4(adc_pn0_data_in[1]),
        .O(pn0fn_return1));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT5 #(
    .INIT(32'h353AC5CA)) 
    \adc_pn0_data_pn[0]_i_6__1 
       (.I0(Q[9]),
        .I1(adc_pn0_data_in[9]),
        .I2(adc_pn_oos_int_reg_0),
        .I3(Q[8]),
        .I4(adc_pn0_data_in[8]),
        .O(\adc_pn0_data_pn[0]_i_6__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT5 #(
    .INIT(32'h353AC5CA)) 
    \adc_pn0_data_pn[0]_i_7__1 
       (.I0(Q[5]),
        .I1(adc_pn0_data_in[5]),
        .I2(adc_pn_oos_int_reg_0),
        .I3(Q[4]),
        .I4(adc_pn0_data_in[4]),
        .O(\adc_pn0_data_pn[0]_i_7__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT5 #(
    .INIT(32'h353AC5CA)) 
    \adc_pn0_data_pn[0]_i_8__1 
       (.I0(Q[13]),
        .I1(adc_pn0_data_in[13]),
        .I2(adc_pn_oos_int_reg_0),
        .I3(Q[12]),
        .I4(adc_pn0_data_in[12]),
        .O(\adc_pn0_data_pn[0]_i_8__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \adc_pn0_data_pn[10]_i_1__1 
       (.I0(adc_pn0_data_in[9]),
        .I1(Q[9]),
        .I2(adc_pn_oos_int_reg_0),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \adc_pn0_data_pn[11]_i_1__1 
       (.I0(adc_pn0_data_in[10]),
        .I1(Q[10]),
        .I2(adc_pn_oos_int_reg_0),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \adc_pn0_data_pn[12]_i_1__1 
       (.I0(adc_pn0_data_in[11]),
        .I1(Q[11]),
        .I2(adc_pn_oos_int_reg_0),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \adc_pn0_data_pn[13]_i_1__1 
       (.I0(adc_pn0_data_in[12]),
        .I1(Q[12]),
        .I2(adc_pn_oos_int_reg_0),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \adc_pn0_data_pn[14]_i_1__1 
       (.I0(adc_pn0_data_in[13]),
        .I1(Q[13]),
        .I2(adc_pn_oos_int_reg_0),
        .O(D[14]));
  LUT3 #(
    .INIT(8'hAC)) 
    \adc_pn0_data_pn[15]_i_1__1 
       (.I0(adc_pn0_data_in[14]),
        .I1(Q[14]),
        .I2(adc_pn_oos_int_reg_0),
        .O(D[15]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \adc_pn0_data_pn[1]_i_1__1 
       (.I0(adc_pn0_data_in[0]),
        .I1(Q[0]),
        .I2(adc_pn_oos_int_reg_0),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \adc_pn0_data_pn[2]_i_1__1 
       (.I0(adc_pn0_data_in[1]),
        .I1(Q[1]),
        .I2(adc_pn_oos_int_reg_0),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \adc_pn0_data_pn[3]_i_1__1 
       (.I0(adc_pn0_data_in[2]),
        .I1(Q[2]),
        .I2(adc_pn_oos_int_reg_0),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \adc_pn0_data_pn[4]_i_1__1 
       (.I0(adc_pn0_data_in[3]),
        .I1(Q[3]),
        .I2(adc_pn_oos_int_reg_0),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \adc_pn0_data_pn[5]_i_1__1 
       (.I0(adc_pn0_data_in[4]),
        .I1(Q[4]),
        .I2(adc_pn_oos_int_reg_0),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \adc_pn0_data_pn[6]_i_1__1 
       (.I0(adc_pn0_data_in[5]),
        .I1(Q[5]),
        .I2(adc_pn_oos_int_reg_0),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \adc_pn0_data_pn[7]_i_1__1 
       (.I0(adc_pn0_data_in[6]),
        .I1(Q[6]),
        .I2(adc_pn_oos_int_reg_0),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \adc_pn0_data_pn[8]_i_1__1 
       (.I0(adc_pn0_data_in[7]),
        .I1(Q[7]),
        .I2(adc_pn_oos_int_reg_0),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \adc_pn0_data_pn[9]_i_1__1 
       (.I0(adc_pn0_data_in[8]),
        .I1(Q[8]),
        .I2(adc_pn_oos_int_reg_0),
        .O(D[9]));
  LUT5 #(
    .INIT(32'h353AC5CA)) 
    \adc_pn1_data_pn[0]_i_1__2 
       (.I0(\adc_pn1_data_pn_reg[23] [4]),
        .I1(\adc_pn1_data_pn_reg[23]_0 [4]),
        .I2(adc_pn_oos_int_reg_0),
        .I3(\adc_pn1_data_pn_reg[23] [6]),
        .I4(\adc_pn1_data_pn_reg[23]_0 [6]),
        .O(\adc_pn1_data_pn_reg[13] [0]));
  LUT5 #(
    .INIT(32'h353AC5CA)) 
    \adc_pn1_data_pn[10]_i_1__2 
       (.I0(\adc_pn1_data_pn_reg[23] [1]),
        .I1(\adc_pn1_data_pn_reg[23]_0 [1]),
        .I2(adc_pn_oos_int_reg_0),
        .I3(\adc_pn1_data_pn_reg[23] [0]),
        .I4(\adc_pn1_data_pn_reg[23]_0 [0]),
        .O(\adc_pn1_data_pn_reg[13] [10]));
  LUT5 #(
    .INIT(32'h353AC5CA)) 
    \adc_pn1_data_pn[11]_i_1__2 
       (.I0(\adc_pn1_data_pn_reg[23] [2]),
        .I1(\adc_pn1_data_pn_reg[23]_0 [2]),
        .I2(adc_pn_oos_int_reg_0),
        .I3(\adc_pn1_data_pn_reg[23] [1]),
        .I4(\adc_pn1_data_pn_reg[23]_0 [1]),
        .O(\adc_pn1_data_pn_reg[13] [11]));
  LUT5 #(
    .INIT(32'h353AC5CA)) 
    \adc_pn1_data_pn[12]_i_1__2 
       (.I0(\adc_pn1_data_pn_reg[23] [2]),
        .I1(\adc_pn1_data_pn_reg[23]_0 [2]),
        .I2(adc_pn_oos_int_reg_0),
        .I3(\adc_pn1_data_pn_reg[23] [3]),
        .I4(\adc_pn1_data_pn_reg[23]_0 [3]),
        .O(\adc_pn1_data_pn_reg[13] [12]));
  LUT5 #(
    .INIT(32'h353AC5CA)) 
    \adc_pn1_data_pn[13]_i_1__2 
       (.I0(\adc_pn1_data_pn_reg[23] [3]),
        .I1(\adc_pn1_data_pn_reg[23]_0 [3]),
        .I2(adc_pn_oos_int_reg_0),
        .I3(\adc_pn1_data_pn_reg[23] [4]),
        .I4(\adc_pn1_data_pn_reg[23]_0 [4]),
        .O(\adc_pn1_data_pn_reg[13] [13]));
  LUT5 #(
    .INIT(32'h353AC5CA)) 
    \adc_pn1_data_pn[14]_i_1__2 
       (.I0(\adc_pn1_data_pn_reg[23] [5]),
        .I1(\adc_pn1_data_pn_reg[23]_0 [5]),
        .I2(adc_pn_oos_int_reg_0),
        .I3(\adc_pn1_data_pn_reg[23] [4]),
        .I4(\adc_pn1_data_pn_reg[23]_0 [4]),
        .O(\adc_pn1_data_pn_reg[13] [14]));
  LUT5 #(
    .INIT(32'h353AC5CA)) 
    \adc_pn1_data_pn[15]_i_1__2 
       (.I0(\adc_pn1_data_pn_reg[23] [5]),
        .I1(\adc_pn1_data_pn_reg[23]_0 [5]),
        .I2(adc_pn_oos_int_reg_0),
        .I3(\adc_pn1_data_pn_reg[23] [6]),
        .I4(\adc_pn1_data_pn_reg[23]_0 [6]),
        .O(\adc_pn1_data_pn_reg[13] [15]));
  LUT5 #(
    .INIT(32'h353AC5CA)) 
    \adc_pn1_data_pn[16]_i_1__2 
       (.I0(\adc_pn1_data_pn_reg[23] [7]),
        .I1(\adc_pn1_data_pn_reg[23]_0 [7]),
        .I2(adc_pn_oos_int_reg_0),
        .I3(\adc_pn1_data_pn_reg[23] [6]),
        .I4(\adc_pn1_data_pn_reg[23]_0 [6]),
        .O(\adc_pn1_data_pn_reg[13] [16]));
  LUT5 #(
    .INIT(32'h353AC5CA)) 
    \adc_pn1_data_pn[17]_i_1__2 
       (.I0(\adc_pn1_data_pn_reg[23] [8]),
        .I1(\adc_pn1_data_pn_reg[23]_0 [8]),
        .I2(adc_pn_oos_int_reg_0),
        .I3(\adc_pn1_data_pn_reg[23] [7]),
        .I4(\adc_pn1_data_pn_reg[23]_0 [7]),
        .O(\adc_pn1_data_pn_reg[13] [17]));
  LUT5 #(
    .INIT(32'h353AC5CA)) 
    \adc_pn1_data_pn[18]_i_1__2 
       (.I0(\adc_pn1_data_pn_reg[23] [8]),
        .I1(\adc_pn1_data_pn_reg[23]_0 [8]),
        .I2(adc_pn_oos_int_reg_0),
        .I3(\adc_pn1_data_pn_reg[23] [9]),
        .I4(\adc_pn1_data_pn_reg[23]_0 [9]),
        .O(\adc_pn1_data_pn_reg[13] [18]));
  LUT5 #(
    .INIT(32'h353AC5CA)) 
    \adc_pn1_data_pn[19]_i_1__2 
       (.I0(\adc_pn1_data_pn_reg[23] [10]),
        .I1(\adc_pn1_data_pn_reg[23]_0 [10]),
        .I2(adc_pn_oos_int_reg_0),
        .I3(\adc_pn1_data_pn_reg[23] [9]),
        .I4(\adc_pn1_data_pn_reg[23]_0 [9]),
        .O(\adc_pn1_data_pn_reg[13] [19]));
  LUT5 #(
    .INIT(32'h353AC5CA)) 
    \adc_pn1_data_pn[1]_i_1__2 
       (.I0(\adc_pn1_data_pn_reg[23] [5]),
        .I1(\adc_pn1_data_pn_reg[23]_0 [5]),
        .I2(adc_pn_oos_int_reg_0),
        .I3(\adc_pn1_data_pn_reg[23] [7]),
        .I4(\adc_pn1_data_pn_reg[23]_0 [7]),
        .O(\adc_pn1_data_pn_reg[13] [1]));
  LUT5 #(
    .INIT(32'h353AC5CA)) 
    \adc_pn1_data_pn[20]_i_1__2 
       (.I0(\adc_pn1_data_pn_reg[23] [10]),
        .I1(\adc_pn1_data_pn_reg[23]_0 [10]),
        .I2(adc_pn_oos_int_reg_0),
        .I3(\adc_pn1_data_pn_reg[23] [11]),
        .I4(\adc_pn1_data_pn_reg[23]_0 [11]),
        .O(\adc_pn1_data_pn_reg[13] [20]));
  LUT5 #(
    .INIT(32'h353AC5CA)) 
    \adc_pn1_data_pn[21]_i_1__2 
       (.I0(\adc_pn1_data_pn_reg[23] [12]),
        .I1(\adc_pn1_data_pn_reg[23]_0 [12]),
        .I2(adc_pn_oos_int_reg_0),
        .I3(\adc_pn1_data_pn_reg[23] [11]),
        .I4(\adc_pn1_data_pn_reg[23]_0 [11]),
        .O(\adc_pn1_data_pn_reg[13] [21]));
  LUT5 #(
    .INIT(32'h353AC5CA)) 
    \adc_pn1_data_pn[22]_i_1__2 
       (.I0(\adc_pn1_data_pn_reg[23] [13]),
        .I1(\adc_pn1_data_pn_reg[23]_0 [13]),
        .I2(adc_pn_oos_int_reg_0),
        .I3(\adc_pn1_data_pn_reg[23] [12]),
        .I4(\adc_pn1_data_pn_reg[23]_0 [12]),
        .O(\adc_pn1_data_pn_reg[13] [22]));
  LUT5 #(
    .INIT(32'h353AC5CA)) 
    \adc_pn1_data_pn[23]_i_1__1 
       (.I0(\adc_pn1_data_pn_reg[23] [13]),
        .I1(\adc_pn1_data_pn_reg[23]_0 [13]),
        .I2(adc_pn_oos_int_reg_0),
        .I3(\adc_pn1_data_pn_reg[23] [14]),
        .I4(\adc_pn1_data_pn_reg[23]_0 [14]),
        .O(\adc_pn1_data_pn_reg[13] [23]));
  LUT5 #(
    .INIT(32'h353AC5CA)) 
    \adc_pn1_data_pn[2]_i_1__2 
       (.I0(\adc_pn1_data_pn_reg[23] [8]),
        .I1(\adc_pn1_data_pn_reg[23]_0 [8]),
        .I2(adc_pn_oos_int_reg_0),
        .I3(\adc_pn1_data_pn_reg[23] [6]),
        .I4(\adc_pn1_data_pn_reg[23]_0 [6]),
        .O(\adc_pn1_data_pn_reg[13] [2]));
  LUT5 #(
    .INIT(32'h353AC5CA)) 
    \adc_pn1_data_pn[3]_i_1__2 
       (.I0(\adc_pn1_data_pn_reg[23] [7]),
        .I1(\adc_pn1_data_pn_reg[23]_0 [7]),
        .I2(adc_pn_oos_int_reg_0),
        .I3(\adc_pn1_data_pn_reg[23] [9]),
        .I4(\adc_pn1_data_pn_reg[23]_0 [9]),
        .O(\adc_pn1_data_pn_reg[13] [3]));
  LUT5 #(
    .INIT(32'h353AC5CA)) 
    \adc_pn1_data_pn[4]_i_1__2 
       (.I0(\adc_pn1_data_pn_reg[23] [10]),
        .I1(\adc_pn1_data_pn_reg[23]_0 [10]),
        .I2(adc_pn_oos_int_reg_0),
        .I3(\adc_pn1_data_pn_reg[23] [8]),
        .I4(\adc_pn1_data_pn_reg[23]_0 [8]),
        .O(\adc_pn1_data_pn_reg[13] [4]));
  LUT5 #(
    .INIT(32'h353AC5CA)) 
    \adc_pn1_data_pn[5]_i_1__2 
       (.I0(\adc_pn1_data_pn_reg[23] [11]),
        .I1(\adc_pn1_data_pn_reg[23]_0 [11]),
        .I2(adc_pn_oos_int_reg_0),
        .I3(\adc_pn1_data_pn_reg[23] [9]),
        .I4(\adc_pn1_data_pn_reg[23]_0 [9]),
        .O(\adc_pn1_data_pn_reg[13] [5]));
  LUT5 #(
    .INIT(32'h353AC5CA)) 
    \adc_pn1_data_pn[6]_i_1__2 
       (.I0(\adc_pn1_data_pn_reg[23] [12]),
        .I1(\adc_pn1_data_pn_reg[23]_0 [12]),
        .I2(adc_pn_oos_int_reg_0),
        .I3(\adc_pn1_data_pn_reg[23] [10]),
        .I4(\adc_pn1_data_pn_reg[23]_0 [10]),
        .O(\adc_pn1_data_pn_reg[13] [6]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT5 #(
    .INIT(32'h353AC5CA)) 
    \adc_pn1_data_pn[7]_i_1__2 
       (.I0(\adc_pn1_data_pn_reg[23] [13]),
        .I1(\adc_pn1_data_pn_reg[23]_0 [13]),
        .I2(adc_pn_oos_int_reg_0),
        .I3(\adc_pn1_data_pn_reg[23] [11]),
        .I4(\adc_pn1_data_pn_reg[23]_0 [11]),
        .O(\adc_pn1_data_pn_reg[13] [7]));
  LUT5 #(
    .INIT(32'h353AC5CA)) 
    \adc_pn1_data_pn[8]_i_1__2 
       (.I0(\adc_pn1_data_pn_reg[23] [12]),
        .I1(\adc_pn1_data_pn_reg[23]_0 [12]),
        .I2(adc_pn_oos_int_reg_0),
        .I3(\adc_pn1_data_pn_reg[23] [14]),
        .I4(\adc_pn1_data_pn_reg[23]_0 [14]),
        .O(\adc_pn1_data_pn_reg[13] [8]));
  LUT6 #(
    .INIT(64'hC3C3AA553C3C55AA)) 
    \adc_pn1_data_pn[9]_i_1__2 
       (.I0(\adc_pn1_data_pn_reg[23] [0]),
        .I1(\adc_pn1_data_pn_reg[23]_0 [0]),
        .I2(\adc_pn1_data_pn_reg[23]_0 [14]),
        .I3(\adc_pn1_data_pn_reg[23] [14]),
        .I4(adc_pn_oos_int_reg_0),
        .I5(p_11_in),
        .O(\adc_pn1_data_pn_reg[13] [9]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \adc_pn1_data_pn[9]_i_2 
       (.I0(\adc_pn1_data_pn_reg[23]_0 [13]),
        .I1(\adc_pn1_data_pn_reg[23] [13]),
        .I2(adc_pn_oos_int_reg_0),
        .O(p_11_in));
  LUT5 #(
    .INIT(32'h15FF1500)) 
    adc_pn_err_int_i_1__1
       (.I0(adc_pn_oos_int_reg_0),
        .I1(adc_pn_match_z),
        .I2(adc_pn_match_d),
        .I3(adc_valid_d),
        .I4(adc_pn_err_s),
        .O(adc_pn_err_int_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    adc_pn_err_int_reg
       (.C(clk),
        .CE(1'b1),
        .D(adc_pn_err_int_i_1__1_n_0),
        .Q(adc_pn_err_s),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    adc_pn_match_d_reg
       (.C(clk),
        .CE(1'b1),
        .D(adc_pn_match_d_s),
        .Q(adc_pn_match_d),
        .R(1'b0));
  CARRY4 adc_pn_match_d_s_carry
       (.CI(1'b0),
        .CO({adc_pn_match_d_s_carry_n_0,adc_pn_match_d_s_carry_n_1,adc_pn_match_d_s_carry_n_2,adc_pn_match_d_s_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_adc_pn_match_d_s_carry_O_UNCONNECTED[3:0]),
        .S({adc_pn_match_d_s_carry_i_1__1_n_0,adc_pn_match_d_s_carry_i_2__1_n_0,adc_pn_match_d_s_carry_i_3__1_n_0,adc_pn_match_d_s_carry_i_4__1_n_0}));
  CARRY4 adc_pn_match_d_s_carry__0
       (.CI(adc_pn_match_d_s_carry_n_0),
        .CO({adc_pn_match_d_s,adc_pn_match_d_s_carry__0_n_1,adc_pn_match_d_s_carry__0_n_2,adc_pn_match_d_s_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_adc_pn_match_d_s_carry__0_O_UNCONNECTED[3:0]),
        .S({adc_pn_match_d_s_carry__0_i_1__1_n_0,adc_pn_match_d_s_carry__0_i_2__1_n_0,adc_pn_match_d_s_carry__0_i_3__1_n_0,adc_pn_match_d_s_carry__0_i_4__1_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    adc_pn_match_d_s_carry__0_i_1__1
       (.I0(adc_pn_match_d_reg_0[23]),
        .I1(adc_pn_match_d_reg_1[23]),
        .I2(adc_pn_match_d_reg_0[22]),
        .I3(adc_pn_match_d_reg_1[22]),
        .I4(adc_pn_match_d_reg_1[21]),
        .I5(adc_pn_match_d_reg_0[21]),
        .O(adc_pn_match_d_s_carry__0_i_1__1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    adc_pn_match_d_s_carry__0_i_2__1
       (.I0(adc_pn_match_d_reg_0[20]),
        .I1(adc_pn_match_d_reg_1[20]),
        .I2(adc_pn_match_d_reg_0[19]),
        .I3(adc_pn_match_d_reg_1[19]),
        .I4(adc_pn_match_d_reg_1[18]),
        .I5(adc_pn_match_d_reg_0[18]),
        .O(adc_pn_match_d_s_carry__0_i_2__1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    adc_pn_match_d_s_carry__0_i_3__1
       (.I0(adc_pn_match_d_reg_0[17]),
        .I1(adc_pn_match_d_reg_1[17]),
        .I2(adc_pn_match_d_reg_0[16]),
        .I3(adc_pn_match_d_reg_1[16]),
        .I4(adc_pn_match_d_reg_1[15]),
        .I5(adc_pn_match_d_reg_0[15]),
        .O(adc_pn_match_d_s_carry__0_i_3__1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    adc_pn_match_d_s_carry__0_i_4__1
       (.I0(adc_pn_match_d_reg_0[14]),
        .I1(adc_pn_match_d_reg_1[14]),
        .I2(adc_pn_match_d_reg_0[13]),
        .I3(adc_pn_match_d_reg_1[13]),
        .I4(adc_pn_match_d_reg_1[12]),
        .I5(adc_pn_match_d_reg_0[12]),
        .O(adc_pn_match_d_s_carry__0_i_4__1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    adc_pn_match_d_s_carry_i_1__1
       (.I0(adc_pn_match_d_reg_0[11]),
        .I1(adc_pn_match_d_reg_1[11]),
        .I2(adc_pn_match_d_reg_0[10]),
        .I3(adc_pn_match_d_reg_1[10]),
        .I4(adc_pn_match_d_reg_1[9]),
        .I5(adc_pn_match_d_reg_0[9]),
        .O(adc_pn_match_d_s_carry_i_1__1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    adc_pn_match_d_s_carry_i_2__1
       (.I0(adc_pn_match_d_reg_0[8]),
        .I1(adc_pn_match_d_reg_1[8]),
        .I2(adc_pn_match_d_reg_0[7]),
        .I3(adc_pn_match_d_reg_1[7]),
        .I4(adc_pn_match_d_reg_1[6]),
        .I5(adc_pn_match_d_reg_0[6]),
        .O(adc_pn_match_d_s_carry_i_2__1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    adc_pn_match_d_s_carry_i_3__1
       (.I0(adc_pn_match_d_reg_0[5]),
        .I1(adc_pn_match_d_reg_1[5]),
        .I2(adc_pn_match_d_reg_0[4]),
        .I3(adc_pn_match_d_reg_1[4]),
        .I4(adc_pn_match_d_reg_1[3]),
        .I5(adc_pn_match_d_reg_0[3]),
        .O(adc_pn_match_d_s_carry_i_3__1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    adc_pn_match_d_s_carry_i_4__1
       (.I0(adc_pn_match_d_reg_0[2]),
        .I1(adc_pn_match_d_reg_1[2]),
        .I2(adc_pn_match_d_reg_0[1]),
        .I3(adc_pn_match_d_reg_1[1]),
        .I4(adc_pn_match_d_reg_1[0]),
        .I5(adc_pn_match_d_reg_0[0]),
        .O(adc_pn_match_d_s_carry_i_4__1_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    adc_pn_match_z_i_1__1
       (.I0(adc_pn_match_z_i_2__1_n_0),
        .I1(adc_pn_match_z_i_3__1_n_0),
        .I2(adc_pn_match_z_i_4__1_n_0),
        .I3(adc_pn_match_z_i_5__1_n_0),
        .O(adc_pn_match_z_i_1__1_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    adc_pn_match_z_i_2__1
       (.I0(adc_pn_match_d_reg_1[10]),
        .I1(adc_pn_match_d_reg_1[11]),
        .I2(adc_pn_match_d_reg_1[8]),
        .I3(adc_pn_match_d_reg_1[9]),
        .I4(adc_pn_match_d_reg_1[7]),
        .I5(adc_pn_match_d_reg_1[6]),
        .O(adc_pn_match_z_i_2__1_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    adc_pn_match_z_i_3__1
       (.I0(adc_pn_match_d_reg_1[4]),
        .I1(adc_pn_match_d_reg_1[5]),
        .I2(adc_pn_match_d_reg_1[2]),
        .I3(adc_pn_match_d_reg_1[3]),
        .I4(adc_pn_match_d_reg_1[1]),
        .I5(adc_pn_match_d_reg_1[0]),
        .O(adc_pn_match_z_i_3__1_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    adc_pn_match_z_i_4__1
       (.I0(adc_pn_match_d_reg_1[22]),
        .I1(adc_pn_match_d_reg_1[23]),
        .I2(adc_pn_match_d_reg_1[20]),
        .I3(adc_pn_match_d_reg_1[21]),
        .I4(adc_pn_match_d_reg_1[19]),
        .I5(adc_pn_match_d_reg_1[18]),
        .O(adc_pn_match_z_i_4__1_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    adc_pn_match_z_i_5__1
       (.I0(adc_pn_match_d_reg_1[16]),
        .I1(adc_pn_match_d_reg_1[17]),
        .I2(adc_pn_match_d_reg_1[14]),
        .I3(adc_pn_match_d_reg_1[15]),
        .I4(adc_pn_match_d_reg_1[13]),
        .I5(adc_pn_match_d_reg_1[12]),
        .O(adc_pn_match_z_i_5__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    adc_pn_match_z_reg
       (.C(clk),
        .CE(1'b1),
        .D(adc_pn_match_z_i_1__1_n_0),
        .Q(adc_pn_match_z),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT4 #(
    .INIT(16'h0095)) 
    \adc_pn_oos_count[0]_i_1__1 
       (.I0(adc_pn_oos_int_reg_0),
        .I1(adc_pn_match_d),
        .I2(adc_pn_match_z),
        .I3(adc_pn_oos_count_reg[0]),
        .O(\adc_pn_oos_count[0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT5 #(
    .INIT(32'h00959500)) 
    \adc_pn_oos_count[1]_i_1__1 
       (.I0(adc_pn_oos_int_reg_0),
        .I1(adc_pn_match_d),
        .I2(adc_pn_match_z),
        .I3(adc_pn_oos_count_reg[0]),
        .I4(adc_pn_oos_count_reg[1]),
        .O(\adc_pn_oos_count[1]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h0095959595000000)) 
    \adc_pn_oos_count[2]_i_1__1 
       (.I0(adc_pn_oos_int_reg_0),
        .I1(adc_pn_match_d),
        .I2(adc_pn_match_z),
        .I3(adc_pn_oos_count_reg[0]),
        .I4(adc_pn_oos_count_reg[1]),
        .I5(adc_pn_oos_count_reg[2]),
        .O(\adc_pn_oos_count[2]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'h2888)) 
    \adc_pn_oos_count[3]_i_1__1 
       (.I0(adc_valid_d),
        .I1(adc_pn_oos_int_reg_0),
        .I2(adc_pn_match_d),
        .I3(adc_pn_match_z),
        .O(adc_pn_oos_count));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \adc_pn_oos_count[3]_i_2__1 
       (.I0(adc_pn_oos_count_reg[1]),
        .I1(adc_pn_oos_count_reg[0]),
        .I2(adc_pn_oos_count_reg[2]),
        .I3(adc_pn_oos_count_reg[3]),
        .O(p_0_in__9));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn_oos_count_reg[0] 
       (.C(clk),
        .CE(adc_valid_d),
        .D(\adc_pn_oos_count[0]_i_1__1_n_0 ),
        .Q(adc_pn_oos_count_reg[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn_oos_count_reg[1] 
       (.C(clk),
        .CE(adc_valid_d),
        .D(\adc_pn_oos_count[1]_i_1__1_n_0 ),
        .Q(adc_pn_oos_count_reg[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn_oos_count_reg[2] 
       (.C(clk),
        .CE(adc_valid_d),
        .D(\adc_pn_oos_count[2]_i_1__1_n_0 ),
        .Q(adc_pn_oos_count_reg[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn_oos_count_reg[3] 
       (.C(clk),
        .CE(adc_valid_d),
        .D(p_0_in__9),
        .Q(adc_pn_oos_count_reg[3]),
        .R(adc_pn_oos_count));
  LUT5 #(
    .INIT(32'h7FFF7000)) 
    adc_pn_oos_int_i_1__1
       (.I0(adc_pn_match_d),
        .I1(adc_pn_match_z),
        .I2(adc_pn_oos_int1__1),
        .I3(adc_valid_d),
        .I4(adc_pn_oos_int_reg_0),
        .O(adc_pn_oos_int_i_1__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    adc_pn_oos_int_i_2__1
       (.I0(adc_pn_oos_count_reg[2]),
        .I1(adc_pn_oos_count_reg[1]),
        .I2(adc_pn_oos_count_reg[0]),
        .I3(adc_pn_oos_count_reg[3]),
        .O(adc_pn_oos_int1__1));
  FDRE #(
    .INIT(1'b0)) 
    adc_pn_oos_int_reg
       (.C(clk),
        .CE(1'b1),
        .D(adc_pn_oos_int_i_1__1_n_0),
        .Q(adc_pn_oos_int_reg_0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    adc_valid_d_reg
       (.C(clk),
        .CE(1'b1),
        .D(adc_pn_valid_in),
        .Q(adc_valid_d),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ad_pnmon" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_pnmon_29
   (adc_pn_oos_int_reg_0,
    adc_pn_err_s,
    D,
    \adc_pn1_data_pn_reg[8] ,
    adc_pn_valid_in,
    clk,
    Q,
    \adc_pn1_data_pn_reg[12] ,
    \adc_pn0_data_pn_reg[0] ,
    adc_pn0_data_in,
    adc_pn_match_d_reg_0,
    adc_pn_match_d_reg_1);
  output adc_pn_oos_int_reg_0;
  output adc_pn_err_s;
  output [15:0]D;
  output [23:0]\adc_pn1_data_pn_reg[8] ;
  input adc_pn_valid_in;
  input clk;
  input [10:0]Q;
  input [10:0]\adc_pn1_data_pn_reg[12] ;
  input [15:0]\adc_pn0_data_pn_reg[0] ;
  input [15:0]adc_pn0_data_in;
  input [23:0]adc_pn_match_d_reg_0;
  input [23:0]adc_pn_match_d_reg_1;

  wire [15:0]D;
  wire [10:0]Q;
  wire [15:0]adc_pn0_data_in;
  wire \adc_pn0_data_pn[0]_i_2__1_n_0 ;
  wire \adc_pn0_data_pn[0]_i_3__0_n_0 ;
  wire \adc_pn0_data_pn[0]_i_4__0_n_0 ;
  wire \adc_pn0_data_pn[0]_i_6__0_n_0 ;
  wire \adc_pn0_data_pn[0]_i_7__0_n_0 ;
  wire \adc_pn0_data_pn[0]_i_8__0_n_0 ;
  wire [15:0]\adc_pn0_data_pn_reg[0] ;
  wire \adc_pn1_data_pn[13]_i_2_n_0 ;
  wire [10:0]\adc_pn1_data_pn_reg[12] ;
  wire [23:0]\adc_pn1_data_pn_reg[8] ;
  wire adc_pn_err_int_i_1__0_n_0;
  wire adc_pn_err_s;
  wire adc_pn_match_d;
  wire [23:0]adc_pn_match_d_reg_0;
  wire [23:0]adc_pn_match_d_reg_1;
  wire adc_pn_match_d_s;
  wire adc_pn_match_d_s_carry__0_i_1__0_n_0;
  wire adc_pn_match_d_s_carry__0_i_2__0_n_0;
  wire adc_pn_match_d_s_carry__0_i_3__0_n_0;
  wire adc_pn_match_d_s_carry__0_i_4__0_n_0;
  wire adc_pn_match_d_s_carry__0_n_1;
  wire adc_pn_match_d_s_carry__0_n_2;
  wire adc_pn_match_d_s_carry__0_n_3;
  wire adc_pn_match_d_s_carry_i_1__0_n_0;
  wire adc_pn_match_d_s_carry_i_2__0_n_0;
  wire adc_pn_match_d_s_carry_i_3__0_n_0;
  wire adc_pn_match_d_s_carry_i_4__0_n_0;
  wire adc_pn_match_d_s_carry_n_0;
  wire adc_pn_match_d_s_carry_n_1;
  wire adc_pn_match_d_s_carry_n_2;
  wire adc_pn_match_d_s_carry_n_3;
  wire adc_pn_match_z;
  wire adc_pn_match_z_i_1__0_n_0;
  wire adc_pn_match_z_i_2__0_n_0;
  wire adc_pn_match_z_i_3__0_n_0;
  wire adc_pn_match_z_i_4__0_n_0;
  wire adc_pn_match_z_i_5__0_n_0;
  wire adc_pn_oos_count;
  wire \adc_pn_oos_count[0]_i_1__0_n_0 ;
  wire \adc_pn_oos_count[1]_i_1__0_n_0 ;
  wire \adc_pn_oos_count[2]_i_1__0_n_0 ;
  wire [3:0]adc_pn_oos_count_reg;
  wire adc_pn_oos_int1__0;
  wire adc_pn_oos_int_i_1__0_n_0;
  wire adc_pn_oos_int_reg_0;
  wire adc_pn_valid_in;
  wire adc_valid_d;
  wire clk;
  wire p_0_in;
  wire [3:3]p_0_in__7;
  wire p_2_in;
  wire p_7_in;
  wire p_8_in;
  wire p_9_in;
  wire pn0fn_return1;
  wire [3:0]NLW_adc_pn_match_d_s_carry_O_UNCONNECTED;
  wire [3:0]NLW_adc_pn_match_d_s_carry__0_O_UNCONNECTED;

  LUT4 #(
    .INIT(16'h6996)) 
    \adc_pn0_data_pn[0]_i_1__0 
       (.I0(\adc_pn0_data_pn[0]_i_2__1_n_0 ),
        .I1(\adc_pn0_data_pn[0]_i_3__0_n_0 ),
        .I2(\adc_pn0_data_pn[0]_i_4__0_n_0 ),
        .I3(pn0fn_return1),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hAC5CA35353A35CAC)) 
    \adc_pn0_data_pn[0]_i_2__1 
       (.I0(adc_pn0_data_in[10]),
        .I1(\adc_pn0_data_pn_reg[0] [10]),
        .I2(adc_pn_oos_int_reg_0),
        .I3(adc_pn0_data_in[11]),
        .I4(\adc_pn0_data_pn_reg[0] [11]),
        .I5(\adc_pn0_data_pn[0]_i_6__0_n_0 ),
        .O(\adc_pn0_data_pn[0]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'hAC5CA35353A35CAC)) 
    \adc_pn0_data_pn[0]_i_3__0 
       (.I0(adc_pn0_data_in[6]),
        .I1(\adc_pn0_data_pn_reg[0] [6]),
        .I2(adc_pn_oos_int_reg_0),
        .I3(adc_pn0_data_in[7]),
        .I4(\adc_pn0_data_pn_reg[0] [7]),
        .I5(\adc_pn0_data_pn[0]_i_7__0_n_0 ),
        .O(\adc_pn0_data_pn[0]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hAC5CA35353A35CAC)) 
    \adc_pn0_data_pn[0]_i_4__0 
       (.I0(adc_pn0_data_in[14]),
        .I1(\adc_pn0_data_pn_reg[0] [14]),
        .I2(adc_pn_oos_int_reg_0),
        .I3(adc_pn0_data_in[15]),
        .I4(\adc_pn0_data_pn_reg[0] [15]),
        .I5(\adc_pn0_data_pn[0]_i_8__0_n_0 ),
        .O(\adc_pn0_data_pn[0]_i_4__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT5 #(
    .INIT(32'h353AC5CA)) 
    \adc_pn0_data_pn[0]_i_5__0 
       (.I0(\adc_pn0_data_pn_reg[0] [2]),
        .I1(adc_pn0_data_in[2]),
        .I2(adc_pn_oos_int_reg_0),
        .I3(\adc_pn0_data_pn_reg[0] [1]),
        .I4(adc_pn0_data_in[1]),
        .O(pn0fn_return1));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT5 #(
    .INIT(32'h353AC5CA)) 
    \adc_pn0_data_pn[0]_i_6__0 
       (.I0(\adc_pn0_data_pn_reg[0] [9]),
        .I1(adc_pn0_data_in[9]),
        .I2(adc_pn_oos_int_reg_0),
        .I3(\adc_pn0_data_pn_reg[0] [8]),
        .I4(adc_pn0_data_in[8]),
        .O(\adc_pn0_data_pn[0]_i_6__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT5 #(
    .INIT(32'h353AC5CA)) 
    \adc_pn0_data_pn[0]_i_7__0 
       (.I0(\adc_pn0_data_pn_reg[0] [5]),
        .I1(adc_pn0_data_in[5]),
        .I2(adc_pn_oos_int_reg_0),
        .I3(\adc_pn0_data_pn_reg[0] [4]),
        .I4(adc_pn0_data_in[4]),
        .O(\adc_pn0_data_pn[0]_i_7__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT5 #(
    .INIT(32'h353AC5CA)) 
    \adc_pn0_data_pn[0]_i_8__0 
       (.I0(\adc_pn0_data_pn_reg[0] [13]),
        .I1(adc_pn0_data_in[13]),
        .I2(adc_pn_oos_int_reg_0),
        .I3(\adc_pn0_data_pn_reg[0] [12]),
        .I4(adc_pn0_data_in[12]),
        .O(\adc_pn0_data_pn[0]_i_8__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \adc_pn0_data_pn[10]_i_1__0 
       (.I0(adc_pn0_data_in[9]),
        .I1(\adc_pn0_data_pn_reg[0] [9]),
        .I2(adc_pn_oos_int_reg_0),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \adc_pn0_data_pn[11]_i_1__0 
       (.I0(adc_pn0_data_in[10]),
        .I1(\adc_pn0_data_pn_reg[0] [10]),
        .I2(adc_pn_oos_int_reg_0),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \adc_pn0_data_pn[12]_i_1__0 
       (.I0(adc_pn0_data_in[11]),
        .I1(\adc_pn0_data_pn_reg[0] [11]),
        .I2(adc_pn_oos_int_reg_0),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \adc_pn0_data_pn[13]_i_1__0 
       (.I0(adc_pn0_data_in[12]),
        .I1(\adc_pn0_data_pn_reg[0] [12]),
        .I2(adc_pn_oos_int_reg_0),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \adc_pn0_data_pn[14]_i_1__0 
       (.I0(adc_pn0_data_in[13]),
        .I1(\adc_pn0_data_pn_reg[0] [13]),
        .I2(adc_pn_oos_int_reg_0),
        .O(D[14]));
  LUT3 #(
    .INIT(8'hAC)) 
    \adc_pn0_data_pn[15]_i_1__0 
       (.I0(adc_pn0_data_in[14]),
        .I1(\adc_pn0_data_pn_reg[0] [14]),
        .I2(adc_pn_oos_int_reg_0),
        .O(D[15]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \adc_pn0_data_pn[1]_i_1__0 
       (.I0(adc_pn0_data_in[0]),
        .I1(\adc_pn0_data_pn_reg[0] [0]),
        .I2(adc_pn_oos_int_reg_0),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \adc_pn0_data_pn[2]_i_1__0 
       (.I0(adc_pn0_data_in[1]),
        .I1(\adc_pn0_data_pn_reg[0] [1]),
        .I2(adc_pn_oos_int_reg_0),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \adc_pn0_data_pn[3]_i_1__0 
       (.I0(adc_pn0_data_in[2]),
        .I1(\adc_pn0_data_pn_reg[0] [2]),
        .I2(adc_pn_oos_int_reg_0),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \adc_pn0_data_pn[4]_i_1__0 
       (.I0(adc_pn0_data_in[3]),
        .I1(\adc_pn0_data_pn_reg[0] [3]),
        .I2(adc_pn_oos_int_reg_0),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \adc_pn0_data_pn[5]_i_1__0 
       (.I0(adc_pn0_data_in[4]),
        .I1(\adc_pn0_data_pn_reg[0] [4]),
        .I2(adc_pn_oos_int_reg_0),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \adc_pn0_data_pn[6]_i_1__0 
       (.I0(adc_pn0_data_in[5]),
        .I1(\adc_pn0_data_pn_reg[0] [5]),
        .I2(adc_pn_oos_int_reg_0),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \adc_pn0_data_pn[7]_i_1__0 
       (.I0(adc_pn0_data_in[6]),
        .I1(\adc_pn0_data_pn_reg[0] [6]),
        .I2(adc_pn_oos_int_reg_0),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \adc_pn0_data_pn[8]_i_1__0 
       (.I0(adc_pn0_data_in[7]),
        .I1(\adc_pn0_data_pn_reg[0] [7]),
        .I2(adc_pn_oos_int_reg_0),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \adc_pn0_data_pn[9]_i_1__0 
       (.I0(adc_pn0_data_in[8]),
        .I1(\adc_pn0_data_pn_reg[0] [8]),
        .I2(adc_pn_oos_int_reg_0),
        .O(D[9]));
  LUT6 #(
    .INIT(64'hAC5CA35353A35CAC)) 
    \adc_pn1_data_pn[0]_i_1__1 
       (.I0(Q[5]),
        .I1(\adc_pn1_data_pn_reg[12] [5]),
        .I2(adc_pn_oos_int_reg_0),
        .I3(Q[9]),
        .I4(\adc_pn1_data_pn_reg[12] [9]),
        .I5(\adc_pn1_data_pn_reg[8] [9]),
        .O(\adc_pn1_data_pn_reg[8] [0]));
  LUT5 #(
    .INIT(32'h353AC5CA)) 
    \adc_pn1_data_pn[10]_i_1__1 
       (.I0(\adc_pn1_data_pn_reg[12] [4]),
        .I1(Q[4]),
        .I2(adc_pn_oos_int_reg_0),
        .I3(\adc_pn1_data_pn_reg[12] [8]),
        .I4(Q[8]),
        .O(\adc_pn1_data_pn_reg[8] [10]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT5 #(
    .INIT(32'h353AC5CA)) 
    \adc_pn1_data_pn[11]_i_1__1 
       (.I0(\adc_pn1_data_pn_reg[12] [9]),
        .I1(Q[9]),
        .I2(adc_pn_oos_int_reg_0),
        .I3(\adc_pn1_data_pn_reg[12] [5]),
        .I4(Q[5]),
        .O(\adc_pn1_data_pn_reg[8] [11]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT5 #(
    .INIT(32'h353AC5CA)) 
    \adc_pn1_data_pn[12]_i_1__1 
       (.I0(\adc_pn1_data_pn_reg[12] [10]),
        .I1(Q[10]),
        .I2(adc_pn_oos_int_reg_0),
        .I3(\adc_pn1_data_pn_reg[12] [6]),
        .I4(Q[6]),
        .O(\adc_pn1_data_pn_reg[8] [12]));
  LUT6 #(
    .INIT(64'h99A566A5995A665A)) 
    \adc_pn1_data_pn[13]_i_1__0 
       (.I0(\adc_pn1_data_pn[13]_i_2_n_0 ),
        .I1(Q[9]),
        .I2(\adc_pn1_data_pn_reg[12] [9]),
        .I3(adc_pn_oos_int_reg_0),
        .I4(Q[7]),
        .I5(\adc_pn1_data_pn_reg[12] [7]),
        .O(\adc_pn1_data_pn_reg[8] [13]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \adc_pn1_data_pn[13]_i_2 
       (.I0(Q[0]),
        .I1(\adc_pn1_data_pn_reg[12] [0]),
        .I2(adc_pn_oos_int_reg_0),
        .O(\adc_pn1_data_pn[13]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h99A566A5995A665A)) 
    \adc_pn1_data_pn[14]_i_1__0 
       (.I0(p_7_in),
        .I1(Q[10]),
        .I2(\adc_pn1_data_pn_reg[12] [10]),
        .I3(adc_pn_oos_int_reg_0),
        .I4(Q[8]),
        .I5(\adc_pn1_data_pn_reg[12] [8]),
        .O(\adc_pn1_data_pn_reg[8] [14]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \adc_pn1_data_pn[14]_i_2 
       (.I0(Q[1]),
        .I1(\adc_pn1_data_pn_reg[12] [1]),
        .I2(adc_pn_oos_int_reg_0),
        .O(p_7_in));
  LUT5 #(
    .INIT(32'h353AC5CA)) 
    \adc_pn1_data_pn[15]_i_1__1 
       (.I0(\adc_pn1_data_pn_reg[12] [2]),
        .I1(Q[2]),
        .I2(adc_pn_oos_int_reg_0),
        .I3(\adc_pn1_data_pn_reg[12] [0]),
        .I4(Q[0]),
        .O(\adc_pn1_data_pn_reg[8] [15]));
  LUT5 #(
    .INIT(32'h353AC5CA)) 
    \adc_pn1_data_pn[16]_i_1__1 
       (.I0(\adc_pn1_data_pn_reg[12] [3]),
        .I1(Q[3]),
        .I2(adc_pn_oos_int_reg_0),
        .I3(\adc_pn1_data_pn_reg[12] [1]),
        .I4(Q[1]),
        .O(\adc_pn1_data_pn_reg[8] [16]));
  LUT5 #(
    .INIT(32'h353AC5CA)) 
    \adc_pn1_data_pn[17]_i_1__1 
       (.I0(\adc_pn1_data_pn_reg[12] [2]),
        .I1(Q[2]),
        .I2(adc_pn_oos_int_reg_0),
        .I3(\adc_pn1_data_pn_reg[12] [4]),
        .I4(Q[4]),
        .O(\adc_pn1_data_pn_reg[8] [17]));
  LUT5 #(
    .INIT(32'h353AC5CA)) 
    \adc_pn1_data_pn[18]_i_1__1 
       (.I0(\adc_pn1_data_pn_reg[12] [5]),
        .I1(Q[5]),
        .I2(adc_pn_oos_int_reg_0),
        .I3(\adc_pn1_data_pn_reg[12] [3]),
        .I4(Q[3]),
        .O(\adc_pn1_data_pn_reg[8] [18]));
  LUT5 #(
    .INIT(32'h353AC5CA)) 
    \adc_pn1_data_pn[19]_i_1__1 
       (.I0(\adc_pn1_data_pn_reg[12] [4]),
        .I1(Q[4]),
        .I2(adc_pn_oos_int_reg_0),
        .I3(\adc_pn1_data_pn_reg[12] [6]),
        .I4(Q[6]),
        .O(\adc_pn1_data_pn_reg[8] [19]));
  LUT6 #(
    .INIT(64'hAC5CA35353A35CAC)) 
    \adc_pn1_data_pn[1]_i_1__1 
       (.I0(Q[6]),
        .I1(\adc_pn1_data_pn_reg[12] [6]),
        .I2(adc_pn_oos_int_reg_0),
        .I3(Q[10]),
        .I4(\adc_pn1_data_pn_reg[12] [10]),
        .I5(\adc_pn1_data_pn_reg[8] [10]),
        .O(\adc_pn1_data_pn_reg[8] [1]));
  LUT5 #(
    .INIT(32'h353AC5CA)) 
    \adc_pn1_data_pn[20]_i_1__1 
       (.I0(\adc_pn1_data_pn_reg[12] [7]),
        .I1(Q[7]),
        .I2(adc_pn_oos_int_reg_0),
        .I3(\adc_pn1_data_pn_reg[12] [5]),
        .I4(Q[5]),
        .O(\adc_pn1_data_pn_reg[8] [20]));
  LUT5 #(
    .INIT(32'h353AC5CA)) 
    \adc_pn1_data_pn[21]_i_1__1 
       (.I0(\adc_pn1_data_pn_reg[12] [8]),
        .I1(Q[8]),
        .I2(adc_pn_oos_int_reg_0),
        .I3(\adc_pn1_data_pn_reg[12] [6]),
        .I4(Q[6]),
        .O(\adc_pn1_data_pn_reg[8] [21]));
  LUT5 #(
    .INIT(32'h353AC5CA)) 
    \adc_pn1_data_pn[22]_i_1__0 
       (.I0(\adc_pn1_data_pn_reg[12] [7]),
        .I1(Q[7]),
        .I2(adc_pn_oos_int_reg_0),
        .I3(\adc_pn1_data_pn_reg[12] [9]),
        .I4(Q[9]),
        .O(\adc_pn1_data_pn_reg[8] [22]));
  LUT5 #(
    .INIT(32'h353AC5CA)) 
    \adc_pn1_data_pn[23]_i_1__0 
       (.I0(\adc_pn1_data_pn_reg[12] [8]),
        .I1(Q[8]),
        .I2(adc_pn_oos_int_reg_0),
        .I3(\adc_pn1_data_pn_reg[12] [10]),
        .I4(Q[10]),
        .O(\adc_pn1_data_pn_reg[8] [23]));
  LUT6 #(
    .INIT(64'hC33CC33CA5A55A5A)) 
    \adc_pn1_data_pn[2]_i_1__1 
       (.I0(\adc_pn1_data_pn_reg[12] [0]),
        .I1(Q[0]),
        .I2(p_0_in),
        .I3(Q[7]),
        .I4(\adc_pn1_data_pn_reg[12] [7]),
        .I5(adc_pn_oos_int_reg_0),
        .O(\adc_pn1_data_pn_reg[8] [2]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \adc_pn1_data_pn[2]_i_2 
       (.I0(Q[5]),
        .I1(\adc_pn1_data_pn_reg[12] [5]),
        .I2(adc_pn_oos_int_reg_0),
        .O(p_0_in));
  LUT6 #(
    .INIT(64'hC33CC33CA5A55A5A)) 
    \adc_pn1_data_pn[3]_i_1__1 
       (.I0(\adc_pn1_data_pn_reg[12] [1]),
        .I1(Q[1]),
        .I2(p_2_in),
        .I3(Q[8]),
        .I4(\adc_pn1_data_pn_reg[12] [8]),
        .I5(adc_pn_oos_int_reg_0),
        .O(\adc_pn1_data_pn_reg[8] [3]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \adc_pn1_data_pn[3]_i_2__1 
       (.I0(Q[6]),
        .I1(\adc_pn1_data_pn_reg[12] [6]),
        .I2(adc_pn_oos_int_reg_0),
        .O(p_2_in));
  LUT6 #(
    .INIT(64'h99A566A5995A665A)) 
    \adc_pn1_data_pn[4]_i_1__0 
       (.I0(p_8_in),
        .I1(Q[9]),
        .I2(\adc_pn1_data_pn_reg[12] [9]),
        .I3(adc_pn_oos_int_reg_0),
        .I4(Q[7]),
        .I5(\adc_pn1_data_pn_reg[12] [7]),
        .O(\adc_pn1_data_pn_reg[8] [4]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \adc_pn1_data_pn[4]_i_2__1 
       (.I0(Q[2]),
        .I1(\adc_pn1_data_pn_reg[12] [2]),
        .I2(adc_pn_oos_int_reg_0),
        .O(p_8_in));
  LUT6 #(
    .INIT(64'h99A566A5995A665A)) 
    \adc_pn1_data_pn[5]_i_1__0 
       (.I0(p_9_in),
        .I1(Q[10]),
        .I2(\adc_pn1_data_pn_reg[12] [10]),
        .I3(adc_pn_oos_int_reg_0),
        .I4(Q[8]),
        .I5(\adc_pn1_data_pn_reg[12] [8]),
        .O(\adc_pn1_data_pn_reg[8] [5]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \adc_pn1_data_pn[5]_i_2__0 
       (.I0(Q[3]),
        .I1(\adc_pn1_data_pn_reg[12] [3]),
        .I2(adc_pn_oos_int_reg_0),
        .O(p_9_in));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT5 #(
    .INIT(32'h353AC5CA)) 
    \adc_pn1_data_pn[6]_i_1__1 
       (.I0(\adc_pn1_data_pn_reg[12] [0]),
        .I1(Q[0]),
        .I2(adc_pn_oos_int_reg_0),
        .I3(\adc_pn1_data_pn_reg[12] [4]),
        .I4(Q[4]),
        .O(\adc_pn1_data_pn_reg[8] [6]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT5 #(
    .INIT(32'h353AC5CA)) 
    \adc_pn1_data_pn[7]_i_1__1 
       (.I0(\adc_pn1_data_pn_reg[12] [5]),
        .I1(Q[5]),
        .I2(adc_pn_oos_int_reg_0),
        .I3(\adc_pn1_data_pn_reg[12] [1]),
        .I4(Q[1]),
        .O(\adc_pn1_data_pn_reg[8] [7]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT5 #(
    .INIT(32'h353AC5CA)) 
    \adc_pn1_data_pn[8]_i_1__1 
       (.I0(\adc_pn1_data_pn_reg[12] [2]),
        .I1(Q[2]),
        .I2(adc_pn_oos_int_reg_0),
        .I3(\adc_pn1_data_pn_reg[12] [6]),
        .I4(Q[6]),
        .O(\adc_pn1_data_pn_reg[8] [8]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT5 #(
    .INIT(32'h353AC5CA)) 
    \adc_pn1_data_pn[9]_i_1__1 
       (.I0(\adc_pn1_data_pn_reg[12] [7]),
        .I1(Q[7]),
        .I2(adc_pn_oos_int_reg_0),
        .I3(\adc_pn1_data_pn_reg[12] [3]),
        .I4(Q[3]),
        .O(\adc_pn1_data_pn_reg[8] [9]));
  LUT5 #(
    .INIT(32'h15FF1500)) 
    adc_pn_err_int_i_1__0
       (.I0(adc_pn_oos_int_reg_0),
        .I1(adc_pn_match_z),
        .I2(adc_pn_match_d),
        .I3(adc_valid_d),
        .I4(adc_pn_err_s),
        .O(adc_pn_err_int_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    adc_pn_err_int_reg
       (.C(clk),
        .CE(1'b1),
        .D(adc_pn_err_int_i_1__0_n_0),
        .Q(adc_pn_err_s),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    adc_pn_match_d_reg
       (.C(clk),
        .CE(1'b1),
        .D(adc_pn_match_d_s),
        .Q(adc_pn_match_d),
        .R(1'b0));
  CARRY4 adc_pn_match_d_s_carry
       (.CI(1'b0),
        .CO({adc_pn_match_d_s_carry_n_0,adc_pn_match_d_s_carry_n_1,adc_pn_match_d_s_carry_n_2,adc_pn_match_d_s_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_adc_pn_match_d_s_carry_O_UNCONNECTED[3:0]),
        .S({adc_pn_match_d_s_carry_i_1__0_n_0,adc_pn_match_d_s_carry_i_2__0_n_0,adc_pn_match_d_s_carry_i_3__0_n_0,adc_pn_match_d_s_carry_i_4__0_n_0}));
  CARRY4 adc_pn_match_d_s_carry__0
       (.CI(adc_pn_match_d_s_carry_n_0),
        .CO({adc_pn_match_d_s,adc_pn_match_d_s_carry__0_n_1,adc_pn_match_d_s_carry__0_n_2,adc_pn_match_d_s_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_adc_pn_match_d_s_carry__0_O_UNCONNECTED[3:0]),
        .S({adc_pn_match_d_s_carry__0_i_1__0_n_0,adc_pn_match_d_s_carry__0_i_2__0_n_0,adc_pn_match_d_s_carry__0_i_3__0_n_0,adc_pn_match_d_s_carry__0_i_4__0_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    adc_pn_match_d_s_carry__0_i_1__0
       (.I0(adc_pn_match_d_reg_0[23]),
        .I1(adc_pn_match_d_reg_1[23]),
        .I2(adc_pn_match_d_reg_0[22]),
        .I3(adc_pn_match_d_reg_1[22]),
        .I4(adc_pn_match_d_reg_1[21]),
        .I5(adc_pn_match_d_reg_0[21]),
        .O(adc_pn_match_d_s_carry__0_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    adc_pn_match_d_s_carry__0_i_2__0
       (.I0(adc_pn_match_d_reg_0[20]),
        .I1(adc_pn_match_d_reg_1[20]),
        .I2(adc_pn_match_d_reg_0[19]),
        .I3(adc_pn_match_d_reg_1[19]),
        .I4(adc_pn_match_d_reg_1[18]),
        .I5(adc_pn_match_d_reg_0[18]),
        .O(adc_pn_match_d_s_carry__0_i_2__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    adc_pn_match_d_s_carry__0_i_3__0
       (.I0(adc_pn_match_d_reg_0[17]),
        .I1(adc_pn_match_d_reg_1[17]),
        .I2(adc_pn_match_d_reg_0[16]),
        .I3(adc_pn_match_d_reg_1[16]),
        .I4(adc_pn_match_d_reg_1[15]),
        .I5(adc_pn_match_d_reg_0[15]),
        .O(adc_pn_match_d_s_carry__0_i_3__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    adc_pn_match_d_s_carry__0_i_4__0
       (.I0(adc_pn_match_d_reg_0[14]),
        .I1(adc_pn_match_d_reg_1[14]),
        .I2(adc_pn_match_d_reg_0[13]),
        .I3(adc_pn_match_d_reg_1[13]),
        .I4(adc_pn_match_d_reg_1[12]),
        .I5(adc_pn_match_d_reg_0[12]),
        .O(adc_pn_match_d_s_carry__0_i_4__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    adc_pn_match_d_s_carry_i_1__0
       (.I0(adc_pn_match_d_reg_0[11]),
        .I1(adc_pn_match_d_reg_1[11]),
        .I2(adc_pn_match_d_reg_0[10]),
        .I3(adc_pn_match_d_reg_1[10]),
        .I4(adc_pn_match_d_reg_1[9]),
        .I5(adc_pn_match_d_reg_0[9]),
        .O(adc_pn_match_d_s_carry_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    adc_pn_match_d_s_carry_i_2__0
       (.I0(adc_pn_match_d_reg_0[8]),
        .I1(adc_pn_match_d_reg_1[8]),
        .I2(adc_pn_match_d_reg_0[7]),
        .I3(adc_pn_match_d_reg_1[7]),
        .I4(adc_pn_match_d_reg_1[6]),
        .I5(adc_pn_match_d_reg_0[6]),
        .O(adc_pn_match_d_s_carry_i_2__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    adc_pn_match_d_s_carry_i_3__0
       (.I0(adc_pn_match_d_reg_0[5]),
        .I1(adc_pn_match_d_reg_1[5]),
        .I2(adc_pn_match_d_reg_0[4]),
        .I3(adc_pn_match_d_reg_1[4]),
        .I4(adc_pn_match_d_reg_1[3]),
        .I5(adc_pn_match_d_reg_0[3]),
        .O(adc_pn_match_d_s_carry_i_3__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    adc_pn_match_d_s_carry_i_4__0
       (.I0(adc_pn_match_d_reg_0[2]),
        .I1(adc_pn_match_d_reg_1[2]),
        .I2(adc_pn_match_d_reg_0[1]),
        .I3(adc_pn_match_d_reg_1[1]),
        .I4(adc_pn_match_d_reg_1[0]),
        .I5(adc_pn_match_d_reg_0[0]),
        .O(adc_pn_match_d_s_carry_i_4__0_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    adc_pn_match_z_i_1__0
       (.I0(adc_pn_match_z_i_2__0_n_0),
        .I1(adc_pn_match_z_i_3__0_n_0),
        .I2(adc_pn_match_z_i_4__0_n_0),
        .I3(adc_pn_match_z_i_5__0_n_0),
        .O(adc_pn_match_z_i_1__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    adc_pn_match_z_i_2__0
       (.I0(adc_pn_match_d_reg_1[10]),
        .I1(adc_pn_match_d_reg_1[11]),
        .I2(adc_pn_match_d_reg_1[8]),
        .I3(adc_pn_match_d_reg_1[9]),
        .I4(adc_pn_match_d_reg_1[7]),
        .I5(adc_pn_match_d_reg_1[6]),
        .O(adc_pn_match_z_i_2__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    adc_pn_match_z_i_3__0
       (.I0(adc_pn_match_d_reg_1[4]),
        .I1(adc_pn_match_d_reg_1[5]),
        .I2(adc_pn_match_d_reg_1[2]),
        .I3(adc_pn_match_d_reg_1[3]),
        .I4(adc_pn_match_d_reg_1[1]),
        .I5(adc_pn_match_d_reg_1[0]),
        .O(adc_pn_match_z_i_3__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    adc_pn_match_z_i_4__0
       (.I0(adc_pn_match_d_reg_1[22]),
        .I1(adc_pn_match_d_reg_1[23]),
        .I2(adc_pn_match_d_reg_1[20]),
        .I3(adc_pn_match_d_reg_1[21]),
        .I4(adc_pn_match_d_reg_1[19]),
        .I5(adc_pn_match_d_reg_1[18]),
        .O(adc_pn_match_z_i_4__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    adc_pn_match_z_i_5__0
       (.I0(adc_pn_match_d_reg_1[16]),
        .I1(adc_pn_match_d_reg_1[17]),
        .I2(adc_pn_match_d_reg_1[14]),
        .I3(adc_pn_match_d_reg_1[15]),
        .I4(adc_pn_match_d_reg_1[13]),
        .I5(adc_pn_match_d_reg_1[12]),
        .O(adc_pn_match_z_i_5__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    adc_pn_match_z_reg
       (.C(clk),
        .CE(1'b1),
        .D(adc_pn_match_z_i_1__0_n_0),
        .Q(adc_pn_match_z),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT4 #(
    .INIT(16'h0095)) 
    \adc_pn_oos_count[0]_i_1__0 
       (.I0(adc_pn_oos_int_reg_0),
        .I1(adc_pn_match_d),
        .I2(adc_pn_match_z),
        .I3(adc_pn_oos_count_reg[0]),
        .O(\adc_pn_oos_count[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT5 #(
    .INIT(32'h00959500)) 
    \adc_pn_oos_count[1]_i_1__0 
       (.I0(adc_pn_oos_int_reg_0),
        .I1(adc_pn_match_d),
        .I2(adc_pn_match_z),
        .I3(adc_pn_oos_count_reg[0]),
        .I4(adc_pn_oos_count_reg[1]),
        .O(\adc_pn_oos_count[1]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h0095959595000000)) 
    \adc_pn_oos_count[2]_i_1__0 
       (.I0(adc_pn_oos_int_reg_0),
        .I1(adc_pn_match_d),
        .I2(adc_pn_match_z),
        .I3(adc_pn_oos_count_reg[0]),
        .I4(adc_pn_oos_count_reg[1]),
        .I5(adc_pn_oos_count_reg[2]),
        .O(\adc_pn_oos_count[2]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h2888)) 
    \adc_pn_oos_count[3]_i_1__0 
       (.I0(adc_valid_d),
        .I1(adc_pn_oos_int_reg_0),
        .I2(adc_pn_match_d),
        .I3(adc_pn_match_z),
        .O(adc_pn_oos_count));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \adc_pn_oos_count[3]_i_2__0 
       (.I0(adc_pn_oos_count_reg[1]),
        .I1(adc_pn_oos_count_reg[0]),
        .I2(adc_pn_oos_count_reg[2]),
        .I3(adc_pn_oos_count_reg[3]),
        .O(p_0_in__7));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn_oos_count_reg[0] 
       (.C(clk),
        .CE(adc_valid_d),
        .D(\adc_pn_oos_count[0]_i_1__0_n_0 ),
        .Q(adc_pn_oos_count_reg[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn_oos_count_reg[1] 
       (.C(clk),
        .CE(adc_valid_d),
        .D(\adc_pn_oos_count[1]_i_1__0_n_0 ),
        .Q(adc_pn_oos_count_reg[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn_oos_count_reg[2] 
       (.C(clk),
        .CE(adc_valid_d),
        .D(\adc_pn_oos_count[2]_i_1__0_n_0 ),
        .Q(adc_pn_oos_count_reg[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn_oos_count_reg[3] 
       (.C(clk),
        .CE(adc_valid_d),
        .D(p_0_in__7),
        .Q(adc_pn_oos_count_reg[3]),
        .R(adc_pn_oos_count));
  LUT5 #(
    .INIT(32'h7FFF7000)) 
    adc_pn_oos_int_i_1__0
       (.I0(adc_pn_match_d),
        .I1(adc_pn_match_z),
        .I2(adc_pn_oos_int1__0),
        .I3(adc_valid_d),
        .I4(adc_pn_oos_int_reg_0),
        .O(adc_pn_oos_int_i_1__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    adc_pn_oos_int_i_2__0
       (.I0(adc_pn_oos_count_reg[2]),
        .I1(adc_pn_oos_count_reg[1]),
        .I2(adc_pn_oos_count_reg[0]),
        .I3(adc_pn_oos_count_reg[3]),
        .O(adc_pn_oos_int1__0));
  FDRE #(
    .INIT(1'b0)) 
    adc_pn_oos_int_reg
       (.C(clk),
        .CE(1'b1),
        .D(adc_pn_oos_int_i_1__0_n_0),
        .Q(adc_pn_oos_int_reg_0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    adc_valid_d_reg
       (.C(clk),
        .CE(1'b1),
        .D(adc_pn_valid_in),
        .Q(adc_valid_d),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ad_pnmon" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_pnmon_36
   (adc_pn_oos_int_reg_0,
    adc_pn_err_s,
    D,
    \adc_pn1_data_pn_reg[8] ,
    adc_pn_valid_in,
    clk,
    Q,
    \adc_pn1_data_pn_reg[14] ,
    \adc_pn0_data_pn_reg[0] ,
    adc_pn0_data_in,
    adc_pn_match_d_reg_0,
    adc_pn_match_d_reg_1);
  output adc_pn_oos_int_reg_0;
  output adc_pn_err_s;
  output [15:0]D;
  output [23:0]\adc_pn1_data_pn_reg[8] ;
  input adc_pn_valid_in;
  input clk;
  input [8:0]Q;
  input [8:0]\adc_pn1_data_pn_reg[14] ;
  input [15:0]\adc_pn0_data_pn_reg[0] ;
  input [15:0]adc_pn0_data_in;
  input [23:0]adc_pn_match_d_reg_0;
  input [23:0]adc_pn_match_d_reg_1;

  wire [15:0]D;
  wire [8:0]Q;
  wire [15:0]adc_pn0_data_in;
  wire \adc_pn0_data_pn[0]_i_2__0_n_0 ;
  wire \adc_pn0_data_pn[0]_i_3_n_0 ;
  wire \adc_pn0_data_pn[0]_i_4_n_0 ;
  wire \adc_pn0_data_pn[0]_i_6_n_0 ;
  wire \adc_pn0_data_pn[0]_i_7_n_0 ;
  wire \adc_pn0_data_pn[0]_i_8_n_0 ;
  wire [15:0]\adc_pn0_data_pn_reg[0] ;
  wire \adc_pn1_data_pn[4]_i_2__0_n_0 ;
  wire \adc_pn1_data_pn[6]_i_2__0_n_0 ;
  wire [8:0]\adc_pn1_data_pn_reg[14] ;
  wire [23:0]\adc_pn1_data_pn_reg[8] ;
  wire adc_pn_err_int_i_1_n_0;
  wire adc_pn_err_s;
  wire adc_pn_match_d;
  wire [23:0]adc_pn_match_d_reg_0;
  wire [23:0]adc_pn_match_d_reg_1;
  wire adc_pn_match_d_s;
  wire adc_pn_match_d_s_carry__0_i_1_n_0;
  wire adc_pn_match_d_s_carry__0_i_2_n_0;
  wire adc_pn_match_d_s_carry__0_i_3_n_0;
  wire adc_pn_match_d_s_carry__0_i_4_n_0;
  wire adc_pn_match_d_s_carry__0_n_1;
  wire adc_pn_match_d_s_carry__0_n_2;
  wire adc_pn_match_d_s_carry__0_n_3;
  wire adc_pn_match_d_s_carry_i_1_n_0;
  wire adc_pn_match_d_s_carry_i_2_n_0;
  wire adc_pn_match_d_s_carry_i_3_n_0;
  wire adc_pn_match_d_s_carry_i_4_n_0;
  wire adc_pn_match_d_s_carry_n_0;
  wire adc_pn_match_d_s_carry_n_1;
  wire adc_pn_match_d_s_carry_n_2;
  wire adc_pn_match_d_s_carry_n_3;
  wire adc_pn_match_z;
  wire adc_pn_match_z_i_1_n_0;
  wire adc_pn_match_z_i_2_n_0;
  wire adc_pn_match_z_i_3_n_0;
  wire adc_pn_match_z_i_4_n_0;
  wire adc_pn_match_z_i_5_n_0;
  wire adc_pn_oos_count;
  wire \adc_pn_oos_count[0]_i_1_n_0 ;
  wire \adc_pn_oos_count[1]_i_1_n_0 ;
  wire \adc_pn_oos_count[2]_i_1_n_0 ;
  wire [3:0]adc_pn_oos_count_reg;
  wire adc_pn_oos_int1;
  wire adc_pn_oos_int_i_1_n_0;
  wire adc_pn_oos_int_reg_0;
  wire adc_pn_valid_in;
  wire adc_valid_d;
  wire clk;
  wire p_0_in0_in;
  wire [3:3]p_0_in__5;
  wire p_1_in;
  wire p_1_in6_in;
  wire p_5_in;
  wire p_8_in;
  wire pn0fn_return1;
  wire [3:0]NLW_adc_pn_match_d_s_carry_O_UNCONNECTED;
  wire [3:0]NLW_adc_pn_match_d_s_carry__0_O_UNCONNECTED;

  LUT4 #(
    .INIT(16'h6996)) 
    \adc_pn0_data_pn[0]_i_1 
       (.I0(\adc_pn0_data_pn[0]_i_2__0_n_0 ),
        .I1(\adc_pn0_data_pn[0]_i_3_n_0 ),
        .I2(\adc_pn0_data_pn[0]_i_4_n_0 ),
        .I3(pn0fn_return1),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hAC5CA35353A35CAC)) 
    \adc_pn0_data_pn[0]_i_2__0 
       (.I0(adc_pn0_data_in[10]),
        .I1(\adc_pn0_data_pn_reg[0] [10]),
        .I2(adc_pn_oos_int_reg_0),
        .I3(adc_pn0_data_in[11]),
        .I4(\adc_pn0_data_pn_reg[0] [11]),
        .I5(\adc_pn0_data_pn[0]_i_6_n_0 ),
        .O(\adc_pn0_data_pn[0]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hAC5CA35353A35CAC)) 
    \adc_pn0_data_pn[0]_i_3 
       (.I0(adc_pn0_data_in[6]),
        .I1(\adc_pn0_data_pn_reg[0] [6]),
        .I2(adc_pn_oos_int_reg_0),
        .I3(adc_pn0_data_in[7]),
        .I4(\adc_pn0_data_pn_reg[0] [7]),
        .I5(\adc_pn0_data_pn[0]_i_7_n_0 ),
        .O(\adc_pn0_data_pn[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAC5CA35353A35CAC)) 
    \adc_pn0_data_pn[0]_i_4 
       (.I0(adc_pn0_data_in[14]),
        .I1(\adc_pn0_data_pn_reg[0] [14]),
        .I2(adc_pn_oos_int_reg_0),
        .I3(adc_pn0_data_in[15]),
        .I4(\adc_pn0_data_pn_reg[0] [15]),
        .I5(\adc_pn0_data_pn[0]_i_8_n_0 ),
        .O(\adc_pn0_data_pn[0]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT5 #(
    .INIT(32'h353AC5CA)) 
    \adc_pn0_data_pn[0]_i_5 
       (.I0(\adc_pn0_data_pn_reg[0] [2]),
        .I1(adc_pn0_data_in[2]),
        .I2(adc_pn_oos_int_reg_0),
        .I3(\adc_pn0_data_pn_reg[0] [1]),
        .I4(adc_pn0_data_in[1]),
        .O(pn0fn_return1));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT5 #(
    .INIT(32'h353AC5CA)) 
    \adc_pn0_data_pn[0]_i_6 
       (.I0(\adc_pn0_data_pn_reg[0] [9]),
        .I1(adc_pn0_data_in[9]),
        .I2(adc_pn_oos_int_reg_0),
        .I3(\adc_pn0_data_pn_reg[0] [8]),
        .I4(adc_pn0_data_in[8]),
        .O(\adc_pn0_data_pn[0]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT5 #(
    .INIT(32'h353AC5CA)) 
    \adc_pn0_data_pn[0]_i_7 
       (.I0(\adc_pn0_data_pn_reg[0] [5]),
        .I1(adc_pn0_data_in[5]),
        .I2(adc_pn_oos_int_reg_0),
        .I3(\adc_pn0_data_pn_reg[0] [4]),
        .I4(adc_pn0_data_in[4]),
        .O(\adc_pn0_data_pn[0]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT5 #(
    .INIT(32'h353AC5CA)) 
    \adc_pn0_data_pn[0]_i_8 
       (.I0(\adc_pn0_data_pn_reg[0] [13]),
        .I1(adc_pn0_data_in[13]),
        .I2(adc_pn_oos_int_reg_0),
        .I3(\adc_pn0_data_pn_reg[0] [12]),
        .I4(adc_pn0_data_in[12]),
        .O(\adc_pn0_data_pn[0]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \adc_pn0_data_pn[10]_i_1 
       (.I0(adc_pn0_data_in[9]),
        .I1(\adc_pn0_data_pn_reg[0] [9]),
        .I2(adc_pn_oos_int_reg_0),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \adc_pn0_data_pn[11]_i_1 
       (.I0(adc_pn0_data_in[10]),
        .I1(\adc_pn0_data_pn_reg[0] [10]),
        .I2(adc_pn_oos_int_reg_0),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \adc_pn0_data_pn[12]_i_1 
       (.I0(adc_pn0_data_in[11]),
        .I1(\adc_pn0_data_pn_reg[0] [11]),
        .I2(adc_pn_oos_int_reg_0),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \adc_pn0_data_pn[13]_i_1 
       (.I0(adc_pn0_data_in[12]),
        .I1(\adc_pn0_data_pn_reg[0] [12]),
        .I2(adc_pn_oos_int_reg_0),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \adc_pn0_data_pn[14]_i_1 
       (.I0(adc_pn0_data_in[13]),
        .I1(\adc_pn0_data_pn_reg[0] [13]),
        .I2(adc_pn_oos_int_reg_0),
        .O(D[14]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \adc_pn0_data_pn[15]_i_1 
       (.I0(adc_pn0_data_in[14]),
        .I1(\adc_pn0_data_pn_reg[0] [14]),
        .I2(adc_pn_oos_int_reg_0),
        .O(D[15]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \adc_pn0_data_pn[1]_i_1 
       (.I0(adc_pn0_data_in[0]),
        .I1(\adc_pn0_data_pn_reg[0] [0]),
        .I2(adc_pn_oos_int_reg_0),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \adc_pn0_data_pn[2]_i_1 
       (.I0(adc_pn0_data_in[1]),
        .I1(\adc_pn0_data_pn_reg[0] [1]),
        .I2(adc_pn_oos_int_reg_0),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \adc_pn0_data_pn[3]_i_1 
       (.I0(adc_pn0_data_in[2]),
        .I1(\adc_pn0_data_pn_reg[0] [2]),
        .I2(adc_pn_oos_int_reg_0),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \adc_pn0_data_pn[4]_i_1 
       (.I0(adc_pn0_data_in[3]),
        .I1(\adc_pn0_data_pn_reg[0] [3]),
        .I2(adc_pn_oos_int_reg_0),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \adc_pn0_data_pn[5]_i_1 
       (.I0(adc_pn0_data_in[4]),
        .I1(\adc_pn0_data_pn_reg[0] [4]),
        .I2(adc_pn_oos_int_reg_0),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \adc_pn0_data_pn[6]_i_1 
       (.I0(adc_pn0_data_in[5]),
        .I1(\adc_pn0_data_pn_reg[0] [5]),
        .I2(adc_pn_oos_int_reg_0),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \adc_pn0_data_pn[7]_i_1 
       (.I0(adc_pn0_data_in[6]),
        .I1(\adc_pn0_data_pn_reg[0] [6]),
        .I2(adc_pn_oos_int_reg_0),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \adc_pn0_data_pn[8]_i_1 
       (.I0(adc_pn0_data_in[7]),
        .I1(\adc_pn0_data_pn_reg[0] [7]),
        .I2(adc_pn_oos_int_reg_0),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \adc_pn0_data_pn[9]_i_1 
       (.I0(adc_pn0_data_in[8]),
        .I1(\adc_pn0_data_pn_reg[0] [8]),
        .I2(adc_pn_oos_int_reg_0),
        .O(D[9]));
  LUT6 #(
    .INIT(64'hAC5CA35353A35CAC)) 
    \adc_pn1_data_pn[0]_i_1 
       (.I0(Q[3]),
        .I1(\adc_pn1_data_pn_reg[14] [3]),
        .I2(adc_pn_oos_int_reg_0),
        .I3(Q[8]),
        .I4(\adc_pn1_data_pn_reg[14] [8]),
        .I5(\adc_pn1_data_pn_reg[8] [20]),
        .O(\adc_pn1_data_pn_reg[8] [0]));
  LUT6 #(
    .INIT(64'hA5C3A53C5AC35A3C)) 
    \adc_pn1_data_pn[10]_i_1 
       (.I0(Q[5]),
        .I1(\adc_pn1_data_pn_reg[14] [5]),
        .I2(p_1_in),
        .I3(adc_pn_oos_int_reg_0),
        .I4(\adc_pn1_data_pn_reg[14] [1]),
        .I5(Q[1]),
        .O(\adc_pn1_data_pn_reg[8] [10]));
  LUT6 #(
    .INIT(64'hAC5CA35353A35CAC)) 
    \adc_pn1_data_pn[11]_i_1 
       (.I0(Q[6]),
        .I1(\adc_pn1_data_pn_reg[14] [6]),
        .I2(adc_pn_oos_int_reg_0),
        .I3(Q[5]),
        .I4(\adc_pn1_data_pn_reg[14] [5]),
        .I5(p_8_in),
        .O(\adc_pn1_data_pn_reg[8] [11]));
  LUT6 #(
    .INIT(64'hAC5CA35353A35CAC)) 
    \adc_pn1_data_pn[12]_i_1 
       (.I0(Q[6]),
        .I1(\adc_pn1_data_pn_reg[14] [6]),
        .I2(adc_pn_oos_int_reg_0),
        .I3(Q[7]),
        .I4(\adc_pn1_data_pn_reg[14] [7]),
        .I5(p_1_in6_in),
        .O(\adc_pn1_data_pn_reg[8] [12]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \adc_pn1_data_pn[12]_i_2 
       (.I0(Q[3]),
        .I1(\adc_pn1_data_pn_reg[14] [3]),
        .I2(adc_pn_oos_int_reg_0),
        .O(p_1_in6_in));
  LUT6 #(
    .INIT(64'hAC5CA35353A35CAC)) 
    \adc_pn1_data_pn[13]_i_1 
       (.I0(Q[7]),
        .I1(\adc_pn1_data_pn_reg[14] [7]),
        .I2(adc_pn_oos_int_reg_0),
        .I3(Q[8]),
        .I4(\adc_pn1_data_pn_reg[14] [8]),
        .I5(p_1_in),
        .O(\adc_pn1_data_pn_reg[8] [13]));
  LUT5 #(
    .INIT(32'h353AC5CA)) 
    \adc_pn1_data_pn[14]_i_1 
       (.I0(\adc_pn1_data_pn_reg[14] [8]),
        .I1(Q[8]),
        .I2(adc_pn_oos_int_reg_0),
        .I3(\adc_pn1_data_pn_reg[14] [0]),
        .I4(Q[0]),
        .O(\adc_pn1_data_pn_reg[8] [14]));
  LUT6 #(
    .INIT(64'hC33CC33CA5A55A5A)) 
    \adc_pn1_data_pn[15]_i_1__0 
       (.I0(\adc_pn1_data_pn_reg[14] [0]),
        .I1(Q[0]),
        .I2(p_5_in),
        .I3(Q[5]),
        .I4(\adc_pn1_data_pn_reg[14] [5]),
        .I5(adc_pn_oos_int_reg_0),
        .O(\adc_pn1_data_pn_reg[8] [15]));
  LUT6 #(
    .INIT(64'hC33CC33CA5A55A5A)) 
    \adc_pn1_data_pn[16]_i_1__0 
       (.I0(\adc_pn1_data_pn_reg[14] [6]),
        .I1(Q[6]),
        .I2(p_5_in),
        .I3(Q[2]),
        .I4(\adc_pn1_data_pn_reg[14] [2]),
        .I5(adc_pn_oos_int_reg_0),
        .O(\adc_pn1_data_pn_reg[8] [16]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \adc_pn1_data_pn[16]_i_2 
       (.I0(Q[1]),
        .I1(\adc_pn1_data_pn_reg[14] [1]),
        .I2(adc_pn_oos_int_reg_0),
        .O(p_5_in));
  LUT6 #(
    .INIT(64'hAC5CA35353A35CAC)) 
    \adc_pn1_data_pn[17]_i_1 
       (.I0(Q[7]),
        .I1(\adc_pn1_data_pn_reg[14] [7]),
        .I2(adc_pn_oos_int_reg_0),
        .I3(Q[3]),
        .I4(\adc_pn1_data_pn_reg[14] [3]),
        .I5(p_8_in),
        .O(\adc_pn1_data_pn_reg[8] [17]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \adc_pn1_data_pn[17]_i_2 
       (.I0(Q[2]),
        .I1(\adc_pn1_data_pn_reg[14] [2]),
        .I2(adc_pn_oos_int_reg_0),
        .O(p_8_in));
  LUT6 #(
    .INIT(64'h99A566A5995A665A)) 
    \adc_pn1_data_pn[18]_i_1 
       (.I0(p_1_in),
        .I1(Q[3]),
        .I2(\adc_pn1_data_pn_reg[14] [3]),
        .I3(adc_pn_oos_int_reg_0),
        .I4(Q[8]),
        .I5(\adc_pn1_data_pn_reg[14] [8]),
        .O(\adc_pn1_data_pn_reg[8] [18]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \adc_pn1_data_pn[18]_i_2 
       (.I0(Q[4]),
        .I1(\adc_pn1_data_pn_reg[14] [4]),
        .I2(adc_pn_oos_int_reg_0),
        .O(p_1_in));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT5 #(
    .INIT(32'h353AC5CA)) 
    \adc_pn1_data_pn[19]_i_1__0 
       (.I0(\adc_pn1_data_pn_reg[14] [4]),
        .I1(Q[4]),
        .I2(adc_pn_oos_int_reg_0),
        .I3(\adc_pn1_data_pn_reg[14] [0]),
        .I4(Q[0]),
        .O(\adc_pn1_data_pn_reg[8] [19]));
  LUT6 #(
    .INIT(64'h6669969999966966)) 
    \adc_pn1_data_pn[1]_i_1 
       (.I0(\adc_pn1_data_pn[6]_i_2__0_n_0 ),
        .I1(p_1_in),
        .I2(adc_pn_oos_int_reg_0),
        .I3(\adc_pn1_data_pn_reg[14] [5]),
        .I4(Q[5]),
        .I5(\adc_pn1_data_pn_reg[8] [21]),
        .O(\adc_pn1_data_pn_reg[8] [1]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT5 #(
    .INIT(32'h353AC5CA)) 
    \adc_pn1_data_pn[20]_i_1__0 
       (.I0(\adc_pn1_data_pn_reg[14] [5]),
        .I1(Q[5]),
        .I2(adc_pn_oos_int_reg_0),
        .I3(\adc_pn1_data_pn_reg[14] [1]),
        .I4(Q[1]),
        .O(\adc_pn1_data_pn_reg[8] [20]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT5 #(
    .INIT(32'h353AC5CA)) 
    \adc_pn1_data_pn[21]_i_1__0 
       (.I0(\adc_pn1_data_pn_reg[14] [6]),
        .I1(Q[6]),
        .I2(adc_pn_oos_int_reg_0),
        .I3(\adc_pn1_data_pn_reg[14] [2]),
        .I4(Q[2]),
        .O(\adc_pn1_data_pn_reg[8] [21]));
  LUT5 #(
    .INIT(32'h353AC5CA)) 
    \adc_pn1_data_pn[22]_i_1 
       (.I0(\adc_pn1_data_pn_reg[14] [3]),
        .I1(Q[3]),
        .I2(adc_pn_oos_int_reg_0),
        .I3(\adc_pn1_data_pn_reg[14] [7]),
        .I4(Q[7]),
        .O(\adc_pn1_data_pn_reg[8] [22]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT5 #(
    .INIT(32'h353AC5CA)) 
    \adc_pn1_data_pn[23]_i_1 
       (.I0(\adc_pn1_data_pn_reg[14] [8]),
        .I1(Q[8]),
        .I2(adc_pn_oos_int_reg_0),
        .I3(\adc_pn1_data_pn_reg[14] [4]),
        .I4(Q[4]),
        .O(\adc_pn1_data_pn_reg[8] [23]));
  LUT6 #(
    .INIT(64'h665A99A599A5665A)) 
    \adc_pn1_data_pn[2]_i_1 
       (.I0(p_0_in0_in),
        .I1(Q[5]),
        .I2(\adc_pn1_data_pn_reg[14] [5]),
        .I3(adc_pn_oos_int_reg_0),
        .I4(\adc_pn1_data_pn_reg[8] [22]),
        .I5(p_5_in),
        .O(\adc_pn1_data_pn_reg[8] [2]));
  LUT6 #(
    .INIT(64'h6669969999966966)) 
    \adc_pn1_data_pn[3]_i_1 
       (.I0(p_8_in),
        .I1(\adc_pn1_data_pn_reg[8] [23]),
        .I2(adc_pn_oos_int_reg_0),
        .I3(\adc_pn1_data_pn_reg[14] [7]),
        .I4(Q[7]),
        .I5(p_0_in0_in),
        .O(\adc_pn1_data_pn_reg[8] [3]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \adc_pn1_data_pn[3]_i_2__0 
       (.I0(Q[6]),
        .I1(\adc_pn1_data_pn_reg[14] [6]),
        .I2(adc_pn_oos_int_reg_0),
        .O(p_0_in0_in));
  LUT6 #(
    .INIT(64'hAC5CA35353A35CAC)) 
    \adc_pn1_data_pn[4]_i_1 
       (.I0(Q[7]),
        .I1(\adc_pn1_data_pn_reg[14] [7]),
        .I2(adc_pn_oos_int_reg_0),
        .I3(Q[8]),
        .I4(\adc_pn1_data_pn_reg[14] [8]),
        .I5(\adc_pn1_data_pn[4]_i_2__0_n_0 ),
        .O(\adc_pn1_data_pn_reg[8] [4]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT5 #(
    .INIT(32'h353AC5CA)) 
    \adc_pn1_data_pn[4]_i_2__0 
       (.I0(\adc_pn1_data_pn_reg[14] [3]),
        .I1(Q[3]),
        .I2(adc_pn_oos_int_reg_0),
        .I3(\adc_pn1_data_pn_reg[14] [0]),
        .I4(Q[0]),
        .O(\adc_pn1_data_pn[4]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h6969669996969966)) 
    \adc_pn1_data_pn[5]_i_1 
       (.I0(\adc_pn1_data_pn_reg[8] [14]),
        .I1(p_1_in),
        .I2(Q[5]),
        .I3(\adc_pn1_data_pn_reg[14] [5]),
        .I4(adc_pn_oos_int_reg_0),
        .I5(p_5_in),
        .O(\adc_pn1_data_pn_reg[8] [5]));
  LUT6 #(
    .INIT(64'h53ACAC53AC5353AC)) 
    \adc_pn1_data_pn[6]_i_1__0 
       (.I0(Q[6]),
        .I1(\adc_pn1_data_pn_reg[14] [6]),
        .I2(adc_pn_oos_int_reg_0),
        .I3(\adc_pn1_data_pn[6]_i_2__0_n_0 ),
        .I4(p_5_in),
        .I5(p_8_in),
        .O(\adc_pn1_data_pn_reg[8] [6]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \adc_pn1_data_pn[6]_i_2__0 
       (.I0(Q[0]),
        .I1(\adc_pn1_data_pn_reg[14] [0]),
        .I2(adc_pn_oos_int_reg_0),
        .O(\adc_pn1_data_pn[6]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hC3C3AA553C3C55AA)) 
    \adc_pn1_data_pn[7]_i_1 
       (.I0(\adc_pn1_data_pn_reg[14] [1]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(\adc_pn1_data_pn_reg[14] [2]),
        .I4(adc_pn_oos_int_reg_0),
        .I5(\adc_pn1_data_pn_reg[8] [22]),
        .O(\adc_pn1_data_pn_reg[8] [7]));
  LUT6 #(
    .INIT(64'hC33CC33CA5A55A5A)) 
    \adc_pn1_data_pn[8]_i_1 
       (.I0(\adc_pn1_data_pn_reg[14] [2]),
        .I1(Q[2]),
        .I2(\adc_pn1_data_pn_reg[8] [23]),
        .I3(Q[3]),
        .I4(\adc_pn1_data_pn_reg[14] [3]),
        .I5(adc_pn_oos_int_reg_0),
        .O(\adc_pn1_data_pn_reg[8] [8]));
  LUT6 #(
    .INIT(64'h99A566A5995A665A)) 
    \adc_pn1_data_pn[9]_i_1__0 
       (.I0(p_1_in),
        .I1(Q[0]),
        .I2(\adc_pn1_data_pn_reg[14] [0]),
        .I3(adc_pn_oos_int_reg_0),
        .I4(Q[3]),
        .I5(\adc_pn1_data_pn_reg[14] [3]),
        .O(\adc_pn1_data_pn_reg[8] [9]));
  LUT5 #(
    .INIT(32'h15FF1500)) 
    adc_pn_err_int_i_1
       (.I0(adc_pn_oos_int_reg_0),
        .I1(adc_pn_match_z),
        .I2(adc_pn_match_d),
        .I3(adc_valid_d),
        .I4(adc_pn_err_s),
        .O(adc_pn_err_int_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    adc_pn_err_int_reg
       (.C(clk),
        .CE(1'b1),
        .D(adc_pn_err_int_i_1_n_0),
        .Q(adc_pn_err_s),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    adc_pn_match_d_reg
       (.C(clk),
        .CE(1'b1),
        .D(adc_pn_match_d_s),
        .Q(adc_pn_match_d),
        .R(1'b0));
  CARRY4 adc_pn_match_d_s_carry
       (.CI(1'b0),
        .CO({adc_pn_match_d_s_carry_n_0,adc_pn_match_d_s_carry_n_1,adc_pn_match_d_s_carry_n_2,adc_pn_match_d_s_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_adc_pn_match_d_s_carry_O_UNCONNECTED[3:0]),
        .S({adc_pn_match_d_s_carry_i_1_n_0,adc_pn_match_d_s_carry_i_2_n_0,adc_pn_match_d_s_carry_i_3_n_0,adc_pn_match_d_s_carry_i_4_n_0}));
  CARRY4 adc_pn_match_d_s_carry__0
       (.CI(adc_pn_match_d_s_carry_n_0),
        .CO({adc_pn_match_d_s,adc_pn_match_d_s_carry__0_n_1,adc_pn_match_d_s_carry__0_n_2,adc_pn_match_d_s_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_adc_pn_match_d_s_carry__0_O_UNCONNECTED[3:0]),
        .S({adc_pn_match_d_s_carry__0_i_1_n_0,adc_pn_match_d_s_carry__0_i_2_n_0,adc_pn_match_d_s_carry__0_i_3_n_0,adc_pn_match_d_s_carry__0_i_4_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    adc_pn_match_d_s_carry__0_i_1
       (.I0(adc_pn_match_d_reg_0[23]),
        .I1(adc_pn_match_d_reg_1[23]),
        .I2(adc_pn_match_d_reg_0[22]),
        .I3(adc_pn_match_d_reg_1[22]),
        .I4(adc_pn_match_d_reg_1[21]),
        .I5(adc_pn_match_d_reg_0[21]),
        .O(adc_pn_match_d_s_carry__0_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    adc_pn_match_d_s_carry__0_i_2
       (.I0(adc_pn_match_d_reg_0[20]),
        .I1(adc_pn_match_d_reg_1[20]),
        .I2(adc_pn_match_d_reg_0[19]),
        .I3(adc_pn_match_d_reg_1[19]),
        .I4(adc_pn_match_d_reg_1[18]),
        .I5(adc_pn_match_d_reg_0[18]),
        .O(adc_pn_match_d_s_carry__0_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    adc_pn_match_d_s_carry__0_i_3
       (.I0(adc_pn_match_d_reg_0[17]),
        .I1(adc_pn_match_d_reg_1[17]),
        .I2(adc_pn_match_d_reg_0[16]),
        .I3(adc_pn_match_d_reg_1[16]),
        .I4(adc_pn_match_d_reg_1[15]),
        .I5(adc_pn_match_d_reg_0[15]),
        .O(adc_pn_match_d_s_carry__0_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    adc_pn_match_d_s_carry__0_i_4
       (.I0(adc_pn_match_d_reg_0[14]),
        .I1(adc_pn_match_d_reg_1[14]),
        .I2(adc_pn_match_d_reg_0[13]),
        .I3(adc_pn_match_d_reg_1[13]),
        .I4(adc_pn_match_d_reg_1[12]),
        .I5(adc_pn_match_d_reg_0[12]),
        .O(adc_pn_match_d_s_carry__0_i_4_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    adc_pn_match_d_s_carry_i_1
       (.I0(adc_pn_match_d_reg_0[11]),
        .I1(adc_pn_match_d_reg_1[11]),
        .I2(adc_pn_match_d_reg_0[10]),
        .I3(adc_pn_match_d_reg_1[10]),
        .I4(adc_pn_match_d_reg_1[9]),
        .I5(adc_pn_match_d_reg_0[9]),
        .O(adc_pn_match_d_s_carry_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    adc_pn_match_d_s_carry_i_2
       (.I0(adc_pn_match_d_reg_0[8]),
        .I1(adc_pn_match_d_reg_1[8]),
        .I2(adc_pn_match_d_reg_0[7]),
        .I3(adc_pn_match_d_reg_1[7]),
        .I4(adc_pn_match_d_reg_1[6]),
        .I5(adc_pn_match_d_reg_0[6]),
        .O(adc_pn_match_d_s_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    adc_pn_match_d_s_carry_i_3
       (.I0(adc_pn_match_d_reg_0[5]),
        .I1(adc_pn_match_d_reg_1[5]),
        .I2(adc_pn_match_d_reg_0[4]),
        .I3(adc_pn_match_d_reg_1[4]),
        .I4(adc_pn_match_d_reg_1[3]),
        .I5(adc_pn_match_d_reg_0[3]),
        .O(adc_pn_match_d_s_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    adc_pn_match_d_s_carry_i_4
       (.I0(adc_pn_match_d_reg_0[2]),
        .I1(adc_pn_match_d_reg_1[2]),
        .I2(adc_pn_match_d_reg_0[1]),
        .I3(adc_pn_match_d_reg_1[1]),
        .I4(adc_pn_match_d_reg_1[0]),
        .I5(adc_pn_match_d_reg_0[0]),
        .O(adc_pn_match_d_s_carry_i_4_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    adc_pn_match_z_i_1
       (.I0(adc_pn_match_z_i_2_n_0),
        .I1(adc_pn_match_z_i_3_n_0),
        .I2(adc_pn_match_z_i_4_n_0),
        .I3(adc_pn_match_z_i_5_n_0),
        .O(adc_pn_match_z_i_1_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    adc_pn_match_z_i_2
       (.I0(adc_pn_match_d_reg_1[10]),
        .I1(adc_pn_match_d_reg_1[11]),
        .I2(adc_pn_match_d_reg_1[8]),
        .I3(adc_pn_match_d_reg_1[9]),
        .I4(adc_pn_match_d_reg_1[7]),
        .I5(adc_pn_match_d_reg_1[6]),
        .O(adc_pn_match_z_i_2_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    adc_pn_match_z_i_3
       (.I0(adc_pn_match_d_reg_1[4]),
        .I1(adc_pn_match_d_reg_1[5]),
        .I2(adc_pn_match_d_reg_1[2]),
        .I3(adc_pn_match_d_reg_1[3]),
        .I4(adc_pn_match_d_reg_1[1]),
        .I5(adc_pn_match_d_reg_1[0]),
        .O(adc_pn_match_z_i_3_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    adc_pn_match_z_i_4
       (.I0(adc_pn_match_d_reg_1[22]),
        .I1(adc_pn_match_d_reg_1[23]),
        .I2(adc_pn_match_d_reg_1[20]),
        .I3(adc_pn_match_d_reg_1[21]),
        .I4(adc_pn_match_d_reg_1[19]),
        .I5(adc_pn_match_d_reg_1[18]),
        .O(adc_pn_match_z_i_4_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    adc_pn_match_z_i_5
       (.I0(adc_pn_match_d_reg_1[16]),
        .I1(adc_pn_match_d_reg_1[17]),
        .I2(adc_pn_match_d_reg_1[14]),
        .I3(adc_pn_match_d_reg_1[15]),
        .I4(adc_pn_match_d_reg_1[13]),
        .I5(adc_pn_match_d_reg_1[12]),
        .O(adc_pn_match_z_i_5_n_0));
  FDRE #(
    .INIT(1'b0)) 
    adc_pn_match_z_reg
       (.C(clk),
        .CE(1'b1),
        .D(adc_pn_match_z_i_1_n_0),
        .Q(adc_pn_match_z),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT4 #(
    .INIT(16'h0095)) 
    \adc_pn_oos_count[0]_i_1 
       (.I0(adc_pn_oos_int_reg_0),
        .I1(adc_pn_match_d),
        .I2(adc_pn_match_z),
        .I3(adc_pn_oos_count_reg[0]),
        .O(\adc_pn_oos_count[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT5 #(
    .INIT(32'h00959500)) 
    \adc_pn_oos_count[1]_i_1 
       (.I0(adc_pn_oos_int_reg_0),
        .I1(adc_pn_match_d),
        .I2(adc_pn_match_z),
        .I3(adc_pn_oos_count_reg[0]),
        .I4(adc_pn_oos_count_reg[1]),
        .O(\adc_pn_oos_count[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0095959595000000)) 
    \adc_pn_oos_count[2]_i_1 
       (.I0(adc_pn_oos_int_reg_0),
        .I1(adc_pn_match_d),
        .I2(adc_pn_match_z),
        .I3(adc_pn_oos_count_reg[0]),
        .I4(adc_pn_oos_count_reg[1]),
        .I5(adc_pn_oos_count_reg[2]),
        .O(\adc_pn_oos_count[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2888)) 
    \adc_pn_oos_count[3]_i_1 
       (.I0(adc_valid_d),
        .I1(adc_pn_oos_int_reg_0),
        .I2(adc_pn_match_d),
        .I3(adc_pn_match_z),
        .O(adc_pn_oos_count));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \adc_pn_oos_count[3]_i_2 
       (.I0(adc_pn_oos_count_reg[1]),
        .I1(adc_pn_oos_count_reg[0]),
        .I2(adc_pn_oos_count_reg[2]),
        .I3(adc_pn_oos_count_reg[3]),
        .O(p_0_in__5));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn_oos_count_reg[0] 
       (.C(clk),
        .CE(adc_valid_d),
        .D(\adc_pn_oos_count[0]_i_1_n_0 ),
        .Q(adc_pn_oos_count_reg[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn_oos_count_reg[1] 
       (.C(clk),
        .CE(adc_valid_d),
        .D(\adc_pn_oos_count[1]_i_1_n_0 ),
        .Q(adc_pn_oos_count_reg[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn_oos_count_reg[2] 
       (.C(clk),
        .CE(adc_valid_d),
        .D(\adc_pn_oos_count[2]_i_1_n_0 ),
        .Q(adc_pn_oos_count_reg[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn_oos_count_reg[3] 
       (.C(clk),
        .CE(adc_valid_d),
        .D(p_0_in__5),
        .Q(adc_pn_oos_count_reg[3]),
        .R(adc_pn_oos_count));
  LUT5 #(
    .INIT(32'h7FFF7000)) 
    adc_pn_oos_int_i_1
       (.I0(adc_pn_match_d),
        .I1(adc_pn_match_z),
        .I2(adc_pn_oos_int1),
        .I3(adc_valid_d),
        .I4(adc_pn_oos_int_reg_0),
        .O(adc_pn_oos_int_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    adc_pn_oos_int_i_2
       (.I0(adc_pn_oos_count_reg[2]),
        .I1(adc_pn_oos_count_reg[1]),
        .I2(adc_pn_oos_count_reg[0]),
        .I3(adc_pn_oos_count_reg[3]),
        .O(adc_pn_oos_int1));
  FDRE #(
    .INIT(1'b0)) 
    adc_pn_oos_int_reg
       (.C(clk),
        .CE(1'b1),
        .D(adc_pn_oos_int_i_1_n_0),
        .Q(adc_pn_oos_int_reg_0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    adc_valid_d_reg
       (.C(clk),
        .CE(1'b1),
        .D(adc_pn_valid_in),
        .Q(adc_valid_d),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ad_rst" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_rst__xdcDup__1
   (delay_rst,
    delay_clk,
    up_preset);
  output delay_rst;
  input delay_clk;
  input up_preset;

  wire delay_clk;
  wire delay_rst;
  wire rst_async_d1;
  wire rst_async_d2;
  wire rst_sync;
  wire rst_sync_d;
  wire up_preset;

  (* ASYNC_REG *) 
  FDPE #(
    .INIT(1'b1)) 
    rst_async_d1_reg
       (.C(delay_clk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(up_preset),
        .Q(rst_async_d1));
  (* ASYNC_REG *) 
  FDPE #(
    .INIT(1'b1)) 
    rst_async_d2_reg
       (.C(delay_clk),
        .CE(1'b1),
        .D(rst_async_d1),
        .PRE(up_preset),
        .Q(rst_async_d2));
  FDRE rst_reg
       (.C(delay_clk),
        .CE(1'b1),
        .D(rst_sync_d),
        .Q(delay_rst),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    rst_sync_d_reg
       (.C(delay_clk),
        .CE(1'b1),
        .D(rst_sync),
        .Q(rst_sync_d),
        .R(1'b0));
  (* ASYNC_REG *) 
  FDPE #(
    .INIT(1'b1)) 
    rst_sync_reg
       (.C(delay_clk),
        .CE(1'b1),
        .D(rst_async_d2),
        .PRE(up_preset),
        .Q(rst_sync));
endmodule

(* ORIG_REF_NAME = "ad_rst" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_rst__xdcDup__2
   (rst_reg_0,
    clk,
    up_core_preset);
  output rst_reg_0;
  input clk;
  input up_core_preset;

  wire clk;
  wire rst_async_d1_reg_n_0;
  wire rst_async_d2_reg_n_0;
  wire rst_reg_0;
  wire rst_sync_d_reg_n_0;
  wire rst_sync_reg_n_0;
  wire up_core_preset;

  (* ASYNC_REG *) 
  FDPE #(
    .INIT(1'b1)) 
    rst_async_d1_reg
       (.C(clk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(up_core_preset),
        .Q(rst_async_d1_reg_n_0));
  (* ASYNC_REG *) 
  FDPE #(
    .INIT(1'b1)) 
    rst_async_d2_reg
       (.C(clk),
        .CE(1'b1),
        .D(rst_async_d1_reg_n_0),
        .PRE(up_core_preset),
        .Q(rst_async_d2_reg_n_0));
  FDRE rst_reg
       (.C(clk),
        .CE(1'b1),
        .D(rst_sync_d_reg_n_0),
        .Q(rst_reg_0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    rst_sync_d_reg
       (.C(clk),
        .CE(1'b1),
        .D(rst_sync_reg_n_0),
        .Q(rst_sync_d_reg_n_0),
        .R(1'b0));
  (* ASYNC_REG *) 
  FDPE #(
    .INIT(1'b1)) 
    rst_sync_reg
       (.C(clk),
        .CE(1'b1),
        .D(rst_async_d2_reg_n_0),
        .PRE(up_core_preset),
        .Q(rst_sync_reg_n_0));
endmodule

(* ORIG_REF_NAME = "ad_rst" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_rst__xdcDup__4
   (rst_reg_0,
    clk,
    up_core_preset);
  output rst_reg_0;
  input clk;
  input up_core_preset;

  wire clk;
  wire rst_async_d1_reg_n_0;
  wire rst_async_d2_reg_n_0;
  wire rst_reg_0;
  wire rst_sync_d_reg_n_0;
  wire rst_sync_reg_n_0;
  wire up_core_preset;

  (* ASYNC_REG *) 
  FDPE #(
    .INIT(1'b1)) 
    rst_async_d1_reg
       (.C(clk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(up_core_preset),
        .Q(rst_async_d1_reg_n_0));
  (* ASYNC_REG *) 
  FDPE #(
    .INIT(1'b1)) 
    rst_async_d2_reg
       (.C(clk),
        .CE(1'b1),
        .D(rst_async_d1_reg_n_0),
        .PRE(up_core_preset),
        .Q(rst_async_d2_reg_n_0));
  FDRE rst_reg
       (.C(clk),
        .CE(1'b1),
        .D(rst_sync_d_reg_n_0),
        .Q(rst_reg_0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    rst_sync_d_reg
       (.C(clk),
        .CE(1'b1),
        .D(rst_sync_reg_n_0),
        .Q(rst_sync_d_reg_n_0),
        .R(1'b0));
  (* ASYNC_REG *) 
  FDPE #(
    .INIT(1'b1)) 
    rst_sync_reg
       (.C(clk),
        .CE(1'b1),
        .D(rst_async_d2_reg_n_0),
        .PRE(up_core_preset),
        .Q(rst_sync_reg_n_0));
endmodule

(* ADC_DATAFORMAT_DISABLE = "0" *) (* ADC_DATAFORMAT_DISABLE_INT = "0" *) (* ADC_DATAPATH_DISABLE = "0" *) 
(* ADC_DCFILTER_DISABLE = "1" *) (* ADC_DCFILTER_DISABLE_INT = "1" *) (* ADC_INIT_DELAY = "0" *) 
(* ADC_IQCORRECTION_DISABLE = "1" *) (* ADC_IQCORRECTION_DISABLE_INT = "1" *) (* ADC_USERPORTS_DISABLE = "0" *) 
(* ADC_USERPORTS_DISABLE_INT = "0" *) (* CMOS_OR_LVDS_N = "0" *) (* DAC_CLK_EDGE_SEL = "0" *) 
(* DAC_DATAPATH_DISABLE = "0" *) (* DAC_DDS_CORDIC_DW = "14" *) (* DAC_DDS_CORDIC_PHASE_DW = "13" *) 
(* DAC_DDS_DISABLE = "1" *) (* DAC_DDS_DISABLE_INT = "1" *) (* DAC_DDS_TYPE = "1" *) 
(* DAC_DELAYCNTRL_DISABLE_INT = "1" *) (* DAC_INIT_DELAY = "0" *) (* DAC_IODELAY_ENABLE = "0" *) 
(* DAC_IQCORRECTION_DISABLE = "1" *) (* DAC_IQCORRECTION_DISABLE_INT = "1" *) (* DAC_USERPORTS_DISABLE = "0" *) 
(* DAC_USERPORTS_DISABLE_INT = "0" *) (* DELAY_REFCLK_FREQUENCY = "200" *) (* DEV_PACKAGE = "3" *) 
(* FPGA_FAMILY = "3" *) (* FPGA_TECHNOLOGY = "1" *) (* ID = "0" *) 
(* IO_DELAY_GROUP = "dev_0_if_delay_group" *) (* MIMO_ENABLE = "0" *) (* MODE_1R1T = "0" *) 
(* PPS_RECEIVER_ENABLE = "0" *) (* SPEED_GRADE = "10" *) (* TDD_DISABLE = "1" *) 
(* USE_SSI_CLK = "1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_ad9361
   (rx_clk_in_p,
    rx_clk_in_n,
    rx_frame_in_p,
    rx_frame_in_n,
    rx_data_in_p,
    rx_data_in_n,
    rx_clk_in,
    rx_frame_in,
    rx_data_in,
    tx_clk_out_p,
    tx_clk_out_n,
    tx_frame_out_p,
    tx_frame_out_n,
    tx_data_out_p,
    tx_data_out_n,
    tx_clk_out,
    tx_frame_out,
    tx_data_out,
    enable,
    txnrx,
    dac_sync_in,
    dac_sync_out,
    tdd_sync,
    tdd_sync_cntr,
    gps_pps,
    gps_pps_irq,
    delay_clk,
    l_clk,
    clk,
    rst,
    adc_enable_i0,
    adc_valid_i0,
    adc_data_i0,
    adc_enable_q0,
    adc_valid_q0,
    adc_data_q0,
    adc_enable_i1,
    adc_valid_i1,
    adc_data_i1,
    adc_enable_q1,
    adc_valid_q1,
    adc_data_q1,
    adc_dovf,
    adc_r1_mode,
    dac_enable_i0,
    dac_valid_i0,
    dac_data_i0,
    dac_enable_q0,
    dac_valid_q0,
    dac_data_q0,
    dac_enable_i1,
    dac_valid_i1,
    dac_data_i1,
    dac_enable_q1,
    dac_valid_q1,
    dac_data_q1,
    dac_dunf,
    dac_r1_mode,
    s_axi_aclk,
    s_axi_aresetn,
    s_axi_awvalid,
    s_axi_awaddr,
    s_axi_awprot,
    s_axi_awready,
    s_axi_wvalid,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_wready,
    s_axi_bvalid,
    s_axi_bresp,
    s_axi_bready,
    s_axi_arvalid,
    s_axi_araddr,
    s_axi_arprot,
    s_axi_arready,
    s_axi_rvalid,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_rready,
    up_enable,
    up_txnrx,
    up_dac_gpio_in,
    up_dac_gpio_out,
    up_adc_gpio_in,
    up_adc_gpio_out);
  input rx_clk_in_p;
  input rx_clk_in_n;
  input rx_frame_in_p;
  input rx_frame_in_n;
  input [5:0]rx_data_in_p;
  input [5:0]rx_data_in_n;
  input rx_clk_in;
  input rx_frame_in;
  input [11:0]rx_data_in;
  output tx_clk_out_p;
  output tx_clk_out_n;
  output tx_frame_out_p;
  output tx_frame_out_n;
  output [5:0]tx_data_out_p;
  output [5:0]tx_data_out_n;
  output tx_clk_out;
  output tx_frame_out;
  output [11:0]tx_data_out;
  output enable;
  output txnrx;
  input dac_sync_in;
  output dac_sync_out;
  input tdd_sync;
  output tdd_sync_cntr;
  input gps_pps;
  output gps_pps_irq;
  input delay_clk;
  output l_clk;
  input clk;
  output rst;
  output adc_enable_i0;
  output adc_valid_i0;
  output [15:0]adc_data_i0;
  output adc_enable_q0;
  output adc_valid_q0;
  output [15:0]adc_data_q0;
  output adc_enable_i1;
  output adc_valid_i1;
  output [15:0]adc_data_i1;
  output adc_enable_q1;
  output adc_valid_q1;
  output [15:0]adc_data_q1;
  input adc_dovf;
  output adc_r1_mode;
  output dac_enable_i0;
  output dac_valid_i0;
  input [15:0]dac_data_i0;
  output dac_enable_q0;
  output dac_valid_q0;
  input [15:0]dac_data_q0;
  output dac_enable_i1;
  output dac_valid_i1;
  input [15:0]dac_data_i1;
  output dac_enable_q1;
  output dac_valid_q1;
  input [15:0]dac_data_q1;
  input dac_dunf;
  output dac_r1_mode;
  input s_axi_aclk;
  input s_axi_aresetn;
  input s_axi_awvalid;
  input [15:0]s_axi_awaddr;
  input [2:0]s_axi_awprot;
  output s_axi_awready;
  input s_axi_wvalid;
  input [31:0]s_axi_wdata;
  input [3:0]s_axi_wstrb;
  output s_axi_wready;
  output s_axi_bvalid;
  output [1:0]s_axi_bresp;
  input s_axi_bready;
  input s_axi_arvalid;
  input [15:0]s_axi_araddr;
  input [2:0]s_axi_arprot;
  output s_axi_arready;
  output s_axi_rvalid;
  output [31:0]s_axi_rdata;
  output [1:0]s_axi_rresp;
  input s_axi_rready;
  input up_enable;
  input up_txnrx;
  input [31:0]up_dac_gpio_in;
  output [31:0]up_dac_gpio_out;
  input [31:0]up_adc_gpio_in;
  output [31:0]up_adc_gpio_out;

  wire \<const0> ;
  wire [14:0]\^adc_data_i0 ;
  wire [15:0]adc_data_i0_s;
  wire [14:0]\^adc_data_i1 ;
  wire [15:0]adc_data_i1_s;
  wire [14:0]\^adc_data_q0 ;
  wire [15:0]adc_data_q0_s;
  wire [14:0]\^adc_data_q1 ;
  wire [15:0]adc_data_q1_s;
  wire [47:0]adc_data_s;
  wire adc_dovf;
  wire adc_enable_i0;
  wire adc_enable_i1;
  wire adc_enable_q0;
  wire adc_enable_q1;
  wire adc_r1_mode;
  wire adc_status_s;
  wire adc_valid_i0_s;
  wire adc_valid_q0;
  wire adc_valid_s;
  wire clk;
  wire dac_clksel_s;
  wire [15:0]dac_data_i0;
  wire [15:0]dac_data_i1;
  wire [15:0]dac_data_q0;
  wire [15:0]dac_data_q1;
  wire [47:0]dac_data_s;
  wire dac_dunf;
  wire dac_enable_i0;
  wire dac_enable_i1;
  wire dac_enable_q0;
  wire dac_enable_q1;
  wire dac_r1_mode;
  wire dac_sync_out;
  wire dac_valid_i0_s;
  wire dac_valid_i1_s;
  wire dac_valid_q0;
  wire dac_valid_q1;
  wire dac_valid_s;
  wire delay_clk;
  wire delay_locked_s;
  wire delay_rst;
  wire enable;
  wire \i_delay_cntrl/up_dlocked ;
  wire \i_delay_cntrl/up_dlocked_m2 ;
  wire \i_delay_cntrl/up_dlocked_m3 ;
  wire \i_delay_cntrl/up_rreq_s ;
  wire \i_delay_cntrl/up_wreq_s ;
  wire i_dev_if_n_52;
  wire i_dev_if_n_53;
  wire i_dev_if_n_54;
  wire [3:0]\i_rx_channel_0/data3 ;
  wire [1:0]\i_rx_channel_0/i_up_adc_channel/p_0_in ;
  wire [19:16]\i_rx_channel_0/i_up_adc_channel/p_3_in ;
  wire \i_rx_channel_0/i_up_adc_channel/p_8_in ;
  wire \i_rx_channel_0/i_up_adc_channel/up_adc_dfmt_se0 ;
  wire \i_rx_channel_0/i_up_adc_channel/up_adc_lb_enb ;
  wire \i_rx_channel_0/i_up_adc_channel/up_adc_pnseq_sel0 ;
  wire [19:0]\i_rx_channel_0/i_up_adc_channel/up_rdata_int ;
  wire \i_rx_channel_0/i_up_adc_channel/up_rreq_s ;
  wire \i_rx_channel_0/up_adc_dfmt_enable ;
  wire \i_rx_channel_0/up_adc_dfmt_se ;
  wire \i_rx_channel_0/up_adc_dfmt_type ;
  wire \i_rx_channel_0/up_adc_enable ;
  wire \i_rx_channel_0/up_adc_pn_err_s ;
  wire \i_rx_channel_0/up_adc_pn_oos_s ;
  wire [3:0]\i_rx_channel_1/data3 ;
  wire [1:0]\i_rx_channel_1/i_up_adc_channel/p_0_in ;
  wire [19:16]\i_rx_channel_1/i_up_adc_channel/p_3_in ;
  wire \i_rx_channel_1/i_up_adc_channel/p_8_in ;
  wire \i_rx_channel_1/i_up_adc_channel/up_adc_dfmt_se0 ;
  wire \i_rx_channel_1/i_up_adc_channel/up_adc_lb_enb ;
  wire \i_rx_channel_1/i_up_adc_channel/up_adc_pnseq_sel0 ;
  wire [24:0]\i_rx_channel_1/i_up_adc_channel/up_rdata_int ;
  wire \i_rx_channel_1/i_up_adc_channel/up_rreq_s ;
  wire \i_rx_channel_1/up_adc_dfmt_enable ;
  wire \i_rx_channel_1/up_adc_dfmt_se ;
  wire \i_rx_channel_1/up_adc_dfmt_type ;
  wire \i_rx_channel_1/up_adc_enable ;
  wire \i_rx_channel_1/up_adc_pn_err_s ;
  wire \i_rx_channel_1/up_adc_pn_oos_s ;
  wire [3:0]\i_rx_channel_2/data3 ;
  wire [1:0]\i_rx_channel_2/i_up_adc_channel/p_0_in ;
  wire [19:16]\i_rx_channel_2/i_up_adc_channel/p_3_in ;
  wire \i_rx_channel_2/i_up_adc_channel/p_8_in ;
  wire \i_rx_channel_2/i_up_adc_channel/up_adc_dfmt_se0 ;
  wire \i_rx_channel_2/i_up_adc_channel/up_adc_lb_enb ;
  wire \i_rx_channel_2/i_up_adc_channel/up_adc_pnseq_sel0 ;
  wire [19:0]\i_rx_channel_2/i_up_adc_channel/up_rdata_int ;
  wire \i_rx_channel_2/i_up_adc_channel/up_rreq_s ;
  wire \i_rx_channel_2/up_adc_dfmt_enable ;
  wire \i_rx_channel_2/up_adc_dfmt_se ;
  wire \i_rx_channel_2/up_adc_dfmt_type ;
  wire \i_rx_channel_2/up_adc_enable ;
  wire \i_rx_channel_2/up_adc_pn_err_s ;
  wire \i_rx_channel_2/up_adc_pn_oos_s ;
  wire [3:0]\i_rx_channel_3/data3 ;
  wire [1:0]\i_rx_channel_3/i_up_adc_channel/p_0_in ;
  wire [19:16]\i_rx_channel_3/i_up_adc_channel/p_3_in ;
  wire \i_rx_channel_3/i_up_adc_channel/p_8_in ;
  wire \i_rx_channel_3/i_up_adc_channel/up_adc_dfmt_se0 ;
  wire \i_rx_channel_3/i_up_adc_channel/up_adc_lb_enb ;
  wire \i_rx_channel_3/i_up_adc_channel/up_adc_pnseq_sel0 ;
  wire [19:0]\i_rx_channel_3/i_up_adc_channel/up_rdata_int ;
  wire \i_rx_channel_3/i_up_adc_channel/up_rreq_s ;
  wire \i_rx_channel_3/up_adc_dfmt_enable ;
  wire \i_rx_channel_3/up_adc_dfmt_se ;
  wire \i_rx_channel_3/up_adc_dfmt_type ;
  wire \i_rx_channel_3/up_adc_enable ;
  wire \i_rx_channel_3/up_adc_pn_err_s ;
  wire \i_rx_channel_3/up_adc_pn_oos_s ;
  wire i_rx_n_138;
  wire i_rx_n_250;
  wire i_rx_n_251;
  wire i_rx_n_358;
  wire i_rx_n_359;
  wire i_rx_n_360;
  wire i_rx_n_361;
  wire i_rx_n_362;
  wire i_rx_n_363;
  wire i_rx_n_364;
  wire i_rx_n_365;
  wire i_rx_n_366;
  wire i_rx_n_367;
  wire i_rx_n_368;
  wire i_rx_n_369;
  wire i_rx_n_370;
  wire i_rx_n_371;
  wire i_rx_n_372;
  wire i_rx_n_373;
  wire i_rx_n_374;
  wire i_rx_n_375;
  wire i_rx_n_376;
  wire i_rx_n_377;
  wire i_rx_n_378;
  wire i_rx_n_379;
  wire i_rx_n_380;
  wire i_rx_n_381;
  wire i_rx_n_382;
  wire i_rx_n_383;
  wire i_rx_n_384;
  wire i_rx_n_385;
  wire i_rx_n_386;
  wire i_rx_n_387;
  wire i_rx_n_388;
  wire i_rx_n_389;
  wire [31:2]\i_tx_channel_0/data2 ;
  wire [1:0]\i_tx_channel_0/i_up_dac_channel/p_6_in ;
  wire \i_tx_channel_0/i_up_dac_channel/p_7_in ;
  wire \i_tx_channel_0/i_up_dac_channel/up_dac_data_sel0 ;
  wire \i_tx_channel_0/i_up_dac_channel/up_dac_pat_data_20 ;
  wire \i_tx_channel_0/i_up_dac_channel/up_rreq_s ;
  wire [31:0]\i_tx_channel_0/p_0_in ;
  wire [1:0]\i_tx_channel_0/up_dac_iq_mode ;
  wire [31:2]\i_tx_channel_1/data2 ;
  wire [1:0]\i_tx_channel_1/i_up_dac_channel/p_6_in ;
  wire \i_tx_channel_1/i_up_dac_channel/p_7_in ;
  wire \i_tx_channel_1/i_up_dac_channel/up_dac_data_sel0 ;
  wire \i_tx_channel_1/i_up_dac_channel/up_dac_pat_data_20 ;
  wire \i_tx_channel_1/i_up_dac_channel/up_rreq_s ;
  wire [31:0]\i_tx_channel_1/p_0_in ;
  wire [1:0]\i_tx_channel_1/up_dac_iq_mode ;
  wire [31:2]\i_tx_channel_2/data2 ;
  wire [1:0]\i_tx_channel_2/i_up_dac_channel/p_6_in ;
  wire \i_tx_channel_2/i_up_dac_channel/p_7_in ;
  wire \i_tx_channel_2/i_up_dac_channel/up_dac_data_sel0 ;
  wire \i_tx_channel_2/i_up_dac_channel/up_dac_pat_data_20 ;
  wire \i_tx_channel_2/i_up_dac_channel/up_rreq_s ;
  wire [31:0]\i_tx_channel_2/p_0_in ;
  wire [1:0]\i_tx_channel_2/up_dac_iq_mode ;
  wire [31:2]\i_tx_channel_3/data2 ;
  wire [1:0]\i_tx_channel_3/i_up_dac_channel/p_6_in ;
  wire \i_tx_channel_3/i_up_dac_channel/p_7_in ;
  wire \i_tx_channel_3/i_up_dac_channel/up_dac_data_sel0 ;
  wire \i_tx_channel_3/i_up_dac_channel/up_dac_pat_data_20 ;
  wire \i_tx_channel_3/i_up_dac_channel/up_rreq_s ;
  wire [31:0]\i_tx_channel_3/p_0_in ;
  wire [1:0]\i_tx_channel_3/up_dac_iq_mode ;
  wire i_tx_n_10;
  wire i_tx_n_115;
  wire i_tx_n_116;
  wire i_tx_n_147;
  wire i_tx_n_148;
  wire i_tx_n_181;
  wire i_tx_n_212;
  wire i_tx_n_213;
  wire i_tx_n_244;
  wire i_tx_n_245;
  wire i_tx_n_27;
  wire i_tx_n_277;
  wire i_tx_n_312;
  wire i_tx_n_313;
  wire i_tx_n_362;
  wire i_tx_n_363;
  wire i_tx_n_364;
  wire i_tx_n_365;
  wire i_tx_n_366;
  wire i_tx_n_367;
  wire i_tx_n_369;
  wire i_tx_n_84;
  wire [2:0]\i_up_adc_common/data2 ;
  wire [4:0]\i_up_adc_common/data3 ;
  wire \i_up_adc_common/p_0_in ;
  wire [2:2]\i_up_adc_common/p_4_in ;
  wire [3:3]\i_up_adc_common/p_7_in ;
  wire \i_up_adc_common/up_adc_gpio_out_int0 ;
  wire [31:0]\i_up_adc_common/up_adc_start_code ;
  wire \i_up_adc_common/up_adc_start_code0 ;
  wire \i_up_adc_common/up_adc_sync0 ;
  wire \i_up_adc_common/up_cntrl_xfer_done_s ;
  wire [31:0]\i_up_adc_common/up_d_count ;
  wire [31:0]\i_up_adc_common/up_rdata_int ;
  wire \i_up_adc_common/up_rreq_s ;
  wire [31:0]\i_up_adc_common/up_scratch ;
  wire \i_up_adc_common/up_scratch0 ;
  wire [31:0]\i_up_adc_common/up_timer_reg ;
  wire \i_up_adc_common/up_wreq_s ;
  wire i_up_axi_n_109;
  wire i_up_axi_n_110;
  wire i_up_axi_n_111;
  wire i_up_axi_n_112;
  wire i_up_axi_n_113;
  wire i_up_axi_n_114;
  wire i_up_axi_n_115;
  wire i_up_axi_n_117;
  wire i_up_axi_n_132;
  wire i_up_axi_n_173;
  wire i_up_axi_n_174;
  wire i_up_axi_n_175;
  wire i_up_axi_n_176;
  wire i_up_axi_n_177;
  wire i_up_axi_n_178;
  wire i_up_axi_n_179;
  wire i_up_axi_n_180;
  wire i_up_axi_n_181;
  wire i_up_axi_n_182;
  wire i_up_axi_n_183;
  wire i_up_axi_n_184;
  wire i_up_axi_n_185;
  wire i_up_axi_n_186;
  wire i_up_axi_n_187;
  wire i_up_axi_n_188;
  wire i_up_axi_n_189;
  wire i_up_axi_n_190;
  wire i_up_axi_n_191;
  wire i_up_axi_n_192;
  wire i_up_axi_n_193;
  wire i_up_axi_n_194;
  wire i_up_axi_n_195;
  wire i_up_axi_n_196;
  wire i_up_axi_n_197;
  wire i_up_axi_n_198;
  wire i_up_axi_n_199;
  wire i_up_axi_n_200;
  wire i_up_axi_n_201;
  wire i_up_axi_n_202;
  wire i_up_axi_n_203;
  wire i_up_axi_n_204;
  wire i_up_axi_n_205;
  wire i_up_axi_n_206;
  wire i_up_axi_n_207;
  wire i_up_axi_n_208;
  wire i_up_axi_n_209;
  wire i_up_axi_n_210;
  wire i_up_axi_n_211;
  wire i_up_axi_n_212;
  wire i_up_axi_n_213;
  wire i_up_axi_n_214;
  wire i_up_axi_n_215;
  wire i_up_axi_n_216;
  wire i_up_axi_n_217;
  wire i_up_axi_n_218;
  wire i_up_axi_n_219;
  wire i_up_axi_n_220;
  wire i_up_axi_n_221;
  wire i_up_axi_n_222;
  wire i_up_axi_n_223;
  wire i_up_axi_n_224;
  wire i_up_axi_n_225;
  wire i_up_axi_n_226;
  wire i_up_axi_n_227;
  wire i_up_axi_n_228;
  wire i_up_axi_n_229;
  wire i_up_axi_n_230;
  wire i_up_axi_n_231;
  wire i_up_axi_n_232;
  wire i_up_axi_n_233;
  wire i_up_axi_n_234;
  wire i_up_axi_n_235;
  wire i_up_axi_n_236;
  wire i_up_axi_n_237;
  wire i_up_axi_n_238;
  wire i_up_axi_n_239;
  wire i_up_axi_n_240;
  wire i_up_axi_n_241;
  wire i_up_axi_n_242;
  wire i_up_axi_n_243;
  wire i_up_axi_n_244;
  wire i_up_axi_n_245;
  wire i_up_axi_n_247;
  wire i_up_axi_n_264;
  wire i_up_axi_n_38;
  wire i_up_axi_n_398;
  wire i_up_axi_n_399;
  wire i_up_axi_n_400;
  wire i_up_axi_n_401;
  wire i_up_axi_n_402;
  wire i_up_axi_n_403;
  wire i_up_axi_n_404;
  wire i_up_axi_n_405;
  wire i_up_axi_n_406;
  wire i_up_axi_n_407;
  wire i_up_axi_n_408;
  wire i_up_axi_n_409;
  wire i_up_axi_n_410;
  wire i_up_axi_n_411;
  wire i_up_axi_n_412;
  wire i_up_axi_n_413;
  wire i_up_axi_n_414;
  wire i_up_axi_n_415;
  wire i_up_axi_n_416;
  wire i_up_axi_n_417;
  wire i_up_axi_n_418;
  wire i_up_axi_n_419;
  wire i_up_axi_n_420;
  wire i_up_axi_n_421;
  wire i_up_axi_n_422;
  wire i_up_axi_n_423;
  wire i_up_axi_n_424;
  wire i_up_axi_n_425;
  wire i_up_axi_n_426;
  wire i_up_axi_n_427;
  wire i_up_axi_n_428;
  wire i_up_axi_n_429;
  wire i_up_axi_n_430;
  wire i_up_axi_n_431;
  wire i_up_axi_n_432;
  wire i_up_axi_n_433;
  wire i_up_axi_n_434;
  wire i_up_axi_n_435;
  wire i_up_axi_n_436;
  wire i_up_axi_n_437;
  wire i_up_axi_n_438;
  wire i_up_axi_n_439;
  wire i_up_axi_n_44;
  wire i_up_axi_n_440;
  wire i_up_axi_n_441;
  wire i_up_axi_n_442;
  wire i_up_axi_n_443;
  wire i_up_axi_n_444;
  wire i_up_axi_n_445;
  wire i_up_axi_n_446;
  wire i_up_axi_n_447;
  wire i_up_axi_n_448;
  wire i_up_axi_n_449;
  wire i_up_axi_n_45;
  wire i_up_axi_n_450;
  wire i_up_axi_n_451;
  wire i_up_axi_n_452;
  wire i_up_axi_n_453;
  wire i_up_axi_n_454;
  wire i_up_axi_n_455;
  wire i_up_axi_n_456;
  wire i_up_axi_n_48;
  wire i_up_axi_n_49;
  wire i_up_axi_n_5;
  wire i_up_axi_n_52;
  wire i_up_axi_n_53;
  wire i_up_axi_n_54;
  wire i_up_axi_n_55;
  wire i_up_axi_n_56;
  wire i_up_axi_n_57;
  wire i_up_axi_n_90;
  wire i_up_axi_n_91;
  wire [2:0]\i_up_dac_common/data1 ;
  wire [31:1]\i_up_dac_common/up_d_count ;
  wire \i_up_dac_common/up_dac_datarate0 ;
  wire \i_up_dac_common/up_dac_gpio_out_int0 ;
  wire \i_up_dac_common/up_dac_par_type0 ;
  wire [21:1]\i_up_dac_common/up_data_cntrl ;
  wire \i_up_dac_common/up_rreq_s ;
  wire [31:1]\i_up_dac_common/up_scratch ;
  wire \i_up_dac_common/up_scratch0 ;
  wire \i_up_dac_common/up_status_unf ;
  wire [31:0]\i_up_dac_common/up_timer_reg ;
  wire \i_up_dac_common/up_wreq_s ;
  wire \i_up_dac_common/up_xfer_done_s ;
  wire l_clk;
  wire [1:1]p_0_out;
  wire rst;
  wire rx_clk_in_n;
  wire rx_clk_in_p;
  wire [5:0]rx_data_in_n;
  wire [5:0]rx_data_in_p;
  wire rx_frame_in_n;
  wire rx_frame_in_p;
  wire s_axi_aclk;
  wire [15:0]s_axi_araddr;
  wire s_axi_aresetn;
  wire s_axi_arready;
  wire s_axi_arvalid;
  wire [15:0]s_axi_awaddr;
  wire s_axi_awready;
  wire s_axi_awvalid;
  wire s_axi_bready;
  wire s_axi_bvalid;
  wire [31:0]s_axi_rdata;
  wire s_axi_rready;
  wire s_axi_rvalid;
  wire [31:0]s_axi_wdata;
  wire s_axi_wready;
  wire s_axi_wvalid;
  wire tx_clk_out_n;
  wire tx_clk_out_p;
  wire [5:0]tx_data_out_n;
  wire [5:0]tx_data_out_p;
  wire tx_frame_out_n;
  wire tx_frame_out_p;
  wire txnrx;
  wire [6:0]up_adc_dld_s;
  wire [34:0]up_adc_drdata_s;
  wire [34:0]up_adc_dwdata_s;
  wire [31:0]up_adc_gpio_in;
  wire [31:0]up_adc_gpio_out;
  wire [3:0]up_adc_pn_err_s;
  wire [3:0]up_adc_pn_oos_s;
  wire [31:0]up_dac_gpio_in;
  wire [31:0]up_dac_gpio_out;
  wire up_enable;
  wire up_rack;
  wire up_rack0;
  wire up_rack_tx_s;
  wire [5:0]up_raddr_s;
  wire [31:0]up_rdata;
  wire [31:0]up_rdata_tx_s;
  wire up_status_pn_err;
  wire up_status_pn_oos;
  wire up_txnrx;
  wire up_wack;
  wire up_wack0;
  wire up_wack_tx_s;
  wire [31:0]up_wdata_s;

  assign adc_data_i0[15] = \^adc_data_i0 [14];
  assign adc_data_i0[14] = \^adc_data_i0 [14];
  assign adc_data_i0[13] = \^adc_data_i0 [14];
  assign adc_data_i0[12] = \^adc_data_i0 [14];
  assign adc_data_i0[11:0] = \^adc_data_i0 [11:0];
  assign adc_data_i1[15] = \^adc_data_i1 [14];
  assign adc_data_i1[14] = \^adc_data_i1 [14];
  assign adc_data_i1[13] = \^adc_data_i1 [14];
  assign adc_data_i1[12] = \^adc_data_i1 [14];
  assign adc_data_i1[11:0] = \^adc_data_i1 [11:0];
  assign adc_data_q0[15] = \^adc_data_q0 [14];
  assign adc_data_q0[14] = \^adc_data_q0 [14];
  assign adc_data_q0[13] = \^adc_data_q0 [14];
  assign adc_data_q0[12] = \^adc_data_q0 [14];
  assign adc_data_q0[11:0] = \^adc_data_q0 [11:0];
  assign adc_data_q1[15] = \^adc_data_q1 [14];
  assign adc_data_q1[14] = \^adc_data_q1 [14];
  assign adc_data_q1[13] = \^adc_data_q1 [14];
  assign adc_data_q1[12] = \^adc_data_q1 [14];
  assign adc_data_q1[11:0] = \^adc_data_q1 [11:0];
  assign adc_valid_i0 = adc_valid_q0;
  assign adc_valid_i1 = adc_valid_q0;
  assign adc_valid_q1 = adc_valid_q0;
  assign dac_valid_i0 = dac_valid_q0;
  assign dac_valid_i1 = dac_valid_q1;
  assign gps_pps_irq = \<const0> ;
  assign s_axi_bresp[1] = \<const0> ;
  assign s_axi_bresp[0] = \<const0> ;
  assign s_axi_rresp[1] = \<const0> ;
  assign s_axi_rresp[0] = \<const0> ;
  assign tdd_sync_cntr = \<const0> ;
  assign tx_clk_out = \<const0> ;
  assign tx_data_out[11] = \<const0> ;
  assign tx_data_out[10] = \<const0> ;
  assign tx_data_out[9] = \<const0> ;
  assign tx_data_out[8] = \<const0> ;
  assign tx_data_out[7] = \<const0> ;
  assign tx_data_out[6] = \<const0> ;
  assign tx_data_out[5] = \<const0> ;
  assign tx_data_out[4] = \<const0> ;
  assign tx_data_out[3] = \<const0> ;
  assign tx_data_out[2] = \<const0> ;
  assign tx_data_out[1] = \<const0> ;
  assign tx_data_out[0] = \<const0> ;
  assign tx_frame_out = \<const0> ;
  GND GND
       (.G(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \adc_data_i0_int_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(adc_data_i0_s[0]),
        .Q(\^adc_data_i0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_data_i0_int_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(adc_data_i0_s[10]),
        .Q(\^adc_data_i0 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_data_i0_int_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(adc_data_i0_s[11]),
        .Q(\^adc_data_i0 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_data_i0_int_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(adc_data_i0_s[15]),
        .Q(\^adc_data_i0 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_data_i0_int_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(adc_data_i0_s[1]),
        .Q(\^adc_data_i0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_data_i0_int_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(adc_data_i0_s[2]),
        .Q(\^adc_data_i0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_data_i0_int_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(adc_data_i0_s[3]),
        .Q(\^adc_data_i0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_data_i0_int_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(adc_data_i0_s[4]),
        .Q(\^adc_data_i0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_data_i0_int_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(adc_data_i0_s[5]),
        .Q(\^adc_data_i0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_data_i0_int_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(adc_data_i0_s[6]),
        .Q(\^adc_data_i0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_data_i0_int_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(adc_data_i0_s[7]),
        .Q(\^adc_data_i0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_data_i0_int_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(adc_data_i0_s[8]),
        .Q(\^adc_data_i0 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_data_i0_int_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(adc_data_i0_s[9]),
        .Q(\^adc_data_i0 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_data_i1_int_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(adc_data_i1_s[0]),
        .Q(\^adc_data_i1 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_data_i1_int_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(adc_data_i1_s[10]),
        .Q(\^adc_data_i1 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_data_i1_int_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(adc_data_i1_s[11]),
        .Q(\^adc_data_i1 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_data_i1_int_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(adc_data_i1_s[15]),
        .Q(\^adc_data_i1 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_data_i1_int_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(adc_data_i1_s[1]),
        .Q(\^adc_data_i1 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_data_i1_int_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(adc_data_i1_s[2]),
        .Q(\^adc_data_i1 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_data_i1_int_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(adc_data_i1_s[3]),
        .Q(\^adc_data_i1 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_data_i1_int_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(adc_data_i1_s[4]),
        .Q(\^adc_data_i1 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_data_i1_int_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(adc_data_i1_s[5]),
        .Q(\^adc_data_i1 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_data_i1_int_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(adc_data_i1_s[6]),
        .Q(\^adc_data_i1 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_data_i1_int_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(adc_data_i1_s[7]),
        .Q(\^adc_data_i1 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_data_i1_int_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(adc_data_i1_s[8]),
        .Q(\^adc_data_i1 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_data_i1_int_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(adc_data_i1_s[9]),
        .Q(\^adc_data_i1 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_data_q0_int_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(adc_data_q0_s[0]),
        .Q(\^adc_data_q0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_data_q0_int_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(adc_data_q0_s[10]),
        .Q(\^adc_data_q0 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_data_q0_int_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(adc_data_q0_s[11]),
        .Q(\^adc_data_q0 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_data_q0_int_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(adc_data_q0_s[15]),
        .Q(\^adc_data_q0 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_data_q0_int_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(adc_data_q0_s[1]),
        .Q(\^adc_data_q0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_data_q0_int_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(adc_data_q0_s[2]),
        .Q(\^adc_data_q0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_data_q0_int_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(adc_data_q0_s[3]),
        .Q(\^adc_data_q0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_data_q0_int_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(adc_data_q0_s[4]),
        .Q(\^adc_data_q0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_data_q0_int_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(adc_data_q0_s[5]),
        .Q(\^adc_data_q0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_data_q0_int_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(adc_data_q0_s[6]),
        .Q(\^adc_data_q0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_data_q0_int_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(adc_data_q0_s[7]),
        .Q(\^adc_data_q0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_data_q0_int_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(adc_data_q0_s[8]),
        .Q(\^adc_data_q0 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_data_q0_int_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(adc_data_q0_s[9]),
        .Q(\^adc_data_q0 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_data_q1_int_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(adc_data_q1_s[0]),
        .Q(\^adc_data_q1 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_data_q1_int_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(adc_data_q1_s[10]),
        .Q(\^adc_data_q1 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_data_q1_int_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(adc_data_q1_s[11]),
        .Q(\^adc_data_q1 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_data_q1_int_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(adc_data_q1_s[15]),
        .Q(\^adc_data_q1 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_data_q1_int_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(adc_data_q1_s[1]),
        .Q(\^adc_data_q1 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_data_q1_int_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(adc_data_q1_s[2]),
        .Q(\^adc_data_q1 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_data_q1_int_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(adc_data_q1_s[3]),
        .Q(\^adc_data_q1 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_data_q1_int_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(adc_data_q1_s[4]),
        .Q(\^adc_data_q1 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_data_q1_int_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(adc_data_q1_s[5]),
        .Q(\^adc_data_q1 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_data_q1_int_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(adc_data_q1_s[6]),
        .Q(\^adc_data_q1 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_data_q1_int_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(adc_data_q1_s[7]),
        .Q(\^adc_data_q1 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_data_q1_int_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(adc_data_q1_s[8]),
        .Q(\^adc_data_q1 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_data_q1_int_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(adc_data_q1_s[9]),
        .Q(\^adc_data_q1 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    adc_valid_i0_int_reg
       (.C(clk),
        .CE(1'b1),
        .D(adc_valid_i0_s),
        .Q(adc_valid_q0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    dac_valid_i0_int_reg
       (.C(clk),
        .CE(1'b1),
        .D(dac_valid_i0_s),
        .Q(dac_valid_q0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    dac_valid_i1_int_reg
       (.C(clk),
        .CE(1'b1),
        .D(dac_valid_i1_s),
        .Q(dac_valid_q1),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_ad9361_lvds_if i_dev_if
       (.D({p_0_out,dac_clksel_s}),
        .Q(adc_data_s),
        .\adc_data_int_reg[12]_0 (i_dev_if_n_53),
        .\adc_data_int_reg[36]_0 (i_dev_if_n_54),
        .adc_r1_mode(adc_r1_mode),
        .adc_status_s(adc_status_s),
        .adc_valid_int_reg_0(i_dev_if_n_52),
        .adc_valid_s(adc_valid_s),
        .clk(l_clk),
        .dac_valid_s(dac_valid_s),
        .delay_clk(delay_clk),
        .delay_locked(delay_locked_s),
        .delay_rst(delay_rst),
        .enable(enable),
        .rx_clk_in_n(rx_clk_in_n),
        .rx_clk_in_p(rx_clk_in_p),
        .rx_data_in_n(rx_data_in_n),
        .rx_data_in_p(rx_data_in_p),
        .rx_frame_in_n(rx_frame_in_n),
        .rx_frame_in_p(rx_frame_in_p),
        .\rx_frame_reg[1]_0 (up_adc_dld_s),
        .\rx_frame_reg[1]_1 (up_adc_dwdata_s),
        .s_axi_aclk(s_axi_aclk),
        .tx_clk_out_n(tx_clk_out_n),
        .tx_clk_out_p(tx_clk_out_p),
        .\tx_data_1_p_reg[0]_0 (dac_r1_mode),
        .tx_data_out_n(tx_data_out_n),
        .tx_data_out_p(tx_data_out_p),
        .\tx_data_reg[47]_0 (dac_data_s),
        .tx_frame_out_n(tx_frame_out_n),
        .tx_frame_out_p(tx_frame_out_p),
        .txnrx(txnrx),
        .txnrx_int_reg_0(clk),
        .txnrx_up_reg_0(rst),
        .up_adc_drdata_s(up_adc_drdata_s),
        .up_enable(up_enable),
        .up_txnrx(up_txnrx));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_ad9361_rx i_rx
       (.D({\i_rx_channel_0/up_adc_dfmt_se ,\i_rx_channel_0/up_adc_dfmt_type ,\i_rx_channel_0/up_adc_dfmt_enable ,\i_rx_channel_0/up_adc_enable }),
        .E(adc_valid_i0_s),
        .O({i_up_axi_n_173,i_up_axi_n_174,i_up_axi_n_175,i_up_axi_n_176}),
        .Q({adc_data_q0_s[15],adc_data_q0_s[11:0]}),
        .SR(i_up_axi_n_49),
        .adc_dovf(adc_dovf),
        .adc_enable_i0(adc_enable_i0),
        .adc_enable_i1(adc_enable_i1),
        .adc_enable_q0(adc_enable_q0),
        .adc_enable_q1(adc_enable_q1),
        .\adc_pn0_data_reg[1] (i_dev_if_n_53),
        .\adc_pn0_data_reg[1]_0 (i_dev_if_n_54),
        .\adc_pn1_data_d_reg[11] (adc_data_s),
        .adc_pn1_valid_in_reg(i_dev_if_n_52),
        .adc_pn_valid_in_reg(adc_valid_q0),
        .adc_r1_mode(adc_r1_mode),
        .adc_status_s(adc_status_s),
        .adc_valid_s(adc_valid_s),
        .clk(clk),
        .data2(\i_up_adc_common/data2 ),
        .data3({\i_up_adc_common/data3 [4],\i_up_adc_common/data3 [2:0]}),
        .\data_int_reg[11] (dac_data_s),
        .\data_int_reg[15] ({adc_data_i0_s[15],adc_data_i0_s[11:0]}),
        .\data_int_reg[15]_0 ({adc_data_q1_s[15],adc_data_q1_s[11:0]}),
        .\data_int_reg[15]_1 ({adc_data_i1_s[15],adc_data_i1_s[11:0]}),
        .delay_clk(delay_clk),
        .delay_locked(delay_locked_s),
        .delay_rst(delay_rst),
        .p_0_in(\i_rx_channel_0/i_up_adc_channel/p_0_in ),
        .p_0_in_1(\i_rx_channel_1/i_up_adc_channel/p_0_in ),
        .p_0_in_14(\i_up_adc_common/p_0_in ),
        .p_0_in_3(\i_rx_channel_2/i_up_adc_channel/p_0_in ),
        .p_0_in_5(\i_rx_channel_3/i_up_adc_channel/p_0_in ),
        .p_4_in(\i_up_adc_common/p_4_in ),
        .p_7_in(\i_up_adc_common/p_7_in ),
        .p_8_in(\i_rx_channel_0/i_up_adc_channel/p_8_in ),
        .p_8_in_16(\i_rx_channel_1/i_up_adc_channel/p_8_in ),
        .p_8_in_19(\i_rx_channel_2/i_up_adc_channel/p_8_in ),
        .p_8_in_22(\i_rx_channel_3/i_up_adc_channel/p_8_in ),
        .rst_reg(rst),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_aresetn(s_axi_aresetn),
        .up_adc_clk_enb_reg(i_up_axi_n_208),
        .\up_adc_data_sel_reg[3] (\i_rx_channel_0/data3 ),
        .\up_adc_data_sel_reg[3]_0 (\i_rx_channel_1/data3 ),
        .\up_adc_data_sel_reg[3]_1 (\i_rx_channel_2/data3 ),
        .\up_adc_data_sel_reg[3]_2 (\i_rx_channel_3/data3 ),
        .\up_adc_data_sel_reg[3]_3 (\i_rx_channel_0/i_up_adc_channel/up_adc_pnseq_sel0 ),
        .\up_adc_data_sel_reg[3]_4 (\i_rx_channel_1/i_up_adc_channel/up_adc_pnseq_sel0 ),
        .\up_adc_data_sel_reg[3]_5 (\i_rx_channel_2/i_up_adc_channel/up_adc_pnseq_sel0 ),
        .\up_adc_data_sel_reg[3]_6 (\i_rx_channel_3/i_up_adc_channel/up_adc_pnseq_sel0 ),
        .up_adc_dfmt_se0(\i_rx_channel_0/i_up_adc_channel/up_adc_dfmt_se0 ),
        .up_adc_dfmt_se0_15(\i_rx_channel_1/i_up_adc_channel/up_adc_dfmt_se0 ),
        .up_adc_dfmt_se0_18(\i_rx_channel_2/i_up_adc_channel/up_adc_dfmt_se0 ),
        .up_adc_dfmt_se0_21(\i_rx_channel_3/i_up_adc_channel/up_adc_dfmt_se0 ),
        .up_adc_dfmt_se_reg({\i_rx_channel_1/up_adc_dfmt_se ,\i_rx_channel_1/up_adc_dfmt_type ,\i_rx_channel_1/up_adc_dfmt_enable ,\i_rx_channel_1/up_adc_enable }),
        .up_adc_dfmt_se_reg_0({\i_rx_channel_2/up_adc_dfmt_se ,\i_rx_channel_2/up_adc_dfmt_type ,\i_rx_channel_2/up_adc_dfmt_enable ,\i_rx_channel_2/up_adc_enable }),
        .up_adc_dfmt_se_reg_1({\i_rx_channel_3/up_adc_dfmt_se ,\i_rx_channel_3/up_adc_dfmt_type ,\i_rx_channel_3/up_adc_dfmt_enable ,\i_rx_channel_3/up_adc_enable }),
        .up_adc_gpio_out(up_adc_gpio_out),
        .\up_adc_gpio_out_int_reg[0] (\i_up_adc_common/up_adc_gpio_out_int0 ),
        .up_adc_lb_enb(\i_rx_channel_0/i_up_adc_channel/up_adc_lb_enb ),
        .up_adc_lb_enb_0(\i_rx_channel_1/i_up_adc_channel/up_adc_lb_enb ),
        .up_adc_lb_enb_2(\i_rx_channel_2/i_up_adc_channel/up_adc_lb_enb ),
        .up_adc_lb_enb_4(\i_rx_channel_3/i_up_adc_channel/up_adc_lb_enb ),
        .up_adc_pn_err_int_reg(i_up_axi_n_442),
        .up_adc_pn_err_int_reg_0(i_up_axi_n_444),
        .up_adc_pn_err_int_reg_1(i_up_axi_n_446),
        .up_adc_pn_err_int_reg_2(i_up_axi_n_448),
        .up_adc_pn_err_s(up_adc_pn_err_s),
        .up_adc_pn_err_s_11(\i_rx_channel_2/up_adc_pn_err_s ),
        .up_adc_pn_err_s_13(\i_rx_channel_3/up_adc_pn_err_s ),
        .up_adc_pn_err_s_7(\i_rx_channel_0/up_adc_pn_err_s ),
        .up_adc_pn_err_s_9(\i_rx_channel_1/up_adc_pn_err_s ),
        .up_adc_pn_oos_int_reg(i_up_axi_n_441),
        .up_adc_pn_oos_int_reg_0(i_up_axi_n_443),
        .up_adc_pn_oos_int_reg_1(i_up_axi_n_445),
        .up_adc_pn_oos_int_reg_2(i_up_axi_n_447),
        .up_adc_pn_oos_s(up_adc_pn_oos_s),
        .up_adc_pn_oos_s_10(\i_rx_channel_2/up_adc_pn_oos_s ),
        .up_adc_pn_oos_s_12(\i_rx_channel_3/up_adc_pn_oos_s ),
        .up_adc_pn_oos_s_6(\i_rx_channel_0/up_adc_pn_oos_s ),
        .up_adc_pn_oos_s_8(\i_rx_channel_1/up_adc_pn_oos_s ),
        .\up_adc_pnseq_sel_reg[3] (\i_rx_channel_0/i_up_adc_channel/p_3_in ),
        .\up_adc_pnseq_sel_reg[3]_0 (\i_rx_channel_1/i_up_adc_channel/p_3_in ),
        .\up_adc_pnseq_sel_reg[3]_1 (\i_rx_channel_2/i_up_adc_channel/p_3_in ),
        .\up_adc_pnseq_sel_reg[3]_2 (\i_rx_channel_3/i_up_adc_channel/p_3_in ),
        .\up_adc_start_code_reg[0] (\i_up_adc_common/up_adc_start_code0 ),
        .\up_adc_start_code_reg[31] (\i_up_adc_common/up_adc_start_code ),
        .up_adc_sync0(\i_up_adc_common/up_adc_sync0 ),
        .up_adc_sync_reg(i_up_axi_n_205),
        .up_cntrl_xfer_done_s(\i_up_adc_common/up_cntrl_xfer_done_s ),
        .\up_d_count_reg[31] (\i_up_adc_common/up_d_count ),
        .\up_data_status_int_reg[0] (i_rx_n_250),
        .\up_data_status_int_reg[1] (i_rx_n_251),
        .\up_dld_int_reg[6] (up_adc_dld_s),
        .\up_dld_int_reg[6]_0 ({i_up_axi_n_109,i_up_axi_n_110,i_up_axi_n_111,i_up_axi_n_112,i_up_axi_n_113,i_up_axi_n_114,i_up_axi_n_115}),
        .up_dlocked(\i_delay_cntrl/up_dlocked ),
        .up_dlocked_m2(\i_delay_cntrl/up_dlocked_m2 ),
        .up_dlocked_m3(\i_delay_cntrl/up_dlocked_m3 ),
        .\up_dwdata_int_reg[34] (up_adc_dwdata_s),
        .up_mmcm_resetn_reg(i_up_axi_n_207),
        .up_pps_irq_mask_reg(i_rx_n_138),
        .up_pps_irq_mask_reg_0(i_up_axi_n_206),
        .up_rack(up_rack_tx_s),
        .up_rack0(up_rack0),
        .\up_rdata_int_reg[0]_0 (i_up_axi_n_38),
        .\up_rdata_int_reg[19]_0 ({\i_rx_channel_1/i_up_adc_channel/up_rdata_int [19:16],\i_rx_channel_1/i_up_adc_channel/up_rdata_int [11:10],\i_rx_channel_1/i_up_adc_channel/up_rdata_int [6:0]}),
        .\up_rdata_int_reg[19]_1 ({\i_rx_channel_2/i_up_adc_channel/up_rdata_int [19:16],\i_rx_channel_2/i_up_adc_channel/up_rdata_int [11:10],\i_rx_channel_2/i_up_adc_channel/up_rdata_int [6:0]}),
        .\up_rdata_int_reg[19]_2 ({\i_rx_channel_3/i_up_adc_channel/up_rdata_int [19:16],\i_rx_channel_3/i_up_adc_channel/up_rdata_int [11:10],\i_rx_channel_3/i_up_adc_channel/up_rdata_int [6:0]}),
        .\up_rdata_int_reg[24]_0 ({\i_rx_channel_1/i_up_adc_channel/up_rdata_int [24],\i_rx_channel_0/i_up_adc_channel/up_rdata_int [19:16],\i_rx_channel_0/i_up_adc_channel/up_rdata_int [11:10],\i_rx_channel_0/i_up_adc_channel/up_rdata_int [6:0]}),
        .\up_rdata_int_reg[24]_1 (i_up_axi_n_48),
        .\up_rdata_int_reg[24]_2 (i_up_axi_n_45),
        .\up_rdata_int_reg[24]_3 (i_up_axi_n_44),
        .\up_rdata_int_reg[31]_0 ({i_rx_n_358,i_rx_n_359,i_rx_n_360,i_rx_n_361,i_rx_n_362,i_rx_n_363,i_rx_n_364,i_rx_n_365,i_rx_n_366,i_rx_n_367,i_rx_n_368,i_rx_n_369,i_rx_n_370,i_rx_n_371,i_rx_n_372,i_rx_n_373,i_rx_n_374,i_rx_n_375,i_rx_n_376,i_rx_n_377,i_rx_n_378,i_rx_n_379,i_rx_n_380,i_rx_n_381,i_rx_n_382,i_rx_n_383,i_rx_n_384,i_rx_n_385,i_rx_n_386,i_rx_n_387,i_rx_n_388,i_rx_n_389}),
        .\up_rdata_int_reg[31]_1 (\i_up_adc_common/up_rdata_int ),
        .\up_rdata_int_reg[31]_2 (i_up_axi_n_57),
        .\up_rdata_int_reg[4]_0 ({i_up_axi_n_52,i_up_axi_n_53,i_up_axi_n_54,i_up_axi_n_55,i_up_axi_n_56}),
        .\up_rdata_reg[31] (up_rdata_tx_s),
        .up_resetn_reg(i_up_axi_n_209),
        .up_rreq_s(\i_rx_channel_0/i_up_adc_channel/up_rreq_s ),
        .up_rreq_s_17(\i_rx_channel_1/i_up_adc_channel/up_rreq_s ),
        .up_rreq_s_20(\i_rx_channel_2/i_up_adc_channel/up_rreq_s ),
        .up_rreq_s_23(\i_rx_channel_3/i_up_adc_channel/up_rreq_s ),
        .up_rreq_s_24(\i_up_adc_common/up_rreq_s ),
        .up_rreq_s_26(\i_delay_cntrl/up_rreq_s ),
        .\up_scratch_reg[0] (\i_up_adc_common/up_scratch0 ),
        .\up_scratch_reg[31] (\i_up_adc_common/up_scratch ),
        .\up_scratch_reg[31]_0 (up_wdata_s),
        .up_status_ovf_reg(i_up_axi_n_5),
        .up_status_pn_err(up_status_pn_err),
        .up_status_pn_oos(up_status_pn_oos),
        .up_timer_reg(\i_up_adc_common/up_timer_reg ),
        .\up_timer_reg[11] ({i_up_axi_n_181,i_up_axi_n_182,i_up_axi_n_183,i_up_axi_n_184}),
        .\up_timer_reg[15] ({i_up_axi_n_185,i_up_axi_n_186,i_up_axi_n_187,i_up_axi_n_188}),
        .\up_timer_reg[19] ({i_up_axi_n_189,i_up_axi_n_190,i_up_axi_n_191,i_up_axi_n_192}),
        .\up_timer_reg[23] ({i_up_axi_n_193,i_up_axi_n_194,i_up_axi_n_195,i_up_axi_n_196}),
        .\up_timer_reg[27] ({i_up_axi_n_197,i_up_axi_n_198,i_up_axi_n_199,i_up_axi_n_200}),
        .\up_timer_reg[31] ({i_up_axi_n_201,i_up_axi_n_202,i_up_axi_n_203,i_up_axi_n_204}),
        .\up_timer_reg[7] ({i_up_axi_n_177,i_up_axi_n_178,i_up_axi_n_179,i_up_axi_n_180}),
        .up_timer_reg_0_sp_1(i_up_axi_n_117),
        .up_wack(up_wack_tx_s),
        .up_wack0(up_wack0),
        .up_wreq_s(\i_up_adc_common/up_wreq_s ),
        .up_wreq_s_25(\i_delay_cntrl/up_wreq_s ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_ad9361_tx i_tx
       (.D({i_tx_n_10,\i_up_dac_common/up_data_cntrl [21],\i_up_dac_common/up_data_cntrl [17],\i_up_dac_common/up_data_cntrl [15:9],\i_up_dac_common/up_data_cntrl [7:1]}),
        .E(\i_tx_channel_0/i_up_dac_channel/up_dac_pat_data_20 ),
        .O({i_up_axi_n_398,i_up_axi_n_399,i_up_axi_n_400,i_up_axi_n_401}),
        .Q(up_wdata_s),
        .adc_valid_s(adc_valid_s),
        .clk(clk),
        .\d_data_cntrl_int_reg[21] ({p_0_out,dac_clksel_s}),
        .dac_data_i0(dac_data_i0[15:4]),
        .dac_data_i1(dac_data_i1[15:4]),
        .\dac_data_int_reg[11] (dac_data_s),
        .\dac_data_out_int_reg[11] (adc_data_s),
        .dac_data_q0(dac_data_q0[15:4]),
        .dac_data_q1(dac_data_q1[15:4]),
        .dac_data_sync_reg_0(i_dev_if_n_52),
        .dac_dunf(dac_dunf),
        .dac_enable_i0(dac_enable_i0),
        .dac_enable_i1(dac_enable_i1),
        .dac_enable_q0(dac_enable_q0),
        .dac_enable_q1(dac_enable_q1),
        .dac_r1_mode(dac_r1_mode),
        .dac_sync_out(dac_sync_out),
        .dac_valid_i0_s(dac_valid_i0_s),
        .dac_valid_i1_s(dac_valid_i1_s),
        .dac_valid_s(dac_valid_s),
        .data1(\i_up_dac_common/data1 ),
        .p_0_in(\i_up_adc_common/p_0_in ),
        .p_6_in(\i_tx_channel_0/i_up_dac_channel/p_6_in ),
        .p_6_in_3(\i_tx_channel_1/i_up_dac_channel/p_6_in ),
        .p_6_in_4(\i_tx_channel_2/i_up_dac_channel/p_6_in ),
        .p_6_in_5(\i_tx_channel_3/i_up_dac_channel/p_6_in ),
        .p_7_in(\i_tx_channel_0/i_up_dac_channel/p_7_in ),
        .p_7_in_10(\i_tx_channel_3/i_up_dac_channel/p_7_in ),
        .p_7_in_6(\i_tx_channel_1/i_up_dac_channel/p_7_in ),
        .p_7_in_8(\i_tx_channel_2/i_up_dac_channel/p_7_in ),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_aresetn(s_axi_aresetn),
        .\up_d_count_reg[0] (i_tx_n_277),
        .\up_d_count_reg[31] (\i_up_dac_common/up_d_count ),
        .up_dac_clk_enb_reg(i_up_axi_n_439),
        .up_dac_clksel_reg(i_up_axi_n_212),
        .\up_dac_data_sel_m_reg[3] ({i_tx_n_312,i_tx_n_313}),
        .\up_dac_data_sel_m_reg[3]_0 ({i_tx_n_362,i_tx_n_363}),
        .\up_dac_data_sel_m_reg[3]_1 ({i_tx_n_364,i_tx_n_365}),
        .\up_dac_data_sel_m_reg[3]_2 ({i_tx_n_366,i_tx_n_367}),
        .\up_dac_data_sel_reg[3] (\i_tx_channel_0/i_up_dac_channel/up_dac_data_sel0 ),
        .\up_dac_data_sel_reg[3]_0 (\i_tx_channel_1/i_up_dac_channel/up_dac_data_sel0 ),
        .\up_dac_data_sel_reg[3]_1 (\i_tx_channel_2/i_up_dac_channel/up_dac_data_sel0 ),
        .\up_dac_data_sel_reg[3]_2 (\i_tx_channel_3/i_up_dac_channel/up_dac_data_sel0 ),
        .\up_dac_datarate_reg[0] (\i_up_dac_common/up_dac_datarate0 ),
        .\up_dac_datarate_reg[8] (i_tx_n_148),
        .up_dac_frame_reg(i_tx_n_27),
        .up_dac_frame_reg_0(i_up_axi_n_211),
        .up_dac_gpio_out(up_dac_gpio_out),
        .\up_dac_gpio_out_int_reg[0] (\i_up_dac_common/up_dac_gpio_out_int0 ),
        .up_dac_iq_mode(\i_tx_channel_0/up_dac_iq_mode ),
        .up_dac_iq_mode_0(\i_tx_channel_1/up_dac_iq_mode ),
        .up_dac_iq_mode_1(\i_tx_channel_2/up_dac_iq_mode ),
        .up_dac_iq_mode_2(\i_tx_channel_3/up_dac_iq_mode ),
        .\up_dac_iq_mode_reg[0] (i_up_axi_n_450),
        .\up_dac_iq_mode_reg[0]_0 (i_up_axi_n_452),
        .\up_dac_iq_mode_reg[0]_1 (i_up_axi_n_454),
        .\up_dac_iq_mode_reg[0]_2 (i_up_axi_n_456),
        .\up_dac_iq_mode_reg[1] (i_up_axi_n_449),
        .\up_dac_iq_mode_reg[1]_0 (i_up_axi_n_451),
        .\up_dac_iq_mode_reg[1]_1 (i_up_axi_n_453),
        .\up_dac_iq_mode_reg[1]_2 (i_up_axi_n_455),
        .up_dac_lb_enb_reg(i_up_axi_n_436),
        .up_dac_lb_enb_reg_0(i_up_axi_n_434),
        .up_dac_lb_enb_reg_1(i_up_axi_n_432),
        .up_dac_lb_enb_reg_2(i_up_axi_n_430),
        .up_dac_par_type0(\i_up_dac_common/up_dac_par_type0 ),
        .up_dac_par_type_reg({\i_up_dac_common/up_data_cntrl [19:18],\i_up_dac_common/up_data_cntrl [16]}),
        .\up_dac_pat_data_1_reg[0] (i_tx_n_115),
        .\up_dac_pat_data_1_reg[0]_0 (i_tx_n_147),
        .\up_dac_pat_data_1_reg[0]_1 (i_tx_n_212),
        .\up_dac_pat_data_1_reg[0]_2 (i_tx_n_244),
        .\up_dac_pat_data_1_reg[1] (i_tx_n_84),
        .\up_dac_pat_data_1_reg[1]_0 (i_tx_n_116),
        .\up_dac_pat_data_1_reg[1]_1 (i_tx_n_181),
        .\up_dac_pat_data_1_reg[1]_2 (i_tx_n_213),
        .\up_dac_pat_data_2_reg[15] (\i_tx_channel_0/data2 ),
        .\up_dac_pat_data_2_reg[15]_0 (\i_tx_channel_1/data2 ),
        .\up_dac_pat_data_2_reg[15]_1 (\i_tx_channel_2/data2 ),
        .\up_dac_pat_data_2_reg[15]_2 (\i_tx_channel_3/data2 ),
        .\up_dac_pat_data_2_reg[15]_3 (\i_tx_channel_1/i_up_dac_channel/up_dac_pat_data_20 ),
        .\up_dac_pat_data_2_reg[15]_4 (\i_tx_channel_2/i_up_dac_channel/up_dac_pat_data_20 ),
        .\up_dac_pat_data_2_reg[15]_5 (\i_tx_channel_3/i_up_dac_channel/up_dac_pat_data_20 ),
        .up_dac_pn_enb_reg(i_up_axi_n_437),
        .up_dac_pn_enb_reg_0(i_up_axi_n_435),
        .up_dac_pn_enb_reg_1(i_up_axi_n_433),
        .up_dac_pn_enb_reg_2(i_up_axi_n_431),
        .up_dac_sync_reg(i_up_axi_n_210),
        .\up_data_status_int_reg[0] (i_tx_n_369),
        .up_mmcm_resetn_reg(i_up_axi_n_438),
        .up_rack(up_rack_tx_s),
        .\up_rdata_int[0]_i_4__1 (i_up_axi_n_91),
        .\up_rdata_int[8]_i_2__0 ({up_raddr_s[5:3],up_raddr_s[0]}),
        .\up_rdata_int_reg[0]_0 (i_up_axi_n_132),
        .\up_rdata_int_reg[1]_0 (i_up_axi_n_247),
        .\up_rdata_int_reg[1]_1 (i_up_axi_n_90),
        .\up_rdata_int_reg[31]_0 (up_rdata_tx_s),
        .\up_rdata_int_reg[31]_1 (\i_tx_channel_0/p_0_in ),
        .\up_rdata_int_reg[31]_2 (\i_tx_channel_1/p_0_in ),
        .\up_rdata_int_reg[31]_3 (\i_tx_channel_2/p_0_in ),
        .\up_rdata_int_reg[31]_4 (\i_tx_channel_3/p_0_in ),
        .\up_rdata_int_reg[31]_5 ({i_up_axi_n_214,i_up_axi_n_215,i_up_axi_n_216,i_up_axi_n_217,i_up_axi_n_218,i_up_axi_n_219,i_up_axi_n_220,i_up_axi_n_221,i_up_axi_n_222,i_up_axi_n_223,i_up_axi_n_224,i_up_axi_n_225,i_up_axi_n_226,i_up_axi_n_227,i_up_axi_n_228,i_up_axi_n_229,i_up_axi_n_230,i_up_axi_n_231,i_up_axi_n_232,i_up_axi_n_233,i_up_axi_n_234,i_up_axi_n_235,i_up_axi_n_236,i_up_axi_n_237,i_up_axi_n_238,i_up_axi_n_239,i_up_axi_n_240,i_up_axi_n_241,i_up_axi_n_242,i_up_axi_n_243,i_up_axi_n_244,i_up_axi_n_245}),
        .up_resetn_reg(i_up_axi_n_440),
        .up_rreq_s(\i_tx_channel_0/i_up_dac_channel/up_rreq_s ),
        .up_rreq_s_11(\i_tx_channel_3/i_up_dac_channel/up_rreq_s ),
        .up_rreq_s_12(\i_up_dac_common/up_rreq_s ),
        .up_rreq_s_7(\i_tx_channel_1/i_up_dac_channel/up_rreq_s ),
        .up_rreq_s_9(\i_tx_channel_2/i_up_dac_channel/up_rreq_s ),
        .\up_scratch_reg[0] (i_tx_n_245),
        .\up_scratch_reg[0]_0 (\i_up_dac_common/up_scratch0 ),
        .\up_scratch_reg[31] (\i_up_dac_common/up_scratch ),
        .up_status_unf(\i_up_dac_common/up_status_unf ),
        .up_status_unf_reg(i_up_axi_n_213),
        .up_timer_reg(\i_up_dac_common/up_timer_reg ),
        .\up_timer_reg[11] ({i_up_axi_n_406,i_up_axi_n_407,i_up_axi_n_408,i_up_axi_n_409}),
        .\up_timer_reg[15] ({i_up_axi_n_410,i_up_axi_n_411,i_up_axi_n_412,i_up_axi_n_413}),
        .\up_timer_reg[19] ({i_up_axi_n_414,i_up_axi_n_415,i_up_axi_n_416,i_up_axi_n_417}),
        .\up_timer_reg[23] ({i_up_axi_n_418,i_up_axi_n_419,i_up_axi_n_420,i_up_axi_n_421}),
        .\up_timer_reg[27] ({i_up_axi_n_422,i_up_axi_n_423,i_up_axi_n_424,i_up_axi_n_425}),
        .\up_timer_reg[31] ({i_up_axi_n_426,i_up_axi_n_427,i_up_axi_n_428,i_up_axi_n_429}),
        .\up_timer_reg[7] ({i_up_axi_n_402,i_up_axi_n_403,i_up_axi_n_404,i_up_axi_n_405}),
        .up_timer_reg_0_sp_1(i_up_axi_n_264),
        .up_wack(up_wack_tx_s),
        .up_wreq_s(\i_up_dac_common/up_wreq_s ),
        .up_xfer_done_s(\i_up_dac_common/up_xfer_done_s ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_axi i_up_axi
       (.D({\i_rx_channel_0/up_adc_dfmt_se ,\i_rx_channel_0/up_adc_dfmt_type ,\i_rx_channel_0/up_adc_dfmt_enable ,\i_rx_channel_0/up_adc_enable }),
        .E(\i_tx_channel_0/i_up_dac_channel/up_dac_pat_data_20 ),
        .O({i_up_axi_n_173,i_up_axi_n_174,i_up_axi_n_175,i_up_axi_n_176}),
        .Q(up_wdata_s),
        .SR(i_up_axi_n_49),
        .data1(\i_up_dac_common/data1 ),
        .data2(\i_up_adc_common/data2 ),
        .data3({\i_up_adc_common/data3 [4],\i_up_adc_common/data3 [2:0]}),
        .p_0_in(\i_up_adc_common/p_0_in ),
        .p_0_in_22(\i_rx_channel_3/i_up_adc_channel/p_0_in ),
        .p_0_in_23(\i_rx_channel_2/i_up_adc_channel/p_0_in ),
        .p_0_in_24(\i_rx_channel_0/i_up_adc_channel/p_0_in ),
        .p_0_in_25(\i_rx_channel_1/i_up_adc_channel/p_0_in ),
        .p_4_in(\i_up_adc_common/p_4_in ),
        .p_6_in(\i_tx_channel_3/i_up_dac_channel/p_6_in ),
        .p_6_in_33(\i_tx_channel_2/i_up_dac_channel/p_6_in ),
        .p_6_in_34(\i_tx_channel_1/i_up_dac_channel/p_6_in ),
        .p_6_in_35(\i_tx_channel_0/i_up_dac_channel/p_6_in ),
        .p_7_in(\i_tx_channel_3/i_up_dac_channel/p_7_in ),
        .p_7_in_13(\i_tx_channel_2/i_up_dac_channel/p_7_in ),
        .p_7_in_14(\i_tx_channel_1/i_up_dac_channel/p_7_in ),
        .p_7_in_15(\i_tx_channel_0/i_up_dac_channel/p_7_in ),
        .p_7_in_21(\i_up_adc_common/p_7_in ),
        .p_8_in(\i_rx_channel_3/i_up_adc_channel/p_8_in ),
        .p_8_in_6(\i_rx_channel_2/i_up_adc_channel/p_8_in ),
        .p_8_in_7(\i_rx_channel_1/i_up_adc_channel/p_8_in ),
        .p_8_in_8(\i_rx_channel_0/i_up_adc_channel/p_8_in ),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_araddr(s_axi_araddr[15:2]),
        .s_axi_aresetn(s_axi_aresetn),
        .s_axi_aresetn_0({i_up_axi_n_52,i_up_axi_n_53,i_up_axi_n_54,i_up_axi_n_55,i_up_axi_n_56}),
        .s_axi_aresetn_1(i_up_axi_n_57),
        .s_axi_arready(s_axi_arready),
        .s_axi_arvalid(s_axi_arvalid),
        .s_axi_awaddr(s_axi_awaddr[15:2]),
        .s_axi_awready(s_axi_awready),
        .s_axi_awvalid(s_axi_awvalid),
        .s_axi_bready(s_axi_bready),
        .s_axi_bvalid(s_axi_bvalid),
        .s_axi_rdata(s_axi_rdata),
        .s_axi_rready(s_axi_rready),
        .s_axi_wdata(s_axi_wdata),
        .s_axi_wready(s_axi_wready),
        .s_axi_wvalid(s_axi_wvalid),
        .up_adc_dfmt_se0(\i_rx_channel_3/i_up_adc_channel/up_adc_dfmt_se0 ),
        .up_adc_dfmt_se0_10(\i_rx_channel_1/i_up_adc_channel/up_adc_dfmt_se0 ),
        .up_adc_dfmt_se0_11(\i_rx_channel_0/i_up_adc_channel/up_adc_dfmt_se0 ),
        .up_adc_dfmt_se0_9(\i_rx_channel_2/i_up_adc_channel/up_adc_dfmt_se0 ),
        .up_adc_drdata_s(up_adc_drdata_s),
        .up_adc_gpio_in(up_adc_gpio_in),
        .up_adc_gpio_out(up_adc_gpio_out),
        .up_adc_lb_enb(\i_rx_channel_3/i_up_adc_channel/up_adc_lb_enb ),
        .up_adc_lb_enb_26(\i_rx_channel_2/i_up_adc_channel/up_adc_lb_enb ),
        .up_adc_lb_enb_27(\i_rx_channel_0/i_up_adc_channel/up_adc_lb_enb ),
        .up_adc_lb_enb_28(\i_rx_channel_1/i_up_adc_channel/up_adc_lb_enb ),
        .up_adc_pn_err_s(up_adc_pn_err_s),
        .up_adc_pn_err_s_37(\i_rx_channel_0/up_adc_pn_err_s ),
        .up_adc_pn_err_s_39(\i_rx_channel_1/up_adc_pn_err_s ),
        .up_adc_pn_err_s_41(\i_rx_channel_2/up_adc_pn_err_s ),
        .up_adc_pn_err_s_43(\i_rx_channel_3/up_adc_pn_err_s ),
        .up_adc_pn_oos_s(up_adc_pn_oos_s),
        .up_adc_pn_oos_s_36(\i_rx_channel_0/up_adc_pn_oos_s ),
        .up_adc_pn_oos_s_38(\i_rx_channel_1/up_adc_pn_oos_s ),
        .up_adc_pn_oos_s_40(\i_rx_channel_2/up_adc_pn_oos_s ),
        .up_adc_pn_oos_s_42(\i_rx_channel_3/up_adc_pn_oos_s ),
        .\up_adc_start_code_reg[31] (\i_up_adc_common/up_rdata_int ),
        .up_adc_sync0(\i_up_adc_common/up_adc_sync0 ),
        .up_axi_rvalid_int_reg_0(s_axi_rvalid),
        .up_cntrl_xfer_done_s(\i_up_adc_common/up_cntrl_xfer_done_s ),
        .up_dac_frame_reg(i_tx_n_27),
        .up_dac_gpio_in(up_dac_gpio_in),
        .up_dac_gpio_out({up_dac_gpio_out[31:9],up_dac_gpio_out[7:0]}),
        .up_dac_iq_mode(\i_tx_channel_3/up_dac_iq_mode ),
        .up_dac_iq_mode_30(\i_tx_channel_1/up_dac_iq_mode ),
        .up_dac_iq_mode_31(\i_tx_channel_2/up_dac_iq_mode ),
        .up_dac_iq_mode_32(\i_tx_channel_0/up_dac_iq_mode ),
        .up_dac_par_type0(\i_up_dac_common/up_dac_par_type0 ),
        .\up_dac_pat_data_2_reg[15] (\i_tx_channel_3/p_0_in ),
        .\up_dac_pat_data_2_reg[15]_0 (\i_tx_channel_1/p_0_in ),
        .\up_dac_pat_data_2_reg[15]_1 (\i_tx_channel_2/p_0_in ),
        .\up_dac_pat_data_2_reg[15]_2 (\i_tx_channel_0/p_0_in ),
        .up_dac_sync_reg({i_tx_n_10,\i_up_dac_common/up_data_cntrl [21],\i_up_dac_common/up_data_cntrl [17],\i_up_dac_common/up_data_cntrl [15:9],\i_up_dac_common/up_data_cntrl [7:1]}),
        .up_dlocked(\i_delay_cntrl/up_dlocked ),
        .up_dlocked_m2(\i_delay_cntrl/up_dlocked_m2 ),
        .up_dlocked_m3(\i_delay_cntrl/up_dlocked_m3 ),
        .up_pps_irq_mask_reg(i_rx_n_138),
        .up_rack(up_rack),
        .\up_raddr_int_reg[0]_rep_0 (i_up_axi_n_247),
        .\up_raddr_int_reg[0]_rep__0_0 ({\i_rx_channel_1/i_up_adc_channel/up_rdata_int [24],\i_rx_channel_0/i_up_adc_channel/up_rdata_int [19:16],\i_rx_channel_0/i_up_adc_channel/up_rdata_int [11:10],\i_rx_channel_0/i_up_adc_channel/up_rdata_int [6:0]}),
        .\up_raddr_int_reg[1]_rep_0 (i_up_axi_n_90),
        .\up_raddr_int_reg[1]_rep__1_0 (i_up_axi_n_132),
        .\up_raddr_int_reg[2]_rep_0 (i_up_axi_n_91),
        .\up_raddr_int_reg[2]_rep_1 ({\i_rx_channel_3/i_up_adc_channel/up_rdata_int [19:16],\i_rx_channel_3/i_up_adc_channel/up_rdata_int [11:10],\i_rx_channel_3/i_up_adc_channel/up_rdata_int [6:0]}),
        .\up_raddr_int_reg[2]_rep_2 ({\i_rx_channel_2/i_up_adc_channel/up_rdata_int [19:16],\i_rx_channel_2/i_up_adc_channel/up_rdata_int [11:10],\i_rx_channel_2/i_up_adc_channel/up_rdata_int [6:0]}),
        .\up_raddr_int_reg[2]_rep_3 ({\i_rx_channel_1/i_up_adc_channel/up_rdata_int [19:16],\i_rx_channel_1/i_up_adc_channel/up_rdata_int [11:10],\i_rx_channel_1/i_up_adc_channel/up_rdata_int [6:0]}),
        .\up_raddr_int_reg[5]_0 ({up_raddr_s[5:3],up_raddr_s[0]}),
        .\up_raddr_int_reg[5]_1 (i_up_axi_n_44),
        .\up_raddr_int_reg[5]_2 (i_up_axi_n_45),
        .\up_raddr_int_reg[5]_3 (i_up_axi_n_48),
        .\up_raddr_int_reg[9]_0 (i_up_axi_n_38),
        .\up_rdata_d_reg[31]_0 (up_rdata),
        .\up_rdata_int[0]_i_5_0 (i_rx_n_251),
        .\up_rdata_int[7]_i_4_0 ({\i_up_dac_common/up_data_cntrl [19:18],\i_up_dac_common/up_data_cntrl [16]}),
        .\up_rdata_int_reg[0] (i_tx_n_244),
        .\up_rdata_int_reg[0]_0 (i_tx_n_147),
        .\up_rdata_int_reg[0]_1 (i_tx_n_212),
        .\up_rdata_int_reg[0]_2 (i_tx_n_115),
        .\up_rdata_int_reg[0]_3 (i_tx_n_245),
        .\up_rdata_int_reg[0]_4 (i_tx_n_277),
        .\up_rdata_int_reg[19] (\i_rx_channel_3/i_up_adc_channel/p_3_in ),
        .\up_rdata_int_reg[19]_0 (\i_rx_channel_2/i_up_adc_channel/p_3_in ),
        .\up_rdata_int_reg[19]_1 (\i_rx_channel_0/i_up_adc_channel/p_3_in ),
        .\up_rdata_int_reg[19]_2 (\i_rx_channel_1/i_up_adc_channel/p_3_in ),
        .\up_rdata_int_reg[1] (i_tx_n_213),
        .\up_rdata_int_reg[1]_0 (i_tx_n_116),
        .\up_rdata_int_reg[1]_1 (i_tx_n_181),
        .\up_rdata_int_reg[1]_2 (i_tx_n_84),
        .\up_rdata_int_reg[31] (\i_up_adc_common/up_adc_start_code ),
        .\up_rdata_int_reg[31]_0 (\i_up_adc_common/up_scratch ),
        .\up_rdata_int_reg[31]_1 (\i_up_adc_common/up_d_count ),
        .\up_rdata_int_reg[31]_2 (\i_up_dac_common/up_d_count ),
        .\up_rdata_int_reg[31]_3 (\i_up_dac_common/up_scratch ),
        .\up_rdata_int_reg[31]_4 (\i_tx_channel_3/data2 ),
        .\up_rdata_int_reg[31]_5 (\i_tx_channel_1/data2 ),
        .\up_rdata_int_reg[31]_6 (\i_tx_channel_2/data2 ),
        .\up_rdata_int_reg[31]_7 (\i_tx_channel_0/data2 ),
        .\up_rdata_int_reg[3] (\i_rx_channel_3/data3 ),
        .\up_rdata_int_reg[3]_0 (\i_rx_channel_2/data3 ),
        .\up_rdata_int_reg[3]_1 (\i_rx_channel_0/data3 ),
        .\up_rdata_int_reg[3]_2 (\i_rx_channel_1/data3 ),
        .\up_rdata_int_reg[3]_3 ({i_tx_n_366,i_tx_n_367}),
        .\up_rdata_int_reg[3]_4 ({i_tx_n_362,i_tx_n_363}),
        .\up_rdata_int_reg[3]_5 ({i_tx_n_364,i_tx_n_365}),
        .\up_rdata_int_reg[3]_6 ({i_tx_n_312,i_tx_n_313}),
        .\up_rdata_int_reg[6] ({\i_rx_channel_3/up_adc_dfmt_se ,\i_rx_channel_3/up_adc_dfmt_type ,\i_rx_channel_3/up_adc_dfmt_enable ,\i_rx_channel_3/up_adc_enable }),
        .\up_rdata_int_reg[6]_0 ({\i_rx_channel_2/up_adc_dfmt_se ,\i_rx_channel_2/up_adc_dfmt_type ,\i_rx_channel_2/up_adc_dfmt_enable ,\i_rx_channel_2/up_adc_enable }),
        .\up_rdata_int_reg[6]_1 ({\i_rx_channel_1/up_adc_dfmt_se ,\i_rx_channel_1/up_adc_dfmt_type ,\i_rx_channel_1/up_adc_dfmt_enable ,\i_rx_channel_1/up_adc_enable }),
        .\up_rdata_int_reg[8] (i_tx_n_148),
        .up_rreq_s(\i_up_adc_common/up_rreq_s ),
        .up_rreq_s_0(\i_rx_channel_3/i_up_adc_channel/up_rreq_s ),
        .up_rreq_s_1(\i_rx_channel_2/i_up_adc_channel/up_rreq_s ),
        .up_rreq_s_12(\i_up_dac_common/up_rreq_s ),
        .up_rreq_s_17(\i_tx_channel_3/i_up_dac_channel/up_rreq_s ),
        .up_rreq_s_18(\i_tx_channel_1/i_up_dac_channel/up_rreq_s ),
        .up_rreq_s_19(\i_tx_channel_2/i_up_dac_channel/up_rreq_s ),
        .up_rreq_s_2(\i_rx_channel_1/i_up_adc_channel/up_rreq_s ),
        .up_rreq_s_20(\i_tx_channel_0/i_up_dac_channel/up_rreq_s ),
        .up_rreq_s_3(\i_rx_channel_0/i_up_adc_channel/up_rreq_s ),
        .up_rreq_s_4(\i_delay_cntrl/up_rreq_s ),
        .up_status_ovf_reg(i_rx_n_250),
        .up_status_pn_err(up_status_pn_err),
        .up_status_pn_oos(up_status_pn_oos),
        .up_status_unf(\i_up_dac_common/up_status_unf ),
        .up_status_unf_reg(i_tx_n_369),
        .up_timer_reg(\i_up_adc_common/up_timer_reg ),
        .\up_timer_reg[31] ({i_up_axi_n_214,i_up_axi_n_215,i_up_axi_n_216,i_up_axi_n_217,i_up_axi_n_218,i_up_axi_n_219,i_up_axi_n_220,i_up_axi_n_221,i_up_axi_n_222,i_up_axi_n_223,i_up_axi_n_224,i_up_axi_n_225,i_up_axi_n_226,i_up_axi_n_227,i_up_axi_n_228,i_up_axi_n_229,i_up_axi_n_230,i_up_axi_n_231,i_up_axi_n_232,i_up_axi_n_233,i_up_axi_n_234,i_up_axi_n_235,i_up_axi_n_236,i_up_axi_n_237,i_up_axi_n_238,i_up_axi_n_239,i_up_axi_n_240,i_up_axi_n_241,i_up_axi_n_242,i_up_axi_n_243,i_up_axi_n_244,i_up_axi_n_245}),
        .up_timer_reg_29(\i_up_dac_common/up_timer_reg ),
        .up_wack(up_wack),
        .\up_waddr_int_reg[0]_0 (\i_up_adc_common/up_scratch0 ),
        .\up_waddr_int_reg[1]_0 ({i_up_axi_n_109,i_up_axi_n_110,i_up_axi_n_111,i_up_axi_n_112,i_up_axi_n_113,i_up_axi_n_114,i_up_axi_n_115}),
        .\up_waddr_int_reg[1]_1 (\i_tx_channel_3/i_up_dac_channel/up_dac_pat_data_20 ),
        .\up_waddr_int_reg[1]_2 (\i_tx_channel_2/i_up_dac_channel/up_dac_pat_data_20 ),
        .\up_waddr_int_reg[1]_3 (\i_tx_channel_1/i_up_dac_channel/up_dac_pat_data_20 ),
        .\up_waddr_int_reg[1]_4 (\i_up_dac_common/up_dac_datarate0 ),
        .\up_waddr_int_reg[2]_0 (\i_up_adc_common/up_adc_gpio_out_int0 ),
        .\up_waddr_int_reg[2]_1 (\i_rx_channel_3/i_up_adc_channel/up_adc_pnseq_sel0 ),
        .\up_waddr_int_reg[2]_2 (\i_rx_channel_2/i_up_adc_channel/up_adc_pnseq_sel0 ),
        .\up_waddr_int_reg[2]_3 (\i_rx_channel_1/i_up_adc_channel/up_adc_pnseq_sel0 ),
        .\up_waddr_int_reg[2]_4 (\i_rx_channel_0/i_up_adc_channel/up_adc_pnseq_sel0 ),
        .\up_waddr_int_reg[3]_0 (\i_up_adc_common/up_adc_start_code0 ),
        .\up_waddr_int_reg[3]_1 (\i_tx_channel_1/i_up_dac_channel/up_dac_data_sel0 ),
        .\up_waddr_int_reg[3]_2 (\i_tx_channel_3/i_up_dac_channel/up_dac_data_sel0 ),
        .\up_waddr_int_reg[3]_3 (\i_tx_channel_2/i_up_dac_channel/up_dac_data_sel0 ),
        .\up_waddr_int_reg[3]_4 (\i_tx_channel_0/i_up_dac_channel/up_dac_data_sel0 ),
        .\up_waddr_int_reg[3]_5 (i_up_axi_n_264),
        .\up_waddr_int_reg[3]_6 (\i_up_dac_common/up_dac_gpio_out_int0 ),
        .\up_waddr_int_reg[4]_0 (\i_up_dac_common/up_scratch0 ),
        .\up_waddr_int_reg[6]_0 (i_up_axi_n_117),
        .\up_waddr_int_reg[6]_1 ({i_up_axi_n_177,i_up_axi_n_178,i_up_axi_n_179,i_up_axi_n_180}),
        .\up_waddr_int_reg[6]_2 ({i_up_axi_n_181,i_up_axi_n_182,i_up_axi_n_183,i_up_axi_n_184}),
        .\up_waddr_int_reg[6]_3 ({i_up_axi_n_185,i_up_axi_n_186,i_up_axi_n_187,i_up_axi_n_188}),
        .\up_waddr_int_reg[6]_4 ({i_up_axi_n_189,i_up_axi_n_190,i_up_axi_n_191,i_up_axi_n_192}),
        .\up_waddr_int_reg[6]_5 ({i_up_axi_n_193,i_up_axi_n_194,i_up_axi_n_195,i_up_axi_n_196}),
        .\up_waddr_int_reg[6]_6 ({i_up_axi_n_197,i_up_axi_n_198,i_up_axi_n_199,i_up_axi_n_200}),
        .\up_waddr_int_reg[6]_7 ({i_up_axi_n_201,i_up_axi_n_202,i_up_axi_n_203,i_up_axi_n_204}),
        .\up_wdata_int_reg[0]_0 (i_up_axi_n_206),
        .\up_wdata_int_reg[0]_1 (i_up_axi_n_209),
        .\up_wdata_int_reg[0]_10 (i_up_axi_n_440),
        .\up_wdata_int_reg[0]_11 (i_up_axi_n_450),
        .\up_wdata_int_reg[0]_12 (i_up_axi_n_452),
        .\up_wdata_int_reg[0]_13 (i_up_axi_n_454),
        .\up_wdata_int_reg[0]_14 (i_up_axi_n_456),
        .\up_wdata_int_reg[0]_2 (i_up_axi_n_210),
        .\up_wdata_int_reg[0]_3 (i_up_axi_n_211),
        .\up_wdata_int_reg[0]_4 (i_up_axi_n_212),
        .\up_wdata_int_reg[0]_5 (i_up_axi_n_213),
        .\up_wdata_int_reg[0]_6 (i_up_axi_n_431),
        .\up_wdata_int_reg[0]_7 (i_up_axi_n_433),
        .\up_wdata_int_reg[0]_8 (i_up_axi_n_435),
        .\up_wdata_int_reg[0]_9 (i_up_axi_n_437),
        .\up_wdata_int_reg[11]_0 ({i_up_axi_n_406,i_up_axi_n_407,i_up_axi_n_408,i_up_axi_n_409}),
        .\up_wdata_int_reg[15]_0 ({i_up_axi_n_410,i_up_axi_n_411,i_up_axi_n_412,i_up_axi_n_413}),
        .\up_wdata_int_reg[19]_0 ({i_up_axi_n_414,i_up_axi_n_415,i_up_axi_n_416,i_up_axi_n_417}),
        .\up_wdata_int_reg[1]_0 (i_up_axi_n_207),
        .\up_wdata_int_reg[1]_1 (i_up_axi_n_430),
        .\up_wdata_int_reg[1]_10 (i_up_axi_n_449),
        .\up_wdata_int_reg[1]_11 (i_up_axi_n_451),
        .\up_wdata_int_reg[1]_12 (i_up_axi_n_453),
        .\up_wdata_int_reg[1]_13 (i_up_axi_n_455),
        .\up_wdata_int_reg[1]_2 (i_up_axi_n_432),
        .\up_wdata_int_reg[1]_3 (i_up_axi_n_434),
        .\up_wdata_int_reg[1]_4 (i_up_axi_n_436),
        .\up_wdata_int_reg[1]_5 (i_up_axi_n_438),
        .\up_wdata_int_reg[1]_6 (i_up_axi_n_441),
        .\up_wdata_int_reg[1]_7 (i_up_axi_n_443),
        .\up_wdata_int_reg[1]_8 (i_up_axi_n_445),
        .\up_wdata_int_reg[1]_9 (i_up_axi_n_447),
        .\up_wdata_int_reg[23]_0 ({i_up_axi_n_418,i_up_axi_n_419,i_up_axi_n_420,i_up_axi_n_421}),
        .\up_wdata_int_reg[27]_0 ({i_up_axi_n_422,i_up_axi_n_423,i_up_axi_n_424,i_up_axi_n_425}),
        .\up_wdata_int_reg[2]_0 (i_up_axi_n_5),
        .\up_wdata_int_reg[2]_1 (i_up_axi_n_208),
        .\up_wdata_int_reg[2]_2 (i_up_axi_n_439),
        .\up_wdata_int_reg[2]_3 (i_up_axi_n_442),
        .\up_wdata_int_reg[2]_4 (i_up_axi_n_444),
        .\up_wdata_int_reg[2]_5 (i_up_axi_n_446),
        .\up_wdata_int_reg[2]_6 (i_up_axi_n_448),
        .\up_wdata_int_reg[30]_0 ({i_up_axi_n_426,i_up_axi_n_427,i_up_axi_n_428,i_up_axi_n_429}),
        .\up_wdata_int_reg[3]_0 (i_up_axi_n_205),
        .\up_wdata_int_reg[3]_1 ({i_up_axi_n_398,i_up_axi_n_399,i_up_axi_n_400,i_up_axi_n_401}),
        .\up_wdata_int_reg[7]_0 ({i_up_axi_n_402,i_up_axi_n_403,i_up_axi_n_404,i_up_axi_n_405}),
        .up_wreq_s(\i_delay_cntrl/up_wreq_s ),
        .up_wreq_s_16(\i_up_dac_common/up_wreq_s ),
        .up_wreq_s_5(\i_up_adc_common/up_wreq_s ),
        .up_xfer_done_s(\i_up_dac_common/up_xfer_done_s ));
  FDCE #(
    .INIT(1'b0)) 
    up_rack_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\i_up_adc_common/p_0_in ),
        .D(up_rack0),
        .Q(up_rack));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\i_up_adc_common/p_0_in ),
        .D(i_rx_n_389),
        .Q(up_rdata[0]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_reg[10] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\i_up_adc_common/p_0_in ),
        .D(i_rx_n_379),
        .Q(up_rdata[10]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_reg[11] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\i_up_adc_common/p_0_in ),
        .D(i_rx_n_378),
        .Q(up_rdata[11]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_reg[12] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\i_up_adc_common/p_0_in ),
        .D(i_rx_n_377),
        .Q(up_rdata[12]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_reg[13] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\i_up_adc_common/p_0_in ),
        .D(i_rx_n_376),
        .Q(up_rdata[13]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_reg[14] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\i_up_adc_common/p_0_in ),
        .D(i_rx_n_375),
        .Q(up_rdata[14]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_reg[15] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\i_up_adc_common/p_0_in ),
        .D(i_rx_n_374),
        .Q(up_rdata[15]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_reg[16] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\i_up_adc_common/p_0_in ),
        .D(i_rx_n_373),
        .Q(up_rdata[16]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_reg[17] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\i_up_adc_common/p_0_in ),
        .D(i_rx_n_372),
        .Q(up_rdata[17]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_reg[18] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\i_up_adc_common/p_0_in ),
        .D(i_rx_n_371),
        .Q(up_rdata[18]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_reg[19] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\i_up_adc_common/p_0_in ),
        .D(i_rx_n_370),
        .Q(up_rdata[19]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\i_up_adc_common/p_0_in ),
        .D(i_rx_n_388),
        .Q(up_rdata[1]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_reg[20] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\i_up_adc_common/p_0_in ),
        .D(i_rx_n_369),
        .Q(up_rdata[20]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_reg[21] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\i_up_adc_common/p_0_in ),
        .D(i_rx_n_368),
        .Q(up_rdata[21]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_reg[22] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\i_up_adc_common/p_0_in ),
        .D(i_rx_n_367),
        .Q(up_rdata[22]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_reg[23] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\i_up_adc_common/p_0_in ),
        .D(i_rx_n_366),
        .Q(up_rdata[23]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_reg[24] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\i_up_adc_common/p_0_in ),
        .D(i_rx_n_365),
        .Q(up_rdata[24]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_reg[25] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\i_up_adc_common/p_0_in ),
        .D(i_rx_n_364),
        .Q(up_rdata[25]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_reg[26] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\i_up_adc_common/p_0_in ),
        .D(i_rx_n_363),
        .Q(up_rdata[26]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_reg[27] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\i_up_adc_common/p_0_in ),
        .D(i_rx_n_362),
        .Q(up_rdata[27]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_reg[28] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\i_up_adc_common/p_0_in ),
        .D(i_rx_n_361),
        .Q(up_rdata[28]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_reg[29] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\i_up_adc_common/p_0_in ),
        .D(i_rx_n_360),
        .Q(up_rdata[29]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\i_up_adc_common/p_0_in ),
        .D(i_rx_n_387),
        .Q(up_rdata[2]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_reg[30] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\i_up_adc_common/p_0_in ),
        .D(i_rx_n_359),
        .Q(up_rdata[30]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_reg[31] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\i_up_adc_common/p_0_in ),
        .D(i_rx_n_358),
        .Q(up_rdata[31]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\i_up_adc_common/p_0_in ),
        .D(i_rx_n_386),
        .Q(up_rdata[3]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\i_up_adc_common/p_0_in ),
        .D(i_rx_n_385),
        .Q(up_rdata[4]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\i_up_adc_common/p_0_in ),
        .D(i_rx_n_384),
        .Q(up_rdata[5]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_reg[6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\i_up_adc_common/p_0_in ),
        .D(i_rx_n_383),
        .Q(up_rdata[6]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_reg[7] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\i_up_adc_common/p_0_in ),
        .D(i_rx_n_382),
        .Q(up_rdata[7]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_reg[8] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\i_up_adc_common/p_0_in ),
        .D(i_rx_n_381),
        .Q(up_rdata[8]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_reg[9] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\i_up_adc_common/p_0_in ),
        .D(i_rx_n_380),
        .Q(up_rdata[9]));
  FDCE #(
    .INIT(1'b0)) 
    up_wack_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\i_up_adc_common/p_0_in ),
        .D(up_wack0),
        .Q(up_wack));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_ad9361_lvds_if
   (clk,
    adc_valid_s,
    delay_locked,
    adc_status_s,
    Q,
    adc_valid_int_reg_0,
    \adc_data_int_reg[12]_0 ,
    \adc_data_int_reg[36]_0 ,
    up_adc_drdata_s,
    tx_frame_out_p,
    tx_frame_out_n,
    tx_clk_out_p,
    tx_clk_out_n,
    enable,
    txnrx,
    tx_data_out_p,
    tx_data_out_n,
    adc_r1_mode,
    txnrx_int_reg_0,
    up_enable,
    s_axi_aclk,
    txnrx_up_reg_0,
    up_txnrx,
    rx_clk_in_p,
    rx_clk_in_n,
    delay_clk,
    delay_rst,
    rx_frame_in_p,
    rx_frame_in_n,
    \rx_frame_reg[1]_0 ,
    \rx_frame_reg[1]_1 ,
    rx_data_in_p,
    rx_data_in_n,
    D,
    dac_valid_s,
    \tx_data_reg[47]_0 ,
    \tx_data_1_p_reg[0]_0 );
  output clk;
  output adc_valid_s;
  output delay_locked;
  output adc_status_s;
  output [47:0]Q;
  output adc_valid_int_reg_0;
  output \adc_data_int_reg[12]_0 ;
  output \adc_data_int_reg[36]_0 ;
  output [34:0]up_adc_drdata_s;
  output tx_frame_out_p;
  output tx_frame_out_n;
  output tx_clk_out_p;
  output tx_clk_out_n;
  output enable;
  output txnrx;
  output [5:0]tx_data_out_p;
  output [5:0]tx_data_out_n;
  input adc_r1_mode;
  input txnrx_int_reg_0;
  input up_enable;
  input s_axi_aclk;
  input txnrx_up_reg_0;
  input up_txnrx;
  input rx_clk_in_p;
  input rx_clk_in_n;
  input delay_clk;
  input delay_rst;
  input rx_frame_in_p;
  input rx_frame_in_n;
  input [6:0]\rx_frame_reg[1]_0 ;
  input [34:0]\rx_frame_reg[1]_1 ;
  input [5:0]rx_data_in_p;
  input [5:0]rx_data_in_n;
  input [1:0]D;
  input dac_valid_s;
  input [47:0]\tx_data_reg[47]_0 ;
  input [0:0]\tx_data_1_p_reg[0]_0 ;

  wire [1:0]D;
  wire [47:0]Q;
  wire \adc_data_int_reg[12]_0 ;
  wire \adc_data_int_reg[36]_0 ;
  wire [47:0]adc_data_p;
  wire \adc_data_p[23]_i_1_n_0 ;
  wire \adc_data_p[47]_i_1_n_0 ;
  wire \adc_data_p[47]_i_2_n_0 ;
  wire \adc_pn0_data[15]_i_2__0_n_0 ;
  wire \adc_pn0_data[15]_i_2_n_0 ;
  wire \adc_pn0_data[15]_i_3__0_n_0 ;
  wire \adc_pn0_data[15]_i_3_n_0 ;
  wire adc_r1_mode;
  wire adc_status_p;
  wire adc_status_p_i_1_n_0;
  wire adc_status_s;
  wire adc_valid_int_reg_0;
  wire adc_valid_p__0;
  wire adc_valid_p_n_0;
  wire adc_valid_s;
  wire clk;
  wire dac_valid_s;
  wire [5:0]data0;
  wire [5:0]data1;
  wire [5:0]data2;
  wire [5:0]data3;
  wire delay_clk;
  wire delay_locked;
  wire delay_rst;
  wire enable;
  wire enable_int;
  wire enable_int_p;
  wire enable_up;
  wire enable_up_m1;
  wire i_rx_frame_n_0;
  wire i_rx_frame_n_3;
  wire [41:24]p_2_in;
  wire rx_clk_in_n;
  wire rx_clk_in_p;
  wire [5:0]rx_data_0;
  wire [5:0]rx_data_1;
  wire [5:0]rx_data_in_n;
  wire [5:0]rx_data_in_p;
  wire rx_error_r1;
  wire rx_error_r2;
  wire [1:0]rx_frame;
  wire rx_frame_in_n;
  wire rx_frame_in_p;
  wire [6:0]\rx_frame_reg[1]_0 ;
  wire [34:0]\rx_frame_reg[1]_1 ;
  wire [1:0]rx_frame_s;
  wire rx_locked;
  wire rx_locked_m1;
  wire rx_r1_mode;
  wire s_axi_aclk;
  wire [1:0]sel0;
  wire [1:0]tx_clk;
  wire tx_clk_out_n;
  wire tx_clk_out_p;
  wire [1:0]tx_clk_p;
  wire [5:0]tx_data_0;
  wire [5:0]tx_data_0_p;
  wire \tx_data_0_p[0]_i_2_n_0 ;
  wire \tx_data_0_p[1]_i_2_n_0 ;
  wire \tx_data_0_p[2]_i_2_n_0 ;
  wire \tx_data_0_p[3]_i_2_n_0 ;
  wire \tx_data_0_p[4]_i_2_n_0 ;
  wire \tx_data_0_p[5]_i_2_n_0 ;
  wire [5:0]tx_data_0_p_1;
  wire [5:0]tx_data_1;
  wire [5:0]tx_data_1_p;
  wire \tx_data_1_p[0]_i_2_n_0 ;
  wire \tx_data_1_p[1]_i_2_n_0 ;
  wire \tx_data_1_p[2]_i_2_n_0 ;
  wire \tx_data_1_p[3]_i_2_n_0 ;
  wire \tx_data_1_p[4]_i_2_n_0 ;
  wire \tx_data_1_p[5]_i_2_n_0 ;
  wire [5:0]tx_data_1_p_0;
  wire [0:0]\tx_data_1_p_reg[0]_0 ;
  wire [5:0]tx_data_out_n;
  wire [5:0]tx_data_out_p;
  wire [47:0]\tx_data_reg[47]_0 ;
  wire \tx_data_reg_n_0_[0] ;
  wire \tx_data_reg_n_0_[10] ;
  wire \tx_data_reg_n_0_[11] ;
  wire \tx_data_reg_n_0_[1] ;
  wire \tx_data_reg_n_0_[24] ;
  wire \tx_data_reg_n_0_[25] ;
  wire \tx_data_reg_n_0_[26] ;
  wire \tx_data_reg_n_0_[27] ;
  wire \tx_data_reg_n_0_[28] ;
  wire \tx_data_reg_n_0_[29] ;
  wire \tx_data_reg_n_0_[2] ;
  wire \tx_data_reg_n_0_[30] ;
  wire \tx_data_reg_n_0_[31] ;
  wire \tx_data_reg_n_0_[32] ;
  wire \tx_data_reg_n_0_[33] ;
  wire \tx_data_reg_n_0_[34] ;
  wire \tx_data_reg_n_0_[35] ;
  wire \tx_data_reg_n_0_[3] ;
  wire \tx_data_reg_n_0_[4] ;
  wire \tx_data_reg_n_0_[5] ;
  wire \tx_data_reg_n_0_[6] ;
  wire \tx_data_reg_n_0_[7] ;
  wire \tx_data_reg_n_0_[8] ;
  wire \tx_data_reg_n_0_[9] ;
  wire \tx_data_sel[0]_i_1_n_0 ;
  wire \tx_data_sel[1]_i_1_n_0 ;
  wire tx_frame;
  wire tx_frame_out_n;
  wire tx_frame_out_p;
  wire tx_frame_p;
  wire tx_frame_p_i_1_n_0;
  wire txnrx;
  wire txnrx_int;
  wire txnrx_int_p;
  wire txnrx_int_reg_0;
  wire txnrx_up;
  wire txnrx_up_m1;
  wire txnrx_up_reg_0;
  wire [34:0]up_adc_drdata_s;
  wire up_enable;
  wire up_enable_int;
  wire up_txnrx;
  wire up_txnrx_int;

  FDRE #(
    .INIT(1'b0)) 
    \adc_data_int_reg[0] 
       (.C(txnrx_int_reg_0),
        .CE(1'b1),
        .D(adc_data_p[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_data_int_reg[10] 
       (.C(txnrx_int_reg_0),
        .CE(1'b1),
        .D(adc_data_p[10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_data_int_reg[11] 
       (.C(txnrx_int_reg_0),
        .CE(1'b1),
        .D(adc_data_p[11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_data_int_reg[12] 
       (.C(txnrx_int_reg_0),
        .CE(1'b1),
        .D(adc_data_p[12]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_data_int_reg[13] 
       (.C(txnrx_int_reg_0),
        .CE(1'b1),
        .D(adc_data_p[13]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_data_int_reg[14] 
       (.C(txnrx_int_reg_0),
        .CE(1'b1),
        .D(adc_data_p[14]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_data_int_reg[15] 
       (.C(txnrx_int_reg_0),
        .CE(1'b1),
        .D(adc_data_p[15]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_data_int_reg[16] 
       (.C(txnrx_int_reg_0),
        .CE(1'b1),
        .D(adc_data_p[16]),
        .Q(Q[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_data_int_reg[17] 
       (.C(txnrx_int_reg_0),
        .CE(1'b1),
        .D(adc_data_p[17]),
        .Q(Q[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_data_int_reg[18] 
       (.C(txnrx_int_reg_0),
        .CE(1'b1),
        .D(adc_data_p[18]),
        .Q(Q[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_data_int_reg[19] 
       (.C(txnrx_int_reg_0),
        .CE(1'b1),
        .D(adc_data_p[19]),
        .Q(Q[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_data_int_reg[1] 
       (.C(txnrx_int_reg_0),
        .CE(1'b1),
        .D(adc_data_p[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_data_int_reg[20] 
       (.C(txnrx_int_reg_0),
        .CE(1'b1),
        .D(adc_data_p[20]),
        .Q(Q[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_data_int_reg[21] 
       (.C(txnrx_int_reg_0),
        .CE(1'b1),
        .D(adc_data_p[21]),
        .Q(Q[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_data_int_reg[22] 
       (.C(txnrx_int_reg_0),
        .CE(1'b1),
        .D(adc_data_p[22]),
        .Q(Q[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_data_int_reg[23] 
       (.C(txnrx_int_reg_0),
        .CE(1'b1),
        .D(adc_data_p[23]),
        .Q(Q[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_data_int_reg[24] 
       (.C(txnrx_int_reg_0),
        .CE(1'b1),
        .D(adc_data_p[24]),
        .Q(Q[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_data_int_reg[25] 
       (.C(txnrx_int_reg_0),
        .CE(1'b1),
        .D(adc_data_p[25]),
        .Q(Q[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_data_int_reg[26] 
       (.C(txnrx_int_reg_0),
        .CE(1'b1),
        .D(adc_data_p[26]),
        .Q(Q[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_data_int_reg[27] 
       (.C(txnrx_int_reg_0),
        .CE(1'b1),
        .D(adc_data_p[27]),
        .Q(Q[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_data_int_reg[28] 
       (.C(txnrx_int_reg_0),
        .CE(1'b1),
        .D(adc_data_p[28]),
        .Q(Q[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_data_int_reg[29] 
       (.C(txnrx_int_reg_0),
        .CE(1'b1),
        .D(adc_data_p[29]),
        .Q(Q[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_data_int_reg[2] 
       (.C(txnrx_int_reg_0),
        .CE(1'b1),
        .D(adc_data_p[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_data_int_reg[30] 
       (.C(txnrx_int_reg_0),
        .CE(1'b1),
        .D(adc_data_p[30]),
        .Q(Q[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_data_int_reg[31] 
       (.C(txnrx_int_reg_0),
        .CE(1'b1),
        .D(adc_data_p[31]),
        .Q(Q[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_data_int_reg[32] 
       (.C(txnrx_int_reg_0),
        .CE(1'b1),
        .D(adc_data_p[32]),
        .Q(Q[32]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_data_int_reg[33] 
       (.C(txnrx_int_reg_0),
        .CE(1'b1),
        .D(adc_data_p[33]),
        .Q(Q[33]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_data_int_reg[34] 
       (.C(txnrx_int_reg_0),
        .CE(1'b1),
        .D(adc_data_p[34]),
        .Q(Q[34]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_data_int_reg[35] 
       (.C(txnrx_int_reg_0),
        .CE(1'b1),
        .D(adc_data_p[35]),
        .Q(Q[35]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_data_int_reg[36] 
       (.C(txnrx_int_reg_0),
        .CE(1'b1),
        .D(adc_data_p[36]),
        .Q(Q[36]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_data_int_reg[37] 
       (.C(txnrx_int_reg_0),
        .CE(1'b1),
        .D(adc_data_p[37]),
        .Q(Q[37]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_data_int_reg[38] 
       (.C(txnrx_int_reg_0),
        .CE(1'b1),
        .D(adc_data_p[38]),
        .Q(Q[38]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_data_int_reg[39] 
       (.C(txnrx_int_reg_0),
        .CE(1'b1),
        .D(adc_data_p[39]),
        .Q(Q[39]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_data_int_reg[3] 
       (.C(txnrx_int_reg_0),
        .CE(1'b1),
        .D(adc_data_p[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_data_int_reg[40] 
       (.C(txnrx_int_reg_0),
        .CE(1'b1),
        .D(adc_data_p[40]),
        .Q(Q[40]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_data_int_reg[41] 
       (.C(txnrx_int_reg_0),
        .CE(1'b1),
        .D(adc_data_p[41]),
        .Q(Q[41]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_data_int_reg[42] 
       (.C(txnrx_int_reg_0),
        .CE(1'b1),
        .D(adc_data_p[42]),
        .Q(Q[42]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_data_int_reg[43] 
       (.C(txnrx_int_reg_0),
        .CE(1'b1),
        .D(adc_data_p[43]),
        .Q(Q[43]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_data_int_reg[44] 
       (.C(txnrx_int_reg_0),
        .CE(1'b1),
        .D(adc_data_p[44]),
        .Q(Q[44]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_data_int_reg[45] 
       (.C(txnrx_int_reg_0),
        .CE(1'b1),
        .D(adc_data_p[45]),
        .Q(Q[45]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_data_int_reg[46] 
       (.C(txnrx_int_reg_0),
        .CE(1'b1),
        .D(adc_data_p[46]),
        .Q(Q[46]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_data_int_reg[47] 
       (.C(txnrx_int_reg_0),
        .CE(1'b1),
        .D(adc_data_p[47]),
        .Q(Q[47]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_data_int_reg[4] 
       (.C(txnrx_int_reg_0),
        .CE(1'b1),
        .D(adc_data_p[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_data_int_reg[5] 
       (.C(txnrx_int_reg_0),
        .CE(1'b1),
        .D(adc_data_p[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_data_int_reg[6] 
       (.C(txnrx_int_reg_0),
        .CE(1'b1),
        .D(adc_data_p[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_data_int_reg[7] 
       (.C(txnrx_int_reg_0),
        .CE(1'b1),
        .D(adc_data_p[7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_data_int_reg[8] 
       (.C(txnrx_int_reg_0),
        .CE(1'b1),
        .D(adc_data_p[8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_data_int_reg[9] 
       (.C(txnrx_int_reg_0),
        .CE(1'b1),
        .D(adc_data_p[9]),
        .Q(Q[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h24000000)) 
    \adc_data_p[23]_i_1 
       (.I0(rx_frame_s[1]),
        .I1(rx_r1_mode),
        .I2(rx_frame_s[0]),
        .I3(rx_frame[1]),
        .I4(rx_frame[0]),
        .O(\adc_data_p[23]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000080)) 
    \adc_data_p[47]_i_1 
       (.I0(rx_frame[0]),
        .I1(rx_r1_mode),
        .I2(rx_frame[1]),
        .I3(rx_frame_s[1]),
        .I4(rx_frame_s[0]),
        .O(\adc_data_p[47]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h10000001)) 
    \adc_data_p[47]_i_2 
       (.I0(rx_frame_s[0]),
        .I1(rx_frame_s[1]),
        .I2(rx_frame[1]),
        .I3(rx_r1_mode),
        .I4(rx_frame[0]),
        .O(\adc_data_p[47]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \adc_data_p_reg[0] 
       (.C(clk),
        .CE(\adc_data_p[23]_i_1_n_0 ),
        .D(p_2_in[24]),
        .Q(adc_data_p[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_data_p_reg[10] 
       (.C(clk),
        .CE(\adc_data_p[23]_i_1_n_0 ),
        .D(rx_data_0[4]),
        .Q(adc_data_p[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_data_p_reg[11] 
       (.C(clk),
        .CE(\adc_data_p[23]_i_1_n_0 ),
        .D(rx_data_0[5]),
        .Q(adc_data_p[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_data_p_reg[12] 
       (.C(clk),
        .CE(\adc_data_p[23]_i_1_n_0 ),
        .D(p_2_in[36]),
        .Q(adc_data_p[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_data_p_reg[13] 
       (.C(clk),
        .CE(\adc_data_p[23]_i_1_n_0 ),
        .D(p_2_in[37]),
        .Q(adc_data_p[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_data_p_reg[14] 
       (.C(clk),
        .CE(\adc_data_p[23]_i_1_n_0 ),
        .D(p_2_in[38]),
        .Q(adc_data_p[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_data_p_reg[15] 
       (.C(clk),
        .CE(\adc_data_p[23]_i_1_n_0 ),
        .D(p_2_in[39]),
        .Q(adc_data_p[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_data_p_reg[16] 
       (.C(clk),
        .CE(\adc_data_p[23]_i_1_n_0 ),
        .D(p_2_in[40]),
        .Q(adc_data_p[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_data_p_reg[17] 
       (.C(clk),
        .CE(\adc_data_p[23]_i_1_n_0 ),
        .D(p_2_in[41]),
        .Q(adc_data_p[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_data_p_reg[18] 
       (.C(clk),
        .CE(\adc_data_p[23]_i_1_n_0 ),
        .D(rx_data_1[0]),
        .Q(adc_data_p[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_data_p_reg[19] 
       (.C(clk),
        .CE(\adc_data_p[23]_i_1_n_0 ),
        .D(rx_data_1[1]),
        .Q(adc_data_p[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_data_p_reg[1] 
       (.C(clk),
        .CE(\adc_data_p[23]_i_1_n_0 ),
        .D(p_2_in[25]),
        .Q(adc_data_p[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_data_p_reg[20] 
       (.C(clk),
        .CE(\adc_data_p[23]_i_1_n_0 ),
        .D(rx_data_1[2]),
        .Q(adc_data_p[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_data_p_reg[21] 
       (.C(clk),
        .CE(\adc_data_p[23]_i_1_n_0 ),
        .D(rx_data_1[3]),
        .Q(adc_data_p[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_data_p_reg[22] 
       (.C(clk),
        .CE(\adc_data_p[23]_i_1_n_0 ),
        .D(rx_data_1[4]),
        .Q(adc_data_p[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_data_p_reg[23] 
       (.C(clk),
        .CE(\adc_data_p[23]_i_1_n_0 ),
        .D(rx_data_1[5]),
        .Q(adc_data_p[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_data_p_reg[24] 
       (.C(clk),
        .CE(\adc_data_p[47]_i_2_n_0 ),
        .D(p_2_in[24]),
        .Q(adc_data_p[24]),
        .R(\adc_data_p[47]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \adc_data_p_reg[25] 
       (.C(clk),
        .CE(\adc_data_p[47]_i_2_n_0 ),
        .D(p_2_in[25]),
        .Q(adc_data_p[25]),
        .R(\adc_data_p[47]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \adc_data_p_reg[26] 
       (.C(clk),
        .CE(\adc_data_p[47]_i_2_n_0 ),
        .D(p_2_in[26]),
        .Q(adc_data_p[26]),
        .R(\adc_data_p[47]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \adc_data_p_reg[27] 
       (.C(clk),
        .CE(\adc_data_p[47]_i_2_n_0 ),
        .D(p_2_in[27]),
        .Q(adc_data_p[27]),
        .R(\adc_data_p[47]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \adc_data_p_reg[28] 
       (.C(clk),
        .CE(\adc_data_p[47]_i_2_n_0 ),
        .D(p_2_in[28]),
        .Q(adc_data_p[28]),
        .R(\adc_data_p[47]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \adc_data_p_reg[29] 
       (.C(clk),
        .CE(\adc_data_p[47]_i_2_n_0 ),
        .D(p_2_in[29]),
        .Q(adc_data_p[29]),
        .R(\adc_data_p[47]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \adc_data_p_reg[2] 
       (.C(clk),
        .CE(\adc_data_p[23]_i_1_n_0 ),
        .D(p_2_in[26]),
        .Q(adc_data_p[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_data_p_reg[30] 
       (.C(clk),
        .CE(\adc_data_p[47]_i_2_n_0 ),
        .D(rx_data_0[0]),
        .Q(adc_data_p[30]),
        .R(\adc_data_p[47]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \adc_data_p_reg[31] 
       (.C(clk),
        .CE(\adc_data_p[47]_i_2_n_0 ),
        .D(rx_data_0[1]),
        .Q(adc_data_p[31]),
        .R(\adc_data_p[47]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \adc_data_p_reg[32] 
       (.C(clk),
        .CE(\adc_data_p[47]_i_2_n_0 ),
        .D(rx_data_0[2]),
        .Q(adc_data_p[32]),
        .R(\adc_data_p[47]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \adc_data_p_reg[33] 
       (.C(clk),
        .CE(\adc_data_p[47]_i_2_n_0 ),
        .D(rx_data_0[3]),
        .Q(adc_data_p[33]),
        .R(\adc_data_p[47]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \adc_data_p_reg[34] 
       (.C(clk),
        .CE(\adc_data_p[47]_i_2_n_0 ),
        .D(rx_data_0[4]),
        .Q(adc_data_p[34]),
        .R(\adc_data_p[47]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \adc_data_p_reg[35] 
       (.C(clk),
        .CE(\adc_data_p[47]_i_2_n_0 ),
        .D(rx_data_0[5]),
        .Q(adc_data_p[35]),
        .R(\adc_data_p[47]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \adc_data_p_reg[36] 
       (.C(clk),
        .CE(\adc_data_p[47]_i_2_n_0 ),
        .D(p_2_in[36]),
        .Q(adc_data_p[36]),
        .R(\adc_data_p[47]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \adc_data_p_reg[37] 
       (.C(clk),
        .CE(\adc_data_p[47]_i_2_n_0 ),
        .D(p_2_in[37]),
        .Q(adc_data_p[37]),
        .R(\adc_data_p[47]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \adc_data_p_reg[38] 
       (.C(clk),
        .CE(\adc_data_p[47]_i_2_n_0 ),
        .D(p_2_in[38]),
        .Q(adc_data_p[38]),
        .R(\adc_data_p[47]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \adc_data_p_reg[39] 
       (.C(clk),
        .CE(\adc_data_p[47]_i_2_n_0 ),
        .D(p_2_in[39]),
        .Q(adc_data_p[39]),
        .R(\adc_data_p[47]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \adc_data_p_reg[3] 
       (.C(clk),
        .CE(\adc_data_p[23]_i_1_n_0 ),
        .D(p_2_in[27]),
        .Q(adc_data_p[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_data_p_reg[40] 
       (.C(clk),
        .CE(\adc_data_p[47]_i_2_n_0 ),
        .D(p_2_in[40]),
        .Q(adc_data_p[40]),
        .R(\adc_data_p[47]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \adc_data_p_reg[41] 
       (.C(clk),
        .CE(\adc_data_p[47]_i_2_n_0 ),
        .D(p_2_in[41]),
        .Q(adc_data_p[41]),
        .R(\adc_data_p[47]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \adc_data_p_reg[42] 
       (.C(clk),
        .CE(\adc_data_p[47]_i_2_n_0 ),
        .D(rx_data_1[0]),
        .Q(adc_data_p[42]),
        .R(\adc_data_p[47]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \adc_data_p_reg[43] 
       (.C(clk),
        .CE(\adc_data_p[47]_i_2_n_0 ),
        .D(rx_data_1[1]),
        .Q(adc_data_p[43]),
        .R(\adc_data_p[47]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \adc_data_p_reg[44] 
       (.C(clk),
        .CE(\adc_data_p[47]_i_2_n_0 ),
        .D(rx_data_1[2]),
        .Q(adc_data_p[44]),
        .R(\adc_data_p[47]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \adc_data_p_reg[45] 
       (.C(clk),
        .CE(\adc_data_p[47]_i_2_n_0 ),
        .D(rx_data_1[3]),
        .Q(adc_data_p[45]),
        .R(\adc_data_p[47]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \adc_data_p_reg[46] 
       (.C(clk),
        .CE(\adc_data_p[47]_i_2_n_0 ),
        .D(rx_data_1[4]),
        .Q(adc_data_p[46]),
        .R(\adc_data_p[47]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \adc_data_p_reg[47] 
       (.C(clk),
        .CE(\adc_data_p[47]_i_2_n_0 ),
        .D(rx_data_1[5]),
        .Q(adc_data_p[47]),
        .R(\adc_data_p[47]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \adc_data_p_reg[4] 
       (.C(clk),
        .CE(\adc_data_p[23]_i_1_n_0 ),
        .D(p_2_in[28]),
        .Q(adc_data_p[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_data_p_reg[5] 
       (.C(clk),
        .CE(\adc_data_p[23]_i_1_n_0 ),
        .D(p_2_in[29]),
        .Q(adc_data_p[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_data_p_reg[6] 
       (.C(clk),
        .CE(\adc_data_p[23]_i_1_n_0 ),
        .D(rx_data_0[0]),
        .Q(adc_data_p[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_data_p_reg[7] 
       (.C(clk),
        .CE(\adc_data_p[23]_i_1_n_0 ),
        .D(rx_data_0[1]),
        .Q(adc_data_p[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_data_p_reg[8] 
       (.C(clk),
        .CE(\adc_data_p[23]_i_1_n_0 ),
        .D(rx_data_0[2]),
        .Q(adc_data_p[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_data_p_reg[9] 
       (.C(clk),
        .CE(\adc_data_p[23]_i_1_n_0 ),
        .D(rx_data_0[3]),
        .Q(adc_data_p[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFFFFFF)) 
    \adc_pn0_data[15]_i_1 
       (.I0(Q[12]),
        .I1(Q[7]),
        .I2(Q[13]),
        .I3(Q[6]),
        .I4(\adc_pn0_data[15]_i_2_n_0 ),
        .I5(\adc_pn0_data[15]_i_3_n_0 ),
        .O(\adc_data_int_reg[12]_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFFFFFF)) 
    \adc_pn0_data[15]_i_1__0 
       (.I0(Q[36]),
        .I1(Q[31]),
        .I2(Q[37]),
        .I3(Q[30]),
        .I4(\adc_pn0_data[15]_i_2__0_n_0 ),
        .I5(\adc_pn0_data[15]_i_3__0_n_0 ),
        .O(\adc_data_int_reg[36]_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \adc_pn0_data[15]_i_2 
       (.I0(Q[3]),
        .I1(Q[16]),
        .I2(Q[14]),
        .I3(Q[5]),
        .I4(Q[15]),
        .I5(Q[4]),
        .O(\adc_pn0_data[15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \adc_pn0_data[15]_i_2__0 
       (.I0(Q[27]),
        .I1(Q[40]),
        .I2(Q[38]),
        .I3(Q[29]),
        .I4(Q[39]),
        .I5(Q[28]),
        .O(\adc_pn0_data[15]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \adc_pn0_data[15]_i_3 
       (.I0(Q[0]),
        .I1(Q[19]),
        .I2(Q[17]),
        .I3(Q[2]),
        .I4(Q[18]),
        .I5(Q[1]),
        .O(\adc_pn0_data[15]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \adc_pn0_data[15]_i_3__0 
       (.I0(Q[24]),
        .I1(Q[43]),
        .I2(Q[41]),
        .I3(Q[26]),
        .I4(Q[42]),
        .I5(Q[25]),
        .O(\adc_pn0_data[15]_i_3__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    adc_pn1_valid_in_i_1
       (.I0(adc_valid_s),
        .O(adc_valid_int_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    adc_status_int_reg
       (.C(txnrx_int_reg_0),
        .CE(1'b1),
        .D(adc_status_p),
        .Q(adc_status_s),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h4070)) 
    adc_status_p_i_1
       (.I0(rx_error_r1),
        .I1(adc_r1_mode),
        .I2(rx_locked),
        .I3(rx_error_r2),
        .O(adc_status_p_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    adc_status_p_reg
       (.C(clk),
        .CE(1'b1),
        .D(adc_status_p_i_1_n_0),
        .Q(adc_status_p),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    adc_valid_int_reg
       (.C(txnrx_int_reg_0),
        .CE(1'b1),
        .D(adc_valid_p__0),
        .Q(adc_valid_s),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h10000001)) 
    adc_valid_p
       (.I0(rx_frame_s[1]),
        .I1(rx_frame_s[0]),
        .I2(rx_r1_mode),
        .I3(rx_frame[1]),
        .I4(rx_frame[0]),
        .O(adc_valid_p_n_0));
  FDRE #(
    .INIT(1'b0)) 
    adc_valid_p_reg
       (.C(clk),
        .CE(1'b1),
        .D(adc_valid_p_n_0),
        .Q(adc_valid_p__0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    enable_int_p_reg
       (.C(clk),
        .CE(1'b1),
        .D(enable_int),
        .Q(enable_int_p),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    enable_int_reg
       (.C(txnrx_int_reg_0),
        .CE(1'b1),
        .D(enable_up),
        .Q(enable_int),
        .R(1'b0));
  (* ASYNC_REG *) 
  FDCE #(
    .INIT(1'b0)) 
    enable_up_m1_reg
       (.C(txnrx_int_reg_0),
        .CE(1'b1),
        .CLR(txnrx_up_reg_0),
        .D(up_enable_int),
        .Q(enable_up_m1));
  (* ASYNC_REG *) 
  FDCE #(
    .INIT(1'b0)) 
    enable_up_reg
       (.C(txnrx_int_reg_0),
        .CE(1'b1),
        .CLR(txnrx_up_reg_0),
        .D(enable_up_m1),
        .Q(enable_up));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_data_in \g_rx_data[0].i_rx_data 
       (.D({p_2_in[36],p_2_in[24]}),
        .\adc_data_p_reg[36] (\rx_frame_reg[1]_0 [0]),
        .\adc_data_p_reg[36]_0 (\rx_frame_reg[1]_1 [4:0]),
        .clk(clk),
        .rx_data_in_n(rx_data_in_n[0]),
        .rx_data_in_p(rx_data_in_p[0]),
        .s_axi_aclk(s_axi_aclk),
        .up_adc_drdata_s(up_adc_drdata_s[4:0]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_data_in_41 \g_rx_data[1].i_rx_data 
       (.D({p_2_in[37],p_2_in[25]}),
        .\adc_data_p_reg[37] (\rx_frame_reg[1]_0 [1]),
        .\adc_data_p_reg[37]_0 (\rx_frame_reg[1]_1 [9:5]),
        .clk(clk),
        .rx_data_in_n(rx_data_in_n[1]),
        .rx_data_in_p(rx_data_in_p[1]),
        .s_axi_aclk(s_axi_aclk),
        .up_adc_drdata_s(up_adc_drdata_s[9:5]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_data_in_42 \g_rx_data[2].i_rx_data 
       (.D({p_2_in[38],p_2_in[26]}),
        .\adc_data_p_reg[38] (\rx_frame_reg[1]_0 [2]),
        .\adc_data_p_reg[38]_0 (\rx_frame_reg[1]_1 [14:10]),
        .clk(clk),
        .rx_data_in_n(rx_data_in_n[2]),
        .rx_data_in_p(rx_data_in_p[2]),
        .s_axi_aclk(s_axi_aclk),
        .up_adc_drdata_s(up_adc_drdata_s[14:10]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_data_in_43 \g_rx_data[3].i_rx_data 
       (.D({p_2_in[39],p_2_in[27]}),
        .\adc_data_p_reg[39] (\rx_frame_reg[1]_0 [3]),
        .\adc_data_p_reg[39]_0 (\rx_frame_reg[1]_1 [19:15]),
        .clk(clk),
        .rx_data_in_n(rx_data_in_n[3]),
        .rx_data_in_p(rx_data_in_p[3]),
        .s_axi_aclk(s_axi_aclk),
        .up_adc_drdata_s(up_adc_drdata_s[19:15]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_data_in_44 \g_rx_data[4].i_rx_data 
       (.D({p_2_in[40],p_2_in[28]}),
        .\adc_data_p_reg[40] (\rx_frame_reg[1]_0 [4]),
        .\adc_data_p_reg[40]_0 (\rx_frame_reg[1]_1 [24:20]),
        .clk(clk),
        .rx_data_in_n(rx_data_in_n[4]),
        .rx_data_in_p(rx_data_in_p[4]),
        .s_axi_aclk(s_axi_aclk),
        .up_adc_drdata_s(up_adc_drdata_s[24:20]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_data_in_45 \g_rx_data[5].i_rx_data 
       (.D({p_2_in[41],p_2_in[29]}),
        .\adc_data_p_reg[41] (\rx_frame_reg[1]_0 [5]),
        .\adc_data_p_reg[41]_0 (\rx_frame_reg[1]_1 [29:25]),
        .clk(clk),
        .rx_data_in_n(rx_data_in_n[5]),
        .rx_data_in_p(rx_data_in_p[5]),
        .s_axi_aclk(s_axi_aclk),
        .up_adc_drdata_s(up_adc_drdata_s[29:25]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_data_out \g_tx_data[0].i_tx_data 
       (.Q(tx_data_0[0]),
        .clk(clk),
        .tx_data_out_n(tx_data_out_n[0]),
        .tx_data_out_p(tx_data_out_p[0]),
        .\tx_data_out_p[0] (tx_data_1[0]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_data_out_46 \g_tx_data[1].i_tx_data 
       (.Q(tx_data_0[1]),
        .clk(clk),
        .tx_data_out_n(tx_data_out_n[1]),
        .tx_data_out_p(tx_data_out_p[1]),
        .\tx_data_out_p[1] (tx_data_1[1]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_data_out_47 \g_tx_data[2].i_tx_data 
       (.Q(tx_data_0[2]),
        .clk(clk),
        .tx_data_out_n(tx_data_out_n[2]),
        .tx_data_out_p(tx_data_out_p[2]),
        .\tx_data_out_p[2] (tx_data_1[2]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_data_out_48 \g_tx_data[3].i_tx_data 
       (.Q(tx_data_0[3]),
        .clk(clk),
        .tx_data_out_n(tx_data_out_n[3]),
        .tx_data_out_p(tx_data_out_p[3]),
        .\tx_data_out_p[3] (tx_data_1[3]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_data_out_49 \g_tx_data[4].i_tx_data 
       (.Q(tx_data_0[4]),
        .clk(clk),
        .tx_data_out_n(tx_data_out_n[4]),
        .tx_data_out_p(tx_data_out_p[4]),
        .\tx_data_out_p[4] (tx_data_1[4]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_data_out_50 \g_tx_data[5].i_tx_data 
       (.Q(tx_data_0[5]),
        .clk(clk),
        .tx_data_out_n(tx_data_out_n[5]),
        .tx_data_out_p(tx_data_out_p[5]),
        .\tx_data_out_p[5] (tx_data_1[5]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_data_clk i_clk
       (.clk(clk),
        .rx_clk_in_n(rx_clk_in_n),
        .rx_clk_in_p(rx_clk_in_p));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_data_out__parameterized0 i_enable
       (.clk(clk),
        .enable(enable),
        .tx_data_n(enable_int_p));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_data_in__parameterized0 i_rx_frame
       (.clk(clk),
        .delay_clk(delay_clk),
        .delay_locked(delay_locked),
        .delay_rst(delay_rst),
        .i_rx_data_iddr_0(i_rx_frame_n_0),
        .i_rx_data_iddr_1(i_rx_frame_n_3),
        .rx_frame_in_n(rx_frame_in_n),
        .rx_frame_in_p(rx_frame_in_p),
        .\rx_frame_reg[1] (\rx_frame_reg[1]_0 [6]),
        .\rx_frame_reg[1]_0 (\rx_frame_reg[1]_1 [34:30]),
        .rx_frame_s(rx_frame_s),
        .s_axi_aclk(s_axi_aclk),
        .up_adc_drdata_s(up_adc_drdata_s[34:30]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_data_out_51 i_tx_clk
       (.Q(tx_clk),
        .clk(clk),
        .tx_clk_out_n(tx_clk_out_n),
        .tx_clk_out_p(tx_clk_out_p));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_data_out_52 i_tx_frame
       (.clk(clk),
        .tx_data_n(tx_frame),
        .tx_frame_out_n(tx_frame_out_n),
        .tx_frame_out_p(tx_frame_out_p));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_data_out__parameterized0_53 i_txnrx
       (.clk(clk),
        .tx_data_n(txnrx_int_p),
        .txnrx(txnrx));
  FDRE #(
    .INIT(1'b0)) 
    \rx_data_0_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(p_2_in[24]),
        .Q(rx_data_0[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rx_data_0_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(p_2_in[25]),
        .Q(rx_data_0[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rx_data_0_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(p_2_in[26]),
        .Q(rx_data_0[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rx_data_0_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(p_2_in[27]),
        .Q(rx_data_0[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rx_data_0_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(p_2_in[28]),
        .Q(rx_data_0[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rx_data_0_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(p_2_in[29]),
        .Q(rx_data_0[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rx_data_1_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(p_2_in[36]),
        .Q(rx_data_1[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rx_data_1_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(p_2_in[37]),
        .Q(rx_data_1[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rx_data_1_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(p_2_in[38]),
        .Q(rx_data_1[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rx_data_1_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(p_2_in[39]),
        .Q(rx_data_1[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rx_data_1_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(p_2_in[40]),
        .Q(rx_data_1[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rx_data_1_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(p_2_in[41]),
        .Q(rx_data_1[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    rx_error_r1_reg
       (.C(clk),
        .CE(1'b1),
        .D(i_rx_frame_n_3),
        .Q(rx_error_r1),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    rx_error_r2_reg
       (.C(clk),
        .CE(1'b1),
        .D(i_rx_frame_n_0),
        .Q(rx_error_r2),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rx_frame_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(rx_frame_s[0]),
        .Q(rx_frame[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rx_frame_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(rx_frame_s[1]),
        .Q(rx_frame[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    rx_locked_m1_reg
       (.C(clk),
        .CE(1'b1),
        .D(delay_locked),
        .Q(rx_locked_m1),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    rx_locked_reg
       (.C(clk),
        .CE(1'b1),
        .D(rx_locked_m1),
        .Q(rx_locked),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    rx_r1_mode_reg
       (.C(clk),
        .CE(1'b1),
        .D(adc_r1_mode),
        .Q(rx_r1_mode),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tx_clk_p_reg[0] 
       (.C(txnrx_int_reg_0),
        .CE(1'b1),
        .D(D[0]),
        .Q(tx_clk_p[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tx_clk_p_reg[1] 
       (.C(txnrx_int_reg_0),
        .CE(1'b1),
        .D(D[1]),
        .Q(tx_clk_p[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tx_clk_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(tx_clk_p[0]),
        .Q(tx_clk[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tx_clk_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(tx_clk_p[1]),
        .Q(tx_clk[1]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h3A0A3A3A3A0A0A0A)) 
    \tx_data_0_p[0]_i_1 
       (.I0(\tx_data_0_p[0]_i_2_n_0 ),
        .I1(sel0[1]),
        .I2(\tx_data_1_p_reg[0]_0 ),
        .I3(\tx_data_reg_n_0_[0] ),
        .I4(sel0[0]),
        .I5(\tx_data_reg_n_0_[6] ),
        .O(tx_data_0_p_1[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tx_data_0_p[0]_i_2 
       (.I0(\tx_data_reg_n_0_[24] ),
        .I1(\tx_data_reg_n_0_[30] ),
        .I2(sel0[1]),
        .I3(\tx_data_reg_n_0_[0] ),
        .I4(sel0[0]),
        .I5(\tx_data_reg_n_0_[6] ),
        .O(\tx_data_0_p[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h3A0A3A3A3A0A0A0A)) 
    \tx_data_0_p[1]_i_1 
       (.I0(\tx_data_0_p[1]_i_2_n_0 ),
        .I1(sel0[1]),
        .I2(\tx_data_1_p_reg[0]_0 ),
        .I3(\tx_data_reg_n_0_[1] ),
        .I4(sel0[0]),
        .I5(\tx_data_reg_n_0_[7] ),
        .O(tx_data_0_p_1[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tx_data_0_p[1]_i_2 
       (.I0(\tx_data_reg_n_0_[25] ),
        .I1(\tx_data_reg_n_0_[31] ),
        .I2(sel0[1]),
        .I3(\tx_data_reg_n_0_[1] ),
        .I4(sel0[0]),
        .I5(\tx_data_reg_n_0_[7] ),
        .O(\tx_data_0_p[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h3A0A3A3A3A0A0A0A)) 
    \tx_data_0_p[2]_i_1 
       (.I0(\tx_data_0_p[2]_i_2_n_0 ),
        .I1(sel0[1]),
        .I2(\tx_data_1_p_reg[0]_0 ),
        .I3(\tx_data_reg_n_0_[2] ),
        .I4(sel0[0]),
        .I5(\tx_data_reg_n_0_[8] ),
        .O(tx_data_0_p_1[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tx_data_0_p[2]_i_2 
       (.I0(\tx_data_reg_n_0_[26] ),
        .I1(\tx_data_reg_n_0_[32] ),
        .I2(sel0[1]),
        .I3(\tx_data_reg_n_0_[2] ),
        .I4(sel0[0]),
        .I5(\tx_data_reg_n_0_[8] ),
        .O(\tx_data_0_p[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h3A0A3A3A3A0A0A0A)) 
    \tx_data_0_p[3]_i_1 
       (.I0(\tx_data_0_p[3]_i_2_n_0 ),
        .I1(sel0[1]),
        .I2(\tx_data_1_p_reg[0]_0 ),
        .I3(\tx_data_reg_n_0_[3] ),
        .I4(sel0[0]),
        .I5(\tx_data_reg_n_0_[9] ),
        .O(tx_data_0_p_1[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tx_data_0_p[3]_i_2 
       (.I0(\tx_data_reg_n_0_[27] ),
        .I1(\tx_data_reg_n_0_[33] ),
        .I2(sel0[1]),
        .I3(\tx_data_reg_n_0_[3] ),
        .I4(sel0[0]),
        .I5(\tx_data_reg_n_0_[9] ),
        .O(\tx_data_0_p[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h3A0A3A3A3A0A0A0A)) 
    \tx_data_0_p[4]_i_1 
       (.I0(\tx_data_0_p[4]_i_2_n_0 ),
        .I1(sel0[1]),
        .I2(\tx_data_1_p_reg[0]_0 ),
        .I3(\tx_data_reg_n_0_[4] ),
        .I4(sel0[0]),
        .I5(\tx_data_reg_n_0_[10] ),
        .O(tx_data_0_p_1[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tx_data_0_p[4]_i_2 
       (.I0(\tx_data_reg_n_0_[28] ),
        .I1(\tx_data_reg_n_0_[34] ),
        .I2(sel0[1]),
        .I3(\tx_data_reg_n_0_[4] ),
        .I4(sel0[0]),
        .I5(\tx_data_reg_n_0_[10] ),
        .O(\tx_data_0_p[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h3A0A3A3A3A0A0A0A)) 
    \tx_data_0_p[5]_i_1 
       (.I0(\tx_data_0_p[5]_i_2_n_0 ),
        .I1(sel0[1]),
        .I2(\tx_data_1_p_reg[0]_0 ),
        .I3(\tx_data_reg_n_0_[5] ),
        .I4(sel0[0]),
        .I5(\tx_data_reg_n_0_[11] ),
        .O(tx_data_0_p_1[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tx_data_0_p[5]_i_2 
       (.I0(\tx_data_reg_n_0_[29] ),
        .I1(\tx_data_reg_n_0_[35] ),
        .I2(sel0[1]),
        .I3(\tx_data_reg_n_0_[5] ),
        .I4(sel0[0]),
        .I5(\tx_data_reg_n_0_[11] ),
        .O(\tx_data_0_p[5]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \tx_data_0_p_reg[0] 
       (.C(txnrx_int_reg_0),
        .CE(1'b1),
        .D(tx_data_0_p_1[0]),
        .Q(tx_data_0_p[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tx_data_0_p_reg[1] 
       (.C(txnrx_int_reg_0),
        .CE(1'b1),
        .D(tx_data_0_p_1[1]),
        .Q(tx_data_0_p[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tx_data_0_p_reg[2] 
       (.C(txnrx_int_reg_0),
        .CE(1'b1),
        .D(tx_data_0_p_1[2]),
        .Q(tx_data_0_p[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tx_data_0_p_reg[3] 
       (.C(txnrx_int_reg_0),
        .CE(1'b1),
        .D(tx_data_0_p_1[3]),
        .Q(tx_data_0_p[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tx_data_0_p_reg[4] 
       (.C(txnrx_int_reg_0),
        .CE(1'b1),
        .D(tx_data_0_p_1[4]),
        .Q(tx_data_0_p[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tx_data_0_p_reg[5] 
       (.C(txnrx_int_reg_0),
        .CE(1'b1),
        .D(tx_data_0_p_1[5]),
        .Q(tx_data_0_p[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tx_data_0_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(tx_data_0_p[0]),
        .Q(tx_data_0[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tx_data_0_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(tx_data_0_p[1]),
        .Q(tx_data_0[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tx_data_0_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(tx_data_0_p[2]),
        .Q(tx_data_0[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tx_data_0_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(tx_data_0_p[3]),
        .Q(tx_data_0[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tx_data_0_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(tx_data_0_p[4]),
        .Q(tx_data_0[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tx_data_0_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(tx_data_0_p[5]),
        .Q(tx_data_0[5]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h3A0A3A3A3A0A0A0A)) 
    \tx_data_1_p[0]_i_1 
       (.I0(\tx_data_1_p[0]_i_2_n_0 ),
        .I1(sel0[1]),
        .I2(\tx_data_1_p_reg[0]_0 ),
        .I3(data1[0]),
        .I4(sel0[0]),
        .I5(data0[0]),
        .O(tx_data_1_p_0[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tx_data_1_p[0]_i_2 
       (.I0(data3[0]),
        .I1(data2[0]),
        .I2(sel0[1]),
        .I3(data1[0]),
        .I4(sel0[0]),
        .I5(data0[0]),
        .O(\tx_data_1_p[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h3A0A3A3A3A0A0A0A)) 
    \tx_data_1_p[1]_i_1 
       (.I0(\tx_data_1_p[1]_i_2_n_0 ),
        .I1(sel0[1]),
        .I2(\tx_data_1_p_reg[0]_0 ),
        .I3(data1[1]),
        .I4(sel0[0]),
        .I5(data0[1]),
        .O(tx_data_1_p_0[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tx_data_1_p[1]_i_2 
       (.I0(data3[1]),
        .I1(data2[1]),
        .I2(sel0[1]),
        .I3(data1[1]),
        .I4(sel0[0]),
        .I5(data0[1]),
        .O(\tx_data_1_p[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h3A0A3A3A3A0A0A0A)) 
    \tx_data_1_p[2]_i_1 
       (.I0(\tx_data_1_p[2]_i_2_n_0 ),
        .I1(sel0[1]),
        .I2(\tx_data_1_p_reg[0]_0 ),
        .I3(data1[2]),
        .I4(sel0[0]),
        .I5(data0[2]),
        .O(tx_data_1_p_0[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tx_data_1_p[2]_i_2 
       (.I0(data3[2]),
        .I1(data2[2]),
        .I2(sel0[1]),
        .I3(data1[2]),
        .I4(sel0[0]),
        .I5(data0[2]),
        .O(\tx_data_1_p[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h3A0A3A3A3A0A0A0A)) 
    \tx_data_1_p[3]_i_1 
       (.I0(\tx_data_1_p[3]_i_2_n_0 ),
        .I1(sel0[1]),
        .I2(\tx_data_1_p_reg[0]_0 ),
        .I3(data1[3]),
        .I4(sel0[0]),
        .I5(data0[3]),
        .O(tx_data_1_p_0[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tx_data_1_p[3]_i_2 
       (.I0(data3[3]),
        .I1(data2[3]),
        .I2(sel0[1]),
        .I3(data1[3]),
        .I4(sel0[0]),
        .I5(data0[3]),
        .O(\tx_data_1_p[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h3A0A3A3A3A0A0A0A)) 
    \tx_data_1_p[4]_i_1 
       (.I0(\tx_data_1_p[4]_i_2_n_0 ),
        .I1(sel0[1]),
        .I2(\tx_data_1_p_reg[0]_0 ),
        .I3(data1[4]),
        .I4(sel0[0]),
        .I5(data0[4]),
        .O(tx_data_1_p_0[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tx_data_1_p[4]_i_2 
       (.I0(data3[4]),
        .I1(data2[4]),
        .I2(sel0[1]),
        .I3(data1[4]),
        .I4(sel0[0]),
        .I5(data0[4]),
        .O(\tx_data_1_p[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h3A0A3A3A3A0A0A0A)) 
    \tx_data_1_p[5]_i_1 
       (.I0(\tx_data_1_p[5]_i_2_n_0 ),
        .I1(sel0[1]),
        .I2(\tx_data_1_p_reg[0]_0 ),
        .I3(data1[5]),
        .I4(sel0[0]),
        .I5(data0[5]),
        .O(tx_data_1_p_0[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tx_data_1_p[5]_i_2 
       (.I0(data3[5]),
        .I1(data2[5]),
        .I2(sel0[1]),
        .I3(data1[5]),
        .I4(sel0[0]),
        .I5(data0[5]),
        .O(\tx_data_1_p[5]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \tx_data_1_p_reg[0] 
       (.C(txnrx_int_reg_0),
        .CE(1'b1),
        .D(tx_data_1_p_0[0]),
        .Q(tx_data_1_p[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tx_data_1_p_reg[1] 
       (.C(txnrx_int_reg_0),
        .CE(1'b1),
        .D(tx_data_1_p_0[1]),
        .Q(tx_data_1_p[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tx_data_1_p_reg[2] 
       (.C(txnrx_int_reg_0),
        .CE(1'b1),
        .D(tx_data_1_p_0[2]),
        .Q(tx_data_1_p[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tx_data_1_p_reg[3] 
       (.C(txnrx_int_reg_0),
        .CE(1'b1),
        .D(tx_data_1_p_0[3]),
        .Q(tx_data_1_p[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tx_data_1_p_reg[4] 
       (.C(txnrx_int_reg_0),
        .CE(1'b1),
        .D(tx_data_1_p_0[4]),
        .Q(tx_data_1_p[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tx_data_1_p_reg[5] 
       (.C(txnrx_int_reg_0),
        .CE(1'b1),
        .D(tx_data_1_p_0[5]),
        .Q(tx_data_1_p[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tx_data_1_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(tx_data_1_p[0]),
        .Q(tx_data_1[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tx_data_1_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(tx_data_1_p[1]),
        .Q(tx_data_1[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tx_data_1_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(tx_data_1_p[2]),
        .Q(tx_data_1[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tx_data_1_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(tx_data_1_p[3]),
        .Q(tx_data_1[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tx_data_1_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(tx_data_1_p[4]),
        .Q(tx_data_1[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tx_data_1_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(tx_data_1_p[5]),
        .Q(tx_data_1[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tx_data_reg[0] 
       (.C(txnrx_int_reg_0),
        .CE(dac_valid_s),
        .D(\tx_data_reg[47]_0 [0]),
        .Q(\tx_data_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tx_data_reg[10] 
       (.C(txnrx_int_reg_0),
        .CE(dac_valid_s),
        .D(\tx_data_reg[47]_0 [10]),
        .Q(\tx_data_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tx_data_reg[11] 
       (.C(txnrx_int_reg_0),
        .CE(dac_valid_s),
        .D(\tx_data_reg[47]_0 [11]),
        .Q(\tx_data_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tx_data_reg[12] 
       (.C(txnrx_int_reg_0),
        .CE(dac_valid_s),
        .D(\tx_data_reg[47]_0 [12]),
        .Q(data1[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tx_data_reg[13] 
       (.C(txnrx_int_reg_0),
        .CE(dac_valid_s),
        .D(\tx_data_reg[47]_0 [13]),
        .Q(data1[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tx_data_reg[14] 
       (.C(txnrx_int_reg_0),
        .CE(dac_valid_s),
        .D(\tx_data_reg[47]_0 [14]),
        .Q(data1[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tx_data_reg[15] 
       (.C(txnrx_int_reg_0),
        .CE(dac_valid_s),
        .D(\tx_data_reg[47]_0 [15]),
        .Q(data1[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tx_data_reg[16] 
       (.C(txnrx_int_reg_0),
        .CE(dac_valid_s),
        .D(\tx_data_reg[47]_0 [16]),
        .Q(data1[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tx_data_reg[17] 
       (.C(txnrx_int_reg_0),
        .CE(dac_valid_s),
        .D(\tx_data_reg[47]_0 [17]),
        .Q(data1[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tx_data_reg[18] 
       (.C(txnrx_int_reg_0),
        .CE(dac_valid_s),
        .D(\tx_data_reg[47]_0 [18]),
        .Q(data0[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tx_data_reg[19] 
       (.C(txnrx_int_reg_0),
        .CE(dac_valid_s),
        .D(\tx_data_reg[47]_0 [19]),
        .Q(data0[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tx_data_reg[1] 
       (.C(txnrx_int_reg_0),
        .CE(dac_valid_s),
        .D(\tx_data_reg[47]_0 [1]),
        .Q(\tx_data_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tx_data_reg[20] 
       (.C(txnrx_int_reg_0),
        .CE(dac_valid_s),
        .D(\tx_data_reg[47]_0 [20]),
        .Q(data0[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tx_data_reg[21] 
       (.C(txnrx_int_reg_0),
        .CE(dac_valid_s),
        .D(\tx_data_reg[47]_0 [21]),
        .Q(data0[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tx_data_reg[22] 
       (.C(txnrx_int_reg_0),
        .CE(dac_valid_s),
        .D(\tx_data_reg[47]_0 [22]),
        .Q(data0[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tx_data_reg[23] 
       (.C(txnrx_int_reg_0),
        .CE(dac_valid_s),
        .D(\tx_data_reg[47]_0 [23]),
        .Q(data0[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tx_data_reg[24] 
       (.C(txnrx_int_reg_0),
        .CE(dac_valid_s),
        .D(\tx_data_reg[47]_0 [24]),
        .Q(\tx_data_reg_n_0_[24] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tx_data_reg[25] 
       (.C(txnrx_int_reg_0),
        .CE(dac_valid_s),
        .D(\tx_data_reg[47]_0 [25]),
        .Q(\tx_data_reg_n_0_[25] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tx_data_reg[26] 
       (.C(txnrx_int_reg_0),
        .CE(dac_valid_s),
        .D(\tx_data_reg[47]_0 [26]),
        .Q(\tx_data_reg_n_0_[26] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tx_data_reg[27] 
       (.C(txnrx_int_reg_0),
        .CE(dac_valid_s),
        .D(\tx_data_reg[47]_0 [27]),
        .Q(\tx_data_reg_n_0_[27] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tx_data_reg[28] 
       (.C(txnrx_int_reg_0),
        .CE(dac_valid_s),
        .D(\tx_data_reg[47]_0 [28]),
        .Q(\tx_data_reg_n_0_[28] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tx_data_reg[29] 
       (.C(txnrx_int_reg_0),
        .CE(dac_valid_s),
        .D(\tx_data_reg[47]_0 [29]),
        .Q(\tx_data_reg_n_0_[29] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tx_data_reg[2] 
       (.C(txnrx_int_reg_0),
        .CE(dac_valid_s),
        .D(\tx_data_reg[47]_0 [2]),
        .Q(\tx_data_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tx_data_reg[30] 
       (.C(txnrx_int_reg_0),
        .CE(dac_valid_s),
        .D(\tx_data_reg[47]_0 [30]),
        .Q(\tx_data_reg_n_0_[30] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tx_data_reg[31] 
       (.C(txnrx_int_reg_0),
        .CE(dac_valid_s),
        .D(\tx_data_reg[47]_0 [31]),
        .Q(\tx_data_reg_n_0_[31] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tx_data_reg[32] 
       (.C(txnrx_int_reg_0),
        .CE(dac_valid_s),
        .D(\tx_data_reg[47]_0 [32]),
        .Q(\tx_data_reg_n_0_[32] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tx_data_reg[33] 
       (.C(txnrx_int_reg_0),
        .CE(dac_valid_s),
        .D(\tx_data_reg[47]_0 [33]),
        .Q(\tx_data_reg_n_0_[33] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tx_data_reg[34] 
       (.C(txnrx_int_reg_0),
        .CE(dac_valid_s),
        .D(\tx_data_reg[47]_0 [34]),
        .Q(\tx_data_reg_n_0_[34] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tx_data_reg[35] 
       (.C(txnrx_int_reg_0),
        .CE(dac_valid_s),
        .D(\tx_data_reg[47]_0 [35]),
        .Q(\tx_data_reg_n_0_[35] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tx_data_reg[36] 
       (.C(txnrx_int_reg_0),
        .CE(dac_valid_s),
        .D(\tx_data_reg[47]_0 [36]),
        .Q(data3[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tx_data_reg[37] 
       (.C(txnrx_int_reg_0),
        .CE(dac_valid_s),
        .D(\tx_data_reg[47]_0 [37]),
        .Q(data3[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tx_data_reg[38] 
       (.C(txnrx_int_reg_0),
        .CE(dac_valid_s),
        .D(\tx_data_reg[47]_0 [38]),
        .Q(data3[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tx_data_reg[39] 
       (.C(txnrx_int_reg_0),
        .CE(dac_valid_s),
        .D(\tx_data_reg[47]_0 [39]),
        .Q(data3[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tx_data_reg[3] 
       (.C(txnrx_int_reg_0),
        .CE(dac_valid_s),
        .D(\tx_data_reg[47]_0 [3]),
        .Q(\tx_data_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tx_data_reg[40] 
       (.C(txnrx_int_reg_0),
        .CE(dac_valid_s),
        .D(\tx_data_reg[47]_0 [40]),
        .Q(data3[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tx_data_reg[41] 
       (.C(txnrx_int_reg_0),
        .CE(dac_valid_s),
        .D(\tx_data_reg[47]_0 [41]),
        .Q(data3[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tx_data_reg[42] 
       (.C(txnrx_int_reg_0),
        .CE(dac_valid_s),
        .D(\tx_data_reg[47]_0 [42]),
        .Q(data2[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tx_data_reg[43] 
       (.C(txnrx_int_reg_0),
        .CE(dac_valid_s),
        .D(\tx_data_reg[47]_0 [43]),
        .Q(data2[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tx_data_reg[44] 
       (.C(txnrx_int_reg_0),
        .CE(dac_valid_s),
        .D(\tx_data_reg[47]_0 [44]),
        .Q(data2[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tx_data_reg[45] 
       (.C(txnrx_int_reg_0),
        .CE(dac_valid_s),
        .D(\tx_data_reg[47]_0 [45]),
        .Q(data2[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tx_data_reg[46] 
       (.C(txnrx_int_reg_0),
        .CE(dac_valid_s),
        .D(\tx_data_reg[47]_0 [46]),
        .Q(data2[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tx_data_reg[47] 
       (.C(txnrx_int_reg_0),
        .CE(dac_valid_s),
        .D(\tx_data_reg[47]_0 [47]),
        .Q(data2[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tx_data_reg[4] 
       (.C(txnrx_int_reg_0),
        .CE(dac_valid_s),
        .D(\tx_data_reg[47]_0 [4]),
        .Q(\tx_data_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tx_data_reg[5] 
       (.C(txnrx_int_reg_0),
        .CE(dac_valid_s),
        .D(\tx_data_reg[47]_0 [5]),
        .Q(\tx_data_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tx_data_reg[6] 
       (.C(txnrx_int_reg_0),
        .CE(dac_valid_s),
        .D(\tx_data_reg[47]_0 [6]),
        .Q(\tx_data_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tx_data_reg[7] 
       (.C(txnrx_int_reg_0),
        .CE(dac_valid_s),
        .D(\tx_data_reg[47]_0 [7]),
        .Q(\tx_data_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tx_data_reg[8] 
       (.C(txnrx_int_reg_0),
        .CE(dac_valid_s),
        .D(\tx_data_reg[47]_0 [8]),
        .Q(\tx_data_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tx_data_reg[9] 
       (.C(txnrx_int_reg_0),
        .CE(dac_valid_s),
        .D(\tx_data_reg[47]_0 [9]),
        .Q(\tx_data_reg_n_0_[9] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h1)) 
    \tx_data_sel[0]_i_1 
       (.I0(sel0[0]),
        .I1(dac_valid_s),
        .O(\tx_data_sel[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT3 #(
    .INIT(8'h06)) 
    \tx_data_sel[1]_i_1 
       (.I0(sel0[1]),
        .I1(sel0[0]),
        .I2(dac_valid_s),
        .O(\tx_data_sel[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \tx_data_sel_reg[0] 
       (.C(txnrx_int_reg_0),
        .CE(1'b1),
        .D(\tx_data_sel[0]_i_1_n_0 ),
        .Q(sel0[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tx_data_sel_reg[1] 
       (.C(txnrx_int_reg_0),
        .CE(1'b1),
        .D(\tx_data_sel[1]_i_1_n_0 ),
        .Q(sel0[1]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT3 #(
    .INIT(8'h07)) 
    tx_frame_p_i_1
       (.I0(sel0[0]),
        .I1(\tx_data_1_p_reg[0]_0 ),
        .I2(sel0[1]),
        .O(tx_frame_p_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    tx_frame_p_reg
       (.C(txnrx_int_reg_0),
        .CE(1'b1),
        .D(tx_frame_p_i_1_n_0),
        .Q(tx_frame_p),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    tx_frame_reg
       (.C(clk),
        .CE(1'b1),
        .D(tx_frame_p),
        .Q(tx_frame),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    txnrx_int_p_reg
       (.C(clk),
        .CE(1'b1),
        .D(txnrx_int),
        .Q(txnrx_int_p),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    txnrx_int_reg
       (.C(txnrx_int_reg_0),
        .CE(1'b1),
        .D(txnrx_up),
        .Q(txnrx_int),
        .R(1'b0));
  (* ASYNC_REG *) 
  FDCE #(
    .INIT(1'b0)) 
    txnrx_up_m1_reg
       (.C(txnrx_int_reg_0),
        .CE(1'b1),
        .CLR(txnrx_up_reg_0),
        .D(up_txnrx_int),
        .Q(txnrx_up_m1));
  (* ASYNC_REG *) 
  FDCE #(
    .INIT(1'b0)) 
    txnrx_up_reg
       (.C(txnrx_int_reg_0),
        .CE(1'b1),
        .CLR(txnrx_up_reg_0),
        .D(txnrx_up_m1),
        .Q(txnrx_up));
  FDRE #(
    .INIT(1'b0)) 
    up_enable_int_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(up_enable),
        .Q(up_enable_int),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    up_txnrx_int_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(up_txnrx),
        .Q(up_txnrx_int),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_ad9361_rx
   (Q,
    \data_int_reg[15] ,
    up_adc_lb_enb,
    D,
    rst_reg,
    up_adc_pn_oos_s,
    up_adc_pn_err_s,
    p_0_in,
    up_adc_lb_enb_0,
    up_adc_dfmt_se_reg,
    p_0_in_1,
    \data_int_reg[15]_0 ,
    \data_int_reg[15]_1 ,
    up_adc_lb_enb_2,
    up_adc_dfmt_se_reg_0,
    p_0_in_3,
    up_adc_lb_enb_4,
    up_adc_dfmt_se_reg_1,
    p_0_in_5,
    data3,
    p_4_in,
    up_dlocked_m2,
    up_dlocked_m3,
    up_dlocked,
    delay_rst,
    up_status_pn_err,
    up_status_pn_oos,
    E,
    up_timer_reg,
    data2,
    up_cntrl_xfer_done_s,
    p_7_in,
    up_pps_irq_mask_reg,
    \up_adc_pnseq_sel_reg[3] ,
    \up_adc_pnseq_sel_reg[3]_0 ,
    \up_adc_pnseq_sel_reg[3]_1 ,
    \up_adc_pnseq_sel_reg[3]_2 ,
    up_wack0,
    up_rack0,
    \up_adc_data_sel_reg[3] ,
    adc_enable_i0,
    up_adc_pn_oos_s_6,
    up_adc_pn_err_s_7,
    \up_adc_data_sel_reg[3]_0 ,
    adc_enable_q0,
    up_adc_pn_oos_s_8,
    up_adc_pn_err_s_9,
    \up_adc_data_sel_reg[3]_1 ,
    adc_enable_i1,
    up_adc_pn_oos_s_10,
    up_adc_pn_err_s_11,
    \up_adc_data_sel_reg[3]_2 ,
    adc_enable_q1,
    up_adc_pn_oos_s_12,
    up_adc_pn_err_s_13,
    \up_adc_start_code_reg[31] ,
    adc_r1_mode,
    up_adc_gpio_out,
    \up_data_status_int_reg[0] ,
    \up_data_status_int_reg[1] ,
    \up_scratch_reg[31] ,
    \up_d_count_reg[31] ,
    \up_dld_int_reg[6] ,
    \up_dwdata_int_reg[34] ,
    \up_rdata_int_reg[31]_0 ,
    clk,
    p_0_in_14,
    up_adc_dfmt_se0,
    \up_scratch_reg[31]_0 ,
    s_axi_aclk,
    adc_valid_s,
    up_adc_pn_oos_int_reg,
    up_adc_pn_err_int_reg,
    p_8_in,
    up_rreq_s,
    up_adc_dfmt_se0_15,
    up_adc_pn_oos_int_reg_0,
    up_adc_pn_err_int_reg_0,
    p_8_in_16,
    up_rreq_s_17,
    up_adc_dfmt_se0_18,
    up_adc_pn_oos_int_reg_1,
    up_adc_pn_err_int_reg_1,
    p_8_in_19,
    up_rreq_s_20,
    up_adc_dfmt_se0_21,
    up_adc_pn_oos_int_reg_2,
    up_adc_pn_err_int_reg_2,
    p_8_in_22,
    up_rreq_s_23,
    up_adc_sync0,
    up_wreq_s,
    up_status_ovf_reg,
    up_rreq_s_24,
    delay_locked,
    up_wreq_s_25,
    up_rreq_s_26,
    delay_clk,
    O,
    \up_timer_reg[7] ,
    \up_timer_reg[11] ,
    \up_timer_reg[15] ,
    \up_timer_reg[19] ,
    \up_timer_reg[23] ,
    \up_timer_reg[27] ,
    \up_timer_reg[31] ,
    \adc_pn0_data_reg[1] ,
    \adc_pn1_data_d_reg[11] ,
    \adc_pn0_data_reg[1]_0 ,
    adc_pn1_valid_in_reg,
    up_resetn_reg,
    up_adc_sync_reg,
    up_pps_irq_mask_reg_0,
    up_adc_clk_enb_reg,
    up_mmcm_resetn_reg,
    \data_int_reg[11] ,
    up_timer_reg_0_sp_1,
    s_axi_aresetn,
    up_wack,
    up_rack,
    adc_status_s,
    adc_dovf,
    \up_adc_data_sel_reg[3]_3 ,
    SR,
    \up_rdata_int_reg[24]_0 ,
    \up_adc_data_sel_reg[3]_4 ,
    \up_rdata_int_reg[24]_1 ,
    \up_rdata_int_reg[19]_0 ,
    \up_adc_data_sel_reg[3]_5 ,
    \up_rdata_int_reg[24]_2 ,
    \up_rdata_int_reg[19]_1 ,
    \up_adc_data_sel_reg[3]_6 ,
    \up_rdata_int_reg[24]_3 ,
    \up_rdata_int_reg[19]_2 ,
    \up_adc_start_code_reg[0] ,
    \up_adc_gpio_out_int_reg[0] ,
    \up_scratch_reg[0] ,
    \up_rdata_int_reg[0]_0 ,
    \up_rdata_int_reg[31]_1 ,
    \up_dld_int_reg[6]_0 ,
    \up_rdata_int_reg[31]_2 ,
    \up_rdata_int_reg[4]_0 ,
    \up_rdata_reg[31] ,
    adc_pn_valid_in_reg);
  output [12:0]Q;
  output [12:0]\data_int_reg[15] ;
  output up_adc_lb_enb;
  output [3:0]D;
  output rst_reg;
  output [3:0]up_adc_pn_oos_s;
  output [3:0]up_adc_pn_err_s;
  output [1:0]p_0_in;
  output up_adc_lb_enb_0;
  output [3:0]up_adc_dfmt_se_reg;
  output [1:0]p_0_in_1;
  output [12:0]\data_int_reg[15]_0 ;
  output [12:0]\data_int_reg[15]_1 ;
  output up_adc_lb_enb_2;
  output [3:0]up_adc_dfmt_se_reg_0;
  output [1:0]p_0_in_3;
  output up_adc_lb_enb_4;
  output [3:0]up_adc_dfmt_se_reg_1;
  output [1:0]p_0_in_5;
  output [3:0]data3;
  output [0:0]p_4_in;
  output up_dlocked_m2;
  output up_dlocked_m3;
  output up_dlocked;
  output delay_rst;
  output up_status_pn_err;
  output up_status_pn_oos;
  output [0:0]E;
  output [31:0]up_timer_reg;
  output [2:0]data2;
  output up_cntrl_xfer_done_s;
  output [0:0]p_7_in;
  output up_pps_irq_mask_reg;
  output [3:0]\up_adc_pnseq_sel_reg[3] ;
  output [3:0]\up_adc_pnseq_sel_reg[3]_0 ;
  output [3:0]\up_adc_pnseq_sel_reg[3]_1 ;
  output [3:0]\up_adc_pnseq_sel_reg[3]_2 ;
  output up_wack0;
  output up_rack0;
  output [3:0]\up_adc_data_sel_reg[3] ;
  output adc_enable_i0;
  output up_adc_pn_oos_s_6;
  output up_adc_pn_err_s_7;
  output [3:0]\up_adc_data_sel_reg[3]_0 ;
  output adc_enable_q0;
  output up_adc_pn_oos_s_8;
  output up_adc_pn_err_s_9;
  output [3:0]\up_adc_data_sel_reg[3]_1 ;
  output adc_enable_i1;
  output up_adc_pn_oos_s_10;
  output up_adc_pn_err_s_11;
  output [3:0]\up_adc_data_sel_reg[3]_2 ;
  output adc_enable_q1;
  output up_adc_pn_oos_s_12;
  output up_adc_pn_err_s_13;
  output [31:0]\up_adc_start_code_reg[31] ;
  output adc_r1_mode;
  output [31:0]up_adc_gpio_out;
  output \up_data_status_int_reg[0] ;
  output \up_data_status_int_reg[1] ;
  output [31:0]\up_scratch_reg[31] ;
  output [31:0]\up_d_count_reg[31] ;
  output [6:0]\up_dld_int_reg[6] ;
  output [34:0]\up_dwdata_int_reg[34] ;
  output [31:0]\up_rdata_int_reg[31]_0 ;
  input clk;
  input p_0_in_14;
  input up_adc_dfmt_se0;
  input [31:0]\up_scratch_reg[31]_0 ;
  input s_axi_aclk;
  input adc_valid_s;
  input up_adc_pn_oos_int_reg;
  input up_adc_pn_err_int_reg;
  input p_8_in;
  input up_rreq_s;
  input up_adc_dfmt_se0_15;
  input up_adc_pn_oos_int_reg_0;
  input up_adc_pn_err_int_reg_0;
  input p_8_in_16;
  input up_rreq_s_17;
  input up_adc_dfmt_se0_18;
  input up_adc_pn_oos_int_reg_1;
  input up_adc_pn_err_int_reg_1;
  input p_8_in_19;
  input up_rreq_s_20;
  input up_adc_dfmt_se0_21;
  input up_adc_pn_oos_int_reg_2;
  input up_adc_pn_err_int_reg_2;
  input p_8_in_22;
  input up_rreq_s_23;
  input up_adc_sync0;
  input up_wreq_s;
  input up_status_ovf_reg;
  input up_rreq_s_24;
  input delay_locked;
  input up_wreq_s_25;
  input up_rreq_s_26;
  input delay_clk;
  input [3:0]O;
  input [3:0]\up_timer_reg[7] ;
  input [3:0]\up_timer_reg[11] ;
  input [3:0]\up_timer_reg[15] ;
  input [3:0]\up_timer_reg[19] ;
  input [3:0]\up_timer_reg[23] ;
  input [3:0]\up_timer_reg[27] ;
  input [3:0]\up_timer_reg[31] ;
  input \adc_pn0_data_reg[1] ;
  input [47:0]\adc_pn1_data_d_reg[11] ;
  input \adc_pn0_data_reg[1]_0 ;
  input adc_pn1_valid_in_reg;
  input up_resetn_reg;
  input up_adc_sync_reg;
  input up_pps_irq_mask_reg_0;
  input up_adc_clk_enb_reg;
  input up_mmcm_resetn_reg;
  input [47:0]\data_int_reg[11] ;
  input up_timer_reg_0_sp_1;
  input s_axi_aresetn;
  input up_wack;
  input up_rack;
  input adc_status_s;
  input adc_dovf;
  input [0:0]\up_adc_data_sel_reg[3]_3 ;
  input [0:0]SR;
  input [13:0]\up_rdata_int_reg[24]_0 ;
  input [0:0]\up_adc_data_sel_reg[3]_4 ;
  input [0:0]\up_rdata_int_reg[24]_1 ;
  input [12:0]\up_rdata_int_reg[19]_0 ;
  input [0:0]\up_adc_data_sel_reg[3]_5 ;
  input [0:0]\up_rdata_int_reg[24]_2 ;
  input [12:0]\up_rdata_int_reg[19]_1 ;
  input [0:0]\up_adc_data_sel_reg[3]_6 ;
  input [0:0]\up_rdata_int_reg[24]_3 ;
  input [12:0]\up_rdata_int_reg[19]_2 ;
  input [0:0]\up_adc_start_code_reg[0] ;
  input [0:0]\up_adc_gpio_out_int_reg[0] ;
  input [0:0]\up_scratch_reg[0] ;
  input [0:0]\up_rdata_int_reg[0]_0 ;
  input [31:0]\up_rdata_int_reg[31]_1 ;
  input [6:0]\up_dld_int_reg[6]_0 ;
  input \up_rdata_int_reg[31]_2 ;
  input [4:0]\up_rdata_int_reg[4]_0 ;
  input [31:0]\up_rdata_reg[31] ;
  input adc_pn_valid_in_reg;

  wire [3:0]D;
  wire [0:0]E;
  wire [3:0]O;
  wire [12:0]Q;
  wire [0:0]SR;
  wire adc_dovf;
  wire adc_enable_i0;
  wire adc_enable_i1;
  wire adc_enable_q0;
  wire adc_enable_q1;
  wire [15:0]adc_pn0_data_in;
  wire [15:0]adc_pn0_data_in_0;
  wire \adc_pn0_data_reg[1] ;
  wire \adc_pn0_data_reg[1]_0 ;
  wire [47:0]\adc_pn1_data_d_reg[11] ;
  wire adc_pn1_valid_in_reg;
  wire adc_pn_valid_in_reg;
  wire adc_r1_mode;
  wire adc_status_s;
  wire adc_valid_s;
  wire clk;
  wire [2:0]data2;
  wire [3:0]data3;
  wire [47:0]\data_int_reg[11] ;
  wire [12:0]\data_int_reg[15] ;
  wire [12:0]\data_int_reg[15]_0 ;
  wire [12:0]\data_int_reg[15]_1 ;
  wire delay_clk;
  wire delay_locked;
  wire delay_rst;
  wire i_rx_channel_1_n_44;
  wire i_rx_channel_1_n_45;
  wire [1:0]p_0_in;
  wire p_0_in_0;
  wire [1:0]p_0_in_1;
  wire p_0_in_14;
  wire [1:0]p_0_in_3;
  wire [1:0]p_0_in_5;
  wire [0:0]p_4_in;
  wire [0:0]p_7_in;
  wire p_8_in;
  wire p_8_in_16;
  wire p_8_in_19;
  wire p_8_in_22;
  wire rst_reg;
  wire s_axi_aclk;
  wire s_axi_aresetn;
  wire up_adc_clk_enb_reg;
  wire [3:0]\up_adc_data_sel_reg[3] ;
  wire [3:0]\up_adc_data_sel_reg[3]_0 ;
  wire [3:0]\up_adc_data_sel_reg[3]_1 ;
  wire [3:0]\up_adc_data_sel_reg[3]_2 ;
  wire [0:0]\up_adc_data_sel_reg[3]_3 ;
  wire [0:0]\up_adc_data_sel_reg[3]_4 ;
  wire [0:0]\up_adc_data_sel_reg[3]_5 ;
  wire [0:0]\up_adc_data_sel_reg[3]_6 ;
  wire up_adc_dfmt_se0;
  wire up_adc_dfmt_se0_15;
  wire up_adc_dfmt_se0_18;
  wire up_adc_dfmt_se0_21;
  wire [3:0]up_adc_dfmt_se_reg;
  wire [3:0]up_adc_dfmt_se_reg_0;
  wire [3:0]up_adc_dfmt_se_reg_1;
  wire [31:0]up_adc_gpio_out;
  wire [0:0]\up_adc_gpio_out_int_reg[0] ;
  wire up_adc_lb_enb;
  wire up_adc_lb_enb_0;
  wire up_adc_lb_enb_2;
  wire up_adc_lb_enb_4;
  wire up_adc_pn_err_int_reg;
  wire up_adc_pn_err_int_reg_0;
  wire up_adc_pn_err_int_reg_1;
  wire up_adc_pn_err_int_reg_2;
  wire [3:0]up_adc_pn_err_s;
  wire up_adc_pn_err_s_11;
  wire up_adc_pn_err_s_13;
  wire up_adc_pn_err_s_7;
  wire up_adc_pn_err_s_9;
  wire up_adc_pn_oos_int_reg;
  wire up_adc_pn_oos_int_reg_0;
  wire up_adc_pn_oos_int_reg_1;
  wire up_adc_pn_oos_int_reg_2;
  wire [3:0]up_adc_pn_oos_s;
  wire up_adc_pn_oos_s_10;
  wire up_adc_pn_oos_s_12;
  wire up_adc_pn_oos_s_6;
  wire up_adc_pn_oos_s_8;
  wire [3:0]\up_adc_pnseq_sel_reg[3] ;
  wire [3:0]\up_adc_pnseq_sel_reg[3]_0 ;
  wire [3:0]\up_adc_pnseq_sel_reg[3]_1 ;
  wire [3:0]\up_adc_pnseq_sel_reg[3]_2 ;
  wire [0:0]\up_adc_start_code_reg[0] ;
  wire [31:0]\up_adc_start_code_reg[31] ;
  wire up_adc_sync0;
  wire up_adc_sync_reg;
  wire up_cntrl_xfer_done_s;
  wire [31:0]\up_d_count_reg[31] ;
  wire \up_data_status_int_reg[0] ;
  wire \up_data_status_int_reg[1] ;
  wire [6:0]\up_dld_int_reg[6] ;
  wire [6:0]\up_dld_int_reg[6]_0 ;
  wire up_dlocked;
  wire up_dlocked_m2;
  wire up_dlocked_m3;
  wire [34:0]\up_dwdata_int_reg[34] ;
  wire up_mmcm_resetn_reg;
  wire up_pps_irq_mask_reg;
  wire up_pps_irq_mask_reg_0;
  wire up_rack;
  wire up_rack0;
  wire up_rack_int0_n_0;
  wire up_rack_rx_s;
  wire [5:0]up_rack_s;
  wire \up_rdata_int[0]_i_1_n_0 ;
  wire \up_rdata_int[10]_i_1_n_0 ;
  wire \up_rdata_int[11]_i_1_n_0 ;
  wire \up_rdata_int[12]_i_1_n_0 ;
  wire \up_rdata_int[13]_i_1_n_0 ;
  wire \up_rdata_int[14]_i_1_n_0 ;
  wire \up_rdata_int[15]_i_1_n_0 ;
  wire \up_rdata_int[16]_i_1_n_0 ;
  wire \up_rdata_int[17]_i_1_n_0 ;
  wire \up_rdata_int[18]_i_1_n_0 ;
  wire \up_rdata_int[19]_i_1_n_0 ;
  wire \up_rdata_int[1]_i_1_n_0 ;
  wire \up_rdata_int[20]_i_1_n_0 ;
  wire \up_rdata_int[21]_i_1_n_0 ;
  wire \up_rdata_int[22]_i_1_n_0 ;
  wire \up_rdata_int[23]_i_1_n_0 ;
  wire \up_rdata_int[24]_i_1_n_0 ;
  wire \up_rdata_int[25]_i_1_n_0 ;
  wire \up_rdata_int[26]_i_1_n_0 ;
  wire \up_rdata_int[27]_i_1_n_0 ;
  wire \up_rdata_int[28]_i_1_n_0 ;
  wire \up_rdata_int[29]_i_1_n_0 ;
  wire \up_rdata_int[2]_i_1_n_0 ;
  wire \up_rdata_int[30]_i_1_n_0 ;
  wire \up_rdata_int[31]_i_1_n_0 ;
  wire \up_rdata_int[3]_i_1_n_0 ;
  wire \up_rdata_int[4]_i_1_n_0 ;
  wire \up_rdata_int[5]_i_1_n_0 ;
  wire \up_rdata_int[6]_i_1_n_0 ;
  wire \up_rdata_int[7]_i_1_n_0 ;
  wire \up_rdata_int[8]_i_1_n_0 ;
  wire \up_rdata_int[9]_i_1_n_0 ;
  wire [0:0]\up_rdata_int_reg[0]_0 ;
  wire [12:0]\up_rdata_int_reg[19]_0 ;
  wire [12:0]\up_rdata_int_reg[19]_1 ;
  wire [12:0]\up_rdata_int_reg[19]_2 ;
  wire [13:0]\up_rdata_int_reg[24]_0 ;
  wire [0:0]\up_rdata_int_reg[24]_1 ;
  wire [0:0]\up_rdata_int_reg[24]_2 ;
  wire [0:0]\up_rdata_int_reg[24]_3 ;
  wire [31:0]\up_rdata_int_reg[31]_0 ;
  wire [31:0]\up_rdata_int_reg[31]_1 ;
  wire \up_rdata_int_reg[31]_2 ;
  wire [4:0]\up_rdata_int_reg[4]_0 ;
  wire [31:0]\up_rdata_reg[31] ;
  wire [31:0]up_rdata_rx_s;
  wire [24:0]\up_rdata_s[0]_1 ;
  wire [24:0]\up_rdata_s[1]_2 ;
  wire [24:0]\up_rdata_s[2]_3 ;
  wire [24:0]\up_rdata_s[3]_4 ;
  wire [31:0]\up_rdata_s[4]_5 ;
  wire [31:0]\up_rdata_s[5]_6 ;
  wire up_resetn_reg;
  wire up_rreq_s;
  wire up_rreq_s_17;
  wire up_rreq_s_20;
  wire up_rreq_s_23;
  wire up_rreq_s_24;
  wire up_rreq_s_26;
  wire [0:0]\up_scratch_reg[0] ;
  wire [31:0]\up_scratch_reg[31] ;
  wire [31:0]\up_scratch_reg[31]_0 ;
  wire up_status_ovf_reg;
  wire up_status_pn_err;
  wire up_status_pn_oos;
  wire [31:0]up_timer_reg;
  wire [3:0]\up_timer_reg[11] ;
  wire [3:0]\up_timer_reg[15] ;
  wire [3:0]\up_timer_reg[19] ;
  wire [3:0]\up_timer_reg[23] ;
  wire [3:0]\up_timer_reg[27] ;
  wire [3:0]\up_timer_reg[31] ;
  wire [3:0]\up_timer_reg[7] ;
  wire up_timer_reg_0_sn_1;
  wire up_wack;
  wire up_wack0;
  wire up_wack_rx_s;
  wire [5:0]up_wack_s;
  wire up_wreq_s;
  wire up_wreq_s_25;

  assign up_timer_reg_0_sn_1 = up_timer_reg_0_sp_1;
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_delay_cntrl i_delay_cntrl
       (.D({\up_rdata_int_reg[31]_2 ,\up_rdata_int_reg[4]_0 }),
        .Q({\up_rdata_s[5]_6 [31],\up_rdata_s[5]_6 [4:0]}),
        .delay_clk(delay_clk),
        .delay_locked(delay_locked),
        .delay_rst(delay_rst),
        .p_0_in_14(p_0_in_14),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_aresetn(s_axi_aresetn),
        .\up_dld_int_reg[6]_0 (\up_dld_int_reg[6] ),
        .\up_dld_int_reg[6]_1 (\up_dld_int_reg[6]_0 ),
        .up_dlocked(up_dlocked),
        .up_dlocked_m2(up_dlocked_m2),
        .up_dlocked_m3(up_dlocked_m3),
        .\up_dwdata_int_reg[34]_0 (\up_dwdata_int_reg[34] ),
        .\up_dwdata_int_reg[4]_0 (\up_scratch_reg[31]_0 [4:0]),
        .up_rack_s(up_rack_s[5]),
        .up_rreq_s_26(up_rreq_s_26),
        .up_wack_s(up_wack_s[5]),
        .up_wreq_s_25(up_wreq_s_25));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_ad9361_rx_channel i_rx_channel_0
       (.AR(rst_reg),
        .D(D),
        .E(E),
        .Q(Q),
        .SR(SR),
        .adc_enable_i0(adc_enable_i0),
        .adc_pn0_data_in(adc_pn0_data_in),
        .\adc_pn1_data_in_reg[11] (\adc_pn1_data_d_reg[11] [11:0]),
        .adc_pn1_valid_in_reg(adc_pn1_valid_in_reg),
        .adc_pn_valid_in_reg(adc_pn_valid_in_reg),
        .adc_valid_s(adc_valid_s),
        .clk(clk),
        .\data_int_reg[11] (\data_int_reg[11] [11:0]),
        .\data_int_reg[15] (\data_int_reg[15] ),
        .p_0_in_14(p_0_in_14),
        .p_8_in(p_8_in),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_aresetn(s_axi_aresetn),
        .\up_adc_data_sel_reg[3] (\up_adc_data_sel_reg[3] ),
        .\up_adc_data_sel_reg[3]_0 (\up_adc_data_sel_reg[3]_3 ),
        .up_adc_dfmt_se0(up_adc_dfmt_se0),
        .up_adc_lb_enb_reg(up_adc_lb_enb),
        .up_adc_pn_err_int_reg(up_adc_pn_err_int_reg),
        .up_adc_pn_err_s(up_adc_pn_err_s[0]),
        .up_adc_pn_err_s_7(up_adc_pn_err_s_7),
        .up_adc_pn_oos_int_reg(up_adc_pn_oos_int_reg),
        .up_adc_pn_oos_s(up_adc_pn_oos_s[0]),
        .up_adc_pn_oos_s_6(up_adc_pn_oos_s_6),
        .up_adc_pn_sel_reg(p_0_in[0]),
        .up_adc_pn_type_reg(p_0_in[1]),
        .\up_adc_pnseq_sel_reg[3] (\up_adc_pnseq_sel_reg[3] ),
        .\up_adc_pnseq_sel_reg[3]_0 ({\up_scratch_reg[31]_0 [19:16],\up_scratch_reg[31]_0 [11:10],\up_scratch_reg[31]_0 [6:0]}),
        .up_rack_s(up_rack_s[0]),
        .\up_rdata_int_reg[24] ({\up_rdata_s[0]_1 [24],\up_rdata_s[0]_1 [19:16],\up_rdata_s[0]_1 [11:10],\up_rdata_s[0]_1 [6:0]}),
        .\up_rdata_int_reg[24]_0 (\up_rdata_int_reg[24]_0 ),
        .up_rreq_s(up_rreq_s),
        .up_wack_s(up_wack_s[0]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_ad9361_rx_channel__parameterized0 i_rx_channel_1
       (.AR(rst_reg),
        .D({\up_rdata_int_reg[24]_0 [13],\up_rdata_int_reg[19]_0 }),
        .E(E),
        .\MULT_MACRO.dsp_v5_1.DSP48_V5_1 (\data_int_reg[15] ),
        .Q(Q),
        .adc_enable_q0(adc_enable_q0),
        .adc_pn0_data_in(adc_pn0_data_in),
        .\adc_pn0_data_reg[1] (\adc_pn0_data_reg[1] ),
        .\adc_pn1_data_d_reg[11] (\adc_pn1_data_d_reg[11] [23:0]),
        .adc_pn1_valid_in_reg(adc_pn1_valid_in_reg),
        .adc_pn_valid_in_reg(adc_pn_valid_in_reg),
        .adc_valid_s(adc_valid_s),
        .clk(clk),
        .\data_int_reg[11] (\data_int_reg[11] [23:12]),
        .p_0_in_14(p_0_in_14),
        .p_8_in_16(p_8_in_16),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_aresetn(s_axi_aresetn),
        .\up_adc_data_sel_reg[3] (\up_adc_data_sel_reg[3]_0 ),
        .\up_adc_data_sel_reg[3]_0 (\up_adc_data_sel_reg[3]_4 ),
        .up_adc_dfmt_se0_15(up_adc_dfmt_se0_15),
        .up_adc_dfmt_se_reg(up_adc_dfmt_se_reg),
        .up_adc_lb_enb_reg(up_adc_lb_enb_0),
        .up_adc_pn_err_int_reg(i_rx_channel_1_n_44),
        .up_adc_pn_err_int_reg_0(up_adc_pn_err_int_reg_0),
        .up_adc_pn_err_s(up_adc_pn_err_s[1]),
        .up_adc_pn_err_s_9(up_adc_pn_err_s_9),
        .up_adc_pn_oos_int_reg(i_rx_channel_1_n_45),
        .up_adc_pn_oos_int_reg_0(up_adc_pn_oos_int_reg_0),
        .up_adc_pn_oos_s(up_adc_pn_oos_s[1]),
        .up_adc_pn_oos_s_8(up_adc_pn_oos_s_8),
        .up_adc_pn_sel_reg(p_0_in_1[0]),
        .up_adc_pn_type_reg(p_0_in_1[1]),
        .\up_adc_pnseq_sel_reg[3] (\up_adc_pnseq_sel_reg[3]_0 ),
        .\up_adc_pnseq_sel_reg[3]_0 ({\up_scratch_reg[31]_0 [19:16],\up_scratch_reg[31]_0 [11:10],\up_scratch_reg[31]_0 [6:0]}),
        .up_rack_s(up_rack_s[1]),
        .\up_rdata_int_reg[24] ({\up_rdata_s[1]_2 [24],\up_rdata_s[1]_2 [19:16],\up_rdata_s[1]_2 [11:10],\up_rdata_s[1]_2 [6:0]}),
        .\up_rdata_int_reg[24]_0 (\up_rdata_int_reg[24]_1 ),
        .up_rreq_s_17(up_rreq_s_17),
        .up_status_pn_err_reg({up_adc_pn_err_s[3:2],up_adc_pn_err_s[0]}),
        .up_status_pn_oos_reg({up_adc_pn_oos_s[3:2],up_adc_pn_oos_s[0]}),
        .up_wack_s(up_wack_s[1]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_ad9361_rx_channel__parameterized1 i_rx_channel_2
       (.AR(rst_reg),
        .D({\up_rdata_int_reg[24]_0 [13],\up_rdata_int_reg[19]_1 }),
        .E(E),
        .Q(\data_int_reg[15]_0 ),
        .adc_enable_i1(adc_enable_i1),
        .adc_pn0_data_in(adc_pn0_data_in_0),
        .\adc_pn0_data_reg[0] ({\adc_pn1_data_d_reg[11] [47:44],\adc_pn1_data_d_reg[11] [35:24]}),
        .\adc_pn0_data_reg[1] (\adc_pn0_data_reg[1]_0 ),
        .adc_pn1_valid_in_reg(adc_pn1_valid_in_reg),
        .adc_pn_valid_in_reg(adc_pn_valid_in_reg),
        .adc_valid_s(adc_valid_s),
        .clk(clk),
        .\data_int_reg[11] (\data_int_reg[11] [35:24]),
        .\data_int_reg[15] (\data_int_reg[15]_1 ),
        .p_0_in_14(p_0_in_14),
        .p_8_in_19(p_8_in_19),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_aresetn(s_axi_aresetn),
        .\up_adc_data_sel_reg[3] (\up_adc_data_sel_reg[3]_1 ),
        .\up_adc_data_sel_reg[3]_0 (\up_adc_data_sel_reg[3]_5 ),
        .up_adc_dfmt_se0_18(up_adc_dfmt_se0_18),
        .up_adc_dfmt_se_reg(up_adc_dfmt_se_reg_0),
        .up_adc_lb_enb_reg(up_adc_lb_enb_2),
        .up_adc_pn_err_int_reg(up_adc_pn_err_int_reg_1),
        .up_adc_pn_err_s(up_adc_pn_err_s[2]),
        .up_adc_pn_err_s_11(up_adc_pn_err_s_11),
        .up_adc_pn_oos_int_reg(up_adc_pn_oos_int_reg_1),
        .up_adc_pn_oos_s(up_adc_pn_oos_s[2]),
        .up_adc_pn_oos_s_10(up_adc_pn_oos_s_10),
        .up_adc_pn_sel_reg(p_0_in_3[0]),
        .up_adc_pn_type_reg(p_0_in_3[1]),
        .\up_adc_pnseq_sel_reg[3] (\up_adc_pnseq_sel_reg[3]_1 ),
        .\up_adc_pnseq_sel_reg[3]_0 ({\up_scratch_reg[31]_0 [19:16],\up_scratch_reg[31]_0 [11:10],\up_scratch_reg[31]_0 [6:0]}),
        .up_rack_s(up_rack_s[2]),
        .\up_rdata_int_reg[24] ({\up_rdata_s[2]_3 [24],\up_rdata_s[2]_3 [19:16],\up_rdata_s[2]_3 [11:10],\up_rdata_s[2]_3 [6:0]}),
        .\up_rdata_int_reg[24]_0 (\up_rdata_int_reg[24]_2 ),
        .up_rreq_s_20(up_rreq_s_20),
        .up_wack_s(up_wack_s[2]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_ad9361_rx_channel__parameterized2 i_rx_channel_3
       (.AR(rst_reg),
        .E(E),
        .\MULT_MACRO.dsp_v5_1.DSP48_V5_1 (\data_int_reg[15]_1 ),
        .Q(\data_int_reg[15]_0 ),
        .adc_enable_q1(adc_enable_q1),
        .adc_pn0_data_in(adc_pn0_data_in_0),
        .\adc_pn1_data_d_reg[11] (\adc_pn1_data_d_reg[11] [47:36]),
        .adc_pn1_valid_in_reg(adc_pn1_valid_in_reg),
        .adc_pn_valid_in_reg(adc_pn_valid_in_reg),
        .adc_valid_s(adc_valid_s),
        .clk(clk),
        .\data_int_reg[11] (\data_int_reg[11] [47:36]),
        .p_0_in_14(p_0_in_14),
        .p_8_in_22(p_8_in_22),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_aresetn(s_axi_aresetn),
        .\up_adc_data_sel_reg[3] (\up_adc_data_sel_reg[3]_2 ),
        .\up_adc_data_sel_reg[3]_0 (\up_adc_data_sel_reg[3]_6 ),
        .up_adc_dfmt_se0_21(up_adc_dfmt_se0_21),
        .up_adc_dfmt_se_reg(up_adc_dfmt_se_reg_1),
        .up_adc_lb_enb_reg(up_adc_lb_enb_4),
        .up_adc_pn_err_int_reg(up_adc_pn_err_int_reg_2),
        .up_adc_pn_err_s(up_adc_pn_err_s[3]),
        .up_adc_pn_err_s_13(up_adc_pn_err_s_13),
        .up_adc_pn_oos_int_reg(up_adc_pn_oos_int_reg_2),
        .up_adc_pn_oos_s(up_adc_pn_oos_s[3]),
        .up_adc_pn_oos_s_12(up_adc_pn_oos_s_12),
        .up_adc_pn_sel_reg(p_0_in_5[0]),
        .up_adc_pn_type_reg(p_0_in_5[1]),
        .\up_adc_pnseq_sel_reg[3] (\up_adc_pnseq_sel_reg[3]_2 ),
        .\up_adc_pnseq_sel_reg[3]_0 ({\up_scratch_reg[31]_0 [19:16],\up_scratch_reg[31]_0 [11:10],\up_scratch_reg[31]_0 [6:0]}),
        .up_rack_s(up_rack_s[3]),
        .\up_rdata_int_reg[19] (\up_rdata_int_reg[19]_2 ),
        .\up_rdata_int_reg[24] ({\up_rdata_s[3]_4 [24],\up_rdata_s[3]_4 [19:16],\up_rdata_s[3]_4 [11:10],\up_rdata_s[3]_4 [6:0]}),
        .\up_rdata_int_reg[24]_0 (\up_rdata_int_reg[24]_3 ),
        .\up_rdata_int_reg[24]_1 (\up_rdata_int_reg[24]_0 [13]),
        .up_rreq_s_23(up_rreq_s_23),
        .up_wack_s(up_wack_s[3]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_adc_common i_up_adc_common
       (.AR(rst_reg),
        .O(O),
        .Q(\up_rdata_s[4]_5 ),
        .adc_dovf(adc_dovf),
        .adc_r1_mode(adc_r1_mode),
        .adc_status_s(adc_status_s),
        .clk(clk),
        .data2(data2),
        .data3(data3),
        .p_0_in_14(p_0_in_14),
        .p_4_in(p_4_in),
        .p_7_in(p_7_in),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_aresetn(s_axi_aresetn),
        .up_adc_clk_enb_reg_0(up_adc_clk_enb_reg),
        .up_adc_gpio_out(up_adc_gpio_out),
        .\up_adc_gpio_out_int_reg[0]_0 (\up_adc_gpio_out_int_reg[0] ),
        .\up_adc_start_code_reg[0]_0 (\up_adc_start_code_reg[0] ),
        .\up_adc_start_code_reg[31]_0 (\up_adc_start_code_reg[31] ),
        .up_adc_sync0(up_adc_sync0),
        .up_adc_sync_reg_0(up_adc_sync_reg),
        .up_cntrl_xfer_done_s(up_cntrl_xfer_done_s),
        .\up_d_count_reg[31] (\up_d_count_reg[31] ),
        .\up_data_status_int_reg[0] (\up_data_status_int_reg[0] ),
        .\up_data_status_int_reg[1] (\up_data_status_int_reg[1] ),
        .up_mmcm_resetn_reg_0(up_mmcm_resetn_reg),
        .up_pps_irq_mask_reg_0(up_pps_irq_mask_reg),
        .up_pps_irq_mask_reg_1(up_pps_irq_mask_reg_0),
        .up_rack_s(up_rack_s[4]),
        .\up_rdata_int_reg[0]_0 (\up_rdata_int_reg[0]_0 ),
        .\up_rdata_int_reg[31]_0 (\up_rdata_int_reg[31]_1 ),
        .up_resetn_reg_0(up_resetn_reg),
        .up_rreq_s_24(up_rreq_s_24),
        .\up_scratch_reg[0]_0 (\up_scratch_reg[0] ),
        .\up_scratch_reg[31]_0 (\up_scratch_reg[31] ),
        .\up_scratch_reg[31]_1 (\up_scratch_reg[31]_0 ),
        .up_status_ovf_reg_0(up_status_ovf_reg),
        .up_timer_reg(up_timer_reg),
        .\up_timer_reg[0]_0 (up_timer_reg_0_sn_1),
        .\up_timer_reg[11]_0 (\up_timer_reg[11] ),
        .\up_timer_reg[15]_0 (\up_timer_reg[15] ),
        .\up_timer_reg[19]_0 (\up_timer_reg[19] ),
        .\up_timer_reg[23]_0 (\up_timer_reg[23] ),
        .\up_timer_reg[27]_0 (\up_timer_reg[27] ),
        .\up_timer_reg[31]_0 (\up_timer_reg[31] ),
        .\up_timer_reg[7]_0 (\up_timer_reg[7] ),
        .up_wack_s(up_wack_s[4]),
        .up_wreq_s(up_wreq_s));
  LUT2 #(
    .INIT(4'hE)) 
    up_rack_i_1
       (.I0(up_rack_rx_s),
        .I1(up_rack),
        .O(up_rack0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    up_rack_int0
       (.I0(up_rack_s[1]),
        .I1(up_rack_s[0]),
        .I2(up_rack_s[4]),
        .I3(up_rack_s[5]),
        .I4(up_rack_s[2]),
        .I5(up_rack_s[3]),
        .O(up_rack_int0_n_0));
  FDCE #(
    .INIT(1'b0)) 
    up_rack_int_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(p_0_in_14),
        .D(up_rack_int0_n_0),
        .Q(up_rack_rx_s));
  LUT2 #(
    .INIT(4'hE)) 
    \up_rdata[0]_i_1 
       (.I0(up_rdata_rx_s[0]),
        .I1(\up_rdata_reg[31] [0]),
        .O(\up_rdata_int_reg[31]_0 [0]));
  LUT2 #(
    .INIT(4'hE)) 
    \up_rdata[10]_i_1 
       (.I0(up_rdata_rx_s[10]),
        .I1(\up_rdata_reg[31] [10]),
        .O(\up_rdata_int_reg[31]_0 [10]));
  LUT2 #(
    .INIT(4'hE)) 
    \up_rdata[11]_i_1 
       (.I0(up_rdata_rx_s[11]),
        .I1(\up_rdata_reg[31] [11]),
        .O(\up_rdata_int_reg[31]_0 [11]));
  LUT2 #(
    .INIT(4'hE)) 
    \up_rdata[12]_i_1 
       (.I0(up_rdata_rx_s[12]),
        .I1(\up_rdata_reg[31] [12]),
        .O(\up_rdata_int_reg[31]_0 [12]));
  LUT2 #(
    .INIT(4'hE)) 
    \up_rdata[13]_i_1 
       (.I0(up_rdata_rx_s[13]),
        .I1(\up_rdata_reg[31] [13]),
        .O(\up_rdata_int_reg[31]_0 [13]));
  LUT2 #(
    .INIT(4'hE)) 
    \up_rdata[14]_i_1 
       (.I0(up_rdata_rx_s[14]),
        .I1(\up_rdata_reg[31] [14]),
        .O(\up_rdata_int_reg[31]_0 [14]));
  LUT2 #(
    .INIT(4'hE)) 
    \up_rdata[15]_i_1 
       (.I0(up_rdata_rx_s[15]),
        .I1(\up_rdata_reg[31] [15]),
        .O(\up_rdata_int_reg[31]_0 [15]));
  LUT2 #(
    .INIT(4'hE)) 
    \up_rdata[16]_i_1 
       (.I0(up_rdata_rx_s[16]),
        .I1(\up_rdata_reg[31] [16]),
        .O(\up_rdata_int_reg[31]_0 [16]));
  LUT2 #(
    .INIT(4'hE)) 
    \up_rdata[17]_i_1 
       (.I0(up_rdata_rx_s[17]),
        .I1(\up_rdata_reg[31] [17]),
        .O(\up_rdata_int_reg[31]_0 [17]));
  LUT2 #(
    .INIT(4'hE)) 
    \up_rdata[18]_i_1 
       (.I0(up_rdata_rx_s[18]),
        .I1(\up_rdata_reg[31] [18]),
        .O(\up_rdata_int_reg[31]_0 [18]));
  LUT2 #(
    .INIT(4'hE)) 
    \up_rdata[19]_i_1 
       (.I0(up_rdata_rx_s[19]),
        .I1(\up_rdata_reg[31] [19]),
        .O(\up_rdata_int_reg[31]_0 [19]));
  LUT2 #(
    .INIT(4'hE)) 
    \up_rdata[1]_i_1 
       (.I0(up_rdata_rx_s[1]),
        .I1(\up_rdata_reg[31] [1]),
        .O(\up_rdata_int_reg[31]_0 [1]));
  LUT2 #(
    .INIT(4'hE)) 
    \up_rdata[20]_i_1 
       (.I0(up_rdata_rx_s[20]),
        .I1(\up_rdata_reg[31] [20]),
        .O(\up_rdata_int_reg[31]_0 [20]));
  LUT2 #(
    .INIT(4'hE)) 
    \up_rdata[21]_i_1 
       (.I0(up_rdata_rx_s[21]),
        .I1(\up_rdata_reg[31] [21]),
        .O(\up_rdata_int_reg[31]_0 [21]));
  LUT2 #(
    .INIT(4'hE)) 
    \up_rdata[22]_i_1 
       (.I0(up_rdata_rx_s[22]),
        .I1(\up_rdata_reg[31] [22]),
        .O(\up_rdata_int_reg[31]_0 [22]));
  LUT2 #(
    .INIT(4'hE)) 
    \up_rdata[23]_i_1 
       (.I0(up_rdata_rx_s[23]),
        .I1(\up_rdata_reg[31] [23]),
        .O(\up_rdata_int_reg[31]_0 [23]));
  LUT2 #(
    .INIT(4'hE)) 
    \up_rdata[24]_i_1 
       (.I0(up_rdata_rx_s[24]),
        .I1(\up_rdata_reg[31] [24]),
        .O(\up_rdata_int_reg[31]_0 [24]));
  LUT2 #(
    .INIT(4'hE)) 
    \up_rdata[25]_i_1 
       (.I0(up_rdata_rx_s[25]),
        .I1(\up_rdata_reg[31] [25]),
        .O(\up_rdata_int_reg[31]_0 [25]));
  LUT2 #(
    .INIT(4'hE)) 
    \up_rdata[26]_i_1 
       (.I0(up_rdata_rx_s[26]),
        .I1(\up_rdata_reg[31] [26]),
        .O(\up_rdata_int_reg[31]_0 [26]));
  LUT2 #(
    .INIT(4'hE)) 
    \up_rdata[27]_i_1 
       (.I0(up_rdata_rx_s[27]),
        .I1(\up_rdata_reg[31] [27]),
        .O(\up_rdata_int_reg[31]_0 [27]));
  LUT2 #(
    .INIT(4'hE)) 
    \up_rdata[28]_i_1 
       (.I0(up_rdata_rx_s[28]),
        .I1(\up_rdata_reg[31] [28]),
        .O(\up_rdata_int_reg[31]_0 [28]));
  LUT2 #(
    .INIT(4'hE)) 
    \up_rdata[29]_i_1 
       (.I0(up_rdata_rx_s[29]),
        .I1(\up_rdata_reg[31] [29]),
        .O(\up_rdata_int_reg[31]_0 [29]));
  LUT2 #(
    .INIT(4'hE)) 
    \up_rdata[2]_i_1 
       (.I0(up_rdata_rx_s[2]),
        .I1(\up_rdata_reg[31] [2]),
        .O(\up_rdata_int_reg[31]_0 [2]));
  LUT2 #(
    .INIT(4'hE)) 
    \up_rdata[30]_i_1 
       (.I0(up_rdata_rx_s[30]),
        .I1(\up_rdata_reg[31] [30]),
        .O(\up_rdata_int_reg[31]_0 [30]));
  LUT2 #(
    .INIT(4'hE)) 
    \up_rdata[31]_i_1 
       (.I0(up_rdata_rx_s[31]),
        .I1(\up_rdata_reg[31] [31]),
        .O(\up_rdata_int_reg[31]_0 [31]));
  LUT2 #(
    .INIT(4'hE)) 
    \up_rdata[3]_i_1 
       (.I0(up_rdata_rx_s[3]),
        .I1(\up_rdata_reg[31] [3]),
        .O(\up_rdata_int_reg[31]_0 [3]));
  LUT2 #(
    .INIT(4'hE)) 
    \up_rdata[4]_i_1 
       (.I0(up_rdata_rx_s[4]),
        .I1(\up_rdata_reg[31] [4]),
        .O(\up_rdata_int_reg[31]_0 [4]));
  LUT2 #(
    .INIT(4'hE)) 
    \up_rdata[5]_i_1 
       (.I0(up_rdata_rx_s[5]),
        .I1(\up_rdata_reg[31] [5]),
        .O(\up_rdata_int_reg[31]_0 [5]));
  LUT2 #(
    .INIT(4'hE)) 
    \up_rdata[6]_i_1 
       (.I0(up_rdata_rx_s[6]),
        .I1(\up_rdata_reg[31] [6]),
        .O(\up_rdata_int_reg[31]_0 [6]));
  LUT2 #(
    .INIT(4'hE)) 
    \up_rdata[7]_i_1 
       (.I0(up_rdata_rx_s[7]),
        .I1(\up_rdata_reg[31] [7]),
        .O(\up_rdata_int_reg[31]_0 [7]));
  LUT2 #(
    .INIT(4'hE)) 
    \up_rdata[8]_i_1 
       (.I0(up_rdata_rx_s[8]),
        .I1(\up_rdata_reg[31] [8]),
        .O(\up_rdata_int_reg[31]_0 [8]));
  LUT2 #(
    .INIT(4'hE)) 
    \up_rdata[9]_i_1 
       (.I0(up_rdata_rx_s[9]),
        .I1(\up_rdata_reg[31] [9]),
        .O(\up_rdata_int_reg[31]_0 [9]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \up_rdata_int[0]_i_1 
       (.I0(\up_rdata_s[5]_6 [0]),
        .I1(\up_rdata_s[0]_1 [0]),
        .I2(\up_rdata_s[2]_3 [0]),
        .I3(\up_rdata_s[1]_2 [0]),
        .I4(\up_rdata_s[4]_5 [0]),
        .I5(\up_rdata_s[3]_4 [0]),
        .O(\up_rdata_int[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \up_rdata_int[10]_i_1 
       (.I0(\up_rdata_s[5]_6 [31]),
        .I1(\up_rdata_s[0]_1 [10]),
        .I2(\up_rdata_s[2]_3 [10]),
        .I3(\up_rdata_s[1]_2 [10]),
        .I4(\up_rdata_s[4]_5 [10]),
        .I5(\up_rdata_s[3]_4 [10]),
        .O(\up_rdata_int[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \up_rdata_int[11]_i_1 
       (.I0(\up_rdata_s[5]_6 [31]),
        .I1(\up_rdata_s[0]_1 [11]),
        .I2(\up_rdata_s[2]_3 [11]),
        .I3(\up_rdata_s[1]_2 [11]),
        .I4(\up_rdata_s[4]_5 [11]),
        .I5(\up_rdata_s[3]_4 [11]),
        .O(\up_rdata_int[11]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \up_rdata_int[12]_i_1 
       (.I0(\up_rdata_s[5]_6 [31]),
        .I1(\up_rdata_s[0]_1 [24]),
        .I2(\up_rdata_s[2]_3 [24]),
        .I3(\up_rdata_s[1]_2 [24]),
        .I4(\up_rdata_s[4]_5 [12]),
        .I5(\up_rdata_s[3]_4 [24]),
        .O(\up_rdata_int[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \up_rdata_int[13]_i_1 
       (.I0(\up_rdata_s[5]_6 [31]),
        .I1(\up_rdata_s[4]_5 [13]),
        .O(\up_rdata_int[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \up_rdata_int[14]_i_1 
       (.I0(\up_rdata_s[5]_6 [31]),
        .I1(\up_rdata_s[4]_5 [14]),
        .O(\up_rdata_int[14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \up_rdata_int[15]_i_1 
       (.I0(\up_rdata_s[5]_6 [31]),
        .I1(\up_rdata_s[4]_5 [15]),
        .O(\up_rdata_int[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \up_rdata_int[16]_i_1 
       (.I0(\up_rdata_s[5]_6 [31]),
        .I1(\up_rdata_s[0]_1 [16]),
        .I2(\up_rdata_s[2]_3 [16]),
        .I3(\up_rdata_s[1]_2 [16]),
        .I4(\up_rdata_s[4]_5 [16]),
        .I5(\up_rdata_s[3]_4 [16]),
        .O(\up_rdata_int[16]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \up_rdata_int[17]_i_1 
       (.I0(\up_rdata_s[5]_6 [31]),
        .I1(\up_rdata_s[0]_1 [17]),
        .I2(\up_rdata_s[2]_3 [17]),
        .I3(\up_rdata_s[1]_2 [17]),
        .I4(\up_rdata_s[4]_5 [17]),
        .I5(\up_rdata_s[3]_4 [17]),
        .O(\up_rdata_int[17]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \up_rdata_int[18]_i_1 
       (.I0(\up_rdata_s[5]_6 [31]),
        .I1(\up_rdata_s[0]_1 [18]),
        .I2(\up_rdata_s[2]_3 [18]),
        .I3(\up_rdata_s[1]_2 [18]),
        .I4(\up_rdata_s[4]_5 [18]),
        .I5(\up_rdata_s[3]_4 [18]),
        .O(\up_rdata_int[18]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \up_rdata_int[19]_i_1 
       (.I0(\up_rdata_s[5]_6 [31]),
        .I1(\up_rdata_s[0]_1 [19]),
        .I2(\up_rdata_s[2]_3 [19]),
        .I3(\up_rdata_s[1]_2 [19]),
        .I4(\up_rdata_s[4]_5 [19]),
        .I5(\up_rdata_s[3]_4 [19]),
        .O(\up_rdata_int[19]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \up_rdata_int[1]_i_1 
       (.I0(\up_rdata_s[5]_6 [1]),
        .I1(\up_rdata_s[0]_1 [1]),
        .I2(\up_rdata_s[2]_3 [1]),
        .I3(\up_rdata_s[1]_2 [1]),
        .I4(\up_rdata_s[4]_5 [1]),
        .I5(\up_rdata_s[3]_4 [1]),
        .O(\up_rdata_int[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \up_rdata_int[20]_i_1 
       (.I0(\up_rdata_s[5]_6 [31]),
        .I1(\up_rdata_s[4]_5 [20]),
        .O(\up_rdata_int[20]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \up_rdata_int[21]_i_1 
       (.I0(\up_rdata_s[5]_6 [31]),
        .I1(\up_rdata_s[4]_5 [21]),
        .O(\up_rdata_int[21]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \up_rdata_int[22]_i_1 
       (.I0(\up_rdata_s[5]_6 [31]),
        .I1(\up_rdata_s[4]_5 [22]),
        .O(\up_rdata_int[22]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \up_rdata_int[23]_i_1 
       (.I0(\up_rdata_s[5]_6 [31]),
        .I1(\up_rdata_s[4]_5 [23]),
        .O(\up_rdata_int[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \up_rdata_int[24]_i_1 
       (.I0(\up_rdata_s[5]_6 [31]),
        .I1(\up_rdata_s[0]_1 [24]),
        .I2(\up_rdata_s[2]_3 [24]),
        .I3(\up_rdata_s[1]_2 [24]),
        .I4(\up_rdata_s[4]_5 [24]),
        .I5(\up_rdata_s[3]_4 [24]),
        .O(\up_rdata_int[24]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \up_rdata_int[25]_i_1 
       (.I0(\up_rdata_s[5]_6 [31]),
        .I1(\up_rdata_s[4]_5 [25]),
        .O(\up_rdata_int[25]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \up_rdata_int[26]_i_1 
       (.I0(\up_rdata_s[5]_6 [31]),
        .I1(\up_rdata_s[4]_5 [26]),
        .O(\up_rdata_int[26]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \up_rdata_int[27]_i_1 
       (.I0(\up_rdata_s[5]_6 [31]),
        .I1(\up_rdata_s[4]_5 [27]),
        .O(\up_rdata_int[27]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \up_rdata_int[28]_i_1 
       (.I0(\up_rdata_s[5]_6 [31]),
        .I1(\up_rdata_s[4]_5 [28]),
        .O(\up_rdata_int[28]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \up_rdata_int[29]_i_1 
       (.I0(\up_rdata_s[5]_6 [31]),
        .I1(\up_rdata_s[4]_5 [29]),
        .O(\up_rdata_int[29]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \up_rdata_int[2]_i_1 
       (.I0(\up_rdata_s[5]_6 [2]),
        .I1(\up_rdata_s[0]_1 [2]),
        .I2(\up_rdata_s[2]_3 [2]),
        .I3(\up_rdata_s[1]_2 [2]),
        .I4(\up_rdata_s[4]_5 [2]),
        .I5(\up_rdata_s[3]_4 [2]),
        .O(\up_rdata_int[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \up_rdata_int[30]_i_1 
       (.I0(\up_rdata_s[5]_6 [31]),
        .I1(\up_rdata_s[4]_5 [30]),
        .O(\up_rdata_int[30]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \up_rdata_int[31]_i_1 
       (.I0(\up_rdata_s[5]_6 [31]),
        .I1(\up_rdata_s[4]_5 [31]),
        .O(\up_rdata_int[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \up_rdata_int[3]_i_1 
       (.I0(\up_rdata_s[5]_6 [3]),
        .I1(\up_rdata_s[0]_1 [3]),
        .I2(\up_rdata_s[2]_3 [3]),
        .I3(\up_rdata_s[1]_2 [3]),
        .I4(\up_rdata_s[4]_5 [3]),
        .I5(\up_rdata_s[3]_4 [3]),
        .O(\up_rdata_int[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \up_rdata_int[4]_i_1 
       (.I0(\up_rdata_s[5]_6 [4]),
        .I1(\up_rdata_s[0]_1 [4]),
        .I2(\up_rdata_s[2]_3 [4]),
        .I3(\up_rdata_s[1]_2 [4]),
        .I4(\up_rdata_s[4]_5 [4]),
        .I5(\up_rdata_s[3]_4 [4]),
        .O(\up_rdata_int[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \up_rdata_int[5]_i_1 
       (.I0(\up_rdata_s[5]_6 [31]),
        .I1(\up_rdata_s[0]_1 [5]),
        .I2(\up_rdata_s[2]_3 [5]),
        .I3(\up_rdata_s[1]_2 [5]),
        .I4(\up_rdata_s[4]_5 [5]),
        .I5(\up_rdata_s[3]_4 [5]),
        .O(\up_rdata_int[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \up_rdata_int[6]_i_1 
       (.I0(\up_rdata_s[5]_6 [31]),
        .I1(\up_rdata_s[0]_1 [6]),
        .I2(\up_rdata_s[2]_3 [6]),
        .I3(\up_rdata_s[1]_2 [6]),
        .I4(\up_rdata_s[4]_5 [6]),
        .I5(\up_rdata_s[3]_4 [6]),
        .O(\up_rdata_int[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \up_rdata_int[7]_i_1 
       (.I0(\up_rdata_s[5]_6 [31]),
        .I1(\up_rdata_s[4]_5 [7]),
        .O(\up_rdata_int[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \up_rdata_int[8]_i_1 
       (.I0(\up_rdata_s[5]_6 [31]),
        .I1(\up_rdata_s[4]_5 [8]),
        .O(\up_rdata_int[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \up_rdata_int[9]_i_1 
       (.I0(\up_rdata_s[5]_6 [31]),
        .I1(\up_rdata_s[4]_5 [9]),
        .O(\up_rdata_int[9]_i_1_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(p_0_in_14),
        .D(\up_rdata_int[0]_i_1_n_0 ),
        .Q(up_rdata_rx_s[0]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[10] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(p_0_in_14),
        .D(\up_rdata_int[10]_i_1_n_0 ),
        .Q(up_rdata_rx_s[10]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[11] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(p_0_in_14),
        .D(\up_rdata_int[11]_i_1_n_0 ),
        .Q(up_rdata_rx_s[11]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[12] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(p_0_in_14),
        .D(\up_rdata_int[12]_i_1_n_0 ),
        .Q(up_rdata_rx_s[12]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[13] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(p_0_in_14),
        .D(\up_rdata_int[13]_i_1_n_0 ),
        .Q(up_rdata_rx_s[13]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[14] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(p_0_in_14),
        .D(\up_rdata_int[14]_i_1_n_0 ),
        .Q(up_rdata_rx_s[14]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[15] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(p_0_in_14),
        .D(\up_rdata_int[15]_i_1_n_0 ),
        .Q(up_rdata_rx_s[15]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[16] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(p_0_in_14),
        .D(\up_rdata_int[16]_i_1_n_0 ),
        .Q(up_rdata_rx_s[16]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[17] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(p_0_in_14),
        .D(\up_rdata_int[17]_i_1_n_0 ),
        .Q(up_rdata_rx_s[17]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[18] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(p_0_in_14),
        .D(\up_rdata_int[18]_i_1_n_0 ),
        .Q(up_rdata_rx_s[18]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[19] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(p_0_in_14),
        .D(\up_rdata_int[19]_i_1_n_0 ),
        .Q(up_rdata_rx_s[19]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(p_0_in_14),
        .D(\up_rdata_int[1]_i_1_n_0 ),
        .Q(up_rdata_rx_s[1]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[20] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(p_0_in_14),
        .D(\up_rdata_int[20]_i_1_n_0 ),
        .Q(up_rdata_rx_s[20]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[21] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(p_0_in_14),
        .D(\up_rdata_int[21]_i_1_n_0 ),
        .Q(up_rdata_rx_s[21]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[22] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(p_0_in_14),
        .D(\up_rdata_int[22]_i_1_n_0 ),
        .Q(up_rdata_rx_s[22]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[23] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(p_0_in_14),
        .D(\up_rdata_int[23]_i_1_n_0 ),
        .Q(up_rdata_rx_s[23]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[24] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(p_0_in_14),
        .D(\up_rdata_int[24]_i_1_n_0 ),
        .Q(up_rdata_rx_s[24]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[25] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(p_0_in_14),
        .D(\up_rdata_int[25]_i_1_n_0 ),
        .Q(up_rdata_rx_s[25]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[26] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(p_0_in_14),
        .D(\up_rdata_int[26]_i_1_n_0 ),
        .Q(up_rdata_rx_s[26]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[27] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(p_0_in_14),
        .D(\up_rdata_int[27]_i_1_n_0 ),
        .Q(up_rdata_rx_s[27]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[28] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(p_0_in_14),
        .D(\up_rdata_int[28]_i_1_n_0 ),
        .Q(up_rdata_rx_s[28]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[29] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(p_0_in_14),
        .D(\up_rdata_int[29]_i_1_n_0 ),
        .Q(up_rdata_rx_s[29]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(p_0_in_14),
        .D(\up_rdata_int[2]_i_1_n_0 ),
        .Q(up_rdata_rx_s[2]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[30] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(p_0_in_14),
        .D(\up_rdata_int[30]_i_1_n_0 ),
        .Q(up_rdata_rx_s[30]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[31] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(p_0_in_14),
        .D(\up_rdata_int[31]_i_1_n_0 ),
        .Q(up_rdata_rx_s[31]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(p_0_in_14),
        .D(\up_rdata_int[3]_i_1_n_0 ),
        .Q(up_rdata_rx_s[3]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(p_0_in_14),
        .D(\up_rdata_int[4]_i_1_n_0 ),
        .Q(up_rdata_rx_s[4]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(p_0_in_14),
        .D(\up_rdata_int[5]_i_1_n_0 ),
        .Q(up_rdata_rx_s[5]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(p_0_in_14),
        .D(\up_rdata_int[6]_i_1_n_0 ),
        .Q(up_rdata_rx_s[6]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[7] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(p_0_in_14),
        .D(\up_rdata_int[7]_i_1_n_0 ),
        .Q(up_rdata_rx_s[7]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[8] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(p_0_in_14),
        .D(\up_rdata_int[8]_i_1_n_0 ),
        .Q(up_rdata_rx_s[8]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[9] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(p_0_in_14),
        .D(\up_rdata_int[9]_i_1_n_0 ),
        .Q(up_rdata_rx_s[9]));
  FDCE #(
    .INIT(1'b0)) 
    up_status_pn_err_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(p_0_in_14),
        .D(i_rx_channel_1_n_44),
        .Q(up_status_pn_err));
  FDCE #(
    .INIT(1'b0)) 
    up_status_pn_oos_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(p_0_in_14),
        .D(i_rx_channel_1_n_45),
        .Q(up_status_pn_oos));
  LUT2 #(
    .INIT(4'hE)) 
    up_wack_i_1
       (.I0(up_wack_rx_s),
        .I1(up_wack),
        .O(up_wack0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    up_wack_int0
       (.I0(up_wack_s[1]),
        .I1(up_wack_s[0]),
        .I2(up_wack_s[4]),
        .I3(up_wack_s[5]),
        .I4(up_wack_s[2]),
        .I5(up_wack_s[3]),
        .O(p_0_in_0));
  FDCE #(
    .INIT(1'b0)) 
    up_wack_int_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(p_0_in_14),
        .D(p_0_in_0),
        .Q(up_wack_rx_s));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_ad9361_rx_channel
   (\data_int_reg[15] ,
    up_adc_lb_enb_reg,
    D,
    up_adc_pn_oos_s,
    up_adc_pn_err_s,
    up_wack_s,
    up_adc_pn_type_reg,
    up_adc_pn_sel_reg,
    up_rack_s,
    E,
    \up_adc_pnseq_sel_reg[3] ,
    \up_adc_data_sel_reg[3] ,
    adc_enable_i0,
    up_adc_pn_oos_s_6,
    up_adc_pn_err_s_7,
    \up_rdata_int_reg[24] ,
    Q,
    clk,
    p_0_in_14,
    up_adc_dfmt_se0,
    \up_adc_pnseq_sel_reg[3]_0 ,
    s_axi_aclk,
    adc_valid_s,
    AR,
    up_adc_pn_oos_int_reg,
    up_adc_pn_err_int_reg,
    p_8_in,
    up_rreq_s,
    adc_pn1_valid_in_reg,
    \data_int_reg[11] ,
    \adc_pn1_data_in_reg[11] ,
    adc_pn0_data_in,
    adc_pn_valid_in_reg,
    \up_adc_data_sel_reg[3]_0 ,
    s_axi_aresetn,
    SR,
    \up_rdata_int_reg[24]_0 );
  output [12:0]\data_int_reg[15] ;
  output up_adc_lb_enb_reg;
  output [3:0]D;
  output [0:0]up_adc_pn_oos_s;
  output [0:0]up_adc_pn_err_s;
  output [0:0]up_wack_s;
  output up_adc_pn_type_reg;
  output up_adc_pn_sel_reg;
  output [0:0]up_rack_s;
  output [0:0]E;
  output [3:0]\up_adc_pnseq_sel_reg[3] ;
  output [3:0]\up_adc_data_sel_reg[3] ;
  output adc_enable_i0;
  output up_adc_pn_oos_s_6;
  output up_adc_pn_err_s_7;
  output [13:0]\up_rdata_int_reg[24] ;
  input [12:0]Q;
  input clk;
  input p_0_in_14;
  input up_adc_dfmt_se0;
  input [12:0]\up_adc_pnseq_sel_reg[3]_0 ;
  input s_axi_aclk;
  input adc_valid_s;
  input [0:0]AR;
  input up_adc_pn_oos_int_reg;
  input up_adc_pn_err_int_reg;
  input p_8_in;
  input up_rreq_s;
  input adc_pn1_valid_in_reg;
  input [11:0]\data_int_reg[11] ;
  input [11:0]\adc_pn1_data_in_reg[11] ;
  input [15:0]adc_pn0_data_in;
  input adc_pn_valid_in_reg;
  input [0:0]\up_adc_data_sel_reg[3]_0 ;
  input s_axi_aresetn;
  input [0:0]SR;
  input [13:0]\up_rdata_int_reg[24]_0 ;

  wire [0:0]AR;
  wire [3:0]D;
  wire [0:0]E;
  wire [12:0]Q;
  wire [0:0]SR;
  wire [10:0]adc_data_s__0;
  wire adc_enable_i0;
  wire [15:0]adc_pn0_data_in;
  wire [15:0]adc_pn0_data_pn;
  wire [11:0]\adc_pn1_data_in_reg[11] ;
  wire [23:0]adc_pn1_data_pn;
  wire adc_pn1_valid_in;
  wire adc_pn1_valid_in_reg;
  wire adc_pn_err_s;
  wire adc_pn_oos_s;
  wire adc_pn_valid_in_reg;
  wire adc_valid_s;
  wire clk;
  wire [11:0]\data_int_reg[11] ;
  wire [12:0]\data_int_reg[15] ;
  wire i_rx_pnmon_n_10;
  wire i_rx_pnmon_n_11;
  wire i_rx_pnmon_n_12;
  wire i_rx_pnmon_n_13;
  wire i_rx_pnmon_n_14;
  wire i_rx_pnmon_n_15;
  wire i_rx_pnmon_n_16;
  wire i_rx_pnmon_n_17;
  wire i_rx_pnmon_n_18;
  wire i_rx_pnmon_n_19;
  wire i_rx_pnmon_n_20;
  wire i_rx_pnmon_n_21;
  wire i_rx_pnmon_n_22;
  wire i_rx_pnmon_n_23;
  wire i_rx_pnmon_n_24;
  wire i_rx_pnmon_n_25;
  wire i_rx_pnmon_n_26;
  wire i_rx_pnmon_n_27;
  wire i_rx_pnmon_n_4;
  wire i_rx_pnmon_n_5;
  wire i_rx_pnmon_n_6;
  wire i_rx_pnmon_n_7;
  wire i_rx_pnmon_n_8;
  wire i_rx_pnmon_n_9;
  wire i_up_adc_channel_n_28;
  wire i_up_adc_channel_n_29;
  wire i_up_adc_channel_n_30;
  wire i_up_adc_channel_n_31;
  wire i_up_adc_channel_n_32;
  wire i_up_adc_channel_n_33;
  wire i_up_adc_channel_n_34;
  wire i_up_adc_channel_n_35;
  wire i_up_adc_channel_n_36;
  wire i_up_adc_channel_n_37;
  wire i_up_adc_channel_n_38;
  wire i_up_adc_channel_n_39;
  wire i_up_adc_channel_n_40;
  wire i_up_adc_channel_n_41;
  wire i_up_adc_channel_n_42;
  wire i_up_adc_channel_n_43;
  wire i_up_adc_channel_n_44;
  wire i_up_adc_channel_n_45;
  wire i_up_adc_channel_n_46;
  wire i_up_adc_channel_n_47;
  wire i_up_adc_channel_n_48;
  wire i_up_adc_channel_n_49;
  wire i_up_adc_channel_n_50;
  wire i_up_adc_channel_n_51;
  wire i_up_adc_channel_n_52;
  wire i_up_adc_channel_n_53;
  wire i_up_adc_channel_n_54;
  wire i_up_adc_channel_n_55;
  wire i_up_adc_channel_n_56;
  wire i_up_adc_channel_n_57;
  wire i_up_adc_channel_n_58;
  wire i_up_adc_channel_n_59;
  wire i_up_adc_channel_n_60;
  wire i_up_adc_channel_n_61;
  wire i_up_adc_channel_n_62;
  wire i_up_adc_channel_n_63;
  wire i_up_adc_channel_n_64;
  wire i_up_adc_channel_n_65;
  wire i_up_adc_channel_n_66;
  wire i_up_adc_channel_n_67;
  wire i_up_adc_channel_n_68;
  wire i_up_adc_channel_n_69;
  wire i_up_adc_channel_n_70;
  wire i_up_adc_channel_n_71;
  wire i_up_adc_channel_n_72;
  wire i_up_adc_channel_n_73;
  wire i_up_adc_channel_n_74;
  wire i_up_adc_channel_n_75;
  wire i_up_adc_channel_n_76;
  wire p_0_in_14;
  wire p_8_in;
  wire s_axi_aclk;
  wire s_axi_aresetn;
  wire sign_s;
  wire sign_s0;
  wire [3:0]\up_adc_data_sel_reg[3] ;
  wire [0:0]\up_adc_data_sel_reg[3]_0 ;
  wire up_adc_dfmt_se0;
  wire up_adc_lb_enb_reg;
  wire up_adc_pn_err_int_reg;
  wire [0:0]up_adc_pn_err_s;
  wire up_adc_pn_err_s_7;
  wire up_adc_pn_oos_int_reg;
  wire [0:0]up_adc_pn_oos_s;
  wire up_adc_pn_oos_s_6;
  wire up_adc_pn_sel_reg;
  wire up_adc_pn_type_reg;
  wire [3:0]\up_adc_pnseq_sel_reg[3] ;
  wire [12:0]\up_adc_pnseq_sel_reg[3]_0 ;
  wire [0:0]up_rack_s;
  wire [13:0]\up_rdata_int_reg[24] ;
  wire [13:0]\up_rdata_int_reg[24]_0 ;
  wire up_rreq_s;
  wire [0:0]up_wack_s;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_datafmt_34 i_ad_datafmt
       (.D({sign_s,sign_s0,adc_data_s__0}),
        .Q(\data_int_reg[15] ),
        .clk(clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_iqcor_35 i_ad_iqcor
       (.\MULT_MACRO.dsp_v5_1.DSP48_V5_1 (\data_int_reg[15] ),
        .Q(Q),
        .clk(clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_ad9361_rx_pnmon i_rx_pnmon
       (.D({i_up_adc_channel_n_28,i_up_adc_channel_n_29,i_up_adc_channel_n_30,i_up_adc_channel_n_31,i_up_adc_channel_n_32,i_up_adc_channel_n_33,i_up_adc_channel_n_34,i_up_adc_channel_n_35,i_up_adc_channel_n_36,i_up_adc_channel_n_37,i_up_adc_channel_n_38,i_up_adc_channel_n_39,i_up_adc_channel_n_40,i_up_adc_channel_n_41,i_up_adc_channel_n_42,i_up_adc_channel_n_43,i_up_adc_channel_n_44,i_up_adc_channel_n_45,i_up_adc_channel_n_46,i_up_adc_channel_n_47,i_up_adc_channel_n_48,i_up_adc_channel_n_49,i_up_adc_channel_n_50,i_up_adc_channel_n_51}),
        .E(E),
        .Q({i_rx_pnmon_n_4,i_rx_pnmon_n_5,i_rx_pnmon_n_6,i_rx_pnmon_n_7,i_rx_pnmon_n_8,i_rx_pnmon_n_9,i_rx_pnmon_n_10,i_rx_pnmon_n_11,i_rx_pnmon_n_12,i_rx_pnmon_n_13,i_rx_pnmon_n_14,i_rx_pnmon_n_15,i_rx_pnmon_n_16,i_rx_pnmon_n_17,i_rx_pnmon_n_18,i_rx_pnmon_n_19,i_rx_pnmon_n_20,i_rx_pnmon_n_21,i_rx_pnmon_n_22,i_rx_pnmon_n_23,i_rx_pnmon_n_24,i_rx_pnmon_n_25,i_rx_pnmon_n_26,i_rx_pnmon_n_27}),
        .adc_pn0_data_in(adc_pn0_data_in),
        .\adc_pn0_data_pn_reg[15]_0 (adc_pn0_data_pn),
        .\adc_pn1_data_in_reg[11]_0 (\adc_pn1_data_in_reg[11] ),
        .\adc_pn1_data_pn_reg[23]_0 (adc_pn1_data_pn),
        .adc_pn1_valid_in(adc_pn1_valid_in),
        .adc_pn1_valid_in_reg_0(adc_pn1_valid_in_reg),
        .\adc_pn_data_pn_reg[23]_0 ({i_up_adc_channel_n_52,i_up_adc_channel_n_53,i_up_adc_channel_n_54,i_up_adc_channel_n_55,i_up_adc_channel_n_56,i_up_adc_channel_n_57,i_up_adc_channel_n_58,i_up_adc_channel_n_59,i_up_adc_channel_n_60,i_up_adc_channel_n_61,i_up_adc_channel_n_62,i_up_adc_channel_n_63,i_up_adc_channel_n_64,i_up_adc_channel_n_65,i_up_adc_channel_n_66,i_up_adc_channel_n_67,i_up_adc_channel_n_68,i_up_adc_channel_n_69,i_up_adc_channel_n_70,i_up_adc_channel_n_71,i_up_adc_channel_n_72,i_up_adc_channel_n_73,i_up_adc_channel_n_74,i_up_adc_channel_n_75}),
        .adc_pn_err_s(adc_pn_err_s),
        .adc_pn_oos_s(adc_pn_oos_s),
        .adc_pn_valid_in_reg_0(i_up_adc_channel_n_76),
        .adc_valid_s(adc_valid_s),
        .clk(clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_adc_channel i_up_adc_channel
       (.AR(AR),
        .D(D),
        .Q({i_rx_pnmon_n_4,i_rx_pnmon_n_5,i_rx_pnmon_n_6,i_rx_pnmon_n_7,i_rx_pnmon_n_8,i_rx_pnmon_n_9,i_rx_pnmon_n_10,i_rx_pnmon_n_11,i_rx_pnmon_n_12,i_rx_pnmon_n_13,i_rx_pnmon_n_14,i_rx_pnmon_n_15,i_rx_pnmon_n_16,i_rx_pnmon_n_17,i_rx_pnmon_n_18,i_rx_pnmon_n_19,i_rx_pnmon_n_20,i_rx_pnmon_n_21,i_rx_pnmon_n_22,i_rx_pnmon_n_23,i_rx_pnmon_n_24,i_rx_pnmon_n_25,i_rx_pnmon_n_26,i_rx_pnmon_n_27}),
        .SR(SR),
        .adc_enable_i0(adc_enable_i0),
        .adc_pn0_data_in(adc_pn0_data_in),
        .\adc_pn1_data_in_reg[23] ({i_up_adc_channel_n_28,i_up_adc_channel_n_29,i_up_adc_channel_n_30,i_up_adc_channel_n_31,i_up_adc_channel_n_32,i_up_adc_channel_n_33,i_up_adc_channel_n_34,i_up_adc_channel_n_35,i_up_adc_channel_n_36,i_up_adc_channel_n_37,i_up_adc_channel_n_38,i_up_adc_channel_n_39,i_up_adc_channel_n_40,i_up_adc_channel_n_41,i_up_adc_channel_n_42,i_up_adc_channel_n_43,i_up_adc_channel_n_44,i_up_adc_channel_n_45,i_up_adc_channel_n_46,i_up_adc_channel_n_47,i_up_adc_channel_n_48,i_up_adc_channel_n_49,i_up_adc_channel_n_50,i_up_adc_channel_n_51}),
        .\adc_pn1_data_pn_reg[23] ({i_up_adc_channel_n_52,i_up_adc_channel_n_53,i_up_adc_channel_n_54,i_up_adc_channel_n_55,i_up_adc_channel_n_56,i_up_adc_channel_n_57,i_up_adc_channel_n_58,i_up_adc_channel_n_59,i_up_adc_channel_n_60,i_up_adc_channel_n_61,i_up_adc_channel_n_62,i_up_adc_channel_n_63,i_up_adc_channel_n_64,i_up_adc_channel_n_65,i_up_adc_channel_n_66,i_up_adc_channel_n_67,i_up_adc_channel_n_68,i_up_adc_channel_n_69,i_up_adc_channel_n_70,i_up_adc_channel_n_71,i_up_adc_channel_n_72,i_up_adc_channel_n_73,i_up_adc_channel_n_74,i_up_adc_channel_n_75}),
        .adc_pn1_valid_in(adc_pn1_valid_in),
        .adc_pn1_valid_in_reg(i_up_adc_channel_n_76),
        .\adc_pn_data_pn_reg[15] (adc_pn0_data_pn),
        .\adc_pn_data_pn_reg[23] (adc_pn1_data_pn),
        .adc_pn_err_s(adc_pn_err_s),
        .adc_pn_oos_s(adc_pn_oos_s),
        .adc_pn_valid_in_reg(adc_pn_valid_in_reg),
        .clk(clk),
        .\d_data_cntrl_int_reg[75] ({sign_s,sign_s0,adc_data_s__0}),
        .\data_int_reg[11] (\data_int_reg[11] ),
        .\data_int_reg[11]_0 (\adc_pn1_data_in_reg[11] ),
        .p_0_in_14(p_0_in_14),
        .p_8_in(p_8_in),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_aresetn(s_axi_aresetn),
        .\up_adc_data_sel_reg[3]_0 (\up_adc_data_sel_reg[3] ),
        .\up_adc_data_sel_reg[3]_1 (\up_adc_data_sel_reg[3]_0 ),
        .up_adc_dfmt_se0(up_adc_dfmt_se0),
        .up_adc_lb_enb_reg_0(up_adc_lb_enb_reg),
        .up_adc_pn_err_int_reg_0(up_adc_pn_err_int_reg),
        .up_adc_pn_err_s(up_adc_pn_err_s),
        .up_adc_pn_err_s_7(up_adc_pn_err_s_7),
        .up_adc_pn_oos_int_reg_0(up_adc_pn_oos_int_reg),
        .up_adc_pn_oos_s(up_adc_pn_oos_s),
        .up_adc_pn_oos_s_6(up_adc_pn_oos_s_6),
        .up_adc_pn_sel_reg_0(up_adc_pn_sel_reg),
        .up_adc_pn_type_reg_0(up_adc_pn_type_reg),
        .\up_adc_pnseq_sel_reg[3]_0 (\up_adc_pnseq_sel_reg[3] ),
        .\up_adc_pnseq_sel_reg[3]_1 (\up_adc_pnseq_sel_reg[3]_0 ),
        .up_rack_s(up_rack_s),
        .\up_rdata_int_reg[24]_0 (\up_rdata_int_reg[24] ),
        .\up_rdata_int_reg[24]_1 (\up_rdata_int_reg[24]_0 ),
        .up_rreq_s(up_rreq_s),
        .up_wack_s(up_wack_s));
endmodule

(* ORIG_REF_NAME = "axi_ad9361_rx_channel" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_ad9361_rx_channel__parameterized0
   (Q,
    up_adc_lb_enb_reg,
    up_adc_dfmt_se_reg,
    up_adc_pn_oos_s,
    up_adc_pn_err_s,
    up_wack_s,
    up_adc_pn_type_reg,
    up_adc_pn_sel_reg,
    up_rack_s,
    adc_pn0_data_in,
    \up_adc_pnseq_sel_reg[3] ,
    up_adc_pn_err_int_reg,
    up_adc_pn_oos_int_reg,
    \up_adc_data_sel_reg[3] ,
    adc_enable_q0,
    up_adc_pn_oos_s_8,
    up_adc_pn_err_s_9,
    \up_rdata_int_reg[24] ,
    clk,
    \MULT_MACRO.dsp_v5_1.DSP48_V5_1 ,
    p_0_in_14,
    up_adc_dfmt_se0_15,
    \up_adc_pnseq_sel_reg[3]_0 ,
    s_axi_aclk,
    adc_valid_s,
    AR,
    up_adc_pn_oos_int_reg_0,
    up_adc_pn_err_int_reg_0,
    p_8_in_16,
    up_rreq_s_17,
    \adc_pn0_data_reg[1] ,
    \adc_pn1_data_d_reg[11] ,
    E,
    adc_pn1_valid_in_reg,
    \data_int_reg[11] ,
    up_status_pn_err_reg,
    up_status_pn_oos_reg,
    adc_pn_valid_in_reg,
    \up_adc_data_sel_reg[3]_0 ,
    s_axi_aresetn,
    \up_rdata_int_reg[24]_0 ,
    D);
  output [12:0]Q;
  output up_adc_lb_enb_reg;
  output [3:0]up_adc_dfmt_se_reg;
  output [0:0]up_adc_pn_oos_s;
  output [0:0]up_adc_pn_err_s;
  output [0:0]up_wack_s;
  output up_adc_pn_type_reg;
  output up_adc_pn_sel_reg;
  output [0:0]up_rack_s;
  output [15:0]adc_pn0_data_in;
  output [3:0]\up_adc_pnseq_sel_reg[3] ;
  output up_adc_pn_err_int_reg;
  output up_adc_pn_oos_int_reg;
  output [3:0]\up_adc_data_sel_reg[3] ;
  output adc_enable_q0;
  output up_adc_pn_oos_s_8;
  output up_adc_pn_err_s_9;
  output [13:0]\up_rdata_int_reg[24] ;
  input clk;
  input [12:0]\MULT_MACRO.dsp_v5_1.DSP48_V5_1 ;
  input p_0_in_14;
  input up_adc_dfmt_se0_15;
  input [12:0]\up_adc_pnseq_sel_reg[3]_0 ;
  input s_axi_aclk;
  input adc_valid_s;
  input [0:0]AR;
  input up_adc_pn_oos_int_reg_0;
  input up_adc_pn_err_int_reg_0;
  input p_8_in_16;
  input up_rreq_s_17;
  input \adc_pn0_data_reg[1] ;
  input [23:0]\adc_pn1_data_d_reg[11] ;
  input [0:0]E;
  input adc_pn1_valid_in_reg;
  input [11:0]\data_int_reg[11] ;
  input [2:0]up_status_pn_err_reg;
  input [2:0]up_status_pn_oos_reg;
  input adc_pn_valid_in_reg;
  input [0:0]\up_adc_data_sel_reg[3]_0 ;
  input s_axi_aresetn;
  input [0:0]\up_rdata_int_reg[24]_0 ;
  input [13:0]D;

  wire [0:0]AR;
  wire [13:0]D;
  wire [0:0]E;
  wire [12:0]\MULT_MACRO.dsp_v5_1.DSP48_V5_1 ;
  wire [12:0]Q;
  wire [10:0]adc_data_s__0;
  wire adc_enable_q0;
  wire [15:0]adc_pn0_data_in;
  wire [15:0]adc_pn0_data_pn;
  wire \adc_pn0_data_reg[1] ;
  wire [23:0]\adc_pn1_data_d_reg[11] ;
  wire [23:0]adc_pn1_data_pn;
  wire adc_pn1_valid_in;
  wire adc_pn1_valid_in_reg;
  wire adc_pn_err_s;
  wire adc_pn_oos_s;
  wire adc_pn_valid_in_reg;
  wire adc_valid_s;
  wire clk;
  wire [11:0]\data_int_reg[11] ;
  wire i_rx_pnmon_n_19;
  wire i_rx_pnmon_n_20;
  wire i_rx_pnmon_n_21;
  wire i_rx_pnmon_n_22;
  wire i_rx_pnmon_n_23;
  wire i_rx_pnmon_n_24;
  wire i_rx_pnmon_n_25;
  wire i_rx_pnmon_n_26;
  wire i_rx_pnmon_n_27;
  wire i_rx_pnmon_n_28;
  wire i_rx_pnmon_n_29;
  wire i_rx_pnmon_n_30;
  wire i_rx_pnmon_n_31;
  wire i_rx_pnmon_n_32;
  wire i_rx_pnmon_n_33;
  wire i_rx_pnmon_n_34;
  wire i_rx_pnmon_n_35;
  wire i_rx_pnmon_n_36;
  wire i_rx_pnmon_n_37;
  wire i_rx_pnmon_n_38;
  wire i_rx_pnmon_n_39;
  wire i_rx_pnmon_n_40;
  wire i_rx_pnmon_n_41;
  wire i_rx_pnmon_n_42;
  wire i_up_adc_channel_n_30;
  wire i_up_adc_channel_n_31;
  wire i_up_adc_channel_n_32;
  wire i_up_adc_channel_n_33;
  wire i_up_adc_channel_n_34;
  wire i_up_adc_channel_n_35;
  wire i_up_adc_channel_n_36;
  wire i_up_adc_channel_n_37;
  wire i_up_adc_channel_n_38;
  wire i_up_adc_channel_n_39;
  wire i_up_adc_channel_n_40;
  wire i_up_adc_channel_n_41;
  wire i_up_adc_channel_n_42;
  wire i_up_adc_channel_n_43;
  wire i_up_adc_channel_n_44;
  wire i_up_adc_channel_n_45;
  wire i_up_adc_channel_n_46;
  wire i_up_adc_channel_n_47;
  wire i_up_adc_channel_n_48;
  wire i_up_adc_channel_n_49;
  wire i_up_adc_channel_n_50;
  wire i_up_adc_channel_n_51;
  wire i_up_adc_channel_n_52;
  wire i_up_adc_channel_n_53;
  wire i_up_adc_channel_n_54;
  wire i_up_adc_channel_n_55;
  wire i_up_adc_channel_n_56;
  wire i_up_adc_channel_n_57;
  wire i_up_adc_channel_n_58;
  wire i_up_adc_channel_n_59;
  wire i_up_adc_channel_n_60;
  wire i_up_adc_channel_n_61;
  wire i_up_adc_channel_n_62;
  wire i_up_adc_channel_n_63;
  wire i_up_adc_channel_n_64;
  wire i_up_adc_channel_n_65;
  wire i_up_adc_channel_n_66;
  wire i_up_adc_channel_n_67;
  wire i_up_adc_channel_n_68;
  wire i_up_adc_channel_n_69;
  wire i_up_adc_channel_n_70;
  wire i_up_adc_channel_n_71;
  wire i_up_adc_channel_n_72;
  wire i_up_adc_channel_n_73;
  wire i_up_adc_channel_n_74;
  wire i_up_adc_channel_n_75;
  wire i_up_adc_channel_n_76;
  wire i_up_adc_channel_n_77;
  wire i_up_adc_channel_n_78;
  wire p_0_in_14;
  wire p_8_in_16;
  wire s_axi_aclk;
  wire s_axi_aresetn;
  wire sign_s;
  wire sign_s0;
  wire [3:0]\up_adc_data_sel_reg[3] ;
  wire [0:0]\up_adc_data_sel_reg[3]_0 ;
  wire up_adc_dfmt_se0_15;
  wire [3:0]up_adc_dfmt_se_reg;
  wire up_adc_lb_enb_reg;
  wire up_adc_pn_err_int_reg;
  wire up_adc_pn_err_int_reg_0;
  wire [0:0]up_adc_pn_err_s;
  wire up_adc_pn_err_s_9;
  wire up_adc_pn_oos_int_reg;
  wire up_adc_pn_oos_int_reg_0;
  wire [0:0]up_adc_pn_oos_s;
  wire up_adc_pn_oos_s_8;
  wire up_adc_pn_sel_reg;
  wire up_adc_pn_type_reg;
  wire [3:0]\up_adc_pnseq_sel_reg[3] ;
  wire [12:0]\up_adc_pnseq_sel_reg[3]_0 ;
  wire [0:0]up_rack_s;
  wire [13:0]\up_rdata_int_reg[24] ;
  wire [0:0]\up_rdata_int_reg[24]_0 ;
  wire up_rreq_s_17;
  wire [2:0]up_status_pn_err_reg;
  wire [2:0]up_status_pn_oos_reg;
  wire [0:0]up_wack_s;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_datafmt_27 i_ad_datafmt
       (.D({sign_s,sign_s0,adc_data_s__0}),
        .Q(Q),
        .clk(clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_iqcor__parameterized0_28 i_ad_iqcor
       (.\MULT_MACRO.dsp_v5_1.DSP48_V5_1 (\MULT_MACRO.dsp_v5_1.DSP48_V5_1 ),
        .Q(Q),
        .clk(clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_ad9361_rx_pnmon__parameterized0 i_rx_pnmon
       (.D({i_up_adc_channel_n_30,i_up_adc_channel_n_31,i_up_adc_channel_n_32,i_up_adc_channel_n_33,i_up_adc_channel_n_34,i_up_adc_channel_n_35,i_up_adc_channel_n_36,i_up_adc_channel_n_37,i_up_adc_channel_n_38,i_up_adc_channel_n_39,i_up_adc_channel_n_40,i_up_adc_channel_n_41,i_up_adc_channel_n_42,i_up_adc_channel_n_43,i_up_adc_channel_n_44,i_up_adc_channel_n_45,i_up_adc_channel_n_46,i_up_adc_channel_n_47,i_up_adc_channel_n_48,i_up_adc_channel_n_49,i_up_adc_channel_n_50,i_up_adc_channel_n_51,i_up_adc_channel_n_52,i_up_adc_channel_n_53}),
        .E(E),
        .Q({i_rx_pnmon_n_19,i_rx_pnmon_n_20,i_rx_pnmon_n_21,i_rx_pnmon_n_22,i_rx_pnmon_n_23,i_rx_pnmon_n_24,i_rx_pnmon_n_25,i_rx_pnmon_n_26,i_rx_pnmon_n_27,i_rx_pnmon_n_28,i_rx_pnmon_n_29,i_rx_pnmon_n_30,i_rx_pnmon_n_31,i_rx_pnmon_n_32,i_rx_pnmon_n_33,i_rx_pnmon_n_34,i_rx_pnmon_n_35,i_rx_pnmon_n_36,i_rx_pnmon_n_37,i_rx_pnmon_n_38,i_rx_pnmon_n_39,i_rx_pnmon_n_40,i_rx_pnmon_n_41,i_rx_pnmon_n_42}),
        .adc_pn0_data_in(adc_pn0_data_in),
        .\adc_pn0_data_pn_reg[15]_0 (adc_pn0_data_pn),
        .\adc_pn0_data_reg[1]_0 (\adc_pn0_data_reg[1] ),
        .\adc_pn1_data_d_reg[11]_0 (\adc_pn1_data_d_reg[11] ),
        .\adc_pn1_data_pn_reg[23]_0 (adc_pn1_data_pn),
        .adc_pn1_valid_in(adc_pn1_valid_in),
        .adc_pn1_valid_in_reg_0(adc_pn1_valid_in_reg),
        .\adc_pn_data_pn_reg[23]_0 ({i_up_adc_channel_n_54,i_up_adc_channel_n_55,i_up_adc_channel_n_56,i_up_adc_channel_n_57,i_up_adc_channel_n_58,i_up_adc_channel_n_59,i_up_adc_channel_n_60,i_up_adc_channel_n_61,i_up_adc_channel_n_62,i_up_adc_channel_n_63,i_up_adc_channel_n_64,i_up_adc_channel_n_65,i_up_adc_channel_n_66,i_up_adc_channel_n_67,i_up_adc_channel_n_68,i_up_adc_channel_n_69,i_up_adc_channel_n_70,i_up_adc_channel_n_71,i_up_adc_channel_n_72,i_up_adc_channel_n_73,i_up_adc_channel_n_74,i_up_adc_channel_n_75,i_up_adc_channel_n_76,i_up_adc_channel_n_77}),
        .adc_pn_err_s(adc_pn_err_s),
        .adc_pn_oos_s(adc_pn_oos_s),
        .adc_pn_valid_in_reg_0(i_up_adc_channel_n_78),
        .adc_valid_s(adc_valid_s),
        .clk(clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_adc_channel__parameterized0 i_up_adc_channel
       (.AR(AR),
        .D({sign_s,sign_s0,adc_data_s__0}),
        .Q({i_rx_pnmon_n_19,i_rx_pnmon_n_20,i_rx_pnmon_n_21,i_rx_pnmon_n_22,i_rx_pnmon_n_23,i_rx_pnmon_n_24,i_rx_pnmon_n_25,i_rx_pnmon_n_26,i_rx_pnmon_n_27,i_rx_pnmon_n_28,i_rx_pnmon_n_29,i_rx_pnmon_n_30,i_rx_pnmon_n_31,i_rx_pnmon_n_32,i_rx_pnmon_n_33,i_rx_pnmon_n_34,i_rx_pnmon_n_35,i_rx_pnmon_n_36,i_rx_pnmon_n_37,i_rx_pnmon_n_38,i_rx_pnmon_n_39,i_rx_pnmon_n_40,i_rx_pnmon_n_41,i_rx_pnmon_n_42}),
        .adc_enable_q0(adc_enable_q0),
        .adc_pn0_data_in(adc_pn0_data_in),
        .\adc_pn1_data_in_reg[23] ({i_up_adc_channel_n_30,i_up_adc_channel_n_31,i_up_adc_channel_n_32,i_up_adc_channel_n_33,i_up_adc_channel_n_34,i_up_adc_channel_n_35,i_up_adc_channel_n_36,i_up_adc_channel_n_37,i_up_adc_channel_n_38,i_up_adc_channel_n_39,i_up_adc_channel_n_40,i_up_adc_channel_n_41,i_up_adc_channel_n_42,i_up_adc_channel_n_43,i_up_adc_channel_n_44,i_up_adc_channel_n_45,i_up_adc_channel_n_46,i_up_adc_channel_n_47,i_up_adc_channel_n_48,i_up_adc_channel_n_49,i_up_adc_channel_n_50,i_up_adc_channel_n_51,i_up_adc_channel_n_52,i_up_adc_channel_n_53}),
        .\adc_pn1_data_pn_reg[23] ({i_up_adc_channel_n_54,i_up_adc_channel_n_55,i_up_adc_channel_n_56,i_up_adc_channel_n_57,i_up_adc_channel_n_58,i_up_adc_channel_n_59,i_up_adc_channel_n_60,i_up_adc_channel_n_61,i_up_adc_channel_n_62,i_up_adc_channel_n_63,i_up_adc_channel_n_64,i_up_adc_channel_n_65,i_up_adc_channel_n_66,i_up_adc_channel_n_67,i_up_adc_channel_n_68,i_up_adc_channel_n_69,i_up_adc_channel_n_70,i_up_adc_channel_n_71,i_up_adc_channel_n_72,i_up_adc_channel_n_73,i_up_adc_channel_n_74,i_up_adc_channel_n_75,i_up_adc_channel_n_76,i_up_adc_channel_n_77}),
        .adc_pn1_valid_in(adc_pn1_valid_in),
        .adc_pn1_valid_in_reg(i_up_adc_channel_n_78),
        .\adc_pn_data_pn_reg[15] (adc_pn0_data_pn),
        .\adc_pn_data_pn_reg[23] (adc_pn1_data_pn),
        .adc_pn_err_s(adc_pn_err_s),
        .adc_pn_oos_s(adc_pn_oos_s),
        .adc_pn_valid_in_reg(adc_pn_valid_in_reg),
        .clk(clk),
        .\data_int_reg[11] (\data_int_reg[11] ),
        .\data_int_reg[11]_0 (\adc_pn1_data_d_reg[11] [23:12]),
        .p_0_in_14(p_0_in_14),
        .p_8_in_16(p_8_in_16),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_aresetn(s_axi_aresetn),
        .\up_adc_data_sel_reg[3]_0 (\up_adc_data_sel_reg[3] ),
        .\up_adc_data_sel_reg[3]_1 (\up_adc_data_sel_reg[3]_0 ),
        .up_adc_dfmt_se0_15(up_adc_dfmt_se0_15),
        .up_adc_dfmt_se_reg_0(up_adc_dfmt_se_reg),
        .up_adc_lb_enb_reg_0(up_adc_lb_enb_reg),
        .up_adc_pn_err_int_reg_0(up_adc_pn_err_int_reg),
        .up_adc_pn_err_int_reg_1(up_adc_pn_err_int_reg_0),
        .up_adc_pn_err_s(up_adc_pn_err_s),
        .up_adc_pn_err_s_9(up_adc_pn_err_s_9),
        .up_adc_pn_oos_int_reg_0(up_adc_pn_oos_int_reg),
        .up_adc_pn_oos_int_reg_1(up_adc_pn_oos_int_reg_0),
        .up_adc_pn_oos_s(up_adc_pn_oos_s),
        .up_adc_pn_oos_s_8(up_adc_pn_oos_s_8),
        .up_adc_pn_sel_reg_0(up_adc_pn_sel_reg),
        .up_adc_pn_type_reg_0(up_adc_pn_type_reg),
        .\up_adc_pnseq_sel_reg[3]_0 (\up_adc_pnseq_sel_reg[3] ),
        .\up_adc_pnseq_sel_reg[3]_1 (\up_adc_pnseq_sel_reg[3]_0 ),
        .up_rack_s(up_rack_s),
        .\up_rdata_int_reg[24]_0 (\up_rdata_int_reg[24] ),
        .\up_rdata_int_reg[24]_1 (\up_rdata_int_reg[24]_0 ),
        .\up_rdata_int_reg[24]_2 (D),
        .up_rreq_s_17(up_rreq_s_17),
        .up_status_pn_err_reg(up_status_pn_err_reg),
        .up_status_pn_oos_reg(up_status_pn_oos_reg),
        .up_wack_s(up_wack_s));
endmodule

(* ORIG_REF_NAME = "axi_ad9361_rx_channel" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_ad9361_rx_channel__parameterized1
   (\data_int_reg[15] ,
    up_adc_lb_enb_reg,
    up_adc_dfmt_se_reg,
    up_adc_pn_oos_s,
    up_adc_pn_err_s,
    up_wack_s,
    up_adc_pn_type_reg,
    up_adc_pn_sel_reg,
    up_rack_s,
    adc_pn0_data_in,
    \up_adc_pnseq_sel_reg[3] ,
    \up_adc_data_sel_reg[3] ,
    adc_enable_i1,
    up_adc_pn_oos_s_10,
    up_adc_pn_err_s_11,
    \up_rdata_int_reg[24] ,
    Q,
    clk,
    p_0_in_14,
    up_adc_dfmt_se0_18,
    \up_adc_pnseq_sel_reg[3]_0 ,
    s_axi_aclk,
    adc_valid_s,
    AR,
    up_adc_pn_oos_int_reg,
    up_adc_pn_err_int_reg,
    p_8_in_19,
    up_rreq_s_20,
    \adc_pn0_data_reg[1] ,
    \adc_pn0_data_reg[0] ,
    E,
    adc_pn1_valid_in_reg,
    \data_int_reg[11] ,
    adc_pn_valid_in_reg,
    \up_adc_data_sel_reg[3]_0 ,
    s_axi_aresetn,
    \up_rdata_int_reg[24]_0 ,
    D);
  output [12:0]\data_int_reg[15] ;
  output up_adc_lb_enb_reg;
  output [3:0]up_adc_dfmt_se_reg;
  output [0:0]up_adc_pn_oos_s;
  output [0:0]up_adc_pn_err_s;
  output [0:0]up_wack_s;
  output up_adc_pn_type_reg;
  output up_adc_pn_sel_reg;
  output [0:0]up_rack_s;
  output [15:0]adc_pn0_data_in;
  output [3:0]\up_adc_pnseq_sel_reg[3] ;
  output [3:0]\up_adc_data_sel_reg[3] ;
  output adc_enable_i1;
  output up_adc_pn_oos_s_10;
  output up_adc_pn_err_s_11;
  output [13:0]\up_rdata_int_reg[24] ;
  input [12:0]Q;
  input clk;
  input p_0_in_14;
  input up_adc_dfmt_se0_18;
  input [12:0]\up_adc_pnseq_sel_reg[3]_0 ;
  input s_axi_aclk;
  input adc_valid_s;
  input [0:0]AR;
  input up_adc_pn_oos_int_reg;
  input up_adc_pn_err_int_reg;
  input p_8_in_19;
  input up_rreq_s_20;
  input \adc_pn0_data_reg[1] ;
  input [15:0]\adc_pn0_data_reg[0] ;
  input [0:0]E;
  input adc_pn1_valid_in_reg;
  input [11:0]\data_int_reg[11] ;
  input adc_pn_valid_in_reg;
  input [0:0]\up_adc_data_sel_reg[3]_0 ;
  input s_axi_aresetn;
  input [0:0]\up_rdata_int_reg[24]_0 ;
  input [13:0]D;

  wire [0:0]AR;
  wire [13:0]D;
  wire [0:0]E;
  wire [12:0]Q;
  wire [10:0]adc_data_s__0;
  wire adc_enable_i1;
  wire [15:0]adc_pn0_data_in;
  wire [15:0]adc_pn0_data_pn;
  wire [15:0]\adc_pn0_data_reg[0] ;
  wire \adc_pn0_data_reg[1] ;
  wire [23:0]adc_pn1_data_pn;
  wire adc_pn1_valid_in;
  wire adc_pn1_valid_in_reg;
  wire adc_pn_err_s;
  wire adc_pn_oos_s;
  wire adc_pn_valid_in_reg;
  wire adc_valid_s;
  wire clk;
  wire [11:0]\data_int_reg[11] ;
  wire [12:0]\data_int_reg[15] ;
  wire i_rx_pnmon_n_59;
  wire i_rx_pnmon_n_60;
  wire i_rx_pnmon_n_61;
  wire i_rx_pnmon_n_62;
  wire i_rx_pnmon_n_63;
  wire i_rx_pnmon_n_64;
  wire i_rx_pnmon_n_65;
  wire i_rx_pnmon_n_66;
  wire i_rx_pnmon_n_67;
  wire i_rx_pnmon_n_68;
  wire i_rx_pnmon_n_69;
  wire i_rx_pnmon_n_70;
  wire i_rx_pnmon_n_71;
  wire i_rx_pnmon_n_72;
  wire i_rx_pnmon_n_73;
  wire i_rx_pnmon_n_74;
  wire i_rx_pnmon_n_75;
  wire i_rx_pnmon_n_76;
  wire i_rx_pnmon_n_77;
  wire i_rx_pnmon_n_78;
  wire i_rx_pnmon_n_79;
  wire i_rx_pnmon_n_80;
  wire i_rx_pnmon_n_81;
  wire i_rx_pnmon_n_82;
  wire i_up_adc_channel_n_28;
  wire i_up_adc_channel_n_29;
  wire i_up_adc_channel_n_30;
  wire i_up_adc_channel_n_31;
  wire i_up_adc_channel_n_32;
  wire i_up_adc_channel_n_33;
  wire i_up_adc_channel_n_34;
  wire i_up_adc_channel_n_35;
  wire i_up_adc_channel_n_36;
  wire i_up_adc_channel_n_37;
  wire i_up_adc_channel_n_38;
  wire i_up_adc_channel_n_39;
  wire i_up_adc_channel_n_40;
  wire i_up_adc_channel_n_41;
  wire i_up_adc_channel_n_42;
  wire i_up_adc_channel_n_43;
  wire i_up_adc_channel_n_44;
  wire i_up_adc_channel_n_45;
  wire i_up_adc_channel_n_46;
  wire i_up_adc_channel_n_47;
  wire i_up_adc_channel_n_48;
  wire i_up_adc_channel_n_49;
  wire i_up_adc_channel_n_50;
  wire i_up_adc_channel_n_51;
  wire i_up_adc_channel_n_52;
  wire i_up_adc_channel_n_53;
  wire i_up_adc_channel_n_54;
  wire i_up_adc_channel_n_55;
  wire i_up_adc_channel_n_56;
  wire i_up_adc_channel_n_57;
  wire i_up_adc_channel_n_58;
  wire i_up_adc_channel_n_59;
  wire i_up_adc_channel_n_60;
  wire i_up_adc_channel_n_61;
  wire i_up_adc_channel_n_62;
  wire i_up_adc_channel_n_63;
  wire i_up_adc_channel_n_64;
  wire i_up_adc_channel_n_65;
  wire i_up_adc_channel_n_66;
  wire i_up_adc_channel_n_67;
  wire i_up_adc_channel_n_68;
  wire i_up_adc_channel_n_69;
  wire i_up_adc_channel_n_70;
  wire i_up_adc_channel_n_71;
  wire i_up_adc_channel_n_72;
  wire i_up_adc_channel_n_73;
  wire i_up_adc_channel_n_74;
  wire i_up_adc_channel_n_75;
  wire i_up_adc_channel_n_76;
  wire p_0_in_14;
  wire p_8_in_19;
  wire s_axi_aclk;
  wire s_axi_aresetn;
  wire sign_s;
  wire sign_s0;
  wire [3:0]\up_adc_data_sel_reg[3] ;
  wire [0:0]\up_adc_data_sel_reg[3]_0 ;
  wire up_adc_dfmt_se0_18;
  wire [3:0]up_adc_dfmt_se_reg;
  wire up_adc_lb_enb_reg;
  wire up_adc_pn_err_int_reg;
  wire [0:0]up_adc_pn_err_s;
  wire up_adc_pn_err_s_11;
  wire up_adc_pn_oos_int_reg;
  wire [0:0]up_adc_pn_oos_s;
  wire up_adc_pn_oos_s_10;
  wire up_adc_pn_sel_reg;
  wire up_adc_pn_type_reg;
  wire [3:0]\up_adc_pnseq_sel_reg[3] ;
  wire [12:0]\up_adc_pnseq_sel_reg[3]_0 ;
  wire [0:0]up_rack_s;
  wire [13:0]\up_rdata_int_reg[24] ;
  wire [0:0]\up_rdata_int_reg[24]_0 ;
  wire up_rreq_s_20;
  wire [0:0]up_wack_s;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_datafmt_20 i_ad_datafmt
       (.D({sign_s,sign_s0,adc_data_s__0}),
        .Q(\data_int_reg[15] ),
        .clk(clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_iqcor_21 i_ad_iqcor
       (.\MULT_MACRO.dsp_v5_1.DSP48_V5_1 (\data_int_reg[15] ),
        .Q(Q),
        .clk(clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_ad9361_rx_pnmon__parameterized1 i_rx_pnmon
       (.D({i_up_adc_channel_n_28,i_up_adc_channel_n_29,i_up_adc_channel_n_30,i_up_adc_channel_n_31,i_up_adc_channel_n_32,i_up_adc_channel_n_33,i_up_adc_channel_n_34,i_up_adc_channel_n_35,i_up_adc_channel_n_36,i_up_adc_channel_n_37,i_up_adc_channel_n_38,i_up_adc_channel_n_39,i_up_adc_channel_n_40,i_up_adc_channel_n_41,i_up_adc_channel_n_42,i_up_adc_channel_n_43,i_up_adc_channel_n_44,i_up_adc_channel_n_45,i_up_adc_channel_n_46,i_up_adc_channel_n_47,i_up_adc_channel_n_48,i_up_adc_channel_n_49,i_up_adc_channel_n_50,i_up_adc_channel_n_51}),
        .E(E),
        .Q(adc_pn0_data_pn),
        .adc_pn0_data_in(adc_pn0_data_in),
        .\adc_pn0_data_reg[0]_0 (\adc_pn0_data_reg[0] ),
        .\adc_pn0_data_reg[1]_0 (\adc_pn0_data_reg[1] ),
        .\adc_pn1_data_in_reg[23]_0 ({i_rx_pnmon_n_59,i_rx_pnmon_n_60,i_rx_pnmon_n_61,i_rx_pnmon_n_62,i_rx_pnmon_n_63,i_rx_pnmon_n_64,i_rx_pnmon_n_65,i_rx_pnmon_n_66,i_rx_pnmon_n_67,i_rx_pnmon_n_68,i_rx_pnmon_n_69,i_rx_pnmon_n_70,i_rx_pnmon_n_71,i_rx_pnmon_n_72,i_rx_pnmon_n_73,i_rx_pnmon_n_74,i_rx_pnmon_n_75,i_rx_pnmon_n_76,i_rx_pnmon_n_77,i_rx_pnmon_n_78,i_rx_pnmon_n_79,i_rx_pnmon_n_80,i_rx_pnmon_n_81,i_rx_pnmon_n_82}),
        .\adc_pn1_data_pn_reg[23]_0 (adc_pn1_data_pn),
        .adc_pn1_valid_in(adc_pn1_valid_in),
        .adc_pn1_valid_in_reg_0(adc_pn1_valid_in_reg),
        .\adc_pn_data_pn_reg[23]_0 ({i_up_adc_channel_n_52,i_up_adc_channel_n_53,i_up_adc_channel_n_54,i_up_adc_channel_n_55,i_up_adc_channel_n_56,i_up_adc_channel_n_57,i_up_adc_channel_n_58,i_up_adc_channel_n_59,i_up_adc_channel_n_60,i_up_adc_channel_n_61,i_up_adc_channel_n_62,i_up_adc_channel_n_63,i_up_adc_channel_n_64,i_up_adc_channel_n_65,i_up_adc_channel_n_66,i_up_adc_channel_n_67,i_up_adc_channel_n_68,i_up_adc_channel_n_69,i_up_adc_channel_n_70,i_up_adc_channel_n_71,i_up_adc_channel_n_72,i_up_adc_channel_n_73,i_up_adc_channel_n_74,i_up_adc_channel_n_75}),
        .adc_pn_err_s(adc_pn_err_s),
        .adc_pn_oos_s(adc_pn_oos_s),
        .adc_pn_valid_in_reg_0(i_up_adc_channel_n_76),
        .adc_valid_s(adc_valid_s),
        .clk(clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_adc_channel__parameterized1 i_up_adc_channel
       (.AR(AR),
        .D({sign_s,sign_s0,adc_data_s__0}),
        .Q(adc_pn0_data_pn),
        .adc_enable_i1(adc_enable_i1),
        .adc_pn0_data_in(adc_pn0_data_in),
        .\adc_pn1_data_in_reg[23] ({i_up_adc_channel_n_28,i_up_adc_channel_n_29,i_up_adc_channel_n_30,i_up_adc_channel_n_31,i_up_adc_channel_n_32,i_up_adc_channel_n_33,i_up_adc_channel_n_34,i_up_adc_channel_n_35,i_up_adc_channel_n_36,i_up_adc_channel_n_37,i_up_adc_channel_n_38,i_up_adc_channel_n_39,i_up_adc_channel_n_40,i_up_adc_channel_n_41,i_up_adc_channel_n_42,i_up_adc_channel_n_43,i_up_adc_channel_n_44,i_up_adc_channel_n_45,i_up_adc_channel_n_46,i_up_adc_channel_n_47,i_up_adc_channel_n_48,i_up_adc_channel_n_49,i_up_adc_channel_n_50,i_up_adc_channel_n_51}),
        .\adc_pn1_data_pn_reg[23] ({i_up_adc_channel_n_52,i_up_adc_channel_n_53,i_up_adc_channel_n_54,i_up_adc_channel_n_55,i_up_adc_channel_n_56,i_up_adc_channel_n_57,i_up_adc_channel_n_58,i_up_adc_channel_n_59,i_up_adc_channel_n_60,i_up_adc_channel_n_61,i_up_adc_channel_n_62,i_up_adc_channel_n_63,i_up_adc_channel_n_64,i_up_adc_channel_n_65,i_up_adc_channel_n_66,i_up_adc_channel_n_67,i_up_adc_channel_n_68,i_up_adc_channel_n_69,i_up_adc_channel_n_70,i_up_adc_channel_n_71,i_up_adc_channel_n_72,i_up_adc_channel_n_73,i_up_adc_channel_n_74,i_up_adc_channel_n_75}),
        .adc_pn1_valid_in(adc_pn1_valid_in),
        .adc_pn1_valid_in_reg(i_up_adc_channel_n_76),
        .\adc_pn_data_in_reg[23] ({i_rx_pnmon_n_59,i_rx_pnmon_n_60,i_rx_pnmon_n_61,i_rx_pnmon_n_62,i_rx_pnmon_n_63,i_rx_pnmon_n_64,i_rx_pnmon_n_65,i_rx_pnmon_n_66,i_rx_pnmon_n_67,i_rx_pnmon_n_68,i_rx_pnmon_n_69,i_rx_pnmon_n_70,i_rx_pnmon_n_71,i_rx_pnmon_n_72,i_rx_pnmon_n_73,i_rx_pnmon_n_74,i_rx_pnmon_n_75,i_rx_pnmon_n_76,i_rx_pnmon_n_77,i_rx_pnmon_n_78,i_rx_pnmon_n_79,i_rx_pnmon_n_80,i_rx_pnmon_n_81,i_rx_pnmon_n_82}),
        .\adc_pn_data_pn_reg[23] (adc_pn1_data_pn),
        .adc_pn_err_s(adc_pn_err_s),
        .adc_pn_oos_s(adc_pn_oos_s),
        .adc_pn_valid_in_reg(adc_pn_valid_in_reg),
        .clk(clk),
        .\data_int_reg[11] (\data_int_reg[11] ),
        .\data_int_reg[11]_0 (\adc_pn0_data_reg[0] [11:0]),
        .p_0_in_14(p_0_in_14),
        .p_8_in_19(p_8_in_19),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_aresetn(s_axi_aresetn),
        .\up_adc_data_sel_reg[3]_0 (\up_adc_data_sel_reg[3] ),
        .\up_adc_data_sel_reg[3]_1 (\up_adc_data_sel_reg[3]_0 ),
        .up_adc_dfmt_se0_18(up_adc_dfmt_se0_18),
        .up_adc_dfmt_se_reg_0(up_adc_dfmt_se_reg),
        .up_adc_lb_enb_reg_0(up_adc_lb_enb_reg),
        .up_adc_pn_err_int_reg_0(up_adc_pn_err_int_reg),
        .up_adc_pn_err_s(up_adc_pn_err_s),
        .up_adc_pn_err_s_11(up_adc_pn_err_s_11),
        .up_adc_pn_oos_int_reg_0(up_adc_pn_oos_int_reg),
        .up_adc_pn_oos_s(up_adc_pn_oos_s),
        .up_adc_pn_oos_s_10(up_adc_pn_oos_s_10),
        .up_adc_pn_sel_reg_0(up_adc_pn_sel_reg),
        .up_adc_pn_type_reg_0(up_adc_pn_type_reg),
        .\up_adc_pnseq_sel_reg[3]_0 (\up_adc_pnseq_sel_reg[3] ),
        .\up_adc_pnseq_sel_reg[3]_1 (\up_adc_pnseq_sel_reg[3]_0 ),
        .up_rack_s(up_rack_s),
        .\up_rdata_int_reg[24]_0 (\up_rdata_int_reg[24] ),
        .\up_rdata_int_reg[24]_1 (\up_rdata_int_reg[24]_0 ),
        .\up_rdata_int_reg[24]_2 (D),
        .up_rreq_s_20(up_rreq_s_20),
        .up_wack_s(up_wack_s));
endmodule

(* ORIG_REF_NAME = "axi_ad9361_rx_channel" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_ad9361_rx_channel__parameterized2
   (Q,
    up_adc_lb_enb_reg,
    up_adc_dfmt_se_reg,
    up_adc_pn_oos_s,
    up_adc_pn_err_s,
    up_wack_s,
    up_adc_pn_type_reg,
    up_adc_pn_sel_reg,
    up_rack_s,
    \up_adc_pnseq_sel_reg[3] ,
    \up_adc_data_sel_reg[3] ,
    adc_enable_q1,
    up_adc_pn_oos_s_12,
    up_adc_pn_err_s_13,
    \up_rdata_int_reg[24] ,
    clk,
    \MULT_MACRO.dsp_v5_1.DSP48_V5_1 ,
    p_0_in_14,
    up_adc_dfmt_se0_21,
    \up_adc_pnseq_sel_reg[3]_0 ,
    s_axi_aclk,
    adc_valid_s,
    AR,
    up_adc_pn_oos_int_reg,
    up_adc_pn_err_int_reg,
    p_8_in_22,
    up_rreq_s_23,
    adc_pn1_valid_in_reg,
    \data_int_reg[11] ,
    \adc_pn1_data_d_reg[11] ,
    adc_pn0_data_in,
    adc_pn_valid_in_reg,
    \up_adc_data_sel_reg[3]_0 ,
    s_axi_aresetn,
    E,
    \up_rdata_int_reg[24]_0 ,
    \up_rdata_int_reg[24]_1 ,
    \up_rdata_int_reg[19] );
  output [12:0]Q;
  output up_adc_lb_enb_reg;
  output [3:0]up_adc_dfmt_se_reg;
  output [0:0]up_adc_pn_oos_s;
  output [0:0]up_adc_pn_err_s;
  output [0:0]up_wack_s;
  output up_adc_pn_type_reg;
  output up_adc_pn_sel_reg;
  output [0:0]up_rack_s;
  output [3:0]\up_adc_pnseq_sel_reg[3] ;
  output [3:0]\up_adc_data_sel_reg[3] ;
  output adc_enable_q1;
  output up_adc_pn_oos_s_12;
  output up_adc_pn_err_s_13;
  output [13:0]\up_rdata_int_reg[24] ;
  input clk;
  input [12:0]\MULT_MACRO.dsp_v5_1.DSP48_V5_1 ;
  input p_0_in_14;
  input up_adc_dfmt_se0_21;
  input [12:0]\up_adc_pnseq_sel_reg[3]_0 ;
  input s_axi_aclk;
  input adc_valid_s;
  input [0:0]AR;
  input up_adc_pn_oos_int_reg;
  input up_adc_pn_err_int_reg;
  input p_8_in_22;
  input up_rreq_s_23;
  input adc_pn1_valid_in_reg;
  input [11:0]\data_int_reg[11] ;
  input [11:0]\adc_pn1_data_d_reg[11] ;
  input [15:0]adc_pn0_data_in;
  input adc_pn_valid_in_reg;
  input [0:0]\up_adc_data_sel_reg[3]_0 ;
  input s_axi_aresetn;
  input [0:0]E;
  input [0:0]\up_rdata_int_reg[24]_0 ;
  input [0:0]\up_rdata_int_reg[24]_1 ;
  input [12:0]\up_rdata_int_reg[19] ;

  wire [0:0]AR;
  wire [0:0]E;
  wire [12:0]\MULT_MACRO.dsp_v5_1.DSP48_V5_1 ;
  wire [12:0]Q;
  wire [10:0]adc_data_s__0;
  wire adc_enable_q1;
  wire [15:0]adc_pn0_data_in;
  wire [15:0]adc_pn0_data_pn;
  wire [11:0]\adc_pn1_data_d_reg[11] ;
  wire [23:0]adc_pn1_data_pn;
  wire adc_pn1_valid_in;
  wire adc_pn1_valid_in_reg;
  wire adc_pn_err_s;
  wire adc_pn_oos_s;
  wire adc_pn_valid_in_reg;
  wire adc_valid_s;
  wire clk;
  wire [11:0]\data_int_reg[11] ;
  wire i_rx_pnmon_n_10;
  wire i_rx_pnmon_n_11;
  wire i_rx_pnmon_n_12;
  wire i_rx_pnmon_n_13;
  wire i_rx_pnmon_n_14;
  wire i_rx_pnmon_n_15;
  wire i_rx_pnmon_n_16;
  wire i_rx_pnmon_n_17;
  wire i_rx_pnmon_n_18;
  wire i_rx_pnmon_n_19;
  wire i_rx_pnmon_n_20;
  wire i_rx_pnmon_n_21;
  wire i_rx_pnmon_n_22;
  wire i_rx_pnmon_n_23;
  wire i_rx_pnmon_n_24;
  wire i_rx_pnmon_n_25;
  wire i_rx_pnmon_n_26;
  wire i_rx_pnmon_n_3;
  wire i_rx_pnmon_n_4;
  wire i_rx_pnmon_n_5;
  wire i_rx_pnmon_n_6;
  wire i_rx_pnmon_n_7;
  wire i_rx_pnmon_n_8;
  wire i_rx_pnmon_n_9;
  wire i_up_adc_channel_n_28;
  wire i_up_adc_channel_n_29;
  wire i_up_adc_channel_n_30;
  wire i_up_adc_channel_n_31;
  wire i_up_adc_channel_n_32;
  wire i_up_adc_channel_n_33;
  wire i_up_adc_channel_n_34;
  wire i_up_adc_channel_n_35;
  wire i_up_adc_channel_n_36;
  wire i_up_adc_channel_n_37;
  wire i_up_adc_channel_n_38;
  wire i_up_adc_channel_n_39;
  wire i_up_adc_channel_n_40;
  wire i_up_adc_channel_n_41;
  wire i_up_adc_channel_n_42;
  wire i_up_adc_channel_n_43;
  wire i_up_adc_channel_n_44;
  wire i_up_adc_channel_n_45;
  wire i_up_adc_channel_n_46;
  wire i_up_adc_channel_n_47;
  wire i_up_adc_channel_n_48;
  wire i_up_adc_channel_n_49;
  wire i_up_adc_channel_n_50;
  wire i_up_adc_channel_n_51;
  wire i_up_adc_channel_n_52;
  wire i_up_adc_channel_n_53;
  wire i_up_adc_channel_n_54;
  wire i_up_adc_channel_n_55;
  wire i_up_adc_channel_n_56;
  wire i_up_adc_channel_n_57;
  wire i_up_adc_channel_n_58;
  wire i_up_adc_channel_n_59;
  wire i_up_adc_channel_n_60;
  wire i_up_adc_channel_n_61;
  wire i_up_adc_channel_n_62;
  wire i_up_adc_channel_n_63;
  wire i_up_adc_channel_n_64;
  wire i_up_adc_channel_n_65;
  wire i_up_adc_channel_n_66;
  wire i_up_adc_channel_n_67;
  wire i_up_adc_channel_n_68;
  wire i_up_adc_channel_n_69;
  wire i_up_adc_channel_n_70;
  wire i_up_adc_channel_n_71;
  wire i_up_adc_channel_n_72;
  wire i_up_adc_channel_n_73;
  wire i_up_adc_channel_n_74;
  wire i_up_adc_channel_n_75;
  wire i_up_adc_channel_n_76;
  wire p_0_in_14;
  wire p_8_in_22;
  wire s_axi_aclk;
  wire s_axi_aresetn;
  wire sign_s;
  wire sign_s0;
  wire [3:0]\up_adc_data_sel_reg[3] ;
  wire [0:0]\up_adc_data_sel_reg[3]_0 ;
  wire up_adc_dfmt_se0_21;
  wire [3:0]up_adc_dfmt_se_reg;
  wire up_adc_lb_enb_reg;
  wire up_adc_pn_err_int_reg;
  wire [0:0]up_adc_pn_err_s;
  wire up_adc_pn_err_s_13;
  wire up_adc_pn_oos_int_reg;
  wire [0:0]up_adc_pn_oos_s;
  wire up_adc_pn_oos_s_12;
  wire up_adc_pn_sel_reg;
  wire up_adc_pn_type_reg;
  wire [3:0]\up_adc_pnseq_sel_reg[3] ;
  wire [12:0]\up_adc_pnseq_sel_reg[3]_0 ;
  wire [0:0]up_rack_s;
  wire [12:0]\up_rdata_int_reg[19] ;
  wire [13:0]\up_rdata_int_reg[24] ;
  wire [0:0]\up_rdata_int_reg[24]_0 ;
  wire [0:0]\up_rdata_int_reg[24]_1 ;
  wire up_rreq_s_23;
  wire [0:0]up_wack_s;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_datafmt i_ad_datafmt
       (.D({sign_s,sign_s0,adc_data_s__0}),
        .Q(Q),
        .clk(clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_iqcor__parameterized0_15 i_ad_iqcor
       (.\MULT_MACRO.dsp_v5_1.DSP48_V5_1 (\MULT_MACRO.dsp_v5_1.DSP48_V5_1 ),
        .Q(Q),
        .clk(clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_ad9361_rx_pnmon__parameterized2 i_rx_pnmon
       (.D({i_up_adc_channel_n_28,i_up_adc_channel_n_29,i_up_adc_channel_n_30,i_up_adc_channel_n_31,i_up_adc_channel_n_32,i_up_adc_channel_n_33,i_up_adc_channel_n_34,i_up_adc_channel_n_35,i_up_adc_channel_n_36,i_up_adc_channel_n_37,i_up_adc_channel_n_38,i_up_adc_channel_n_39,i_up_adc_channel_n_40,i_up_adc_channel_n_41,i_up_adc_channel_n_42,i_up_adc_channel_n_43,i_up_adc_channel_n_44,i_up_adc_channel_n_45,i_up_adc_channel_n_46,i_up_adc_channel_n_47,i_up_adc_channel_n_48,i_up_adc_channel_n_49,i_up_adc_channel_n_50,i_up_adc_channel_n_51}),
        .E(E),
        .Q({i_rx_pnmon_n_3,i_rx_pnmon_n_4,i_rx_pnmon_n_5,i_rx_pnmon_n_6,i_rx_pnmon_n_7,i_rx_pnmon_n_8,i_rx_pnmon_n_9,i_rx_pnmon_n_10,i_rx_pnmon_n_11,i_rx_pnmon_n_12,i_rx_pnmon_n_13,i_rx_pnmon_n_14,i_rx_pnmon_n_15,i_rx_pnmon_n_16,i_rx_pnmon_n_17,i_rx_pnmon_n_18,i_rx_pnmon_n_19,i_rx_pnmon_n_20,i_rx_pnmon_n_21,i_rx_pnmon_n_22,i_rx_pnmon_n_23,i_rx_pnmon_n_24,i_rx_pnmon_n_25,i_rx_pnmon_n_26}),
        .adc_pn0_data_in(adc_pn0_data_in),
        .\adc_pn0_data_pn_reg[15]_0 (adc_pn0_data_pn),
        .\adc_pn1_data_d_reg[11]_0 (\adc_pn1_data_d_reg[11] ),
        .\adc_pn1_data_pn_reg[23]_0 (adc_pn1_data_pn),
        .adc_pn1_valid_in(adc_pn1_valid_in),
        .adc_pn1_valid_in_reg_0(adc_pn1_valid_in_reg),
        .\adc_pn_data_pn_reg[23]_0 ({i_up_adc_channel_n_52,i_up_adc_channel_n_53,i_up_adc_channel_n_54,i_up_adc_channel_n_55,i_up_adc_channel_n_56,i_up_adc_channel_n_57,i_up_adc_channel_n_58,i_up_adc_channel_n_59,i_up_adc_channel_n_60,i_up_adc_channel_n_61,i_up_adc_channel_n_62,i_up_adc_channel_n_63,i_up_adc_channel_n_64,i_up_adc_channel_n_65,i_up_adc_channel_n_66,i_up_adc_channel_n_67,i_up_adc_channel_n_68,i_up_adc_channel_n_69,i_up_adc_channel_n_70,i_up_adc_channel_n_71,i_up_adc_channel_n_72,i_up_adc_channel_n_73,i_up_adc_channel_n_74,i_up_adc_channel_n_75}),
        .adc_pn_err_s(adc_pn_err_s),
        .adc_pn_oos_s(adc_pn_oos_s),
        .adc_pn_valid_in_reg_0(i_up_adc_channel_n_76),
        .adc_valid_s(adc_valid_s),
        .clk(clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_adc_channel__parameterized2 i_up_adc_channel
       (.AR(AR),
        .D({sign_s,sign_s0,adc_data_s__0}),
        .Q({i_rx_pnmon_n_3,i_rx_pnmon_n_4,i_rx_pnmon_n_5,i_rx_pnmon_n_6,i_rx_pnmon_n_7,i_rx_pnmon_n_8,i_rx_pnmon_n_9,i_rx_pnmon_n_10,i_rx_pnmon_n_11,i_rx_pnmon_n_12,i_rx_pnmon_n_13,i_rx_pnmon_n_14,i_rx_pnmon_n_15,i_rx_pnmon_n_16,i_rx_pnmon_n_17,i_rx_pnmon_n_18,i_rx_pnmon_n_19,i_rx_pnmon_n_20,i_rx_pnmon_n_21,i_rx_pnmon_n_22,i_rx_pnmon_n_23,i_rx_pnmon_n_24,i_rx_pnmon_n_25,i_rx_pnmon_n_26}),
        .adc_enable_q1(adc_enable_q1),
        .adc_pn0_data_in(adc_pn0_data_in),
        .\adc_pn1_data_in_reg[23] ({i_up_adc_channel_n_28,i_up_adc_channel_n_29,i_up_adc_channel_n_30,i_up_adc_channel_n_31,i_up_adc_channel_n_32,i_up_adc_channel_n_33,i_up_adc_channel_n_34,i_up_adc_channel_n_35,i_up_adc_channel_n_36,i_up_adc_channel_n_37,i_up_adc_channel_n_38,i_up_adc_channel_n_39,i_up_adc_channel_n_40,i_up_adc_channel_n_41,i_up_adc_channel_n_42,i_up_adc_channel_n_43,i_up_adc_channel_n_44,i_up_adc_channel_n_45,i_up_adc_channel_n_46,i_up_adc_channel_n_47,i_up_adc_channel_n_48,i_up_adc_channel_n_49,i_up_adc_channel_n_50,i_up_adc_channel_n_51}),
        .\adc_pn1_data_pn_reg[23] ({i_up_adc_channel_n_52,i_up_adc_channel_n_53,i_up_adc_channel_n_54,i_up_adc_channel_n_55,i_up_adc_channel_n_56,i_up_adc_channel_n_57,i_up_adc_channel_n_58,i_up_adc_channel_n_59,i_up_adc_channel_n_60,i_up_adc_channel_n_61,i_up_adc_channel_n_62,i_up_adc_channel_n_63,i_up_adc_channel_n_64,i_up_adc_channel_n_65,i_up_adc_channel_n_66,i_up_adc_channel_n_67,i_up_adc_channel_n_68,i_up_adc_channel_n_69,i_up_adc_channel_n_70,i_up_adc_channel_n_71,i_up_adc_channel_n_72,i_up_adc_channel_n_73,i_up_adc_channel_n_74,i_up_adc_channel_n_75}),
        .adc_pn1_valid_in(adc_pn1_valid_in),
        .adc_pn1_valid_in_reg(i_up_adc_channel_n_76),
        .\adc_pn_data_pn_reg[15] (adc_pn0_data_pn),
        .\adc_pn_data_pn_reg[23] (adc_pn1_data_pn),
        .adc_pn_err_s(adc_pn_err_s),
        .adc_pn_oos_s(adc_pn_oos_s),
        .adc_pn_valid_in_reg(adc_pn_valid_in_reg),
        .clk(clk),
        .\data_int_reg[11] (\data_int_reg[11] ),
        .\data_int_reg[11]_0 (\adc_pn1_data_d_reg[11] ),
        .p_0_in_14(p_0_in_14),
        .p_8_in_22(p_8_in_22),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_aresetn(s_axi_aresetn),
        .\up_adc_data_sel_reg[3]_0 (\up_adc_data_sel_reg[3] ),
        .\up_adc_data_sel_reg[3]_1 (\up_adc_data_sel_reg[3]_0 ),
        .up_adc_dfmt_se0_21(up_adc_dfmt_se0_21),
        .up_adc_dfmt_se_reg_0(up_adc_dfmt_se_reg),
        .up_adc_lb_enb_reg_0(up_adc_lb_enb_reg),
        .up_adc_pn_err_int_reg_0(up_adc_pn_err_int_reg),
        .up_adc_pn_err_s(up_adc_pn_err_s),
        .up_adc_pn_err_s_13(up_adc_pn_err_s_13),
        .up_adc_pn_oos_int_reg_0(up_adc_pn_oos_int_reg),
        .up_adc_pn_oos_s(up_adc_pn_oos_s),
        .up_adc_pn_oos_s_12(up_adc_pn_oos_s_12),
        .up_adc_pn_sel_reg_0(up_adc_pn_sel_reg),
        .up_adc_pn_type_reg_0(up_adc_pn_type_reg),
        .\up_adc_pnseq_sel_reg[3]_0 (\up_adc_pnseq_sel_reg[3] ),
        .\up_adc_pnseq_sel_reg[3]_1 (\up_adc_pnseq_sel_reg[3]_0 ),
        .up_rack_s(up_rack_s),
        .\up_rdata_int_reg[24]_0 (\up_rdata_int_reg[24] ),
        .\up_rdata_int_reg[24]_1 (\up_rdata_int_reg[24]_0 ),
        .\up_rdata_int_reg[24]_2 ({\up_rdata_int_reg[24]_1 ,\up_rdata_int_reg[19] }),
        .up_rreq_s_23(up_rreq_s_23),
        .up_wack_s(up_wack_s));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_ad9361_rx_pnmon
   (E,
    adc_pn1_valid_in,
    adc_pn_oos_s,
    adc_pn_err_s,
    Q,
    \adc_pn1_data_pn_reg[23]_0 ,
    \adc_pn0_data_pn_reg[15]_0 ,
    adc_pn_valid_in_reg_0,
    clk,
    adc_valid_s,
    adc_pn1_valid_in_reg_0,
    adc_pn0_data_in,
    \adc_pn1_data_in_reg[11]_0 ,
    D,
    \adc_pn_data_pn_reg[23]_0 );
  output [0:0]E;
  output adc_pn1_valid_in;
  output adc_pn_oos_s;
  output adc_pn_err_s;
  output [23:0]Q;
  output [23:0]\adc_pn1_data_pn_reg[23]_0 ;
  output [15:0]\adc_pn0_data_pn_reg[15]_0 ;
  input adc_pn_valid_in_reg_0;
  input clk;
  input adc_valid_s;
  input adc_pn1_valid_in_reg_0;
  input [15:0]adc_pn0_data_in;
  input [11:0]\adc_pn1_data_in_reg[11]_0 ;
  input [23:0]D;
  input [23:0]\adc_pn_data_pn_reg[23]_0 ;

  wire [23:0]D;
  wire [0:0]E;
  wire [23:0]Q;
  wire [15:0]adc_pn0_data_in;
  wire [15:0]\adc_pn0_data_pn_reg[15]_0 ;
  wire [11:0]adc_pn1_data_d;
  wire [11:0]\adc_pn1_data_in_reg[11]_0 ;
  wire [23:0]\adc_pn1_data_pn_reg[23]_0 ;
  wire adc_pn1_valid_in;
  wire adc_pn1_valid_in_reg_0;
  wire adc_pn1_valid_s;
  wire adc_pn1_valid_t;
  wire adc_pn1_valid_t_i_1_n_0;
  wire [23:0]adc_pn_data_in;
  wire [23:0]adc_pn_data_pn;
  wire [23:0]\adc_pn_data_pn_reg[23]_0 ;
  wire adc_pn_err_s;
  wire adc_pn_oos_s;
  wire adc_pn_valid_in;
  wire adc_pn_valid_in_reg_0;
  wire adc_valid_s;
  wire clk;
  wire i_pnmon_n_10;
  wire i_pnmon_n_11;
  wire i_pnmon_n_12;
  wire i_pnmon_n_13;
  wire i_pnmon_n_14;
  wire i_pnmon_n_15;
  wire i_pnmon_n_16;
  wire i_pnmon_n_2;
  wire i_pnmon_n_3;
  wire i_pnmon_n_4;
  wire i_pnmon_n_5;
  wire i_pnmon_n_6;
  wire i_pnmon_n_7;
  wire i_pnmon_n_8;
  wire i_pnmon_n_9;
  wire p_19_in;
  wire [0:0]pn0fn_return;
  wire [21:0]pn1fn_return;
  wire pn1fn_return041_out;
  wire pn1fn_return042_out;

  FDRE #(
    .INIT(1'b0)) 
    \adc_pn0_data_pn_reg[0] 
       (.C(clk),
        .CE(E),
        .D(pn0fn_return),
        .Q(\adc_pn0_data_pn_reg[15]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn0_data_pn_reg[10] 
       (.C(clk),
        .CE(E),
        .D(i_pnmon_n_7),
        .Q(\adc_pn0_data_pn_reg[15]_0 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn0_data_pn_reg[11] 
       (.C(clk),
        .CE(E),
        .D(i_pnmon_n_6),
        .Q(\adc_pn0_data_pn_reg[15]_0 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn0_data_pn_reg[12] 
       (.C(clk),
        .CE(E),
        .D(i_pnmon_n_5),
        .Q(\adc_pn0_data_pn_reg[15]_0 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn0_data_pn_reg[13] 
       (.C(clk),
        .CE(E),
        .D(i_pnmon_n_4),
        .Q(\adc_pn0_data_pn_reg[15]_0 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn0_data_pn_reg[14] 
       (.C(clk),
        .CE(E),
        .D(i_pnmon_n_3),
        .Q(\adc_pn0_data_pn_reg[15]_0 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn0_data_pn_reg[15] 
       (.C(clk),
        .CE(E),
        .D(i_pnmon_n_2),
        .Q(\adc_pn0_data_pn_reg[15]_0 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn0_data_pn_reg[1] 
       (.C(clk),
        .CE(E),
        .D(i_pnmon_n_16),
        .Q(\adc_pn0_data_pn_reg[15]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn0_data_pn_reg[2] 
       (.C(clk),
        .CE(E),
        .D(i_pnmon_n_15),
        .Q(\adc_pn0_data_pn_reg[15]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn0_data_pn_reg[3] 
       (.C(clk),
        .CE(E),
        .D(i_pnmon_n_14),
        .Q(\adc_pn0_data_pn_reg[15]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn0_data_pn_reg[4] 
       (.C(clk),
        .CE(E),
        .D(i_pnmon_n_13),
        .Q(\adc_pn0_data_pn_reg[15]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn0_data_pn_reg[5] 
       (.C(clk),
        .CE(E),
        .D(i_pnmon_n_12),
        .Q(\adc_pn0_data_pn_reg[15]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn0_data_pn_reg[6] 
       (.C(clk),
        .CE(E),
        .D(i_pnmon_n_11),
        .Q(\adc_pn0_data_pn_reg[15]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn0_data_pn_reg[7] 
       (.C(clk),
        .CE(E),
        .D(i_pnmon_n_10),
        .Q(\adc_pn0_data_pn_reg[15]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn0_data_pn_reg[8] 
       (.C(clk),
        .CE(E),
        .D(i_pnmon_n_9),
        .Q(\adc_pn0_data_pn_reg[15]_0 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn0_data_pn_reg[9] 
       (.C(clk),
        .CE(E),
        .D(i_pnmon_n_8),
        .Q(\adc_pn0_data_pn_reg[15]_0 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    adc_pn0_valid_reg
       (.C(clk),
        .CE(1'b1),
        .D(adc_valid_s),
        .Q(E),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn1_data_d_reg[0] 
       (.C(clk),
        .CE(adc_valid_s),
        .D(\adc_pn1_data_in_reg[11]_0 [0]),
        .Q(adc_pn1_data_d[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn1_data_d_reg[10] 
       (.C(clk),
        .CE(adc_valid_s),
        .D(\adc_pn1_data_in_reg[11]_0 [10]),
        .Q(adc_pn1_data_d[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn1_data_d_reg[11] 
       (.C(clk),
        .CE(adc_valid_s),
        .D(\adc_pn1_data_in_reg[11]_0 [11]),
        .Q(adc_pn1_data_d[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn1_data_d_reg[1] 
       (.C(clk),
        .CE(adc_valid_s),
        .D(\adc_pn1_data_in_reg[11]_0 [1]),
        .Q(adc_pn1_data_d[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn1_data_d_reg[2] 
       (.C(clk),
        .CE(adc_valid_s),
        .D(\adc_pn1_data_in_reg[11]_0 [2]),
        .Q(adc_pn1_data_d[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn1_data_d_reg[3] 
       (.C(clk),
        .CE(adc_valid_s),
        .D(\adc_pn1_data_in_reg[11]_0 [3]),
        .Q(adc_pn1_data_d[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn1_data_d_reg[4] 
       (.C(clk),
        .CE(adc_valid_s),
        .D(\adc_pn1_data_in_reg[11]_0 [4]),
        .Q(adc_pn1_data_d[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn1_data_d_reg[5] 
       (.C(clk),
        .CE(adc_valid_s),
        .D(\adc_pn1_data_in_reg[11]_0 [5]),
        .Q(adc_pn1_data_d[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn1_data_d_reg[6] 
       (.C(clk),
        .CE(adc_valid_s),
        .D(\adc_pn1_data_in_reg[11]_0 [6]),
        .Q(adc_pn1_data_d[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn1_data_d_reg[7] 
       (.C(clk),
        .CE(adc_valid_s),
        .D(\adc_pn1_data_in_reg[11]_0 [7]),
        .Q(adc_pn1_data_d[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn1_data_d_reg[8] 
       (.C(clk),
        .CE(adc_valid_s),
        .D(\adc_pn1_data_in_reg[11]_0 [8]),
        .Q(adc_pn1_data_d[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn1_data_d_reg[9] 
       (.C(clk),
        .CE(adc_valid_s),
        .D(\adc_pn1_data_in_reg[11]_0 [9]),
        .Q(adc_pn1_data_d[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \adc_pn1_data_in[23]_i_1 
       (.I0(adc_pn1_valid_t),
        .I1(adc_valid_s),
        .O(adc_pn1_valid_s));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn1_data_in_reg[0] 
       (.C(clk),
        .CE(adc_pn1_valid_s),
        .D(\adc_pn1_data_in_reg[11]_0 [0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn1_data_in_reg[10] 
       (.C(clk),
        .CE(adc_pn1_valid_s),
        .D(\adc_pn1_data_in_reg[11]_0 [10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn1_data_in_reg[11] 
       (.C(clk),
        .CE(adc_pn1_valid_s),
        .D(\adc_pn1_data_in_reg[11]_0 [11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn1_data_in_reg[12] 
       (.C(clk),
        .CE(adc_pn1_valid_s),
        .D(adc_pn1_data_d[0]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn1_data_in_reg[13] 
       (.C(clk),
        .CE(adc_pn1_valid_s),
        .D(adc_pn1_data_d[1]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn1_data_in_reg[14] 
       (.C(clk),
        .CE(adc_pn1_valid_s),
        .D(adc_pn1_data_d[2]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn1_data_in_reg[15] 
       (.C(clk),
        .CE(adc_pn1_valid_s),
        .D(adc_pn1_data_d[3]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn1_data_in_reg[16] 
       (.C(clk),
        .CE(adc_pn1_valid_s),
        .D(adc_pn1_data_d[4]),
        .Q(Q[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn1_data_in_reg[17] 
       (.C(clk),
        .CE(adc_pn1_valid_s),
        .D(adc_pn1_data_d[5]),
        .Q(Q[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn1_data_in_reg[18] 
       (.C(clk),
        .CE(adc_pn1_valid_s),
        .D(adc_pn1_data_d[6]),
        .Q(Q[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn1_data_in_reg[19] 
       (.C(clk),
        .CE(adc_pn1_valid_s),
        .D(adc_pn1_data_d[7]),
        .Q(Q[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn1_data_in_reg[1] 
       (.C(clk),
        .CE(adc_pn1_valid_s),
        .D(\adc_pn1_data_in_reg[11]_0 [1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn1_data_in_reg[20] 
       (.C(clk),
        .CE(adc_pn1_valid_s),
        .D(adc_pn1_data_d[8]),
        .Q(Q[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn1_data_in_reg[21] 
       (.C(clk),
        .CE(adc_pn1_valid_s),
        .D(adc_pn1_data_d[9]),
        .Q(Q[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn1_data_in_reg[22] 
       (.C(clk),
        .CE(adc_pn1_valid_s),
        .D(adc_pn1_data_d[10]),
        .Q(Q[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn1_data_in_reg[23] 
       (.C(clk),
        .CE(adc_pn1_valid_s),
        .D(adc_pn1_data_d[11]),
        .Q(Q[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn1_data_in_reg[2] 
       (.C(clk),
        .CE(adc_pn1_valid_s),
        .D(\adc_pn1_data_in_reg[11]_0 [2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn1_data_in_reg[3] 
       (.C(clk),
        .CE(adc_pn1_valid_s),
        .D(\adc_pn1_data_in_reg[11]_0 [3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn1_data_in_reg[4] 
       (.C(clk),
        .CE(adc_pn1_valid_s),
        .D(\adc_pn1_data_in_reg[11]_0 [4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn1_data_in_reg[5] 
       (.C(clk),
        .CE(adc_pn1_valid_s),
        .D(\adc_pn1_data_in_reg[11]_0 [5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn1_data_in_reg[6] 
       (.C(clk),
        .CE(adc_pn1_valid_s),
        .D(\adc_pn1_data_in_reg[11]_0 [6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn1_data_in_reg[7] 
       (.C(clk),
        .CE(adc_pn1_valid_s),
        .D(\adc_pn1_data_in_reg[11]_0 [7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn1_data_in_reg[8] 
       (.C(clk),
        .CE(adc_pn1_valid_s),
        .D(\adc_pn1_data_in_reg[11]_0 [8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn1_data_in_reg[9] 
       (.C(clk),
        .CE(adc_pn1_valid_s),
        .D(\adc_pn1_data_in_reg[11]_0 [9]),
        .Q(Q[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn1_data_pn_reg[0] 
       (.C(clk),
        .CE(adc_pn1_valid_s),
        .D(pn1fn_return[0]),
        .Q(\adc_pn1_data_pn_reg[23]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn1_data_pn_reg[10] 
       (.C(clk),
        .CE(adc_pn1_valid_s),
        .D(pn1fn_return[10]),
        .Q(\adc_pn1_data_pn_reg[23]_0 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn1_data_pn_reg[11] 
       (.C(clk),
        .CE(adc_pn1_valid_s),
        .D(pn1fn_return[11]),
        .Q(\adc_pn1_data_pn_reg[23]_0 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn1_data_pn_reg[12] 
       (.C(clk),
        .CE(adc_pn1_valid_s),
        .D(pn1fn_return[12]),
        .Q(\adc_pn1_data_pn_reg[23]_0 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn1_data_pn_reg[13] 
       (.C(clk),
        .CE(adc_pn1_valid_s),
        .D(pn1fn_return[13]),
        .Q(\adc_pn1_data_pn_reg[23]_0 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn1_data_pn_reg[14] 
       (.C(clk),
        .CE(adc_pn1_valid_s),
        .D(p_19_in),
        .Q(\adc_pn1_data_pn_reg[23]_0 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn1_data_pn_reg[15] 
       (.C(clk),
        .CE(adc_pn1_valid_s),
        .D(pn1fn_return[15]),
        .Q(\adc_pn1_data_pn_reg[23]_0 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn1_data_pn_reg[16] 
       (.C(clk),
        .CE(adc_pn1_valid_s),
        .D(pn1fn_return[16]),
        .Q(\adc_pn1_data_pn_reg[23]_0 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn1_data_pn_reg[17] 
       (.C(clk),
        .CE(adc_pn1_valid_s),
        .D(pn1fn_return[17]),
        .Q(\adc_pn1_data_pn_reg[23]_0 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn1_data_pn_reg[18] 
       (.C(clk),
        .CE(adc_pn1_valid_s),
        .D(pn1fn_return[18]),
        .Q(\adc_pn1_data_pn_reg[23]_0 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn1_data_pn_reg[19] 
       (.C(clk),
        .CE(adc_pn1_valid_s),
        .D(pn1fn_return[19]),
        .Q(\adc_pn1_data_pn_reg[23]_0 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn1_data_pn_reg[1] 
       (.C(clk),
        .CE(adc_pn1_valid_s),
        .D(pn1fn_return[1]),
        .Q(\adc_pn1_data_pn_reg[23]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn1_data_pn_reg[20] 
       (.C(clk),
        .CE(adc_pn1_valid_s),
        .D(pn1fn_return[20]),
        .Q(\adc_pn1_data_pn_reg[23]_0 [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn1_data_pn_reg[21] 
       (.C(clk),
        .CE(adc_pn1_valid_s),
        .D(pn1fn_return[21]),
        .Q(\adc_pn1_data_pn_reg[23]_0 [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn1_data_pn_reg[22] 
       (.C(clk),
        .CE(adc_pn1_valid_s),
        .D(pn1fn_return041_out),
        .Q(\adc_pn1_data_pn_reg[23]_0 [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn1_data_pn_reg[23] 
       (.C(clk),
        .CE(adc_pn1_valid_s),
        .D(pn1fn_return042_out),
        .Q(\adc_pn1_data_pn_reg[23]_0 [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn1_data_pn_reg[2] 
       (.C(clk),
        .CE(adc_pn1_valid_s),
        .D(pn1fn_return[2]),
        .Q(\adc_pn1_data_pn_reg[23]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn1_data_pn_reg[3] 
       (.C(clk),
        .CE(adc_pn1_valid_s),
        .D(pn1fn_return[3]),
        .Q(\adc_pn1_data_pn_reg[23]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn1_data_pn_reg[4] 
       (.C(clk),
        .CE(adc_pn1_valid_s),
        .D(pn1fn_return[4]),
        .Q(\adc_pn1_data_pn_reg[23]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn1_data_pn_reg[5] 
       (.C(clk),
        .CE(adc_pn1_valid_s),
        .D(pn1fn_return[5]),
        .Q(\adc_pn1_data_pn_reg[23]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn1_data_pn_reg[6] 
       (.C(clk),
        .CE(adc_pn1_valid_s),
        .D(pn1fn_return[6]),
        .Q(\adc_pn1_data_pn_reg[23]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn1_data_pn_reg[7] 
       (.C(clk),
        .CE(adc_pn1_valid_s),
        .D(pn1fn_return[7]),
        .Q(\adc_pn1_data_pn_reg[23]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn1_data_pn_reg[8] 
       (.C(clk),
        .CE(adc_pn1_valid_s),
        .D(pn1fn_return[8]),
        .Q(\adc_pn1_data_pn_reg[23]_0 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn1_data_pn_reg[9] 
       (.C(clk),
        .CE(adc_pn1_valid_s),
        .D(pn1fn_return[9]),
        .Q(\adc_pn1_data_pn_reg[23]_0 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    adc_pn1_valid_in_reg
       (.C(clk),
        .CE(1'b1),
        .D(adc_pn1_valid_t),
        .Q(adc_pn1_valid_in),
        .R(adc_pn1_valid_in_reg_0));
  LUT1 #(
    .INIT(2'h1)) 
    adc_pn1_valid_t_i_1
       (.I0(adc_pn1_valid_t),
        .O(adc_pn1_valid_t_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    adc_pn1_valid_t_reg
       (.C(clk),
        .CE(adc_valid_s),
        .D(adc_pn1_valid_t_i_1_n_0),
        .Q(adc_pn1_valid_t),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn_data_in_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(D[0]),
        .Q(adc_pn_data_in[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn_data_in_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(D[10]),
        .Q(adc_pn_data_in[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn_data_in_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(D[11]),
        .Q(adc_pn_data_in[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn_data_in_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(D[12]),
        .Q(adc_pn_data_in[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn_data_in_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(D[13]),
        .Q(adc_pn_data_in[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn_data_in_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(D[14]),
        .Q(adc_pn_data_in[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn_data_in_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(D[15]),
        .Q(adc_pn_data_in[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn_data_in_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(D[16]),
        .Q(adc_pn_data_in[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn_data_in_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(D[17]),
        .Q(adc_pn_data_in[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn_data_in_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(D[18]),
        .Q(adc_pn_data_in[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn_data_in_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(D[19]),
        .Q(adc_pn_data_in[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn_data_in_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(D[1]),
        .Q(adc_pn_data_in[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn_data_in_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(D[20]),
        .Q(adc_pn_data_in[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn_data_in_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(D[21]),
        .Q(adc_pn_data_in[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn_data_in_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(D[22]),
        .Q(adc_pn_data_in[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn_data_in_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(D[23]),
        .Q(adc_pn_data_in[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn_data_in_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(D[2]),
        .Q(adc_pn_data_in[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn_data_in_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(D[3]),
        .Q(adc_pn_data_in[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn_data_in_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(D[4]),
        .Q(adc_pn_data_in[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn_data_in_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(D[5]),
        .Q(adc_pn_data_in[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn_data_in_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(D[6]),
        .Q(adc_pn_data_in[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn_data_in_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(D[7]),
        .Q(adc_pn_data_in[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn_data_in_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(D[8]),
        .Q(adc_pn_data_in[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn_data_in_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(D[9]),
        .Q(adc_pn_data_in[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn_data_pn_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\adc_pn_data_pn_reg[23]_0 [0]),
        .Q(adc_pn_data_pn[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn_data_pn_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(\adc_pn_data_pn_reg[23]_0 [10]),
        .Q(adc_pn_data_pn[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn_data_pn_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(\adc_pn_data_pn_reg[23]_0 [11]),
        .Q(adc_pn_data_pn[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn_data_pn_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(\adc_pn_data_pn_reg[23]_0 [12]),
        .Q(adc_pn_data_pn[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn_data_pn_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(\adc_pn_data_pn_reg[23]_0 [13]),
        .Q(adc_pn_data_pn[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn_data_pn_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(\adc_pn_data_pn_reg[23]_0 [14]),
        .Q(adc_pn_data_pn[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn_data_pn_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(\adc_pn_data_pn_reg[23]_0 [15]),
        .Q(adc_pn_data_pn[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn_data_pn_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(\adc_pn_data_pn_reg[23]_0 [16]),
        .Q(adc_pn_data_pn[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn_data_pn_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(\adc_pn_data_pn_reg[23]_0 [17]),
        .Q(adc_pn_data_pn[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn_data_pn_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(\adc_pn_data_pn_reg[23]_0 [18]),
        .Q(adc_pn_data_pn[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn_data_pn_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(\adc_pn_data_pn_reg[23]_0 [19]),
        .Q(adc_pn_data_pn[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn_data_pn_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\adc_pn_data_pn_reg[23]_0 [1]),
        .Q(adc_pn_data_pn[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn_data_pn_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(\adc_pn_data_pn_reg[23]_0 [20]),
        .Q(adc_pn_data_pn[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn_data_pn_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(\adc_pn_data_pn_reg[23]_0 [21]),
        .Q(adc_pn_data_pn[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn_data_pn_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(\adc_pn_data_pn_reg[23]_0 [22]),
        .Q(adc_pn_data_pn[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn_data_pn_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(\adc_pn_data_pn_reg[23]_0 [23]),
        .Q(adc_pn_data_pn[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn_data_pn_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\adc_pn_data_pn_reg[23]_0 [2]),
        .Q(adc_pn_data_pn[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn_data_pn_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\adc_pn_data_pn_reg[23]_0 [3]),
        .Q(adc_pn_data_pn[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn_data_pn_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(\adc_pn_data_pn_reg[23]_0 [4]),
        .Q(adc_pn_data_pn[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn_data_pn_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(\adc_pn_data_pn_reg[23]_0 [5]),
        .Q(adc_pn_data_pn[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn_data_pn_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(\adc_pn_data_pn_reg[23]_0 [6]),
        .Q(adc_pn_data_pn[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn_data_pn_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(\adc_pn_data_pn_reg[23]_0 [7]),
        .Q(adc_pn_data_pn[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn_data_pn_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(\adc_pn_data_pn_reg[23]_0 [8]),
        .Q(adc_pn_data_pn[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn_data_pn_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(\adc_pn_data_pn_reg[23]_0 [9]),
        .Q(adc_pn_data_pn[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    adc_pn_valid_in_reg
       (.C(clk),
        .CE(1'b1),
        .D(adc_pn_valid_in_reg_0),
        .Q(adc_pn_valid_in),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_pnmon_36 i_pnmon
       (.D({i_pnmon_n_2,i_pnmon_n_3,i_pnmon_n_4,i_pnmon_n_5,i_pnmon_n_6,i_pnmon_n_7,i_pnmon_n_8,i_pnmon_n_9,i_pnmon_n_10,i_pnmon_n_11,i_pnmon_n_12,i_pnmon_n_13,i_pnmon_n_14,i_pnmon_n_15,i_pnmon_n_16,pn0fn_return}),
        .Q(Q[8:0]),
        .adc_pn0_data_in(adc_pn0_data_in),
        .\adc_pn0_data_pn_reg[0] (\adc_pn0_data_pn_reg[15]_0 ),
        .\adc_pn1_data_pn_reg[14] (\adc_pn1_data_pn_reg[23]_0 [8:0]),
        .\adc_pn1_data_pn_reg[8] ({pn1fn_return042_out,pn1fn_return041_out,pn1fn_return[21:15],p_19_in,pn1fn_return[13:0]}),
        .adc_pn_err_s(adc_pn_err_s),
        .adc_pn_match_d_reg_0(adc_pn_data_pn),
        .adc_pn_match_d_reg_1(adc_pn_data_in),
        .adc_pn_oos_int_reg_0(adc_pn_oos_s),
        .adc_pn_valid_in(adc_pn_valid_in),
        .clk(clk));
endmodule

(* ORIG_REF_NAME = "axi_ad9361_rx_pnmon" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_ad9361_rx_pnmon__parameterized0
   (adc_pn0_data_in,
    adc_pn1_valid_in,
    adc_pn_oos_s,
    adc_pn_err_s,
    Q,
    \adc_pn1_data_pn_reg[23]_0 ,
    \adc_pn0_data_pn_reg[15]_0 ,
    adc_pn_valid_in_reg_0,
    clk,
    adc_valid_s,
    \adc_pn0_data_reg[1]_0 ,
    \adc_pn1_data_d_reg[11]_0 ,
    E,
    adc_pn1_valid_in_reg_0,
    D,
    \adc_pn_data_pn_reg[23]_0 );
  output [15:0]adc_pn0_data_in;
  output adc_pn1_valid_in;
  output adc_pn_oos_s;
  output adc_pn_err_s;
  output [23:0]Q;
  output [23:0]\adc_pn1_data_pn_reg[23]_0 ;
  output [15:0]\adc_pn0_data_pn_reg[15]_0 ;
  input adc_pn_valid_in_reg_0;
  input clk;
  input adc_valid_s;
  input \adc_pn0_data_reg[1]_0 ;
  input [23:0]\adc_pn1_data_d_reg[11]_0 ;
  input [0:0]E;
  input adc_pn1_valid_in_reg_0;
  input [23:0]D;
  input [23:0]\adc_pn_data_pn_reg[23]_0 ;

  wire [23:0]D;
  wire [0:0]E;
  wire [23:0]Q;
  wire [15:0]adc_pn0_data;
  wire [15:0]adc_pn0_data_in;
  wire [15:0]\adc_pn0_data_pn_reg[15]_0 ;
  wire \adc_pn0_data_reg[1]_0 ;
  wire [11:0]adc_pn1_data_d;
  wire [23:0]\adc_pn1_data_d_reg[11]_0 ;
  wire [23:0]\adc_pn1_data_pn_reg[23]_0 ;
  wire adc_pn1_valid_in;
  wire adc_pn1_valid_in_reg_0;
  wire adc_pn1_valid_s;
  wire adc_pn1_valid_t;
  wire adc_pn1_valid_t_i_1__0_n_0;
  wire [23:0]adc_pn_data_in;
  wire [23:0]adc_pn_data_pn;
  wire [23:0]\adc_pn_data_pn_reg[23]_0 ;
  wire adc_pn_err_s;
  wire adc_pn_oos_s;
  wire adc_pn_valid_in;
  wire adc_pn_valid_in_reg_0;
  wire adc_valid_s;
  wire clk;
  wire i_pnmon_n_10;
  wire i_pnmon_n_11;
  wire i_pnmon_n_12;
  wire i_pnmon_n_13;
  wire i_pnmon_n_14;
  wire i_pnmon_n_15;
  wire i_pnmon_n_16;
  wire i_pnmon_n_2;
  wire i_pnmon_n_3;
  wire i_pnmon_n_4;
  wire i_pnmon_n_5;
  wire i_pnmon_n_6;
  wire i_pnmon_n_7;
  wire i_pnmon_n_8;
  wire i_pnmon_n_9;
  wire [0:0]pn0fn_return;
  wire [21:0]pn1fn_return;
  wire pn1fn_return025_out;
  wire pn1fn_return026_out;

  FDRE #(
    .INIT(1'b0)) 
    \adc_pn0_data_in_reg[0] 
       (.C(clk),
        .CE(E),
        .D(adc_pn0_data[0]),
        .Q(adc_pn0_data_in[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn0_data_in_reg[10] 
       (.C(clk),
        .CE(E),
        .D(adc_pn0_data[10]),
        .Q(adc_pn0_data_in[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn0_data_in_reg[11] 
       (.C(clk),
        .CE(E),
        .D(adc_pn0_data[11]),
        .Q(adc_pn0_data_in[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn0_data_in_reg[12] 
       (.C(clk),
        .CE(E),
        .D(adc_pn0_data[12]),
        .Q(adc_pn0_data_in[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn0_data_in_reg[13] 
       (.C(clk),
        .CE(E),
        .D(adc_pn0_data[13]),
        .Q(adc_pn0_data_in[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn0_data_in_reg[14] 
       (.C(clk),
        .CE(E),
        .D(adc_pn0_data[14]),
        .Q(adc_pn0_data_in[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn0_data_in_reg[15] 
       (.C(clk),
        .CE(E),
        .D(adc_pn0_data[15]),
        .Q(adc_pn0_data_in[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn0_data_in_reg[1] 
       (.C(clk),
        .CE(E),
        .D(adc_pn0_data[1]),
        .Q(adc_pn0_data_in[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn0_data_in_reg[2] 
       (.C(clk),
        .CE(E),
        .D(adc_pn0_data[2]),
        .Q(adc_pn0_data_in[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn0_data_in_reg[3] 
       (.C(clk),
        .CE(E),
        .D(adc_pn0_data[3]),
        .Q(adc_pn0_data_in[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn0_data_in_reg[4] 
       (.C(clk),
        .CE(E),
        .D(adc_pn0_data[4]),
        .Q(adc_pn0_data_in[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn0_data_in_reg[5] 
       (.C(clk),
        .CE(E),
        .D(adc_pn0_data[5]),
        .Q(adc_pn0_data_in[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn0_data_in_reg[6] 
       (.C(clk),
        .CE(E),
        .D(adc_pn0_data[6]),
        .Q(adc_pn0_data_in[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn0_data_in_reg[7] 
       (.C(clk),
        .CE(E),
        .D(adc_pn0_data[7]),
        .Q(adc_pn0_data_in[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn0_data_in_reg[8] 
       (.C(clk),
        .CE(E),
        .D(adc_pn0_data[8]),
        .Q(adc_pn0_data_in[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn0_data_in_reg[9] 
       (.C(clk),
        .CE(E),
        .D(adc_pn0_data[9]),
        .Q(adc_pn0_data_in[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn0_data_pn_reg[0] 
       (.C(clk),
        .CE(E),
        .D(pn0fn_return),
        .Q(\adc_pn0_data_pn_reg[15]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn0_data_pn_reg[10] 
       (.C(clk),
        .CE(E),
        .D(i_pnmon_n_7),
        .Q(\adc_pn0_data_pn_reg[15]_0 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn0_data_pn_reg[11] 
       (.C(clk),
        .CE(E),
        .D(i_pnmon_n_6),
        .Q(\adc_pn0_data_pn_reg[15]_0 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn0_data_pn_reg[12] 
       (.C(clk),
        .CE(E),
        .D(i_pnmon_n_5),
        .Q(\adc_pn0_data_pn_reg[15]_0 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn0_data_pn_reg[13] 
       (.C(clk),
        .CE(E),
        .D(i_pnmon_n_4),
        .Q(\adc_pn0_data_pn_reg[15]_0 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn0_data_pn_reg[14] 
       (.C(clk),
        .CE(E),
        .D(i_pnmon_n_3),
        .Q(\adc_pn0_data_pn_reg[15]_0 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn0_data_pn_reg[15] 
       (.C(clk),
        .CE(E),
        .D(i_pnmon_n_2),
        .Q(\adc_pn0_data_pn_reg[15]_0 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn0_data_pn_reg[1] 
       (.C(clk),
        .CE(E),
        .D(i_pnmon_n_16),
        .Q(\adc_pn0_data_pn_reg[15]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn0_data_pn_reg[2] 
       (.C(clk),
        .CE(E),
        .D(i_pnmon_n_15),
        .Q(\adc_pn0_data_pn_reg[15]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn0_data_pn_reg[3] 
       (.C(clk),
        .CE(E),
        .D(i_pnmon_n_14),
        .Q(\adc_pn0_data_pn_reg[15]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn0_data_pn_reg[4] 
       (.C(clk),
        .CE(E),
        .D(i_pnmon_n_13),
        .Q(\adc_pn0_data_pn_reg[15]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn0_data_pn_reg[5] 
       (.C(clk),
        .CE(E),
        .D(i_pnmon_n_12),
        .Q(\adc_pn0_data_pn_reg[15]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn0_data_pn_reg[6] 
       (.C(clk),
        .CE(E),
        .D(i_pnmon_n_11),
        .Q(\adc_pn0_data_pn_reg[15]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn0_data_pn_reg[7] 
       (.C(clk),
        .CE(E),
        .D(i_pnmon_n_10),
        .Q(\adc_pn0_data_pn_reg[15]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn0_data_pn_reg[8] 
       (.C(clk),
        .CE(E),
        .D(i_pnmon_n_9),
        .Q(\adc_pn0_data_pn_reg[15]_0 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn0_data_pn_reg[9] 
       (.C(clk),
        .CE(E),
        .D(i_pnmon_n_8),
        .Q(\adc_pn0_data_pn_reg[15]_0 [9]),
        .R(1'b0));
  FDSE #(
    .INIT(1'b0)) 
    \adc_pn0_data_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\adc_pn1_data_d_reg[11]_0 [23]),
        .Q(adc_pn0_data[0]),
        .S(\adc_pn0_data_reg[1]_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \adc_pn0_data_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(\adc_pn1_data_d_reg[11]_0 [6]),
        .Q(adc_pn0_data[10]),
        .S(\adc_pn0_data_reg[1]_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \adc_pn0_data_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(\adc_pn1_data_d_reg[11]_0 [7]),
        .Q(adc_pn0_data[11]),
        .S(\adc_pn0_data_reg[1]_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \adc_pn0_data_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(\adc_pn1_data_d_reg[11]_0 [8]),
        .Q(adc_pn0_data[12]),
        .S(\adc_pn0_data_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn0_data_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(\adc_pn1_data_d_reg[11]_0 [9]),
        .Q(adc_pn0_data[13]),
        .R(\adc_pn0_data_reg[1]_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \adc_pn0_data_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(\adc_pn1_data_d_reg[11]_0 [10]),
        .Q(adc_pn0_data[14]),
        .S(\adc_pn0_data_reg[1]_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \adc_pn0_data_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(\adc_pn1_data_d_reg[11]_0 [11]),
        .Q(adc_pn0_data[15]),
        .S(\adc_pn0_data_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn0_data_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\adc_pn1_data_d_reg[11]_0 [22]),
        .Q(adc_pn0_data[1]),
        .R(\adc_pn0_data_reg[1]_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \adc_pn0_data_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\adc_pn1_data_d_reg[11]_0 [21]),
        .Q(adc_pn0_data[2]),
        .S(\adc_pn0_data_reg[1]_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \adc_pn0_data_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\adc_pn1_data_d_reg[11]_0 [20]),
        .Q(adc_pn0_data[3]),
        .S(\adc_pn0_data_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn0_data_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(\adc_pn1_data_d_reg[11]_0 [0]),
        .Q(adc_pn0_data[4]),
        .R(\adc_pn0_data_reg[1]_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \adc_pn0_data_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(\adc_pn1_data_d_reg[11]_0 [1]),
        .Q(adc_pn0_data[5]),
        .S(\adc_pn0_data_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn0_data_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(\adc_pn1_data_d_reg[11]_0 [2]),
        .Q(adc_pn0_data[6]),
        .R(\adc_pn0_data_reg[1]_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \adc_pn0_data_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(\adc_pn1_data_d_reg[11]_0 [3]),
        .Q(adc_pn0_data[7]),
        .S(\adc_pn0_data_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn0_data_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(\adc_pn1_data_d_reg[11]_0 [4]),
        .Q(adc_pn0_data[8]),
        .R(\adc_pn0_data_reg[1]_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \adc_pn0_data_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(\adc_pn1_data_d_reg[11]_0 [5]),
        .Q(adc_pn0_data[9]),
        .S(\adc_pn0_data_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn1_data_d_reg[0] 
       (.C(clk),
        .CE(adc_valid_s),
        .D(\adc_pn1_data_d_reg[11]_0 [12]),
        .Q(adc_pn1_data_d[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn1_data_d_reg[10] 
       (.C(clk),
        .CE(adc_valid_s),
        .D(\adc_pn1_data_d_reg[11]_0 [22]),
        .Q(adc_pn1_data_d[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn1_data_d_reg[11] 
       (.C(clk),
        .CE(adc_valid_s),
        .D(\adc_pn1_data_d_reg[11]_0 [23]),
        .Q(adc_pn1_data_d[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn1_data_d_reg[1] 
       (.C(clk),
        .CE(adc_valid_s),
        .D(\adc_pn1_data_d_reg[11]_0 [13]),
        .Q(adc_pn1_data_d[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn1_data_d_reg[2] 
       (.C(clk),
        .CE(adc_valid_s),
        .D(\adc_pn1_data_d_reg[11]_0 [14]),
        .Q(adc_pn1_data_d[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn1_data_d_reg[3] 
       (.C(clk),
        .CE(adc_valid_s),
        .D(\adc_pn1_data_d_reg[11]_0 [15]),
        .Q(adc_pn1_data_d[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn1_data_d_reg[4] 
       (.C(clk),
        .CE(adc_valid_s),
        .D(\adc_pn1_data_d_reg[11]_0 [16]),
        .Q(adc_pn1_data_d[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn1_data_d_reg[5] 
       (.C(clk),
        .CE(adc_valid_s),
        .D(\adc_pn1_data_d_reg[11]_0 [17]),
        .Q(adc_pn1_data_d[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn1_data_d_reg[6] 
       (.C(clk),
        .CE(adc_valid_s),
        .D(\adc_pn1_data_d_reg[11]_0 [18]),
        .Q(adc_pn1_data_d[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn1_data_d_reg[7] 
       (.C(clk),
        .CE(adc_valid_s),
        .D(\adc_pn1_data_d_reg[11]_0 [19]),
        .Q(adc_pn1_data_d[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn1_data_d_reg[8] 
       (.C(clk),
        .CE(adc_valid_s),
        .D(\adc_pn1_data_d_reg[11]_0 [20]),
        .Q(adc_pn1_data_d[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn1_data_d_reg[9] 
       (.C(clk),
        .CE(adc_valid_s),
        .D(\adc_pn1_data_d_reg[11]_0 [21]),
        .Q(adc_pn1_data_d[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \adc_pn1_data_in[23]_i_1__0 
       (.I0(adc_pn1_valid_t),
        .I1(adc_valid_s),
        .O(adc_pn1_valid_s));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn1_data_in_reg[0] 
       (.C(clk),
        .CE(adc_pn1_valid_s),
        .D(\adc_pn1_data_d_reg[11]_0 [12]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn1_data_in_reg[10] 
       (.C(clk),
        .CE(adc_pn1_valid_s),
        .D(\adc_pn1_data_d_reg[11]_0 [22]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn1_data_in_reg[11] 
       (.C(clk),
        .CE(adc_pn1_valid_s),
        .D(\adc_pn1_data_d_reg[11]_0 [23]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn1_data_in_reg[12] 
       (.C(clk),
        .CE(adc_pn1_valid_s),
        .D(adc_pn1_data_d[0]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn1_data_in_reg[13] 
       (.C(clk),
        .CE(adc_pn1_valid_s),
        .D(adc_pn1_data_d[1]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn1_data_in_reg[14] 
       (.C(clk),
        .CE(adc_pn1_valid_s),
        .D(adc_pn1_data_d[2]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn1_data_in_reg[15] 
       (.C(clk),
        .CE(adc_pn1_valid_s),
        .D(adc_pn1_data_d[3]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn1_data_in_reg[16] 
       (.C(clk),
        .CE(adc_pn1_valid_s),
        .D(adc_pn1_data_d[4]),
        .Q(Q[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn1_data_in_reg[17] 
       (.C(clk),
        .CE(adc_pn1_valid_s),
        .D(adc_pn1_data_d[5]),
        .Q(Q[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn1_data_in_reg[18] 
       (.C(clk),
        .CE(adc_pn1_valid_s),
        .D(adc_pn1_data_d[6]),
        .Q(Q[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn1_data_in_reg[19] 
       (.C(clk),
        .CE(adc_pn1_valid_s),
        .D(adc_pn1_data_d[7]),
        .Q(Q[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn1_data_in_reg[1] 
       (.C(clk),
        .CE(adc_pn1_valid_s),
        .D(\adc_pn1_data_d_reg[11]_0 [13]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn1_data_in_reg[20] 
       (.C(clk),
        .CE(adc_pn1_valid_s),
        .D(adc_pn1_data_d[8]),
        .Q(Q[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn1_data_in_reg[21] 
       (.C(clk),
        .CE(adc_pn1_valid_s),
        .D(adc_pn1_data_d[9]),
        .Q(Q[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn1_data_in_reg[22] 
       (.C(clk),
        .CE(adc_pn1_valid_s),
        .D(adc_pn1_data_d[10]),
        .Q(Q[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn1_data_in_reg[23] 
       (.C(clk),
        .CE(adc_pn1_valid_s),
        .D(adc_pn1_data_d[11]),
        .Q(Q[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn1_data_in_reg[2] 
       (.C(clk),
        .CE(adc_pn1_valid_s),
        .D(\adc_pn1_data_d_reg[11]_0 [14]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn1_data_in_reg[3] 
       (.C(clk),
        .CE(adc_pn1_valid_s),
        .D(\adc_pn1_data_d_reg[11]_0 [15]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn1_data_in_reg[4] 
       (.C(clk),
        .CE(adc_pn1_valid_s),
        .D(\adc_pn1_data_d_reg[11]_0 [16]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn1_data_in_reg[5] 
       (.C(clk),
        .CE(adc_pn1_valid_s),
        .D(\adc_pn1_data_d_reg[11]_0 [17]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn1_data_in_reg[6] 
       (.C(clk),
        .CE(adc_pn1_valid_s),
        .D(\adc_pn1_data_d_reg[11]_0 [18]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn1_data_in_reg[7] 
       (.C(clk),
        .CE(adc_pn1_valid_s),
        .D(\adc_pn1_data_d_reg[11]_0 [19]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn1_data_in_reg[8] 
       (.C(clk),
        .CE(adc_pn1_valid_s),
        .D(\adc_pn1_data_d_reg[11]_0 [20]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn1_data_in_reg[9] 
       (.C(clk),
        .CE(adc_pn1_valid_s),
        .D(\adc_pn1_data_d_reg[11]_0 [21]),
        .Q(Q[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn1_data_pn_reg[0] 
       (.C(clk),
        .CE(adc_pn1_valid_s),
        .D(pn1fn_return[0]),
        .Q(\adc_pn1_data_pn_reg[23]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn1_data_pn_reg[10] 
       (.C(clk),
        .CE(adc_pn1_valid_s),
        .D(pn1fn_return[10]),
        .Q(\adc_pn1_data_pn_reg[23]_0 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn1_data_pn_reg[11] 
       (.C(clk),
        .CE(adc_pn1_valid_s),
        .D(pn1fn_return[11]),
        .Q(\adc_pn1_data_pn_reg[23]_0 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn1_data_pn_reg[12] 
       (.C(clk),
        .CE(adc_pn1_valid_s),
        .D(pn1fn_return[12]),
        .Q(\adc_pn1_data_pn_reg[23]_0 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn1_data_pn_reg[13] 
       (.C(clk),
        .CE(adc_pn1_valid_s),
        .D(pn1fn_return[13]),
        .Q(\adc_pn1_data_pn_reg[23]_0 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn1_data_pn_reg[14] 
       (.C(clk),
        .CE(adc_pn1_valid_s),
        .D(pn1fn_return[14]),
        .Q(\adc_pn1_data_pn_reg[23]_0 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn1_data_pn_reg[15] 
       (.C(clk),
        .CE(adc_pn1_valid_s),
        .D(pn1fn_return[15]),
        .Q(\adc_pn1_data_pn_reg[23]_0 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn1_data_pn_reg[16] 
       (.C(clk),
        .CE(adc_pn1_valid_s),
        .D(pn1fn_return[16]),
        .Q(\adc_pn1_data_pn_reg[23]_0 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn1_data_pn_reg[17] 
       (.C(clk),
        .CE(adc_pn1_valid_s),
        .D(pn1fn_return[17]),
        .Q(\adc_pn1_data_pn_reg[23]_0 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn1_data_pn_reg[18] 
       (.C(clk),
        .CE(adc_pn1_valid_s),
        .D(pn1fn_return[18]),
        .Q(\adc_pn1_data_pn_reg[23]_0 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn1_data_pn_reg[19] 
       (.C(clk),
        .CE(adc_pn1_valid_s),
        .D(pn1fn_return[19]),
        .Q(\adc_pn1_data_pn_reg[23]_0 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn1_data_pn_reg[1] 
       (.C(clk),
        .CE(adc_pn1_valid_s),
        .D(pn1fn_return[1]),
        .Q(\adc_pn1_data_pn_reg[23]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn1_data_pn_reg[20] 
       (.C(clk),
        .CE(adc_pn1_valid_s),
        .D(pn1fn_return[20]),
        .Q(\adc_pn1_data_pn_reg[23]_0 [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn1_data_pn_reg[21] 
       (.C(clk),
        .CE(adc_pn1_valid_s),
        .D(pn1fn_return[21]),
        .Q(\adc_pn1_data_pn_reg[23]_0 [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn1_data_pn_reg[22] 
       (.C(clk),
        .CE(adc_pn1_valid_s),
        .D(pn1fn_return025_out),
        .Q(\adc_pn1_data_pn_reg[23]_0 [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn1_data_pn_reg[23] 
       (.C(clk),
        .CE(adc_pn1_valid_s),
        .D(pn1fn_return026_out),
        .Q(\adc_pn1_data_pn_reg[23]_0 [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn1_data_pn_reg[2] 
       (.C(clk),
        .CE(adc_pn1_valid_s),
        .D(pn1fn_return[2]),
        .Q(\adc_pn1_data_pn_reg[23]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn1_data_pn_reg[3] 
       (.C(clk),
        .CE(adc_pn1_valid_s),
        .D(pn1fn_return[3]),
        .Q(\adc_pn1_data_pn_reg[23]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn1_data_pn_reg[4] 
       (.C(clk),
        .CE(adc_pn1_valid_s),
        .D(pn1fn_return[4]),
        .Q(\adc_pn1_data_pn_reg[23]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn1_data_pn_reg[5] 
       (.C(clk),
        .CE(adc_pn1_valid_s),
        .D(pn1fn_return[5]),
        .Q(\adc_pn1_data_pn_reg[23]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn1_data_pn_reg[6] 
       (.C(clk),
        .CE(adc_pn1_valid_s),
        .D(pn1fn_return[6]),
        .Q(\adc_pn1_data_pn_reg[23]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn1_data_pn_reg[7] 
       (.C(clk),
        .CE(adc_pn1_valid_s),
        .D(pn1fn_return[7]),
        .Q(\adc_pn1_data_pn_reg[23]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn1_data_pn_reg[8] 
       (.C(clk),
        .CE(adc_pn1_valid_s),
        .D(pn1fn_return[8]),
        .Q(\adc_pn1_data_pn_reg[23]_0 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn1_data_pn_reg[9] 
       (.C(clk),
        .CE(adc_pn1_valid_s),
        .D(pn1fn_return[9]),
        .Q(\adc_pn1_data_pn_reg[23]_0 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    adc_pn1_valid_in_reg
       (.C(clk),
        .CE(1'b1),
        .D(adc_pn1_valid_t),
        .Q(adc_pn1_valid_in),
        .R(adc_pn1_valid_in_reg_0));
  LUT1 #(
    .INIT(2'h1)) 
    adc_pn1_valid_t_i_1__0
       (.I0(adc_pn1_valid_t),
        .O(adc_pn1_valid_t_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    adc_pn1_valid_t_reg
       (.C(clk),
        .CE(adc_valid_s),
        .D(adc_pn1_valid_t_i_1__0_n_0),
        .Q(adc_pn1_valid_t),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn_data_in_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(D[0]),
        .Q(adc_pn_data_in[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn_data_in_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(D[10]),
        .Q(adc_pn_data_in[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn_data_in_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(D[11]),
        .Q(adc_pn_data_in[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn_data_in_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(D[12]),
        .Q(adc_pn_data_in[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn_data_in_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(D[13]),
        .Q(adc_pn_data_in[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn_data_in_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(D[14]),
        .Q(adc_pn_data_in[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn_data_in_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(D[15]),
        .Q(adc_pn_data_in[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn_data_in_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(D[16]),
        .Q(adc_pn_data_in[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn_data_in_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(D[17]),
        .Q(adc_pn_data_in[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn_data_in_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(D[18]),
        .Q(adc_pn_data_in[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn_data_in_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(D[19]),
        .Q(adc_pn_data_in[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn_data_in_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(D[1]),
        .Q(adc_pn_data_in[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn_data_in_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(D[20]),
        .Q(adc_pn_data_in[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn_data_in_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(D[21]),
        .Q(adc_pn_data_in[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn_data_in_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(D[22]),
        .Q(adc_pn_data_in[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn_data_in_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(D[23]),
        .Q(adc_pn_data_in[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn_data_in_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(D[2]),
        .Q(adc_pn_data_in[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn_data_in_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(D[3]),
        .Q(adc_pn_data_in[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn_data_in_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(D[4]),
        .Q(adc_pn_data_in[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn_data_in_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(D[5]),
        .Q(adc_pn_data_in[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn_data_in_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(D[6]),
        .Q(adc_pn_data_in[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn_data_in_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(D[7]),
        .Q(adc_pn_data_in[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn_data_in_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(D[8]),
        .Q(adc_pn_data_in[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn_data_in_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(D[9]),
        .Q(adc_pn_data_in[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn_data_pn_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\adc_pn_data_pn_reg[23]_0 [0]),
        .Q(adc_pn_data_pn[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn_data_pn_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(\adc_pn_data_pn_reg[23]_0 [10]),
        .Q(adc_pn_data_pn[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn_data_pn_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(\adc_pn_data_pn_reg[23]_0 [11]),
        .Q(adc_pn_data_pn[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn_data_pn_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(\adc_pn_data_pn_reg[23]_0 [12]),
        .Q(adc_pn_data_pn[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn_data_pn_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(\adc_pn_data_pn_reg[23]_0 [13]),
        .Q(adc_pn_data_pn[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn_data_pn_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(\adc_pn_data_pn_reg[23]_0 [14]),
        .Q(adc_pn_data_pn[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn_data_pn_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(\adc_pn_data_pn_reg[23]_0 [15]),
        .Q(adc_pn_data_pn[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn_data_pn_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(\adc_pn_data_pn_reg[23]_0 [16]),
        .Q(adc_pn_data_pn[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn_data_pn_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(\adc_pn_data_pn_reg[23]_0 [17]),
        .Q(adc_pn_data_pn[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn_data_pn_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(\adc_pn_data_pn_reg[23]_0 [18]),
        .Q(adc_pn_data_pn[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn_data_pn_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(\adc_pn_data_pn_reg[23]_0 [19]),
        .Q(adc_pn_data_pn[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn_data_pn_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\adc_pn_data_pn_reg[23]_0 [1]),
        .Q(adc_pn_data_pn[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn_data_pn_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(\adc_pn_data_pn_reg[23]_0 [20]),
        .Q(adc_pn_data_pn[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn_data_pn_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(\adc_pn_data_pn_reg[23]_0 [21]),
        .Q(adc_pn_data_pn[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn_data_pn_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(\adc_pn_data_pn_reg[23]_0 [22]),
        .Q(adc_pn_data_pn[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn_data_pn_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(\adc_pn_data_pn_reg[23]_0 [23]),
        .Q(adc_pn_data_pn[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn_data_pn_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\adc_pn_data_pn_reg[23]_0 [2]),
        .Q(adc_pn_data_pn[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn_data_pn_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\adc_pn_data_pn_reg[23]_0 [3]),
        .Q(adc_pn_data_pn[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn_data_pn_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(\adc_pn_data_pn_reg[23]_0 [4]),
        .Q(adc_pn_data_pn[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn_data_pn_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(\adc_pn_data_pn_reg[23]_0 [5]),
        .Q(adc_pn_data_pn[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn_data_pn_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(\adc_pn_data_pn_reg[23]_0 [6]),
        .Q(adc_pn_data_pn[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn_data_pn_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(\adc_pn_data_pn_reg[23]_0 [7]),
        .Q(adc_pn_data_pn[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn_data_pn_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(\adc_pn_data_pn_reg[23]_0 [8]),
        .Q(adc_pn_data_pn[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn_data_pn_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(\adc_pn_data_pn_reg[23]_0 [9]),
        .Q(adc_pn_data_pn[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    adc_pn_valid_in_reg
       (.C(clk),
        .CE(1'b1),
        .D(adc_pn_valid_in_reg_0),
        .Q(adc_pn_valid_in),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_pnmon_29 i_pnmon
       (.D({i_pnmon_n_2,i_pnmon_n_3,i_pnmon_n_4,i_pnmon_n_5,i_pnmon_n_6,i_pnmon_n_7,i_pnmon_n_8,i_pnmon_n_9,i_pnmon_n_10,i_pnmon_n_11,i_pnmon_n_12,i_pnmon_n_13,i_pnmon_n_14,i_pnmon_n_15,i_pnmon_n_16,pn0fn_return}),
        .Q(Q[10:0]),
        .adc_pn0_data_in(adc_pn0_data_in),
        .\adc_pn0_data_pn_reg[0] (\adc_pn0_data_pn_reg[15]_0 ),
        .\adc_pn1_data_pn_reg[12] (\adc_pn1_data_pn_reg[23]_0 [10:0]),
        .\adc_pn1_data_pn_reg[8] ({pn1fn_return026_out,pn1fn_return025_out,pn1fn_return}),
        .adc_pn_err_s(adc_pn_err_s),
        .adc_pn_match_d_reg_0(adc_pn_data_pn),
        .adc_pn_match_d_reg_1(adc_pn_data_in),
        .adc_pn_oos_int_reg_0(adc_pn_oos_s),
        .adc_pn_valid_in(adc_pn_valid_in),
        .clk(clk));
endmodule

(* ORIG_REF_NAME = "axi_ad9361_rx_pnmon" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_ad9361_rx_pnmon__parameterized1
   (adc_pn0_data_in,
    adc_pn1_valid_in,
    adc_pn_oos_s,
    adc_pn_err_s,
    Q,
    \adc_pn1_data_pn_reg[23]_0 ,
    \adc_pn1_data_in_reg[23]_0 ,
    adc_pn_valid_in_reg_0,
    clk,
    adc_valid_s,
    \adc_pn0_data_reg[1]_0 ,
    \adc_pn0_data_reg[0]_0 ,
    E,
    adc_pn1_valid_in_reg_0,
    D,
    \adc_pn_data_pn_reg[23]_0 );
  output [15:0]adc_pn0_data_in;
  output adc_pn1_valid_in;
  output adc_pn_oos_s;
  output adc_pn_err_s;
  output [15:0]Q;
  output [23:0]\adc_pn1_data_pn_reg[23]_0 ;
  output [23:0]\adc_pn1_data_in_reg[23]_0 ;
  input adc_pn_valid_in_reg_0;
  input clk;
  input adc_valid_s;
  input \adc_pn0_data_reg[1]_0 ;
  input [15:0]\adc_pn0_data_reg[0]_0 ;
  input [0:0]E;
  input adc_pn1_valid_in_reg_0;
  input [23:0]D;
  input [23:0]\adc_pn_data_pn_reg[23]_0 ;

  wire [23:0]D;
  wire [0:0]E;
  wire [15:0]Q;
  wire [15:0]adc_pn0_data;
  wire [15:0]adc_pn0_data_in;
  wire [15:0]\adc_pn0_data_reg[0]_0 ;
  wire \adc_pn0_data_reg[1]_0 ;
  wire [11:0]adc_pn1_data_d;
  wire [23:0]\adc_pn1_data_in_reg[23]_0 ;
  wire [23:0]\adc_pn1_data_pn_reg[23]_0 ;
  wire adc_pn1_valid_in;
  wire adc_pn1_valid_in_reg_0;
  wire adc_pn1_valid_s;
  wire adc_pn1_valid_t;
  wire adc_pn1_valid_t_i_1__1_n_0;
  wire [23:0]adc_pn_data_in;
  wire [23:0]adc_pn_data_pn;
  wire [23:0]\adc_pn_data_pn_reg[23]_0 ;
  wire adc_pn_err_s;
  wire adc_pn_oos_s;
  wire adc_pn_valid_in;
  wire adc_pn_valid_in_reg_0;
  wire adc_valid_s;
  wire clk;
  wire i_pnmon_n_10;
  wire i_pnmon_n_11;
  wire i_pnmon_n_12;
  wire i_pnmon_n_13;
  wire i_pnmon_n_14;
  wire i_pnmon_n_15;
  wire i_pnmon_n_16;
  wire i_pnmon_n_2;
  wire i_pnmon_n_3;
  wire i_pnmon_n_4;
  wire i_pnmon_n_5;
  wire i_pnmon_n_6;
  wire i_pnmon_n_7;
  wire i_pnmon_n_8;
  wire i_pnmon_n_9;
  wire [0:0]pn0fn_return;
  wire [23:0]pn1fn_return;

  FDRE #(
    .INIT(1'b0)) 
    \adc_pn0_data_in_reg[0] 
       (.C(clk),
        .CE(E),
        .D(adc_pn0_data[0]),
        .Q(adc_pn0_data_in[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn0_data_in_reg[10] 
       (.C(clk),
        .CE(E),
        .D(adc_pn0_data[10]),
        .Q(adc_pn0_data_in[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn0_data_in_reg[11] 
       (.C(clk),
        .CE(E),
        .D(adc_pn0_data[11]),
        .Q(adc_pn0_data_in[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn0_data_in_reg[12] 
       (.C(clk),
        .CE(E),
        .D(adc_pn0_data[12]),
        .Q(adc_pn0_data_in[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn0_data_in_reg[13] 
       (.C(clk),
        .CE(E),
        .D(adc_pn0_data[13]),
        .Q(adc_pn0_data_in[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn0_data_in_reg[14] 
       (.C(clk),
        .CE(E),
        .D(adc_pn0_data[14]),
        .Q(adc_pn0_data_in[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn0_data_in_reg[15] 
       (.C(clk),
        .CE(E),
        .D(adc_pn0_data[15]),
        .Q(adc_pn0_data_in[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn0_data_in_reg[1] 
       (.C(clk),
        .CE(E),
        .D(adc_pn0_data[1]),
        .Q(adc_pn0_data_in[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn0_data_in_reg[2] 
       (.C(clk),
        .CE(E),
        .D(adc_pn0_data[2]),
        .Q(adc_pn0_data_in[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn0_data_in_reg[3] 
       (.C(clk),
        .CE(E),
        .D(adc_pn0_data[3]),
        .Q(adc_pn0_data_in[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn0_data_in_reg[4] 
       (.C(clk),
        .CE(E),
        .D(adc_pn0_data[4]),
        .Q(adc_pn0_data_in[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn0_data_in_reg[5] 
       (.C(clk),
        .CE(E),
        .D(adc_pn0_data[5]),
        .Q(adc_pn0_data_in[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn0_data_in_reg[6] 
       (.C(clk),
        .CE(E),
        .D(adc_pn0_data[6]),
        .Q(adc_pn0_data_in[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn0_data_in_reg[7] 
       (.C(clk),
        .CE(E),
        .D(adc_pn0_data[7]),
        .Q(adc_pn0_data_in[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn0_data_in_reg[8] 
       (.C(clk),
        .CE(E),
        .D(adc_pn0_data[8]),
        .Q(adc_pn0_data_in[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn0_data_in_reg[9] 
       (.C(clk),
        .CE(E),
        .D(adc_pn0_data[9]),
        .Q(adc_pn0_data_in[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn0_data_pn_reg[0] 
       (.C(clk),
        .CE(E),
        .D(pn0fn_return),
        .Q(Q[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn0_data_pn_reg[10] 
       (.C(clk),
        .CE(E),
        .D(i_pnmon_n_7),
        .Q(Q[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn0_data_pn_reg[11] 
       (.C(clk),
        .CE(E),
        .D(i_pnmon_n_6),
        .Q(Q[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn0_data_pn_reg[12] 
       (.C(clk),
        .CE(E),
        .D(i_pnmon_n_5),
        .Q(Q[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn0_data_pn_reg[13] 
       (.C(clk),
        .CE(E),
        .D(i_pnmon_n_4),
        .Q(Q[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn0_data_pn_reg[14] 
       (.C(clk),
        .CE(E),
        .D(i_pnmon_n_3),
        .Q(Q[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn0_data_pn_reg[15] 
       (.C(clk),
        .CE(E),
        .D(i_pnmon_n_2),
        .Q(Q[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn0_data_pn_reg[1] 
       (.C(clk),
        .CE(E),
        .D(i_pnmon_n_16),
        .Q(Q[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn0_data_pn_reg[2] 
       (.C(clk),
        .CE(E),
        .D(i_pnmon_n_15),
        .Q(Q[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn0_data_pn_reg[3] 
       (.C(clk),
        .CE(E),
        .D(i_pnmon_n_14),
        .Q(Q[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn0_data_pn_reg[4] 
       (.C(clk),
        .CE(E),
        .D(i_pnmon_n_13),
        .Q(Q[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn0_data_pn_reg[5] 
       (.C(clk),
        .CE(E),
        .D(i_pnmon_n_12),
        .Q(Q[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn0_data_pn_reg[6] 
       (.C(clk),
        .CE(E),
        .D(i_pnmon_n_11),
        .Q(Q[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn0_data_pn_reg[7] 
       (.C(clk),
        .CE(E),
        .D(i_pnmon_n_10),
        .Q(Q[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn0_data_pn_reg[8] 
       (.C(clk),
        .CE(E),
        .D(i_pnmon_n_9),
        .Q(Q[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn0_data_pn_reg[9] 
       (.C(clk),
        .CE(E),
        .D(i_pnmon_n_8),
        .Q(Q[9]),
        .R(1'b0));
  FDSE #(
    .INIT(1'b0)) 
    \adc_pn0_data_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\adc_pn0_data_reg[0]_0 [15]),
        .Q(adc_pn0_data[0]),
        .S(\adc_pn0_data_reg[1]_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \adc_pn0_data_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(\adc_pn0_data_reg[0]_0 [6]),
        .Q(adc_pn0_data[10]),
        .S(\adc_pn0_data_reg[1]_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \adc_pn0_data_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(\adc_pn0_data_reg[0]_0 [7]),
        .Q(adc_pn0_data[11]),
        .S(\adc_pn0_data_reg[1]_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \adc_pn0_data_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(\adc_pn0_data_reg[0]_0 [8]),
        .Q(adc_pn0_data[12]),
        .S(\adc_pn0_data_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn0_data_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(\adc_pn0_data_reg[0]_0 [9]),
        .Q(adc_pn0_data[13]),
        .R(\adc_pn0_data_reg[1]_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \adc_pn0_data_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(\adc_pn0_data_reg[0]_0 [10]),
        .Q(adc_pn0_data[14]),
        .S(\adc_pn0_data_reg[1]_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \adc_pn0_data_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(\adc_pn0_data_reg[0]_0 [11]),
        .Q(adc_pn0_data[15]),
        .S(\adc_pn0_data_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn0_data_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\adc_pn0_data_reg[0]_0 [14]),
        .Q(adc_pn0_data[1]),
        .R(\adc_pn0_data_reg[1]_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \adc_pn0_data_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\adc_pn0_data_reg[0]_0 [13]),
        .Q(adc_pn0_data[2]),
        .S(\adc_pn0_data_reg[1]_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \adc_pn0_data_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\adc_pn0_data_reg[0]_0 [12]),
        .Q(adc_pn0_data[3]),
        .S(\adc_pn0_data_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn0_data_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(\adc_pn0_data_reg[0]_0 [0]),
        .Q(adc_pn0_data[4]),
        .R(\adc_pn0_data_reg[1]_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \adc_pn0_data_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(\adc_pn0_data_reg[0]_0 [1]),
        .Q(adc_pn0_data[5]),
        .S(\adc_pn0_data_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn0_data_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(\adc_pn0_data_reg[0]_0 [2]),
        .Q(adc_pn0_data[6]),
        .R(\adc_pn0_data_reg[1]_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \adc_pn0_data_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(\adc_pn0_data_reg[0]_0 [3]),
        .Q(adc_pn0_data[7]),
        .S(\adc_pn0_data_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn0_data_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(\adc_pn0_data_reg[0]_0 [4]),
        .Q(adc_pn0_data[8]),
        .R(\adc_pn0_data_reg[1]_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \adc_pn0_data_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(\adc_pn0_data_reg[0]_0 [5]),
        .Q(adc_pn0_data[9]),
        .S(\adc_pn0_data_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn1_data_d_reg[0] 
       (.C(clk),
        .CE(adc_valid_s),
        .D(\adc_pn0_data_reg[0]_0 [0]),
        .Q(adc_pn1_data_d[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn1_data_d_reg[10] 
       (.C(clk),
        .CE(adc_valid_s),
        .D(\adc_pn0_data_reg[0]_0 [10]),
        .Q(adc_pn1_data_d[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn1_data_d_reg[11] 
       (.C(clk),
        .CE(adc_valid_s),
        .D(\adc_pn0_data_reg[0]_0 [11]),
        .Q(adc_pn1_data_d[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn1_data_d_reg[1] 
       (.C(clk),
        .CE(adc_valid_s),
        .D(\adc_pn0_data_reg[0]_0 [1]),
        .Q(adc_pn1_data_d[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn1_data_d_reg[2] 
       (.C(clk),
        .CE(adc_valid_s),
        .D(\adc_pn0_data_reg[0]_0 [2]),
        .Q(adc_pn1_data_d[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn1_data_d_reg[3] 
       (.C(clk),
        .CE(adc_valid_s),
        .D(\adc_pn0_data_reg[0]_0 [3]),
        .Q(adc_pn1_data_d[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn1_data_d_reg[4] 
       (.C(clk),
        .CE(adc_valid_s),
        .D(\adc_pn0_data_reg[0]_0 [4]),
        .Q(adc_pn1_data_d[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn1_data_d_reg[5] 
       (.C(clk),
        .CE(adc_valid_s),
        .D(\adc_pn0_data_reg[0]_0 [5]),
        .Q(adc_pn1_data_d[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn1_data_d_reg[6] 
       (.C(clk),
        .CE(adc_valid_s),
        .D(\adc_pn0_data_reg[0]_0 [6]),
        .Q(adc_pn1_data_d[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn1_data_d_reg[7] 
       (.C(clk),
        .CE(adc_valid_s),
        .D(\adc_pn0_data_reg[0]_0 [7]),
        .Q(adc_pn1_data_d[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn1_data_d_reg[8] 
       (.C(clk),
        .CE(adc_valid_s),
        .D(\adc_pn0_data_reg[0]_0 [8]),
        .Q(adc_pn1_data_d[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn1_data_d_reg[9] 
       (.C(clk),
        .CE(adc_valid_s),
        .D(\adc_pn0_data_reg[0]_0 [9]),
        .Q(adc_pn1_data_d[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \adc_pn1_data_in[23]_i_1__1 
       (.I0(adc_pn1_valid_t),
        .I1(adc_valid_s),
        .O(adc_pn1_valid_s));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn1_data_in_reg[0] 
       (.C(clk),
        .CE(adc_pn1_valid_s),
        .D(\adc_pn0_data_reg[0]_0 [0]),
        .Q(\adc_pn1_data_in_reg[23]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn1_data_in_reg[10] 
       (.C(clk),
        .CE(adc_pn1_valid_s),
        .D(\adc_pn0_data_reg[0]_0 [10]),
        .Q(\adc_pn1_data_in_reg[23]_0 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn1_data_in_reg[11] 
       (.C(clk),
        .CE(adc_pn1_valid_s),
        .D(\adc_pn0_data_reg[0]_0 [11]),
        .Q(\adc_pn1_data_in_reg[23]_0 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn1_data_in_reg[12] 
       (.C(clk),
        .CE(adc_pn1_valid_s),
        .D(adc_pn1_data_d[0]),
        .Q(\adc_pn1_data_in_reg[23]_0 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn1_data_in_reg[13] 
       (.C(clk),
        .CE(adc_pn1_valid_s),
        .D(adc_pn1_data_d[1]),
        .Q(\adc_pn1_data_in_reg[23]_0 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn1_data_in_reg[14] 
       (.C(clk),
        .CE(adc_pn1_valid_s),
        .D(adc_pn1_data_d[2]),
        .Q(\adc_pn1_data_in_reg[23]_0 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn1_data_in_reg[15] 
       (.C(clk),
        .CE(adc_pn1_valid_s),
        .D(adc_pn1_data_d[3]),
        .Q(\adc_pn1_data_in_reg[23]_0 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn1_data_in_reg[16] 
       (.C(clk),
        .CE(adc_pn1_valid_s),
        .D(adc_pn1_data_d[4]),
        .Q(\adc_pn1_data_in_reg[23]_0 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn1_data_in_reg[17] 
       (.C(clk),
        .CE(adc_pn1_valid_s),
        .D(adc_pn1_data_d[5]),
        .Q(\adc_pn1_data_in_reg[23]_0 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn1_data_in_reg[18] 
       (.C(clk),
        .CE(adc_pn1_valid_s),
        .D(adc_pn1_data_d[6]),
        .Q(\adc_pn1_data_in_reg[23]_0 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn1_data_in_reg[19] 
       (.C(clk),
        .CE(adc_pn1_valid_s),
        .D(adc_pn1_data_d[7]),
        .Q(\adc_pn1_data_in_reg[23]_0 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn1_data_in_reg[1] 
       (.C(clk),
        .CE(adc_pn1_valid_s),
        .D(\adc_pn0_data_reg[0]_0 [1]),
        .Q(\adc_pn1_data_in_reg[23]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn1_data_in_reg[20] 
       (.C(clk),
        .CE(adc_pn1_valid_s),
        .D(adc_pn1_data_d[8]),
        .Q(\adc_pn1_data_in_reg[23]_0 [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn1_data_in_reg[21] 
       (.C(clk),
        .CE(adc_pn1_valid_s),
        .D(adc_pn1_data_d[9]),
        .Q(\adc_pn1_data_in_reg[23]_0 [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn1_data_in_reg[22] 
       (.C(clk),
        .CE(adc_pn1_valid_s),
        .D(adc_pn1_data_d[10]),
        .Q(\adc_pn1_data_in_reg[23]_0 [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn1_data_in_reg[23] 
       (.C(clk),
        .CE(adc_pn1_valid_s),
        .D(adc_pn1_data_d[11]),
        .Q(\adc_pn1_data_in_reg[23]_0 [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn1_data_in_reg[2] 
       (.C(clk),
        .CE(adc_pn1_valid_s),
        .D(\adc_pn0_data_reg[0]_0 [2]),
        .Q(\adc_pn1_data_in_reg[23]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn1_data_in_reg[3] 
       (.C(clk),
        .CE(adc_pn1_valid_s),
        .D(\adc_pn0_data_reg[0]_0 [3]),
        .Q(\adc_pn1_data_in_reg[23]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn1_data_in_reg[4] 
       (.C(clk),
        .CE(adc_pn1_valid_s),
        .D(\adc_pn0_data_reg[0]_0 [4]),
        .Q(\adc_pn1_data_in_reg[23]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn1_data_in_reg[5] 
       (.C(clk),
        .CE(adc_pn1_valid_s),
        .D(\adc_pn0_data_reg[0]_0 [5]),
        .Q(\adc_pn1_data_in_reg[23]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn1_data_in_reg[6] 
       (.C(clk),
        .CE(adc_pn1_valid_s),
        .D(\adc_pn0_data_reg[0]_0 [6]),
        .Q(\adc_pn1_data_in_reg[23]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn1_data_in_reg[7] 
       (.C(clk),
        .CE(adc_pn1_valid_s),
        .D(\adc_pn0_data_reg[0]_0 [7]),
        .Q(\adc_pn1_data_in_reg[23]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn1_data_in_reg[8] 
       (.C(clk),
        .CE(adc_pn1_valid_s),
        .D(\adc_pn0_data_reg[0]_0 [8]),
        .Q(\adc_pn1_data_in_reg[23]_0 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn1_data_in_reg[9] 
       (.C(clk),
        .CE(adc_pn1_valid_s),
        .D(\adc_pn0_data_reg[0]_0 [9]),
        .Q(\adc_pn1_data_in_reg[23]_0 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn1_data_pn_reg[0] 
       (.C(clk),
        .CE(adc_pn1_valid_s),
        .D(pn1fn_return[0]),
        .Q(\adc_pn1_data_pn_reg[23]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn1_data_pn_reg[10] 
       (.C(clk),
        .CE(adc_pn1_valid_s),
        .D(pn1fn_return[10]),
        .Q(\adc_pn1_data_pn_reg[23]_0 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn1_data_pn_reg[11] 
       (.C(clk),
        .CE(adc_pn1_valid_s),
        .D(pn1fn_return[11]),
        .Q(\adc_pn1_data_pn_reg[23]_0 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn1_data_pn_reg[12] 
       (.C(clk),
        .CE(adc_pn1_valid_s),
        .D(pn1fn_return[12]),
        .Q(\adc_pn1_data_pn_reg[23]_0 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn1_data_pn_reg[13] 
       (.C(clk),
        .CE(adc_pn1_valid_s),
        .D(pn1fn_return[13]),
        .Q(\adc_pn1_data_pn_reg[23]_0 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn1_data_pn_reg[14] 
       (.C(clk),
        .CE(adc_pn1_valid_s),
        .D(pn1fn_return[14]),
        .Q(\adc_pn1_data_pn_reg[23]_0 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn1_data_pn_reg[15] 
       (.C(clk),
        .CE(adc_pn1_valid_s),
        .D(pn1fn_return[15]),
        .Q(\adc_pn1_data_pn_reg[23]_0 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn1_data_pn_reg[16] 
       (.C(clk),
        .CE(adc_pn1_valid_s),
        .D(pn1fn_return[16]),
        .Q(\adc_pn1_data_pn_reg[23]_0 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn1_data_pn_reg[17] 
       (.C(clk),
        .CE(adc_pn1_valid_s),
        .D(pn1fn_return[17]),
        .Q(\adc_pn1_data_pn_reg[23]_0 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn1_data_pn_reg[18] 
       (.C(clk),
        .CE(adc_pn1_valid_s),
        .D(pn1fn_return[18]),
        .Q(\adc_pn1_data_pn_reg[23]_0 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn1_data_pn_reg[19] 
       (.C(clk),
        .CE(adc_pn1_valid_s),
        .D(pn1fn_return[19]),
        .Q(\adc_pn1_data_pn_reg[23]_0 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn1_data_pn_reg[1] 
       (.C(clk),
        .CE(adc_pn1_valid_s),
        .D(pn1fn_return[1]),
        .Q(\adc_pn1_data_pn_reg[23]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn1_data_pn_reg[20] 
       (.C(clk),
        .CE(adc_pn1_valid_s),
        .D(pn1fn_return[20]),
        .Q(\adc_pn1_data_pn_reg[23]_0 [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn1_data_pn_reg[21] 
       (.C(clk),
        .CE(adc_pn1_valid_s),
        .D(pn1fn_return[21]),
        .Q(\adc_pn1_data_pn_reg[23]_0 [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn1_data_pn_reg[22] 
       (.C(clk),
        .CE(adc_pn1_valid_s),
        .D(pn1fn_return[22]),
        .Q(\adc_pn1_data_pn_reg[23]_0 [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn1_data_pn_reg[23] 
       (.C(clk),
        .CE(adc_pn1_valid_s),
        .D(pn1fn_return[23]),
        .Q(\adc_pn1_data_pn_reg[23]_0 [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn1_data_pn_reg[2] 
       (.C(clk),
        .CE(adc_pn1_valid_s),
        .D(pn1fn_return[2]),
        .Q(\adc_pn1_data_pn_reg[23]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn1_data_pn_reg[3] 
       (.C(clk),
        .CE(adc_pn1_valid_s),
        .D(pn1fn_return[3]),
        .Q(\adc_pn1_data_pn_reg[23]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn1_data_pn_reg[4] 
       (.C(clk),
        .CE(adc_pn1_valid_s),
        .D(pn1fn_return[4]),
        .Q(\adc_pn1_data_pn_reg[23]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn1_data_pn_reg[5] 
       (.C(clk),
        .CE(adc_pn1_valid_s),
        .D(pn1fn_return[5]),
        .Q(\adc_pn1_data_pn_reg[23]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn1_data_pn_reg[6] 
       (.C(clk),
        .CE(adc_pn1_valid_s),
        .D(pn1fn_return[6]),
        .Q(\adc_pn1_data_pn_reg[23]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn1_data_pn_reg[7] 
       (.C(clk),
        .CE(adc_pn1_valid_s),
        .D(pn1fn_return[7]),
        .Q(\adc_pn1_data_pn_reg[23]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn1_data_pn_reg[8] 
       (.C(clk),
        .CE(adc_pn1_valid_s),
        .D(pn1fn_return[8]),
        .Q(\adc_pn1_data_pn_reg[23]_0 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn1_data_pn_reg[9] 
       (.C(clk),
        .CE(adc_pn1_valid_s),
        .D(pn1fn_return[9]),
        .Q(\adc_pn1_data_pn_reg[23]_0 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    adc_pn1_valid_in_reg
       (.C(clk),
        .CE(1'b1),
        .D(adc_pn1_valid_t),
        .Q(adc_pn1_valid_in),
        .R(adc_pn1_valid_in_reg_0));
  LUT1 #(
    .INIT(2'h1)) 
    adc_pn1_valid_t_i_1__1
       (.I0(adc_pn1_valid_t),
        .O(adc_pn1_valid_t_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    adc_pn1_valid_t_reg
       (.C(clk),
        .CE(adc_valid_s),
        .D(adc_pn1_valid_t_i_1__1_n_0),
        .Q(adc_pn1_valid_t),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn_data_in_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(D[0]),
        .Q(adc_pn_data_in[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn_data_in_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(D[10]),
        .Q(adc_pn_data_in[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn_data_in_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(D[11]),
        .Q(adc_pn_data_in[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn_data_in_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(D[12]),
        .Q(adc_pn_data_in[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn_data_in_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(D[13]),
        .Q(adc_pn_data_in[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn_data_in_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(D[14]),
        .Q(adc_pn_data_in[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn_data_in_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(D[15]),
        .Q(adc_pn_data_in[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn_data_in_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(D[16]),
        .Q(adc_pn_data_in[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn_data_in_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(D[17]),
        .Q(adc_pn_data_in[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn_data_in_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(D[18]),
        .Q(adc_pn_data_in[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn_data_in_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(D[19]),
        .Q(adc_pn_data_in[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn_data_in_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(D[1]),
        .Q(adc_pn_data_in[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn_data_in_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(D[20]),
        .Q(adc_pn_data_in[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn_data_in_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(D[21]),
        .Q(adc_pn_data_in[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn_data_in_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(D[22]),
        .Q(adc_pn_data_in[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn_data_in_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(D[23]),
        .Q(adc_pn_data_in[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn_data_in_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(D[2]),
        .Q(adc_pn_data_in[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn_data_in_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(D[3]),
        .Q(adc_pn_data_in[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn_data_in_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(D[4]),
        .Q(adc_pn_data_in[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn_data_in_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(D[5]),
        .Q(adc_pn_data_in[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn_data_in_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(D[6]),
        .Q(adc_pn_data_in[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn_data_in_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(D[7]),
        .Q(adc_pn_data_in[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn_data_in_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(D[8]),
        .Q(adc_pn_data_in[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn_data_in_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(D[9]),
        .Q(adc_pn_data_in[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn_data_pn_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\adc_pn_data_pn_reg[23]_0 [0]),
        .Q(adc_pn_data_pn[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn_data_pn_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(\adc_pn_data_pn_reg[23]_0 [10]),
        .Q(adc_pn_data_pn[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn_data_pn_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(\adc_pn_data_pn_reg[23]_0 [11]),
        .Q(adc_pn_data_pn[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn_data_pn_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(\adc_pn_data_pn_reg[23]_0 [12]),
        .Q(adc_pn_data_pn[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn_data_pn_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(\adc_pn_data_pn_reg[23]_0 [13]),
        .Q(adc_pn_data_pn[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn_data_pn_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(\adc_pn_data_pn_reg[23]_0 [14]),
        .Q(adc_pn_data_pn[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn_data_pn_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(\adc_pn_data_pn_reg[23]_0 [15]),
        .Q(adc_pn_data_pn[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn_data_pn_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(\adc_pn_data_pn_reg[23]_0 [16]),
        .Q(adc_pn_data_pn[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn_data_pn_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(\adc_pn_data_pn_reg[23]_0 [17]),
        .Q(adc_pn_data_pn[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn_data_pn_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(\adc_pn_data_pn_reg[23]_0 [18]),
        .Q(adc_pn_data_pn[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn_data_pn_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(\adc_pn_data_pn_reg[23]_0 [19]),
        .Q(adc_pn_data_pn[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn_data_pn_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\adc_pn_data_pn_reg[23]_0 [1]),
        .Q(adc_pn_data_pn[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn_data_pn_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(\adc_pn_data_pn_reg[23]_0 [20]),
        .Q(adc_pn_data_pn[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn_data_pn_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(\adc_pn_data_pn_reg[23]_0 [21]),
        .Q(adc_pn_data_pn[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn_data_pn_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(\adc_pn_data_pn_reg[23]_0 [22]),
        .Q(adc_pn_data_pn[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn_data_pn_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(\adc_pn_data_pn_reg[23]_0 [23]),
        .Q(adc_pn_data_pn[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn_data_pn_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\adc_pn_data_pn_reg[23]_0 [2]),
        .Q(adc_pn_data_pn[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn_data_pn_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\adc_pn_data_pn_reg[23]_0 [3]),
        .Q(adc_pn_data_pn[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn_data_pn_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(\adc_pn_data_pn_reg[23]_0 [4]),
        .Q(adc_pn_data_pn[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn_data_pn_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(\adc_pn_data_pn_reg[23]_0 [5]),
        .Q(adc_pn_data_pn[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn_data_pn_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(\adc_pn_data_pn_reg[23]_0 [6]),
        .Q(adc_pn_data_pn[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn_data_pn_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(\adc_pn_data_pn_reg[23]_0 [7]),
        .Q(adc_pn_data_pn[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn_data_pn_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(\adc_pn_data_pn_reg[23]_0 [8]),
        .Q(adc_pn_data_pn[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn_data_pn_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(\adc_pn_data_pn_reg[23]_0 [9]),
        .Q(adc_pn_data_pn[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    adc_pn_valid_in_reg
       (.C(clk),
        .CE(1'b1),
        .D(adc_pn_valid_in_reg_0),
        .Q(adc_pn_valid_in),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_pnmon_22 i_pnmon
       (.D({i_pnmon_n_2,i_pnmon_n_3,i_pnmon_n_4,i_pnmon_n_5,i_pnmon_n_6,i_pnmon_n_7,i_pnmon_n_8,i_pnmon_n_9,i_pnmon_n_10,i_pnmon_n_11,i_pnmon_n_12,i_pnmon_n_13,i_pnmon_n_14,i_pnmon_n_15,i_pnmon_n_16,pn0fn_return}),
        .Q(Q),
        .adc_pn0_data_in(adc_pn0_data_in),
        .\adc_pn1_data_pn_reg[13] (pn1fn_return),
        .\adc_pn1_data_pn_reg[23] (\adc_pn1_data_pn_reg[23]_0 [14:0]),
        .\adc_pn1_data_pn_reg[23]_0 (\adc_pn1_data_in_reg[23]_0 [14:0]),
        .adc_pn_err_s(adc_pn_err_s),
        .adc_pn_match_d_reg_0(adc_pn_data_pn),
        .adc_pn_match_d_reg_1(adc_pn_data_in),
        .adc_pn_oos_int_reg_0(adc_pn_oos_s),
        .adc_pn_valid_in(adc_pn_valid_in),
        .clk(clk));
endmodule

(* ORIG_REF_NAME = "axi_ad9361_rx_pnmon" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_ad9361_rx_pnmon__parameterized2
   (adc_pn1_valid_in,
    adc_pn_oos_s,
    adc_pn_err_s,
    Q,
    \adc_pn1_data_pn_reg[23]_0 ,
    \adc_pn0_data_pn_reg[15]_0 ,
    adc_pn_valid_in_reg_0,
    clk,
    adc_valid_s,
    adc_pn1_valid_in_reg_0,
    adc_pn0_data_in,
    \adc_pn1_data_d_reg[11]_0 ,
    D,
    E,
    \adc_pn_data_pn_reg[23]_0 );
  output adc_pn1_valid_in;
  output adc_pn_oos_s;
  output adc_pn_err_s;
  output [23:0]Q;
  output [23:0]\adc_pn1_data_pn_reg[23]_0 ;
  output [15:0]\adc_pn0_data_pn_reg[15]_0 ;
  input adc_pn_valid_in_reg_0;
  input clk;
  input adc_valid_s;
  input adc_pn1_valid_in_reg_0;
  input [15:0]adc_pn0_data_in;
  input [11:0]\adc_pn1_data_d_reg[11]_0 ;
  input [23:0]D;
  input [0:0]E;
  input [23:0]\adc_pn_data_pn_reg[23]_0 ;

  wire [23:0]D;
  wire [0:0]E;
  wire [23:0]Q;
  wire [15:0]adc_pn0_data_in;
  wire [15:0]\adc_pn0_data_pn_reg[15]_0 ;
  wire [11:0]adc_pn1_data_d;
  wire [11:0]\adc_pn1_data_d_reg[11]_0 ;
  wire [23:0]\adc_pn1_data_pn_reg[23]_0 ;
  wire adc_pn1_valid_in;
  wire adc_pn1_valid_in_reg_0;
  wire adc_pn1_valid_s;
  wire adc_pn1_valid_t;
  wire adc_pn1_valid_t_i_1__2_n_0;
  wire [23:0]adc_pn_data_in;
  wire [23:0]adc_pn_data_pn;
  wire [23:0]\adc_pn_data_pn_reg[23]_0 ;
  wire adc_pn_err_s;
  wire adc_pn_oos_s;
  wire adc_pn_valid_in;
  wire adc_pn_valid_in_reg_0;
  wire adc_valid_s;
  wire clk;
  wire i_pnmon_n_10;
  wire i_pnmon_n_11;
  wire i_pnmon_n_12;
  wire i_pnmon_n_13;
  wire i_pnmon_n_14;
  wire i_pnmon_n_15;
  wire i_pnmon_n_16;
  wire i_pnmon_n_2;
  wire i_pnmon_n_3;
  wire i_pnmon_n_4;
  wire i_pnmon_n_5;
  wire i_pnmon_n_6;
  wire i_pnmon_n_7;
  wire i_pnmon_n_8;
  wire i_pnmon_n_9;
  wire [0:0]pn0fn_return;
  wire [23:0]pn1fn_return;
  wire pn1fn_return020_out;
  wire pn1fn_return021_out;

  FDRE #(
    .INIT(1'b0)) 
    \adc_pn0_data_pn_reg[0] 
       (.C(clk),
        .CE(E),
        .D(pn0fn_return),
        .Q(\adc_pn0_data_pn_reg[15]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn0_data_pn_reg[10] 
       (.C(clk),
        .CE(E),
        .D(i_pnmon_n_7),
        .Q(\adc_pn0_data_pn_reg[15]_0 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn0_data_pn_reg[11] 
       (.C(clk),
        .CE(E),
        .D(i_pnmon_n_6),
        .Q(\adc_pn0_data_pn_reg[15]_0 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn0_data_pn_reg[12] 
       (.C(clk),
        .CE(E),
        .D(i_pnmon_n_5),
        .Q(\adc_pn0_data_pn_reg[15]_0 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn0_data_pn_reg[13] 
       (.C(clk),
        .CE(E),
        .D(i_pnmon_n_4),
        .Q(\adc_pn0_data_pn_reg[15]_0 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn0_data_pn_reg[14] 
       (.C(clk),
        .CE(E),
        .D(i_pnmon_n_3),
        .Q(\adc_pn0_data_pn_reg[15]_0 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn0_data_pn_reg[15] 
       (.C(clk),
        .CE(E),
        .D(i_pnmon_n_2),
        .Q(\adc_pn0_data_pn_reg[15]_0 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn0_data_pn_reg[1] 
       (.C(clk),
        .CE(E),
        .D(i_pnmon_n_16),
        .Q(\adc_pn0_data_pn_reg[15]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn0_data_pn_reg[2] 
       (.C(clk),
        .CE(E),
        .D(i_pnmon_n_15),
        .Q(\adc_pn0_data_pn_reg[15]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn0_data_pn_reg[3] 
       (.C(clk),
        .CE(E),
        .D(i_pnmon_n_14),
        .Q(\adc_pn0_data_pn_reg[15]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn0_data_pn_reg[4] 
       (.C(clk),
        .CE(E),
        .D(i_pnmon_n_13),
        .Q(\adc_pn0_data_pn_reg[15]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn0_data_pn_reg[5] 
       (.C(clk),
        .CE(E),
        .D(i_pnmon_n_12),
        .Q(\adc_pn0_data_pn_reg[15]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn0_data_pn_reg[6] 
       (.C(clk),
        .CE(E),
        .D(i_pnmon_n_11),
        .Q(\adc_pn0_data_pn_reg[15]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn0_data_pn_reg[7] 
       (.C(clk),
        .CE(E),
        .D(i_pnmon_n_10),
        .Q(\adc_pn0_data_pn_reg[15]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn0_data_pn_reg[8] 
       (.C(clk),
        .CE(E),
        .D(i_pnmon_n_9),
        .Q(\adc_pn0_data_pn_reg[15]_0 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn0_data_pn_reg[9] 
       (.C(clk),
        .CE(E),
        .D(i_pnmon_n_8),
        .Q(\adc_pn0_data_pn_reg[15]_0 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn1_data_d_reg[0] 
       (.C(clk),
        .CE(adc_valid_s),
        .D(\adc_pn1_data_d_reg[11]_0 [0]),
        .Q(adc_pn1_data_d[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn1_data_d_reg[10] 
       (.C(clk),
        .CE(adc_valid_s),
        .D(\adc_pn1_data_d_reg[11]_0 [10]),
        .Q(adc_pn1_data_d[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn1_data_d_reg[11] 
       (.C(clk),
        .CE(adc_valid_s),
        .D(\adc_pn1_data_d_reg[11]_0 [11]),
        .Q(adc_pn1_data_d[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn1_data_d_reg[1] 
       (.C(clk),
        .CE(adc_valid_s),
        .D(\adc_pn1_data_d_reg[11]_0 [1]),
        .Q(adc_pn1_data_d[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn1_data_d_reg[2] 
       (.C(clk),
        .CE(adc_valid_s),
        .D(\adc_pn1_data_d_reg[11]_0 [2]),
        .Q(adc_pn1_data_d[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn1_data_d_reg[3] 
       (.C(clk),
        .CE(adc_valid_s),
        .D(\adc_pn1_data_d_reg[11]_0 [3]),
        .Q(adc_pn1_data_d[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn1_data_d_reg[4] 
       (.C(clk),
        .CE(adc_valid_s),
        .D(\adc_pn1_data_d_reg[11]_0 [4]),
        .Q(adc_pn1_data_d[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn1_data_d_reg[5] 
       (.C(clk),
        .CE(adc_valid_s),
        .D(\adc_pn1_data_d_reg[11]_0 [5]),
        .Q(adc_pn1_data_d[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn1_data_d_reg[6] 
       (.C(clk),
        .CE(adc_valid_s),
        .D(\adc_pn1_data_d_reg[11]_0 [6]),
        .Q(adc_pn1_data_d[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn1_data_d_reg[7] 
       (.C(clk),
        .CE(adc_valid_s),
        .D(\adc_pn1_data_d_reg[11]_0 [7]),
        .Q(adc_pn1_data_d[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn1_data_d_reg[8] 
       (.C(clk),
        .CE(adc_valid_s),
        .D(\adc_pn1_data_d_reg[11]_0 [8]),
        .Q(adc_pn1_data_d[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn1_data_d_reg[9] 
       (.C(clk),
        .CE(adc_valid_s),
        .D(\adc_pn1_data_d_reg[11]_0 [9]),
        .Q(adc_pn1_data_d[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \adc_pn1_data_in[23]_i_1__2 
       (.I0(adc_pn1_valid_t),
        .I1(adc_valid_s),
        .O(adc_pn1_valid_s));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn1_data_in_reg[0] 
       (.C(clk),
        .CE(adc_pn1_valid_s),
        .D(\adc_pn1_data_d_reg[11]_0 [0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn1_data_in_reg[10] 
       (.C(clk),
        .CE(adc_pn1_valid_s),
        .D(\adc_pn1_data_d_reg[11]_0 [10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn1_data_in_reg[11] 
       (.C(clk),
        .CE(adc_pn1_valid_s),
        .D(\adc_pn1_data_d_reg[11]_0 [11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn1_data_in_reg[12] 
       (.C(clk),
        .CE(adc_pn1_valid_s),
        .D(adc_pn1_data_d[0]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn1_data_in_reg[13] 
       (.C(clk),
        .CE(adc_pn1_valid_s),
        .D(adc_pn1_data_d[1]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn1_data_in_reg[14] 
       (.C(clk),
        .CE(adc_pn1_valid_s),
        .D(adc_pn1_data_d[2]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn1_data_in_reg[15] 
       (.C(clk),
        .CE(adc_pn1_valid_s),
        .D(adc_pn1_data_d[3]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn1_data_in_reg[16] 
       (.C(clk),
        .CE(adc_pn1_valid_s),
        .D(adc_pn1_data_d[4]),
        .Q(Q[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn1_data_in_reg[17] 
       (.C(clk),
        .CE(adc_pn1_valid_s),
        .D(adc_pn1_data_d[5]),
        .Q(Q[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn1_data_in_reg[18] 
       (.C(clk),
        .CE(adc_pn1_valid_s),
        .D(adc_pn1_data_d[6]),
        .Q(Q[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn1_data_in_reg[19] 
       (.C(clk),
        .CE(adc_pn1_valid_s),
        .D(adc_pn1_data_d[7]),
        .Q(Q[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn1_data_in_reg[1] 
       (.C(clk),
        .CE(adc_pn1_valid_s),
        .D(\adc_pn1_data_d_reg[11]_0 [1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn1_data_in_reg[20] 
       (.C(clk),
        .CE(adc_pn1_valid_s),
        .D(adc_pn1_data_d[8]),
        .Q(Q[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn1_data_in_reg[21] 
       (.C(clk),
        .CE(adc_pn1_valid_s),
        .D(adc_pn1_data_d[9]),
        .Q(Q[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn1_data_in_reg[22] 
       (.C(clk),
        .CE(adc_pn1_valid_s),
        .D(adc_pn1_data_d[10]),
        .Q(Q[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn1_data_in_reg[23] 
       (.C(clk),
        .CE(adc_pn1_valid_s),
        .D(adc_pn1_data_d[11]),
        .Q(Q[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn1_data_in_reg[2] 
       (.C(clk),
        .CE(adc_pn1_valid_s),
        .D(\adc_pn1_data_d_reg[11]_0 [2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn1_data_in_reg[3] 
       (.C(clk),
        .CE(adc_pn1_valid_s),
        .D(\adc_pn1_data_d_reg[11]_0 [3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn1_data_in_reg[4] 
       (.C(clk),
        .CE(adc_pn1_valid_s),
        .D(\adc_pn1_data_d_reg[11]_0 [4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn1_data_in_reg[5] 
       (.C(clk),
        .CE(adc_pn1_valid_s),
        .D(\adc_pn1_data_d_reg[11]_0 [5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn1_data_in_reg[6] 
       (.C(clk),
        .CE(adc_pn1_valid_s),
        .D(\adc_pn1_data_d_reg[11]_0 [6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn1_data_in_reg[7] 
       (.C(clk),
        .CE(adc_pn1_valid_s),
        .D(\adc_pn1_data_d_reg[11]_0 [7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn1_data_in_reg[8] 
       (.C(clk),
        .CE(adc_pn1_valid_s),
        .D(\adc_pn1_data_d_reg[11]_0 [8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn1_data_in_reg[9] 
       (.C(clk),
        .CE(adc_pn1_valid_s),
        .D(\adc_pn1_data_d_reg[11]_0 [9]),
        .Q(Q[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn1_data_pn_reg[0] 
       (.C(clk),
        .CE(adc_pn1_valid_s),
        .D(pn1fn_return[0]),
        .Q(\adc_pn1_data_pn_reg[23]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn1_data_pn_reg[10] 
       (.C(clk),
        .CE(adc_pn1_valid_s),
        .D(pn1fn_return[10]),
        .Q(\adc_pn1_data_pn_reg[23]_0 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn1_data_pn_reg[11] 
       (.C(clk),
        .CE(adc_pn1_valid_s),
        .D(pn1fn_return[11]),
        .Q(\adc_pn1_data_pn_reg[23]_0 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn1_data_pn_reg[12] 
       (.C(clk),
        .CE(adc_pn1_valid_s),
        .D(pn1fn_return[12]),
        .Q(\adc_pn1_data_pn_reg[23]_0 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn1_data_pn_reg[13] 
       (.C(clk),
        .CE(adc_pn1_valid_s),
        .D(pn1fn_return[13]),
        .Q(\adc_pn1_data_pn_reg[23]_0 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn1_data_pn_reg[14] 
       (.C(clk),
        .CE(adc_pn1_valid_s),
        .D(pn1fn_return[14]),
        .Q(\adc_pn1_data_pn_reg[23]_0 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn1_data_pn_reg[15] 
       (.C(clk),
        .CE(adc_pn1_valid_s),
        .D(pn1fn_return[15]),
        .Q(\adc_pn1_data_pn_reg[23]_0 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn1_data_pn_reg[16] 
       (.C(clk),
        .CE(adc_pn1_valid_s),
        .D(pn1fn_return[16]),
        .Q(\adc_pn1_data_pn_reg[23]_0 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn1_data_pn_reg[17] 
       (.C(clk),
        .CE(adc_pn1_valid_s),
        .D(pn1fn_return[17]),
        .Q(\adc_pn1_data_pn_reg[23]_0 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn1_data_pn_reg[18] 
       (.C(clk),
        .CE(adc_pn1_valid_s),
        .D(pn1fn_return[18]),
        .Q(\adc_pn1_data_pn_reg[23]_0 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn1_data_pn_reg[19] 
       (.C(clk),
        .CE(adc_pn1_valid_s),
        .D(pn1fn_return[19]),
        .Q(\adc_pn1_data_pn_reg[23]_0 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn1_data_pn_reg[1] 
       (.C(clk),
        .CE(adc_pn1_valid_s),
        .D(pn1fn_return[1]),
        .Q(\adc_pn1_data_pn_reg[23]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn1_data_pn_reg[20] 
       (.C(clk),
        .CE(adc_pn1_valid_s),
        .D(pn1fn_return[20]),
        .Q(\adc_pn1_data_pn_reg[23]_0 [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn1_data_pn_reg[21] 
       (.C(clk),
        .CE(adc_pn1_valid_s),
        .D(pn1fn_return020_out),
        .Q(\adc_pn1_data_pn_reg[23]_0 [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn1_data_pn_reg[22] 
       (.C(clk),
        .CE(adc_pn1_valid_s),
        .D(pn1fn_return021_out),
        .Q(\adc_pn1_data_pn_reg[23]_0 [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn1_data_pn_reg[23] 
       (.C(clk),
        .CE(adc_pn1_valid_s),
        .D(pn1fn_return[23]),
        .Q(\adc_pn1_data_pn_reg[23]_0 [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn1_data_pn_reg[2] 
       (.C(clk),
        .CE(adc_pn1_valid_s),
        .D(pn1fn_return[2]),
        .Q(\adc_pn1_data_pn_reg[23]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn1_data_pn_reg[3] 
       (.C(clk),
        .CE(adc_pn1_valid_s),
        .D(pn1fn_return[3]),
        .Q(\adc_pn1_data_pn_reg[23]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn1_data_pn_reg[4] 
       (.C(clk),
        .CE(adc_pn1_valid_s),
        .D(pn1fn_return[4]),
        .Q(\adc_pn1_data_pn_reg[23]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn1_data_pn_reg[5] 
       (.C(clk),
        .CE(adc_pn1_valid_s),
        .D(pn1fn_return[5]),
        .Q(\adc_pn1_data_pn_reg[23]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn1_data_pn_reg[6] 
       (.C(clk),
        .CE(adc_pn1_valid_s),
        .D(pn1fn_return[6]),
        .Q(\adc_pn1_data_pn_reg[23]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn1_data_pn_reg[7] 
       (.C(clk),
        .CE(adc_pn1_valid_s),
        .D(pn1fn_return[7]),
        .Q(\adc_pn1_data_pn_reg[23]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn1_data_pn_reg[8] 
       (.C(clk),
        .CE(adc_pn1_valid_s),
        .D(pn1fn_return[8]),
        .Q(\adc_pn1_data_pn_reg[23]_0 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn1_data_pn_reg[9] 
       (.C(clk),
        .CE(adc_pn1_valid_s),
        .D(pn1fn_return[9]),
        .Q(\adc_pn1_data_pn_reg[23]_0 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    adc_pn1_valid_in_reg
       (.C(clk),
        .CE(1'b1),
        .D(adc_pn1_valid_t),
        .Q(adc_pn1_valid_in),
        .R(adc_pn1_valid_in_reg_0));
  LUT1 #(
    .INIT(2'h1)) 
    adc_pn1_valid_t_i_1__2
       (.I0(adc_pn1_valid_t),
        .O(adc_pn1_valid_t_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    adc_pn1_valid_t_reg
       (.C(clk),
        .CE(adc_valid_s),
        .D(adc_pn1_valid_t_i_1__2_n_0),
        .Q(adc_pn1_valid_t),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn_data_in_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(D[0]),
        .Q(adc_pn_data_in[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn_data_in_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(D[10]),
        .Q(adc_pn_data_in[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn_data_in_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(D[11]),
        .Q(adc_pn_data_in[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn_data_in_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(D[12]),
        .Q(adc_pn_data_in[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn_data_in_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(D[13]),
        .Q(adc_pn_data_in[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn_data_in_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(D[14]),
        .Q(adc_pn_data_in[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn_data_in_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(D[15]),
        .Q(adc_pn_data_in[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn_data_in_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(D[16]),
        .Q(adc_pn_data_in[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn_data_in_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(D[17]),
        .Q(adc_pn_data_in[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn_data_in_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(D[18]),
        .Q(adc_pn_data_in[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn_data_in_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(D[19]),
        .Q(adc_pn_data_in[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn_data_in_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(D[1]),
        .Q(adc_pn_data_in[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn_data_in_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(D[20]),
        .Q(adc_pn_data_in[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn_data_in_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(D[21]),
        .Q(adc_pn_data_in[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn_data_in_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(D[22]),
        .Q(adc_pn_data_in[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn_data_in_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(D[23]),
        .Q(adc_pn_data_in[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn_data_in_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(D[2]),
        .Q(adc_pn_data_in[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn_data_in_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(D[3]),
        .Q(adc_pn_data_in[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn_data_in_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(D[4]),
        .Q(adc_pn_data_in[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn_data_in_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(D[5]),
        .Q(adc_pn_data_in[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn_data_in_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(D[6]),
        .Q(adc_pn_data_in[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn_data_in_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(D[7]),
        .Q(adc_pn_data_in[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn_data_in_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(D[8]),
        .Q(adc_pn_data_in[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn_data_in_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(D[9]),
        .Q(adc_pn_data_in[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn_data_pn_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\adc_pn_data_pn_reg[23]_0 [0]),
        .Q(adc_pn_data_pn[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn_data_pn_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(\adc_pn_data_pn_reg[23]_0 [10]),
        .Q(adc_pn_data_pn[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn_data_pn_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(\adc_pn_data_pn_reg[23]_0 [11]),
        .Q(adc_pn_data_pn[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn_data_pn_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(\adc_pn_data_pn_reg[23]_0 [12]),
        .Q(adc_pn_data_pn[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn_data_pn_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(\adc_pn_data_pn_reg[23]_0 [13]),
        .Q(adc_pn_data_pn[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn_data_pn_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(\adc_pn_data_pn_reg[23]_0 [14]),
        .Q(adc_pn_data_pn[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn_data_pn_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(\adc_pn_data_pn_reg[23]_0 [15]),
        .Q(adc_pn_data_pn[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn_data_pn_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(\adc_pn_data_pn_reg[23]_0 [16]),
        .Q(adc_pn_data_pn[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn_data_pn_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(\adc_pn_data_pn_reg[23]_0 [17]),
        .Q(adc_pn_data_pn[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn_data_pn_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(\adc_pn_data_pn_reg[23]_0 [18]),
        .Q(adc_pn_data_pn[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn_data_pn_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(\adc_pn_data_pn_reg[23]_0 [19]),
        .Q(adc_pn_data_pn[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn_data_pn_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\adc_pn_data_pn_reg[23]_0 [1]),
        .Q(adc_pn_data_pn[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn_data_pn_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(\adc_pn_data_pn_reg[23]_0 [20]),
        .Q(adc_pn_data_pn[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn_data_pn_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(\adc_pn_data_pn_reg[23]_0 [21]),
        .Q(adc_pn_data_pn[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn_data_pn_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(\adc_pn_data_pn_reg[23]_0 [22]),
        .Q(adc_pn_data_pn[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn_data_pn_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(\adc_pn_data_pn_reg[23]_0 [23]),
        .Q(adc_pn_data_pn[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn_data_pn_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\adc_pn_data_pn_reg[23]_0 [2]),
        .Q(adc_pn_data_pn[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn_data_pn_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\adc_pn_data_pn_reg[23]_0 [3]),
        .Q(adc_pn_data_pn[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn_data_pn_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(\adc_pn_data_pn_reg[23]_0 [4]),
        .Q(adc_pn_data_pn[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn_data_pn_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(\adc_pn_data_pn_reg[23]_0 [5]),
        .Q(adc_pn_data_pn[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn_data_pn_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(\adc_pn_data_pn_reg[23]_0 [6]),
        .Q(adc_pn_data_pn[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn_data_pn_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(\adc_pn_data_pn_reg[23]_0 [7]),
        .Q(adc_pn_data_pn[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn_data_pn_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(\adc_pn_data_pn_reg[23]_0 [8]),
        .Q(adc_pn_data_pn[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_pn_data_pn_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(\adc_pn_data_pn_reg[23]_0 [9]),
        .Q(adc_pn_data_pn[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    adc_pn_valid_in_reg
       (.C(clk),
        .CE(1'b1),
        .D(adc_pn_valid_in_reg_0),
        .Q(adc_pn_valid_in),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_pnmon i_pnmon
       (.D({i_pnmon_n_2,i_pnmon_n_3,i_pnmon_n_4,i_pnmon_n_5,i_pnmon_n_6,i_pnmon_n_7,i_pnmon_n_8,i_pnmon_n_9,i_pnmon_n_10,i_pnmon_n_11,i_pnmon_n_12,i_pnmon_n_13,i_pnmon_n_14,i_pnmon_n_15,i_pnmon_n_16,pn0fn_return}),
        .Q(Q[19:0]),
        .adc_pn0_data_in(adc_pn0_data_in),
        .\adc_pn0_data_pn_reg[0] (\adc_pn0_data_pn_reg[15]_0 ),
        .\adc_pn1_data_pn_reg[19] ({pn1fn_return[23],pn1fn_return021_out,pn1fn_return020_out,pn1fn_return[20:0]}),
        .\adc_pn1_data_pn_reg[23] (\adc_pn1_data_pn_reg[23]_0 [19:0]),
        .adc_pn_err_s(adc_pn_err_s),
        .adc_pn_match_d_reg_0(adc_pn_data_pn),
        .adc_pn_match_d_reg_1(adc_pn_data_in),
        .adc_pn_oos_int_reg_0(adc_pn_oos_s),
        .adc_pn_valid_in(adc_pn_valid_in),
        .clk(clk));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_ad9361_tx
   (dac_valid_s,
    up_dac_iq_mode,
    p_0_in,
    up_dac_iq_mode_0,
    up_dac_iq_mode_1,
    up_dac_iq_mode_2,
    D,
    up_dac_frame_reg,
    up_dac_par_type_reg,
    up_status_unf,
    dac_valid_i0_s,
    dac_valid_i1_s,
    up_wack,
    up_rack,
    up_timer_reg,
    up_xfer_done_s,
    p_6_in,
    dac_enable_i0,
    p_6_in_3,
    dac_enable_q0,
    p_6_in_4,
    dac_enable_i1,
    p_6_in_5,
    dac_enable_q1,
    data1,
    \up_dac_pat_data_1_reg[1] ,
    \up_dac_pat_data_2_reg[15] ,
    \up_dac_pat_data_1_reg[0] ,
    \up_dac_pat_data_1_reg[1]_0 ,
    \up_dac_pat_data_2_reg[15]_0 ,
    \up_dac_pat_data_1_reg[0]_0 ,
    \up_dac_datarate_reg[8] ,
    up_dac_gpio_out,
    \up_dac_pat_data_1_reg[1]_1 ,
    \up_dac_pat_data_2_reg[15]_1 ,
    \up_dac_pat_data_1_reg[0]_1 ,
    \up_dac_pat_data_1_reg[1]_2 ,
    \up_dac_pat_data_2_reg[15]_2 ,
    \up_dac_pat_data_1_reg[0]_2 ,
    \up_scratch_reg[0] ,
    \up_scratch_reg[31] ,
    \up_d_count_reg[0] ,
    \up_d_count_reg[31] ,
    dac_sync_out,
    \d_data_cntrl_int_reg[21] ,
    \up_dac_data_sel_m_reg[3] ,
    \dac_data_int_reg[11] ,
    \up_dac_data_sel_m_reg[3]_0 ,
    \up_dac_data_sel_m_reg[3]_1 ,
    \up_dac_data_sel_m_reg[3]_2 ,
    dac_r1_mode,
    \up_data_status_int_reg[0] ,
    \up_rdata_int_reg[31]_0 ,
    clk,
    \up_dac_iq_mode_reg[1] ,
    s_axi_aclk,
    \up_dac_iq_mode_reg[0] ,
    p_7_in,
    up_rreq_s,
    \up_dac_iq_mode_reg[1]_0 ,
    \up_dac_iq_mode_reg[0]_0 ,
    p_7_in_6,
    up_rreq_s_7,
    \up_dac_iq_mode_reg[1]_1 ,
    \up_dac_iq_mode_reg[0]_1 ,
    p_7_in_8,
    up_rreq_s_9,
    \up_dac_iq_mode_reg[1]_2 ,
    \up_dac_iq_mode_reg[0]_2 ,
    p_7_in_10,
    up_rreq_s_11,
    up_dac_sync_reg,
    up_dac_frame_reg_0,
    up_dac_par_type0,
    Q,
    up_dac_clksel_reg,
    up_wreq_s,
    up_status_unf_reg,
    up_rreq_s_12,
    O,
    \up_timer_reg[7] ,
    \up_timer_reg[11] ,
    \up_timer_reg[15] ,
    \up_timer_reg[19] ,
    \up_timer_reg[23] ,
    \up_timer_reg[27] ,
    \up_timer_reg[31] ,
    dac_data_sync_reg_0,
    up_dac_pn_enb_reg,
    up_dac_lb_enb_reg,
    up_dac_pn_enb_reg_0,
    up_dac_lb_enb_reg_0,
    up_dac_pn_enb_reg_1,
    up_dac_lb_enb_reg_1,
    up_dac_pn_enb_reg_2,
    up_dac_lb_enb_reg_2,
    up_resetn_reg,
    up_dac_clk_enb_reg,
    up_mmcm_resetn_reg,
    s_axi_aresetn,
    up_timer_reg_0_sp_1,
    \up_rdata_int_reg[1]_0 ,
    \up_rdata_int_reg[1]_1 ,
    \up_rdata_int[8]_i_2__0 ,
    \up_rdata_int_reg[0]_0 ,
    \up_rdata_int[0]_i_4__1 ,
    adc_valid_s,
    dac_dunf,
    E,
    \up_dac_data_sel_reg[3] ,
    \up_rdata_int_reg[31]_1 ,
    \up_dac_pat_data_2_reg[15]_3 ,
    \up_dac_data_sel_reg[3]_0 ,
    \up_rdata_int_reg[31]_2 ,
    \up_dac_pat_data_2_reg[15]_4 ,
    \up_dac_data_sel_reg[3]_1 ,
    \up_rdata_int_reg[31]_3 ,
    \up_dac_pat_data_2_reg[15]_5 ,
    \up_dac_data_sel_reg[3]_2 ,
    \up_rdata_int_reg[31]_4 ,
    \up_dac_datarate_reg[0] ,
    \up_dac_gpio_out_int_reg[0] ,
    \up_scratch_reg[0]_0 ,
    \up_rdata_int_reg[31]_5 ,
    \dac_data_out_int_reg[11] ,
    dac_data_i0,
    dac_data_q0,
    dac_data_i1,
    dac_data_q1);
  output dac_valid_s;
  output [1:0]up_dac_iq_mode;
  output p_0_in;
  output [1:0]up_dac_iq_mode_0;
  output [1:0]up_dac_iq_mode_1;
  output [1:0]up_dac_iq_mode_2;
  output [16:0]D;
  output up_dac_frame_reg;
  output [2:0]up_dac_par_type_reg;
  output up_status_unf;
  output dac_valid_i0_s;
  output dac_valid_i1_s;
  output up_wack;
  output up_rack;
  output [31:0]up_timer_reg;
  output up_xfer_done_s;
  output [1:0]p_6_in;
  output dac_enable_i0;
  output [1:0]p_6_in_3;
  output dac_enable_q0;
  output [1:0]p_6_in_4;
  output dac_enable_i1;
  output [1:0]p_6_in_5;
  output dac_enable_q1;
  output [2:0]data1;
  output \up_dac_pat_data_1_reg[1] ;
  output [29:0]\up_dac_pat_data_2_reg[15] ;
  output \up_dac_pat_data_1_reg[0] ;
  output \up_dac_pat_data_1_reg[1]_0 ;
  output [29:0]\up_dac_pat_data_2_reg[15]_0 ;
  output \up_dac_pat_data_1_reg[0]_0 ;
  output \up_dac_datarate_reg[8] ;
  output [31:0]up_dac_gpio_out;
  output \up_dac_pat_data_1_reg[1]_1 ;
  output [29:0]\up_dac_pat_data_2_reg[15]_1 ;
  output \up_dac_pat_data_1_reg[0]_1 ;
  output \up_dac_pat_data_1_reg[1]_2 ;
  output [29:0]\up_dac_pat_data_2_reg[15]_2 ;
  output \up_dac_pat_data_1_reg[0]_2 ;
  output \up_scratch_reg[0] ;
  output [30:0]\up_scratch_reg[31] ;
  output \up_d_count_reg[0] ;
  output [30:0]\up_d_count_reg[31] ;
  output dac_sync_out;
  output [1:0]\d_data_cntrl_int_reg[21] ;
  output [1:0]\up_dac_data_sel_m_reg[3] ;
  output [47:0]\dac_data_int_reg[11] ;
  output [1:0]\up_dac_data_sel_m_reg[3]_0 ;
  output [1:0]\up_dac_data_sel_m_reg[3]_1 ;
  output [1:0]\up_dac_data_sel_m_reg[3]_2 ;
  output dac_r1_mode;
  output \up_data_status_int_reg[0] ;
  output [31:0]\up_rdata_int_reg[31]_0 ;
  input clk;
  input \up_dac_iq_mode_reg[1] ;
  input s_axi_aclk;
  input \up_dac_iq_mode_reg[0] ;
  input p_7_in;
  input up_rreq_s;
  input \up_dac_iq_mode_reg[1]_0 ;
  input \up_dac_iq_mode_reg[0]_0 ;
  input p_7_in_6;
  input up_rreq_s_7;
  input \up_dac_iq_mode_reg[1]_1 ;
  input \up_dac_iq_mode_reg[0]_1 ;
  input p_7_in_8;
  input up_rreq_s_9;
  input \up_dac_iq_mode_reg[1]_2 ;
  input \up_dac_iq_mode_reg[0]_2 ;
  input p_7_in_10;
  input up_rreq_s_11;
  input up_dac_sync_reg;
  input up_dac_frame_reg_0;
  input up_dac_par_type0;
  input [31:0]Q;
  input up_dac_clksel_reg;
  input up_wreq_s;
  input up_status_unf_reg;
  input up_rreq_s_12;
  input [3:0]O;
  input [3:0]\up_timer_reg[7] ;
  input [3:0]\up_timer_reg[11] ;
  input [3:0]\up_timer_reg[15] ;
  input [3:0]\up_timer_reg[19] ;
  input [3:0]\up_timer_reg[23] ;
  input [3:0]\up_timer_reg[27] ;
  input [3:0]\up_timer_reg[31] ;
  input dac_data_sync_reg_0;
  input up_dac_pn_enb_reg;
  input up_dac_lb_enb_reg;
  input up_dac_pn_enb_reg_0;
  input up_dac_lb_enb_reg_0;
  input up_dac_pn_enb_reg_1;
  input up_dac_lb_enb_reg_1;
  input up_dac_pn_enb_reg_2;
  input up_dac_lb_enb_reg_2;
  input up_resetn_reg;
  input up_dac_clk_enb_reg;
  input up_mmcm_resetn_reg;
  input s_axi_aresetn;
  input up_timer_reg_0_sp_1;
  input \up_rdata_int_reg[1]_0 ;
  input \up_rdata_int_reg[1]_1 ;
  input [3:0]\up_rdata_int[8]_i_2__0 ;
  input \up_rdata_int_reg[0]_0 ;
  input \up_rdata_int[0]_i_4__1 ;
  input adc_valid_s;
  input dac_dunf;
  input [0:0]E;
  input [0:0]\up_dac_data_sel_reg[3] ;
  input [31:0]\up_rdata_int_reg[31]_1 ;
  input [0:0]\up_dac_pat_data_2_reg[15]_3 ;
  input [0:0]\up_dac_data_sel_reg[3]_0 ;
  input [31:0]\up_rdata_int_reg[31]_2 ;
  input [0:0]\up_dac_pat_data_2_reg[15]_4 ;
  input [0:0]\up_dac_data_sel_reg[3]_1 ;
  input [31:0]\up_rdata_int_reg[31]_3 ;
  input [0:0]\up_dac_pat_data_2_reg[15]_5 ;
  input [0:0]\up_dac_data_sel_reg[3]_2 ;
  input [31:0]\up_rdata_int_reg[31]_4 ;
  input [0:0]\up_dac_datarate_reg[0] ;
  input [0:0]\up_dac_gpio_out_int_reg[0] ;
  input [0:0]\up_scratch_reg[0]_0 ;
  input [31:0]\up_rdata_int_reg[31]_5 ;
  input [47:0]\dac_data_out_int_reg[11] ;
  input [11:0]dac_data_i0;
  input [11:0]dac_data_q0;
  input [11:0]dac_data_i1;
  input [11:0]dac_data_q1;

  wire [16:0]D;
  wire [0:0]E;
  wire [3:0]O;
  wire [31:0]Q;
  wire adc_valid_s;
  wire clk;
  wire [1:0]\d_data_cntrl_int_reg[21] ;
  wire [11:0]dac_data_i0;
  wire [11:0]dac_data_i1;
  wire [47:0]\dac_data_int_reg[11] ;
  wire [11:0]dac_data_int_s_0;
  wire [11:0]dac_data_int_s_12;
  wire [11:0]dac_data_int_s_24;
  wire [11:0]dac_data_int_s_36;
  wire [47:0]\dac_data_out_int_reg[11] ;
  wire [11:0]dac_data_q0;
  wire [11:0]dac_data_q1;
  wire dac_data_sync;
  wire dac_data_sync_reg_0;
  wire dac_dunf;
  wire dac_enable_i0;
  wire dac_enable_i1;
  wire dac_enable_q0;
  wire dac_enable_q1;
  wire dac_r1_mode;
  wire \dac_rate_cnt[0]_i_2_n_0 ;
  wire \dac_rate_cnt[0]_i_7_n_0 ;
  wire \dac_rate_cnt[0]_i_8_n_0 ;
  wire \dac_rate_cnt[0]_i_9_n_0 ;
  wire [15:0]dac_rate_cnt_reg;
  wire dac_rst;
  wire dac_sync;
  wire dac_sync_out;
  wire dac_valid_i0_s;
  wire dac_valid_i1_int0;
  wire dac_valid_i1_s;
  wire dac_valid_int_i_1_n_0;
  wire dac_valid_int_i_2_n_0;
  wire dac_valid_int_i_3_n_0;
  wire dac_valid_s;
  wire [2:0]data1;
  wire i_up_dac_common_n_103;
  wire i_up_dac_common_n_104;
  wire i_up_dac_common_n_105;
  wire i_up_dac_common_n_106;
  wire i_up_dac_common_n_107;
  wire i_up_dac_common_n_108;
  wire i_up_dac_common_n_109;
  wire i_up_dac_common_n_110;
  wire i_up_dac_common_n_111;
  wire i_up_dac_common_n_112;
  wire i_up_dac_common_n_113;
  wire i_up_dac_common_n_114;
  wire i_up_dac_common_n_115;
  wire i_up_dac_common_n_116;
  wire i_up_dac_common_n_117;
  wire i_up_dac_common_n_118;
  wire p_0_in;
  wire p_0_in_0;
  wire [1:0]p_6_in;
  wire [1:0]p_6_in_3;
  wire [1:0]p_6_in_4;
  wire [1:0]p_6_in_5;
  wire p_7_in;
  wire p_7_in_10;
  wire p_7_in_6;
  wire p_7_in_8;
  wire s_axi_aclk;
  wire s_axi_aresetn;
  wire \up_d_count_reg[0] ;
  wire [30:0]\up_d_count_reg[31] ;
  wire up_dac_clk_enb_reg;
  wire up_dac_clksel_reg;
  wire [1:0]\up_dac_data_sel_m_reg[3] ;
  wire [1:0]\up_dac_data_sel_m_reg[3]_0 ;
  wire [1:0]\up_dac_data_sel_m_reg[3]_1 ;
  wire [1:0]\up_dac_data_sel_m_reg[3]_2 ;
  wire [0:0]\up_dac_data_sel_reg[3] ;
  wire [0:0]\up_dac_data_sel_reg[3]_0 ;
  wire [0:0]\up_dac_data_sel_reg[3]_1 ;
  wire [0:0]\up_dac_data_sel_reg[3]_2 ;
  wire [0:0]\up_dac_datarate_reg[0] ;
  wire \up_dac_datarate_reg[8] ;
  wire up_dac_frame_reg;
  wire up_dac_frame_reg_0;
  wire [31:0]up_dac_gpio_out;
  wire [0:0]\up_dac_gpio_out_int_reg[0] ;
  wire [1:0]up_dac_iq_mode;
  wire [1:0]up_dac_iq_mode_0;
  wire [1:0]up_dac_iq_mode_1;
  wire [1:0]up_dac_iq_mode_2;
  wire \up_dac_iq_mode_reg[0] ;
  wire \up_dac_iq_mode_reg[0]_0 ;
  wire \up_dac_iq_mode_reg[0]_1 ;
  wire \up_dac_iq_mode_reg[0]_2 ;
  wire \up_dac_iq_mode_reg[1] ;
  wire \up_dac_iq_mode_reg[1]_0 ;
  wire \up_dac_iq_mode_reg[1]_1 ;
  wire \up_dac_iq_mode_reg[1]_2 ;
  wire up_dac_lb_enb_reg;
  wire up_dac_lb_enb_reg_0;
  wire up_dac_lb_enb_reg_1;
  wire up_dac_lb_enb_reg_2;
  wire up_dac_par_type0;
  wire [2:0]up_dac_par_type_reg;
  wire \up_dac_pat_data_1_reg[0] ;
  wire \up_dac_pat_data_1_reg[0]_0 ;
  wire \up_dac_pat_data_1_reg[0]_1 ;
  wire \up_dac_pat_data_1_reg[0]_2 ;
  wire \up_dac_pat_data_1_reg[1] ;
  wire \up_dac_pat_data_1_reg[1]_0 ;
  wire \up_dac_pat_data_1_reg[1]_1 ;
  wire \up_dac_pat_data_1_reg[1]_2 ;
  wire [29:0]\up_dac_pat_data_2_reg[15] ;
  wire [29:0]\up_dac_pat_data_2_reg[15]_0 ;
  wire [29:0]\up_dac_pat_data_2_reg[15]_1 ;
  wire [29:0]\up_dac_pat_data_2_reg[15]_2 ;
  wire [0:0]\up_dac_pat_data_2_reg[15]_3 ;
  wire [0:0]\up_dac_pat_data_2_reg[15]_4 ;
  wire [0:0]\up_dac_pat_data_2_reg[15]_5 ;
  wire up_dac_pn_enb_reg;
  wire up_dac_pn_enb_reg_0;
  wire up_dac_pn_enb_reg_1;
  wire up_dac_pn_enb_reg_2;
  wire up_dac_sync_reg;
  wire \up_data_status_int_reg[0] ;
  wire up_mmcm_resetn_reg;
  wire up_rack;
  wire up_rack_int0_n_0;
  wire [4:0]up_rack_s;
  wire \up_rdata_int[0]_i_1_n_0 ;
  wire \up_rdata_int[0]_i_4__1 ;
  wire \up_rdata_int[10]_i_1_n_0 ;
  wire \up_rdata_int[11]_i_1_n_0 ;
  wire \up_rdata_int[12]_i_1_n_0 ;
  wire \up_rdata_int[13]_i_1_n_0 ;
  wire \up_rdata_int[14]_i_1_n_0 ;
  wire \up_rdata_int[15]_i_1_n_0 ;
  wire \up_rdata_int[16]_i_1_n_0 ;
  wire \up_rdata_int[17]_i_1_n_0 ;
  wire \up_rdata_int[18]_i_1_n_0 ;
  wire \up_rdata_int[19]_i_1_n_0 ;
  wire \up_rdata_int[1]_i_1_n_0 ;
  wire \up_rdata_int[20]_i_1_n_0 ;
  wire \up_rdata_int[21]_i_1_n_0 ;
  wire \up_rdata_int[22]_i_1_n_0 ;
  wire \up_rdata_int[23]_i_1_n_0 ;
  wire \up_rdata_int[24]_i_1_n_0 ;
  wire \up_rdata_int[25]_i_1_n_0 ;
  wire \up_rdata_int[26]_i_1_n_0 ;
  wire \up_rdata_int[27]_i_1_n_0 ;
  wire \up_rdata_int[28]_i_1_n_0 ;
  wire \up_rdata_int[29]_i_1_n_0 ;
  wire \up_rdata_int[2]_i_1_n_0 ;
  wire \up_rdata_int[30]_i_1_n_0 ;
  wire \up_rdata_int[31]_i_1_n_0 ;
  wire \up_rdata_int[3]_i_1_n_0 ;
  wire \up_rdata_int[4]_i_1_n_0 ;
  wire \up_rdata_int[5]_i_1_n_0 ;
  wire \up_rdata_int[6]_i_1_n_0 ;
  wire \up_rdata_int[7]_i_1_n_0 ;
  wire \up_rdata_int[8]_i_1_n_0 ;
  wire [3:0]\up_rdata_int[8]_i_2__0 ;
  wire \up_rdata_int[9]_i_1_n_0 ;
  wire \up_rdata_int_reg[0]_0 ;
  wire \up_rdata_int_reg[1]_0 ;
  wire \up_rdata_int_reg[1]_1 ;
  wire [31:0]\up_rdata_int_reg[31]_0 ;
  wire [31:0]\up_rdata_int_reg[31]_1 ;
  wire [31:0]\up_rdata_int_reg[31]_2 ;
  wire [31:0]\up_rdata_int_reg[31]_3 ;
  wire [31:0]\up_rdata_int_reg[31]_4 ;
  wire [31:0]\up_rdata_int_reg[31]_5 ;
  wire [31:0]\up_rdata_s[0]_1 ;
  wire [31:0]\up_rdata_s[1]_2 ;
  wire [31:0]\up_rdata_s[2]_3 ;
  wire [31:0]\up_rdata_s[3]_4 ;
  wire [31:0]\up_rdata_s[4]_5 ;
  wire up_resetn_reg;
  wire up_rreq_s;
  wire up_rreq_s_11;
  wire up_rreq_s_12;
  wire up_rreq_s_7;
  wire up_rreq_s_9;
  wire \up_scratch_reg[0] ;
  wire [0:0]\up_scratch_reg[0]_0 ;
  wire [30:0]\up_scratch_reg[31] ;
  wire up_status_unf;
  wire up_status_unf_reg;
  wire [31:0]up_timer_reg;
  wire [3:0]\up_timer_reg[11] ;
  wire [3:0]\up_timer_reg[15] ;
  wire [3:0]\up_timer_reg[19] ;
  wire [3:0]\up_timer_reg[23] ;
  wire [3:0]\up_timer_reg[27] ;
  wire [3:0]\up_timer_reg[31] ;
  wire [3:0]\up_timer_reg[7] ;
  wire up_timer_reg_0_sn_1;
  wire up_wack;
  wire [4:0]up_wack_s;
  wire up_wreq_s;
  wire up_xfer_done_s;

  assign up_timer_reg_0_sn_1 = up_timer_reg_0_sp_1;
  FDRE #(
    .INIT(1'b0)) 
    dac_data_sync_reg
       (.C(clk),
        .CE(1'b1),
        .D(dac_sync),
        .Q(dac_data_sync),
        .R(dac_data_sync_reg_0));
  LUT5 #(
    .INIT(32'h55555455)) 
    \dac_rate_cnt[0]_i_2 
       (.I0(dac_data_sync),
        .I1(\dac_rate_cnt[0]_i_7_n_0 ),
        .I2(\dac_rate_cnt[0]_i_8_n_0 ),
        .I3(\dac_rate_cnt[0]_i_9_n_0 ),
        .I4(dac_valid_int_i_2_n_0),
        .O(\dac_rate_cnt[0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \dac_rate_cnt[0]_i_7 
       (.I0(dac_rate_cnt_reg[11]),
        .I1(dac_rate_cnt_reg[4]),
        .I2(dac_rate_cnt_reg[10]),
        .I3(dac_rate_cnt_reg[5]),
        .O(\dac_rate_cnt[0]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \dac_rate_cnt[0]_i_8 
       (.I0(dac_rate_cnt_reg[7]),
        .I1(dac_rate_cnt_reg[1]),
        .I2(dac_rate_cnt_reg[6]),
        .I3(dac_rate_cnt_reg[2]),
        .O(\dac_rate_cnt[0]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \dac_rate_cnt[0]_i_9 
       (.I0(dac_rate_cnt_reg[3]),
        .I1(dac_rate_cnt_reg[0]),
        .I2(dac_rate_cnt_reg[9]),
        .I3(dac_rate_cnt_reg[8]),
        .O(\dac_rate_cnt[0]_i_9_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dac_rate_cnt_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(i_up_dac_common_n_106),
        .Q(dac_rate_cnt_reg[0]),
        .R(dac_rst));
  FDRE #(
    .INIT(1'b0)) 
    \dac_rate_cnt_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(i_up_dac_common_n_112),
        .Q(dac_rate_cnt_reg[10]),
        .R(dac_rst));
  FDRE #(
    .INIT(1'b0)) 
    \dac_rate_cnt_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(i_up_dac_common_n_111),
        .Q(dac_rate_cnt_reg[11]),
        .R(dac_rst));
  FDRE #(
    .INIT(1'b0)) 
    \dac_rate_cnt_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(i_up_dac_common_n_118),
        .Q(dac_rate_cnt_reg[12]),
        .R(dac_rst));
  FDRE #(
    .INIT(1'b0)) 
    \dac_rate_cnt_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(i_up_dac_common_n_117),
        .Q(dac_rate_cnt_reg[13]),
        .R(dac_rst));
  FDRE #(
    .INIT(1'b0)) 
    \dac_rate_cnt_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(i_up_dac_common_n_116),
        .Q(dac_rate_cnt_reg[14]),
        .R(dac_rst));
  FDRE #(
    .INIT(1'b0)) 
    \dac_rate_cnt_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(i_up_dac_common_n_115),
        .Q(dac_rate_cnt_reg[15]),
        .R(dac_rst));
  FDRE #(
    .INIT(1'b0)) 
    \dac_rate_cnt_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(i_up_dac_common_n_105),
        .Q(dac_rate_cnt_reg[1]),
        .R(dac_rst));
  FDRE #(
    .INIT(1'b0)) 
    \dac_rate_cnt_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(i_up_dac_common_n_104),
        .Q(dac_rate_cnt_reg[2]),
        .R(dac_rst));
  FDRE #(
    .INIT(1'b0)) 
    \dac_rate_cnt_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(i_up_dac_common_n_103),
        .Q(dac_rate_cnt_reg[3]),
        .R(dac_rst));
  FDRE #(
    .INIT(1'b0)) 
    \dac_rate_cnt_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(i_up_dac_common_n_110),
        .Q(dac_rate_cnt_reg[4]),
        .R(dac_rst));
  FDRE #(
    .INIT(1'b0)) 
    \dac_rate_cnt_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(i_up_dac_common_n_109),
        .Q(dac_rate_cnt_reg[5]),
        .R(dac_rst));
  FDRE #(
    .INIT(1'b0)) 
    \dac_rate_cnt_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(i_up_dac_common_n_108),
        .Q(dac_rate_cnt_reg[6]),
        .R(dac_rst));
  FDRE #(
    .INIT(1'b0)) 
    \dac_rate_cnt_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(i_up_dac_common_n_107),
        .Q(dac_rate_cnt_reg[7]),
        .R(dac_rst));
  FDRE #(
    .INIT(1'b0)) 
    \dac_rate_cnt_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(i_up_dac_common_n_114),
        .Q(dac_rate_cnt_reg[8]),
        .R(dac_rst));
  FDRE #(
    .INIT(1'b0)) 
    \dac_rate_cnt_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(i_up_dac_common_n_113),
        .Q(dac_rate_cnt_reg[9]),
        .R(dac_rst));
  FDRE #(
    .INIT(1'b0)) 
    dac_valid_i0_int_reg
       (.C(clk),
        .CE(1'b1),
        .D(dac_valid_s),
        .Q(dac_valid_i0_s),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    dac_valid_i1_int_reg
       (.C(clk),
        .CE(1'b1),
        .D(dac_valid_i1_int0),
        .Q(dac_valid_i1_s),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    dac_valid_int_i_1
       (.I0(dac_valid_int_i_2_n_0),
        .I1(dac_rate_cnt_reg[3]),
        .I2(dac_rate_cnt_reg[0]),
        .I3(dac_rate_cnt_reg[9]),
        .I4(dac_rate_cnt_reg[8]),
        .I5(dac_valid_int_i_3_n_0),
        .O(dac_valid_int_i_1_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    dac_valid_int_i_2
       (.I0(dac_rate_cnt_reg[13]),
        .I1(dac_rate_cnt_reg[12]),
        .I2(dac_rate_cnt_reg[15]),
        .I3(dac_rate_cnt_reg[14]),
        .O(dac_valid_int_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    dac_valid_int_i_3
       (.I0(dac_rate_cnt_reg[5]),
        .I1(dac_rate_cnt_reg[10]),
        .I2(dac_rate_cnt_reg[4]),
        .I3(dac_rate_cnt_reg[11]),
        .I4(\dac_rate_cnt[0]_i_8_n_0 ),
        .O(dac_valid_int_i_3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    dac_valid_int_reg
       (.C(clk),
        .CE(1'b1),
        .D(dac_valid_int_i_1_n_0),
        .Q(dac_valid_s),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_ad9361_tx_channel i_tx_channel_0
       (.D({\up_dac_pat_data_2_reg[15] [13:2],\up_dac_pat_data_2_reg[15] [29:18],\up_dac_data_sel_m_reg[3] }),
        .E(dac_valid_s),
        .Q(dac_data_int_s_12),
        .SR(dac_data_sync),
        .clk(clk),
        .dac_data_i0(dac_data_i0),
        .\dac_data_int_reg[11]_0 (\dac_data_int_reg[11] [11:0]),
        .\dac_data_out_int_reg[11]_0 (dac_data_int_s_0),
        .\dac_data_out_int_reg[11]_1 (\dac_data_out_int_reg[11] [11:0]),
        .dac_enable_i0(dac_enable_i0),
        .dac_rst(dac_rst),
        .p_7_in(p_7_in),
        .s_axi_aclk(s_axi_aclk),
        .\up_dac_data_sel_reg[3] (\up_dac_data_sel_reg[3] ),
        .up_dac_iq_mode(up_dac_iq_mode),
        .\up_dac_iq_mode_reg[0] (\up_dac_iq_mode_reg[0] ),
        .\up_dac_iq_mode_reg[1] (\up_dac_iq_mode_reg[1] ),
        .up_dac_lb_enb_reg(p_6_in[1]),
        .up_dac_lb_enb_reg_0(up_dac_lb_enb_reg),
        .\up_dac_pat_data_1_reg[0] (\up_dac_pat_data_1_reg[0] ),
        .\up_dac_pat_data_1_reg[1] (\up_dac_pat_data_1_reg[1] ),
        .\up_dac_pat_data_2_reg[15] (E),
        .\up_dac_pat_data_2_reg[15]_0 (Q),
        .\up_dac_pat_data_2_reg[3] ({\up_dac_pat_data_2_reg[15] [17:14],\up_dac_pat_data_2_reg[15] [1:0]}),
        .up_dac_pn_enb_reg(p_6_in[0]),
        .up_dac_pn_enb_reg_0(up_dac_pn_enb_reg),
        .up_rack_s(up_rack_s[0]),
        .\up_rdata_int_reg[0] (\up_rdata_int_reg[0]_0 ),
        .\up_rdata_int_reg[1] (\up_rdata_int_reg[1]_0 ),
        .\up_rdata_int_reg[1]_0 (\up_rdata_int_reg[1]_1 ),
        .\up_rdata_int_reg[1]_1 (\up_rdata_int[8]_i_2__0 [1:0]),
        .\up_rdata_int_reg[31] (\up_rdata_s[0]_1 ),
        .\up_rdata_int_reg[31]_0 (\up_rdata_int_reg[31]_1 ),
        .up_rreq_s(up_rreq_s),
        .up_wack_s(up_wack_s[0]),
        .\up_xfer_count_reg[5] (p_0_in));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_ad9361_tx_channel__parameterized0 i_tx_channel_1
       (.D({\up_dac_pat_data_2_reg[15]_0 [13:2],\up_dac_pat_data_2_reg[15]_0 [29:18],\up_dac_data_sel_m_reg[3]_0 }),
        .E(dac_valid_s),
        .\MULT_MACRO.dsp_v5_1.DSP48_V5_1 (dac_data_int_s_0),
        .Q(dac_data_int_s_12),
        .SR(dac_data_sync),
        .clk(clk),
        .\dac_data_int_reg[11]_0 (\dac_data_int_reg[11] [23:12]),
        .\dac_data_out_int_reg[11]_0 (\dac_data_out_int_reg[11] [23:12]),
        .dac_data_q0(dac_data_q0),
        .dac_enable_q0(dac_enable_q0),
        .dac_rst(dac_rst),
        .p_7_in_6(p_7_in_6),
        .s_axi_aclk(s_axi_aclk),
        .\up_dac_data_sel_reg[3] (\up_dac_data_sel_reg[3]_0 ),
        .up_dac_iq_mode_0(up_dac_iq_mode_0),
        .\up_dac_iq_mode_reg[0] (\up_dac_iq_mode_reg[0]_0 ),
        .\up_dac_iq_mode_reg[1] (\up_dac_iq_mode_reg[1]_0 ),
        .up_dac_lb_enb_reg(p_6_in_3[1]),
        .up_dac_lb_enb_reg_0(up_dac_lb_enb_reg_0),
        .\up_dac_pat_data_1_reg[0] (\up_dac_pat_data_1_reg[0]_0 ),
        .\up_dac_pat_data_1_reg[1] (\up_dac_pat_data_1_reg[1]_0 ),
        .\up_dac_pat_data_2_reg[15] (\up_dac_pat_data_2_reg[15]_3 ),
        .\up_dac_pat_data_2_reg[15]_0 (Q),
        .\up_dac_pat_data_2_reg[3] ({\up_dac_pat_data_2_reg[15]_0 [17:14],\up_dac_pat_data_2_reg[15]_0 [1:0]}),
        .up_dac_pn_enb_reg(p_6_in_3[0]),
        .up_dac_pn_enb_reg_0(up_dac_pn_enb_reg_0),
        .up_rack_s(up_rack_s[1]),
        .\up_rdata_int_reg[0] (\up_rdata_int_reg[0]_0 ),
        .\up_rdata_int_reg[1] (\up_rdata_int_reg[1]_0 ),
        .\up_rdata_int_reg[1]_0 (\up_rdata_int_reg[1]_1 ),
        .\up_rdata_int_reg[1]_1 (\up_rdata_int[8]_i_2__0 [1:0]),
        .\up_rdata_int_reg[31] (\up_rdata_s[1]_2 ),
        .\up_rdata_int_reg[31]_0 (\up_rdata_int_reg[31]_2 ),
        .up_rreq_s_7(up_rreq_s_7),
        .up_wack_s(up_wack_s[1]),
        .\up_xfer_count_reg[0] (p_0_in));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_ad9361_tx_channel__parameterized1 i_tx_channel_2
       (.D({\up_dac_pat_data_2_reg[15]_1 [13:2],\up_dac_pat_data_2_reg[15]_1 [29:18],\up_dac_data_sel_m_reg[3]_1 }),
        .E(dac_valid_s),
        .Q(dac_data_int_s_36),
        .SR(dac_data_sync),
        .clk(clk),
        .dac_data_i1(dac_data_i1),
        .\dac_data_int_reg[11]_0 (\dac_data_int_reg[11] [35:24]),
        .\dac_data_out_int_reg[11]_0 (dac_data_int_s_24),
        .\dac_data_out_int_reg[11]_1 (\dac_data_out_int_reg[11] [35:24]),
        .dac_enable_i1(dac_enable_i1),
        .dac_rst(dac_rst),
        .p_7_in_8(p_7_in_8),
        .s_axi_aclk(s_axi_aclk),
        .\up_dac_data_sel_reg[3] (\up_dac_data_sel_reg[3]_1 ),
        .up_dac_iq_mode_1(up_dac_iq_mode_1),
        .\up_dac_iq_mode_reg[0] (\up_dac_iq_mode_reg[0]_1 ),
        .\up_dac_iq_mode_reg[1] (\up_dac_iq_mode_reg[1]_1 ),
        .up_dac_lb_enb_reg(p_6_in_4[1]),
        .up_dac_lb_enb_reg_0(up_dac_lb_enb_reg_1),
        .\up_dac_pat_data_1_reg[0] (\up_dac_pat_data_1_reg[0]_1 ),
        .\up_dac_pat_data_1_reg[1] (\up_dac_pat_data_1_reg[1]_1 ),
        .\up_dac_pat_data_2_reg[15] (\up_dac_pat_data_2_reg[15]_4 ),
        .\up_dac_pat_data_2_reg[15]_0 (Q),
        .\up_dac_pat_data_2_reg[3] ({\up_dac_pat_data_2_reg[15]_1 [17:14],\up_dac_pat_data_2_reg[15]_1 [1:0]}),
        .up_dac_pn_enb_reg(p_6_in_4[0]),
        .up_dac_pn_enb_reg_0(up_dac_pn_enb_reg_1),
        .up_rack_s(up_rack_s[2]),
        .\up_rdata_int_reg[0] (\up_rdata_int_reg[0]_0 ),
        .\up_rdata_int_reg[1] (\up_rdata_int_reg[1]_0 ),
        .\up_rdata_int_reg[1]_0 (\up_rdata_int_reg[1]_1 ),
        .\up_rdata_int_reg[1]_1 (\up_rdata_int[8]_i_2__0 [1:0]),
        .\up_rdata_int_reg[31] (\up_rdata_s[2]_3 ),
        .\up_rdata_int_reg[31]_0 (\up_rdata_int_reg[31]_3 ),
        .up_rreq_s_9(up_rreq_s_9),
        .up_wack_s(up_wack_s[2]),
        .\up_xfer_count_reg[5] (p_0_in));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_ad9361_tx_channel__parameterized2 i_tx_channel_3
       (.D({\up_dac_pat_data_2_reg[15]_2 [13:2],\up_dac_pat_data_2_reg[15]_2 [29:18],\up_dac_data_sel_m_reg[3]_2 }),
        .E(dac_valid_s),
        .\MULT_MACRO.dsp_v5_1.DSP48_V5_1 (dac_data_int_s_24),
        .Q(dac_data_int_s_36),
        .SR(dac_data_sync),
        .clk(clk),
        .\dac_data_int_reg[11]_0 (\dac_data_int_reg[11] [47:36]),
        .\dac_data_out_int_reg[11]_0 (\dac_data_out_int_reg[11] [47:36]),
        .dac_data_q1(dac_data_q1),
        .dac_enable_q1(dac_enable_q1),
        .dac_rst(dac_rst),
        .p_7_in_10(p_7_in_10),
        .s_axi_aclk(s_axi_aclk),
        .\up_dac_data_sel_reg[3] (\up_dac_data_sel_reg[3]_2 ),
        .up_dac_iq_mode_2(up_dac_iq_mode_2),
        .\up_dac_iq_mode_reg[0] (\up_dac_iq_mode_reg[0]_2 ),
        .\up_dac_iq_mode_reg[1] (\up_dac_iq_mode_reg[1]_2 ),
        .up_dac_lb_enb_reg(p_6_in_5[1]),
        .up_dac_lb_enb_reg_0(up_dac_lb_enb_reg_2),
        .\up_dac_pat_data_1_reg[0] (\up_dac_pat_data_1_reg[0]_2 ),
        .\up_dac_pat_data_1_reg[1] (\up_dac_pat_data_1_reg[1]_2 ),
        .\up_dac_pat_data_2_reg[15] (\up_dac_pat_data_2_reg[15]_5 ),
        .\up_dac_pat_data_2_reg[15]_0 (Q),
        .\up_dac_pat_data_2_reg[3] ({\up_dac_pat_data_2_reg[15]_2 [17:14],\up_dac_pat_data_2_reg[15]_2 [1:0]}),
        .up_dac_pn_enb_reg(p_6_in_5[0]),
        .up_dac_pn_enb_reg_0(up_dac_pn_enb_reg_2),
        .up_rack_s(up_rack_s[3]),
        .\up_rdata_int_reg[0] (\up_rdata_int_reg[0]_0 ),
        .\up_rdata_int_reg[1] (\up_rdata_int_reg[1]_0 ),
        .\up_rdata_int_reg[1]_0 (\up_rdata_int_reg[1]_1 ),
        .\up_rdata_int_reg[1]_1 (\up_rdata_int[8]_i_2__0 [1:0]),
        .\up_rdata_int_reg[31] (\up_rdata_s[3]_4 ),
        .\up_rdata_int_reg[31]_0 (\up_rdata_int_reg[31]_4 ),
        .up_rreq_s_11(up_rreq_s_11),
        .up_wack_s(up_wack_s[3]),
        .\up_xfer_count_reg[0] (p_0_in));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_dac_common i_up_dac_common
       (.D(D),
        .E(dac_valid_s),
        .O(O),
        .Q(Q),
        .adc_valid_s(adc_valid_s),
        .clk(clk),
        .\d_data_cntrl_int_reg[21] (\d_data_cntrl_int_reg[21] ),
        .dac_data_sync_reg({i_up_dac_common_n_103,i_up_dac_common_n_104,i_up_dac_common_n_105,i_up_dac_common_n_106}),
        .dac_data_sync_reg_0({i_up_dac_common_n_107,i_up_dac_common_n_108,i_up_dac_common_n_109,i_up_dac_common_n_110}),
        .dac_data_sync_reg_1({i_up_dac_common_n_111,i_up_dac_common_n_112,i_up_dac_common_n_113,i_up_dac_common_n_114}),
        .dac_data_sync_reg_2({i_up_dac_common_n_115,i_up_dac_common_n_116,i_up_dac_common_n_117,i_up_dac_common_n_118}),
        .dac_dunf(dac_dunf),
        .dac_r1_mode(dac_r1_mode),
        .dac_rate_cnt_reg(dac_rate_cnt_reg),
        .dac_rate_cnt_reg_15_sp_1(\dac_rate_cnt[0]_i_2_n_0 ),
        .dac_rst(dac_rst),
        .dac_sync(dac_sync),
        .dac_sync_out(dac_sync_out),
        .dac_valid_i1_int0(dac_valid_i1_int0),
        .data1(data1),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_aresetn(s_axi_aresetn),
        .s_axi_aresetn_0(p_0_in),
        .\up_d_count_reg[0] (\up_d_count_reg[0] ),
        .\up_d_count_reg[31] (\up_d_count_reg[31] ),
        .up_dac_clk_enb_reg_0(up_dac_clk_enb_reg),
        .up_dac_clksel_reg_0(up_dac_clksel_reg),
        .\up_dac_datarate_reg[0]_0 (\up_dac_datarate_reg[0] ),
        .\up_dac_datarate_reg[8]_0 (\up_dac_datarate_reg[8] ),
        .up_dac_frame_reg_0(up_dac_frame_reg),
        .up_dac_frame_reg_1(up_dac_frame_reg_0),
        .up_dac_gpio_out(up_dac_gpio_out),
        .\up_dac_gpio_out_int_reg[0]_0 (\up_dac_gpio_out_int_reg[0] ),
        .up_dac_par_type0(up_dac_par_type0),
        .up_dac_par_type_reg_0(up_dac_par_type_reg),
        .up_dac_sync_reg_0(up_dac_sync_reg),
        .\up_data_status_int_reg[0] (\up_data_status_int_reg[0] ),
        .up_mmcm_resetn_reg_0(up_mmcm_resetn_reg),
        .up_rack_s(up_rack_s[4]),
        .\up_rdata_int[0]_i_4__1 (\up_rdata_int[0]_i_4__1 ),
        .\up_rdata_int[8]_i_2__0 ({\up_rdata_int[8]_i_2__0 [3:2],\up_rdata_int[8]_i_2__0 [0]}),
        .\up_rdata_int_reg[31]_0 (\up_rdata_s[4]_5 ),
        .\up_rdata_int_reg[31]_1 (\up_rdata_int_reg[31]_5 ),
        .up_resetn_reg_0(up_resetn_reg),
        .up_rreq_s_12(up_rreq_s_12),
        .\up_scratch_reg[0]_0 (\up_scratch_reg[0] ),
        .\up_scratch_reg[0]_1 (\up_scratch_reg[0]_0 ),
        .\up_scratch_reg[31]_0 (\up_scratch_reg[31] ),
        .up_status_unf(up_status_unf),
        .up_status_unf_reg_0(up_status_unf_reg),
        .up_timer_reg(up_timer_reg),
        .\up_timer_reg[0]_0 (up_timer_reg_0_sn_1),
        .\up_timer_reg[11]_0 (\up_timer_reg[11] ),
        .\up_timer_reg[15]_0 (\up_timer_reg[15] ),
        .\up_timer_reg[19]_0 (\up_timer_reg[19] ),
        .\up_timer_reg[23]_0 (\up_timer_reg[23] ),
        .\up_timer_reg[27]_0 (\up_timer_reg[27] ),
        .\up_timer_reg[31]_0 (\up_timer_reg[31] ),
        .\up_timer_reg[7]_0 (\up_timer_reg[7] ),
        .up_wack_s(up_wack_s[4]),
        .up_wreq_s(up_wreq_s),
        .up_xfer_done_s(up_xfer_done_s));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    up_rack_int0
       (.I0(up_rack_s[0]),
        .I1(up_rack_s[3]),
        .I2(up_rack_s[4]),
        .I3(up_rack_s[1]),
        .I4(up_rack_s[2]),
        .O(up_rack_int0_n_0));
  FDCE #(
    .INIT(1'b0)) 
    up_rack_int_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(p_0_in),
        .D(up_rack_int0_n_0),
        .Q(up_rack));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \up_rdata_int[0]_i_1 
       (.I0(\up_rdata_s[0]_1 [0]),
        .I1(\up_rdata_s[2]_3 [0]),
        .I2(\up_rdata_s[1]_2 [0]),
        .I3(\up_rdata_s[4]_5 [0]),
        .I4(\up_rdata_s[3]_4 [0]),
        .O(\up_rdata_int[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \up_rdata_int[10]_i_1 
       (.I0(\up_rdata_s[0]_1 [10]),
        .I1(\up_rdata_s[2]_3 [10]),
        .I2(\up_rdata_s[1]_2 [10]),
        .I3(\up_rdata_s[4]_5 [10]),
        .I4(\up_rdata_s[3]_4 [10]),
        .O(\up_rdata_int[10]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \up_rdata_int[11]_i_1 
       (.I0(\up_rdata_s[0]_1 [11]),
        .I1(\up_rdata_s[2]_3 [11]),
        .I2(\up_rdata_s[1]_2 [11]),
        .I3(\up_rdata_s[4]_5 [11]),
        .I4(\up_rdata_s[3]_4 [11]),
        .O(\up_rdata_int[11]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \up_rdata_int[12]_i_1 
       (.I0(\up_rdata_s[0]_1 [12]),
        .I1(\up_rdata_s[2]_3 [12]),
        .I2(\up_rdata_s[1]_2 [12]),
        .I3(\up_rdata_s[4]_5 [12]),
        .I4(\up_rdata_s[3]_4 [12]),
        .O(\up_rdata_int[12]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \up_rdata_int[13]_i_1 
       (.I0(\up_rdata_s[0]_1 [13]),
        .I1(\up_rdata_s[2]_3 [13]),
        .I2(\up_rdata_s[1]_2 [13]),
        .I3(\up_rdata_s[4]_5 [13]),
        .I4(\up_rdata_s[3]_4 [13]),
        .O(\up_rdata_int[13]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \up_rdata_int[14]_i_1 
       (.I0(\up_rdata_s[0]_1 [14]),
        .I1(\up_rdata_s[2]_3 [14]),
        .I2(\up_rdata_s[1]_2 [14]),
        .I3(\up_rdata_s[4]_5 [14]),
        .I4(\up_rdata_s[3]_4 [14]),
        .O(\up_rdata_int[14]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \up_rdata_int[15]_i_1 
       (.I0(\up_rdata_s[0]_1 [15]),
        .I1(\up_rdata_s[2]_3 [15]),
        .I2(\up_rdata_s[1]_2 [15]),
        .I3(\up_rdata_s[4]_5 [15]),
        .I4(\up_rdata_s[3]_4 [15]),
        .O(\up_rdata_int[15]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \up_rdata_int[16]_i_1 
       (.I0(\up_rdata_s[0]_1 [16]),
        .I1(\up_rdata_s[2]_3 [16]),
        .I2(\up_rdata_s[1]_2 [16]),
        .I3(\up_rdata_s[4]_5 [16]),
        .I4(\up_rdata_s[3]_4 [16]),
        .O(\up_rdata_int[16]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \up_rdata_int[17]_i_1 
       (.I0(\up_rdata_s[0]_1 [17]),
        .I1(\up_rdata_s[2]_3 [17]),
        .I2(\up_rdata_s[1]_2 [17]),
        .I3(\up_rdata_s[4]_5 [17]),
        .I4(\up_rdata_s[3]_4 [17]),
        .O(\up_rdata_int[17]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \up_rdata_int[18]_i_1 
       (.I0(\up_rdata_s[0]_1 [18]),
        .I1(\up_rdata_s[2]_3 [18]),
        .I2(\up_rdata_s[1]_2 [18]),
        .I3(\up_rdata_s[4]_5 [18]),
        .I4(\up_rdata_s[3]_4 [18]),
        .O(\up_rdata_int[18]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \up_rdata_int[19]_i_1 
       (.I0(\up_rdata_s[0]_1 [19]),
        .I1(\up_rdata_s[2]_3 [19]),
        .I2(\up_rdata_s[1]_2 [19]),
        .I3(\up_rdata_s[4]_5 [19]),
        .I4(\up_rdata_s[3]_4 [19]),
        .O(\up_rdata_int[19]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \up_rdata_int[1]_i_1 
       (.I0(\up_rdata_s[0]_1 [1]),
        .I1(\up_rdata_s[2]_3 [1]),
        .I2(\up_rdata_s[1]_2 [1]),
        .I3(\up_rdata_s[4]_5 [1]),
        .I4(\up_rdata_s[3]_4 [1]),
        .O(\up_rdata_int[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \up_rdata_int[20]_i_1 
       (.I0(\up_rdata_s[0]_1 [20]),
        .I1(\up_rdata_s[2]_3 [20]),
        .I2(\up_rdata_s[1]_2 [20]),
        .I3(\up_rdata_s[4]_5 [20]),
        .I4(\up_rdata_s[3]_4 [20]),
        .O(\up_rdata_int[20]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \up_rdata_int[21]_i_1 
       (.I0(\up_rdata_s[0]_1 [21]),
        .I1(\up_rdata_s[2]_3 [21]),
        .I2(\up_rdata_s[1]_2 [21]),
        .I3(\up_rdata_s[4]_5 [21]),
        .I4(\up_rdata_s[3]_4 [21]),
        .O(\up_rdata_int[21]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \up_rdata_int[22]_i_1 
       (.I0(\up_rdata_s[0]_1 [22]),
        .I1(\up_rdata_s[2]_3 [22]),
        .I2(\up_rdata_s[1]_2 [22]),
        .I3(\up_rdata_s[4]_5 [22]),
        .I4(\up_rdata_s[3]_4 [22]),
        .O(\up_rdata_int[22]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \up_rdata_int[23]_i_1 
       (.I0(\up_rdata_s[0]_1 [23]),
        .I1(\up_rdata_s[2]_3 [23]),
        .I2(\up_rdata_s[1]_2 [23]),
        .I3(\up_rdata_s[4]_5 [23]),
        .I4(\up_rdata_s[3]_4 [23]),
        .O(\up_rdata_int[23]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \up_rdata_int[24]_i_1 
       (.I0(\up_rdata_s[0]_1 [24]),
        .I1(\up_rdata_s[2]_3 [24]),
        .I2(\up_rdata_s[1]_2 [24]),
        .I3(\up_rdata_s[4]_5 [24]),
        .I4(\up_rdata_s[3]_4 [24]),
        .O(\up_rdata_int[24]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \up_rdata_int[25]_i_1 
       (.I0(\up_rdata_s[0]_1 [25]),
        .I1(\up_rdata_s[2]_3 [25]),
        .I2(\up_rdata_s[1]_2 [25]),
        .I3(\up_rdata_s[4]_5 [25]),
        .I4(\up_rdata_s[3]_4 [25]),
        .O(\up_rdata_int[25]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \up_rdata_int[26]_i_1 
       (.I0(\up_rdata_s[0]_1 [26]),
        .I1(\up_rdata_s[2]_3 [26]),
        .I2(\up_rdata_s[1]_2 [26]),
        .I3(\up_rdata_s[4]_5 [26]),
        .I4(\up_rdata_s[3]_4 [26]),
        .O(\up_rdata_int[26]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \up_rdata_int[27]_i_1 
       (.I0(\up_rdata_s[0]_1 [27]),
        .I1(\up_rdata_s[2]_3 [27]),
        .I2(\up_rdata_s[1]_2 [27]),
        .I3(\up_rdata_s[4]_5 [27]),
        .I4(\up_rdata_s[3]_4 [27]),
        .O(\up_rdata_int[27]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \up_rdata_int[28]_i_1 
       (.I0(\up_rdata_s[0]_1 [28]),
        .I1(\up_rdata_s[2]_3 [28]),
        .I2(\up_rdata_s[1]_2 [28]),
        .I3(\up_rdata_s[4]_5 [28]),
        .I4(\up_rdata_s[3]_4 [28]),
        .O(\up_rdata_int[28]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \up_rdata_int[29]_i_1 
       (.I0(\up_rdata_s[0]_1 [29]),
        .I1(\up_rdata_s[2]_3 [29]),
        .I2(\up_rdata_s[1]_2 [29]),
        .I3(\up_rdata_s[4]_5 [29]),
        .I4(\up_rdata_s[3]_4 [29]),
        .O(\up_rdata_int[29]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \up_rdata_int[2]_i_1 
       (.I0(\up_rdata_s[0]_1 [2]),
        .I1(\up_rdata_s[2]_3 [2]),
        .I2(\up_rdata_s[1]_2 [2]),
        .I3(\up_rdata_s[4]_5 [2]),
        .I4(\up_rdata_s[3]_4 [2]),
        .O(\up_rdata_int[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \up_rdata_int[30]_i_1 
       (.I0(\up_rdata_s[0]_1 [30]),
        .I1(\up_rdata_s[2]_3 [30]),
        .I2(\up_rdata_s[1]_2 [30]),
        .I3(\up_rdata_s[4]_5 [30]),
        .I4(\up_rdata_s[3]_4 [30]),
        .O(\up_rdata_int[30]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \up_rdata_int[31]_i_1 
       (.I0(\up_rdata_s[0]_1 [31]),
        .I1(\up_rdata_s[2]_3 [31]),
        .I2(\up_rdata_s[1]_2 [31]),
        .I3(\up_rdata_s[4]_5 [31]),
        .I4(\up_rdata_s[3]_4 [31]),
        .O(\up_rdata_int[31]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \up_rdata_int[3]_i_1 
       (.I0(\up_rdata_s[0]_1 [3]),
        .I1(\up_rdata_s[2]_3 [3]),
        .I2(\up_rdata_s[1]_2 [3]),
        .I3(\up_rdata_s[4]_5 [3]),
        .I4(\up_rdata_s[3]_4 [3]),
        .O(\up_rdata_int[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \up_rdata_int[4]_i_1 
       (.I0(\up_rdata_s[0]_1 [4]),
        .I1(\up_rdata_s[2]_3 [4]),
        .I2(\up_rdata_s[1]_2 [4]),
        .I3(\up_rdata_s[4]_5 [4]),
        .I4(\up_rdata_s[3]_4 [4]),
        .O(\up_rdata_int[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \up_rdata_int[5]_i_1 
       (.I0(\up_rdata_s[0]_1 [5]),
        .I1(\up_rdata_s[2]_3 [5]),
        .I2(\up_rdata_s[1]_2 [5]),
        .I3(\up_rdata_s[4]_5 [5]),
        .I4(\up_rdata_s[3]_4 [5]),
        .O(\up_rdata_int[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \up_rdata_int[6]_i_1 
       (.I0(\up_rdata_s[0]_1 [6]),
        .I1(\up_rdata_s[2]_3 [6]),
        .I2(\up_rdata_s[1]_2 [6]),
        .I3(\up_rdata_s[4]_5 [6]),
        .I4(\up_rdata_s[3]_4 [6]),
        .O(\up_rdata_int[6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \up_rdata_int[7]_i_1 
       (.I0(\up_rdata_s[0]_1 [7]),
        .I1(\up_rdata_s[2]_3 [7]),
        .I2(\up_rdata_s[1]_2 [7]),
        .I3(\up_rdata_s[4]_5 [7]),
        .I4(\up_rdata_s[3]_4 [7]),
        .O(\up_rdata_int[7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \up_rdata_int[8]_i_1 
       (.I0(\up_rdata_s[0]_1 [8]),
        .I1(\up_rdata_s[2]_3 [8]),
        .I2(\up_rdata_s[1]_2 [8]),
        .I3(\up_rdata_s[4]_5 [8]),
        .I4(\up_rdata_s[3]_4 [8]),
        .O(\up_rdata_int[8]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \up_rdata_int[9]_i_1 
       (.I0(\up_rdata_s[0]_1 [9]),
        .I1(\up_rdata_s[2]_3 [9]),
        .I2(\up_rdata_s[1]_2 [9]),
        .I3(\up_rdata_s[4]_5 [9]),
        .I4(\up_rdata_s[3]_4 [9]),
        .O(\up_rdata_int[9]_i_1_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(p_0_in),
        .D(\up_rdata_int[0]_i_1_n_0 ),
        .Q(\up_rdata_int_reg[31]_0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[10] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(p_0_in),
        .D(\up_rdata_int[10]_i_1_n_0 ),
        .Q(\up_rdata_int_reg[31]_0 [10]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[11] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(p_0_in),
        .D(\up_rdata_int[11]_i_1_n_0 ),
        .Q(\up_rdata_int_reg[31]_0 [11]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[12] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(p_0_in),
        .D(\up_rdata_int[12]_i_1_n_0 ),
        .Q(\up_rdata_int_reg[31]_0 [12]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[13] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(p_0_in),
        .D(\up_rdata_int[13]_i_1_n_0 ),
        .Q(\up_rdata_int_reg[31]_0 [13]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[14] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(p_0_in),
        .D(\up_rdata_int[14]_i_1_n_0 ),
        .Q(\up_rdata_int_reg[31]_0 [14]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[15] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(p_0_in),
        .D(\up_rdata_int[15]_i_1_n_0 ),
        .Q(\up_rdata_int_reg[31]_0 [15]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[16] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(p_0_in),
        .D(\up_rdata_int[16]_i_1_n_0 ),
        .Q(\up_rdata_int_reg[31]_0 [16]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[17] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(p_0_in),
        .D(\up_rdata_int[17]_i_1_n_0 ),
        .Q(\up_rdata_int_reg[31]_0 [17]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[18] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(p_0_in),
        .D(\up_rdata_int[18]_i_1_n_0 ),
        .Q(\up_rdata_int_reg[31]_0 [18]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[19] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(p_0_in),
        .D(\up_rdata_int[19]_i_1_n_0 ),
        .Q(\up_rdata_int_reg[31]_0 [19]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(p_0_in),
        .D(\up_rdata_int[1]_i_1_n_0 ),
        .Q(\up_rdata_int_reg[31]_0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[20] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(p_0_in),
        .D(\up_rdata_int[20]_i_1_n_0 ),
        .Q(\up_rdata_int_reg[31]_0 [20]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[21] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(p_0_in),
        .D(\up_rdata_int[21]_i_1_n_0 ),
        .Q(\up_rdata_int_reg[31]_0 [21]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[22] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(p_0_in),
        .D(\up_rdata_int[22]_i_1_n_0 ),
        .Q(\up_rdata_int_reg[31]_0 [22]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[23] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(p_0_in),
        .D(\up_rdata_int[23]_i_1_n_0 ),
        .Q(\up_rdata_int_reg[31]_0 [23]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[24] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(p_0_in),
        .D(\up_rdata_int[24]_i_1_n_0 ),
        .Q(\up_rdata_int_reg[31]_0 [24]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[25] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(p_0_in),
        .D(\up_rdata_int[25]_i_1_n_0 ),
        .Q(\up_rdata_int_reg[31]_0 [25]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[26] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(p_0_in),
        .D(\up_rdata_int[26]_i_1_n_0 ),
        .Q(\up_rdata_int_reg[31]_0 [26]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[27] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(p_0_in),
        .D(\up_rdata_int[27]_i_1_n_0 ),
        .Q(\up_rdata_int_reg[31]_0 [27]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[28] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(p_0_in),
        .D(\up_rdata_int[28]_i_1_n_0 ),
        .Q(\up_rdata_int_reg[31]_0 [28]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[29] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(p_0_in),
        .D(\up_rdata_int[29]_i_1_n_0 ),
        .Q(\up_rdata_int_reg[31]_0 [29]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(p_0_in),
        .D(\up_rdata_int[2]_i_1_n_0 ),
        .Q(\up_rdata_int_reg[31]_0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[30] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(p_0_in),
        .D(\up_rdata_int[30]_i_1_n_0 ),
        .Q(\up_rdata_int_reg[31]_0 [30]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[31] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(p_0_in),
        .D(\up_rdata_int[31]_i_1_n_0 ),
        .Q(\up_rdata_int_reg[31]_0 [31]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(p_0_in),
        .D(\up_rdata_int[3]_i_1_n_0 ),
        .Q(\up_rdata_int_reg[31]_0 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(p_0_in),
        .D(\up_rdata_int[4]_i_1_n_0 ),
        .Q(\up_rdata_int_reg[31]_0 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(p_0_in),
        .D(\up_rdata_int[5]_i_1_n_0 ),
        .Q(\up_rdata_int_reg[31]_0 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(p_0_in),
        .D(\up_rdata_int[6]_i_1_n_0 ),
        .Q(\up_rdata_int_reg[31]_0 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[7] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(p_0_in),
        .D(\up_rdata_int[7]_i_1_n_0 ),
        .Q(\up_rdata_int_reg[31]_0 [7]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[8] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(p_0_in),
        .D(\up_rdata_int[8]_i_1_n_0 ),
        .Q(\up_rdata_int_reg[31]_0 [8]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[9] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(p_0_in),
        .D(\up_rdata_int[9]_i_1_n_0 ),
        .Q(\up_rdata_int_reg[31]_0 [9]));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    up_wack_int0
       (.I0(up_wack_s[0]),
        .I1(up_wack_s[3]),
        .I2(up_wack_s[4]),
        .I3(up_wack_s[1]),
        .I4(up_wack_s[2]),
        .O(p_0_in_0));
  FDCE #(
    .INIT(1'b0)) 
    up_wack_int_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(p_0_in),
        .D(p_0_in_0),
        .Q(up_wack));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_ad9361_tx_channel
   (\dac_data_out_int_reg[11]_0 ,
    up_dac_iq_mode,
    up_wack_s,
    up_rack_s,
    up_dac_pn_enb_reg,
    up_dac_lb_enb_reg,
    dac_enable_i0,
    \up_dac_pat_data_1_reg[1] ,
    \up_dac_pat_data_1_reg[0] ,
    D,
    \up_dac_pat_data_2_reg[3] ,
    \up_rdata_int_reg[31] ,
    \dac_data_int_reg[11]_0 ,
    Q,
    clk,
    SR,
    E,
    \up_dac_iq_mode_reg[1] ,
    s_axi_aclk,
    \up_xfer_count_reg[5] ,
    \up_dac_iq_mode_reg[0] ,
    dac_rst,
    p_7_in,
    up_rreq_s,
    up_dac_pn_enb_reg_0,
    up_dac_lb_enb_reg_0,
    \up_rdata_int_reg[1] ,
    \up_rdata_int_reg[1]_0 ,
    \up_rdata_int_reg[1]_1 ,
    \up_rdata_int_reg[0] ,
    \up_dac_pat_data_2_reg[15] ,
    \up_dac_pat_data_2_reg[15]_0 ,
    \up_dac_data_sel_reg[3] ,
    \up_rdata_int_reg[31]_0 ,
    \dac_data_out_int_reg[11]_1 ,
    dac_data_i0);
  output [11:0]\dac_data_out_int_reg[11]_0 ;
  output [1:0]up_dac_iq_mode;
  output [0:0]up_wack_s;
  output [0:0]up_rack_s;
  output up_dac_pn_enb_reg;
  output up_dac_lb_enb_reg;
  output dac_enable_i0;
  output \up_dac_pat_data_1_reg[1] ;
  output \up_dac_pat_data_1_reg[0] ;
  output [25:0]D;
  output [5:0]\up_dac_pat_data_2_reg[3] ;
  output [31:0]\up_rdata_int_reg[31] ;
  output [11:0]\dac_data_int_reg[11]_0 ;
  input [11:0]Q;
  input clk;
  input [0:0]SR;
  input [0:0]E;
  input \up_dac_iq_mode_reg[1] ;
  input s_axi_aclk;
  input \up_xfer_count_reg[5] ;
  input \up_dac_iq_mode_reg[0] ;
  input dac_rst;
  input p_7_in;
  input up_rreq_s;
  input up_dac_pn_enb_reg_0;
  input up_dac_lb_enb_reg_0;
  input \up_rdata_int_reg[1] ;
  input \up_rdata_int_reg[1]_0 ;
  input [1:0]\up_rdata_int_reg[1]_1 ;
  input \up_rdata_int_reg[0] ;
  input [0:0]\up_dac_pat_data_2_reg[15] ;
  input [31:0]\up_dac_pat_data_2_reg[15]_0 ;
  input [0:0]\up_dac_data_sel_reg[3] ;
  input [31:0]\up_rdata_int_reg[31]_0 ;
  input [11:0]\dac_data_out_int_reg[11]_1 ;
  input [11:0]dac_data_i0;

  wire [25:0]D;
  wire [0:0]E;
  wire [11:0]Q;
  wire [0:0]SR;
  wire clk;
  wire [11:0]dac_data_i0;
  wire [11:0]\dac_data_int_reg[11]_0 ;
  wire [11:0]dac_data_out_int;
  wire [11:0]\dac_data_out_int_reg[11]_0 ;
  wire [11:0]\dac_data_out_int_reg[11]_1 ;
  wire dac_enable_i0;
  wire [15:4]dac_pat_data;
  wire [11:0]dac_pn_data;
  wire \dac_pn_data[0]_i_1_n_0 ;
  wire \dac_pn_data[10]_i_1_n_0 ;
  wire \dac_pn_data[11]_i_1_n_0 ;
  wire \dac_pn_data[1]_i_1_n_0 ;
  wire \dac_pn_data[2]_i_1_n_0 ;
  wire \dac_pn_data[3]_i_1_n_0 ;
  wire \dac_pn_data[4]_i_1_n_0 ;
  wire \dac_pn_data[5]_i_1_n_0 ;
  wire \dac_pn_data[6]_i_1_n_0 ;
  wire \dac_pn_data[7]_i_1_n_0 ;
  wire \dac_pn_data[8]_i_1_n_0 ;
  wire \dac_pn_data[9]_i_1_n_0 ;
  wire dac_pn_seq;
  wire \dac_pn_seq_reg_n_0_[0] ;
  wire \dac_pn_seq_reg_n_0_[10] ;
  wire \dac_pn_seq_reg_n_0_[11] ;
  wire \dac_pn_seq_reg_n_0_[12] ;
  wire \dac_pn_seq_reg_n_0_[13] ;
  wire \dac_pn_seq_reg_n_0_[14] ;
  wire \dac_pn_seq_reg_n_0_[15] ;
  wire \dac_pn_seq_reg_n_0_[16] ;
  wire \dac_pn_seq_reg_n_0_[17] ;
  wire \dac_pn_seq_reg_n_0_[18] ;
  wire \dac_pn_seq_reg_n_0_[19] ;
  wire \dac_pn_seq_reg_n_0_[20] ;
  wire \dac_pn_seq_reg_n_0_[21] ;
  wire \dac_pn_seq_reg_n_0_[22] ;
  wire \dac_pn_seq_reg_n_0_[23] ;
  wire \dac_pn_seq_reg_n_0_[5] ;
  wire \dac_pn_seq_reg_n_0_[9] ;
  wire dac_rst;
  wire dac_valid_sel;
  wire dac_valid_sel_i_1_n_0;
  wire i_up_dac_channel_n_10;
  wire i_up_dac_channel_n_11;
  wire i_up_dac_channel_n_12;
  wire i_up_dac_channel_n_13;
  wire i_up_dac_channel_n_14;
  wire i_up_dac_channel_n_15;
  wire i_up_dac_channel_n_16;
  wire i_up_dac_channel_n_17;
  wire i_up_dac_channel_n_18;
  wire i_up_dac_channel_n_19;
  wire i_up_dac_channel_n_8;
  wire i_up_dac_channel_n_9;
  wire i_up_dac_channel_n_96;
  wire i_up_dac_channel_n_97;
  wire p_0_in0_in;
  wire p_0_in2_in;
  wire p_0_in4_in;
  wire p_19_in;
  wire p_1_in;
  wire p_1_in6_in;
  wire p_5_in;
  wire p_7_in;
  wire p_8_in10_in;
  wire [21:0]pn1fn_return;
  wire pn1fn_return041_out;
  wire pn1fn_return042_out;
  wire s_axi_aclk;
  wire [0:0]\up_dac_data_sel_reg[3] ;
  wire [1:0]up_dac_iq_mode;
  wire \up_dac_iq_mode_reg[0] ;
  wire \up_dac_iq_mode_reg[1] ;
  wire up_dac_lb_enb_reg;
  wire up_dac_lb_enb_reg_0;
  wire \up_dac_pat_data_1_reg[0] ;
  wire \up_dac_pat_data_1_reg[1] ;
  wire [0:0]\up_dac_pat_data_2_reg[15] ;
  wire [31:0]\up_dac_pat_data_2_reg[15]_0 ;
  wire [5:0]\up_dac_pat_data_2_reg[3] ;
  wire up_dac_pn_enb_reg;
  wire up_dac_pn_enb_reg_0;
  wire [0:0]up_rack_s;
  wire \up_rdata_int_reg[0] ;
  wire \up_rdata_int_reg[1] ;
  wire \up_rdata_int_reg[1]_0 ;
  wire [1:0]\up_rdata_int_reg[1]_1 ;
  wire [31:0]\up_rdata_int_reg[31] ;
  wire [31:0]\up_rdata_int_reg[31]_0 ;
  wire up_rreq_s;
  wire [0:0]up_wack_s;
  wire \up_xfer_count_reg[5] ;

  FDRE #(
    .INIT(1'b0)) 
    \dac_data_int_reg[0] 
       (.C(clk),
        .CE(E),
        .D(\dac_data_out_int_reg[11]_0 [0]),
        .Q(\dac_data_int_reg[11]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_data_int_reg[10] 
       (.C(clk),
        .CE(E),
        .D(\dac_data_out_int_reg[11]_0 [10]),
        .Q(\dac_data_int_reg[11]_0 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_data_int_reg[11] 
       (.C(clk),
        .CE(E),
        .D(\dac_data_out_int_reg[11]_0 [11]),
        .Q(\dac_data_int_reg[11]_0 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_data_int_reg[1] 
       (.C(clk),
        .CE(E),
        .D(\dac_data_out_int_reg[11]_0 [1]),
        .Q(\dac_data_int_reg[11]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_data_int_reg[2] 
       (.C(clk),
        .CE(E),
        .D(\dac_data_out_int_reg[11]_0 [2]),
        .Q(\dac_data_int_reg[11]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_data_int_reg[3] 
       (.C(clk),
        .CE(E),
        .D(\dac_data_out_int_reg[11]_0 [3]),
        .Q(\dac_data_int_reg[11]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_data_int_reg[4] 
       (.C(clk),
        .CE(E),
        .D(\dac_data_out_int_reg[11]_0 [4]),
        .Q(\dac_data_int_reg[11]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_data_int_reg[5] 
       (.C(clk),
        .CE(E),
        .D(\dac_data_out_int_reg[11]_0 [5]),
        .Q(\dac_data_int_reg[11]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_data_int_reg[6] 
       (.C(clk),
        .CE(E),
        .D(\dac_data_out_int_reg[11]_0 [6]),
        .Q(\dac_data_int_reg[11]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_data_int_reg[7] 
       (.C(clk),
        .CE(E),
        .D(\dac_data_out_int_reg[11]_0 [7]),
        .Q(\dac_data_int_reg[11]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_data_int_reg[8] 
       (.C(clk),
        .CE(E),
        .D(\dac_data_out_int_reg[11]_0 [8]),
        .Q(\dac_data_int_reg[11]_0 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_data_int_reg[9] 
       (.C(clk),
        .CE(E),
        .D(\dac_data_out_int_reg[11]_0 [9]),
        .Q(\dac_data_int_reg[11]_0 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_data_out_int_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(dac_data_out_int[0]),
        .Q(\dac_data_out_int_reg[11]_0 [0]),
        .R(i_up_dac_channel_n_97));
  FDRE #(
    .INIT(1'b0)) 
    \dac_data_out_int_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(dac_data_out_int[10]),
        .Q(\dac_data_out_int_reg[11]_0 [10]),
        .R(i_up_dac_channel_n_97));
  FDRE #(
    .INIT(1'b0)) 
    \dac_data_out_int_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(dac_data_out_int[11]),
        .Q(\dac_data_out_int_reg[11]_0 [11]),
        .R(i_up_dac_channel_n_97));
  FDRE #(
    .INIT(1'b0)) 
    \dac_data_out_int_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(dac_data_out_int[1]),
        .Q(\dac_data_out_int_reg[11]_0 [1]),
        .R(i_up_dac_channel_n_97));
  FDRE #(
    .INIT(1'b0)) 
    \dac_data_out_int_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(dac_data_out_int[2]),
        .Q(\dac_data_out_int_reg[11]_0 [2]),
        .R(i_up_dac_channel_n_97));
  FDRE #(
    .INIT(1'b0)) 
    \dac_data_out_int_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(dac_data_out_int[3]),
        .Q(\dac_data_out_int_reg[11]_0 [3]),
        .R(i_up_dac_channel_n_97));
  FDRE #(
    .INIT(1'b0)) 
    \dac_data_out_int_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(dac_data_out_int[4]),
        .Q(\dac_data_out_int_reg[11]_0 [4]),
        .R(i_up_dac_channel_n_97));
  FDRE #(
    .INIT(1'b0)) 
    \dac_data_out_int_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(dac_data_out_int[5]),
        .Q(\dac_data_out_int_reg[11]_0 [5]),
        .R(i_up_dac_channel_n_97));
  FDRE #(
    .INIT(1'b0)) 
    \dac_data_out_int_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(dac_data_out_int[6]),
        .Q(\dac_data_out_int_reg[11]_0 [6]),
        .R(i_up_dac_channel_n_97));
  FDRE #(
    .INIT(1'b0)) 
    \dac_data_out_int_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(dac_data_out_int[7]),
        .Q(\dac_data_out_int_reg[11]_0 [7]),
        .R(i_up_dac_channel_n_97));
  FDRE #(
    .INIT(1'b0)) 
    \dac_data_out_int_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(dac_data_out_int[8]),
        .Q(\dac_data_out_int_reg[11]_0 [8]),
        .R(i_up_dac_channel_n_97));
  FDRE #(
    .INIT(1'b0)) 
    \dac_data_out_int_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(dac_data_out_int[9]),
        .Q(\dac_data_out_int_reg[11]_0 [9]),
        .R(i_up_dac_channel_n_97));
  FDRE #(
    .INIT(1'b0)) 
    dac_enable_int_reg
       (.C(clk),
        .CE(1'b1),
        .D(i_up_dac_channel_n_96),
        .Q(dac_enable_i0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_pat_data_reg[10] 
       (.C(clk),
        .CE(E),
        .D(i_up_dac_channel_n_13),
        .Q(dac_pat_data[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_pat_data_reg[11] 
       (.C(clk),
        .CE(E),
        .D(i_up_dac_channel_n_12),
        .Q(dac_pat_data[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_pat_data_reg[12] 
       (.C(clk),
        .CE(E),
        .D(i_up_dac_channel_n_11),
        .Q(dac_pat_data[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_pat_data_reg[13] 
       (.C(clk),
        .CE(E),
        .D(i_up_dac_channel_n_10),
        .Q(dac_pat_data[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_pat_data_reg[14] 
       (.C(clk),
        .CE(E),
        .D(i_up_dac_channel_n_9),
        .Q(dac_pat_data[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_pat_data_reg[15] 
       (.C(clk),
        .CE(E),
        .D(i_up_dac_channel_n_8),
        .Q(dac_pat_data[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_pat_data_reg[4] 
       (.C(clk),
        .CE(E),
        .D(i_up_dac_channel_n_19),
        .Q(dac_pat_data[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_pat_data_reg[5] 
       (.C(clk),
        .CE(E),
        .D(i_up_dac_channel_n_18),
        .Q(dac_pat_data[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_pat_data_reg[6] 
       (.C(clk),
        .CE(E),
        .D(i_up_dac_channel_n_17),
        .Q(dac_pat_data[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_pat_data_reg[7] 
       (.C(clk),
        .CE(E),
        .D(i_up_dac_channel_n_16),
        .Q(dac_pat_data[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_pat_data_reg[8] 
       (.C(clk),
        .CE(E),
        .D(i_up_dac_channel_n_15),
        .Q(dac_pat_data[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_pat_data_reg[9] 
       (.C(clk),
        .CE(E),
        .D(i_up_dac_channel_n_14),
        .Q(dac_pat_data[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dac_pn_data[0]_i_1 
       (.I0(\dac_pn_seq_reg_n_0_[0] ),
        .I1(dac_valid_sel),
        .I2(\dac_pn_seq_reg_n_0_[12] ),
        .O(\dac_pn_data[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dac_pn_data[10]_i_1 
       (.I0(\dac_pn_seq_reg_n_0_[10] ),
        .I1(dac_valid_sel),
        .I2(\dac_pn_seq_reg_n_0_[22] ),
        .O(\dac_pn_data[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dac_pn_data[11]_i_1 
       (.I0(\dac_pn_seq_reg_n_0_[11] ),
        .I1(dac_valid_sel),
        .I2(\dac_pn_seq_reg_n_0_[23] ),
        .O(\dac_pn_data[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dac_pn_data[1]_i_1 
       (.I0(p_5_in),
        .I1(dac_valid_sel),
        .I2(\dac_pn_seq_reg_n_0_[13] ),
        .O(\dac_pn_data[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dac_pn_data[2]_i_1 
       (.I0(p_8_in10_in),
        .I1(dac_valid_sel),
        .I2(\dac_pn_seq_reg_n_0_[14] ),
        .O(\dac_pn_data[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dac_pn_data[3]_i_1 
       (.I0(p_1_in6_in),
        .I1(dac_valid_sel),
        .I2(\dac_pn_seq_reg_n_0_[15] ),
        .O(\dac_pn_data[3]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \dac_pn_data[4]_i_1 
       (.I0(p_1_in),
        .I1(dac_valid_sel),
        .I2(\dac_pn_seq_reg_n_0_[16] ),
        .O(\dac_pn_data[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dac_pn_data[5]_i_1 
       (.I0(\dac_pn_seq_reg_n_0_[5] ),
        .I1(dac_valid_sel),
        .I2(\dac_pn_seq_reg_n_0_[17] ),
        .O(\dac_pn_data[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dac_pn_data[6]_i_1 
       (.I0(p_0_in0_in),
        .I1(dac_valid_sel),
        .I2(\dac_pn_seq_reg_n_0_[18] ),
        .O(\dac_pn_data[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dac_pn_data[7]_i_1 
       (.I0(p_0_in2_in),
        .I1(dac_valid_sel),
        .I2(\dac_pn_seq_reg_n_0_[19] ),
        .O(\dac_pn_data[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dac_pn_data[8]_i_1 
       (.I0(p_0_in4_in),
        .I1(dac_valid_sel),
        .I2(\dac_pn_seq_reg_n_0_[20] ),
        .O(\dac_pn_data[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dac_pn_data[9]_i_1 
       (.I0(\dac_pn_seq_reg_n_0_[9] ),
        .I1(dac_valid_sel),
        .I2(\dac_pn_seq_reg_n_0_[21] ),
        .O(\dac_pn_data[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dac_pn_data_reg[0] 
       (.C(clk),
        .CE(E),
        .D(\dac_pn_data[0]_i_1_n_0 ),
        .Q(dac_pn_data[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dac_pn_data_reg[10] 
       (.C(clk),
        .CE(E),
        .D(\dac_pn_data[10]_i_1_n_0 ),
        .Q(dac_pn_data[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dac_pn_data_reg[11] 
       (.C(clk),
        .CE(E),
        .D(\dac_pn_data[11]_i_1_n_0 ),
        .Q(dac_pn_data[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dac_pn_data_reg[1] 
       (.C(clk),
        .CE(E),
        .D(\dac_pn_data[1]_i_1_n_0 ),
        .Q(dac_pn_data[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dac_pn_data_reg[2] 
       (.C(clk),
        .CE(E),
        .D(\dac_pn_data[2]_i_1_n_0 ),
        .Q(dac_pn_data[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dac_pn_data_reg[3] 
       (.C(clk),
        .CE(E),
        .D(\dac_pn_data[3]_i_1_n_0 ),
        .Q(dac_pn_data[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dac_pn_data_reg[4] 
       (.C(clk),
        .CE(E),
        .D(\dac_pn_data[4]_i_1_n_0 ),
        .Q(dac_pn_data[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dac_pn_data_reg[5] 
       (.C(clk),
        .CE(E),
        .D(\dac_pn_data[5]_i_1_n_0 ),
        .Q(dac_pn_data[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dac_pn_data_reg[6] 
       (.C(clk),
        .CE(E),
        .D(\dac_pn_data[6]_i_1_n_0 ),
        .Q(dac_pn_data[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dac_pn_data_reg[7] 
       (.C(clk),
        .CE(E),
        .D(\dac_pn_data[7]_i_1_n_0 ),
        .Q(dac_pn_data[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dac_pn_data_reg[8] 
       (.C(clk),
        .CE(E),
        .D(\dac_pn_data[8]_i_1_n_0 ),
        .Q(dac_pn_data[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dac_pn_data_reg[9] 
       (.C(clk),
        .CE(E),
        .D(\dac_pn_data[9]_i_1_n_0 ),
        .Q(dac_pn_data[9]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \dac_pn_seq[0]_i_1 
       (.I0(p_1_in6_in),
        .I1(p_0_in4_in),
        .I2(p_5_in),
        .I3(\dac_pn_seq_reg_n_0_[5] ),
        .O(pn1fn_return[0]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \dac_pn_seq[10]_i_1 
       (.I0(\dac_pn_seq_reg_n_0_[5] ),
        .I1(p_1_in),
        .I2(p_5_in),
        .O(pn1fn_return[10]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \dac_pn_seq[11]_i_1 
       (.I0(p_0_in0_in),
        .I1(\dac_pn_seq_reg_n_0_[5] ),
        .I2(p_8_in10_in),
        .O(pn1fn_return[11]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \dac_pn_seq[12]_i_1 
       (.I0(p_1_in6_in),
        .I1(p_0_in0_in),
        .I2(p_0_in2_in),
        .O(pn1fn_return[12]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \dac_pn_seq[13]_i_1 
       (.I0(p_0_in2_in),
        .I1(p_0_in4_in),
        .I2(p_1_in),
        .O(pn1fn_return[13]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \dac_pn_seq[14]_i_1 
       (.I0(p_0_in4_in),
        .I1(\dac_pn_seq_reg_n_0_[0] ),
        .O(p_19_in));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \dac_pn_seq[15]_i_1 
       (.I0(\dac_pn_seq_reg_n_0_[0] ),
        .I1(p_5_in),
        .I2(\dac_pn_seq_reg_n_0_[5] ),
        .O(pn1fn_return[15]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \dac_pn_seq[16]_i_1 
       (.I0(p_0_in0_in),
        .I1(p_5_in),
        .I2(p_8_in10_in),
        .O(pn1fn_return[16]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \dac_pn_seq[17]_i_1 
       (.I0(p_0_in2_in),
        .I1(p_1_in6_in),
        .I2(p_8_in10_in),
        .O(pn1fn_return[17]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \dac_pn_seq[18]_i_1 
       (.I0(p_1_in),
        .I1(p_1_in6_in),
        .I2(p_0_in4_in),
        .O(pn1fn_return[18]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \dac_pn_seq[19]_i_1 
       (.I0(p_1_in),
        .I1(\dac_pn_seq_reg_n_0_[0] ),
        .O(pn1fn_return[19]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    \dac_pn_seq[1]_i_1 
       (.I0(\dac_pn_seq_reg_n_0_[0] ),
        .I1(p_1_in),
        .I2(\dac_pn_seq_reg_n_0_[5] ),
        .I3(p_8_in10_in),
        .I4(p_0_in0_in),
        .O(pn1fn_return[1]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \dac_pn_seq[20]_i_1 
       (.I0(\dac_pn_seq_reg_n_0_[5] ),
        .I1(p_5_in),
        .O(pn1fn_return[20]));
  LUT2 #(
    .INIT(4'h6)) 
    \dac_pn_seq[21]_i_1 
       (.I0(p_0_in0_in),
        .I1(p_8_in10_in),
        .O(pn1fn_return[21]));
  LUT2 #(
    .INIT(4'h6)) 
    \dac_pn_seq[22]_i_1 
       (.I0(p_1_in6_in),
        .I1(p_0_in2_in),
        .O(pn1fn_return041_out));
  LUT2 #(
    .INIT(4'h8)) 
    \dac_pn_seq[23]_i_1 
       (.I0(E),
        .I1(dac_valid_sel),
        .O(dac_pn_seq));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \dac_pn_seq[23]_i_2 
       (.I0(p_0_in4_in),
        .I1(p_1_in),
        .O(pn1fn_return042_out));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    \dac_pn_seq[2]_i_1 
       (.I0(p_0_in0_in),
        .I1(\dac_pn_seq_reg_n_0_[5] ),
        .I2(p_1_in6_in),
        .I3(p_0_in2_in),
        .I4(p_5_in),
        .O(pn1fn_return[2]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    \dac_pn_seq[3]_i_1 
       (.I0(p_8_in10_in),
        .I1(p_0_in4_in),
        .I2(p_1_in),
        .I3(p_0_in2_in),
        .I4(p_0_in0_in),
        .O(pn1fn_return[3]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \dac_pn_seq[4]_i_1 
       (.I0(p_0_in2_in),
        .I1(p_0_in4_in),
        .I2(\dac_pn_seq_reg_n_0_[0] ),
        .I3(p_1_in6_in),
        .O(pn1fn_return[4]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    \dac_pn_seq[5]_i_1 
       (.I0(p_0_in4_in),
        .I1(\dac_pn_seq_reg_n_0_[0] ),
        .I2(p_1_in),
        .I3(\dac_pn_seq_reg_n_0_[5] ),
        .I4(p_5_in),
        .O(pn1fn_return[5]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \dac_pn_seq[6]_i_1 
       (.I0(p_0_in0_in),
        .I1(\dac_pn_seq_reg_n_0_[0] ),
        .I2(p_5_in),
        .I3(p_8_in10_in),
        .O(pn1fn_return[6]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \dac_pn_seq[7]_i_1 
       (.I0(p_5_in),
        .I1(p_8_in10_in),
        .I2(p_1_in6_in),
        .I3(p_0_in2_in),
        .O(pn1fn_return[7]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \dac_pn_seq[8]_i_1 
       (.I0(p_8_in10_in),
        .I1(p_0_in4_in),
        .I2(p_1_in),
        .I3(p_1_in6_in),
        .O(pn1fn_return[8]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \dac_pn_seq[9]_i_1 
       (.I0(p_1_in),
        .I1(\dac_pn_seq_reg_n_0_[0] ),
        .I2(p_1_in6_in),
        .O(pn1fn_return[9]));
  FDSE #(
    .INIT(1'b0)) 
    \dac_pn_seq_reg[0] 
       (.C(clk),
        .CE(dac_pn_seq),
        .D(pn1fn_return[0]),
        .Q(\dac_pn_seq_reg_n_0_[0] ),
        .S(SR));
  FDSE #(
    .INIT(1'b0)) 
    \dac_pn_seq_reg[10] 
       (.C(clk),
        .CE(dac_pn_seq),
        .D(pn1fn_return[10]),
        .Q(\dac_pn_seq_reg_n_0_[10] ),
        .S(SR));
  FDSE #(
    .INIT(1'b0)) 
    \dac_pn_seq_reg[11] 
       (.C(clk),
        .CE(dac_pn_seq),
        .D(pn1fn_return[11]),
        .Q(\dac_pn_seq_reg_n_0_[11] ),
        .S(SR));
  FDSE #(
    .INIT(1'b0)) 
    \dac_pn_seq_reg[12] 
       (.C(clk),
        .CE(dac_pn_seq),
        .D(pn1fn_return[12]),
        .Q(\dac_pn_seq_reg_n_0_[12] ),
        .S(SR));
  FDSE #(
    .INIT(1'b0)) 
    \dac_pn_seq_reg[13] 
       (.C(clk),
        .CE(dac_pn_seq),
        .D(pn1fn_return[13]),
        .Q(\dac_pn_seq_reg_n_0_[13] ),
        .S(SR));
  FDSE #(
    .INIT(1'b0)) 
    \dac_pn_seq_reg[14] 
       (.C(clk),
        .CE(dac_pn_seq),
        .D(p_19_in),
        .Q(\dac_pn_seq_reg_n_0_[14] ),
        .S(SR));
  FDSE #(
    .INIT(1'b0)) 
    \dac_pn_seq_reg[15] 
       (.C(clk),
        .CE(dac_pn_seq),
        .D(pn1fn_return[15]),
        .Q(\dac_pn_seq_reg_n_0_[15] ),
        .S(SR));
  FDSE #(
    .INIT(1'b0)) 
    \dac_pn_seq_reg[16] 
       (.C(clk),
        .CE(dac_pn_seq),
        .D(pn1fn_return[16]),
        .Q(\dac_pn_seq_reg_n_0_[16] ),
        .S(SR));
  FDSE #(
    .INIT(1'b0)) 
    \dac_pn_seq_reg[17] 
       (.C(clk),
        .CE(dac_pn_seq),
        .D(pn1fn_return[17]),
        .Q(\dac_pn_seq_reg_n_0_[17] ),
        .S(SR));
  FDSE #(
    .INIT(1'b0)) 
    \dac_pn_seq_reg[18] 
       (.C(clk),
        .CE(dac_pn_seq),
        .D(pn1fn_return[18]),
        .Q(\dac_pn_seq_reg_n_0_[18] ),
        .S(SR));
  FDSE #(
    .INIT(1'b0)) 
    \dac_pn_seq_reg[19] 
       (.C(clk),
        .CE(dac_pn_seq),
        .D(pn1fn_return[19]),
        .Q(\dac_pn_seq_reg_n_0_[19] ),
        .S(SR));
  FDSE #(
    .INIT(1'b0)) 
    \dac_pn_seq_reg[1] 
       (.C(clk),
        .CE(dac_pn_seq),
        .D(pn1fn_return[1]),
        .Q(p_5_in),
        .S(SR));
  FDSE #(
    .INIT(1'b0)) 
    \dac_pn_seq_reg[20] 
       (.C(clk),
        .CE(dac_pn_seq),
        .D(pn1fn_return[20]),
        .Q(\dac_pn_seq_reg_n_0_[20] ),
        .S(SR));
  FDSE #(
    .INIT(1'b0)) 
    \dac_pn_seq_reg[21] 
       (.C(clk),
        .CE(dac_pn_seq),
        .D(pn1fn_return[21]),
        .Q(\dac_pn_seq_reg_n_0_[21] ),
        .S(SR));
  FDSE #(
    .INIT(1'b0)) 
    \dac_pn_seq_reg[22] 
       (.C(clk),
        .CE(dac_pn_seq),
        .D(pn1fn_return041_out),
        .Q(\dac_pn_seq_reg_n_0_[22] ),
        .S(SR));
  FDSE #(
    .INIT(1'b0)) 
    \dac_pn_seq_reg[23] 
       (.C(clk),
        .CE(dac_pn_seq),
        .D(pn1fn_return042_out),
        .Q(\dac_pn_seq_reg_n_0_[23] ),
        .S(SR));
  FDSE #(
    .INIT(1'b0)) 
    \dac_pn_seq_reg[2] 
       (.C(clk),
        .CE(dac_pn_seq),
        .D(pn1fn_return[2]),
        .Q(p_8_in10_in),
        .S(SR));
  FDSE #(
    .INIT(1'b0)) 
    \dac_pn_seq_reg[3] 
       (.C(clk),
        .CE(dac_pn_seq),
        .D(pn1fn_return[3]),
        .Q(p_1_in6_in),
        .S(SR));
  FDSE #(
    .INIT(1'b0)) 
    \dac_pn_seq_reg[4] 
       (.C(clk),
        .CE(dac_pn_seq),
        .D(pn1fn_return[4]),
        .Q(p_1_in),
        .S(SR));
  FDSE #(
    .INIT(1'b0)) 
    \dac_pn_seq_reg[5] 
       (.C(clk),
        .CE(dac_pn_seq),
        .D(pn1fn_return[5]),
        .Q(\dac_pn_seq_reg_n_0_[5] ),
        .S(SR));
  FDSE #(
    .INIT(1'b0)) 
    \dac_pn_seq_reg[6] 
       (.C(clk),
        .CE(dac_pn_seq),
        .D(pn1fn_return[6]),
        .Q(p_0_in0_in),
        .S(SR));
  FDSE #(
    .INIT(1'b0)) 
    \dac_pn_seq_reg[7] 
       (.C(clk),
        .CE(dac_pn_seq),
        .D(pn1fn_return[7]),
        .Q(p_0_in2_in),
        .S(SR));
  FDSE #(
    .INIT(1'b0)) 
    \dac_pn_seq_reg[8] 
       (.C(clk),
        .CE(dac_pn_seq),
        .D(pn1fn_return[8]),
        .Q(p_0_in4_in),
        .S(SR));
  FDSE #(
    .INIT(1'b0)) 
    \dac_pn_seq_reg[9] 
       (.C(clk),
        .CE(dac_pn_seq),
        .D(pn1fn_return[9]),
        .Q(\dac_pn_seq_reg_n_0_[9] ),
        .S(SR));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT1 #(
    .INIT(2'h1)) 
    dac_valid_sel_i_1
       (.I0(dac_valid_sel),
        .O(dac_valid_sel_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    dac_valid_sel_reg
       (.C(clk),
        .CE(E),
        .D(dac_valid_sel_i_1_n_0),
        .Q(dac_valid_sel),
        .R(SR));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_iqcor_10 i_ad_iqcor
       (.\MULT_MACRO.dsp_v5_1.DSP48_V5_1 (\dac_data_out_int_reg[11]_0 ),
        .Q(Q),
        .clk(clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_dac_channel i_up_dac_channel
       (.D({i_up_dac_channel_n_8,i_up_dac_channel_n_9,i_up_dac_channel_n_10,i_up_dac_channel_n_11,i_up_dac_channel_n_12,i_up_dac_channel_n_13,i_up_dac_channel_n_14,i_up_dac_channel_n_15,i_up_dac_channel_n_16,i_up_dac_channel_n_17,i_up_dac_channel_n_18,i_up_dac_channel_n_19}),
        .Q(dac_pn_data),
        .SR(i_up_dac_channel_n_97),
        .clk(clk),
        .\d_data_cntrl_int_reg[3] (i_up_dac_channel_n_96),
        .dac_data_i0(dac_data_i0),
        .\dac_data_out_int_reg[11] (\dac_data_out_int_reg[11]_1 ),
        .\dac_data_out_int_reg[11]_0 (dac_pat_data),
        .\dac_pn_data_reg[11] (dac_data_out_int),
        .dac_rst(dac_rst),
        .dac_valid_sel(dac_valid_sel),
        .p_7_in(p_7_in),
        .s_axi_aclk(s_axi_aclk),
        .\up_dac_data_sel_reg[3]_0 (\up_dac_data_sel_reg[3] ),
        .up_dac_iq_mode(up_dac_iq_mode),
        .\up_dac_iq_mode_reg[0]_0 (\up_dac_iq_mode_reg[0] ),
        .\up_dac_iq_mode_reg[1]_0 (\up_dac_iq_mode_reg[1] ),
        .up_dac_lb_enb_reg_0(up_dac_lb_enb_reg),
        .up_dac_lb_enb_reg_1(up_dac_lb_enb_reg_0),
        .\up_dac_pat_data_1_reg[0]_0 (\up_dac_pat_data_1_reg[0] ),
        .\up_dac_pat_data_1_reg[15]_0 (D),
        .\up_dac_pat_data_1_reg[1]_0 (\up_dac_pat_data_1_reg[1] ),
        .\up_dac_pat_data_2_reg[15]_0 (\up_dac_pat_data_2_reg[15] ),
        .\up_dac_pat_data_2_reg[15]_1 (\up_dac_pat_data_2_reg[15]_0 ),
        .\up_dac_pat_data_2_reg[3]_0 (\up_dac_pat_data_2_reg[3] ),
        .up_dac_pn_enb_reg_0(up_dac_pn_enb_reg),
        .up_dac_pn_enb_reg_1(up_dac_pn_enb_reg_0),
        .up_rack_s(up_rack_s),
        .\up_rdata_int_reg[0]_0 (\up_rdata_int_reg[0] ),
        .\up_rdata_int_reg[1]_0 (\up_rdata_int_reg[1] ),
        .\up_rdata_int_reg[1]_1 (\up_rdata_int_reg[1]_0 ),
        .\up_rdata_int_reg[1]_2 (\up_rdata_int_reg[1]_1 ),
        .\up_rdata_int_reg[31]_0 (\up_rdata_int_reg[31] ),
        .\up_rdata_int_reg[31]_1 (\up_rdata_int_reg[31]_0 ),
        .up_rreq_s(up_rreq_s),
        .up_wack_s(up_wack_s),
        .\up_xfer_count_reg[5] (\up_xfer_count_reg[5] ));
endmodule

(* ORIG_REF_NAME = "axi_ad9361_tx_channel" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_ad9361_tx_channel__parameterized0
   (Q,
    up_dac_iq_mode_0,
    up_wack_s,
    up_rack_s,
    up_dac_pn_enb_reg,
    up_dac_lb_enb_reg,
    dac_enable_q0,
    \up_dac_pat_data_1_reg[1] ,
    \up_dac_pat_data_1_reg[0] ,
    D,
    \up_dac_pat_data_2_reg[3] ,
    \up_rdata_int_reg[31] ,
    \dac_data_int_reg[11]_0 ,
    clk,
    \MULT_MACRO.dsp_v5_1.DSP48_V5_1 ,
    SR,
    E,
    \up_dac_iq_mode_reg[1] ,
    s_axi_aclk,
    \up_xfer_count_reg[0] ,
    \up_dac_iq_mode_reg[0] ,
    dac_rst,
    p_7_in_6,
    up_rreq_s_7,
    up_dac_pn_enb_reg_0,
    up_dac_lb_enb_reg_0,
    \up_rdata_int_reg[1] ,
    \up_rdata_int_reg[1]_0 ,
    \up_rdata_int_reg[1]_1 ,
    \up_rdata_int_reg[0] ,
    \up_dac_pat_data_2_reg[15] ,
    \up_dac_pat_data_2_reg[15]_0 ,
    \up_dac_data_sel_reg[3] ,
    \up_rdata_int_reg[31]_0 ,
    \dac_data_out_int_reg[11]_0 ,
    dac_data_q0);
  output [11:0]Q;
  output [1:0]up_dac_iq_mode_0;
  output [0:0]up_wack_s;
  output [0:0]up_rack_s;
  output up_dac_pn_enb_reg;
  output up_dac_lb_enb_reg;
  output dac_enable_q0;
  output \up_dac_pat_data_1_reg[1] ;
  output \up_dac_pat_data_1_reg[0] ;
  output [25:0]D;
  output [5:0]\up_dac_pat_data_2_reg[3] ;
  output [31:0]\up_rdata_int_reg[31] ;
  output [11:0]\dac_data_int_reg[11]_0 ;
  input clk;
  input [11:0]\MULT_MACRO.dsp_v5_1.DSP48_V5_1 ;
  input [0:0]SR;
  input [0:0]E;
  input \up_dac_iq_mode_reg[1] ;
  input s_axi_aclk;
  input \up_xfer_count_reg[0] ;
  input \up_dac_iq_mode_reg[0] ;
  input dac_rst;
  input p_7_in_6;
  input up_rreq_s_7;
  input up_dac_pn_enb_reg_0;
  input up_dac_lb_enb_reg_0;
  input \up_rdata_int_reg[1] ;
  input \up_rdata_int_reg[1]_0 ;
  input [1:0]\up_rdata_int_reg[1]_1 ;
  input \up_rdata_int_reg[0] ;
  input [0:0]\up_dac_pat_data_2_reg[15] ;
  input [31:0]\up_dac_pat_data_2_reg[15]_0 ;
  input [0:0]\up_dac_data_sel_reg[3] ;
  input [31:0]\up_rdata_int_reg[31]_0 ;
  input [11:0]\dac_data_out_int_reg[11]_0 ;
  input [11:0]dac_data_q0;

  wire [25:0]D;
  wire [0:0]E;
  wire [11:0]\MULT_MACRO.dsp_v5_1.DSP48_V5_1 ;
  wire [11:0]Q;
  wire [0:0]SR;
  wire clk;
  wire [11:0]\dac_data_int_reg[11]_0 ;
  wire [11:0]dac_data_out_int;
  wire [11:0]\dac_data_out_int_reg[11]_0 ;
  wire [11:0]dac_data_q0;
  wire dac_enable_q0;
  wire [15:4]dac_pat_data;
  wire [11:0]dac_pn_data;
  wire \dac_pn_data[0]_i_1__0_n_0 ;
  wire \dac_pn_data[10]_i_1__0_n_0 ;
  wire \dac_pn_data[11]_i_1__0_n_0 ;
  wire \dac_pn_data[1]_i_1__0_n_0 ;
  wire \dac_pn_data[2]_i_1__0_n_0 ;
  wire \dac_pn_data[3]_i_1__0_n_0 ;
  wire \dac_pn_data[4]_i_1__0_n_0 ;
  wire \dac_pn_data[5]_i_1__0_n_0 ;
  wire \dac_pn_data[6]_i_1__0_n_0 ;
  wire \dac_pn_data[7]_i_1__0_n_0 ;
  wire \dac_pn_data[8]_i_1__0_n_0 ;
  wire \dac_pn_data[9]_i_1__0_n_0 ;
  wire dac_pn_seq;
  wire \dac_pn_seq_reg_n_0_[0] ;
  wire \dac_pn_seq_reg_n_0_[11] ;
  wire \dac_pn_seq_reg_n_0_[12] ;
  wire \dac_pn_seq_reg_n_0_[13] ;
  wire \dac_pn_seq_reg_n_0_[14] ;
  wire \dac_pn_seq_reg_n_0_[15] ;
  wire \dac_pn_seq_reg_n_0_[16] ;
  wire \dac_pn_seq_reg_n_0_[17] ;
  wire \dac_pn_seq_reg_n_0_[18] ;
  wire \dac_pn_seq_reg_n_0_[19] ;
  wire \dac_pn_seq_reg_n_0_[20] ;
  wire \dac_pn_seq_reg_n_0_[21] ;
  wire \dac_pn_seq_reg_n_0_[22] ;
  wire \dac_pn_seq_reg_n_0_[23] ;
  wire \dac_pn_seq_reg_n_0_[5] ;
  wire dac_rst;
  wire dac_valid_sel;
  wire dac_valid_sel_i_1__0_n_0;
  wire i_up_dac_channel_n_10;
  wire i_up_dac_channel_n_11;
  wire i_up_dac_channel_n_12;
  wire i_up_dac_channel_n_13;
  wire i_up_dac_channel_n_14;
  wire i_up_dac_channel_n_15;
  wire i_up_dac_channel_n_16;
  wire i_up_dac_channel_n_17;
  wire i_up_dac_channel_n_18;
  wire i_up_dac_channel_n_19;
  wire i_up_dac_channel_n_8;
  wire i_up_dac_channel_n_9;
  wire i_up_dac_channel_n_96;
  wire i_up_dac_channel_n_97;
  wire p_10_in;
  wire p_1_in;
  wire p_2_in;
  wire p_3_in;
  wire p_4_in;
  wire p_5_in;
  wire p_7_in;
  wire p_7_in_6;
  wire p_8_in;
  wire p_9_in;
  wire [21:0]pn1fn_return;
  wire pn1fn_return025_out;
  wire pn1fn_return026_out;
  wire s_axi_aclk;
  wire [0:0]\up_dac_data_sel_reg[3] ;
  wire [1:0]up_dac_iq_mode_0;
  wire \up_dac_iq_mode_reg[0] ;
  wire \up_dac_iq_mode_reg[1] ;
  wire up_dac_lb_enb_reg;
  wire up_dac_lb_enb_reg_0;
  wire \up_dac_pat_data_1_reg[0] ;
  wire \up_dac_pat_data_1_reg[1] ;
  wire [0:0]\up_dac_pat_data_2_reg[15] ;
  wire [31:0]\up_dac_pat_data_2_reg[15]_0 ;
  wire [5:0]\up_dac_pat_data_2_reg[3] ;
  wire up_dac_pn_enb_reg;
  wire up_dac_pn_enb_reg_0;
  wire [0:0]up_rack_s;
  wire \up_rdata_int_reg[0] ;
  wire \up_rdata_int_reg[1] ;
  wire \up_rdata_int_reg[1]_0 ;
  wire [1:0]\up_rdata_int_reg[1]_1 ;
  wire [31:0]\up_rdata_int_reg[31] ;
  wire [31:0]\up_rdata_int_reg[31]_0 ;
  wire up_rreq_s_7;
  wire [0:0]up_wack_s;
  wire \up_xfer_count_reg[0] ;

  FDRE #(
    .INIT(1'b0)) 
    \dac_data_int_reg[0] 
       (.C(clk),
        .CE(E),
        .D(Q[0]),
        .Q(\dac_data_int_reg[11]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_data_int_reg[10] 
       (.C(clk),
        .CE(E),
        .D(Q[10]),
        .Q(\dac_data_int_reg[11]_0 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_data_int_reg[11] 
       (.C(clk),
        .CE(E),
        .D(Q[11]),
        .Q(\dac_data_int_reg[11]_0 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_data_int_reg[1] 
       (.C(clk),
        .CE(E),
        .D(Q[1]),
        .Q(\dac_data_int_reg[11]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_data_int_reg[2] 
       (.C(clk),
        .CE(E),
        .D(Q[2]),
        .Q(\dac_data_int_reg[11]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_data_int_reg[3] 
       (.C(clk),
        .CE(E),
        .D(Q[3]),
        .Q(\dac_data_int_reg[11]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_data_int_reg[4] 
       (.C(clk),
        .CE(E),
        .D(Q[4]),
        .Q(\dac_data_int_reg[11]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_data_int_reg[5] 
       (.C(clk),
        .CE(E),
        .D(Q[5]),
        .Q(\dac_data_int_reg[11]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_data_int_reg[6] 
       (.C(clk),
        .CE(E),
        .D(Q[6]),
        .Q(\dac_data_int_reg[11]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_data_int_reg[7] 
       (.C(clk),
        .CE(E),
        .D(Q[7]),
        .Q(\dac_data_int_reg[11]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_data_int_reg[8] 
       (.C(clk),
        .CE(E),
        .D(Q[8]),
        .Q(\dac_data_int_reg[11]_0 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_data_int_reg[9] 
       (.C(clk),
        .CE(E),
        .D(Q[9]),
        .Q(\dac_data_int_reg[11]_0 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_data_out_int_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(dac_data_out_int[0]),
        .Q(Q[0]),
        .R(i_up_dac_channel_n_97));
  FDRE #(
    .INIT(1'b0)) 
    \dac_data_out_int_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(dac_data_out_int[10]),
        .Q(Q[10]),
        .R(i_up_dac_channel_n_97));
  FDRE #(
    .INIT(1'b0)) 
    \dac_data_out_int_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(dac_data_out_int[11]),
        .Q(Q[11]),
        .R(i_up_dac_channel_n_97));
  FDRE #(
    .INIT(1'b0)) 
    \dac_data_out_int_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(dac_data_out_int[1]),
        .Q(Q[1]),
        .R(i_up_dac_channel_n_97));
  FDRE #(
    .INIT(1'b0)) 
    \dac_data_out_int_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(dac_data_out_int[2]),
        .Q(Q[2]),
        .R(i_up_dac_channel_n_97));
  FDRE #(
    .INIT(1'b0)) 
    \dac_data_out_int_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(dac_data_out_int[3]),
        .Q(Q[3]),
        .R(i_up_dac_channel_n_97));
  FDRE #(
    .INIT(1'b0)) 
    \dac_data_out_int_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(dac_data_out_int[4]),
        .Q(Q[4]),
        .R(i_up_dac_channel_n_97));
  FDRE #(
    .INIT(1'b0)) 
    \dac_data_out_int_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(dac_data_out_int[5]),
        .Q(Q[5]),
        .R(i_up_dac_channel_n_97));
  FDRE #(
    .INIT(1'b0)) 
    \dac_data_out_int_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(dac_data_out_int[6]),
        .Q(Q[6]),
        .R(i_up_dac_channel_n_97));
  FDRE #(
    .INIT(1'b0)) 
    \dac_data_out_int_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(dac_data_out_int[7]),
        .Q(Q[7]),
        .R(i_up_dac_channel_n_97));
  FDRE #(
    .INIT(1'b0)) 
    \dac_data_out_int_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(dac_data_out_int[8]),
        .Q(Q[8]),
        .R(i_up_dac_channel_n_97));
  FDRE #(
    .INIT(1'b0)) 
    \dac_data_out_int_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(dac_data_out_int[9]),
        .Q(Q[9]),
        .R(i_up_dac_channel_n_97));
  FDRE #(
    .INIT(1'b0)) 
    dac_enable_int_reg
       (.C(clk),
        .CE(1'b1),
        .D(i_up_dac_channel_n_96),
        .Q(dac_enable_q0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_pat_data_reg[10] 
       (.C(clk),
        .CE(E),
        .D(i_up_dac_channel_n_13),
        .Q(dac_pat_data[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_pat_data_reg[11] 
       (.C(clk),
        .CE(E),
        .D(i_up_dac_channel_n_12),
        .Q(dac_pat_data[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_pat_data_reg[12] 
       (.C(clk),
        .CE(E),
        .D(i_up_dac_channel_n_11),
        .Q(dac_pat_data[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_pat_data_reg[13] 
       (.C(clk),
        .CE(E),
        .D(i_up_dac_channel_n_10),
        .Q(dac_pat_data[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_pat_data_reg[14] 
       (.C(clk),
        .CE(E),
        .D(i_up_dac_channel_n_9),
        .Q(dac_pat_data[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_pat_data_reg[15] 
       (.C(clk),
        .CE(E),
        .D(i_up_dac_channel_n_8),
        .Q(dac_pat_data[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_pat_data_reg[4] 
       (.C(clk),
        .CE(E),
        .D(i_up_dac_channel_n_19),
        .Q(dac_pat_data[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_pat_data_reg[5] 
       (.C(clk),
        .CE(E),
        .D(i_up_dac_channel_n_18),
        .Q(dac_pat_data[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_pat_data_reg[6] 
       (.C(clk),
        .CE(E),
        .D(i_up_dac_channel_n_17),
        .Q(dac_pat_data[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_pat_data_reg[7] 
       (.C(clk),
        .CE(E),
        .D(i_up_dac_channel_n_16),
        .Q(dac_pat_data[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_pat_data_reg[8] 
       (.C(clk),
        .CE(E),
        .D(i_up_dac_channel_n_15),
        .Q(dac_pat_data[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_pat_data_reg[9] 
       (.C(clk),
        .CE(E),
        .D(i_up_dac_channel_n_14),
        .Q(dac_pat_data[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    \dac_pn_data[0]_i_1__0 
       (.I0(\dac_pn_seq_reg_n_0_[0] ),
        .I1(dac_valid_sel),
        .I2(\dac_pn_seq_reg_n_0_[12] ),
        .O(\dac_pn_data[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dac_pn_data[10]_i_1__0 
       (.I0(p_3_in),
        .I1(dac_valid_sel),
        .I2(\dac_pn_seq_reg_n_0_[22] ),
        .O(\dac_pn_data[10]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dac_pn_data[11]_i_1__0 
       (.I0(\dac_pn_seq_reg_n_0_[11] ),
        .I1(dac_valid_sel),
        .I2(\dac_pn_seq_reg_n_0_[23] ),
        .O(\dac_pn_data[11]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dac_pn_data[1]_i_1__0 
       (.I0(p_7_in),
        .I1(dac_valid_sel),
        .I2(\dac_pn_seq_reg_n_0_[13] ),
        .O(\dac_pn_data[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dac_pn_data[2]_i_1__0 
       (.I0(p_8_in),
        .I1(dac_valid_sel),
        .I2(\dac_pn_seq_reg_n_0_[14] ),
        .O(\dac_pn_data[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dac_pn_data[3]_i_1__0 
       (.I0(p_9_in),
        .I1(dac_valid_sel),
        .I2(\dac_pn_seq_reg_n_0_[15] ),
        .O(\dac_pn_data[3]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dac_pn_data[4]_i_1__0 
       (.I0(p_10_in),
        .I1(dac_valid_sel),
        .I2(\dac_pn_seq_reg_n_0_[16] ),
        .O(\dac_pn_data[4]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dac_pn_data[5]_i_1__0 
       (.I0(\dac_pn_seq_reg_n_0_[5] ),
        .I1(dac_valid_sel),
        .I2(\dac_pn_seq_reg_n_0_[17] ),
        .O(\dac_pn_data[5]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dac_pn_data[6]_i_1__0 
       (.I0(p_2_in),
        .I1(dac_valid_sel),
        .I2(\dac_pn_seq_reg_n_0_[18] ),
        .O(\dac_pn_data[6]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dac_pn_data[7]_i_1__0 
       (.I0(p_4_in),
        .I1(dac_valid_sel),
        .I2(\dac_pn_seq_reg_n_0_[19] ),
        .O(\dac_pn_data[7]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dac_pn_data[8]_i_1__0 
       (.I0(p_5_in),
        .I1(dac_valid_sel),
        .I2(\dac_pn_seq_reg_n_0_[20] ),
        .O(\dac_pn_data[8]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dac_pn_data[9]_i_1__0 
       (.I0(p_1_in),
        .I1(dac_valid_sel),
        .I2(\dac_pn_seq_reg_n_0_[21] ),
        .O(\dac_pn_data[9]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dac_pn_data_reg[0] 
       (.C(clk),
        .CE(E),
        .D(\dac_pn_data[0]_i_1__0_n_0 ),
        .Q(dac_pn_data[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dac_pn_data_reg[10] 
       (.C(clk),
        .CE(E),
        .D(\dac_pn_data[10]_i_1__0_n_0 ),
        .Q(dac_pn_data[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dac_pn_data_reg[11] 
       (.C(clk),
        .CE(E),
        .D(\dac_pn_data[11]_i_1__0_n_0 ),
        .Q(dac_pn_data[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dac_pn_data_reg[1] 
       (.C(clk),
        .CE(E),
        .D(\dac_pn_data[1]_i_1__0_n_0 ),
        .Q(dac_pn_data[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dac_pn_data_reg[2] 
       (.C(clk),
        .CE(E),
        .D(\dac_pn_data[2]_i_1__0_n_0 ),
        .Q(dac_pn_data[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dac_pn_data_reg[3] 
       (.C(clk),
        .CE(E),
        .D(\dac_pn_data[3]_i_1__0_n_0 ),
        .Q(dac_pn_data[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dac_pn_data_reg[4] 
       (.C(clk),
        .CE(E),
        .D(\dac_pn_data[4]_i_1__0_n_0 ),
        .Q(dac_pn_data[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dac_pn_data_reg[5] 
       (.C(clk),
        .CE(E),
        .D(\dac_pn_data[5]_i_1__0_n_0 ),
        .Q(dac_pn_data[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dac_pn_data_reg[6] 
       (.C(clk),
        .CE(E),
        .D(\dac_pn_data[6]_i_1__0_n_0 ),
        .Q(dac_pn_data[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dac_pn_data_reg[7] 
       (.C(clk),
        .CE(E),
        .D(\dac_pn_data[7]_i_1__0_n_0 ),
        .Q(dac_pn_data[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dac_pn_data_reg[8] 
       (.C(clk),
        .CE(E),
        .D(\dac_pn_data[8]_i_1__0_n_0 ),
        .Q(dac_pn_data[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dac_pn_data_reg[9] 
       (.C(clk),
        .CE(E),
        .D(\dac_pn_data[9]_i_1__0_n_0 ),
        .Q(dac_pn_data[9]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \dac_pn_seq[0]_i_1__0 
       (.I0(\dac_pn_seq_reg_n_0_[5] ),
        .I1(p_1_in),
        .I2(p_9_in),
        .I3(p_4_in),
        .O(pn1fn_return[0]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \dac_pn_seq[10]_i_1__0 
       (.I0(p_10_in),
        .I1(p_5_in),
        .O(pn1fn_return[10]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \dac_pn_seq[11]_i_1__0 
       (.I0(p_1_in),
        .I1(\dac_pn_seq_reg_n_0_[5] ),
        .O(pn1fn_return[11]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \dac_pn_seq[12]_i_1__0 
       (.I0(p_3_in),
        .I1(p_2_in),
        .O(pn1fn_return[12]));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \dac_pn_seq[13]_i_1__0 
       (.I0(\dac_pn_seq_reg_n_0_[0] ),
        .I1(p_1_in),
        .I2(p_4_in),
        .O(pn1fn_return[13]));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \dac_pn_seq[14]_i_1__0 
       (.I0(p_7_in),
        .I1(p_3_in),
        .I2(p_5_in),
        .O(pn1fn_return[14]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \dac_pn_seq[15]_i_1__0 
       (.I0(p_8_in),
        .I1(\dac_pn_seq_reg_n_0_[0] ),
        .O(pn1fn_return[15]));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \dac_pn_seq[16]_i_1__0 
       (.I0(p_9_in),
        .I1(p_7_in),
        .O(pn1fn_return[16]));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \dac_pn_seq[17]_i_1__0 
       (.I0(p_8_in),
        .I1(p_10_in),
        .O(pn1fn_return[17]));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \dac_pn_seq[18]_i_1__0 
       (.I0(\dac_pn_seq_reg_n_0_[5] ),
        .I1(p_9_in),
        .O(pn1fn_return[18]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \dac_pn_seq[19]_i_1__0 
       (.I0(p_10_in),
        .I1(p_2_in),
        .O(pn1fn_return[19]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \dac_pn_seq[1]_i_1__0 
       (.I0(p_2_in),
        .I1(p_3_in),
        .I2(p_5_in),
        .I3(p_10_in),
        .O(pn1fn_return[1]));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \dac_pn_seq[20]_i_1__0 
       (.I0(p_4_in),
        .I1(\dac_pn_seq_reg_n_0_[5] ),
        .O(pn1fn_return[20]));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \dac_pn_seq[21]_i_1__0 
       (.I0(p_5_in),
        .I1(p_2_in),
        .O(pn1fn_return[21]));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \dac_pn_seq[22]_i_1__0 
       (.I0(p_4_in),
        .I1(p_1_in),
        .O(pn1fn_return025_out));
  LUT2 #(
    .INIT(4'h8)) 
    \dac_pn_seq[23]_i_1__0 
       (.I0(E),
        .I1(dac_valid_sel),
        .O(dac_pn_seq));
  LUT2 #(
    .INIT(4'h6)) 
    \dac_pn_seq[23]_i_2__0 
       (.I0(p_5_in),
        .I1(p_3_in),
        .O(pn1fn_return026_out));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \dac_pn_seq[2]_i_1__0 
       (.I0(\dac_pn_seq_reg_n_0_[0] ),
        .I1(\dac_pn_seq_reg_n_0_[5] ),
        .I2(p_4_in),
        .O(pn1fn_return[2]));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \dac_pn_seq[3]_i_1__0 
       (.I0(p_7_in),
        .I1(p_2_in),
        .I2(p_5_in),
        .O(pn1fn_return[3]));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \dac_pn_seq[4]_i_1__0 
       (.I0(p_8_in),
        .I1(p_1_in),
        .I2(p_4_in),
        .O(pn1fn_return[4]));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \dac_pn_seq[5]_i_1__0 
       (.I0(p_9_in),
        .I1(p_3_in),
        .I2(p_5_in),
        .O(pn1fn_return[5]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \dac_pn_seq[6]_i_1__0 
       (.I0(\dac_pn_seq_reg_n_0_[0] ),
        .I1(p_10_in),
        .O(pn1fn_return[6]));
  LUT2 #(
    .INIT(4'h6)) 
    \dac_pn_seq[7]_i_1__0 
       (.I0(\dac_pn_seq_reg_n_0_[5] ),
        .I1(p_7_in),
        .O(pn1fn_return[7]));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \dac_pn_seq[8]_i_1__0 
       (.I0(p_8_in),
        .I1(p_2_in),
        .O(pn1fn_return[8]));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \dac_pn_seq[9]_i_1__0 
       (.I0(p_4_in),
        .I1(p_9_in),
        .O(pn1fn_return[9]));
  FDSE #(
    .INIT(1'b0)) 
    \dac_pn_seq_reg[0] 
       (.C(clk),
        .CE(dac_pn_seq),
        .D(pn1fn_return[0]),
        .Q(\dac_pn_seq_reg_n_0_[0] ),
        .S(SR));
  FDSE #(
    .INIT(1'b0)) 
    \dac_pn_seq_reg[10] 
       (.C(clk),
        .CE(dac_pn_seq),
        .D(pn1fn_return[10]),
        .Q(p_3_in),
        .S(SR));
  FDSE #(
    .INIT(1'b0)) 
    \dac_pn_seq_reg[11] 
       (.C(clk),
        .CE(dac_pn_seq),
        .D(pn1fn_return[11]),
        .Q(\dac_pn_seq_reg_n_0_[11] ),
        .S(SR));
  FDSE #(
    .INIT(1'b0)) 
    \dac_pn_seq_reg[12] 
       (.C(clk),
        .CE(dac_pn_seq),
        .D(pn1fn_return[12]),
        .Q(\dac_pn_seq_reg_n_0_[12] ),
        .S(SR));
  FDSE #(
    .INIT(1'b0)) 
    \dac_pn_seq_reg[13] 
       (.C(clk),
        .CE(dac_pn_seq),
        .D(pn1fn_return[13]),
        .Q(\dac_pn_seq_reg_n_0_[13] ),
        .S(SR));
  FDSE #(
    .INIT(1'b0)) 
    \dac_pn_seq_reg[14] 
       (.C(clk),
        .CE(dac_pn_seq),
        .D(pn1fn_return[14]),
        .Q(\dac_pn_seq_reg_n_0_[14] ),
        .S(SR));
  FDSE #(
    .INIT(1'b0)) 
    \dac_pn_seq_reg[15] 
       (.C(clk),
        .CE(dac_pn_seq),
        .D(pn1fn_return[15]),
        .Q(\dac_pn_seq_reg_n_0_[15] ),
        .S(SR));
  FDSE #(
    .INIT(1'b0)) 
    \dac_pn_seq_reg[16] 
       (.C(clk),
        .CE(dac_pn_seq),
        .D(pn1fn_return[16]),
        .Q(\dac_pn_seq_reg_n_0_[16] ),
        .S(SR));
  FDSE #(
    .INIT(1'b0)) 
    \dac_pn_seq_reg[17] 
       (.C(clk),
        .CE(dac_pn_seq),
        .D(pn1fn_return[17]),
        .Q(\dac_pn_seq_reg_n_0_[17] ),
        .S(SR));
  FDSE #(
    .INIT(1'b0)) 
    \dac_pn_seq_reg[18] 
       (.C(clk),
        .CE(dac_pn_seq),
        .D(pn1fn_return[18]),
        .Q(\dac_pn_seq_reg_n_0_[18] ),
        .S(SR));
  FDSE #(
    .INIT(1'b0)) 
    \dac_pn_seq_reg[19] 
       (.C(clk),
        .CE(dac_pn_seq),
        .D(pn1fn_return[19]),
        .Q(\dac_pn_seq_reg_n_0_[19] ),
        .S(SR));
  FDSE #(
    .INIT(1'b0)) 
    \dac_pn_seq_reg[1] 
       (.C(clk),
        .CE(dac_pn_seq),
        .D(pn1fn_return[1]),
        .Q(p_7_in),
        .S(SR));
  FDSE #(
    .INIT(1'b0)) 
    \dac_pn_seq_reg[20] 
       (.C(clk),
        .CE(dac_pn_seq),
        .D(pn1fn_return[20]),
        .Q(\dac_pn_seq_reg_n_0_[20] ),
        .S(SR));
  FDSE #(
    .INIT(1'b0)) 
    \dac_pn_seq_reg[21] 
       (.C(clk),
        .CE(dac_pn_seq),
        .D(pn1fn_return[21]),
        .Q(\dac_pn_seq_reg_n_0_[21] ),
        .S(SR));
  FDSE #(
    .INIT(1'b0)) 
    \dac_pn_seq_reg[22] 
       (.C(clk),
        .CE(dac_pn_seq),
        .D(pn1fn_return025_out),
        .Q(\dac_pn_seq_reg_n_0_[22] ),
        .S(SR));
  FDSE #(
    .INIT(1'b0)) 
    \dac_pn_seq_reg[23] 
       (.C(clk),
        .CE(dac_pn_seq),
        .D(pn1fn_return026_out),
        .Q(\dac_pn_seq_reg_n_0_[23] ),
        .S(SR));
  FDSE #(
    .INIT(1'b0)) 
    \dac_pn_seq_reg[2] 
       (.C(clk),
        .CE(dac_pn_seq),
        .D(pn1fn_return[2]),
        .Q(p_8_in),
        .S(SR));
  FDSE #(
    .INIT(1'b0)) 
    \dac_pn_seq_reg[3] 
       (.C(clk),
        .CE(dac_pn_seq),
        .D(pn1fn_return[3]),
        .Q(p_9_in),
        .S(SR));
  FDSE #(
    .INIT(1'b0)) 
    \dac_pn_seq_reg[4] 
       (.C(clk),
        .CE(dac_pn_seq),
        .D(pn1fn_return[4]),
        .Q(p_10_in),
        .S(SR));
  FDSE #(
    .INIT(1'b0)) 
    \dac_pn_seq_reg[5] 
       (.C(clk),
        .CE(dac_pn_seq),
        .D(pn1fn_return[5]),
        .Q(\dac_pn_seq_reg_n_0_[5] ),
        .S(SR));
  FDSE #(
    .INIT(1'b0)) 
    \dac_pn_seq_reg[6] 
       (.C(clk),
        .CE(dac_pn_seq),
        .D(pn1fn_return[6]),
        .Q(p_2_in),
        .S(SR));
  FDSE #(
    .INIT(1'b0)) 
    \dac_pn_seq_reg[7] 
       (.C(clk),
        .CE(dac_pn_seq),
        .D(pn1fn_return[7]),
        .Q(p_4_in),
        .S(SR));
  FDSE #(
    .INIT(1'b0)) 
    \dac_pn_seq_reg[8] 
       (.C(clk),
        .CE(dac_pn_seq),
        .D(pn1fn_return[8]),
        .Q(p_5_in),
        .S(SR));
  FDSE #(
    .INIT(1'b0)) 
    \dac_pn_seq_reg[9] 
       (.C(clk),
        .CE(dac_pn_seq),
        .D(pn1fn_return[9]),
        .Q(p_1_in),
        .S(SR));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT1 #(
    .INIT(2'h1)) 
    dac_valid_sel_i_1__0
       (.I0(dac_valid_sel),
        .O(dac_valid_sel_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    dac_valid_sel_reg
       (.C(clk),
        .CE(E),
        .D(dac_valid_sel_i_1__0_n_0),
        .Q(dac_valid_sel),
        .R(SR));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_iqcor__parameterized0_5 i_ad_iqcor
       (.\MULT_MACRO.dsp_v5_1.DSP48_V5_1 (\MULT_MACRO.dsp_v5_1.DSP48_V5_1 ),
        .Q(Q),
        .clk(clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_dac_channel__parameterized0 i_up_dac_channel
       (.D({i_up_dac_channel_n_8,i_up_dac_channel_n_9,i_up_dac_channel_n_10,i_up_dac_channel_n_11,i_up_dac_channel_n_12,i_up_dac_channel_n_13,i_up_dac_channel_n_14,i_up_dac_channel_n_15,i_up_dac_channel_n_16,i_up_dac_channel_n_17,i_up_dac_channel_n_18,i_up_dac_channel_n_19}),
        .Q(dac_pn_data),
        .SR(i_up_dac_channel_n_97),
        .clk(clk),
        .\d_data_cntrl_int_reg[3] (i_up_dac_channel_n_96),
        .\dac_data_out_int_reg[11] (\dac_data_out_int_reg[11]_0 ),
        .\dac_data_out_int_reg[11]_0 (dac_pat_data),
        .dac_data_q0(dac_data_q0),
        .\dac_pn_data_reg[11] (dac_data_out_int),
        .dac_rst(dac_rst),
        .dac_valid_sel(dac_valid_sel),
        .p_7_in_6(p_7_in_6),
        .s_axi_aclk(s_axi_aclk),
        .\up_dac_data_sel_reg[3]_0 (\up_dac_data_sel_reg[3] ),
        .up_dac_iq_mode_0(up_dac_iq_mode_0),
        .\up_dac_iq_mode_reg[0]_0 (\up_dac_iq_mode_reg[0] ),
        .\up_dac_iq_mode_reg[1]_0 (\up_dac_iq_mode_reg[1] ),
        .up_dac_lb_enb_reg_0(up_dac_lb_enb_reg),
        .up_dac_lb_enb_reg_1(up_dac_lb_enb_reg_0),
        .\up_dac_pat_data_1_reg[0]_0 (\up_dac_pat_data_1_reg[0] ),
        .\up_dac_pat_data_1_reg[15]_0 (D),
        .\up_dac_pat_data_1_reg[1]_0 (\up_dac_pat_data_1_reg[1] ),
        .\up_dac_pat_data_2_reg[15]_0 (\up_dac_pat_data_2_reg[15] ),
        .\up_dac_pat_data_2_reg[15]_1 (\up_dac_pat_data_2_reg[15]_0 ),
        .\up_dac_pat_data_2_reg[3]_0 (\up_dac_pat_data_2_reg[3] ),
        .up_dac_pn_enb_reg_0(up_dac_pn_enb_reg),
        .up_dac_pn_enb_reg_1(up_dac_pn_enb_reg_0),
        .up_rack_s(up_rack_s),
        .\up_rdata_int_reg[0]_0 (\up_rdata_int_reg[0] ),
        .\up_rdata_int_reg[1]_0 (\up_rdata_int_reg[1] ),
        .\up_rdata_int_reg[1]_1 (\up_rdata_int_reg[1]_0 ),
        .\up_rdata_int_reg[1]_2 (\up_rdata_int_reg[1]_1 ),
        .\up_rdata_int_reg[31]_0 (\up_rdata_int_reg[31] ),
        .\up_rdata_int_reg[31]_1 (\up_rdata_int_reg[31]_0 ),
        .up_rreq_s_7(up_rreq_s_7),
        .up_wack_s(up_wack_s),
        .\up_xfer_count_reg[0] (\up_xfer_count_reg[0] ));
endmodule

(* ORIG_REF_NAME = "axi_ad9361_tx_channel" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_ad9361_tx_channel__parameterized1
   (\dac_data_out_int_reg[11]_0 ,
    up_dac_iq_mode_1,
    up_wack_s,
    up_rack_s,
    up_dac_pn_enb_reg,
    up_dac_lb_enb_reg,
    dac_enable_i1,
    \up_dac_pat_data_1_reg[1] ,
    \up_dac_pat_data_1_reg[0] ,
    D,
    \up_dac_pat_data_2_reg[3] ,
    \up_rdata_int_reg[31] ,
    \dac_data_int_reg[11]_0 ,
    Q,
    clk,
    SR,
    E,
    \up_dac_iq_mode_reg[1] ,
    s_axi_aclk,
    \up_xfer_count_reg[5] ,
    \up_dac_iq_mode_reg[0] ,
    dac_rst,
    p_7_in_8,
    up_rreq_s_9,
    up_dac_pn_enb_reg_0,
    up_dac_lb_enb_reg_0,
    \up_rdata_int_reg[1] ,
    \up_rdata_int_reg[1]_0 ,
    \up_rdata_int_reg[1]_1 ,
    \up_rdata_int_reg[0] ,
    \up_dac_pat_data_2_reg[15] ,
    \up_dac_pat_data_2_reg[15]_0 ,
    \up_dac_data_sel_reg[3] ,
    \up_rdata_int_reg[31]_0 ,
    \dac_data_out_int_reg[11]_1 ,
    dac_data_i1);
  output [11:0]\dac_data_out_int_reg[11]_0 ;
  output [1:0]up_dac_iq_mode_1;
  output [0:0]up_wack_s;
  output [0:0]up_rack_s;
  output up_dac_pn_enb_reg;
  output up_dac_lb_enb_reg;
  output dac_enable_i1;
  output \up_dac_pat_data_1_reg[1] ;
  output \up_dac_pat_data_1_reg[0] ;
  output [25:0]D;
  output [5:0]\up_dac_pat_data_2_reg[3] ;
  output [31:0]\up_rdata_int_reg[31] ;
  output [11:0]\dac_data_int_reg[11]_0 ;
  input [11:0]Q;
  input clk;
  input [0:0]SR;
  input [0:0]E;
  input \up_dac_iq_mode_reg[1] ;
  input s_axi_aclk;
  input \up_xfer_count_reg[5] ;
  input \up_dac_iq_mode_reg[0] ;
  input dac_rst;
  input p_7_in_8;
  input up_rreq_s_9;
  input up_dac_pn_enb_reg_0;
  input up_dac_lb_enb_reg_0;
  input \up_rdata_int_reg[1] ;
  input \up_rdata_int_reg[1]_0 ;
  input [1:0]\up_rdata_int_reg[1]_1 ;
  input \up_rdata_int_reg[0] ;
  input [0:0]\up_dac_pat_data_2_reg[15] ;
  input [31:0]\up_dac_pat_data_2_reg[15]_0 ;
  input [0:0]\up_dac_data_sel_reg[3] ;
  input [31:0]\up_rdata_int_reg[31]_0 ;
  input [11:0]\dac_data_out_int_reg[11]_1 ;
  input [11:0]dac_data_i1;

  wire [25:0]D;
  wire [0:0]E;
  wire [11:0]Q;
  wire [0:0]SR;
  wire clk;
  wire [11:0]dac_data_i1;
  wire [11:0]\dac_data_int_reg[11]_0 ;
  wire [11:0]dac_data_out_int;
  wire [11:0]\dac_data_out_int_reg[11]_0 ;
  wire [11:0]\dac_data_out_int_reg[11]_1 ;
  wire dac_enable_i1;
  wire [15:4]dac_pat_data;
  wire [11:0]dac_pn_data;
  wire \dac_pn_data[0]_i_1__1_n_0 ;
  wire \dac_pn_data[10]_i_1__1_n_0 ;
  wire \dac_pn_data[11]_i_1__1_n_0 ;
  wire \dac_pn_data[1]_i_1__1_n_0 ;
  wire \dac_pn_data[2]_i_1__1_n_0 ;
  wire \dac_pn_data[3]_i_1__1_n_0 ;
  wire \dac_pn_data[4]_i_1__1_n_0 ;
  wire \dac_pn_data[5]_i_1__1_n_0 ;
  wire \dac_pn_data[6]_i_1__1_n_0 ;
  wire \dac_pn_data[7]_i_1__1_n_0 ;
  wire \dac_pn_data[8]_i_1__1_n_0 ;
  wire \dac_pn_data[9]_i_1__1_n_0 ;
  wire dac_pn_seq;
  wire \dac_pn_seq_reg_n_0_[0] ;
  wire \dac_pn_seq_reg_n_0_[14] ;
  wire \dac_pn_seq_reg_n_0_[15] ;
  wire \dac_pn_seq_reg_n_0_[16] ;
  wire \dac_pn_seq_reg_n_0_[17] ;
  wire \dac_pn_seq_reg_n_0_[18] ;
  wire \dac_pn_seq_reg_n_0_[19] ;
  wire \dac_pn_seq_reg_n_0_[20] ;
  wire \dac_pn_seq_reg_n_0_[21] ;
  wire \dac_pn_seq_reg_n_0_[22] ;
  wire \dac_pn_seq_reg_n_0_[23] ;
  wire dac_rst;
  wire dac_valid_sel;
  wire dac_valid_sel_i_1__1_n_0;
  wire i_up_dac_channel_n_10;
  wire i_up_dac_channel_n_11;
  wire i_up_dac_channel_n_12;
  wire i_up_dac_channel_n_13;
  wire i_up_dac_channel_n_14;
  wire i_up_dac_channel_n_15;
  wire i_up_dac_channel_n_16;
  wire i_up_dac_channel_n_17;
  wire i_up_dac_channel_n_18;
  wire i_up_dac_channel_n_19;
  wire i_up_dac_channel_n_8;
  wire i_up_dac_channel_n_9;
  wire i_up_dac_channel_n_96;
  wire i_up_dac_channel_n_97;
  wire p_10_in;
  wire p_11_in;
  wire p_12_in;
  wire p_13_in;
  wire p_14_in;
  wire p_2_in;
  wire p_3_in;
  wire p_4_in;
  wire p_5_in;
  wire p_6_in;
  wire p_7_in;
  wire p_7_in_8;
  wire p_8_in;
  wire p_9_in;
  wire [23:0]pn1fn_return;
  wire s_axi_aclk;
  wire [0:0]\up_dac_data_sel_reg[3] ;
  wire [1:0]up_dac_iq_mode_1;
  wire \up_dac_iq_mode_reg[0] ;
  wire \up_dac_iq_mode_reg[1] ;
  wire up_dac_lb_enb_reg;
  wire up_dac_lb_enb_reg_0;
  wire \up_dac_pat_data_1_reg[0] ;
  wire \up_dac_pat_data_1_reg[1] ;
  wire [0:0]\up_dac_pat_data_2_reg[15] ;
  wire [31:0]\up_dac_pat_data_2_reg[15]_0 ;
  wire [5:0]\up_dac_pat_data_2_reg[3] ;
  wire up_dac_pn_enb_reg;
  wire up_dac_pn_enb_reg_0;
  wire [0:0]up_rack_s;
  wire \up_rdata_int_reg[0] ;
  wire \up_rdata_int_reg[1] ;
  wire \up_rdata_int_reg[1]_0 ;
  wire [1:0]\up_rdata_int_reg[1]_1 ;
  wire [31:0]\up_rdata_int_reg[31] ;
  wire [31:0]\up_rdata_int_reg[31]_0 ;
  wire up_rreq_s_9;
  wire [0:0]up_wack_s;
  wire \up_xfer_count_reg[5] ;

  FDRE #(
    .INIT(1'b0)) 
    \dac_data_int_reg[0] 
       (.C(clk),
        .CE(E),
        .D(\dac_data_out_int_reg[11]_0 [0]),
        .Q(\dac_data_int_reg[11]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_data_int_reg[10] 
       (.C(clk),
        .CE(E),
        .D(\dac_data_out_int_reg[11]_0 [10]),
        .Q(\dac_data_int_reg[11]_0 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_data_int_reg[11] 
       (.C(clk),
        .CE(E),
        .D(\dac_data_out_int_reg[11]_0 [11]),
        .Q(\dac_data_int_reg[11]_0 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_data_int_reg[1] 
       (.C(clk),
        .CE(E),
        .D(\dac_data_out_int_reg[11]_0 [1]),
        .Q(\dac_data_int_reg[11]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_data_int_reg[2] 
       (.C(clk),
        .CE(E),
        .D(\dac_data_out_int_reg[11]_0 [2]),
        .Q(\dac_data_int_reg[11]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_data_int_reg[3] 
       (.C(clk),
        .CE(E),
        .D(\dac_data_out_int_reg[11]_0 [3]),
        .Q(\dac_data_int_reg[11]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_data_int_reg[4] 
       (.C(clk),
        .CE(E),
        .D(\dac_data_out_int_reg[11]_0 [4]),
        .Q(\dac_data_int_reg[11]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_data_int_reg[5] 
       (.C(clk),
        .CE(E),
        .D(\dac_data_out_int_reg[11]_0 [5]),
        .Q(\dac_data_int_reg[11]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_data_int_reg[6] 
       (.C(clk),
        .CE(E),
        .D(\dac_data_out_int_reg[11]_0 [6]),
        .Q(\dac_data_int_reg[11]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_data_int_reg[7] 
       (.C(clk),
        .CE(E),
        .D(\dac_data_out_int_reg[11]_0 [7]),
        .Q(\dac_data_int_reg[11]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_data_int_reg[8] 
       (.C(clk),
        .CE(E),
        .D(\dac_data_out_int_reg[11]_0 [8]),
        .Q(\dac_data_int_reg[11]_0 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_data_int_reg[9] 
       (.C(clk),
        .CE(E),
        .D(\dac_data_out_int_reg[11]_0 [9]),
        .Q(\dac_data_int_reg[11]_0 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_data_out_int_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(dac_data_out_int[0]),
        .Q(\dac_data_out_int_reg[11]_0 [0]),
        .R(i_up_dac_channel_n_97));
  FDRE #(
    .INIT(1'b0)) 
    \dac_data_out_int_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(dac_data_out_int[10]),
        .Q(\dac_data_out_int_reg[11]_0 [10]),
        .R(i_up_dac_channel_n_97));
  FDRE #(
    .INIT(1'b0)) 
    \dac_data_out_int_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(dac_data_out_int[11]),
        .Q(\dac_data_out_int_reg[11]_0 [11]),
        .R(i_up_dac_channel_n_97));
  FDRE #(
    .INIT(1'b0)) 
    \dac_data_out_int_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(dac_data_out_int[1]),
        .Q(\dac_data_out_int_reg[11]_0 [1]),
        .R(i_up_dac_channel_n_97));
  FDRE #(
    .INIT(1'b0)) 
    \dac_data_out_int_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(dac_data_out_int[2]),
        .Q(\dac_data_out_int_reg[11]_0 [2]),
        .R(i_up_dac_channel_n_97));
  FDRE #(
    .INIT(1'b0)) 
    \dac_data_out_int_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(dac_data_out_int[3]),
        .Q(\dac_data_out_int_reg[11]_0 [3]),
        .R(i_up_dac_channel_n_97));
  FDRE #(
    .INIT(1'b0)) 
    \dac_data_out_int_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(dac_data_out_int[4]),
        .Q(\dac_data_out_int_reg[11]_0 [4]),
        .R(i_up_dac_channel_n_97));
  FDRE #(
    .INIT(1'b0)) 
    \dac_data_out_int_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(dac_data_out_int[5]),
        .Q(\dac_data_out_int_reg[11]_0 [5]),
        .R(i_up_dac_channel_n_97));
  FDRE #(
    .INIT(1'b0)) 
    \dac_data_out_int_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(dac_data_out_int[6]),
        .Q(\dac_data_out_int_reg[11]_0 [6]),
        .R(i_up_dac_channel_n_97));
  FDRE #(
    .INIT(1'b0)) 
    \dac_data_out_int_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(dac_data_out_int[7]),
        .Q(\dac_data_out_int_reg[11]_0 [7]),
        .R(i_up_dac_channel_n_97));
  FDRE #(
    .INIT(1'b0)) 
    \dac_data_out_int_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(dac_data_out_int[8]),
        .Q(\dac_data_out_int_reg[11]_0 [8]),
        .R(i_up_dac_channel_n_97));
  FDRE #(
    .INIT(1'b0)) 
    \dac_data_out_int_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(dac_data_out_int[9]),
        .Q(\dac_data_out_int_reg[11]_0 [9]),
        .R(i_up_dac_channel_n_97));
  FDRE #(
    .INIT(1'b0)) 
    dac_enable_int_reg
       (.C(clk),
        .CE(1'b1),
        .D(i_up_dac_channel_n_96),
        .Q(dac_enable_i1),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_pat_data_reg[10] 
       (.C(clk),
        .CE(E),
        .D(i_up_dac_channel_n_13),
        .Q(dac_pat_data[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_pat_data_reg[11] 
       (.C(clk),
        .CE(E),
        .D(i_up_dac_channel_n_12),
        .Q(dac_pat_data[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_pat_data_reg[12] 
       (.C(clk),
        .CE(E),
        .D(i_up_dac_channel_n_11),
        .Q(dac_pat_data[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_pat_data_reg[13] 
       (.C(clk),
        .CE(E),
        .D(i_up_dac_channel_n_10),
        .Q(dac_pat_data[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_pat_data_reg[14] 
       (.C(clk),
        .CE(E),
        .D(i_up_dac_channel_n_9),
        .Q(dac_pat_data[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_pat_data_reg[15] 
       (.C(clk),
        .CE(E),
        .D(i_up_dac_channel_n_8),
        .Q(dac_pat_data[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_pat_data_reg[4] 
       (.C(clk),
        .CE(E),
        .D(i_up_dac_channel_n_19),
        .Q(dac_pat_data[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_pat_data_reg[5] 
       (.C(clk),
        .CE(E),
        .D(i_up_dac_channel_n_18),
        .Q(dac_pat_data[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_pat_data_reg[6] 
       (.C(clk),
        .CE(E),
        .D(i_up_dac_channel_n_17),
        .Q(dac_pat_data[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_pat_data_reg[7] 
       (.C(clk),
        .CE(E),
        .D(i_up_dac_channel_n_16),
        .Q(dac_pat_data[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_pat_data_reg[8] 
       (.C(clk),
        .CE(E),
        .D(i_up_dac_channel_n_15),
        .Q(dac_pat_data[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_pat_data_reg[9] 
       (.C(clk),
        .CE(E),
        .D(i_up_dac_channel_n_14),
        .Q(dac_pat_data[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dac_pn_data[0]_i_1__1 
       (.I0(\dac_pn_seq_reg_n_0_[0] ),
        .I1(dac_valid_sel),
        .I2(p_10_in),
        .O(\dac_pn_data[0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dac_pn_data[10]_i_1__1 
       (.I0(p_8_in),
        .I1(dac_valid_sel),
        .I2(\dac_pn_seq_reg_n_0_[22] ),
        .O(\dac_pn_data[10]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dac_pn_data[11]_i_1__1 
       (.I0(p_9_in),
        .I1(dac_valid_sel),
        .I2(\dac_pn_seq_reg_n_0_[23] ),
        .O(\dac_pn_data[11]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dac_pn_data[1]_i_1__1 
       (.I0(p_12_in),
        .I1(dac_valid_sel),
        .I2(p_11_in),
        .O(\dac_pn_data[1]_i_1__1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \dac_pn_data[2]_i_1__1 
       (.I0(p_13_in),
        .I1(dac_valid_sel),
        .I2(\dac_pn_seq_reg_n_0_[14] ),
        .O(\dac_pn_data[2]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dac_pn_data[3]_i_1__1 
       (.I0(p_14_in),
        .I1(dac_valid_sel),
        .I2(\dac_pn_seq_reg_n_0_[15] ),
        .O(\dac_pn_data[3]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dac_pn_data[4]_i_1__1 
       (.I0(p_2_in),
        .I1(dac_valid_sel),
        .I2(\dac_pn_seq_reg_n_0_[16] ),
        .O(\dac_pn_data[4]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dac_pn_data[5]_i_1__1 
       (.I0(p_4_in),
        .I1(dac_valid_sel),
        .I2(\dac_pn_seq_reg_n_0_[17] ),
        .O(\dac_pn_data[5]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dac_pn_data[6]_i_1__1 
       (.I0(p_3_in),
        .I1(dac_valid_sel),
        .I2(\dac_pn_seq_reg_n_0_[18] ),
        .O(\dac_pn_data[6]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dac_pn_data[7]_i_1__1 
       (.I0(p_5_in),
        .I1(dac_valid_sel),
        .I2(\dac_pn_seq_reg_n_0_[19] ),
        .O(\dac_pn_data[7]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dac_pn_data[8]_i_1__1 
       (.I0(p_6_in),
        .I1(dac_valid_sel),
        .I2(\dac_pn_seq_reg_n_0_[20] ),
        .O(\dac_pn_data[8]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dac_pn_data[9]_i_1__1 
       (.I0(p_7_in),
        .I1(dac_valid_sel),
        .I2(\dac_pn_seq_reg_n_0_[21] ),
        .O(\dac_pn_data[9]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dac_pn_data_reg[0] 
       (.C(clk),
        .CE(E),
        .D(\dac_pn_data[0]_i_1__1_n_0 ),
        .Q(dac_pn_data[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dac_pn_data_reg[10] 
       (.C(clk),
        .CE(E),
        .D(\dac_pn_data[10]_i_1__1_n_0 ),
        .Q(dac_pn_data[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dac_pn_data_reg[11] 
       (.C(clk),
        .CE(E),
        .D(\dac_pn_data[11]_i_1__1_n_0 ),
        .Q(dac_pn_data[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dac_pn_data_reg[1] 
       (.C(clk),
        .CE(E),
        .D(\dac_pn_data[1]_i_1__1_n_0 ),
        .Q(dac_pn_data[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dac_pn_data_reg[2] 
       (.C(clk),
        .CE(E),
        .D(\dac_pn_data[2]_i_1__1_n_0 ),
        .Q(dac_pn_data[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dac_pn_data_reg[3] 
       (.C(clk),
        .CE(E),
        .D(\dac_pn_data[3]_i_1__1_n_0 ),
        .Q(dac_pn_data[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dac_pn_data_reg[4] 
       (.C(clk),
        .CE(E),
        .D(\dac_pn_data[4]_i_1__1_n_0 ),
        .Q(dac_pn_data[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dac_pn_data_reg[5] 
       (.C(clk),
        .CE(E),
        .D(\dac_pn_data[5]_i_1__1_n_0 ),
        .Q(dac_pn_data[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dac_pn_data_reg[6] 
       (.C(clk),
        .CE(E),
        .D(\dac_pn_data[6]_i_1__1_n_0 ),
        .Q(dac_pn_data[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dac_pn_data_reg[7] 
       (.C(clk),
        .CE(E),
        .D(\dac_pn_data[7]_i_1__1_n_0 ),
        .Q(dac_pn_data[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dac_pn_data_reg[8] 
       (.C(clk),
        .CE(E),
        .D(\dac_pn_data[8]_i_1__1_n_0 ),
        .Q(dac_pn_data[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dac_pn_data_reg[9] 
       (.C(clk),
        .CE(E),
        .D(\dac_pn_data[9]_i_1__1_n_0 ),
        .Q(dac_pn_data[9]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \dac_pn_seq[0]_i_1__2 
       (.I0(p_3_in),
        .I1(p_2_in),
        .O(pn1fn_return[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \dac_pn_seq[10]_i_1__2 
       (.I0(p_12_in),
        .I1(\dac_pn_seq_reg_n_0_[0] ),
        .O(pn1fn_return[10]));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \dac_pn_seq[11]_i_1__1 
       (.I0(p_13_in),
        .I1(p_12_in),
        .O(pn1fn_return[11]));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \dac_pn_seq[12]_i_1__2 
       (.I0(p_13_in),
        .I1(p_14_in),
        .O(pn1fn_return[12]));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \dac_pn_seq[13]_i_1__2 
       (.I0(p_14_in),
        .I1(p_2_in),
        .O(pn1fn_return[13]));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \dac_pn_seq[14]_i_1__1 
       (.I0(p_4_in),
        .I1(p_2_in),
        .O(pn1fn_return[14]));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \dac_pn_seq[15]_i_1__2 
       (.I0(p_4_in),
        .I1(p_3_in),
        .O(pn1fn_return[15]));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \dac_pn_seq[16]_i_1__2 
       (.I0(p_3_in),
        .I1(p_5_in),
        .O(pn1fn_return[16]));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \dac_pn_seq[17]_i_1__1 
       (.I0(p_6_in),
        .I1(p_5_in),
        .O(pn1fn_return[17]));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \dac_pn_seq[18]_i_1__2 
       (.I0(p_6_in),
        .I1(p_7_in),
        .O(pn1fn_return[18]));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \dac_pn_seq[19]_i_1__2 
       (.I0(p_8_in),
        .I1(p_7_in),
        .O(pn1fn_return[19]));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \dac_pn_seq[1]_i_1__1 
       (.I0(p_4_in),
        .I1(p_5_in),
        .O(pn1fn_return[1]));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \dac_pn_seq[20]_i_1__1 
       (.I0(p_8_in),
        .I1(p_9_in),
        .O(pn1fn_return[20]));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \dac_pn_seq[21]_i_1__2 
       (.I0(p_10_in),
        .I1(p_9_in),
        .O(pn1fn_return[21]));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \dac_pn_seq[22]_i_1__2 
       (.I0(p_10_in),
        .I1(p_11_in),
        .O(pn1fn_return[22]));
  LUT2 #(
    .INIT(4'h8)) 
    \dac_pn_seq[23]_i_1__1 
       (.I0(E),
        .I1(dac_valid_sel),
        .O(dac_pn_seq));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \dac_pn_seq[23]_i_2__1 
       (.I0(\dac_pn_seq_reg_n_0_[14] ),
        .I1(p_11_in),
        .O(pn1fn_return[23]));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \dac_pn_seq[2]_i_1__1 
       (.I0(p_6_in),
        .I1(p_3_in),
        .O(pn1fn_return[2]));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \dac_pn_seq[3]_i_1__2 
       (.I0(p_5_in),
        .I1(p_7_in),
        .O(pn1fn_return[3]));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \dac_pn_seq[4]_i_1__1 
       (.I0(p_8_in),
        .I1(p_6_in),
        .O(pn1fn_return[4]));
  LUT2 #(
    .INIT(4'h6)) 
    \dac_pn_seq[5]_i_1__1 
       (.I0(p_7_in),
        .I1(p_9_in),
        .O(pn1fn_return[5]));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \dac_pn_seq[6]_i_1__2 
       (.I0(p_10_in),
        .I1(p_8_in),
        .O(pn1fn_return[6]));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \dac_pn_seq[7]_i_1__1 
       (.I0(p_11_in),
        .I1(p_9_in),
        .O(pn1fn_return[7]));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \dac_pn_seq[8]_i_1__1 
       (.I0(p_10_in),
        .I1(\dac_pn_seq_reg_n_0_[14] ),
        .O(pn1fn_return[8]));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \dac_pn_seq[9]_i_1__2 
       (.I0(\dac_pn_seq_reg_n_0_[0] ),
        .I1(p_11_in),
        .I2(\dac_pn_seq_reg_n_0_[14] ),
        .O(pn1fn_return[9]));
  FDSE #(
    .INIT(1'b0)) 
    \dac_pn_seq_reg[0] 
       (.C(clk),
        .CE(dac_pn_seq),
        .D(pn1fn_return[0]),
        .Q(\dac_pn_seq_reg_n_0_[0] ),
        .S(SR));
  FDSE #(
    .INIT(1'b0)) 
    \dac_pn_seq_reg[10] 
       (.C(clk),
        .CE(dac_pn_seq),
        .D(pn1fn_return[10]),
        .Q(p_8_in),
        .S(SR));
  FDSE #(
    .INIT(1'b0)) 
    \dac_pn_seq_reg[11] 
       (.C(clk),
        .CE(dac_pn_seq),
        .D(pn1fn_return[11]),
        .Q(p_9_in),
        .S(SR));
  FDSE #(
    .INIT(1'b0)) 
    \dac_pn_seq_reg[12] 
       (.C(clk),
        .CE(dac_pn_seq),
        .D(pn1fn_return[12]),
        .Q(p_10_in),
        .S(SR));
  FDSE #(
    .INIT(1'b0)) 
    \dac_pn_seq_reg[13] 
       (.C(clk),
        .CE(dac_pn_seq),
        .D(pn1fn_return[13]),
        .Q(p_11_in),
        .S(SR));
  FDSE #(
    .INIT(1'b0)) 
    \dac_pn_seq_reg[14] 
       (.C(clk),
        .CE(dac_pn_seq),
        .D(pn1fn_return[14]),
        .Q(\dac_pn_seq_reg_n_0_[14] ),
        .S(SR));
  FDSE #(
    .INIT(1'b0)) 
    \dac_pn_seq_reg[15] 
       (.C(clk),
        .CE(dac_pn_seq),
        .D(pn1fn_return[15]),
        .Q(\dac_pn_seq_reg_n_0_[15] ),
        .S(SR));
  FDSE #(
    .INIT(1'b0)) 
    \dac_pn_seq_reg[16] 
       (.C(clk),
        .CE(dac_pn_seq),
        .D(pn1fn_return[16]),
        .Q(\dac_pn_seq_reg_n_0_[16] ),
        .S(SR));
  FDSE #(
    .INIT(1'b0)) 
    \dac_pn_seq_reg[17] 
       (.C(clk),
        .CE(dac_pn_seq),
        .D(pn1fn_return[17]),
        .Q(\dac_pn_seq_reg_n_0_[17] ),
        .S(SR));
  FDSE #(
    .INIT(1'b0)) 
    \dac_pn_seq_reg[18] 
       (.C(clk),
        .CE(dac_pn_seq),
        .D(pn1fn_return[18]),
        .Q(\dac_pn_seq_reg_n_0_[18] ),
        .S(SR));
  FDSE #(
    .INIT(1'b0)) 
    \dac_pn_seq_reg[19] 
       (.C(clk),
        .CE(dac_pn_seq),
        .D(pn1fn_return[19]),
        .Q(\dac_pn_seq_reg_n_0_[19] ),
        .S(SR));
  FDSE #(
    .INIT(1'b0)) 
    \dac_pn_seq_reg[1] 
       (.C(clk),
        .CE(dac_pn_seq),
        .D(pn1fn_return[1]),
        .Q(p_12_in),
        .S(SR));
  FDSE #(
    .INIT(1'b0)) 
    \dac_pn_seq_reg[20] 
       (.C(clk),
        .CE(dac_pn_seq),
        .D(pn1fn_return[20]),
        .Q(\dac_pn_seq_reg_n_0_[20] ),
        .S(SR));
  FDSE #(
    .INIT(1'b0)) 
    \dac_pn_seq_reg[21] 
       (.C(clk),
        .CE(dac_pn_seq),
        .D(pn1fn_return[21]),
        .Q(\dac_pn_seq_reg_n_0_[21] ),
        .S(SR));
  FDSE #(
    .INIT(1'b0)) 
    \dac_pn_seq_reg[22] 
       (.C(clk),
        .CE(dac_pn_seq),
        .D(pn1fn_return[22]),
        .Q(\dac_pn_seq_reg_n_0_[22] ),
        .S(SR));
  FDSE #(
    .INIT(1'b0)) 
    \dac_pn_seq_reg[23] 
       (.C(clk),
        .CE(dac_pn_seq),
        .D(pn1fn_return[23]),
        .Q(\dac_pn_seq_reg_n_0_[23] ),
        .S(SR));
  FDSE #(
    .INIT(1'b0)) 
    \dac_pn_seq_reg[2] 
       (.C(clk),
        .CE(dac_pn_seq),
        .D(pn1fn_return[2]),
        .Q(p_13_in),
        .S(SR));
  FDSE #(
    .INIT(1'b0)) 
    \dac_pn_seq_reg[3] 
       (.C(clk),
        .CE(dac_pn_seq),
        .D(pn1fn_return[3]),
        .Q(p_14_in),
        .S(SR));
  FDSE #(
    .INIT(1'b0)) 
    \dac_pn_seq_reg[4] 
       (.C(clk),
        .CE(dac_pn_seq),
        .D(pn1fn_return[4]),
        .Q(p_2_in),
        .S(SR));
  FDSE #(
    .INIT(1'b0)) 
    \dac_pn_seq_reg[5] 
       (.C(clk),
        .CE(dac_pn_seq),
        .D(pn1fn_return[5]),
        .Q(p_4_in),
        .S(SR));
  FDSE #(
    .INIT(1'b0)) 
    \dac_pn_seq_reg[6] 
       (.C(clk),
        .CE(dac_pn_seq),
        .D(pn1fn_return[6]),
        .Q(p_3_in),
        .S(SR));
  FDSE #(
    .INIT(1'b0)) 
    \dac_pn_seq_reg[7] 
       (.C(clk),
        .CE(dac_pn_seq),
        .D(pn1fn_return[7]),
        .Q(p_5_in),
        .S(SR));
  FDSE #(
    .INIT(1'b0)) 
    \dac_pn_seq_reg[8] 
       (.C(clk),
        .CE(dac_pn_seq),
        .D(pn1fn_return[8]),
        .Q(p_6_in),
        .S(SR));
  FDSE #(
    .INIT(1'b0)) 
    \dac_pn_seq_reg[9] 
       (.C(clk),
        .CE(dac_pn_seq),
        .D(pn1fn_return[9]),
        .Q(p_7_in),
        .S(SR));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT1 #(
    .INIT(2'h1)) 
    dac_valid_sel_i_1__1
       (.I0(dac_valid_sel),
        .O(dac_valid_sel_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    dac_valid_sel_reg
       (.C(clk),
        .CE(E),
        .D(dac_valid_sel_i_1__1_n_0),
        .Q(dac_valid_sel),
        .R(SR));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_iqcor i_ad_iqcor
       (.\MULT_MACRO.dsp_v5_1.DSP48_V5_1 (\dac_data_out_int_reg[11]_0 ),
        .Q(Q),
        .clk(clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_dac_channel__parameterized1 i_up_dac_channel
       (.D({i_up_dac_channel_n_8,i_up_dac_channel_n_9,i_up_dac_channel_n_10,i_up_dac_channel_n_11,i_up_dac_channel_n_12,i_up_dac_channel_n_13,i_up_dac_channel_n_14,i_up_dac_channel_n_15,i_up_dac_channel_n_16,i_up_dac_channel_n_17,i_up_dac_channel_n_18,i_up_dac_channel_n_19}),
        .Q(dac_pn_data),
        .SR(i_up_dac_channel_n_97),
        .clk(clk),
        .\d_data_cntrl_int_reg[3] (i_up_dac_channel_n_96),
        .dac_data_i1(dac_data_i1),
        .\dac_data_out_int_reg[11] (\dac_data_out_int_reg[11]_1 ),
        .\dac_data_out_int_reg[11]_0 (dac_pat_data),
        .\dac_pn_data_reg[11] (dac_data_out_int),
        .dac_rst(dac_rst),
        .dac_valid_sel(dac_valid_sel),
        .p_7_in_8(p_7_in_8),
        .s_axi_aclk(s_axi_aclk),
        .\up_dac_data_sel_reg[3]_0 (\up_dac_data_sel_reg[3] ),
        .up_dac_iq_mode_1(up_dac_iq_mode_1),
        .\up_dac_iq_mode_reg[0]_0 (\up_dac_iq_mode_reg[0] ),
        .\up_dac_iq_mode_reg[1]_0 (\up_dac_iq_mode_reg[1] ),
        .up_dac_lb_enb_reg_0(up_dac_lb_enb_reg),
        .up_dac_lb_enb_reg_1(up_dac_lb_enb_reg_0),
        .\up_dac_pat_data_1_reg[0]_0 (\up_dac_pat_data_1_reg[0] ),
        .\up_dac_pat_data_1_reg[15]_0 (D),
        .\up_dac_pat_data_1_reg[1]_0 (\up_dac_pat_data_1_reg[1] ),
        .\up_dac_pat_data_2_reg[15]_0 (\up_dac_pat_data_2_reg[15] ),
        .\up_dac_pat_data_2_reg[15]_1 (\up_dac_pat_data_2_reg[15]_0 ),
        .\up_dac_pat_data_2_reg[3]_0 (\up_dac_pat_data_2_reg[3] ),
        .up_dac_pn_enb_reg_0(up_dac_pn_enb_reg),
        .up_dac_pn_enb_reg_1(up_dac_pn_enb_reg_0),
        .up_rack_s(up_rack_s),
        .\up_rdata_int_reg[0]_0 (\up_rdata_int_reg[0] ),
        .\up_rdata_int_reg[1]_0 (\up_rdata_int_reg[1] ),
        .\up_rdata_int_reg[1]_1 (\up_rdata_int_reg[1]_0 ),
        .\up_rdata_int_reg[1]_2 (\up_rdata_int_reg[1]_1 ),
        .\up_rdata_int_reg[31]_0 (\up_rdata_int_reg[31] ),
        .\up_rdata_int_reg[31]_1 (\up_rdata_int_reg[31]_0 ),
        .up_rreq_s_9(up_rreq_s_9),
        .up_wack_s(up_wack_s),
        .\up_xfer_count_reg[5] (\up_xfer_count_reg[5] ));
endmodule

(* ORIG_REF_NAME = "axi_ad9361_tx_channel" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_ad9361_tx_channel__parameterized2
   (Q,
    up_dac_iq_mode_2,
    up_wack_s,
    up_rack_s,
    up_dac_pn_enb_reg,
    up_dac_lb_enb_reg,
    dac_enable_q1,
    \up_dac_pat_data_1_reg[1] ,
    \up_dac_pat_data_1_reg[0] ,
    D,
    \up_dac_pat_data_2_reg[3] ,
    \up_rdata_int_reg[31] ,
    \dac_data_int_reg[11]_0 ,
    clk,
    \MULT_MACRO.dsp_v5_1.DSP48_V5_1 ,
    SR,
    E,
    \up_dac_iq_mode_reg[1] ,
    s_axi_aclk,
    \up_xfer_count_reg[0] ,
    \up_dac_iq_mode_reg[0] ,
    dac_rst,
    p_7_in_10,
    up_rreq_s_11,
    up_dac_pn_enb_reg_0,
    up_dac_lb_enb_reg_0,
    \up_rdata_int_reg[1] ,
    \up_rdata_int_reg[1]_0 ,
    \up_rdata_int_reg[1]_1 ,
    \up_rdata_int_reg[0] ,
    \up_dac_pat_data_2_reg[15] ,
    \up_dac_pat_data_2_reg[15]_0 ,
    \up_dac_data_sel_reg[3] ,
    \up_rdata_int_reg[31]_0 ,
    \dac_data_out_int_reg[11]_0 ,
    dac_data_q1);
  output [11:0]Q;
  output [1:0]up_dac_iq_mode_2;
  output [0:0]up_wack_s;
  output [0:0]up_rack_s;
  output up_dac_pn_enb_reg;
  output up_dac_lb_enb_reg;
  output dac_enable_q1;
  output \up_dac_pat_data_1_reg[1] ;
  output \up_dac_pat_data_1_reg[0] ;
  output [25:0]D;
  output [5:0]\up_dac_pat_data_2_reg[3] ;
  output [31:0]\up_rdata_int_reg[31] ;
  output [11:0]\dac_data_int_reg[11]_0 ;
  input clk;
  input [11:0]\MULT_MACRO.dsp_v5_1.DSP48_V5_1 ;
  input [0:0]SR;
  input [0:0]E;
  input \up_dac_iq_mode_reg[1] ;
  input s_axi_aclk;
  input \up_xfer_count_reg[0] ;
  input \up_dac_iq_mode_reg[0] ;
  input dac_rst;
  input p_7_in_10;
  input up_rreq_s_11;
  input up_dac_pn_enb_reg_0;
  input up_dac_lb_enb_reg_0;
  input \up_rdata_int_reg[1] ;
  input \up_rdata_int_reg[1]_0 ;
  input [1:0]\up_rdata_int_reg[1]_1 ;
  input \up_rdata_int_reg[0] ;
  input [0:0]\up_dac_pat_data_2_reg[15] ;
  input [31:0]\up_dac_pat_data_2_reg[15]_0 ;
  input [0:0]\up_dac_data_sel_reg[3] ;
  input [31:0]\up_rdata_int_reg[31]_0 ;
  input [11:0]\dac_data_out_int_reg[11]_0 ;
  input [11:0]dac_data_q1;

  wire [25:0]D;
  wire [0:0]E;
  wire [11:0]\MULT_MACRO.dsp_v5_1.DSP48_V5_1 ;
  wire [11:0]Q;
  wire [0:0]SR;
  wire clk;
  wire [11:0]\dac_data_int_reg[11]_0 ;
  wire [11:0]dac_data_out_int;
  wire [11:0]\dac_data_out_int_reg[11]_0 ;
  wire [11:0]dac_data_q1;
  wire dac_enable_q1;
  wire [15:4]dac_pat_data;
  wire [11:0]dac_pn_data;
  wire \dac_pn_data[0]_i_1__2_n_0 ;
  wire \dac_pn_data[10]_i_1__2_n_0 ;
  wire \dac_pn_data[11]_i_1__2_n_0 ;
  wire \dac_pn_data[1]_i_1__2_n_0 ;
  wire \dac_pn_data[2]_i_1__2_n_0 ;
  wire \dac_pn_data[3]_i_1__2_n_0 ;
  wire \dac_pn_data[4]_i_1__2_n_0 ;
  wire \dac_pn_data[5]_i_1__2_n_0 ;
  wire \dac_pn_data[6]_i_1__2_n_0 ;
  wire \dac_pn_data[7]_i_1__2_n_0 ;
  wire \dac_pn_data[8]_i_1__2_n_0 ;
  wire \dac_pn_data[9]_i_1__2_n_0 ;
  wire dac_pn_seq;
  wire \dac_pn_seq[0]_i_2_n_0 ;
  wire \dac_pn_seq[7]_i_2_n_0 ;
  wire \dac_pn_seq[8]_i_2_n_0 ;
  wire \dac_pn_seq_reg_n_0_[0] ;
  wire \dac_pn_seq_reg_n_0_[20] ;
  wire \dac_pn_seq_reg_n_0_[21] ;
  wire \dac_pn_seq_reg_n_0_[22] ;
  wire \dac_pn_seq_reg_n_0_[23] ;
  wire \dac_pn_seq_reg_n_0_[2] ;
  wire dac_rst;
  wire dac_valid_sel;
  wire dac_valid_sel_i_1__2_n_0;
  wire i_up_dac_channel_n_10;
  wire i_up_dac_channel_n_11;
  wire i_up_dac_channel_n_12;
  wire i_up_dac_channel_n_13;
  wire i_up_dac_channel_n_14;
  wire i_up_dac_channel_n_15;
  wire i_up_dac_channel_n_16;
  wire i_up_dac_channel_n_17;
  wire i_up_dac_channel_n_18;
  wire i_up_dac_channel_n_19;
  wire i_up_dac_channel_n_8;
  wire i_up_dac_channel_n_9;
  wire i_up_dac_channel_n_96;
  wire i_up_dac_channel_n_97;
  wire p_10_in;
  wire p_11_in;
  wire p_12_in;
  wire p_13_in;
  wire p_14_in;
  wire p_15_in;
  wire p_16_in;
  wire p_17_in;
  wire p_19_in;
  wire p_1_in;
  wire p_2_in;
  wire p_3_in;
  wire p_4_in;
  wire p_5_in;
  wire p_6_in;
  wire p_7_in;
  wire p_7_in_10;
  wire p_8_in;
  wire p_9_in;
  wire [23:0]pn1fn_return;
  wire pn1fn_return020_out;
  wire pn1fn_return021_out;
  wire s_axi_aclk;
  wire [0:0]\up_dac_data_sel_reg[3] ;
  wire [1:0]up_dac_iq_mode_2;
  wire \up_dac_iq_mode_reg[0] ;
  wire \up_dac_iq_mode_reg[1] ;
  wire up_dac_lb_enb_reg;
  wire up_dac_lb_enb_reg_0;
  wire \up_dac_pat_data_1_reg[0] ;
  wire \up_dac_pat_data_1_reg[1] ;
  wire [0:0]\up_dac_pat_data_2_reg[15] ;
  wire [31:0]\up_dac_pat_data_2_reg[15]_0 ;
  wire [5:0]\up_dac_pat_data_2_reg[3] ;
  wire up_dac_pn_enb_reg;
  wire up_dac_pn_enb_reg_0;
  wire [0:0]up_rack_s;
  wire \up_rdata_int_reg[0] ;
  wire \up_rdata_int_reg[1] ;
  wire \up_rdata_int_reg[1]_0 ;
  wire [1:0]\up_rdata_int_reg[1]_1 ;
  wire [31:0]\up_rdata_int_reg[31] ;
  wire [31:0]\up_rdata_int_reg[31]_0 ;
  wire up_rreq_s_11;
  wire [0:0]up_wack_s;
  wire \up_xfer_count_reg[0] ;

  FDRE #(
    .INIT(1'b0)) 
    \dac_data_int_reg[0] 
       (.C(clk),
        .CE(E),
        .D(Q[0]),
        .Q(\dac_data_int_reg[11]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_data_int_reg[10] 
       (.C(clk),
        .CE(E),
        .D(Q[10]),
        .Q(\dac_data_int_reg[11]_0 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_data_int_reg[11] 
       (.C(clk),
        .CE(E),
        .D(Q[11]),
        .Q(\dac_data_int_reg[11]_0 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_data_int_reg[1] 
       (.C(clk),
        .CE(E),
        .D(Q[1]),
        .Q(\dac_data_int_reg[11]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_data_int_reg[2] 
       (.C(clk),
        .CE(E),
        .D(Q[2]),
        .Q(\dac_data_int_reg[11]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_data_int_reg[3] 
       (.C(clk),
        .CE(E),
        .D(Q[3]),
        .Q(\dac_data_int_reg[11]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_data_int_reg[4] 
       (.C(clk),
        .CE(E),
        .D(Q[4]),
        .Q(\dac_data_int_reg[11]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_data_int_reg[5] 
       (.C(clk),
        .CE(E),
        .D(Q[5]),
        .Q(\dac_data_int_reg[11]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_data_int_reg[6] 
       (.C(clk),
        .CE(E),
        .D(Q[6]),
        .Q(\dac_data_int_reg[11]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_data_int_reg[7] 
       (.C(clk),
        .CE(E),
        .D(Q[7]),
        .Q(\dac_data_int_reg[11]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_data_int_reg[8] 
       (.C(clk),
        .CE(E),
        .D(Q[8]),
        .Q(\dac_data_int_reg[11]_0 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_data_int_reg[9] 
       (.C(clk),
        .CE(E),
        .D(Q[9]),
        .Q(\dac_data_int_reg[11]_0 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_data_out_int_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(dac_data_out_int[0]),
        .Q(Q[0]),
        .R(i_up_dac_channel_n_97));
  FDRE #(
    .INIT(1'b0)) 
    \dac_data_out_int_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(dac_data_out_int[10]),
        .Q(Q[10]),
        .R(i_up_dac_channel_n_97));
  FDRE #(
    .INIT(1'b0)) 
    \dac_data_out_int_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(dac_data_out_int[11]),
        .Q(Q[11]),
        .R(i_up_dac_channel_n_97));
  FDRE #(
    .INIT(1'b0)) 
    \dac_data_out_int_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(dac_data_out_int[1]),
        .Q(Q[1]),
        .R(i_up_dac_channel_n_97));
  FDRE #(
    .INIT(1'b0)) 
    \dac_data_out_int_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(dac_data_out_int[2]),
        .Q(Q[2]),
        .R(i_up_dac_channel_n_97));
  FDRE #(
    .INIT(1'b0)) 
    \dac_data_out_int_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(dac_data_out_int[3]),
        .Q(Q[3]),
        .R(i_up_dac_channel_n_97));
  FDRE #(
    .INIT(1'b0)) 
    \dac_data_out_int_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(dac_data_out_int[4]),
        .Q(Q[4]),
        .R(i_up_dac_channel_n_97));
  FDRE #(
    .INIT(1'b0)) 
    \dac_data_out_int_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(dac_data_out_int[5]),
        .Q(Q[5]),
        .R(i_up_dac_channel_n_97));
  FDRE #(
    .INIT(1'b0)) 
    \dac_data_out_int_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(dac_data_out_int[6]),
        .Q(Q[6]),
        .R(i_up_dac_channel_n_97));
  FDRE #(
    .INIT(1'b0)) 
    \dac_data_out_int_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(dac_data_out_int[7]),
        .Q(Q[7]),
        .R(i_up_dac_channel_n_97));
  FDRE #(
    .INIT(1'b0)) 
    \dac_data_out_int_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(dac_data_out_int[8]),
        .Q(Q[8]),
        .R(i_up_dac_channel_n_97));
  FDRE #(
    .INIT(1'b0)) 
    \dac_data_out_int_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(dac_data_out_int[9]),
        .Q(Q[9]),
        .R(i_up_dac_channel_n_97));
  FDRE #(
    .INIT(1'b0)) 
    dac_enable_int_reg
       (.C(clk),
        .CE(1'b1),
        .D(i_up_dac_channel_n_96),
        .Q(dac_enable_q1),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_pat_data_reg[10] 
       (.C(clk),
        .CE(E),
        .D(i_up_dac_channel_n_13),
        .Q(dac_pat_data[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_pat_data_reg[11] 
       (.C(clk),
        .CE(E),
        .D(i_up_dac_channel_n_12),
        .Q(dac_pat_data[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_pat_data_reg[12] 
       (.C(clk),
        .CE(E),
        .D(i_up_dac_channel_n_11),
        .Q(dac_pat_data[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_pat_data_reg[13] 
       (.C(clk),
        .CE(E),
        .D(i_up_dac_channel_n_10),
        .Q(dac_pat_data[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_pat_data_reg[14] 
       (.C(clk),
        .CE(E),
        .D(i_up_dac_channel_n_9),
        .Q(dac_pat_data[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_pat_data_reg[15] 
       (.C(clk),
        .CE(E),
        .D(i_up_dac_channel_n_8),
        .Q(dac_pat_data[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_pat_data_reg[4] 
       (.C(clk),
        .CE(E),
        .D(i_up_dac_channel_n_19),
        .Q(dac_pat_data[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_pat_data_reg[5] 
       (.C(clk),
        .CE(E),
        .D(i_up_dac_channel_n_18),
        .Q(dac_pat_data[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_pat_data_reg[6] 
       (.C(clk),
        .CE(E),
        .D(i_up_dac_channel_n_17),
        .Q(dac_pat_data[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_pat_data_reg[7] 
       (.C(clk),
        .CE(E),
        .D(i_up_dac_channel_n_16),
        .Q(dac_pat_data[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_pat_data_reg[8] 
       (.C(clk),
        .CE(E),
        .D(i_up_dac_channel_n_15),
        .Q(dac_pat_data[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_pat_data_reg[9] 
       (.C(clk),
        .CE(E),
        .D(i_up_dac_channel_n_14),
        .Q(dac_pat_data[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dac_pn_data[0]_i_1__2 
       (.I0(\dac_pn_seq_reg_n_0_[0] ),
        .I1(dac_valid_sel),
        .I2(p_10_in),
        .O(\dac_pn_data[0]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dac_pn_data[10]_i_1__2 
       (.I0(p_15_in),
        .I1(dac_valid_sel),
        .I2(\dac_pn_seq_reg_n_0_[22] ),
        .O(\dac_pn_data[10]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dac_pn_data[11]_i_1__2 
       (.I0(p_4_in),
        .I1(dac_valid_sel),
        .I2(\dac_pn_seq_reg_n_0_[23] ),
        .O(\dac_pn_data[11]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dac_pn_data[1]_i_1__2 
       (.I0(p_19_in),
        .I1(dac_valid_sel),
        .I2(p_16_in),
        .O(\dac_pn_data[1]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dac_pn_data[2]_i_1__2 
       (.I0(\dac_pn_seq_reg_n_0_[2] ),
        .I1(dac_valid_sel),
        .I2(p_5_in),
        .O(\dac_pn_data[2]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dac_pn_data[3]_i_1__2 
       (.I0(p_7_in),
        .I1(dac_valid_sel),
        .I2(p_11_in),
        .O(\dac_pn_data[3]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dac_pn_data[4]_i_1__2 
       (.I0(p_13_in),
        .I1(dac_valid_sel),
        .I2(p_1_in),
        .O(\dac_pn_data[4]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dac_pn_data[5]_i_1__2 
       (.I0(p_2_in),
        .I1(dac_valid_sel),
        .I2(p_6_in),
        .O(\dac_pn_data[5]_i_1__2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \dac_pn_data[6]_i_1__2 
       (.I0(p_8_in),
        .I1(dac_valid_sel),
        .I2(p_12_in),
        .O(\dac_pn_data[6]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dac_pn_data[7]_i_1__2 
       (.I0(p_14_in),
        .I1(dac_valid_sel),
        .I2(p_17_in),
        .O(\dac_pn_data[7]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dac_pn_data[8]_i_1__2 
       (.I0(p_3_in),
        .I1(dac_valid_sel),
        .I2(\dac_pn_seq_reg_n_0_[20] ),
        .O(\dac_pn_data[8]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dac_pn_data[9]_i_1__2 
       (.I0(p_9_in),
        .I1(dac_valid_sel),
        .I2(\dac_pn_seq_reg_n_0_[21] ),
        .O(\dac_pn_data[9]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dac_pn_data_reg[0] 
       (.C(clk),
        .CE(E),
        .D(\dac_pn_data[0]_i_1__2_n_0 ),
        .Q(dac_pn_data[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dac_pn_data_reg[10] 
       (.C(clk),
        .CE(E),
        .D(\dac_pn_data[10]_i_1__2_n_0 ),
        .Q(dac_pn_data[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dac_pn_data_reg[11] 
       (.C(clk),
        .CE(E),
        .D(\dac_pn_data[11]_i_1__2_n_0 ),
        .Q(dac_pn_data[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dac_pn_data_reg[1] 
       (.C(clk),
        .CE(E),
        .D(\dac_pn_data[1]_i_1__2_n_0 ),
        .Q(dac_pn_data[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dac_pn_data_reg[2] 
       (.C(clk),
        .CE(E),
        .D(\dac_pn_data[2]_i_1__2_n_0 ),
        .Q(dac_pn_data[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dac_pn_data_reg[3] 
       (.C(clk),
        .CE(E),
        .D(\dac_pn_data[3]_i_1__2_n_0 ),
        .Q(dac_pn_data[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dac_pn_data_reg[4] 
       (.C(clk),
        .CE(E),
        .D(\dac_pn_data[4]_i_1__2_n_0 ),
        .Q(dac_pn_data[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dac_pn_data_reg[5] 
       (.C(clk),
        .CE(E),
        .D(\dac_pn_data[5]_i_1__2_n_0 ),
        .Q(dac_pn_data[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dac_pn_data_reg[6] 
       (.C(clk),
        .CE(E),
        .D(\dac_pn_data[6]_i_1__2_n_0 ),
        .Q(dac_pn_data[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dac_pn_data_reg[7] 
       (.C(clk),
        .CE(E),
        .D(\dac_pn_data[7]_i_1__2_n_0 ),
        .Q(dac_pn_data[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dac_pn_data_reg[8] 
       (.C(clk),
        .CE(E),
        .D(\dac_pn_data[8]_i_1__2_n_0 ),
        .Q(dac_pn_data[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dac_pn_data_reg[9] 
       (.C(clk),
        .CE(E),
        .D(\dac_pn_data[9]_i_1__2_n_0 ),
        .Q(dac_pn_data[9]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \dac_pn_seq[0]_i_1__1 
       (.I0(\dac_pn_seq[0]_i_2_n_0 ),
        .I1(p_1_in),
        .I2(\dac_pn_seq_reg_n_0_[2] ),
        .O(pn1fn_return[0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \dac_pn_seq[0]_i_2 
       (.I0(p_5_in),
        .I1(p_4_in),
        .I2(p_3_in),
        .I3(p_2_in),
        .I4(\dac_pn_seq_reg_n_0_[0] ),
        .I5(p_6_in),
        .O(\dac_pn_seq[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \dac_pn_seq[10]_i_1__1 
       (.I0(p_12_in),
        .I1(p_19_in),
        .I2(p_9_in),
        .I3(p_8_in),
        .I4(p_11_in),
        .I5(p_10_in),
        .O(pn1fn_return[10]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \dac_pn_seq[11]_i_1__2 
       (.I0(p_1_in),
        .I1(\dac_pn_seq_reg_n_0_[2] ),
        .I2(p_15_in),
        .I3(p_14_in),
        .I4(p_17_in),
        .I5(p_16_in),
        .O(pn1fn_return[11]));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    \dac_pn_seq[12]_i_1__1 
       (.I0(p_5_in),
        .I1(p_6_in),
        .I2(\dac_pn_seq_reg_n_0_[0] ),
        .I3(p_3_in),
        .I4(p_4_in),
        .O(pn1fn_return[12]));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    \dac_pn_seq[13]_i_1__1 
       (.I0(p_11_in),
        .I1(p_19_in),
        .I2(p_12_in),
        .I3(p_9_in),
        .I4(p_10_in),
        .O(pn1fn_return[13]));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    \dac_pn_seq[14]_i_1__2 
       (.I0(p_17_in),
        .I1(\dac_pn_seq_reg_n_0_[2] ),
        .I2(p_1_in),
        .I3(p_15_in),
        .I4(p_16_in),
        .O(pn1fn_return[14]));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \dac_pn_seq[15]_i_1__1 
       (.I0(\dac_pn_seq_reg_n_0_[0] ),
        .I1(p_6_in),
        .I2(p_4_in),
        .I3(p_5_in),
        .O(pn1fn_return[15]));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \dac_pn_seq[16]_i_1__1 
       (.I0(p_12_in),
        .I1(p_19_in),
        .I2(p_10_in),
        .I3(p_11_in),
        .O(pn1fn_return[16]));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \dac_pn_seq[17]_i_1__2 
       (.I0(p_1_in),
        .I1(\dac_pn_seq_reg_n_0_[2] ),
        .I2(p_16_in),
        .I3(p_17_in),
        .O(pn1fn_return[17]));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \dac_pn_seq[18]_i_1__1 
       (.I0(\dac_pn_seq_reg_n_0_[0] ),
        .I1(p_6_in),
        .I2(p_5_in),
        .O(pn1fn_return[18]));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \dac_pn_seq[19]_i_1__1 
       (.I0(p_12_in),
        .I1(p_19_in),
        .I2(p_11_in),
        .O(pn1fn_return[19]));
  LUT2 #(
    .INIT(4'h6)) 
    \dac_pn_seq[1]_i_1__2 
       (.I0(pn1fn_return[7]),
        .I1(p_6_in),
        .O(pn1fn_return[1]));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \dac_pn_seq[20]_i_1__2 
       (.I0(p_1_in),
        .I1(\dac_pn_seq_reg_n_0_[2] ),
        .I2(p_17_in),
        .O(pn1fn_return[20]));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \dac_pn_seq[21]_i_1__1 
       (.I0(p_6_in),
        .I1(\dac_pn_seq_reg_n_0_[0] ),
        .O(pn1fn_return020_out));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \dac_pn_seq[22]_i_1__1 
       (.I0(p_19_in),
        .I1(p_12_in),
        .O(pn1fn_return021_out));
  LUT2 #(
    .INIT(4'h8)) 
    \dac_pn_seq[23]_i_1__2 
       (.I0(E),
        .I1(dac_valid_sel),
        .O(dac_pn_seq));
  LUT2 #(
    .INIT(4'h6)) 
    \dac_pn_seq[23]_i_2__2 
       (.I0(p_17_in),
        .I1(\dac_pn_seq_reg_n_0_[2] ),
        .O(pn1fn_return[23]));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \dac_pn_seq[2]_i_1__2 
       (.I0(pn1fn_return[8]),
        .I1(p_12_in),
        .O(pn1fn_return[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \dac_pn_seq[3]_i_1__1 
       (.I0(pn1fn_return020_out),
        .I1(p_2_in),
        .I2(p_3_in),
        .I3(p_4_in),
        .I4(p_5_in),
        .I5(p_17_in),
        .O(pn1fn_return[3]));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \dac_pn_seq[4]_i_1__2 
       (.I0(pn1fn_return[7]),
        .I1(\dac_pn_seq_reg_n_0_[0] ),
        .O(pn1fn_return[4]));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \dac_pn_seq[5]_i_1__2 
       (.I0(pn1fn_return[8]),
        .I1(p_19_in),
        .O(pn1fn_return[5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \dac_pn_seq[6]_i_1__1 
       (.I0(pn1fn_return020_out),
        .I1(p_2_in),
        .I2(p_3_in),
        .I3(p_4_in),
        .I4(p_5_in),
        .I5(\dac_pn_seq_reg_n_0_[2] ),
        .O(pn1fn_return[6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \dac_pn_seq[7]_i_1__2 
       (.I0(p_8_in),
        .I1(p_7_in),
        .I2(p_19_in),
        .I3(p_12_in),
        .I4(p_11_in),
        .I5(\dac_pn_seq[7]_i_2_n_0 ),
        .O(pn1fn_return[7]));
  LUT2 #(
    .INIT(4'h6)) 
    \dac_pn_seq[7]_i_2 
       (.I0(p_10_in),
        .I1(p_9_in),
        .O(\dac_pn_seq[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \dac_pn_seq[8]_i_1__2 
       (.I0(p_13_in),
        .I1(p_17_in),
        .I2(p_16_in),
        .I3(p_15_in),
        .I4(p_14_in),
        .I5(\dac_pn_seq[8]_i_2_n_0 ),
        .O(pn1fn_return[8]));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \dac_pn_seq[8]_i_2 
       (.I0(\dac_pn_seq_reg_n_0_[2] ),
        .I1(p_1_in),
        .O(\dac_pn_seq[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \dac_pn_seq[9]_i_1__1 
       (.I0(p_2_in),
        .I1(p_4_in),
        .I2(p_3_in),
        .I3(\dac_pn_seq_reg_n_0_[0] ),
        .I4(p_6_in),
        .I5(p_5_in),
        .O(pn1fn_return[9]));
  FDSE #(
    .INIT(1'b0)) 
    \dac_pn_seq_reg[0] 
       (.C(clk),
        .CE(dac_pn_seq),
        .D(pn1fn_return[0]),
        .Q(\dac_pn_seq_reg_n_0_[0] ),
        .S(SR));
  FDSE #(
    .INIT(1'b0)) 
    \dac_pn_seq_reg[10] 
       (.C(clk),
        .CE(dac_pn_seq),
        .D(pn1fn_return[10]),
        .Q(p_15_in),
        .S(SR));
  FDSE #(
    .INIT(1'b0)) 
    \dac_pn_seq_reg[11] 
       (.C(clk),
        .CE(dac_pn_seq),
        .D(pn1fn_return[11]),
        .Q(p_4_in),
        .S(SR));
  FDSE #(
    .INIT(1'b0)) 
    \dac_pn_seq_reg[12] 
       (.C(clk),
        .CE(dac_pn_seq),
        .D(pn1fn_return[12]),
        .Q(p_10_in),
        .S(SR));
  FDSE #(
    .INIT(1'b0)) 
    \dac_pn_seq_reg[13] 
       (.C(clk),
        .CE(dac_pn_seq),
        .D(pn1fn_return[13]),
        .Q(p_16_in),
        .S(SR));
  FDSE #(
    .INIT(1'b0)) 
    \dac_pn_seq_reg[14] 
       (.C(clk),
        .CE(dac_pn_seq),
        .D(pn1fn_return[14]),
        .Q(p_5_in),
        .S(SR));
  FDSE #(
    .INIT(1'b0)) 
    \dac_pn_seq_reg[15] 
       (.C(clk),
        .CE(dac_pn_seq),
        .D(pn1fn_return[15]),
        .Q(p_11_in),
        .S(SR));
  FDSE #(
    .INIT(1'b0)) 
    \dac_pn_seq_reg[16] 
       (.C(clk),
        .CE(dac_pn_seq),
        .D(pn1fn_return[16]),
        .Q(p_1_in),
        .S(SR));
  FDSE #(
    .INIT(1'b0)) 
    \dac_pn_seq_reg[17] 
       (.C(clk),
        .CE(dac_pn_seq),
        .D(pn1fn_return[17]),
        .Q(p_6_in),
        .S(SR));
  FDSE #(
    .INIT(1'b0)) 
    \dac_pn_seq_reg[18] 
       (.C(clk),
        .CE(dac_pn_seq),
        .D(pn1fn_return[18]),
        .Q(p_12_in),
        .S(SR));
  FDSE #(
    .INIT(1'b0)) 
    \dac_pn_seq_reg[19] 
       (.C(clk),
        .CE(dac_pn_seq),
        .D(pn1fn_return[19]),
        .Q(p_17_in),
        .S(SR));
  FDSE #(
    .INIT(1'b0)) 
    \dac_pn_seq_reg[1] 
       (.C(clk),
        .CE(dac_pn_seq),
        .D(pn1fn_return[1]),
        .Q(p_19_in),
        .S(SR));
  FDSE #(
    .INIT(1'b0)) 
    \dac_pn_seq_reg[20] 
       (.C(clk),
        .CE(dac_pn_seq),
        .D(pn1fn_return[20]),
        .Q(\dac_pn_seq_reg_n_0_[20] ),
        .S(SR));
  FDSE #(
    .INIT(1'b0)) 
    \dac_pn_seq_reg[21] 
       (.C(clk),
        .CE(dac_pn_seq),
        .D(pn1fn_return020_out),
        .Q(\dac_pn_seq_reg_n_0_[21] ),
        .S(SR));
  FDSE #(
    .INIT(1'b0)) 
    \dac_pn_seq_reg[22] 
       (.C(clk),
        .CE(dac_pn_seq),
        .D(pn1fn_return021_out),
        .Q(\dac_pn_seq_reg_n_0_[22] ),
        .S(SR));
  FDSE #(
    .INIT(1'b0)) 
    \dac_pn_seq_reg[23] 
       (.C(clk),
        .CE(dac_pn_seq),
        .D(pn1fn_return[23]),
        .Q(\dac_pn_seq_reg_n_0_[23] ),
        .S(SR));
  FDSE #(
    .INIT(1'b0)) 
    \dac_pn_seq_reg[2] 
       (.C(clk),
        .CE(dac_pn_seq),
        .D(pn1fn_return[2]),
        .Q(\dac_pn_seq_reg_n_0_[2] ),
        .S(SR));
  FDSE #(
    .INIT(1'b0)) 
    \dac_pn_seq_reg[3] 
       (.C(clk),
        .CE(dac_pn_seq),
        .D(pn1fn_return[3]),
        .Q(p_7_in),
        .S(SR));
  FDSE #(
    .INIT(1'b0)) 
    \dac_pn_seq_reg[4] 
       (.C(clk),
        .CE(dac_pn_seq),
        .D(pn1fn_return[4]),
        .Q(p_13_in),
        .S(SR));
  FDSE #(
    .INIT(1'b0)) 
    \dac_pn_seq_reg[5] 
       (.C(clk),
        .CE(dac_pn_seq),
        .D(pn1fn_return[5]),
        .Q(p_2_in),
        .S(SR));
  FDSE #(
    .INIT(1'b0)) 
    \dac_pn_seq_reg[6] 
       (.C(clk),
        .CE(dac_pn_seq),
        .D(pn1fn_return[6]),
        .Q(p_8_in),
        .S(SR));
  FDSE #(
    .INIT(1'b0)) 
    \dac_pn_seq_reg[7] 
       (.C(clk),
        .CE(dac_pn_seq),
        .D(pn1fn_return[7]),
        .Q(p_14_in),
        .S(SR));
  FDSE #(
    .INIT(1'b0)) 
    \dac_pn_seq_reg[8] 
       (.C(clk),
        .CE(dac_pn_seq),
        .D(pn1fn_return[8]),
        .Q(p_3_in),
        .S(SR));
  FDSE #(
    .INIT(1'b0)) 
    \dac_pn_seq_reg[9] 
       (.C(clk),
        .CE(dac_pn_seq),
        .D(pn1fn_return[9]),
        .Q(p_9_in),
        .S(SR));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT1 #(
    .INIT(2'h1)) 
    dac_valid_sel_i_1__2
       (.I0(dac_valid_sel),
        .O(dac_valid_sel_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    dac_valid_sel_reg
       (.C(clk),
        .CE(E),
        .D(dac_valid_sel_i_1__2_n_0),
        .Q(dac_valid_sel),
        .R(SR));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_iqcor__parameterized0 i_ad_iqcor
       (.\MULT_MACRO.dsp_v5_1.DSP48_V5_1 (\MULT_MACRO.dsp_v5_1.DSP48_V5_1 ),
        .Q(Q),
        .clk(clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_dac_channel__parameterized2 i_up_dac_channel
       (.D({i_up_dac_channel_n_8,i_up_dac_channel_n_9,i_up_dac_channel_n_10,i_up_dac_channel_n_11,i_up_dac_channel_n_12,i_up_dac_channel_n_13,i_up_dac_channel_n_14,i_up_dac_channel_n_15,i_up_dac_channel_n_16,i_up_dac_channel_n_17,i_up_dac_channel_n_18,i_up_dac_channel_n_19}),
        .Q(dac_pn_data),
        .SR(i_up_dac_channel_n_97),
        .clk(clk),
        .\d_data_cntrl_int_reg[3] (i_up_dac_channel_n_96),
        .\dac_data_out_int_reg[11] (\dac_data_out_int_reg[11]_0 ),
        .\dac_data_out_int_reg[11]_0 (dac_pat_data),
        .dac_data_q1(dac_data_q1),
        .\dac_pn_data_reg[11] (dac_data_out_int),
        .dac_rst(dac_rst),
        .dac_valid_sel(dac_valid_sel),
        .p_7_in_10(p_7_in_10),
        .s_axi_aclk(s_axi_aclk),
        .\up_dac_data_sel_reg[3]_0 (\up_dac_data_sel_reg[3] ),
        .up_dac_iq_mode_2(up_dac_iq_mode_2),
        .\up_dac_iq_mode_reg[0]_0 (\up_dac_iq_mode_reg[0] ),
        .\up_dac_iq_mode_reg[1]_0 (\up_dac_iq_mode_reg[1] ),
        .up_dac_lb_enb_reg_0(up_dac_lb_enb_reg),
        .up_dac_lb_enb_reg_1(up_dac_lb_enb_reg_0),
        .\up_dac_pat_data_1_reg[0]_0 (\up_dac_pat_data_1_reg[0] ),
        .\up_dac_pat_data_1_reg[15]_0 (D),
        .\up_dac_pat_data_1_reg[1]_0 (\up_dac_pat_data_1_reg[1] ),
        .\up_dac_pat_data_2_reg[15]_0 (\up_dac_pat_data_2_reg[15] ),
        .\up_dac_pat_data_2_reg[15]_1 (\up_dac_pat_data_2_reg[15]_0 ),
        .\up_dac_pat_data_2_reg[3]_0 (\up_dac_pat_data_2_reg[3] ),
        .up_dac_pn_enb_reg_0(up_dac_pn_enb_reg),
        .up_dac_pn_enb_reg_1(up_dac_pn_enb_reg_0),
        .up_rack_s(up_rack_s),
        .\up_rdata_int_reg[0]_0 (\up_rdata_int_reg[0] ),
        .\up_rdata_int_reg[1]_0 (\up_rdata_int_reg[1] ),
        .\up_rdata_int_reg[1]_1 (\up_rdata_int_reg[1]_0 ),
        .\up_rdata_int_reg[1]_2 (\up_rdata_int_reg[1]_1 ),
        .\up_rdata_int_reg[31]_0 (\up_rdata_int_reg[31] ),
        .\up_rdata_int_reg[31]_1 (\up_rdata_int_reg[31]_0 ),
        .up_rreq_s_11(up_rreq_s_11),
        .up_wack_s(up_wack_s),
        .\up_xfer_count_reg[0] (\up_xfer_count_reg[0] ));
endmodule

(* CHECK_LICENSE_TYPE = "design_1_axi_ad9361_1_0,axi_ad9361,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* IP_DEFINITION_SOURCE = "package_project" *) 
(* X_CORE_INFO = "axi_ad9361,Vivado 2019.1" *) 
(* NotValidForBitStream *)
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix
   (rx_clk_in_p,
    rx_clk_in_n,
    rx_frame_in_p,
    rx_frame_in_n,
    rx_data_in_p,
    rx_data_in_n,
    tx_clk_out_p,
    tx_clk_out_n,
    tx_frame_out_p,
    tx_frame_out_n,
    tx_data_out_p,
    tx_data_out_n,
    enable,
    txnrx,
    dac_sync_in,
    dac_sync_out,
    tdd_sync,
    tdd_sync_cntr,
    gps_pps,
    gps_pps_irq,
    delay_clk,
    l_clk,
    clk,
    rst,
    adc_enable_i0,
    adc_valid_i0,
    adc_data_i0,
    adc_enable_q0,
    adc_valid_q0,
    adc_data_q0,
    adc_enable_i1,
    adc_valid_i1,
    adc_data_i1,
    adc_enable_q1,
    adc_valid_q1,
    adc_data_q1,
    adc_dovf,
    adc_r1_mode,
    dac_enable_i0,
    dac_valid_i0,
    dac_data_i0,
    dac_enable_q0,
    dac_valid_q0,
    dac_data_q0,
    dac_enable_i1,
    dac_valid_i1,
    dac_data_i1,
    dac_enable_q1,
    dac_valid_q1,
    dac_data_q1,
    dac_dunf,
    dac_r1_mode,
    s_axi_aclk,
    s_axi_aresetn,
    s_axi_awvalid,
    s_axi_awaddr,
    s_axi_awprot,
    s_axi_awready,
    s_axi_wvalid,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_wready,
    s_axi_bvalid,
    s_axi_bresp,
    s_axi_bready,
    s_axi_arvalid,
    s_axi_araddr,
    s_axi_arprot,
    s_axi_arready,
    s_axi_rvalid,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_rready,
    up_enable,
    up_txnrx,
    up_dac_gpio_in,
    up_dac_gpio_out,
    up_adc_gpio_in,
    up_adc_gpio_out);
  input rx_clk_in_p;
  input rx_clk_in_n;
  input rx_frame_in_p;
  input rx_frame_in_n;
  input [5:0]rx_data_in_p;
  input [5:0]rx_data_in_n;
  output tx_clk_out_p;
  output tx_clk_out_n;
  output tx_frame_out_p;
  output tx_frame_out_n;
  output [5:0]tx_data_out_p;
  output [5:0]tx_data_out_n;
  output enable;
  output txnrx;
  input dac_sync_in;
  output dac_sync_out;
  input tdd_sync;
  output tdd_sync_cntr;
  input gps_pps;
  (* X_INTERFACE_INFO = "xilinx.com:signal:interrupt:1.0 gps_pps_irq INTERRUPT" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME gps_pps_irq, SENSITIVITY LEVEL_HIGH, PortWidth 1" *) output gps_pps_irq;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 delay_clk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME delay_clk, FREQ_HZ 200000000, PHASE 0.0, CLK_DOMAIN design_1_CLK_COMMON_0_delay_clk, INSERT_VIP 0" *) input delay_clk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 l_clk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME l_clk, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN design_1_axi_ad9361_1_0_l_clk, INSERT_VIP 0" *) output l_clk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk, ASSOCIATED_RESET rst, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN design_1_axi_ad9361_1_0_l_clk, INSERT_VIP 0" *) input clk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 rst RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME rst, POLARITY ACTIVE_HIGH, INSERT_VIP 0" *) output rst;
  output adc_enable_i0;
  output adc_valid_i0;
  output [15:0]adc_data_i0;
  output adc_enable_q0;
  output adc_valid_q0;
  output [15:0]adc_data_q0;
  output adc_enable_i1;
  output adc_valid_i1;
  output [15:0]adc_data_i1;
  output adc_enable_q1;
  output adc_valid_q1;
  output [15:0]adc_data_q1;
  input adc_dovf;
  output adc_r1_mode;
  output dac_enable_i0;
  output dac_valid_i0;
  input [15:0]dac_data_i0;
  output dac_enable_q0;
  output dac_valid_q0;
  input [15:0]dac_data_q0;
  output dac_enable_i1;
  output dac_valid_i1;
  input [15:0]dac_data_i1;
  output dac_enable_q1;
  output dac_valid_q1;
  input [15:0]dac_data_q1;
  input dac_dunf;
  output dac_r1_mode;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 s_axi_aclk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s_axi_aclk, ASSOCIATED_BUSIF s_axi, ASSOCIATED_RESET s_axi_aresetn, FREQ_HZ 100000000, PHASE 0.0, CLK_DOMAIN design_1_CLK_COMMON_0_axi_periph_clk, INSERT_VIP 0" *) input s_axi_aclk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 s_axi_aresetn RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s_axi_aresetn, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input s_axi_aresetn;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi AWVALID" *) input s_axi_awvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi AWADDR" *) input [15:0]s_axi_awaddr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi AWPROT" *) input [2:0]s_axi_awprot;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi AWREADY" *) output s_axi_awready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi WVALID" *) input s_axi_wvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi WDATA" *) input [31:0]s_axi_wdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi WSTRB" *) input [3:0]s_axi_wstrb;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi WREADY" *) output s_axi_wready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi BVALID" *) output s_axi_bvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi BRESP" *) output [1:0]s_axi_bresp;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi BREADY" *) input s_axi_bready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi ARVALID" *) input s_axi_arvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi ARADDR" *) input [15:0]s_axi_araddr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi ARPROT" *) input [2:0]s_axi_arprot;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi ARREADY" *) output s_axi_arready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi RVALID" *) output s_axi_rvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi RDATA" *) output [31:0]s_axi_rdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi RRESP" *) output [1:0]s_axi_rresp;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi RREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s_axi, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 100000000, ID_WIDTH 0, ADDR_WIDTH 16, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN design_1_CLK_COMMON_0_axi_periph_clk, NUM_READ_THREADS 1, NU\nM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) input s_axi_rready;
  input up_enable;
  input up_txnrx;
  input [31:0]up_dac_gpio_in;
  output [31:0]up_dac_gpio_out;
  input [31:0]up_adc_gpio_in;
  output [31:0]up_adc_gpio_out;

  wire [15:0]adc_data_i0;
  wire [15:0]adc_data_i1;
  wire [15:0]adc_data_q0;
  wire [15:0]adc_data_q1;
  wire adc_dovf;
  wire adc_enable_i0;
  wire adc_enable_i1;
  wire adc_enable_q0;
  wire adc_enable_q1;
  wire adc_r1_mode;
  wire adc_valid_i0;
  wire adc_valid_i1;
  wire adc_valid_q0;
  wire adc_valid_q1;
  wire clk;
  wire [15:0]dac_data_i0;
  wire [15:0]dac_data_i1;
  wire [15:0]dac_data_q0;
  wire [15:0]dac_data_q1;
  wire dac_dunf;
  wire dac_enable_i0;
  wire dac_enable_i1;
  wire dac_enable_q0;
  wire dac_enable_q1;
  wire dac_r1_mode;
  wire dac_sync_in;
  wire dac_sync_out;
  wire dac_valid_i0;
  wire dac_valid_i1;
  wire dac_valid_q0;
  wire dac_valid_q1;
  wire delay_clk;
  (* DRIVE = "12" *) (* SLEW = "SLOW" *) wire enable;
  wire gps_pps;
  wire gps_pps_irq;
  wire l_clk;
  wire rst;
  (* DIFF_TERM = 0 *) (* IBUF_LOW_PWR *) wire rx_clk_in_n;
  (* DIFF_TERM = 0 *) (* IBUF_LOW_PWR *) wire rx_clk_in_p;
  (* DIFF_TERM = 0 *) (* IBUF_LOW_PWR *) wire [5:0]rx_data_in_n;
  (* DIFF_TERM = 0 *) (* IBUF_LOW_PWR *) wire [5:0]rx_data_in_p;
  (* DIFF_TERM = 0 *) (* IBUF_LOW_PWR *) wire rx_frame_in_n;
  (* DIFF_TERM = 0 *) (* IBUF_LOW_PWR *) wire rx_frame_in_p;
  wire s_axi_aclk;
  wire [15:0]s_axi_araddr;
  wire s_axi_aresetn;
  wire [2:0]s_axi_arprot;
  wire s_axi_arready;
  wire s_axi_arvalid;
  wire [15:0]s_axi_awaddr;
  wire [2:0]s_axi_awprot;
  wire s_axi_awready;
  wire s_axi_awvalid;
  wire s_axi_bready;
  wire [1:0]s_axi_bresp;
  wire s_axi_bvalid;
  wire [31:0]s_axi_rdata;
  wire s_axi_rready;
  wire [1:0]s_axi_rresp;
  wire s_axi_rvalid;
  wire [31:0]s_axi_wdata;
  wire s_axi_wready;
  wire [3:0]s_axi_wstrb;
  wire s_axi_wvalid;
  wire tdd_sync;
  wire tdd_sync_cntr;
  (* SLEW = "SLOW" *) wire tx_clk_out_n;
  (* SLEW = "SLOW" *) wire tx_clk_out_p;
  (* SLEW = "SLOW" *) wire [5:0]tx_data_out_n;
  (* SLEW = "SLOW" *) wire [5:0]tx_data_out_p;
  (* SLEW = "SLOW" *) wire tx_frame_out_n;
  (* SLEW = "SLOW" *) wire tx_frame_out_p;
  (* DRIVE = "12" *) (* SLEW = "SLOW" *) wire txnrx;
  wire [31:0]up_adc_gpio_in;
  wire [31:0]up_adc_gpio_out;
  wire [31:0]up_dac_gpio_in;
  wire [31:0]up_dac_gpio_out;
  wire up_enable;
  wire up_txnrx;
  wire NLW_inst_tx_clk_out_UNCONNECTED;
  wire NLW_inst_tx_frame_out_UNCONNECTED;
  wire [11:0]NLW_inst_tx_data_out_UNCONNECTED;

  (* ADC_DATAFORMAT_DISABLE = "0" *) 
  (* ADC_DATAFORMAT_DISABLE_INT = "0" *) 
  (* ADC_DATAPATH_DISABLE = "0" *) 
  (* ADC_DCFILTER_DISABLE = "1" *) 
  (* ADC_DCFILTER_DISABLE_INT = "1" *) 
  (* ADC_INIT_DELAY = "0" *) 
  (* ADC_IQCORRECTION_DISABLE = "1" *) 
  (* ADC_IQCORRECTION_DISABLE_INT = "1" *) 
  (* ADC_USERPORTS_DISABLE = "0" *) 
  (* ADC_USERPORTS_DISABLE_INT = "0" *) 
  (* CMOS_OR_LVDS_N = "0" *) 
  (* DAC_CLK_EDGE_SEL = "0" *) 
  (* DAC_DATAPATH_DISABLE = "0" *) 
  (* DAC_DDS_CORDIC_DW = "14" *) 
  (* DAC_DDS_CORDIC_PHASE_DW = "13" *) 
  (* DAC_DDS_DISABLE = "1" *) 
  (* DAC_DDS_DISABLE_INT = "1" *) 
  (* DAC_DDS_TYPE = "1" *) 
  (* DAC_DELAYCNTRL_DISABLE_INT = "1" *) 
  (* DAC_INIT_DELAY = "0" *) 
  (* DAC_IODELAY_ENABLE = "0" *) 
  (* DAC_IQCORRECTION_DISABLE = "1" *) 
  (* DAC_IQCORRECTION_DISABLE_INT = "1" *) 
  (* DAC_USERPORTS_DISABLE = "0" *) 
  (* DAC_USERPORTS_DISABLE_INT = "0" *) 
  (* DELAY_REFCLK_FREQUENCY = "200" *) 
  (* DEV_PACKAGE = "3" *) 
  (* FPGA_FAMILY = "3" *) 
  (* FPGA_TECHNOLOGY = "1" *) 
  (* ID = "0" *) 
  (* IO_DELAY_GROUP = "dev_0_if_delay_group" *) 
  (* MIMO_ENABLE = "0" *) 
  (* MODE_1R1T = "0" *) 
  (* PPS_RECEIVER_ENABLE = "0" *) 
  (* SPEED_GRADE = "10" *) 
  (* TDD_DISABLE = "1" *) 
  (* USE_SSI_CLK = "1" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_ad9361 inst
       (.adc_data_i0(adc_data_i0),
        .adc_data_i1(adc_data_i1),
        .adc_data_q0(adc_data_q0),
        .adc_data_q1(adc_data_q1),
        .adc_dovf(adc_dovf),
        .adc_enable_i0(adc_enable_i0),
        .adc_enable_i1(adc_enable_i1),
        .adc_enable_q0(adc_enable_q0),
        .adc_enable_q1(adc_enable_q1),
        .adc_r1_mode(adc_r1_mode),
        .adc_valid_i0(adc_valid_i0),
        .adc_valid_i1(adc_valid_i1),
        .adc_valid_q0(adc_valid_q0),
        .adc_valid_q1(adc_valid_q1),
        .clk(clk),
        .dac_data_i0(dac_data_i0),
        .dac_data_i1(dac_data_i1),
        .dac_data_q0(dac_data_q0),
        .dac_data_q1(dac_data_q1),
        .dac_dunf(dac_dunf),
        .dac_enable_i0(dac_enable_i0),
        .dac_enable_i1(dac_enable_i1),
        .dac_enable_q0(dac_enable_q0),
        .dac_enable_q1(dac_enable_q1),
        .dac_r1_mode(dac_r1_mode),
        .dac_sync_in(dac_sync_in),
        .dac_sync_out(dac_sync_out),
        .dac_valid_i0(dac_valid_i0),
        .dac_valid_i1(dac_valid_i1),
        .dac_valid_q0(dac_valid_q0),
        .dac_valid_q1(dac_valid_q1),
        .delay_clk(delay_clk),
        .enable(enable),
        .gps_pps(gps_pps),
        .gps_pps_irq(gps_pps_irq),
        .l_clk(l_clk),
        .rst(rst),
        .rx_clk_in(1'b0),
        .rx_clk_in_n(rx_clk_in_n),
        .rx_clk_in_p(rx_clk_in_p),
        .rx_data_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rx_data_in_n(rx_data_in_n),
        .rx_data_in_p(rx_data_in_p),
        .rx_frame_in(1'b0),
        .rx_frame_in_n(rx_frame_in_n),
        .rx_frame_in_p(rx_frame_in_p),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_araddr(s_axi_araddr),
        .s_axi_aresetn(s_axi_aresetn),
        .s_axi_arprot(s_axi_arprot),
        .s_axi_arready(s_axi_arready),
        .s_axi_arvalid(s_axi_arvalid),
        .s_axi_awaddr(s_axi_awaddr),
        .s_axi_awprot(s_axi_awprot),
        .s_axi_awready(s_axi_awready),
        .s_axi_awvalid(s_axi_awvalid),
        .s_axi_bready(s_axi_bready),
        .s_axi_bresp(s_axi_bresp),
        .s_axi_bvalid(s_axi_bvalid),
        .s_axi_rdata(s_axi_rdata),
        .s_axi_rready(s_axi_rready),
        .s_axi_rresp(s_axi_rresp),
        .s_axi_rvalid(s_axi_rvalid),
        .s_axi_wdata(s_axi_wdata),
        .s_axi_wready(s_axi_wready),
        .s_axi_wstrb(s_axi_wstrb),
        .s_axi_wvalid(s_axi_wvalid),
        .tdd_sync(tdd_sync),
        .tdd_sync_cntr(tdd_sync_cntr),
        .tx_clk_out(NLW_inst_tx_clk_out_UNCONNECTED),
        .tx_clk_out_n(tx_clk_out_n),
        .tx_clk_out_p(tx_clk_out_p),
        .tx_data_out(NLW_inst_tx_data_out_UNCONNECTED[11:0]),
        .tx_data_out_n(tx_data_out_n),
        .tx_data_out_p(tx_data_out_p),
        .tx_frame_out(NLW_inst_tx_frame_out_UNCONNECTED),
        .tx_frame_out_n(tx_frame_out_n),
        .tx_frame_out_p(tx_frame_out_p),
        .txnrx(txnrx),
        .up_adc_gpio_in(up_adc_gpio_in),
        .up_adc_gpio_out(up_adc_gpio_out),
        .up_dac_gpio_in(up_dac_gpio_in),
        .up_dac_gpio_out(up_dac_gpio_out),
        .up_enable(up_enable),
        .up_txnrx(up_txnrx));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_adc_channel
   (up_adc_lb_enb_reg_0,
    D,
    up_adc_pn_oos_s,
    up_adc_pn_err_s,
    up_wack_s,
    up_adc_pn_type_reg_0,
    up_adc_pn_sel_reg_0,
    up_rack_s,
    \d_data_cntrl_int_reg[75] ,
    \up_adc_pnseq_sel_reg[3]_0 ,
    \adc_pn1_data_in_reg[23] ,
    \adc_pn1_data_pn_reg[23] ,
    adc_pn1_valid_in_reg,
    \up_adc_data_sel_reg[3]_0 ,
    adc_enable_i0,
    up_adc_pn_oos_s_6,
    up_adc_pn_err_s_7,
    \up_rdata_int_reg[24]_0 ,
    p_0_in_14,
    up_adc_dfmt_se0,
    \up_adc_pnseq_sel_reg[3]_1 ,
    s_axi_aclk,
    clk,
    AR,
    up_adc_pn_oos_int_reg_0,
    up_adc_pn_err_int_reg_0,
    p_8_in,
    up_rreq_s,
    \data_int_reg[11] ,
    \data_int_reg[11]_0 ,
    adc_pn_err_s,
    adc_pn_oos_s,
    Q,
    adc_pn0_data_in,
    \adc_pn_data_pn_reg[23] ,
    \adc_pn_data_pn_reg[15] ,
    adc_pn1_valid_in,
    adc_pn_valid_in_reg,
    \up_adc_data_sel_reg[3]_1 ,
    s_axi_aresetn,
    SR,
    \up_rdata_int_reg[24]_1 );
  output up_adc_lb_enb_reg_0;
  output [3:0]D;
  output [0:0]up_adc_pn_oos_s;
  output [0:0]up_adc_pn_err_s;
  output [0:0]up_wack_s;
  output up_adc_pn_type_reg_0;
  output up_adc_pn_sel_reg_0;
  output [0:0]up_rack_s;
  output [12:0]\d_data_cntrl_int_reg[75] ;
  output [3:0]\up_adc_pnseq_sel_reg[3]_0 ;
  output [23:0]\adc_pn1_data_in_reg[23] ;
  output [23:0]\adc_pn1_data_pn_reg[23] ;
  output adc_pn1_valid_in_reg;
  output [3:0]\up_adc_data_sel_reg[3]_0 ;
  output adc_enable_i0;
  output up_adc_pn_oos_s_6;
  output up_adc_pn_err_s_7;
  output [13:0]\up_rdata_int_reg[24]_0 ;
  input p_0_in_14;
  input up_adc_dfmt_se0;
  input [12:0]\up_adc_pnseq_sel_reg[3]_1 ;
  input s_axi_aclk;
  input clk;
  input [0:0]AR;
  input up_adc_pn_oos_int_reg_0;
  input up_adc_pn_err_int_reg_0;
  input p_8_in;
  input up_rreq_s;
  input [11:0]\data_int_reg[11] ;
  input [11:0]\data_int_reg[11]_0 ;
  input adc_pn_err_s;
  input adc_pn_oos_s;
  input [23:0]Q;
  input [15:0]adc_pn0_data_in;
  input [23:0]\adc_pn_data_pn_reg[23] ;
  input [15:0]\adc_pn_data_pn_reg[15] ;
  input adc_pn1_valid_in;
  input adc_pn_valid_in_reg;
  input [0:0]\up_adc_data_sel_reg[3]_1 ;
  input s_axi_aresetn;
  input [0:0]SR;
  input [13:0]\up_rdata_int_reg[24]_1 ;

  wire [0:0]AR;
  wire [3:0]D;
  wire [23:0]Q;
  wire [0:0]SR;
  wire adc_enable_i0;
  wire [15:0]adc_pn0_data_in;
  wire [23:0]\adc_pn1_data_in_reg[23] ;
  wire [23:0]\adc_pn1_data_pn_reg[23] ;
  wire adc_pn1_valid_in;
  wire adc_pn1_valid_in_reg;
  wire [15:0]\adc_pn_data_pn_reg[15] ;
  wire [23:0]\adc_pn_data_pn_reg[23] ;
  wire adc_pn_err_s;
  wire adc_pn_oos_s;
  wire adc_pn_valid_in_reg;
  wire clk;
  wire [12:0]\d_data_cntrl_int_reg[75] ;
  wire [11:0]\data_int_reg[11] ;
  wire [11:0]\data_int_reg[11]_0 ;
  wire p_0_in_14;
  wire p_8_in;
  wire s_axi_aclk;
  wire s_axi_aresetn;
  wire \up_adc_data_sel_m[0]_i_1_n_0 ;
  wire \up_adc_data_sel_m[1]_i_1_n_0 ;
  wire \up_adc_data_sel_m[2]_i_1_n_0 ;
  wire \up_adc_data_sel_m[3]_i_1_n_0 ;
  wire \up_adc_data_sel_m_reg_n_0_[0] ;
  wire \up_adc_data_sel_m_reg_n_0_[1] ;
  wire \up_adc_data_sel_m_reg_n_0_[2] ;
  wire \up_adc_data_sel_m_reg_n_0_[3] ;
  wire [3:0]\up_adc_data_sel_reg[3]_0 ;
  wire [0:0]\up_adc_data_sel_reg[3]_1 ;
  wire up_adc_dfmt_se0;
  wire up_adc_lb_enb_reg_0;
  wire up_adc_pn_err_int_reg_0;
  wire [0:0]up_adc_pn_err_s;
  wire up_adc_pn_err_s_7;
  wire up_adc_pn_oos_int_reg_0;
  wire [0:0]up_adc_pn_oos_s;
  wire up_adc_pn_oos_s_6;
  wire up_adc_pn_sel_reg_0;
  wire up_adc_pn_type_reg_0;
  wire \up_adc_pnseq_sel_m[0]_i_1_n_0 ;
  wire \up_adc_pnseq_sel_m[1]_i_1_n_0 ;
  wire \up_adc_pnseq_sel_m[2]_i_1_n_0 ;
  wire \up_adc_pnseq_sel_m[3]_i_1_n_0 ;
  wire \up_adc_pnseq_sel_m_reg_n_0_[0] ;
  wire \up_adc_pnseq_sel_m_reg_n_0_[1] ;
  wire \up_adc_pnseq_sel_m_reg_n_0_[2] ;
  wire \up_adc_pnseq_sel_m_reg_n_0_[3] ;
  wire [3:0]\up_adc_pnseq_sel_reg[3]_0 ;
  wire [12:0]\up_adc_pnseq_sel_reg[3]_1 ;
  wire [0:0]up_rack_s;
  wire [13:0]\up_rdata_int_reg[24]_0 ;
  wire [13:0]\up_rdata_int_reg[24]_1 ;
  wire up_rreq_s;
  wire [0:0]up_wack_s;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_xfer_cntrl__xdcDup__1 i_xfer_cntrl
       (.AR(AR),
        .D({D,\up_adc_pnseq_sel_m_reg_n_0_[3] ,\up_adc_pnseq_sel_m_reg_n_0_[2] ,\up_adc_pnseq_sel_m_reg_n_0_[1] ,\up_adc_pnseq_sel_m_reg_n_0_[0] ,\up_adc_data_sel_m_reg_n_0_[3] ,\up_adc_data_sel_m_reg_n_0_[2] ,\up_adc_data_sel_m_reg_n_0_[1] ,\up_adc_data_sel_m_reg_n_0_[0] }),
        .Q(Q),
        .adc_enable_i0(adc_enable_i0),
        .adc_pn0_data_in(adc_pn0_data_in),
        .\adc_pn1_data_in_reg[23] (\adc_pn1_data_in_reg[23] ),
        .\adc_pn1_data_pn_reg[23] (\adc_pn1_data_pn_reg[23] ),
        .adc_pn1_valid_in(adc_pn1_valid_in),
        .adc_pn1_valid_in_reg(adc_pn1_valid_in_reg),
        .\adc_pn_data_pn_reg[15] (\adc_pn_data_pn_reg[15] ),
        .\adc_pn_data_pn_reg[23] (\adc_pn_data_pn_reg[23] ),
        .adc_pn_valid_in_reg(adc_pn_valid_in_reg),
        .clk(clk),
        .\d_data_cntrl_int_reg[75]_0 (\d_data_cntrl_int_reg[75] ),
        .\data_int_reg[11] (\data_int_reg[11] ),
        .\data_int_reg[11]_0 (\data_int_reg[11]_0 ),
        .p_0_in_14(p_0_in_14),
        .s_axi_aclk(s_axi_aclk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_xfer_status__xdcDup__1 i_xfer_status
       (.AR(AR),
        .adc_pn_err_s(adc_pn_err_s),
        .adc_pn_oos_s(adc_pn_oos_s),
        .clk(clk),
        .p_0_in_14(p_0_in_14),
        .s_axi_aclk(s_axi_aclk),
        .up_adc_pn_err_s_7(up_adc_pn_err_s_7),
        .up_adc_pn_oos_s_6(up_adc_pn_oos_s_6));
  LUT2 #(
    .INIT(4'hE)) 
    \up_adc_data_sel_m[0]_i_1 
       (.I0(\up_adc_data_sel_reg[3]_0 [0]),
        .I1(up_adc_lb_enb_reg_0),
        .O(\up_adc_data_sel_m[0]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h08)) 
    \up_adc_data_sel_m[1]_i_1 
       (.I0(\up_adc_data_sel_reg[3]_0 [1]),
        .I1(s_axi_aresetn),
        .I2(up_adc_lb_enb_reg_0),
        .O(\up_adc_data_sel_m[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \up_adc_data_sel_m[2]_i_1 
       (.I0(\up_adc_data_sel_reg[3]_0 [2]),
        .I1(s_axi_aresetn),
        .I2(up_adc_lb_enb_reg_0),
        .O(\up_adc_data_sel_m[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \up_adc_data_sel_m[3]_i_1 
       (.I0(\up_adc_data_sel_reg[3]_0 [3]),
        .I1(s_axi_aresetn),
        .I2(up_adc_lb_enb_reg_0),
        .O(\up_adc_data_sel_m[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_adc_data_sel_m_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\up_adc_data_sel_m[0]_i_1_n_0 ),
        .Q(\up_adc_data_sel_m_reg_n_0_[0] ),
        .R(p_0_in_14));
  FDRE #(
    .INIT(1'b0)) 
    \up_adc_data_sel_m_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\up_adc_data_sel_m[1]_i_1_n_0 ),
        .Q(\up_adc_data_sel_m_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \up_adc_data_sel_m_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\up_adc_data_sel_m[2]_i_1_n_0 ),
        .Q(\up_adc_data_sel_m_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \up_adc_data_sel_m_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\up_adc_data_sel_m[3]_i_1_n_0 ),
        .Q(\up_adc_data_sel_m_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \up_adc_data_sel_reg[0] 
       (.C(s_axi_aclk),
        .CE(\up_adc_data_sel_reg[3]_1 ),
        .D(\up_adc_pnseq_sel_reg[3]_1 [0]),
        .Q(\up_adc_data_sel_reg[3]_0 [0]),
        .R(p_0_in_14));
  FDRE #(
    .INIT(1'b0)) 
    \up_adc_data_sel_reg[1] 
       (.C(s_axi_aclk),
        .CE(\up_adc_data_sel_reg[3]_1 ),
        .D(\up_adc_pnseq_sel_reg[3]_1 [1]),
        .Q(\up_adc_data_sel_reg[3]_0 [1]),
        .R(p_0_in_14));
  FDRE #(
    .INIT(1'b0)) 
    \up_adc_data_sel_reg[2] 
       (.C(s_axi_aclk),
        .CE(\up_adc_data_sel_reg[3]_1 ),
        .D(\up_adc_pnseq_sel_reg[3]_1 [2]),
        .Q(\up_adc_data_sel_reg[3]_0 [2]),
        .R(p_0_in_14));
  FDRE #(
    .INIT(1'b0)) 
    \up_adc_data_sel_reg[3] 
       (.C(s_axi_aclk),
        .CE(\up_adc_data_sel_reg[3]_1 ),
        .D(\up_adc_pnseq_sel_reg[3]_1 [3]),
        .Q(\up_adc_data_sel_reg[3]_0 [3]),
        .R(p_0_in_14));
  FDRE #(
    .INIT(1'b0)) 
    up_adc_dfmt_enable_reg
       (.C(s_axi_aclk),
        .CE(up_adc_dfmt_se0),
        .D(\up_adc_pnseq_sel_reg[3]_1 [4]),
        .Q(D[1]),
        .R(p_0_in_14));
  FDRE #(
    .INIT(1'b0)) 
    up_adc_dfmt_se_reg
       (.C(s_axi_aclk),
        .CE(up_adc_dfmt_se0),
        .D(\up_adc_pnseq_sel_reg[3]_1 [6]),
        .Q(D[3]),
        .R(p_0_in_14));
  FDRE #(
    .INIT(1'b0)) 
    up_adc_dfmt_type_reg
       (.C(s_axi_aclk),
        .CE(up_adc_dfmt_se0),
        .D(\up_adc_pnseq_sel_reg[3]_1 [5]),
        .Q(D[2]),
        .R(p_0_in_14));
  FDRE #(
    .INIT(1'b0)) 
    up_adc_enable_reg
       (.C(s_axi_aclk),
        .CE(up_adc_dfmt_se0),
        .D(\up_adc_pnseq_sel_reg[3]_1 [0]),
        .Q(D[0]),
        .R(p_0_in_14));
  FDRE #(
    .INIT(1'b0)) 
    up_adc_lb_enb_reg
       (.C(s_axi_aclk),
        .CE(up_adc_dfmt_se0),
        .D(\up_adc_pnseq_sel_reg[3]_1 [8]),
        .Q(up_adc_lb_enb_reg_0),
        .R(p_0_in_14));
  FDRE #(
    .INIT(1'b0)) 
    up_adc_pn_err_int_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(up_adc_pn_err_int_reg_0),
        .Q(up_adc_pn_err_s),
        .R(p_0_in_14));
  FDRE #(
    .INIT(1'b0)) 
    up_adc_pn_oos_int_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(up_adc_pn_oos_int_reg_0),
        .Q(up_adc_pn_oos_s),
        .R(p_0_in_14));
  FDRE #(
    .INIT(1'b0)) 
    up_adc_pn_sel_reg
       (.C(s_axi_aclk),
        .CE(up_adc_dfmt_se0),
        .D(\up_adc_pnseq_sel_reg[3]_1 [7]),
        .Q(up_adc_pn_sel_reg_0),
        .R(p_0_in_14));
  FDRE #(
    .INIT(1'b0)) 
    up_adc_pn_type_reg
       (.C(s_axi_aclk),
        .CE(up_adc_dfmt_se0),
        .D(\up_adc_pnseq_sel_reg[3]_1 [1]),
        .Q(up_adc_pn_type_reg_0),
        .R(p_0_in_14));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hBE)) 
    \up_adc_pnseq_sel_m[0]_i_1 
       (.I0(\up_adc_pnseq_sel_reg[3]_0 [0]),
        .I1(up_adc_pn_type_reg_0),
        .I2(up_adc_pn_sel_reg_0),
        .O(\up_adc_pnseq_sel_m[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'h90)) 
    \up_adc_pnseq_sel_m[1]_i_1 
       (.I0(up_adc_pn_sel_reg_0),
        .I1(up_adc_pn_type_reg_0),
        .I2(\up_adc_pnseq_sel_reg[3]_0 [1]),
        .O(\up_adc_pnseq_sel_m[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'h90)) 
    \up_adc_pnseq_sel_m[2]_i_1 
       (.I0(up_adc_pn_sel_reg_0),
        .I1(up_adc_pn_type_reg_0),
        .I2(\up_adc_pnseq_sel_reg[3]_0 [2]),
        .O(\up_adc_pnseq_sel_m[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hB2)) 
    \up_adc_pnseq_sel_m[3]_i_1 
       (.I0(\up_adc_pnseq_sel_reg[3]_0 [3]),
        .I1(up_adc_pn_type_reg_0),
        .I2(up_adc_pn_sel_reg_0),
        .O(\up_adc_pnseq_sel_m[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_adc_pnseq_sel_m_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\up_adc_pnseq_sel_m[0]_i_1_n_0 ),
        .Q(\up_adc_pnseq_sel_m_reg_n_0_[0] ),
        .R(p_0_in_14));
  FDRE #(
    .INIT(1'b0)) 
    \up_adc_pnseq_sel_m_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\up_adc_pnseq_sel_m[1]_i_1_n_0 ),
        .Q(\up_adc_pnseq_sel_m_reg_n_0_[1] ),
        .R(p_0_in_14));
  FDRE #(
    .INIT(1'b0)) 
    \up_adc_pnseq_sel_m_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\up_adc_pnseq_sel_m[2]_i_1_n_0 ),
        .Q(\up_adc_pnseq_sel_m_reg_n_0_[2] ),
        .R(p_0_in_14));
  FDRE #(
    .INIT(1'b0)) 
    \up_adc_pnseq_sel_m_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\up_adc_pnseq_sel_m[3]_i_1_n_0 ),
        .Q(\up_adc_pnseq_sel_m_reg_n_0_[3] ),
        .R(p_0_in_14));
  FDRE #(
    .INIT(1'b0)) 
    \up_adc_pnseq_sel_reg[0] 
       (.C(s_axi_aclk),
        .CE(\up_adc_data_sel_reg[3]_1 ),
        .D(\up_adc_pnseq_sel_reg[3]_1 [9]),
        .Q(\up_adc_pnseq_sel_reg[3]_0 [0]),
        .R(p_0_in_14));
  FDRE #(
    .INIT(1'b0)) 
    \up_adc_pnseq_sel_reg[1] 
       (.C(s_axi_aclk),
        .CE(\up_adc_data_sel_reg[3]_1 ),
        .D(\up_adc_pnseq_sel_reg[3]_1 [10]),
        .Q(\up_adc_pnseq_sel_reg[3]_0 [1]),
        .R(p_0_in_14));
  FDRE #(
    .INIT(1'b0)) 
    \up_adc_pnseq_sel_reg[2] 
       (.C(s_axi_aclk),
        .CE(\up_adc_data_sel_reg[3]_1 ),
        .D(\up_adc_pnseq_sel_reg[3]_1 [11]),
        .Q(\up_adc_pnseq_sel_reg[3]_0 [2]),
        .R(p_0_in_14));
  FDRE #(
    .INIT(1'b0)) 
    \up_adc_pnseq_sel_reg[3] 
       (.C(s_axi_aclk),
        .CE(\up_adc_data_sel_reg[3]_1 ),
        .D(\up_adc_pnseq_sel_reg[3]_1 [12]),
        .Q(\up_adc_pnseq_sel_reg[3]_0 [3]),
        .R(p_0_in_14));
  FDRE #(
    .INIT(1'b0)) 
    up_rack_int_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(up_rreq_s),
        .Q(up_rack_s),
        .R(p_0_in_14));
  FDRE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\up_rdata_int_reg[24]_1 [0]),
        .Q(\up_rdata_int_reg[24]_0 [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[10] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\up_rdata_int_reg[24]_1 [7]),
        .Q(\up_rdata_int_reg[24]_0 [7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[11] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\up_rdata_int_reg[24]_1 [8]),
        .Q(\up_rdata_int_reg[24]_0 [8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[16] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\up_rdata_int_reg[24]_1 [9]),
        .Q(\up_rdata_int_reg[24]_0 [9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[17] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\up_rdata_int_reg[24]_1 [10]),
        .Q(\up_rdata_int_reg[24]_0 [10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[18] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\up_rdata_int_reg[24]_1 [11]),
        .Q(\up_rdata_int_reg[24]_0 [11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[19] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\up_rdata_int_reg[24]_1 [12]),
        .Q(\up_rdata_int_reg[24]_0 [12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\up_rdata_int_reg[24]_1 [1]),
        .Q(\up_rdata_int_reg[24]_0 [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[24] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\up_rdata_int_reg[24]_1 [13]),
        .Q(\up_rdata_int_reg[24]_0 [13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\up_rdata_int_reg[24]_1 [2]),
        .Q(\up_rdata_int_reg[24]_0 [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\up_rdata_int_reg[24]_1 [3]),
        .Q(\up_rdata_int_reg[24]_0 [3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\up_rdata_int_reg[24]_1 [4]),
        .Q(\up_rdata_int_reg[24]_0 [4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\up_rdata_int_reg[24]_1 [5]),
        .Q(\up_rdata_int_reg[24]_0 [5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\up_rdata_int_reg[24]_1 [6]),
        .Q(\up_rdata_int_reg[24]_0 [6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    up_wack_int_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_8_in),
        .Q(up_wack_s),
        .R(p_0_in_14));
endmodule

(* ORIG_REF_NAME = "up_adc_channel" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_adc_channel__parameterized0
   (up_adc_lb_enb_reg_0,
    up_adc_dfmt_se_reg_0,
    up_adc_pn_oos_s,
    up_adc_pn_err_s,
    up_wack_s,
    up_adc_pn_type_reg_0,
    up_adc_pn_sel_reg_0,
    up_rack_s,
    D,
    \up_adc_pnseq_sel_reg[3]_0 ,
    up_adc_pn_err_int_reg_0,
    up_adc_pn_oos_int_reg_0,
    \adc_pn1_data_in_reg[23] ,
    \adc_pn1_data_pn_reg[23] ,
    adc_pn1_valid_in_reg,
    \up_adc_data_sel_reg[3]_0 ,
    adc_enable_q0,
    up_adc_pn_oos_s_8,
    up_adc_pn_err_s_9,
    \up_rdata_int_reg[24]_0 ,
    p_0_in_14,
    up_adc_dfmt_se0_15,
    \up_adc_pnseq_sel_reg[3]_1 ,
    s_axi_aclk,
    clk,
    AR,
    up_adc_pn_oos_int_reg_1,
    up_adc_pn_err_int_reg_1,
    p_8_in_16,
    up_rreq_s_17,
    \data_int_reg[11] ,
    \data_int_reg[11]_0 ,
    up_status_pn_err_reg,
    up_status_pn_oos_reg,
    adc_pn_err_s,
    adc_pn_oos_s,
    Q,
    adc_pn0_data_in,
    \adc_pn_data_pn_reg[23] ,
    \adc_pn_data_pn_reg[15] ,
    adc_pn1_valid_in,
    adc_pn_valid_in_reg,
    \up_adc_data_sel_reg[3]_1 ,
    s_axi_aresetn,
    \up_rdata_int_reg[24]_1 ,
    \up_rdata_int_reg[24]_2 );
  output up_adc_lb_enb_reg_0;
  output [3:0]up_adc_dfmt_se_reg_0;
  output [0:0]up_adc_pn_oos_s;
  output [0:0]up_adc_pn_err_s;
  output [0:0]up_wack_s;
  output up_adc_pn_type_reg_0;
  output up_adc_pn_sel_reg_0;
  output [0:0]up_rack_s;
  output [12:0]D;
  output [3:0]\up_adc_pnseq_sel_reg[3]_0 ;
  output up_adc_pn_err_int_reg_0;
  output up_adc_pn_oos_int_reg_0;
  output [23:0]\adc_pn1_data_in_reg[23] ;
  output [23:0]\adc_pn1_data_pn_reg[23] ;
  output adc_pn1_valid_in_reg;
  output [3:0]\up_adc_data_sel_reg[3]_0 ;
  output adc_enable_q0;
  output up_adc_pn_oos_s_8;
  output up_adc_pn_err_s_9;
  output [13:0]\up_rdata_int_reg[24]_0 ;
  input p_0_in_14;
  input up_adc_dfmt_se0_15;
  input [12:0]\up_adc_pnseq_sel_reg[3]_1 ;
  input s_axi_aclk;
  input clk;
  input [0:0]AR;
  input up_adc_pn_oos_int_reg_1;
  input up_adc_pn_err_int_reg_1;
  input p_8_in_16;
  input up_rreq_s_17;
  input [11:0]\data_int_reg[11] ;
  input [11:0]\data_int_reg[11]_0 ;
  input [2:0]up_status_pn_err_reg;
  input [2:0]up_status_pn_oos_reg;
  input adc_pn_err_s;
  input adc_pn_oos_s;
  input [23:0]Q;
  input [15:0]adc_pn0_data_in;
  input [23:0]\adc_pn_data_pn_reg[23] ;
  input [15:0]\adc_pn_data_pn_reg[15] ;
  input adc_pn1_valid_in;
  input adc_pn_valid_in_reg;
  input [0:0]\up_adc_data_sel_reg[3]_1 ;
  input s_axi_aresetn;
  input [0:0]\up_rdata_int_reg[24]_1 ;
  input [13:0]\up_rdata_int_reg[24]_2 ;

  wire [0:0]AR;
  wire [12:0]D;
  wire [23:0]Q;
  wire adc_enable_q0;
  wire [15:0]adc_pn0_data_in;
  wire [23:0]\adc_pn1_data_in_reg[23] ;
  wire [23:0]\adc_pn1_data_pn_reg[23] ;
  wire adc_pn1_valid_in;
  wire adc_pn1_valid_in_reg;
  wire [15:0]\adc_pn_data_pn_reg[15] ;
  wire [23:0]\adc_pn_data_pn_reg[23] ;
  wire adc_pn_err_s;
  wire adc_pn_oos_s;
  wire adc_pn_valid_in_reg;
  wire clk;
  wire [11:0]\data_int_reg[11] ;
  wire [11:0]\data_int_reg[11]_0 ;
  wire p_0_in_14;
  wire p_8_in_16;
  wire s_axi_aclk;
  wire s_axi_aresetn;
  wire \up_adc_data_sel_m[0]_i_1__0_n_0 ;
  wire \up_adc_data_sel_m[1]_i_1__0_n_0 ;
  wire \up_adc_data_sel_m[2]_i_1__0_n_0 ;
  wire \up_adc_data_sel_m[3]_i_1__0_n_0 ;
  wire \up_adc_data_sel_m_reg_n_0_[0] ;
  wire \up_adc_data_sel_m_reg_n_0_[1] ;
  wire \up_adc_data_sel_m_reg_n_0_[2] ;
  wire \up_adc_data_sel_m_reg_n_0_[3] ;
  wire [3:0]\up_adc_data_sel_reg[3]_0 ;
  wire [0:0]\up_adc_data_sel_reg[3]_1 ;
  wire up_adc_dfmt_se0_15;
  wire [3:0]up_adc_dfmt_se_reg_0;
  wire up_adc_lb_enb_reg_0;
  wire up_adc_pn_err_int_reg_0;
  wire up_adc_pn_err_int_reg_1;
  wire [0:0]up_adc_pn_err_s;
  wire up_adc_pn_err_s_9;
  wire up_adc_pn_oos_int_reg_0;
  wire up_adc_pn_oos_int_reg_1;
  wire [0:0]up_adc_pn_oos_s;
  wire up_adc_pn_oos_s_8;
  wire up_adc_pn_sel_reg_0;
  wire up_adc_pn_type_reg_0;
  wire \up_adc_pnseq_sel_m[0]_i_1__0_n_0 ;
  wire \up_adc_pnseq_sel_m[1]_i_1__0_n_0 ;
  wire \up_adc_pnseq_sel_m[2]_i_1__0_n_0 ;
  wire \up_adc_pnseq_sel_m[3]_i_1__0_n_0 ;
  wire \up_adc_pnseq_sel_m_reg_n_0_[0] ;
  wire \up_adc_pnseq_sel_m_reg_n_0_[1] ;
  wire \up_adc_pnseq_sel_m_reg_n_0_[2] ;
  wire \up_adc_pnseq_sel_m_reg_n_0_[3] ;
  wire [3:0]\up_adc_pnseq_sel_reg[3]_0 ;
  wire [12:0]\up_adc_pnseq_sel_reg[3]_1 ;
  wire [0:0]up_rack_s;
  wire [13:0]\up_rdata_int_reg[24]_0 ;
  wire [0:0]\up_rdata_int_reg[24]_1 ;
  wire [13:0]\up_rdata_int_reg[24]_2 ;
  wire up_rreq_s_17;
  wire [2:0]up_status_pn_err_reg;
  wire [2:0]up_status_pn_oos_reg;
  wire [0:0]up_wack_s;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_xfer_cntrl__xdcDup__2 i_xfer_cntrl
       (.AR(AR),
        .D(D),
        .Q(Q),
        .adc_enable_q0(adc_enable_q0),
        .adc_pn0_data_in(adc_pn0_data_in),
        .\adc_pn1_data_in_reg[23] (\adc_pn1_data_in_reg[23] ),
        .\adc_pn1_data_pn_reg[23] (\adc_pn1_data_pn_reg[23] ),
        .adc_pn1_valid_in(adc_pn1_valid_in),
        .adc_pn1_valid_in_reg(adc_pn1_valid_in_reg),
        .\adc_pn_data_pn_reg[15] (\adc_pn_data_pn_reg[15] ),
        .\adc_pn_data_pn_reg[23] (\adc_pn_data_pn_reg[23] ),
        .adc_pn_valid_in_reg(adc_pn_valid_in_reg),
        .clk(clk),
        .\data_int_reg[11] (\data_int_reg[11] ),
        .\data_int_reg[11]_0 (\data_int_reg[11]_0 ),
        .p_0_in_14(p_0_in_14),
        .s_axi_aclk(s_axi_aclk),
        .\up_xfer_data_reg[75]_0 ({up_adc_dfmt_se_reg_0,\up_adc_pnseq_sel_m_reg_n_0_[3] ,\up_adc_pnseq_sel_m_reg_n_0_[2] ,\up_adc_pnseq_sel_m_reg_n_0_[1] ,\up_adc_pnseq_sel_m_reg_n_0_[0] ,\up_adc_data_sel_m_reg_n_0_[3] ,\up_adc_data_sel_m_reg_n_0_[2] ,\up_adc_data_sel_m_reg_n_0_[1] ,\up_adc_data_sel_m_reg_n_0_[0] }));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_xfer_status__xdcDup__2 i_xfer_status
       (.AR(AR),
        .adc_pn_err_s(adc_pn_err_s),
        .adc_pn_oos_s(adc_pn_oos_s),
        .clk(clk),
        .p_0_in_14(p_0_in_14),
        .s_axi_aclk(s_axi_aclk),
        .up_adc_pn_err_s_9(up_adc_pn_err_s_9),
        .up_adc_pn_oos_s_8(up_adc_pn_oos_s_8));
  LUT2 #(
    .INIT(4'hE)) 
    \up_adc_data_sel_m[0]_i_1__0 
       (.I0(\up_adc_data_sel_reg[3]_0 [0]),
        .I1(up_adc_lb_enb_reg_0),
        .O(\up_adc_data_sel_m[0]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'h08)) 
    \up_adc_data_sel_m[1]_i_1__0 
       (.I0(\up_adc_data_sel_reg[3]_0 [1]),
        .I1(s_axi_aresetn),
        .I2(up_adc_lb_enb_reg_0),
        .O(\up_adc_data_sel_m[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \up_adc_data_sel_m[2]_i_1__0 
       (.I0(\up_adc_data_sel_reg[3]_0 [2]),
        .I1(s_axi_aresetn),
        .I2(up_adc_lb_enb_reg_0),
        .O(\up_adc_data_sel_m[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \up_adc_data_sel_m[3]_i_1__0 
       (.I0(\up_adc_data_sel_reg[3]_0 [3]),
        .I1(s_axi_aresetn),
        .I2(up_adc_lb_enb_reg_0),
        .O(\up_adc_data_sel_m[3]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_adc_data_sel_m_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\up_adc_data_sel_m[0]_i_1__0_n_0 ),
        .Q(\up_adc_data_sel_m_reg_n_0_[0] ),
        .R(p_0_in_14));
  FDRE #(
    .INIT(1'b0)) 
    \up_adc_data_sel_m_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\up_adc_data_sel_m[1]_i_1__0_n_0 ),
        .Q(\up_adc_data_sel_m_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \up_adc_data_sel_m_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\up_adc_data_sel_m[2]_i_1__0_n_0 ),
        .Q(\up_adc_data_sel_m_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \up_adc_data_sel_m_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\up_adc_data_sel_m[3]_i_1__0_n_0 ),
        .Q(\up_adc_data_sel_m_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \up_adc_data_sel_reg[0] 
       (.C(s_axi_aclk),
        .CE(\up_adc_data_sel_reg[3]_1 ),
        .D(\up_adc_pnseq_sel_reg[3]_1 [0]),
        .Q(\up_adc_data_sel_reg[3]_0 [0]),
        .R(p_0_in_14));
  FDRE #(
    .INIT(1'b0)) 
    \up_adc_data_sel_reg[1] 
       (.C(s_axi_aclk),
        .CE(\up_adc_data_sel_reg[3]_1 ),
        .D(\up_adc_pnseq_sel_reg[3]_1 [1]),
        .Q(\up_adc_data_sel_reg[3]_0 [1]),
        .R(p_0_in_14));
  FDRE #(
    .INIT(1'b0)) 
    \up_adc_data_sel_reg[2] 
       (.C(s_axi_aclk),
        .CE(\up_adc_data_sel_reg[3]_1 ),
        .D(\up_adc_pnseq_sel_reg[3]_1 [2]),
        .Q(\up_adc_data_sel_reg[3]_0 [2]),
        .R(p_0_in_14));
  FDRE #(
    .INIT(1'b0)) 
    \up_adc_data_sel_reg[3] 
       (.C(s_axi_aclk),
        .CE(\up_adc_data_sel_reg[3]_1 ),
        .D(\up_adc_pnseq_sel_reg[3]_1 [3]),
        .Q(\up_adc_data_sel_reg[3]_0 [3]),
        .R(p_0_in_14));
  FDRE #(
    .INIT(1'b0)) 
    up_adc_dfmt_enable_reg
       (.C(s_axi_aclk),
        .CE(up_adc_dfmt_se0_15),
        .D(\up_adc_pnseq_sel_reg[3]_1 [4]),
        .Q(up_adc_dfmt_se_reg_0[1]),
        .R(p_0_in_14));
  FDRE #(
    .INIT(1'b0)) 
    up_adc_dfmt_se_reg
       (.C(s_axi_aclk),
        .CE(up_adc_dfmt_se0_15),
        .D(\up_adc_pnseq_sel_reg[3]_1 [6]),
        .Q(up_adc_dfmt_se_reg_0[3]),
        .R(p_0_in_14));
  FDRE #(
    .INIT(1'b0)) 
    up_adc_dfmt_type_reg
       (.C(s_axi_aclk),
        .CE(up_adc_dfmt_se0_15),
        .D(\up_adc_pnseq_sel_reg[3]_1 [5]),
        .Q(up_adc_dfmt_se_reg_0[2]),
        .R(p_0_in_14));
  FDRE #(
    .INIT(1'b0)) 
    up_adc_enable_reg
       (.C(s_axi_aclk),
        .CE(up_adc_dfmt_se0_15),
        .D(\up_adc_pnseq_sel_reg[3]_1 [0]),
        .Q(up_adc_dfmt_se_reg_0[0]),
        .R(p_0_in_14));
  FDRE #(
    .INIT(1'b0)) 
    up_adc_lb_enb_reg
       (.C(s_axi_aclk),
        .CE(up_adc_dfmt_se0_15),
        .D(\up_adc_pnseq_sel_reg[3]_1 [8]),
        .Q(up_adc_lb_enb_reg_0),
        .R(p_0_in_14));
  FDRE #(
    .INIT(1'b0)) 
    up_adc_pn_err_int_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(up_adc_pn_err_int_reg_1),
        .Q(up_adc_pn_err_s),
        .R(p_0_in_14));
  FDRE #(
    .INIT(1'b0)) 
    up_adc_pn_oos_int_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(up_adc_pn_oos_int_reg_1),
        .Q(up_adc_pn_oos_s),
        .R(p_0_in_14));
  FDRE #(
    .INIT(1'b0)) 
    up_adc_pn_sel_reg
       (.C(s_axi_aclk),
        .CE(up_adc_dfmt_se0_15),
        .D(\up_adc_pnseq_sel_reg[3]_1 [7]),
        .Q(up_adc_pn_sel_reg_0),
        .R(p_0_in_14));
  FDRE #(
    .INIT(1'b0)) 
    up_adc_pn_type_reg
       (.C(s_axi_aclk),
        .CE(up_adc_dfmt_se0_15),
        .D(\up_adc_pnseq_sel_reg[3]_1 [1]),
        .Q(up_adc_pn_type_reg_0),
        .R(p_0_in_14));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hBE)) 
    \up_adc_pnseq_sel_m[0]_i_1__0 
       (.I0(\up_adc_pnseq_sel_reg[3]_0 [0]),
        .I1(up_adc_pn_type_reg_0),
        .I2(up_adc_pn_sel_reg_0),
        .O(\up_adc_pnseq_sel_m[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'h90)) 
    \up_adc_pnseq_sel_m[1]_i_1__0 
       (.I0(up_adc_pn_sel_reg_0),
        .I1(up_adc_pn_type_reg_0),
        .I2(\up_adc_pnseq_sel_reg[3]_0 [1]),
        .O(\up_adc_pnseq_sel_m[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'h90)) 
    \up_adc_pnseq_sel_m[2]_i_1__0 
       (.I0(up_adc_pn_sel_reg_0),
        .I1(up_adc_pn_type_reg_0),
        .I2(\up_adc_pnseq_sel_reg[3]_0 [2]),
        .O(\up_adc_pnseq_sel_m[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hB2)) 
    \up_adc_pnseq_sel_m[3]_i_1__0 
       (.I0(\up_adc_pnseq_sel_reg[3]_0 [3]),
        .I1(up_adc_pn_type_reg_0),
        .I2(up_adc_pn_sel_reg_0),
        .O(\up_adc_pnseq_sel_m[3]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_adc_pnseq_sel_m_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\up_adc_pnseq_sel_m[0]_i_1__0_n_0 ),
        .Q(\up_adc_pnseq_sel_m_reg_n_0_[0] ),
        .R(p_0_in_14));
  FDRE #(
    .INIT(1'b0)) 
    \up_adc_pnseq_sel_m_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\up_adc_pnseq_sel_m[1]_i_1__0_n_0 ),
        .Q(\up_adc_pnseq_sel_m_reg_n_0_[1] ),
        .R(p_0_in_14));
  FDRE #(
    .INIT(1'b0)) 
    \up_adc_pnseq_sel_m_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\up_adc_pnseq_sel_m[2]_i_1__0_n_0 ),
        .Q(\up_adc_pnseq_sel_m_reg_n_0_[2] ),
        .R(p_0_in_14));
  FDRE #(
    .INIT(1'b0)) 
    \up_adc_pnseq_sel_m_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\up_adc_pnseq_sel_m[3]_i_1__0_n_0 ),
        .Q(\up_adc_pnseq_sel_m_reg_n_0_[3] ),
        .R(p_0_in_14));
  FDRE #(
    .INIT(1'b0)) 
    \up_adc_pnseq_sel_reg[0] 
       (.C(s_axi_aclk),
        .CE(\up_adc_data_sel_reg[3]_1 ),
        .D(\up_adc_pnseq_sel_reg[3]_1 [9]),
        .Q(\up_adc_pnseq_sel_reg[3]_0 [0]),
        .R(p_0_in_14));
  FDRE #(
    .INIT(1'b0)) 
    \up_adc_pnseq_sel_reg[1] 
       (.C(s_axi_aclk),
        .CE(\up_adc_data_sel_reg[3]_1 ),
        .D(\up_adc_pnseq_sel_reg[3]_1 [10]),
        .Q(\up_adc_pnseq_sel_reg[3]_0 [1]),
        .R(p_0_in_14));
  FDRE #(
    .INIT(1'b0)) 
    \up_adc_pnseq_sel_reg[2] 
       (.C(s_axi_aclk),
        .CE(\up_adc_data_sel_reg[3]_1 ),
        .D(\up_adc_pnseq_sel_reg[3]_1 [11]),
        .Q(\up_adc_pnseq_sel_reg[3]_0 [2]),
        .R(p_0_in_14));
  FDRE #(
    .INIT(1'b0)) 
    \up_adc_pnseq_sel_reg[3] 
       (.C(s_axi_aclk),
        .CE(\up_adc_data_sel_reg[3]_1 ),
        .D(\up_adc_pnseq_sel_reg[3]_1 [12]),
        .Q(\up_adc_pnseq_sel_reg[3]_0 [3]),
        .R(p_0_in_14));
  FDRE #(
    .INIT(1'b0)) 
    up_rack_int_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(up_rreq_s_17),
        .Q(up_rack_s),
        .R(p_0_in_14));
  FDRE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\up_rdata_int_reg[24]_2 [0]),
        .Q(\up_rdata_int_reg[24]_0 [0]),
        .R(\up_rdata_int_reg[24]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[10] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\up_rdata_int_reg[24]_2 [7]),
        .Q(\up_rdata_int_reg[24]_0 [7]),
        .R(\up_rdata_int_reg[24]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[11] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\up_rdata_int_reg[24]_2 [8]),
        .Q(\up_rdata_int_reg[24]_0 [8]),
        .R(\up_rdata_int_reg[24]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[16] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\up_rdata_int_reg[24]_2 [9]),
        .Q(\up_rdata_int_reg[24]_0 [9]),
        .R(\up_rdata_int_reg[24]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[17] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\up_rdata_int_reg[24]_2 [10]),
        .Q(\up_rdata_int_reg[24]_0 [10]),
        .R(\up_rdata_int_reg[24]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[18] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\up_rdata_int_reg[24]_2 [11]),
        .Q(\up_rdata_int_reg[24]_0 [11]),
        .R(\up_rdata_int_reg[24]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[19] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\up_rdata_int_reg[24]_2 [12]),
        .Q(\up_rdata_int_reg[24]_0 [12]),
        .R(\up_rdata_int_reg[24]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\up_rdata_int_reg[24]_2 [1]),
        .Q(\up_rdata_int_reg[24]_0 [1]),
        .R(\up_rdata_int_reg[24]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[24] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\up_rdata_int_reg[24]_2 [13]),
        .Q(\up_rdata_int_reg[24]_0 [13]),
        .R(\up_rdata_int_reg[24]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\up_rdata_int_reg[24]_2 [2]),
        .Q(\up_rdata_int_reg[24]_0 [2]),
        .R(\up_rdata_int_reg[24]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\up_rdata_int_reg[24]_2 [3]),
        .Q(\up_rdata_int_reg[24]_0 [3]),
        .R(\up_rdata_int_reg[24]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\up_rdata_int_reg[24]_2 [4]),
        .Q(\up_rdata_int_reg[24]_0 [4]),
        .R(\up_rdata_int_reg[24]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\up_rdata_int_reg[24]_2 [5]),
        .Q(\up_rdata_int_reg[24]_0 [5]),
        .R(\up_rdata_int_reg[24]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\up_rdata_int_reg[24]_2 [6]),
        .Q(\up_rdata_int_reg[24]_0 [6]),
        .R(\up_rdata_int_reg[24]_1 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    up_status_pn_err_i_1
       (.I0(up_adc_pn_err_s),
        .I1(up_status_pn_err_reg[0]),
        .I2(up_status_pn_err_reg[2]),
        .I3(up_status_pn_err_reg[1]),
        .O(up_adc_pn_err_int_reg_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    up_status_pn_oos_i_1
       (.I0(up_adc_pn_oos_s),
        .I1(up_status_pn_oos_reg[0]),
        .I2(up_status_pn_oos_reg[2]),
        .I3(up_status_pn_oos_reg[1]),
        .O(up_adc_pn_oos_int_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    up_wack_int_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_8_in_16),
        .Q(up_wack_s),
        .R(p_0_in_14));
endmodule

(* ORIG_REF_NAME = "up_adc_channel" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_adc_channel__parameterized1
   (up_adc_lb_enb_reg_0,
    up_adc_dfmt_se_reg_0,
    up_adc_pn_oos_s,
    up_adc_pn_err_s,
    up_wack_s,
    up_adc_pn_type_reg_0,
    up_adc_pn_sel_reg_0,
    up_rack_s,
    \up_adc_pnseq_sel_reg[3]_0 ,
    D,
    \adc_pn1_data_in_reg[23] ,
    \adc_pn1_data_pn_reg[23] ,
    adc_pn1_valid_in_reg,
    \up_adc_data_sel_reg[3]_0 ,
    adc_enable_i1,
    up_adc_pn_oos_s_10,
    up_adc_pn_err_s_11,
    \up_rdata_int_reg[24]_0 ,
    p_0_in_14,
    up_adc_dfmt_se0_18,
    \up_adc_pnseq_sel_reg[3]_1 ,
    s_axi_aclk,
    clk,
    AR,
    up_adc_pn_oos_int_reg_0,
    up_adc_pn_err_int_reg_0,
    p_8_in_19,
    up_rreq_s_20,
    \data_int_reg[11] ,
    \data_int_reg[11]_0 ,
    adc_pn_err_s,
    adc_pn_oos_s,
    \adc_pn_data_in_reg[23] ,
    adc_pn0_data_in,
    \adc_pn_data_pn_reg[23] ,
    Q,
    adc_pn1_valid_in,
    adc_pn_valid_in_reg,
    \up_adc_data_sel_reg[3]_1 ,
    s_axi_aresetn,
    \up_rdata_int_reg[24]_1 ,
    \up_rdata_int_reg[24]_2 );
  output up_adc_lb_enb_reg_0;
  output [3:0]up_adc_dfmt_se_reg_0;
  output [0:0]up_adc_pn_oos_s;
  output [0:0]up_adc_pn_err_s;
  output [0:0]up_wack_s;
  output up_adc_pn_type_reg_0;
  output up_adc_pn_sel_reg_0;
  output [0:0]up_rack_s;
  output [3:0]\up_adc_pnseq_sel_reg[3]_0 ;
  output [12:0]D;
  output [23:0]\adc_pn1_data_in_reg[23] ;
  output [23:0]\adc_pn1_data_pn_reg[23] ;
  output adc_pn1_valid_in_reg;
  output [3:0]\up_adc_data_sel_reg[3]_0 ;
  output adc_enable_i1;
  output up_adc_pn_oos_s_10;
  output up_adc_pn_err_s_11;
  output [13:0]\up_rdata_int_reg[24]_0 ;
  input p_0_in_14;
  input up_adc_dfmt_se0_18;
  input [12:0]\up_adc_pnseq_sel_reg[3]_1 ;
  input s_axi_aclk;
  input clk;
  input [0:0]AR;
  input up_adc_pn_oos_int_reg_0;
  input up_adc_pn_err_int_reg_0;
  input p_8_in_19;
  input up_rreq_s_20;
  input [11:0]\data_int_reg[11] ;
  input [11:0]\data_int_reg[11]_0 ;
  input adc_pn_err_s;
  input adc_pn_oos_s;
  input [23:0]\adc_pn_data_in_reg[23] ;
  input [15:0]adc_pn0_data_in;
  input [23:0]\adc_pn_data_pn_reg[23] ;
  input [15:0]Q;
  input adc_pn1_valid_in;
  input adc_pn_valid_in_reg;
  input [0:0]\up_adc_data_sel_reg[3]_1 ;
  input s_axi_aresetn;
  input [0:0]\up_rdata_int_reg[24]_1 ;
  input [13:0]\up_rdata_int_reg[24]_2 ;

  wire [0:0]AR;
  wire [12:0]D;
  wire [15:0]Q;
  wire adc_enable_i1;
  wire [15:0]adc_pn0_data_in;
  wire [23:0]\adc_pn1_data_in_reg[23] ;
  wire [23:0]\adc_pn1_data_pn_reg[23] ;
  wire adc_pn1_valid_in;
  wire adc_pn1_valid_in_reg;
  wire [23:0]\adc_pn_data_in_reg[23] ;
  wire [23:0]\adc_pn_data_pn_reg[23] ;
  wire adc_pn_err_s;
  wire adc_pn_oos_s;
  wire adc_pn_valid_in_reg;
  wire clk;
  wire [11:0]\data_int_reg[11] ;
  wire [11:0]\data_int_reg[11]_0 ;
  wire p_0_in_14;
  wire p_8_in_19;
  wire s_axi_aclk;
  wire s_axi_aresetn;
  wire \up_adc_data_sel_m[0]_i_1__1_n_0 ;
  wire \up_adc_data_sel_m[1]_i_1__1_n_0 ;
  wire \up_adc_data_sel_m[2]_i_1__1_n_0 ;
  wire \up_adc_data_sel_m[3]_i_1__1_n_0 ;
  wire \up_adc_data_sel_m_reg_n_0_[0] ;
  wire \up_adc_data_sel_m_reg_n_0_[1] ;
  wire \up_adc_data_sel_m_reg_n_0_[2] ;
  wire \up_adc_data_sel_m_reg_n_0_[3] ;
  wire [3:0]\up_adc_data_sel_reg[3]_0 ;
  wire [0:0]\up_adc_data_sel_reg[3]_1 ;
  wire up_adc_dfmt_se0_18;
  wire [3:0]up_adc_dfmt_se_reg_0;
  wire up_adc_lb_enb_reg_0;
  wire up_adc_pn_err_int_reg_0;
  wire [0:0]up_adc_pn_err_s;
  wire up_adc_pn_err_s_11;
  wire up_adc_pn_oos_int_reg_0;
  wire [0:0]up_adc_pn_oos_s;
  wire up_adc_pn_oos_s_10;
  wire up_adc_pn_sel_reg_0;
  wire up_adc_pn_type_reg_0;
  wire \up_adc_pnseq_sel_m[0]_i_1__1_n_0 ;
  wire \up_adc_pnseq_sel_m[1]_i_1__1_n_0 ;
  wire \up_adc_pnseq_sel_m[2]_i_1__1_n_0 ;
  wire \up_adc_pnseq_sel_m[3]_i_1__1_n_0 ;
  wire \up_adc_pnseq_sel_m_reg_n_0_[0] ;
  wire \up_adc_pnseq_sel_m_reg_n_0_[1] ;
  wire \up_adc_pnseq_sel_m_reg_n_0_[2] ;
  wire \up_adc_pnseq_sel_m_reg_n_0_[3] ;
  wire [3:0]\up_adc_pnseq_sel_reg[3]_0 ;
  wire [12:0]\up_adc_pnseq_sel_reg[3]_1 ;
  wire [0:0]up_rack_s;
  wire [13:0]\up_rdata_int_reg[24]_0 ;
  wire [0:0]\up_rdata_int_reg[24]_1 ;
  wire [13:0]\up_rdata_int_reg[24]_2 ;
  wire up_rreq_s_20;
  wire [0:0]up_wack_s;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_xfer_cntrl__xdcDup__3 i_xfer_cntrl
       (.AR(AR),
        .D(D),
        .Q(Q),
        .adc_enable_i1(adc_enable_i1),
        .adc_pn0_data_in(adc_pn0_data_in),
        .\adc_pn1_data_in_reg[23] (\adc_pn1_data_in_reg[23] ),
        .\adc_pn1_data_pn_reg[23] (\adc_pn1_data_pn_reg[23] ),
        .adc_pn1_valid_in(adc_pn1_valid_in),
        .adc_pn1_valid_in_reg(adc_pn1_valid_in_reg),
        .\adc_pn_data_in_reg[23] (\adc_pn_data_in_reg[23] ),
        .\adc_pn_data_pn_reg[23] (\adc_pn_data_pn_reg[23] ),
        .adc_pn_valid_in_reg(adc_pn_valid_in_reg),
        .clk(clk),
        .\data_int_reg[11] (\data_int_reg[11] ),
        .\data_int_reg[11]_0 (\data_int_reg[11]_0 ),
        .p_0_in_14(p_0_in_14),
        .s_axi_aclk(s_axi_aclk),
        .\up_xfer_data_reg[75]_0 ({up_adc_dfmt_se_reg_0,\up_adc_pnseq_sel_m_reg_n_0_[3] ,\up_adc_pnseq_sel_m_reg_n_0_[2] ,\up_adc_pnseq_sel_m_reg_n_0_[1] ,\up_adc_pnseq_sel_m_reg_n_0_[0] ,\up_adc_data_sel_m_reg_n_0_[3] ,\up_adc_data_sel_m_reg_n_0_[2] ,\up_adc_data_sel_m_reg_n_0_[1] ,\up_adc_data_sel_m_reg_n_0_[0] }));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_xfer_status__xdcDup__3 i_xfer_status
       (.AR(AR),
        .adc_pn_err_s(adc_pn_err_s),
        .adc_pn_oos_s(adc_pn_oos_s),
        .clk(clk),
        .p_0_in_14(p_0_in_14),
        .s_axi_aclk(s_axi_aclk),
        .up_adc_pn_err_s_11(up_adc_pn_err_s_11),
        .up_adc_pn_oos_s_10(up_adc_pn_oos_s_10));
  LUT2 #(
    .INIT(4'hE)) 
    \up_adc_data_sel_m[0]_i_1__1 
       (.I0(\up_adc_data_sel_reg[3]_0 [0]),
        .I1(up_adc_lb_enb_reg_0),
        .O(\up_adc_data_sel_m[0]_i_1__1_n_0 ));
  LUT3 #(
    .INIT(8'h08)) 
    \up_adc_data_sel_m[1]_i_1__1 
       (.I0(\up_adc_data_sel_reg[3]_0 [1]),
        .I1(s_axi_aresetn),
        .I2(up_adc_lb_enb_reg_0),
        .O(\up_adc_data_sel_m[1]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \up_adc_data_sel_m[2]_i_1__1 
       (.I0(\up_adc_data_sel_reg[3]_0 [2]),
        .I1(s_axi_aresetn),
        .I2(up_adc_lb_enb_reg_0),
        .O(\up_adc_data_sel_m[2]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \up_adc_data_sel_m[3]_i_1__1 
       (.I0(\up_adc_data_sel_reg[3]_0 [3]),
        .I1(s_axi_aresetn),
        .I2(up_adc_lb_enb_reg_0),
        .O(\up_adc_data_sel_m[3]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_adc_data_sel_m_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\up_adc_data_sel_m[0]_i_1__1_n_0 ),
        .Q(\up_adc_data_sel_m_reg_n_0_[0] ),
        .R(p_0_in_14));
  FDRE #(
    .INIT(1'b0)) 
    \up_adc_data_sel_m_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\up_adc_data_sel_m[1]_i_1__1_n_0 ),
        .Q(\up_adc_data_sel_m_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \up_adc_data_sel_m_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\up_adc_data_sel_m[2]_i_1__1_n_0 ),
        .Q(\up_adc_data_sel_m_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \up_adc_data_sel_m_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\up_adc_data_sel_m[3]_i_1__1_n_0 ),
        .Q(\up_adc_data_sel_m_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \up_adc_data_sel_reg[0] 
       (.C(s_axi_aclk),
        .CE(\up_adc_data_sel_reg[3]_1 ),
        .D(\up_adc_pnseq_sel_reg[3]_1 [0]),
        .Q(\up_adc_data_sel_reg[3]_0 [0]),
        .R(p_0_in_14));
  FDRE #(
    .INIT(1'b0)) 
    \up_adc_data_sel_reg[1] 
       (.C(s_axi_aclk),
        .CE(\up_adc_data_sel_reg[3]_1 ),
        .D(\up_adc_pnseq_sel_reg[3]_1 [1]),
        .Q(\up_adc_data_sel_reg[3]_0 [1]),
        .R(p_0_in_14));
  FDRE #(
    .INIT(1'b0)) 
    \up_adc_data_sel_reg[2] 
       (.C(s_axi_aclk),
        .CE(\up_adc_data_sel_reg[3]_1 ),
        .D(\up_adc_pnseq_sel_reg[3]_1 [2]),
        .Q(\up_adc_data_sel_reg[3]_0 [2]),
        .R(p_0_in_14));
  FDRE #(
    .INIT(1'b0)) 
    \up_adc_data_sel_reg[3] 
       (.C(s_axi_aclk),
        .CE(\up_adc_data_sel_reg[3]_1 ),
        .D(\up_adc_pnseq_sel_reg[3]_1 [3]),
        .Q(\up_adc_data_sel_reg[3]_0 [3]),
        .R(p_0_in_14));
  FDRE #(
    .INIT(1'b0)) 
    up_adc_dfmt_enable_reg
       (.C(s_axi_aclk),
        .CE(up_adc_dfmt_se0_18),
        .D(\up_adc_pnseq_sel_reg[3]_1 [4]),
        .Q(up_adc_dfmt_se_reg_0[1]),
        .R(p_0_in_14));
  FDRE #(
    .INIT(1'b0)) 
    up_adc_dfmt_se_reg
       (.C(s_axi_aclk),
        .CE(up_adc_dfmt_se0_18),
        .D(\up_adc_pnseq_sel_reg[3]_1 [6]),
        .Q(up_adc_dfmt_se_reg_0[3]),
        .R(p_0_in_14));
  FDRE #(
    .INIT(1'b0)) 
    up_adc_dfmt_type_reg
       (.C(s_axi_aclk),
        .CE(up_adc_dfmt_se0_18),
        .D(\up_adc_pnseq_sel_reg[3]_1 [5]),
        .Q(up_adc_dfmt_se_reg_0[2]),
        .R(p_0_in_14));
  FDRE #(
    .INIT(1'b0)) 
    up_adc_enable_reg
       (.C(s_axi_aclk),
        .CE(up_adc_dfmt_se0_18),
        .D(\up_adc_pnseq_sel_reg[3]_1 [0]),
        .Q(up_adc_dfmt_se_reg_0[0]),
        .R(p_0_in_14));
  FDRE #(
    .INIT(1'b0)) 
    up_adc_lb_enb_reg
       (.C(s_axi_aclk),
        .CE(up_adc_dfmt_se0_18),
        .D(\up_adc_pnseq_sel_reg[3]_1 [8]),
        .Q(up_adc_lb_enb_reg_0),
        .R(p_0_in_14));
  FDRE #(
    .INIT(1'b0)) 
    up_adc_pn_err_int_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(up_adc_pn_err_int_reg_0),
        .Q(up_adc_pn_err_s),
        .R(p_0_in_14));
  FDRE #(
    .INIT(1'b0)) 
    up_adc_pn_oos_int_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(up_adc_pn_oos_int_reg_0),
        .Q(up_adc_pn_oos_s),
        .R(p_0_in_14));
  FDRE #(
    .INIT(1'b0)) 
    up_adc_pn_sel_reg
       (.C(s_axi_aclk),
        .CE(up_adc_dfmt_se0_18),
        .D(\up_adc_pnseq_sel_reg[3]_1 [7]),
        .Q(up_adc_pn_sel_reg_0),
        .R(p_0_in_14));
  FDRE #(
    .INIT(1'b0)) 
    up_adc_pn_type_reg
       (.C(s_axi_aclk),
        .CE(up_adc_dfmt_se0_18),
        .D(\up_adc_pnseq_sel_reg[3]_1 [1]),
        .Q(up_adc_pn_type_reg_0),
        .R(p_0_in_14));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hBE)) 
    \up_adc_pnseq_sel_m[0]_i_1__1 
       (.I0(\up_adc_pnseq_sel_reg[3]_0 [0]),
        .I1(up_adc_pn_type_reg_0),
        .I2(up_adc_pn_sel_reg_0),
        .O(\up_adc_pnseq_sel_m[0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'h90)) 
    \up_adc_pnseq_sel_m[1]_i_1__1 
       (.I0(up_adc_pn_sel_reg_0),
        .I1(up_adc_pn_type_reg_0),
        .I2(\up_adc_pnseq_sel_reg[3]_0 [1]),
        .O(\up_adc_pnseq_sel_m[1]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'h90)) 
    \up_adc_pnseq_sel_m[2]_i_1__1 
       (.I0(up_adc_pn_sel_reg_0),
        .I1(up_adc_pn_type_reg_0),
        .I2(\up_adc_pnseq_sel_reg[3]_0 [2]),
        .O(\up_adc_pnseq_sel_m[2]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hB2)) 
    \up_adc_pnseq_sel_m[3]_i_1__1 
       (.I0(\up_adc_pnseq_sel_reg[3]_0 [3]),
        .I1(up_adc_pn_type_reg_0),
        .I2(up_adc_pn_sel_reg_0),
        .O(\up_adc_pnseq_sel_m[3]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_adc_pnseq_sel_m_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\up_adc_pnseq_sel_m[0]_i_1__1_n_0 ),
        .Q(\up_adc_pnseq_sel_m_reg_n_0_[0] ),
        .R(p_0_in_14));
  FDRE #(
    .INIT(1'b0)) 
    \up_adc_pnseq_sel_m_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\up_adc_pnseq_sel_m[1]_i_1__1_n_0 ),
        .Q(\up_adc_pnseq_sel_m_reg_n_0_[1] ),
        .R(p_0_in_14));
  FDRE #(
    .INIT(1'b0)) 
    \up_adc_pnseq_sel_m_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\up_adc_pnseq_sel_m[2]_i_1__1_n_0 ),
        .Q(\up_adc_pnseq_sel_m_reg_n_0_[2] ),
        .R(p_0_in_14));
  FDRE #(
    .INIT(1'b0)) 
    \up_adc_pnseq_sel_m_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\up_adc_pnseq_sel_m[3]_i_1__1_n_0 ),
        .Q(\up_adc_pnseq_sel_m_reg_n_0_[3] ),
        .R(p_0_in_14));
  FDRE #(
    .INIT(1'b0)) 
    \up_adc_pnseq_sel_reg[0] 
       (.C(s_axi_aclk),
        .CE(\up_adc_data_sel_reg[3]_1 ),
        .D(\up_adc_pnseq_sel_reg[3]_1 [9]),
        .Q(\up_adc_pnseq_sel_reg[3]_0 [0]),
        .R(p_0_in_14));
  FDRE #(
    .INIT(1'b0)) 
    \up_adc_pnseq_sel_reg[1] 
       (.C(s_axi_aclk),
        .CE(\up_adc_data_sel_reg[3]_1 ),
        .D(\up_adc_pnseq_sel_reg[3]_1 [10]),
        .Q(\up_adc_pnseq_sel_reg[3]_0 [1]),
        .R(p_0_in_14));
  FDRE #(
    .INIT(1'b0)) 
    \up_adc_pnseq_sel_reg[2] 
       (.C(s_axi_aclk),
        .CE(\up_adc_data_sel_reg[3]_1 ),
        .D(\up_adc_pnseq_sel_reg[3]_1 [11]),
        .Q(\up_adc_pnseq_sel_reg[3]_0 [2]),
        .R(p_0_in_14));
  FDRE #(
    .INIT(1'b0)) 
    \up_adc_pnseq_sel_reg[3] 
       (.C(s_axi_aclk),
        .CE(\up_adc_data_sel_reg[3]_1 ),
        .D(\up_adc_pnseq_sel_reg[3]_1 [12]),
        .Q(\up_adc_pnseq_sel_reg[3]_0 [3]),
        .R(p_0_in_14));
  FDRE #(
    .INIT(1'b0)) 
    up_rack_int_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(up_rreq_s_20),
        .Q(up_rack_s),
        .R(p_0_in_14));
  FDRE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\up_rdata_int_reg[24]_2 [0]),
        .Q(\up_rdata_int_reg[24]_0 [0]),
        .R(\up_rdata_int_reg[24]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[10] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\up_rdata_int_reg[24]_2 [7]),
        .Q(\up_rdata_int_reg[24]_0 [7]),
        .R(\up_rdata_int_reg[24]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[11] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\up_rdata_int_reg[24]_2 [8]),
        .Q(\up_rdata_int_reg[24]_0 [8]),
        .R(\up_rdata_int_reg[24]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[16] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\up_rdata_int_reg[24]_2 [9]),
        .Q(\up_rdata_int_reg[24]_0 [9]),
        .R(\up_rdata_int_reg[24]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[17] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\up_rdata_int_reg[24]_2 [10]),
        .Q(\up_rdata_int_reg[24]_0 [10]),
        .R(\up_rdata_int_reg[24]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[18] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\up_rdata_int_reg[24]_2 [11]),
        .Q(\up_rdata_int_reg[24]_0 [11]),
        .R(\up_rdata_int_reg[24]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[19] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\up_rdata_int_reg[24]_2 [12]),
        .Q(\up_rdata_int_reg[24]_0 [12]),
        .R(\up_rdata_int_reg[24]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\up_rdata_int_reg[24]_2 [1]),
        .Q(\up_rdata_int_reg[24]_0 [1]),
        .R(\up_rdata_int_reg[24]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[24] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\up_rdata_int_reg[24]_2 [13]),
        .Q(\up_rdata_int_reg[24]_0 [13]),
        .R(\up_rdata_int_reg[24]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\up_rdata_int_reg[24]_2 [2]),
        .Q(\up_rdata_int_reg[24]_0 [2]),
        .R(\up_rdata_int_reg[24]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\up_rdata_int_reg[24]_2 [3]),
        .Q(\up_rdata_int_reg[24]_0 [3]),
        .R(\up_rdata_int_reg[24]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\up_rdata_int_reg[24]_2 [4]),
        .Q(\up_rdata_int_reg[24]_0 [4]),
        .R(\up_rdata_int_reg[24]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\up_rdata_int_reg[24]_2 [5]),
        .Q(\up_rdata_int_reg[24]_0 [5]),
        .R(\up_rdata_int_reg[24]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\up_rdata_int_reg[24]_2 [6]),
        .Q(\up_rdata_int_reg[24]_0 [6]),
        .R(\up_rdata_int_reg[24]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    up_wack_int_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_8_in_19),
        .Q(up_wack_s),
        .R(p_0_in_14));
endmodule

(* ORIG_REF_NAME = "up_adc_channel" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_adc_channel__parameterized2
   (up_adc_lb_enb_reg_0,
    up_adc_dfmt_se_reg_0,
    up_adc_pn_oos_s,
    up_adc_pn_err_s,
    up_wack_s,
    up_adc_pn_type_reg_0,
    up_adc_pn_sel_reg_0,
    up_rack_s,
    \up_adc_pnseq_sel_reg[3]_0 ,
    D,
    \adc_pn1_data_in_reg[23] ,
    \adc_pn1_data_pn_reg[23] ,
    adc_pn1_valid_in_reg,
    \up_adc_data_sel_reg[3]_0 ,
    adc_enable_q1,
    up_adc_pn_oos_s_12,
    up_adc_pn_err_s_13,
    \up_rdata_int_reg[24]_0 ,
    p_0_in_14,
    up_adc_dfmt_se0_21,
    \up_adc_pnseq_sel_reg[3]_1 ,
    s_axi_aclk,
    clk,
    AR,
    up_adc_pn_oos_int_reg_0,
    up_adc_pn_err_int_reg_0,
    p_8_in_22,
    up_rreq_s_23,
    \data_int_reg[11] ,
    \data_int_reg[11]_0 ,
    adc_pn_err_s,
    adc_pn_oos_s,
    Q,
    adc_pn0_data_in,
    \adc_pn_data_pn_reg[23] ,
    \adc_pn_data_pn_reg[15] ,
    adc_pn1_valid_in,
    adc_pn_valid_in_reg,
    \up_adc_data_sel_reg[3]_1 ,
    s_axi_aresetn,
    \up_rdata_int_reg[24]_1 ,
    \up_rdata_int_reg[24]_2 );
  output up_adc_lb_enb_reg_0;
  output [3:0]up_adc_dfmt_se_reg_0;
  output [0:0]up_adc_pn_oos_s;
  output [0:0]up_adc_pn_err_s;
  output [0:0]up_wack_s;
  output up_adc_pn_type_reg_0;
  output up_adc_pn_sel_reg_0;
  output [0:0]up_rack_s;
  output [3:0]\up_adc_pnseq_sel_reg[3]_0 ;
  output [12:0]D;
  output [23:0]\adc_pn1_data_in_reg[23] ;
  output [23:0]\adc_pn1_data_pn_reg[23] ;
  output adc_pn1_valid_in_reg;
  output [3:0]\up_adc_data_sel_reg[3]_0 ;
  output adc_enable_q1;
  output up_adc_pn_oos_s_12;
  output up_adc_pn_err_s_13;
  output [13:0]\up_rdata_int_reg[24]_0 ;
  input p_0_in_14;
  input up_adc_dfmt_se0_21;
  input [12:0]\up_adc_pnseq_sel_reg[3]_1 ;
  input s_axi_aclk;
  input clk;
  input [0:0]AR;
  input up_adc_pn_oos_int_reg_0;
  input up_adc_pn_err_int_reg_0;
  input p_8_in_22;
  input up_rreq_s_23;
  input [11:0]\data_int_reg[11] ;
  input [11:0]\data_int_reg[11]_0 ;
  input adc_pn_err_s;
  input adc_pn_oos_s;
  input [23:0]Q;
  input [15:0]adc_pn0_data_in;
  input [23:0]\adc_pn_data_pn_reg[23] ;
  input [15:0]\adc_pn_data_pn_reg[15] ;
  input adc_pn1_valid_in;
  input adc_pn_valid_in_reg;
  input [0:0]\up_adc_data_sel_reg[3]_1 ;
  input s_axi_aresetn;
  input [0:0]\up_rdata_int_reg[24]_1 ;
  input [13:0]\up_rdata_int_reg[24]_2 ;

  wire [0:0]AR;
  wire [12:0]D;
  wire [23:0]Q;
  wire adc_enable_q1;
  wire [15:0]adc_pn0_data_in;
  wire [23:0]\adc_pn1_data_in_reg[23] ;
  wire [23:0]\adc_pn1_data_pn_reg[23] ;
  wire adc_pn1_valid_in;
  wire adc_pn1_valid_in_reg;
  wire [15:0]\adc_pn_data_pn_reg[15] ;
  wire [23:0]\adc_pn_data_pn_reg[23] ;
  wire adc_pn_err_s;
  wire adc_pn_oos_s;
  wire adc_pn_valid_in_reg;
  wire clk;
  wire [11:0]\data_int_reg[11] ;
  wire [11:0]\data_int_reg[11]_0 ;
  wire p_0_in_14;
  wire p_8_in_22;
  wire s_axi_aclk;
  wire s_axi_aresetn;
  wire \up_adc_data_sel_m[0]_i_1__2_n_0 ;
  wire \up_adc_data_sel_m[1]_i_1__2_n_0 ;
  wire \up_adc_data_sel_m[2]_i_1__2_n_0 ;
  wire \up_adc_data_sel_m[3]_i_1__2_n_0 ;
  wire \up_adc_data_sel_m_reg_n_0_[0] ;
  wire \up_adc_data_sel_m_reg_n_0_[1] ;
  wire \up_adc_data_sel_m_reg_n_0_[2] ;
  wire \up_adc_data_sel_m_reg_n_0_[3] ;
  wire [3:0]\up_adc_data_sel_reg[3]_0 ;
  wire [0:0]\up_adc_data_sel_reg[3]_1 ;
  wire up_adc_dfmt_se0_21;
  wire [3:0]up_adc_dfmt_se_reg_0;
  wire up_adc_lb_enb_reg_0;
  wire up_adc_pn_err_int_reg_0;
  wire [0:0]up_adc_pn_err_s;
  wire up_adc_pn_err_s_13;
  wire up_adc_pn_oos_int_reg_0;
  wire [0:0]up_adc_pn_oos_s;
  wire up_adc_pn_oos_s_12;
  wire up_adc_pn_sel_reg_0;
  wire up_adc_pn_type_reg_0;
  wire \up_adc_pnseq_sel_m[0]_i_1__2_n_0 ;
  wire \up_adc_pnseq_sel_m[1]_i_1__2_n_0 ;
  wire \up_adc_pnseq_sel_m[2]_i_1__2_n_0 ;
  wire \up_adc_pnseq_sel_m[3]_i_1__2_n_0 ;
  wire \up_adc_pnseq_sel_m_reg_n_0_[0] ;
  wire \up_adc_pnseq_sel_m_reg_n_0_[1] ;
  wire \up_adc_pnseq_sel_m_reg_n_0_[2] ;
  wire \up_adc_pnseq_sel_m_reg_n_0_[3] ;
  wire [3:0]\up_adc_pnseq_sel_reg[3]_0 ;
  wire [12:0]\up_adc_pnseq_sel_reg[3]_1 ;
  wire [0:0]up_rack_s;
  wire [13:0]\up_rdata_int_reg[24]_0 ;
  wire [0:0]\up_rdata_int_reg[24]_1 ;
  wire [13:0]\up_rdata_int_reg[24]_2 ;
  wire up_rreq_s_23;
  wire [0:0]up_wack_s;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_xfer_cntrl i_xfer_cntrl
       (.AR(AR),
        .D(D),
        .Q(Q),
        .adc_enable_q1(adc_enable_q1),
        .adc_pn0_data_in(adc_pn0_data_in),
        .\adc_pn1_data_in_reg[23] (\adc_pn1_data_in_reg[23] ),
        .\adc_pn1_data_pn_reg[23] (\adc_pn1_data_pn_reg[23] ),
        .adc_pn1_valid_in(adc_pn1_valid_in),
        .adc_pn1_valid_in_reg(adc_pn1_valid_in_reg),
        .\adc_pn_data_pn_reg[15] (\adc_pn_data_pn_reg[15] ),
        .\adc_pn_data_pn_reg[23] (\adc_pn_data_pn_reg[23] ),
        .adc_pn_valid_in_reg(adc_pn_valid_in_reg),
        .clk(clk),
        .\data_int_reg[11] (\data_int_reg[11] ),
        .\data_int_reg[11]_0 (\data_int_reg[11]_0 ),
        .p_0_in_14(p_0_in_14),
        .s_axi_aclk(s_axi_aclk),
        .\up_xfer_data_reg[75]_0 ({up_adc_dfmt_se_reg_0,\up_adc_pnseq_sel_m_reg_n_0_[3] ,\up_adc_pnseq_sel_m_reg_n_0_[2] ,\up_adc_pnseq_sel_m_reg_n_0_[1] ,\up_adc_pnseq_sel_m_reg_n_0_[0] ,\up_adc_data_sel_m_reg_n_0_[3] ,\up_adc_data_sel_m_reg_n_0_[2] ,\up_adc_data_sel_m_reg_n_0_[1] ,\up_adc_data_sel_m_reg_n_0_[0] }));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_xfer_status__xdcDup__4 i_xfer_status
       (.AR(AR),
        .adc_pn_err_s(adc_pn_err_s),
        .adc_pn_oos_s(adc_pn_oos_s),
        .clk(clk),
        .p_0_in_14(p_0_in_14),
        .s_axi_aclk(s_axi_aclk),
        .up_adc_pn_err_s_13(up_adc_pn_err_s_13),
        .up_adc_pn_oos_s_12(up_adc_pn_oos_s_12));
  LUT2 #(
    .INIT(4'hE)) 
    \up_adc_data_sel_m[0]_i_1__2 
       (.I0(\up_adc_data_sel_reg[3]_0 [0]),
        .I1(up_adc_lb_enb_reg_0),
        .O(\up_adc_data_sel_m[0]_i_1__2_n_0 ));
  LUT3 #(
    .INIT(8'h08)) 
    \up_adc_data_sel_m[1]_i_1__2 
       (.I0(\up_adc_data_sel_reg[3]_0 [1]),
        .I1(s_axi_aresetn),
        .I2(up_adc_lb_enb_reg_0),
        .O(\up_adc_data_sel_m[1]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \up_adc_data_sel_m[2]_i_1__2 
       (.I0(\up_adc_data_sel_reg[3]_0 [2]),
        .I1(s_axi_aresetn),
        .I2(up_adc_lb_enb_reg_0),
        .O(\up_adc_data_sel_m[2]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \up_adc_data_sel_m[3]_i_1__2 
       (.I0(\up_adc_data_sel_reg[3]_0 [3]),
        .I1(s_axi_aresetn),
        .I2(up_adc_lb_enb_reg_0),
        .O(\up_adc_data_sel_m[3]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_adc_data_sel_m_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\up_adc_data_sel_m[0]_i_1__2_n_0 ),
        .Q(\up_adc_data_sel_m_reg_n_0_[0] ),
        .R(p_0_in_14));
  FDRE #(
    .INIT(1'b0)) 
    \up_adc_data_sel_m_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\up_adc_data_sel_m[1]_i_1__2_n_0 ),
        .Q(\up_adc_data_sel_m_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \up_adc_data_sel_m_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\up_adc_data_sel_m[2]_i_1__2_n_0 ),
        .Q(\up_adc_data_sel_m_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \up_adc_data_sel_m_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\up_adc_data_sel_m[3]_i_1__2_n_0 ),
        .Q(\up_adc_data_sel_m_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \up_adc_data_sel_reg[0] 
       (.C(s_axi_aclk),
        .CE(\up_adc_data_sel_reg[3]_1 ),
        .D(\up_adc_pnseq_sel_reg[3]_1 [0]),
        .Q(\up_adc_data_sel_reg[3]_0 [0]),
        .R(p_0_in_14));
  FDRE #(
    .INIT(1'b0)) 
    \up_adc_data_sel_reg[1] 
       (.C(s_axi_aclk),
        .CE(\up_adc_data_sel_reg[3]_1 ),
        .D(\up_adc_pnseq_sel_reg[3]_1 [1]),
        .Q(\up_adc_data_sel_reg[3]_0 [1]),
        .R(p_0_in_14));
  FDRE #(
    .INIT(1'b0)) 
    \up_adc_data_sel_reg[2] 
       (.C(s_axi_aclk),
        .CE(\up_adc_data_sel_reg[3]_1 ),
        .D(\up_adc_pnseq_sel_reg[3]_1 [2]),
        .Q(\up_adc_data_sel_reg[3]_0 [2]),
        .R(p_0_in_14));
  FDRE #(
    .INIT(1'b0)) 
    \up_adc_data_sel_reg[3] 
       (.C(s_axi_aclk),
        .CE(\up_adc_data_sel_reg[3]_1 ),
        .D(\up_adc_pnseq_sel_reg[3]_1 [3]),
        .Q(\up_adc_data_sel_reg[3]_0 [3]),
        .R(p_0_in_14));
  FDRE #(
    .INIT(1'b0)) 
    up_adc_dfmt_enable_reg
       (.C(s_axi_aclk),
        .CE(up_adc_dfmt_se0_21),
        .D(\up_adc_pnseq_sel_reg[3]_1 [4]),
        .Q(up_adc_dfmt_se_reg_0[1]),
        .R(p_0_in_14));
  FDRE #(
    .INIT(1'b0)) 
    up_adc_dfmt_se_reg
       (.C(s_axi_aclk),
        .CE(up_adc_dfmt_se0_21),
        .D(\up_adc_pnseq_sel_reg[3]_1 [6]),
        .Q(up_adc_dfmt_se_reg_0[3]),
        .R(p_0_in_14));
  FDRE #(
    .INIT(1'b0)) 
    up_adc_dfmt_type_reg
       (.C(s_axi_aclk),
        .CE(up_adc_dfmt_se0_21),
        .D(\up_adc_pnseq_sel_reg[3]_1 [5]),
        .Q(up_adc_dfmt_se_reg_0[2]),
        .R(p_0_in_14));
  FDRE #(
    .INIT(1'b0)) 
    up_adc_enable_reg
       (.C(s_axi_aclk),
        .CE(up_adc_dfmt_se0_21),
        .D(\up_adc_pnseq_sel_reg[3]_1 [0]),
        .Q(up_adc_dfmt_se_reg_0[0]),
        .R(p_0_in_14));
  FDRE #(
    .INIT(1'b0)) 
    up_adc_lb_enb_reg
       (.C(s_axi_aclk),
        .CE(up_adc_dfmt_se0_21),
        .D(\up_adc_pnseq_sel_reg[3]_1 [8]),
        .Q(up_adc_lb_enb_reg_0),
        .R(p_0_in_14));
  FDRE #(
    .INIT(1'b0)) 
    up_adc_pn_err_int_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(up_adc_pn_err_int_reg_0),
        .Q(up_adc_pn_err_s),
        .R(p_0_in_14));
  FDRE #(
    .INIT(1'b0)) 
    up_adc_pn_oos_int_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(up_adc_pn_oos_int_reg_0),
        .Q(up_adc_pn_oos_s),
        .R(p_0_in_14));
  FDRE #(
    .INIT(1'b0)) 
    up_adc_pn_sel_reg
       (.C(s_axi_aclk),
        .CE(up_adc_dfmt_se0_21),
        .D(\up_adc_pnseq_sel_reg[3]_1 [7]),
        .Q(up_adc_pn_sel_reg_0),
        .R(p_0_in_14));
  FDRE #(
    .INIT(1'b0)) 
    up_adc_pn_type_reg
       (.C(s_axi_aclk),
        .CE(up_adc_dfmt_se0_21),
        .D(\up_adc_pnseq_sel_reg[3]_1 [1]),
        .Q(up_adc_pn_type_reg_0),
        .R(p_0_in_14));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hBE)) 
    \up_adc_pnseq_sel_m[0]_i_1__2 
       (.I0(\up_adc_pnseq_sel_reg[3]_0 [0]),
        .I1(up_adc_pn_type_reg_0),
        .I2(up_adc_pn_sel_reg_0),
        .O(\up_adc_pnseq_sel_m[0]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'h90)) 
    \up_adc_pnseq_sel_m[1]_i_1__2 
       (.I0(up_adc_pn_sel_reg_0),
        .I1(up_adc_pn_type_reg_0),
        .I2(\up_adc_pnseq_sel_reg[3]_0 [1]),
        .O(\up_adc_pnseq_sel_m[1]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'h90)) 
    \up_adc_pnseq_sel_m[2]_i_1__2 
       (.I0(up_adc_pn_sel_reg_0),
        .I1(up_adc_pn_type_reg_0),
        .I2(\up_adc_pnseq_sel_reg[3]_0 [2]),
        .O(\up_adc_pnseq_sel_m[2]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hB2)) 
    \up_adc_pnseq_sel_m[3]_i_1__2 
       (.I0(\up_adc_pnseq_sel_reg[3]_0 [3]),
        .I1(up_adc_pn_type_reg_0),
        .I2(up_adc_pn_sel_reg_0),
        .O(\up_adc_pnseq_sel_m[3]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_adc_pnseq_sel_m_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\up_adc_pnseq_sel_m[0]_i_1__2_n_0 ),
        .Q(\up_adc_pnseq_sel_m_reg_n_0_[0] ),
        .R(p_0_in_14));
  FDRE #(
    .INIT(1'b0)) 
    \up_adc_pnseq_sel_m_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\up_adc_pnseq_sel_m[1]_i_1__2_n_0 ),
        .Q(\up_adc_pnseq_sel_m_reg_n_0_[1] ),
        .R(p_0_in_14));
  FDRE #(
    .INIT(1'b0)) 
    \up_adc_pnseq_sel_m_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\up_adc_pnseq_sel_m[2]_i_1__2_n_0 ),
        .Q(\up_adc_pnseq_sel_m_reg_n_0_[2] ),
        .R(p_0_in_14));
  FDRE #(
    .INIT(1'b0)) 
    \up_adc_pnseq_sel_m_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\up_adc_pnseq_sel_m[3]_i_1__2_n_0 ),
        .Q(\up_adc_pnseq_sel_m_reg_n_0_[3] ),
        .R(p_0_in_14));
  FDRE #(
    .INIT(1'b0)) 
    \up_adc_pnseq_sel_reg[0] 
       (.C(s_axi_aclk),
        .CE(\up_adc_data_sel_reg[3]_1 ),
        .D(\up_adc_pnseq_sel_reg[3]_1 [9]),
        .Q(\up_adc_pnseq_sel_reg[3]_0 [0]),
        .R(p_0_in_14));
  FDRE #(
    .INIT(1'b0)) 
    \up_adc_pnseq_sel_reg[1] 
       (.C(s_axi_aclk),
        .CE(\up_adc_data_sel_reg[3]_1 ),
        .D(\up_adc_pnseq_sel_reg[3]_1 [10]),
        .Q(\up_adc_pnseq_sel_reg[3]_0 [1]),
        .R(p_0_in_14));
  FDRE #(
    .INIT(1'b0)) 
    \up_adc_pnseq_sel_reg[2] 
       (.C(s_axi_aclk),
        .CE(\up_adc_data_sel_reg[3]_1 ),
        .D(\up_adc_pnseq_sel_reg[3]_1 [11]),
        .Q(\up_adc_pnseq_sel_reg[3]_0 [2]),
        .R(p_0_in_14));
  FDRE #(
    .INIT(1'b0)) 
    \up_adc_pnseq_sel_reg[3] 
       (.C(s_axi_aclk),
        .CE(\up_adc_data_sel_reg[3]_1 ),
        .D(\up_adc_pnseq_sel_reg[3]_1 [12]),
        .Q(\up_adc_pnseq_sel_reg[3]_0 [3]),
        .R(p_0_in_14));
  FDRE #(
    .INIT(1'b0)) 
    up_rack_int_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(up_rreq_s_23),
        .Q(up_rack_s),
        .R(p_0_in_14));
  FDRE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\up_rdata_int_reg[24]_2 [0]),
        .Q(\up_rdata_int_reg[24]_0 [0]),
        .R(\up_rdata_int_reg[24]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[10] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\up_rdata_int_reg[24]_2 [7]),
        .Q(\up_rdata_int_reg[24]_0 [7]),
        .R(\up_rdata_int_reg[24]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[11] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\up_rdata_int_reg[24]_2 [8]),
        .Q(\up_rdata_int_reg[24]_0 [8]),
        .R(\up_rdata_int_reg[24]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[16] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\up_rdata_int_reg[24]_2 [9]),
        .Q(\up_rdata_int_reg[24]_0 [9]),
        .R(\up_rdata_int_reg[24]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[17] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\up_rdata_int_reg[24]_2 [10]),
        .Q(\up_rdata_int_reg[24]_0 [10]),
        .R(\up_rdata_int_reg[24]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[18] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\up_rdata_int_reg[24]_2 [11]),
        .Q(\up_rdata_int_reg[24]_0 [11]),
        .R(\up_rdata_int_reg[24]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[19] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\up_rdata_int_reg[24]_2 [12]),
        .Q(\up_rdata_int_reg[24]_0 [12]),
        .R(\up_rdata_int_reg[24]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\up_rdata_int_reg[24]_2 [1]),
        .Q(\up_rdata_int_reg[24]_0 [1]),
        .R(\up_rdata_int_reg[24]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[24] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\up_rdata_int_reg[24]_2 [13]),
        .Q(\up_rdata_int_reg[24]_0 [13]),
        .R(\up_rdata_int_reg[24]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\up_rdata_int_reg[24]_2 [2]),
        .Q(\up_rdata_int_reg[24]_0 [2]),
        .R(\up_rdata_int_reg[24]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\up_rdata_int_reg[24]_2 [3]),
        .Q(\up_rdata_int_reg[24]_0 [3]),
        .R(\up_rdata_int_reg[24]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\up_rdata_int_reg[24]_2 [4]),
        .Q(\up_rdata_int_reg[24]_0 [4]),
        .R(\up_rdata_int_reg[24]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\up_rdata_int_reg[24]_2 [5]),
        .Q(\up_rdata_int_reg[24]_0 [5]),
        .R(\up_rdata_int_reg[24]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\up_rdata_int_reg[24]_2 [6]),
        .Q(\up_rdata_int_reg[24]_0 [6]),
        .R(\up_rdata_int_reg[24]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    up_wack_int_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_8_in_22),
        .Q(up_wack_s),
        .R(p_0_in_14));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_adc_common
   (AR,
    data3,
    up_wack_s,
    p_4_in,
    up_rack_s,
    up_timer_reg,
    data2,
    up_cntrl_xfer_done_s,
    p_7_in,
    up_pps_irq_mask_reg_0,
    \up_adc_start_code_reg[31]_0 ,
    adc_r1_mode,
    up_adc_gpio_out,
    \up_data_status_int_reg[0] ,
    \up_data_status_int_reg[1] ,
    \up_scratch_reg[31]_0 ,
    \up_d_count_reg[31] ,
    Q,
    p_0_in_14,
    s_axi_aclk,
    clk,
    up_adc_sync0,
    \up_scratch_reg[31]_1 ,
    up_wreq_s,
    up_status_ovf_reg_0,
    up_rreq_s_24,
    O,
    \up_timer_reg[7]_0 ,
    \up_timer_reg[11]_0 ,
    \up_timer_reg[15]_0 ,
    \up_timer_reg[19]_0 ,
    \up_timer_reg[23]_0 ,
    \up_timer_reg[27]_0 ,
    \up_timer_reg[31]_0 ,
    up_resetn_reg_0,
    up_adc_sync_reg_0,
    up_pps_irq_mask_reg_1,
    up_adc_clk_enb_reg_0,
    up_mmcm_resetn_reg_0,
    \up_timer_reg[0]_0 ,
    s_axi_aresetn,
    adc_status_s,
    adc_dovf,
    \up_adc_start_code_reg[0]_0 ,
    \up_adc_gpio_out_int_reg[0]_0 ,
    \up_scratch_reg[0]_0 ,
    \up_rdata_int_reg[0]_0 ,
    \up_rdata_int_reg[31]_0 );
  output [0:0]AR;
  output [3:0]data3;
  output [0:0]up_wack_s;
  output [0:0]p_4_in;
  output [0:0]up_rack_s;
  output [31:0]up_timer_reg;
  output [2:0]data2;
  output up_cntrl_xfer_done_s;
  output [0:0]p_7_in;
  output up_pps_irq_mask_reg_0;
  output [31:0]\up_adc_start_code_reg[31]_0 ;
  output adc_r1_mode;
  output [31:0]up_adc_gpio_out;
  output \up_data_status_int_reg[0] ;
  output \up_data_status_int_reg[1] ;
  output [31:0]\up_scratch_reg[31]_0 ;
  output [31:0]\up_d_count_reg[31] ;
  output [31:0]Q;
  input p_0_in_14;
  input s_axi_aclk;
  input clk;
  input up_adc_sync0;
  input [31:0]\up_scratch_reg[31]_1 ;
  input up_wreq_s;
  input up_status_ovf_reg_0;
  input up_rreq_s_24;
  input [3:0]O;
  input [3:0]\up_timer_reg[7]_0 ;
  input [3:0]\up_timer_reg[11]_0 ;
  input [3:0]\up_timer_reg[15]_0 ;
  input [3:0]\up_timer_reg[19]_0 ;
  input [3:0]\up_timer_reg[23]_0 ;
  input [3:0]\up_timer_reg[27]_0 ;
  input [3:0]\up_timer_reg[31]_0 ;
  input up_resetn_reg_0;
  input up_adc_sync_reg_0;
  input up_pps_irq_mask_reg_1;
  input up_adc_clk_enb_reg_0;
  input up_mmcm_resetn_reg_0;
  input \up_timer_reg[0]_0 ;
  input s_axi_aresetn;
  input adc_status_s;
  input adc_dovf;
  input [0:0]\up_adc_start_code_reg[0]_0 ;
  input [0:0]\up_adc_gpio_out_int_reg[0]_0 ;
  input [0:0]\up_scratch_reg[0]_0 ;
  input [0:0]\up_rdata_int_reg[0]_0 ;
  input [31:0]\up_rdata_int_reg[31]_0 ;

  wire [0:0]AR;
  wire [3:0]O;
  wire [31:0]Q;
  wire adc_dovf;
  wire adc_r1_mode;
  wire adc_status_s;
  wire clk;
  wire [2:0]data2;
  wire [3:0]data3;
  wire p_0_in_14;
  wire [0:0]p_4_in;
  wire [0:0]p_7_in;
  wire s_axi_aclk;
  wire s_axi_aresetn;
  wire up_adc_clk_enb_reg_0;
  wire [31:0]up_adc_gpio_out;
  wire [0:0]\up_adc_gpio_out_int_reg[0]_0 ;
  wire [0:0]\up_adc_start_code_reg[0]_0 ;
  wire [31:0]\up_adc_start_code_reg[31]_0 ;
  wire up_adc_sync0;
  wire up_adc_sync_reg_0;
  wire up_cntrl_xfer_done_s;
  wire up_core_preset;
  wire up_core_preset_i_1_n_0;
  wire [31:0]\up_d_count_reg[31] ;
  wire \up_data_status_int_reg[0] ;
  wire \up_data_status_int_reg[1] ;
  wire up_mmcm_resetn_reg_0;
  wire up_pps_irq_mask_reg_0;
  wire up_pps_irq_mask_reg_1;
  wire [0:0]up_rack_s;
  wire [0:0]\up_rdata_int_reg[0]_0 ;
  wire [31:0]\up_rdata_int_reg[31]_0 ;
  wire up_resetn_reg_0;
  wire up_rreq_s_24;
  wire [0:0]\up_scratch_reg[0]_0 ;
  wire [31:0]\up_scratch_reg[31]_0 ;
  wire [31:0]\up_scratch_reg[31]_1 ;
  wire up_status_ovf_reg_0;
  wire \up_timer[0]_i_13_n_0 ;
  wire \up_timer[0]_i_14_n_0 ;
  wire \up_timer[0]_i_1_n_0 ;
  wire \up_timer[0]_i_3_n_0 ;
  wire \up_timer[0]_i_4_n_0 ;
  wire \up_timer[0]_i_5_n_0 ;
  wire \up_timer[0]_i_7_n_0 ;
  wire [31:0]up_timer_reg;
  wire \up_timer_reg[0]_0 ;
  wire [3:0]\up_timer_reg[11]_0 ;
  wire [3:0]\up_timer_reg[15]_0 ;
  wire [3:0]\up_timer_reg[19]_0 ;
  wire [3:0]\up_timer_reg[23]_0 ;
  wire [3:0]\up_timer_reg[27]_0 ;
  wire [3:0]\up_timer_reg[31]_0 ;
  wire [3:0]\up_timer_reg[7]_0 ;
  wire [0:0]up_wack_s;
  wire up_wreq_s;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_clock_mon__xdcDup__1 i_clock_mon
       (.clk(clk),
        .d_count_run_m3_reg_0(AR),
        .p_0_in_14(p_0_in_14),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_aresetn(s_axi_aresetn),
        .\up_d_count_reg[31]_0 (\up_d_count_reg[31] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_rst__xdcDup__2 i_core_rst_reg
       (.clk(clk),
        .rst_reg_0(AR),
        .up_core_preset(up_core_preset));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_xfer_cntrl__parameterized0 i_xfer_cntrl
       (.adc_r1_mode(adc_r1_mode),
        .clk(clk),
        .\d_data_cntrl_int_reg[2]_0 (AR),
        .data3(data3[2]),
        .p_0_in_14(p_0_in_14),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_aresetn(s_axi_aresetn),
        .up_cntrl_xfer_done_s(up_cntrl_xfer_done_s));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_xfer_status i_xfer_status
       (.adc_dovf(adc_dovf),
        .adc_status_s(adc_status_s),
        .clk(clk),
        .\d_xfer_count_reg[0]_0 (AR),
        .p_0_in_14(p_0_in_14),
        .s_axi_aclk(s_axi_aclk),
        .\up_data_status_int_reg[0]_0 (\up_data_status_int_reg[0] ),
        .\up_data_status_int_reg[1]_0 (\up_data_status_int_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    up_adc_clk_enb_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(up_adc_clk_enb_reg_0),
        .Q(data2[2]),
        .R(p_0_in_14));
  FDRE #(
    .INIT(1'b0)) 
    up_adc_ddr_edgesel_reg
       (.C(s_axi_aclk),
        .CE(up_adc_sync0),
        .D(\up_scratch_reg[31]_1 [1]),
        .Q(data3[1]),
        .R(p_0_in_14));
  FDRE #(
    .INIT(1'b0)) 
    \up_adc_gpio_out_int_reg[0] 
       (.C(s_axi_aclk),
        .CE(\up_adc_gpio_out_int_reg[0]_0 ),
        .D(\up_scratch_reg[31]_1 [0]),
        .Q(up_adc_gpio_out[0]),
        .R(p_0_in_14));
  FDRE #(
    .INIT(1'b0)) 
    \up_adc_gpio_out_int_reg[10] 
       (.C(s_axi_aclk),
        .CE(\up_adc_gpio_out_int_reg[0]_0 ),
        .D(\up_scratch_reg[31]_1 [10]),
        .Q(up_adc_gpio_out[10]),
        .R(p_0_in_14));
  FDRE #(
    .INIT(1'b0)) 
    \up_adc_gpio_out_int_reg[11] 
       (.C(s_axi_aclk),
        .CE(\up_adc_gpio_out_int_reg[0]_0 ),
        .D(\up_scratch_reg[31]_1 [11]),
        .Q(up_adc_gpio_out[11]),
        .R(p_0_in_14));
  FDRE #(
    .INIT(1'b0)) 
    \up_adc_gpio_out_int_reg[12] 
       (.C(s_axi_aclk),
        .CE(\up_adc_gpio_out_int_reg[0]_0 ),
        .D(\up_scratch_reg[31]_1 [12]),
        .Q(up_adc_gpio_out[12]),
        .R(p_0_in_14));
  FDRE #(
    .INIT(1'b0)) 
    \up_adc_gpio_out_int_reg[13] 
       (.C(s_axi_aclk),
        .CE(\up_adc_gpio_out_int_reg[0]_0 ),
        .D(\up_scratch_reg[31]_1 [13]),
        .Q(up_adc_gpio_out[13]),
        .R(p_0_in_14));
  FDRE #(
    .INIT(1'b0)) 
    \up_adc_gpio_out_int_reg[14] 
       (.C(s_axi_aclk),
        .CE(\up_adc_gpio_out_int_reg[0]_0 ),
        .D(\up_scratch_reg[31]_1 [14]),
        .Q(up_adc_gpio_out[14]),
        .R(p_0_in_14));
  FDRE #(
    .INIT(1'b0)) 
    \up_adc_gpio_out_int_reg[15] 
       (.C(s_axi_aclk),
        .CE(\up_adc_gpio_out_int_reg[0]_0 ),
        .D(\up_scratch_reg[31]_1 [15]),
        .Q(up_adc_gpio_out[15]),
        .R(p_0_in_14));
  FDRE #(
    .INIT(1'b0)) 
    \up_adc_gpio_out_int_reg[16] 
       (.C(s_axi_aclk),
        .CE(\up_adc_gpio_out_int_reg[0]_0 ),
        .D(\up_scratch_reg[31]_1 [16]),
        .Q(up_adc_gpio_out[16]),
        .R(p_0_in_14));
  FDRE #(
    .INIT(1'b0)) 
    \up_adc_gpio_out_int_reg[17] 
       (.C(s_axi_aclk),
        .CE(\up_adc_gpio_out_int_reg[0]_0 ),
        .D(\up_scratch_reg[31]_1 [17]),
        .Q(up_adc_gpio_out[17]),
        .R(p_0_in_14));
  FDRE #(
    .INIT(1'b0)) 
    \up_adc_gpio_out_int_reg[18] 
       (.C(s_axi_aclk),
        .CE(\up_adc_gpio_out_int_reg[0]_0 ),
        .D(\up_scratch_reg[31]_1 [18]),
        .Q(up_adc_gpio_out[18]),
        .R(p_0_in_14));
  FDRE #(
    .INIT(1'b0)) 
    \up_adc_gpio_out_int_reg[19] 
       (.C(s_axi_aclk),
        .CE(\up_adc_gpio_out_int_reg[0]_0 ),
        .D(\up_scratch_reg[31]_1 [19]),
        .Q(up_adc_gpio_out[19]),
        .R(p_0_in_14));
  FDRE #(
    .INIT(1'b0)) 
    \up_adc_gpio_out_int_reg[1] 
       (.C(s_axi_aclk),
        .CE(\up_adc_gpio_out_int_reg[0]_0 ),
        .D(\up_scratch_reg[31]_1 [1]),
        .Q(up_adc_gpio_out[1]),
        .R(p_0_in_14));
  FDRE #(
    .INIT(1'b0)) 
    \up_adc_gpio_out_int_reg[20] 
       (.C(s_axi_aclk),
        .CE(\up_adc_gpio_out_int_reg[0]_0 ),
        .D(\up_scratch_reg[31]_1 [20]),
        .Q(up_adc_gpio_out[20]),
        .R(p_0_in_14));
  FDRE #(
    .INIT(1'b0)) 
    \up_adc_gpio_out_int_reg[21] 
       (.C(s_axi_aclk),
        .CE(\up_adc_gpio_out_int_reg[0]_0 ),
        .D(\up_scratch_reg[31]_1 [21]),
        .Q(up_adc_gpio_out[21]),
        .R(p_0_in_14));
  FDRE #(
    .INIT(1'b0)) 
    \up_adc_gpio_out_int_reg[22] 
       (.C(s_axi_aclk),
        .CE(\up_adc_gpio_out_int_reg[0]_0 ),
        .D(\up_scratch_reg[31]_1 [22]),
        .Q(up_adc_gpio_out[22]),
        .R(p_0_in_14));
  FDRE #(
    .INIT(1'b0)) 
    \up_adc_gpio_out_int_reg[23] 
       (.C(s_axi_aclk),
        .CE(\up_adc_gpio_out_int_reg[0]_0 ),
        .D(\up_scratch_reg[31]_1 [23]),
        .Q(up_adc_gpio_out[23]),
        .R(p_0_in_14));
  FDRE #(
    .INIT(1'b0)) 
    \up_adc_gpio_out_int_reg[24] 
       (.C(s_axi_aclk),
        .CE(\up_adc_gpio_out_int_reg[0]_0 ),
        .D(\up_scratch_reg[31]_1 [24]),
        .Q(up_adc_gpio_out[24]),
        .R(p_0_in_14));
  FDRE #(
    .INIT(1'b0)) 
    \up_adc_gpio_out_int_reg[25] 
       (.C(s_axi_aclk),
        .CE(\up_adc_gpio_out_int_reg[0]_0 ),
        .D(\up_scratch_reg[31]_1 [25]),
        .Q(up_adc_gpio_out[25]),
        .R(p_0_in_14));
  FDRE #(
    .INIT(1'b0)) 
    \up_adc_gpio_out_int_reg[26] 
       (.C(s_axi_aclk),
        .CE(\up_adc_gpio_out_int_reg[0]_0 ),
        .D(\up_scratch_reg[31]_1 [26]),
        .Q(up_adc_gpio_out[26]),
        .R(p_0_in_14));
  FDRE #(
    .INIT(1'b0)) 
    \up_adc_gpio_out_int_reg[27] 
       (.C(s_axi_aclk),
        .CE(\up_adc_gpio_out_int_reg[0]_0 ),
        .D(\up_scratch_reg[31]_1 [27]),
        .Q(up_adc_gpio_out[27]),
        .R(p_0_in_14));
  FDRE #(
    .INIT(1'b0)) 
    \up_adc_gpio_out_int_reg[28] 
       (.C(s_axi_aclk),
        .CE(\up_adc_gpio_out_int_reg[0]_0 ),
        .D(\up_scratch_reg[31]_1 [28]),
        .Q(up_adc_gpio_out[28]),
        .R(p_0_in_14));
  FDRE #(
    .INIT(1'b0)) 
    \up_adc_gpio_out_int_reg[29] 
       (.C(s_axi_aclk),
        .CE(\up_adc_gpio_out_int_reg[0]_0 ),
        .D(\up_scratch_reg[31]_1 [29]),
        .Q(up_adc_gpio_out[29]),
        .R(p_0_in_14));
  FDRE #(
    .INIT(1'b0)) 
    \up_adc_gpio_out_int_reg[2] 
       (.C(s_axi_aclk),
        .CE(\up_adc_gpio_out_int_reg[0]_0 ),
        .D(\up_scratch_reg[31]_1 [2]),
        .Q(up_adc_gpio_out[2]),
        .R(p_0_in_14));
  FDRE #(
    .INIT(1'b0)) 
    \up_adc_gpio_out_int_reg[30] 
       (.C(s_axi_aclk),
        .CE(\up_adc_gpio_out_int_reg[0]_0 ),
        .D(\up_scratch_reg[31]_1 [30]),
        .Q(up_adc_gpio_out[30]),
        .R(p_0_in_14));
  FDRE #(
    .INIT(1'b0)) 
    \up_adc_gpio_out_int_reg[31] 
       (.C(s_axi_aclk),
        .CE(\up_adc_gpio_out_int_reg[0]_0 ),
        .D(\up_scratch_reg[31]_1 [31]),
        .Q(up_adc_gpio_out[31]),
        .R(p_0_in_14));
  FDRE #(
    .INIT(1'b0)) 
    \up_adc_gpio_out_int_reg[3] 
       (.C(s_axi_aclk),
        .CE(\up_adc_gpio_out_int_reg[0]_0 ),
        .D(\up_scratch_reg[31]_1 [3]),
        .Q(up_adc_gpio_out[3]),
        .R(p_0_in_14));
  FDRE #(
    .INIT(1'b0)) 
    \up_adc_gpio_out_int_reg[4] 
       (.C(s_axi_aclk),
        .CE(\up_adc_gpio_out_int_reg[0]_0 ),
        .D(\up_scratch_reg[31]_1 [4]),
        .Q(up_adc_gpio_out[4]),
        .R(p_0_in_14));
  FDRE #(
    .INIT(1'b0)) 
    \up_adc_gpio_out_int_reg[5] 
       (.C(s_axi_aclk),
        .CE(\up_adc_gpio_out_int_reg[0]_0 ),
        .D(\up_scratch_reg[31]_1 [5]),
        .Q(up_adc_gpio_out[5]),
        .R(p_0_in_14));
  FDRE #(
    .INIT(1'b0)) 
    \up_adc_gpio_out_int_reg[6] 
       (.C(s_axi_aclk),
        .CE(\up_adc_gpio_out_int_reg[0]_0 ),
        .D(\up_scratch_reg[31]_1 [6]),
        .Q(up_adc_gpio_out[6]),
        .R(p_0_in_14));
  FDRE #(
    .INIT(1'b0)) 
    \up_adc_gpio_out_int_reg[7] 
       (.C(s_axi_aclk),
        .CE(\up_adc_gpio_out_int_reg[0]_0 ),
        .D(\up_scratch_reg[31]_1 [7]),
        .Q(up_adc_gpio_out[7]),
        .R(p_0_in_14));
  FDRE #(
    .INIT(1'b0)) 
    \up_adc_gpio_out_int_reg[8] 
       (.C(s_axi_aclk),
        .CE(\up_adc_gpio_out_int_reg[0]_0 ),
        .D(\up_scratch_reg[31]_1 [8]),
        .Q(up_adc_gpio_out[8]),
        .R(p_0_in_14));
  FDRE #(
    .INIT(1'b0)) 
    \up_adc_gpio_out_int_reg[9] 
       (.C(s_axi_aclk),
        .CE(\up_adc_gpio_out_int_reg[0]_0 ),
        .D(\up_scratch_reg[31]_1 [9]),
        .Q(up_adc_gpio_out[9]),
        .R(p_0_in_14));
  FDRE #(
    .INIT(1'b0)) 
    up_adc_pin_mode_reg
       (.C(s_axi_aclk),
        .CE(up_adc_sync0),
        .D(\up_scratch_reg[31]_1 [0]),
        .Q(data3[0]),
        .R(p_0_in_14));
  FDRE #(
    .INIT(1'b0)) 
    up_adc_r1_mode_reg
       (.C(s_axi_aclk),
        .CE(up_adc_sync0),
        .D(\up_scratch_reg[31]_1 [2]),
        .Q(data3[2]),
        .R(p_0_in_14));
  FDRE #(
    .INIT(1'b0)) 
    up_adc_sref_sync_reg
       (.C(s_axi_aclk),
        .CE(up_adc_sync0),
        .D(\up_scratch_reg[31]_1 [4]),
        .Q(data3[3]),
        .R(p_0_in_14));
  FDRE #(
    .INIT(1'b0)) 
    \up_adc_start_code_reg[0] 
       (.C(s_axi_aclk),
        .CE(\up_adc_start_code_reg[0]_0 ),
        .D(\up_scratch_reg[31]_1 [0]),
        .Q(\up_adc_start_code_reg[31]_0 [0]),
        .R(p_0_in_14));
  FDRE #(
    .INIT(1'b0)) 
    \up_adc_start_code_reg[10] 
       (.C(s_axi_aclk),
        .CE(\up_adc_start_code_reg[0]_0 ),
        .D(\up_scratch_reg[31]_1 [10]),
        .Q(\up_adc_start_code_reg[31]_0 [10]),
        .R(p_0_in_14));
  FDRE #(
    .INIT(1'b0)) 
    \up_adc_start_code_reg[11] 
       (.C(s_axi_aclk),
        .CE(\up_adc_start_code_reg[0]_0 ),
        .D(\up_scratch_reg[31]_1 [11]),
        .Q(\up_adc_start_code_reg[31]_0 [11]),
        .R(p_0_in_14));
  FDRE #(
    .INIT(1'b0)) 
    \up_adc_start_code_reg[12] 
       (.C(s_axi_aclk),
        .CE(\up_adc_start_code_reg[0]_0 ),
        .D(\up_scratch_reg[31]_1 [12]),
        .Q(\up_adc_start_code_reg[31]_0 [12]),
        .R(p_0_in_14));
  FDRE #(
    .INIT(1'b0)) 
    \up_adc_start_code_reg[13] 
       (.C(s_axi_aclk),
        .CE(\up_adc_start_code_reg[0]_0 ),
        .D(\up_scratch_reg[31]_1 [13]),
        .Q(\up_adc_start_code_reg[31]_0 [13]),
        .R(p_0_in_14));
  FDRE #(
    .INIT(1'b0)) 
    \up_adc_start_code_reg[14] 
       (.C(s_axi_aclk),
        .CE(\up_adc_start_code_reg[0]_0 ),
        .D(\up_scratch_reg[31]_1 [14]),
        .Q(\up_adc_start_code_reg[31]_0 [14]),
        .R(p_0_in_14));
  FDRE #(
    .INIT(1'b0)) 
    \up_adc_start_code_reg[15] 
       (.C(s_axi_aclk),
        .CE(\up_adc_start_code_reg[0]_0 ),
        .D(\up_scratch_reg[31]_1 [15]),
        .Q(\up_adc_start_code_reg[31]_0 [15]),
        .R(p_0_in_14));
  FDRE #(
    .INIT(1'b0)) 
    \up_adc_start_code_reg[16] 
       (.C(s_axi_aclk),
        .CE(\up_adc_start_code_reg[0]_0 ),
        .D(\up_scratch_reg[31]_1 [16]),
        .Q(\up_adc_start_code_reg[31]_0 [16]),
        .R(p_0_in_14));
  FDRE #(
    .INIT(1'b0)) 
    \up_adc_start_code_reg[17] 
       (.C(s_axi_aclk),
        .CE(\up_adc_start_code_reg[0]_0 ),
        .D(\up_scratch_reg[31]_1 [17]),
        .Q(\up_adc_start_code_reg[31]_0 [17]),
        .R(p_0_in_14));
  FDRE #(
    .INIT(1'b0)) 
    \up_adc_start_code_reg[18] 
       (.C(s_axi_aclk),
        .CE(\up_adc_start_code_reg[0]_0 ),
        .D(\up_scratch_reg[31]_1 [18]),
        .Q(\up_adc_start_code_reg[31]_0 [18]),
        .R(p_0_in_14));
  FDRE #(
    .INIT(1'b0)) 
    \up_adc_start_code_reg[19] 
       (.C(s_axi_aclk),
        .CE(\up_adc_start_code_reg[0]_0 ),
        .D(\up_scratch_reg[31]_1 [19]),
        .Q(\up_adc_start_code_reg[31]_0 [19]),
        .R(p_0_in_14));
  FDRE #(
    .INIT(1'b0)) 
    \up_adc_start_code_reg[1] 
       (.C(s_axi_aclk),
        .CE(\up_adc_start_code_reg[0]_0 ),
        .D(\up_scratch_reg[31]_1 [1]),
        .Q(\up_adc_start_code_reg[31]_0 [1]),
        .R(p_0_in_14));
  FDRE #(
    .INIT(1'b0)) 
    \up_adc_start_code_reg[20] 
       (.C(s_axi_aclk),
        .CE(\up_adc_start_code_reg[0]_0 ),
        .D(\up_scratch_reg[31]_1 [20]),
        .Q(\up_adc_start_code_reg[31]_0 [20]),
        .R(p_0_in_14));
  FDRE #(
    .INIT(1'b0)) 
    \up_adc_start_code_reg[21] 
       (.C(s_axi_aclk),
        .CE(\up_adc_start_code_reg[0]_0 ),
        .D(\up_scratch_reg[31]_1 [21]),
        .Q(\up_adc_start_code_reg[31]_0 [21]),
        .R(p_0_in_14));
  FDRE #(
    .INIT(1'b0)) 
    \up_adc_start_code_reg[22] 
       (.C(s_axi_aclk),
        .CE(\up_adc_start_code_reg[0]_0 ),
        .D(\up_scratch_reg[31]_1 [22]),
        .Q(\up_adc_start_code_reg[31]_0 [22]),
        .R(p_0_in_14));
  FDRE #(
    .INIT(1'b0)) 
    \up_adc_start_code_reg[23] 
       (.C(s_axi_aclk),
        .CE(\up_adc_start_code_reg[0]_0 ),
        .D(\up_scratch_reg[31]_1 [23]),
        .Q(\up_adc_start_code_reg[31]_0 [23]),
        .R(p_0_in_14));
  FDRE #(
    .INIT(1'b0)) 
    \up_adc_start_code_reg[24] 
       (.C(s_axi_aclk),
        .CE(\up_adc_start_code_reg[0]_0 ),
        .D(\up_scratch_reg[31]_1 [24]),
        .Q(\up_adc_start_code_reg[31]_0 [24]),
        .R(p_0_in_14));
  FDRE #(
    .INIT(1'b0)) 
    \up_adc_start_code_reg[25] 
       (.C(s_axi_aclk),
        .CE(\up_adc_start_code_reg[0]_0 ),
        .D(\up_scratch_reg[31]_1 [25]),
        .Q(\up_adc_start_code_reg[31]_0 [25]),
        .R(p_0_in_14));
  FDRE #(
    .INIT(1'b0)) 
    \up_adc_start_code_reg[26] 
       (.C(s_axi_aclk),
        .CE(\up_adc_start_code_reg[0]_0 ),
        .D(\up_scratch_reg[31]_1 [26]),
        .Q(\up_adc_start_code_reg[31]_0 [26]),
        .R(p_0_in_14));
  FDRE #(
    .INIT(1'b0)) 
    \up_adc_start_code_reg[27] 
       (.C(s_axi_aclk),
        .CE(\up_adc_start_code_reg[0]_0 ),
        .D(\up_scratch_reg[31]_1 [27]),
        .Q(\up_adc_start_code_reg[31]_0 [27]),
        .R(p_0_in_14));
  FDRE #(
    .INIT(1'b0)) 
    \up_adc_start_code_reg[28] 
       (.C(s_axi_aclk),
        .CE(\up_adc_start_code_reg[0]_0 ),
        .D(\up_scratch_reg[31]_1 [28]),
        .Q(\up_adc_start_code_reg[31]_0 [28]),
        .R(p_0_in_14));
  FDRE #(
    .INIT(1'b0)) 
    \up_adc_start_code_reg[29] 
       (.C(s_axi_aclk),
        .CE(\up_adc_start_code_reg[0]_0 ),
        .D(\up_scratch_reg[31]_1 [29]),
        .Q(\up_adc_start_code_reg[31]_0 [29]),
        .R(p_0_in_14));
  FDRE #(
    .INIT(1'b0)) 
    \up_adc_start_code_reg[2] 
       (.C(s_axi_aclk),
        .CE(\up_adc_start_code_reg[0]_0 ),
        .D(\up_scratch_reg[31]_1 [2]),
        .Q(\up_adc_start_code_reg[31]_0 [2]),
        .R(p_0_in_14));
  FDRE #(
    .INIT(1'b0)) 
    \up_adc_start_code_reg[30] 
       (.C(s_axi_aclk),
        .CE(\up_adc_start_code_reg[0]_0 ),
        .D(\up_scratch_reg[31]_1 [30]),
        .Q(\up_adc_start_code_reg[31]_0 [30]),
        .R(p_0_in_14));
  FDRE #(
    .INIT(1'b0)) 
    \up_adc_start_code_reg[31] 
       (.C(s_axi_aclk),
        .CE(\up_adc_start_code_reg[0]_0 ),
        .D(\up_scratch_reg[31]_1 [31]),
        .Q(\up_adc_start_code_reg[31]_0 [31]),
        .R(p_0_in_14));
  FDRE #(
    .INIT(1'b0)) 
    \up_adc_start_code_reg[3] 
       (.C(s_axi_aclk),
        .CE(\up_adc_start_code_reg[0]_0 ),
        .D(\up_scratch_reg[31]_1 [3]),
        .Q(\up_adc_start_code_reg[31]_0 [3]),
        .R(p_0_in_14));
  FDRE #(
    .INIT(1'b0)) 
    \up_adc_start_code_reg[4] 
       (.C(s_axi_aclk),
        .CE(\up_adc_start_code_reg[0]_0 ),
        .D(\up_scratch_reg[31]_1 [4]),
        .Q(\up_adc_start_code_reg[31]_0 [4]),
        .R(p_0_in_14));
  FDRE #(
    .INIT(1'b0)) 
    \up_adc_start_code_reg[5] 
       (.C(s_axi_aclk),
        .CE(\up_adc_start_code_reg[0]_0 ),
        .D(\up_scratch_reg[31]_1 [5]),
        .Q(\up_adc_start_code_reg[31]_0 [5]),
        .R(p_0_in_14));
  FDRE #(
    .INIT(1'b0)) 
    \up_adc_start_code_reg[6] 
       (.C(s_axi_aclk),
        .CE(\up_adc_start_code_reg[0]_0 ),
        .D(\up_scratch_reg[31]_1 [6]),
        .Q(\up_adc_start_code_reg[31]_0 [6]),
        .R(p_0_in_14));
  FDRE #(
    .INIT(1'b0)) 
    \up_adc_start_code_reg[7] 
       (.C(s_axi_aclk),
        .CE(\up_adc_start_code_reg[0]_0 ),
        .D(\up_scratch_reg[31]_1 [7]),
        .Q(\up_adc_start_code_reg[31]_0 [7]),
        .R(p_0_in_14));
  FDRE #(
    .INIT(1'b0)) 
    \up_adc_start_code_reg[8] 
       (.C(s_axi_aclk),
        .CE(\up_adc_start_code_reg[0]_0 ),
        .D(\up_scratch_reg[31]_1 [8]),
        .Q(\up_adc_start_code_reg[31]_0 [8]),
        .R(p_0_in_14));
  FDRE #(
    .INIT(1'b0)) 
    \up_adc_start_code_reg[9] 
       (.C(s_axi_aclk),
        .CE(\up_adc_start_code_reg[0]_0 ),
        .D(\up_scratch_reg[31]_1 [9]),
        .Q(\up_adc_start_code_reg[31]_0 [9]),
        .R(p_0_in_14));
  FDRE #(
    .INIT(1'b0)) 
    up_adc_sync_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(up_adc_sync_reg_0),
        .Q(p_7_in),
        .R(p_0_in_14));
  LUT1 #(
    .INIT(2'h1)) 
    up_core_preset_i_1
       (.I0(data2[0]),
        .O(up_core_preset_i_1_n_0));
  FDSE #(
    .INIT(1'b1)) 
    up_core_preset_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(up_core_preset_i_1_n_0),
        .Q(up_core_preset),
        .S(p_0_in_14));
  FDRE #(
    .INIT(1'b0)) 
    up_mmcm_resetn_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(up_mmcm_resetn_reg_0),
        .Q(data2[1]),
        .R(p_0_in_14));
  FDSE up_pps_irq_mask_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(up_pps_irq_mask_reg_1),
        .Q(up_pps_irq_mask_reg_0),
        .S(p_0_in_14));
  FDRE #(
    .INIT(1'b0)) 
    up_rack_int_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(up_rreq_s_24),
        .Q(up_rack_s),
        .R(p_0_in_14));
  FDRE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\up_rdata_int_reg[31]_0 [0]),
        .Q(Q[0]),
        .R(\up_rdata_int_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[10] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\up_rdata_int_reg[31]_0 [10]),
        .Q(Q[10]),
        .R(\up_rdata_int_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[11] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\up_rdata_int_reg[31]_0 [11]),
        .Q(Q[11]),
        .R(\up_rdata_int_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[12] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\up_rdata_int_reg[31]_0 [12]),
        .Q(Q[12]),
        .R(\up_rdata_int_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[13] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\up_rdata_int_reg[31]_0 [13]),
        .Q(Q[13]),
        .R(\up_rdata_int_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[14] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\up_rdata_int_reg[31]_0 [14]),
        .Q(Q[14]),
        .R(\up_rdata_int_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[15] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\up_rdata_int_reg[31]_0 [15]),
        .Q(Q[15]),
        .R(\up_rdata_int_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[16] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\up_rdata_int_reg[31]_0 [16]),
        .Q(Q[16]),
        .R(\up_rdata_int_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[17] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\up_rdata_int_reg[31]_0 [17]),
        .Q(Q[17]),
        .R(\up_rdata_int_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[18] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\up_rdata_int_reg[31]_0 [18]),
        .Q(Q[18]),
        .R(\up_rdata_int_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[19] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\up_rdata_int_reg[31]_0 [19]),
        .Q(Q[19]),
        .R(\up_rdata_int_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\up_rdata_int_reg[31]_0 [1]),
        .Q(Q[1]),
        .R(\up_rdata_int_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[20] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\up_rdata_int_reg[31]_0 [20]),
        .Q(Q[20]),
        .R(\up_rdata_int_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[21] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\up_rdata_int_reg[31]_0 [21]),
        .Q(Q[21]),
        .R(\up_rdata_int_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[22] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\up_rdata_int_reg[31]_0 [22]),
        .Q(Q[22]),
        .R(\up_rdata_int_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[23] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\up_rdata_int_reg[31]_0 [23]),
        .Q(Q[23]),
        .R(\up_rdata_int_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[24] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\up_rdata_int_reg[31]_0 [24]),
        .Q(Q[24]),
        .R(\up_rdata_int_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[25] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\up_rdata_int_reg[31]_0 [25]),
        .Q(Q[25]),
        .R(\up_rdata_int_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[26] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\up_rdata_int_reg[31]_0 [26]),
        .Q(Q[26]),
        .R(\up_rdata_int_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[27] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\up_rdata_int_reg[31]_0 [27]),
        .Q(Q[27]),
        .R(\up_rdata_int_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[28] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\up_rdata_int_reg[31]_0 [28]),
        .Q(Q[28]),
        .R(\up_rdata_int_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[29] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\up_rdata_int_reg[31]_0 [29]),
        .Q(Q[29]),
        .R(\up_rdata_int_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\up_rdata_int_reg[31]_0 [2]),
        .Q(Q[2]),
        .R(\up_rdata_int_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[30] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\up_rdata_int_reg[31]_0 [30]),
        .Q(Q[30]),
        .R(\up_rdata_int_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[31] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\up_rdata_int_reg[31]_0 [31]),
        .Q(Q[31]),
        .R(\up_rdata_int_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\up_rdata_int_reg[31]_0 [3]),
        .Q(Q[3]),
        .R(\up_rdata_int_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\up_rdata_int_reg[31]_0 [4]),
        .Q(Q[4]),
        .R(\up_rdata_int_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\up_rdata_int_reg[31]_0 [5]),
        .Q(Q[5]),
        .R(\up_rdata_int_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\up_rdata_int_reg[31]_0 [6]),
        .Q(Q[6]),
        .R(\up_rdata_int_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[7] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\up_rdata_int_reg[31]_0 [7]),
        .Q(Q[7]),
        .R(\up_rdata_int_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[8] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\up_rdata_int_reg[31]_0 [8]),
        .Q(Q[8]),
        .R(\up_rdata_int_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[9] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\up_rdata_int_reg[31]_0 [9]),
        .Q(Q[9]),
        .R(\up_rdata_int_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    up_resetn_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(up_resetn_reg_0),
        .Q(data2[0]),
        .R(p_0_in_14));
  FDRE #(
    .INIT(1'b0)) 
    \up_scratch_reg[0] 
       (.C(s_axi_aclk),
        .CE(\up_scratch_reg[0]_0 ),
        .D(\up_scratch_reg[31]_1 [0]),
        .Q(\up_scratch_reg[31]_0 [0]),
        .R(p_0_in_14));
  FDRE #(
    .INIT(1'b0)) 
    \up_scratch_reg[10] 
       (.C(s_axi_aclk),
        .CE(\up_scratch_reg[0]_0 ),
        .D(\up_scratch_reg[31]_1 [10]),
        .Q(\up_scratch_reg[31]_0 [10]),
        .R(p_0_in_14));
  FDRE #(
    .INIT(1'b0)) 
    \up_scratch_reg[11] 
       (.C(s_axi_aclk),
        .CE(\up_scratch_reg[0]_0 ),
        .D(\up_scratch_reg[31]_1 [11]),
        .Q(\up_scratch_reg[31]_0 [11]),
        .R(p_0_in_14));
  FDRE #(
    .INIT(1'b0)) 
    \up_scratch_reg[12] 
       (.C(s_axi_aclk),
        .CE(\up_scratch_reg[0]_0 ),
        .D(\up_scratch_reg[31]_1 [12]),
        .Q(\up_scratch_reg[31]_0 [12]),
        .R(p_0_in_14));
  FDRE #(
    .INIT(1'b0)) 
    \up_scratch_reg[13] 
       (.C(s_axi_aclk),
        .CE(\up_scratch_reg[0]_0 ),
        .D(\up_scratch_reg[31]_1 [13]),
        .Q(\up_scratch_reg[31]_0 [13]),
        .R(p_0_in_14));
  FDRE #(
    .INIT(1'b0)) 
    \up_scratch_reg[14] 
       (.C(s_axi_aclk),
        .CE(\up_scratch_reg[0]_0 ),
        .D(\up_scratch_reg[31]_1 [14]),
        .Q(\up_scratch_reg[31]_0 [14]),
        .R(p_0_in_14));
  FDRE #(
    .INIT(1'b0)) 
    \up_scratch_reg[15] 
       (.C(s_axi_aclk),
        .CE(\up_scratch_reg[0]_0 ),
        .D(\up_scratch_reg[31]_1 [15]),
        .Q(\up_scratch_reg[31]_0 [15]),
        .R(p_0_in_14));
  FDRE #(
    .INIT(1'b0)) 
    \up_scratch_reg[16] 
       (.C(s_axi_aclk),
        .CE(\up_scratch_reg[0]_0 ),
        .D(\up_scratch_reg[31]_1 [16]),
        .Q(\up_scratch_reg[31]_0 [16]),
        .R(p_0_in_14));
  FDRE #(
    .INIT(1'b0)) 
    \up_scratch_reg[17] 
       (.C(s_axi_aclk),
        .CE(\up_scratch_reg[0]_0 ),
        .D(\up_scratch_reg[31]_1 [17]),
        .Q(\up_scratch_reg[31]_0 [17]),
        .R(p_0_in_14));
  FDRE #(
    .INIT(1'b0)) 
    \up_scratch_reg[18] 
       (.C(s_axi_aclk),
        .CE(\up_scratch_reg[0]_0 ),
        .D(\up_scratch_reg[31]_1 [18]),
        .Q(\up_scratch_reg[31]_0 [18]),
        .R(p_0_in_14));
  FDRE #(
    .INIT(1'b0)) 
    \up_scratch_reg[19] 
       (.C(s_axi_aclk),
        .CE(\up_scratch_reg[0]_0 ),
        .D(\up_scratch_reg[31]_1 [19]),
        .Q(\up_scratch_reg[31]_0 [19]),
        .R(p_0_in_14));
  FDRE #(
    .INIT(1'b0)) 
    \up_scratch_reg[1] 
       (.C(s_axi_aclk),
        .CE(\up_scratch_reg[0]_0 ),
        .D(\up_scratch_reg[31]_1 [1]),
        .Q(\up_scratch_reg[31]_0 [1]),
        .R(p_0_in_14));
  FDRE #(
    .INIT(1'b0)) 
    \up_scratch_reg[20] 
       (.C(s_axi_aclk),
        .CE(\up_scratch_reg[0]_0 ),
        .D(\up_scratch_reg[31]_1 [20]),
        .Q(\up_scratch_reg[31]_0 [20]),
        .R(p_0_in_14));
  FDRE #(
    .INIT(1'b0)) 
    \up_scratch_reg[21] 
       (.C(s_axi_aclk),
        .CE(\up_scratch_reg[0]_0 ),
        .D(\up_scratch_reg[31]_1 [21]),
        .Q(\up_scratch_reg[31]_0 [21]),
        .R(p_0_in_14));
  FDRE #(
    .INIT(1'b0)) 
    \up_scratch_reg[22] 
       (.C(s_axi_aclk),
        .CE(\up_scratch_reg[0]_0 ),
        .D(\up_scratch_reg[31]_1 [22]),
        .Q(\up_scratch_reg[31]_0 [22]),
        .R(p_0_in_14));
  FDRE #(
    .INIT(1'b0)) 
    \up_scratch_reg[23] 
       (.C(s_axi_aclk),
        .CE(\up_scratch_reg[0]_0 ),
        .D(\up_scratch_reg[31]_1 [23]),
        .Q(\up_scratch_reg[31]_0 [23]),
        .R(p_0_in_14));
  FDRE #(
    .INIT(1'b0)) 
    \up_scratch_reg[24] 
       (.C(s_axi_aclk),
        .CE(\up_scratch_reg[0]_0 ),
        .D(\up_scratch_reg[31]_1 [24]),
        .Q(\up_scratch_reg[31]_0 [24]),
        .R(p_0_in_14));
  FDRE #(
    .INIT(1'b0)) 
    \up_scratch_reg[25] 
       (.C(s_axi_aclk),
        .CE(\up_scratch_reg[0]_0 ),
        .D(\up_scratch_reg[31]_1 [25]),
        .Q(\up_scratch_reg[31]_0 [25]),
        .R(p_0_in_14));
  FDRE #(
    .INIT(1'b0)) 
    \up_scratch_reg[26] 
       (.C(s_axi_aclk),
        .CE(\up_scratch_reg[0]_0 ),
        .D(\up_scratch_reg[31]_1 [26]),
        .Q(\up_scratch_reg[31]_0 [26]),
        .R(p_0_in_14));
  FDRE #(
    .INIT(1'b0)) 
    \up_scratch_reg[27] 
       (.C(s_axi_aclk),
        .CE(\up_scratch_reg[0]_0 ),
        .D(\up_scratch_reg[31]_1 [27]),
        .Q(\up_scratch_reg[31]_0 [27]),
        .R(p_0_in_14));
  FDRE #(
    .INIT(1'b0)) 
    \up_scratch_reg[28] 
       (.C(s_axi_aclk),
        .CE(\up_scratch_reg[0]_0 ),
        .D(\up_scratch_reg[31]_1 [28]),
        .Q(\up_scratch_reg[31]_0 [28]),
        .R(p_0_in_14));
  FDRE #(
    .INIT(1'b0)) 
    \up_scratch_reg[29] 
       (.C(s_axi_aclk),
        .CE(\up_scratch_reg[0]_0 ),
        .D(\up_scratch_reg[31]_1 [29]),
        .Q(\up_scratch_reg[31]_0 [29]),
        .R(p_0_in_14));
  FDRE #(
    .INIT(1'b0)) 
    \up_scratch_reg[2] 
       (.C(s_axi_aclk),
        .CE(\up_scratch_reg[0]_0 ),
        .D(\up_scratch_reg[31]_1 [2]),
        .Q(\up_scratch_reg[31]_0 [2]),
        .R(p_0_in_14));
  FDRE #(
    .INIT(1'b0)) 
    \up_scratch_reg[30] 
       (.C(s_axi_aclk),
        .CE(\up_scratch_reg[0]_0 ),
        .D(\up_scratch_reg[31]_1 [30]),
        .Q(\up_scratch_reg[31]_0 [30]),
        .R(p_0_in_14));
  FDRE #(
    .INIT(1'b0)) 
    \up_scratch_reg[31] 
       (.C(s_axi_aclk),
        .CE(\up_scratch_reg[0]_0 ),
        .D(\up_scratch_reg[31]_1 [31]),
        .Q(\up_scratch_reg[31]_0 [31]),
        .R(p_0_in_14));
  FDRE #(
    .INIT(1'b0)) 
    \up_scratch_reg[3] 
       (.C(s_axi_aclk),
        .CE(\up_scratch_reg[0]_0 ),
        .D(\up_scratch_reg[31]_1 [3]),
        .Q(\up_scratch_reg[31]_0 [3]),
        .R(p_0_in_14));
  FDRE #(
    .INIT(1'b0)) 
    \up_scratch_reg[4] 
       (.C(s_axi_aclk),
        .CE(\up_scratch_reg[0]_0 ),
        .D(\up_scratch_reg[31]_1 [4]),
        .Q(\up_scratch_reg[31]_0 [4]),
        .R(p_0_in_14));
  FDRE #(
    .INIT(1'b0)) 
    \up_scratch_reg[5] 
       (.C(s_axi_aclk),
        .CE(\up_scratch_reg[0]_0 ),
        .D(\up_scratch_reg[31]_1 [5]),
        .Q(\up_scratch_reg[31]_0 [5]),
        .R(p_0_in_14));
  FDRE #(
    .INIT(1'b0)) 
    \up_scratch_reg[6] 
       (.C(s_axi_aclk),
        .CE(\up_scratch_reg[0]_0 ),
        .D(\up_scratch_reg[31]_1 [6]),
        .Q(\up_scratch_reg[31]_0 [6]),
        .R(p_0_in_14));
  FDRE #(
    .INIT(1'b0)) 
    \up_scratch_reg[7] 
       (.C(s_axi_aclk),
        .CE(\up_scratch_reg[0]_0 ),
        .D(\up_scratch_reg[31]_1 [7]),
        .Q(\up_scratch_reg[31]_0 [7]),
        .R(p_0_in_14));
  FDRE #(
    .INIT(1'b0)) 
    \up_scratch_reg[8] 
       (.C(s_axi_aclk),
        .CE(\up_scratch_reg[0]_0 ),
        .D(\up_scratch_reg[31]_1 [8]),
        .Q(\up_scratch_reg[31]_0 [8]),
        .R(p_0_in_14));
  FDRE #(
    .INIT(1'b0)) 
    \up_scratch_reg[9] 
       (.C(s_axi_aclk),
        .CE(\up_scratch_reg[0]_0 ),
        .D(\up_scratch_reg[31]_1 [9]),
        .Q(\up_scratch_reg[31]_0 [9]),
        .R(p_0_in_14));
  FDRE #(
    .INIT(1'b0)) 
    up_status_ovf_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(up_status_ovf_reg_0),
        .Q(p_4_in),
        .R(p_0_in_14));
  LUT5 #(
    .INIT(32'hFFFFFEFF)) 
    \up_timer[0]_i_1 
       (.I0(\up_timer[0]_i_3_n_0 ),
        .I1(\up_timer[0]_i_4_n_0 ),
        .I2(\up_timer[0]_i_5_n_0 ),
        .I3(\up_timer_reg[0]_0 ),
        .I4(\up_timer[0]_i_7_n_0 ),
        .O(\up_timer[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \up_timer[0]_i_13 
       (.I0(up_timer_reg[24]),
        .I1(up_timer_reg[25]),
        .I2(up_timer_reg[22]),
        .I3(up_timer_reg[23]),
        .I4(up_timer_reg[21]),
        .I5(up_timer_reg[20]),
        .O(\up_timer[0]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \up_timer[0]_i_14 
       (.I0(up_timer_reg[18]),
        .I1(up_timer_reg[19]),
        .I2(up_timer_reg[16]),
        .I3(up_timer_reg[17]),
        .I4(up_timer_reg[15]),
        .I5(up_timer_reg[14]),
        .O(\up_timer[0]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \up_timer[0]_i_3 
       (.I0(up_timer_reg[12]),
        .I1(up_timer_reg[13]),
        .I2(up_timer_reg[10]),
        .I3(up_timer_reg[11]),
        .I4(up_timer_reg[9]),
        .I5(up_timer_reg[8]),
        .O(\up_timer[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \up_timer[0]_i_4 
       (.I0(up_timer_reg[6]),
        .I1(up_timer_reg[7]),
        .I2(up_timer_reg[4]),
        .I3(up_timer_reg[5]),
        .I4(up_timer_reg[3]),
        .I5(up_timer_reg[2]),
        .O(\up_timer[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \up_timer[0]_i_5 
       (.I0(up_timer_reg[30]),
        .I1(up_timer_reg[31]),
        .I2(up_timer_reg[28]),
        .I3(up_timer_reg[29]),
        .I4(up_timer_reg[27]),
        .I5(up_timer_reg[26]),
        .O(\up_timer[0]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \up_timer[0]_i_7 
       (.I0(\up_timer[0]_i_13_n_0 ),
        .I1(\up_timer[0]_i_14_n_0 ),
        .I2(up_timer_reg[1]),
        .I3(up_timer_reg[0]),
        .O(\up_timer[0]_i_7_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_timer_reg[0] 
       (.C(s_axi_aclk),
        .CE(\up_timer[0]_i_1_n_0 ),
        .D(O[0]),
        .Q(up_timer_reg[0]),
        .R(p_0_in_14));
  FDRE #(
    .INIT(1'b0)) 
    \up_timer_reg[10] 
       (.C(s_axi_aclk),
        .CE(\up_timer[0]_i_1_n_0 ),
        .D(\up_timer_reg[11]_0 [2]),
        .Q(up_timer_reg[10]),
        .R(p_0_in_14));
  FDRE #(
    .INIT(1'b0)) 
    \up_timer_reg[11] 
       (.C(s_axi_aclk),
        .CE(\up_timer[0]_i_1_n_0 ),
        .D(\up_timer_reg[11]_0 [3]),
        .Q(up_timer_reg[11]),
        .R(p_0_in_14));
  FDRE #(
    .INIT(1'b0)) 
    \up_timer_reg[12] 
       (.C(s_axi_aclk),
        .CE(\up_timer[0]_i_1_n_0 ),
        .D(\up_timer_reg[15]_0 [0]),
        .Q(up_timer_reg[12]),
        .R(p_0_in_14));
  FDRE #(
    .INIT(1'b0)) 
    \up_timer_reg[13] 
       (.C(s_axi_aclk),
        .CE(\up_timer[0]_i_1_n_0 ),
        .D(\up_timer_reg[15]_0 [1]),
        .Q(up_timer_reg[13]),
        .R(p_0_in_14));
  FDRE #(
    .INIT(1'b0)) 
    \up_timer_reg[14] 
       (.C(s_axi_aclk),
        .CE(\up_timer[0]_i_1_n_0 ),
        .D(\up_timer_reg[15]_0 [2]),
        .Q(up_timer_reg[14]),
        .R(p_0_in_14));
  FDRE #(
    .INIT(1'b0)) 
    \up_timer_reg[15] 
       (.C(s_axi_aclk),
        .CE(\up_timer[0]_i_1_n_0 ),
        .D(\up_timer_reg[15]_0 [3]),
        .Q(up_timer_reg[15]),
        .R(p_0_in_14));
  FDRE #(
    .INIT(1'b0)) 
    \up_timer_reg[16] 
       (.C(s_axi_aclk),
        .CE(\up_timer[0]_i_1_n_0 ),
        .D(\up_timer_reg[19]_0 [0]),
        .Q(up_timer_reg[16]),
        .R(p_0_in_14));
  FDRE #(
    .INIT(1'b0)) 
    \up_timer_reg[17] 
       (.C(s_axi_aclk),
        .CE(\up_timer[0]_i_1_n_0 ),
        .D(\up_timer_reg[19]_0 [1]),
        .Q(up_timer_reg[17]),
        .R(p_0_in_14));
  FDRE #(
    .INIT(1'b0)) 
    \up_timer_reg[18] 
       (.C(s_axi_aclk),
        .CE(\up_timer[0]_i_1_n_0 ),
        .D(\up_timer_reg[19]_0 [2]),
        .Q(up_timer_reg[18]),
        .R(p_0_in_14));
  FDRE #(
    .INIT(1'b0)) 
    \up_timer_reg[19] 
       (.C(s_axi_aclk),
        .CE(\up_timer[0]_i_1_n_0 ),
        .D(\up_timer_reg[19]_0 [3]),
        .Q(up_timer_reg[19]),
        .R(p_0_in_14));
  FDRE #(
    .INIT(1'b0)) 
    \up_timer_reg[1] 
       (.C(s_axi_aclk),
        .CE(\up_timer[0]_i_1_n_0 ),
        .D(O[1]),
        .Q(up_timer_reg[1]),
        .R(p_0_in_14));
  FDRE #(
    .INIT(1'b0)) 
    \up_timer_reg[20] 
       (.C(s_axi_aclk),
        .CE(\up_timer[0]_i_1_n_0 ),
        .D(\up_timer_reg[23]_0 [0]),
        .Q(up_timer_reg[20]),
        .R(p_0_in_14));
  FDRE #(
    .INIT(1'b0)) 
    \up_timer_reg[21] 
       (.C(s_axi_aclk),
        .CE(\up_timer[0]_i_1_n_0 ),
        .D(\up_timer_reg[23]_0 [1]),
        .Q(up_timer_reg[21]),
        .R(p_0_in_14));
  FDRE #(
    .INIT(1'b0)) 
    \up_timer_reg[22] 
       (.C(s_axi_aclk),
        .CE(\up_timer[0]_i_1_n_0 ),
        .D(\up_timer_reg[23]_0 [2]),
        .Q(up_timer_reg[22]),
        .R(p_0_in_14));
  FDRE #(
    .INIT(1'b0)) 
    \up_timer_reg[23] 
       (.C(s_axi_aclk),
        .CE(\up_timer[0]_i_1_n_0 ),
        .D(\up_timer_reg[23]_0 [3]),
        .Q(up_timer_reg[23]),
        .R(p_0_in_14));
  FDRE #(
    .INIT(1'b0)) 
    \up_timer_reg[24] 
       (.C(s_axi_aclk),
        .CE(\up_timer[0]_i_1_n_0 ),
        .D(\up_timer_reg[27]_0 [0]),
        .Q(up_timer_reg[24]),
        .R(p_0_in_14));
  FDRE #(
    .INIT(1'b0)) 
    \up_timer_reg[25] 
       (.C(s_axi_aclk),
        .CE(\up_timer[0]_i_1_n_0 ),
        .D(\up_timer_reg[27]_0 [1]),
        .Q(up_timer_reg[25]),
        .R(p_0_in_14));
  FDRE #(
    .INIT(1'b0)) 
    \up_timer_reg[26] 
       (.C(s_axi_aclk),
        .CE(\up_timer[0]_i_1_n_0 ),
        .D(\up_timer_reg[27]_0 [2]),
        .Q(up_timer_reg[26]),
        .R(p_0_in_14));
  FDRE #(
    .INIT(1'b0)) 
    \up_timer_reg[27] 
       (.C(s_axi_aclk),
        .CE(\up_timer[0]_i_1_n_0 ),
        .D(\up_timer_reg[27]_0 [3]),
        .Q(up_timer_reg[27]),
        .R(p_0_in_14));
  FDRE #(
    .INIT(1'b0)) 
    \up_timer_reg[28] 
       (.C(s_axi_aclk),
        .CE(\up_timer[0]_i_1_n_0 ),
        .D(\up_timer_reg[31]_0 [0]),
        .Q(up_timer_reg[28]),
        .R(p_0_in_14));
  FDRE #(
    .INIT(1'b0)) 
    \up_timer_reg[29] 
       (.C(s_axi_aclk),
        .CE(\up_timer[0]_i_1_n_0 ),
        .D(\up_timer_reg[31]_0 [1]),
        .Q(up_timer_reg[29]),
        .R(p_0_in_14));
  FDRE #(
    .INIT(1'b0)) 
    \up_timer_reg[2] 
       (.C(s_axi_aclk),
        .CE(\up_timer[0]_i_1_n_0 ),
        .D(O[2]),
        .Q(up_timer_reg[2]),
        .R(p_0_in_14));
  FDRE #(
    .INIT(1'b0)) 
    \up_timer_reg[30] 
       (.C(s_axi_aclk),
        .CE(\up_timer[0]_i_1_n_0 ),
        .D(\up_timer_reg[31]_0 [2]),
        .Q(up_timer_reg[30]),
        .R(p_0_in_14));
  FDRE #(
    .INIT(1'b0)) 
    \up_timer_reg[31] 
       (.C(s_axi_aclk),
        .CE(\up_timer[0]_i_1_n_0 ),
        .D(\up_timer_reg[31]_0 [3]),
        .Q(up_timer_reg[31]),
        .R(p_0_in_14));
  FDRE #(
    .INIT(1'b0)) 
    \up_timer_reg[3] 
       (.C(s_axi_aclk),
        .CE(\up_timer[0]_i_1_n_0 ),
        .D(O[3]),
        .Q(up_timer_reg[3]),
        .R(p_0_in_14));
  FDRE #(
    .INIT(1'b0)) 
    \up_timer_reg[4] 
       (.C(s_axi_aclk),
        .CE(\up_timer[0]_i_1_n_0 ),
        .D(\up_timer_reg[7]_0 [0]),
        .Q(up_timer_reg[4]),
        .R(p_0_in_14));
  FDRE #(
    .INIT(1'b0)) 
    \up_timer_reg[5] 
       (.C(s_axi_aclk),
        .CE(\up_timer[0]_i_1_n_0 ),
        .D(\up_timer_reg[7]_0 [1]),
        .Q(up_timer_reg[5]),
        .R(p_0_in_14));
  FDRE #(
    .INIT(1'b0)) 
    \up_timer_reg[6] 
       (.C(s_axi_aclk),
        .CE(\up_timer[0]_i_1_n_0 ),
        .D(\up_timer_reg[7]_0 [2]),
        .Q(up_timer_reg[6]),
        .R(p_0_in_14));
  FDRE #(
    .INIT(1'b0)) 
    \up_timer_reg[7] 
       (.C(s_axi_aclk),
        .CE(\up_timer[0]_i_1_n_0 ),
        .D(\up_timer_reg[7]_0 [3]),
        .Q(up_timer_reg[7]),
        .R(p_0_in_14));
  FDRE #(
    .INIT(1'b0)) 
    \up_timer_reg[8] 
       (.C(s_axi_aclk),
        .CE(\up_timer[0]_i_1_n_0 ),
        .D(\up_timer_reg[11]_0 [0]),
        .Q(up_timer_reg[8]),
        .R(p_0_in_14));
  FDRE #(
    .INIT(1'b0)) 
    \up_timer_reg[9] 
       (.C(s_axi_aclk),
        .CE(\up_timer[0]_i_1_n_0 ),
        .D(\up_timer_reg[11]_0 [1]),
        .Q(up_timer_reg[9]),
        .R(p_0_in_14));
  FDRE #(
    .INIT(1'b0)) 
    up_wack_int_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(up_wreq_s),
        .Q(up_wack_s),
        .R(p_0_in_14));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_axi
   (s_axi_bvalid,
    s_axi_awready,
    s_axi_wready,
    up_axi_rvalid_int_reg_0,
    s_axi_arready,
    \up_wdata_int_reg[2]_0 ,
    Q,
    \up_raddr_int_reg[9]_0 ,
    \up_raddr_int_reg[5]_0 ,
    up_rreq_s,
    \up_raddr_int_reg[5]_1 ,
    \up_raddr_int_reg[5]_2 ,
    up_rreq_s_0,
    up_rreq_s_1,
    \up_raddr_int_reg[5]_3 ,
    SR,
    up_rreq_s_2,
    up_rreq_s_3,
    s_axi_aresetn_0,
    s_axi_aresetn_1,
    \up_adc_start_code_reg[31] ,
    \up_raddr_int_reg[1]_rep_0 ,
    \up_raddr_int_reg[2]_rep_0 ,
    up_rreq_s_4,
    up_wreq_s,
    \up_waddr_int_reg[3]_0 ,
    \up_waddr_int_reg[2]_0 ,
    up_wreq_s_5,
    p_8_in,
    p_8_in_6,
    p_8_in_7,
    p_8_in_8,
    \up_waddr_int_reg[2]_1 ,
    up_adc_dfmt_se0,
    \up_waddr_int_reg[2]_2 ,
    up_adc_dfmt_se0_9,
    \up_waddr_int_reg[2]_3 ,
    up_adc_dfmt_se0_10,
    \up_waddr_int_reg[2]_4 ,
    up_adc_dfmt_se0_11,
    \up_waddr_int_reg[1]_0 ,
    \up_waddr_int_reg[0]_0 ,
    \up_waddr_int_reg[6]_0 ,
    up_adc_sync0,
    \up_raddr_int_reg[2]_rep_1 ,
    \up_raddr_int_reg[1]_rep__1_0 ,
    \up_raddr_int_reg[2]_rep_2 ,
    \up_raddr_int_reg[0]_rep__0_0 ,
    \up_raddr_int_reg[2]_rep_3 ,
    O,
    \up_waddr_int_reg[6]_1 ,
    \up_waddr_int_reg[6]_2 ,
    \up_waddr_int_reg[6]_3 ,
    \up_waddr_int_reg[6]_4 ,
    \up_waddr_int_reg[6]_5 ,
    \up_waddr_int_reg[6]_6 ,
    \up_waddr_int_reg[6]_7 ,
    \up_wdata_int_reg[3]_0 ,
    \up_wdata_int_reg[0]_0 ,
    \up_wdata_int_reg[1]_0 ,
    \up_wdata_int_reg[2]_1 ,
    \up_wdata_int_reg[0]_1 ,
    \up_wdata_int_reg[0]_2 ,
    \up_wdata_int_reg[0]_3 ,
    \up_wdata_int_reg[0]_4 ,
    \up_wdata_int_reg[0]_5 ,
    \up_timer_reg[31] ,
    up_rreq_s_12,
    \up_raddr_int_reg[0]_rep_0 ,
    \up_waddr_int_reg[1]_1 ,
    p_7_in,
    \up_waddr_int_reg[1]_2 ,
    p_7_in_13,
    \up_waddr_int_reg[1]_3 ,
    p_7_in_14,
    E,
    p_7_in_15,
    \up_waddr_int_reg[1]_4 ,
    up_wreq_s_16,
    up_dac_par_type0,
    \up_waddr_int_reg[3]_1 ,
    \up_waddr_int_reg[3]_2 ,
    \up_waddr_int_reg[3]_3 ,
    \up_waddr_int_reg[3]_4 ,
    \up_waddr_int_reg[4]_0 ,
    \up_waddr_int_reg[3]_5 ,
    \up_waddr_int_reg[3]_6 ,
    \up_dac_pat_data_2_reg[15] ,
    up_rreq_s_17,
    \up_dac_pat_data_2_reg[15]_0 ,
    up_rreq_s_18,
    \up_dac_pat_data_2_reg[15]_1 ,
    up_rreq_s_19,
    \up_dac_pat_data_2_reg[15]_2 ,
    up_rreq_s_20,
    \up_wdata_int_reg[3]_1 ,
    \up_wdata_int_reg[7]_0 ,
    \up_wdata_int_reg[11]_0 ,
    \up_wdata_int_reg[15]_0 ,
    \up_wdata_int_reg[19]_0 ,
    \up_wdata_int_reg[23]_0 ,
    \up_wdata_int_reg[27]_0 ,
    \up_wdata_int_reg[30]_0 ,
    \up_wdata_int_reg[1]_1 ,
    \up_wdata_int_reg[0]_6 ,
    \up_wdata_int_reg[1]_2 ,
    \up_wdata_int_reg[0]_7 ,
    \up_wdata_int_reg[1]_3 ,
    \up_wdata_int_reg[0]_8 ,
    \up_wdata_int_reg[1]_4 ,
    \up_wdata_int_reg[0]_9 ,
    \up_wdata_int_reg[1]_5 ,
    \up_wdata_int_reg[2]_2 ,
    \up_wdata_int_reg[0]_10 ,
    \up_wdata_int_reg[1]_6 ,
    \up_wdata_int_reg[2]_3 ,
    \up_wdata_int_reg[1]_7 ,
    \up_wdata_int_reg[2]_4 ,
    \up_wdata_int_reg[1]_8 ,
    \up_wdata_int_reg[2]_5 ,
    \up_wdata_int_reg[1]_9 ,
    \up_wdata_int_reg[2]_6 ,
    \up_wdata_int_reg[1]_10 ,
    \up_wdata_int_reg[0]_11 ,
    \up_wdata_int_reg[1]_11 ,
    \up_wdata_int_reg[0]_12 ,
    \up_wdata_int_reg[1]_12 ,
    \up_wdata_int_reg[0]_13 ,
    \up_wdata_int_reg[1]_13 ,
    \up_wdata_int_reg[0]_14 ,
    s_axi_rdata,
    p_0_in,
    s_axi_aclk,
    up_status_ovf_reg,
    p_4_in,
    s_axi_aresetn,
    up_adc_drdata_s,
    up_timer_reg,
    up_pps_irq_mask_reg,
    \up_rdata_int_reg[31] ,
    data3,
    up_adc_gpio_out,
    \up_rdata_int_reg[31]_0 ,
    \up_rdata_int_reg[31]_1 ,
    up_adc_gpio_in,
    data2,
    p_7_in_21,
    up_dlocked,
    up_dlocked_m3,
    up_dlocked_m2,
    up_status_pn_oos,
    up_adc_pn_oos_s,
    p_0_in_22,
    \up_rdata_int_reg[3] ,
    up_adc_pn_err_s,
    p_0_in_23,
    \up_rdata_int_reg[3]_0 ,
    p_0_in_24,
    \up_rdata_int_reg[3]_1 ,
    p_0_in_25,
    \up_rdata_int_reg[3]_2 ,
    \up_rdata_int_reg[6] ,
    \up_rdata_int_reg[19] ,
    \up_rdata_int_reg[6]_0 ,
    \up_rdata_int_reg[19]_0 ,
    D,
    \up_rdata_int_reg[19]_1 ,
    \up_rdata_int_reg[6]_1 ,
    \up_rdata_int_reg[19]_2 ,
    up_adc_lb_enb,
    up_adc_lb_enb_26,
    up_adc_lb_enb_27,
    up_adc_lb_enb_28,
    \up_rdata_int[0]_i_5_0 ,
    up_status_pn_err,
    up_cntrl_xfer_done_s,
    up_xfer_done_s,
    up_dac_sync_reg,
    up_dac_frame_reg,
    up_status_unf_reg,
    up_status_unf,
    up_timer_reg_29,
    up_dac_gpio_in,
    up_dac_gpio_out,
    \up_rdata_int_reg[31]_2 ,
    \up_rdata_int_reg[31]_3 ,
    data1,
    \up_rdata_int_reg[31]_4 ,
    \up_rdata_int_reg[3]_3 ,
    \up_rdata_int_reg[0] ,
    up_dac_iq_mode,
    \up_rdata_int_reg[1] ,
    \up_rdata_int_reg[31]_5 ,
    \up_rdata_int_reg[3]_4 ,
    \up_rdata_int_reg[0]_0 ,
    up_dac_iq_mode_30,
    \up_rdata_int_reg[1]_0 ,
    \up_rdata_int_reg[31]_6 ,
    \up_rdata_int_reg[3]_5 ,
    \up_rdata_int_reg[0]_1 ,
    up_dac_iq_mode_31,
    \up_rdata_int_reg[1]_1 ,
    \up_rdata_int_reg[31]_7 ,
    \up_rdata_int_reg[3]_6 ,
    \up_rdata_int_reg[0]_2 ,
    up_dac_iq_mode_32,
    \up_rdata_int_reg[1]_2 ,
    \up_rdata_int_reg[8] ,
    \up_rdata_int[7]_i_4_0 ,
    \up_rdata_int_reg[0]_3 ,
    \up_rdata_int_reg[0]_4 ,
    p_6_in,
    p_6_in_33,
    p_6_in_34,
    p_6_in_35,
    s_axi_awvalid,
    s_axi_wvalid,
    s_axi_bready,
    s_axi_arvalid,
    s_axi_rready,
    up_rack,
    up_wack,
    \up_rdata_d_reg[31]_0 ,
    up_adc_pn_oos_s_36,
    up_adc_pn_err_s_37,
    up_adc_pn_oos_s_38,
    up_adc_pn_err_s_39,
    up_adc_pn_oos_s_40,
    up_adc_pn_err_s_41,
    up_adc_pn_oos_s_42,
    up_adc_pn_err_s_43,
    s_axi_awaddr,
    s_axi_wdata,
    s_axi_araddr);
  output s_axi_bvalid;
  output s_axi_awready;
  output s_axi_wready;
  output up_axi_rvalid_int_reg_0;
  output s_axi_arready;
  output \up_wdata_int_reg[2]_0 ;
  output [31:0]Q;
  output [0:0]\up_raddr_int_reg[9]_0 ;
  output [3:0]\up_raddr_int_reg[5]_0 ;
  output up_rreq_s;
  output [0:0]\up_raddr_int_reg[5]_1 ;
  output [0:0]\up_raddr_int_reg[5]_2 ;
  output up_rreq_s_0;
  output up_rreq_s_1;
  output [0:0]\up_raddr_int_reg[5]_3 ;
  output [0:0]SR;
  output up_rreq_s_2;
  output up_rreq_s_3;
  output [4:0]s_axi_aresetn_0;
  output s_axi_aresetn_1;
  output [31:0]\up_adc_start_code_reg[31] ;
  output \up_raddr_int_reg[1]_rep_0 ;
  output \up_raddr_int_reg[2]_rep_0 ;
  output up_rreq_s_4;
  output up_wreq_s;
  output [0:0]\up_waddr_int_reg[3]_0 ;
  output [0:0]\up_waddr_int_reg[2]_0 ;
  output up_wreq_s_5;
  output p_8_in;
  output p_8_in_6;
  output p_8_in_7;
  output p_8_in_8;
  output [0:0]\up_waddr_int_reg[2]_1 ;
  output up_adc_dfmt_se0;
  output [0:0]\up_waddr_int_reg[2]_2 ;
  output up_adc_dfmt_se0_9;
  output [0:0]\up_waddr_int_reg[2]_3 ;
  output up_adc_dfmt_se0_10;
  output [0:0]\up_waddr_int_reg[2]_4 ;
  output up_adc_dfmt_se0_11;
  output [6:0]\up_waddr_int_reg[1]_0 ;
  output [0:0]\up_waddr_int_reg[0]_0 ;
  output \up_waddr_int_reg[6]_0 ;
  output up_adc_sync0;
  output [12:0]\up_raddr_int_reg[2]_rep_1 ;
  output \up_raddr_int_reg[1]_rep__1_0 ;
  output [12:0]\up_raddr_int_reg[2]_rep_2 ;
  output [13:0]\up_raddr_int_reg[0]_rep__0_0 ;
  output [12:0]\up_raddr_int_reg[2]_rep_3 ;
  output [3:0]O;
  output [3:0]\up_waddr_int_reg[6]_1 ;
  output [3:0]\up_waddr_int_reg[6]_2 ;
  output [3:0]\up_waddr_int_reg[6]_3 ;
  output [3:0]\up_waddr_int_reg[6]_4 ;
  output [3:0]\up_waddr_int_reg[6]_5 ;
  output [3:0]\up_waddr_int_reg[6]_6 ;
  output [3:0]\up_waddr_int_reg[6]_7 ;
  output \up_wdata_int_reg[3]_0 ;
  output \up_wdata_int_reg[0]_0 ;
  output \up_wdata_int_reg[1]_0 ;
  output \up_wdata_int_reg[2]_1 ;
  output \up_wdata_int_reg[0]_1 ;
  output \up_wdata_int_reg[0]_2 ;
  output \up_wdata_int_reg[0]_3 ;
  output \up_wdata_int_reg[0]_4 ;
  output \up_wdata_int_reg[0]_5 ;
  output [31:0]\up_timer_reg[31] ;
  output up_rreq_s_12;
  output \up_raddr_int_reg[0]_rep_0 ;
  output [0:0]\up_waddr_int_reg[1]_1 ;
  output p_7_in;
  output [0:0]\up_waddr_int_reg[1]_2 ;
  output p_7_in_13;
  output [0:0]\up_waddr_int_reg[1]_3 ;
  output p_7_in_14;
  output [0:0]E;
  output p_7_in_15;
  output [0:0]\up_waddr_int_reg[1]_4 ;
  output up_wreq_s_16;
  output up_dac_par_type0;
  output [0:0]\up_waddr_int_reg[3]_1 ;
  output [0:0]\up_waddr_int_reg[3]_2 ;
  output [0:0]\up_waddr_int_reg[3]_3 ;
  output [0:0]\up_waddr_int_reg[3]_4 ;
  output [0:0]\up_waddr_int_reg[4]_0 ;
  output \up_waddr_int_reg[3]_5 ;
  output [0:0]\up_waddr_int_reg[3]_6 ;
  output [31:0]\up_dac_pat_data_2_reg[15] ;
  output up_rreq_s_17;
  output [31:0]\up_dac_pat_data_2_reg[15]_0 ;
  output up_rreq_s_18;
  output [31:0]\up_dac_pat_data_2_reg[15]_1 ;
  output up_rreq_s_19;
  output [31:0]\up_dac_pat_data_2_reg[15]_2 ;
  output up_rreq_s_20;
  output [3:0]\up_wdata_int_reg[3]_1 ;
  output [3:0]\up_wdata_int_reg[7]_0 ;
  output [3:0]\up_wdata_int_reg[11]_0 ;
  output [3:0]\up_wdata_int_reg[15]_0 ;
  output [3:0]\up_wdata_int_reg[19]_0 ;
  output [3:0]\up_wdata_int_reg[23]_0 ;
  output [3:0]\up_wdata_int_reg[27]_0 ;
  output [3:0]\up_wdata_int_reg[30]_0 ;
  output \up_wdata_int_reg[1]_1 ;
  output \up_wdata_int_reg[0]_6 ;
  output \up_wdata_int_reg[1]_2 ;
  output \up_wdata_int_reg[0]_7 ;
  output \up_wdata_int_reg[1]_3 ;
  output \up_wdata_int_reg[0]_8 ;
  output \up_wdata_int_reg[1]_4 ;
  output \up_wdata_int_reg[0]_9 ;
  output \up_wdata_int_reg[1]_5 ;
  output \up_wdata_int_reg[2]_2 ;
  output \up_wdata_int_reg[0]_10 ;
  output \up_wdata_int_reg[1]_6 ;
  output \up_wdata_int_reg[2]_3 ;
  output \up_wdata_int_reg[1]_7 ;
  output \up_wdata_int_reg[2]_4 ;
  output \up_wdata_int_reg[1]_8 ;
  output \up_wdata_int_reg[2]_5 ;
  output \up_wdata_int_reg[1]_9 ;
  output \up_wdata_int_reg[2]_6 ;
  output \up_wdata_int_reg[1]_10 ;
  output \up_wdata_int_reg[0]_11 ;
  output \up_wdata_int_reg[1]_11 ;
  output \up_wdata_int_reg[0]_12 ;
  output \up_wdata_int_reg[1]_12 ;
  output \up_wdata_int_reg[0]_13 ;
  output \up_wdata_int_reg[1]_13 ;
  output \up_wdata_int_reg[0]_14 ;
  output [31:0]s_axi_rdata;
  input p_0_in;
  input s_axi_aclk;
  input up_status_ovf_reg;
  input [0:0]p_4_in;
  input s_axi_aresetn;
  input [34:0]up_adc_drdata_s;
  input [31:0]up_timer_reg;
  input up_pps_irq_mask_reg;
  input [31:0]\up_rdata_int_reg[31] ;
  input [3:0]data3;
  input [31:0]up_adc_gpio_out;
  input [31:0]\up_rdata_int_reg[31]_0 ;
  input [31:0]\up_rdata_int_reg[31]_1 ;
  input [31:0]up_adc_gpio_in;
  input [2:0]data2;
  input [0:0]p_7_in_21;
  input up_dlocked;
  input up_dlocked_m3;
  input up_dlocked_m2;
  input up_status_pn_oos;
  input [3:0]up_adc_pn_oos_s;
  input [1:0]p_0_in_22;
  input [3:0]\up_rdata_int_reg[3] ;
  input [3:0]up_adc_pn_err_s;
  input [1:0]p_0_in_23;
  input [3:0]\up_rdata_int_reg[3]_0 ;
  input [1:0]p_0_in_24;
  input [3:0]\up_rdata_int_reg[3]_1 ;
  input [1:0]p_0_in_25;
  input [3:0]\up_rdata_int_reg[3]_2 ;
  input [3:0]\up_rdata_int_reg[6] ;
  input [3:0]\up_rdata_int_reg[19] ;
  input [3:0]\up_rdata_int_reg[6]_0 ;
  input [3:0]\up_rdata_int_reg[19]_0 ;
  input [3:0]D;
  input [3:0]\up_rdata_int_reg[19]_1 ;
  input [3:0]\up_rdata_int_reg[6]_1 ;
  input [3:0]\up_rdata_int_reg[19]_2 ;
  input up_adc_lb_enb;
  input up_adc_lb_enb_26;
  input up_adc_lb_enb_27;
  input up_adc_lb_enb_28;
  input \up_rdata_int[0]_i_5_0 ;
  input up_status_pn_err;
  input up_cntrl_xfer_done_s;
  input up_xfer_done_s;
  input [16:0]up_dac_sync_reg;
  input up_dac_frame_reg;
  input up_status_unf_reg;
  input up_status_unf;
  input [31:0]up_timer_reg_29;
  input [31:0]up_dac_gpio_in;
  input [30:0]up_dac_gpio_out;
  input [30:0]\up_rdata_int_reg[31]_2 ;
  input [30:0]\up_rdata_int_reg[31]_3 ;
  input [2:0]data1;
  input [29:0]\up_rdata_int_reg[31]_4 ;
  input [1:0]\up_rdata_int_reg[3]_3 ;
  input \up_rdata_int_reg[0] ;
  input [1:0]up_dac_iq_mode;
  input \up_rdata_int_reg[1] ;
  input [29:0]\up_rdata_int_reg[31]_5 ;
  input [1:0]\up_rdata_int_reg[3]_4 ;
  input \up_rdata_int_reg[0]_0 ;
  input [1:0]up_dac_iq_mode_30;
  input \up_rdata_int_reg[1]_0 ;
  input [29:0]\up_rdata_int_reg[31]_6 ;
  input [1:0]\up_rdata_int_reg[3]_5 ;
  input \up_rdata_int_reg[0]_1 ;
  input [1:0]up_dac_iq_mode_31;
  input \up_rdata_int_reg[1]_1 ;
  input [29:0]\up_rdata_int_reg[31]_7 ;
  input [1:0]\up_rdata_int_reg[3]_6 ;
  input \up_rdata_int_reg[0]_2 ;
  input [1:0]up_dac_iq_mode_32;
  input \up_rdata_int_reg[1]_2 ;
  input \up_rdata_int_reg[8] ;
  input [2:0]\up_rdata_int[7]_i_4_0 ;
  input \up_rdata_int_reg[0]_3 ;
  input \up_rdata_int_reg[0]_4 ;
  input [1:0]p_6_in;
  input [1:0]p_6_in_33;
  input [1:0]p_6_in_34;
  input [1:0]p_6_in_35;
  input s_axi_awvalid;
  input s_axi_wvalid;
  input s_axi_bready;
  input s_axi_arvalid;
  input s_axi_rready;
  input up_rack;
  input up_wack;
  input [31:0]\up_rdata_d_reg[31]_0 ;
  input up_adc_pn_oos_s_36;
  input up_adc_pn_err_s_37;
  input up_adc_pn_oos_s_38;
  input up_adc_pn_err_s_39;
  input up_adc_pn_oos_s_40;
  input up_adc_pn_err_s_41;
  input up_adc_pn_oos_s_42;
  input up_adc_pn_err_s_43;
  input [13:0]s_axi_awaddr;
  input [31:0]s_axi_wdata;
  input [13:0]s_axi_araddr;

  wire [3:0]D;
  wire [0:0]E;
  wire [3:0]O;
  wire [31:0]Q;
  wire [0:0]SR;
  wire [2:0]data1;
  wire [2:0]data2;
  wire [3:0]data3;
  wire \i_rx/i_up_adc_common/up_adc_clk_enb0 ;
  wire p_0_in;
  wire p_0_in6_in;
  wire p_0_in7_in;
  wire [1:0]p_0_in_22;
  wire [1:0]p_0_in_23;
  wire [1:0]p_0_in_24;
  wire [1:0]p_0_in_25;
  wire p_1_in;
  wire [4:1]p_2_in;
  wire [0:0]p_4_in;
  wire p_5_in;
  wire [1:0]p_6_in;
  wire [1:0]p_6_in_33;
  wire [1:0]p_6_in_34;
  wire [1:0]p_6_in_35;
  wire p_7_in;
  wire p_7_in_13;
  wire p_7_in_14;
  wire p_7_in_15;
  wire [0:0]p_7_in_21;
  wire p_8_in;
  wire p_8_in_6;
  wire p_8_in_7;
  wire p_8_in_8;
  wire s_axi_aclk;
  wire [13:0]s_axi_araddr;
  wire s_axi_aresetn;
  wire [4:0]s_axi_aresetn_0;
  wire s_axi_aresetn_1;
  wire s_axi_arready;
  wire s_axi_arvalid;
  wire [13:0]s_axi_awaddr;
  wire s_axi_awready;
  wire s_axi_awvalid;
  wire s_axi_bready;
  wire s_axi_bvalid;
  wire [31:0]s_axi_rdata;
  wire s_axi_rready;
  wire [31:0]s_axi_wdata;
  wire s_axi_wready;
  wire s_axi_wvalid;
  wire up_adc_dfmt_se0;
  wire up_adc_dfmt_se0_10;
  wire up_adc_dfmt_se0_11;
  wire up_adc_dfmt_se0_9;
  wire [34:0]up_adc_drdata_s;
  wire [31:0]up_adc_gpio_in;
  wire [31:0]up_adc_gpio_out;
  wire \up_adc_gpio_out_int[31]_i_2_n_0 ;
  wire \up_adc_gpio_out_int[31]_i_3_n_0 ;
  wire up_adc_lb_enb;
  wire up_adc_lb_enb_26;
  wire up_adc_lb_enb_27;
  wire up_adc_lb_enb_28;
  wire up_adc_lb_enb_i_2__0_n_0;
  wire up_adc_lb_enb_i_2__1_n_0;
  wire up_adc_lb_enb_i_2_n_0;
  wire up_adc_lb_enb_i_3_n_0;
  wire [3:0]up_adc_pn_err_s;
  wire up_adc_pn_err_s_37;
  wire up_adc_pn_err_s_39;
  wire up_adc_pn_err_s_41;
  wire up_adc_pn_err_s_43;
  wire up_adc_pn_oos_int_i_2__0_n_0;
  wire up_adc_pn_oos_int_i_2_n_0;
  wire [3:0]up_adc_pn_oos_s;
  wire up_adc_pn_oos_s_36;
  wire up_adc_pn_oos_s_38;
  wire up_adc_pn_oos_s_40;
  wire up_adc_pn_oos_s_42;
  wire \up_adc_start_code[31]_i_2_n_0 ;
  wire \up_adc_start_code[31]_i_3_n_0 ;
  wire [31:0]\up_adc_start_code_reg[31] ;
  wire up_adc_sync0;
  wire up_adc_sync_i_2_n_0;
  wire up_axi_arready_int_i_1_n_0;
  wire up_axi_arready_int_i_2_n_0;
  wire up_axi_awready_int_i_2_n_0;
  wire up_axi_bvalid_int_i_1_n_0;
  wire \up_axi_rdata_int[31]_i_1_n_0 ;
  wire up_axi_rvalid_int_i_1_n_0;
  wire up_axi_rvalid_int_reg_0;
  wire up_axi_wready_int_i_1_n_0;
  wire up_cntrl_xfer_done_s;
  wire up_dac_clksel_i_2_n_0;
  wire up_dac_datafmt_i_2_n_0;
  wire up_dac_frame_i_2_n_0;
  wire up_dac_frame_i_3_n_0;
  wire up_dac_frame_reg;
  wire [31:0]up_dac_gpio_in;
  wire [30:0]up_dac_gpio_out;
  wire \up_dac_gpio_out_int[31]_i_2_n_0 ;
  wire [1:0]up_dac_iq_mode;
  wire \up_dac_iq_mode[1]_i_2_n_0 ;
  wire [1:0]up_dac_iq_mode_30;
  wire [1:0]up_dac_iq_mode_31;
  wire [1:0]up_dac_iq_mode_32;
  wire up_dac_par_type0;
  wire [31:0]\up_dac_pat_data_2_reg[15] ;
  wire [31:0]\up_dac_pat_data_2_reg[15]_0 ;
  wire [31:0]\up_dac_pat_data_2_reg[15]_1 ;
  wire [31:0]\up_dac_pat_data_2_reg[15]_2 ;
  wire up_dac_pn_enb_i_2_n_0;
  wire up_dac_sync_i_2_n_0;
  wire [16:0]up_dac_sync_reg;
  wire \up_dld_int[5]_i_2_n_0 ;
  wire \up_dld_int[6]_i_2_n_0 ;
  wire up_dlocked;
  wire up_dlocked_m2;
  wire up_dlocked_m3;
  wire up_pps_irq_mask_i_2_n_0;
  wire up_pps_irq_mask_reg;
  wire up_rack;
  wire up_rack_d;
  wire up_rack_int_i_2__0_n_0;
  wire up_rack_int_i_2__1_n_0;
  wire up_rack_int_i_2_n_0;
  wire up_rack_s;
  wire \up_raddr_int_reg[0]_rep_0 ;
  wire [13:0]\up_raddr_int_reg[0]_rep__0_0 ;
  wire \up_raddr_int_reg[0]_rep__0_n_0 ;
  wire \up_raddr_int_reg[1]_rep_0 ;
  wire \up_raddr_int_reg[1]_rep__0_n_0 ;
  wire \up_raddr_int_reg[1]_rep__1_0 ;
  wire \up_raddr_int_reg[2]_rep_0 ;
  wire [12:0]\up_raddr_int_reg[2]_rep_1 ;
  wire [12:0]\up_raddr_int_reg[2]_rep_2 ;
  wire [12:0]\up_raddr_int_reg[2]_rep_3 ;
  wire \up_raddr_int_reg[3]_rep__0_n_0 ;
  wire \up_raddr_int_reg[3]_rep_n_0 ;
  wire [3:0]\up_raddr_int_reg[5]_0 ;
  wire [0:0]\up_raddr_int_reg[5]_1 ;
  wire [0:0]\up_raddr_int_reg[5]_2 ;
  wire [0:0]\up_raddr_int_reg[5]_3 ;
  wire [0:0]\up_raddr_int_reg[9]_0 ;
  wire [13:1]up_raddr_s;
  wire \up_rcount[0]_i_1_n_0 ;
  wire \up_rcount[1]_i_1_n_0 ;
  wire \up_rcount[2]_i_1_n_0 ;
  wire \up_rcount[3]_i_1_n_0 ;
  wire \up_rcount[4]_i_1_n_0 ;
  wire \up_rcount[4]_i_2_n_0 ;
  wire \up_rcount_reg_n_0_[0] ;
  wire \up_rcount_reg_n_0_[1] ;
  wire \up_rcount_reg_n_0_[2] ;
  wire \up_rcount_reg_n_0_[3] ;
  wire [31:0]up_rdata_d;
  wire \up_rdata_d[0]_i_1_n_0 ;
  wire \up_rdata_d[10]_i_1_n_0 ;
  wire \up_rdata_d[11]_i_1_n_0 ;
  wire \up_rdata_d[12]_i_1_n_0 ;
  wire \up_rdata_d[14]_i_1_n_0 ;
  wire \up_rdata_d[15]_i_1_n_0 ;
  wire \up_rdata_d[16]_i_1_n_0 ;
  wire \up_rdata_d[18]_i_1_n_0 ;
  wire \up_rdata_d[19]_i_1_n_0 ;
  wire \up_rdata_d[21]_i_1_n_0 ;
  wire \up_rdata_d[23]_i_1_n_0 ;
  wire \up_rdata_d[25]_i_1_n_0 ;
  wire \up_rdata_d[26]_i_1_n_0 ;
  wire \up_rdata_d[27]_i_1_n_0 ;
  wire \up_rdata_d[28]_i_1_n_0 ;
  wire \up_rdata_d[29]_i_1_n_0 ;
  wire \up_rdata_d[2]_i_1_n_0 ;
  wire \up_rdata_d[30]_i_1_n_0 ;
  wire \up_rdata_d[31]_i_1_n_0 ;
  wire \up_rdata_d[3]_i_1_n_0 ;
  wire \up_rdata_d[5]_i_1_n_0 ;
  wire \up_rdata_d[7]_i_1_n_0 ;
  wire \up_rdata_d[9]_i_1_n_0 ;
  wire [31:0]\up_rdata_d_reg[31]_0 ;
  wire \up_rdata_int[0]_i_10_n_0 ;
  wire \up_rdata_int[0]_i_11_n_0 ;
  wire \up_rdata_int[0]_i_2__0_n_0 ;
  wire \up_rdata_int[0]_i_2__1_n_0 ;
  wire \up_rdata_int[0]_i_2__3_n_0 ;
  wire \up_rdata_int[0]_i_2_n_0 ;
  wire \up_rdata_int[0]_i_3__0_n_0 ;
  wire \up_rdata_int[0]_i_3__1_n_0 ;
  wire \up_rdata_int[0]_i_3_n_0 ;
  wire \up_rdata_int[0]_i_4__0_n_0 ;
  wire \up_rdata_int[0]_i_4__1_n_0 ;
  wire \up_rdata_int[0]_i_4_n_0 ;
  wire \up_rdata_int[0]_i_5_0 ;
  wire \up_rdata_int[0]_i_5__0_n_0 ;
  wire \up_rdata_int[0]_i_5_n_0 ;
  wire \up_rdata_int[0]_i_6__0_n_0 ;
  wire \up_rdata_int[0]_i_6_n_0 ;
  wire \up_rdata_int[0]_i_7__0_n_0 ;
  wire \up_rdata_int[0]_i_7_n_0 ;
  wire \up_rdata_int[0]_i_8_n_0 ;
  wire \up_rdata_int[0]_i_9_n_0 ;
  wire \up_rdata_int[10]_i_2__0_n_0 ;
  wire \up_rdata_int[10]_i_2_n_0 ;
  wire \up_rdata_int[10]_i_3__0_n_0 ;
  wire \up_rdata_int[10]_i_3_n_0 ;
  wire \up_rdata_int[10]_i_4_n_0 ;
  wire \up_rdata_int[11]_i_2__0_n_0 ;
  wire \up_rdata_int[11]_i_2_n_0 ;
  wire \up_rdata_int[11]_i_3__0_n_0 ;
  wire \up_rdata_int[11]_i_3_n_0 ;
  wire \up_rdata_int[11]_i_4_n_0 ;
  wire \up_rdata_int[11]_i_5_n_0 ;
  wire \up_rdata_int[11]_i_6_n_0 ;
  wire \up_rdata_int[12]_i_2__0_n_0 ;
  wire \up_rdata_int[12]_i_2_n_0 ;
  wire \up_rdata_int[12]_i_3__0_n_0 ;
  wire \up_rdata_int[12]_i_3_n_0 ;
  wire \up_rdata_int[12]_i_4_n_0 ;
  wire \up_rdata_int[13]_i_2__0_n_0 ;
  wire \up_rdata_int[13]_i_2_n_0 ;
  wire \up_rdata_int[13]_i_3__0_n_0 ;
  wire \up_rdata_int[13]_i_3_n_0 ;
  wire \up_rdata_int[13]_i_4_n_0 ;
  wire \up_rdata_int[14]_i_2__0_n_0 ;
  wire \up_rdata_int[14]_i_2_n_0 ;
  wire \up_rdata_int[14]_i_3__0_n_0 ;
  wire \up_rdata_int[14]_i_3_n_0 ;
  wire \up_rdata_int[14]_i_4_n_0 ;
  wire \up_rdata_int[15]_i_2__0_n_0 ;
  wire \up_rdata_int[15]_i_2_n_0 ;
  wire \up_rdata_int[15]_i_3__0_n_0 ;
  wire \up_rdata_int[15]_i_3_n_0 ;
  wire \up_rdata_int[15]_i_4_n_0 ;
  wire \up_rdata_int[15]_i_5_n_0 ;
  wire \up_rdata_int[16]_i_2__0_n_0 ;
  wire \up_rdata_int[16]_i_2_n_0 ;
  wire \up_rdata_int[16]_i_3__0_n_0 ;
  wire \up_rdata_int[16]_i_3_n_0 ;
  wire \up_rdata_int[16]_i_4_n_0 ;
  wire \up_rdata_int[17]_i_2__0_n_0 ;
  wire \up_rdata_int[17]_i_2_n_0 ;
  wire \up_rdata_int[17]_i_3__0_n_0 ;
  wire \up_rdata_int[17]_i_3_n_0 ;
  wire \up_rdata_int[17]_i_4__0_n_0 ;
  wire \up_rdata_int[17]_i_4_n_0 ;
  wire \up_rdata_int[17]_i_5_n_0 ;
  wire \up_rdata_int[17]_i_6_n_0 ;
  wire \up_rdata_int[17]_i_7_n_0 ;
  wire \up_rdata_int[17]_i_8_n_0 ;
  wire \up_rdata_int[18]_i_2__0_n_0 ;
  wire \up_rdata_int[18]_i_2_n_0 ;
  wire \up_rdata_int[18]_i_3__0_n_0 ;
  wire \up_rdata_int[18]_i_3_n_0 ;
  wire \up_rdata_int[19]_i_2__0_n_0 ;
  wire \up_rdata_int[19]_i_2_n_0 ;
  wire \up_rdata_int[19]_i_3__0_n_0 ;
  wire \up_rdata_int[19]_i_3_n_0 ;
  wire \up_rdata_int[19]_i_4__0_n_0 ;
  wire \up_rdata_int[19]_i_4_n_0 ;
  wire \up_rdata_int[19]_i_5__0_n_0 ;
  wire \up_rdata_int[19]_i_5_n_0 ;
  wire \up_rdata_int[19]_i_6__0_n_0 ;
  wire \up_rdata_int[19]_i_6_n_0 ;
  wire \up_rdata_int[1]_i_2__0_n_0 ;
  wire \up_rdata_int[1]_i_2__1_n_0 ;
  wire \up_rdata_int[1]_i_2__2_n_0 ;
  wire \up_rdata_int[1]_i_2_n_0 ;
  wire \up_rdata_int[1]_i_3__0_n_0 ;
  wire \up_rdata_int[1]_i_3__1_n_0 ;
  wire \up_rdata_int[1]_i_3__2_n_0 ;
  wire \up_rdata_int[1]_i_3__3_n_0 ;
  wire \up_rdata_int[1]_i_3_n_0 ;
  wire \up_rdata_int[1]_i_4__0_n_0 ;
  wire \up_rdata_int[1]_i_4__1_n_0 ;
  wire \up_rdata_int[1]_i_4_n_0 ;
  wire \up_rdata_int[1]_i_5__0_n_0 ;
  wire \up_rdata_int[1]_i_5_n_0 ;
  wire \up_rdata_int[1]_i_6__0_n_0 ;
  wire \up_rdata_int[1]_i_6_n_0 ;
  wire \up_rdata_int[1]_i_7__0_n_0 ;
  wire \up_rdata_int[1]_i_7_n_0 ;
  wire \up_rdata_int[1]_i_8__0_n_0 ;
  wire \up_rdata_int[1]_i_8_n_0 ;
  wire \up_rdata_int[20]_i_2__0_n_0 ;
  wire \up_rdata_int[20]_i_2_n_0 ;
  wire \up_rdata_int[20]_i_3__0_n_0 ;
  wire \up_rdata_int[20]_i_3_n_0 ;
  wire \up_rdata_int[21]_i_2__0_n_0 ;
  wire \up_rdata_int[21]_i_2_n_0 ;
  wire \up_rdata_int[21]_i_3__0_n_0 ;
  wire \up_rdata_int[21]_i_3_n_0 ;
  wire \up_rdata_int[22]_i_2__0_n_0 ;
  wire \up_rdata_int[22]_i_2_n_0 ;
  wire \up_rdata_int[22]_i_3__0_n_0 ;
  wire \up_rdata_int[22]_i_3_n_0 ;
  wire \up_rdata_int[23]_i_2__0_n_0 ;
  wire \up_rdata_int[23]_i_2_n_0 ;
  wire \up_rdata_int[23]_i_3__0_n_0 ;
  wire \up_rdata_int[23]_i_3_n_0 ;
  wire \up_rdata_int[24]_i_2__0_n_0 ;
  wire \up_rdata_int[24]_i_2__1_n_0 ;
  wire \up_rdata_int[24]_i_2__2_n_0 ;
  wire \up_rdata_int[24]_i_3__0_n_0 ;
  wire \up_rdata_int[24]_i_3__1_n_0 ;
  wire \up_rdata_int[24]_i_3_n_0 ;
  wire \up_rdata_int[24]_i_4__0_n_0 ;
  wire \up_rdata_int[24]_i_4__1_n_0 ;
  wire \up_rdata_int[24]_i_4_n_0 ;
  wire \up_rdata_int[25]_i_2__0_n_0 ;
  wire \up_rdata_int[25]_i_2_n_0 ;
  wire \up_rdata_int[25]_i_3__0_n_0 ;
  wire \up_rdata_int[25]_i_3_n_0 ;
  wire \up_rdata_int[26]_i_2__0_n_0 ;
  wire \up_rdata_int[26]_i_2_n_0 ;
  wire \up_rdata_int[26]_i_3__0_n_0 ;
  wire \up_rdata_int[26]_i_3_n_0 ;
  wire \up_rdata_int[27]_i_2__0_n_0 ;
  wire \up_rdata_int[27]_i_2_n_0 ;
  wire \up_rdata_int[27]_i_3__0_n_0 ;
  wire \up_rdata_int[27]_i_3_n_0 ;
  wire \up_rdata_int[28]_i_2__0_n_0 ;
  wire \up_rdata_int[28]_i_2_n_0 ;
  wire \up_rdata_int[28]_i_3__0_n_0 ;
  wire \up_rdata_int[28]_i_3_n_0 ;
  wire \up_rdata_int[29]_i_2__0_n_0 ;
  wire \up_rdata_int[29]_i_2_n_0 ;
  wire \up_rdata_int[29]_i_3__0_n_0 ;
  wire \up_rdata_int[29]_i_3_n_0 ;
  wire \up_rdata_int[2]_i_2__0_n_0 ;
  wire \up_rdata_int[2]_i_2__1_n_0 ;
  wire \up_rdata_int[2]_i_2_n_0 ;
  wire \up_rdata_int[2]_i_3__0_n_0 ;
  wire \up_rdata_int[2]_i_3__1_n_0 ;
  wire \up_rdata_int[2]_i_3_n_0 ;
  wire \up_rdata_int[2]_i_4__0_n_0 ;
  wire \up_rdata_int[2]_i_4_n_0 ;
  wire \up_rdata_int[2]_i_5__0_n_0 ;
  wire \up_rdata_int[2]_i_5_n_0 ;
  wire \up_rdata_int[2]_i_6_n_0 ;
  wire \up_rdata_int[30]_i_2__0_n_0 ;
  wire \up_rdata_int[30]_i_2_n_0 ;
  wire \up_rdata_int[30]_i_3__0_n_0 ;
  wire \up_rdata_int[30]_i_3_n_0 ;
  wire \up_rdata_int[31]_i_2__0_n_0 ;
  wire \up_rdata_int[31]_i_3__0_n_0 ;
  wire \up_rdata_int[31]_i_3_n_0 ;
  wire \up_rdata_int[31]_i_4__0_n_0 ;
  wire \up_rdata_int[31]_i_4_n_0 ;
  wire \up_rdata_int[31]_i_5__0_n_0 ;
  wire \up_rdata_int[31]_i_5_n_0 ;
  wire \up_rdata_int[31]_i_6__0_n_0 ;
  wire \up_rdata_int[31]_i_6_n_0 ;
  wire \up_rdata_int[31]_i_7__0_n_0 ;
  wire \up_rdata_int[31]_i_7_n_0 ;
  wire \up_rdata_int[3]_i_2__0_n_0 ;
  wire \up_rdata_int[3]_i_2__1_n_0 ;
  wire \up_rdata_int[3]_i_2__2_n_0 ;
  wire \up_rdata_int[3]_i_2_n_0 ;
  wire \up_rdata_int[3]_i_3__0_n_0 ;
  wire \up_rdata_int[3]_i_3__1_n_0 ;
  wire \up_rdata_int[3]_i_3__2_n_0 ;
  wire \up_rdata_int[3]_i_3_n_0 ;
  wire \up_rdata_int[3]_i_4__0_n_0 ;
  wire \up_rdata_int[3]_i_4_n_0 ;
  wire \up_rdata_int[3]_i_5_n_0 ;
  wire \up_rdata_int[4]_i_10_n_0 ;
  wire \up_rdata_int[4]_i_11_n_0 ;
  wire \up_rdata_int[4]_i_12_n_0 ;
  wire \up_rdata_int[4]_i_13_n_0 ;
  wire \up_rdata_int[4]_i_14_n_0 ;
  wire \up_rdata_int[4]_i_15_n_0 ;
  wire \up_rdata_int[4]_i_16_n_0 ;
  wire \up_rdata_int[4]_i_2__0_n_0 ;
  wire \up_rdata_int[4]_i_2__1_n_0 ;
  wire \up_rdata_int[4]_i_2_n_0 ;
  wire \up_rdata_int[4]_i_3__0_n_0 ;
  wire \up_rdata_int[4]_i_3__1_n_0 ;
  wire \up_rdata_int[4]_i_3_n_0 ;
  wire \up_rdata_int[4]_i_4__0_n_0 ;
  wire \up_rdata_int[4]_i_4__1_n_0 ;
  wire \up_rdata_int[4]_i_4_n_0 ;
  wire \up_rdata_int[4]_i_5__0_n_0 ;
  wire \up_rdata_int[4]_i_5_n_0 ;
  wire \up_rdata_int[4]_i_6_n_0 ;
  wire \up_rdata_int[4]_i_7_n_0 ;
  wire \up_rdata_int[4]_i_8_n_0 ;
  wire \up_rdata_int[4]_i_9_n_0 ;
  wire \up_rdata_int[5]_i_2__0_n_0 ;
  wire \up_rdata_int[5]_i_2_n_0 ;
  wire \up_rdata_int[5]_i_3__0_n_0 ;
  wire \up_rdata_int[5]_i_3_n_0 ;
  wire \up_rdata_int[5]_i_4_n_0 ;
  wire \up_rdata_int[5]_i_5_n_0 ;
  wire \up_rdata_int[5]_i_6_n_0 ;
  wire \up_rdata_int[5]_i_7_n_0 ;
  wire \up_rdata_int[6]_i_2__0_n_0 ;
  wire \up_rdata_int[6]_i_2_n_0 ;
  wire \up_rdata_int[6]_i_3__0_n_0 ;
  wire \up_rdata_int[6]_i_3_n_0 ;
  wire \up_rdata_int[6]_i_4_n_0 ;
  wire \up_rdata_int[6]_i_5_n_0 ;
  wire \up_rdata_int[6]_i_6_n_0 ;
  wire \up_rdata_int[6]_i_7_n_0 ;
  wire \up_rdata_int[7]_i_2__0_n_0 ;
  wire \up_rdata_int[7]_i_2_n_0 ;
  wire \up_rdata_int[7]_i_3__0_n_0 ;
  wire \up_rdata_int[7]_i_3_n_0 ;
  wire [2:0]\up_rdata_int[7]_i_4_0 ;
  wire \up_rdata_int[7]_i_4_n_0 ;
  wire \up_rdata_int[7]_i_5_n_0 ;
  wire \up_rdata_int[7]_i_6_n_0 ;
  wire \up_rdata_int[8]_i_2__0_n_0 ;
  wire \up_rdata_int[8]_i_2_n_0 ;
  wire \up_rdata_int[8]_i_3__0_n_0 ;
  wire \up_rdata_int[8]_i_3_n_0 ;
  wire \up_rdata_int[9]_i_2__0_n_0 ;
  wire \up_rdata_int[9]_i_2_n_0 ;
  wire \up_rdata_int[9]_i_3__0_n_0 ;
  wire \up_rdata_int[9]_i_3_n_0 ;
  wire \up_rdata_int[9]_i_4_n_0 ;
  wire \up_rdata_int_reg[0] ;
  wire \up_rdata_int_reg[0]_0 ;
  wire \up_rdata_int_reg[0]_1 ;
  wire \up_rdata_int_reg[0]_2 ;
  wire \up_rdata_int_reg[0]_3 ;
  wire \up_rdata_int_reg[0]_4 ;
  wire [3:0]\up_rdata_int_reg[19] ;
  wire [3:0]\up_rdata_int_reg[19]_0 ;
  wire [3:0]\up_rdata_int_reg[19]_1 ;
  wire [3:0]\up_rdata_int_reg[19]_2 ;
  wire \up_rdata_int_reg[1] ;
  wire \up_rdata_int_reg[1]_0 ;
  wire \up_rdata_int_reg[1]_1 ;
  wire \up_rdata_int_reg[1]_2 ;
  wire [31:0]\up_rdata_int_reg[31] ;
  wire [31:0]\up_rdata_int_reg[31]_0 ;
  wire [31:0]\up_rdata_int_reg[31]_1 ;
  wire [30:0]\up_rdata_int_reg[31]_2 ;
  wire [30:0]\up_rdata_int_reg[31]_3 ;
  wire [29:0]\up_rdata_int_reg[31]_4 ;
  wire [29:0]\up_rdata_int_reg[31]_5 ;
  wire [29:0]\up_rdata_int_reg[31]_6 ;
  wire [29:0]\up_rdata_int_reg[31]_7 ;
  wire [3:0]\up_rdata_int_reg[3] ;
  wire [3:0]\up_rdata_int_reg[3]_0 ;
  wire [3:0]\up_rdata_int_reg[3]_1 ;
  wire [3:0]\up_rdata_int_reg[3]_2 ;
  wire [1:0]\up_rdata_int_reg[3]_3 ;
  wire [1:0]\up_rdata_int_reg[3]_4 ;
  wire [1:0]\up_rdata_int_reg[3]_5 ;
  wire [1:0]\up_rdata_int_reg[3]_6 ;
  wire [3:0]\up_rdata_int_reg[6] ;
  wire [3:0]\up_rdata_int_reg[6]_0 ;
  wire [3:0]\up_rdata_int_reg[6]_1 ;
  wire \up_rdata_int_reg[8] ;
  wire up_resetn_i_2__0_n_0;
  wire up_rreq_int_i_1_n_0;
  wire up_rreq_s;
  wire up_rreq_s_0;
  wire up_rreq_s_1;
  wire up_rreq_s_12;
  wire up_rreq_s_17;
  wire up_rreq_s_18;
  wire up_rreq_s_19;
  wire up_rreq_s_2;
  wire up_rreq_s_20;
  wire up_rreq_s_3;
  wire up_rreq_s_4;
  wire up_rreq_s__0;
  wire up_rsel_i_1_n_0;
  wire up_rsel_reg_n_0;
  wire \up_scratch[31]_i_2_n_0 ;
  wire up_status_ovf_i_2_n_0;
  wire up_status_ovf_reg;
  wire up_status_pn_err;
  wire up_status_pn_oos;
  wire up_status_unf;
  wire up_status_unf_reg;
  wire \up_timer[0]_i_10__0_n_0 ;
  wire \up_timer[0]_i_10_n_0 ;
  wire \up_timer[0]_i_11__0_n_0 ;
  wire \up_timer[0]_i_11_n_0 ;
  wire \up_timer[0]_i_12__0_n_0 ;
  wire \up_timer[0]_i_12_n_0 ;
  wire \up_timer[0]_i_13__0_n_0 ;
  wire \up_timer[0]_i_14__0_n_0 ;
  wire \up_timer[0]_i_6__0_n_0 ;
  wire \up_timer[0]_i_7__0_n_0 ;
  wire \up_timer[0]_i_8__0_n_0 ;
  wire \up_timer[0]_i_8_n_0 ;
  wire \up_timer[0]_i_9__0_n_0 ;
  wire \up_timer[0]_i_9_n_0 ;
  wire \up_timer[12]_i_2__0_n_0 ;
  wire \up_timer[12]_i_2_n_0 ;
  wire \up_timer[12]_i_3__0_n_0 ;
  wire \up_timer[12]_i_3_n_0 ;
  wire \up_timer[12]_i_4__0_n_0 ;
  wire \up_timer[12]_i_4_n_0 ;
  wire \up_timer[12]_i_5__0_n_0 ;
  wire \up_timer[12]_i_5_n_0 ;
  wire \up_timer[12]_i_6_n_0 ;
  wire \up_timer[12]_i_7_n_0 ;
  wire \up_timer[12]_i_8_n_0 ;
  wire \up_timer[12]_i_9_n_0 ;
  wire \up_timer[16]_i_2__0_n_0 ;
  wire \up_timer[16]_i_2_n_0 ;
  wire \up_timer[16]_i_3__0_n_0 ;
  wire \up_timer[16]_i_3_n_0 ;
  wire \up_timer[16]_i_4__0_n_0 ;
  wire \up_timer[16]_i_4_n_0 ;
  wire \up_timer[16]_i_5__0_n_0 ;
  wire \up_timer[16]_i_5_n_0 ;
  wire \up_timer[16]_i_6_n_0 ;
  wire \up_timer[16]_i_7_n_0 ;
  wire \up_timer[16]_i_8_n_0 ;
  wire \up_timer[16]_i_9_n_0 ;
  wire \up_timer[20]_i_2__0_n_0 ;
  wire \up_timer[20]_i_2_n_0 ;
  wire \up_timer[20]_i_3__0_n_0 ;
  wire \up_timer[20]_i_3_n_0 ;
  wire \up_timer[20]_i_4__0_n_0 ;
  wire \up_timer[20]_i_4_n_0 ;
  wire \up_timer[20]_i_5__0_n_0 ;
  wire \up_timer[20]_i_5_n_0 ;
  wire \up_timer[20]_i_6_n_0 ;
  wire \up_timer[20]_i_7_n_0 ;
  wire \up_timer[20]_i_8_n_0 ;
  wire \up_timer[20]_i_9_n_0 ;
  wire \up_timer[24]_i_2__0_n_0 ;
  wire \up_timer[24]_i_2_n_0 ;
  wire \up_timer[24]_i_3__0_n_0 ;
  wire \up_timer[24]_i_3_n_0 ;
  wire \up_timer[24]_i_4__0_n_0 ;
  wire \up_timer[24]_i_4_n_0 ;
  wire \up_timer[24]_i_5__0_n_0 ;
  wire \up_timer[24]_i_5_n_0 ;
  wire \up_timer[24]_i_6_n_0 ;
  wire \up_timer[24]_i_7_n_0 ;
  wire \up_timer[24]_i_8_n_0 ;
  wire \up_timer[24]_i_9_n_0 ;
  wire \up_timer[28]_i_2__0_n_0 ;
  wire \up_timer[28]_i_2_n_0 ;
  wire \up_timer[28]_i_3__0_n_0 ;
  wire \up_timer[28]_i_3_n_0 ;
  wire \up_timer[28]_i_4__0_n_0 ;
  wire \up_timer[28]_i_4_n_0 ;
  wire \up_timer[28]_i_5__0_n_0 ;
  wire \up_timer[28]_i_5_n_0 ;
  wire \up_timer[28]_i_6_n_0 ;
  wire \up_timer[28]_i_7_n_0 ;
  wire \up_timer[28]_i_8_n_0 ;
  wire \up_timer[4]_i_2__0_n_0 ;
  wire \up_timer[4]_i_2_n_0 ;
  wire \up_timer[4]_i_3__0_n_0 ;
  wire \up_timer[4]_i_3_n_0 ;
  wire \up_timer[4]_i_4__0_n_0 ;
  wire \up_timer[4]_i_4_n_0 ;
  wire \up_timer[4]_i_5__0_n_0 ;
  wire \up_timer[4]_i_5_n_0 ;
  wire \up_timer[4]_i_6_n_0 ;
  wire \up_timer[4]_i_7_n_0 ;
  wire \up_timer[4]_i_8_n_0 ;
  wire \up_timer[4]_i_9_n_0 ;
  wire \up_timer[8]_i_2__0_n_0 ;
  wire \up_timer[8]_i_2_n_0 ;
  wire \up_timer[8]_i_3__0_n_0 ;
  wire \up_timer[8]_i_3_n_0 ;
  wire \up_timer[8]_i_4__0_n_0 ;
  wire \up_timer[8]_i_4_n_0 ;
  wire \up_timer[8]_i_5__0_n_0 ;
  wire \up_timer[8]_i_5_n_0 ;
  wire \up_timer[8]_i_6_n_0 ;
  wire \up_timer[8]_i_7_n_0 ;
  wire \up_timer[8]_i_8_n_0 ;
  wire \up_timer[8]_i_9_n_0 ;
  wire [31:0]up_timer_reg;
  wire \up_timer_reg[0]_i_2__0_n_0 ;
  wire \up_timer_reg[0]_i_2__0_n_1 ;
  wire \up_timer_reg[0]_i_2__0_n_2 ;
  wire \up_timer_reg[0]_i_2__0_n_3 ;
  wire \up_timer_reg[0]_i_2_n_0 ;
  wire \up_timer_reg[0]_i_2_n_1 ;
  wire \up_timer_reg[0]_i_2_n_2 ;
  wire \up_timer_reg[0]_i_2_n_3 ;
  wire \up_timer_reg[12]_i_1__0_n_0 ;
  wire \up_timer_reg[12]_i_1__0_n_1 ;
  wire \up_timer_reg[12]_i_1__0_n_2 ;
  wire \up_timer_reg[12]_i_1__0_n_3 ;
  wire \up_timer_reg[12]_i_1_n_0 ;
  wire \up_timer_reg[12]_i_1_n_1 ;
  wire \up_timer_reg[12]_i_1_n_2 ;
  wire \up_timer_reg[12]_i_1_n_3 ;
  wire \up_timer_reg[16]_i_1__0_n_0 ;
  wire \up_timer_reg[16]_i_1__0_n_1 ;
  wire \up_timer_reg[16]_i_1__0_n_2 ;
  wire \up_timer_reg[16]_i_1__0_n_3 ;
  wire \up_timer_reg[16]_i_1_n_0 ;
  wire \up_timer_reg[16]_i_1_n_1 ;
  wire \up_timer_reg[16]_i_1_n_2 ;
  wire \up_timer_reg[16]_i_1_n_3 ;
  wire \up_timer_reg[20]_i_1__0_n_0 ;
  wire \up_timer_reg[20]_i_1__0_n_1 ;
  wire \up_timer_reg[20]_i_1__0_n_2 ;
  wire \up_timer_reg[20]_i_1__0_n_3 ;
  wire \up_timer_reg[20]_i_1_n_0 ;
  wire \up_timer_reg[20]_i_1_n_1 ;
  wire \up_timer_reg[20]_i_1_n_2 ;
  wire \up_timer_reg[20]_i_1_n_3 ;
  wire \up_timer_reg[24]_i_1__0_n_0 ;
  wire \up_timer_reg[24]_i_1__0_n_1 ;
  wire \up_timer_reg[24]_i_1__0_n_2 ;
  wire \up_timer_reg[24]_i_1__0_n_3 ;
  wire \up_timer_reg[24]_i_1_n_0 ;
  wire \up_timer_reg[24]_i_1_n_1 ;
  wire \up_timer_reg[24]_i_1_n_2 ;
  wire \up_timer_reg[24]_i_1_n_3 ;
  wire \up_timer_reg[28]_i_1__0_n_1 ;
  wire \up_timer_reg[28]_i_1__0_n_2 ;
  wire \up_timer_reg[28]_i_1__0_n_3 ;
  wire \up_timer_reg[28]_i_1_n_1 ;
  wire \up_timer_reg[28]_i_1_n_2 ;
  wire \up_timer_reg[28]_i_1_n_3 ;
  wire [31:0]\up_timer_reg[31] ;
  wire \up_timer_reg[4]_i_1__0_n_0 ;
  wire \up_timer_reg[4]_i_1__0_n_1 ;
  wire \up_timer_reg[4]_i_1__0_n_2 ;
  wire \up_timer_reg[4]_i_1__0_n_3 ;
  wire \up_timer_reg[4]_i_1_n_0 ;
  wire \up_timer_reg[4]_i_1_n_1 ;
  wire \up_timer_reg[4]_i_1_n_2 ;
  wire \up_timer_reg[4]_i_1_n_3 ;
  wire \up_timer_reg[8]_i_1__0_n_0 ;
  wire \up_timer_reg[8]_i_1__0_n_1 ;
  wire \up_timer_reg[8]_i_1__0_n_2 ;
  wire \up_timer_reg[8]_i_1__0_n_3 ;
  wire \up_timer_reg[8]_i_1_n_0 ;
  wire \up_timer_reg[8]_i_1_n_1 ;
  wire \up_timer_reg[8]_i_1_n_2 ;
  wire \up_timer_reg[8]_i_1_n_3 ;
  wire [31:0]up_timer_reg_29;
  wire up_wack;
  wire up_wack_d;
  wire up_wack_int_i_2__0_n_0;
  wire up_wack_int_i_2__1_n_0;
  wire up_wack_int_i_2_n_0;
  wire up_wack_s;
  wire [0:0]\up_waddr_int_reg[0]_0 ;
  wire [6:0]\up_waddr_int_reg[1]_0 ;
  wire [0:0]\up_waddr_int_reg[1]_1 ;
  wire [0:0]\up_waddr_int_reg[1]_2 ;
  wire [0:0]\up_waddr_int_reg[1]_3 ;
  wire [0:0]\up_waddr_int_reg[1]_4 ;
  wire [0:0]\up_waddr_int_reg[2]_0 ;
  wire [0:0]\up_waddr_int_reg[2]_1 ;
  wire [0:0]\up_waddr_int_reg[2]_2 ;
  wire [0:0]\up_waddr_int_reg[2]_3 ;
  wire [0:0]\up_waddr_int_reg[2]_4 ;
  wire [0:0]\up_waddr_int_reg[3]_0 ;
  wire [0:0]\up_waddr_int_reg[3]_1 ;
  wire [0:0]\up_waddr_int_reg[3]_2 ;
  wire [0:0]\up_waddr_int_reg[3]_3 ;
  wire [0:0]\up_waddr_int_reg[3]_4 ;
  wire \up_waddr_int_reg[3]_5 ;
  wire [0:0]\up_waddr_int_reg[3]_6 ;
  wire [0:0]\up_waddr_int_reg[4]_0 ;
  wire \up_waddr_int_reg[6]_0 ;
  wire [3:0]\up_waddr_int_reg[6]_1 ;
  wire [3:0]\up_waddr_int_reg[6]_2 ;
  wire [3:0]\up_waddr_int_reg[6]_3 ;
  wire [3:0]\up_waddr_int_reg[6]_4 ;
  wire [3:0]\up_waddr_int_reg[6]_5 ;
  wire [3:0]\up_waddr_int_reg[6]_6 ;
  wire [3:0]\up_waddr_int_reg[6]_7 ;
  wire [13:0]up_waddr_s;
  wire \up_wcount[0]_i_1_n_0 ;
  wire \up_wcount[2]_i_1_n_0 ;
  wire \up_wcount[4]_i_1_n_0 ;
  wire \up_wcount_reg_n_0_[0] ;
  wire \up_wcount_reg_n_0_[1] ;
  wire \up_wcount_reg_n_0_[2] ;
  wire \up_wcount_reg_n_0_[3] ;
  wire \up_wdata_int_reg[0]_0 ;
  wire \up_wdata_int_reg[0]_1 ;
  wire \up_wdata_int_reg[0]_10 ;
  wire \up_wdata_int_reg[0]_11 ;
  wire \up_wdata_int_reg[0]_12 ;
  wire \up_wdata_int_reg[0]_13 ;
  wire \up_wdata_int_reg[0]_14 ;
  wire \up_wdata_int_reg[0]_2 ;
  wire \up_wdata_int_reg[0]_3 ;
  wire \up_wdata_int_reg[0]_4 ;
  wire \up_wdata_int_reg[0]_5 ;
  wire \up_wdata_int_reg[0]_6 ;
  wire \up_wdata_int_reg[0]_7 ;
  wire \up_wdata_int_reg[0]_8 ;
  wire \up_wdata_int_reg[0]_9 ;
  wire [3:0]\up_wdata_int_reg[11]_0 ;
  wire [3:0]\up_wdata_int_reg[15]_0 ;
  wire [3:0]\up_wdata_int_reg[19]_0 ;
  wire \up_wdata_int_reg[1]_0 ;
  wire \up_wdata_int_reg[1]_1 ;
  wire \up_wdata_int_reg[1]_10 ;
  wire \up_wdata_int_reg[1]_11 ;
  wire \up_wdata_int_reg[1]_12 ;
  wire \up_wdata_int_reg[1]_13 ;
  wire \up_wdata_int_reg[1]_2 ;
  wire \up_wdata_int_reg[1]_3 ;
  wire \up_wdata_int_reg[1]_4 ;
  wire \up_wdata_int_reg[1]_5 ;
  wire \up_wdata_int_reg[1]_6 ;
  wire \up_wdata_int_reg[1]_7 ;
  wire \up_wdata_int_reg[1]_8 ;
  wire \up_wdata_int_reg[1]_9 ;
  wire [3:0]\up_wdata_int_reg[23]_0 ;
  wire [3:0]\up_wdata_int_reg[27]_0 ;
  wire \up_wdata_int_reg[2]_0 ;
  wire \up_wdata_int_reg[2]_1 ;
  wire \up_wdata_int_reg[2]_2 ;
  wire \up_wdata_int_reg[2]_3 ;
  wire \up_wdata_int_reg[2]_4 ;
  wire \up_wdata_int_reg[2]_5 ;
  wire \up_wdata_int_reg[2]_6 ;
  wire [3:0]\up_wdata_int_reg[30]_0 ;
  wire \up_wdata_int_reg[3]_0 ;
  wire [3:0]\up_wdata_int_reg[3]_1 ;
  wire [3:0]\up_wdata_int_reg[7]_0 ;
  wire up_wreq_int_i_1_n_0;
  wire up_wreq_s;
  wire up_wreq_s_16;
  wire up_wreq_s_5;
  wire up_wreq_s__0;
  wire up_wsel_i_1_n_0;
  wire up_wsel_reg_n_0;
  wire up_xfer_done_s;
  wire [3:3]\NLW_up_timer_reg[28]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_up_timer_reg[28]_i_1__0_CO_UNCONNECTED ;

  LUT5 #(
    .INIT(32'hFF7FFF00)) 
    \i_up_adc_channel/up_adc_pn_err_int_i_1 
       (.I0(Q[2]),
        .I1(up_adc_lb_enb_i_2__1_n_0),
        .I2(up_adc_pn_oos_int_i_2_n_0),
        .I3(up_adc_pn_err_s_37),
        .I4(up_adc_pn_err_s[0]),
        .O(\up_wdata_int_reg[2]_3 ));
  LUT5 #(
    .INIT(32'hFF7FFF00)) 
    \i_up_adc_channel/up_adc_pn_err_int_i_1__0 
       (.I0(Q[2]),
        .I1(up_adc_lb_enb_i_2__0_n_0),
        .I2(up_adc_pn_oos_int_i_2_n_0),
        .I3(up_adc_pn_err_s_39),
        .I4(up_adc_pn_err_s[1]),
        .O(\up_wdata_int_reg[2]_4 ));
  LUT6 #(
    .INIT(64'hFFFF7FFFFFFF0000)) 
    \i_up_adc_channel/up_adc_pn_err_int_i_1__1 
       (.I0(Q[2]),
        .I1(up_adc_lb_enb_i_2_n_0),
        .I2(up_adc_pn_oos_int_i_2__0_n_0),
        .I3(up_adc_lb_enb_i_2__1_n_0),
        .I4(up_adc_pn_err_s_41),
        .I5(up_adc_pn_err_s[2]),
        .O(\up_wdata_int_reg[2]_5 ));
  LUT6 #(
    .INIT(64'hFFFF7FFFFFFF0000)) 
    \i_up_adc_channel/up_adc_pn_err_int_i_1__2 
       (.I0(Q[2]),
        .I1(up_adc_lb_enb_i_2_n_0),
        .I2(up_adc_pn_oos_int_i_2__0_n_0),
        .I3(up_adc_lb_enb_i_2__0_n_0),
        .I4(up_adc_pn_err_s_43),
        .I5(up_adc_pn_err_s[3]),
        .O(\up_wdata_int_reg[2]_6 ));
  LUT5 #(
    .INIT(32'hFF7FFF00)) 
    \i_up_adc_channel/up_adc_pn_oos_int_i_1 
       (.I0(Q[1]),
        .I1(up_adc_lb_enb_i_2__1_n_0),
        .I2(up_adc_pn_oos_int_i_2_n_0),
        .I3(up_adc_pn_oos_s_36),
        .I4(up_adc_pn_oos_s[0]),
        .O(\up_wdata_int_reg[1]_6 ));
  LUT5 #(
    .INIT(32'hFF7FFF00)) 
    \i_up_adc_channel/up_adc_pn_oos_int_i_1__0 
       (.I0(Q[1]),
        .I1(up_adc_lb_enb_i_2__0_n_0),
        .I2(up_adc_pn_oos_int_i_2_n_0),
        .I3(up_adc_pn_oos_s_38),
        .I4(up_adc_pn_oos_s[1]),
        .O(\up_wdata_int_reg[1]_7 ));
  LUT6 #(
    .INIT(64'hFFFF7FFFFFFF0000)) 
    \i_up_adc_channel/up_adc_pn_oos_int_i_1__1 
       (.I0(Q[1]),
        .I1(up_adc_lb_enb_i_2_n_0),
        .I2(up_adc_pn_oos_int_i_2__0_n_0),
        .I3(up_adc_lb_enb_i_2__1_n_0),
        .I4(up_adc_pn_oos_s_40),
        .I5(up_adc_pn_oos_s[2]),
        .O(\up_wdata_int_reg[1]_8 ));
  LUT6 #(
    .INIT(64'hFFFF7FFFFFFF0000)) 
    \i_up_adc_channel/up_adc_pn_oos_int_i_1__2 
       (.I0(Q[1]),
        .I1(up_adc_lb_enb_i_2_n_0),
        .I2(up_adc_pn_oos_int_i_2__0_n_0),
        .I3(up_adc_lb_enb_i_2__0_n_0),
        .I4(up_adc_pn_oos_s_42),
        .I5(up_adc_pn_oos_s[3]),
        .O(\up_wdata_int_reg[1]_9 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \i_up_dac_channel/up_dac_iq_mode[0]_i_1 
       (.I0(Q[0]),
        .I1(p_7_in_15),
        .I2(\up_dac_iq_mode[1]_i_2_n_0 ),
        .I3(up_dac_iq_mode_32[0]),
        .O(\up_wdata_int_reg[0]_11 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \i_up_dac_channel/up_dac_iq_mode[0]_i_1__0 
       (.I0(Q[0]),
        .I1(\up_dac_iq_mode[1]_i_2_n_0 ),
        .I2(p_7_in_14),
        .I3(up_dac_iq_mode_30[0]),
        .O(\up_wdata_int_reg[0]_12 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \i_up_dac_channel/up_dac_iq_mode[0]_i_1__1 
       (.I0(Q[0]),
        .I1(\up_dac_iq_mode[1]_i_2_n_0 ),
        .I2(p_7_in_13),
        .I3(up_dac_iq_mode_31[0]),
        .O(\up_wdata_int_reg[0]_13 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \i_up_dac_channel/up_dac_iq_mode[0]_i_1__2 
       (.I0(Q[0]),
        .I1(\up_dac_iq_mode[1]_i_2_n_0 ),
        .I2(p_7_in),
        .I3(up_dac_iq_mode[0]),
        .O(\up_wdata_int_reg[0]_14 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \i_up_dac_channel/up_dac_iq_mode[1]_i_1 
       (.I0(Q[1]),
        .I1(p_7_in_15),
        .I2(\up_dac_iq_mode[1]_i_2_n_0 ),
        .I3(up_dac_iq_mode_32[1]),
        .O(\up_wdata_int_reg[1]_10 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \i_up_dac_channel/up_dac_iq_mode[1]_i_1__0 
       (.I0(Q[1]),
        .I1(\up_dac_iq_mode[1]_i_2_n_0 ),
        .I2(p_7_in_14),
        .I3(up_dac_iq_mode_30[1]),
        .O(\up_wdata_int_reg[1]_11 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \i_up_dac_channel/up_dac_iq_mode[1]_i_1__1 
       (.I0(Q[1]),
        .I1(\up_dac_iq_mode[1]_i_2_n_0 ),
        .I2(p_7_in_13),
        .I3(up_dac_iq_mode_31[1]),
        .O(\up_wdata_int_reg[1]_12 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \i_up_dac_channel/up_dac_iq_mode[1]_i_1__2 
       (.I0(Q[1]),
        .I1(\up_dac_iq_mode[1]_i_2_n_0 ),
        .I2(p_7_in),
        .I3(up_dac_iq_mode[1]),
        .O(\up_wdata_int_reg[1]_13 ));
  LUT3 #(
    .INIT(8'hB8)) 
    up_adc_clk_enb_i_1
       (.I0(Q[2]),
        .I1(\i_rx/i_up_adc_common/up_adc_clk_enb0 ),
        .I2(data2[2]),
        .O(\up_wdata_int_reg[2]_1 ));
  LUT6 #(
    .INIT(64'h0008000000000000)) 
    \up_adc_data_sel[3]_i_1 
       (.I0(up_waddr_s[2]),
        .I1(up_waddr_s[1]),
        .I2(up_waddr_s[9]),
        .I3(up_waddr_s[0]),
        .I4(up_adc_lb_enb_i_2__0_n_0),
        .I5(up_adc_lb_enb_i_2_n_0),
        .O(\up_waddr_int_reg[2]_1 ));
  LUT6 #(
    .INIT(64'h0000008000000000)) 
    \up_adc_data_sel[3]_i_1__0 
       (.I0(up_adc_lb_enb_i_2__1_n_0),
        .I1(up_waddr_s[2]),
        .I2(up_waddr_s[1]),
        .I3(up_waddr_s[9]),
        .I4(up_waddr_s[0]),
        .I5(up_adc_lb_enb_i_2_n_0),
        .O(\up_waddr_int_reg[2]_2 ));
  LUT6 #(
    .INIT(64'h0000000000080000)) 
    \up_adc_data_sel[3]_i_1__1 
       (.I0(up_waddr_s[2]),
        .I1(up_waddr_s[1]),
        .I2(up_waddr_s[9]),
        .I3(up_waddr_s[0]),
        .I4(up_adc_lb_enb_i_2__0_n_0),
        .I5(up_adc_lb_enb_i_3_n_0),
        .O(\up_waddr_int_reg[2]_3 ));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    \up_adc_data_sel[3]_i_1__2 
       (.I0(up_adc_lb_enb_i_2__1_n_0),
        .I1(up_waddr_s[2]),
        .I2(up_waddr_s[1]),
        .I3(up_waddr_s[9]),
        .I4(up_waddr_s[0]),
        .I5(up_adc_lb_enb_i_3_n_0),
        .O(\up_waddr_int_reg[2]_4 ));
  LUT6 #(
    .INIT(64'h0000008000000000)) 
    \up_adc_gpio_out_int[31]_i_1 
       (.I0(\up_adc_gpio_out_int[31]_i_2_n_0 ),
        .I1(up_waddr_s[2]),
        .I2(up_waddr_s[1]),
        .I3(up_waddr_s[8]),
        .I4(up_waddr_s[4]),
        .I5(\up_adc_gpio_out_int[31]_i_3_n_0 ),
        .O(\up_waddr_int_reg[2]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \up_adc_gpio_out_int[31]_i_2 
       (.I0(up_waddr_s[3]),
        .I1(up_waddr_s[0]),
        .I2(up_waddr_s[6]),
        .I3(up_waddr_s[5]),
        .O(\up_adc_gpio_out_int[31]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \up_adc_gpio_out_int[31]_i_3 
       (.I0(\up_adc_start_code[31]_i_3_n_0 ),
        .I1(up_waddr_s[9]),
        .O(\up_adc_gpio_out_int[31]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    up_adc_lb_enb_i_1
       (.I0(up_waddr_s[9]),
        .I1(up_waddr_s[0]),
        .I2(up_waddr_s[2]),
        .I3(up_waddr_s[1]),
        .I4(up_adc_lb_enb_i_2__0_n_0),
        .I5(up_adc_lb_enb_i_2_n_0),
        .O(up_adc_dfmt_se0));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    up_adc_lb_enb_i_1__0
       (.I0(up_waddr_s[9]),
        .I1(up_waddr_s[0]),
        .I2(up_waddr_s[2]),
        .I3(up_waddr_s[1]),
        .I4(up_adc_lb_enb_i_2__1_n_0),
        .I5(up_adc_lb_enb_i_2_n_0),
        .O(up_adc_dfmt_se0_9));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    up_adc_lb_enb_i_1__1
       (.I0(up_waddr_s[9]),
        .I1(up_waddr_s[0]),
        .I2(up_waddr_s[2]),
        .I3(up_waddr_s[1]),
        .I4(up_adc_lb_enb_i_2__0_n_0),
        .I5(up_adc_lb_enb_i_3_n_0),
        .O(up_adc_dfmt_se0_10));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    up_adc_lb_enb_i_1__2
       (.I0(up_waddr_s[9]),
        .I1(up_waddr_s[0]),
        .I2(up_waddr_s[2]),
        .I3(up_waddr_s[1]),
        .I4(up_adc_lb_enb_i_2__1_n_0),
        .I5(up_adc_lb_enb_i_3_n_0),
        .O(up_adc_dfmt_se0_11));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT3 #(
    .INIT(8'h02)) 
    up_adc_lb_enb_i_2
       (.I0(up_waddr_s[5]),
        .I1(up_waddr_s[3]),
        .I2(\up_adc_start_code[31]_i_3_n_0 ),
        .O(up_adc_lb_enb_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT3 #(
    .INIT(8'h40)) 
    up_adc_lb_enb_i_2__0
       (.I0(up_waddr_s[6]),
        .I1(up_waddr_s[8]),
        .I2(up_waddr_s[4]),
        .O(up_adc_lb_enb_i_2__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT3 #(
    .INIT(8'h04)) 
    up_adc_lb_enb_i_2__1
       (.I0(up_waddr_s[6]),
        .I1(up_waddr_s[8]),
        .I2(up_waddr_s[4]),
        .O(up_adc_lb_enb_i_2__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    up_adc_lb_enb_i_3
       (.I0(up_waddr_s[3]),
        .I1(\up_adc_start_code[31]_i_3_n_0 ),
        .I2(up_waddr_s[5]),
        .O(up_adc_lb_enb_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT4 #(
    .INIT(16'h0200)) 
    up_adc_pin_mode_i_1
       (.I0(up_waddr_s[4]),
        .I1(up_waddr_s[6]),
        .I2(up_waddr_s[8]),
        .I3(up_adc_pn_oos_int_i_2_n_0),
        .O(up_adc_sync0));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT5 #(
    .INIT(32'h00000004)) 
    up_adc_pn_oos_int_i_2
       (.I0(up_waddr_s[9]),
        .I1(up_waddr_s[0]),
        .I2(up_waddr_s[2]),
        .I3(up_waddr_s[1]),
        .I4(up_adc_lb_enb_i_3_n_0),
        .O(up_adc_pn_oos_int_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT4 #(
    .INIT(16'h0010)) 
    up_adc_pn_oos_int_i_2__0
       (.I0(up_waddr_s[1]),
        .I1(up_waddr_s[2]),
        .I2(up_waddr_s[0]),
        .I3(up_waddr_s[9]),
        .O(up_adc_pn_oos_int_i_2__0_n_0));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    \up_adc_start_code[31]_i_1 
       (.I0(up_adc_pn_oos_int_i_2__0_n_0),
        .I1(up_waddr_s[3]),
        .I2(up_waddr_s[5]),
        .I3(up_waddr_s[6]),
        .I4(\up_adc_start_code[31]_i_2_n_0 ),
        .I5(\up_adc_start_code[31]_i_3_n_0 ),
        .O(\up_waddr_int_reg[3]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \up_adc_start_code[31]_i_2 
       (.I0(up_waddr_s[4]),
        .I1(up_waddr_s[8]),
        .O(\up_adc_start_code[31]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFEF)) 
    \up_adc_start_code[31]_i_3 
       (.I0(up_waddr_s[11]),
        .I1(up_waddr_s[12]),
        .I2(up_wreq_s__0),
        .I3(up_waddr_s[13]),
        .I4(up_waddr_s[10]),
        .I5(up_waddr_s[7]),
        .O(\up_adc_start_code[31]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h33A0330033003300)) 
    up_adc_sync_i_1
       (.I0(Q[3]),
        .I1(up_cntrl_xfer_done_s),
        .I2(up_adc_pn_oos_int_i_2_n_0),
        .I3(p_7_in_21),
        .I4(up_waddr_s[4]),
        .I5(up_adc_sync_i_2_n_0),
        .O(\up_wdata_int_reg[3]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT2 #(
    .INIT(4'h1)) 
    up_adc_sync_i_2
       (.I0(up_waddr_s[6]),
        .I1(up_waddr_s[8]),
        .O(up_adc_sync_i_2_n_0));
  LUT4 #(
    .INIT(16'h5540)) 
    up_axi_arready_int_i_1
       (.I0(s_axi_arready),
        .I1(up_rack),
        .I2(p_0_in6_in),
        .I3(up_axi_arready_int_i_2_n_0),
        .O(up_axi_arready_int_i_1_n_0));
  LUT5 #(
    .INIT(32'h80000000)) 
    up_axi_arready_int_i_2
       (.I0(\up_rcount_reg_n_0_[0] ),
        .I1(\up_rcount_reg_n_0_[1] ),
        .I2(\up_rcount_reg_n_0_[2] ),
        .I3(\up_rcount_reg_n_0_[3] ),
        .I4(p_0_in6_in),
        .O(up_axi_arready_int_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    up_axi_arready_int_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(up_axi_arready_int_i_1_n_0),
        .Q(s_axi_arready),
        .R(p_0_in));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT2 #(
    .INIT(4'h4)) 
    up_axi_awready_int_i_2
       (.I0(s_axi_awready),
        .I1(up_wack_s),
        .O(up_axi_awready_int_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    up_axi_awready_int_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(up_axi_awready_int_i_2_n_0),
        .Q(s_axi_awready),
        .R(p_0_in));
  LUT4 #(
    .INIT(16'h0C88)) 
    up_axi_bvalid_int_i_1
       (.I0(up_wack_d),
        .I1(s_axi_aresetn),
        .I2(s_axi_bready),
        .I3(s_axi_bvalid),
        .O(up_axi_bvalid_int_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    up_axi_bvalid_int_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(up_axi_bvalid_int_i_1_n_0),
        .Q(s_axi_bvalid),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h8F)) 
    \up_axi_rdata_int[31]_i_1 
       (.I0(s_axi_rready),
        .I1(up_axi_rvalid_int_reg_0),
        .I2(s_axi_aresetn),
        .O(\up_axi_rdata_int[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_axi_rdata_int_reg[0] 
       (.C(s_axi_aclk),
        .CE(up_rack_d),
        .D(up_rdata_d[0]),
        .Q(s_axi_rdata[0]),
        .R(\up_axi_rdata_int[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_axi_rdata_int_reg[10] 
       (.C(s_axi_aclk),
        .CE(up_rack_d),
        .D(up_rdata_d[10]),
        .Q(s_axi_rdata[10]),
        .R(\up_axi_rdata_int[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_axi_rdata_int_reg[11] 
       (.C(s_axi_aclk),
        .CE(up_rack_d),
        .D(up_rdata_d[11]),
        .Q(s_axi_rdata[11]),
        .R(\up_axi_rdata_int[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_axi_rdata_int_reg[12] 
       (.C(s_axi_aclk),
        .CE(up_rack_d),
        .D(up_rdata_d[12]),
        .Q(s_axi_rdata[12]),
        .R(\up_axi_rdata_int[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_axi_rdata_int_reg[13] 
       (.C(s_axi_aclk),
        .CE(up_rack_d),
        .D(up_rdata_d[13]),
        .Q(s_axi_rdata[13]),
        .R(\up_axi_rdata_int[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_axi_rdata_int_reg[14] 
       (.C(s_axi_aclk),
        .CE(up_rack_d),
        .D(up_rdata_d[14]),
        .Q(s_axi_rdata[14]),
        .R(\up_axi_rdata_int[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_axi_rdata_int_reg[15] 
       (.C(s_axi_aclk),
        .CE(up_rack_d),
        .D(up_rdata_d[15]),
        .Q(s_axi_rdata[15]),
        .R(\up_axi_rdata_int[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_axi_rdata_int_reg[16] 
       (.C(s_axi_aclk),
        .CE(up_rack_d),
        .D(up_rdata_d[16]),
        .Q(s_axi_rdata[16]),
        .R(\up_axi_rdata_int[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_axi_rdata_int_reg[17] 
       (.C(s_axi_aclk),
        .CE(up_rack_d),
        .D(up_rdata_d[17]),
        .Q(s_axi_rdata[17]),
        .R(\up_axi_rdata_int[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_axi_rdata_int_reg[18] 
       (.C(s_axi_aclk),
        .CE(up_rack_d),
        .D(up_rdata_d[18]),
        .Q(s_axi_rdata[18]),
        .R(\up_axi_rdata_int[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_axi_rdata_int_reg[19] 
       (.C(s_axi_aclk),
        .CE(up_rack_d),
        .D(up_rdata_d[19]),
        .Q(s_axi_rdata[19]),
        .R(\up_axi_rdata_int[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_axi_rdata_int_reg[1] 
       (.C(s_axi_aclk),
        .CE(up_rack_d),
        .D(up_rdata_d[1]),
        .Q(s_axi_rdata[1]),
        .R(\up_axi_rdata_int[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_axi_rdata_int_reg[20] 
       (.C(s_axi_aclk),
        .CE(up_rack_d),
        .D(up_rdata_d[20]),
        .Q(s_axi_rdata[20]),
        .R(\up_axi_rdata_int[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_axi_rdata_int_reg[21] 
       (.C(s_axi_aclk),
        .CE(up_rack_d),
        .D(up_rdata_d[21]),
        .Q(s_axi_rdata[21]),
        .R(\up_axi_rdata_int[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_axi_rdata_int_reg[22] 
       (.C(s_axi_aclk),
        .CE(up_rack_d),
        .D(up_rdata_d[22]),
        .Q(s_axi_rdata[22]),
        .R(\up_axi_rdata_int[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_axi_rdata_int_reg[23] 
       (.C(s_axi_aclk),
        .CE(up_rack_d),
        .D(up_rdata_d[23]),
        .Q(s_axi_rdata[23]),
        .R(\up_axi_rdata_int[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_axi_rdata_int_reg[24] 
       (.C(s_axi_aclk),
        .CE(up_rack_d),
        .D(up_rdata_d[24]),
        .Q(s_axi_rdata[24]),
        .R(\up_axi_rdata_int[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_axi_rdata_int_reg[25] 
       (.C(s_axi_aclk),
        .CE(up_rack_d),
        .D(up_rdata_d[25]),
        .Q(s_axi_rdata[25]),
        .R(\up_axi_rdata_int[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_axi_rdata_int_reg[26] 
       (.C(s_axi_aclk),
        .CE(up_rack_d),
        .D(up_rdata_d[26]),
        .Q(s_axi_rdata[26]),
        .R(\up_axi_rdata_int[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_axi_rdata_int_reg[27] 
       (.C(s_axi_aclk),
        .CE(up_rack_d),
        .D(up_rdata_d[27]),
        .Q(s_axi_rdata[27]),
        .R(\up_axi_rdata_int[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_axi_rdata_int_reg[28] 
       (.C(s_axi_aclk),
        .CE(up_rack_d),
        .D(up_rdata_d[28]),
        .Q(s_axi_rdata[28]),
        .R(\up_axi_rdata_int[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_axi_rdata_int_reg[29] 
       (.C(s_axi_aclk),
        .CE(up_rack_d),
        .D(up_rdata_d[29]),
        .Q(s_axi_rdata[29]),
        .R(\up_axi_rdata_int[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_axi_rdata_int_reg[2] 
       (.C(s_axi_aclk),
        .CE(up_rack_d),
        .D(up_rdata_d[2]),
        .Q(s_axi_rdata[2]),
        .R(\up_axi_rdata_int[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_axi_rdata_int_reg[30] 
       (.C(s_axi_aclk),
        .CE(up_rack_d),
        .D(up_rdata_d[30]),
        .Q(s_axi_rdata[30]),
        .R(\up_axi_rdata_int[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_axi_rdata_int_reg[31] 
       (.C(s_axi_aclk),
        .CE(up_rack_d),
        .D(up_rdata_d[31]),
        .Q(s_axi_rdata[31]),
        .R(\up_axi_rdata_int[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_axi_rdata_int_reg[3] 
       (.C(s_axi_aclk),
        .CE(up_rack_d),
        .D(up_rdata_d[3]),
        .Q(s_axi_rdata[3]),
        .R(\up_axi_rdata_int[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_axi_rdata_int_reg[4] 
       (.C(s_axi_aclk),
        .CE(up_rack_d),
        .D(up_rdata_d[4]),
        .Q(s_axi_rdata[4]),
        .R(\up_axi_rdata_int[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_axi_rdata_int_reg[5] 
       (.C(s_axi_aclk),
        .CE(up_rack_d),
        .D(up_rdata_d[5]),
        .Q(s_axi_rdata[5]),
        .R(\up_axi_rdata_int[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_axi_rdata_int_reg[6] 
       (.C(s_axi_aclk),
        .CE(up_rack_d),
        .D(up_rdata_d[6]),
        .Q(s_axi_rdata[6]),
        .R(\up_axi_rdata_int[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_axi_rdata_int_reg[7] 
       (.C(s_axi_aclk),
        .CE(up_rack_d),
        .D(up_rdata_d[7]),
        .Q(s_axi_rdata[7]),
        .R(\up_axi_rdata_int[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_axi_rdata_int_reg[8] 
       (.C(s_axi_aclk),
        .CE(up_rack_d),
        .D(up_rdata_d[8]),
        .Q(s_axi_rdata[8]),
        .R(\up_axi_rdata_int[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_axi_rdata_int_reg[9] 
       (.C(s_axi_aclk),
        .CE(up_rack_d),
        .D(up_rdata_d[9]),
        .Q(s_axi_rdata[9]),
        .R(\up_axi_rdata_int[31]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h08C8)) 
    up_axi_rvalid_int_i_1
       (.I0(up_rack_d),
        .I1(s_axi_aresetn),
        .I2(up_axi_rvalid_int_reg_0),
        .I3(s_axi_rready),
        .O(up_axi_rvalid_int_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    up_axi_rvalid_int_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(up_axi_rvalid_int_i_1_n_0),
        .Q(up_axi_rvalid_int_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT2 #(
    .INIT(4'h4)) 
    up_axi_wready_int_i_1
       (.I0(s_axi_wready),
        .I1(up_wack_s),
        .O(up_axi_wready_int_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    up_axi_wready_int_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(up_axi_wready_int_i_1_n_0),
        .Q(s_axi_wready),
        .R(p_0_in));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    up_dac_clk_enb_i_1
       (.I0(Q[2]),
        .I1(up_resetn_i_2__0_n_0),
        .I2(up_dac_datafmt_i_2_n_0),
        .I3(up_waddr_s[1]),
        .I4(data1[2]),
        .O(\up_wdata_int_reg[2]_2 ));
  LUT6 #(
    .INIT(64'hFFFFFBFF00000800)) 
    up_dac_clksel_i_1
       (.I0(Q[0]),
        .I1(up_dac_frame_i_3_n_0),
        .I2(up_waddr_s[1]),
        .I3(up_waddr_s[3]),
        .I4(up_dac_clksel_i_2_n_0),
        .I5(up_dac_sync_reg[15]),
        .O(\up_wdata_int_reg[0]_4 ));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT2 #(
    .INIT(4'hE)) 
    up_dac_clksel_i_2
       (.I0(up_waddr_s[2]),
        .I1(up_waddr_s[0]),
        .O(up_dac_clksel_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT5 #(
    .INIT(32'h00400000)) 
    \up_dac_data_sel[3]_i_1 
       (.I0(up_waddr_s[3]),
        .I1(up_waddr_s[1]),
        .I2(up_waddr_s[2]),
        .I3(up_waddr_s[0]),
        .I4(p_7_in_14),
        .O(\up_waddr_int_reg[3]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT5 #(
    .INIT(32'h00400000)) 
    \up_dac_data_sel[3]_i_1__0 
       (.I0(up_waddr_s[3]),
        .I1(up_waddr_s[1]),
        .I2(up_waddr_s[2]),
        .I3(up_waddr_s[0]),
        .I4(p_7_in),
        .O(\up_waddr_int_reg[3]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT5 #(
    .INIT(32'h00400000)) 
    \up_dac_data_sel[3]_i_1__1 
       (.I0(up_waddr_s[3]),
        .I1(up_waddr_s[1]),
        .I2(up_waddr_s[2]),
        .I3(up_waddr_s[0]),
        .I4(p_7_in_13),
        .O(\up_waddr_int_reg[3]_3 ));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT5 #(
    .INIT(32'h00002000)) 
    \up_dac_data_sel[3]_i_1__2 
       (.I0(p_7_in_15),
        .I1(up_waddr_s[3]),
        .I2(up_waddr_s[1]),
        .I3(up_waddr_s[2]),
        .I4(up_waddr_s[0]),
        .O(\up_waddr_int_reg[3]_4 ));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT5 #(
    .INIT(32'h00000200)) 
    up_dac_datafmt_i_1
       (.I0(up_waddr_s[4]),
        .I1(up_waddr_s[5]),
        .I2(up_waddr_s[6]),
        .I3(up_waddr_s[1]),
        .I4(up_dac_datafmt_i_2_n_0),
        .O(up_dac_par_type0));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT4 #(
    .INIT(16'hFEFF)) 
    up_dac_datafmt_i_2
       (.I0(up_waddr_s[2]),
        .I1(up_waddr_s[0]),
        .I2(up_waddr_s[3]),
        .I3(up_wreq_s_16),
        .O(up_dac_datafmt_i_2_n_0));
  LUT3 #(
    .INIT(8'h08)) 
    \up_dac_datarate[15]_i_1 
       (.I0(up_dac_sync_i_2_n_0),
        .I1(up_waddr_s[1]),
        .I2(up_waddr_s[3]),
        .O(\up_waddr_int_reg[1]_4 ));
  LUT6 #(
    .INIT(64'h3333000A33330000)) 
    up_dac_frame_i_1
       (.I0(Q[0]),
        .I1(up_xfer_done_s),
        .I2(up_dac_frame_i_2_n_0),
        .I3(up_waddr_s[0]),
        .I4(up_dac_frame_reg),
        .I5(up_dac_frame_i_3_n_0),
        .O(\up_wdata_int_reg[0]_3 ));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    up_dac_frame_i_2
       (.I0(up_waddr_s[1]),
        .I1(up_waddr_s[3]),
        .I2(up_waddr_s[2]),
        .O(up_dac_frame_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT4 #(
    .INIT(16'h0200)) 
    up_dac_frame_i_3
       (.I0(up_wreq_s_16),
        .I1(up_waddr_s[6]),
        .I2(up_waddr_s[5]),
        .I3(up_waddr_s[4]),
        .O(up_dac_frame_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \up_dac_gpio_out_int[31]_i_1 
       (.I0(up_wreq_s_16),
        .I1(up_waddr_s[3]),
        .I2(up_waddr_s[0]),
        .I3(up_waddr_s[2]),
        .I4(\up_dac_gpio_out_int[31]_i_2_n_0 ),
        .O(\up_waddr_int_reg[3]_6 ));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    \up_dac_gpio_out_int[31]_i_2 
       (.I0(up_waddr_s[4]),
        .I1(up_waddr_s[5]),
        .I2(up_waddr_s[1]),
        .I3(up_waddr_s[6]),
        .O(\up_dac_gpio_out_int[31]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \up_dac_iq_mode[1]_i_2 
       (.I0(up_waddr_s[0]),
        .I1(up_waddr_s[2]),
        .I2(up_waddr_s[1]),
        .I3(up_waddr_s[3]),
        .O(\up_dac_iq_mode[1]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    up_dac_lb_enb_i_1
       (.I0(Q[1]),
        .I1(up_dac_pn_enb_i_2_n_0),
        .I2(p_7_in),
        .I3(p_6_in[1]),
        .O(\up_wdata_int_reg[1]_1 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    up_dac_lb_enb_i_1__0
       (.I0(Q[1]),
        .I1(up_dac_pn_enb_i_2_n_0),
        .I2(p_7_in_13),
        .I3(p_6_in_33[1]),
        .O(\up_wdata_int_reg[1]_2 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    up_dac_lb_enb_i_1__1
       (.I0(Q[1]),
        .I1(up_dac_pn_enb_i_2_n_0),
        .I2(p_7_in_14),
        .I3(p_6_in_34[1]),
        .O(\up_wdata_int_reg[1]_3 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    up_dac_lb_enb_i_1__2
       (.I0(Q[1]),
        .I1(p_7_in_15),
        .I2(up_dac_pn_enb_i_2_n_0),
        .I3(p_6_in_35[1]),
        .O(\up_wdata_int_reg[1]_4 ));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT5 #(
    .INIT(32'h00100000)) 
    \up_dac_pat_data_2[15]_i_1 
       (.I0(up_waddr_s[1]),
        .I1(up_waddr_s[3]),
        .I2(up_waddr_s[2]),
        .I3(up_waddr_s[0]),
        .I4(p_7_in),
        .O(\up_waddr_int_reg[1]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT5 #(
    .INIT(32'h00100000)) 
    \up_dac_pat_data_2[15]_i_1__0 
       (.I0(up_waddr_s[1]),
        .I1(up_waddr_s[3]),
        .I2(up_waddr_s[2]),
        .I3(up_waddr_s[0]),
        .I4(p_7_in_13),
        .O(\up_waddr_int_reg[1]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT5 #(
    .INIT(32'h00100000)) 
    \up_dac_pat_data_2[15]_i_1__1 
       (.I0(up_waddr_s[1]),
        .I1(up_waddr_s[3]),
        .I2(up_waddr_s[2]),
        .I3(up_waddr_s[0]),
        .I4(p_7_in_14),
        .O(\up_waddr_int_reg[1]_3 ));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT5 #(
    .INIT(32'h00000200)) 
    \up_dac_pat_data_2[15]_i_1__2 
       (.I0(p_7_in_15),
        .I1(up_waddr_s[1]),
        .I2(up_waddr_s[3]),
        .I3(up_waddr_s[2]),
        .I4(up_waddr_s[0]),
        .O(E));
  LUT4 #(
    .INIT(16'hBF80)) 
    up_dac_pn_enb_i_1
       (.I0(Q[0]),
        .I1(up_dac_pn_enb_i_2_n_0),
        .I2(p_7_in),
        .I3(p_6_in[0]),
        .O(\up_wdata_int_reg[0]_6 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    up_dac_pn_enb_i_1__0
       (.I0(Q[0]),
        .I1(up_dac_pn_enb_i_2_n_0),
        .I2(p_7_in_13),
        .I3(p_6_in_33[0]),
        .O(\up_wdata_int_reg[0]_7 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    up_dac_pn_enb_i_1__1
       (.I0(Q[0]),
        .I1(up_dac_pn_enb_i_2_n_0),
        .I2(p_7_in_14),
        .I3(p_6_in_34[0]),
        .O(\up_wdata_int_reg[0]_8 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    up_dac_pn_enb_i_1__2
       (.I0(Q[0]),
        .I1(p_7_in_15),
        .I2(up_dac_pn_enb_i_2_n_0),
        .I3(p_6_in_35[0]),
        .O(\up_wdata_int_reg[0]_9 ));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    up_dac_pn_enb_i_2
       (.I0(up_waddr_s[1]),
        .I1(up_waddr_s[3]),
        .I2(up_waddr_s[0]),
        .I3(up_waddr_s[2]),
        .O(up_dac_pn_enb_i_2_n_0));
  LUT6 #(
    .INIT(64'h3030303A30303030)) 
    up_dac_sync_i_1
       (.I0(Q[0]),
        .I1(up_xfer_done_s),
        .I2(up_dac_sync_reg[16]),
        .I3(up_waddr_s[1]),
        .I4(up_waddr_s[3]),
        .I5(up_dac_sync_i_2_n_0),
        .O(\up_wdata_int_reg[0]_2 ));
  LUT6 #(
    .INIT(64'h0000000000002000)) 
    up_dac_sync_i_2
       (.I0(up_wreq_s_16),
        .I1(up_waddr_s[2]),
        .I2(up_waddr_s[0]),
        .I3(up_waddr_s[4]),
        .I4(up_waddr_s[6]),
        .I5(up_waddr_s[5]),
        .O(up_dac_sync_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT5 #(
    .INIT(32'h10FF1010)) 
    \up_dld_int[0]_i_1 
       (.I0(up_waddr_s[1]),
        .I1(up_waddr_s[2]),
        .I2(\up_dld_int[6]_i_2_n_0 ),
        .I3(up_dlocked_m3),
        .I4(up_dlocked_m2),
        .O(\up_waddr_int_reg[1]_0 [0]));
  LUT6 #(
    .INIT(64'h0008FFFF00080008)) 
    \up_dld_int[1]_i_1 
       (.I0(\up_dld_int[5]_i_2_n_0 ),
        .I1(up_waddr_s[0]),
        .I2(up_waddr_s[2]),
        .I3(up_waddr_s[1]),
        .I4(up_dlocked_m3),
        .I5(up_dlocked_m2),
        .O(\up_waddr_int_reg[1]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT5 #(
    .INIT(32'h08FF0808)) 
    \up_dld_int[2]_i_1 
       (.I0(\up_dld_int[6]_i_2_n_0 ),
        .I1(up_waddr_s[1]),
        .I2(up_waddr_s[2]),
        .I3(up_dlocked_m3),
        .I4(up_dlocked_m2),
        .O(\up_waddr_int_reg[1]_0 [2]));
  LUT6 #(
    .INIT(64'h2000FFFF20002000)) 
    \up_dld_int[3]_i_1 
       (.I0(\up_dld_int[5]_i_2_n_0 ),
        .I1(up_waddr_s[2]),
        .I2(up_waddr_s[1]),
        .I3(up_waddr_s[0]),
        .I4(up_dlocked_m3),
        .I5(up_dlocked_m2),
        .O(\up_waddr_int_reg[1]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT5 #(
    .INIT(32'h08FF0808)) 
    \up_dld_int[4]_i_1 
       (.I0(\up_dld_int[6]_i_2_n_0 ),
        .I1(up_waddr_s[2]),
        .I2(up_waddr_s[1]),
        .I3(up_dlocked_m3),
        .I4(up_dlocked_m2),
        .O(\up_waddr_int_reg[1]_0 [4]));
  LUT6 #(
    .INIT(64'h2000FFFF20002000)) 
    \up_dld_int[5]_i_1 
       (.I0(\up_dld_int[5]_i_2_n_0 ),
        .I1(up_waddr_s[1]),
        .I2(up_waddr_s[2]),
        .I3(up_waddr_s[0]),
        .I4(up_dlocked_m3),
        .I5(up_dlocked_m2),
        .O(\up_waddr_int_reg[1]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT5 #(
    .INIT(32'h00010000)) 
    \up_dld_int[5]_i_2 
       (.I0(up_waddr_s[6]),
        .I1(up_waddr_s[8]),
        .I2(up_waddr_s[4]),
        .I3(up_adc_lb_enb_i_3_n_0),
        .I4(up_waddr_s[9]),
        .O(\up_dld_int[5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT5 #(
    .INIT(32'h80FF8080)) 
    \up_dld_int[6]_i_1 
       (.I0(\up_dld_int[6]_i_2_n_0 ),
        .I1(up_waddr_s[1]),
        .I2(up_waddr_s[2]),
        .I3(up_dlocked_m3),
        .I4(up_dlocked_m2),
        .O(\up_waddr_int_reg[1]_0 [6]));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \up_dld_int[6]_i_2 
       (.I0(up_waddr_s[9]),
        .I1(up_adc_lb_enb_i_3_n_0),
        .I2(up_waddr_s[4]),
        .I3(up_waddr_s[8]),
        .I4(up_waddr_s[6]),
        .I5(up_waddr_s[0]),
        .O(\up_dld_int[6]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    up_mmcm_resetn_i_1
       (.I0(Q[1]),
        .I1(\i_rx/i_up_adc_common/up_adc_clk_enb0 ),
        .I2(data2[1]),
        .O(\up_wdata_int_reg[1]_0 ));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    up_mmcm_resetn_i_1__0
       (.I0(Q[1]),
        .I1(up_resetn_i_2__0_n_0),
        .I2(up_dac_datafmt_i_2_n_0),
        .I3(up_waddr_s[1]),
        .I4(data1[1]),
        .O(\up_wdata_int_reg[1]_5 ));
  LUT6 #(
    .INIT(64'hFFEFFFFF00200000)) 
    up_pps_irq_mask_i_1
       (.I0(Q[0]),
        .I1(up_pps_irq_mask_i_2_n_0),
        .I2(up_waddr_s[2]),
        .I3(up_waddr_s[1]),
        .I4(\up_scratch[31]_i_2_n_0 ),
        .I5(up_pps_irq_mask_reg),
        .O(\up_wdata_int_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT2 #(
    .INIT(4'hE)) 
    up_pps_irq_mask_i_2
       (.I0(up_waddr_s[0]),
        .I1(up_waddr_s[9]),
        .O(up_pps_irq_mask_i_2_n_0));
  LUT6 #(
    .INIT(64'hC888888888888888)) 
    up_rack_d_i_1
       (.I0(up_rack),
        .I1(p_0_in6_in),
        .I2(\up_rcount_reg_n_0_[0] ),
        .I3(\up_rcount_reg_n_0_[1] ),
        .I4(\up_rcount_reg_n_0_[2] ),
        .I5(\up_rcount_reg_n_0_[3] ),
        .O(up_rack_s));
  FDRE #(
    .INIT(1'b0)) 
    up_rack_d_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(up_rack_s),
        .Q(up_rack_d),
        .R(p_0_in));
  LUT4 #(
    .INIT(16'h0001)) 
    up_rack_int_i_1
       (.I0(up_raddr_s[8]),
        .I1(up_raddr_s[7]),
        .I2(up_raddr_s[9]),
        .I3(up_rack_int_i_2_n_0),
        .O(up_rreq_s));
  LUT6 #(
    .INIT(64'h0000001000000000)) 
    up_rack_int_i_1__0
       (.I0(\up_rdata_int[24]_i_2__2_n_0 ),
        .I1(up_rack_int_i_2_n_0),
        .I2(\up_raddr_int_reg[5]_0 [3]),
        .I3(up_raddr_s[9]),
        .I4(up_raddr_s[7]),
        .I5(up_raddr_s[8]),
        .O(up_rreq_s_0));
  LUT6 #(
    .INIT(64'h0000001000000000)) 
    up_rack_int_i_1__1
       (.I0(\up_rdata_int[24]_i_4__0_n_0 ),
        .I1(up_rack_int_i_2_n_0),
        .I2(\up_raddr_int_reg[5]_0 [3]),
        .I3(up_raddr_s[9]),
        .I4(up_raddr_s[7]),
        .I5(up_raddr_s[8]),
        .O(up_rreq_s_1));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    up_rack_int_i_1__2
       (.I0(\up_rdata_int[24]_i_2__2_n_0 ),
        .I1(up_rack_int_i_2_n_0),
        .I2(\up_raddr_int_reg[5]_0 [3]),
        .I3(up_raddr_s[9]),
        .I4(up_raddr_s[7]),
        .I5(up_raddr_s[8]),
        .O(up_rreq_s_2));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    up_rack_int_i_1__3
       (.I0(\up_rdata_int[24]_i_4__0_n_0 ),
        .I1(up_rack_int_i_2_n_0),
        .I2(\up_raddr_int_reg[5]_0 [3]),
        .I3(up_raddr_s[9]),
        .I4(up_raddr_s[7]),
        .I5(up_raddr_s[8]),
        .O(up_rreq_s_3));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT3 #(
    .INIT(8'h04)) 
    up_rack_int_i_1__4
       (.I0(up_raddr_s[8]),
        .I1(up_raddr_s[9]),
        .I2(up_rack_int_i_2_n_0),
        .O(up_rreq_s_4));
  LUT4 #(
    .INIT(16'h0020)) 
    up_rack_int_i_1__5
       (.I0(up_rack_int_i_2__1_n_0),
        .I1(up_raddr_s[7]),
        .I2(up_rreq_s__0),
        .I3(up_raddr_s[8]),
        .O(up_rreq_s_12));
  LUT4 #(
    .INIT(16'h0040)) 
    up_rack_int_i_1__6
       (.I0(up_raddr_s[6]),
        .I1(\up_raddr_int_reg[5]_0 [2]),
        .I2(\up_raddr_int_reg[5]_0 [3]),
        .I3(up_rack_int_i_2__0_n_0),
        .O(up_rreq_s_17));
  LUT4 #(
    .INIT(16'h0010)) 
    up_rack_int_i_1__7
       (.I0(up_rack_int_i_2__0_n_0),
        .I1(up_raddr_s[6]),
        .I2(\up_raddr_int_reg[5]_0 [2]),
        .I3(\up_raddr_int_reg[5]_0 [3]),
        .O(up_rreq_s_18));
  LUT4 #(
    .INIT(16'h0010)) 
    up_rack_int_i_1__8
       (.I0(up_rack_int_i_2__0_n_0),
        .I1(up_raddr_s[6]),
        .I2(\up_raddr_int_reg[5]_0 [3]),
        .I3(\up_raddr_int_reg[5]_0 [2]),
        .O(up_rreq_s_19));
  LUT4 #(
    .INIT(16'h0001)) 
    up_rack_int_i_1__9
       (.I0(\up_raddr_int_reg[5]_0 [3]),
        .I1(\up_raddr_int_reg[5]_0 [2]),
        .I2(up_rack_int_i_2__0_n_0),
        .I3(up_raddr_s[6]),
        .O(up_rreq_s_20));
  LUT5 #(
    .INIT(32'hFFFFFFEF)) 
    up_rack_int_i_2
       (.I0(up_raddr_s[10]),
        .I1(up_raddr_s[13]),
        .I2(up_rreq_s__0),
        .I3(up_raddr_s[12]),
        .I4(up_raddr_s[11]),
        .O(up_rack_int_i_2_n_0));
  LUT4 #(
    .INIT(16'hDFFF)) 
    up_rack_int_i_2__0
       (.I0(up_raddr_s[8]),
        .I1(up_raddr_s[7]),
        .I2(up_rreq_s__0),
        .I3(up_rack_int_i_2__1_n_0),
        .O(up_rack_int_i_2__0_n_0));
  LUT5 #(
    .INIT(32'h00000100)) 
    up_rack_int_i_2__1
       (.I0(up_raddr_s[9]),
        .I1(up_raddr_s[10]),
        .I2(up_raddr_s[13]),
        .I3(up_raddr_s[12]),
        .I4(up_raddr_s[11]),
        .O(up_rack_int_i_2__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    \up_raddr_int[13]_i_1 
       (.I0(up_rsel_reg_n_0),
        .O(p_1_in));
  (* ORIG_CELL_NAME = "up_raddr_int_reg[0]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \up_raddr_int_reg[0] 
       (.C(s_axi_aclk),
        .CE(p_1_in),
        .D(s_axi_araddr[0]),
        .Q(\up_raddr_int_reg[5]_0 [0]),
        .R(p_0_in));
  (* ORIG_CELL_NAME = "up_raddr_int_reg[0]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \up_raddr_int_reg[0]_rep 
       (.C(s_axi_aclk),
        .CE(p_1_in),
        .D(s_axi_araddr[0]),
        .Q(\up_raddr_int_reg[0]_rep_0 ),
        .R(p_0_in));
  (* ORIG_CELL_NAME = "up_raddr_int_reg[0]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \up_raddr_int_reg[0]_rep__0 
       (.C(s_axi_aclk),
        .CE(p_1_in),
        .D(s_axi_araddr[0]),
        .Q(\up_raddr_int_reg[0]_rep__0_n_0 ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \up_raddr_int_reg[10] 
       (.C(s_axi_aclk),
        .CE(p_1_in),
        .D(s_axi_araddr[10]),
        .Q(up_raddr_s[10]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \up_raddr_int_reg[11] 
       (.C(s_axi_aclk),
        .CE(p_1_in),
        .D(s_axi_araddr[11]),
        .Q(up_raddr_s[11]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \up_raddr_int_reg[12] 
       (.C(s_axi_aclk),
        .CE(p_1_in),
        .D(s_axi_araddr[12]),
        .Q(up_raddr_s[12]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \up_raddr_int_reg[13] 
       (.C(s_axi_aclk),
        .CE(p_1_in),
        .D(s_axi_araddr[13]),
        .Q(up_raddr_s[13]),
        .R(p_0_in));
  (* ORIG_CELL_NAME = "up_raddr_int_reg[1]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \up_raddr_int_reg[1] 
       (.C(s_axi_aclk),
        .CE(p_1_in),
        .D(s_axi_araddr[1]),
        .Q(up_raddr_s[1]),
        .R(p_0_in));
  (* ORIG_CELL_NAME = "up_raddr_int_reg[1]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \up_raddr_int_reg[1]_rep 
       (.C(s_axi_aclk),
        .CE(p_1_in),
        .D(s_axi_araddr[1]),
        .Q(\up_raddr_int_reg[1]_rep_0 ),
        .R(p_0_in));
  (* ORIG_CELL_NAME = "up_raddr_int_reg[1]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \up_raddr_int_reg[1]_rep__0 
       (.C(s_axi_aclk),
        .CE(p_1_in),
        .D(s_axi_araddr[1]),
        .Q(\up_raddr_int_reg[1]_rep__0_n_0 ),
        .R(p_0_in));
  (* ORIG_CELL_NAME = "up_raddr_int_reg[1]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \up_raddr_int_reg[1]_rep__1 
       (.C(s_axi_aclk),
        .CE(p_1_in),
        .D(s_axi_araddr[1]),
        .Q(\up_raddr_int_reg[1]_rep__1_0 ),
        .R(p_0_in));
  (* ORIG_CELL_NAME = "up_raddr_int_reg[2]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \up_raddr_int_reg[2] 
       (.C(s_axi_aclk),
        .CE(p_1_in),
        .D(s_axi_araddr[2]),
        .Q(up_raddr_s[2]),
        .R(p_0_in));
  (* ORIG_CELL_NAME = "up_raddr_int_reg[2]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \up_raddr_int_reg[2]_rep 
       (.C(s_axi_aclk),
        .CE(p_1_in),
        .D(s_axi_araddr[2]),
        .Q(\up_raddr_int_reg[2]_rep_0 ),
        .R(p_0_in));
  (* ORIG_CELL_NAME = "up_raddr_int_reg[3]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \up_raddr_int_reg[3] 
       (.C(s_axi_aclk),
        .CE(p_1_in),
        .D(s_axi_araddr[3]),
        .Q(\up_raddr_int_reg[5]_0 [1]),
        .R(p_0_in));
  (* ORIG_CELL_NAME = "up_raddr_int_reg[3]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \up_raddr_int_reg[3]_rep 
       (.C(s_axi_aclk),
        .CE(p_1_in),
        .D(s_axi_araddr[3]),
        .Q(\up_raddr_int_reg[3]_rep_n_0 ),
        .R(p_0_in));
  (* ORIG_CELL_NAME = "up_raddr_int_reg[3]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \up_raddr_int_reg[3]_rep__0 
       (.C(s_axi_aclk),
        .CE(p_1_in),
        .D(s_axi_araddr[3]),
        .Q(\up_raddr_int_reg[3]_rep__0_n_0 ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \up_raddr_int_reg[4] 
       (.C(s_axi_aclk),
        .CE(p_1_in),
        .D(s_axi_araddr[4]),
        .Q(\up_raddr_int_reg[5]_0 [2]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \up_raddr_int_reg[5] 
       (.C(s_axi_aclk),
        .CE(p_1_in),
        .D(s_axi_araddr[5]),
        .Q(\up_raddr_int_reg[5]_0 [3]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \up_raddr_int_reg[6] 
       (.C(s_axi_aclk),
        .CE(p_1_in),
        .D(s_axi_araddr[6]),
        .Q(up_raddr_s[6]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \up_raddr_int_reg[7] 
       (.C(s_axi_aclk),
        .CE(p_1_in),
        .D(s_axi_araddr[7]),
        .Q(up_raddr_s[7]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \up_raddr_int_reg[8] 
       (.C(s_axi_aclk),
        .CE(p_1_in),
        .D(s_axi_araddr[8]),
        .Q(up_raddr_s[8]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \up_raddr_int_reg[9] 
       (.C(s_axi_aclk),
        .CE(p_1_in),
        .D(s_axi_araddr[9]),
        .Q(up_raddr_s[9]),
        .R(p_0_in));
  LUT3 #(
    .INIT(8'h04)) 
    \up_rcount[0]_i_1 
       (.I0(up_rack),
        .I1(p_0_in6_in),
        .I2(\up_rcount_reg_n_0_[0] ),
        .O(\up_rcount[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT4 #(
    .INIT(16'h1400)) 
    \up_rcount[1]_i_1 
       (.I0(up_rack),
        .I1(\up_rcount_reg_n_0_[0] ),
        .I2(\up_rcount_reg_n_0_[1] ),
        .I3(p_0_in6_in),
        .O(\up_rcount[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT5 #(
    .INIT(32'h14440000)) 
    \up_rcount[2]_i_1 
       (.I0(up_rack),
        .I1(\up_rcount_reg_n_0_[2] ),
        .I2(\up_rcount_reg_n_0_[1] ),
        .I3(\up_rcount_reg_n_0_[0] ),
        .I4(p_0_in6_in),
        .O(\up_rcount[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h1444444400000000)) 
    \up_rcount[3]_i_1 
       (.I0(up_rack),
        .I1(\up_rcount_reg_n_0_[3] ),
        .I2(\up_rcount_reg_n_0_[0] ),
        .I3(\up_rcount_reg_n_0_[1] ),
        .I4(\up_rcount_reg_n_0_[2] ),
        .I5(p_0_in6_in),
        .O(\up_rcount[3]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \up_rcount[4]_i_1 
       (.I0(p_0_in6_in),
        .I1(up_rreq_s__0),
        .O(\up_rcount[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFF7FFFFFFF)) 
    \up_rcount[4]_i_2 
       (.I0(\up_rcount_reg_n_0_[3] ),
        .I1(\up_rcount_reg_n_0_[2] ),
        .I2(\up_rcount_reg_n_0_[1] ),
        .I3(\up_rcount_reg_n_0_[0] ),
        .I4(p_0_in6_in),
        .I5(up_rack),
        .O(\up_rcount[4]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_rcount_reg[0] 
       (.C(s_axi_aclk),
        .CE(\up_rcount[4]_i_1_n_0 ),
        .D(\up_rcount[0]_i_1_n_0 ),
        .Q(\up_rcount_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \up_rcount_reg[1] 
       (.C(s_axi_aclk),
        .CE(\up_rcount[4]_i_1_n_0 ),
        .D(\up_rcount[1]_i_1_n_0 ),
        .Q(\up_rcount_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \up_rcount_reg[2] 
       (.C(s_axi_aclk),
        .CE(\up_rcount[4]_i_1_n_0 ),
        .D(\up_rcount[2]_i_1_n_0 ),
        .Q(\up_rcount_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \up_rcount_reg[3] 
       (.C(s_axi_aclk),
        .CE(\up_rcount[4]_i_1_n_0 ),
        .D(\up_rcount[3]_i_1_n_0 ),
        .Q(\up_rcount_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \up_rcount_reg[4] 
       (.C(s_axi_aclk),
        .CE(\up_rcount[4]_i_1_n_0 ),
        .D(\up_rcount[4]_i_2_n_0 ),
        .Q(p_0_in6_in),
        .R(p_0_in));
  LUT6 #(
    .INIT(64'hEAAAAAAAAAAAAAAA)) 
    \up_rdata_d[0]_i_1 
       (.I0(\up_rdata_d_reg[31]_0 [0]),
        .I1(p_0_in6_in),
        .I2(\up_rcount_reg_n_0_[3] ),
        .I3(\up_rcount_reg_n_0_[2] ),
        .I4(\up_rcount_reg_n_0_[1] ),
        .I5(\up_rcount_reg_n_0_[0] ),
        .O(\up_rdata_d[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEAAAAAAAAAAAAAAA)) 
    \up_rdata_d[10]_i_1 
       (.I0(\up_rdata_d_reg[31]_0 [10]),
        .I1(p_0_in6_in),
        .I2(\up_rcount_reg_n_0_[3] ),
        .I3(\up_rcount_reg_n_0_[2] ),
        .I4(\up_rcount_reg_n_0_[1] ),
        .I5(\up_rcount_reg_n_0_[0] ),
        .O(\up_rdata_d[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEAAAAAAAAAAAAAAA)) 
    \up_rdata_d[11]_i_1 
       (.I0(\up_rdata_d_reg[31]_0 [11]),
        .I1(p_0_in6_in),
        .I2(\up_rcount_reg_n_0_[3] ),
        .I3(\up_rcount_reg_n_0_[2] ),
        .I4(\up_rcount_reg_n_0_[1] ),
        .I5(\up_rcount_reg_n_0_[0] ),
        .O(\up_rdata_d[11]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEAAAAAAAAAAAAAAA)) 
    \up_rdata_d[12]_i_1 
       (.I0(\up_rdata_d_reg[31]_0 [12]),
        .I1(p_0_in6_in),
        .I2(\up_rcount_reg_n_0_[3] ),
        .I3(\up_rcount_reg_n_0_[2] ),
        .I4(\up_rcount_reg_n_0_[1] ),
        .I5(\up_rcount_reg_n_0_[0] ),
        .O(\up_rdata_d[12]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEAAAAAAAAAAAAAAA)) 
    \up_rdata_d[14]_i_1 
       (.I0(\up_rdata_d_reg[31]_0 [14]),
        .I1(p_0_in6_in),
        .I2(\up_rcount_reg_n_0_[3] ),
        .I3(\up_rcount_reg_n_0_[2] ),
        .I4(\up_rcount_reg_n_0_[1] ),
        .I5(\up_rcount_reg_n_0_[0] ),
        .O(\up_rdata_d[14]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEAAAAAAAAAAAAAAA)) 
    \up_rdata_d[15]_i_1 
       (.I0(\up_rdata_d_reg[31]_0 [15]),
        .I1(p_0_in6_in),
        .I2(\up_rcount_reg_n_0_[3] ),
        .I3(\up_rcount_reg_n_0_[2] ),
        .I4(\up_rcount_reg_n_0_[1] ),
        .I5(\up_rcount_reg_n_0_[0] ),
        .O(\up_rdata_d[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEAAAAAAAAAAAAAAA)) 
    \up_rdata_d[16]_i_1 
       (.I0(\up_rdata_d_reg[31]_0 [16]),
        .I1(p_0_in6_in),
        .I2(\up_rcount_reg_n_0_[3] ),
        .I3(\up_rcount_reg_n_0_[2] ),
        .I4(\up_rcount_reg_n_0_[1] ),
        .I5(\up_rcount_reg_n_0_[0] ),
        .O(\up_rdata_d[16]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEAAAAAAAAAAAAAAA)) 
    \up_rdata_d[18]_i_1 
       (.I0(\up_rdata_d_reg[31]_0 [18]),
        .I1(p_0_in6_in),
        .I2(\up_rcount_reg_n_0_[3] ),
        .I3(\up_rcount_reg_n_0_[2] ),
        .I4(\up_rcount_reg_n_0_[1] ),
        .I5(\up_rcount_reg_n_0_[0] ),
        .O(\up_rdata_d[18]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEAAAAAAAAAAAAAAA)) 
    \up_rdata_d[19]_i_1 
       (.I0(\up_rdata_d_reg[31]_0 [19]),
        .I1(p_0_in6_in),
        .I2(\up_rcount_reg_n_0_[3] ),
        .I3(\up_rcount_reg_n_0_[2] ),
        .I4(\up_rcount_reg_n_0_[1] ),
        .I5(\up_rcount_reg_n_0_[0] ),
        .O(\up_rdata_d[19]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEAAAAAAAAAAAAAAA)) 
    \up_rdata_d[21]_i_1 
       (.I0(\up_rdata_d_reg[31]_0 [21]),
        .I1(p_0_in6_in),
        .I2(\up_rcount_reg_n_0_[3] ),
        .I3(\up_rcount_reg_n_0_[2] ),
        .I4(\up_rcount_reg_n_0_[1] ),
        .I5(\up_rcount_reg_n_0_[0] ),
        .O(\up_rdata_d[21]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEAAAAAAAAAAAAAAA)) 
    \up_rdata_d[23]_i_1 
       (.I0(\up_rdata_d_reg[31]_0 [23]),
        .I1(p_0_in6_in),
        .I2(\up_rcount_reg_n_0_[3] ),
        .I3(\up_rcount_reg_n_0_[2] ),
        .I4(\up_rcount_reg_n_0_[1] ),
        .I5(\up_rcount_reg_n_0_[0] ),
        .O(\up_rdata_d[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEAAAAAAAAAAAAAAA)) 
    \up_rdata_d[25]_i_1 
       (.I0(\up_rdata_d_reg[31]_0 [25]),
        .I1(p_0_in6_in),
        .I2(\up_rcount_reg_n_0_[3] ),
        .I3(\up_rcount_reg_n_0_[2] ),
        .I4(\up_rcount_reg_n_0_[1] ),
        .I5(\up_rcount_reg_n_0_[0] ),
        .O(\up_rdata_d[25]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEAAAAAAAAAAAAAAA)) 
    \up_rdata_d[26]_i_1 
       (.I0(\up_rdata_d_reg[31]_0 [26]),
        .I1(p_0_in6_in),
        .I2(\up_rcount_reg_n_0_[3] ),
        .I3(\up_rcount_reg_n_0_[2] ),
        .I4(\up_rcount_reg_n_0_[1] ),
        .I5(\up_rcount_reg_n_0_[0] ),
        .O(\up_rdata_d[26]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEAAAAAAAAAAAAAAA)) 
    \up_rdata_d[27]_i_1 
       (.I0(\up_rdata_d_reg[31]_0 [27]),
        .I1(p_0_in6_in),
        .I2(\up_rcount_reg_n_0_[3] ),
        .I3(\up_rcount_reg_n_0_[2] ),
        .I4(\up_rcount_reg_n_0_[1] ),
        .I5(\up_rcount_reg_n_0_[0] ),
        .O(\up_rdata_d[27]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEAAAAAAAAAAAAAAA)) 
    \up_rdata_d[28]_i_1 
       (.I0(\up_rdata_d_reg[31]_0 [28]),
        .I1(p_0_in6_in),
        .I2(\up_rcount_reg_n_0_[3] ),
        .I3(\up_rcount_reg_n_0_[2] ),
        .I4(\up_rcount_reg_n_0_[1] ),
        .I5(\up_rcount_reg_n_0_[0] ),
        .O(\up_rdata_d[28]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h80000000FFFFFFFF)) 
    \up_rdata_d[29]_i_1 
       (.I0(p_0_in6_in),
        .I1(\up_rcount_reg_n_0_[3] ),
        .I2(\up_rcount_reg_n_0_[2] ),
        .I3(\up_rcount_reg_n_0_[1] ),
        .I4(\up_rcount_reg_n_0_[0] ),
        .I5(s_axi_aresetn),
        .O(\up_rdata_d[29]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEAAAAAAAAAAAAAAA)) 
    \up_rdata_d[2]_i_1 
       (.I0(\up_rdata_d_reg[31]_0 [2]),
        .I1(p_0_in6_in),
        .I2(\up_rcount_reg_n_0_[3] ),
        .I3(\up_rcount_reg_n_0_[2] ),
        .I4(\up_rcount_reg_n_0_[1] ),
        .I5(\up_rcount_reg_n_0_[0] ),
        .O(\up_rdata_d[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEAAAAAAAAAAAAAAA)) 
    \up_rdata_d[30]_i_1 
       (.I0(\up_rdata_d_reg[31]_0 [30]),
        .I1(p_0_in6_in),
        .I2(\up_rcount_reg_n_0_[3] ),
        .I3(\up_rcount_reg_n_0_[2] ),
        .I4(\up_rcount_reg_n_0_[1] ),
        .I5(\up_rcount_reg_n_0_[0] ),
        .O(\up_rdata_d[30]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEAAAAAAAAAAAAAAA)) 
    \up_rdata_d[31]_i_1 
       (.I0(\up_rdata_d_reg[31]_0 [31]),
        .I1(p_0_in6_in),
        .I2(\up_rcount_reg_n_0_[3] ),
        .I3(\up_rcount_reg_n_0_[2] ),
        .I4(\up_rcount_reg_n_0_[1] ),
        .I5(\up_rcount_reg_n_0_[0] ),
        .O(\up_rdata_d[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEAAAAAAAAAAAAAAA)) 
    \up_rdata_d[3]_i_1 
       (.I0(\up_rdata_d_reg[31]_0 [3]),
        .I1(p_0_in6_in),
        .I2(\up_rcount_reg_n_0_[3] ),
        .I3(\up_rcount_reg_n_0_[2] ),
        .I4(\up_rcount_reg_n_0_[1] ),
        .I5(\up_rcount_reg_n_0_[0] ),
        .O(\up_rdata_d[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEAAAAAAAAAAAAAAA)) 
    \up_rdata_d[5]_i_1 
       (.I0(\up_rdata_d_reg[31]_0 [5]),
        .I1(p_0_in6_in),
        .I2(\up_rcount_reg_n_0_[3] ),
        .I3(\up_rcount_reg_n_0_[2] ),
        .I4(\up_rcount_reg_n_0_[1] ),
        .I5(\up_rcount_reg_n_0_[0] ),
        .O(\up_rdata_d[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEAAAAAAAAAAAAAAA)) 
    \up_rdata_d[7]_i_1 
       (.I0(\up_rdata_d_reg[31]_0 [7]),
        .I1(p_0_in6_in),
        .I2(\up_rcount_reg_n_0_[3] ),
        .I3(\up_rcount_reg_n_0_[2] ),
        .I4(\up_rcount_reg_n_0_[1] ),
        .I5(\up_rcount_reg_n_0_[0] ),
        .O(\up_rdata_d[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEAAAAAAAAAAAAAAA)) 
    \up_rdata_d[9]_i_1 
       (.I0(\up_rdata_d_reg[31]_0 [9]),
        .I1(p_0_in6_in),
        .I2(\up_rcount_reg_n_0_[3] ),
        .I3(\up_rcount_reg_n_0_[2] ),
        .I4(\up_rcount_reg_n_0_[1] ),
        .I5(\up_rcount_reg_n_0_[0] ),
        .O(\up_rdata_d[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_rdata_d_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\up_rdata_d[0]_i_1_n_0 ),
        .Q(up_rdata_d[0]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \up_rdata_d_reg[10] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\up_rdata_d[10]_i_1_n_0 ),
        .Q(up_rdata_d[10]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \up_rdata_d_reg[11] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\up_rdata_d[11]_i_1_n_0 ),
        .Q(up_rdata_d[11]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \up_rdata_d_reg[12] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\up_rdata_d[12]_i_1_n_0 ),
        .Q(up_rdata_d[12]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \up_rdata_d_reg[13] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\up_rdata_d_reg[31]_0 [13]),
        .Q(up_rdata_d[13]),
        .R(\up_rdata_d[29]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_rdata_d_reg[14] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\up_rdata_d[14]_i_1_n_0 ),
        .Q(up_rdata_d[14]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \up_rdata_d_reg[15] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\up_rdata_d[15]_i_1_n_0 ),
        .Q(up_rdata_d[15]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \up_rdata_d_reg[16] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\up_rdata_d[16]_i_1_n_0 ),
        .Q(up_rdata_d[16]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \up_rdata_d_reg[17] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\up_rdata_d_reg[31]_0 [17]),
        .Q(up_rdata_d[17]),
        .R(\up_rdata_d[29]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_rdata_d_reg[18] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\up_rdata_d[18]_i_1_n_0 ),
        .Q(up_rdata_d[18]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \up_rdata_d_reg[19] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\up_rdata_d[19]_i_1_n_0 ),
        .Q(up_rdata_d[19]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \up_rdata_d_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\up_rdata_d_reg[31]_0 [1]),
        .Q(up_rdata_d[1]),
        .R(\up_rdata_d[29]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_rdata_d_reg[20] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\up_rdata_d_reg[31]_0 [20]),
        .Q(up_rdata_d[20]),
        .R(\up_rdata_d[29]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_rdata_d_reg[21] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\up_rdata_d[21]_i_1_n_0 ),
        .Q(up_rdata_d[21]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \up_rdata_d_reg[22] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\up_rdata_d_reg[31]_0 [22]),
        .Q(up_rdata_d[22]),
        .R(\up_rdata_d[29]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_rdata_d_reg[23] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\up_rdata_d[23]_i_1_n_0 ),
        .Q(up_rdata_d[23]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \up_rdata_d_reg[24] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\up_rdata_d_reg[31]_0 [24]),
        .Q(up_rdata_d[24]),
        .R(\up_rdata_d[29]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_rdata_d_reg[25] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\up_rdata_d[25]_i_1_n_0 ),
        .Q(up_rdata_d[25]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \up_rdata_d_reg[26] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\up_rdata_d[26]_i_1_n_0 ),
        .Q(up_rdata_d[26]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \up_rdata_d_reg[27] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\up_rdata_d[27]_i_1_n_0 ),
        .Q(up_rdata_d[27]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \up_rdata_d_reg[28] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\up_rdata_d[28]_i_1_n_0 ),
        .Q(up_rdata_d[28]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \up_rdata_d_reg[29] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\up_rdata_d_reg[31]_0 [29]),
        .Q(up_rdata_d[29]),
        .R(\up_rdata_d[29]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_rdata_d_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\up_rdata_d[2]_i_1_n_0 ),
        .Q(up_rdata_d[2]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \up_rdata_d_reg[30] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\up_rdata_d[30]_i_1_n_0 ),
        .Q(up_rdata_d[30]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \up_rdata_d_reg[31] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\up_rdata_d[31]_i_1_n_0 ),
        .Q(up_rdata_d[31]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \up_rdata_d_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\up_rdata_d[3]_i_1_n_0 ),
        .Q(up_rdata_d[3]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \up_rdata_d_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\up_rdata_d_reg[31]_0 [4]),
        .Q(up_rdata_d[4]),
        .R(\up_rdata_d[29]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_rdata_d_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\up_rdata_d[5]_i_1_n_0 ),
        .Q(up_rdata_d[5]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \up_rdata_d_reg[6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\up_rdata_d_reg[31]_0 [6]),
        .Q(up_rdata_d[6]),
        .R(\up_rdata_d[29]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_rdata_d_reg[7] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\up_rdata_d[7]_i_1_n_0 ),
        .Q(up_rdata_d[7]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \up_rdata_d_reg[8] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\up_rdata_d_reg[31]_0 [8]),
        .Q(up_rdata_d[8]),
        .R(\up_rdata_d[29]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_rdata_d_reg[9] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\up_rdata_d[9]_i_1_n_0 ),
        .Q(up_rdata_d[9]),
        .R(p_0_in));
  LUT5 #(
    .INIT(32'hFFFEFEFE)) 
    \up_rdata_int[0]_i_1 
       (.I0(\up_rdata_int[0]_i_2_n_0 ),
        .I1(\up_rdata_int[0]_i_3_n_0 ),
        .I2(s_axi_aresetn_1),
        .I3(\up_rdata_int[4]_i_4_n_0 ),
        .I4(up_adc_drdata_s[30]),
        .O(s_axi_aresetn_0[0]));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    \up_rdata_int[0]_i_10 
       (.I0(\up_raddr_int_reg[2]_rep_0 ),
        .I1(\up_raddr_int_reg[5]_0 [3]),
        .I2(\up_raddr_int_reg[3]_rep__0_n_0 ),
        .I3(\up_raddr_int_reg[0]_rep__0_n_0 ),
        .I4(\up_raddr_int_reg[1]_rep_0 ),
        .O(\up_rdata_int[0]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT4 #(
    .INIT(16'h0100)) 
    \up_rdata_int[0]_i_11 
       (.I0(\up_raddr_int_reg[0]_rep__0_n_0 ),
        .I1(\up_raddr_int_reg[3]_rep__0_n_0 ),
        .I2(\up_raddr_int_reg[5]_0 [3]),
        .I3(\up_raddr_int_reg[2]_rep_0 ),
        .O(\up_rdata_int[0]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    \up_rdata_int[0]_i_1__0 
       (.I0(\up_rdata_int[0]_i_2__0_n_0 ),
        .I1(up_timer_reg[0]),
        .I2(\up_rdata_int[0]_i_3__0_n_0 ),
        .I3(\up_rdata_int[0]_i_4_n_0 ),
        .I4(\up_rdata_int[0]_i_5_n_0 ),
        .O(\up_adc_start_code_reg[31] [0]));
  LUT6 #(
    .INIT(64'h000000F00A00000C)) 
    \up_rdata_int[0]_i_1__1 
       (.I0(\up_rdata_int_reg[3] [0]),
        .I1(\up_rdata_int_reg[6] [0]),
        .I2(\up_raddr_int_reg[0]_rep__0_n_0 ),
        .I3(\up_raddr_int_reg[1]_rep__1_0 ),
        .I4(\up_raddr_int_reg[2]_rep_0 ),
        .I5(\up_raddr_int_reg[3]_rep__0_n_0 ),
        .O(\up_raddr_int_reg[2]_rep_1 [0]));
  LUT6 #(
    .INIT(64'h000000F00A00000C)) 
    \up_rdata_int[0]_i_1__2 
       (.I0(\up_rdata_int_reg[3]_0 [0]),
        .I1(\up_rdata_int_reg[6]_0 [0]),
        .I2(\up_raddr_int_reg[0]_rep__0_n_0 ),
        .I3(\up_raddr_int_reg[1]_rep__1_0 ),
        .I4(\up_raddr_int_reg[2]_rep_0 ),
        .I5(\up_raddr_int_reg[3]_rep__0_n_0 ),
        .O(\up_raddr_int_reg[2]_rep_2 [0]));
  LUT6 #(
    .INIT(64'h000000F00A00000C)) 
    \up_rdata_int[0]_i_1__3 
       (.I0(\up_rdata_int_reg[3]_1 [0]),
        .I1(D[0]),
        .I2(\up_raddr_int_reg[0]_rep__0_n_0 ),
        .I3(\up_raddr_int_reg[1]_rep__1_0 ),
        .I4(\up_raddr_int_reg[2]_rep_0 ),
        .I5(\up_raddr_int_reg[3]_rep__0_n_0 ),
        .O(\up_raddr_int_reg[0]_rep__0_0 [0]));
  LUT6 #(
    .INIT(64'h000000F00A00000C)) 
    \up_rdata_int[0]_i_1__4 
       (.I0(\up_rdata_int_reg[3]_2 [0]),
        .I1(\up_rdata_int_reg[6]_1 [0]),
        .I2(\up_raddr_int_reg[0]_rep__0_n_0 ),
        .I3(\up_raddr_int_reg[1]_rep__1_0 ),
        .I4(\up_raddr_int_reg[2]_rep_0 ),
        .I5(\up_raddr_int_reg[3]_rep__0_n_0 ),
        .O(\up_raddr_int_reg[2]_rep_3 [0]));
  LUT6 #(
    .INIT(64'hAAAA0020AAAA002A)) 
    \up_rdata_int[0]_i_1__5 
       (.I0(up_rreq_s_12),
        .I1(\up_rdata_int[0]_i_2__3_n_0 ),
        .I2(\up_raddr_int_reg[5]_0 [1]),
        .I3(up_raddr_s[6]),
        .I4(\up_rdata_int[0]_i_3__1_n_0 ),
        .I5(\up_rdata_int[0]_i_4__1_n_0 ),
        .O(\up_timer_reg[31] [0]));
  LUT6 #(
    .INIT(64'h8088808080888088)) 
    \up_rdata_int[0]_i_1__6 
       (.I0(up_rreq_s_17),
        .I1(\up_rdata_int[0]_i_2__1_n_0 ),
        .I2(\up_rdata_int_reg[0] ),
        .I3(\up_rdata_int[0]_i_4__0_n_0 ),
        .I4(up_dac_iq_mode[0]),
        .I5(\up_raddr_int_reg[1]_rep__1_0 ),
        .O(\up_dac_pat_data_2_reg[15] [0]));
  LUT6 #(
    .INIT(64'h8088808080888088)) 
    \up_rdata_int[0]_i_1__7 
       (.I0(up_rreq_s_18),
        .I1(\up_rdata_int[0]_i_2__1_n_0 ),
        .I2(\up_rdata_int_reg[0]_0 ),
        .I3(\up_rdata_int[0]_i_4__0_n_0 ),
        .I4(up_dac_iq_mode_30[0]),
        .I5(\up_raddr_int_reg[1]_rep__1_0 ),
        .O(\up_dac_pat_data_2_reg[15]_0 [0]));
  LUT6 #(
    .INIT(64'h8088808080888088)) 
    \up_rdata_int[0]_i_1__8 
       (.I0(up_rreq_s_19),
        .I1(\up_rdata_int[0]_i_2__1_n_0 ),
        .I2(\up_rdata_int_reg[0]_1 ),
        .I3(\up_rdata_int[0]_i_4__0_n_0 ),
        .I4(up_dac_iq_mode_31[0]),
        .I5(\up_raddr_int_reg[1]_rep__1_0 ),
        .O(\up_dac_pat_data_2_reg[15]_1 [0]));
  LUT6 #(
    .INIT(64'h8080808088808888)) 
    \up_rdata_int[0]_i_1__9 
       (.I0(\up_rdata_int[0]_i_2__1_n_0 ),
        .I1(up_rreq_s_20),
        .I2(\up_rdata_int_reg[0]_2 ),
        .I3(up_dac_iq_mode_32[0]),
        .I4(\up_raddr_int_reg[1]_rep__1_0 ),
        .I5(\up_rdata_int[0]_i_4__0_n_0 ),
        .O(\up_dac_pat_data_2_reg[15]_2 [0]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \up_rdata_int[0]_i_2 
       (.I0(\up_rdata_int[4]_i_5_n_0 ),
        .I1(up_adc_drdata_s[0]),
        .I2(\up_rdata_int[4]_i_6_n_0 ),
        .I3(up_adc_drdata_s[5]),
        .I4(up_adc_drdata_s[10]),
        .I5(\up_rdata_int[4]_i_7_n_0 ),
        .O(\up_rdata_int[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0000A800)) 
    \up_rdata_int[0]_i_2__0 
       (.I0(\up_rdata_int[1]_i_2__1_n_0 ),
        .I1(data3[0]),
        .I2(\up_raddr_int_reg[5]_0 [3]),
        .I3(\up_raddr_int_reg[5]_0 [2]),
        .I4(up_raddr_s[6]),
        .I5(\up_rdata_int[0]_i_6_n_0 ),
        .O(\up_rdata_int[0]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \up_rdata_int[0]_i_2__1 
       (.I0(\up_raddr_int_reg[5]_0 [1]),
        .I1(\up_raddr_int_reg[2]_rep_0 ),
        .O(\up_rdata_int[0]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFBFF7B7BFFFF)) 
    \up_rdata_int[0]_i_2__3 
       (.I0(\up_raddr_int_reg[1]_rep_0 ),
        .I1(\up_rdata_int[0]_i_5__0_n_0 ),
        .I2(\up_raddr_int_reg[2]_rep_0 ),
        .I3(up_dac_sync_reg[15]),
        .I4(\up_raddr_int_reg[5]_0 [3]),
        .I5(\up_raddr_int_reg[5]_0 [2]),
        .O(\up_rdata_int[0]_i_2__3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \up_rdata_int[0]_i_3 
       (.I0(\up_rdata_int[4]_i_8_n_0 ),
        .I1(up_adc_drdata_s[15]),
        .I2(\up_rdata_int[4]_i_9_n_0 ),
        .I3(up_adc_drdata_s[20]),
        .I4(up_adc_drdata_s[25]),
        .I5(\up_rdata_int[4]_i_10_n_0 ),
        .O(\up_rdata_int[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000001000000000)) 
    \up_rdata_int[0]_i_3__0 
       (.I0(\up_raddr_int_reg[5]_0 [2]),
        .I1(\up_raddr_int_reg[0]_rep__0_n_0 ),
        .I2(\up_rdata_int[1]_i_6_n_0 ),
        .I3(\up_raddr_int_reg[2]_rep_0 ),
        .I4(\up_raddr_int_reg[1]_rep_0 ),
        .I5(up_raddr_s[6]),
        .O(\up_rdata_int[0]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000020000)) 
    \up_rdata_int[0]_i_3__1 
       (.I0(\up_rdata_int[1]_i_8_n_0 ),
        .I1(\up_raddr_int_reg[5]_0 [2]),
        .I2(\up_raddr_int_reg[5]_0 [1]),
        .I3(\up_raddr_int_reg[5]_0 [0]),
        .I4(up_timer_reg_29[0]),
        .I5(\up_rdata_int[0]_i_6__0_n_0 ),
        .O(\up_rdata_int[0]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \up_rdata_int[0]_i_4 
       (.I0(\up_rdata_int[31]_i_7_n_0 ),
        .I1(\up_rdata_int_reg[31]_1 [0]),
        .I2(\up_rdata_int[17]_i_4_n_0 ),
        .I3(up_adc_gpio_in[0]),
        .I4(up_adc_gpio_out[0]),
        .I5(\up_rdata_int[17]_i_3_n_0 ),
        .O(\up_rdata_int[0]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT3 #(
    .INIT(8'hF9)) 
    \up_rdata_int[0]_i_4__0 
       (.I0(\up_raddr_int_reg[5]_0 [0]),
        .I1(\up_raddr_int_reg[1]_rep__1_0 ),
        .I2(\up_raddr_int_reg[2]_rep_0 ),
        .O(\up_rdata_int[0]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hB888B8BBB8BBB8BB)) 
    \up_rdata_int[0]_i_4__1 
       (.I0(\up_rdata_int[0]_i_7__0_n_0 ),
        .I1(\up_raddr_int_reg[5]_0 [3]),
        .I2(\up_rdata_int_reg[0]_3 ),
        .I3(\up_raddr_int_reg[1]_rep_0 ),
        .I4(\up_raddr_int_reg[5]_0 [2]),
        .I5(\up_rdata_int_reg[0]_4 ),
        .O(\up_rdata_int[0]_i_4__1_n_0 ));
  LUT6 #(
    .INIT(64'hFEFFFEFEFEFEFEFE)) 
    \up_rdata_int[0]_i_5 
       (.I0(\up_rdata_int[0]_i_7_n_0 ),
        .I1(\up_rdata_int[0]_i_8_n_0 ),
        .I2(\up_rdata_int[0]_i_9_n_0 ),
        .I3(\up_rdata_int[24]_i_4__0_n_0 ),
        .I4(up_pps_irq_mask_reg),
        .I5(\up_rdata_int[0]_i_10_n_0 ),
        .O(\up_rdata_int[0]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hB833)) 
    \up_rdata_int[0]_i_5__0 
       (.I0(up_dac_gpio_out[0]),
        .I1(\up_raddr_int_reg[5]_0 [0]),
        .I2(up_dac_gpio_in[0]),
        .I3(\up_raddr_int_reg[1]_rep_0 ),
        .O(\up_rdata_int[0]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000C01000000)) 
    \up_rdata_int[0]_i_6 
       (.I0(\up_raddr_int_reg[2]_rep_0 ),
        .I1(\up_raddr_int_reg[1]_rep_0 ),
        .I2(\up_rdata_int[24]_i_4__0_n_0 ),
        .I3(\up_raddr_int_reg[5]_0 [3]),
        .I4(\up_raddr_int_reg[3]_rep__0_n_0 ),
        .I5(\up_raddr_int_reg[0]_rep__0_n_0 ),
        .O(\up_rdata_int[0]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \up_rdata_int[0]_i_6__0 
       (.I0(\up_raddr_int_reg[5]_0 [3]),
        .I1(up_raddr_s[6]),
        .O(\up_rdata_int[0]_i_6__0_n_0 ));
  LUT6 #(
    .INIT(64'h00F8008800000000)) 
    \up_rdata_int[0]_i_7 
       (.I0(\up_rdata_int[0]_i_11_n_0 ),
        .I1(\up_raddr_int_reg[5]_0 [2]),
        .I2(\up_rdata_int[24]_i_2__0_n_0 ),
        .I3(up_raddr_s[6]),
        .I4(\up_rdata_int[0]_i_5_0 ),
        .I5(\up_raddr_int_reg[1]_rep_0 ),
        .O(\up_rdata_int[0]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFDBDF)) 
    \up_rdata_int[0]_i_7__0 
       (.I0(\up_raddr_int_reg[5]_0 [0]),
        .I1(\up_raddr_int_reg[1]_rep_0 ),
        .I2(\up_raddr_int_reg[5]_0 [2]),
        .I3(up_status_unf),
        .I4(\up_raddr_int_reg[2]_rep_0 ),
        .O(\up_rdata_int[0]_i_7__0_n_0 ));
  LUT6 #(
    .INIT(64'h80808080FF808080)) 
    \up_rdata_int[0]_i_8 
       (.I0(\up_rdata_int[2]_i_6_n_0 ),
        .I1(\up_rdata_int[1]_i_6_n_0 ),
        .I2(\up_rdata_int_reg[31]_0 [0]),
        .I3(\up_rdata_int[19]_i_2_n_0 ),
        .I4(data2[0]),
        .I5(\up_rdata_int[24]_i_2__2_n_0 ),
        .O(\up_rdata_int[0]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000004000)) 
    \up_rdata_int[0]_i_9 
       (.I0(\up_rdata_int[24]_i_4__0_n_0 ),
        .I1(\up_raddr_int_reg[3]_rep__0_n_0 ),
        .I2(\up_raddr_int_reg[5]_0 [3]),
        .I3(\up_rdata_int_reg[31] [0]),
        .I4(\up_raddr_int_reg[1]_rep_0 ),
        .I5(\up_raddr_int_reg[2]_rep_0 ),
        .O(\up_rdata_int[0]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \up_rdata_int[10]_i_1 
       (.I0(\up_rdata_int[10]_i_2_n_0 ),
        .I1(\up_rdata_int[10]_i_3_n_0 ),
        .O(\up_adc_start_code_reg[31] [10]));
  LUT5 #(
    .INIT(32'h00010000)) 
    \up_rdata_int[10]_i_1__0 
       (.I0(\up_raddr_int_reg[3]_rep_n_0 ),
        .I1(up_raddr_s[2]),
        .I2(\up_raddr_int_reg[1]_rep_0 ),
        .I3(\up_raddr_int_reg[5]_0 [0]),
        .I4(p_0_in_22[0]),
        .O(\up_raddr_int_reg[2]_rep_1 [7]));
  LUT5 #(
    .INIT(32'h00010000)) 
    \up_rdata_int[10]_i_1__1 
       (.I0(\up_raddr_int_reg[3]_rep_n_0 ),
        .I1(up_raddr_s[2]),
        .I2(\up_raddr_int_reg[1]_rep_0 ),
        .I3(\up_raddr_int_reg[5]_0 [0]),
        .I4(p_0_in_23[0]),
        .O(\up_raddr_int_reg[2]_rep_2 [7]));
  LUT5 #(
    .INIT(32'h00010000)) 
    \up_rdata_int[10]_i_1__2 
       (.I0(\up_raddr_int_reg[3]_rep_n_0 ),
        .I1(up_raddr_s[2]),
        .I2(\up_raddr_int_reg[1]_rep_0 ),
        .I3(\up_raddr_int_reg[5]_0 [0]),
        .I4(p_0_in_24[0]),
        .O(\up_raddr_int_reg[0]_rep__0_0 [7]));
  LUT5 #(
    .INIT(32'h00010000)) 
    \up_rdata_int[10]_i_1__3 
       (.I0(\up_raddr_int_reg[3]_rep_n_0 ),
        .I1(up_raddr_s[2]),
        .I2(\up_raddr_int_reg[1]_rep_0 ),
        .I3(\up_raddr_int_reg[5]_0 [0]),
        .I4(p_0_in_25[0]),
        .O(\up_raddr_int_reg[2]_rep_3 [7]));
  LUT6 #(
    .INIT(64'h8A88AAAA8A888A88)) 
    \up_rdata_int[10]_i_1__4 
       (.I0(up_rreq_s_12),
        .I1(\up_rdata_int[10]_i_2__0_n_0 ),
        .I2(\up_rdata_int[31]_i_3__0_n_0 ),
        .I3(up_timer_reg_29[10]),
        .I4(\up_rdata_int[10]_i_3__0_n_0 ),
        .I5(\up_raddr_int_reg[0]_rep_0 ),
        .O(\up_timer_reg[31] [10]));
  LUT6 #(
    .INIT(64'h0000000000080000)) 
    \up_rdata_int[10]_i_1__5 
       (.I0(up_rreq_s_17),
        .I1(\up_rdata_int_reg[31]_4 [8]),
        .I2(\up_raddr_int_reg[1]_rep__0_n_0 ),
        .I3(\up_raddr_int_reg[0]_rep_0 ),
        .I4(up_raddr_s[2]),
        .I5(\up_raddr_int_reg[3]_rep_n_0 ),
        .O(\up_dac_pat_data_2_reg[15] [10]));
  LUT6 #(
    .INIT(64'h0000000000080000)) 
    \up_rdata_int[10]_i_1__6 
       (.I0(up_rreq_s_18),
        .I1(\up_rdata_int_reg[31]_5 [8]),
        .I2(\up_raddr_int_reg[1]_rep__0_n_0 ),
        .I3(\up_raddr_int_reg[0]_rep_0 ),
        .I4(up_raddr_s[2]),
        .I5(\up_raddr_int_reg[3]_rep_n_0 ),
        .O(\up_dac_pat_data_2_reg[15]_0 [10]));
  LUT6 #(
    .INIT(64'h0000000000080000)) 
    \up_rdata_int[10]_i_1__7 
       (.I0(up_rreq_s_19),
        .I1(\up_rdata_int_reg[31]_6 [8]),
        .I2(\up_raddr_int_reg[1]_rep__0_n_0 ),
        .I3(\up_raddr_int_reg[0]_rep_0 ),
        .I4(up_raddr_s[2]),
        .I5(\up_raddr_int_reg[3]_rep_n_0 ),
        .O(\up_dac_pat_data_2_reg[15]_1 [10]));
  LUT6 #(
    .INIT(64'h0000000000080000)) 
    \up_rdata_int[10]_i_1__8 
       (.I0(up_rreq_s_20),
        .I1(\up_rdata_int_reg[31]_7 [8]),
        .I2(\up_raddr_int_reg[1]_rep__0_n_0 ),
        .I3(\up_raddr_int_reg[0]_rep_0 ),
        .I4(up_raddr_s[2]),
        .I5(\up_raddr_int_reg[3]_rep_n_0 ),
        .O(\up_dac_pat_data_2_reg[15]_2 [10]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \up_rdata_int[10]_i_2 
       (.I0(\up_rdata_int[31]_i_5_n_0 ),
        .I1(\up_rdata_int_reg[31] [10]),
        .I2(\up_rdata_int[17]_i_4_n_0 ),
        .I3(up_adc_gpio_in[10]),
        .I4(up_adc_gpio_out[10]),
        .I5(\up_rdata_int[17]_i_3_n_0 ),
        .O(\up_rdata_int[10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0020222200200020)) 
    \up_rdata_int[10]_i_2__0 
       (.I0(\up_raddr_int_reg[1]_rep__0_n_0 ),
        .I1(\up_raddr_int_reg[0]_rep_0 ),
        .I2(up_dac_gpio_in[10]),
        .I3(\up_rdata_int[31]_i_6__0_n_0 ),
        .I4(\up_rdata_int[31]_i_7__0_n_0 ),
        .I5(\up_rdata_int_reg[31]_3 [9]),
        .O(\up_rdata_int[10]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \up_rdata_int[10]_i_3 
       (.I0(\up_rdata_int[0]_i_3__0_n_0 ),
        .I1(up_timer_reg[10]),
        .I2(\up_rdata_int[31]_i_6_n_0 ),
        .I3(\up_rdata_int_reg[31]_0 [10]),
        .I4(\up_rdata_int_reg[31]_1 [10]),
        .I5(\up_rdata_int[31]_i_7_n_0 ),
        .O(\up_rdata_int[10]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hA02AAA2AAAAAAAAA)) 
    \up_rdata_int[10]_i_3__0 
       (.I0(\up_rdata_int[10]_i_4_n_0 ),
        .I1(up_dac_sync_reg[8]),
        .I2(\up_raddr_int_reg[5]_0 [2]),
        .I3(\up_raddr_int_reg[5]_0 [3]),
        .I4(up_dac_gpio_out[9]),
        .I5(\up_rdata_int[15]_i_5_n_0 ),
        .O(\up_rdata_int[10]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFBFFFFFFFF)) 
    \up_rdata_int[10]_i_4 
       (.I0(\up_raddr_int_reg[1]_rep_0 ),
        .I1(\up_raddr_int_reg[2]_rep_0 ),
        .I2(\up_raddr_int_reg[5]_0 [1]),
        .I3(\up_raddr_int_reg[5]_0 [3]),
        .I4(\up_rdata_int[24]_i_2__2_n_0 ),
        .I5(\up_rdata_int_reg[31]_2 [9]),
        .O(\up_rdata_int[10]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF0200)) 
    \up_rdata_int[11]_i_1 
       (.I0(\up_rdata_int[24]_i_2__0_n_0 ),
        .I1(\up_raddr_int_reg[5]_0 [2]),
        .I2(up_raddr_s[6]),
        .I3(\up_raddr_int_reg[1]_rep_0 ),
        .I4(\up_rdata_int[11]_i_2_n_0 ),
        .I5(\up_rdata_int[11]_i_3_n_0 ),
        .O(\up_adc_start_code_reg[31] [11]));
  LUT5 #(
    .INIT(32'h00010000)) 
    \up_rdata_int[11]_i_1__0 
       (.I0(\up_raddr_int_reg[3]_rep__0_n_0 ),
        .I1(\up_raddr_int_reg[2]_rep_0 ),
        .I2(\up_raddr_int_reg[1]_rep_0 ),
        .I3(\up_raddr_int_reg[0]_rep__0_n_0 ),
        .I4(up_adc_lb_enb),
        .O(\up_raddr_int_reg[2]_rep_1 [8]));
  LUT5 #(
    .INIT(32'h00010000)) 
    \up_rdata_int[11]_i_1__1 
       (.I0(\up_raddr_int_reg[3]_rep__0_n_0 ),
        .I1(\up_raddr_int_reg[2]_rep_0 ),
        .I2(\up_raddr_int_reg[1]_rep_0 ),
        .I3(\up_raddr_int_reg[0]_rep__0_n_0 ),
        .I4(up_adc_lb_enb_26),
        .O(\up_raddr_int_reg[2]_rep_2 [8]));
  LUT5 #(
    .INIT(32'h00010000)) 
    \up_rdata_int[11]_i_1__2 
       (.I0(\up_raddr_int_reg[3]_rep__0_n_0 ),
        .I1(\up_raddr_int_reg[2]_rep_0 ),
        .I2(\up_raddr_int_reg[1]_rep_0 ),
        .I3(\up_raddr_int_reg[0]_rep__0_n_0 ),
        .I4(up_adc_lb_enb_27),
        .O(\up_raddr_int_reg[0]_rep__0_0 [8]));
  LUT5 #(
    .INIT(32'h00010000)) 
    \up_rdata_int[11]_i_1__3 
       (.I0(\up_raddr_int_reg[3]_rep__0_n_0 ),
        .I1(\up_raddr_int_reg[2]_rep_0 ),
        .I2(\up_raddr_int_reg[1]_rep_0 ),
        .I3(\up_raddr_int_reg[0]_rep__0_n_0 ),
        .I4(up_adc_lb_enb_28),
        .O(\up_raddr_int_reg[2]_rep_3 [8]));
  LUT6 #(
    .INIT(64'h20AA2020AAAAAAAA)) 
    \up_rdata_int[11]_i_1__4 
       (.I0(up_rreq_s_12),
        .I1(\up_rdata_int[11]_i_2__0_n_0 ),
        .I2(\up_rdata_int[11]_i_3__0_n_0 ),
        .I3(\up_rdata_int[31]_i_3__0_n_0 ),
        .I4(up_timer_reg_29[11]),
        .I5(\up_rdata_int[11]_i_4_n_0 ),
        .O(\up_timer_reg[31] [11]));
  LUT6 #(
    .INIT(64'h0000000000080000)) 
    \up_rdata_int[11]_i_1__5 
       (.I0(up_rreq_s_17),
        .I1(\up_rdata_int_reg[31]_4 [9]),
        .I2(\up_raddr_int_reg[1]_rep__0_n_0 ),
        .I3(\up_raddr_int_reg[0]_rep_0 ),
        .I4(\up_raddr_int_reg[2]_rep_0 ),
        .I5(\up_raddr_int_reg[3]_rep_n_0 ),
        .O(\up_dac_pat_data_2_reg[15] [11]));
  LUT6 #(
    .INIT(64'h0000000000080000)) 
    \up_rdata_int[11]_i_1__6 
       (.I0(up_rreq_s_18),
        .I1(\up_rdata_int_reg[31]_5 [9]),
        .I2(\up_raddr_int_reg[1]_rep__0_n_0 ),
        .I3(\up_raddr_int_reg[0]_rep_0 ),
        .I4(\up_raddr_int_reg[2]_rep_0 ),
        .I5(\up_raddr_int_reg[3]_rep_n_0 ),
        .O(\up_dac_pat_data_2_reg[15]_0 [11]));
  LUT6 #(
    .INIT(64'h0000000000080000)) 
    \up_rdata_int[11]_i_1__7 
       (.I0(up_rreq_s_19),
        .I1(\up_rdata_int_reg[31]_6 [9]),
        .I2(\up_raddr_int_reg[1]_rep__0_n_0 ),
        .I3(\up_raddr_int_reg[0]_rep_0 ),
        .I4(\up_raddr_int_reg[2]_rep_0 ),
        .I5(\up_raddr_int_reg[3]_rep_n_0 ),
        .O(\up_dac_pat_data_2_reg[15]_1 [11]));
  LUT6 #(
    .INIT(64'h0000000000080000)) 
    \up_rdata_int[11]_i_1__8 
       (.I0(up_rreq_s_20),
        .I1(\up_rdata_int_reg[31]_7 [9]),
        .I2(\up_raddr_int_reg[1]_rep__0_n_0 ),
        .I3(\up_raddr_int_reg[0]_rep_0 ),
        .I4(\up_raddr_int_reg[2]_rep_0 ),
        .I5(\up_raddr_int_reg[3]_rep_n_0 ),
        .O(\up_dac_pat_data_2_reg[15]_2 [11]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \up_rdata_int[11]_i_2 
       (.I0(\up_rdata_int[31]_i_5_n_0 ),
        .I1(\up_rdata_int_reg[31] [11]),
        .I2(\up_rdata_int[17]_i_4_n_0 ),
        .I3(up_adc_gpio_in[11]),
        .I4(up_adc_gpio_out[11]),
        .I5(\up_rdata_int[17]_i_3_n_0 ),
        .O(\up_rdata_int[11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0D0DFF0D)) 
    \up_rdata_int[11]_i_2__0 
       (.I0(\up_rdata_int_reg[31]_2 [10]),
        .I1(\up_rdata_int[11]_i_5_n_0 ),
        .I2(\up_raddr_int_reg[1]_rep__0_n_0 ),
        .I3(\up_raddr_int_reg[5]_0 [3]),
        .I4(up_dac_gpio_out[10]),
        .I5(\up_rdata_int[11]_i_6_n_0 ),
        .O(\up_rdata_int[11]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \up_rdata_int[11]_i_3 
       (.I0(\up_rdata_int[0]_i_3__0_n_0 ),
        .I1(up_timer_reg[11]),
        .I2(\up_rdata_int[31]_i_6_n_0 ),
        .I3(\up_rdata_int_reg[31]_0 [11]),
        .I4(\up_rdata_int_reg[31]_1 [11]),
        .I5(\up_rdata_int[31]_i_7_n_0 ),
        .O(\up_rdata_int[11]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h09100900FFFFFFFF)) 
    \up_rdata_int[11]_i_3__0 
       (.I0(\up_raddr_int_reg[5]_0 [3]),
        .I1(\up_raddr_int_reg[5]_0 [1]),
        .I2(\up_raddr_int_reg[5]_0 [2]),
        .I3(\up_raddr_int_reg[2]_rep_0 ),
        .I4(up_dac_sync_reg[9]),
        .I5(\up_raddr_int_reg[1]_rep__0_n_0 ),
        .O(\up_rdata_int[11]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFDFDDDDFFDFFFDF)) 
    \up_rdata_int[11]_i_4 
       (.I0(\up_raddr_int_reg[1]_rep__0_n_0 ),
        .I1(\up_raddr_int_reg[0]_rep_0 ),
        .I2(up_dac_gpio_in[11]),
        .I3(\up_rdata_int[31]_i_6__0_n_0 ),
        .I4(\up_rdata_int[31]_i_7__0_n_0 ),
        .I5(\up_rdata_int_reg[31]_3 [10]),
        .O(\up_rdata_int[11]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT4 #(
    .INIT(16'hFFDF)) 
    \up_rdata_int[11]_i_5 
       (.I0(\up_raddr_int_reg[2]_rep_0 ),
        .I1(\up_raddr_int_reg[5]_0 [1]),
        .I2(\up_raddr_int_reg[5]_0 [2]),
        .I3(\up_raddr_int_reg[5]_0 [3]),
        .O(\up_rdata_int[11]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \up_rdata_int[11]_i_6 
       (.I0(up_raddr_s[6]),
        .I1(\up_raddr_int_reg[0]_rep_0 ),
        .O(\up_rdata_int[11]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \up_rdata_int[12]_i_1 
       (.I0(\up_rdata_int[12]_i_2_n_0 ),
        .I1(\up_rdata_int[12]_i_3_n_0 ),
        .O(\up_adc_start_code_reg[31] [12]));
  LUT6 #(
    .INIT(64'h8A88AAAA8A888A88)) 
    \up_rdata_int[12]_i_1__0 
       (.I0(up_rreq_s_12),
        .I1(\up_rdata_int[12]_i_2__0_n_0 ),
        .I2(\up_rdata_int[31]_i_3__0_n_0 ),
        .I3(up_timer_reg_29[12]),
        .I4(\up_rdata_int[12]_i_3__0_n_0 ),
        .I5(\up_raddr_int_reg[0]_rep_0 ),
        .O(\up_timer_reg[31] [12]));
  LUT6 #(
    .INIT(64'h00000000000008A0)) 
    \up_rdata_int[12]_i_1__1 
       (.I0(up_rreq_s_17),
        .I1(\up_rdata_int_reg[31]_4 [10]),
        .I2(\up_raddr_int_reg[3]_rep_n_0 ),
        .I3(\up_raddr_int_reg[2]_rep_0 ),
        .I4(\up_raddr_int_reg[0]_rep_0 ),
        .I5(\up_raddr_int_reg[1]_rep__0_n_0 ),
        .O(\up_dac_pat_data_2_reg[15] [12]));
  LUT6 #(
    .INIT(64'h00000000000008A0)) 
    \up_rdata_int[12]_i_1__2 
       (.I0(up_rreq_s_18),
        .I1(\up_rdata_int_reg[31]_5 [10]),
        .I2(\up_raddr_int_reg[3]_rep_n_0 ),
        .I3(\up_raddr_int_reg[2]_rep_0 ),
        .I4(\up_raddr_int_reg[0]_rep_0 ),
        .I5(\up_raddr_int_reg[1]_rep__0_n_0 ),
        .O(\up_dac_pat_data_2_reg[15]_0 [12]));
  LUT6 #(
    .INIT(64'h00000000000008A0)) 
    \up_rdata_int[12]_i_1__3 
       (.I0(up_rreq_s_19),
        .I1(\up_rdata_int_reg[31]_6 [10]),
        .I2(\up_raddr_int_reg[3]_rep_n_0 ),
        .I3(\up_raddr_int_reg[2]_rep_0 ),
        .I4(\up_raddr_int_reg[0]_rep_0 ),
        .I5(\up_raddr_int_reg[1]_rep__0_n_0 ),
        .O(\up_dac_pat_data_2_reg[15]_1 [12]));
  LUT6 #(
    .INIT(64'h00000000000008A0)) 
    \up_rdata_int[12]_i_1__4 
       (.I0(up_rreq_s_20),
        .I1(\up_rdata_int_reg[31]_7 [10]),
        .I2(\up_raddr_int_reg[3]_rep_n_0 ),
        .I3(\up_raddr_int_reg[2]_rep_0 ),
        .I4(\up_raddr_int_reg[0]_rep_0 ),
        .I5(\up_raddr_int_reg[1]_rep__0_n_0 ),
        .O(\up_dac_pat_data_2_reg[15]_2 [12]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \up_rdata_int[12]_i_2 
       (.I0(\up_rdata_int[31]_i_5_n_0 ),
        .I1(\up_rdata_int_reg[31] [12]),
        .I2(\up_rdata_int[17]_i_4_n_0 ),
        .I3(up_adc_gpio_in[12]),
        .I4(up_adc_gpio_out[12]),
        .I5(\up_rdata_int[17]_i_3_n_0 ),
        .O(\up_rdata_int[12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0020222200200020)) 
    \up_rdata_int[12]_i_2__0 
       (.I0(\up_raddr_int_reg[1]_rep__0_n_0 ),
        .I1(\up_raddr_int_reg[0]_rep_0 ),
        .I2(up_dac_gpio_in[12]),
        .I3(\up_rdata_int[31]_i_6__0_n_0 ),
        .I4(\up_rdata_int[31]_i_7__0_n_0 ),
        .I5(\up_rdata_int_reg[31]_3 [11]),
        .O(\up_rdata_int[12]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \up_rdata_int[12]_i_3 
       (.I0(\up_rdata_int[0]_i_3__0_n_0 ),
        .I1(up_timer_reg[12]),
        .I2(\up_rdata_int[31]_i_6_n_0 ),
        .I3(\up_rdata_int_reg[31]_0 [12]),
        .I4(\up_rdata_int_reg[31]_1 [12]),
        .I5(\up_rdata_int[31]_i_7_n_0 ),
        .O(\up_rdata_int[12]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hA02AAA2AAAAAAAAA)) 
    \up_rdata_int[12]_i_3__0 
       (.I0(\up_rdata_int[12]_i_4_n_0 ),
        .I1(up_dac_sync_reg[10]),
        .I2(\up_raddr_int_reg[5]_0 [2]),
        .I3(\up_raddr_int_reg[5]_0 [3]),
        .I4(up_dac_gpio_out[11]),
        .I5(\up_rdata_int[15]_i_5_n_0 ),
        .O(\up_rdata_int[12]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFBFFFFFFFF)) 
    \up_rdata_int[12]_i_4 
       (.I0(\up_raddr_int_reg[1]_rep_0 ),
        .I1(\up_raddr_int_reg[2]_rep_0 ),
        .I2(\up_raddr_int_reg[5]_0 [1]),
        .I3(\up_raddr_int_reg[5]_0 [3]),
        .I4(\up_rdata_int[24]_i_2__2_n_0 ),
        .I5(\up_rdata_int_reg[31]_2 [11]),
        .O(\up_rdata_int[12]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \up_rdata_int[13]_i_1 
       (.I0(\up_rdata_int[13]_i_2_n_0 ),
        .I1(\up_rdata_int[13]_i_3_n_0 ),
        .O(\up_adc_start_code_reg[31] [13]));
  LUT6 #(
    .INIT(64'h8A88AAAA8A888A88)) 
    \up_rdata_int[13]_i_1__0 
       (.I0(up_rreq_s_12),
        .I1(\up_rdata_int[13]_i_2__0_n_0 ),
        .I2(\up_rdata_int[31]_i_3__0_n_0 ),
        .I3(up_timer_reg_29[13]),
        .I4(\up_rdata_int[13]_i_3__0_n_0 ),
        .I5(\up_raddr_int_reg[0]_rep_0 ),
        .O(\up_timer_reg[31] [13]));
  LUT6 #(
    .INIT(64'h0000000000080000)) 
    \up_rdata_int[13]_i_1__1 
       (.I0(up_rreq_s_17),
        .I1(\up_rdata_int_reg[31]_4 [11]),
        .I2(\up_raddr_int_reg[1]_rep__0_n_0 ),
        .I3(\up_raddr_int_reg[0]_rep_0 ),
        .I4(up_raddr_s[2]),
        .I5(\up_raddr_int_reg[3]_rep_n_0 ),
        .O(\up_dac_pat_data_2_reg[15] [13]));
  LUT6 #(
    .INIT(64'h0000000000080000)) 
    \up_rdata_int[13]_i_1__2 
       (.I0(up_rreq_s_18),
        .I1(\up_rdata_int_reg[31]_5 [11]),
        .I2(\up_raddr_int_reg[1]_rep__0_n_0 ),
        .I3(\up_raddr_int_reg[0]_rep_0 ),
        .I4(up_raddr_s[2]),
        .I5(\up_raddr_int_reg[3]_rep_n_0 ),
        .O(\up_dac_pat_data_2_reg[15]_0 [13]));
  LUT6 #(
    .INIT(64'h0000000000080000)) 
    \up_rdata_int[13]_i_1__3 
       (.I0(up_rreq_s_19),
        .I1(\up_rdata_int_reg[31]_6 [11]),
        .I2(\up_raddr_int_reg[1]_rep__0_n_0 ),
        .I3(\up_raddr_int_reg[0]_rep_0 ),
        .I4(up_raddr_s[2]),
        .I5(\up_raddr_int_reg[3]_rep_n_0 ),
        .O(\up_dac_pat_data_2_reg[15]_1 [13]));
  LUT6 #(
    .INIT(64'h0000000000080000)) 
    \up_rdata_int[13]_i_1__4 
       (.I0(up_rreq_s_20),
        .I1(\up_rdata_int_reg[31]_7 [11]),
        .I2(\up_raddr_int_reg[1]_rep__0_n_0 ),
        .I3(\up_raddr_int_reg[0]_rep_0 ),
        .I4(up_raddr_s[2]),
        .I5(\up_raddr_int_reg[3]_rep_n_0 ),
        .O(\up_dac_pat_data_2_reg[15]_2 [13]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \up_rdata_int[13]_i_2 
       (.I0(\up_rdata_int[31]_i_5_n_0 ),
        .I1(\up_rdata_int_reg[31] [13]),
        .I2(\up_rdata_int[17]_i_4_n_0 ),
        .I3(up_adc_gpio_in[13]),
        .I4(up_adc_gpio_out[13]),
        .I5(\up_rdata_int[17]_i_3_n_0 ),
        .O(\up_rdata_int[13]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0020222200200020)) 
    \up_rdata_int[13]_i_2__0 
       (.I0(\up_raddr_int_reg[1]_rep__0_n_0 ),
        .I1(\up_raddr_int_reg[0]_rep_0 ),
        .I2(up_dac_gpio_in[13]),
        .I3(\up_rdata_int[31]_i_6__0_n_0 ),
        .I4(\up_rdata_int[31]_i_7__0_n_0 ),
        .I5(\up_rdata_int_reg[31]_3 [12]),
        .O(\up_rdata_int[13]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \up_rdata_int[13]_i_3 
       (.I0(\up_rdata_int[0]_i_3__0_n_0 ),
        .I1(up_timer_reg[13]),
        .I2(\up_rdata_int[31]_i_6_n_0 ),
        .I3(\up_rdata_int_reg[31]_0 [13]),
        .I4(\up_rdata_int_reg[31]_1 [13]),
        .I5(\up_rdata_int[31]_i_7_n_0 ),
        .O(\up_rdata_int[13]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hA02AAA2AAAAAAAAA)) 
    \up_rdata_int[13]_i_3__0 
       (.I0(\up_rdata_int[13]_i_4_n_0 ),
        .I1(up_dac_sync_reg[11]),
        .I2(\up_raddr_int_reg[5]_0 [2]),
        .I3(\up_raddr_int_reg[5]_0 [3]),
        .I4(up_dac_gpio_out[12]),
        .I5(\up_rdata_int[15]_i_5_n_0 ),
        .O(\up_rdata_int[13]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFBFFFFFFFF)) 
    \up_rdata_int[13]_i_4 
       (.I0(\up_raddr_int_reg[1]_rep_0 ),
        .I1(\up_raddr_int_reg[2]_rep_0 ),
        .I2(\up_raddr_int_reg[5]_0 [1]),
        .I3(\up_raddr_int_reg[5]_0 [3]),
        .I4(\up_rdata_int[24]_i_2__2_n_0 ),
        .I5(\up_rdata_int_reg[31]_2 [12]),
        .O(\up_rdata_int[13]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \up_rdata_int[14]_i_1 
       (.I0(\up_rdata_int[14]_i_2_n_0 ),
        .I1(\up_rdata_int[14]_i_3_n_0 ),
        .O(\up_adc_start_code_reg[31] [14]));
  LUT6 #(
    .INIT(64'h8A88AAAA8A888A88)) 
    \up_rdata_int[14]_i_1__0 
       (.I0(up_rreq_s_12),
        .I1(\up_rdata_int[14]_i_2__0_n_0 ),
        .I2(\up_rdata_int[31]_i_3__0_n_0 ),
        .I3(up_timer_reg_29[14]),
        .I4(\up_rdata_int[14]_i_3__0_n_0 ),
        .I5(\up_raddr_int_reg[0]_rep_0 ),
        .O(\up_timer_reg[31] [14]));
  LUT6 #(
    .INIT(64'h0000000000080000)) 
    \up_rdata_int[14]_i_1__1 
       (.I0(up_rreq_s_17),
        .I1(\up_rdata_int_reg[31]_4 [12]),
        .I2(\up_raddr_int_reg[1]_rep__0_n_0 ),
        .I3(\up_raddr_int_reg[0]_rep_0 ),
        .I4(up_raddr_s[2]),
        .I5(\up_raddr_int_reg[3]_rep_n_0 ),
        .O(\up_dac_pat_data_2_reg[15] [14]));
  LUT6 #(
    .INIT(64'h0000000000080000)) 
    \up_rdata_int[14]_i_1__2 
       (.I0(up_rreq_s_18),
        .I1(\up_rdata_int_reg[31]_5 [12]),
        .I2(\up_raddr_int_reg[1]_rep__0_n_0 ),
        .I3(\up_raddr_int_reg[0]_rep_0 ),
        .I4(up_raddr_s[2]),
        .I5(\up_raddr_int_reg[3]_rep_n_0 ),
        .O(\up_dac_pat_data_2_reg[15]_0 [14]));
  LUT6 #(
    .INIT(64'h0000000000080000)) 
    \up_rdata_int[14]_i_1__3 
       (.I0(up_rreq_s_19),
        .I1(\up_rdata_int_reg[31]_6 [12]),
        .I2(\up_raddr_int_reg[1]_rep__0_n_0 ),
        .I3(\up_raddr_int_reg[0]_rep_0 ),
        .I4(up_raddr_s[2]),
        .I5(\up_raddr_int_reg[3]_rep_n_0 ),
        .O(\up_dac_pat_data_2_reg[15]_1 [14]));
  LUT6 #(
    .INIT(64'h0000000000080000)) 
    \up_rdata_int[14]_i_1__4 
       (.I0(up_rreq_s_20),
        .I1(\up_rdata_int_reg[31]_7 [12]),
        .I2(\up_raddr_int_reg[1]_rep__0_n_0 ),
        .I3(\up_raddr_int_reg[0]_rep_0 ),
        .I4(up_raddr_s[2]),
        .I5(\up_raddr_int_reg[3]_rep_n_0 ),
        .O(\up_dac_pat_data_2_reg[15]_2 [14]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \up_rdata_int[14]_i_2 
       (.I0(\up_rdata_int[31]_i_5_n_0 ),
        .I1(\up_rdata_int_reg[31] [14]),
        .I2(\up_rdata_int[17]_i_4_n_0 ),
        .I3(up_adc_gpio_in[14]),
        .I4(up_adc_gpio_out[14]),
        .I5(\up_rdata_int[17]_i_3_n_0 ),
        .O(\up_rdata_int[14]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0020222200200020)) 
    \up_rdata_int[14]_i_2__0 
       (.I0(\up_raddr_int_reg[1]_rep__0_n_0 ),
        .I1(\up_raddr_int_reg[0]_rep_0 ),
        .I2(up_dac_gpio_in[14]),
        .I3(\up_rdata_int[31]_i_6__0_n_0 ),
        .I4(\up_rdata_int[31]_i_7__0_n_0 ),
        .I5(\up_rdata_int_reg[31]_3 [13]),
        .O(\up_rdata_int[14]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \up_rdata_int[14]_i_3 
       (.I0(\up_rdata_int[0]_i_3__0_n_0 ),
        .I1(up_timer_reg[14]),
        .I2(\up_rdata_int[31]_i_6_n_0 ),
        .I3(\up_rdata_int_reg[31]_0 [14]),
        .I4(\up_rdata_int_reg[31]_1 [14]),
        .I5(\up_rdata_int[31]_i_7_n_0 ),
        .O(\up_rdata_int[14]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hA02AAA2AAAAAAAAA)) 
    \up_rdata_int[14]_i_3__0 
       (.I0(\up_rdata_int[14]_i_4_n_0 ),
        .I1(up_dac_sync_reg[12]),
        .I2(\up_raddr_int_reg[5]_0 [2]),
        .I3(\up_raddr_int_reg[5]_0 [3]),
        .I4(up_dac_gpio_out[13]),
        .I5(\up_rdata_int[15]_i_5_n_0 ),
        .O(\up_rdata_int[14]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFBFFFFFFFF)) 
    \up_rdata_int[14]_i_4 
       (.I0(\up_raddr_int_reg[1]_rep_0 ),
        .I1(\up_raddr_int_reg[2]_rep_0 ),
        .I2(\up_raddr_int_reg[5]_0 [1]),
        .I3(\up_raddr_int_reg[5]_0 [3]),
        .I4(\up_rdata_int[24]_i_2__2_n_0 ),
        .I5(\up_rdata_int_reg[31]_2 [13]),
        .O(\up_rdata_int[14]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \up_rdata_int[15]_i_1 
       (.I0(\up_rdata_int[15]_i_2_n_0 ),
        .I1(\up_rdata_int[15]_i_3_n_0 ),
        .O(\up_adc_start_code_reg[31] [15]));
  LUT6 #(
    .INIT(64'h8A88AAAA8A888A88)) 
    \up_rdata_int[15]_i_1__0 
       (.I0(up_rreq_s_12),
        .I1(\up_rdata_int[15]_i_2__0_n_0 ),
        .I2(\up_rdata_int[31]_i_3__0_n_0 ),
        .I3(up_timer_reg_29[15]),
        .I4(\up_rdata_int[15]_i_3__0_n_0 ),
        .I5(\up_raddr_int_reg[0]_rep_0 ),
        .O(\up_timer_reg[31] [15]));
  LUT6 #(
    .INIT(64'h0000000000080000)) 
    \up_rdata_int[15]_i_1__1 
       (.I0(up_rreq_s_17),
        .I1(\up_rdata_int_reg[31]_4 [13]),
        .I2(\up_raddr_int_reg[1]_rep__0_n_0 ),
        .I3(\up_raddr_int_reg[0]_rep_0 ),
        .I4(up_raddr_s[2]),
        .I5(\up_raddr_int_reg[3]_rep_n_0 ),
        .O(\up_dac_pat_data_2_reg[15] [15]));
  LUT6 #(
    .INIT(64'h0000000000080000)) 
    \up_rdata_int[15]_i_1__2 
       (.I0(up_rreq_s_18),
        .I1(\up_rdata_int_reg[31]_5 [13]),
        .I2(\up_raddr_int_reg[1]_rep__0_n_0 ),
        .I3(\up_raddr_int_reg[0]_rep_0 ),
        .I4(up_raddr_s[2]),
        .I5(\up_raddr_int_reg[3]_rep_n_0 ),
        .O(\up_dac_pat_data_2_reg[15]_0 [15]));
  LUT6 #(
    .INIT(64'h0000000000080000)) 
    \up_rdata_int[15]_i_1__3 
       (.I0(up_rreq_s_19),
        .I1(\up_rdata_int_reg[31]_6 [13]),
        .I2(\up_raddr_int_reg[1]_rep__0_n_0 ),
        .I3(\up_raddr_int_reg[0]_rep_0 ),
        .I4(up_raddr_s[2]),
        .I5(\up_raddr_int_reg[3]_rep_n_0 ),
        .O(\up_dac_pat_data_2_reg[15]_1 [15]));
  LUT6 #(
    .INIT(64'h0000000000080000)) 
    \up_rdata_int[15]_i_1__4 
       (.I0(up_rreq_s_20),
        .I1(\up_rdata_int_reg[31]_7 [13]),
        .I2(\up_raddr_int_reg[1]_rep__0_n_0 ),
        .I3(\up_raddr_int_reg[0]_rep_0 ),
        .I4(up_raddr_s[2]),
        .I5(\up_raddr_int_reg[3]_rep_n_0 ),
        .O(\up_dac_pat_data_2_reg[15]_2 [15]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \up_rdata_int[15]_i_2 
       (.I0(\up_rdata_int[31]_i_5_n_0 ),
        .I1(\up_rdata_int_reg[31] [15]),
        .I2(\up_rdata_int[17]_i_4_n_0 ),
        .I3(up_adc_gpio_in[15]),
        .I4(up_adc_gpio_out[15]),
        .I5(\up_rdata_int[17]_i_3_n_0 ),
        .O(\up_rdata_int[15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0020222200200020)) 
    \up_rdata_int[15]_i_2__0 
       (.I0(\up_raddr_int_reg[1]_rep__0_n_0 ),
        .I1(\up_raddr_int_reg[0]_rep_0 ),
        .I2(up_dac_gpio_in[15]),
        .I3(\up_rdata_int[31]_i_6__0_n_0 ),
        .I4(\up_rdata_int[31]_i_7__0_n_0 ),
        .I5(\up_rdata_int_reg[31]_3 [14]),
        .O(\up_rdata_int[15]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \up_rdata_int[15]_i_3 
       (.I0(\up_rdata_int[0]_i_3__0_n_0 ),
        .I1(up_timer_reg[15]),
        .I2(\up_rdata_int[31]_i_6_n_0 ),
        .I3(\up_rdata_int_reg[31]_0 [15]),
        .I4(\up_rdata_int_reg[31]_1 [15]),
        .I5(\up_rdata_int[31]_i_7_n_0 ),
        .O(\up_rdata_int[15]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hA02AAA2AAAAAAAAA)) 
    \up_rdata_int[15]_i_3__0 
       (.I0(\up_rdata_int[15]_i_4_n_0 ),
        .I1(up_dac_sync_reg[13]),
        .I2(\up_raddr_int_reg[5]_0 [2]),
        .I3(\up_raddr_int_reg[5]_0 [3]),
        .I4(up_dac_gpio_out[14]),
        .I5(\up_rdata_int[15]_i_5_n_0 ),
        .O(\up_rdata_int[15]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFBFFFFFFFF)) 
    \up_rdata_int[15]_i_4 
       (.I0(\up_raddr_int_reg[1]_rep__0_n_0 ),
        .I1(\up_raddr_int_reg[2]_rep_0 ),
        .I2(\up_raddr_int_reg[5]_0 [1]),
        .I3(\up_raddr_int_reg[5]_0 [3]),
        .I4(\up_rdata_int[24]_i_2__2_n_0 ),
        .I5(\up_rdata_int_reg[31]_2 [14]),
        .O(\up_rdata_int[15]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT5 #(
    .INIT(32'h02000020)) 
    \up_rdata_int[15]_i_5 
       (.I0(\up_raddr_int_reg[1]_rep__0_n_0 ),
        .I1(up_raddr_s[6]),
        .I2(\up_raddr_int_reg[5]_0 [2]),
        .I3(\up_raddr_int_reg[5]_0 [1]),
        .I4(\up_raddr_int_reg[2]_rep_0 ),
        .O(\up_rdata_int[15]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF0200)) 
    \up_rdata_int[16]_i_1 
       (.I0(\up_rdata_int[24]_i_2__0_n_0 ),
        .I1(\up_raddr_int_reg[5]_0 [2]),
        .I2(up_raddr_s[6]),
        .I3(\up_raddr_int_reg[1]_rep_0 ),
        .I4(\up_rdata_int[16]_i_2_n_0 ),
        .I5(\up_rdata_int[16]_i_3_n_0 ),
        .O(\up_adc_start_code_reg[31] [16]));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT5 #(
    .INIT(32'h000C2000)) 
    \up_rdata_int[16]_i_1__0 
       (.I0(\up_rdata_int_reg[19] [0]),
        .I1(\up_raddr_int_reg[3]_rep__0_n_0 ),
        .I2(\up_raddr_int_reg[2]_rep_0 ),
        .I3(\up_raddr_int_reg[1]_rep_0 ),
        .I4(\up_raddr_int_reg[0]_rep__0_n_0 ),
        .O(\up_raddr_int_reg[2]_rep_1 [9]));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT5 #(
    .INIT(32'h000C2000)) 
    \up_rdata_int[16]_i_1__1 
       (.I0(\up_rdata_int_reg[19]_0 [0]),
        .I1(\up_raddr_int_reg[3]_rep__0_n_0 ),
        .I2(\up_raddr_int_reg[2]_rep_0 ),
        .I3(\up_raddr_int_reg[1]_rep_0 ),
        .I4(\up_raddr_int_reg[0]_rep__0_n_0 ),
        .O(\up_raddr_int_reg[2]_rep_2 [9]));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT5 #(
    .INIT(32'h000C2000)) 
    \up_rdata_int[16]_i_1__2 
       (.I0(\up_rdata_int_reg[19]_1 [0]),
        .I1(\up_raddr_int_reg[3]_rep__0_n_0 ),
        .I2(\up_raddr_int_reg[2]_rep_0 ),
        .I3(\up_raddr_int_reg[1]_rep_0 ),
        .I4(\up_raddr_int_reg[0]_rep__0_n_0 ),
        .O(\up_raddr_int_reg[0]_rep__0_0 [9]));
  LUT5 #(
    .INIT(32'h000C2000)) 
    \up_rdata_int[16]_i_1__3 
       (.I0(\up_rdata_int_reg[19]_2 [0]),
        .I1(\up_raddr_int_reg[3]_rep__0_n_0 ),
        .I2(\up_raddr_int_reg[2]_rep_0 ),
        .I3(\up_raddr_int_reg[1]_rep_0 ),
        .I4(\up_raddr_int_reg[0]_rep__0_n_0 ),
        .O(\up_raddr_int_reg[2]_rep_3 [9]));
  LUT6 #(
    .INIT(64'h00008A88AAAA8A88)) 
    \up_rdata_int[16]_i_1__4 
       (.I0(up_rreq_s_12),
        .I1(\up_rdata_int[16]_i_2__0_n_0 ),
        .I2(\up_rdata_int[19]_i_3__0_n_0 ),
        .I3(up_dac_gpio_in[16]),
        .I4(\up_raddr_int_reg[5]_0 [0]),
        .I5(\up_rdata_int[16]_i_3__0_n_0 ),
        .O(\up_timer_reg[31] [16]));
  LUT6 #(
    .INIT(64'h0000000000A00800)) 
    \up_rdata_int[16]_i_1__5 
       (.I0(up_rreq_s_17),
        .I1(\up_rdata_int_reg[31]_4 [14]),
        .I2(\up_raddr_int_reg[5]_0 [1]),
        .I3(\up_raddr_int_reg[2]_rep_0 ),
        .I4(\up_raddr_int_reg[5]_0 [0]),
        .I5(\up_raddr_int_reg[1]_rep__1_0 ),
        .O(\up_dac_pat_data_2_reg[15] [16]));
  LUT6 #(
    .INIT(64'h0000000000A00800)) 
    \up_rdata_int[16]_i_1__6 
       (.I0(up_rreq_s_18),
        .I1(\up_rdata_int_reg[31]_5 [14]),
        .I2(\up_raddr_int_reg[5]_0 [1]),
        .I3(\up_raddr_int_reg[2]_rep_0 ),
        .I4(\up_raddr_int_reg[5]_0 [0]),
        .I5(\up_raddr_int_reg[1]_rep__1_0 ),
        .O(\up_dac_pat_data_2_reg[15]_0 [16]));
  LUT6 #(
    .INIT(64'h0000000000A00800)) 
    \up_rdata_int[16]_i_1__7 
       (.I0(up_rreq_s_19),
        .I1(\up_rdata_int_reg[31]_6 [14]),
        .I2(\up_raddr_int_reg[5]_0 [1]),
        .I3(\up_raddr_int_reg[2]_rep_0 ),
        .I4(\up_raddr_int_reg[5]_0 [0]),
        .I5(\up_raddr_int_reg[1]_rep__1_0 ),
        .O(\up_dac_pat_data_2_reg[15]_1 [16]));
  LUT6 #(
    .INIT(64'h0002200000002000)) 
    \up_rdata_int[16]_i_1__8 
       (.I0(up_rreq_s_20),
        .I1(\up_raddr_int_reg[1]_rep__1_0 ),
        .I2(\up_raddr_int_reg[5]_0 [0]),
        .I3(\up_raddr_int_reg[5]_0 [1]),
        .I4(\up_raddr_int_reg[2]_rep_0 ),
        .I5(\up_rdata_int_reg[31]_7 [14]),
        .O(\up_dac_pat_data_2_reg[15]_2 [16]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \up_rdata_int[16]_i_2 
       (.I0(\up_rdata_int[31]_i_5_n_0 ),
        .I1(\up_rdata_int_reg[31] [16]),
        .I2(\up_rdata_int[17]_i_4_n_0 ),
        .I3(up_adc_gpio_in[16]),
        .I4(up_adc_gpio_out[16]),
        .I5(\up_rdata_int[17]_i_3_n_0 ),
        .O(\up_rdata_int[16]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h4500FFFF45004500)) 
    \up_rdata_int[16]_i_2__0 
       (.I0(\up_raddr_int_reg[1]_rep__0_n_0 ),
        .I1(up_timer_reg_29[16]),
        .I2(up_raddr_s[6]),
        .I3(\up_rdata_int[19]_i_5__0_n_0 ),
        .I4(\up_rdata_int[31]_i_7__0_n_0 ),
        .I5(\up_rdata_int_reg[31]_3 [15]),
        .O(\up_rdata_int[16]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \up_rdata_int[16]_i_3 
       (.I0(\up_rdata_int[0]_i_3__0_n_0 ),
        .I1(up_timer_reg[16]),
        .I2(\up_rdata_int[31]_i_6_n_0 ),
        .I3(\up_rdata_int_reg[31]_0 [16]),
        .I4(\up_rdata_int_reg[31]_1 [16]),
        .I5(\up_rdata_int[31]_i_7_n_0 ),
        .O(\up_rdata_int[16]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT5 #(
    .INIT(32'hFFFFBAFF)) 
    \up_rdata_int[16]_i_3__0 
       (.I0(\up_rdata_int[16]_i_4_n_0 ),
        .I1(up_dac_gpio_out[15]),
        .I2(\up_raddr_int_reg[5]_0 [3]),
        .I3(\up_raddr_int_reg[2]_rep_0 ),
        .I4(up_raddr_s[6]),
        .O(\up_rdata_int[16]_i_3__0_n_0 ));
  LUT5 #(
    .INIT(32'hF6EFF6FF)) 
    \up_rdata_int[16]_i_4 
       (.I0(\up_raddr_int_reg[5]_0 [1]),
        .I1(\up_raddr_int_reg[5]_0 [3]),
        .I2(\up_raddr_int_reg[5]_0 [2]),
        .I3(\up_raddr_int_reg[1]_rep__0_n_0 ),
        .I4(\up_rdata_int_reg[31]_2 [15]),
        .O(\up_rdata_int[16]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \up_rdata_int[17]_i_1 
       (.I0(\up_rdata_int[17]_i_2_n_0 ),
        .I1(up_adc_gpio_out[17]),
        .I2(\up_rdata_int[17]_i_3_n_0 ),
        .I3(up_adc_gpio_in[17]),
        .I4(\up_rdata_int[17]_i_4_n_0 ),
        .I5(\up_rdata_int[17]_i_5_n_0 ),
        .O(\up_adc_start_code_reg[31] [17]));
  LUT5 #(
    .INIT(32'h00200000)) 
    \up_rdata_int[17]_i_1__0 
       (.I0(\up_raddr_int_reg[2]_rep_0 ),
        .I1(\up_raddr_int_reg[5]_0 [0]),
        .I2(\up_raddr_int_reg[1]_rep_0 ),
        .I3(\up_raddr_int_reg[3]_rep_n_0 ),
        .I4(\up_rdata_int_reg[19] [1]),
        .O(\up_raddr_int_reg[2]_rep_1 [10]));
  LUT5 #(
    .INIT(32'h00200000)) 
    \up_rdata_int[17]_i_1__1 
       (.I0(\up_raddr_int_reg[2]_rep_0 ),
        .I1(\up_raddr_int_reg[5]_0 [0]),
        .I2(\up_raddr_int_reg[1]_rep_0 ),
        .I3(\up_raddr_int_reg[3]_rep_n_0 ),
        .I4(\up_rdata_int_reg[19]_0 [1]),
        .O(\up_raddr_int_reg[2]_rep_2 [10]));
  LUT5 #(
    .INIT(32'h00200000)) 
    \up_rdata_int[17]_i_1__2 
       (.I0(\up_raddr_int_reg[2]_rep_0 ),
        .I1(\up_raddr_int_reg[5]_0 [0]),
        .I2(\up_raddr_int_reg[1]_rep_0 ),
        .I3(\up_raddr_int_reg[3]_rep_n_0 ),
        .I4(\up_rdata_int_reg[19]_1 [1]),
        .O(\up_raddr_int_reg[0]_rep__0_0 [10]));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT5 #(
    .INIT(32'h00200000)) 
    \up_rdata_int[17]_i_1__3 
       (.I0(\up_raddr_int_reg[2]_rep_0 ),
        .I1(\up_raddr_int_reg[5]_0 [0]),
        .I2(\up_raddr_int_reg[1]_rep_0 ),
        .I3(\up_raddr_int_reg[3]_rep_n_0 ),
        .I4(\up_rdata_int_reg[19]_2 [1]),
        .O(\up_raddr_int_reg[2]_rep_3 [10]));
  LUT5 #(
    .INIT(32'h8A88AAAA)) 
    \up_rdata_int[17]_i_1__4 
       (.I0(up_rreq_s_12),
        .I1(\up_rdata_int[17]_i_2__0_n_0 ),
        .I2(\up_rdata_int[31]_i_3__0_n_0 ),
        .I3(up_timer_reg_29[17]),
        .I4(\up_rdata_int[17]_i_3__0_n_0 ),
        .O(\up_timer_reg[31] [17]));
  LUT6 #(
    .INIT(64'h0000000000080000)) 
    \up_rdata_int[17]_i_1__5 
       (.I0(up_rreq_s_17),
        .I1(\up_rdata_int_reg[31]_4 [15]),
        .I2(\up_raddr_int_reg[1]_rep__0_n_0 ),
        .I3(\up_raddr_int_reg[0]_rep_0 ),
        .I4(\up_raddr_int_reg[2]_rep_0 ),
        .I5(\up_raddr_int_reg[3]_rep_n_0 ),
        .O(\up_dac_pat_data_2_reg[15] [17]));
  LUT6 #(
    .INIT(64'h0000000000080000)) 
    \up_rdata_int[17]_i_1__6 
       (.I0(up_rreq_s_18),
        .I1(\up_rdata_int_reg[31]_5 [15]),
        .I2(\up_raddr_int_reg[1]_rep__0_n_0 ),
        .I3(\up_raddr_int_reg[0]_rep_0 ),
        .I4(\up_raddr_int_reg[2]_rep_0 ),
        .I5(\up_raddr_int_reg[3]_rep_n_0 ),
        .O(\up_dac_pat_data_2_reg[15]_0 [17]));
  LUT6 #(
    .INIT(64'h0000000000080000)) 
    \up_rdata_int[17]_i_1__7 
       (.I0(up_rreq_s_19),
        .I1(\up_rdata_int_reg[31]_6 [15]),
        .I2(\up_raddr_int_reg[1]_rep__0_n_0 ),
        .I3(\up_raddr_int_reg[0]_rep_0 ),
        .I4(\up_raddr_int_reg[2]_rep_0 ),
        .I5(\up_raddr_int_reg[3]_rep_n_0 ),
        .O(\up_dac_pat_data_2_reg[15]_1 [17]));
  LUT6 #(
    .INIT(64'h0000000000080000)) 
    \up_rdata_int[17]_i_1__8 
       (.I0(up_rreq_s_20),
        .I1(\up_rdata_int_reg[31]_7 [15]),
        .I2(\up_raddr_int_reg[1]_rep__0_n_0 ),
        .I3(\up_raddr_int_reg[0]_rep_0 ),
        .I4(\up_raddr_int_reg[2]_rep_0 ),
        .I5(\up_raddr_int_reg[3]_rep_n_0 ),
        .O(\up_dac_pat_data_2_reg[15]_2 [17]));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAAAAAAE)) 
    \up_rdata_int[17]_i_2 
       (.I0(\up_rdata_int[17]_i_6_n_0 ),
        .I1(\up_rdata_int[17]_i_7_n_0 ),
        .I2(\up_rdata_int[24]_i_2__2_n_0 ),
        .I3(\up_raddr_int_reg[1]_rep_0 ),
        .I4(\up_raddr_int_reg[5]_0 [3]),
        .I5(\up_rdata_int[17]_i_8_n_0 ),
        .O(\up_rdata_int[17]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000F50E00)) 
    \up_rdata_int[17]_i_2__0 
       (.I0(\up_raddr_int_reg[5]_0 [1]),
        .I1(\up_rdata_int_reg[31]_2 [16]),
        .I2(\up_raddr_int_reg[5]_0 [3]),
        .I3(\up_raddr_int_reg[5]_0 [2]),
        .I4(\up_raddr_int_reg[1]_rep__0_n_0 ),
        .I5(\up_rdata_int[17]_i_4__0_n_0 ),
        .O(\up_rdata_int[17]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h2000000000000000)) 
    \up_rdata_int[17]_i_3 
       (.I0(\up_raddr_int_reg[1]_rep_0 ),
        .I1(\up_rdata_int[24]_i_4__0_n_0 ),
        .I2(\up_raddr_int_reg[3]_rep__0_n_0 ),
        .I3(\up_raddr_int_reg[5]_0 [3]),
        .I4(\up_raddr_int_reg[2]_rep_0 ),
        .I5(\up_raddr_int_reg[0]_rep__0_n_0 ),
        .O(\up_rdata_int[17]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFDFDDDDFFDFFFDF)) 
    \up_rdata_int[17]_i_3__0 
       (.I0(\up_raddr_int_reg[1]_rep__0_n_0 ),
        .I1(\up_raddr_int_reg[0]_rep_0 ),
        .I2(up_dac_gpio_in[17]),
        .I3(\up_rdata_int[31]_i_6__0_n_0 ),
        .I4(\up_rdata_int[31]_i_7__0_n_0 ),
        .I5(\up_rdata_int_reg[31]_3 [16]),
        .O(\up_rdata_int[17]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000200000000000)) 
    \up_rdata_int[17]_i_4 
       (.I0(\up_raddr_int_reg[1]_rep_0 ),
        .I1(\up_rdata_int[24]_i_4__0_n_0 ),
        .I2(\up_raddr_int_reg[3]_rep__0_n_0 ),
        .I3(\up_raddr_int_reg[5]_0 [3]),
        .I4(\up_raddr_int_reg[0]_rep__0_n_0 ),
        .I5(\up_raddr_int_reg[2]_rep_0 ),
        .O(\up_rdata_int[17]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hDFFFFFFFDFDFDFDF)) 
    \up_rdata_int[17]_i_4__0 
       (.I0(\up_raddr_int_reg[2]_rep_0 ),
        .I1(up_raddr_s[6]),
        .I2(\up_raddr_int_reg[0]_rep_0 ),
        .I3(\up_raddr_int_reg[5]_0 [1]),
        .I4(up_dac_gpio_out[16]),
        .I5(\up_raddr_int_reg[5]_0 [3]),
        .O(\up_rdata_int[17]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \up_rdata_int[17]_i_5 
       (.I0(\up_rdata_int[19]_i_5_n_0 ),
        .I1(up_timer_reg[17]),
        .I2(\up_rdata_int[19]_i_6_n_0 ),
        .I3(\up_rdata_int_reg[31]_0 [17]),
        .I4(\up_rdata_int_reg[31] [17]),
        .I5(\up_rdata_int[31]_i_5_n_0 ),
        .O(\up_rdata_int[17]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \up_rdata_int[17]_i_6 
       (.I0(\up_raddr_int_reg[1]_rep_0 ),
        .I1(\up_raddr_int_reg[2]_rep_0 ),
        .I2(\up_raddr_int_reg[5]_0 [3]),
        .I3(\up_raddr_int_reg[3]_rep__0_n_0 ),
        .I4(\up_raddr_int_reg[0]_rep__0_n_0 ),
        .I5(\up_rdata_int[24]_i_4__0_n_0 ),
        .O(\up_rdata_int[17]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT4 #(
    .INIT(16'hE000)) 
    \up_rdata_int[17]_i_7 
       (.I0(\up_raddr_int_reg[3]_rep__0_n_0 ),
        .I1(\up_rdata_int_reg[31]_1 [17]),
        .I2(\up_raddr_int_reg[2]_rep_0 ),
        .I3(\up_raddr_int_reg[0]_rep__0_n_0 ),
        .O(\up_rdata_int[17]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0000100000000000)) 
    \up_rdata_int[17]_i_8 
       (.I0(\up_raddr_int_reg[3]_rep__0_n_0 ),
        .I1(\up_raddr_int_reg[5]_0 [3]),
        .I2(\up_raddr_int_reg[0]_rep__0_n_0 ),
        .I3(\up_raddr_int_reg[2]_rep_0 ),
        .I4(\up_rdata_int[24]_i_4__0_n_0 ),
        .I5(\up_raddr_int_reg[1]_rep_0 ),
        .O(\up_rdata_int[17]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \up_rdata_int[18]_i_1 
       (.I0(\up_rdata_int[18]_i_2_n_0 ),
        .I1(\up_rdata_int[18]_i_3_n_0 ),
        .O(\up_adc_start_code_reg[31] [18]));
  LUT5 #(
    .INIT(32'h00200000)) 
    \up_rdata_int[18]_i_1__0 
       (.I0(up_raddr_s[2]),
        .I1(\up_raddr_int_reg[5]_0 [0]),
        .I2(\up_raddr_int_reg[1]_rep_0 ),
        .I3(\up_raddr_int_reg[3]_rep_n_0 ),
        .I4(\up_rdata_int_reg[19] [2]),
        .O(\up_raddr_int_reg[2]_rep_1 [11]));
  LUT5 #(
    .INIT(32'h00200000)) 
    \up_rdata_int[18]_i_1__1 
       (.I0(up_raddr_s[2]),
        .I1(\up_raddr_int_reg[5]_0 [0]),
        .I2(\up_raddr_int_reg[1]_rep_0 ),
        .I3(\up_raddr_int_reg[3]_rep_n_0 ),
        .I4(\up_rdata_int_reg[19]_0 [2]),
        .O(\up_raddr_int_reg[2]_rep_2 [11]));
  LUT5 #(
    .INIT(32'h00200000)) 
    \up_rdata_int[18]_i_1__2 
       (.I0(up_raddr_s[2]),
        .I1(\up_raddr_int_reg[5]_0 [0]),
        .I2(\up_raddr_int_reg[1]_rep_0 ),
        .I3(\up_raddr_int_reg[3]_rep_n_0 ),
        .I4(\up_rdata_int_reg[19]_1 [2]),
        .O(\up_raddr_int_reg[0]_rep__0_0 [11]));
  LUT5 #(
    .INIT(32'h00200000)) 
    \up_rdata_int[18]_i_1__3 
       (.I0(up_raddr_s[2]),
        .I1(\up_raddr_int_reg[5]_0 [0]),
        .I2(\up_raddr_int_reg[1]_rep_0 ),
        .I3(\up_raddr_int_reg[3]_rep_n_0 ),
        .I4(\up_rdata_int_reg[19]_2 [2]),
        .O(\up_raddr_int_reg[2]_rep_3 [11]));
  LUT5 #(
    .INIT(32'hAA20AAAA)) 
    \up_rdata_int[18]_i_1__4 
       (.I0(up_rreq_s_12),
        .I1(\up_rdata_int[31]_i_3__0_n_0 ),
        .I2(up_timer_reg_29[18]),
        .I3(\up_rdata_int[18]_i_2__0_n_0 ),
        .I4(\up_rdata_int[18]_i_3__0_n_0 ),
        .O(\up_timer_reg[31] [18]));
  LUT6 #(
    .INIT(64'h0000000000080000)) 
    \up_rdata_int[18]_i_1__5 
       (.I0(up_rreq_s_17),
        .I1(\up_rdata_int_reg[31]_4 [16]),
        .I2(\up_raddr_int_reg[1]_rep__0_n_0 ),
        .I3(\up_raddr_int_reg[0]_rep_0 ),
        .I4(up_raddr_s[2]),
        .I5(\up_raddr_int_reg[3]_rep_n_0 ),
        .O(\up_dac_pat_data_2_reg[15] [18]));
  LUT6 #(
    .INIT(64'h0000000000080000)) 
    \up_rdata_int[18]_i_1__6 
       (.I0(up_rreq_s_18),
        .I1(\up_rdata_int_reg[31]_5 [16]),
        .I2(\up_raddr_int_reg[1]_rep__0_n_0 ),
        .I3(\up_raddr_int_reg[0]_rep_0 ),
        .I4(up_raddr_s[2]),
        .I5(\up_raddr_int_reg[3]_rep_n_0 ),
        .O(\up_dac_pat_data_2_reg[15]_0 [18]));
  LUT6 #(
    .INIT(64'h0000000000080000)) 
    \up_rdata_int[18]_i_1__7 
       (.I0(up_rreq_s_19),
        .I1(\up_rdata_int_reg[31]_6 [16]),
        .I2(\up_raddr_int_reg[1]_rep__0_n_0 ),
        .I3(\up_raddr_int_reg[0]_rep_0 ),
        .I4(up_raddr_s[2]),
        .I5(\up_raddr_int_reg[3]_rep_n_0 ),
        .O(\up_dac_pat_data_2_reg[15]_1 [18]));
  LUT6 #(
    .INIT(64'h0000000000080000)) 
    \up_rdata_int[18]_i_1__8 
       (.I0(up_rreq_s_20),
        .I1(\up_rdata_int_reg[31]_7 [16]),
        .I2(\up_raddr_int_reg[1]_rep__0_n_0 ),
        .I3(\up_raddr_int_reg[0]_rep_0 ),
        .I4(up_raddr_s[2]),
        .I5(\up_raddr_int_reg[3]_rep_n_0 ),
        .O(\up_dac_pat_data_2_reg[15]_2 [18]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \up_rdata_int[18]_i_2 
       (.I0(\up_rdata_int[31]_i_5_n_0 ),
        .I1(\up_rdata_int_reg[31] [18]),
        .I2(\up_rdata_int[17]_i_4_n_0 ),
        .I3(up_adc_gpio_in[18]),
        .I4(up_adc_gpio_out[18]),
        .I5(\up_rdata_int[17]_i_3_n_0 ),
        .O(\up_rdata_int[18]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h0A800080)) 
    \up_rdata_int[18]_i_2__0 
       (.I0(\up_rdata_int[31]_i_5__0_n_0 ),
        .I1(up_dac_gpio_out[17]),
        .I2(\up_raddr_int_reg[5]_0 [3]),
        .I3(\up_raddr_int_reg[5]_0 [2]),
        .I4(\up_rdata_int_reg[31]_2 [17]),
        .O(\up_rdata_int[18]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \up_rdata_int[18]_i_3 
       (.I0(\up_rdata_int[0]_i_3__0_n_0 ),
        .I1(up_timer_reg[18]),
        .I2(\up_rdata_int[31]_i_6_n_0 ),
        .I3(\up_rdata_int_reg[31]_0 [18]),
        .I4(\up_rdata_int_reg[31]_1 [18]),
        .I5(\up_rdata_int[31]_i_7_n_0 ),
        .O(\up_rdata_int[18]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFDFDDDDFFDFFFDF)) 
    \up_rdata_int[18]_i_3__0 
       (.I0(\up_raddr_int_reg[1]_rep__0_n_0 ),
        .I1(\up_raddr_int_reg[0]_rep_0 ),
        .I2(up_dac_gpio_in[18]),
        .I3(\up_rdata_int[31]_i_6__0_n_0 ),
        .I4(\up_rdata_int[31]_i_7__0_n_0 ),
        .I5(\up_rdata_int_reg[31]_3 [17]),
        .O(\up_rdata_int[18]_i_3__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT5 #(
    .INIT(32'hFFFFFF02)) 
    \up_rdata_int[19]_i_1 
       (.I0(\up_rdata_int[19]_i_2_n_0 ),
        .I1(up_raddr_s[6]),
        .I2(\up_raddr_int_reg[5]_0 [2]),
        .I3(\up_rdata_int[19]_i_3_n_0 ),
        .I4(\up_rdata_int[19]_i_4_n_0 ),
        .O(\up_adc_start_code_reg[31] [19]));
  LUT5 #(
    .INIT(32'h00200000)) 
    \up_rdata_int[19]_i_1__0 
       (.I0(\up_raddr_int_reg[2]_rep_0 ),
        .I1(\up_raddr_int_reg[0]_rep__0_n_0 ),
        .I2(\up_raddr_int_reg[1]_rep_0 ),
        .I3(\up_raddr_int_reg[3]_rep__0_n_0 ),
        .I4(\up_rdata_int_reg[19] [3]),
        .O(\up_raddr_int_reg[2]_rep_1 [12]));
  LUT5 #(
    .INIT(32'h00200000)) 
    \up_rdata_int[19]_i_1__1 
       (.I0(\up_raddr_int_reg[2]_rep_0 ),
        .I1(\up_raddr_int_reg[0]_rep__0_n_0 ),
        .I2(\up_raddr_int_reg[1]_rep_0 ),
        .I3(\up_raddr_int_reg[3]_rep__0_n_0 ),
        .I4(\up_rdata_int_reg[19]_0 [3]),
        .O(\up_raddr_int_reg[2]_rep_2 [12]));
  LUT5 #(
    .INIT(32'h00200000)) 
    \up_rdata_int[19]_i_1__2 
       (.I0(\up_raddr_int_reg[2]_rep_0 ),
        .I1(\up_raddr_int_reg[0]_rep__0_n_0 ),
        .I2(\up_raddr_int_reg[1]_rep_0 ),
        .I3(\up_raddr_int_reg[3]_rep__0_n_0 ),
        .I4(\up_rdata_int_reg[19]_1 [3]),
        .O(\up_raddr_int_reg[0]_rep__0_0 [12]));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT5 #(
    .INIT(32'h00200000)) 
    \up_rdata_int[19]_i_1__3 
       (.I0(\up_raddr_int_reg[2]_rep_0 ),
        .I1(\up_raddr_int_reg[0]_rep__0_n_0 ),
        .I2(\up_raddr_int_reg[1]_rep_0 ),
        .I3(\up_raddr_int_reg[3]_rep__0_n_0 ),
        .I4(\up_rdata_int_reg[19]_2 [3]),
        .O(\up_raddr_int_reg[2]_rep_3 [12]));
  LUT6 #(
    .INIT(64'h00008A88AAAA8A88)) 
    \up_rdata_int[19]_i_1__4 
       (.I0(up_rreq_s_12),
        .I1(\up_rdata_int[19]_i_2__0_n_0 ),
        .I2(\up_rdata_int[19]_i_3__0_n_0 ),
        .I3(up_dac_gpio_in[19]),
        .I4(\up_raddr_int_reg[5]_0 [0]),
        .I5(\up_rdata_int[19]_i_4__0_n_0 ),
        .O(\up_timer_reg[31] [19]));
  LUT6 #(
    .INIT(64'h0000000000080000)) 
    \up_rdata_int[19]_i_1__5 
       (.I0(up_rreq_s_17),
        .I1(\up_rdata_int_reg[31]_4 [17]),
        .I2(\up_raddr_int_reg[1]_rep__1_0 ),
        .I3(\up_raddr_int_reg[5]_0 [0]),
        .I4(\up_raddr_int_reg[2]_rep_0 ),
        .I5(\up_raddr_int_reg[5]_0 [1]),
        .O(\up_dac_pat_data_2_reg[15] [19]));
  LUT6 #(
    .INIT(64'h0000000000080000)) 
    \up_rdata_int[19]_i_1__6 
       (.I0(up_rreq_s_18),
        .I1(\up_rdata_int_reg[31]_5 [17]),
        .I2(\up_raddr_int_reg[1]_rep__1_0 ),
        .I3(\up_raddr_int_reg[5]_0 [0]),
        .I4(\up_raddr_int_reg[2]_rep_0 ),
        .I5(\up_raddr_int_reg[5]_0 [1]),
        .O(\up_dac_pat_data_2_reg[15]_0 [19]));
  LUT6 #(
    .INIT(64'h0000000000080000)) 
    \up_rdata_int[19]_i_1__7 
       (.I0(up_rreq_s_19),
        .I1(\up_rdata_int_reg[31]_6 [17]),
        .I2(up_raddr_s[1]),
        .I3(\up_raddr_int_reg[5]_0 [0]),
        .I4(\up_raddr_int_reg[2]_rep_0 ),
        .I5(\up_raddr_int_reg[5]_0 [1]),
        .O(\up_dac_pat_data_2_reg[15]_1 [19]));
  LUT6 #(
    .INIT(64'h0000000000080000)) 
    \up_rdata_int[19]_i_1__8 
       (.I0(up_rreq_s_20),
        .I1(\up_rdata_int_reg[31]_7 [17]),
        .I2(up_raddr_s[1]),
        .I3(\up_raddr_int_reg[5]_0 [0]),
        .I4(\up_raddr_int_reg[2]_rep_0 ),
        .I5(\up_raddr_int_reg[5]_0 [1]),
        .O(\up_dac_pat_data_2_reg[15]_2 [19]));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \up_rdata_int[19]_i_2 
       (.I0(\up_raddr_int_reg[0]_rep__0_n_0 ),
        .I1(\up_raddr_int_reg[3]_rep__0_n_0 ),
        .I2(\up_raddr_int_reg[5]_0 [3]),
        .I3(\up_raddr_int_reg[2]_rep_0 ),
        .I4(\up_raddr_int_reg[1]_rep_0 ),
        .O(\up_rdata_int[19]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h4500FFFF45004500)) 
    \up_rdata_int[19]_i_2__0 
       (.I0(\up_raddr_int_reg[1]_rep__0_n_0 ),
        .I1(up_timer_reg_29[19]),
        .I2(up_raddr_s[6]),
        .I3(\up_rdata_int[19]_i_5__0_n_0 ),
        .I4(\up_rdata_int[31]_i_7__0_n_0 ),
        .I5(\up_rdata_int_reg[31]_3 [18]),
        .O(\up_rdata_int[19]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \up_rdata_int[19]_i_3 
       (.I0(\up_rdata_int[19]_i_5_n_0 ),
        .I1(up_timer_reg[19]),
        .I2(\up_rdata_int[19]_i_6_n_0 ),
        .I3(\up_rdata_int_reg[31]_0 [19]),
        .I4(\up_rdata_int_reg[31]_1 [19]),
        .I5(\up_rdata_int[31]_i_7_n_0 ),
        .O(\up_rdata_int[19]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFDFFFFFFFFFFF)) 
    \up_rdata_int[19]_i_3__0 
       (.I0(\up_raddr_int_reg[1]_rep__0_n_0 ),
        .I1(up_raddr_s[6]),
        .I2(\up_raddr_int_reg[2]_rep_0 ),
        .I3(\up_raddr_int_reg[5]_0 [3]),
        .I4(\up_raddr_int_reg[5]_0 [2]),
        .I5(\up_raddr_int_reg[5]_0 [1]),
        .O(\up_rdata_int[19]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \up_rdata_int[19]_i_4 
       (.I0(\up_rdata_int[31]_i_5_n_0 ),
        .I1(\up_rdata_int_reg[31] [19]),
        .I2(\up_rdata_int[17]_i_4_n_0 ),
        .I3(up_adc_gpio_in[19]),
        .I4(up_adc_gpio_out[19]),
        .I5(\up_rdata_int[17]_i_3_n_0 ),
        .O(\up_rdata_int[19]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT5 #(
    .INIT(32'hFEBFFFFF)) 
    \up_rdata_int[19]_i_4__0 
       (.I0(\up_rdata_int[19]_i_6__0_n_0 ),
        .I1(\up_raddr_int_reg[1]_rep__0_n_0 ),
        .I2(\up_raddr_int_reg[5]_0 [1]),
        .I3(\up_raddr_int_reg[5]_0 [2]),
        .I4(\up_raddr_int_reg[2]_rep_0 ),
        .O(\up_rdata_int[19]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \up_rdata_int[19]_i_5 
       (.I0(\up_raddr_int_reg[1]_rep_0 ),
        .I1(\up_raddr_int_reg[2]_rep_0 ),
        .I2(\up_raddr_int_reg[5]_0 [3]),
        .I3(\up_raddr_int_reg[3]_rep__0_n_0 ),
        .I4(\up_raddr_int_reg[0]_rep__0_n_0 ),
        .I5(\up_raddr_int_reg[5]_0 [2]),
        .O(\up_rdata_int[19]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \up_rdata_int[19]_i_5__0 
       (.I0(\up_raddr_int_reg[5]_0 [1]),
        .I1(\up_raddr_int_reg[5]_0 [3]),
        .I2(\up_raddr_int_reg[2]_rep_0 ),
        .I3(\up_raddr_int_reg[5]_0 [2]),
        .O(\up_rdata_int[19]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \up_rdata_int[19]_i_6 
       (.I0(\up_raddr_int_reg[5]_0 [2]),
        .I1(up_raddr_s[6]),
        .I2(\up_raddr_int_reg[5]_0 [3]),
        .I3(\up_raddr_int_reg[3]_rep__0_n_0 ),
        .I4(\up_raddr_int_reg[0]_rep__0_n_0 ),
        .I5(\up_raddr_int_reg[2]_rep_0 ),
        .O(\up_rdata_int[19]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hFCFFF7F7)) 
    \up_rdata_int[19]_i_6__0 
       (.I0(\up_rdata_int_reg[31]_2 [18]),
        .I1(\up_raddr_int_reg[5]_0 [2]),
        .I2(up_raddr_s[6]),
        .I3(up_dac_gpio_out[18]),
        .I4(\up_raddr_int_reg[5]_0 [3]),
        .O(\up_rdata_int[19]_i_6__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFFEFEFE)) 
    \up_rdata_int[1]_i_1 
       (.I0(\up_rdata_int[1]_i_2_n_0 ),
        .I1(\up_rdata_int[1]_i_3_n_0 ),
        .I2(s_axi_aresetn_1),
        .I3(\up_rdata_int[4]_i_4_n_0 ),
        .I4(up_adc_drdata_s[31]),
        .O(s_axi_aresetn_0[1]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFEFEFE)) 
    \up_rdata_int[1]_i_1__0 
       (.I0(\up_rdata_int[1]_i_2__0_n_0 ),
        .I1(\up_rdata_int[1]_i_3__0_n_0 ),
        .I2(\up_rdata_int[1]_i_4_n_0 ),
        .I3(up_adc_gpio_out[1]),
        .I4(\up_rdata_int[17]_i_3_n_0 ),
        .I5(\up_rdata_int[1]_i_5_n_0 ),
        .O(\up_adc_start_code_reg[31] [1]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \up_rdata_int[1]_i_1__1 
       (.I0(\up_rdata_int[1]_i_2__1_n_0 ),
        .I1(up_adc_pn_oos_s[3]),
        .I2(\up_rdata_int[1]_i_3__1_n_0 ),
        .I3(p_0_in_22[1]),
        .I4(\up_rdata_int_reg[3] [1]),
        .I5(\up_rdata_int[1]_i_4__0_n_0 ),
        .O(\up_raddr_int_reg[2]_rep_1 [1]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \up_rdata_int[1]_i_1__2 
       (.I0(\up_rdata_int[1]_i_2__1_n_0 ),
        .I1(up_adc_pn_oos_s[2]),
        .I2(\up_rdata_int[1]_i_3__1_n_0 ),
        .I3(p_0_in_23[1]),
        .I4(\up_rdata_int_reg[3]_0 [1]),
        .I5(\up_rdata_int[1]_i_4__0_n_0 ),
        .O(\up_raddr_int_reg[2]_rep_2 [1]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \up_rdata_int[1]_i_1__3 
       (.I0(\up_rdata_int[1]_i_2__1_n_0 ),
        .I1(up_adc_pn_oos_s[0]),
        .I2(\up_rdata_int[1]_i_3__1_n_0 ),
        .I3(p_0_in_24[1]),
        .I4(\up_rdata_int_reg[3]_1 [1]),
        .I5(\up_rdata_int[1]_i_4__0_n_0 ),
        .O(\up_raddr_int_reg[0]_rep__0_0 [1]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \up_rdata_int[1]_i_1__4 
       (.I0(\up_rdata_int[1]_i_2__1_n_0 ),
        .I1(up_adc_pn_oos_s[1]),
        .I2(\up_rdata_int[1]_i_3__1_n_0 ),
        .I3(p_0_in_25[1]),
        .I4(\up_rdata_int_reg[3]_2 [1]),
        .I5(\up_rdata_int[1]_i_4__0_n_0 ),
        .O(\up_raddr_int_reg[2]_rep_3 [1]));
  LUT6 #(
    .INIT(64'h80808A80AAAAAAAA)) 
    \up_rdata_int[1]_i_1__5 
       (.I0(up_rreq_s_12),
        .I1(\up_rdata_int[1]_i_2__2_n_0 ),
        .I2(\up_raddr_int_reg[0]_rep_0 ),
        .I3(up_dac_gpio_in[1]),
        .I4(\up_rdata_int[19]_i_3__0_n_0 ),
        .I5(\up_rdata_int[1]_i_3__2_n_0 ),
        .O(\up_timer_reg[31] [1]));
  LUT6 #(
    .INIT(64'hA0A0A0A080808880)) 
    \up_rdata_int[1]_i_1__6 
       (.I0(up_rreq_s_17),
        .I1(\up_raddr_int_reg[5]_0 [1]),
        .I2(\up_rdata_int_reg[1] ),
        .I3(up_dac_iq_mode[1]),
        .I4(\up_rdata_int[1]_i_3__3_n_0 ),
        .I5(\up_raddr_int_reg[2]_rep_0 ),
        .O(\up_dac_pat_data_2_reg[15] [1]));
  LUT6 #(
    .INIT(64'hA0A0A0A080808880)) 
    \up_rdata_int[1]_i_1__7 
       (.I0(up_rreq_s_18),
        .I1(\up_raddr_int_reg[5]_0 [1]),
        .I2(\up_rdata_int_reg[1]_0 ),
        .I3(up_dac_iq_mode_30[1]),
        .I4(\up_rdata_int[1]_i_3__3_n_0 ),
        .I5(\up_raddr_int_reg[2]_rep_0 ),
        .O(\up_dac_pat_data_2_reg[15]_0 [1]));
  LUT6 #(
    .INIT(64'hA0A0A0A080808880)) 
    \up_rdata_int[1]_i_1__8 
       (.I0(up_rreq_s_19),
        .I1(\up_raddr_int_reg[5]_0 [1]),
        .I2(\up_rdata_int_reg[1]_1 ),
        .I3(up_dac_iq_mode_31[1]),
        .I4(\up_rdata_int[1]_i_3__3_n_0 ),
        .I5(\up_raddr_int_reg[2]_rep_0 ),
        .O(\up_dac_pat_data_2_reg[15]_1 [1]));
  LUT6 #(
    .INIT(64'hC0C0C0C080808880)) 
    \up_rdata_int[1]_i_1__9 
       (.I0(\up_raddr_int_reg[5]_0 [1]),
        .I1(up_rreq_s_20),
        .I2(\up_rdata_int_reg[1]_2 ),
        .I3(up_dac_iq_mode_32[1]),
        .I4(\up_rdata_int[1]_i_3__3_n_0 ),
        .I5(\up_raddr_int_reg[2]_rep_0 ),
        .O(\up_dac_pat_data_2_reg[15]_2 [1]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \up_rdata_int[1]_i_2 
       (.I0(\up_rdata_int[4]_i_5_n_0 ),
        .I1(up_adc_drdata_s[1]),
        .I2(\up_rdata_int[4]_i_6_n_0 ),
        .I3(up_adc_drdata_s[6]),
        .I4(up_adc_drdata_s[11]),
        .I5(\up_rdata_int[4]_i_7_n_0 ),
        .O(\up_rdata_int[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h80808080FF808080)) 
    \up_rdata_int[1]_i_2__0 
       (.I0(\up_rdata_int[2]_i_6_n_0 ),
        .I1(\up_rdata_int[1]_i_6_n_0 ),
        .I2(\up_rdata_int_reg[31]_0 [1]),
        .I3(\up_rdata_int[19]_i_2_n_0 ),
        .I4(data2[1]),
        .I5(up_raddr_s[6]),
        .O(\up_rdata_int[1]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    \up_rdata_int[1]_i_2__1 
       (.I0(\up_raddr_int_reg[0]_rep__0_n_0 ),
        .I1(\up_raddr_int_reg[1]_rep_0 ),
        .I2(\up_raddr_int_reg[2]_rep_0 ),
        .I3(\up_raddr_int_reg[3]_rep__0_n_0 ),
        .O(\up_rdata_int[1]_i_2__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT4 #(
    .INIT(16'h00A2)) 
    \up_rdata_int[1]_i_2__2 
       (.I0(\up_rdata_int[1]_i_4__1_n_0 ),
        .I1(\up_raddr_int_reg[5]_0 [3]),
        .I2(up_dac_gpio_out[1]),
        .I3(up_raddr_s[6]),
        .O(\up_rdata_int[1]_i_2__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \up_rdata_int[1]_i_3 
       (.I0(\up_rdata_int[4]_i_8_n_0 ),
        .I1(up_adc_drdata_s[16]),
        .I2(\up_rdata_int[4]_i_9_n_0 ),
        .I3(up_adc_drdata_s[21]),
        .I4(up_adc_drdata_s[26]),
        .I5(\up_rdata_int[4]_i_10_n_0 ),
        .O(\up_rdata_int[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h88F8888888888888)) 
    \up_rdata_int[1]_i_3__0 
       (.I0(data3[1]),
        .I1(\up_rdata_int[4]_i_4__0_n_0 ),
        .I2(\up_rdata_int_reg[31] [1]),
        .I3(\up_rdata_int[24]_i_4__0_n_0 ),
        .I4(\up_rdata_int[1]_i_7_n_0 ),
        .I5(\up_rdata_int[1]_i_8_n_0 ),
        .O(\up_rdata_int[1]_i_3__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \up_rdata_int[1]_i_3__1 
       (.I0(\up_raddr_int_reg[0]_rep__0_n_0 ),
        .I1(\up_raddr_int_reg[1]_rep_0 ),
        .I2(\up_raddr_int_reg[2]_rep_0 ),
        .I3(\up_raddr_int_reg[3]_rep__0_n_0 ),
        .O(\up_rdata_int[1]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFEEEEEFFFEFFFE)) 
    \up_rdata_int[1]_i_3__2 
       (.I0(\up_raddr_int_reg[2]_rep_0 ),
        .I1(\up_raddr_int_reg[0]_rep_0 ),
        .I2(\up_raddr_int_reg[1]_rep__0_n_0 ),
        .I3(\up_rdata_int[1]_i_5__0_n_0 ),
        .I4(\up_rdata_int[1]_i_6__0_n_0 ),
        .I5(\up_rdata_int_reg[31]_3 [0]),
        .O(\up_rdata_int[1]_i_3__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \up_rdata_int[1]_i_3__3 
       (.I0(\up_raddr_int_reg[0]_rep_0 ),
        .I1(\up_raddr_int_reg[1]_rep_0 ),
        .O(\up_rdata_int[1]_i_3__3_n_0 ));
  LUT6 #(
    .INIT(64'h0004000400001001)) 
    \up_rdata_int[1]_i_4 
       (.I0(\up_rdata_int[24]_i_4__0_n_0 ),
        .I1(\up_raddr_int_reg[0]_rep__0_n_0 ),
        .I2(\up_raddr_int_reg[3]_rep__0_n_0 ),
        .I3(\up_raddr_int_reg[5]_0 [3]),
        .I4(\up_raddr_int_reg[2]_rep_0 ),
        .I5(\up_raddr_int_reg[1]_rep_0 ),
        .O(\up_rdata_int[1]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \up_rdata_int[1]_i_4__0 
       (.I0(\up_raddr_int_reg[3]_rep__0_n_0 ),
        .I1(\up_raddr_int_reg[1]_rep_0 ),
        .I2(\up_raddr_int_reg[0]_rep__0_n_0 ),
        .I3(\up_raddr_int_reg[2]_rep_0 ),
        .O(\up_rdata_int[1]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hBA00BA00BAFFBA00)) 
    \up_rdata_int[1]_i_4__1 
       (.I0(\up_rdata_int[1]_i_7__0_n_0 ),
        .I1(\up_rdata_int[1]_i_8__0_n_0 ),
        .I2(up_dac_sync_reg[0]),
        .I3(\up_raddr_int_reg[1]_rep__0_n_0 ),
        .I4(\up_rdata_int_reg[31]_2 [0]),
        .I5(\up_rdata_int[11]_i_5_n_0 ),
        .O(\up_rdata_int[1]_i_4__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \up_rdata_int[1]_i_5 
       (.I0(\up_rdata_int[19]_i_5_n_0 ),
        .I1(up_timer_reg[1]),
        .I2(\up_rdata_int[31]_i_7_n_0 ),
        .I3(\up_rdata_int_reg[31]_1 [1]),
        .I4(up_adc_gpio_in[1]),
        .I5(\up_rdata_int[17]_i_4_n_0 ),
        .O(\up_rdata_int[1]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFEEFFFFEF66EF66)) 
    \up_rdata_int[1]_i_5__0 
       (.I0(\up_raddr_int_reg[5]_0 [1]),
        .I1(\up_raddr_int_reg[5]_0 [3]),
        .I2(data1[1]),
        .I3(\up_raddr_int_reg[5]_0 [2]),
        .I4(up_timer_reg_29[1]),
        .I5(up_raddr_s[6]),
        .O(\up_rdata_int[1]_i_5__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \up_rdata_int[1]_i_6 
       (.I0(\up_raddr_int_reg[3]_rep__0_n_0 ),
        .I1(\up_raddr_int_reg[5]_0 [3]),
        .O(\up_rdata_int[1]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \up_rdata_int[1]_i_6__0 
       (.I0(\up_raddr_int_reg[5]_0 [1]),
        .I1(up_raddr_s[6]),
        .I2(\up_raddr_int_reg[5]_0 [3]),
        .I3(\up_raddr_int_reg[5]_0 [2]),
        .O(\up_rdata_int[1]_i_6__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \up_rdata_int[1]_i_7 
       (.I0(\up_raddr_int_reg[3]_rep__0_n_0 ),
        .I1(\up_raddr_int_reg[5]_0 [3]),
        .O(\up_rdata_int[1]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT4 #(
    .INIT(16'h0900)) 
    \up_rdata_int[1]_i_7__0 
       (.I0(\up_raddr_int_reg[5]_0 [3]),
        .I1(\up_raddr_int_reg[5]_0 [1]),
        .I2(\up_raddr_int_reg[5]_0 [2]),
        .I3(\up_raddr_int_reg[2]_rep_0 ),
        .O(\up_rdata_int[1]_i_7__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \up_rdata_int[1]_i_8 
       (.I0(\up_raddr_int_reg[1]_rep_0 ),
        .I1(\up_raddr_int_reg[2]_rep_0 ),
        .O(\up_rdata_int[1]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT4 #(
    .INIT(16'hFFEF)) 
    \up_rdata_int[1]_i_8__0 
       (.I0(\up_raddr_int_reg[2]_rep_0 ),
        .I1(\up_raddr_int_reg[5]_0 [1]),
        .I2(\up_raddr_int_reg[5]_0 [2]),
        .I3(\up_raddr_int_reg[5]_0 [3]),
        .O(\up_rdata_int[1]_i_8__0_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \up_rdata_int[20]_i_1 
       (.I0(\up_rdata_int[20]_i_2_n_0 ),
        .I1(\up_rdata_int[20]_i_3_n_0 ),
        .O(\up_adc_start_code_reg[31] [20]));
  LUT5 #(
    .INIT(32'hAA20AAAA)) 
    \up_rdata_int[20]_i_1__0 
       (.I0(up_rreq_s_12),
        .I1(\up_rdata_int[31]_i_3__0_n_0 ),
        .I2(up_timer_reg_29[20]),
        .I3(\up_rdata_int[20]_i_2__0_n_0 ),
        .I4(\up_rdata_int[20]_i_3__0_n_0 ),
        .O(\up_timer_reg[31] [20]));
  LUT6 #(
    .INIT(64'h0000000000080000)) 
    \up_rdata_int[20]_i_1__1 
       (.I0(up_rreq_s_17),
        .I1(\up_rdata_int_reg[31]_4 [18]),
        .I2(\up_raddr_int_reg[1]_rep__0_n_0 ),
        .I3(\up_raddr_int_reg[0]_rep_0 ),
        .I4(up_raddr_s[2]),
        .I5(\up_raddr_int_reg[3]_rep_n_0 ),
        .O(\up_dac_pat_data_2_reg[15] [20]));
  LUT6 #(
    .INIT(64'h0000000000080000)) 
    \up_rdata_int[20]_i_1__2 
       (.I0(up_rreq_s_18),
        .I1(\up_rdata_int_reg[31]_5 [18]),
        .I2(\up_raddr_int_reg[1]_rep__0_n_0 ),
        .I3(\up_raddr_int_reg[0]_rep_0 ),
        .I4(up_raddr_s[2]),
        .I5(\up_raddr_int_reg[3]_rep_n_0 ),
        .O(\up_dac_pat_data_2_reg[15]_0 [20]));
  LUT6 #(
    .INIT(64'h0000000000080000)) 
    \up_rdata_int[20]_i_1__3 
       (.I0(up_rreq_s_19),
        .I1(\up_rdata_int_reg[31]_6 [18]),
        .I2(\up_raddr_int_reg[1]_rep__0_n_0 ),
        .I3(\up_raddr_int_reg[0]_rep_0 ),
        .I4(up_raddr_s[2]),
        .I5(\up_raddr_int_reg[3]_rep_n_0 ),
        .O(\up_dac_pat_data_2_reg[15]_1 [20]));
  LUT6 #(
    .INIT(64'h0000000000080000)) 
    \up_rdata_int[20]_i_1__4 
       (.I0(up_rreq_s_20),
        .I1(\up_rdata_int_reg[31]_7 [18]),
        .I2(\up_raddr_int_reg[1]_rep__0_n_0 ),
        .I3(\up_raddr_int_reg[0]_rep_0 ),
        .I4(up_raddr_s[2]),
        .I5(\up_raddr_int_reg[3]_rep_n_0 ),
        .O(\up_dac_pat_data_2_reg[15]_2 [20]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \up_rdata_int[20]_i_2 
       (.I0(\up_rdata_int[31]_i_5_n_0 ),
        .I1(\up_rdata_int_reg[31] [20]),
        .I2(\up_rdata_int[17]_i_4_n_0 ),
        .I3(up_adc_gpio_in[20]),
        .I4(up_adc_gpio_out[20]),
        .I5(\up_rdata_int[17]_i_3_n_0 ),
        .O(\up_rdata_int[20]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h0A800080)) 
    \up_rdata_int[20]_i_2__0 
       (.I0(\up_rdata_int[31]_i_5__0_n_0 ),
        .I1(up_dac_gpio_out[19]),
        .I2(\up_raddr_int_reg[5]_0 [3]),
        .I3(\up_raddr_int_reg[5]_0 [2]),
        .I4(\up_rdata_int_reg[31]_2 [19]),
        .O(\up_rdata_int[20]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \up_rdata_int[20]_i_3 
       (.I0(\up_rdata_int[0]_i_3__0_n_0 ),
        .I1(up_timer_reg[20]),
        .I2(\up_rdata_int[31]_i_6_n_0 ),
        .I3(\up_rdata_int_reg[31]_0 [20]),
        .I4(\up_rdata_int_reg[31]_1 [20]),
        .I5(\up_rdata_int[31]_i_7_n_0 ),
        .O(\up_rdata_int[20]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFDFDDDDFFDFFFDF)) 
    \up_rdata_int[20]_i_3__0 
       (.I0(\up_raddr_int_reg[1]_rep__0_n_0 ),
        .I1(\up_raddr_int_reg[0]_rep_0 ),
        .I2(up_dac_gpio_in[20]),
        .I3(\up_rdata_int[31]_i_6__0_n_0 ),
        .I4(\up_rdata_int[31]_i_7__0_n_0 ),
        .I5(\up_rdata_int_reg[31]_3 [19]),
        .O(\up_rdata_int[20]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \up_rdata_int[21]_i_1 
       (.I0(\up_rdata_int[21]_i_2_n_0 ),
        .I1(\up_rdata_int[21]_i_3_n_0 ),
        .O(\up_adc_start_code_reg[31] [21]));
  LUT5 #(
    .INIT(32'hAA20AAAA)) 
    \up_rdata_int[21]_i_1__0 
       (.I0(up_rreq_s_12),
        .I1(\up_rdata_int[31]_i_3__0_n_0 ),
        .I2(up_timer_reg_29[21]),
        .I3(\up_rdata_int[21]_i_2__0_n_0 ),
        .I4(\up_rdata_int[21]_i_3__0_n_0 ),
        .O(\up_timer_reg[31] [21]));
  LUT6 #(
    .INIT(64'h0000000000080000)) 
    \up_rdata_int[21]_i_1__1 
       (.I0(up_rreq_s_17),
        .I1(\up_rdata_int_reg[31]_4 [19]),
        .I2(\up_raddr_int_reg[1]_rep__0_n_0 ),
        .I3(\up_raddr_int_reg[0]_rep_0 ),
        .I4(up_raddr_s[2]),
        .I5(\up_raddr_int_reg[3]_rep_n_0 ),
        .O(\up_dac_pat_data_2_reg[15] [21]));
  LUT6 #(
    .INIT(64'h0000000000080000)) 
    \up_rdata_int[21]_i_1__2 
       (.I0(up_rreq_s_18),
        .I1(\up_rdata_int_reg[31]_5 [19]),
        .I2(\up_raddr_int_reg[1]_rep__0_n_0 ),
        .I3(\up_raddr_int_reg[0]_rep_0 ),
        .I4(up_raddr_s[2]),
        .I5(\up_raddr_int_reg[3]_rep_n_0 ),
        .O(\up_dac_pat_data_2_reg[15]_0 [21]));
  LUT6 #(
    .INIT(64'h0000000000080000)) 
    \up_rdata_int[21]_i_1__3 
       (.I0(up_rreq_s_19),
        .I1(\up_rdata_int_reg[31]_6 [19]),
        .I2(\up_raddr_int_reg[1]_rep__0_n_0 ),
        .I3(\up_raddr_int_reg[0]_rep_0 ),
        .I4(up_raddr_s[2]),
        .I5(\up_raddr_int_reg[3]_rep_n_0 ),
        .O(\up_dac_pat_data_2_reg[15]_1 [21]));
  LUT6 #(
    .INIT(64'h0000000000080000)) 
    \up_rdata_int[21]_i_1__4 
       (.I0(up_rreq_s_20),
        .I1(\up_rdata_int_reg[31]_7 [19]),
        .I2(\up_raddr_int_reg[1]_rep__0_n_0 ),
        .I3(\up_raddr_int_reg[0]_rep_0 ),
        .I4(up_raddr_s[2]),
        .I5(\up_raddr_int_reg[3]_rep_n_0 ),
        .O(\up_dac_pat_data_2_reg[15]_2 [21]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \up_rdata_int[21]_i_2 
       (.I0(\up_rdata_int[31]_i_5_n_0 ),
        .I1(\up_rdata_int_reg[31] [21]),
        .I2(\up_rdata_int[17]_i_4_n_0 ),
        .I3(up_adc_gpio_in[21]),
        .I4(up_adc_gpio_out[21]),
        .I5(\up_rdata_int[17]_i_3_n_0 ),
        .O(\up_rdata_int[21]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h0A800080)) 
    \up_rdata_int[21]_i_2__0 
       (.I0(\up_rdata_int[31]_i_5__0_n_0 ),
        .I1(up_dac_gpio_out[20]),
        .I2(\up_raddr_int_reg[5]_0 [3]),
        .I3(\up_raddr_int_reg[5]_0 [2]),
        .I4(\up_rdata_int_reg[31]_2 [20]),
        .O(\up_rdata_int[21]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \up_rdata_int[21]_i_3 
       (.I0(\up_rdata_int[0]_i_3__0_n_0 ),
        .I1(up_timer_reg[21]),
        .I2(\up_rdata_int[31]_i_6_n_0 ),
        .I3(\up_rdata_int_reg[31]_0 [21]),
        .I4(\up_rdata_int_reg[31]_1 [21]),
        .I5(\up_rdata_int[31]_i_7_n_0 ),
        .O(\up_rdata_int[21]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFDFDDDDFFDFFFDF)) 
    \up_rdata_int[21]_i_3__0 
       (.I0(\up_raddr_int_reg[1]_rep__0_n_0 ),
        .I1(\up_raddr_int_reg[0]_rep_0 ),
        .I2(up_dac_gpio_in[21]),
        .I3(\up_rdata_int[31]_i_6__0_n_0 ),
        .I4(\up_rdata_int[31]_i_7__0_n_0 ),
        .I5(\up_rdata_int_reg[31]_3 [20]),
        .O(\up_rdata_int[21]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \up_rdata_int[22]_i_1 
       (.I0(\up_rdata_int[22]_i_2_n_0 ),
        .I1(\up_rdata_int[22]_i_3_n_0 ),
        .O(\up_adc_start_code_reg[31] [22]));
  LUT5 #(
    .INIT(32'hAA20AAAA)) 
    \up_rdata_int[22]_i_1__0 
       (.I0(up_rreq_s_12),
        .I1(\up_rdata_int[31]_i_3__0_n_0 ),
        .I2(up_timer_reg_29[22]),
        .I3(\up_rdata_int[22]_i_2__0_n_0 ),
        .I4(\up_rdata_int[22]_i_3__0_n_0 ),
        .O(\up_timer_reg[31] [22]));
  LUT6 #(
    .INIT(64'h0000000000080000)) 
    \up_rdata_int[22]_i_1__1 
       (.I0(up_rreq_s_17),
        .I1(\up_rdata_int_reg[31]_4 [20]),
        .I2(\up_raddr_int_reg[1]_rep__1_0 ),
        .I3(\up_raddr_int_reg[0]_rep_0 ),
        .I4(up_raddr_s[2]),
        .I5(\up_raddr_int_reg[3]_rep_n_0 ),
        .O(\up_dac_pat_data_2_reg[15] [22]));
  LUT6 #(
    .INIT(64'h0000000000080000)) 
    \up_rdata_int[22]_i_1__2 
       (.I0(up_rreq_s_18),
        .I1(\up_rdata_int_reg[31]_5 [20]),
        .I2(\up_raddr_int_reg[1]_rep__1_0 ),
        .I3(\up_raddr_int_reg[0]_rep_0 ),
        .I4(up_raddr_s[2]),
        .I5(\up_raddr_int_reg[3]_rep_n_0 ),
        .O(\up_dac_pat_data_2_reg[15]_0 [22]));
  LUT6 #(
    .INIT(64'h0000000000080000)) 
    \up_rdata_int[22]_i_1__3 
       (.I0(up_rreq_s_19),
        .I1(\up_rdata_int_reg[31]_6 [20]),
        .I2(\up_raddr_int_reg[1]_rep__1_0 ),
        .I3(\up_raddr_int_reg[0]_rep_0 ),
        .I4(up_raddr_s[2]),
        .I5(\up_raddr_int_reg[3]_rep_n_0 ),
        .O(\up_dac_pat_data_2_reg[15]_1 [22]));
  LUT6 #(
    .INIT(64'h0000000000080000)) 
    \up_rdata_int[22]_i_1__4 
       (.I0(up_rreq_s_20),
        .I1(\up_rdata_int_reg[31]_7 [20]),
        .I2(\up_raddr_int_reg[1]_rep__1_0 ),
        .I3(\up_raddr_int_reg[0]_rep_0 ),
        .I4(up_raddr_s[2]),
        .I5(\up_raddr_int_reg[3]_rep_n_0 ),
        .O(\up_dac_pat_data_2_reg[15]_2 [22]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \up_rdata_int[22]_i_2 
       (.I0(\up_rdata_int[31]_i_5_n_0 ),
        .I1(\up_rdata_int_reg[31] [22]),
        .I2(\up_rdata_int[17]_i_4_n_0 ),
        .I3(up_adc_gpio_in[22]),
        .I4(up_adc_gpio_out[22]),
        .I5(\up_rdata_int[17]_i_3_n_0 ),
        .O(\up_rdata_int[22]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h0A800080)) 
    \up_rdata_int[22]_i_2__0 
       (.I0(\up_rdata_int[31]_i_5__0_n_0 ),
        .I1(up_dac_gpio_out[21]),
        .I2(\up_raddr_int_reg[5]_0 [3]),
        .I3(\up_raddr_int_reg[5]_0 [2]),
        .I4(\up_rdata_int_reg[31]_2 [21]),
        .O(\up_rdata_int[22]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \up_rdata_int[22]_i_3 
       (.I0(\up_rdata_int[0]_i_3__0_n_0 ),
        .I1(up_timer_reg[22]),
        .I2(\up_rdata_int[31]_i_6_n_0 ),
        .I3(\up_rdata_int_reg[31]_0 [22]),
        .I4(\up_rdata_int_reg[31]_1 [22]),
        .I5(\up_rdata_int[31]_i_7_n_0 ),
        .O(\up_rdata_int[22]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFDFDDDDFFDFFFDF)) 
    \up_rdata_int[22]_i_3__0 
       (.I0(\up_raddr_int_reg[1]_rep__0_n_0 ),
        .I1(\up_raddr_int_reg[0]_rep_0 ),
        .I2(up_dac_gpio_in[22]),
        .I3(\up_rdata_int[31]_i_6__0_n_0 ),
        .I4(\up_rdata_int[31]_i_7__0_n_0 ),
        .I5(\up_rdata_int_reg[31]_3 [21]),
        .O(\up_rdata_int[22]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \up_rdata_int[23]_i_1 
       (.I0(\up_rdata_int[23]_i_2_n_0 ),
        .I1(\up_rdata_int[23]_i_3_n_0 ),
        .O(\up_adc_start_code_reg[31] [23]));
  LUT5 #(
    .INIT(32'hAA20AAAA)) 
    \up_rdata_int[23]_i_1__0 
       (.I0(up_rreq_s_12),
        .I1(\up_rdata_int[31]_i_3__0_n_0 ),
        .I2(up_timer_reg_29[23]),
        .I3(\up_rdata_int[23]_i_2__0_n_0 ),
        .I4(\up_rdata_int[23]_i_3__0_n_0 ),
        .O(\up_timer_reg[31] [23]));
  LUT6 #(
    .INIT(64'h0000000000080000)) 
    \up_rdata_int[23]_i_1__1 
       (.I0(up_rreq_s_17),
        .I1(\up_rdata_int_reg[31]_4 [21]),
        .I2(\up_raddr_int_reg[1]_rep__1_0 ),
        .I3(\up_raddr_int_reg[0]_rep_0 ),
        .I4(up_raddr_s[2]),
        .I5(\up_raddr_int_reg[3]_rep_n_0 ),
        .O(\up_dac_pat_data_2_reg[15] [23]));
  LUT6 #(
    .INIT(64'h0000000000080000)) 
    \up_rdata_int[23]_i_1__2 
       (.I0(up_rreq_s_18),
        .I1(\up_rdata_int_reg[31]_5 [21]),
        .I2(\up_raddr_int_reg[1]_rep__1_0 ),
        .I3(\up_raddr_int_reg[0]_rep_0 ),
        .I4(up_raddr_s[2]),
        .I5(\up_raddr_int_reg[3]_rep_n_0 ),
        .O(\up_dac_pat_data_2_reg[15]_0 [23]));
  LUT6 #(
    .INIT(64'h0000000000080000)) 
    \up_rdata_int[23]_i_1__3 
       (.I0(up_rreq_s_19),
        .I1(\up_rdata_int_reg[31]_6 [21]),
        .I2(\up_raddr_int_reg[1]_rep__1_0 ),
        .I3(\up_raddr_int_reg[0]_rep_0 ),
        .I4(up_raddr_s[2]),
        .I5(\up_raddr_int_reg[3]_rep_n_0 ),
        .O(\up_dac_pat_data_2_reg[15]_1 [23]));
  LUT6 #(
    .INIT(64'h0000000000080000)) 
    \up_rdata_int[23]_i_1__4 
       (.I0(up_rreq_s_20),
        .I1(\up_rdata_int_reg[31]_7 [21]),
        .I2(\up_raddr_int_reg[1]_rep__1_0 ),
        .I3(\up_raddr_int_reg[0]_rep_0 ),
        .I4(up_raddr_s[2]),
        .I5(\up_raddr_int_reg[3]_rep_n_0 ),
        .O(\up_dac_pat_data_2_reg[15]_2 [23]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \up_rdata_int[23]_i_2 
       (.I0(\up_rdata_int[31]_i_5_n_0 ),
        .I1(\up_rdata_int_reg[31] [23]),
        .I2(\up_rdata_int[17]_i_4_n_0 ),
        .I3(up_adc_gpio_in[23]),
        .I4(up_adc_gpio_out[23]),
        .I5(\up_rdata_int[17]_i_3_n_0 ),
        .O(\up_rdata_int[23]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h0A800080)) 
    \up_rdata_int[23]_i_2__0 
       (.I0(\up_rdata_int[31]_i_5__0_n_0 ),
        .I1(up_dac_gpio_out[22]),
        .I2(\up_raddr_int_reg[5]_0 [3]),
        .I3(\up_raddr_int_reg[5]_0 [2]),
        .I4(\up_rdata_int_reg[31]_2 [22]),
        .O(\up_rdata_int[23]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \up_rdata_int[23]_i_3 
       (.I0(\up_rdata_int[0]_i_3__0_n_0 ),
        .I1(up_timer_reg[23]),
        .I2(\up_rdata_int[31]_i_6_n_0 ),
        .I3(\up_rdata_int_reg[31]_0 [23]),
        .I4(\up_rdata_int_reg[31]_1 [23]),
        .I5(\up_rdata_int[31]_i_7_n_0 ),
        .O(\up_rdata_int[23]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFDFDDDDFFDFFFDF)) 
    \up_rdata_int[23]_i_3__0 
       (.I0(\up_raddr_int_reg[1]_rep__0_n_0 ),
        .I1(\up_raddr_int_reg[0]_rep_0 ),
        .I2(up_dac_gpio_in[23]),
        .I3(\up_rdata_int[31]_i_6__0_n_0 ),
        .I4(\up_rdata_int[31]_i_7__0_n_0 ),
        .I5(\up_rdata_int_reg[31]_3 [22]),
        .O(\up_rdata_int[23]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFEFFFFFFFFF)) 
    \up_rdata_int[24]_i_1 
       (.I0(\up_rdata_int[24]_i_3__0_n_0 ),
        .I1(\up_rdata_int[24]_i_2__2_n_0 ),
        .I2(\up_raddr_int_reg[5]_0 [3]),
        .I3(up_raddr_s[9]),
        .I4(up_raddr_s[7]),
        .I5(up_raddr_s[8]),
        .O(\up_raddr_int_reg[5]_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFEFFFFFFFFF)) 
    \up_rdata_int[24]_i_1__0 
       (.I0(\up_rdata_int[24]_i_3__0_n_0 ),
        .I1(\up_rdata_int[24]_i_4__0_n_0 ),
        .I2(\up_raddr_int_reg[5]_0 [3]),
        .I3(up_raddr_s[9]),
        .I4(up_raddr_s[7]),
        .I5(up_raddr_s[8]),
        .O(\up_raddr_int_reg[5]_2 ));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFFF)) 
    \up_rdata_int[24]_i_1__1 
       (.I0(\up_rdata_int[24]_i_3__0_n_0 ),
        .I1(\up_rdata_int[24]_i_2__2_n_0 ),
        .I2(\up_raddr_int_reg[5]_0 [3]),
        .I3(up_raddr_s[9]),
        .I4(up_raddr_s[7]),
        .I5(up_raddr_s[8]),
        .O(\up_raddr_int_reg[5]_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFFF)) 
    \up_rdata_int[24]_i_1__2 
       (.I0(\up_rdata_int[24]_i_3__0_n_0 ),
        .I1(\up_rdata_int[24]_i_4__0_n_0 ),
        .I2(\up_raddr_int_reg[5]_0 [3]),
        .I3(up_raddr_s[9]),
        .I4(up_raddr_s[7]),
        .I5(up_raddr_s[8]),
        .O(SR));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF0200)) 
    \up_rdata_int[24]_i_1__3 
       (.I0(\up_rdata_int[24]_i_2__0_n_0 ),
        .I1(\up_raddr_int_reg[5]_0 [2]),
        .I2(up_raddr_s[6]),
        .I3(\up_raddr_int_reg[1]_rep_0 ),
        .I4(\up_rdata_int[24]_i_3_n_0 ),
        .I5(\up_rdata_int[24]_i_4_n_0 ),
        .O(\up_adc_start_code_reg[31] [24]));
  LUT5 #(
    .INIT(32'h8A88AAAA)) 
    \up_rdata_int[24]_i_1__4 
       (.I0(up_rreq_s_12),
        .I1(\up_rdata_int[24]_i_2__1_n_0 ),
        .I2(\up_rdata_int[31]_i_3__0_n_0 ),
        .I3(up_timer_reg_29[24]),
        .I4(\up_rdata_int[24]_i_3__1_n_0 ),
        .O(\up_timer_reg[31] [24]));
  LUT6 #(
    .INIT(64'h00000000000008A0)) 
    \up_rdata_int[24]_i_1__5 
       (.I0(up_rreq_s_17),
        .I1(\up_rdata_int_reg[31]_4 [22]),
        .I2(\up_raddr_int_reg[3]_rep_n_0 ),
        .I3(\up_raddr_int_reg[2]_rep_0 ),
        .I4(\up_raddr_int_reg[0]_rep_0 ),
        .I5(\up_raddr_int_reg[1]_rep__1_0 ),
        .O(\up_dac_pat_data_2_reg[15] [24]));
  LUT6 #(
    .INIT(64'h00000000000008A0)) 
    \up_rdata_int[24]_i_1__6 
       (.I0(up_rreq_s_18),
        .I1(\up_rdata_int_reg[31]_5 [22]),
        .I2(\up_raddr_int_reg[3]_rep_n_0 ),
        .I3(\up_raddr_int_reg[2]_rep_0 ),
        .I4(\up_raddr_int_reg[0]_rep_0 ),
        .I5(\up_raddr_int_reg[1]_rep__1_0 ),
        .O(\up_dac_pat_data_2_reg[15]_0 [24]));
  LUT6 #(
    .INIT(64'h00000000000008A0)) 
    \up_rdata_int[24]_i_1__7 
       (.I0(up_rreq_s_19),
        .I1(\up_rdata_int_reg[31]_6 [22]),
        .I2(\up_raddr_int_reg[3]_rep_n_0 ),
        .I3(\up_raddr_int_reg[2]_rep_0 ),
        .I4(\up_raddr_int_reg[0]_rep_0 ),
        .I5(\up_raddr_int_reg[1]_rep__1_0 ),
        .O(\up_dac_pat_data_2_reg[15]_1 [24]));
  LUT6 #(
    .INIT(64'h0002020000000200)) 
    \up_rdata_int[24]_i_1__8 
       (.I0(up_rreq_s_20),
        .I1(\up_raddr_int_reg[1]_rep__1_0 ),
        .I2(\up_raddr_int_reg[0]_rep_0 ),
        .I3(\up_raddr_int_reg[3]_rep_n_0 ),
        .I4(\up_raddr_int_reg[2]_rep_0 ),
        .I5(\up_rdata_int_reg[31]_7 [22]),
        .O(\up_dac_pat_data_2_reg[15]_2 [24]));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT4 #(
    .INIT(16'h0100)) 
    \up_rdata_int[24]_i_2 
       (.I0(\up_raddr_int_reg[0]_rep__0_n_0 ),
        .I1(\up_raddr_int_reg[1]_rep_0 ),
        .I2(\up_raddr_int_reg[2]_rep_0 ),
        .I3(\up_raddr_int_reg[3]_rep__0_n_0 ),
        .O(\up_raddr_int_reg[0]_rep__0_0 [13]));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \up_rdata_int[24]_i_2__0 
       (.I0(\up_raddr_int_reg[2]_rep_0 ),
        .I1(\up_raddr_int_reg[0]_rep__0_n_0 ),
        .I2(\up_raddr_int_reg[5]_0 [3]),
        .I3(\up_raddr_int_reg[3]_rep__0_n_0 ),
        .O(\up_rdata_int[24]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000020062002)) 
    \up_rdata_int[24]_i_2__1 
       (.I0(\up_raddr_int_reg[1]_rep__0_n_0 ),
        .I1(\up_raddr_int_reg[5]_0 [2]),
        .I2(\up_raddr_int_reg[5]_0 [3]),
        .I3(\up_raddr_int_reg[5]_0 [1]),
        .I4(\up_rdata_int_reg[31]_2 [23]),
        .I5(\up_rdata_int[24]_i_4__1_n_0 ),
        .O(\up_rdata_int[24]_i_2__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \up_rdata_int[24]_i_2__2 
       (.I0(up_raddr_s[6]),
        .I1(\up_raddr_int_reg[5]_0 [2]),
        .O(\up_rdata_int[24]_i_2__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \up_rdata_int[24]_i_3 
       (.I0(\up_rdata_int[31]_i_5_n_0 ),
        .I1(\up_rdata_int_reg[31] [24]),
        .I2(\up_rdata_int[17]_i_4_n_0 ),
        .I3(up_adc_gpio_in[24]),
        .I4(up_adc_gpio_out[24]),
        .I5(\up_rdata_int[17]_i_3_n_0 ),
        .O(\up_rdata_int[24]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFEFFFFFFFFF)) 
    \up_rdata_int[24]_i_3__0 
       (.I0(up_raddr_s[11]),
        .I1(up_raddr_s[12]),
        .I2(up_rreq_s__0),
        .I3(up_raddr_s[13]),
        .I4(up_raddr_s[10]),
        .I5(s_axi_aresetn),
        .O(\up_rdata_int[24]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFDFDDDDFFDFFFDF)) 
    \up_rdata_int[24]_i_3__1 
       (.I0(\up_raddr_int_reg[1]_rep__0_n_0 ),
        .I1(\up_raddr_int_reg[0]_rep_0 ),
        .I2(up_dac_gpio_in[24]),
        .I3(\up_rdata_int[31]_i_6__0_n_0 ),
        .I4(\up_rdata_int[31]_i_7__0_n_0 ),
        .I5(\up_rdata_int_reg[31]_3 [23]),
        .O(\up_rdata_int[24]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \up_rdata_int[24]_i_4 
       (.I0(\up_rdata_int[0]_i_3__0_n_0 ),
        .I1(up_timer_reg[24]),
        .I2(\up_rdata_int[31]_i_6_n_0 ),
        .I3(\up_rdata_int_reg[31]_0 [24]),
        .I4(\up_rdata_int_reg[31]_1 [24]),
        .I5(\up_rdata_int[31]_i_7_n_0 ),
        .O(\up_rdata_int[24]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \up_rdata_int[24]_i_4__0 
       (.I0(\up_raddr_int_reg[5]_0 [2]),
        .I1(up_raddr_s[6]),
        .O(\up_rdata_int[24]_i_4__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT5 #(
    .INIT(32'hDFFFDFDF)) 
    \up_rdata_int[24]_i_4__1 
       (.I0(\up_raddr_int_reg[2]_rep_0 ),
        .I1(up_raddr_s[6]),
        .I2(\up_raddr_int_reg[0]_rep_0 ),
        .I3(up_dac_gpio_out[23]),
        .I4(\up_raddr_int_reg[5]_0 [3]),
        .O(\up_rdata_int[24]_i_4__1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \up_rdata_int[25]_i_1 
       (.I0(\up_rdata_int[25]_i_2_n_0 ),
        .I1(\up_rdata_int[25]_i_3_n_0 ),
        .O(\up_adc_start_code_reg[31] [25]));
  LUT5 #(
    .INIT(32'h8A88AAAA)) 
    \up_rdata_int[25]_i_1__0 
       (.I0(up_rreq_s_12),
        .I1(\up_rdata_int[25]_i_2__0_n_0 ),
        .I2(\up_rdata_int[31]_i_3__0_n_0 ),
        .I3(up_timer_reg_29[25]),
        .I4(\up_rdata_int[25]_i_3__0_n_0 ),
        .O(\up_timer_reg[31] [25]));
  LUT6 #(
    .INIT(64'h0000000000080000)) 
    \up_rdata_int[25]_i_1__1 
       (.I0(up_rreq_s_17),
        .I1(\up_rdata_int_reg[31]_4 [23]),
        .I2(\up_raddr_int_reg[1]_rep__1_0 ),
        .I3(\up_raddr_int_reg[0]_rep_0 ),
        .I4(up_raddr_s[2]),
        .I5(\up_raddr_int_reg[3]_rep_n_0 ),
        .O(\up_dac_pat_data_2_reg[15] [25]));
  LUT6 #(
    .INIT(64'h0000000000080000)) 
    \up_rdata_int[25]_i_1__2 
       (.I0(up_rreq_s_18),
        .I1(\up_rdata_int_reg[31]_5 [23]),
        .I2(\up_raddr_int_reg[1]_rep__1_0 ),
        .I3(\up_raddr_int_reg[0]_rep_0 ),
        .I4(up_raddr_s[2]),
        .I5(\up_raddr_int_reg[3]_rep_n_0 ),
        .O(\up_dac_pat_data_2_reg[15]_0 [25]));
  LUT6 #(
    .INIT(64'h0000000000080000)) 
    \up_rdata_int[25]_i_1__3 
       (.I0(up_rreq_s_19),
        .I1(\up_rdata_int_reg[31]_6 [23]),
        .I2(\up_raddr_int_reg[1]_rep__1_0 ),
        .I3(\up_raddr_int_reg[0]_rep_0 ),
        .I4(up_raddr_s[2]),
        .I5(\up_raddr_int_reg[3]_rep_n_0 ),
        .O(\up_dac_pat_data_2_reg[15]_1 [25]));
  LUT6 #(
    .INIT(64'h0000000000080000)) 
    \up_rdata_int[25]_i_1__4 
       (.I0(up_rreq_s_20),
        .I1(\up_rdata_int_reg[31]_7 [23]),
        .I2(\up_raddr_int_reg[1]_rep__1_0 ),
        .I3(\up_raddr_int_reg[0]_rep_0 ),
        .I4(up_raddr_s[2]),
        .I5(\up_raddr_int_reg[3]_rep_n_0 ),
        .O(\up_dac_pat_data_2_reg[15]_2 [25]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \up_rdata_int[25]_i_2 
       (.I0(\up_rdata_int[31]_i_5_n_0 ),
        .I1(\up_rdata_int_reg[31] [25]),
        .I2(\up_rdata_int[17]_i_4_n_0 ),
        .I3(up_adc_gpio_in[25]),
        .I4(up_adc_gpio_out[25]),
        .I5(\up_rdata_int[17]_i_3_n_0 ),
        .O(\up_rdata_int[25]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h0A800080)) 
    \up_rdata_int[25]_i_2__0 
       (.I0(\up_rdata_int[31]_i_5__0_n_0 ),
        .I1(up_dac_gpio_out[24]),
        .I2(\up_raddr_int_reg[5]_0 [3]),
        .I3(\up_raddr_int_reg[5]_0 [2]),
        .I4(\up_rdata_int_reg[31]_2 [24]),
        .O(\up_rdata_int[25]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \up_rdata_int[25]_i_3 
       (.I0(\up_rdata_int[0]_i_3__0_n_0 ),
        .I1(up_timer_reg[25]),
        .I2(\up_rdata_int[31]_i_6_n_0 ),
        .I3(\up_rdata_int_reg[31]_0 [25]),
        .I4(\up_rdata_int_reg[31]_1 [25]),
        .I5(\up_rdata_int[31]_i_7_n_0 ),
        .O(\up_rdata_int[25]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFDFDDDDFFDFFFDF)) 
    \up_rdata_int[25]_i_3__0 
       (.I0(\up_raddr_int_reg[1]_rep__0_n_0 ),
        .I1(\up_raddr_int_reg[0]_rep_0 ),
        .I2(up_dac_gpio_in[25]),
        .I3(\up_rdata_int[31]_i_6__0_n_0 ),
        .I4(\up_rdata_int[31]_i_7__0_n_0 ),
        .I5(\up_rdata_int_reg[31]_3 [24]),
        .O(\up_rdata_int[25]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \up_rdata_int[26]_i_1 
       (.I0(\up_rdata_int[26]_i_2_n_0 ),
        .I1(\up_rdata_int[26]_i_3_n_0 ),
        .O(\up_adc_start_code_reg[31] [26]));
  LUT5 #(
    .INIT(32'hAA20AAAA)) 
    \up_rdata_int[26]_i_1__0 
       (.I0(up_rreq_s_12),
        .I1(\up_rdata_int[31]_i_3__0_n_0 ),
        .I2(up_timer_reg_29[26]),
        .I3(\up_rdata_int[26]_i_2__0_n_0 ),
        .I4(\up_rdata_int[26]_i_3__0_n_0 ),
        .O(\up_timer_reg[31] [26]));
  LUT6 #(
    .INIT(64'h0000000000080000)) 
    \up_rdata_int[26]_i_1__1 
       (.I0(up_rreq_s_17),
        .I1(\up_rdata_int_reg[31]_4 [24]),
        .I2(\up_raddr_int_reg[1]_rep__1_0 ),
        .I3(\up_raddr_int_reg[0]_rep_0 ),
        .I4(up_raddr_s[2]),
        .I5(\up_raddr_int_reg[3]_rep_n_0 ),
        .O(\up_dac_pat_data_2_reg[15] [26]));
  LUT6 #(
    .INIT(64'h0000000000080000)) 
    \up_rdata_int[26]_i_1__2 
       (.I0(up_rreq_s_18),
        .I1(\up_rdata_int_reg[31]_5 [24]),
        .I2(\up_raddr_int_reg[1]_rep__1_0 ),
        .I3(\up_raddr_int_reg[0]_rep_0 ),
        .I4(up_raddr_s[2]),
        .I5(\up_raddr_int_reg[3]_rep_n_0 ),
        .O(\up_dac_pat_data_2_reg[15]_0 [26]));
  LUT6 #(
    .INIT(64'h0000000000080000)) 
    \up_rdata_int[26]_i_1__3 
       (.I0(up_rreq_s_19),
        .I1(\up_rdata_int_reg[31]_6 [24]),
        .I2(\up_raddr_int_reg[1]_rep__1_0 ),
        .I3(\up_raddr_int_reg[0]_rep_0 ),
        .I4(up_raddr_s[2]),
        .I5(\up_raddr_int_reg[3]_rep_n_0 ),
        .O(\up_dac_pat_data_2_reg[15]_1 [26]));
  LUT6 #(
    .INIT(64'h0000000000080000)) 
    \up_rdata_int[26]_i_1__4 
       (.I0(up_rreq_s_20),
        .I1(\up_rdata_int_reg[31]_7 [24]),
        .I2(\up_raddr_int_reg[1]_rep__1_0 ),
        .I3(\up_raddr_int_reg[0]_rep_0 ),
        .I4(up_raddr_s[2]),
        .I5(\up_raddr_int_reg[3]_rep_n_0 ),
        .O(\up_dac_pat_data_2_reg[15]_2 [26]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \up_rdata_int[26]_i_2 
       (.I0(\up_rdata_int[31]_i_5_n_0 ),
        .I1(\up_rdata_int_reg[31] [26]),
        .I2(\up_rdata_int[17]_i_4_n_0 ),
        .I3(up_adc_gpio_in[26]),
        .I4(up_adc_gpio_out[26]),
        .I5(\up_rdata_int[17]_i_3_n_0 ),
        .O(\up_rdata_int[26]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h0A800080)) 
    \up_rdata_int[26]_i_2__0 
       (.I0(\up_rdata_int[31]_i_5__0_n_0 ),
        .I1(up_dac_gpio_out[25]),
        .I2(\up_raddr_int_reg[5]_0 [3]),
        .I3(\up_raddr_int_reg[5]_0 [2]),
        .I4(\up_rdata_int_reg[31]_2 [25]),
        .O(\up_rdata_int[26]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \up_rdata_int[26]_i_3 
       (.I0(\up_rdata_int[0]_i_3__0_n_0 ),
        .I1(up_timer_reg[26]),
        .I2(\up_rdata_int[31]_i_6_n_0 ),
        .I3(\up_rdata_int_reg[31]_0 [26]),
        .I4(\up_rdata_int_reg[31]_1 [26]),
        .I5(\up_rdata_int[31]_i_7_n_0 ),
        .O(\up_rdata_int[26]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFDFDDDDFFDFFFDF)) 
    \up_rdata_int[26]_i_3__0 
       (.I0(\up_raddr_int_reg[1]_rep__0_n_0 ),
        .I1(\up_raddr_int_reg[0]_rep_0 ),
        .I2(up_dac_gpio_in[26]),
        .I3(\up_rdata_int[31]_i_6__0_n_0 ),
        .I4(\up_rdata_int[31]_i_7__0_n_0 ),
        .I5(\up_rdata_int_reg[31]_3 [25]),
        .O(\up_rdata_int[26]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \up_rdata_int[27]_i_1 
       (.I0(\up_rdata_int[27]_i_2_n_0 ),
        .I1(\up_rdata_int[27]_i_3_n_0 ),
        .O(\up_adc_start_code_reg[31] [27]));
  LUT5 #(
    .INIT(32'hAA20AAAA)) 
    \up_rdata_int[27]_i_1__0 
       (.I0(up_rreq_s_12),
        .I1(\up_rdata_int[31]_i_3__0_n_0 ),
        .I2(up_timer_reg_29[27]),
        .I3(\up_rdata_int[27]_i_2__0_n_0 ),
        .I4(\up_rdata_int[27]_i_3__0_n_0 ),
        .O(\up_timer_reg[31] [27]));
  LUT6 #(
    .INIT(64'h0000000000080000)) 
    \up_rdata_int[27]_i_1__1 
       (.I0(up_rreq_s_17),
        .I1(\up_rdata_int_reg[31]_4 [25]),
        .I2(\up_raddr_int_reg[1]_rep__1_0 ),
        .I3(\up_raddr_int_reg[0]_rep_0 ),
        .I4(up_raddr_s[2]),
        .I5(\up_raddr_int_reg[3]_rep_n_0 ),
        .O(\up_dac_pat_data_2_reg[15] [27]));
  LUT6 #(
    .INIT(64'h0000000000080000)) 
    \up_rdata_int[27]_i_1__2 
       (.I0(up_rreq_s_18),
        .I1(\up_rdata_int_reg[31]_5 [25]),
        .I2(\up_raddr_int_reg[1]_rep__1_0 ),
        .I3(\up_raddr_int_reg[0]_rep_0 ),
        .I4(up_raddr_s[2]),
        .I5(\up_raddr_int_reg[3]_rep_n_0 ),
        .O(\up_dac_pat_data_2_reg[15]_0 [27]));
  LUT6 #(
    .INIT(64'h0000000000080000)) 
    \up_rdata_int[27]_i_1__3 
       (.I0(up_rreq_s_19),
        .I1(\up_rdata_int_reg[31]_6 [25]),
        .I2(\up_raddr_int_reg[1]_rep__1_0 ),
        .I3(\up_raddr_int_reg[0]_rep_0 ),
        .I4(up_raddr_s[2]),
        .I5(\up_raddr_int_reg[3]_rep_n_0 ),
        .O(\up_dac_pat_data_2_reg[15]_1 [27]));
  LUT6 #(
    .INIT(64'h0000000000080000)) 
    \up_rdata_int[27]_i_1__4 
       (.I0(up_rreq_s_20),
        .I1(\up_rdata_int_reg[31]_7 [25]),
        .I2(\up_raddr_int_reg[1]_rep__1_0 ),
        .I3(\up_raddr_int_reg[0]_rep_0 ),
        .I4(up_raddr_s[2]),
        .I5(\up_raddr_int_reg[3]_rep_n_0 ),
        .O(\up_dac_pat_data_2_reg[15]_2 [27]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \up_rdata_int[27]_i_2 
       (.I0(\up_rdata_int[31]_i_5_n_0 ),
        .I1(\up_rdata_int_reg[31] [27]),
        .I2(\up_rdata_int[17]_i_4_n_0 ),
        .I3(up_adc_gpio_in[27]),
        .I4(up_adc_gpio_out[27]),
        .I5(\up_rdata_int[17]_i_3_n_0 ),
        .O(\up_rdata_int[27]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h0A800080)) 
    \up_rdata_int[27]_i_2__0 
       (.I0(\up_rdata_int[31]_i_5__0_n_0 ),
        .I1(up_dac_gpio_out[26]),
        .I2(\up_raddr_int_reg[5]_0 [3]),
        .I3(\up_raddr_int_reg[5]_0 [2]),
        .I4(\up_rdata_int_reg[31]_2 [26]),
        .O(\up_rdata_int[27]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \up_rdata_int[27]_i_3 
       (.I0(\up_rdata_int[0]_i_3__0_n_0 ),
        .I1(up_timer_reg[27]),
        .I2(\up_rdata_int[31]_i_6_n_0 ),
        .I3(\up_rdata_int_reg[31]_0 [27]),
        .I4(\up_rdata_int_reg[31]_1 [27]),
        .I5(\up_rdata_int[31]_i_7_n_0 ),
        .O(\up_rdata_int[27]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFDFDDDDFFDFFFDF)) 
    \up_rdata_int[27]_i_3__0 
       (.I0(\up_raddr_int_reg[1]_rep__0_n_0 ),
        .I1(\up_raddr_int_reg[0]_rep_0 ),
        .I2(up_dac_gpio_in[27]),
        .I3(\up_rdata_int[31]_i_6__0_n_0 ),
        .I4(\up_rdata_int[31]_i_7__0_n_0 ),
        .I5(\up_rdata_int_reg[31]_3 [26]),
        .O(\up_rdata_int[27]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \up_rdata_int[28]_i_1 
       (.I0(\up_rdata_int[28]_i_2_n_0 ),
        .I1(\up_rdata_int[28]_i_3_n_0 ),
        .O(\up_adc_start_code_reg[31] [28]));
  LUT5 #(
    .INIT(32'hAA20AAAA)) 
    \up_rdata_int[28]_i_1__0 
       (.I0(up_rreq_s_12),
        .I1(\up_rdata_int[31]_i_3__0_n_0 ),
        .I2(up_timer_reg_29[28]),
        .I3(\up_rdata_int[28]_i_2__0_n_0 ),
        .I4(\up_rdata_int[28]_i_3__0_n_0 ),
        .O(\up_timer_reg[31] [28]));
  LUT6 #(
    .INIT(64'h0000000000080000)) 
    \up_rdata_int[28]_i_1__1 
       (.I0(up_rreq_s_17),
        .I1(\up_rdata_int_reg[31]_4 [26]),
        .I2(\up_raddr_int_reg[1]_rep__1_0 ),
        .I3(\up_raddr_int_reg[0]_rep_0 ),
        .I4(up_raddr_s[2]),
        .I5(\up_raddr_int_reg[3]_rep_n_0 ),
        .O(\up_dac_pat_data_2_reg[15] [28]));
  LUT6 #(
    .INIT(64'h0000000000080000)) 
    \up_rdata_int[28]_i_1__2 
       (.I0(up_rreq_s_18),
        .I1(\up_rdata_int_reg[31]_5 [26]),
        .I2(\up_raddr_int_reg[1]_rep__1_0 ),
        .I3(\up_raddr_int_reg[0]_rep_0 ),
        .I4(up_raddr_s[2]),
        .I5(\up_raddr_int_reg[3]_rep_n_0 ),
        .O(\up_dac_pat_data_2_reg[15]_0 [28]));
  LUT6 #(
    .INIT(64'h0000000000080000)) 
    \up_rdata_int[28]_i_1__3 
       (.I0(up_rreq_s_19),
        .I1(\up_rdata_int_reg[31]_6 [26]),
        .I2(\up_raddr_int_reg[1]_rep__1_0 ),
        .I3(\up_raddr_int_reg[0]_rep_0 ),
        .I4(up_raddr_s[2]),
        .I5(\up_raddr_int_reg[3]_rep_n_0 ),
        .O(\up_dac_pat_data_2_reg[15]_1 [28]));
  LUT6 #(
    .INIT(64'h0000000000080000)) 
    \up_rdata_int[28]_i_1__4 
       (.I0(up_rreq_s_20),
        .I1(\up_rdata_int_reg[31]_7 [26]),
        .I2(\up_raddr_int_reg[1]_rep__1_0 ),
        .I3(\up_raddr_int_reg[0]_rep_0 ),
        .I4(up_raddr_s[2]),
        .I5(\up_raddr_int_reg[3]_rep_n_0 ),
        .O(\up_dac_pat_data_2_reg[15]_2 [28]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \up_rdata_int[28]_i_2 
       (.I0(\up_rdata_int[31]_i_5_n_0 ),
        .I1(\up_rdata_int_reg[31] [28]),
        .I2(\up_rdata_int[17]_i_4_n_0 ),
        .I3(up_adc_gpio_in[28]),
        .I4(up_adc_gpio_out[28]),
        .I5(\up_rdata_int[17]_i_3_n_0 ),
        .O(\up_rdata_int[28]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h0A800080)) 
    \up_rdata_int[28]_i_2__0 
       (.I0(\up_rdata_int[31]_i_5__0_n_0 ),
        .I1(up_dac_gpio_out[27]),
        .I2(\up_raddr_int_reg[5]_0 [3]),
        .I3(\up_raddr_int_reg[5]_0 [2]),
        .I4(\up_rdata_int_reg[31]_2 [27]),
        .O(\up_rdata_int[28]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \up_rdata_int[28]_i_3 
       (.I0(\up_rdata_int[0]_i_3__0_n_0 ),
        .I1(up_timer_reg[28]),
        .I2(\up_rdata_int[31]_i_6_n_0 ),
        .I3(\up_rdata_int_reg[31]_0 [28]),
        .I4(\up_rdata_int_reg[31]_1 [28]),
        .I5(\up_rdata_int[31]_i_7_n_0 ),
        .O(\up_rdata_int[28]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFDFDDDDFFDFFFDF)) 
    \up_rdata_int[28]_i_3__0 
       (.I0(\up_raddr_int_reg[1]_rep__0_n_0 ),
        .I1(\up_raddr_int_reg[0]_rep_0 ),
        .I2(up_dac_gpio_in[28]),
        .I3(\up_rdata_int[31]_i_6__0_n_0 ),
        .I4(\up_rdata_int[31]_i_7__0_n_0 ),
        .I5(\up_rdata_int_reg[31]_3 [27]),
        .O(\up_rdata_int[28]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \up_rdata_int[29]_i_1 
       (.I0(\up_rdata_int[29]_i_2_n_0 ),
        .I1(\up_rdata_int[29]_i_3_n_0 ),
        .O(\up_adc_start_code_reg[31] [29]));
  LUT5 #(
    .INIT(32'hAA20AAAA)) 
    \up_rdata_int[29]_i_1__0 
       (.I0(up_rreq_s_12),
        .I1(\up_rdata_int[31]_i_3__0_n_0 ),
        .I2(up_timer_reg_29[29]),
        .I3(\up_rdata_int[29]_i_2__0_n_0 ),
        .I4(\up_rdata_int[29]_i_3__0_n_0 ),
        .O(\up_timer_reg[31] [29]));
  LUT6 #(
    .INIT(64'h0000000000080000)) 
    \up_rdata_int[29]_i_1__1 
       (.I0(up_rreq_s_17),
        .I1(\up_rdata_int_reg[31]_4 [27]),
        .I2(\up_raddr_int_reg[1]_rep__1_0 ),
        .I3(\up_raddr_int_reg[0]_rep_0 ),
        .I4(up_raddr_s[2]),
        .I5(\up_raddr_int_reg[3]_rep_n_0 ),
        .O(\up_dac_pat_data_2_reg[15] [29]));
  LUT6 #(
    .INIT(64'h0000000000080000)) 
    \up_rdata_int[29]_i_1__2 
       (.I0(up_rreq_s_18),
        .I1(\up_rdata_int_reg[31]_5 [27]),
        .I2(\up_raddr_int_reg[1]_rep__1_0 ),
        .I3(\up_raddr_int_reg[0]_rep_0 ),
        .I4(up_raddr_s[2]),
        .I5(\up_raddr_int_reg[3]_rep_n_0 ),
        .O(\up_dac_pat_data_2_reg[15]_0 [29]));
  LUT6 #(
    .INIT(64'h0000000000080000)) 
    \up_rdata_int[29]_i_1__3 
       (.I0(up_rreq_s_19),
        .I1(\up_rdata_int_reg[31]_6 [27]),
        .I2(\up_raddr_int_reg[1]_rep__1_0 ),
        .I3(\up_raddr_int_reg[0]_rep_0 ),
        .I4(up_raddr_s[2]),
        .I5(\up_raddr_int_reg[3]_rep_n_0 ),
        .O(\up_dac_pat_data_2_reg[15]_1 [29]));
  LUT6 #(
    .INIT(64'h0000000000080000)) 
    \up_rdata_int[29]_i_1__4 
       (.I0(up_rreq_s_20),
        .I1(\up_rdata_int_reg[31]_7 [27]),
        .I2(\up_raddr_int_reg[1]_rep__1_0 ),
        .I3(\up_raddr_int_reg[0]_rep_0 ),
        .I4(up_raddr_s[2]),
        .I5(\up_raddr_int_reg[3]_rep_n_0 ),
        .O(\up_dac_pat_data_2_reg[15]_2 [29]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \up_rdata_int[29]_i_2 
       (.I0(\up_rdata_int[31]_i_5_n_0 ),
        .I1(\up_rdata_int_reg[31] [29]),
        .I2(\up_rdata_int[17]_i_4_n_0 ),
        .I3(up_adc_gpio_in[29]),
        .I4(up_adc_gpio_out[29]),
        .I5(\up_rdata_int[17]_i_3_n_0 ),
        .O(\up_rdata_int[29]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h0A800080)) 
    \up_rdata_int[29]_i_2__0 
       (.I0(\up_rdata_int[31]_i_5__0_n_0 ),
        .I1(up_dac_gpio_out[28]),
        .I2(\up_raddr_int_reg[5]_0 [3]),
        .I3(\up_raddr_int_reg[5]_0 [2]),
        .I4(\up_rdata_int_reg[31]_2 [28]),
        .O(\up_rdata_int[29]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \up_rdata_int[29]_i_3 
       (.I0(\up_rdata_int[0]_i_3__0_n_0 ),
        .I1(up_timer_reg[29]),
        .I2(\up_rdata_int[31]_i_6_n_0 ),
        .I3(\up_rdata_int_reg[31]_0 [29]),
        .I4(\up_rdata_int_reg[31]_1 [29]),
        .I5(\up_rdata_int[31]_i_7_n_0 ),
        .O(\up_rdata_int[29]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFDFDDDDFFDFFFDF)) 
    \up_rdata_int[29]_i_3__0 
       (.I0(\up_raddr_int_reg[1]_rep__0_n_0 ),
        .I1(\up_raddr_int_reg[0]_rep_0 ),
        .I2(up_dac_gpio_in[29]),
        .I3(\up_rdata_int[31]_i_6__0_n_0 ),
        .I4(\up_rdata_int[31]_i_7__0_n_0 ),
        .I5(\up_rdata_int_reg[31]_3 [28]),
        .O(\up_rdata_int[29]_i_3__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFFEFEFE)) 
    \up_rdata_int[2]_i_1 
       (.I0(\up_rdata_int[2]_i_2_n_0 ),
        .I1(\up_rdata_int[2]_i_3_n_0 ),
        .I2(s_axi_aresetn_1),
        .I3(\up_rdata_int[4]_i_4_n_0 ),
        .I4(up_adc_drdata_s[32]),
        .O(s_axi_aresetn_0[2]));
  LUT5 #(
    .INIT(32'hFFFFFFF8)) 
    \up_rdata_int[2]_i_1__0 
       (.I0(\up_rdata_int[17]_i_3_n_0 ),
        .I1(up_adc_gpio_out[2]),
        .I2(\up_rdata_int[2]_i_2__0_n_0 ),
        .I3(\up_rdata_int[2]_i_3__0_n_0 ),
        .I4(\up_rdata_int[2]_i_4_n_0 ),
        .O(\up_adc_start_code_reg[31] [2]));
  LUT6 #(
    .INIT(64'h000000000A0000C0)) 
    \up_rdata_int[2]_i_1__1 
       (.I0(\up_rdata_int_reg[3] [2]),
        .I1(up_adc_pn_err_s[3]),
        .I2(\up_raddr_int_reg[0]_rep__0_n_0 ),
        .I3(\up_raddr_int_reg[1]_rep__1_0 ),
        .I4(\up_raddr_int_reg[2]_rep_0 ),
        .I5(\up_raddr_int_reg[3]_rep__0_n_0 ),
        .O(\up_raddr_int_reg[2]_rep_1 [2]));
  LUT6 #(
    .INIT(64'h000000000A0000C0)) 
    \up_rdata_int[2]_i_1__2 
       (.I0(\up_rdata_int_reg[3]_0 [2]),
        .I1(up_adc_pn_err_s[2]),
        .I2(\up_raddr_int_reg[0]_rep__0_n_0 ),
        .I3(\up_raddr_int_reg[1]_rep__1_0 ),
        .I4(\up_raddr_int_reg[2]_rep_0 ),
        .I5(\up_raddr_int_reg[3]_rep__0_n_0 ),
        .O(\up_raddr_int_reg[2]_rep_2 [2]));
  LUT6 #(
    .INIT(64'h000000000A0000C0)) 
    \up_rdata_int[2]_i_1__3 
       (.I0(\up_rdata_int_reg[3]_1 [2]),
        .I1(up_adc_pn_err_s[0]),
        .I2(\up_raddr_int_reg[0]_rep__0_n_0 ),
        .I3(\up_raddr_int_reg[1]_rep__1_0 ),
        .I4(\up_raddr_int_reg[2]_rep_0 ),
        .I5(\up_raddr_int_reg[3]_rep__0_n_0 ),
        .O(\up_raddr_int_reg[0]_rep__0_0 [2]));
  LUT6 #(
    .INIT(64'h000000000A0000C0)) 
    \up_rdata_int[2]_i_1__4 
       (.I0(\up_rdata_int_reg[3]_2 [2]),
        .I1(up_adc_pn_err_s[1]),
        .I2(\up_raddr_int_reg[0]_rep__0_n_0 ),
        .I3(\up_raddr_int_reg[1]_rep__1_0 ),
        .I4(\up_raddr_int_reg[2]_rep_0 ),
        .I5(\up_raddr_int_reg[3]_rep__0_n_0 ),
        .O(\up_raddr_int_reg[2]_rep_3 [2]));
  LUT6 #(
    .INIT(64'hA8AAA8A888888888)) 
    \up_rdata_int[2]_i_1__5 
       (.I0(up_rreq_s_12),
        .I1(\up_rdata_int[2]_i_2__1_n_0 ),
        .I2(\up_rdata_int[2]_i_3__1_n_0 ),
        .I3(\up_rdata_int[7]_i_2__0_n_0 ),
        .I4(\up_rdata_int_reg[31]_2 [1]),
        .I5(\up_raddr_int_reg[0]_rep_0 ),
        .O(\up_timer_reg[31] [2]));
  LUT5 #(
    .INIT(32'h08AA0808)) 
    \up_rdata_int[2]_i_1__6 
       (.I0(up_rreq_s_17),
        .I1(\up_rdata_int_reg[31]_4 [0]),
        .I2(\up_rdata_int[3]_i_3__2_n_0 ),
        .I3(\up_rdata_int[3]_i_2__1_n_0 ),
        .I4(\up_rdata_int_reg[3]_3 [0]),
        .O(\up_dac_pat_data_2_reg[15] [2]));
  LUT5 #(
    .INIT(32'h08AA0808)) 
    \up_rdata_int[2]_i_1__7 
       (.I0(up_rreq_s_18),
        .I1(\up_rdata_int_reg[31]_5 [0]),
        .I2(\up_rdata_int[3]_i_3__2_n_0 ),
        .I3(\up_rdata_int[3]_i_2__1_n_0 ),
        .I4(\up_rdata_int_reg[3]_4 [0]),
        .O(\up_dac_pat_data_2_reg[15]_0 [2]));
  LUT5 #(
    .INIT(32'h08AA0808)) 
    \up_rdata_int[2]_i_1__8 
       (.I0(up_rreq_s_19),
        .I1(\up_rdata_int_reg[31]_6 [0]),
        .I2(\up_rdata_int[3]_i_3__2_n_0 ),
        .I3(\up_rdata_int[3]_i_2__1_n_0 ),
        .I4(\up_rdata_int_reg[3]_5 [0]),
        .O(\up_dac_pat_data_2_reg[15]_1 [2]));
  LUT5 #(
    .INIT(32'h08AA0808)) 
    \up_rdata_int[2]_i_1__9 
       (.I0(up_rreq_s_20),
        .I1(\up_rdata_int_reg[31]_7 [0]),
        .I2(\up_rdata_int[3]_i_3__2_n_0 ),
        .I3(\up_rdata_int[3]_i_2__1_n_0 ),
        .I4(\up_rdata_int_reg[3]_6 [0]),
        .O(\up_dac_pat_data_2_reg[15]_2 [2]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \up_rdata_int[2]_i_2 
       (.I0(\up_rdata_int[4]_i_5_n_0 ),
        .I1(up_adc_drdata_s[2]),
        .I2(\up_rdata_int[4]_i_6_n_0 ),
        .I3(up_adc_drdata_s[7]),
        .I4(up_adc_drdata_s[12]),
        .I5(\up_rdata_int[4]_i_7_n_0 ),
        .O(\up_rdata_int[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAEAAAAAAAAAAAA)) 
    \up_rdata_int[2]_i_2__0 
       (.I0(\up_rdata_int[2]_i_5_n_0 ),
        .I1(\up_rdata_int[2]_i_6_n_0 ),
        .I2(\up_raddr_int_reg[3]_rep__0_n_0 ),
        .I3(\up_raddr_int_reg[0]_rep__0_n_0 ),
        .I4(p_4_in),
        .I5(\up_raddr_int_reg[5]_0 [3]),
        .O(\up_rdata_int[2]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAEFFAEAE)) 
    \up_rdata_int[2]_i_2__1 
       (.I0(\up_rdata_int[2]_i_4__0_n_0 ),
        .I1(\up_rdata_int_reg[31]_3 [1]),
        .I2(\up_rdata_int[31]_i_7__0_n_0 ),
        .I3(\up_rdata_int[31]_i_6__0_n_0 ),
        .I4(up_dac_gpio_in[2]),
        .I5(\up_rdata_int[1]_i_3__3_n_0 ),
        .O(\up_rdata_int[2]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \up_rdata_int[2]_i_3 
       (.I0(\up_rdata_int[4]_i_8_n_0 ),
        .I1(up_adc_drdata_s[17]),
        .I2(\up_rdata_int[4]_i_9_n_0 ),
        .I3(up_adc_drdata_s[22]),
        .I4(up_adc_drdata_s[27]),
        .I5(\up_rdata_int[4]_i_10_n_0 ),
        .O(\up_rdata_int[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \up_rdata_int[2]_i_3__0 
       (.I0(\up_rdata_int[4]_i_4__0_n_0 ),
        .I1(data3[2]),
        .I2(\up_rdata_int[31]_i_6_n_0 ),
        .I3(\up_rdata_int_reg[31]_0 [2]),
        .I4(up_timer_reg[2]),
        .I5(\up_rdata_int[0]_i_3__0_n_0 ),
        .O(\up_rdata_int[2]_i_3__0_n_0 ));
  LUT5 #(
    .INIT(32'h0A800080)) 
    \up_rdata_int[2]_i_3__1 
       (.I0(\up_rdata_int[15]_i_5_n_0 ),
        .I1(up_dac_gpio_out[2]),
        .I2(\up_raddr_int_reg[5]_0 [3]),
        .I3(\up_raddr_int_reg[5]_0 [2]),
        .I4(up_dac_sync_reg[1]),
        .O(\up_rdata_int[2]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \up_rdata_int[2]_i_4 
       (.I0(\up_rdata_int[31]_i_7_n_0 ),
        .I1(\up_rdata_int_reg[31]_1 [2]),
        .I2(\up_rdata_int[31]_i_5_n_0 ),
        .I3(\up_rdata_int_reg[31] [2]),
        .I4(up_adc_gpio_in[2]),
        .I5(\up_rdata_int[17]_i_4_n_0 ),
        .O(\up_rdata_int[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0220002002000000)) 
    \up_rdata_int[2]_i_4__0 
       (.I0(\up_rdata_int[2]_i_5__0_n_0 ),
        .I1(\up_raddr_int_reg[5]_0 [3]),
        .I2(\up_raddr_int_reg[5]_0 [2]),
        .I3(up_raddr_s[6]),
        .I4(up_timer_reg_29[2]),
        .I5(data1[2]),
        .O(\up_rdata_int[2]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F8888888)) 
    \up_rdata_int[2]_i_5 
       (.I0(\up_rdata_int[19]_i_2_n_0 ),
        .I1(data2[2]),
        .I2(\up_rdata_int[24]_i_2__0_n_0 ),
        .I3(\up_raddr_int_reg[1]_rep_0 ),
        .I4(up_status_pn_oos),
        .I5(\up_rdata_int[24]_i_2__2_n_0 ),
        .O(\up_rdata_int[2]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \up_rdata_int[2]_i_5__0 
       (.I0(\up_raddr_int_reg[1]_rep_0 ),
        .I1(\up_raddr_int_reg[0]_rep_0 ),
        .I2(\up_raddr_int_reg[2]_rep_0 ),
        .I3(\up_raddr_int_reg[5]_0 [1]),
        .O(\up_rdata_int[2]_i_5__0_n_0 ));
  LUT4 #(
    .INIT(16'h0010)) 
    \up_rdata_int[2]_i_6 
       (.I0(\up_raddr_int_reg[5]_0 [2]),
        .I1(up_raddr_s[6]),
        .I2(\up_raddr_int_reg[1]_rep_0 ),
        .I3(\up_raddr_int_reg[2]_rep_0 ),
        .O(\up_rdata_int[2]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \up_rdata_int[30]_i_1 
       (.I0(\up_rdata_int[30]_i_2_n_0 ),
        .I1(\up_rdata_int[30]_i_3_n_0 ),
        .O(\up_adc_start_code_reg[31] [30]));
  LUT5 #(
    .INIT(32'h8A88AAAA)) 
    \up_rdata_int[30]_i_1__0 
       (.I0(up_rreq_s_12),
        .I1(\up_rdata_int[30]_i_2__0_n_0 ),
        .I2(\up_rdata_int[31]_i_3__0_n_0 ),
        .I3(up_timer_reg_29[30]),
        .I4(\up_rdata_int[30]_i_3__0_n_0 ),
        .O(\up_timer_reg[31] [30]));
  LUT6 #(
    .INIT(64'h0000000000080000)) 
    \up_rdata_int[30]_i_1__1 
       (.I0(up_rreq_s_17),
        .I1(\up_rdata_int_reg[31]_4 [28]),
        .I2(\up_raddr_int_reg[1]_rep__1_0 ),
        .I3(\up_raddr_int_reg[0]_rep_0 ),
        .I4(up_raddr_s[2]),
        .I5(\up_raddr_int_reg[3]_rep_n_0 ),
        .O(\up_dac_pat_data_2_reg[15] [30]));
  LUT6 #(
    .INIT(64'h0000000000080000)) 
    \up_rdata_int[30]_i_1__2 
       (.I0(up_rreq_s_18),
        .I1(\up_rdata_int_reg[31]_5 [28]),
        .I2(\up_raddr_int_reg[1]_rep__1_0 ),
        .I3(\up_raddr_int_reg[0]_rep_0 ),
        .I4(up_raddr_s[2]),
        .I5(\up_raddr_int_reg[3]_rep_n_0 ),
        .O(\up_dac_pat_data_2_reg[15]_0 [30]));
  LUT6 #(
    .INIT(64'h0000000000080000)) 
    \up_rdata_int[30]_i_1__3 
       (.I0(up_rreq_s_19),
        .I1(\up_rdata_int_reg[31]_6 [28]),
        .I2(\up_raddr_int_reg[1]_rep__1_0 ),
        .I3(\up_raddr_int_reg[0]_rep_0 ),
        .I4(up_raddr_s[2]),
        .I5(\up_raddr_int_reg[3]_rep_n_0 ),
        .O(\up_dac_pat_data_2_reg[15]_1 [30]));
  LUT6 #(
    .INIT(64'h0000000000080000)) 
    \up_rdata_int[30]_i_1__4 
       (.I0(up_rreq_s_20),
        .I1(\up_rdata_int_reg[31]_7 [28]),
        .I2(\up_raddr_int_reg[1]_rep__1_0 ),
        .I3(\up_raddr_int_reg[0]_rep_0 ),
        .I4(up_raddr_s[2]),
        .I5(\up_raddr_int_reg[3]_rep_n_0 ),
        .O(\up_dac_pat_data_2_reg[15]_2 [30]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \up_rdata_int[30]_i_2 
       (.I0(\up_rdata_int[31]_i_5_n_0 ),
        .I1(\up_rdata_int_reg[31] [30]),
        .I2(\up_rdata_int[17]_i_4_n_0 ),
        .I3(up_adc_gpio_in[30]),
        .I4(up_adc_gpio_out[30]),
        .I5(\up_rdata_int[17]_i_3_n_0 ),
        .O(\up_rdata_int[30]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h0A800080)) 
    \up_rdata_int[30]_i_2__0 
       (.I0(\up_rdata_int[31]_i_5__0_n_0 ),
        .I1(up_dac_gpio_out[29]),
        .I2(\up_raddr_int_reg[5]_0 [3]),
        .I3(\up_raddr_int_reg[5]_0 [2]),
        .I4(\up_rdata_int_reg[31]_2 [29]),
        .O(\up_rdata_int[30]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \up_rdata_int[30]_i_3 
       (.I0(\up_rdata_int[0]_i_3__0_n_0 ),
        .I1(up_timer_reg[30]),
        .I2(\up_rdata_int[31]_i_6_n_0 ),
        .I3(\up_rdata_int_reg[31]_0 [30]),
        .I4(\up_rdata_int_reg[31]_1 [30]),
        .I5(\up_rdata_int[31]_i_7_n_0 ),
        .O(\up_rdata_int[30]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFDFDDDDFFDFFFDF)) 
    \up_rdata_int[30]_i_3__0 
       (.I0(\up_raddr_int_reg[1]_rep__0_n_0 ),
        .I1(\up_raddr_int_reg[0]_rep_0 ),
        .I2(up_dac_gpio_in[30]),
        .I3(\up_rdata_int[31]_i_6__0_n_0 ),
        .I4(\up_rdata_int[31]_i_7__0_n_0 ),
        .I5(\up_rdata_int_reg[31]_3 [29]),
        .O(\up_rdata_int[30]_i_3__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT5 #(
    .INIT(32'hFFFEFFFF)) 
    \up_rdata_int[31]_i_1 
       (.I0(up_raddr_s[9]),
        .I1(up_raddr_s[7]),
        .I2(up_raddr_s[8]),
        .I3(up_rack_int_i_2_n_0),
        .I4(s_axi_aresetn),
        .O(\up_raddr_int_reg[9]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT5 #(
    .INIT(32'h00000200)) 
    \up_rdata_int[31]_i_1__0 
       (.I0(s_axi_aresetn),
        .I1(up_rack_int_i_2_n_0),
        .I2(up_raddr_s[8]),
        .I3(up_raddr_s[9]),
        .I4(up_dlocked),
        .O(s_axi_aresetn_1));
  LUT5 #(
    .INIT(32'h8A88AAAA)) 
    \up_rdata_int[31]_i_1__1 
       (.I0(up_rreq_s_12),
        .I1(\up_rdata_int[31]_i_2__0_n_0 ),
        .I2(\up_rdata_int[31]_i_3__0_n_0 ),
        .I3(up_timer_reg_29[31]),
        .I4(\up_rdata_int[31]_i_4__0_n_0 ),
        .O(\up_timer_reg[31] [31]));
  LUT6 #(
    .INIT(64'h0000000000080000)) 
    \up_rdata_int[31]_i_1__2 
       (.I0(up_rreq_s_17),
        .I1(\up_rdata_int_reg[31]_4 [29]),
        .I2(\up_raddr_int_reg[1]_rep__1_0 ),
        .I3(\up_raddr_int_reg[0]_rep_0 ),
        .I4(up_raddr_s[2]),
        .I5(\up_raddr_int_reg[3]_rep_n_0 ),
        .O(\up_dac_pat_data_2_reg[15] [31]));
  LUT6 #(
    .INIT(64'h0000000000080000)) 
    \up_rdata_int[31]_i_1__3 
       (.I0(up_rreq_s_18),
        .I1(\up_rdata_int_reg[31]_5 [29]),
        .I2(\up_raddr_int_reg[1]_rep__1_0 ),
        .I3(\up_raddr_int_reg[0]_rep_0 ),
        .I4(up_raddr_s[2]),
        .I5(\up_raddr_int_reg[3]_rep_n_0 ),
        .O(\up_dac_pat_data_2_reg[15]_0 [31]));
  LUT6 #(
    .INIT(64'h0000000000080000)) 
    \up_rdata_int[31]_i_1__4 
       (.I0(up_rreq_s_19),
        .I1(\up_rdata_int_reg[31]_6 [29]),
        .I2(\up_raddr_int_reg[1]_rep__1_0 ),
        .I3(\up_raddr_int_reg[0]_rep_0 ),
        .I4(up_raddr_s[2]),
        .I5(\up_raddr_int_reg[3]_rep_n_0 ),
        .O(\up_dac_pat_data_2_reg[15]_1 [31]));
  LUT6 #(
    .INIT(64'h0000000000080000)) 
    \up_rdata_int[31]_i_1__5 
       (.I0(up_rreq_s_20),
        .I1(\up_rdata_int_reg[31]_7 [29]),
        .I2(\up_raddr_int_reg[1]_rep__1_0 ),
        .I3(\up_raddr_int_reg[0]_rep_0 ),
        .I4(up_raddr_s[2]),
        .I5(\up_raddr_int_reg[3]_rep_n_0 ),
        .O(\up_dac_pat_data_2_reg[15]_2 [31]));
  LUT2 #(
    .INIT(4'hE)) 
    \up_rdata_int[31]_i_2 
       (.I0(\up_rdata_int[31]_i_3_n_0 ),
        .I1(\up_rdata_int[31]_i_4_n_0 ),
        .O(\up_adc_start_code_reg[31] [31]));
  LUT5 #(
    .INIT(32'h38080000)) 
    \up_rdata_int[31]_i_2__0 
       (.I0(up_dac_gpio_out[30]),
        .I1(\up_raddr_int_reg[5]_0 [3]),
        .I2(\up_raddr_int_reg[5]_0 [2]),
        .I3(\up_rdata_int_reg[31]_2 [30]),
        .I4(\up_rdata_int[31]_i_5__0_n_0 ),
        .O(\up_rdata_int[31]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \up_rdata_int[31]_i_3 
       (.I0(\up_rdata_int[31]_i_5_n_0 ),
        .I1(\up_rdata_int_reg[31] [31]),
        .I2(\up_rdata_int[17]_i_4_n_0 ),
        .I3(up_adc_gpio_in[31]),
        .I4(up_adc_gpio_out[31]),
        .I5(\up_rdata_int[17]_i_3_n_0 ),
        .O(\up_rdata_int[31]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFEFFFF)) 
    \up_rdata_int[31]_i_3__0 
       (.I0(\up_rdata_int[0]_i_2__1_n_0 ),
        .I1(\up_raddr_int_reg[0]_rep_0 ),
        .I2(\up_raddr_int_reg[1]_rep__0_n_0 ),
        .I3(\up_raddr_int_reg[5]_0 [3]),
        .I4(up_raddr_s[6]),
        .I5(\up_raddr_int_reg[5]_0 [2]),
        .O(\up_rdata_int[31]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \up_rdata_int[31]_i_4 
       (.I0(\up_rdata_int[0]_i_3__0_n_0 ),
        .I1(up_timer_reg[31]),
        .I2(\up_rdata_int[31]_i_6_n_0 ),
        .I3(\up_rdata_int_reg[31]_0 [31]),
        .I4(\up_rdata_int_reg[31]_1 [31]),
        .I5(\up_rdata_int[31]_i_7_n_0 ),
        .O(\up_rdata_int[31]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFDFDDDDFFDFFFDF)) 
    \up_rdata_int[31]_i_4__0 
       (.I0(\up_raddr_int_reg[1]_rep__0_n_0 ),
        .I1(\up_raddr_int_reg[0]_rep_0 ),
        .I2(up_dac_gpio_in[31]),
        .I3(\up_rdata_int[31]_i_6__0_n_0 ),
        .I4(\up_rdata_int[31]_i_7__0_n_0 ),
        .I5(\up_rdata_int_reg[31]_3 [30]),
        .O(\up_rdata_int[31]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'h0100000000000000)) 
    \up_rdata_int[31]_i_5 
       (.I0(\up_rdata_int[24]_i_4__0_n_0 ),
        .I1(\up_raddr_int_reg[2]_rep_0 ),
        .I2(\up_raddr_int_reg[1]_rep_0 ),
        .I3(\up_raddr_int_reg[0]_rep__0_n_0 ),
        .I4(\up_raddr_int_reg[5]_0 [3]),
        .I5(\up_raddr_int_reg[3]_rep__0_n_0 ),
        .O(\up_rdata_int[31]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0020000000002000)) 
    \up_rdata_int[31]_i_5__0 
       (.I0(\up_raddr_int_reg[0]_rep_0 ),
        .I1(up_raddr_s[6]),
        .I2(\up_raddr_int_reg[2]_rep_0 ),
        .I3(\up_raddr_int_reg[5]_0 [2]),
        .I4(\up_raddr_int_reg[5]_0 [1]),
        .I5(\up_raddr_int_reg[1]_rep__0_n_0 ),
        .O(\up_rdata_int[31]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    \up_rdata_int[31]_i_6 
       (.I0(\up_raddr_int_reg[2]_rep_0 ),
        .I1(\up_raddr_int_reg[1]_rep_0 ),
        .I2(\up_rdata_int[24]_i_4__0_n_0 ),
        .I3(\up_raddr_int_reg[0]_rep__0_n_0 ),
        .I4(\up_raddr_int_reg[3]_rep__0_n_0 ),
        .I5(\up_raddr_int_reg[5]_0 [3]),
        .O(\up_rdata_int[31]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT5 #(
    .INIT(32'hFFFFDFFF)) 
    \up_rdata_int[31]_i_6__0 
       (.I0(\up_raddr_int_reg[5]_0 [1]),
        .I1(\up_raddr_int_reg[5]_0 [2]),
        .I2(\up_raddr_int_reg[5]_0 [3]),
        .I3(\up_raddr_int_reg[2]_rep_0 ),
        .I4(up_raddr_s[6]),
        .O(\up_rdata_int[31]_i_6__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000040)) 
    \up_rdata_int[31]_i_7 
       (.I0(\up_raddr_int_reg[1]_rep_0 ),
        .I1(\up_raddr_int_reg[2]_rep_0 ),
        .I2(\up_raddr_int_reg[0]_rep__0_n_0 ),
        .I3(\up_raddr_int_reg[5]_0 [3]),
        .I4(\up_raddr_int_reg[3]_rep__0_n_0 ),
        .I5(\up_rdata_int[24]_i_2__2_n_0 ),
        .O(\up_rdata_int[31]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \up_rdata_int[31]_i_7__0 
       (.I0(\up_raddr_int_reg[2]_rep_0 ),
        .I1(\up_raddr_int_reg[5]_0 [2]),
        .I2(\up_raddr_int_reg[5]_0 [3]),
        .I3(up_raddr_s[6]),
        .I4(\up_raddr_int_reg[5]_0 [1]),
        .O(\up_rdata_int[31]_i_7__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFFEFEFE)) 
    \up_rdata_int[3]_i_1 
       (.I0(\up_rdata_int[3]_i_2_n_0 ),
        .I1(\up_rdata_int[3]_i_3_n_0 ),
        .I2(s_axi_aresetn_1),
        .I3(\up_rdata_int[4]_i_4_n_0 ),
        .I4(up_adc_drdata_s[33]),
        .O(s_axi_aresetn_0[3]));
  LUT6 #(
    .INIT(64'hFFFFFFEAFFEAFFEA)) 
    \up_rdata_int[3]_i_1__0 
       (.I0(\up_rdata_int[3]_i_2__0_n_0 ),
        .I1(\up_rdata_int[17]_i_3_n_0 ),
        .I2(up_adc_gpio_out[3]),
        .I3(\up_rdata_int[3]_i_3__0_n_0 ),
        .I4(\up_rdata_int[17]_i_4_n_0 ),
        .I5(up_adc_gpio_in[3]),
        .O(\up_adc_start_code_reg[31] [3]));
  LUT5 #(
    .INIT(32'h00200000)) 
    \up_rdata_int[3]_i_1__1 
       (.I0(\up_raddr_int_reg[2]_rep_0 ),
        .I1(\up_raddr_int_reg[0]_rep__0_n_0 ),
        .I2(\up_raddr_int_reg[1]_rep__1_0 ),
        .I3(\up_raddr_int_reg[3]_rep__0_n_0 ),
        .I4(\up_rdata_int_reg[3] [3]),
        .O(\up_raddr_int_reg[2]_rep_1 [3]));
  LUT5 #(
    .INIT(32'h00200000)) 
    \up_rdata_int[3]_i_1__2 
       (.I0(\up_raddr_int_reg[2]_rep_0 ),
        .I1(\up_raddr_int_reg[0]_rep__0_n_0 ),
        .I2(\up_raddr_int_reg[1]_rep__1_0 ),
        .I3(\up_raddr_int_reg[3]_rep__0_n_0 ),
        .I4(\up_rdata_int_reg[3]_0 [3]),
        .O(\up_raddr_int_reg[2]_rep_2 [3]));
  LUT5 #(
    .INIT(32'h00200000)) 
    \up_rdata_int[3]_i_1__3 
       (.I0(\up_raddr_int_reg[2]_rep_0 ),
        .I1(\up_raddr_int_reg[0]_rep__0_n_0 ),
        .I2(\up_raddr_int_reg[1]_rep__1_0 ),
        .I3(\up_raddr_int_reg[3]_rep__0_n_0 ),
        .I4(\up_rdata_int_reg[3]_1 [3]),
        .O(\up_raddr_int_reg[0]_rep__0_0 [3]));
  LUT5 #(
    .INIT(32'h00200000)) 
    \up_rdata_int[3]_i_1__4 
       (.I0(\up_raddr_int_reg[2]_rep_0 ),
        .I1(\up_raddr_int_reg[0]_rep__0_n_0 ),
        .I2(\up_raddr_int_reg[1]_rep__1_0 ),
        .I3(\up_raddr_int_reg[3]_rep__0_n_0 ),
        .I4(\up_rdata_int_reg[3]_2 [3]),
        .O(\up_raddr_int_reg[2]_rep_3 [3]));
  LUT6 #(
    .INIT(64'hAA20AAAAAA20AA20)) 
    \up_rdata_int[3]_i_1__5 
       (.I0(up_rreq_s_12),
        .I1(\up_rdata_int[31]_i_3__0_n_0 ),
        .I2(up_timer_reg_29[3]),
        .I3(\up_rdata_int[3]_i_2__2_n_0 ),
        .I4(\up_rdata_int[3]_i_3__1_n_0 ),
        .I5(\up_raddr_int_reg[0]_rep_0 ),
        .O(\up_timer_reg[31] [3]));
  LUT5 #(
    .INIT(32'h08AA0808)) 
    \up_rdata_int[3]_i_1__6 
       (.I0(up_rreq_s_17),
        .I1(\up_rdata_int_reg[31]_4 [1]),
        .I2(\up_rdata_int[3]_i_3__2_n_0 ),
        .I3(\up_rdata_int[3]_i_2__1_n_0 ),
        .I4(\up_rdata_int_reg[3]_3 [1]),
        .O(\up_dac_pat_data_2_reg[15] [3]));
  LUT5 #(
    .INIT(32'h08AA0808)) 
    \up_rdata_int[3]_i_1__7 
       (.I0(up_rreq_s_18),
        .I1(\up_rdata_int_reg[31]_5 [1]),
        .I2(\up_rdata_int[3]_i_3__2_n_0 ),
        .I3(\up_rdata_int[3]_i_2__1_n_0 ),
        .I4(\up_rdata_int_reg[3]_4 [1]),
        .O(\up_dac_pat_data_2_reg[15]_0 [3]));
  LUT5 #(
    .INIT(32'h08AA0808)) 
    \up_rdata_int[3]_i_1__8 
       (.I0(up_rreq_s_19),
        .I1(\up_rdata_int_reg[31]_6 [1]),
        .I2(\up_rdata_int[3]_i_3__2_n_0 ),
        .I3(\up_rdata_int[3]_i_2__1_n_0 ),
        .I4(\up_rdata_int_reg[3]_5 [1]),
        .O(\up_dac_pat_data_2_reg[15]_1 [3]));
  LUT5 #(
    .INIT(32'h08AA0808)) 
    \up_rdata_int[3]_i_1__9 
       (.I0(up_rreq_s_20),
        .I1(\up_rdata_int_reg[3]_6 [1]),
        .I2(\up_rdata_int[3]_i_2__1_n_0 ),
        .I3(\up_rdata_int[3]_i_3__2_n_0 ),
        .I4(\up_rdata_int_reg[31]_7 [1]),
        .O(\up_dac_pat_data_2_reg[15]_2 [3]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \up_rdata_int[3]_i_2 
       (.I0(\up_rdata_int[4]_i_5_n_0 ),
        .I1(up_adc_drdata_s[3]),
        .I2(\up_rdata_int[4]_i_6_n_0 ),
        .I3(up_adc_drdata_s[8]),
        .I4(up_adc_drdata_s[13]),
        .I5(\up_rdata_int[4]_i_7_n_0 ),
        .O(\up_rdata_int[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFF8FFF8FFF8)) 
    \up_rdata_int[3]_i_2__0 
       (.I0(p_7_in_21),
        .I1(\up_rdata_int[4]_i_4__0_n_0 ),
        .I2(\up_rdata_int[3]_i_4_n_0 ),
        .I3(\up_rdata_int[3]_i_5_n_0 ),
        .I4(up_timer_reg[3]),
        .I5(\up_rdata_int[0]_i_3__0_n_0 ),
        .O(\up_rdata_int[3]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT4 #(
    .INIT(16'hFFDF)) 
    \up_rdata_int[3]_i_2__1 
       (.I0(\up_raddr_int_reg[2]_rep_0 ),
        .I1(\up_raddr_int_reg[5]_0 [1]),
        .I2(\up_raddr_int_reg[1]_rep__0_n_0 ),
        .I3(\up_raddr_int_reg[0]_rep_0 ),
        .O(\up_rdata_int[3]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'h0020222200200020)) 
    \up_rdata_int[3]_i_2__2 
       (.I0(\up_raddr_int_reg[1]_rep__0_n_0 ),
        .I1(\up_raddr_int_reg[0]_rep_0 ),
        .I2(\up_rdata_int_reg[31]_3 [2]),
        .I3(\up_rdata_int[31]_i_7__0_n_0 ),
        .I4(\up_rdata_int[31]_i_6__0_n_0 ),
        .I5(up_dac_gpio_in[3]),
        .O(\up_rdata_int[3]_i_2__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \up_rdata_int[3]_i_3 
       (.I0(\up_rdata_int[4]_i_8_n_0 ),
        .I1(up_adc_drdata_s[18]),
        .I2(\up_rdata_int[4]_i_9_n_0 ),
        .I3(up_adc_drdata_s[23]),
        .I4(up_adc_drdata_s[28]),
        .I5(\up_rdata_int[4]_i_10_n_0 ),
        .O(\up_rdata_int[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \up_rdata_int[3]_i_3__0 
       (.I0(\up_rdata_int[31]_i_6_n_0 ),
        .I1(\up_rdata_int_reg[31]_0 [3]),
        .I2(\up_rdata_int[31]_i_7_n_0 ),
        .I3(\up_rdata_int_reg[31]_1 [3]),
        .I4(\up_rdata_int_reg[31] [3]),
        .I5(\up_rdata_int[31]_i_5_n_0 ),
        .O(\up_rdata_int[3]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hA02AAA2AAAAAAAAA)) 
    \up_rdata_int[3]_i_3__1 
       (.I0(\up_rdata_int[3]_i_4__0_n_0 ),
        .I1(up_dac_sync_reg[2]),
        .I2(\up_raddr_int_reg[5]_0 [2]),
        .I3(\up_raddr_int_reg[5]_0 [3]),
        .I4(up_dac_gpio_out[3]),
        .I5(\up_rdata_int[15]_i_5_n_0 ),
        .O(\up_rdata_int[3]_i_3__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT4 #(
    .INIT(16'hFFEF)) 
    \up_rdata_int[3]_i_3__2 
       (.I0(\up_raddr_int_reg[1]_rep__0_n_0 ),
        .I1(\up_raddr_int_reg[0]_rep_0 ),
        .I2(\up_raddr_int_reg[2]_rep_0 ),
        .I3(\up_raddr_int_reg[5]_0 [1]),
        .O(\up_rdata_int[3]_i_3__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT5 #(
    .INIT(32'h40000000)) 
    \up_rdata_int[3]_i_4 
       (.I0(up_raddr_s[6]),
        .I1(\up_raddr_int_reg[5]_0 [2]),
        .I2(up_status_pn_err),
        .I3(\up_raddr_int_reg[1]_rep_0 ),
        .I4(\up_rdata_int[24]_i_2__0_n_0 ),
        .O(\up_rdata_int[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFBFFFFFFFF)) 
    \up_rdata_int[3]_i_4__0 
       (.I0(\up_raddr_int_reg[1]_rep_0 ),
        .I1(\up_raddr_int_reg[2]_rep_0 ),
        .I2(\up_raddr_int_reg[5]_0 [1]),
        .I3(\up_raddr_int_reg[5]_0 [3]),
        .I4(\up_rdata_int[24]_i_2__2_n_0 ),
        .I5(\up_rdata_int_reg[31]_2 [2]),
        .O(\up_rdata_int[3]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000400000)) 
    \up_rdata_int[3]_i_5 
       (.I0(\up_raddr_int_reg[3]_rep__0_n_0 ),
        .I1(\up_raddr_int_reg[5]_0 [3]),
        .I2(\up_raddr_int_reg[0]_rep__0_n_0 ),
        .I3(\up_rdata_int[24]_i_4__0_n_0 ),
        .I4(\up_raddr_int_reg[1]_rep_0 ),
        .I5(\up_raddr_int_reg[2]_rep_0 ),
        .O(\up_rdata_int[3]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFFFEFEFE)) 
    \up_rdata_int[4]_i_1 
       (.I0(\up_rdata_int[4]_i_2_n_0 ),
        .I1(\up_rdata_int[4]_i_3_n_0 ),
        .I2(s_axi_aresetn_1),
        .I3(\up_rdata_int[4]_i_4_n_0 ),
        .I4(up_adc_drdata_s[34]),
        .O(s_axi_aresetn_0[4]));
  LUT6 #(
    .INIT(64'h0000010000000000)) 
    \up_rdata_int[4]_i_10 
       (.I0(\up_rdata_int[24]_i_4__0_n_0 ),
        .I1(\up_rdata_int[24]_i_3__0_n_0 ),
        .I2(up_raddr_s[8]),
        .I3(up_raddr_s[9]),
        .I4(up_raddr_s[7]),
        .I5(\up_rdata_int[4]_i_16_n_0 ),
        .O(\up_rdata_int[4]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \up_rdata_int[4]_i_11 
       (.I0(\up_raddr_int_reg[1]_rep_0 ),
        .I1(up_raddr_s[6]),
        .I2(\up_raddr_int_reg[5]_0 [2]),
        .O(\up_rdata_int[4]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT5 #(
    .INIT(32'h00000200)) 
    \up_rdata_int[4]_i_12 
       (.I0(s_axi_aresetn),
        .I1(up_rack_int_i_2_n_0),
        .I2(up_raddr_s[8]),
        .I3(up_raddr_s[9]),
        .I4(up_raddr_s[7]),
        .O(\up_rdata_int[4]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    \up_rdata_int[4]_i_13 
       (.I0(\up_raddr_int_reg[0]_rep__0_n_0 ),
        .I1(\up_raddr_int_reg[1]_rep_0 ),
        .I2(\up_raddr_int_reg[2]_rep_0 ),
        .I3(up_raddr_s[6]),
        .I4(\up_raddr_int_reg[5]_0 [2]),
        .O(\up_rdata_int[4]_i_13_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \up_rdata_int[4]_i_14 
       (.I0(\up_raddr_int_reg[5]_0 [3]),
        .I1(\up_raddr_int_reg[3]_rep__0_n_0 ),
        .I2(\up_raddr_int_reg[0]_rep__0_n_0 ),
        .O(\up_rdata_int[4]_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT5 #(
    .INIT(32'h00040000)) 
    \up_rdata_int[4]_i_15 
       (.I0(\up_raddr_int_reg[2]_rep_0 ),
        .I1(\up_raddr_int_reg[1]_rep_0 ),
        .I2(up_raddr_s[6]),
        .I3(\up_raddr_int_reg[5]_0 [2]),
        .I4(\up_raddr_int_reg[0]_rep__0_n_0 ),
        .O(\up_rdata_int[4]_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT5 #(
    .INIT(32'h00001000)) 
    \up_rdata_int[4]_i_16 
       (.I0(\up_raddr_int_reg[3]_rep__0_n_0 ),
        .I1(\up_raddr_int_reg[5]_0 [3]),
        .I2(\up_raddr_int_reg[0]_rep__0_n_0 ),
        .I3(\up_raddr_int_reg[2]_rep_0 ),
        .I4(\up_raddr_int_reg[1]_rep_0 ),
        .O(\up_rdata_int[4]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'hFEEE)) 
    \up_rdata_int[4]_i_1__0 
       (.I0(\up_rdata_int[4]_i_2__0_n_0 ),
        .I1(\up_rdata_int[4]_i_3__0_n_0 ),
        .I2(up_adc_gpio_out[4]),
        .I3(\up_rdata_int[17]_i_3_n_0 ),
        .O(\up_adc_start_code_reg[31] [4]));
  LUT5 #(
    .INIT(32'h0000000E)) 
    \up_rdata_int[4]_i_1__1 
       (.I0(\up_rdata_int_reg[6] [1]),
        .I1(\up_raddr_int_reg[3]_rep__0_n_0 ),
        .I2(\up_raddr_int_reg[2]_rep_0 ),
        .I3(\up_raddr_int_reg[1]_rep_0 ),
        .I4(\up_raddr_int_reg[0]_rep__0_n_0 ),
        .O(\up_raddr_int_reg[2]_rep_1 [4]));
  LUT5 #(
    .INIT(32'h0000000E)) 
    \up_rdata_int[4]_i_1__2 
       (.I0(\up_rdata_int_reg[6]_0 [1]),
        .I1(\up_raddr_int_reg[3]_rep__0_n_0 ),
        .I2(\up_raddr_int_reg[2]_rep_0 ),
        .I3(\up_raddr_int_reg[1]_rep_0 ),
        .I4(\up_raddr_int_reg[0]_rep__0_n_0 ),
        .O(\up_raddr_int_reg[2]_rep_2 [4]));
  LUT5 #(
    .INIT(32'h0000000E)) 
    \up_rdata_int[4]_i_1__3 
       (.I0(D[1]),
        .I1(\up_raddr_int_reg[3]_rep__0_n_0 ),
        .I2(\up_raddr_int_reg[2]_rep_0 ),
        .I3(\up_raddr_int_reg[1]_rep_0 ),
        .I4(\up_raddr_int_reg[0]_rep__0_n_0 ),
        .O(\up_raddr_int_reg[0]_rep__0_0 [4]));
  LUT5 #(
    .INIT(32'h0000000E)) 
    \up_rdata_int[4]_i_1__4 
       (.I0(\up_rdata_int_reg[6]_1 [1]),
        .I1(\up_raddr_int_reg[3]_rep__0_n_0 ),
        .I2(\up_raddr_int_reg[2]_rep_0 ),
        .I3(\up_raddr_int_reg[1]_rep_0 ),
        .I4(\up_raddr_int_reg[0]_rep__0_n_0 ),
        .O(\up_raddr_int_reg[2]_rep_3 [4]));
  LUT6 #(
    .INIT(64'h00000000FF4F0000)) 
    \up_rdata_int[4]_i_1__5 
       (.I0(\up_rdata_int[7]_i_2__0_n_0 ),
        .I1(\up_rdata_int_reg[31]_2 [3]),
        .I2(\up_raddr_int_reg[5]_0 [0]),
        .I3(\up_rdata_int[4]_i_2__1_n_0 ),
        .I4(up_rreq_s_12),
        .I5(\up_rdata_int[4]_i_3__1_n_0 ),
        .O(\up_timer_reg[31] [4]));
  LUT6 #(
    .INIT(64'h00000000000008A0)) 
    \up_rdata_int[4]_i_1__6 
       (.I0(up_rreq_s_17),
        .I1(\up_rdata_int_reg[31]_4 [2]),
        .I2(\up_raddr_int_reg[5]_0 [1]),
        .I3(\up_raddr_int_reg[2]_rep_0 ),
        .I4(\up_raddr_int_reg[5]_0 [0]),
        .I5(\up_raddr_int_reg[1]_rep__1_0 ),
        .O(\up_dac_pat_data_2_reg[15] [4]));
  LUT6 #(
    .INIT(64'h00000000000008A0)) 
    \up_rdata_int[4]_i_1__7 
       (.I0(up_rreq_s_18),
        .I1(\up_rdata_int_reg[31]_5 [2]),
        .I2(\up_raddr_int_reg[5]_0 [1]),
        .I3(\up_raddr_int_reg[2]_rep_0 ),
        .I4(\up_raddr_int_reg[5]_0 [0]),
        .I5(\up_raddr_int_reg[1]_rep__1_0 ),
        .O(\up_dac_pat_data_2_reg[15]_0 [4]));
  LUT6 #(
    .INIT(64'h00000000000008A0)) 
    \up_rdata_int[4]_i_1__8 
       (.I0(up_rreq_s_19),
        .I1(\up_rdata_int_reg[31]_6 [2]),
        .I2(\up_raddr_int_reg[5]_0 [1]),
        .I3(\up_raddr_int_reg[2]_rep_0 ),
        .I4(\up_raddr_int_reg[5]_0 [0]),
        .I5(\up_raddr_int_reg[1]_rep__1_0 ),
        .O(\up_dac_pat_data_2_reg[15]_1 [4]));
  LUT6 #(
    .INIT(64'h00000000000008A0)) 
    \up_rdata_int[4]_i_1__9 
       (.I0(up_rreq_s_20),
        .I1(\up_rdata_int_reg[31]_7 [2]),
        .I2(\up_raddr_int_reg[5]_0 [1]),
        .I3(\up_raddr_int_reg[2]_rep_0 ),
        .I4(\up_raddr_int_reg[5]_0 [0]),
        .I5(\up_raddr_int_reg[1]_rep__1_0 ),
        .O(\up_dac_pat_data_2_reg[15]_2 [4]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \up_rdata_int[4]_i_2 
       (.I0(\up_rdata_int[4]_i_5_n_0 ),
        .I1(up_adc_drdata_s[4]),
        .I2(\up_rdata_int[4]_i_6_n_0 ),
        .I3(up_adc_drdata_s[9]),
        .I4(up_adc_drdata_s[14]),
        .I5(\up_rdata_int[4]_i_7_n_0 ),
        .O(\up_rdata_int[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \up_rdata_int[4]_i_2__0 
       (.I0(\up_rdata_int[4]_i_4__0_n_0 ),
        .I1(data3[3]),
        .I2(\up_rdata_int[31]_i_6_n_0 ),
        .I3(\up_rdata_int_reg[31]_0 [4]),
        .I4(up_timer_reg[4]),
        .I5(\up_rdata_int[0]_i_3__0_n_0 ),
        .O(\up_rdata_int[4]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'h0A800080)) 
    \up_rdata_int[4]_i_2__1 
       (.I0(\up_rdata_int[15]_i_5_n_0 ),
        .I1(up_dac_gpio_out[4]),
        .I2(\up_raddr_int_reg[5]_0 [3]),
        .I3(\up_raddr_int_reg[5]_0 [2]),
        .I4(up_dac_sync_reg[3]),
        .O(\up_rdata_int[4]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \up_rdata_int[4]_i_3 
       (.I0(\up_rdata_int[4]_i_8_n_0 ),
        .I1(up_adc_drdata_s[19]),
        .I2(\up_rdata_int[4]_i_9_n_0 ),
        .I3(up_adc_drdata_s[24]),
        .I4(up_adc_drdata_s[29]),
        .I5(\up_rdata_int[4]_i_10_n_0 ),
        .O(\up_rdata_int[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \up_rdata_int[4]_i_3__0 
       (.I0(\up_rdata_int[31]_i_7_n_0 ),
        .I1(\up_rdata_int_reg[31]_1 [4]),
        .I2(\up_rdata_int[31]_i_5_n_0 ),
        .I3(\up_rdata_int_reg[31] [4]),
        .I4(up_adc_gpio_in[4]),
        .I5(\up_rdata_int[17]_i_4_n_0 ),
        .O(\up_rdata_int[4]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFFDFDD)) 
    \up_rdata_int[4]_i_3__1 
       (.I0(\up_raddr_int_reg[1]_rep_0 ),
        .I1(up_raddr_s[6]),
        .I2(up_dac_gpio_in[4]),
        .I3(\up_raddr_int_reg[5]_0 [3]),
        .I4(\up_rdata_int[4]_i_4__1_n_0 ),
        .I5(\up_rdata_int[4]_i_5__0_n_0 ),
        .O(\up_rdata_int[4]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'h0002000000000000)) 
    \up_rdata_int[4]_i_4 
       (.I0(\up_rdata_int[4]_i_11_n_0 ),
        .I1(\up_raddr_int_reg[0]_rep__0_n_0 ),
        .I2(\up_raddr_int_reg[3]_rep__0_n_0 ),
        .I3(\up_raddr_int_reg[5]_0 [3]),
        .I4(\up_raddr_int_reg[2]_rep_0 ),
        .I5(\up_rdata_int[4]_i_12_n_0 ),
        .O(\up_rdata_int[4]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000100)) 
    \up_rdata_int[4]_i_4__0 
       (.I0(\up_rdata_int[24]_i_2__2_n_0 ),
        .I1(\up_raddr_int_reg[2]_rep_0 ),
        .I2(\up_raddr_int_reg[1]_rep_0 ),
        .I3(\up_raddr_int_reg[0]_rep__0_n_0 ),
        .I4(\up_raddr_int_reg[5]_0 [3]),
        .I5(\up_raddr_int_reg[3]_rep__0_n_0 ),
        .O(\up_rdata_int[4]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hFEFF7E7EFEFF7F7F)) 
    \up_rdata_int[4]_i_4__1 
       (.I0(\up_raddr_int_reg[5]_0 [3]),
        .I1(\up_raddr_int_reg[2]_rep_0 ),
        .I2(\up_raddr_int_reg[5]_0 [1]),
        .I3(\up_rdata_int[7]_i_4_0 [0]),
        .I4(\up_raddr_int_reg[5]_0 [2]),
        .I5(\up_rdata_int_reg[31]_3 [3]),
        .O(\up_rdata_int[4]_i_4__1_n_0 ));
  LUT6 #(
    .INIT(64'h0000010000000000)) 
    \up_rdata_int[4]_i_5 
       (.I0(\up_rdata_int[24]_i_4__0_n_0 ),
        .I1(\up_rdata_int[24]_i_3__0_n_0 ),
        .I2(up_raddr_s[8]),
        .I3(up_raddr_s[9]),
        .I4(up_raddr_s[7]),
        .I5(\up_rdata_int[19]_i_2_n_0 ),
        .O(\up_rdata_int[4]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hBAAAAAAA)) 
    \up_rdata_int[4]_i_5__0 
       (.I0(\up_raddr_int_reg[5]_0 [0]),
        .I1(\up_raddr_int_reg[1]_rep_0 ),
        .I2(up_timer_reg_29[4]),
        .I3(\up_rdata_int[19]_i_5__0_n_0 ),
        .I4(up_raddr_s[6]),
        .O(\up_rdata_int[4]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000020000000000)) 
    \up_rdata_int[4]_i_6 
       (.I0(\up_rdata_int[1]_i_6_n_0 ),
        .I1(\up_rdata_int[24]_i_3__0_n_0 ),
        .I2(up_raddr_s[8]),
        .I3(up_raddr_s[9]),
        .I4(up_raddr_s[7]),
        .I5(\up_rdata_int[4]_i_13_n_0 ),
        .O(\up_rdata_int[4]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000800)) 
    \up_rdata_int[4]_i_7 
       (.I0(\up_rdata_int[4]_i_14_n_0 ),
        .I1(\up_rdata_int[2]_i_6_n_0 ),
        .I2(up_raddr_s[7]),
        .I3(up_raddr_s[9]),
        .I4(up_raddr_s[8]),
        .I5(\up_rdata_int[24]_i_3__0_n_0 ),
        .O(\up_rdata_int[4]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000080000)) 
    \up_rdata_int[4]_i_8 
       (.I0(\up_rdata_int[4]_i_15_n_0 ),
        .I1(\up_rdata_int[1]_i_6_n_0 ),
        .I2(\up_rdata_int[24]_i_3__0_n_0 ),
        .I3(up_raddr_s[8]),
        .I4(up_raddr_s[9]),
        .I5(up_raddr_s[7]),
        .O(\up_rdata_int[4]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000020000)) 
    \up_rdata_int[4]_i_9 
       (.I0(\up_rdata_int[0]_i_10_n_0 ),
        .I1(\up_rdata_int[24]_i_4__0_n_0 ),
        .I2(\up_rdata_int[24]_i_3__0_n_0 ),
        .I3(up_raddr_s[8]),
        .I4(up_raddr_s[9]),
        .I5(up_raddr_s[7]),
        .O(\up_rdata_int[4]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT5 #(
    .INIT(32'hFFFFFF02)) 
    \up_rdata_int[5]_i_1 
       (.I0(\up_rdata_int[19]_i_2_n_0 ),
        .I1(up_raddr_s[6]),
        .I2(\up_raddr_int_reg[5]_0 [2]),
        .I3(\up_rdata_int[5]_i_2_n_0 ),
        .I4(\up_rdata_int[5]_i_3_n_0 ),
        .O(\up_adc_start_code_reg[31] [5]));
  LUT5 #(
    .INIT(32'h00010000)) 
    \up_rdata_int[5]_i_1__0 
       (.I0(\up_raddr_int_reg[3]_rep__0_n_0 ),
        .I1(\up_raddr_int_reg[2]_rep_0 ),
        .I2(\up_raddr_int_reg[1]_rep_0 ),
        .I3(\up_raddr_int_reg[0]_rep__0_n_0 ),
        .I4(\up_rdata_int_reg[6] [2]),
        .O(\up_raddr_int_reg[2]_rep_1 [5]));
  LUT5 #(
    .INIT(32'h00010000)) 
    \up_rdata_int[5]_i_1__1 
       (.I0(\up_raddr_int_reg[3]_rep__0_n_0 ),
        .I1(\up_raddr_int_reg[2]_rep_0 ),
        .I2(\up_raddr_int_reg[1]_rep_0 ),
        .I3(\up_raddr_int_reg[0]_rep__0_n_0 ),
        .I4(\up_rdata_int_reg[6]_0 [2]),
        .O(\up_raddr_int_reg[2]_rep_2 [5]));
  LUT5 #(
    .INIT(32'h00010000)) 
    \up_rdata_int[5]_i_1__2 
       (.I0(\up_raddr_int_reg[3]_rep__0_n_0 ),
        .I1(\up_raddr_int_reg[2]_rep_0 ),
        .I2(\up_raddr_int_reg[1]_rep_0 ),
        .I3(\up_raddr_int_reg[0]_rep__0_n_0 ),
        .I4(D[2]),
        .O(\up_raddr_int_reg[0]_rep__0_0 [5]));
  LUT5 #(
    .INIT(32'h00010000)) 
    \up_rdata_int[5]_i_1__3 
       (.I0(\up_raddr_int_reg[3]_rep__0_n_0 ),
        .I1(\up_raddr_int_reg[2]_rep_0 ),
        .I2(\up_raddr_int_reg[1]_rep_0 ),
        .I3(\up_raddr_int_reg[0]_rep__0_n_0 ),
        .I4(\up_rdata_int_reg[6]_1 [2]),
        .O(\up_raddr_int_reg[2]_rep_3 [5]));
  LUT6 #(
    .INIT(64'h02000202AAAAAAAA)) 
    \up_rdata_int[5]_i_1__4 
       (.I0(up_rreq_s_12),
        .I1(\up_raddr_int_reg[5]_0 [1]),
        .I2(\up_raddr_int_reg[5]_0 [3]),
        .I3(\up_rdata_int[5]_i_2__0_n_0 ),
        .I4(\up_rdata_int[5]_i_3__0_n_0 ),
        .I5(\up_rdata_int[5]_i_4_n_0 ),
        .O(\up_timer_reg[31] [5]));
  LUT6 #(
    .INIT(64'h0000000000080000)) 
    \up_rdata_int[5]_i_1__5 
       (.I0(up_rreq_s_17),
        .I1(\up_rdata_int_reg[31]_4 [3]),
        .I2(\up_raddr_int_reg[1]_rep__1_0 ),
        .I3(\up_raddr_int_reg[5]_0 [0]),
        .I4(\up_raddr_int_reg[2]_rep_0 ),
        .I5(\up_raddr_int_reg[5]_0 [1]),
        .O(\up_dac_pat_data_2_reg[15] [5]));
  LUT6 #(
    .INIT(64'h0000000000080000)) 
    \up_rdata_int[5]_i_1__6 
       (.I0(up_rreq_s_18),
        .I1(\up_rdata_int_reg[31]_5 [3]),
        .I2(\up_raddr_int_reg[1]_rep__1_0 ),
        .I3(\up_raddr_int_reg[5]_0 [0]),
        .I4(\up_raddr_int_reg[2]_rep_0 ),
        .I5(\up_raddr_int_reg[5]_0 [1]),
        .O(\up_dac_pat_data_2_reg[15]_0 [5]));
  LUT6 #(
    .INIT(64'h0000000000080000)) 
    \up_rdata_int[5]_i_1__7 
       (.I0(up_rreq_s_19),
        .I1(\up_rdata_int_reg[31]_6 [3]),
        .I2(\up_raddr_int_reg[1]_rep__1_0 ),
        .I3(\up_raddr_int_reg[5]_0 [0]),
        .I4(\up_raddr_int_reg[2]_rep_0 ),
        .I5(\up_raddr_int_reg[5]_0 [1]),
        .O(\up_dac_pat_data_2_reg[15]_1 [5]));
  LUT6 #(
    .INIT(64'h0000000000080000)) 
    \up_rdata_int[5]_i_1__8 
       (.I0(up_rreq_s_20),
        .I1(\up_rdata_int_reg[31]_7 [3]),
        .I2(\up_raddr_int_reg[1]_rep__1_0 ),
        .I3(\up_raddr_int_reg[5]_0 [0]),
        .I4(\up_raddr_int_reg[2]_rep_0 ),
        .I5(\up_raddr_int_reg[5]_0 [1]),
        .O(\up_dac_pat_data_2_reg[15]_2 [5]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \up_rdata_int[5]_i_2 
       (.I0(\up_rdata_int[19]_i_5_n_0 ),
        .I1(up_timer_reg[5]),
        .I2(\up_rdata_int[19]_i_6_n_0 ),
        .I3(\up_rdata_int_reg[31]_0 [5]),
        .I4(\up_rdata_int_reg[31]_1 [5]),
        .I5(\up_rdata_int[31]_i_7_n_0 ),
        .O(\up_rdata_int[5]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF44F4)) 
    \up_rdata_int[5]_i_2__0 
       (.I0(\up_rdata_int[5]_i_5_n_0 ),
        .I1(up_timer_reg_29[5]),
        .I2(\up_rdata_int_reg[31]_3 [4]),
        .I3(\up_rdata_int[5]_i_6_n_0 ),
        .I4(\up_rdata_int[5]_i_7_n_0 ),
        .O(\up_rdata_int[5]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \up_rdata_int[5]_i_3 
       (.I0(\up_rdata_int[31]_i_5_n_0 ),
        .I1(\up_rdata_int_reg[31] [5]),
        .I2(\up_rdata_int[17]_i_4_n_0 ),
        .I3(up_adc_gpio_in[5]),
        .I4(up_adc_gpio_out[5]),
        .I5(\up_rdata_int[17]_i_3_n_0 ),
        .O(\up_rdata_int[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAFFBFFAFAFFBFFA)) 
    \up_rdata_int[5]_i_3__0 
       (.I0(\up_rdata_int[6]_i_6_n_0 ),
        .I1(up_dac_sync_reg[14]),
        .I2(\up_raddr_int_reg[5]_0 [2]),
        .I3(\up_raddr_int_reg[1]_rep__1_0 ),
        .I4(\up_raddr_int_reg[5]_0 [0]),
        .I5(up_dac_sync_reg[4]),
        .O(\up_rdata_int[5]_i_3__0_n_0 ));
  LUT5 #(
    .INIT(32'hAABAFFBA)) 
    \up_rdata_int[5]_i_4 
       (.I0(\up_rdata_int[19]_i_3__0_n_0 ),
        .I1(up_dac_gpio_in[5]),
        .I2(\up_raddr_int_reg[1]_rep__0_n_0 ),
        .I3(\up_raddr_int_reg[5]_0 [0]),
        .I4(up_dac_gpio_out[5]),
        .O(\up_rdata_int[5]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \up_rdata_int[5]_i_5 
       (.I0(\up_raddr_int_reg[1]_rep__1_0 ),
        .I1(\up_raddr_int_reg[5]_0 [0]),
        .I2(\up_raddr_int_reg[2]_rep_0 ),
        .I3(\up_raddr_int_reg[5]_0 [2]),
        .O(\up_rdata_int[5]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \up_rdata_int[5]_i_6 
       (.I0(\up_raddr_int_reg[2]_rep_0 ),
        .I1(up_raddr_s[6]),
        .I2(\up_raddr_int_reg[5]_0 [0]),
        .I3(\up_raddr_int_reg[5]_0 [2]),
        .O(\up_rdata_int[5]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0400000000000000)) 
    \up_rdata_int[5]_i_7 
       (.I0(\up_raddr_int_reg[1]_rep__1_0 ),
        .I1(\up_raddr_int_reg[5]_0 [0]),
        .I2(up_raddr_s[6]),
        .I3(\up_rdata_int_reg[31]_2 [4]),
        .I4(\up_raddr_int_reg[5]_0 [2]),
        .I5(\up_raddr_int_reg[2]_rep_0 ),
        .O(\up_rdata_int[5]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFF02)) 
    \up_rdata_int[6]_i_1 
       (.I0(\up_rdata_int[19]_i_2_n_0 ),
        .I1(up_raddr_s[6]),
        .I2(\up_raddr_int_reg[5]_0 [2]),
        .I3(\up_rdata_int[6]_i_2_n_0 ),
        .I4(\up_rdata_int[6]_i_3_n_0 ),
        .O(\up_adc_start_code_reg[31] [6]));
  LUT5 #(
    .INIT(32'h00010000)) 
    \up_rdata_int[6]_i_1__0 
       (.I0(\up_raddr_int_reg[3]_rep__0_n_0 ),
        .I1(\up_raddr_int_reg[2]_rep_0 ),
        .I2(\up_raddr_int_reg[1]_rep_0 ),
        .I3(\up_raddr_int_reg[0]_rep__0_n_0 ),
        .I4(\up_rdata_int_reg[6] [3]),
        .O(\up_raddr_int_reg[2]_rep_1 [6]));
  LUT5 #(
    .INIT(32'h00010000)) 
    \up_rdata_int[6]_i_1__1 
       (.I0(\up_raddr_int_reg[3]_rep__0_n_0 ),
        .I1(\up_raddr_int_reg[2]_rep_0 ),
        .I2(\up_raddr_int_reg[1]_rep_0 ),
        .I3(\up_raddr_int_reg[0]_rep__0_n_0 ),
        .I4(\up_rdata_int_reg[6]_0 [3]),
        .O(\up_raddr_int_reg[2]_rep_2 [6]));
  LUT5 #(
    .INIT(32'h00010000)) 
    \up_rdata_int[6]_i_1__2 
       (.I0(\up_raddr_int_reg[3]_rep__0_n_0 ),
        .I1(\up_raddr_int_reg[2]_rep_0 ),
        .I2(\up_raddr_int_reg[1]_rep_0 ),
        .I3(\up_raddr_int_reg[0]_rep__0_n_0 ),
        .I4(D[3]),
        .O(\up_raddr_int_reg[0]_rep__0_0 [6]));
  LUT5 #(
    .INIT(32'h00010000)) 
    \up_rdata_int[6]_i_1__3 
       (.I0(\up_raddr_int_reg[3]_rep__0_n_0 ),
        .I1(\up_raddr_int_reg[2]_rep_0 ),
        .I2(\up_raddr_int_reg[1]_rep_0 ),
        .I3(\up_raddr_int_reg[0]_rep__0_n_0 ),
        .I4(\up_rdata_int_reg[6]_1 [3]),
        .O(\up_raddr_int_reg[2]_rep_3 [6]));
  LUT6 #(
    .INIT(64'h02000202AAAAAAAA)) 
    \up_rdata_int[6]_i_1__4 
       (.I0(up_rreq_s_12),
        .I1(\up_raddr_int_reg[5]_0 [1]),
        .I2(\up_raddr_int_reg[5]_0 [3]),
        .I3(\up_rdata_int[6]_i_2__0_n_0 ),
        .I4(\up_rdata_int[6]_i_3__0_n_0 ),
        .I5(\up_rdata_int[6]_i_4_n_0 ),
        .O(\up_timer_reg[31] [6]));
  LUT6 #(
    .INIT(64'h0000000000080000)) 
    \up_rdata_int[6]_i_1__5 
       (.I0(up_rreq_s_17),
        .I1(\up_rdata_int_reg[31]_4 [4]),
        .I2(\up_raddr_int_reg[1]_rep__1_0 ),
        .I3(\up_raddr_int_reg[5]_0 [0]),
        .I4(\up_raddr_int_reg[2]_rep_0 ),
        .I5(\up_raddr_int_reg[5]_0 [1]),
        .O(\up_dac_pat_data_2_reg[15] [6]));
  LUT6 #(
    .INIT(64'h0000000000080000)) 
    \up_rdata_int[6]_i_1__6 
       (.I0(up_rreq_s_18),
        .I1(\up_rdata_int_reg[31]_5 [4]),
        .I2(\up_raddr_int_reg[1]_rep__1_0 ),
        .I3(\up_raddr_int_reg[5]_0 [0]),
        .I4(\up_raddr_int_reg[2]_rep_0 ),
        .I5(\up_raddr_int_reg[5]_0 [1]),
        .O(\up_dac_pat_data_2_reg[15]_0 [6]));
  LUT6 #(
    .INIT(64'h0000000000080000)) 
    \up_rdata_int[6]_i_1__7 
       (.I0(up_rreq_s_19),
        .I1(\up_rdata_int_reg[31]_6 [4]),
        .I2(\up_raddr_int_reg[1]_rep__1_0 ),
        .I3(\up_raddr_int_reg[5]_0 [0]),
        .I4(\up_raddr_int_reg[2]_rep_0 ),
        .I5(\up_raddr_int_reg[5]_0 [1]),
        .O(\up_dac_pat_data_2_reg[15]_1 [6]));
  LUT6 #(
    .INIT(64'h0000000000080000)) 
    \up_rdata_int[6]_i_1__8 
       (.I0(up_rreq_s_20),
        .I1(\up_rdata_int_reg[31]_7 [4]),
        .I2(\up_raddr_int_reg[1]_rep__1_0 ),
        .I3(\up_raddr_int_reg[5]_0 [0]),
        .I4(\up_raddr_int_reg[2]_rep_0 ),
        .I5(\up_raddr_int_reg[5]_0 [1]),
        .O(\up_dac_pat_data_2_reg[15]_2 [6]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \up_rdata_int[6]_i_2 
       (.I0(\up_rdata_int[19]_i_5_n_0 ),
        .I1(up_timer_reg[6]),
        .I2(\up_rdata_int[19]_i_6_n_0 ),
        .I3(\up_rdata_int_reg[31]_0 [6]),
        .I4(\up_rdata_int_reg[31]_1 [6]),
        .I5(\up_rdata_int[31]_i_7_n_0 ),
        .O(\up_rdata_int[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00010000)) 
    \up_rdata_int[6]_i_2__0 
       (.I0(\up_raddr_int_reg[1]_rep__1_0 ),
        .I1(\up_raddr_int_reg[5]_0 [0]),
        .I2(\up_raddr_int_reg[2]_rep_0 ),
        .I3(\up_raddr_int_reg[5]_0 [2]),
        .I4(up_timer_reg_29[6]),
        .I5(\up_rdata_int[6]_i_5_n_0 ),
        .O(\up_rdata_int[6]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \up_rdata_int[6]_i_3 
       (.I0(\up_rdata_int[31]_i_5_n_0 ),
        .I1(\up_rdata_int_reg[31] [6]),
        .I2(\up_rdata_int[17]_i_4_n_0 ),
        .I3(up_adc_gpio_in[6]),
        .I4(up_adc_gpio_out[6]),
        .I5(\up_rdata_int[17]_i_3_n_0 ),
        .O(\up_rdata_int[6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAFFBFFAFAFFBFFA)) 
    \up_rdata_int[6]_i_3__0 
       (.I0(\up_rdata_int[6]_i_6_n_0 ),
        .I1(\up_rdata_int[7]_i_4_0 [1]),
        .I2(\up_raddr_int_reg[5]_0 [2]),
        .I3(\up_raddr_int_reg[1]_rep__1_0 ),
        .I4(\up_raddr_int_reg[5]_0 [0]),
        .I5(up_dac_sync_reg[5]),
        .O(\up_rdata_int[6]_i_3__0_n_0 ));
  LUT5 #(
    .INIT(32'hAEBFAEAE)) 
    \up_rdata_int[6]_i_4 
       (.I0(\up_rdata_int[19]_i_3__0_n_0 ),
        .I1(\up_raddr_int_reg[5]_0 [0]),
        .I2(up_dac_gpio_out[6]),
        .I3(up_dac_gpio_in[6]),
        .I4(\up_raddr_int_reg[1]_rep__0_n_0 ),
        .O(\up_rdata_int[6]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0040FFFF00400040)) 
    \up_rdata_int[6]_i_5 
       (.I0(\up_rdata_int[6]_i_7_n_0 ),
        .I1(\up_rdata_int_reg[31]_2 [5]),
        .I2(\up_raddr_int_reg[5]_0 [2]),
        .I3(\up_raddr_int_reg[1]_rep__1_0 ),
        .I4(\up_rdata_int[5]_i_6_n_0 ),
        .I5(\up_rdata_int_reg[31]_3 [5]),
        .O(\up_rdata_int[6]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \up_rdata_int[6]_i_6 
       (.I0(up_raddr_s[6]),
        .I1(\up_raddr_int_reg[2]_rep_0 ),
        .O(\up_rdata_int[6]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    \up_rdata_int[6]_i_7 
       (.I0(\up_raddr_int_reg[5]_0 [0]),
        .I1(up_raddr_s[6]),
        .I2(\up_raddr_int_reg[2]_rep_0 ),
        .O(\up_rdata_int[6]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \up_rdata_int[7]_i_1 
       (.I0(\up_rdata_int[7]_i_2_n_0 ),
        .I1(\up_rdata_int[7]_i_3_n_0 ),
        .O(\up_adc_start_code_reg[31] [7]));
  LUT6 #(
    .INIT(64'h00000000FF4F0000)) 
    \up_rdata_int[7]_i_1__0 
       (.I0(\up_rdata_int[7]_i_2__0_n_0 ),
        .I1(\up_rdata_int_reg[31]_2 [6]),
        .I2(\up_raddr_int_reg[5]_0 [0]),
        .I3(\up_rdata_int[7]_i_3__0_n_0 ),
        .I4(up_rreq_s_12),
        .I5(\up_rdata_int[7]_i_4_n_0 ),
        .O(\up_timer_reg[31] [7]));
  LUT6 #(
    .INIT(64'h0000000000080000)) 
    \up_rdata_int[7]_i_1__1 
       (.I0(up_rreq_s_17),
        .I1(\up_rdata_int_reg[31]_4 [5]),
        .I2(\up_raddr_int_reg[1]_rep__1_0 ),
        .I3(\up_raddr_int_reg[5]_0 [0]),
        .I4(\up_raddr_int_reg[2]_rep_0 ),
        .I5(\up_raddr_int_reg[5]_0 [1]),
        .O(\up_dac_pat_data_2_reg[15] [7]));
  LUT6 #(
    .INIT(64'h0000000000080000)) 
    \up_rdata_int[7]_i_1__2 
       (.I0(up_rreq_s_18),
        .I1(\up_rdata_int_reg[31]_5 [5]),
        .I2(\up_raddr_int_reg[1]_rep__1_0 ),
        .I3(\up_raddr_int_reg[5]_0 [0]),
        .I4(\up_raddr_int_reg[2]_rep_0 ),
        .I5(\up_raddr_int_reg[5]_0 [1]),
        .O(\up_dac_pat_data_2_reg[15]_0 [7]));
  LUT6 #(
    .INIT(64'h0000000000080000)) 
    \up_rdata_int[7]_i_1__3 
       (.I0(up_rreq_s_19),
        .I1(\up_rdata_int_reg[31]_6 [5]),
        .I2(\up_raddr_int_reg[1]_rep__1_0 ),
        .I3(\up_raddr_int_reg[5]_0 [0]),
        .I4(\up_raddr_int_reg[2]_rep_0 ),
        .I5(\up_raddr_int_reg[5]_0 [1]),
        .O(\up_dac_pat_data_2_reg[15]_1 [7]));
  LUT6 #(
    .INIT(64'h0000000000080000)) 
    \up_rdata_int[7]_i_1__4 
       (.I0(up_rreq_s_20),
        .I1(\up_rdata_int_reg[31]_7 [5]),
        .I2(\up_raddr_int_reg[1]_rep__1_0 ),
        .I3(\up_raddr_int_reg[5]_0 [0]),
        .I4(\up_raddr_int_reg[2]_rep_0 ),
        .I5(\up_raddr_int_reg[5]_0 [1]),
        .O(\up_dac_pat_data_2_reg[15]_2 [7]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \up_rdata_int[7]_i_2 
       (.I0(\up_rdata_int[31]_i_5_n_0 ),
        .I1(\up_rdata_int_reg[31] [7]),
        .I2(\up_rdata_int[17]_i_4_n_0 ),
        .I3(up_adc_gpio_in[7]),
        .I4(up_adc_gpio_out[7]),
        .I5(\up_rdata_int[17]_i_3_n_0 ),
        .O(\up_rdata_int[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFBFFFF)) 
    \up_rdata_int[7]_i_2__0 
       (.I0(up_raddr_s[6]),
        .I1(\up_raddr_int_reg[5]_0 [2]),
        .I2(\up_raddr_int_reg[5]_0 [3]),
        .I3(\up_raddr_int_reg[5]_0 [1]),
        .I4(\up_raddr_int_reg[2]_rep_0 ),
        .I5(\up_raddr_int_reg[1]_rep__0_n_0 ),
        .O(\up_rdata_int[7]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \up_rdata_int[7]_i_3 
       (.I0(\up_rdata_int[0]_i_3__0_n_0 ),
        .I1(up_timer_reg[7]),
        .I2(\up_rdata_int[31]_i_6_n_0 ),
        .I3(\up_rdata_int_reg[31]_0 [7]),
        .I4(\up_rdata_int_reg[31]_1 [7]),
        .I5(\up_rdata_int[31]_i_7_n_0 ),
        .O(\up_rdata_int[7]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h0A800080)) 
    \up_rdata_int[7]_i_3__0 
       (.I0(\up_rdata_int[15]_i_5_n_0 ),
        .I1(up_dac_gpio_out[7]),
        .I2(\up_raddr_int_reg[5]_0 [3]),
        .I3(\up_raddr_int_reg[5]_0 [2]),
        .I4(up_dac_sync_reg[6]),
        .O(\up_rdata_int[7]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFFDFDD)) 
    \up_rdata_int[7]_i_4 
       (.I0(\up_raddr_int_reg[1]_rep_0 ),
        .I1(up_raddr_s[6]),
        .I2(up_dac_gpio_in[7]),
        .I3(\up_raddr_int_reg[5]_0 [3]),
        .I4(\up_rdata_int[7]_i_5_n_0 ),
        .I5(\up_rdata_int[7]_i_6_n_0 ),
        .O(\up_rdata_int[7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFEFF7E7EFEFF7F7F)) 
    \up_rdata_int[7]_i_5 
       (.I0(\up_raddr_int_reg[5]_0 [3]),
        .I1(\up_raddr_int_reg[2]_rep_0 ),
        .I2(\up_raddr_int_reg[5]_0 [1]),
        .I3(\up_rdata_int[7]_i_4_0 [2]),
        .I4(\up_raddr_int_reg[5]_0 [2]),
        .I5(\up_rdata_int_reg[31]_3 [6]),
        .O(\up_rdata_int[7]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hBAAAAAAA)) 
    \up_rdata_int[7]_i_6 
       (.I0(\up_raddr_int_reg[5]_0 [0]),
        .I1(\up_raddr_int_reg[1]_rep_0 ),
        .I2(up_timer_reg_29[7]),
        .I3(\up_rdata_int[19]_i_5__0_n_0 ),
        .I4(up_raddr_s[6]),
        .O(\up_rdata_int[7]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFF02)) 
    \up_rdata_int[8]_i_1 
       (.I0(\up_rdata_int[19]_i_2_n_0 ),
        .I1(up_raddr_s[6]),
        .I2(\up_raddr_int_reg[5]_0 [2]),
        .I3(\up_rdata_int[8]_i_2_n_0 ),
        .I4(\up_rdata_int[8]_i_3_n_0 ),
        .O(\up_adc_start_code_reg[31] [8]));
  LUT5 #(
    .INIT(32'h88880080)) 
    \up_rdata_int[8]_i_1__0 
       (.I0(\up_rdata_int[8]_i_2__0_n_0 ),
        .I1(up_rreq_s_12),
        .I2(up_dac_gpio_in[8]),
        .I3(\up_rdata_int[19]_i_3__0_n_0 ),
        .I4(\up_rdata_int[8]_i_3__0_n_0 ),
        .O(\up_timer_reg[31] [8]));
  LUT6 #(
    .INIT(64'h0000000000080000)) 
    \up_rdata_int[8]_i_1__1 
       (.I0(up_rreq_s_17),
        .I1(\up_rdata_int_reg[31]_4 [6]),
        .I2(up_raddr_s[1]),
        .I3(\up_raddr_int_reg[5]_0 [0]),
        .I4(\up_raddr_int_reg[2]_rep_0 ),
        .I5(\up_raddr_int_reg[5]_0 [1]),
        .O(\up_dac_pat_data_2_reg[15] [8]));
  LUT6 #(
    .INIT(64'h0000000000080000)) 
    \up_rdata_int[8]_i_1__2 
       (.I0(up_rreq_s_18),
        .I1(\up_rdata_int_reg[31]_5 [6]),
        .I2(up_raddr_s[1]),
        .I3(\up_raddr_int_reg[5]_0 [0]),
        .I4(\up_raddr_int_reg[2]_rep_0 ),
        .I5(\up_raddr_int_reg[5]_0 [1]),
        .O(\up_dac_pat_data_2_reg[15]_0 [8]));
  LUT6 #(
    .INIT(64'h0000000000080000)) 
    \up_rdata_int[8]_i_1__3 
       (.I0(up_rreq_s_19),
        .I1(\up_rdata_int_reg[31]_6 [6]),
        .I2(up_raddr_s[1]),
        .I3(\up_raddr_int_reg[5]_0 [0]),
        .I4(\up_raddr_int_reg[2]_rep_0 ),
        .I5(\up_raddr_int_reg[5]_0 [1]),
        .O(\up_dac_pat_data_2_reg[15]_1 [8]));
  LUT6 #(
    .INIT(64'h0000000000080000)) 
    \up_rdata_int[8]_i_1__4 
       (.I0(up_rreq_s_20),
        .I1(\up_rdata_int_reg[31]_7 [6]),
        .I2(up_raddr_s[1]),
        .I3(\up_raddr_int_reg[5]_0 [0]),
        .I4(\up_raddr_int_reg[2]_rep_0 ),
        .I5(\up_raddr_int_reg[5]_0 [1]),
        .O(\up_dac_pat_data_2_reg[15]_2 [8]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \up_rdata_int[8]_i_2 
       (.I0(\up_rdata_int[19]_i_5_n_0 ),
        .I1(up_timer_reg[8]),
        .I2(\up_rdata_int[19]_i_6_n_0 ),
        .I3(\up_rdata_int_reg[31]_0 [8]),
        .I4(\up_rdata_int_reg[31]_1 [8]),
        .I5(\up_rdata_int[31]_i_7_n_0 ),
        .O(\up_rdata_int[8]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h4F4FFF4F)) 
    \up_rdata_int[8]_i_2__0 
       (.I0(\up_rdata_int_reg[8] ),
        .I1(\up_rdata_int[15]_i_5_n_0 ),
        .I2(\up_raddr_int_reg[5]_0 [0]),
        .I3(\up_rdata_int_reg[31]_2 [7]),
        .I4(\up_rdata_int[7]_i_2__0_n_0 ),
        .O(\up_rdata_int[8]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \up_rdata_int[8]_i_3 
       (.I0(\up_rdata_int[31]_i_5_n_0 ),
        .I1(\up_rdata_int_reg[31] [8]),
        .I2(\up_rdata_int[17]_i_4_n_0 ),
        .I3(up_adc_gpio_in[8]),
        .I4(up_adc_gpio_out[8]),
        .I5(\up_rdata_int[17]_i_3_n_0 ),
        .O(\up_rdata_int[8]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAEAEAAAAEEAEEEAE)) 
    \up_rdata_int[8]_i_3__0 
       (.I0(\up_raddr_int_reg[5]_0 [0]),
        .I1(\up_rdata_int[19]_i_5__0_n_0 ),
        .I2(\up_raddr_int_reg[1]_rep__0_n_0 ),
        .I3(\up_rdata_int_reg[31]_3 [7]),
        .I4(up_timer_reg_29[8]),
        .I5(up_raddr_s[6]),
        .O(\up_rdata_int[8]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF0200)) 
    \up_rdata_int[9]_i_1 
       (.I0(\up_rdata_int[24]_i_2__0_n_0 ),
        .I1(\up_raddr_int_reg[5]_0 [2]),
        .I2(up_raddr_s[6]),
        .I3(\up_raddr_int_reg[1]_rep_0 ),
        .I4(\up_rdata_int[9]_i_2_n_0 ),
        .I5(\up_rdata_int[9]_i_3_n_0 ),
        .O(\up_adc_start_code_reg[31] [9]));
  LUT6 #(
    .INIT(64'h8A888A888A88AAAA)) 
    \up_rdata_int[9]_i_1__0 
       (.I0(up_rreq_s_12),
        .I1(\up_rdata_int[9]_i_2__0_n_0 ),
        .I2(\up_rdata_int[31]_i_3__0_n_0 ),
        .I3(up_timer_reg_29[9]),
        .I4(\up_rdata_int[9]_i_3__0_n_0 ),
        .I5(\up_rdata_int[9]_i_4_n_0 ),
        .O(\up_timer_reg[31] [9]));
  LUT6 #(
    .INIT(64'h0000000000080000)) 
    \up_rdata_int[9]_i_1__1 
       (.I0(up_rreq_s_17),
        .I1(\up_rdata_int_reg[31]_4 [7]),
        .I2(\up_raddr_int_reg[1]_rep__0_n_0 ),
        .I3(\up_raddr_int_reg[0]_rep_0 ),
        .I4(\up_raddr_int_reg[2]_rep_0 ),
        .I5(\up_raddr_int_reg[3]_rep_n_0 ),
        .O(\up_dac_pat_data_2_reg[15] [9]));
  LUT6 #(
    .INIT(64'h0000000000080000)) 
    \up_rdata_int[9]_i_1__2 
       (.I0(up_rreq_s_18),
        .I1(\up_rdata_int_reg[31]_5 [7]),
        .I2(\up_raddr_int_reg[1]_rep__0_n_0 ),
        .I3(\up_raddr_int_reg[0]_rep_0 ),
        .I4(\up_raddr_int_reg[2]_rep_0 ),
        .I5(\up_raddr_int_reg[3]_rep_n_0 ),
        .O(\up_dac_pat_data_2_reg[15]_0 [9]));
  LUT6 #(
    .INIT(64'h0000000000080000)) 
    \up_rdata_int[9]_i_1__3 
       (.I0(up_rreq_s_19),
        .I1(\up_rdata_int_reg[31]_6 [7]),
        .I2(\up_raddr_int_reg[1]_rep__0_n_0 ),
        .I3(\up_raddr_int_reg[0]_rep_0 ),
        .I4(\up_raddr_int_reg[2]_rep_0 ),
        .I5(\up_raddr_int_reg[3]_rep_n_0 ),
        .O(\up_dac_pat_data_2_reg[15]_1 [9]));
  LUT6 #(
    .INIT(64'h0000000000080000)) 
    \up_rdata_int[9]_i_1__4 
       (.I0(up_rreq_s_20),
        .I1(\up_rdata_int_reg[31]_7 [7]),
        .I2(\up_raddr_int_reg[1]_rep__0_n_0 ),
        .I3(\up_raddr_int_reg[0]_rep_0 ),
        .I4(\up_raddr_int_reg[2]_rep_0 ),
        .I5(\up_raddr_int_reg[3]_rep_n_0 ),
        .O(\up_dac_pat_data_2_reg[15]_2 [9]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \up_rdata_int[9]_i_2 
       (.I0(\up_rdata_int[31]_i_5_n_0 ),
        .I1(\up_rdata_int_reg[31] [9]),
        .I2(\up_rdata_int[17]_i_4_n_0 ),
        .I3(up_adc_gpio_in[9]),
        .I4(up_adc_gpio_out[9]),
        .I5(\up_rdata_int[17]_i_3_n_0 ),
        .O(\up_rdata_int[9]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0020222200200020)) 
    \up_rdata_int[9]_i_2__0 
       (.I0(\up_raddr_int_reg[1]_rep__0_n_0 ),
        .I1(\up_raddr_int_reg[0]_rep_0 ),
        .I2(up_dac_gpio_in[9]),
        .I3(\up_rdata_int[31]_i_6__0_n_0 ),
        .I4(\up_rdata_int[31]_i_7__0_n_0 ),
        .I5(\up_rdata_int_reg[31]_3 [8]),
        .O(\up_rdata_int[9]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \up_rdata_int[9]_i_3 
       (.I0(\up_rdata_int[0]_i_3__0_n_0 ),
        .I1(up_timer_reg[9]),
        .I2(\up_rdata_int[31]_i_6_n_0 ),
        .I3(\up_rdata_int_reg[31]_0 [9]),
        .I4(\up_rdata_int_reg[31]_1 [9]),
        .I5(\up_rdata_int[31]_i_7_n_0 ),
        .O(\up_rdata_int[9]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAA0AAAA0AAAAA2AA)) 
    \up_rdata_int[9]_i_3__0 
       (.I0(\up_raddr_int_reg[1]_rep__0_n_0 ),
        .I1(up_dac_sync_reg[7]),
        .I2(\up_raddr_int_reg[5]_0 [3]),
        .I3(\up_raddr_int_reg[5]_0 [2]),
        .I4(\up_raddr_int_reg[5]_0 [1]),
        .I5(\up_raddr_int_reg[2]_rep_0 ),
        .O(\up_rdata_int[9]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0D0DFF0D)) 
    \up_rdata_int[9]_i_4 
       (.I0(\up_rdata_int_reg[31]_2 [8]),
        .I1(\up_rdata_int[11]_i_5_n_0 ),
        .I2(\up_raddr_int_reg[1]_rep__0_n_0 ),
        .I3(\up_raddr_int_reg[5]_0 [3]),
        .I4(up_dac_gpio_out[8]),
        .I5(\up_rdata_int[11]_i_6_n_0 ),
        .O(\up_rdata_int[9]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    up_resetn_i_1
       (.I0(Q[0]),
        .I1(\i_rx/i_up_adc_common/up_adc_clk_enb0 ),
        .I2(data2[0]),
        .O(\up_wdata_int_reg[0]_1 ));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    up_resetn_i_1__0
       (.I0(Q[0]),
        .I1(up_resetn_i_2__0_n_0),
        .I2(up_dac_datafmt_i_2_n_0),
        .I3(up_waddr_s[1]),
        .I4(data1[0]),
        .O(\up_wdata_int_reg[0]_10 ));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT5 #(
    .INIT(32'h00000100)) 
    up_resetn_i_2
       (.I0(\up_timer[0]_i_12_n_0 ),
        .I1(up_waddr_s[8]),
        .I2(up_waddr_s[6]),
        .I3(up_waddr_s[4]),
        .I4(up_adc_lb_enb_i_3_n_0),
        .O(\i_rx/i_up_adc_common/up_adc_clk_enb0 ));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT3 #(
    .INIT(8'h02)) 
    up_resetn_i_2__0
       (.I0(up_waddr_s[4]),
        .I1(up_waddr_s[5]),
        .I2(up_waddr_s[6]),
        .O(up_resetn_i_2__0_n_0));
  LUT3 #(
    .INIT(8'h40)) 
    up_rreq_int_i_1
       (.I0(up_rsel_reg_n_0),
        .I1(s_axi_arvalid),
        .I2(s_axi_aresetn),
        .O(up_rreq_int_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    up_rreq_int_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(up_rreq_int_i_1_n_0),
        .Q(up_rreq_s__0),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h3FAA)) 
    up_rsel_i_1
       (.I0(s_axi_arvalid),
        .I1(s_axi_rready),
        .I2(up_axi_rvalid_int_reg_0),
        .I3(up_rsel_reg_n_0),
        .O(up_rsel_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    up_rsel_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(up_rsel_i_1_n_0),
        .Q(up_rsel_reg_n_0),
        .R(p_0_in));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT5 #(
    .INIT(32'h00100000)) 
    \up_scratch[31]_i_1 
       (.I0(up_waddr_s[0]),
        .I1(up_waddr_s[9]),
        .I2(up_waddr_s[1]),
        .I3(up_waddr_s[2]),
        .I4(\up_scratch[31]_i_2_n_0 ),
        .O(\up_waddr_int_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT5 #(
    .INIT(32'h00000100)) 
    \up_scratch[31]_i_1__0 
       (.I0(up_waddr_s[4]),
        .I1(up_waddr_s[5]),
        .I2(up_waddr_s[6]),
        .I3(up_waddr_s[1]),
        .I4(up_dac_datafmt_i_2_n_0),
        .O(\up_waddr_int_reg[4]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \up_scratch[31]_i_2 
       (.I0(up_adc_lb_enb_i_3_n_0),
        .I1(up_waddr_s[4]),
        .I2(up_waddr_s[8]),
        .I3(up_waddr_s[6]),
        .O(\up_scratch[31]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFF7FFF00)) 
    up_status_ovf_i_1
       (.I0(Q[2]),
        .I1(up_adc_lb_enb_i_2_n_0),
        .I2(up_status_ovf_i_2_n_0),
        .I3(up_status_ovf_reg),
        .I4(p_4_in),
        .O(\up_wdata_int_reg[2]_0 ));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    up_status_ovf_i_2
       (.I0(up_waddr_s[0]),
        .I1(up_waddr_s[9]),
        .I2(up_waddr_s[1]),
        .I3(up_waddr_s[2]),
        .I4(up_waddr_s[6]),
        .I5(\up_adc_start_code[31]_i_2_n_0 ),
        .O(up_status_ovf_i_2_n_0));
  LUT5 #(
    .INIT(32'hFDFFCCCC)) 
    up_status_unf_i_1
       (.I0(Q[0]),
        .I1(up_status_unf_reg),
        .I2(up_dac_datafmt_i_2_n_0),
        .I3(\up_dac_gpio_out_int[31]_i_2_n_0 ),
        .I4(up_status_unf),
        .O(\up_wdata_int_reg[0]_5 ));
  LUT3 #(
    .INIT(8'h3A)) 
    \up_timer[0]_i_10 
       (.I0(Q[1]),
        .I1(up_timer_reg[1]),
        .I2(\up_waddr_int_reg[6]_0 ),
        .O(\up_timer[0]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \up_timer[0]_i_10__0 
       (.I0(up_timer_reg_29[3]),
        .I1(Q[3]),
        .I2(\up_waddr_int_reg[3]_5 ),
        .O(\up_timer[0]_i_10__0_n_0 ));
  LUT3 #(
    .INIT(8'h3A)) 
    \up_timer[0]_i_11 
       (.I0(Q[0]),
        .I1(up_timer_reg[0]),
        .I2(\up_waddr_int_reg[6]_0 ),
        .O(\up_timer[0]_i_11_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \up_timer[0]_i_11__0 
       (.I0(up_timer_reg_29[2]),
        .I1(Q[2]),
        .I2(\up_waddr_int_reg[3]_5 ),
        .O(\up_timer[0]_i_11__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \up_timer[0]_i_12 
       (.I0(up_waddr_s[9]),
        .I1(up_waddr_s[0]),
        .I2(up_waddr_s[2]),
        .I3(up_waddr_s[1]),
        .O(\up_timer[0]_i_12_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \up_timer[0]_i_12__0 
       (.I0(up_timer_reg_29[1]),
        .I1(Q[1]),
        .I2(\up_waddr_int_reg[3]_5 ),
        .O(\up_timer[0]_i_12__0_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \up_timer[0]_i_13__0 
       (.I0(up_timer_reg_29[0]),
        .I1(Q[0]),
        .I2(\up_waddr_int_reg[3]_5 ),
        .O(\up_timer[0]_i_13__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \up_timer[0]_i_14__0 
       (.I0(up_waddr_s[4]),
        .I1(up_waddr_s[5]),
        .O(\up_timer[0]_i_14__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000100000)) 
    \up_timer[0]_i_3__0 
       (.I0(up_dac_clksel_i_2_n_0),
        .I1(up_waddr_s[3]),
        .I2(up_wreq_s_16),
        .I3(up_waddr_s[1]),
        .I4(up_waddr_s[6]),
        .I5(\up_timer[0]_i_14__0_n_0 ),
        .O(\up_waddr_int_reg[3]_5 ));
  LUT5 #(
    .INIT(32'hFFFFFFFD)) 
    \up_timer[0]_i_6 
       (.I0(up_waddr_s[6]),
        .I1(\up_timer[0]_i_12_n_0 ),
        .I2(up_adc_lb_enb_i_3_n_0),
        .I3(up_waddr_s[4]),
        .I4(up_waddr_s[8]),
        .O(\up_waddr_int_reg[6]_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \up_timer[0]_i_6__0 
       (.I0(Q[3]),
        .I1(\up_waddr_int_reg[3]_5 ),
        .I2(up_timer_reg_29[3]),
        .O(\up_timer[0]_i_6__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \up_timer[0]_i_7__0 
       (.I0(Q[2]),
        .I1(\up_waddr_int_reg[3]_5 ),
        .I2(up_timer_reg_29[2]),
        .O(\up_timer[0]_i_7__0_n_0 ));
  LUT3 #(
    .INIT(8'h3A)) 
    \up_timer[0]_i_8 
       (.I0(Q[3]),
        .I1(up_timer_reg[3]),
        .I2(\up_waddr_int_reg[6]_0 ),
        .O(\up_timer[0]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \up_timer[0]_i_8__0 
       (.I0(Q[1]),
        .I1(\up_waddr_int_reg[3]_5 ),
        .I2(up_timer_reg_29[1]),
        .O(\up_timer[0]_i_8__0_n_0 ));
  LUT3 #(
    .INIT(8'h3A)) 
    \up_timer[0]_i_9 
       (.I0(Q[2]),
        .I1(up_timer_reg[2]),
        .I2(\up_waddr_int_reg[6]_0 ),
        .O(\up_timer[0]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \up_timer[0]_i_9__0 
       (.I0(Q[0]),
        .I1(\up_waddr_int_reg[3]_5 ),
        .I2(up_timer_reg_29[0]),
        .O(\up_timer[0]_i_9__0_n_0 ));
  LUT3 #(
    .INIT(8'h3A)) 
    \up_timer[12]_i_2 
       (.I0(Q[15]),
        .I1(up_timer_reg[15]),
        .I2(\up_waddr_int_reg[6]_0 ),
        .O(\up_timer[12]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \up_timer[12]_i_2__0 
       (.I0(Q[15]),
        .I1(\up_waddr_int_reg[3]_5 ),
        .I2(up_timer_reg_29[15]),
        .O(\up_timer[12]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'h3A)) 
    \up_timer[12]_i_3 
       (.I0(Q[14]),
        .I1(up_timer_reg[14]),
        .I2(\up_waddr_int_reg[6]_0 ),
        .O(\up_timer[12]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \up_timer[12]_i_3__0 
       (.I0(Q[14]),
        .I1(\up_waddr_int_reg[3]_5 ),
        .I2(up_timer_reg_29[14]),
        .O(\up_timer[12]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'h3A)) 
    \up_timer[12]_i_4 
       (.I0(Q[13]),
        .I1(up_timer_reg[13]),
        .I2(\up_waddr_int_reg[6]_0 ),
        .O(\up_timer[12]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \up_timer[12]_i_4__0 
       (.I0(Q[13]),
        .I1(\up_waddr_int_reg[3]_5 ),
        .I2(up_timer_reg_29[13]),
        .O(\up_timer[12]_i_4__0_n_0 ));
  LUT3 #(
    .INIT(8'h3A)) 
    \up_timer[12]_i_5 
       (.I0(Q[12]),
        .I1(up_timer_reg[12]),
        .I2(\up_waddr_int_reg[6]_0 ),
        .O(\up_timer[12]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \up_timer[12]_i_5__0 
       (.I0(Q[12]),
        .I1(\up_waddr_int_reg[3]_5 ),
        .I2(up_timer_reg_29[12]),
        .O(\up_timer[12]_i_5__0_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \up_timer[12]_i_6 
       (.I0(up_timer_reg_29[15]),
        .I1(Q[15]),
        .I2(\up_waddr_int_reg[3]_5 ),
        .O(\up_timer[12]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \up_timer[12]_i_7 
       (.I0(up_timer_reg_29[14]),
        .I1(Q[14]),
        .I2(\up_waddr_int_reg[3]_5 ),
        .O(\up_timer[12]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \up_timer[12]_i_8 
       (.I0(up_timer_reg_29[13]),
        .I1(Q[13]),
        .I2(\up_waddr_int_reg[3]_5 ),
        .O(\up_timer[12]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \up_timer[12]_i_9 
       (.I0(up_timer_reg_29[12]),
        .I1(Q[12]),
        .I2(\up_waddr_int_reg[3]_5 ),
        .O(\up_timer[12]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h3A)) 
    \up_timer[16]_i_2 
       (.I0(Q[19]),
        .I1(up_timer_reg[19]),
        .I2(\up_waddr_int_reg[6]_0 ),
        .O(\up_timer[16]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \up_timer[16]_i_2__0 
       (.I0(Q[19]),
        .I1(\up_waddr_int_reg[3]_5 ),
        .I2(up_timer_reg_29[19]),
        .O(\up_timer[16]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'h3A)) 
    \up_timer[16]_i_3 
       (.I0(Q[18]),
        .I1(up_timer_reg[18]),
        .I2(\up_waddr_int_reg[6]_0 ),
        .O(\up_timer[16]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \up_timer[16]_i_3__0 
       (.I0(Q[18]),
        .I1(\up_waddr_int_reg[3]_5 ),
        .I2(up_timer_reg_29[18]),
        .O(\up_timer[16]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'h3A)) 
    \up_timer[16]_i_4 
       (.I0(Q[17]),
        .I1(up_timer_reg[17]),
        .I2(\up_waddr_int_reg[6]_0 ),
        .O(\up_timer[16]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \up_timer[16]_i_4__0 
       (.I0(Q[17]),
        .I1(\up_waddr_int_reg[3]_5 ),
        .I2(up_timer_reg_29[17]),
        .O(\up_timer[16]_i_4__0_n_0 ));
  LUT3 #(
    .INIT(8'h3A)) 
    \up_timer[16]_i_5 
       (.I0(Q[16]),
        .I1(up_timer_reg[16]),
        .I2(\up_waddr_int_reg[6]_0 ),
        .O(\up_timer[16]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \up_timer[16]_i_5__0 
       (.I0(Q[16]),
        .I1(\up_waddr_int_reg[3]_5 ),
        .I2(up_timer_reg_29[16]),
        .O(\up_timer[16]_i_5__0_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \up_timer[16]_i_6 
       (.I0(up_timer_reg_29[19]),
        .I1(Q[19]),
        .I2(\up_waddr_int_reg[3]_5 ),
        .O(\up_timer[16]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \up_timer[16]_i_7 
       (.I0(up_timer_reg_29[18]),
        .I1(Q[18]),
        .I2(\up_waddr_int_reg[3]_5 ),
        .O(\up_timer[16]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \up_timer[16]_i_8 
       (.I0(up_timer_reg_29[17]),
        .I1(Q[17]),
        .I2(\up_waddr_int_reg[3]_5 ),
        .O(\up_timer[16]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \up_timer[16]_i_9 
       (.I0(up_timer_reg_29[16]),
        .I1(Q[16]),
        .I2(\up_waddr_int_reg[3]_5 ),
        .O(\up_timer[16]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h3A)) 
    \up_timer[20]_i_2 
       (.I0(Q[23]),
        .I1(up_timer_reg[23]),
        .I2(\up_waddr_int_reg[6]_0 ),
        .O(\up_timer[20]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \up_timer[20]_i_2__0 
       (.I0(Q[23]),
        .I1(\up_waddr_int_reg[3]_5 ),
        .I2(up_timer_reg_29[23]),
        .O(\up_timer[20]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'h3A)) 
    \up_timer[20]_i_3 
       (.I0(Q[22]),
        .I1(up_timer_reg[22]),
        .I2(\up_waddr_int_reg[6]_0 ),
        .O(\up_timer[20]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \up_timer[20]_i_3__0 
       (.I0(Q[22]),
        .I1(\up_waddr_int_reg[3]_5 ),
        .I2(up_timer_reg_29[22]),
        .O(\up_timer[20]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'h3A)) 
    \up_timer[20]_i_4 
       (.I0(Q[21]),
        .I1(up_timer_reg[21]),
        .I2(\up_waddr_int_reg[6]_0 ),
        .O(\up_timer[20]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \up_timer[20]_i_4__0 
       (.I0(Q[21]),
        .I1(\up_waddr_int_reg[3]_5 ),
        .I2(up_timer_reg_29[21]),
        .O(\up_timer[20]_i_4__0_n_0 ));
  LUT3 #(
    .INIT(8'h3A)) 
    \up_timer[20]_i_5 
       (.I0(Q[20]),
        .I1(up_timer_reg[20]),
        .I2(\up_waddr_int_reg[6]_0 ),
        .O(\up_timer[20]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \up_timer[20]_i_5__0 
       (.I0(Q[20]),
        .I1(\up_waddr_int_reg[3]_5 ),
        .I2(up_timer_reg_29[20]),
        .O(\up_timer[20]_i_5__0_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \up_timer[20]_i_6 
       (.I0(up_timer_reg_29[23]),
        .I1(Q[23]),
        .I2(\up_waddr_int_reg[3]_5 ),
        .O(\up_timer[20]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \up_timer[20]_i_7 
       (.I0(up_timer_reg_29[22]),
        .I1(Q[22]),
        .I2(\up_waddr_int_reg[3]_5 ),
        .O(\up_timer[20]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \up_timer[20]_i_8 
       (.I0(up_timer_reg_29[21]),
        .I1(Q[21]),
        .I2(\up_waddr_int_reg[3]_5 ),
        .O(\up_timer[20]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \up_timer[20]_i_9 
       (.I0(up_timer_reg_29[20]),
        .I1(Q[20]),
        .I2(\up_waddr_int_reg[3]_5 ),
        .O(\up_timer[20]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h3A)) 
    \up_timer[24]_i_2 
       (.I0(Q[27]),
        .I1(up_timer_reg[27]),
        .I2(\up_waddr_int_reg[6]_0 ),
        .O(\up_timer[24]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \up_timer[24]_i_2__0 
       (.I0(Q[27]),
        .I1(\up_waddr_int_reg[3]_5 ),
        .I2(up_timer_reg_29[27]),
        .O(\up_timer[24]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'h3A)) 
    \up_timer[24]_i_3 
       (.I0(Q[26]),
        .I1(up_timer_reg[26]),
        .I2(\up_waddr_int_reg[6]_0 ),
        .O(\up_timer[24]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \up_timer[24]_i_3__0 
       (.I0(Q[26]),
        .I1(\up_waddr_int_reg[3]_5 ),
        .I2(up_timer_reg_29[26]),
        .O(\up_timer[24]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'h3A)) 
    \up_timer[24]_i_4 
       (.I0(Q[25]),
        .I1(up_timer_reg[25]),
        .I2(\up_waddr_int_reg[6]_0 ),
        .O(\up_timer[24]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \up_timer[24]_i_4__0 
       (.I0(Q[25]),
        .I1(\up_waddr_int_reg[3]_5 ),
        .I2(up_timer_reg_29[25]),
        .O(\up_timer[24]_i_4__0_n_0 ));
  LUT3 #(
    .INIT(8'h3A)) 
    \up_timer[24]_i_5 
       (.I0(Q[24]),
        .I1(up_timer_reg[24]),
        .I2(\up_waddr_int_reg[6]_0 ),
        .O(\up_timer[24]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \up_timer[24]_i_5__0 
       (.I0(Q[24]),
        .I1(\up_waddr_int_reg[3]_5 ),
        .I2(up_timer_reg_29[24]),
        .O(\up_timer[24]_i_5__0_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \up_timer[24]_i_6 
       (.I0(up_timer_reg_29[27]),
        .I1(Q[27]),
        .I2(\up_waddr_int_reg[3]_5 ),
        .O(\up_timer[24]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \up_timer[24]_i_7 
       (.I0(up_timer_reg_29[26]),
        .I1(Q[26]),
        .I2(\up_waddr_int_reg[3]_5 ),
        .O(\up_timer[24]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \up_timer[24]_i_8 
       (.I0(up_timer_reg_29[25]),
        .I1(Q[25]),
        .I2(\up_waddr_int_reg[3]_5 ),
        .O(\up_timer[24]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \up_timer[24]_i_9 
       (.I0(up_timer_reg_29[24]),
        .I1(Q[24]),
        .I2(\up_waddr_int_reg[3]_5 ),
        .O(\up_timer[24]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h74)) 
    \up_timer[28]_i_2 
       (.I0(up_timer_reg[31]),
        .I1(\up_waddr_int_reg[6]_0 ),
        .I2(Q[31]),
        .O(\up_timer[28]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \up_timer[28]_i_2__0 
       (.I0(Q[30]),
        .I1(\up_waddr_int_reg[3]_5 ),
        .I2(up_timer_reg_29[30]),
        .O(\up_timer[28]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'h3A)) 
    \up_timer[28]_i_3 
       (.I0(Q[30]),
        .I1(up_timer_reg[30]),
        .I2(\up_waddr_int_reg[6]_0 ),
        .O(\up_timer[28]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \up_timer[28]_i_3__0 
       (.I0(Q[29]),
        .I1(\up_waddr_int_reg[3]_5 ),
        .I2(up_timer_reg_29[29]),
        .O(\up_timer[28]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'h3A)) 
    \up_timer[28]_i_4 
       (.I0(Q[29]),
        .I1(up_timer_reg[29]),
        .I2(\up_waddr_int_reg[6]_0 ),
        .O(\up_timer[28]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \up_timer[28]_i_4__0 
       (.I0(Q[28]),
        .I1(\up_waddr_int_reg[3]_5 ),
        .I2(up_timer_reg_29[28]),
        .O(\up_timer[28]_i_4__0_n_0 ));
  LUT3 #(
    .INIT(8'h3A)) 
    \up_timer[28]_i_5 
       (.I0(Q[28]),
        .I1(up_timer_reg[28]),
        .I2(\up_waddr_int_reg[6]_0 ),
        .O(\up_timer[28]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hD1)) 
    \up_timer[28]_i_5__0 
       (.I0(up_timer_reg_29[31]),
        .I1(\up_waddr_int_reg[3]_5 ),
        .I2(Q[31]),
        .O(\up_timer[28]_i_5__0_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \up_timer[28]_i_6 
       (.I0(up_timer_reg_29[30]),
        .I1(Q[30]),
        .I2(\up_waddr_int_reg[3]_5 ),
        .O(\up_timer[28]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \up_timer[28]_i_7 
       (.I0(up_timer_reg_29[29]),
        .I1(Q[29]),
        .I2(\up_waddr_int_reg[3]_5 ),
        .O(\up_timer[28]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \up_timer[28]_i_8 
       (.I0(up_timer_reg_29[28]),
        .I1(Q[28]),
        .I2(\up_waddr_int_reg[3]_5 ),
        .O(\up_timer[28]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'h3A)) 
    \up_timer[4]_i_2 
       (.I0(Q[7]),
        .I1(up_timer_reg[7]),
        .I2(\up_waddr_int_reg[6]_0 ),
        .O(\up_timer[4]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \up_timer[4]_i_2__0 
       (.I0(Q[7]),
        .I1(\up_waddr_int_reg[3]_5 ),
        .I2(up_timer_reg_29[7]),
        .O(\up_timer[4]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'h3A)) 
    \up_timer[4]_i_3 
       (.I0(Q[6]),
        .I1(up_timer_reg[6]),
        .I2(\up_waddr_int_reg[6]_0 ),
        .O(\up_timer[4]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \up_timer[4]_i_3__0 
       (.I0(Q[6]),
        .I1(\up_waddr_int_reg[3]_5 ),
        .I2(up_timer_reg_29[6]),
        .O(\up_timer[4]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'h3A)) 
    \up_timer[4]_i_4 
       (.I0(Q[5]),
        .I1(up_timer_reg[5]),
        .I2(\up_waddr_int_reg[6]_0 ),
        .O(\up_timer[4]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \up_timer[4]_i_4__0 
       (.I0(Q[5]),
        .I1(\up_waddr_int_reg[3]_5 ),
        .I2(up_timer_reg_29[5]),
        .O(\up_timer[4]_i_4__0_n_0 ));
  LUT3 #(
    .INIT(8'h3A)) 
    \up_timer[4]_i_5 
       (.I0(Q[4]),
        .I1(up_timer_reg[4]),
        .I2(\up_waddr_int_reg[6]_0 ),
        .O(\up_timer[4]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \up_timer[4]_i_5__0 
       (.I0(Q[4]),
        .I1(\up_waddr_int_reg[3]_5 ),
        .I2(up_timer_reg_29[4]),
        .O(\up_timer[4]_i_5__0_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \up_timer[4]_i_6 
       (.I0(up_timer_reg_29[7]),
        .I1(Q[7]),
        .I2(\up_waddr_int_reg[3]_5 ),
        .O(\up_timer[4]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \up_timer[4]_i_7 
       (.I0(up_timer_reg_29[6]),
        .I1(Q[6]),
        .I2(\up_waddr_int_reg[3]_5 ),
        .O(\up_timer[4]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \up_timer[4]_i_8 
       (.I0(up_timer_reg_29[5]),
        .I1(Q[5]),
        .I2(\up_waddr_int_reg[3]_5 ),
        .O(\up_timer[4]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \up_timer[4]_i_9 
       (.I0(up_timer_reg_29[4]),
        .I1(Q[4]),
        .I2(\up_waddr_int_reg[3]_5 ),
        .O(\up_timer[4]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h3A)) 
    \up_timer[8]_i_2 
       (.I0(Q[11]),
        .I1(up_timer_reg[11]),
        .I2(\up_waddr_int_reg[6]_0 ),
        .O(\up_timer[8]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \up_timer[8]_i_2__0 
       (.I0(Q[11]),
        .I1(\up_waddr_int_reg[3]_5 ),
        .I2(up_timer_reg_29[11]),
        .O(\up_timer[8]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'h3A)) 
    \up_timer[8]_i_3 
       (.I0(Q[10]),
        .I1(up_timer_reg[10]),
        .I2(\up_waddr_int_reg[6]_0 ),
        .O(\up_timer[8]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \up_timer[8]_i_3__0 
       (.I0(Q[10]),
        .I1(\up_waddr_int_reg[3]_5 ),
        .I2(up_timer_reg_29[10]),
        .O(\up_timer[8]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'h3A)) 
    \up_timer[8]_i_4 
       (.I0(Q[9]),
        .I1(up_timer_reg[9]),
        .I2(\up_waddr_int_reg[6]_0 ),
        .O(\up_timer[8]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \up_timer[8]_i_4__0 
       (.I0(Q[9]),
        .I1(\up_waddr_int_reg[3]_5 ),
        .I2(up_timer_reg_29[9]),
        .O(\up_timer[8]_i_4__0_n_0 ));
  LUT3 #(
    .INIT(8'h3A)) 
    \up_timer[8]_i_5 
       (.I0(Q[8]),
        .I1(up_timer_reg[8]),
        .I2(\up_waddr_int_reg[6]_0 ),
        .O(\up_timer[8]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \up_timer[8]_i_5__0 
       (.I0(Q[8]),
        .I1(\up_waddr_int_reg[3]_5 ),
        .I2(up_timer_reg_29[8]),
        .O(\up_timer[8]_i_5__0_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \up_timer[8]_i_6 
       (.I0(up_timer_reg_29[11]),
        .I1(Q[11]),
        .I2(\up_waddr_int_reg[3]_5 ),
        .O(\up_timer[8]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \up_timer[8]_i_7 
       (.I0(up_timer_reg_29[10]),
        .I1(Q[10]),
        .I2(\up_waddr_int_reg[3]_5 ),
        .O(\up_timer[8]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \up_timer[8]_i_8 
       (.I0(up_timer_reg_29[9]),
        .I1(Q[9]),
        .I2(\up_waddr_int_reg[3]_5 ),
        .O(\up_timer[8]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \up_timer[8]_i_9 
       (.I0(up_timer_reg_29[8]),
        .I1(Q[8]),
        .I2(\up_waddr_int_reg[3]_5 ),
        .O(\up_timer[8]_i_9_n_0 ));
  CARRY4 \up_timer_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\up_timer_reg[0]_i_2_n_0 ,\up_timer_reg[0]_i_2_n_1 ,\up_timer_reg[0]_i_2_n_2 ,\up_timer_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\up_waddr_int_reg[6]_0 ,\up_waddr_int_reg[6]_0 ,\up_waddr_int_reg[6]_0 ,\up_waddr_int_reg[6]_0 }),
        .O(O),
        .S({\up_timer[0]_i_8_n_0 ,\up_timer[0]_i_9_n_0 ,\up_timer[0]_i_10_n_0 ,\up_timer[0]_i_11_n_0 }));
  CARRY4 \up_timer_reg[0]_i_2__0 
       (.CI(1'b0),
        .CO({\up_timer_reg[0]_i_2__0_n_0 ,\up_timer_reg[0]_i_2__0_n_1 ,\up_timer_reg[0]_i_2__0_n_2 ,\up_timer_reg[0]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\up_timer[0]_i_6__0_n_0 ,\up_timer[0]_i_7__0_n_0 ,\up_timer[0]_i_8__0_n_0 ,\up_timer[0]_i_9__0_n_0 }),
        .O(\up_wdata_int_reg[3]_1 ),
        .S({\up_timer[0]_i_10__0_n_0 ,\up_timer[0]_i_11__0_n_0 ,\up_timer[0]_i_12__0_n_0 ,\up_timer[0]_i_13__0_n_0 }));
  CARRY4 \up_timer_reg[12]_i_1 
       (.CI(\up_timer_reg[8]_i_1_n_0 ),
        .CO({\up_timer_reg[12]_i_1_n_0 ,\up_timer_reg[12]_i_1_n_1 ,\up_timer_reg[12]_i_1_n_2 ,\up_timer_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\up_waddr_int_reg[6]_0 ,\up_waddr_int_reg[6]_0 ,\up_waddr_int_reg[6]_0 ,\up_waddr_int_reg[6]_0 }),
        .O(\up_waddr_int_reg[6]_3 ),
        .S({\up_timer[12]_i_2_n_0 ,\up_timer[12]_i_3_n_0 ,\up_timer[12]_i_4_n_0 ,\up_timer[12]_i_5_n_0 }));
  CARRY4 \up_timer_reg[12]_i_1__0 
       (.CI(\up_timer_reg[8]_i_1__0_n_0 ),
        .CO({\up_timer_reg[12]_i_1__0_n_0 ,\up_timer_reg[12]_i_1__0_n_1 ,\up_timer_reg[12]_i_1__0_n_2 ,\up_timer_reg[12]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\up_timer[12]_i_2__0_n_0 ,\up_timer[12]_i_3__0_n_0 ,\up_timer[12]_i_4__0_n_0 ,\up_timer[12]_i_5__0_n_0 }),
        .O(\up_wdata_int_reg[15]_0 ),
        .S({\up_timer[12]_i_6_n_0 ,\up_timer[12]_i_7_n_0 ,\up_timer[12]_i_8_n_0 ,\up_timer[12]_i_9_n_0 }));
  CARRY4 \up_timer_reg[16]_i_1 
       (.CI(\up_timer_reg[12]_i_1_n_0 ),
        .CO({\up_timer_reg[16]_i_1_n_0 ,\up_timer_reg[16]_i_1_n_1 ,\up_timer_reg[16]_i_1_n_2 ,\up_timer_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\up_waddr_int_reg[6]_0 ,\up_waddr_int_reg[6]_0 ,\up_waddr_int_reg[6]_0 ,\up_waddr_int_reg[6]_0 }),
        .O(\up_waddr_int_reg[6]_4 ),
        .S({\up_timer[16]_i_2_n_0 ,\up_timer[16]_i_3_n_0 ,\up_timer[16]_i_4_n_0 ,\up_timer[16]_i_5_n_0 }));
  CARRY4 \up_timer_reg[16]_i_1__0 
       (.CI(\up_timer_reg[12]_i_1__0_n_0 ),
        .CO({\up_timer_reg[16]_i_1__0_n_0 ,\up_timer_reg[16]_i_1__0_n_1 ,\up_timer_reg[16]_i_1__0_n_2 ,\up_timer_reg[16]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\up_timer[16]_i_2__0_n_0 ,\up_timer[16]_i_3__0_n_0 ,\up_timer[16]_i_4__0_n_0 ,\up_timer[16]_i_5__0_n_0 }),
        .O(\up_wdata_int_reg[19]_0 ),
        .S({\up_timer[16]_i_6_n_0 ,\up_timer[16]_i_7_n_0 ,\up_timer[16]_i_8_n_0 ,\up_timer[16]_i_9_n_0 }));
  CARRY4 \up_timer_reg[20]_i_1 
       (.CI(\up_timer_reg[16]_i_1_n_0 ),
        .CO({\up_timer_reg[20]_i_1_n_0 ,\up_timer_reg[20]_i_1_n_1 ,\up_timer_reg[20]_i_1_n_2 ,\up_timer_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\up_waddr_int_reg[6]_0 ,\up_waddr_int_reg[6]_0 ,\up_waddr_int_reg[6]_0 ,\up_waddr_int_reg[6]_0 }),
        .O(\up_waddr_int_reg[6]_5 ),
        .S({\up_timer[20]_i_2_n_0 ,\up_timer[20]_i_3_n_0 ,\up_timer[20]_i_4_n_0 ,\up_timer[20]_i_5_n_0 }));
  CARRY4 \up_timer_reg[20]_i_1__0 
       (.CI(\up_timer_reg[16]_i_1__0_n_0 ),
        .CO({\up_timer_reg[20]_i_1__0_n_0 ,\up_timer_reg[20]_i_1__0_n_1 ,\up_timer_reg[20]_i_1__0_n_2 ,\up_timer_reg[20]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\up_timer[20]_i_2__0_n_0 ,\up_timer[20]_i_3__0_n_0 ,\up_timer[20]_i_4__0_n_0 ,\up_timer[20]_i_5__0_n_0 }),
        .O(\up_wdata_int_reg[23]_0 ),
        .S({\up_timer[20]_i_6_n_0 ,\up_timer[20]_i_7_n_0 ,\up_timer[20]_i_8_n_0 ,\up_timer[20]_i_9_n_0 }));
  CARRY4 \up_timer_reg[24]_i_1 
       (.CI(\up_timer_reg[20]_i_1_n_0 ),
        .CO({\up_timer_reg[24]_i_1_n_0 ,\up_timer_reg[24]_i_1_n_1 ,\up_timer_reg[24]_i_1_n_2 ,\up_timer_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\up_waddr_int_reg[6]_0 ,\up_waddr_int_reg[6]_0 ,\up_waddr_int_reg[6]_0 ,\up_waddr_int_reg[6]_0 }),
        .O(\up_waddr_int_reg[6]_6 ),
        .S({\up_timer[24]_i_2_n_0 ,\up_timer[24]_i_3_n_0 ,\up_timer[24]_i_4_n_0 ,\up_timer[24]_i_5_n_0 }));
  CARRY4 \up_timer_reg[24]_i_1__0 
       (.CI(\up_timer_reg[20]_i_1__0_n_0 ),
        .CO({\up_timer_reg[24]_i_1__0_n_0 ,\up_timer_reg[24]_i_1__0_n_1 ,\up_timer_reg[24]_i_1__0_n_2 ,\up_timer_reg[24]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\up_timer[24]_i_2__0_n_0 ,\up_timer[24]_i_3__0_n_0 ,\up_timer[24]_i_4__0_n_0 ,\up_timer[24]_i_5__0_n_0 }),
        .O(\up_wdata_int_reg[27]_0 ),
        .S({\up_timer[24]_i_6_n_0 ,\up_timer[24]_i_7_n_0 ,\up_timer[24]_i_8_n_0 ,\up_timer[24]_i_9_n_0 }));
  CARRY4 \up_timer_reg[28]_i_1 
       (.CI(\up_timer_reg[24]_i_1_n_0 ),
        .CO({\NLW_up_timer_reg[28]_i_1_CO_UNCONNECTED [3],\up_timer_reg[28]_i_1_n_1 ,\up_timer_reg[28]_i_1_n_2 ,\up_timer_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\up_waddr_int_reg[6]_0 ,\up_waddr_int_reg[6]_0 ,\up_waddr_int_reg[6]_0 }),
        .O(\up_waddr_int_reg[6]_7 ),
        .S({\up_timer[28]_i_2_n_0 ,\up_timer[28]_i_3_n_0 ,\up_timer[28]_i_4_n_0 ,\up_timer[28]_i_5_n_0 }));
  CARRY4 \up_timer_reg[28]_i_1__0 
       (.CI(\up_timer_reg[24]_i_1__0_n_0 ),
        .CO({\NLW_up_timer_reg[28]_i_1__0_CO_UNCONNECTED [3],\up_timer_reg[28]_i_1__0_n_1 ,\up_timer_reg[28]_i_1__0_n_2 ,\up_timer_reg[28]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\up_timer[28]_i_2__0_n_0 ,\up_timer[28]_i_3__0_n_0 ,\up_timer[28]_i_4__0_n_0 }),
        .O(\up_wdata_int_reg[30]_0 ),
        .S({\up_timer[28]_i_5__0_n_0 ,\up_timer[28]_i_6_n_0 ,\up_timer[28]_i_7_n_0 ,\up_timer[28]_i_8_n_0 }));
  CARRY4 \up_timer_reg[4]_i_1 
       (.CI(\up_timer_reg[0]_i_2_n_0 ),
        .CO({\up_timer_reg[4]_i_1_n_0 ,\up_timer_reg[4]_i_1_n_1 ,\up_timer_reg[4]_i_1_n_2 ,\up_timer_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\up_waddr_int_reg[6]_0 ,\up_waddr_int_reg[6]_0 ,\up_waddr_int_reg[6]_0 ,\up_waddr_int_reg[6]_0 }),
        .O(\up_waddr_int_reg[6]_1 ),
        .S({\up_timer[4]_i_2_n_0 ,\up_timer[4]_i_3_n_0 ,\up_timer[4]_i_4_n_0 ,\up_timer[4]_i_5_n_0 }));
  CARRY4 \up_timer_reg[4]_i_1__0 
       (.CI(\up_timer_reg[0]_i_2__0_n_0 ),
        .CO({\up_timer_reg[4]_i_1__0_n_0 ,\up_timer_reg[4]_i_1__0_n_1 ,\up_timer_reg[4]_i_1__0_n_2 ,\up_timer_reg[4]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\up_timer[4]_i_2__0_n_0 ,\up_timer[4]_i_3__0_n_0 ,\up_timer[4]_i_4__0_n_0 ,\up_timer[4]_i_5__0_n_0 }),
        .O(\up_wdata_int_reg[7]_0 ),
        .S({\up_timer[4]_i_6_n_0 ,\up_timer[4]_i_7_n_0 ,\up_timer[4]_i_8_n_0 ,\up_timer[4]_i_9_n_0 }));
  CARRY4 \up_timer_reg[8]_i_1 
       (.CI(\up_timer_reg[4]_i_1_n_0 ),
        .CO({\up_timer_reg[8]_i_1_n_0 ,\up_timer_reg[8]_i_1_n_1 ,\up_timer_reg[8]_i_1_n_2 ,\up_timer_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\up_waddr_int_reg[6]_0 ,\up_waddr_int_reg[6]_0 ,\up_waddr_int_reg[6]_0 ,\up_waddr_int_reg[6]_0 }),
        .O(\up_waddr_int_reg[6]_2 ),
        .S({\up_timer[8]_i_2_n_0 ,\up_timer[8]_i_3_n_0 ,\up_timer[8]_i_4_n_0 ,\up_timer[8]_i_5_n_0 }));
  CARRY4 \up_timer_reg[8]_i_1__0 
       (.CI(\up_timer_reg[4]_i_1__0_n_0 ),
        .CO({\up_timer_reg[8]_i_1__0_n_0 ,\up_timer_reg[8]_i_1__0_n_1 ,\up_timer_reg[8]_i_1__0_n_2 ,\up_timer_reg[8]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\up_timer[8]_i_2__0_n_0 ,\up_timer[8]_i_3__0_n_0 ,\up_timer[8]_i_4__0_n_0 ,\up_timer[8]_i_5__0_n_0 }),
        .O(\up_wdata_int_reg[11]_0 ),
        .S({\up_timer[8]_i_6_n_0 ,\up_timer[8]_i_7_n_0 ,\up_timer[8]_i_8_n_0 ,\up_timer[8]_i_9_n_0 }));
  LUT6 #(
    .INIT(64'hFFFF000080000000)) 
    up_wack_d_i_1
       (.I0(\up_wcount_reg_n_0_[3] ),
        .I1(\up_wcount_reg_n_0_[2] ),
        .I2(\up_wcount_reg_n_0_[1] ),
        .I3(\up_wcount_reg_n_0_[0] ),
        .I4(p_0_in7_in),
        .I5(up_wack),
        .O(up_wack_s));
  FDRE #(
    .INIT(1'b0)) 
    up_wack_d_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(up_wack_s),
        .Q(up_wack_d),
        .R(p_0_in));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT3 #(
    .INIT(8'h04)) 
    up_wack_int_i_1
       (.I0(up_waddr_s[8]),
        .I1(up_waddr_s[9]),
        .I2(up_wack_int_i_2_n_0),
        .O(up_wreq_s));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT2 #(
    .INIT(4'h2)) 
    up_wack_int_i_1__0
       (.I0(\up_adc_gpio_out_int[31]_i_3_n_0 ),
        .I1(up_waddr_s[8]),
        .O(up_wreq_s_5));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT5 #(
    .INIT(32'h20000000)) 
    up_wack_int_i_1__1
       (.I0(up_waddr_s[5]),
        .I1(up_waddr_s[6]),
        .I2(up_waddr_s[8]),
        .I3(up_waddr_s[4]),
        .I4(\up_adc_gpio_out_int[31]_i_3_n_0 ),
        .O(p_8_in));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT5 #(
    .INIT(32'h00200000)) 
    up_wack_int_i_1__2
       (.I0(up_waddr_s[5]),
        .I1(up_waddr_s[6]),
        .I2(up_waddr_s[8]),
        .I3(up_waddr_s[4]),
        .I4(\up_adc_gpio_out_int[31]_i_3_n_0 ),
        .O(p_8_in_6));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT5 #(
    .INIT(32'h10000000)) 
    up_wack_int_i_1__3
       (.I0(up_waddr_s[5]),
        .I1(up_waddr_s[6]),
        .I2(up_waddr_s[8]),
        .I3(up_waddr_s[4]),
        .I4(\up_adc_gpio_out_int[31]_i_3_n_0 ),
        .O(p_8_in_7));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT5 #(
    .INIT(32'h00100000)) 
    up_wack_int_i_1__4
       (.I0(up_waddr_s[5]),
        .I1(up_waddr_s[6]),
        .I2(up_waddr_s[8]),
        .I3(up_waddr_s[4]),
        .I4(\up_adc_gpio_out_int[31]_i_3_n_0 ),
        .O(p_8_in_8));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    up_wack_int_i_1__5
       (.I0(up_wack_int_i_2__0_n_0),
        .I1(up_waddr_s[4]),
        .I2(up_waddr_s[5]),
        .I3(up_waddr_s[6]),
        .I4(up_waddr_s[7]),
        .I5(up_wreq_s__0),
        .O(p_7_in_14));
  LUT6 #(
    .INIT(64'h0000000000800000)) 
    up_wack_int_i_1__6
       (.I0(up_wack_int_i_2__0_n_0),
        .I1(up_waddr_s[4]),
        .I2(up_waddr_s[5]),
        .I3(up_waddr_s[6]),
        .I4(up_wreq_s__0),
        .I5(up_waddr_s[7]),
        .O(p_7_in));
  LUT6 #(
    .INIT(64'h0000000000080000)) 
    up_wack_int_i_1__7
       (.I0(up_wack_int_i_2__0_n_0),
        .I1(up_waddr_s[5]),
        .I2(up_waddr_s[4]),
        .I3(up_waddr_s[6]),
        .I4(up_wreq_s__0),
        .I5(up_waddr_s[7]),
        .O(p_7_in_13));
  LUT6 #(
    .INIT(64'h0000000000000020)) 
    up_wack_int_i_1__8
       (.I0(up_wack_int_i_2__0_n_0),
        .I1(up_waddr_s[6]),
        .I2(up_wreq_s__0),
        .I3(up_waddr_s[7]),
        .I4(up_waddr_s[4]),
        .I5(up_waddr_s[5]),
        .O(p_7_in_15));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    up_wack_int_i_1__9
       (.I0(up_wack_int_i_2__1_n_0),
        .I1(up_waddr_s[8]),
        .I2(up_waddr_s[13]),
        .I3(up_waddr_s[11]),
        .I4(up_waddr_s[7]),
        .I5(up_wreq_s__0),
        .O(up_wreq_s_16));
  LUT5 #(
    .INIT(32'hFFFFFFEF)) 
    up_wack_int_i_2
       (.I0(up_waddr_s[10]),
        .I1(up_waddr_s[13]),
        .I2(up_wreq_s__0),
        .I3(up_waddr_s[12]),
        .I4(up_waddr_s[11]),
        .O(up_wack_int_i_2_n_0));
  LUT6 #(
    .INIT(64'h0000000000001000)) 
    up_wack_int_i_2__0
       (.I0(up_waddr_s[10]),
        .I1(up_waddr_s[9]),
        .I2(up_waddr_s[12]),
        .I3(up_waddr_s[8]),
        .I4(up_waddr_s[11]),
        .I5(up_waddr_s[13]),
        .O(up_wack_int_i_2__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT3 #(
    .INIT(8'h02)) 
    up_wack_int_i_2__1
       (.I0(up_waddr_s[12]),
        .I1(up_waddr_s[9]),
        .I2(up_waddr_s[10]),
        .O(up_wack_int_i_2__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    \up_waddr_int[13]_i_1 
       (.I0(up_wsel_reg_n_0),
        .O(p_5_in));
  FDRE #(
    .INIT(1'b0)) 
    \up_waddr_int_reg[0] 
       (.C(s_axi_aclk),
        .CE(p_5_in),
        .D(s_axi_awaddr[0]),
        .Q(up_waddr_s[0]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \up_waddr_int_reg[10] 
       (.C(s_axi_aclk),
        .CE(p_5_in),
        .D(s_axi_awaddr[10]),
        .Q(up_waddr_s[10]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \up_waddr_int_reg[11] 
       (.C(s_axi_aclk),
        .CE(p_5_in),
        .D(s_axi_awaddr[11]),
        .Q(up_waddr_s[11]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \up_waddr_int_reg[12] 
       (.C(s_axi_aclk),
        .CE(p_5_in),
        .D(s_axi_awaddr[12]),
        .Q(up_waddr_s[12]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \up_waddr_int_reg[13] 
       (.C(s_axi_aclk),
        .CE(p_5_in),
        .D(s_axi_awaddr[13]),
        .Q(up_waddr_s[13]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \up_waddr_int_reg[1] 
       (.C(s_axi_aclk),
        .CE(p_5_in),
        .D(s_axi_awaddr[1]),
        .Q(up_waddr_s[1]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \up_waddr_int_reg[2] 
       (.C(s_axi_aclk),
        .CE(p_5_in),
        .D(s_axi_awaddr[2]),
        .Q(up_waddr_s[2]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \up_waddr_int_reg[3] 
       (.C(s_axi_aclk),
        .CE(p_5_in),
        .D(s_axi_awaddr[3]),
        .Q(up_waddr_s[3]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \up_waddr_int_reg[4] 
       (.C(s_axi_aclk),
        .CE(p_5_in),
        .D(s_axi_awaddr[4]),
        .Q(up_waddr_s[4]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \up_waddr_int_reg[5] 
       (.C(s_axi_aclk),
        .CE(p_5_in),
        .D(s_axi_awaddr[5]),
        .Q(up_waddr_s[5]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \up_waddr_int_reg[6] 
       (.C(s_axi_aclk),
        .CE(p_5_in),
        .D(s_axi_awaddr[6]),
        .Q(up_waddr_s[6]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \up_waddr_int_reg[7] 
       (.C(s_axi_aclk),
        .CE(p_5_in),
        .D(s_axi_awaddr[7]),
        .Q(up_waddr_s[7]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \up_waddr_int_reg[8] 
       (.C(s_axi_aclk),
        .CE(p_5_in),
        .D(s_axi_awaddr[8]),
        .Q(up_waddr_s[8]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \up_waddr_int_reg[9] 
       (.C(s_axi_aclk),
        .CE(p_5_in),
        .D(s_axi_awaddr[9]),
        .Q(up_waddr_s[9]),
        .R(p_0_in));
  LUT3 #(
    .INIT(8'h04)) 
    \up_wcount[0]_i_1 
       (.I0(up_wack),
        .I1(p_0_in7_in),
        .I2(\up_wcount_reg_n_0_[0] ),
        .O(\up_wcount[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT4 #(
    .INIT(16'h1400)) 
    \up_wcount[1]_i_1 
       (.I0(up_wack),
        .I1(\up_wcount_reg_n_0_[0] ),
        .I2(\up_wcount_reg_n_0_[1] ),
        .I3(p_0_in7_in),
        .O(p_2_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT5 #(
    .INIT(32'h14440000)) 
    \up_wcount[2]_i_1 
       (.I0(up_wack),
        .I1(\up_wcount_reg_n_0_[2] ),
        .I2(\up_wcount_reg_n_0_[1] ),
        .I3(\up_wcount_reg_n_0_[0] ),
        .I4(p_0_in7_in),
        .O(\up_wcount[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h1444444400000000)) 
    \up_wcount[3]_i_1 
       (.I0(up_wack),
        .I1(\up_wcount_reg_n_0_[3] ),
        .I2(\up_wcount_reg_n_0_[0] ),
        .I3(\up_wcount_reg_n_0_[1] ),
        .I4(\up_wcount_reg_n_0_[2] ),
        .I5(p_0_in7_in),
        .O(p_2_in[3]));
  LUT2 #(
    .INIT(4'hE)) 
    \up_wcount[4]_i_1 
       (.I0(p_0_in7_in),
        .I1(up_wreq_s__0),
        .O(\up_wcount[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h3777777777777777)) 
    \up_wcount[4]_i_2 
       (.I0(up_wack),
        .I1(p_0_in7_in),
        .I2(\up_wcount_reg_n_0_[0] ),
        .I3(\up_wcount_reg_n_0_[1] ),
        .I4(\up_wcount_reg_n_0_[2] ),
        .I5(\up_wcount_reg_n_0_[3] ),
        .O(p_2_in[4]));
  FDRE #(
    .INIT(1'b0)) 
    \up_wcount_reg[0] 
       (.C(s_axi_aclk),
        .CE(\up_wcount[4]_i_1_n_0 ),
        .D(\up_wcount[0]_i_1_n_0 ),
        .Q(\up_wcount_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \up_wcount_reg[1] 
       (.C(s_axi_aclk),
        .CE(\up_wcount[4]_i_1_n_0 ),
        .D(p_2_in[1]),
        .Q(\up_wcount_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \up_wcount_reg[2] 
       (.C(s_axi_aclk),
        .CE(\up_wcount[4]_i_1_n_0 ),
        .D(\up_wcount[2]_i_1_n_0 ),
        .Q(\up_wcount_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \up_wcount_reg[3] 
       (.C(s_axi_aclk),
        .CE(\up_wcount[4]_i_1_n_0 ),
        .D(p_2_in[3]),
        .Q(\up_wcount_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \up_wcount_reg[4] 
       (.C(s_axi_aclk),
        .CE(\up_wcount[4]_i_1_n_0 ),
        .D(p_2_in[4]),
        .Q(p_0_in7_in),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \up_wdata_int_reg[0] 
       (.C(s_axi_aclk),
        .CE(p_5_in),
        .D(s_axi_wdata[0]),
        .Q(Q[0]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \up_wdata_int_reg[10] 
       (.C(s_axi_aclk),
        .CE(p_5_in),
        .D(s_axi_wdata[10]),
        .Q(Q[10]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \up_wdata_int_reg[11] 
       (.C(s_axi_aclk),
        .CE(p_5_in),
        .D(s_axi_wdata[11]),
        .Q(Q[11]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \up_wdata_int_reg[12] 
       (.C(s_axi_aclk),
        .CE(p_5_in),
        .D(s_axi_wdata[12]),
        .Q(Q[12]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \up_wdata_int_reg[13] 
       (.C(s_axi_aclk),
        .CE(p_5_in),
        .D(s_axi_wdata[13]),
        .Q(Q[13]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \up_wdata_int_reg[14] 
       (.C(s_axi_aclk),
        .CE(p_5_in),
        .D(s_axi_wdata[14]),
        .Q(Q[14]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \up_wdata_int_reg[15] 
       (.C(s_axi_aclk),
        .CE(p_5_in),
        .D(s_axi_wdata[15]),
        .Q(Q[15]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \up_wdata_int_reg[16] 
       (.C(s_axi_aclk),
        .CE(p_5_in),
        .D(s_axi_wdata[16]),
        .Q(Q[16]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \up_wdata_int_reg[17] 
       (.C(s_axi_aclk),
        .CE(p_5_in),
        .D(s_axi_wdata[17]),
        .Q(Q[17]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \up_wdata_int_reg[18] 
       (.C(s_axi_aclk),
        .CE(p_5_in),
        .D(s_axi_wdata[18]),
        .Q(Q[18]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \up_wdata_int_reg[19] 
       (.C(s_axi_aclk),
        .CE(p_5_in),
        .D(s_axi_wdata[19]),
        .Q(Q[19]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \up_wdata_int_reg[1] 
       (.C(s_axi_aclk),
        .CE(p_5_in),
        .D(s_axi_wdata[1]),
        .Q(Q[1]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \up_wdata_int_reg[20] 
       (.C(s_axi_aclk),
        .CE(p_5_in),
        .D(s_axi_wdata[20]),
        .Q(Q[20]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \up_wdata_int_reg[21] 
       (.C(s_axi_aclk),
        .CE(p_5_in),
        .D(s_axi_wdata[21]),
        .Q(Q[21]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \up_wdata_int_reg[22] 
       (.C(s_axi_aclk),
        .CE(p_5_in),
        .D(s_axi_wdata[22]),
        .Q(Q[22]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \up_wdata_int_reg[23] 
       (.C(s_axi_aclk),
        .CE(p_5_in),
        .D(s_axi_wdata[23]),
        .Q(Q[23]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \up_wdata_int_reg[24] 
       (.C(s_axi_aclk),
        .CE(p_5_in),
        .D(s_axi_wdata[24]),
        .Q(Q[24]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \up_wdata_int_reg[25] 
       (.C(s_axi_aclk),
        .CE(p_5_in),
        .D(s_axi_wdata[25]),
        .Q(Q[25]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \up_wdata_int_reg[26] 
       (.C(s_axi_aclk),
        .CE(p_5_in),
        .D(s_axi_wdata[26]),
        .Q(Q[26]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \up_wdata_int_reg[27] 
       (.C(s_axi_aclk),
        .CE(p_5_in),
        .D(s_axi_wdata[27]),
        .Q(Q[27]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \up_wdata_int_reg[28] 
       (.C(s_axi_aclk),
        .CE(p_5_in),
        .D(s_axi_wdata[28]),
        .Q(Q[28]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \up_wdata_int_reg[29] 
       (.C(s_axi_aclk),
        .CE(p_5_in),
        .D(s_axi_wdata[29]),
        .Q(Q[29]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \up_wdata_int_reg[2] 
       (.C(s_axi_aclk),
        .CE(p_5_in),
        .D(s_axi_wdata[2]),
        .Q(Q[2]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \up_wdata_int_reg[30] 
       (.C(s_axi_aclk),
        .CE(p_5_in),
        .D(s_axi_wdata[30]),
        .Q(Q[30]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \up_wdata_int_reg[31] 
       (.C(s_axi_aclk),
        .CE(p_5_in),
        .D(s_axi_wdata[31]),
        .Q(Q[31]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \up_wdata_int_reg[3] 
       (.C(s_axi_aclk),
        .CE(p_5_in),
        .D(s_axi_wdata[3]),
        .Q(Q[3]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \up_wdata_int_reg[4] 
       (.C(s_axi_aclk),
        .CE(p_5_in),
        .D(s_axi_wdata[4]),
        .Q(Q[4]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \up_wdata_int_reg[5] 
       (.C(s_axi_aclk),
        .CE(p_5_in),
        .D(s_axi_wdata[5]),
        .Q(Q[5]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \up_wdata_int_reg[6] 
       (.C(s_axi_aclk),
        .CE(p_5_in),
        .D(s_axi_wdata[6]),
        .Q(Q[6]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \up_wdata_int_reg[7] 
       (.C(s_axi_aclk),
        .CE(p_5_in),
        .D(s_axi_wdata[7]),
        .Q(Q[7]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \up_wdata_int_reg[8] 
       (.C(s_axi_aclk),
        .CE(p_5_in),
        .D(s_axi_wdata[8]),
        .Q(Q[8]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \up_wdata_int_reg[9] 
       (.C(s_axi_aclk),
        .CE(p_5_in),
        .D(s_axi_wdata[9]),
        .Q(Q[9]),
        .R(p_0_in));
  LUT4 #(
    .INIT(16'h4000)) 
    up_wreq_int_i_1
       (.I0(up_wsel_reg_n_0),
        .I1(s_axi_wvalid),
        .I2(s_axi_awvalid),
        .I3(s_axi_aresetn),
        .O(up_wreq_int_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    up_wreq_int_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(up_wreq_int_i_1_n_0),
        .Q(up_wreq_s__0),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h0FFF8888)) 
    up_wsel_i_1
       (.I0(s_axi_awvalid),
        .I1(s_axi_wvalid),
        .I2(s_axi_bready),
        .I3(s_axi_bvalid),
        .I4(up_wsel_reg_n_0),
        .O(up_wsel_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    up_wsel_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(up_wsel_i_1_n_0),
        .Q(up_wsel_reg_n_0),
        .R(p_0_in));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_clock_mon
   (\up_d_count_reg[0]_0 ,
    \up_d_count_reg[31]_0 ,
    clk,
    d_count_run_m3_reg_0,
    up_count_running_m3_reg_0,
    s_axi_aclk,
    D,
    \up_rdata_int[0]_i_4__1 ,
    \up_rdata_int[0]_i_4__1_0 ,
    \up_rdata_int[0]_i_4__1_1 ,
    data1,
    s_axi_aresetn);
  output \up_d_count_reg[0]_0 ;
  output [30:0]\up_d_count_reg[31]_0 ;
  input clk;
  input d_count_run_m3_reg_0;
  input up_count_running_m3_reg_0;
  input s_axi_aclk;
  input [0:0]D;
  input [0:0]\up_rdata_int[0]_i_4__1 ;
  input \up_rdata_int[0]_i_4__1_0 ;
  input \up_rdata_int[0]_i_4__1_1 ;
  input [0:0]data1;
  input s_axi_aresetn;

  wire [0:0]D;
  wire clk;
  wire \d_count[0]_i_3__0_n_0 ;
  wire \d_count[0]_i_4__0_n_0 ;
  wire \d_count[0]_i_5__0_n_0 ;
  wire \d_count[0]_i_6__0_n_0 ;
  wire \d_count[0]_i_7__0_n_0 ;
  wire \d_count[12]_i_2__0_n_0 ;
  wire \d_count[12]_i_3__0_n_0 ;
  wire \d_count[12]_i_4__0_n_0 ;
  wire \d_count[12]_i_5__0_n_0 ;
  wire \d_count[16]_i_2__0_n_0 ;
  wire \d_count[16]_i_3__0_n_0 ;
  wire \d_count[16]_i_4__0_n_0 ;
  wire \d_count[16]_i_5__0_n_0 ;
  wire \d_count[20]_i_2__0_n_0 ;
  wire \d_count[20]_i_3__0_n_0 ;
  wire \d_count[20]_i_4__0_n_0 ;
  wire \d_count[20]_i_5__0_n_0 ;
  wire \d_count[24]_i_2__0_n_0 ;
  wire \d_count[24]_i_3__0_n_0 ;
  wire \d_count[24]_i_4__0_n_0 ;
  wire \d_count[24]_i_5__0_n_0 ;
  wire \d_count[28]_i_2__0_n_0 ;
  wire \d_count[28]_i_3__0_n_0 ;
  wire \d_count[28]_i_4__0_n_0 ;
  wire \d_count[28]_i_5__0_n_0 ;
  wire \d_count[4]_i_2__0_n_0 ;
  wire \d_count[4]_i_3__0_n_0 ;
  wire \d_count[4]_i_4__0_n_0 ;
  wire \d_count[4]_i_5__0_n_0 ;
  wire \d_count[8]_i_2__0_n_0 ;
  wire \d_count[8]_i_3__0_n_0 ;
  wire \d_count[8]_i_4__0_n_0 ;
  wire \d_count[8]_i_5__0_n_0 ;
  wire \d_count_reg[0]_i_2__0_n_0 ;
  wire \d_count_reg[0]_i_2__0_n_1 ;
  wire \d_count_reg[0]_i_2__0_n_2 ;
  wire \d_count_reg[0]_i_2__0_n_3 ;
  wire \d_count_reg[0]_i_2__0_n_4 ;
  wire \d_count_reg[0]_i_2__0_n_5 ;
  wire \d_count_reg[0]_i_2__0_n_6 ;
  wire \d_count_reg[0]_i_2__0_n_7 ;
  wire \d_count_reg[12]_i_1__0_n_0 ;
  wire \d_count_reg[12]_i_1__0_n_1 ;
  wire \d_count_reg[12]_i_1__0_n_2 ;
  wire \d_count_reg[12]_i_1__0_n_3 ;
  wire \d_count_reg[12]_i_1__0_n_4 ;
  wire \d_count_reg[12]_i_1__0_n_5 ;
  wire \d_count_reg[12]_i_1__0_n_6 ;
  wire \d_count_reg[12]_i_1__0_n_7 ;
  wire \d_count_reg[16]_i_1__0_n_0 ;
  wire \d_count_reg[16]_i_1__0_n_1 ;
  wire \d_count_reg[16]_i_1__0_n_2 ;
  wire \d_count_reg[16]_i_1__0_n_3 ;
  wire \d_count_reg[16]_i_1__0_n_4 ;
  wire \d_count_reg[16]_i_1__0_n_5 ;
  wire \d_count_reg[16]_i_1__0_n_6 ;
  wire \d_count_reg[16]_i_1__0_n_7 ;
  wire \d_count_reg[20]_i_1__0_n_0 ;
  wire \d_count_reg[20]_i_1__0_n_1 ;
  wire \d_count_reg[20]_i_1__0_n_2 ;
  wire \d_count_reg[20]_i_1__0_n_3 ;
  wire \d_count_reg[20]_i_1__0_n_4 ;
  wire \d_count_reg[20]_i_1__0_n_5 ;
  wire \d_count_reg[20]_i_1__0_n_6 ;
  wire \d_count_reg[20]_i_1__0_n_7 ;
  wire \d_count_reg[24]_i_1__0_n_0 ;
  wire \d_count_reg[24]_i_1__0_n_1 ;
  wire \d_count_reg[24]_i_1__0_n_2 ;
  wire \d_count_reg[24]_i_1__0_n_3 ;
  wire \d_count_reg[24]_i_1__0_n_4 ;
  wire \d_count_reg[24]_i_1__0_n_5 ;
  wire \d_count_reg[24]_i_1__0_n_6 ;
  wire \d_count_reg[24]_i_1__0_n_7 ;
  wire \d_count_reg[28]_i_1__0_n_0 ;
  wire \d_count_reg[28]_i_1__0_n_1 ;
  wire \d_count_reg[28]_i_1__0_n_2 ;
  wire \d_count_reg[28]_i_1__0_n_3 ;
  wire \d_count_reg[28]_i_1__0_n_4 ;
  wire \d_count_reg[28]_i_1__0_n_5 ;
  wire \d_count_reg[28]_i_1__0_n_6 ;
  wire \d_count_reg[28]_i_1__0_n_7 ;
  wire \d_count_reg[32]_i_1__0_n_7 ;
  wire \d_count_reg[4]_i_1__0_n_0 ;
  wire \d_count_reg[4]_i_1__0_n_1 ;
  wire \d_count_reg[4]_i_1__0_n_2 ;
  wire \d_count_reg[4]_i_1__0_n_3 ;
  wire \d_count_reg[4]_i_1__0_n_4 ;
  wire \d_count_reg[4]_i_1__0_n_5 ;
  wire \d_count_reg[4]_i_1__0_n_6 ;
  wire \d_count_reg[4]_i_1__0_n_7 ;
  wire \d_count_reg[8]_i_1__0_n_0 ;
  wire \d_count_reg[8]_i_1__0_n_1 ;
  wire \d_count_reg[8]_i_1__0_n_2 ;
  wire \d_count_reg[8]_i_1__0_n_3 ;
  wire \d_count_reg[8]_i_1__0_n_4 ;
  wire \d_count_reg[8]_i_1__0_n_5 ;
  wire \d_count_reg[8]_i_1__0_n_6 ;
  wire \d_count_reg[8]_i_1__0_n_7 ;
  wire \d_count_reg_n_0_[0] ;
  wire \d_count_reg_n_0_[10] ;
  wire \d_count_reg_n_0_[11] ;
  wire \d_count_reg_n_0_[12] ;
  wire \d_count_reg_n_0_[13] ;
  wire \d_count_reg_n_0_[14] ;
  wire \d_count_reg_n_0_[15] ;
  wire \d_count_reg_n_0_[16] ;
  wire \d_count_reg_n_0_[17] ;
  wire \d_count_reg_n_0_[18] ;
  wire \d_count_reg_n_0_[19] ;
  wire \d_count_reg_n_0_[1] ;
  wire \d_count_reg_n_0_[20] ;
  wire \d_count_reg_n_0_[21] ;
  wire \d_count_reg_n_0_[22] ;
  wire \d_count_reg_n_0_[23] ;
  wire \d_count_reg_n_0_[24] ;
  wire \d_count_reg_n_0_[25] ;
  wire \d_count_reg_n_0_[26] ;
  wire \d_count_reg_n_0_[27] ;
  wire \d_count_reg_n_0_[28] ;
  wire \d_count_reg_n_0_[29] ;
  wire \d_count_reg_n_0_[2] ;
  wire \d_count_reg_n_0_[30] ;
  wire \d_count_reg_n_0_[31] ;
  wire \d_count_reg_n_0_[32] ;
  wire \d_count_reg_n_0_[3] ;
  wire \d_count_reg_n_0_[4] ;
  wire \d_count_reg_n_0_[5] ;
  wire \d_count_reg_n_0_[6] ;
  wire \d_count_reg_n_0_[7] ;
  wire \d_count_reg_n_0_[8] ;
  wire \d_count_reg_n_0_[9] ;
  wire d_count_reset_s;
  wire d_count_run_m1;
  wire d_count_run_m2;
  wire d_count_run_m3;
  wire d_count_run_m3_reg_0;
  wire [0:0]data1;
  wire s_axi_aclk;
  wire s_axi_aresetn;
  wire up_count0;
  wire \up_count[0]_i_3__0_n_0 ;
  wire up_count_capture_s;
  wire [15:0]up_count_reg;
  wire \up_count_reg[0]_i_2__0_n_0 ;
  wire \up_count_reg[0]_i_2__0_n_1 ;
  wire \up_count_reg[0]_i_2__0_n_2 ;
  wire \up_count_reg[0]_i_2__0_n_3 ;
  wire \up_count_reg[0]_i_2__0_n_4 ;
  wire \up_count_reg[0]_i_2__0_n_5 ;
  wire \up_count_reg[0]_i_2__0_n_6 ;
  wire \up_count_reg[0]_i_2__0_n_7 ;
  wire \up_count_reg[12]_i_1__0_n_1 ;
  wire \up_count_reg[12]_i_1__0_n_2 ;
  wire \up_count_reg[12]_i_1__0_n_3 ;
  wire \up_count_reg[12]_i_1__0_n_4 ;
  wire \up_count_reg[12]_i_1__0_n_5 ;
  wire \up_count_reg[12]_i_1__0_n_6 ;
  wire \up_count_reg[12]_i_1__0_n_7 ;
  wire \up_count_reg[4]_i_1__0_n_0 ;
  wire \up_count_reg[4]_i_1__0_n_1 ;
  wire \up_count_reg[4]_i_1__0_n_2 ;
  wire \up_count_reg[4]_i_1__0_n_3 ;
  wire \up_count_reg[4]_i_1__0_n_4 ;
  wire \up_count_reg[4]_i_1__0_n_5 ;
  wire \up_count_reg[4]_i_1__0_n_6 ;
  wire \up_count_reg[4]_i_1__0_n_7 ;
  wire \up_count_reg[8]_i_1__0_n_0 ;
  wire \up_count_reg[8]_i_1__0_n_1 ;
  wire \up_count_reg[8]_i_1__0_n_2 ;
  wire \up_count_reg[8]_i_1__0_n_3 ;
  wire \up_count_reg[8]_i_1__0_n_4 ;
  wire \up_count_reg[8]_i_1__0_n_5 ;
  wire \up_count_reg[8]_i_1__0_n_6 ;
  wire \up_count_reg[8]_i_1__0_n_7 ;
  wire up_count_run;
  wire up_count_run_i_1__0_n_0;
  wire up_count_running_m1;
  wire up_count_running_m2;
  wire up_count_running_m3;
  wire up_count_running_m3_reg_0;
  wire [0:0]up_d_count;
  wire \up_d_count[31]_i_1__0_n_0 ;
  wire \up_d_count[31]_i_3__0_n_0 ;
  wire \up_d_count[31]_i_4__0_n_0 ;
  wire \up_d_count[31]_i_5__0_n_0 ;
  wire \up_d_count[31]_i_6__0_n_0 ;
  wire \up_d_count_reg[0]_0 ;
  wire [30:0]\up_d_count_reg[31]_0 ;
  wire [0:0]\up_rdata_int[0]_i_4__1 ;
  wire \up_rdata_int[0]_i_4__1_0 ;
  wire \up_rdata_int[0]_i_4__1_1 ;
  wire [3:0]\NLW_d_count_reg[32]_i_1__0_CO_UNCONNECTED ;
  wire [3:1]\NLW_d_count_reg[32]_i_1__0_O_UNCONNECTED ;
  wire [3:3]\NLW_up_count_reg[12]_i_1__0_CO_UNCONNECTED ;

  LUT2 #(
    .INIT(4'h2)) 
    \d_count[0]_i_1__0 
       (.I0(d_count_run_m2),
        .I1(d_count_run_m3),
        .O(d_count_reset_s));
  LUT2 #(
    .INIT(4'hE)) 
    \d_count[0]_i_3__0 
       (.I0(\d_count_reg_n_0_[32] ),
        .I1(\d_count_reg_n_0_[0] ),
        .O(\d_count[0]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \d_count[0]_i_4__0 
       (.I0(\d_count_reg_n_0_[32] ),
        .I1(\d_count_reg_n_0_[3] ),
        .O(\d_count[0]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \d_count[0]_i_5__0 
       (.I0(\d_count_reg_n_0_[32] ),
        .I1(\d_count_reg_n_0_[2] ),
        .O(\d_count[0]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \d_count[0]_i_6__0 
       (.I0(\d_count_reg_n_0_[32] ),
        .I1(\d_count_reg_n_0_[1] ),
        .O(\d_count[0]_i_6__0_n_0 ));
  LUT2 #(
    .INIT(4'hD)) 
    \d_count[0]_i_7__0 
       (.I0(\d_count_reg_n_0_[0] ),
        .I1(\d_count_reg_n_0_[32] ),
        .O(\d_count[0]_i_7__0_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \d_count[12]_i_2__0 
       (.I0(\d_count_reg_n_0_[32] ),
        .I1(\d_count_reg_n_0_[15] ),
        .O(\d_count[12]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \d_count[12]_i_3__0 
       (.I0(\d_count_reg_n_0_[32] ),
        .I1(\d_count_reg_n_0_[14] ),
        .O(\d_count[12]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \d_count[12]_i_4__0 
       (.I0(\d_count_reg_n_0_[32] ),
        .I1(\d_count_reg_n_0_[13] ),
        .O(\d_count[12]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \d_count[12]_i_5__0 
       (.I0(\d_count_reg_n_0_[32] ),
        .I1(\d_count_reg_n_0_[12] ),
        .O(\d_count[12]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \d_count[16]_i_2__0 
       (.I0(\d_count_reg_n_0_[32] ),
        .I1(\d_count_reg_n_0_[19] ),
        .O(\d_count[16]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \d_count[16]_i_3__0 
       (.I0(\d_count_reg_n_0_[32] ),
        .I1(\d_count_reg_n_0_[18] ),
        .O(\d_count[16]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \d_count[16]_i_4__0 
       (.I0(\d_count_reg_n_0_[32] ),
        .I1(\d_count_reg_n_0_[17] ),
        .O(\d_count[16]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \d_count[16]_i_5__0 
       (.I0(\d_count_reg_n_0_[32] ),
        .I1(\d_count_reg_n_0_[16] ),
        .O(\d_count[16]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \d_count[20]_i_2__0 
       (.I0(\d_count_reg_n_0_[32] ),
        .I1(\d_count_reg_n_0_[23] ),
        .O(\d_count[20]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \d_count[20]_i_3__0 
       (.I0(\d_count_reg_n_0_[32] ),
        .I1(\d_count_reg_n_0_[22] ),
        .O(\d_count[20]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \d_count[20]_i_4__0 
       (.I0(\d_count_reg_n_0_[32] ),
        .I1(\d_count_reg_n_0_[21] ),
        .O(\d_count[20]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \d_count[20]_i_5__0 
       (.I0(\d_count_reg_n_0_[32] ),
        .I1(\d_count_reg_n_0_[20] ),
        .O(\d_count[20]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \d_count[24]_i_2__0 
       (.I0(\d_count_reg_n_0_[32] ),
        .I1(\d_count_reg_n_0_[27] ),
        .O(\d_count[24]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \d_count[24]_i_3__0 
       (.I0(\d_count_reg_n_0_[32] ),
        .I1(\d_count_reg_n_0_[26] ),
        .O(\d_count[24]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \d_count[24]_i_4__0 
       (.I0(\d_count_reg_n_0_[32] ),
        .I1(\d_count_reg_n_0_[25] ),
        .O(\d_count[24]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \d_count[24]_i_5__0 
       (.I0(\d_count_reg_n_0_[32] ),
        .I1(\d_count_reg_n_0_[24] ),
        .O(\d_count[24]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \d_count[28]_i_2__0 
       (.I0(\d_count_reg_n_0_[32] ),
        .I1(\d_count_reg_n_0_[31] ),
        .O(\d_count[28]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \d_count[28]_i_3__0 
       (.I0(\d_count_reg_n_0_[32] ),
        .I1(\d_count_reg_n_0_[30] ),
        .O(\d_count[28]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \d_count[28]_i_4__0 
       (.I0(\d_count_reg_n_0_[32] ),
        .I1(\d_count_reg_n_0_[29] ),
        .O(\d_count[28]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \d_count[28]_i_5__0 
       (.I0(\d_count_reg_n_0_[32] ),
        .I1(\d_count_reg_n_0_[28] ),
        .O(\d_count[28]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \d_count[4]_i_2__0 
       (.I0(\d_count_reg_n_0_[32] ),
        .I1(\d_count_reg_n_0_[7] ),
        .O(\d_count[4]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \d_count[4]_i_3__0 
       (.I0(\d_count_reg_n_0_[32] ),
        .I1(\d_count_reg_n_0_[6] ),
        .O(\d_count[4]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \d_count[4]_i_4__0 
       (.I0(\d_count_reg_n_0_[32] ),
        .I1(\d_count_reg_n_0_[5] ),
        .O(\d_count[4]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \d_count[4]_i_5__0 
       (.I0(\d_count_reg_n_0_[32] ),
        .I1(\d_count_reg_n_0_[4] ),
        .O(\d_count[4]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \d_count[8]_i_2__0 
       (.I0(\d_count_reg_n_0_[32] ),
        .I1(\d_count_reg_n_0_[11] ),
        .O(\d_count[8]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \d_count[8]_i_3__0 
       (.I0(\d_count_reg_n_0_[32] ),
        .I1(\d_count_reg_n_0_[10] ),
        .O(\d_count[8]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \d_count[8]_i_4__0 
       (.I0(\d_count_reg_n_0_[32] ),
        .I1(\d_count_reg_n_0_[9] ),
        .O(\d_count[8]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \d_count[8]_i_5__0 
       (.I0(\d_count_reg_n_0_[32] ),
        .I1(\d_count_reg_n_0_[8] ),
        .O(\d_count[8]_i_5__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \d_count_reg[0] 
       (.C(clk),
        .CE(d_count_run_m3),
        .D(\d_count_reg[0]_i_2__0_n_7 ),
        .Q(\d_count_reg_n_0_[0] ),
        .R(d_count_reset_s));
  CARRY4 \d_count_reg[0]_i_2__0 
       (.CI(1'b0),
        .CO({\d_count_reg[0]_i_2__0_n_0 ,\d_count_reg[0]_i_2__0_n_1 ,\d_count_reg[0]_i_2__0_n_2 ,\d_count_reg[0]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\d_count[0]_i_3__0_n_0 }),
        .O({\d_count_reg[0]_i_2__0_n_4 ,\d_count_reg[0]_i_2__0_n_5 ,\d_count_reg[0]_i_2__0_n_6 ,\d_count_reg[0]_i_2__0_n_7 }),
        .S({\d_count[0]_i_4__0_n_0 ,\d_count[0]_i_5__0_n_0 ,\d_count[0]_i_6__0_n_0 ,\d_count[0]_i_7__0_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \d_count_reg[10] 
       (.C(clk),
        .CE(d_count_run_m3),
        .D(\d_count_reg[8]_i_1__0_n_5 ),
        .Q(\d_count_reg_n_0_[10] ),
        .R(d_count_reset_s));
  FDRE #(
    .INIT(1'b0)) 
    \d_count_reg[11] 
       (.C(clk),
        .CE(d_count_run_m3),
        .D(\d_count_reg[8]_i_1__0_n_4 ),
        .Q(\d_count_reg_n_0_[11] ),
        .R(d_count_reset_s));
  FDRE #(
    .INIT(1'b0)) 
    \d_count_reg[12] 
       (.C(clk),
        .CE(d_count_run_m3),
        .D(\d_count_reg[12]_i_1__0_n_7 ),
        .Q(\d_count_reg_n_0_[12] ),
        .R(d_count_reset_s));
  CARRY4 \d_count_reg[12]_i_1__0 
       (.CI(\d_count_reg[8]_i_1__0_n_0 ),
        .CO({\d_count_reg[12]_i_1__0_n_0 ,\d_count_reg[12]_i_1__0_n_1 ,\d_count_reg[12]_i_1__0_n_2 ,\d_count_reg[12]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\d_count_reg[12]_i_1__0_n_4 ,\d_count_reg[12]_i_1__0_n_5 ,\d_count_reg[12]_i_1__0_n_6 ,\d_count_reg[12]_i_1__0_n_7 }),
        .S({\d_count[12]_i_2__0_n_0 ,\d_count[12]_i_3__0_n_0 ,\d_count[12]_i_4__0_n_0 ,\d_count[12]_i_5__0_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \d_count_reg[13] 
       (.C(clk),
        .CE(d_count_run_m3),
        .D(\d_count_reg[12]_i_1__0_n_6 ),
        .Q(\d_count_reg_n_0_[13] ),
        .R(d_count_reset_s));
  FDRE #(
    .INIT(1'b0)) 
    \d_count_reg[14] 
       (.C(clk),
        .CE(d_count_run_m3),
        .D(\d_count_reg[12]_i_1__0_n_5 ),
        .Q(\d_count_reg_n_0_[14] ),
        .R(d_count_reset_s));
  FDRE #(
    .INIT(1'b0)) 
    \d_count_reg[15] 
       (.C(clk),
        .CE(d_count_run_m3),
        .D(\d_count_reg[12]_i_1__0_n_4 ),
        .Q(\d_count_reg_n_0_[15] ),
        .R(d_count_reset_s));
  FDRE #(
    .INIT(1'b0)) 
    \d_count_reg[16] 
       (.C(clk),
        .CE(d_count_run_m3),
        .D(\d_count_reg[16]_i_1__0_n_7 ),
        .Q(\d_count_reg_n_0_[16] ),
        .R(d_count_reset_s));
  CARRY4 \d_count_reg[16]_i_1__0 
       (.CI(\d_count_reg[12]_i_1__0_n_0 ),
        .CO({\d_count_reg[16]_i_1__0_n_0 ,\d_count_reg[16]_i_1__0_n_1 ,\d_count_reg[16]_i_1__0_n_2 ,\d_count_reg[16]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\d_count_reg[16]_i_1__0_n_4 ,\d_count_reg[16]_i_1__0_n_5 ,\d_count_reg[16]_i_1__0_n_6 ,\d_count_reg[16]_i_1__0_n_7 }),
        .S({\d_count[16]_i_2__0_n_0 ,\d_count[16]_i_3__0_n_0 ,\d_count[16]_i_4__0_n_0 ,\d_count[16]_i_5__0_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \d_count_reg[17] 
       (.C(clk),
        .CE(d_count_run_m3),
        .D(\d_count_reg[16]_i_1__0_n_6 ),
        .Q(\d_count_reg_n_0_[17] ),
        .R(d_count_reset_s));
  FDRE #(
    .INIT(1'b0)) 
    \d_count_reg[18] 
       (.C(clk),
        .CE(d_count_run_m3),
        .D(\d_count_reg[16]_i_1__0_n_5 ),
        .Q(\d_count_reg_n_0_[18] ),
        .R(d_count_reset_s));
  FDRE #(
    .INIT(1'b0)) 
    \d_count_reg[19] 
       (.C(clk),
        .CE(d_count_run_m3),
        .D(\d_count_reg[16]_i_1__0_n_4 ),
        .Q(\d_count_reg_n_0_[19] ),
        .R(d_count_reset_s));
  FDRE #(
    .INIT(1'b0)) 
    \d_count_reg[1] 
       (.C(clk),
        .CE(d_count_run_m3),
        .D(\d_count_reg[0]_i_2__0_n_6 ),
        .Q(\d_count_reg_n_0_[1] ),
        .R(d_count_reset_s));
  FDRE #(
    .INIT(1'b0)) 
    \d_count_reg[20] 
       (.C(clk),
        .CE(d_count_run_m3),
        .D(\d_count_reg[20]_i_1__0_n_7 ),
        .Q(\d_count_reg_n_0_[20] ),
        .R(d_count_reset_s));
  CARRY4 \d_count_reg[20]_i_1__0 
       (.CI(\d_count_reg[16]_i_1__0_n_0 ),
        .CO({\d_count_reg[20]_i_1__0_n_0 ,\d_count_reg[20]_i_1__0_n_1 ,\d_count_reg[20]_i_1__0_n_2 ,\d_count_reg[20]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\d_count_reg[20]_i_1__0_n_4 ,\d_count_reg[20]_i_1__0_n_5 ,\d_count_reg[20]_i_1__0_n_6 ,\d_count_reg[20]_i_1__0_n_7 }),
        .S({\d_count[20]_i_2__0_n_0 ,\d_count[20]_i_3__0_n_0 ,\d_count[20]_i_4__0_n_0 ,\d_count[20]_i_5__0_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \d_count_reg[21] 
       (.C(clk),
        .CE(d_count_run_m3),
        .D(\d_count_reg[20]_i_1__0_n_6 ),
        .Q(\d_count_reg_n_0_[21] ),
        .R(d_count_reset_s));
  FDRE #(
    .INIT(1'b0)) 
    \d_count_reg[22] 
       (.C(clk),
        .CE(d_count_run_m3),
        .D(\d_count_reg[20]_i_1__0_n_5 ),
        .Q(\d_count_reg_n_0_[22] ),
        .R(d_count_reset_s));
  FDRE #(
    .INIT(1'b0)) 
    \d_count_reg[23] 
       (.C(clk),
        .CE(d_count_run_m3),
        .D(\d_count_reg[20]_i_1__0_n_4 ),
        .Q(\d_count_reg_n_0_[23] ),
        .R(d_count_reset_s));
  FDRE #(
    .INIT(1'b0)) 
    \d_count_reg[24] 
       (.C(clk),
        .CE(d_count_run_m3),
        .D(\d_count_reg[24]_i_1__0_n_7 ),
        .Q(\d_count_reg_n_0_[24] ),
        .R(d_count_reset_s));
  CARRY4 \d_count_reg[24]_i_1__0 
       (.CI(\d_count_reg[20]_i_1__0_n_0 ),
        .CO({\d_count_reg[24]_i_1__0_n_0 ,\d_count_reg[24]_i_1__0_n_1 ,\d_count_reg[24]_i_1__0_n_2 ,\d_count_reg[24]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\d_count_reg[24]_i_1__0_n_4 ,\d_count_reg[24]_i_1__0_n_5 ,\d_count_reg[24]_i_1__0_n_6 ,\d_count_reg[24]_i_1__0_n_7 }),
        .S({\d_count[24]_i_2__0_n_0 ,\d_count[24]_i_3__0_n_0 ,\d_count[24]_i_4__0_n_0 ,\d_count[24]_i_5__0_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \d_count_reg[25] 
       (.C(clk),
        .CE(d_count_run_m3),
        .D(\d_count_reg[24]_i_1__0_n_6 ),
        .Q(\d_count_reg_n_0_[25] ),
        .R(d_count_reset_s));
  FDRE #(
    .INIT(1'b0)) 
    \d_count_reg[26] 
       (.C(clk),
        .CE(d_count_run_m3),
        .D(\d_count_reg[24]_i_1__0_n_5 ),
        .Q(\d_count_reg_n_0_[26] ),
        .R(d_count_reset_s));
  FDRE #(
    .INIT(1'b0)) 
    \d_count_reg[27] 
       (.C(clk),
        .CE(d_count_run_m3),
        .D(\d_count_reg[24]_i_1__0_n_4 ),
        .Q(\d_count_reg_n_0_[27] ),
        .R(d_count_reset_s));
  FDRE #(
    .INIT(1'b0)) 
    \d_count_reg[28] 
       (.C(clk),
        .CE(d_count_run_m3),
        .D(\d_count_reg[28]_i_1__0_n_7 ),
        .Q(\d_count_reg_n_0_[28] ),
        .R(d_count_reset_s));
  CARRY4 \d_count_reg[28]_i_1__0 
       (.CI(\d_count_reg[24]_i_1__0_n_0 ),
        .CO({\d_count_reg[28]_i_1__0_n_0 ,\d_count_reg[28]_i_1__0_n_1 ,\d_count_reg[28]_i_1__0_n_2 ,\d_count_reg[28]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\d_count_reg[28]_i_1__0_n_4 ,\d_count_reg[28]_i_1__0_n_5 ,\d_count_reg[28]_i_1__0_n_6 ,\d_count_reg[28]_i_1__0_n_7 }),
        .S({\d_count[28]_i_2__0_n_0 ,\d_count[28]_i_3__0_n_0 ,\d_count[28]_i_4__0_n_0 ,\d_count[28]_i_5__0_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \d_count_reg[29] 
       (.C(clk),
        .CE(d_count_run_m3),
        .D(\d_count_reg[28]_i_1__0_n_6 ),
        .Q(\d_count_reg_n_0_[29] ),
        .R(d_count_reset_s));
  FDRE #(
    .INIT(1'b0)) 
    \d_count_reg[2] 
       (.C(clk),
        .CE(d_count_run_m3),
        .D(\d_count_reg[0]_i_2__0_n_5 ),
        .Q(\d_count_reg_n_0_[2] ),
        .R(d_count_reset_s));
  FDRE #(
    .INIT(1'b0)) 
    \d_count_reg[30] 
       (.C(clk),
        .CE(d_count_run_m3),
        .D(\d_count_reg[28]_i_1__0_n_5 ),
        .Q(\d_count_reg_n_0_[30] ),
        .R(d_count_reset_s));
  FDRE #(
    .INIT(1'b0)) 
    \d_count_reg[31] 
       (.C(clk),
        .CE(d_count_run_m3),
        .D(\d_count_reg[28]_i_1__0_n_4 ),
        .Q(\d_count_reg_n_0_[31] ),
        .R(d_count_reset_s));
  FDRE #(
    .INIT(1'b0)) 
    \d_count_reg[32] 
       (.C(clk),
        .CE(d_count_run_m3),
        .D(\d_count_reg[32]_i_1__0_n_7 ),
        .Q(\d_count_reg_n_0_[32] ),
        .R(d_count_reset_s));
  CARRY4 \d_count_reg[32]_i_1__0 
       (.CI(\d_count_reg[28]_i_1__0_n_0 ),
        .CO(\NLW_d_count_reg[32]_i_1__0_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_d_count_reg[32]_i_1__0_O_UNCONNECTED [3:1],\d_count_reg[32]_i_1__0_n_7 }),
        .S({1'b0,1'b0,1'b0,\d_count_reg_n_0_[32] }));
  FDRE #(
    .INIT(1'b0)) 
    \d_count_reg[3] 
       (.C(clk),
        .CE(d_count_run_m3),
        .D(\d_count_reg[0]_i_2__0_n_4 ),
        .Q(\d_count_reg_n_0_[3] ),
        .R(d_count_reset_s));
  FDRE #(
    .INIT(1'b0)) 
    \d_count_reg[4] 
       (.C(clk),
        .CE(d_count_run_m3),
        .D(\d_count_reg[4]_i_1__0_n_7 ),
        .Q(\d_count_reg_n_0_[4] ),
        .R(d_count_reset_s));
  CARRY4 \d_count_reg[4]_i_1__0 
       (.CI(\d_count_reg[0]_i_2__0_n_0 ),
        .CO({\d_count_reg[4]_i_1__0_n_0 ,\d_count_reg[4]_i_1__0_n_1 ,\d_count_reg[4]_i_1__0_n_2 ,\d_count_reg[4]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\d_count_reg[4]_i_1__0_n_4 ,\d_count_reg[4]_i_1__0_n_5 ,\d_count_reg[4]_i_1__0_n_6 ,\d_count_reg[4]_i_1__0_n_7 }),
        .S({\d_count[4]_i_2__0_n_0 ,\d_count[4]_i_3__0_n_0 ,\d_count[4]_i_4__0_n_0 ,\d_count[4]_i_5__0_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \d_count_reg[5] 
       (.C(clk),
        .CE(d_count_run_m3),
        .D(\d_count_reg[4]_i_1__0_n_6 ),
        .Q(\d_count_reg_n_0_[5] ),
        .R(d_count_reset_s));
  FDRE #(
    .INIT(1'b0)) 
    \d_count_reg[6] 
       (.C(clk),
        .CE(d_count_run_m3),
        .D(\d_count_reg[4]_i_1__0_n_5 ),
        .Q(\d_count_reg_n_0_[6] ),
        .R(d_count_reset_s));
  FDRE #(
    .INIT(1'b0)) 
    \d_count_reg[7] 
       (.C(clk),
        .CE(d_count_run_m3),
        .D(\d_count_reg[4]_i_1__0_n_4 ),
        .Q(\d_count_reg_n_0_[7] ),
        .R(d_count_reset_s));
  FDRE #(
    .INIT(1'b0)) 
    \d_count_reg[8] 
       (.C(clk),
        .CE(d_count_run_m3),
        .D(\d_count_reg[8]_i_1__0_n_7 ),
        .Q(\d_count_reg_n_0_[8] ),
        .R(d_count_reset_s));
  CARRY4 \d_count_reg[8]_i_1__0 
       (.CI(\d_count_reg[4]_i_1__0_n_0 ),
        .CO({\d_count_reg[8]_i_1__0_n_0 ,\d_count_reg[8]_i_1__0_n_1 ,\d_count_reg[8]_i_1__0_n_2 ,\d_count_reg[8]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\d_count_reg[8]_i_1__0_n_4 ,\d_count_reg[8]_i_1__0_n_5 ,\d_count_reg[8]_i_1__0_n_6 ,\d_count_reg[8]_i_1__0_n_7 }),
        .S({\d_count[8]_i_2__0_n_0 ,\d_count[8]_i_3__0_n_0 ,\d_count[8]_i_4__0_n_0 ,\d_count[8]_i_5__0_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \d_count_reg[9] 
       (.C(clk),
        .CE(d_count_run_m3),
        .D(\d_count_reg[8]_i_1__0_n_6 ),
        .Q(\d_count_reg_n_0_[9] ),
        .R(d_count_reset_s));
  (* ASYNC_REG *) 
  FDCE #(
    .INIT(1'b0)) 
    d_count_run_m1_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(d_count_run_m3_reg_0),
        .D(up_count_run),
        .Q(d_count_run_m1));
  (* ASYNC_REG *) 
  FDCE #(
    .INIT(1'b0)) 
    d_count_run_m2_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(d_count_run_m3_reg_0),
        .D(d_count_run_m1),
        .Q(d_count_run_m2));
  (* ASYNC_REG *) 
  FDCE #(
    .INIT(1'b0)) 
    d_count_run_m3_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(d_count_run_m3_reg_0),
        .D(d_count_run_m2),
        .Q(d_count_run_m3));
  LUT2 #(
    .INIT(4'h1)) 
    \up_count[0]_i_1__0 
       (.I0(up_count_running_m3),
        .I1(up_count_run),
        .O(up_count0));
  LUT1 #(
    .INIT(2'h1)) 
    \up_count[0]_i_3__0 
       (.I0(up_count_reg[0]),
        .O(\up_count[0]_i_3__0_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \up_count_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\up_count_reg[0]_i_2__0_n_7 ),
        .Q(up_count_reg[0]),
        .S(up_count0));
  CARRY4 \up_count_reg[0]_i_2__0 
       (.CI(1'b0),
        .CO({\up_count_reg[0]_i_2__0_n_0 ,\up_count_reg[0]_i_2__0_n_1 ,\up_count_reg[0]_i_2__0_n_2 ,\up_count_reg[0]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\up_count_reg[0]_i_2__0_n_4 ,\up_count_reg[0]_i_2__0_n_5 ,\up_count_reg[0]_i_2__0_n_6 ,\up_count_reg[0]_i_2__0_n_7 }),
        .S({up_count_reg[3:1],\up_count[0]_i_3__0_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \up_count_reg[10] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\up_count_reg[8]_i_1__0_n_5 ),
        .Q(up_count_reg[10]),
        .R(up_count0));
  FDRE #(
    .INIT(1'b0)) 
    \up_count_reg[11] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\up_count_reg[8]_i_1__0_n_4 ),
        .Q(up_count_reg[11]),
        .R(up_count0));
  FDRE #(
    .INIT(1'b0)) 
    \up_count_reg[12] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\up_count_reg[12]_i_1__0_n_7 ),
        .Q(up_count_reg[12]),
        .R(up_count0));
  CARRY4 \up_count_reg[12]_i_1__0 
       (.CI(\up_count_reg[8]_i_1__0_n_0 ),
        .CO({\NLW_up_count_reg[12]_i_1__0_CO_UNCONNECTED [3],\up_count_reg[12]_i_1__0_n_1 ,\up_count_reg[12]_i_1__0_n_2 ,\up_count_reg[12]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\up_count_reg[12]_i_1__0_n_4 ,\up_count_reg[12]_i_1__0_n_5 ,\up_count_reg[12]_i_1__0_n_6 ,\up_count_reg[12]_i_1__0_n_7 }),
        .S(up_count_reg[15:12]));
  FDRE #(
    .INIT(1'b0)) 
    \up_count_reg[13] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\up_count_reg[12]_i_1__0_n_6 ),
        .Q(up_count_reg[13]),
        .R(up_count0));
  FDRE #(
    .INIT(1'b0)) 
    \up_count_reg[14] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\up_count_reg[12]_i_1__0_n_5 ),
        .Q(up_count_reg[14]),
        .R(up_count0));
  FDRE #(
    .INIT(1'b0)) 
    \up_count_reg[15] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\up_count_reg[12]_i_1__0_n_4 ),
        .Q(up_count_reg[15]),
        .R(up_count0));
  FDRE #(
    .INIT(1'b0)) 
    \up_count_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\up_count_reg[0]_i_2__0_n_6 ),
        .Q(up_count_reg[1]),
        .R(up_count0));
  FDRE #(
    .INIT(1'b0)) 
    \up_count_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\up_count_reg[0]_i_2__0_n_5 ),
        .Q(up_count_reg[2]),
        .R(up_count0));
  FDRE #(
    .INIT(1'b0)) 
    \up_count_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\up_count_reg[0]_i_2__0_n_4 ),
        .Q(up_count_reg[3]),
        .R(up_count0));
  FDRE #(
    .INIT(1'b0)) 
    \up_count_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\up_count_reg[4]_i_1__0_n_7 ),
        .Q(up_count_reg[4]),
        .R(up_count0));
  CARRY4 \up_count_reg[4]_i_1__0 
       (.CI(\up_count_reg[0]_i_2__0_n_0 ),
        .CO({\up_count_reg[4]_i_1__0_n_0 ,\up_count_reg[4]_i_1__0_n_1 ,\up_count_reg[4]_i_1__0_n_2 ,\up_count_reg[4]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\up_count_reg[4]_i_1__0_n_4 ,\up_count_reg[4]_i_1__0_n_5 ,\up_count_reg[4]_i_1__0_n_6 ,\up_count_reg[4]_i_1__0_n_7 }),
        .S(up_count_reg[7:4]));
  FDRE #(
    .INIT(1'b0)) 
    \up_count_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\up_count_reg[4]_i_1__0_n_6 ),
        .Q(up_count_reg[5]),
        .R(up_count0));
  FDRE #(
    .INIT(1'b0)) 
    \up_count_reg[6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\up_count_reg[4]_i_1__0_n_5 ),
        .Q(up_count_reg[6]),
        .R(up_count0));
  FDRE #(
    .INIT(1'b0)) 
    \up_count_reg[7] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\up_count_reg[4]_i_1__0_n_4 ),
        .Q(up_count_reg[7]),
        .R(up_count0));
  FDRE #(
    .INIT(1'b0)) 
    \up_count_reg[8] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\up_count_reg[8]_i_1__0_n_7 ),
        .Q(up_count_reg[8]),
        .R(up_count0));
  CARRY4 \up_count_reg[8]_i_1__0 
       (.CI(\up_count_reg[4]_i_1__0_n_0 ),
        .CO({\up_count_reg[8]_i_1__0_n_0 ,\up_count_reg[8]_i_1__0_n_1 ,\up_count_reg[8]_i_1__0_n_2 ,\up_count_reg[8]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\up_count_reg[8]_i_1__0_n_4 ,\up_count_reg[8]_i_1__0_n_5 ,\up_count_reg[8]_i_1__0_n_6 ,\up_count_reg[8]_i_1__0_n_7 }),
        .S(up_count_reg[11:8]));
  FDRE #(
    .INIT(1'b0)) 
    \up_count_reg[9] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\up_count_reg[8]_i_1__0_n_6 ),
        .Q(up_count_reg[9]),
        .R(up_count0));
  LUT3 #(
    .INIT(8'h73)) 
    up_count_run_i_1__0
       (.I0(\up_d_count[31]_i_3__0_n_0 ),
        .I1(up_count_running_m3),
        .I2(up_count_run),
        .O(up_count_run_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    up_count_run_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(up_count_run_i_1__0_n_0),
        .Q(up_count_run),
        .R(up_count_running_m3_reg_0));
  (* ASYNC_REG *) 
  FDRE #(
    .INIT(1'b0)) 
    up_count_running_m1_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(d_count_run_m3),
        .Q(up_count_running_m1),
        .R(up_count_running_m3_reg_0));
  (* ASYNC_REG *) 
  FDRE #(
    .INIT(1'b0)) 
    up_count_running_m2_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(up_count_running_m1),
        .Q(up_count_running_m2),
        .R(up_count_running_m3_reg_0));
  (* ASYNC_REG *) 
  FDRE #(
    .INIT(1'b0)) 
    up_count_running_m3_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(up_count_running_m2),
        .Q(up_count_running_m3),
        .R(up_count_running_m3_reg_0));
  LUT5 #(
    .INIT(32'h5080FFFF)) 
    \up_d_count[31]_i_1__0 
       (.I0(up_count_running_m3),
        .I1(up_count_running_m2),
        .I2(\up_d_count[31]_i_3__0_n_0 ),
        .I3(up_count_run),
        .I4(s_axi_aresetn),
        .O(\up_d_count[31]_i_1__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \up_d_count[31]_i_2__0 
       (.I0(up_count_running_m3),
        .I1(up_count_running_m2),
        .O(up_count_capture_s));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \up_d_count[31]_i_3__0 
       (.I0(\up_d_count[31]_i_4__0_n_0 ),
        .I1(up_count_reg[15]),
        .I2(up_count_reg[0]),
        .I3(up_count_reg[13]),
        .I4(up_count_reg[3]),
        .I5(\up_d_count[31]_i_5__0_n_0 ),
        .O(\up_d_count[31]_i_3__0_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \up_d_count[31]_i_4__0 
       (.I0(up_count_reg[12]),
        .I1(up_count_reg[10]),
        .I2(up_count_reg[8]),
        .I3(up_count_reg[6]),
        .O(\up_d_count[31]_i_4__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \up_d_count[31]_i_5__0 
       (.I0(up_count_reg[4]),
        .I1(up_count_reg[9]),
        .I2(up_count_reg[2]),
        .I3(up_count_reg[14]),
        .I4(\up_d_count[31]_i_6__0_n_0 ),
        .O(\up_d_count[31]_i_5__0_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \up_d_count[31]_i_6__0 
       (.I0(up_count_reg[7]),
        .I1(up_count_reg[1]),
        .I2(up_count_reg[11]),
        .I3(up_count_reg[5]),
        .O(\up_d_count[31]_i_6__0_n_0 ));
  FDRE \up_d_count_reg[0] 
       (.C(s_axi_aclk),
        .CE(up_count_capture_s),
        .D(\d_count_reg_n_0_[0] ),
        .Q(up_d_count),
        .R(\up_d_count[31]_i_1__0_n_0 ));
  FDRE \up_d_count_reg[10] 
       (.C(s_axi_aclk),
        .CE(up_count_capture_s),
        .D(\d_count_reg_n_0_[10] ),
        .Q(\up_d_count_reg[31]_0 [9]),
        .R(\up_d_count[31]_i_1__0_n_0 ));
  FDRE \up_d_count_reg[11] 
       (.C(s_axi_aclk),
        .CE(up_count_capture_s),
        .D(\d_count_reg_n_0_[11] ),
        .Q(\up_d_count_reg[31]_0 [10]),
        .R(\up_d_count[31]_i_1__0_n_0 ));
  FDRE \up_d_count_reg[12] 
       (.C(s_axi_aclk),
        .CE(up_count_capture_s),
        .D(\d_count_reg_n_0_[12] ),
        .Q(\up_d_count_reg[31]_0 [11]),
        .R(\up_d_count[31]_i_1__0_n_0 ));
  FDRE \up_d_count_reg[13] 
       (.C(s_axi_aclk),
        .CE(up_count_capture_s),
        .D(\d_count_reg_n_0_[13] ),
        .Q(\up_d_count_reg[31]_0 [12]),
        .R(\up_d_count[31]_i_1__0_n_0 ));
  FDRE \up_d_count_reg[14] 
       (.C(s_axi_aclk),
        .CE(up_count_capture_s),
        .D(\d_count_reg_n_0_[14] ),
        .Q(\up_d_count_reg[31]_0 [13]),
        .R(\up_d_count[31]_i_1__0_n_0 ));
  FDRE \up_d_count_reg[15] 
       (.C(s_axi_aclk),
        .CE(up_count_capture_s),
        .D(\d_count_reg_n_0_[15] ),
        .Q(\up_d_count_reg[31]_0 [14]),
        .R(\up_d_count[31]_i_1__0_n_0 ));
  FDRE \up_d_count_reg[16] 
       (.C(s_axi_aclk),
        .CE(up_count_capture_s),
        .D(\d_count_reg_n_0_[16] ),
        .Q(\up_d_count_reg[31]_0 [15]),
        .R(\up_d_count[31]_i_1__0_n_0 ));
  FDRE \up_d_count_reg[17] 
       (.C(s_axi_aclk),
        .CE(up_count_capture_s),
        .D(\d_count_reg_n_0_[17] ),
        .Q(\up_d_count_reg[31]_0 [16]),
        .R(\up_d_count[31]_i_1__0_n_0 ));
  FDRE \up_d_count_reg[18] 
       (.C(s_axi_aclk),
        .CE(up_count_capture_s),
        .D(\d_count_reg_n_0_[18] ),
        .Q(\up_d_count_reg[31]_0 [17]),
        .R(\up_d_count[31]_i_1__0_n_0 ));
  FDRE \up_d_count_reg[19] 
       (.C(s_axi_aclk),
        .CE(up_count_capture_s),
        .D(\d_count_reg_n_0_[19] ),
        .Q(\up_d_count_reg[31]_0 [18]),
        .R(\up_d_count[31]_i_1__0_n_0 ));
  FDRE \up_d_count_reg[1] 
       (.C(s_axi_aclk),
        .CE(up_count_capture_s),
        .D(\d_count_reg_n_0_[1] ),
        .Q(\up_d_count_reg[31]_0 [0]),
        .R(\up_d_count[31]_i_1__0_n_0 ));
  FDRE \up_d_count_reg[20] 
       (.C(s_axi_aclk),
        .CE(up_count_capture_s),
        .D(\d_count_reg_n_0_[20] ),
        .Q(\up_d_count_reg[31]_0 [19]),
        .R(\up_d_count[31]_i_1__0_n_0 ));
  FDRE \up_d_count_reg[21] 
       (.C(s_axi_aclk),
        .CE(up_count_capture_s),
        .D(\d_count_reg_n_0_[21] ),
        .Q(\up_d_count_reg[31]_0 [20]),
        .R(\up_d_count[31]_i_1__0_n_0 ));
  FDRE \up_d_count_reg[22] 
       (.C(s_axi_aclk),
        .CE(up_count_capture_s),
        .D(\d_count_reg_n_0_[22] ),
        .Q(\up_d_count_reg[31]_0 [21]),
        .R(\up_d_count[31]_i_1__0_n_0 ));
  FDRE \up_d_count_reg[23] 
       (.C(s_axi_aclk),
        .CE(up_count_capture_s),
        .D(\d_count_reg_n_0_[23] ),
        .Q(\up_d_count_reg[31]_0 [22]),
        .R(\up_d_count[31]_i_1__0_n_0 ));
  FDRE \up_d_count_reg[24] 
       (.C(s_axi_aclk),
        .CE(up_count_capture_s),
        .D(\d_count_reg_n_0_[24] ),
        .Q(\up_d_count_reg[31]_0 [23]),
        .R(\up_d_count[31]_i_1__0_n_0 ));
  FDRE \up_d_count_reg[25] 
       (.C(s_axi_aclk),
        .CE(up_count_capture_s),
        .D(\d_count_reg_n_0_[25] ),
        .Q(\up_d_count_reg[31]_0 [24]),
        .R(\up_d_count[31]_i_1__0_n_0 ));
  FDRE \up_d_count_reg[26] 
       (.C(s_axi_aclk),
        .CE(up_count_capture_s),
        .D(\d_count_reg_n_0_[26] ),
        .Q(\up_d_count_reg[31]_0 [25]),
        .R(\up_d_count[31]_i_1__0_n_0 ));
  FDRE \up_d_count_reg[27] 
       (.C(s_axi_aclk),
        .CE(up_count_capture_s),
        .D(\d_count_reg_n_0_[27] ),
        .Q(\up_d_count_reg[31]_0 [26]),
        .R(\up_d_count[31]_i_1__0_n_0 ));
  FDRE \up_d_count_reg[28] 
       (.C(s_axi_aclk),
        .CE(up_count_capture_s),
        .D(\d_count_reg_n_0_[28] ),
        .Q(\up_d_count_reg[31]_0 [27]),
        .R(\up_d_count[31]_i_1__0_n_0 ));
  FDRE \up_d_count_reg[29] 
       (.C(s_axi_aclk),
        .CE(up_count_capture_s),
        .D(\d_count_reg_n_0_[29] ),
        .Q(\up_d_count_reg[31]_0 [28]),
        .R(\up_d_count[31]_i_1__0_n_0 ));
  FDRE \up_d_count_reg[2] 
       (.C(s_axi_aclk),
        .CE(up_count_capture_s),
        .D(\d_count_reg_n_0_[2] ),
        .Q(\up_d_count_reg[31]_0 [1]),
        .R(\up_d_count[31]_i_1__0_n_0 ));
  FDRE \up_d_count_reg[30] 
       (.C(s_axi_aclk),
        .CE(up_count_capture_s),
        .D(\d_count_reg_n_0_[30] ),
        .Q(\up_d_count_reg[31]_0 [29]),
        .R(\up_d_count[31]_i_1__0_n_0 ));
  FDRE \up_d_count_reg[31] 
       (.C(s_axi_aclk),
        .CE(up_count_capture_s),
        .D(\d_count_reg_n_0_[31] ),
        .Q(\up_d_count_reg[31]_0 [30]),
        .R(\up_d_count[31]_i_1__0_n_0 ));
  FDRE \up_d_count_reg[3] 
       (.C(s_axi_aclk),
        .CE(up_count_capture_s),
        .D(\d_count_reg_n_0_[3] ),
        .Q(\up_d_count_reg[31]_0 [2]),
        .R(\up_d_count[31]_i_1__0_n_0 ));
  FDRE \up_d_count_reg[4] 
       (.C(s_axi_aclk),
        .CE(up_count_capture_s),
        .D(\d_count_reg_n_0_[4] ),
        .Q(\up_d_count_reg[31]_0 [3]),
        .R(\up_d_count[31]_i_1__0_n_0 ));
  FDRE \up_d_count_reg[5] 
       (.C(s_axi_aclk),
        .CE(up_count_capture_s),
        .D(\d_count_reg_n_0_[5] ),
        .Q(\up_d_count_reg[31]_0 [4]),
        .R(\up_d_count[31]_i_1__0_n_0 ));
  FDRE \up_d_count_reg[6] 
       (.C(s_axi_aclk),
        .CE(up_count_capture_s),
        .D(\d_count_reg_n_0_[6] ),
        .Q(\up_d_count_reg[31]_0 [5]),
        .R(\up_d_count[31]_i_1__0_n_0 ));
  FDRE \up_d_count_reg[7] 
       (.C(s_axi_aclk),
        .CE(up_count_capture_s),
        .D(\d_count_reg_n_0_[7] ),
        .Q(\up_d_count_reg[31]_0 [6]),
        .R(\up_d_count[31]_i_1__0_n_0 ));
  FDRE \up_d_count_reg[8] 
       (.C(s_axi_aclk),
        .CE(up_count_capture_s),
        .D(\d_count_reg_n_0_[8] ),
        .Q(\up_d_count_reg[31]_0 [7]),
        .R(\up_d_count[31]_i_1__0_n_0 ));
  FDRE \up_d_count_reg[9] 
       (.C(s_axi_aclk),
        .CE(up_count_capture_s),
        .D(\d_count_reg_n_0_[9] ),
        .Q(\up_d_count_reg[31]_0 [8]),
        .R(\up_d_count[31]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \up_rdata_int[0]_i_9__0 
       (.I0(up_d_count),
        .I1(D),
        .I2(\up_rdata_int[0]_i_4__1 ),
        .I3(\up_rdata_int[0]_i_4__1_0 ),
        .I4(\up_rdata_int[0]_i_4__1_1 ),
        .I5(data1),
        .O(\up_d_count_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "up_clock_mon" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_clock_mon__xdcDup__1
   (\up_d_count_reg[31]_0 ,
    clk,
    d_count_run_m3_reg_0,
    p_0_in_14,
    s_axi_aclk,
    s_axi_aresetn);
  output [31:0]\up_d_count_reg[31]_0 ;
  input clk;
  input d_count_run_m3_reg_0;
  input p_0_in_14;
  input s_axi_aclk;
  input s_axi_aresetn;

  wire clk;
  wire \d_count[0]_i_3_n_0 ;
  wire \d_count[0]_i_4_n_0 ;
  wire \d_count[0]_i_5_n_0 ;
  wire \d_count[0]_i_6_n_0 ;
  wire \d_count[0]_i_7_n_0 ;
  wire \d_count[12]_i_2_n_0 ;
  wire \d_count[12]_i_3_n_0 ;
  wire \d_count[12]_i_4_n_0 ;
  wire \d_count[12]_i_5_n_0 ;
  wire \d_count[16]_i_2_n_0 ;
  wire \d_count[16]_i_3_n_0 ;
  wire \d_count[16]_i_4_n_0 ;
  wire \d_count[16]_i_5_n_0 ;
  wire \d_count[20]_i_2_n_0 ;
  wire \d_count[20]_i_3_n_0 ;
  wire \d_count[20]_i_4_n_0 ;
  wire \d_count[20]_i_5_n_0 ;
  wire \d_count[24]_i_2_n_0 ;
  wire \d_count[24]_i_3_n_0 ;
  wire \d_count[24]_i_4_n_0 ;
  wire \d_count[24]_i_5_n_0 ;
  wire \d_count[28]_i_2_n_0 ;
  wire \d_count[28]_i_3_n_0 ;
  wire \d_count[28]_i_4_n_0 ;
  wire \d_count[28]_i_5_n_0 ;
  wire \d_count[4]_i_2_n_0 ;
  wire \d_count[4]_i_3_n_0 ;
  wire \d_count[4]_i_4_n_0 ;
  wire \d_count[4]_i_5_n_0 ;
  wire \d_count[8]_i_2_n_0 ;
  wire \d_count[8]_i_3_n_0 ;
  wire \d_count[8]_i_4_n_0 ;
  wire \d_count[8]_i_5_n_0 ;
  wire \d_count_reg[0]_i_2_n_0 ;
  wire \d_count_reg[0]_i_2_n_1 ;
  wire \d_count_reg[0]_i_2_n_2 ;
  wire \d_count_reg[0]_i_2_n_3 ;
  wire \d_count_reg[0]_i_2_n_4 ;
  wire \d_count_reg[0]_i_2_n_5 ;
  wire \d_count_reg[0]_i_2_n_6 ;
  wire \d_count_reg[0]_i_2_n_7 ;
  wire \d_count_reg[12]_i_1_n_0 ;
  wire \d_count_reg[12]_i_1_n_1 ;
  wire \d_count_reg[12]_i_1_n_2 ;
  wire \d_count_reg[12]_i_1_n_3 ;
  wire \d_count_reg[12]_i_1_n_4 ;
  wire \d_count_reg[12]_i_1_n_5 ;
  wire \d_count_reg[12]_i_1_n_6 ;
  wire \d_count_reg[12]_i_1_n_7 ;
  wire \d_count_reg[16]_i_1_n_0 ;
  wire \d_count_reg[16]_i_1_n_1 ;
  wire \d_count_reg[16]_i_1_n_2 ;
  wire \d_count_reg[16]_i_1_n_3 ;
  wire \d_count_reg[16]_i_1_n_4 ;
  wire \d_count_reg[16]_i_1_n_5 ;
  wire \d_count_reg[16]_i_1_n_6 ;
  wire \d_count_reg[16]_i_1_n_7 ;
  wire \d_count_reg[20]_i_1_n_0 ;
  wire \d_count_reg[20]_i_1_n_1 ;
  wire \d_count_reg[20]_i_1_n_2 ;
  wire \d_count_reg[20]_i_1_n_3 ;
  wire \d_count_reg[20]_i_1_n_4 ;
  wire \d_count_reg[20]_i_1_n_5 ;
  wire \d_count_reg[20]_i_1_n_6 ;
  wire \d_count_reg[20]_i_1_n_7 ;
  wire \d_count_reg[24]_i_1_n_0 ;
  wire \d_count_reg[24]_i_1_n_1 ;
  wire \d_count_reg[24]_i_1_n_2 ;
  wire \d_count_reg[24]_i_1_n_3 ;
  wire \d_count_reg[24]_i_1_n_4 ;
  wire \d_count_reg[24]_i_1_n_5 ;
  wire \d_count_reg[24]_i_1_n_6 ;
  wire \d_count_reg[24]_i_1_n_7 ;
  wire \d_count_reg[28]_i_1_n_0 ;
  wire \d_count_reg[28]_i_1_n_1 ;
  wire \d_count_reg[28]_i_1_n_2 ;
  wire \d_count_reg[28]_i_1_n_3 ;
  wire \d_count_reg[28]_i_1_n_4 ;
  wire \d_count_reg[28]_i_1_n_5 ;
  wire \d_count_reg[28]_i_1_n_6 ;
  wire \d_count_reg[28]_i_1_n_7 ;
  wire \d_count_reg[32]_i_1_n_7 ;
  wire \d_count_reg[4]_i_1_n_0 ;
  wire \d_count_reg[4]_i_1_n_1 ;
  wire \d_count_reg[4]_i_1_n_2 ;
  wire \d_count_reg[4]_i_1_n_3 ;
  wire \d_count_reg[4]_i_1_n_4 ;
  wire \d_count_reg[4]_i_1_n_5 ;
  wire \d_count_reg[4]_i_1_n_6 ;
  wire \d_count_reg[4]_i_1_n_7 ;
  wire \d_count_reg[8]_i_1_n_0 ;
  wire \d_count_reg[8]_i_1_n_1 ;
  wire \d_count_reg[8]_i_1_n_2 ;
  wire \d_count_reg[8]_i_1_n_3 ;
  wire \d_count_reg[8]_i_1_n_4 ;
  wire \d_count_reg[8]_i_1_n_5 ;
  wire \d_count_reg[8]_i_1_n_6 ;
  wire \d_count_reg[8]_i_1_n_7 ;
  wire \d_count_reg_n_0_[0] ;
  wire \d_count_reg_n_0_[10] ;
  wire \d_count_reg_n_0_[11] ;
  wire \d_count_reg_n_0_[12] ;
  wire \d_count_reg_n_0_[13] ;
  wire \d_count_reg_n_0_[14] ;
  wire \d_count_reg_n_0_[15] ;
  wire \d_count_reg_n_0_[16] ;
  wire \d_count_reg_n_0_[17] ;
  wire \d_count_reg_n_0_[18] ;
  wire \d_count_reg_n_0_[19] ;
  wire \d_count_reg_n_0_[1] ;
  wire \d_count_reg_n_0_[20] ;
  wire \d_count_reg_n_0_[21] ;
  wire \d_count_reg_n_0_[22] ;
  wire \d_count_reg_n_0_[23] ;
  wire \d_count_reg_n_0_[24] ;
  wire \d_count_reg_n_0_[25] ;
  wire \d_count_reg_n_0_[26] ;
  wire \d_count_reg_n_0_[27] ;
  wire \d_count_reg_n_0_[28] ;
  wire \d_count_reg_n_0_[29] ;
  wire \d_count_reg_n_0_[2] ;
  wire \d_count_reg_n_0_[30] ;
  wire \d_count_reg_n_0_[31] ;
  wire \d_count_reg_n_0_[32] ;
  wire \d_count_reg_n_0_[3] ;
  wire \d_count_reg_n_0_[4] ;
  wire \d_count_reg_n_0_[5] ;
  wire \d_count_reg_n_0_[6] ;
  wire \d_count_reg_n_0_[7] ;
  wire \d_count_reg_n_0_[8] ;
  wire \d_count_reg_n_0_[9] ;
  wire d_count_reset_s;
  wire d_count_run_m1;
  wire d_count_run_m2;
  wire d_count_run_m3;
  wire d_count_run_m3_reg_0;
  wire p_0_in_14;
  wire s_axi_aclk;
  wire s_axi_aresetn;
  wire up_count0;
  wire \up_count[0]_i_3_n_0 ;
  wire up_count_capture_s;
  wire [15:0]up_count_reg;
  wire \up_count_reg[0]_i_2_n_0 ;
  wire \up_count_reg[0]_i_2_n_1 ;
  wire \up_count_reg[0]_i_2_n_2 ;
  wire \up_count_reg[0]_i_2_n_3 ;
  wire \up_count_reg[0]_i_2_n_4 ;
  wire \up_count_reg[0]_i_2_n_5 ;
  wire \up_count_reg[0]_i_2_n_6 ;
  wire \up_count_reg[0]_i_2_n_7 ;
  wire \up_count_reg[12]_i_1_n_1 ;
  wire \up_count_reg[12]_i_1_n_2 ;
  wire \up_count_reg[12]_i_1_n_3 ;
  wire \up_count_reg[12]_i_1_n_4 ;
  wire \up_count_reg[12]_i_1_n_5 ;
  wire \up_count_reg[12]_i_1_n_6 ;
  wire \up_count_reg[12]_i_1_n_7 ;
  wire \up_count_reg[4]_i_1_n_0 ;
  wire \up_count_reg[4]_i_1_n_1 ;
  wire \up_count_reg[4]_i_1_n_2 ;
  wire \up_count_reg[4]_i_1_n_3 ;
  wire \up_count_reg[4]_i_1_n_4 ;
  wire \up_count_reg[4]_i_1_n_5 ;
  wire \up_count_reg[4]_i_1_n_6 ;
  wire \up_count_reg[4]_i_1_n_7 ;
  wire \up_count_reg[8]_i_1_n_0 ;
  wire \up_count_reg[8]_i_1_n_1 ;
  wire \up_count_reg[8]_i_1_n_2 ;
  wire \up_count_reg[8]_i_1_n_3 ;
  wire \up_count_reg[8]_i_1_n_4 ;
  wire \up_count_reg[8]_i_1_n_5 ;
  wire \up_count_reg[8]_i_1_n_6 ;
  wire \up_count_reg[8]_i_1_n_7 ;
  wire up_count_run;
  wire up_count_run_i_1_n_0;
  wire up_count_running_m1;
  wire up_count_running_m2;
  wire up_count_running_m3;
  wire \up_d_count[31]_i_1_n_0 ;
  wire \up_d_count[31]_i_3_n_0 ;
  wire \up_d_count[31]_i_4_n_0 ;
  wire \up_d_count[31]_i_5_n_0 ;
  wire \up_d_count[31]_i_6_n_0 ;
  wire [31:0]\up_d_count_reg[31]_0 ;
  wire [3:0]\NLW_d_count_reg[32]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_d_count_reg[32]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_up_count_reg[12]_i_1_CO_UNCONNECTED ;

  LUT2 #(
    .INIT(4'h2)) 
    \d_count[0]_i_1 
       (.I0(d_count_run_m2),
        .I1(d_count_run_m3),
        .O(d_count_reset_s));
  LUT2 #(
    .INIT(4'hE)) 
    \d_count[0]_i_3 
       (.I0(\d_count_reg_n_0_[32] ),
        .I1(\d_count_reg_n_0_[0] ),
        .O(\d_count[0]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \d_count[0]_i_4 
       (.I0(\d_count_reg_n_0_[32] ),
        .I1(\d_count_reg_n_0_[3] ),
        .O(\d_count[0]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \d_count[0]_i_5 
       (.I0(\d_count_reg_n_0_[32] ),
        .I1(\d_count_reg_n_0_[2] ),
        .O(\d_count[0]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \d_count[0]_i_6 
       (.I0(\d_count_reg_n_0_[32] ),
        .I1(\d_count_reg_n_0_[1] ),
        .O(\d_count[0]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'hD)) 
    \d_count[0]_i_7 
       (.I0(\d_count_reg_n_0_[0] ),
        .I1(\d_count_reg_n_0_[32] ),
        .O(\d_count[0]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \d_count[12]_i_2 
       (.I0(\d_count_reg_n_0_[32] ),
        .I1(\d_count_reg_n_0_[15] ),
        .O(\d_count[12]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \d_count[12]_i_3 
       (.I0(\d_count_reg_n_0_[32] ),
        .I1(\d_count_reg_n_0_[14] ),
        .O(\d_count[12]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \d_count[12]_i_4 
       (.I0(\d_count_reg_n_0_[32] ),
        .I1(\d_count_reg_n_0_[13] ),
        .O(\d_count[12]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \d_count[12]_i_5 
       (.I0(\d_count_reg_n_0_[32] ),
        .I1(\d_count_reg_n_0_[12] ),
        .O(\d_count[12]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \d_count[16]_i_2 
       (.I0(\d_count_reg_n_0_[32] ),
        .I1(\d_count_reg_n_0_[19] ),
        .O(\d_count[16]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \d_count[16]_i_3 
       (.I0(\d_count_reg_n_0_[32] ),
        .I1(\d_count_reg_n_0_[18] ),
        .O(\d_count[16]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \d_count[16]_i_4 
       (.I0(\d_count_reg_n_0_[32] ),
        .I1(\d_count_reg_n_0_[17] ),
        .O(\d_count[16]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \d_count[16]_i_5 
       (.I0(\d_count_reg_n_0_[32] ),
        .I1(\d_count_reg_n_0_[16] ),
        .O(\d_count[16]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \d_count[20]_i_2 
       (.I0(\d_count_reg_n_0_[32] ),
        .I1(\d_count_reg_n_0_[23] ),
        .O(\d_count[20]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \d_count[20]_i_3 
       (.I0(\d_count_reg_n_0_[32] ),
        .I1(\d_count_reg_n_0_[22] ),
        .O(\d_count[20]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \d_count[20]_i_4 
       (.I0(\d_count_reg_n_0_[32] ),
        .I1(\d_count_reg_n_0_[21] ),
        .O(\d_count[20]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \d_count[20]_i_5 
       (.I0(\d_count_reg_n_0_[32] ),
        .I1(\d_count_reg_n_0_[20] ),
        .O(\d_count[20]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \d_count[24]_i_2 
       (.I0(\d_count_reg_n_0_[32] ),
        .I1(\d_count_reg_n_0_[27] ),
        .O(\d_count[24]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \d_count[24]_i_3 
       (.I0(\d_count_reg_n_0_[32] ),
        .I1(\d_count_reg_n_0_[26] ),
        .O(\d_count[24]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \d_count[24]_i_4 
       (.I0(\d_count_reg_n_0_[32] ),
        .I1(\d_count_reg_n_0_[25] ),
        .O(\d_count[24]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \d_count[24]_i_5 
       (.I0(\d_count_reg_n_0_[32] ),
        .I1(\d_count_reg_n_0_[24] ),
        .O(\d_count[24]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \d_count[28]_i_2 
       (.I0(\d_count_reg_n_0_[32] ),
        .I1(\d_count_reg_n_0_[31] ),
        .O(\d_count[28]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \d_count[28]_i_3 
       (.I0(\d_count_reg_n_0_[32] ),
        .I1(\d_count_reg_n_0_[30] ),
        .O(\d_count[28]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \d_count[28]_i_4 
       (.I0(\d_count_reg_n_0_[32] ),
        .I1(\d_count_reg_n_0_[29] ),
        .O(\d_count[28]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \d_count[28]_i_5 
       (.I0(\d_count_reg_n_0_[32] ),
        .I1(\d_count_reg_n_0_[28] ),
        .O(\d_count[28]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \d_count[4]_i_2 
       (.I0(\d_count_reg_n_0_[32] ),
        .I1(\d_count_reg_n_0_[7] ),
        .O(\d_count[4]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \d_count[4]_i_3 
       (.I0(\d_count_reg_n_0_[32] ),
        .I1(\d_count_reg_n_0_[6] ),
        .O(\d_count[4]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \d_count[4]_i_4 
       (.I0(\d_count_reg_n_0_[32] ),
        .I1(\d_count_reg_n_0_[5] ),
        .O(\d_count[4]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \d_count[4]_i_5 
       (.I0(\d_count_reg_n_0_[32] ),
        .I1(\d_count_reg_n_0_[4] ),
        .O(\d_count[4]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \d_count[8]_i_2 
       (.I0(\d_count_reg_n_0_[32] ),
        .I1(\d_count_reg_n_0_[11] ),
        .O(\d_count[8]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \d_count[8]_i_3 
       (.I0(\d_count_reg_n_0_[32] ),
        .I1(\d_count_reg_n_0_[10] ),
        .O(\d_count[8]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \d_count[8]_i_4 
       (.I0(\d_count_reg_n_0_[32] ),
        .I1(\d_count_reg_n_0_[9] ),
        .O(\d_count[8]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \d_count[8]_i_5 
       (.I0(\d_count_reg_n_0_[32] ),
        .I1(\d_count_reg_n_0_[8] ),
        .O(\d_count[8]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \d_count_reg[0] 
       (.C(clk),
        .CE(d_count_run_m3),
        .D(\d_count_reg[0]_i_2_n_7 ),
        .Q(\d_count_reg_n_0_[0] ),
        .R(d_count_reset_s));
  CARRY4 \d_count_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\d_count_reg[0]_i_2_n_0 ,\d_count_reg[0]_i_2_n_1 ,\d_count_reg[0]_i_2_n_2 ,\d_count_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\d_count[0]_i_3_n_0 }),
        .O({\d_count_reg[0]_i_2_n_4 ,\d_count_reg[0]_i_2_n_5 ,\d_count_reg[0]_i_2_n_6 ,\d_count_reg[0]_i_2_n_7 }),
        .S({\d_count[0]_i_4_n_0 ,\d_count[0]_i_5_n_0 ,\d_count[0]_i_6_n_0 ,\d_count[0]_i_7_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \d_count_reg[10] 
       (.C(clk),
        .CE(d_count_run_m3),
        .D(\d_count_reg[8]_i_1_n_5 ),
        .Q(\d_count_reg_n_0_[10] ),
        .R(d_count_reset_s));
  FDRE #(
    .INIT(1'b0)) 
    \d_count_reg[11] 
       (.C(clk),
        .CE(d_count_run_m3),
        .D(\d_count_reg[8]_i_1_n_4 ),
        .Q(\d_count_reg_n_0_[11] ),
        .R(d_count_reset_s));
  FDRE #(
    .INIT(1'b0)) 
    \d_count_reg[12] 
       (.C(clk),
        .CE(d_count_run_m3),
        .D(\d_count_reg[12]_i_1_n_7 ),
        .Q(\d_count_reg_n_0_[12] ),
        .R(d_count_reset_s));
  CARRY4 \d_count_reg[12]_i_1 
       (.CI(\d_count_reg[8]_i_1_n_0 ),
        .CO({\d_count_reg[12]_i_1_n_0 ,\d_count_reg[12]_i_1_n_1 ,\d_count_reg[12]_i_1_n_2 ,\d_count_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\d_count_reg[12]_i_1_n_4 ,\d_count_reg[12]_i_1_n_5 ,\d_count_reg[12]_i_1_n_6 ,\d_count_reg[12]_i_1_n_7 }),
        .S({\d_count[12]_i_2_n_0 ,\d_count[12]_i_3_n_0 ,\d_count[12]_i_4_n_0 ,\d_count[12]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \d_count_reg[13] 
       (.C(clk),
        .CE(d_count_run_m3),
        .D(\d_count_reg[12]_i_1_n_6 ),
        .Q(\d_count_reg_n_0_[13] ),
        .R(d_count_reset_s));
  FDRE #(
    .INIT(1'b0)) 
    \d_count_reg[14] 
       (.C(clk),
        .CE(d_count_run_m3),
        .D(\d_count_reg[12]_i_1_n_5 ),
        .Q(\d_count_reg_n_0_[14] ),
        .R(d_count_reset_s));
  FDRE #(
    .INIT(1'b0)) 
    \d_count_reg[15] 
       (.C(clk),
        .CE(d_count_run_m3),
        .D(\d_count_reg[12]_i_1_n_4 ),
        .Q(\d_count_reg_n_0_[15] ),
        .R(d_count_reset_s));
  FDRE #(
    .INIT(1'b0)) 
    \d_count_reg[16] 
       (.C(clk),
        .CE(d_count_run_m3),
        .D(\d_count_reg[16]_i_1_n_7 ),
        .Q(\d_count_reg_n_0_[16] ),
        .R(d_count_reset_s));
  CARRY4 \d_count_reg[16]_i_1 
       (.CI(\d_count_reg[12]_i_1_n_0 ),
        .CO({\d_count_reg[16]_i_1_n_0 ,\d_count_reg[16]_i_1_n_1 ,\d_count_reg[16]_i_1_n_2 ,\d_count_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\d_count_reg[16]_i_1_n_4 ,\d_count_reg[16]_i_1_n_5 ,\d_count_reg[16]_i_1_n_6 ,\d_count_reg[16]_i_1_n_7 }),
        .S({\d_count[16]_i_2_n_0 ,\d_count[16]_i_3_n_0 ,\d_count[16]_i_4_n_0 ,\d_count[16]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \d_count_reg[17] 
       (.C(clk),
        .CE(d_count_run_m3),
        .D(\d_count_reg[16]_i_1_n_6 ),
        .Q(\d_count_reg_n_0_[17] ),
        .R(d_count_reset_s));
  FDRE #(
    .INIT(1'b0)) 
    \d_count_reg[18] 
       (.C(clk),
        .CE(d_count_run_m3),
        .D(\d_count_reg[16]_i_1_n_5 ),
        .Q(\d_count_reg_n_0_[18] ),
        .R(d_count_reset_s));
  FDRE #(
    .INIT(1'b0)) 
    \d_count_reg[19] 
       (.C(clk),
        .CE(d_count_run_m3),
        .D(\d_count_reg[16]_i_1_n_4 ),
        .Q(\d_count_reg_n_0_[19] ),
        .R(d_count_reset_s));
  FDRE #(
    .INIT(1'b0)) 
    \d_count_reg[1] 
       (.C(clk),
        .CE(d_count_run_m3),
        .D(\d_count_reg[0]_i_2_n_6 ),
        .Q(\d_count_reg_n_0_[1] ),
        .R(d_count_reset_s));
  FDRE #(
    .INIT(1'b0)) 
    \d_count_reg[20] 
       (.C(clk),
        .CE(d_count_run_m3),
        .D(\d_count_reg[20]_i_1_n_7 ),
        .Q(\d_count_reg_n_0_[20] ),
        .R(d_count_reset_s));
  CARRY4 \d_count_reg[20]_i_1 
       (.CI(\d_count_reg[16]_i_1_n_0 ),
        .CO({\d_count_reg[20]_i_1_n_0 ,\d_count_reg[20]_i_1_n_1 ,\d_count_reg[20]_i_1_n_2 ,\d_count_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\d_count_reg[20]_i_1_n_4 ,\d_count_reg[20]_i_1_n_5 ,\d_count_reg[20]_i_1_n_6 ,\d_count_reg[20]_i_1_n_7 }),
        .S({\d_count[20]_i_2_n_0 ,\d_count[20]_i_3_n_0 ,\d_count[20]_i_4_n_0 ,\d_count[20]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \d_count_reg[21] 
       (.C(clk),
        .CE(d_count_run_m3),
        .D(\d_count_reg[20]_i_1_n_6 ),
        .Q(\d_count_reg_n_0_[21] ),
        .R(d_count_reset_s));
  FDRE #(
    .INIT(1'b0)) 
    \d_count_reg[22] 
       (.C(clk),
        .CE(d_count_run_m3),
        .D(\d_count_reg[20]_i_1_n_5 ),
        .Q(\d_count_reg_n_0_[22] ),
        .R(d_count_reset_s));
  FDRE #(
    .INIT(1'b0)) 
    \d_count_reg[23] 
       (.C(clk),
        .CE(d_count_run_m3),
        .D(\d_count_reg[20]_i_1_n_4 ),
        .Q(\d_count_reg_n_0_[23] ),
        .R(d_count_reset_s));
  FDRE #(
    .INIT(1'b0)) 
    \d_count_reg[24] 
       (.C(clk),
        .CE(d_count_run_m3),
        .D(\d_count_reg[24]_i_1_n_7 ),
        .Q(\d_count_reg_n_0_[24] ),
        .R(d_count_reset_s));
  CARRY4 \d_count_reg[24]_i_1 
       (.CI(\d_count_reg[20]_i_1_n_0 ),
        .CO({\d_count_reg[24]_i_1_n_0 ,\d_count_reg[24]_i_1_n_1 ,\d_count_reg[24]_i_1_n_2 ,\d_count_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\d_count_reg[24]_i_1_n_4 ,\d_count_reg[24]_i_1_n_5 ,\d_count_reg[24]_i_1_n_6 ,\d_count_reg[24]_i_1_n_7 }),
        .S({\d_count[24]_i_2_n_0 ,\d_count[24]_i_3_n_0 ,\d_count[24]_i_4_n_0 ,\d_count[24]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \d_count_reg[25] 
       (.C(clk),
        .CE(d_count_run_m3),
        .D(\d_count_reg[24]_i_1_n_6 ),
        .Q(\d_count_reg_n_0_[25] ),
        .R(d_count_reset_s));
  FDRE #(
    .INIT(1'b0)) 
    \d_count_reg[26] 
       (.C(clk),
        .CE(d_count_run_m3),
        .D(\d_count_reg[24]_i_1_n_5 ),
        .Q(\d_count_reg_n_0_[26] ),
        .R(d_count_reset_s));
  FDRE #(
    .INIT(1'b0)) 
    \d_count_reg[27] 
       (.C(clk),
        .CE(d_count_run_m3),
        .D(\d_count_reg[24]_i_1_n_4 ),
        .Q(\d_count_reg_n_0_[27] ),
        .R(d_count_reset_s));
  FDRE #(
    .INIT(1'b0)) 
    \d_count_reg[28] 
       (.C(clk),
        .CE(d_count_run_m3),
        .D(\d_count_reg[28]_i_1_n_7 ),
        .Q(\d_count_reg_n_0_[28] ),
        .R(d_count_reset_s));
  CARRY4 \d_count_reg[28]_i_1 
       (.CI(\d_count_reg[24]_i_1_n_0 ),
        .CO({\d_count_reg[28]_i_1_n_0 ,\d_count_reg[28]_i_1_n_1 ,\d_count_reg[28]_i_1_n_2 ,\d_count_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\d_count_reg[28]_i_1_n_4 ,\d_count_reg[28]_i_1_n_5 ,\d_count_reg[28]_i_1_n_6 ,\d_count_reg[28]_i_1_n_7 }),
        .S({\d_count[28]_i_2_n_0 ,\d_count[28]_i_3_n_0 ,\d_count[28]_i_4_n_0 ,\d_count[28]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \d_count_reg[29] 
       (.C(clk),
        .CE(d_count_run_m3),
        .D(\d_count_reg[28]_i_1_n_6 ),
        .Q(\d_count_reg_n_0_[29] ),
        .R(d_count_reset_s));
  FDRE #(
    .INIT(1'b0)) 
    \d_count_reg[2] 
       (.C(clk),
        .CE(d_count_run_m3),
        .D(\d_count_reg[0]_i_2_n_5 ),
        .Q(\d_count_reg_n_0_[2] ),
        .R(d_count_reset_s));
  FDRE #(
    .INIT(1'b0)) 
    \d_count_reg[30] 
       (.C(clk),
        .CE(d_count_run_m3),
        .D(\d_count_reg[28]_i_1_n_5 ),
        .Q(\d_count_reg_n_0_[30] ),
        .R(d_count_reset_s));
  FDRE #(
    .INIT(1'b0)) 
    \d_count_reg[31] 
       (.C(clk),
        .CE(d_count_run_m3),
        .D(\d_count_reg[28]_i_1_n_4 ),
        .Q(\d_count_reg_n_0_[31] ),
        .R(d_count_reset_s));
  FDRE #(
    .INIT(1'b0)) 
    \d_count_reg[32] 
       (.C(clk),
        .CE(d_count_run_m3),
        .D(\d_count_reg[32]_i_1_n_7 ),
        .Q(\d_count_reg_n_0_[32] ),
        .R(d_count_reset_s));
  CARRY4 \d_count_reg[32]_i_1 
       (.CI(\d_count_reg[28]_i_1_n_0 ),
        .CO(\NLW_d_count_reg[32]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_d_count_reg[32]_i_1_O_UNCONNECTED [3:1],\d_count_reg[32]_i_1_n_7 }),
        .S({1'b0,1'b0,1'b0,\d_count_reg_n_0_[32] }));
  FDRE #(
    .INIT(1'b0)) 
    \d_count_reg[3] 
       (.C(clk),
        .CE(d_count_run_m3),
        .D(\d_count_reg[0]_i_2_n_4 ),
        .Q(\d_count_reg_n_0_[3] ),
        .R(d_count_reset_s));
  FDRE #(
    .INIT(1'b0)) 
    \d_count_reg[4] 
       (.C(clk),
        .CE(d_count_run_m3),
        .D(\d_count_reg[4]_i_1_n_7 ),
        .Q(\d_count_reg_n_0_[4] ),
        .R(d_count_reset_s));
  CARRY4 \d_count_reg[4]_i_1 
       (.CI(\d_count_reg[0]_i_2_n_0 ),
        .CO({\d_count_reg[4]_i_1_n_0 ,\d_count_reg[4]_i_1_n_1 ,\d_count_reg[4]_i_1_n_2 ,\d_count_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\d_count_reg[4]_i_1_n_4 ,\d_count_reg[4]_i_1_n_5 ,\d_count_reg[4]_i_1_n_6 ,\d_count_reg[4]_i_1_n_7 }),
        .S({\d_count[4]_i_2_n_0 ,\d_count[4]_i_3_n_0 ,\d_count[4]_i_4_n_0 ,\d_count[4]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \d_count_reg[5] 
       (.C(clk),
        .CE(d_count_run_m3),
        .D(\d_count_reg[4]_i_1_n_6 ),
        .Q(\d_count_reg_n_0_[5] ),
        .R(d_count_reset_s));
  FDRE #(
    .INIT(1'b0)) 
    \d_count_reg[6] 
       (.C(clk),
        .CE(d_count_run_m3),
        .D(\d_count_reg[4]_i_1_n_5 ),
        .Q(\d_count_reg_n_0_[6] ),
        .R(d_count_reset_s));
  FDRE #(
    .INIT(1'b0)) 
    \d_count_reg[7] 
       (.C(clk),
        .CE(d_count_run_m3),
        .D(\d_count_reg[4]_i_1_n_4 ),
        .Q(\d_count_reg_n_0_[7] ),
        .R(d_count_reset_s));
  FDRE #(
    .INIT(1'b0)) 
    \d_count_reg[8] 
       (.C(clk),
        .CE(d_count_run_m3),
        .D(\d_count_reg[8]_i_1_n_7 ),
        .Q(\d_count_reg_n_0_[8] ),
        .R(d_count_reset_s));
  CARRY4 \d_count_reg[8]_i_1 
       (.CI(\d_count_reg[4]_i_1_n_0 ),
        .CO({\d_count_reg[8]_i_1_n_0 ,\d_count_reg[8]_i_1_n_1 ,\d_count_reg[8]_i_1_n_2 ,\d_count_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\d_count_reg[8]_i_1_n_4 ,\d_count_reg[8]_i_1_n_5 ,\d_count_reg[8]_i_1_n_6 ,\d_count_reg[8]_i_1_n_7 }),
        .S({\d_count[8]_i_2_n_0 ,\d_count[8]_i_3_n_0 ,\d_count[8]_i_4_n_0 ,\d_count[8]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \d_count_reg[9] 
       (.C(clk),
        .CE(d_count_run_m3),
        .D(\d_count_reg[8]_i_1_n_6 ),
        .Q(\d_count_reg_n_0_[9] ),
        .R(d_count_reset_s));
  (* ASYNC_REG *) 
  FDCE #(
    .INIT(1'b0)) 
    d_count_run_m1_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(d_count_run_m3_reg_0),
        .D(up_count_run),
        .Q(d_count_run_m1));
  (* ASYNC_REG *) 
  FDCE #(
    .INIT(1'b0)) 
    d_count_run_m2_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(d_count_run_m3_reg_0),
        .D(d_count_run_m1),
        .Q(d_count_run_m2));
  (* ASYNC_REG *) 
  FDCE #(
    .INIT(1'b0)) 
    d_count_run_m3_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(d_count_run_m3_reg_0),
        .D(d_count_run_m2),
        .Q(d_count_run_m3));
  LUT2 #(
    .INIT(4'h1)) 
    \up_count[0]_i_1 
       (.I0(up_count_run),
        .I1(up_count_running_m3),
        .O(up_count0));
  LUT1 #(
    .INIT(2'h1)) 
    \up_count[0]_i_3 
       (.I0(up_count_reg[0]),
        .O(\up_count[0]_i_3_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \up_count_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\up_count_reg[0]_i_2_n_7 ),
        .Q(up_count_reg[0]),
        .S(up_count0));
  CARRY4 \up_count_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\up_count_reg[0]_i_2_n_0 ,\up_count_reg[0]_i_2_n_1 ,\up_count_reg[0]_i_2_n_2 ,\up_count_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\up_count_reg[0]_i_2_n_4 ,\up_count_reg[0]_i_2_n_5 ,\up_count_reg[0]_i_2_n_6 ,\up_count_reg[0]_i_2_n_7 }),
        .S({up_count_reg[3:1],\up_count[0]_i_3_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \up_count_reg[10] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\up_count_reg[8]_i_1_n_5 ),
        .Q(up_count_reg[10]),
        .R(up_count0));
  FDRE #(
    .INIT(1'b0)) 
    \up_count_reg[11] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\up_count_reg[8]_i_1_n_4 ),
        .Q(up_count_reg[11]),
        .R(up_count0));
  FDRE #(
    .INIT(1'b0)) 
    \up_count_reg[12] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\up_count_reg[12]_i_1_n_7 ),
        .Q(up_count_reg[12]),
        .R(up_count0));
  CARRY4 \up_count_reg[12]_i_1 
       (.CI(\up_count_reg[8]_i_1_n_0 ),
        .CO({\NLW_up_count_reg[12]_i_1_CO_UNCONNECTED [3],\up_count_reg[12]_i_1_n_1 ,\up_count_reg[12]_i_1_n_2 ,\up_count_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\up_count_reg[12]_i_1_n_4 ,\up_count_reg[12]_i_1_n_5 ,\up_count_reg[12]_i_1_n_6 ,\up_count_reg[12]_i_1_n_7 }),
        .S(up_count_reg[15:12]));
  FDRE #(
    .INIT(1'b0)) 
    \up_count_reg[13] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\up_count_reg[12]_i_1_n_6 ),
        .Q(up_count_reg[13]),
        .R(up_count0));
  FDRE #(
    .INIT(1'b0)) 
    \up_count_reg[14] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\up_count_reg[12]_i_1_n_5 ),
        .Q(up_count_reg[14]),
        .R(up_count0));
  FDRE #(
    .INIT(1'b0)) 
    \up_count_reg[15] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\up_count_reg[12]_i_1_n_4 ),
        .Q(up_count_reg[15]),
        .R(up_count0));
  FDRE #(
    .INIT(1'b0)) 
    \up_count_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\up_count_reg[0]_i_2_n_6 ),
        .Q(up_count_reg[1]),
        .R(up_count0));
  FDRE #(
    .INIT(1'b0)) 
    \up_count_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\up_count_reg[0]_i_2_n_5 ),
        .Q(up_count_reg[2]),
        .R(up_count0));
  FDRE #(
    .INIT(1'b0)) 
    \up_count_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\up_count_reg[0]_i_2_n_4 ),
        .Q(up_count_reg[3]),
        .R(up_count0));
  FDRE #(
    .INIT(1'b0)) 
    \up_count_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\up_count_reg[4]_i_1_n_7 ),
        .Q(up_count_reg[4]),
        .R(up_count0));
  CARRY4 \up_count_reg[4]_i_1 
       (.CI(\up_count_reg[0]_i_2_n_0 ),
        .CO({\up_count_reg[4]_i_1_n_0 ,\up_count_reg[4]_i_1_n_1 ,\up_count_reg[4]_i_1_n_2 ,\up_count_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\up_count_reg[4]_i_1_n_4 ,\up_count_reg[4]_i_1_n_5 ,\up_count_reg[4]_i_1_n_6 ,\up_count_reg[4]_i_1_n_7 }),
        .S(up_count_reg[7:4]));
  FDRE #(
    .INIT(1'b0)) 
    \up_count_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\up_count_reg[4]_i_1_n_6 ),
        .Q(up_count_reg[5]),
        .R(up_count0));
  FDRE #(
    .INIT(1'b0)) 
    \up_count_reg[6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\up_count_reg[4]_i_1_n_5 ),
        .Q(up_count_reg[6]),
        .R(up_count0));
  FDRE #(
    .INIT(1'b0)) 
    \up_count_reg[7] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\up_count_reg[4]_i_1_n_4 ),
        .Q(up_count_reg[7]),
        .R(up_count0));
  FDRE #(
    .INIT(1'b0)) 
    \up_count_reg[8] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\up_count_reg[8]_i_1_n_7 ),
        .Q(up_count_reg[8]),
        .R(up_count0));
  CARRY4 \up_count_reg[8]_i_1 
       (.CI(\up_count_reg[4]_i_1_n_0 ),
        .CO({\up_count_reg[8]_i_1_n_0 ,\up_count_reg[8]_i_1_n_1 ,\up_count_reg[8]_i_1_n_2 ,\up_count_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\up_count_reg[8]_i_1_n_4 ,\up_count_reg[8]_i_1_n_5 ,\up_count_reg[8]_i_1_n_6 ,\up_count_reg[8]_i_1_n_7 }),
        .S(up_count_reg[11:8]));
  FDRE #(
    .INIT(1'b0)) 
    \up_count_reg[9] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\up_count_reg[8]_i_1_n_6 ),
        .Q(up_count_reg[9]),
        .R(up_count0));
  LUT5 #(
    .INIT(32'h7FFF00FF)) 
    up_count_run_i_1
       (.I0(\up_d_count[31]_i_6_n_0 ),
        .I1(\up_d_count[31]_i_5_n_0 ),
        .I2(\up_d_count[31]_i_3_n_0 ),
        .I3(up_count_running_m3),
        .I4(up_count_run),
        .O(up_count_run_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    up_count_run_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(up_count_run_i_1_n_0),
        .Q(up_count_run),
        .R(p_0_in_14));
  (* ASYNC_REG *) 
  FDRE #(
    .INIT(1'b0)) 
    up_count_running_m1_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(d_count_run_m3),
        .Q(up_count_running_m1),
        .R(p_0_in_14));
  (* ASYNC_REG *) 
  FDRE #(
    .INIT(1'b0)) 
    up_count_running_m2_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(up_count_running_m1),
        .Q(up_count_running_m2),
        .R(p_0_in_14));
  (* ASYNC_REG *) 
  FDRE #(
    .INIT(1'b0)) 
    up_count_running_m3_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(up_count_running_m2),
        .Q(up_count_running_m3),
        .R(p_0_in_14));
  LUT5 #(
    .INIT(32'h8000FFFF)) 
    \up_d_count[31]_i_1 
       (.I0(\up_d_count[31]_i_3_n_0 ),
        .I1(\up_d_count[31]_i_4_n_0 ),
        .I2(\up_d_count[31]_i_5_n_0 ),
        .I3(\up_d_count[31]_i_6_n_0 ),
        .I4(s_axi_aresetn),
        .O(\up_d_count[31]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \up_d_count[31]_i_2 
       (.I0(up_count_running_m3),
        .I1(up_count_running_m2),
        .O(up_count_capture_s));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \up_d_count[31]_i_3 
       (.I0(up_count_reg[12]),
        .I1(up_count_reg[13]),
        .I2(up_count_reg[10]),
        .I3(up_count_reg[11]),
        .I4(up_count_reg[15]),
        .I5(up_count_reg[14]),
        .O(\up_d_count[31]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h38)) 
    \up_d_count[31]_i_4 
       (.I0(up_count_running_m2),
        .I1(up_count_running_m3),
        .I2(up_count_run),
        .O(\up_d_count[31]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \up_d_count[31]_i_5 
       (.I0(up_count_reg[1]),
        .I1(up_count_reg[0]),
        .I2(up_count_reg[3]),
        .I3(up_count_reg[2]),
        .O(\up_d_count[31]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \up_d_count[31]_i_6 
       (.I0(up_count_reg[6]),
        .I1(up_count_reg[7]),
        .I2(up_count_reg[4]),
        .I3(up_count_reg[5]),
        .I4(up_count_reg[9]),
        .I5(up_count_reg[8]),
        .O(\up_d_count[31]_i_6_n_0 ));
  FDRE \up_d_count_reg[0] 
       (.C(s_axi_aclk),
        .CE(up_count_capture_s),
        .D(\d_count_reg_n_0_[0] ),
        .Q(\up_d_count_reg[31]_0 [0]),
        .R(\up_d_count[31]_i_1_n_0 ));
  FDRE \up_d_count_reg[10] 
       (.C(s_axi_aclk),
        .CE(up_count_capture_s),
        .D(\d_count_reg_n_0_[10] ),
        .Q(\up_d_count_reg[31]_0 [10]),
        .R(\up_d_count[31]_i_1_n_0 ));
  FDRE \up_d_count_reg[11] 
       (.C(s_axi_aclk),
        .CE(up_count_capture_s),
        .D(\d_count_reg_n_0_[11] ),
        .Q(\up_d_count_reg[31]_0 [11]),
        .R(\up_d_count[31]_i_1_n_0 ));
  FDRE \up_d_count_reg[12] 
       (.C(s_axi_aclk),
        .CE(up_count_capture_s),
        .D(\d_count_reg_n_0_[12] ),
        .Q(\up_d_count_reg[31]_0 [12]),
        .R(\up_d_count[31]_i_1_n_0 ));
  FDRE \up_d_count_reg[13] 
       (.C(s_axi_aclk),
        .CE(up_count_capture_s),
        .D(\d_count_reg_n_0_[13] ),
        .Q(\up_d_count_reg[31]_0 [13]),
        .R(\up_d_count[31]_i_1_n_0 ));
  FDRE \up_d_count_reg[14] 
       (.C(s_axi_aclk),
        .CE(up_count_capture_s),
        .D(\d_count_reg_n_0_[14] ),
        .Q(\up_d_count_reg[31]_0 [14]),
        .R(\up_d_count[31]_i_1_n_0 ));
  FDRE \up_d_count_reg[15] 
       (.C(s_axi_aclk),
        .CE(up_count_capture_s),
        .D(\d_count_reg_n_0_[15] ),
        .Q(\up_d_count_reg[31]_0 [15]),
        .R(\up_d_count[31]_i_1_n_0 ));
  FDRE \up_d_count_reg[16] 
       (.C(s_axi_aclk),
        .CE(up_count_capture_s),
        .D(\d_count_reg_n_0_[16] ),
        .Q(\up_d_count_reg[31]_0 [16]),
        .R(\up_d_count[31]_i_1_n_0 ));
  FDRE \up_d_count_reg[17] 
       (.C(s_axi_aclk),
        .CE(up_count_capture_s),
        .D(\d_count_reg_n_0_[17] ),
        .Q(\up_d_count_reg[31]_0 [17]),
        .R(\up_d_count[31]_i_1_n_0 ));
  FDRE \up_d_count_reg[18] 
       (.C(s_axi_aclk),
        .CE(up_count_capture_s),
        .D(\d_count_reg_n_0_[18] ),
        .Q(\up_d_count_reg[31]_0 [18]),
        .R(\up_d_count[31]_i_1_n_0 ));
  FDRE \up_d_count_reg[19] 
       (.C(s_axi_aclk),
        .CE(up_count_capture_s),
        .D(\d_count_reg_n_0_[19] ),
        .Q(\up_d_count_reg[31]_0 [19]),
        .R(\up_d_count[31]_i_1_n_0 ));
  FDRE \up_d_count_reg[1] 
       (.C(s_axi_aclk),
        .CE(up_count_capture_s),
        .D(\d_count_reg_n_0_[1] ),
        .Q(\up_d_count_reg[31]_0 [1]),
        .R(\up_d_count[31]_i_1_n_0 ));
  FDRE \up_d_count_reg[20] 
       (.C(s_axi_aclk),
        .CE(up_count_capture_s),
        .D(\d_count_reg_n_0_[20] ),
        .Q(\up_d_count_reg[31]_0 [20]),
        .R(\up_d_count[31]_i_1_n_0 ));
  FDRE \up_d_count_reg[21] 
       (.C(s_axi_aclk),
        .CE(up_count_capture_s),
        .D(\d_count_reg_n_0_[21] ),
        .Q(\up_d_count_reg[31]_0 [21]),
        .R(\up_d_count[31]_i_1_n_0 ));
  FDRE \up_d_count_reg[22] 
       (.C(s_axi_aclk),
        .CE(up_count_capture_s),
        .D(\d_count_reg_n_0_[22] ),
        .Q(\up_d_count_reg[31]_0 [22]),
        .R(\up_d_count[31]_i_1_n_0 ));
  FDRE \up_d_count_reg[23] 
       (.C(s_axi_aclk),
        .CE(up_count_capture_s),
        .D(\d_count_reg_n_0_[23] ),
        .Q(\up_d_count_reg[31]_0 [23]),
        .R(\up_d_count[31]_i_1_n_0 ));
  FDRE \up_d_count_reg[24] 
       (.C(s_axi_aclk),
        .CE(up_count_capture_s),
        .D(\d_count_reg_n_0_[24] ),
        .Q(\up_d_count_reg[31]_0 [24]),
        .R(\up_d_count[31]_i_1_n_0 ));
  FDRE \up_d_count_reg[25] 
       (.C(s_axi_aclk),
        .CE(up_count_capture_s),
        .D(\d_count_reg_n_0_[25] ),
        .Q(\up_d_count_reg[31]_0 [25]),
        .R(\up_d_count[31]_i_1_n_0 ));
  FDRE \up_d_count_reg[26] 
       (.C(s_axi_aclk),
        .CE(up_count_capture_s),
        .D(\d_count_reg_n_0_[26] ),
        .Q(\up_d_count_reg[31]_0 [26]),
        .R(\up_d_count[31]_i_1_n_0 ));
  FDRE \up_d_count_reg[27] 
       (.C(s_axi_aclk),
        .CE(up_count_capture_s),
        .D(\d_count_reg_n_0_[27] ),
        .Q(\up_d_count_reg[31]_0 [27]),
        .R(\up_d_count[31]_i_1_n_0 ));
  FDRE \up_d_count_reg[28] 
       (.C(s_axi_aclk),
        .CE(up_count_capture_s),
        .D(\d_count_reg_n_0_[28] ),
        .Q(\up_d_count_reg[31]_0 [28]),
        .R(\up_d_count[31]_i_1_n_0 ));
  FDRE \up_d_count_reg[29] 
       (.C(s_axi_aclk),
        .CE(up_count_capture_s),
        .D(\d_count_reg_n_0_[29] ),
        .Q(\up_d_count_reg[31]_0 [29]),
        .R(\up_d_count[31]_i_1_n_0 ));
  FDRE \up_d_count_reg[2] 
       (.C(s_axi_aclk),
        .CE(up_count_capture_s),
        .D(\d_count_reg_n_0_[2] ),
        .Q(\up_d_count_reg[31]_0 [2]),
        .R(\up_d_count[31]_i_1_n_0 ));
  FDRE \up_d_count_reg[30] 
       (.C(s_axi_aclk),
        .CE(up_count_capture_s),
        .D(\d_count_reg_n_0_[30] ),
        .Q(\up_d_count_reg[31]_0 [30]),
        .R(\up_d_count[31]_i_1_n_0 ));
  FDRE \up_d_count_reg[31] 
       (.C(s_axi_aclk),
        .CE(up_count_capture_s),
        .D(\d_count_reg_n_0_[31] ),
        .Q(\up_d_count_reg[31]_0 [31]),
        .R(\up_d_count[31]_i_1_n_0 ));
  FDRE \up_d_count_reg[3] 
       (.C(s_axi_aclk),
        .CE(up_count_capture_s),
        .D(\d_count_reg_n_0_[3] ),
        .Q(\up_d_count_reg[31]_0 [3]),
        .R(\up_d_count[31]_i_1_n_0 ));
  FDRE \up_d_count_reg[4] 
       (.C(s_axi_aclk),
        .CE(up_count_capture_s),
        .D(\d_count_reg_n_0_[4] ),
        .Q(\up_d_count_reg[31]_0 [4]),
        .R(\up_d_count[31]_i_1_n_0 ));
  FDRE \up_d_count_reg[5] 
       (.C(s_axi_aclk),
        .CE(up_count_capture_s),
        .D(\d_count_reg_n_0_[5] ),
        .Q(\up_d_count_reg[31]_0 [5]),
        .R(\up_d_count[31]_i_1_n_0 ));
  FDRE \up_d_count_reg[6] 
       (.C(s_axi_aclk),
        .CE(up_count_capture_s),
        .D(\d_count_reg_n_0_[6] ),
        .Q(\up_d_count_reg[31]_0 [6]),
        .R(\up_d_count[31]_i_1_n_0 ));
  FDRE \up_d_count_reg[7] 
       (.C(s_axi_aclk),
        .CE(up_count_capture_s),
        .D(\d_count_reg_n_0_[7] ),
        .Q(\up_d_count_reg[31]_0 [7]),
        .R(\up_d_count[31]_i_1_n_0 ));
  FDRE \up_d_count_reg[8] 
       (.C(s_axi_aclk),
        .CE(up_count_capture_s),
        .D(\d_count_reg_n_0_[8] ),
        .Q(\up_d_count_reg[31]_0 [8]),
        .R(\up_d_count[31]_i_1_n_0 ));
  FDRE \up_d_count_reg[9] 
       (.C(s_axi_aclk),
        .CE(up_count_capture_s),
        .D(\d_count_reg_n_0_[9] ),
        .Q(\up_d_count_reg[31]_0 [9]),
        .R(\up_d_count[31]_i_1_n_0 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_dac_channel
   (up_dac_iq_mode,
    up_wack_s,
    up_rack_s,
    up_dac_pn_enb_reg_0,
    up_dac_lb_enb_reg_0,
    \up_dac_pat_data_1_reg[1]_0 ,
    \up_dac_pat_data_1_reg[0]_0 ,
    D,
    \up_dac_pat_data_1_reg[15]_0 ,
    \up_dac_pat_data_2_reg[3]_0 ,
    \up_rdata_int_reg[31]_0 ,
    \dac_pn_data_reg[11] ,
    \d_data_cntrl_int_reg[3] ,
    SR,
    \up_dac_iq_mode_reg[1]_0 ,
    s_axi_aclk,
    \up_xfer_count_reg[5] ,
    \up_dac_iq_mode_reg[0]_0 ,
    clk,
    dac_rst,
    p_7_in,
    up_rreq_s,
    up_dac_pn_enb_reg_1,
    up_dac_lb_enb_reg_1,
    \up_rdata_int_reg[1]_0 ,
    \up_rdata_int_reg[1]_1 ,
    \up_rdata_int_reg[1]_2 ,
    \up_rdata_int_reg[0]_0 ,
    dac_valid_sel,
    \up_dac_pat_data_2_reg[15]_0 ,
    \up_dac_pat_data_2_reg[15]_1 ,
    \up_dac_data_sel_reg[3]_0 ,
    \up_rdata_int_reg[31]_1 ,
    Q,
    \dac_data_out_int_reg[11] ,
    dac_data_i0,
    \dac_data_out_int_reg[11]_0 );
  output [1:0]up_dac_iq_mode;
  output [0:0]up_wack_s;
  output [0:0]up_rack_s;
  output up_dac_pn_enb_reg_0;
  output up_dac_lb_enb_reg_0;
  output \up_dac_pat_data_1_reg[1]_0 ;
  output \up_dac_pat_data_1_reg[0]_0 ;
  output [11:0]D;
  output [25:0]\up_dac_pat_data_1_reg[15]_0 ;
  output [5:0]\up_dac_pat_data_2_reg[3]_0 ;
  output [31:0]\up_rdata_int_reg[31]_0 ;
  output [11:0]\dac_pn_data_reg[11] ;
  output \d_data_cntrl_int_reg[3] ;
  output [0:0]SR;
  input \up_dac_iq_mode_reg[1]_0 ;
  input s_axi_aclk;
  input \up_xfer_count_reg[5] ;
  input \up_dac_iq_mode_reg[0]_0 ;
  input clk;
  input dac_rst;
  input p_7_in;
  input up_rreq_s;
  input up_dac_pn_enb_reg_1;
  input up_dac_lb_enb_reg_1;
  input \up_rdata_int_reg[1]_0 ;
  input \up_rdata_int_reg[1]_1 ;
  input [1:0]\up_rdata_int_reg[1]_2 ;
  input \up_rdata_int_reg[0]_0 ;
  input dac_valid_sel;
  input [0:0]\up_dac_pat_data_2_reg[15]_0 ;
  input [31:0]\up_dac_pat_data_2_reg[15]_1 ;
  input [0:0]\up_dac_data_sel_reg[3]_0 ;
  input [31:0]\up_rdata_int_reg[31]_1 ;
  input [11:0]Q;
  input [11:0]\dac_data_out_int_reg[11] ;
  input [11:0]dac_data_i0;
  input [11:0]\dac_data_out_int_reg[11]_0 ;

  wire [11:0]D;
  wire [11:0]Q;
  wire [0:0]SR;
  wire clk;
  wire \d_data_cntrl_int_reg[3] ;
  wire [11:0]dac_data_i0;
  wire [11:0]\dac_data_out_int_reg[11] ;
  wire [11:0]\dac_data_out_int_reg[11]_0 ;
  wire [11:0]\dac_pn_data_reg[11] ;
  wire dac_rst;
  wire dac_valid_sel;
  wire [1:0]data2;
  wire p_7_in;
  wire s_axi_aclk;
  wire [3:0]up_dac_data_sel;
  wire \up_dac_data_sel_m[0]_i_1_n_0 ;
  wire \up_dac_data_sel_m[1]_i_1_n_0 ;
  wire \up_dac_data_sel_m[2]_i_1_n_0 ;
  wire \up_dac_data_sel_m[3]_i_1_n_0 ;
  wire \up_dac_data_sel_m_reg_n_0_[0] ;
  wire \up_dac_data_sel_m_reg_n_0_[1] ;
  wire [0:0]\up_dac_data_sel_reg[3]_0 ;
  wire [1:0]up_dac_iq_mode;
  wire \up_dac_iq_mode_reg[0]_0 ;
  wire \up_dac_iq_mode_reg[1]_0 ;
  wire up_dac_lb_enb_reg_0;
  wire up_dac_lb_enb_reg_1;
  wire \up_dac_pat_data_1_reg[0]_0 ;
  wire [25:0]\up_dac_pat_data_1_reg[15]_0 ;
  wire \up_dac_pat_data_1_reg[1]_0 ;
  wire [0:0]\up_dac_pat_data_2_reg[15]_0 ;
  wire [31:0]\up_dac_pat_data_2_reg[15]_1 ;
  wire [5:0]\up_dac_pat_data_2_reg[3]_0 ;
  wire up_dac_pn_enb_reg_0;
  wire up_dac_pn_enb_reg_1;
  wire [0:0]up_rack_s;
  wire \up_rdata_int_reg[0]_0 ;
  wire \up_rdata_int_reg[1]_0 ;
  wire \up_rdata_int_reg[1]_1 ;
  wire [1:0]\up_rdata_int_reg[1]_2 ;
  wire [31:0]\up_rdata_int_reg[31]_0 ;
  wire [31:0]\up_rdata_int_reg[31]_1 ;
  wire up_rreq_s;
  wire [0:0]up_wack_s;
  wire \up_xfer_count_reg[5] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_xfer_cntrl__parameterized1__xdcDup__1 i_xfer_cntrl
       (.D(D),
        .Q(Q),
        .SR(SR),
        .clk(clk),
        .\d_data_cntrl_int_reg[3]_0 (\d_data_cntrl_int_reg[3] ),
        .dac_data_i0(dac_data_i0),
        .\dac_data_out_int_reg[11] (\dac_data_out_int_reg[11] ),
        .\dac_data_out_int_reg[11]_0 (\dac_data_out_int_reg[11]_0 ),
        .\dac_pn_data_reg[11] (\dac_pn_data_reg[11] ),
        .dac_rst(dac_rst),
        .dac_valid_sel(dac_valid_sel),
        .s_axi_aclk(s_axi_aclk),
        .\up_xfer_count_reg[5]_0 (\up_xfer_count_reg[5] ),
        .\up_xfer_data_reg[35]_0 ({\up_dac_pat_data_1_reg[15]_0 ,\up_dac_data_sel_m_reg_n_0_[1] ,\up_dac_data_sel_m_reg_n_0_[0] }));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \up_dac_data_sel_m[0]_i_1 
       (.I0(up_dac_lb_enb_reg_0),
        .I1(up_dac_pn_enb_reg_0),
        .I2(up_dac_data_sel[0]),
        .O(\up_dac_data_sel_m[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'h82)) 
    \up_dac_data_sel_m[1]_i_1 
       (.I0(up_dac_data_sel[1]),
        .I1(up_dac_pn_enb_reg_0),
        .I2(up_dac_lb_enb_reg_0),
        .O(\up_dac_data_sel_m[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'h82)) 
    \up_dac_data_sel_m[2]_i_1 
       (.I0(up_dac_data_sel[2]),
        .I1(up_dac_pn_enb_reg_0),
        .I2(up_dac_lb_enb_reg_0),
        .O(\up_dac_data_sel_m[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hBE)) 
    \up_dac_data_sel_m[3]_i_1 
       (.I0(up_dac_data_sel[3]),
        .I1(up_dac_pn_enb_reg_0),
        .I2(up_dac_lb_enb_reg_0),
        .O(\up_dac_data_sel_m[3]_i_1_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_data_sel_m_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_xfer_count_reg[5] ),
        .D(\up_dac_data_sel_m[0]_i_1_n_0 ),
        .Q(\up_dac_data_sel_m_reg_n_0_[0] ));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_data_sel_m_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_xfer_count_reg[5] ),
        .D(\up_dac_data_sel_m[1]_i_1_n_0 ),
        .Q(\up_dac_data_sel_m_reg_n_0_[1] ));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_data_sel_m_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_xfer_count_reg[5] ),
        .D(\up_dac_data_sel_m[2]_i_1_n_0 ),
        .Q(\up_dac_pat_data_1_reg[15]_0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_data_sel_m_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_xfer_count_reg[5] ),
        .D(\up_dac_data_sel_m[3]_i_1_n_0 ),
        .Q(\up_dac_pat_data_1_reg[15]_0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_data_sel_reg[0] 
       (.C(s_axi_aclk),
        .CE(\up_dac_data_sel_reg[3]_0 ),
        .CLR(\up_xfer_count_reg[5] ),
        .D(\up_dac_pat_data_2_reg[15]_1 [0]),
        .Q(up_dac_data_sel[0]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_data_sel_reg[1] 
       (.C(s_axi_aclk),
        .CE(\up_dac_data_sel_reg[3]_0 ),
        .CLR(\up_xfer_count_reg[5] ),
        .D(\up_dac_pat_data_2_reg[15]_1 [1]),
        .Q(up_dac_data_sel[1]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_data_sel_reg[2] 
       (.C(s_axi_aclk),
        .CE(\up_dac_data_sel_reg[3]_0 ),
        .CLR(\up_xfer_count_reg[5] ),
        .D(\up_dac_pat_data_2_reg[15]_1 [2]),
        .Q(up_dac_data_sel[2]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_data_sel_reg[3] 
       (.C(s_axi_aclk),
        .CE(\up_dac_data_sel_reg[3]_0 ),
        .CLR(\up_xfer_count_reg[5] ),
        .D(\up_dac_pat_data_2_reg[15]_1 [3]),
        .Q(up_dac_data_sel[3]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_iq_mode_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_xfer_count_reg[5] ),
        .D(\up_dac_iq_mode_reg[0]_0 ),
        .Q(up_dac_iq_mode[0]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_iq_mode_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_xfer_count_reg[5] ),
        .D(\up_dac_iq_mode_reg[1]_0 ),
        .Q(up_dac_iq_mode[1]));
  FDCE #(
    .INIT(1'b0)) 
    up_dac_lb_enb_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_xfer_count_reg[5] ),
        .D(up_dac_lb_enb_reg_1),
        .Q(up_dac_lb_enb_reg_0));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_pat_data_1_reg[0] 
       (.C(s_axi_aclk),
        .CE(\up_dac_pat_data_2_reg[15]_0 ),
        .CLR(\up_xfer_count_reg[5] ),
        .D(\up_dac_pat_data_2_reg[15]_1 [0]),
        .Q(data2[0]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_pat_data_1_reg[10] 
       (.C(s_axi_aclk),
        .CE(\up_dac_pat_data_2_reg[15]_0 ),
        .CLR(\up_xfer_count_reg[5] ),
        .D(\up_dac_pat_data_2_reg[15]_1 [10]),
        .Q(\up_dac_pat_data_1_reg[15]_0 [20]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_pat_data_1_reg[11] 
       (.C(s_axi_aclk),
        .CE(\up_dac_pat_data_2_reg[15]_0 ),
        .CLR(\up_xfer_count_reg[5] ),
        .D(\up_dac_pat_data_2_reg[15]_1 [11]),
        .Q(\up_dac_pat_data_1_reg[15]_0 [21]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_pat_data_1_reg[12] 
       (.C(s_axi_aclk),
        .CE(\up_dac_pat_data_2_reg[15]_0 ),
        .CLR(\up_xfer_count_reg[5] ),
        .D(\up_dac_pat_data_2_reg[15]_1 [12]),
        .Q(\up_dac_pat_data_1_reg[15]_0 [22]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_pat_data_1_reg[13] 
       (.C(s_axi_aclk),
        .CE(\up_dac_pat_data_2_reg[15]_0 ),
        .CLR(\up_xfer_count_reg[5] ),
        .D(\up_dac_pat_data_2_reg[15]_1 [13]),
        .Q(\up_dac_pat_data_1_reg[15]_0 [23]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_pat_data_1_reg[14] 
       (.C(s_axi_aclk),
        .CE(\up_dac_pat_data_2_reg[15]_0 ),
        .CLR(\up_xfer_count_reg[5] ),
        .D(\up_dac_pat_data_2_reg[15]_1 [14]),
        .Q(\up_dac_pat_data_1_reg[15]_0 [24]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_pat_data_1_reg[15] 
       (.C(s_axi_aclk),
        .CE(\up_dac_pat_data_2_reg[15]_0 ),
        .CLR(\up_xfer_count_reg[5] ),
        .D(\up_dac_pat_data_2_reg[15]_1 [15]),
        .Q(\up_dac_pat_data_1_reg[15]_0 [25]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_pat_data_1_reg[1] 
       (.C(s_axi_aclk),
        .CE(\up_dac_pat_data_2_reg[15]_0 ),
        .CLR(\up_xfer_count_reg[5] ),
        .D(\up_dac_pat_data_2_reg[15]_1 [1]),
        .Q(data2[1]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_pat_data_1_reg[2] 
       (.C(s_axi_aclk),
        .CE(\up_dac_pat_data_2_reg[15]_0 ),
        .CLR(\up_xfer_count_reg[5] ),
        .D(\up_dac_pat_data_2_reg[15]_1 [2]),
        .Q(\up_dac_pat_data_2_reg[3]_0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_pat_data_1_reg[3] 
       (.C(s_axi_aclk),
        .CE(\up_dac_pat_data_2_reg[15]_0 ),
        .CLR(\up_xfer_count_reg[5] ),
        .D(\up_dac_pat_data_2_reg[15]_1 [3]),
        .Q(\up_dac_pat_data_2_reg[3]_0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_pat_data_1_reg[4] 
       (.C(s_axi_aclk),
        .CE(\up_dac_pat_data_2_reg[15]_0 ),
        .CLR(\up_xfer_count_reg[5] ),
        .D(\up_dac_pat_data_2_reg[15]_1 [4]),
        .Q(\up_dac_pat_data_1_reg[15]_0 [14]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_pat_data_1_reg[5] 
       (.C(s_axi_aclk),
        .CE(\up_dac_pat_data_2_reg[15]_0 ),
        .CLR(\up_xfer_count_reg[5] ),
        .D(\up_dac_pat_data_2_reg[15]_1 [5]),
        .Q(\up_dac_pat_data_1_reg[15]_0 [15]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_pat_data_1_reg[6] 
       (.C(s_axi_aclk),
        .CE(\up_dac_pat_data_2_reg[15]_0 ),
        .CLR(\up_xfer_count_reg[5] ),
        .D(\up_dac_pat_data_2_reg[15]_1 [6]),
        .Q(\up_dac_pat_data_1_reg[15]_0 [16]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_pat_data_1_reg[7] 
       (.C(s_axi_aclk),
        .CE(\up_dac_pat_data_2_reg[15]_0 ),
        .CLR(\up_xfer_count_reg[5] ),
        .D(\up_dac_pat_data_2_reg[15]_1 [7]),
        .Q(\up_dac_pat_data_1_reg[15]_0 [17]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_pat_data_1_reg[8] 
       (.C(s_axi_aclk),
        .CE(\up_dac_pat_data_2_reg[15]_0 ),
        .CLR(\up_xfer_count_reg[5] ),
        .D(\up_dac_pat_data_2_reg[15]_1 [8]),
        .Q(\up_dac_pat_data_1_reg[15]_0 [18]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_pat_data_1_reg[9] 
       (.C(s_axi_aclk),
        .CE(\up_dac_pat_data_2_reg[15]_0 ),
        .CLR(\up_xfer_count_reg[5] ),
        .D(\up_dac_pat_data_2_reg[15]_1 [9]),
        .Q(\up_dac_pat_data_1_reg[15]_0 [19]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_pat_data_2_reg[0] 
       (.C(s_axi_aclk),
        .CE(\up_dac_pat_data_2_reg[15]_0 ),
        .CLR(\up_xfer_count_reg[5] ),
        .D(\up_dac_pat_data_2_reg[15]_1 [16]),
        .Q(\up_dac_pat_data_2_reg[3]_0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_pat_data_2_reg[10] 
       (.C(s_axi_aclk),
        .CE(\up_dac_pat_data_2_reg[15]_0 ),
        .CLR(\up_xfer_count_reg[5] ),
        .D(\up_dac_pat_data_2_reg[15]_1 [26]),
        .Q(\up_dac_pat_data_1_reg[15]_0 [8]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_pat_data_2_reg[11] 
       (.C(s_axi_aclk),
        .CE(\up_dac_pat_data_2_reg[15]_0 ),
        .CLR(\up_xfer_count_reg[5] ),
        .D(\up_dac_pat_data_2_reg[15]_1 [27]),
        .Q(\up_dac_pat_data_1_reg[15]_0 [9]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_pat_data_2_reg[12] 
       (.C(s_axi_aclk),
        .CE(\up_dac_pat_data_2_reg[15]_0 ),
        .CLR(\up_xfer_count_reg[5] ),
        .D(\up_dac_pat_data_2_reg[15]_1 [28]),
        .Q(\up_dac_pat_data_1_reg[15]_0 [10]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_pat_data_2_reg[13] 
       (.C(s_axi_aclk),
        .CE(\up_dac_pat_data_2_reg[15]_0 ),
        .CLR(\up_xfer_count_reg[5] ),
        .D(\up_dac_pat_data_2_reg[15]_1 [29]),
        .Q(\up_dac_pat_data_1_reg[15]_0 [11]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_pat_data_2_reg[14] 
       (.C(s_axi_aclk),
        .CE(\up_dac_pat_data_2_reg[15]_0 ),
        .CLR(\up_xfer_count_reg[5] ),
        .D(\up_dac_pat_data_2_reg[15]_1 [30]),
        .Q(\up_dac_pat_data_1_reg[15]_0 [12]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_pat_data_2_reg[15] 
       (.C(s_axi_aclk),
        .CE(\up_dac_pat_data_2_reg[15]_0 ),
        .CLR(\up_xfer_count_reg[5] ),
        .D(\up_dac_pat_data_2_reg[15]_1 [31]),
        .Q(\up_dac_pat_data_1_reg[15]_0 [13]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_pat_data_2_reg[1] 
       (.C(s_axi_aclk),
        .CE(\up_dac_pat_data_2_reg[15]_0 ),
        .CLR(\up_xfer_count_reg[5] ),
        .D(\up_dac_pat_data_2_reg[15]_1 [17]),
        .Q(\up_dac_pat_data_2_reg[3]_0 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_pat_data_2_reg[2] 
       (.C(s_axi_aclk),
        .CE(\up_dac_pat_data_2_reg[15]_0 ),
        .CLR(\up_xfer_count_reg[5] ),
        .D(\up_dac_pat_data_2_reg[15]_1 [18]),
        .Q(\up_dac_pat_data_2_reg[3]_0 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_pat_data_2_reg[3] 
       (.C(s_axi_aclk),
        .CE(\up_dac_pat_data_2_reg[15]_0 ),
        .CLR(\up_xfer_count_reg[5] ),
        .D(\up_dac_pat_data_2_reg[15]_1 [19]),
        .Q(\up_dac_pat_data_2_reg[3]_0 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_pat_data_2_reg[4] 
       (.C(s_axi_aclk),
        .CE(\up_dac_pat_data_2_reg[15]_0 ),
        .CLR(\up_xfer_count_reg[5] ),
        .D(\up_dac_pat_data_2_reg[15]_1 [20]),
        .Q(\up_dac_pat_data_1_reg[15]_0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_pat_data_2_reg[5] 
       (.C(s_axi_aclk),
        .CE(\up_dac_pat_data_2_reg[15]_0 ),
        .CLR(\up_xfer_count_reg[5] ),
        .D(\up_dac_pat_data_2_reg[15]_1 [21]),
        .Q(\up_dac_pat_data_1_reg[15]_0 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_pat_data_2_reg[6] 
       (.C(s_axi_aclk),
        .CE(\up_dac_pat_data_2_reg[15]_0 ),
        .CLR(\up_xfer_count_reg[5] ),
        .D(\up_dac_pat_data_2_reg[15]_1 [22]),
        .Q(\up_dac_pat_data_1_reg[15]_0 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_pat_data_2_reg[7] 
       (.C(s_axi_aclk),
        .CE(\up_dac_pat_data_2_reg[15]_0 ),
        .CLR(\up_xfer_count_reg[5] ),
        .D(\up_dac_pat_data_2_reg[15]_1 [23]),
        .Q(\up_dac_pat_data_1_reg[15]_0 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_pat_data_2_reg[8] 
       (.C(s_axi_aclk),
        .CE(\up_dac_pat_data_2_reg[15]_0 ),
        .CLR(\up_xfer_count_reg[5] ),
        .D(\up_dac_pat_data_2_reg[15]_1 [24]),
        .Q(\up_dac_pat_data_1_reg[15]_0 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_pat_data_2_reg[9] 
       (.C(s_axi_aclk),
        .CE(\up_dac_pat_data_2_reg[15]_0 ),
        .CLR(\up_xfer_count_reg[5] ),
        .D(\up_dac_pat_data_2_reg[15]_1 [25]),
        .Q(\up_dac_pat_data_1_reg[15]_0 [7]));
  FDCE #(
    .INIT(1'b0)) 
    up_dac_pn_enb_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_xfer_count_reg[5] ),
        .D(up_dac_pn_enb_reg_1),
        .Q(up_dac_pn_enb_reg_0));
  FDCE #(
    .INIT(1'b0)) 
    up_rack_int_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_xfer_count_reg[5] ),
        .D(up_rreq_s),
        .Q(up_rack_s));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \up_rdata_int[0]_i_3__2 
       (.I0(data2[0]),
        .I1(\up_rdata_int_reg[1]_2 [0]),
        .I2(up_dac_pn_enb_reg_0),
        .I3(\up_rdata_int_reg[0]_0 ),
        .I4(\up_dac_data_sel_m_reg_n_0_[0] ),
        .I5(\up_rdata_int_reg[1]_2 [1]),
        .O(\up_dac_pat_data_1_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \up_rdata_int[1]_i_2__3 
       (.I0(data2[1]),
        .I1(\up_rdata_int_reg[1]_0 ),
        .I2(up_dac_lb_enb_reg_0),
        .I3(\up_rdata_int_reg[1]_1 ),
        .I4(\up_dac_data_sel_m_reg_n_0_[1] ),
        .I5(\up_rdata_int_reg[1]_2 [1]),
        .O(\up_dac_pat_data_1_reg[1]_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_xfer_count_reg[5] ),
        .D(\up_rdata_int_reg[31]_1 [0]),
        .Q(\up_rdata_int_reg[31]_0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[10] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_xfer_count_reg[5] ),
        .D(\up_rdata_int_reg[31]_1 [10]),
        .Q(\up_rdata_int_reg[31]_0 [10]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[11] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_xfer_count_reg[5] ),
        .D(\up_rdata_int_reg[31]_1 [11]),
        .Q(\up_rdata_int_reg[31]_0 [11]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[12] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_xfer_count_reg[5] ),
        .D(\up_rdata_int_reg[31]_1 [12]),
        .Q(\up_rdata_int_reg[31]_0 [12]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[13] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_xfer_count_reg[5] ),
        .D(\up_rdata_int_reg[31]_1 [13]),
        .Q(\up_rdata_int_reg[31]_0 [13]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[14] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_xfer_count_reg[5] ),
        .D(\up_rdata_int_reg[31]_1 [14]),
        .Q(\up_rdata_int_reg[31]_0 [14]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[15] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_xfer_count_reg[5] ),
        .D(\up_rdata_int_reg[31]_1 [15]),
        .Q(\up_rdata_int_reg[31]_0 [15]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[16] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_xfer_count_reg[5] ),
        .D(\up_rdata_int_reg[31]_1 [16]),
        .Q(\up_rdata_int_reg[31]_0 [16]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[17] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_xfer_count_reg[5] ),
        .D(\up_rdata_int_reg[31]_1 [17]),
        .Q(\up_rdata_int_reg[31]_0 [17]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[18] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_xfer_count_reg[5] ),
        .D(\up_rdata_int_reg[31]_1 [18]),
        .Q(\up_rdata_int_reg[31]_0 [18]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[19] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_xfer_count_reg[5] ),
        .D(\up_rdata_int_reg[31]_1 [19]),
        .Q(\up_rdata_int_reg[31]_0 [19]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_xfer_count_reg[5] ),
        .D(\up_rdata_int_reg[31]_1 [1]),
        .Q(\up_rdata_int_reg[31]_0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[20] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_xfer_count_reg[5] ),
        .D(\up_rdata_int_reg[31]_1 [20]),
        .Q(\up_rdata_int_reg[31]_0 [20]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[21] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_xfer_count_reg[5] ),
        .D(\up_rdata_int_reg[31]_1 [21]),
        .Q(\up_rdata_int_reg[31]_0 [21]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[22] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_xfer_count_reg[5] ),
        .D(\up_rdata_int_reg[31]_1 [22]),
        .Q(\up_rdata_int_reg[31]_0 [22]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[23] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_xfer_count_reg[5] ),
        .D(\up_rdata_int_reg[31]_1 [23]),
        .Q(\up_rdata_int_reg[31]_0 [23]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[24] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_xfer_count_reg[5] ),
        .D(\up_rdata_int_reg[31]_1 [24]),
        .Q(\up_rdata_int_reg[31]_0 [24]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[25] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_xfer_count_reg[5] ),
        .D(\up_rdata_int_reg[31]_1 [25]),
        .Q(\up_rdata_int_reg[31]_0 [25]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[26] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_xfer_count_reg[5] ),
        .D(\up_rdata_int_reg[31]_1 [26]),
        .Q(\up_rdata_int_reg[31]_0 [26]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[27] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_xfer_count_reg[5] ),
        .D(\up_rdata_int_reg[31]_1 [27]),
        .Q(\up_rdata_int_reg[31]_0 [27]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[28] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_xfer_count_reg[5] ),
        .D(\up_rdata_int_reg[31]_1 [28]),
        .Q(\up_rdata_int_reg[31]_0 [28]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[29] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_xfer_count_reg[5] ),
        .D(\up_rdata_int_reg[31]_1 [29]),
        .Q(\up_rdata_int_reg[31]_0 [29]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_xfer_count_reg[5] ),
        .D(\up_rdata_int_reg[31]_1 [2]),
        .Q(\up_rdata_int_reg[31]_0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[30] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_xfer_count_reg[5] ),
        .D(\up_rdata_int_reg[31]_1 [30]),
        .Q(\up_rdata_int_reg[31]_0 [30]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[31] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_xfer_count_reg[5] ),
        .D(\up_rdata_int_reg[31]_1 [31]),
        .Q(\up_rdata_int_reg[31]_0 [31]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_xfer_count_reg[5] ),
        .D(\up_rdata_int_reg[31]_1 [3]),
        .Q(\up_rdata_int_reg[31]_0 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_xfer_count_reg[5] ),
        .D(\up_rdata_int_reg[31]_1 [4]),
        .Q(\up_rdata_int_reg[31]_0 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_xfer_count_reg[5] ),
        .D(\up_rdata_int_reg[31]_1 [5]),
        .Q(\up_rdata_int_reg[31]_0 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_xfer_count_reg[5] ),
        .D(\up_rdata_int_reg[31]_1 [6]),
        .Q(\up_rdata_int_reg[31]_0 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[7] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_xfer_count_reg[5] ),
        .D(\up_rdata_int_reg[31]_1 [7]),
        .Q(\up_rdata_int_reg[31]_0 [7]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[8] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_xfer_count_reg[5] ),
        .D(\up_rdata_int_reg[31]_1 [8]),
        .Q(\up_rdata_int_reg[31]_0 [8]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[9] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_xfer_count_reg[5] ),
        .D(\up_rdata_int_reg[31]_1 [9]),
        .Q(\up_rdata_int_reg[31]_0 [9]));
  FDCE #(
    .INIT(1'b0)) 
    up_wack_int_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_xfer_count_reg[5] ),
        .D(p_7_in),
        .Q(up_wack_s));
endmodule

(* ORIG_REF_NAME = "up_dac_channel" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_dac_channel__parameterized0
   (up_dac_iq_mode_0,
    up_wack_s,
    up_rack_s,
    up_dac_pn_enb_reg_0,
    up_dac_lb_enb_reg_0,
    \up_dac_pat_data_1_reg[1]_0 ,
    \up_dac_pat_data_1_reg[0]_0 ,
    D,
    \up_dac_pat_data_1_reg[15]_0 ,
    \up_dac_pat_data_2_reg[3]_0 ,
    \up_rdata_int_reg[31]_0 ,
    \dac_pn_data_reg[11] ,
    \d_data_cntrl_int_reg[3] ,
    SR,
    \up_dac_iq_mode_reg[1]_0 ,
    s_axi_aclk,
    \up_xfer_count_reg[0] ,
    \up_dac_iq_mode_reg[0]_0 ,
    clk,
    dac_rst,
    p_7_in_6,
    up_rreq_s_7,
    up_dac_pn_enb_reg_1,
    up_dac_lb_enb_reg_1,
    \up_rdata_int_reg[1]_0 ,
    \up_rdata_int_reg[1]_1 ,
    \up_rdata_int_reg[1]_2 ,
    \up_rdata_int_reg[0]_0 ,
    dac_valid_sel,
    \up_dac_pat_data_2_reg[15]_0 ,
    \up_dac_pat_data_2_reg[15]_1 ,
    \up_dac_data_sel_reg[3]_0 ,
    \up_rdata_int_reg[31]_1 ,
    Q,
    \dac_data_out_int_reg[11] ,
    dac_data_q0,
    \dac_data_out_int_reg[11]_0 );
  output [1:0]up_dac_iq_mode_0;
  output [0:0]up_wack_s;
  output [0:0]up_rack_s;
  output up_dac_pn_enb_reg_0;
  output up_dac_lb_enb_reg_0;
  output \up_dac_pat_data_1_reg[1]_0 ;
  output \up_dac_pat_data_1_reg[0]_0 ;
  output [11:0]D;
  output [25:0]\up_dac_pat_data_1_reg[15]_0 ;
  output [5:0]\up_dac_pat_data_2_reg[3]_0 ;
  output [31:0]\up_rdata_int_reg[31]_0 ;
  output [11:0]\dac_pn_data_reg[11] ;
  output \d_data_cntrl_int_reg[3] ;
  output [0:0]SR;
  input \up_dac_iq_mode_reg[1]_0 ;
  input s_axi_aclk;
  input \up_xfer_count_reg[0] ;
  input \up_dac_iq_mode_reg[0]_0 ;
  input clk;
  input dac_rst;
  input p_7_in_6;
  input up_rreq_s_7;
  input up_dac_pn_enb_reg_1;
  input up_dac_lb_enb_reg_1;
  input \up_rdata_int_reg[1]_0 ;
  input \up_rdata_int_reg[1]_1 ;
  input [1:0]\up_rdata_int_reg[1]_2 ;
  input \up_rdata_int_reg[0]_0 ;
  input dac_valid_sel;
  input [0:0]\up_dac_pat_data_2_reg[15]_0 ;
  input [31:0]\up_dac_pat_data_2_reg[15]_1 ;
  input [0:0]\up_dac_data_sel_reg[3]_0 ;
  input [31:0]\up_rdata_int_reg[31]_1 ;
  input [11:0]Q;
  input [11:0]\dac_data_out_int_reg[11] ;
  input [11:0]dac_data_q0;
  input [11:0]\dac_data_out_int_reg[11]_0 ;

  wire [11:0]D;
  wire [11:0]Q;
  wire [0:0]SR;
  wire clk;
  wire \d_data_cntrl_int_reg[3] ;
  wire [11:0]\dac_data_out_int_reg[11] ;
  wire [11:0]\dac_data_out_int_reg[11]_0 ;
  wire [11:0]dac_data_q0;
  wire [11:0]\dac_pn_data_reg[11] ;
  wire dac_rst;
  wire dac_valid_sel;
  wire [1:0]data2;
  wire p_7_in_6;
  wire s_axi_aclk;
  wire [3:0]up_dac_data_sel;
  wire \up_dac_data_sel_m[0]_i_1__0_n_0 ;
  wire \up_dac_data_sel_m[1]_i_1__0_n_0 ;
  wire \up_dac_data_sel_m[2]_i_1__0_n_0 ;
  wire \up_dac_data_sel_m[3]_i_1__0_n_0 ;
  wire \up_dac_data_sel_m_reg_n_0_[0] ;
  wire \up_dac_data_sel_m_reg_n_0_[1] ;
  wire [0:0]\up_dac_data_sel_reg[3]_0 ;
  wire [1:0]up_dac_iq_mode_0;
  wire \up_dac_iq_mode_reg[0]_0 ;
  wire \up_dac_iq_mode_reg[1]_0 ;
  wire up_dac_lb_enb_reg_0;
  wire up_dac_lb_enb_reg_1;
  wire \up_dac_pat_data_1_reg[0]_0 ;
  wire [25:0]\up_dac_pat_data_1_reg[15]_0 ;
  wire \up_dac_pat_data_1_reg[1]_0 ;
  wire [0:0]\up_dac_pat_data_2_reg[15]_0 ;
  wire [31:0]\up_dac_pat_data_2_reg[15]_1 ;
  wire [5:0]\up_dac_pat_data_2_reg[3]_0 ;
  wire up_dac_pn_enb_reg_0;
  wire up_dac_pn_enb_reg_1;
  wire [0:0]up_rack_s;
  wire \up_rdata_int_reg[0]_0 ;
  wire \up_rdata_int_reg[1]_0 ;
  wire \up_rdata_int_reg[1]_1 ;
  wire [1:0]\up_rdata_int_reg[1]_2 ;
  wire [31:0]\up_rdata_int_reg[31]_0 ;
  wire [31:0]\up_rdata_int_reg[31]_1 ;
  wire up_rreq_s_7;
  wire [0:0]up_wack_s;
  wire \up_xfer_count_reg[0] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_xfer_cntrl__parameterized1__xdcDup__2 i_xfer_cntrl
       (.D(D),
        .Q(Q),
        .SR(SR),
        .clk(clk),
        .\d_data_cntrl_int_reg[3]_0 (\d_data_cntrl_int_reg[3] ),
        .\dac_data_out_int_reg[11] (\dac_data_out_int_reg[11] ),
        .\dac_data_out_int_reg[11]_0 (\dac_data_out_int_reg[11]_0 ),
        .dac_data_q0(dac_data_q0),
        .\dac_pn_data_reg[11] (\dac_pn_data_reg[11] ),
        .dac_rst(dac_rst),
        .dac_valid_sel(dac_valid_sel),
        .s_axi_aclk(s_axi_aclk),
        .\up_xfer_count_reg[0]_0 (\up_xfer_count_reg[0] ),
        .\up_xfer_data_reg[35]_0 ({\up_dac_pat_data_1_reg[15]_0 ,\up_dac_data_sel_m_reg_n_0_[1] ,\up_dac_data_sel_m_reg_n_0_[0] }));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \up_dac_data_sel_m[0]_i_1__0 
       (.I0(up_dac_lb_enb_reg_0),
        .I1(up_dac_pn_enb_reg_0),
        .I2(up_dac_data_sel[0]),
        .O(\up_dac_data_sel_m[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'h82)) 
    \up_dac_data_sel_m[1]_i_1__0 
       (.I0(up_dac_data_sel[1]),
        .I1(up_dac_pn_enb_reg_0),
        .I2(up_dac_lb_enb_reg_0),
        .O(\up_dac_data_sel_m[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'h82)) 
    \up_dac_data_sel_m[2]_i_1__0 
       (.I0(up_dac_data_sel[2]),
        .I1(up_dac_pn_enb_reg_0),
        .I2(up_dac_lb_enb_reg_0),
        .O(\up_dac_data_sel_m[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hBE)) 
    \up_dac_data_sel_m[3]_i_1__0 
       (.I0(up_dac_data_sel[3]),
        .I1(up_dac_pn_enb_reg_0),
        .I2(up_dac_lb_enb_reg_0),
        .O(\up_dac_data_sel_m[3]_i_1__0_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_data_sel_m_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_xfer_count_reg[0] ),
        .D(\up_dac_data_sel_m[0]_i_1__0_n_0 ),
        .Q(\up_dac_data_sel_m_reg_n_0_[0] ));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_data_sel_m_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_xfer_count_reg[0] ),
        .D(\up_dac_data_sel_m[1]_i_1__0_n_0 ),
        .Q(\up_dac_data_sel_m_reg_n_0_[1] ));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_data_sel_m_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_xfer_count_reg[0] ),
        .D(\up_dac_data_sel_m[2]_i_1__0_n_0 ),
        .Q(\up_dac_pat_data_1_reg[15]_0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_data_sel_m_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_xfer_count_reg[0] ),
        .D(\up_dac_data_sel_m[3]_i_1__0_n_0 ),
        .Q(\up_dac_pat_data_1_reg[15]_0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_data_sel_reg[0] 
       (.C(s_axi_aclk),
        .CE(\up_dac_data_sel_reg[3]_0 ),
        .CLR(\up_xfer_count_reg[0] ),
        .D(\up_dac_pat_data_2_reg[15]_1 [0]),
        .Q(up_dac_data_sel[0]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_data_sel_reg[1] 
       (.C(s_axi_aclk),
        .CE(\up_dac_data_sel_reg[3]_0 ),
        .CLR(\up_xfer_count_reg[0] ),
        .D(\up_dac_pat_data_2_reg[15]_1 [1]),
        .Q(up_dac_data_sel[1]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_data_sel_reg[2] 
       (.C(s_axi_aclk),
        .CE(\up_dac_data_sel_reg[3]_0 ),
        .CLR(\up_xfer_count_reg[0] ),
        .D(\up_dac_pat_data_2_reg[15]_1 [2]),
        .Q(up_dac_data_sel[2]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_data_sel_reg[3] 
       (.C(s_axi_aclk),
        .CE(\up_dac_data_sel_reg[3]_0 ),
        .CLR(\up_xfer_count_reg[0] ),
        .D(\up_dac_pat_data_2_reg[15]_1 [3]),
        .Q(up_dac_data_sel[3]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_iq_mode_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_xfer_count_reg[0] ),
        .D(\up_dac_iq_mode_reg[0]_0 ),
        .Q(up_dac_iq_mode_0[0]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_iq_mode_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_xfer_count_reg[0] ),
        .D(\up_dac_iq_mode_reg[1]_0 ),
        .Q(up_dac_iq_mode_0[1]));
  FDCE #(
    .INIT(1'b0)) 
    up_dac_lb_enb_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_xfer_count_reg[0] ),
        .D(up_dac_lb_enb_reg_1),
        .Q(up_dac_lb_enb_reg_0));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_pat_data_1_reg[0] 
       (.C(s_axi_aclk),
        .CE(\up_dac_pat_data_2_reg[15]_0 ),
        .CLR(\up_xfer_count_reg[0] ),
        .D(\up_dac_pat_data_2_reg[15]_1 [0]),
        .Q(data2[0]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_pat_data_1_reg[10] 
       (.C(s_axi_aclk),
        .CE(\up_dac_pat_data_2_reg[15]_0 ),
        .CLR(\up_xfer_count_reg[0] ),
        .D(\up_dac_pat_data_2_reg[15]_1 [10]),
        .Q(\up_dac_pat_data_1_reg[15]_0 [20]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_pat_data_1_reg[11] 
       (.C(s_axi_aclk),
        .CE(\up_dac_pat_data_2_reg[15]_0 ),
        .CLR(\up_xfer_count_reg[0] ),
        .D(\up_dac_pat_data_2_reg[15]_1 [11]),
        .Q(\up_dac_pat_data_1_reg[15]_0 [21]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_pat_data_1_reg[12] 
       (.C(s_axi_aclk),
        .CE(\up_dac_pat_data_2_reg[15]_0 ),
        .CLR(\up_xfer_count_reg[0] ),
        .D(\up_dac_pat_data_2_reg[15]_1 [12]),
        .Q(\up_dac_pat_data_1_reg[15]_0 [22]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_pat_data_1_reg[13] 
       (.C(s_axi_aclk),
        .CE(\up_dac_pat_data_2_reg[15]_0 ),
        .CLR(\up_xfer_count_reg[0] ),
        .D(\up_dac_pat_data_2_reg[15]_1 [13]),
        .Q(\up_dac_pat_data_1_reg[15]_0 [23]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_pat_data_1_reg[14] 
       (.C(s_axi_aclk),
        .CE(\up_dac_pat_data_2_reg[15]_0 ),
        .CLR(\up_xfer_count_reg[0] ),
        .D(\up_dac_pat_data_2_reg[15]_1 [14]),
        .Q(\up_dac_pat_data_1_reg[15]_0 [24]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_pat_data_1_reg[15] 
       (.C(s_axi_aclk),
        .CE(\up_dac_pat_data_2_reg[15]_0 ),
        .CLR(\up_xfer_count_reg[0] ),
        .D(\up_dac_pat_data_2_reg[15]_1 [15]),
        .Q(\up_dac_pat_data_1_reg[15]_0 [25]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_pat_data_1_reg[1] 
       (.C(s_axi_aclk),
        .CE(\up_dac_pat_data_2_reg[15]_0 ),
        .CLR(\up_xfer_count_reg[0] ),
        .D(\up_dac_pat_data_2_reg[15]_1 [1]),
        .Q(data2[1]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_pat_data_1_reg[2] 
       (.C(s_axi_aclk),
        .CE(\up_dac_pat_data_2_reg[15]_0 ),
        .CLR(\up_xfer_count_reg[0] ),
        .D(\up_dac_pat_data_2_reg[15]_1 [2]),
        .Q(\up_dac_pat_data_2_reg[3]_0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_pat_data_1_reg[3] 
       (.C(s_axi_aclk),
        .CE(\up_dac_pat_data_2_reg[15]_0 ),
        .CLR(\up_xfer_count_reg[0] ),
        .D(\up_dac_pat_data_2_reg[15]_1 [3]),
        .Q(\up_dac_pat_data_2_reg[3]_0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_pat_data_1_reg[4] 
       (.C(s_axi_aclk),
        .CE(\up_dac_pat_data_2_reg[15]_0 ),
        .CLR(\up_xfer_count_reg[0] ),
        .D(\up_dac_pat_data_2_reg[15]_1 [4]),
        .Q(\up_dac_pat_data_1_reg[15]_0 [14]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_pat_data_1_reg[5] 
       (.C(s_axi_aclk),
        .CE(\up_dac_pat_data_2_reg[15]_0 ),
        .CLR(\up_xfer_count_reg[0] ),
        .D(\up_dac_pat_data_2_reg[15]_1 [5]),
        .Q(\up_dac_pat_data_1_reg[15]_0 [15]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_pat_data_1_reg[6] 
       (.C(s_axi_aclk),
        .CE(\up_dac_pat_data_2_reg[15]_0 ),
        .CLR(\up_xfer_count_reg[0] ),
        .D(\up_dac_pat_data_2_reg[15]_1 [6]),
        .Q(\up_dac_pat_data_1_reg[15]_0 [16]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_pat_data_1_reg[7] 
       (.C(s_axi_aclk),
        .CE(\up_dac_pat_data_2_reg[15]_0 ),
        .CLR(\up_xfer_count_reg[0] ),
        .D(\up_dac_pat_data_2_reg[15]_1 [7]),
        .Q(\up_dac_pat_data_1_reg[15]_0 [17]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_pat_data_1_reg[8] 
       (.C(s_axi_aclk),
        .CE(\up_dac_pat_data_2_reg[15]_0 ),
        .CLR(\up_xfer_count_reg[0] ),
        .D(\up_dac_pat_data_2_reg[15]_1 [8]),
        .Q(\up_dac_pat_data_1_reg[15]_0 [18]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_pat_data_1_reg[9] 
       (.C(s_axi_aclk),
        .CE(\up_dac_pat_data_2_reg[15]_0 ),
        .CLR(\up_xfer_count_reg[0] ),
        .D(\up_dac_pat_data_2_reg[15]_1 [9]),
        .Q(\up_dac_pat_data_1_reg[15]_0 [19]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_pat_data_2_reg[0] 
       (.C(s_axi_aclk),
        .CE(\up_dac_pat_data_2_reg[15]_0 ),
        .CLR(\up_xfer_count_reg[0] ),
        .D(\up_dac_pat_data_2_reg[15]_1 [16]),
        .Q(\up_dac_pat_data_2_reg[3]_0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_pat_data_2_reg[10] 
       (.C(s_axi_aclk),
        .CE(\up_dac_pat_data_2_reg[15]_0 ),
        .CLR(\up_xfer_count_reg[0] ),
        .D(\up_dac_pat_data_2_reg[15]_1 [26]),
        .Q(\up_dac_pat_data_1_reg[15]_0 [8]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_pat_data_2_reg[11] 
       (.C(s_axi_aclk),
        .CE(\up_dac_pat_data_2_reg[15]_0 ),
        .CLR(\up_xfer_count_reg[0] ),
        .D(\up_dac_pat_data_2_reg[15]_1 [27]),
        .Q(\up_dac_pat_data_1_reg[15]_0 [9]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_pat_data_2_reg[12] 
       (.C(s_axi_aclk),
        .CE(\up_dac_pat_data_2_reg[15]_0 ),
        .CLR(\up_xfer_count_reg[0] ),
        .D(\up_dac_pat_data_2_reg[15]_1 [28]),
        .Q(\up_dac_pat_data_1_reg[15]_0 [10]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_pat_data_2_reg[13] 
       (.C(s_axi_aclk),
        .CE(\up_dac_pat_data_2_reg[15]_0 ),
        .CLR(\up_xfer_count_reg[0] ),
        .D(\up_dac_pat_data_2_reg[15]_1 [29]),
        .Q(\up_dac_pat_data_1_reg[15]_0 [11]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_pat_data_2_reg[14] 
       (.C(s_axi_aclk),
        .CE(\up_dac_pat_data_2_reg[15]_0 ),
        .CLR(\up_xfer_count_reg[0] ),
        .D(\up_dac_pat_data_2_reg[15]_1 [30]),
        .Q(\up_dac_pat_data_1_reg[15]_0 [12]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_pat_data_2_reg[15] 
       (.C(s_axi_aclk),
        .CE(\up_dac_pat_data_2_reg[15]_0 ),
        .CLR(\up_xfer_count_reg[0] ),
        .D(\up_dac_pat_data_2_reg[15]_1 [31]),
        .Q(\up_dac_pat_data_1_reg[15]_0 [13]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_pat_data_2_reg[1] 
       (.C(s_axi_aclk),
        .CE(\up_dac_pat_data_2_reg[15]_0 ),
        .CLR(\up_xfer_count_reg[0] ),
        .D(\up_dac_pat_data_2_reg[15]_1 [17]),
        .Q(\up_dac_pat_data_2_reg[3]_0 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_pat_data_2_reg[2] 
       (.C(s_axi_aclk),
        .CE(\up_dac_pat_data_2_reg[15]_0 ),
        .CLR(\up_xfer_count_reg[0] ),
        .D(\up_dac_pat_data_2_reg[15]_1 [18]),
        .Q(\up_dac_pat_data_2_reg[3]_0 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_pat_data_2_reg[3] 
       (.C(s_axi_aclk),
        .CE(\up_dac_pat_data_2_reg[15]_0 ),
        .CLR(\up_xfer_count_reg[0] ),
        .D(\up_dac_pat_data_2_reg[15]_1 [19]),
        .Q(\up_dac_pat_data_2_reg[3]_0 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_pat_data_2_reg[4] 
       (.C(s_axi_aclk),
        .CE(\up_dac_pat_data_2_reg[15]_0 ),
        .CLR(\up_xfer_count_reg[0] ),
        .D(\up_dac_pat_data_2_reg[15]_1 [20]),
        .Q(\up_dac_pat_data_1_reg[15]_0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_pat_data_2_reg[5] 
       (.C(s_axi_aclk),
        .CE(\up_dac_pat_data_2_reg[15]_0 ),
        .CLR(\up_xfer_count_reg[0] ),
        .D(\up_dac_pat_data_2_reg[15]_1 [21]),
        .Q(\up_dac_pat_data_1_reg[15]_0 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_pat_data_2_reg[6] 
       (.C(s_axi_aclk),
        .CE(\up_dac_pat_data_2_reg[15]_0 ),
        .CLR(\up_xfer_count_reg[0] ),
        .D(\up_dac_pat_data_2_reg[15]_1 [22]),
        .Q(\up_dac_pat_data_1_reg[15]_0 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_pat_data_2_reg[7] 
       (.C(s_axi_aclk),
        .CE(\up_dac_pat_data_2_reg[15]_0 ),
        .CLR(\up_xfer_count_reg[0] ),
        .D(\up_dac_pat_data_2_reg[15]_1 [23]),
        .Q(\up_dac_pat_data_1_reg[15]_0 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_pat_data_2_reg[8] 
       (.C(s_axi_aclk),
        .CE(\up_dac_pat_data_2_reg[15]_0 ),
        .CLR(\up_xfer_count_reg[0] ),
        .D(\up_dac_pat_data_2_reg[15]_1 [24]),
        .Q(\up_dac_pat_data_1_reg[15]_0 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_pat_data_2_reg[9] 
       (.C(s_axi_aclk),
        .CE(\up_dac_pat_data_2_reg[15]_0 ),
        .CLR(\up_xfer_count_reg[0] ),
        .D(\up_dac_pat_data_2_reg[15]_1 [25]),
        .Q(\up_dac_pat_data_1_reg[15]_0 [7]));
  FDCE #(
    .INIT(1'b0)) 
    up_dac_pn_enb_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_xfer_count_reg[0] ),
        .D(up_dac_pn_enb_reg_1),
        .Q(up_dac_pn_enb_reg_0));
  FDCE #(
    .INIT(1'b0)) 
    up_rack_int_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_xfer_count_reg[0] ),
        .D(up_rreq_s_7),
        .Q(up_rack_s));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \up_rdata_int[0]_i_2__2 
       (.I0(data2[0]),
        .I1(\up_rdata_int_reg[1]_2 [0]),
        .I2(up_dac_pn_enb_reg_0),
        .I3(\up_rdata_int_reg[0]_0 ),
        .I4(\up_dac_data_sel_m_reg_n_0_[0] ),
        .I5(\up_rdata_int_reg[1]_2 [1]),
        .O(\up_dac_pat_data_1_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \up_rdata_int[1]_i_2__4 
       (.I0(data2[1]),
        .I1(\up_rdata_int_reg[1]_0 ),
        .I2(up_dac_lb_enb_reg_0),
        .I3(\up_rdata_int_reg[1]_1 ),
        .I4(\up_dac_data_sel_m_reg_n_0_[1] ),
        .I5(\up_rdata_int_reg[1]_2 [1]),
        .O(\up_dac_pat_data_1_reg[1]_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_xfer_count_reg[0] ),
        .D(\up_rdata_int_reg[31]_1 [0]),
        .Q(\up_rdata_int_reg[31]_0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[10] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_xfer_count_reg[0] ),
        .D(\up_rdata_int_reg[31]_1 [10]),
        .Q(\up_rdata_int_reg[31]_0 [10]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[11] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_xfer_count_reg[0] ),
        .D(\up_rdata_int_reg[31]_1 [11]),
        .Q(\up_rdata_int_reg[31]_0 [11]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[12] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_xfer_count_reg[0] ),
        .D(\up_rdata_int_reg[31]_1 [12]),
        .Q(\up_rdata_int_reg[31]_0 [12]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[13] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_xfer_count_reg[0] ),
        .D(\up_rdata_int_reg[31]_1 [13]),
        .Q(\up_rdata_int_reg[31]_0 [13]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[14] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_xfer_count_reg[0] ),
        .D(\up_rdata_int_reg[31]_1 [14]),
        .Q(\up_rdata_int_reg[31]_0 [14]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[15] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_xfer_count_reg[0] ),
        .D(\up_rdata_int_reg[31]_1 [15]),
        .Q(\up_rdata_int_reg[31]_0 [15]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[16] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_xfer_count_reg[0] ),
        .D(\up_rdata_int_reg[31]_1 [16]),
        .Q(\up_rdata_int_reg[31]_0 [16]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[17] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_xfer_count_reg[0] ),
        .D(\up_rdata_int_reg[31]_1 [17]),
        .Q(\up_rdata_int_reg[31]_0 [17]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[18] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_xfer_count_reg[0] ),
        .D(\up_rdata_int_reg[31]_1 [18]),
        .Q(\up_rdata_int_reg[31]_0 [18]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[19] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_xfer_count_reg[0] ),
        .D(\up_rdata_int_reg[31]_1 [19]),
        .Q(\up_rdata_int_reg[31]_0 [19]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_xfer_count_reg[0] ),
        .D(\up_rdata_int_reg[31]_1 [1]),
        .Q(\up_rdata_int_reg[31]_0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[20] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_xfer_count_reg[0] ),
        .D(\up_rdata_int_reg[31]_1 [20]),
        .Q(\up_rdata_int_reg[31]_0 [20]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[21] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_xfer_count_reg[0] ),
        .D(\up_rdata_int_reg[31]_1 [21]),
        .Q(\up_rdata_int_reg[31]_0 [21]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[22] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_xfer_count_reg[0] ),
        .D(\up_rdata_int_reg[31]_1 [22]),
        .Q(\up_rdata_int_reg[31]_0 [22]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[23] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_xfer_count_reg[0] ),
        .D(\up_rdata_int_reg[31]_1 [23]),
        .Q(\up_rdata_int_reg[31]_0 [23]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[24] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_xfer_count_reg[0] ),
        .D(\up_rdata_int_reg[31]_1 [24]),
        .Q(\up_rdata_int_reg[31]_0 [24]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[25] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_xfer_count_reg[0] ),
        .D(\up_rdata_int_reg[31]_1 [25]),
        .Q(\up_rdata_int_reg[31]_0 [25]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[26] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_xfer_count_reg[0] ),
        .D(\up_rdata_int_reg[31]_1 [26]),
        .Q(\up_rdata_int_reg[31]_0 [26]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[27] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_xfer_count_reg[0] ),
        .D(\up_rdata_int_reg[31]_1 [27]),
        .Q(\up_rdata_int_reg[31]_0 [27]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[28] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_xfer_count_reg[0] ),
        .D(\up_rdata_int_reg[31]_1 [28]),
        .Q(\up_rdata_int_reg[31]_0 [28]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[29] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_xfer_count_reg[0] ),
        .D(\up_rdata_int_reg[31]_1 [29]),
        .Q(\up_rdata_int_reg[31]_0 [29]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_xfer_count_reg[0] ),
        .D(\up_rdata_int_reg[31]_1 [2]),
        .Q(\up_rdata_int_reg[31]_0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[30] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_xfer_count_reg[0] ),
        .D(\up_rdata_int_reg[31]_1 [30]),
        .Q(\up_rdata_int_reg[31]_0 [30]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[31] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_xfer_count_reg[0] ),
        .D(\up_rdata_int_reg[31]_1 [31]),
        .Q(\up_rdata_int_reg[31]_0 [31]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_xfer_count_reg[0] ),
        .D(\up_rdata_int_reg[31]_1 [3]),
        .Q(\up_rdata_int_reg[31]_0 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_xfer_count_reg[0] ),
        .D(\up_rdata_int_reg[31]_1 [4]),
        .Q(\up_rdata_int_reg[31]_0 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_xfer_count_reg[0] ),
        .D(\up_rdata_int_reg[31]_1 [5]),
        .Q(\up_rdata_int_reg[31]_0 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_xfer_count_reg[0] ),
        .D(\up_rdata_int_reg[31]_1 [6]),
        .Q(\up_rdata_int_reg[31]_0 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[7] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_xfer_count_reg[0] ),
        .D(\up_rdata_int_reg[31]_1 [7]),
        .Q(\up_rdata_int_reg[31]_0 [7]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[8] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_xfer_count_reg[0] ),
        .D(\up_rdata_int_reg[31]_1 [8]),
        .Q(\up_rdata_int_reg[31]_0 [8]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[9] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_xfer_count_reg[0] ),
        .D(\up_rdata_int_reg[31]_1 [9]),
        .Q(\up_rdata_int_reg[31]_0 [9]));
  FDCE #(
    .INIT(1'b0)) 
    up_wack_int_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_xfer_count_reg[0] ),
        .D(p_7_in_6),
        .Q(up_wack_s));
endmodule

(* ORIG_REF_NAME = "up_dac_channel" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_dac_channel__parameterized1
   (up_dac_iq_mode_1,
    up_wack_s,
    up_rack_s,
    up_dac_pn_enb_reg_0,
    up_dac_lb_enb_reg_0,
    \up_dac_pat_data_1_reg[1]_0 ,
    \up_dac_pat_data_1_reg[0]_0 ,
    D,
    \up_dac_pat_data_1_reg[15]_0 ,
    \up_dac_pat_data_2_reg[3]_0 ,
    \up_rdata_int_reg[31]_0 ,
    \dac_pn_data_reg[11] ,
    \d_data_cntrl_int_reg[3] ,
    SR,
    \up_dac_iq_mode_reg[1]_0 ,
    s_axi_aclk,
    \up_xfer_count_reg[5] ,
    \up_dac_iq_mode_reg[0]_0 ,
    clk,
    dac_rst,
    p_7_in_8,
    up_rreq_s_9,
    up_dac_pn_enb_reg_1,
    up_dac_lb_enb_reg_1,
    \up_rdata_int_reg[1]_0 ,
    \up_rdata_int_reg[1]_1 ,
    \up_rdata_int_reg[1]_2 ,
    \up_rdata_int_reg[0]_0 ,
    dac_valid_sel,
    \up_dac_pat_data_2_reg[15]_0 ,
    \up_dac_pat_data_2_reg[15]_1 ,
    \up_dac_data_sel_reg[3]_0 ,
    \up_rdata_int_reg[31]_1 ,
    Q,
    \dac_data_out_int_reg[11] ,
    dac_data_i1,
    \dac_data_out_int_reg[11]_0 );
  output [1:0]up_dac_iq_mode_1;
  output [0:0]up_wack_s;
  output [0:0]up_rack_s;
  output up_dac_pn_enb_reg_0;
  output up_dac_lb_enb_reg_0;
  output \up_dac_pat_data_1_reg[1]_0 ;
  output \up_dac_pat_data_1_reg[0]_0 ;
  output [11:0]D;
  output [25:0]\up_dac_pat_data_1_reg[15]_0 ;
  output [5:0]\up_dac_pat_data_2_reg[3]_0 ;
  output [31:0]\up_rdata_int_reg[31]_0 ;
  output [11:0]\dac_pn_data_reg[11] ;
  output \d_data_cntrl_int_reg[3] ;
  output [0:0]SR;
  input \up_dac_iq_mode_reg[1]_0 ;
  input s_axi_aclk;
  input \up_xfer_count_reg[5] ;
  input \up_dac_iq_mode_reg[0]_0 ;
  input clk;
  input dac_rst;
  input p_7_in_8;
  input up_rreq_s_9;
  input up_dac_pn_enb_reg_1;
  input up_dac_lb_enb_reg_1;
  input \up_rdata_int_reg[1]_0 ;
  input \up_rdata_int_reg[1]_1 ;
  input [1:0]\up_rdata_int_reg[1]_2 ;
  input \up_rdata_int_reg[0]_0 ;
  input dac_valid_sel;
  input [0:0]\up_dac_pat_data_2_reg[15]_0 ;
  input [31:0]\up_dac_pat_data_2_reg[15]_1 ;
  input [0:0]\up_dac_data_sel_reg[3]_0 ;
  input [31:0]\up_rdata_int_reg[31]_1 ;
  input [11:0]Q;
  input [11:0]\dac_data_out_int_reg[11] ;
  input [11:0]dac_data_i1;
  input [11:0]\dac_data_out_int_reg[11]_0 ;

  wire [11:0]D;
  wire [11:0]Q;
  wire [0:0]SR;
  wire clk;
  wire \d_data_cntrl_int_reg[3] ;
  wire [11:0]dac_data_i1;
  wire [11:0]\dac_data_out_int_reg[11] ;
  wire [11:0]\dac_data_out_int_reg[11]_0 ;
  wire [11:0]\dac_pn_data_reg[11] ;
  wire dac_rst;
  wire dac_valid_sel;
  wire [1:0]data2;
  wire p_7_in_8;
  wire s_axi_aclk;
  wire [3:0]up_dac_data_sel;
  wire \up_dac_data_sel_m[0]_i_1__1_n_0 ;
  wire \up_dac_data_sel_m[1]_i_1__1_n_0 ;
  wire \up_dac_data_sel_m[2]_i_1__1_n_0 ;
  wire \up_dac_data_sel_m[3]_i_1__1_n_0 ;
  wire \up_dac_data_sel_m_reg_n_0_[0] ;
  wire \up_dac_data_sel_m_reg_n_0_[1] ;
  wire [0:0]\up_dac_data_sel_reg[3]_0 ;
  wire [1:0]up_dac_iq_mode_1;
  wire \up_dac_iq_mode_reg[0]_0 ;
  wire \up_dac_iq_mode_reg[1]_0 ;
  wire up_dac_lb_enb_reg_0;
  wire up_dac_lb_enb_reg_1;
  wire \up_dac_pat_data_1_reg[0]_0 ;
  wire [25:0]\up_dac_pat_data_1_reg[15]_0 ;
  wire \up_dac_pat_data_1_reg[1]_0 ;
  wire [0:0]\up_dac_pat_data_2_reg[15]_0 ;
  wire [31:0]\up_dac_pat_data_2_reg[15]_1 ;
  wire [5:0]\up_dac_pat_data_2_reg[3]_0 ;
  wire up_dac_pn_enb_reg_0;
  wire up_dac_pn_enb_reg_1;
  wire [0:0]up_rack_s;
  wire \up_rdata_int_reg[0]_0 ;
  wire \up_rdata_int_reg[1]_0 ;
  wire \up_rdata_int_reg[1]_1 ;
  wire [1:0]\up_rdata_int_reg[1]_2 ;
  wire [31:0]\up_rdata_int_reg[31]_0 ;
  wire [31:0]\up_rdata_int_reg[31]_1 ;
  wire up_rreq_s_9;
  wire [0:0]up_wack_s;
  wire \up_xfer_count_reg[5] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_xfer_cntrl__parameterized1__xdcDup__3 i_xfer_cntrl
       (.D(D),
        .Q(Q),
        .SR(SR),
        .clk(clk),
        .\d_data_cntrl_int_reg[3]_0 (\d_data_cntrl_int_reg[3] ),
        .dac_data_i1(dac_data_i1),
        .\dac_data_out_int_reg[11] (\dac_data_out_int_reg[11] ),
        .\dac_data_out_int_reg[11]_0 (\dac_data_out_int_reg[11]_0 ),
        .\dac_pn_data_reg[11] (\dac_pn_data_reg[11] ),
        .dac_rst(dac_rst),
        .dac_valid_sel(dac_valid_sel),
        .s_axi_aclk(s_axi_aclk),
        .\up_xfer_count_reg[5]_0 (\up_xfer_count_reg[5] ),
        .\up_xfer_data_reg[35]_0 ({\up_dac_pat_data_1_reg[15]_0 ,\up_dac_data_sel_m_reg_n_0_[1] ,\up_dac_data_sel_m_reg_n_0_[0] }));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \up_dac_data_sel_m[0]_i_1__1 
       (.I0(up_dac_lb_enb_reg_0),
        .I1(up_dac_pn_enb_reg_0),
        .I2(up_dac_data_sel[0]),
        .O(\up_dac_data_sel_m[0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'h82)) 
    \up_dac_data_sel_m[1]_i_1__1 
       (.I0(up_dac_data_sel[1]),
        .I1(up_dac_pn_enb_reg_0),
        .I2(up_dac_lb_enb_reg_0),
        .O(\up_dac_data_sel_m[1]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'h82)) 
    \up_dac_data_sel_m[2]_i_1__1 
       (.I0(up_dac_data_sel[2]),
        .I1(up_dac_pn_enb_reg_0),
        .I2(up_dac_lb_enb_reg_0),
        .O(\up_dac_data_sel_m[2]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT3 #(
    .INIT(8'hBE)) 
    \up_dac_data_sel_m[3]_i_1__1 
       (.I0(up_dac_data_sel[3]),
        .I1(up_dac_pn_enb_reg_0),
        .I2(up_dac_lb_enb_reg_0),
        .O(\up_dac_data_sel_m[3]_i_1__1_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_data_sel_m_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_xfer_count_reg[5] ),
        .D(\up_dac_data_sel_m[0]_i_1__1_n_0 ),
        .Q(\up_dac_data_sel_m_reg_n_0_[0] ));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_data_sel_m_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_xfer_count_reg[5] ),
        .D(\up_dac_data_sel_m[1]_i_1__1_n_0 ),
        .Q(\up_dac_data_sel_m_reg_n_0_[1] ));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_data_sel_m_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_xfer_count_reg[5] ),
        .D(\up_dac_data_sel_m[2]_i_1__1_n_0 ),
        .Q(\up_dac_pat_data_1_reg[15]_0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_data_sel_m_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_xfer_count_reg[5] ),
        .D(\up_dac_data_sel_m[3]_i_1__1_n_0 ),
        .Q(\up_dac_pat_data_1_reg[15]_0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_data_sel_reg[0] 
       (.C(s_axi_aclk),
        .CE(\up_dac_data_sel_reg[3]_0 ),
        .CLR(\up_xfer_count_reg[5] ),
        .D(\up_dac_pat_data_2_reg[15]_1 [0]),
        .Q(up_dac_data_sel[0]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_data_sel_reg[1] 
       (.C(s_axi_aclk),
        .CE(\up_dac_data_sel_reg[3]_0 ),
        .CLR(\up_xfer_count_reg[5] ),
        .D(\up_dac_pat_data_2_reg[15]_1 [1]),
        .Q(up_dac_data_sel[1]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_data_sel_reg[2] 
       (.C(s_axi_aclk),
        .CE(\up_dac_data_sel_reg[3]_0 ),
        .CLR(\up_xfer_count_reg[5] ),
        .D(\up_dac_pat_data_2_reg[15]_1 [2]),
        .Q(up_dac_data_sel[2]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_data_sel_reg[3] 
       (.C(s_axi_aclk),
        .CE(\up_dac_data_sel_reg[3]_0 ),
        .CLR(\up_xfer_count_reg[5] ),
        .D(\up_dac_pat_data_2_reg[15]_1 [3]),
        .Q(up_dac_data_sel[3]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_iq_mode_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_xfer_count_reg[5] ),
        .D(\up_dac_iq_mode_reg[0]_0 ),
        .Q(up_dac_iq_mode_1[0]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_iq_mode_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_xfer_count_reg[5] ),
        .D(\up_dac_iq_mode_reg[1]_0 ),
        .Q(up_dac_iq_mode_1[1]));
  FDCE #(
    .INIT(1'b0)) 
    up_dac_lb_enb_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_xfer_count_reg[5] ),
        .D(up_dac_lb_enb_reg_1),
        .Q(up_dac_lb_enb_reg_0));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_pat_data_1_reg[0] 
       (.C(s_axi_aclk),
        .CE(\up_dac_pat_data_2_reg[15]_0 ),
        .CLR(\up_xfer_count_reg[5] ),
        .D(\up_dac_pat_data_2_reg[15]_1 [0]),
        .Q(data2[0]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_pat_data_1_reg[10] 
       (.C(s_axi_aclk),
        .CE(\up_dac_pat_data_2_reg[15]_0 ),
        .CLR(\up_xfer_count_reg[5] ),
        .D(\up_dac_pat_data_2_reg[15]_1 [10]),
        .Q(\up_dac_pat_data_1_reg[15]_0 [20]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_pat_data_1_reg[11] 
       (.C(s_axi_aclk),
        .CE(\up_dac_pat_data_2_reg[15]_0 ),
        .CLR(\up_xfer_count_reg[5] ),
        .D(\up_dac_pat_data_2_reg[15]_1 [11]),
        .Q(\up_dac_pat_data_1_reg[15]_0 [21]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_pat_data_1_reg[12] 
       (.C(s_axi_aclk),
        .CE(\up_dac_pat_data_2_reg[15]_0 ),
        .CLR(\up_xfer_count_reg[5] ),
        .D(\up_dac_pat_data_2_reg[15]_1 [12]),
        .Q(\up_dac_pat_data_1_reg[15]_0 [22]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_pat_data_1_reg[13] 
       (.C(s_axi_aclk),
        .CE(\up_dac_pat_data_2_reg[15]_0 ),
        .CLR(\up_xfer_count_reg[5] ),
        .D(\up_dac_pat_data_2_reg[15]_1 [13]),
        .Q(\up_dac_pat_data_1_reg[15]_0 [23]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_pat_data_1_reg[14] 
       (.C(s_axi_aclk),
        .CE(\up_dac_pat_data_2_reg[15]_0 ),
        .CLR(\up_xfer_count_reg[5] ),
        .D(\up_dac_pat_data_2_reg[15]_1 [14]),
        .Q(\up_dac_pat_data_1_reg[15]_0 [24]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_pat_data_1_reg[15] 
       (.C(s_axi_aclk),
        .CE(\up_dac_pat_data_2_reg[15]_0 ),
        .CLR(\up_xfer_count_reg[5] ),
        .D(\up_dac_pat_data_2_reg[15]_1 [15]),
        .Q(\up_dac_pat_data_1_reg[15]_0 [25]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_pat_data_1_reg[1] 
       (.C(s_axi_aclk),
        .CE(\up_dac_pat_data_2_reg[15]_0 ),
        .CLR(\up_xfer_count_reg[5] ),
        .D(\up_dac_pat_data_2_reg[15]_1 [1]),
        .Q(data2[1]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_pat_data_1_reg[2] 
       (.C(s_axi_aclk),
        .CE(\up_dac_pat_data_2_reg[15]_0 ),
        .CLR(\up_xfer_count_reg[5] ),
        .D(\up_dac_pat_data_2_reg[15]_1 [2]),
        .Q(\up_dac_pat_data_2_reg[3]_0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_pat_data_1_reg[3] 
       (.C(s_axi_aclk),
        .CE(\up_dac_pat_data_2_reg[15]_0 ),
        .CLR(\up_xfer_count_reg[5] ),
        .D(\up_dac_pat_data_2_reg[15]_1 [3]),
        .Q(\up_dac_pat_data_2_reg[3]_0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_pat_data_1_reg[4] 
       (.C(s_axi_aclk),
        .CE(\up_dac_pat_data_2_reg[15]_0 ),
        .CLR(\up_xfer_count_reg[5] ),
        .D(\up_dac_pat_data_2_reg[15]_1 [4]),
        .Q(\up_dac_pat_data_1_reg[15]_0 [14]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_pat_data_1_reg[5] 
       (.C(s_axi_aclk),
        .CE(\up_dac_pat_data_2_reg[15]_0 ),
        .CLR(\up_xfer_count_reg[5] ),
        .D(\up_dac_pat_data_2_reg[15]_1 [5]),
        .Q(\up_dac_pat_data_1_reg[15]_0 [15]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_pat_data_1_reg[6] 
       (.C(s_axi_aclk),
        .CE(\up_dac_pat_data_2_reg[15]_0 ),
        .CLR(\up_xfer_count_reg[5] ),
        .D(\up_dac_pat_data_2_reg[15]_1 [6]),
        .Q(\up_dac_pat_data_1_reg[15]_0 [16]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_pat_data_1_reg[7] 
       (.C(s_axi_aclk),
        .CE(\up_dac_pat_data_2_reg[15]_0 ),
        .CLR(\up_xfer_count_reg[5] ),
        .D(\up_dac_pat_data_2_reg[15]_1 [7]),
        .Q(\up_dac_pat_data_1_reg[15]_0 [17]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_pat_data_1_reg[8] 
       (.C(s_axi_aclk),
        .CE(\up_dac_pat_data_2_reg[15]_0 ),
        .CLR(\up_xfer_count_reg[5] ),
        .D(\up_dac_pat_data_2_reg[15]_1 [8]),
        .Q(\up_dac_pat_data_1_reg[15]_0 [18]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_pat_data_1_reg[9] 
       (.C(s_axi_aclk),
        .CE(\up_dac_pat_data_2_reg[15]_0 ),
        .CLR(\up_xfer_count_reg[5] ),
        .D(\up_dac_pat_data_2_reg[15]_1 [9]),
        .Q(\up_dac_pat_data_1_reg[15]_0 [19]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_pat_data_2_reg[0] 
       (.C(s_axi_aclk),
        .CE(\up_dac_pat_data_2_reg[15]_0 ),
        .CLR(\up_xfer_count_reg[5] ),
        .D(\up_dac_pat_data_2_reg[15]_1 [16]),
        .Q(\up_dac_pat_data_2_reg[3]_0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_pat_data_2_reg[10] 
       (.C(s_axi_aclk),
        .CE(\up_dac_pat_data_2_reg[15]_0 ),
        .CLR(\up_xfer_count_reg[5] ),
        .D(\up_dac_pat_data_2_reg[15]_1 [26]),
        .Q(\up_dac_pat_data_1_reg[15]_0 [8]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_pat_data_2_reg[11] 
       (.C(s_axi_aclk),
        .CE(\up_dac_pat_data_2_reg[15]_0 ),
        .CLR(\up_xfer_count_reg[5] ),
        .D(\up_dac_pat_data_2_reg[15]_1 [27]),
        .Q(\up_dac_pat_data_1_reg[15]_0 [9]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_pat_data_2_reg[12] 
       (.C(s_axi_aclk),
        .CE(\up_dac_pat_data_2_reg[15]_0 ),
        .CLR(\up_xfer_count_reg[5] ),
        .D(\up_dac_pat_data_2_reg[15]_1 [28]),
        .Q(\up_dac_pat_data_1_reg[15]_0 [10]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_pat_data_2_reg[13] 
       (.C(s_axi_aclk),
        .CE(\up_dac_pat_data_2_reg[15]_0 ),
        .CLR(\up_xfer_count_reg[5] ),
        .D(\up_dac_pat_data_2_reg[15]_1 [29]),
        .Q(\up_dac_pat_data_1_reg[15]_0 [11]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_pat_data_2_reg[14] 
       (.C(s_axi_aclk),
        .CE(\up_dac_pat_data_2_reg[15]_0 ),
        .CLR(\up_xfer_count_reg[5] ),
        .D(\up_dac_pat_data_2_reg[15]_1 [30]),
        .Q(\up_dac_pat_data_1_reg[15]_0 [12]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_pat_data_2_reg[15] 
       (.C(s_axi_aclk),
        .CE(\up_dac_pat_data_2_reg[15]_0 ),
        .CLR(\up_xfer_count_reg[5] ),
        .D(\up_dac_pat_data_2_reg[15]_1 [31]),
        .Q(\up_dac_pat_data_1_reg[15]_0 [13]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_pat_data_2_reg[1] 
       (.C(s_axi_aclk),
        .CE(\up_dac_pat_data_2_reg[15]_0 ),
        .CLR(\up_xfer_count_reg[5] ),
        .D(\up_dac_pat_data_2_reg[15]_1 [17]),
        .Q(\up_dac_pat_data_2_reg[3]_0 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_pat_data_2_reg[2] 
       (.C(s_axi_aclk),
        .CE(\up_dac_pat_data_2_reg[15]_0 ),
        .CLR(\up_xfer_count_reg[5] ),
        .D(\up_dac_pat_data_2_reg[15]_1 [18]),
        .Q(\up_dac_pat_data_2_reg[3]_0 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_pat_data_2_reg[3] 
       (.C(s_axi_aclk),
        .CE(\up_dac_pat_data_2_reg[15]_0 ),
        .CLR(\up_xfer_count_reg[5] ),
        .D(\up_dac_pat_data_2_reg[15]_1 [19]),
        .Q(\up_dac_pat_data_2_reg[3]_0 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_pat_data_2_reg[4] 
       (.C(s_axi_aclk),
        .CE(\up_dac_pat_data_2_reg[15]_0 ),
        .CLR(\up_xfer_count_reg[5] ),
        .D(\up_dac_pat_data_2_reg[15]_1 [20]),
        .Q(\up_dac_pat_data_1_reg[15]_0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_pat_data_2_reg[5] 
       (.C(s_axi_aclk),
        .CE(\up_dac_pat_data_2_reg[15]_0 ),
        .CLR(\up_xfer_count_reg[5] ),
        .D(\up_dac_pat_data_2_reg[15]_1 [21]),
        .Q(\up_dac_pat_data_1_reg[15]_0 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_pat_data_2_reg[6] 
       (.C(s_axi_aclk),
        .CE(\up_dac_pat_data_2_reg[15]_0 ),
        .CLR(\up_xfer_count_reg[5] ),
        .D(\up_dac_pat_data_2_reg[15]_1 [22]),
        .Q(\up_dac_pat_data_1_reg[15]_0 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_pat_data_2_reg[7] 
       (.C(s_axi_aclk),
        .CE(\up_dac_pat_data_2_reg[15]_0 ),
        .CLR(\up_xfer_count_reg[5] ),
        .D(\up_dac_pat_data_2_reg[15]_1 [23]),
        .Q(\up_dac_pat_data_1_reg[15]_0 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_pat_data_2_reg[8] 
       (.C(s_axi_aclk),
        .CE(\up_dac_pat_data_2_reg[15]_0 ),
        .CLR(\up_xfer_count_reg[5] ),
        .D(\up_dac_pat_data_2_reg[15]_1 [24]),
        .Q(\up_dac_pat_data_1_reg[15]_0 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_pat_data_2_reg[9] 
       (.C(s_axi_aclk),
        .CE(\up_dac_pat_data_2_reg[15]_0 ),
        .CLR(\up_xfer_count_reg[5] ),
        .D(\up_dac_pat_data_2_reg[15]_1 [25]),
        .Q(\up_dac_pat_data_1_reg[15]_0 [7]));
  FDCE #(
    .INIT(1'b0)) 
    up_dac_pn_enb_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_xfer_count_reg[5] ),
        .D(up_dac_pn_enb_reg_1),
        .Q(up_dac_pn_enb_reg_0));
  FDCE #(
    .INIT(1'b0)) 
    up_rack_int_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_xfer_count_reg[5] ),
        .D(up_rreq_s_9),
        .Q(up_rack_s));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \up_rdata_int[0]_i_2__4 
       (.I0(data2[0]),
        .I1(\up_rdata_int_reg[1]_2 [0]),
        .I2(up_dac_pn_enb_reg_0),
        .I3(\up_rdata_int_reg[0]_0 ),
        .I4(\up_dac_data_sel_m_reg_n_0_[0] ),
        .I5(\up_rdata_int_reg[1]_2 [1]),
        .O(\up_dac_pat_data_1_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \up_rdata_int[1]_i_2__5 
       (.I0(data2[1]),
        .I1(\up_rdata_int_reg[1]_0 ),
        .I2(up_dac_lb_enb_reg_0),
        .I3(\up_rdata_int_reg[1]_1 ),
        .I4(\up_dac_data_sel_m_reg_n_0_[1] ),
        .I5(\up_rdata_int_reg[1]_2 [1]),
        .O(\up_dac_pat_data_1_reg[1]_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_xfer_count_reg[5] ),
        .D(\up_rdata_int_reg[31]_1 [0]),
        .Q(\up_rdata_int_reg[31]_0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[10] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_xfer_count_reg[5] ),
        .D(\up_rdata_int_reg[31]_1 [10]),
        .Q(\up_rdata_int_reg[31]_0 [10]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[11] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_xfer_count_reg[5] ),
        .D(\up_rdata_int_reg[31]_1 [11]),
        .Q(\up_rdata_int_reg[31]_0 [11]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[12] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_xfer_count_reg[5] ),
        .D(\up_rdata_int_reg[31]_1 [12]),
        .Q(\up_rdata_int_reg[31]_0 [12]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[13] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_xfer_count_reg[5] ),
        .D(\up_rdata_int_reg[31]_1 [13]),
        .Q(\up_rdata_int_reg[31]_0 [13]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[14] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_xfer_count_reg[5] ),
        .D(\up_rdata_int_reg[31]_1 [14]),
        .Q(\up_rdata_int_reg[31]_0 [14]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[15] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_xfer_count_reg[5] ),
        .D(\up_rdata_int_reg[31]_1 [15]),
        .Q(\up_rdata_int_reg[31]_0 [15]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[16] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_xfer_count_reg[5] ),
        .D(\up_rdata_int_reg[31]_1 [16]),
        .Q(\up_rdata_int_reg[31]_0 [16]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[17] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_xfer_count_reg[5] ),
        .D(\up_rdata_int_reg[31]_1 [17]),
        .Q(\up_rdata_int_reg[31]_0 [17]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[18] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_xfer_count_reg[5] ),
        .D(\up_rdata_int_reg[31]_1 [18]),
        .Q(\up_rdata_int_reg[31]_0 [18]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[19] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_xfer_count_reg[5] ),
        .D(\up_rdata_int_reg[31]_1 [19]),
        .Q(\up_rdata_int_reg[31]_0 [19]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_xfer_count_reg[5] ),
        .D(\up_rdata_int_reg[31]_1 [1]),
        .Q(\up_rdata_int_reg[31]_0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[20] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_xfer_count_reg[5] ),
        .D(\up_rdata_int_reg[31]_1 [20]),
        .Q(\up_rdata_int_reg[31]_0 [20]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[21] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_xfer_count_reg[5] ),
        .D(\up_rdata_int_reg[31]_1 [21]),
        .Q(\up_rdata_int_reg[31]_0 [21]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[22] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_xfer_count_reg[5] ),
        .D(\up_rdata_int_reg[31]_1 [22]),
        .Q(\up_rdata_int_reg[31]_0 [22]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[23] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_xfer_count_reg[5] ),
        .D(\up_rdata_int_reg[31]_1 [23]),
        .Q(\up_rdata_int_reg[31]_0 [23]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[24] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_xfer_count_reg[5] ),
        .D(\up_rdata_int_reg[31]_1 [24]),
        .Q(\up_rdata_int_reg[31]_0 [24]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[25] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_xfer_count_reg[5] ),
        .D(\up_rdata_int_reg[31]_1 [25]),
        .Q(\up_rdata_int_reg[31]_0 [25]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[26] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_xfer_count_reg[5] ),
        .D(\up_rdata_int_reg[31]_1 [26]),
        .Q(\up_rdata_int_reg[31]_0 [26]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[27] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_xfer_count_reg[5] ),
        .D(\up_rdata_int_reg[31]_1 [27]),
        .Q(\up_rdata_int_reg[31]_0 [27]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[28] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_xfer_count_reg[5] ),
        .D(\up_rdata_int_reg[31]_1 [28]),
        .Q(\up_rdata_int_reg[31]_0 [28]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[29] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_xfer_count_reg[5] ),
        .D(\up_rdata_int_reg[31]_1 [29]),
        .Q(\up_rdata_int_reg[31]_0 [29]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_xfer_count_reg[5] ),
        .D(\up_rdata_int_reg[31]_1 [2]),
        .Q(\up_rdata_int_reg[31]_0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[30] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_xfer_count_reg[5] ),
        .D(\up_rdata_int_reg[31]_1 [30]),
        .Q(\up_rdata_int_reg[31]_0 [30]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[31] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_xfer_count_reg[5] ),
        .D(\up_rdata_int_reg[31]_1 [31]),
        .Q(\up_rdata_int_reg[31]_0 [31]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_xfer_count_reg[5] ),
        .D(\up_rdata_int_reg[31]_1 [3]),
        .Q(\up_rdata_int_reg[31]_0 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_xfer_count_reg[5] ),
        .D(\up_rdata_int_reg[31]_1 [4]),
        .Q(\up_rdata_int_reg[31]_0 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_xfer_count_reg[5] ),
        .D(\up_rdata_int_reg[31]_1 [5]),
        .Q(\up_rdata_int_reg[31]_0 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_xfer_count_reg[5] ),
        .D(\up_rdata_int_reg[31]_1 [6]),
        .Q(\up_rdata_int_reg[31]_0 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[7] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_xfer_count_reg[5] ),
        .D(\up_rdata_int_reg[31]_1 [7]),
        .Q(\up_rdata_int_reg[31]_0 [7]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[8] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_xfer_count_reg[5] ),
        .D(\up_rdata_int_reg[31]_1 [8]),
        .Q(\up_rdata_int_reg[31]_0 [8]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[9] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_xfer_count_reg[5] ),
        .D(\up_rdata_int_reg[31]_1 [9]),
        .Q(\up_rdata_int_reg[31]_0 [9]));
  FDCE #(
    .INIT(1'b0)) 
    up_wack_int_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_xfer_count_reg[5] ),
        .D(p_7_in_8),
        .Q(up_wack_s));
endmodule

(* ORIG_REF_NAME = "up_dac_channel" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_dac_channel__parameterized2
   (up_dac_iq_mode_2,
    up_wack_s,
    up_rack_s,
    up_dac_pn_enb_reg_0,
    up_dac_lb_enb_reg_0,
    \up_dac_pat_data_1_reg[1]_0 ,
    \up_dac_pat_data_1_reg[0]_0 ,
    D,
    \up_dac_pat_data_1_reg[15]_0 ,
    \up_dac_pat_data_2_reg[3]_0 ,
    \up_rdata_int_reg[31]_0 ,
    \dac_pn_data_reg[11] ,
    \d_data_cntrl_int_reg[3] ,
    SR,
    \up_dac_iq_mode_reg[1]_0 ,
    s_axi_aclk,
    \up_xfer_count_reg[0] ,
    \up_dac_iq_mode_reg[0]_0 ,
    clk,
    dac_rst,
    p_7_in_10,
    up_rreq_s_11,
    up_dac_pn_enb_reg_1,
    up_dac_lb_enb_reg_1,
    \up_rdata_int_reg[1]_0 ,
    \up_rdata_int_reg[1]_1 ,
    \up_rdata_int_reg[1]_2 ,
    \up_rdata_int_reg[0]_0 ,
    dac_valid_sel,
    \up_dac_pat_data_2_reg[15]_0 ,
    \up_dac_pat_data_2_reg[15]_1 ,
    \up_dac_data_sel_reg[3]_0 ,
    \up_rdata_int_reg[31]_1 ,
    Q,
    \dac_data_out_int_reg[11] ,
    dac_data_q1,
    \dac_data_out_int_reg[11]_0 );
  output [1:0]up_dac_iq_mode_2;
  output [0:0]up_wack_s;
  output [0:0]up_rack_s;
  output up_dac_pn_enb_reg_0;
  output up_dac_lb_enb_reg_0;
  output \up_dac_pat_data_1_reg[1]_0 ;
  output \up_dac_pat_data_1_reg[0]_0 ;
  output [11:0]D;
  output [25:0]\up_dac_pat_data_1_reg[15]_0 ;
  output [5:0]\up_dac_pat_data_2_reg[3]_0 ;
  output [31:0]\up_rdata_int_reg[31]_0 ;
  output [11:0]\dac_pn_data_reg[11] ;
  output \d_data_cntrl_int_reg[3] ;
  output [0:0]SR;
  input \up_dac_iq_mode_reg[1]_0 ;
  input s_axi_aclk;
  input \up_xfer_count_reg[0] ;
  input \up_dac_iq_mode_reg[0]_0 ;
  input clk;
  input dac_rst;
  input p_7_in_10;
  input up_rreq_s_11;
  input up_dac_pn_enb_reg_1;
  input up_dac_lb_enb_reg_1;
  input \up_rdata_int_reg[1]_0 ;
  input \up_rdata_int_reg[1]_1 ;
  input [1:0]\up_rdata_int_reg[1]_2 ;
  input \up_rdata_int_reg[0]_0 ;
  input dac_valid_sel;
  input [0:0]\up_dac_pat_data_2_reg[15]_0 ;
  input [31:0]\up_dac_pat_data_2_reg[15]_1 ;
  input [0:0]\up_dac_data_sel_reg[3]_0 ;
  input [31:0]\up_rdata_int_reg[31]_1 ;
  input [11:0]Q;
  input [11:0]\dac_data_out_int_reg[11] ;
  input [11:0]dac_data_q1;
  input [11:0]\dac_data_out_int_reg[11]_0 ;

  wire [11:0]D;
  wire [11:0]Q;
  wire [0:0]SR;
  wire clk;
  wire \d_data_cntrl_int_reg[3] ;
  wire [11:0]\dac_data_out_int_reg[11] ;
  wire [11:0]\dac_data_out_int_reg[11]_0 ;
  wire [11:0]dac_data_q1;
  wire [11:0]\dac_pn_data_reg[11] ;
  wire dac_rst;
  wire dac_valid_sel;
  wire [1:0]data2;
  wire p_7_in_10;
  wire s_axi_aclk;
  wire [3:0]up_dac_data_sel;
  wire \up_dac_data_sel_m[0]_i_1__2_n_0 ;
  wire \up_dac_data_sel_m[1]_i_1__2_n_0 ;
  wire \up_dac_data_sel_m[2]_i_1__2_n_0 ;
  wire \up_dac_data_sel_m[3]_i_1__2_n_0 ;
  wire \up_dac_data_sel_m_reg_n_0_[0] ;
  wire \up_dac_data_sel_m_reg_n_0_[1] ;
  wire [0:0]\up_dac_data_sel_reg[3]_0 ;
  wire [1:0]up_dac_iq_mode_2;
  wire \up_dac_iq_mode_reg[0]_0 ;
  wire \up_dac_iq_mode_reg[1]_0 ;
  wire up_dac_lb_enb_reg_0;
  wire up_dac_lb_enb_reg_1;
  wire \up_dac_pat_data_1_reg[0]_0 ;
  wire [25:0]\up_dac_pat_data_1_reg[15]_0 ;
  wire \up_dac_pat_data_1_reg[1]_0 ;
  wire [0:0]\up_dac_pat_data_2_reg[15]_0 ;
  wire [31:0]\up_dac_pat_data_2_reg[15]_1 ;
  wire [5:0]\up_dac_pat_data_2_reg[3]_0 ;
  wire up_dac_pn_enb_reg_0;
  wire up_dac_pn_enb_reg_1;
  wire [0:0]up_rack_s;
  wire \up_rdata_int_reg[0]_0 ;
  wire \up_rdata_int_reg[1]_0 ;
  wire \up_rdata_int_reg[1]_1 ;
  wire [1:0]\up_rdata_int_reg[1]_2 ;
  wire [31:0]\up_rdata_int_reg[31]_0 ;
  wire [31:0]\up_rdata_int_reg[31]_1 ;
  wire up_rreq_s_11;
  wire [0:0]up_wack_s;
  wire \up_xfer_count_reg[0] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_xfer_cntrl__parameterized1 i_xfer_cntrl
       (.D(D),
        .Q(Q),
        .SR(SR),
        .clk(clk),
        .\d_data_cntrl_int_reg[3]_0 (\d_data_cntrl_int_reg[3] ),
        .\dac_data_out_int_reg[11] (\dac_data_out_int_reg[11] ),
        .\dac_data_out_int_reg[11]_0 (\dac_data_out_int_reg[11]_0 ),
        .dac_data_q1(dac_data_q1),
        .\dac_pn_data_reg[11] (\dac_pn_data_reg[11] ),
        .dac_rst(dac_rst),
        .dac_valid_sel(dac_valid_sel),
        .s_axi_aclk(s_axi_aclk),
        .\up_xfer_count_reg[0]_0 (\up_xfer_count_reg[0] ),
        .\up_xfer_data_reg[35]_0 ({\up_dac_pat_data_1_reg[15]_0 ,\up_dac_data_sel_m_reg_n_0_[1] ,\up_dac_data_sel_m_reg_n_0_[0] }));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \up_dac_data_sel_m[0]_i_1__2 
       (.I0(up_dac_lb_enb_reg_0),
        .I1(up_dac_pn_enb_reg_0),
        .I2(up_dac_data_sel[0]),
        .O(\up_dac_data_sel_m[0]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'h82)) 
    \up_dac_data_sel_m[1]_i_1__2 
       (.I0(up_dac_data_sel[1]),
        .I1(up_dac_pn_enb_reg_0),
        .I2(up_dac_lb_enb_reg_0),
        .O(\up_dac_data_sel_m[1]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'h82)) 
    \up_dac_data_sel_m[2]_i_1__2 
       (.I0(up_dac_data_sel[2]),
        .I1(up_dac_pn_enb_reg_0),
        .I2(up_dac_lb_enb_reg_0),
        .O(\up_dac_data_sel_m[2]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'hBE)) 
    \up_dac_data_sel_m[3]_i_1__2 
       (.I0(up_dac_data_sel[3]),
        .I1(up_dac_pn_enb_reg_0),
        .I2(up_dac_lb_enb_reg_0),
        .O(\up_dac_data_sel_m[3]_i_1__2_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_data_sel_m_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_xfer_count_reg[0] ),
        .D(\up_dac_data_sel_m[0]_i_1__2_n_0 ),
        .Q(\up_dac_data_sel_m_reg_n_0_[0] ));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_data_sel_m_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_xfer_count_reg[0] ),
        .D(\up_dac_data_sel_m[1]_i_1__2_n_0 ),
        .Q(\up_dac_data_sel_m_reg_n_0_[1] ));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_data_sel_m_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_xfer_count_reg[0] ),
        .D(\up_dac_data_sel_m[2]_i_1__2_n_0 ),
        .Q(\up_dac_pat_data_1_reg[15]_0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_data_sel_m_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_xfer_count_reg[0] ),
        .D(\up_dac_data_sel_m[3]_i_1__2_n_0 ),
        .Q(\up_dac_pat_data_1_reg[15]_0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_data_sel_reg[0] 
       (.C(s_axi_aclk),
        .CE(\up_dac_data_sel_reg[3]_0 ),
        .CLR(\up_xfer_count_reg[0] ),
        .D(\up_dac_pat_data_2_reg[15]_1 [0]),
        .Q(up_dac_data_sel[0]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_data_sel_reg[1] 
       (.C(s_axi_aclk),
        .CE(\up_dac_data_sel_reg[3]_0 ),
        .CLR(\up_xfer_count_reg[0] ),
        .D(\up_dac_pat_data_2_reg[15]_1 [1]),
        .Q(up_dac_data_sel[1]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_data_sel_reg[2] 
       (.C(s_axi_aclk),
        .CE(\up_dac_data_sel_reg[3]_0 ),
        .CLR(\up_xfer_count_reg[0] ),
        .D(\up_dac_pat_data_2_reg[15]_1 [2]),
        .Q(up_dac_data_sel[2]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_data_sel_reg[3] 
       (.C(s_axi_aclk),
        .CE(\up_dac_data_sel_reg[3]_0 ),
        .CLR(\up_xfer_count_reg[0] ),
        .D(\up_dac_pat_data_2_reg[15]_1 [3]),
        .Q(up_dac_data_sel[3]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_iq_mode_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_xfer_count_reg[0] ),
        .D(\up_dac_iq_mode_reg[0]_0 ),
        .Q(up_dac_iq_mode_2[0]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_iq_mode_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_xfer_count_reg[0] ),
        .D(\up_dac_iq_mode_reg[1]_0 ),
        .Q(up_dac_iq_mode_2[1]));
  FDCE #(
    .INIT(1'b0)) 
    up_dac_lb_enb_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_xfer_count_reg[0] ),
        .D(up_dac_lb_enb_reg_1),
        .Q(up_dac_lb_enb_reg_0));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_pat_data_1_reg[0] 
       (.C(s_axi_aclk),
        .CE(\up_dac_pat_data_2_reg[15]_0 ),
        .CLR(\up_xfer_count_reg[0] ),
        .D(\up_dac_pat_data_2_reg[15]_1 [0]),
        .Q(data2[0]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_pat_data_1_reg[10] 
       (.C(s_axi_aclk),
        .CE(\up_dac_pat_data_2_reg[15]_0 ),
        .CLR(\up_xfer_count_reg[0] ),
        .D(\up_dac_pat_data_2_reg[15]_1 [10]),
        .Q(\up_dac_pat_data_1_reg[15]_0 [20]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_pat_data_1_reg[11] 
       (.C(s_axi_aclk),
        .CE(\up_dac_pat_data_2_reg[15]_0 ),
        .CLR(\up_xfer_count_reg[0] ),
        .D(\up_dac_pat_data_2_reg[15]_1 [11]),
        .Q(\up_dac_pat_data_1_reg[15]_0 [21]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_pat_data_1_reg[12] 
       (.C(s_axi_aclk),
        .CE(\up_dac_pat_data_2_reg[15]_0 ),
        .CLR(\up_xfer_count_reg[0] ),
        .D(\up_dac_pat_data_2_reg[15]_1 [12]),
        .Q(\up_dac_pat_data_1_reg[15]_0 [22]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_pat_data_1_reg[13] 
       (.C(s_axi_aclk),
        .CE(\up_dac_pat_data_2_reg[15]_0 ),
        .CLR(\up_xfer_count_reg[0] ),
        .D(\up_dac_pat_data_2_reg[15]_1 [13]),
        .Q(\up_dac_pat_data_1_reg[15]_0 [23]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_pat_data_1_reg[14] 
       (.C(s_axi_aclk),
        .CE(\up_dac_pat_data_2_reg[15]_0 ),
        .CLR(\up_xfer_count_reg[0] ),
        .D(\up_dac_pat_data_2_reg[15]_1 [14]),
        .Q(\up_dac_pat_data_1_reg[15]_0 [24]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_pat_data_1_reg[15] 
       (.C(s_axi_aclk),
        .CE(\up_dac_pat_data_2_reg[15]_0 ),
        .CLR(\up_xfer_count_reg[0] ),
        .D(\up_dac_pat_data_2_reg[15]_1 [15]),
        .Q(\up_dac_pat_data_1_reg[15]_0 [25]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_pat_data_1_reg[1] 
       (.C(s_axi_aclk),
        .CE(\up_dac_pat_data_2_reg[15]_0 ),
        .CLR(\up_xfer_count_reg[0] ),
        .D(\up_dac_pat_data_2_reg[15]_1 [1]),
        .Q(data2[1]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_pat_data_1_reg[2] 
       (.C(s_axi_aclk),
        .CE(\up_dac_pat_data_2_reg[15]_0 ),
        .CLR(\up_xfer_count_reg[0] ),
        .D(\up_dac_pat_data_2_reg[15]_1 [2]),
        .Q(\up_dac_pat_data_2_reg[3]_0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_pat_data_1_reg[3] 
       (.C(s_axi_aclk),
        .CE(\up_dac_pat_data_2_reg[15]_0 ),
        .CLR(\up_xfer_count_reg[0] ),
        .D(\up_dac_pat_data_2_reg[15]_1 [3]),
        .Q(\up_dac_pat_data_2_reg[3]_0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_pat_data_1_reg[4] 
       (.C(s_axi_aclk),
        .CE(\up_dac_pat_data_2_reg[15]_0 ),
        .CLR(\up_xfer_count_reg[0] ),
        .D(\up_dac_pat_data_2_reg[15]_1 [4]),
        .Q(\up_dac_pat_data_1_reg[15]_0 [14]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_pat_data_1_reg[5] 
       (.C(s_axi_aclk),
        .CE(\up_dac_pat_data_2_reg[15]_0 ),
        .CLR(\up_xfer_count_reg[0] ),
        .D(\up_dac_pat_data_2_reg[15]_1 [5]),
        .Q(\up_dac_pat_data_1_reg[15]_0 [15]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_pat_data_1_reg[6] 
       (.C(s_axi_aclk),
        .CE(\up_dac_pat_data_2_reg[15]_0 ),
        .CLR(\up_xfer_count_reg[0] ),
        .D(\up_dac_pat_data_2_reg[15]_1 [6]),
        .Q(\up_dac_pat_data_1_reg[15]_0 [16]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_pat_data_1_reg[7] 
       (.C(s_axi_aclk),
        .CE(\up_dac_pat_data_2_reg[15]_0 ),
        .CLR(\up_xfer_count_reg[0] ),
        .D(\up_dac_pat_data_2_reg[15]_1 [7]),
        .Q(\up_dac_pat_data_1_reg[15]_0 [17]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_pat_data_1_reg[8] 
       (.C(s_axi_aclk),
        .CE(\up_dac_pat_data_2_reg[15]_0 ),
        .CLR(\up_xfer_count_reg[0] ),
        .D(\up_dac_pat_data_2_reg[15]_1 [8]),
        .Q(\up_dac_pat_data_1_reg[15]_0 [18]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_pat_data_1_reg[9] 
       (.C(s_axi_aclk),
        .CE(\up_dac_pat_data_2_reg[15]_0 ),
        .CLR(\up_xfer_count_reg[0] ),
        .D(\up_dac_pat_data_2_reg[15]_1 [9]),
        .Q(\up_dac_pat_data_1_reg[15]_0 [19]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_pat_data_2_reg[0] 
       (.C(s_axi_aclk),
        .CE(\up_dac_pat_data_2_reg[15]_0 ),
        .CLR(\up_xfer_count_reg[0] ),
        .D(\up_dac_pat_data_2_reg[15]_1 [16]),
        .Q(\up_dac_pat_data_2_reg[3]_0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_pat_data_2_reg[10] 
       (.C(s_axi_aclk),
        .CE(\up_dac_pat_data_2_reg[15]_0 ),
        .CLR(\up_xfer_count_reg[0] ),
        .D(\up_dac_pat_data_2_reg[15]_1 [26]),
        .Q(\up_dac_pat_data_1_reg[15]_0 [8]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_pat_data_2_reg[11] 
       (.C(s_axi_aclk),
        .CE(\up_dac_pat_data_2_reg[15]_0 ),
        .CLR(\up_xfer_count_reg[0] ),
        .D(\up_dac_pat_data_2_reg[15]_1 [27]),
        .Q(\up_dac_pat_data_1_reg[15]_0 [9]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_pat_data_2_reg[12] 
       (.C(s_axi_aclk),
        .CE(\up_dac_pat_data_2_reg[15]_0 ),
        .CLR(\up_xfer_count_reg[0] ),
        .D(\up_dac_pat_data_2_reg[15]_1 [28]),
        .Q(\up_dac_pat_data_1_reg[15]_0 [10]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_pat_data_2_reg[13] 
       (.C(s_axi_aclk),
        .CE(\up_dac_pat_data_2_reg[15]_0 ),
        .CLR(\up_xfer_count_reg[0] ),
        .D(\up_dac_pat_data_2_reg[15]_1 [29]),
        .Q(\up_dac_pat_data_1_reg[15]_0 [11]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_pat_data_2_reg[14] 
       (.C(s_axi_aclk),
        .CE(\up_dac_pat_data_2_reg[15]_0 ),
        .CLR(\up_xfer_count_reg[0] ),
        .D(\up_dac_pat_data_2_reg[15]_1 [30]),
        .Q(\up_dac_pat_data_1_reg[15]_0 [12]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_pat_data_2_reg[15] 
       (.C(s_axi_aclk),
        .CE(\up_dac_pat_data_2_reg[15]_0 ),
        .CLR(\up_xfer_count_reg[0] ),
        .D(\up_dac_pat_data_2_reg[15]_1 [31]),
        .Q(\up_dac_pat_data_1_reg[15]_0 [13]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_pat_data_2_reg[1] 
       (.C(s_axi_aclk),
        .CE(\up_dac_pat_data_2_reg[15]_0 ),
        .CLR(\up_xfer_count_reg[0] ),
        .D(\up_dac_pat_data_2_reg[15]_1 [17]),
        .Q(\up_dac_pat_data_2_reg[3]_0 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_pat_data_2_reg[2] 
       (.C(s_axi_aclk),
        .CE(\up_dac_pat_data_2_reg[15]_0 ),
        .CLR(\up_xfer_count_reg[0] ),
        .D(\up_dac_pat_data_2_reg[15]_1 [18]),
        .Q(\up_dac_pat_data_2_reg[3]_0 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_pat_data_2_reg[3] 
       (.C(s_axi_aclk),
        .CE(\up_dac_pat_data_2_reg[15]_0 ),
        .CLR(\up_xfer_count_reg[0] ),
        .D(\up_dac_pat_data_2_reg[15]_1 [19]),
        .Q(\up_dac_pat_data_2_reg[3]_0 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_pat_data_2_reg[4] 
       (.C(s_axi_aclk),
        .CE(\up_dac_pat_data_2_reg[15]_0 ),
        .CLR(\up_xfer_count_reg[0] ),
        .D(\up_dac_pat_data_2_reg[15]_1 [20]),
        .Q(\up_dac_pat_data_1_reg[15]_0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_pat_data_2_reg[5] 
       (.C(s_axi_aclk),
        .CE(\up_dac_pat_data_2_reg[15]_0 ),
        .CLR(\up_xfer_count_reg[0] ),
        .D(\up_dac_pat_data_2_reg[15]_1 [21]),
        .Q(\up_dac_pat_data_1_reg[15]_0 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_pat_data_2_reg[6] 
       (.C(s_axi_aclk),
        .CE(\up_dac_pat_data_2_reg[15]_0 ),
        .CLR(\up_xfer_count_reg[0] ),
        .D(\up_dac_pat_data_2_reg[15]_1 [22]),
        .Q(\up_dac_pat_data_1_reg[15]_0 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_pat_data_2_reg[7] 
       (.C(s_axi_aclk),
        .CE(\up_dac_pat_data_2_reg[15]_0 ),
        .CLR(\up_xfer_count_reg[0] ),
        .D(\up_dac_pat_data_2_reg[15]_1 [23]),
        .Q(\up_dac_pat_data_1_reg[15]_0 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_pat_data_2_reg[8] 
       (.C(s_axi_aclk),
        .CE(\up_dac_pat_data_2_reg[15]_0 ),
        .CLR(\up_xfer_count_reg[0] ),
        .D(\up_dac_pat_data_2_reg[15]_1 [24]),
        .Q(\up_dac_pat_data_1_reg[15]_0 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_pat_data_2_reg[9] 
       (.C(s_axi_aclk),
        .CE(\up_dac_pat_data_2_reg[15]_0 ),
        .CLR(\up_xfer_count_reg[0] ),
        .D(\up_dac_pat_data_2_reg[15]_1 [25]),
        .Q(\up_dac_pat_data_1_reg[15]_0 [7]));
  FDCE #(
    .INIT(1'b0)) 
    up_dac_pn_enb_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_xfer_count_reg[0] ),
        .D(up_dac_pn_enb_reg_1),
        .Q(up_dac_pn_enb_reg_0));
  FDCE #(
    .INIT(1'b0)) 
    up_rack_int_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_xfer_count_reg[0] ),
        .D(up_rreq_s_11),
        .Q(up_rack_s));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \up_rdata_int[0]_i_2__5 
       (.I0(data2[0]),
        .I1(\up_rdata_int_reg[1]_2 [0]),
        .I2(up_dac_pn_enb_reg_0),
        .I3(\up_rdata_int_reg[0]_0 ),
        .I4(\up_dac_data_sel_m_reg_n_0_[0] ),
        .I5(\up_rdata_int_reg[1]_2 [1]),
        .O(\up_dac_pat_data_1_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \up_rdata_int[1]_i_2__6 
       (.I0(data2[1]),
        .I1(\up_rdata_int_reg[1]_0 ),
        .I2(up_dac_lb_enb_reg_0),
        .I3(\up_rdata_int_reg[1]_1 ),
        .I4(\up_dac_data_sel_m_reg_n_0_[1] ),
        .I5(\up_rdata_int_reg[1]_2 [1]),
        .O(\up_dac_pat_data_1_reg[1]_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_xfer_count_reg[0] ),
        .D(\up_rdata_int_reg[31]_1 [0]),
        .Q(\up_rdata_int_reg[31]_0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[10] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_xfer_count_reg[0] ),
        .D(\up_rdata_int_reg[31]_1 [10]),
        .Q(\up_rdata_int_reg[31]_0 [10]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[11] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_xfer_count_reg[0] ),
        .D(\up_rdata_int_reg[31]_1 [11]),
        .Q(\up_rdata_int_reg[31]_0 [11]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[12] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_xfer_count_reg[0] ),
        .D(\up_rdata_int_reg[31]_1 [12]),
        .Q(\up_rdata_int_reg[31]_0 [12]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[13] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_xfer_count_reg[0] ),
        .D(\up_rdata_int_reg[31]_1 [13]),
        .Q(\up_rdata_int_reg[31]_0 [13]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[14] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_xfer_count_reg[0] ),
        .D(\up_rdata_int_reg[31]_1 [14]),
        .Q(\up_rdata_int_reg[31]_0 [14]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[15] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_xfer_count_reg[0] ),
        .D(\up_rdata_int_reg[31]_1 [15]),
        .Q(\up_rdata_int_reg[31]_0 [15]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[16] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_xfer_count_reg[0] ),
        .D(\up_rdata_int_reg[31]_1 [16]),
        .Q(\up_rdata_int_reg[31]_0 [16]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[17] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_xfer_count_reg[0] ),
        .D(\up_rdata_int_reg[31]_1 [17]),
        .Q(\up_rdata_int_reg[31]_0 [17]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[18] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_xfer_count_reg[0] ),
        .D(\up_rdata_int_reg[31]_1 [18]),
        .Q(\up_rdata_int_reg[31]_0 [18]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[19] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_xfer_count_reg[0] ),
        .D(\up_rdata_int_reg[31]_1 [19]),
        .Q(\up_rdata_int_reg[31]_0 [19]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_xfer_count_reg[0] ),
        .D(\up_rdata_int_reg[31]_1 [1]),
        .Q(\up_rdata_int_reg[31]_0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[20] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_xfer_count_reg[0] ),
        .D(\up_rdata_int_reg[31]_1 [20]),
        .Q(\up_rdata_int_reg[31]_0 [20]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[21] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_xfer_count_reg[0] ),
        .D(\up_rdata_int_reg[31]_1 [21]),
        .Q(\up_rdata_int_reg[31]_0 [21]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[22] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_xfer_count_reg[0] ),
        .D(\up_rdata_int_reg[31]_1 [22]),
        .Q(\up_rdata_int_reg[31]_0 [22]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[23] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_xfer_count_reg[0] ),
        .D(\up_rdata_int_reg[31]_1 [23]),
        .Q(\up_rdata_int_reg[31]_0 [23]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[24] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_xfer_count_reg[0] ),
        .D(\up_rdata_int_reg[31]_1 [24]),
        .Q(\up_rdata_int_reg[31]_0 [24]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[25] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_xfer_count_reg[0] ),
        .D(\up_rdata_int_reg[31]_1 [25]),
        .Q(\up_rdata_int_reg[31]_0 [25]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[26] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_xfer_count_reg[0] ),
        .D(\up_rdata_int_reg[31]_1 [26]),
        .Q(\up_rdata_int_reg[31]_0 [26]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[27] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_xfer_count_reg[0] ),
        .D(\up_rdata_int_reg[31]_1 [27]),
        .Q(\up_rdata_int_reg[31]_0 [27]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[28] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_xfer_count_reg[0] ),
        .D(\up_rdata_int_reg[31]_1 [28]),
        .Q(\up_rdata_int_reg[31]_0 [28]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[29] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_xfer_count_reg[0] ),
        .D(\up_rdata_int_reg[31]_1 [29]),
        .Q(\up_rdata_int_reg[31]_0 [29]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_xfer_count_reg[0] ),
        .D(\up_rdata_int_reg[31]_1 [2]),
        .Q(\up_rdata_int_reg[31]_0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[30] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_xfer_count_reg[0] ),
        .D(\up_rdata_int_reg[31]_1 [30]),
        .Q(\up_rdata_int_reg[31]_0 [30]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[31] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_xfer_count_reg[0] ),
        .D(\up_rdata_int_reg[31]_1 [31]),
        .Q(\up_rdata_int_reg[31]_0 [31]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_xfer_count_reg[0] ),
        .D(\up_rdata_int_reg[31]_1 [3]),
        .Q(\up_rdata_int_reg[31]_0 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_xfer_count_reg[0] ),
        .D(\up_rdata_int_reg[31]_1 [4]),
        .Q(\up_rdata_int_reg[31]_0 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_xfer_count_reg[0] ),
        .D(\up_rdata_int_reg[31]_1 [5]),
        .Q(\up_rdata_int_reg[31]_0 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_xfer_count_reg[0] ),
        .D(\up_rdata_int_reg[31]_1 [6]),
        .Q(\up_rdata_int_reg[31]_0 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[7] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_xfer_count_reg[0] ),
        .D(\up_rdata_int_reg[31]_1 [7]),
        .Q(\up_rdata_int_reg[31]_0 [7]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[8] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_xfer_count_reg[0] ),
        .D(\up_rdata_int_reg[31]_1 [8]),
        .Q(\up_rdata_int_reg[31]_0 [8]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[9] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_xfer_count_reg[0] ),
        .D(\up_rdata_int_reg[31]_1 [9]),
        .Q(\up_rdata_int_reg[31]_0 [9]));
  FDCE #(
    .INIT(1'b0)) 
    up_wack_int_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_xfer_count_reg[0] ),
        .D(p_7_in_10),
        .Q(up_wack_s));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_dac_common
   (s_axi_aresetn_0,
    dac_rst,
    D,
    up_dac_frame_reg_0,
    up_dac_par_type_reg_0,
    dac_sync,
    up_wack_s,
    up_status_unf,
    up_rack_s,
    up_timer_reg,
    up_xfer_done_s,
    data1,
    \up_dac_datarate_reg[8]_0 ,
    up_dac_gpio_out,
    \up_scratch_reg[0]_0 ,
    \up_d_count_reg[0] ,
    dac_sync_out,
    \d_data_cntrl_int_reg[21] ,
    dac_valid_i1_int0,
    dac_r1_mode,
    dac_data_sync_reg,
    dac_data_sync_reg_0,
    dac_data_sync_reg_1,
    dac_data_sync_reg_2,
    \up_data_status_int_reg[0] ,
    \up_scratch_reg[31]_0 ,
    \up_d_count_reg[31] ,
    \up_rdata_int_reg[31]_0 ,
    s_axi_aclk,
    clk,
    up_dac_sync_reg_0,
    up_dac_frame_reg_1,
    up_dac_par_type0,
    Q,
    up_dac_clksel_reg_0,
    up_wreq_s,
    up_status_unf_reg_0,
    up_rreq_s_12,
    O,
    \up_timer_reg[7]_0 ,
    \up_timer_reg[11]_0 ,
    \up_timer_reg[15]_0 ,
    \up_timer_reg[19]_0 ,
    \up_timer_reg[23]_0 ,
    \up_timer_reg[27]_0 ,
    \up_timer_reg[31]_0 ,
    up_resetn_reg_0,
    up_dac_clk_enb_reg_0,
    up_mmcm_resetn_reg_0,
    s_axi_aresetn,
    \up_timer_reg[0]_0 ,
    \up_rdata_int[8]_i_2__0 ,
    \up_rdata_int[0]_i_4__1 ,
    adc_valid_s,
    dac_dunf,
    E,
    dac_rate_cnt_reg,
    dac_rate_cnt_reg_15_sp_1,
    \up_dac_datarate_reg[0]_0 ,
    \up_dac_gpio_out_int_reg[0]_0 ,
    \up_scratch_reg[0]_1 ,
    \up_rdata_int_reg[31]_1 );
  output s_axi_aresetn_0;
  output dac_rst;
  output [16:0]D;
  output up_dac_frame_reg_0;
  output [2:0]up_dac_par_type_reg_0;
  output dac_sync;
  output [0:0]up_wack_s;
  output up_status_unf;
  output [0:0]up_rack_s;
  output [31:0]up_timer_reg;
  output up_xfer_done_s;
  output [2:0]data1;
  output \up_dac_datarate_reg[8]_0 ;
  output [31:0]up_dac_gpio_out;
  output \up_scratch_reg[0]_0 ;
  output \up_d_count_reg[0] ;
  output dac_sync_out;
  output [1:0]\d_data_cntrl_int_reg[21] ;
  output dac_valid_i1_int0;
  output dac_r1_mode;
  output [3:0]dac_data_sync_reg;
  output [3:0]dac_data_sync_reg_0;
  output [3:0]dac_data_sync_reg_1;
  output [3:0]dac_data_sync_reg_2;
  output \up_data_status_int_reg[0] ;
  output [30:0]\up_scratch_reg[31]_0 ;
  output [30:0]\up_d_count_reg[31] ;
  output [31:0]\up_rdata_int_reg[31]_0 ;
  input s_axi_aclk;
  input clk;
  input up_dac_sync_reg_0;
  input up_dac_frame_reg_1;
  input up_dac_par_type0;
  input [31:0]Q;
  input up_dac_clksel_reg_0;
  input up_wreq_s;
  input up_status_unf_reg_0;
  input up_rreq_s_12;
  input [3:0]O;
  input [3:0]\up_timer_reg[7]_0 ;
  input [3:0]\up_timer_reg[11]_0 ;
  input [3:0]\up_timer_reg[15]_0 ;
  input [3:0]\up_timer_reg[19]_0 ;
  input [3:0]\up_timer_reg[23]_0 ;
  input [3:0]\up_timer_reg[27]_0 ;
  input [3:0]\up_timer_reg[31]_0 ;
  input up_resetn_reg_0;
  input up_dac_clk_enb_reg_0;
  input up_mmcm_resetn_reg_0;
  input s_axi_aresetn;
  input \up_timer_reg[0]_0 ;
  input [2:0]\up_rdata_int[8]_i_2__0 ;
  input \up_rdata_int[0]_i_4__1 ;
  input adc_valid_s;
  input dac_dunf;
  input [0:0]E;
  input [15:0]dac_rate_cnt_reg;
  input dac_rate_cnt_reg_15_sp_1;
  input [0:0]\up_dac_datarate_reg[0]_0 ;
  input [0:0]\up_dac_gpio_out_int_reg[0]_0 ;
  input [0:0]\up_scratch_reg[0]_1 ;
  input [31:0]\up_rdata_int_reg[31]_1 ;

  wire [16:0]D;
  wire [0:0]E;
  wire [3:0]O;
  wire [31:0]Q;
  wire adc_valid_s;
  wire clk;
  wire [1:0]\d_data_cntrl_int_reg[21] ;
  wire [3:0]dac_data_sync_reg;
  wire [3:0]dac_data_sync_reg_0;
  wire [3:0]dac_data_sync_reg_1;
  wire [3:0]dac_data_sync_reg_2;
  wire dac_dunf;
  wire dac_r1_mode;
  wire [15:0]dac_rate_cnt_reg;
  wire dac_rate_cnt_reg_15_sn_1;
  wire dac_rst;
  wire dac_sync;
  wire dac_sync_2d;
  wire \dac_sync_count[1]_i_1_n_0 ;
  wire \dac_sync_count[4]_i_1_n_0 ;
  wire \dac_sync_count[5]_i_1_n_0 ;
  wire \dac_sync_count[5]_i_2_n_0 ;
  wire \dac_sync_count_reg_n_0_[0] ;
  wire \dac_sync_count_reg_n_0_[1] ;
  wire \dac_sync_count_reg_n_0_[2] ;
  wire \dac_sync_count_reg_n_0_[3] ;
  wire \dac_sync_count_reg_n_0_[4] ;
  wire dac_sync_d;
  wire dac_sync_out;
  wire dac_sync_s;
  wire dac_valid_i1_int0;
  wire [2:0]data1;
  wire p_0_in;
  wire [3:0]p_0_in__6;
  wire s_axi_aclk;
  wire s_axi_aresetn;
  wire s_axi_aresetn_0;
  wire up_core_preset;
  wire up_core_preset_i_1__0_n_0;
  wire \up_d_count_reg[0] ;
  wire [30:0]\up_d_count_reg[31] ;
  wire up_dac_clk_enb_reg_0;
  wire up_dac_clksel_reg_0;
  wire [0:0]\up_dac_datarate_reg[0]_0 ;
  wire \up_dac_datarate_reg[8]_0 ;
  wire up_dac_frame_reg_0;
  wire up_dac_frame_reg_1;
  wire [31:0]up_dac_gpio_out;
  wire [0:0]\up_dac_gpio_out_int_reg[0]_0 ;
  wire up_dac_par_type0;
  wire [2:0]up_dac_par_type_reg_0;
  wire up_dac_sync_reg_0;
  wire [8:0]up_data_cntrl;
  wire \up_data_status_int_reg[0] ;
  wire up_mmcm_resetn_reg_0;
  wire [0:0]up_rack_s;
  wire \up_rdata_int[0]_i_4__1 ;
  wire [2:0]\up_rdata_int[8]_i_2__0 ;
  wire [31:0]\up_rdata_int_reg[31]_0 ;
  wire [31:0]\up_rdata_int_reg[31]_1 ;
  wire up_resetn_reg_0;
  wire up_rreq_s_12;
  wire [0:0]up_scratch;
  wire \up_scratch_reg[0]_0 ;
  wire [0:0]\up_scratch_reg[0]_1 ;
  wire [30:0]\up_scratch_reg[31]_0 ;
  wire up_status_unf;
  wire up_status_unf_reg_0;
  wire \up_timer[0]_i_15_n_0 ;
  wire \up_timer[0]_i_16_n_0 ;
  wire \up_timer[0]_i_17_n_0 ;
  wire \up_timer[0]_i_18_n_0 ;
  wire \up_timer[0]_i_19_n_0 ;
  wire \up_timer[0]_i_1__0_n_0 ;
  wire \up_timer[0]_i_20_n_0 ;
  wire \up_timer[0]_i_4__0_n_0 ;
  wire \up_timer[0]_i_5__0_n_0 ;
  wire [31:0]up_timer_reg;
  wire \up_timer_reg[0]_0 ;
  wire [3:0]\up_timer_reg[11]_0 ;
  wire [3:0]\up_timer_reg[15]_0 ;
  wire [3:0]\up_timer_reg[19]_0 ;
  wire [3:0]\up_timer_reg[23]_0 ;
  wire [3:0]\up_timer_reg[27]_0 ;
  wire [3:0]\up_timer_reg[31]_0 ;
  wire [3:0]\up_timer_reg[7]_0 ;
  wire [0:0]up_wack_s;
  wire up_wreq_s;
  wire up_xfer_done_s;

  assign dac_rate_cnt_reg_15_sn_1 = dac_rate_cnt_reg_15_sp_1;
  FDRE #(
    .INIT(1'b0)) 
    dac_sync_2d_reg
       (.C(clk),
        .CE(1'b1),
        .D(dac_sync_d),
        .Q(dac_sync_2d),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dac_sync_count[0]_i_1 
       (.I0(p_0_in),
        .I1(\dac_sync_count_reg_n_0_[0] ),
        .O(p_0_in__6[0]));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT3 #(
    .INIT(8'h60)) 
    \dac_sync_count[1]_i_1 
       (.I0(\dac_sync_count_reg_n_0_[1] ),
        .I1(\dac_sync_count_reg_n_0_[0] ),
        .I2(p_0_in),
        .O(\dac_sync_count[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT4 #(
    .INIT(16'h2A80)) 
    \dac_sync_count[2]_i_1 
       (.I0(p_0_in),
        .I1(\dac_sync_count_reg_n_0_[0] ),
        .I2(\dac_sync_count_reg_n_0_[1] ),
        .I3(\dac_sync_count_reg_n_0_[2] ),
        .O(p_0_in__6[2]));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT5 #(
    .INIT(32'h2AAA8000)) 
    \dac_sync_count[3]_i_1 
       (.I0(p_0_in),
        .I1(\dac_sync_count_reg_n_0_[1] ),
        .I2(\dac_sync_count_reg_n_0_[0] ),
        .I3(\dac_sync_count_reg_n_0_[2] ),
        .I4(\dac_sync_count_reg_n_0_[3] ),
        .O(p_0_in__6[3]));
  LUT6 #(
    .INIT(64'h7FFF800000000000)) 
    \dac_sync_count[4]_i_1 
       (.I0(\dac_sync_count_reg_n_0_[3] ),
        .I1(\dac_sync_count_reg_n_0_[2] ),
        .I2(\dac_sync_count_reg_n_0_[0] ),
        .I3(\dac_sync_count_reg_n_0_[1] ),
        .I4(\dac_sync_count_reg_n_0_[4] ),
        .I5(p_0_in),
        .O(\dac_sync_count[4]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hBA)) 
    \dac_sync_count[5]_i_1 
       (.I0(p_0_in),
        .I1(dac_sync_2d),
        .I2(dac_sync_d),
        .O(\dac_sync_count[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \dac_sync_count[5]_i_2 
       (.I0(\dac_sync_count_reg_n_0_[3] ),
        .I1(\dac_sync_count_reg_n_0_[2] ),
        .I2(\dac_sync_count_reg_n_0_[0] ),
        .I3(\dac_sync_count_reg_n_0_[1] ),
        .I4(\dac_sync_count_reg_n_0_[4] ),
        .I5(p_0_in),
        .O(\dac_sync_count[5]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dac_sync_count_reg[0] 
       (.C(clk),
        .CE(\dac_sync_count[5]_i_1_n_0 ),
        .D(p_0_in__6[0]),
        .Q(\dac_sync_count_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_sync_count_reg[1] 
       (.C(clk),
        .CE(\dac_sync_count[5]_i_1_n_0 ),
        .D(\dac_sync_count[1]_i_1_n_0 ),
        .Q(\dac_sync_count_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_sync_count_reg[2] 
       (.C(clk),
        .CE(\dac_sync_count[5]_i_1_n_0 ),
        .D(p_0_in__6[2]),
        .Q(\dac_sync_count_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_sync_count_reg[3] 
       (.C(clk),
        .CE(\dac_sync_count[5]_i_1_n_0 ),
        .D(p_0_in__6[3]),
        .Q(\dac_sync_count_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_sync_count_reg[4] 
       (.C(clk),
        .CE(\dac_sync_count[5]_i_1_n_0 ),
        .D(\dac_sync_count[4]_i_1_n_0 ),
        .Q(\dac_sync_count_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_sync_count_reg[5] 
       (.C(clk),
        .CE(\dac_sync_count[5]_i_1_n_0 ),
        .D(\dac_sync_count[5]_i_2_n_0 ),
        .Q(p_0_in),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    dac_sync_d_reg
       (.C(clk),
        .CE(1'b1),
        .D(dac_sync_s),
        .Q(dac_sync_d),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    dac_sync_int_reg
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in),
        .Q(dac_sync),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    dac_sync_out_INST_0
       (.I0(dac_sync),
        .I1(adc_valid_s),
        .O(dac_sync_out));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_clock_mon i_clock_mon
       (.D(D[16]),
        .clk(clk),
        .d_count_run_m3_reg_0(dac_rst),
        .data1(data1[0]),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_aresetn(s_axi_aresetn),
        .up_count_running_m3_reg_0(s_axi_aresetn_0),
        .\up_d_count_reg[0]_0 (\up_d_count_reg[0] ),
        .\up_d_count_reg[31]_0 (\up_d_count_reg[31] ),
        .\up_rdata_int[0]_i_4__1 (\up_rdata_int[8]_i_2__0 [0]),
        .\up_rdata_int[0]_i_4__1_0 (up_dac_frame_reg_0),
        .\up_rdata_int[0]_i_4__1_1 (\up_rdata_int[0]_i_4__1 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_rst__xdcDup__4 i_core_rst_reg
       (.clk(clk),
        .rst_reg_0(dac_rst),
        .up_core_preset(up_core_preset));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_xfer_cntrl__parameterized2 i_xfer_cntrl
       (.D({D[16:7],up_data_cntrl[8],D[6:0],up_data_cntrl[0]}),
        .E(E),
        .Q({dac_sync_s,dac_r1_mode}),
        .clk(clk),
        .\d_data_cntrl_int_reg[0]_0 (dac_rst),
        .\d_data_cntrl_int_reg[21]_0 (\d_data_cntrl_int_reg[21] ),
        .dac_data_sync_reg(dac_data_sync_reg),
        .dac_data_sync_reg_0(dac_data_sync_reg_0),
        .dac_data_sync_reg_1(dac_data_sync_reg_1),
        .dac_data_sync_reg_2(dac_data_sync_reg_2),
        .dac_rate_cnt_reg(dac_rate_cnt_reg),
        .dac_rate_cnt_reg_15_sp_1(dac_rate_cnt_reg_15_sn_1),
        .dac_valid_i1_int0(dac_valid_i1_int0),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_aresetn(s_axi_aresetn),
        .s_axi_aresetn_0(s_axi_aresetn_0),
        .up_xfer_done_s(up_xfer_done_s));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_xfer_status__parameterized0 i_xfer_status
       (.Q(up_scratch),
        .clk(clk),
        .\d_xfer_count_reg[5]_0 (dac_rst),
        .dac_dunf(dac_dunf),
        .s_axi_aclk(s_axi_aclk),
        .\up_data_status_int_reg[0]_0 (\up_data_status_int_reg[0] ),
        .\up_data_status_int_reg[0]_1 (s_axi_aresetn_0),
        .\up_rdata_int[0]_i_4__1 (\up_rdata_int[8]_i_2__0 [1:0]),
        .\up_rdata_int[0]_i_4__1_0 (\up_rdata_int[0]_i_4__1 ),
        .\up_rdata_int[0]_i_4__1_1 (up_data_cntrl[0]),
        .\up_scratch_reg[0] (\up_scratch_reg[0]_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    up_core_preset_i_1__0
       (.I0(data1[0]),
        .O(up_core_preset_i_1__0_n_0));
  FDPE #(
    .INIT(1'b1)) 
    up_core_preset_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(up_core_preset_i_1__0_n_0),
        .PRE(s_axi_aresetn_0),
        .Q(up_core_preset));
  FDCE #(
    .INIT(1'b0)) 
    up_dac_clk_enb_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(s_axi_aresetn_0),
        .D(up_dac_clk_enb_reg_0),
        .Q(data1[2]));
  FDCE #(
    .INIT(1'b0)) 
    up_dac_clksel_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(s_axi_aresetn_0),
        .D(up_dac_clksel_reg_0),
        .Q(D[15]));
  FDCE #(
    .INIT(1'b0)) 
    up_dac_datafmt_reg
       (.C(s_axi_aclk),
        .CE(up_dac_par_type0),
        .CLR(s_axi_aresetn_0),
        .D(Q[4]),
        .Q(up_dac_par_type_reg_0[0]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_datarate_reg[0] 
       (.C(s_axi_aclk),
        .CE(\up_dac_datarate_reg[0]_0 ),
        .CLR(s_axi_aresetn_0),
        .D(Q[0]),
        .Q(up_data_cntrl[0]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_datarate_reg[10] 
       (.C(s_axi_aclk),
        .CE(\up_dac_datarate_reg[0]_0 ),
        .CLR(s_axi_aresetn_0),
        .D(Q[10]),
        .Q(D[8]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_datarate_reg[11] 
       (.C(s_axi_aclk),
        .CE(\up_dac_datarate_reg[0]_0 ),
        .CLR(s_axi_aresetn_0),
        .D(Q[11]),
        .Q(D[9]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_datarate_reg[12] 
       (.C(s_axi_aclk),
        .CE(\up_dac_datarate_reg[0]_0 ),
        .CLR(s_axi_aresetn_0),
        .D(Q[12]),
        .Q(D[10]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_datarate_reg[13] 
       (.C(s_axi_aclk),
        .CE(\up_dac_datarate_reg[0]_0 ),
        .CLR(s_axi_aresetn_0),
        .D(Q[13]),
        .Q(D[11]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_datarate_reg[14] 
       (.C(s_axi_aclk),
        .CE(\up_dac_datarate_reg[0]_0 ),
        .CLR(s_axi_aresetn_0),
        .D(Q[14]),
        .Q(D[12]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_datarate_reg[15] 
       (.C(s_axi_aclk),
        .CE(\up_dac_datarate_reg[0]_0 ),
        .CLR(s_axi_aresetn_0),
        .D(Q[15]),
        .Q(D[13]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_datarate_reg[1] 
       (.C(s_axi_aclk),
        .CE(\up_dac_datarate_reg[0]_0 ),
        .CLR(s_axi_aresetn_0),
        .D(Q[1]),
        .Q(D[0]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_datarate_reg[2] 
       (.C(s_axi_aclk),
        .CE(\up_dac_datarate_reg[0]_0 ),
        .CLR(s_axi_aresetn_0),
        .D(Q[2]),
        .Q(D[1]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_datarate_reg[3] 
       (.C(s_axi_aclk),
        .CE(\up_dac_datarate_reg[0]_0 ),
        .CLR(s_axi_aresetn_0),
        .D(Q[3]),
        .Q(D[2]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_datarate_reg[4] 
       (.C(s_axi_aclk),
        .CE(\up_dac_datarate_reg[0]_0 ),
        .CLR(s_axi_aresetn_0),
        .D(Q[4]),
        .Q(D[3]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_datarate_reg[5] 
       (.C(s_axi_aclk),
        .CE(\up_dac_datarate_reg[0]_0 ),
        .CLR(s_axi_aresetn_0),
        .D(Q[5]),
        .Q(D[4]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_datarate_reg[6] 
       (.C(s_axi_aclk),
        .CE(\up_dac_datarate_reg[0]_0 ),
        .CLR(s_axi_aresetn_0),
        .D(Q[6]),
        .Q(D[5]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_datarate_reg[7] 
       (.C(s_axi_aclk),
        .CE(\up_dac_datarate_reg[0]_0 ),
        .CLR(s_axi_aresetn_0),
        .D(Q[7]),
        .Q(D[6]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_datarate_reg[8] 
       (.C(s_axi_aclk),
        .CE(\up_dac_datarate_reg[0]_0 ),
        .CLR(s_axi_aresetn_0),
        .D(Q[8]),
        .Q(up_data_cntrl[8]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_datarate_reg[9] 
       (.C(s_axi_aclk),
        .CE(\up_dac_datarate_reg[0]_0 ),
        .CLR(s_axi_aresetn_0),
        .D(Q[9]),
        .Q(D[7]));
  FDCE #(
    .INIT(1'b0)) 
    up_dac_frame_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(s_axi_aresetn_0),
        .D(up_dac_frame_reg_1),
        .Q(up_dac_frame_reg_0));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_gpio_out_int_reg[0] 
       (.C(s_axi_aclk),
        .CE(\up_dac_gpio_out_int_reg[0]_0 ),
        .CLR(s_axi_aresetn_0),
        .D(Q[0]),
        .Q(up_dac_gpio_out[0]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_gpio_out_int_reg[10] 
       (.C(s_axi_aclk),
        .CE(\up_dac_gpio_out_int_reg[0]_0 ),
        .CLR(s_axi_aresetn_0),
        .D(Q[10]),
        .Q(up_dac_gpio_out[10]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_gpio_out_int_reg[11] 
       (.C(s_axi_aclk),
        .CE(\up_dac_gpio_out_int_reg[0]_0 ),
        .CLR(s_axi_aresetn_0),
        .D(Q[11]),
        .Q(up_dac_gpio_out[11]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_gpio_out_int_reg[12] 
       (.C(s_axi_aclk),
        .CE(\up_dac_gpio_out_int_reg[0]_0 ),
        .CLR(s_axi_aresetn_0),
        .D(Q[12]),
        .Q(up_dac_gpio_out[12]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_gpio_out_int_reg[13] 
       (.C(s_axi_aclk),
        .CE(\up_dac_gpio_out_int_reg[0]_0 ),
        .CLR(s_axi_aresetn_0),
        .D(Q[13]),
        .Q(up_dac_gpio_out[13]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_gpio_out_int_reg[14] 
       (.C(s_axi_aclk),
        .CE(\up_dac_gpio_out_int_reg[0]_0 ),
        .CLR(s_axi_aresetn_0),
        .D(Q[14]),
        .Q(up_dac_gpio_out[14]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_gpio_out_int_reg[15] 
       (.C(s_axi_aclk),
        .CE(\up_dac_gpio_out_int_reg[0]_0 ),
        .CLR(s_axi_aresetn_0),
        .D(Q[15]),
        .Q(up_dac_gpio_out[15]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_gpio_out_int_reg[16] 
       (.C(s_axi_aclk),
        .CE(\up_dac_gpio_out_int_reg[0]_0 ),
        .CLR(s_axi_aresetn_0),
        .D(Q[16]),
        .Q(up_dac_gpio_out[16]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_gpio_out_int_reg[17] 
       (.C(s_axi_aclk),
        .CE(\up_dac_gpio_out_int_reg[0]_0 ),
        .CLR(s_axi_aresetn_0),
        .D(Q[17]),
        .Q(up_dac_gpio_out[17]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_gpio_out_int_reg[18] 
       (.C(s_axi_aclk),
        .CE(\up_dac_gpio_out_int_reg[0]_0 ),
        .CLR(s_axi_aresetn_0),
        .D(Q[18]),
        .Q(up_dac_gpio_out[18]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_gpio_out_int_reg[19] 
       (.C(s_axi_aclk),
        .CE(\up_dac_gpio_out_int_reg[0]_0 ),
        .CLR(s_axi_aresetn_0),
        .D(Q[19]),
        .Q(up_dac_gpio_out[19]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_gpio_out_int_reg[1] 
       (.C(s_axi_aclk),
        .CE(\up_dac_gpio_out_int_reg[0]_0 ),
        .CLR(s_axi_aresetn_0),
        .D(Q[1]),
        .Q(up_dac_gpio_out[1]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_gpio_out_int_reg[20] 
       (.C(s_axi_aclk),
        .CE(\up_dac_gpio_out_int_reg[0]_0 ),
        .CLR(s_axi_aresetn_0),
        .D(Q[20]),
        .Q(up_dac_gpio_out[20]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_gpio_out_int_reg[21] 
       (.C(s_axi_aclk),
        .CE(\up_dac_gpio_out_int_reg[0]_0 ),
        .CLR(s_axi_aresetn_0),
        .D(Q[21]),
        .Q(up_dac_gpio_out[21]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_gpio_out_int_reg[22] 
       (.C(s_axi_aclk),
        .CE(\up_dac_gpio_out_int_reg[0]_0 ),
        .CLR(s_axi_aresetn_0),
        .D(Q[22]),
        .Q(up_dac_gpio_out[22]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_gpio_out_int_reg[23] 
       (.C(s_axi_aclk),
        .CE(\up_dac_gpio_out_int_reg[0]_0 ),
        .CLR(s_axi_aresetn_0),
        .D(Q[23]),
        .Q(up_dac_gpio_out[23]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_gpio_out_int_reg[24] 
       (.C(s_axi_aclk),
        .CE(\up_dac_gpio_out_int_reg[0]_0 ),
        .CLR(s_axi_aresetn_0),
        .D(Q[24]),
        .Q(up_dac_gpio_out[24]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_gpio_out_int_reg[25] 
       (.C(s_axi_aclk),
        .CE(\up_dac_gpio_out_int_reg[0]_0 ),
        .CLR(s_axi_aresetn_0),
        .D(Q[25]),
        .Q(up_dac_gpio_out[25]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_gpio_out_int_reg[26] 
       (.C(s_axi_aclk),
        .CE(\up_dac_gpio_out_int_reg[0]_0 ),
        .CLR(s_axi_aresetn_0),
        .D(Q[26]),
        .Q(up_dac_gpio_out[26]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_gpio_out_int_reg[27] 
       (.C(s_axi_aclk),
        .CE(\up_dac_gpio_out_int_reg[0]_0 ),
        .CLR(s_axi_aresetn_0),
        .D(Q[27]),
        .Q(up_dac_gpio_out[27]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_gpio_out_int_reg[28] 
       (.C(s_axi_aclk),
        .CE(\up_dac_gpio_out_int_reg[0]_0 ),
        .CLR(s_axi_aresetn_0),
        .D(Q[28]),
        .Q(up_dac_gpio_out[28]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_gpio_out_int_reg[29] 
       (.C(s_axi_aclk),
        .CE(\up_dac_gpio_out_int_reg[0]_0 ),
        .CLR(s_axi_aresetn_0),
        .D(Q[29]),
        .Q(up_dac_gpio_out[29]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_gpio_out_int_reg[2] 
       (.C(s_axi_aclk),
        .CE(\up_dac_gpio_out_int_reg[0]_0 ),
        .CLR(s_axi_aresetn_0),
        .D(Q[2]),
        .Q(up_dac_gpio_out[2]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_gpio_out_int_reg[30] 
       (.C(s_axi_aclk),
        .CE(\up_dac_gpio_out_int_reg[0]_0 ),
        .CLR(s_axi_aresetn_0),
        .D(Q[30]),
        .Q(up_dac_gpio_out[30]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_gpio_out_int_reg[31] 
       (.C(s_axi_aclk),
        .CE(\up_dac_gpio_out_int_reg[0]_0 ),
        .CLR(s_axi_aresetn_0),
        .D(Q[31]),
        .Q(up_dac_gpio_out[31]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_gpio_out_int_reg[3] 
       (.C(s_axi_aclk),
        .CE(\up_dac_gpio_out_int_reg[0]_0 ),
        .CLR(s_axi_aresetn_0),
        .D(Q[3]),
        .Q(up_dac_gpio_out[3]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_gpio_out_int_reg[4] 
       (.C(s_axi_aclk),
        .CE(\up_dac_gpio_out_int_reg[0]_0 ),
        .CLR(s_axi_aresetn_0),
        .D(Q[4]),
        .Q(up_dac_gpio_out[4]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_gpio_out_int_reg[5] 
       (.C(s_axi_aclk),
        .CE(\up_dac_gpio_out_int_reg[0]_0 ),
        .CLR(s_axi_aresetn_0),
        .D(Q[5]),
        .Q(up_dac_gpio_out[5]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_gpio_out_int_reg[6] 
       (.C(s_axi_aclk),
        .CE(\up_dac_gpio_out_int_reg[0]_0 ),
        .CLR(s_axi_aresetn_0),
        .D(Q[6]),
        .Q(up_dac_gpio_out[6]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_gpio_out_int_reg[7] 
       (.C(s_axi_aclk),
        .CE(\up_dac_gpio_out_int_reg[0]_0 ),
        .CLR(s_axi_aresetn_0),
        .D(Q[7]),
        .Q(up_dac_gpio_out[7]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_gpio_out_int_reg[8] 
       (.C(s_axi_aclk),
        .CE(\up_dac_gpio_out_int_reg[0]_0 ),
        .CLR(s_axi_aresetn_0),
        .D(Q[8]),
        .Q(up_dac_gpio_out[8]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_gpio_out_int_reg[9] 
       (.C(s_axi_aclk),
        .CE(\up_dac_gpio_out_int_reg[0]_0 ),
        .CLR(s_axi_aresetn_0),
        .D(Q[9]),
        .Q(up_dac_gpio_out[9]));
  FDCE #(
    .INIT(1'b0)) 
    up_dac_par_enb_reg
       (.C(s_axi_aclk),
        .CE(up_dac_par_type0),
        .CLR(s_axi_aresetn_0),
        .D(Q[6]),
        .Q(up_dac_par_type_reg_0[1]));
  FDCE #(
    .INIT(1'b0)) 
    up_dac_par_type_reg
       (.C(s_axi_aclk),
        .CE(up_dac_par_type0),
        .CLR(s_axi_aresetn_0),
        .D(Q[7]),
        .Q(up_dac_par_type_reg_0[2]));
  FDCE #(
    .INIT(1'b0)) 
    up_dac_r1_mode_reg
       (.C(s_axi_aclk),
        .CE(up_dac_par_type0),
        .CLR(s_axi_aresetn_0),
        .D(Q[5]),
        .Q(D[14]));
  FDCE #(
    .INIT(1'b0)) 
    up_dac_sync_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(s_axi_aresetn_0),
        .D(up_dac_sync_reg_0),
        .Q(D[16]));
  FDCE #(
    .INIT(1'b0)) 
    up_mmcm_resetn_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(s_axi_aresetn_0),
        .D(up_mmcm_resetn_reg_0),
        .Q(data1[1]));
  FDCE #(
    .INIT(1'b0)) 
    up_rack_int_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(s_axi_aresetn_0),
        .D(up_rreq_s_12),
        .Q(up_rack_s));
  LUT4 #(
    .INIT(16'hC7F7)) 
    \up_rdata_int[8]_i_4 
       (.I0(up_data_cntrl[8]),
        .I1(\up_rdata_int[8]_i_2__0 [1]),
        .I2(\up_rdata_int[8]_i_2__0 [2]),
        .I3(up_dac_gpio_out[8]),
        .O(\up_dac_datarate_reg[8]_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(s_axi_aresetn_0),
        .D(\up_rdata_int_reg[31]_1 [0]),
        .Q(\up_rdata_int_reg[31]_0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[10] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(s_axi_aresetn_0),
        .D(\up_rdata_int_reg[31]_1 [10]),
        .Q(\up_rdata_int_reg[31]_0 [10]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[11] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(s_axi_aresetn_0),
        .D(\up_rdata_int_reg[31]_1 [11]),
        .Q(\up_rdata_int_reg[31]_0 [11]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[12] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(s_axi_aresetn_0),
        .D(\up_rdata_int_reg[31]_1 [12]),
        .Q(\up_rdata_int_reg[31]_0 [12]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[13] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(s_axi_aresetn_0),
        .D(\up_rdata_int_reg[31]_1 [13]),
        .Q(\up_rdata_int_reg[31]_0 [13]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[14] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(s_axi_aresetn_0),
        .D(\up_rdata_int_reg[31]_1 [14]),
        .Q(\up_rdata_int_reg[31]_0 [14]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[15] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(s_axi_aresetn_0),
        .D(\up_rdata_int_reg[31]_1 [15]),
        .Q(\up_rdata_int_reg[31]_0 [15]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[16] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(s_axi_aresetn_0),
        .D(\up_rdata_int_reg[31]_1 [16]),
        .Q(\up_rdata_int_reg[31]_0 [16]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[17] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(s_axi_aresetn_0),
        .D(\up_rdata_int_reg[31]_1 [17]),
        .Q(\up_rdata_int_reg[31]_0 [17]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[18] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(s_axi_aresetn_0),
        .D(\up_rdata_int_reg[31]_1 [18]),
        .Q(\up_rdata_int_reg[31]_0 [18]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[19] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(s_axi_aresetn_0),
        .D(\up_rdata_int_reg[31]_1 [19]),
        .Q(\up_rdata_int_reg[31]_0 [19]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(s_axi_aresetn_0),
        .D(\up_rdata_int_reg[31]_1 [1]),
        .Q(\up_rdata_int_reg[31]_0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[20] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(s_axi_aresetn_0),
        .D(\up_rdata_int_reg[31]_1 [20]),
        .Q(\up_rdata_int_reg[31]_0 [20]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[21] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(s_axi_aresetn_0),
        .D(\up_rdata_int_reg[31]_1 [21]),
        .Q(\up_rdata_int_reg[31]_0 [21]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[22] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(s_axi_aresetn_0),
        .D(\up_rdata_int_reg[31]_1 [22]),
        .Q(\up_rdata_int_reg[31]_0 [22]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[23] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(s_axi_aresetn_0),
        .D(\up_rdata_int_reg[31]_1 [23]),
        .Q(\up_rdata_int_reg[31]_0 [23]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[24] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(s_axi_aresetn_0),
        .D(\up_rdata_int_reg[31]_1 [24]),
        .Q(\up_rdata_int_reg[31]_0 [24]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[25] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(s_axi_aresetn_0),
        .D(\up_rdata_int_reg[31]_1 [25]),
        .Q(\up_rdata_int_reg[31]_0 [25]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[26] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(s_axi_aresetn_0),
        .D(\up_rdata_int_reg[31]_1 [26]),
        .Q(\up_rdata_int_reg[31]_0 [26]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[27] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(s_axi_aresetn_0),
        .D(\up_rdata_int_reg[31]_1 [27]),
        .Q(\up_rdata_int_reg[31]_0 [27]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[28] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(s_axi_aresetn_0),
        .D(\up_rdata_int_reg[31]_1 [28]),
        .Q(\up_rdata_int_reg[31]_0 [28]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[29] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(s_axi_aresetn_0),
        .D(\up_rdata_int_reg[31]_1 [29]),
        .Q(\up_rdata_int_reg[31]_0 [29]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(s_axi_aresetn_0),
        .D(\up_rdata_int_reg[31]_1 [2]),
        .Q(\up_rdata_int_reg[31]_0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[30] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(s_axi_aresetn_0),
        .D(\up_rdata_int_reg[31]_1 [30]),
        .Q(\up_rdata_int_reg[31]_0 [30]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[31] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(s_axi_aresetn_0),
        .D(\up_rdata_int_reg[31]_1 [31]),
        .Q(\up_rdata_int_reg[31]_0 [31]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(s_axi_aresetn_0),
        .D(\up_rdata_int_reg[31]_1 [3]),
        .Q(\up_rdata_int_reg[31]_0 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(s_axi_aresetn_0),
        .D(\up_rdata_int_reg[31]_1 [4]),
        .Q(\up_rdata_int_reg[31]_0 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(s_axi_aresetn_0),
        .D(\up_rdata_int_reg[31]_1 [5]),
        .Q(\up_rdata_int_reg[31]_0 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(s_axi_aresetn_0),
        .D(\up_rdata_int_reg[31]_1 [6]),
        .Q(\up_rdata_int_reg[31]_0 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[7] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(s_axi_aresetn_0),
        .D(\up_rdata_int_reg[31]_1 [7]),
        .Q(\up_rdata_int_reg[31]_0 [7]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[8] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(s_axi_aresetn_0),
        .D(\up_rdata_int_reg[31]_1 [8]),
        .Q(\up_rdata_int_reg[31]_0 [8]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[9] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(s_axi_aresetn_0),
        .D(\up_rdata_int_reg[31]_1 [9]),
        .Q(\up_rdata_int_reg[31]_0 [9]));
  FDCE #(
    .INIT(1'b0)) 
    up_resetn_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(s_axi_aresetn_0),
        .D(up_resetn_reg_0),
        .Q(data1[0]));
  FDCE #(
    .INIT(1'b0)) 
    \up_scratch_reg[0] 
       (.C(s_axi_aclk),
        .CE(\up_scratch_reg[0]_1 ),
        .CLR(s_axi_aresetn_0),
        .D(Q[0]),
        .Q(up_scratch));
  FDCE #(
    .INIT(1'b0)) 
    \up_scratch_reg[10] 
       (.C(s_axi_aclk),
        .CE(\up_scratch_reg[0]_1 ),
        .CLR(s_axi_aresetn_0),
        .D(Q[10]),
        .Q(\up_scratch_reg[31]_0 [9]));
  FDCE #(
    .INIT(1'b0)) 
    \up_scratch_reg[11] 
       (.C(s_axi_aclk),
        .CE(\up_scratch_reg[0]_1 ),
        .CLR(s_axi_aresetn_0),
        .D(Q[11]),
        .Q(\up_scratch_reg[31]_0 [10]));
  FDCE #(
    .INIT(1'b0)) 
    \up_scratch_reg[12] 
       (.C(s_axi_aclk),
        .CE(\up_scratch_reg[0]_1 ),
        .CLR(s_axi_aresetn_0),
        .D(Q[12]),
        .Q(\up_scratch_reg[31]_0 [11]));
  FDCE #(
    .INIT(1'b0)) 
    \up_scratch_reg[13] 
       (.C(s_axi_aclk),
        .CE(\up_scratch_reg[0]_1 ),
        .CLR(s_axi_aresetn_0),
        .D(Q[13]),
        .Q(\up_scratch_reg[31]_0 [12]));
  FDCE #(
    .INIT(1'b0)) 
    \up_scratch_reg[14] 
       (.C(s_axi_aclk),
        .CE(\up_scratch_reg[0]_1 ),
        .CLR(s_axi_aresetn_0),
        .D(Q[14]),
        .Q(\up_scratch_reg[31]_0 [13]));
  FDCE #(
    .INIT(1'b0)) 
    \up_scratch_reg[15] 
       (.C(s_axi_aclk),
        .CE(\up_scratch_reg[0]_1 ),
        .CLR(s_axi_aresetn_0),
        .D(Q[15]),
        .Q(\up_scratch_reg[31]_0 [14]));
  FDCE #(
    .INIT(1'b0)) 
    \up_scratch_reg[16] 
       (.C(s_axi_aclk),
        .CE(\up_scratch_reg[0]_1 ),
        .CLR(s_axi_aresetn_0),
        .D(Q[16]),
        .Q(\up_scratch_reg[31]_0 [15]));
  FDCE #(
    .INIT(1'b0)) 
    \up_scratch_reg[17] 
       (.C(s_axi_aclk),
        .CE(\up_scratch_reg[0]_1 ),
        .CLR(s_axi_aresetn_0),
        .D(Q[17]),
        .Q(\up_scratch_reg[31]_0 [16]));
  FDCE #(
    .INIT(1'b0)) 
    \up_scratch_reg[18] 
       (.C(s_axi_aclk),
        .CE(\up_scratch_reg[0]_1 ),
        .CLR(s_axi_aresetn_0),
        .D(Q[18]),
        .Q(\up_scratch_reg[31]_0 [17]));
  FDCE #(
    .INIT(1'b0)) 
    \up_scratch_reg[19] 
       (.C(s_axi_aclk),
        .CE(\up_scratch_reg[0]_1 ),
        .CLR(s_axi_aresetn_0),
        .D(Q[19]),
        .Q(\up_scratch_reg[31]_0 [18]));
  FDCE #(
    .INIT(1'b0)) 
    \up_scratch_reg[1] 
       (.C(s_axi_aclk),
        .CE(\up_scratch_reg[0]_1 ),
        .CLR(s_axi_aresetn_0),
        .D(Q[1]),
        .Q(\up_scratch_reg[31]_0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \up_scratch_reg[20] 
       (.C(s_axi_aclk),
        .CE(\up_scratch_reg[0]_1 ),
        .CLR(s_axi_aresetn_0),
        .D(Q[20]),
        .Q(\up_scratch_reg[31]_0 [19]));
  FDCE #(
    .INIT(1'b0)) 
    \up_scratch_reg[21] 
       (.C(s_axi_aclk),
        .CE(\up_scratch_reg[0]_1 ),
        .CLR(s_axi_aresetn_0),
        .D(Q[21]),
        .Q(\up_scratch_reg[31]_0 [20]));
  FDCE #(
    .INIT(1'b0)) 
    \up_scratch_reg[22] 
       (.C(s_axi_aclk),
        .CE(\up_scratch_reg[0]_1 ),
        .CLR(s_axi_aresetn_0),
        .D(Q[22]),
        .Q(\up_scratch_reg[31]_0 [21]));
  FDCE #(
    .INIT(1'b0)) 
    \up_scratch_reg[23] 
       (.C(s_axi_aclk),
        .CE(\up_scratch_reg[0]_1 ),
        .CLR(s_axi_aresetn_0),
        .D(Q[23]),
        .Q(\up_scratch_reg[31]_0 [22]));
  FDCE #(
    .INIT(1'b0)) 
    \up_scratch_reg[24] 
       (.C(s_axi_aclk),
        .CE(\up_scratch_reg[0]_1 ),
        .CLR(s_axi_aresetn_0),
        .D(Q[24]),
        .Q(\up_scratch_reg[31]_0 [23]));
  FDCE #(
    .INIT(1'b0)) 
    \up_scratch_reg[25] 
       (.C(s_axi_aclk),
        .CE(\up_scratch_reg[0]_1 ),
        .CLR(s_axi_aresetn_0),
        .D(Q[25]),
        .Q(\up_scratch_reg[31]_0 [24]));
  FDCE #(
    .INIT(1'b0)) 
    \up_scratch_reg[26] 
       (.C(s_axi_aclk),
        .CE(\up_scratch_reg[0]_1 ),
        .CLR(s_axi_aresetn_0),
        .D(Q[26]),
        .Q(\up_scratch_reg[31]_0 [25]));
  FDCE #(
    .INIT(1'b0)) 
    \up_scratch_reg[27] 
       (.C(s_axi_aclk),
        .CE(\up_scratch_reg[0]_1 ),
        .CLR(s_axi_aresetn_0),
        .D(Q[27]),
        .Q(\up_scratch_reg[31]_0 [26]));
  FDCE #(
    .INIT(1'b0)) 
    \up_scratch_reg[28] 
       (.C(s_axi_aclk),
        .CE(\up_scratch_reg[0]_1 ),
        .CLR(s_axi_aresetn_0),
        .D(Q[28]),
        .Q(\up_scratch_reg[31]_0 [27]));
  FDCE #(
    .INIT(1'b0)) 
    \up_scratch_reg[29] 
       (.C(s_axi_aclk),
        .CE(\up_scratch_reg[0]_1 ),
        .CLR(s_axi_aresetn_0),
        .D(Q[29]),
        .Q(\up_scratch_reg[31]_0 [28]));
  FDCE #(
    .INIT(1'b0)) 
    \up_scratch_reg[2] 
       (.C(s_axi_aclk),
        .CE(\up_scratch_reg[0]_1 ),
        .CLR(s_axi_aresetn_0),
        .D(Q[2]),
        .Q(\up_scratch_reg[31]_0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \up_scratch_reg[30] 
       (.C(s_axi_aclk),
        .CE(\up_scratch_reg[0]_1 ),
        .CLR(s_axi_aresetn_0),
        .D(Q[30]),
        .Q(\up_scratch_reg[31]_0 [29]));
  FDCE #(
    .INIT(1'b0)) 
    \up_scratch_reg[31] 
       (.C(s_axi_aclk),
        .CE(\up_scratch_reg[0]_1 ),
        .CLR(s_axi_aresetn_0),
        .D(Q[31]),
        .Q(\up_scratch_reg[31]_0 [30]));
  FDCE #(
    .INIT(1'b0)) 
    \up_scratch_reg[3] 
       (.C(s_axi_aclk),
        .CE(\up_scratch_reg[0]_1 ),
        .CLR(s_axi_aresetn_0),
        .D(Q[3]),
        .Q(\up_scratch_reg[31]_0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \up_scratch_reg[4] 
       (.C(s_axi_aclk),
        .CE(\up_scratch_reg[0]_1 ),
        .CLR(s_axi_aresetn_0),
        .D(Q[4]),
        .Q(\up_scratch_reg[31]_0 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \up_scratch_reg[5] 
       (.C(s_axi_aclk),
        .CE(\up_scratch_reg[0]_1 ),
        .CLR(s_axi_aresetn_0),
        .D(Q[5]),
        .Q(\up_scratch_reg[31]_0 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \up_scratch_reg[6] 
       (.C(s_axi_aclk),
        .CE(\up_scratch_reg[0]_1 ),
        .CLR(s_axi_aresetn_0),
        .D(Q[6]),
        .Q(\up_scratch_reg[31]_0 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \up_scratch_reg[7] 
       (.C(s_axi_aclk),
        .CE(\up_scratch_reg[0]_1 ),
        .CLR(s_axi_aresetn_0),
        .D(Q[7]),
        .Q(\up_scratch_reg[31]_0 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \up_scratch_reg[8] 
       (.C(s_axi_aclk),
        .CE(\up_scratch_reg[0]_1 ),
        .CLR(s_axi_aresetn_0),
        .D(Q[8]),
        .Q(\up_scratch_reg[31]_0 [7]));
  FDCE #(
    .INIT(1'b0)) 
    \up_scratch_reg[9] 
       (.C(s_axi_aclk),
        .CE(\up_scratch_reg[0]_1 ),
        .CLR(s_axi_aresetn_0),
        .D(Q[9]),
        .Q(\up_scratch_reg[31]_0 [8]));
  FDCE #(
    .INIT(1'b0)) 
    up_status_unf_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(s_axi_aresetn_0),
        .D(up_status_unf_reg_0),
        .Q(up_status_unf));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \up_timer[0]_i_15 
       (.I0(up_timer_reg[10]),
        .I1(up_timer_reg[3]),
        .I2(up_timer_reg[28]),
        .I3(up_timer_reg[1]),
        .O(\up_timer[0]_i_15_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \up_timer[0]_i_16 
       (.I0(up_timer_reg[19]),
        .I1(up_timer_reg[23]),
        .I2(up_timer_reg[27]),
        .I3(up_timer_reg[29]),
        .I4(\up_timer[0]_i_20_n_0 ),
        .O(\up_timer[0]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \up_timer[0]_i_17 
       (.I0(up_timer_reg[11]),
        .I1(up_timer_reg[9]),
        .I2(up_timer_reg[14]),
        .I3(up_timer_reg[5]),
        .O(\up_timer[0]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \up_timer[0]_i_18 
       (.I0(up_timer_reg[16]),
        .I1(up_timer_reg[15]),
        .I2(up_timer_reg[31]),
        .I3(up_timer_reg[6]),
        .O(\up_timer[0]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \up_timer[0]_i_19 
       (.I0(up_timer_reg[24]),
        .I1(up_timer_reg[21]),
        .I2(up_timer_reg[13]),
        .I3(up_timer_reg[4]),
        .O(\up_timer[0]_i_19_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \up_timer[0]_i_1__0 
       (.I0(\up_timer_reg[0]_0 ),
        .I1(up_timer_reg[17]),
        .I2(\up_timer[0]_i_4__0_n_0 ),
        .I3(\up_timer[0]_i_5__0_n_0 ),
        .O(\up_timer[0]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \up_timer[0]_i_20 
       (.I0(up_timer_reg[25]),
        .I1(up_timer_reg[20]),
        .I2(up_timer_reg[8]),
        .I3(up_timer_reg[0]),
        .O(\up_timer[0]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \up_timer[0]_i_4__0 
       (.I0(\up_timer[0]_i_15_n_0 ),
        .I1(up_timer_reg[26]),
        .I2(up_timer_reg[22]),
        .I3(up_timer_reg[30]),
        .I4(up_timer_reg[18]),
        .I5(\up_timer[0]_i_16_n_0 ),
        .O(\up_timer[0]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \up_timer[0]_i_5__0 
       (.I0(\up_timer[0]_i_17_n_0 ),
        .I1(\up_timer[0]_i_18_n_0 ),
        .I2(\up_timer[0]_i_19_n_0 ),
        .I3(up_timer_reg[7]),
        .I4(up_timer_reg[12]),
        .I5(up_timer_reg[2]),
        .O(\up_timer[0]_i_5__0_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \up_timer_reg[0] 
       (.C(s_axi_aclk),
        .CE(\up_timer[0]_i_1__0_n_0 ),
        .CLR(s_axi_aresetn_0),
        .D(O[0]),
        .Q(up_timer_reg[0]));
  FDCE #(
    .INIT(1'b0)) 
    \up_timer_reg[10] 
       (.C(s_axi_aclk),
        .CE(\up_timer[0]_i_1__0_n_0 ),
        .CLR(s_axi_aresetn_0),
        .D(\up_timer_reg[11]_0 [2]),
        .Q(up_timer_reg[10]));
  FDCE #(
    .INIT(1'b0)) 
    \up_timer_reg[11] 
       (.C(s_axi_aclk),
        .CE(\up_timer[0]_i_1__0_n_0 ),
        .CLR(s_axi_aresetn_0),
        .D(\up_timer_reg[11]_0 [3]),
        .Q(up_timer_reg[11]));
  FDCE #(
    .INIT(1'b0)) 
    \up_timer_reg[12] 
       (.C(s_axi_aclk),
        .CE(\up_timer[0]_i_1__0_n_0 ),
        .CLR(s_axi_aresetn_0),
        .D(\up_timer_reg[15]_0 [0]),
        .Q(up_timer_reg[12]));
  FDCE #(
    .INIT(1'b0)) 
    \up_timer_reg[13] 
       (.C(s_axi_aclk),
        .CE(\up_timer[0]_i_1__0_n_0 ),
        .CLR(s_axi_aresetn_0),
        .D(\up_timer_reg[15]_0 [1]),
        .Q(up_timer_reg[13]));
  FDCE #(
    .INIT(1'b0)) 
    \up_timer_reg[14] 
       (.C(s_axi_aclk),
        .CE(\up_timer[0]_i_1__0_n_0 ),
        .CLR(s_axi_aresetn_0),
        .D(\up_timer_reg[15]_0 [2]),
        .Q(up_timer_reg[14]));
  FDCE #(
    .INIT(1'b0)) 
    \up_timer_reg[15] 
       (.C(s_axi_aclk),
        .CE(\up_timer[0]_i_1__0_n_0 ),
        .CLR(s_axi_aresetn_0),
        .D(\up_timer_reg[15]_0 [3]),
        .Q(up_timer_reg[15]));
  FDCE #(
    .INIT(1'b0)) 
    \up_timer_reg[16] 
       (.C(s_axi_aclk),
        .CE(\up_timer[0]_i_1__0_n_0 ),
        .CLR(s_axi_aresetn_0),
        .D(\up_timer_reg[19]_0 [0]),
        .Q(up_timer_reg[16]));
  FDCE #(
    .INIT(1'b0)) 
    \up_timer_reg[17] 
       (.C(s_axi_aclk),
        .CE(\up_timer[0]_i_1__0_n_0 ),
        .CLR(s_axi_aresetn_0),
        .D(\up_timer_reg[19]_0 [1]),
        .Q(up_timer_reg[17]));
  FDCE #(
    .INIT(1'b0)) 
    \up_timer_reg[18] 
       (.C(s_axi_aclk),
        .CE(\up_timer[0]_i_1__0_n_0 ),
        .CLR(s_axi_aresetn_0),
        .D(\up_timer_reg[19]_0 [2]),
        .Q(up_timer_reg[18]));
  FDCE #(
    .INIT(1'b0)) 
    \up_timer_reg[19] 
       (.C(s_axi_aclk),
        .CE(\up_timer[0]_i_1__0_n_0 ),
        .CLR(s_axi_aresetn_0),
        .D(\up_timer_reg[19]_0 [3]),
        .Q(up_timer_reg[19]));
  FDCE #(
    .INIT(1'b0)) 
    \up_timer_reg[1] 
       (.C(s_axi_aclk),
        .CE(\up_timer[0]_i_1__0_n_0 ),
        .CLR(s_axi_aresetn_0),
        .D(O[1]),
        .Q(up_timer_reg[1]));
  FDCE #(
    .INIT(1'b0)) 
    \up_timer_reg[20] 
       (.C(s_axi_aclk),
        .CE(\up_timer[0]_i_1__0_n_0 ),
        .CLR(s_axi_aresetn_0),
        .D(\up_timer_reg[23]_0 [0]),
        .Q(up_timer_reg[20]));
  FDCE #(
    .INIT(1'b0)) 
    \up_timer_reg[21] 
       (.C(s_axi_aclk),
        .CE(\up_timer[0]_i_1__0_n_0 ),
        .CLR(s_axi_aresetn_0),
        .D(\up_timer_reg[23]_0 [1]),
        .Q(up_timer_reg[21]));
  FDCE #(
    .INIT(1'b0)) 
    \up_timer_reg[22] 
       (.C(s_axi_aclk),
        .CE(\up_timer[0]_i_1__0_n_0 ),
        .CLR(s_axi_aresetn_0),
        .D(\up_timer_reg[23]_0 [2]),
        .Q(up_timer_reg[22]));
  FDCE #(
    .INIT(1'b0)) 
    \up_timer_reg[23] 
       (.C(s_axi_aclk),
        .CE(\up_timer[0]_i_1__0_n_0 ),
        .CLR(s_axi_aresetn_0),
        .D(\up_timer_reg[23]_0 [3]),
        .Q(up_timer_reg[23]));
  FDCE #(
    .INIT(1'b0)) 
    \up_timer_reg[24] 
       (.C(s_axi_aclk),
        .CE(\up_timer[0]_i_1__0_n_0 ),
        .CLR(s_axi_aresetn_0),
        .D(\up_timer_reg[27]_0 [0]),
        .Q(up_timer_reg[24]));
  FDCE #(
    .INIT(1'b0)) 
    \up_timer_reg[25] 
       (.C(s_axi_aclk),
        .CE(\up_timer[0]_i_1__0_n_0 ),
        .CLR(s_axi_aresetn_0),
        .D(\up_timer_reg[27]_0 [1]),
        .Q(up_timer_reg[25]));
  FDCE #(
    .INIT(1'b0)) 
    \up_timer_reg[26] 
       (.C(s_axi_aclk),
        .CE(\up_timer[0]_i_1__0_n_0 ),
        .CLR(s_axi_aresetn_0),
        .D(\up_timer_reg[27]_0 [2]),
        .Q(up_timer_reg[26]));
  FDCE #(
    .INIT(1'b0)) 
    \up_timer_reg[27] 
       (.C(s_axi_aclk),
        .CE(\up_timer[0]_i_1__0_n_0 ),
        .CLR(s_axi_aresetn_0),
        .D(\up_timer_reg[27]_0 [3]),
        .Q(up_timer_reg[27]));
  FDCE #(
    .INIT(1'b0)) 
    \up_timer_reg[28] 
       (.C(s_axi_aclk),
        .CE(\up_timer[0]_i_1__0_n_0 ),
        .CLR(s_axi_aresetn_0),
        .D(\up_timer_reg[31]_0 [0]),
        .Q(up_timer_reg[28]));
  FDCE #(
    .INIT(1'b0)) 
    \up_timer_reg[29] 
       (.C(s_axi_aclk),
        .CE(\up_timer[0]_i_1__0_n_0 ),
        .CLR(s_axi_aresetn_0),
        .D(\up_timer_reg[31]_0 [1]),
        .Q(up_timer_reg[29]));
  FDCE #(
    .INIT(1'b0)) 
    \up_timer_reg[2] 
       (.C(s_axi_aclk),
        .CE(\up_timer[0]_i_1__0_n_0 ),
        .CLR(s_axi_aresetn_0),
        .D(O[2]),
        .Q(up_timer_reg[2]));
  FDCE #(
    .INIT(1'b0)) 
    \up_timer_reg[30] 
       (.C(s_axi_aclk),
        .CE(\up_timer[0]_i_1__0_n_0 ),
        .CLR(s_axi_aresetn_0),
        .D(\up_timer_reg[31]_0 [2]),
        .Q(up_timer_reg[30]));
  FDCE #(
    .INIT(1'b0)) 
    \up_timer_reg[31] 
       (.C(s_axi_aclk),
        .CE(\up_timer[0]_i_1__0_n_0 ),
        .CLR(s_axi_aresetn_0),
        .D(\up_timer_reg[31]_0 [3]),
        .Q(up_timer_reg[31]));
  FDCE #(
    .INIT(1'b0)) 
    \up_timer_reg[3] 
       (.C(s_axi_aclk),
        .CE(\up_timer[0]_i_1__0_n_0 ),
        .CLR(s_axi_aresetn_0),
        .D(O[3]),
        .Q(up_timer_reg[3]));
  FDCE #(
    .INIT(1'b0)) 
    \up_timer_reg[4] 
       (.C(s_axi_aclk),
        .CE(\up_timer[0]_i_1__0_n_0 ),
        .CLR(s_axi_aresetn_0),
        .D(\up_timer_reg[7]_0 [0]),
        .Q(up_timer_reg[4]));
  FDCE #(
    .INIT(1'b0)) 
    \up_timer_reg[5] 
       (.C(s_axi_aclk),
        .CE(\up_timer[0]_i_1__0_n_0 ),
        .CLR(s_axi_aresetn_0),
        .D(\up_timer_reg[7]_0 [1]),
        .Q(up_timer_reg[5]));
  FDCE #(
    .INIT(1'b0)) 
    \up_timer_reg[6] 
       (.C(s_axi_aclk),
        .CE(\up_timer[0]_i_1__0_n_0 ),
        .CLR(s_axi_aresetn_0),
        .D(\up_timer_reg[7]_0 [2]),
        .Q(up_timer_reg[6]));
  FDCE #(
    .INIT(1'b0)) 
    \up_timer_reg[7] 
       (.C(s_axi_aclk),
        .CE(\up_timer[0]_i_1__0_n_0 ),
        .CLR(s_axi_aresetn_0),
        .D(\up_timer_reg[7]_0 [3]),
        .Q(up_timer_reg[7]));
  FDCE #(
    .INIT(1'b0)) 
    \up_timer_reg[8] 
       (.C(s_axi_aclk),
        .CE(\up_timer[0]_i_1__0_n_0 ),
        .CLR(s_axi_aresetn_0),
        .D(\up_timer_reg[11]_0 [0]),
        .Q(up_timer_reg[8]));
  FDCE #(
    .INIT(1'b0)) 
    \up_timer_reg[9] 
       (.C(s_axi_aclk),
        .CE(\up_timer[0]_i_1__0_n_0 ),
        .CLR(s_axi_aresetn_0),
        .D(\up_timer_reg[11]_0 [1]),
        .Q(up_timer_reg[9]));
  FDCE #(
    .INIT(1'b0)) 
    up_wack_int_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(s_axi_aresetn_0),
        .D(up_wreq_s),
        .Q(up_wack_s));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_delay_cntrl
   (up_dlocked_m2,
    up_dlocked_m3,
    up_wack_s,
    up_dlocked,
    up_rack_s,
    delay_rst,
    \up_dld_int_reg[6]_0 ,
    \up_dwdata_int_reg[34]_0 ,
    Q,
    p_0_in_14,
    delay_locked,
    s_axi_aclk,
    up_wreq_s_25,
    up_rreq_s_26,
    delay_clk,
    s_axi_aresetn,
    \up_dld_int_reg[6]_1 ,
    \up_dwdata_int_reg[4]_0 ,
    D);
  output up_dlocked_m2;
  output up_dlocked_m3;
  output [0:0]up_wack_s;
  output up_dlocked;
  output [0:0]up_rack_s;
  output delay_rst;
  output [6:0]\up_dld_int_reg[6]_0 ;
  output [34:0]\up_dwdata_int_reg[34]_0 ;
  output [5:0]Q;
  input p_0_in_14;
  input delay_locked;
  input s_axi_aclk;
  input up_wreq_s_25;
  input up_rreq_s_26;
  input delay_clk;
  input s_axi_aresetn;
  input [6:0]\up_dld_int_reg[6]_1 ;
  input [4:0]\up_dwdata_int_reg[4]_0 ;
  input [5:0]D;

  wire [5:0]D;
  wire [5:0]Q;
  wire delay_clk;
  wire delay_locked;
  wire delay_rst;
  wire p_0_in_14;
  wire s_axi_aclk;
  wire s_axi_aresetn;
  wire [6:0]\up_dld_int_reg[6]_0 ;
  wire [6:0]\up_dld_int_reg[6]_1 ;
  wire up_dlocked;
  wire up_dlocked_m1;
  wire up_dlocked_m2;
  wire up_dlocked_m3;
  wire \up_dwdata_int[34]_i_1_n_0 ;
  wire [34:0]\up_dwdata_int_reg[34]_0 ;
  wire [4:0]\up_dwdata_int_reg[4]_0 ;
  wire up_preset;
  wire [0:0]up_rack_s;
  wire up_rreq_s_26;
  wire [0:0]up_wack_s;
  wire up_wreq_s_25;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_rst__xdcDup__1 i_delay_rst_reg
       (.delay_clk(delay_clk),
        .delay_rst(delay_rst),
        .up_preset(up_preset));
  FDRE #(
    .INIT(1'b0)) 
    \up_dld_int_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\up_dld_int_reg[6]_1 [0]),
        .Q(\up_dld_int_reg[6]_0 [0]),
        .R(p_0_in_14));
  FDRE #(
    .INIT(1'b0)) 
    \up_dld_int_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\up_dld_int_reg[6]_1 [1]),
        .Q(\up_dld_int_reg[6]_0 [1]),
        .R(p_0_in_14));
  FDRE #(
    .INIT(1'b0)) 
    \up_dld_int_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\up_dld_int_reg[6]_1 [2]),
        .Q(\up_dld_int_reg[6]_0 [2]),
        .R(p_0_in_14));
  FDRE #(
    .INIT(1'b0)) 
    \up_dld_int_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\up_dld_int_reg[6]_1 [3]),
        .Q(\up_dld_int_reg[6]_0 [3]),
        .R(p_0_in_14));
  FDRE #(
    .INIT(1'b0)) 
    \up_dld_int_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\up_dld_int_reg[6]_1 [4]),
        .Q(\up_dld_int_reg[6]_0 [4]),
        .R(p_0_in_14));
  FDRE #(
    .INIT(1'b0)) 
    \up_dld_int_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\up_dld_int_reg[6]_1 [5]),
        .Q(\up_dld_int_reg[6]_0 [5]),
        .R(p_0_in_14));
  FDRE #(
    .INIT(1'b0)) 
    \up_dld_int_reg[6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\up_dld_int_reg[6]_1 [6]),
        .Q(\up_dld_int_reg[6]_0 [6]),
        .R(p_0_in_14));
  FDRE #(
    .INIT(1'b0)) 
    up_dlocked_m1_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(delay_locked),
        .Q(up_dlocked_m1),
        .R(p_0_in_14));
  FDRE #(
    .INIT(1'b0)) 
    up_dlocked_m2_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(up_dlocked_m1),
        .Q(up_dlocked_m2),
        .R(p_0_in_14));
  FDRE #(
    .INIT(1'b0)) 
    up_dlocked_m3_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(up_dlocked_m2),
        .Q(up_dlocked_m3),
        .R(p_0_in_14));
  FDRE #(
    .INIT(1'b0)) 
    up_dlocked_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(up_dlocked_m3),
        .Q(up_dlocked),
        .R(p_0_in_14));
  LUT3 #(
    .INIT(8'h4F)) 
    \up_dwdata_int[34]_i_1 
       (.I0(up_dlocked_m3),
        .I1(up_dlocked_m2),
        .I2(s_axi_aresetn),
        .O(\up_dwdata_int[34]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_dwdata_int_reg[0] 
       (.C(s_axi_aclk),
        .CE(\up_dld_int_reg[6]_1 [0]),
        .D(\up_dwdata_int_reg[4]_0 [0]),
        .Q(\up_dwdata_int_reg[34]_0 [0]),
        .R(\up_dwdata_int[34]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_dwdata_int_reg[10] 
       (.C(s_axi_aclk),
        .CE(\up_dld_int_reg[6]_1 [2]),
        .D(\up_dwdata_int_reg[4]_0 [0]),
        .Q(\up_dwdata_int_reg[34]_0 [10]),
        .R(\up_dwdata_int[34]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_dwdata_int_reg[11] 
       (.C(s_axi_aclk),
        .CE(\up_dld_int_reg[6]_1 [2]),
        .D(\up_dwdata_int_reg[4]_0 [1]),
        .Q(\up_dwdata_int_reg[34]_0 [11]),
        .R(\up_dwdata_int[34]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_dwdata_int_reg[12] 
       (.C(s_axi_aclk),
        .CE(\up_dld_int_reg[6]_1 [2]),
        .D(\up_dwdata_int_reg[4]_0 [2]),
        .Q(\up_dwdata_int_reg[34]_0 [12]),
        .R(\up_dwdata_int[34]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_dwdata_int_reg[13] 
       (.C(s_axi_aclk),
        .CE(\up_dld_int_reg[6]_1 [2]),
        .D(\up_dwdata_int_reg[4]_0 [3]),
        .Q(\up_dwdata_int_reg[34]_0 [13]),
        .R(\up_dwdata_int[34]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_dwdata_int_reg[14] 
       (.C(s_axi_aclk),
        .CE(\up_dld_int_reg[6]_1 [2]),
        .D(\up_dwdata_int_reg[4]_0 [4]),
        .Q(\up_dwdata_int_reg[34]_0 [14]),
        .R(\up_dwdata_int[34]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_dwdata_int_reg[15] 
       (.C(s_axi_aclk),
        .CE(\up_dld_int_reg[6]_1 [3]),
        .D(\up_dwdata_int_reg[4]_0 [0]),
        .Q(\up_dwdata_int_reg[34]_0 [15]),
        .R(\up_dwdata_int[34]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_dwdata_int_reg[16] 
       (.C(s_axi_aclk),
        .CE(\up_dld_int_reg[6]_1 [3]),
        .D(\up_dwdata_int_reg[4]_0 [1]),
        .Q(\up_dwdata_int_reg[34]_0 [16]),
        .R(\up_dwdata_int[34]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_dwdata_int_reg[17] 
       (.C(s_axi_aclk),
        .CE(\up_dld_int_reg[6]_1 [3]),
        .D(\up_dwdata_int_reg[4]_0 [2]),
        .Q(\up_dwdata_int_reg[34]_0 [17]),
        .R(\up_dwdata_int[34]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_dwdata_int_reg[18] 
       (.C(s_axi_aclk),
        .CE(\up_dld_int_reg[6]_1 [3]),
        .D(\up_dwdata_int_reg[4]_0 [3]),
        .Q(\up_dwdata_int_reg[34]_0 [18]),
        .R(\up_dwdata_int[34]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_dwdata_int_reg[19] 
       (.C(s_axi_aclk),
        .CE(\up_dld_int_reg[6]_1 [3]),
        .D(\up_dwdata_int_reg[4]_0 [4]),
        .Q(\up_dwdata_int_reg[34]_0 [19]),
        .R(\up_dwdata_int[34]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_dwdata_int_reg[1] 
       (.C(s_axi_aclk),
        .CE(\up_dld_int_reg[6]_1 [0]),
        .D(\up_dwdata_int_reg[4]_0 [1]),
        .Q(\up_dwdata_int_reg[34]_0 [1]),
        .R(\up_dwdata_int[34]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_dwdata_int_reg[20] 
       (.C(s_axi_aclk),
        .CE(\up_dld_int_reg[6]_1 [4]),
        .D(\up_dwdata_int_reg[4]_0 [0]),
        .Q(\up_dwdata_int_reg[34]_0 [20]),
        .R(\up_dwdata_int[34]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_dwdata_int_reg[21] 
       (.C(s_axi_aclk),
        .CE(\up_dld_int_reg[6]_1 [4]),
        .D(\up_dwdata_int_reg[4]_0 [1]),
        .Q(\up_dwdata_int_reg[34]_0 [21]),
        .R(\up_dwdata_int[34]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_dwdata_int_reg[22] 
       (.C(s_axi_aclk),
        .CE(\up_dld_int_reg[6]_1 [4]),
        .D(\up_dwdata_int_reg[4]_0 [2]),
        .Q(\up_dwdata_int_reg[34]_0 [22]),
        .R(\up_dwdata_int[34]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_dwdata_int_reg[23] 
       (.C(s_axi_aclk),
        .CE(\up_dld_int_reg[6]_1 [4]),
        .D(\up_dwdata_int_reg[4]_0 [3]),
        .Q(\up_dwdata_int_reg[34]_0 [23]),
        .R(\up_dwdata_int[34]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_dwdata_int_reg[24] 
       (.C(s_axi_aclk),
        .CE(\up_dld_int_reg[6]_1 [4]),
        .D(\up_dwdata_int_reg[4]_0 [4]),
        .Q(\up_dwdata_int_reg[34]_0 [24]),
        .R(\up_dwdata_int[34]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_dwdata_int_reg[25] 
       (.C(s_axi_aclk),
        .CE(\up_dld_int_reg[6]_1 [5]),
        .D(\up_dwdata_int_reg[4]_0 [0]),
        .Q(\up_dwdata_int_reg[34]_0 [25]),
        .R(\up_dwdata_int[34]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_dwdata_int_reg[26] 
       (.C(s_axi_aclk),
        .CE(\up_dld_int_reg[6]_1 [5]),
        .D(\up_dwdata_int_reg[4]_0 [1]),
        .Q(\up_dwdata_int_reg[34]_0 [26]),
        .R(\up_dwdata_int[34]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_dwdata_int_reg[27] 
       (.C(s_axi_aclk),
        .CE(\up_dld_int_reg[6]_1 [5]),
        .D(\up_dwdata_int_reg[4]_0 [2]),
        .Q(\up_dwdata_int_reg[34]_0 [27]),
        .R(\up_dwdata_int[34]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_dwdata_int_reg[28] 
       (.C(s_axi_aclk),
        .CE(\up_dld_int_reg[6]_1 [5]),
        .D(\up_dwdata_int_reg[4]_0 [3]),
        .Q(\up_dwdata_int_reg[34]_0 [28]),
        .R(\up_dwdata_int[34]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_dwdata_int_reg[29] 
       (.C(s_axi_aclk),
        .CE(\up_dld_int_reg[6]_1 [5]),
        .D(\up_dwdata_int_reg[4]_0 [4]),
        .Q(\up_dwdata_int_reg[34]_0 [29]),
        .R(\up_dwdata_int[34]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_dwdata_int_reg[2] 
       (.C(s_axi_aclk),
        .CE(\up_dld_int_reg[6]_1 [0]),
        .D(\up_dwdata_int_reg[4]_0 [2]),
        .Q(\up_dwdata_int_reg[34]_0 [2]),
        .R(\up_dwdata_int[34]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_dwdata_int_reg[30] 
       (.C(s_axi_aclk),
        .CE(\up_dld_int_reg[6]_1 [6]),
        .D(\up_dwdata_int_reg[4]_0 [0]),
        .Q(\up_dwdata_int_reg[34]_0 [30]),
        .R(\up_dwdata_int[34]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_dwdata_int_reg[31] 
       (.C(s_axi_aclk),
        .CE(\up_dld_int_reg[6]_1 [6]),
        .D(\up_dwdata_int_reg[4]_0 [1]),
        .Q(\up_dwdata_int_reg[34]_0 [31]),
        .R(\up_dwdata_int[34]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_dwdata_int_reg[32] 
       (.C(s_axi_aclk),
        .CE(\up_dld_int_reg[6]_1 [6]),
        .D(\up_dwdata_int_reg[4]_0 [2]),
        .Q(\up_dwdata_int_reg[34]_0 [32]),
        .R(\up_dwdata_int[34]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_dwdata_int_reg[33] 
       (.C(s_axi_aclk),
        .CE(\up_dld_int_reg[6]_1 [6]),
        .D(\up_dwdata_int_reg[4]_0 [3]),
        .Q(\up_dwdata_int_reg[34]_0 [33]),
        .R(\up_dwdata_int[34]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_dwdata_int_reg[34] 
       (.C(s_axi_aclk),
        .CE(\up_dld_int_reg[6]_1 [6]),
        .D(\up_dwdata_int_reg[4]_0 [4]),
        .Q(\up_dwdata_int_reg[34]_0 [34]),
        .R(\up_dwdata_int[34]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_dwdata_int_reg[3] 
       (.C(s_axi_aclk),
        .CE(\up_dld_int_reg[6]_1 [0]),
        .D(\up_dwdata_int_reg[4]_0 [3]),
        .Q(\up_dwdata_int_reg[34]_0 [3]),
        .R(\up_dwdata_int[34]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_dwdata_int_reg[4] 
       (.C(s_axi_aclk),
        .CE(\up_dld_int_reg[6]_1 [0]),
        .D(\up_dwdata_int_reg[4]_0 [4]),
        .Q(\up_dwdata_int_reg[34]_0 [4]),
        .R(\up_dwdata_int[34]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_dwdata_int_reg[5] 
       (.C(s_axi_aclk),
        .CE(\up_dld_int_reg[6]_1 [1]),
        .D(\up_dwdata_int_reg[4]_0 [0]),
        .Q(\up_dwdata_int_reg[34]_0 [5]),
        .R(\up_dwdata_int[34]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_dwdata_int_reg[6] 
       (.C(s_axi_aclk),
        .CE(\up_dld_int_reg[6]_1 [1]),
        .D(\up_dwdata_int_reg[4]_0 [1]),
        .Q(\up_dwdata_int_reg[34]_0 [6]),
        .R(\up_dwdata_int[34]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_dwdata_int_reg[7] 
       (.C(s_axi_aclk),
        .CE(\up_dld_int_reg[6]_1 [1]),
        .D(\up_dwdata_int_reg[4]_0 [2]),
        .Q(\up_dwdata_int_reg[34]_0 [7]),
        .R(\up_dwdata_int[34]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_dwdata_int_reg[8] 
       (.C(s_axi_aclk),
        .CE(\up_dld_int_reg[6]_1 [1]),
        .D(\up_dwdata_int_reg[4]_0 [3]),
        .Q(\up_dwdata_int_reg[34]_0 [8]),
        .R(\up_dwdata_int[34]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_dwdata_int_reg[9] 
       (.C(s_axi_aclk),
        .CE(\up_dld_int_reg[6]_1 [1]),
        .D(\up_dwdata_int_reg[4]_0 [4]),
        .Q(\up_dwdata_int_reg[34]_0 [9]),
        .R(\up_dwdata_int[34]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    up_preset_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(up_preset),
        .S(p_0_in_14));
  FDRE #(
    .INIT(1'b0)) 
    up_rack_int_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(up_rreq_s_26),
        .Q(up_rack_s),
        .R(p_0_in_14));
  FDRE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(D[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(D[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(D[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[31] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(D[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(D[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(D[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    up_wack_int_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(up_wreq_s_25),
        .Q(up_wack_s),
        .R(p_0_in_14));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_xfer_cntrl
   (D,
    \adc_pn1_data_in_reg[23] ,
    \adc_pn1_data_pn_reg[23] ,
    adc_pn1_valid_in_reg,
    adc_enable_q1,
    p_0_in_14,
    s_axi_aclk,
    clk,
    AR,
    \data_int_reg[11] ,
    \data_int_reg[11]_0 ,
    Q,
    adc_pn0_data_in,
    \adc_pn_data_pn_reg[23] ,
    \adc_pn_data_pn_reg[15] ,
    adc_pn1_valid_in,
    adc_pn_valid_in_reg,
    \up_xfer_data_reg[75]_0 );
  output [12:0]D;
  output [23:0]\adc_pn1_data_in_reg[23] ;
  output [23:0]\adc_pn1_data_pn_reg[23] ;
  output adc_pn1_valid_in_reg;
  output adc_enable_q1;
  input p_0_in_14;
  input s_axi_aclk;
  input clk;
  input [0:0]AR;
  input [11:0]\data_int_reg[11] ;
  input [11:0]\data_int_reg[11]_0 ;
  input [23:0]Q;
  input [15:0]adc_pn0_data_in;
  input [23:0]\adc_pn_data_pn_reg[23] ;
  input [15:0]\adc_pn_data_pn_reg[15] ;
  input adc_pn1_valid_in;
  input adc_pn_valid_in_reg;
  input [11:0]\up_xfer_data_reg[75]_0 ;

  wire [0:0]AR;
  wire [12:0]D;
  wire [23:0]Q;
  wire adc_dfmt_enable_s;
  wire adc_dfmt_se_s;
  wire adc_dfmt_type_s;
  wire adc_enable_q1;
  wire [15:0]adc_pn0_data_in;
  wire [23:0]\adc_pn1_data_in_reg[23] ;
  wire [23:0]\adc_pn1_data_pn_reg[23] ;
  wire adc_pn1_valid_in;
  wire adc_pn1_valid_in_reg;
  wire [15:0]\adc_pn_data_pn_reg[15] ;
  wire [23:0]\adc_pn_data_pn_reg[23] ;
  wire adc_pn_valid_in_reg;
  wire [3:0]adc_pnseq_sel_s;
  wire clk;
  wire \d_data_cntrl_int_reg_n_0_[0] ;
  wire \d_data_cntrl_int_reg_n_0_[1] ;
  wire \d_data_cntrl_int_reg_n_0_[2] ;
  wire \d_data_cntrl_int_reg_n_0_[3] ;
  wire d_xfer_toggle;
  wire d_xfer_toggle_m1;
  wire d_xfer_toggle_m2;
  wire d_xfer_toggle_m3;
  wire d_xfer_toggle_s;
  wire \data_int[15]_i_2__2_n_0 ;
  wire [11:0]\data_int_reg[11] ;
  wire [11:0]\data_int_reg[11]_0 ;
  wire p_0_in_14;
  wire [5:0]p_0_in__3;
  wire p_2_in;
  wire s_axi_aclk;
  wire [5:0]up_xfer_count_reg;
  wire [75:0]up_xfer_data;
  wire \up_xfer_data[75]_i_1__2_n_0 ;
  wire \up_xfer_data[75]_i_2__2_n_0 ;
  wire [11:0]\up_xfer_data_reg[75]_0 ;
  wire up_xfer_state;
  wire up_xfer_state_m1;
  wire up_xfer_state_m2;
  wire up_xfer_toggle;

  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \adc_pn_data_in[0]_i_1__1 
       (.I0(Q[0]),
        .I1(adc_pnseq_sel_s[2]),
        .I2(adc_pnseq_sel_s[1]),
        .I3(adc_pnseq_sel_s[3]),
        .I4(adc_pnseq_sel_s[0]),
        .I5(adc_pn0_data_in[0]),
        .O(\adc_pn1_data_in_reg[23] [0]));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \adc_pn_data_in[10]_i_1__1 
       (.I0(Q[10]),
        .I1(adc_pnseq_sel_s[2]),
        .I2(adc_pnseq_sel_s[1]),
        .I3(adc_pnseq_sel_s[3]),
        .I4(adc_pnseq_sel_s[0]),
        .I5(adc_pn0_data_in[10]),
        .O(\adc_pn1_data_in_reg[23] [10]));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \adc_pn_data_in[11]_i_1__1 
       (.I0(Q[11]),
        .I1(adc_pnseq_sel_s[2]),
        .I2(adc_pnseq_sel_s[1]),
        .I3(adc_pnseq_sel_s[3]),
        .I4(adc_pnseq_sel_s[0]),
        .I5(adc_pn0_data_in[11]),
        .O(\adc_pn1_data_in_reg[23] [11]));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \adc_pn_data_in[12]_i_1__1 
       (.I0(Q[12]),
        .I1(adc_pnseq_sel_s[2]),
        .I2(adc_pnseq_sel_s[1]),
        .I3(adc_pnseq_sel_s[3]),
        .I4(adc_pnseq_sel_s[0]),
        .I5(adc_pn0_data_in[12]),
        .O(\adc_pn1_data_in_reg[23] [12]));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \adc_pn_data_in[13]_i_1__1 
       (.I0(Q[13]),
        .I1(adc_pnseq_sel_s[2]),
        .I2(adc_pnseq_sel_s[1]),
        .I3(adc_pnseq_sel_s[3]),
        .I4(adc_pnseq_sel_s[0]),
        .I5(adc_pn0_data_in[13]),
        .O(\adc_pn1_data_in_reg[23] [13]));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \adc_pn_data_in[14]_i_1__1 
       (.I0(Q[14]),
        .I1(adc_pnseq_sel_s[2]),
        .I2(adc_pnseq_sel_s[1]),
        .I3(adc_pnseq_sel_s[3]),
        .I4(adc_pnseq_sel_s[0]),
        .I5(adc_pn0_data_in[14]),
        .O(\adc_pn1_data_in_reg[23] [14]));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \adc_pn_data_in[15]_i_1__1 
       (.I0(Q[15]),
        .I1(adc_pnseq_sel_s[2]),
        .I2(adc_pnseq_sel_s[1]),
        .I3(adc_pnseq_sel_s[3]),
        .I4(adc_pnseq_sel_s[0]),
        .I5(adc_pn0_data_in[15]),
        .O(\adc_pn1_data_in_reg[23] [15]));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \adc_pn_data_in[16]_i_1__1 
       (.I0(Q[16]),
        .I1(adc_pnseq_sel_s[2]),
        .I2(adc_pnseq_sel_s[1]),
        .I3(adc_pnseq_sel_s[3]),
        .I4(adc_pnseq_sel_s[0]),
        .I5(adc_pn0_data_in[0]),
        .O(\adc_pn1_data_in_reg[23] [16]));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \adc_pn_data_in[17]_i_1__1 
       (.I0(Q[17]),
        .I1(adc_pnseq_sel_s[2]),
        .I2(adc_pnseq_sel_s[1]),
        .I3(adc_pnseq_sel_s[3]),
        .I4(adc_pnseq_sel_s[0]),
        .I5(adc_pn0_data_in[1]),
        .O(\adc_pn1_data_in_reg[23] [17]));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \adc_pn_data_in[18]_i_1__1 
       (.I0(Q[18]),
        .I1(adc_pnseq_sel_s[2]),
        .I2(adc_pnseq_sel_s[1]),
        .I3(adc_pnseq_sel_s[3]),
        .I4(adc_pnseq_sel_s[0]),
        .I5(adc_pn0_data_in[2]),
        .O(\adc_pn1_data_in_reg[23] [18]));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \adc_pn_data_in[19]_i_1__1 
       (.I0(Q[19]),
        .I1(adc_pnseq_sel_s[2]),
        .I2(adc_pnseq_sel_s[1]),
        .I3(adc_pnseq_sel_s[3]),
        .I4(adc_pnseq_sel_s[0]),
        .I5(adc_pn0_data_in[3]),
        .O(\adc_pn1_data_in_reg[23] [19]));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \adc_pn_data_in[1]_i_1__1 
       (.I0(Q[1]),
        .I1(adc_pnseq_sel_s[2]),
        .I2(adc_pnseq_sel_s[1]),
        .I3(adc_pnseq_sel_s[3]),
        .I4(adc_pnseq_sel_s[0]),
        .I5(adc_pn0_data_in[1]),
        .O(\adc_pn1_data_in_reg[23] [1]));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \adc_pn_data_in[20]_i_1__1 
       (.I0(Q[20]),
        .I1(adc_pnseq_sel_s[2]),
        .I2(adc_pnseq_sel_s[1]),
        .I3(adc_pnseq_sel_s[3]),
        .I4(adc_pnseq_sel_s[0]),
        .I5(adc_pn0_data_in[4]),
        .O(\adc_pn1_data_in_reg[23] [20]));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \adc_pn_data_in[21]_i_1__1 
       (.I0(Q[21]),
        .I1(adc_pnseq_sel_s[2]),
        .I2(adc_pnseq_sel_s[1]),
        .I3(adc_pnseq_sel_s[3]),
        .I4(adc_pnseq_sel_s[0]),
        .I5(adc_pn0_data_in[5]),
        .O(\adc_pn1_data_in_reg[23] [21]));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \adc_pn_data_in[22]_i_1__1 
       (.I0(Q[22]),
        .I1(adc_pnseq_sel_s[2]),
        .I2(adc_pnseq_sel_s[1]),
        .I3(adc_pnseq_sel_s[3]),
        .I4(adc_pnseq_sel_s[0]),
        .I5(adc_pn0_data_in[6]),
        .O(\adc_pn1_data_in_reg[23] [22]));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \adc_pn_data_in[23]_i_1__1 
       (.I0(Q[23]),
        .I1(adc_pnseq_sel_s[2]),
        .I2(adc_pnseq_sel_s[1]),
        .I3(adc_pnseq_sel_s[3]),
        .I4(adc_pnseq_sel_s[0]),
        .I5(adc_pn0_data_in[7]),
        .O(\adc_pn1_data_in_reg[23] [23]));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \adc_pn_data_in[2]_i_1__1 
       (.I0(Q[2]),
        .I1(adc_pnseq_sel_s[2]),
        .I2(adc_pnseq_sel_s[1]),
        .I3(adc_pnseq_sel_s[3]),
        .I4(adc_pnseq_sel_s[0]),
        .I5(adc_pn0_data_in[2]),
        .O(\adc_pn1_data_in_reg[23] [2]));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \adc_pn_data_in[3]_i_1__1 
       (.I0(Q[3]),
        .I1(adc_pnseq_sel_s[2]),
        .I2(adc_pnseq_sel_s[1]),
        .I3(adc_pnseq_sel_s[3]),
        .I4(adc_pnseq_sel_s[0]),
        .I5(adc_pn0_data_in[3]),
        .O(\adc_pn1_data_in_reg[23] [3]));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \adc_pn_data_in[4]_i_1__1 
       (.I0(Q[4]),
        .I1(adc_pnseq_sel_s[2]),
        .I2(adc_pnseq_sel_s[1]),
        .I3(adc_pnseq_sel_s[3]),
        .I4(adc_pnseq_sel_s[0]),
        .I5(adc_pn0_data_in[4]),
        .O(\adc_pn1_data_in_reg[23] [4]));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \adc_pn_data_in[5]_i_1__1 
       (.I0(Q[5]),
        .I1(adc_pnseq_sel_s[2]),
        .I2(adc_pnseq_sel_s[1]),
        .I3(adc_pnseq_sel_s[3]),
        .I4(adc_pnseq_sel_s[0]),
        .I5(adc_pn0_data_in[5]),
        .O(\adc_pn1_data_in_reg[23] [5]));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \adc_pn_data_in[6]_i_1__1 
       (.I0(Q[6]),
        .I1(adc_pnseq_sel_s[2]),
        .I2(adc_pnseq_sel_s[1]),
        .I3(adc_pnseq_sel_s[3]),
        .I4(adc_pnseq_sel_s[0]),
        .I5(adc_pn0_data_in[6]),
        .O(\adc_pn1_data_in_reg[23] [6]));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \adc_pn_data_in[7]_i_1__1 
       (.I0(Q[7]),
        .I1(adc_pnseq_sel_s[2]),
        .I2(adc_pnseq_sel_s[1]),
        .I3(adc_pnseq_sel_s[3]),
        .I4(adc_pnseq_sel_s[0]),
        .I5(adc_pn0_data_in[7]),
        .O(\adc_pn1_data_in_reg[23] [7]));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \adc_pn_data_in[8]_i_1__1 
       (.I0(Q[8]),
        .I1(adc_pnseq_sel_s[2]),
        .I2(adc_pnseq_sel_s[1]),
        .I3(adc_pnseq_sel_s[3]),
        .I4(adc_pnseq_sel_s[0]),
        .I5(adc_pn0_data_in[8]),
        .O(\adc_pn1_data_in_reg[23] [8]));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \adc_pn_data_in[9]_i_1__1 
       (.I0(Q[9]),
        .I1(adc_pnseq_sel_s[2]),
        .I2(adc_pnseq_sel_s[1]),
        .I3(adc_pnseq_sel_s[3]),
        .I4(adc_pnseq_sel_s[0]),
        .I5(adc_pn0_data_in[9]),
        .O(\adc_pn1_data_in_reg[23] [9]));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \adc_pn_data_pn[0]_i_1__1 
       (.I0(\adc_pn_data_pn_reg[23] [0]),
        .I1(adc_pnseq_sel_s[2]),
        .I2(adc_pnseq_sel_s[1]),
        .I3(adc_pnseq_sel_s[3]),
        .I4(adc_pnseq_sel_s[0]),
        .I5(\adc_pn_data_pn_reg[15] [0]),
        .O(\adc_pn1_data_pn_reg[23] [0]));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \adc_pn_data_pn[10]_i_1__1 
       (.I0(\adc_pn_data_pn_reg[23] [10]),
        .I1(adc_pnseq_sel_s[2]),
        .I2(adc_pnseq_sel_s[1]),
        .I3(adc_pnseq_sel_s[3]),
        .I4(adc_pnseq_sel_s[0]),
        .I5(\adc_pn_data_pn_reg[15] [10]),
        .O(\adc_pn1_data_pn_reg[23] [10]));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \adc_pn_data_pn[11]_i_1__1 
       (.I0(\adc_pn_data_pn_reg[23] [11]),
        .I1(adc_pnseq_sel_s[2]),
        .I2(adc_pnseq_sel_s[1]),
        .I3(adc_pnseq_sel_s[3]),
        .I4(adc_pnseq_sel_s[0]),
        .I5(\adc_pn_data_pn_reg[15] [11]),
        .O(\adc_pn1_data_pn_reg[23] [11]));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \adc_pn_data_pn[12]_i_1__1 
       (.I0(\adc_pn_data_pn_reg[23] [12]),
        .I1(adc_pnseq_sel_s[2]),
        .I2(adc_pnseq_sel_s[1]),
        .I3(adc_pnseq_sel_s[3]),
        .I4(adc_pnseq_sel_s[0]),
        .I5(\adc_pn_data_pn_reg[15] [12]),
        .O(\adc_pn1_data_pn_reg[23] [12]));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \adc_pn_data_pn[13]_i_1__1 
       (.I0(\adc_pn_data_pn_reg[23] [13]),
        .I1(adc_pnseq_sel_s[2]),
        .I2(adc_pnseq_sel_s[1]),
        .I3(adc_pnseq_sel_s[3]),
        .I4(adc_pnseq_sel_s[0]),
        .I5(\adc_pn_data_pn_reg[15] [13]),
        .O(\adc_pn1_data_pn_reg[23] [13]));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \adc_pn_data_pn[14]_i_1__1 
       (.I0(\adc_pn_data_pn_reg[23] [14]),
        .I1(adc_pnseq_sel_s[2]),
        .I2(adc_pnseq_sel_s[1]),
        .I3(adc_pnseq_sel_s[3]),
        .I4(adc_pnseq_sel_s[0]),
        .I5(\adc_pn_data_pn_reg[15] [14]),
        .O(\adc_pn1_data_pn_reg[23] [14]));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \adc_pn_data_pn[15]_i_1__1 
       (.I0(\adc_pn_data_pn_reg[23] [15]),
        .I1(adc_pnseq_sel_s[2]),
        .I2(adc_pnseq_sel_s[1]),
        .I3(adc_pnseq_sel_s[3]),
        .I4(adc_pnseq_sel_s[0]),
        .I5(\adc_pn_data_pn_reg[15] [15]),
        .O(\adc_pn1_data_pn_reg[23] [15]));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \adc_pn_data_pn[16]_i_1__1 
       (.I0(\adc_pn_data_pn_reg[23] [16]),
        .I1(adc_pnseq_sel_s[2]),
        .I2(adc_pnseq_sel_s[1]),
        .I3(adc_pnseq_sel_s[3]),
        .I4(adc_pnseq_sel_s[0]),
        .I5(\adc_pn_data_pn_reg[15] [0]),
        .O(\adc_pn1_data_pn_reg[23] [16]));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \adc_pn_data_pn[17]_i_1__1 
       (.I0(\adc_pn_data_pn_reg[23] [17]),
        .I1(adc_pnseq_sel_s[2]),
        .I2(adc_pnseq_sel_s[1]),
        .I3(adc_pnseq_sel_s[3]),
        .I4(adc_pnseq_sel_s[0]),
        .I5(\adc_pn_data_pn_reg[15] [1]),
        .O(\adc_pn1_data_pn_reg[23] [17]));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \adc_pn_data_pn[18]_i_1__1 
       (.I0(\adc_pn_data_pn_reg[23] [18]),
        .I1(adc_pnseq_sel_s[2]),
        .I2(adc_pnseq_sel_s[1]),
        .I3(adc_pnseq_sel_s[3]),
        .I4(adc_pnseq_sel_s[0]),
        .I5(\adc_pn_data_pn_reg[15] [2]),
        .O(\adc_pn1_data_pn_reg[23] [18]));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \adc_pn_data_pn[19]_i_1__1 
       (.I0(\adc_pn_data_pn_reg[23] [19]),
        .I1(adc_pnseq_sel_s[2]),
        .I2(adc_pnseq_sel_s[1]),
        .I3(adc_pnseq_sel_s[3]),
        .I4(adc_pnseq_sel_s[0]),
        .I5(\adc_pn_data_pn_reg[15] [3]),
        .O(\adc_pn1_data_pn_reg[23] [19]));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \adc_pn_data_pn[1]_i_1__1 
       (.I0(\adc_pn_data_pn_reg[23] [1]),
        .I1(adc_pnseq_sel_s[2]),
        .I2(adc_pnseq_sel_s[1]),
        .I3(adc_pnseq_sel_s[3]),
        .I4(adc_pnseq_sel_s[0]),
        .I5(\adc_pn_data_pn_reg[15] [1]),
        .O(\adc_pn1_data_pn_reg[23] [1]));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \adc_pn_data_pn[20]_i_1__1 
       (.I0(\adc_pn_data_pn_reg[23] [20]),
        .I1(adc_pnseq_sel_s[2]),
        .I2(adc_pnseq_sel_s[1]),
        .I3(adc_pnseq_sel_s[3]),
        .I4(adc_pnseq_sel_s[0]),
        .I5(\adc_pn_data_pn_reg[15] [4]),
        .O(\adc_pn1_data_pn_reg[23] [20]));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \adc_pn_data_pn[21]_i_1__1 
       (.I0(\adc_pn_data_pn_reg[23] [21]),
        .I1(adc_pnseq_sel_s[2]),
        .I2(adc_pnseq_sel_s[1]),
        .I3(adc_pnseq_sel_s[3]),
        .I4(adc_pnseq_sel_s[0]),
        .I5(\adc_pn_data_pn_reg[15] [5]),
        .O(\adc_pn1_data_pn_reg[23] [21]));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \adc_pn_data_pn[22]_i_1__1 
       (.I0(\adc_pn_data_pn_reg[23] [22]),
        .I1(adc_pnseq_sel_s[2]),
        .I2(adc_pnseq_sel_s[1]),
        .I3(adc_pnseq_sel_s[3]),
        .I4(adc_pnseq_sel_s[0]),
        .I5(\adc_pn_data_pn_reg[15] [6]),
        .O(\adc_pn1_data_pn_reg[23] [22]));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \adc_pn_data_pn[23]_i_1__1 
       (.I0(\adc_pn_data_pn_reg[23] [23]),
        .I1(adc_pnseq_sel_s[2]),
        .I2(adc_pnseq_sel_s[1]),
        .I3(adc_pnseq_sel_s[3]),
        .I4(adc_pnseq_sel_s[0]),
        .I5(\adc_pn_data_pn_reg[15] [7]),
        .O(\adc_pn1_data_pn_reg[23] [23]));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \adc_pn_data_pn[2]_i_1__1 
       (.I0(\adc_pn_data_pn_reg[23] [2]),
        .I1(adc_pnseq_sel_s[2]),
        .I2(adc_pnseq_sel_s[1]),
        .I3(adc_pnseq_sel_s[3]),
        .I4(adc_pnseq_sel_s[0]),
        .I5(\adc_pn_data_pn_reg[15] [2]),
        .O(\adc_pn1_data_pn_reg[23] [2]));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \adc_pn_data_pn[3]_i_1__1 
       (.I0(\adc_pn_data_pn_reg[23] [3]),
        .I1(adc_pnseq_sel_s[2]),
        .I2(adc_pnseq_sel_s[1]),
        .I3(adc_pnseq_sel_s[3]),
        .I4(adc_pnseq_sel_s[0]),
        .I5(\adc_pn_data_pn_reg[15] [3]),
        .O(\adc_pn1_data_pn_reg[23] [3]));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \adc_pn_data_pn[4]_i_1__1 
       (.I0(\adc_pn_data_pn_reg[23] [4]),
        .I1(adc_pnseq_sel_s[2]),
        .I2(adc_pnseq_sel_s[1]),
        .I3(adc_pnseq_sel_s[3]),
        .I4(adc_pnseq_sel_s[0]),
        .I5(\adc_pn_data_pn_reg[15] [4]),
        .O(\adc_pn1_data_pn_reg[23] [4]));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \adc_pn_data_pn[5]_i_1__1 
       (.I0(\adc_pn_data_pn_reg[23] [5]),
        .I1(adc_pnseq_sel_s[2]),
        .I2(adc_pnseq_sel_s[1]),
        .I3(adc_pnseq_sel_s[3]),
        .I4(adc_pnseq_sel_s[0]),
        .I5(\adc_pn_data_pn_reg[15] [5]),
        .O(\adc_pn1_data_pn_reg[23] [5]));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \adc_pn_data_pn[6]_i_1__1 
       (.I0(\adc_pn_data_pn_reg[23] [6]),
        .I1(adc_pnseq_sel_s[2]),
        .I2(adc_pnseq_sel_s[1]),
        .I3(adc_pnseq_sel_s[3]),
        .I4(adc_pnseq_sel_s[0]),
        .I5(\adc_pn_data_pn_reg[15] [6]),
        .O(\adc_pn1_data_pn_reg[23] [6]));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \adc_pn_data_pn[7]_i_1__1 
       (.I0(\adc_pn_data_pn_reg[23] [7]),
        .I1(adc_pnseq_sel_s[2]),
        .I2(adc_pnseq_sel_s[1]),
        .I3(adc_pnseq_sel_s[3]),
        .I4(adc_pnseq_sel_s[0]),
        .I5(\adc_pn_data_pn_reg[15] [7]),
        .O(\adc_pn1_data_pn_reg[23] [7]));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \adc_pn_data_pn[8]_i_1__1 
       (.I0(\adc_pn_data_pn_reg[23] [8]),
        .I1(adc_pnseq_sel_s[2]),
        .I2(adc_pnseq_sel_s[1]),
        .I3(adc_pnseq_sel_s[3]),
        .I4(adc_pnseq_sel_s[0]),
        .I5(\adc_pn_data_pn_reg[15] [8]),
        .O(\adc_pn1_data_pn_reg[23] [8]));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \adc_pn_data_pn[9]_i_1__1 
       (.I0(\adc_pn_data_pn_reg[23] [9]),
        .I1(adc_pnseq_sel_s[2]),
        .I2(adc_pnseq_sel_s[1]),
        .I3(adc_pnseq_sel_s[3]),
        .I4(adc_pnseq_sel_s[0]),
        .I5(\adc_pn_data_pn_reg[15] [9]),
        .O(\adc_pn1_data_pn_reg[23] [9]));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    adc_pn_valid_in_i_1__1
       (.I0(adc_pn1_valid_in),
        .I1(adc_pnseq_sel_s[2]),
        .I2(adc_pnseq_sel_s[1]),
        .I3(adc_pnseq_sel_s[3]),
        .I4(adc_pnseq_sel_s[0]),
        .I5(adc_pn_valid_in_reg),
        .O(adc_pn1_valid_in_reg));
  LUT2 #(
    .INIT(4'h6)) 
    \d_data_cntrl_int[72]_i_1__2 
       (.I0(d_xfer_toggle_m2),
        .I1(d_xfer_toggle_m3),
        .O(d_xfer_toggle_s));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_int_reg[0] 
       (.C(clk),
        .CE(d_xfer_toggle_s),
        .CLR(AR),
        .D(up_xfer_data[0]),
        .Q(\d_data_cntrl_int_reg_n_0_[0] ));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_int_reg[1] 
       (.C(clk),
        .CE(d_xfer_toggle_s),
        .CLR(AR),
        .D(up_xfer_data[1]),
        .Q(\d_data_cntrl_int_reg_n_0_[1] ));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_int_reg[2] 
       (.C(clk),
        .CE(d_xfer_toggle_s),
        .CLR(AR),
        .D(up_xfer_data[2]),
        .Q(\d_data_cntrl_int_reg_n_0_[2] ));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_int_reg[3] 
       (.C(clk),
        .CE(d_xfer_toggle_s),
        .CLR(AR),
        .D(up_xfer_data[3]),
        .Q(\d_data_cntrl_int_reg_n_0_[3] ));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_int_reg[4] 
       (.C(clk),
        .CE(d_xfer_toggle_s),
        .CLR(AR),
        .D(up_xfer_data[4]),
        .Q(adc_pnseq_sel_s[0]));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_int_reg[5] 
       (.C(clk),
        .CE(d_xfer_toggle_s),
        .CLR(AR),
        .D(up_xfer_data[5]),
        .Q(adc_pnseq_sel_s[1]));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_int_reg[6] 
       (.C(clk),
        .CE(d_xfer_toggle_s),
        .CLR(AR),
        .D(up_xfer_data[6]),
        .Q(adc_pnseq_sel_s[2]));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_int_reg[72] 
       (.C(clk),
        .CE(d_xfer_toggle_s),
        .CLR(AR),
        .D(up_xfer_data[72]),
        .Q(adc_enable_q1));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_int_reg[73] 
       (.C(clk),
        .CE(d_xfer_toggle_s),
        .CLR(AR),
        .D(up_xfer_data[73]),
        .Q(adc_dfmt_enable_s));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_int_reg[74] 
       (.C(clk),
        .CE(d_xfer_toggle_s),
        .CLR(AR),
        .D(up_xfer_data[74]),
        .Q(adc_dfmt_type_s));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_int_reg[75] 
       (.C(clk),
        .CE(d_xfer_toggle_s),
        .CLR(AR),
        .D(up_xfer_data[75]),
        .Q(adc_dfmt_se_s));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_int_reg[7] 
       (.C(clk),
        .CE(d_xfer_toggle_s),
        .CLR(AR),
        .D(up_xfer_data[7]),
        .Q(adc_pnseq_sel_s[3]));
  (* ASYNC_REG *) 
  FDCE #(
    .INIT(1'b0)) 
    d_xfer_toggle_m1_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(AR),
        .D(up_xfer_toggle),
        .Q(d_xfer_toggle_m1));
  (* ASYNC_REG *) 
  FDCE #(
    .INIT(1'b0)) 
    d_xfer_toggle_m2_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(AR),
        .D(d_xfer_toggle_m1),
        .Q(d_xfer_toggle_m2));
  (* ASYNC_REG *) 
  FDCE #(
    .INIT(1'b0)) 
    d_xfer_toggle_m3_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(AR),
        .D(d_xfer_toggle_m2),
        .Q(d_xfer_toggle_m3));
  FDCE #(
    .INIT(1'b0)) 
    d_xfer_toggle_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(AR),
        .D(d_xfer_toggle_m3),
        .Q(d_xfer_toggle));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000002)) 
    \data_int[0]_i_1__2 
       (.I0(\data_int_reg[11]_0 [0]),
        .I1(\d_data_cntrl_int_reg_n_0_[1] ),
        .I2(\d_data_cntrl_int_reg_n_0_[0] ),
        .I3(\d_data_cntrl_int_reg_n_0_[3] ),
        .I4(\d_data_cntrl_int_reg_n_0_[2] ),
        .I5(\data_int_reg[11] [0]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000002)) 
    \data_int[10]_i_1__2 
       (.I0(\data_int_reg[11]_0 [10]),
        .I1(\d_data_cntrl_int_reg_n_0_[1] ),
        .I2(\d_data_cntrl_int_reg_n_0_[0] ),
        .I3(\d_data_cntrl_int_reg_n_0_[3] ),
        .I4(\d_data_cntrl_int_reg_n_0_[2] ),
        .I5(\data_int_reg[11] [10]),
        .O(D[10]));
  LUT5 #(
    .INIT(32'h1DE2E2E2)) 
    \data_int[11]_i_1__2 
       (.I0(\data_int_reg[11] [11]),
        .I1(\data_int[15]_i_2__2_n_0 ),
        .I2(\data_int_reg[11]_0 [11]),
        .I3(adc_dfmt_type_s),
        .I4(adc_dfmt_enable_s),
        .O(D[11]));
  LUT6 #(
    .INIT(64'h02A2A80800000000)) 
    \data_int[15]_i_1__2 
       (.I0(adc_dfmt_se_s),
        .I1(\data_int_reg[11] [11]),
        .I2(\data_int[15]_i_2__2_n_0 ),
        .I3(\data_int_reg[11]_0 [11]),
        .I4(adc_dfmt_type_s),
        .I5(adc_dfmt_enable_s),
        .O(D[12]));
  LUT4 #(
    .INIT(16'h0001)) 
    \data_int[15]_i_2__2 
       (.I0(\d_data_cntrl_int_reg_n_0_[1] ),
        .I1(\d_data_cntrl_int_reg_n_0_[0] ),
        .I2(\d_data_cntrl_int_reg_n_0_[3] ),
        .I3(\d_data_cntrl_int_reg_n_0_[2] ),
        .O(\data_int[15]_i_2__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000002)) 
    \data_int[1]_i_1__2 
       (.I0(\data_int_reg[11]_0 [1]),
        .I1(\d_data_cntrl_int_reg_n_0_[1] ),
        .I2(\d_data_cntrl_int_reg_n_0_[0] ),
        .I3(\d_data_cntrl_int_reg_n_0_[3] ),
        .I4(\d_data_cntrl_int_reg_n_0_[2] ),
        .I5(\data_int_reg[11] [1]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000002)) 
    \data_int[2]_i_1__2 
       (.I0(\data_int_reg[11]_0 [2]),
        .I1(\d_data_cntrl_int_reg_n_0_[1] ),
        .I2(\d_data_cntrl_int_reg_n_0_[0] ),
        .I3(\d_data_cntrl_int_reg_n_0_[3] ),
        .I4(\d_data_cntrl_int_reg_n_0_[2] ),
        .I5(\data_int_reg[11] [2]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000002)) 
    \data_int[3]_i_1__2 
       (.I0(\data_int_reg[11]_0 [3]),
        .I1(\d_data_cntrl_int_reg_n_0_[1] ),
        .I2(\d_data_cntrl_int_reg_n_0_[0] ),
        .I3(\d_data_cntrl_int_reg_n_0_[3] ),
        .I4(\d_data_cntrl_int_reg_n_0_[2] ),
        .I5(\data_int_reg[11] [3]),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000002)) 
    \data_int[4]_i_1__2 
       (.I0(\data_int_reg[11]_0 [4]),
        .I1(\d_data_cntrl_int_reg_n_0_[1] ),
        .I2(\d_data_cntrl_int_reg_n_0_[0] ),
        .I3(\d_data_cntrl_int_reg_n_0_[3] ),
        .I4(\d_data_cntrl_int_reg_n_0_[2] ),
        .I5(\data_int_reg[11] [4]),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000002)) 
    \data_int[5]_i_1__2 
       (.I0(\data_int_reg[11]_0 [5]),
        .I1(\d_data_cntrl_int_reg_n_0_[1] ),
        .I2(\d_data_cntrl_int_reg_n_0_[0] ),
        .I3(\d_data_cntrl_int_reg_n_0_[3] ),
        .I4(\d_data_cntrl_int_reg_n_0_[2] ),
        .I5(\data_int_reg[11] [5]),
        .O(D[5]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000002)) 
    \data_int[6]_i_1__2 
       (.I0(\data_int_reg[11]_0 [6]),
        .I1(\d_data_cntrl_int_reg_n_0_[1] ),
        .I2(\d_data_cntrl_int_reg_n_0_[0] ),
        .I3(\d_data_cntrl_int_reg_n_0_[3] ),
        .I4(\d_data_cntrl_int_reg_n_0_[2] ),
        .I5(\data_int_reg[11] [6]),
        .O(D[6]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000002)) 
    \data_int[7]_i_1__2 
       (.I0(\data_int_reg[11]_0 [7]),
        .I1(\d_data_cntrl_int_reg_n_0_[1] ),
        .I2(\d_data_cntrl_int_reg_n_0_[0] ),
        .I3(\d_data_cntrl_int_reg_n_0_[3] ),
        .I4(\d_data_cntrl_int_reg_n_0_[2] ),
        .I5(\data_int_reg[11] [7]),
        .O(D[7]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000002)) 
    \data_int[8]_i_1__2 
       (.I0(\data_int_reg[11]_0 [8]),
        .I1(\d_data_cntrl_int_reg_n_0_[1] ),
        .I2(\d_data_cntrl_int_reg_n_0_[0] ),
        .I3(\d_data_cntrl_int_reg_n_0_[3] ),
        .I4(\d_data_cntrl_int_reg_n_0_[2] ),
        .I5(\data_int_reg[11] [8]),
        .O(D[8]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000002)) 
    \data_int[9]_i_1__2 
       (.I0(\data_int_reg[11]_0 [9]),
        .I1(\d_data_cntrl_int_reg_n_0_[1] ),
        .I2(\d_data_cntrl_int_reg_n_0_[0] ),
        .I3(\d_data_cntrl_int_reg_n_0_[3] ),
        .I4(\d_data_cntrl_int_reg_n_0_[2] ),
        .I5(\data_int_reg[11] [9]),
        .O(D[9]));
  LUT1 #(
    .INIT(2'h1)) 
    \up_xfer_count[0]_i_1__2 
       (.I0(up_xfer_count_reg[0]),
        .O(p_0_in__3[0]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \up_xfer_count[1]_i_1__2 
       (.I0(up_xfer_count_reg[0]),
        .I1(up_xfer_count_reg[1]),
        .O(p_0_in__3[1]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \up_xfer_count[2]_i_1__2 
       (.I0(up_xfer_count_reg[1]),
        .I1(up_xfer_count_reg[0]),
        .I2(up_xfer_count_reg[2]),
        .O(p_0_in__3[2]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \up_xfer_count[3]_i_1__2 
       (.I0(up_xfer_count_reg[2]),
        .I1(up_xfer_count_reg[0]),
        .I2(up_xfer_count_reg[1]),
        .I3(up_xfer_count_reg[3]),
        .O(p_0_in__3[3]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \up_xfer_count[4]_i_1__2 
       (.I0(up_xfer_count_reg[3]),
        .I1(up_xfer_count_reg[1]),
        .I2(up_xfer_count_reg[0]),
        .I3(up_xfer_count_reg[2]),
        .I4(up_xfer_count_reg[4]),
        .O(p_0_in__3[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \up_xfer_count[5]_i_1__2 
       (.I0(up_xfer_count_reg[4]),
        .I1(up_xfer_count_reg[2]),
        .I2(up_xfer_count_reg[0]),
        .I3(up_xfer_count_reg[1]),
        .I4(up_xfer_count_reg[3]),
        .I5(up_xfer_count_reg[5]),
        .O(p_0_in__3[5]));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_count_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_0_in__3[0]),
        .Q(up_xfer_count_reg[0]),
        .R(p_0_in_14));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_count_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_0_in__3[1]),
        .Q(up_xfer_count_reg[1]),
        .R(p_0_in_14));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_count_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_0_in__3[2]),
        .Q(up_xfer_count_reg[2]),
        .R(p_0_in_14));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_count_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_0_in__3[3]),
        .Q(up_xfer_count_reg[3]),
        .R(p_0_in_14));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_count_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_0_in__3[4]),
        .Q(up_xfer_count_reg[4]),
        .R(p_0_in_14));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_count_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_0_in__3[5]),
        .Q(up_xfer_count_reg[5]),
        .R(p_0_in_14));
  LUT3 #(
    .INIT(8'h82)) 
    \up_xfer_data[75]_i_1__2 
       (.I0(\up_xfer_data[75]_i_2__2_n_0 ),
        .I1(up_xfer_state),
        .I2(up_xfer_toggle),
        .O(\up_xfer_data[75]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \up_xfer_data[75]_i_2__2 
       (.I0(up_xfer_count_reg[2]),
        .I1(up_xfer_count_reg[3]),
        .I2(up_xfer_count_reg[0]),
        .I3(up_xfer_count_reg[1]),
        .I4(up_xfer_count_reg[5]),
        .I5(up_xfer_count_reg[4]),
        .O(\up_xfer_data[75]_i_2__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[0] 
       (.C(s_axi_aclk),
        .CE(\up_xfer_data[75]_i_1__2_n_0 ),
        .D(\up_xfer_data_reg[75]_0 [0]),
        .Q(up_xfer_data[0]),
        .R(p_0_in_14));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[1] 
       (.C(s_axi_aclk),
        .CE(\up_xfer_data[75]_i_1__2_n_0 ),
        .D(\up_xfer_data_reg[75]_0 [1]),
        .Q(up_xfer_data[1]),
        .R(p_0_in_14));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[2] 
       (.C(s_axi_aclk),
        .CE(\up_xfer_data[75]_i_1__2_n_0 ),
        .D(\up_xfer_data_reg[75]_0 [2]),
        .Q(up_xfer_data[2]),
        .R(p_0_in_14));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[3] 
       (.C(s_axi_aclk),
        .CE(\up_xfer_data[75]_i_1__2_n_0 ),
        .D(\up_xfer_data_reg[75]_0 [3]),
        .Q(up_xfer_data[3]),
        .R(p_0_in_14));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[4] 
       (.C(s_axi_aclk),
        .CE(\up_xfer_data[75]_i_1__2_n_0 ),
        .D(\up_xfer_data_reg[75]_0 [4]),
        .Q(up_xfer_data[4]),
        .R(p_0_in_14));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[5] 
       (.C(s_axi_aclk),
        .CE(\up_xfer_data[75]_i_1__2_n_0 ),
        .D(\up_xfer_data_reg[75]_0 [5]),
        .Q(up_xfer_data[5]),
        .R(p_0_in_14));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[6] 
       (.C(s_axi_aclk),
        .CE(\up_xfer_data[75]_i_1__2_n_0 ),
        .D(\up_xfer_data_reg[75]_0 [6]),
        .Q(up_xfer_data[6]),
        .R(p_0_in_14));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[72] 
       (.C(s_axi_aclk),
        .CE(\up_xfer_data[75]_i_1__2_n_0 ),
        .D(\up_xfer_data_reg[75]_0 [8]),
        .Q(up_xfer_data[72]),
        .R(p_0_in_14));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[73] 
       (.C(s_axi_aclk),
        .CE(\up_xfer_data[75]_i_1__2_n_0 ),
        .D(\up_xfer_data_reg[75]_0 [9]),
        .Q(up_xfer_data[73]),
        .R(p_0_in_14));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[74] 
       (.C(s_axi_aclk),
        .CE(\up_xfer_data[75]_i_1__2_n_0 ),
        .D(\up_xfer_data_reg[75]_0 [10]),
        .Q(up_xfer_data[74]),
        .R(p_0_in_14));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[75] 
       (.C(s_axi_aclk),
        .CE(\up_xfer_data[75]_i_1__2_n_0 ),
        .D(\up_xfer_data_reg[75]_0 [11]),
        .Q(up_xfer_data[75]),
        .R(p_0_in_14));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[7] 
       (.C(s_axi_aclk),
        .CE(\up_xfer_data[75]_i_1__2_n_0 ),
        .D(\up_xfer_data_reg[75]_0 [7]),
        .Q(up_xfer_data[7]),
        .R(p_0_in_14));
  (* ASYNC_REG *) 
  FDRE #(
    .INIT(1'b0)) 
    up_xfer_state_m1_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(d_xfer_toggle),
        .Q(up_xfer_state_m1),
        .R(p_0_in_14));
  (* ASYNC_REG *) 
  FDRE #(
    .INIT(1'b0)) 
    up_xfer_state_m2_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(up_xfer_state_m1),
        .Q(up_xfer_state_m2),
        .R(p_0_in_14));
  (* ASYNC_REG *) 
  FDRE #(
    .INIT(1'b0)) 
    up_xfer_state_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(up_xfer_state_m2),
        .Q(up_xfer_state),
        .R(p_0_in_14));
  LUT1 #(
    .INIT(2'h1)) 
    up_xfer_toggle_i_1__2
       (.I0(up_xfer_toggle),
        .O(p_2_in));
  FDRE #(
    .INIT(1'b0)) 
    up_xfer_toggle_reg
       (.C(s_axi_aclk),
        .CE(\up_xfer_data[75]_i_1__2_n_0 ),
        .D(p_2_in),
        .Q(up_xfer_toggle),
        .R(p_0_in_14));
endmodule

(* ORIG_REF_NAME = "up_xfer_cntrl" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_xfer_cntrl__parameterized0
   (up_cntrl_xfer_done_s,
    adc_r1_mode,
    clk,
    \d_data_cntrl_int_reg[2]_0 ,
    p_0_in_14,
    s_axi_aclk,
    s_axi_aresetn,
    data3);
  output up_cntrl_xfer_done_s;
  output adc_r1_mode;
  input clk;
  input \d_data_cntrl_int_reg[2]_0 ;
  input p_0_in_14;
  input s_axi_aclk;
  input s_axi_aresetn;
  input [0:0]data3;

  wire adc_r1_mode;
  wire clk;
  wire \d_data_cntrl_int[2]_i_1_n_0 ;
  wire \d_data_cntrl_int_reg[2]_0 ;
  wire d_xfer_toggle;
  wire d_xfer_toggle_m1;
  wire d_xfer_toggle_m2;
  wire d_xfer_toggle_m3;
  wire [0:0]data3;
  wire p_0_in_14;
  wire [5:0]p_0_in__4;
  wire s_axi_aclk;
  wire s_axi_aresetn;
  wire up_cntrl_xfer_done_s;
  wire [5:0]up_xfer_count_reg;
  wire [2:2]up_xfer_data;
  wire \up_xfer_data[2]_i_1_n_0 ;
  wire up_xfer_done_int_i_1_n_0;
  wire up_xfer_done_int_i_2_n_0;
  wire up_xfer_state;
  wire up_xfer_state_m1;
  wire up_xfer_state_m2;
  wire up_xfer_toggle;
  wire up_xfer_toggle_i_1__3_n_0;
  wire up_xfer_toggle_i_2_n_0;

  LUT4 #(
    .INIT(16'hEB28)) 
    \d_data_cntrl_int[2]_i_1 
       (.I0(up_xfer_data),
        .I1(d_xfer_toggle_m2),
        .I2(d_xfer_toggle_m3),
        .I3(adc_r1_mode),
        .O(\d_data_cntrl_int[2]_i_1_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_int_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\d_data_cntrl_int_reg[2]_0 ),
        .D(\d_data_cntrl_int[2]_i_1_n_0 ),
        .Q(adc_r1_mode));
  (* ASYNC_REG *) 
  FDCE #(
    .INIT(1'b0)) 
    d_xfer_toggle_m1_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(\d_data_cntrl_int_reg[2]_0 ),
        .D(up_xfer_toggle),
        .Q(d_xfer_toggle_m1));
  (* ASYNC_REG *) 
  FDCE #(
    .INIT(1'b0)) 
    d_xfer_toggle_m2_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(\d_data_cntrl_int_reg[2]_0 ),
        .D(d_xfer_toggle_m1),
        .Q(d_xfer_toggle_m2));
  (* ASYNC_REG *) 
  FDCE #(
    .INIT(1'b0)) 
    d_xfer_toggle_m3_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(\d_data_cntrl_int_reg[2]_0 ),
        .D(d_xfer_toggle_m2),
        .Q(d_xfer_toggle_m3));
  FDCE #(
    .INIT(1'b0)) 
    d_xfer_toggle_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(\d_data_cntrl_int_reg[2]_0 ),
        .D(d_xfer_toggle_m3),
        .Q(d_xfer_toggle));
  LUT1 #(
    .INIT(2'h1)) 
    \up_xfer_count[0]_i_1__3 
       (.I0(up_xfer_count_reg[0]),
        .O(p_0_in__4[0]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \up_xfer_count[1]_i_1__3 
       (.I0(up_xfer_count_reg[0]),
        .I1(up_xfer_count_reg[1]),
        .O(p_0_in__4[1]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \up_xfer_count[2]_i_1__3 
       (.I0(up_xfer_count_reg[1]),
        .I1(up_xfer_count_reg[0]),
        .I2(up_xfer_count_reg[2]),
        .O(p_0_in__4[2]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \up_xfer_count[3]_i_1__3 
       (.I0(up_xfer_count_reg[2]),
        .I1(up_xfer_count_reg[0]),
        .I2(up_xfer_count_reg[1]),
        .I3(up_xfer_count_reg[3]),
        .O(p_0_in__4[3]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \up_xfer_count[4]_i_1__3 
       (.I0(up_xfer_count_reg[3]),
        .I1(up_xfer_count_reg[1]),
        .I2(up_xfer_count_reg[0]),
        .I3(up_xfer_count_reg[2]),
        .I4(up_xfer_count_reg[4]),
        .O(p_0_in__4[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \up_xfer_count[5]_i_1__3 
       (.I0(up_xfer_count_reg[4]),
        .I1(up_xfer_count_reg[2]),
        .I2(up_xfer_count_reg[0]),
        .I3(up_xfer_count_reg[1]),
        .I4(up_xfer_count_reg[3]),
        .I5(up_xfer_count_reg[5]),
        .O(p_0_in__4[5]));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_count_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_0_in__4[0]),
        .Q(up_xfer_count_reg[0]),
        .R(p_0_in_14));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_count_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_0_in__4[1]),
        .Q(up_xfer_count_reg[1]),
        .R(p_0_in_14));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_count_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_0_in__4[2]),
        .Q(up_xfer_count_reg[2]),
        .R(p_0_in_14));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_count_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_0_in__4[3]),
        .Q(up_xfer_count_reg[3]),
        .R(p_0_in_14));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_count_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_0_in__4[4]),
        .Q(up_xfer_count_reg[4]),
        .R(p_0_in_14));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_count_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_0_in__4[5]),
        .Q(up_xfer_count_reg[5]),
        .R(p_0_in_14));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT5 #(
    .INIT(32'hBFFB8008)) 
    \up_xfer_data[2]_i_1 
       (.I0(data3),
        .I1(up_xfer_toggle_i_2_n_0),
        .I2(up_xfer_state),
        .I3(up_xfer_toggle),
        .I4(up_xfer_data),
        .O(\up_xfer_data[2]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\up_xfer_data[2]_i_1_n_0 ),
        .Q(up_xfer_data),
        .R(p_0_in_14));
  LUT4 #(
    .INIT(16'h8200)) 
    up_xfer_done_int_i_1
       (.I0(up_xfer_count_reg[0]),
        .I1(up_xfer_toggle),
        .I2(up_xfer_state),
        .I3(up_xfer_done_int_i_2_n_0),
        .O(up_xfer_done_int_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    up_xfer_done_int_i_2
       (.I0(up_xfer_count_reg[3]),
        .I1(up_xfer_count_reg[4]),
        .I2(up_xfer_count_reg[1]),
        .I3(up_xfer_count_reg[2]),
        .I4(up_xfer_count_reg[5]),
        .I5(s_axi_aresetn),
        .O(up_xfer_done_int_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    up_xfer_done_int_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(up_xfer_done_int_i_1_n_0),
        .Q(up_cntrl_xfer_done_s),
        .R(1'b0));
  (* ASYNC_REG *) 
  FDRE #(
    .INIT(1'b0)) 
    up_xfer_state_m1_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(d_xfer_toggle),
        .Q(up_xfer_state_m1),
        .R(p_0_in_14));
  (* ASYNC_REG *) 
  FDRE #(
    .INIT(1'b0)) 
    up_xfer_state_m2_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(up_xfer_state_m1),
        .Q(up_xfer_state_m2),
        .R(p_0_in_14));
  (* ASYNC_REG *) 
  FDRE #(
    .INIT(1'b0)) 
    up_xfer_state_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(up_xfer_state_m2),
        .Q(up_xfer_state),
        .R(p_0_in_14));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'h74)) 
    up_xfer_toggle_i_1__3
       (.I0(up_xfer_state),
        .I1(up_xfer_toggle_i_2_n_0),
        .I2(up_xfer_toggle),
        .O(up_xfer_toggle_i_1__3_n_0));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    up_xfer_toggle_i_2
       (.I0(up_xfer_count_reg[2]),
        .I1(up_xfer_count_reg[3]),
        .I2(up_xfer_count_reg[0]),
        .I3(up_xfer_count_reg[1]),
        .I4(up_xfer_count_reg[5]),
        .I5(up_xfer_count_reg[4]),
        .O(up_xfer_toggle_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    up_xfer_toggle_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(up_xfer_toggle_i_1__3_n_0),
        .Q(up_xfer_toggle),
        .R(p_0_in_14));
endmodule

(* ORIG_REF_NAME = "up_xfer_cntrl" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_xfer_cntrl__parameterized1
   (D,
    \dac_pn_data_reg[11] ,
    \d_data_cntrl_int_reg[3]_0 ,
    SR,
    \up_xfer_count_reg[0]_0 ,
    s_axi_aclk,
    clk,
    dac_rst,
    dac_valid_sel,
    \up_xfer_data_reg[35]_0 ,
    Q,
    \dac_data_out_int_reg[11] ,
    dac_data_q1,
    \dac_data_out_int_reg[11]_0 );
  output [11:0]D;
  output [11:0]\dac_pn_data_reg[11] ;
  output \d_data_cntrl_int_reg[3]_0 ;
  output [0:0]SR;
  input \up_xfer_count_reg[0]_0 ;
  input s_axi_aclk;
  input clk;
  input dac_rst;
  input dac_valid_sel;
  input [27:0]\up_xfer_data_reg[35]_0 ;
  input [11:0]Q;
  input [11:0]\dac_data_out_int_reg[11] ;
  input [11:0]dac_data_q1;
  input [11:0]\dac_data_out_int_reg[11]_0 ;

  wire [11:0]D;
  wire [11:0]Q;
  wire [0:0]SR;
  wire clk;
  wire \d_data_cntrl_int_reg[3]_0 ;
  wire \d_data_cntrl_int_reg_n_0_[10] ;
  wire \d_data_cntrl_int_reg_n_0_[11] ;
  wire \d_data_cntrl_int_reg_n_0_[12] ;
  wire \d_data_cntrl_int_reg_n_0_[13] ;
  wire \d_data_cntrl_int_reg_n_0_[14] ;
  wire \d_data_cntrl_int_reg_n_0_[15] ;
  wire \d_data_cntrl_int_reg_n_0_[16] ;
  wire \d_data_cntrl_int_reg_n_0_[17] ;
  wire \d_data_cntrl_int_reg_n_0_[18] ;
  wire \d_data_cntrl_int_reg_n_0_[19] ;
  wire \d_data_cntrl_int_reg_n_0_[24] ;
  wire \d_data_cntrl_int_reg_n_0_[25] ;
  wire \d_data_cntrl_int_reg_n_0_[26] ;
  wire \d_data_cntrl_int_reg_n_0_[27] ;
  wire \d_data_cntrl_int_reg_n_0_[28] ;
  wire \d_data_cntrl_int_reg_n_0_[29] ;
  wire \d_data_cntrl_int_reg_n_0_[30] ;
  wire \d_data_cntrl_int_reg_n_0_[31] ;
  wire \d_data_cntrl_int_reg_n_0_[32] ;
  wire \d_data_cntrl_int_reg_n_0_[33] ;
  wire \d_data_cntrl_int_reg_n_0_[34] ;
  wire \d_data_cntrl_int_reg_n_0_[35] ;
  wire \d_data_cntrl_int_reg_n_0_[8] ;
  wire \d_data_cntrl_int_reg_n_0_[9] ;
  wire d_xfer_toggle;
  wire d_xfer_toggle_m1;
  wire d_xfer_toggle_m2;
  wire d_xfer_toggle_m3;
  wire d_xfer_toggle_s;
  wire \dac_data_out_int[0]_i_2__2_n_0 ;
  wire \dac_data_out_int[10]_i_2__2_n_0 ;
  wire \dac_data_out_int[11]_i_3__2_n_0 ;
  wire \dac_data_out_int[11]_i_4__2_n_0 ;
  wire \dac_data_out_int[11]_i_5__2_n_0 ;
  wire \dac_data_out_int[1]_i_2__2_n_0 ;
  wire \dac_data_out_int[2]_i_2__2_n_0 ;
  wire \dac_data_out_int[3]_i_2__2_n_0 ;
  wire \dac_data_out_int[4]_i_2__2_n_0 ;
  wire \dac_data_out_int[5]_i_2__2_n_0 ;
  wire \dac_data_out_int[6]_i_2__2_n_0 ;
  wire \dac_data_out_int[7]_i_2__2_n_0 ;
  wire \dac_data_out_int[8]_i_2__2_n_0 ;
  wire \dac_data_out_int[9]_i_2__2_n_0 ;
  wire [11:0]\dac_data_out_int_reg[11] ;
  wire [11:0]\dac_data_out_int_reg[11]_0 ;
  wire [11:0]dac_data_q1;
  wire [3:0]dac_data_sel_s;
  wire [11:0]\dac_pn_data_reg[11] ;
  wire dac_rst;
  wire dac_valid_sel;
  wire [5:0]p_0_in__3;
  wire p_2_in__0;
  wire s_axi_aclk;
  wire [5:0]up_xfer_count_reg;
  wire \up_xfer_count_reg[0]_0 ;
  wire [35:0]up_xfer_data;
  wire \up_xfer_data[35]_i_1__2_n_0 ;
  wire \up_xfer_data[35]_i_2__2_n_0 ;
  wire [27:0]\up_xfer_data_reg[35]_0 ;
  wire up_xfer_state;
  wire up_xfer_state_m1;
  wire up_xfer_state_m2;
  wire up_xfer_toggle;

  LUT2 #(
    .INIT(4'h6)) 
    \d_data_cntrl_int[35]_i_1__2 
       (.I0(d_xfer_toggle_m2),
        .I1(d_xfer_toggle_m3),
        .O(d_xfer_toggle_s));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_int_reg[0] 
       (.C(clk),
        .CE(d_xfer_toggle_s),
        .CLR(dac_rst),
        .D(up_xfer_data[0]),
        .Q(dac_data_sel_s[0]));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_int_reg[10] 
       (.C(clk),
        .CE(d_xfer_toggle_s),
        .CLR(dac_rst),
        .D(up_xfer_data[10]),
        .Q(\d_data_cntrl_int_reg_n_0_[10] ));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_int_reg[11] 
       (.C(clk),
        .CE(d_xfer_toggle_s),
        .CLR(dac_rst),
        .D(up_xfer_data[11]),
        .Q(\d_data_cntrl_int_reg_n_0_[11] ));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_int_reg[12] 
       (.C(clk),
        .CE(d_xfer_toggle_s),
        .CLR(dac_rst),
        .D(up_xfer_data[12]),
        .Q(\d_data_cntrl_int_reg_n_0_[12] ));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_int_reg[13] 
       (.C(clk),
        .CE(d_xfer_toggle_s),
        .CLR(dac_rst),
        .D(up_xfer_data[13]),
        .Q(\d_data_cntrl_int_reg_n_0_[13] ));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_int_reg[14] 
       (.C(clk),
        .CE(d_xfer_toggle_s),
        .CLR(dac_rst),
        .D(up_xfer_data[14]),
        .Q(\d_data_cntrl_int_reg_n_0_[14] ));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_int_reg[15] 
       (.C(clk),
        .CE(d_xfer_toggle_s),
        .CLR(dac_rst),
        .D(up_xfer_data[15]),
        .Q(\d_data_cntrl_int_reg_n_0_[15] ));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_int_reg[16] 
       (.C(clk),
        .CE(d_xfer_toggle_s),
        .CLR(dac_rst),
        .D(up_xfer_data[16]),
        .Q(\d_data_cntrl_int_reg_n_0_[16] ));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_int_reg[17] 
       (.C(clk),
        .CE(d_xfer_toggle_s),
        .CLR(dac_rst),
        .D(up_xfer_data[17]),
        .Q(\d_data_cntrl_int_reg_n_0_[17] ));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_int_reg[18] 
       (.C(clk),
        .CE(d_xfer_toggle_s),
        .CLR(dac_rst),
        .D(up_xfer_data[18]),
        .Q(\d_data_cntrl_int_reg_n_0_[18] ));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_int_reg[19] 
       (.C(clk),
        .CE(d_xfer_toggle_s),
        .CLR(dac_rst),
        .D(up_xfer_data[19]),
        .Q(\d_data_cntrl_int_reg_n_0_[19] ));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_int_reg[1] 
       (.C(clk),
        .CE(d_xfer_toggle_s),
        .CLR(dac_rst),
        .D(up_xfer_data[1]),
        .Q(dac_data_sel_s[1]));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_int_reg[24] 
       (.C(clk),
        .CE(d_xfer_toggle_s),
        .CLR(dac_rst),
        .D(up_xfer_data[24]),
        .Q(\d_data_cntrl_int_reg_n_0_[24] ));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_int_reg[25] 
       (.C(clk),
        .CE(d_xfer_toggle_s),
        .CLR(dac_rst),
        .D(up_xfer_data[25]),
        .Q(\d_data_cntrl_int_reg_n_0_[25] ));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_int_reg[26] 
       (.C(clk),
        .CE(d_xfer_toggle_s),
        .CLR(dac_rst),
        .D(up_xfer_data[26]),
        .Q(\d_data_cntrl_int_reg_n_0_[26] ));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_int_reg[27] 
       (.C(clk),
        .CE(d_xfer_toggle_s),
        .CLR(dac_rst),
        .D(up_xfer_data[27]),
        .Q(\d_data_cntrl_int_reg_n_0_[27] ));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_int_reg[28] 
       (.C(clk),
        .CE(d_xfer_toggle_s),
        .CLR(dac_rst),
        .D(up_xfer_data[28]),
        .Q(\d_data_cntrl_int_reg_n_0_[28] ));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_int_reg[29] 
       (.C(clk),
        .CE(d_xfer_toggle_s),
        .CLR(dac_rst),
        .D(up_xfer_data[29]),
        .Q(\d_data_cntrl_int_reg_n_0_[29] ));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_int_reg[2] 
       (.C(clk),
        .CE(d_xfer_toggle_s),
        .CLR(dac_rst),
        .D(up_xfer_data[2]),
        .Q(dac_data_sel_s[2]));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_int_reg[30] 
       (.C(clk),
        .CE(d_xfer_toggle_s),
        .CLR(dac_rst),
        .D(up_xfer_data[30]),
        .Q(\d_data_cntrl_int_reg_n_0_[30] ));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_int_reg[31] 
       (.C(clk),
        .CE(d_xfer_toggle_s),
        .CLR(dac_rst),
        .D(up_xfer_data[31]),
        .Q(\d_data_cntrl_int_reg_n_0_[31] ));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_int_reg[32] 
       (.C(clk),
        .CE(d_xfer_toggle_s),
        .CLR(dac_rst),
        .D(up_xfer_data[32]),
        .Q(\d_data_cntrl_int_reg_n_0_[32] ));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_int_reg[33] 
       (.C(clk),
        .CE(d_xfer_toggle_s),
        .CLR(dac_rst),
        .D(up_xfer_data[33]),
        .Q(\d_data_cntrl_int_reg_n_0_[33] ));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_int_reg[34] 
       (.C(clk),
        .CE(d_xfer_toggle_s),
        .CLR(dac_rst),
        .D(up_xfer_data[34]),
        .Q(\d_data_cntrl_int_reg_n_0_[34] ));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_int_reg[35] 
       (.C(clk),
        .CE(d_xfer_toggle_s),
        .CLR(dac_rst),
        .D(up_xfer_data[35]),
        .Q(\d_data_cntrl_int_reg_n_0_[35] ));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_int_reg[3] 
       (.C(clk),
        .CE(d_xfer_toggle_s),
        .CLR(dac_rst),
        .D(up_xfer_data[3]),
        .Q(dac_data_sel_s[3]));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_int_reg[8] 
       (.C(clk),
        .CE(d_xfer_toggle_s),
        .CLR(dac_rst),
        .D(up_xfer_data[8]),
        .Q(\d_data_cntrl_int_reg_n_0_[8] ));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_int_reg[9] 
       (.C(clk),
        .CE(d_xfer_toggle_s),
        .CLR(dac_rst),
        .D(up_xfer_data[9]),
        .Q(\d_data_cntrl_int_reg_n_0_[9] ));
  (* ASYNC_REG *) 
  FDCE #(
    .INIT(1'b0)) 
    d_xfer_toggle_m1_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(dac_rst),
        .D(up_xfer_toggle),
        .Q(d_xfer_toggle_m1));
  (* ASYNC_REG *) 
  FDCE #(
    .INIT(1'b0)) 
    d_xfer_toggle_m2_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(dac_rst),
        .D(d_xfer_toggle_m1),
        .Q(d_xfer_toggle_m2));
  (* ASYNC_REG *) 
  FDCE #(
    .INIT(1'b0)) 
    d_xfer_toggle_m3_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(dac_rst),
        .D(d_xfer_toggle_m2),
        .Q(d_xfer_toggle_m3));
  FDCE #(
    .INIT(1'b0)) 
    d_xfer_toggle_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(dac_rst),
        .D(d_xfer_toggle_m3),
        .Q(d_xfer_toggle));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \dac_data_out_int[0]_i_1__2 
       (.I0(Q[0]),
        .I1(\dac_data_out_int[11]_i_3__2_n_0 ),
        .I2(\dac_data_out_int[11]_i_4__2_n_0 ),
        .I3(\dac_data_out_int_reg[11] [0]),
        .I4(\dac_data_out_int[0]_i_2__2_n_0 ),
        .O(\dac_pn_data_reg[11] [0]));
  LUT6 #(
    .INIT(64'h0000000000000AC0)) 
    \dac_data_out_int[0]_i_2__2 
       (.I0(dac_data_q1[0]),
        .I1(\dac_data_out_int_reg[11]_0 [0]),
        .I2(dac_data_sel_s[0]),
        .I3(dac_data_sel_s[1]),
        .I4(dac_data_sel_s[2]),
        .I5(dac_data_sel_s[3]),
        .O(\dac_data_out_int[0]_i_2__2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \dac_data_out_int[10]_i_1__2 
       (.I0(Q[10]),
        .I1(\dac_data_out_int[11]_i_3__2_n_0 ),
        .I2(\dac_data_out_int[11]_i_4__2_n_0 ),
        .I3(\dac_data_out_int_reg[11] [10]),
        .I4(\dac_data_out_int[10]_i_2__2_n_0 ),
        .O(\dac_pn_data_reg[11] [10]));
  LUT6 #(
    .INIT(64'h0000000000000AC0)) 
    \dac_data_out_int[10]_i_2__2 
       (.I0(dac_data_q1[10]),
        .I1(\dac_data_out_int_reg[11]_0 [10]),
        .I2(dac_data_sel_s[0]),
        .I3(dac_data_sel_s[1]),
        .I4(dac_data_sel_s[2]),
        .I5(dac_data_sel_s[3]),
        .O(\dac_data_out_int[10]_i_2__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \dac_data_out_int[11]_i_1__2 
       (.I0(dac_data_sel_s[3]),
        .I1(dac_data_sel_s[1]),
        .I2(dac_data_sel_s[2]),
        .I3(dac_data_sel_s[0]),
        .O(SR));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \dac_data_out_int[11]_i_2__2 
       (.I0(Q[11]),
        .I1(\dac_data_out_int[11]_i_3__2_n_0 ),
        .I2(\dac_data_out_int[11]_i_4__2_n_0 ),
        .I3(\dac_data_out_int_reg[11] [11]),
        .I4(\dac_data_out_int[11]_i_5__2_n_0 ),
        .O(\dac_pn_data_reg[11] [11]));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT4 #(
    .INIT(16'h0200)) 
    \dac_data_out_int[11]_i_3__2 
       (.I0(dac_data_sel_s[0]),
        .I1(dac_data_sel_s[1]),
        .I2(dac_data_sel_s[2]),
        .I3(dac_data_sel_s[3]),
        .O(\dac_data_out_int[11]_i_3__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \dac_data_out_int[11]_i_4__2 
       (.I0(dac_data_sel_s[0]),
        .I1(dac_data_sel_s[3]),
        .I2(dac_data_sel_s[2]),
        .I3(dac_data_sel_s[1]),
        .O(\dac_data_out_int[11]_i_4__2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000AC0)) 
    \dac_data_out_int[11]_i_5__2 
       (.I0(dac_data_q1[11]),
        .I1(\dac_data_out_int_reg[11]_0 [11]),
        .I2(dac_data_sel_s[0]),
        .I3(dac_data_sel_s[1]),
        .I4(dac_data_sel_s[2]),
        .I5(dac_data_sel_s[3]),
        .O(\dac_data_out_int[11]_i_5__2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \dac_data_out_int[1]_i_1__2 
       (.I0(Q[1]),
        .I1(\dac_data_out_int[11]_i_3__2_n_0 ),
        .I2(\dac_data_out_int[11]_i_4__2_n_0 ),
        .I3(\dac_data_out_int_reg[11] [1]),
        .I4(\dac_data_out_int[1]_i_2__2_n_0 ),
        .O(\dac_pn_data_reg[11] [1]));
  LUT6 #(
    .INIT(64'h0000000000000AC0)) 
    \dac_data_out_int[1]_i_2__2 
       (.I0(dac_data_q1[1]),
        .I1(\dac_data_out_int_reg[11]_0 [1]),
        .I2(dac_data_sel_s[0]),
        .I3(dac_data_sel_s[1]),
        .I4(dac_data_sel_s[2]),
        .I5(dac_data_sel_s[3]),
        .O(\dac_data_out_int[1]_i_2__2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \dac_data_out_int[2]_i_1__2 
       (.I0(Q[2]),
        .I1(\dac_data_out_int[11]_i_3__2_n_0 ),
        .I2(\dac_data_out_int[11]_i_4__2_n_0 ),
        .I3(\dac_data_out_int_reg[11] [2]),
        .I4(\dac_data_out_int[2]_i_2__2_n_0 ),
        .O(\dac_pn_data_reg[11] [2]));
  LUT6 #(
    .INIT(64'h0000000000000AC0)) 
    \dac_data_out_int[2]_i_2__2 
       (.I0(dac_data_q1[2]),
        .I1(\dac_data_out_int_reg[11]_0 [2]),
        .I2(dac_data_sel_s[0]),
        .I3(dac_data_sel_s[1]),
        .I4(dac_data_sel_s[2]),
        .I5(dac_data_sel_s[3]),
        .O(\dac_data_out_int[2]_i_2__2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \dac_data_out_int[3]_i_1__2 
       (.I0(Q[3]),
        .I1(\dac_data_out_int[11]_i_3__2_n_0 ),
        .I2(\dac_data_out_int[11]_i_4__2_n_0 ),
        .I3(\dac_data_out_int_reg[11] [3]),
        .I4(\dac_data_out_int[3]_i_2__2_n_0 ),
        .O(\dac_pn_data_reg[11] [3]));
  LUT6 #(
    .INIT(64'h0000000000000AC0)) 
    \dac_data_out_int[3]_i_2__2 
       (.I0(dac_data_q1[3]),
        .I1(\dac_data_out_int_reg[11]_0 [3]),
        .I2(dac_data_sel_s[0]),
        .I3(dac_data_sel_s[1]),
        .I4(dac_data_sel_s[2]),
        .I5(dac_data_sel_s[3]),
        .O(\dac_data_out_int[3]_i_2__2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \dac_data_out_int[4]_i_1__2 
       (.I0(Q[4]),
        .I1(\dac_data_out_int[11]_i_3__2_n_0 ),
        .I2(\dac_data_out_int[11]_i_4__2_n_0 ),
        .I3(\dac_data_out_int_reg[11] [4]),
        .I4(\dac_data_out_int[4]_i_2__2_n_0 ),
        .O(\dac_pn_data_reg[11] [4]));
  LUT6 #(
    .INIT(64'h0000000000000AC0)) 
    \dac_data_out_int[4]_i_2__2 
       (.I0(dac_data_q1[4]),
        .I1(\dac_data_out_int_reg[11]_0 [4]),
        .I2(dac_data_sel_s[0]),
        .I3(dac_data_sel_s[1]),
        .I4(dac_data_sel_s[2]),
        .I5(dac_data_sel_s[3]),
        .O(\dac_data_out_int[4]_i_2__2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \dac_data_out_int[5]_i_1__2 
       (.I0(Q[5]),
        .I1(\dac_data_out_int[11]_i_3__2_n_0 ),
        .I2(\dac_data_out_int[11]_i_4__2_n_0 ),
        .I3(\dac_data_out_int_reg[11] [5]),
        .I4(\dac_data_out_int[5]_i_2__2_n_0 ),
        .O(\dac_pn_data_reg[11] [5]));
  LUT6 #(
    .INIT(64'h0000000000000AC0)) 
    \dac_data_out_int[5]_i_2__2 
       (.I0(dac_data_q1[5]),
        .I1(\dac_data_out_int_reg[11]_0 [5]),
        .I2(dac_data_sel_s[0]),
        .I3(dac_data_sel_s[1]),
        .I4(dac_data_sel_s[2]),
        .I5(dac_data_sel_s[3]),
        .O(\dac_data_out_int[5]_i_2__2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \dac_data_out_int[6]_i_1__2 
       (.I0(Q[6]),
        .I1(\dac_data_out_int[11]_i_3__2_n_0 ),
        .I2(\dac_data_out_int[11]_i_4__2_n_0 ),
        .I3(\dac_data_out_int_reg[11] [6]),
        .I4(\dac_data_out_int[6]_i_2__2_n_0 ),
        .O(\dac_pn_data_reg[11] [6]));
  LUT6 #(
    .INIT(64'h0000000000000AC0)) 
    \dac_data_out_int[6]_i_2__2 
       (.I0(dac_data_q1[6]),
        .I1(\dac_data_out_int_reg[11]_0 [6]),
        .I2(dac_data_sel_s[0]),
        .I3(dac_data_sel_s[1]),
        .I4(dac_data_sel_s[2]),
        .I5(dac_data_sel_s[3]),
        .O(\dac_data_out_int[6]_i_2__2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \dac_data_out_int[7]_i_1__2 
       (.I0(Q[7]),
        .I1(\dac_data_out_int[11]_i_3__2_n_0 ),
        .I2(\dac_data_out_int[11]_i_4__2_n_0 ),
        .I3(\dac_data_out_int_reg[11] [7]),
        .I4(\dac_data_out_int[7]_i_2__2_n_0 ),
        .O(\dac_pn_data_reg[11] [7]));
  LUT6 #(
    .INIT(64'h0000000000000AC0)) 
    \dac_data_out_int[7]_i_2__2 
       (.I0(dac_data_q1[7]),
        .I1(\dac_data_out_int_reg[11]_0 [7]),
        .I2(dac_data_sel_s[0]),
        .I3(dac_data_sel_s[1]),
        .I4(dac_data_sel_s[2]),
        .I5(dac_data_sel_s[3]),
        .O(\dac_data_out_int[7]_i_2__2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \dac_data_out_int[8]_i_1__2 
       (.I0(Q[8]),
        .I1(\dac_data_out_int[11]_i_3__2_n_0 ),
        .I2(\dac_data_out_int[11]_i_4__2_n_0 ),
        .I3(\dac_data_out_int_reg[11] [8]),
        .I4(\dac_data_out_int[8]_i_2__2_n_0 ),
        .O(\dac_pn_data_reg[11] [8]));
  LUT6 #(
    .INIT(64'h0000000000000AC0)) 
    \dac_data_out_int[8]_i_2__2 
       (.I0(dac_data_q1[8]),
        .I1(\dac_data_out_int_reg[11]_0 [8]),
        .I2(dac_data_sel_s[0]),
        .I3(dac_data_sel_s[1]),
        .I4(dac_data_sel_s[2]),
        .I5(dac_data_sel_s[3]),
        .O(\dac_data_out_int[8]_i_2__2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \dac_data_out_int[9]_i_1__2 
       (.I0(Q[9]),
        .I1(\dac_data_out_int[11]_i_3__2_n_0 ),
        .I2(\dac_data_out_int[11]_i_4__2_n_0 ),
        .I3(\dac_data_out_int_reg[11] [9]),
        .I4(\dac_data_out_int[9]_i_2__2_n_0 ),
        .O(\dac_pn_data_reg[11] [9]));
  LUT6 #(
    .INIT(64'h0000000000000AC0)) 
    \dac_data_out_int[9]_i_2__2 
       (.I0(dac_data_q1[9]),
        .I1(\dac_data_out_int_reg[11]_0 [9]),
        .I2(dac_data_sel_s[0]),
        .I3(dac_data_sel_s[1]),
        .I4(dac_data_sel_s[2]),
        .I5(dac_data_sel_s[3]),
        .O(\dac_data_out_int[9]_i_2__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    dac_enable_int_i_1__2
       (.I0(dac_data_sel_s[3]),
        .I1(dac_data_sel_s[1]),
        .I2(dac_data_sel_s[2]),
        .I3(dac_data_sel_s[0]),
        .O(\d_data_cntrl_int_reg[3]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dac_pat_data[10]_i_1__2 
       (.I0(\d_data_cntrl_int_reg_n_0_[14] ),
        .I1(dac_valid_sel),
        .I2(\d_data_cntrl_int_reg_n_0_[30] ),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dac_pat_data[11]_i_1__2 
       (.I0(\d_data_cntrl_int_reg_n_0_[15] ),
        .I1(dac_valid_sel),
        .I2(\d_data_cntrl_int_reg_n_0_[31] ),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dac_pat_data[12]_i_1__2 
       (.I0(\d_data_cntrl_int_reg_n_0_[16] ),
        .I1(dac_valid_sel),
        .I2(\d_data_cntrl_int_reg_n_0_[32] ),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dac_pat_data[13]_i_1__2 
       (.I0(\d_data_cntrl_int_reg_n_0_[17] ),
        .I1(dac_valid_sel),
        .I2(\d_data_cntrl_int_reg_n_0_[33] ),
        .O(D[9]));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dac_pat_data[14]_i_1__2 
       (.I0(\d_data_cntrl_int_reg_n_0_[18] ),
        .I1(dac_valid_sel),
        .I2(\d_data_cntrl_int_reg_n_0_[34] ),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dac_pat_data[15]_i_1__2 
       (.I0(\d_data_cntrl_int_reg_n_0_[19] ),
        .I1(dac_valid_sel),
        .I2(\d_data_cntrl_int_reg_n_0_[35] ),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dac_pat_data[4]_i_1__2 
       (.I0(\d_data_cntrl_int_reg_n_0_[8] ),
        .I1(dac_valid_sel),
        .I2(\d_data_cntrl_int_reg_n_0_[24] ),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dac_pat_data[5]_i_1__2 
       (.I0(\d_data_cntrl_int_reg_n_0_[9] ),
        .I1(dac_valid_sel),
        .I2(\d_data_cntrl_int_reg_n_0_[25] ),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dac_pat_data[6]_i_1__2 
       (.I0(\d_data_cntrl_int_reg_n_0_[10] ),
        .I1(dac_valid_sel),
        .I2(\d_data_cntrl_int_reg_n_0_[26] ),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dac_pat_data[7]_i_1__2 
       (.I0(\d_data_cntrl_int_reg_n_0_[11] ),
        .I1(dac_valid_sel),
        .I2(\d_data_cntrl_int_reg_n_0_[27] ),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dac_pat_data[8]_i_1__2 
       (.I0(\d_data_cntrl_int_reg_n_0_[12] ),
        .I1(dac_valid_sel),
        .I2(\d_data_cntrl_int_reg_n_0_[28] ),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dac_pat_data[9]_i_1__2 
       (.I0(\d_data_cntrl_int_reg_n_0_[13] ),
        .I1(dac_valid_sel),
        .I2(\d_data_cntrl_int_reg_n_0_[29] ),
        .O(D[5]));
  LUT1 #(
    .INIT(2'h1)) 
    \up_xfer_count[0]_i_1__7 
       (.I0(up_xfer_count_reg[0]),
        .O(p_0_in__3[0]));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \up_xfer_count[1]_i_1__7 
       (.I0(up_xfer_count_reg[0]),
        .I1(up_xfer_count_reg[1]),
        .O(p_0_in__3[1]));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \up_xfer_count[2]_i_1__7 
       (.I0(up_xfer_count_reg[2]),
        .I1(up_xfer_count_reg[1]),
        .I2(up_xfer_count_reg[0]),
        .O(p_0_in__3[2]));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \up_xfer_count[3]_i_1__7 
       (.I0(up_xfer_count_reg[3]),
        .I1(up_xfer_count_reg[0]),
        .I2(up_xfer_count_reg[1]),
        .I3(up_xfer_count_reg[2]),
        .O(p_0_in__3[3]));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \up_xfer_count[4]_i_1__7 
       (.I0(up_xfer_count_reg[4]),
        .I1(up_xfer_count_reg[2]),
        .I2(up_xfer_count_reg[1]),
        .I3(up_xfer_count_reg[0]),
        .I4(up_xfer_count_reg[3]),
        .O(p_0_in__3[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \up_xfer_count[5]_i_1__7 
       (.I0(up_xfer_count_reg[5]),
        .I1(up_xfer_count_reg[3]),
        .I2(up_xfer_count_reg[0]),
        .I3(up_xfer_count_reg[1]),
        .I4(up_xfer_count_reg[2]),
        .I5(up_xfer_count_reg[4]),
        .O(p_0_in__3[5]));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_count_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_0_in__3[0]),
        .Q(up_xfer_count_reg[0]),
        .R(\up_xfer_count_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_count_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_0_in__3[1]),
        .Q(up_xfer_count_reg[1]),
        .R(\up_xfer_count_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_count_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_0_in__3[2]),
        .Q(up_xfer_count_reg[2]),
        .R(\up_xfer_count_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_count_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_0_in__3[3]),
        .Q(up_xfer_count_reg[3]),
        .R(\up_xfer_count_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_count_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_0_in__3[4]),
        .Q(up_xfer_count_reg[4]),
        .R(\up_xfer_count_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_count_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_0_in__3[5]),
        .Q(up_xfer_count_reg[5]),
        .R(\up_xfer_count_reg[0]_0 ));
  LUT3 #(
    .INIT(8'h09)) 
    \up_xfer_data[35]_i_1__2 
       (.I0(up_xfer_toggle),
        .I1(up_xfer_state),
        .I2(\up_xfer_data[35]_i_2__2_n_0 ),
        .O(\up_xfer_data[35]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEFF)) 
    \up_xfer_data[35]_i_2__2 
       (.I0(up_xfer_count_reg[2]),
        .I1(up_xfer_count_reg[3]),
        .I2(up_xfer_count_reg[1]),
        .I3(up_xfer_count_reg[0]),
        .I4(up_xfer_count_reg[5]),
        .I5(up_xfer_count_reg[4]),
        .O(\up_xfer_data[35]_i_2__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[0] 
       (.C(s_axi_aclk),
        .CE(\up_xfer_data[35]_i_1__2_n_0 ),
        .D(\up_xfer_data_reg[35]_0 [0]),
        .Q(up_xfer_data[0]),
        .R(\up_xfer_count_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[10] 
       (.C(s_axi_aclk),
        .CE(\up_xfer_data[35]_i_1__2_n_0 ),
        .D(\up_xfer_data_reg[35]_0 [6]),
        .Q(up_xfer_data[10]),
        .R(\up_xfer_count_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[11] 
       (.C(s_axi_aclk),
        .CE(\up_xfer_data[35]_i_1__2_n_0 ),
        .D(\up_xfer_data_reg[35]_0 [7]),
        .Q(up_xfer_data[11]),
        .R(\up_xfer_count_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[12] 
       (.C(s_axi_aclk),
        .CE(\up_xfer_data[35]_i_1__2_n_0 ),
        .D(\up_xfer_data_reg[35]_0 [8]),
        .Q(up_xfer_data[12]),
        .R(\up_xfer_count_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[13] 
       (.C(s_axi_aclk),
        .CE(\up_xfer_data[35]_i_1__2_n_0 ),
        .D(\up_xfer_data_reg[35]_0 [9]),
        .Q(up_xfer_data[13]),
        .R(\up_xfer_count_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[14] 
       (.C(s_axi_aclk),
        .CE(\up_xfer_data[35]_i_1__2_n_0 ),
        .D(\up_xfer_data_reg[35]_0 [10]),
        .Q(up_xfer_data[14]),
        .R(\up_xfer_count_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[15] 
       (.C(s_axi_aclk),
        .CE(\up_xfer_data[35]_i_1__2_n_0 ),
        .D(\up_xfer_data_reg[35]_0 [11]),
        .Q(up_xfer_data[15]),
        .R(\up_xfer_count_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[16] 
       (.C(s_axi_aclk),
        .CE(\up_xfer_data[35]_i_1__2_n_0 ),
        .D(\up_xfer_data_reg[35]_0 [12]),
        .Q(up_xfer_data[16]),
        .R(\up_xfer_count_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[17] 
       (.C(s_axi_aclk),
        .CE(\up_xfer_data[35]_i_1__2_n_0 ),
        .D(\up_xfer_data_reg[35]_0 [13]),
        .Q(up_xfer_data[17]),
        .R(\up_xfer_count_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[18] 
       (.C(s_axi_aclk),
        .CE(\up_xfer_data[35]_i_1__2_n_0 ),
        .D(\up_xfer_data_reg[35]_0 [14]),
        .Q(up_xfer_data[18]),
        .R(\up_xfer_count_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[19] 
       (.C(s_axi_aclk),
        .CE(\up_xfer_data[35]_i_1__2_n_0 ),
        .D(\up_xfer_data_reg[35]_0 [15]),
        .Q(up_xfer_data[19]),
        .R(\up_xfer_count_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[1] 
       (.C(s_axi_aclk),
        .CE(\up_xfer_data[35]_i_1__2_n_0 ),
        .D(\up_xfer_data_reg[35]_0 [1]),
        .Q(up_xfer_data[1]),
        .R(\up_xfer_count_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[24] 
       (.C(s_axi_aclk),
        .CE(\up_xfer_data[35]_i_1__2_n_0 ),
        .D(\up_xfer_data_reg[35]_0 [16]),
        .Q(up_xfer_data[24]),
        .R(\up_xfer_count_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[25] 
       (.C(s_axi_aclk),
        .CE(\up_xfer_data[35]_i_1__2_n_0 ),
        .D(\up_xfer_data_reg[35]_0 [17]),
        .Q(up_xfer_data[25]),
        .R(\up_xfer_count_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[26] 
       (.C(s_axi_aclk),
        .CE(\up_xfer_data[35]_i_1__2_n_0 ),
        .D(\up_xfer_data_reg[35]_0 [18]),
        .Q(up_xfer_data[26]),
        .R(\up_xfer_count_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[27] 
       (.C(s_axi_aclk),
        .CE(\up_xfer_data[35]_i_1__2_n_0 ),
        .D(\up_xfer_data_reg[35]_0 [19]),
        .Q(up_xfer_data[27]),
        .R(\up_xfer_count_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[28] 
       (.C(s_axi_aclk),
        .CE(\up_xfer_data[35]_i_1__2_n_0 ),
        .D(\up_xfer_data_reg[35]_0 [20]),
        .Q(up_xfer_data[28]),
        .R(\up_xfer_count_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[29] 
       (.C(s_axi_aclk),
        .CE(\up_xfer_data[35]_i_1__2_n_0 ),
        .D(\up_xfer_data_reg[35]_0 [21]),
        .Q(up_xfer_data[29]),
        .R(\up_xfer_count_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[2] 
       (.C(s_axi_aclk),
        .CE(\up_xfer_data[35]_i_1__2_n_0 ),
        .D(\up_xfer_data_reg[35]_0 [2]),
        .Q(up_xfer_data[2]),
        .R(\up_xfer_count_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[30] 
       (.C(s_axi_aclk),
        .CE(\up_xfer_data[35]_i_1__2_n_0 ),
        .D(\up_xfer_data_reg[35]_0 [22]),
        .Q(up_xfer_data[30]),
        .R(\up_xfer_count_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[31] 
       (.C(s_axi_aclk),
        .CE(\up_xfer_data[35]_i_1__2_n_0 ),
        .D(\up_xfer_data_reg[35]_0 [23]),
        .Q(up_xfer_data[31]),
        .R(\up_xfer_count_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[32] 
       (.C(s_axi_aclk),
        .CE(\up_xfer_data[35]_i_1__2_n_0 ),
        .D(\up_xfer_data_reg[35]_0 [24]),
        .Q(up_xfer_data[32]),
        .R(\up_xfer_count_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[33] 
       (.C(s_axi_aclk),
        .CE(\up_xfer_data[35]_i_1__2_n_0 ),
        .D(\up_xfer_data_reg[35]_0 [25]),
        .Q(up_xfer_data[33]),
        .R(\up_xfer_count_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[34] 
       (.C(s_axi_aclk),
        .CE(\up_xfer_data[35]_i_1__2_n_0 ),
        .D(\up_xfer_data_reg[35]_0 [26]),
        .Q(up_xfer_data[34]),
        .R(\up_xfer_count_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[35] 
       (.C(s_axi_aclk),
        .CE(\up_xfer_data[35]_i_1__2_n_0 ),
        .D(\up_xfer_data_reg[35]_0 [27]),
        .Q(up_xfer_data[35]),
        .R(\up_xfer_count_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[3] 
       (.C(s_axi_aclk),
        .CE(\up_xfer_data[35]_i_1__2_n_0 ),
        .D(\up_xfer_data_reg[35]_0 [3]),
        .Q(up_xfer_data[3]),
        .R(\up_xfer_count_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[8] 
       (.C(s_axi_aclk),
        .CE(\up_xfer_data[35]_i_1__2_n_0 ),
        .D(\up_xfer_data_reg[35]_0 [4]),
        .Q(up_xfer_data[8]),
        .R(\up_xfer_count_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[9] 
       (.C(s_axi_aclk),
        .CE(\up_xfer_data[35]_i_1__2_n_0 ),
        .D(\up_xfer_data_reg[35]_0 [5]),
        .Q(up_xfer_data[9]),
        .R(\up_xfer_count_reg[0]_0 ));
  (* ASYNC_REG *) 
  FDRE #(
    .INIT(1'b0)) 
    up_xfer_state_m1_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(d_xfer_toggle),
        .Q(up_xfer_state_m1),
        .R(\up_xfer_count_reg[0]_0 ));
  (* ASYNC_REG *) 
  FDRE #(
    .INIT(1'b0)) 
    up_xfer_state_m2_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(up_xfer_state_m1),
        .Q(up_xfer_state_m2),
        .R(\up_xfer_count_reg[0]_0 ));
  (* ASYNC_REG *) 
  FDRE #(
    .INIT(1'b0)) 
    up_xfer_state_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(up_xfer_state_m2),
        .Q(up_xfer_state),
        .R(\up_xfer_count_reg[0]_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    up_xfer_toggle_i_1__7
       (.I0(up_xfer_toggle),
        .O(p_2_in__0));
  FDRE #(
    .INIT(1'b0)) 
    up_xfer_toggle_reg
       (.C(s_axi_aclk),
        .CE(\up_xfer_data[35]_i_1__2_n_0 ),
        .D(p_2_in__0),
        .Q(up_xfer_toggle),
        .R(\up_xfer_count_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "up_xfer_cntrl" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_xfer_cntrl__parameterized1__xdcDup__1
   (D,
    \dac_pn_data_reg[11] ,
    \d_data_cntrl_int_reg[3]_0 ,
    SR,
    \up_xfer_count_reg[5]_0 ,
    s_axi_aclk,
    clk,
    dac_rst,
    dac_valid_sel,
    \up_xfer_data_reg[35]_0 ,
    Q,
    \dac_data_out_int_reg[11] ,
    dac_data_i0,
    \dac_data_out_int_reg[11]_0 );
  output [11:0]D;
  output [11:0]\dac_pn_data_reg[11] ;
  output \d_data_cntrl_int_reg[3]_0 ;
  output [0:0]SR;
  input \up_xfer_count_reg[5]_0 ;
  input s_axi_aclk;
  input clk;
  input dac_rst;
  input dac_valid_sel;
  input [27:0]\up_xfer_data_reg[35]_0 ;
  input [11:0]Q;
  input [11:0]\dac_data_out_int_reg[11] ;
  input [11:0]dac_data_i0;
  input [11:0]\dac_data_out_int_reg[11]_0 ;

  wire [11:0]D;
  wire [11:0]Q;
  wire [0:0]SR;
  wire clk;
  wire \d_data_cntrl_int_reg[3]_0 ;
  wire \d_data_cntrl_int_reg_n_0_[10] ;
  wire \d_data_cntrl_int_reg_n_0_[11] ;
  wire \d_data_cntrl_int_reg_n_0_[12] ;
  wire \d_data_cntrl_int_reg_n_0_[13] ;
  wire \d_data_cntrl_int_reg_n_0_[14] ;
  wire \d_data_cntrl_int_reg_n_0_[15] ;
  wire \d_data_cntrl_int_reg_n_0_[16] ;
  wire \d_data_cntrl_int_reg_n_0_[17] ;
  wire \d_data_cntrl_int_reg_n_0_[18] ;
  wire \d_data_cntrl_int_reg_n_0_[19] ;
  wire \d_data_cntrl_int_reg_n_0_[24] ;
  wire \d_data_cntrl_int_reg_n_0_[25] ;
  wire \d_data_cntrl_int_reg_n_0_[26] ;
  wire \d_data_cntrl_int_reg_n_0_[27] ;
  wire \d_data_cntrl_int_reg_n_0_[28] ;
  wire \d_data_cntrl_int_reg_n_0_[29] ;
  wire \d_data_cntrl_int_reg_n_0_[30] ;
  wire \d_data_cntrl_int_reg_n_0_[31] ;
  wire \d_data_cntrl_int_reg_n_0_[32] ;
  wire \d_data_cntrl_int_reg_n_0_[33] ;
  wire \d_data_cntrl_int_reg_n_0_[34] ;
  wire \d_data_cntrl_int_reg_n_0_[35] ;
  wire \d_data_cntrl_int_reg_n_0_[8] ;
  wire \d_data_cntrl_int_reg_n_0_[9] ;
  wire d_xfer_toggle;
  wire d_xfer_toggle_m1;
  wire d_xfer_toggle_m2;
  wire d_xfer_toggle_m3;
  wire d_xfer_toggle_s;
  wire [11:0]dac_data_i0;
  wire \dac_data_out_int[0]_i_2_n_0 ;
  wire \dac_data_out_int[10]_i_2_n_0 ;
  wire \dac_data_out_int[11]_i_3_n_0 ;
  wire \dac_data_out_int[11]_i_4_n_0 ;
  wire \dac_data_out_int[11]_i_5_n_0 ;
  wire \dac_data_out_int[1]_i_2_n_0 ;
  wire \dac_data_out_int[2]_i_2_n_0 ;
  wire \dac_data_out_int[3]_i_2_n_0 ;
  wire \dac_data_out_int[4]_i_2_n_0 ;
  wire \dac_data_out_int[5]_i_2_n_0 ;
  wire \dac_data_out_int[6]_i_2_n_0 ;
  wire \dac_data_out_int[7]_i_2_n_0 ;
  wire \dac_data_out_int[8]_i_2_n_0 ;
  wire \dac_data_out_int[9]_i_2_n_0 ;
  wire [11:0]\dac_data_out_int_reg[11] ;
  wire [11:0]\dac_data_out_int_reg[11]_0 ;
  wire [3:0]dac_data_sel_s;
  wire [11:0]\dac_pn_data_reg[11] ;
  wire dac_rst;
  wire dac_valid_sel;
  wire [5:0]p_0_in__0;
  wire p_2_in;
  wire s_axi_aclk;
  wire [5:0]up_xfer_count_reg;
  wire \up_xfer_count_reg[5]_0 ;
  wire [35:0]up_xfer_data;
  wire \up_xfer_data[35]_i_1_n_0 ;
  wire \up_xfer_data[35]_i_2_n_0 ;
  wire [27:0]\up_xfer_data_reg[35]_0 ;
  wire up_xfer_state;
  wire up_xfer_state_m1;
  wire up_xfer_state_m2;
  wire up_xfer_toggle;

  LUT2 #(
    .INIT(4'h6)) 
    \d_data_cntrl_int[35]_i_1 
       (.I0(d_xfer_toggle_m2),
        .I1(d_xfer_toggle_m3),
        .O(d_xfer_toggle_s));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_int_reg[0] 
       (.C(clk),
        .CE(d_xfer_toggle_s),
        .CLR(dac_rst),
        .D(up_xfer_data[0]),
        .Q(dac_data_sel_s[0]));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_int_reg[10] 
       (.C(clk),
        .CE(d_xfer_toggle_s),
        .CLR(dac_rst),
        .D(up_xfer_data[10]),
        .Q(\d_data_cntrl_int_reg_n_0_[10] ));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_int_reg[11] 
       (.C(clk),
        .CE(d_xfer_toggle_s),
        .CLR(dac_rst),
        .D(up_xfer_data[11]),
        .Q(\d_data_cntrl_int_reg_n_0_[11] ));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_int_reg[12] 
       (.C(clk),
        .CE(d_xfer_toggle_s),
        .CLR(dac_rst),
        .D(up_xfer_data[12]),
        .Q(\d_data_cntrl_int_reg_n_0_[12] ));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_int_reg[13] 
       (.C(clk),
        .CE(d_xfer_toggle_s),
        .CLR(dac_rst),
        .D(up_xfer_data[13]),
        .Q(\d_data_cntrl_int_reg_n_0_[13] ));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_int_reg[14] 
       (.C(clk),
        .CE(d_xfer_toggle_s),
        .CLR(dac_rst),
        .D(up_xfer_data[14]),
        .Q(\d_data_cntrl_int_reg_n_0_[14] ));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_int_reg[15] 
       (.C(clk),
        .CE(d_xfer_toggle_s),
        .CLR(dac_rst),
        .D(up_xfer_data[15]),
        .Q(\d_data_cntrl_int_reg_n_0_[15] ));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_int_reg[16] 
       (.C(clk),
        .CE(d_xfer_toggle_s),
        .CLR(dac_rst),
        .D(up_xfer_data[16]),
        .Q(\d_data_cntrl_int_reg_n_0_[16] ));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_int_reg[17] 
       (.C(clk),
        .CE(d_xfer_toggle_s),
        .CLR(dac_rst),
        .D(up_xfer_data[17]),
        .Q(\d_data_cntrl_int_reg_n_0_[17] ));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_int_reg[18] 
       (.C(clk),
        .CE(d_xfer_toggle_s),
        .CLR(dac_rst),
        .D(up_xfer_data[18]),
        .Q(\d_data_cntrl_int_reg_n_0_[18] ));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_int_reg[19] 
       (.C(clk),
        .CE(d_xfer_toggle_s),
        .CLR(dac_rst),
        .D(up_xfer_data[19]),
        .Q(\d_data_cntrl_int_reg_n_0_[19] ));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_int_reg[1] 
       (.C(clk),
        .CE(d_xfer_toggle_s),
        .CLR(dac_rst),
        .D(up_xfer_data[1]),
        .Q(dac_data_sel_s[1]));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_int_reg[24] 
       (.C(clk),
        .CE(d_xfer_toggle_s),
        .CLR(dac_rst),
        .D(up_xfer_data[24]),
        .Q(\d_data_cntrl_int_reg_n_0_[24] ));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_int_reg[25] 
       (.C(clk),
        .CE(d_xfer_toggle_s),
        .CLR(dac_rst),
        .D(up_xfer_data[25]),
        .Q(\d_data_cntrl_int_reg_n_0_[25] ));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_int_reg[26] 
       (.C(clk),
        .CE(d_xfer_toggle_s),
        .CLR(dac_rst),
        .D(up_xfer_data[26]),
        .Q(\d_data_cntrl_int_reg_n_0_[26] ));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_int_reg[27] 
       (.C(clk),
        .CE(d_xfer_toggle_s),
        .CLR(dac_rst),
        .D(up_xfer_data[27]),
        .Q(\d_data_cntrl_int_reg_n_0_[27] ));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_int_reg[28] 
       (.C(clk),
        .CE(d_xfer_toggle_s),
        .CLR(dac_rst),
        .D(up_xfer_data[28]),
        .Q(\d_data_cntrl_int_reg_n_0_[28] ));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_int_reg[29] 
       (.C(clk),
        .CE(d_xfer_toggle_s),
        .CLR(dac_rst),
        .D(up_xfer_data[29]),
        .Q(\d_data_cntrl_int_reg_n_0_[29] ));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_int_reg[2] 
       (.C(clk),
        .CE(d_xfer_toggle_s),
        .CLR(dac_rst),
        .D(up_xfer_data[2]),
        .Q(dac_data_sel_s[2]));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_int_reg[30] 
       (.C(clk),
        .CE(d_xfer_toggle_s),
        .CLR(dac_rst),
        .D(up_xfer_data[30]),
        .Q(\d_data_cntrl_int_reg_n_0_[30] ));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_int_reg[31] 
       (.C(clk),
        .CE(d_xfer_toggle_s),
        .CLR(dac_rst),
        .D(up_xfer_data[31]),
        .Q(\d_data_cntrl_int_reg_n_0_[31] ));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_int_reg[32] 
       (.C(clk),
        .CE(d_xfer_toggle_s),
        .CLR(dac_rst),
        .D(up_xfer_data[32]),
        .Q(\d_data_cntrl_int_reg_n_0_[32] ));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_int_reg[33] 
       (.C(clk),
        .CE(d_xfer_toggle_s),
        .CLR(dac_rst),
        .D(up_xfer_data[33]),
        .Q(\d_data_cntrl_int_reg_n_0_[33] ));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_int_reg[34] 
       (.C(clk),
        .CE(d_xfer_toggle_s),
        .CLR(dac_rst),
        .D(up_xfer_data[34]),
        .Q(\d_data_cntrl_int_reg_n_0_[34] ));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_int_reg[35] 
       (.C(clk),
        .CE(d_xfer_toggle_s),
        .CLR(dac_rst),
        .D(up_xfer_data[35]),
        .Q(\d_data_cntrl_int_reg_n_0_[35] ));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_int_reg[3] 
       (.C(clk),
        .CE(d_xfer_toggle_s),
        .CLR(dac_rst),
        .D(up_xfer_data[3]),
        .Q(dac_data_sel_s[3]));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_int_reg[8] 
       (.C(clk),
        .CE(d_xfer_toggle_s),
        .CLR(dac_rst),
        .D(up_xfer_data[8]),
        .Q(\d_data_cntrl_int_reg_n_0_[8] ));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_int_reg[9] 
       (.C(clk),
        .CE(d_xfer_toggle_s),
        .CLR(dac_rst),
        .D(up_xfer_data[9]),
        .Q(\d_data_cntrl_int_reg_n_0_[9] ));
  (* ASYNC_REG *) 
  FDCE #(
    .INIT(1'b0)) 
    d_xfer_toggle_m1_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(dac_rst),
        .D(up_xfer_toggle),
        .Q(d_xfer_toggle_m1));
  (* ASYNC_REG *) 
  FDCE #(
    .INIT(1'b0)) 
    d_xfer_toggle_m2_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(dac_rst),
        .D(d_xfer_toggle_m1),
        .Q(d_xfer_toggle_m2));
  (* ASYNC_REG *) 
  FDCE #(
    .INIT(1'b0)) 
    d_xfer_toggle_m3_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(dac_rst),
        .D(d_xfer_toggle_m2),
        .Q(d_xfer_toggle_m3));
  FDCE #(
    .INIT(1'b0)) 
    d_xfer_toggle_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(dac_rst),
        .D(d_xfer_toggle_m3),
        .Q(d_xfer_toggle));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \dac_data_out_int[0]_i_1 
       (.I0(Q[0]),
        .I1(\dac_data_out_int[11]_i_3_n_0 ),
        .I2(\dac_data_out_int[11]_i_4_n_0 ),
        .I3(\dac_data_out_int_reg[11] [0]),
        .I4(\dac_data_out_int[0]_i_2_n_0 ),
        .O(\dac_pn_data_reg[11] [0]));
  LUT6 #(
    .INIT(64'h0000000000000AC0)) 
    \dac_data_out_int[0]_i_2 
       (.I0(dac_data_i0[0]),
        .I1(\dac_data_out_int_reg[11]_0 [0]),
        .I2(dac_data_sel_s[0]),
        .I3(dac_data_sel_s[1]),
        .I4(dac_data_sel_s[2]),
        .I5(dac_data_sel_s[3]),
        .O(\dac_data_out_int[0]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \dac_data_out_int[10]_i_1 
       (.I0(Q[10]),
        .I1(\dac_data_out_int[11]_i_3_n_0 ),
        .I2(\dac_data_out_int[11]_i_4_n_0 ),
        .I3(\dac_data_out_int_reg[11] [10]),
        .I4(\dac_data_out_int[10]_i_2_n_0 ),
        .O(\dac_pn_data_reg[11] [10]));
  LUT6 #(
    .INIT(64'h0000000000000AC0)) 
    \dac_data_out_int[10]_i_2 
       (.I0(dac_data_i0[10]),
        .I1(\dac_data_out_int_reg[11]_0 [10]),
        .I2(dac_data_sel_s[0]),
        .I3(dac_data_sel_s[1]),
        .I4(dac_data_sel_s[2]),
        .I5(dac_data_sel_s[3]),
        .O(\dac_data_out_int[10]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \dac_data_out_int[11]_i_1 
       (.I0(dac_data_sel_s[3]),
        .I1(dac_data_sel_s[1]),
        .I2(dac_data_sel_s[2]),
        .I3(dac_data_sel_s[0]),
        .O(SR));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \dac_data_out_int[11]_i_2 
       (.I0(Q[11]),
        .I1(\dac_data_out_int[11]_i_3_n_0 ),
        .I2(\dac_data_out_int[11]_i_4_n_0 ),
        .I3(\dac_data_out_int_reg[11] [11]),
        .I4(\dac_data_out_int[11]_i_5_n_0 ),
        .O(\dac_pn_data_reg[11] [11]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT4 #(
    .INIT(16'h0200)) 
    \dac_data_out_int[11]_i_3 
       (.I0(dac_data_sel_s[0]),
        .I1(dac_data_sel_s[1]),
        .I2(dac_data_sel_s[2]),
        .I3(dac_data_sel_s[3]),
        .O(\dac_data_out_int[11]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \dac_data_out_int[11]_i_4 
       (.I0(dac_data_sel_s[0]),
        .I1(dac_data_sel_s[3]),
        .I2(dac_data_sel_s[2]),
        .I3(dac_data_sel_s[1]),
        .O(\dac_data_out_int[11]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000AC0)) 
    \dac_data_out_int[11]_i_5 
       (.I0(dac_data_i0[11]),
        .I1(\dac_data_out_int_reg[11]_0 [11]),
        .I2(dac_data_sel_s[0]),
        .I3(dac_data_sel_s[1]),
        .I4(dac_data_sel_s[2]),
        .I5(dac_data_sel_s[3]),
        .O(\dac_data_out_int[11]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \dac_data_out_int[1]_i_1 
       (.I0(Q[1]),
        .I1(\dac_data_out_int[11]_i_3_n_0 ),
        .I2(\dac_data_out_int[11]_i_4_n_0 ),
        .I3(\dac_data_out_int_reg[11] [1]),
        .I4(\dac_data_out_int[1]_i_2_n_0 ),
        .O(\dac_pn_data_reg[11] [1]));
  LUT6 #(
    .INIT(64'h0000000000000AC0)) 
    \dac_data_out_int[1]_i_2 
       (.I0(dac_data_i0[1]),
        .I1(\dac_data_out_int_reg[11]_0 [1]),
        .I2(dac_data_sel_s[0]),
        .I3(dac_data_sel_s[1]),
        .I4(dac_data_sel_s[2]),
        .I5(dac_data_sel_s[3]),
        .O(\dac_data_out_int[1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \dac_data_out_int[2]_i_1 
       (.I0(Q[2]),
        .I1(\dac_data_out_int[11]_i_3_n_0 ),
        .I2(\dac_data_out_int[11]_i_4_n_0 ),
        .I3(\dac_data_out_int_reg[11] [2]),
        .I4(\dac_data_out_int[2]_i_2_n_0 ),
        .O(\dac_pn_data_reg[11] [2]));
  LUT6 #(
    .INIT(64'h0000000000000AC0)) 
    \dac_data_out_int[2]_i_2 
       (.I0(dac_data_i0[2]),
        .I1(\dac_data_out_int_reg[11]_0 [2]),
        .I2(dac_data_sel_s[0]),
        .I3(dac_data_sel_s[1]),
        .I4(dac_data_sel_s[2]),
        .I5(dac_data_sel_s[3]),
        .O(\dac_data_out_int[2]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \dac_data_out_int[3]_i_1 
       (.I0(Q[3]),
        .I1(\dac_data_out_int[11]_i_3_n_0 ),
        .I2(\dac_data_out_int[11]_i_4_n_0 ),
        .I3(\dac_data_out_int_reg[11] [3]),
        .I4(\dac_data_out_int[3]_i_2_n_0 ),
        .O(\dac_pn_data_reg[11] [3]));
  LUT6 #(
    .INIT(64'h0000000000000AC0)) 
    \dac_data_out_int[3]_i_2 
       (.I0(dac_data_i0[3]),
        .I1(\dac_data_out_int_reg[11]_0 [3]),
        .I2(dac_data_sel_s[0]),
        .I3(dac_data_sel_s[1]),
        .I4(dac_data_sel_s[2]),
        .I5(dac_data_sel_s[3]),
        .O(\dac_data_out_int[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \dac_data_out_int[4]_i_1 
       (.I0(Q[4]),
        .I1(\dac_data_out_int[11]_i_3_n_0 ),
        .I2(\dac_data_out_int[11]_i_4_n_0 ),
        .I3(\dac_data_out_int_reg[11] [4]),
        .I4(\dac_data_out_int[4]_i_2_n_0 ),
        .O(\dac_pn_data_reg[11] [4]));
  LUT6 #(
    .INIT(64'h0000000000000AC0)) 
    \dac_data_out_int[4]_i_2 
       (.I0(dac_data_i0[4]),
        .I1(\dac_data_out_int_reg[11]_0 [4]),
        .I2(dac_data_sel_s[0]),
        .I3(dac_data_sel_s[1]),
        .I4(dac_data_sel_s[2]),
        .I5(dac_data_sel_s[3]),
        .O(\dac_data_out_int[4]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \dac_data_out_int[5]_i_1 
       (.I0(Q[5]),
        .I1(\dac_data_out_int[11]_i_3_n_0 ),
        .I2(\dac_data_out_int[11]_i_4_n_0 ),
        .I3(\dac_data_out_int_reg[11] [5]),
        .I4(\dac_data_out_int[5]_i_2_n_0 ),
        .O(\dac_pn_data_reg[11] [5]));
  LUT6 #(
    .INIT(64'h0000000000000AC0)) 
    \dac_data_out_int[5]_i_2 
       (.I0(dac_data_i0[5]),
        .I1(\dac_data_out_int_reg[11]_0 [5]),
        .I2(dac_data_sel_s[0]),
        .I3(dac_data_sel_s[1]),
        .I4(dac_data_sel_s[2]),
        .I5(dac_data_sel_s[3]),
        .O(\dac_data_out_int[5]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \dac_data_out_int[6]_i_1 
       (.I0(Q[6]),
        .I1(\dac_data_out_int[11]_i_3_n_0 ),
        .I2(\dac_data_out_int[11]_i_4_n_0 ),
        .I3(\dac_data_out_int_reg[11] [6]),
        .I4(\dac_data_out_int[6]_i_2_n_0 ),
        .O(\dac_pn_data_reg[11] [6]));
  LUT6 #(
    .INIT(64'h0000000000000AC0)) 
    \dac_data_out_int[6]_i_2 
       (.I0(dac_data_i0[6]),
        .I1(\dac_data_out_int_reg[11]_0 [6]),
        .I2(dac_data_sel_s[0]),
        .I3(dac_data_sel_s[1]),
        .I4(dac_data_sel_s[2]),
        .I5(dac_data_sel_s[3]),
        .O(\dac_data_out_int[6]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \dac_data_out_int[7]_i_1 
       (.I0(Q[7]),
        .I1(\dac_data_out_int[11]_i_3_n_0 ),
        .I2(\dac_data_out_int[11]_i_4_n_0 ),
        .I3(\dac_data_out_int_reg[11] [7]),
        .I4(\dac_data_out_int[7]_i_2_n_0 ),
        .O(\dac_pn_data_reg[11] [7]));
  LUT6 #(
    .INIT(64'h0000000000000AC0)) 
    \dac_data_out_int[7]_i_2 
       (.I0(dac_data_i0[7]),
        .I1(\dac_data_out_int_reg[11]_0 [7]),
        .I2(dac_data_sel_s[0]),
        .I3(dac_data_sel_s[1]),
        .I4(dac_data_sel_s[2]),
        .I5(dac_data_sel_s[3]),
        .O(\dac_data_out_int[7]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \dac_data_out_int[8]_i_1 
       (.I0(Q[8]),
        .I1(\dac_data_out_int[11]_i_3_n_0 ),
        .I2(\dac_data_out_int[11]_i_4_n_0 ),
        .I3(\dac_data_out_int_reg[11] [8]),
        .I4(\dac_data_out_int[8]_i_2_n_0 ),
        .O(\dac_pn_data_reg[11] [8]));
  LUT6 #(
    .INIT(64'h0000000000000AC0)) 
    \dac_data_out_int[8]_i_2 
       (.I0(dac_data_i0[8]),
        .I1(\dac_data_out_int_reg[11]_0 [8]),
        .I2(dac_data_sel_s[0]),
        .I3(dac_data_sel_s[1]),
        .I4(dac_data_sel_s[2]),
        .I5(dac_data_sel_s[3]),
        .O(\dac_data_out_int[8]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \dac_data_out_int[9]_i_1 
       (.I0(Q[9]),
        .I1(\dac_data_out_int[11]_i_3_n_0 ),
        .I2(\dac_data_out_int[11]_i_4_n_0 ),
        .I3(\dac_data_out_int_reg[11] [9]),
        .I4(\dac_data_out_int[9]_i_2_n_0 ),
        .O(\dac_pn_data_reg[11] [9]));
  LUT6 #(
    .INIT(64'h0000000000000AC0)) 
    \dac_data_out_int[9]_i_2 
       (.I0(dac_data_i0[9]),
        .I1(\dac_data_out_int_reg[11]_0 [9]),
        .I2(dac_data_sel_s[0]),
        .I3(dac_data_sel_s[1]),
        .I4(dac_data_sel_s[2]),
        .I5(dac_data_sel_s[3]),
        .O(\dac_data_out_int[9]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    dac_enable_int_i_1
       (.I0(dac_data_sel_s[3]),
        .I1(dac_data_sel_s[1]),
        .I2(dac_data_sel_s[2]),
        .I3(dac_data_sel_s[0]),
        .O(\d_data_cntrl_int_reg[3]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dac_pat_data[10]_i_1 
       (.I0(\d_data_cntrl_int_reg_n_0_[14] ),
        .I1(dac_valid_sel),
        .I2(\d_data_cntrl_int_reg_n_0_[30] ),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dac_pat_data[11]_i_1 
       (.I0(\d_data_cntrl_int_reg_n_0_[15] ),
        .I1(dac_valid_sel),
        .I2(\d_data_cntrl_int_reg_n_0_[31] ),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dac_pat_data[12]_i_1 
       (.I0(\d_data_cntrl_int_reg_n_0_[16] ),
        .I1(dac_valid_sel),
        .I2(\d_data_cntrl_int_reg_n_0_[32] ),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dac_pat_data[13]_i_1 
       (.I0(\d_data_cntrl_int_reg_n_0_[17] ),
        .I1(dac_valid_sel),
        .I2(\d_data_cntrl_int_reg_n_0_[33] ),
        .O(D[9]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dac_pat_data[14]_i_1 
       (.I0(\d_data_cntrl_int_reg_n_0_[18] ),
        .I1(dac_valid_sel),
        .I2(\d_data_cntrl_int_reg_n_0_[34] ),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dac_pat_data[15]_i_1 
       (.I0(\d_data_cntrl_int_reg_n_0_[19] ),
        .I1(dac_valid_sel),
        .I2(\d_data_cntrl_int_reg_n_0_[35] ),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dac_pat_data[4]_i_1 
       (.I0(\d_data_cntrl_int_reg_n_0_[8] ),
        .I1(dac_valid_sel),
        .I2(\d_data_cntrl_int_reg_n_0_[24] ),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dac_pat_data[5]_i_1 
       (.I0(\d_data_cntrl_int_reg_n_0_[9] ),
        .I1(dac_valid_sel),
        .I2(\d_data_cntrl_int_reg_n_0_[25] ),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dac_pat_data[6]_i_1 
       (.I0(\d_data_cntrl_int_reg_n_0_[10] ),
        .I1(dac_valid_sel),
        .I2(\d_data_cntrl_int_reg_n_0_[26] ),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dac_pat_data[7]_i_1 
       (.I0(\d_data_cntrl_int_reg_n_0_[11] ),
        .I1(dac_valid_sel),
        .I2(\d_data_cntrl_int_reg_n_0_[27] ),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dac_pat_data[8]_i_1 
       (.I0(\d_data_cntrl_int_reg_n_0_[12] ),
        .I1(dac_valid_sel),
        .I2(\d_data_cntrl_int_reg_n_0_[28] ),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dac_pat_data[9]_i_1 
       (.I0(\d_data_cntrl_int_reg_n_0_[13] ),
        .I1(dac_valid_sel),
        .I2(\d_data_cntrl_int_reg_n_0_[29] ),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \up_xfer_count[0]_i_1__4 
       (.I0(up_xfer_count_reg[0]),
        .O(p_0_in__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \up_xfer_count[1]_i_1__4 
       (.I0(up_xfer_count_reg[0]),
        .I1(up_xfer_count_reg[1]),
        .O(p_0_in__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \up_xfer_count[2]_i_1__4 
       (.I0(up_xfer_count_reg[2]),
        .I1(up_xfer_count_reg[1]),
        .I2(up_xfer_count_reg[0]),
        .O(p_0_in__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \up_xfer_count[3]_i_1__4 
       (.I0(up_xfer_count_reg[3]),
        .I1(up_xfer_count_reg[0]),
        .I2(up_xfer_count_reg[1]),
        .I3(up_xfer_count_reg[2]),
        .O(p_0_in__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \up_xfer_count[4]_i_1__4 
       (.I0(up_xfer_count_reg[4]),
        .I1(up_xfer_count_reg[2]),
        .I2(up_xfer_count_reg[1]),
        .I3(up_xfer_count_reg[0]),
        .I4(up_xfer_count_reg[3]),
        .O(p_0_in__0[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \up_xfer_count[5]_i_1__4 
       (.I0(up_xfer_count_reg[5]),
        .I1(up_xfer_count_reg[3]),
        .I2(up_xfer_count_reg[0]),
        .I3(up_xfer_count_reg[1]),
        .I4(up_xfer_count_reg[2]),
        .I5(up_xfer_count_reg[4]),
        .O(p_0_in__0[5]));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_count_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_0_in__0[0]),
        .Q(up_xfer_count_reg[0]),
        .R(\up_xfer_count_reg[5]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_count_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_0_in__0[1]),
        .Q(up_xfer_count_reg[1]),
        .R(\up_xfer_count_reg[5]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_count_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_0_in__0[2]),
        .Q(up_xfer_count_reg[2]),
        .R(\up_xfer_count_reg[5]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_count_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_0_in__0[3]),
        .Q(up_xfer_count_reg[3]),
        .R(\up_xfer_count_reg[5]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_count_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_0_in__0[4]),
        .Q(up_xfer_count_reg[4]),
        .R(\up_xfer_count_reg[5]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_count_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_0_in__0[5]),
        .Q(up_xfer_count_reg[5]),
        .R(\up_xfer_count_reg[5]_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \up_xfer_data[35]_i_1 
       (.I0(up_xfer_count_reg[3]),
        .I1(up_xfer_count_reg[4]),
        .I2(up_xfer_count_reg[2]),
        .I3(up_xfer_count_reg[5]),
        .I4(\up_xfer_data[35]_i_2_n_0 ),
        .O(\up_xfer_data[35]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT4 #(
    .INIT(16'hF6FF)) 
    \up_xfer_data[35]_i_2 
       (.I0(up_xfer_state),
        .I1(up_xfer_toggle),
        .I2(up_xfer_count_reg[1]),
        .I3(up_xfer_count_reg[0]),
        .O(\up_xfer_data[35]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[0] 
       (.C(s_axi_aclk),
        .CE(\up_xfer_data[35]_i_1_n_0 ),
        .D(\up_xfer_data_reg[35]_0 [0]),
        .Q(up_xfer_data[0]),
        .R(\up_xfer_count_reg[5]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[10] 
       (.C(s_axi_aclk),
        .CE(\up_xfer_data[35]_i_1_n_0 ),
        .D(\up_xfer_data_reg[35]_0 [6]),
        .Q(up_xfer_data[10]),
        .R(\up_xfer_count_reg[5]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[11] 
       (.C(s_axi_aclk),
        .CE(\up_xfer_data[35]_i_1_n_0 ),
        .D(\up_xfer_data_reg[35]_0 [7]),
        .Q(up_xfer_data[11]),
        .R(\up_xfer_count_reg[5]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[12] 
       (.C(s_axi_aclk),
        .CE(\up_xfer_data[35]_i_1_n_0 ),
        .D(\up_xfer_data_reg[35]_0 [8]),
        .Q(up_xfer_data[12]),
        .R(\up_xfer_count_reg[5]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[13] 
       (.C(s_axi_aclk),
        .CE(\up_xfer_data[35]_i_1_n_0 ),
        .D(\up_xfer_data_reg[35]_0 [9]),
        .Q(up_xfer_data[13]),
        .R(\up_xfer_count_reg[5]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[14] 
       (.C(s_axi_aclk),
        .CE(\up_xfer_data[35]_i_1_n_0 ),
        .D(\up_xfer_data_reg[35]_0 [10]),
        .Q(up_xfer_data[14]),
        .R(\up_xfer_count_reg[5]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[15] 
       (.C(s_axi_aclk),
        .CE(\up_xfer_data[35]_i_1_n_0 ),
        .D(\up_xfer_data_reg[35]_0 [11]),
        .Q(up_xfer_data[15]),
        .R(\up_xfer_count_reg[5]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[16] 
       (.C(s_axi_aclk),
        .CE(\up_xfer_data[35]_i_1_n_0 ),
        .D(\up_xfer_data_reg[35]_0 [12]),
        .Q(up_xfer_data[16]),
        .R(\up_xfer_count_reg[5]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[17] 
       (.C(s_axi_aclk),
        .CE(\up_xfer_data[35]_i_1_n_0 ),
        .D(\up_xfer_data_reg[35]_0 [13]),
        .Q(up_xfer_data[17]),
        .R(\up_xfer_count_reg[5]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[18] 
       (.C(s_axi_aclk),
        .CE(\up_xfer_data[35]_i_1_n_0 ),
        .D(\up_xfer_data_reg[35]_0 [14]),
        .Q(up_xfer_data[18]),
        .R(\up_xfer_count_reg[5]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[19] 
       (.C(s_axi_aclk),
        .CE(\up_xfer_data[35]_i_1_n_0 ),
        .D(\up_xfer_data_reg[35]_0 [15]),
        .Q(up_xfer_data[19]),
        .R(\up_xfer_count_reg[5]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[1] 
       (.C(s_axi_aclk),
        .CE(\up_xfer_data[35]_i_1_n_0 ),
        .D(\up_xfer_data_reg[35]_0 [1]),
        .Q(up_xfer_data[1]),
        .R(\up_xfer_count_reg[5]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[24] 
       (.C(s_axi_aclk),
        .CE(\up_xfer_data[35]_i_1_n_0 ),
        .D(\up_xfer_data_reg[35]_0 [16]),
        .Q(up_xfer_data[24]),
        .R(\up_xfer_count_reg[5]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[25] 
       (.C(s_axi_aclk),
        .CE(\up_xfer_data[35]_i_1_n_0 ),
        .D(\up_xfer_data_reg[35]_0 [17]),
        .Q(up_xfer_data[25]),
        .R(\up_xfer_count_reg[5]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[26] 
       (.C(s_axi_aclk),
        .CE(\up_xfer_data[35]_i_1_n_0 ),
        .D(\up_xfer_data_reg[35]_0 [18]),
        .Q(up_xfer_data[26]),
        .R(\up_xfer_count_reg[5]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[27] 
       (.C(s_axi_aclk),
        .CE(\up_xfer_data[35]_i_1_n_0 ),
        .D(\up_xfer_data_reg[35]_0 [19]),
        .Q(up_xfer_data[27]),
        .R(\up_xfer_count_reg[5]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[28] 
       (.C(s_axi_aclk),
        .CE(\up_xfer_data[35]_i_1_n_0 ),
        .D(\up_xfer_data_reg[35]_0 [20]),
        .Q(up_xfer_data[28]),
        .R(\up_xfer_count_reg[5]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[29] 
       (.C(s_axi_aclk),
        .CE(\up_xfer_data[35]_i_1_n_0 ),
        .D(\up_xfer_data_reg[35]_0 [21]),
        .Q(up_xfer_data[29]),
        .R(\up_xfer_count_reg[5]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[2] 
       (.C(s_axi_aclk),
        .CE(\up_xfer_data[35]_i_1_n_0 ),
        .D(\up_xfer_data_reg[35]_0 [2]),
        .Q(up_xfer_data[2]),
        .R(\up_xfer_count_reg[5]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[30] 
       (.C(s_axi_aclk),
        .CE(\up_xfer_data[35]_i_1_n_0 ),
        .D(\up_xfer_data_reg[35]_0 [22]),
        .Q(up_xfer_data[30]),
        .R(\up_xfer_count_reg[5]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[31] 
       (.C(s_axi_aclk),
        .CE(\up_xfer_data[35]_i_1_n_0 ),
        .D(\up_xfer_data_reg[35]_0 [23]),
        .Q(up_xfer_data[31]),
        .R(\up_xfer_count_reg[5]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[32] 
       (.C(s_axi_aclk),
        .CE(\up_xfer_data[35]_i_1_n_0 ),
        .D(\up_xfer_data_reg[35]_0 [24]),
        .Q(up_xfer_data[32]),
        .R(\up_xfer_count_reg[5]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[33] 
       (.C(s_axi_aclk),
        .CE(\up_xfer_data[35]_i_1_n_0 ),
        .D(\up_xfer_data_reg[35]_0 [25]),
        .Q(up_xfer_data[33]),
        .R(\up_xfer_count_reg[5]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[34] 
       (.C(s_axi_aclk),
        .CE(\up_xfer_data[35]_i_1_n_0 ),
        .D(\up_xfer_data_reg[35]_0 [26]),
        .Q(up_xfer_data[34]),
        .R(\up_xfer_count_reg[5]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[35] 
       (.C(s_axi_aclk),
        .CE(\up_xfer_data[35]_i_1_n_0 ),
        .D(\up_xfer_data_reg[35]_0 [27]),
        .Q(up_xfer_data[35]),
        .R(\up_xfer_count_reg[5]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[3] 
       (.C(s_axi_aclk),
        .CE(\up_xfer_data[35]_i_1_n_0 ),
        .D(\up_xfer_data_reg[35]_0 [3]),
        .Q(up_xfer_data[3]),
        .R(\up_xfer_count_reg[5]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[8] 
       (.C(s_axi_aclk),
        .CE(\up_xfer_data[35]_i_1_n_0 ),
        .D(\up_xfer_data_reg[35]_0 [4]),
        .Q(up_xfer_data[8]),
        .R(\up_xfer_count_reg[5]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[9] 
       (.C(s_axi_aclk),
        .CE(\up_xfer_data[35]_i_1_n_0 ),
        .D(\up_xfer_data_reg[35]_0 [5]),
        .Q(up_xfer_data[9]),
        .R(\up_xfer_count_reg[5]_0 ));
  (* ASYNC_REG *) 
  FDRE #(
    .INIT(1'b0)) 
    up_xfer_state_m1_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(d_xfer_toggle),
        .Q(up_xfer_state_m1),
        .R(\up_xfer_count_reg[5]_0 ));
  (* ASYNC_REG *) 
  FDRE #(
    .INIT(1'b0)) 
    up_xfer_state_m2_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(up_xfer_state_m1),
        .Q(up_xfer_state_m2),
        .R(\up_xfer_count_reg[5]_0 ));
  (* ASYNC_REG *) 
  FDRE #(
    .INIT(1'b0)) 
    up_xfer_state_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(up_xfer_state_m2),
        .Q(up_xfer_state),
        .R(\up_xfer_count_reg[5]_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    up_xfer_toggle_i_1__4
       (.I0(up_xfer_toggle),
        .O(p_2_in));
  FDRE #(
    .INIT(1'b0)) 
    up_xfer_toggle_reg
       (.C(s_axi_aclk),
        .CE(\up_xfer_data[35]_i_1_n_0 ),
        .D(p_2_in),
        .Q(up_xfer_toggle),
        .R(\up_xfer_count_reg[5]_0 ));
endmodule

(* ORIG_REF_NAME = "up_xfer_cntrl" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_xfer_cntrl__parameterized1__xdcDup__2
   (D,
    \dac_pn_data_reg[11] ,
    \d_data_cntrl_int_reg[3]_0 ,
    SR,
    \up_xfer_count_reg[0]_0 ,
    s_axi_aclk,
    clk,
    dac_rst,
    dac_valid_sel,
    \up_xfer_data_reg[35]_0 ,
    Q,
    \dac_data_out_int_reg[11] ,
    dac_data_q0,
    \dac_data_out_int_reg[11]_0 );
  output [11:0]D;
  output [11:0]\dac_pn_data_reg[11] ;
  output \d_data_cntrl_int_reg[3]_0 ;
  output [0:0]SR;
  input \up_xfer_count_reg[0]_0 ;
  input s_axi_aclk;
  input clk;
  input dac_rst;
  input dac_valid_sel;
  input [27:0]\up_xfer_data_reg[35]_0 ;
  input [11:0]Q;
  input [11:0]\dac_data_out_int_reg[11] ;
  input [11:0]dac_data_q0;
  input [11:0]\dac_data_out_int_reg[11]_0 ;

  wire [11:0]D;
  wire [11:0]Q;
  wire [0:0]SR;
  wire clk;
  wire \d_data_cntrl_int_reg[3]_0 ;
  wire \d_data_cntrl_int_reg_n_0_[10] ;
  wire \d_data_cntrl_int_reg_n_0_[11] ;
  wire \d_data_cntrl_int_reg_n_0_[12] ;
  wire \d_data_cntrl_int_reg_n_0_[13] ;
  wire \d_data_cntrl_int_reg_n_0_[14] ;
  wire \d_data_cntrl_int_reg_n_0_[15] ;
  wire \d_data_cntrl_int_reg_n_0_[16] ;
  wire \d_data_cntrl_int_reg_n_0_[17] ;
  wire \d_data_cntrl_int_reg_n_0_[18] ;
  wire \d_data_cntrl_int_reg_n_0_[19] ;
  wire \d_data_cntrl_int_reg_n_0_[24] ;
  wire \d_data_cntrl_int_reg_n_0_[25] ;
  wire \d_data_cntrl_int_reg_n_0_[26] ;
  wire \d_data_cntrl_int_reg_n_0_[27] ;
  wire \d_data_cntrl_int_reg_n_0_[28] ;
  wire \d_data_cntrl_int_reg_n_0_[29] ;
  wire \d_data_cntrl_int_reg_n_0_[30] ;
  wire \d_data_cntrl_int_reg_n_0_[31] ;
  wire \d_data_cntrl_int_reg_n_0_[32] ;
  wire \d_data_cntrl_int_reg_n_0_[33] ;
  wire \d_data_cntrl_int_reg_n_0_[34] ;
  wire \d_data_cntrl_int_reg_n_0_[35] ;
  wire \d_data_cntrl_int_reg_n_0_[8] ;
  wire \d_data_cntrl_int_reg_n_0_[9] ;
  wire d_xfer_toggle;
  wire d_xfer_toggle_m1;
  wire d_xfer_toggle_m2;
  wire d_xfer_toggle_m3;
  wire d_xfer_toggle_s;
  wire \dac_data_out_int[0]_i_2__0_n_0 ;
  wire \dac_data_out_int[10]_i_2__0_n_0 ;
  wire \dac_data_out_int[11]_i_3__0_n_0 ;
  wire \dac_data_out_int[11]_i_4__0_n_0 ;
  wire \dac_data_out_int[11]_i_5__0_n_0 ;
  wire \dac_data_out_int[1]_i_2__0_n_0 ;
  wire \dac_data_out_int[2]_i_2__0_n_0 ;
  wire \dac_data_out_int[3]_i_2__0_n_0 ;
  wire \dac_data_out_int[4]_i_2__0_n_0 ;
  wire \dac_data_out_int[5]_i_2__0_n_0 ;
  wire \dac_data_out_int[6]_i_2__0_n_0 ;
  wire \dac_data_out_int[7]_i_2__0_n_0 ;
  wire \dac_data_out_int[8]_i_2__0_n_0 ;
  wire \dac_data_out_int[9]_i_2__0_n_0 ;
  wire [11:0]\dac_data_out_int_reg[11] ;
  wire [11:0]\dac_data_out_int_reg[11]_0 ;
  wire [11:0]dac_data_q0;
  wire [3:0]dac_data_sel_s;
  wire [11:0]\dac_pn_data_reg[11] ;
  wire dac_rst;
  wire dac_valid_sel;
  wire [5:0]p_0_in__1;
  wire p_2_in__0;
  wire s_axi_aclk;
  wire [5:0]up_xfer_count_reg;
  wire \up_xfer_count_reg[0]_0 ;
  wire [35:0]up_xfer_data;
  wire \up_xfer_data[35]_i_1__0_n_0 ;
  wire \up_xfer_data[35]_i_2__0_n_0 ;
  wire [27:0]\up_xfer_data_reg[35]_0 ;
  wire up_xfer_state;
  wire up_xfer_state_m1;
  wire up_xfer_state_m2;
  wire up_xfer_toggle;

  LUT2 #(
    .INIT(4'h6)) 
    \d_data_cntrl_int[35]_i_1__0 
       (.I0(d_xfer_toggle_m2),
        .I1(d_xfer_toggle_m3),
        .O(d_xfer_toggle_s));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_int_reg[0] 
       (.C(clk),
        .CE(d_xfer_toggle_s),
        .CLR(dac_rst),
        .D(up_xfer_data[0]),
        .Q(dac_data_sel_s[0]));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_int_reg[10] 
       (.C(clk),
        .CE(d_xfer_toggle_s),
        .CLR(dac_rst),
        .D(up_xfer_data[10]),
        .Q(\d_data_cntrl_int_reg_n_0_[10] ));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_int_reg[11] 
       (.C(clk),
        .CE(d_xfer_toggle_s),
        .CLR(dac_rst),
        .D(up_xfer_data[11]),
        .Q(\d_data_cntrl_int_reg_n_0_[11] ));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_int_reg[12] 
       (.C(clk),
        .CE(d_xfer_toggle_s),
        .CLR(dac_rst),
        .D(up_xfer_data[12]),
        .Q(\d_data_cntrl_int_reg_n_0_[12] ));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_int_reg[13] 
       (.C(clk),
        .CE(d_xfer_toggle_s),
        .CLR(dac_rst),
        .D(up_xfer_data[13]),
        .Q(\d_data_cntrl_int_reg_n_0_[13] ));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_int_reg[14] 
       (.C(clk),
        .CE(d_xfer_toggle_s),
        .CLR(dac_rst),
        .D(up_xfer_data[14]),
        .Q(\d_data_cntrl_int_reg_n_0_[14] ));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_int_reg[15] 
       (.C(clk),
        .CE(d_xfer_toggle_s),
        .CLR(dac_rst),
        .D(up_xfer_data[15]),
        .Q(\d_data_cntrl_int_reg_n_0_[15] ));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_int_reg[16] 
       (.C(clk),
        .CE(d_xfer_toggle_s),
        .CLR(dac_rst),
        .D(up_xfer_data[16]),
        .Q(\d_data_cntrl_int_reg_n_0_[16] ));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_int_reg[17] 
       (.C(clk),
        .CE(d_xfer_toggle_s),
        .CLR(dac_rst),
        .D(up_xfer_data[17]),
        .Q(\d_data_cntrl_int_reg_n_0_[17] ));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_int_reg[18] 
       (.C(clk),
        .CE(d_xfer_toggle_s),
        .CLR(dac_rst),
        .D(up_xfer_data[18]),
        .Q(\d_data_cntrl_int_reg_n_0_[18] ));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_int_reg[19] 
       (.C(clk),
        .CE(d_xfer_toggle_s),
        .CLR(dac_rst),
        .D(up_xfer_data[19]),
        .Q(\d_data_cntrl_int_reg_n_0_[19] ));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_int_reg[1] 
       (.C(clk),
        .CE(d_xfer_toggle_s),
        .CLR(dac_rst),
        .D(up_xfer_data[1]),
        .Q(dac_data_sel_s[1]));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_int_reg[24] 
       (.C(clk),
        .CE(d_xfer_toggle_s),
        .CLR(dac_rst),
        .D(up_xfer_data[24]),
        .Q(\d_data_cntrl_int_reg_n_0_[24] ));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_int_reg[25] 
       (.C(clk),
        .CE(d_xfer_toggle_s),
        .CLR(dac_rst),
        .D(up_xfer_data[25]),
        .Q(\d_data_cntrl_int_reg_n_0_[25] ));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_int_reg[26] 
       (.C(clk),
        .CE(d_xfer_toggle_s),
        .CLR(dac_rst),
        .D(up_xfer_data[26]),
        .Q(\d_data_cntrl_int_reg_n_0_[26] ));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_int_reg[27] 
       (.C(clk),
        .CE(d_xfer_toggle_s),
        .CLR(dac_rst),
        .D(up_xfer_data[27]),
        .Q(\d_data_cntrl_int_reg_n_0_[27] ));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_int_reg[28] 
       (.C(clk),
        .CE(d_xfer_toggle_s),
        .CLR(dac_rst),
        .D(up_xfer_data[28]),
        .Q(\d_data_cntrl_int_reg_n_0_[28] ));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_int_reg[29] 
       (.C(clk),
        .CE(d_xfer_toggle_s),
        .CLR(dac_rst),
        .D(up_xfer_data[29]),
        .Q(\d_data_cntrl_int_reg_n_0_[29] ));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_int_reg[2] 
       (.C(clk),
        .CE(d_xfer_toggle_s),
        .CLR(dac_rst),
        .D(up_xfer_data[2]),
        .Q(dac_data_sel_s[2]));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_int_reg[30] 
       (.C(clk),
        .CE(d_xfer_toggle_s),
        .CLR(dac_rst),
        .D(up_xfer_data[30]),
        .Q(\d_data_cntrl_int_reg_n_0_[30] ));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_int_reg[31] 
       (.C(clk),
        .CE(d_xfer_toggle_s),
        .CLR(dac_rst),
        .D(up_xfer_data[31]),
        .Q(\d_data_cntrl_int_reg_n_0_[31] ));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_int_reg[32] 
       (.C(clk),
        .CE(d_xfer_toggle_s),
        .CLR(dac_rst),
        .D(up_xfer_data[32]),
        .Q(\d_data_cntrl_int_reg_n_0_[32] ));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_int_reg[33] 
       (.C(clk),
        .CE(d_xfer_toggle_s),
        .CLR(dac_rst),
        .D(up_xfer_data[33]),
        .Q(\d_data_cntrl_int_reg_n_0_[33] ));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_int_reg[34] 
       (.C(clk),
        .CE(d_xfer_toggle_s),
        .CLR(dac_rst),
        .D(up_xfer_data[34]),
        .Q(\d_data_cntrl_int_reg_n_0_[34] ));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_int_reg[35] 
       (.C(clk),
        .CE(d_xfer_toggle_s),
        .CLR(dac_rst),
        .D(up_xfer_data[35]),
        .Q(\d_data_cntrl_int_reg_n_0_[35] ));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_int_reg[3] 
       (.C(clk),
        .CE(d_xfer_toggle_s),
        .CLR(dac_rst),
        .D(up_xfer_data[3]),
        .Q(dac_data_sel_s[3]));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_int_reg[8] 
       (.C(clk),
        .CE(d_xfer_toggle_s),
        .CLR(dac_rst),
        .D(up_xfer_data[8]),
        .Q(\d_data_cntrl_int_reg_n_0_[8] ));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_int_reg[9] 
       (.C(clk),
        .CE(d_xfer_toggle_s),
        .CLR(dac_rst),
        .D(up_xfer_data[9]),
        .Q(\d_data_cntrl_int_reg_n_0_[9] ));
  (* ASYNC_REG *) 
  FDCE #(
    .INIT(1'b0)) 
    d_xfer_toggle_m1_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(dac_rst),
        .D(up_xfer_toggle),
        .Q(d_xfer_toggle_m1));
  (* ASYNC_REG *) 
  FDCE #(
    .INIT(1'b0)) 
    d_xfer_toggle_m2_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(dac_rst),
        .D(d_xfer_toggle_m1),
        .Q(d_xfer_toggle_m2));
  (* ASYNC_REG *) 
  FDCE #(
    .INIT(1'b0)) 
    d_xfer_toggle_m3_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(dac_rst),
        .D(d_xfer_toggle_m2),
        .Q(d_xfer_toggle_m3));
  FDCE #(
    .INIT(1'b0)) 
    d_xfer_toggle_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(dac_rst),
        .D(d_xfer_toggle_m3),
        .Q(d_xfer_toggle));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \dac_data_out_int[0]_i_1__0 
       (.I0(Q[0]),
        .I1(\dac_data_out_int[11]_i_3__0_n_0 ),
        .I2(\dac_data_out_int[11]_i_4__0_n_0 ),
        .I3(\dac_data_out_int_reg[11] [0]),
        .I4(\dac_data_out_int[0]_i_2__0_n_0 ),
        .O(\dac_pn_data_reg[11] [0]));
  LUT6 #(
    .INIT(64'h0000000000000AC0)) 
    \dac_data_out_int[0]_i_2__0 
       (.I0(dac_data_q0[0]),
        .I1(\dac_data_out_int_reg[11]_0 [0]),
        .I2(dac_data_sel_s[0]),
        .I3(dac_data_sel_s[1]),
        .I4(dac_data_sel_s[2]),
        .I5(dac_data_sel_s[3]),
        .O(\dac_data_out_int[0]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \dac_data_out_int[10]_i_1__0 
       (.I0(Q[10]),
        .I1(\dac_data_out_int[11]_i_3__0_n_0 ),
        .I2(\dac_data_out_int[11]_i_4__0_n_0 ),
        .I3(\dac_data_out_int_reg[11] [10]),
        .I4(\dac_data_out_int[10]_i_2__0_n_0 ),
        .O(\dac_pn_data_reg[11] [10]));
  LUT6 #(
    .INIT(64'h0000000000000AC0)) 
    \dac_data_out_int[10]_i_2__0 
       (.I0(dac_data_q0[10]),
        .I1(\dac_data_out_int_reg[11]_0 [10]),
        .I2(dac_data_sel_s[0]),
        .I3(dac_data_sel_s[1]),
        .I4(dac_data_sel_s[2]),
        .I5(dac_data_sel_s[3]),
        .O(\dac_data_out_int[10]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \dac_data_out_int[11]_i_1__0 
       (.I0(dac_data_sel_s[3]),
        .I1(dac_data_sel_s[1]),
        .I2(dac_data_sel_s[2]),
        .I3(dac_data_sel_s[0]),
        .O(SR));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \dac_data_out_int[11]_i_2__0 
       (.I0(Q[11]),
        .I1(\dac_data_out_int[11]_i_3__0_n_0 ),
        .I2(\dac_data_out_int[11]_i_4__0_n_0 ),
        .I3(\dac_data_out_int_reg[11] [11]),
        .I4(\dac_data_out_int[11]_i_5__0_n_0 ),
        .O(\dac_pn_data_reg[11] [11]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT4 #(
    .INIT(16'h0200)) 
    \dac_data_out_int[11]_i_3__0 
       (.I0(dac_data_sel_s[0]),
        .I1(dac_data_sel_s[1]),
        .I2(dac_data_sel_s[2]),
        .I3(dac_data_sel_s[3]),
        .O(\dac_data_out_int[11]_i_3__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \dac_data_out_int[11]_i_4__0 
       (.I0(dac_data_sel_s[0]),
        .I1(dac_data_sel_s[3]),
        .I2(dac_data_sel_s[2]),
        .I3(dac_data_sel_s[1]),
        .O(\dac_data_out_int[11]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000AC0)) 
    \dac_data_out_int[11]_i_5__0 
       (.I0(dac_data_q0[11]),
        .I1(\dac_data_out_int_reg[11]_0 [11]),
        .I2(dac_data_sel_s[0]),
        .I3(dac_data_sel_s[1]),
        .I4(dac_data_sel_s[2]),
        .I5(dac_data_sel_s[3]),
        .O(\dac_data_out_int[11]_i_5__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \dac_data_out_int[1]_i_1__0 
       (.I0(Q[1]),
        .I1(\dac_data_out_int[11]_i_3__0_n_0 ),
        .I2(\dac_data_out_int[11]_i_4__0_n_0 ),
        .I3(\dac_data_out_int_reg[11] [1]),
        .I4(\dac_data_out_int[1]_i_2__0_n_0 ),
        .O(\dac_pn_data_reg[11] [1]));
  LUT6 #(
    .INIT(64'h0000000000000AC0)) 
    \dac_data_out_int[1]_i_2__0 
       (.I0(dac_data_q0[1]),
        .I1(\dac_data_out_int_reg[11]_0 [1]),
        .I2(dac_data_sel_s[0]),
        .I3(dac_data_sel_s[1]),
        .I4(dac_data_sel_s[2]),
        .I5(dac_data_sel_s[3]),
        .O(\dac_data_out_int[1]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \dac_data_out_int[2]_i_1__0 
       (.I0(Q[2]),
        .I1(\dac_data_out_int[11]_i_3__0_n_0 ),
        .I2(\dac_data_out_int[11]_i_4__0_n_0 ),
        .I3(\dac_data_out_int_reg[11] [2]),
        .I4(\dac_data_out_int[2]_i_2__0_n_0 ),
        .O(\dac_pn_data_reg[11] [2]));
  LUT6 #(
    .INIT(64'h0000000000000AC0)) 
    \dac_data_out_int[2]_i_2__0 
       (.I0(dac_data_q0[2]),
        .I1(\dac_data_out_int_reg[11]_0 [2]),
        .I2(dac_data_sel_s[0]),
        .I3(dac_data_sel_s[1]),
        .I4(dac_data_sel_s[2]),
        .I5(dac_data_sel_s[3]),
        .O(\dac_data_out_int[2]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \dac_data_out_int[3]_i_1__0 
       (.I0(Q[3]),
        .I1(\dac_data_out_int[11]_i_3__0_n_0 ),
        .I2(\dac_data_out_int[11]_i_4__0_n_0 ),
        .I3(\dac_data_out_int_reg[11] [3]),
        .I4(\dac_data_out_int[3]_i_2__0_n_0 ),
        .O(\dac_pn_data_reg[11] [3]));
  LUT6 #(
    .INIT(64'h0000000000000AC0)) 
    \dac_data_out_int[3]_i_2__0 
       (.I0(dac_data_q0[3]),
        .I1(\dac_data_out_int_reg[11]_0 [3]),
        .I2(dac_data_sel_s[0]),
        .I3(dac_data_sel_s[1]),
        .I4(dac_data_sel_s[2]),
        .I5(dac_data_sel_s[3]),
        .O(\dac_data_out_int[3]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \dac_data_out_int[4]_i_1__0 
       (.I0(Q[4]),
        .I1(\dac_data_out_int[11]_i_3__0_n_0 ),
        .I2(\dac_data_out_int[11]_i_4__0_n_0 ),
        .I3(\dac_data_out_int_reg[11] [4]),
        .I4(\dac_data_out_int[4]_i_2__0_n_0 ),
        .O(\dac_pn_data_reg[11] [4]));
  LUT6 #(
    .INIT(64'h0000000000000AC0)) 
    \dac_data_out_int[4]_i_2__0 
       (.I0(dac_data_q0[4]),
        .I1(\dac_data_out_int_reg[11]_0 [4]),
        .I2(dac_data_sel_s[0]),
        .I3(dac_data_sel_s[1]),
        .I4(dac_data_sel_s[2]),
        .I5(dac_data_sel_s[3]),
        .O(\dac_data_out_int[4]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \dac_data_out_int[5]_i_1__0 
       (.I0(Q[5]),
        .I1(\dac_data_out_int[11]_i_3__0_n_0 ),
        .I2(\dac_data_out_int[11]_i_4__0_n_0 ),
        .I3(\dac_data_out_int_reg[11] [5]),
        .I4(\dac_data_out_int[5]_i_2__0_n_0 ),
        .O(\dac_pn_data_reg[11] [5]));
  LUT6 #(
    .INIT(64'h0000000000000AC0)) 
    \dac_data_out_int[5]_i_2__0 
       (.I0(dac_data_q0[5]),
        .I1(\dac_data_out_int_reg[11]_0 [5]),
        .I2(dac_data_sel_s[0]),
        .I3(dac_data_sel_s[1]),
        .I4(dac_data_sel_s[2]),
        .I5(dac_data_sel_s[3]),
        .O(\dac_data_out_int[5]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \dac_data_out_int[6]_i_1__0 
       (.I0(Q[6]),
        .I1(\dac_data_out_int[11]_i_3__0_n_0 ),
        .I2(\dac_data_out_int[11]_i_4__0_n_0 ),
        .I3(\dac_data_out_int_reg[11] [6]),
        .I4(\dac_data_out_int[6]_i_2__0_n_0 ),
        .O(\dac_pn_data_reg[11] [6]));
  LUT6 #(
    .INIT(64'h0000000000000AC0)) 
    \dac_data_out_int[6]_i_2__0 
       (.I0(dac_data_q0[6]),
        .I1(\dac_data_out_int_reg[11]_0 [6]),
        .I2(dac_data_sel_s[0]),
        .I3(dac_data_sel_s[1]),
        .I4(dac_data_sel_s[2]),
        .I5(dac_data_sel_s[3]),
        .O(\dac_data_out_int[6]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \dac_data_out_int[7]_i_1__0 
       (.I0(Q[7]),
        .I1(\dac_data_out_int[11]_i_3__0_n_0 ),
        .I2(\dac_data_out_int[11]_i_4__0_n_0 ),
        .I3(\dac_data_out_int_reg[11] [7]),
        .I4(\dac_data_out_int[7]_i_2__0_n_0 ),
        .O(\dac_pn_data_reg[11] [7]));
  LUT6 #(
    .INIT(64'h0000000000000AC0)) 
    \dac_data_out_int[7]_i_2__0 
       (.I0(dac_data_q0[7]),
        .I1(\dac_data_out_int_reg[11]_0 [7]),
        .I2(dac_data_sel_s[0]),
        .I3(dac_data_sel_s[1]),
        .I4(dac_data_sel_s[2]),
        .I5(dac_data_sel_s[3]),
        .O(\dac_data_out_int[7]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \dac_data_out_int[8]_i_1__0 
       (.I0(Q[8]),
        .I1(\dac_data_out_int[11]_i_3__0_n_0 ),
        .I2(\dac_data_out_int[11]_i_4__0_n_0 ),
        .I3(\dac_data_out_int_reg[11] [8]),
        .I4(\dac_data_out_int[8]_i_2__0_n_0 ),
        .O(\dac_pn_data_reg[11] [8]));
  LUT6 #(
    .INIT(64'h0000000000000AC0)) 
    \dac_data_out_int[8]_i_2__0 
       (.I0(dac_data_q0[8]),
        .I1(\dac_data_out_int_reg[11]_0 [8]),
        .I2(dac_data_sel_s[0]),
        .I3(dac_data_sel_s[1]),
        .I4(dac_data_sel_s[2]),
        .I5(dac_data_sel_s[3]),
        .O(\dac_data_out_int[8]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \dac_data_out_int[9]_i_1__0 
       (.I0(Q[9]),
        .I1(\dac_data_out_int[11]_i_3__0_n_0 ),
        .I2(\dac_data_out_int[11]_i_4__0_n_0 ),
        .I3(\dac_data_out_int_reg[11] [9]),
        .I4(\dac_data_out_int[9]_i_2__0_n_0 ),
        .O(\dac_pn_data_reg[11] [9]));
  LUT6 #(
    .INIT(64'h0000000000000AC0)) 
    \dac_data_out_int[9]_i_2__0 
       (.I0(dac_data_q0[9]),
        .I1(\dac_data_out_int_reg[11]_0 [9]),
        .I2(dac_data_sel_s[0]),
        .I3(dac_data_sel_s[1]),
        .I4(dac_data_sel_s[2]),
        .I5(dac_data_sel_s[3]),
        .O(\dac_data_out_int[9]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    dac_enable_int_i_1__0
       (.I0(dac_data_sel_s[3]),
        .I1(dac_data_sel_s[1]),
        .I2(dac_data_sel_s[2]),
        .I3(dac_data_sel_s[0]),
        .O(\d_data_cntrl_int_reg[3]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dac_pat_data[10]_i_1__0 
       (.I0(\d_data_cntrl_int_reg_n_0_[14] ),
        .I1(dac_valid_sel),
        .I2(\d_data_cntrl_int_reg_n_0_[30] ),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dac_pat_data[11]_i_1__0 
       (.I0(\d_data_cntrl_int_reg_n_0_[15] ),
        .I1(dac_valid_sel),
        .I2(\d_data_cntrl_int_reg_n_0_[31] ),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dac_pat_data[12]_i_1__0 
       (.I0(\d_data_cntrl_int_reg_n_0_[16] ),
        .I1(dac_valid_sel),
        .I2(\d_data_cntrl_int_reg_n_0_[32] ),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dac_pat_data[13]_i_1__0 
       (.I0(\d_data_cntrl_int_reg_n_0_[17] ),
        .I1(dac_valid_sel),
        .I2(\d_data_cntrl_int_reg_n_0_[33] ),
        .O(D[9]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dac_pat_data[14]_i_1__0 
       (.I0(\d_data_cntrl_int_reg_n_0_[18] ),
        .I1(dac_valid_sel),
        .I2(\d_data_cntrl_int_reg_n_0_[34] ),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dac_pat_data[15]_i_1__0 
       (.I0(\d_data_cntrl_int_reg_n_0_[19] ),
        .I1(dac_valid_sel),
        .I2(\d_data_cntrl_int_reg_n_0_[35] ),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dac_pat_data[4]_i_1__0 
       (.I0(\d_data_cntrl_int_reg_n_0_[8] ),
        .I1(dac_valid_sel),
        .I2(\d_data_cntrl_int_reg_n_0_[24] ),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dac_pat_data[5]_i_1__0 
       (.I0(\d_data_cntrl_int_reg_n_0_[9] ),
        .I1(dac_valid_sel),
        .I2(\d_data_cntrl_int_reg_n_0_[25] ),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dac_pat_data[6]_i_1__0 
       (.I0(\d_data_cntrl_int_reg_n_0_[10] ),
        .I1(dac_valid_sel),
        .I2(\d_data_cntrl_int_reg_n_0_[26] ),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dac_pat_data[7]_i_1__0 
       (.I0(\d_data_cntrl_int_reg_n_0_[11] ),
        .I1(dac_valid_sel),
        .I2(\d_data_cntrl_int_reg_n_0_[27] ),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dac_pat_data[8]_i_1__0 
       (.I0(\d_data_cntrl_int_reg_n_0_[12] ),
        .I1(dac_valid_sel),
        .I2(\d_data_cntrl_int_reg_n_0_[28] ),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dac_pat_data[9]_i_1__0 
       (.I0(\d_data_cntrl_int_reg_n_0_[13] ),
        .I1(dac_valid_sel),
        .I2(\d_data_cntrl_int_reg_n_0_[29] ),
        .O(D[5]));
  LUT1 #(
    .INIT(2'h1)) 
    \up_xfer_count[0]_i_1__5 
       (.I0(up_xfer_count_reg[0]),
        .O(p_0_in__1[0]));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \up_xfer_count[1]_i_1__5 
       (.I0(up_xfer_count_reg[0]),
        .I1(up_xfer_count_reg[1]),
        .O(p_0_in__1[1]));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \up_xfer_count[2]_i_1__5 
       (.I0(up_xfer_count_reg[2]),
        .I1(up_xfer_count_reg[1]),
        .I2(up_xfer_count_reg[0]),
        .O(p_0_in__1[2]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \up_xfer_count[3]_i_1__5 
       (.I0(up_xfer_count_reg[3]),
        .I1(up_xfer_count_reg[0]),
        .I2(up_xfer_count_reg[1]),
        .I3(up_xfer_count_reg[2]),
        .O(p_0_in__1[3]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \up_xfer_count[4]_i_1__5 
       (.I0(up_xfer_count_reg[4]),
        .I1(up_xfer_count_reg[2]),
        .I2(up_xfer_count_reg[1]),
        .I3(up_xfer_count_reg[0]),
        .I4(up_xfer_count_reg[3]),
        .O(p_0_in__1[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \up_xfer_count[5]_i_1__5 
       (.I0(up_xfer_count_reg[5]),
        .I1(up_xfer_count_reg[3]),
        .I2(up_xfer_count_reg[0]),
        .I3(up_xfer_count_reg[1]),
        .I4(up_xfer_count_reg[2]),
        .I5(up_xfer_count_reg[4]),
        .O(p_0_in__1[5]));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_count_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_0_in__1[0]),
        .Q(up_xfer_count_reg[0]),
        .R(\up_xfer_count_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_count_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_0_in__1[1]),
        .Q(up_xfer_count_reg[1]),
        .R(\up_xfer_count_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_count_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_0_in__1[2]),
        .Q(up_xfer_count_reg[2]),
        .R(\up_xfer_count_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_count_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_0_in__1[3]),
        .Q(up_xfer_count_reg[3]),
        .R(\up_xfer_count_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_count_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_0_in__1[4]),
        .Q(up_xfer_count_reg[4]),
        .R(\up_xfer_count_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_count_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_0_in__1[5]),
        .Q(up_xfer_count_reg[5]),
        .R(\up_xfer_count_reg[0]_0 ));
  LUT3 #(
    .INIT(8'h09)) 
    \up_xfer_data[35]_i_1__0 
       (.I0(up_xfer_toggle),
        .I1(up_xfer_state),
        .I2(\up_xfer_data[35]_i_2__0_n_0 ),
        .O(\up_xfer_data[35]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEFF)) 
    \up_xfer_data[35]_i_2__0 
       (.I0(up_xfer_count_reg[2]),
        .I1(up_xfer_count_reg[3]),
        .I2(up_xfer_count_reg[1]),
        .I3(up_xfer_count_reg[0]),
        .I4(up_xfer_count_reg[5]),
        .I5(up_xfer_count_reg[4]),
        .O(\up_xfer_data[35]_i_2__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[0] 
       (.C(s_axi_aclk),
        .CE(\up_xfer_data[35]_i_1__0_n_0 ),
        .D(\up_xfer_data_reg[35]_0 [0]),
        .Q(up_xfer_data[0]),
        .R(\up_xfer_count_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[10] 
       (.C(s_axi_aclk),
        .CE(\up_xfer_data[35]_i_1__0_n_0 ),
        .D(\up_xfer_data_reg[35]_0 [6]),
        .Q(up_xfer_data[10]),
        .R(\up_xfer_count_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[11] 
       (.C(s_axi_aclk),
        .CE(\up_xfer_data[35]_i_1__0_n_0 ),
        .D(\up_xfer_data_reg[35]_0 [7]),
        .Q(up_xfer_data[11]),
        .R(\up_xfer_count_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[12] 
       (.C(s_axi_aclk),
        .CE(\up_xfer_data[35]_i_1__0_n_0 ),
        .D(\up_xfer_data_reg[35]_0 [8]),
        .Q(up_xfer_data[12]),
        .R(\up_xfer_count_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[13] 
       (.C(s_axi_aclk),
        .CE(\up_xfer_data[35]_i_1__0_n_0 ),
        .D(\up_xfer_data_reg[35]_0 [9]),
        .Q(up_xfer_data[13]),
        .R(\up_xfer_count_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[14] 
       (.C(s_axi_aclk),
        .CE(\up_xfer_data[35]_i_1__0_n_0 ),
        .D(\up_xfer_data_reg[35]_0 [10]),
        .Q(up_xfer_data[14]),
        .R(\up_xfer_count_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[15] 
       (.C(s_axi_aclk),
        .CE(\up_xfer_data[35]_i_1__0_n_0 ),
        .D(\up_xfer_data_reg[35]_0 [11]),
        .Q(up_xfer_data[15]),
        .R(\up_xfer_count_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[16] 
       (.C(s_axi_aclk),
        .CE(\up_xfer_data[35]_i_1__0_n_0 ),
        .D(\up_xfer_data_reg[35]_0 [12]),
        .Q(up_xfer_data[16]),
        .R(\up_xfer_count_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[17] 
       (.C(s_axi_aclk),
        .CE(\up_xfer_data[35]_i_1__0_n_0 ),
        .D(\up_xfer_data_reg[35]_0 [13]),
        .Q(up_xfer_data[17]),
        .R(\up_xfer_count_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[18] 
       (.C(s_axi_aclk),
        .CE(\up_xfer_data[35]_i_1__0_n_0 ),
        .D(\up_xfer_data_reg[35]_0 [14]),
        .Q(up_xfer_data[18]),
        .R(\up_xfer_count_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[19] 
       (.C(s_axi_aclk),
        .CE(\up_xfer_data[35]_i_1__0_n_0 ),
        .D(\up_xfer_data_reg[35]_0 [15]),
        .Q(up_xfer_data[19]),
        .R(\up_xfer_count_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[1] 
       (.C(s_axi_aclk),
        .CE(\up_xfer_data[35]_i_1__0_n_0 ),
        .D(\up_xfer_data_reg[35]_0 [1]),
        .Q(up_xfer_data[1]),
        .R(\up_xfer_count_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[24] 
       (.C(s_axi_aclk),
        .CE(\up_xfer_data[35]_i_1__0_n_0 ),
        .D(\up_xfer_data_reg[35]_0 [16]),
        .Q(up_xfer_data[24]),
        .R(\up_xfer_count_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[25] 
       (.C(s_axi_aclk),
        .CE(\up_xfer_data[35]_i_1__0_n_0 ),
        .D(\up_xfer_data_reg[35]_0 [17]),
        .Q(up_xfer_data[25]),
        .R(\up_xfer_count_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[26] 
       (.C(s_axi_aclk),
        .CE(\up_xfer_data[35]_i_1__0_n_0 ),
        .D(\up_xfer_data_reg[35]_0 [18]),
        .Q(up_xfer_data[26]),
        .R(\up_xfer_count_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[27] 
       (.C(s_axi_aclk),
        .CE(\up_xfer_data[35]_i_1__0_n_0 ),
        .D(\up_xfer_data_reg[35]_0 [19]),
        .Q(up_xfer_data[27]),
        .R(\up_xfer_count_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[28] 
       (.C(s_axi_aclk),
        .CE(\up_xfer_data[35]_i_1__0_n_0 ),
        .D(\up_xfer_data_reg[35]_0 [20]),
        .Q(up_xfer_data[28]),
        .R(\up_xfer_count_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[29] 
       (.C(s_axi_aclk),
        .CE(\up_xfer_data[35]_i_1__0_n_0 ),
        .D(\up_xfer_data_reg[35]_0 [21]),
        .Q(up_xfer_data[29]),
        .R(\up_xfer_count_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[2] 
       (.C(s_axi_aclk),
        .CE(\up_xfer_data[35]_i_1__0_n_0 ),
        .D(\up_xfer_data_reg[35]_0 [2]),
        .Q(up_xfer_data[2]),
        .R(\up_xfer_count_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[30] 
       (.C(s_axi_aclk),
        .CE(\up_xfer_data[35]_i_1__0_n_0 ),
        .D(\up_xfer_data_reg[35]_0 [22]),
        .Q(up_xfer_data[30]),
        .R(\up_xfer_count_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[31] 
       (.C(s_axi_aclk),
        .CE(\up_xfer_data[35]_i_1__0_n_0 ),
        .D(\up_xfer_data_reg[35]_0 [23]),
        .Q(up_xfer_data[31]),
        .R(\up_xfer_count_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[32] 
       (.C(s_axi_aclk),
        .CE(\up_xfer_data[35]_i_1__0_n_0 ),
        .D(\up_xfer_data_reg[35]_0 [24]),
        .Q(up_xfer_data[32]),
        .R(\up_xfer_count_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[33] 
       (.C(s_axi_aclk),
        .CE(\up_xfer_data[35]_i_1__0_n_0 ),
        .D(\up_xfer_data_reg[35]_0 [25]),
        .Q(up_xfer_data[33]),
        .R(\up_xfer_count_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[34] 
       (.C(s_axi_aclk),
        .CE(\up_xfer_data[35]_i_1__0_n_0 ),
        .D(\up_xfer_data_reg[35]_0 [26]),
        .Q(up_xfer_data[34]),
        .R(\up_xfer_count_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[35] 
       (.C(s_axi_aclk),
        .CE(\up_xfer_data[35]_i_1__0_n_0 ),
        .D(\up_xfer_data_reg[35]_0 [27]),
        .Q(up_xfer_data[35]),
        .R(\up_xfer_count_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[3] 
       (.C(s_axi_aclk),
        .CE(\up_xfer_data[35]_i_1__0_n_0 ),
        .D(\up_xfer_data_reg[35]_0 [3]),
        .Q(up_xfer_data[3]),
        .R(\up_xfer_count_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[8] 
       (.C(s_axi_aclk),
        .CE(\up_xfer_data[35]_i_1__0_n_0 ),
        .D(\up_xfer_data_reg[35]_0 [4]),
        .Q(up_xfer_data[8]),
        .R(\up_xfer_count_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[9] 
       (.C(s_axi_aclk),
        .CE(\up_xfer_data[35]_i_1__0_n_0 ),
        .D(\up_xfer_data_reg[35]_0 [5]),
        .Q(up_xfer_data[9]),
        .R(\up_xfer_count_reg[0]_0 ));
  (* ASYNC_REG *) 
  FDRE #(
    .INIT(1'b0)) 
    up_xfer_state_m1_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(d_xfer_toggle),
        .Q(up_xfer_state_m1),
        .R(\up_xfer_count_reg[0]_0 ));
  (* ASYNC_REG *) 
  FDRE #(
    .INIT(1'b0)) 
    up_xfer_state_m2_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(up_xfer_state_m1),
        .Q(up_xfer_state_m2),
        .R(\up_xfer_count_reg[0]_0 ));
  (* ASYNC_REG *) 
  FDRE #(
    .INIT(1'b0)) 
    up_xfer_state_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(up_xfer_state_m2),
        .Q(up_xfer_state),
        .R(\up_xfer_count_reg[0]_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    up_xfer_toggle_i_1__5
       (.I0(up_xfer_toggle),
        .O(p_2_in__0));
  FDRE #(
    .INIT(1'b0)) 
    up_xfer_toggle_reg
       (.C(s_axi_aclk),
        .CE(\up_xfer_data[35]_i_1__0_n_0 ),
        .D(p_2_in__0),
        .Q(up_xfer_toggle),
        .R(\up_xfer_count_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "up_xfer_cntrl" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_xfer_cntrl__parameterized1__xdcDup__3
   (D,
    \dac_pn_data_reg[11] ,
    \d_data_cntrl_int_reg[3]_0 ,
    SR,
    \up_xfer_count_reg[5]_0 ,
    s_axi_aclk,
    clk,
    dac_rst,
    dac_valid_sel,
    \up_xfer_data_reg[35]_0 ,
    Q,
    \dac_data_out_int_reg[11] ,
    dac_data_i1,
    \dac_data_out_int_reg[11]_0 );
  output [11:0]D;
  output [11:0]\dac_pn_data_reg[11] ;
  output \d_data_cntrl_int_reg[3]_0 ;
  output [0:0]SR;
  input \up_xfer_count_reg[5]_0 ;
  input s_axi_aclk;
  input clk;
  input dac_rst;
  input dac_valid_sel;
  input [27:0]\up_xfer_data_reg[35]_0 ;
  input [11:0]Q;
  input [11:0]\dac_data_out_int_reg[11] ;
  input [11:0]dac_data_i1;
  input [11:0]\dac_data_out_int_reg[11]_0 ;

  wire [11:0]D;
  wire [11:0]Q;
  wire [0:0]SR;
  wire clk;
  wire \d_data_cntrl_int_reg[3]_0 ;
  wire \d_data_cntrl_int_reg_n_0_[10] ;
  wire \d_data_cntrl_int_reg_n_0_[11] ;
  wire \d_data_cntrl_int_reg_n_0_[12] ;
  wire \d_data_cntrl_int_reg_n_0_[13] ;
  wire \d_data_cntrl_int_reg_n_0_[14] ;
  wire \d_data_cntrl_int_reg_n_0_[15] ;
  wire \d_data_cntrl_int_reg_n_0_[16] ;
  wire \d_data_cntrl_int_reg_n_0_[17] ;
  wire \d_data_cntrl_int_reg_n_0_[18] ;
  wire \d_data_cntrl_int_reg_n_0_[19] ;
  wire \d_data_cntrl_int_reg_n_0_[24] ;
  wire \d_data_cntrl_int_reg_n_0_[25] ;
  wire \d_data_cntrl_int_reg_n_0_[26] ;
  wire \d_data_cntrl_int_reg_n_0_[27] ;
  wire \d_data_cntrl_int_reg_n_0_[28] ;
  wire \d_data_cntrl_int_reg_n_0_[29] ;
  wire \d_data_cntrl_int_reg_n_0_[30] ;
  wire \d_data_cntrl_int_reg_n_0_[31] ;
  wire \d_data_cntrl_int_reg_n_0_[32] ;
  wire \d_data_cntrl_int_reg_n_0_[33] ;
  wire \d_data_cntrl_int_reg_n_0_[34] ;
  wire \d_data_cntrl_int_reg_n_0_[35] ;
  wire \d_data_cntrl_int_reg_n_0_[8] ;
  wire \d_data_cntrl_int_reg_n_0_[9] ;
  wire d_xfer_toggle;
  wire d_xfer_toggle_m1;
  wire d_xfer_toggle_m2;
  wire d_xfer_toggle_m3;
  wire d_xfer_toggle_s;
  wire [11:0]dac_data_i1;
  wire \dac_data_out_int[0]_i_2__1_n_0 ;
  wire \dac_data_out_int[10]_i_2__1_n_0 ;
  wire \dac_data_out_int[11]_i_3__1_n_0 ;
  wire \dac_data_out_int[11]_i_4__1_n_0 ;
  wire \dac_data_out_int[11]_i_5__1_n_0 ;
  wire \dac_data_out_int[1]_i_2__1_n_0 ;
  wire \dac_data_out_int[2]_i_2__1_n_0 ;
  wire \dac_data_out_int[3]_i_2__1_n_0 ;
  wire \dac_data_out_int[4]_i_2__1_n_0 ;
  wire \dac_data_out_int[5]_i_2__1_n_0 ;
  wire \dac_data_out_int[6]_i_2__1_n_0 ;
  wire \dac_data_out_int[7]_i_2__1_n_0 ;
  wire \dac_data_out_int[8]_i_2__1_n_0 ;
  wire \dac_data_out_int[9]_i_2__1_n_0 ;
  wire [11:0]\dac_data_out_int_reg[11] ;
  wire [11:0]\dac_data_out_int_reg[11]_0 ;
  wire [3:0]dac_data_sel_s;
  wire [11:0]\dac_pn_data_reg[11] ;
  wire dac_rst;
  wire dac_valid_sel;
  wire [5:0]p_0_in__2;
  wire p_2_in__0;
  wire s_axi_aclk;
  wire [5:0]up_xfer_count_reg;
  wire \up_xfer_count_reg[5]_0 ;
  wire [35:0]up_xfer_data;
  wire \up_xfer_data[35]_i_1__1_n_0 ;
  wire \up_xfer_data[35]_i_2__1_n_0 ;
  wire [27:0]\up_xfer_data_reg[35]_0 ;
  wire up_xfer_state;
  wire up_xfer_state_m1;
  wire up_xfer_state_m2;
  wire up_xfer_toggle;

  LUT2 #(
    .INIT(4'h6)) 
    \d_data_cntrl_int[35]_i_1__1 
       (.I0(d_xfer_toggle_m2),
        .I1(d_xfer_toggle_m3),
        .O(d_xfer_toggle_s));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_int_reg[0] 
       (.C(clk),
        .CE(d_xfer_toggle_s),
        .CLR(dac_rst),
        .D(up_xfer_data[0]),
        .Q(dac_data_sel_s[0]));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_int_reg[10] 
       (.C(clk),
        .CE(d_xfer_toggle_s),
        .CLR(dac_rst),
        .D(up_xfer_data[10]),
        .Q(\d_data_cntrl_int_reg_n_0_[10] ));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_int_reg[11] 
       (.C(clk),
        .CE(d_xfer_toggle_s),
        .CLR(dac_rst),
        .D(up_xfer_data[11]),
        .Q(\d_data_cntrl_int_reg_n_0_[11] ));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_int_reg[12] 
       (.C(clk),
        .CE(d_xfer_toggle_s),
        .CLR(dac_rst),
        .D(up_xfer_data[12]),
        .Q(\d_data_cntrl_int_reg_n_0_[12] ));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_int_reg[13] 
       (.C(clk),
        .CE(d_xfer_toggle_s),
        .CLR(dac_rst),
        .D(up_xfer_data[13]),
        .Q(\d_data_cntrl_int_reg_n_0_[13] ));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_int_reg[14] 
       (.C(clk),
        .CE(d_xfer_toggle_s),
        .CLR(dac_rst),
        .D(up_xfer_data[14]),
        .Q(\d_data_cntrl_int_reg_n_0_[14] ));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_int_reg[15] 
       (.C(clk),
        .CE(d_xfer_toggle_s),
        .CLR(dac_rst),
        .D(up_xfer_data[15]),
        .Q(\d_data_cntrl_int_reg_n_0_[15] ));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_int_reg[16] 
       (.C(clk),
        .CE(d_xfer_toggle_s),
        .CLR(dac_rst),
        .D(up_xfer_data[16]),
        .Q(\d_data_cntrl_int_reg_n_0_[16] ));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_int_reg[17] 
       (.C(clk),
        .CE(d_xfer_toggle_s),
        .CLR(dac_rst),
        .D(up_xfer_data[17]),
        .Q(\d_data_cntrl_int_reg_n_0_[17] ));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_int_reg[18] 
       (.C(clk),
        .CE(d_xfer_toggle_s),
        .CLR(dac_rst),
        .D(up_xfer_data[18]),
        .Q(\d_data_cntrl_int_reg_n_0_[18] ));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_int_reg[19] 
       (.C(clk),
        .CE(d_xfer_toggle_s),
        .CLR(dac_rst),
        .D(up_xfer_data[19]),
        .Q(\d_data_cntrl_int_reg_n_0_[19] ));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_int_reg[1] 
       (.C(clk),
        .CE(d_xfer_toggle_s),
        .CLR(dac_rst),
        .D(up_xfer_data[1]),
        .Q(dac_data_sel_s[1]));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_int_reg[24] 
       (.C(clk),
        .CE(d_xfer_toggle_s),
        .CLR(dac_rst),
        .D(up_xfer_data[24]),
        .Q(\d_data_cntrl_int_reg_n_0_[24] ));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_int_reg[25] 
       (.C(clk),
        .CE(d_xfer_toggle_s),
        .CLR(dac_rst),
        .D(up_xfer_data[25]),
        .Q(\d_data_cntrl_int_reg_n_0_[25] ));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_int_reg[26] 
       (.C(clk),
        .CE(d_xfer_toggle_s),
        .CLR(dac_rst),
        .D(up_xfer_data[26]),
        .Q(\d_data_cntrl_int_reg_n_0_[26] ));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_int_reg[27] 
       (.C(clk),
        .CE(d_xfer_toggle_s),
        .CLR(dac_rst),
        .D(up_xfer_data[27]),
        .Q(\d_data_cntrl_int_reg_n_0_[27] ));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_int_reg[28] 
       (.C(clk),
        .CE(d_xfer_toggle_s),
        .CLR(dac_rst),
        .D(up_xfer_data[28]),
        .Q(\d_data_cntrl_int_reg_n_0_[28] ));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_int_reg[29] 
       (.C(clk),
        .CE(d_xfer_toggle_s),
        .CLR(dac_rst),
        .D(up_xfer_data[29]),
        .Q(\d_data_cntrl_int_reg_n_0_[29] ));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_int_reg[2] 
       (.C(clk),
        .CE(d_xfer_toggle_s),
        .CLR(dac_rst),
        .D(up_xfer_data[2]),
        .Q(dac_data_sel_s[2]));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_int_reg[30] 
       (.C(clk),
        .CE(d_xfer_toggle_s),
        .CLR(dac_rst),
        .D(up_xfer_data[30]),
        .Q(\d_data_cntrl_int_reg_n_0_[30] ));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_int_reg[31] 
       (.C(clk),
        .CE(d_xfer_toggle_s),
        .CLR(dac_rst),
        .D(up_xfer_data[31]),
        .Q(\d_data_cntrl_int_reg_n_0_[31] ));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_int_reg[32] 
       (.C(clk),
        .CE(d_xfer_toggle_s),
        .CLR(dac_rst),
        .D(up_xfer_data[32]),
        .Q(\d_data_cntrl_int_reg_n_0_[32] ));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_int_reg[33] 
       (.C(clk),
        .CE(d_xfer_toggle_s),
        .CLR(dac_rst),
        .D(up_xfer_data[33]),
        .Q(\d_data_cntrl_int_reg_n_0_[33] ));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_int_reg[34] 
       (.C(clk),
        .CE(d_xfer_toggle_s),
        .CLR(dac_rst),
        .D(up_xfer_data[34]),
        .Q(\d_data_cntrl_int_reg_n_0_[34] ));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_int_reg[35] 
       (.C(clk),
        .CE(d_xfer_toggle_s),
        .CLR(dac_rst),
        .D(up_xfer_data[35]),
        .Q(\d_data_cntrl_int_reg_n_0_[35] ));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_int_reg[3] 
       (.C(clk),
        .CE(d_xfer_toggle_s),
        .CLR(dac_rst),
        .D(up_xfer_data[3]),
        .Q(dac_data_sel_s[3]));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_int_reg[8] 
       (.C(clk),
        .CE(d_xfer_toggle_s),
        .CLR(dac_rst),
        .D(up_xfer_data[8]),
        .Q(\d_data_cntrl_int_reg_n_0_[8] ));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_int_reg[9] 
       (.C(clk),
        .CE(d_xfer_toggle_s),
        .CLR(dac_rst),
        .D(up_xfer_data[9]),
        .Q(\d_data_cntrl_int_reg_n_0_[9] ));
  (* ASYNC_REG *) 
  FDCE #(
    .INIT(1'b0)) 
    d_xfer_toggle_m1_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(dac_rst),
        .D(up_xfer_toggle),
        .Q(d_xfer_toggle_m1));
  (* ASYNC_REG *) 
  FDCE #(
    .INIT(1'b0)) 
    d_xfer_toggle_m2_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(dac_rst),
        .D(d_xfer_toggle_m1),
        .Q(d_xfer_toggle_m2));
  (* ASYNC_REG *) 
  FDCE #(
    .INIT(1'b0)) 
    d_xfer_toggle_m3_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(dac_rst),
        .D(d_xfer_toggle_m2),
        .Q(d_xfer_toggle_m3));
  FDCE #(
    .INIT(1'b0)) 
    d_xfer_toggle_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(dac_rst),
        .D(d_xfer_toggle_m3),
        .Q(d_xfer_toggle));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \dac_data_out_int[0]_i_1__1 
       (.I0(Q[0]),
        .I1(\dac_data_out_int[11]_i_3__1_n_0 ),
        .I2(\dac_data_out_int[11]_i_4__1_n_0 ),
        .I3(\dac_data_out_int_reg[11] [0]),
        .I4(\dac_data_out_int[0]_i_2__1_n_0 ),
        .O(\dac_pn_data_reg[11] [0]));
  LUT6 #(
    .INIT(64'h0000000000000AC0)) 
    \dac_data_out_int[0]_i_2__1 
       (.I0(dac_data_i1[0]),
        .I1(\dac_data_out_int_reg[11]_0 [0]),
        .I2(dac_data_sel_s[0]),
        .I3(dac_data_sel_s[1]),
        .I4(dac_data_sel_s[2]),
        .I5(dac_data_sel_s[3]),
        .O(\dac_data_out_int[0]_i_2__1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \dac_data_out_int[10]_i_1__1 
       (.I0(Q[10]),
        .I1(\dac_data_out_int[11]_i_3__1_n_0 ),
        .I2(\dac_data_out_int[11]_i_4__1_n_0 ),
        .I3(\dac_data_out_int_reg[11] [10]),
        .I4(\dac_data_out_int[10]_i_2__1_n_0 ),
        .O(\dac_pn_data_reg[11] [10]));
  LUT6 #(
    .INIT(64'h0000000000000AC0)) 
    \dac_data_out_int[10]_i_2__1 
       (.I0(dac_data_i1[10]),
        .I1(\dac_data_out_int_reg[11]_0 [10]),
        .I2(dac_data_sel_s[0]),
        .I3(dac_data_sel_s[1]),
        .I4(dac_data_sel_s[2]),
        .I5(dac_data_sel_s[3]),
        .O(\dac_data_out_int[10]_i_2__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \dac_data_out_int[11]_i_1__1 
       (.I0(dac_data_sel_s[3]),
        .I1(dac_data_sel_s[1]),
        .I2(dac_data_sel_s[2]),
        .I3(dac_data_sel_s[0]),
        .O(SR));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \dac_data_out_int[11]_i_2__1 
       (.I0(Q[11]),
        .I1(\dac_data_out_int[11]_i_3__1_n_0 ),
        .I2(\dac_data_out_int[11]_i_4__1_n_0 ),
        .I3(\dac_data_out_int_reg[11] [11]),
        .I4(\dac_data_out_int[11]_i_5__1_n_0 ),
        .O(\dac_pn_data_reg[11] [11]));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT4 #(
    .INIT(16'h0200)) 
    \dac_data_out_int[11]_i_3__1 
       (.I0(dac_data_sel_s[0]),
        .I1(dac_data_sel_s[1]),
        .I2(dac_data_sel_s[2]),
        .I3(dac_data_sel_s[3]),
        .O(\dac_data_out_int[11]_i_3__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \dac_data_out_int[11]_i_4__1 
       (.I0(dac_data_sel_s[0]),
        .I1(dac_data_sel_s[3]),
        .I2(dac_data_sel_s[2]),
        .I3(dac_data_sel_s[1]),
        .O(\dac_data_out_int[11]_i_4__1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000AC0)) 
    \dac_data_out_int[11]_i_5__1 
       (.I0(dac_data_i1[11]),
        .I1(\dac_data_out_int_reg[11]_0 [11]),
        .I2(dac_data_sel_s[0]),
        .I3(dac_data_sel_s[1]),
        .I4(dac_data_sel_s[2]),
        .I5(dac_data_sel_s[3]),
        .O(\dac_data_out_int[11]_i_5__1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \dac_data_out_int[1]_i_1__1 
       (.I0(Q[1]),
        .I1(\dac_data_out_int[11]_i_3__1_n_0 ),
        .I2(\dac_data_out_int[11]_i_4__1_n_0 ),
        .I3(\dac_data_out_int_reg[11] [1]),
        .I4(\dac_data_out_int[1]_i_2__1_n_0 ),
        .O(\dac_pn_data_reg[11] [1]));
  LUT6 #(
    .INIT(64'h0000000000000AC0)) 
    \dac_data_out_int[1]_i_2__1 
       (.I0(dac_data_i1[1]),
        .I1(\dac_data_out_int_reg[11]_0 [1]),
        .I2(dac_data_sel_s[0]),
        .I3(dac_data_sel_s[1]),
        .I4(dac_data_sel_s[2]),
        .I5(dac_data_sel_s[3]),
        .O(\dac_data_out_int[1]_i_2__1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \dac_data_out_int[2]_i_1__1 
       (.I0(Q[2]),
        .I1(\dac_data_out_int[11]_i_3__1_n_0 ),
        .I2(\dac_data_out_int[11]_i_4__1_n_0 ),
        .I3(\dac_data_out_int_reg[11] [2]),
        .I4(\dac_data_out_int[2]_i_2__1_n_0 ),
        .O(\dac_pn_data_reg[11] [2]));
  LUT6 #(
    .INIT(64'h0000000000000AC0)) 
    \dac_data_out_int[2]_i_2__1 
       (.I0(dac_data_i1[2]),
        .I1(\dac_data_out_int_reg[11]_0 [2]),
        .I2(dac_data_sel_s[0]),
        .I3(dac_data_sel_s[1]),
        .I4(dac_data_sel_s[2]),
        .I5(dac_data_sel_s[3]),
        .O(\dac_data_out_int[2]_i_2__1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \dac_data_out_int[3]_i_1__1 
       (.I0(Q[3]),
        .I1(\dac_data_out_int[11]_i_3__1_n_0 ),
        .I2(\dac_data_out_int[11]_i_4__1_n_0 ),
        .I3(\dac_data_out_int_reg[11] [3]),
        .I4(\dac_data_out_int[3]_i_2__1_n_0 ),
        .O(\dac_pn_data_reg[11] [3]));
  LUT6 #(
    .INIT(64'h0000000000000AC0)) 
    \dac_data_out_int[3]_i_2__1 
       (.I0(dac_data_i1[3]),
        .I1(\dac_data_out_int_reg[11]_0 [3]),
        .I2(dac_data_sel_s[0]),
        .I3(dac_data_sel_s[1]),
        .I4(dac_data_sel_s[2]),
        .I5(dac_data_sel_s[3]),
        .O(\dac_data_out_int[3]_i_2__1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \dac_data_out_int[4]_i_1__1 
       (.I0(Q[4]),
        .I1(\dac_data_out_int[11]_i_3__1_n_0 ),
        .I2(\dac_data_out_int[11]_i_4__1_n_0 ),
        .I3(\dac_data_out_int_reg[11] [4]),
        .I4(\dac_data_out_int[4]_i_2__1_n_0 ),
        .O(\dac_pn_data_reg[11] [4]));
  LUT6 #(
    .INIT(64'h0000000000000AC0)) 
    \dac_data_out_int[4]_i_2__1 
       (.I0(dac_data_i1[4]),
        .I1(\dac_data_out_int_reg[11]_0 [4]),
        .I2(dac_data_sel_s[0]),
        .I3(dac_data_sel_s[1]),
        .I4(dac_data_sel_s[2]),
        .I5(dac_data_sel_s[3]),
        .O(\dac_data_out_int[4]_i_2__1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \dac_data_out_int[5]_i_1__1 
       (.I0(Q[5]),
        .I1(\dac_data_out_int[11]_i_3__1_n_0 ),
        .I2(\dac_data_out_int[11]_i_4__1_n_0 ),
        .I3(\dac_data_out_int_reg[11] [5]),
        .I4(\dac_data_out_int[5]_i_2__1_n_0 ),
        .O(\dac_pn_data_reg[11] [5]));
  LUT6 #(
    .INIT(64'h0000000000000AC0)) 
    \dac_data_out_int[5]_i_2__1 
       (.I0(dac_data_i1[5]),
        .I1(\dac_data_out_int_reg[11]_0 [5]),
        .I2(dac_data_sel_s[0]),
        .I3(dac_data_sel_s[1]),
        .I4(dac_data_sel_s[2]),
        .I5(dac_data_sel_s[3]),
        .O(\dac_data_out_int[5]_i_2__1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \dac_data_out_int[6]_i_1__1 
       (.I0(Q[6]),
        .I1(\dac_data_out_int[11]_i_3__1_n_0 ),
        .I2(\dac_data_out_int[11]_i_4__1_n_0 ),
        .I3(\dac_data_out_int_reg[11] [6]),
        .I4(\dac_data_out_int[6]_i_2__1_n_0 ),
        .O(\dac_pn_data_reg[11] [6]));
  LUT6 #(
    .INIT(64'h0000000000000AC0)) 
    \dac_data_out_int[6]_i_2__1 
       (.I0(dac_data_i1[6]),
        .I1(\dac_data_out_int_reg[11]_0 [6]),
        .I2(dac_data_sel_s[0]),
        .I3(dac_data_sel_s[1]),
        .I4(dac_data_sel_s[2]),
        .I5(dac_data_sel_s[3]),
        .O(\dac_data_out_int[6]_i_2__1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \dac_data_out_int[7]_i_1__1 
       (.I0(Q[7]),
        .I1(\dac_data_out_int[11]_i_3__1_n_0 ),
        .I2(\dac_data_out_int[11]_i_4__1_n_0 ),
        .I3(\dac_data_out_int_reg[11] [7]),
        .I4(\dac_data_out_int[7]_i_2__1_n_0 ),
        .O(\dac_pn_data_reg[11] [7]));
  LUT6 #(
    .INIT(64'h0000000000000AC0)) 
    \dac_data_out_int[7]_i_2__1 
       (.I0(dac_data_i1[7]),
        .I1(\dac_data_out_int_reg[11]_0 [7]),
        .I2(dac_data_sel_s[0]),
        .I3(dac_data_sel_s[1]),
        .I4(dac_data_sel_s[2]),
        .I5(dac_data_sel_s[3]),
        .O(\dac_data_out_int[7]_i_2__1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \dac_data_out_int[8]_i_1__1 
       (.I0(Q[8]),
        .I1(\dac_data_out_int[11]_i_3__1_n_0 ),
        .I2(\dac_data_out_int[11]_i_4__1_n_0 ),
        .I3(\dac_data_out_int_reg[11] [8]),
        .I4(\dac_data_out_int[8]_i_2__1_n_0 ),
        .O(\dac_pn_data_reg[11] [8]));
  LUT6 #(
    .INIT(64'h0000000000000AC0)) 
    \dac_data_out_int[8]_i_2__1 
       (.I0(dac_data_i1[8]),
        .I1(\dac_data_out_int_reg[11]_0 [8]),
        .I2(dac_data_sel_s[0]),
        .I3(dac_data_sel_s[1]),
        .I4(dac_data_sel_s[2]),
        .I5(dac_data_sel_s[3]),
        .O(\dac_data_out_int[8]_i_2__1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \dac_data_out_int[9]_i_1__1 
       (.I0(Q[9]),
        .I1(\dac_data_out_int[11]_i_3__1_n_0 ),
        .I2(\dac_data_out_int[11]_i_4__1_n_0 ),
        .I3(\dac_data_out_int_reg[11] [9]),
        .I4(\dac_data_out_int[9]_i_2__1_n_0 ),
        .O(\dac_pn_data_reg[11] [9]));
  LUT6 #(
    .INIT(64'h0000000000000AC0)) 
    \dac_data_out_int[9]_i_2__1 
       (.I0(dac_data_i1[9]),
        .I1(\dac_data_out_int_reg[11]_0 [9]),
        .I2(dac_data_sel_s[0]),
        .I3(dac_data_sel_s[1]),
        .I4(dac_data_sel_s[2]),
        .I5(dac_data_sel_s[3]),
        .O(\dac_data_out_int[9]_i_2__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    dac_enable_int_i_1__1
       (.I0(dac_data_sel_s[3]),
        .I1(dac_data_sel_s[1]),
        .I2(dac_data_sel_s[2]),
        .I3(dac_data_sel_s[0]),
        .O(\d_data_cntrl_int_reg[3]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dac_pat_data[10]_i_1__1 
       (.I0(\d_data_cntrl_int_reg_n_0_[14] ),
        .I1(dac_valid_sel),
        .I2(\d_data_cntrl_int_reg_n_0_[30] ),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dac_pat_data[11]_i_1__1 
       (.I0(\d_data_cntrl_int_reg_n_0_[15] ),
        .I1(dac_valid_sel),
        .I2(\d_data_cntrl_int_reg_n_0_[31] ),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dac_pat_data[12]_i_1__1 
       (.I0(\d_data_cntrl_int_reg_n_0_[16] ),
        .I1(dac_valid_sel),
        .I2(\d_data_cntrl_int_reg_n_0_[32] ),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dac_pat_data[13]_i_1__1 
       (.I0(\d_data_cntrl_int_reg_n_0_[17] ),
        .I1(dac_valid_sel),
        .I2(\d_data_cntrl_int_reg_n_0_[33] ),
        .O(D[9]));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dac_pat_data[14]_i_1__1 
       (.I0(\d_data_cntrl_int_reg_n_0_[18] ),
        .I1(dac_valid_sel),
        .I2(\d_data_cntrl_int_reg_n_0_[34] ),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dac_pat_data[15]_i_1__1 
       (.I0(\d_data_cntrl_int_reg_n_0_[19] ),
        .I1(dac_valid_sel),
        .I2(\d_data_cntrl_int_reg_n_0_[35] ),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dac_pat_data[4]_i_1__1 
       (.I0(\d_data_cntrl_int_reg_n_0_[8] ),
        .I1(dac_valid_sel),
        .I2(\d_data_cntrl_int_reg_n_0_[24] ),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dac_pat_data[5]_i_1__1 
       (.I0(\d_data_cntrl_int_reg_n_0_[9] ),
        .I1(dac_valid_sel),
        .I2(\d_data_cntrl_int_reg_n_0_[25] ),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dac_pat_data[6]_i_1__1 
       (.I0(\d_data_cntrl_int_reg_n_0_[10] ),
        .I1(dac_valid_sel),
        .I2(\d_data_cntrl_int_reg_n_0_[26] ),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dac_pat_data[7]_i_1__1 
       (.I0(\d_data_cntrl_int_reg_n_0_[11] ),
        .I1(dac_valid_sel),
        .I2(\d_data_cntrl_int_reg_n_0_[27] ),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dac_pat_data[8]_i_1__1 
       (.I0(\d_data_cntrl_int_reg_n_0_[12] ),
        .I1(dac_valid_sel),
        .I2(\d_data_cntrl_int_reg_n_0_[28] ),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dac_pat_data[9]_i_1__1 
       (.I0(\d_data_cntrl_int_reg_n_0_[13] ),
        .I1(dac_valid_sel),
        .I2(\d_data_cntrl_int_reg_n_0_[29] ),
        .O(D[5]));
  LUT1 #(
    .INIT(2'h1)) 
    \up_xfer_count[0]_i_1__6 
       (.I0(up_xfer_count_reg[0]),
        .O(p_0_in__2[0]));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \up_xfer_count[1]_i_1__6 
       (.I0(up_xfer_count_reg[0]),
        .I1(up_xfer_count_reg[1]),
        .O(p_0_in__2[1]));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \up_xfer_count[2]_i_1__6 
       (.I0(up_xfer_count_reg[2]),
        .I1(up_xfer_count_reg[1]),
        .I2(up_xfer_count_reg[0]),
        .O(p_0_in__2[2]));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \up_xfer_count[3]_i_1__6 
       (.I0(up_xfer_count_reg[3]),
        .I1(up_xfer_count_reg[0]),
        .I2(up_xfer_count_reg[1]),
        .I3(up_xfer_count_reg[2]),
        .O(p_0_in__2[3]));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \up_xfer_count[4]_i_1__6 
       (.I0(up_xfer_count_reg[4]),
        .I1(up_xfer_count_reg[2]),
        .I2(up_xfer_count_reg[1]),
        .I3(up_xfer_count_reg[0]),
        .I4(up_xfer_count_reg[3]),
        .O(p_0_in__2[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \up_xfer_count[5]_i_1__6 
       (.I0(up_xfer_count_reg[5]),
        .I1(up_xfer_count_reg[3]),
        .I2(up_xfer_count_reg[0]),
        .I3(up_xfer_count_reg[1]),
        .I4(up_xfer_count_reg[2]),
        .I5(up_xfer_count_reg[4]),
        .O(p_0_in__2[5]));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_count_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_0_in__2[0]),
        .Q(up_xfer_count_reg[0]),
        .R(\up_xfer_count_reg[5]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_count_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_0_in__2[1]),
        .Q(up_xfer_count_reg[1]),
        .R(\up_xfer_count_reg[5]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_count_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_0_in__2[2]),
        .Q(up_xfer_count_reg[2]),
        .R(\up_xfer_count_reg[5]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_count_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_0_in__2[3]),
        .Q(up_xfer_count_reg[3]),
        .R(\up_xfer_count_reg[5]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_count_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_0_in__2[4]),
        .Q(up_xfer_count_reg[4]),
        .R(\up_xfer_count_reg[5]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_count_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_0_in__2[5]),
        .Q(up_xfer_count_reg[5]),
        .R(\up_xfer_count_reg[5]_0 ));
  LUT3 #(
    .INIT(8'h09)) 
    \up_xfer_data[35]_i_1__1 
       (.I0(up_xfer_toggle),
        .I1(up_xfer_state),
        .I2(\up_xfer_data[35]_i_2__1_n_0 ),
        .O(\up_xfer_data[35]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEFF)) 
    \up_xfer_data[35]_i_2__1 
       (.I0(up_xfer_count_reg[2]),
        .I1(up_xfer_count_reg[3]),
        .I2(up_xfer_count_reg[1]),
        .I3(up_xfer_count_reg[0]),
        .I4(up_xfer_count_reg[5]),
        .I5(up_xfer_count_reg[4]),
        .O(\up_xfer_data[35]_i_2__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[0] 
       (.C(s_axi_aclk),
        .CE(\up_xfer_data[35]_i_1__1_n_0 ),
        .D(\up_xfer_data_reg[35]_0 [0]),
        .Q(up_xfer_data[0]),
        .R(\up_xfer_count_reg[5]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[10] 
       (.C(s_axi_aclk),
        .CE(\up_xfer_data[35]_i_1__1_n_0 ),
        .D(\up_xfer_data_reg[35]_0 [6]),
        .Q(up_xfer_data[10]),
        .R(\up_xfer_count_reg[5]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[11] 
       (.C(s_axi_aclk),
        .CE(\up_xfer_data[35]_i_1__1_n_0 ),
        .D(\up_xfer_data_reg[35]_0 [7]),
        .Q(up_xfer_data[11]),
        .R(\up_xfer_count_reg[5]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[12] 
       (.C(s_axi_aclk),
        .CE(\up_xfer_data[35]_i_1__1_n_0 ),
        .D(\up_xfer_data_reg[35]_0 [8]),
        .Q(up_xfer_data[12]),
        .R(\up_xfer_count_reg[5]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[13] 
       (.C(s_axi_aclk),
        .CE(\up_xfer_data[35]_i_1__1_n_0 ),
        .D(\up_xfer_data_reg[35]_0 [9]),
        .Q(up_xfer_data[13]),
        .R(\up_xfer_count_reg[5]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[14] 
       (.C(s_axi_aclk),
        .CE(\up_xfer_data[35]_i_1__1_n_0 ),
        .D(\up_xfer_data_reg[35]_0 [10]),
        .Q(up_xfer_data[14]),
        .R(\up_xfer_count_reg[5]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[15] 
       (.C(s_axi_aclk),
        .CE(\up_xfer_data[35]_i_1__1_n_0 ),
        .D(\up_xfer_data_reg[35]_0 [11]),
        .Q(up_xfer_data[15]),
        .R(\up_xfer_count_reg[5]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[16] 
       (.C(s_axi_aclk),
        .CE(\up_xfer_data[35]_i_1__1_n_0 ),
        .D(\up_xfer_data_reg[35]_0 [12]),
        .Q(up_xfer_data[16]),
        .R(\up_xfer_count_reg[5]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[17] 
       (.C(s_axi_aclk),
        .CE(\up_xfer_data[35]_i_1__1_n_0 ),
        .D(\up_xfer_data_reg[35]_0 [13]),
        .Q(up_xfer_data[17]),
        .R(\up_xfer_count_reg[5]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[18] 
       (.C(s_axi_aclk),
        .CE(\up_xfer_data[35]_i_1__1_n_0 ),
        .D(\up_xfer_data_reg[35]_0 [14]),
        .Q(up_xfer_data[18]),
        .R(\up_xfer_count_reg[5]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[19] 
       (.C(s_axi_aclk),
        .CE(\up_xfer_data[35]_i_1__1_n_0 ),
        .D(\up_xfer_data_reg[35]_0 [15]),
        .Q(up_xfer_data[19]),
        .R(\up_xfer_count_reg[5]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[1] 
       (.C(s_axi_aclk),
        .CE(\up_xfer_data[35]_i_1__1_n_0 ),
        .D(\up_xfer_data_reg[35]_0 [1]),
        .Q(up_xfer_data[1]),
        .R(\up_xfer_count_reg[5]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[24] 
       (.C(s_axi_aclk),
        .CE(\up_xfer_data[35]_i_1__1_n_0 ),
        .D(\up_xfer_data_reg[35]_0 [16]),
        .Q(up_xfer_data[24]),
        .R(\up_xfer_count_reg[5]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[25] 
       (.C(s_axi_aclk),
        .CE(\up_xfer_data[35]_i_1__1_n_0 ),
        .D(\up_xfer_data_reg[35]_0 [17]),
        .Q(up_xfer_data[25]),
        .R(\up_xfer_count_reg[5]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[26] 
       (.C(s_axi_aclk),
        .CE(\up_xfer_data[35]_i_1__1_n_0 ),
        .D(\up_xfer_data_reg[35]_0 [18]),
        .Q(up_xfer_data[26]),
        .R(\up_xfer_count_reg[5]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[27] 
       (.C(s_axi_aclk),
        .CE(\up_xfer_data[35]_i_1__1_n_0 ),
        .D(\up_xfer_data_reg[35]_0 [19]),
        .Q(up_xfer_data[27]),
        .R(\up_xfer_count_reg[5]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[28] 
       (.C(s_axi_aclk),
        .CE(\up_xfer_data[35]_i_1__1_n_0 ),
        .D(\up_xfer_data_reg[35]_0 [20]),
        .Q(up_xfer_data[28]),
        .R(\up_xfer_count_reg[5]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[29] 
       (.C(s_axi_aclk),
        .CE(\up_xfer_data[35]_i_1__1_n_0 ),
        .D(\up_xfer_data_reg[35]_0 [21]),
        .Q(up_xfer_data[29]),
        .R(\up_xfer_count_reg[5]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[2] 
       (.C(s_axi_aclk),
        .CE(\up_xfer_data[35]_i_1__1_n_0 ),
        .D(\up_xfer_data_reg[35]_0 [2]),
        .Q(up_xfer_data[2]),
        .R(\up_xfer_count_reg[5]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[30] 
       (.C(s_axi_aclk),
        .CE(\up_xfer_data[35]_i_1__1_n_0 ),
        .D(\up_xfer_data_reg[35]_0 [22]),
        .Q(up_xfer_data[30]),
        .R(\up_xfer_count_reg[5]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[31] 
       (.C(s_axi_aclk),
        .CE(\up_xfer_data[35]_i_1__1_n_0 ),
        .D(\up_xfer_data_reg[35]_0 [23]),
        .Q(up_xfer_data[31]),
        .R(\up_xfer_count_reg[5]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[32] 
       (.C(s_axi_aclk),
        .CE(\up_xfer_data[35]_i_1__1_n_0 ),
        .D(\up_xfer_data_reg[35]_0 [24]),
        .Q(up_xfer_data[32]),
        .R(\up_xfer_count_reg[5]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[33] 
       (.C(s_axi_aclk),
        .CE(\up_xfer_data[35]_i_1__1_n_0 ),
        .D(\up_xfer_data_reg[35]_0 [25]),
        .Q(up_xfer_data[33]),
        .R(\up_xfer_count_reg[5]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[34] 
       (.C(s_axi_aclk),
        .CE(\up_xfer_data[35]_i_1__1_n_0 ),
        .D(\up_xfer_data_reg[35]_0 [26]),
        .Q(up_xfer_data[34]),
        .R(\up_xfer_count_reg[5]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[35] 
       (.C(s_axi_aclk),
        .CE(\up_xfer_data[35]_i_1__1_n_0 ),
        .D(\up_xfer_data_reg[35]_0 [27]),
        .Q(up_xfer_data[35]),
        .R(\up_xfer_count_reg[5]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[3] 
       (.C(s_axi_aclk),
        .CE(\up_xfer_data[35]_i_1__1_n_0 ),
        .D(\up_xfer_data_reg[35]_0 [3]),
        .Q(up_xfer_data[3]),
        .R(\up_xfer_count_reg[5]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[8] 
       (.C(s_axi_aclk),
        .CE(\up_xfer_data[35]_i_1__1_n_0 ),
        .D(\up_xfer_data_reg[35]_0 [4]),
        .Q(up_xfer_data[8]),
        .R(\up_xfer_count_reg[5]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[9] 
       (.C(s_axi_aclk),
        .CE(\up_xfer_data[35]_i_1__1_n_0 ),
        .D(\up_xfer_data_reg[35]_0 [5]),
        .Q(up_xfer_data[9]),
        .R(\up_xfer_count_reg[5]_0 ));
  (* ASYNC_REG *) 
  FDRE #(
    .INIT(1'b0)) 
    up_xfer_state_m1_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(d_xfer_toggle),
        .Q(up_xfer_state_m1),
        .R(\up_xfer_count_reg[5]_0 ));
  (* ASYNC_REG *) 
  FDRE #(
    .INIT(1'b0)) 
    up_xfer_state_m2_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(up_xfer_state_m1),
        .Q(up_xfer_state_m2),
        .R(\up_xfer_count_reg[5]_0 ));
  (* ASYNC_REG *) 
  FDRE #(
    .INIT(1'b0)) 
    up_xfer_state_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(up_xfer_state_m2),
        .Q(up_xfer_state),
        .R(\up_xfer_count_reg[5]_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    up_xfer_toggle_i_1__6
       (.I0(up_xfer_toggle),
        .O(p_2_in__0));
  FDRE #(
    .INIT(1'b0)) 
    up_xfer_toggle_reg
       (.C(s_axi_aclk),
        .CE(\up_xfer_data[35]_i_1__1_n_0 ),
        .D(p_2_in__0),
        .Q(up_xfer_toggle),
        .R(\up_xfer_count_reg[5]_0 ));
endmodule

(* ORIG_REF_NAME = "up_xfer_cntrl" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_xfer_cntrl__parameterized2
   (s_axi_aresetn_0,
    up_xfer_done_s,
    \d_data_cntrl_int_reg[21]_0 ,
    dac_valid_i1_int0,
    Q,
    dac_data_sync_reg,
    dac_data_sync_reg_0,
    dac_data_sync_reg_1,
    dac_data_sync_reg_2,
    s_axi_aclk,
    clk,
    \d_data_cntrl_int_reg[0]_0 ,
    s_axi_aresetn,
    E,
    dac_rate_cnt_reg,
    dac_rate_cnt_reg_15_sp_1,
    D);
  output s_axi_aresetn_0;
  output up_xfer_done_s;
  output [1:0]\d_data_cntrl_int_reg[21]_0 ;
  output dac_valid_i1_int0;
  output [1:0]Q;
  output [3:0]dac_data_sync_reg;
  output [3:0]dac_data_sync_reg_0;
  output [3:0]dac_data_sync_reg_1;
  output [3:0]dac_data_sync_reg_2;
  input s_axi_aclk;
  input clk;
  input \d_data_cntrl_int_reg[0]_0 ;
  input s_axi_aresetn;
  input [0:0]E;
  input [15:0]dac_rate_cnt_reg;
  input dac_rate_cnt_reg_15_sp_1;
  input [18:0]D;

  wire [18:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire clk;
  wire \d_data_cntrl_int_reg[0]_0 ;
  wire [1:0]\d_data_cntrl_int_reg[21]_0 ;
  wire d_xfer_toggle;
  wire d_xfer_toggle_m1;
  wire d_xfer_toggle_m2;
  wire d_xfer_toggle_m3;
  wire d_xfer_toggle_s;
  wire [3:0]dac_data_sync_reg;
  wire [3:0]dac_data_sync_reg_0;
  wire [3:0]dac_data_sync_reg_1;
  wire [3:0]dac_data_sync_reg_2;
  wire [15:0]dac_datarate_s;
  wire \dac_rate_cnt[0]_i_3_n_0 ;
  wire \dac_rate_cnt[0]_i_4_n_0 ;
  wire \dac_rate_cnt[0]_i_5_n_0 ;
  wire \dac_rate_cnt[0]_i_6_n_0 ;
  wire \dac_rate_cnt[12]_i_2_n_0 ;
  wire \dac_rate_cnt[12]_i_3_n_0 ;
  wire \dac_rate_cnt[12]_i_4_n_0 ;
  wire \dac_rate_cnt[12]_i_5_n_0 ;
  wire \dac_rate_cnt[4]_i_2_n_0 ;
  wire \dac_rate_cnt[4]_i_3_n_0 ;
  wire \dac_rate_cnt[4]_i_4_n_0 ;
  wire \dac_rate_cnt[4]_i_5_n_0 ;
  wire \dac_rate_cnt[8]_i_2_n_0 ;
  wire \dac_rate_cnt[8]_i_3_n_0 ;
  wire \dac_rate_cnt[8]_i_4_n_0 ;
  wire \dac_rate_cnt[8]_i_5_n_0 ;
  wire [15:0]dac_rate_cnt_reg;
  wire \dac_rate_cnt_reg[0]_i_1_n_0 ;
  wire \dac_rate_cnt_reg[0]_i_1_n_1 ;
  wire \dac_rate_cnt_reg[0]_i_1_n_2 ;
  wire \dac_rate_cnt_reg[0]_i_1_n_3 ;
  wire \dac_rate_cnt_reg[12]_i_1_n_1 ;
  wire \dac_rate_cnt_reg[12]_i_1_n_2 ;
  wire \dac_rate_cnt_reg[12]_i_1_n_3 ;
  wire \dac_rate_cnt_reg[4]_i_1_n_0 ;
  wire \dac_rate_cnt_reg[4]_i_1_n_1 ;
  wire \dac_rate_cnt_reg[4]_i_1_n_2 ;
  wire \dac_rate_cnt_reg[4]_i_1_n_3 ;
  wire \dac_rate_cnt_reg[8]_i_1_n_0 ;
  wire \dac_rate_cnt_reg[8]_i_1_n_1 ;
  wire \dac_rate_cnt_reg[8]_i_1_n_2 ;
  wire \dac_rate_cnt_reg[8]_i_1_n_3 ;
  wire dac_rate_cnt_reg_15_sn_1;
  wire dac_valid_i1_int0;
  wire [5:0]p_0_in__4;
  wire p_2_in;
  wire s_axi_aclk;
  wire s_axi_aresetn;
  wire s_axi_aresetn_0;
  wire [5:0]up_xfer_count_reg;
  wire [22:0]up_xfer_data;
  wire up_xfer_done_s;
  wire up_xfer_state;
  wire up_xfer_state_m1;
  wire up_xfer_state_m2;
  wire up_xfer_toggle;
  wire up_xfer_toggle_i_1__8_n_0;
  wire up_xfer_toggle_i_3_n_0;
  wire [3:3]\NLW_dac_rate_cnt_reg[12]_i_1_CO_UNCONNECTED ;

  assign dac_rate_cnt_reg_15_sn_1 = dac_rate_cnt_reg_15_sp_1;
  LUT2 #(
    .INIT(4'h6)) 
    \d_data_cntrl_int[17]_i_1 
       (.I0(d_xfer_toggle_m2),
        .I1(d_xfer_toggle_m3),
        .O(d_xfer_toggle_s));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_int_reg[0] 
       (.C(clk),
        .CE(d_xfer_toggle_s),
        .CLR(\d_data_cntrl_int_reg[0]_0 ),
        .D(up_xfer_data[0]),
        .Q(dac_datarate_s[0]));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_int_reg[10] 
       (.C(clk),
        .CE(d_xfer_toggle_s),
        .CLR(\d_data_cntrl_int_reg[0]_0 ),
        .D(up_xfer_data[10]),
        .Q(dac_datarate_s[10]));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_int_reg[11] 
       (.C(clk),
        .CE(d_xfer_toggle_s),
        .CLR(\d_data_cntrl_int_reg[0]_0 ),
        .D(up_xfer_data[11]),
        .Q(dac_datarate_s[11]));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_int_reg[12] 
       (.C(clk),
        .CE(d_xfer_toggle_s),
        .CLR(\d_data_cntrl_int_reg[0]_0 ),
        .D(up_xfer_data[12]),
        .Q(dac_datarate_s[12]));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_int_reg[13] 
       (.C(clk),
        .CE(d_xfer_toggle_s),
        .CLR(\d_data_cntrl_int_reg[0]_0 ),
        .D(up_xfer_data[13]),
        .Q(dac_datarate_s[13]));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_int_reg[14] 
       (.C(clk),
        .CE(d_xfer_toggle_s),
        .CLR(\d_data_cntrl_int_reg[0]_0 ),
        .D(up_xfer_data[14]),
        .Q(dac_datarate_s[14]));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_int_reg[15] 
       (.C(clk),
        .CE(d_xfer_toggle_s),
        .CLR(\d_data_cntrl_int_reg[0]_0 ),
        .D(up_xfer_data[15]),
        .Q(dac_datarate_s[15]));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_int_reg[17] 
       (.C(clk),
        .CE(d_xfer_toggle_s),
        .CLR(\d_data_cntrl_int_reg[0]_0 ),
        .D(up_xfer_data[17]),
        .Q(Q[0]));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_int_reg[1] 
       (.C(clk),
        .CE(d_xfer_toggle_s),
        .CLR(\d_data_cntrl_int_reg[0]_0 ),
        .D(up_xfer_data[1]),
        .Q(dac_datarate_s[1]));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_int_reg[21] 
       (.C(clk),
        .CE(d_xfer_toggle_s),
        .CLR(\d_data_cntrl_int_reg[0]_0 ),
        .D(up_xfer_data[21]),
        .Q(\d_data_cntrl_int_reg[21]_0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_int_reg[22] 
       (.C(clk),
        .CE(d_xfer_toggle_s),
        .CLR(\d_data_cntrl_int_reg[0]_0 ),
        .D(up_xfer_data[22]),
        .Q(Q[1]));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_int_reg[2] 
       (.C(clk),
        .CE(d_xfer_toggle_s),
        .CLR(\d_data_cntrl_int_reg[0]_0 ),
        .D(up_xfer_data[2]),
        .Q(dac_datarate_s[2]));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_int_reg[3] 
       (.C(clk),
        .CE(d_xfer_toggle_s),
        .CLR(\d_data_cntrl_int_reg[0]_0 ),
        .D(up_xfer_data[3]),
        .Q(dac_datarate_s[3]));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_int_reg[4] 
       (.C(clk),
        .CE(d_xfer_toggle_s),
        .CLR(\d_data_cntrl_int_reg[0]_0 ),
        .D(up_xfer_data[4]),
        .Q(dac_datarate_s[4]));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_int_reg[5] 
       (.C(clk),
        .CE(d_xfer_toggle_s),
        .CLR(\d_data_cntrl_int_reg[0]_0 ),
        .D(up_xfer_data[5]),
        .Q(dac_datarate_s[5]));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_int_reg[6] 
       (.C(clk),
        .CE(d_xfer_toggle_s),
        .CLR(\d_data_cntrl_int_reg[0]_0 ),
        .D(up_xfer_data[6]),
        .Q(dac_datarate_s[6]));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_int_reg[7] 
       (.C(clk),
        .CE(d_xfer_toggle_s),
        .CLR(\d_data_cntrl_int_reg[0]_0 ),
        .D(up_xfer_data[7]),
        .Q(dac_datarate_s[7]));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_int_reg[8] 
       (.C(clk),
        .CE(d_xfer_toggle_s),
        .CLR(\d_data_cntrl_int_reg[0]_0 ),
        .D(up_xfer_data[8]),
        .Q(dac_datarate_s[8]));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_int_reg[9] 
       (.C(clk),
        .CE(d_xfer_toggle_s),
        .CLR(\d_data_cntrl_int_reg[0]_0 ),
        .D(up_xfer_data[9]),
        .Q(dac_datarate_s[9]));
  (* ASYNC_REG *) 
  FDCE #(
    .INIT(1'b0)) 
    d_xfer_toggle_m1_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(\d_data_cntrl_int_reg[0]_0 ),
        .D(up_xfer_toggle),
        .Q(d_xfer_toggle_m1));
  (* ASYNC_REG *) 
  FDCE #(
    .INIT(1'b0)) 
    d_xfer_toggle_m2_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(\d_data_cntrl_int_reg[0]_0 ),
        .D(d_xfer_toggle_m1),
        .Q(d_xfer_toggle_m2));
  (* ASYNC_REG *) 
  FDCE #(
    .INIT(1'b0)) 
    d_xfer_toggle_m3_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(\d_data_cntrl_int_reg[0]_0 ),
        .D(d_xfer_toggle_m2),
        .Q(d_xfer_toggle_m3));
  FDCE #(
    .INIT(1'b0)) 
    d_xfer_toggle_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(\d_data_cntrl_int_reg[0]_0 ),
        .D(d_xfer_toggle_m3),
        .Q(d_xfer_toggle));
  LUT3 #(
    .INIT(8'h3A)) 
    \dac_rate_cnt[0]_i_3 
       (.I0(dac_datarate_s[3]),
        .I1(dac_rate_cnt_reg[3]),
        .I2(dac_rate_cnt_reg_15_sn_1),
        .O(\dac_rate_cnt[0]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h3A)) 
    \dac_rate_cnt[0]_i_4 
       (.I0(dac_datarate_s[2]),
        .I1(dac_rate_cnt_reg[2]),
        .I2(dac_rate_cnt_reg_15_sn_1),
        .O(\dac_rate_cnt[0]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h3A)) 
    \dac_rate_cnt[0]_i_5 
       (.I0(dac_datarate_s[1]),
        .I1(dac_rate_cnt_reg[1]),
        .I2(dac_rate_cnt_reg_15_sn_1),
        .O(\dac_rate_cnt[0]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h3A)) 
    \dac_rate_cnt[0]_i_6 
       (.I0(dac_datarate_s[0]),
        .I1(dac_rate_cnt_reg[0]),
        .I2(dac_rate_cnt_reg_15_sn_1),
        .O(\dac_rate_cnt[0]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'h74)) 
    \dac_rate_cnt[12]_i_2 
       (.I0(dac_rate_cnt_reg[15]),
        .I1(dac_rate_cnt_reg_15_sn_1),
        .I2(dac_datarate_s[15]),
        .O(\dac_rate_cnt[12]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h3A)) 
    \dac_rate_cnt[12]_i_3 
       (.I0(dac_datarate_s[14]),
        .I1(dac_rate_cnt_reg[14]),
        .I2(dac_rate_cnt_reg_15_sn_1),
        .O(\dac_rate_cnt[12]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h3A)) 
    \dac_rate_cnt[12]_i_4 
       (.I0(dac_datarate_s[13]),
        .I1(dac_rate_cnt_reg[13]),
        .I2(dac_rate_cnt_reg_15_sn_1),
        .O(\dac_rate_cnt[12]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h3A)) 
    \dac_rate_cnt[12]_i_5 
       (.I0(dac_datarate_s[12]),
        .I1(dac_rate_cnt_reg[12]),
        .I2(dac_rate_cnt_reg_15_sn_1),
        .O(\dac_rate_cnt[12]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h3A)) 
    \dac_rate_cnt[4]_i_2 
       (.I0(dac_datarate_s[7]),
        .I1(dac_rate_cnt_reg[7]),
        .I2(dac_rate_cnt_reg_15_sn_1),
        .O(\dac_rate_cnt[4]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h3A)) 
    \dac_rate_cnt[4]_i_3 
       (.I0(dac_datarate_s[6]),
        .I1(dac_rate_cnt_reg[6]),
        .I2(dac_rate_cnt_reg_15_sn_1),
        .O(\dac_rate_cnt[4]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h3A)) 
    \dac_rate_cnt[4]_i_4 
       (.I0(dac_datarate_s[5]),
        .I1(dac_rate_cnt_reg[5]),
        .I2(dac_rate_cnt_reg_15_sn_1),
        .O(\dac_rate_cnt[4]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h3A)) 
    \dac_rate_cnt[4]_i_5 
       (.I0(dac_datarate_s[4]),
        .I1(dac_rate_cnt_reg[4]),
        .I2(dac_rate_cnt_reg_15_sn_1),
        .O(\dac_rate_cnt[4]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h3A)) 
    \dac_rate_cnt[8]_i_2 
       (.I0(dac_datarate_s[11]),
        .I1(dac_rate_cnt_reg[11]),
        .I2(dac_rate_cnt_reg_15_sn_1),
        .O(\dac_rate_cnt[8]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h3A)) 
    \dac_rate_cnt[8]_i_3 
       (.I0(dac_datarate_s[10]),
        .I1(dac_rate_cnt_reg[10]),
        .I2(dac_rate_cnt_reg_15_sn_1),
        .O(\dac_rate_cnt[8]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h3A)) 
    \dac_rate_cnt[8]_i_4 
       (.I0(dac_datarate_s[9]),
        .I1(dac_rate_cnt_reg[9]),
        .I2(dac_rate_cnt_reg_15_sn_1),
        .O(\dac_rate_cnt[8]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h3A)) 
    \dac_rate_cnt[8]_i_5 
       (.I0(dac_datarate_s[8]),
        .I1(dac_rate_cnt_reg[8]),
        .I2(dac_rate_cnt_reg_15_sn_1),
        .O(\dac_rate_cnt[8]_i_5_n_0 ));
  CARRY4 \dac_rate_cnt_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\dac_rate_cnt_reg[0]_i_1_n_0 ,\dac_rate_cnt_reg[0]_i_1_n_1 ,\dac_rate_cnt_reg[0]_i_1_n_2 ,\dac_rate_cnt_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({dac_rate_cnt_reg_15_sn_1,dac_rate_cnt_reg_15_sn_1,dac_rate_cnt_reg_15_sn_1,dac_rate_cnt_reg_15_sn_1}),
        .O(dac_data_sync_reg),
        .S({\dac_rate_cnt[0]_i_3_n_0 ,\dac_rate_cnt[0]_i_4_n_0 ,\dac_rate_cnt[0]_i_5_n_0 ,\dac_rate_cnt[0]_i_6_n_0 }));
  CARRY4 \dac_rate_cnt_reg[12]_i_1 
       (.CI(\dac_rate_cnt_reg[8]_i_1_n_0 ),
        .CO({\NLW_dac_rate_cnt_reg[12]_i_1_CO_UNCONNECTED [3],\dac_rate_cnt_reg[12]_i_1_n_1 ,\dac_rate_cnt_reg[12]_i_1_n_2 ,\dac_rate_cnt_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,dac_rate_cnt_reg_15_sn_1,dac_rate_cnt_reg_15_sn_1,dac_rate_cnt_reg_15_sn_1}),
        .O(dac_data_sync_reg_2),
        .S({\dac_rate_cnt[12]_i_2_n_0 ,\dac_rate_cnt[12]_i_3_n_0 ,\dac_rate_cnt[12]_i_4_n_0 ,\dac_rate_cnt[12]_i_5_n_0 }));
  CARRY4 \dac_rate_cnt_reg[4]_i_1 
       (.CI(\dac_rate_cnt_reg[0]_i_1_n_0 ),
        .CO({\dac_rate_cnt_reg[4]_i_1_n_0 ,\dac_rate_cnt_reg[4]_i_1_n_1 ,\dac_rate_cnt_reg[4]_i_1_n_2 ,\dac_rate_cnt_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({dac_rate_cnt_reg_15_sn_1,dac_rate_cnt_reg_15_sn_1,dac_rate_cnt_reg_15_sn_1,dac_rate_cnt_reg_15_sn_1}),
        .O(dac_data_sync_reg_0),
        .S({\dac_rate_cnt[4]_i_2_n_0 ,\dac_rate_cnt[4]_i_3_n_0 ,\dac_rate_cnt[4]_i_4_n_0 ,\dac_rate_cnt[4]_i_5_n_0 }));
  CARRY4 \dac_rate_cnt_reg[8]_i_1 
       (.CI(\dac_rate_cnt_reg[4]_i_1_n_0 ),
        .CO({\dac_rate_cnt_reg[8]_i_1_n_0 ,\dac_rate_cnt_reg[8]_i_1_n_1 ,\dac_rate_cnt_reg[8]_i_1_n_2 ,\dac_rate_cnt_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({dac_rate_cnt_reg_15_sn_1,dac_rate_cnt_reg_15_sn_1,dac_rate_cnt_reg_15_sn_1,dac_rate_cnt_reg_15_sn_1}),
        .O(dac_data_sync_reg_1),
        .S({\dac_rate_cnt[8]_i_2_n_0 ,\dac_rate_cnt[8]_i_3_n_0 ,\dac_rate_cnt[8]_i_4_n_0 ,\dac_rate_cnt[8]_i_5_n_0 }));
  LUT2 #(
    .INIT(4'h2)) 
    dac_valid_i1_int_i_1
       (.I0(E),
        .I1(Q[0]),
        .O(dac_valid_i1_int0));
  LUT1 #(
    .INIT(2'h1)) 
    \tx_clk_p[1]_i_1 
       (.I0(\d_data_cntrl_int_reg[21]_0 [0]),
        .O(\d_data_cntrl_int_reg[21]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    up_axi_awready_int_i_1
       (.I0(s_axi_aresetn),
        .O(s_axi_aresetn_0));
  LUT1 #(
    .INIT(2'h1)) 
    \up_xfer_count[0]_i_1__8 
       (.I0(up_xfer_count_reg[0]),
        .O(p_0_in__4[0]));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \up_xfer_count[1]_i_1__8 
       (.I0(up_xfer_count_reg[0]),
        .I1(up_xfer_count_reg[1]),
        .O(p_0_in__4[1]));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \up_xfer_count[2]_i_1__8 
       (.I0(up_xfer_count_reg[2]),
        .I1(up_xfer_count_reg[1]),
        .I2(up_xfer_count_reg[0]),
        .O(p_0_in__4[2]));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \up_xfer_count[3]_i_1__8 
       (.I0(up_xfer_count_reg[3]),
        .I1(up_xfer_count_reg[0]),
        .I2(up_xfer_count_reg[1]),
        .I3(up_xfer_count_reg[2]),
        .O(p_0_in__4[3]));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \up_xfer_count[4]_i_1__8 
       (.I0(up_xfer_count_reg[4]),
        .I1(up_xfer_count_reg[2]),
        .I2(up_xfer_count_reg[1]),
        .I3(up_xfer_count_reg[0]),
        .I4(up_xfer_count_reg[3]),
        .O(p_0_in__4[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \up_xfer_count[5]_i_1__8 
       (.I0(up_xfer_count_reg[5]),
        .I1(up_xfer_count_reg[3]),
        .I2(up_xfer_count_reg[0]),
        .I3(up_xfer_count_reg[1]),
        .I4(up_xfer_count_reg[2]),
        .I5(up_xfer_count_reg[4]),
        .O(p_0_in__4[5]));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_count_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_0_in__4[0]),
        .Q(up_xfer_count_reg[0]),
        .R(s_axi_aresetn_0));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_count_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_0_in__4[1]),
        .Q(up_xfer_count_reg[1]),
        .R(s_axi_aresetn_0));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_count_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_0_in__4[2]),
        .Q(up_xfer_count_reg[2]),
        .R(s_axi_aresetn_0));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_count_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_0_in__4[3]),
        .Q(up_xfer_count_reg[3]),
        .R(s_axi_aresetn_0));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_count_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_0_in__4[4]),
        .Q(up_xfer_count_reg[4]),
        .R(s_axi_aresetn_0));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_count_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_0_in__4[5]),
        .Q(up_xfer_count_reg[5]),
        .R(s_axi_aresetn_0));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[0] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1__8_n_0),
        .D(D[0]),
        .Q(up_xfer_data[0]),
        .R(s_axi_aresetn_0));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[10] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1__8_n_0),
        .D(D[10]),
        .Q(up_xfer_data[10]),
        .R(s_axi_aresetn_0));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[11] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1__8_n_0),
        .D(D[11]),
        .Q(up_xfer_data[11]),
        .R(s_axi_aresetn_0));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[12] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1__8_n_0),
        .D(D[12]),
        .Q(up_xfer_data[12]),
        .R(s_axi_aresetn_0));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[13] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1__8_n_0),
        .D(D[13]),
        .Q(up_xfer_data[13]),
        .R(s_axi_aresetn_0));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[14] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1__8_n_0),
        .D(D[14]),
        .Q(up_xfer_data[14]),
        .R(s_axi_aresetn_0));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[15] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1__8_n_0),
        .D(D[15]),
        .Q(up_xfer_data[15]),
        .R(s_axi_aresetn_0));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[17] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1__8_n_0),
        .D(D[16]),
        .Q(up_xfer_data[17]),
        .R(s_axi_aresetn_0));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[1] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1__8_n_0),
        .D(D[1]),
        .Q(up_xfer_data[1]),
        .R(s_axi_aresetn_0));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[21] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1__8_n_0),
        .D(D[17]),
        .Q(up_xfer_data[21]),
        .R(s_axi_aresetn_0));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[22] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1__8_n_0),
        .D(D[18]),
        .Q(up_xfer_data[22]),
        .R(s_axi_aresetn_0));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[2] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1__8_n_0),
        .D(D[2]),
        .Q(up_xfer_data[2]),
        .R(s_axi_aresetn_0));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[3] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1__8_n_0),
        .D(D[3]),
        .Q(up_xfer_data[3]),
        .R(s_axi_aresetn_0));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[4] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1__8_n_0),
        .D(D[4]),
        .Q(up_xfer_data[4]),
        .R(s_axi_aresetn_0));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[5] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1__8_n_0),
        .D(D[5]),
        .Q(up_xfer_data[5]),
        .R(s_axi_aresetn_0));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[6] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1__8_n_0),
        .D(D[6]),
        .Q(up_xfer_data[6]),
        .R(s_axi_aresetn_0));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[7] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1__8_n_0),
        .D(D[7]),
        .Q(up_xfer_data[7]),
        .R(s_axi_aresetn_0));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[8] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1__8_n_0),
        .D(D[8]),
        .Q(up_xfer_data[8]),
        .R(s_axi_aresetn_0));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[9] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1__8_n_0),
        .D(D[9]),
        .Q(up_xfer_data[9]),
        .R(s_axi_aresetn_0));
  FDRE #(
    .INIT(1'b0)) 
    up_xfer_done_int_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(up_xfer_toggle_i_1__8_n_0),
        .Q(up_xfer_done_s),
        .R(s_axi_aresetn_0));
  (* ASYNC_REG *) 
  FDRE #(
    .INIT(1'b0)) 
    up_xfer_state_m1_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(d_xfer_toggle),
        .Q(up_xfer_state_m1),
        .R(s_axi_aresetn_0));
  (* ASYNC_REG *) 
  FDRE #(
    .INIT(1'b0)) 
    up_xfer_state_m2_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(up_xfer_state_m1),
        .Q(up_xfer_state_m2),
        .R(s_axi_aresetn_0));
  (* ASYNC_REG *) 
  FDRE #(
    .INIT(1'b0)) 
    up_xfer_state_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(up_xfer_state_m2),
        .Q(up_xfer_state),
        .R(s_axi_aresetn_0));
  LUT3 #(
    .INIT(8'h09)) 
    up_xfer_toggle_i_1__8
       (.I0(up_xfer_toggle),
        .I1(up_xfer_state),
        .I2(up_xfer_toggle_i_3_n_0),
        .O(up_xfer_toggle_i_1__8_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    up_xfer_toggle_i_2__0
       (.I0(up_xfer_toggle),
        .O(p_2_in));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEFF)) 
    up_xfer_toggle_i_3
       (.I0(up_xfer_count_reg[2]),
        .I1(up_xfer_count_reg[3]),
        .I2(up_xfer_count_reg[1]),
        .I3(up_xfer_count_reg[0]),
        .I4(up_xfer_count_reg[5]),
        .I5(up_xfer_count_reg[4]),
        .O(up_xfer_toggle_i_3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    up_xfer_toggle_reg
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1__8_n_0),
        .D(p_2_in),
        .Q(up_xfer_toggle),
        .R(s_axi_aresetn_0));
endmodule

(* ORIG_REF_NAME = "up_xfer_cntrl" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_xfer_cntrl__xdcDup__1
   (\d_data_cntrl_int_reg[75]_0 ,
    \adc_pn1_data_in_reg[23] ,
    \adc_pn1_data_pn_reg[23] ,
    adc_pn1_valid_in_reg,
    adc_enable_i0,
    p_0_in_14,
    s_axi_aclk,
    clk,
    AR,
    \data_int_reg[11] ,
    \data_int_reg[11]_0 ,
    Q,
    adc_pn0_data_in,
    \adc_pn_data_pn_reg[23] ,
    \adc_pn_data_pn_reg[15] ,
    adc_pn1_valid_in,
    adc_pn_valid_in_reg,
    D);
  output [12:0]\d_data_cntrl_int_reg[75]_0 ;
  output [23:0]\adc_pn1_data_in_reg[23] ;
  output [23:0]\adc_pn1_data_pn_reg[23] ;
  output adc_pn1_valid_in_reg;
  output adc_enable_i0;
  input p_0_in_14;
  input s_axi_aclk;
  input clk;
  input [0:0]AR;
  input [11:0]\data_int_reg[11] ;
  input [11:0]\data_int_reg[11]_0 ;
  input [23:0]Q;
  input [15:0]adc_pn0_data_in;
  input [23:0]\adc_pn_data_pn_reg[23] ;
  input [15:0]\adc_pn_data_pn_reg[15] ;
  input adc_pn1_valid_in;
  input adc_pn_valid_in_reg;
  input [11:0]D;

  wire [0:0]AR;
  wire [11:0]D;
  wire [23:0]Q;
  wire adc_dfmt_enable_s;
  wire adc_dfmt_se_s;
  wire adc_dfmt_type_s;
  wire adc_enable_i0;
  wire [15:0]adc_pn0_data_in;
  wire [23:0]\adc_pn1_data_in_reg[23] ;
  wire [23:0]\adc_pn1_data_pn_reg[23] ;
  wire adc_pn1_valid_in;
  wire adc_pn1_valid_in_reg;
  wire [15:0]\adc_pn_data_pn_reg[15] ;
  wire [23:0]\adc_pn_data_pn_reg[23] ;
  wire adc_pn_valid_in_reg;
  wire [3:0]adc_pnseq_sel_s;
  wire clk;
  wire [12:0]\d_data_cntrl_int_reg[75]_0 ;
  wire \d_data_cntrl_int_reg_n_0_[0] ;
  wire \d_data_cntrl_int_reg_n_0_[1] ;
  wire \d_data_cntrl_int_reg_n_0_[2] ;
  wire \d_data_cntrl_int_reg_n_0_[3] ;
  wire d_xfer_toggle;
  wire d_xfer_toggle_m1;
  wire d_xfer_toggle_m2;
  wire d_xfer_toggle_m3;
  wire d_xfer_toggle_s;
  wire \data_int[15]_i_2_n_0 ;
  wire [11:0]\data_int_reg[11] ;
  wire [11:0]\data_int_reg[11]_0 ;
  wire p_0_in_14;
  wire [5:0]p_0_in__0;
  wire p_2_in;
  wire s_axi_aclk;
  wire [5:0]up_xfer_count_reg;
  wire [75:0]up_xfer_data;
  wire \up_xfer_data[75]_i_1_n_0 ;
  wire \up_xfer_data[75]_i_2_n_0 ;
  wire up_xfer_state;
  wire up_xfer_state_m1;
  wire up_xfer_state_m2;
  wire up_xfer_toggle;

  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \adc_pn_data_in[0]_i_1__2 
       (.I0(Q[0]),
        .I1(adc_pnseq_sel_s[2]),
        .I2(adc_pnseq_sel_s[1]),
        .I3(adc_pnseq_sel_s[3]),
        .I4(adc_pnseq_sel_s[0]),
        .I5(adc_pn0_data_in[0]),
        .O(\adc_pn1_data_in_reg[23] [0]));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \adc_pn_data_in[10]_i_1__2 
       (.I0(Q[10]),
        .I1(adc_pnseq_sel_s[2]),
        .I2(adc_pnseq_sel_s[1]),
        .I3(adc_pnseq_sel_s[3]),
        .I4(adc_pnseq_sel_s[0]),
        .I5(adc_pn0_data_in[10]),
        .O(\adc_pn1_data_in_reg[23] [10]));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \adc_pn_data_in[11]_i_1__2 
       (.I0(Q[11]),
        .I1(adc_pnseq_sel_s[2]),
        .I2(adc_pnseq_sel_s[1]),
        .I3(adc_pnseq_sel_s[3]),
        .I4(adc_pnseq_sel_s[0]),
        .I5(adc_pn0_data_in[11]),
        .O(\adc_pn1_data_in_reg[23] [11]));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \adc_pn_data_in[12]_i_1__2 
       (.I0(Q[12]),
        .I1(adc_pnseq_sel_s[2]),
        .I2(adc_pnseq_sel_s[1]),
        .I3(adc_pnseq_sel_s[3]),
        .I4(adc_pnseq_sel_s[0]),
        .I5(adc_pn0_data_in[12]),
        .O(\adc_pn1_data_in_reg[23] [12]));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \adc_pn_data_in[13]_i_1__2 
       (.I0(Q[13]),
        .I1(adc_pnseq_sel_s[2]),
        .I2(adc_pnseq_sel_s[1]),
        .I3(adc_pnseq_sel_s[3]),
        .I4(adc_pnseq_sel_s[0]),
        .I5(adc_pn0_data_in[13]),
        .O(\adc_pn1_data_in_reg[23] [13]));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \adc_pn_data_in[14]_i_1__2 
       (.I0(Q[14]),
        .I1(adc_pnseq_sel_s[2]),
        .I2(adc_pnseq_sel_s[1]),
        .I3(adc_pnseq_sel_s[3]),
        .I4(adc_pnseq_sel_s[0]),
        .I5(adc_pn0_data_in[14]),
        .O(\adc_pn1_data_in_reg[23] [14]));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \adc_pn_data_in[15]_i_1__2 
       (.I0(Q[15]),
        .I1(adc_pnseq_sel_s[2]),
        .I2(adc_pnseq_sel_s[1]),
        .I3(adc_pnseq_sel_s[3]),
        .I4(adc_pnseq_sel_s[0]),
        .I5(adc_pn0_data_in[15]),
        .O(\adc_pn1_data_in_reg[23] [15]));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \adc_pn_data_in[16]_i_1__2 
       (.I0(Q[16]),
        .I1(adc_pnseq_sel_s[2]),
        .I2(adc_pnseq_sel_s[1]),
        .I3(adc_pnseq_sel_s[3]),
        .I4(adc_pnseq_sel_s[0]),
        .I5(adc_pn0_data_in[0]),
        .O(\adc_pn1_data_in_reg[23] [16]));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \adc_pn_data_in[17]_i_1__2 
       (.I0(Q[17]),
        .I1(adc_pnseq_sel_s[2]),
        .I2(adc_pnseq_sel_s[1]),
        .I3(adc_pnseq_sel_s[3]),
        .I4(adc_pnseq_sel_s[0]),
        .I5(adc_pn0_data_in[1]),
        .O(\adc_pn1_data_in_reg[23] [17]));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \adc_pn_data_in[18]_i_1__2 
       (.I0(Q[18]),
        .I1(adc_pnseq_sel_s[2]),
        .I2(adc_pnseq_sel_s[1]),
        .I3(adc_pnseq_sel_s[3]),
        .I4(adc_pnseq_sel_s[0]),
        .I5(adc_pn0_data_in[2]),
        .O(\adc_pn1_data_in_reg[23] [18]));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \adc_pn_data_in[19]_i_1__2 
       (.I0(Q[19]),
        .I1(adc_pnseq_sel_s[2]),
        .I2(adc_pnseq_sel_s[1]),
        .I3(adc_pnseq_sel_s[3]),
        .I4(adc_pnseq_sel_s[0]),
        .I5(adc_pn0_data_in[3]),
        .O(\adc_pn1_data_in_reg[23] [19]));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \adc_pn_data_in[1]_i_1__2 
       (.I0(Q[1]),
        .I1(adc_pnseq_sel_s[2]),
        .I2(adc_pnseq_sel_s[1]),
        .I3(adc_pnseq_sel_s[3]),
        .I4(adc_pnseq_sel_s[0]),
        .I5(adc_pn0_data_in[1]),
        .O(\adc_pn1_data_in_reg[23] [1]));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \adc_pn_data_in[20]_i_1__2 
       (.I0(Q[20]),
        .I1(adc_pnseq_sel_s[2]),
        .I2(adc_pnseq_sel_s[1]),
        .I3(adc_pnseq_sel_s[3]),
        .I4(adc_pnseq_sel_s[0]),
        .I5(adc_pn0_data_in[4]),
        .O(\adc_pn1_data_in_reg[23] [20]));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \adc_pn_data_in[21]_i_1__2 
       (.I0(Q[21]),
        .I1(adc_pnseq_sel_s[2]),
        .I2(adc_pnseq_sel_s[1]),
        .I3(adc_pnseq_sel_s[3]),
        .I4(adc_pnseq_sel_s[0]),
        .I5(adc_pn0_data_in[5]),
        .O(\adc_pn1_data_in_reg[23] [21]));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \adc_pn_data_in[22]_i_1__2 
       (.I0(Q[22]),
        .I1(adc_pnseq_sel_s[2]),
        .I2(adc_pnseq_sel_s[1]),
        .I3(adc_pnseq_sel_s[3]),
        .I4(adc_pnseq_sel_s[0]),
        .I5(adc_pn0_data_in[6]),
        .O(\adc_pn1_data_in_reg[23] [22]));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \adc_pn_data_in[23]_i_1__2 
       (.I0(Q[23]),
        .I1(adc_pnseq_sel_s[2]),
        .I2(adc_pnseq_sel_s[1]),
        .I3(adc_pnseq_sel_s[3]),
        .I4(adc_pnseq_sel_s[0]),
        .I5(adc_pn0_data_in[7]),
        .O(\adc_pn1_data_in_reg[23] [23]));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \adc_pn_data_in[2]_i_1__2 
       (.I0(Q[2]),
        .I1(adc_pnseq_sel_s[2]),
        .I2(adc_pnseq_sel_s[1]),
        .I3(adc_pnseq_sel_s[3]),
        .I4(adc_pnseq_sel_s[0]),
        .I5(adc_pn0_data_in[2]),
        .O(\adc_pn1_data_in_reg[23] [2]));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \adc_pn_data_in[3]_i_1__2 
       (.I0(Q[3]),
        .I1(adc_pnseq_sel_s[2]),
        .I2(adc_pnseq_sel_s[1]),
        .I3(adc_pnseq_sel_s[3]),
        .I4(adc_pnseq_sel_s[0]),
        .I5(adc_pn0_data_in[3]),
        .O(\adc_pn1_data_in_reg[23] [3]));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \adc_pn_data_in[4]_i_1__2 
       (.I0(Q[4]),
        .I1(adc_pnseq_sel_s[2]),
        .I2(adc_pnseq_sel_s[1]),
        .I3(adc_pnseq_sel_s[3]),
        .I4(adc_pnseq_sel_s[0]),
        .I5(adc_pn0_data_in[4]),
        .O(\adc_pn1_data_in_reg[23] [4]));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \adc_pn_data_in[5]_i_1__2 
       (.I0(Q[5]),
        .I1(adc_pnseq_sel_s[2]),
        .I2(adc_pnseq_sel_s[1]),
        .I3(adc_pnseq_sel_s[3]),
        .I4(adc_pnseq_sel_s[0]),
        .I5(adc_pn0_data_in[5]),
        .O(\adc_pn1_data_in_reg[23] [5]));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \adc_pn_data_in[6]_i_1__2 
       (.I0(Q[6]),
        .I1(adc_pnseq_sel_s[2]),
        .I2(adc_pnseq_sel_s[1]),
        .I3(adc_pnseq_sel_s[3]),
        .I4(adc_pnseq_sel_s[0]),
        .I5(adc_pn0_data_in[6]),
        .O(\adc_pn1_data_in_reg[23] [6]));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \adc_pn_data_in[7]_i_1__2 
       (.I0(Q[7]),
        .I1(adc_pnseq_sel_s[2]),
        .I2(adc_pnseq_sel_s[1]),
        .I3(adc_pnseq_sel_s[3]),
        .I4(adc_pnseq_sel_s[0]),
        .I5(adc_pn0_data_in[7]),
        .O(\adc_pn1_data_in_reg[23] [7]));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \adc_pn_data_in[8]_i_1__2 
       (.I0(Q[8]),
        .I1(adc_pnseq_sel_s[2]),
        .I2(adc_pnseq_sel_s[1]),
        .I3(adc_pnseq_sel_s[3]),
        .I4(adc_pnseq_sel_s[0]),
        .I5(adc_pn0_data_in[8]),
        .O(\adc_pn1_data_in_reg[23] [8]));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \adc_pn_data_in[9]_i_1__2 
       (.I0(Q[9]),
        .I1(adc_pnseq_sel_s[2]),
        .I2(adc_pnseq_sel_s[1]),
        .I3(adc_pnseq_sel_s[3]),
        .I4(adc_pnseq_sel_s[0]),
        .I5(adc_pn0_data_in[9]),
        .O(\adc_pn1_data_in_reg[23] [9]));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \adc_pn_data_pn[0]_i_1__2 
       (.I0(\adc_pn_data_pn_reg[23] [0]),
        .I1(adc_pnseq_sel_s[2]),
        .I2(adc_pnseq_sel_s[1]),
        .I3(adc_pnseq_sel_s[3]),
        .I4(adc_pnseq_sel_s[0]),
        .I5(\adc_pn_data_pn_reg[15] [0]),
        .O(\adc_pn1_data_pn_reg[23] [0]));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \adc_pn_data_pn[10]_i_1__2 
       (.I0(\adc_pn_data_pn_reg[23] [10]),
        .I1(adc_pnseq_sel_s[2]),
        .I2(adc_pnseq_sel_s[1]),
        .I3(adc_pnseq_sel_s[3]),
        .I4(adc_pnseq_sel_s[0]),
        .I5(\adc_pn_data_pn_reg[15] [10]),
        .O(\adc_pn1_data_pn_reg[23] [10]));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \adc_pn_data_pn[11]_i_1__2 
       (.I0(\adc_pn_data_pn_reg[23] [11]),
        .I1(adc_pnseq_sel_s[2]),
        .I2(adc_pnseq_sel_s[1]),
        .I3(adc_pnseq_sel_s[3]),
        .I4(adc_pnseq_sel_s[0]),
        .I5(\adc_pn_data_pn_reg[15] [11]),
        .O(\adc_pn1_data_pn_reg[23] [11]));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \adc_pn_data_pn[12]_i_1__2 
       (.I0(\adc_pn_data_pn_reg[23] [12]),
        .I1(adc_pnseq_sel_s[2]),
        .I2(adc_pnseq_sel_s[1]),
        .I3(adc_pnseq_sel_s[3]),
        .I4(adc_pnseq_sel_s[0]),
        .I5(\adc_pn_data_pn_reg[15] [12]),
        .O(\adc_pn1_data_pn_reg[23] [12]));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \adc_pn_data_pn[13]_i_1__2 
       (.I0(\adc_pn_data_pn_reg[23] [13]),
        .I1(adc_pnseq_sel_s[2]),
        .I2(adc_pnseq_sel_s[1]),
        .I3(adc_pnseq_sel_s[3]),
        .I4(adc_pnseq_sel_s[0]),
        .I5(\adc_pn_data_pn_reg[15] [13]),
        .O(\adc_pn1_data_pn_reg[23] [13]));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \adc_pn_data_pn[14]_i_1__2 
       (.I0(\adc_pn_data_pn_reg[23] [14]),
        .I1(adc_pnseq_sel_s[2]),
        .I2(adc_pnseq_sel_s[1]),
        .I3(adc_pnseq_sel_s[3]),
        .I4(adc_pnseq_sel_s[0]),
        .I5(\adc_pn_data_pn_reg[15] [14]),
        .O(\adc_pn1_data_pn_reg[23] [14]));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \adc_pn_data_pn[15]_i_1__2 
       (.I0(\adc_pn_data_pn_reg[23] [15]),
        .I1(adc_pnseq_sel_s[2]),
        .I2(adc_pnseq_sel_s[1]),
        .I3(adc_pnseq_sel_s[3]),
        .I4(adc_pnseq_sel_s[0]),
        .I5(\adc_pn_data_pn_reg[15] [15]),
        .O(\adc_pn1_data_pn_reg[23] [15]));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \adc_pn_data_pn[16]_i_1__2 
       (.I0(\adc_pn_data_pn_reg[23] [16]),
        .I1(adc_pnseq_sel_s[2]),
        .I2(adc_pnseq_sel_s[1]),
        .I3(adc_pnseq_sel_s[3]),
        .I4(adc_pnseq_sel_s[0]),
        .I5(\adc_pn_data_pn_reg[15] [0]),
        .O(\adc_pn1_data_pn_reg[23] [16]));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \adc_pn_data_pn[17]_i_1__2 
       (.I0(\adc_pn_data_pn_reg[23] [17]),
        .I1(adc_pnseq_sel_s[2]),
        .I2(adc_pnseq_sel_s[1]),
        .I3(adc_pnseq_sel_s[3]),
        .I4(adc_pnseq_sel_s[0]),
        .I5(\adc_pn_data_pn_reg[15] [1]),
        .O(\adc_pn1_data_pn_reg[23] [17]));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \adc_pn_data_pn[18]_i_1__2 
       (.I0(\adc_pn_data_pn_reg[23] [18]),
        .I1(adc_pnseq_sel_s[2]),
        .I2(adc_pnseq_sel_s[1]),
        .I3(adc_pnseq_sel_s[3]),
        .I4(adc_pnseq_sel_s[0]),
        .I5(\adc_pn_data_pn_reg[15] [2]),
        .O(\adc_pn1_data_pn_reg[23] [18]));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \adc_pn_data_pn[19]_i_1__2 
       (.I0(\adc_pn_data_pn_reg[23] [19]),
        .I1(adc_pnseq_sel_s[2]),
        .I2(adc_pnseq_sel_s[1]),
        .I3(adc_pnseq_sel_s[3]),
        .I4(adc_pnseq_sel_s[0]),
        .I5(\adc_pn_data_pn_reg[15] [3]),
        .O(\adc_pn1_data_pn_reg[23] [19]));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \adc_pn_data_pn[1]_i_1__2 
       (.I0(\adc_pn_data_pn_reg[23] [1]),
        .I1(adc_pnseq_sel_s[2]),
        .I2(adc_pnseq_sel_s[1]),
        .I3(adc_pnseq_sel_s[3]),
        .I4(adc_pnseq_sel_s[0]),
        .I5(\adc_pn_data_pn_reg[15] [1]),
        .O(\adc_pn1_data_pn_reg[23] [1]));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \adc_pn_data_pn[20]_i_1__2 
       (.I0(\adc_pn_data_pn_reg[23] [20]),
        .I1(adc_pnseq_sel_s[2]),
        .I2(adc_pnseq_sel_s[1]),
        .I3(adc_pnseq_sel_s[3]),
        .I4(adc_pnseq_sel_s[0]),
        .I5(\adc_pn_data_pn_reg[15] [4]),
        .O(\adc_pn1_data_pn_reg[23] [20]));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \adc_pn_data_pn[21]_i_1__2 
       (.I0(\adc_pn_data_pn_reg[23] [21]),
        .I1(adc_pnseq_sel_s[2]),
        .I2(adc_pnseq_sel_s[1]),
        .I3(adc_pnseq_sel_s[3]),
        .I4(adc_pnseq_sel_s[0]),
        .I5(\adc_pn_data_pn_reg[15] [5]),
        .O(\adc_pn1_data_pn_reg[23] [21]));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \adc_pn_data_pn[22]_i_1__2 
       (.I0(\adc_pn_data_pn_reg[23] [22]),
        .I1(adc_pnseq_sel_s[2]),
        .I2(adc_pnseq_sel_s[1]),
        .I3(adc_pnseq_sel_s[3]),
        .I4(adc_pnseq_sel_s[0]),
        .I5(\adc_pn_data_pn_reg[15] [6]),
        .O(\adc_pn1_data_pn_reg[23] [22]));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \adc_pn_data_pn[23]_i_1__2 
       (.I0(\adc_pn_data_pn_reg[23] [23]),
        .I1(adc_pnseq_sel_s[2]),
        .I2(adc_pnseq_sel_s[1]),
        .I3(adc_pnseq_sel_s[3]),
        .I4(adc_pnseq_sel_s[0]),
        .I5(\adc_pn_data_pn_reg[15] [7]),
        .O(\adc_pn1_data_pn_reg[23] [23]));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \adc_pn_data_pn[2]_i_1__2 
       (.I0(\adc_pn_data_pn_reg[23] [2]),
        .I1(adc_pnseq_sel_s[2]),
        .I2(adc_pnseq_sel_s[1]),
        .I3(adc_pnseq_sel_s[3]),
        .I4(adc_pnseq_sel_s[0]),
        .I5(\adc_pn_data_pn_reg[15] [2]),
        .O(\adc_pn1_data_pn_reg[23] [2]));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \adc_pn_data_pn[3]_i_1__2 
       (.I0(\adc_pn_data_pn_reg[23] [3]),
        .I1(adc_pnseq_sel_s[2]),
        .I2(adc_pnseq_sel_s[1]),
        .I3(adc_pnseq_sel_s[3]),
        .I4(adc_pnseq_sel_s[0]),
        .I5(\adc_pn_data_pn_reg[15] [3]),
        .O(\adc_pn1_data_pn_reg[23] [3]));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \adc_pn_data_pn[4]_i_1__2 
       (.I0(\adc_pn_data_pn_reg[23] [4]),
        .I1(adc_pnseq_sel_s[2]),
        .I2(adc_pnseq_sel_s[1]),
        .I3(adc_pnseq_sel_s[3]),
        .I4(adc_pnseq_sel_s[0]),
        .I5(\adc_pn_data_pn_reg[15] [4]),
        .O(\adc_pn1_data_pn_reg[23] [4]));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \adc_pn_data_pn[5]_i_1__2 
       (.I0(\adc_pn_data_pn_reg[23] [5]),
        .I1(adc_pnseq_sel_s[2]),
        .I2(adc_pnseq_sel_s[1]),
        .I3(adc_pnseq_sel_s[3]),
        .I4(adc_pnseq_sel_s[0]),
        .I5(\adc_pn_data_pn_reg[15] [5]),
        .O(\adc_pn1_data_pn_reg[23] [5]));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \adc_pn_data_pn[6]_i_1__2 
       (.I0(\adc_pn_data_pn_reg[23] [6]),
        .I1(adc_pnseq_sel_s[2]),
        .I2(adc_pnseq_sel_s[1]),
        .I3(adc_pnseq_sel_s[3]),
        .I4(adc_pnseq_sel_s[0]),
        .I5(\adc_pn_data_pn_reg[15] [6]),
        .O(\adc_pn1_data_pn_reg[23] [6]));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \adc_pn_data_pn[7]_i_1__2 
       (.I0(\adc_pn_data_pn_reg[23] [7]),
        .I1(adc_pnseq_sel_s[2]),
        .I2(adc_pnseq_sel_s[1]),
        .I3(adc_pnseq_sel_s[3]),
        .I4(adc_pnseq_sel_s[0]),
        .I5(\adc_pn_data_pn_reg[15] [7]),
        .O(\adc_pn1_data_pn_reg[23] [7]));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \adc_pn_data_pn[8]_i_1__2 
       (.I0(\adc_pn_data_pn_reg[23] [8]),
        .I1(adc_pnseq_sel_s[2]),
        .I2(adc_pnseq_sel_s[1]),
        .I3(adc_pnseq_sel_s[3]),
        .I4(adc_pnseq_sel_s[0]),
        .I5(\adc_pn_data_pn_reg[15] [8]),
        .O(\adc_pn1_data_pn_reg[23] [8]));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \adc_pn_data_pn[9]_i_1__2 
       (.I0(\adc_pn_data_pn_reg[23] [9]),
        .I1(adc_pnseq_sel_s[2]),
        .I2(adc_pnseq_sel_s[1]),
        .I3(adc_pnseq_sel_s[3]),
        .I4(adc_pnseq_sel_s[0]),
        .I5(\adc_pn_data_pn_reg[15] [9]),
        .O(\adc_pn1_data_pn_reg[23] [9]));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    adc_pn_valid_in_i_1__2
       (.I0(adc_pn1_valid_in),
        .I1(adc_pnseq_sel_s[2]),
        .I2(adc_pnseq_sel_s[1]),
        .I3(adc_pnseq_sel_s[3]),
        .I4(adc_pnseq_sel_s[0]),
        .I5(adc_pn_valid_in_reg),
        .O(adc_pn1_valid_in_reg));
  LUT2 #(
    .INIT(4'h6)) 
    \d_data_cntrl_int[72]_i_1 
       (.I0(d_xfer_toggle_m2),
        .I1(d_xfer_toggle_m3),
        .O(d_xfer_toggle_s));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_int_reg[0] 
       (.C(clk),
        .CE(d_xfer_toggle_s),
        .CLR(AR),
        .D(up_xfer_data[0]),
        .Q(\d_data_cntrl_int_reg_n_0_[0] ));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_int_reg[1] 
       (.C(clk),
        .CE(d_xfer_toggle_s),
        .CLR(AR),
        .D(up_xfer_data[1]),
        .Q(\d_data_cntrl_int_reg_n_0_[1] ));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_int_reg[2] 
       (.C(clk),
        .CE(d_xfer_toggle_s),
        .CLR(AR),
        .D(up_xfer_data[2]),
        .Q(\d_data_cntrl_int_reg_n_0_[2] ));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_int_reg[3] 
       (.C(clk),
        .CE(d_xfer_toggle_s),
        .CLR(AR),
        .D(up_xfer_data[3]),
        .Q(\d_data_cntrl_int_reg_n_0_[3] ));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_int_reg[4] 
       (.C(clk),
        .CE(d_xfer_toggle_s),
        .CLR(AR),
        .D(up_xfer_data[4]),
        .Q(adc_pnseq_sel_s[0]));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_int_reg[5] 
       (.C(clk),
        .CE(d_xfer_toggle_s),
        .CLR(AR),
        .D(up_xfer_data[5]),
        .Q(adc_pnseq_sel_s[1]));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_int_reg[6] 
       (.C(clk),
        .CE(d_xfer_toggle_s),
        .CLR(AR),
        .D(up_xfer_data[6]),
        .Q(adc_pnseq_sel_s[2]));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_int_reg[72] 
       (.C(clk),
        .CE(d_xfer_toggle_s),
        .CLR(AR),
        .D(up_xfer_data[72]),
        .Q(adc_enable_i0));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_int_reg[73] 
       (.C(clk),
        .CE(d_xfer_toggle_s),
        .CLR(AR),
        .D(up_xfer_data[73]),
        .Q(adc_dfmt_enable_s));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_int_reg[74] 
       (.C(clk),
        .CE(d_xfer_toggle_s),
        .CLR(AR),
        .D(up_xfer_data[74]),
        .Q(adc_dfmt_type_s));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_int_reg[75] 
       (.C(clk),
        .CE(d_xfer_toggle_s),
        .CLR(AR),
        .D(up_xfer_data[75]),
        .Q(adc_dfmt_se_s));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_int_reg[7] 
       (.C(clk),
        .CE(d_xfer_toggle_s),
        .CLR(AR),
        .D(up_xfer_data[7]),
        .Q(adc_pnseq_sel_s[3]));
  (* ASYNC_REG *) 
  FDCE #(
    .INIT(1'b0)) 
    d_xfer_toggle_m1_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(AR),
        .D(up_xfer_toggle),
        .Q(d_xfer_toggle_m1));
  (* ASYNC_REG *) 
  FDCE #(
    .INIT(1'b0)) 
    d_xfer_toggle_m2_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(AR),
        .D(d_xfer_toggle_m1),
        .Q(d_xfer_toggle_m2));
  (* ASYNC_REG *) 
  FDCE #(
    .INIT(1'b0)) 
    d_xfer_toggle_m3_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(AR),
        .D(d_xfer_toggle_m2),
        .Q(d_xfer_toggle_m3));
  FDCE #(
    .INIT(1'b0)) 
    d_xfer_toggle_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(AR),
        .D(d_xfer_toggle_m3),
        .Q(d_xfer_toggle));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000002)) 
    \data_int[0]_i_1 
       (.I0(\data_int_reg[11]_0 [0]),
        .I1(\d_data_cntrl_int_reg_n_0_[1] ),
        .I2(\d_data_cntrl_int_reg_n_0_[0] ),
        .I3(\d_data_cntrl_int_reg_n_0_[3] ),
        .I4(\d_data_cntrl_int_reg_n_0_[2] ),
        .I5(\data_int_reg[11] [0]),
        .O(\d_data_cntrl_int_reg[75]_0 [0]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000002)) 
    \data_int[10]_i_1 
       (.I0(\data_int_reg[11]_0 [10]),
        .I1(\d_data_cntrl_int_reg_n_0_[1] ),
        .I2(\d_data_cntrl_int_reg_n_0_[0] ),
        .I3(\d_data_cntrl_int_reg_n_0_[3] ),
        .I4(\d_data_cntrl_int_reg_n_0_[2] ),
        .I5(\data_int_reg[11] [10]),
        .O(\d_data_cntrl_int_reg[75]_0 [10]));
  LUT5 #(
    .INIT(32'h1DE2E2E2)) 
    \data_int[11]_i_1 
       (.I0(\data_int_reg[11] [11]),
        .I1(\data_int[15]_i_2_n_0 ),
        .I2(\data_int_reg[11]_0 [11]),
        .I3(adc_dfmt_type_s),
        .I4(adc_dfmt_enable_s),
        .O(\d_data_cntrl_int_reg[75]_0 [11]));
  LUT6 #(
    .INIT(64'h02A2A80800000000)) 
    \data_int[15]_i_1 
       (.I0(adc_dfmt_se_s),
        .I1(\data_int_reg[11] [11]),
        .I2(\data_int[15]_i_2_n_0 ),
        .I3(\data_int_reg[11]_0 [11]),
        .I4(adc_dfmt_type_s),
        .I5(adc_dfmt_enable_s),
        .O(\d_data_cntrl_int_reg[75]_0 [12]));
  LUT4 #(
    .INIT(16'h0001)) 
    \data_int[15]_i_2 
       (.I0(\d_data_cntrl_int_reg_n_0_[1] ),
        .I1(\d_data_cntrl_int_reg_n_0_[0] ),
        .I2(\d_data_cntrl_int_reg_n_0_[3] ),
        .I3(\d_data_cntrl_int_reg_n_0_[2] ),
        .O(\data_int[15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000002)) 
    \data_int[1]_i_1 
       (.I0(\data_int_reg[11]_0 [1]),
        .I1(\d_data_cntrl_int_reg_n_0_[1] ),
        .I2(\d_data_cntrl_int_reg_n_0_[0] ),
        .I3(\d_data_cntrl_int_reg_n_0_[3] ),
        .I4(\d_data_cntrl_int_reg_n_0_[2] ),
        .I5(\data_int_reg[11] [1]),
        .O(\d_data_cntrl_int_reg[75]_0 [1]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000002)) 
    \data_int[2]_i_1 
       (.I0(\data_int_reg[11]_0 [2]),
        .I1(\d_data_cntrl_int_reg_n_0_[1] ),
        .I2(\d_data_cntrl_int_reg_n_0_[0] ),
        .I3(\d_data_cntrl_int_reg_n_0_[3] ),
        .I4(\d_data_cntrl_int_reg_n_0_[2] ),
        .I5(\data_int_reg[11] [2]),
        .O(\d_data_cntrl_int_reg[75]_0 [2]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000002)) 
    \data_int[3]_i_1 
       (.I0(\data_int_reg[11]_0 [3]),
        .I1(\d_data_cntrl_int_reg_n_0_[1] ),
        .I2(\d_data_cntrl_int_reg_n_0_[0] ),
        .I3(\d_data_cntrl_int_reg_n_0_[3] ),
        .I4(\d_data_cntrl_int_reg_n_0_[2] ),
        .I5(\data_int_reg[11] [3]),
        .O(\d_data_cntrl_int_reg[75]_0 [3]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000002)) 
    \data_int[4]_i_1 
       (.I0(\data_int_reg[11]_0 [4]),
        .I1(\d_data_cntrl_int_reg_n_0_[1] ),
        .I2(\d_data_cntrl_int_reg_n_0_[0] ),
        .I3(\d_data_cntrl_int_reg_n_0_[3] ),
        .I4(\d_data_cntrl_int_reg_n_0_[2] ),
        .I5(\data_int_reg[11] [4]),
        .O(\d_data_cntrl_int_reg[75]_0 [4]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000002)) 
    \data_int[5]_i_1 
       (.I0(\data_int_reg[11]_0 [5]),
        .I1(\d_data_cntrl_int_reg_n_0_[1] ),
        .I2(\d_data_cntrl_int_reg_n_0_[0] ),
        .I3(\d_data_cntrl_int_reg_n_0_[3] ),
        .I4(\d_data_cntrl_int_reg_n_0_[2] ),
        .I5(\data_int_reg[11] [5]),
        .O(\d_data_cntrl_int_reg[75]_0 [5]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000002)) 
    \data_int[6]_i_1 
       (.I0(\data_int_reg[11]_0 [6]),
        .I1(\d_data_cntrl_int_reg_n_0_[1] ),
        .I2(\d_data_cntrl_int_reg_n_0_[0] ),
        .I3(\d_data_cntrl_int_reg_n_0_[3] ),
        .I4(\d_data_cntrl_int_reg_n_0_[2] ),
        .I5(\data_int_reg[11] [6]),
        .O(\d_data_cntrl_int_reg[75]_0 [6]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000002)) 
    \data_int[7]_i_1 
       (.I0(\data_int_reg[11]_0 [7]),
        .I1(\d_data_cntrl_int_reg_n_0_[1] ),
        .I2(\d_data_cntrl_int_reg_n_0_[0] ),
        .I3(\d_data_cntrl_int_reg_n_0_[3] ),
        .I4(\d_data_cntrl_int_reg_n_0_[2] ),
        .I5(\data_int_reg[11] [7]),
        .O(\d_data_cntrl_int_reg[75]_0 [7]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000002)) 
    \data_int[8]_i_1 
       (.I0(\data_int_reg[11]_0 [8]),
        .I1(\d_data_cntrl_int_reg_n_0_[1] ),
        .I2(\d_data_cntrl_int_reg_n_0_[0] ),
        .I3(\d_data_cntrl_int_reg_n_0_[3] ),
        .I4(\d_data_cntrl_int_reg_n_0_[2] ),
        .I5(\data_int_reg[11] [8]),
        .O(\d_data_cntrl_int_reg[75]_0 [8]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000002)) 
    \data_int[9]_i_1 
       (.I0(\data_int_reg[11]_0 [9]),
        .I1(\d_data_cntrl_int_reg_n_0_[1] ),
        .I2(\d_data_cntrl_int_reg_n_0_[0] ),
        .I3(\d_data_cntrl_int_reg_n_0_[3] ),
        .I4(\d_data_cntrl_int_reg_n_0_[2] ),
        .I5(\data_int_reg[11] [9]),
        .O(\d_data_cntrl_int_reg[75]_0 [9]));
  LUT1 #(
    .INIT(2'h1)) 
    \up_xfer_count[0]_i_1 
       (.I0(up_xfer_count_reg[0]),
        .O(p_0_in__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \up_xfer_count[1]_i_1 
       (.I0(up_xfer_count_reg[0]),
        .I1(up_xfer_count_reg[1]),
        .O(p_0_in__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \up_xfer_count[2]_i_1 
       (.I0(up_xfer_count_reg[1]),
        .I1(up_xfer_count_reg[0]),
        .I2(up_xfer_count_reg[2]),
        .O(p_0_in__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \up_xfer_count[3]_i_1 
       (.I0(up_xfer_count_reg[2]),
        .I1(up_xfer_count_reg[0]),
        .I2(up_xfer_count_reg[1]),
        .I3(up_xfer_count_reg[3]),
        .O(p_0_in__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \up_xfer_count[4]_i_1 
       (.I0(up_xfer_count_reg[3]),
        .I1(up_xfer_count_reg[1]),
        .I2(up_xfer_count_reg[0]),
        .I3(up_xfer_count_reg[2]),
        .I4(up_xfer_count_reg[4]),
        .O(p_0_in__0[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \up_xfer_count[5]_i_1 
       (.I0(up_xfer_count_reg[4]),
        .I1(up_xfer_count_reg[2]),
        .I2(up_xfer_count_reg[0]),
        .I3(up_xfer_count_reg[1]),
        .I4(up_xfer_count_reg[3]),
        .I5(up_xfer_count_reg[5]),
        .O(p_0_in__0[5]));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_count_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_0_in__0[0]),
        .Q(up_xfer_count_reg[0]),
        .R(p_0_in_14));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_count_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_0_in__0[1]),
        .Q(up_xfer_count_reg[1]),
        .R(p_0_in_14));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_count_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_0_in__0[2]),
        .Q(up_xfer_count_reg[2]),
        .R(p_0_in_14));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_count_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_0_in__0[3]),
        .Q(up_xfer_count_reg[3]),
        .R(p_0_in_14));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_count_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_0_in__0[4]),
        .Q(up_xfer_count_reg[4]),
        .R(p_0_in_14));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_count_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_0_in__0[5]),
        .Q(up_xfer_count_reg[5]),
        .R(p_0_in_14));
  LUT3 #(
    .INIT(8'h82)) 
    \up_xfer_data[75]_i_1 
       (.I0(\up_xfer_data[75]_i_2_n_0 ),
        .I1(up_xfer_state),
        .I2(up_xfer_toggle),
        .O(\up_xfer_data[75]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \up_xfer_data[75]_i_2 
       (.I0(up_xfer_count_reg[2]),
        .I1(up_xfer_count_reg[3]),
        .I2(up_xfer_count_reg[0]),
        .I3(up_xfer_count_reg[1]),
        .I4(up_xfer_count_reg[5]),
        .I5(up_xfer_count_reg[4]),
        .O(\up_xfer_data[75]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[0] 
       (.C(s_axi_aclk),
        .CE(\up_xfer_data[75]_i_1_n_0 ),
        .D(D[0]),
        .Q(up_xfer_data[0]),
        .R(p_0_in_14));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[1] 
       (.C(s_axi_aclk),
        .CE(\up_xfer_data[75]_i_1_n_0 ),
        .D(D[1]),
        .Q(up_xfer_data[1]),
        .R(p_0_in_14));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[2] 
       (.C(s_axi_aclk),
        .CE(\up_xfer_data[75]_i_1_n_0 ),
        .D(D[2]),
        .Q(up_xfer_data[2]),
        .R(p_0_in_14));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[3] 
       (.C(s_axi_aclk),
        .CE(\up_xfer_data[75]_i_1_n_0 ),
        .D(D[3]),
        .Q(up_xfer_data[3]),
        .R(p_0_in_14));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[4] 
       (.C(s_axi_aclk),
        .CE(\up_xfer_data[75]_i_1_n_0 ),
        .D(D[4]),
        .Q(up_xfer_data[4]),
        .R(p_0_in_14));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[5] 
       (.C(s_axi_aclk),
        .CE(\up_xfer_data[75]_i_1_n_0 ),
        .D(D[5]),
        .Q(up_xfer_data[5]),
        .R(p_0_in_14));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[6] 
       (.C(s_axi_aclk),
        .CE(\up_xfer_data[75]_i_1_n_0 ),
        .D(D[6]),
        .Q(up_xfer_data[6]),
        .R(p_0_in_14));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[72] 
       (.C(s_axi_aclk),
        .CE(\up_xfer_data[75]_i_1_n_0 ),
        .D(D[8]),
        .Q(up_xfer_data[72]),
        .R(p_0_in_14));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[73] 
       (.C(s_axi_aclk),
        .CE(\up_xfer_data[75]_i_1_n_0 ),
        .D(D[9]),
        .Q(up_xfer_data[73]),
        .R(p_0_in_14));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[74] 
       (.C(s_axi_aclk),
        .CE(\up_xfer_data[75]_i_1_n_0 ),
        .D(D[10]),
        .Q(up_xfer_data[74]),
        .R(p_0_in_14));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[75] 
       (.C(s_axi_aclk),
        .CE(\up_xfer_data[75]_i_1_n_0 ),
        .D(D[11]),
        .Q(up_xfer_data[75]),
        .R(p_0_in_14));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[7] 
       (.C(s_axi_aclk),
        .CE(\up_xfer_data[75]_i_1_n_0 ),
        .D(D[7]),
        .Q(up_xfer_data[7]),
        .R(p_0_in_14));
  (* ASYNC_REG *) 
  FDRE #(
    .INIT(1'b0)) 
    up_xfer_state_m1_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(d_xfer_toggle),
        .Q(up_xfer_state_m1),
        .R(p_0_in_14));
  (* ASYNC_REG *) 
  FDRE #(
    .INIT(1'b0)) 
    up_xfer_state_m2_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(up_xfer_state_m1),
        .Q(up_xfer_state_m2),
        .R(p_0_in_14));
  (* ASYNC_REG *) 
  FDRE #(
    .INIT(1'b0)) 
    up_xfer_state_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(up_xfer_state_m2),
        .Q(up_xfer_state),
        .R(p_0_in_14));
  LUT1 #(
    .INIT(2'h1)) 
    up_xfer_toggle_i_1
       (.I0(up_xfer_toggle),
        .O(p_2_in));
  FDRE #(
    .INIT(1'b0)) 
    up_xfer_toggle_reg
       (.C(s_axi_aclk),
        .CE(\up_xfer_data[75]_i_1_n_0 ),
        .D(p_2_in),
        .Q(up_xfer_toggle),
        .R(p_0_in_14));
endmodule

(* ORIG_REF_NAME = "up_xfer_cntrl" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_xfer_cntrl__xdcDup__2
   (D,
    \adc_pn1_data_in_reg[23] ,
    \adc_pn1_data_pn_reg[23] ,
    adc_pn1_valid_in_reg,
    adc_enable_q0,
    p_0_in_14,
    s_axi_aclk,
    clk,
    AR,
    \data_int_reg[11] ,
    \data_int_reg[11]_0 ,
    Q,
    adc_pn0_data_in,
    \adc_pn_data_pn_reg[23] ,
    \adc_pn_data_pn_reg[15] ,
    adc_pn1_valid_in,
    adc_pn_valid_in_reg,
    \up_xfer_data_reg[75]_0 );
  output [12:0]D;
  output [23:0]\adc_pn1_data_in_reg[23] ;
  output [23:0]\adc_pn1_data_pn_reg[23] ;
  output adc_pn1_valid_in_reg;
  output adc_enable_q0;
  input p_0_in_14;
  input s_axi_aclk;
  input clk;
  input [0:0]AR;
  input [11:0]\data_int_reg[11] ;
  input [11:0]\data_int_reg[11]_0 ;
  input [23:0]Q;
  input [15:0]adc_pn0_data_in;
  input [23:0]\adc_pn_data_pn_reg[23] ;
  input [15:0]\adc_pn_data_pn_reg[15] ;
  input adc_pn1_valid_in;
  input adc_pn_valid_in_reg;
  input [11:0]\up_xfer_data_reg[75]_0 ;

  wire [0:0]AR;
  wire [12:0]D;
  wire [23:0]Q;
  wire adc_dfmt_enable_s;
  wire adc_dfmt_se_s;
  wire adc_dfmt_type_s;
  wire adc_enable_q0;
  wire [15:0]adc_pn0_data_in;
  wire [23:0]\adc_pn1_data_in_reg[23] ;
  wire [23:0]\adc_pn1_data_pn_reg[23] ;
  wire adc_pn1_valid_in;
  wire adc_pn1_valid_in_reg;
  wire [15:0]\adc_pn_data_pn_reg[15] ;
  wire [23:0]\adc_pn_data_pn_reg[23] ;
  wire adc_pn_valid_in_reg;
  wire [3:0]adc_pnseq_sel_s;
  wire clk;
  wire \d_data_cntrl_int_reg_n_0_[0] ;
  wire \d_data_cntrl_int_reg_n_0_[1] ;
  wire \d_data_cntrl_int_reg_n_0_[2] ;
  wire \d_data_cntrl_int_reg_n_0_[3] ;
  wire d_xfer_toggle;
  wire d_xfer_toggle_m1;
  wire d_xfer_toggle_m2;
  wire d_xfer_toggle_m3;
  wire d_xfer_toggle_s;
  wire \data_int[15]_i_2__0_n_0 ;
  wire [11:0]\data_int_reg[11] ;
  wire [11:0]\data_int_reg[11]_0 ;
  wire p_0_in_14;
  wire [5:0]p_0_in__1;
  wire p_2_in;
  wire s_axi_aclk;
  wire [5:0]up_xfer_count_reg;
  wire [75:0]up_xfer_data;
  wire \up_xfer_data[75]_i_1__0_n_0 ;
  wire \up_xfer_data[75]_i_2__0_n_0 ;
  wire [11:0]\up_xfer_data_reg[75]_0 ;
  wire up_xfer_state;
  wire up_xfer_state_m1;
  wire up_xfer_state_m2;
  wire up_xfer_toggle;

  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \adc_pn_data_in[0]_i_1 
       (.I0(Q[0]),
        .I1(adc_pnseq_sel_s[2]),
        .I2(adc_pnseq_sel_s[1]),
        .I3(adc_pnseq_sel_s[3]),
        .I4(adc_pnseq_sel_s[0]),
        .I5(adc_pn0_data_in[0]),
        .O(\adc_pn1_data_in_reg[23] [0]));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \adc_pn_data_in[10]_i_1 
       (.I0(Q[10]),
        .I1(adc_pnseq_sel_s[2]),
        .I2(adc_pnseq_sel_s[1]),
        .I3(adc_pnseq_sel_s[3]),
        .I4(adc_pnseq_sel_s[0]),
        .I5(adc_pn0_data_in[10]),
        .O(\adc_pn1_data_in_reg[23] [10]));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \adc_pn_data_in[11]_i_1 
       (.I0(Q[11]),
        .I1(adc_pnseq_sel_s[2]),
        .I2(adc_pnseq_sel_s[1]),
        .I3(adc_pnseq_sel_s[3]),
        .I4(adc_pnseq_sel_s[0]),
        .I5(adc_pn0_data_in[11]),
        .O(\adc_pn1_data_in_reg[23] [11]));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \adc_pn_data_in[12]_i_1 
       (.I0(Q[12]),
        .I1(adc_pnseq_sel_s[2]),
        .I2(adc_pnseq_sel_s[1]),
        .I3(adc_pnseq_sel_s[3]),
        .I4(adc_pnseq_sel_s[0]),
        .I5(adc_pn0_data_in[12]),
        .O(\adc_pn1_data_in_reg[23] [12]));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \adc_pn_data_in[13]_i_1 
       (.I0(Q[13]),
        .I1(adc_pnseq_sel_s[2]),
        .I2(adc_pnseq_sel_s[1]),
        .I3(adc_pnseq_sel_s[3]),
        .I4(adc_pnseq_sel_s[0]),
        .I5(adc_pn0_data_in[13]),
        .O(\adc_pn1_data_in_reg[23] [13]));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \adc_pn_data_in[14]_i_1 
       (.I0(Q[14]),
        .I1(adc_pnseq_sel_s[2]),
        .I2(adc_pnseq_sel_s[1]),
        .I3(adc_pnseq_sel_s[3]),
        .I4(adc_pnseq_sel_s[0]),
        .I5(adc_pn0_data_in[14]),
        .O(\adc_pn1_data_in_reg[23] [14]));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \adc_pn_data_in[15]_i_1 
       (.I0(Q[15]),
        .I1(adc_pnseq_sel_s[2]),
        .I2(adc_pnseq_sel_s[1]),
        .I3(adc_pnseq_sel_s[3]),
        .I4(adc_pnseq_sel_s[0]),
        .I5(adc_pn0_data_in[15]),
        .O(\adc_pn1_data_in_reg[23] [15]));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \adc_pn_data_in[16]_i_1 
       (.I0(Q[16]),
        .I1(adc_pnseq_sel_s[2]),
        .I2(adc_pnseq_sel_s[1]),
        .I3(adc_pnseq_sel_s[3]),
        .I4(adc_pnseq_sel_s[0]),
        .I5(adc_pn0_data_in[0]),
        .O(\adc_pn1_data_in_reg[23] [16]));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \adc_pn_data_in[17]_i_1 
       (.I0(Q[17]),
        .I1(adc_pnseq_sel_s[2]),
        .I2(adc_pnseq_sel_s[1]),
        .I3(adc_pnseq_sel_s[3]),
        .I4(adc_pnseq_sel_s[0]),
        .I5(adc_pn0_data_in[1]),
        .O(\adc_pn1_data_in_reg[23] [17]));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \adc_pn_data_in[18]_i_1 
       (.I0(Q[18]),
        .I1(adc_pnseq_sel_s[2]),
        .I2(adc_pnseq_sel_s[1]),
        .I3(adc_pnseq_sel_s[3]),
        .I4(adc_pnseq_sel_s[0]),
        .I5(adc_pn0_data_in[2]),
        .O(\adc_pn1_data_in_reg[23] [18]));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \adc_pn_data_in[19]_i_1 
       (.I0(Q[19]),
        .I1(adc_pnseq_sel_s[2]),
        .I2(adc_pnseq_sel_s[1]),
        .I3(adc_pnseq_sel_s[3]),
        .I4(adc_pnseq_sel_s[0]),
        .I5(adc_pn0_data_in[3]),
        .O(\adc_pn1_data_in_reg[23] [19]));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \adc_pn_data_in[1]_i_1 
       (.I0(Q[1]),
        .I1(adc_pnseq_sel_s[2]),
        .I2(adc_pnseq_sel_s[1]),
        .I3(adc_pnseq_sel_s[3]),
        .I4(adc_pnseq_sel_s[0]),
        .I5(adc_pn0_data_in[1]),
        .O(\adc_pn1_data_in_reg[23] [1]));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \adc_pn_data_in[20]_i_1 
       (.I0(Q[20]),
        .I1(adc_pnseq_sel_s[2]),
        .I2(adc_pnseq_sel_s[1]),
        .I3(adc_pnseq_sel_s[3]),
        .I4(adc_pnseq_sel_s[0]),
        .I5(adc_pn0_data_in[4]),
        .O(\adc_pn1_data_in_reg[23] [20]));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \adc_pn_data_in[21]_i_1 
       (.I0(Q[21]),
        .I1(adc_pnseq_sel_s[2]),
        .I2(adc_pnseq_sel_s[1]),
        .I3(adc_pnseq_sel_s[3]),
        .I4(adc_pnseq_sel_s[0]),
        .I5(adc_pn0_data_in[5]),
        .O(\adc_pn1_data_in_reg[23] [21]));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \adc_pn_data_in[22]_i_1 
       (.I0(Q[22]),
        .I1(adc_pnseq_sel_s[2]),
        .I2(adc_pnseq_sel_s[1]),
        .I3(adc_pnseq_sel_s[3]),
        .I4(adc_pnseq_sel_s[0]),
        .I5(adc_pn0_data_in[6]),
        .O(\adc_pn1_data_in_reg[23] [22]));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \adc_pn_data_in[23]_i_1 
       (.I0(Q[23]),
        .I1(adc_pnseq_sel_s[2]),
        .I2(adc_pnseq_sel_s[1]),
        .I3(adc_pnseq_sel_s[3]),
        .I4(adc_pnseq_sel_s[0]),
        .I5(adc_pn0_data_in[7]),
        .O(\adc_pn1_data_in_reg[23] [23]));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \adc_pn_data_in[2]_i_1 
       (.I0(Q[2]),
        .I1(adc_pnseq_sel_s[2]),
        .I2(adc_pnseq_sel_s[1]),
        .I3(adc_pnseq_sel_s[3]),
        .I4(adc_pnseq_sel_s[0]),
        .I5(adc_pn0_data_in[2]),
        .O(\adc_pn1_data_in_reg[23] [2]));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \adc_pn_data_in[3]_i_1 
       (.I0(Q[3]),
        .I1(adc_pnseq_sel_s[2]),
        .I2(adc_pnseq_sel_s[1]),
        .I3(adc_pnseq_sel_s[3]),
        .I4(adc_pnseq_sel_s[0]),
        .I5(adc_pn0_data_in[3]),
        .O(\adc_pn1_data_in_reg[23] [3]));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \adc_pn_data_in[4]_i_1 
       (.I0(Q[4]),
        .I1(adc_pnseq_sel_s[2]),
        .I2(adc_pnseq_sel_s[1]),
        .I3(adc_pnseq_sel_s[3]),
        .I4(adc_pnseq_sel_s[0]),
        .I5(adc_pn0_data_in[4]),
        .O(\adc_pn1_data_in_reg[23] [4]));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \adc_pn_data_in[5]_i_1 
       (.I0(Q[5]),
        .I1(adc_pnseq_sel_s[2]),
        .I2(adc_pnseq_sel_s[1]),
        .I3(adc_pnseq_sel_s[3]),
        .I4(adc_pnseq_sel_s[0]),
        .I5(adc_pn0_data_in[5]),
        .O(\adc_pn1_data_in_reg[23] [5]));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \adc_pn_data_in[6]_i_1 
       (.I0(Q[6]),
        .I1(adc_pnseq_sel_s[2]),
        .I2(adc_pnseq_sel_s[1]),
        .I3(adc_pnseq_sel_s[3]),
        .I4(adc_pnseq_sel_s[0]),
        .I5(adc_pn0_data_in[6]),
        .O(\adc_pn1_data_in_reg[23] [6]));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \adc_pn_data_in[7]_i_1 
       (.I0(Q[7]),
        .I1(adc_pnseq_sel_s[2]),
        .I2(adc_pnseq_sel_s[1]),
        .I3(adc_pnseq_sel_s[3]),
        .I4(adc_pnseq_sel_s[0]),
        .I5(adc_pn0_data_in[7]),
        .O(\adc_pn1_data_in_reg[23] [7]));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \adc_pn_data_in[8]_i_1 
       (.I0(Q[8]),
        .I1(adc_pnseq_sel_s[2]),
        .I2(adc_pnseq_sel_s[1]),
        .I3(adc_pnseq_sel_s[3]),
        .I4(adc_pnseq_sel_s[0]),
        .I5(adc_pn0_data_in[8]),
        .O(\adc_pn1_data_in_reg[23] [8]));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \adc_pn_data_in[9]_i_1 
       (.I0(Q[9]),
        .I1(adc_pnseq_sel_s[2]),
        .I2(adc_pnseq_sel_s[1]),
        .I3(adc_pnseq_sel_s[3]),
        .I4(adc_pnseq_sel_s[0]),
        .I5(adc_pn0_data_in[9]),
        .O(\adc_pn1_data_in_reg[23] [9]));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \adc_pn_data_pn[0]_i_1 
       (.I0(\adc_pn_data_pn_reg[23] [0]),
        .I1(adc_pnseq_sel_s[2]),
        .I2(adc_pnseq_sel_s[1]),
        .I3(adc_pnseq_sel_s[3]),
        .I4(adc_pnseq_sel_s[0]),
        .I5(\adc_pn_data_pn_reg[15] [0]),
        .O(\adc_pn1_data_pn_reg[23] [0]));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \adc_pn_data_pn[10]_i_1 
       (.I0(\adc_pn_data_pn_reg[23] [10]),
        .I1(adc_pnseq_sel_s[2]),
        .I2(adc_pnseq_sel_s[1]),
        .I3(adc_pnseq_sel_s[3]),
        .I4(adc_pnseq_sel_s[0]),
        .I5(\adc_pn_data_pn_reg[15] [10]),
        .O(\adc_pn1_data_pn_reg[23] [10]));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \adc_pn_data_pn[11]_i_1 
       (.I0(\adc_pn_data_pn_reg[23] [11]),
        .I1(adc_pnseq_sel_s[2]),
        .I2(adc_pnseq_sel_s[1]),
        .I3(adc_pnseq_sel_s[3]),
        .I4(adc_pnseq_sel_s[0]),
        .I5(\adc_pn_data_pn_reg[15] [11]),
        .O(\adc_pn1_data_pn_reg[23] [11]));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \adc_pn_data_pn[12]_i_1 
       (.I0(\adc_pn_data_pn_reg[23] [12]),
        .I1(adc_pnseq_sel_s[2]),
        .I2(adc_pnseq_sel_s[1]),
        .I3(adc_pnseq_sel_s[3]),
        .I4(adc_pnseq_sel_s[0]),
        .I5(\adc_pn_data_pn_reg[15] [12]),
        .O(\adc_pn1_data_pn_reg[23] [12]));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \adc_pn_data_pn[13]_i_1 
       (.I0(\adc_pn_data_pn_reg[23] [13]),
        .I1(adc_pnseq_sel_s[2]),
        .I2(adc_pnseq_sel_s[1]),
        .I3(adc_pnseq_sel_s[3]),
        .I4(adc_pnseq_sel_s[0]),
        .I5(\adc_pn_data_pn_reg[15] [13]),
        .O(\adc_pn1_data_pn_reg[23] [13]));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \adc_pn_data_pn[14]_i_1 
       (.I0(\adc_pn_data_pn_reg[23] [14]),
        .I1(adc_pnseq_sel_s[2]),
        .I2(adc_pnseq_sel_s[1]),
        .I3(adc_pnseq_sel_s[3]),
        .I4(adc_pnseq_sel_s[0]),
        .I5(\adc_pn_data_pn_reg[15] [14]),
        .O(\adc_pn1_data_pn_reg[23] [14]));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \adc_pn_data_pn[15]_i_1 
       (.I0(\adc_pn_data_pn_reg[23] [15]),
        .I1(adc_pnseq_sel_s[2]),
        .I2(adc_pnseq_sel_s[1]),
        .I3(adc_pnseq_sel_s[3]),
        .I4(adc_pnseq_sel_s[0]),
        .I5(\adc_pn_data_pn_reg[15] [15]),
        .O(\adc_pn1_data_pn_reg[23] [15]));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \adc_pn_data_pn[16]_i_1 
       (.I0(\adc_pn_data_pn_reg[23] [16]),
        .I1(adc_pnseq_sel_s[2]),
        .I2(adc_pnseq_sel_s[1]),
        .I3(adc_pnseq_sel_s[3]),
        .I4(adc_pnseq_sel_s[0]),
        .I5(\adc_pn_data_pn_reg[15] [0]),
        .O(\adc_pn1_data_pn_reg[23] [16]));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \adc_pn_data_pn[17]_i_1 
       (.I0(\adc_pn_data_pn_reg[23] [17]),
        .I1(adc_pnseq_sel_s[2]),
        .I2(adc_pnseq_sel_s[1]),
        .I3(adc_pnseq_sel_s[3]),
        .I4(adc_pnseq_sel_s[0]),
        .I5(\adc_pn_data_pn_reg[15] [1]),
        .O(\adc_pn1_data_pn_reg[23] [17]));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \adc_pn_data_pn[18]_i_1 
       (.I0(\adc_pn_data_pn_reg[23] [18]),
        .I1(adc_pnseq_sel_s[2]),
        .I2(adc_pnseq_sel_s[1]),
        .I3(adc_pnseq_sel_s[3]),
        .I4(adc_pnseq_sel_s[0]),
        .I5(\adc_pn_data_pn_reg[15] [2]),
        .O(\adc_pn1_data_pn_reg[23] [18]));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \adc_pn_data_pn[19]_i_1 
       (.I0(\adc_pn_data_pn_reg[23] [19]),
        .I1(adc_pnseq_sel_s[2]),
        .I2(adc_pnseq_sel_s[1]),
        .I3(adc_pnseq_sel_s[3]),
        .I4(adc_pnseq_sel_s[0]),
        .I5(\adc_pn_data_pn_reg[15] [3]),
        .O(\adc_pn1_data_pn_reg[23] [19]));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \adc_pn_data_pn[1]_i_1 
       (.I0(\adc_pn_data_pn_reg[23] [1]),
        .I1(adc_pnseq_sel_s[2]),
        .I2(adc_pnseq_sel_s[1]),
        .I3(adc_pnseq_sel_s[3]),
        .I4(adc_pnseq_sel_s[0]),
        .I5(\adc_pn_data_pn_reg[15] [1]),
        .O(\adc_pn1_data_pn_reg[23] [1]));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \adc_pn_data_pn[20]_i_1 
       (.I0(\adc_pn_data_pn_reg[23] [20]),
        .I1(adc_pnseq_sel_s[2]),
        .I2(adc_pnseq_sel_s[1]),
        .I3(adc_pnseq_sel_s[3]),
        .I4(adc_pnseq_sel_s[0]),
        .I5(\adc_pn_data_pn_reg[15] [4]),
        .O(\adc_pn1_data_pn_reg[23] [20]));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \adc_pn_data_pn[21]_i_1 
       (.I0(\adc_pn_data_pn_reg[23] [21]),
        .I1(adc_pnseq_sel_s[2]),
        .I2(adc_pnseq_sel_s[1]),
        .I3(adc_pnseq_sel_s[3]),
        .I4(adc_pnseq_sel_s[0]),
        .I5(\adc_pn_data_pn_reg[15] [5]),
        .O(\adc_pn1_data_pn_reg[23] [21]));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \adc_pn_data_pn[22]_i_1 
       (.I0(\adc_pn_data_pn_reg[23] [22]),
        .I1(adc_pnseq_sel_s[2]),
        .I2(adc_pnseq_sel_s[1]),
        .I3(adc_pnseq_sel_s[3]),
        .I4(adc_pnseq_sel_s[0]),
        .I5(\adc_pn_data_pn_reg[15] [6]),
        .O(\adc_pn1_data_pn_reg[23] [22]));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \adc_pn_data_pn[23]_i_1 
       (.I0(\adc_pn_data_pn_reg[23] [23]),
        .I1(adc_pnseq_sel_s[2]),
        .I2(adc_pnseq_sel_s[1]),
        .I3(adc_pnseq_sel_s[3]),
        .I4(adc_pnseq_sel_s[0]),
        .I5(\adc_pn_data_pn_reg[15] [7]),
        .O(\adc_pn1_data_pn_reg[23] [23]));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \adc_pn_data_pn[2]_i_1 
       (.I0(\adc_pn_data_pn_reg[23] [2]),
        .I1(adc_pnseq_sel_s[2]),
        .I2(adc_pnseq_sel_s[1]),
        .I3(adc_pnseq_sel_s[3]),
        .I4(adc_pnseq_sel_s[0]),
        .I5(\adc_pn_data_pn_reg[15] [2]),
        .O(\adc_pn1_data_pn_reg[23] [2]));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \adc_pn_data_pn[3]_i_1 
       (.I0(\adc_pn_data_pn_reg[23] [3]),
        .I1(adc_pnseq_sel_s[2]),
        .I2(adc_pnseq_sel_s[1]),
        .I3(adc_pnseq_sel_s[3]),
        .I4(adc_pnseq_sel_s[0]),
        .I5(\adc_pn_data_pn_reg[15] [3]),
        .O(\adc_pn1_data_pn_reg[23] [3]));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \adc_pn_data_pn[4]_i_1 
       (.I0(\adc_pn_data_pn_reg[23] [4]),
        .I1(adc_pnseq_sel_s[2]),
        .I2(adc_pnseq_sel_s[1]),
        .I3(adc_pnseq_sel_s[3]),
        .I4(adc_pnseq_sel_s[0]),
        .I5(\adc_pn_data_pn_reg[15] [4]),
        .O(\adc_pn1_data_pn_reg[23] [4]));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \adc_pn_data_pn[5]_i_1 
       (.I0(\adc_pn_data_pn_reg[23] [5]),
        .I1(adc_pnseq_sel_s[2]),
        .I2(adc_pnseq_sel_s[1]),
        .I3(adc_pnseq_sel_s[3]),
        .I4(adc_pnseq_sel_s[0]),
        .I5(\adc_pn_data_pn_reg[15] [5]),
        .O(\adc_pn1_data_pn_reg[23] [5]));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \adc_pn_data_pn[6]_i_1 
       (.I0(\adc_pn_data_pn_reg[23] [6]),
        .I1(adc_pnseq_sel_s[2]),
        .I2(adc_pnseq_sel_s[1]),
        .I3(adc_pnseq_sel_s[3]),
        .I4(adc_pnseq_sel_s[0]),
        .I5(\adc_pn_data_pn_reg[15] [6]),
        .O(\adc_pn1_data_pn_reg[23] [6]));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \adc_pn_data_pn[7]_i_1 
       (.I0(\adc_pn_data_pn_reg[23] [7]),
        .I1(adc_pnseq_sel_s[2]),
        .I2(adc_pnseq_sel_s[1]),
        .I3(adc_pnseq_sel_s[3]),
        .I4(adc_pnseq_sel_s[0]),
        .I5(\adc_pn_data_pn_reg[15] [7]),
        .O(\adc_pn1_data_pn_reg[23] [7]));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \adc_pn_data_pn[8]_i_1 
       (.I0(\adc_pn_data_pn_reg[23] [8]),
        .I1(adc_pnseq_sel_s[2]),
        .I2(adc_pnseq_sel_s[1]),
        .I3(adc_pnseq_sel_s[3]),
        .I4(adc_pnseq_sel_s[0]),
        .I5(\adc_pn_data_pn_reg[15] [8]),
        .O(\adc_pn1_data_pn_reg[23] [8]));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \adc_pn_data_pn[9]_i_1 
       (.I0(\adc_pn_data_pn_reg[23] [9]),
        .I1(adc_pnseq_sel_s[2]),
        .I2(adc_pnseq_sel_s[1]),
        .I3(adc_pnseq_sel_s[3]),
        .I4(adc_pnseq_sel_s[0]),
        .I5(\adc_pn_data_pn_reg[15] [9]),
        .O(\adc_pn1_data_pn_reg[23] [9]));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    adc_pn_valid_in_i_1
       (.I0(adc_pn1_valid_in),
        .I1(adc_pnseq_sel_s[2]),
        .I2(adc_pnseq_sel_s[1]),
        .I3(adc_pnseq_sel_s[3]),
        .I4(adc_pnseq_sel_s[0]),
        .I5(adc_pn_valid_in_reg),
        .O(adc_pn1_valid_in_reg));
  LUT2 #(
    .INIT(4'h6)) 
    \d_data_cntrl_int[72]_i_1__0 
       (.I0(d_xfer_toggle_m2),
        .I1(d_xfer_toggle_m3),
        .O(d_xfer_toggle_s));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_int_reg[0] 
       (.C(clk),
        .CE(d_xfer_toggle_s),
        .CLR(AR),
        .D(up_xfer_data[0]),
        .Q(\d_data_cntrl_int_reg_n_0_[0] ));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_int_reg[1] 
       (.C(clk),
        .CE(d_xfer_toggle_s),
        .CLR(AR),
        .D(up_xfer_data[1]),
        .Q(\d_data_cntrl_int_reg_n_0_[1] ));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_int_reg[2] 
       (.C(clk),
        .CE(d_xfer_toggle_s),
        .CLR(AR),
        .D(up_xfer_data[2]),
        .Q(\d_data_cntrl_int_reg_n_0_[2] ));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_int_reg[3] 
       (.C(clk),
        .CE(d_xfer_toggle_s),
        .CLR(AR),
        .D(up_xfer_data[3]),
        .Q(\d_data_cntrl_int_reg_n_0_[3] ));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_int_reg[4] 
       (.C(clk),
        .CE(d_xfer_toggle_s),
        .CLR(AR),
        .D(up_xfer_data[4]),
        .Q(adc_pnseq_sel_s[0]));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_int_reg[5] 
       (.C(clk),
        .CE(d_xfer_toggle_s),
        .CLR(AR),
        .D(up_xfer_data[5]),
        .Q(adc_pnseq_sel_s[1]));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_int_reg[6] 
       (.C(clk),
        .CE(d_xfer_toggle_s),
        .CLR(AR),
        .D(up_xfer_data[6]),
        .Q(adc_pnseq_sel_s[2]));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_int_reg[72] 
       (.C(clk),
        .CE(d_xfer_toggle_s),
        .CLR(AR),
        .D(up_xfer_data[72]),
        .Q(adc_enable_q0));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_int_reg[73] 
       (.C(clk),
        .CE(d_xfer_toggle_s),
        .CLR(AR),
        .D(up_xfer_data[73]),
        .Q(adc_dfmt_enable_s));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_int_reg[74] 
       (.C(clk),
        .CE(d_xfer_toggle_s),
        .CLR(AR),
        .D(up_xfer_data[74]),
        .Q(adc_dfmt_type_s));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_int_reg[75] 
       (.C(clk),
        .CE(d_xfer_toggle_s),
        .CLR(AR),
        .D(up_xfer_data[75]),
        .Q(adc_dfmt_se_s));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_int_reg[7] 
       (.C(clk),
        .CE(d_xfer_toggle_s),
        .CLR(AR),
        .D(up_xfer_data[7]),
        .Q(adc_pnseq_sel_s[3]));
  (* ASYNC_REG *) 
  FDCE #(
    .INIT(1'b0)) 
    d_xfer_toggle_m1_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(AR),
        .D(up_xfer_toggle),
        .Q(d_xfer_toggle_m1));
  (* ASYNC_REG *) 
  FDCE #(
    .INIT(1'b0)) 
    d_xfer_toggle_m2_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(AR),
        .D(d_xfer_toggle_m1),
        .Q(d_xfer_toggle_m2));
  (* ASYNC_REG *) 
  FDCE #(
    .INIT(1'b0)) 
    d_xfer_toggle_m3_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(AR),
        .D(d_xfer_toggle_m2),
        .Q(d_xfer_toggle_m3));
  FDCE #(
    .INIT(1'b0)) 
    d_xfer_toggle_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(AR),
        .D(d_xfer_toggle_m3),
        .Q(d_xfer_toggle));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000002)) 
    \data_int[0]_i_1__0 
       (.I0(\data_int_reg[11]_0 [0]),
        .I1(\d_data_cntrl_int_reg_n_0_[1] ),
        .I2(\d_data_cntrl_int_reg_n_0_[0] ),
        .I3(\d_data_cntrl_int_reg_n_0_[3] ),
        .I4(\d_data_cntrl_int_reg_n_0_[2] ),
        .I5(\data_int_reg[11] [0]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000002)) 
    \data_int[10]_i_1__0 
       (.I0(\data_int_reg[11]_0 [10]),
        .I1(\d_data_cntrl_int_reg_n_0_[1] ),
        .I2(\d_data_cntrl_int_reg_n_0_[0] ),
        .I3(\d_data_cntrl_int_reg_n_0_[3] ),
        .I4(\d_data_cntrl_int_reg_n_0_[2] ),
        .I5(\data_int_reg[11] [10]),
        .O(D[10]));
  LUT5 #(
    .INIT(32'h1DE2E2E2)) 
    \data_int[11]_i_1__0 
       (.I0(\data_int_reg[11] [11]),
        .I1(\data_int[15]_i_2__0_n_0 ),
        .I2(\data_int_reg[11]_0 [11]),
        .I3(adc_dfmt_type_s),
        .I4(adc_dfmt_enable_s),
        .O(D[11]));
  LUT6 #(
    .INIT(64'h02A2A80800000000)) 
    \data_int[15]_i_1__0 
       (.I0(adc_dfmt_se_s),
        .I1(\data_int_reg[11] [11]),
        .I2(\data_int[15]_i_2__0_n_0 ),
        .I3(\data_int_reg[11]_0 [11]),
        .I4(adc_dfmt_type_s),
        .I5(adc_dfmt_enable_s),
        .O(D[12]));
  LUT4 #(
    .INIT(16'h0001)) 
    \data_int[15]_i_2__0 
       (.I0(\d_data_cntrl_int_reg_n_0_[1] ),
        .I1(\d_data_cntrl_int_reg_n_0_[0] ),
        .I2(\d_data_cntrl_int_reg_n_0_[3] ),
        .I3(\d_data_cntrl_int_reg_n_0_[2] ),
        .O(\data_int[15]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000002)) 
    \data_int[1]_i_1__0 
       (.I0(\data_int_reg[11]_0 [1]),
        .I1(\d_data_cntrl_int_reg_n_0_[1] ),
        .I2(\d_data_cntrl_int_reg_n_0_[0] ),
        .I3(\d_data_cntrl_int_reg_n_0_[3] ),
        .I4(\d_data_cntrl_int_reg_n_0_[2] ),
        .I5(\data_int_reg[11] [1]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000002)) 
    \data_int[2]_i_1__0 
       (.I0(\data_int_reg[11]_0 [2]),
        .I1(\d_data_cntrl_int_reg_n_0_[1] ),
        .I2(\d_data_cntrl_int_reg_n_0_[0] ),
        .I3(\d_data_cntrl_int_reg_n_0_[3] ),
        .I4(\d_data_cntrl_int_reg_n_0_[2] ),
        .I5(\data_int_reg[11] [2]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000002)) 
    \data_int[3]_i_1__0 
       (.I0(\data_int_reg[11]_0 [3]),
        .I1(\d_data_cntrl_int_reg_n_0_[1] ),
        .I2(\d_data_cntrl_int_reg_n_0_[0] ),
        .I3(\d_data_cntrl_int_reg_n_0_[3] ),
        .I4(\d_data_cntrl_int_reg_n_0_[2] ),
        .I5(\data_int_reg[11] [3]),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000002)) 
    \data_int[4]_i_1__0 
       (.I0(\data_int_reg[11]_0 [4]),
        .I1(\d_data_cntrl_int_reg_n_0_[1] ),
        .I2(\d_data_cntrl_int_reg_n_0_[0] ),
        .I3(\d_data_cntrl_int_reg_n_0_[3] ),
        .I4(\d_data_cntrl_int_reg_n_0_[2] ),
        .I5(\data_int_reg[11] [4]),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000002)) 
    \data_int[5]_i_1__0 
       (.I0(\data_int_reg[11]_0 [5]),
        .I1(\d_data_cntrl_int_reg_n_0_[1] ),
        .I2(\d_data_cntrl_int_reg_n_0_[0] ),
        .I3(\d_data_cntrl_int_reg_n_0_[3] ),
        .I4(\d_data_cntrl_int_reg_n_0_[2] ),
        .I5(\data_int_reg[11] [5]),
        .O(D[5]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000002)) 
    \data_int[6]_i_1__0 
       (.I0(\data_int_reg[11]_0 [6]),
        .I1(\d_data_cntrl_int_reg_n_0_[1] ),
        .I2(\d_data_cntrl_int_reg_n_0_[0] ),
        .I3(\d_data_cntrl_int_reg_n_0_[3] ),
        .I4(\d_data_cntrl_int_reg_n_0_[2] ),
        .I5(\data_int_reg[11] [6]),
        .O(D[6]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000002)) 
    \data_int[7]_i_1__0 
       (.I0(\data_int_reg[11]_0 [7]),
        .I1(\d_data_cntrl_int_reg_n_0_[1] ),
        .I2(\d_data_cntrl_int_reg_n_0_[0] ),
        .I3(\d_data_cntrl_int_reg_n_0_[3] ),
        .I4(\d_data_cntrl_int_reg_n_0_[2] ),
        .I5(\data_int_reg[11] [7]),
        .O(D[7]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000002)) 
    \data_int[8]_i_1__0 
       (.I0(\data_int_reg[11]_0 [8]),
        .I1(\d_data_cntrl_int_reg_n_0_[1] ),
        .I2(\d_data_cntrl_int_reg_n_0_[0] ),
        .I3(\d_data_cntrl_int_reg_n_0_[3] ),
        .I4(\d_data_cntrl_int_reg_n_0_[2] ),
        .I5(\data_int_reg[11] [8]),
        .O(D[8]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000002)) 
    \data_int[9]_i_1__0 
       (.I0(\data_int_reg[11]_0 [9]),
        .I1(\d_data_cntrl_int_reg_n_0_[1] ),
        .I2(\d_data_cntrl_int_reg_n_0_[0] ),
        .I3(\d_data_cntrl_int_reg_n_0_[3] ),
        .I4(\d_data_cntrl_int_reg_n_0_[2] ),
        .I5(\data_int_reg[11] [9]),
        .O(D[9]));
  LUT1 #(
    .INIT(2'h1)) 
    \up_xfer_count[0]_i_1__0 
       (.I0(up_xfer_count_reg[0]),
        .O(p_0_in__1[0]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \up_xfer_count[1]_i_1__0 
       (.I0(up_xfer_count_reg[0]),
        .I1(up_xfer_count_reg[1]),
        .O(p_0_in__1[1]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \up_xfer_count[2]_i_1__0 
       (.I0(up_xfer_count_reg[1]),
        .I1(up_xfer_count_reg[0]),
        .I2(up_xfer_count_reg[2]),
        .O(p_0_in__1[2]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \up_xfer_count[3]_i_1__0 
       (.I0(up_xfer_count_reg[2]),
        .I1(up_xfer_count_reg[0]),
        .I2(up_xfer_count_reg[1]),
        .I3(up_xfer_count_reg[3]),
        .O(p_0_in__1[3]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \up_xfer_count[4]_i_1__0 
       (.I0(up_xfer_count_reg[3]),
        .I1(up_xfer_count_reg[1]),
        .I2(up_xfer_count_reg[0]),
        .I3(up_xfer_count_reg[2]),
        .I4(up_xfer_count_reg[4]),
        .O(p_0_in__1[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \up_xfer_count[5]_i_1__0 
       (.I0(up_xfer_count_reg[4]),
        .I1(up_xfer_count_reg[2]),
        .I2(up_xfer_count_reg[0]),
        .I3(up_xfer_count_reg[1]),
        .I4(up_xfer_count_reg[3]),
        .I5(up_xfer_count_reg[5]),
        .O(p_0_in__1[5]));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_count_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_0_in__1[0]),
        .Q(up_xfer_count_reg[0]),
        .R(p_0_in_14));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_count_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_0_in__1[1]),
        .Q(up_xfer_count_reg[1]),
        .R(p_0_in_14));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_count_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_0_in__1[2]),
        .Q(up_xfer_count_reg[2]),
        .R(p_0_in_14));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_count_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_0_in__1[3]),
        .Q(up_xfer_count_reg[3]),
        .R(p_0_in_14));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_count_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_0_in__1[4]),
        .Q(up_xfer_count_reg[4]),
        .R(p_0_in_14));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_count_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_0_in__1[5]),
        .Q(up_xfer_count_reg[5]),
        .R(p_0_in_14));
  LUT3 #(
    .INIT(8'h82)) 
    \up_xfer_data[75]_i_1__0 
       (.I0(\up_xfer_data[75]_i_2__0_n_0 ),
        .I1(up_xfer_state),
        .I2(up_xfer_toggle),
        .O(\up_xfer_data[75]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \up_xfer_data[75]_i_2__0 
       (.I0(up_xfer_count_reg[2]),
        .I1(up_xfer_count_reg[3]),
        .I2(up_xfer_count_reg[0]),
        .I3(up_xfer_count_reg[1]),
        .I4(up_xfer_count_reg[5]),
        .I5(up_xfer_count_reg[4]),
        .O(\up_xfer_data[75]_i_2__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[0] 
       (.C(s_axi_aclk),
        .CE(\up_xfer_data[75]_i_1__0_n_0 ),
        .D(\up_xfer_data_reg[75]_0 [0]),
        .Q(up_xfer_data[0]),
        .R(p_0_in_14));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[1] 
       (.C(s_axi_aclk),
        .CE(\up_xfer_data[75]_i_1__0_n_0 ),
        .D(\up_xfer_data_reg[75]_0 [1]),
        .Q(up_xfer_data[1]),
        .R(p_0_in_14));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[2] 
       (.C(s_axi_aclk),
        .CE(\up_xfer_data[75]_i_1__0_n_0 ),
        .D(\up_xfer_data_reg[75]_0 [2]),
        .Q(up_xfer_data[2]),
        .R(p_0_in_14));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[3] 
       (.C(s_axi_aclk),
        .CE(\up_xfer_data[75]_i_1__0_n_0 ),
        .D(\up_xfer_data_reg[75]_0 [3]),
        .Q(up_xfer_data[3]),
        .R(p_0_in_14));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[4] 
       (.C(s_axi_aclk),
        .CE(\up_xfer_data[75]_i_1__0_n_0 ),
        .D(\up_xfer_data_reg[75]_0 [4]),
        .Q(up_xfer_data[4]),
        .R(p_0_in_14));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[5] 
       (.C(s_axi_aclk),
        .CE(\up_xfer_data[75]_i_1__0_n_0 ),
        .D(\up_xfer_data_reg[75]_0 [5]),
        .Q(up_xfer_data[5]),
        .R(p_0_in_14));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[6] 
       (.C(s_axi_aclk),
        .CE(\up_xfer_data[75]_i_1__0_n_0 ),
        .D(\up_xfer_data_reg[75]_0 [6]),
        .Q(up_xfer_data[6]),
        .R(p_0_in_14));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[72] 
       (.C(s_axi_aclk),
        .CE(\up_xfer_data[75]_i_1__0_n_0 ),
        .D(\up_xfer_data_reg[75]_0 [8]),
        .Q(up_xfer_data[72]),
        .R(p_0_in_14));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[73] 
       (.C(s_axi_aclk),
        .CE(\up_xfer_data[75]_i_1__0_n_0 ),
        .D(\up_xfer_data_reg[75]_0 [9]),
        .Q(up_xfer_data[73]),
        .R(p_0_in_14));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[74] 
       (.C(s_axi_aclk),
        .CE(\up_xfer_data[75]_i_1__0_n_0 ),
        .D(\up_xfer_data_reg[75]_0 [10]),
        .Q(up_xfer_data[74]),
        .R(p_0_in_14));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[75] 
       (.C(s_axi_aclk),
        .CE(\up_xfer_data[75]_i_1__0_n_0 ),
        .D(\up_xfer_data_reg[75]_0 [11]),
        .Q(up_xfer_data[75]),
        .R(p_0_in_14));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[7] 
       (.C(s_axi_aclk),
        .CE(\up_xfer_data[75]_i_1__0_n_0 ),
        .D(\up_xfer_data_reg[75]_0 [7]),
        .Q(up_xfer_data[7]),
        .R(p_0_in_14));
  (* ASYNC_REG *) 
  FDRE #(
    .INIT(1'b0)) 
    up_xfer_state_m1_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(d_xfer_toggle),
        .Q(up_xfer_state_m1),
        .R(p_0_in_14));
  (* ASYNC_REG *) 
  FDRE #(
    .INIT(1'b0)) 
    up_xfer_state_m2_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(up_xfer_state_m1),
        .Q(up_xfer_state_m2),
        .R(p_0_in_14));
  (* ASYNC_REG *) 
  FDRE #(
    .INIT(1'b0)) 
    up_xfer_state_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(up_xfer_state_m2),
        .Q(up_xfer_state),
        .R(p_0_in_14));
  LUT1 #(
    .INIT(2'h1)) 
    up_xfer_toggle_i_1__0
       (.I0(up_xfer_toggle),
        .O(p_2_in));
  FDRE #(
    .INIT(1'b0)) 
    up_xfer_toggle_reg
       (.C(s_axi_aclk),
        .CE(\up_xfer_data[75]_i_1__0_n_0 ),
        .D(p_2_in),
        .Q(up_xfer_toggle),
        .R(p_0_in_14));
endmodule

(* ORIG_REF_NAME = "up_xfer_cntrl" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_xfer_cntrl__xdcDup__3
   (D,
    \adc_pn1_data_in_reg[23] ,
    \adc_pn1_data_pn_reg[23] ,
    adc_pn1_valid_in_reg,
    adc_enable_i1,
    p_0_in_14,
    s_axi_aclk,
    clk,
    AR,
    \data_int_reg[11] ,
    \data_int_reg[11]_0 ,
    \adc_pn_data_in_reg[23] ,
    adc_pn0_data_in,
    \adc_pn_data_pn_reg[23] ,
    Q,
    adc_pn1_valid_in,
    adc_pn_valid_in_reg,
    \up_xfer_data_reg[75]_0 );
  output [12:0]D;
  output [23:0]\adc_pn1_data_in_reg[23] ;
  output [23:0]\adc_pn1_data_pn_reg[23] ;
  output adc_pn1_valid_in_reg;
  output adc_enable_i1;
  input p_0_in_14;
  input s_axi_aclk;
  input clk;
  input [0:0]AR;
  input [11:0]\data_int_reg[11] ;
  input [11:0]\data_int_reg[11]_0 ;
  input [23:0]\adc_pn_data_in_reg[23] ;
  input [15:0]adc_pn0_data_in;
  input [23:0]\adc_pn_data_pn_reg[23] ;
  input [15:0]Q;
  input adc_pn1_valid_in;
  input adc_pn_valid_in_reg;
  input [11:0]\up_xfer_data_reg[75]_0 ;

  wire [0:0]AR;
  wire [12:0]D;
  wire [15:0]Q;
  wire adc_dfmt_enable_s;
  wire adc_dfmt_se_s;
  wire adc_dfmt_type_s;
  wire adc_enable_i1;
  wire [15:0]adc_pn0_data_in;
  wire [23:0]\adc_pn1_data_in_reg[23] ;
  wire [23:0]\adc_pn1_data_pn_reg[23] ;
  wire adc_pn1_valid_in;
  wire adc_pn1_valid_in_reg;
  wire [23:0]\adc_pn_data_in_reg[23] ;
  wire [23:0]\adc_pn_data_pn_reg[23] ;
  wire adc_pn_valid_in_reg;
  wire [3:0]adc_pnseq_sel_s;
  wire clk;
  wire \d_data_cntrl_int_reg_n_0_[0] ;
  wire \d_data_cntrl_int_reg_n_0_[1] ;
  wire \d_data_cntrl_int_reg_n_0_[2] ;
  wire \d_data_cntrl_int_reg_n_0_[3] ;
  wire d_xfer_toggle;
  wire d_xfer_toggle_m1;
  wire d_xfer_toggle_m2;
  wire d_xfer_toggle_m3;
  wire d_xfer_toggle_s;
  wire \data_int[15]_i_2__1_n_0 ;
  wire [11:0]\data_int_reg[11] ;
  wire [11:0]\data_int_reg[11]_0 ;
  wire p_0_in_14;
  wire [5:0]p_0_in__2;
  wire p_2_in;
  wire s_axi_aclk;
  wire [5:0]up_xfer_count_reg;
  wire [75:0]up_xfer_data;
  wire \up_xfer_data[75]_i_1__1_n_0 ;
  wire \up_xfer_data[75]_i_2__1_n_0 ;
  wire [11:0]\up_xfer_data_reg[75]_0 ;
  wire up_xfer_state;
  wire up_xfer_state_m1;
  wire up_xfer_state_m2;
  wire up_xfer_toggle;

  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \adc_pn_data_in[0]_i_1__0 
       (.I0(\adc_pn_data_in_reg[23] [0]),
        .I1(adc_pnseq_sel_s[2]),
        .I2(adc_pnseq_sel_s[1]),
        .I3(adc_pnseq_sel_s[3]),
        .I4(adc_pnseq_sel_s[0]),
        .I5(adc_pn0_data_in[0]),
        .O(\adc_pn1_data_in_reg[23] [0]));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \adc_pn_data_in[10]_i_1__0 
       (.I0(\adc_pn_data_in_reg[23] [10]),
        .I1(adc_pnseq_sel_s[2]),
        .I2(adc_pnseq_sel_s[1]),
        .I3(adc_pnseq_sel_s[3]),
        .I4(adc_pnseq_sel_s[0]),
        .I5(adc_pn0_data_in[10]),
        .O(\adc_pn1_data_in_reg[23] [10]));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \adc_pn_data_in[11]_i_1__0 
       (.I0(\adc_pn_data_in_reg[23] [11]),
        .I1(adc_pnseq_sel_s[2]),
        .I2(adc_pnseq_sel_s[1]),
        .I3(adc_pnseq_sel_s[3]),
        .I4(adc_pnseq_sel_s[0]),
        .I5(adc_pn0_data_in[11]),
        .O(\adc_pn1_data_in_reg[23] [11]));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \adc_pn_data_in[12]_i_1__0 
       (.I0(\adc_pn_data_in_reg[23] [12]),
        .I1(adc_pnseq_sel_s[2]),
        .I2(adc_pnseq_sel_s[1]),
        .I3(adc_pnseq_sel_s[3]),
        .I4(adc_pnseq_sel_s[0]),
        .I5(adc_pn0_data_in[12]),
        .O(\adc_pn1_data_in_reg[23] [12]));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \adc_pn_data_in[13]_i_1__0 
       (.I0(\adc_pn_data_in_reg[23] [13]),
        .I1(adc_pnseq_sel_s[2]),
        .I2(adc_pnseq_sel_s[1]),
        .I3(adc_pnseq_sel_s[3]),
        .I4(adc_pnseq_sel_s[0]),
        .I5(adc_pn0_data_in[13]),
        .O(\adc_pn1_data_in_reg[23] [13]));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \adc_pn_data_in[14]_i_1__0 
       (.I0(\adc_pn_data_in_reg[23] [14]),
        .I1(adc_pnseq_sel_s[2]),
        .I2(adc_pnseq_sel_s[1]),
        .I3(adc_pnseq_sel_s[3]),
        .I4(adc_pnseq_sel_s[0]),
        .I5(adc_pn0_data_in[14]),
        .O(\adc_pn1_data_in_reg[23] [14]));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \adc_pn_data_in[15]_i_1__0 
       (.I0(\adc_pn_data_in_reg[23] [15]),
        .I1(adc_pnseq_sel_s[2]),
        .I2(adc_pnseq_sel_s[1]),
        .I3(adc_pnseq_sel_s[3]),
        .I4(adc_pnseq_sel_s[0]),
        .I5(adc_pn0_data_in[15]),
        .O(\adc_pn1_data_in_reg[23] [15]));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \adc_pn_data_in[16]_i_1__0 
       (.I0(\adc_pn_data_in_reg[23] [16]),
        .I1(adc_pnseq_sel_s[2]),
        .I2(adc_pnseq_sel_s[1]),
        .I3(adc_pnseq_sel_s[3]),
        .I4(adc_pnseq_sel_s[0]),
        .I5(adc_pn0_data_in[0]),
        .O(\adc_pn1_data_in_reg[23] [16]));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \adc_pn_data_in[17]_i_1__0 
       (.I0(\adc_pn_data_in_reg[23] [17]),
        .I1(adc_pnseq_sel_s[2]),
        .I2(adc_pnseq_sel_s[1]),
        .I3(adc_pnseq_sel_s[3]),
        .I4(adc_pnseq_sel_s[0]),
        .I5(adc_pn0_data_in[1]),
        .O(\adc_pn1_data_in_reg[23] [17]));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \adc_pn_data_in[18]_i_1__0 
       (.I0(\adc_pn_data_in_reg[23] [18]),
        .I1(adc_pnseq_sel_s[2]),
        .I2(adc_pnseq_sel_s[1]),
        .I3(adc_pnseq_sel_s[3]),
        .I4(adc_pnseq_sel_s[0]),
        .I5(adc_pn0_data_in[2]),
        .O(\adc_pn1_data_in_reg[23] [18]));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \adc_pn_data_in[19]_i_1__0 
       (.I0(\adc_pn_data_in_reg[23] [19]),
        .I1(adc_pnseq_sel_s[2]),
        .I2(adc_pnseq_sel_s[1]),
        .I3(adc_pnseq_sel_s[3]),
        .I4(adc_pnseq_sel_s[0]),
        .I5(adc_pn0_data_in[3]),
        .O(\adc_pn1_data_in_reg[23] [19]));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \adc_pn_data_in[1]_i_1__0 
       (.I0(\adc_pn_data_in_reg[23] [1]),
        .I1(adc_pnseq_sel_s[2]),
        .I2(adc_pnseq_sel_s[1]),
        .I3(adc_pnseq_sel_s[3]),
        .I4(adc_pnseq_sel_s[0]),
        .I5(adc_pn0_data_in[1]),
        .O(\adc_pn1_data_in_reg[23] [1]));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \adc_pn_data_in[20]_i_1__0 
       (.I0(\adc_pn_data_in_reg[23] [20]),
        .I1(adc_pnseq_sel_s[2]),
        .I2(adc_pnseq_sel_s[1]),
        .I3(adc_pnseq_sel_s[3]),
        .I4(adc_pnseq_sel_s[0]),
        .I5(adc_pn0_data_in[4]),
        .O(\adc_pn1_data_in_reg[23] [20]));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \adc_pn_data_in[21]_i_1__0 
       (.I0(\adc_pn_data_in_reg[23] [21]),
        .I1(adc_pnseq_sel_s[2]),
        .I2(adc_pnseq_sel_s[1]),
        .I3(adc_pnseq_sel_s[3]),
        .I4(adc_pnseq_sel_s[0]),
        .I5(adc_pn0_data_in[5]),
        .O(\adc_pn1_data_in_reg[23] [21]));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \adc_pn_data_in[22]_i_1__0 
       (.I0(\adc_pn_data_in_reg[23] [22]),
        .I1(adc_pnseq_sel_s[2]),
        .I2(adc_pnseq_sel_s[1]),
        .I3(adc_pnseq_sel_s[3]),
        .I4(adc_pnseq_sel_s[0]),
        .I5(adc_pn0_data_in[6]),
        .O(\adc_pn1_data_in_reg[23] [22]));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \adc_pn_data_in[23]_i_1__0 
       (.I0(\adc_pn_data_in_reg[23] [23]),
        .I1(adc_pnseq_sel_s[2]),
        .I2(adc_pnseq_sel_s[1]),
        .I3(adc_pnseq_sel_s[3]),
        .I4(adc_pnseq_sel_s[0]),
        .I5(adc_pn0_data_in[7]),
        .O(\adc_pn1_data_in_reg[23] [23]));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \adc_pn_data_in[2]_i_1__0 
       (.I0(\adc_pn_data_in_reg[23] [2]),
        .I1(adc_pnseq_sel_s[2]),
        .I2(adc_pnseq_sel_s[1]),
        .I3(adc_pnseq_sel_s[3]),
        .I4(adc_pnseq_sel_s[0]),
        .I5(adc_pn0_data_in[2]),
        .O(\adc_pn1_data_in_reg[23] [2]));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \adc_pn_data_in[3]_i_1__0 
       (.I0(\adc_pn_data_in_reg[23] [3]),
        .I1(adc_pnseq_sel_s[2]),
        .I2(adc_pnseq_sel_s[1]),
        .I3(adc_pnseq_sel_s[3]),
        .I4(adc_pnseq_sel_s[0]),
        .I5(adc_pn0_data_in[3]),
        .O(\adc_pn1_data_in_reg[23] [3]));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \adc_pn_data_in[4]_i_1__0 
       (.I0(\adc_pn_data_in_reg[23] [4]),
        .I1(adc_pnseq_sel_s[2]),
        .I2(adc_pnseq_sel_s[1]),
        .I3(adc_pnseq_sel_s[3]),
        .I4(adc_pnseq_sel_s[0]),
        .I5(adc_pn0_data_in[4]),
        .O(\adc_pn1_data_in_reg[23] [4]));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \adc_pn_data_in[5]_i_1__0 
       (.I0(\adc_pn_data_in_reg[23] [5]),
        .I1(adc_pnseq_sel_s[2]),
        .I2(adc_pnseq_sel_s[1]),
        .I3(adc_pnseq_sel_s[3]),
        .I4(adc_pnseq_sel_s[0]),
        .I5(adc_pn0_data_in[5]),
        .O(\adc_pn1_data_in_reg[23] [5]));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \adc_pn_data_in[6]_i_1__0 
       (.I0(\adc_pn_data_in_reg[23] [6]),
        .I1(adc_pnseq_sel_s[2]),
        .I2(adc_pnseq_sel_s[1]),
        .I3(adc_pnseq_sel_s[3]),
        .I4(adc_pnseq_sel_s[0]),
        .I5(adc_pn0_data_in[6]),
        .O(\adc_pn1_data_in_reg[23] [6]));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \adc_pn_data_in[7]_i_1__0 
       (.I0(\adc_pn_data_in_reg[23] [7]),
        .I1(adc_pnseq_sel_s[2]),
        .I2(adc_pnseq_sel_s[1]),
        .I3(adc_pnseq_sel_s[3]),
        .I4(adc_pnseq_sel_s[0]),
        .I5(adc_pn0_data_in[7]),
        .O(\adc_pn1_data_in_reg[23] [7]));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \adc_pn_data_in[8]_i_1__0 
       (.I0(\adc_pn_data_in_reg[23] [8]),
        .I1(adc_pnseq_sel_s[2]),
        .I2(adc_pnseq_sel_s[1]),
        .I3(adc_pnseq_sel_s[3]),
        .I4(adc_pnseq_sel_s[0]),
        .I5(adc_pn0_data_in[8]),
        .O(\adc_pn1_data_in_reg[23] [8]));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \adc_pn_data_in[9]_i_1__0 
       (.I0(\adc_pn_data_in_reg[23] [9]),
        .I1(adc_pnseq_sel_s[2]),
        .I2(adc_pnseq_sel_s[1]),
        .I3(adc_pnseq_sel_s[3]),
        .I4(adc_pnseq_sel_s[0]),
        .I5(adc_pn0_data_in[9]),
        .O(\adc_pn1_data_in_reg[23] [9]));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \adc_pn_data_pn[0]_i_1__0 
       (.I0(\adc_pn_data_pn_reg[23] [0]),
        .I1(adc_pnseq_sel_s[2]),
        .I2(adc_pnseq_sel_s[1]),
        .I3(adc_pnseq_sel_s[3]),
        .I4(adc_pnseq_sel_s[0]),
        .I5(Q[0]),
        .O(\adc_pn1_data_pn_reg[23] [0]));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \adc_pn_data_pn[10]_i_1__0 
       (.I0(\adc_pn_data_pn_reg[23] [10]),
        .I1(adc_pnseq_sel_s[2]),
        .I2(adc_pnseq_sel_s[1]),
        .I3(adc_pnseq_sel_s[3]),
        .I4(adc_pnseq_sel_s[0]),
        .I5(Q[10]),
        .O(\adc_pn1_data_pn_reg[23] [10]));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \adc_pn_data_pn[11]_i_1__0 
       (.I0(\adc_pn_data_pn_reg[23] [11]),
        .I1(adc_pnseq_sel_s[2]),
        .I2(adc_pnseq_sel_s[1]),
        .I3(adc_pnseq_sel_s[3]),
        .I4(adc_pnseq_sel_s[0]),
        .I5(Q[11]),
        .O(\adc_pn1_data_pn_reg[23] [11]));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \adc_pn_data_pn[12]_i_1__0 
       (.I0(\adc_pn_data_pn_reg[23] [12]),
        .I1(adc_pnseq_sel_s[2]),
        .I2(adc_pnseq_sel_s[1]),
        .I3(adc_pnseq_sel_s[3]),
        .I4(adc_pnseq_sel_s[0]),
        .I5(Q[12]),
        .O(\adc_pn1_data_pn_reg[23] [12]));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \adc_pn_data_pn[13]_i_1__0 
       (.I0(\adc_pn_data_pn_reg[23] [13]),
        .I1(adc_pnseq_sel_s[2]),
        .I2(adc_pnseq_sel_s[1]),
        .I3(adc_pnseq_sel_s[3]),
        .I4(adc_pnseq_sel_s[0]),
        .I5(Q[13]),
        .O(\adc_pn1_data_pn_reg[23] [13]));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \adc_pn_data_pn[14]_i_1__0 
       (.I0(\adc_pn_data_pn_reg[23] [14]),
        .I1(adc_pnseq_sel_s[2]),
        .I2(adc_pnseq_sel_s[1]),
        .I3(adc_pnseq_sel_s[3]),
        .I4(adc_pnseq_sel_s[0]),
        .I5(Q[14]),
        .O(\adc_pn1_data_pn_reg[23] [14]));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \adc_pn_data_pn[15]_i_1__0 
       (.I0(\adc_pn_data_pn_reg[23] [15]),
        .I1(adc_pnseq_sel_s[2]),
        .I2(adc_pnseq_sel_s[1]),
        .I3(adc_pnseq_sel_s[3]),
        .I4(adc_pnseq_sel_s[0]),
        .I5(Q[15]),
        .O(\adc_pn1_data_pn_reg[23] [15]));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \adc_pn_data_pn[16]_i_1__0 
       (.I0(\adc_pn_data_pn_reg[23] [16]),
        .I1(adc_pnseq_sel_s[2]),
        .I2(adc_pnseq_sel_s[1]),
        .I3(adc_pnseq_sel_s[3]),
        .I4(adc_pnseq_sel_s[0]),
        .I5(Q[0]),
        .O(\adc_pn1_data_pn_reg[23] [16]));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \adc_pn_data_pn[17]_i_1__0 
       (.I0(\adc_pn_data_pn_reg[23] [17]),
        .I1(adc_pnseq_sel_s[2]),
        .I2(adc_pnseq_sel_s[1]),
        .I3(adc_pnseq_sel_s[3]),
        .I4(adc_pnseq_sel_s[0]),
        .I5(Q[1]),
        .O(\adc_pn1_data_pn_reg[23] [17]));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \adc_pn_data_pn[18]_i_1__0 
       (.I0(\adc_pn_data_pn_reg[23] [18]),
        .I1(adc_pnseq_sel_s[2]),
        .I2(adc_pnseq_sel_s[1]),
        .I3(adc_pnseq_sel_s[3]),
        .I4(adc_pnseq_sel_s[0]),
        .I5(Q[2]),
        .O(\adc_pn1_data_pn_reg[23] [18]));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \adc_pn_data_pn[19]_i_1__0 
       (.I0(\adc_pn_data_pn_reg[23] [19]),
        .I1(adc_pnseq_sel_s[2]),
        .I2(adc_pnseq_sel_s[1]),
        .I3(adc_pnseq_sel_s[3]),
        .I4(adc_pnseq_sel_s[0]),
        .I5(Q[3]),
        .O(\adc_pn1_data_pn_reg[23] [19]));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \adc_pn_data_pn[1]_i_1__0 
       (.I0(\adc_pn_data_pn_reg[23] [1]),
        .I1(adc_pnseq_sel_s[2]),
        .I2(adc_pnseq_sel_s[1]),
        .I3(adc_pnseq_sel_s[3]),
        .I4(adc_pnseq_sel_s[0]),
        .I5(Q[1]),
        .O(\adc_pn1_data_pn_reg[23] [1]));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \adc_pn_data_pn[20]_i_1__0 
       (.I0(\adc_pn_data_pn_reg[23] [20]),
        .I1(adc_pnseq_sel_s[2]),
        .I2(adc_pnseq_sel_s[1]),
        .I3(adc_pnseq_sel_s[3]),
        .I4(adc_pnseq_sel_s[0]),
        .I5(Q[4]),
        .O(\adc_pn1_data_pn_reg[23] [20]));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \adc_pn_data_pn[21]_i_1__0 
       (.I0(\adc_pn_data_pn_reg[23] [21]),
        .I1(adc_pnseq_sel_s[2]),
        .I2(adc_pnseq_sel_s[1]),
        .I3(adc_pnseq_sel_s[3]),
        .I4(adc_pnseq_sel_s[0]),
        .I5(Q[5]),
        .O(\adc_pn1_data_pn_reg[23] [21]));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \adc_pn_data_pn[22]_i_1__0 
       (.I0(\adc_pn_data_pn_reg[23] [22]),
        .I1(adc_pnseq_sel_s[2]),
        .I2(adc_pnseq_sel_s[1]),
        .I3(adc_pnseq_sel_s[3]),
        .I4(adc_pnseq_sel_s[0]),
        .I5(Q[6]),
        .O(\adc_pn1_data_pn_reg[23] [22]));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \adc_pn_data_pn[23]_i_1__0 
       (.I0(\adc_pn_data_pn_reg[23] [23]),
        .I1(adc_pnseq_sel_s[2]),
        .I2(adc_pnseq_sel_s[1]),
        .I3(adc_pnseq_sel_s[3]),
        .I4(adc_pnseq_sel_s[0]),
        .I5(Q[7]),
        .O(\adc_pn1_data_pn_reg[23] [23]));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \adc_pn_data_pn[2]_i_1__0 
       (.I0(\adc_pn_data_pn_reg[23] [2]),
        .I1(adc_pnseq_sel_s[2]),
        .I2(adc_pnseq_sel_s[1]),
        .I3(adc_pnseq_sel_s[3]),
        .I4(adc_pnseq_sel_s[0]),
        .I5(Q[2]),
        .O(\adc_pn1_data_pn_reg[23] [2]));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \adc_pn_data_pn[3]_i_1__0 
       (.I0(\adc_pn_data_pn_reg[23] [3]),
        .I1(adc_pnseq_sel_s[2]),
        .I2(adc_pnseq_sel_s[1]),
        .I3(adc_pnseq_sel_s[3]),
        .I4(adc_pnseq_sel_s[0]),
        .I5(Q[3]),
        .O(\adc_pn1_data_pn_reg[23] [3]));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \adc_pn_data_pn[4]_i_1__0 
       (.I0(\adc_pn_data_pn_reg[23] [4]),
        .I1(adc_pnseq_sel_s[2]),
        .I2(adc_pnseq_sel_s[1]),
        .I3(adc_pnseq_sel_s[3]),
        .I4(adc_pnseq_sel_s[0]),
        .I5(Q[4]),
        .O(\adc_pn1_data_pn_reg[23] [4]));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \adc_pn_data_pn[5]_i_1__0 
       (.I0(\adc_pn_data_pn_reg[23] [5]),
        .I1(adc_pnseq_sel_s[2]),
        .I2(adc_pnseq_sel_s[1]),
        .I3(adc_pnseq_sel_s[3]),
        .I4(adc_pnseq_sel_s[0]),
        .I5(Q[5]),
        .O(\adc_pn1_data_pn_reg[23] [5]));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \adc_pn_data_pn[6]_i_1__0 
       (.I0(\adc_pn_data_pn_reg[23] [6]),
        .I1(adc_pnseq_sel_s[2]),
        .I2(adc_pnseq_sel_s[1]),
        .I3(adc_pnseq_sel_s[3]),
        .I4(adc_pnseq_sel_s[0]),
        .I5(Q[6]),
        .O(\adc_pn1_data_pn_reg[23] [6]));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \adc_pn_data_pn[7]_i_1__0 
       (.I0(\adc_pn_data_pn_reg[23] [7]),
        .I1(adc_pnseq_sel_s[2]),
        .I2(adc_pnseq_sel_s[1]),
        .I3(adc_pnseq_sel_s[3]),
        .I4(adc_pnseq_sel_s[0]),
        .I5(Q[7]),
        .O(\adc_pn1_data_pn_reg[23] [7]));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \adc_pn_data_pn[8]_i_1__0 
       (.I0(\adc_pn_data_pn_reg[23] [8]),
        .I1(adc_pnseq_sel_s[2]),
        .I2(adc_pnseq_sel_s[1]),
        .I3(adc_pnseq_sel_s[3]),
        .I4(adc_pnseq_sel_s[0]),
        .I5(Q[8]),
        .O(\adc_pn1_data_pn_reg[23] [8]));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \adc_pn_data_pn[9]_i_1__0 
       (.I0(\adc_pn_data_pn_reg[23] [9]),
        .I1(adc_pnseq_sel_s[2]),
        .I2(adc_pnseq_sel_s[1]),
        .I3(adc_pnseq_sel_s[3]),
        .I4(adc_pnseq_sel_s[0]),
        .I5(Q[9]),
        .O(\adc_pn1_data_pn_reg[23] [9]));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    adc_pn_valid_in_i_1__0
       (.I0(adc_pn1_valid_in),
        .I1(adc_pnseq_sel_s[2]),
        .I2(adc_pnseq_sel_s[1]),
        .I3(adc_pnseq_sel_s[3]),
        .I4(adc_pnseq_sel_s[0]),
        .I5(adc_pn_valid_in_reg),
        .O(adc_pn1_valid_in_reg));
  LUT2 #(
    .INIT(4'h6)) 
    \d_data_cntrl_int[72]_i_1__1 
       (.I0(d_xfer_toggle_m2),
        .I1(d_xfer_toggle_m3),
        .O(d_xfer_toggle_s));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_int_reg[0] 
       (.C(clk),
        .CE(d_xfer_toggle_s),
        .CLR(AR),
        .D(up_xfer_data[0]),
        .Q(\d_data_cntrl_int_reg_n_0_[0] ));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_int_reg[1] 
       (.C(clk),
        .CE(d_xfer_toggle_s),
        .CLR(AR),
        .D(up_xfer_data[1]),
        .Q(\d_data_cntrl_int_reg_n_0_[1] ));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_int_reg[2] 
       (.C(clk),
        .CE(d_xfer_toggle_s),
        .CLR(AR),
        .D(up_xfer_data[2]),
        .Q(\d_data_cntrl_int_reg_n_0_[2] ));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_int_reg[3] 
       (.C(clk),
        .CE(d_xfer_toggle_s),
        .CLR(AR),
        .D(up_xfer_data[3]),
        .Q(\d_data_cntrl_int_reg_n_0_[3] ));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_int_reg[4] 
       (.C(clk),
        .CE(d_xfer_toggle_s),
        .CLR(AR),
        .D(up_xfer_data[4]),
        .Q(adc_pnseq_sel_s[0]));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_int_reg[5] 
       (.C(clk),
        .CE(d_xfer_toggle_s),
        .CLR(AR),
        .D(up_xfer_data[5]),
        .Q(adc_pnseq_sel_s[1]));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_int_reg[6] 
       (.C(clk),
        .CE(d_xfer_toggle_s),
        .CLR(AR),
        .D(up_xfer_data[6]),
        .Q(adc_pnseq_sel_s[2]));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_int_reg[72] 
       (.C(clk),
        .CE(d_xfer_toggle_s),
        .CLR(AR),
        .D(up_xfer_data[72]),
        .Q(adc_enable_i1));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_int_reg[73] 
       (.C(clk),
        .CE(d_xfer_toggle_s),
        .CLR(AR),
        .D(up_xfer_data[73]),
        .Q(adc_dfmt_enable_s));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_int_reg[74] 
       (.C(clk),
        .CE(d_xfer_toggle_s),
        .CLR(AR),
        .D(up_xfer_data[74]),
        .Q(adc_dfmt_type_s));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_int_reg[75] 
       (.C(clk),
        .CE(d_xfer_toggle_s),
        .CLR(AR),
        .D(up_xfer_data[75]),
        .Q(adc_dfmt_se_s));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_int_reg[7] 
       (.C(clk),
        .CE(d_xfer_toggle_s),
        .CLR(AR),
        .D(up_xfer_data[7]),
        .Q(adc_pnseq_sel_s[3]));
  (* ASYNC_REG *) 
  FDCE #(
    .INIT(1'b0)) 
    d_xfer_toggle_m1_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(AR),
        .D(up_xfer_toggle),
        .Q(d_xfer_toggle_m1));
  (* ASYNC_REG *) 
  FDCE #(
    .INIT(1'b0)) 
    d_xfer_toggle_m2_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(AR),
        .D(d_xfer_toggle_m1),
        .Q(d_xfer_toggle_m2));
  (* ASYNC_REG *) 
  FDCE #(
    .INIT(1'b0)) 
    d_xfer_toggle_m3_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(AR),
        .D(d_xfer_toggle_m2),
        .Q(d_xfer_toggle_m3));
  FDCE #(
    .INIT(1'b0)) 
    d_xfer_toggle_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(AR),
        .D(d_xfer_toggle_m3),
        .Q(d_xfer_toggle));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000002)) 
    \data_int[0]_i_1__1 
       (.I0(\data_int_reg[11]_0 [0]),
        .I1(\d_data_cntrl_int_reg_n_0_[1] ),
        .I2(\d_data_cntrl_int_reg_n_0_[0] ),
        .I3(\d_data_cntrl_int_reg_n_0_[3] ),
        .I4(\d_data_cntrl_int_reg_n_0_[2] ),
        .I5(\data_int_reg[11] [0]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000002)) 
    \data_int[10]_i_1__1 
       (.I0(\data_int_reg[11]_0 [10]),
        .I1(\d_data_cntrl_int_reg_n_0_[1] ),
        .I2(\d_data_cntrl_int_reg_n_0_[0] ),
        .I3(\d_data_cntrl_int_reg_n_0_[3] ),
        .I4(\d_data_cntrl_int_reg_n_0_[2] ),
        .I5(\data_int_reg[11] [10]),
        .O(D[10]));
  LUT5 #(
    .INIT(32'h1DE2E2E2)) 
    \data_int[11]_i_1__1 
       (.I0(\data_int_reg[11] [11]),
        .I1(\data_int[15]_i_2__1_n_0 ),
        .I2(\data_int_reg[11]_0 [11]),
        .I3(adc_dfmt_type_s),
        .I4(adc_dfmt_enable_s),
        .O(D[11]));
  LUT6 #(
    .INIT(64'h02A2A80800000000)) 
    \data_int[15]_i_1__1 
       (.I0(adc_dfmt_se_s),
        .I1(\data_int_reg[11] [11]),
        .I2(\data_int[15]_i_2__1_n_0 ),
        .I3(\data_int_reg[11]_0 [11]),
        .I4(adc_dfmt_type_s),
        .I5(adc_dfmt_enable_s),
        .O(D[12]));
  LUT4 #(
    .INIT(16'h0001)) 
    \data_int[15]_i_2__1 
       (.I0(\d_data_cntrl_int_reg_n_0_[1] ),
        .I1(\d_data_cntrl_int_reg_n_0_[0] ),
        .I2(\d_data_cntrl_int_reg_n_0_[3] ),
        .I3(\d_data_cntrl_int_reg_n_0_[2] ),
        .O(\data_int[15]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000002)) 
    \data_int[1]_i_1__1 
       (.I0(\data_int_reg[11]_0 [1]),
        .I1(\d_data_cntrl_int_reg_n_0_[1] ),
        .I2(\d_data_cntrl_int_reg_n_0_[0] ),
        .I3(\d_data_cntrl_int_reg_n_0_[3] ),
        .I4(\d_data_cntrl_int_reg_n_0_[2] ),
        .I5(\data_int_reg[11] [1]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000002)) 
    \data_int[2]_i_1__1 
       (.I0(\data_int_reg[11]_0 [2]),
        .I1(\d_data_cntrl_int_reg_n_0_[1] ),
        .I2(\d_data_cntrl_int_reg_n_0_[0] ),
        .I3(\d_data_cntrl_int_reg_n_0_[3] ),
        .I4(\d_data_cntrl_int_reg_n_0_[2] ),
        .I5(\data_int_reg[11] [2]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000002)) 
    \data_int[3]_i_1__1 
       (.I0(\data_int_reg[11]_0 [3]),
        .I1(\d_data_cntrl_int_reg_n_0_[1] ),
        .I2(\d_data_cntrl_int_reg_n_0_[0] ),
        .I3(\d_data_cntrl_int_reg_n_0_[3] ),
        .I4(\d_data_cntrl_int_reg_n_0_[2] ),
        .I5(\data_int_reg[11] [3]),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000002)) 
    \data_int[4]_i_1__1 
       (.I0(\data_int_reg[11]_0 [4]),
        .I1(\d_data_cntrl_int_reg_n_0_[1] ),
        .I2(\d_data_cntrl_int_reg_n_0_[0] ),
        .I3(\d_data_cntrl_int_reg_n_0_[3] ),
        .I4(\d_data_cntrl_int_reg_n_0_[2] ),
        .I5(\data_int_reg[11] [4]),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000002)) 
    \data_int[5]_i_1__1 
       (.I0(\data_int_reg[11]_0 [5]),
        .I1(\d_data_cntrl_int_reg_n_0_[1] ),
        .I2(\d_data_cntrl_int_reg_n_0_[0] ),
        .I3(\d_data_cntrl_int_reg_n_0_[3] ),
        .I4(\d_data_cntrl_int_reg_n_0_[2] ),
        .I5(\data_int_reg[11] [5]),
        .O(D[5]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000002)) 
    \data_int[6]_i_1__1 
       (.I0(\data_int_reg[11]_0 [6]),
        .I1(\d_data_cntrl_int_reg_n_0_[1] ),
        .I2(\d_data_cntrl_int_reg_n_0_[0] ),
        .I3(\d_data_cntrl_int_reg_n_0_[3] ),
        .I4(\d_data_cntrl_int_reg_n_0_[2] ),
        .I5(\data_int_reg[11] [6]),
        .O(D[6]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000002)) 
    \data_int[7]_i_1__1 
       (.I0(\data_int_reg[11]_0 [7]),
        .I1(\d_data_cntrl_int_reg_n_0_[1] ),
        .I2(\d_data_cntrl_int_reg_n_0_[0] ),
        .I3(\d_data_cntrl_int_reg_n_0_[3] ),
        .I4(\d_data_cntrl_int_reg_n_0_[2] ),
        .I5(\data_int_reg[11] [7]),
        .O(D[7]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000002)) 
    \data_int[8]_i_1__1 
       (.I0(\data_int_reg[11]_0 [8]),
        .I1(\d_data_cntrl_int_reg_n_0_[1] ),
        .I2(\d_data_cntrl_int_reg_n_0_[0] ),
        .I3(\d_data_cntrl_int_reg_n_0_[3] ),
        .I4(\d_data_cntrl_int_reg_n_0_[2] ),
        .I5(\data_int_reg[11] [8]),
        .O(D[8]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000002)) 
    \data_int[9]_i_1__1 
       (.I0(\data_int_reg[11]_0 [9]),
        .I1(\d_data_cntrl_int_reg_n_0_[1] ),
        .I2(\d_data_cntrl_int_reg_n_0_[0] ),
        .I3(\d_data_cntrl_int_reg_n_0_[3] ),
        .I4(\d_data_cntrl_int_reg_n_0_[2] ),
        .I5(\data_int_reg[11] [9]),
        .O(D[9]));
  LUT1 #(
    .INIT(2'h1)) 
    \up_xfer_count[0]_i_1__1 
       (.I0(up_xfer_count_reg[0]),
        .O(p_0_in__2[0]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \up_xfer_count[1]_i_1__1 
       (.I0(up_xfer_count_reg[0]),
        .I1(up_xfer_count_reg[1]),
        .O(p_0_in__2[1]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \up_xfer_count[2]_i_1__1 
       (.I0(up_xfer_count_reg[1]),
        .I1(up_xfer_count_reg[0]),
        .I2(up_xfer_count_reg[2]),
        .O(p_0_in__2[2]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \up_xfer_count[3]_i_1__1 
       (.I0(up_xfer_count_reg[2]),
        .I1(up_xfer_count_reg[0]),
        .I2(up_xfer_count_reg[1]),
        .I3(up_xfer_count_reg[3]),
        .O(p_0_in__2[3]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \up_xfer_count[4]_i_1__1 
       (.I0(up_xfer_count_reg[3]),
        .I1(up_xfer_count_reg[1]),
        .I2(up_xfer_count_reg[0]),
        .I3(up_xfer_count_reg[2]),
        .I4(up_xfer_count_reg[4]),
        .O(p_0_in__2[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \up_xfer_count[5]_i_1__1 
       (.I0(up_xfer_count_reg[4]),
        .I1(up_xfer_count_reg[2]),
        .I2(up_xfer_count_reg[0]),
        .I3(up_xfer_count_reg[1]),
        .I4(up_xfer_count_reg[3]),
        .I5(up_xfer_count_reg[5]),
        .O(p_0_in__2[5]));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_count_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_0_in__2[0]),
        .Q(up_xfer_count_reg[0]),
        .R(p_0_in_14));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_count_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_0_in__2[1]),
        .Q(up_xfer_count_reg[1]),
        .R(p_0_in_14));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_count_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_0_in__2[2]),
        .Q(up_xfer_count_reg[2]),
        .R(p_0_in_14));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_count_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_0_in__2[3]),
        .Q(up_xfer_count_reg[3]),
        .R(p_0_in_14));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_count_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_0_in__2[4]),
        .Q(up_xfer_count_reg[4]),
        .R(p_0_in_14));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_count_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_0_in__2[5]),
        .Q(up_xfer_count_reg[5]),
        .R(p_0_in_14));
  LUT3 #(
    .INIT(8'h82)) 
    \up_xfer_data[75]_i_1__1 
       (.I0(\up_xfer_data[75]_i_2__1_n_0 ),
        .I1(up_xfer_state),
        .I2(up_xfer_toggle),
        .O(\up_xfer_data[75]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \up_xfer_data[75]_i_2__1 
       (.I0(up_xfer_count_reg[2]),
        .I1(up_xfer_count_reg[3]),
        .I2(up_xfer_count_reg[0]),
        .I3(up_xfer_count_reg[1]),
        .I4(up_xfer_count_reg[5]),
        .I5(up_xfer_count_reg[4]),
        .O(\up_xfer_data[75]_i_2__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[0] 
       (.C(s_axi_aclk),
        .CE(\up_xfer_data[75]_i_1__1_n_0 ),
        .D(\up_xfer_data_reg[75]_0 [0]),
        .Q(up_xfer_data[0]),
        .R(p_0_in_14));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[1] 
       (.C(s_axi_aclk),
        .CE(\up_xfer_data[75]_i_1__1_n_0 ),
        .D(\up_xfer_data_reg[75]_0 [1]),
        .Q(up_xfer_data[1]),
        .R(p_0_in_14));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[2] 
       (.C(s_axi_aclk),
        .CE(\up_xfer_data[75]_i_1__1_n_0 ),
        .D(\up_xfer_data_reg[75]_0 [2]),
        .Q(up_xfer_data[2]),
        .R(p_0_in_14));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[3] 
       (.C(s_axi_aclk),
        .CE(\up_xfer_data[75]_i_1__1_n_0 ),
        .D(\up_xfer_data_reg[75]_0 [3]),
        .Q(up_xfer_data[3]),
        .R(p_0_in_14));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[4] 
       (.C(s_axi_aclk),
        .CE(\up_xfer_data[75]_i_1__1_n_0 ),
        .D(\up_xfer_data_reg[75]_0 [4]),
        .Q(up_xfer_data[4]),
        .R(p_0_in_14));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[5] 
       (.C(s_axi_aclk),
        .CE(\up_xfer_data[75]_i_1__1_n_0 ),
        .D(\up_xfer_data_reg[75]_0 [5]),
        .Q(up_xfer_data[5]),
        .R(p_0_in_14));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[6] 
       (.C(s_axi_aclk),
        .CE(\up_xfer_data[75]_i_1__1_n_0 ),
        .D(\up_xfer_data_reg[75]_0 [6]),
        .Q(up_xfer_data[6]),
        .R(p_0_in_14));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[72] 
       (.C(s_axi_aclk),
        .CE(\up_xfer_data[75]_i_1__1_n_0 ),
        .D(\up_xfer_data_reg[75]_0 [8]),
        .Q(up_xfer_data[72]),
        .R(p_0_in_14));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[73] 
       (.C(s_axi_aclk),
        .CE(\up_xfer_data[75]_i_1__1_n_0 ),
        .D(\up_xfer_data_reg[75]_0 [9]),
        .Q(up_xfer_data[73]),
        .R(p_0_in_14));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[74] 
       (.C(s_axi_aclk),
        .CE(\up_xfer_data[75]_i_1__1_n_0 ),
        .D(\up_xfer_data_reg[75]_0 [10]),
        .Q(up_xfer_data[74]),
        .R(p_0_in_14));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[75] 
       (.C(s_axi_aclk),
        .CE(\up_xfer_data[75]_i_1__1_n_0 ),
        .D(\up_xfer_data_reg[75]_0 [11]),
        .Q(up_xfer_data[75]),
        .R(p_0_in_14));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[7] 
       (.C(s_axi_aclk),
        .CE(\up_xfer_data[75]_i_1__1_n_0 ),
        .D(\up_xfer_data_reg[75]_0 [7]),
        .Q(up_xfer_data[7]),
        .R(p_0_in_14));
  (* ASYNC_REG *) 
  FDRE #(
    .INIT(1'b0)) 
    up_xfer_state_m1_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(d_xfer_toggle),
        .Q(up_xfer_state_m1),
        .R(p_0_in_14));
  (* ASYNC_REG *) 
  FDRE #(
    .INIT(1'b0)) 
    up_xfer_state_m2_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(up_xfer_state_m1),
        .Q(up_xfer_state_m2),
        .R(p_0_in_14));
  (* ASYNC_REG *) 
  FDRE #(
    .INIT(1'b0)) 
    up_xfer_state_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(up_xfer_state_m2),
        .Q(up_xfer_state),
        .R(p_0_in_14));
  LUT1 #(
    .INIT(2'h1)) 
    up_xfer_toggle_i_1__1
       (.I0(up_xfer_toggle),
        .O(p_2_in));
  FDRE #(
    .INIT(1'b0)) 
    up_xfer_toggle_reg
       (.C(s_axi_aclk),
        .CE(\up_xfer_data[75]_i_1__1_n_0 ),
        .D(p_2_in),
        .Q(up_xfer_toggle),
        .R(p_0_in_14));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_xfer_status
   (\up_data_status_int_reg[0]_0 ,
    \up_data_status_int_reg[1]_0 ,
    p_0_in_14,
    s_axi_aclk,
    clk,
    \d_xfer_count_reg[0]_0 ,
    adc_status_s,
    adc_dovf);
  output \up_data_status_int_reg[0]_0 ;
  output \up_data_status_int_reg[1]_0 ;
  input p_0_in_14;
  input s_axi_aclk;
  input clk;
  input \d_xfer_count_reg[0]_0 ;
  input adc_status_s;
  input adc_dovf;

  wire adc_dovf;
  wire adc_status_s;
  wire clk;
  wire [1:0]d_acc_data;
  wire \d_acc_data[1]_i_2_n_0 ;
  wire \d_acc_data_reg_n_0_[0] ;
  wire \d_acc_data_reg_n_0_[1] ;
  wire [5:0]d_xfer_count_reg;
  wire \d_xfer_count_reg[0]_0 ;
  wire [1:0]d_xfer_data;
  wire \d_xfer_data[0]_i_1_n_0 ;
  wire \d_xfer_data[1]_i_1__3_n_0 ;
  wire d_xfer_state;
  wire d_xfer_state_m1;
  wire d_xfer_state_m2;
  wire d_xfer_toggle;
  wire d_xfer_toggle_i_1__3_n_0;
  wire p_0_in_14;
  wire [5:0]p_0_in__13;
  wire s_axi_aclk;
  wire \up_data_status_int[0]_i_1_n_0 ;
  wire \up_data_status_int[1]_i_1_n_0 ;
  wire \up_data_status_int_reg[0]_0 ;
  wire \up_data_status_int_reg[1]_0 ;
  wire up_xfer_toggle;
  wire up_xfer_toggle_m1;
  wire up_xfer_toggle_m2;
  wire up_xfer_toggle_m3;

  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT5 #(
    .INIT(32'hFFFF7D00)) 
    \d_acc_data[0]_i_1 
       (.I0(\d_acc_data[1]_i_2_n_0 ),
        .I1(d_xfer_state),
        .I2(d_xfer_toggle),
        .I3(\d_acc_data_reg_n_0_[0] ),
        .I4(adc_dovf),
        .O(d_acc_data[0]));
  LUT5 #(
    .INIT(32'hFFFF7D00)) 
    \d_acc_data[1]_i_1__3 
       (.I0(\d_acc_data[1]_i_2_n_0 ),
        .I1(d_xfer_state),
        .I2(d_xfer_toggle),
        .I3(\d_acc_data_reg_n_0_[1] ),
        .I4(adc_status_s),
        .O(d_acc_data[1]));
  LUT6 #(
    .INIT(64'h0000000000000100)) 
    \d_acc_data[1]_i_2 
       (.I0(d_xfer_count_reg[5]),
        .I1(d_xfer_count_reg[4]),
        .I2(d_xfer_count_reg[1]),
        .I3(d_xfer_count_reg[0]),
        .I4(d_xfer_count_reg[3]),
        .I5(d_xfer_count_reg[2]),
        .O(\d_acc_data[1]_i_2_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \d_acc_data_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\d_xfer_count_reg[0]_0 ),
        .D(d_acc_data[0]),
        .Q(\d_acc_data_reg_n_0_[0] ));
  FDCE #(
    .INIT(1'b0)) 
    \d_acc_data_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\d_xfer_count_reg[0]_0 ),
        .D(d_acc_data[1]),
        .Q(\d_acc_data_reg_n_0_[1] ));
  LUT1 #(
    .INIT(2'h1)) 
    \d_xfer_count[0]_i_1__3 
       (.I0(d_xfer_count_reg[0]),
        .O(p_0_in__13[0]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \d_xfer_count[1]_i_1__3 
       (.I0(d_xfer_count_reg[0]),
        .I1(d_xfer_count_reg[1]),
        .O(p_0_in__13[1]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \d_xfer_count[2]_i_1__3 
       (.I0(d_xfer_count_reg[0]),
        .I1(d_xfer_count_reg[1]),
        .I2(d_xfer_count_reg[2]),
        .O(p_0_in__13[2]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \d_xfer_count[3]_i_1__3 
       (.I0(d_xfer_count_reg[1]),
        .I1(d_xfer_count_reg[0]),
        .I2(d_xfer_count_reg[2]),
        .I3(d_xfer_count_reg[3]),
        .O(p_0_in__13[3]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \d_xfer_count[4]_i_1__3 
       (.I0(d_xfer_count_reg[2]),
        .I1(d_xfer_count_reg[0]),
        .I2(d_xfer_count_reg[1]),
        .I3(d_xfer_count_reg[3]),
        .I4(d_xfer_count_reg[4]),
        .O(p_0_in__13[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \d_xfer_count[5]_i_1__3 
       (.I0(d_xfer_count_reg[3]),
        .I1(d_xfer_count_reg[1]),
        .I2(d_xfer_count_reg[0]),
        .I3(d_xfer_count_reg[2]),
        .I4(d_xfer_count_reg[4]),
        .I5(d_xfer_count_reg[5]),
        .O(p_0_in__13[5]));
  FDCE #(
    .INIT(1'b0)) 
    \d_xfer_count_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\d_xfer_count_reg[0]_0 ),
        .D(p_0_in__13[0]),
        .Q(d_xfer_count_reg[0]));
  FDCE #(
    .INIT(1'b0)) 
    \d_xfer_count_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\d_xfer_count_reg[0]_0 ),
        .D(p_0_in__13[1]),
        .Q(d_xfer_count_reg[1]));
  FDCE #(
    .INIT(1'b0)) 
    \d_xfer_count_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\d_xfer_count_reg[0]_0 ),
        .D(p_0_in__13[2]),
        .Q(d_xfer_count_reg[2]));
  FDCE #(
    .INIT(1'b0)) 
    \d_xfer_count_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\d_xfer_count_reg[0]_0 ),
        .D(p_0_in__13[3]),
        .Q(d_xfer_count_reg[3]));
  FDCE #(
    .INIT(1'b0)) 
    \d_xfer_count_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\d_xfer_count_reg[0]_0 ),
        .D(p_0_in__13[4]),
        .Q(d_xfer_count_reg[4]));
  FDCE #(
    .INIT(1'b0)) 
    \d_xfer_count_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\d_xfer_count_reg[0]_0 ),
        .D(p_0_in__13[5]),
        .Q(d_xfer_count_reg[5]));
  LUT5 #(
    .INIT(32'hFF7D8200)) 
    \d_xfer_data[0]_i_1 
       (.I0(\d_acc_data[1]_i_2_n_0 ),
        .I1(d_xfer_state),
        .I2(d_xfer_toggle),
        .I3(\d_acc_data_reg_n_0_[0] ),
        .I4(d_xfer_data[0]),
        .O(\d_xfer_data[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF7D8200)) 
    \d_xfer_data[1]_i_1__3 
       (.I0(\d_acc_data[1]_i_2_n_0 ),
        .I1(d_xfer_state),
        .I2(d_xfer_toggle),
        .I3(\d_acc_data_reg_n_0_[1] ),
        .I4(d_xfer_data[1]),
        .O(\d_xfer_data[1]_i_1__3_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \d_xfer_data_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\d_xfer_count_reg[0]_0 ),
        .D(\d_xfer_data[0]_i_1_n_0 ),
        .Q(d_xfer_data[0]));
  FDCE #(
    .INIT(1'b0)) 
    \d_xfer_data_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\d_xfer_count_reg[0]_0 ),
        .D(\d_xfer_data[1]_i_1__3_n_0 ),
        .Q(d_xfer_data[1]));
  (* ASYNC_REG *) 
  FDCE #(
    .INIT(1'b0)) 
    d_xfer_state_m1_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(\d_xfer_count_reg[0]_0 ),
        .D(up_xfer_toggle),
        .Q(d_xfer_state_m1));
  (* ASYNC_REG *) 
  FDCE #(
    .INIT(1'b0)) 
    d_xfer_state_m2_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(\d_xfer_count_reg[0]_0 ),
        .D(d_xfer_state_m1),
        .Q(d_xfer_state_m2));
  (* ASYNC_REG *) 
  FDCE #(
    .INIT(1'b0)) 
    d_xfer_state_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(\d_xfer_count_reg[0]_0 ),
        .D(d_xfer_state_m2),
        .Q(d_xfer_state));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'h72)) 
    d_xfer_toggle_i_1__3
       (.I0(\d_acc_data[1]_i_2_n_0 ),
        .I1(d_xfer_state),
        .I2(d_xfer_toggle),
        .O(d_xfer_toggle_i_1__3_n_0));
  FDCE #(
    .INIT(1'b0)) 
    d_xfer_toggle_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(\d_xfer_count_reg[0]_0 ),
        .D(d_xfer_toggle_i_1__3_n_0),
        .Q(d_xfer_toggle));
  LUT4 #(
    .INIT(16'hEB28)) 
    \up_data_status_int[0]_i_1 
       (.I0(d_xfer_data[0]),
        .I1(up_xfer_toggle_m2),
        .I2(up_xfer_toggle_m3),
        .I3(\up_data_status_int_reg[0]_0 ),
        .O(\up_data_status_int[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \up_data_status_int[1]_i_1 
       (.I0(d_xfer_data[1]),
        .I1(up_xfer_toggle_m2),
        .I2(up_xfer_toggle_m3),
        .I3(\up_data_status_int_reg[1]_0 ),
        .O(\up_data_status_int[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_data_status_int_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\up_data_status_int[0]_i_1_n_0 ),
        .Q(\up_data_status_int_reg[0]_0 ),
        .R(p_0_in_14));
  FDRE #(
    .INIT(1'b0)) 
    \up_data_status_int_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\up_data_status_int[1]_i_1_n_0 ),
        .Q(\up_data_status_int_reg[1]_0 ),
        .R(p_0_in_14));
  (* ASYNC_REG *) 
  FDRE #(
    .INIT(1'b0)) 
    up_xfer_toggle_m1_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(d_xfer_toggle),
        .Q(up_xfer_toggle_m1),
        .R(p_0_in_14));
  (* ASYNC_REG *) 
  FDRE #(
    .INIT(1'b0)) 
    up_xfer_toggle_m2_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(up_xfer_toggle_m1),
        .Q(up_xfer_toggle_m2),
        .R(p_0_in_14));
  (* ASYNC_REG *) 
  FDRE #(
    .INIT(1'b0)) 
    up_xfer_toggle_m3_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(up_xfer_toggle_m2),
        .Q(up_xfer_toggle_m3),
        .R(p_0_in_14));
  FDRE #(
    .INIT(1'b0)) 
    up_xfer_toggle_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(up_xfer_toggle_m3),
        .Q(up_xfer_toggle),
        .R(p_0_in_14));
endmodule

(* ORIG_REF_NAME = "up_xfer_status" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_xfer_status__parameterized0
   (\up_scratch_reg[0] ,
    \up_data_status_int_reg[0]_0 ,
    \up_data_status_int_reg[0]_1 ,
    s_axi_aclk,
    clk,
    \d_xfer_count_reg[5]_0 ,
    Q,
    \up_rdata_int[0]_i_4__1 ,
    \up_rdata_int[0]_i_4__1_0 ,
    \up_rdata_int[0]_i_4__1_1 ,
    dac_dunf);
  output \up_scratch_reg[0] ;
  output \up_data_status_int_reg[0]_0 ;
  input \up_data_status_int_reg[0]_1 ;
  input s_axi_aclk;
  input clk;
  input \d_xfer_count_reg[5]_0 ;
  input [0:0]Q;
  input [1:0]\up_rdata_int[0]_i_4__1 ;
  input \up_rdata_int[0]_i_4__1_0 ;
  input [0:0]\up_rdata_int[0]_i_4__1_1 ;
  input dac_dunf;

  wire [0:0]Q;
  wire clk;
  wire [0:0]d_acc_data;
  wire \d_acc_data[0]_i_2_n_0 ;
  wire \d_acc_data_reg_n_0_[0] ;
  wire \d_acc_data_reg_n_0_[1] ;
  wire [5:0]d_xfer_count_reg;
  wire \d_xfer_count_reg[5]_0 ;
  wire [1:0]d_xfer_data;
  wire \d_xfer_data[0]_i_1__0_n_0 ;
  wire \d_xfer_data[1]_i_1__4_n_0 ;
  wire d_xfer_state;
  wire d_xfer_state_m1;
  wire d_xfer_state_m2;
  wire d_xfer_toggle;
  wire d_xfer_toggle_i_1__4_n_0;
  wire dac_dunf;
  wire data8;
  wire [5:0]p_0_in__5;
  wire s_axi_aclk;
  wire \up_data_status_int[0]_i_1__0_n_0 ;
  wire \up_data_status_int[1]_i_1__0_n_0 ;
  wire \up_data_status_int_reg[0]_0 ;
  wire \up_data_status_int_reg[0]_1 ;
  wire [1:0]\up_rdata_int[0]_i_4__1 ;
  wire \up_rdata_int[0]_i_4__1_0 ;
  wire [0:0]\up_rdata_int[0]_i_4__1_1 ;
  wire \up_scratch_reg[0] ;
  wire up_xfer_toggle;
  wire up_xfer_toggle_m1;
  wire up_xfer_toggle_m2;
  wire up_xfer_toggle_m3;

  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT5 #(
    .INIT(32'hFFF6FF00)) 
    \d_acc_data[0]_i_1__0 
       (.I0(d_xfer_toggle),
        .I1(d_xfer_state),
        .I2(\d_acc_data[0]_i_2_n_0 ),
        .I3(dac_dunf),
        .I4(\d_acc_data_reg_n_0_[0] ),
        .O(d_acc_data));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEFF)) 
    \d_acc_data[0]_i_2 
       (.I0(d_xfer_count_reg[2]),
        .I1(d_xfer_count_reg[3]),
        .I2(d_xfer_count_reg[1]),
        .I3(d_xfer_count_reg[0]),
        .I4(d_xfer_count_reg[5]),
        .I5(d_xfer_count_reg[4]),
        .O(\d_acc_data[0]_i_2_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \d_acc_data_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\d_xfer_count_reg[5]_0 ),
        .D(d_acc_data),
        .Q(\d_acc_data_reg_n_0_[0] ));
  FDCE #(
    .INIT(1'b0)) 
    \d_acc_data_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\d_xfer_count_reg[5]_0 ),
        .D(1'b1),
        .Q(\d_acc_data_reg_n_0_[1] ));
  LUT1 #(
    .INIT(2'h1)) 
    \d_xfer_count[0]_i_1__4 
       (.I0(d_xfer_count_reg[0]),
        .O(p_0_in__5[0]));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \d_xfer_count[1]_i_1__4 
       (.I0(d_xfer_count_reg[0]),
        .I1(d_xfer_count_reg[1]),
        .O(p_0_in__5[1]));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \d_xfer_count[2]_i_1__4 
       (.I0(d_xfer_count_reg[0]),
        .I1(d_xfer_count_reg[1]),
        .I2(d_xfer_count_reg[2]),
        .O(p_0_in__5[2]));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \d_xfer_count[3]_i_1__4 
       (.I0(d_xfer_count_reg[3]),
        .I1(d_xfer_count_reg[0]),
        .I2(d_xfer_count_reg[1]),
        .I3(d_xfer_count_reg[2]),
        .O(p_0_in__5[3]));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \d_xfer_count[4]_i_1__4 
       (.I0(d_xfer_count_reg[4]),
        .I1(d_xfer_count_reg[2]),
        .I2(d_xfer_count_reg[1]),
        .I3(d_xfer_count_reg[0]),
        .I4(d_xfer_count_reg[3]),
        .O(p_0_in__5[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \d_xfer_count[5]_i_1__4 
       (.I0(d_xfer_count_reg[5]),
        .I1(d_xfer_count_reg[3]),
        .I2(d_xfer_count_reg[0]),
        .I3(d_xfer_count_reg[1]),
        .I4(d_xfer_count_reg[2]),
        .I5(d_xfer_count_reg[4]),
        .O(p_0_in__5[5]));
  FDCE #(
    .INIT(1'b0)) 
    \d_xfer_count_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\d_xfer_count_reg[5]_0 ),
        .D(p_0_in__5[0]),
        .Q(d_xfer_count_reg[0]));
  FDCE #(
    .INIT(1'b0)) 
    \d_xfer_count_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\d_xfer_count_reg[5]_0 ),
        .D(p_0_in__5[1]),
        .Q(d_xfer_count_reg[1]));
  FDCE #(
    .INIT(1'b0)) 
    \d_xfer_count_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\d_xfer_count_reg[5]_0 ),
        .D(p_0_in__5[2]),
        .Q(d_xfer_count_reg[2]));
  FDCE #(
    .INIT(1'b0)) 
    \d_xfer_count_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\d_xfer_count_reg[5]_0 ),
        .D(p_0_in__5[3]),
        .Q(d_xfer_count_reg[3]));
  FDCE #(
    .INIT(1'b0)) 
    \d_xfer_count_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\d_xfer_count_reg[5]_0 ),
        .D(p_0_in__5[4]),
        .Q(d_xfer_count_reg[4]));
  FDCE #(
    .INIT(1'b0)) 
    \d_xfer_count_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\d_xfer_count_reg[5]_0 ),
        .D(p_0_in__5[5]),
        .Q(d_xfer_count_reg[5]));
  LUT5 #(
    .INIT(32'hFFF60900)) 
    \d_xfer_data[0]_i_1__0 
       (.I0(d_xfer_toggle),
        .I1(d_xfer_state),
        .I2(\d_acc_data[0]_i_2_n_0 ),
        .I3(\d_acc_data_reg_n_0_[0] ),
        .I4(d_xfer_data[0]),
        .O(\d_xfer_data[0]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFF60900)) 
    \d_xfer_data[1]_i_1__4 
       (.I0(d_xfer_toggle),
        .I1(d_xfer_state),
        .I2(\d_acc_data[0]_i_2_n_0 ),
        .I3(\d_acc_data_reg_n_0_[1] ),
        .I4(d_xfer_data[1]),
        .O(\d_xfer_data[1]_i_1__4_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \d_xfer_data_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\d_xfer_count_reg[5]_0 ),
        .D(\d_xfer_data[0]_i_1__0_n_0 ),
        .Q(d_xfer_data[0]));
  FDCE #(
    .INIT(1'b0)) 
    \d_xfer_data_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\d_xfer_count_reg[5]_0 ),
        .D(\d_xfer_data[1]_i_1__4_n_0 ),
        .Q(d_xfer_data[1]));
  (* ASYNC_REG *) 
  FDCE #(
    .INIT(1'b0)) 
    d_xfer_state_m1_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(\d_xfer_count_reg[5]_0 ),
        .D(up_xfer_toggle),
        .Q(d_xfer_state_m1));
  (* ASYNC_REG *) 
  FDCE #(
    .INIT(1'b0)) 
    d_xfer_state_m2_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(\d_xfer_count_reg[5]_0 ),
        .D(d_xfer_state_m1),
        .Q(d_xfer_state_m2));
  (* ASYNC_REG *) 
  FDCE #(
    .INIT(1'b0)) 
    d_xfer_state_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(\d_xfer_count_reg[5]_0 ),
        .D(d_xfer_state_m2),
        .Q(d_xfer_state));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT3 #(
    .INIT(8'hA3)) 
    d_xfer_toggle_i_1__4
       (.I0(d_xfer_toggle),
        .I1(d_xfer_state),
        .I2(\d_acc_data[0]_i_2_n_0 ),
        .O(d_xfer_toggle_i_1__4_n_0));
  FDCE #(
    .INIT(1'b0)) 
    d_xfer_toggle_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(\d_xfer_count_reg[5]_0 ),
        .D(d_xfer_toggle_i_1__4_n_0),
        .Q(d_xfer_toggle));
  LUT4 #(
    .INIT(16'hEB28)) 
    \up_data_status_int[0]_i_1__0 
       (.I0(d_xfer_data[0]),
        .I1(up_xfer_toggle_m2),
        .I2(up_xfer_toggle_m3),
        .I3(\up_data_status_int_reg[0]_0 ),
        .O(\up_data_status_int[0]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \up_data_status_int[1]_i_1__0 
       (.I0(d_xfer_data[1]),
        .I1(up_xfer_toggle_m2),
        .I2(up_xfer_toggle_m3),
        .I3(data8),
        .O(\up_data_status_int[1]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_data_status_int_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\up_data_status_int[0]_i_1__0_n_0 ),
        .Q(\up_data_status_int_reg[0]_0 ),
        .R(\up_data_status_int_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_data_status_int_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\up_data_status_int[1]_i_1__0_n_0 ),
        .Q(data8),
        .R(\up_data_status_int_reg[0]_1 ));
  LUT6 #(
    .INIT(64'h300F0F0530FF0F05)) 
    \up_rdata_int[0]_i_8__0 
       (.I0(Q),
        .I1(data8),
        .I2(\up_rdata_int[0]_i_4__1 [0]),
        .I3(\up_rdata_int[0]_i_4__1_0 ),
        .I4(\up_rdata_int[0]_i_4__1 [1]),
        .I5(\up_rdata_int[0]_i_4__1_1 ),
        .O(\up_scratch_reg[0] ));
  (* ASYNC_REG *) 
  FDRE #(
    .INIT(1'b0)) 
    up_xfer_toggle_m1_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(d_xfer_toggle),
        .Q(up_xfer_toggle_m1),
        .R(\up_data_status_int_reg[0]_1 ));
  (* ASYNC_REG *) 
  FDRE #(
    .INIT(1'b0)) 
    up_xfer_toggle_m2_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(up_xfer_toggle_m1),
        .Q(up_xfer_toggle_m2),
        .R(\up_data_status_int_reg[0]_1 ));
  (* ASYNC_REG *) 
  FDRE #(
    .INIT(1'b0)) 
    up_xfer_toggle_m3_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(up_xfer_toggle_m2),
        .Q(up_xfer_toggle_m3),
        .R(\up_data_status_int_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    up_xfer_toggle_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(up_xfer_toggle_m3),
        .Q(up_xfer_toggle),
        .R(\up_data_status_int_reg[0]_1 ));
endmodule

(* ORIG_REF_NAME = "up_xfer_status" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_xfer_status__xdcDup__1
   (up_adc_pn_oos_s_6,
    up_adc_pn_err_s_7,
    p_0_in_14,
    s_axi_aclk,
    clk,
    AR,
    adc_pn_err_s,
    adc_pn_oos_s);
  output up_adc_pn_oos_s_6;
  output up_adc_pn_err_s_7;
  input p_0_in_14;
  input s_axi_aclk;
  input clk;
  input [0:0]AR;
  input adc_pn_err_s;
  input adc_pn_oos_s;

  wire [0:0]AR;
  wire adc_pn_err_s;
  wire adc_pn_oos_s;
  wire clk;
  wire [2:1]d_acc_data;
  wire \d_acc_data[2]_i_2_n_0 ;
  wire \d_acc_data_reg_n_0_[1] ;
  wire \d_acc_data_reg_n_0_[2] ;
  wire [5:0]d_xfer_count_reg;
  wire [2:1]d_xfer_data;
  wire \d_xfer_data[1]_i_1_n_0 ;
  wire \d_xfer_data[2]_i_1_n_0 ;
  wire d_xfer_state;
  wire d_xfer_state_m1;
  wire d_xfer_state_m2;
  wire d_xfer_toggle;
  wire d_xfer_toggle_i_1_n_0;
  wire p_0_in_14;
  wire [5:0]p_0_in__6;
  wire s_axi_aclk;
  wire up_adc_pn_err_s_7;
  wire up_adc_pn_oos_s_6;
  wire \up_data_status_int[1]_i_1_n_0 ;
  wire \up_data_status_int[2]_i_1_n_0 ;
  wire up_xfer_toggle;
  wire up_xfer_toggle_m1;
  wire up_xfer_toggle_m2;
  wire up_xfer_toggle_m3;

  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT5 #(
    .INIT(32'hFFFF7D00)) 
    \d_acc_data[1]_i_1 
       (.I0(\d_acc_data[2]_i_2_n_0 ),
        .I1(d_xfer_state),
        .I2(d_xfer_toggle),
        .I3(\d_acc_data_reg_n_0_[1] ),
        .I4(adc_pn_oos_s),
        .O(d_acc_data[1]));
  LUT5 #(
    .INIT(32'hFFFF7D00)) 
    \d_acc_data[2]_i_1 
       (.I0(\d_acc_data[2]_i_2_n_0 ),
        .I1(d_xfer_state),
        .I2(d_xfer_toggle),
        .I3(\d_acc_data_reg_n_0_[2] ),
        .I4(adc_pn_err_s),
        .O(d_acc_data[2]));
  LUT6 #(
    .INIT(64'h0000000000000100)) 
    \d_acc_data[2]_i_2 
       (.I0(d_xfer_count_reg[5]),
        .I1(d_xfer_count_reg[4]),
        .I2(d_xfer_count_reg[1]),
        .I3(d_xfer_count_reg[0]),
        .I4(d_xfer_count_reg[3]),
        .I5(d_xfer_count_reg[2]),
        .O(\d_acc_data[2]_i_2_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \d_acc_data_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(AR),
        .D(d_acc_data[1]),
        .Q(\d_acc_data_reg_n_0_[1] ));
  FDCE #(
    .INIT(1'b0)) 
    \d_acc_data_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(AR),
        .D(d_acc_data[2]),
        .Q(\d_acc_data_reg_n_0_[2] ));
  LUT1 #(
    .INIT(2'h1)) 
    \d_xfer_count[0]_i_1 
       (.I0(d_xfer_count_reg[0]),
        .O(p_0_in__6[0]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \d_xfer_count[1]_i_1 
       (.I0(d_xfer_count_reg[0]),
        .I1(d_xfer_count_reg[1]),
        .O(p_0_in__6[1]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \d_xfer_count[2]_i_1 
       (.I0(d_xfer_count_reg[0]),
        .I1(d_xfer_count_reg[1]),
        .I2(d_xfer_count_reg[2]),
        .O(p_0_in__6[2]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \d_xfer_count[3]_i_1 
       (.I0(d_xfer_count_reg[1]),
        .I1(d_xfer_count_reg[0]),
        .I2(d_xfer_count_reg[2]),
        .I3(d_xfer_count_reg[3]),
        .O(p_0_in__6[3]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \d_xfer_count[4]_i_1 
       (.I0(d_xfer_count_reg[2]),
        .I1(d_xfer_count_reg[0]),
        .I2(d_xfer_count_reg[1]),
        .I3(d_xfer_count_reg[3]),
        .I4(d_xfer_count_reg[4]),
        .O(p_0_in__6[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \d_xfer_count[5]_i_1 
       (.I0(d_xfer_count_reg[3]),
        .I1(d_xfer_count_reg[1]),
        .I2(d_xfer_count_reg[0]),
        .I3(d_xfer_count_reg[2]),
        .I4(d_xfer_count_reg[4]),
        .I5(d_xfer_count_reg[5]),
        .O(p_0_in__6[5]));
  FDCE #(
    .INIT(1'b0)) 
    \d_xfer_count_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(AR),
        .D(p_0_in__6[0]),
        .Q(d_xfer_count_reg[0]));
  FDCE #(
    .INIT(1'b0)) 
    \d_xfer_count_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(AR),
        .D(p_0_in__6[1]),
        .Q(d_xfer_count_reg[1]));
  FDCE #(
    .INIT(1'b0)) 
    \d_xfer_count_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(AR),
        .D(p_0_in__6[2]),
        .Q(d_xfer_count_reg[2]));
  FDCE #(
    .INIT(1'b0)) 
    \d_xfer_count_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(AR),
        .D(p_0_in__6[3]),
        .Q(d_xfer_count_reg[3]));
  FDCE #(
    .INIT(1'b0)) 
    \d_xfer_count_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(AR),
        .D(p_0_in__6[4]),
        .Q(d_xfer_count_reg[4]));
  FDCE #(
    .INIT(1'b0)) 
    \d_xfer_count_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(AR),
        .D(p_0_in__6[5]),
        .Q(d_xfer_count_reg[5]));
  LUT5 #(
    .INIT(32'hFF7D8200)) 
    \d_xfer_data[1]_i_1 
       (.I0(\d_acc_data[2]_i_2_n_0 ),
        .I1(d_xfer_state),
        .I2(d_xfer_toggle),
        .I3(\d_acc_data_reg_n_0_[1] ),
        .I4(d_xfer_data[1]),
        .O(\d_xfer_data[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF7D8200)) 
    \d_xfer_data[2]_i_1 
       (.I0(\d_acc_data[2]_i_2_n_0 ),
        .I1(d_xfer_state),
        .I2(d_xfer_toggle),
        .I3(\d_acc_data_reg_n_0_[2] ),
        .I4(d_xfer_data[2]),
        .O(\d_xfer_data[2]_i_1_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \d_xfer_data_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(AR),
        .D(\d_xfer_data[1]_i_1_n_0 ),
        .Q(d_xfer_data[1]));
  FDCE #(
    .INIT(1'b0)) 
    \d_xfer_data_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(AR),
        .D(\d_xfer_data[2]_i_1_n_0 ),
        .Q(d_xfer_data[2]));
  (* ASYNC_REG *) 
  FDCE #(
    .INIT(1'b0)) 
    d_xfer_state_m1_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(AR),
        .D(up_xfer_toggle),
        .Q(d_xfer_state_m1));
  (* ASYNC_REG *) 
  FDCE #(
    .INIT(1'b0)) 
    d_xfer_state_m2_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(AR),
        .D(d_xfer_state_m1),
        .Q(d_xfer_state_m2));
  (* ASYNC_REG *) 
  FDCE #(
    .INIT(1'b0)) 
    d_xfer_state_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(AR),
        .D(d_xfer_state_m2),
        .Q(d_xfer_state));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'h72)) 
    d_xfer_toggle_i_1
       (.I0(\d_acc_data[2]_i_2_n_0 ),
        .I1(d_xfer_state),
        .I2(d_xfer_toggle),
        .O(d_xfer_toggle_i_1_n_0));
  FDCE #(
    .INIT(1'b0)) 
    d_xfer_toggle_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(AR),
        .D(d_xfer_toggle_i_1_n_0),
        .Q(d_xfer_toggle));
  LUT4 #(
    .INIT(16'hEB28)) 
    \up_data_status_int[1]_i_1 
       (.I0(d_xfer_data[1]),
        .I1(up_xfer_toggle_m2),
        .I2(up_xfer_toggle_m3),
        .I3(up_adc_pn_oos_s_6),
        .O(\up_data_status_int[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \up_data_status_int[2]_i_1 
       (.I0(d_xfer_data[2]),
        .I1(up_xfer_toggle_m2),
        .I2(up_xfer_toggle_m3),
        .I3(up_adc_pn_err_s_7),
        .O(\up_data_status_int[2]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_data_status_int_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\up_data_status_int[1]_i_1_n_0 ),
        .Q(up_adc_pn_oos_s_6),
        .R(p_0_in_14));
  FDRE #(
    .INIT(1'b0)) 
    \up_data_status_int_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\up_data_status_int[2]_i_1_n_0 ),
        .Q(up_adc_pn_err_s_7),
        .R(p_0_in_14));
  (* ASYNC_REG *) 
  FDRE #(
    .INIT(1'b0)) 
    up_xfer_toggle_m1_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(d_xfer_toggle),
        .Q(up_xfer_toggle_m1),
        .R(p_0_in_14));
  (* ASYNC_REG *) 
  FDRE #(
    .INIT(1'b0)) 
    up_xfer_toggle_m2_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(up_xfer_toggle_m1),
        .Q(up_xfer_toggle_m2),
        .R(p_0_in_14));
  (* ASYNC_REG *) 
  FDRE #(
    .INIT(1'b0)) 
    up_xfer_toggle_m3_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(up_xfer_toggle_m2),
        .Q(up_xfer_toggle_m3),
        .R(p_0_in_14));
  FDRE #(
    .INIT(1'b0)) 
    up_xfer_toggle_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(up_xfer_toggle_m3),
        .Q(up_xfer_toggle),
        .R(p_0_in_14));
endmodule

(* ORIG_REF_NAME = "up_xfer_status" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_xfer_status__xdcDup__2
   (up_adc_pn_oos_s_8,
    up_adc_pn_err_s_9,
    p_0_in_14,
    s_axi_aclk,
    clk,
    AR,
    adc_pn_err_s,
    adc_pn_oos_s);
  output up_adc_pn_oos_s_8;
  output up_adc_pn_err_s_9;
  input p_0_in_14;
  input s_axi_aclk;
  input clk;
  input [0:0]AR;
  input adc_pn_err_s;
  input adc_pn_oos_s;

  wire [0:0]AR;
  wire adc_pn_err_s;
  wire adc_pn_oos_s;
  wire clk;
  wire [2:1]d_acc_data;
  wire \d_acc_data[2]_i_2__0_n_0 ;
  wire \d_acc_data_reg_n_0_[1] ;
  wire \d_acc_data_reg_n_0_[2] ;
  wire [5:0]d_xfer_count_reg;
  wire [2:1]d_xfer_data;
  wire \d_xfer_data[1]_i_1__0_n_0 ;
  wire \d_xfer_data[2]_i_1__0_n_0 ;
  wire d_xfer_state;
  wire d_xfer_state_m1;
  wire d_xfer_state_m2;
  wire d_xfer_toggle;
  wire d_xfer_toggle_i_1__0_n_0;
  wire p_0_in_14;
  wire [5:0]p_0_in__8;
  wire s_axi_aclk;
  wire up_adc_pn_err_s_9;
  wire up_adc_pn_oos_s_8;
  wire \up_data_status_int[1]_i_1__0_n_0 ;
  wire \up_data_status_int[2]_i_1__0_n_0 ;
  wire up_xfer_toggle;
  wire up_xfer_toggle_m1;
  wire up_xfer_toggle_m2;
  wire up_xfer_toggle_m3;

  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT5 #(
    .INIT(32'hFFFF7D00)) 
    \d_acc_data[1]_i_1__0 
       (.I0(\d_acc_data[2]_i_2__0_n_0 ),
        .I1(d_xfer_state),
        .I2(d_xfer_toggle),
        .I3(\d_acc_data_reg_n_0_[1] ),
        .I4(adc_pn_oos_s),
        .O(d_acc_data[1]));
  LUT5 #(
    .INIT(32'hFFFF7D00)) 
    \d_acc_data[2]_i_1__0 
       (.I0(\d_acc_data[2]_i_2__0_n_0 ),
        .I1(d_xfer_state),
        .I2(d_xfer_toggle),
        .I3(\d_acc_data_reg_n_0_[2] ),
        .I4(adc_pn_err_s),
        .O(d_acc_data[2]));
  LUT6 #(
    .INIT(64'h0000000000000100)) 
    \d_acc_data[2]_i_2__0 
       (.I0(d_xfer_count_reg[5]),
        .I1(d_xfer_count_reg[4]),
        .I2(d_xfer_count_reg[1]),
        .I3(d_xfer_count_reg[0]),
        .I4(d_xfer_count_reg[3]),
        .I5(d_xfer_count_reg[2]),
        .O(\d_acc_data[2]_i_2__0_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \d_acc_data_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(AR),
        .D(d_acc_data[1]),
        .Q(\d_acc_data_reg_n_0_[1] ));
  FDCE #(
    .INIT(1'b0)) 
    \d_acc_data_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(AR),
        .D(d_acc_data[2]),
        .Q(\d_acc_data_reg_n_0_[2] ));
  LUT1 #(
    .INIT(2'h1)) 
    \d_xfer_count[0]_i_1__0 
       (.I0(d_xfer_count_reg[0]),
        .O(p_0_in__8[0]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \d_xfer_count[1]_i_1__0 
       (.I0(d_xfer_count_reg[0]),
        .I1(d_xfer_count_reg[1]),
        .O(p_0_in__8[1]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \d_xfer_count[2]_i_1__0 
       (.I0(d_xfer_count_reg[0]),
        .I1(d_xfer_count_reg[1]),
        .I2(d_xfer_count_reg[2]),
        .O(p_0_in__8[2]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \d_xfer_count[3]_i_1__0 
       (.I0(d_xfer_count_reg[1]),
        .I1(d_xfer_count_reg[0]),
        .I2(d_xfer_count_reg[2]),
        .I3(d_xfer_count_reg[3]),
        .O(p_0_in__8[3]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \d_xfer_count[4]_i_1__0 
       (.I0(d_xfer_count_reg[2]),
        .I1(d_xfer_count_reg[0]),
        .I2(d_xfer_count_reg[1]),
        .I3(d_xfer_count_reg[3]),
        .I4(d_xfer_count_reg[4]),
        .O(p_0_in__8[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \d_xfer_count[5]_i_1__0 
       (.I0(d_xfer_count_reg[3]),
        .I1(d_xfer_count_reg[1]),
        .I2(d_xfer_count_reg[0]),
        .I3(d_xfer_count_reg[2]),
        .I4(d_xfer_count_reg[4]),
        .I5(d_xfer_count_reg[5]),
        .O(p_0_in__8[5]));
  FDCE #(
    .INIT(1'b0)) 
    \d_xfer_count_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(AR),
        .D(p_0_in__8[0]),
        .Q(d_xfer_count_reg[0]));
  FDCE #(
    .INIT(1'b0)) 
    \d_xfer_count_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(AR),
        .D(p_0_in__8[1]),
        .Q(d_xfer_count_reg[1]));
  FDCE #(
    .INIT(1'b0)) 
    \d_xfer_count_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(AR),
        .D(p_0_in__8[2]),
        .Q(d_xfer_count_reg[2]));
  FDCE #(
    .INIT(1'b0)) 
    \d_xfer_count_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(AR),
        .D(p_0_in__8[3]),
        .Q(d_xfer_count_reg[3]));
  FDCE #(
    .INIT(1'b0)) 
    \d_xfer_count_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(AR),
        .D(p_0_in__8[4]),
        .Q(d_xfer_count_reg[4]));
  FDCE #(
    .INIT(1'b0)) 
    \d_xfer_count_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(AR),
        .D(p_0_in__8[5]),
        .Q(d_xfer_count_reg[5]));
  LUT5 #(
    .INIT(32'hFF7D8200)) 
    \d_xfer_data[1]_i_1__0 
       (.I0(\d_acc_data[2]_i_2__0_n_0 ),
        .I1(d_xfer_state),
        .I2(d_xfer_toggle),
        .I3(\d_acc_data_reg_n_0_[1] ),
        .I4(d_xfer_data[1]),
        .O(\d_xfer_data[1]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hFF7D8200)) 
    \d_xfer_data[2]_i_1__0 
       (.I0(\d_acc_data[2]_i_2__0_n_0 ),
        .I1(d_xfer_state),
        .I2(d_xfer_toggle),
        .I3(\d_acc_data_reg_n_0_[2] ),
        .I4(d_xfer_data[2]),
        .O(\d_xfer_data[2]_i_1__0_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \d_xfer_data_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(AR),
        .D(\d_xfer_data[1]_i_1__0_n_0 ),
        .Q(d_xfer_data[1]));
  FDCE #(
    .INIT(1'b0)) 
    \d_xfer_data_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(AR),
        .D(\d_xfer_data[2]_i_1__0_n_0 ),
        .Q(d_xfer_data[2]));
  (* ASYNC_REG *) 
  FDCE #(
    .INIT(1'b0)) 
    d_xfer_state_m1_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(AR),
        .D(up_xfer_toggle),
        .Q(d_xfer_state_m1));
  (* ASYNC_REG *) 
  FDCE #(
    .INIT(1'b0)) 
    d_xfer_state_m2_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(AR),
        .D(d_xfer_state_m1),
        .Q(d_xfer_state_m2));
  (* ASYNC_REG *) 
  FDCE #(
    .INIT(1'b0)) 
    d_xfer_state_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(AR),
        .D(d_xfer_state_m2),
        .Q(d_xfer_state));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'h72)) 
    d_xfer_toggle_i_1__0
       (.I0(\d_acc_data[2]_i_2__0_n_0 ),
        .I1(d_xfer_state),
        .I2(d_xfer_toggle),
        .O(d_xfer_toggle_i_1__0_n_0));
  FDCE #(
    .INIT(1'b0)) 
    d_xfer_toggle_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(AR),
        .D(d_xfer_toggle_i_1__0_n_0),
        .Q(d_xfer_toggle));
  LUT4 #(
    .INIT(16'hEB28)) 
    \up_data_status_int[1]_i_1__0 
       (.I0(d_xfer_data[1]),
        .I1(up_xfer_toggle_m2),
        .I2(up_xfer_toggle_m3),
        .I3(up_adc_pn_oos_s_8),
        .O(\up_data_status_int[1]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \up_data_status_int[2]_i_1__0 
       (.I0(d_xfer_data[2]),
        .I1(up_xfer_toggle_m2),
        .I2(up_xfer_toggle_m3),
        .I3(up_adc_pn_err_s_9),
        .O(\up_data_status_int[2]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_data_status_int_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\up_data_status_int[1]_i_1__0_n_0 ),
        .Q(up_adc_pn_oos_s_8),
        .R(p_0_in_14));
  FDRE #(
    .INIT(1'b0)) 
    \up_data_status_int_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\up_data_status_int[2]_i_1__0_n_0 ),
        .Q(up_adc_pn_err_s_9),
        .R(p_0_in_14));
  (* ASYNC_REG *) 
  FDRE #(
    .INIT(1'b0)) 
    up_xfer_toggle_m1_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(d_xfer_toggle),
        .Q(up_xfer_toggle_m1),
        .R(p_0_in_14));
  (* ASYNC_REG *) 
  FDRE #(
    .INIT(1'b0)) 
    up_xfer_toggle_m2_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(up_xfer_toggle_m1),
        .Q(up_xfer_toggle_m2),
        .R(p_0_in_14));
  (* ASYNC_REG *) 
  FDRE #(
    .INIT(1'b0)) 
    up_xfer_toggle_m3_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(up_xfer_toggle_m2),
        .Q(up_xfer_toggle_m3),
        .R(p_0_in_14));
  FDRE #(
    .INIT(1'b0)) 
    up_xfer_toggle_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(up_xfer_toggle_m3),
        .Q(up_xfer_toggle),
        .R(p_0_in_14));
endmodule

(* ORIG_REF_NAME = "up_xfer_status" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_xfer_status__xdcDup__3
   (up_adc_pn_oos_s_10,
    up_adc_pn_err_s_11,
    p_0_in_14,
    s_axi_aclk,
    clk,
    AR,
    adc_pn_err_s,
    adc_pn_oos_s);
  output up_adc_pn_oos_s_10;
  output up_adc_pn_err_s_11;
  input p_0_in_14;
  input s_axi_aclk;
  input clk;
  input [0:0]AR;
  input adc_pn_err_s;
  input adc_pn_oos_s;

  wire [0:0]AR;
  wire adc_pn_err_s;
  wire adc_pn_oos_s;
  wire clk;
  wire [2:1]d_acc_data;
  wire \d_acc_data[2]_i_2__1_n_0 ;
  wire \d_acc_data_reg_n_0_[1] ;
  wire \d_acc_data_reg_n_0_[2] ;
  wire [5:0]d_xfer_count_reg;
  wire [2:1]d_xfer_data;
  wire \d_xfer_data[1]_i_1__1_n_0 ;
  wire \d_xfer_data[2]_i_1__1_n_0 ;
  wire d_xfer_state;
  wire d_xfer_state_m1;
  wire d_xfer_state_m2;
  wire d_xfer_toggle;
  wire d_xfer_toggle_i_1__1_n_0;
  wire p_0_in_14;
  wire [5:0]p_0_in__10;
  wire s_axi_aclk;
  wire up_adc_pn_err_s_11;
  wire up_adc_pn_oos_s_10;
  wire \up_data_status_int[1]_i_1__1_n_0 ;
  wire \up_data_status_int[2]_i_1__1_n_0 ;
  wire up_xfer_toggle;
  wire up_xfer_toggle_m1;
  wire up_xfer_toggle_m2;
  wire up_xfer_toggle_m3;

  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT5 #(
    .INIT(32'hFFFF7D00)) 
    \d_acc_data[1]_i_1__1 
       (.I0(\d_acc_data[2]_i_2__1_n_0 ),
        .I1(d_xfer_state),
        .I2(d_xfer_toggle),
        .I3(\d_acc_data_reg_n_0_[1] ),
        .I4(adc_pn_oos_s),
        .O(d_acc_data[1]));
  LUT5 #(
    .INIT(32'hFFFF7D00)) 
    \d_acc_data[2]_i_1__1 
       (.I0(\d_acc_data[2]_i_2__1_n_0 ),
        .I1(d_xfer_state),
        .I2(d_xfer_toggle),
        .I3(\d_acc_data_reg_n_0_[2] ),
        .I4(adc_pn_err_s),
        .O(d_acc_data[2]));
  LUT6 #(
    .INIT(64'h0000000000000100)) 
    \d_acc_data[2]_i_2__1 
       (.I0(d_xfer_count_reg[5]),
        .I1(d_xfer_count_reg[4]),
        .I2(d_xfer_count_reg[1]),
        .I3(d_xfer_count_reg[0]),
        .I4(d_xfer_count_reg[3]),
        .I5(d_xfer_count_reg[2]),
        .O(\d_acc_data[2]_i_2__1_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \d_acc_data_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(AR),
        .D(d_acc_data[1]),
        .Q(\d_acc_data_reg_n_0_[1] ));
  FDCE #(
    .INIT(1'b0)) 
    \d_acc_data_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(AR),
        .D(d_acc_data[2]),
        .Q(\d_acc_data_reg_n_0_[2] ));
  LUT1 #(
    .INIT(2'h1)) 
    \d_xfer_count[0]_i_1__1 
       (.I0(d_xfer_count_reg[0]),
        .O(p_0_in__10[0]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \d_xfer_count[1]_i_1__1 
       (.I0(d_xfer_count_reg[0]),
        .I1(d_xfer_count_reg[1]),
        .O(p_0_in__10[1]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \d_xfer_count[2]_i_1__1 
       (.I0(d_xfer_count_reg[0]),
        .I1(d_xfer_count_reg[1]),
        .I2(d_xfer_count_reg[2]),
        .O(p_0_in__10[2]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \d_xfer_count[3]_i_1__1 
       (.I0(d_xfer_count_reg[1]),
        .I1(d_xfer_count_reg[0]),
        .I2(d_xfer_count_reg[2]),
        .I3(d_xfer_count_reg[3]),
        .O(p_0_in__10[3]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \d_xfer_count[4]_i_1__1 
       (.I0(d_xfer_count_reg[2]),
        .I1(d_xfer_count_reg[0]),
        .I2(d_xfer_count_reg[1]),
        .I3(d_xfer_count_reg[3]),
        .I4(d_xfer_count_reg[4]),
        .O(p_0_in__10[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \d_xfer_count[5]_i_1__1 
       (.I0(d_xfer_count_reg[3]),
        .I1(d_xfer_count_reg[1]),
        .I2(d_xfer_count_reg[0]),
        .I3(d_xfer_count_reg[2]),
        .I4(d_xfer_count_reg[4]),
        .I5(d_xfer_count_reg[5]),
        .O(p_0_in__10[5]));
  FDCE #(
    .INIT(1'b0)) 
    \d_xfer_count_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(AR),
        .D(p_0_in__10[0]),
        .Q(d_xfer_count_reg[0]));
  FDCE #(
    .INIT(1'b0)) 
    \d_xfer_count_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(AR),
        .D(p_0_in__10[1]),
        .Q(d_xfer_count_reg[1]));
  FDCE #(
    .INIT(1'b0)) 
    \d_xfer_count_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(AR),
        .D(p_0_in__10[2]),
        .Q(d_xfer_count_reg[2]));
  FDCE #(
    .INIT(1'b0)) 
    \d_xfer_count_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(AR),
        .D(p_0_in__10[3]),
        .Q(d_xfer_count_reg[3]));
  FDCE #(
    .INIT(1'b0)) 
    \d_xfer_count_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(AR),
        .D(p_0_in__10[4]),
        .Q(d_xfer_count_reg[4]));
  FDCE #(
    .INIT(1'b0)) 
    \d_xfer_count_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(AR),
        .D(p_0_in__10[5]),
        .Q(d_xfer_count_reg[5]));
  LUT5 #(
    .INIT(32'hFF7D8200)) 
    \d_xfer_data[1]_i_1__1 
       (.I0(\d_acc_data[2]_i_2__1_n_0 ),
        .I1(d_xfer_state),
        .I2(d_xfer_toggle),
        .I3(\d_acc_data_reg_n_0_[1] ),
        .I4(d_xfer_data[1]),
        .O(\d_xfer_data[1]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'hFF7D8200)) 
    \d_xfer_data[2]_i_1__1 
       (.I0(\d_acc_data[2]_i_2__1_n_0 ),
        .I1(d_xfer_state),
        .I2(d_xfer_toggle),
        .I3(\d_acc_data_reg_n_0_[2] ),
        .I4(d_xfer_data[2]),
        .O(\d_xfer_data[2]_i_1__1_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \d_xfer_data_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(AR),
        .D(\d_xfer_data[1]_i_1__1_n_0 ),
        .Q(d_xfer_data[1]));
  FDCE #(
    .INIT(1'b0)) 
    \d_xfer_data_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(AR),
        .D(\d_xfer_data[2]_i_1__1_n_0 ),
        .Q(d_xfer_data[2]));
  (* ASYNC_REG *) 
  FDCE #(
    .INIT(1'b0)) 
    d_xfer_state_m1_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(AR),
        .D(up_xfer_toggle),
        .Q(d_xfer_state_m1));
  (* ASYNC_REG *) 
  FDCE #(
    .INIT(1'b0)) 
    d_xfer_state_m2_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(AR),
        .D(d_xfer_state_m1),
        .Q(d_xfer_state_m2));
  (* ASYNC_REG *) 
  FDCE #(
    .INIT(1'b0)) 
    d_xfer_state_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(AR),
        .D(d_xfer_state_m2),
        .Q(d_xfer_state));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'h72)) 
    d_xfer_toggle_i_1__1
       (.I0(\d_acc_data[2]_i_2__1_n_0 ),
        .I1(d_xfer_state),
        .I2(d_xfer_toggle),
        .O(d_xfer_toggle_i_1__1_n_0));
  FDCE #(
    .INIT(1'b0)) 
    d_xfer_toggle_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(AR),
        .D(d_xfer_toggle_i_1__1_n_0),
        .Q(d_xfer_toggle));
  LUT4 #(
    .INIT(16'hEB28)) 
    \up_data_status_int[1]_i_1__1 
       (.I0(d_xfer_data[1]),
        .I1(up_xfer_toggle_m2),
        .I2(up_xfer_toggle_m3),
        .I3(up_adc_pn_oos_s_10),
        .O(\up_data_status_int[1]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \up_data_status_int[2]_i_1__1 
       (.I0(d_xfer_data[2]),
        .I1(up_xfer_toggle_m2),
        .I2(up_xfer_toggle_m3),
        .I3(up_adc_pn_err_s_11),
        .O(\up_data_status_int[2]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_data_status_int_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\up_data_status_int[1]_i_1__1_n_0 ),
        .Q(up_adc_pn_oos_s_10),
        .R(p_0_in_14));
  FDRE #(
    .INIT(1'b0)) 
    \up_data_status_int_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\up_data_status_int[2]_i_1__1_n_0 ),
        .Q(up_adc_pn_err_s_11),
        .R(p_0_in_14));
  (* ASYNC_REG *) 
  FDRE #(
    .INIT(1'b0)) 
    up_xfer_toggle_m1_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(d_xfer_toggle),
        .Q(up_xfer_toggle_m1),
        .R(p_0_in_14));
  (* ASYNC_REG *) 
  FDRE #(
    .INIT(1'b0)) 
    up_xfer_toggle_m2_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(up_xfer_toggle_m1),
        .Q(up_xfer_toggle_m2),
        .R(p_0_in_14));
  (* ASYNC_REG *) 
  FDRE #(
    .INIT(1'b0)) 
    up_xfer_toggle_m3_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(up_xfer_toggle_m2),
        .Q(up_xfer_toggle_m3),
        .R(p_0_in_14));
  FDRE #(
    .INIT(1'b0)) 
    up_xfer_toggle_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(up_xfer_toggle_m3),
        .Q(up_xfer_toggle),
        .R(p_0_in_14));
endmodule

(* ORIG_REF_NAME = "up_xfer_status" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_xfer_status__xdcDup__4
   (up_adc_pn_oos_s_12,
    up_adc_pn_err_s_13,
    p_0_in_14,
    s_axi_aclk,
    clk,
    AR,
    adc_pn_err_s,
    adc_pn_oos_s);
  output up_adc_pn_oos_s_12;
  output up_adc_pn_err_s_13;
  input p_0_in_14;
  input s_axi_aclk;
  input clk;
  input [0:0]AR;
  input adc_pn_err_s;
  input adc_pn_oos_s;

  wire [0:0]AR;
  wire adc_pn_err_s;
  wire adc_pn_oos_s;
  wire clk;
  wire [2:1]d_acc_data;
  wire \d_acc_data[2]_i_2__2_n_0 ;
  wire \d_acc_data_reg_n_0_[1] ;
  wire \d_acc_data_reg_n_0_[2] ;
  wire [5:0]d_xfer_count_reg;
  wire [2:1]d_xfer_data;
  wire \d_xfer_data[1]_i_1__2_n_0 ;
  wire \d_xfer_data[2]_i_1__2_n_0 ;
  wire d_xfer_state;
  wire d_xfer_state_m1;
  wire d_xfer_state_m2;
  wire d_xfer_toggle;
  wire d_xfer_toggle_i_1__2_n_0;
  wire p_0_in_14;
  wire [5:0]p_0_in__12;
  wire s_axi_aclk;
  wire up_adc_pn_err_s_13;
  wire up_adc_pn_oos_s_12;
  wire \up_data_status_int[1]_i_1__2_n_0 ;
  wire \up_data_status_int[2]_i_1__2_n_0 ;
  wire up_xfer_toggle;
  wire up_xfer_toggle_m1;
  wire up_xfer_toggle_m2;
  wire up_xfer_toggle_m3;

  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT5 #(
    .INIT(32'hFFFF7D00)) 
    \d_acc_data[1]_i_1__2 
       (.I0(\d_acc_data[2]_i_2__2_n_0 ),
        .I1(d_xfer_state),
        .I2(d_xfer_toggle),
        .I3(\d_acc_data_reg_n_0_[1] ),
        .I4(adc_pn_oos_s),
        .O(d_acc_data[1]));
  LUT5 #(
    .INIT(32'hFFFF7D00)) 
    \d_acc_data[2]_i_1__2 
       (.I0(\d_acc_data[2]_i_2__2_n_0 ),
        .I1(d_xfer_state),
        .I2(d_xfer_toggle),
        .I3(\d_acc_data_reg_n_0_[2] ),
        .I4(adc_pn_err_s),
        .O(d_acc_data[2]));
  LUT6 #(
    .INIT(64'h0000000000000100)) 
    \d_acc_data[2]_i_2__2 
       (.I0(d_xfer_count_reg[5]),
        .I1(d_xfer_count_reg[4]),
        .I2(d_xfer_count_reg[1]),
        .I3(d_xfer_count_reg[0]),
        .I4(d_xfer_count_reg[3]),
        .I5(d_xfer_count_reg[2]),
        .O(\d_acc_data[2]_i_2__2_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \d_acc_data_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(AR),
        .D(d_acc_data[1]),
        .Q(\d_acc_data_reg_n_0_[1] ));
  FDCE #(
    .INIT(1'b0)) 
    \d_acc_data_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(AR),
        .D(d_acc_data[2]),
        .Q(\d_acc_data_reg_n_0_[2] ));
  LUT1 #(
    .INIT(2'h1)) 
    \d_xfer_count[0]_i_1__2 
       (.I0(d_xfer_count_reg[0]),
        .O(p_0_in__12[0]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \d_xfer_count[1]_i_1__2 
       (.I0(d_xfer_count_reg[0]),
        .I1(d_xfer_count_reg[1]),
        .O(p_0_in__12[1]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \d_xfer_count[2]_i_1__2 
       (.I0(d_xfer_count_reg[0]),
        .I1(d_xfer_count_reg[1]),
        .I2(d_xfer_count_reg[2]),
        .O(p_0_in__12[2]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \d_xfer_count[3]_i_1__2 
       (.I0(d_xfer_count_reg[1]),
        .I1(d_xfer_count_reg[0]),
        .I2(d_xfer_count_reg[2]),
        .I3(d_xfer_count_reg[3]),
        .O(p_0_in__12[3]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \d_xfer_count[4]_i_1__2 
       (.I0(d_xfer_count_reg[2]),
        .I1(d_xfer_count_reg[0]),
        .I2(d_xfer_count_reg[1]),
        .I3(d_xfer_count_reg[3]),
        .I4(d_xfer_count_reg[4]),
        .O(p_0_in__12[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \d_xfer_count[5]_i_1__2 
       (.I0(d_xfer_count_reg[3]),
        .I1(d_xfer_count_reg[1]),
        .I2(d_xfer_count_reg[0]),
        .I3(d_xfer_count_reg[2]),
        .I4(d_xfer_count_reg[4]),
        .I5(d_xfer_count_reg[5]),
        .O(p_0_in__12[5]));
  FDCE #(
    .INIT(1'b0)) 
    \d_xfer_count_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(AR),
        .D(p_0_in__12[0]),
        .Q(d_xfer_count_reg[0]));
  FDCE #(
    .INIT(1'b0)) 
    \d_xfer_count_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(AR),
        .D(p_0_in__12[1]),
        .Q(d_xfer_count_reg[1]));
  FDCE #(
    .INIT(1'b0)) 
    \d_xfer_count_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(AR),
        .D(p_0_in__12[2]),
        .Q(d_xfer_count_reg[2]));
  FDCE #(
    .INIT(1'b0)) 
    \d_xfer_count_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(AR),
        .D(p_0_in__12[3]),
        .Q(d_xfer_count_reg[3]));
  FDCE #(
    .INIT(1'b0)) 
    \d_xfer_count_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(AR),
        .D(p_0_in__12[4]),
        .Q(d_xfer_count_reg[4]));
  FDCE #(
    .INIT(1'b0)) 
    \d_xfer_count_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(AR),
        .D(p_0_in__12[5]),
        .Q(d_xfer_count_reg[5]));
  LUT5 #(
    .INIT(32'hFF7D8200)) 
    \d_xfer_data[1]_i_1__2 
       (.I0(\d_acc_data[2]_i_2__2_n_0 ),
        .I1(d_xfer_state),
        .I2(d_xfer_toggle),
        .I3(\d_acc_data_reg_n_0_[1] ),
        .I4(d_xfer_data[1]),
        .O(\d_xfer_data[1]_i_1__2_n_0 ));
  LUT5 #(
    .INIT(32'hFF7D8200)) 
    \d_xfer_data[2]_i_1__2 
       (.I0(\d_acc_data[2]_i_2__2_n_0 ),
        .I1(d_xfer_state),
        .I2(d_xfer_toggle),
        .I3(\d_acc_data_reg_n_0_[2] ),
        .I4(d_xfer_data[2]),
        .O(\d_xfer_data[2]_i_1__2_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \d_xfer_data_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(AR),
        .D(\d_xfer_data[1]_i_1__2_n_0 ),
        .Q(d_xfer_data[1]));
  FDCE #(
    .INIT(1'b0)) 
    \d_xfer_data_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(AR),
        .D(\d_xfer_data[2]_i_1__2_n_0 ),
        .Q(d_xfer_data[2]));
  (* ASYNC_REG *) 
  FDCE #(
    .INIT(1'b0)) 
    d_xfer_state_m1_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(AR),
        .D(up_xfer_toggle),
        .Q(d_xfer_state_m1));
  (* ASYNC_REG *) 
  FDCE #(
    .INIT(1'b0)) 
    d_xfer_state_m2_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(AR),
        .D(d_xfer_state_m1),
        .Q(d_xfer_state_m2));
  (* ASYNC_REG *) 
  FDCE #(
    .INIT(1'b0)) 
    d_xfer_state_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(AR),
        .D(d_xfer_state_m2),
        .Q(d_xfer_state));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'h72)) 
    d_xfer_toggle_i_1__2
       (.I0(\d_acc_data[2]_i_2__2_n_0 ),
        .I1(d_xfer_state),
        .I2(d_xfer_toggle),
        .O(d_xfer_toggle_i_1__2_n_0));
  FDCE #(
    .INIT(1'b0)) 
    d_xfer_toggle_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(AR),
        .D(d_xfer_toggle_i_1__2_n_0),
        .Q(d_xfer_toggle));
  LUT4 #(
    .INIT(16'hEB28)) 
    \up_data_status_int[1]_i_1__2 
       (.I0(d_xfer_data[1]),
        .I1(up_xfer_toggle_m2),
        .I2(up_xfer_toggle_m3),
        .I3(up_adc_pn_oos_s_12),
        .O(\up_data_status_int[1]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \up_data_status_int[2]_i_1__2 
       (.I0(d_xfer_data[2]),
        .I1(up_xfer_toggle_m2),
        .I2(up_xfer_toggle_m3),
        .I3(up_adc_pn_err_s_13),
        .O(\up_data_status_int[2]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_data_status_int_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\up_data_status_int[1]_i_1__2_n_0 ),
        .Q(up_adc_pn_oos_s_12),
        .R(p_0_in_14));
  FDRE #(
    .INIT(1'b0)) 
    \up_data_status_int_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\up_data_status_int[2]_i_1__2_n_0 ),
        .Q(up_adc_pn_err_s_13),
        .R(p_0_in_14));
  (* ASYNC_REG *) 
  FDRE #(
    .INIT(1'b0)) 
    up_xfer_toggle_m1_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(d_xfer_toggle),
        .Q(up_xfer_toggle_m1),
        .R(p_0_in_14));
  (* ASYNC_REG *) 
  FDRE #(
    .INIT(1'b0)) 
    up_xfer_toggle_m2_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(up_xfer_toggle_m1),
        .Q(up_xfer_toggle_m2),
        .R(p_0_in_14));
  (* ASYNC_REG *) 
  FDRE #(
    .INIT(1'b0)) 
    up_xfer_toggle_m3_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(up_xfer_toggle_m2),
        .Q(up_xfer_toggle_m3),
        .R(p_0_in_14));
  FDRE #(
    .INIT(1'b0)) 
    up_xfer_toggle_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(up_xfer_toggle_m3),
        .Q(up_xfer_toggle),
        .R(p_0_in_14));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule
`endif
