// Seed: 3175341651
module module_0 (
    input wand id_0,
    input wor  id_1,
    input wire id_2
);
  wire id_4 = 1, id_5;
  wire id_6;
  wire id_7;
  wire id_8;
  supply0 id_9 = id_4 - id_9;
  wire id_10 = id_8;
  id_11(
      .id_0(id_8), .id_1(id_4), .id_2(1'b0), .id_3(1)
  );
  wire id_12;
  wand id_13 = 1, id_14, id_15, id_16, id_17, id_18;
endmodule
module module_1 (
    input  wire id_0,
    output tri  id_1,
    output tri1 id_2
);
  tri id_4;
  module_0(
      id_4, id_0, id_4
  );
  tri1 id_5;
  wire id_6;
  supply1 id_7 = 1'b0;
  assign id_1 = id_5;
  assign id_5 = 1;
  assign id_2 = 1 == id_4;
  wire id_8;
  assign id_4 = id_0;
endmodule
