/**
 * @file include/arm/synquacer/addr.h
 *
 * @author Hiroyuki Chishiro
 */
#ifndef	__MCUBE_ARM_SYNQUACER_ADDR_H__
#define	__MCUBE_ARM_SYNQUACER_ADDR_H__


/*** ADDRESS ***/
/* NOTE: address is 10 digits. */

#define SECURE_BOOT_ROM_BASE 0x0000000000
/* [0x0000020000, 0x0003ffffff] reserved */
#define SECURE_RAM_BASE 0x0004000000
/* [0x0004080000, 0x0007ffffff] reserved */
#define HS_SPI_FLASH_MEMORY0_B0_SCP_CM_1ST_BOOT_AREA_BASE           0x0008000000
#define HS_SPI_FLASH_MEMORY0_B0_FLEXWARE_ENGINE_BASE                0x0008200000
#define HS_SPI_FLASH_MEMORY0_B0_AP_2ND_BOOT_AREA_BASE               0x0008400000
#define HS_SPI_FLASH_MEMORY0_B0_CHIP_INFORMATION_AREA_BASE          0x0008600000
#define HS_SPI_FLASH_MEMORY0_B0_SCP_1ST_INT_ROM_BOOT_JUMP_AREA_BASE 0x0008800000
#define HS_SPI_FLASH_MEMORY0_B1_SCP_1ST_INT_ROM_BOOT_JUMP_AREA_BASE 0x0009000000
#define HS_SPI_FLASH_MEMORY0_B2_SCP_2ND_BOOT_AREA_BASE              0x000a000000
#define HS_SPI_FLASH_MEMORY0_B3_SCP_2ND_BOOT_AREA_BASE              0x000b000000
#define HS_SPI_FLASH_MEMORY1_B0_0_B4_AP_3RD_BOOT_AREA_BASE          0x000c000000
#define HS_SPI_EEPROM_MEMORY_BASE                                   0x0010000000
/* [0x0010100000, 0x001bffffff] reserved */
#define CM3_BOOT_CODE_RAM_BASE                                      0x001c000000
#define SCP_FIRMWARE_SRAM_BASE                                      0x001c020000
/* [0x001c040000, 0x001effffff] reserved */
#define NON_SECURE_ROM_BASE 0x001f000000
/* [0x001f008000, 0x001fffffff] reserved */


#define CORE_SIGHT_SUBSYSTEM_BASE 0x0020000000
#define CS_APB_MASTER_EXPANSION_IF_BASE 0x0021000000
#define CORE_SIGHT_BASE 0x0022000000

/* debug element memory map begin */

#define CORE_SIGHT_ROM_BASE 0x0020000000
#define STM_ETF_BASE 0x0020010000
#define SYSTEM_ETF_BASE 0x0020020000
/* [0x0020030000, 0x002008ffff] reserved */
#define SYSTEM_FUNNEL_BASE 0x0020090000
#define MASTER_FUNNEL_BASE 0x00200a0000
#define CLUSTER0_7_FUNNEL_BASE 0x00200b0000
#define CLUSTER8_11_FUNNEL_BASE 0x00200c0000
/* [0x00200c8000, 0x002010ffff] reserved */
#define REPLICATOR_BASE 0x0020110000
#define ETR_BASE 0x0020120000
#define TPIU_BASE 0x0020130000
#define SYSTEM_CTI0_BASE 0x0020140000
#define SYSTEM_CTI1_BASE 0x0020150000
/* [0x0020160000, 0x00203fffff] reserved */
#define CLUS_ETF_CTI_SS_DEBUG_ROM_BASE 0x0020400000
#define CLUS_ETF_CTI_SS_ETF0_BASE 0x0020410000
#define CLUS_ETF_CTI_SS_ETF1_BASE 0x0020420000
#define CLUS_ETF_CTI_SS_ETF2_BASE 0x0020430000
#define CLUS_ETF_CTI_SS_ETF3_BASE 0x0020440000
#define CLUS_ETF_CTI_SS_ETF4_BASE 0x0020450000
#define CLUS_ETF_CTI_SS_ETF5_BASE 0x0020460000
#define CLUS_ETF_CTI_SS_ETF6_BASE 0x0020470000
#define CLUS_ETF_CTI_SS_ETF7_BASE 0x0020480000
#define CLUS_ETF_CTI_SS_ETF8_BASE 0x0020490000
#define CLUS_ETF_CTI_SS_ETF9_BASE 0x00204a0000
#define CLUS_ETF_CTI_SS_ETF10_BASE 0x00204b0000
#define CLUS_ETF_CTI_SS_ETF11_BASE 0x00204c0000
/* [0x00204d0000, 0x002060ffff] reserved */
#define CLUS_ETF_CTI_SS_CTI0_CTI3_BASE 0x0020610000
#define CLUS_ETF_CTI_SS_CTI4_CTI7_BASE 0x0020620000
#define CLUS_ETF_CTI_SS_CTI8_CTI11_BASE 0x0020630000
/* [0x0020640000, 0x00207fffff] reserved */
#define STM_DEBUG_APB_BASE 0x0020800000
/* [0x0020810000, 0x00208fffff] reserved */
#define INT_DEBUG_APB_BASE 0x0020900000
/* [0x0020a00000, 0x0020ffffff] reserved */

#define CS_APB_MASTER_EXPANSION_IF_BASE 0x0021000000
#define CLUSTER0_DEBUG_API_INTERFACE_BASE 0x0022000000
#define CORTEX_A53_APB_ROM_TABLE_BASE 0x0022000000
/* [0x0022001000, 0x002200ffff] reserved */
#define CORTEX_A53_CORE0_DEBUG_BASE 0x0022010000
/* [0x0022011000, 0x002201ffff] reserved */
#define CORTEX_A53_CORE0_CTI_BASE 0x0022020000
/* [0x0022021000, 0x002202ffff] reserved */
#define CORTEX_A53_CORE0_PMU_BASE 0x0022030000
/* [0x0022031000, 0x002203ffff] reserved */
#define CORTEX_A53_CORE0_TRACE_BASE 0x0022040000
/* [0x0022041000, 0x002210ffff] reserved */

#define CORTEX_A53_CORE1_DEBUG_BASE 0x0022110000
/* [0x0022111000, 0x002201ffff] reserved */
#define CORTEX_A53_CORE1_CTI_BASE 0x0022120000
/* [0x0022121000, 0x002202ffff] reserved */
#define CORTEX_A53_CORE1_PMU_BASE 0x0022130000
/* [0x0022131000, 0x002203ffff] reserved */
#define CORTEX_A53_CORE1_TRACE_BASE 0x0022140000
/* [0x0022141000, 0x00223fffff] reserved */

#define CLUSTER1_DEBUG_APB_INTERFACE_BASE 0x0022400000
#define CLUSTER2_DEBUG_APB_INTERFACE_BASE 0x0022800000
#define CLUSTER3_DEBUG_APB_INTERFACE_BASE 0x0022c00000
#define CLUSTER4_DEBUG_APB_INTERFACE_BASE 0x0023000000
#define CLUSTER5_DEBUG_APB_INTERFACE_BASE 0x0023400000
#define CLUSTER6_DEBUG_APB_INTERFACE_BASE 0x0023800000
#define CLUSTER7_DEBUG_APB_INTERFACE_BASE 0x0023c00000
#define CLUSTER8_DEBUG_APB_INTERFACE_BASE 0x0024000000
#define CLUSTER9_DEBUG_APB_INTERFACE_BASE 0x0024400000
#define CLUSTER10_DEBUG_APB_INTERFACE_BASE 0x0024800000
#define CLUSTER11_DEBUG_APB_INTERFACE_BASE 0x0024c00000
/* [0x0025000000, 0x0029ffffff] reserved */


/* debug element memory map end */

/* [0x0025000000, 0x002a0fffff] reserved */
#define INTERCONNECT_NIC_GPV_BASE 0x002a100000
/* [0x002a200000, 0x002a3fffff] reserved */
#define UART0_BASE 0x002a400000
/* [0x002a410000, 0x002a41ffff] reserved */
#define SYSTEM_SECURITY_CONTROL_REGISTER_BASE 0x002a420000
#define REFCLK_CNT_CONTROL_BASE 0x002a430000
#define GENERIC_WATCHDOG_CONTROL_BASE 0x002a440000
#define GENERIC_WATCHDOG_REFRESH_BASE 0x002a450000
/* [0x002a450000, 0x002a47ffff] reserved */
#define TRUSTED_WATCHDOG_CONTROL_BASE 0x002a480000
#define TRUSTED_WATCHDOG_REFRESH_BASE 0x002a490000
/* [0x002a4a0000, 0x002a7fffff] reserved */
#define REFCLK_CNT_READ_BASE 0x002a800000
#define AP_AON_REF_CLK_CNTCTL_BASE 0x002a810000
#define AP_AON_REF_CLK_CNTCTL_BASE0_BASE 0x002a820000
#define AP_AON_REF_CLK_CNTCTL_BASE1_BASE 0x002a830000
/* [0x002a840000, 0x002affffff] reserved */
#define GICC_BASE 0x002c000000
/* [0x002c002000, 0x002c00ffff] reserved */
#define GICH_BASE 0x002c010000
/* [0x002c011000, 0x002c01ffff] reserved */
#define GICV_BASE 0x002c020000
/* [0x002c022000, 0x002dffffff] reserved */
#define NON_SECURE_SRAM_BASE 0x002e000000
/* [0x002e010000, 0x002fffffff] reserved */
#define GIC_500_BASE 0x0030000000
/* [0x0030e00000, 0x0031ffffff] reserved */
#define INTERCONNECT_CCN_GPV_BASE 0x0032000000
/* [0x0033000000, 0x00440fffff] reserved */

#define P0_REFCLK_GENTIM_CTRL_BASE 0x0044100000
#define P0_REFCLK_GENTIM_BASE 0x0044110000
#define P1_REFCLK_GENTIM_BASE 0x0044120000
#define P2_REFCLK_GENTIM_BASE 0x0044130000
#define P3_REFCLK_GENTIM_BASE 0x0044140000
#define P4_REFCLK_GENTIM_BASE 0x0044150000
#define P5_REFCLK_GENTIM_BASE 0x0044160000
#define P6_REFCLK_GENTIM_BASE 0x0044170000
#define P7_REFCLK_GENTIM_BASE 0x0044180000
#define P1_REFCLK_GENTIM_CTRL_BASE 0x0044190000
#define P8_REFCLK_GENTIM_BASE 0x00441a0000
#define P9_REFCLK_GENTIM_BASE 0x00441b0000
#define P10_REFCLK_GENTIM_BASE 0x00441c0000
#define P11_REFCLK_GENTIM_BASE 0x00441d0000
#define P12_REFCLK_GENTIM_BASE 0x00441e0000
#define P13_REFCLK_GENTIM_BASE 0x00441f0000
#define P14_REFCLK_GENTIM_BASE 0x0044200000
#define P15_REFCLK_GENTIM_BASE 0x0044210000
#define P2_REFCLK_GENTIM_CTRL_BASE 0x0044220000
#define P16_REFCLK_GENTIM_BASE 0x0044230000
#define P17_REFCLK_GENTIM_BASE 0x0044240000
#define P18_REFCLK_GENTIM_BASE 0x0044250000
#define P19_REFCLK_GENTIM_BASE 0x0044260000
#define P20_REFCLK_GENTIM_BASE 0x0044270000
#define P21_REFCLK_GENTIM_BASE 0x0044280000
#define P22_REFCLK_GENTIM_BASE 0x0044290000
#define P23_REFCLK_GENTIM_BASE 0x00442a0000
/* [0x00442b0000, 0x0044ffffff] reserved */
#define SCP_MUH0_BASE 0x0045000000
#define SCP_MUH1_BASE 0x0045010000
#define SCP_MUH2_BASE 0x0045020000
#define SCP_MUH3_BASE 0x0045030000
#define SCP_MUH4_BASE 0x0045040000
#define SCP_MUH5_BASE 0x0045050000
#define SCP_MUH6_BASE 0x0045060000
#define SCP_MUH7_BASE 0x0045070000
#define SCP_MUH8_BASE 0x0045080000
#define SCP_MUH9_BASE 0x0045090000
#define SCP_MUH10_BASE 0x00450a0000
#define SCP_MUH11_BASE 0x00450b0000
/* [0x00450c0000, 0x00450fffff] reserved */
#define SCP_MHU_NON_SECURE_RAM0_BASE 0x0045200000
/* [0x0045200200, 0x004520ffff] reserved */
#define SCP_MHU_NON_SECURE_RAM1_BASE 0x0045201000
/* [0x0045210200, 0x004521ffff] reserved */
#define SCP_MHU_NON_SECURE_RAM2_BASE 0x0045202000
/* [0x0045220200, 0x004522ffff] reserved */
#define SCP_MHU_NON_SECURE_RAM3_BASE 0x0045203000
/* [0x0045230200, 0x004523ffff] reserved */
#define SCP_MHU_NON_SECURE_RAM4_BASE 0x0045204000
/* [0x0045240200, 0x004524ffff] reserved */
#define SCP_MHU_NON_SECURE_RAM5_BASE 0x0045205000
/* [0x0045250200, 0x004525ffff] reserved */
#define SCP_MHU_NON_SECURE_RAM6_BASE 0x0045206000
/* [0x0045260200, 0x004526ffff] reserved */
#define SCP_MHU_NON_SECURE_RAM7_BASE 0x0045207000
/* [0x0045270200, 0x004527ffff] reserved */
#define SCP_MHU_NON_SECURE_RAM8_BASE 0x0045208000
/* [0x0045280200, 0x004528ffff] reserved */
#define SCP_MHU_NON_SECURE_RAM9_BASE 0x0045209000
/* [0x0045290200, 0x004529ffff] reserved */
#define SCP_MHU_NON_SECURE_RAM10_BASE 0x004520a000
/* [0x00452a0200, 0x00452affff] reserved */
#define SCP_MHU_NON_SECURE_RAM11_BASE 0x004520b000
/* [0x00452b0200, 0x00453fffff] reserved */

#define SCP_MHU_SECURE_RAM0_BASE 0x0045400000
/* [0x0045400200, 0x004540ffff] reserved */
#define SCP_MHU_SECURE_RAM1_BASE 0x0045401000
/* [0x0045410200, 0x004541ffff] reserved */
#define SCP_MHU_SECURE_RAM2_BASE 0x0045402000
/* [0x0045420200, 0x004542ffff] reserved */
#define SCP_MHU_SECURE_RAM3_BASE 0x0045403000
/* [0x0045430200, 0x004543ffff] reserved */
#define SCP_MHU_SECURE_RAM4_BASE 0x0045404000
/* [0x0045440200, 0x004544ffff] reserved */
#define SCP_MHU_SECURE_RAM5_BASE 0x0045405000
/* [0x0045450200, 0x004545ffff] reserved */
#define SCP_MHU_SECURE_RAM6_BASE 0x0045406000
/* [0x0045460200, 0x004546ffff] reserved */
#define SCP_MHU_SECURE_RAM7_BASE 0x0045407000
/* [0x0045470200, 0x004547ffff] reserved */
#define SCP_MHU_SECURE_RAM8_BASE 0x0045408000
/* [0x0045480200, 0x004548ffff] reserved */
#define SCP_MHU_SECURE_RAM9_BASE 0x0045409000
/* [0x0045490200, 0x004549ffff] reserved */
#define SCP_MHU_SECURE_RAM10_BASE 0x004540a000
/* [0x00454a0200, 0x00454affff] reserved */
#define SCP_MHU_SECURE_RAM11_BASE 0x004540b000
/* [0x00454b0200, 0x004cffffff] reserved */

#define BASE_STM_BASE 0x004d000000
#define DMC0_CONFIGURATION_BASE 0x004e000000
#define DMC0_MANAGER_BASE 0x004e010000
/* [0x004e020000, 0x004e02ffff] reserved */
#define DMC0_PROFILER_GROUP_BASE 0x004e030000
/* [0x004e040000, 0x004e0fffff] reserved */
#define DMC1_CONFIGURATION_BASE 0x004e100000
#define DMC1_MANAGER_BASE 0x004e110000
/* [0x004e120000, 0x004e12ffff] reserved */
#define DMC1_PROFILER_GROUP_BASE 0x004e130000
/* [0x004e140000, 0x00500fffff] reserved */
#define AP_SCP_EXPANSION_NIC_GPV_BASE 0x0050100000
/* [0x0050200000, 0x0050ffffff] reserved */
#define AP_GPIO0_BASE 0x0051000000
/* [0x0051010000, 0x005103ffff] reserved */
#define AP_UART0_BASE 0x0051040000
/* [0x0051050000, 0x005107ffff] reserved */
#define AP_TIMER0_BASE 0x0051080000
/* [0x0051090000, 0x00510bffff] reserved */
#define EXIU_BASE 0x00510c0000
/* [0x00510d0000, 0x00511fffff] reserved */
#define AP_I2C0_BASE 0x0051200000
#define AP_I2C1_BASE 0x0051210000
/* [0x0051220000, 0x005141ffff] reserved */
#define SEC_REG_BASE 0x0051420000
/* [0x0051430000, 0x00515fffff] reserved */
#define IPCU_BASE 0x0051600000
/* [0x0051610000, 0x00522cffff] reserved */
#define NETSEC1_REG_BASE 0x00522d0000
#define SD_CTL_BASE 0x00522e0000
#define H2XBB_BASE 0x00522f0000
#define EMMC_BASE 0x0052300000
/* [0x0052310000, 0x00525fffff] reserved */
#define SCBM_MV_NIC_BOOT_SECURE_GPV_BASE 0x0052600000
/* [0x0052700000, 0x0052bfffff] reserved */
#define SCBM_XDMAC_BASE 0x0052c00000
/* [0x0052c10000, 0x0052cfffff] reserved */
#define SCBM_SYSOC_BASE 0x0052d00000
/* [0x0052d10000, 0x0052d1ffff] reserved */
#define SCBM_MMU_BASE 0x0052e00000
/* [0x0052e10000, 0x0052efffff] reserved */
#define SCBM_MV_NIC_GPV_BASE 0x0052f00000
/* [0x0053000000, 0x0053ffffff] reserved */

/* (AP:0x0054000000-0x0057ffffff <= SCP:0x0048000000-0x004bffffff) */
#define MIRROR_OF_SCP_MEMORY_MAP_BASE 0x0054000000
/* [0x0054000000, 0x00540fffff] reserved */
#define BOOT_CTL_BASE 0x0054100000
#define CONFIG_REGISTERS_BASE 0x0054110000
#define POWER_REGISTERS_BASE 0x0054120000
#define POWER_MANAGEMENT_UNIT_BASE 0x0054130000
#define INTMEM_APB_BASE 0x0054140000
/* [0x0054141800, 0x005414ffff] reserved */
#define IOCTRL_TOP_BASE 0x0054150000
#define XCPB_REG_BASE 0x0054160000
#define NETSEC0_REG_BASE 0x0054170000
#define FE_SCP_MHU_BASE 0x0054180000
#define TSENS_CPUIF_BASE 0x0054190000
/* [0x00541a0000, 0x00542fffff] reserved */
#define SYSOC_BASE 0x0054300000
#define PERI_CRG_BASE 0x0054310000
/* [0x0054311000, 0x0054317fff] reserved */
#define LPCM_SCB_BASE 0x0054318000
#define LPCM_PCIE_BASE 0x0054319000
#define LPCM_DMA_BASE 0x005431a000
/* [0x005431b000, 0x005431ffff] reserved */
#define EMMC_CRG_BASE 0x0054320000
/* [0x0054321000, 0x0054327fff] reserved */
#define LPCM_EMMC_BASE 0x0054328000
/* [0x0054329000, 0x005433ffff] reserved */
#define CRG_CPUA_BASE 0x0054340000
#define CRG_CPUB_BASE 0x0054350000
#define CRG_SYS_BASE 0x0054360000
#define CRG_DDR0_BASE 0x0054370000
#define CRG_DDR1_BASE 0x0054380000
/* [0x0054380000, 0x00543fffff] reserved */
#define AP_FE_MHU_NONSECURE_BASE 0x0054400000
/* [0x0054410000, 0x00544fffff] reserved */
#define AP_FE_MHU_SECURE_BASE 0x0054500000
/* [0x0054510000, 0x00545fffff] reserved */
#define PRMUX_BASE 0x0054600000
#define MULTI_CORE_REMAP_AND_BOOT_CONTROLLER_BASE 0x0054610000
/* [0x0054620000, 0x00547fffff] reserved */
#define HS_SPI_FLASH_REGISTER_BASE 0x0054800000
#define HS_SPI_EEPROM_REGISTER_BASE 0x0054810000
/* [0x0054830000, 0x00548fffff] reserved */
#define PBC_REG_BASE 0x0054900000
/* [0x0054910000, 0x0054ffffff] reserved */
#define FE_NIC_GPV_BASE 0x0050000000
/* [0x0055100000, 0x0055ffffff] reserved */
#define SCP_I2C0_BASE 0x0056000000
/* [0x0056010000, 0x005603ffff] reserved */
#define SCP_GPIO0_BASE 0x0056040000
#define SCP_TIMER0_BASE 0x0056050000
/* [0x0056060000, 0x0057ffffff] reserved */

#define GIC_PRE_ITS_BASE 0x0058000000
#define MSI_X_GEN0_BASE 0x0058200000
#define MSI_X_GEN1_BASE 0x0058204000
#define MSI_X_GEN2_BASE 0x0058208000
#define MSI_X_GEN3_BASE 0x005820c000
/* [0x0058210000, 0x005823ffff] reserved */
#define PCIEB_SYSOC_BASE 0x0058240000
/* [0x0058250000, 0x005827ffff] reserved */
#define PCIE_NORTH_MMU_BASE 0x0058280000
/* [0x0058290000, 0x00582bffff] reserved */
#define PCIE_SOUTH_SMMU_BASE 0x00582c0000
/* [0x00582d0000, 0x00582fffff] reserved */
#define PCIE1_EXCLUSIVE_ACCESS_A_BASE 0x0058300000
#define PCIE0_EXCLUSIVE_ACCESS_A_BASE 0x0058310000
/* [0x0058320000, 0x005833ffff] reserved */
#define PCIE1_EXCLUSIVE_ACCESS_B_BASE 0x0058340000
#define PCIE0_EXCLUSIVE_ACCESS_B_BASE 0x0058350000
/* [0x0058360000, 0x005837ffff] reserved */
#define PCIE1_REG_CLKRST_INT_HPC_BASE 0x0058380000
#define PCIE0_REG_CLKRST_INT_HPC_BASE 0x0058390000
#define PCIE1_PHY_REG_BASE 0x00583a0000
#define PCIE0_PHY_REG_BASE 0x00583b0000
#define PCIE1_DBI_BASE 0x00583c0000
#define PCIE1_MSIX_PBA_TABLE_PCIE_MAP_AREA_BASE 0x00583c4000
#define PCIE1_MSIX_TABLE_PCIE_MAP_AREA_BASE 0x00583c4800
#define PCIE0_DBI_BASE 0x00583d0000
/* [0x00583d4000, 0x00583fffff] reserved */
#define MARVERICK1_PCIE_VISIBLE_PERIPHERALS_BASE 0x0058400000
/* [0x0058800000, 0x00589fffff] reserved */
#define CROSS_PCIE_NIC_GPV_BASE 0x0058a00000
/* [0x0058b00000, 0x004effffff] reserved */

#define DDR_PHY0_NIC_GPV_BASE 0x005f000000
/* [0x005f100000, 0x004f1fffff] reserved */
#define DDR_PHY0_REG_BASE 0x005f200000
#define DDR_PHY0_CONFIGURATION_BASE 0x005f210000
/* [0x005f220000, 0x005f3fffff] reserved */
#define DDR_PHY1_NIC_GPV_BASE 0x005f400000
/* [0x005f500000, 0x005f5fffff] reserved */
#define DDR_PHY1_REG_BASE 0x005f600000
#define DDR_PHY1_CONFIGURATION_BASE 0x005f610000
/* [0x005f620000, 0x005f7fffff] reserved */
#define DMA_REG_NIC_GPV_BASE 0x005f800000
#define DMA330_MAV_DMAB_NON_SECURE_BASE 0x005f900000
/* [0x005f910000, 0x005f9fffff] reserved */
#define DMA330_MAV_DMAB_SECURE_BASE 0x005fa00000
/* [0x005fa10000, 0x004fafffff] reserved */
#define DMAB_MMU_BASE 0x005fb00000
/* [0x005fb10000, 0x005fb7ffff] reserved */
#define DMAB_REG_BASE 0x005fb80000
/* [0x005fb90000, 0x005ffeffff] reserved */
#define SYSTEM_OVERRIDE_REGISTER_BASE 0x005fff0000
#define PCIE_CONFIGURATION_SPACE_BASE 0x0060000000
#define PCIE_MEMORY_AREA_BASE 0x0070000000
#define SDRAM0_BASE 0x0080000000
#define SDRAM1_BASE 0x00a0000000
#define SDRAM2_BASE 0x00c0000000
#define SDRAM3_BASE 0x00e0000000
/* [0x0100000000, 0x04ffffffff] reserved */
#define PCIE1_CONFIGURATION_BASE 0x0500000000
/* [0x0510000000, 0x051fffffff] reserved */
#define PCIE0_CONFIGURATION_BASE 0x0520000000
/* [0x0530000000, 0x05ffffffff] reserved */
#define PCIE_NON_PREFETCHABLE_MEMORY_MAP_AREA_BASE 0x0600000000
#define PCIE_IO_MAP_AREA_BASE 0x0700000000
/* [0x0800000000, 0x087fffffff] reserved */
#define SDRAM4_BASE 0x0880000000
#define PCIE_PREFETCHABLE_MEMORY_AREA0_BASE 0x1000000000
#define PCIE_PREFETCHABLE_MEMORY_AREA1_BASE 0x4000000000
/* [0x8000000000, 0x87ffffffff] reserved */
#define SDRAM5_BASE 0x8800000000
/* [0x9000000000, 0xffffffffff] reserved */



/*** SIZE ***/

#define SECURE_BOOT_ROM_SIZE 0x20000 /* 128KiB (32KiB in fact) */
#define SECURE_RAM_SIZE 0x80000 /* 512KiB */
#define HSP_SPI_FLASH_MEMORY0_B0_SCP_CM_1ST_BOOT_AREA_SIZE 0x200000 /* 2MiB */
#define HSP_SPI_FLASH_MEMORY0_B0_FLEXWARE_ENGINE_SIZE 0x200000 /* 2MiB */
#define HSP_SPI_FLASH_MEMORY0_B0_AP_2ND_BOOT_AREA_SIZE 0x200000 /* 2MiB */
#define HSP_SPI_FLASH_MEMORY0_B0_CHIP_INFORMATION_AREA_SIZE 0x200000 /* 2MiB */
#define HS_SPI_FLASH_MEMORY0_B0_SCP_1ST_INT_ROM_BOOT_JUMP_AREA_SIZE 0x800000 /* 8MiB */
#define HS_SPI_FLASH_MEMORY0_B1_SCP_1ST_INT_ROM_BOOT_JUMP_AREA_SIZE 0x1000000 /* 16MiB */
#define HS_SPI_FLASH_MEMORY0_B2_SCP_2ND_BOOT_AREA_SIZE              0x1000000 /* 16MiB */
#define HS_SPI_FLASH_MEMORY0_B3_SCP_2ND_BOOT_AREA_SIZE              0x1000000 /* 16MiB */
#define HS_SPI_FLASH_MEMORY1_B0_0_B4_AP_3RD_BOOT_AREA_SIZE          0x4000000 /* 64MiB */
#define HS_SPI_EEPROM_MEMORY_SIZE                                   0x100000 /* 1MiB */
#define CM3_BOOT_CODE_RAM_SIZE 0x20000 /* 128KiB */
#define SCP_FIRMWARE_SRAM_SIZE 0x20000 /* 128KiB */
#define NON_SECURE_ROM_SIZE 0x8000 /* 32KiB (4KiB in fact) */

#define CORE_SIGHT_SUBSYSTEM_SIZE 0x1000000 /* 16MiB */
#define CS_APB_MASTER_EXPANSION_IF_SIZE 0x1000000 /* 16MiB */
#define CORE_SIGHT_SIZE 0x3000000 /* 48MiB */


/* debug memory map begin */

#define CORE_SIGHT_ROM_SIZE 0x10000 /* 64KiB */
#define STM_ETF_SIZE 0x10000 /* 64KiB */
#define SYSTEM_ETF_SIZE 0x10000 /* 64KiB */
#define SYSTEM_FUNNEL_SIZE 0x10000 /* 64KiB */
#define MASTER_FUNNEL_SIZE 0x10000 /* 64KiB */
#define CLUSTER0_7_FUNNEL_SIZE 0x10000 /* 64KiB */
#define CLUSTER8_11_FUNNEL_SIZE 0x8000 /* 32KiB */
#define REPLICATOR_SIZE 0x10000 /* 64KiB */
#define ETR_SIZE 0x10000 /* 64KiB */
#define TPIU_SIZE 0x10000 /* 64KiB */
#define SYSTEM_CTI0_SIZE 0x10000 /* 64KiB */
#define SYSTEM_CTI1_SIZE 0x10000 /* 64KiB */
#define CLUS_ETF_CTI_SS_DEBUG_ROM_SIZE 0x10000 /* 64KiB */
#define CLUS_ETF_CTI_SS_ETF0_SIZE 0x10000 /* 64KiB */
#define CLUS_ETF_CTI_SS_ETF1_SIZE 0x10000 /* 64KiB */
#define CLUS_ETF_CTI_SS_ETF2_SIZE 0x10000 /* 64KiB */
#define CLUS_ETF_CTI_SS_ETF3_SIZE 0x10000 /* 64KiB */
#define CLUS_ETF_CTI_SS_ETF4_SIZE 0x10000 /* 64KiB */
#define CLUS_ETF_CTI_SS_ETF5_SIZE 0x10000 /* 64KiB */
#define CLUS_ETF_CTI_SS_ETF6_SIZE 0x10000 /* 64KiB */
#define CLUS_ETF_CTI_SS_ETF7_SIZE 0x10000 /* 64KiB */
#define CLUS_ETF_CTI_SS_ETF8_SIZE 0x10000 /* 64KiB */
#define CLUS_ETF_CTI_SS_ETF9_SIZE 0x10000 /* 64KiB */
#define CLUS_ETF_CTI_SS_ETF10_SIZE 0x10000 /* 64KiB */
#define CLUS_ETF_CTI_SS_ETF11_SIZE 0x10000 /* 64KiB */
#define CLUS_ETF_CTI_SS_CTI0_CTI3_SIZE 0x10000 /* 64KiB */
#define CLUS_ETF_CTI_SS_CTI4_CTI7_SIZE 0x10000 /* 64KiB */
#define CLUS_ETF_CTI_SS_CTI8_CTI11_SIZE 0x10000 /* 64KiB */
#define STM_DEBUG_APB_SIZE  0x10000 /* 64KiB */
#define INT_DEBUG_APB_SIZE 0x100000 /* 1MiB */

#define CS_APB_MASTER_EXPANSION_IF_SIZE 0x1000000 /* 16MiB */
#define CLUSTER0_DEBUG_API_INTERFACE_SIZE 0x400000 /* 4MiB */
#define CORTEX_A53_APB_ROM_TABLE_SIZE 0x1000 /* 4KiB */
/* [0x0022001000, 0x002200ffff] reserved */
#define CORTEX_A53_CORE0_DEBUG_SIZE 0x1000 /* 4KiB */
/* [0x0022011000, 0x002201ffff] reserved */
#define CORTEX_A53_CORE0_CTI_SIZE 0x1000 /* 4KiB */
/* [0x0022021000, 0x002202ffff] reserved */
#define CORTEX_A53_CORE0_PMU_SIZE 0x1000 /* 4KiB */
/* [0x0022031000, 0x002203ffff] reserved */
#define CORTEX_A53_CORE0_TRACE_SIZE 0x1000 /* 4KiB */
/* [0x0022041000, 0x002210ffff] reserved */

#define CORTEX_A53_CORE1_DEBUG_SIZE 0x1000 /* 4KiB */
/* [0x0022111000, 0x002201ffff] reserved */
#define CORTEX_A53_CORE1_CTI_SIZE 0x1000 /* 4KiB */
/* [0x0022121000, 0x002202ffff] reserved */
#define CORTEX_A53_CORE1_PMU_SIZE 0x1000 /* 4KiB */
/* [0x0022131000, 0x002203ffff] reserved */
#define CORTEX_A53_CORE1_TRACE_SIZE 0x1000 /* 4KiB */
/* [0x0022141000, 0x00223fffff] reserved */

#define CLUSTER1_DEBUG_APB_INTERFACE_SIZE 0x400000 /* 4MiB */
#define CLUSTER2_DEBUG_APB_INTERFACE_SIZE 0x400000 /* 4MiB */
#define CLUSTER3_DEBUG_APB_INTERFACE_SIZE 0x400000 /* 4MiB */
#define CLUSTER4_DEBUG_APB_INTERFACE_SIZE 0x400000 /* 4MiB */
#define CLUSTER5_DEBUG_APB_INTERFACE_SIZE 0x400000 /* 4MiB */
#define CLUSTER6_DEBUG_APB_INTERFACE_SIZE 0x400000 /* 4MiB */
#define CLUSTER7_DEBUG_APB_INTERFACE_SIZE 0x400000 /* 4MiB */
#define CLUSTER8_DEBUG_APB_INTERFACE_SIZE 0x400000 /* 4MiB */
#define CLUSTER9_DEBUG_APB_INTERFACE_SIZE 0x400000 /* 4MiB */
#define CLUSTER10_DEBUG_APB_INTERFACE_SIZE 0x400000 /* 4MiB */
#define CLUSTER11_DEBUG_APB_INTERFACE_SIZE 0x400000 /* 4MiB */

/* debug memory map end */


#define INTERCONNECT_NIC_GPV_SIZE 0x100000 /* 1MiB */
#define UART0_SIZE 0x10000 /* 64KiB */
#define REFCLK_CNT_CONTROL_SIZE 0x10000 /* 64KiB */
#define GENERIC_WATCHDOG_CONTROL_SIZE 0x10000 /* 64KiB */
#define GENERIC_WATCHDOG_REFRESH_SIZE 0x10000 /* 64KiB */
#define TRUSTED_WATCHDOG_CONTROL_SIZE 0x10000 /* 64KiB */
#define TRUSTED_WATCHDOG_REFRESH_SIZE 0x10000 /* 64KiB */

#define REFCLK_CNT_READ_SIZE 0x10000 /* 64KiB */
#define AP_AON_REF_CLK_CNTCTL_SIZE 0x10000 /* 64KiB */
#define AP_AON_REF_CLK_CNTCTL_BASE0_SIZE 0x10000 /* 64KiB */
#define AP_AON_REF_CLK_CNTCTL_BASE1_SIZE 0x10000 /* 64KiB */
#define GICC_SIZE 0x2000 /* 8KiB */
#define GICH_SIZE 0x1000 /* 4KiB */
#define GICV_SIZE 0x2000 /* 8KiB */
#define NON_SECURE_SRAM_SIZE 0x10000 /* 64KiB */
#define GIC_500_SIZE 0xe00000 /* 14MiB */
#define INTERCONNECT_CCN_GPV_SIZE 0x1000000 /* 16MiB */

#define P0_REFCLK_GENTIM_CTRL_SIZE 0x10000 /* 64KiB */
#define P0_REFCLK_GENTIM_SIZE 0x10000 /* 64KiB */
#define P1_REFCLK_GENTIM_SIZE 0x10000 /* 64KiB */
#define P2_REFCLK_GENTIM_SIZE 0x10000 /* 64KiB */
#define P3_REFCLK_GENTIM_SIZE 0x10000 /* 64KiB */
#define P4_REFCLK_GENTIM_SIZE 0x10000 /* 64KiB */
#define P5_REFCLK_GENTIM_SIZE 0x10000 /* 64KiB */
#define P6_REFCLK_GENTIM_SIZE 0x10000 /* 64KiB */
#define P7_REFCLK_GENTIM_SIZE 0x10000 /* 64KiB */
#define P1_REFCLK_GENTIM_CTRL_SIZE 0x10000 /* 64KiB */
#define P8_REFCLK_GENTIM_SIZE 0x10000 /* 64KiB */
#define P9_REFCLK_GENTIM_SIZE 0x10000 /* 64KiB */
#define P10_REFCLK_GENTIM_SIZE 0x10000 /* 64KiB */
#define P11_REFCLK_GENTIM_SIZE 0x10000 /* 64KiB */
#define P12_REFCLK_GENTIM_SIZE 0x10000 /* 64KiB */
#define P13_REFCLK_GENTIM_SIZE 0x10000 /* 64KiB */
#define P14_REFCLK_GENTIM_SIZE 0x10000 /* 64KiB */
#define P15_REFCLK_GENTIM_SIZE 0x10000 /* 64KiB */
#define P2_REFCLK_GENTIM_CTRL_SIZE 0x10000 /* 64KiB */
#define P16_REFCLK_GENTIM_SIZE 0x10000 /* 64KiB */
#define P17_REFCLK_GENTIM_SIZE 0x10000 /* 64KiB */
#define P18_REFCLK_GENTIM_SIZE 0x10000 /* 64KiB */
#define P19_REFCLK_GENTIM_SIZE 0x10000 /* 64KiB */
#define P20_REFCLK_GENTIM_SIZE 0x10000 /* 64KiB */
#define P21_REFCLK_GENTIM_SIZE 0x10000 /* 64KiB */
#define P22_REFCLK_GENTIM_SIZE 0x10000 /* 64KiB */
#define P23_REFCLK_GENTIM_SIZE 0x10000 /* 64KiB */

#define SCP_MUH0_SIZE 0x10000 /* 64KiB */
#define SCP_MUH1_SIZE 0x10000 /* 64KiB */
#define SCP_MUH2_SIZE 0x10000 /* 64KiB */
#define SCP_MUH3_SIZE 0x10000 /* 64KiB */
#define SCP_MUH4_SIZE 0x10000 /* 64KiB */
#define SCP_MUH5_SIZE 0x10000 /* 64KiB */
#define SCP_MUH6_SIZE 0x10000 /* 64KiB */
#define SCP_MUH7_SIZE 0x10000 /* 64KiB */
#define SCP_MUH8_SIZE 0x10000 /* 64KiB */
#define SCP_MUH9_SIZE 0x10000 /* 64KiB */
#define SCP_MUH10_SIZE 0x10000 /* 64KiB */
#define SCP_MUH11_SIZE 0x10000 /* 64KiB */

#define SCP_MHU_NON_SECURE_RAM0_SIZE 0x200 /* 512B */
#define SCP_MHU_NON_SECURE_RAM1_SIZE 0x200 /* 512B */
#define SCP_MHU_NON_SECURE_RAM2_SIZE 0x200 /* 512B */
#define SCP_MHU_NON_SECURE_RAM3_SIZE 0x200 /* 512B */
#define SCP_MHU_NON_SECURE_RAM4_SIZE 0x200 /* 512B */
#define SCP_MHU_NON_SECURE_RAM5_SIZE 0x200 /* 512B */
#define SCP_MHU_NON_SECURE_RAM6_SIZE 0x200 /* 512B */
#define SCP_MHU_NON_SECURE_RAM7_SIZE 0x200 /* 512B */
#define SCP_MHU_NON_SECURE_RAM8_SIZE 0x200 /* 512B */
#define SCP_MHU_NON_SECURE_RAM9_SIZE 0x200 /* 512B */
#define SCP_MHU_NON_SECURE_RAM10_SIZE 0x200 /* 512B */
#define SCP_MHU_NON_SECURE_RAM11_SIZE 0x200 /* 512B */

#define SCP_MHU_SECURE_RAM0_SIZE 0x200 /* 512B */
#define SCP_MHU_SECURE_RAM1_SIZE 0x200 /* 512B */
#define SCP_MHU_SECURE_RAM2_SIZE 0x200 /* 512B */
#define SCP_MHU_SECURE_RAM3_SIZE 0x200 /* 512B */
#define SCP_MHU_SECURE_RAM4_SIZE 0x200 /* 512B */
#define SCP_MHU_SECURE_RAM5_SIZE 0x200 /* 512B */
#define SCP_MHU_SECURE_RAM6_SIZE 0x200 /* 512B */
#define SCP_MHU_SECURE_RAM7_SIZE 0x200 /* 512B */
#define SCP_MHU_SECURE_RAM8_SIZE 0x200 /* 512B */
#define SCP_MHU_SECURE_RAM9_SIZE 0x200 /* 512B */
#define SCP_MHU_SECURE_RAM10_SIZE 0x200 /* 512B */
#define SCP_MHU_SECURE_RAM11_SIZE 0x200 /* 512B */


#define BASE_STM_SIZE 0x1000000 /* 16MiB */
#define DMC0_CONFIGURATION_SIZE 0x10000 /* 64KiB */
#define DMC0_MANAGER_SIZE 0x10000 /* 64KiB */
#define DMC0_PROFILER_GROUP_SIZE 0x10000 /* 64KiB */
#define DMC1_CONFIGURATION_SIZE 0x10000 /* 64KiB */
#define DMC1_MANAGER_SIZE 0x10000 /* 64KiB */
#define DMC1_PROFILER_GROUP_SIZE 0x10000 /* 64KiB */
#define AP_SCP_EXPANSION_NIC_GPV_SIZE 0x100000 /* 1MiB */
#define AP_GPIO0_SIZE 0x10000 /* 64KiB (4KB) */
#define AP_UART0_SIZE 0x10000 /* 64KiB (256B) */
#define AP_TIMER0_SIZE 0x10000 /* 64KiB (256B) */
#define EXIU_SIZE 0x10000 /* 64KiB (256B) */
#define AP_I2C0_SIZE 0x10000 /* 64KiB (32B) */
#define AP_I2C1_SIZE 0x10000 /* 64KiB (256B) */
#define SEC_REG_SIZE 0x10000 /* 64KiB */
#define IPCU_SIZE 0x10000 /* 64KiB (4KiB) */
#define NETSEC1_REG_SIZE 0x10000 /* 64KiB */
#define SD_CTL_SIZE 0x10000 /* 64KiB */
#define H2XBB_SIZE 0x10000 /* 64KiB */
#define EMMC_SIZE 0x1000 /* 4KiB */
#define SCBM_MV_NIC_BOOT_SECURE_GPV_SIZE 0x100000 /* 1MiB */
#define SCBM_XDMAC_SIZE 0x10000 /* 64KiB (512B) */
#define SCBM_SYSOC_SIZE 0x10000 /* 64KiB */
#define SCBM_MMU_SIZE 0x10000 /* 64KiB */
#define SCBM_MV_NIC_GPV_SIZE 0x100000 /* 1MiB */


#define MIRROR_OF_SCP_MEMORY_MAP_SIZE 0x4000000 /* 64MiB */
#define BOOT_CTL_SIZE 0x10000 /* 64KiB */
#define CONFIG_REGISTERS_SIZE 0x10000 /* 64KiB */
#define POWER_REGISTERS_SIZE 0x10000 /* 64KiB */
#define POWER_MANAGEMENT_UNIT_SIZE 0x10000 /* 64KiB */
#define INTMEM_APB_SIZE 0x1800 /* 6KiB */
#define IOCTRL_TOP_SIZE 0x10000 /* 64KiB */
#define XCPB_REG_SIZE 0x10000 /* 64KiB */
#define NETSEC0_REG_SIZE 0x10000 /* 64KiB */
#define FE_SCP_MHU_SIZE 0x10000 /* 64KiB */
#define TSENS_CPUIF_SIZE 0x10000 /* 64KiB */
#define SYSOC_SIZE 0x10000 /* 64KiB */
#define PERI_CRG_SIZE 0x1000 /* 4KiB */
#define LPCM_SCB_SIZE 0x1000 /* 4KiB */
#define LPCM_PCIE_SIZE 0x1000 /* 4KiB */
#define LPCM_DMA_SIZE 0x1000 /* 4KiB */
#define EMMC_CRG_SIZE 0x1000 /* 4KiB */
#define LPCM_EMMC_SIZE 0x1000 /* 4KiB */
#define CRG_CPUA_SIZE 0x10000 /* 64KiB */
#define CRG_CPUB_SIZE 0x10000 /* 64KiB */
#define CRG_SYS_SIZE 0x10000 /* 64KiB */
#define CRG_DDR0_SIZE 0x8000 /* 32KiB */
#define CRG_DDR1_SIZE 0x8000 /* 32KiB */
#define AP_FE_MHU_NONSECURE_SIZE 0x10000 /* 64KiB */
#define AP_FE_MHU_SECURE_SIZE 0x10000 /* 64KiB */
#define PRMUX_SIZE 0x10000 /* 64KiB */
#define MULTI_CORE_REMAP_AND_BOOT_CONTROLLER_SIZE 0x10000 /* 64KiB */
#define HS_SPI_FLASH_REGISTER_SIZE 0x10000 /* 64KiB (4KiB) */
#define HS_SPI_EEPROM_REGISTER_SIZE 0x10000 /* 64KiB (4KiB) */
#define PBC_REG_SIZE 0x10000 /* 64KiB */
#define FE_NIC_GPV_SIZE 0x100000 /* 1MiB */
#define SCP_I2C0_SIZE 0x10000 /* 64KiB */
#define SCP_GPIO0_SIZE 0x10000 /* 64KiB */
#define SCP_TIMER0_SIZE 0x10000 /* 64KiB */


#define GIC_PRE_ITS_SIZE 0x200000 /* 2MiB */
#define MSI_X_GEN0_SIZE 0x4000 /* 16KiB (4KiB) */
#define MSI_X_GEN1_SIZE 0x4000 /* 16KiB (4KiB) */
#define MSI_X_GEN2_SIZE 0x4000 /* 16KiB (4KiB) */
#define MSI_X_GEN3_SIZE 0x4000 /* 16KiB (4KiB) */
#define PCIEB_SYSOC_SIZE 0x10000 /* 64KiB */
#define PCIE_NORTH_MMU_SIZE 0x10000 /* 64KiB */
#define PCIE_SOUTH_SMMU_SIZE 0x10000 /* 64KiB */
#define PCIE1_EXCLUSIVE_ACCESS_A_SIZE 0x10000 /* 64KiB */
#define PCIE0_EXCLUSIVE_ACCESS_A_SIZE 0x10000 /* 64KiB */
#define PCIE1_EXCLUSIVE_ACCESS_B_SIZE 0x10000 /* 64KiB */
#define PCIE0_EXCLUSIVE_ACCESS_B_SIZE 0x10000 /* 64KiB */
#define PCIE1_REG_CLKRST_INT_HPC_SIZE 0x10000 /* 64KiB */
#define PCIE0_REG_CLKRST_INT_HPC_SIZE 0x10000 /* 64KiB */
#define PCIE1_PHY_REG_SIZE 0x10000 /* 64KiB */
#define PCIE0_PHY_REG_SIZE 0x10000 /* 64KiB */
#define PCIE1_DBI_SIZE 0x10000 /* 64KiB */
#define PCIE1_MSIX_PBA_TABLE_PCIE_MAP_AREA_SIZE 0x10000 /* 64KiB */
#define PCIE1_MSIX_TABLE_PCIE_MAP_AREA_SIZE 0x10000 /* 64KiB */
#define PCIE0_DBI_SIZE 0x4000 /* 16KiB */
#define MARVERICK1_PCIE_VISIBLE_PERIPHERALS_SIZE 0x400000 /* 4MiB */
#define CROSS_PCIE_NIC_GPV_SIZE 0x100000 /* 1MiB */

#define DDR_PHY0_NIC_GPV_SIZE 0x100000 /* 1MiB */
#define DDR_PHY0_REG_SIZE 0x10000 /* 64KiB */
#define DDR_PHY0_CONFIGURATION_SIZE 0x10000 /* 64KiB */
#define DDR_PHY1_NIC_GPV_SIZE 0x100000 /* 1MiB */
#define DDR_PHY1_REG_SIZE 0x10000 /* 64KiB */
#define DDR_PHY1_CONFIGURATION_SIZE 0x10000 /* 64KiB */
#define DMA_REG_NIC_GPV_SIZE 0x100000 /* 1MiB */
#define DMA330_MAV_DMAB_NON_SECURE_SIZE 0x10000 /* 64KiB */
#define DMA330_MAV_DMAB_SECURE_SIZE 0x10000 /* 64KiB */
#define DMAB_MMU_SIZE 0x10000 /* 64KiB */
#define DMAB_REG_SIZE 0x10000 /* 64KiB */
#define SYSTEM_OVERRIDE_REGISTER_SIZE 0x10000 /* 64KiB */
#define PCIE_CONFIGURATION_SPACE_SIZE 0x10000000 /* 256MiB */
#define PCIE_MEMORY_AREA_SIZE 0x10000000 /* 256MiB */
#define SDRAM0_SIZE 0x20000000 /* 512MiB */
#define SDRAM1_SIZE 0x20000000 /* 512MiB */
#define SDRAM2_SIZE 0x20000000 /* 512MiB */
#define SDRAM3_SIZE 0x20000000 /* 512MiB */
#define PCIE1_CONFIGURATION_SIZE 0x10000000 /* 256MiB */
#define PCIE0_CONFIGURATION_SIZE 0x10000000 /* 256MiB */
#define PCIE_NON_PREFETCHABLE_MEMORY_MAP_AREA_SIZE 0x100000000 /* 4GiB */
#define PCIE_IO_MAP_AREA_SIZE 0x100000000 /* 4GiB */
#define SDRAM4_SIZE 0x780000000 /* 30GiB */
#define PCIE_PREFETCHABLE_MEMORY_AREA0_SIZE 0x3000000000 /* 192GiB */
#define PCIE_PREFETCHABLE_MEMORY_AREA1_SIZE 0x4000000000 /* 256GiB */
#define SDRAM5_SIZE 0x800000000 /* 32GiB */



#endif /* __MCUBE_ARM_SYNQUACER_ADDR_H__ */

