
---------- Begin Simulation Statistics ----------
final_tick                               4984707192000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 139123                       # Simulator instruction rate (inst/s)
host_mem_usage                                 746012                       # Number of bytes of host memory used
host_op_rate                                   248424                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 15094.55                       # Real time elapsed on the host
host_tick_rate                              213653139                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2100000002                       # Number of instructions simulated
sim_ops                                    3749847930                       # Number of ops (including micro ops) simulated
sim_seconds                                  3.224997                       # Number of seconds simulated
sim_ticks                                3224996988750                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     55745064                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests     111490496                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.committedInsts                   0                       # Number of instructions committed
system.switch_cpus.committedOps                     0                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                        0                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles                  0                       # Number of busy cycles
system.switch_cpus.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses              0                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                     0                       # number of float instructions
system.switch_cpus.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus.num_func_calls                   0                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses             0                       # Number of integer alu accesses
system.switch_cpus.num_int_insts                    0                       # number of integer instructions
system.switch_cpus.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus.num_load_insts                   0                       # Number of load instructions
system.switch_cpus.num_mem_refs                     0                       # number of memory refs
system.switch_cpus.num_store_insts                  0                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts                    0                       # number of vector instructions
system.switch_cpus.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass             0                       # Class of executed instruction
system.switch_cpus.op_class::IntAlu                 0                       # Class of executed instruction
system.switch_cpus.op_class::IntMult                0                       # Class of executed instruction
system.switch_cpus.op_class::IntDiv                 0                       # Class of executed instruction
system.switch_cpus.op_class::FloatAdd               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMult              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAlu                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCvt                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMisc               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::MemRead                0                       # Class of executed instruction
system.switch_cpus.op_class::MemWrite               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0                       # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus.op_class::total                  0                       # Class of executed instruction
system.switch_cpus_1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.branchPred.BTBHitPct          nan                       # BTB Hit Percentage
system.switch_cpus_1.branchPred.BTBHits             0                       # Number of BTB hits
system.switch_cpus_1.branchPred.BTBLookups            0                       # Number of BTB lookups
system.switch_cpus_1.branchPred.RASInCorrect         1855                       # Number of incorrect RAS predictions.
system.switch_cpus_1.branchPred.condIncorrect     82174228                       # Number of conditional branches incorrect
system.switch_cpus_1.branchPred.condPredicted   1099916349                       # Number of conditional branches predicted
system.switch_cpus_1.branchPred.indirectHits    289191596                       # Number of indirect target hits.
system.switch_cpus_1.branchPred.indirectLookups    616821766                       # Number of indirect predictor lookups.
system.switch_cpus_1.branchPred.indirectMisses    327630170                       # Number of indirect misses.
system.switch_cpus_1.branchPred.lookups    1203121402                       # Number of BP lookups
system.switch_cpus_1.branchPred.usedRAS      54712351                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.branchPredindirectMispredicted     38155688                       # Number of mispredicted indirect branches.
system.switch_cpus_1.cc_regfile_reads      2051147881                       # number of cc regfile reads
system.switch_cpus_1.cc_regfile_writes     1337507226                       # number of cc regfile writes
system.switch_cpus_1.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus_1.commit.branchMispredicts     82176367                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.branches        255270542                       # Number of branches committed
system.switch_cpus_1.commit.bw_lim_events     80361219                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.commitSquashedInsts   3491764370                       # The number of squashed insts skipped by commit
system.switch_cpus_1.commit.committedInsts   1000000000                       # Number of instructions committed
system.switch_cpus_1.commit.committedOps   1748593337                       # Number of ops (including micro ops) committed
system.switch_cpus_1.commit.committed_per_cycle::samples   5886081558                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::mean     0.297073                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::stdev     1.207960                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::0   5376585792     91.34%     91.34% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::1    164588187      2.80%     94.14% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::2     53931401      0.92%     95.06% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::3    110782293      1.88%     96.94% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::4     31473290      0.53%     97.47% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::5     40060986      0.68%     98.15% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::6     23381103      0.40%     98.55% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::7      4917287      0.08%     98.63% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::8     80361219      1.37%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::total   5886081558                       # Number of insts commited each cycle
system.switch_cpus_1.commit.fp_insts                0                       # Number of committed floating point instructions.
system.switch_cpus_1.commit.function_calls      1511731                       # Number of function calls committed.
system.switch_cpus_1.commit.int_insts      1743072331                       # Number of committed integer instructions.
system.switch_cpus_1.commit.loads           368544021                       # Number of loads committed
system.switch_cpus_1.commit.membars                 0                       # Number of memory barriers committed
system.switch_cpus_1.commit.op_class_0::No_OpClass      3188328      0.18%      0.18% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntAlu   1305809412     74.68%     74.86% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntMult        52800      0.00%     74.86% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntDiv            0      0.00%     74.86% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatAdd            0      0.00%     74.86% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCmp            0      0.00%     74.86% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCvt            0      0.00%     74.86% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMult            0      0.00%     74.86% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMultAcc            0      0.00%     74.86% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatDiv            0      0.00%     74.86% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMisc            0      0.00%     74.86% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatSqrt            0      0.00%     74.86% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAdd            0      0.00%     74.86% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAddAcc            0      0.00%     74.86% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAlu            0      0.00%     74.86% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCmp            0      0.00%     74.86% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCvt            0      0.00%     74.86% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMisc            0      0.00%     74.86% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMult            0      0.00%     74.86% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMultAcc            0      0.00%     74.86% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShift            0      0.00%     74.86% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShiftAcc            0      0.00%     74.86% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdDiv            0      0.00%     74.86% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSqrt            0      0.00%     74.86% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAdd            0      0.00%     74.86% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAlu            0      0.00%     74.86% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCmp            0      0.00%     74.86% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCvt            0      0.00%     74.86% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatDiv            0      0.00%     74.86% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMisc            0      0.00%     74.86% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMult            0      0.00%     74.86% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.86% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.86% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAdd            0      0.00%     74.86% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAlu            0      0.00%     74.86% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceCmp            0      0.00%     74.86% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     74.86% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     74.86% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAes            0      0.00%     74.86% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAesMix            0      0.00%     74.86% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash            0      0.00%     74.86% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash2            0      0.00%     74.86% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash            0      0.00%     74.86% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash2            0      0.00%     74.86% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma2            0      0.00%     74.86% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma3            0      0.00%     74.86% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdPredAlu            0      0.00%     74.86% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemRead    368544021     21.08%     95.94% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemWrite     70998776      4.06%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::total   1748593337                       # Class of committed instruction
system.switch_cpus_1.commit.refs            439542797                       # Number of memory references committed
system.switch_cpus_1.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.vec_insts               0                       # Number of committed Vector instructions.
system.switch_cpus_1.committedInsts        1000000000                       # Number of Instructions Simulated
system.switch_cpus_1.committedOps          1748593337                       # Number of Ops (including micro ops) Simulated
system.switch_cpus_1.cpi                     6.449994                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               6.449994                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.BlockedCycles   5263743079                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DecodedInsts   6566057914                       # Number of instructions handled by decode
system.switch_cpus_1.decode.IdleCycles      241126657                       # Number of cycles decode is idle
system.switch_cpus_1.decode.RunCycles       615054933                       # Number of cycles decode is running
system.switch_cpus_1.decode.SquashCycles     82577164                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.UnblockCycles    247217116                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.rdAccesses         761842291                       # TLB accesses on read requests
system.switch_cpus_1.dtb.rdMisses            92538061                       # TLB misses on read requests
system.switch_cpus_1.dtb.wrAccesses         154497251                       # TLB accesses on write requests
system.switch_cpus_1.dtb.wrMisses             1289534                       # TLB misses on write requests
system.switch_cpus_1.fetch.Branches        1203121402                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines       493859568                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles          6301893821                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes            3                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.Insts           4865779204                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.ItlbSquashes            15                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus_1.fetch.MiscStallCycles         1208                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus_1.fetch.PendingTrapStallCycles       149283                       # Number of stall cycles due to pending traps
system.switch_cpus_1.fetch.SquashCycles     165154328                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.TlbCycles             6123                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus_1.fetch.branchRate        0.186531                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles     65091356                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches    343903947                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              0.754385                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples   6449718955                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     1.340782                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     2.802388                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0     5095007708     79.00%     79.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1       63318727      0.98%     79.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2       84401889      1.31%     81.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3       67807847      1.05%     82.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4       88367539      1.37%     83.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5      119612618      1.85%     85.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6       34934709      0.54%     86.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7      119164237      1.85%     87.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8      777103681     12.05%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total   6449718955                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.idleCycles                275022                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.branchMispredicts    112317529                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.exec_branches      479483064                       # Number of branches executed
system.switch_cpus_1.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus_1.iew.exec_rate           0.648547                       # Inst execution rate
system.switch_cpus_1.iew.exec_refs         1125745547                       # number of memory reference insts executed
system.switch_cpus_1.iew.exec_stores        154497251                       # Number of stores executed
system.switch_cpus_1.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.iewBlockCycles    3054501541                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts    999093591                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts      6349084                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts    273950361                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts   5235808705                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts    971248296                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts    201697786                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts   4183126824                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents     26076558                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents    296808506                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles     82577164                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles    341258319                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread0.cacheBlocked     35600512                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread0.forwLoads     17865634                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread0.ignoredResponses        56782                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.memOrderViolation       472961                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread0.squashedLoads    630549560                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread0.squashedStores    202951583                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents       472961                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect    100060143                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect     12257386                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.iew.wb_consumers      4207079567                       # num instructions consuming a value
system.switch_cpus_1.iew.wb_count          3829375415                       # cumulative count of insts written-back
system.switch_cpus_1.iew.wb_fanout           0.666806                       # average fanout of values written-back
system.switch_cpus_1.iew.wb_producers      2805305953                       # num instructions producing a value
system.switch_cpus_1.iew.wb_rate             0.593702                       # insts written-back per cycle
system.switch_cpus_1.iew.wb_sent           3872460049                       # cumulative count of insts sent to commit
system.switch_cpus_1.int_regfile_reads     5327311860                       # number of integer regfile reads
system.switch_cpus_1.int_regfile_writes    3179210011                       # number of integer regfile writes
system.switch_cpus_1.ipc                     0.155039                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               0.155039                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.FU_type_0::No_OpClass     35070997      0.80%      0.80% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntAlu   3164357696     72.17%     72.97% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntMult        75668      0.00%     72.97% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntDiv            0      0.00%     72.97% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatAdd            0      0.00%     72.97% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCmp            0      0.00%     72.97% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCvt            0      0.00%     72.97% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMult            0      0.00%     72.97% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMultAcc            0      0.00%     72.97% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatDiv            0      0.00%     72.97% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMisc            0      0.00%     72.97% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatSqrt            0      0.00%     72.97% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAdd            0      0.00%     72.97% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAddAcc            0      0.00%     72.97% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAlu            0      0.00%     72.97% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCmp            0      0.00%     72.97% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCvt            0      0.00%     72.97% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMisc            0      0.00%     72.97% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMult            0      0.00%     72.97% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMultAcc            0      0.00%     72.97% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShift            0      0.00%     72.97% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShiftAcc            0      0.00%     72.97% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdDiv            0      0.00%     72.97% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSqrt            0      0.00%     72.97% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAdd            0      0.00%     72.97% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAlu            0      0.00%     72.97% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCmp            0      0.00%     72.97% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCvt            0      0.00%     72.97% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatDiv            0      0.00%     72.97% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMisc            0      0.00%     72.97% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMult            0      0.00%     72.97% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.97% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     72.97% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAdd            0      0.00%     72.97% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAlu            0      0.00%     72.97% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceCmp            0      0.00%     72.97% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     72.97% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     72.97% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAes            0      0.00%     72.97% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAesMix            0      0.00%     72.97% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash            0      0.00%     72.97% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     72.97% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash            0      0.00%     72.97% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     72.97% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma2            0      0.00%     72.97% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma3            0      0.00%     72.97% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdPredAlu            0      0.00%     72.97% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemRead   1014862974     23.14%     96.11% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemWrite    170457279      3.89%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::total   4384824614                       # Type of FU issued
system.switch_cpus_1.iq.fp_alu_accesses             0                       # Number of floating point alu accesses
system.switch_cpus_1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus_1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus_1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus_1.iq.fu_busy_cnt         107990611                       # FU busy when requested
system.switch_cpus_1.iq.fu_busy_rate         0.024628                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntAlu      61486142     56.94%     56.94% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntMult            0      0.00%     56.94% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntDiv             0      0.00%     56.94% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatAdd            0      0.00%     56.94% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCmp            0      0.00%     56.94% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCvt            0      0.00%     56.94% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMult            0      0.00%     56.94% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMultAcc            0      0.00%     56.94% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatDiv            0      0.00%     56.94% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMisc            0      0.00%     56.94% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatSqrt            0      0.00%     56.94% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAdd            0      0.00%     56.94% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAddAcc            0      0.00%     56.94% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAlu            0      0.00%     56.94% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCmp            0      0.00%     56.94% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCvt            0      0.00%     56.94% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMisc            0      0.00%     56.94% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMult            0      0.00%     56.94% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMultAcc            0      0.00%     56.94% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShift            0      0.00%     56.94% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShiftAcc            0      0.00%     56.94% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdDiv            0      0.00%     56.94% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSqrt            0      0.00%     56.94% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAdd            0      0.00%     56.94% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAlu            0      0.00%     56.94% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCmp            0      0.00%     56.94% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCvt            0      0.00%     56.94% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatDiv            0      0.00%     56.94% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMisc            0      0.00%     56.94% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMult            0      0.00%     56.94% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMultAcc            0      0.00%     56.94% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatSqrt            0      0.00%     56.94% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAdd            0      0.00%     56.94% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAlu            0      0.00%     56.94% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceCmp            0      0.00%     56.94% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     56.94% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     56.94% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAes            0      0.00%     56.94% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAesMix            0      0.00%     56.94% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash            0      0.00%     56.94% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash2            0      0.00%     56.94% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash            0      0.00%     56.94% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash2            0      0.00%     56.94% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma2            0      0.00%     56.94% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma3            0      0.00%     56.94% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdPredAlu            0      0.00%     56.94% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemRead     43396775     40.19%     97.12% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemWrite      3107694      2.88%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.int_alu_accesses   4457744228                       # Number of integer alu accesses
system.switch_cpus_1.iq.int_inst_queue_reads  15412987582                       # Number of integer instruction queue reads
system.switch_cpus_1.iq.int_inst_queue_wakeup_accesses   3829375415                       # Number of integer instruction queue wakeup accesses
system.switch_cpus_1.iq.int_inst_queue_writes   8723439449                       # Number of integer instruction queue writes
system.switch_cpus_1.iq.iqInstsAdded       5235808705                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued      4384824614                       # Number of instructions issued
system.switch_cpus_1.iq.iqSquashedInstsExamined   3487215335                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued     85628792                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedOperandsExamined   4804313696                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.iq.issued_per_cycle::samples   6449718955                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::mean     0.679847                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::stdev     1.685933                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::0   5200841482     80.64%     80.64% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::1    320981554      4.98%     85.61% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::2    196098321      3.04%     88.65% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::3    159474358      2.47%     91.13% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::4    149850855      2.32%     93.45% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::5    140892725      2.18%     95.63% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::6    140517837      2.18%     97.81% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::7     82245307      1.28%     99.09% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::8     58816516      0.91%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::total   6449718955                       # Number of insts issued each cycle
system.switch_cpus_1.iq.rate                 0.679818                       # Inst issue rate
system.switch_cpus_1.iq.vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus_1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus_1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus_1.itb.rdAccesses                 0                       # TLB accesses on read requests
system.switch_cpus_1.itb.rdMisses                   0                       # TLB misses on read requests
system.switch_cpus_1.itb.wrAccesses         493873600                       # TLB accesses on write requests
system.switch_cpus_1.itb.wrMisses               14035                       # TLB misses on write requests
system.switch_cpus_1.memDep0.conflictingLoads     93731119                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores     94909308                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads    999093591                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores    273950361                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.misc_regfile_reads    2305077621                       # number of misc regfile reads
system.switch_cpus_1.numCycles             6449993977                       # number of cpu cycles simulated
system.switch_cpus_1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_1.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_1.rename.BlockCycles    4487912232                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.CommittedMaps   2122688750                       # Number of HB maps that are committed
system.switch_cpus_1.rename.IQFullEvents    374974637                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.IdleCycles      344285569                       # Number of cycles rename is idle
system.switch_cpus_1.rename.LQFullEvents    486098746                       # Number of times rename has blocked due to LQ full
system.switch_cpus_1.rename.ROBFullEvents     52726955                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RenameLookups  15519244922                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RenamedInsts   6040409746                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RenamedOperands   7081644230                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RunCycles       727810044                       # Number of cycles rename is running
system.switch_cpus_1.rename.SQFullEvents     11134344                       # Number of times rename has blocked due to SQ full
system.switch_cpus_1.rename.SquashCycles     82577164                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.UnblockCycles    807133940                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.UndoneMaps     4958955416                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.int_rename_lookups   8425937470                       # Number of integer rename lookups
system.switch_cpus_1.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_1.rename.skidInsts       962565429                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_1.rob.rob_reads        11046078046                       # The number of ROB reads
system.switch_cpus_1.rob.rob_writes       11051835532                       # The number of ROB writes
system.switch_cpus_1.timesIdled                  2662                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests           57                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           11                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests    110269329                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      9960086                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    214987053                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        9960097                       # Total number of snoops made to the snoop filter.
system.tol3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_single_requests     74626298                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_single_snoops     44297644                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.tot_requests    149251285                       # Total number of requests made to the snoop filter.
system.tol3bus.snoop_filter.tot_snoops       44297644                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp           54997654                       # Transaction distribution
system.membus.trans_dist::WritebackDirty     11468746                       # Transaction distribution
system.membus.trans_dist::CleanEvict         44276262                       # Transaction distribution
system.membus.trans_dist::ReadExReq            747834                       # Transaction distribution
system.membus.trans_dist::ReadExResp           747834                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      54997654                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port    167235984                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total    167235984                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total              167235984                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port   4301710976                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total   4301710976                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              4301710976                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          55745488                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                55745488    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            55745488                       # Request fanout histogram
system.membus.reqLayer2.occupancy        172937291500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               5.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy       306142805500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              9.5                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 4984707192000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 4984707192000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 4984707192000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.power_state.pwrStateResidencyTicks::OFF 4984707192000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 4984707192000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 4984707192000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.power_state.numTransitions            1                       # Number of power state transitions
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 4984707192000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp         100348098                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     63566305                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean            3                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict       160113529                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq         5551606                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp        5551606                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          4369625                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         4369625                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq             3                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq    100348096                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side            9                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side    325256373                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             325256382                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side          384                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   9002241728                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             9002242112                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                       118962114                       # Total snoops (count)
system.tol2bus.snoopTraffic                1767935872                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        229231444                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.043450                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.203869                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              219271290     95.65%     95.65% # Request fanout histogram
system.tol2bus.snoop_fanout::1                9960143      4.35%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                     11      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          229231444                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       143435836500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              4.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy      159852383000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy              4500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 4984707192000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.switch_cpus_1.data     30092680                       # number of demand (read+write) hits
system.l2.demand_hits::total                 30092680                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus_1.data     30092680                       # number of overall hits
system.l2.overall_hits::total                30092680                       # number of overall hits
system.l2.demand_misses::.switch_cpus_1.inst            3                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus_1.data     74625041                       # number of demand (read+write) misses
system.l2.demand_misses::total               74625044                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus_1.inst            3                       # number of overall misses
system.l2.overall_misses::.switch_cpus_1.data     74625041                       # number of overall misses
system.l2.overall_misses::total              74625044                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus_1.inst       297500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus_1.data 6481381102000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     6481381399500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.inst       297500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.data 6481381102000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    6481381399500                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus_1.inst            3                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus_1.data    104717721                       # number of demand (read+write) accesses
system.l2.demand_accesses::total            104717724                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.inst            3                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.data    104717721                       # number of overall (read+write) accesses
system.l2.overall_accesses::total           104717724                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus_1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus_1.data     0.712630                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.712630                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus_1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus_1.data     0.712630                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.712630                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus_1.inst 99166.666667                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus_1.data 86852.630366                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 86852.630861                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.inst 99166.666667                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.data 86852.630366                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 86852.630861                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks            27623998                       # number of writebacks
system.l2.writebacks::total                  27623998                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus_1.inst            3                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus_1.data     74625041                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          74625044                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.inst            3                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.data     74625041                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         74625044                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus_1.inst       282500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus_1.data 6108255902000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 6108256184500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.inst       282500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.data 6108255902000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 6108256184500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus_1.data     0.712630                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.712630                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.data     0.712630                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.712630                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 94166.666667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.data 81852.630433                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 81852.630928                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 94166.666667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.data 81852.630433                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 81852.630928                       # average overall mshr miss latency
system.l2.replacements                       74665408                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     35942307                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         35942307                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks     35942307                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     35942307                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks            3                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total                3                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks            3                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total            3                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks        12643                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         12643                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.switch_cpus_1.data      5551547                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total              5551547                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.switch_cpus_1.data           59                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 59                       # number of UpgradeReq misses
system.l2.UpgradeReq_accesses::.switch_cpus_1.data      5551606                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total          5551606                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.switch_cpus_1.data     0.000011                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.000011                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses::.switch_cpus_1.data           59                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            59                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus_1.data       974000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       974000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus_1.data     0.000011                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.000011                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus_1.data 16508.474576                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 16508.474576                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus_1.data      2862074                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               2862074                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus_1.data      1507551                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1507551                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus_1.data  86073766500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   86073766500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus_1.data      4369625                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           4369625                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus_1.data     0.345007                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.345007                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus_1.data 57095.094295                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 57095.094295                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus_1.data      1507551                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1507551                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus_1.data  78536011500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  78536011500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.345007                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.345007                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 52095.094295                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 52095.094295                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.switch_cpus_1.inst            3                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total                3                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.inst       297500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total       297500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus_1.inst            3                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total              3                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst 99166.666667                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 99166.666667                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.inst            3                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total            3                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst       282500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total       282500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst 94166.666667                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 94166.666667                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus_1.data     27230606                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          27230606                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus_1.data     73117490                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total        73117490                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus_1.data 6395307335500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 6395307335500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus_1.data    100348096                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total     100348096                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus_1.data     0.728639                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.728639                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus_1.data 87466.177183                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 87466.177183                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus_1.data     73117490                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total     73117490                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus_1.data 6029719890500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 6029719890500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus_1.data     0.728639                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.728639                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_1.data 82466.177251                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 82466.177251                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 4984707192000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         4096                       # Cycle average of tags in use
system.l2.tags.total_refs                   214982770                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  74669504                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.879124                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      13.615623                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data     0.169353                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus_1.inst     0.000210                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus_1.data  4082.214815                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.003324                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.000041                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus_1.inst     0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus_1.data     0.996634                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            1.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          172                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1646                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2267                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           11                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1794561376                       # Number of tag accesses
system.l2.tags.data_accesses               1794561376                       # Number of data accesses
system.l2.tags.cache_friendly                       0                       # Number of cache friendly accesses
system.l2.tags.cache_averse                 214974293                       # Number of cache averse accesses
system.l2.tags.cache_friendly_victims               0                       # Number of cache friendly victims
system.l2.tags.cache_averse_victims          74665408                       # Number of cache averse victims
system.l2.tags.OPT_hits                             0                       # Number of OPT hits
system.l2.tags.OPT_misses                           0                       # Number of OPT misses
system.l2.tags.OPT_nan                      214986996                       # Number of OPT nan
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 4984707192000                       # Cumulative time (in ticks) in various power states
system.l3.demand_hits::.switch_cpus_1.data     18879555                       # number of demand (read+write) hits
system.l3.demand_hits::total                 18879555                       # number of demand (read+write) hits
system.l3.overall_hits::.switch_cpus_1.data     18879555                       # number of overall hits
system.l3.overall_hits::total                18879555                       # number of overall hits
system.l3.demand_misses::.switch_cpus_1.inst            3                       # number of demand (read+write) misses
system.l3.demand_misses::.switch_cpus_1.data     55745486                       # number of demand (read+write) misses
system.l3.demand_misses::total               55745489                       # number of demand (read+write) misses
system.l3.overall_misses::.switch_cpus_1.inst            3                       # number of overall misses
system.l3.overall_misses::.switch_cpus_1.data     55745486                       # number of overall misses
system.l3.overall_misses::total              55745489                       # number of overall misses
system.l3.demand_miss_latency::.switch_cpus_1.inst       264500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::.switch_cpus_1.data 5459291454000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total     5459291718500                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::.switch_cpus_1.inst       264500                       # number of overall miss cycles
system.l3.overall_miss_latency::.switch_cpus_1.data 5459291454000                       # number of overall miss cycles
system.l3.overall_miss_latency::total    5459291718500                       # number of overall miss cycles
system.l3.demand_accesses::.switch_cpus_1.inst            3                       # number of demand (read+write) accesses
system.l3.demand_accesses::.switch_cpus_1.data     74625041                       # number of demand (read+write) accesses
system.l3.demand_accesses::total             74625044                       # number of demand (read+write) accesses
system.l3.overall_accesses::.switch_cpus_1.inst            3                       # number of overall (read+write) accesses
system.l3.overall_accesses::.switch_cpus_1.data     74625041                       # number of overall (read+write) accesses
system.l3.overall_accesses::total            74625044                       # number of overall (read+write) accesses
system.l3.demand_miss_rate::.switch_cpus_1.inst            1                       # miss rate for demand accesses
system.l3.demand_miss_rate::.switch_cpus_1.data     0.747008                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.747008                       # miss rate for demand accesses
system.l3.overall_miss_rate::.switch_cpus_1.inst            1                       # miss rate for overall accesses
system.l3.overall_miss_rate::.switch_cpus_1.data     0.747008                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.747008                       # miss rate for overall accesses
system.l3.demand_avg_miss_latency::.switch_cpus_1.inst 88166.666667                       # average overall miss latency
system.l3.demand_avg_miss_latency::.switch_cpus_1.data 97932.439839                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 97932.439314                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_1.inst 88166.666667                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_1.data 97932.439839                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 97932.439314                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::.writebacks            11468746                       # number of writebacks
system.l3.writebacks::total                  11468746                       # number of writebacks
system.l3.demand_mshr_misses::.switch_cpus_1.inst            3                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::.switch_cpus_1.data     55745486                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total          55745489                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_1.inst            3                       # number of overall MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_1.data     55745486                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total         55745489                       # number of overall MSHR misses
system.l3.demand_mshr_miss_latency::.switch_cpus_1.inst       234500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::.switch_cpus_1.data 4901836604000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total 4901836838500                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_1.inst       234500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_1.data 4901836604000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total 4901836838500                       # number of overall MSHR miss cycles
system.l3.demand_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::.switch_cpus_1.data     0.747008                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.747008                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_1.data     0.747008                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.747008                       # mshr miss rate for overall accesses
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 78166.666667                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_1.data 87932.440019                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 87932.439493                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 78166.666667                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_1.data 87932.440019                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 87932.439493                       # average overall mshr miss latency
system.l3.replacements                       65080016                       # number of replacements
system.l3.WritebackDirty_hits::.writebacks     27623998                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total         27623998                       # number of WritebackDirty hits
system.l3.WritebackDirty_accesses::.writebacks     27623998                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total     27623998                       # number of WritebackDirty accesses(hits+misses)
system.l3.CleanEvict_mshr_misses::.writebacks     34962636                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_misses::total      34962636                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3.UpgradeReq_hits::.switch_cpus_1.data           59                       # number of UpgradeReq hits
system.l3.UpgradeReq_hits::total                   59                       # number of UpgradeReq hits
system.l3.UpgradeReq_accesses::.switch_cpus_1.data           59                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_accesses::total               59                       # number of UpgradeReq accesses(hits+misses)
system.l3.ReadExReq_hits::.switch_cpus_1.data       759717                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                759717                       # number of ReadExReq hits
system.l3.ReadExReq_misses::.switch_cpus_1.data       747834                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total              747834                       # number of ReadExReq misses
system.l3.ReadExReq_miss_latency::.switch_cpus_1.data  61494599500                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total   61494599500                       # number of ReadExReq miss cycles
system.l3.ReadExReq_accesses::.switch_cpus_1.data      1507551                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total           1507551                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_miss_rate::.switch_cpus_1.data     0.496059                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.496059                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_avg_miss_latency::.switch_cpus_1.data 82230.280383                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 82230.280383                       # average ReadExReq miss latency
system.l3.ReadExReq_mshr_misses::.switch_cpus_1.data       747834                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total         747834                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_miss_latency::.switch_cpus_1.data  54016259500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total  54016259500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.496059                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.496059                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 72230.280383                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 72230.280383                       # average ReadExReq mshr miss latency
system.l3.ReadSharedReq_hits::.switch_cpus_1.data     18119838                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::total          18119838                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_misses::.switch_cpus_1.inst            3                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::.switch_cpus_1.data     54997652                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::total        54997655                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_miss_latency::.switch_cpus_1.inst       264500                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::.switch_cpus_1.data 5397796854500                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::total 5397797119000                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_accesses::.switch_cpus_1.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::.switch_cpus_1.data     73117490                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::total      73117493                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_miss_rate::.switch_cpus_1.inst            1                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::.switch_cpus_1.data     0.752182                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::total     0.752182                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_avg_miss_latency::.switch_cpus_1.inst 88166.666667                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::.switch_cpus_1.data 98145.950931                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::total 98145.950386                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_mshr_misses::.switch_cpus_1.inst            3                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::.switch_cpus_1.data     54997652                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::total     54997655                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_miss_latency::.switch_cpus_1.inst       234500                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::.switch_cpus_1.data 4847820344500                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::total 4847820579000                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::.switch_cpus_1.data     0.752182                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::total     0.752182                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_1.inst 78166.666667                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_1.data 88145.951113                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::total 88145.950568                       # average ReadSharedReq mshr miss latency
system.l3.power_state.pwrStateResidencyTicks::UNDEFINED 4984707192000                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                        32768                       # Cycle average of tags in use
system.l3.tags.total_refs                   117839781                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                  65112784                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                      1.809779                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::.writebacks    2145.314363                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.cpu.data       646.538590                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus.data   422.652208                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_1.inst     0.000155                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_1.data 29553.494685                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::.writebacks      0.065470                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.cpu.data        0.019731                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus.data     0.012898                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_1.inst     0.000000                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_1.data     0.901901                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total            1.000000                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0          168                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1         1064                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::2         2259                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::3        15063                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4        14214                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                2453100576                       # Number of tag accesses
system.l3.tags.data_accesses               2453100576                       # Number of data accesses
system.l3.tags.cache_friendly                       0                       # Number of cache friendly accesses
system.l3.tags.cache_averse                 114288648                       # Number of cache averse accesses
system.l3.tags.cache_friendly_victims               0                       # Number of cache friendly victims
system.l3.tags.cache_averse_victims          65080016                       # Number of cache averse victims
system.l3.tags.OPT_hits                             0                       # Number of OPT hits
system.l3.tags.OPT_misses                           0                       # Number of OPT misses
system.l3.tags.OPT_nan                      149251285                       # Number of OPT nan
system.l3.tags.power_state.pwrStateResidencyTicks::UNDEFINED 4984707192000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.tol3bus.trans_dist::ReadResp          73117492                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty     39092744                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict       100613454                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeReq              59                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeResp             59                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq          1507551                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp         1507551                       # Transaction distribution
system.tol3bus.trans_dist::ReadSharedReq     73117493                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side    223876387                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side   6543938624                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                        65080016                       # Total snoops (count)
system.tol3bus.snoopTraffic                 733999744                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples        139705119                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.317080                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.465339                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0               95407475     68.29%     68.29% # Request fanout histogram
system.tol3bus.snoop_fanout::1               44297644     31.71%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total          139705119                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy       102249640500                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              3.2                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy      111937594000                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             3.5                       # Layer utilization (%)
system.tol3bus.power_state.pwrStateResidencyTicks::UNDEFINED 4984707192000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus_1.inst          192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus_1.data   3567711040                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         3567711232                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus_1.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total           192                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    733999744                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       733999744                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus_1.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus_1.data     55745485                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            55745488                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks     11468746                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total           11468746                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus_1.inst           60                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus_1.data   1106268022                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1106268082                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus_1.inst           60                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total               60                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      227597032                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            227597032                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      227597032                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.inst           60                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.data   1106268022                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1333865114                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples  11468746.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.inst::samples         3.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.data::samples  55733126.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000252204500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       709749                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       709749                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState           113424310                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState           10779453                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    55745488                       # Number of read requests accepted
system.mem_ctrls.writeReqs                   11468746                       # Number of write requests accepted
system.mem_ctrls.readBursts                  55745488                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                 11468746                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  12359                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0           3520677                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1           3495621                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           3506994                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           3515134                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           3468484                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           3518427                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           3513828                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           3506694                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           3446672                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           3444536                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          3466398                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          3427841                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          3464231                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          3450419                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14          3493331                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          3493842                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            700489                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            700429                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            722651                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            734862                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            698647                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            712505                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            718363                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            721231                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            723719                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            703887                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           732968                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           711442                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           724812                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           708244                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           724692                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           729776                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.97                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.67                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 1546309240750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               278665645000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            2591305409500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     27744.88                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                46494.88                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 16310158                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1434943                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 29.26                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                12.51                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              55745488                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6             11468746                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                24826042                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                19614639                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 9081550                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 2210898                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  39284                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  50584                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 552334                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 690388                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 713763                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 720827                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 723918                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 721682                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 720889                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 721868                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 725013                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 729206                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 729695                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 731555                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 737948                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 726084                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 720963                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 710966                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1564                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    173                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     22                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples     49456733                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     86.963222                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    75.688790                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    87.256333                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127     40545315     81.98%     81.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      7775202     15.72%     97.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       511109      1.03%     98.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       139890      0.28%     99.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        94363      0.19%     99.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        72834      0.15%     99.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        58399      0.12%     99.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        47646      0.10%     99.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       211975      0.43%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total     49456733                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       709749                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      78.525086                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     50.306333                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31          31828      4.48%      4.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63        348955     49.17%     53.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95        172232     24.27%     77.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127        51567      7.27%     85.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159        40100      5.65%     90.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191        30100      4.24%     95.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223        18300      2.58%     97.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255         9523      1.34%     98.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287         4320      0.61%     99.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319         1741      0.25%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351          726      0.10%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-383          231      0.03%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-415           92      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-447           22      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-479            8      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::480-511            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543            3      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        709749                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       709749                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.158835                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.149234                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.581468                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           654282     92.18%     92.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17            11599      1.63%     93.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            32170      4.53%     98.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19            10180      1.43%     99.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1361      0.19%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              132      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               25      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        709749                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             3566920256                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  790976                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               733997888                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              3567711232                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            733999744                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1106.02                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       227.60                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1106.27                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    227.60                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        10.42                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     8.64                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.78                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  3225003452000                       # Total gap between requests
system.mem_ctrls.avgGap                      47980.96                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus_1.inst          192                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus_1.data   3566920064                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    733997888                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus_1.inst 59.534939309949                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus_1.data 1106022757.987916231155                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 227596456.852660685778                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.inst            3                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.data     55745485                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks     11468746                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.inst       111250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.data 2591305298250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 79336915023750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.inst     37083.33                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.data     46484.58                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   6917662.58                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    26.41                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy         176207296020                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          93656372370                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        197687107800                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        30064798800                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     254578356240.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     1409640300630                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      51333327360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       2213167559220                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        686.254148                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 120982756750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF 107689660000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 2996324572000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy         176913863280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          94031929365                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        200247433260                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        29801903940                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     254578356240.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     1410104949810                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      50942043840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       2216620479735                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        687.324822                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 120255062000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF 107689660000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 2997052266750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 4984707192000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst   1295842674                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst    124039669                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus_1.inst    493859565                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1913741908                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   1295842674                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst    124039669                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus_1.inst    493859565                       # number of overall hits
system.cpu.icache.overall_hits::total      1913741908                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1399                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus_1.inst            3                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1402                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1399                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus_1.inst            3                       # number of overall misses
system.cpu.icache.overall_misses::total          1402                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus_1.inst       302000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total       302000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus_1.inst       302000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total       302000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   1295844073                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst    124039669                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus_1.inst    493859568                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1913743310                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   1295844073                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst    124039669                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus_1.inst    493859568                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1913743310                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus_1.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus_1.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus_1.inst 100666.666667                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total   215.406562                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus_1.inst 100666.666667                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total   215.406562                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          891                       # number of writebacks
system.cpu.icache.writebacks::total               891                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.switch_cpus_1.inst            3                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total            3                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus_1.inst            3                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total            3                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus_1.inst       300500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total       300500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus_1.inst       300500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total       300500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus_1.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus_1.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 100166.666667                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 100166.666667                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 100166.666667                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 100166.666667                       # average overall mshr miss latency
system.cpu.icache.replacements                    891                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   1295842674                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst    124039669                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus_1.inst    493859565                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1913741908                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1399                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus_1.inst            3                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1402                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus_1.inst       302000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total       302000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   1295844073                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst    124039669                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus_1.inst    493859568                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1913743310                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus_1.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus_1.inst 100666.666667                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total   215.406562                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus_1.inst            3                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus_1.inst       300500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total       300500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus_1.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.inst 100166.666667                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 100166.666667                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 4984707192000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           510.786160                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1913743310                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1402                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          1365009.493581                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   509.363344                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus_1.inst     1.422817                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.994850                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus_1.inst     0.002779                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.997629                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          511                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        7654974642                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       7654974642                       # Number of data accesses
system.cpu.icache.tags.cache_friendly               0                       # Number of cache friendly accesses
system.cpu.icache.tags.cache_averse        1913743310                       # Number of cache averse accesses
system.cpu.icache.tags.cache_friendly_victims            0                       # Number of cache friendly victims
system.cpu.icache.tags.cache_averse_victims         1402                       # Number of cache averse victims
system.cpu.icache.tags.OPT_hits                     0                       # Number of OPT hits
system.cpu.icache.tags.OPT_misses                   0                       # Number of OPT misses
system.cpu.icache.tags.OPT_nan             1913743310                       # Number of OPT nan
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 4984707192000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 4984707192000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 4984707192000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.cache_friendly            0                       # Number of cache friendly accesses
system.cpu.itb_walker_cache.tags.cache_averse            0                       # Number of cache averse accesses
system.cpu.itb_walker_cache.tags.cache_friendly_victims            0                       # Number of cache friendly victims
system.cpu.itb_walker_cache.tags.cache_averse_victims            0                       # Number of cache averse victims
system.cpu.itb_walker_cache.tags.OPT_hits            0                       # Number of OPT hits
system.cpu.itb_walker_cache.tags.OPT_misses            0                       # Number of OPT misses
system.cpu.itb_walker_cache.tags.OPT_nan            0                       # Number of OPT nan
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 4984707192000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 4984707192000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 4984707192000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.cache_friendly            0                       # Number of cache friendly accesses
system.cpu.dtb_walker_cache.tags.cache_averse            0                       # Number of cache averse accesses
system.cpu.dtb_walker_cache.tags.cache_friendly_victims            0                       # Number of cache friendly victims
system.cpu.dtb_walker_cache.tags.cache_averse_victims            0                       # Number of cache averse victims
system.cpu.dtb_walker_cache.tags.OPT_hits            0                       # Number of OPT hits
system.cpu.dtb_walker_cache.tags.OPT_misses            0                       # Number of OPT misses
system.cpu.dtb_walker_cache.tags.OPT_nan            0                       # Number of OPT nan
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 4984707192000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    336202761                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     32692141                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus_1.data    510310438                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        879205340                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    336202761                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     32692141                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus_1.data    510310438                       # number of overall hits
system.cpu.dcache.overall_hits::total       879205340                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data     54368403                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data     10821844                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus_1.data    266759330                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total      331949577                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data     54368403                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data     10821844                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus_1.data    266759330                       # number of overall misses
system.cpu.dcache.overall_misses::total     331949577                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 620615123500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::.switch_cpus_1.data 17089165108616                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 17709780232116                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 620615123500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus_1.data 17089165108616                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 17709780232116                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    390571164                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     43513985                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus_1.data    777069768                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total   1211154917                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    390571164                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     43513985                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus_1.data    777069768                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total   1211154917                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.139202                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.248698                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus_1.data     0.343289                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.274077                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.139202                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.248698                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus_1.data     0.343289                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.274077                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 57348.370897                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus_1.data 64062.108375                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 53350.814278                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 57348.370897                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus_1.data 64062.108375                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 53350.814278                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs   1294295935                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets      5233684                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs          39137046                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets           51226                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    33.070864                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   102.168508                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks     61822707                       # number of writebacks
system.cpu.dcache.writebacks::total          61822707                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus_1.data    156490998                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total    156490998                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus_1.data    156490998                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total    156490998                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data     10821844                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::.switch_cpus_1.data    110268332                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total    121090176                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data     10821844                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus_1.data    110268332                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total    121090176                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 615204201500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus_1.data 6806536823966                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 7421741025466                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 615204201500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus_1.data 6806536823966                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 7421741025466                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.248698                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus_1.data     0.141903                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.099979                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.248698                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus_1.data     0.141903                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.099979                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 56848.370897                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus_1.data 61727.031692                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 61291.025173                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 56848.370897                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus_1.data 61727.031692                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 61291.025173                       # average overall mshr miss latency
system.cpu.dcache.replacements              169285359                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    234488627                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     26813871                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus_1.data    449240213                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       710542711                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data     52363197                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      9821521                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus_1.data    256830779                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total     319015497                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 608101770500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus_1.data 16940697886000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 17548799656500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    286851824                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     36635392                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus_1.data    706070992                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total   1029558208                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.182544                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.268088                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus_1.data     0.363746                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.309857                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 61915.233954                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus_1.data 65960.543950                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 55009.238804                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus_1.data    156479055                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total    156479055                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      9821521                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus_1.data    100351724                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total    110173245                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 603191010000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus_1.data 6663259074500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 7266450084500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.268088                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus_1.data     0.142127                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.107010                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 61415.233954                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.data 66399.049353                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 65954.761381                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    101714134                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      5878270                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus_1.data     61070225                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      168662629                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      2005206                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data      1000323                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus_1.data      9928551                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total     12934080                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data  12513353000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus_1.data 148467222616                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 160980575616                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    103719340                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      6878593                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus_1.data     70998776                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    181596709                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.019333                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.145426                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus_1.data     0.139841                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.071224                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 12509.312492                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus_1.data 14953.563981                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 12446.233177                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus_1.data        11943                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        11943                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data      1000323                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus_1.data      9916608                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total     10916931                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data  12013191500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus_1.data 143277749466                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 155290940966                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.145426                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus_1.data     0.139673                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.060116                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 12009.312492                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus_1.data 14448.261892                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 14224.779928                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 4984707192000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.998737                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs          1055494032                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs         169285871                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              6.234980                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   108.952191                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data    71.795778                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus_1.data   331.250768                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.212797                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.140226                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus_1.data     0.646974                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999998                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          176                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          324                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        5013905539                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       5013905539                       # Number of data accesses
system.cpu.dcache.tags.cache_friendly               0                       # Number of cache friendly accesses
system.cpu.dcache.tags.cache_averse        1055494032                       # Number of cache averse accesses
system.cpu.dcache.tags.cache_friendly_victims            0                       # Number of cache friendly victims
system.cpu.dcache.tags.cache_averse_victims    169285871                       # Number of cache averse victims
system.cpu.dcache.tags.OPT_hits                     0                       # Number of OPT hits
system.cpu.dcache.tags.OPT_misses                   0                       # Number of OPT misses
system.cpu.dcache.tags.OPT_nan             1211154917                       # Number of OPT nan
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 4984707192000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               2                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 1060722694500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF 3923984497500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
