Real time: Nov/24/2014 12:45:19

Profiler Stats
--------------
Elapsed_time_in_seconds: 44
Elapsed_time_in_minutes: 0.733333
Elapsed_time_in_hours: 0.0122222
Elapsed_time_in_days: 0.000509259

Virtual_time_in_seconds: 43.39
Virtual_time_in_minutes: 0.723167
Virtual_time_in_hours:   0.0120528
Virtual_time_in_days:    0.0120528

Ruby_current_time: 1461789
Ruby_start_time: 1
Ruby_cycles: 1461788

mbytes_resident: 99.5625
mbytes_total: 137.207
resident_ratio: 0.725637

Total_misses: 0
total_misses: 0 [ 0 0 0 0 0 0 0 0 ]
user_misses: 0 [ 0 0 0 0 0 0 0 0 ]
supervisor_misses: 0 [ 0 0 0 0 0 0 0 0 ]

instruction_executed: 8 [ 1 1 1 1 1 1 1 1 ]
simics_cycles_executed: 8 [ 1 1 1 1 1 1 1 1 ]
cycles_per_instruction: 1.46179e+06 [ 1.46179e+06 1.46179e+06 1.46179e+06 1.46179e+06 1.46179e+06 1.46179e+06 1.46179e+06 1.46179e+06 ]
misses_per_thousand_instructions: 0 [ 0 0 0 0 0 0 0 0 ]

transactions_started: 0 [ 0 0 0 0 0 0 0 0 ]
transactions_ended: 0 [ 0 0 0 0 0 0 0 0 ]
instructions_per_transaction: 0 [ 0 0 0 0 0 0 0 0 ]
cycles_per_transaction: 0 [ 0 0 0 0 0 0 0 0 ]
misses_per_transaction: 0 [ 0 0 0 0 0 0 0 0 ]

L1D_cache cache stats: 
  L1D_cache_total_requests: 2901
  L1D_cache_total_misses: 540	(18.6143%)
  L1D_cache_total_demand_misses: 540
  L1D_cache_total_prefetches: 0
  L1D_cache_total_sw_prefetches: 0
  L1D_cache_total_hw_prefetches: 0
  L1D_cache_misses_per_transaction: 540
  L1D_cache_misses_per_instruction: 540
  L1D_cache_instructions_per_misses: 0.00185185

  L1D_cache_request_type_LD:   1619	(55.8083)%
  L1D_cache_request_type_ST:   1282	(44.1917)%

  L1D_cache_request_size: [binsize: log2 max: 32 count: 2901 average:    32 | standard deviation: 0 | 0 0 0 0 0 0 2901 ]

  L1D_cache_miss_type_LD:   189	(35)%
  L1D_cache_miss_type_ST:   351	(65)%

L1I_cache cache stats: 
  L1I_cache_total_requests: 0
  L1I_cache_total_misses: 0
  L1I_cache_total_demand_misses: 0
  L1I_cache_total_prefetches: 0
  L1I_cache_total_sw_prefetches: 0
  L1I_cache_total_hw_prefetches: 0
  L1I_cache_misses_per_transaction: 0
  L1I_cache_misses_per_instruction: 0
  L1I_cache_instructions_per_misses: NaN

  L1I_cache_request_size: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

L1T_cache cache stats: 
  L1T_cache_total_requests: 187593
  L1T_cache_total_misses: 8482	(4.52149%)
  L1T_cache_total_demand_misses: 8482
  L1T_cache_total_prefetches: 0
  L1T_cache_total_sw_prefetches: 0
  L1T_cache_total_hw_prefetches: 0
  L1T_cache_misses_per_transaction: 8482
  L1T_cache_misses_per_instruction: 8482
  L1T_cache_instructions_per_misses: 0.000117897

  L1T_cache_request_type_LD:   152388	(81.2333)%
  L1T_cache_request_type_ST:   35205	(18.7667)%

  L1T_cache_request_size: [binsize: log2 max: 32 count: 187593 average:    32 | standard deviation: 0 | 0 0 0 0 0 0 187593 ]

  L1T_cache_miss_type_LD:   6353	(74.8998)%
  L1T_cache_miss_type_ST:   2129	(25.1002)%

L2_cache cache stats: 
  L2_cache_total_requests: 991
  L2_cache_total_misses: 384	(38.7487%)
  L2_cache_total_demand_misses: 384
  L2_cache_total_prefetches: 0
  L2_cache_total_sw_prefetches: 0
  L2_cache_total_hw_prefetches: 0
  L2_cache_misses_per_transaction: 384
  L2_cache_misses_per_instruction: 384
  L2_cache_instructions_per_misses: 0.00260417

  L2_cache_request_type_LD:   189	(19.0716)%
  L2_cache_request_type_ST:   802	(80.9284)%

  L2_cache_request_size: [binsize: log2 max: 8 count: 991 average:     8 | standard deviation: 0 | 0 0 0 0 991 ]

  L2_cache_miss_type_LD:   171	(44.5312)%
  L2_cache_miss_type_ST:   213	(55.4688)%

L2T_cache cache stats: 
  L2T_cache_total_requests: 41558
  L2T_cache_total_misses: 451	(1.08523%)
  L2T_cache_total_demand_misses: 451
  L2T_cache_total_prefetches: 0
  L2T_cache_total_sw_prefetches: 0
  L2T_cache_total_hw_prefetches: 0
  L2T_cache_misses_per_transaction: 451
  L2T_cache_misses_per_instruction: 451
  L2T_cache_instructions_per_misses: 0.00221729

  L2T_cache_request_type_LD:   6353	(15.2871)%
  L2T_cache_request_type_ST:   35205	(84.7129)%

  L2T_cache_request_size: [binsize: log2 max: 32 count: 41558 average: 28.3311 | standard deviation: 8.63681 | 0 0 0 0 6353 0 35205 ]

  L2T_cache_miss_type_LD:   305	(67.6275)%
  L2T_cache_miss_type_ST:   146	(32.3725)%


TBE Queries: 43228
Busy TBE Counts: 0
Busy Controller Counts:
L1TCache-0:0  L1TCache-1:0  L1TCache-2:0  L1TCache-3:0  L1TCache-4:0  L1TCache-5:0  L1TCache-6:0  L1TCache-7:0  

L2TCache-0:0  L2TCache-1:0  L2TCache-2:0  L2TCache-3:0  
L2Cache-0:0  L2Cache-1:0  L2Cache-2:0  L2Cache-3:0  
L1Cache-0:0  L1Cache-1:0  L1Cache-2:0  L1Cache-3:0  L1Cache-4:0  L1Cache-5:0  L1Cache-6:0  L1Cache-7:0  

Directory-0:0  Directory-1:0  Directory-2:0  Directory-3:0  

Busy Bank Count:0

L1TBE_usage: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
L2TBE_usage: [binsize: 2 max: 67 count: 43228 average: 0.731655 | standard deviation: 4.55366 | 41139 1368 144 24 20 19 20 17 14 17 19 19 18 22 22 23 28 20 16 23 25 18 14 12 13 17 13 10 12 15 36 47 2 2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
StopTable_usage: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
sequencer_requests_outstanding: [binsize: 2 max: 68 count: 190494 average:  1.83 | standard deviation: 2.17549 | 71114 115253 3537 165 15 12 13 14 14 12 10 10 10 10 10 10 10 10 10 12 12 15 14 12 13 12 13 14 15 18 21 51 30 2 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
store_buffer_size: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
unique_blocks_in_store_buffer: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

All Non-Zero Cycle Demand Cache Accesses
----------------------------------------
miss_latency: [binsize: 8 max: 813 count: 190494 average: 11.5262 | standard deviation: 25.4232 | 148396 0 0 0 41098 9 0 0 0 0 0 0 0 1 17 179 124 11 6 6 8 1 4 5 5 5 1 4 3 4 2 5 5 3 17 7 66 40 85 13 8 6 7 44 4 91 20 8 5 3 3 10 3 4 4 3 7 1 5 6 6 3 4 12 10 9 6 8 6 2 2 7 1 5 4 2 2 7 1 2 2 4 1 0 2 1 0 1 1 2 0 1 1 1 1 0 1 1 0 0 2 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
miss_latency_LD: [binsize: 128 max: 683 count: 154007 average: 5.69701 | standard deviation: 12.6177 | 153704 131 171 0 0 1 0 0 0 0 ]
miss_latency_ST: [binsize: 128 max: 813 count: 36487 average: 36.1305 | standard deviation: 44.2007 | 35996 63 253 79 74 17 5 0 0 0 ]
miss_latency_L1Cache: [binsize: 4 max: 683 count: 301 average: 138.522 | standard deviation: 147.715 | 0 158 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 6 4 0 1 0 0 0 0 1 1 0 0 0 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2 0 0 0 0 42 6 1 0 0 72 0 4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 ]
miss_latency_NULL: [binsize: 8 max: 813 count: 190193 average: 11.3252 | standard deviation: 24.2359 | 148238 0 0 0 41098 9 0 0 0 0 0 0 0 1 17 173 120 10 6 5 7 1 3 4 5 5 1 4 3 4 2 5 5 1 17 7 18 39 13 9 8 6 7 44 4 91 20 8 5 3 3 10 3 4 4 3 7 1 5 6 6 3 4 12 10 9 6 8 6 2 2 7 1 5 4 2 2 7 1 2 2 4 1 0 2 0 0 1 1 2 0 1 1 1 1 0 1 1 0 0 2 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
miss_latency_L2Miss: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

All Non-Zero Cycle SW Prefetch Requests
------------------------------------
prefetch_latency: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
prefetch_latency_L2Miss:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
multicast_retries: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
gets_mask_prediction_count: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
getx_mask_prediction_count: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
explicit_training_mask: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

Sequencer  Requests (MLP)
------------------------------------
Sequencer Requests All
Sequencer_ALL : [binsize: 2 max: 68 count: 190494 average:  1.83 | standard deviation: 2.17549 | 71114 115253 3537 165 15 12 13 14 14 12 10 10 10 10 10 10 10 10 10 12 12 15 14 12 13 12 13 14 15 18 21 51 30 2 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
Sequencer_0: [binsize: 1 max: 7 count: 2138 average: 2.25491 | standard deviation: 1.13171 | 0 618 755 482 197 62 19 5 ]
Sequencer_1: [binsize: 2 max: 68 count: 763 average: 23.8152 | standard deviation: 24.009 | 188 119 16 16 14 12 13 14 14 12 10 10 10 10 10 10 10 10 10 12 12 15 14 12 13 12 13 14 15 18 21 51 30 2 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
Sequencer_2: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Sequencer_3: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Sequencer_4: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Sequencer_5: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Sequencer_6: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Sequencer_7: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
SequencerACC_0: [binsize: 1 max: 8 count: 183733 average: 1.71169 | standard deviation: 0.649511 | 0 69809 99710 11956 1955 258 29 15 1 ]
SequencerACC_1: [binsize: 1 max: 6 count: 3860 average: 2.88031 | standard deviation: 1.25303 | 0 499 1152 1079 653 396 81 ]
SequencerACC_2: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
SequencerACC_3: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
SequencerACC_4: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
SequencerACC_5: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
SequencerACC_6: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
SequencerACC_7: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Request vs. System State Profile
--------------------------------


filter_action: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

Message Delayed Cycles
----------------------
Total_delay_cycles: [binsize: 16 max: 449 count: 3513 average: 41.3894 | standard deviation: 61.0393 | 640 2201 178 99 52 38 35 31 25 22 18 8 10 14 19 17 18 15 14 11 15 11 9 6 0 3 1 2 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
Total_nonPF_delay_cycles: [binsize: 16 max: 449 count: 1511 average: 59.6248 | standard deviation: 85.9813 | 188 834 143 74 25 12 14 14 9 9 15 8 10 14 19 17 18 15 14 11 15 11 9 6 0 3 1 2 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
  virtual_network_0_delay_cycles: [binsize: 4 max: 174 count: 2002 average: 27.6264 | standard deviation: 22.8005 | 0 0 406 46 296 102 22 947 4 15 7 9 5 6 6 8 9 4 10 4 10 5 6 5 4 7 5 5 5 5 3 4 5 4 3 4 3 3 3 4 1 1 0 1 0 0 0 0 0 0 ]
  virtual_network_1_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
  virtual_network_2_delay_cycles: [binsize: 1 max: 20 count: 312 average: 13.0288 | standard deviation: 4.8743 | 0 0 0 0 0 0 0 0 0 180 0 8 0 0 0 0 0 0 0 123 1 ]
  virtual_network_3_delay_cycles: [binsize: 16 max: 449 count: 1199 average: 71.7498 | standard deviation: 92.7327 | 0 710 143 74 25 12 14 14 9 9 15 8 10 14 19 17 18 15 14 11 15 11 9 6 0 3 1 2 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
  virtual_network_4_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
  virtual_network_5_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
  virtual_network_6_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
  virtual_network_7_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

Resource Usage
--------------
page_size: 4096
user_time: 40
system_time: 2
page_reclaims: 25661
page_faults: 0
swaps: 0
block_inputs: 0
block_outputs: 592

Coherence Bandwidth Breakdown
----------------------
L1_ATOMIC = 0
L2_DATA = 1920
L2_TO_L2T_MSG = 295
L2_DATA_GX = 370
L2T_TO_L1T_DATA = 25412
L1_DATA_GX = 0
L2_TO_L2T_ACK = 295
L2T_TO_L1T_MSG = 35205
L2_DATA_S = 2330
L2T_TO_L1T_ATOMIC = 0
L1_DATA_PC = 0
L1_MSG = 0
L2_COHMSG_FWD = 312
L1_DATA_F = 0
L1_DATA_PX = 1375
L2_COHMSG_RCL = 0
L1T_TO_L2T_DATA = 140820
L2_MSG = 0
L2_COHMSG_INV = 0
L1_COHMSG_RCLACK = 0
L1T_TO_L2T_ATOMIC = 0
L2_COHMSG = 0
L2_ATOMIC = 0
L2_TO_L2T_DATA = 2255
L1_DATA = 0
L1_COHMSG = 2002
L1_COHMSG_INVACK = 0
L1T_TO_L2T_MSG = 6353
----------------------
total_flits_messages = 218944
----------------------

DMA = 1505
DATA_GX_OW = 1404
DATA_PX_C = 1100
DATA_PX_D = 275
DATA_GX_C = 351
Block_lifetimes_pow2: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Block_lifetimes[WRITE]_pow2: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Block_lifetimes[EVICT]_pow2: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
CL_stall_evict: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
CL_stall_fence: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Private_L1_evictions: 0
MessageBuffer: [Chip 0 0, L1Cache, mandatoryQueue] stats - msgs:2138 full:0 size:[binsize: 1 max: 4 count: 2138 average: 1.91908 | standard deviation: 0.889811 | 0 817 799 400 122 ]
MessageBuffer: [Chip 0 1, L1Cache, mandatoryQueue] stats - msgs:763 full:0 size:[binsize: 2 max: 64 count: 763 average: 13.945 | standard deviation: 18.4502 | 333 71 38 22 17 14 14 14 14 13 12 10 10 10 10 10 10 10 10 10 10 10 10 10 10 9 8 8 8 8 8 8 4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
MessageBuffer: [Chip 0 2, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

Network Stats
-------------

Network interface outbound traffic
NI_0 (L1TCache) : [L1TCache]=0 [L2TCache]=142188 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_1 (L1TCache) : [L1TCache]=0 [L2TCache]=4985 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_2 (L1TCache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_3 (L1TCache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_4 (L1TCache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_5 (L1TCache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_6 (L1TCache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_7 (L1TCache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_8 (L2TCache) : [L1TCache]=58882 [L2TCache]=0 [L2Cache]=825 [L1Cache]=0 [Directory]=0 
NI_9 (L2TCache) : [L1TCache]=1735 [L2TCache]=0 [L2Cache]=1472 [L1Cache]=0 [Directory]=0 
NI_10 (L2TCache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_11 (L2TCache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_12 (L2Cache) : [L1TCache]=0 [L2TCache]=301 [L2Cache]=0 [L1Cache]=1667 [Directory]=195 
NI_13 (L2Cache) : [L1TCache]=0 [L2TCache]=984 [L2Cache]=0 [L1Cache]=1320 [Directory]=184 
NI_14 (L2Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=25 [Directory]=5 
NI_15 (L2Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_16 (L1Cache) : [L1TCache]=0 [L2TCache]=40 [L2Cache]=154 [L1Cache]=0 [Directory]=0 
NI_17 (L1Cache) : [L1TCache]=0 [L2TCache]=1520 [L2Cache]=926 [L1Cache]=0 [Directory]=0 
NI_18 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_19 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_20 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_21 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_22 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_23 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_24 (Directory) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=510 [L1Cache]=0 [Directory]=0 
NI_25 (Directory) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=465 [L1Cache]=0 [Directory]=0 
NI_26 (Directory) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=475 [L1Cache]=0 [Directory]=0 
NI_27 (Directory) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=470 [L1Cache]=0 [Directory]=0 
L1_L2_flits_transferred = 0
L1_out_flits = 0
L2_out_flits = 0
-------------
Average Link Utilization :: 0.0047263 flits/cycle
total_flits_on_link = 455984
-------------
Total VC Load [0] = 869 flits
Total VC Load [1] = 867 flits
Total VC Load [2] = 864 flits
Total VC Load [3] = 848 flits
Total VC Load [4] = 512 flits
Total VC Load [5] = 519 flits
Total VC Load [6] = 516 flits
Total VC Load [7] = 505 flits
Total VC Load [8] = 326 flits
Total VC Load [9] = 350 flits
Total VC Load [10] = 331 flits
Total VC Load [11] = 329 flits
Total VC Load [12] = 7689 flits
Total VC Load [13] = 7663 flits
Total VC Load [14] = 7543 flits
Total VC Load [15] = 7305 flits
Total VC Load [16] = 829 flits
Total VC Load [17] = 852 flits
Total VC Load [18] = 852 flits
Total VC Load [19] = 835 flits
Total VC Load [20] = 73386 flits
Total VC Load [21] = 73629 flits
Total VC Load [22] = 73486 flits
Total VC Load [23] = 73845 flits
Total VC Load [24] = 30310 flits
Total VC Load [25] = 30477 flits
Total VC Load [26] = 30402 flits
Total VC Load [27] = 30045 flits
Total VC Load [28] = 0 flits
Total VC Load [29] = 0 flits
Total VC Load [30] = 0 flits
Total VC Load [31] = 0 flits
-------------
Average VC Load [0] = 0.000594477 flits/cycle 
Average VC Load [1] = 0.000593109 flits/cycle 
Average VC Load [2] = 0.000591057 flits/cycle 
Average VC Load [3] = 0.000580111 flits/cycle 
Average VC Load [4] = 0.000350256 flits/cycle 
Average VC Load [5] = 0.000355045 flits/cycle 
Average VC Load [6] = 0.000352992 flits/cycle 
Average VC Load [7] = 0.000345467 flits/cycle 
Average VC Load [8] = 0.000223015 flits/cycle 
Average VC Load [9] = 0.000239433 flits/cycle 
Average VC Load [10] = 0.000226435 flits/cycle 
Average VC Load [11] = 0.000225067 flits/cycle 
Average VC Load [12] = 0.00526 flits/cycle 
Average VC Load [13] = 0.00524221 flits/cycle 
Average VC Load [14] = 0.00516012 flits/cycle 
Average VC Load [15] = 0.0049973 flits/cycle 
Average VC Load [16] = 0.000567114 flits/cycle 
Average VC Load [17] = 0.000582848 flits/cycle 
Average VC Load [18] = 0.000582848 flits/cycle 
Average VC Load [19] = 0.000571218 flits/cycle 
Average VC Load [20] = 0.0502029 flits/cycle 
Average VC Load [21] = 0.0503691 flits/cycle 
Average VC Load [22] = 0.0502713 flits/cycle 
Average VC Load [23] = 0.0505169 flits/cycle 
Average VC Load [24] = 0.0207349 flits/cycle 
Average VC Load [25] = 0.0208491 flits/cycle 
Average VC Load [26] = 0.0207978 flits/cycle 
Average VC Load [27] = 0.0205536 flits/cycle 
Average VC Load [28] = 0 flits/cycle 
Average VC Load [29] = 0 flits/cycle 
Average VC Load [30] = 0 flits/cycle 
Average VC Load [31] = 0 flits/cycle 
-------------
Average network latency = 9.22667
-------------
Dynamic_Link_Power = 0.0345652
Static_Link_Power = 0.733365
Total_Link_Power = 0.767931
Total Link Area = 4.09374e+06 uM^2 
Router Dynamic Power:
       Input buffer: 0.00150121, Crossbar: 0.00273911, VC allocator: 0.000300099, SW allocator: 0.000842934, Clock: 0.153216, Total: 0.158599
Router Static Power:
       Input buffer: 0.891938, Crossbar: 0.1624, VC allocator: 0.438066, SW allocator: 0.0171352, Clock: 0.029369, Total: 1.53891
Router Total Power: 1.69751
Dynamic_Router_Power = 0.158599
Static_Router_Power = 1.53891
Total_Router_Power = 1.69751
Area:
Input buffer: 2.86355e-06, Crossbar: 2.50402e-06, VC allocator: 1.05856e-06, SW allocator: 4.14062e-08

Total_Dynamic_Power = 0.193165
Total_Static_Power = 2.27227
Total_Power = 2.46544
-------------

Gpusim Interface Stats
----------------------


Chip Stats
----------

 --- L1TCache ---
 - Event Counts -
Load  152388
L1_WThru  35205
L1_Atomic  0
L1_Replacement  0
Data  0
Data_Done  6353
Ack  0
Ack_Done  35205
DataAtomic  0
DataAtomic_Done  0

 - Transitions -
I  Load  6353
I  L1_WThru  2129
I  L1_Atomic  0 <-- 
I  L1_Replacement  0 <-- 

S  Load  146035
S  L1_WThru  33076
S  L1_Atomic  0 <-- 
S  L1_Replacement  0 <-- 

I_S  L1_WThru  0 <-- 
I_S  L1_Atomic  0 <-- 
I_S  Data_Done  6353

I_I  Load  0 <-- 
I_I  L1_WThru  0 <-- 
I_I  L1_Atomic  0 <-- 
I_I  Data  0 <-- 
I_I  Data_Done  0 <-- 
I_I  Ack  0 <-- 
I_I  Ack_Done  3204
I_I  DataAtomic  0 <-- 
I_I  DataAtomic_Done  0 <-- 

SM  Load  0 <-- 
SM  L1_WThru  0 <-- 
SM  L1_Atomic  0 <-- 
SM  Data  0 <-- 
SM  Data_Done  0 <-- 
SM  Ack  0 <-- 
SM  Ack_Done  32001

 --- L2TCache ---
 - Event Counts -
L1_GETS  6353
L1_Write  2129
L1_Upgrade_T  32703
L1_Upgrade_NT  373
L2_Atomic  0
L2_Expire  4
L2_Replacement  0
L2_Replacement_clean  0
Data  0
Data_all_Acks  451
Ack  0
Ack_all  0
WB_Ack  295
Fwd_GETX  277
Fwd_GETS  18
Inv  0

 - Transitions -
NP  L1_GETS  305
NP  L1_Write  146
NP  L1_Upgrade_NT  0 <-- 
NP  L2_Atomic  0 <-- 

E  L1_GETS  6048
E  L1_Write  1983
E  L1_Upgrade_NT  373
E  L2_Atomic  0 <-- 
E  L2_Replacement  0 <-- 
E  L2_Replacement_clean  0 <-- 
E  Fwd_GETX  274
E  Fwd_GETS  17
E  Inv  0 <-- 

S  L1_GETS  0 <-- 
S  L1_Upgrade_T  32703
S  L2_Replacement  0 <-- 
S  L2_Replacement_clean  0 <-- 
S  Fwd_GETX  3
S  Fwd_GETS  1
S  Inv  0 <-- 

SS  L1_GETS  0 <-- 
SS  L2_Replacement  0 <-- 
SS  L2_Replacement_clean  0 <-- 
SS  Fwd_GETX  0 <-- 
SS  Fwd_GETS  0 <-- 
SS  Inv  0 <-- 

IS  L1_GETS  0 <-- 
IS  Data  0 <-- 
IS  Data_all_Acks  305
IS  Ack  0 <-- 
IS  Ack_all  0 <-- 

ISS  Data  0 <-- 
ISS  Data_all_Acks  0 <-- 
ISS  Ack  0 <-- 
ISS  Ack_all  0 <-- 

IM  Data  0 <-- 
IM  Data_all_Acks  146
IM  Ack  0 <-- 
IM  Ack_all  0 <-- 

IMA  Data  0 <-- 
IMA  Data_all_Acks  0 <-- 
IMA  Ack  0 <-- 
IMA  Ack_all  0 <-- 

MI  L2_Expire  4
MI  Fwd_GETX  0 <-- 
MI  Fwd_GETS  0 <-- 
MI  Inv  0 <-- 

MI_Ack  WB_Ack  295
MI_Ack  Fwd_GETX  0 <-- 
MI_Ack  Fwd_GETS  0 <-- 
MI_Ack  Inv  0 <-- 

 --- L2Cache ---
 - Event Counts -
L1_GET_INSTR  0
L1_GETS  189
L1_GETX  802
L1_UPGRADE  0
L1_PUTX  0
L1_PUTX_old  0
Fwd_L1_GETX  0
Fwd_L1_GETS  0
Fwd_L1_GET_INSTR  0
L2_Replacement  0
L2_Replacement_clean  0
Mem_Data  384
WB_Data  0
WB_Data_clean  0
Ack  0
Ack_all  0
Mem_Ack  0
Unblock  0
Unblock_Cancel  0
Exclusive_Unblock  991
PUTX_ACC  20
DATA_ACC  275

 - Transitions -
NP  L1_GET_INSTR  0 <-- 
NP  L1_GETS  171
NP  L1_GETX  213
NP  L1_PUTX  0 <-- 
NP  L1_PUTX_old  0 <-- 

SS  L1_GET_INSTR  0 <-- 
SS  L1_GETS  0 <-- 
SS  L1_GETX  0 <-- 
SS  L1_UPGRADE  0 <-- 
SS  L1_PUTX  0 <-- 
SS  L1_PUTX_old  0 <-- 
SS  L2_Replacement  0 <-- 
SS  L2_Replacement_clean  0 <-- 

M  L1_GET_INSTR  0 <-- 
M  L1_GETS  0 <-- 
M  L1_GETX  0 <-- 
M  L1_PUTX  0 <-- 
M  L1_PUTX_old  0 <-- 
M  L2_Replacement  0 <-- 
M  L2_Replacement_clean  0 <-- 

MT  L1_GET_INSTR  0 <-- 
MT  L1_GETS  18
MT  L1_GETX  589
MT  L1_PUTX  0 <-- 
MT  L1_PUTX_old  0 <-- 
MT  L2_Replacement  0 <-- 
MT  L2_Replacement_clean  0 <-- 
MT  PUTX_ACC  0 <-- 
MT  DATA_ACC  0 <-- 

M_I  L1_GET_INSTR  0 <-- 
M_I  L1_GETS  0 <-- 
M_I  L1_GETX  0 <-- 
M_I  L1_UPGRADE  0 <-- 
M_I  Mem_Ack  0 <-- 

MT_I  L1_GET_INSTR  0 <-- 
MT_I  L1_GETS  0 <-- 
MT_I  L1_GETX  0 <-- 
MT_I  L1_UPGRADE  0 <-- 
MT_I  L1_PUTX  0 <-- 
MT_I  L1_PUTX_old  0 <-- 
MT_I  WB_Data  0 <-- 
MT_I  WB_Data_clean  0 <-- 
MT_I  Ack_all  0 <-- 
MT_I  PUTX_ACC  0 <-- 
MT_I  DATA_ACC  0 <-- 

MCT_I  L1_GET_INSTR  0 <-- 
MCT_I  L1_GETS  0 <-- 
MCT_I  L1_GETX  0 <-- 
MCT_I  L1_UPGRADE  0 <-- 
MCT_I  L1_PUTX  0 <-- 
MCT_I  L1_PUTX_old  0 <-- 
MCT_I  WB_Data  0 <-- 
MCT_I  WB_Data_clean  0 <-- 
MCT_I  Ack_all  0 <-- 
MCT_I  PUTX_ACC  0 <-- 
MCT_I  DATA_ACC  0 <-- 

I_I  L1_GET_INSTR  0 <-- 
I_I  L1_GETS  0 <-- 
I_I  L1_GETX  0 <-- 
I_I  L1_UPGRADE  0 <-- 
I_I  L1_PUTX  0 <-- 
I_I  L1_PUTX_old  0 <-- 
I_I  Ack  0 <-- 
I_I  Ack_all  0 <-- 

S_I  L1_GET_INSTR  0 <-- 
S_I  L1_GETS  0 <-- 
S_I  L1_GETX  0 <-- 
S_I  L1_UPGRADE  0 <-- 
S_I  L1_PUTX  0 <-- 
S_I  L1_PUTX_old  0 <-- 
S_I  Ack  0 <-- 
S_I  Ack_all  0 <-- 

ISS  L1_GET_INSTR  0 <-- 
ISS  L1_GETS  0 <-- 
ISS  L1_GETX  0 <-- 
ISS  L1_PUTX  0 <-- 
ISS  L1_PUTX_old  0 <-- 
ISS  L2_Replacement  0 <-- 
ISS  L2_Replacement_clean  0 <-- 
ISS  Mem_Data  171

IS  L1_GET_INSTR  0 <-- 
IS  L1_GETS  0 <-- 
IS  L1_GETX  0 <-- 
IS  L1_PUTX  0 <-- 
IS  L1_PUTX_old  0 <-- 
IS  L2_Replacement  0 <-- 
IS  L2_Replacement_clean  0 <-- 
IS  Mem_Data  0 <-- 

IM  L1_GET_INSTR  0 <-- 
IM  L1_GETS  0 <-- 
IM  L1_GETX  0 <-- 
IM  L1_PUTX  0 <-- 
IM  L1_PUTX_old  0 <-- 
IM  L2_Replacement  0 <-- 
IM  L2_Replacement_clean  0 <-- 
IM  Mem_Data  213

SS_MB  L1_GET_INSTR  0 <-- 
SS_MB  L1_GETS  0 <-- 
SS_MB  L1_GETX  0 <-- 
SS_MB  L1_UPGRADE  0 <-- 
SS_MB  L1_PUTX  0 <-- 
SS_MB  L1_PUTX_old  0 <-- 
SS_MB  L2_Replacement  0 <-- 
SS_MB  L2_Replacement_clean  0 <-- 
SS_MB  Exclusive_Unblock  0 <-- 

MT_MB  L1_GET_INSTR  0 <-- 
MT_MB  L1_GETS  0 <-- 
MT_MB  L1_GETX  0 <-- 
MT_MB  L1_UPGRADE  0 <-- 
MT_MB  L1_PUTX  0 <-- 
MT_MB  L1_PUTX_old  0 <-- 
MT_MB  L2_Replacement  0 <-- 
MT_MB  L2_Replacement_clean  0 <-- 
MT_MB  Exclusive_Unblock  991
MT_MB  PUTX_ACC  2
MT_MB  DATA_ACC  275

M_MB  L1_GET_INSTR  0 <-- 
M_MB  L1_GETS  0 <-- 
M_MB  L1_GETX  0 <-- 
M_MB  L1_UPGRADE  0 <-- 
M_MB  L1_PUTX  0 <-- 
M_MB  L1_PUTX_old  0 <-- 
M_MB  L2_Replacement  0 <-- 
M_MB  L2_Replacement_clean  0 <-- 
M_MB  Exclusive_Unblock  0 <-- 

MT_IIB  L1_GET_INSTR  0 <-- 
MT_IIB  L1_GETS  0 <-- 
MT_IIB  L1_GETX  0 <-- 
MT_IIB  L1_UPGRADE  0 <-- 
MT_IIB  L1_PUTX  0 <-- 
MT_IIB  L1_PUTX_old  0 <-- 
MT_IIB  L2_Replacement  0 <-- 
MT_IIB  L2_Replacement_clean  0 <-- 
MT_IIB  WB_Data  0 <-- 
MT_IIB  WB_Data_clean  0 <-- 
MT_IIB  Unblock  0 <-- 
MT_IIB  PUTX_ACC  18
MT_IIB  DATA_ACC  0 <-- 

MT_IB  L1_GET_INSTR  0 <-- 
MT_IB  L1_GETS  0 <-- 
MT_IB  L1_GETX  0 <-- 
MT_IB  L1_UPGRADE  0 <-- 
MT_IB  L1_PUTX  0 <-- 
MT_IB  L1_PUTX_old  0 <-- 
MT_IB  L2_Replacement  0 <-- 
MT_IB  L2_Replacement_clean  0 <-- 
MT_IB  WB_Data  0 <-- 
MT_IB  WB_Data_clean  0 <-- 

MT_SB  L1_GET_INSTR  0 <-- 
MT_SB  L1_GETS  0 <-- 
MT_SB  L1_GETX  0 <-- 
MT_SB  L1_UPGRADE  0 <-- 
MT_SB  L1_PUTX  0 <-- 
MT_SB  L1_PUTX_old  0 <-- 
MT_SB  L2_Replacement  0 <-- 
MT_SB  L2_Replacement_clean  0 <-- 
MT_SB  Unblock  0 <-- 

 --- L1Cache ---
 - Event Counts -
Load  1619
Ifetch  0
Store  1282
Inv  0
L1_Replacement  0
Fwd_GETX  312
Fwd_GETS  0
Fwd_GET_INSTR  0
Data  0
Data_Exclusive  466
DataS_fromL1  0
Data_all_Acks  74
Ack  0
Ack_all  0
WB_Ack  0

 - Transitions -
NP  Load  171
NP  Ifetch  0 <-- 
NP  Store  213
NP  Inv  0 <-- 
NP  L1_Replacement  0 <-- 

I  Load  18
I  Ifetch  0 <-- 
I  Store  138
I  Inv  0 <-- 
I  L1_Replacement  0 <-- 

S  Load  0 <-- 
S  Ifetch  0 <-- 
S  Store  0 <-- 
S  Inv  0 <-- 
S  L1_Replacement  0 <-- 

E  Load  305
E  Ifetch  0 <-- 
E  Store  12
E  Inv  0 <-- 
E  L1_Replacement  0 <-- 
E  Fwd_GETX  145
E  Fwd_GETS  0 <-- 
E  Fwd_GET_INSTR  0 <-- 

M  Load  1125
M  Ifetch  0 <-- 
M  Store  919
M  Inv  0 <-- 
M  L1_Replacement  0 <-- 
M  Fwd_GETX  167
M  Fwd_GETS  0 <-- 
M  Fwd_GET_INSTR  0 <-- 

IS  Load  0 <-- 
IS  Ifetch  0 <-- 
IS  Store  0 <-- 
IS  Inv  0 <-- 
IS  L1_Replacement  0 <-- 
IS  Data_Exclusive  189
IS  DataS_fromL1  0 <-- 
IS  Data_all_Acks  0 <-- 

IM  Load  0 <-- 
IM  Ifetch  0 <-- 
IM  Store  0 <-- 
IM  Inv  0 <-- 
IM  L1_Replacement  0 <-- 
IM  Data  0 <-- 
IM  Data_Exclusive  277
IM  Data_all_Acks  74
IM  Ack  0 <-- 

SM  Load  0 <-- 
SM  Ifetch  0 <-- 
SM  Store  0 <-- 
SM  Inv  0 <-- 
SM  L1_Replacement  0 <-- 
SM  Ack  0 <-- 
SM  Ack_all  0 <-- 

IS_I  Load  0 <-- 
IS_I  Ifetch  0 <-- 
IS_I  Store  0 <-- 
IS_I  Inv  0 <-- 
IS_I  L1_Replacement  0 <-- 
IS_I  Data_Exclusive  0 <-- 
IS_I  DataS_fromL1  0 <-- 
IS_I  Data_all_Acks  0 <-- 

M_I  Load  0 <-- 
M_I  Ifetch  0 <-- 
M_I  Store  0 <-- 
M_I  Inv  0 <-- 
M_I  L1_Replacement  0 <-- 
M_I  Fwd_GETX  0 <-- 
M_I  Fwd_GETS  0 <-- 
M_I  Fwd_GET_INSTR  0 <-- 
M_I  WB_Ack  0 <-- 

E_I  Load  0 <-- 
E_I  Ifetch  0 <-- 
E_I  Store  0 <-- 
E_I  L1_Replacement  0 <-- 

SINK_WB_ACK  Load  0 <-- 
SINK_WB_ACK  Ifetch  0 <-- 
SINK_WB_ACK  Store  0 <-- 
SINK_WB_ACK  Inv  0 <-- 
SINK_WB_ACK  L1_Replacement  0 <-- 
SINK_WB_ACK  WB_Ack  0 <-- 

 --- Directory ---
 - Event Counts -
Fetch  384
Data  0

 - Transitions -
I  Fetch  384
I  Data  0 <-- 


Chip Buffer Stats
----------

MessageBuffer: [Chip 0 0, L1TCache, requestFromL1Cache] stats - msgs:40071 full:0 size:[binsize: 1 max: 5 count: 40071 average: 1.00604 | standard deviation: 0.084336 | 0 39843 220 4 2 2 ]
MessageBuffer: [Chip 0 1, L1TCache, requestFromL1Cache] stats - msgs:1487 full:0 size:[binsize: 1 max: 3 count: 1487 average: 1.09482 | standard deviation: 0.324006 | 0 1360 113 14 ]
MessageBuffer: [Chip 0 2, L1TCache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1TCache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1TCache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1TCache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1TCache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1TCache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L1TCache, responseToL1Cache] stats - msgs:40071 full:0 size:[binsize: 1 max: 2 count: 40071 average: 1.00132 | standard deviation: 0.0363687 | 0 40018 53 ]
MessageBuffer: [Chip 0 1, L1TCache, responseToL1Cache] stats - msgs:1487 full:0 size:[binsize: 1 max: 2 count: 1487 average: 1.00874 | standard deviation: 0.0935324 | 0 1474 13 ]
MessageBuffer: [Chip 0 2, L1TCache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1TCache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1TCache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1TCache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1TCache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1TCache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L2TCache, responseFromL2Cache] stats - msgs:40996 full:0 size:[binsize: 1 max: 3 count: 40996 average: 1.06959 | standard deviation: 0.256968 | 0 38169 2801 26 ]
MessageBuffer: [Chip 0 1, L2TCache, responseFromL2Cache] stats - msgs:562 full:0 size:[binsize: 1 max: 2 count: 562 average: 1.02491 | standard deviation: 0.157973 | 0 548 14 ]
MessageBuffer: [Chip 0 2, L2TCache, responseFromL2Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L2TCache, responseFromL2Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L2TCache, L1RequestToL2Cache] stats - msgs:40996 full:0 size:[binsize: 1 max: 2 count: 40996 average: 1.00842 | standard deviation: 0.0914706 | 0 40651 345 ]
MessageBuffer: [Chip 0 1, L2TCache, L1RequestToL2Cache] stats - msgs:562 full:0 size:[binsize: 1 max: 1 count: 562 average:     1 | standard deviation: 0 | 0 562 ]
MessageBuffer: [Chip 0 2, L2TCache, L1RequestToL2Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L2TCache, L1RequestToL2Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L2TCache, requestFromL2TCache] stats - msgs:162 full:0 size:[binsize: 1 max: 3 count: 162 average: 1.08025 | standard deviation: 0.334367 | 0 152 7 3 ]
MessageBuffer: [Chip 0 1, L2TCache, requestFromL2TCache] stats - msgs:309 full:0 size:[binsize: 1 max: 2 count: 309 average: 1.00324 | standard deviation: 0.0569803 | 0 308 1 ]
MessageBuffer: [Chip 0 2, L2TCache, requestFromL2TCache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L2TCache, requestFromL2TCache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L2TCache, responseFromL2TCache] stats - msgs:104 full:0 size:[binsize: 1 max: 35 count: 104 average: 15.5385 | standard deviation: 10.9872 | 0 11 5 6 8 2 1 2 1 2 3 2 2 2 2 1 3 2 2 5 3 3 4 2 2 4 4 2 2 1 4 2 2 2 4 1 ]
MessageBuffer: [Chip 0 1, L2TCache, responseFromL2TCache] stats - msgs:171 full:0 size:[binsize: 1 max: 39 count: 171 average: 16.9591 | standard deviation: 11.1874 | 0 10 5 8 7 6 4 6 6 5 2 5 5 4 4 5 6 4 5 5 4 4 4 4 4 5 4 3 4 6 4 2 3 2 2 2 1 4 3 4 ]
MessageBuffer: [Chip 0 2, L2TCache, responseFromL2TCache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L2TCache, responseFromL2TCache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L2TCache, unblockFromL2TCache] stats - msgs:143 full:0 size:[binsize: 1 max: 2 count: 143 average: 1.02098 | standard deviation: 0.14535 | 0 140 3 ]
MessageBuffer: [Chip 0 1, L2TCache, unblockFromL2TCache] stats - msgs:308 full:0 size:[binsize: 1 max: 1 count: 308 average:     1 | standard deviation: 0 | 0 308 ]
MessageBuffer: [Chip 0 2, L2TCache, unblockFromL2TCache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L2TCache, unblockFromL2TCache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L2TCache, requestToL2TCache] stats - msgs:123 full:0 size:[binsize: 1 max: 2 count: 123 average: 1.25203 | standard deviation: 0.443533 | 0 92 31 ]
MessageBuffer: [Chip 0 1, L2TCache, requestToL2TCache] stats - msgs:172 full:0 size:[binsize: 1 max: 2 count: 172 average: 1.34884 | standard deviation: 0.483651 | 0 112 60 ]
MessageBuffer: [Chip 0 2, L2TCache, requestToL2TCache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L2TCache, requestToL2TCache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L2TCache, responseToL2TCache] stats - msgs:266 full:0 size:[binsize: 1 max: 2 count: 266 average: 1.03008 | standard deviation: 0.173749 | 0 258 8 ]
MessageBuffer: [Chip 0 1, L2TCache, responseToL2TCache] stats - msgs:480 full:0 size:[binsize: 1 max: 2 count: 480 average: 1.01875 | standard deviation: 0.137073 | 0 471 9 ]
MessageBuffer: [Chip 0 2, L2TCache, responseToL2TCache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L2TCache, responseToL2TCache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L2Cache, DirRequestFromL2Cache] stats - msgs:195 full:0 size:[binsize: 1 max: 3 count: 195 average: 1.14359 | standard deviation: 0.406138 | 0 171 20 4 ]
MessageBuffer: [Chip 0 1, L2Cache, DirRequestFromL2Cache] stats - msgs:184 full:0 size:[binsize: 1 max: 3 count: 184 average: 1.1087 | standard deviation: 0.391159 | 0 169 10 5 ]
MessageBuffer: [Chip 0 2, L2Cache, DirRequestFromL2Cache] stats - msgs:5 full:0 size:[binsize: 1 max: 1 count: 5 average:     1 | standard deviation: 0 | 0 5 ]
MessageBuffer: [Chip 0 3, L2Cache, DirRequestFromL2Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L2Cache, L1RequestFromL2Cache] stats - msgs:255 full:0 size:[binsize: 1 max: 17 count: 255 average: 2.71373 | standard deviation: 3.56326 | 0 163 30 17 4 8 6 1 3 3 3 2 3 3 2 2 2 3 ]
MessageBuffer: [Chip 0 1, L2Cache, L1RequestFromL2Cache] stats - msgs:352 full:0 size:[binsize: 1 max: 26 count: 352 average: 6.14205 | standard deviation: 7.8292 | 0 200 27 4 2 6 6 2 2 6 6 4 7 6 4 9 5 4 8 4 4 6 8 7 6 8 1 ]
MessageBuffer: [Chip 0 2, L2Cache, L1RequestFromL2Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L2Cache, L1RequestFromL2Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L2Cache, responseFromL2Cache] stats - msgs:441 full:0 size:[binsize: 1 max: 15 count: 441 average: 2.73923 | standard deviation: 2.34133 | 0 195 68 53 42 31 25 12 6 1 1 1 1 1 2 2 ]
MessageBuffer: [Chip 0 1, L2Cache, responseFromL2Cache] stats - msgs:528 full:0 size:[binsize: 1 max: 11 count: 528 average: 2.9375 | standard deviation: 2.15834 | 0 193 90 76 54 40 29 23 13 6 3 1 ]
MessageBuffer: [Chip 0 2, L2Cache, responseFromL2Cache] stats - msgs:5 full:0 size:[binsize: 1 max: 1 count: 5 average:     1 | standard deviation: 0 | 0 5 ]
MessageBuffer: [Chip 0 3, L2Cache, responseFromL2Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L2Cache, unblockToL2Cache] stats - msgs:450 full:0 size:[binsize: 1 max: 2 count: 450 average: 1.03556 | standard deviation: 0.188772 | 0 434 16 ]
MessageBuffer: [Chip 0 1, L2Cache, unblockToL2Cache] stats - msgs:536 full:0 size:[binsize: 1 max: 2 count: 536 average: 1.04664 | standard deviation: 0.211801 | 0 511 25 ]
MessageBuffer: [Chip 0 2, L2Cache, unblockToL2Cache] stats - msgs:5 full:0 size:[binsize: 1 max: 1 count: 5 average:     1 | standard deviation: 0 | 0 5 ]
MessageBuffer: [Chip 0 3, L2Cache, unblockToL2Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L2Cache, L1RequestToL2Cache] stats - msgs:469 full:0 size:[binsize: 1 max: 2 count: 469 average: 1.08742 | standard deviation: 0.28495 | 0 428 41 ]
MessageBuffer: [Chip 0 1, L2Cache, L1RequestToL2Cache] stats - msgs:537 full:0 size:[binsize: 1 max: 2 count: 537 average: 1.12477 | standard deviation: 0.331775 | 0 470 67 ]
MessageBuffer: [Chip 0 2, L2Cache, L1RequestToL2Cache] stats - msgs:5 full:0 size:[binsize: 1 max: 1 count: 5 average:     1 | standard deviation: 0 | 0 5 ]
MessageBuffer: [Chip 0 3, L2Cache, L1RequestToL2Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L2Cache, responseToL2Cache] stats - msgs:299 full:0 size:[binsize: 1 max: 2 count: 299 average: 1.04682 | standard deviation: 0.216748 | 0 285 14 ]
MessageBuffer: [Chip 0 1, L2Cache, responseToL2Cache] stats - msgs:355 full:0 size:[binsize: 1 max: 2 count: 355 average: 1.04225 | standard deviation: 0.205847 | 0 340 15 ]
MessageBuffer: [Chip 0 2, L2Cache, responseToL2Cache] stats - msgs:5 full:0 size:[binsize: 1 max: 1 count: 5 average:     1 | standard deviation: 0 | 0 5 ]
MessageBuffer: [Chip 0 3, L2Cache, responseToL2Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L1Cache, requestFromL1Cache] stats - msgs:77 full:0 size:[binsize: 1 max: 2 count: 77 average: 1.15584 | standard deviation: 0.380443 | 0 65 12 ]
MessageBuffer: [Chip 0 1, L1Cache, requestFromL1Cache] stats - msgs:463 full:0 size:[binsize: 2 max: 60 count: 463 average: 13.1123 | standard deviation: 16.6 | 172 53 36 19 13 8 8 9 11 10 8 6 6 6 8 10 8 6 6 6 6 6 6 7 6 5 4 4 4 4 2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
MessageBuffer: [Chip 0 2, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L1Cache, responseFromL1Cache] stats - msgs:8 full:0 size:[binsize: 1 max: 1 count: 8 average:     1 | standard deviation: 0 | 0 8 ]
MessageBuffer: [Chip 0 1, L1Cache, responseFromL1Cache] stats - msgs:304 full:0 size:[binsize: 1 max: 3 count: 304 average: 1.03947 | standard deviation: 0.256917 | 0 296 4 4 ]
MessageBuffer: [Chip 0 2, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L1Cache, unblockFromL1Cache] stats - msgs:77 full:0 size:[binsize: 1 max: 3 count: 77 average: 1.07792 | standard deviation: 0.324443 | 0 72 4 1 ]
MessageBuffer: [Chip 0 1, L1Cache, unblockFromL1Cache] stats - msgs:463 full:0 size:[binsize: 1 max: 3 count: 463 average: 1.13175 | standard deviation: 0.35125 | 0 404 57 2 ]
MessageBuffer: [Chip 0 2, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L1Cache, requestToL1Cache] stats - msgs:8 full:0 size:[binsize: 1 max: 1 count: 8 average:     1 | standard deviation: 0 | 0 8 ]
MessageBuffer: [Chip 0 1, L1Cache, requestToL1Cache] stats - msgs:304 full:0 size:[binsize: 1 max: 2 count: 304 average: 1.01316 | standard deviation: 0.114897 | 0 300 4 ]
MessageBuffer: [Chip 0 2, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L1Cache, responseToL1Cache] stats - msgs:77 full:0 size:[binsize: 1 max: 2 count: 77 average: 1.01299 | standard deviation: 0.114708 | 0 76 1 ]
MessageBuffer: [Chip 0 1, L1Cache, responseToL1Cache] stats - msgs:463 full:0 size:[binsize: 1 max: 2 count: 463 average: 1.0432 | standard deviation: 0.208063 | 0 443 20 ]
MessageBuffer: [Chip 0 2, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, Directory, requestToDir] stats - msgs:102 full:0 size:[binsize: 1 max: 2 count: 102 average: 1.0098 | standard deviation: 0.0995037 | 0 101 1 ]
MessageBuffer: [Chip 0 1, Directory, requestToDir] stats - msgs:93 full:0 size:[binsize: 1 max: 2 count: 93 average: 1.04301 | standard deviation: 0.208514 | 0 89 4 ]
MessageBuffer: [Chip 0 2, Directory, requestToDir] stats - msgs:95 full:0 size:[binsize: 1 max: 2 count: 95 average: 1.02105 | standard deviation: 0.145865 | 0 93 2 ]
MessageBuffer: [Chip 0 3, Directory, requestToDir] stats - msgs:94 full:0 size:[binsize: 1 max: 2 count: 94 average: 1.03191 | standard deviation: 0.179605 | 0 91 3 ]
MessageBuffer: [Chip 0 0, Directory, responseToDir] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 1, Directory, responseToDir] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 2, Directory, responseToDir] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, Directory, responseToDir] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, Directory, responseFromDir] stats - msgs:102 full:0 size:[binsize: 1 max: 8 count: 102 average: 1.41176 | standard deviation: 1.23079 | 0 86 7 3 1 2 1 1 1 ]
MessageBuffer: [Chip 0 1, Directory, responseFromDir] stats - msgs:93 full:0 size:[binsize: 1 max: 8 count: 93 average: 1.3871 | standard deviation: 1.24673 | 0 81 4 2 2 1 1 1 1 ]
MessageBuffer: [Chip 0 2, Directory, responseFromDir] stats - msgs:95 full:0 size:[binsize: 1 max: 8 count: 95 average: 1.41053 | standard deviation: 1.242 | 0 81 5 3 2 1 1 1 1 ]
MessageBuffer: [Chip 0 3, Directory, responseFromDir] stats - msgs:94 full:0 size:[binsize: 1 max: 8 count: 94 average: 1.39362 | standard deviation: 1.24001 | 0 81 5 2 2 1 1 1 1 ]
