INFO: [XSIM 43-3496] Using init file passed via -initfile option "D:/Xilinx/Vivado/2018.3/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_convolve_2d_top glbl -prj convolve_2d.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile D:/Xilinx/Vivado/2018.3/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s convolve_2d 
Multi-threading is on. Using 14 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Hoc_tap/Nam3_2024_2025/Ki1/PhanCungChoDL/Conv2D/conv2Dbuf/conv2Dbuffer/solution3/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Hoc_tap/Nam3_2024_2025/Ki1/PhanCungChoDL/Conv2D/conv2Dbuf/conv2Dbuffer/solution3/sim/verilog/AESL_axi_s_in_stream_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_in_stream_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Hoc_tap/Nam3_2024_2025/Ki1/PhanCungChoDL/Conv2D/conv2Dbuf/conv2Dbuffer/solution3/sim/verilog/AESL_axi_s_out_stream_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_out_stream_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Hoc_tap/Nam3_2024_2025/Ki1/PhanCungChoDL/Conv2D/conv2Dbuf/conv2Dbuffer/solution3/sim/verilog/AESL_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Hoc_tap/Nam3_2024_2025/Ki1/PhanCungChoDL/Conv2D/conv2Dbuf/conv2Dbuffer/solution3/sim/verilog/convolve.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module convolve
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Hoc_tap/Nam3_2024_2025/Ki1/PhanCungChoDL/Conv2D/conv2Dbuf/conv2Dbuffer/solution3/sim/verilog/convolve_2d.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_convolve_2d_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Hoc_tap/Nam3_2024_2025/Ki1/PhanCungChoDL/Conv2D/conv2Dbuf/conv2Dbuffer/solution3/sim/verilog/convolve_2d.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module convolve_2d
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Hoc_tap/Nam3_2024_2025/Ki1/PhanCungChoDL/Conv2D/conv2Dbuf/conv2Dbuffer/solution3/sim/verilog/convolve_2d_line_bkb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module convolve_2d_line_bkb_ram
INFO: [VRFC 10-311] analyzing module convolve_2d_line_bkb
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.convolve_2d_line_bkb_ram
Compiling module xil_defaultlib.convolve_2d_line_bkb(DataWidth=3...
Compiling module xil_defaultlib.convolve
Compiling module xil_defaultlib.convolve_2d
Compiling module xil_defaultlib.fifo(DEPTH=36,WIDTH=32)
Compiling module xil_defaultlib.AESL_axi_s_out_stream_V
Compiling module xil_defaultlib.fifo(DEPTH=49,WIDTH=32)
Compiling module xil_defaultlib.AESL_axi_s_in_stream_V
Compiling module xil_defaultlib.apatb_convolve_2d_top
Compiling module work.glbl
Built simulation snapshot convolve_2d
