==============================================================
File generated on Sat Mar 20 14:56:12 +0100 2021
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'trace_cntrl_32/trace_cntrl_32.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 101.918 ; gain = 17.324
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 101.918 ; gain = 17.324
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 105.117 ; gain = 20.523
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 107.004 ; gain = 22.410
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'capture_32.data.V' (trace_cntrl_32/trace_cntrl_32.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'trace_32.data.V' (trace_cntrl_32/trace_cntrl_32.cpp:6).
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (trace_cntrl_32/trace_cntrl_32.cpp:20:32) to (trace_cntrl_32/trace_cntrl_32.cpp:26:3) in function 'trace_cntrl_32'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 129.867 ; gain = 45.273
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 129.867 ; gain = 45.273
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'trace_cntrl_32' ...
WARNING: [SYN 201-107] Renaming port name 'trace_cntrl_32/length' to 'trace_cntrl_32/length_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'trace_cntrl_32' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 10.632 seconds; current allocated memory: 81.542 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.102 seconds; current allocated memory: 81.795 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'trace_cntrl_32' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'trace_cntrl_32/trace_32_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'trace_cntrl_32/trace_32_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'trace_cntrl_32/trace_32_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'trace_cntrl_32/trace_32_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'trace_cntrl_32/trace_32_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'trace_cntrl_32/trace_32_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'trace_cntrl_32/trace_32_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'trace_cntrl_32/capture_32_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'trace_cntrl_32/capture_32_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'trace_cntrl_32/capture_32_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'trace_cntrl_32/capture_32_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'trace_cntrl_32/capture_32_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'trace_cntrl_32/capture_32_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'trace_cntrl_32/capture_32_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'trace_cntrl_32/trigger_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'trace_cntrl_32/length_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'trace_cntrl_32' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'trigger_V' and 'length_r' to AXI-Lite port trace_cntrl.
INFO: [RTGEN 206-100] Finished creating RTL model for 'trace_cntrl_32'.
INFO: [HLS 200-111]  Elapsed time: 0.222 seconds; current allocated memory: 83.152 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 132.305 ; gain = 47.711
INFO: [SYSC 207-301] Generating SystemC RTL for trace_cntrl_32.
INFO: [VHDL 208-304] Generating VHDL RTL for trace_cntrl_32.
INFO: [VLOG 209-307] Generating Verilog RTL for trace_cntrl_32.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-112] Total elapsed time: 20.236 seconds; peak allocated memory: 83.152 MB.
INFO: [Common 17-206] Exiting vivado_hls at Sat Mar 20 14:56:31 2021...
