

================================================================
== Vitis HLS Report for 'upsamp5'
================================================================
* Date:           Wed Jan 31 18:21:27 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        LSI_decoder
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010i-clg225-1L


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.888 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     2057|     2057|  20.570 us|  20.570 us|  2057|  2057|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- UHeight_UWidth  |     2055|     2055|        16|          8|          1|   256|       yes|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 8, depth = 16


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 16
* Pipeline : 1
  Pipeline-0 : II = 8, D = 16, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.97>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%cona_col = alloca i32 1"   --->   Operation 19 'alloca' 'cona_col' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%cona_row = alloca i32 1"   --->   Operation 20 'alloca' 'cona_row' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 21 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i40 %upsamp5_out, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i40 %conv5_out, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (3.25ns)   --->   "%upsam_buf5 = alloca i64 1" [decode.cpp:125]   --->   Operation 24 'alloca' 'upsam_buf5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 64> <RAM>
ST_1 : Operation 25 [1/1] (1.58ns)   --->   "%store_ln76 = store i9 0, i9 %indvar_flatten" [decode.cpp:76->decode.cpp:126]   --->   Operation 25 'store' 'store_ln76' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 26 [1/1] (1.58ns)   --->   "%store_ln76 = store i5 0, i5 %cona_row" [decode.cpp:76->decode.cpp:126]   --->   Operation 26 'store' 'store_ln76' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 27 [1/1] (1.58ns)   --->   "%store_ln76 = store i5 0, i5 %cona_col" [decode.cpp:76->decode.cpp:126]   --->   Operation 27 'store' 'store_ln76' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln76 = br void %for.body9.i" [decode.cpp:76->decode.cpp:126]   --->   Operation 28 'br' 'br_ln76' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i9 %indvar_flatten" [decode.cpp:76->decode.cpp:126]   --->   Operation 29 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (1.82ns)   --->   "%icmp_ln76 = icmp_eq  i9 %indvar_flatten_load, i9 256" [decode.cpp:76->decode.cpp:126]   --->   Operation 30 'icmp' 'icmp_ln76' <Predicate = true> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (1.82ns)   --->   "%add_ln76 = add i9 %indvar_flatten_load, i9 1" [decode.cpp:76->decode.cpp:126]   --->   Operation 31 'add' 'add_ln76' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln76 = br i1 %icmp_ln76, void %for.inc22.loopexit.i, void %_Z9sp_upsampI8ap_fixedILi40ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEEviiiPT_RN3hls6streamIS4_Li0EEES9_.exit" [decode.cpp:76->decode.cpp:126]   --->   Operation 32 'br' 'br_ln76' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%cona_col_load = load i5 %cona_col" [decode.cpp:77->decode.cpp:126]   --->   Operation 33 'load' 'cona_col_load' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%cona_row_load = load i5 %cona_row" [decode.cpp:76->decode.cpp:126]   --->   Operation 34 'load' 'cona_row_load' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (1.78ns)   --->   "%icmp_ln77 = icmp_eq  i5 %cona_col_load, i5 16" [decode.cpp:77->decode.cpp:126]   --->   Operation 35 'icmp' 'icmp_ln77' <Predicate = (!icmp_ln76)> <Delay = 1.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (1.21ns)   --->   "%select_ln76 = select i1 %icmp_ln77, i5 0, i5 %cona_col_load" [decode.cpp:76->decode.cpp:126]   --->   Operation 36 'select' 'select_ln76' <Predicate = (!icmp_ln76)> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (1.78ns)   --->   "%add_ln76_2 = add i5 %cona_row_load, i5 1" [decode.cpp:76->decode.cpp:126]   --->   Operation 37 'add' 'add_ln76_2' <Predicate = (!icmp_ln76)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (1.21ns)   --->   "%select_ln76_2 = select i1 %icmp_ln77, i5 %add_ln76_2, i5 %cona_row_load" [decode.cpp:76->decode.cpp:126]   --->   Operation 38 'select' 'select_ln76_2' <Predicate = (!icmp_ln76)> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%trunc_ln76 = trunc i5 %select_ln76_2" [decode.cpp:76->decode.cpp:126]   --->   Operation 39 'trunc' 'trunc_ln76' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%trunc_ln77 = trunc i5 %select_ln76" [decode.cpp:77->decode.cpp:126]   --->   Operation 40 'trunc' 'trunc_ln77' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%div15_i_udiv = partselect i4 @_ssdm_op_PartSelect.i4.i5.i32.i32, i5 %select_ln76, i32 1, i32 4" [decode.cpp:76->decode.cpp:126]   --->   Operation 41 'partselect' 'div15_i_udiv' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%div15_i_udiv_cast_cast = partselect i3 @_ssdm_op_PartSelect.i3.i5.i32.i32, i5 %select_ln76, i32 1, i32 3" [decode.cpp:76->decode.cpp:126]   --->   Operation 42 'partselect' 'div15_i_udiv_cast_cast' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.97ns)   --->   "%empty = or i1 %trunc_ln77, i1 %trunc_ln76" [decode.cpp:77->decode.cpp:126]   --->   Operation 43 'or' 'empty' <Predicate = (!icmp_ln76)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln80 = br i1 %empty, void %if.then.i.7, void %for.inc.i.6.thread" [decode.cpp:80->decode.cpp:126]   --->   Operation 44 'br' 'br_ln80' <Predicate = (!icmp_ln76)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.88>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln84 = zext i4 %div15_i_udiv" [decode.cpp:84->decode.cpp:126]   --->   Operation 45 'zext' 'zext_ln84' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%upsam_buf_addr = getelementptr i40 %upsam_buf5, i64 0, i64 %zext_ln84" [decode.cpp:84->decode.cpp:126]   --->   Operation 46 'getelementptr' 'upsam_buf_addr' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (3.63ns)   --->   "%conv5_out_read = read i40 @_ssdm_op_Read.ap_fifo.volatile.i40P0A, i40 %conv5_out" [decode.cpp:81->decode.cpp:126]   --->   Operation 47 'read' 'conv5_out_read' <Predicate = (!icmp_ln76 & !empty)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 40> <Depth = 2> <FIFO>
ST_2 : Operation 48 [1/1] (3.25ns)   --->   "%store_ln82 = store i40 %conv5_out_read, i6 %upsam_buf_addr" [decode.cpp:82->decode.cpp:126]   --->   Operation 48 'store' 'store_ln82' <Predicate = (!icmp_ln76 & !empty)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 64> <RAM>
ST_2 : Operation 49 [2/2] (3.25ns)   --->   "%upsam_buf_load = load i6 %upsam_buf_addr" [decode.cpp:84->decode.cpp:126]   --->   Operation 49 'load' 'upsam_buf_load' <Predicate = (!icmp_ln76 & empty)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 64> <RAM>

State 3 <SV = 2> <Delay = 6.88>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln84_16_cast = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i1.i3, i1 1, i3 %div15_i_udiv_cast_cast" [decode.cpp:84->decode.cpp:126]   --->   Operation 50 'bitconcatenate' 'zext_ln84_16_cast' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln84_16 = zext i4 %zext_ln84_16_cast" [decode.cpp:84->decode.cpp:126]   --->   Operation 51 'zext' 'zext_ln84_16' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%upsam_buf_addr_17 = getelementptr i40 %upsam_buf5, i64 0, i64 %zext_ln84_16" [decode.cpp:84->decode.cpp:126]   --->   Operation 52 'getelementptr' 'upsam_buf_addr_17' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln84_17_cast = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i1.i4, i1 1, i4 %div15_i_udiv" [decode.cpp:84->decode.cpp:126]   --->   Operation 53 'bitconcatenate' 'zext_ln84_17_cast' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln84_17 = zext i5 %zext_ln84_17_cast" [decode.cpp:84->decode.cpp:126]   --->   Operation 54 'zext' 'zext_ln84_17' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%upsam_buf_addr_18 = getelementptr i40 %upsam_buf5, i64 0, i64 %zext_ln84_17" [decode.cpp:84->decode.cpp:126]   --->   Operation 55 'getelementptr' 'upsam_buf_addr_18' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (3.63ns)   --->   "%conv5_out_read_1 = read i40 @_ssdm_op_Read.ap_fifo.volatile.i40P0A, i40 %conv5_out" [decode.cpp:81->decode.cpp:126]   --->   Operation 56 'read' 'conv5_out_read_1' <Predicate = (!icmp_ln76 & !empty)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 40> <Depth = 2> <FIFO>
ST_3 : Operation 57 [1/1] (3.25ns)   --->   "%store_ln82 = store i40 %conv5_out_read_1, i6 %upsam_buf_addr_17" [decode.cpp:82->decode.cpp:126]   --->   Operation 57 'store' 'store_ln82' <Predicate = (!icmp_ln76 & !empty)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 64> <RAM>
ST_3 : Operation 58 [1/2] (3.25ns)   --->   "%upsam_buf_load = load i6 %upsam_buf_addr" [decode.cpp:84->decode.cpp:126]   --->   Operation 58 'load' 'upsam_buf_load' <Predicate = (!icmp_ln76 & empty)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 64> <RAM>
ST_3 : Operation 59 [2/2] (3.25ns)   --->   "%upsam_buf_load_16 = load i6 %upsam_buf_addr_17" [decode.cpp:84->decode.cpp:126]   --->   Operation 59 'load' 'upsam_buf_load_16' <Predicate = (!icmp_ln76 & empty)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 64> <RAM>
ST_3 : Operation 60 [2/2] (3.25ns)   --->   "%upsam_buf_load_17 = load i6 %upsam_buf_addr_18" [decode.cpp:84->decode.cpp:126]   --->   Operation 60 'load' 'upsam_buf_load_17' <Predicate = (!icmp_ln76 & empty)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 64> <RAM>

State 4 <SV = 3> <Delay = 6.88>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%div15_i_udiv_cast = zext i4 %div15_i_udiv" [decode.cpp:76->decode.cpp:126]   --->   Operation 61 'zext' 'div15_i_udiv_cast' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.97ns)   --->   "%xor_ln84 = xor i4 %div15_i_udiv, i4 8" [decode.cpp:84->decode.cpp:126]   --->   Operation 62 'xor' 'xor_ln84' <Predicate = (!icmp_ln76)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%sext_ln84 = sext i4 %xor_ln84" [decode.cpp:84->decode.cpp:126]   --->   Operation 63 'sext' 'sext_ln84' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln84_18 = zext i5 %sext_ln84" [decode.cpp:84->decode.cpp:126]   --->   Operation 64 'zext' 'zext_ln84_18' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%upsam_buf_addr_19 = getelementptr i40 %upsam_buf5, i64 0, i64 %zext_ln84_18" [decode.cpp:84->decode.cpp:126]   --->   Operation 65 'getelementptr' 'upsam_buf_addr_19' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln84_19_cast = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i1.i5, i1 1, i5 %div15_i_udiv_cast" [decode.cpp:84->decode.cpp:126]   --->   Operation 66 'bitconcatenate' 'zext_ln84_19_cast' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln84_19 = zext i6 %zext_ln84_19_cast" [decode.cpp:84->decode.cpp:126]   --->   Operation 67 'zext' 'zext_ln84_19' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%upsam_buf_addr_20 = getelementptr i40 %upsam_buf5, i64 0, i64 %zext_ln84_19" [decode.cpp:84->decode.cpp:126]   --->   Operation 68 'getelementptr' 'upsam_buf_addr_20' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (3.63ns)   --->   "%conv5_out_read_2 = read i40 @_ssdm_op_Read.ap_fifo.volatile.i40P0A, i40 %conv5_out" [decode.cpp:81->decode.cpp:126]   --->   Operation 69 'read' 'conv5_out_read_2' <Predicate = (!icmp_ln76 & !empty)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 40> <Depth = 2> <FIFO>
ST_4 : Operation 70 [1/1] (3.25ns)   --->   "%store_ln82 = store i40 %conv5_out_read_2, i6 %upsam_buf_addr_18" [decode.cpp:82->decode.cpp:126]   --->   Operation 70 'store' 'store_ln82' <Predicate = (!icmp_ln76 & !empty)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 64> <RAM>
ST_4 : Operation 71 [1/2] (3.25ns)   --->   "%upsam_buf_load_16 = load i6 %upsam_buf_addr_17" [decode.cpp:84->decode.cpp:126]   --->   Operation 71 'load' 'upsam_buf_load_16' <Predicate = (!icmp_ln76 & empty)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 64> <RAM>
ST_4 : Operation 72 [1/2] (3.25ns)   --->   "%upsam_buf_load_17 = load i6 %upsam_buf_addr_18" [decode.cpp:84->decode.cpp:126]   --->   Operation 72 'load' 'upsam_buf_load_17' <Predicate = (!icmp_ln76 & empty)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 64> <RAM>
ST_4 : Operation 73 [2/2] (3.25ns)   --->   "%upsam_buf_load_18 = load i6 %upsam_buf_addr_19" [decode.cpp:84->decode.cpp:126]   --->   Operation 73 'load' 'upsam_buf_load_18' <Predicate = (!icmp_ln76 & empty)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 64> <RAM>
ST_4 : Operation 74 [2/2] (3.25ns)   --->   "%upsam_buf_load_19 = load i6 %upsam_buf_addr_20" [decode.cpp:84->decode.cpp:126]   --->   Operation 74 'load' 'upsam_buf_load_19' <Predicate = (!icmp_ln76 & empty)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 64> <RAM>

State 5 <SV = 4> <Delay = 6.88>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @UHeight_UWidth_str"   --->   Operation 75 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 256, i64 256, i64 256"   --->   Operation 76 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "%specpipeline_ln78 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_1" [decode.cpp:78->decode.cpp:126]   --->   Operation 77 'specpipeline' 'specpipeline_ln78' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%specloopname_ln77 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [decode.cpp:77->decode.cpp:126]   --->   Operation 78 'specloopname' 'specloopname_ln77' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "%div15_i_udiv_cast1 = zext i4 %div15_i_udiv" [decode.cpp:76->decode.cpp:126]   --->   Operation 79 'zext' 'div15_i_udiv_cast1' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_5 : Operation 80 [1/1] (1.82ns)   --->   "%add_ln84 = add i6 %div15_i_udiv_cast1, i6 40" [decode.cpp:84->decode.cpp:126]   --->   Operation 80 'add' 'add_ln84' <Predicate = (!icmp_ln76)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln84_20 = zext i6 %add_ln84" [decode.cpp:84->decode.cpp:126]   --->   Operation 81 'zext' 'zext_ln84_20' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "%upsam_buf_addr_21 = getelementptr i40 %upsam_buf5, i64 0, i64 %zext_ln84_20" [decode.cpp:84->decode.cpp:126]   --->   Operation 82 'getelementptr' 'upsam_buf_addr_21' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_5 : Operation 83 [1/1] (0.00ns)   --->   "%sext_ln84_4 = sext i5 %zext_ln84_17_cast" [decode.cpp:84->decode.cpp:126]   --->   Operation 83 'sext' 'sext_ln84_4' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_5 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln84_21 = zext i6 %sext_ln84_4" [decode.cpp:84->decode.cpp:126]   --->   Operation 84 'zext' 'zext_ln84_21' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_5 : Operation 85 [1/1] (0.00ns)   --->   "%upsam_buf_addr_22 = getelementptr i40 %upsam_buf5, i64 0, i64 %zext_ln84_21" [decode.cpp:84->decode.cpp:126]   --->   Operation 85 'getelementptr' 'upsam_buf_addr_22' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_5 : Operation 86 [1/1] (3.63ns)   --->   "%conv5_out_read_3 = read i40 @_ssdm_op_Read.ap_fifo.volatile.i40P0A, i40 %conv5_out" [decode.cpp:81->decode.cpp:126]   --->   Operation 86 'read' 'conv5_out_read_3' <Predicate = (!icmp_ln76 & !empty)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 40> <Depth = 2> <FIFO>
ST_5 : Operation 87 [1/1] (3.25ns)   --->   "%store_ln82 = store i40 %conv5_out_read_3, i6 %upsam_buf_addr_19" [decode.cpp:82->decode.cpp:126]   --->   Operation 87 'store' 'store_ln82' <Predicate = (!icmp_ln76 & !empty)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 64> <RAM>
ST_5 : Operation 88 [1/2] (3.25ns)   --->   "%upsam_buf_load_18 = load i6 %upsam_buf_addr_19" [decode.cpp:84->decode.cpp:126]   --->   Operation 88 'load' 'upsam_buf_load_18' <Predicate = (!icmp_ln76 & empty)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 64> <RAM>
ST_5 : Operation 89 [1/2] (3.25ns)   --->   "%upsam_buf_load_19 = load i6 %upsam_buf_addr_20" [decode.cpp:84->decode.cpp:126]   --->   Operation 89 'load' 'upsam_buf_load_19' <Predicate = (!icmp_ln76 & empty)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 64> <RAM>
ST_5 : Operation 90 [2/2] (3.25ns)   --->   "%upsam_buf_load_20 = load i6 %upsam_buf_addr_21" [decode.cpp:84->decode.cpp:126]   --->   Operation 90 'load' 'upsam_buf_load_20' <Predicate = (!icmp_ln76 & empty)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 64> <RAM>
ST_5 : Operation 91 [2/2] (3.25ns)   --->   "%upsam_buf_load_21 = load i6 %upsam_buf_addr_22" [decode.cpp:84->decode.cpp:126]   --->   Operation 91 'load' 'upsam_buf_load_21' <Predicate = (!icmp_ln76 & empty)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 64> <RAM>

State 6 <SV = 5> <Delay = 6.88>
ST_6 : Operation 92 [1/1] (3.63ns)   --->   "%conv5_out_read_4 = read i40 @_ssdm_op_Read.ap_fifo.volatile.i40P0A, i40 %conv5_out" [decode.cpp:81->decode.cpp:126]   --->   Operation 92 'read' 'conv5_out_read_4' <Predicate = (!icmp_ln76 & !empty)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 40> <Depth = 2> <FIFO>
ST_6 : Operation 93 [1/1] (3.25ns)   --->   "%store_ln82 = store i40 %conv5_out_read_4, i6 %upsam_buf_addr_20" [decode.cpp:82->decode.cpp:126]   --->   Operation 93 'store' 'store_ln82' <Predicate = (!icmp_ln76 & !empty)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 64> <RAM>
ST_6 : Operation 94 [1/2] (3.25ns)   --->   "%upsam_buf_load_20 = load i6 %upsam_buf_addr_21" [decode.cpp:84->decode.cpp:126]   --->   Operation 94 'load' 'upsam_buf_load_20' <Predicate = (!icmp_ln76 & empty)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 64> <RAM>
ST_6 : Operation 95 [1/2] (3.25ns)   --->   "%upsam_buf_load_21 = load i6 %upsam_buf_addr_22" [decode.cpp:84->decode.cpp:126]   --->   Operation 95 'load' 'upsam_buf_load_21' <Predicate = (!icmp_ln76 & empty)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 64> <RAM>
ST_6 : Operation 96 [1/1] (1.58ns)   --->   "%br_ln80 = br void %for.inc.i.7" [decode.cpp:80->decode.cpp:126]   --->   Operation 96 'br' 'br_ln80' <Predicate = (!icmp_ln76 & empty)> <Delay = 1.58>

State 7 <SV = 6> <Delay = 6.88>
ST_7 : Operation 97 [1/1] (3.63ns)   --->   "%conv5_out_read_5 = read i40 @_ssdm_op_Read.ap_fifo.volatile.i40P0A, i40 %conv5_out" [decode.cpp:81->decode.cpp:126]   --->   Operation 97 'read' 'conv5_out_read_5' <Predicate = (!icmp_ln76 & !empty)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 40> <Depth = 2> <FIFO>
ST_7 : Operation 98 [1/1] (3.25ns)   --->   "%store_ln82 = store i40 %conv5_out_read_5, i6 %upsam_buf_addr_21" [decode.cpp:82->decode.cpp:126]   --->   Operation 98 'store' 'store_ln82' <Predicate = (!icmp_ln76 & !empty)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 64> <RAM>

State 8 <SV = 7> <Delay = 6.88>
ST_8 : Operation 99 [1/1] (3.63ns)   --->   "%conv5_out_read_6 = read i40 @_ssdm_op_Read.ap_fifo.volatile.i40P0A, i40 %conv5_out" [decode.cpp:81->decode.cpp:126]   --->   Operation 99 'read' 'conv5_out_read_6' <Predicate = (!icmp_ln76 & !empty)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 40> <Depth = 2> <FIFO>
ST_8 : Operation 100 [1/1] (3.25ns)   --->   "%store_ln82 = store i40 %conv5_out_read_6, i6 %upsam_buf_addr_22" [decode.cpp:82->decode.cpp:126]   --->   Operation 100 'store' 'store_ln82' <Predicate = (!icmp_ln76 & !empty)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 64> <RAM>
ST_8 : Operation 101 [1/1] (1.58ns)   --->   "%br_ln83 = br void %for.inc.i.7" [decode.cpp:83->decode.cpp:126]   --->   Operation 101 'br' 'br_ln83' <Predicate = (!icmp_ln76 & !empty)> <Delay = 1.58>
ST_8 : Operation 102 [1/1] (1.78ns)   --->   "%cona_col_2 = add i5 %select_ln76, i5 1" [decode.cpp:77->decode.cpp:126]   --->   Operation 102 'add' 'cona_col_2' <Predicate = (!icmp_ln76)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 103 [1/1] (1.58ns)   --->   "%store_ln77 = store i9 %add_ln76, i9 %indvar_flatten" [decode.cpp:77->decode.cpp:126]   --->   Operation 103 'store' 'store_ln77' <Predicate = (!icmp_ln76)> <Delay = 1.58>
ST_8 : Operation 104 [1/1] (1.58ns)   --->   "%store_ln77 = store i5 %select_ln76_2, i5 %cona_row" [decode.cpp:77->decode.cpp:126]   --->   Operation 104 'store' 'store_ln77' <Predicate = (!icmp_ln76)> <Delay = 1.58>
ST_8 : Operation 105 [1/1] (1.58ns)   --->   "%store_ln77 = store i5 %cona_col_2, i5 %cona_col" [decode.cpp:77->decode.cpp:126]   --->   Operation 105 'store' 'store_ln77' <Predicate = (!icmp_ln76)> <Delay = 1.58>
ST_8 : Operation 132 [1/1] (0.00ns)   --->   "%ret_ln127 = ret" [decode.cpp:127]   --->   Operation 132 'ret' 'ret_ln127' <Predicate = (icmp_ln76)> <Delay = 0.00>

State 9 <SV = 8> <Delay = 6.88>
ST_9 : Operation 106 [1/1] (3.63ns)   --->   "%conv5_out_read_7 = read i40 @_ssdm_op_Read.ap_fifo.volatile.i40P0A, i40 %conv5_out" [decode.cpp:81->decode.cpp:126]   --->   Operation 106 'read' 'conv5_out_read_7' <Predicate = (!icmp_ln76 & !empty)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 40> <Depth = 2> <FIFO>
ST_9 : Operation 107 [1/1] (0.00ns)   --->   "%sext_ln82 = sext i4 %xor_ln84" [decode.cpp:82->decode.cpp:126]   --->   Operation 107 'sext' 'sext_ln82' <Predicate = (!icmp_ln76 & !empty)> <Delay = 0.00>
ST_9 : Operation 108 [1/1] (0.00ns)   --->   "%zext_ln82 = zext i6 %sext_ln82" [decode.cpp:82->decode.cpp:126]   --->   Operation 108 'zext' 'zext_ln82' <Predicate = (!icmp_ln76 & !empty)> <Delay = 0.00>
ST_9 : Operation 109 [1/1] (0.00ns)   --->   "%upsam_buf_addr_23 = getelementptr i40 %upsam_buf5, i64 0, i64 %zext_ln82" [decode.cpp:82->decode.cpp:126]   --->   Operation 109 'getelementptr' 'upsam_buf_addr_23' <Predicate = (!icmp_ln76 & !empty)> <Delay = 0.00>
ST_9 : Operation 110 [1/1] (3.25ns)   --->   "%store_ln82 = store i40 %conv5_out_read_7, i6 %upsam_buf_addr_23" [decode.cpp:82->decode.cpp:126]   --->   Operation 110 'store' 'store_ln82' <Predicate = (!icmp_ln76 & !empty)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 64> <RAM>
ST_9 : Operation 111 [1/1] (0.00ns)   --->   "%arrayidx18_0_0_0_load_i571115212735 = phi i40 %upsam_buf_load, void %for.inc.i.6.thread, i40 %conv5_out_read, void %if.then.i.7" [decode.cpp:84->decode.cpp:126]   --->   Operation 111 'phi' 'arrayidx18_0_0_0_load_i571115212735' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 112 [1/1] (3.63ns)   --->   "%write_ln84 = write void @_ssdm_op_Write.ap_fifo.volatile.i40P0A, i40 %upsamp5_out, i40 %arrayidx18_0_0_0_load_i571115212735" [decode.cpp:84->decode.cpp:126]   --->   Operation 112 'write' 'write_ln84' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 40> <Depth = 2> <FIFO>

State 10 <SV = 9> <Delay = 3.63>
ST_10 : Operation 113 [1/1] (0.00ns)   --->   "%arrayidx18_0_0_0_load_i_181016202834 = phi i40 %upsam_buf_load_16, void %for.inc.i.6.thread, i40 %conv5_out_read_1, void %if.then.i.7" [decode.cpp:84->decode.cpp:126]   --->   Operation 113 'phi' 'arrayidx18_0_0_0_load_i_181016202834' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 114 [1/1] (3.63ns)   --->   "%write_ln84 = write void @_ssdm_op_Write.ap_fifo.volatile.i40P0A, i40 %upsamp5_out, i40 %arrayidx18_0_0_0_load_i_181016202834" [decode.cpp:84->decode.cpp:126]   --->   Operation 114 'write' 'write_ln84' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 40> <Depth = 2> <FIFO>
ST_10 : Operation 115 [1/1] (0.00ns)   --->   "%sext_ln84_5 = sext i4 %xor_ln84" [decode.cpp:84->decode.cpp:126]   --->   Operation 115 'sext' 'sext_ln84_5' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 116 [1/1] (0.00ns)   --->   "%zext_ln84_22 = zext i6 %sext_ln84_5" [decode.cpp:84->decode.cpp:126]   --->   Operation 116 'zext' 'zext_ln84_22' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 117 [1/1] (0.00ns)   --->   "%upsam_buf_addr_24 = getelementptr i40 %upsam_buf5, i64 0, i64 %zext_ln84_22" [decode.cpp:84->decode.cpp:126]   --->   Operation 117 'getelementptr' 'upsam_buf_addr_24' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 118 [2/2] (3.25ns)   --->   "%upsam_buf_load_22 = load i6 %upsam_buf_addr_24" [decode.cpp:84->decode.cpp:126]   --->   Operation 118 'load' 'upsam_buf_load_22' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 64> <RAM>

State 11 <SV = 10> <Delay = 3.63>
ST_11 : Operation 119 [1/1] (0.00ns)   --->   "%arrayidx18_0_0_0_load_i_21214222636 = phi i40 %upsam_buf_load_17, void %for.inc.i.6.thread, i40 %conv5_out_read_2, void %if.then.i.7" [decode.cpp:84->decode.cpp:126]   --->   Operation 119 'phi' 'arrayidx18_0_0_0_load_i_21214222636' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 120 [1/1] (3.63ns)   --->   "%write_ln84 = write void @_ssdm_op_Write.ap_fifo.volatile.i40P0A, i40 %upsamp5_out, i40 %arrayidx18_0_0_0_load_i_21214222636" [decode.cpp:84->decode.cpp:126]   --->   Operation 120 'write' 'write_ln84' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 40> <Depth = 2> <FIFO>
ST_11 : Operation 121 [1/2] (3.25ns)   --->   "%upsam_buf_load_22 = load i6 %upsam_buf_addr_24" [decode.cpp:84->decode.cpp:126]   --->   Operation 121 'load' 'upsam_buf_load_22' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 64> <RAM>

State 12 <SV = 11> <Delay = 3.63>
ST_12 : Operation 122 [1/1] (0.00ns)   --->   "%arrayidx18_0_0_0_load_i_317192933 = phi i40 %upsam_buf_load_18, void %for.inc.i.6.thread, i40 %conv5_out_read_3, void %if.then.i.7" [decode.cpp:84->decode.cpp:126]   --->   Operation 122 'phi' 'arrayidx18_0_0_0_load_i_317192933' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 123 [1/1] (3.63ns)   --->   "%write_ln84 = write void @_ssdm_op_Write.ap_fifo.volatile.i40P0A, i40 %upsamp5_out, i40 %arrayidx18_0_0_0_load_i_317192933" [decode.cpp:84->decode.cpp:126]   --->   Operation 123 'write' 'write_ln84' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 40> <Depth = 2> <FIFO>

State 13 <SV = 12> <Delay = 3.63>
ST_13 : Operation 124 [1/1] (0.00ns)   --->   "%arrayidx18_0_0_0_load_i_4232537 = phi i40 %upsam_buf_load_19, void %for.inc.i.6.thread, i40 %conv5_out_read_4, void %if.then.i.7" [decode.cpp:84->decode.cpp:126]   --->   Operation 124 'phi' 'arrayidx18_0_0_0_load_i_4232537' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 125 [1/1] (3.63ns)   --->   "%write_ln84 = write void @_ssdm_op_Write.ap_fifo.volatile.i40P0A, i40 %upsamp5_out, i40 %arrayidx18_0_0_0_load_i_4232537" [decode.cpp:84->decode.cpp:126]   --->   Operation 125 'write' 'write_ln84' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 40> <Depth = 2> <FIFO>

State 14 <SV = 13> <Delay = 3.63>
ST_14 : Operation 126 [1/1] (0.00ns)   --->   "%arrayidx18_0_0_0_load_i_53032 = phi i40 %upsam_buf_load_20, void %for.inc.i.6.thread, i40 %conv5_out_read_5, void %if.then.i.7" [decode.cpp:84->decode.cpp:126]   --->   Operation 126 'phi' 'arrayidx18_0_0_0_load_i_53032' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 127 [1/1] (3.63ns)   --->   "%write_ln84 = write void @_ssdm_op_Write.ap_fifo.volatile.i40P0A, i40 %upsamp5_out, i40 %arrayidx18_0_0_0_load_i_53032" [decode.cpp:84->decode.cpp:126]   --->   Operation 127 'write' 'write_ln84' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 40> <Depth = 2> <FIFO>

State 15 <SV = 14> <Delay = 3.63>
ST_15 : Operation 128 [1/1] (0.00ns)   --->   "%arrayidx18_0_0_0_load_i_638 = phi i40 %upsam_buf_load_21, void %for.inc.i.6.thread, i40 %conv5_out_read_6, void %if.then.i.7" [decode.cpp:84->decode.cpp:126]   --->   Operation 128 'phi' 'arrayidx18_0_0_0_load_i_638' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 129 [1/1] (3.63ns)   --->   "%write_ln84 = write void @_ssdm_op_Write.ap_fifo.volatile.i40P0A, i40 %upsamp5_out, i40 %arrayidx18_0_0_0_load_i_638" [decode.cpp:84->decode.cpp:126]   --->   Operation 129 'write' 'write_ln84' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 40> <Depth = 2> <FIFO>

State 16 <SV = 15> <Delay = 3.63>
ST_16 : Operation 130 [1/1] (3.63ns)   --->   "%write_ln84 = write void @_ssdm_op_Write.ap_fifo.volatile.i40P0A, i40 %upsamp5_out, i40 %upsam_buf_load_22" [decode.cpp:84->decode.cpp:126]   --->   Operation 130 'write' 'write_ln84' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 40> <Depth = 2> <FIFO>
ST_16 : Operation 131 [1/1] (0.00ns)   --->   "%br_ln77 = br void %for.body9.i" [decode.cpp:77->decode.cpp:126]   --->   Operation 131 'br' 'br_ln77' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ conv5_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ upsamp5_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
cona_col                             (alloca           ) [ 01111111100000000]
cona_row                             (alloca           ) [ 01111111100000000]
indvar_flatten                       (alloca           ) [ 01111111100000000]
specinterface_ln0                    (specinterface    ) [ 00000000000000000]
specinterface_ln0                    (specinterface    ) [ 00000000000000000]
upsam_buf5                           (alloca           ) [ 01111111111000000]
store_ln76                           (store            ) [ 00000000000000000]
store_ln76                           (store            ) [ 00000000000000000]
store_ln76                           (store            ) [ 00000000000000000]
br_ln76                              (br               ) [ 00000000000000000]
indvar_flatten_load                  (load             ) [ 00000000000000000]
icmp_ln76                            (icmp             ) [ 01111111111111111]
add_ln76                             (add              ) [ 00111111100000000]
br_ln76                              (br               ) [ 00000000000000000]
cona_col_load                        (load             ) [ 00000000000000000]
cona_row_load                        (load             ) [ 00000000000000000]
icmp_ln77                            (icmp             ) [ 00000000000000000]
select_ln76                          (select           ) [ 00111111100000000]
add_ln76_2                           (add              ) [ 00000000000000000]
select_ln76_2                        (select           ) [ 00111111100000000]
trunc_ln76                           (trunc            ) [ 00000000000000000]
trunc_ln77                           (trunc            ) [ 00000000000000000]
div15_i_udiv                         (partselect       ) [ 00111100000000000]
div15_i_udiv_cast_cast               (partselect       ) [ 00110000000000000]
empty                                (or               ) [ 01111111111111111]
br_ln80                              (br               ) [ 00000000000000000]
zext_ln84                            (zext             ) [ 00000000000000000]
upsam_buf_addr                       (getelementptr    ) [ 00010000000000000]
conv5_out_read                       (read             ) [ 01011111110000000]
store_ln82                           (store            ) [ 00000000000000000]
zext_ln84_16_cast                    (bitconcatenate   ) [ 00000000000000000]
zext_ln84_16                         (zext             ) [ 00000000000000000]
upsam_buf_addr_17                    (getelementptr    ) [ 00001000000000000]
zext_ln84_17_cast                    (bitconcatenate   ) [ 00001100000000000]
zext_ln84_17                         (zext             ) [ 00000000000000000]
upsam_buf_addr_18                    (getelementptr    ) [ 00001000000000000]
conv5_out_read_1                     (read             ) [ 01101111111000000]
store_ln82                           (store            ) [ 00000000000000000]
upsam_buf_load                       (load             ) [ 01001111110000000]
div15_i_udiv_cast                    (zext             ) [ 00000000000000000]
xor_ln84                             (xor              ) [ 01100111111000000]
sext_ln84                            (sext             ) [ 00000000000000000]
zext_ln84_18                         (zext             ) [ 00000000000000000]
upsam_buf_addr_19                    (getelementptr    ) [ 00000100000000000]
zext_ln84_19_cast                    (bitconcatenate   ) [ 00000000000000000]
zext_ln84_19                         (zext             ) [ 00000000000000000]
upsam_buf_addr_20                    (getelementptr    ) [ 00000110000000000]
conv5_out_read_2                     (read             ) [ 01110111111100000]
store_ln82                           (store            ) [ 00000000000000000]
upsam_buf_load_16                    (load             ) [ 01100111111000000]
upsam_buf_load_17                    (load             ) [ 01110111111100000]
specloopname_ln0                     (specloopname     ) [ 00000000000000000]
speclooptripcount_ln0                (speclooptripcount) [ 00000000000000000]
specpipeline_ln78                    (specpipeline     ) [ 00000000000000000]
specloopname_ln77                    (specloopname     ) [ 00000000000000000]
div15_i_udiv_cast1                   (zext             ) [ 00000000000000000]
add_ln84                             (add              ) [ 00000000000000000]
zext_ln84_20                         (zext             ) [ 00000000000000000]
upsam_buf_addr_21                    (getelementptr    ) [ 00000011000000000]
sext_ln84_4                          (sext             ) [ 00000000000000000]
zext_ln84_21                         (zext             ) [ 00000000000000000]
upsam_buf_addr_22                    (getelementptr    ) [ 00000011100000000]
conv5_out_read_3                     (read             ) [ 01111011111110000]
store_ln82                           (store            ) [ 00000000000000000]
upsam_buf_load_18                    (load             ) [ 01111011111110000]
upsam_buf_load_19                    (load             ) [ 01111111111111000]
conv5_out_read_4                     (read             ) [ 01111111111111000]
store_ln82                           (store            ) [ 00000000000000000]
upsam_buf_load_20                    (load             ) [ 01111111111111100]
upsam_buf_load_21                    (load             ) [ 01111111111111110]
br_ln80                              (br               ) [ 01111111111111110]
conv5_out_read_5                     (read             ) [ 01111110111111100]
store_ln82                           (store            ) [ 00000000000000000]
conv5_out_read_6                     (read             ) [ 01111111111111110]
store_ln82                           (store            ) [ 00000000000000000]
br_ln83                              (br               ) [ 01111111111111110]
cona_col_2                           (add              ) [ 00000000000000000]
store_ln77                           (store            ) [ 00000000000000000]
store_ln77                           (store            ) [ 00000000000000000]
store_ln77                           (store            ) [ 00000000000000000]
conv5_out_read_7                     (read             ) [ 00000000000000000]
sext_ln82                            (sext             ) [ 00000000000000000]
zext_ln82                            (zext             ) [ 00000000000000000]
upsam_buf_addr_23                    (getelementptr    ) [ 00000000000000000]
store_ln82                           (store            ) [ 00000000000000000]
arrayidx18_0_0_0_load_i571115212735  (phi              ) [ 01000000010000000]
write_ln84                           (write            ) [ 00000000000000000]
arrayidx18_0_0_0_load_i_181016202834 (phi              ) [ 01100000011000000]
write_ln84                           (write            ) [ 00000000000000000]
sext_ln84_5                          (sext             ) [ 00000000000000000]
zext_ln84_22                         (zext             ) [ 00000000000000000]
upsam_buf_addr_24                    (getelementptr    ) [ 00010000000100000]
arrayidx18_0_0_0_load_i_21214222636  (phi              ) [ 01110000011100000]
write_ln84                           (write            ) [ 00000000000000000]
upsam_buf_load_22                    (load             ) [ 00001111100011111]
arrayidx18_0_0_0_load_i_317192933    (phi              ) [ 01111000011110000]
write_ln84                           (write            ) [ 00000000000000000]
arrayidx18_0_0_0_load_i_4232537      (phi              ) [ 01111100011111000]
write_ln84                           (write            ) [ 00000000000000000]
arrayidx18_0_0_0_load_i_53032        (phi              ) [ 01111110011111100]
write_ln84                           (write            ) [ 00000000000000000]
arrayidx18_0_0_0_load_i_638          (phi              ) [ 01111111011111110]
write_ln84                           (write            ) [ 00000000000000000]
write_ln84                           (write            ) [ 00000000000000000]
br_ln77                              (br               ) [ 00000000000000000]
ret_ln127                            (ret              ) [ 00000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="conv5_out">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv5_out"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="upsamp5_out">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="upsamp5_out"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i5.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i5.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i40P0A"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i1.i3"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i1.i4"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i1.i5"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="UHeight_UWidth_str"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i40P0A"/></StgValue>
</bind>
</comp>

<comp id="68" class="1004" name="cona_col_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="cona_col/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="cona_row_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="cona_row/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="indvar_flatten_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="upsam_buf5_alloca_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="40" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="upsam_buf5/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="grp_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="40" slack="0"/>
<pin id="86" dir="0" index="1" bw="40" slack="0"/>
<pin id="87" dir="1" index="2" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv5_out_read/2 conv5_out_read_1/3 conv5_out_read_2/4 conv5_out_read_3/5 conv5_out_read_4/6 conv5_out_read_5/7 conv5_out_read_6/8 conv5_out_read_7/9 "/>
</bind>
</comp>

<comp id="90" class="1004" name="grp_write_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="0" slack="0"/>
<pin id="92" dir="0" index="1" bw="40" slack="0"/>
<pin id="93" dir="0" index="2" bw="40" slack="0"/>
<pin id="94" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln84/9 write_ln84/10 write_ln84/11 write_ln84/12 write_ln84/13 write_ln84/14 write_ln84/15 write_ln84/16 "/>
</bind>
</comp>

<comp id="97" class="1004" name="upsam_buf_addr_gep_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="40" slack="2147483647"/>
<pin id="99" dir="0" index="1" bw="1" slack="0"/>
<pin id="100" dir="0" index="2" bw="4" slack="0"/>
<pin id="101" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="upsam_buf_addr/2 "/>
</bind>
</comp>

<comp id="103" class="1004" name="grp_access_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="6" slack="0"/>
<pin id="105" dir="0" index="1" bw="40" slack="0"/>
<pin id="106" dir="0" index="2" bw="0" slack="0"/>
<pin id="122" dir="0" index="4" bw="6" slack="0"/>
<pin id="123" dir="0" index="5" bw="40" slack="2147483647"/>
<pin id="124" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="107" dir="1" index="3" bw="40" slack="6"/>
<pin id="125" dir="1" index="7" bw="40" slack="5"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln82/2 upsam_buf_load/2 store_ln82/3 upsam_buf_load_16/3 upsam_buf_load_17/3 store_ln82/4 upsam_buf_load_18/4 upsam_buf_load_19/4 store_ln82/5 upsam_buf_load_20/5 upsam_buf_load_21/5 store_ln82/6 store_ln82/7 store_ln82/8 store_ln82/9 upsam_buf_load_22/10 "/>
</bind>
</comp>

<comp id="110" class="1004" name="upsam_buf_addr_17_gep_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="40" slack="2147483647"/>
<pin id="112" dir="0" index="1" bw="1" slack="0"/>
<pin id="113" dir="0" index="2" bw="4" slack="0"/>
<pin id="114" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="upsam_buf_addr_17/3 "/>
</bind>
</comp>

<comp id="116" class="1004" name="upsam_buf_addr_18_gep_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="40" slack="2147483647"/>
<pin id="118" dir="0" index="1" bw="1" slack="0"/>
<pin id="119" dir="0" index="2" bw="5" slack="0"/>
<pin id="120" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="upsam_buf_addr_18/3 "/>
</bind>
</comp>

<comp id="130" class="1004" name="upsam_buf_addr_19_gep_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="40" slack="2147483647"/>
<pin id="132" dir="0" index="1" bw="1" slack="0"/>
<pin id="133" dir="0" index="2" bw="5" slack="0"/>
<pin id="134" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="upsam_buf_addr_19/4 "/>
</bind>
</comp>

<comp id="136" class="1004" name="upsam_buf_addr_20_gep_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="40" slack="2147483647"/>
<pin id="138" dir="0" index="1" bw="1" slack="0"/>
<pin id="139" dir="0" index="2" bw="6" slack="0"/>
<pin id="140" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="upsam_buf_addr_20/4 "/>
</bind>
</comp>

<comp id="144" class="1004" name="upsam_buf_addr_21_gep_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="40" slack="2147483647"/>
<pin id="146" dir="0" index="1" bw="1" slack="0"/>
<pin id="147" dir="0" index="2" bw="6" slack="0"/>
<pin id="148" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="upsam_buf_addr_21/5 "/>
</bind>
</comp>

<comp id="150" class="1004" name="upsam_buf_addr_22_gep_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="40" slack="2147483647"/>
<pin id="152" dir="0" index="1" bw="1" slack="0"/>
<pin id="153" dir="0" index="2" bw="6" slack="0"/>
<pin id="154" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="upsam_buf_addr_22/5 "/>
</bind>
</comp>

<comp id="158" class="1004" name="upsam_buf_addr_23_gep_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="40" slack="2147483647"/>
<pin id="160" dir="0" index="1" bw="1" slack="0"/>
<pin id="161" dir="0" index="2" bw="6" slack="0"/>
<pin id="162" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="upsam_buf_addr_23/9 "/>
</bind>
</comp>

<comp id="165" class="1004" name="upsam_buf_addr_24_gep_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="40" slack="2147483647"/>
<pin id="167" dir="0" index="1" bw="1" slack="0"/>
<pin id="168" dir="0" index="2" bw="6" slack="0"/>
<pin id="169" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="upsam_buf_addr_24/10 "/>
</bind>
</comp>

<comp id="172" class="1005" name="arrayidx18_0_0_0_load_i571115212735_reg_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="40" slack="2147483647"/>
<pin id="174" dir="1" index="1" bw="40" slack="2147483647"/>
</pin_list>
<bind>
<opset="arrayidx18_0_0_0_load_i571115212735 (phireg) "/>
</bind>
</comp>

<comp id="175" class="1004" name="arrayidx18_0_0_0_load_i571115212735_phi_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="40" slack="6"/>
<pin id="177" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="178" dir="0" index="2" bw="40" slack="7"/>
<pin id="179" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="180" dir="1" index="4" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="arrayidx18_0_0_0_load_i571115212735/9 "/>
</bind>
</comp>

<comp id="182" class="1005" name="arrayidx18_0_0_0_load_i_181016202834_reg_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="40" slack="2147483647"/>
<pin id="184" dir="1" index="1" bw="40" slack="2147483647"/>
</pin_list>
<bind>
<opset="arrayidx18_0_0_0_load_i_181016202834 (phireg) "/>
</bind>
</comp>

<comp id="185" class="1004" name="arrayidx18_0_0_0_load_i_181016202834_phi_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="40" slack="6"/>
<pin id="187" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="188" dir="0" index="2" bw="40" slack="7"/>
<pin id="189" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="190" dir="1" index="4" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="arrayidx18_0_0_0_load_i_181016202834/10 "/>
</bind>
</comp>

<comp id="192" class="1005" name="arrayidx18_0_0_0_load_i_21214222636_reg_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="40" slack="2147483647"/>
<pin id="194" dir="1" index="1" bw="40" slack="2147483647"/>
</pin_list>
<bind>
<opset="arrayidx18_0_0_0_load_i_21214222636 (phireg) "/>
</bind>
</comp>

<comp id="195" class="1004" name="arrayidx18_0_0_0_load_i_21214222636_phi_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="40" slack="7"/>
<pin id="197" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="198" dir="0" index="2" bw="40" slack="7"/>
<pin id="199" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="200" dir="1" index="4" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="arrayidx18_0_0_0_load_i_21214222636/11 "/>
</bind>
</comp>

<comp id="202" class="1005" name="arrayidx18_0_0_0_load_i_317192933_reg_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="40" slack="2147483647"/>
<pin id="204" dir="1" index="1" bw="40" slack="2147483647"/>
</pin_list>
<bind>
<opset="arrayidx18_0_0_0_load_i_317192933 (phireg) "/>
</bind>
</comp>

<comp id="205" class="1004" name="arrayidx18_0_0_0_load_i_317192933_phi_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="40" slack="7"/>
<pin id="207" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="208" dir="0" index="2" bw="40" slack="7"/>
<pin id="209" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="210" dir="1" index="4" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="arrayidx18_0_0_0_load_i_317192933/12 "/>
</bind>
</comp>

<comp id="212" class="1005" name="arrayidx18_0_0_0_load_i_4232537_reg_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="40" slack="2147483647"/>
<pin id="214" dir="1" index="1" bw="40" slack="2147483647"/>
</pin_list>
<bind>
<opset="arrayidx18_0_0_0_load_i_4232537 (phireg) "/>
</bind>
</comp>

<comp id="215" class="1004" name="arrayidx18_0_0_0_load_i_4232537_phi_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="40" slack="8"/>
<pin id="217" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="218" dir="0" index="2" bw="40" slack="7"/>
<pin id="219" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="220" dir="1" index="4" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="arrayidx18_0_0_0_load_i_4232537/13 "/>
</bind>
</comp>

<comp id="222" class="1005" name="arrayidx18_0_0_0_load_i_53032_reg_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="40" slack="2147483647"/>
<pin id="224" dir="1" index="1" bw="40" slack="2147483647"/>
</pin_list>
<bind>
<opset="arrayidx18_0_0_0_load_i_53032 (phireg) "/>
</bind>
</comp>

<comp id="225" class="1004" name="arrayidx18_0_0_0_load_i_53032_phi_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="40" slack="8"/>
<pin id="227" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="228" dir="0" index="2" bw="40" slack="7"/>
<pin id="229" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="230" dir="1" index="4" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="arrayidx18_0_0_0_load_i_53032/14 "/>
</bind>
</comp>

<comp id="232" class="1005" name="arrayidx18_0_0_0_load_i_638_reg_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="40" slack="2147483647"/>
<pin id="234" dir="1" index="1" bw="40" slack="2147483647"/>
</pin_list>
<bind>
<opset="arrayidx18_0_0_0_load_i_638 (phireg) "/>
</bind>
</comp>

<comp id="235" class="1004" name="arrayidx18_0_0_0_load_i_638_phi_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="40" slack="9"/>
<pin id="237" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="238" dir="0" index="2" bw="40" slack="7"/>
<pin id="239" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="240" dir="1" index="4" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="arrayidx18_0_0_0_load_i_638/15 "/>
</bind>
</comp>

<comp id="242" class="1004" name="store_ln76_store_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="1" slack="0"/>
<pin id="244" dir="0" index="1" bw="9" slack="0"/>
<pin id="245" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln76/1 "/>
</bind>
</comp>

<comp id="247" class="1004" name="store_ln76_store_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="1" slack="0"/>
<pin id="249" dir="0" index="1" bw="5" slack="0"/>
<pin id="250" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln76/1 "/>
</bind>
</comp>

<comp id="252" class="1004" name="store_ln76_store_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="1" slack="0"/>
<pin id="254" dir="0" index="1" bw="5" slack="0"/>
<pin id="255" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln76/1 "/>
</bind>
</comp>

<comp id="257" class="1004" name="indvar_flatten_load_load_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="9" slack="0"/>
<pin id="259" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/1 "/>
</bind>
</comp>

<comp id="260" class="1004" name="icmp_ln76_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="9" slack="0"/>
<pin id="262" dir="0" index="1" bw="9" slack="0"/>
<pin id="263" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln76/1 "/>
</bind>
</comp>

<comp id="266" class="1004" name="add_ln76_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="9" slack="0"/>
<pin id="268" dir="0" index="1" bw="1" slack="0"/>
<pin id="269" dir="1" index="2" bw="9" slack="7"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln76/1 "/>
</bind>
</comp>

<comp id="272" class="1004" name="cona_col_load_load_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="5" slack="0"/>
<pin id="274" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="cona_col_load/1 "/>
</bind>
</comp>

<comp id="275" class="1004" name="cona_row_load_load_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="5" slack="0"/>
<pin id="277" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="cona_row_load/1 "/>
</bind>
</comp>

<comp id="278" class="1004" name="icmp_ln77_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="5" slack="0"/>
<pin id="280" dir="0" index="1" bw="5" slack="0"/>
<pin id="281" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln77/1 "/>
</bind>
</comp>

<comp id="284" class="1004" name="select_ln76_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="1" slack="0"/>
<pin id="286" dir="0" index="1" bw="1" slack="0"/>
<pin id="287" dir="0" index="2" bw="5" slack="0"/>
<pin id="288" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln76/1 "/>
</bind>
</comp>

<comp id="292" class="1004" name="add_ln76_2_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="5" slack="0"/>
<pin id="294" dir="0" index="1" bw="1" slack="0"/>
<pin id="295" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln76_2/1 "/>
</bind>
</comp>

<comp id="298" class="1004" name="select_ln76_2_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="1" slack="0"/>
<pin id="300" dir="0" index="1" bw="5" slack="0"/>
<pin id="301" dir="0" index="2" bw="5" slack="0"/>
<pin id="302" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln76_2/1 "/>
</bind>
</comp>

<comp id="306" class="1004" name="trunc_ln76_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="5" slack="0"/>
<pin id="308" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln76/1 "/>
</bind>
</comp>

<comp id="310" class="1004" name="trunc_ln77_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="5" slack="0"/>
<pin id="312" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln77/1 "/>
</bind>
</comp>

<comp id="314" class="1004" name="div15_i_udiv_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="4" slack="0"/>
<pin id="316" dir="0" index="1" bw="5" slack="0"/>
<pin id="317" dir="0" index="2" bw="1" slack="0"/>
<pin id="318" dir="0" index="3" bw="4" slack="0"/>
<pin id="319" dir="1" index="4" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="div15_i_udiv/1 "/>
</bind>
</comp>

<comp id="324" class="1004" name="div15_i_udiv_cast_cast_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="3" slack="0"/>
<pin id="326" dir="0" index="1" bw="5" slack="0"/>
<pin id="327" dir="0" index="2" bw="1" slack="0"/>
<pin id="328" dir="0" index="3" bw="3" slack="0"/>
<pin id="329" dir="1" index="4" bw="3" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="div15_i_udiv_cast_cast/1 "/>
</bind>
</comp>

<comp id="334" class="1004" name="empty_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="1" slack="0"/>
<pin id="336" dir="0" index="1" bw="1" slack="0"/>
<pin id="337" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="340" class="1004" name="zext_ln84_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="4" slack="1"/>
<pin id="342" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln84/2 "/>
</bind>
</comp>

<comp id="344" class="1004" name="zext_ln84_16_cast_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="4" slack="0"/>
<pin id="346" dir="0" index="1" bw="1" slack="0"/>
<pin id="347" dir="0" index="2" bw="3" slack="2"/>
<pin id="348" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="zext_ln84_16_cast/3 "/>
</bind>
</comp>

<comp id="351" class="1004" name="zext_ln84_16_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="4" slack="0"/>
<pin id="353" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln84_16/3 "/>
</bind>
</comp>

<comp id="356" class="1004" name="zext_ln84_17_cast_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="5" slack="0"/>
<pin id="358" dir="0" index="1" bw="1" slack="0"/>
<pin id="359" dir="0" index="2" bw="4" slack="2"/>
<pin id="360" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="zext_ln84_17_cast/3 "/>
</bind>
</comp>

<comp id="363" class="1004" name="zext_ln84_17_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="5" slack="0"/>
<pin id="365" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln84_17/3 "/>
</bind>
</comp>

<comp id="368" class="1004" name="div15_i_udiv_cast_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="4" slack="3"/>
<pin id="370" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="div15_i_udiv_cast/4 "/>
</bind>
</comp>

<comp id="371" class="1004" name="xor_ln84_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="4" slack="3"/>
<pin id="373" dir="0" index="1" bw="4" slack="0"/>
<pin id="374" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln84/4 "/>
</bind>
</comp>

<comp id="376" class="1004" name="sext_ln84_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="4" slack="0"/>
<pin id="378" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln84/4 "/>
</bind>
</comp>

<comp id="380" class="1004" name="zext_ln84_18_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="4" slack="0"/>
<pin id="382" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln84_18/4 "/>
</bind>
</comp>

<comp id="385" class="1004" name="zext_ln84_19_cast_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="6" slack="0"/>
<pin id="387" dir="0" index="1" bw="1" slack="0"/>
<pin id="388" dir="0" index="2" bw="4" slack="0"/>
<pin id="389" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="zext_ln84_19_cast/4 "/>
</bind>
</comp>

<comp id="393" class="1004" name="zext_ln84_19_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="6" slack="0"/>
<pin id="395" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln84_19/4 "/>
</bind>
</comp>

<comp id="398" class="1004" name="div15_i_udiv_cast1_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="4" slack="4"/>
<pin id="400" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="div15_i_udiv_cast1/5 "/>
</bind>
</comp>

<comp id="401" class="1004" name="add_ln84_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="4" slack="0"/>
<pin id="403" dir="0" index="1" bw="6" slack="0"/>
<pin id="404" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln84/5 "/>
</bind>
</comp>

<comp id="407" class="1004" name="zext_ln84_20_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="6" slack="0"/>
<pin id="409" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln84_20/5 "/>
</bind>
</comp>

<comp id="412" class="1004" name="sext_ln84_4_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="5" slack="2"/>
<pin id="414" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln84_4/5 "/>
</bind>
</comp>

<comp id="415" class="1004" name="zext_ln84_21_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="5" slack="0"/>
<pin id="417" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln84_21/5 "/>
</bind>
</comp>

<comp id="420" class="1004" name="cona_col_2_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="5" slack="7"/>
<pin id="422" dir="0" index="1" bw="1" slack="0"/>
<pin id="423" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="cona_col_2/8 "/>
</bind>
</comp>

<comp id="425" class="1004" name="store_ln77_store_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="9" slack="7"/>
<pin id="427" dir="0" index="1" bw="9" slack="7"/>
<pin id="428" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln77/8 "/>
</bind>
</comp>

<comp id="429" class="1004" name="store_ln77_store_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="5" slack="7"/>
<pin id="431" dir="0" index="1" bw="5" slack="7"/>
<pin id="432" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln77/8 "/>
</bind>
</comp>

<comp id="433" class="1004" name="store_ln77_store_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="5" slack="0"/>
<pin id="435" dir="0" index="1" bw="5" slack="7"/>
<pin id="436" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln77/8 "/>
</bind>
</comp>

<comp id="438" class="1004" name="sext_ln82_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="4" slack="5"/>
<pin id="440" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln82/9 "/>
</bind>
</comp>

<comp id="441" class="1004" name="zext_ln82_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="4" slack="0"/>
<pin id="443" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln82/9 "/>
</bind>
</comp>

<comp id="446" class="1004" name="sext_ln84_5_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="4" slack="6"/>
<pin id="448" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln84_5/10 "/>
</bind>
</comp>

<comp id="449" class="1004" name="zext_ln84_22_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="4" slack="0"/>
<pin id="451" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln84_22/10 "/>
</bind>
</comp>

<comp id="454" class="1005" name="cona_col_reg_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="5" slack="0"/>
<pin id="456" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="cona_col "/>
</bind>
</comp>

<comp id="461" class="1005" name="cona_row_reg_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="5" slack="0"/>
<pin id="463" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="cona_row "/>
</bind>
</comp>

<comp id="468" class="1005" name="indvar_flatten_reg_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="9" slack="0"/>
<pin id="470" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="475" class="1005" name="icmp_ln76_reg_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="1" slack="1"/>
<pin id="477" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln76 "/>
</bind>
</comp>

<comp id="479" class="1005" name="add_ln76_reg_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="9" slack="7"/>
<pin id="481" dir="1" index="1" bw="9" slack="7"/>
</pin_list>
<bind>
<opset="add_ln76 "/>
</bind>
</comp>

<comp id="484" class="1005" name="select_ln76_reg_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="5" slack="7"/>
<pin id="486" dir="1" index="1" bw="5" slack="7"/>
</pin_list>
<bind>
<opset="select_ln76 "/>
</bind>
</comp>

<comp id="489" class="1005" name="select_ln76_2_reg_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="5" slack="7"/>
<pin id="491" dir="1" index="1" bw="5" slack="7"/>
</pin_list>
<bind>
<opset="select_ln76_2 "/>
</bind>
</comp>

<comp id="494" class="1005" name="div15_i_udiv_reg_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="4" slack="1"/>
<pin id="496" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="div15_i_udiv "/>
</bind>
</comp>

<comp id="503" class="1005" name="div15_i_udiv_cast_cast_reg_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="3" slack="2"/>
<pin id="505" dir="1" index="1" bw="3" slack="2"/>
</pin_list>
<bind>
<opset="div15_i_udiv_cast_cast "/>
</bind>
</comp>

<comp id="508" class="1005" name="empty_reg_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="1" slack="1"/>
<pin id="510" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="512" class="1005" name="upsam_buf_addr_reg_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="6" slack="1"/>
<pin id="514" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="upsam_buf_addr "/>
</bind>
</comp>

<comp id="517" class="1005" name="conv5_out_read_reg_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="40" slack="7"/>
<pin id="519" dir="1" index="1" bw="40" slack="7"/>
</pin_list>
<bind>
<opset="conv5_out_read "/>
</bind>
</comp>

<comp id="522" class="1005" name="upsam_buf_addr_17_reg_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="6" slack="1"/>
<pin id="524" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="upsam_buf_addr_17 "/>
</bind>
</comp>

<comp id="527" class="1005" name="zext_ln84_17_cast_reg_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="5" slack="2"/>
<pin id="529" dir="1" index="1" bw="5" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln84_17_cast "/>
</bind>
</comp>

<comp id="532" class="1005" name="upsam_buf_addr_18_reg_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="6" slack="1"/>
<pin id="534" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="upsam_buf_addr_18 "/>
</bind>
</comp>

<comp id="537" class="1005" name="conv5_out_read_1_reg_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="40" slack="7"/>
<pin id="539" dir="1" index="1" bw="40" slack="7"/>
</pin_list>
<bind>
<opset="conv5_out_read_1 "/>
</bind>
</comp>

<comp id="542" class="1005" name="upsam_buf_load_reg_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="40" slack="6"/>
<pin id="544" dir="1" index="1" bw="40" slack="6"/>
</pin_list>
<bind>
<opset="upsam_buf_load "/>
</bind>
</comp>

<comp id="547" class="1005" name="xor_ln84_reg_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="4" slack="5"/>
<pin id="549" dir="1" index="1" bw="4" slack="5"/>
</pin_list>
<bind>
<opset="xor_ln84 "/>
</bind>
</comp>

<comp id="553" class="1005" name="upsam_buf_addr_19_reg_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="6" slack="1"/>
<pin id="555" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="upsam_buf_addr_19 "/>
</bind>
</comp>

<comp id="558" class="1005" name="upsam_buf_addr_20_reg_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="6" slack="1"/>
<pin id="560" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="upsam_buf_addr_20 "/>
</bind>
</comp>

<comp id="563" class="1005" name="conv5_out_read_2_reg_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="40" slack="7"/>
<pin id="565" dir="1" index="1" bw="40" slack="7"/>
</pin_list>
<bind>
<opset="conv5_out_read_2 "/>
</bind>
</comp>

<comp id="568" class="1005" name="upsam_buf_load_16_reg_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="40" slack="6"/>
<pin id="570" dir="1" index="1" bw="40" slack="6"/>
</pin_list>
<bind>
<opset="upsam_buf_load_16 "/>
</bind>
</comp>

<comp id="573" class="1005" name="upsam_buf_load_17_reg_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="40" slack="7"/>
<pin id="575" dir="1" index="1" bw="40" slack="7"/>
</pin_list>
<bind>
<opset="upsam_buf_load_17 "/>
</bind>
</comp>

<comp id="578" class="1005" name="upsam_buf_addr_21_reg_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="6" slack="1"/>
<pin id="580" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="upsam_buf_addr_21 "/>
</bind>
</comp>

<comp id="584" class="1005" name="upsam_buf_addr_22_reg_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="6" slack="1"/>
<pin id="586" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="upsam_buf_addr_22 "/>
</bind>
</comp>

<comp id="590" class="1005" name="conv5_out_read_3_reg_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="40" slack="7"/>
<pin id="592" dir="1" index="1" bw="40" slack="7"/>
</pin_list>
<bind>
<opset="conv5_out_read_3 "/>
</bind>
</comp>

<comp id="595" class="1005" name="upsam_buf_load_18_reg_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="40" slack="7"/>
<pin id="597" dir="1" index="1" bw="40" slack="7"/>
</pin_list>
<bind>
<opset="upsam_buf_load_18 "/>
</bind>
</comp>

<comp id="600" class="1005" name="upsam_buf_load_19_reg_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="40" slack="8"/>
<pin id="602" dir="1" index="1" bw="40" slack="8"/>
</pin_list>
<bind>
<opset="upsam_buf_load_19 "/>
</bind>
</comp>

<comp id="605" class="1005" name="conv5_out_read_4_reg_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="40" slack="7"/>
<pin id="607" dir="1" index="1" bw="40" slack="7"/>
</pin_list>
<bind>
<opset="conv5_out_read_4 "/>
</bind>
</comp>

<comp id="610" class="1005" name="upsam_buf_load_20_reg_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="40" slack="8"/>
<pin id="612" dir="1" index="1" bw="40" slack="8"/>
</pin_list>
<bind>
<opset="upsam_buf_load_20 "/>
</bind>
</comp>

<comp id="615" class="1005" name="upsam_buf_load_21_reg_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="40" slack="9"/>
<pin id="617" dir="1" index="1" bw="40" slack="9"/>
</pin_list>
<bind>
<opset="upsam_buf_load_21 "/>
</bind>
</comp>

<comp id="620" class="1005" name="conv5_out_read_5_reg_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="40" slack="7"/>
<pin id="622" dir="1" index="1" bw="40" slack="7"/>
</pin_list>
<bind>
<opset="conv5_out_read_5 "/>
</bind>
</comp>

<comp id="625" class="1005" name="conv5_out_read_6_reg_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="40" slack="7"/>
<pin id="627" dir="1" index="1" bw="40" slack="7"/>
</pin_list>
<bind>
<opset="conv5_out_read_6 "/>
</bind>
</comp>

<comp id="630" class="1005" name="upsam_buf_addr_24_reg_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="6" slack="1"/>
<pin id="632" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="upsam_buf_addr_24 "/>
</bind>
</comp>

<comp id="635" class="1005" name="upsam_buf_load_22_reg_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="40" slack="5"/>
<pin id="637" dir="1" index="1" bw="40" slack="5"/>
</pin_list>
<bind>
<opset="upsam_buf_load_22 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="71"><net_src comp="4" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="75"><net_src comp="4" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="79"><net_src comp="4" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="83"><net_src comp="16" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="88"><net_src comp="40" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="0" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="95"><net_src comp="66" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="96"><net_src comp="2" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="102"><net_src comp="38" pin="0"/><net_sink comp="97" pin=1"/></net>

<net id="108"><net_src comp="84" pin="2"/><net_sink comp="103" pin=1"/></net>

<net id="109"><net_src comp="97" pin="3"/><net_sink comp="103" pin=0"/></net>

<net id="115"><net_src comp="38" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="121"><net_src comp="38" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="126"><net_src comp="84" pin="2"/><net_sink comp="103" pin=4"/></net>

<net id="127"><net_src comp="110" pin="3"/><net_sink comp="103" pin=2"/></net>

<net id="128"><net_src comp="110" pin="3"/><net_sink comp="103" pin=0"/></net>

<net id="129"><net_src comp="116" pin="3"/><net_sink comp="103" pin=2"/></net>

<net id="135"><net_src comp="38" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="141"><net_src comp="38" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="142"><net_src comp="130" pin="3"/><net_sink comp="103" pin=0"/></net>

<net id="143"><net_src comp="136" pin="3"/><net_sink comp="103" pin=2"/></net>

<net id="149"><net_src comp="38" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="155"><net_src comp="38" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="156"><net_src comp="144" pin="3"/><net_sink comp="103" pin=2"/></net>

<net id="157"><net_src comp="150" pin="3"/><net_sink comp="103" pin=0"/></net>

<net id="163"><net_src comp="38" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="164"><net_src comp="158" pin="3"/><net_sink comp="103" pin=0"/></net>

<net id="170"><net_src comp="38" pin="0"/><net_sink comp="165" pin=1"/></net>

<net id="171"><net_src comp="165" pin="3"/><net_sink comp="103" pin=2"/></net>

<net id="181"><net_src comp="175" pin="4"/><net_sink comp="90" pin=2"/></net>

<net id="191"><net_src comp="185" pin="4"/><net_sink comp="90" pin=2"/></net>

<net id="201"><net_src comp="195" pin="4"/><net_sink comp="90" pin=2"/></net>

<net id="211"><net_src comp="205" pin="4"/><net_sink comp="90" pin=2"/></net>

<net id="221"><net_src comp="215" pin="4"/><net_sink comp="90" pin=2"/></net>

<net id="231"><net_src comp="225" pin="4"/><net_sink comp="90" pin=2"/></net>

<net id="241"><net_src comp="235" pin="4"/><net_sink comp="90" pin=2"/></net>

<net id="246"><net_src comp="18" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="251"><net_src comp="20" pin="0"/><net_sink comp="247" pin=0"/></net>

<net id="256"><net_src comp="20" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="264"><net_src comp="257" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="265"><net_src comp="22" pin="0"/><net_sink comp="260" pin=1"/></net>

<net id="270"><net_src comp="257" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="271"><net_src comp="24" pin="0"/><net_sink comp="266" pin=1"/></net>

<net id="282"><net_src comp="272" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="283"><net_src comp="26" pin="0"/><net_sink comp="278" pin=1"/></net>

<net id="289"><net_src comp="278" pin="2"/><net_sink comp="284" pin=0"/></net>

<net id="290"><net_src comp="20" pin="0"/><net_sink comp="284" pin=1"/></net>

<net id="291"><net_src comp="272" pin="1"/><net_sink comp="284" pin=2"/></net>

<net id="296"><net_src comp="275" pin="1"/><net_sink comp="292" pin=0"/></net>

<net id="297"><net_src comp="28" pin="0"/><net_sink comp="292" pin=1"/></net>

<net id="303"><net_src comp="278" pin="2"/><net_sink comp="298" pin=0"/></net>

<net id="304"><net_src comp="292" pin="2"/><net_sink comp="298" pin=1"/></net>

<net id="305"><net_src comp="275" pin="1"/><net_sink comp="298" pin=2"/></net>

<net id="309"><net_src comp="298" pin="3"/><net_sink comp="306" pin=0"/></net>

<net id="313"><net_src comp="284" pin="3"/><net_sink comp="310" pin=0"/></net>

<net id="320"><net_src comp="30" pin="0"/><net_sink comp="314" pin=0"/></net>

<net id="321"><net_src comp="284" pin="3"/><net_sink comp="314" pin=1"/></net>

<net id="322"><net_src comp="4" pin="0"/><net_sink comp="314" pin=2"/></net>

<net id="323"><net_src comp="32" pin="0"/><net_sink comp="314" pin=3"/></net>

<net id="330"><net_src comp="34" pin="0"/><net_sink comp="324" pin=0"/></net>

<net id="331"><net_src comp="284" pin="3"/><net_sink comp="324" pin=1"/></net>

<net id="332"><net_src comp="4" pin="0"/><net_sink comp="324" pin=2"/></net>

<net id="333"><net_src comp="36" pin="0"/><net_sink comp="324" pin=3"/></net>

<net id="338"><net_src comp="310" pin="1"/><net_sink comp="334" pin=0"/></net>

<net id="339"><net_src comp="306" pin="1"/><net_sink comp="334" pin=1"/></net>

<net id="343"><net_src comp="340" pin="1"/><net_sink comp="97" pin=2"/></net>

<net id="349"><net_src comp="42" pin="0"/><net_sink comp="344" pin=0"/></net>

<net id="350"><net_src comp="44" pin="0"/><net_sink comp="344" pin=1"/></net>

<net id="354"><net_src comp="344" pin="3"/><net_sink comp="351" pin=0"/></net>

<net id="355"><net_src comp="351" pin="1"/><net_sink comp="110" pin=2"/></net>

<net id="361"><net_src comp="46" pin="0"/><net_sink comp="356" pin=0"/></net>

<net id="362"><net_src comp="44" pin="0"/><net_sink comp="356" pin=1"/></net>

<net id="366"><net_src comp="356" pin="3"/><net_sink comp="363" pin=0"/></net>

<net id="367"><net_src comp="363" pin="1"/><net_sink comp="116" pin=2"/></net>

<net id="375"><net_src comp="48" pin="0"/><net_sink comp="371" pin=1"/></net>

<net id="379"><net_src comp="371" pin="2"/><net_sink comp="376" pin=0"/></net>

<net id="383"><net_src comp="376" pin="1"/><net_sink comp="380" pin=0"/></net>

<net id="384"><net_src comp="380" pin="1"/><net_sink comp="130" pin=2"/></net>

<net id="390"><net_src comp="50" pin="0"/><net_sink comp="385" pin=0"/></net>

<net id="391"><net_src comp="44" pin="0"/><net_sink comp="385" pin=1"/></net>

<net id="392"><net_src comp="368" pin="1"/><net_sink comp="385" pin=2"/></net>

<net id="396"><net_src comp="385" pin="3"/><net_sink comp="393" pin=0"/></net>

<net id="397"><net_src comp="393" pin="1"/><net_sink comp="136" pin=2"/></net>

<net id="405"><net_src comp="398" pin="1"/><net_sink comp="401" pin=0"/></net>

<net id="406"><net_src comp="64" pin="0"/><net_sink comp="401" pin=1"/></net>

<net id="410"><net_src comp="401" pin="2"/><net_sink comp="407" pin=0"/></net>

<net id="411"><net_src comp="407" pin="1"/><net_sink comp="144" pin=2"/></net>

<net id="418"><net_src comp="412" pin="1"/><net_sink comp="415" pin=0"/></net>

<net id="419"><net_src comp="415" pin="1"/><net_sink comp="150" pin=2"/></net>

<net id="424"><net_src comp="28" pin="0"/><net_sink comp="420" pin=1"/></net>

<net id="437"><net_src comp="420" pin="2"/><net_sink comp="433" pin=0"/></net>

<net id="444"><net_src comp="438" pin="1"/><net_sink comp="441" pin=0"/></net>

<net id="445"><net_src comp="441" pin="1"/><net_sink comp="158" pin=2"/></net>

<net id="452"><net_src comp="446" pin="1"/><net_sink comp="449" pin=0"/></net>

<net id="453"><net_src comp="449" pin="1"/><net_sink comp="165" pin=2"/></net>

<net id="457"><net_src comp="68" pin="1"/><net_sink comp="454" pin=0"/></net>

<net id="458"><net_src comp="454" pin="1"/><net_sink comp="252" pin=1"/></net>

<net id="459"><net_src comp="454" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="460"><net_src comp="454" pin="1"/><net_sink comp="433" pin=1"/></net>

<net id="464"><net_src comp="72" pin="1"/><net_sink comp="461" pin=0"/></net>

<net id="465"><net_src comp="461" pin="1"/><net_sink comp="247" pin=1"/></net>

<net id="466"><net_src comp="461" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="467"><net_src comp="461" pin="1"/><net_sink comp="429" pin=1"/></net>

<net id="471"><net_src comp="76" pin="1"/><net_sink comp="468" pin=0"/></net>

<net id="472"><net_src comp="468" pin="1"/><net_sink comp="242" pin=1"/></net>

<net id="473"><net_src comp="468" pin="1"/><net_sink comp="257" pin=0"/></net>

<net id="474"><net_src comp="468" pin="1"/><net_sink comp="425" pin=1"/></net>

<net id="478"><net_src comp="260" pin="2"/><net_sink comp="475" pin=0"/></net>

<net id="482"><net_src comp="266" pin="2"/><net_sink comp="479" pin=0"/></net>

<net id="483"><net_src comp="479" pin="1"/><net_sink comp="425" pin=0"/></net>

<net id="487"><net_src comp="284" pin="3"/><net_sink comp="484" pin=0"/></net>

<net id="488"><net_src comp="484" pin="1"/><net_sink comp="420" pin=0"/></net>

<net id="492"><net_src comp="298" pin="3"/><net_sink comp="489" pin=0"/></net>

<net id="493"><net_src comp="489" pin="1"/><net_sink comp="429" pin=0"/></net>

<net id="497"><net_src comp="314" pin="4"/><net_sink comp="494" pin=0"/></net>

<net id="498"><net_src comp="494" pin="1"/><net_sink comp="340" pin=0"/></net>

<net id="499"><net_src comp="494" pin="1"/><net_sink comp="356" pin=2"/></net>

<net id="500"><net_src comp="494" pin="1"/><net_sink comp="368" pin=0"/></net>

<net id="501"><net_src comp="494" pin="1"/><net_sink comp="371" pin=0"/></net>

<net id="502"><net_src comp="494" pin="1"/><net_sink comp="398" pin=0"/></net>

<net id="506"><net_src comp="324" pin="4"/><net_sink comp="503" pin=0"/></net>

<net id="507"><net_src comp="503" pin="1"/><net_sink comp="344" pin=2"/></net>

<net id="511"><net_src comp="334" pin="2"/><net_sink comp="508" pin=0"/></net>

<net id="515"><net_src comp="97" pin="3"/><net_sink comp="512" pin=0"/></net>

<net id="516"><net_src comp="512" pin="1"/><net_sink comp="103" pin=0"/></net>

<net id="520"><net_src comp="84" pin="2"/><net_sink comp="517" pin=0"/></net>

<net id="521"><net_src comp="517" pin="1"/><net_sink comp="175" pin=2"/></net>

<net id="525"><net_src comp="110" pin="3"/><net_sink comp="522" pin=0"/></net>

<net id="526"><net_src comp="522" pin="1"/><net_sink comp="103" pin=0"/></net>

<net id="530"><net_src comp="356" pin="3"/><net_sink comp="527" pin=0"/></net>

<net id="531"><net_src comp="527" pin="1"/><net_sink comp="412" pin=0"/></net>

<net id="535"><net_src comp="116" pin="3"/><net_sink comp="532" pin=0"/></net>

<net id="536"><net_src comp="532" pin="1"/><net_sink comp="103" pin=2"/></net>

<net id="540"><net_src comp="84" pin="2"/><net_sink comp="537" pin=0"/></net>

<net id="541"><net_src comp="537" pin="1"/><net_sink comp="185" pin=2"/></net>

<net id="545"><net_src comp="103" pin="3"/><net_sink comp="542" pin=0"/></net>

<net id="546"><net_src comp="542" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="550"><net_src comp="371" pin="2"/><net_sink comp="547" pin=0"/></net>

<net id="551"><net_src comp="547" pin="1"/><net_sink comp="438" pin=0"/></net>

<net id="552"><net_src comp="547" pin="1"/><net_sink comp="446" pin=0"/></net>

<net id="556"><net_src comp="130" pin="3"/><net_sink comp="553" pin=0"/></net>

<net id="557"><net_src comp="553" pin="1"/><net_sink comp="103" pin=0"/></net>

<net id="561"><net_src comp="136" pin="3"/><net_sink comp="558" pin=0"/></net>

<net id="562"><net_src comp="558" pin="1"/><net_sink comp="103" pin=2"/></net>

<net id="566"><net_src comp="84" pin="2"/><net_sink comp="563" pin=0"/></net>

<net id="567"><net_src comp="563" pin="1"/><net_sink comp="195" pin=2"/></net>

<net id="571"><net_src comp="103" pin="3"/><net_sink comp="568" pin=0"/></net>

<net id="572"><net_src comp="568" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="576"><net_src comp="103" pin="7"/><net_sink comp="573" pin=0"/></net>

<net id="577"><net_src comp="573" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="581"><net_src comp="144" pin="3"/><net_sink comp="578" pin=0"/></net>

<net id="582"><net_src comp="578" pin="1"/><net_sink comp="103" pin=2"/></net>

<net id="583"><net_src comp="578" pin="1"/><net_sink comp="103" pin=0"/></net>

<net id="587"><net_src comp="150" pin="3"/><net_sink comp="584" pin=0"/></net>

<net id="588"><net_src comp="584" pin="1"/><net_sink comp="103" pin=0"/></net>

<net id="589"><net_src comp="584" pin="1"/><net_sink comp="103" pin=2"/></net>

<net id="593"><net_src comp="84" pin="2"/><net_sink comp="590" pin=0"/></net>

<net id="594"><net_src comp="590" pin="1"/><net_sink comp="205" pin=2"/></net>

<net id="598"><net_src comp="103" pin="3"/><net_sink comp="595" pin=0"/></net>

<net id="599"><net_src comp="595" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="603"><net_src comp="103" pin="7"/><net_sink comp="600" pin=0"/></net>

<net id="604"><net_src comp="600" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="608"><net_src comp="84" pin="2"/><net_sink comp="605" pin=0"/></net>

<net id="609"><net_src comp="605" pin="1"/><net_sink comp="215" pin=2"/></net>

<net id="613"><net_src comp="103" pin="7"/><net_sink comp="610" pin=0"/></net>

<net id="614"><net_src comp="610" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="618"><net_src comp="103" pin="3"/><net_sink comp="615" pin=0"/></net>

<net id="619"><net_src comp="615" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="623"><net_src comp="84" pin="2"/><net_sink comp="620" pin=0"/></net>

<net id="624"><net_src comp="620" pin="1"/><net_sink comp="225" pin=2"/></net>

<net id="628"><net_src comp="84" pin="2"/><net_sink comp="625" pin=0"/></net>

<net id="629"><net_src comp="625" pin="1"/><net_sink comp="235" pin=2"/></net>

<net id="633"><net_src comp="165" pin="3"/><net_sink comp="630" pin=0"/></net>

<net id="634"><net_src comp="630" pin="1"/><net_sink comp="103" pin=2"/></net>

<net id="638"><net_src comp="103" pin="7"/><net_sink comp="635" pin=0"/></net>

<net id="639"><net_src comp="635" pin="1"/><net_sink comp="90" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: upsamp5_out | {9 10 11 12 13 14 15 16 }
 - Input state : 
	Port: upsamp5 : conv5_out | {2 3 4 5 6 7 8 9 }
  - Chain level:
	State 1
		store_ln76 : 1
		store_ln76 : 1
		store_ln76 : 1
		indvar_flatten_load : 1
		icmp_ln76 : 2
		add_ln76 : 2
		br_ln76 : 3
		cona_col_load : 1
		cona_row_load : 1
		icmp_ln77 : 2
		select_ln76 : 3
		add_ln76_2 : 2
		select_ln76_2 : 3
		trunc_ln76 : 4
		trunc_ln77 : 4
		div15_i_udiv : 4
		div15_i_udiv_cast_cast : 4
		empty : 5
		br_ln80 : 5
	State 2
		upsam_buf_addr : 1
		store_ln82 : 2
		upsam_buf_load : 2
	State 3
		zext_ln84_16 : 1
		upsam_buf_addr_17 : 2
		zext_ln84_17 : 1
		upsam_buf_addr_18 : 2
		store_ln82 : 3
		upsam_buf_load_16 : 3
		upsam_buf_load_17 : 3
	State 4
		zext_ln84_18 : 1
		upsam_buf_addr_19 : 2
		zext_ln84_19_cast : 1
		zext_ln84_19 : 2
		upsam_buf_addr_20 : 3
		upsam_buf_load_18 : 3
		upsam_buf_load_19 : 4
	State 5
		add_ln84 : 1
		zext_ln84_20 : 2
		upsam_buf_addr_21 : 3
		zext_ln84_21 : 1
		upsam_buf_addr_22 : 2
		upsam_buf_load_20 : 4
		upsam_buf_load_21 : 3
	State 6
	State 7
	State 8
		store_ln77 : 1
	State 9
		zext_ln82 : 1
		upsam_buf_addr_23 : 2
		store_ln82 : 3
		write_ln84 : 1
	State 10
		write_ln84 : 1
		zext_ln84_22 : 1
		upsam_buf_addr_24 : 2
		upsam_buf_load_22 : 3
	State 11
		write_ln84 : 1
	State 12
		write_ln84 : 1
	State 13
		write_ln84 : 1
	State 14
		write_ln84 : 1
	State 15
		write_ln84 : 1
	State 16


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|
| Operation|        Functional Unit        |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|
|          |        add_ln76_fu_266        |    0    |    14   |
|    add   |       add_ln76_2_fu_292       |    0    |    13   |
|          |        add_ln84_fu_401        |    0    |    14   |
|          |       cona_col_2_fu_420       |    0    |    13   |
|----------|-------------------------------|---------|---------|
|   icmp   |        icmp_ln76_fu_260       |    0    |    14   |
|          |        icmp_ln77_fu_278       |    0    |    13   |
|----------|-------------------------------|---------|---------|
|  select  |       select_ln76_fu_284      |    0    |    5    |
|          |      select_ln76_2_fu_298     |    0    |    5    |
|----------|-------------------------------|---------|---------|
|    xor   |        xor_ln84_fu_371        |    0    |    4    |
|----------|-------------------------------|---------|---------|
|    or    |          empty_fu_334         |    0    |    2    |
|----------|-------------------------------|---------|---------|
|   read   |         grp_read_fu_84        |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   write  |        grp_write_fu_90        |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   trunc  |       trunc_ln76_fu_306       |    0    |    0    |
|          |       trunc_ln77_fu_310       |    0    |    0    |
|----------|-------------------------------|---------|---------|
|partselect|      div15_i_udiv_fu_314      |    0    |    0    |
|          | div15_i_udiv_cast_cast_fu_324 |    0    |    0    |
|----------|-------------------------------|---------|---------|
|          |        zext_ln84_fu_340       |    0    |    0    |
|          |      zext_ln84_16_fu_351      |    0    |    0    |
|          |      zext_ln84_17_fu_363      |    0    |    0    |
|          |    div15_i_udiv_cast_fu_368   |    0    |    0    |
|          |      zext_ln84_18_fu_380      |    0    |    0    |
|   zext   |      zext_ln84_19_fu_393      |    0    |    0    |
|          |   div15_i_udiv_cast1_fu_398   |    0    |    0    |
|          |      zext_ln84_20_fu_407      |    0    |    0    |
|          |      zext_ln84_21_fu_415      |    0    |    0    |
|          |        zext_ln82_fu_441       |    0    |    0    |
|          |      zext_ln84_22_fu_449      |    0    |    0    |
|----------|-------------------------------|---------|---------|
|          |    zext_ln84_16_cast_fu_344   |    0    |    0    |
|bitconcatenate|    zext_ln84_17_cast_fu_356   |    0    |    0    |
|          |    zext_ln84_19_cast_fu_385   |    0    |    0    |
|----------|-------------------------------|---------|---------|
|          |        sext_ln84_fu_376       |    0    |    0    |
|   sext   |       sext_ln84_4_fu_412      |    0    |    0    |
|          |        sext_ln82_fu_438       |    0    |    0    |
|          |       sext_ln84_5_fu_446      |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   Total  |                               |    0    |    97   |
|----------|-------------------------------|---------|---------|

Memories:
+----------+--------+--------+--------+--------+
|          |  BRAM  |   FF   |   LUT  |  URAM  |
+----------+--------+--------+--------+--------+
|upsam_buf5|    3   |    0   |    0   |    0   |
+----------+--------+--------+--------+--------+
|   Total  |    3   |    0   |    0   |    0   |
+----------+--------+--------+--------+--------+

* Register list:
+--------------------------------------------+--------+
|                                            |   FF   |
+--------------------------------------------+--------+
|              add_ln76_reg_479              |    9   |
| arrayidx18_0_0_0_load_i571115212735_reg_172|   40   |
|arrayidx18_0_0_0_load_i_181016202834_reg_182|   40   |
| arrayidx18_0_0_0_load_i_21214222636_reg_192|   40   |
|  arrayidx18_0_0_0_load_i_317192933_reg_202 |   40   |
|   arrayidx18_0_0_0_load_i_4232537_reg_212  |   40   |
|    arrayidx18_0_0_0_load_i_53032_reg_222   |   40   |
|     arrayidx18_0_0_0_load_i_638_reg_232    |   40   |
|              cona_col_reg_454              |    5   |
|              cona_row_reg_461              |    5   |
|          conv5_out_read_1_reg_537          |   40   |
|          conv5_out_read_2_reg_563          |   40   |
|          conv5_out_read_3_reg_590          |   40   |
|          conv5_out_read_4_reg_605          |   40   |
|          conv5_out_read_5_reg_620          |   40   |
|          conv5_out_read_6_reg_625          |   40   |
|           conv5_out_read_reg_517           |   40   |
|       div15_i_udiv_cast_cast_reg_503       |    3   |
|            div15_i_udiv_reg_494            |    4   |
|                empty_reg_508               |    1   |
|              icmp_ln76_reg_475             |    1   |
|           indvar_flatten_reg_468           |    9   |
|            select_ln76_2_reg_489           |    5   |
|             select_ln76_reg_484            |    5   |
|          upsam_buf_addr_17_reg_522         |    6   |
|          upsam_buf_addr_18_reg_532         |    6   |
|          upsam_buf_addr_19_reg_553         |    6   |
|          upsam_buf_addr_20_reg_558         |    6   |
|          upsam_buf_addr_21_reg_578         |    6   |
|          upsam_buf_addr_22_reg_584         |    6   |
|          upsam_buf_addr_24_reg_630         |    6   |
|           upsam_buf_addr_reg_512           |    6   |
|          upsam_buf_load_16_reg_568         |   40   |
|          upsam_buf_load_17_reg_573         |   40   |
|          upsam_buf_load_18_reg_595         |   40   |
|          upsam_buf_load_19_reg_600         |   40   |
|          upsam_buf_load_20_reg_610         |   40   |
|          upsam_buf_load_21_reg_615         |   40   |
|          upsam_buf_load_22_reg_635         |   40   |
|           upsam_buf_load_reg_542           |   40   |
|              xor_ln84_reg_547              |    4   |
|          zext_ln84_17_cast_reg_527         |    5   |
+--------------------------------------------+--------+
|                    Total                   |   984  |
+--------------------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_write_fu_90  |  p2  |   8  |  40  |   320  ||    42   |
| grp_access_fu_103 |  p0  |  10  |   6  |   60   ||    53   |
| grp_access_fu_103 |  p2  |  10  |   0  |    0   ||    53   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   380  ||  7.3886 ||   148   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    -   |    0   |   97   |    -   |
|   Memory  |    3   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    7   |    -   |   148  |    -   |
|  Register |    -   |    -   |   984  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    3   |    7   |   984  |   245  |    0   |
+-----------+--------+--------+--------+--------+--------+
