.TH "CONTROL_Type" 3 "Sun Apr 16 2017" "STM32_CMSIS" \" -*- nroff -*-
.ad l
.nh
.SH NAME
CONTROL_Type \- Union type to access the Control Registers (CONTROL)\&.  

.SH SYNOPSIS
.br
.PP
.PP
\fC#include <core_cm0\&.h>\fP
.SS "Public Attributes"

.in +1c
.ti -1c
.RI "struct {"
.br
.ti -1c
.RI "   uint32_t \fB_reserved0\fP:1"
.br
.ti -1c
.RI "   uint32_t \fBSPSEL\fP:1"
.br
.ti -1c
.RI "   uint32_t \fB_reserved1\fP:30"
.br
.ti -1c
.RI "} \fBb\fP"
.br
.ti -1c
.RI "uint32_t \fBw\fP"
.br
.ti -1c
.RI "struct {"
.br
.ti -1c
.RI "   uint32_t \fBnPRIV\fP:1"
.br
.ti -1c
.RI "   uint32_t \fBSPSEL\fP:1"
.br
.ti -1c
.RI "   uint32_t \fB_reserved1\fP:30"
.br
.ti -1c
.RI "} \fBb\fP"
.br
.ti -1c
.RI "struct {"
.br
.ti -1c
.RI "   uint32_t \fBnPRIV\fP:1"
.br
.ti -1c
.RI "   uint32_t \fBSPSEL\fP:1"
.br
.ti -1c
.RI "   uint32_t \fB_reserved1\fP:30"
.br
.ti -1c
.RI "} \fBb\fP"
.br
.ti -1c
.RI "struct {"
.br
.ti -1c
.RI "   uint32_t \fBnPRIV\fP:1"
.br
.ti -1c
.RI "   uint32_t \fBSPSEL\fP:1"
.br
.ti -1c
.RI "   uint32_t \fBFPCA\fP:1"
.br
.ti -1c
.RI "   uint32_t \fB_reserved0\fP:29"
.br
.ti -1c
.RI "} \fBb\fP"
.br
.ti -1c
.RI "struct {"
.br
.ti -1c
.RI "   uint32_t \fBnPRIV\fP:1"
.br
.ti -1c
.RI "   uint32_t \fBSPSEL\fP:1"
.br
.ti -1c
.RI "   uint32_t \fBFPCA\fP:1"
.br
.ti -1c
.RI "   uint32_t \fB_reserved0\fP:29"
.br
.ti -1c
.RI "} \fBb\fP"
.br
.ti -1c
.RI "struct {"
.br
.ti -1c
.RI "   uint32_t \fB_reserved0\fP:1"
.br
.ti -1c
.RI "   uint32_t \fBSPSEL\fP:1"
.br
.ti -1c
.RI "   uint32_t \fB_reserved1\fP:30"
.br
.ti -1c
.RI "} \fBb\fP"
.br
.ti -1c
.RI "struct {"
.br
.ti -1c
.RI "   uint32_t \fBnPRIV\fP:1"
.br
.ti -1c
.RI "   uint32_t \fBSPSEL\fP:1"
.br
.ti -1c
.RI "   uint32_t \fB_reserved1\fP:30"
.br
.ti -1c
.RI "} \fBb\fP"
.br
.in -1c
.SH "Detailed Description"
.PP 
Union type to access the Control Registers (CONTROL)\&. 
.PP
Definition at line 342 of file core_cm0\&.h\&.
.SH "Member Data Documentation"
.PP 
.SS "uint32_t CONTROL_Type::_reserved0"
bit: 0 Reserved
.PP
bit: 3\&.\&.31 Reserved 
.PP
Definition at line 346 of file core_cm0\&.h\&.
.SS "uint32_t CONTROL_Type::_reserved1"
bit: 2\&.\&.31 Reserved 
.PP
Definition at line 348 of file core_cm0\&.h\&.
.SS "struct { \&.\&.\&. }   CONTROL_Type::b"
Structure used for bit access 
.SS "struct { \&.\&.\&. }   CONTROL_Type::b"
Structure used for bit access 
.SS "struct { \&.\&.\&. }   CONTROL_Type::b"
Structure used for bit access 
.SS "struct { \&.\&.\&. }   CONTROL_Type::b"
Structure used for bit access 
.SS "struct { \&.\&.\&. }   CONTROL_Type::b"
Structure used for bit access 
.SS "struct { \&.\&.\&. }   CONTROL_Type::b"
Structure used for bit access 
.SS "struct { \&.\&.\&. }   CONTROL_Type::b"
Structure used for bit access 
.SS "uint32_t CONTROL_Type::FPCA"
bit: 2 FP extension active flag 
.PP
Definition at line 430 of file core_cm4\&.h\&.
.SS "uint32_t CONTROL_Type::nPRIV"
bit: 0 Execution privilege in Thread mode 
.PP
Definition at line 357 of file core_cm0plus\&.h\&.
.SS "uint32_t CONTROL_Type::SPSEL"
bit: 1 Stack to be used 
.PP
Definition at line 347 of file core_cm0\&.h\&.
.SS "uint32_t CONTROL_Type::w"
Type used for word access 
.PP
Definition at line 350 of file core_cm0\&.h\&.

.SH "Author"
.PP 
Generated automatically by Doxygen for STM32_CMSIS from the source code\&.
