Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.1 (win64) Build 1846317 Fri Apr 14 18:55:03 MDT 2017
| Date         : Sat Dec 16 19:06:27 2017
| Host         : LAPTOP-QH5RPP8J running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file MIPS_CPU_control_sets_placed.rpt
| Design       : MIPS_CPU
| Device       : xc7a100t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    30 |
| Unused register locations in slices containing registers |    66 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             369 |          149 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             298 |          159 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             579 |          269 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-------------------------------------------+--------------------------------+-------------------------------------+------------------+----------------+
|                Clock Signal               |          Enable Signal         |           Set/Reset Signal          | Slice Load Count | Bel Load Count |
+-------------------------------------------+--------------------------------+-------------------------------------+------------------+----------------+
|  MEM_CONTROLL_0/inst_pause_o_reg_i_2_n_10 |                                | touch_btn_IBUF_BUFG[5]              |                1 |              1 |
|  MEM_CONTROLL_0/mem_pause_o_reg_i_2_n_10  |                                | touch_btn_IBUF_BUFG[5]              |                1 |              1 |
|  touch_btn_IBUF_BUFG[4]                   |                                |                                     |                1 |              1 |
|  MEM_CONTROLL_0/state_reg[1]_i_2_n_10     |                                |                                     |                1 |              2 |
| ~MEM_CONTROLL_0/ram1_oe_n_o_OBUF          |                                |                                     |                9 |             20 |
| ~MEM_CONTROLL_0/ram2_oe_n_o_OBUF          |                                |                                     |                8 |             20 |
|  MEM_CONTROLL_0/ram1_addr_o[0][0]         |                                |                                     |                5 |             20 |
|  MEM_CONTROLL_0/inst_o_reg[0]_0[0]        |                                |                                     |               12 |             32 |
|  MEM_CONTROLL_0/inst_o_reg[0]_1[0]        |                                |                                     |               10 |             32 |
|  MEM_CONTROLL_0/inst_o_reg[0]_2[0]        |                                |                                     |               11 |             32 |
|  IF_to_ID_0/operand_2_o_reg[31]_1[0]      |                                |                                     |               14 |             32 |
| ~n_2_2650_BUFG                            |                                | touch_btn_IBUF_BUFG[5]              |               17 |             32 |
|  n_5_2467_BUFG                            |                                | touch_btn_IBUF_BUFG[5]              |               16 |             32 |
|  n_6_229_BUFG                             |                                | touch_btn_IBUF_BUFG[5]              |               10 |             32 |
|  n_7_779_BUFG                             |                                | touch_btn_IBUF_BUFG[5]              |               20 |             32 |
|  n_8_2395_BUFG                            |                                | touch_btn_IBUF_BUFG[5]              |               15 |             32 |
|  n_9_2837_BUFG                            |                                |                                     |               16 |             32 |
|  touch_btn_IBUF_BUFG[4]                   | MEM_CONTROLL_0/pc_o_reg[31][0] | PC_0/clear                          |                9 |             32 |
| ~touch_btn_IBUF_BUFG[5]                   |                                |                                     |               12 |             32 |
|  n_3_2632_BUFG                            |                                |                                     |               15 |             33 |
|  n_4_2639_BUFG                            |                                |                                     |               14 |             33 |
|  n_1_2789_BUFG                            |                                |                                     |               21 |             48 |
|  touch_btn_IBUF_BUFG[4]                   | MEM_CONTROLL_0/pc_o_reg[31][0] | touch_btn_IBUF_BUFG[5]              |               26 |             64 |
|  touch_btn_IBUF_BUFG[4]                   | MEM_to_WB_0/hilo_en_to_hilo    | touch_btn_IBUF_BUFG[5]              |               31 |             64 |
|  touch_btn_IBUF_BUFG[4]                   |                                | touch_btn_IBUF_BUFG[5]              |               52 |             66 |
|  n_0_2465_BUFG                            |                                | MEM_CONTROLL_0/ce_o_reg_i_2_n_10    |               27 |             70 |
|  touch_btn_IBUF_BUFG[4]                   | MEM_to_WB_0/p_0_in             |                                     |               12 |             96 |
|  touch_btn_IBUF_BUFG[4]                   | MEM_CONTROLL_0/lo_o_reg[0][0]  | MEM_CONTROLL_0/hilo_en_o_reg[0]     |               48 |            103 |
|  touch_btn_IBUF_BUFG[4]                   | MEM_CONTROLL_0/pc_o_reg[31][0] | MEM_CONTROLL_0/reg_wt_addr_o_reg[0] |               59 |            144 |
|  touch_btn_IBUF_BUFG[4]                   | ID_to_EX_0/E[0]                | MEM_CONTROLL_0/SR[0]                |               96 |            172 |
+-------------------------------------------+--------------------------------+-------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     3 |
| 2      |                     1 |
| 16+    |                    26 |
+--------+-----------------------+


