// Seed: 181244671
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  output id_11;
  input id_10;
  input id_9;
  output id_8;
  output id_7;
  output id_6;
  output id_5;
  inout id_4;
  input id_3;
  output id_2;
  input id_1;
  always @((~id_10) or(1'b0)) begin
    if (id_3 && 1) begin
      id_5 <= id_3;
    end
  end
  assign id_2  = 1'b0 - 1;
  assign id_11 = id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  inout id_3;
  output id_2;
  output id_1;
  logic id_11;
  assign id_5 = 1'h0;
endmodule
