vendor_name = ModelSim
source_file = 1, D:/Downsampling/Verilog_Design/Test/Rukshan/Uart_data_Writer/Data_Writer.v
source_file = 1, D:/Downsampling/Verilog_Design/Test/Rukshan/Uart_data_Writer/db/Data_Writer.cbx.xml
design_name = Data_Writer
instance = comp, \Wen~output , Wen~output, Data_Writer, 1
instance = comp, \Addr[0]~output , Addr[0]~output, Data_Writer, 1
instance = comp, \Addr[1]~output , Addr[1]~output, Data_Writer, 1
instance = comp, \Addr[2]~output , Addr[2]~output, Data_Writer, 1
instance = comp, \Addr[3]~output , Addr[3]~output, Data_Writer, 1
instance = comp, \Addr[4]~output , Addr[4]~output, Data_Writer, 1
instance = comp, \Addr[5]~output , Addr[5]~output, Data_Writer, 1
instance = comp, \Addr[6]~output , Addr[6]~output, Data_Writer, 1
instance = comp, \Addr[7]~output , Addr[7]~output, Data_Writer, 1
instance = comp, \Addr[8]~output , Addr[8]~output, Data_Writer, 1
instance = comp, \Addr[9]~output , Addr[9]~output, Data_Writer, 1
instance = comp, \Addr[10]~output , Addr[10]~output, Data_Writer, 1
instance = comp, \Addr[11]~output , Addr[11]~output, Data_Writer, 1
instance = comp, \Addr[12]~output , Addr[12]~output, Data_Writer, 1
instance = comp, \Addr[13]~output , Addr[13]~output, Data_Writer, 1
instance = comp, \Addr[14]~output , Addr[14]~output, Data_Writer, 1
instance = comp, \Addr[15]~output , Addr[15]~output, Data_Writer, 1
instance = comp, \Dout[0]~output , Dout[0]~output, Data_Writer, 1
instance = comp, \Dout[1]~output , Dout[1]~output, Data_Writer, 1
instance = comp, \Dout[2]~output , Dout[2]~output, Data_Writer, 1
instance = comp, \Dout[3]~output , Dout[3]~output, Data_Writer, 1
instance = comp, \Dout[4]~output , Dout[4]~output, Data_Writer, 1
instance = comp, \Dout[5]~output , Dout[5]~output, Data_Writer, 1
instance = comp, \Dout[6]~output , Dout[6]~output, Data_Writer, 1
instance = comp, \Dout[7]~output , Dout[7]~output, Data_Writer, 1
instance = comp, \fin~output , fin~output, Data_Writer, 1
instance = comp, \clk~input , clk~input, Data_Writer, 1
instance = comp, \clk~inputclkctrl , clk~inputclkctrl, Data_Writer, 1
instance = comp, \Rx_tick~input , Rx_tick~input, Data_Writer, 1
instance = comp, \Addr~0 , Addr~0, Data_Writer, 1
instance = comp, \Add0~0 , Add0~0, Data_Writer, 1
instance = comp, \Selector28~0 , Selector28~0, Data_Writer, 1
instance = comp, \Addr[0]~reg0 , Addr[0]~reg0, Data_Writer, 1
instance = comp, \Add0~2 , Add0~2, Data_Writer, 1
instance = comp, \Selector27~0 , Selector27~0, Data_Writer, 1
instance = comp, \Addr[1]~reg0 , Addr[1]~reg0, Data_Writer, 1
instance = comp, \Add0~4 , Add0~4, Data_Writer, 1
instance = comp, \Selector26~0 , Selector26~0, Data_Writer, 1
instance = comp, \Addr[2]~reg0 , Addr[2]~reg0, Data_Writer, 1
instance = comp, \Add0~6 , Add0~6, Data_Writer, 1
instance = comp, \Selector25~0 , Selector25~0, Data_Writer, 1
instance = comp, \Addr[3]~reg0 , Addr[3]~reg0, Data_Writer, 1
instance = comp, \Equal0~0 , Equal0~0, Data_Writer, 1
instance = comp, \Add0~8 , Add0~8, Data_Writer, 1
instance = comp, \Selector24~0 , Selector24~0, Data_Writer, 1
instance = comp, \Addr[4]~reg0 , Addr[4]~reg0, Data_Writer, 1
instance = comp, \Add0~10 , Add0~10, Data_Writer, 1
instance = comp, \Selector23~0 , Selector23~0, Data_Writer, 1
instance = comp, \Addr[5]~reg0 , Addr[5]~reg0, Data_Writer, 1
instance = comp, \Add0~12 , Add0~12, Data_Writer, 1
instance = comp, \Selector22~0 , Selector22~0, Data_Writer, 1
instance = comp, \Addr[6]~reg0 , Addr[6]~reg0, Data_Writer, 1
instance = comp, \Add0~14 , Add0~14, Data_Writer, 1
instance = comp, \Selector21~0 , Selector21~0, Data_Writer, 1
instance = comp, \Addr[7]~reg0 , Addr[7]~reg0, Data_Writer, 1
instance = comp, \Equal0~1 , Equal0~1, Data_Writer, 1
instance = comp, \Add0~16 , Add0~16, Data_Writer, 1
instance = comp, \Selector20~0 , Selector20~0, Data_Writer, 1
instance = comp, \Addr[8]~reg0 , Addr[8]~reg0, Data_Writer, 1
instance = comp, \Add0~18 , Add0~18, Data_Writer, 1
instance = comp, \Selector19~0 , Selector19~0, Data_Writer, 1
instance = comp, \Addr[9]~reg0 , Addr[9]~reg0, Data_Writer, 1
instance = comp, \Add0~20 , Add0~20, Data_Writer, 1
instance = comp, \Selector18~0 , Selector18~0, Data_Writer, 1
instance = comp, \Addr[10]~reg0 , Addr[10]~reg0, Data_Writer, 1
instance = comp, \Add0~22 , Add0~22, Data_Writer, 1
instance = comp, \Selector17~0 , Selector17~0, Data_Writer, 1
instance = comp, \Addr[11]~reg0 , Addr[11]~reg0, Data_Writer, 1
instance = comp, \Add0~24 , Add0~24, Data_Writer, 1
instance = comp, \Selector16~0 , Selector16~0, Data_Writer, 1
instance = comp, \Addr[12]~reg0 , Addr[12]~reg0, Data_Writer, 1
instance = comp, \Add0~26 , Add0~26, Data_Writer, 1
instance = comp, \Selector15~0 , Selector15~0, Data_Writer, 1
instance = comp, \Addr[13]~reg0 , Addr[13]~reg0, Data_Writer, 1
instance = comp, \Add0~28 , Add0~28, Data_Writer, 1
instance = comp, \Selector14~0 , Selector14~0, Data_Writer, 1
instance = comp, \Addr[14]~reg0 , Addr[14]~reg0, Data_Writer, 1
instance = comp, \Add0~30 , Add0~30, Data_Writer, 1
instance = comp, \Selector13~0 , Selector13~0, Data_Writer, 1
instance = comp, \Addr[15]~reg0 , Addr[15]~reg0, Data_Writer, 1
instance = comp, \Equal0~3 , Equal0~3, Data_Writer, 1
instance = comp, \Equal0~2 , Equal0~2, Data_Writer, 1
instance = comp, \Equal0~4 , Equal0~4, Data_Writer, 1
instance = comp, \Selector11~0 , Selector11~0, Data_Writer, 1
instance = comp, \STATE.STORING , STATE.STORING, Data_Writer, 1
instance = comp, \Selector12~0 , Selector12~0, Data_Writer, 1
instance = comp, \STATE.DONE , STATE.DONE, Data_Writer, 1
instance = comp, \Selector10~0 , Selector10~0, Data_Writer, 1
instance = comp, \STATE.00 , STATE.00, Data_Writer, 1
instance = comp, \Wen~0 , Wen~0, Data_Writer, 1
instance = comp, \Selector1~0 , Selector1~0, Data_Writer, 1
instance = comp, \Wen~reg0 , Wen~reg0, Data_Writer, 1
instance = comp, \Din[0]~input , Din[0]~input, Data_Writer, 1
instance = comp, \Dout[0]~reg0feeder , Dout[0]~reg0feeder, Data_Writer, 1
instance = comp, \Dout[0]~0 , Dout[0]~0, Data_Writer, 1
instance = comp, \Dout[0]~reg0 , Dout[0]~reg0, Data_Writer, 1
instance = comp, \Din[1]~input , Din[1]~input, Data_Writer, 1
instance = comp, \Dout[1]~reg0feeder , Dout[1]~reg0feeder, Data_Writer, 1
instance = comp, \Dout[1]~reg0 , Dout[1]~reg0, Data_Writer, 1
instance = comp, \Din[2]~input , Din[2]~input, Data_Writer, 1
instance = comp, \Dout[2]~reg0feeder , Dout[2]~reg0feeder, Data_Writer, 1
instance = comp, \Dout[2]~reg0 , Dout[2]~reg0, Data_Writer, 1
instance = comp, \Din[3]~input , Din[3]~input, Data_Writer, 1
instance = comp, \Dout[3]~reg0feeder , Dout[3]~reg0feeder, Data_Writer, 1
instance = comp, \Dout[3]~reg0 , Dout[3]~reg0, Data_Writer, 1
instance = comp, \Din[4]~input , Din[4]~input, Data_Writer, 1
instance = comp, \Dout[4]~reg0feeder , Dout[4]~reg0feeder, Data_Writer, 1
instance = comp, \Dout[4]~reg0 , Dout[4]~reg0, Data_Writer, 1
instance = comp, \Din[5]~input , Din[5]~input, Data_Writer, 1
instance = comp, \Dout[5]~reg0feeder , Dout[5]~reg0feeder, Data_Writer, 1
instance = comp, \Dout[5]~reg0 , Dout[5]~reg0, Data_Writer, 1
instance = comp, \Din[6]~input , Din[6]~input, Data_Writer, 1
instance = comp, \Dout[6]~reg0feeder , Dout[6]~reg0feeder, Data_Writer, 1
instance = comp, \Dout[6]~reg0 , Dout[6]~reg0, Data_Writer, 1
instance = comp, \Din[7]~input , Din[7]~input, Data_Writer, 1
instance = comp, \Dout[7]~reg0feeder , Dout[7]~reg0feeder, Data_Writer, 1
instance = comp, \Dout[7]~reg0 , Dout[7]~reg0, Data_Writer, 1
instance = comp, \Selector0~0 , Selector0~0, Data_Writer, 1
instance = comp, \fin~reg0 , fin~reg0, Data_Writer, 1
