<stg><name>mm2_Pipeline_VITIS_LOOP_65_4_VITIS_LOOP_67_5</name>


<trans_list>

<trans id="584" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="552" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="553" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="554" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="555" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="556" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="557" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="558" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="559" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="560" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="561" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="562" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="563" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="564" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="565" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="566" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="567" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="568" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="569" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="570" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="571" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="572" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="573" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="574" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="575" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="576" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="577" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="578" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="579" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="580" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="581" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="5" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %indvars_iv11 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvars_iv11"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="5" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %indvars_iv15 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvars_iv15"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="9" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %indvar_flatten330 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten330"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:3 %C_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %C

]]></Node>
<StgValue><ssdm name="C_read"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:4 %p_cast86_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_cast86

]]></Node>
<StgValue><ssdm name="p_cast86_read"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:5 %D_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %D

]]></Node>
<StgValue><ssdm name="D_read"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="45" op_0_bw="32">
<![CDATA[
newFuncRoot:6 %p_cast86_cast = zext i32 %p_cast86_read

]]></Node>
<StgValue><ssdm name="p_cast86_cast"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:7 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty_1, i32 0, i32 0, void @empty_2, i32 0, i32 256, void @empty_3, void @empty_4, void @empty_2, i32 16, i32 16, i32 16, i32 16, void @empty_2, void @empty_2, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="9" op_1_bw="9">
<![CDATA[
newFuncRoot:8 %store_ln0 = store i9 0, i9 %indvar_flatten330

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
newFuncRoot:9 %store_ln0 = store i5 0, i5 %indvars_iv15

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
newFuncRoot:10 %store_ln0 = store i5 0, i5 %indvars_iv11

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:11 %br_ln0 = br void %VITIS_LOOP_70_6

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
VITIS_LOOP_70_6:0 %indvars_iv15_load = load i5 %indvars_iv15

]]></Node>
<StgValue><ssdm name="indvars_iv15_load"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
VITIS_LOOP_70_6:1 %indvar_flatten330_load = load i9 %indvar_flatten330

]]></Node>
<StgValue><ssdm name="indvar_flatten330_load"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
VITIS_LOOP_70_6:2 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="4" op_0_bw="5">
<![CDATA[
VITIS_LOOP_70_6:3 %empty = trunc i5 %indvars_iv15_load

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
VITIS_LOOP_70_6:4 %tmp_s = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %empty, i4 0

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
VITIS_LOOP_70_6:5 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
VITIS_LOOP_70_6:6 %exitcond_flatten332 = icmp_eq  i9 %indvar_flatten330_load, i9 256

]]></Node>
<StgValue><ssdm name="exitcond_flatten332"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
VITIS_LOOP_70_6:7 %indvar_flatten_next331 = add i9 %indvar_flatten330_load, i9 1

]]></Node>
<StgValue><ssdm name="indvar_flatten_next331"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_70_6:8 %br_ln0 = br i1 %exitcond_flatten332, void %for.inc72, void %for.end74.exitStub

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
for.inc72:0 %indvars_iv11_load = load i5 %indvars_iv11

]]></Node>
<StgValue><ssdm name="indvars_iv11_load"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc72:3 %exitcond142434 = icmp_eq  i5 %indvars_iv11_load, i5 16

]]></Node>
<StgValue><ssdm name="exitcond142434"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
for.inc72:4 %indvars_iv11_mid2 = select i1 %exitcond142434, i5 0, i5 %indvars_iv11_load

]]></Node>
<StgValue><ssdm name="indvars_iv11_mid2"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc72:5 %indvars_iv_next16_dup414 = add i5 %indvars_iv15_load, i5 1

]]></Node>
<StgValue><ssdm name="indvars_iv_next16_dup414"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="4" op_0_bw="5">
<![CDATA[
for.inc72:6 %empty_23 = trunc i5 %indvars_iv_next16_dup414

]]></Node>
<StgValue><ssdm name="empty_23"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.inc72:7 %indvars_iv15_cast_mid2 = select i1 %exitcond142434, i4 %empty_23, i4 %empty

]]></Node>
<StgValue><ssdm name="indvars_iv15_cast_mid2"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.inc72:8 %p_mid = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %empty_23, i4 0

]]></Node>
<StgValue><ssdm name="p_mid"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc72:9 %empty_24 = select i1 %exitcond142434, i8 %p_mid, i8 %tmp_s

]]></Node>
<StgValue><ssdm name="empty_24"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="64" op_0_bw="8">
<![CDATA[
for.inc72:10 %p_cast90_mid2_v = zext i8 %empty_24

]]></Node>
<StgValue><ssdm name="p_cast90_mid2_v"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc72:11 %tmp_addr = getelementptr i32 %tmp, i64 0, i64 %p_cast90_mid2_v

]]></Node>
<StgValue><ssdm name="tmp_addr"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="8">
<![CDATA[
for.inc72:12 %empty_25 = load i8 %tmp_addr

]]></Node>
<StgValue><ssdm name="empty_25"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc72:14 %empty_26 = or i8 %empty_24, i8 1

]]></Node>
<StgValue><ssdm name="empty_26"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="64" op_0_bw="8">
<![CDATA[
for.inc72:15 %p_cast95_mid2_v = zext i8 %empty_26

]]></Node>
<StgValue><ssdm name="p_cast95_mid2_v"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc72:16 %tmp_addr_1 = getelementptr i32 %tmp, i64 0, i64 %p_cast95_mid2_v

]]></Node>
<StgValue><ssdm name="tmp_addr_1"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="8">
<![CDATA[
for.inc72:17 %empty_27 = load i8 %tmp_addr_1

]]></Node>
<StgValue><ssdm name="empty_27"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="4" op_0_bw="5">
<![CDATA[
for.inc72:92 %empty_56 = trunc i5 %indvars_iv11_mid2

]]></Node>
<StgValue><ssdm name="empty_56"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="10" op_0_bw="10" op_1_bw="4" op_2_bw="4" op_3_bw="2">
<![CDATA[
for.inc72:93 %tmp_1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i4.i2, i4 %indvars_iv15_cast_mid2, i4 %empty_56, i2 0

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="64" op_0_bw="10">
<![CDATA[
for.inc72:94 %p_cast205 = zext i10 %tmp_1

]]></Node>
<StgValue><ssdm name="p_cast205"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc72:95 %empty_57 = add i64 %p_cast205, i64 %D_read

]]></Node>
<StgValue><ssdm name="empty_57"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc72:96 %p_cast = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_57, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="p_cast"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="64" op_0_bw="62">
<![CDATA[
for.inc72:97 %p_cast85_cast = sext i62 %p_cast

]]></Node>
<StgValue><ssdm name="p_cast85_cast"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc72:98 %gmem_addr = getelementptr i32 %gmem, i64 %p_cast85_cast

]]></Node>
<StgValue><ssdm name="gmem_addr"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="0" op_0_bw="9" op_1_bw="9" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc72:333 %store_ln0 = store i9 %indvar_flatten_next331, i9 %indvar_flatten330

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="515" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="0">
<![CDATA[
for.end74.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="79" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="8">
<![CDATA[
for.inc72:12 %empty_25 = load i8 %tmp_addr

]]></Node>
<StgValue><ssdm name="empty_25"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="8">
<![CDATA[
for.inc72:17 %empty_27 = load i8 %tmp_addr_1

]]></Node>
<StgValue><ssdm name="empty_27"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc72:19 %empty_28 = or i8 %empty_24, i8 2

]]></Node>
<StgValue><ssdm name="empty_28"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="8">
<![CDATA[
for.inc72:20 %p_cast100_mid2_v = zext i8 %empty_28

]]></Node>
<StgValue><ssdm name="p_cast100_mid2_v"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc72:21 %tmp_addr_2 = getelementptr i32 %tmp, i64 0, i64 %p_cast100_mid2_v

]]></Node>
<StgValue><ssdm name="tmp_addr_2"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="8">
<![CDATA[
for.inc72:22 %empty_29 = load i8 %tmp_addr_2

]]></Node>
<StgValue><ssdm name="empty_29"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc72:24 %empty_30 = or i8 %empty_24, i8 3

]]></Node>
<StgValue><ssdm name="empty_30"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="64" op_0_bw="8">
<![CDATA[
for.inc72:25 %p_cast104_mid2_v = zext i8 %empty_30

]]></Node>
<StgValue><ssdm name="p_cast104_mid2_v"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc72:26 %tmp_addr_3 = getelementptr i32 %tmp, i64 0, i64 %p_cast104_mid2_v

]]></Node>
<StgValue><ssdm name="tmp_addr_3"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="8">
<![CDATA[
for.inc72:27 %empty_31 = load i8 %tmp_addr_3

]]></Node>
<StgValue><ssdm name="empty_31"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc72:99 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="6" op_0_bw="6" op_1_bw="4" op_2_bw="2">
<![CDATA[
for.inc72:103 %tmp_2 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i4.i2, i4 %empty_56, i2 0

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="64" op_0_bw="6">
<![CDATA[
for.inc72:104 %p_cast206 = zext i6 %tmp_2

]]></Node>
<StgValue><ssdm name="p_cast206"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc72:105 %empty_59 = add i64 %p_cast206, i64 %C_read

]]></Node>
<StgValue><ssdm name="empty_59"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc72:106 %p_cast1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_59, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="p_cast1"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="64" op_0_bw="62">
<![CDATA[
for.inc72:107 %p_cast89_cast = sext i62 %p_cast1

]]></Node>
<StgValue><ssdm name="p_cast89_cast"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc72:108 %gmem_addr_1 = getelementptr i32 %gmem, i64 %p_cast89_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_1"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="96" st_id="3" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="8">
<![CDATA[
for.inc72:22 %empty_29 = load i8 %tmp_addr_2

]]></Node>
<StgValue><ssdm name="empty_29"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="8">
<![CDATA[
for.inc72:27 %empty_31 = load i8 %tmp_addr_3

]]></Node>
<StgValue><ssdm name="empty_31"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc72:29 %empty_32 = or i8 %empty_24, i8 4

]]></Node>
<StgValue><ssdm name="empty_32"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="64" op_0_bw="8">
<![CDATA[
for.inc72:30 %p_cast109_mid2_v = zext i8 %empty_32

]]></Node>
<StgValue><ssdm name="p_cast109_mid2_v"/></StgValue>
</operation>

<operation id="100" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc72:31 %tmp_addr_4 = getelementptr i32 %tmp, i64 0, i64 %p_cast109_mid2_v

]]></Node>
<StgValue><ssdm name="tmp_addr_4"/></StgValue>
</operation>

<operation id="101" st_id="3" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="8">
<![CDATA[
for.inc72:32 %empty_33 = load i8 %tmp_addr_4

]]></Node>
<StgValue><ssdm name="empty_33"/></StgValue>
</operation>

<operation id="102" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc72:34 %empty_34 = or i8 %empty_24, i8 5

]]></Node>
<StgValue><ssdm name="empty_34"/></StgValue>
</operation>

<operation id="103" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="64" op_0_bw="8">
<![CDATA[
for.inc72:35 %p_cast113_mid2_v = zext i8 %empty_34

]]></Node>
<StgValue><ssdm name="p_cast113_mid2_v"/></StgValue>
</operation>

<operation id="104" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc72:36 %tmp_addr_5 = getelementptr i32 %tmp, i64 0, i64 %p_cast113_mid2_v

]]></Node>
<StgValue><ssdm name="tmp_addr_5"/></StgValue>
</operation>

<operation id="105" st_id="3" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="8">
<![CDATA[
for.inc72:37 %empty_35 = load i8 %tmp_addr_5

]]></Node>
<StgValue><ssdm name="empty_35"/></StgValue>
</operation>

<operation id="106" st_id="3" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc72:99 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>

<operation id="107" st_id="3" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc72:109 %gmem_load_33_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_33_req"/></StgValue>
</operation>

<operation id="108" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="7" op_0_bw="7" op_1_bw="1" op_2_bw="4" op_3_bw="2">
<![CDATA[
for.inc72:119 %p_cast207_cast = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i1.i4.i2, i1 1, i4 %empty_56, i2 0

]]></Node>
<StgValue><ssdm name="p_cast207_cast"/></StgValue>
</operation>

<operation id="109" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="64" op_0_bw="7">
<![CDATA[
for.inc72:120 %p_cast207_cast_cast = zext i7 %p_cast207_cast

]]></Node>
<StgValue><ssdm name="p_cast207_cast_cast"/></StgValue>
</operation>

<operation id="110" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc72:121 %empty_61 = add i64 %p_cast207_cast_cast, i64 %C_read

]]></Node>
<StgValue><ssdm name="empty_61"/></StgValue>
</operation>

<operation id="111" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc72:122 %p_cast2 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_61, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="p_cast2"/></StgValue>
</operation>

<operation id="112" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="64" op_0_bw="62">
<![CDATA[
for.inc72:123 %p_cast94_cast = sext i62 %p_cast2

]]></Node>
<StgValue><ssdm name="p_cast94_cast"/></StgValue>
</operation>

<operation id="113" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc72:124 %gmem_addr_2 = getelementptr i32 %gmem, i64 %p_cast94_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_2"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="114" st_id="4" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="8">
<![CDATA[
for.inc72:32 %empty_33 = load i8 %tmp_addr_4

]]></Node>
<StgValue><ssdm name="empty_33"/></StgValue>
</operation>

<operation id="115" st_id="4" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="8">
<![CDATA[
for.inc72:37 %empty_35 = load i8 %tmp_addr_5

]]></Node>
<StgValue><ssdm name="empty_35"/></StgValue>
</operation>

<operation id="116" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc72:39 %empty_36 = or i8 %empty_24, i8 6

]]></Node>
<StgValue><ssdm name="empty_36"/></StgValue>
</operation>

<operation id="117" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="64" op_0_bw="8">
<![CDATA[
for.inc72:40 %p_cast117_mid2_v = zext i8 %empty_36

]]></Node>
<StgValue><ssdm name="p_cast117_mid2_v"/></StgValue>
</operation>

<operation id="118" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc72:41 %tmp_addr_6 = getelementptr i32 %tmp, i64 0, i64 %p_cast117_mid2_v

]]></Node>
<StgValue><ssdm name="tmp_addr_6"/></StgValue>
</operation>

<operation id="119" st_id="4" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="8">
<![CDATA[
for.inc72:42 %empty_37 = load i8 %tmp_addr_6

]]></Node>
<StgValue><ssdm name="empty_37"/></StgValue>
</operation>

<operation id="120" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc72:44 %empty_38 = or i8 %empty_24, i8 7

]]></Node>
<StgValue><ssdm name="empty_38"/></StgValue>
</operation>

<operation id="121" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="8">
<![CDATA[
for.inc72:45 %p_cast121_mid2_v = zext i8 %empty_38

]]></Node>
<StgValue><ssdm name="p_cast121_mid2_v"/></StgValue>
</operation>

<operation id="122" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc72:46 %tmp_addr_7 = getelementptr i32 %tmp, i64 0, i64 %p_cast121_mid2_v

]]></Node>
<StgValue><ssdm name="tmp_addr_7"/></StgValue>
</operation>

<operation id="123" st_id="4" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="8">
<![CDATA[
for.inc72:47 %empty_39 = load i8 %tmp_addr_7

]]></Node>
<StgValue><ssdm name="empty_39"/></StgValue>
</operation>

<operation id="124" st_id="4" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc72:99 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>

<operation id="125" st_id="4" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc72:109 %gmem_load_33_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_33_req"/></StgValue>
</operation>

<operation id="126" st_id="4" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc72:125 %gmem_load_34_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_34_req"/></StgValue>
</operation>

<operation id="127" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="8" op_0_bw="8" op_1_bw="2" op_2_bw="4" op_3_bw="2">
<![CDATA[
for.inc72:133 %p_cast208_cast = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i2.i4.i2, i2 2, i4 %empty_56, i2 0

]]></Node>
<StgValue><ssdm name="p_cast208_cast"/></StgValue>
</operation>

<operation id="128" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="64" op_0_bw="8">
<![CDATA[
for.inc72:134 %p_cast208_cast_cast = zext i8 %p_cast208_cast

]]></Node>
<StgValue><ssdm name="p_cast208_cast_cast"/></StgValue>
</operation>

<operation id="129" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc72:135 %empty_63 = add i64 %p_cast208_cast_cast, i64 %C_read

]]></Node>
<StgValue><ssdm name="empty_63"/></StgValue>
</operation>

<operation id="130" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc72:136 %p_cast3 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_63, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="p_cast3"/></StgValue>
</operation>

<operation id="131" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="62">
<![CDATA[
for.inc72:137 %p_cast99_cast = sext i62 %p_cast3

]]></Node>
<StgValue><ssdm name="p_cast99_cast"/></StgValue>
</operation>

<operation id="132" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc72:138 %gmem_addr_3 = getelementptr i32 %gmem, i64 %p_cast99_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_3"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="133" st_id="5" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="8">
<![CDATA[
for.inc72:42 %empty_37 = load i8 %tmp_addr_6

]]></Node>
<StgValue><ssdm name="empty_37"/></StgValue>
</operation>

<operation id="134" st_id="5" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="8">
<![CDATA[
for.inc72:47 %empty_39 = load i8 %tmp_addr_7

]]></Node>
<StgValue><ssdm name="empty_39"/></StgValue>
</operation>

<operation id="135" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc72:49 %empty_40 = or i8 %empty_24, i8 8

]]></Node>
<StgValue><ssdm name="empty_40"/></StgValue>
</operation>

<operation id="136" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="8">
<![CDATA[
for.inc72:50 %p_cast125_mid2_v = zext i8 %empty_40

]]></Node>
<StgValue><ssdm name="p_cast125_mid2_v"/></StgValue>
</operation>

<operation id="137" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc72:51 %tmp_addr_8 = getelementptr i32 %tmp, i64 0, i64 %p_cast125_mid2_v

]]></Node>
<StgValue><ssdm name="tmp_addr_8"/></StgValue>
</operation>

<operation id="138" st_id="5" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="8">
<![CDATA[
for.inc72:52 %empty_41 = load i8 %tmp_addr_8

]]></Node>
<StgValue><ssdm name="empty_41"/></StgValue>
</operation>

<operation id="139" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc72:54 %empty_42 = or i8 %empty_24, i8 9

]]></Node>
<StgValue><ssdm name="empty_42"/></StgValue>
</operation>

<operation id="140" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="8">
<![CDATA[
for.inc72:55 %p_cast129_mid2_v = zext i8 %empty_42

]]></Node>
<StgValue><ssdm name="p_cast129_mid2_v"/></StgValue>
</operation>

<operation id="141" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc72:56 %tmp_addr_9 = getelementptr i32 %tmp, i64 0, i64 %p_cast129_mid2_v

]]></Node>
<StgValue><ssdm name="tmp_addr_9"/></StgValue>
</operation>

<operation id="142" st_id="5" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="8">
<![CDATA[
for.inc72:57 %empty_43 = load i8 %tmp_addr_9

]]></Node>
<StgValue><ssdm name="empty_43"/></StgValue>
</operation>

<operation id="143" st_id="5" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc72:99 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>

<operation id="144" st_id="5" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc72:109 %gmem_load_33_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_33_req"/></StgValue>
</operation>

<operation id="145" st_id="5" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc72:125 %gmem_load_34_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_34_req"/></StgValue>
</operation>

<operation id="146" st_id="5" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc72:139 %gmem_load_35_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_3, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_35_req"/></StgValue>
</operation>

<operation id="147" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="8" op_0_bw="7">
<![CDATA[
for.inc72:147 %p_cast209_cast = sext i7 %p_cast207_cast

]]></Node>
<StgValue><ssdm name="p_cast209_cast"/></StgValue>
</operation>

<operation id="148" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="64" op_0_bw="8">
<![CDATA[
for.inc72:148 %p_cast209_cast_cast = zext i8 %p_cast209_cast

]]></Node>
<StgValue><ssdm name="p_cast209_cast_cast"/></StgValue>
</operation>

<operation id="149" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc72:149 %empty_65 = add i64 %p_cast209_cast_cast, i64 %C_read

]]></Node>
<StgValue><ssdm name="empty_65"/></StgValue>
</operation>

<operation id="150" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc72:150 %p_cast4 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_65, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="p_cast4"/></StgValue>
</operation>

<operation id="151" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="64" op_0_bw="62">
<![CDATA[
for.inc72:151 %p_cast103_cast = sext i62 %p_cast4

]]></Node>
<StgValue><ssdm name="p_cast103_cast"/></StgValue>
</operation>

<operation id="152" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc72:152 %gmem_addr_4 = getelementptr i32 %gmem, i64 %p_cast103_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_4"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="153" st_id="6" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="8">
<![CDATA[
for.inc72:52 %empty_41 = load i8 %tmp_addr_8

]]></Node>
<StgValue><ssdm name="empty_41"/></StgValue>
</operation>

<operation id="154" st_id="6" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="8">
<![CDATA[
for.inc72:57 %empty_43 = load i8 %tmp_addr_9

]]></Node>
<StgValue><ssdm name="empty_43"/></StgValue>
</operation>

<operation id="155" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc72:59 %empty_44 = or i8 %empty_24, i8 10

]]></Node>
<StgValue><ssdm name="empty_44"/></StgValue>
</operation>

<operation id="156" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="8">
<![CDATA[
for.inc72:60 %p_cast133_mid2_v = zext i8 %empty_44

]]></Node>
<StgValue><ssdm name="p_cast133_mid2_v"/></StgValue>
</operation>

<operation id="157" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc72:61 %tmp_addr_10 = getelementptr i32 %tmp, i64 0, i64 %p_cast133_mid2_v

]]></Node>
<StgValue><ssdm name="tmp_addr_10"/></StgValue>
</operation>

<operation id="158" st_id="6" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="8">
<![CDATA[
for.inc72:62 %empty_45 = load i8 %tmp_addr_10

]]></Node>
<StgValue><ssdm name="empty_45"/></StgValue>
</operation>

<operation id="159" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc72:64 %empty_46 = or i8 %empty_24, i8 11

]]></Node>
<StgValue><ssdm name="empty_46"/></StgValue>
</operation>

<operation id="160" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="64" op_0_bw="8">
<![CDATA[
for.inc72:65 %p_cast137_mid2_v = zext i8 %empty_46

]]></Node>
<StgValue><ssdm name="p_cast137_mid2_v"/></StgValue>
</operation>

<operation id="161" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc72:66 %tmp_addr_11 = getelementptr i32 %tmp, i64 0, i64 %p_cast137_mid2_v

]]></Node>
<StgValue><ssdm name="tmp_addr_11"/></StgValue>
</operation>

<operation id="162" st_id="6" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="8">
<![CDATA[
for.inc72:67 %empty_47 = load i8 %tmp_addr_11

]]></Node>
<StgValue><ssdm name="empty_47"/></StgValue>
</operation>

<operation id="163" st_id="6" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc72:99 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>

<operation id="164" st_id="6" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc72:109 %gmem_load_33_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_33_req"/></StgValue>
</operation>

<operation id="165" st_id="6" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc72:125 %gmem_load_34_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_34_req"/></StgValue>
</operation>

<operation id="166" st_id="6" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc72:139 %gmem_load_35_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_3, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_35_req"/></StgValue>
</operation>

<operation id="167" st_id="6" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc72:153 %gmem_load_36_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_4, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_36_req"/></StgValue>
</operation>

<operation id="168" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="9" op_0_bw="9" op_1_bw="3" op_2_bw="4" op_3_bw="2">
<![CDATA[
for.inc72:161 %p_cast210_cast = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i3.i4.i2, i3 4, i4 %empty_56, i2 0

]]></Node>
<StgValue><ssdm name="p_cast210_cast"/></StgValue>
</operation>

<operation id="169" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="64" op_0_bw="9">
<![CDATA[
for.inc72:162 %p_cast210_cast_cast = zext i9 %p_cast210_cast

]]></Node>
<StgValue><ssdm name="p_cast210_cast_cast"/></StgValue>
</operation>

<operation id="170" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc72:163 %empty_67 = add i64 %p_cast210_cast_cast, i64 %C_read

]]></Node>
<StgValue><ssdm name="empty_67"/></StgValue>
</operation>

<operation id="171" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc72:164 %p_cast5 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_67, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="p_cast5"/></StgValue>
</operation>

<operation id="172" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="64" op_0_bw="62">
<![CDATA[
for.inc72:165 %p_cast108_cast = sext i62 %p_cast5

]]></Node>
<StgValue><ssdm name="p_cast108_cast"/></StgValue>
</operation>

<operation id="173" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc72:166 %gmem_addr_5 = getelementptr i32 %gmem, i64 %p_cast108_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_5"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="174" st_id="7" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="8">
<![CDATA[
for.inc72:62 %empty_45 = load i8 %tmp_addr_10

]]></Node>
<StgValue><ssdm name="empty_45"/></StgValue>
</operation>

<operation id="175" st_id="7" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="8">
<![CDATA[
for.inc72:67 %empty_47 = load i8 %tmp_addr_11

]]></Node>
<StgValue><ssdm name="empty_47"/></StgValue>
</operation>

<operation id="176" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc72:69 %empty_48 = or i8 %empty_24, i8 12

]]></Node>
<StgValue><ssdm name="empty_48"/></StgValue>
</operation>

<operation id="177" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="64" op_0_bw="8">
<![CDATA[
for.inc72:70 %p_cast141_mid2_v = zext i8 %empty_48

]]></Node>
<StgValue><ssdm name="p_cast141_mid2_v"/></StgValue>
</operation>

<operation id="178" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc72:71 %tmp_addr_12 = getelementptr i32 %tmp, i64 0, i64 %p_cast141_mid2_v

]]></Node>
<StgValue><ssdm name="tmp_addr_12"/></StgValue>
</operation>

<operation id="179" st_id="7" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="8">
<![CDATA[
for.inc72:72 %empty_49 = load i8 %tmp_addr_12

]]></Node>
<StgValue><ssdm name="empty_49"/></StgValue>
</operation>

<operation id="180" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc72:74 %empty_50 = or i8 %empty_24, i8 13

]]></Node>
<StgValue><ssdm name="empty_50"/></StgValue>
</operation>

<operation id="181" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="64" op_0_bw="8">
<![CDATA[
for.inc72:75 %p_cast145_mid2_v = zext i8 %empty_50

]]></Node>
<StgValue><ssdm name="p_cast145_mid2_v"/></StgValue>
</operation>

<operation id="182" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc72:76 %tmp_addr_13 = getelementptr i32 %tmp, i64 0, i64 %p_cast145_mid2_v

]]></Node>
<StgValue><ssdm name="tmp_addr_13"/></StgValue>
</operation>

<operation id="183" st_id="7" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="8">
<![CDATA[
for.inc72:77 %empty_51 = load i8 %tmp_addr_13

]]></Node>
<StgValue><ssdm name="empty_51"/></StgValue>
</operation>

<operation id="184" st_id="7" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc72:99 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>

<operation id="185" st_id="7" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc72:109 %gmem_load_33_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_33_req"/></StgValue>
</operation>

<operation id="186" st_id="7" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc72:125 %gmem_load_34_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_34_req"/></StgValue>
</operation>

<operation id="187" st_id="7" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc72:139 %gmem_load_35_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_3, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_35_req"/></StgValue>
</operation>

<operation id="188" st_id="7" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc72:153 %gmem_load_36_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_4, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_36_req"/></StgValue>
</operation>

<operation id="189" st_id="7" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc72:167 %gmem_load_37_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_5, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_37_req"/></StgValue>
</operation>

<operation id="190" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="9" op_0_bw="9" op_1_bw="3" op_2_bw="4" op_3_bw="2">
<![CDATA[
for.inc72:175 %p_cast211_cast = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i3.i4.i2, i3 5, i4 %empty_56, i2 0

]]></Node>
<StgValue><ssdm name="p_cast211_cast"/></StgValue>
</operation>

<operation id="191" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="64" op_0_bw="9">
<![CDATA[
for.inc72:176 %p_cast211_cast_cast = zext i9 %p_cast211_cast

]]></Node>
<StgValue><ssdm name="p_cast211_cast_cast"/></StgValue>
</operation>

<operation id="192" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc72:177 %empty_69 = add i64 %p_cast211_cast_cast, i64 %C_read

]]></Node>
<StgValue><ssdm name="empty_69"/></StgValue>
</operation>

<operation id="193" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc72:178 %p_cast6 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_69, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="p_cast6"/></StgValue>
</operation>

<operation id="194" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="64" op_0_bw="62">
<![CDATA[
for.inc72:179 %p_cast112_cast = sext i62 %p_cast6

]]></Node>
<StgValue><ssdm name="p_cast112_cast"/></StgValue>
</operation>

<operation id="195" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc72:180 %gmem_addr_6 = getelementptr i32 %gmem, i64 %p_cast112_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_6"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="196" st_id="8" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="8">
<![CDATA[
for.inc72:72 %empty_49 = load i8 %tmp_addr_12

]]></Node>
<StgValue><ssdm name="empty_49"/></StgValue>
</operation>

<operation id="197" st_id="8" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="8">
<![CDATA[
for.inc72:77 %empty_51 = load i8 %tmp_addr_13

]]></Node>
<StgValue><ssdm name="empty_51"/></StgValue>
</operation>

<operation id="198" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc72:79 %empty_52 = or i8 %empty_24, i8 14

]]></Node>
<StgValue><ssdm name="empty_52"/></StgValue>
</operation>

<operation id="199" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="64" op_0_bw="8">
<![CDATA[
for.inc72:80 %p_cast149_mid2_v = zext i8 %empty_52

]]></Node>
<StgValue><ssdm name="p_cast149_mid2_v"/></StgValue>
</operation>

<operation id="200" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc72:81 %tmp_addr_14 = getelementptr i32 %tmp, i64 0, i64 %p_cast149_mid2_v

]]></Node>
<StgValue><ssdm name="tmp_addr_14"/></StgValue>
</operation>

<operation id="201" st_id="8" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="8">
<![CDATA[
for.inc72:82 %empty_53 = load i8 %tmp_addr_14

]]></Node>
<StgValue><ssdm name="empty_53"/></StgValue>
</operation>

<operation id="202" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc72:84 %empty_54 = or i8 %empty_24, i8 15

]]></Node>
<StgValue><ssdm name="empty_54"/></StgValue>
</operation>

<operation id="203" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="64" op_0_bw="8">
<![CDATA[
for.inc72:85 %p_cast153_mid2_v = zext i8 %empty_54

]]></Node>
<StgValue><ssdm name="p_cast153_mid2_v"/></StgValue>
</operation>

<operation id="204" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc72:86 %tmp_addr_15 = getelementptr i32 %tmp, i64 0, i64 %p_cast153_mid2_v

]]></Node>
<StgValue><ssdm name="tmp_addr_15"/></StgValue>
</operation>

<operation id="205" st_id="8" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="8">
<![CDATA[
for.inc72:87 %empty_55 = load i8 %tmp_addr_15

]]></Node>
<StgValue><ssdm name="empty_55"/></StgValue>
</operation>

<operation id="206" st_id="8" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc72:99 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>

<operation id="207" st_id="8" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc72:109 %gmem_load_33_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_33_req"/></StgValue>
</operation>

<operation id="208" st_id="8" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc72:125 %gmem_load_34_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_34_req"/></StgValue>
</operation>

<operation id="209" st_id="8" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc72:139 %gmem_load_35_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_3, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_35_req"/></StgValue>
</operation>

<operation id="210" st_id="8" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc72:153 %gmem_load_36_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_4, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_36_req"/></StgValue>
</operation>

<operation id="211" st_id="8" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc72:167 %gmem_load_37_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_5, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_37_req"/></StgValue>
</operation>

<operation id="212" st_id="8" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc72:181 %gmem_load_38_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_6, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_38_req"/></StgValue>
</operation>

<operation id="213" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="9" op_0_bw="8">
<![CDATA[
for.inc72:189 %p_cast212_cast = sext i8 %p_cast208_cast

]]></Node>
<StgValue><ssdm name="p_cast212_cast"/></StgValue>
</operation>

<operation id="214" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="64" op_0_bw="9">
<![CDATA[
for.inc72:190 %p_cast212_cast_cast = zext i9 %p_cast212_cast

]]></Node>
<StgValue><ssdm name="p_cast212_cast_cast"/></StgValue>
</operation>

<operation id="215" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc72:191 %empty_71 = add i64 %p_cast212_cast_cast, i64 %C_read

]]></Node>
<StgValue><ssdm name="empty_71"/></StgValue>
</operation>

<operation id="216" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc72:192 %p_cast7 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_71, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="p_cast7"/></StgValue>
</operation>

<operation id="217" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="64" op_0_bw="62">
<![CDATA[
for.inc72:193 %p_cast116_cast = sext i62 %p_cast7

]]></Node>
<StgValue><ssdm name="p_cast116_cast"/></StgValue>
</operation>

<operation id="218" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc72:194 %gmem_addr_7 = getelementptr i32 %gmem, i64 %p_cast116_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_7"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="219" st_id="9" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="8">
<![CDATA[
for.inc72:82 %empty_53 = load i8 %tmp_addr_14

]]></Node>
<StgValue><ssdm name="empty_53"/></StgValue>
</operation>

<operation id="220" st_id="9" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="8">
<![CDATA[
for.inc72:87 %empty_55 = load i8 %tmp_addr_15

]]></Node>
<StgValue><ssdm name="empty_55"/></StgValue>
</operation>

<operation id="221" st_id="9" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc72:100 %gmem_addr_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_read"/></StgValue>
</operation>

<operation id="222" st_id="9" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc72:109 %gmem_load_33_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_33_req"/></StgValue>
</operation>

<operation id="223" st_id="9" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc72:125 %gmem_load_34_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_34_req"/></StgValue>
</operation>

<operation id="224" st_id="9" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc72:139 %gmem_load_35_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_3, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_35_req"/></StgValue>
</operation>

<operation id="225" st_id="9" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc72:153 %gmem_load_36_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_4, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_36_req"/></StgValue>
</operation>

<operation id="226" st_id="9" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc72:167 %gmem_load_37_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_5, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_37_req"/></StgValue>
</operation>

<operation id="227" st_id="9" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc72:181 %gmem_load_38_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_6, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_38_req"/></StgValue>
</operation>

<operation id="228" st_id="9" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc72:195 %gmem_load_39_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_7, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_39_req"/></StgValue>
</operation>

<operation id="229" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="9" op_0_bw="7">
<![CDATA[
for.inc72:203 %p_cast213_cast = sext i7 %p_cast207_cast

]]></Node>
<StgValue><ssdm name="p_cast213_cast"/></StgValue>
</operation>

<operation id="230" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="64" op_0_bw="9">
<![CDATA[
for.inc72:204 %p_cast213_cast_cast = zext i9 %p_cast213_cast

]]></Node>
<StgValue><ssdm name="p_cast213_cast_cast"/></StgValue>
</operation>

<operation id="231" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc72:205 %empty_73 = add i64 %p_cast213_cast_cast, i64 %C_read

]]></Node>
<StgValue><ssdm name="empty_73"/></StgValue>
</operation>

<operation id="232" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc72:206 %p_cast8 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_73, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="p_cast8"/></StgValue>
</operation>

<operation id="233" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="64" op_0_bw="62">
<![CDATA[
for.inc72:207 %p_cast120_cast = sext i62 %p_cast8

]]></Node>
<StgValue><ssdm name="p_cast120_cast"/></StgValue>
</operation>

<operation id="234" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc72:208 %gmem_addr_8 = getelementptr i32 %gmem, i64 %p_cast120_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_8"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="235" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="45" op_0_bw="32">
<![CDATA[
for.inc72:101 %gmem_load_cast = sext i32 %gmem_addr_read

]]></Node>
<StgValue><ssdm name="gmem_load_cast"/></StgValue>
</operation>

<operation id="236" st_id="10" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="45" op_0_bw="45" op_1_bw="45">
<![CDATA[
for.inc72:102 %empty_58 = mul i45 %gmem_load_cast, i45 %p_cast86_cast

]]></Node>
<StgValue><ssdm name="empty_58"/></StgValue>
</operation>

<operation id="237" st_id="10" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc72:110 %gmem_addr_1_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_1

]]></Node>
<StgValue><ssdm name="gmem_addr_1_read"/></StgValue>
</operation>

<operation id="238" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="16" op_0_bw="16" op_1_bw="45" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc72:114 %tmp_3 = partselect i16 @_ssdm_op_PartSelect.i16.i45.i32.i32, i45 %empty_58, i32 29, i32 44

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="239" st_id="10" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc72:125 %gmem_load_34_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_34_req"/></StgValue>
</operation>

<operation id="240" st_id="10" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc72:139 %gmem_load_35_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_3, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_35_req"/></StgValue>
</operation>

<operation id="241" st_id="10" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc72:153 %gmem_load_36_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_4, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_36_req"/></StgValue>
</operation>

<operation id="242" st_id="10" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc72:167 %gmem_load_37_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_5, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_37_req"/></StgValue>
</operation>

<operation id="243" st_id="10" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc72:181 %gmem_load_38_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_6, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_38_req"/></StgValue>
</operation>

<operation id="244" st_id="10" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc72:195 %gmem_load_39_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_7, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_39_req"/></StgValue>
</operation>

<operation id="245" st_id="10" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc72:209 %gmem_load_40_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_8, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_40_req"/></StgValue>
</operation>

<operation id="246" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="10" op_0_bw="10" op_1_bw="4" op_2_bw="4" op_3_bw="2">
<![CDATA[
for.inc72:217 %p_cast214_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i4.i2, i4 8, i4 %empty_56, i2 0

]]></Node>
<StgValue><ssdm name="p_cast214_cast"/></StgValue>
</operation>

<operation id="247" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="64" op_0_bw="10">
<![CDATA[
for.inc72:218 %p_cast214_cast_cast = zext i10 %p_cast214_cast

]]></Node>
<StgValue><ssdm name="p_cast214_cast_cast"/></StgValue>
</operation>

<operation id="248" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc72:219 %empty_75 = add i64 %p_cast214_cast_cast, i64 %C_read

]]></Node>
<StgValue><ssdm name="empty_75"/></StgValue>
</operation>

<operation id="249" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc72:220 %p_cast9 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_75, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="p_cast9"/></StgValue>
</operation>

<operation id="250" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="64" op_0_bw="62">
<![CDATA[
for.inc72:221 %p_cast124_cast = sext i62 %p_cast9

]]></Node>
<StgValue><ssdm name="p_cast124_cast"/></StgValue>
</operation>

<operation id="251" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc72:222 %gmem_addr_9 = getelementptr i32 %gmem, i64 %p_cast124_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_9"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="252" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="48" op_0_bw="32">
<![CDATA[
for.inc72:13 %p_cast90_mid2 = zext i32 %empty_25

]]></Node>
<StgValue><ssdm name="p_cast90_mid2"/></StgValue>
</operation>

<operation id="253" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="48" op_0_bw="32">
<![CDATA[
for.inc72:111 %gmem_load_33_cast = sext i32 %gmem_addr_1_read

]]></Node>
<StgValue><ssdm name="gmem_load_33_cast"/></StgValue>
</operation>

<operation id="254" st_id="11" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
for.inc72:112 %empty_60 = mul i48 %gmem_load_33_cast, i48 %p_cast90_mid2

]]></Node>
<StgValue><ssdm name="empty_60"/></StgValue>
</operation>

<operation id="255" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc72:113 %mul60_u0_32fixp = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %empty_60, i32 16, i32 47

]]></Node>
<StgValue><ssdm name="mul60_u0_32fixp"/></StgValue>
</operation>

<operation id="256" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc72:115 %tmp_4 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %tmp_3, i16 0

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="257" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc72:116 %add65_u0_32fixp_0 = add i32 %mul60_u0_32fixp, i32 %tmp_4

]]></Node>
<StgValue><ssdm name="add65_u0_32fixp_0"/></StgValue>
</operation>

<operation id="258" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc72:117 %tmp_5 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add65_u0_32fixp_0, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="259" st_id="11" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc72:126 %gmem_addr_2_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_2

]]></Node>
<StgValue><ssdm name="gmem_addr_2_read"/></StgValue>
</operation>

<operation id="260" st_id="11" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc72:139 %gmem_load_35_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_3, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_35_req"/></StgValue>
</operation>

<operation id="261" st_id="11" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc72:153 %gmem_load_36_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_4, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_36_req"/></StgValue>
</operation>

<operation id="262" st_id="11" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc72:167 %gmem_load_37_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_5, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_37_req"/></StgValue>
</operation>

<operation id="263" st_id="11" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc72:181 %gmem_load_38_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_6, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_38_req"/></StgValue>
</operation>

<operation id="264" st_id="11" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc72:195 %gmem_load_39_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_7, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_39_req"/></StgValue>
</operation>

<operation id="265" st_id="11" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc72:209 %gmem_load_40_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_8, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_40_req"/></StgValue>
</operation>

<operation id="266" st_id="11" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc72:223 %gmem_load_41_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_9, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_41_req"/></StgValue>
</operation>

<operation id="267" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="10" op_0_bw="10" op_1_bw="4" op_2_bw="4" op_3_bw="2">
<![CDATA[
for.inc72:231 %p_cast215_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i4.i2, i4 9, i4 %empty_56, i2 0

]]></Node>
<StgValue><ssdm name="p_cast215_cast"/></StgValue>
</operation>

<operation id="268" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="64" op_0_bw="10">
<![CDATA[
for.inc72:232 %p_cast215_cast_cast = zext i10 %p_cast215_cast

]]></Node>
<StgValue><ssdm name="p_cast215_cast_cast"/></StgValue>
</operation>

<operation id="269" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc72:233 %empty_77 = add i64 %p_cast215_cast_cast, i64 %C_read

]]></Node>
<StgValue><ssdm name="empty_77"/></StgValue>
</operation>

<operation id="270" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc72:234 %p_cast10 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_77, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="p_cast10"/></StgValue>
</operation>

<operation id="271" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="64" op_0_bw="62">
<![CDATA[
for.inc72:235 %p_cast128_cast = sext i62 %p_cast10

]]></Node>
<StgValue><ssdm name="p_cast128_cast"/></StgValue>
</operation>

<operation id="272" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc72:236 %gmem_addr_10 = getelementptr i32 %gmem, i64 %p_cast128_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_10"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="273" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="48" op_0_bw="32">
<![CDATA[
for.inc72:18 %p_cast95_mid2 = zext i32 %empty_27

]]></Node>
<StgValue><ssdm name="p_cast95_mid2"/></StgValue>
</operation>

<operation id="274" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc72:118 %tmp_6 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %tmp_5, i16 0

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="275" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="48" op_0_bw="32">
<![CDATA[
for.inc72:127 %gmem_load_34_cast = sext i32 %gmem_addr_2_read

]]></Node>
<StgValue><ssdm name="gmem_load_34_cast"/></StgValue>
</operation>

<operation id="276" st_id="12" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
for.inc72:128 %empty_62 = mul i48 %gmem_load_34_cast, i48 %p_cast95_mid2

]]></Node>
<StgValue><ssdm name="empty_62"/></StgValue>
</operation>

<operation id="277" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc72:129 %mul60_u0_32fixp_1 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %empty_62, i32 16, i32 47

]]></Node>
<StgValue><ssdm name="mul60_u0_32fixp_1"/></StgValue>
</operation>

<operation id="278" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc72:130 %add65_u0_32fixp_1 = add i32 %mul60_u0_32fixp_1, i32 %tmp_6

]]></Node>
<StgValue><ssdm name="add65_u0_32fixp_1"/></StgValue>
</operation>

<operation id="279" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc72:131 %tmp_7 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add65_u0_32fixp_1, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="280" st_id="12" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc72:140 %gmem_addr_3_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_3

]]></Node>
<StgValue><ssdm name="gmem_addr_3_read"/></StgValue>
</operation>

<operation id="281" st_id="12" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc72:153 %gmem_load_36_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_4, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_36_req"/></StgValue>
</operation>

<operation id="282" st_id="12" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc72:167 %gmem_load_37_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_5, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_37_req"/></StgValue>
</operation>

<operation id="283" st_id="12" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc72:181 %gmem_load_38_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_6, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_38_req"/></StgValue>
</operation>

<operation id="284" st_id="12" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc72:195 %gmem_load_39_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_7, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_39_req"/></StgValue>
</operation>

<operation id="285" st_id="12" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc72:209 %gmem_load_40_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_8, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_40_req"/></StgValue>
</operation>

<operation id="286" st_id="12" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc72:223 %gmem_load_41_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_9, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_41_req"/></StgValue>
</operation>

<operation id="287" st_id="12" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc72:237 %gmem_load_42_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_10, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_42_req"/></StgValue>
</operation>

<operation id="288" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="10" op_0_bw="10" op_1_bw="4" op_2_bw="4" op_3_bw="2">
<![CDATA[
for.inc72:245 %p_cast216_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i4.i2, i4 10, i4 %empty_56, i2 0

]]></Node>
<StgValue><ssdm name="p_cast216_cast"/></StgValue>
</operation>

<operation id="289" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="64" op_0_bw="10">
<![CDATA[
for.inc72:246 %p_cast216_cast_cast = zext i10 %p_cast216_cast

]]></Node>
<StgValue><ssdm name="p_cast216_cast_cast"/></StgValue>
</operation>

<operation id="290" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc72:247 %empty_79 = add i64 %p_cast216_cast_cast, i64 %C_read

]]></Node>
<StgValue><ssdm name="empty_79"/></StgValue>
</operation>

<operation id="291" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc72:248 %p_cast11 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_79, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="p_cast11"/></StgValue>
</operation>

<operation id="292" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="64" op_0_bw="62">
<![CDATA[
for.inc72:249 %p_cast132_cast = sext i62 %p_cast11

]]></Node>
<StgValue><ssdm name="p_cast132_cast"/></StgValue>
</operation>

<operation id="293" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc72:250 %gmem_addr_11 = getelementptr i32 %gmem, i64 %p_cast132_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_11"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="294" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="48" op_0_bw="32">
<![CDATA[
for.inc72:23 %p_cast100_mid2 = zext i32 %empty_29

]]></Node>
<StgValue><ssdm name="p_cast100_mid2"/></StgValue>
</operation>

<operation id="295" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc72:132 %tmp_8 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %tmp_7, i16 0

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="296" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="48" op_0_bw="32">
<![CDATA[
for.inc72:141 %gmem_load_35_cast = sext i32 %gmem_addr_3_read

]]></Node>
<StgValue><ssdm name="gmem_load_35_cast"/></StgValue>
</operation>

<operation id="297" st_id="13" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
for.inc72:142 %empty_64 = mul i48 %gmem_load_35_cast, i48 %p_cast100_mid2

]]></Node>
<StgValue><ssdm name="empty_64"/></StgValue>
</operation>

<operation id="298" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc72:143 %mul60_u0_32fixp_2 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %empty_64, i32 16, i32 47

]]></Node>
<StgValue><ssdm name="mul60_u0_32fixp_2"/></StgValue>
</operation>

<operation id="299" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc72:144 %add65_u0_32fixp_2 = add i32 %mul60_u0_32fixp_2, i32 %tmp_8

]]></Node>
<StgValue><ssdm name="add65_u0_32fixp_2"/></StgValue>
</operation>

<operation id="300" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc72:145 %tmp_9 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add65_u0_32fixp_2, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="301" st_id="13" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc72:154 %gmem_addr_4_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_4

]]></Node>
<StgValue><ssdm name="gmem_addr_4_read"/></StgValue>
</operation>

<operation id="302" st_id="13" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc72:167 %gmem_load_37_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_5, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_37_req"/></StgValue>
</operation>

<operation id="303" st_id="13" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc72:181 %gmem_load_38_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_6, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_38_req"/></StgValue>
</operation>

<operation id="304" st_id="13" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc72:195 %gmem_load_39_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_7, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_39_req"/></StgValue>
</operation>

<operation id="305" st_id="13" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc72:209 %gmem_load_40_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_8, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_40_req"/></StgValue>
</operation>

<operation id="306" st_id="13" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc72:223 %gmem_load_41_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_9, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_41_req"/></StgValue>
</operation>

<operation id="307" st_id="13" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc72:237 %gmem_load_42_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_10, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_42_req"/></StgValue>
</operation>

<operation id="308" st_id="13" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc72:251 %gmem_load_43_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_11, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_43_req"/></StgValue>
</operation>

<operation id="309" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="10" op_0_bw="10" op_1_bw="4" op_2_bw="4" op_3_bw="2">
<![CDATA[
for.inc72:259 %p_cast217_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i4.i2, i4 11, i4 %empty_56, i2 0

]]></Node>
<StgValue><ssdm name="p_cast217_cast"/></StgValue>
</operation>

<operation id="310" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="64" op_0_bw="10">
<![CDATA[
for.inc72:260 %p_cast217_cast_cast = zext i10 %p_cast217_cast

]]></Node>
<StgValue><ssdm name="p_cast217_cast_cast"/></StgValue>
</operation>

<operation id="311" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc72:261 %empty_81 = add i64 %p_cast217_cast_cast, i64 %C_read

]]></Node>
<StgValue><ssdm name="empty_81"/></StgValue>
</operation>

<operation id="312" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc72:262 %p_cast12 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_81, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="p_cast12"/></StgValue>
</operation>

<operation id="313" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="64" op_0_bw="62">
<![CDATA[
for.inc72:263 %p_cast136_cast = sext i62 %p_cast12

]]></Node>
<StgValue><ssdm name="p_cast136_cast"/></StgValue>
</operation>

<operation id="314" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc72:264 %gmem_addr_12 = getelementptr i32 %gmem, i64 %p_cast136_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_12"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="315" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="48" op_0_bw="32">
<![CDATA[
for.inc72:28 %p_cast104_mid2 = zext i32 %empty_31

]]></Node>
<StgValue><ssdm name="p_cast104_mid2"/></StgValue>
</operation>

<operation id="316" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc72:146 %tmp_10 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %tmp_9, i16 0

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="317" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="48" op_0_bw="32">
<![CDATA[
for.inc72:155 %gmem_load_36_cast = sext i32 %gmem_addr_4_read

]]></Node>
<StgValue><ssdm name="gmem_load_36_cast"/></StgValue>
</operation>

<operation id="318" st_id="14" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
for.inc72:156 %empty_66 = mul i48 %gmem_load_36_cast, i48 %p_cast104_mid2

]]></Node>
<StgValue><ssdm name="empty_66"/></StgValue>
</operation>

<operation id="319" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc72:157 %mul60_u0_32fixp_3 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %empty_66, i32 16, i32 47

]]></Node>
<StgValue><ssdm name="mul60_u0_32fixp_3"/></StgValue>
</operation>

<operation id="320" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc72:158 %add65_u0_32fixp_3 = add i32 %mul60_u0_32fixp_3, i32 %tmp_10

]]></Node>
<StgValue><ssdm name="add65_u0_32fixp_3"/></StgValue>
</operation>

<operation id="321" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc72:159 %tmp_11 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add65_u0_32fixp_3, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="322" st_id="14" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc72:168 %gmem_addr_5_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_5

]]></Node>
<StgValue><ssdm name="gmem_addr_5_read"/></StgValue>
</operation>

<operation id="323" st_id="14" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc72:181 %gmem_load_38_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_6, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_38_req"/></StgValue>
</operation>

<operation id="324" st_id="14" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc72:195 %gmem_load_39_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_7, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_39_req"/></StgValue>
</operation>

<operation id="325" st_id="14" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc72:209 %gmem_load_40_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_8, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_40_req"/></StgValue>
</operation>

<operation id="326" st_id="14" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc72:223 %gmem_load_41_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_9, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_41_req"/></StgValue>
</operation>

<operation id="327" st_id="14" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc72:237 %gmem_load_42_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_10, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_42_req"/></StgValue>
</operation>

<operation id="328" st_id="14" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc72:251 %gmem_load_43_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_11, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_43_req"/></StgValue>
</operation>

<operation id="329" st_id="14" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc72:265 %gmem_load_44_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_12, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_44_req"/></StgValue>
</operation>

<operation id="330" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="10" op_0_bw="9">
<![CDATA[
for.inc72:273 %p_cast218_cast = sext i9 %p_cast210_cast

]]></Node>
<StgValue><ssdm name="p_cast218_cast"/></StgValue>
</operation>

<operation id="331" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="64" op_0_bw="10">
<![CDATA[
for.inc72:274 %p_cast218_cast_cast = zext i10 %p_cast218_cast

]]></Node>
<StgValue><ssdm name="p_cast218_cast_cast"/></StgValue>
</operation>

<operation id="332" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc72:275 %empty_83 = add i64 %p_cast218_cast_cast, i64 %C_read

]]></Node>
<StgValue><ssdm name="empty_83"/></StgValue>
</operation>

<operation id="333" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc72:276 %p_cast13 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_83, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="p_cast13"/></StgValue>
</operation>

<operation id="334" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="64" op_0_bw="62">
<![CDATA[
for.inc72:277 %p_cast140_cast = sext i62 %p_cast13

]]></Node>
<StgValue><ssdm name="p_cast140_cast"/></StgValue>
</operation>

<operation id="335" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc72:278 %gmem_addr_13 = getelementptr i32 %gmem, i64 %p_cast140_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_13"/></StgValue>
</operation>
</state>

<state id="15" st_id="16">

<operation id="336" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="48" op_0_bw="32">
<![CDATA[
for.inc72:33 %p_cast109_mid2 = zext i32 %empty_33

]]></Node>
<StgValue><ssdm name="p_cast109_mid2"/></StgValue>
</operation>

<operation id="337" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc72:160 %tmp_12 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %tmp_11, i16 0

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="338" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="48" op_0_bw="32">
<![CDATA[
for.inc72:169 %gmem_load_37_cast = sext i32 %gmem_addr_5_read

]]></Node>
<StgValue><ssdm name="gmem_load_37_cast"/></StgValue>
</operation>

<operation id="339" st_id="15" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
for.inc72:170 %empty_68 = mul i48 %gmem_load_37_cast, i48 %p_cast109_mid2

]]></Node>
<StgValue><ssdm name="empty_68"/></StgValue>
</operation>

<operation id="340" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc72:171 %mul60_u0_32fixp_4 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %empty_68, i32 16, i32 47

]]></Node>
<StgValue><ssdm name="mul60_u0_32fixp_4"/></StgValue>
</operation>

<operation id="341" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc72:172 %add65_u0_32fixp_4 = add i32 %mul60_u0_32fixp_4, i32 %tmp_12

]]></Node>
<StgValue><ssdm name="add65_u0_32fixp_4"/></StgValue>
</operation>

<operation id="342" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc72:173 %tmp_13 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add65_u0_32fixp_4, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="343" st_id="15" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc72:182 %gmem_addr_6_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_6

]]></Node>
<StgValue><ssdm name="gmem_addr_6_read"/></StgValue>
</operation>

<operation id="344" st_id="15" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc72:195 %gmem_load_39_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_7, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_39_req"/></StgValue>
</operation>

<operation id="345" st_id="15" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc72:209 %gmem_load_40_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_8, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_40_req"/></StgValue>
</operation>

<operation id="346" st_id="15" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc72:223 %gmem_load_41_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_9, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_41_req"/></StgValue>
</operation>

<operation id="347" st_id="15" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc72:237 %gmem_load_42_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_10, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_42_req"/></StgValue>
</operation>

<operation id="348" st_id="15" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc72:251 %gmem_load_43_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_11, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_43_req"/></StgValue>
</operation>

<operation id="349" st_id="15" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc72:265 %gmem_load_44_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_12, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_44_req"/></StgValue>
</operation>

<operation id="350" st_id="15" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc72:279 %gmem_load_45_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_13, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_45_req"/></StgValue>
</operation>

<operation id="351" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="10" op_0_bw="9">
<![CDATA[
for.inc72:287 %p_cast219_cast = sext i9 %p_cast211_cast

]]></Node>
<StgValue><ssdm name="p_cast219_cast"/></StgValue>
</operation>

<operation id="352" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="64" op_0_bw="10">
<![CDATA[
for.inc72:288 %p_cast219_cast_cast = zext i10 %p_cast219_cast

]]></Node>
<StgValue><ssdm name="p_cast219_cast_cast"/></StgValue>
</operation>

<operation id="353" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc72:289 %empty_85 = add i64 %p_cast219_cast_cast, i64 %C_read

]]></Node>
<StgValue><ssdm name="empty_85"/></StgValue>
</operation>

<operation id="354" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc72:290 %p_cast14 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_85, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="p_cast14"/></StgValue>
</operation>

<operation id="355" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="64" op_0_bw="62">
<![CDATA[
for.inc72:291 %p_cast144_cast = sext i62 %p_cast14

]]></Node>
<StgValue><ssdm name="p_cast144_cast"/></StgValue>
</operation>

<operation id="356" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc72:292 %gmem_addr_14 = getelementptr i32 %gmem, i64 %p_cast144_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_14"/></StgValue>
</operation>

<operation id="357" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="10" op_0_bw="8">
<![CDATA[
for.inc72:301 %p_cast220_cast = sext i8 %p_cast208_cast

]]></Node>
<StgValue><ssdm name="p_cast220_cast"/></StgValue>
</operation>

<operation id="358" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="64" op_0_bw="10">
<![CDATA[
for.inc72:302 %p_cast220_cast_cast = zext i10 %p_cast220_cast

]]></Node>
<StgValue><ssdm name="p_cast220_cast_cast"/></StgValue>
</operation>

<operation id="359" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc72:303 %empty_87 = add i64 %p_cast220_cast_cast, i64 %C_read

]]></Node>
<StgValue><ssdm name="empty_87"/></StgValue>
</operation>

<operation id="360" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc72:304 %p_cast15 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_87, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="p_cast15"/></StgValue>
</operation>

<operation id="361" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="64" op_0_bw="62">
<![CDATA[
for.inc72:305 %p_cast148_cast = sext i62 %p_cast15

]]></Node>
<StgValue><ssdm name="p_cast148_cast"/></StgValue>
</operation>

<operation id="362" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc72:306 %gmem_addr_15 = getelementptr i32 %gmem, i64 %p_cast148_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_15"/></StgValue>
</operation>

<operation id="363" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="10" op_0_bw="7">
<![CDATA[
for.inc72:315 %p_cast221_cast = sext i7 %p_cast207_cast

]]></Node>
<StgValue><ssdm name="p_cast221_cast"/></StgValue>
</operation>

<operation id="364" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="64" op_0_bw="10">
<![CDATA[
for.inc72:316 %p_cast221_cast_cast = zext i10 %p_cast221_cast

]]></Node>
<StgValue><ssdm name="p_cast221_cast_cast"/></StgValue>
</operation>

<operation id="365" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc72:317 %empty_89 = add i64 %p_cast221_cast_cast, i64 %C_read

]]></Node>
<StgValue><ssdm name="empty_89"/></StgValue>
</operation>

<operation id="366" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc72:318 %p_cast16 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_89, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="p_cast16"/></StgValue>
</operation>

<operation id="367" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="64" op_0_bw="62">
<![CDATA[
for.inc72:319 %p_cast152_cast = sext i62 %p_cast16

]]></Node>
<StgValue><ssdm name="p_cast152_cast"/></StgValue>
</operation>

<operation id="368" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc72:320 %gmem_addr_16 = getelementptr i32 %gmem, i64 %p_cast152_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_16"/></StgValue>
</operation>
</state>

<state id="16" st_id="17">

<operation id="369" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="48" op_0_bw="32">
<![CDATA[
for.inc72:38 %p_cast113_mid2 = zext i32 %empty_35

]]></Node>
<StgValue><ssdm name="p_cast113_mid2"/></StgValue>
</operation>

<operation id="370" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc72:174 %tmp_14 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %tmp_13, i16 0

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="371" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="48" op_0_bw="32">
<![CDATA[
for.inc72:183 %gmem_load_38_cast = sext i32 %gmem_addr_6_read

]]></Node>
<StgValue><ssdm name="gmem_load_38_cast"/></StgValue>
</operation>

<operation id="372" st_id="16" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
for.inc72:184 %empty_70 = mul i48 %gmem_load_38_cast, i48 %p_cast113_mid2

]]></Node>
<StgValue><ssdm name="empty_70"/></StgValue>
</operation>

<operation id="373" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc72:185 %mul60_u0_32fixp_5 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %empty_70, i32 16, i32 47

]]></Node>
<StgValue><ssdm name="mul60_u0_32fixp_5"/></StgValue>
</operation>

<operation id="374" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc72:186 %add65_u0_32fixp_5 = add i32 %mul60_u0_32fixp_5, i32 %tmp_14

]]></Node>
<StgValue><ssdm name="add65_u0_32fixp_5"/></StgValue>
</operation>

<operation id="375" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc72:187 %tmp_15 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add65_u0_32fixp_5, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="376" st_id="16" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc72:196 %gmem_addr_7_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_7

]]></Node>
<StgValue><ssdm name="gmem_addr_7_read"/></StgValue>
</operation>

<operation id="377" st_id="16" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc72:209 %gmem_load_40_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_8, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_40_req"/></StgValue>
</operation>

<operation id="378" st_id="16" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc72:223 %gmem_load_41_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_9, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_41_req"/></StgValue>
</operation>

<operation id="379" st_id="16" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc72:237 %gmem_load_42_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_10, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_42_req"/></StgValue>
</operation>

<operation id="380" st_id="16" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc72:251 %gmem_load_43_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_11, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_43_req"/></StgValue>
</operation>

<operation id="381" st_id="16" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc72:265 %gmem_load_44_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_12, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_44_req"/></StgValue>
</operation>

<operation id="382" st_id="16" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc72:279 %gmem_load_45_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_13, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_45_req"/></StgValue>
</operation>

<operation id="383" st_id="16" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc72:293 %gmem_load_46_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_14, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_46_req"/></StgValue>
</operation>
</state>

<state id="17" st_id="18">

<operation id="384" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="48" op_0_bw="32">
<![CDATA[
for.inc72:43 %p_cast117_mid2 = zext i32 %empty_37

]]></Node>
<StgValue><ssdm name="p_cast117_mid2"/></StgValue>
</operation>

<operation id="385" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc72:188 %tmp_16 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %tmp_15, i16 0

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="386" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="48" op_0_bw="32">
<![CDATA[
for.inc72:197 %gmem_load_39_cast = sext i32 %gmem_addr_7_read

]]></Node>
<StgValue><ssdm name="gmem_load_39_cast"/></StgValue>
</operation>

<operation id="387" st_id="17" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
for.inc72:198 %empty_72 = mul i48 %gmem_load_39_cast, i48 %p_cast117_mid2

]]></Node>
<StgValue><ssdm name="empty_72"/></StgValue>
</operation>

<operation id="388" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc72:199 %mul60_u0_32fixp_6 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %empty_72, i32 16, i32 47

]]></Node>
<StgValue><ssdm name="mul60_u0_32fixp_6"/></StgValue>
</operation>

<operation id="389" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc72:200 %add65_u0_32fixp_6 = add i32 %mul60_u0_32fixp_6, i32 %tmp_16

]]></Node>
<StgValue><ssdm name="add65_u0_32fixp_6"/></StgValue>
</operation>

<operation id="390" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc72:201 %tmp_17 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add65_u0_32fixp_6, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="391" st_id="17" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc72:210 %gmem_addr_8_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_8

]]></Node>
<StgValue><ssdm name="gmem_addr_8_read"/></StgValue>
</operation>

<operation id="392" st_id="17" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc72:223 %gmem_load_41_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_9, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_41_req"/></StgValue>
</operation>

<operation id="393" st_id="17" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc72:237 %gmem_load_42_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_10, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_42_req"/></StgValue>
</operation>

<operation id="394" st_id="17" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc72:251 %gmem_load_43_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_11, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_43_req"/></StgValue>
</operation>

<operation id="395" st_id="17" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc72:265 %gmem_load_44_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_12, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_44_req"/></StgValue>
</operation>

<operation id="396" st_id="17" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc72:279 %gmem_load_45_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_13, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_45_req"/></StgValue>
</operation>

<operation id="397" st_id="17" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc72:293 %gmem_load_46_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_14, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_46_req"/></StgValue>
</operation>

<operation id="398" st_id="17" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc72:307 %gmem_load_47_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_15, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_47_req"/></StgValue>
</operation>
</state>

<state id="18" st_id="19">

<operation id="399" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="48" op_0_bw="32">
<![CDATA[
for.inc72:48 %p_cast121_mid2 = zext i32 %empty_39

]]></Node>
<StgValue><ssdm name="p_cast121_mid2"/></StgValue>
</operation>

<operation id="400" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc72:202 %tmp_18 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %tmp_17, i16 0

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="401" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="48" op_0_bw="32">
<![CDATA[
for.inc72:211 %gmem_load_40_cast = sext i32 %gmem_addr_8_read

]]></Node>
<StgValue><ssdm name="gmem_load_40_cast"/></StgValue>
</operation>

<operation id="402" st_id="18" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
for.inc72:212 %empty_74 = mul i48 %gmem_load_40_cast, i48 %p_cast121_mid2

]]></Node>
<StgValue><ssdm name="empty_74"/></StgValue>
</operation>

<operation id="403" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc72:213 %mul60_u0_32fixp_7 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %empty_74, i32 16, i32 47

]]></Node>
<StgValue><ssdm name="mul60_u0_32fixp_7"/></StgValue>
</operation>

<operation id="404" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc72:214 %add65_u0_32fixp_7 = add i32 %mul60_u0_32fixp_7, i32 %tmp_18

]]></Node>
<StgValue><ssdm name="add65_u0_32fixp_7"/></StgValue>
</operation>

<operation id="405" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc72:215 %tmp_19 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add65_u0_32fixp_7, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="406" st_id="18" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc72:224 %gmem_addr_9_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_9

]]></Node>
<StgValue><ssdm name="gmem_addr_9_read"/></StgValue>
</operation>

<operation id="407" st_id="18" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc72:237 %gmem_load_42_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_10, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_42_req"/></StgValue>
</operation>

<operation id="408" st_id="18" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc72:251 %gmem_load_43_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_11, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_43_req"/></StgValue>
</operation>

<operation id="409" st_id="18" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc72:265 %gmem_load_44_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_12, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_44_req"/></StgValue>
</operation>

<operation id="410" st_id="18" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc72:279 %gmem_load_45_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_13, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_45_req"/></StgValue>
</operation>

<operation id="411" st_id="18" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc72:293 %gmem_load_46_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_14, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_46_req"/></StgValue>
</operation>

<operation id="412" st_id="18" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc72:307 %gmem_load_47_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_15, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_47_req"/></StgValue>
</operation>

<operation id="413" st_id="18" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc72:321 %gmem_load_48_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_16, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_48_req"/></StgValue>
</operation>
</state>

<state id="19" st_id="20">

<operation id="414" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="48" op_0_bw="32">
<![CDATA[
for.inc72:53 %p_cast125_mid2 = zext i32 %empty_41

]]></Node>
<StgValue><ssdm name="p_cast125_mid2"/></StgValue>
</operation>

<operation id="415" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc72:216 %tmp_20 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %tmp_19, i16 0

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="416" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="48" op_0_bw="32">
<![CDATA[
for.inc72:225 %gmem_load_41_cast = sext i32 %gmem_addr_9_read

]]></Node>
<StgValue><ssdm name="gmem_load_41_cast"/></StgValue>
</operation>

<operation id="417" st_id="19" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
for.inc72:226 %empty_76 = mul i48 %gmem_load_41_cast, i48 %p_cast125_mid2

]]></Node>
<StgValue><ssdm name="empty_76"/></StgValue>
</operation>

<operation id="418" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc72:227 %mul60_u0_32fixp_8 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %empty_76, i32 16, i32 47

]]></Node>
<StgValue><ssdm name="mul60_u0_32fixp_8"/></StgValue>
</operation>

<operation id="419" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc72:228 %add65_u0_32fixp_8 = add i32 %mul60_u0_32fixp_8, i32 %tmp_20

]]></Node>
<StgValue><ssdm name="add65_u0_32fixp_8"/></StgValue>
</operation>

<operation id="420" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc72:229 %tmp_21 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add65_u0_32fixp_8, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="421" st_id="19" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc72:238 %gmem_addr_10_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_10

]]></Node>
<StgValue><ssdm name="gmem_addr_10_read"/></StgValue>
</operation>

<operation id="422" st_id="19" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc72:251 %gmem_load_43_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_11, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_43_req"/></StgValue>
</operation>

<operation id="423" st_id="19" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc72:265 %gmem_load_44_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_12, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_44_req"/></StgValue>
</operation>

<operation id="424" st_id="19" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc72:279 %gmem_load_45_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_13, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_45_req"/></StgValue>
</operation>

<operation id="425" st_id="19" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc72:293 %gmem_load_46_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_14, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_46_req"/></StgValue>
</operation>

<operation id="426" st_id="19" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc72:307 %gmem_load_47_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_15, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_47_req"/></StgValue>
</operation>

<operation id="427" st_id="19" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc72:321 %gmem_load_48_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_16, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_48_req"/></StgValue>
</operation>
</state>

<state id="20" st_id="21">

<operation id="428" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="48" op_0_bw="32">
<![CDATA[
for.inc72:58 %p_cast129_mid2 = zext i32 %empty_43

]]></Node>
<StgValue><ssdm name="p_cast129_mid2"/></StgValue>
</operation>

<operation id="429" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc72:230 %tmp_22 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %tmp_21, i16 0

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="430" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="48" op_0_bw="32">
<![CDATA[
for.inc72:239 %gmem_load_42_cast = sext i32 %gmem_addr_10_read

]]></Node>
<StgValue><ssdm name="gmem_load_42_cast"/></StgValue>
</operation>

<operation id="431" st_id="20" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
for.inc72:240 %empty_78 = mul i48 %gmem_load_42_cast, i48 %p_cast129_mid2

]]></Node>
<StgValue><ssdm name="empty_78"/></StgValue>
</operation>

<operation id="432" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc72:241 %mul60_u0_32fixp_9 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %empty_78, i32 16, i32 47

]]></Node>
<StgValue><ssdm name="mul60_u0_32fixp_9"/></StgValue>
</operation>

<operation id="433" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc72:242 %add65_u0_32fixp_9 = add i32 %mul60_u0_32fixp_9, i32 %tmp_22

]]></Node>
<StgValue><ssdm name="add65_u0_32fixp_9"/></StgValue>
</operation>

<operation id="434" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc72:243 %tmp_23 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add65_u0_32fixp_9, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="435" st_id="20" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc72:252 %gmem_addr_11_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_11

]]></Node>
<StgValue><ssdm name="gmem_addr_11_read"/></StgValue>
</operation>

<operation id="436" st_id="20" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc72:265 %gmem_load_44_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_12, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_44_req"/></StgValue>
</operation>

<operation id="437" st_id="20" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc72:279 %gmem_load_45_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_13, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_45_req"/></StgValue>
</operation>

<operation id="438" st_id="20" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc72:293 %gmem_load_46_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_14, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_46_req"/></StgValue>
</operation>

<operation id="439" st_id="20" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc72:307 %gmem_load_47_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_15, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_47_req"/></StgValue>
</operation>

<operation id="440" st_id="20" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc72:321 %gmem_load_48_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_16, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_48_req"/></StgValue>
</operation>
</state>

<state id="21" st_id="22">

<operation id="441" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="48" op_0_bw="32">
<![CDATA[
for.inc72:63 %p_cast133_mid2 = zext i32 %empty_45

]]></Node>
<StgValue><ssdm name="p_cast133_mid2"/></StgValue>
</operation>

<operation id="442" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc72:244 %tmp_24 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %tmp_23, i16 0

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="443" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="48" op_0_bw="32">
<![CDATA[
for.inc72:253 %gmem_load_43_cast = sext i32 %gmem_addr_11_read

]]></Node>
<StgValue><ssdm name="gmem_load_43_cast"/></StgValue>
</operation>

<operation id="444" st_id="21" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
for.inc72:254 %empty_80 = mul i48 %gmem_load_43_cast, i48 %p_cast133_mid2

]]></Node>
<StgValue><ssdm name="empty_80"/></StgValue>
</operation>

<operation id="445" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc72:255 %mul60_u0_32fixp_s = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %empty_80, i32 16, i32 47

]]></Node>
<StgValue><ssdm name="mul60_u0_32fixp_s"/></StgValue>
</operation>

<operation id="446" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc72:256 %add65_u0_32fixp_10 = add i32 %mul60_u0_32fixp_s, i32 %tmp_24

]]></Node>
<StgValue><ssdm name="add65_u0_32fixp_10"/></StgValue>
</operation>

<operation id="447" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc72:257 %tmp_25 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add65_u0_32fixp_10, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="448" st_id="21" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc72:266 %gmem_addr_12_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_12

]]></Node>
<StgValue><ssdm name="gmem_addr_12_read"/></StgValue>
</operation>

<operation id="449" st_id="21" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc72:279 %gmem_load_45_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_13, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_45_req"/></StgValue>
</operation>

<operation id="450" st_id="21" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc72:293 %gmem_load_46_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_14, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_46_req"/></StgValue>
</operation>

<operation id="451" st_id="21" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc72:307 %gmem_load_47_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_15, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_47_req"/></StgValue>
</operation>

<operation id="452" st_id="21" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc72:321 %gmem_load_48_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_16, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_48_req"/></StgValue>
</operation>
</state>

<state id="22" st_id="23">

<operation id="453" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="48" op_0_bw="32">
<![CDATA[
for.inc72:68 %p_cast137_mid2 = zext i32 %empty_47

]]></Node>
<StgValue><ssdm name="p_cast137_mid2"/></StgValue>
</operation>

<operation id="454" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc72:258 %tmp_26 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %tmp_25, i16 0

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="455" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="48" op_0_bw="32">
<![CDATA[
for.inc72:267 %gmem_load_44_cast = sext i32 %gmem_addr_12_read

]]></Node>
<StgValue><ssdm name="gmem_load_44_cast"/></StgValue>
</operation>

<operation id="456" st_id="22" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
for.inc72:268 %empty_82 = mul i48 %gmem_load_44_cast, i48 %p_cast137_mid2

]]></Node>
<StgValue><ssdm name="empty_82"/></StgValue>
</operation>

<operation id="457" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc72:269 %mul60_u0_32fixp_10 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %empty_82, i32 16, i32 47

]]></Node>
<StgValue><ssdm name="mul60_u0_32fixp_10"/></StgValue>
</operation>

<operation id="458" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc72:270 %add65_u0_32fixp_11 = add i32 %mul60_u0_32fixp_10, i32 %tmp_26

]]></Node>
<StgValue><ssdm name="add65_u0_32fixp_11"/></StgValue>
</operation>

<operation id="459" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc72:271 %tmp_27 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add65_u0_32fixp_11, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="460" st_id="22" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc72:280 %gmem_addr_13_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_13

]]></Node>
<StgValue><ssdm name="gmem_addr_13_read"/></StgValue>
</operation>

<operation id="461" st_id="22" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc72:293 %gmem_load_46_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_14, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_46_req"/></StgValue>
</operation>

<operation id="462" st_id="22" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc72:307 %gmem_load_47_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_15, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_47_req"/></StgValue>
</operation>

<operation id="463" st_id="22" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc72:321 %gmem_load_48_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_16, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_48_req"/></StgValue>
</operation>
</state>

<state id="23" st_id="24">

<operation id="464" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="48" op_0_bw="32">
<![CDATA[
for.inc72:73 %p_cast141_mid2 = zext i32 %empty_49

]]></Node>
<StgValue><ssdm name="p_cast141_mid2"/></StgValue>
</operation>

<operation id="465" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc72:272 %tmp_28 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %tmp_27, i16 0

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="466" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="48" op_0_bw="32">
<![CDATA[
for.inc72:281 %gmem_load_45_cast = sext i32 %gmem_addr_13_read

]]></Node>
<StgValue><ssdm name="gmem_load_45_cast"/></StgValue>
</operation>

<operation id="467" st_id="23" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
for.inc72:282 %empty_84 = mul i48 %gmem_load_45_cast, i48 %p_cast141_mid2

]]></Node>
<StgValue><ssdm name="empty_84"/></StgValue>
</operation>

<operation id="468" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc72:283 %mul60_u0_32fixp_11 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %empty_84, i32 16, i32 47

]]></Node>
<StgValue><ssdm name="mul60_u0_32fixp_11"/></StgValue>
</operation>

<operation id="469" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc72:284 %add65_u0_32fixp_12 = add i32 %mul60_u0_32fixp_11, i32 %tmp_28

]]></Node>
<StgValue><ssdm name="add65_u0_32fixp_12"/></StgValue>
</operation>

<operation id="470" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc72:285 %tmp_29 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add65_u0_32fixp_12, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="471" st_id="23" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc72:294 %gmem_addr_14_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_14

]]></Node>
<StgValue><ssdm name="gmem_addr_14_read"/></StgValue>
</operation>

<operation id="472" st_id="23" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc72:307 %gmem_load_47_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_15, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_47_req"/></StgValue>
</operation>

<operation id="473" st_id="23" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc72:321 %gmem_load_48_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_16, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_48_req"/></StgValue>
</operation>
</state>

<state id="24" st_id="25">

<operation id="474" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="48" op_0_bw="32">
<![CDATA[
for.inc72:78 %p_cast145_mid2 = zext i32 %empty_51

]]></Node>
<StgValue><ssdm name="p_cast145_mid2"/></StgValue>
</operation>

<operation id="475" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc72:286 %tmp_30 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %tmp_29, i16 0

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="476" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="48" op_0_bw="32">
<![CDATA[
for.inc72:295 %gmem_load_46_cast = sext i32 %gmem_addr_14_read

]]></Node>
<StgValue><ssdm name="gmem_load_46_cast"/></StgValue>
</operation>

<operation id="477" st_id="24" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
for.inc72:296 %empty_86 = mul i48 %gmem_load_46_cast, i48 %p_cast145_mid2

]]></Node>
<StgValue><ssdm name="empty_86"/></StgValue>
</operation>

<operation id="478" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc72:297 %mul60_u0_32fixp_12 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %empty_86, i32 16, i32 47

]]></Node>
<StgValue><ssdm name="mul60_u0_32fixp_12"/></StgValue>
</operation>

<operation id="479" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc72:298 %add65_u0_32fixp_13 = add i32 %mul60_u0_32fixp_12, i32 %tmp_30

]]></Node>
<StgValue><ssdm name="add65_u0_32fixp_13"/></StgValue>
</operation>

<operation id="480" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc72:299 %tmp_31 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add65_u0_32fixp_13, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="481" st_id="24" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc72:308 %gmem_addr_15_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_15

]]></Node>
<StgValue><ssdm name="gmem_addr_15_read"/></StgValue>
</operation>

<operation id="482" st_id="24" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc72:321 %gmem_load_48_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_16, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_48_req"/></StgValue>
</operation>
</state>

<state id="25" st_id="26">

<operation id="483" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="48" op_0_bw="32">
<![CDATA[
for.inc72:83 %p_cast149_mid2 = zext i32 %empty_53

]]></Node>
<StgValue><ssdm name="p_cast149_mid2"/></StgValue>
</operation>

<operation id="484" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc72:300 %tmp_32 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %tmp_31, i16 0

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="485" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="48" op_0_bw="32">
<![CDATA[
for.inc72:309 %gmem_load_47_cast = sext i32 %gmem_addr_15_read

]]></Node>
<StgValue><ssdm name="gmem_load_47_cast"/></StgValue>
</operation>

<operation id="486" st_id="25" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
for.inc72:310 %empty_88 = mul i48 %gmem_load_47_cast, i48 %p_cast149_mid2

]]></Node>
<StgValue><ssdm name="empty_88"/></StgValue>
</operation>

<operation id="487" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc72:311 %mul60_u0_32fixp_13 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %empty_88, i32 16, i32 47

]]></Node>
<StgValue><ssdm name="mul60_u0_32fixp_13"/></StgValue>
</operation>

<operation id="488" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc72:312 %add65_u0_32fixp_14 = add i32 %mul60_u0_32fixp_13, i32 %tmp_32

]]></Node>
<StgValue><ssdm name="add65_u0_32fixp_14"/></StgValue>
</operation>

<operation id="489" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc72:313 %tmp_33 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add65_u0_32fixp_14, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="490" st_id="25" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc72:322 %gmem_addr_16_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_16

]]></Node>
<StgValue><ssdm name="gmem_addr_16_read"/></StgValue>
</operation>
</state>

<state id="26" st_id="27">

<operation id="491" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="48" op_0_bw="32">
<![CDATA[
for.inc72:88 %p_cast153_mid2 = zext i32 %empty_55

]]></Node>
<StgValue><ssdm name="p_cast153_mid2"/></StgValue>
</operation>

<operation id="492" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc72:314 %tmp_34 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %tmp_33, i16 0

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="493" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="48" op_0_bw="32">
<![CDATA[
for.inc72:323 %gmem_load_48_cast = sext i32 %gmem_addr_16_read

]]></Node>
<StgValue><ssdm name="gmem_load_48_cast"/></StgValue>
</operation>

<operation id="494" st_id="26" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
for.inc72:324 %empty_90 = mul i48 %gmem_load_48_cast, i48 %p_cast153_mid2

]]></Node>
<StgValue><ssdm name="empty_90"/></StgValue>
</operation>

<operation id="495" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc72:325 %mul60_u0_32fixp_14 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %empty_90, i32 16, i32 47

]]></Node>
<StgValue><ssdm name="mul60_u0_32fixp_14"/></StgValue>
</operation>

<operation id="496" st_id="26" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc72:326 %add65_u0_32fixp_15 = add i32 %mul60_u0_32fixp_14, i32 %tmp_34

]]></Node>
<StgValue><ssdm name="add65_u0_32fixp_15"/></StgValue>
</operation>

<operation id="497" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc72:327 %tmp_35 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add65_u0_32fixp_15, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="498" st_id="26" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc72:329 %gmem_addr_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i32 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_addr_req"/></StgValue>
</operation>
</state>

<state id="27" st_id="28">

<operation id="499" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="32" op_0_bw="16">
<![CDATA[
for.inc72:328 %tmp_77_cast = zext i16 %tmp_35

]]></Node>
<StgValue><ssdm name="tmp_77_cast"/></StgValue>
</operation>

<operation id="500" st_id="27" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0">
<![CDATA[
for.inc72:330 %write_ln0 = write void @_ssdm_op_Write.m_axi.i32P1A, i32 %gmem_addr, i32 %tmp_77_cast, i4 15

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>
</state>

<state id="28" st_id="29">

<operation id="501" st_id="28" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc72:331 %gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_resp"/></StgValue>
</operation>
</state>

<state id="29" st_id="30">

<operation id="502" st_id="29" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc72:331 %gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_resp"/></StgValue>
</operation>
</state>

<state id="30" st_id="31">

<operation id="503" st_id="30" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc72:331 %gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_resp"/></StgValue>
</operation>
</state>

<state id="31" st_id="32">

<operation id="504" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
for.inc72:90 %indvars_iv15_mid2 = select i1 %exitcond142434, i5 %indvars_iv_next16_dup414, i5 %indvars_iv15_load

]]></Node>
<StgValue><ssdm name="indvars_iv15_mid2"/></StgValue>
</operation>

<operation id="505" st_id="31" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc72:331 %gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_resp"/></StgValue>
</operation>

<operation id="506" st_id="31" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc72:332 %indvars_iv_next12 = add i5 %indvars_iv11_mid2, i5 1

]]></Node>
<StgValue><ssdm name="indvars_iv_next12"/></StgValue>
</operation>

<operation id="507" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc72:334 %store_ln0 = store i5 %indvars_iv15_mid2, i5 %indvars_iv15

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="508" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc72:335 %store_ln0 = store i5 %indvars_iv_next12, i5 %indvars_iv11

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>
</state>

<state id="32" st_id="33">

<operation id="509" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc72:1 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_65_4_VITIS_LOOP_67_5_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="510" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc72:2 %empty_22 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 256, i64 256, i64 256

]]></Node>
<StgValue><ssdm name="empty_22"/></StgValue>
</operation>

<operation id="511" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc72:89 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="512" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc72:91 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="513" st_id="32" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc72:331 %gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_resp"/></StgValue>
</operation>

<operation id="514" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="0" op_0_bw="0">
<![CDATA[
for.inc72:336 %br_ln0 = br void %VITIS_LOOP_70_6

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
