$date
	Wed Oct 07 17:39:03 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module stimulus $end
$var wire 1 ! ZERO $end
$var wire 64 " ALUResult [63:0] $end
$var reg 64 # A [63:0] $end
$var reg 4 $ ALUControl [3:0] $end
$var reg 64 % B [63:0] $end
$scope module test_mod $end
$var wire 4 & alu_control [3:0] $end
$var wire 64 ' in1 [63:0] $end
$var wire 64 ( in2 [63:0] $end
$var reg 64 ) alu_result [63:0] $end
$var reg 1 ! zero_flag $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b10111 #
b101010 %
b10111 '
b101010 (
b0 $
b0 &
b10 )
b10 "
0!
$end
#20
b1010111010100000101011110010111010001010101110101110001010101110 "
b1010111010100000101011110010111010001010101110101110001010101110 )
b0001 $
b0001 &
#40
b0000000000000000000000000000000000000000000000000000000000000001 "
b0000000000000000000000000000000000000000000000000000000000000001 )
b0010 $
b0010 &
#60
b1111111111111111111111111111111111111111111111111111111111101101 "
b1111111111111111111111111111111111111111111111111111111111101101 )
b0100 $
b0100 &
#80
b0000000000000000000000000000000000000000000000000000000000000001 "
b0000000000000000000000000000000000000000000000000000000000000001 )
b1000 $
b1000 &
#100
1!
b0000000000000000000000000000000000000000000000000000000000000000 "
b0000000000000000000000000000000000000000000000000000000000000000 )
b10111 #
b10111 '
b101010 %
b101010 (
#120
0!
b10011 "
b10011 )
b0100 $
b0100 &
#150
