INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Vivado/Fir/Fir.sim/sim_1/synth/func/xsim/fir_tb_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fir
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Vivado/Fir/Fir.srcs/sources_1/new/bram32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram32
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Vivado/Fir/Fir.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fir_tb
