Timing Analyzer report for OZY_JANUSV2
Fri Aug 11 15:45:56 2006
Version 6.0 Build 202 06/20/2006 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Clock Setup: 'IFCLK'
  6. Clock Setup: 'C16'
  7. tsu
  8. tco
  9. tpd
 10. th
 11. Ignored Timing Assignments
 12. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2006 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                                                                                     ;
+------------------------------+-------+---------------+------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From                                                                                                                           ; To                                                                                                                          ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 6.705 ns                                       ; FLAGC                                                                                                                          ; readfifo                                                                                                                    ; --         ; IFCLK    ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 10.032 ns                                      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|q_b[14]                            ; FD[14]                                                                                                                      ; IFCLK      ; --       ; 0            ;
; Worst-case tpd               ; N/A   ; None          ; 10.818 ns                                      ; C14                                                                                                                            ; GPIO9                                                                                                                       ; --         ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -3.820 ns                                      ; C15                                                                                                                            ; lr_data[0]                                                                                                                  ; --         ; C16      ; 0            ;
; Clock Setup: 'IFCLK'         ; N/A   ; None          ; 160.51 MHz ( period = 6.230 ns )               ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|rdptr_g[3]                                                  ; readfifo                                                                                                                    ; IFCLK      ; IFCLK    ; 0            ;
; Clock Setup: 'C16'           ; N/A   ; None          ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|alt_synch_pipe_jc8:ws_dgrp|dffpipe_dd9:dffpipe14|dffe16a[1] ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|ram_block5a0~porta_datain_reg15 ; C16        ; C16      ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;                                                                                                                                ;                                                                                                                             ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+------------+----------+--------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                               ;
+-------------------------------------------------------+--------------------+-----------------+---------------------------+-------------+
; Option                                                ; Setting            ; From            ; To                        ; Entity Name ;
+-------------------------------------------------------+--------------------+-----------------+---------------------------+-------------+
; Device Name                                           ; EP2C5Q208C8        ;                 ;                           ;             ;
; Timing Models                                         ; Final              ;                 ;                           ;             ;
; Number of source nodes to report per destination node ; 10                 ;                 ;                           ;             ;
; Number of destination nodes to report                 ; 10                 ;                 ;                           ;             ;
; Number of paths to report                             ; 200                ;                 ;                           ;             ;
; Report Minimum Timing Checks                          ; Off                ;                 ;                           ;             ;
; Use Fast Timing Models                                ; Off                ;                 ;                           ;             ;
; Report IO Paths Separately                            ; Off                ;                 ;                           ;             ;
; Default hold multicycle                               ; Same As Multicycle ;                 ;                           ;             ;
; Cut paths between unrelated clock domains             ; On                 ;                 ;                           ;             ;
; Cut off read during write signal paths                ; On                 ;                 ;                           ;             ;
; Cut off feedback from I/O pins                        ; On                 ;                 ;                           ;             ;
; Report Combined Fast/Slow Timing                      ; Off                ;                 ;                           ;             ;
; Ignore Clock Settings                                 ; Off                ;                 ;                           ;             ;
; Analyze latches as synchronous elements               ; On                 ;                 ;                           ;             ;
; Enable Recovery/Removal analysis                      ; Off                ;                 ;                           ;             ;
; Enable Clock Latency                                  ; Off                ;                 ;                           ;             ;
; Use TimeQuest Timing Analyzer                         ; Off                ;                 ;                           ;             ;
; Cut Timing Path                                       ; On                 ; delayed_wrptr_g ; rs_dgwp|dffpipe9|dffe10a  ; dcfifo_h9b1 ;
; Cut Timing Path                                       ; On                 ; rdptr_g         ; ws_dgrp|dffpipe14|dffe15a ; dcfifo_h9b1 ;
+-------------------------------------------------------+--------------------+-----------------+---------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; IFCLK           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; C16             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'IFCLK'                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                                          ; To                                                                                                                          ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 160.51 MHz ( period = 6.230 ns )                    ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|rdptr_g[3]                                                 ; readfifo                                                                                                                    ; IFCLK      ; IFCLK    ; None                        ; None                      ; 2.852 ns                ;
; N/A                                     ; 160.72 MHz ( period = 6.222 ns )                    ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|rdptr_g[3]                                                 ; fx2st.00000010                                                                                                              ; IFCLK      ; IFCLK    ; None                        ; None                      ; 2.848 ns                ;
; N/A                                     ; 162.39 MHz ( period = 6.158 ns )                    ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|rdptr_g[3]                                                 ; SLWR~reg0                                                                                                                   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 2.816 ns                ;
; N/A                                     ; 162.97 MHz ( period = 6.136 ns )                    ; readfifo                                                                                                                      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|ram_block5a0~portb_address_reg0 ; IFCLK      ; IFCLK    ; None                        ; None                      ; 2.861 ns                ;
; N/A                                     ; 162.97 MHz ( period = 6.136 ns )                    ; readfifo                                                                                                                      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|ram_block5a0~portb_address_reg1 ; IFCLK      ; IFCLK    ; None                        ; None                      ; 2.861 ns                ;
; N/A                                     ; 162.97 MHz ( period = 6.136 ns )                    ; readfifo                                                                                                                      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|ram_block5a0~portb_address_reg2 ; IFCLK      ; IFCLK    ; None                        ; None                      ; 2.861 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; readfifo                                                                                                                      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|q_b[0]                          ; IFCLK      ; IFCLK    ; None                        ; None                      ; 2.679 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; readfifo                                                                                                                      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|q_b[1]                          ; IFCLK      ; IFCLK    ; None                        ; None                      ; 2.679 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; readfifo                                                                                                                      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|q_b[2]                          ; IFCLK      ; IFCLK    ; None                        ; None                      ; 2.679 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; readfifo                                                                                                                      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|q_b[3]                          ; IFCLK      ; IFCLK    ; None                        ; None                      ; 2.679 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; readfifo                                                                                                                      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|q_b[4]                          ; IFCLK      ; IFCLK    ; None                        ; None                      ; 2.679 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; readfifo                                                                                                                      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|q_b[5]                          ; IFCLK      ; IFCLK    ; None                        ; None                      ; 2.679 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; readfifo                                                                                                                      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|q_b[6]                          ; IFCLK      ; IFCLK    ; None                        ; None                      ; 2.679 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; readfifo                                                                                                                      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|q_b[7]                          ; IFCLK      ; IFCLK    ; None                        ; None                      ; 2.679 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; readfifo                                                                                                                      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|q_b[8]                          ; IFCLK      ; IFCLK    ; None                        ; None                      ; 2.679 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; readfifo                                                                                                                      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|q_b[9]                          ; IFCLK      ; IFCLK    ; None                        ; None                      ; 2.679 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; readfifo                                                                                                                      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|q_b[10]                         ; IFCLK      ; IFCLK    ; None                        ; None                      ; 2.679 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; readfifo                                                                                                                      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|q_b[11]                         ; IFCLK      ; IFCLK    ; None                        ; None                      ; 2.679 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; readfifo                                                                                                                      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|q_b[12]                         ; IFCLK      ; IFCLK    ; None                        ; None                      ; 2.679 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; readfifo                                                                                                                      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|q_b[13]                         ; IFCLK      ; IFCLK    ; None                        ; None                      ; 2.679 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; readfifo                                                                                                                      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|q_b[14]                         ; IFCLK      ; IFCLK    ; None                        ; None                      ; 2.679 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; readfifo                                                                                                                      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|q_b[15]                         ; IFCLK      ; IFCLK    ; None                        ; None                      ; 2.679 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|rdptr_g[2]                                                 ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|ram_block5a0~portb_address_reg0 ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.618 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|rdptr_g[2]                                                 ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|ram_block5a0~portb_address_reg1 ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.618 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|rdptr_g[2]                                                 ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|ram_block5a0~portb_address_reg2 ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.618 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|rdptr_g[3]                                                 ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|ram_block5a0~portb_address_reg0 ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.365 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|rdptr_g[3]                                                 ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|ram_block5a0~portb_address_reg1 ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.365 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|rdptr_g[3]                                                 ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|ram_block5a0~portb_address_reg2 ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.365 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|alt_synch_pipe_ic8:rs_dgwp|dffpipe_cd9:dffpipe9|dffe11a[0] ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|ram_block5a0~portb_address_reg0 ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.318 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|alt_synch_pipe_ic8:rs_dgwp|dffpipe_cd9:dffpipe9|dffe11a[0] ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|ram_block5a0~portb_address_reg1 ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.318 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|alt_synch_pipe_ic8:rs_dgwp|dffpipe_cd9:dffpipe9|dffe11a[0] ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|ram_block5a0~portb_address_reg2 ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.318 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|rdptr_g[0]                                                 ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|ram_block5a0~portb_address_reg0 ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.238 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|rdptr_g[0]                                                 ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|ram_block5a0~portb_address_reg1 ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.238 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|rdptr_g[0]                                                 ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|ram_block5a0~portb_address_reg2 ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.238 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|alt_synch_pipe_ic8:rs_dgwp|dffpipe_cd9:dffpipe9|dffe11a[3] ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|ram_block5a0~portb_address_reg0 ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.105 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|alt_synch_pipe_ic8:rs_dgwp|dffpipe_cd9:dffpipe9|dffe11a[3] ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|ram_block5a0~portb_address_reg1 ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.105 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|alt_synch_pipe_ic8:rs_dgwp|dffpipe_cd9:dffpipe9|dffe11a[3] ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|ram_block5a0~portb_address_reg2 ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.105 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|rdptr_g[1]                                                 ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|ram_block5a0~portb_address_reg0 ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.917 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|rdptr_g[1]                                                 ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|ram_block5a0~portb_address_reg1 ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.917 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|rdptr_g[1]                                                 ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|ram_block5a0~portb_address_reg2 ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.917 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|p0addr                                                     ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|ram_block5a0~portb_address_reg0 ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.903 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|p0addr                                                     ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|ram_block5a0~portb_address_reg1 ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.903 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|p0addr                                                     ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|ram_block5a0~portb_address_reg2 ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.903 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|rdptr_g[3]                                                 ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|q_b[0]                          ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.763 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|rdptr_g[3]                                                 ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|q_b[1]                          ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.763 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|rdptr_g[3]                                                 ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|q_b[2]                          ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.763 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|rdptr_g[3]                                                 ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|q_b[3]                          ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.763 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|rdptr_g[3]                                                 ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|q_b[4]                          ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.763 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|rdptr_g[3]                                                 ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|q_b[5]                          ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.763 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|rdptr_g[3]                                                 ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|q_b[6]                          ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.763 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|rdptr_g[3]                                                 ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|q_b[7]                          ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.763 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|rdptr_g[3]                                                 ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|q_b[8]                          ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.763 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|rdptr_g[3]                                                 ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|q_b[9]                          ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.763 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|rdptr_g[3]                                                 ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|q_b[10]                         ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.763 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|rdptr_g[3]                                                 ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|q_b[11]                         ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.763 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|rdptr_g[3]                                                 ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|q_b[12]                         ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.763 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|rdptr_g[3]                                                 ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|q_b[13]                         ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.763 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|rdptr_g[3]                                                 ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|q_b[14]                         ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.763 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|rdptr_g[3]                                                 ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|q_b[15]                         ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.763 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|ram_block5a0~portb_address_reg0   ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|q_b[0]                          ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.639 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|ram_block5a0~portb_address_reg1   ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|q_b[0]                          ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.639 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|ram_block5a0~portb_address_reg2   ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|q_b[0]                          ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.639 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|ram_block5a0~portb_address_reg0   ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|q_b[1]                          ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.639 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|ram_block5a0~portb_address_reg1   ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|q_b[1]                          ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.639 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|ram_block5a0~portb_address_reg2   ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|q_b[1]                          ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.639 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|ram_block5a0~portb_address_reg0   ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|q_b[2]                          ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.639 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|ram_block5a0~portb_address_reg1   ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|q_b[2]                          ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.639 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|ram_block5a0~portb_address_reg2   ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|q_b[2]                          ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.639 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|ram_block5a0~portb_address_reg0   ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|q_b[3]                          ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.639 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|ram_block5a0~portb_address_reg1   ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|q_b[3]                          ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.639 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|ram_block5a0~portb_address_reg2   ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|q_b[3]                          ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.639 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|ram_block5a0~portb_address_reg0   ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|q_b[4]                          ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.639 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|ram_block5a0~portb_address_reg1   ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|q_b[4]                          ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.639 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|ram_block5a0~portb_address_reg2   ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|q_b[4]                          ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.639 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|ram_block5a0~portb_address_reg0   ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|q_b[5]                          ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.639 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|ram_block5a0~portb_address_reg1   ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|q_b[5]                          ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.639 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|ram_block5a0~portb_address_reg2   ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|q_b[5]                          ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.639 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|ram_block5a0~portb_address_reg0   ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|q_b[6]                          ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.639 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|ram_block5a0~portb_address_reg1   ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|q_b[6]                          ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.639 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|ram_block5a0~portb_address_reg2   ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|q_b[6]                          ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.639 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|ram_block5a0~portb_address_reg0   ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|q_b[7]                          ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.639 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|ram_block5a0~portb_address_reg1   ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|q_b[7]                          ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.639 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|ram_block5a0~portb_address_reg2   ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|q_b[7]                          ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.639 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|ram_block5a0~portb_address_reg0   ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|q_b[8]                          ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.639 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|ram_block5a0~portb_address_reg1   ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|q_b[8]                          ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.639 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|ram_block5a0~portb_address_reg2   ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|q_b[8]                          ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.639 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|ram_block5a0~portb_address_reg0   ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|q_b[9]                          ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.639 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|ram_block5a0~portb_address_reg1   ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|q_b[9]                          ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.639 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|ram_block5a0~portb_address_reg2   ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|q_b[9]                          ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.639 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|ram_block5a0~portb_address_reg0   ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|q_b[10]                         ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.639 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|ram_block5a0~portb_address_reg1   ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|q_b[10]                         ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.639 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|ram_block5a0~portb_address_reg2   ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|q_b[10]                         ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.639 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|ram_block5a0~portb_address_reg0   ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|q_b[11]                         ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.639 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|ram_block5a0~portb_address_reg1   ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|q_b[11]                         ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.639 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|ram_block5a0~portb_address_reg2   ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|q_b[11]                         ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.639 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|ram_block5a0~portb_address_reg0   ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|q_b[12]                         ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.639 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|ram_block5a0~portb_address_reg1   ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|q_b[12]                         ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.639 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|ram_block5a0~portb_address_reg2   ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|q_b[12]                         ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.639 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|ram_block5a0~portb_address_reg0   ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|q_b[13]                         ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.639 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|ram_block5a0~portb_address_reg1   ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|q_b[13]                         ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.639 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|ram_block5a0~portb_address_reg2   ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|q_b[13]                         ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.639 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|ram_block5a0~portb_address_reg0   ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|q_b[14]                         ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.639 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|ram_block5a0~portb_address_reg1   ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|q_b[14]                         ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.639 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|ram_block5a0~portb_address_reg2   ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|q_b[14]                         ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.639 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|ram_block5a0~portb_address_reg0   ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|q_b[15]                         ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.639 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|ram_block5a0~portb_address_reg1   ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|q_b[15]                         ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.639 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|ram_block5a0~portb_address_reg2   ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|q_b[15]                         ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.639 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|alt_synch_pipe_ic8:rs_dgwp|dffpipe_cd9:dffpipe9|dffe11a[2] ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|ram_block5a0~portb_address_reg0 ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.684 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|alt_synch_pipe_ic8:rs_dgwp|dffpipe_cd9:dffpipe9|dffe11a[2] ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|ram_block5a0~portb_address_reg1 ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.684 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|alt_synch_pipe_ic8:rs_dgwp|dffpipe_cd9:dffpipe9|dffe11a[2] ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|ram_block5a0~portb_address_reg2 ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.684 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|rdptr_g[2]                                                 ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|q_b[0]                          ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.533 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|rdptr_g[2]                                                 ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|q_b[1]                          ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.533 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|rdptr_g[2]                                                 ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|q_b[2]                          ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.533 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|rdptr_g[2]                                                 ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|q_b[3]                          ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.533 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|rdptr_g[2]                                                 ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|q_b[4]                          ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.533 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|rdptr_g[2]                                                 ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|q_b[5]                          ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.533 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|rdptr_g[2]                                                 ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|q_b[6]                          ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.533 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|rdptr_g[2]                                                 ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|q_b[7]                          ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.533 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|rdptr_g[2]                                                 ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|q_b[8]                          ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.533 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|rdptr_g[2]                                                 ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|q_b[9]                          ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.533 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|rdptr_g[2]                                                 ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|q_b[10]                         ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.533 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|rdptr_g[2]                                                 ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|q_b[11]                         ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.533 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|rdptr_g[2]                                                 ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|q_b[12]                         ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.533 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|rdptr_g[2]                                                 ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|q_b[13]                         ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.533 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|rdptr_g[2]                                                 ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|q_b[14]                         ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.533 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|rdptr_g[2]                                                 ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|q_b[15]                         ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.533 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|alt_synch_pipe_ic8:rs_dgwp|dffpipe_cd9:dffpipe9|dffe11a[3] ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|q_b[0]                          ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.503 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|alt_synch_pipe_ic8:rs_dgwp|dffpipe_cd9:dffpipe9|dffe11a[3] ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|q_b[1]                          ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.503 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|alt_synch_pipe_ic8:rs_dgwp|dffpipe_cd9:dffpipe9|dffe11a[3] ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|q_b[2]                          ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.503 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|alt_synch_pipe_ic8:rs_dgwp|dffpipe_cd9:dffpipe9|dffe11a[3] ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|q_b[3]                          ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.503 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|alt_synch_pipe_ic8:rs_dgwp|dffpipe_cd9:dffpipe9|dffe11a[3] ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|q_b[4]                          ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.503 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|alt_synch_pipe_ic8:rs_dgwp|dffpipe_cd9:dffpipe9|dffe11a[3] ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|q_b[5]                          ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.503 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|alt_synch_pipe_ic8:rs_dgwp|dffpipe_cd9:dffpipe9|dffe11a[3] ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|q_b[6]                          ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.503 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|alt_synch_pipe_ic8:rs_dgwp|dffpipe_cd9:dffpipe9|dffe11a[3] ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|q_b[7]                          ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.503 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|alt_synch_pipe_ic8:rs_dgwp|dffpipe_cd9:dffpipe9|dffe11a[3] ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|q_b[8]                          ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.503 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|alt_synch_pipe_ic8:rs_dgwp|dffpipe_cd9:dffpipe9|dffe11a[3] ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|q_b[9]                          ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.503 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|alt_synch_pipe_ic8:rs_dgwp|dffpipe_cd9:dffpipe9|dffe11a[3] ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|q_b[10]                         ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.503 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|alt_synch_pipe_ic8:rs_dgwp|dffpipe_cd9:dffpipe9|dffe11a[3] ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|q_b[11]                         ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.503 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|alt_synch_pipe_ic8:rs_dgwp|dffpipe_cd9:dffpipe9|dffe11a[3] ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|q_b[12]                         ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.503 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|alt_synch_pipe_ic8:rs_dgwp|dffpipe_cd9:dffpipe9|dffe11a[3] ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|q_b[13]                         ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.503 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|alt_synch_pipe_ic8:rs_dgwp|dffpipe_cd9:dffpipe9|dffe11a[3] ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|q_b[14]                         ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.503 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|alt_synch_pipe_ic8:rs_dgwp|dffpipe_cd9:dffpipe9|dffe11a[3] ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|q_b[15]                         ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.503 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|alt_synch_pipe_ic8:rs_dgwp|dffpipe_cd9:dffpipe9|dffe11a[1] ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|ram_block5a0~portb_address_reg0 ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.378 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|alt_synch_pipe_ic8:rs_dgwp|dffpipe_cd9:dffpipe9|dffe11a[1] ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|ram_block5a0~portb_address_reg1 ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.378 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|alt_synch_pipe_ic8:rs_dgwp|dffpipe_cd9:dffpipe9|dffe11a[1] ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|ram_block5a0~portb_address_reg2 ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.378 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|rdptr_g[1]                                                 ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|q_b[0]                          ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.315 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|rdptr_g[1]                                                 ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|q_b[1]                          ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.315 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|rdptr_g[1]                                                 ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|q_b[2]                          ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.315 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|rdptr_g[1]                                                 ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|q_b[3]                          ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.315 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|rdptr_g[1]                                                 ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|q_b[4]                          ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.315 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|rdptr_g[1]                                                 ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|q_b[5]                          ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.315 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|rdptr_g[1]                                                 ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|q_b[6]                          ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.315 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|rdptr_g[1]                                                 ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|q_b[7]                          ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.315 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|rdptr_g[1]                                                 ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|q_b[8]                          ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.315 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|rdptr_g[1]                                                 ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|q_b[9]                          ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.315 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|rdptr_g[1]                                                 ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|q_b[10]                         ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.315 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|rdptr_g[1]                                                 ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|q_b[11]                         ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.315 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|rdptr_g[1]                                                 ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|q_b[12]                         ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.315 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|rdptr_g[1]                                                 ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|q_b[13]                         ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.315 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|rdptr_g[1]                                                 ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|q_b[14]                         ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.315 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|rdptr_g[1]                                                 ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|q_b[15]                         ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.315 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|alt_synch_pipe_ic8:rs_dgwp|dffpipe_cd9:dffpipe9|dffe11a[0] ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|q_b[0]                          ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.233 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|alt_synch_pipe_ic8:rs_dgwp|dffpipe_cd9:dffpipe9|dffe11a[0] ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|q_b[1]                          ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.233 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|alt_synch_pipe_ic8:rs_dgwp|dffpipe_cd9:dffpipe9|dffe11a[0] ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|q_b[2]                          ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.233 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|alt_synch_pipe_ic8:rs_dgwp|dffpipe_cd9:dffpipe9|dffe11a[0] ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|q_b[3]                          ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.233 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|alt_synch_pipe_ic8:rs_dgwp|dffpipe_cd9:dffpipe9|dffe11a[0] ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|q_b[4]                          ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.233 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|alt_synch_pipe_ic8:rs_dgwp|dffpipe_cd9:dffpipe9|dffe11a[0] ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|q_b[5]                          ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.233 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|alt_synch_pipe_ic8:rs_dgwp|dffpipe_cd9:dffpipe9|dffe11a[0] ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|q_b[6]                          ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.233 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|alt_synch_pipe_ic8:rs_dgwp|dffpipe_cd9:dffpipe9|dffe11a[0] ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|q_b[7]                          ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.233 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|alt_synch_pipe_ic8:rs_dgwp|dffpipe_cd9:dffpipe9|dffe11a[0] ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|q_b[8]                          ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.233 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|alt_synch_pipe_ic8:rs_dgwp|dffpipe_cd9:dffpipe9|dffe11a[0] ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|q_b[9]                          ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.233 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|alt_synch_pipe_ic8:rs_dgwp|dffpipe_cd9:dffpipe9|dffe11a[0] ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|q_b[10]                         ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.233 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|alt_synch_pipe_ic8:rs_dgwp|dffpipe_cd9:dffpipe9|dffe11a[0] ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|q_b[11]                         ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.233 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|alt_synch_pipe_ic8:rs_dgwp|dffpipe_cd9:dffpipe9|dffe11a[0] ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|q_b[12]                         ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.233 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|alt_synch_pipe_ic8:rs_dgwp|dffpipe_cd9:dffpipe9|dffe11a[0] ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|q_b[13]                         ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.233 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|alt_synch_pipe_ic8:rs_dgwp|dffpipe_cd9:dffpipe9|dffe11a[0] ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|q_b[14]                         ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.233 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|alt_synch_pipe_ic8:rs_dgwp|dffpipe_cd9:dffpipe9|dffe11a[0] ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|q_b[15]                         ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.233 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|rdptr_g[0]                                                 ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|q_b[0]                          ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.153 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|rdptr_g[0]                                                 ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|q_b[1]                          ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.153 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|rdptr_g[0]                                                 ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|q_b[2]                          ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.153 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|rdptr_g[0]                                                 ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|q_b[3]                          ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.153 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|rdptr_g[0]                                                 ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|q_b[4]                          ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.153 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|rdptr_g[0]                                                 ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|q_b[5]                          ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.153 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|rdptr_g[0]                                                 ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|q_b[6]                          ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.153 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|rdptr_g[0]                                                 ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|q_b[7]                          ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.153 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|rdptr_g[0]                                                 ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|q_b[8]                          ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.153 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|rdptr_g[0]                                                 ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|q_b[9]                          ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.153 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|rdptr_g[0]                                                 ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|q_b[10]                         ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.153 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|rdptr_g[0]                                                 ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|q_b[11]                         ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.153 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|rdptr_g[0]                                                 ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|q_b[12]                         ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.153 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|rdptr_g[0]                                                 ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|q_b[13]                         ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.153 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|rdptr_g[0]                                                 ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|q_b[14]                         ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.153 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|rdptr_g[0]                                                 ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|q_b[15]                         ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.153 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|alt_synch_pipe_ic8:rs_dgwp|dffpipe_cd9:dffpipe9|dffe11a[1] ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|q_b[8]                          ; IFCLK      ; IFCLK    ; None                        ; None                      ; 2.776 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|alt_synch_pipe_ic8:rs_dgwp|dffpipe_cd9:dffpipe9|dffe11a[1] ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|q_b[9]                          ; IFCLK      ; IFCLK    ; None                        ; None                      ; 2.776 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|alt_synch_pipe_ic8:rs_dgwp|dffpipe_cd9:dffpipe9|dffe11a[1] ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|q_b[10]                         ; IFCLK      ; IFCLK    ; None                        ; None                      ; 2.776 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|alt_synch_pipe_ic8:rs_dgwp|dffpipe_cd9:dffpipe9|dffe11a[1] ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|q_b[11]                         ; IFCLK      ; IFCLK    ; None                        ; None                      ; 2.776 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|alt_synch_pipe_ic8:rs_dgwp|dffpipe_cd9:dffpipe9|dffe11a[1] ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|q_b[12]                         ; IFCLK      ; IFCLK    ; None                        ; None                      ; 2.776 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|alt_synch_pipe_ic8:rs_dgwp|dffpipe_cd9:dffpipe9|dffe11a[1] ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|q_b[13]                         ; IFCLK      ; IFCLK    ; None                        ; None                      ; 2.776 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|alt_synch_pipe_ic8:rs_dgwp|dffpipe_cd9:dffpipe9|dffe11a[1] ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|q_b[14]                         ; IFCLK      ; IFCLK    ; None                        ; None                      ; 2.776 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                               ;                                                                                                                             ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'C16'                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                                           ; To                                                                                                                          ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|alt_synch_pipe_jc8:ws_dgrp|dffpipe_dd9:dffpipe14|dffe16a[1] ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|ram_block5a0~porta_datain_reg0  ; C16        ; C16      ; None                        ; None                      ; 3.841 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|alt_synch_pipe_jc8:ws_dgrp|dffpipe_dd9:dffpipe14|dffe16a[1] ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|ram_block5a0~porta_address_reg0 ; C16        ; C16      ; None                        ; None                      ; 3.842 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|alt_synch_pipe_jc8:ws_dgrp|dffpipe_dd9:dffpipe14|dffe16a[1] ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|ram_block5a0~porta_address_reg1 ; C16        ; C16      ; None                        ; None                      ; 3.842 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|alt_synch_pipe_jc8:ws_dgrp|dffpipe_dd9:dffpipe14|dffe16a[1] ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|ram_block5a0~porta_address_reg2 ; C16        ; C16      ; None                        ; None                      ; 3.842 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|alt_synch_pipe_jc8:ws_dgrp|dffpipe_dd9:dffpipe14|dffe16a[1] ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|ram_block5a0~porta_datain_reg1  ; C16        ; C16      ; None                        ; None                      ; 3.841 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|alt_synch_pipe_jc8:ws_dgrp|dffpipe_dd9:dffpipe14|dffe16a[1] ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|ram_block5a0~porta_datain_reg2  ; C16        ; C16      ; None                        ; None                      ; 3.841 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|alt_synch_pipe_jc8:ws_dgrp|dffpipe_dd9:dffpipe14|dffe16a[1] ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|ram_block5a0~porta_datain_reg3  ; C16        ; C16      ; None                        ; None                      ; 3.841 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|alt_synch_pipe_jc8:ws_dgrp|dffpipe_dd9:dffpipe14|dffe16a[1] ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|ram_block5a0~porta_datain_reg4  ; C16        ; C16      ; None                        ; None                      ; 3.841 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|alt_synch_pipe_jc8:ws_dgrp|dffpipe_dd9:dffpipe14|dffe16a[1] ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|ram_block5a0~porta_datain_reg5  ; C16        ; C16      ; None                        ; None                      ; 3.841 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|alt_synch_pipe_jc8:ws_dgrp|dffpipe_dd9:dffpipe14|dffe16a[1] ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|ram_block5a0~porta_datain_reg6  ; C16        ; C16      ; None                        ; None                      ; 3.841 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|alt_synch_pipe_jc8:ws_dgrp|dffpipe_dd9:dffpipe14|dffe16a[1] ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|ram_block5a0~porta_datain_reg7  ; C16        ; C16      ; None                        ; None                      ; 3.841 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|alt_synch_pipe_jc8:ws_dgrp|dffpipe_dd9:dffpipe14|dffe16a[1] ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|ram_block5a0~porta_datain_reg8  ; C16        ; C16      ; None                        ; None                      ; 3.841 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|alt_synch_pipe_jc8:ws_dgrp|dffpipe_dd9:dffpipe14|dffe16a[1] ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|ram_block5a0~porta_datain_reg9  ; C16        ; C16      ; None                        ; None                      ; 3.841 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|alt_synch_pipe_jc8:ws_dgrp|dffpipe_dd9:dffpipe14|dffe16a[1] ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|ram_block5a0~porta_datain_reg10 ; C16        ; C16      ; None                        ; None                      ; 3.841 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|alt_synch_pipe_jc8:ws_dgrp|dffpipe_dd9:dffpipe14|dffe16a[1] ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|ram_block5a0~porta_datain_reg11 ; C16        ; C16      ; None                        ; None                      ; 3.841 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|alt_synch_pipe_jc8:ws_dgrp|dffpipe_dd9:dffpipe14|dffe16a[1] ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|ram_block5a0~porta_datain_reg12 ; C16        ; C16      ; None                        ; None                      ; 3.841 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|alt_synch_pipe_jc8:ws_dgrp|dffpipe_dd9:dffpipe14|dffe16a[1] ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|ram_block5a0~porta_datain_reg13 ; C16        ; C16      ; None                        ; None                      ; 3.841 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|alt_synch_pipe_jc8:ws_dgrp|dffpipe_dd9:dffpipe14|dffe16a[1] ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|ram_block5a0~porta_datain_reg14 ; C16        ; C16      ; None                        ; None                      ; 3.841 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|alt_synch_pipe_jc8:ws_dgrp|dffpipe_dd9:dffpipe14|dffe16a[1] ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|ram_block5a0~porta_datain_reg15 ; C16        ; C16      ; None                        ; None                      ; 3.841 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|a_graycounter_517:wrptr_gp|power_modified_counter_values[1] ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|ram_block5a0~porta_datain_reg0  ; C16        ; C16      ; None                        ; None                      ; 3.834 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|a_graycounter_517:wrptr_gp|power_modified_counter_values[1] ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|ram_block5a0~porta_address_reg0 ; C16        ; C16      ; None                        ; None                      ; 3.835 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|a_graycounter_517:wrptr_gp|power_modified_counter_values[1] ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|ram_block5a0~porta_address_reg1 ; C16        ; C16      ; None                        ; None                      ; 3.835 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|a_graycounter_517:wrptr_gp|power_modified_counter_values[1] ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|ram_block5a0~porta_address_reg2 ; C16        ; C16      ; None                        ; None                      ; 3.835 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|a_graycounter_517:wrptr_gp|power_modified_counter_values[1] ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|ram_block5a0~porta_datain_reg1  ; C16        ; C16      ; None                        ; None                      ; 3.834 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|a_graycounter_517:wrptr_gp|power_modified_counter_values[1] ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|ram_block5a0~porta_datain_reg2  ; C16        ; C16      ; None                        ; None                      ; 3.834 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|a_graycounter_517:wrptr_gp|power_modified_counter_values[1] ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|ram_block5a0~porta_datain_reg3  ; C16        ; C16      ; None                        ; None                      ; 3.834 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|a_graycounter_517:wrptr_gp|power_modified_counter_values[1] ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|ram_block5a0~porta_datain_reg4  ; C16        ; C16      ; None                        ; None                      ; 3.834 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|a_graycounter_517:wrptr_gp|power_modified_counter_values[1] ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|ram_block5a0~porta_datain_reg5  ; C16        ; C16      ; None                        ; None                      ; 3.834 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|a_graycounter_517:wrptr_gp|power_modified_counter_values[1] ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|ram_block5a0~porta_datain_reg6  ; C16        ; C16      ; None                        ; None                      ; 3.834 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|a_graycounter_517:wrptr_gp|power_modified_counter_values[1] ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|ram_block5a0~porta_datain_reg7  ; C16        ; C16      ; None                        ; None                      ; 3.834 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|a_graycounter_517:wrptr_gp|power_modified_counter_values[1] ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|ram_block5a0~porta_datain_reg8  ; C16        ; C16      ; None                        ; None                      ; 3.834 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|a_graycounter_517:wrptr_gp|power_modified_counter_values[1] ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|ram_block5a0~porta_datain_reg9  ; C16        ; C16      ; None                        ; None                      ; 3.834 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|a_graycounter_517:wrptr_gp|power_modified_counter_values[1] ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|ram_block5a0~porta_datain_reg10 ; C16        ; C16      ; None                        ; None                      ; 3.834 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|a_graycounter_517:wrptr_gp|power_modified_counter_values[1] ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|ram_block5a0~porta_datain_reg11 ; C16        ; C16      ; None                        ; None                      ; 3.834 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|a_graycounter_517:wrptr_gp|power_modified_counter_values[1] ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|ram_block5a0~porta_datain_reg12 ; C16        ; C16      ; None                        ; None                      ; 3.834 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|a_graycounter_517:wrptr_gp|power_modified_counter_values[1] ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|ram_block5a0~porta_datain_reg13 ; C16        ; C16      ; None                        ; None                      ; 3.834 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|a_graycounter_517:wrptr_gp|power_modified_counter_values[1] ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|ram_block5a0~porta_datain_reg14 ; C16        ; C16      ; None                        ; None                      ; 3.834 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|a_graycounter_517:wrptr_gp|power_modified_counter_values[1] ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|ram_block5a0~porta_datain_reg15 ; C16        ; C16      ; None                        ; None                      ; 3.834 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|a_graycounter_517:wrptr_gp|power_modified_counter_values[2] ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|ram_block5a0~porta_datain_reg0  ; C16        ; C16      ; None                        ; None                      ; 3.737 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|a_graycounter_517:wrptr_gp|power_modified_counter_values[2] ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|ram_block5a0~porta_address_reg0 ; C16        ; C16      ; None                        ; None                      ; 3.738 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|a_graycounter_517:wrptr_gp|power_modified_counter_values[2] ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|ram_block5a0~porta_address_reg1 ; C16        ; C16      ; None                        ; None                      ; 3.738 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|a_graycounter_517:wrptr_gp|power_modified_counter_values[2] ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|ram_block5a0~porta_address_reg2 ; C16        ; C16      ; None                        ; None                      ; 3.738 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|a_graycounter_517:wrptr_gp|power_modified_counter_values[2] ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|ram_block5a0~porta_datain_reg1  ; C16        ; C16      ; None                        ; None                      ; 3.737 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|a_graycounter_517:wrptr_gp|power_modified_counter_values[2] ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|ram_block5a0~porta_datain_reg2  ; C16        ; C16      ; None                        ; None                      ; 3.737 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|a_graycounter_517:wrptr_gp|power_modified_counter_values[2] ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|ram_block5a0~porta_datain_reg3  ; C16        ; C16      ; None                        ; None                      ; 3.737 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|a_graycounter_517:wrptr_gp|power_modified_counter_values[2] ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|ram_block5a0~porta_datain_reg4  ; C16        ; C16      ; None                        ; None                      ; 3.737 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|a_graycounter_517:wrptr_gp|power_modified_counter_values[2] ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|ram_block5a0~porta_datain_reg5  ; C16        ; C16      ; None                        ; None                      ; 3.737 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|a_graycounter_517:wrptr_gp|power_modified_counter_values[2] ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|ram_block5a0~porta_datain_reg6  ; C16        ; C16      ; None                        ; None                      ; 3.737 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|a_graycounter_517:wrptr_gp|power_modified_counter_values[2] ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|ram_block5a0~porta_datain_reg7  ; C16        ; C16      ; None                        ; None                      ; 3.737 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|a_graycounter_517:wrptr_gp|power_modified_counter_values[2] ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|ram_block5a0~porta_datain_reg8  ; C16        ; C16      ; None                        ; None                      ; 3.737 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|a_graycounter_517:wrptr_gp|power_modified_counter_values[2] ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|ram_block5a0~porta_datain_reg9  ; C16        ; C16      ; None                        ; None                      ; 3.737 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|a_graycounter_517:wrptr_gp|power_modified_counter_values[2] ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|ram_block5a0~porta_datain_reg10 ; C16        ; C16      ; None                        ; None                      ; 3.737 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|a_graycounter_517:wrptr_gp|power_modified_counter_values[2] ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|ram_block5a0~porta_datain_reg11 ; C16        ; C16      ; None                        ; None                      ; 3.737 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|a_graycounter_517:wrptr_gp|power_modified_counter_values[2] ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|ram_block5a0~porta_datain_reg12 ; C16        ; C16      ; None                        ; None                      ; 3.737 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|a_graycounter_517:wrptr_gp|power_modified_counter_values[2] ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|ram_block5a0~porta_datain_reg13 ; C16        ; C16      ; None                        ; None                      ; 3.737 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|a_graycounter_517:wrptr_gp|power_modified_counter_values[2] ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|ram_block5a0~porta_datain_reg14 ; C16        ; C16      ; None                        ; None                      ; 3.737 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|a_graycounter_517:wrptr_gp|power_modified_counter_values[2] ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|ram_block5a0~porta_datain_reg15 ; C16        ; C16      ; None                        ; None                      ; 3.737 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|ram_block5a0~porta_datain_reg0     ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|ram_block5a0~porta_memory_reg0  ; C16        ; C16      ; None                        ; None                      ; 2.931 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|ram_block5a0~porta_datain_reg1     ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|ram_block5a1~porta_memory_reg0  ; C16        ; C16      ; None                        ; None                      ; 2.931 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|ram_block5a0~porta_datain_reg2     ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|ram_block5a2~porta_memory_reg0  ; C16        ; C16      ; None                        ; None                      ; 2.931 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|ram_block5a0~porta_datain_reg3     ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|ram_block5a3~porta_memory_reg0  ; C16        ; C16      ; None                        ; None                      ; 2.931 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|ram_block5a0~porta_datain_reg4     ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|ram_block5a4~porta_memory_reg0  ; C16        ; C16      ; None                        ; None                      ; 2.931 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|ram_block5a0~porta_datain_reg5     ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|ram_block5a5~porta_memory_reg0  ; C16        ; C16      ; None                        ; None                      ; 2.931 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|ram_block5a0~porta_datain_reg6     ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|ram_block5a6~porta_memory_reg0  ; C16        ; C16      ; None                        ; None                      ; 2.931 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|ram_block5a0~porta_datain_reg7     ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|ram_block5a7~porta_memory_reg0  ; C16        ; C16      ; None                        ; None                      ; 2.931 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|ram_block5a0~porta_datain_reg8     ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|ram_block5a8~porta_memory_reg0  ; C16        ; C16      ; None                        ; None                      ; 2.931 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|ram_block5a0~porta_datain_reg9     ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|ram_block5a9~porta_memory_reg0  ; C16        ; C16      ; None                        ; None                      ; 2.931 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|ram_block5a0~porta_datain_reg10    ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|ram_block5a10~porta_memory_reg0 ; C16        ; C16      ; None                        ; None                      ; 2.931 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|ram_block5a0~porta_datain_reg11    ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|ram_block5a11~porta_memory_reg0 ; C16        ; C16      ; None                        ; None                      ; 2.931 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|ram_block5a0~porta_datain_reg12    ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|ram_block5a12~porta_memory_reg0 ; C16        ; C16      ; None                        ; None                      ; 2.931 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|ram_block5a0~porta_datain_reg13    ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|ram_block5a13~porta_memory_reg0 ; C16        ; C16      ; None                        ; None                      ; 2.931 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|ram_block5a0~porta_datain_reg14    ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|ram_block5a14~porta_memory_reg0 ; C16        ; C16      ; None                        ; None                      ; 2.931 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|ram_block5a0~porta_datain_reg15    ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|ram_block5a15~porta_memory_reg0 ; C16        ; C16      ; None                        ; None                      ; 2.931 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|alt_synch_pipe_jc8:ws_dgrp|dffpipe_dd9:dffpipe14|dffe16a[0] ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|ram_block5a0~porta_datain_reg0  ; C16        ; C16      ; None                        ; None                      ; 3.645 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|alt_synch_pipe_jc8:ws_dgrp|dffpipe_dd9:dffpipe14|dffe16a[0] ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|ram_block5a0~porta_address_reg0 ; C16        ; C16      ; None                        ; None                      ; 3.646 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|alt_synch_pipe_jc8:ws_dgrp|dffpipe_dd9:dffpipe14|dffe16a[0] ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|ram_block5a0~porta_address_reg1 ; C16        ; C16      ; None                        ; None                      ; 3.646 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|alt_synch_pipe_jc8:ws_dgrp|dffpipe_dd9:dffpipe14|dffe16a[0] ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|ram_block5a0~porta_address_reg2 ; C16        ; C16      ; None                        ; None                      ; 3.646 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|alt_synch_pipe_jc8:ws_dgrp|dffpipe_dd9:dffpipe14|dffe16a[0] ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|ram_block5a0~porta_datain_reg1  ; C16        ; C16      ; None                        ; None                      ; 3.645 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|alt_synch_pipe_jc8:ws_dgrp|dffpipe_dd9:dffpipe14|dffe16a[0] ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|ram_block5a0~porta_datain_reg2  ; C16        ; C16      ; None                        ; None                      ; 3.645 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|alt_synch_pipe_jc8:ws_dgrp|dffpipe_dd9:dffpipe14|dffe16a[0] ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|ram_block5a0~porta_datain_reg3  ; C16        ; C16      ; None                        ; None                      ; 3.645 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|alt_synch_pipe_jc8:ws_dgrp|dffpipe_dd9:dffpipe14|dffe16a[0] ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|ram_block5a0~porta_datain_reg4  ; C16        ; C16      ; None                        ; None                      ; 3.645 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|alt_synch_pipe_jc8:ws_dgrp|dffpipe_dd9:dffpipe14|dffe16a[0] ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|ram_block5a0~porta_datain_reg5  ; C16        ; C16      ; None                        ; None                      ; 3.645 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|alt_synch_pipe_jc8:ws_dgrp|dffpipe_dd9:dffpipe14|dffe16a[0] ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|ram_block5a0~porta_datain_reg6  ; C16        ; C16      ; None                        ; None                      ; 3.645 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|alt_synch_pipe_jc8:ws_dgrp|dffpipe_dd9:dffpipe14|dffe16a[0] ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|ram_block5a0~porta_datain_reg7  ; C16        ; C16      ; None                        ; None                      ; 3.645 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|alt_synch_pipe_jc8:ws_dgrp|dffpipe_dd9:dffpipe14|dffe16a[0] ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|ram_block5a0~porta_datain_reg8  ; C16        ; C16      ; None                        ; None                      ; 3.645 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|alt_synch_pipe_jc8:ws_dgrp|dffpipe_dd9:dffpipe14|dffe16a[0] ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|ram_block5a0~porta_datain_reg9  ; C16        ; C16      ; None                        ; None                      ; 3.645 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|alt_synch_pipe_jc8:ws_dgrp|dffpipe_dd9:dffpipe14|dffe16a[0] ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|ram_block5a0~porta_datain_reg10 ; C16        ; C16      ; None                        ; None                      ; 3.645 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|alt_synch_pipe_jc8:ws_dgrp|dffpipe_dd9:dffpipe14|dffe16a[0] ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|ram_block5a0~porta_datain_reg11 ; C16        ; C16      ; None                        ; None                      ; 3.645 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|alt_synch_pipe_jc8:ws_dgrp|dffpipe_dd9:dffpipe14|dffe16a[0] ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|ram_block5a0~porta_datain_reg12 ; C16        ; C16      ; None                        ; None                      ; 3.645 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|alt_synch_pipe_jc8:ws_dgrp|dffpipe_dd9:dffpipe14|dffe16a[0] ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|ram_block5a0~porta_datain_reg13 ; C16        ; C16      ; None                        ; None                      ; 3.645 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|alt_synch_pipe_jc8:ws_dgrp|dffpipe_dd9:dffpipe14|dffe16a[0] ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|ram_block5a0~porta_datain_reg14 ; C16        ; C16      ; None                        ; None                      ; 3.645 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|alt_synch_pipe_jc8:ws_dgrp|dffpipe_dd9:dffpipe14|dffe16a[0] ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|ram_block5a0~porta_datain_reg15 ; C16        ; C16      ; None                        ; None                      ; 3.645 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|a_graycounter_517:wrptr_gp|power_modified_counter_values[0] ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|ram_block5a0~porta_datain_reg0  ; C16        ; C16      ; None                        ; None                      ; 3.540 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|a_graycounter_517:wrptr_gp|power_modified_counter_values[0] ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|ram_block5a0~porta_address_reg0 ; C16        ; C16      ; None                        ; None                      ; 3.541 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|a_graycounter_517:wrptr_gp|power_modified_counter_values[0] ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|ram_block5a0~porta_address_reg1 ; C16        ; C16      ; None                        ; None                      ; 3.541 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|a_graycounter_517:wrptr_gp|power_modified_counter_values[0] ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|ram_block5a0~porta_address_reg2 ; C16        ; C16      ; None                        ; None                      ; 3.541 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|a_graycounter_517:wrptr_gp|power_modified_counter_values[0] ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|ram_block5a0~porta_datain_reg1  ; C16        ; C16      ; None                        ; None                      ; 3.540 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|a_graycounter_517:wrptr_gp|power_modified_counter_values[0] ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|ram_block5a0~porta_datain_reg2  ; C16        ; C16      ; None                        ; None                      ; 3.540 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|a_graycounter_517:wrptr_gp|power_modified_counter_values[0] ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|ram_block5a0~porta_datain_reg3  ; C16        ; C16      ; None                        ; None                      ; 3.540 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|a_graycounter_517:wrptr_gp|power_modified_counter_values[0] ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|ram_block5a0~porta_datain_reg4  ; C16        ; C16      ; None                        ; None                      ; 3.540 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|a_graycounter_517:wrptr_gp|power_modified_counter_values[0] ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|ram_block5a0~porta_datain_reg5  ; C16        ; C16      ; None                        ; None                      ; 3.540 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|a_graycounter_517:wrptr_gp|power_modified_counter_values[0] ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|ram_block5a0~porta_datain_reg6  ; C16        ; C16      ; None                        ; None                      ; 3.540 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|a_graycounter_517:wrptr_gp|power_modified_counter_values[0] ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|ram_block5a0~porta_datain_reg7  ; C16        ; C16      ; None                        ; None                      ; 3.540 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|a_graycounter_517:wrptr_gp|power_modified_counter_values[0] ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|ram_block5a0~porta_datain_reg8  ; C16        ; C16      ; None                        ; None                      ; 3.540 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|a_graycounter_517:wrptr_gp|power_modified_counter_values[0] ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|ram_block5a0~porta_datain_reg9  ; C16        ; C16      ; None                        ; None                      ; 3.540 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|a_graycounter_517:wrptr_gp|power_modified_counter_values[0] ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|ram_block5a0~porta_datain_reg10 ; C16        ; C16      ; None                        ; None                      ; 3.540 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|a_graycounter_517:wrptr_gp|power_modified_counter_values[0] ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|ram_block5a0~porta_datain_reg11 ; C16        ; C16      ; None                        ; None                      ; 3.540 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|a_graycounter_517:wrptr_gp|power_modified_counter_values[0] ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|ram_block5a0~porta_datain_reg12 ; C16        ; C16      ; None                        ; None                      ; 3.540 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|a_graycounter_517:wrptr_gp|power_modified_counter_values[0] ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|ram_block5a0~porta_datain_reg13 ; C16        ; C16      ; None                        ; None                      ; 3.540 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|a_graycounter_517:wrptr_gp|power_modified_counter_values[0] ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|ram_block5a0~porta_datain_reg14 ; C16        ; C16      ; None                        ; None                      ; 3.540 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|a_graycounter_517:wrptr_gp|power_modified_counter_values[0] ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|ram_block5a0~porta_datain_reg15 ; C16        ; C16      ; None                        ; None                      ; 3.540 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|a_graycounter_517:wrptr_gp|power_modified_counter_values[3] ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|ram_block5a0~porta_datain_reg0  ; C16        ; C16      ; None                        ; None                      ; 3.406 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|a_graycounter_517:wrptr_gp|power_modified_counter_values[3] ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|ram_block5a0~porta_address_reg0 ; C16        ; C16      ; None                        ; None                      ; 3.407 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|a_graycounter_517:wrptr_gp|power_modified_counter_values[3] ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|ram_block5a0~porta_address_reg1 ; C16        ; C16      ; None                        ; None                      ; 3.407 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|a_graycounter_517:wrptr_gp|power_modified_counter_values[3] ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|ram_block5a0~porta_address_reg2 ; C16        ; C16      ; None                        ; None                      ; 3.407 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|a_graycounter_517:wrptr_gp|power_modified_counter_values[3] ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|ram_block5a0~porta_datain_reg1  ; C16        ; C16      ; None                        ; None                      ; 3.406 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|a_graycounter_517:wrptr_gp|power_modified_counter_values[3] ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|ram_block5a0~porta_datain_reg2  ; C16        ; C16      ; None                        ; None                      ; 3.406 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|a_graycounter_517:wrptr_gp|power_modified_counter_values[3] ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|ram_block5a0~porta_datain_reg3  ; C16        ; C16      ; None                        ; None                      ; 3.406 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|a_graycounter_517:wrptr_gp|power_modified_counter_values[3] ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|ram_block5a0~porta_datain_reg4  ; C16        ; C16      ; None                        ; None                      ; 3.406 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|a_graycounter_517:wrptr_gp|power_modified_counter_values[3] ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|ram_block5a0~porta_datain_reg5  ; C16        ; C16      ; None                        ; None                      ; 3.406 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|a_graycounter_517:wrptr_gp|power_modified_counter_values[3] ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|ram_block5a0~porta_datain_reg6  ; C16        ; C16      ; None                        ; None                      ; 3.406 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|a_graycounter_517:wrptr_gp|power_modified_counter_values[3] ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|ram_block5a0~porta_datain_reg7  ; C16        ; C16      ; None                        ; None                      ; 3.406 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|a_graycounter_517:wrptr_gp|power_modified_counter_values[3] ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|ram_block5a0~porta_datain_reg8  ; C16        ; C16      ; None                        ; None                      ; 3.406 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|a_graycounter_517:wrptr_gp|power_modified_counter_values[3] ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|ram_block5a0~porta_datain_reg9  ; C16        ; C16      ; None                        ; None                      ; 3.406 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|a_graycounter_517:wrptr_gp|power_modified_counter_values[3] ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|ram_block5a0~porta_datain_reg10 ; C16        ; C16      ; None                        ; None                      ; 3.406 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|a_graycounter_517:wrptr_gp|power_modified_counter_values[3] ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|ram_block5a0~porta_datain_reg11 ; C16        ; C16      ; None                        ; None                      ; 3.406 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|a_graycounter_517:wrptr_gp|power_modified_counter_values[3] ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|ram_block5a0~porta_datain_reg12 ; C16        ; C16      ; None                        ; None                      ; 3.406 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|a_graycounter_517:wrptr_gp|power_modified_counter_values[3] ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|ram_block5a0~porta_datain_reg13 ; C16        ; C16      ; None                        ; None                      ; 3.406 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|a_graycounter_517:wrptr_gp|power_modified_counter_values[3] ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|ram_block5a0~porta_datain_reg14 ; C16        ; C16      ; None                        ; None                      ; 3.406 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|a_graycounter_517:wrptr_gp|power_modified_counter_values[3] ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|ram_block5a0~porta_datain_reg15 ; C16        ; C16      ; None                        ; None                      ; 3.406 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|alt_synch_pipe_jc8:ws_dgrp|dffpipe_dd9:dffpipe14|dffe16a[3] ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|ram_block5a0~porta_datain_reg0  ; C16        ; C16      ; None                        ; None                      ; 3.129 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|alt_synch_pipe_jc8:ws_dgrp|dffpipe_dd9:dffpipe14|dffe16a[3] ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|ram_block5a0~porta_address_reg0 ; C16        ; C16      ; None                        ; None                      ; 3.130 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|alt_synch_pipe_jc8:ws_dgrp|dffpipe_dd9:dffpipe14|dffe16a[3] ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|ram_block5a0~porta_address_reg1 ; C16        ; C16      ; None                        ; None                      ; 3.130 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|alt_synch_pipe_jc8:ws_dgrp|dffpipe_dd9:dffpipe14|dffe16a[3] ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|ram_block5a0~porta_address_reg2 ; C16        ; C16      ; None                        ; None                      ; 3.130 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|alt_synch_pipe_jc8:ws_dgrp|dffpipe_dd9:dffpipe14|dffe16a[3] ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|ram_block5a0~porta_datain_reg1  ; C16        ; C16      ; None                        ; None                      ; 3.129 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|alt_synch_pipe_jc8:ws_dgrp|dffpipe_dd9:dffpipe14|dffe16a[3] ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|ram_block5a0~porta_datain_reg2  ; C16        ; C16      ; None                        ; None                      ; 3.129 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|alt_synch_pipe_jc8:ws_dgrp|dffpipe_dd9:dffpipe14|dffe16a[3] ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|ram_block5a0~porta_datain_reg3  ; C16        ; C16      ; None                        ; None                      ; 3.129 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|alt_synch_pipe_jc8:ws_dgrp|dffpipe_dd9:dffpipe14|dffe16a[3] ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|ram_block5a0~porta_datain_reg4  ; C16        ; C16      ; None                        ; None                      ; 3.129 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|alt_synch_pipe_jc8:ws_dgrp|dffpipe_dd9:dffpipe14|dffe16a[3] ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|ram_block5a0~porta_datain_reg5  ; C16        ; C16      ; None                        ; None                      ; 3.129 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|alt_synch_pipe_jc8:ws_dgrp|dffpipe_dd9:dffpipe14|dffe16a[3] ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|ram_block5a0~porta_datain_reg6  ; C16        ; C16      ; None                        ; None                      ; 3.129 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|alt_synch_pipe_jc8:ws_dgrp|dffpipe_dd9:dffpipe14|dffe16a[3] ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|ram_block5a0~porta_datain_reg7  ; C16        ; C16      ; None                        ; None                      ; 3.129 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|alt_synch_pipe_jc8:ws_dgrp|dffpipe_dd9:dffpipe14|dffe16a[3] ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|ram_block5a0~porta_datain_reg8  ; C16        ; C16      ; None                        ; None                      ; 3.129 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|alt_synch_pipe_jc8:ws_dgrp|dffpipe_dd9:dffpipe14|dffe16a[3] ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|ram_block5a0~porta_datain_reg9  ; C16        ; C16      ; None                        ; None                      ; 3.129 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|alt_synch_pipe_jc8:ws_dgrp|dffpipe_dd9:dffpipe14|dffe16a[3] ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|ram_block5a0~porta_datain_reg10 ; C16        ; C16      ; None                        ; None                      ; 3.129 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|alt_synch_pipe_jc8:ws_dgrp|dffpipe_dd9:dffpipe14|dffe16a[3] ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|ram_block5a0~porta_datain_reg11 ; C16        ; C16      ; None                        ; None                      ; 3.129 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|alt_synch_pipe_jc8:ws_dgrp|dffpipe_dd9:dffpipe14|dffe16a[3] ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|ram_block5a0~porta_datain_reg12 ; C16        ; C16      ; None                        ; None                      ; 3.129 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|alt_synch_pipe_jc8:ws_dgrp|dffpipe_dd9:dffpipe14|dffe16a[3] ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|ram_block5a0~porta_datain_reg13 ; C16        ; C16      ; None                        ; None                      ; 3.129 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|alt_synch_pipe_jc8:ws_dgrp|dffpipe_dd9:dffpipe14|dffe16a[3] ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|ram_block5a0~porta_datain_reg14 ; C16        ; C16      ; None                        ; None                      ; 3.129 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|alt_synch_pipe_jc8:ws_dgrp|dffpipe_dd9:dffpipe14|dffe16a[3] ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|ram_block5a0~porta_datain_reg15 ; C16        ; C16      ; None                        ; None                      ; 3.129 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; writefifo                                                                                                                      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|ram_block5a0~porta_datain_reg0  ; C16        ; C16      ; None                        ; None                      ; 3.055 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; writefifo                                                                                                                      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|ram_block5a0~porta_address_reg0 ; C16        ; C16      ; None                        ; None                      ; 3.056 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; writefifo                                                                                                                      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|ram_block5a0~porta_address_reg1 ; C16        ; C16      ; None                        ; None                      ; 3.056 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; writefifo                                                                                                                      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|ram_block5a0~porta_address_reg2 ; C16        ; C16      ; None                        ; None                      ; 3.056 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; writefifo                                                                                                                      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|ram_block5a0~porta_datain_reg1  ; C16        ; C16      ; None                        ; None                      ; 3.055 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; writefifo                                                                                                                      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|ram_block5a0~porta_datain_reg2  ; C16        ; C16      ; None                        ; None                      ; 3.055 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; writefifo                                                                                                                      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|ram_block5a0~porta_datain_reg3  ; C16        ; C16      ; None                        ; None                      ; 3.055 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; writefifo                                                                                                                      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|ram_block5a0~porta_datain_reg4  ; C16        ; C16      ; None                        ; None                      ; 3.055 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; writefifo                                                                                                                      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|ram_block5a0~porta_datain_reg5  ; C16        ; C16      ; None                        ; None                      ; 3.055 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; writefifo                                                                                                                      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|ram_block5a0~porta_datain_reg6  ; C16        ; C16      ; None                        ; None                      ; 3.055 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; writefifo                                                                                                                      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|ram_block5a0~porta_datain_reg7  ; C16        ; C16      ; None                        ; None                      ; 3.055 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; writefifo                                                                                                                      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|ram_block5a0~porta_datain_reg8  ; C16        ; C16      ; None                        ; None                      ; 3.055 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; writefifo                                                                                                                      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|ram_block5a0~porta_datain_reg9  ; C16        ; C16      ; None                        ; None                      ; 3.055 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; writefifo                                                                                                                      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|ram_block5a0~porta_datain_reg10 ; C16        ; C16      ; None                        ; None                      ; 3.055 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; writefifo                                                                                                                      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|ram_block5a0~porta_datain_reg11 ; C16        ; C16      ; None                        ; None                      ; 3.055 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; writefifo                                                                                                                      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|ram_block5a0~porta_datain_reg12 ; C16        ; C16      ; None                        ; None                      ; 3.055 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; writefifo                                                                                                                      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|ram_block5a0~porta_datain_reg13 ; C16        ; C16      ; None                        ; None                      ; 3.055 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; writefifo                                                                                                                      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|ram_block5a0~porta_datain_reg14 ; C16        ; C16      ; None                        ; None                      ; 3.055 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; writefifo                                                                                                                      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|ram_block5a0~porta_datain_reg15 ; C16        ; C16      ; None                        ; None                      ; 3.055 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|alt_synch_pipe_jc8:ws_dgrp|dffpipe_dd9:dffpipe14|dffe16a[2] ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|ram_block5a0~porta_datain_reg0  ; C16        ; C16      ; None                        ; None                      ; 2.975 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|alt_synch_pipe_jc8:ws_dgrp|dffpipe_dd9:dffpipe14|dffe16a[2] ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|ram_block5a0~porta_address_reg0 ; C16        ; C16      ; None                        ; None                      ; 2.976 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|alt_synch_pipe_jc8:ws_dgrp|dffpipe_dd9:dffpipe14|dffe16a[2] ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|ram_block5a0~porta_address_reg1 ; C16        ; C16      ; None                        ; None                      ; 2.976 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|alt_synch_pipe_jc8:ws_dgrp|dffpipe_dd9:dffpipe14|dffe16a[2] ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|ram_block5a0~porta_address_reg2 ; C16        ; C16      ; None                        ; None                      ; 2.976 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|alt_synch_pipe_jc8:ws_dgrp|dffpipe_dd9:dffpipe14|dffe16a[2] ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|ram_block5a0~porta_datain_reg1  ; C16        ; C16      ; None                        ; None                      ; 2.975 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|alt_synch_pipe_jc8:ws_dgrp|dffpipe_dd9:dffpipe14|dffe16a[2] ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|ram_block5a0~porta_datain_reg2  ; C16        ; C16      ; None                        ; None                      ; 2.975 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|alt_synch_pipe_jc8:ws_dgrp|dffpipe_dd9:dffpipe14|dffe16a[2] ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|ram_block5a0~porta_datain_reg3  ; C16        ; C16      ; None                        ; None                      ; 2.975 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|alt_synch_pipe_jc8:ws_dgrp|dffpipe_dd9:dffpipe14|dffe16a[2] ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|ram_block5a0~porta_datain_reg4  ; C16        ; C16      ; None                        ; None                      ; 2.975 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|alt_synch_pipe_jc8:ws_dgrp|dffpipe_dd9:dffpipe14|dffe16a[2] ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|ram_block5a0~porta_datain_reg5  ; C16        ; C16      ; None                        ; None                      ; 2.975 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|alt_synch_pipe_jc8:ws_dgrp|dffpipe_dd9:dffpipe14|dffe16a[2] ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|ram_block5a0~porta_datain_reg6  ; C16        ; C16      ; None                        ; None                      ; 2.975 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|alt_synch_pipe_jc8:ws_dgrp|dffpipe_dd9:dffpipe14|dffe16a[2] ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|ram_block5a0~porta_datain_reg7  ; C16        ; C16      ; None                        ; None                      ; 2.975 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|alt_synch_pipe_jc8:ws_dgrp|dffpipe_dd9:dffpipe14|dffe16a[2] ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|ram_block5a0~porta_datain_reg8  ; C16        ; C16      ; None                        ; None                      ; 2.975 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|alt_synch_pipe_jc8:ws_dgrp|dffpipe_dd9:dffpipe14|dffe16a[2] ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|ram_block5a0~porta_datain_reg9  ; C16        ; C16      ; None                        ; None                      ; 2.975 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|alt_synch_pipe_jc8:ws_dgrp|dffpipe_dd9:dffpipe14|dffe16a[2] ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|ram_block5a0~porta_datain_reg10 ; C16        ; C16      ; None                        ; None                      ; 2.975 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|alt_synch_pipe_jc8:ws_dgrp|dffpipe_dd9:dffpipe14|dffe16a[2] ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|ram_block5a0~porta_datain_reg11 ; C16        ; C16      ; None                        ; None                      ; 2.975 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|alt_synch_pipe_jc8:ws_dgrp|dffpipe_dd9:dffpipe14|dffe16a[2] ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|ram_block5a0~porta_datain_reg12 ; C16        ; C16      ; None                        ; None                      ; 2.975 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|alt_synch_pipe_jc8:ws_dgrp|dffpipe_dd9:dffpipe14|dffe16a[2] ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|ram_block5a0~porta_datain_reg13 ; C16        ; C16      ; None                        ; None                      ; 2.975 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|alt_synch_pipe_jc8:ws_dgrp|dffpipe_dd9:dffpipe14|dffe16a[2] ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|ram_block5a0~porta_datain_reg14 ; C16        ; C16      ; None                        ; None                      ; 2.975 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|alt_synch_pipe_jc8:ws_dgrp|dffpipe_dd9:dffpipe14|dffe16a[2] ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|ram_block5a0~porta_datain_reg15 ; C16        ; C16      ; None                        ; None                      ; 2.975 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; lr_data[4]                                                                                                                     ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|ram_block5a0~porta_datain_reg4  ; C16        ; C16      ; None                        ; None                      ; 1.449 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; lr_data[2]                                                                                                                     ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|ram_block5a0~porta_datain_reg2  ; C16        ; C16      ; None                        ; None                      ; 1.425 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; lr_data[1]                                                                                                                     ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|ram_block5a0~porta_datain_reg1  ; C16        ; C16      ; None                        ; None                      ; 1.423 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; lr_data[10]                                                                                                                    ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|ram_block5a0~porta_datain_reg10 ; C16        ; C16      ; None                        ; None                      ; 1.422 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; lr_data[0]                                                                                                                     ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|ram_block5a0~porta_datain_reg0  ; C16        ; C16      ; None                        ; None                      ; 1.420 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; lr_data[7]                                                                                                                     ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|ram_block5a0~porta_datain_reg7  ; C16        ; C16      ; None                        ; None                      ; 1.419 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; lr_data[8]                                                                                                                     ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|ram_block5a0~porta_datain_reg8  ; C16        ; C16      ; None                        ; None                      ; 1.418 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; lr_data[3]                                                                                                                     ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|ram_block5a0~porta_datain_reg3  ; C16        ; C16      ; None                        ; None                      ; 1.415 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; lr_data[12]                                                                                                                    ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|ram_block5a0~porta_datain_reg12 ; C16        ; C16      ; None                        ; None                      ; 1.415 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; lr_data[11]                                                                                                                    ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|ram_block5a0~porta_datain_reg11 ; C16        ; C16      ; None                        ; None                      ; 1.413 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; lr_data[13]                                                                                                                    ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|ram_block5a0~porta_datain_reg13 ; C16        ; C16      ; None                        ; None                      ; 1.411 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; lr_data[6]                                                                                                                     ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|ram_block5a0~porta_datain_reg6  ; C16        ; C16      ; None                        ; None                      ; 1.410 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; lr_data[9]                                                                                                                     ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|ram_block5a0~porta_datain_reg9  ; C16        ; C16      ; None                        ; None                      ; 1.410 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                                ;                                                                                                                             ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------+
; tsu                                                                   ;
+-------+--------------+------------+-------+----------------+----------+
; Slack ; Required tsu ; Actual tsu ; From  ; To             ; To Clock ;
+-------+--------------+------------+-------+----------------+----------+
; N/A   ; None         ; 6.705 ns   ; FLAGC ; readfifo       ; IFCLK    ;
; N/A   ; None         ; 6.701 ns   ; FLAGC ; fx2st.00000010 ; IFCLK    ;
; N/A   ; None         ; 6.636 ns   ; FLAGC ; SLWR~reg0      ; IFCLK    ;
; N/A   ; None         ; 6.072 ns   ; FLAGC ; fx2st.00000101 ; IFCLK    ;
; N/A   ; None         ; 5.447 ns   ; C14   ; count[7]       ; C16      ;
; N/A   ; None         ; 5.447 ns   ; C14   ; count[4]       ; C16      ;
; N/A   ; None         ; 5.447 ns   ; C14   ; count[5]       ; C16      ;
; N/A   ; None         ; 5.447 ns   ; C14   ; count[6]       ; C16      ;
; N/A   ; None         ; 5.447 ns   ; C14   ; count[2]       ; C16      ;
; N/A   ; None         ; 5.447 ns   ; C14   ; count[1]       ; C16      ;
; N/A   ; None         ; 5.447 ns   ; C14   ; count[0]       ; C16      ;
; N/A   ; None         ; 5.447 ns   ; C14   ; count[3]       ; C16      ;
; N/A   ; None         ; 4.384 ns   ; C14   ; st.00000000    ; C16      ;
; N/A   ; None         ; 4.383 ns   ; C14   ; st.00000001    ; C16      ;
; N/A   ; None         ; 4.086 ns   ; C15   ; lr_data[0]     ; C16      ;
+-------+--------------+------------+-------+----------------+----------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                           ;
+-------+--------------+------------+-----------------------------------------------------------------------------------------------------+--------+------------+
; Slack ; Required tco ; Actual tco ; From                                                                                                ; To     ; From Clock ;
+-------+--------------+------------+-----------------------------------------------------------------------------------------------------+--------+------------+
; N/A   ; None         ; 10.032 ns  ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|q_b[14] ; FD[14] ; IFCLK      ;
; N/A   ; None         ; 9.891 ns   ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|q_b[13] ; FD[13] ; IFCLK      ;
; N/A   ; None         ; 9.799 ns   ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|q_b[9]  ; FD[9]  ; IFCLK      ;
; N/A   ; None         ; 9.780 ns   ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|q_b[10] ; FD[10] ; IFCLK      ;
; N/A   ; None         ; 9.667 ns   ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|q_b[5]  ; FD[5]  ; IFCLK      ;
; N/A   ; None         ; 9.661 ns   ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|q_b[3]  ; FD[3]  ; IFCLK      ;
; N/A   ; None         ; 9.618 ns   ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|q_b[2]  ; FD[2]  ; IFCLK      ;
; N/A   ; None         ; 9.616 ns   ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|q_b[4]  ; FD[4]  ; IFCLK      ;
; N/A   ; None         ; 9.604 ns   ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|q_b[1]  ; FD[1]  ; IFCLK      ;
; N/A   ; None         ; 9.576 ns   ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|q_b[8]  ; FD[8]  ; IFCLK      ;
; N/A   ; None         ; 9.516 ns   ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|q_b[15] ; FD[15] ; IFCLK      ;
; N/A   ; None         ; 9.398 ns   ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|q_b[6]  ; FD[6]  ; IFCLK      ;
; N/A   ; None         ; 9.221 ns   ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|q_b[11] ; FD[11] ; IFCLK      ;
; N/A   ; None         ; 9.169 ns   ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|q_b[7]  ; FD[7]  ; IFCLK      ;
; N/A   ; None         ; 8.729 ns   ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|q_b[12] ; FD[12] ; IFCLK      ;
; N/A   ; None         ; 8.591 ns   ; SLWR~reg0                                                                                           ; SLWR   ; IFCLK      ;
; N/A   ; None         ; 8.528 ns   ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|q_b[0]  ; FD[0]  ; IFCLK      ;
+-------+--------------+------------+-----------------------------------------------------------------------------------------------------+--------+------------+


+----------------------------------------------------------------------------+
; tpd                                                                        ;
+-------+-------------------+-----------------+---------+--------------------+
; Slack ; Required P2P Time ; Actual P2P Time ; From    ; To                 ;
+-------+-------------------+-----------------+---------+--------------------+
; N/A   ; None              ; 10.818 ns       ; C14     ; GPIO9              ;
; N/A   ; None              ; 10.399 ns       ; C15     ; GPIO10             ;
; N/A   ; None              ; 6.684 ns        ; FLAGA   ; QIC_DANGLING_PORT1 ;
; N/A   ; None              ; 6.679 ns        ; C17     ; QIC_DANGLING_PORT3 ;
; N/A   ; None              ; 6.574 ns        ; C11     ; QIC_DANGLING_PORT2 ;
; N/A   ; None              ; 6.153 ns        ; C20     ; QIC_DANGLING_PORT4 ;
; N/A   ; None              ; 1.703 ns        ; FX2_CLK ; QIC_DANGLING_PORT0 ;
+-------+-------------------+-----------------+---------+--------------------+


+-----------------------------------------------------------------------------+
; th                                                                          ;
+---------------+-------------+-----------+-------+----------------+----------+
; Minimum Slack ; Required th ; Actual th ; From  ; To             ; To Clock ;
+---------------+-------------+-----------+-------+----------------+----------+
; N/A           ; None        ; -3.820 ns ; C15   ; lr_data[0]     ; C16      ;
; N/A           ; None        ; -4.117 ns ; C14   ; st.00000001    ; C16      ;
; N/A           ; None        ; -4.118 ns ; C14   ; st.00000000    ; C16      ;
; N/A           ; None        ; -5.181 ns ; C14   ; count[7]       ; C16      ;
; N/A           ; None        ; -5.181 ns ; C14   ; count[4]       ; C16      ;
; N/A           ; None        ; -5.181 ns ; C14   ; count[5]       ; C16      ;
; N/A           ; None        ; -5.181 ns ; C14   ; count[6]       ; C16      ;
; N/A           ; None        ; -5.181 ns ; C14   ; count[2]       ; C16      ;
; N/A           ; None        ; -5.181 ns ; C14   ; count[1]       ; C16      ;
; N/A           ; None        ; -5.181 ns ; C14   ; count[0]       ; C16      ;
; N/A           ; None        ; -5.181 ns ; C14   ; count[3]       ; C16      ;
; N/A           ; None        ; -5.806 ns ; FLAGC ; fx2st.00000101 ; IFCLK    ;
; N/A           ; None        ; -6.370 ns ; FLAGC ; SLWR~reg0      ; IFCLK    ;
; N/A           ; None        ; -6.435 ns ; FLAGC ; fx2st.00000010 ; IFCLK    ;
; N/A           ; None        ; -6.439 ns ; FLAGC ; readfifo       ; IFCLK    ;
+---------------+-------------+-----------+-------+----------------+----------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Ignored Timing Assignments                                                                                                                        ;
+-----------------+---------+------------------+-------------------------------+-------------+------------------------------------------------------+
; Option          ; Setting ; From             ; To                            ; Entity Name ; Help                                                 ;
+-----------------+---------+------------------+-------------------------------+-------------+------------------------------------------------------+
; Cut Timing Path ; On      ; previous_rdempty ; wrempty_reg|dffpipe12|dffe13a ; dcfifo_h9b1 ; Node named previous_rdempty removed during synthesis ;
; Cut Timing Path ; On      ; previous_wrfull  ; rdfull_reg|dffpipe6|dffe7a    ; dcfifo_h9b1 ; Node named previous_wrfull removed during synthesis  ;
+-----------------+---------+------------------+-------------------------------+-------------+------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Timing Analyzer
    Info: Version 6.0 Build 202 06/20/2006 Service Pack 1 SJ Web Edition
    Info: Processing started: Fri Aug 11 15:45:55 2006
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off OZY_JANUSV2 -c OZY_JANUSV2 --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "IFCLK" is an undefined clock
    Info: Assuming node "C16" is an undefined clock
Info: Clock "IFCLK" has Internal fmax of 160.51 MHz between source register "tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|rdptr_g[3]" and destination register "readfifo" (period= 6.23 ns)
    Info: + Longest register to register delay is 2.852 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X21_Y6_N23; Fanout = 2; REG Node = 'tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|rdptr_g[3]'
        Info: 2: + IC(0.757 ns) + CELL(0.623 ns) = 1.380 ns; Loc. = LCCOMB_X22_Y6_N16; Fanout = 4; COMB Node = 'tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|rdempty_eq_comp_aeb_int~25'
        Info: 3: + IC(0.397 ns) + CELL(0.370 ns) = 2.147 ns; Loc. = LCCOMB_X22_Y6_N26; Fanout = 2; COMB Node = 'Selector17~105'
        Info: 4: + IC(0.391 ns) + CELL(0.206 ns) = 2.744 ns; Loc. = LCCOMB_X22_Y6_N0; Fanout = 1; COMB Node = 'Selector16~57'
        Info: 5: + IC(0.000 ns) + CELL(0.108 ns) = 2.852 ns; Loc. = LCFF_X22_Y6_N1; Fanout = 3; REG Node = 'readfifo'
        Info: Total cell delay = 1.307 ns ( 45.83 % )
        Info: Total interconnect delay = 1.545 ns ( 54.17 % )
    Info: - Smallest clock skew is 0.001 ns
        Info: + Shortest clock path from clock "IFCLK" to destination register is 2.759 ns
            Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 1; CLK Node = 'IFCLK'
            Info: 2: + IC(0.140 ns) + CELL(0.000 ns) = 1.270 ns; Loc. = CLKCTRL_G2; Fanout = 44; COMB Node = 'IFCLK~clkctrl'
            Info: 3: + IC(0.823 ns) + CELL(0.666 ns) = 2.759 ns; Loc. = LCFF_X22_Y6_N1; Fanout = 3; REG Node = 'readfifo'
            Info: Total cell delay = 1.796 ns ( 65.10 % )
            Info: Total interconnect delay = 0.963 ns ( 34.90 % )
        Info: - Longest clock path from clock "IFCLK" to source register is 2.758 ns
            Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 1; CLK Node = 'IFCLK'
            Info: 2: + IC(0.140 ns) + CELL(0.000 ns) = 1.270 ns; Loc. = CLKCTRL_G2; Fanout = 44; COMB Node = 'IFCLK~clkctrl'
            Info: 3: + IC(0.822 ns) + CELL(0.666 ns) = 2.758 ns; Loc. = LCFF_X21_Y6_N23; Fanout = 2; REG Node = 'tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|rdptr_g[3]'
            Info: Total cell delay = 1.796 ns ( 65.12 % )
            Info: Total interconnect delay = 0.962 ns ( 34.88 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Micro setup delay of destination is -0.040 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50, fmax is divided by two
Info: Clock "C16" Internal fmax is restricted to 163.03 MHz between source register "tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|alt_synch_pipe_jc8:ws_dgrp|dffpipe_dd9:dffpipe14|dffe16a[1]" and destination memory "tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|ram_block5a0~porta_datain_reg0"
    Info: fmax restricted to Clock High delay (3.067 ns) plus Clock Low delay (3.067 ns) : restricted to 6.134 ns. Expand message to see actual delay path.
        Info: + Longest register to memory delay is 3.841 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X26_Y6_N13; Fanout = 1; REG Node = 'tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|alt_synch_pipe_jc8:ws_dgrp|dffpipe_dd9:dffpipe14|dffe16a[1]'
            Info: 2: + IC(0.454 ns) + CELL(0.651 ns) = 1.105 ns; Loc. = LCCOMB_X26_Y6_N4; Fanout = 1; COMB Node = 'tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|valid_wrreq~29'
            Info: 3: + IC(0.372 ns) + CELL(0.370 ns) = 1.847 ns; Loc. = LCCOMB_X26_Y6_N26; Fanout = 23; COMB Node = 'tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|valid_wrreq~30'
            Info: 4: + IC(1.213 ns) + CELL(0.781 ns) = 3.841 ns; Loc. = M4K_X23_Y6; Fanout = 1; MEM Node = 'tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|ram_block5a0~porta_datain_reg0'
            Info: Total cell delay = 1.802 ns ( 46.91 % )
            Info: Total interconnect delay = 2.039 ns ( 53.09 % )
        Info: - Smallest clock skew is 0.750 ns
            Info: + Shortest clock path from clock "C16" to destination memory is 3.715 ns
                Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_127; Fanout = 80; CLK Node = 'C16'
                Info: 2: + IC(1.896 ns) + CELL(0.834 ns) = 3.715 ns; Loc. = M4K_X23_Y6; Fanout = 1; MEM Node = 'tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|ram_block5a0~porta_datain_reg0'
                Info: Total cell delay = 1.819 ns ( 48.96 % )
                Info: Total interconnect delay = 1.896 ns ( 51.04 % )
            Info: - Longest clock path from clock "C16" to source register is 2.965 ns
                Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_127; Fanout = 80; CLK Node = 'C16'
                Info: 2: + IC(1.314 ns) + CELL(0.666 ns) = 2.965 ns; Loc. = LCFF_X26_Y6_N13; Fanout = 1; REG Node = 'tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|alt_synch_pipe_jc8:ws_dgrp|dffpipe_dd9:dffpipe14|dffe16a[1]'
                Info: Total cell delay = 1.651 ns ( 55.68 % )
                Info: Total interconnect delay = 1.314 ns ( 44.32 % )
        Info: + Micro clock to output delay of source is 0.304 ns
        Info: + Micro setup delay of destination is 0.046 ns
Info: tsu for register "readfifo" (data pin = "FLAGC", clock pin = "IFCLK") is 6.705 ns
    Info: + Longest pin to register delay is 9.504 ns
        Info: 1: + IC(0.000 ns) + CELL(1.015 ns) = 1.015 ns; Loc. = PIN_5; Fanout = 2; PIN Node = 'FLAGC'
        Info: 2: + IC(7.134 ns) + CELL(0.650 ns) = 8.799 ns; Loc. = LCCOMB_X22_Y6_N26; Fanout = 2; COMB Node = 'Selector17~105'
        Info: 3: + IC(0.391 ns) + CELL(0.206 ns) = 9.396 ns; Loc. = LCCOMB_X22_Y6_N0; Fanout = 1; COMB Node = 'Selector16~57'
        Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 9.504 ns; Loc. = LCFF_X22_Y6_N1; Fanout = 3; REG Node = 'readfifo'
        Info: Total cell delay = 1.979 ns ( 20.82 % )
        Info: Total interconnect delay = 7.525 ns ( 79.18 % )
    Info: + Micro setup delay of destination is -0.040 ns
    Info: - Shortest clock path from clock "IFCLK" to destination register is 2.759 ns
        Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 1; CLK Node = 'IFCLK'
        Info: 2: + IC(0.140 ns) + CELL(0.000 ns) = 1.270 ns; Loc. = CLKCTRL_G2; Fanout = 44; COMB Node = 'IFCLK~clkctrl'
        Info: 3: + IC(0.823 ns) + CELL(0.666 ns) = 2.759 ns; Loc. = LCFF_X22_Y6_N1; Fanout = 3; REG Node = 'readfifo'
        Info: Total cell delay = 1.796 ns ( 65.10 % )
        Info: Total interconnect delay = 0.963 ns ( 34.90 % )
Info: tco from clock "IFCLK" to destination pin "FD[14]" through memory "tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|q_b[14]" is 10.032 ns
    Info: + Longest clock path from clock "IFCLK" to source memory is 2.845 ns
        Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 1; CLK Node = 'IFCLK'
        Info: 2: + IC(0.140 ns) + CELL(0.000 ns) = 1.270 ns; Loc. = CLKCTRL_G2; Fanout = 44; COMB Node = 'IFCLK~clkctrl'
        Info: 3: + IC(0.754 ns) + CELL(0.821 ns) = 2.845 ns; Loc. = M4K_X23_Y6; Fanout = 1; MEM Node = 'tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|q_b[14]'
        Info: Total cell delay = 1.951 ns ( 68.58 % )
        Info: Total interconnect delay = 0.894 ns ( 31.42 % )
    Info: + Micro clock to output delay of source is 0.260 ns
    Info: + Longest memory to pin delay is 6.927 ns
        Info: 1: + IC(0.000 ns) + CELL(0.109 ns) = 0.109 ns; Loc. = M4K_X23_Y6; Fanout = 1; MEM Node = 'tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|q_b[14]'
        Info: 2: + IC(3.522 ns) + CELL(3.296 ns) = 6.927 ns; Loc. = PIN_200; Fanout = 0; PIN Node = 'FD[14]'
        Info: Total cell delay = 3.405 ns ( 49.16 % )
        Info: Total interconnect delay = 3.522 ns ( 50.84 % )
Info: Longest tpd from source pin "C14" to destination pin "GPIO9" is 10.818 ns
    Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_133; Fanout = 4; PIN Node = 'C14'
    Info: 2: + IC(6.547 ns) + CELL(3.276 ns) = 10.818 ns; Loc. = PIN_77; Fanout = 0; PIN Node = 'GPIO9'
    Info: Total cell delay = 4.271 ns ( 39.48 % )
    Info: Total interconnect delay = 6.547 ns ( 60.52 % )
Info: th for register "lr_data[0]" (data pin = "C15", clock pin = "C16") is -3.820 ns
    Info: + Longest clock path from clock "C16" to destination register is 2.963 ns
        Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_127; Fanout = 80; CLK Node = 'C16'
        Info: 2: + IC(1.312 ns) + CELL(0.666 ns) = 2.963 ns; Loc. = LCFF_X24_Y6_N31; Fanout = 2; REG Node = 'lr_data[0]'
        Info: Total cell delay = 1.651 ns ( 55.72 % )
        Info: Total interconnect delay = 1.312 ns ( 44.28 % )
    Info: + Micro hold delay of destination is 0.306 ns
    Info: - Shortest pin to register delay is 7.089 ns
        Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_128; Fanout = 2; PIN Node = 'C15'
        Info: 2: + IC(5.644 ns) + CELL(0.460 ns) = 7.089 ns; Loc. = LCFF_X24_Y6_N31; Fanout = 2; REG Node = 'lr_data[0]'
        Info: Total cell delay = 1.445 ns ( 20.38 % )
        Info: Total interconnect delay = 5.644 ns ( 79.62 % )
Warning: Found invalid timing assignments -- see Ignored Timing Assignments report for details
Info: Quartus II Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Processing ended: Fri Aug 11 15:45:55 2006
    Info: Elapsed time: 00:00:00


