
touch_screen_MSS_MSS_CM3_0_app:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00009a28  20000000  20000000  00008000  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  20009a28  20009a28  00011a28  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .data         00000520  20009a30  20009a30  00011a30  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  3 .bss          00000290  20009f50  20009f50  00011f50  2**2
                  ALLOC
  4 .stack        00003000  2000a1e0  2000a1e0  00011f50  2**0
                  ALLOC
  5 .comment      000001d9  00000000  00000000  00011f50  2**0
                  CONTENTS, READONLY
  6 .debug_aranges 00000740  00000000  00000000  00012129  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_pubnames 00000f23  00000000  00000000  00012869  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_info   00009eec  00000000  00000000  0001378c  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 00001218  00000000  00000000  0001d678  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_line   000037cb  00000000  00000000  0001e890  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_frame  000024d0  00000000  00000000  0002205c  2**2
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_str    00002dbd  00000000  00000000  0002452c  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_loc    00002a1f  00000000  00000000  000272e9  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_macinfo 00044430  00000000  00000000  00029d08  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .ARM.attributes 00000025  00000000  00000000  0006e138  2**0
                  CONTENTS, READONLY
 16 .debug_ranges 00000720  00000000  00000000  0006e15d  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

20000000 <__text_start>:
20000000:	20010000 	.word	0x20010000
20000004:	20000299 	.word	0x20000299
20000008:	20000309 	.word	0x20000309
2000000c:	2000030b 	.word	0x2000030b
20000010:	2000030d 	.word	0x2000030d
20000014:	2000030f 	.word	0x2000030f
20000018:	20000311 	.word	0x20000311
	...
2000002c:	20000313 	.word	0x20000313
20000030:	20000315 	.word	0x20000315
20000034:	00000000 	.word	0x00000000
20000038:	20000317 	.word	0x20000317
2000003c:	20000319 	.word	0x20000319
20000040:	2000031b 	.word	0x2000031b
20000044:	2000031d 	.word	0x2000031d
20000048:	2000031f 	.word	0x2000031f
2000004c:	20000321 	.word	0x20000321
20000050:	20000323 	.word	0x20000323
20000054:	20000325 	.word	0x20000325
20000058:	20000327 	.word	0x20000327
2000005c:	20000329 	.word	0x20000329
20000060:	2000032b 	.word	0x2000032b
20000064:	2000032d 	.word	0x2000032d
20000068:	20001731 	.word	0x20001731
2000006c:	2000175d 	.word	0x2000175d
20000070:	200022ad 	.word	0x200022ad
20000074:	200022d9 	.word	0x200022d9
20000078:	200030ed 	.word	0x200030ed
2000007c:	20000339 	.word	0x20000339
20000080:	2000033b 	.word	0x2000033b
20000084:	20003119 	.word	0x20003119
20000088:	2000033f 	.word	0x2000033f
2000008c:	20000341 	.word	0x20000341
20000090:	20000343 	.word	0x20000343
20000094:	20000345 	.word	0x20000345
20000098:	20000347 	.word	0x20000347
2000009c:	20000349 	.word	0x20000349
200000a0:	2000034b 	.word	0x2000034b
	...
200000bc:	2000034d 	.word	0x2000034d
200000c0:	2000034f 	.word	0x2000034f
200000c4:	20000351 	.word	0x20000351
200000c8:	20000353 	.word	0x20000353
200000cc:	20000355 	.word	0x20000355
200000d0:	20000357 	.word	0x20000357
200000d4:	20000359 	.word	0x20000359
200000d8:	2000035b 	.word	0x2000035b
200000dc:	2000035d 	.word	0x2000035d
200000e0:	2000035f 	.word	0x2000035f
200000e4:	20000361 	.word	0x20000361
200000e8:	20000363 	.word	0x20000363
200000ec:	20000365 	.word	0x20000365
200000f0:	20000367 	.word	0x20000367
200000f4:	20000369 	.word	0x20000369
200000f8:	2000036b 	.word	0x2000036b
200000fc:	2000036d 	.word	0x2000036d
20000100:	2000036f 	.word	0x2000036f
20000104:	20000371 	.word	0x20000371
20000108:	20000373 	.word	0x20000373
2000010c:	20000375 	.word	0x20000375
20000110:	20000377 	.word	0x20000377
20000114:	20000379 	.word	0x20000379
20000118:	2000037b 	.word	0x2000037b
2000011c:	2000037d 	.word	0x2000037d
20000120:	2000037f 	.word	0x2000037f
20000124:	20000381 	.word	0x20000381
20000128:	20000383 	.word	0x20000383
2000012c:	20000385 	.word	0x20000385
20000130:	20000387 	.word	0x20000387
20000134:	20000389 	.word	0x20000389
20000138:	2000038b 	.word	0x2000038b
2000013c:	2000038d 	.word	0x2000038d
20000140:	2000038f 	.word	0x2000038f
20000144:	20000391 	.word	0x20000391
20000148:	20000393 	.word	0x20000393
2000014c:	20000395 	.word	0x20000395
20000150:	20000397 	.word	0x20000397
20000154:	20000399 	.word	0x20000399
20000158:	2000039b 	.word	0x2000039b
2000015c:	2000039d 	.word	0x2000039d
20000160:	2000039f 	.word	0x2000039f
20000164:	200003a1 	.word	0x200003a1
20000168:	200003a3 	.word	0x200003a3
2000016c:	200003a5 	.word	0x200003a5
20000170:	200003a7 	.word	0x200003a7
20000174:	200003a9 	.word	0x200003a9
20000178:	200003ab 	.word	0x200003ab
2000017c:	200003ad 	.word	0x200003ad
20000180:	200003af 	.word	0x200003af
20000184:	200003b1 	.word	0x200003b1
20000188:	200003b3 	.word	0x200003b3
2000018c:	200003b5 	.word	0x200003b5
20000190:	200003b7 	.word	0x200003b7
20000194:	200003b9 	.word	0x200003b9
20000198:	200003bb 	.word	0x200003bb
2000019c:	200003bd 	.word	0x200003bd
200001a0:	200003bf 	.word	0x200003bf
200001a4:	200003c1 	.word	0x200003c1
200001a8:	200003c3 	.word	0x200003c3
200001ac:	200003c5 	.word	0x200003c5
200001b0:	200003c7 	.word	0x200003c7
200001b4:	200003c9 	.word	0x200003c9
200001b8:	200003cb 	.word	0x200003cb
200001bc:	200003cd 	.word	0x200003cd
200001c0:	200003cf 	.word	0x200003cf
200001c4:	200003d1 	.word	0x200003d1
200001c8:	200003d3 	.word	0x200003d3
200001cc:	200003d5 	.word	0x200003d5
200001d0:	200003d7 	.word	0x200003d7
200001d4:	200003d9 	.word	0x200003d9
200001d8:	200003db 	.word	0x200003db
200001dc:	200003dd 	.word	0x200003dd
200001e0:	200003df 	.word	0x200003df
200001e4:	200003e1 	.word	0x200003e1
200001e8:	200003e3 	.word	0x200003e3
200001ec:	200003e5 	.word	0x200003e5
200001f0:	200003e7 	.word	0x200003e7
200001f4:	200003e9 	.word	0x200003e9
200001f8:	200003eb 	.word	0x200003eb
200001fc:	200003ed 	.word	0x200003ed
20000200:	200003ef 	.word	0x200003ef
20000204:	200003f1 	.word	0x200003f1
20000208:	200003f3 	.word	0x200003f3
2000020c:	200003f5 	.word	0x200003f5
20000210:	200003f7 	.word	0x200003f7
20000214:	200003f9 	.word	0x200003f9
20000218:	200003fb 	.word	0x200003fb
2000021c:	200003fd 	.word	0x200003fd
20000220:	200003ff 	.word	0x200003ff
20000224:	20000401 	.word	0x20000401
20000228:	20000403 	.word	0x20000403
2000022c:	20000405 	.word	0x20000405
20000230:	20000407 	.word	0x20000407
20000234:	20000409 	.word	0x20000409
20000238:	2000040b 	.word	0x2000040b
2000023c:	2000040d 	.word	0x2000040d
20000240:	2000040f 	.word	0x2000040f
20000244:	20000411 	.word	0x20000411
20000248:	20000413 	.word	0x20000413
2000024c:	20000415 	.word	0x20000415
20000250:	20000417 	.word	0x20000417
20000254:	20000419 	.word	0x20000419
20000258:	2000041b 	.word	0x2000041b
2000025c:	2000041d 	.word	0x2000041d
20000260:	2000041f 	.word	0x2000041f
20000264:	20000421 	.word	0x20000421
20000268:	20000423 	.word	0x20000423
2000026c:	20000425 	.word	0x20000425
20000270:	20000427 	.word	0x20000427
20000274:	20000429 	.word	0x20000429
20000278:	2000042b 	.word	0x2000042b
2000027c:	2000042d 	.word	0x2000042d
20000280:	2000042f 	.word	0x2000042f
20000284:	20000431 	.word	0x20000431
20000288:	20000433 	.word	0x20000433
2000028c:	20000435 	.word	0x20000435
20000290:	20000437 	.word	0x20000437
20000294:	20000439 	.word	0x20000439

20000298 <Reset_Handler>:
20000298:	4868      	ldr	r0, [pc, #416]	; (2000043c <ACE_PPE_Flag31_IRQHandler+0x4>)
2000029a:	4780      	blx	r0
2000029c:	4868      	ldr	r0, [pc, #416]	; (20000440 <ACE_PPE_Flag31_IRQHandler+0x8>)
2000029e:	2800      	cmp	r0, #0
200002a0:	d10b      	bne.n	200002ba <copy_data>
200002a2:	4868      	ldr	r0, [pc, #416]	; (20000444 <ACE_PPE_Flag31_IRQHandler+0xc>)
200002a4:	4968      	ldr	r1, [pc, #416]	; (20000448 <ACE_PPE_Flag31_IRQHandler+0x10>)
200002a6:	4a69      	ldr	r2, [pc, #420]	; (2000044c <ACE_PPE_Flag31_IRQHandler+0x14>)
200002a8:	4288      	cmp	r0, r1
200002aa:	d006      	beq.n	200002ba <copy_data>

200002ac <copy_code_loop>:
200002ac:	4291      	cmp	r1, r2
200002ae:	bf1c      	itt	ne
200002b0:	f850 3b04 	ldrne.w	r3, [r0], #4
200002b4:	f841 3b04 	strne.w	r3, [r1], #4
200002b8:	d1f8      	bne.n	200002ac <copy_code_loop>

200002ba <copy_data>:
200002ba:	4865      	ldr	r0, [pc, #404]	; (20000450 <ACE_PPE_Flag31_IRQHandler+0x18>)
200002bc:	4965      	ldr	r1, [pc, #404]	; (20000454 <ACE_PPE_Flag31_IRQHandler+0x1c>)
200002be:	4a66      	ldr	r2, [pc, #408]	; (20000458 <ACE_PPE_Flag31_IRQHandler+0x20>)
200002c0:	4288      	cmp	r0, r1
200002c2:	d006      	beq.n	200002d2 <clear_bss>

200002c4 <copy_data_loop>:
200002c4:	4291      	cmp	r1, r2
200002c6:	bf1c      	itt	ne
200002c8:	f850 3b04 	ldrne.w	r3, [r0], #4
200002cc:	f841 3b04 	strne.w	r3, [r1], #4
200002d0:	d1f8      	bne.n	200002c4 <copy_data_loop>

200002d2 <clear_bss>:
200002d2:	4862      	ldr	r0, [pc, #392]	; (2000045c <ACE_PPE_Flag31_IRQHandler+0x24>)
200002d4:	4962      	ldr	r1, [pc, #392]	; (20000460 <ACE_PPE_Flag31_IRQHandler+0x28>)
200002d6:	4a63      	ldr	r2, [pc, #396]	; (20000464 <ACE_PPE_Flag31_IRQHandler+0x2c>)

200002d8 <clear_bss_loop>:
200002d8:	4291      	cmp	r1, r2
200002da:	bf18      	it	ne
200002dc:	f841 0b04 	strne.w	r0, [r1], #4
200002e0:	d1fa      	bne.n	200002d8 <clear_bss_loop>
	...

200002f0 <call_glob_ctor>:
200002f0:	f8df 0174 	ldr.w	r0, [pc, #372]	; 20000468 <ACE_PPE_Flag31_IRQHandler+0x30>
200002f4:	f20f 0e03 	addw	lr, pc, #3
200002f8:	4700      	bx	r0

200002fa <branch_to_main>:
200002fa:	f04f 0000 	mov.w	r0, #0
200002fe:	f04f 0100 	mov.w	r1, #0
20000302:	f8df f168 	ldr.w	pc, [pc, #360]	; 2000046c <ACE_PPE_Flag31_IRQHandler+0x34>

20000306 <ExitLoop>:
20000306:	e7fe      	b.n	20000306 <ExitLoop>

20000308 <NMI_Handler>:
20000308:	e7fe      	b.n	20000308 <NMI_Handler>

2000030a <HardFault_Handler>:
2000030a:	e7fe      	b.n	2000030a <HardFault_Handler>

2000030c <MemManage_Handler>:
2000030c:	e7fe      	b.n	2000030c <MemManage_Handler>

2000030e <BusFault_Handler>:
2000030e:	e7fe      	b.n	2000030e <BusFault_Handler>

20000310 <UsageFault_Handler>:
20000310:	e7fe      	b.n	20000310 <UsageFault_Handler>

20000312 <SVC_Handler>:
20000312:	e7fe      	b.n	20000312 <SVC_Handler>

20000314 <DebugMon_Handler>:
20000314:	e7fe      	b.n	20000314 <DebugMon_Handler>

20000316 <PendSV_Handler>:
20000316:	e7fe      	b.n	20000316 <PendSV_Handler>

20000318 <SysTick_Handler>:
20000318:	e7fe      	b.n	20000318 <SysTick_Handler>

2000031a <WdogWakeup_IRQHandler>:
2000031a:	e7fe      	b.n	2000031a <WdogWakeup_IRQHandler>

2000031c <BrownOut_1_5V_IRQHandler>:
2000031c:	e7fe      	b.n	2000031c <BrownOut_1_5V_IRQHandler>

2000031e <BrownOut_3_3V_IRQHandler>:
2000031e:	e7fe      	b.n	2000031e <BrownOut_3_3V_IRQHandler>

20000320 <RTC_Match_IRQHandler>:
20000320:	e7fe      	b.n	20000320 <RTC_Match_IRQHandler>

20000322 <RTCIF_Pub_IRQHandler>:
20000322:	e7fe      	b.n	20000322 <RTCIF_Pub_IRQHandler>

20000324 <EthernetMAC_IRQHandler>:
20000324:	e7fe      	b.n	20000324 <EthernetMAC_IRQHandler>

20000326 <IAP_IRQHandler>:
20000326:	e7fe      	b.n	20000326 <IAP_IRQHandler>

20000328 <ENVM0_IRQHandler>:
20000328:	e7fe      	b.n	20000328 <ENVM0_IRQHandler>

2000032a <ENVM1_IRQHandler>:
2000032a:	e7fe      	b.n	2000032a <ENVM1_IRQHandler>

2000032c <DMA_IRQHandler>:
2000032c:	e7fe      	b.n	2000032c <DMA_IRQHandler>
2000032e:	e7fe      	b.n	2000032e <DMA_IRQHandler+0x2>
20000330:	e7fe      	b.n	20000330 <DMA_IRQHandler+0x4>
20000332:	e7fe      	b.n	20000332 <DMA_IRQHandler+0x6>
20000334:	e7fe      	b.n	20000334 <DMA_IRQHandler+0x8>
20000336:	e7fe      	b.n	20000336 <DMA_IRQHandler+0xa>

20000338 <I2C0_SMBAlert_IRQHandler>:
20000338:	e7fe      	b.n	20000338 <I2C0_SMBAlert_IRQHandler>

2000033a <I2C0_SMBus_IRQHandler>:
2000033a:	e7fe      	b.n	2000033a <I2C0_SMBus_IRQHandler>
2000033c:	e7fe      	b.n	2000033c <I2C0_SMBus_IRQHandler+0x2>

2000033e <I2C1_SMBAlert_IRQHandler>:
2000033e:	e7fe      	b.n	2000033e <I2C1_SMBAlert_IRQHandler>

20000340 <I2C1_SMBus_IRQHandler>:
20000340:	e7fe      	b.n	20000340 <I2C1_SMBus_IRQHandler>

20000342 <Timer1_IRQHandler>:
20000342:	e7fe      	b.n	20000342 <Timer1_IRQHandler>

20000344 <Timer2_IRQHandler>:
20000344:	e7fe      	b.n	20000344 <Timer2_IRQHandler>

20000346 <PLL_Lock_IRQHandler>:
20000346:	e7fe      	b.n	20000346 <PLL_Lock_IRQHandler>

20000348 <PLL_LockLost_IRQHandler>:
20000348:	e7fe      	b.n	20000348 <PLL_LockLost_IRQHandler>

2000034a <CommError_IRQHandler>:
2000034a:	e7fe      	b.n	2000034a <CommError_IRQHandler>

2000034c <Fabric_IRQHandler>:
2000034c:	e7fe      	b.n	2000034c <Fabric_IRQHandler>

2000034e <GPIO0_IRQHandler>:
2000034e:	e7fe      	b.n	2000034e <GPIO0_IRQHandler>

20000350 <GPIO1_IRQHandler>:
20000350:	e7fe      	b.n	20000350 <GPIO1_IRQHandler>

20000352 <GPIO2_IRQHandler>:
20000352:	e7fe      	b.n	20000352 <GPIO2_IRQHandler>

20000354 <GPIO3_IRQHandler>:
20000354:	e7fe      	b.n	20000354 <GPIO3_IRQHandler>

20000356 <GPIO4_IRQHandler>:
20000356:	e7fe      	b.n	20000356 <GPIO4_IRQHandler>

20000358 <GPIO5_IRQHandler>:
20000358:	e7fe      	b.n	20000358 <GPIO5_IRQHandler>

2000035a <GPIO6_IRQHandler>:
2000035a:	e7fe      	b.n	2000035a <GPIO6_IRQHandler>

2000035c <GPIO7_IRQHandler>:
2000035c:	e7fe      	b.n	2000035c <GPIO7_IRQHandler>

2000035e <GPIO8_IRQHandler>:
2000035e:	e7fe      	b.n	2000035e <GPIO8_IRQHandler>

20000360 <GPIO9_IRQHandler>:
20000360:	e7fe      	b.n	20000360 <GPIO9_IRQHandler>

20000362 <GPIO10_IRQHandler>:
20000362:	e7fe      	b.n	20000362 <GPIO10_IRQHandler>

20000364 <GPIO11_IRQHandler>:
20000364:	e7fe      	b.n	20000364 <GPIO11_IRQHandler>

20000366 <GPIO12_IRQHandler>:
20000366:	e7fe      	b.n	20000366 <GPIO12_IRQHandler>

20000368 <GPIO13_IRQHandler>:
20000368:	e7fe      	b.n	20000368 <GPIO13_IRQHandler>

2000036a <GPIO14_IRQHandler>:
2000036a:	e7fe      	b.n	2000036a <GPIO14_IRQHandler>

2000036c <GPIO15_IRQHandler>:
2000036c:	e7fe      	b.n	2000036c <GPIO15_IRQHandler>

2000036e <GPIO16_IRQHandler>:
2000036e:	e7fe      	b.n	2000036e <GPIO16_IRQHandler>

20000370 <GPIO17_IRQHandler>:
20000370:	e7fe      	b.n	20000370 <GPIO17_IRQHandler>

20000372 <GPIO18_IRQHandler>:
20000372:	e7fe      	b.n	20000372 <GPIO18_IRQHandler>

20000374 <GPIO19_IRQHandler>:
20000374:	e7fe      	b.n	20000374 <GPIO19_IRQHandler>

20000376 <GPIO20_IRQHandler>:
20000376:	e7fe      	b.n	20000376 <GPIO20_IRQHandler>

20000378 <GPIO21_IRQHandler>:
20000378:	e7fe      	b.n	20000378 <GPIO21_IRQHandler>

2000037a <GPIO22_IRQHandler>:
2000037a:	e7fe      	b.n	2000037a <GPIO22_IRQHandler>

2000037c <GPIO23_IRQHandler>:
2000037c:	e7fe      	b.n	2000037c <GPIO23_IRQHandler>

2000037e <GPIO24_IRQHandler>:
2000037e:	e7fe      	b.n	2000037e <GPIO24_IRQHandler>

20000380 <GPIO25_IRQHandler>:
20000380:	e7fe      	b.n	20000380 <GPIO25_IRQHandler>

20000382 <GPIO26_IRQHandler>:
20000382:	e7fe      	b.n	20000382 <GPIO26_IRQHandler>

20000384 <GPIO27_IRQHandler>:
20000384:	e7fe      	b.n	20000384 <GPIO27_IRQHandler>

20000386 <GPIO28_IRQHandler>:
20000386:	e7fe      	b.n	20000386 <GPIO28_IRQHandler>

20000388 <GPIO29_IRQHandler>:
20000388:	e7fe      	b.n	20000388 <GPIO29_IRQHandler>

2000038a <GPIO30_IRQHandler>:
2000038a:	e7fe      	b.n	2000038a <GPIO30_IRQHandler>

2000038c <GPIO31_IRQHandler>:
2000038c:	e7fe      	b.n	2000038c <GPIO31_IRQHandler>

2000038e <ACE_PC0_Flag0_IRQHandler>:
2000038e:	e7fe      	b.n	2000038e <ACE_PC0_Flag0_IRQHandler>

20000390 <ACE_PC0_Flag1_IRQHandler>:
20000390:	e7fe      	b.n	20000390 <ACE_PC0_Flag1_IRQHandler>

20000392 <ACE_PC0_Flag2_IRQHandler>:
20000392:	e7fe      	b.n	20000392 <ACE_PC0_Flag2_IRQHandler>

20000394 <ACE_PC0_Flag3_IRQHandler>:
20000394:	e7fe      	b.n	20000394 <ACE_PC0_Flag3_IRQHandler>

20000396 <ACE_PC1_Flag0_IRQHandler>:
20000396:	e7fe      	b.n	20000396 <ACE_PC1_Flag0_IRQHandler>

20000398 <ACE_PC1_Flag1_IRQHandler>:
20000398:	e7fe      	b.n	20000398 <ACE_PC1_Flag1_IRQHandler>

2000039a <ACE_PC1_Flag2_IRQHandler>:
2000039a:	e7fe      	b.n	2000039a <ACE_PC1_Flag2_IRQHandler>

2000039c <ACE_PC1_Flag3_IRQHandler>:
2000039c:	e7fe      	b.n	2000039c <ACE_PC1_Flag3_IRQHandler>

2000039e <ACE_PC2_Flag0_IRQHandler>:
2000039e:	e7fe      	b.n	2000039e <ACE_PC2_Flag0_IRQHandler>

200003a0 <ACE_PC2_Flag1_IRQHandler>:
200003a0:	e7fe      	b.n	200003a0 <ACE_PC2_Flag1_IRQHandler>

200003a2 <ACE_PC2_Flag2_IRQHandler>:
200003a2:	e7fe      	b.n	200003a2 <ACE_PC2_Flag2_IRQHandler>

200003a4 <ACE_PC2_Flag3_IRQHandler>:
200003a4:	e7fe      	b.n	200003a4 <ACE_PC2_Flag3_IRQHandler>

200003a6 <ACE_ADC0_DataValid_IRQHandler>:
200003a6:	e7fe      	b.n	200003a6 <ACE_ADC0_DataValid_IRQHandler>

200003a8 <ACE_ADC1_DataValid_IRQHandler>:
200003a8:	e7fe      	b.n	200003a8 <ACE_ADC1_DataValid_IRQHandler>

200003aa <ACE_ADC2_DataValid_IRQHandler>:
200003aa:	e7fe      	b.n	200003aa <ACE_ADC2_DataValid_IRQHandler>

200003ac <ACE_ADC0_CalDone_IRQHandler>:
200003ac:	e7fe      	b.n	200003ac <ACE_ADC0_CalDone_IRQHandler>

200003ae <ACE_ADC1_CalDone_IRQHandler>:
200003ae:	e7fe      	b.n	200003ae <ACE_ADC1_CalDone_IRQHandler>

200003b0 <ACE_ADC2_CalDone_IRQHandler>:
200003b0:	e7fe      	b.n	200003b0 <ACE_ADC2_CalDone_IRQHandler>

200003b2 <ACE_ADC0_CalStart_IRQHandler>:
200003b2:	e7fe      	b.n	200003b2 <ACE_ADC0_CalStart_IRQHandler>

200003b4 <ACE_ADC1_CalStart_IRQHandler>:
200003b4:	e7fe      	b.n	200003b4 <ACE_ADC1_CalStart_IRQHandler>

200003b6 <ACE_ADC2_CalStart_IRQHandler>:
200003b6:	e7fe      	b.n	200003b6 <ACE_ADC2_CalStart_IRQHandler>

200003b8 <ACE_Comp0_Fall_IRQHandler>:
200003b8:	e7fe      	b.n	200003b8 <ACE_Comp0_Fall_IRQHandler>

200003ba <ACE_Comp1_Fall_IRQHandler>:
200003ba:	e7fe      	b.n	200003ba <ACE_Comp1_Fall_IRQHandler>

200003bc <ACE_Comp2_Fall_IRQHandler>:
200003bc:	e7fe      	b.n	200003bc <ACE_Comp2_Fall_IRQHandler>

200003be <ACE_Comp3_Fall_IRQHandler>:
200003be:	e7fe      	b.n	200003be <ACE_Comp3_Fall_IRQHandler>

200003c0 <ACE_Comp4_Fall_IRQHandler>:
200003c0:	e7fe      	b.n	200003c0 <ACE_Comp4_Fall_IRQHandler>

200003c2 <ACE_Comp5_Fall_IRQHandler>:
200003c2:	e7fe      	b.n	200003c2 <ACE_Comp5_Fall_IRQHandler>

200003c4 <ACE_Comp6_Fall_IRQHandler>:
200003c4:	e7fe      	b.n	200003c4 <ACE_Comp6_Fall_IRQHandler>

200003c6 <ACE_Comp7_Fall_IRQHandler>:
200003c6:	e7fe      	b.n	200003c6 <ACE_Comp7_Fall_IRQHandler>

200003c8 <ACE_Comp8_Fall_IRQHandler>:
200003c8:	e7fe      	b.n	200003c8 <ACE_Comp8_Fall_IRQHandler>

200003ca <ACE_Comp9_Fall_IRQHandler>:
200003ca:	e7fe      	b.n	200003ca <ACE_Comp9_Fall_IRQHandler>

200003cc <ACE_Comp10_Fall_IRQHandler>:
200003cc:	e7fe      	b.n	200003cc <ACE_Comp10_Fall_IRQHandler>

200003ce <ACE_Comp11_Fall_IRQHandler>:
200003ce:	e7fe      	b.n	200003ce <ACE_Comp11_Fall_IRQHandler>

200003d0 <ACE_Comp0_Rise_IRQHandler>:
200003d0:	e7fe      	b.n	200003d0 <ACE_Comp0_Rise_IRQHandler>

200003d2 <ACE_Comp1_Rise_IRQHandler>:
200003d2:	e7fe      	b.n	200003d2 <ACE_Comp1_Rise_IRQHandler>

200003d4 <ACE_Comp2_Rise_IRQHandler>:
200003d4:	e7fe      	b.n	200003d4 <ACE_Comp2_Rise_IRQHandler>

200003d6 <ACE_Comp3_Rise_IRQHandler>:
200003d6:	e7fe      	b.n	200003d6 <ACE_Comp3_Rise_IRQHandler>

200003d8 <ACE_Comp4_Rise_IRQHandler>:
200003d8:	e7fe      	b.n	200003d8 <ACE_Comp4_Rise_IRQHandler>

200003da <ACE_Comp5_Rise_IRQHandler>:
200003da:	e7fe      	b.n	200003da <ACE_Comp5_Rise_IRQHandler>

200003dc <ACE_Comp6_Rise_IRQHandler>:
200003dc:	e7fe      	b.n	200003dc <ACE_Comp6_Rise_IRQHandler>

200003de <ACE_Comp7_Rise_IRQHandler>:
200003de:	e7fe      	b.n	200003de <ACE_Comp7_Rise_IRQHandler>

200003e0 <ACE_Comp8_Rise_IRQHandler>:
200003e0:	e7fe      	b.n	200003e0 <ACE_Comp8_Rise_IRQHandler>

200003e2 <ACE_Comp9_Rise_IRQHandler>:
200003e2:	e7fe      	b.n	200003e2 <ACE_Comp9_Rise_IRQHandler>

200003e4 <ACE_Comp10_Rise_IRQHandler>:
200003e4:	e7fe      	b.n	200003e4 <ACE_Comp10_Rise_IRQHandler>

200003e6 <ACE_Comp11_Rise_IRQHandler>:
200003e6:	e7fe      	b.n	200003e6 <ACE_Comp11_Rise_IRQHandler>

200003e8 <ACE_ADC0_FifoFull_IRQHandler>:
200003e8:	e7fe      	b.n	200003e8 <ACE_ADC0_FifoFull_IRQHandler>

200003ea <ACE_ADC0_FifoAFull_IRQHandler>:
200003ea:	e7fe      	b.n	200003ea <ACE_ADC0_FifoAFull_IRQHandler>

200003ec <ACE_ADC0_FifoEmpty_IRQHandler>:
200003ec:	e7fe      	b.n	200003ec <ACE_ADC0_FifoEmpty_IRQHandler>

200003ee <ACE_ADC1_FifoFull_IRQHandler>:
200003ee:	e7fe      	b.n	200003ee <ACE_ADC1_FifoFull_IRQHandler>

200003f0 <ACE_ADC1_FifoAFull_IRQHandler>:
200003f0:	e7fe      	b.n	200003f0 <ACE_ADC1_FifoAFull_IRQHandler>

200003f2 <ACE_ADC1_FifoEmpty_IRQHandler>:
200003f2:	e7fe      	b.n	200003f2 <ACE_ADC1_FifoEmpty_IRQHandler>

200003f4 <ACE_ADC2_FifoFull_IRQHandler>:
200003f4:	e7fe      	b.n	200003f4 <ACE_ADC2_FifoFull_IRQHandler>

200003f6 <ACE_ADC2_FifoAFull_IRQHandler>:
200003f6:	e7fe      	b.n	200003f6 <ACE_ADC2_FifoAFull_IRQHandler>

200003f8 <ACE_ADC2_FifoEmpty_IRQHandler>:
200003f8:	e7fe      	b.n	200003f8 <ACE_ADC2_FifoEmpty_IRQHandler>

200003fa <ACE_PPE_Flag0_IRQHandler>:
200003fa:	e7fe      	b.n	200003fa <ACE_PPE_Flag0_IRQHandler>

200003fc <ACE_PPE_Flag1_IRQHandler>:
200003fc:	e7fe      	b.n	200003fc <ACE_PPE_Flag1_IRQHandler>

200003fe <ACE_PPE_Flag2_IRQHandler>:
200003fe:	e7fe      	b.n	200003fe <ACE_PPE_Flag2_IRQHandler>

20000400 <ACE_PPE_Flag3_IRQHandler>:
20000400:	e7fe      	b.n	20000400 <ACE_PPE_Flag3_IRQHandler>

20000402 <ACE_PPE_Flag4_IRQHandler>:
20000402:	e7fe      	b.n	20000402 <ACE_PPE_Flag4_IRQHandler>

20000404 <ACE_PPE_Flag5_IRQHandler>:
20000404:	e7fe      	b.n	20000404 <ACE_PPE_Flag5_IRQHandler>

20000406 <ACE_PPE_Flag6_IRQHandler>:
20000406:	e7fe      	b.n	20000406 <ACE_PPE_Flag6_IRQHandler>

20000408 <ACE_PPE_Flag7_IRQHandler>:
20000408:	e7fe      	b.n	20000408 <ACE_PPE_Flag7_IRQHandler>

2000040a <ACE_PPE_Flag8_IRQHandler>:
2000040a:	e7fe      	b.n	2000040a <ACE_PPE_Flag8_IRQHandler>

2000040c <ACE_PPE_Flag9_IRQHandler>:
2000040c:	e7fe      	b.n	2000040c <ACE_PPE_Flag9_IRQHandler>

2000040e <ACE_PPE_Flag10_IRQHandler>:
2000040e:	e7fe      	b.n	2000040e <ACE_PPE_Flag10_IRQHandler>

20000410 <ACE_PPE_Flag11_IRQHandler>:
20000410:	e7fe      	b.n	20000410 <ACE_PPE_Flag11_IRQHandler>

20000412 <ACE_PPE_Flag12_IRQHandler>:
20000412:	e7fe      	b.n	20000412 <ACE_PPE_Flag12_IRQHandler>

20000414 <ACE_PPE_Flag13_IRQHandler>:
20000414:	e7fe      	b.n	20000414 <ACE_PPE_Flag13_IRQHandler>

20000416 <ACE_PPE_Flag14_IRQHandler>:
20000416:	e7fe      	b.n	20000416 <ACE_PPE_Flag14_IRQHandler>

20000418 <ACE_PPE_Flag15_IRQHandler>:
20000418:	e7fe      	b.n	20000418 <ACE_PPE_Flag15_IRQHandler>

2000041a <ACE_PPE_Flag16_IRQHandler>:
2000041a:	e7fe      	b.n	2000041a <ACE_PPE_Flag16_IRQHandler>

2000041c <ACE_PPE_Flag17_IRQHandler>:
2000041c:	e7fe      	b.n	2000041c <ACE_PPE_Flag17_IRQHandler>

2000041e <ACE_PPE_Flag18_IRQHandler>:
2000041e:	e7fe      	b.n	2000041e <ACE_PPE_Flag18_IRQHandler>

20000420 <ACE_PPE_Flag19_IRQHandler>:
20000420:	e7fe      	b.n	20000420 <ACE_PPE_Flag19_IRQHandler>

20000422 <ACE_PPE_Flag20_IRQHandler>:
20000422:	e7fe      	b.n	20000422 <ACE_PPE_Flag20_IRQHandler>

20000424 <ACE_PPE_Flag21_IRQHandler>:
20000424:	e7fe      	b.n	20000424 <ACE_PPE_Flag21_IRQHandler>

20000426 <ACE_PPE_Flag22_IRQHandler>:
20000426:	e7fe      	b.n	20000426 <ACE_PPE_Flag22_IRQHandler>

20000428 <ACE_PPE_Flag23_IRQHandler>:
20000428:	e7fe      	b.n	20000428 <ACE_PPE_Flag23_IRQHandler>

2000042a <ACE_PPE_Flag24_IRQHandler>:
2000042a:	e7fe      	b.n	2000042a <ACE_PPE_Flag24_IRQHandler>

2000042c <ACE_PPE_Flag25_IRQHandler>:
2000042c:	e7fe      	b.n	2000042c <ACE_PPE_Flag25_IRQHandler>

2000042e <ACE_PPE_Flag26_IRQHandler>:
2000042e:	e7fe      	b.n	2000042e <ACE_PPE_Flag26_IRQHandler>

20000430 <ACE_PPE_Flag27_IRQHandler>:
20000430:	e7fe      	b.n	20000430 <ACE_PPE_Flag27_IRQHandler>

20000432 <ACE_PPE_Flag28_IRQHandler>:
20000432:	e7fe      	b.n	20000432 <ACE_PPE_Flag28_IRQHandler>

20000434 <ACE_PPE_Flag29_IRQHandler>:
20000434:	e7fe      	b.n	20000434 <ACE_PPE_Flag29_IRQHandler>

20000436 <ACE_PPE_Flag30_IRQHandler>:
20000436:	e7fe      	b.n	20000436 <ACE_PPE_Flag30_IRQHandler>

20000438 <ACE_PPE_Flag31_IRQHandler>:
20000438:	e7fe      	b.n	20000438 <ACE_PPE_Flag31_IRQHandler>
2000043a:	0000      	.short	0x0000
2000043c:	2000317d 	.word	0x2000317d
20000440:	00000000 	.word	0x00000000
20000444:	20000000 	.word	0x20000000
20000448:	20000000 	.word	0x20000000
2000044c:	20009a30 	.word	0x20009a30
20000450:	20009a30 	.word	0x20009a30
20000454:	20009a30 	.word	0x20009a30
20000458:	20009f50 	.word	0x20009f50
2000045c:	00000000 	.word	0x00000000
20000460:	20009f50 	.word	0x20009f50
20000464:	2000a1e0 	.word	0x2000a1e0
20000468:	200033ed 	.word	0x200033ed
2000046c:	20000edd 	.word	0x20000edd

20000470 <__do_global_dtors_aux>:
20000470:	f649 7350 	movw	r3, #40784	; 0x9f50
20000474:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000478:	781a      	ldrb	r2, [r3, #0]
2000047a:	b90a      	cbnz	r2, 20000480 <__do_global_dtors_aux+0x10>
2000047c:	2001      	movs	r0, #1
2000047e:	7018      	strb	r0, [r3, #0]
20000480:	4770      	bx	lr
20000482:	bf00      	nop

20000484 <frame_dummy>:
20000484:	f649 2030 	movw	r0, #39472	; 0x9a30
20000488:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000048c:	b508      	push	{r3, lr}
2000048e:	6803      	ldr	r3, [r0, #0]
20000490:	b12b      	cbz	r3, 2000049e <frame_dummy+0x1a>
20000492:	f240 0300 	movw	r3, #0
20000496:	f2c0 0300 	movt	r3, #0
2000049a:	b103      	cbz	r3, 2000049e <frame_dummy+0x1a>
2000049c:	4798      	blx	r3
2000049e:	bd08      	pop	{r3, pc}

200004a0 <ts_begin>:
/**************************************************************************/
/*!
    @brief  Setups the HW
*/
/**************************************************************************/
bool ts_begin(struct Adafruit_FT6206 * ts, uint8_t thresh) {
200004a0:	b580      	push	{r7, lr}
200004a2:	b082      	sub	sp, #8
200004a4:	af00      	add	r7, sp, #0
200004a6:	6078      	str	r0, [r7, #4]
200004a8:	460b      	mov	r3, r1
200004aa:	70fb      	strb	r3, [r7, #3]
	  //Wire.begin();
		//dont init i2c here because we must call init each time a different address is used!

	  // change threshhold to be higher/lower
	   writeRegister8(FT6206_REG_THRESHHOLD, thresh);
200004ac:	78fb      	ldrb	r3, [r7, #3]
200004ae:	f04f 0080 	mov.w	r0, #128	; 0x80
200004b2:	4619      	mov	r1, r3
200004b4:	f000 f94a 	bl	2000074c <writeRegister8>
  return true;
200004b8:	f04f 0301 	mov.w	r3, #1
}
200004bc:	4618      	mov	r0, r3
200004be:	f107 0708 	add.w	r7, r7, #8
200004c2:	46bd      	mov	sp, r7
200004c4:	bd80      	pop	{r7, pc}
200004c6:	bf00      	nop

200004c8 <readData>:
  return false;
}

/*****************************/

void readData(struct Adafruit_FT6206 * ts, uint16_t *x, uint16_t *y) {
200004c8:	b580      	push	{r7, lr}
200004ca:	b08e      	sub	sp, #56	; 0x38
200004cc:	af04      	add	r7, sp, #16
200004ce:	60f8      	str	r0, [r7, #12]
200004d0:	60b9      	str	r1, [r7, #8]
200004d2:	607a      	str	r2, [r7, #4]
	//    i2cdat[i] = Wire.read();
	//  Wire.endTransmission();
	//
	//

	  MSS_I2C_init(&g_mss_i2c1, FT6206_ADDR, MSS_I2C_PCLK_DIV_256 );
200004d4:	f24a 1064 	movw	r0, #41316	; 0xa164
200004d8:	f2c2 0000 	movt	r0, #8192	; 0x2000
200004dc:	f04f 0138 	mov.w	r1, #56	; 0x38
200004e0:	f04f 0200 	mov.w	r2, #0
200004e4:	f001 ff66 	bl	200023b4 <MSS_I2C_init>
	  MSS_I2C_write_read( &g_mss_i2c1, FT6206_ADDR, (uint8_t) 0,
200004e8:	f107 0314 	add.w	r3, r7, #20
200004ec:	9300      	str	r3, [sp, #0]
200004ee:	f04f 0310 	mov.w	r3, #16
200004f2:	9301      	str	r3, [sp, #4]
200004f4:	f04f 0300 	mov.w	r3, #0
200004f8:	9302      	str	r3, [sp, #8]
200004fa:	f24a 1064 	movw	r0, #41316	; 0xa164
200004fe:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000502:	f04f 0138 	mov.w	r1, #56	; 0x38
20000506:	f04f 0200 	mov.w	r2, #0
2000050a:	f04f 0301 	mov.w	r3, #1
2000050e:	f002 f881 	bl	20002614 <MSS_I2C_write_read>
	                              sizeof(uint8_t), i2cdat, sizeof(i2cdat),
	                              MSS_I2C_RELEASE_BUS );
	  MSS_I2C_wait_complete(&g_mss_i2c1, MSS_I2C_NO_TIMEOUT);
20000512:	f24a 1064 	movw	r0, #41316	; 0xa164
20000516:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000051a:	f04f 0100 	mov.w	r1, #0
2000051e:	f002 f913 	bl	20002748 <MSS_I2C_wait_complete>
	  ts->touches = i2cdat[0x02];
20000522:	7dba      	ldrb	r2, [r7, #22]
20000524:	68fb      	ldr	r3, [r7, #12]
20000526:	701a      	strb	r2, [r3, #0]

	  //Serial.println(touches);
	  if (ts->touches > 2) {
20000528:	68fb      	ldr	r3, [r7, #12]
2000052a:	781b      	ldrb	r3, [r3, #0]
2000052c:	2b02      	cmp	r3, #2
2000052e:	d90b      	bls.n	20000548 <readData+0x80>
		  ts->touches = 0;
20000530:	68fb      	ldr	r3, [r7, #12]
20000532:	f04f 0200 	mov.w	r2, #0
20000536:	701a      	strb	r2, [r3, #0]
	    *x = *y = 0;
20000538:	687b      	ldr	r3, [r7, #4]
2000053a:	f04f 0200 	mov.w	r2, #0
2000053e:	801a      	strh	r2, [r3, #0]
20000540:	687b      	ldr	r3, [r7, #4]
20000542:	881a      	ldrh	r2, [r3, #0]
20000544:	68bb      	ldr	r3, [r7, #8]
20000546:	801a      	strh	r2, [r3, #0]
	  }
	  if (ts->touches == 0) {
20000548:	68fb      	ldr	r3, [r7, #12]
2000054a:	781b      	ldrb	r3, [r3, #0]
2000054c:	2b00      	cmp	r3, #0
2000054e:	d108      	bne.n	20000562 <readData+0x9a>
	    *x = *y = 0;
20000550:	687b      	ldr	r3, [r7, #4]
20000552:	f04f 0200 	mov.w	r2, #0
20000556:	801a      	strh	r2, [r3, #0]
20000558:	687b      	ldr	r3, [r7, #4]
2000055a:	881a      	ldrh	r2, [r3, #0]
2000055c:	68bb      	ldr	r3, [r7, #8]
2000055e:	801a      	strh	r2, [r3, #0]
	    return;
20000560:	e0c7      	b.n	200006f2 <readData+0x22a>
	  }

	  uint8_t i;
	    for ( i=0; i<2; i++) {
20000562:	f04f 0300 	mov.w	r3, #0
20000566:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
2000056a:	e0b5      	b.n	200006d8 <readData+0x210>
	      ts->touchX[i] = i2cdat[0x03 + i*6] & 0x0F;
2000056c:	f897 0027 	ldrb.w	r0, [r7, #39]	; 0x27
20000570:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
20000574:	4613      	mov	r3, r2
20000576:	ea4f 0343 	mov.w	r3, r3, lsl #1
2000057a:	4413      	add	r3, r2
2000057c:	ea4f 0343 	mov.w	r3, r3, lsl #1
20000580:	f103 0303 	add.w	r3, r3, #3
20000584:	f107 0228 	add.w	r2, r7, #40	; 0x28
20000588:	4413      	add	r3, r2
2000058a:	f813 3c14 	ldrb.w	r3, [r3, #-20]
2000058e:	461a      	mov	r2, r3
20000590:	f002 020f 	and.w	r2, r2, #15
20000594:	68f9      	ldr	r1, [r7, #12]
20000596:	ea4f 0340 	mov.w	r3, r0, lsl #1
2000059a:	440b      	add	r3, r1
2000059c:	805a      	strh	r2, [r3, #2]
	      ts->touchX[i] <<= 8;
2000059e:	f897 0027 	ldrb.w	r0, [r7, #39]	; 0x27
200005a2:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
200005a6:	68fa      	ldr	r2, [r7, #12]
200005a8:	ea4f 0343 	mov.w	r3, r3, lsl #1
200005ac:	4413      	add	r3, r2
200005ae:	885b      	ldrh	r3, [r3, #2]
200005b0:	ea4f 2303 	mov.w	r3, r3, lsl #8
200005b4:	b29a      	uxth	r2, r3
200005b6:	68f9      	ldr	r1, [r7, #12]
200005b8:	ea4f 0340 	mov.w	r3, r0, lsl #1
200005bc:	440b      	add	r3, r1
200005be:	805a      	strh	r2, [r3, #2]
	      ts->touchX[i] |= i2cdat[0x04 + i*6];
200005c0:	f897 0027 	ldrb.w	r0, [r7, #39]	; 0x27
200005c4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
200005c8:	68fa      	ldr	r2, [r7, #12]
200005ca:	ea4f 0343 	mov.w	r3, r3, lsl #1
200005ce:	4413      	add	r3, r2
200005d0:	8859      	ldrh	r1, [r3, #2]
200005d2:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
200005d6:	4613      	mov	r3, r2
200005d8:	ea4f 0343 	mov.w	r3, r3, lsl #1
200005dc:	4413      	add	r3, r2
200005de:	ea4f 0343 	mov.w	r3, r3, lsl #1
200005e2:	f103 0304 	add.w	r3, r3, #4
200005e6:	f107 0228 	add.w	r2, r7, #40	; 0x28
200005ea:	4413      	add	r3, r2
200005ec:	f813 3c14 	ldrb.w	r3, [r3, #-20]
200005f0:	ea41 0303 	orr.w	r3, r1, r3
200005f4:	b29a      	uxth	r2, r3
200005f6:	68f9      	ldr	r1, [r7, #12]
200005f8:	ea4f 0340 	mov.w	r3, r0, lsl #1
200005fc:	440b      	add	r3, r1
200005fe:	805a      	strh	r2, [r3, #2]
	      ts->touchY[i] = i2cdat[0x05 + i*6] & 0x0F;
20000600:	f897 0027 	ldrb.w	r0, [r7, #39]	; 0x27
20000604:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
20000608:	4613      	mov	r3, r2
2000060a:	ea4f 0343 	mov.w	r3, r3, lsl #1
2000060e:	4413      	add	r3, r2
20000610:	ea4f 0343 	mov.w	r3, r3, lsl #1
20000614:	f103 0305 	add.w	r3, r3, #5
20000618:	f107 0228 	add.w	r2, r7, #40	; 0x28
2000061c:	4413      	add	r3, r2
2000061e:	f813 3c14 	ldrb.w	r3, [r3, #-20]
20000622:	461a      	mov	r2, r3
20000624:	f002 020f 	and.w	r2, r2, #15
20000628:	68f9      	ldr	r1, [r7, #12]
2000062a:	ea4f 0340 	mov.w	r3, r0, lsl #1
2000062e:	440b      	add	r3, r1
20000630:	80da      	strh	r2, [r3, #6]
	      ts->touchY[i] <<= 8;
20000632:	f897 0027 	ldrb.w	r0, [r7, #39]	; 0x27
20000636:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
2000063a:	68fa      	ldr	r2, [r7, #12]
2000063c:	ea4f 0343 	mov.w	r3, r3, lsl #1
20000640:	4413      	add	r3, r2
20000642:	88db      	ldrh	r3, [r3, #6]
20000644:	ea4f 2303 	mov.w	r3, r3, lsl #8
20000648:	b29a      	uxth	r2, r3
2000064a:	68f9      	ldr	r1, [r7, #12]
2000064c:	ea4f 0340 	mov.w	r3, r0, lsl #1
20000650:	440b      	add	r3, r1
20000652:	80da      	strh	r2, [r3, #6]
	      ts->touchY[i] |= i2cdat[0x06 + i*6];
20000654:	f897 0027 	ldrb.w	r0, [r7, #39]	; 0x27
20000658:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
2000065c:	68fa      	ldr	r2, [r7, #12]
2000065e:	ea4f 0343 	mov.w	r3, r3, lsl #1
20000662:	4413      	add	r3, r2
20000664:	88d9      	ldrh	r1, [r3, #6]
20000666:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
2000066a:	f103 0201 	add.w	r2, r3, #1
2000066e:	4613      	mov	r3, r2
20000670:	ea4f 0343 	mov.w	r3, r3, lsl #1
20000674:	4413      	add	r3, r2
20000676:	ea4f 0343 	mov.w	r3, r3, lsl #1
2000067a:	f107 0228 	add.w	r2, r7, #40	; 0x28
2000067e:	4413      	add	r3, r2
20000680:	f813 3c14 	ldrb.w	r3, [r3, #-20]
20000684:	ea41 0303 	orr.w	r3, r1, r3
20000688:	b29a      	uxth	r2, r3
2000068a:	68f9      	ldr	r1, [r7, #12]
2000068c:	ea4f 0340 	mov.w	r3, r0, lsl #1
20000690:	440b      	add	r3, r1
20000692:	80da      	strh	r2, [r3, #6]
	      ts->touchID[i] = i2cdat[0x05 + i*6] >> 4;
20000694:	f897 0027 	ldrb.w	r0, [r7, #39]	; 0x27
20000698:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
2000069c:	4613      	mov	r3, r2
2000069e:	ea4f 0343 	mov.w	r3, r3, lsl #1
200006a2:	4413      	add	r3, r2
200006a4:	ea4f 0343 	mov.w	r3, r3, lsl #1
200006a8:	f103 0305 	add.w	r3, r3, #5
200006ac:	f107 0228 	add.w	r2, r7, #40	; 0x28
200006b0:	4413      	add	r3, r2
200006b2:	f813 3c14 	ldrb.w	r3, [r3, #-20]
200006b6:	ea4f 1313 	mov.w	r3, r3, lsr #4
200006ba:	b2db      	uxtb	r3, r3
200006bc:	461a      	mov	r2, r3
200006be:	68f9      	ldr	r1, [r7, #12]
200006c0:	f100 0304 	add.w	r3, r0, #4
200006c4:	ea4f 0343 	mov.w	r3, r3, lsl #1
200006c8:	440b      	add	r3, r1
200006ca:	805a      	strh	r2, [r3, #2]
	    *x = *y = 0;
	    return;
	  }

	  uint8_t i;
	    for ( i=0; i<2; i++) {
200006cc:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
200006d0:	f103 0301 	add.w	r3, r3, #1
200006d4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
200006d8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
200006dc:	2b01      	cmp	r3, #1
200006de:	f67f af45 	bls.w	2000056c <readData+0xa4>
	      Serial.print(", "); Serial.print(touchY[i]);
	      Serial.print (") ");
	    }
	    Serial.println();
	    */
	    *x = ts->touchX[0]; *y = ts->touchY[0];
200006e2:	68fb      	ldr	r3, [r7, #12]
200006e4:	885a      	ldrh	r2, [r3, #2]
200006e6:	68bb      	ldr	r3, [r7, #8]
200006e8:	801a      	strh	r2, [r3, #0]
200006ea:	68fb      	ldr	r3, [r7, #12]
200006ec:	88da      	ldrh	r2, [r3, #6]
200006ee:	687b      	ldr	r3, [r7, #4]
200006f0:	801a      	strh	r2, [r3, #0]
}
200006f2:	f107 0728 	add.w	r7, r7, #40	; 0x28
200006f6:	46bd      	mov	sp, r7
200006f8:	bd80      	pop	{r7, pc}
200006fa:	bf00      	nop

200006fc <getPoint>:

struct TS_Point* getPoint(struct Adafruit_FT6206 * ts) {
200006fc:	b580      	push	{r7, lr}
200006fe:	b086      	sub	sp, #24
20000700:	af00      	add	r7, sp, #0
20000702:	6078      	str	r0, [r7, #4]
  uint16_t x, y;
  uint8_t z = 1;
20000704:	f04f 0301 	mov.w	r3, #1
20000708:	74fb      	strb	r3, [r7, #19]
  readData(ts, &x, &y);
2000070a:	f107 0210 	add.w	r2, r7, #16
2000070e:	f107 030e 	add.w	r3, r7, #14
20000712:	6878      	ldr	r0, [r7, #4]
20000714:	4611      	mov	r1, r2
20000716:	461a      	mov	r2, r3
20000718:	f7ff fed6 	bl	200004c8 <readData>
  struct TS_Point * pt_to_return;
  pt_to_return = (struct TS_Point *) malloc(sizeof(struct TS_Point));
2000071c:	f04f 0006 	mov.w	r0, #6
20000720:	f002 fe94 	bl	2000344c <malloc>
20000724:	4603      	mov	r3, r0
20000726:	617b      	str	r3, [r7, #20]
  pt_to_return->x = x;
20000728:	8a3b      	ldrh	r3, [r7, #16]
2000072a:	461a      	mov	r2, r3
2000072c:	697b      	ldr	r3, [r7, #20]
2000072e:	801a      	strh	r2, [r3, #0]
  pt_to_return->y = y;
20000730:	89fb      	ldrh	r3, [r7, #14]
20000732:	461a      	mov	r2, r3
20000734:	697b      	ldr	r3, [r7, #20]
20000736:	805a      	strh	r2, [r3, #2]
  pt_to_return->z = z;
20000738:	7cfa      	ldrb	r2, [r7, #19]
2000073a:	697b      	ldr	r3, [r7, #20]
2000073c:	809a      	strh	r2, [r3, #4]
  return pt_to_return;
2000073e:	697b      	ldr	r3, [r7, #20]
}
20000740:	4618      	mov	r0, r3
20000742:	f107 0718 	add.w	r7, r7, #24
20000746:	46bd      	mov	sp, r7
20000748:	bd80      	pop	{r7, pc}
2000074a:	bf00      	nop

2000074c <writeRegister8>:
	  //  Serial.print(": 0x"); Serial.println(x, HEX);

	  return x;
}

void writeRegister8(uint8_t reg, uint8_t val) {
2000074c:	b580      	push	{r7, lr}
2000074e:	b084      	sub	sp, #16
20000750:	af02      	add	r7, sp, #8
20000752:	4602      	mov	r2, r0
20000754:	460b      	mov	r3, r1
20000756:	71fa      	strb	r2, [r7, #7]
20000758:	71bb      	strb	r3, [r7, #6]
	//    Wire.beginTransmission(FT6206_ADDR);
	//    Wire.write((byte)reg);
	//    Wire.write((byte)val);
	//    Wire.endTransmission();

		MSS_I2C_init(&g_mss_i2c1, FT6206_ADDR, MSS_I2C_PCLK_DIV_256 );
2000075a:	f24a 1064 	movw	r0, #41316	; 0xa164
2000075e:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000762:	f04f 0138 	mov.w	r1, #56	; 0x38
20000766:	f04f 0200 	mov.w	r2, #0
2000076a:	f001 fe23 	bl	200023b4 <MSS_I2C_init>

		MSS_I2C_write
2000076e:	f107 0307 	add.w	r3, r7, #7
20000772:	f04f 0200 	mov.w	r2, #0
20000776:	9200      	str	r2, [sp, #0]
20000778:	f24a 1064 	movw	r0, #41316	; 0xa164
2000077c:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000780:	f04f 0138 	mov.w	r1, #56	; 0x38
20000784:	461a      	mov	r2, r3
20000786:	f04f 0301 	mov.w	r3, #1
2000078a:	f001 fec9 	bl	20002520 <MSS_I2C_write>
					FT6206_ADDR, //target address
					&reg,
					sizeof(reg),
					MSS_I2C_RELEASE_BUS
				);
		MSS_I2C_wait_complete(&g_mss_i2c1, MSS_I2C_NO_TIMEOUT);
2000078e:	f24a 1064 	movw	r0, #41316	; 0xa164
20000792:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000796:	f04f 0100 	mov.w	r1, #0
2000079a:	f001 ffd5 	bl	20002748 <MSS_I2C_wait_complete>

		MSS_I2C_write
2000079e:	f107 0306 	add.w	r3, r7, #6
200007a2:	f04f 0200 	mov.w	r2, #0
200007a6:	9200      	str	r2, [sp, #0]
200007a8:	f24a 1064 	movw	r0, #41316	; 0xa164
200007ac:	f2c2 0000 	movt	r0, #8192	; 0x2000
200007b0:	f04f 0138 	mov.w	r1, #56	; 0x38
200007b4:	461a      	mov	r2, r3
200007b6:	f04f 0301 	mov.w	r3, #1
200007ba:	f001 feb1 	bl	20002520 <MSS_I2C_write>
						FT6206_ADDR, //target address
						&val,
						sizeof(val),
						MSS_I2C_RELEASE_BUS
					);
			MSS_I2C_wait_complete(&g_mss_i2c1, MSS_I2C_NO_TIMEOUT);
200007be:	f24a 1064 	movw	r0, #41316	; 0xa164
200007c2:	f2c2 0000 	movt	r0, #8192	; 0x2000
200007c6:	f04f 0100 	mov.w	r1, #0
200007ca:	f001 ffbd 	bl	20002748 <MSS_I2C_wait_complete>
}
200007ce:	f107 0708 	add.w	r7, r7, #8
200007d2:	46bd      	mov	sp, r7
200007d4:	bd80      	pop	{r7, pc}
200007d6:	bf00      	nop

200007d8 <fillScreen>:
//        writeFastVLine(i, y, h, color);
//    }
//
//}

void fillScreen(struct Print * print, uint16_t color) {
200007d8:	b580      	push	{r7, lr}
200007da:	b084      	sub	sp, #16
200007dc:	af02      	add	r7, sp, #8
200007de:	6078      	str	r0, [r7, #4]
200007e0:	460b      	mov	r3, r1
200007e2:	807b      	strh	r3, [r7, #2]
    // Update in subclasses if desired!
    fillRect(print, 0, 0, print->widthe, print->heighte, color);
200007e4:	687b      	ldr	r3, [r7, #4]
200007e6:	889b      	ldrh	r3, [r3, #4]
200007e8:	687a      	ldr	r2, [r7, #4]
200007ea:	88d2      	ldrh	r2, [r2, #6]
200007ec:	b21b      	sxth	r3, r3
200007ee:	b212      	sxth	r2, r2
200007f0:	9200      	str	r2, [sp, #0]
200007f2:	887a      	ldrh	r2, [r7, #2]
200007f4:	9201      	str	r2, [sp, #4]
200007f6:	6878      	ldr	r0, [r7, #4]
200007f8:	f04f 0100 	mov.w	r1, #0
200007fc:	f04f 0200 	mov.w	r2, #0
20000800:	f000 fb52 	bl	20000ea8 <fillRect>
}
20000804:	f107 0708 	add.w	r7, r7, #8
20000808:	46bd      	mov	sp, r7
2000080a:	bd80      	pop	{r7, pc}

2000080c <delay>:

#include <time.h>

static uint8_t g_rx_frame = 0;

void delay(int milliseconds) {
2000080c:	b580      	push	{r7, lr}
2000080e:	b086      	sub	sp, #24
20000810:	af00      	add	r7, sp, #0
20000812:	6078      	str	r0, [r7, #4]
	long pause;
	clock_t now,then;

	pause = milliseconds*(CLOCKS_PER_SEC/1000);
20000814:	f04f 0300 	mov.w	r3, #0
20000818:	60fb      	str	r3, [r7, #12]
	now = then = clock();
2000081a:	f002 fdd1 	bl	200033c0 <clock>
2000081e:	4603      	mov	r3, r0
20000820:	617b      	str	r3, [r7, #20]
20000822:	697b      	ldr	r3, [r7, #20]
20000824:	613b      	str	r3, [r7, #16]
	while( (now-then) < pause )
20000826:	e003      	b.n	20000830 <delay+0x24>
		now = clock();
20000828:	f002 fdca 	bl	200033c0 <clock>
2000082c:	4603      	mov	r3, r0
2000082e:	613b      	str	r3, [r7, #16]
	long pause;
	clock_t now,then;

	pause = milliseconds*(CLOCKS_PER_SEC/1000);
	now = then = clock();
	while( (now-then) < pause )
20000830:	693a      	ldr	r2, [r7, #16]
20000832:	697b      	ldr	r3, [r7, #20]
20000834:	ebc3 0202 	rsb	r2, r3, r2
20000838:	68fb      	ldr	r3, [r7, #12]
2000083a:	429a      	cmp	r2, r3
2000083c:	d3f4      	bcc.n	20000828 <delay+0x1c>
		now = clock();
}
2000083e:	f107 0718 	add.w	r7, r7, #24
20000842:	46bd      	mov	sp, r7
20000844:	bd80      	pop	{r7, pc}
20000846:	bf00      	nop

20000848 <startWrite>:
// Pass 8-bit (each) R,G,B, get back 16-bit packed color
uint16_t color565(uint8_t r, uint8_t g, uint8_t b) {
    return ((r & 0xF8) << 8) | ((g & 0xFC) << 3) | ((b & 0xF8) >> 3);
}

void startWrite(mss_spi_slave_t slave){
20000848:	b580      	push	{r7, lr}
2000084a:	b082      	sub	sp, #8
2000084c:	af00      	add	r7, sp, #0
2000084e:	4603      	mov	r3, r0
20000850:	71fb      	strb	r3, [r7, #7]
	MSS_SPI_set_slave_select( &g_mss_spi1, slave );
20000852:	79fb      	ldrb	r3, [r7, #7]
20000854:	f649 70e8 	movw	r0, #40936	; 0x9fe8
20000858:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000085c:	4619      	mov	r1, r3
2000085e:	f001 f9c5 	bl	20001bec <MSS_SPI_set_slave_select>
}
20000862:	f107 0708 	add.w	r7, r7, #8
20000866:	46bd      	mov	sp, r7
20000868:	bd80      	pop	{r7, pc}
2000086a:	bf00      	nop

2000086c <spiWrite>:

void spiWrite(uint8_t msg) {
2000086c:	b580      	push	{r7, lr}
2000086e:	b082      	sub	sp, #8
20000870:	af00      	add	r7, sp, #0
20000872:	4603      	mov	r3, r0
20000874:	71fb      	strb	r3, [r7, #7]
	startWrite(MSS_SPI_SLAVE_0);
20000876:	f04f 0000 	mov.w	r0, #0
2000087a:	f7ff ffe5 	bl	20000848 <startWrite>
	MSS_SPI_transfer_frame(&g_mss_spi1, msg);
2000087e:	79fb      	ldrb	r3, [r7, #7]
20000880:	f649 70e8 	movw	r0, #40936	; 0x9fe8
20000884:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000888:	4619      	mov	r1, r3
2000088a:	f001 fa7b 	bl	20001d84 <MSS_SPI_transfer_frame>
	endWrite(MSS_SPI_SLAVE_0);
2000088e:	f04f 0000 	mov.w	r0, #0
20000892:	f000 f805 	bl	200008a0 <endWrite>
}
20000896:	f107 0708 	add.w	r7, r7, #8
2000089a:	46bd      	mov	sp, r7
2000089c:	bd80      	pop	{r7, pc}
2000089e:	bf00      	nop

200008a0 <endWrite>:

void endWrite(mss_spi_slave_t slave) {
200008a0:	b580      	push	{r7, lr}
200008a2:	b082      	sub	sp, #8
200008a4:	af00      	add	r7, sp, #0
200008a6:	4603      	mov	r3, r0
200008a8:	71fb      	strb	r3, [r7, #7]
	MSS_SPI_clear_slave_select( &g_mss_spi1, slave );
200008aa:	79fb      	ldrb	r3, [r7, #7]
200008ac:	f649 70e8 	movw	r0, #40936	; 0x9fe8
200008b0:	f2c2 0000 	movt	r0, #8192	; 0x2000
200008b4:	4619      	mov	r1, r3
200008b6:	f001 fa1d 	bl	20001cf4 <MSS_SPI_clear_slave_select>
}
200008ba:	f107 0708 	add.w	r7, r7, #8
200008be:	46bd      	mov	sp, r7
200008c0:	bd80      	pop	{r7, pc}
200008c2:	bf00      	nop

200008c4 <writeCommand>:
		spiWrite(((uint8_t*)((uint8_t*)colors))[i+1]);
		spiWrite(((uint8_t*)((uint8_t*)colors))[i]);
	}
}

void writeCommand(uint8_t cmd) {
200008c4:	b580      	push	{r7, lr}
200008c6:	b082      	sub	sp, #8
200008c8:	af00      	add	r7, sp, #0
200008ca:	4603      	mov	r3, r0
200008cc:	71fb      	strb	r3, [r7, #7]
	//*CD_REG = 0;
	startWrite(MSS_SPI_SLAVE_1);
200008ce:	f04f 0001 	mov.w	r0, #1
200008d2:	f7ff ffb9 	bl	20000848 <startWrite>
	spiWrite(cmd);
200008d6:	79fb      	ldrb	r3, [r7, #7]
200008d8:	4618      	mov	r0, r3
200008da:	f7ff ffc7 	bl	2000086c <spiWrite>
	endWrite(MSS_SPI_SLAVE_1);
200008de:	f04f 0001 	mov.w	r0, #1
200008e2:	f7ff ffdd 	bl	200008a0 <endWrite>
	//*CD_REG = 1;
}
200008e6:	f107 0708 	add.w	r7, r7, #8
200008ea:	46bd      	mov	sp, r7
200008ec:	bd80      	pop	{r7, pc}
200008ee:	bf00      	nop

200008f0 <begin>:

void begin(struct Print * print) {
200008f0:	b580      	push	{r7, lr}
200008f2:	b082      	sub	sp, #8
200008f4:	af00      	add	r7, sp, #0
200008f6:	6078      	str	r0, [r7, #4]
    writeCommand(0xEF);
200008f8:	f04f 00ef 	mov.w	r0, #239	; 0xef
200008fc:	f7ff ffe2 	bl	200008c4 <writeCommand>
    spiWrite(0x03);
20000900:	f04f 0003 	mov.w	r0, #3
20000904:	f7ff ffb2 	bl	2000086c <spiWrite>
    spiWrite(0x80);
20000908:	f04f 0080 	mov.w	r0, #128	; 0x80
2000090c:	f7ff ffae 	bl	2000086c <spiWrite>
    spiWrite(0x02);
20000910:	f04f 0002 	mov.w	r0, #2
20000914:	f7ff ffaa 	bl	2000086c <spiWrite>

    writeCommand(0xCF);
20000918:	f04f 00cf 	mov.w	r0, #207	; 0xcf
2000091c:	f7ff ffd2 	bl	200008c4 <writeCommand>
    spiWrite(0x00);
20000920:	f04f 0000 	mov.w	r0, #0
20000924:	f7ff ffa2 	bl	2000086c <spiWrite>
    spiWrite(0XC1);
20000928:	f04f 00c1 	mov.w	r0, #193	; 0xc1
2000092c:	f7ff ff9e 	bl	2000086c <spiWrite>
    spiWrite(0X30);
20000930:	f04f 0030 	mov.w	r0, #48	; 0x30
20000934:	f7ff ff9a 	bl	2000086c <spiWrite>

    writeCommand(0xED);
20000938:	f04f 00ed 	mov.w	r0, #237	; 0xed
2000093c:	f7ff ffc2 	bl	200008c4 <writeCommand>
    spiWrite(0x64);
20000940:	f04f 0064 	mov.w	r0, #100	; 0x64
20000944:	f7ff ff92 	bl	2000086c <spiWrite>
    spiWrite(0x03);
20000948:	f04f 0003 	mov.w	r0, #3
2000094c:	f7ff ff8e 	bl	2000086c <spiWrite>
    spiWrite(0X12);
20000950:	f04f 0012 	mov.w	r0, #18
20000954:	f7ff ff8a 	bl	2000086c <spiWrite>
    spiWrite(0X81);
20000958:	f04f 0081 	mov.w	r0, #129	; 0x81
2000095c:	f7ff ff86 	bl	2000086c <spiWrite>

    writeCommand(0xE8);
20000960:	f04f 00e8 	mov.w	r0, #232	; 0xe8
20000964:	f7ff ffae 	bl	200008c4 <writeCommand>
    spiWrite(0x85);
20000968:	f04f 0085 	mov.w	r0, #133	; 0x85
2000096c:	f7ff ff7e 	bl	2000086c <spiWrite>
    spiWrite(0x00);
20000970:	f04f 0000 	mov.w	r0, #0
20000974:	f7ff ff7a 	bl	2000086c <spiWrite>
    spiWrite(0x78);
20000978:	f04f 0078 	mov.w	r0, #120	; 0x78
2000097c:	f7ff ff76 	bl	2000086c <spiWrite>

    writeCommand(0xCB);
20000980:	f04f 00cb 	mov.w	r0, #203	; 0xcb
20000984:	f7ff ff9e 	bl	200008c4 <writeCommand>
    spiWrite(0x39);
20000988:	f04f 0039 	mov.w	r0, #57	; 0x39
2000098c:	f7ff ff6e 	bl	2000086c <spiWrite>
    spiWrite(0x2C);
20000990:	f04f 002c 	mov.w	r0, #44	; 0x2c
20000994:	f7ff ff6a 	bl	2000086c <spiWrite>
    spiWrite(0x00);
20000998:	f04f 0000 	mov.w	r0, #0
2000099c:	f7ff ff66 	bl	2000086c <spiWrite>
    spiWrite(0x34);
200009a0:	f04f 0034 	mov.w	r0, #52	; 0x34
200009a4:	f7ff ff62 	bl	2000086c <spiWrite>
    spiWrite(0x02);
200009a8:	f04f 0002 	mov.w	r0, #2
200009ac:	f7ff ff5e 	bl	2000086c <spiWrite>

    writeCommand(0xF7);
200009b0:	f04f 00f7 	mov.w	r0, #247	; 0xf7
200009b4:	f7ff ff86 	bl	200008c4 <writeCommand>
    spiWrite(0x20);
200009b8:	f04f 0020 	mov.w	r0, #32
200009bc:	f7ff ff56 	bl	2000086c <spiWrite>

    writeCommand(0xEA);
200009c0:	f04f 00ea 	mov.w	r0, #234	; 0xea
200009c4:	f7ff ff7e 	bl	200008c4 <writeCommand>
    spiWrite(0x00);
200009c8:	f04f 0000 	mov.w	r0, #0
200009cc:	f7ff ff4e 	bl	2000086c <spiWrite>
    spiWrite(0x00);
200009d0:	f04f 0000 	mov.w	r0, #0
200009d4:	f7ff ff4a 	bl	2000086c <spiWrite>

    writeCommand(ILI9341_PWCTR1);    //Power control
200009d8:	f04f 00c0 	mov.w	r0, #192	; 0xc0
200009dc:	f7ff ff72 	bl	200008c4 <writeCommand>
    spiWrite(0x23);   //VRH[5:0]
200009e0:	f04f 0023 	mov.w	r0, #35	; 0x23
200009e4:	f7ff ff42 	bl	2000086c <spiWrite>

    writeCommand(ILI9341_PWCTR2);    //Power control
200009e8:	f04f 00c1 	mov.w	r0, #193	; 0xc1
200009ec:	f7ff ff6a 	bl	200008c4 <writeCommand>
    spiWrite(0x10);   //SAP[2:0];BT[3:0]
200009f0:	f04f 0010 	mov.w	r0, #16
200009f4:	f7ff ff3a 	bl	2000086c <spiWrite>

    writeCommand(ILI9341_VMCTR1);    //VCM control
200009f8:	f04f 00c5 	mov.w	r0, #197	; 0xc5
200009fc:	f7ff ff62 	bl	200008c4 <writeCommand>
    spiWrite(0x3e);
20000a00:	f04f 003e 	mov.w	r0, #62	; 0x3e
20000a04:	f7ff ff32 	bl	2000086c <spiWrite>
    spiWrite(0x28);
20000a08:	f04f 0028 	mov.w	r0, #40	; 0x28
20000a0c:	f7ff ff2e 	bl	2000086c <spiWrite>

    writeCommand(ILI9341_VMCTR2);    //VCM control2
20000a10:	f04f 00c7 	mov.w	r0, #199	; 0xc7
20000a14:	f7ff ff56 	bl	200008c4 <writeCommand>
    spiWrite(0x86);  //--
20000a18:	f04f 0086 	mov.w	r0, #134	; 0x86
20000a1c:	f7ff ff26 	bl	2000086c <spiWrite>

    writeCommand(ILI9341_MADCTL);    // Memory Access Control
20000a20:	f04f 0036 	mov.w	r0, #54	; 0x36
20000a24:	f7ff ff4e 	bl	200008c4 <writeCommand>
    spiWrite(0x48);
20000a28:	f04f 0048 	mov.w	r0, #72	; 0x48
20000a2c:	f7ff ff1e 	bl	2000086c <spiWrite>

    writeCommand(ILI9341_VSCRSADD); // Vertical scroll
20000a30:	f04f 0037 	mov.w	r0, #55	; 0x37
20000a34:	f7ff ff46 	bl	200008c4 <writeCommand>
	spiWrite(0x00);
20000a38:	f04f 0000 	mov.w	r0, #0
20000a3c:	f7ff ff16 	bl	2000086c <spiWrite>
	spiWrite(0x00);
20000a40:	f04f 0000 	mov.w	r0, #0
20000a44:	f7ff ff12 	bl	2000086c <spiWrite>

    writeCommand(ILI9341_PIXFMT);
20000a48:	f04f 003a 	mov.w	r0, #58	; 0x3a
20000a4c:	f7ff ff3a 	bl	200008c4 <writeCommand>
    spiWrite(0x55);
20000a50:	f04f 0055 	mov.w	r0, #85	; 0x55
20000a54:	f7ff ff0a 	bl	2000086c <spiWrite>

    writeCommand(ILI9341_FRMCTR1);
20000a58:	f04f 00b1 	mov.w	r0, #177	; 0xb1
20000a5c:	f7ff ff32 	bl	200008c4 <writeCommand>
    spiWrite(0x00);
20000a60:	f04f 0000 	mov.w	r0, #0
20000a64:	f7ff ff02 	bl	2000086c <spiWrite>
    spiWrite(0x18);
20000a68:	f04f 0018 	mov.w	r0, #24
20000a6c:	f7ff fefe 	bl	2000086c <spiWrite>

    writeCommand(ILI9341_DFUNCTR);    // Display Function Control
20000a70:	f04f 00b6 	mov.w	r0, #182	; 0xb6
20000a74:	f7ff ff26 	bl	200008c4 <writeCommand>
    spiWrite(0x08);
20000a78:	f04f 0008 	mov.w	r0, #8
20000a7c:	f7ff fef6 	bl	2000086c <spiWrite>
    spiWrite(0x82);
20000a80:	f04f 0082 	mov.w	r0, #130	; 0x82
20000a84:	f7ff fef2 	bl	2000086c <spiWrite>
    spiWrite(0x27);
20000a88:	f04f 0027 	mov.w	r0, #39	; 0x27
20000a8c:	f7ff feee 	bl	2000086c <spiWrite>

    writeCommand(0xF2);    // 3Gamma Function Disable
20000a90:	f04f 00f2 	mov.w	r0, #242	; 0xf2
20000a94:	f7ff ff16 	bl	200008c4 <writeCommand>
    spiWrite(0x00);
20000a98:	f04f 0000 	mov.w	r0, #0
20000a9c:	f7ff fee6 	bl	2000086c <spiWrite>

    writeCommand(ILI9341_GAMMASET);    //Gamma curve selected
20000aa0:	f04f 0026 	mov.w	r0, #38	; 0x26
20000aa4:	f7ff ff0e 	bl	200008c4 <writeCommand>
    spiWrite(0x01);
20000aa8:	f04f 0001 	mov.w	r0, #1
20000aac:	f7ff fede 	bl	2000086c <spiWrite>

    writeCommand(ILI9341_GMCTRP1);    //Set Gamma
20000ab0:	f04f 00e0 	mov.w	r0, #224	; 0xe0
20000ab4:	f7ff ff06 	bl	200008c4 <writeCommand>
    spiWrite(0x0F);
20000ab8:	f04f 000f 	mov.w	r0, #15
20000abc:	f7ff fed6 	bl	2000086c <spiWrite>
    spiWrite(0x31);
20000ac0:	f04f 0031 	mov.w	r0, #49	; 0x31
20000ac4:	f7ff fed2 	bl	2000086c <spiWrite>
    spiWrite(0x2B);
20000ac8:	f04f 002b 	mov.w	r0, #43	; 0x2b
20000acc:	f7ff fece 	bl	2000086c <spiWrite>
    spiWrite(0x0C);
20000ad0:	f04f 000c 	mov.w	r0, #12
20000ad4:	f7ff feca 	bl	2000086c <spiWrite>
    spiWrite(0x0E);
20000ad8:	f04f 000e 	mov.w	r0, #14
20000adc:	f7ff fec6 	bl	2000086c <spiWrite>
    spiWrite(0x08);
20000ae0:	f04f 0008 	mov.w	r0, #8
20000ae4:	f7ff fec2 	bl	2000086c <spiWrite>
    spiWrite(0x4E);
20000ae8:	f04f 004e 	mov.w	r0, #78	; 0x4e
20000aec:	f7ff febe 	bl	2000086c <spiWrite>
    spiWrite(0xF1);
20000af0:	f04f 00f1 	mov.w	r0, #241	; 0xf1
20000af4:	f7ff feba 	bl	2000086c <spiWrite>
    spiWrite(0x37);
20000af8:	f04f 0037 	mov.w	r0, #55	; 0x37
20000afc:	f7ff feb6 	bl	2000086c <spiWrite>
    spiWrite(0x07);
20000b00:	f04f 0007 	mov.w	r0, #7
20000b04:	f7ff feb2 	bl	2000086c <spiWrite>
    spiWrite(0x10);
20000b08:	f04f 0010 	mov.w	r0, #16
20000b0c:	f7ff feae 	bl	2000086c <spiWrite>
    spiWrite(0x03);
20000b10:	f04f 0003 	mov.w	r0, #3
20000b14:	f7ff feaa 	bl	2000086c <spiWrite>
    spiWrite(0x0E);
20000b18:	f04f 000e 	mov.w	r0, #14
20000b1c:	f7ff fea6 	bl	2000086c <spiWrite>
    spiWrite(0x09);
20000b20:	f04f 0009 	mov.w	r0, #9
20000b24:	f7ff fea2 	bl	2000086c <spiWrite>
    spiWrite(0x00);
20000b28:	f04f 0000 	mov.w	r0, #0
20000b2c:	f7ff fe9e 	bl	2000086c <spiWrite>

    writeCommand(ILI9341_GMCTRN1);    //Set Gamma
20000b30:	f04f 00e1 	mov.w	r0, #225	; 0xe1
20000b34:	f7ff fec6 	bl	200008c4 <writeCommand>
    spiWrite(0x00);
20000b38:	f04f 0000 	mov.w	r0, #0
20000b3c:	f7ff fe96 	bl	2000086c <spiWrite>
    spiWrite(0x0E);
20000b40:	f04f 000e 	mov.w	r0, #14
20000b44:	f7ff fe92 	bl	2000086c <spiWrite>
    spiWrite(0x14);
20000b48:	f04f 0014 	mov.w	r0, #20
20000b4c:	f7ff fe8e 	bl	2000086c <spiWrite>
    spiWrite(0x03);
20000b50:	f04f 0003 	mov.w	r0, #3
20000b54:	f7ff fe8a 	bl	2000086c <spiWrite>
    spiWrite(0x11);
20000b58:	f04f 0011 	mov.w	r0, #17
20000b5c:	f7ff fe86 	bl	2000086c <spiWrite>
    spiWrite(0x07);
20000b60:	f04f 0007 	mov.w	r0, #7
20000b64:	f7ff fe82 	bl	2000086c <spiWrite>
    spiWrite(0x31);
20000b68:	f04f 0031 	mov.w	r0, #49	; 0x31
20000b6c:	f7ff fe7e 	bl	2000086c <spiWrite>
    spiWrite(0xC1);
20000b70:	f04f 00c1 	mov.w	r0, #193	; 0xc1
20000b74:	f7ff fe7a 	bl	2000086c <spiWrite>
    spiWrite(0x48);
20000b78:	f04f 0048 	mov.w	r0, #72	; 0x48
20000b7c:	f7ff fe76 	bl	2000086c <spiWrite>
    spiWrite(0x08);
20000b80:	f04f 0008 	mov.w	r0, #8
20000b84:	f7ff fe72 	bl	2000086c <spiWrite>
    spiWrite(0x0F);
20000b88:	f04f 000f 	mov.w	r0, #15
20000b8c:	f7ff fe6e 	bl	2000086c <spiWrite>
    spiWrite(0x0C);
20000b90:	f04f 000c 	mov.w	r0, #12
20000b94:	f7ff fe6a 	bl	2000086c <spiWrite>
    spiWrite(0x31);
20000b98:	f04f 0031 	mov.w	r0, #49	; 0x31
20000b9c:	f7ff fe66 	bl	2000086c <spiWrite>
    spiWrite(0x36);
20000ba0:	f04f 0036 	mov.w	r0, #54	; 0x36
20000ba4:	f7ff fe62 	bl	2000086c <spiWrite>
    spiWrite(0x0F);
20000ba8:	f04f 000f 	mov.w	r0, #15
20000bac:	f7ff fe5e 	bl	2000086c <spiWrite>

    writeCommand(ILI9341_SLPOUT);    //Exit Sleep
20000bb0:	f04f 0011 	mov.w	r0, #17
20000bb4:	f7ff fe86 	bl	200008c4 <writeCommand>
    delay(120);
20000bb8:	f04f 0078 	mov.w	r0, #120	; 0x78
20000bbc:	f7ff fe26 	bl	2000080c <delay>
    writeCommand(ILI9341_DISPON);    //Display on
20000bc0:	f04f 0029 	mov.w	r0, #41	; 0x29
20000bc4:	f7ff fe7e 	bl	200008c4 <writeCommand>
    delay(120);
20000bc8:	f04f 0078 	mov.w	r0, #120	; 0x78
20000bcc:	f7ff fe1e 	bl	2000080c <delay>

    print->widthe = ILI9341_TFTWIDTH;
20000bd0:	687b      	ldr	r3, [r7, #4]
20000bd2:	f04f 02f0 	mov.w	r2, #240	; 0xf0
20000bd6:	809a      	strh	r2, [r3, #4]
    print->heighte = ILI9341_TFTHEIGHT;
20000bd8:	687b      	ldr	r3, [r7, #4]
20000bda:	f44f 72a0 	mov.w	r2, #320	; 0x140
20000bde:	80da      	strh	r2, [r3, #6]
}
20000be0:	f107 0708 	add.w	r7, r7, #8
20000be4:	46bd      	mov	sp, r7
20000be6:	bd80      	pop	{r7, pc}

20000be8 <setRotation>:

void setRotation(struct Print * print, uint8_t m) {
20000be8:	b580      	push	{r7, lr}
20000bea:	b082      	sub	sp, #8
20000bec:	af00      	add	r7, sp, #0
20000bee:	6078      	str	r0, [r7, #4]
20000bf0:	460b      	mov	r3, r1
20000bf2:	70fb      	strb	r3, [r7, #3]
    print->rotation = m % 4; // can't be higher than 3
20000bf4:	78fb      	ldrb	r3, [r7, #3]
20000bf6:	f003 0303 	and.w	r3, r3, #3
20000bfa:	687a      	ldr	r2, [r7, #4]
20000bfc:	7453      	strb	r3, [r2, #17]
    switch (print->rotation) {
20000bfe:	687b      	ldr	r3, [r7, #4]
20000c00:	7c5b      	ldrb	r3, [r3, #17]
20000c02:	2b03      	cmp	r3, #3
20000c04:	d839      	bhi.n	20000c7a <setRotation+0x92>
20000c06:	a201      	add	r2, pc, #4	; (adr r2, 20000c0c <setRotation+0x24>)
20000c08:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
20000c0c:	20000c1d 	.word	0x20000c1d
20000c10:	20000c35 	.word	0x20000c35
20000c14:	20000c4d 	.word	0x20000c4d
20000c18:	20000c65 	.word	0x20000c65
        case 0:
            m = (MADCTL_MX | MADCTL_BGR);
20000c1c:	f04f 0348 	mov.w	r3, #72	; 0x48
20000c20:	70fb      	strb	r3, [r7, #3]
            print->widthe  = ILI9341_TFTWIDTH;
20000c22:	687b      	ldr	r3, [r7, #4]
20000c24:	f04f 02f0 	mov.w	r2, #240	; 0xf0
20000c28:	809a      	strh	r2, [r3, #4]
            print->heighte = ILI9341_TFTHEIGHT;
20000c2a:	687b      	ldr	r3, [r7, #4]
20000c2c:	f44f 72a0 	mov.w	r2, #320	; 0x140
20000c30:	80da      	strh	r2, [r3, #6]
            break;
20000c32:	e022      	b.n	20000c7a <setRotation+0x92>
        case 1:
            m = (MADCTL_MV | MADCTL_BGR);
20000c34:	f04f 0328 	mov.w	r3, #40	; 0x28
20000c38:	70fb      	strb	r3, [r7, #3]
            print->widthe  = ILI9341_TFTHEIGHT;
20000c3a:	687b      	ldr	r3, [r7, #4]
20000c3c:	f44f 72a0 	mov.w	r2, #320	; 0x140
20000c40:	809a      	strh	r2, [r3, #4]
            print->heighte = ILI9341_TFTWIDTH;
20000c42:	687b      	ldr	r3, [r7, #4]
20000c44:	f04f 02f0 	mov.w	r2, #240	; 0xf0
20000c48:	80da      	strh	r2, [r3, #6]
            break;
20000c4a:	e016      	b.n	20000c7a <setRotation+0x92>
        case 2:
            m = (MADCTL_MY | MADCTL_BGR);
20000c4c:	f06f 0377 	mvn.w	r3, #119	; 0x77
20000c50:	70fb      	strb	r3, [r7, #3]
            print->widthe  = ILI9341_TFTWIDTH;
20000c52:	687b      	ldr	r3, [r7, #4]
20000c54:	f04f 02f0 	mov.w	r2, #240	; 0xf0
20000c58:	809a      	strh	r2, [r3, #4]
            print->heighte = ILI9341_TFTHEIGHT;
20000c5a:	687b      	ldr	r3, [r7, #4]
20000c5c:	f44f 72a0 	mov.w	r2, #320	; 0x140
20000c60:	80da      	strh	r2, [r3, #6]
            break;
20000c62:	e00a      	b.n	20000c7a <setRotation+0x92>
        case 3:
            m = (MADCTL_MX | MADCTL_MY | MADCTL_MV | MADCTL_BGR);
20000c64:	f06f 0317 	mvn.w	r3, #23
20000c68:	70fb      	strb	r3, [r7, #3]
            print->widthe  = ILI9341_TFTHEIGHT;
20000c6a:	687b      	ldr	r3, [r7, #4]
20000c6c:	f44f 72a0 	mov.w	r2, #320	; 0x140
20000c70:	809a      	strh	r2, [r3, #4]
            print->heighte = ILI9341_TFTWIDTH;
20000c72:	687b      	ldr	r3, [r7, #4]
20000c74:	f04f 02f0 	mov.w	r2, #240	; 0xf0
20000c78:	80da      	strh	r2, [r3, #6]
            break;
    }

    writeCommand(ILI9341_MADCTL);
20000c7a:	f04f 0036 	mov.w	r0, #54	; 0x36
20000c7e:	f7ff fe21 	bl	200008c4 <writeCommand>
    spiWrite(m);
20000c82:	78fb      	ldrb	r3, [r7, #3]
20000c84:	4618      	mov	r0, r3
20000c86:	f7ff fdf1 	bl	2000086c <spiWrite>
}
20000c8a:	f107 0708 	add.w	r7, r7, #8
20000c8e:	46bd      	mov	sp, r7
20000c90:	bd80      	pop	{r7, pc}
20000c92:	bf00      	nop

20000c94 <setAddrWindow>:
void scrollTo(uint16_t y) {
    writeCommand(ILI9341_VSCRSADD);
    spiWrite((y>>8) & 0x0011);
    spiWrite(y & 0x0011);
}
void setAddrWindow(uint16_t x, uint16_t y, uint16_t w, uint16_t h) {
20000c94:	b580      	push	{r7, lr}
20000c96:	b084      	sub	sp, #16
20000c98:	af00      	add	r7, sp, #0
20000c9a:	80f8      	strh	r0, [r7, #6]
20000c9c:	80b9      	strh	r1, [r7, #4]
20000c9e:	807a      	strh	r2, [r7, #2]
20000ca0:	803b      	strh	r3, [r7, #0]
    uint32_t xa = ((uint32_t)x << 16) | (x+w-1);
20000ca2:	88fb      	ldrh	r3, [r7, #6]
20000ca4:	ea4f 4203 	mov.w	r2, r3, lsl #16
20000ca8:	88f9      	ldrh	r1, [r7, #6]
20000caa:	887b      	ldrh	r3, [r7, #2]
20000cac:	440b      	add	r3, r1
20000cae:	f103 33ff 	add.w	r3, r3, #4294967295
20000cb2:	ea42 0303 	orr.w	r3, r2, r3
20000cb6:	60bb      	str	r3, [r7, #8]
    uint32_t ya = ((uint32_t)y << 16) | (y+h-1);
20000cb8:	88bb      	ldrh	r3, [r7, #4]
20000cba:	ea4f 4203 	mov.w	r2, r3, lsl #16
20000cbe:	88b9      	ldrh	r1, [r7, #4]
20000cc0:	883b      	ldrh	r3, [r7, #0]
20000cc2:	440b      	add	r3, r1
20000cc4:	f103 33ff 	add.w	r3, r3, #4294967295
20000cc8:	ea42 0303 	orr.w	r3, r2, r3
20000ccc:	60fb      	str	r3, [r7, #12]
    writeCommand(ILI9341_CASET); // Column addr set
20000cce:	f04f 002a 	mov.w	r0, #42	; 0x2a
20000cd2:	f7ff fdf7 	bl	200008c4 <writeCommand>
    //SPI_WRITE32(xa);
    spiWrite((xa) >> 24);
20000cd6:	68bb      	ldr	r3, [r7, #8]
20000cd8:	ea4f 6313 	mov.w	r3, r3, lsr #24
20000cdc:	b2db      	uxtb	r3, r3
20000cde:	4618      	mov	r0, r3
20000ce0:	f7ff fdc4 	bl	2000086c <spiWrite>
    spiWrite((xa) >> 16);
20000ce4:	68bb      	ldr	r3, [r7, #8]
20000ce6:	ea4f 4313 	mov.w	r3, r3, lsr #16
20000cea:	b2db      	uxtb	r3, r3
20000cec:	4618      	mov	r0, r3
20000cee:	f7ff fdbd 	bl	2000086c <spiWrite>
    spiWrite((xa) >> 8);
20000cf2:	68bb      	ldr	r3, [r7, #8]
20000cf4:	ea4f 2313 	mov.w	r3, r3, lsr #8
20000cf8:	b2db      	uxtb	r3, r3
20000cfa:	4618      	mov	r0, r3
20000cfc:	f7ff fdb6 	bl	2000086c <spiWrite>
    spiWrite(xa);
20000d00:	68bb      	ldr	r3, [r7, #8]
20000d02:	b2db      	uxtb	r3, r3
20000d04:	4618      	mov	r0, r3
20000d06:	f7ff fdb1 	bl	2000086c <spiWrite>

    writeCommand(ILI9341_PASET); // Row addr set
20000d0a:	f04f 002b 	mov.w	r0, #43	; 0x2b
20000d0e:	f7ff fdd9 	bl	200008c4 <writeCommand>
    //SPI_WRITE32(ya);
    spiWrite((ya) >> 24);
20000d12:	68fb      	ldr	r3, [r7, #12]
20000d14:	ea4f 6313 	mov.w	r3, r3, lsr #24
20000d18:	b2db      	uxtb	r3, r3
20000d1a:	4618      	mov	r0, r3
20000d1c:	f7ff fda6 	bl	2000086c <spiWrite>
    spiWrite((ya) >> 16);
20000d20:	68fb      	ldr	r3, [r7, #12]
20000d22:	ea4f 4313 	mov.w	r3, r3, lsr #16
20000d26:	b2db      	uxtb	r3, r3
20000d28:	4618      	mov	r0, r3
20000d2a:	f7ff fd9f 	bl	2000086c <spiWrite>
    spiWrite((ya) >> 8);
20000d2e:	68fb      	ldr	r3, [r7, #12]
20000d30:	ea4f 2313 	mov.w	r3, r3, lsr #8
20000d34:	b2db      	uxtb	r3, r3
20000d36:	4618      	mov	r0, r3
20000d38:	f7ff fd98 	bl	2000086c <spiWrite>
    spiWrite(ya);
20000d3c:	68fb      	ldr	r3, [r7, #12]
20000d3e:	b2db      	uxtb	r3, r3
20000d40:	4618      	mov	r0, r3
20000d42:	f7ff fd93 	bl	2000086c <spiWrite>

    writeCommand(ILI9341_RAMWR); // write to RAM
20000d46:	f04f 002c 	mov.w	r0, #44	; 0x2c
20000d4a:	f7ff fdbb 	bl	200008c4 <writeCommand>
}
20000d4e:	f107 0710 	add.w	r7, r7, #16
20000d52:	46bd      	mov	sp, r7
20000d54:	bd80      	pop	{r7, pc}
20000d56:	bf00      	nop

20000d58 <writeColor>:
void writePixelCoordinates(struct Print * print, int16_t x, int16_t y, uint16_t color) {
    if((x < 0) ||(x >= print->widthe) || (y < 0) || (y >= print->heighte)) return;
    setAddrWindow(x,y,1,1);
    writePixel(color);
}
void writeColor(struct Print * print, uint16_t color, uint32_t len){
20000d58:	b580      	push	{r7, lr}
20000d5a:	b086      	sub	sp, #24
20000d5c:	af00      	add	r7, sp, #0
20000d5e:	60f8      	str	r0, [r7, #12]
20000d60:	460b      	mov	r3, r1
20000d62:	607a      	str	r2, [r7, #4]
20000d64:	817b      	strh	r3, [r7, #10]
	uint32_t t;
	uint8_t hi = color >> 8, lo = color;
20000d66:	897b      	ldrh	r3, [r7, #10]
20000d68:	ea4f 2313 	mov.w	r3, r3, lsr #8
20000d6c:	b29b      	uxth	r3, r3
20000d6e:	75bb      	strb	r3, [r7, #22]
20000d70:	897b      	ldrh	r3, [r7, #10]
20000d72:	75fb      	strb	r3, [r7, #23]
	for ( t=len; t; t--){
20000d74:	687b      	ldr	r3, [r7, #4]
20000d76:	613b      	str	r3, [r7, #16]
20000d78:	e00b      	b.n	20000d92 <writeColor+0x3a>
		spiWrite(hi);
20000d7a:	7dbb      	ldrb	r3, [r7, #22]
20000d7c:	4618      	mov	r0, r3
20000d7e:	f7ff fd75 	bl	2000086c <spiWrite>
		spiWrite(lo);
20000d82:	7dfb      	ldrb	r3, [r7, #23]
20000d84:	4618      	mov	r0, r3
20000d86:	f7ff fd71 	bl	2000086c <spiWrite>
    writePixel(color);
}
void writeColor(struct Print * print, uint16_t color, uint32_t len){
	uint32_t t;
	uint8_t hi = color >> 8, lo = color;
	for ( t=len; t; t--){
20000d8a:	693b      	ldr	r3, [r7, #16]
20000d8c:	f103 33ff 	add.w	r3, r3, #4294967295
20000d90:	613b      	str	r3, [r7, #16]
20000d92:	693b      	ldr	r3, [r7, #16]
20000d94:	2b00      	cmp	r3, #0
20000d96:	d1f0      	bne.n	20000d7a <writeColor+0x22>
		spiWrite(hi);
		spiWrite(lo);
	}

}
20000d98:	f107 0718 	add.w	r7, r7, #24
20000d9c:	46bd      	mov	sp, r7
20000d9e:	bd80      	pop	{r7, pc}

20000da0 <writeFillRect>:

void writeFillRect(struct Print * print,int16_t x, int16_t y, int16_t w, int16_t h, uint16_t color){
20000da0:	b580      	push	{r7, lr}
20000da2:	b086      	sub	sp, #24
20000da4:	af00      	add	r7, sp, #0
20000da6:	60f8      	str	r0, [r7, #12]
20000da8:	8179      	strh	r1, [r7, #10]
20000daa:	813a      	strh	r2, [r7, #8]
20000dac:	80fb      	strh	r3, [r7, #6]
    if((x >= print->widthe) || (y >= print->heighte)) return;
20000dae:	68fb      	ldr	r3, [r7, #12]
20000db0:	889b      	ldrh	r3, [r3, #4]
20000db2:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
20000db6:	b21b      	sxth	r3, r3
20000db8:	429a      	cmp	r2, r3
20000dba:	da69      	bge.n	20000e90 <writeFillRect+0xf0>
20000dbc:	68fb      	ldr	r3, [r7, #12]
20000dbe:	88db      	ldrh	r3, [r3, #6]
20000dc0:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
20000dc4:	b21b      	sxth	r3, r3
20000dc6:	429a      	cmp	r2, r3
20000dc8:	da64      	bge.n	20000e94 <writeFillRect+0xf4>
    int16_t x2 = x + w - 1, y2 = y + h - 1;
20000dca:	897a      	ldrh	r2, [r7, #10]
20000dcc:	88fb      	ldrh	r3, [r7, #6]
20000dce:	4413      	add	r3, r2
20000dd0:	b29b      	uxth	r3, r3
20000dd2:	f103 33ff 	add.w	r3, r3, #4294967295
20000dd6:	b29b      	uxth	r3, r3
20000dd8:	823b      	strh	r3, [r7, #16]
20000dda:	893a      	ldrh	r2, [r7, #8]
20000ddc:	8c3b      	ldrh	r3, [r7, #32]
20000dde:	4413      	add	r3, r2
20000de0:	b29b      	uxth	r3, r3
20000de2:	f103 33ff 	add.w	r3, r3, #4294967295
20000de6:	b29b      	uxth	r3, r3
20000de8:	827b      	strh	r3, [r7, #18]
    if((x2 < 0) || (y2 < 0)) return;
20000dea:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
20000dee:	2b00      	cmp	r3, #0
20000df0:	db52      	blt.n	20000e98 <writeFillRect+0xf8>
20000df2:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
20000df6:	2b00      	cmp	r3, #0
20000df8:	db50      	blt.n	20000e9c <writeFillRect+0xfc>

    // Clip left/top
    if(x < 0) {
20000dfa:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
20000dfe:	2b00      	cmp	r3, #0
20000e00:	da07      	bge.n	20000e12 <writeFillRect+0x72>
        x = 0;
20000e02:	f04f 0300 	mov.w	r3, #0
20000e06:	817b      	strh	r3, [r7, #10]
        w = x2 + 1;
20000e08:	8a3b      	ldrh	r3, [r7, #16]
20000e0a:	f103 0301 	add.w	r3, r3, #1
20000e0e:	b29b      	uxth	r3, r3
20000e10:	80fb      	strh	r3, [r7, #6]
    }
    if(y < 0) {
20000e12:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
20000e16:	2b00      	cmp	r3, #0
20000e18:	da07      	bge.n	20000e2a <writeFillRect+0x8a>
        y = 0;
20000e1a:	f04f 0300 	mov.w	r3, #0
20000e1e:	813b      	strh	r3, [r7, #8]
        h = y2 + 1;
20000e20:	8a7b      	ldrh	r3, [r7, #18]
20000e22:	f103 0301 	add.w	r3, r3, #1
20000e26:	b29b      	uxth	r3, r3
20000e28:	843b      	strh	r3, [r7, #32]
    }

    // Clip right/bottom
    if(x2 >= print->widthe)  w = print->widthe  - x;
20000e2a:	68fb      	ldr	r3, [r7, #12]
20000e2c:	889b      	ldrh	r3, [r3, #4]
20000e2e:	f9b7 2010 	ldrsh.w	r2, [r7, #16]
20000e32:	b21b      	sxth	r3, r3
20000e34:	429a      	cmp	r2, r3
20000e36:	db07      	blt.n	20000e48 <writeFillRect+0xa8>
20000e38:	68fb      	ldr	r3, [r7, #12]
20000e3a:	889b      	ldrh	r3, [r3, #4]
20000e3c:	b29a      	uxth	r2, r3
20000e3e:	897b      	ldrh	r3, [r7, #10]
20000e40:	ebc3 0302 	rsb	r3, r3, r2
20000e44:	b29b      	uxth	r3, r3
20000e46:	80fb      	strh	r3, [r7, #6]
    if(y2 >= print->heighte) h = print->heighte - y;
20000e48:	68fb      	ldr	r3, [r7, #12]
20000e4a:	88db      	ldrh	r3, [r3, #6]
20000e4c:	f9b7 2012 	ldrsh.w	r2, [r7, #18]
20000e50:	b21b      	sxth	r3, r3
20000e52:	429a      	cmp	r2, r3
20000e54:	db07      	blt.n	20000e66 <writeFillRect+0xc6>
20000e56:	68fb      	ldr	r3, [r7, #12]
20000e58:	88db      	ldrh	r3, [r3, #6]
20000e5a:	b29a      	uxth	r2, r3
20000e5c:	893b      	ldrh	r3, [r7, #8]
20000e5e:	ebc3 0302 	rsb	r3, r3, r2
20000e62:	b29b      	uxth	r3, r3
20000e64:	843b      	strh	r3, [r7, #32]

    int32_t len = (int32_t)w * h;
20000e66:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
20000e6a:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
20000e6e:	fb02 f303 	mul.w	r3, r2, r3
20000e72:	617b      	str	r3, [r7, #20]
    setAddrWindow(x, y, w, h);
20000e74:	8978      	ldrh	r0, [r7, #10]
20000e76:	8939      	ldrh	r1, [r7, #8]
20000e78:	88fa      	ldrh	r2, [r7, #6]
20000e7a:	8c3b      	ldrh	r3, [r7, #32]
20000e7c:	f7ff ff0a 	bl	20000c94 <setAddrWindow>

    writeColor(print, color, len);
20000e80:	697b      	ldr	r3, [r7, #20]
20000e82:	8cba      	ldrh	r2, [r7, #36]	; 0x24
20000e84:	68f8      	ldr	r0, [r7, #12]
20000e86:	4611      	mov	r1, r2
20000e88:	461a      	mov	r2, r3
20000e8a:	f7ff ff65 	bl	20000d58 <writeColor>
20000e8e:	e006      	b.n	20000e9e <writeFillRect+0xfe>
	}

}

void writeFillRect(struct Print * print,int16_t x, int16_t y, int16_t w, int16_t h, uint16_t color){
    if((x >= print->widthe) || (y >= print->heighte)) return;
20000e90:	bf00      	nop
20000e92:	e004      	b.n	20000e9e <writeFillRect+0xfe>
20000e94:	bf00      	nop
20000e96:	e002      	b.n	20000e9e <writeFillRect+0xfe>
    int16_t x2 = x + w - 1, y2 = y + h - 1;
    if((x2 < 0) || (y2 < 0)) return;
20000e98:	bf00      	nop
20000e9a:	e000      	b.n	20000e9e <writeFillRect+0xfe>
20000e9c:	bf00      	nop

    int32_t len = (int32_t)w * h;
    setAddrWindow(x, y, w, h);

    writeColor(print, color, len);
}
20000e9e:	f107 0718 	add.w	r7, r7, #24
20000ea2:	46bd      	mov	sp, r7
20000ea4:	bd80      	pop	{r7, pc}
20000ea6:	bf00      	nop

20000ea8 <fillRect>:
        int16_t w, uint16_t color) {
    writeFastHLine(print, x, y, w, color);
}

void fillRect(struct Print * print, int16_t x, int16_t y, int16_t w, int16_t h,
        uint16_t color) {
20000ea8:	b580      	push	{r7, lr}
20000eaa:	b086      	sub	sp, #24
20000eac:	af02      	add	r7, sp, #8
20000eae:	60f8      	str	r0, [r7, #12]
20000eb0:	8179      	strh	r1, [r7, #10]
20000eb2:	813a      	strh	r2, [r7, #8]
20000eb4:	80fb      	strh	r3, [r7, #6]
    writeFillRect(print, x,y,w,h,color);
20000eb6:	f9b7 100a 	ldrsh.w	r1, [r7, #10]
20000eba:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
20000ebe:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
20000ec2:	f9b7 0018 	ldrsh.w	r0, [r7, #24]
20000ec6:	9000      	str	r0, [sp, #0]
20000ec8:	8bb8      	ldrh	r0, [r7, #28]
20000eca:	9001      	str	r0, [sp, #4]
20000ecc:	68f8      	ldr	r0, [r7, #12]
20000ece:	f7ff ff67 	bl	20000da0 <writeFillRect>
}
20000ed2:	f107 0710 	add.w	r7, r7, #16
20000ed6:	46bd      	mov	sp, r7
20000ed8:	bd80      	pop	{r7, pc}
20000eda:	bf00      	nop

20000edc <main>:
}

#define min(a,b) (((a)<(b))?(a):(b))

int main()
{
20000edc:	b580      	push	{r7, lr}
20000ede:	b086      	sub	sp, #24
20000ee0:	af02      	add	r7, sp, #8
	print = (struct Print *) malloc(sizeof(struct Print));
20000ee2:	f04f 0020 	mov.w	r0, #32
20000ee6:	f002 fab1 	bl	2000344c <malloc>
20000eea:	4603      	mov	r3, r0
20000eec:	461a      	mov	r2, r3
20000eee:	f649 7390 	movw	r3, #40848	; 0x9f90
20000ef2:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000ef6:	601a      	str	r2, [r3, #0]
	print->HEIGHT = ILI9341_TFTHEIGHT;
20000ef8:	f649 7390 	movw	r3, #40848	; 0x9f90
20000efc:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000f00:	681b      	ldr	r3, [r3, #0]
20000f02:	f44f 72a0 	mov.w	r2, #320	; 0x140
20000f06:	805a      	strh	r2, [r3, #2]
	print->WIDTH = ILI9341_TFTWIDTH;
20000f08:	f649 7390 	movw	r3, #40848	; 0x9f90
20000f0c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000f10:	681b      	ldr	r3, [r3, #0]
20000f12:	f04f 02f0 	mov.w	r2, #240	; 0xf0
20000f16:	801a      	strh	r2, [r3, #0]

	ts = (struct Adafruit_FT6206 *) malloc(sizeof(struct Adafruit_FT6206));
20000f18:	f04f 000e 	mov.w	r0, #14
20000f1c:	f002 fa96 	bl	2000344c <malloc>
20000f20:	4603      	mov	r3, r0
20000f22:	461a      	mov	r2, r3
20000f24:	f649 7394 	movw	r3, #40852	; 0x9f94
20000f28:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000f2c:	601a      	str	r2, [r3, #0]



	MSS_SPI_init( &g_mss_spi1 );
20000f2e:	f649 70e8 	movw	r0, #40936	; 0x9fe8
20000f32:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000f36:	f000 fc7f 	bl	20001838 <MSS_SPI_init>
	MSS_SPI_configure_master_mode
20000f3a:	f04f 0308 	mov.w	r3, #8
20000f3e:	9300      	str	r3, [sp, #0]
20000f40:	f649 70e8 	movw	r0, #40936	; 0x9fe8
20000f44:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000f48:	f04f 0100 	mov.w	r1, #0
20000f4c:	f04f 0200 	mov.w	r2, #0
20000f50:	f04f 0307 	mov.w	r3, #7
20000f54:	f000 fdba 	bl	20001acc <MSS_SPI_configure_master_mode>
	    MSS_SPI_SLAVE_0,
	    MSS_SPI_MODE0,
	    MSS_SPI_PCLK_DIV_256,
	    MSS_SPI_BLOCK_TRANSFER_FRAME_SIZE
	);
	MSS_SPI_configure_master_mode
20000f58:	f04f 0308 	mov.w	r3, #8
20000f5c:	9300      	str	r3, [sp, #0]
20000f5e:	f649 70e8 	movw	r0, #40936	; 0x9fe8
20000f62:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000f66:	f04f 0101 	mov.w	r1, #1
20000f6a:	f04f 0200 	mov.w	r2, #0
20000f6e:	f04f 0307 	mov.w	r3, #7
20000f72:	f000 fdab 	bl	20001acc <MSS_SPI_configure_master_mode>
		    MSS_SPI_MODE0,
		    MSS_SPI_PCLK_DIV_256,
		    MSS_SPI_BLOCK_TRANSFER_FRAME_SIZE
		);

	setup(print);
20000f76:	f649 7390 	movw	r3, #40848	; 0x9f90
20000f7a:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000f7e:	681b      	ldr	r3, [r3, #0]
20000f80:	4618      	mov	r0, r3
20000f82:	f000 f849 	bl	20001018 <setup>
	fillScreen(print, ILI9341_BLUE);
20000f86:	f649 7390 	movw	r3, #40848	; 0x9f90
20000f8a:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000f8e:	681b      	ldr	r3, [r3, #0]
20000f90:	4618      	mov	r0, r3
20000f92:	f04f 011f 	mov.w	r1, #31
20000f96:	f7ff fc1f 	bl	200007d8 <fillScreen>
			setRotation(print, 1);
20000f9a:	f649 7390 	movw	r3, #40848	; 0x9f90
20000f9e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000fa2:	681b      	ldr	r3, [r3, #0]
20000fa4:	4618      	mov	r0, r3
20000fa6:	f04f 0101 	mov.w	r1, #1
20000faa:	f7ff fe1d 	bl	20000be8 <setRotation>

	ts_begin(ts, FT6206_DEFAULT_THRESSHOLD);
20000fae:	f649 7394 	movw	r3, #40852	; 0x9f94
20000fb2:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000fb6:	681b      	ldr	r3, [r3, #0]
20000fb8:	4618      	mov	r0, r3
20000fba:	f04f 0180 	mov.w	r1, #128	; 0x80
20000fbe:	f7ff fa6f 	bl	200004a0 <ts_begin>

	while(1) {
		struct TS_Point * p;
		p = (struct TS_Point *) malloc(sizeof(struct TS_Point));
20000fc2:	f04f 0006 	mov.w	r0, #6
20000fc6:	f002 fa41 	bl	2000344c <malloc>
20000fca:	4603      	mov	r3, r0
20000fcc:	607b      	str	r3, [r7, #4]
		p = getPoint(ts);
20000fce:	f649 7394 	movw	r3, #40852	; 0x9f94
20000fd2:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000fd6:	681b      	ldr	r3, [r3, #0]
20000fd8:	4618      	mov	r0, r3
20000fda:	f7ff fb8f 	bl	200006fc <getPoint>
20000fde:	4603      	mov	r3, r0
20000fe0:	607b      	str	r3, [r7, #4]

		//p->x = map(p->x, 0, 240, 240, 0);
		//p->y = map(p->y, 0, 320, 320, 0);
		int y =  p->x;
20000fe2:	687b      	ldr	r3, [r7, #4]
20000fe4:	881b      	ldrh	r3, [r3, #0]
20000fe6:	b21b      	sxth	r3, r3
20000fe8:	60bb      	str	r3, [r7, #8]
		int x = p->y;
20000fea:	687b      	ldr	r3, [r7, #4]
20000fec:	885b      	ldrh	r3, [r3, #2]
20000fee:	b21b      	sxth	r3, r3
20000ff0:	60fb      	str	r3, [r7, #12]

		printf("y: %i\n\r", y);
20000ff2:	f249 7068 	movw	r0, #38760	; 0x9768
20000ff6:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000ffa:	68b9      	ldr	r1, [r7, #8]
20000ffc:	f002 fd6e 	bl	20003adc <printf>
		printf("x:%i\n\r", x);
20001000:	f249 7070 	movw	r0, #38768	; 0x9770
20001004:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001008:	68f9      	ldr	r1, [r7, #12]
2000100a:	f002 fd67 	bl	20003adc <printf>

		free(p);
2000100e:	6878      	ldr	r0, [r7, #4]
20001010:	f002 fa14 	bl	2000343c <free>
	}
20001014:	e7d5      	b.n	20000fc2 <main+0xe6>
20001016:	bf00      	nop

20001018 <setup>:
    fillRoundRect(print, cx-i2, cy-i2, i, i, i/8, color565(0, i, 0));
  }

}

void setup(struct Print * print) {
20001018:	b580      	push	{r7, lr}
2000101a:	b082      	sub	sp, #8
2000101c:	af00      	add	r7, sp, #0
2000101e:	6078      	str	r0, [r7, #4]
  printf("ILI9341 Test!\n\r");
20001020:	f249 7078 	movw	r0, #38776	; 0x9778
20001024:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001028:	f002 fd58 	bl	20003adc <printf>

  begin(print);
2000102c:	6878      	ldr	r0, [r7, #4]
2000102e:	f7ff fc5f 	bl	200008f0 <begin>
//  testRoundRects(print);
//
//  printf("Rounded rects (filled)   \n\r");
//  testFilledRoundRects(print);

  printf("Done!\n\r");
20001032:	f249 7088 	movw	r0, #38792	; 0x9788
20001036:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000103a:	f002 fd4f 	bl	20003adc <printf>

}
2000103e:	f107 0708 	add.w	r7, r7, #8
20001042:	46bd      	mov	sp, r7
20001044:	bd80      	pop	{r7, pc}
20001046:	bf00      	nop

20001048 <_close>:

/*==============================================================================
 * Close a file.
 */
int _close(int file)
{
20001048:	b480      	push	{r7}
2000104a:	b083      	sub	sp, #12
2000104c:	af00      	add	r7, sp, #0
2000104e:	6078      	str	r0, [r7, #4]
    return -1;
20001050:	f04f 33ff 	mov.w	r3, #4294967295
}
20001054:	4618      	mov	r0, r3
20001056:	f107 070c 	add.w	r7, r7, #12
2000105a:	46bd      	mov	sp, r7
2000105c:	bc80      	pop	{r7}
2000105e:	4770      	bx	lr

20001060 <_exit>:
{
	/* Should we force a system reset? */
	while( 1 )
	{
		;
	}
20001060:	b480      	push	{r7}
20001062:	b083      	sub	sp, #12
20001064:	af00      	add	r7, sp, #0
20001066:	6078      	str	r0, [r7, #4]
20001068:	e7fe      	b.n	20001068 <_exit+0x8>
2000106a:	bf00      	nop

2000106c <_fstat>:

/*==============================================================================
 * Status of an open file.
 */
int _fstat(int file, struct stat *st)
{
2000106c:	b480      	push	{r7}
2000106e:	b083      	sub	sp, #12
20001070:	af00      	add	r7, sp, #0
20001072:	6078      	str	r0, [r7, #4]
20001074:	6039      	str	r1, [r7, #0]
    st->st_mode = S_IFCHR;
20001076:	683b      	ldr	r3, [r7, #0]
20001078:	f44f 5200 	mov.w	r2, #8192	; 0x2000
2000107c:	605a      	str	r2, [r3, #4]
    return 0;
2000107e:	f04f 0300 	mov.w	r3, #0
}
20001082:	4618      	mov	r0, r3
20001084:	f107 070c 	add.w	r7, r7, #12
20001088:	46bd      	mov	sp, r7
2000108a:	bc80      	pop	{r7}
2000108c:	4770      	bx	lr
2000108e:	bf00      	nop

20001090 <_isatty>:

/*==============================================================================
 * Query whether output stream is a terminal.
 */
int _isatty(int file)
{
20001090:	b480      	push	{r7}
20001092:	b083      	sub	sp, #12
20001094:	af00      	add	r7, sp, #0
20001096:	6078      	str	r0, [r7, #4]
    return 1;
20001098:	f04f 0301 	mov.w	r3, #1
}
2000109c:	4618      	mov	r0, r3
2000109e:	f107 070c 	add.w	r7, r7, #12
200010a2:	46bd      	mov	sp, r7
200010a4:	bc80      	pop	{r7}
200010a6:	4770      	bx	lr

200010a8 <_lseek>:

/*==============================================================================
 * Set position in a file.
 */
int _lseek(int file, int ptr, int dir)
{
200010a8:	b480      	push	{r7}
200010aa:	b085      	sub	sp, #20
200010ac:	af00      	add	r7, sp, #0
200010ae:	60f8      	str	r0, [r7, #12]
200010b0:	60b9      	str	r1, [r7, #8]
200010b2:	607a      	str	r2, [r7, #4]
    return 0;
200010b4:	f04f 0300 	mov.w	r3, #0
}
200010b8:	4618      	mov	r0, r3
200010ba:	f107 0714 	add.w	r7, r7, #20
200010be:	46bd      	mov	sp, r7
200010c0:	bc80      	pop	{r7}
200010c2:	4770      	bx	lr

200010c4 <_read>:

/*==============================================================================
 * Read from a file.
 */
int _read(int file, char *ptr, int len)
{
200010c4:	b480      	push	{r7}
200010c6:	b085      	sub	sp, #20
200010c8:	af00      	add	r7, sp, #0
200010ca:	60f8      	str	r0, [r7, #12]
200010cc:	60b9      	str	r1, [r7, #8]
200010ce:	607a      	str	r2, [r7, #4]
    return 0;
200010d0:	f04f 0300 	mov.w	r3, #0
}
200010d4:	4618      	mov	r0, r3
200010d6:	f107 0714 	add.w	r7, r7, #20
200010da:	46bd      	mov	sp, r7
200010dc:	bc80      	pop	{r7}
200010de:	4770      	bx	lr

200010e0 <_write_r>:
 * all files, including stdoutso if you need to generate any output, for
 * example to a serial port for debugging, you should make your minimal write
 * capable of doing this.
 */
int _write_r( void * reent, int file, char * ptr, int len )
{
200010e0:	b580      	push	{r7, lr}
200010e2:	b084      	sub	sp, #16
200010e4:	af00      	add	r7, sp, #0
200010e6:	60f8      	str	r0, [r7, #12]
200010e8:	60b9      	str	r1, [r7, #8]
200010ea:	607a      	str	r2, [r7, #4]
200010ec:	603b      	str	r3, [r7, #0]
#ifdef ACTEL_STDIO_THRU_UART
    /*--------------------------------------------------------------------------
     * Initialize the UART driver if it is the first time this function is
     * called.
     */
    if ( !g_stdio_uart_init_done )
200010ee:	f649 7354 	movw	r3, #40788	; 0x9f54
200010f2:	f2c2 0300 	movt	r3, #8192	; 0x2000
200010f6:	681b      	ldr	r3, [r3, #0]
200010f8:	2b00      	cmp	r3, #0
200010fa:	d110      	bne.n	2000111e <_write_r+0x3e>
    {
        MSS_UART_init( &g_mss_uart0, ACTEL_STDIO_BAUD_RATE, (MSS_UART_DATA_8_BITS | MSS_UART_NO_PARITY));
200010fc:	f649 70c0 	movw	r0, #40896	; 0x9fc0
20001100:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001104:	f44f 4161 	mov.w	r1, #57600	; 0xe100
20001108:	f04f 0203 	mov.w	r2, #3
2000110c:	f000 f88a 	bl	20001224 <MSS_UART_init>
        g_stdio_uart_init_done = 1;
20001110:	f649 7354 	movw	r3, #40788	; 0x9f54
20001114:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001118:	f04f 0201 	mov.w	r2, #1
2000111c:	601a      	str	r2, [r3, #0]
    }
    
    /*--------------------------------------------------------------------------
     * Output text to the UART.
     */
    MSS_UART_polled_tx( &g_mss_uart0, (uint8_t *)ptr, len );
2000111e:	683b      	ldr	r3, [r7, #0]
20001120:	f649 70c0 	movw	r0, #40896	; 0x9fc0
20001124:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001128:	6879      	ldr	r1, [r7, #4]
2000112a:	461a      	mov	r2, r3
2000112c:	f000 f97c 	bl	20001428 <MSS_UART_polled_tx>
    
    return len;
20001130:	683b      	ldr	r3, [r7, #0]
#else   /* ACTEL_STDIO_THRU_UART */
    return 0;
#endif  /* ACTEL_STDIO_THRU_UART */
}
20001132:	4618      	mov	r0, r3
20001134:	f107 0710 	add.w	r7, r7, #16
20001138:	46bd      	mov	sp, r7
2000113a:	bd80      	pop	{r7, pc}

2000113c <_sbrk>:
 * it is useful to have a working implementation. The following suffices for a
 * standalone system; it exploits the symbol _end automatically defined by the
 * GNU linker. 
 */
caddr_t _sbrk(int incr)
{
2000113c:	b580      	push	{r7, lr}
2000113e:	b084      	sub	sp, #16
20001140:	af00      	add	r7, sp, #0
20001142:	6078      	str	r0, [r7, #4]
    extern char _end;		/* Defined by the linker */
    static char *heap_end;
    char *prev_heap_end;
    char * stack_ptr;
    
    if (heap_end == 0)
20001144:	f649 7358 	movw	r3, #40792	; 0x9f58
20001148:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000114c:	681b      	ldr	r3, [r3, #0]
2000114e:	2b00      	cmp	r3, #0
20001150:	d108      	bne.n	20001164 <_sbrk+0x28>
    {
      heap_end = &_end;
20001152:	f649 7358 	movw	r3, #40792	; 0x9f58
20001156:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000115a:	f24a 12e0 	movw	r2, #41440	; 0xa1e0
2000115e:	f2c2 0200 	movt	r2, #8192	; 0x2000
20001162:	601a      	str	r2, [r3, #0]
    }
    
    prev_heap_end = heap_end;
20001164:	f649 7358 	movw	r3, #40792	; 0x9f58
20001168:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000116c:	681b      	ldr	r3, [r3, #0]
2000116e:	60bb      	str	r3, [r7, #8]
    asm volatile ("MRS %0, msp" : "=r" (stack_ptr) );
20001170:	f3ef 8308 	mrs	r3, MSP
20001174:	60fb      	str	r3, [r7, #12]
    if (heap_end + incr > stack_ptr)
20001176:	f649 7358 	movw	r3, #40792	; 0x9f58
2000117a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000117e:	681a      	ldr	r2, [r3, #0]
20001180:	687b      	ldr	r3, [r7, #4]
20001182:	441a      	add	r2, r3
20001184:	68fb      	ldr	r3, [r7, #12]
20001186:	429a      	cmp	r2, r3
20001188:	d90f      	bls.n	200011aa <_sbrk+0x6e>
    {
      _write_r ((void *)0, 1, "Heap and stack collision\n", 25);
2000118a:	f04f 0000 	mov.w	r0, #0
2000118e:	f04f 0101 	mov.w	r1, #1
20001192:	f249 7290 	movw	r2, #38800	; 0x9790
20001196:	f2c2 0200 	movt	r2, #8192	; 0x2000
2000119a:	f04f 0319 	mov.w	r3, #25
2000119e:	f7ff ff9f 	bl	200010e0 <_write_r>
      _exit (1);
200011a2:	f04f 0001 	mov.w	r0, #1
200011a6:	f7ff ff5b 	bl	20001060 <_exit>
    }
  
    heap_end += incr;
200011aa:	f649 7358 	movw	r3, #40792	; 0x9f58
200011ae:	f2c2 0300 	movt	r3, #8192	; 0x2000
200011b2:	681a      	ldr	r2, [r3, #0]
200011b4:	687b      	ldr	r3, [r7, #4]
200011b6:	441a      	add	r2, r3
200011b8:	f649 7358 	movw	r3, #40792	; 0x9f58
200011bc:	f2c2 0300 	movt	r3, #8192	; 0x2000
200011c0:	601a      	str	r2, [r3, #0]
    return (caddr_t) prev_heap_end;
200011c2:	68bb      	ldr	r3, [r7, #8]
}
200011c4:	4618      	mov	r0, r3
200011c6:	f107 0710 	add.w	r7, r7, #16
200011ca:	46bd      	mov	sp, r7
200011cc:	bd80      	pop	{r7, pc}
200011ce:	bf00      	nop

200011d0 <_times>:

/*==============================================================================
 * Timing information for current process.
 */
int _times(struct tms *buf)
{
200011d0:	b480      	push	{r7}
200011d2:	b083      	sub	sp, #12
200011d4:	af00      	add	r7, sp, #0
200011d6:	6078      	str	r0, [r7, #4]
    return -1;
200011d8:	f04f 33ff 	mov.w	r3, #4294967295
}
200011dc:	4618      	mov	r0, r3
200011de:	f107 070c 	add.w	r7, r7, #12
200011e2:	46bd      	mov	sp, r7
200011e4:	bc80      	pop	{r7}
200011e6:	4770      	bx	lr

200011e8 <NVIC_ClearPendingIRQ>:
 *
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
200011e8:	b480      	push	{r7}
200011ea:	b083      	sub	sp, #12
200011ec:	af00      	add	r7, sp, #0
200011ee:	4603      	mov	r3, r0
200011f0:	80fb      	strh	r3, [r7, #6]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
200011f2:	f24e 1300 	movw	r3, #57600	; 0xe100
200011f6:	f2ce 0300 	movt	r3, #57344	; 0xe000
200011fa:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
200011fe:	ea4f 1252 	mov.w	r2, r2, lsr #5
20001202:	88f9      	ldrh	r1, [r7, #6]
20001204:	f001 011f 	and.w	r1, r1, #31
20001208:	f04f 0001 	mov.w	r0, #1
2000120c:	fa00 f101 	lsl.w	r1, r0, r1
20001210:	f102 0260 	add.w	r2, r2, #96	; 0x60
20001214:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
20001218:	f107 070c 	add.w	r7, r7, #12
2000121c:	46bd      	mov	sp, r7
2000121e:	bc80      	pop	{r7}
20001220:	4770      	bx	lr
20001222:	bf00      	nop

20001224 <MSS_UART_init>:
(
    mss_uart_instance_t* this_uart,
    uint32_t baud_rate,
    uint8_t line_config
)
{
20001224:	b580      	push	{r7, lr}
20001226:	b088      	sub	sp, #32
20001228:	af00      	add	r7, sp, #0
2000122a:	60f8      	str	r0, [r7, #12]
2000122c:	60b9      	str	r1, [r7, #8]
2000122e:	4613      	mov	r3, r2
20001230:	71fb      	strb	r3, [r7, #7]
    uint16_t baud_value = 1U;
20001232:	f04f 0301 	mov.w	r3, #1
20001236:	82fb      	strh	r3, [r7, #22]
    uint32_t pclk_freq = 0U;
20001238:	f04f 0300 	mov.w	r3, #0
2000123c:	61bb      	str	r3, [r7, #24]
    uint32_t baud_value_l;

    /* The driver expects g_mss_uart0 and g_mss_uart1 to be the only
     * mss_uart_instance_t instances used to identify UART0 and UART1. */
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
2000123e:	68fa      	ldr	r2, [r7, #12]
20001240:	f649 73c0 	movw	r3, #40896	; 0x9fc0
20001244:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001248:	429a      	cmp	r2, r3
2000124a:	d007      	beq.n	2000125c <MSS_UART_init+0x38>
2000124c:	68fa      	ldr	r2, [r7, #12]
2000124e:	f649 7398 	movw	r3, #40856	; 0x9f98
20001252:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001256:	429a      	cmp	r2, r3
20001258:	d000      	beq.n	2000125c <MSS_UART_init+0x38>
2000125a:	be00      	bkpt	0x0000

    /* baud_rate should be greater than 0 */
    ASSERT( 0U < baud_rate );
2000125c:	68bb      	ldr	r3, [r7, #8]
2000125e:	2b00      	cmp	r3, #0
20001260:	d100      	bne.n	20001264 <MSS_UART_init+0x40>
20001262:	be00      	bkpt	0x0000

    /* Force the value of the CMSIS global variables holding the various system
     * clock frequencies to be updated. */
    SystemCoreClockUpdate();
20001264:	f001 ff90 	bl	20003188 <SystemCoreClockUpdate>

    if ( this_uart == &g_mss_uart0 )
20001268:	68fa      	ldr	r2, [r7, #12]
2000126a:	f649 73c0 	movw	r3, #40896	; 0x9fc0
2000126e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001272:	429a      	cmp	r2, r3
20001274:	d12e      	bne.n	200012d4 <MSS_UART_init+0xb0>
    {
        this_uart->hw_reg = UART0;
20001276:	68fb      	ldr	r3, [r7, #12]
20001278:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
2000127c:	601a      	str	r2, [r3, #0]
        this_uart->hw_reg_bit = UART0_BITBAND;
2000127e:	68fb      	ldr	r3, [r7, #12]
20001280:	f04f 4284 	mov.w	r2, #1107296256	; 0x42000000
20001284:	605a      	str	r2, [r3, #4]
        this_uart->irqn = UART0_IRQn;
20001286:	68fb      	ldr	r3, [r7, #12]
20001288:	f04f 020a 	mov.w	r2, #10
2000128c:	811a      	strh	r2, [r3, #8]

        pclk_freq = g_FrequencyPCLK0;
2000128e:	f649 233c 	movw	r3, #39484	; 0x9a3c
20001292:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001296:	681b      	ldr	r3, [r3, #0]
20001298:	61bb      	str	r3, [r7, #24]

        /* reset UART0 */
        SYSREG->SOFT_RST_CR |= SYSREG_UART0_SOFTRESET_MASK;
2000129a:	f242 0300 	movw	r3, #8192	; 0x2000
2000129e:	f2ce 0304 	movt	r3, #57348	; 0xe004
200012a2:	f242 0200 	movw	r2, #8192	; 0x2000
200012a6:	f2ce 0204 	movt	r2, #57348	; 0xe004
200012aa:	6b12      	ldr	r2, [r2, #48]	; 0x30
200012ac:	f042 0280 	orr.w	r2, r2, #128	; 0x80
200012b0:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended UART0 interrupt */
        NVIC_ClearPendingIRQ( UART0_IRQn );
200012b2:	f04f 000a 	mov.w	r0, #10
200012b6:	f7ff ff97 	bl	200011e8 <NVIC_ClearPendingIRQ>
        /* Take UART0 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_UART0_SOFTRESET_MASK;
200012ba:	f242 0300 	movw	r3, #8192	; 0x2000
200012be:	f2ce 0304 	movt	r3, #57348	; 0xe004
200012c2:	f242 0200 	movw	r2, #8192	; 0x2000
200012c6:	f2ce 0204 	movt	r2, #57348	; 0xe004
200012ca:	6b12      	ldr	r2, [r2, #48]	; 0x30
200012cc:	f022 0280 	bic.w	r2, r2, #128	; 0x80
200012d0:	631a      	str	r2, [r3, #48]	; 0x30
200012d2:	e031      	b.n	20001338 <MSS_UART_init+0x114>
    }
    else
    {
        this_uart->hw_reg = UART1;
200012d4:	68fa      	ldr	r2, [r7, #12]
200012d6:	f240 0300 	movw	r3, #0
200012da:	f2c4 0301 	movt	r3, #16385	; 0x4001
200012de:	6013      	str	r3, [r2, #0]
        this_uart->hw_reg_bit = UART1_BITBAND;
200012e0:	68fa      	ldr	r2, [r7, #12]
200012e2:	f240 0300 	movw	r3, #0
200012e6:	f2c4 2320 	movt	r3, #16928	; 0x4220
200012ea:	6053      	str	r3, [r2, #4]
        this_uart->irqn = UART1_IRQn;
200012ec:	68fb      	ldr	r3, [r7, #12]
200012ee:	f04f 020b 	mov.w	r2, #11
200012f2:	811a      	strh	r2, [r3, #8]

        pclk_freq = g_FrequencyPCLK1;
200012f4:	f649 2340 	movw	r3, #39488	; 0x9a40
200012f8:	f2c2 0300 	movt	r3, #8192	; 0x2000
200012fc:	681b      	ldr	r3, [r3, #0]
200012fe:	61bb      	str	r3, [r7, #24]

        /* Reset UART1 */
        SYSREG->SOFT_RST_CR |= SYSREG_UART1_SOFTRESET_MASK;
20001300:	f242 0300 	movw	r3, #8192	; 0x2000
20001304:	f2ce 0304 	movt	r3, #57348	; 0xe004
20001308:	f242 0200 	movw	r2, #8192	; 0x2000
2000130c:	f2ce 0204 	movt	r2, #57348	; 0xe004
20001310:	6b12      	ldr	r2, [r2, #48]	; 0x30
20001312:	f442 7280 	orr.w	r2, r2, #256	; 0x100
20001316:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended UART1 interrupt */
        NVIC_ClearPendingIRQ( UART1_IRQn );
20001318:	f04f 000b 	mov.w	r0, #11
2000131c:	f7ff ff64 	bl	200011e8 <NVIC_ClearPendingIRQ>
        /* Take UART1 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_UART1_SOFTRESET_MASK;
20001320:	f242 0300 	movw	r3, #8192	; 0x2000
20001324:	f2ce 0304 	movt	r3, #57348	; 0xe004
20001328:	f242 0200 	movw	r2, #8192	; 0x2000
2000132c:	f2ce 0204 	movt	r2, #57348	; 0xe004
20001330:	6b12      	ldr	r2, [r2, #48]	; 0x30
20001332:	f422 7280 	bic.w	r2, r2, #256	; 0x100
20001336:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* disable interrupts */
    this_uart->hw_reg->IER = 0U;
20001338:	68fb      	ldr	r3, [r7, #12]
2000133a:	681b      	ldr	r3, [r3, #0]
2000133c:	f04f 0200 	mov.w	r2, #0
20001340:	711a      	strb	r2, [r3, #4]
     * The baud value is computed using the following equation:
     *      baud_value_l = PCLK_Frequency / (baud_rate * 16)
     * The baud value is rounded up or down depending on what would be the remainder
     * of the divide by 16 operation.
     */
    if( 0U < baud_rate )
20001342:	68bb      	ldr	r3, [r7, #8]
20001344:	2b00      	cmp	r3, #0
20001346:	d021      	beq.n	2000138c <MSS_UART_init+0x168>
    {
        baud_value_l = (uint32_t)(pclk_freq / baud_rate);
20001348:	69ba      	ldr	r2, [r7, #24]
2000134a:	68bb      	ldr	r3, [r7, #8]
2000134c:	fbb2 f3f3 	udiv	r3, r2, r3
20001350:	61fb      	str	r3, [r7, #28]
        if( baud_value_l & 0x00000008U )
20001352:	69fb      	ldr	r3, [r7, #28]
20001354:	f003 0308 	and.w	r3, r3, #8
20001358:	2b00      	cmp	r3, #0
2000135a:	d006      	beq.n	2000136a <MSS_UART_init+0x146>
        {
            /* remainder above 0.5 */
            baud_value_l = (baud_value_l >> 4U) + 1U;        
2000135c:	69fb      	ldr	r3, [r7, #28]
2000135e:	ea4f 1313 	mov.w	r3, r3, lsr #4
20001362:	f103 0301 	add.w	r3, r3, #1
20001366:	61fb      	str	r3, [r7, #28]
20001368:	e003      	b.n	20001372 <MSS_UART_init+0x14e>
        }
        else
        {
            /* remainder below 0.5 */
            baud_value_l = (baud_value_l >> 4U);
2000136a:	69fb      	ldr	r3, [r7, #28]
2000136c:	ea4f 1313 	mov.w	r3, r3, lsr #4
20001370:	61fb      	str	r3, [r7, #28]
        }
    
        /* Check if the baud rate is supported by the PCLK */
        ASSERT( baud_value_l <= UINT16_MAX);
20001372:	69fa      	ldr	r2, [r7, #28]
20001374:	f64f 73ff 	movw	r3, #65535	; 0xffff
20001378:	429a      	cmp	r2, r3
2000137a:	d900      	bls.n	2000137e <MSS_UART_init+0x15a>
2000137c:	be00      	bkpt	0x0000
        if( baud_value_l <= (uint32_t)UINT16_MAX)
2000137e:	69fa      	ldr	r2, [r7, #28]
20001380:	f64f 73ff 	movw	r3, #65535	; 0xffff
20001384:	429a      	cmp	r2, r3
20001386:	d801      	bhi.n	2000138c <MSS_UART_init+0x168>
        {
            baud_value = (uint16_t)baud_value_l;
20001388:	69fb      	ldr	r3, [r7, #28]
2000138a:	82fb      	strh	r3, [r7, #22]
        }
    }
    
    /* set divisor latch */
    this_uart->hw_reg_bit->LCR_DLAB = (uint32_t)1;
2000138c:	68fb      	ldr	r3, [r7, #12]
2000138e:	685b      	ldr	r3, [r3, #4]
20001390:	f04f 0201 	mov.w	r2, #1
20001394:	f8c3 219c 	str.w	r2, [r3, #412]	; 0x19c

    /* msb of baud value */
    this_uart->hw_reg->DMR = (uint8_t)(baud_value >> 8);
20001398:	68fb      	ldr	r3, [r7, #12]
2000139a:	681b      	ldr	r3, [r3, #0]
2000139c:	8afa      	ldrh	r2, [r7, #22]
2000139e:	ea4f 2212 	mov.w	r2, r2, lsr #8
200013a2:	b292      	uxth	r2, r2
200013a4:	b2d2      	uxtb	r2, r2
200013a6:	711a      	strb	r2, [r3, #4]
    /* lsb of baud value */
    this_uart->hw_reg->DLR = (uint8_t)baud_value;
200013a8:	68fb      	ldr	r3, [r7, #12]
200013aa:	681b      	ldr	r3, [r3, #0]
200013ac:	8afa      	ldrh	r2, [r7, #22]
200013ae:	b2d2      	uxtb	r2, r2
200013b0:	701a      	strb	r2, [r3, #0]

    /* reset divisor latch */
    this_uart->hw_reg_bit->LCR_DLAB = (uint32_t)0;
200013b2:	68fb      	ldr	r3, [r7, #12]
200013b4:	685b      	ldr	r3, [r3, #4]
200013b6:	f04f 0200 	mov.w	r2, #0
200013ba:	f8c3 219c 	str.w	r2, [r3, #412]	; 0x19c

    /* set the line control register (bit length, stop bits, parity) */
    this_uart->hw_reg->LCR = line_config;
200013be:	68fb      	ldr	r3, [r7, #12]
200013c0:	681b      	ldr	r3, [r3, #0]
200013c2:	79fa      	ldrb	r2, [r7, #7]
200013c4:	731a      	strb	r2, [r3, #12]

    /* FIFO configuration */
    /* RX FIFO length = 1 byte, clear receiver FIFO, 
       clear transmitter FIFO, enable RXRDYN and TXRDYN pins. */
    this_uart->hw_reg->FCR = (uint8_t)MSS_UART_FIFO_SINGLE_BYTE | 
200013c6:	68fb      	ldr	r3, [r7, #12]
200013c8:	681b      	ldr	r3, [r3, #0]
200013ca:	f04f 020e 	mov.w	r2, #14
200013ce:	721a      	strb	r2, [r3, #8]
                              FCR_CLEAR_RX_FIFO_MASK | FCR_CLEAR_TX_FIFO_MASK | 
                              FCR_ENABLE_TXRDY_RXRDY_MASK;
    /* disable loopback */
    this_uart->hw_reg_bit->MCR_LOOP = (uint32_t)0;
200013d0:	68fb      	ldr	r3, [r7, #12]
200013d2:	685b      	ldr	r3, [r3, #4]
200013d4:	f04f 0200 	mov.w	r2, #0
200013d8:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

    /* Instance setup */
    this_uart->tx_buff_size = TX_COMPLETE;
200013dc:	68fb      	ldr	r3, [r7, #12]
200013de:	f04f 0200 	mov.w	r2, #0
200013e2:	611a      	str	r2, [r3, #16]
    this_uart->tx_buffer = (const uint8_t *)0;
200013e4:	68fb      	ldr	r3, [r7, #12]
200013e6:	f04f 0200 	mov.w	r2, #0
200013ea:	60da      	str	r2, [r3, #12]
    this_uart->tx_idx = 0U;
200013ec:	68fb      	ldr	r3, [r7, #12]
200013ee:	f04f 0200 	mov.w	r2, #0
200013f2:	615a      	str	r2, [r3, #20]

    /* Default handlers for MSS UART interrupts */
    this_uart->rx_handler       = NULL_HANDLER;
200013f4:	68fb      	ldr	r3, [r7, #12]
200013f6:	f04f 0200 	mov.w	r2, #0
200013fa:	61da      	str	r2, [r3, #28]
    this_uart->tx_handler       = default_tx_handler;
200013fc:	68fa      	ldr	r2, [r7, #12]
200013fe:	f241 6329 	movw	r3, #5673	; 0x1629
20001402:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001406:	6213      	str	r3, [r2, #32]
    this_uart->linests_handler  = NULL_HANDLER;
20001408:	68fb      	ldr	r3, [r7, #12]
2000140a:	f04f 0200 	mov.w	r2, #0
2000140e:	619a      	str	r2, [r3, #24]
    this_uart->modemsts_handler = NULL_HANDLER;
20001410:	68fb      	ldr	r3, [r7, #12]
20001412:	f04f 0200 	mov.w	r2, #0
20001416:	625a      	str	r2, [r3, #36]	; 0x24

    /* Initialize the sticky status */
    this_uart->status = 0U;
20001418:	68fb      	ldr	r3, [r7, #12]
2000141a:	f04f 0200 	mov.w	r2, #0
2000141e:	729a      	strb	r2, [r3, #10]
}
20001420:	f107 0720 	add.w	r7, r7, #32
20001424:	46bd      	mov	sp, r7
20001426:	bd80      	pop	{r7, pc}

20001428 <MSS_UART_polled_tx>:
(
    mss_uart_instance_t * this_uart,
    const uint8_t * pbuff,
    uint32_t tx_size
)
{
20001428:	b480      	push	{r7}
2000142a:	b089      	sub	sp, #36	; 0x24
2000142c:	af00      	add	r7, sp, #0
2000142e:	60f8      	str	r0, [r7, #12]
20001430:	60b9      	str	r1, [r7, #8]
20001432:	607a      	str	r2, [r7, #4]
    uint32_t char_idx = 0U;
20001434:	f04f 0300 	mov.w	r3, #0
20001438:	613b      	str	r3, [r7, #16]
    uint32_t size_sent;
    uint8_t status;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
2000143a:	68fa      	ldr	r2, [r7, #12]
2000143c:	f649 73c0 	movw	r3, #40896	; 0x9fc0
20001440:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001444:	429a      	cmp	r2, r3
20001446:	d007      	beq.n	20001458 <MSS_UART_polled_tx+0x30>
20001448:	68fa      	ldr	r2, [r7, #12]
2000144a:	f649 7398 	movw	r3, #40856	; 0x9f98
2000144e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001452:	429a      	cmp	r2, r3
20001454:	d000      	beq.n	20001458 <MSS_UART_polled_tx+0x30>
20001456:	be00      	bkpt	0x0000
    ASSERT( pbuff != ( (uint8_t *)0 ) );
20001458:	68bb      	ldr	r3, [r7, #8]
2000145a:	2b00      	cmp	r3, #0
2000145c:	d100      	bne.n	20001460 <MSS_UART_polled_tx+0x38>
2000145e:	be00      	bkpt	0x0000
    ASSERT( tx_size > 0U );
20001460:	687b      	ldr	r3, [r7, #4]
20001462:	2b00      	cmp	r3, #0
20001464:	d100      	bne.n	20001468 <MSS_UART_polled_tx+0x40>
20001466:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
20001468:	68fa      	ldr	r2, [r7, #12]
2000146a:	f649 73c0 	movw	r3, #40896	; 0x9fc0
2000146e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001472:	429a      	cmp	r2, r3
20001474:	d006      	beq.n	20001484 <MSS_UART_polled_tx+0x5c>
20001476:	68fa      	ldr	r2, [r7, #12]
20001478:	f649 7398 	movw	r3, #40856	; 0x9f98
2000147c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001480:	429a      	cmp	r2, r3
20001482:	d13d      	bne.n	20001500 <MSS_UART_polled_tx+0xd8>
20001484:	68bb      	ldr	r3, [r7, #8]
20001486:	2b00      	cmp	r3, #0
20001488:	d03a      	beq.n	20001500 <MSS_UART_polled_tx+0xd8>
2000148a:	687b      	ldr	r3, [r7, #4]
2000148c:	2b00      	cmp	r3, #0
2000148e:	d037      	beq.n	20001500 <MSS_UART_polled_tx+0xd8>
         /* Remain in this loop until the entire input buffer
          * has been transferred to the UART.
          */
        do {
            /* Read the Line Status Register and update the sticky record */
            status = this_uart->hw_reg->LSR;
20001490:	68fb      	ldr	r3, [r7, #12]
20001492:	681b      	ldr	r3, [r3, #0]
20001494:	7d1b      	ldrb	r3, [r3, #20]
20001496:	76fb      	strb	r3, [r7, #27]
            this_uart->status |= status;
20001498:	68fb      	ldr	r3, [r7, #12]
2000149a:	7a9a      	ldrb	r2, [r3, #10]
2000149c:	7efb      	ldrb	r3, [r7, #27]
2000149e:	ea42 0303 	orr.w	r3, r2, r3
200014a2:	b2da      	uxtb	r2, r3
200014a4:	68fb      	ldr	r3, [r7, #12]
200014a6:	729a      	strb	r2, [r3, #10]

            /* Check if TX FIFO is empty. */
            if( status & MSS_UART_THRE )
200014a8:	7efb      	ldrb	r3, [r7, #27]
200014aa:	f003 0320 	and.w	r3, r3, #32
200014ae:	2b00      	cmp	r3, #0
200014b0:	d023      	beq.n	200014fa <MSS_UART_polled_tx+0xd2>
            {
                uint32_t fill_size = TX_FIFO_SIZE;
200014b2:	f04f 0310 	mov.w	r3, #16
200014b6:	61fb      	str	r3, [r7, #28]

                /* Calculate the number of bytes to transmit. */
                if ( tx_size < TX_FIFO_SIZE )
200014b8:	687b      	ldr	r3, [r7, #4]
200014ba:	2b0f      	cmp	r3, #15
200014bc:	d801      	bhi.n	200014c2 <MSS_UART_polled_tx+0x9a>
                {
                    fill_size = tx_size;
200014be:	687b      	ldr	r3, [r7, #4]
200014c0:	61fb      	str	r3, [r7, #28]
                }

                /* Fill the TX FIFO with the calculated the number of bytes. */
                for ( size_sent = 0U; size_sent < fill_size; ++size_sent )
200014c2:	f04f 0300 	mov.w	r3, #0
200014c6:	617b      	str	r3, [r7, #20]
200014c8:	e00e      	b.n	200014e8 <MSS_UART_polled_tx+0xc0>
                {
                    /* Send next character in the buffer. */
                    this_uart->hw_reg->THR = pbuff[char_idx++];
200014ca:	68fb      	ldr	r3, [r7, #12]
200014cc:	681b      	ldr	r3, [r3, #0]
200014ce:	68b9      	ldr	r1, [r7, #8]
200014d0:	693a      	ldr	r2, [r7, #16]
200014d2:	440a      	add	r2, r1
200014d4:	7812      	ldrb	r2, [r2, #0]
200014d6:	701a      	strb	r2, [r3, #0]
200014d8:	693b      	ldr	r3, [r7, #16]
200014da:	f103 0301 	add.w	r3, r3, #1
200014de:	613b      	str	r3, [r7, #16]
                {
                    fill_size = tx_size;
                }

                /* Fill the TX FIFO with the calculated the number of bytes. */
                for ( size_sent = 0U; size_sent < fill_size; ++size_sent )
200014e0:	697b      	ldr	r3, [r7, #20]
200014e2:	f103 0301 	add.w	r3, r3, #1
200014e6:	617b      	str	r3, [r7, #20]
200014e8:	697a      	ldr	r2, [r7, #20]
200014ea:	69fb      	ldr	r3, [r7, #28]
200014ec:	429a      	cmp	r2, r3
200014ee:	d3ec      	bcc.n	200014ca <MSS_UART_polled_tx+0xa2>
                    /* Send next character in the buffer. */
                    this_uart->hw_reg->THR = pbuff[char_idx++];
                }

                /* Calculate the number of untransmitted bytes remaining. */
                tx_size -= size_sent;
200014f0:	687a      	ldr	r2, [r7, #4]
200014f2:	697b      	ldr	r3, [r7, #20]
200014f4:	ebc3 0302 	rsb	r3, r3, r2
200014f8:	607b      	str	r3, [r7, #4]
            }
        }while( tx_size );
200014fa:	687b      	ldr	r3, [r7, #4]
200014fc:	2b00      	cmp	r3, #0
200014fe:	d1c7      	bne.n	20001490 <MSS_UART_polled_tx+0x68>
    }
}
20001500:	f107 0724 	add.w	r7, r7, #36	; 0x24
20001504:	46bd      	mov	sp, r7
20001506:	bc80      	pop	{r7}
20001508:	4770      	bx	lr
2000150a:	bf00      	nop

2000150c <MSS_UART_isr>:
static void
MSS_UART_isr
(
    mss_uart_instance_t * this_uart
)
{
2000150c:	b580      	push	{r7, lr}
2000150e:	b084      	sub	sp, #16
20001510:	af00      	add	r7, sp, #0
20001512:	6078      	str	r0, [r7, #4]
    uint8_t iirf;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
20001514:	687a      	ldr	r2, [r7, #4]
20001516:	f649 73c0 	movw	r3, #40896	; 0x9fc0
2000151a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000151e:	429a      	cmp	r2, r3
20001520:	d007      	beq.n	20001532 <MSS_UART_isr+0x26>
20001522:	687a      	ldr	r2, [r7, #4]
20001524:	f649 7398 	movw	r3, #40856	; 0x9f98
20001528:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000152c:	429a      	cmp	r2, r3
2000152e:	d000      	beq.n	20001532 <MSS_UART_isr+0x26>
20001530:	be00      	bkpt	0x0000

    if ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) )
20001532:	687a      	ldr	r2, [r7, #4]
20001534:	f649 73c0 	movw	r3, #40896	; 0x9fc0
20001538:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000153c:	429a      	cmp	r2, r3
2000153e:	d006      	beq.n	2000154e <MSS_UART_isr+0x42>
20001540:	687a      	ldr	r2, [r7, #4]
20001542:	f649 7398 	movw	r3, #40856	; 0x9f98
20001546:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000154a:	429a      	cmp	r2, r3
2000154c:	d167      	bne.n	2000161e <MSS_UART_isr+0x112>
    {
        iirf = this_uart->hw_reg->IIR & IIRF_MASK;
2000154e:	687b      	ldr	r3, [r7, #4]
20001550:	681b      	ldr	r3, [r3, #0]
20001552:	7a1b      	ldrb	r3, [r3, #8]
20001554:	b2db      	uxtb	r3, r3
20001556:	f003 030f 	and.w	r3, r3, #15
2000155a:	73fb      	strb	r3, [r7, #15]

        switch ( iirf )
2000155c:	7bfb      	ldrb	r3, [r7, #15]
2000155e:	2b0c      	cmp	r3, #12
20001560:	d854      	bhi.n	2000160c <MSS_UART_isr+0x100>
20001562:	a201      	add	r2, pc, #4	; (adr r2, 20001568 <MSS_UART_isr+0x5c>)
20001564:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
20001568:	2000159d 	.word	0x2000159d
2000156c:	2000160d 	.word	0x2000160d
20001570:	200015b9 	.word	0x200015b9
20001574:	2000160d 	.word	0x2000160d
20001578:	200015d5 	.word	0x200015d5
2000157c:	2000160d 	.word	0x2000160d
20001580:	200015f1 	.word	0x200015f1
20001584:	2000160d 	.word	0x2000160d
20001588:	2000160d 	.word	0x2000160d
2000158c:	2000160d 	.word	0x2000160d
20001590:	2000160d 	.word	0x2000160d
20001594:	2000160d 	.word	0x2000160d
20001598:	200015d5 	.word	0x200015d5
        {
            case IIRF_MODEM_STATUS:  /* Modem status interrupt */
            {
                ASSERT( NULL_HANDLER != this_uart->modemsts_handler );
2000159c:	687b      	ldr	r3, [r7, #4]
2000159e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
200015a0:	2b00      	cmp	r3, #0
200015a2:	d100      	bne.n	200015a6 <MSS_UART_isr+0x9a>
200015a4:	be00      	bkpt	0x0000
                if( NULL_HANDLER != this_uart->modemsts_handler )
200015a6:	687b      	ldr	r3, [r7, #4]
200015a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
200015aa:	2b00      	cmp	r3, #0
200015ac:	d030      	beq.n	20001610 <MSS_UART_isr+0x104>
                {
                   (*(this_uart->modemsts_handler))( this_uart );
200015ae:	687b      	ldr	r3, [r7, #4]
200015b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
200015b2:	6878      	ldr	r0, [r7, #4]
200015b4:	4798      	blx	r3
                }
            }
            break;
200015b6:	e032      	b.n	2000161e <MSS_UART_isr+0x112>

            case IIRF_THRE: /* Transmitter Holding Register Empty */
            {
                ASSERT( NULL_HANDLER != this_uart->tx_handler );
200015b8:	687b      	ldr	r3, [r7, #4]
200015ba:	6a1b      	ldr	r3, [r3, #32]
200015bc:	2b00      	cmp	r3, #0
200015be:	d100      	bne.n	200015c2 <MSS_UART_isr+0xb6>
200015c0:	be00      	bkpt	0x0000
                if ( NULL_HANDLER != this_uart->tx_handler )
200015c2:	687b      	ldr	r3, [r7, #4]
200015c4:	6a1b      	ldr	r3, [r3, #32]
200015c6:	2b00      	cmp	r3, #0
200015c8:	d024      	beq.n	20001614 <MSS_UART_isr+0x108>
                {
                    (*(this_uart->tx_handler))( this_uart );
200015ca:	687b      	ldr	r3, [r7, #4]
200015cc:	6a1b      	ldr	r3, [r3, #32]
200015ce:	6878      	ldr	r0, [r7, #4]
200015d0:	4798      	blx	r3
                }
            }
            break;
200015d2:	e024      	b.n	2000161e <MSS_UART_isr+0x112>

            case IIRF_RX_DATA:      /* Received Data Available */
            case IIRF_DATA_TIMEOUT: /* Received Data Timed-out */
            {
                ASSERT( NULL_HANDLER != this_uart->rx_handler );
200015d4:	687b      	ldr	r3, [r7, #4]
200015d6:	69db      	ldr	r3, [r3, #28]
200015d8:	2b00      	cmp	r3, #0
200015da:	d100      	bne.n	200015de <MSS_UART_isr+0xd2>
200015dc:	be00      	bkpt	0x0000
                if ( NULL_HANDLER != this_uart->rx_handler )
200015de:	687b      	ldr	r3, [r7, #4]
200015e0:	69db      	ldr	r3, [r3, #28]
200015e2:	2b00      	cmp	r3, #0
200015e4:	d018      	beq.n	20001618 <MSS_UART_isr+0x10c>
                {
                    (*(this_uart->rx_handler))( this_uart );
200015e6:	687b      	ldr	r3, [r7, #4]
200015e8:	69db      	ldr	r3, [r3, #28]
200015ea:	6878      	ldr	r0, [r7, #4]
200015ec:	4798      	blx	r3
                }
            }
            break;
200015ee:	e016      	b.n	2000161e <MSS_UART_isr+0x112>

            case IIRF_RX_LINE_STATUS:  /* Line Status Interrupt */
            {
                ASSERT( NULL_HANDLER != this_uart->linests_handler );
200015f0:	687b      	ldr	r3, [r7, #4]
200015f2:	699b      	ldr	r3, [r3, #24]
200015f4:	2b00      	cmp	r3, #0
200015f6:	d100      	bne.n	200015fa <MSS_UART_isr+0xee>
200015f8:	be00      	bkpt	0x0000
                if ( NULL_HANDLER != this_uart->linests_handler )
200015fa:	687b      	ldr	r3, [r7, #4]
200015fc:	699b      	ldr	r3, [r3, #24]
200015fe:	2b00      	cmp	r3, #0
20001600:	d00c      	beq.n	2000161c <MSS_UART_isr+0x110>
                {
                   (*(this_uart->linests_handler))( this_uart );
20001602:	687b      	ldr	r3, [r7, #4]
20001604:	699b      	ldr	r3, [r3, #24]
20001606:	6878      	ldr	r0, [r7, #4]
20001608:	4798      	blx	r3
                }
            }
            break;
2000160a:	e008      	b.n	2000161e <MSS_UART_isr+0x112>

            default:
            {
                ASSERT( INVALID_INTERRUPT );
2000160c:	be00      	bkpt	0x0000
2000160e:	e006      	b.n	2000161e <MSS_UART_isr+0x112>
                if( NULL_HANDLER != this_uart->modemsts_handler )
                {
                   (*(this_uart->modemsts_handler))( this_uart );
                }
            }
            break;
20001610:	bf00      	nop
20001612:	e004      	b.n	2000161e <MSS_UART_isr+0x112>
                if ( NULL_HANDLER != this_uart->tx_handler )
                {
                    (*(this_uart->tx_handler))( this_uart );
                }
            }
            break;
20001614:	bf00      	nop
20001616:	e002      	b.n	2000161e <MSS_UART_isr+0x112>
                if ( NULL_HANDLER != this_uart->rx_handler )
                {
                    (*(this_uart->rx_handler))( this_uart );
                }
            }
            break;
20001618:	bf00      	nop
2000161a:	e000      	b.n	2000161e <MSS_UART_isr+0x112>
                if ( NULL_HANDLER != this_uart->linests_handler )
                {
                   (*(this_uart->linests_handler))( this_uart );
                }
            }
            break;
2000161c:	bf00      	nop
                ASSERT( INVALID_INTERRUPT );
            }
            break;
        }
    }
}
2000161e:	f107 0710 	add.w	r7, r7, #16
20001622:	46bd      	mov	sp, r7
20001624:	bd80      	pop	{r7, pc}
20001626:	bf00      	nop

20001628 <default_tx_handler>:
static void
default_tx_handler
(
    mss_uart_instance_t * this_uart
)
{
20001628:	b480      	push	{r7}
2000162a:	b087      	sub	sp, #28
2000162c:	af00      	add	r7, sp, #0
2000162e:	6078      	str	r0, [r7, #4]
    uint8_t status;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
20001630:	687a      	ldr	r2, [r7, #4]
20001632:	f649 73c0 	movw	r3, #40896	; 0x9fc0
20001636:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000163a:	429a      	cmp	r2, r3
2000163c:	d007      	beq.n	2000164e <default_tx_handler+0x26>
2000163e:	687a      	ldr	r2, [r7, #4]
20001640:	f649 7398 	movw	r3, #40856	; 0x9f98
20001644:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001648:	429a      	cmp	r2, r3
2000164a:	d000      	beq.n	2000164e <default_tx_handler+0x26>
2000164c:	be00      	bkpt	0x0000
    ASSERT( ( (uint8_t *)0 ) != this_uart->tx_buffer );
2000164e:	687b      	ldr	r3, [r7, #4]
20001650:	68db      	ldr	r3, [r3, #12]
20001652:	2b00      	cmp	r3, #0
20001654:	d100      	bne.n	20001658 <default_tx_handler+0x30>
20001656:	be00      	bkpt	0x0000
    ASSERT( 0U < this_uart->tx_buff_size );
20001658:	687b      	ldr	r3, [r7, #4]
2000165a:	691b      	ldr	r3, [r3, #16]
2000165c:	2b00      	cmp	r3, #0
2000165e:	d100      	bne.n	20001662 <default_tx_handler+0x3a>
20001660:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
20001662:	687a      	ldr	r2, [r7, #4]
20001664:	f649 73c0 	movw	r3, #40896	; 0x9fc0
20001668:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000166c:	429a      	cmp	r2, r3
2000166e:	d006      	beq.n	2000167e <default_tx_handler+0x56>
20001670:	687a      	ldr	r2, [r7, #4]
20001672:	f649 7398 	movw	r3, #40856	; 0x9f98
20001676:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000167a:	429a      	cmp	r2, r3
2000167c:	d152      	bne.n	20001724 <default_tx_handler+0xfc>
        ( ( (uint8_t *)0 ) != this_uart->tx_buffer ) &&
2000167e:	687b      	ldr	r3, [r7, #4]
20001680:	68db      	ldr	r3, [r3, #12]

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    ASSERT( ( (uint8_t *)0 ) != this_uart->tx_buffer );
    ASSERT( 0U < this_uart->tx_buff_size );

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
20001682:	2b00      	cmp	r3, #0
20001684:	d04e      	beq.n	20001724 <default_tx_handler+0xfc>
        ( ( (uint8_t *)0 ) != this_uart->tx_buffer ) &&
        ( 0U < this_uart->tx_buff_size ) )
20001686:	687b      	ldr	r3, [r7, #4]
20001688:	691b      	ldr	r3, [r3, #16]

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    ASSERT( ( (uint8_t *)0 ) != this_uart->tx_buffer );
    ASSERT( 0U < this_uart->tx_buff_size );

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
2000168a:	2b00      	cmp	r3, #0
2000168c:	d04a      	beq.n	20001724 <default_tx_handler+0xfc>
        ( ( (uint8_t *)0 ) != this_uart->tx_buffer ) &&
        ( 0U < this_uart->tx_buff_size ) )
    {
        /* Read the Line Status Register and update the sticky record. */
        status = this_uart->hw_reg->LSR;
2000168e:	687b      	ldr	r3, [r7, #4]
20001690:	681b      	ldr	r3, [r3, #0]
20001692:	7d1b      	ldrb	r3, [r3, #20]
20001694:	72fb      	strb	r3, [r7, #11]
        this_uart->status |= status;
20001696:	687b      	ldr	r3, [r7, #4]
20001698:	7a9a      	ldrb	r2, [r3, #10]
2000169a:	7afb      	ldrb	r3, [r7, #11]
2000169c:	ea42 0303 	orr.w	r3, r2, r3
200016a0:	b2da      	uxtb	r2, r3
200016a2:	687b      	ldr	r3, [r7, #4]
200016a4:	729a      	strb	r2, [r3, #10]

        /*
         * This function should only be called as a result of a THRE interrupt.
         * Verify that this is true before proceeding to transmit data.
         */
        if ( status & MSS_UART_THRE )
200016a6:	7afb      	ldrb	r3, [r7, #11]
200016a8:	f003 0320 	and.w	r3, r3, #32
200016ac:	2b00      	cmp	r3, #0
200016ae:	d029      	beq.n	20001704 <default_tx_handler+0xdc>
        {
            uint32_t i;
            uint32_t fill_size = TX_FIFO_SIZE;
200016b0:	f04f 0310 	mov.w	r3, #16
200016b4:	613b      	str	r3, [r7, #16]
            uint32_t tx_remain = this_uart->tx_buff_size - this_uart->tx_idx;
200016b6:	687b      	ldr	r3, [r7, #4]
200016b8:	691a      	ldr	r2, [r3, #16]
200016ba:	687b      	ldr	r3, [r7, #4]
200016bc:	695b      	ldr	r3, [r3, #20]
200016be:	ebc3 0302 	rsb	r3, r3, r2
200016c2:	617b      	str	r3, [r7, #20]

            /* Calculate the number of bytes to transmit. */
            if ( tx_remain < TX_FIFO_SIZE )
200016c4:	697b      	ldr	r3, [r7, #20]
200016c6:	2b0f      	cmp	r3, #15
200016c8:	d801      	bhi.n	200016ce <default_tx_handler+0xa6>
            {
                fill_size = tx_remain;
200016ca:	697b      	ldr	r3, [r7, #20]
200016cc:	613b      	str	r3, [r7, #16]
            }

            /* Fill the TX FIFO with the calculated the number of bytes. */
            for ( i = 0U; i < fill_size; ++i )
200016ce:	f04f 0300 	mov.w	r3, #0
200016d2:	60fb      	str	r3, [r7, #12]
200016d4:	e012      	b.n	200016fc <default_tx_handler+0xd4>
            {
                /* Send next character in the buffer. */
                this_uart->hw_reg->THR = this_uart->tx_buffer[this_uart->tx_idx];
200016d6:	687b      	ldr	r3, [r7, #4]
200016d8:	681b      	ldr	r3, [r3, #0]
200016da:	687a      	ldr	r2, [r7, #4]
200016dc:	68d1      	ldr	r1, [r2, #12]
200016de:	687a      	ldr	r2, [r7, #4]
200016e0:	6952      	ldr	r2, [r2, #20]
200016e2:	440a      	add	r2, r1
200016e4:	7812      	ldrb	r2, [r2, #0]
200016e6:	701a      	strb	r2, [r3, #0]
                ++this_uart->tx_idx;
200016e8:	687b      	ldr	r3, [r7, #4]
200016ea:	695b      	ldr	r3, [r3, #20]
200016ec:	f103 0201 	add.w	r2, r3, #1
200016f0:	687b      	ldr	r3, [r7, #4]
200016f2:	615a      	str	r2, [r3, #20]
            {
                fill_size = tx_remain;
            }

            /* Fill the TX FIFO with the calculated the number of bytes. */
            for ( i = 0U; i < fill_size; ++i )
200016f4:	68fb      	ldr	r3, [r7, #12]
200016f6:	f103 0301 	add.w	r3, r3, #1
200016fa:	60fb      	str	r3, [r7, #12]
200016fc:	68fa      	ldr	r2, [r7, #12]
200016fe:	693b      	ldr	r3, [r7, #16]
20001700:	429a      	cmp	r2, r3
20001702:	d3e8      	bcc.n	200016d6 <default_tx_handler+0xae>
                ++this_uart->tx_idx;
            }
        }

        /* Flag Tx as complete if all data has been pushed into the Tx FIFO. */
        if ( this_uart->tx_idx == this_uart->tx_buff_size )
20001704:	687b      	ldr	r3, [r7, #4]
20001706:	695a      	ldr	r2, [r3, #20]
20001708:	687b      	ldr	r3, [r7, #4]
2000170a:	691b      	ldr	r3, [r3, #16]
2000170c:	429a      	cmp	r2, r3
2000170e:	d109      	bne.n	20001724 <default_tx_handler+0xfc>
        {
            this_uart->tx_buff_size = TX_COMPLETE;
20001710:	687b      	ldr	r3, [r7, #4]
20001712:	f04f 0200 	mov.w	r2, #0
20001716:	611a      	str	r2, [r3, #16]
            /* disables TX interrupt */
            this_uart->hw_reg_bit->IER_ETBEI = 0U;
20001718:	687b      	ldr	r3, [r7, #4]
2000171a:	685b      	ldr	r3, [r3, #4]
2000171c:	f04f 0200 	mov.w	r2, #0
20001720:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        }
    }
}
20001724:	f107 071c 	add.w	r7, r7, #28
20001728:	46bd      	mov	sp, r7
2000172a:	bc80      	pop	{r7}
2000172c:	4770      	bx	lr
2000172e:	bf00      	nop

20001730 <UART0_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void UART0_IRQHandler( void )
#else
void UART0_IRQHandler( void )
#endif
{
20001730:	4668      	mov	r0, sp
20001732:	f020 0107 	bic.w	r1, r0, #7
20001736:	468d      	mov	sp, r1
20001738:	b589      	push	{r0, r3, r7, lr}
2000173a:	af00      	add	r7, sp, #0
    MSS_UART_isr( &g_mss_uart0 );
2000173c:	f649 70c0 	movw	r0, #40896	; 0x9fc0
20001740:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001744:	f7ff fee2 	bl	2000150c <MSS_UART_isr>
    NVIC_ClearPendingIRQ( UART0_IRQn );
20001748:	f04f 000a 	mov.w	r0, #10
2000174c:	f7ff fd4c 	bl	200011e8 <NVIC_ClearPendingIRQ>
}
20001750:	46bd      	mov	sp, r7
20001752:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20001756:	4685      	mov	sp, r0
20001758:	4770      	bx	lr
2000175a:	bf00      	nop

2000175c <UART1_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void UART1_IRQHandler( void )
#else
void UART1_IRQHandler( void )
#endif
{
2000175c:	4668      	mov	r0, sp
2000175e:	f020 0107 	bic.w	r1, r0, #7
20001762:	468d      	mov	sp, r1
20001764:	b589      	push	{r0, r3, r7, lr}
20001766:	af00      	add	r7, sp, #0
    MSS_UART_isr( &g_mss_uart1 );
20001768:	f649 7098 	movw	r0, #40856	; 0x9f98
2000176c:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001770:	f7ff fecc 	bl	2000150c <MSS_UART_isr>
    NVIC_ClearPendingIRQ( UART1_IRQn );
20001774:	f04f 000b 	mov.w	r0, #11
20001778:	f7ff fd36 	bl	200011e8 <NVIC_ClearPendingIRQ>
}
2000177c:	46bd      	mov	sp, r7
2000177e:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20001782:	4685      	mov	sp, r0
20001784:	4770      	bx	lr
20001786:	bf00      	nop

20001788 <NVIC_EnableIRQ>:
 *
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
20001788:	b480      	push	{r7}
2000178a:	b083      	sub	sp, #12
2000178c:	af00      	add	r7, sp, #0
2000178e:	4603      	mov	r3, r0
20001790:	80fb      	strh	r3, [r7, #6]
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
20001792:	f24e 1300 	movw	r3, #57600	; 0xe100
20001796:	f2ce 0300 	movt	r3, #57344	; 0xe000
2000179a:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
2000179e:	ea4f 1252 	mov.w	r2, r2, lsr #5
200017a2:	88f9      	ldrh	r1, [r7, #6]
200017a4:	f001 011f 	and.w	r1, r1, #31
200017a8:	f04f 0001 	mov.w	r0, #1
200017ac:	fa00 f101 	lsl.w	r1, r0, r1
200017b0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
200017b4:	f107 070c 	add.w	r7, r7, #12
200017b8:	46bd      	mov	sp, r7
200017ba:	bc80      	pop	{r7}
200017bc:	4770      	bx	lr
200017be:	bf00      	nop

200017c0 <NVIC_DisableIRQ>:
 * 
 * Disable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
200017c0:	b480      	push	{r7}
200017c2:	b083      	sub	sp, #12
200017c4:	af00      	add	r7, sp, #0
200017c6:	4603      	mov	r3, r0
200017c8:	80fb      	strh	r3, [r7, #6]
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
200017ca:	f24e 1300 	movw	r3, #57600	; 0xe100
200017ce:	f2ce 0300 	movt	r3, #57344	; 0xe000
200017d2:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
200017d6:	ea4f 1252 	mov.w	r2, r2, lsr #5
200017da:	88f9      	ldrh	r1, [r7, #6]
200017dc:	f001 011f 	and.w	r1, r1, #31
200017e0:	f04f 0001 	mov.w	r0, #1
200017e4:	fa00 f101 	lsl.w	r1, r0, r1
200017e8:	f102 0220 	add.w	r2, r2, #32
200017ec:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
200017f0:	f107 070c 	add.w	r7, r7, #12
200017f4:	46bd      	mov	sp, r7
200017f6:	bc80      	pop	{r7}
200017f8:	4770      	bx	lr
200017fa:	bf00      	nop

200017fc <NVIC_ClearPendingIRQ>:
 *
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
200017fc:	b480      	push	{r7}
200017fe:	b083      	sub	sp, #12
20001800:	af00      	add	r7, sp, #0
20001802:	4603      	mov	r3, r0
20001804:	80fb      	strh	r3, [r7, #6]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
20001806:	f24e 1300 	movw	r3, #57600	; 0xe100
2000180a:	f2ce 0300 	movt	r3, #57344	; 0xe000
2000180e:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
20001812:	ea4f 1252 	mov.w	r2, r2, lsr #5
20001816:	88f9      	ldrh	r1, [r7, #6]
20001818:	f001 011f 	and.w	r1, r1, #31
2000181c:	f04f 0001 	mov.w	r0, #1
20001820:	fa00 f101 	lsl.w	r1, r0, r1
20001824:	f102 0260 	add.w	r2, r2, #96	; 0x60
20001828:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
2000182c:	f107 070c 	add.w	r7, r7, #12
20001830:	46bd      	mov	sp, r7
20001832:	bc80      	pop	{r7}
20001834:	4770      	bx	lr
20001836:	bf00      	nop

20001838 <MSS_SPI_init>:
 */
void MSS_SPI_init
(
    mss_spi_instance_t * this_spi
)
{
20001838:	b580      	push	{r7, lr}
2000183a:	b084      	sub	sp, #16
2000183c:	af00      	add	r7, sp, #0
2000183e:	6078      	str	r0, [r7, #4]
    uint16_t slave;
    
    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
20001840:	687a      	ldr	r2, [r7, #4]
20001842:	f24a 036c 	movw	r3, #41068	; 0xa06c
20001846:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000184a:	429a      	cmp	r2, r3
2000184c:	d007      	beq.n	2000185e <MSS_SPI_init+0x26>
2000184e:	687a      	ldr	r2, [r7, #4]
20001850:	f649 73e8 	movw	r3, #40936	; 0x9fe8
20001854:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001858:	429a      	cmp	r2, r3
2000185a:	d000      	beq.n	2000185e <MSS_SPI_init+0x26>
2000185c:	be00      	bkpt	0x0000
     * Initialize SPI driver instance data. Relies on the majority
     * of data requiring 0 for initial state so we just need to fill
     * with 0s and finish off with a small number of non zero values.
     */
    /* Shut down interrupts from the MSS SPI while we do this */
    NVIC_DisableIRQ( this_spi->irqn );
2000185e:	687b      	ldr	r3, [r7, #4]
20001860:	889b      	ldrh	r3, [r3, #4]
20001862:	b21b      	sxth	r3, r3
20001864:	4618      	mov	r0, r3
20001866:	f7ff ffab 	bl	200017c0 <NVIC_DisableIRQ>

    memset(this_spi, 0, sizeof(mss_spi_instance_t));
2000186a:	6878      	ldr	r0, [r7, #4]
2000186c:	f04f 0100 	mov.w	r1, #0
20001870:	f04f 0284 	mov.w	r2, #132	; 0x84
20001874:	f002 f8c4 	bl	20003a00 <memset>
    
    this_spi->cmd_done = 1u;
20001878:	687b      	ldr	r3, [r7, #4]
2000187a:	f04f 0201 	mov.w	r2, #1
2000187e:	625a      	str	r2, [r3, #36]	; 0x24

    for(slave = 0u; slave < (uint16_t)MSS_SPI_MAX_NB_OF_SLAVES; ++slave)
20001880:	f04f 0300 	mov.w	r3, #0
20001884:	81fb      	strh	r3, [r7, #14]
20001886:	e00d      	b.n	200018a4 <MSS_SPI_init+0x6c>
    {
        this_spi->slaves_cfg[slave].ctrl_reg = NOT_CONFIGURED;
20001888:	89fb      	ldrh	r3, [r7, #14]
2000188a:	687a      	ldr	r2, [r7, #4]
2000188c:	f103 0306 	add.w	r3, r3, #6
20001890:	ea4f 03c3 	mov.w	r3, r3, lsl #3
20001894:	4413      	add	r3, r2
20001896:	f04f 32ff 	mov.w	r2, #4294967295
2000189a:	605a      	str	r2, [r3, #4]

    memset(this_spi, 0, sizeof(mss_spi_instance_t));
    
    this_spi->cmd_done = 1u;

    for(slave = 0u; slave < (uint16_t)MSS_SPI_MAX_NB_OF_SLAVES; ++slave)
2000189c:	89fb      	ldrh	r3, [r7, #14]
2000189e:	f103 0301 	add.w	r3, r3, #1
200018a2:	81fb      	strh	r3, [r7, #14]
200018a4:	89fb      	ldrh	r3, [r7, #14]
200018a6:	2b07      	cmp	r3, #7
200018a8:	d9ee      	bls.n	20001888 <MSS_SPI_init+0x50>
    {
        this_spi->slaves_cfg[slave].ctrl_reg = NOT_CONFIGURED;
    }

    if(this_spi == &g_mss_spi0)
200018aa:	687a      	ldr	r2, [r7, #4]
200018ac:	f24a 036c 	movw	r3, #41068	; 0xa06c
200018b0:	f2c2 0300 	movt	r3, #8192	; 0x2000
200018b4:	429a      	cmp	r2, r3
200018b6:	d126      	bne.n	20001906 <MSS_SPI_init+0xce>
    {
        this_spi->hw_reg = ((SPI_REVB_TypeDef *) SPI0_BASE);
200018b8:	687a      	ldr	r2, [r7, #4]
200018ba:	f241 0300 	movw	r3, #4096	; 0x1000
200018be:	f2c4 0300 	movt	r3, #16384	; 0x4000
200018c2:	6013      	str	r3, [r2, #0]
        this_spi->irqn = SPI0_IRQn;
200018c4:	687b      	ldr	r3, [r7, #4]
200018c6:	f04f 020c 	mov.w	r2, #12
200018ca:	809a      	strh	r2, [r3, #4]

        /* reset SPI0 */
        SYSREG->SOFT_RST_CR |= SYSREG_SPI0_SOFTRESET_MASK;
200018cc:	f242 0300 	movw	r3, #8192	; 0x2000
200018d0:	f2ce 0304 	movt	r3, #57348	; 0xe004
200018d4:	f242 0200 	movw	r2, #8192	; 0x2000
200018d8:	f2ce 0204 	movt	r2, #57348	; 0xe004
200018dc:	6b12      	ldr	r2, [r2, #48]	; 0x30
200018de:	f442 7200 	orr.w	r2, r2, #512	; 0x200
200018e2:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended SPI0 interrupt */
        NVIC_ClearPendingIRQ(SPI0_IRQn);
200018e4:	f04f 000c 	mov.w	r0, #12
200018e8:	f7ff ff88 	bl	200017fc <NVIC_ClearPendingIRQ>
        /* Take SPI0 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_SPI0_SOFTRESET_MASK;
200018ec:	f242 0300 	movw	r3, #8192	; 0x2000
200018f0:	f2ce 0304 	movt	r3, #57348	; 0xe004
200018f4:	f242 0200 	movw	r2, #8192	; 0x2000
200018f8:	f2ce 0204 	movt	r2, #57348	; 0xe004
200018fc:	6b12      	ldr	r2, [r2, #48]	; 0x30
200018fe:	f422 7200 	bic.w	r2, r2, #512	; 0x200
20001902:	631a      	str	r2, [r3, #48]	; 0x30
20001904:	e025      	b.n	20001952 <MSS_SPI_init+0x11a>
    }
    else
    {
        this_spi->hw_reg = ((SPI_REVB_TypeDef *) SPI1_BASE);
20001906:	687a      	ldr	r2, [r7, #4]
20001908:	f241 0300 	movw	r3, #4096	; 0x1000
2000190c:	f2c4 0301 	movt	r3, #16385	; 0x4001
20001910:	6013      	str	r3, [r2, #0]
        this_spi->irqn = SPI1_IRQn;
20001912:	687b      	ldr	r3, [r7, #4]
20001914:	f04f 020d 	mov.w	r2, #13
20001918:	809a      	strh	r2, [r3, #4]
        
        /* reset SPI1 */
        SYSREG->SOFT_RST_CR |= SYSREG_SPI1_SOFTRESET_MASK;
2000191a:	f242 0300 	movw	r3, #8192	; 0x2000
2000191e:	f2ce 0304 	movt	r3, #57348	; 0xe004
20001922:	f242 0200 	movw	r2, #8192	; 0x2000
20001926:	f2ce 0204 	movt	r2, #57348	; 0xe004
2000192a:	6b12      	ldr	r2, [r2, #48]	; 0x30
2000192c:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
20001930:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended SPI1 interrupt */
        NVIC_ClearPendingIRQ(SPI1_IRQn);
20001932:	f04f 000d 	mov.w	r0, #13
20001936:	f7ff ff61 	bl	200017fc <NVIC_ClearPendingIRQ>
        /* Take SPI1 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_SPI1_SOFTRESET_MASK;
2000193a:	f242 0300 	movw	r3, #8192	; 0x2000
2000193e:	f2ce 0304 	movt	r3, #57348	; 0xe004
20001942:	f242 0200 	movw	r2, #8192	; 0x2000
20001946:	f2ce 0204 	movt	r2, #57348	; 0xe004
2000194a:	6b12      	ldr	r2, [r2, #48]	; 0x30
2000194c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
20001950:	631a      	str	r2, [r3, #48]	; 0x30
    }
    
    /* De-assert reset bit. */
    this_spi->hw_reg->CONTROL &= ~CTRL_REG_RESET_MASK;
20001952:	687b      	ldr	r3, [r7, #4]
20001954:	681b      	ldr	r3, [r3, #0]
20001956:	687a      	ldr	r2, [r7, #4]
20001958:	6812      	ldr	r2, [r2, #0]
2000195a:	6812      	ldr	r2, [r2, #0]
2000195c:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
20001960:	601a      	str	r2, [r3, #0]
}
20001962:	f107 0710 	add.w	r7, r7, #16
20001966:	46bd      	mov	sp, r7
20001968:	bd80      	pop	{r7, pc}
2000196a:	bf00      	nop

2000196c <recover_from_rx_overflow>:
 */
static void recover_from_rx_overflow
(
    mss_spi_instance_t * this_spi
)
{
2000196c:	b580      	push	{r7, lr}
2000196e:	b08a      	sub	sp, #40	; 0x28
20001970:	af00      	add	r7, sp, #0
20001972:	6078      	str	r0, [r7, #4]
    uint32_t slave_select;
    
    /*
     * Read current SPI hardware block configuration.
     */
    control_reg = this_spi->hw_reg->CONTROL;
20001974:	687b      	ldr	r3, [r7, #4]
20001976:	681b      	ldr	r3, [r3, #0]
20001978:	681b      	ldr	r3, [r3, #0]
2000197a:	60fb      	str	r3, [r7, #12]
    clk_gen = this_spi->hw_reg->CLK_GEN;
2000197c:	687b      	ldr	r3, [r7, #4]
2000197e:	681b      	ldr	r3, [r3, #0]
20001980:	699b      	ldr	r3, [r3, #24]
20001982:	613b      	str	r3, [r7, #16]
    frame_size = this_spi->hw_reg->TXRXDF_SIZE;
20001984:	687b      	ldr	r3, [r7, #4]
20001986:	681b      	ldr	r3, [r3, #0]
20001988:	685b      	ldr	r3, [r3, #4]
2000198a:	617b      	str	r3, [r7, #20]
    control2 = this_spi->hw_reg->CONTROL2;
2000198c:	687b      	ldr	r3, [r7, #4]
2000198e:	681b      	ldr	r3, [r3, #0]
20001990:	6a9b      	ldr	r3, [r3, #40]	; 0x28
20001992:	61bb      	str	r3, [r7, #24]
    packet_size = this_spi->hw_reg->PKTSIZE;
20001994:	687b      	ldr	r3, [r7, #4]
20001996:	681b      	ldr	r3, [r3, #0]
20001998:	6b1b      	ldr	r3, [r3, #48]	; 0x30
2000199a:	61fb      	str	r3, [r7, #28]
    cmd_size = this_spi->hw_reg->CMDSIZE;
2000199c:	687b      	ldr	r3, [r7, #4]
2000199e:	681b      	ldr	r3, [r3, #0]
200019a0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
200019a2:	623b      	str	r3, [r7, #32]
    slave_select = this_spi->hw_reg->SLAVE_SELECT;
200019a4:	687b      	ldr	r3, [r7, #4]
200019a6:	681b      	ldr	r3, [r3, #0]
200019a8:	69db      	ldr	r3, [r3, #28]
200019aa:	627b      	str	r3, [r7, #36]	; 0x24
     
    /*
     * Reset the SPI hardware block.
     */
    if(this_spi == &g_mss_spi0)
200019ac:	687a      	ldr	r2, [r7, #4]
200019ae:	f24a 036c 	movw	r3, #41068	; 0xa06c
200019b2:	f2c2 0300 	movt	r3, #8192	; 0x2000
200019b6:	429a      	cmp	r2, r3
200019b8:	d12e      	bne.n	20001a18 <recover_from_rx_overflow+0xac>
    {
        this_spi->hw_reg = ((SPI_REVB_TypeDef *) SPI0_BASE);
200019ba:	687a      	ldr	r2, [r7, #4]
200019bc:	f241 0300 	movw	r3, #4096	; 0x1000
200019c0:	f2c4 0300 	movt	r3, #16384	; 0x4000
200019c4:	6013      	str	r3, [r2, #0]
        this_spi->irqn = SPI0_IRQn;
200019c6:	687b      	ldr	r3, [r7, #4]
200019c8:	f04f 020c 	mov.w	r2, #12
200019cc:	809a      	strh	r2, [r3, #4]

        /* reset SPI0 */
        SYSREG->SOFT_RST_CR |= SYSREG_SPI0_SOFTRESET_MASK;
200019ce:	f242 0300 	movw	r3, #8192	; 0x2000
200019d2:	f2ce 0304 	movt	r3, #57348	; 0xe004
200019d6:	f242 0200 	movw	r2, #8192	; 0x2000
200019da:	f2ce 0204 	movt	r2, #57348	; 0xe004
200019de:	6b12      	ldr	r2, [r2, #48]	; 0x30
200019e0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
200019e4:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended SPI0 interrupt */
        NVIC_ClearPendingIRQ(SPI0_IRQn);
200019e6:	f04f 000c 	mov.w	r0, #12
200019ea:	f7ff ff07 	bl	200017fc <NVIC_ClearPendingIRQ>
        /* Take SPI0 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_SPI0_SOFTRESET_MASK;
200019ee:	f242 0300 	movw	r3, #8192	; 0x2000
200019f2:	f2ce 0304 	movt	r3, #57348	; 0xe004
200019f6:	f242 0200 	movw	r2, #8192	; 0x2000
200019fa:	f2ce 0204 	movt	r2, #57348	; 0xe004
200019fe:	6b12      	ldr	r2, [r2, #48]	; 0x30
20001a00:	f422 7200 	bic.w	r2, r2, #512	; 0x200
20001a04:	631a      	str	r2, [r3, #48]	; 0x30

        this_spi->hw_reg->CONTROL &= ~CTRL_REG_RESET_MASK;
20001a06:	687b      	ldr	r3, [r7, #4]
20001a08:	681b      	ldr	r3, [r3, #0]
20001a0a:	687a      	ldr	r2, [r7, #4]
20001a0c:	6812      	ldr	r2, [r2, #0]
20001a0e:	6812      	ldr	r2, [r2, #0]
20001a10:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
20001a14:	601a      	str	r2, [r3, #0]
20001a16:	e02d      	b.n	20001a74 <recover_from_rx_overflow+0x108>
    }
    else
    {
        this_spi->hw_reg = ((SPI_REVB_TypeDef *) SPI1_BASE);
20001a18:	687a      	ldr	r2, [r7, #4]
20001a1a:	f241 0300 	movw	r3, #4096	; 0x1000
20001a1e:	f2c4 0301 	movt	r3, #16385	; 0x4001
20001a22:	6013      	str	r3, [r2, #0]
        this_spi->irqn = SPI1_IRQn;
20001a24:	687b      	ldr	r3, [r7, #4]
20001a26:	f04f 020d 	mov.w	r2, #13
20001a2a:	809a      	strh	r2, [r3, #4]
        
        /* reset SPI1 */
        SYSREG->SOFT_RST_CR |= SYSREG_SPI1_SOFTRESET_MASK;
20001a2c:	f242 0300 	movw	r3, #8192	; 0x2000
20001a30:	f2ce 0304 	movt	r3, #57348	; 0xe004
20001a34:	f242 0200 	movw	r2, #8192	; 0x2000
20001a38:	f2ce 0204 	movt	r2, #57348	; 0xe004
20001a3c:	6b12      	ldr	r2, [r2, #48]	; 0x30
20001a3e:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
20001a42:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended SPI1 interrupt */
        NVIC_ClearPendingIRQ(SPI1_IRQn);
20001a44:	f04f 000d 	mov.w	r0, #13
20001a48:	f7ff fed8 	bl	200017fc <NVIC_ClearPendingIRQ>
        /* Take SPI1 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_SPI1_SOFTRESET_MASK;
20001a4c:	f242 0300 	movw	r3, #8192	; 0x2000
20001a50:	f2ce 0304 	movt	r3, #57348	; 0xe004
20001a54:	f242 0200 	movw	r2, #8192	; 0x2000
20001a58:	f2ce 0204 	movt	r2, #57348	; 0xe004
20001a5c:	6b12      	ldr	r2, [r2, #48]	; 0x30
20001a5e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
20001a62:	631a      	str	r2, [r3, #48]	; 0x30
        
        this_spi->hw_reg->CONTROL &= ~CTRL_REG_RESET_MASK;
20001a64:	687b      	ldr	r3, [r7, #4]
20001a66:	681b      	ldr	r3, [r3, #0]
20001a68:	687a      	ldr	r2, [r7, #4]
20001a6a:	6812      	ldr	r2, [r2, #0]
20001a6c:	6812      	ldr	r2, [r2, #0]
20001a6e:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
20001a72:	601a      	str	r2, [r3, #0]
    }
    
    /*
     * Restore SPI hardware block configuration.
     */
    control_reg &= ~(uint32_t)CTRL_ENABLE_MASK;
20001a74:	68fb      	ldr	r3, [r7, #12]
20001a76:	f023 0301 	bic.w	r3, r3, #1
20001a7a:	60fb      	str	r3, [r7, #12]
    this_spi->hw_reg->CONTROL = control_reg;
20001a7c:	687b      	ldr	r3, [r7, #4]
20001a7e:	681b      	ldr	r3, [r3, #0]
20001a80:	68fa      	ldr	r2, [r7, #12]
20001a82:	601a      	str	r2, [r3, #0]
    this_spi->hw_reg->CLK_GEN = clk_gen;
20001a84:	687b      	ldr	r3, [r7, #4]
20001a86:	681b      	ldr	r3, [r3, #0]
20001a88:	693a      	ldr	r2, [r7, #16]
20001a8a:	619a      	str	r2, [r3, #24]
    this_spi->hw_reg->TXRXDF_SIZE = frame_size;
20001a8c:	687b      	ldr	r3, [r7, #4]
20001a8e:	681b      	ldr	r3, [r3, #0]
20001a90:	697a      	ldr	r2, [r7, #20]
20001a92:	605a      	str	r2, [r3, #4]
    this_spi->hw_reg->CONTROL |= CTRL_ENABLE_MASK;
20001a94:	687b      	ldr	r3, [r7, #4]
20001a96:	681b      	ldr	r3, [r3, #0]
20001a98:	687a      	ldr	r2, [r7, #4]
20001a9a:	6812      	ldr	r2, [r2, #0]
20001a9c:	6812      	ldr	r2, [r2, #0]
20001a9e:	f042 0201 	orr.w	r2, r2, #1
20001aa2:	601a      	str	r2, [r3, #0]
    this_spi->hw_reg->CONTROL2 = control2;
20001aa4:	687b      	ldr	r3, [r7, #4]
20001aa6:	681b      	ldr	r3, [r3, #0]
20001aa8:	69ba      	ldr	r2, [r7, #24]
20001aaa:	629a      	str	r2, [r3, #40]	; 0x28
    this_spi->hw_reg->PKTSIZE = packet_size;
20001aac:	687b      	ldr	r3, [r7, #4]
20001aae:	681b      	ldr	r3, [r3, #0]
20001ab0:	69fa      	ldr	r2, [r7, #28]
20001ab2:	631a      	str	r2, [r3, #48]	; 0x30
    this_spi->hw_reg->CMDSIZE = cmd_size;
20001ab4:	687b      	ldr	r3, [r7, #4]
20001ab6:	681b      	ldr	r3, [r3, #0]
20001ab8:	6a3a      	ldr	r2, [r7, #32]
20001aba:	635a      	str	r2, [r3, #52]	; 0x34
    this_spi->hw_reg->SLAVE_SELECT = slave_select;
20001abc:	687b      	ldr	r3, [r7, #4]
20001abe:	681b      	ldr	r3, [r3, #0]
20001ac0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
20001ac2:	61da      	str	r2, [r3, #28]
}
20001ac4:	f107 0728 	add.w	r7, r7, #40	; 0x28
20001ac8:	46bd      	mov	sp, r7
20001aca:	bd80      	pop	{r7, pc}

20001acc <MSS_SPI_configure_master_mode>:
    mss_spi_slave_t         slave,
    mss_spi_protocol_mode_t protocol_mode,
    mss_spi_pclk_div_t      clk_rate,
    uint8_t                 frame_bit_length
)
{
20001acc:	b580      	push	{r7, lr}
20001ace:	b084      	sub	sp, #16
20001ad0:	af00      	add	r7, sp, #0
20001ad2:	60f8      	str	r0, [r7, #12]
20001ad4:	607a      	str	r2, [r7, #4]
20001ad6:	460a      	mov	r2, r1
20001ad8:	72fa      	strb	r2, [r7, #11]
20001ada:	70fb      	strb	r3, [r7, #3]
    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
20001adc:	68fa      	ldr	r2, [r7, #12]
20001ade:	f24a 036c 	movw	r3, #41068	; 0xa06c
20001ae2:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001ae6:	429a      	cmp	r2, r3
20001ae8:	d007      	beq.n	20001afa <MSS_SPI_configure_master_mode+0x2e>
20001aea:	68fa      	ldr	r2, [r7, #12]
20001aec:	f649 73e8 	movw	r3, #40936	; 0x9fe8
20001af0:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001af4:	429a      	cmp	r2, r3
20001af6:	d000      	beq.n	20001afa <MSS_SPI_configure_master_mode+0x2e>
20001af8:	be00      	bkpt	0x0000
    ASSERT(slave < MSS_SPI_MAX_NB_OF_SLAVES);
20001afa:	7afb      	ldrb	r3, [r7, #11]
20001afc:	2b07      	cmp	r3, #7
20001afe:	d900      	bls.n	20001b02 <MSS_SPI_configure_master_mode+0x36>
20001b00:	be00      	bkpt	0x0000
    ASSERT(frame_bit_length <= MAX_FRAME_LENGTH);
20001b02:	7e3b      	ldrb	r3, [r7, #24]
20001b04:	2b20      	cmp	r3, #32
20001b06:	d900      	bls.n	20001b0a <MSS_SPI_configure_master_mode+0x3e>
20001b08:	be00      	bkpt	0x0000
    
    /* Shut down interrupts from the MSS SPI while we do this */
    NVIC_DisableIRQ( this_spi->irqn );
20001b0a:	68fb      	ldr	r3, [r7, #12]
20001b0c:	889b      	ldrh	r3, [r3, #4]
20001b0e:	b21b      	sxth	r3, r3
20001b10:	4618      	mov	r0, r3
20001b12:	f7ff fe55 	bl	200017c0 <NVIC_DisableIRQ>

    /* Reset slave transfer mode to unknown to wipe slate clean */
    this_spi->slave_xfer_mode = MSS_SPI_SLAVE_XFER_NONE;
20001b16:	68fb      	ldr	r3, [r7, #12]
20001b18:	f04f 0200 	mov.w	r2, #0
20001b1c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Set the mode. */
    this_spi->hw_reg->CONTROL &= ~(uint32_t)CTRL_ENABLE_MASK;
20001b20:	68fb      	ldr	r3, [r7, #12]
20001b22:	681b      	ldr	r3, [r3, #0]
20001b24:	68fa      	ldr	r2, [r7, #12]
20001b26:	6812      	ldr	r2, [r2, #0]
20001b28:	6812      	ldr	r2, [r2, #0]
20001b2a:	f022 0201 	bic.w	r2, r2, #1
20001b2e:	601a      	str	r2, [r3, #0]
    this_spi->hw_reg->CONTROL |= CTRL_MASTER_MASK;
20001b30:	68fb      	ldr	r3, [r7, #12]
20001b32:	681b      	ldr	r3, [r3, #0]
20001b34:	68fa      	ldr	r2, [r7, #12]
20001b36:	6812      	ldr	r2, [r2, #0]
20001b38:	6812      	ldr	r2, [r2, #0]
20001b3a:	f042 0202 	orr.w	r2, r2, #2
20001b3e:	601a      	str	r2, [r3, #0]
    this_spi->hw_reg->CONTROL |= CTRL_ENABLE_MASK;
20001b40:	68fb      	ldr	r3, [r7, #12]
20001b42:	681b      	ldr	r3, [r3, #0]
20001b44:	68fa      	ldr	r2, [r7, #12]
20001b46:	6812      	ldr	r2, [r2, #0]
20001b48:	6812      	ldr	r2, [r2, #0]
20001b4a:	f042 0201 	orr.w	r2, r2, #1
20001b4e:	601a      	str	r2, [r3, #0]
    /*
     * Keep track of the required register configuration for this slave. These
     * values will be used by the MSS_SPI_set_slave_select() function to configure
     * the master to match the slave being selected.
     */
    if(slave < MSS_SPI_MAX_NB_OF_SLAVES)     
20001b50:	7afb      	ldrb	r3, [r7, #11]
20001b52:	2b07      	cmp	r3, #7
20001b54:	d83f      	bhi.n	20001bd6 <MSS_SPI_configure_master_mode+0x10a>
         *
         * We only do it for Motorola modes and if you need the slave selected
         * deselected between frames in modes 0 or 2 then remove SPS_MASK from
         * below.
         */
        if((MSS_SPI_MODE0 == protocol_mode) || (MSS_SPI_MODE1 == protocol_mode) ||
20001b56:	687b      	ldr	r3, [r7, #4]
20001b58:	2b00      	cmp	r3, #0
20001b5a:	d00b      	beq.n	20001b74 <MSS_SPI_configure_master_mode+0xa8>
20001b5c:	687b      	ldr	r3, [r7, #4]
20001b5e:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
20001b62:	d007      	beq.n	20001b74 <MSS_SPI_configure_master_mode+0xa8>
20001b64:	687b      	ldr	r3, [r7, #4]
20001b66:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
20001b6a:	d003      	beq.n	20001b74 <MSS_SPI_configure_master_mode+0xa8>
20001b6c:	687b      	ldr	r3, [r7, #4]
20001b6e:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
20001b72:	d10f      	bne.n	20001b94 <MSS_SPI_configure_master_mode+0xc8>
           (MSS_SPI_MODE2 == protocol_mode) || (MSS_SPI_MODE3 == protocol_mode))
        {
            this_spi->slaves_cfg[slave].ctrl_reg = MASTER_MODE_MASK | SPS_MASK |
20001b74:	7afa      	ldrb	r2, [r7, #11]
20001b76:	6879      	ldr	r1, [r7, #4]
20001b78:	f240 1302 	movw	r3, #258	; 0x102
20001b7c:	f2c2 4300 	movt	r3, #9216	; 0x2400
20001b80:	ea41 0303 	orr.w	r3, r1, r3
20001b84:	68f9      	ldr	r1, [r7, #12]
20001b86:	f102 0206 	add.w	r2, r2, #6
20001b8a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
20001b8e:	440a      	add	r2, r1
20001b90:	6053      	str	r3, [r2, #4]
         *
         * We only do it for Motorola modes and if you need the slave selected
         * deselected between frames in modes 0 or 2 then remove SPS_MASK from
         * below.
         */
        if((MSS_SPI_MODE0 == protocol_mode) || (MSS_SPI_MODE1 == protocol_mode) ||
20001b92:	e00e      	b.n	20001bb2 <MSS_SPI_configure_master_mode+0xe6>
                                                   (uint32_t)protocol_mode | 
                                                   ((uint32_t)1 << TXRXDFCOUNT_SHIFT);
        }
        else
        {
            this_spi->slaves_cfg[slave].ctrl_reg = MASTER_MODE_MASK |
20001b94:	7afa      	ldrb	r2, [r7, #11]
20001b96:	6879      	ldr	r1, [r7, #4]
20001b98:	f240 1302 	movw	r3, #258	; 0x102
20001b9c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001ba0:	ea41 0303 	orr.w	r3, r1, r3
20001ba4:	68f9      	ldr	r1, [r7, #12]
20001ba6:	f102 0206 	add.w	r2, r2, #6
20001baa:	ea4f 02c2 	mov.w	r2, r2, lsl #3
20001bae:	440a      	add	r2, r1
20001bb0:	6053      	str	r3, [r2, #4]
                                                   BIGFIFO_MASK |
                                                   (uint32_t)protocol_mode | 
                                                   ((uint32_t)1 << TXRXDFCOUNT_SHIFT);
        }
        
        this_spi->slaves_cfg[slave].txrxdf_size_reg = frame_bit_length;
20001bb2:	7afb      	ldrb	r3, [r7, #11]
20001bb4:	68fa      	ldr	r2, [r7, #12]
20001bb6:	f103 0306 	add.w	r3, r3, #6
20001bba:	ea4f 03c3 	mov.w	r3, r3, lsl #3
20001bbe:	4413      	add	r3, r2
20001bc0:	7e3a      	ldrb	r2, [r7, #24]
20001bc2:	721a      	strb	r2, [r3, #8]
        this_spi->slaves_cfg[slave].clk_gen = (uint8_t)clk_rate;
20001bc4:	7afb      	ldrb	r3, [r7, #11]
20001bc6:	68fa      	ldr	r2, [r7, #12]
20001bc8:	f103 0306 	add.w	r3, r3, #6
20001bcc:	ea4f 03c3 	mov.w	r3, r3, lsl #3
20001bd0:	4413      	add	r3, r2
20001bd2:	78fa      	ldrb	r2, [r7, #3]
20001bd4:	725a      	strb	r2, [r3, #9]
    }
    /* Reenable interrupts */
    NVIC_EnableIRQ( this_spi->irqn );
20001bd6:	68fb      	ldr	r3, [r7, #12]
20001bd8:	889b      	ldrh	r3, [r3, #4]
20001bda:	b21b      	sxth	r3, r3
20001bdc:	4618      	mov	r0, r3
20001bde:	f7ff fdd3 	bl	20001788 <NVIC_EnableIRQ>
}
20001be2:	f107 0710 	add.w	r7, r7, #16
20001be6:	46bd      	mov	sp, r7
20001be8:	bd80      	pop	{r7, pc}
20001bea:	bf00      	nop

20001bec <MSS_SPI_set_slave_select>:
void MSS_SPI_set_slave_select
(
    mss_spi_instance_t * this_spi,
    mss_spi_slave_t slave
)
{
20001bec:	b580      	push	{r7, lr}
20001bee:	b084      	sub	sp, #16
20001bf0:	af00      	add	r7, sp, #0
20001bf2:	6078      	str	r0, [r7, #4]
20001bf4:	460b      	mov	r3, r1
20001bf6:	70fb      	strb	r3, [r7, #3]
    uint32_t rx_overflow;
    
    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
20001bf8:	687a      	ldr	r2, [r7, #4]
20001bfa:	f24a 036c 	movw	r3, #41068	; 0xa06c
20001bfe:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001c02:	429a      	cmp	r2, r3
20001c04:	d007      	beq.n	20001c16 <MSS_SPI_set_slave_select+0x2a>
20001c06:	687a      	ldr	r2, [r7, #4]
20001c08:	f649 73e8 	movw	r3, #40936	; 0x9fe8
20001c0c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001c10:	429a      	cmp	r2, r3
20001c12:	d000      	beq.n	20001c16 <MSS_SPI_set_slave_select+0x2a>
20001c14:	be00      	bkpt	0x0000
    
    /* This function is only intended to be used with an SPI master. */
    ASSERT((this_spi->hw_reg->CONTROL & CTRL_MASTER_MASK) == CTRL_MASTER_MASK);
20001c16:	687b      	ldr	r3, [r7, #4]
20001c18:	681b      	ldr	r3, [r3, #0]
20001c1a:	681b      	ldr	r3, [r3, #0]
20001c1c:	f003 0302 	and.w	r3, r3, #2
20001c20:	2b00      	cmp	r3, #0
20001c22:	d100      	bne.n	20001c26 <MSS_SPI_set_slave_select+0x3a>
20001c24:	be00      	bkpt	0x0000
    
    ASSERT(this_spi->slaves_cfg[slave].ctrl_reg != NOT_CONFIGURED);
20001c26:	78fb      	ldrb	r3, [r7, #3]
20001c28:	687a      	ldr	r2, [r7, #4]
20001c2a:	f103 0306 	add.w	r3, r3, #6
20001c2e:	ea4f 03c3 	mov.w	r3, r3, lsl #3
20001c32:	4413      	add	r3, r2
20001c34:	685b      	ldr	r3, [r3, #4]
20001c36:	f1b3 3fff 	cmp.w	r3, #4294967295
20001c3a:	d100      	bne.n	20001c3e <MSS_SPI_set_slave_select+0x52>
20001c3c:	be00      	bkpt	0x0000

    /* Shut down interrupts from the MSS SPI while we do this */
    NVIC_DisableIRQ( this_spi->irqn );
20001c3e:	687b      	ldr	r3, [r7, #4]
20001c40:	889b      	ldrh	r3, [r3, #4]
20001c42:	b21b      	sxth	r3, r3
20001c44:	4618      	mov	r0, r3
20001c46:	f7ff fdbb 	bl	200017c0 <NVIC_DisableIRQ>

    /* Recover from receive overflow. */
    rx_overflow = this_spi->hw_reg->STATUS & RX_OVERFLOW_MASK;
20001c4a:	687b      	ldr	r3, [r7, #4]
20001c4c:	681b      	ldr	r3, [r3, #0]
20001c4e:	689b      	ldr	r3, [r3, #8]
20001c50:	f003 0304 	and.w	r3, r3, #4
20001c54:	60fb      	str	r3, [r7, #12]
    if(rx_overflow)
20001c56:	68fb      	ldr	r3, [r7, #12]
20001c58:	2b00      	cmp	r3, #0
20001c5a:	d002      	beq.n	20001c62 <MSS_SPI_set_slave_select+0x76>
    {
         recover_from_rx_overflow(this_spi);
20001c5c:	6878      	ldr	r0, [r7, #4]
20001c5e:	f7ff fe85 	bl	2000196c <recover_from_rx_overflow>
    }
    
    /* Set the clock rate. */
    this_spi->hw_reg->CONTROL &= ~(uint32_t)CTRL_ENABLE_MASK;
20001c62:	687b      	ldr	r3, [r7, #4]
20001c64:	681b      	ldr	r3, [r3, #0]
20001c66:	687a      	ldr	r2, [r7, #4]
20001c68:	6812      	ldr	r2, [r2, #0]
20001c6a:	6812      	ldr	r2, [r2, #0]
20001c6c:	f022 0201 	bic.w	r2, r2, #1
20001c70:	601a      	str	r2, [r3, #0]
    this_spi->hw_reg->CONTROL = this_spi->slaves_cfg[slave].ctrl_reg;
20001c72:	687b      	ldr	r3, [r7, #4]
20001c74:	681a      	ldr	r2, [r3, #0]
20001c76:	78fb      	ldrb	r3, [r7, #3]
20001c78:	6879      	ldr	r1, [r7, #4]
20001c7a:	f103 0306 	add.w	r3, r3, #6
20001c7e:	ea4f 03c3 	mov.w	r3, r3, lsl #3
20001c82:	440b      	add	r3, r1
20001c84:	685b      	ldr	r3, [r3, #4]
20001c86:	6013      	str	r3, [r2, #0]
    this_spi->hw_reg->CLK_GEN = this_spi->slaves_cfg[slave].clk_gen;
20001c88:	687b      	ldr	r3, [r7, #4]
20001c8a:	681a      	ldr	r2, [r3, #0]
20001c8c:	78fb      	ldrb	r3, [r7, #3]
20001c8e:	6879      	ldr	r1, [r7, #4]
20001c90:	f103 0306 	add.w	r3, r3, #6
20001c94:	ea4f 03c3 	mov.w	r3, r3, lsl #3
20001c98:	440b      	add	r3, r1
20001c9a:	7a5b      	ldrb	r3, [r3, #9]
20001c9c:	6193      	str	r3, [r2, #24]
    this_spi->hw_reg->TXRXDF_SIZE = this_spi->slaves_cfg[slave].txrxdf_size_reg;
20001c9e:	687b      	ldr	r3, [r7, #4]
20001ca0:	681a      	ldr	r2, [r3, #0]
20001ca2:	78fb      	ldrb	r3, [r7, #3]
20001ca4:	6879      	ldr	r1, [r7, #4]
20001ca6:	f103 0306 	add.w	r3, r3, #6
20001caa:	ea4f 03c3 	mov.w	r3, r3, lsl #3
20001cae:	440b      	add	r3, r1
20001cb0:	7a1b      	ldrb	r3, [r3, #8]
20001cb2:	6053      	str	r3, [r2, #4]
    this_spi->hw_reg->CONTROL |= CTRL_ENABLE_MASK;
20001cb4:	687b      	ldr	r3, [r7, #4]
20001cb6:	681b      	ldr	r3, [r3, #0]
20001cb8:	687a      	ldr	r2, [r7, #4]
20001cba:	6812      	ldr	r2, [r2, #0]
20001cbc:	6812      	ldr	r2, [r2, #0]
20001cbe:	f042 0201 	orr.w	r2, r2, #1
20001cc2:	601a      	str	r2, [r3, #0]
    
    /* Set slave select */
    this_spi->hw_reg->SLAVE_SELECT |= ((uint32_t)1 << (uint32_t)slave);
20001cc4:	687b      	ldr	r3, [r7, #4]
20001cc6:	681b      	ldr	r3, [r3, #0]
20001cc8:	687a      	ldr	r2, [r7, #4]
20001cca:	6812      	ldr	r2, [r2, #0]
20001ccc:	69d1      	ldr	r1, [r2, #28]
20001cce:	78fa      	ldrb	r2, [r7, #3]
20001cd0:	f04f 0001 	mov.w	r0, #1
20001cd4:	fa00 f202 	lsl.w	r2, r0, r2
20001cd8:	ea41 0202 	orr.w	r2, r1, r2
20001cdc:	61da      	str	r2, [r3, #28]
    /* Reenable interrupts */
    NVIC_EnableIRQ( this_spi->irqn );
20001cde:	687b      	ldr	r3, [r7, #4]
20001ce0:	889b      	ldrh	r3, [r3, #4]
20001ce2:	b21b      	sxth	r3, r3
20001ce4:	4618      	mov	r0, r3
20001ce6:	f7ff fd4f 	bl	20001788 <NVIC_EnableIRQ>
}
20001cea:	f107 0710 	add.w	r7, r7, #16
20001cee:	46bd      	mov	sp, r7
20001cf0:	bd80      	pop	{r7, pc}
20001cf2:	bf00      	nop

20001cf4 <MSS_SPI_clear_slave_select>:
void MSS_SPI_clear_slave_select
(
    mss_spi_instance_t * this_spi,
    mss_spi_slave_t slave
)
{
20001cf4:	b580      	push	{r7, lr}
20001cf6:	b084      	sub	sp, #16
20001cf8:	af00      	add	r7, sp, #0
20001cfa:	6078      	str	r0, [r7, #4]
20001cfc:	460b      	mov	r3, r1
20001cfe:	70fb      	strb	r3, [r7, #3]
    uint32_t rx_overflow;
    
    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
20001d00:	687a      	ldr	r2, [r7, #4]
20001d02:	f24a 036c 	movw	r3, #41068	; 0xa06c
20001d06:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001d0a:	429a      	cmp	r2, r3
20001d0c:	d007      	beq.n	20001d1e <MSS_SPI_clear_slave_select+0x2a>
20001d0e:	687a      	ldr	r2, [r7, #4]
20001d10:	f649 73e8 	movw	r3, #40936	; 0x9fe8
20001d14:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001d18:	429a      	cmp	r2, r3
20001d1a:	d000      	beq.n	20001d1e <MSS_SPI_clear_slave_select+0x2a>
20001d1c:	be00      	bkpt	0x0000
    
    /* This function is only intended to be used with an SPI master. */
    ASSERT((this_spi->hw_reg->CONTROL & CTRL_MASTER_MASK) == CTRL_MASTER_MASK);
20001d1e:	687b      	ldr	r3, [r7, #4]
20001d20:	681b      	ldr	r3, [r3, #0]
20001d22:	681b      	ldr	r3, [r3, #0]
20001d24:	f003 0302 	and.w	r3, r3, #2
20001d28:	2b00      	cmp	r3, #0
20001d2a:	d100      	bne.n	20001d2e <MSS_SPI_clear_slave_select+0x3a>
20001d2c:	be00      	bkpt	0x0000

    /* Shut down interrupts from the MSS SPI while we do this */
    NVIC_DisableIRQ( this_spi->irqn );
20001d2e:	687b      	ldr	r3, [r7, #4]
20001d30:	889b      	ldrh	r3, [r3, #4]
20001d32:	b21b      	sxth	r3, r3
20001d34:	4618      	mov	r0, r3
20001d36:	f7ff fd43 	bl	200017c0 <NVIC_DisableIRQ>

    /* Recover from receive overflow. */
    rx_overflow = this_spi->hw_reg->STATUS & RX_OVERFLOW_MASK;
20001d3a:	687b      	ldr	r3, [r7, #4]
20001d3c:	681b      	ldr	r3, [r3, #0]
20001d3e:	689b      	ldr	r3, [r3, #8]
20001d40:	f003 0304 	and.w	r3, r3, #4
20001d44:	60fb      	str	r3, [r7, #12]
    if(rx_overflow)
20001d46:	68fb      	ldr	r3, [r7, #12]
20001d48:	2b00      	cmp	r3, #0
20001d4a:	d002      	beq.n	20001d52 <MSS_SPI_clear_slave_select+0x5e>
    {
         recover_from_rx_overflow(this_spi);
20001d4c:	6878      	ldr	r0, [r7, #4]
20001d4e:	f7ff fe0d 	bl	2000196c <recover_from_rx_overflow>
    }
    
    this_spi->hw_reg->SLAVE_SELECT &= ~((uint32_t)1 << (uint32_t)slave);
20001d52:	687b      	ldr	r3, [r7, #4]
20001d54:	681b      	ldr	r3, [r3, #0]
20001d56:	687a      	ldr	r2, [r7, #4]
20001d58:	6812      	ldr	r2, [r2, #0]
20001d5a:	69d1      	ldr	r1, [r2, #28]
20001d5c:	78fa      	ldrb	r2, [r7, #3]
20001d5e:	f04f 0001 	mov.w	r0, #1
20001d62:	fa00 f202 	lsl.w	r2, r0, r2
20001d66:	ea6f 0202 	mvn.w	r2, r2
20001d6a:	ea01 0202 	and.w	r2, r1, r2
20001d6e:	61da      	str	r2, [r3, #28]
    /* Reenable interrupts */
    NVIC_EnableIRQ( this_spi->irqn );
20001d70:	687b      	ldr	r3, [r7, #4]
20001d72:	889b      	ldrh	r3, [r3, #4]
20001d74:	b21b      	sxth	r3, r3
20001d76:	4618      	mov	r0, r3
20001d78:	f7ff fd06 	bl	20001788 <NVIC_EnableIRQ>
}
20001d7c:	f107 0710 	add.w	r7, r7, #16
20001d80:	46bd      	mov	sp, r7
20001d82:	bd80      	pop	{r7, pc}

20001d84 <MSS_SPI_transfer_frame>:
uint32_t MSS_SPI_transfer_frame
(
    mss_spi_instance_t * this_spi,
    uint32_t tx_bits
)
{
20001d84:	b480      	push	{r7}
20001d86:	b087      	sub	sp, #28
20001d88:	af00      	add	r7, sp, #0
20001d8a:	6078      	str	r0, [r7, #4]
20001d8c:	6039      	str	r1, [r7, #0]
    volatile uint32_t dummy;
    uint32_t rx_fifo_empty;
    uint32_t rx_ready;
    uint32_t tx_done;
    
    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
20001d8e:	687a      	ldr	r2, [r7, #4]
20001d90:	f24a 036c 	movw	r3, #41068	; 0xa06c
20001d94:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001d98:	429a      	cmp	r2, r3
20001d9a:	d007      	beq.n	20001dac <MSS_SPI_transfer_frame+0x28>
20001d9c:	687a      	ldr	r2, [r7, #4]
20001d9e:	f649 73e8 	movw	r3, #40936	; 0x9fe8
20001da2:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001da6:	429a      	cmp	r2, r3
20001da8:	d000      	beq.n	20001dac <MSS_SPI_transfer_frame+0x28>
20001daa:	be00      	bkpt	0x0000
    
    /* This function is only intended to be used with an SPI master. */
    ASSERT((this_spi->hw_reg->CONTROL & CTRL_MASTER_MASK) == CTRL_MASTER_MASK);
20001dac:	687b      	ldr	r3, [r7, #4]
20001dae:	681b      	ldr	r3, [r3, #0]
20001db0:	681b      	ldr	r3, [r3, #0]
20001db2:	f003 0302 	and.w	r3, r3, #2
20001db6:	2b00      	cmp	r3, #0
20001db8:	d100      	bne.n	20001dbc <MSS_SPI_transfer_frame+0x38>
20001dba:	be00      	bkpt	0x0000
    
    /* Ensure single frame transfer selected so interrupts work correctly */
    this_spi->hw_reg->CONTROL = (this_spi->hw_reg->CONTROL & ~TXRXDFCOUNT_MASK)
20001dbc:	687b      	ldr	r3, [r7, #4]
20001dbe:	681a      	ldr	r2, [r3, #0]
20001dc0:	687b      	ldr	r3, [r7, #4]
20001dc2:	681b      	ldr	r3, [r3, #0]
20001dc4:	6819      	ldr	r1, [r3, #0]
20001dc6:	f240 03ff 	movw	r3, #255	; 0xff
20001dca:	f6cf 7300 	movt	r3, #65280	; 0xff00
20001dce:	ea01 0303 	and.w	r3, r1, r3
20001dd2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
20001dd6:	6013      	str	r3, [r2, #0]
                                | ((uint32_t)1u << TXRXDFCOUNT_SHIFT);

    /* Flush the Tx and Rx FIFOs. Please note this does not have any effect on A2F200. */
    this_spi->hw_reg->COMMAND |= (TX_FIFO_RESET_MASK | RX_FIFO_RESET_MASK);
20001dd8:	687b      	ldr	r3, [r7, #4]
20001dda:	681b      	ldr	r3, [r3, #0]
20001ddc:	687a      	ldr	r2, [r7, #4]
20001dde:	6812      	ldr	r2, [r2, #0]
20001de0:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
20001de2:	f042 020c 	orr.w	r2, r2, #12
20001de6:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Flush Rx FIFO in case we are executing on A2F200. */
    rx_fifo_empty = this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK;
20001de8:	687b      	ldr	r3, [r7, #4]
20001dea:	681b      	ldr	r3, [r3, #0]
20001dec:	689b      	ldr	r3, [r3, #8]
20001dee:	f003 0340 	and.w	r3, r3, #64	; 0x40
20001df2:	60fb      	str	r3, [r7, #12]
    while(0u == rx_fifo_empty)
20001df4:	e00b      	b.n	20001e0e <MSS_SPI_transfer_frame+0x8a>
    {
        dummy = this_spi->hw_reg->RX_DATA;
20001df6:	687b      	ldr	r3, [r7, #4]
20001df8:	681b      	ldr	r3, [r3, #0]
20001dfa:	691b      	ldr	r3, [r3, #16]
20001dfc:	60bb      	str	r3, [r7, #8]
        dummy = dummy;  /* Prevent Lint warning. */
20001dfe:	68bb      	ldr	r3, [r7, #8]
20001e00:	60bb      	str	r3, [r7, #8]
        rx_fifo_empty = this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK;
20001e02:	687b      	ldr	r3, [r7, #4]
20001e04:	681b      	ldr	r3, [r3, #0]
20001e06:	689b      	ldr	r3, [r3, #8]
20001e08:	f003 0340 	and.w	r3, r3, #64	; 0x40
20001e0c:	60fb      	str	r3, [r7, #12]
    /* Flush the Tx and Rx FIFOs. Please note this does not have any effect on A2F200. */
    this_spi->hw_reg->COMMAND |= (TX_FIFO_RESET_MASK | RX_FIFO_RESET_MASK);
    
    /* Flush Rx FIFO in case we are executing on A2F200. */
    rx_fifo_empty = this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK;
    while(0u == rx_fifo_empty)
20001e0e:	68fb      	ldr	r3, [r7, #12]
20001e10:	2b00      	cmp	r3, #0
20001e12:	d0f0      	beq.n	20001df6 <MSS_SPI_transfer_frame+0x72>
        dummy = dummy;  /* Prevent Lint warning. */
        rx_fifo_empty = this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK;
    }
    
    /* Send frame. */
    this_spi->hw_reg->TX_DATA = tx_bits;
20001e14:	687b      	ldr	r3, [r7, #4]
20001e16:	681b      	ldr	r3, [r3, #0]
20001e18:	683a      	ldr	r2, [r7, #0]
20001e1a:	615a      	str	r2, [r3, #20]
    
    /* Wait for frame Tx to complete. */
    tx_done = this_spi->hw_reg->STATUS & TX_DONE_MASK;
20001e1c:	687b      	ldr	r3, [r7, #4]
20001e1e:	681b      	ldr	r3, [r3, #0]
20001e20:	689b      	ldr	r3, [r3, #8]
20001e22:	f003 0301 	and.w	r3, r3, #1
20001e26:	617b      	str	r3, [r7, #20]
    while(0u == tx_done)
20001e28:	e005      	b.n	20001e36 <MSS_SPI_transfer_frame+0xb2>
    {
        tx_done = this_spi->hw_reg->STATUS & TX_DONE_MASK;
20001e2a:	687b      	ldr	r3, [r7, #4]
20001e2c:	681b      	ldr	r3, [r3, #0]
20001e2e:	689b      	ldr	r3, [r3, #8]
20001e30:	f003 0301 	and.w	r3, r3, #1
20001e34:	617b      	str	r3, [r7, #20]
    /* Send frame. */
    this_spi->hw_reg->TX_DATA = tx_bits;
    
    /* Wait for frame Tx to complete. */
    tx_done = this_spi->hw_reg->STATUS & TX_DONE_MASK;
    while(0u == tx_done)
20001e36:	697b      	ldr	r3, [r7, #20]
20001e38:	2b00      	cmp	r3, #0
20001e3a:	d0f6      	beq.n	20001e2a <MSS_SPI_transfer_frame+0xa6>
        tx_done = this_spi->hw_reg->STATUS & TX_DONE_MASK;
    }
    
    /* Read received frame. */
    /* Wait for Rx complete. */
    rx_ready = this_spi->hw_reg->STATUS & RX_DATA_READY_MASK;
20001e3c:	687b      	ldr	r3, [r7, #4]
20001e3e:	681b      	ldr	r3, [r3, #0]
20001e40:	689b      	ldr	r3, [r3, #8]
20001e42:	f003 0302 	and.w	r3, r3, #2
20001e46:	613b      	str	r3, [r7, #16]
    while(0u == rx_ready)
20001e48:	e005      	b.n	20001e56 <MSS_SPI_transfer_frame+0xd2>
    {
        rx_ready = this_spi->hw_reg->STATUS & RX_DATA_READY_MASK;
20001e4a:	687b      	ldr	r3, [r7, #4]
20001e4c:	681b      	ldr	r3, [r3, #0]
20001e4e:	689b      	ldr	r3, [r3, #8]
20001e50:	f003 0302 	and.w	r3, r3, #2
20001e54:	613b      	str	r3, [r7, #16]
    }
    
    /* Read received frame. */
    /* Wait for Rx complete. */
    rx_ready = this_spi->hw_reg->STATUS & RX_DATA_READY_MASK;
    while(0u == rx_ready)
20001e56:	693b      	ldr	r3, [r7, #16]
20001e58:	2b00      	cmp	r3, #0
20001e5a:	d0f6      	beq.n	20001e4a <MSS_SPI_transfer_frame+0xc6>
    {
        rx_ready = this_spi->hw_reg->STATUS & RX_DATA_READY_MASK;
    }
    /* Return Rx data. */
    return( this_spi->hw_reg->RX_DATA );
20001e5c:	687b      	ldr	r3, [r7, #4]
20001e5e:	681b      	ldr	r3, [r3, #0]
20001e60:	691b      	ldr	r3, [r3, #16]
}
20001e62:	4618      	mov	r0, r3
20001e64:	f107 071c 	add.w	r7, r7, #28
20001e68:	46bd      	mov	sp, r7
20001e6a:	bc80      	pop	{r7}
20001e6c:	4770      	bx	lr
20001e6e:	bf00      	nop

20001e70 <fill_slave_tx_fifo>:
 */
static void fill_slave_tx_fifo
(
    mss_spi_instance_t * this_spi
)
{
20001e70:	b480      	push	{r7}
20001e72:	b085      	sub	sp, #20
20001e74:	af00      	add	r7, sp, #0
20001e76:	6078      	str	r0, [r7, #4]
    uint32_t guard = 0u;
20001e78:	f04f 0300 	mov.w	r3, #0
20001e7c:	60fb      	str	r3, [r7, #12]

    while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
20001e7e:	e00e      	b.n	20001e9e <fill_slave_tx_fifo+0x2e>
          (this_spi->slave_tx_idx < this_spi->slave_tx_size))
    {
        /* Sending from primary slave transmit buffer */
        this_spi->hw_reg->TX_DATA = this_spi->slave_tx_buffer[this_spi->slave_tx_idx];
20001e80:	687b      	ldr	r3, [r7, #4]
20001e82:	681b      	ldr	r3, [r3, #0]
20001e84:	687a      	ldr	r2, [r7, #4]
20001e86:	6891      	ldr	r1, [r2, #8]
20001e88:	687a      	ldr	r2, [r7, #4]
20001e8a:	6912      	ldr	r2, [r2, #16]
20001e8c:	440a      	add	r2, r1
20001e8e:	7812      	ldrb	r2, [r2, #0]
20001e90:	615a      	str	r2, [r3, #20]
        ++this_spi->slave_tx_idx;
20001e92:	687b      	ldr	r3, [r7, #4]
20001e94:	691b      	ldr	r3, [r3, #16]
20001e96:	f103 0201 	add.w	r2, r3, #1
20001e9a:	687b      	ldr	r3, [r7, #4]
20001e9c:	611a      	str	r2, [r3, #16]
    mss_spi_instance_t * this_spi
)
{
    uint32_t guard = 0u;

    while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
20001e9e:	687b      	ldr	r3, [r7, #4]
20001ea0:	681b      	ldr	r3, [r3, #0]
20001ea2:	689b      	ldr	r3, [r3, #8]
20001ea4:	f403 7380 	and.w	r3, r3, #256	; 0x100
20001ea8:	2b00      	cmp	r3, #0
20001eaa:	d105      	bne.n	20001eb8 <fill_slave_tx_fifo+0x48>
          (this_spi->slave_tx_idx < this_spi->slave_tx_size))
20001eac:	687b      	ldr	r3, [r7, #4]
20001eae:	691a      	ldr	r2, [r3, #16]
20001eb0:	687b      	ldr	r3, [r7, #4]
20001eb2:	68db      	ldr	r3, [r3, #12]
    mss_spi_instance_t * this_spi
)
{
    uint32_t guard = 0u;

    while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
20001eb4:	429a      	cmp	r2, r3
20001eb6:	d3e3      	bcc.n	20001e80 <fill_slave_tx_fifo+0x10>
        /* Sending from primary slave transmit buffer */
        this_spi->hw_reg->TX_DATA = this_spi->slave_tx_buffer[this_spi->slave_tx_idx];
        ++this_spi->slave_tx_idx;
    }

    if(this_spi->slave_tx_idx >= this_spi->slave_tx_size)
20001eb8:	687b      	ldr	r3, [r7, #4]
20001eba:	691a      	ldr	r2, [r3, #16]
20001ebc:	687b      	ldr	r3, [r7, #4]
20001ebe:	68db      	ldr	r3, [r3, #12]
20001ec0:	429a      	cmp	r2, r3
20001ec2:	d31c      	bcc.n	20001efe <fill_slave_tx_fifo+0x8e>
    {
        while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
20001ec4:	e00e      	b.n	20001ee4 <fill_slave_tx_fifo+0x74>
              (this_spi->resp_buff_tx_idx < this_spi->resp_buff_size))
        {
            /* Sending from command response buffer */
            this_spi->hw_reg->TX_DATA = this_spi->resp_tx_buffer[this_spi->resp_buff_tx_idx];
20001ec6:	687b      	ldr	r3, [r7, #4]
20001ec8:	681b      	ldr	r3, [r3, #0]
20001eca:	687a      	ldr	r2, [r7, #4]
20001ecc:	6951      	ldr	r1, [r2, #20]
20001ece:	687a      	ldr	r2, [r7, #4]
20001ed0:	69d2      	ldr	r2, [r2, #28]
20001ed2:	440a      	add	r2, r1
20001ed4:	7812      	ldrb	r2, [r2, #0]
20001ed6:	615a      	str	r2, [r3, #20]
            ++this_spi->resp_buff_tx_idx;
20001ed8:	687b      	ldr	r3, [r7, #4]
20001eda:	69db      	ldr	r3, [r3, #28]
20001edc:	f103 0201 	add.w	r2, r3, #1
20001ee0:	687b      	ldr	r3, [r7, #4]
20001ee2:	61da      	str	r2, [r3, #28]
        ++this_spi->slave_tx_idx;
    }

    if(this_spi->slave_tx_idx >= this_spi->slave_tx_size)
    {
        while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
20001ee4:	687b      	ldr	r3, [r7, #4]
20001ee6:	681b      	ldr	r3, [r3, #0]
20001ee8:	689b      	ldr	r3, [r3, #8]
20001eea:	f403 7380 	and.w	r3, r3, #256	; 0x100
20001eee:	2b00      	cmp	r3, #0
20001ef0:	d105      	bne.n	20001efe <fill_slave_tx_fifo+0x8e>
              (this_spi->resp_buff_tx_idx < this_spi->resp_buff_size))
20001ef2:	687b      	ldr	r3, [r7, #4]
20001ef4:	69da      	ldr	r2, [r3, #28]
20001ef6:	687b      	ldr	r3, [r7, #4]
20001ef8:	699b      	ldr	r3, [r3, #24]
        ++this_spi->slave_tx_idx;
    }

    if(this_spi->slave_tx_idx >= this_spi->slave_tx_size)
    {
        while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
20001efa:	429a      	cmp	r2, r3
20001efc:	d3e3      	bcc.n	20001ec6 <fill_slave_tx_fifo+0x56>
            this_spi->hw_reg->TX_DATA = this_spi->resp_tx_buffer[this_spi->resp_buff_tx_idx];
            ++this_spi->resp_buff_tx_idx;
        }
    }

    if((0u != this_spi->cmd_done) && (this_spi->slave_tx_idx >= this_spi->slave_tx_size) &&
20001efe:	687b      	ldr	r3, [r7, #4]
20001f00:	6a5b      	ldr	r3, [r3, #36]	; 0x24
20001f02:	2b00      	cmp	r3, #0
20001f04:	d01f      	beq.n	20001f46 <fill_slave_tx_fifo+0xd6>
20001f06:	687b      	ldr	r3, [r7, #4]
20001f08:	691a      	ldr	r2, [r3, #16]
20001f0a:	687b      	ldr	r3, [r7, #4]
20001f0c:	68db      	ldr	r3, [r3, #12]
20001f0e:	429a      	cmp	r2, r3
20001f10:	d319      	bcc.n	20001f46 <fill_slave_tx_fifo+0xd6>
       (this_spi->resp_buff_tx_idx >= this_spi->resp_buff_size))
20001f12:	687b      	ldr	r3, [r7, #4]
20001f14:	69da      	ldr	r2, [r3, #28]
20001f16:	687b      	ldr	r3, [r7, #4]
20001f18:	699b      	ldr	r3, [r3, #24]
            this_spi->hw_reg->TX_DATA = this_spi->resp_tx_buffer[this_spi->resp_buff_tx_idx];
            ++this_spi->resp_buff_tx_idx;
        }
    }

    if((0u != this_spi->cmd_done) && (this_spi->slave_tx_idx >= this_spi->slave_tx_size) &&
20001f1a:	429a      	cmp	r2, r3
20001f1c:	d313      	bcc.n	20001f46 <fill_slave_tx_fifo+0xd6>
       (this_spi->resp_buff_tx_idx >= this_spi->resp_buff_size))
    {
        while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
20001f1e:	e008      	b.n	20001f32 <fill_slave_tx_fifo+0xc2>
              (guard < BIG_FIFO_SIZE))
        {
            /* Nothing left so pad with 0s for consistency */
            this_spi->hw_reg->TX_DATA = 0x00u;
20001f20:	687b      	ldr	r3, [r7, #4]
20001f22:	681b      	ldr	r3, [r3, #0]
20001f24:	f04f 0200 	mov.w	r2, #0
20001f28:	615a      	str	r2, [r3, #20]
             * We use the guard count to cover the unlikely event that we are
             * never seeing the TX FIFO full because the data is being pulled
             * out as fast as we can stuff it in. In this event we never spend
             * more than a full FIFOs worth of time spinning here.
             */
            guard++;
20001f2a:	68fb      	ldr	r3, [r7, #12]
20001f2c:	f103 0301 	add.w	r3, r3, #1
20001f30:	60fb      	str	r3, [r7, #12]
    }

    if((0u != this_spi->cmd_done) && (this_spi->slave_tx_idx >= this_spi->slave_tx_size) &&
       (this_spi->resp_buff_tx_idx >= this_spi->resp_buff_size))
    {
        while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
20001f32:	687b      	ldr	r3, [r7, #4]
20001f34:	681b      	ldr	r3, [r3, #0]
20001f36:	689b      	ldr	r3, [r3, #8]
20001f38:	f403 7380 	and.w	r3, r3, #256	; 0x100
20001f3c:	2b00      	cmp	r3, #0
20001f3e:	d102      	bne.n	20001f46 <fill_slave_tx_fifo+0xd6>
20001f40:	68fb      	ldr	r3, [r7, #12]
20001f42:	2b1f      	cmp	r3, #31
20001f44:	d9ec      	bls.n	20001f20 <fill_slave_tx_fifo+0xb0>
             */
            guard++;
        }
    }

}
20001f46:	f107 0714 	add.w	r7, r7, #20
20001f4a:	46bd      	mov	sp, r7
20001f4c:	bc80      	pop	{r7}
20001f4e:	4770      	bx	lr

20001f50 <read_slave_rx_fifo>:
 */
static void read_slave_rx_fifo
(
    mss_spi_instance_t * this_spi
)
{
20001f50:	b580      	push	{r7, lr}
20001f52:	b084      	sub	sp, #16
20001f54:	af00      	add	r7, sp, #0
20001f56:	6078      	str	r0, [r7, #4]
    volatile uint32_t rx_frame;
    
    if(MSS_SPI_SLAVE_XFER_FRAME == this_spi->slave_xfer_mode)
20001f58:	687b      	ldr	r3, [r7, #4]
20001f5a:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
20001f5e:	2b02      	cmp	r3, #2
20001f60:	d115      	bne.n	20001f8e <read_slave_rx_fifo+0x3e>
    {
        while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
20001f62:	e00c      	b.n	20001f7e <read_slave_rx_fifo+0x2e>
        {
            /* Single frame handling mode. */
            rx_frame = this_spi->hw_reg->RX_DATA;
20001f64:	687b      	ldr	r3, [r7, #4]
20001f66:	681b      	ldr	r3, [r3, #0]
20001f68:	691b      	ldr	r3, [r3, #16]
20001f6a:	60fb      	str	r3, [r7, #12]
            if(0u != this_spi->frame_rx_handler)
20001f6c:	687b      	ldr	r3, [r7, #4]
20001f6e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
20001f70:	2b00      	cmp	r3, #0
20001f72:	d004      	beq.n	20001f7e <read_slave_rx_fifo+0x2e>
            {
                this_spi->frame_rx_handler( rx_frame );
20001f74:	687b      	ldr	r3, [r7, #4]
20001f76:	6f5b      	ldr	r3, [r3, #116]	; 0x74
20001f78:	68fa      	ldr	r2, [r7, #12]
20001f7a:	4610      	mov	r0, r2
20001f7c:	4798      	blx	r3
{
    volatile uint32_t rx_frame;
    
    if(MSS_SPI_SLAVE_XFER_FRAME == this_spi->slave_xfer_mode)
    {
        while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
20001f7e:	687b      	ldr	r3, [r7, #4]
20001f80:	681b      	ldr	r3, [r3, #0]
20001f82:	689b      	ldr	r3, [r3, #8]
20001f84:	f003 0340 	and.w	r3, r3, #64	; 0x40
20001f88:	2b00      	cmp	r3, #0
20001f8a:	d0eb      	beq.n	20001f64 <read_slave_rx_fifo+0x14>
20001f8c:	e032      	b.n	20001ff4 <read_slave_rx_fifo+0xa4>
            {
                this_spi->frame_rx_handler( rx_frame );
            }
        }
    }
    else if(MSS_SPI_SLAVE_XFER_BLOCK == this_spi->slave_xfer_mode)
20001f8e:	687b      	ldr	r3, [r7, #4]
20001f90:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
20001f94:	2b01      	cmp	r3, #1
20001f96:	d125      	bne.n	20001fe4 <read_slave_rx_fifo+0x94>
    {
        /* Block handling mode. */
        while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK)) /* Something needs to be read from FIFO */
20001f98:	e017      	b.n	20001fca <read_slave_rx_fifo+0x7a>
        {
            rx_frame = this_spi->hw_reg->RX_DATA;
20001f9a:	687b      	ldr	r3, [r7, #4]
20001f9c:	681b      	ldr	r3, [r3, #0]
20001f9e:	691b      	ldr	r3, [r3, #16]
20001fa0:	60fb      	str	r3, [r7, #12]
            if(this_spi->slave_rx_idx < this_spi->slave_rx_size)
20001fa2:	687b      	ldr	r3, [r7, #4]
20001fa4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
20001fa6:	687b      	ldr	r3, [r7, #4]
20001fa8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
20001faa:	429a      	cmp	r2, r3
20001fac:	d207      	bcs.n	20001fbe <read_slave_rx_fifo+0x6e>
            {
                this_spi->slave_rx_buffer[this_spi->slave_rx_idx] = (uint8_t)rx_frame;
20001fae:	687b      	ldr	r3, [r7, #4]
20001fb0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
20001fb2:	687b      	ldr	r3, [r7, #4]
20001fb4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
20001fb6:	4413      	add	r3, r2
20001fb8:	68fa      	ldr	r2, [r7, #12]
20001fba:	b2d2      	uxtb	r2, r2
20001fbc:	701a      	strb	r2, [r3, #0]
            }

            ++this_spi->slave_rx_idx;
20001fbe:	687b      	ldr	r3, [r7, #4]
20001fc0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
20001fc2:	f103 0201 	add.w	r2, r3, #1
20001fc6:	687b      	ldr	r3, [r7, #4]
20001fc8:	631a      	str	r2, [r3, #48]	; 0x30
        }
    }
    else if(MSS_SPI_SLAVE_XFER_BLOCK == this_spi->slave_xfer_mode)
    {
        /* Block handling mode. */
        while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK)) /* Something needs to be read from FIFO */
20001fca:	687b      	ldr	r3, [r7, #4]
20001fcc:	681b      	ldr	r3, [r3, #0]
20001fce:	689b      	ldr	r3, [r3, #8]
20001fd0:	f003 0340 	and.w	r3, r3, #64	; 0x40
20001fd4:	2b00      	cmp	r3, #0
20001fd6:	d0e0      	beq.n	20001f9a <read_slave_rx_fifo+0x4a>
20001fd8:	e00c      	b.n	20001ff4 <read_slave_rx_fifo+0xa4>
    else
    {
        /* Should not happen... Just purge FIFO */
        while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
        {
            rx_frame = this_spi->hw_reg->RX_DATA;
20001fda:	687b      	ldr	r3, [r7, #4]
20001fdc:	681b      	ldr	r3, [r3, #0]
20001fde:	691b      	ldr	r3, [r3, #16]
20001fe0:	60fb      	str	r3, [r7, #12]
20001fe2:	e000      	b.n	20001fe6 <read_slave_rx_fifo+0x96>
        }
    }
    else
    {
        /* Should not happen... Just purge FIFO */
        while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
20001fe4:	bf00      	nop
20001fe6:	687b      	ldr	r3, [r7, #4]
20001fe8:	681b      	ldr	r3, [r3, #0]
20001fea:	689b      	ldr	r3, [r3, #8]
20001fec:	f003 0340 	and.w	r3, r3, #64	; 0x40
20001ff0:	2b00      	cmp	r3, #0
20001ff2:	d0f2      	beq.n	20001fda <read_slave_rx_fifo+0x8a>
        {
            rx_frame = this_spi->hw_reg->RX_DATA;
        }
    }
}
20001ff4:	f107 0710 	add.w	r7, r7, #16
20001ff8:	46bd      	mov	sp, r7
20001ffa:	bd80      	pop	{r7, pc}

20001ffc <mss_spi_isr>:
 */
static void mss_spi_isr
(
    mss_spi_instance_t * this_spi
)
{    
20001ffc:	b580      	push	{r7, lr}
20001ffe:	b086      	sub	sp, #24
20002000:	af00      	add	r7, sp, #0
20002002:	6078      	str	r0, [r7, #4]
    volatile uint32_t rx_frame;
    __I  uint32_t *this_mis = &this_spi->hw_reg->MIS;
20002004:	687b      	ldr	r3, [r7, #4]
20002006:	681b      	ldr	r3, [r3, #0]
20002008:	f103 0320 	add.w	r3, r3, #32
2000200c:	613b      	str	r3, [r7, #16]

    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
2000200e:	687a      	ldr	r2, [r7, #4]
20002010:	f24a 036c 	movw	r3, #41068	; 0xa06c
20002014:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002018:	429a      	cmp	r2, r3
2000201a:	d007      	beq.n	2000202c <mss_spi_isr+0x30>
2000201c:	687a      	ldr	r2, [r7, #4]
2000201e:	f649 73e8 	movw	r3, #40936	; 0x9fe8
20002022:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002026:	429a      	cmp	r2, r3
20002028:	d000      	beq.n	2000202c <mss_spi_isr+0x30>
2000202a:	be00      	bkpt	0x0000
  
    if(0u != (*this_mis & RXDONE_IRQ_MASK))
2000202c:	693b      	ldr	r3, [r7, #16]
2000202e:	681b      	ldr	r3, [r3, #0]
20002030:	f003 0302 	and.w	r3, r3, #2
20002034:	2b00      	cmp	r3, #0
20002036:	d052      	beq.n	200020de <mss_spi_isr+0xe2>
    {
        if(MSS_SPI_SLAVE_XFER_FRAME == this_spi->slave_xfer_mode)
20002038:	687b      	ldr	r3, [r7, #4]
2000203a:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
2000203e:	2b02      	cmp	r3, #2
20002040:	d115      	bne.n	2000206e <mss_spi_isr+0x72>
        {
            /* Single frame handling mode. */
            while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
20002042:	e00c      	b.n	2000205e <mss_spi_isr+0x62>
            {
                rx_frame = this_spi->hw_reg->RX_DATA;
20002044:	687b      	ldr	r3, [r7, #4]
20002046:	681b      	ldr	r3, [r3, #0]
20002048:	691b      	ldr	r3, [r3, #16]
2000204a:	60fb      	str	r3, [r7, #12]
                if(0u != this_spi->frame_rx_handler)
2000204c:	687b      	ldr	r3, [r7, #4]
2000204e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
20002050:	2b00      	cmp	r3, #0
20002052:	d004      	beq.n	2000205e <mss_spi_isr+0x62>
                {
                    this_spi->frame_rx_handler( rx_frame );
20002054:	687b      	ldr	r3, [r7, #4]
20002056:	6f5b      	ldr	r3, [r3, #116]	; 0x74
20002058:	68fa      	ldr	r2, [r7, #12]
2000205a:	4610      	mov	r0, r2
2000205c:	4798      	blx	r3
    if(0u != (*this_mis & RXDONE_IRQ_MASK))
    {
        if(MSS_SPI_SLAVE_XFER_FRAME == this_spi->slave_xfer_mode)
        {
            /* Single frame handling mode. */
            while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
2000205e:	687b      	ldr	r3, [r7, #4]
20002060:	681b      	ldr	r3, [r3, #0]
20002062:	689b      	ldr	r3, [r3, #8]
20002064:	f003 0340 	and.w	r3, r3, #64	; 0x40
20002068:	2b00      	cmp	r3, #0
2000206a:	d0eb      	beq.n	20002044 <mss_spi_isr+0x48>
2000206c:	e032      	b.n	200020d4 <mss_spi_isr+0xd8>
                {
                    this_spi->frame_rx_handler( rx_frame );
                }
            }
        }
        else if(MSS_SPI_SLAVE_XFER_BLOCK == this_spi->slave_xfer_mode)
2000206e:	687b      	ldr	r3, [r7, #4]
20002070:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
20002074:	2b01      	cmp	r3, #1
20002076:	d125      	bne.n	200020c4 <mss_spi_isr+0xc8>
        {
            /* Block handling mode. */
            while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK)) /* Something needs to be read from FIFO */
20002078:	e017      	b.n	200020aa <mss_spi_isr+0xae>
            {
                rx_frame = this_spi->hw_reg->RX_DATA;                /* Read from FIFO irrespective */
2000207a:	687b      	ldr	r3, [r7, #4]
2000207c:	681b      	ldr	r3, [r3, #0]
2000207e:	691b      	ldr	r3, [r3, #16]
20002080:	60fb      	str	r3, [r7, #12]
                if(this_spi->slave_rx_idx < this_spi->slave_rx_size) /* Write to array if required */
20002082:	687b      	ldr	r3, [r7, #4]
20002084:	6b1a      	ldr	r2, [r3, #48]	; 0x30
20002086:	687b      	ldr	r3, [r7, #4]
20002088:	6adb      	ldr	r3, [r3, #44]	; 0x2c
2000208a:	429a      	cmp	r2, r3
2000208c:	d207      	bcs.n	2000209e <mss_spi_isr+0xa2>
                {
                    this_spi->slave_rx_buffer[this_spi->slave_rx_idx] = (uint8_t)rx_frame;
2000208e:	687b      	ldr	r3, [r7, #4]
20002090:	6a9a      	ldr	r2, [r3, #40]	; 0x28
20002092:	687b      	ldr	r3, [r7, #4]
20002094:	6b1b      	ldr	r3, [r3, #48]	; 0x30
20002096:	4413      	add	r3, r2
20002098:	68fa      	ldr	r2, [r7, #12]
2000209a:	b2d2      	uxtb	r2, r2
2000209c:	701a      	strb	r2, [r3, #0]
                }

                ++this_spi->slave_rx_idx;            
2000209e:	687b      	ldr	r3, [r7, #4]
200020a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
200020a2:	f103 0201 	add.w	r2, r3, #1
200020a6:	687b      	ldr	r3, [r7, #4]
200020a8:	631a      	str	r2, [r3, #48]	; 0x30
            }
        }
        else if(MSS_SPI_SLAVE_XFER_BLOCK == this_spi->slave_xfer_mode)
        {
            /* Block handling mode. */
            while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK)) /* Something needs to be read from FIFO */
200020aa:	687b      	ldr	r3, [r7, #4]
200020ac:	681b      	ldr	r3, [r3, #0]
200020ae:	689b      	ldr	r3, [r3, #8]
200020b0:	f003 0340 	and.w	r3, r3, #64	; 0x40
200020b4:	2b00      	cmp	r3, #0
200020b6:	d0e0      	beq.n	2000207a <mss_spi_isr+0x7e>
200020b8:	e00c      	b.n	200020d4 <mss_spi_isr+0xd8>
        else
        {
            /* No slave handling in place so just purge FIFO */
            while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
            {
                rx_frame = this_spi->hw_reg->RX_DATA;
200020ba:	687b      	ldr	r3, [r7, #4]
200020bc:	681b      	ldr	r3, [r3, #0]
200020be:	691b      	ldr	r3, [r3, #16]
200020c0:	60fb      	str	r3, [r7, #12]
200020c2:	e000      	b.n	200020c6 <mss_spi_isr+0xca>
            }
        }
        else
        {
            /* No slave handling in place so just purge FIFO */
            while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
200020c4:	bf00      	nop
200020c6:	687b      	ldr	r3, [r7, #4]
200020c8:	681b      	ldr	r3, [r3, #0]
200020ca:	689b      	ldr	r3, [r3, #8]
200020cc:	f003 0340 	and.w	r3, r3, #64	; 0x40
200020d0:	2b00      	cmp	r3, #0
200020d2:	d0f2      	beq.n	200020ba <mss_spi_isr+0xbe>
            {
                rx_frame = this_spi->hw_reg->RX_DATA;
            }
        }

        this_spi->hw_reg->INT_CLEAR = RXDONE_IRQ_MASK;
200020d4:	687b      	ldr	r3, [r7, #4]
200020d6:	681b      	ldr	r3, [r3, #0]
200020d8:	f04f 0202 	mov.w	r2, #2
200020dc:	60da      	str	r2, [r3, #12]
    }

   /* Handle transmit. */
    if(0u != (*this_mis & TXDONE_IRQ_MASK))
200020de:	693b      	ldr	r3, [r7, #16]
200020e0:	681b      	ldr	r3, [r3, #0]
200020e2:	f003 0301 	and.w	r3, r3, #1
200020e6:	b2db      	uxtb	r3, r3
200020e8:	2b00      	cmp	r3, #0
200020ea:	d012      	beq.n	20002112 <mss_spi_isr+0x116>
    {
        if( MSS_SPI_SLAVE_XFER_FRAME == this_spi->slave_xfer_mode )
200020ec:	687b      	ldr	r3, [r7, #4]
200020ee:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
200020f2:	2b02      	cmp	r3, #2
200020f4:	d105      	bne.n	20002102 <mss_spi_isr+0x106>
        {
           /* Reload slave tx frame into Tx data register. */
            this_spi->hw_reg->TX_DATA = this_spi->slave_tx_frame;
200020f6:	687b      	ldr	r3, [r7, #4]
200020f8:	681b      	ldr	r3, [r3, #0]
200020fa:	687a      	ldr	r2, [r7, #4]
200020fc:	6f92      	ldr	r2, [r2, #120]	; 0x78
200020fe:	615a      	str	r2, [r3, #20]
20002100:	e002      	b.n	20002108 <mss_spi_isr+0x10c>
        }
        else /* Must be block mode so load FIFO to the max */
        {
            fill_slave_tx_fifo(this_spi);
20002102:	6878      	ldr	r0, [r7, #4]
20002104:	f7ff feb4 	bl	20001e70 <fill_slave_tx_fifo>
        }

        this_spi->hw_reg->INT_CLEAR = TXDONE_IRQ_MASK;
20002108:	687b      	ldr	r3, [r7, #4]
2000210a:	681b      	ldr	r3, [r3, #0]
2000210c:	f04f 0201 	mov.w	r2, #1
20002110:	60da      	str	r2, [r3, #12]
    }
    
    /* Handle command interrupt. */
    if(0u != (*this_mis & CMD_IRQ_MASK))
20002112:	693b      	ldr	r3, [r7, #16]
20002114:	681b      	ldr	r3, [r3, #0]
20002116:	f003 0310 	and.w	r3, r3, #16
2000211a:	2b00      	cmp	r3, #0
2000211c:	d023      	beq.n	20002166 <mss_spi_isr+0x16a>
    {
        read_slave_rx_fifo(this_spi);
2000211e:	6878      	ldr	r0, [r7, #4]
20002120:	f7ff ff16 	bl	20001f50 <read_slave_rx_fifo>
        
        /*
         * Call the command handler if one exists.
         */
        if(0u != this_spi->cmd_handler)
20002124:	687b      	ldr	r3, [r7, #4]
20002126:	6a1b      	ldr	r3, [r3, #32]
20002128:	2b00      	cmp	r3, #0
2000212a:	d00b      	beq.n	20002144 <mss_spi_isr+0x148>
        {
            (*this_spi->cmd_handler)(this_spi->slave_rx_buffer, this_spi->slave_rx_idx);
2000212c:	687b      	ldr	r3, [r7, #4]
2000212e:	6a1b      	ldr	r3, [r3, #32]
20002130:	687a      	ldr	r2, [r7, #4]
20002132:	6a91      	ldr	r1, [r2, #40]	; 0x28
20002134:	687a      	ldr	r2, [r7, #4]
20002136:	6b12      	ldr	r2, [r2, #48]	; 0x30
20002138:	4608      	mov	r0, r1
2000213a:	4611      	mov	r1, r2
2000213c:	4798      	blx	r3
            fill_slave_tx_fifo(this_spi);
2000213e:	6878      	ldr	r0, [r7, #4]
20002140:	f7ff fe96 	bl	20001e70 <fill_slave_tx_fifo>
        }
        /* Set cmd_done to indicate it is now safe to 0 fill TX FIFO */
        this_spi->cmd_done = 1u;
20002144:	687b      	ldr	r3, [r7, #4]
20002146:	f04f 0201 	mov.w	r2, #1
2000214a:	625a      	str	r2, [r3, #36]	; 0x24
        /* Disable command interrupt until slave select becomes de-asserted to avoid retriggering. */
        this_spi->hw_reg->CONTROL2 &= ~(uint32_t)C2_ENABLE_CMD_IRQ_MASK;
2000214c:	687b      	ldr	r3, [r7, #4]
2000214e:	681b      	ldr	r3, [r3, #0]
20002150:	687a      	ldr	r2, [r7, #4]
20002152:	6812      	ldr	r2, [r2, #0]
20002154:	6a92      	ldr	r2, [r2, #40]	; 0x28
20002156:	f022 0210 	bic.w	r2, r2, #16
2000215a:	629a      	str	r2, [r3, #40]	; 0x28
        this_spi->hw_reg->INT_CLEAR = CMD_IRQ_MASK;
2000215c:	687b      	ldr	r3, [r7, #4]
2000215e:	681b      	ldr	r3, [r3, #0]
20002160:	f04f 0210 	mov.w	r2, #16
20002164:	60da      	str	r2, [r3, #12]
    }

    if(0u != (*this_mis & RXOVFLOW_IRQ_MASK))
20002166:	693b      	ldr	r3, [r7, #16]
20002168:	681b      	ldr	r3, [r3, #0]
2000216a:	f003 0304 	and.w	r3, r3, #4
2000216e:	2b00      	cmp	r3, #0
20002170:	d00f      	beq.n	20002192 <mss_spi_isr+0x196>
    {
        /*
         * Receive overflow, not a lot we can do for this. Reset the receive
         *  FIFO, clear the interrupt and hope it doesn't happen again...
         */
        this_spi->hw_reg->COMMAND |= RX_FIFO_RESET_MASK;
20002172:	687b      	ldr	r3, [r7, #4]
20002174:	681b      	ldr	r3, [r3, #0]
20002176:	687a      	ldr	r2, [r7, #4]
20002178:	6812      	ldr	r2, [r2, #0]
2000217a:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
2000217c:	f042 0204 	orr.w	r2, r2, #4
20002180:	62da      	str	r2, [r3, #44]	; 0x2c
        recover_from_rx_overflow(this_spi);
20002182:	6878      	ldr	r0, [r7, #4]
20002184:	f7ff fbf2 	bl	2000196c <recover_from_rx_overflow>
        this_spi->hw_reg->INT_CLEAR = RXOVFLOW_IRQ_MASK;
20002188:	687b      	ldr	r3, [r7, #4]
2000218a:	681b      	ldr	r3, [r3, #0]
2000218c:	f04f 0204 	mov.w	r2, #4
20002190:	60da      	str	r2, [r3, #12]
     * slave TX FIFO data setup (if there is one).
     * In block mode this will probably not be very successful as we will
     * be out of synch with the master but the reset on SSEND will hopefully
     * take care of that for the next transfer.
     */
    if(0u != (*this_mis & TXURUN_IRQ_MASK))
20002192:	693b      	ldr	r3, [r7, #16]
20002194:	681b      	ldr	r3, [r3, #0]
20002196:	f003 0308 	and.w	r3, r3, #8
2000219a:	2b00      	cmp	r3, #0
2000219c:	d031      	beq.n	20002202 <mss_spi_isr+0x206>
    {
        this_spi->hw_reg->COMMAND |= TX_FIFO_RESET_MASK;
2000219e:	687b      	ldr	r3, [r7, #4]
200021a0:	681b      	ldr	r3, [r3, #0]
200021a2:	687a      	ldr	r2, [r7, #4]
200021a4:	6812      	ldr	r2, [r2, #0]
200021a6:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
200021a8:	f042 0208 	orr.w	r2, r2, #8
200021ac:	62da      	str	r2, [r3, #44]	; 0x2c
        if( MSS_SPI_SLAVE_XFER_FRAME == this_spi->slave_xfer_mode )
200021ae:	687b      	ldr	r3, [r7, #4]
200021b0:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
200021b4:	2b02      	cmp	r3, #2
200021b6:	d113      	bne.n	200021e0 <mss_spi_isr+0x1e4>
        {
            this_spi->hw_reg->CONTROL = (this_spi->hw_reg->CONTROL & ~TXRXDFCOUNT_MASK)
200021b8:	687b      	ldr	r3, [r7, #4]
200021ba:	681a      	ldr	r2, [r3, #0]
200021bc:	687b      	ldr	r3, [r7, #4]
200021be:	681b      	ldr	r3, [r3, #0]
200021c0:	6819      	ldr	r1, [r3, #0]
200021c2:	f240 03ff 	movw	r3, #255	; 0xff
200021c6:	f6cf 7300 	movt	r3, #65280	; 0xff00
200021ca:	ea01 0303 	and.w	r3, r1, r3
200021ce:	f443 7380 	orr.w	r3, r3, #256	; 0x100
200021d2:	6013      	str	r3, [r2, #0]
                                        | ((uint32_t)1u << TXRXDFCOUNT_SHIFT);
           /* Reload slave tx frame into Tx data register. */
            this_spi->hw_reg->TX_DATA = this_spi->slave_tx_frame;
200021d4:	687b      	ldr	r3, [r7, #4]
200021d6:	681b      	ldr	r3, [r3, #0]
200021d8:	687a      	ldr	r2, [r7, #4]
200021da:	6f92      	ldr	r2, [r2, #120]	; 0x78
200021dc:	615a      	str	r2, [r3, #20]
200021de:	e00b      	b.n	200021f8 <mss_spi_isr+0x1fc>
        }
        else if( MSS_SPI_SLAVE_XFER_BLOCK == this_spi->slave_xfer_mode )
200021e0:	687b      	ldr	r3, [r7, #4]
200021e2:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
200021e6:	2b01      	cmp	r3, #1
200021e8:	d106      	bne.n	200021f8 <mss_spi_isr+0x1fc>
        {
            /* Block mode so reload FIFO to the max */
            this_spi->slave_tx_idx = 0u;
200021ea:	687b      	ldr	r3, [r7, #4]
200021ec:	f04f 0200 	mov.w	r2, #0
200021f0:	611a      	str	r2, [r3, #16]
            fill_slave_tx_fifo(this_spi);
200021f2:	6878      	ldr	r0, [r7, #4]
200021f4:	f7ff fe3c 	bl	20001e70 <fill_slave_tx_fifo>
        else
        {
            /* Not frame or block mode? Can't do anything here... */
        }

        this_spi->hw_reg->INT_CLEAR = TXURUN_IRQ_MASK;
200021f8:	687b      	ldr	r3, [r7, #4]
200021fa:	681b      	ldr	r3, [r3, #0]
200021fc:	f04f 0208 	mov.w	r2, #8
20002200:	60da      	str	r2, [r3, #12]
    /*
     * Handle slave select becoming de-asserted. Only enables if
     * we are operating in block mode, in frame mode we do everything
     * in the receive and transmit interrupt handlers.
     */
    if(0u != (*this_mis & SSEND_IRQ_MASK))
20002202:	693b      	ldr	r3, [r7, #16]
20002204:	681b      	ldr	r3, [r3, #0]
20002206:	f003 0320 	and.w	r3, r3, #32
2000220a:	2b00      	cmp	r3, #0
2000220c:	d049      	beq.n	200022a2 <mss_spi_isr+0x2a6>
    {
        uint32_t rx_size;
        
        read_slave_rx_fifo(this_spi);
2000220e:	6878      	ldr	r0, [r7, #4]
20002210:	f7ff fe9e 	bl	20001f50 <read_slave_rx_fifo>
        rx_size = this_spi->slave_rx_idx;
20002214:	687b      	ldr	r3, [r7, #4]
20002216:	6b1b      	ldr	r3, [r3, #48]	; 0x30
20002218:	617b      	str	r3, [r7, #20]
        /*
         * Re-enable command interrupt if required and clear all the response
         * buffer state in readiness for next response. This must be done
         * before reloading the TX FIFO.
         */
        if(0u != this_spi->cmd_handler)
2000221a:	687b      	ldr	r3, [r7, #4]
2000221c:	6a1b      	ldr	r3, [r3, #32]
2000221e:	2b00      	cmp	r3, #0
20002220:	d01c      	beq.n	2000225c <mss_spi_isr+0x260>
        {
            this_spi->cmd_done = 0u;
20002222:	687b      	ldr	r3, [r7, #4]
20002224:	f04f 0200 	mov.w	r2, #0
20002228:	625a      	str	r2, [r3, #36]	; 0x24
            this_spi->resp_tx_buffer = 0u;
2000222a:	687b      	ldr	r3, [r7, #4]
2000222c:	f04f 0200 	mov.w	r2, #0
20002230:	615a      	str	r2, [r3, #20]
            this_spi->resp_buff_size = 0u;
20002232:	687b      	ldr	r3, [r7, #4]
20002234:	f04f 0200 	mov.w	r2, #0
20002238:	619a      	str	r2, [r3, #24]
            this_spi->resp_buff_tx_idx = 0u;
2000223a:	687b      	ldr	r3, [r7, #4]
2000223c:	f04f 0200 	mov.w	r2, #0
20002240:	61da      	str	r2, [r3, #28]
            this_spi->hw_reg->INT_CLEAR = CMD_IRQ_MASK;
20002242:	687b      	ldr	r3, [r7, #4]
20002244:	681b      	ldr	r3, [r3, #0]
20002246:	f04f 0210 	mov.w	r2, #16
2000224a:	60da      	str	r2, [r3, #12]
            this_spi->hw_reg->CONTROL2 |= C2_ENABLE_CMD_IRQ_MASK;
2000224c:	687b      	ldr	r3, [r7, #4]
2000224e:	681b      	ldr	r3, [r3, #0]
20002250:	687a      	ldr	r2, [r7, #4]
20002252:	6812      	ldr	r2, [r2, #0]
20002254:	6a92      	ldr	r2, [r2, #40]	; 0x28
20002256:	f042 0210 	orr.w	r2, r2, #16
2000225a:	629a      	str	r2, [r3, #40]	; 0x28
        /* 
         * Reset the transmit index to 0 to restart transmit at the start of the
         * transmit buffer in the next transaction. This also requires flushing
         * the Tx FIFO and refilling it with the start of Tx data buffer.
         */
        this_spi->slave_tx_idx = 0u;
2000225c:	687b      	ldr	r3, [r7, #4]
2000225e:	f04f 0200 	mov.w	r2, #0
20002262:	611a      	str	r2, [r3, #16]
        this_spi->hw_reg->COMMAND |= (TX_FIFO_RESET_MASK | RX_FIFO_RESET_MASK);
20002264:	687b      	ldr	r3, [r7, #4]
20002266:	681b      	ldr	r3, [r3, #0]
20002268:	687a      	ldr	r2, [r7, #4]
2000226a:	6812      	ldr	r2, [r2, #0]
2000226c:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
2000226e:	f042 020c 	orr.w	r2, r2, #12
20002272:	62da      	str	r2, [r3, #44]	; 0x2c
        fill_slave_tx_fifo(this_spi);
20002274:	6878      	ldr	r0, [r7, #4]
20002276:	f7ff fdfb 	bl	20001e70 <fill_slave_tx_fifo>
        
        /* Prepare to receive next packet. */
        this_spi->slave_rx_idx = 0u;
2000227a:	687b      	ldr	r3, [r7, #4]
2000227c:	f04f 0200 	mov.w	r2, #0
20002280:	631a      	str	r2, [r3, #48]	; 0x30
        /*
         * Call the receive handler if one exists.
         */
        if(0u != this_spi->block_rx_handler)
20002282:	687b      	ldr	r3, [r7, #4]
20002284:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
20002286:	2b00      	cmp	r3, #0
20002288:	d006      	beq.n	20002298 <mss_spi_isr+0x29c>
        {
            (*this_spi->block_rx_handler)(this_spi->slave_rx_buffer, rx_size);
2000228a:	687b      	ldr	r3, [r7, #4]
2000228c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
2000228e:	687a      	ldr	r2, [r7, #4]
20002290:	6a92      	ldr	r2, [r2, #40]	; 0x28
20002292:	4610      	mov	r0, r2
20002294:	6979      	ldr	r1, [r7, #20]
20002296:	4798      	blx	r3
        }
        
        this_spi->hw_reg->INT_CLEAR = SSEND_IRQ_MASK;
20002298:	687b      	ldr	r3, [r7, #4]
2000229a:	681b      	ldr	r3, [r3, #0]
2000229c:	f04f 0220 	mov.w	r2, #32
200022a0:	60da      	str	r2, [r3, #12]
    }
}
200022a2:	f107 0718 	add.w	r7, r7, #24
200022a6:	46bd      	mov	sp, r7
200022a8:	bd80      	pop	{r7, pc}
200022aa:	bf00      	nop

200022ac <SPI0_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void SPI0_IRQHandler(void)
#else
void SPI0_IRQHandler( void )
#endif
{
200022ac:	4668      	mov	r0, sp
200022ae:	f020 0107 	bic.w	r1, r0, #7
200022b2:	468d      	mov	sp, r1
200022b4:	b589      	push	{r0, r3, r7, lr}
200022b6:	af00      	add	r7, sp, #0
    mss_spi_isr(&g_mss_spi0);
200022b8:	f24a 006c 	movw	r0, #41068	; 0xa06c
200022bc:	f2c2 0000 	movt	r0, #8192	; 0x2000
200022c0:	f7ff fe9c 	bl	20001ffc <mss_spi_isr>
    NVIC_ClearPendingIRQ(SPI0_IRQn);
200022c4:	f04f 000c 	mov.w	r0, #12
200022c8:	f7ff fa98 	bl	200017fc <NVIC_ClearPendingIRQ>
}
200022cc:	46bd      	mov	sp, r7
200022ce:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
200022d2:	4685      	mov	sp, r0
200022d4:	4770      	bx	lr
200022d6:	bf00      	nop

200022d8 <SPI1_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void SPI1_IRQHandler(void)
#else
void SPI1_IRQHandler(void)
#endif
{
200022d8:	4668      	mov	r0, sp
200022da:	f020 0107 	bic.w	r1, r0, #7
200022de:	468d      	mov	sp, r1
200022e0:	b589      	push	{r0, r3, r7, lr}
200022e2:	af00      	add	r7, sp, #0
    mss_spi_isr(&g_mss_spi1);
200022e4:	f649 70e8 	movw	r0, #40936	; 0x9fe8
200022e8:	f2c2 0000 	movt	r0, #8192	; 0x2000
200022ec:	f7ff fe86 	bl	20001ffc <mss_spi_isr>
    NVIC_ClearPendingIRQ(SPI1_IRQn);
200022f0:	f04f 000d 	mov.w	r0, #13
200022f4:	f7ff fa82 	bl	200017fc <NVIC_ClearPendingIRQ>
}
200022f8:	46bd      	mov	sp, r7
200022fa:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
200022fe:	4685      	mov	sp, r0
20002300:	4770      	bx	lr
20002302:	bf00      	nop

20002304 <NVIC_EnableIRQ>:
 *
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
20002304:	b480      	push	{r7}
20002306:	b083      	sub	sp, #12
20002308:	af00      	add	r7, sp, #0
2000230a:	4603      	mov	r3, r0
2000230c:	80fb      	strh	r3, [r7, #6]
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
2000230e:	f24e 1300 	movw	r3, #57600	; 0xe100
20002312:	f2ce 0300 	movt	r3, #57344	; 0xe000
20002316:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
2000231a:	ea4f 1252 	mov.w	r2, r2, lsr #5
2000231e:	88f9      	ldrh	r1, [r7, #6]
20002320:	f001 011f 	and.w	r1, r1, #31
20002324:	f04f 0001 	mov.w	r0, #1
20002328:	fa00 f101 	lsl.w	r1, r0, r1
2000232c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
20002330:	f107 070c 	add.w	r7, r7, #12
20002334:	46bd      	mov	sp, r7
20002336:	bc80      	pop	{r7}
20002338:	4770      	bx	lr
2000233a:	bf00      	nop

2000233c <NVIC_DisableIRQ>:
 * 
 * Disable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
2000233c:	b480      	push	{r7}
2000233e:	b083      	sub	sp, #12
20002340:	af00      	add	r7, sp, #0
20002342:	4603      	mov	r3, r0
20002344:	80fb      	strh	r3, [r7, #6]
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
20002346:	f24e 1300 	movw	r3, #57600	; 0xe100
2000234a:	f2ce 0300 	movt	r3, #57344	; 0xe000
2000234e:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
20002352:	ea4f 1252 	mov.w	r2, r2, lsr #5
20002356:	88f9      	ldrh	r1, [r7, #6]
20002358:	f001 011f 	and.w	r1, r1, #31
2000235c:	f04f 0001 	mov.w	r0, #1
20002360:	fa00 f101 	lsl.w	r1, r0, r1
20002364:	f102 0220 	add.w	r2, r2, #32
20002368:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
2000236c:	f107 070c 	add.w	r7, r7, #12
20002370:	46bd      	mov	sp, r7
20002372:	bc80      	pop	{r7}
20002374:	4770      	bx	lr
20002376:	bf00      	nop

20002378 <NVIC_ClearPendingIRQ>:
 *
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
20002378:	b480      	push	{r7}
2000237a:	b083      	sub	sp, #12
2000237c:	af00      	add	r7, sp, #0
2000237e:	4603      	mov	r3, r0
20002380:	80fb      	strh	r3, [r7, #6]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
20002382:	f24e 1300 	movw	r3, #57600	; 0xe100
20002386:	f2ce 0300 	movt	r3, #57344	; 0xe000
2000238a:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
2000238e:	ea4f 1252 	mov.w	r2, r2, lsr #5
20002392:	88f9      	ldrh	r1, [r7, #6]
20002394:	f001 011f 	and.w	r1, r1, #31
20002398:	f04f 0001 	mov.w	r0, #1
2000239c:	fa00 f101 	lsl.w	r1, r0, r1
200023a0:	f102 0260 	add.w	r2, r2, #96	; 0x60
200023a4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
200023a8:	f107 070c 	add.w	r7, r7, #12
200023ac:	46bd      	mov	sp, r7
200023ae:	bc80      	pop	{r7}
200023b0:	4770      	bx	lr
200023b2:	bf00      	nop

200023b4 <MSS_I2C_init>:
(
    mss_i2c_instance_t * this_i2c,
    uint8_t ser_address,
    mss_i2c_clock_divider_t ser_clock_speed
)
{
200023b4:	b580      	push	{r7, lr}
200023b6:	b084      	sub	sp, #16
200023b8:	af00      	add	r7, sp, #0
200023ba:	6078      	str	r0, [r7, #4]
200023bc:	4613      	mov	r3, r2
200023be:	460a      	mov	r2, r1
200023c0:	70fa      	strb	r2, [r7, #3]
200023c2:	70bb      	strb	r3, [r7, #2]
    uint32_t primask;
    uint_fast16_t clock_speed = (uint_fast16_t)ser_clock_speed;
200023c4:	78bb      	ldrb	r3, [r7, #2]
200023c6:	60fb      	str	r3, [r7, #12]
    
    ASSERT( (this_i2c == &g_mss_i2c0) || (this_i2c == &g_mss_i2c1) );
200023c8:	687a      	ldr	r2, [r7, #4]
200023ca:	f24a 03f0 	movw	r3, #41200	; 0xa0f0
200023ce:	f2c2 0300 	movt	r3, #8192	; 0x2000
200023d2:	429a      	cmp	r2, r3
200023d4:	d007      	beq.n	200023e6 <MSS_I2C_init+0x32>
200023d6:	687a      	ldr	r2, [r7, #4]
200023d8:	f24a 1364 	movw	r3, #41316	; 0xa164
200023dc:	f2c2 0300 	movt	r3, #8192	; 0x2000
200023e0:	429a      	cmp	r2, r3
200023e2:	d000      	beq.n	200023e6 <MSS_I2C_init+0x32>
200023e4:	be00      	bkpt	0x0000
     * Initialize all items of the this_i2c data structure to zero. This
     * initializes all state variables to their init value. It relies on
     * the fact that NO_TRANSACTION, I2C_SUCCESS and I2C_RELEASE_BUS all
     * have an actual value of zero.
     */
    primask = disable_interrupts();
200023e6:	f000 fe63 	bl	200030b0 <disable_interrupts>
200023ea:	4603      	mov	r3, r0
200023ec:	60bb      	str	r3, [r7, #8]
    memset(this_i2c, 0, sizeof(mss_i2c_instance_t));
200023ee:	6878      	ldr	r0, [r7, #4]
200023f0:	f04f 0100 	mov.w	r1, #0
200023f4:	f04f 0274 	mov.w	r2, #116	; 0x74
200023f8:	f001 fb02 	bl	20003a00 <memset>
    
    if ( this_i2c == &g_mss_i2c0 )
200023fc:	687a      	ldr	r2, [r7, #4]
200023fe:	f24a 03f0 	movw	r3, #41200	; 0xa0f0
20002402:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002406:	429a      	cmp	r2, r3
20002408:	d12c      	bne.n	20002464 <MSS_I2C_init+0xb0>
    {
        this_i2c->irqn = I2C0_IRQn;
2000240a:	687b      	ldr	r3, [r7, #4]
2000240c:	f04f 020e 	mov.w	r2, #14
20002410:	825a      	strh	r2, [r3, #18]
        this_i2c->hw_reg = I2C0;
20002412:	687a      	ldr	r2, [r7, #4]
20002414:	f242 0300 	movw	r3, #8192	; 0x2000
20002418:	f2c4 0300 	movt	r3, #16384	; 0x4000
2000241c:	6153      	str	r3, [r2, #20]
        this_i2c->hw_reg_bit = I2C0_BITBAND;
2000241e:	687a      	ldr	r2, [r7, #4]
20002420:	f240 0300 	movw	r3, #0
20002424:	f2c4 2304 	movt	r3, #16900	; 0x4204
20002428:	6193      	str	r3, [r2, #24]
        
        /* reset I2C0 */
        SYSREG->SOFT_RST_CR |= SYSREG_I2C0_SOFTRESET_MASK;
2000242a:	f242 0300 	movw	r3, #8192	; 0x2000
2000242e:	f2ce 0304 	movt	r3, #57348	; 0xe004
20002432:	f242 0200 	movw	r2, #8192	; 0x2000
20002436:	f2ce 0204 	movt	r2, #57348	; 0xe004
2000243a:	6b12      	ldr	r2, [r2, #48]	; 0x30
2000243c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
20002440:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended I2C0 interrupt */
        NVIC_ClearPendingIRQ( I2C0_IRQn );
20002442:	f04f 000e 	mov.w	r0, #14
20002446:	f7ff ff97 	bl	20002378 <NVIC_ClearPendingIRQ>
        /* Take I2C0 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_I2C0_SOFTRESET_MASK;
2000244a:	f242 0300 	movw	r3, #8192	; 0x2000
2000244e:	f2ce 0304 	movt	r3, #57348	; 0xe004
20002452:	f242 0200 	movw	r2, #8192	; 0x2000
20002456:	f2ce 0204 	movt	r2, #57348	; 0xe004
2000245a:	6b12      	ldr	r2, [r2, #48]	; 0x30
2000245c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
20002460:	631a      	str	r2, [r3, #48]	; 0x30
20002462:	e02b      	b.n	200024bc <MSS_I2C_init+0x108>
    }
    else
    {
        this_i2c->irqn = I2C1_IRQn;
20002464:	687b      	ldr	r3, [r7, #4]
20002466:	f04f 0211 	mov.w	r2, #17
2000246a:	825a      	strh	r2, [r3, #18]
        this_i2c->hw_reg = I2C1;
2000246c:	687a      	ldr	r2, [r7, #4]
2000246e:	f242 0300 	movw	r3, #8192	; 0x2000
20002472:	f2c4 0301 	movt	r3, #16385	; 0x4001
20002476:	6153      	str	r3, [r2, #20]
        this_i2c->hw_reg_bit = I2C1_BITBAND;
20002478:	687a      	ldr	r2, [r7, #4]
2000247a:	f240 0300 	movw	r3, #0
2000247e:	f2c4 2324 	movt	r3, #16932	; 0x4224
20002482:	6193      	str	r3, [r2, #24]
        
        /* reset I2C1 */
        SYSREG->SOFT_RST_CR |= SYSREG_I2C1_SOFTRESET_MASK;
20002484:	f242 0300 	movw	r3, #8192	; 0x2000
20002488:	f2ce 0304 	movt	r3, #57348	; 0xe004
2000248c:	f242 0200 	movw	r2, #8192	; 0x2000
20002490:	f2ce 0204 	movt	r2, #57348	; 0xe004
20002494:	6b12      	ldr	r2, [r2, #48]	; 0x30
20002496:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
2000249a:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended I2C1 interrupt */
        NVIC_ClearPendingIRQ( I2C1_IRQn );
2000249c:	f04f 0011 	mov.w	r0, #17
200024a0:	f7ff ff6a 	bl	20002378 <NVIC_ClearPendingIRQ>
        /* Take I2C1 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_I2C1_SOFTRESET_MASK;
200024a4:	f242 0300 	movw	r3, #8192	; 0x2000
200024a8:	f2ce 0304 	movt	r3, #57348	; 0xe004
200024ac:	f242 0200 	movw	r2, #8192	; 0x2000
200024b0:	f2ce 0204 	movt	r2, #57348	; 0xe004
200024b4:	6b12      	ldr	r2, [r2, #48]	; 0x30
200024b6:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
200024ba:	631a      	str	r2, [r3, #48]	; 0x30
    }
    
    /* Use same base address for SMBus bitband access */
    this_i2c->hw_smb_reg_bit = (I2C_SMBus_BitBand_TypeDef *)this_i2c->hw_reg_bit;
200024bc:	687b      	ldr	r3, [r7, #4]
200024be:	699b      	ldr	r3, [r3, #24]
200024c0:	461a      	mov	r2, r3
200024c2:	687b      	ldr	r3, [r7, #4]
200024c4:	61da      	str	r2, [r3, #28]

    /* Update Serial address of the device */
    this_i2c->ser_address = (uint_fast8_t)ser_address << 1u;
200024c6:	78fb      	ldrb	r3, [r7, #3]
200024c8:	ea4f 0243 	mov.w	r2, r3, lsl #1
200024cc:	687b      	ldr	r3, [r7, #4]
200024ce:	601a      	str	r2, [r3, #0]

    this_i2c->hw_reg_bit->CTRL_CR2 = (uint32_t)((clock_speed >> 2u) & 0x01u);
200024d0:	687b      	ldr	r3, [r7, #4]
200024d2:	699b      	ldr	r3, [r3, #24]
200024d4:	68fa      	ldr	r2, [r7, #12]
200024d6:	ea4f 0292 	mov.w	r2, r2, lsr #2
200024da:	f002 0201 	and.w	r2, r2, #1
200024de:	61da      	str	r2, [r3, #28]
    this_i2c->hw_reg_bit->CTRL_CR1 = (uint32_t)((clock_speed >> 1u) & 0x01u);
200024e0:	687b      	ldr	r3, [r7, #4]
200024e2:	699b      	ldr	r3, [r3, #24]
200024e4:	68fa      	ldr	r2, [r7, #12]
200024e6:	ea4f 0252 	mov.w	r2, r2, lsr #1
200024ea:	f002 0201 	and.w	r2, r2, #1
200024ee:	605a      	str	r2, [r3, #4]
    this_i2c->hw_reg_bit->CTRL_CR0 = (uint32_t)(clock_speed & 0x01u);
200024f0:	687b      	ldr	r3, [r7, #4]
200024f2:	699b      	ldr	r3, [r3, #24]
200024f4:	68fa      	ldr	r2, [r7, #12]
200024f6:	f002 0201 	and.w	r2, r2, #1
200024fa:	601a      	str	r2, [r3, #0]
    this_i2c->hw_reg->ADDR = (uint8_t)this_i2c->ser_address;
200024fc:	687b      	ldr	r3, [r7, #4]
200024fe:	695b      	ldr	r3, [r3, #20]
20002500:	687a      	ldr	r2, [r7, #4]
20002502:	6812      	ldr	r2, [r2, #0]
20002504:	b2d2      	uxtb	r2, r2
20002506:	731a      	strb	r2, [r3, #12]
    this_i2c->hw_reg_bit->CTRL_ENS1 = 0x01u; /* set enable bit */
20002508:	687b      	ldr	r3, [r7, #4]
2000250a:	699b      	ldr	r3, [r3, #24]
2000250c:	f04f 0201 	mov.w	r2, #1
20002510:	619a      	str	r2, [r3, #24]
    restore_interrupts( primask );
20002512:	68b8      	ldr	r0, [r7, #8]
20002514:	f000 fdde 	bl	200030d4 <restore_interrupts>
}
20002518:	f107 0710 	add.w	r7, r7, #16
2000251c:	46bd      	mov	sp, r7
2000251e:	bd80      	pop	{r7, pc}

20002520 <MSS_I2C_write>:
    uint8_t serial_addr,
    const uint8_t * write_buffer,
    uint16_t write_size,
    uint8_t options
)
{
20002520:	b580      	push	{r7, lr}
20002522:	b086      	sub	sp, #24
20002524:	af00      	add	r7, sp, #0
20002526:	60f8      	str	r0, [r7, #12]
20002528:	607a      	str	r2, [r7, #4]
2000252a:	460a      	mov	r2, r1
2000252c:	72fa      	strb	r2, [r7, #11]
2000252e:	807b      	strh	r3, [r7, #2]
    uint32_t primask;
    volatile uint8_t stat_ctrl;

    ASSERT((this_i2c == &g_mss_i2c0) || (this_i2c == &g_mss_i2c1));
20002530:	68fa      	ldr	r2, [r7, #12]
20002532:	f24a 03f0 	movw	r3, #41200	; 0xa0f0
20002536:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000253a:	429a      	cmp	r2, r3
2000253c:	d007      	beq.n	2000254e <MSS_I2C_write+0x2e>
2000253e:	68fa      	ldr	r2, [r7, #12]
20002540:	f24a 1364 	movw	r3, #41316	; 0xa164
20002544:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002548:	429a      	cmp	r2, r3
2000254a:	d000      	beq.n	2000254e <MSS_I2C_write+0x2e>
2000254c:	be00      	bkpt	0x0000

    primask = disable_interrupts();
2000254e:	f000 fdaf 	bl	200030b0 <disable_interrupts>
20002552:	4603      	mov	r3, r0
20002554:	617b      	str	r3, [r7, #20]

    /* Update the transaction only when there is no transaction going on I2C */
    if( this_i2c->transaction == NO_TRANSACTION)
20002556:	68fb      	ldr	r3, [r7, #12]
20002558:	7a1b      	ldrb	r3, [r3, #8]
2000255a:	2b00      	cmp	r3, #0
2000255c:	d103      	bne.n	20002566 <MSS_I2C_write+0x46>
    {
      this_i2c->transaction = MASTER_WRITE_TRANSACTION;
2000255e:	68fb      	ldr	r3, [r7, #12]
20002560:	f04f 0201 	mov.w	r2, #1
20002564:	721a      	strb	r2, [r3, #8]
    }

    /* Update the Pending transaction information so that transaction can restarted */
    this_i2c->pending_transaction = MASTER_WRITE_TRANSACTION ;
20002566:	68fb      	ldr	r3, [r7, #12]
20002568:	f04f 0201 	mov.w	r2, #1
2000256c:	f883 2072 	strb.w	r2, [r3, #114]	; 0x72

    /* Update target address */
    this_i2c->target_addr = (uint_fast8_t)serial_addr << 1u;
20002570:	7afb      	ldrb	r3, [r7, #11]
20002572:	ea4f 0243 	mov.w	r2, r3, lsl #1
20002576:	68fb      	ldr	r3, [r7, #12]
20002578:	605a      	str	r2, [r3, #4]

    this_i2c->dir = WRITE_DIR;
2000257a:	68fb      	ldr	r3, [r7, #12]
2000257c:	f04f 0200 	mov.w	r2, #0
20002580:	62da      	str	r2, [r3, #44]	; 0x2c

    this_i2c->master_tx_buffer = write_buffer;
20002582:	68fb      	ldr	r3, [r7, #12]
20002584:	687a      	ldr	r2, [r7, #4]
20002586:	621a      	str	r2, [r3, #32]
    this_i2c->master_tx_size = write_size;
20002588:	887a      	ldrh	r2, [r7, #2]
2000258a:	68fb      	ldr	r3, [r7, #12]
2000258c:	625a      	str	r2, [r3, #36]	; 0x24
    this_i2c->master_tx_idx = 0u;
2000258e:	68fb      	ldr	r3, [r7, #12]
20002590:	f04f 0200 	mov.w	r2, #0
20002594:	629a      	str	r2, [r3, #40]	; 0x28

    /* Set I2C status in progress */
    this_i2c->master_status = MSS_I2C_IN_PROGRESS;
20002596:	68fb      	ldr	r3, [r7, #12]
20002598:	f04f 0201 	mov.w	r2, #1
2000259c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    this_i2c->options = options;
200025a0:	68fb      	ldr	r3, [r7, #12]
200025a2:	f897 2020 	ldrb.w	r2, [r7, #32]
200025a6:	741a      	strb	r2, [r3, #16]

    if(MSS_I2C_IN_PROGRESS == this_i2c->slave_status)
200025a8:	68fb      	ldr	r3, [r7, #12]
200025aa:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
200025ae:	b2db      	uxtb	r3, r3
200025b0:	2b01      	cmp	r3, #1
200025b2:	d105      	bne.n	200025c0 <MSS_I2C_write+0xa0>
    {
        this_i2c->is_transaction_pending = 1u;
200025b4:	68fb      	ldr	r3, [r7, #12]
200025b6:	f04f 0201 	mov.w	r2, #1
200025ba:	f883 2071 	strb.w	r2, [r3, #113]	; 0x71
200025be:	e004      	b.n	200025ca <MSS_I2C_write+0xaa>
    }
    else
    {
        this_i2c->hw_reg_bit->CTRL_STA = 0x01u;
200025c0:	68fb      	ldr	r3, [r7, #12]
200025c2:	699b      	ldr	r3, [r3, #24]
200025c4:	f04f 0201 	mov.w	r2, #1
200025c8:	615a      	str	r2, [r3, #20]
    /*
     * Clear interrupts if required (depends on repeated starts).
     * Since the Bus is on hold, only then prior status needs to
     * be cleared.
     */
    if ( MSS_I2C_HOLD_BUS == this_i2c->bus_status )
200025ca:	68fb      	ldr	r3, [r7, #12]
200025cc:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
200025d0:	2b01      	cmp	r3, #1
200025d2:	d111      	bne.n	200025f8 <MSS_I2C_write+0xd8>
    {
        this_i2c->hw_reg_bit->CTRL_SI = 0u;
200025d4:	68fb      	ldr	r3, [r7, #12]
200025d6:	699b      	ldr	r3, [r3, #24]
200025d8:	f04f 0200 	mov.w	r2, #0
200025dc:	60da      	str	r2, [r3, #12]
        stat_ctrl = this_i2c->hw_reg->STATUS;
200025de:	68fb      	ldr	r3, [r7, #12]
200025e0:	695b      	ldr	r3, [r3, #20]
200025e2:	791b      	ldrb	r3, [r3, #4]
200025e4:	74fb      	strb	r3, [r7, #19]
        stat_ctrl = stat_ctrl;  /* Avoids Lint warning */
200025e6:	7cfb      	ldrb	r3, [r7, #19]
200025e8:	b2db      	uxtb	r3, r3
200025ea:	74fb      	strb	r3, [r7, #19]
        NVIC_ClearPendingIRQ( this_i2c->irqn );
200025ec:	68fb      	ldr	r3, [r7, #12]
200025ee:	8a5b      	ldrh	r3, [r3, #18]
200025f0:	b21b      	sxth	r3, r3
200025f2:	4618      	mov	r0, r3
200025f4:	f7ff fec0 	bl	20002378 <NVIC_ClearPendingIRQ>
    }

    /* Enable the interrupt. ( Re-enable) */
    NVIC_EnableIRQ( this_i2c->irqn );
200025f8:	68fb      	ldr	r3, [r7, #12]
200025fa:	8a5b      	ldrh	r3, [r3, #18]
200025fc:	b21b      	sxth	r3, r3
200025fe:	4618      	mov	r0, r3
20002600:	f7ff fe80 	bl	20002304 <NVIC_EnableIRQ>

    restore_interrupts( primask );
20002604:	6978      	ldr	r0, [r7, #20]
20002606:	f000 fd65 	bl	200030d4 <restore_interrupts>
}
2000260a:	f107 0718 	add.w	r7, r7, #24
2000260e:	46bd      	mov	sp, r7
20002610:	bd80      	pop	{r7, pc}
20002612:	bf00      	nop

20002614 <MSS_I2C_write_read>:
    uint16_t offset_size,
    uint8_t * read_buffer,
    uint16_t read_size,
    uint8_t options
)
{
20002614:	b580      	push	{r7, lr}
20002616:	b086      	sub	sp, #24
20002618:	af00      	add	r7, sp, #0
2000261a:	60f8      	str	r0, [r7, #12]
2000261c:	607a      	str	r2, [r7, #4]
2000261e:	460a      	mov	r2, r1
20002620:	72fa      	strb	r2, [r7, #11]
20002622:	807b      	strh	r3, [r7, #2]
    ASSERT((this_i2c == &g_mss_i2c0) || (this_i2c == &g_mss_i2c1));
20002624:	68fa      	ldr	r2, [r7, #12]
20002626:	f24a 03f0 	movw	r3, #41200	; 0xa0f0
2000262a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000262e:	429a      	cmp	r2, r3
20002630:	d007      	beq.n	20002642 <MSS_I2C_write_read+0x2e>
20002632:	68fa      	ldr	r2, [r7, #12]
20002634:	f24a 1364 	movw	r3, #41316	; 0xa164
20002638:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000263c:	429a      	cmp	r2, r3
2000263e:	d000      	beq.n	20002642 <MSS_I2C_write_read+0x2e>
20002640:	be00      	bkpt	0x0000
    ASSERT(offset_size > 0u);
20002642:	887b      	ldrh	r3, [r7, #2]
20002644:	2b00      	cmp	r3, #0
20002646:	d100      	bne.n	2000264a <MSS_I2C_write_read+0x36>
20002648:	be00      	bkpt	0x0000
    ASSERT(addr_offset != (const uint8_t *)0);
2000264a:	687b      	ldr	r3, [r7, #4]
2000264c:	2b00      	cmp	r3, #0
2000264e:	d100      	bne.n	20002652 <MSS_I2C_write_read+0x3e>
20002650:	be00      	bkpt	0x0000
    ASSERT(read_size > 0u);
20002652:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
20002654:	2b00      	cmp	r3, #0
20002656:	d100      	bne.n	2000265a <MSS_I2C_write_read+0x46>
20002658:	be00      	bkpt	0x0000
    ASSERT(read_buffer != (uint8_t *)0);
2000265a:	6a3b      	ldr	r3, [r7, #32]
2000265c:	2b00      	cmp	r3, #0
2000265e:	d100      	bne.n	20002662 <MSS_I2C_write_read+0x4e>
20002660:	be00      	bkpt	0x0000

    if((read_size > 0u) && (offset_size > 0u))
20002662:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
20002664:	2b00      	cmp	r3, #0
20002666:	d06a      	beq.n	2000273e <MSS_I2C_write_read+0x12a>
20002668:	887b      	ldrh	r3, [r7, #2]
2000266a:	2b00      	cmp	r3, #0
2000266c:	d067      	beq.n	2000273e <MSS_I2C_write_read+0x12a>
    {
        uint32_t primask;
        volatile uint8_t stat_ctrl;

        primask = disable_interrupts();
2000266e:	f000 fd1f 	bl	200030b0 <disable_interrupts>
20002672:	4603      	mov	r3, r0
20002674:	617b      	str	r3, [r7, #20]

        /* Update the transaction only when there is no transaction going on I2C */
        if( this_i2c->transaction == NO_TRANSACTION)
20002676:	68fb      	ldr	r3, [r7, #12]
20002678:	7a1b      	ldrb	r3, [r3, #8]
2000267a:	2b00      	cmp	r3, #0
2000267c:	d103      	bne.n	20002686 <MSS_I2C_write_read+0x72>
        {
            this_i2c->transaction = MASTER_RANDOM_READ_TRANSACTION;
2000267e:	68fb      	ldr	r3, [r7, #12]
20002680:	f04f 0203 	mov.w	r2, #3
20002684:	721a      	strb	r2, [r3, #8]
        }

        /* Update the Pending transaction information so that transaction can restarted */
        this_i2c->pending_transaction = MASTER_RANDOM_READ_TRANSACTION ;
20002686:	68fb      	ldr	r3, [r7, #12]
20002688:	f04f 0203 	mov.w	r2, #3
2000268c:	f883 2072 	strb.w	r2, [r3, #114]	; 0x72

        /* Update target address */
        this_i2c->target_addr = (uint_fast8_t)serial_addr << 1u;
20002690:	7afb      	ldrb	r3, [r7, #11]
20002692:	ea4f 0243 	mov.w	r2, r3, lsl #1
20002696:	68fb      	ldr	r3, [r7, #12]
20002698:	605a      	str	r2, [r3, #4]

        this_i2c->dir = WRITE_DIR;
2000269a:	68fb      	ldr	r3, [r7, #12]
2000269c:	f04f 0200 	mov.w	r2, #0
200026a0:	62da      	str	r2, [r3, #44]	; 0x2c
        this_i2c->master_tx_buffer = addr_offset;
200026a2:	68fb      	ldr	r3, [r7, #12]
200026a4:	687a      	ldr	r2, [r7, #4]
200026a6:	621a      	str	r2, [r3, #32]
        this_i2c->master_tx_size = offset_size;
200026a8:	887a      	ldrh	r2, [r7, #2]
200026aa:	68fb      	ldr	r3, [r7, #12]
200026ac:	625a      	str	r2, [r3, #36]	; 0x24
        this_i2c->master_tx_idx = 0u;
200026ae:	68fb      	ldr	r3, [r7, #12]
200026b0:	f04f 0200 	mov.w	r2, #0
200026b4:	629a      	str	r2, [r3, #40]	; 0x28

        this_i2c->master_rx_buffer = read_buffer;
200026b6:	68fb      	ldr	r3, [r7, #12]
200026b8:	6a3a      	ldr	r2, [r7, #32]
200026ba:	631a      	str	r2, [r3, #48]	; 0x30
        this_i2c->master_rx_size = read_size;
200026bc:	8cba      	ldrh	r2, [r7, #36]	; 0x24
200026be:	68fb      	ldr	r3, [r7, #12]
200026c0:	635a      	str	r2, [r3, #52]	; 0x34
        this_i2c->master_rx_idx = 0u;
200026c2:	68fb      	ldr	r3, [r7, #12]
200026c4:	f04f 0200 	mov.w	r2, #0
200026c8:	639a      	str	r2, [r3, #56]	; 0x38

        /* Set I2C status in progress */
        this_i2c->master_status = MSS_I2C_IN_PROGRESS;
200026ca:	68fb      	ldr	r3, [r7, #12]
200026cc:	f04f 0201 	mov.w	r2, #1
200026d0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        this_i2c->options = options;
200026d4:	68fb      	ldr	r3, [r7, #12]
200026d6:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
200026da:	741a      	strb	r2, [r3, #16]

        if(MSS_I2C_IN_PROGRESS == this_i2c->slave_status)
200026dc:	68fb      	ldr	r3, [r7, #12]
200026de:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
200026e2:	b2db      	uxtb	r3, r3
200026e4:	2b01      	cmp	r3, #1
200026e6:	d105      	bne.n	200026f4 <MSS_I2C_write_read+0xe0>
        {
            this_i2c->is_transaction_pending = 1u;
200026e8:	68fb      	ldr	r3, [r7, #12]
200026ea:	f04f 0201 	mov.w	r2, #1
200026ee:	f883 2071 	strb.w	r2, [r3, #113]	; 0x71
200026f2:	e004      	b.n	200026fe <MSS_I2C_write_read+0xea>
        }
        else
        {
            this_i2c->hw_reg_bit->CTRL_STA = 0x01u;
200026f4:	68fb      	ldr	r3, [r7, #12]
200026f6:	699b      	ldr	r3, [r3, #24]
200026f8:	f04f 0201 	mov.w	r2, #1
200026fc:	615a      	str	r2, [r3, #20]
        /*
         * Clear interrupts if required (depends on repeated starts).
         * Since the Bus is on hold, only then prior status needs to
         * be cleared.
         */
        if ( MSS_I2C_HOLD_BUS == this_i2c->bus_status )
200026fe:	68fb      	ldr	r3, [r7, #12]
20002700:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
20002704:	2b01      	cmp	r3, #1
20002706:	d111      	bne.n	2000272c <MSS_I2C_write_read+0x118>
        {
            this_i2c->hw_reg_bit->CTRL_SI = 0u;
20002708:	68fb      	ldr	r3, [r7, #12]
2000270a:	699b      	ldr	r3, [r3, #24]
2000270c:	f04f 0200 	mov.w	r2, #0
20002710:	60da      	str	r2, [r3, #12]
            stat_ctrl = this_i2c->hw_reg->STATUS;
20002712:	68fb      	ldr	r3, [r7, #12]
20002714:	695b      	ldr	r3, [r3, #20]
20002716:	791b      	ldrb	r3, [r3, #4]
20002718:	74fb      	strb	r3, [r7, #19]
            stat_ctrl = stat_ctrl;  /* Avoids Lint warning */
2000271a:	7cfb      	ldrb	r3, [r7, #19]
2000271c:	b2db      	uxtb	r3, r3
2000271e:	74fb      	strb	r3, [r7, #19]
            NVIC_ClearPendingIRQ( this_i2c->irqn );
20002720:	68fb      	ldr	r3, [r7, #12]
20002722:	8a5b      	ldrh	r3, [r3, #18]
20002724:	b21b      	sxth	r3, r3
20002726:	4618      	mov	r0, r3
20002728:	f7ff fe26 	bl	20002378 <NVIC_ClearPendingIRQ>
        }

        /* Enable the interrupt. ( Re-enable) */
        NVIC_EnableIRQ( this_i2c->irqn );
2000272c:	68fb      	ldr	r3, [r7, #12]
2000272e:	8a5b      	ldrh	r3, [r3, #18]
20002730:	b21b      	sxth	r3, r3
20002732:	4618      	mov	r0, r3
20002734:	f7ff fde6 	bl	20002304 <NVIC_EnableIRQ>

        restore_interrupts( primask );
20002738:	6978      	ldr	r0, [r7, #20]
2000273a:	f000 fccb 	bl	200030d4 <restore_interrupts>
    }
}
2000273e:	f107 0718 	add.w	r7, r7, #24
20002742:	46bd      	mov	sp, r7
20002744:	bd80      	pop	{r7, pc}
20002746:	bf00      	nop

20002748 <MSS_I2C_wait_complete>:
mss_i2c_status_t MSS_I2C_wait_complete
(
    mss_i2c_instance_t * this_i2c,
    uint32_t timeout_ms
)
{
20002748:	b480      	push	{r7}
2000274a:	b085      	sub	sp, #20
2000274c:	af00      	add	r7, sp, #0
2000274e:	6078      	str	r0, [r7, #4]
20002750:	6039      	str	r1, [r7, #0]
	mss_i2c_status_t i2c_status;
    
    ASSERT( (this_i2c == &g_mss_i2c0) || (this_i2c == &g_mss_i2c1) );
20002752:	687a      	ldr	r2, [r7, #4]
20002754:	f24a 03f0 	movw	r3, #41200	; 0xa0f0
20002758:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000275c:	429a      	cmp	r2, r3
2000275e:	d007      	beq.n	20002770 <MSS_I2C_wait_complete+0x28>
20002760:	687a      	ldr	r2, [r7, #4]
20002762:	f24a 1364 	movw	r3, #41316	; 0xa164
20002766:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000276a:	429a      	cmp	r2, r3
2000276c:	d000      	beq.n	20002770 <MSS_I2C_wait_complete+0x28>
2000276e:	be00      	bkpt	0x0000
    
    this_i2c->master_timeout_ms = timeout_ms;
20002770:	687b      	ldr	r3, [r7, #4]
20002772:	683a      	ldr	r2, [r7, #0]
20002774:	641a      	str	r2, [r3, #64]	; 0x40

    /* Run the loop until state returns I2C_FAILED  or I2C_SUCESS*/
    do {
        i2c_status = this_i2c->master_status;
20002776:	687b      	ldr	r3, [r7, #4]
20002778:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
2000277c:	73fb      	strb	r3, [r7, #15]
    } while(MSS_I2C_IN_PROGRESS == i2c_status);
2000277e:	7bfb      	ldrb	r3, [r7, #15]
20002780:	2b01      	cmp	r3, #1
20002782:	d0f8      	beq.n	20002776 <MSS_I2C_wait_complete+0x2e>

    return i2c_status;
20002784:	7bfb      	ldrb	r3, [r7, #15]
}
20002786:	4618      	mov	r0, r3
20002788:	f107 0714 	add.w	r7, r7, #20
2000278c:	46bd      	mov	sp, r7
2000278e:	bc80      	pop	{r7}
20002790:	4770      	bx	lr
20002792:	bf00      	nop

20002794 <enable_slave_if_required>:
 */
static void enable_slave_if_required
(
    mss_i2c_instance_t * this_i2c
)
{
20002794:	b480      	push	{r7}
20002796:	b083      	sub	sp, #12
20002798:	af00      	add	r7, sp, #0
2000279a:	6078      	str	r0, [r7, #4]
    if( this_i2c->is_slave_enabled )
2000279c:	687b      	ldr	r3, [r7, #4]
2000279e:	f893 3068 	ldrb.w	r3, [r3, #104]	; 0x68
200027a2:	2b00      	cmp	r3, #0
200027a4:	d004      	beq.n	200027b0 <enable_slave_if_required+0x1c>
    {
        this_i2c->hw_reg_bit->CTRL_AA = 1u;
200027a6:	687b      	ldr	r3, [r7, #4]
200027a8:	699b      	ldr	r3, [r3, #24]
200027aa:	f04f 0201 	mov.w	r2, #1
200027ae:	609a      	str	r2, [r3, #8]
    }
}
200027b0:	f107 070c 	add.w	r7, r7, #12
200027b4:	46bd      	mov	sp, r7
200027b6:	bc80      	pop	{r7}
200027b8:	4770      	bx	lr
200027ba:	bf00      	nop

200027bc <mss_i2c_isr>:
 */
static void mss_i2c_isr
(
    mss_i2c_instance_t * this_i2c
)
{
200027bc:	b580      	push	{r7, lr}
200027be:	b084      	sub	sp, #16
200027c0:	af00      	add	r7, sp, #0
200027c2:	6078      	str	r0, [r7, #4]
    volatile uint8_t status;
    uint8_t data;
    uint8_t hold_bus;
    uint8_t clear_irq = 1u;
200027c4:	f04f 0301 	mov.w	r3, #1
200027c8:	73bb      	strb	r3, [r7, #14]
    ASSERT( (this_i2c == &g_mss_i2c0) || (this_i2c == &g_mss_i2c1) );
200027ca:	687a      	ldr	r2, [r7, #4]
200027cc:	f24a 03f0 	movw	r3, #41200	; 0xa0f0
200027d0:	f2c2 0300 	movt	r3, #8192	; 0x2000
200027d4:	429a      	cmp	r2, r3
200027d6:	d007      	beq.n	200027e8 <mss_i2c_isr+0x2c>
200027d8:	687a      	ldr	r2, [r7, #4]
200027da:	f24a 1364 	movw	r3, #41316	; 0xa164
200027de:	f2c2 0300 	movt	r3, #8192	; 0x2000
200027e2:	429a      	cmp	r2, r3
200027e4:	d000      	beq.n	200027e8 <mss_i2c_isr+0x2c>
200027e6:	be00      	bkpt	0x0000

    status = this_i2c->hw_reg->STATUS;
200027e8:	687b      	ldr	r3, [r7, #4]
200027ea:	695b      	ldr	r3, [r3, #20]
200027ec:	791b      	ldrb	r3, [r3, #4]
200027ee:	72fb      	strb	r3, [r7, #11]

    switch( status )
200027f0:	7afb      	ldrb	r3, [r7, #11]
200027f2:	b2db      	uxtb	r3, r3
200027f4:	f1a3 0308 	sub.w	r3, r3, #8
200027f8:	2bd0      	cmp	r3, #208	; 0xd0
200027fa:	f200 841c 	bhi.w	20003036 <mss_i2c_isr+0x87a>
200027fe:	a201      	add	r2, pc, #4	; (adr r2, 20002804 <mss_i2c_isr+0x48>)
20002800:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
20002804:	20002b49 	.word	0x20002b49
20002808:	20003037 	.word	0x20003037
2000280c:	20003037 	.word	0x20003037
20002810:	20003037 	.word	0x20003037
20002814:	20003037 	.word	0x20003037
20002818:	20003037 	.word	0x20003037
2000281c:	20003037 	.word	0x20003037
20002820:	20003037 	.word	0x20003037
20002824:	20002b49 	.word	0x20002b49
20002828:	20003037 	.word	0x20003037
2000282c:	20003037 	.word	0x20003037
20002830:	20003037 	.word	0x20003037
20002834:	20003037 	.word	0x20003037
20002838:	20003037 	.word	0x20003037
2000283c:	20003037 	.word	0x20003037
20002840:	20003037 	.word	0x20003037
20002844:	20002bed 	.word	0x20002bed
20002848:	20003037 	.word	0x20003037
2000284c:	20003037 	.word	0x20003037
20002850:	20003037 	.word	0x20003037
20002854:	20003037 	.word	0x20003037
20002858:	20003037 	.word	0x20003037
2000285c:	20003037 	.word	0x20003037
20002860:	20003037 	.word	0x20003037
20002864:	20002bc9 	.word	0x20002bc9
20002868:	20003037 	.word	0x20003037
2000286c:	20003037 	.word	0x20003037
20002870:	20003037 	.word	0x20003037
20002874:	20003037 	.word	0x20003037
20002878:	20003037 	.word	0x20003037
2000287c:	20003037 	.word	0x20003037
20002880:	20003037 	.word	0x20003037
20002884:	20002bed 	.word	0x20002bed
20002888:	20003037 	.word	0x20003037
2000288c:	20003037 	.word	0x20003037
20002890:	20003037 	.word	0x20003037
20002894:	20003037 	.word	0x20003037
20002898:	20003037 	.word	0x20003037
2000289c:	20003037 	.word	0x20003037
200028a0:	20003037 	.word	0x20003037
200028a4:	20002c81 	.word	0x20002c81
200028a8:	20003037 	.word	0x20003037
200028ac:	20003037 	.word	0x20003037
200028b0:	20003037 	.word	0x20003037
200028b4:	20003037 	.word	0x20003037
200028b8:	20003037 	.word	0x20003037
200028bc:	20003037 	.word	0x20003037
200028c0:	20003037 	.word	0x20003037
200028c4:	20002bbd 	.word	0x20002bbd
200028c8:	20003037 	.word	0x20003037
200028cc:	20003037 	.word	0x20003037
200028d0:	20003037 	.word	0x20003037
200028d4:	20003037 	.word	0x20003037
200028d8:	20003037 	.word	0x20003037
200028dc:	20003037 	.word	0x20003037
200028e0:	20003037 	.word	0x20003037
200028e4:	20002ca5 	.word	0x20002ca5
200028e8:	20003037 	.word	0x20003037
200028ec:	20003037 	.word	0x20003037
200028f0:	20003037 	.word	0x20003037
200028f4:	20003037 	.word	0x20003037
200028f8:	20003037 	.word	0x20003037
200028fc:	20003037 	.word	0x20003037
20002900:	20003037 	.word	0x20003037
20002904:	20002cf5 	.word	0x20002cf5
20002908:	20003037 	.word	0x20003037
2000290c:	20003037 	.word	0x20003037
20002910:	20003037 	.word	0x20003037
20002914:	20003037 	.word	0x20003037
20002918:	20003037 	.word	0x20003037
2000291c:	20003037 	.word	0x20003037
20002920:	20003037 	.word	0x20003037
20002924:	20002d19 	.word	0x20002d19
20002928:	20003037 	.word	0x20003037
2000292c:	20003037 	.word	0x20003037
20002930:	20003037 	.word	0x20003037
20002934:	20003037 	.word	0x20003037
20002938:	20003037 	.word	0x20003037
2000293c:	20003037 	.word	0x20003037
20002940:	20003037 	.word	0x20003037
20002944:	20002d53 	.word	0x20002d53
20002948:	20003037 	.word	0x20003037
2000294c:	20003037 	.word	0x20003037
20002950:	20003037 	.word	0x20003037
20002954:	20003037 	.word	0x20003037
20002958:	20003037 	.word	0x20003037
2000295c:	20003037 	.word	0x20003037
20002960:	20003037 	.word	0x20003037
20002964:	20002df5 	.word	0x20002df5
20002968:	20003037 	.word	0x20003037
2000296c:	20003037 	.word	0x20003037
20002970:	20003037 	.word	0x20003037
20002974:	20003037 	.word	0x20003037
20002978:	20003037 	.word	0x20003037
2000297c:	20003037 	.word	0x20003037
20002980:	20003037 	.word	0x20003037
20002984:	20002deb 	.word	0x20002deb
20002988:	20003037 	.word	0x20003037
2000298c:	20003037 	.word	0x20003037
20002990:	20003037 	.word	0x20003037
20002994:	20003037 	.word	0x20003037
20002998:	20003037 	.word	0x20003037
2000299c:	20003037 	.word	0x20003037
200029a0:	20003037 	.word	0x20003037
200029a4:	20002df5 	.word	0x20002df5
200029a8:	20003037 	.word	0x20003037
200029ac:	20003037 	.word	0x20003037
200029b0:	20003037 	.word	0x20003037
200029b4:	20003037 	.word	0x20003037
200029b8:	20003037 	.word	0x20003037
200029bc:	20003037 	.word	0x20003037
200029c0:	20003037 	.word	0x20003037
200029c4:	20002deb 	.word	0x20002deb
200029c8:	20003037 	.word	0x20003037
200029cc:	20003037 	.word	0x20003037
200029d0:	20003037 	.word	0x20003037
200029d4:	20003037 	.word	0x20003037
200029d8:	20003037 	.word	0x20003037
200029dc:	20003037 	.word	0x20003037
200029e0:	20003037 	.word	0x20003037
200029e4:	20002e37 	.word	0x20002e37
200029e8:	20003037 	.word	0x20003037
200029ec:	20003037 	.word	0x20003037
200029f0:	20003037 	.word	0x20003037
200029f4:	20003037 	.word	0x20003037
200029f8:	20003037 	.word	0x20003037
200029fc:	20003037 	.word	0x20003037
20002a00:	20003037 	.word	0x20003037
20002a04:	20002db7 	.word	0x20002db7
20002a08:	20003037 	.word	0x20003037
20002a0c:	20003037 	.word	0x20003037
20002a10:	20003037 	.word	0x20003037
20002a14:	20003037 	.word	0x20003037
20002a18:	20003037 	.word	0x20003037
20002a1c:	20003037 	.word	0x20003037
20002a20:	20003037 	.word	0x20003037
20002a24:	20002e37 	.word	0x20002e37
20002a28:	20003037 	.word	0x20003037
20002a2c:	20003037 	.word	0x20003037
20002a30:	20003037 	.word	0x20003037
20002a34:	20003037 	.word	0x20003037
20002a38:	20003037 	.word	0x20003037
20002a3c:	20003037 	.word	0x20003037
20002a40:	20003037 	.word	0x20003037
20002a44:	20002db7 	.word	0x20002db7
20002a48:	20003037 	.word	0x20003037
20002a4c:	20003037 	.word	0x20003037
20002a50:	20003037 	.word	0x20003037
20002a54:	20003037 	.word	0x20003037
20002a58:	20003037 	.word	0x20003037
20002a5c:	20003037 	.word	0x20003037
20002a60:	20003037 	.word	0x20003037
20002a64:	20002e93 	.word	0x20002e93
20002a68:	20003037 	.word	0x20003037
20002a6c:	20003037 	.word	0x20003037
20002a70:	20003037 	.word	0x20003037
20002a74:	20003037 	.word	0x20003037
20002a78:	20003037 	.word	0x20003037
20002a7c:	20003037 	.word	0x20003037
20002a80:	20003037 	.word	0x20003037
20002a84:	20002f6b 	.word	0x20002f6b
20002a88:	20003037 	.word	0x20003037
20002a8c:	20003037 	.word	0x20003037
20002a90:	20003037 	.word	0x20003037
20002a94:	20003037 	.word	0x20003037
20002a98:	20003037 	.word	0x20003037
20002a9c:	20003037 	.word	0x20003037
20002aa0:	20003037 	.word	0x20003037
20002aa4:	20002f6b 	.word	0x20002f6b
20002aa8:	20003037 	.word	0x20003037
20002aac:	20003037 	.word	0x20003037
20002ab0:	20003037 	.word	0x20003037
20002ab4:	20003037 	.word	0x20003037
20002ab8:	20003037 	.word	0x20003037
20002abc:	20003037 	.word	0x20003037
20002ac0:	20003037 	.word	0x20003037
20002ac4:	20002f6b 	.word	0x20002f6b
20002ac8:	20003037 	.word	0x20003037
20002acc:	20003037 	.word	0x20003037
20002ad0:	20003037 	.word	0x20003037
20002ad4:	20003037 	.word	0x20003037
20002ad8:	20003037 	.word	0x20003037
20002adc:	20003037 	.word	0x20003037
20002ae0:	20003037 	.word	0x20003037
20002ae4:	20002ffd 	.word	0x20002ffd
20002ae8:	20003037 	.word	0x20003037
20002aec:	20003037 	.word	0x20003037
20002af0:	20003037 	.word	0x20003037
20002af4:	20003037 	.word	0x20003037
20002af8:	20003037 	.word	0x20003037
20002afc:	20003037 	.word	0x20003037
20002b00:	20003037 	.word	0x20003037
20002b04:	20002ffd 	.word	0x20002ffd
20002b08:	20003037 	.word	0x20003037
20002b0c:	20003037 	.word	0x20003037
20002b10:	20003037 	.word	0x20003037
20002b14:	20003037 	.word	0x20003037
20002b18:	20003037 	.word	0x20003037
20002b1c:	20003037 	.word	0x20003037
20002b20:	20003037 	.word	0x20003037
20002b24:	20003037 	.word	0x20003037
20002b28:	20003037 	.word	0x20003037
20002b2c:	20003037 	.word	0x20003037
20002b30:	20003037 	.word	0x20003037
20002b34:	20003037 	.word	0x20003037
20002b38:	20003037 	.word	0x20003037
20002b3c:	20003037 	.word	0x20003037
20002b40:	20003037 	.word	0x20003037
20002b44:	20002f3d 	.word	0x20002f3d
    {
        /************** MASTER TRANSMITTER / RECEIVER *******************/
      
        case ST_START: /* start has been xmt'd */
        case ST_RESTART: /* repeated start has been xmt'd */
            this_i2c->hw_reg_bit->CTRL_STA = 0u;
20002b48:	687b      	ldr	r3, [r7, #4]
20002b4a:	699b      	ldr	r3, [r3, #24]
20002b4c:	f04f 0200 	mov.w	r2, #0
20002b50:	615a      	str	r2, [r3, #20]
            this_i2c->hw_reg->DATA = (uint8_t)this_i2c->target_addr;
20002b52:	687b      	ldr	r3, [r7, #4]
20002b54:	695b      	ldr	r3, [r3, #20]
20002b56:	687a      	ldr	r2, [r7, #4]
20002b58:	6852      	ldr	r2, [r2, #4]
20002b5a:	b2d2      	uxtb	r2, r2
20002b5c:	721a      	strb	r2, [r3, #8]
            this_i2c->hw_reg_bit->DATA_DIR = this_i2c->dir;
20002b5e:	687b      	ldr	r3, [r7, #4]
20002b60:	699b      	ldr	r3, [r3, #24]
20002b62:	687a      	ldr	r2, [r7, #4]
20002b64:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
20002b66:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
            if ( this_i2c->dir == WRITE_DIR )
20002b6a:	687b      	ldr	r3, [r7, #4]
20002b6c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
20002b6e:	2b00      	cmp	r3, #0
20002b70:	d104      	bne.n	20002b7c <mss_i2c_isr+0x3c0>
            {
                this_i2c->master_tx_idx = 0u;
20002b72:	687b      	ldr	r3, [r7, #4]
20002b74:	f04f 0200 	mov.w	r2, #0
20002b78:	629a      	str	r2, [r3, #40]	; 0x28
20002b7a:	e007      	b.n	20002b8c <mss_i2c_isr+0x3d0>
            }
            else if ( this_i2c->dir == READ_DIR)
20002b7c:	687b      	ldr	r3, [r7, #4]
20002b7e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
20002b80:	2b01      	cmp	r3, #1
20002b82:	d103      	bne.n	20002b8c <mss_i2c_isr+0x3d0>
            {
                this_i2c->master_rx_idx = 0u;
20002b84:	687b      	ldr	r3, [r7, #4]
20002b86:	f04f 0200 	mov.w	r2, #0
20002b8a:	639a      	str	r2, [r3, #56]	; 0x38
            /*
             * Clear the pending transaction. This condition will be true if the slave 
             * has acquired the bus to carry out pending master transaction which 
             * it had received during its slave transmission or reception mode. 
             */
            if(this_i2c->is_transaction_pending)
20002b8c:	687b      	ldr	r3, [r7, #4]
20002b8e:	f893 3071 	ldrb.w	r3, [r3, #113]	; 0x71
20002b92:	2b00      	cmp	r3, #0
20002b94:	d004      	beq.n	20002ba0 <mss_i2c_isr+0x3e4>
            {
                this_i2c->is_transaction_pending = 0u;
20002b96:	687b      	ldr	r3, [r7, #4]
20002b98:	f04f 0200 	mov.w	r2, #0
20002b9c:	f883 2071 	strb.w	r2, [r3, #113]	; 0x71

            /*
             * Make sure to update proper transaction after master START
             * or RESTART
             */
            if(this_i2c->transaction != this_i2c->pending_transaction)
20002ba0:	687b      	ldr	r3, [r7, #4]
20002ba2:	7a1a      	ldrb	r2, [r3, #8]
20002ba4:	687b      	ldr	r3, [r7, #4]
20002ba6:	f893 3072 	ldrb.w	r3, [r3, #114]	; 0x72
20002baa:	429a      	cmp	r2, r3
20002bac:	f000 8267 	beq.w	2000307e <mss_i2c_isr+0x8c2>
            {
                this_i2c->transaction = this_i2c->pending_transaction;
20002bb0:	687b      	ldr	r3, [r7, #4]
20002bb2:	f893 2072 	ldrb.w	r2, [r3, #114]	; 0x72
20002bb6:	687b      	ldr	r3, [r7, #4]
20002bb8:	721a      	strb	r2, [r3, #8]
            }
            break;
20002bba:	e269      	b.n	20003090 <mss_i2c_isr+0x8d4>
            
        case ST_LOST_ARB:
            /* Set start bit.  Let's keep trying!  Don't give up! */
            this_i2c->hw_reg_bit->CTRL_STA = 0x01u;
20002bbc:	687b      	ldr	r3, [r7, #4]
20002bbe:	699b      	ldr	r3, [r3, #24]
20002bc0:	f04f 0201 	mov.w	r2, #1
20002bc4:	615a      	str	r2, [r3, #20]
            break;
20002bc6:	e263      	b.n	20003090 <mss_i2c_isr+0x8d4>
            
        /******************* MASTER TRANSMITTER *************************/
        case ST_SLAW_NACK:
            /* SLA+W has been transmitted; not ACK has been received - let's stop. */
            this_i2c->hw_reg_bit->CTRL_STO = 0x01u;
20002bc8:	687b      	ldr	r3, [r7, #4]
20002bca:	699b      	ldr	r3, [r3, #24]
20002bcc:	f04f 0201 	mov.w	r2, #1
20002bd0:	611a      	str	r2, [r3, #16]
            this_i2c->master_status = MSS_I2C_FAILED;
20002bd2:	687b      	ldr	r3, [r7, #4]
20002bd4:	f04f 0202 	mov.w	r2, #2
20002bd8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
            this_i2c->transaction = NO_TRANSACTION;
20002bdc:	687b      	ldr	r3, [r7, #4]
20002bde:	f04f 0200 	mov.w	r2, #0
20002be2:	721a      	strb	r2, [r3, #8]
            enable_slave_if_required(this_i2c);
20002be4:	6878      	ldr	r0, [r7, #4]
20002be6:	f7ff fdd5 	bl	20002794 <enable_slave_if_required>
            break;
20002bea:	e251      	b.n	20003090 <mss_i2c_isr+0x8d4>
            
        case ST_SLAW_ACK:
        case ST_TX_DATA_ACK:
            /* data byte has been xmt'd with ACK, time to send stop bit or repeated start. */
            if (this_i2c->master_tx_idx < this_i2c->master_tx_size)
20002bec:	687b      	ldr	r3, [r7, #4]
20002bee:	6a9a      	ldr	r2, [r3, #40]	; 0x28
20002bf0:	687b      	ldr	r3, [r7, #4]
20002bf2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
20002bf4:	429a      	cmp	r2, r3
20002bf6:	d20d      	bcs.n	20002c14 <mss_i2c_isr+0x458>
            {    
                this_i2c->hw_reg->DATA = this_i2c->master_tx_buffer[this_i2c->master_tx_idx++];
20002bf8:	687b      	ldr	r3, [r7, #4]
20002bfa:	695a      	ldr	r2, [r3, #20]
20002bfc:	687b      	ldr	r3, [r7, #4]
20002bfe:	6a19      	ldr	r1, [r3, #32]
20002c00:	687b      	ldr	r3, [r7, #4]
20002c02:	6a9b      	ldr	r3, [r3, #40]	; 0x28
20002c04:	4419      	add	r1, r3
20002c06:	7809      	ldrb	r1, [r1, #0]
20002c08:	7211      	strb	r1, [r2, #8]
20002c0a:	f103 0201 	add.w	r2, r3, #1
20002c0e:	687b      	ldr	r3, [r7, #4]
20002c10:	629a      	str	r2, [r3, #40]	; 0x28
                    NVIC_DisableIRQ( this_i2c->irqn );
                    clear_irq = 0u;
                }
                this_i2c->master_status = MSS_I2C_SUCCESS;
            }
            break;
20002c12:	e23d      	b.n	20003090 <mss_i2c_isr+0x8d4>
            /* data byte has been xmt'd with ACK, time to send stop bit or repeated start. */
            if (this_i2c->master_tx_idx < this_i2c->master_tx_size)
            {    
                this_i2c->hw_reg->DATA = this_i2c->master_tx_buffer[this_i2c->master_tx_idx++];
            }
            else if ( this_i2c->transaction == MASTER_RANDOM_READ_TRANSACTION )
20002c14:	687b      	ldr	r3, [r7, #4]
20002c16:	7a1b      	ldrb	r3, [r3, #8]
20002c18:	2b03      	cmp	r3, #3
20002c1a:	d109      	bne.n	20002c30 <mss_i2c_isr+0x474>
            {
                /* We are finished sending the address offset part of a random read transaction.
                 * It is is time to send a restart in order to change direction. */
                 this_i2c->dir = READ_DIR;
20002c1c:	687b      	ldr	r3, [r7, #4]
20002c1e:	f04f 0201 	mov.w	r2, #1
20002c22:	62da      	str	r2, [r3, #44]	; 0x2c
                 this_i2c->hw_reg_bit->CTRL_STA = 0x01u;
20002c24:	687b      	ldr	r3, [r7, #4]
20002c26:	699b      	ldr	r3, [r3, #24]
20002c28:	f04f 0201 	mov.w	r2, #1
20002c2c:	615a      	str	r2, [r3, #20]
                    NVIC_DisableIRQ( this_i2c->irqn );
                    clear_irq = 0u;
                }
                this_i2c->master_status = MSS_I2C_SUCCESS;
            }
            break;
20002c2e:	e22f      	b.n	20003090 <mss_i2c_isr+0x8d4>
            {
                /*
                 * Set the transaction back to NO_TRANSACTION to allow user to do further
                 * transaction
                 */
                this_i2c->transaction = NO_TRANSACTION;
20002c30:	687b      	ldr	r3, [r7, #4]
20002c32:	f04f 0200 	mov.w	r2, #0
20002c36:	721a      	strb	r2, [r3, #8]
                hold_bus = this_i2c->options & MSS_I2C_HOLD_BUS;
20002c38:	687b      	ldr	r3, [r7, #4]
20002c3a:	7c1b      	ldrb	r3, [r3, #16]
20002c3c:	f003 0301 	and.w	r3, r3, #1
20002c40:	737b      	strb	r3, [r7, #13]

                /* Store the information of current I2C bus status in the bus_status*/
                this_i2c->bus_status  = hold_bus;
20002c42:	687b      	ldr	r3, [r7, #4]
20002c44:	7b7a      	ldrb	r2, [r7, #13]
20002c46:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
                if ( hold_bus == 0u )
20002c4a:	7b7b      	ldrb	r3, [r7, #13]
20002c4c:	2b00      	cmp	r3, #0
20002c4e:	d108      	bne.n	20002c62 <mss_i2c_isr+0x4a6>
                { 
                    this_i2c->hw_reg_bit->CTRL_STO = 0x01u; /*xmt stop condition */
20002c50:	687b      	ldr	r3, [r7, #4]
20002c52:	699b      	ldr	r3, [r3, #24]
20002c54:	f04f 0201 	mov.w	r2, #1
20002c58:	611a      	str	r2, [r3, #16]
                    enable_slave_if_required(this_i2c);
20002c5a:	6878      	ldr	r0, [r7, #4]
20002c5c:	f7ff fd9a 	bl	20002794 <enable_slave_if_required>
20002c60:	e008      	b.n	20002c74 <mss_i2c_isr+0x4b8>
                }
                else
                {
                    NVIC_DisableIRQ( this_i2c->irqn );
20002c62:	687b      	ldr	r3, [r7, #4]
20002c64:	8a5b      	ldrh	r3, [r3, #18]
20002c66:	b21b      	sxth	r3, r3
20002c68:	4618      	mov	r0, r3
20002c6a:	f7ff fb67 	bl	2000233c <NVIC_DisableIRQ>
                    clear_irq = 0u;
20002c6e:	f04f 0300 	mov.w	r3, #0
20002c72:	73bb      	strb	r3, [r7, #14]
                }
                this_i2c->master_status = MSS_I2C_SUCCESS;
20002c74:	687b      	ldr	r3, [r7, #4]
20002c76:	f04f 0200 	mov.w	r2, #0
20002c7a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
            }
            break;
20002c7e:	e207      	b.n	20003090 <mss_i2c_isr+0x8d4>
            /* data byte SENT, ACK to be received
             * In fact, this means we've received a NACK (This may not be 
             * obvious, but if we've rec'd an ACK then we would be in state 
             * 0x28!) hence, let's send a stop bit
             */
            this_i2c->hw_reg_bit->CTRL_STO = 0x01u;
20002c80:	687b      	ldr	r3, [r7, #4]
20002c82:	699b      	ldr	r3, [r3, #24]
20002c84:	f04f 0201 	mov.w	r2, #1
20002c88:	611a      	str	r2, [r3, #16]
            this_i2c->master_status = MSS_I2C_FAILED;
20002c8a:	687b      	ldr	r3, [r7, #4]
20002c8c:	f04f 0202 	mov.w	r2, #2
20002c90:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

            /*
             * Set the transaction back to NO_TRANSACTION to allow user to do further
             * transaction
             */
            this_i2c->transaction = NO_TRANSACTION;
20002c94:	687b      	ldr	r3, [r7, #4]
20002c96:	f04f 0200 	mov.w	r2, #0
20002c9a:	721a      	strb	r2, [r3, #8]
            enable_slave_if_required(this_i2c);
20002c9c:	6878      	ldr	r0, [r7, #4]
20002c9e:	f7ff fd79 	bl	20002794 <enable_slave_if_required>

            break;
20002ca2:	e1f5      	b.n	20003090 <mss_i2c_isr+0x8d4>
      /* STATUS codes 08H, 10H, 38H are all covered in MTX mode */
        case ST_SLAR_ACK: /* SLA+R tx'ed. */
            /* Let's make sure we ACK the first data byte received (set AA bit in CTRL) unless
             * the next byte is the last byte of the read transaction.
             */
            if(this_i2c->master_rx_size > 1u)
20002ca4:	687b      	ldr	r3, [r7, #4]
20002ca6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
20002ca8:	2b01      	cmp	r3, #1
20002caa:	d905      	bls.n	20002cb8 <mss_i2c_isr+0x4fc>
            {
                this_i2c->hw_reg_bit->CTRL_AA = 0x01u;
20002cac:	687b      	ldr	r3, [r7, #4]
20002cae:	699b      	ldr	r3, [r3, #24]
20002cb0:	f04f 0201 	mov.w	r2, #1
20002cb4:	609a      	str	r2, [r3, #8]
                this_i2c->hw_reg_bit->CTRL_AA = 0x01u;
                this_i2c->hw_reg_bit->CTRL_STO = 0x01u;
                this_i2c->master_status = MSS_I2C_SUCCESS;
                this_i2c->transaction = NO_TRANSACTION;
            }
            break;
20002cb6:	e1eb      	b.n	20003090 <mss_i2c_isr+0x8d4>
             */
            if(this_i2c->master_rx_size > 1u)
            {
                this_i2c->hw_reg_bit->CTRL_AA = 0x01u;
            }
            else if(1u == this_i2c->master_rx_size)
20002cb8:	687b      	ldr	r3, [r7, #4]
20002cba:	6b5b      	ldr	r3, [r3, #52]	; 0x34
20002cbc:	2b01      	cmp	r3, #1
20002cbe:	d105      	bne.n	20002ccc <mss_i2c_isr+0x510>
            {
                this_i2c->hw_reg_bit->CTRL_AA = 0u;
20002cc0:	687b      	ldr	r3, [r7, #4]
20002cc2:	699b      	ldr	r3, [r3, #24]
20002cc4:	f04f 0200 	mov.w	r2, #0
20002cc8:	609a      	str	r2, [r3, #8]
                this_i2c->hw_reg_bit->CTRL_AA = 0x01u;
                this_i2c->hw_reg_bit->CTRL_STO = 0x01u;
                this_i2c->master_status = MSS_I2C_SUCCESS;
                this_i2c->transaction = NO_TRANSACTION;
            }
            break;
20002cca:	e1e1      	b.n	20003090 <mss_i2c_isr+0x8d4>
            {
                this_i2c->hw_reg_bit->CTRL_AA = 0u;
            }
            else /* this_i2c->master_rx_size == 0u */
            {
                this_i2c->hw_reg_bit->CTRL_AA = 0x01u;
20002ccc:	687b      	ldr	r3, [r7, #4]
20002cce:	699b      	ldr	r3, [r3, #24]
20002cd0:	f04f 0201 	mov.w	r2, #1
20002cd4:	609a      	str	r2, [r3, #8]
                this_i2c->hw_reg_bit->CTRL_STO = 0x01u;
20002cd6:	687b      	ldr	r3, [r7, #4]
20002cd8:	699b      	ldr	r3, [r3, #24]
20002cda:	f04f 0201 	mov.w	r2, #1
20002cde:	611a      	str	r2, [r3, #16]
                this_i2c->master_status = MSS_I2C_SUCCESS;
20002ce0:	687b      	ldr	r3, [r7, #4]
20002ce2:	f04f 0200 	mov.w	r2, #0
20002ce6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
                this_i2c->transaction = NO_TRANSACTION;
20002cea:	687b      	ldr	r3, [r7, #4]
20002cec:	f04f 0200 	mov.w	r2, #0
20002cf0:	721a      	strb	r2, [r3, #8]
            }
            break;
20002cf2:	e1cd      	b.n	20003090 <mss_i2c_isr+0x8d4>
            
        case ST_SLAR_NACK: /* SLA+R tx'ed; let's release the bus (send a stop condition) */
            this_i2c->hw_reg_bit->CTRL_STO = 0x01u;
20002cf4:	687b      	ldr	r3, [r7, #4]
20002cf6:	699b      	ldr	r3, [r3, #24]
20002cf8:	f04f 0201 	mov.w	r2, #1
20002cfc:	611a      	str	r2, [r3, #16]
            this_i2c->master_status = MSS_I2C_FAILED;
20002cfe:	687b      	ldr	r3, [r7, #4]
20002d00:	f04f 0202 	mov.w	r2, #2
20002d04:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

            /*
             * Set the transaction back to NO_TRANSACTION to allow user to do further
             * transaction
             */
            this_i2c->transaction = NO_TRANSACTION;
20002d08:	687b      	ldr	r3, [r7, #4]
20002d0a:	f04f 0200 	mov.w	r2, #0
20002d0e:	721a      	strb	r2, [r3, #8]
            enable_slave_if_required(this_i2c);
20002d10:	6878      	ldr	r0, [r7, #4]
20002d12:	f7ff fd3f 	bl	20002794 <enable_slave_if_required>
            break;
20002d16:	e1bb      	b.n	20003090 <mss_i2c_isr+0x8d4>
          
        case ST_RX_DATA_ACK: /* Data byte received, ACK returned */
            /* First, get the data */
            this_i2c->master_rx_buffer[this_i2c->master_rx_idx++] = this_i2c->hw_reg->DATA;
20002d18:	687b      	ldr	r3, [r7, #4]
20002d1a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
20002d1c:	687b      	ldr	r3, [r7, #4]
20002d1e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
20002d20:	441a      	add	r2, r3
20002d22:	6879      	ldr	r1, [r7, #4]
20002d24:	6949      	ldr	r1, [r1, #20]
20002d26:	7a09      	ldrb	r1, [r1, #8]
20002d28:	b2c9      	uxtb	r1, r1
20002d2a:	7011      	strb	r1, [r2, #0]
20002d2c:	f103 0201 	add.w	r2, r3, #1
20002d30:	687b      	ldr	r3, [r7, #4]
20002d32:	639a      	str	r2, [r3, #56]	; 0x38

            if( this_i2c->master_rx_idx >= (this_i2c->master_rx_size - 1u))
20002d34:	687b      	ldr	r3, [r7, #4]
20002d36:	6b9a      	ldr	r2, [r3, #56]	; 0x38
20002d38:	687b      	ldr	r3, [r7, #4]
20002d3a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
20002d3c:	f103 33ff 	add.w	r3, r3, #4294967295
20002d40:	429a      	cmp	r2, r3
20002d42:	f0c0 819e 	bcc.w	20003082 <mss_i2c_isr+0x8c6>
            {
                /* If we're at the second last byte, let's set AA to 0 so
                 * we return a NACK at the last byte. */
                this_i2c->hw_reg_bit->CTRL_AA = 0u;
20002d46:	687b      	ldr	r3, [r7, #4]
20002d48:	699b      	ldr	r3, [r3, #24]
20002d4a:	f04f 0200 	mov.w	r2, #0
20002d4e:	609a      	str	r2, [r3, #8]
            }
            break;
20002d50:	e19e      	b.n	20003090 <mss_i2c_isr+0x8d4>
            
        case ST_RX_DATA_NACK: /* Data byte received, NACK returned */
            /* Get the data, then send a stop condition */
            this_i2c->master_rx_buffer[this_i2c->master_rx_idx] = this_i2c->hw_reg->DATA;
20002d52:	687b      	ldr	r3, [r7, #4]
20002d54:	6b1a      	ldr	r2, [r3, #48]	; 0x30
20002d56:	687b      	ldr	r3, [r7, #4]
20002d58:	6b9b      	ldr	r3, [r3, #56]	; 0x38
20002d5a:	4413      	add	r3, r2
20002d5c:	687a      	ldr	r2, [r7, #4]
20002d5e:	6952      	ldr	r2, [r2, #20]
20002d60:	7a12      	ldrb	r2, [r2, #8]
20002d62:	b2d2      	uxtb	r2, r2
20002d64:	701a      	strb	r2, [r3, #0]
          
            hold_bus = this_i2c->options &  MSS_I2C_HOLD_BUS; 
20002d66:	687b      	ldr	r3, [r7, #4]
20002d68:	7c1b      	ldrb	r3, [r3, #16]
20002d6a:	f003 0301 	and.w	r3, r3, #1
20002d6e:	737b      	strb	r3, [r7, #13]

            /* Store the information of current I2C bus status in the bus_status*/
            this_i2c->bus_status  = hold_bus;
20002d70:	687b      	ldr	r3, [r7, #4]
20002d72:	7b7a      	ldrb	r2, [r7, #13]
20002d74:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
            if ( hold_bus == 0u )
20002d78:	7b7b      	ldrb	r3, [r7, #13]
20002d7a:	2b00      	cmp	r3, #0
20002d7c:	d108      	bne.n	20002d90 <mss_i2c_isr+0x5d4>
            { 
                this_i2c->hw_reg_bit->CTRL_STO = 0x01u;  /*xmt stop condition */
20002d7e:	687b      	ldr	r3, [r7, #4]
20002d80:	699b      	ldr	r3, [r3, #24]
20002d82:	f04f 0201 	mov.w	r2, #1
20002d86:	611a      	str	r2, [r3, #16]

                /* Bus is released, now we can start listening to bus, if it is slave */
                   enable_slave_if_required(this_i2c);
20002d88:	6878      	ldr	r0, [r7, #4]
20002d8a:	f7ff fd03 	bl	20002794 <enable_slave_if_required>
20002d8e:	e008      	b.n	20002da2 <mss_i2c_isr+0x5e6>
            }
            else
            {
                NVIC_DisableIRQ( this_i2c->irqn );
20002d90:	687b      	ldr	r3, [r7, #4]
20002d92:	8a5b      	ldrh	r3, [r3, #18]
20002d94:	b21b      	sxth	r3, r3
20002d96:	4618      	mov	r0, r3
20002d98:	f7ff fad0 	bl	2000233c <NVIC_DisableIRQ>
                clear_irq = 0u;
20002d9c:	f04f 0300 	mov.w	r3, #0
20002da0:	73bb      	strb	r3, [r7, #14]

            /*
             * Set the transaction back to NO_TRANSACTION to allow user to do further
             * transaction
             */
            this_i2c->transaction = NO_TRANSACTION;
20002da2:	687b      	ldr	r3, [r7, #4]
20002da4:	f04f 0200 	mov.w	r2, #0
20002da8:	721a      	strb	r2, [r3, #8]
            this_i2c->master_status = MSS_I2C_SUCCESS;
20002daa:	687b      	ldr	r3, [r7, #4]
20002dac:	f04f 0200 	mov.w	r2, #0
20002db0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
            break;
20002db4:	e16c      	b.n	20003090 <mss_i2c_isr+0x8d4>
        
        /******************** SLAVE RECEIVER **************************/
        case ST_GCA_NACK: /* NACK after, GCA addressing */
        case ST_SLA_NACK: /* Re-enable AA (assert ack) bit for future transmissions */
            this_i2c->hw_reg_bit->CTRL_AA = 0x01u;
20002db6:	687b      	ldr	r3, [r7, #4]
20002db8:	699b      	ldr	r3, [r3, #24]
20002dba:	f04f 0201 	mov.w	r2, #1
20002dbe:	609a      	str	r2, [r3, #8]
            
            this_i2c->transaction = NO_TRANSACTION;
20002dc0:	687b      	ldr	r3, [r7, #4]
20002dc2:	f04f 0200 	mov.w	r2, #0
20002dc6:	721a      	strb	r2, [r3, #8]
            this_i2c->slave_status = MSS_I2C_SUCCESS;
20002dc8:	687b      	ldr	r3, [r7, #4]
20002dca:	f04f 0200 	mov.w	r2, #0
20002dce:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
            
            /* Check if transaction was pending. If yes, set the START bit */
            if(this_i2c->is_transaction_pending)
20002dd2:	687b      	ldr	r3, [r7, #4]
20002dd4:	f893 3071 	ldrb.w	r3, [r3, #113]	; 0x71
20002dd8:	2b00      	cmp	r3, #0
20002dda:	f000 8154 	beq.w	20003086 <mss_i2c_isr+0x8ca>
            {
                this_i2c->hw_reg_bit->CTRL_STA = 1u ;
20002dde:	687b      	ldr	r3, [r7, #4]
20002de0:	699b      	ldr	r3, [r3, #24]
20002de2:	f04f 0201 	mov.w	r2, #1
20002de6:	615a      	str	r2, [r3, #20]
            }
            break;
20002de8:	e152      	b.n	20003090 <mss_i2c_isr+0x8d4>
        case ST_SLV_LA: /* Arbitr. lost (SLA rec'd) */
            /*
             *  We lost arbitration and either the GCE or our address was the
             *  one received so pend the master operation we were starting.
             */
            this_i2c->is_transaction_pending = 1u;
20002dea:	687b      	ldr	r3, [r7, #4]
20002dec:	f04f 0201 	mov.w	r2, #1
20002df0:	f883 2071 	strb.w	r2, [r3, #113]	; 0x71
            /* Fall through to normal ST processing as we are now in slave mode */

        case ST_GCA: /* General call address received, ACK returned */
        case ST_SLAVE_SLAW: /* SLA+W received, ACK returned */

            this_i2c->transaction = WRITE_SLAVE_TRANSACTION;
20002df4:	687b      	ldr	r3, [r7, #4]
20002df6:	f04f 0204 	mov.w	r2, #4
20002dfa:	721a      	strb	r2, [r3, #8]
            this_i2c->slave_rx_idx = 0u;
20002dfc:	687b      	ldr	r3, [r7, #4]
20002dfe:	f04f 0200 	mov.w	r2, #0
20002e02:	659a      	str	r2, [r3, #88]	; 0x58
            this_i2c->random_read_addr = 0u;
20002e04:	687b      	ldr	r3, [r7, #4]
20002e06:	f04f 0200 	mov.w	r2, #0
20002e0a:	60da      	str	r2, [r3, #12]

             /* If Start Bit is set, clear it, but store that information since it is because of
              * pending transaction
              */
            if(this_i2c->hw_reg_bit->CTRL_STA)
20002e0c:	687b      	ldr	r3, [r7, #4]
20002e0e:	699b      	ldr	r3, [r3, #24]
20002e10:	695b      	ldr	r3, [r3, #20]
20002e12:	2b00      	cmp	r3, #0
20002e14:	d009      	beq.n	20002e2a <mss_i2c_isr+0x66e>
            {
                this_i2c->hw_reg_bit->CTRL_STA = 0u ;
20002e16:	687b      	ldr	r3, [r7, #4]
20002e18:	699b      	ldr	r3, [r3, #24]
20002e1a:	f04f 0200 	mov.w	r2, #0
20002e1e:	615a      	str	r2, [r3, #20]
                this_i2c->is_transaction_pending = 1u;
20002e20:	687b      	ldr	r3, [r7, #4]
20002e22:	f04f 0201 	mov.w	r2, #1
20002e26:	f883 2071 	strb.w	r2, [r3, #113]	; 0x71
            }
            this_i2c->slave_status = MSS_I2C_IN_PROGRESS;
20002e2a:	687b      	ldr	r3, [r7, #4]
20002e2c:	f04f 0201 	mov.w	r2, #1
20002e30:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
#ifdef MSS_I2C_INCLUDE_SLA_IN_RX_PAYLOAD
            /* Fall through to put address as first byte in payload buffer */
#else
            /* Only break from this case if the slave address must NOT be included at the
             * beginning of the received write data. */
            break;
20002e34:	e12c      	b.n	20003090 <mss_i2c_isr+0x8d4>
#endif            
        case ST_GCA_ACK: /* DATA received; ACK sent after GCA */
        case ST_RDATA: /* DATA received; must clear DATA register */
            if((this_i2c->slave_rx_buffer != (uint8_t *)0)
20002e36:	687b      	ldr	r3, [r7, #4]
20002e38:	6d1b      	ldr	r3, [r3, #80]	; 0x50
20002e3a:	2b00      	cmp	r3, #0
20002e3c:	d01c      	beq.n	20002e78 <mss_i2c_isr+0x6bc>
               && (this_i2c->slave_rx_idx < this_i2c->slave_rx_size))
20002e3e:	687b      	ldr	r3, [r7, #4]
20002e40:	6d9a      	ldr	r2, [r3, #88]	; 0x58
20002e42:	687b      	ldr	r3, [r7, #4]
20002e44:	6d5b      	ldr	r3, [r3, #84]	; 0x54
             * beginning of the received write data. */
            break;
#endif            
        case ST_GCA_ACK: /* DATA received; ACK sent after GCA */
        case ST_RDATA: /* DATA received; must clear DATA register */
            if((this_i2c->slave_rx_buffer != (uint8_t *)0)
20002e46:	429a      	cmp	r2, r3
20002e48:	d216      	bcs.n	20002e78 <mss_i2c_isr+0x6bc>
               && (this_i2c->slave_rx_idx < this_i2c->slave_rx_size))
            {
                data = this_i2c->hw_reg->DATA;
20002e4a:	687b      	ldr	r3, [r7, #4]
20002e4c:	695b      	ldr	r3, [r3, #20]
20002e4e:	7a1b      	ldrb	r3, [r3, #8]
20002e50:	733b      	strb	r3, [r7, #12]
                this_i2c->slave_rx_buffer[this_i2c->slave_rx_idx++] = data;
20002e52:	687b      	ldr	r3, [r7, #4]
20002e54:	6d1a      	ldr	r2, [r3, #80]	; 0x50
20002e56:	687b      	ldr	r3, [r7, #4]
20002e58:	6d9b      	ldr	r3, [r3, #88]	; 0x58
20002e5a:	441a      	add	r2, r3
20002e5c:	7b39      	ldrb	r1, [r7, #12]
20002e5e:	7011      	strb	r1, [r2, #0]
20002e60:	f103 0201 	add.w	r2, r3, #1
20002e64:	687b      	ldr	r3, [r7, #4]
20002e66:	659a      	str	r2, [r3, #88]	; 0x58
                {
                    /* Ignore the slave address byte in the random read address
                       computation in the case where INCLUDE_SLA_IN_RX_PAYLOAD
                       is defined. */
#endif
                    this_i2c->random_read_addr = (this_i2c->random_read_addr << 8) + data;
20002e68:	687b      	ldr	r3, [r7, #4]
20002e6a:	68db      	ldr	r3, [r3, #12]
20002e6c:	ea4f 2203 	mov.w	r2, r3, lsl #8
20002e70:	7b3b      	ldrb	r3, [r7, #12]
20002e72:	441a      	add	r2, r3
20002e74:	687b      	ldr	r3, [r7, #4]
20002e76:	60da      	str	r2, [r3, #12]
#ifdef MSS_I2C_INCLUDE_SLA_IN_RX_PAYLOAD
                }
#endif
            }
            
            if (this_i2c->slave_rx_idx >= this_i2c->slave_rx_size)
20002e78:	687b      	ldr	r3, [r7, #4]
20002e7a:	6d9a      	ldr	r2, [r3, #88]	; 0x58
20002e7c:	687b      	ldr	r3, [r7, #4]
20002e7e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
20002e80:	429a      	cmp	r2, r3
20002e82:	f0c0 8102 	bcc.w	2000308a <mss_i2c_isr+0x8ce>
            {
                this_i2c->hw_reg_bit->CTRL_AA = 0u;   /* send a NACK when done (next reception) */
20002e86:	687b      	ldr	r3, [r7, #4]
20002e88:	699b      	ldr	r3, [r3, #24]
20002e8a:	f04f 0200 	mov.w	r2, #0
20002e8e:	609a      	str	r2, [r3, #8]
            }
            break;
20002e90:	e0fe      	b.n	20003090 <mss_i2c_isr+0x8d4>
            /* STOP or repeated START occurred. */
            /* We cannot be sure if the transaction has actually completed as
             * this hardware state reports that either a STOP or repeated START
             * condition has occurred. We assume that this is a repeated START
             * if the transaction was a write from the master to this point.*/
            if ( this_i2c->transaction == WRITE_SLAVE_TRANSACTION )
20002e92:	687b      	ldr	r3, [r7, #4]
20002e94:	7a1b      	ldrb	r3, [r3, #8]
20002e96:	2b04      	cmp	r3, #4
20002e98:	d135      	bne.n	20002f06 <mss_i2c_isr+0x74a>
            {
                if ( this_i2c->slave_rx_idx == this_i2c->slave_mem_offset_length )
20002e9a:	687b      	ldr	r3, [r7, #4]
20002e9c:	6d9a      	ldr	r2, [r3, #88]	; 0x58
20002e9e:	687b      	ldr	r3, [r7, #4]
20002ea0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
20002ea2:	429a      	cmp	r2, r3
20002ea4:	d103      	bne.n	20002eae <mss_i2c_isr+0x6f2>
                {
                    this_i2c->slave_tx_idx = this_i2c->random_read_addr;
20002ea6:	687b      	ldr	r3, [r7, #4]
20002ea8:	68da      	ldr	r2, [r3, #12]
20002eaa:	687b      	ldr	r3, [r7, #4]
20002eac:	64da      	str	r2, [r3, #76]	; 0x4c
                }
                {
                    /* Call the slave's write transaction handler if it exists. */
                    if ( this_i2c->slave_write_handler != 0u )
20002eae:	687b      	ldr	r3, [r7, #4]
20002eb0:	6e5b      	ldr	r3, [r3, #100]	; 0x64
20002eb2:	2b00      	cmp	r3, #0
20002eb4:	d021      	beq.n	20002efa <mss_i2c_isr+0x73e>
                    {
                        mss_i2c_slave_handler_ret_t h_ret;
                        h_ret = this_i2c->slave_write_handler( this_i2c, this_i2c->slave_rx_buffer, (uint16_t)this_i2c->slave_rx_idx );
20002eb6:	687b      	ldr	r3, [r7, #4]
20002eb8:	6e5b      	ldr	r3, [r3, #100]	; 0x64
20002eba:	687a      	ldr	r2, [r7, #4]
20002ebc:	6d11      	ldr	r1, [r2, #80]	; 0x50
20002ebe:	687a      	ldr	r2, [r7, #4]
20002ec0:	6d92      	ldr	r2, [r2, #88]	; 0x58
20002ec2:	b292      	uxth	r2, r2
20002ec4:	6878      	ldr	r0, [r7, #4]
20002ec6:	4798      	blx	r3
20002ec8:	4603      	mov	r3, r0
20002eca:	73fb      	strb	r3, [r7, #15]
                        if ( MSS_I2C_REENABLE_SLAVE_RX == h_ret )
20002ecc:	7bfb      	ldrb	r3, [r7, #15]
20002ece:	2b00      	cmp	r3, #0
20002ed0:	d108      	bne.n	20002ee4 <mss_i2c_isr+0x728>
                        {
                            /* There is a small risk that the write handler could
                             * call MSS_I2C_disable_slave() but return
                             * MSS_I2C_REENABLE_SLAVE_RX in error so we only
                             * enable ACKs if still in slave mode. */
                             enable_slave_if_required(this_i2c);
20002ed2:	6878      	ldr	r0, [r7, #4]
20002ed4:	f7ff fc5e 	bl	20002794 <enable_slave_if_required>
                             this_i2c->hw_reg_bit->CTRL_AA = 0x01u;
20002ed8:	687b      	ldr	r3, [r7, #4]
20002eda:	699b      	ldr	r3, [r3, #24]
20002edc:	f04f 0201 	mov.w	r2, #1
20002ee0:	609a      	str	r2, [r3, #8]
                        }
                    }
                    else
                    {
                        /* Re-enable address acknowledge in case we were ready to nack the next received byte. */
                        this_i2c->hw_reg_bit->CTRL_AA = 0x01u;
20002ee2:	e017      	b.n	20002f14 <mss_i2c_isr+0x758>
                             enable_slave_if_required(this_i2c);
                             this_i2c->hw_reg_bit->CTRL_AA = 0x01u;
                        }
                        else
                        {
                            this_i2c->hw_reg_bit->CTRL_AA = 0u;
20002ee4:	687b      	ldr	r3, [r7, #4]
20002ee6:	699b      	ldr	r3, [r3, #24]
20002ee8:	f04f 0200 	mov.w	r2, #0
20002eec:	609a      	str	r2, [r3, #8]
                            /* Clear slave mode flag as well otherwise in mixed
                             * master/slave applications, the AA bit will get set by
                             * subsequent master operations. */
                            this_i2c->is_slave_enabled = 0u;
20002eee:	687b      	ldr	r3, [r7, #4]
20002ef0:	f04f 0200 	mov.w	r2, #0
20002ef4:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68
                        }
                    }
                    else
                    {
                        /* Re-enable address acknowledge in case we were ready to nack the next received byte. */
                        this_i2c->hw_reg_bit->CTRL_AA = 0x01u;
20002ef8:	e00c      	b.n	20002f14 <mss_i2c_isr+0x758>
20002efa:	687b      	ldr	r3, [r7, #4]
20002efc:	699b      	ldr	r3, [r3, #24]
20002efe:	f04f 0201 	mov.w	r2, #1
20002f02:	609a      	str	r2, [r3, #8]
20002f04:	e006      	b.n	20002f14 <mss_i2c_isr+0x758>
            {
                /*
                 * Reset slave_tx_idx so that a subsequent read will result in the slave's
                 * transmit buffer being sent from the first byte.
                 */
                this_i2c->slave_tx_idx = 0u;
20002f06:	687b      	ldr	r3, [r7, #4]
20002f08:	f04f 0200 	mov.w	r2, #0
20002f0c:	64da      	str	r2, [r3, #76]	; 0x4c
                /*
                 * See if we need to re-enable acknowledgement as some error conditions, such
                 * as a master prematurely ending a transfer, can see us get here with AA set
                 * to 0 which will disable slave operation if we are not careful.
                 */
                enable_slave_if_required(this_i2c);
20002f0e:	6878      	ldr	r0, [r7, #4]
20002f10:	f7ff fc40 	bl	20002794 <enable_slave_if_required>
            }

            /* Mark any previous master write transaction as complete. */
            this_i2c->slave_status = MSS_I2C_SUCCESS;
20002f14:	687b      	ldr	r3, [r7, #4]
20002f16:	f04f 0200 	mov.w	r2, #0
20002f1a:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

            /* Check if transaction was pending. If yes, set the START bit */
            if(this_i2c->is_transaction_pending)
20002f1e:	687b      	ldr	r3, [r7, #4]
20002f20:	f893 3071 	ldrb.w	r3, [r3, #113]	; 0x71
20002f24:	2b00      	cmp	r3, #0
20002f26:	d004      	beq.n	20002f32 <mss_i2c_isr+0x776>
            {
                this_i2c->hw_reg_bit->CTRL_STA = 1u ;
20002f28:	687b      	ldr	r3, [r7, #4]
20002f2a:	699b      	ldr	r3, [r3, #24]
20002f2c:	f04f 0201 	mov.w	r2, #1
20002f30:	615a      	str	r2, [r3, #20]

            /*
             * Set the transaction back to NO_TRANSACTION to allow user to do further
             * transaction
             */
            this_i2c->transaction = NO_TRANSACTION;
20002f32:	687b      	ldr	r3, [r7, #4]
20002f34:	f04f 0200 	mov.w	r2, #0
20002f38:	721a      	strb	r2, [r3, #8]
            break;
20002f3a:	e0a9      	b.n	20003090 <mss_i2c_isr+0x8d4>
        case ST_SLV_RST: /* SMBUS ONLY: timeout state. must clear interrupt */
            /*
             * Set the transaction back to NO_TRANSACTION to allow user to do further
             * transaction.
             */
            this_i2c->transaction = NO_TRANSACTION;
20002f3c:	687b      	ldr	r3, [r7, #4]
20002f3e:	f04f 0200 	mov.w	r2, #0
20002f42:	721a      	strb	r2, [r3, #8]
            /*
             * Reset slave_tx_idx so that a subsequent read will result in the slave's
             * transmit buffer being sent from the first byte.
             */
            this_i2c->slave_tx_idx = 0u;
20002f44:	687b      	ldr	r3, [r7, #4]
20002f46:	f04f 0200 	mov.w	r2, #0
20002f4a:	64da      	str	r2, [r3, #76]	; 0x4c
            /*
             * Clear status to I2C_FAILED only if there was an operation in progress.
             */
            if(MSS_I2C_IN_PROGRESS == this_i2c->slave_status)
20002f4c:	687b      	ldr	r3, [r7, #4]
20002f4e:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
20002f52:	b2db      	uxtb	r3, r3
20002f54:	2b01      	cmp	r3, #1
20002f56:	d104      	bne.n	20002f62 <mss_i2c_isr+0x7a6>
            {
                this_i2c->slave_status = MSS_I2C_FAILED;
20002f58:	687b      	ldr	r3, [r7, #4]
20002f5a:	f04f 0202 	mov.w	r2, #2
20002f5e:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
            }

            enable_slave_if_required(this_i2c); /* Make sure AA is set correctly */
20002f62:	6878      	ldr	r0, [r7, #4]
20002f64:	f7ff fc16 	bl	20002794 <enable_slave_if_required>

            break;
20002f68:	e092      	b.n	20003090 <mss_i2c_isr+0x8d4>
            
        /****************** SLAVE TRANSMITTER **************************/
        case ST_SLAVE_SLAR_ACK: /* SLA+R received, ACK returned */
        case ST_SLARW_LA:   /* Arbitration lost, SLA+R received, ACK returned */
        case ST_RACK: /* Data tx'ed, ACK received */
            if ( status == ST_SLAVE_SLAR_ACK )
20002f6a:	7afb      	ldrb	r3, [r7, #11]
20002f6c:	b2db      	uxtb	r3, r3
20002f6e:	2ba8      	cmp	r3, #168	; 0xa8
20002f70:	d11b      	bne.n	20002faa <mss_i2c_isr+0x7ee>
            {
                this_i2c->transaction = READ_SLAVE_TRANSACTION;
20002f72:	687b      	ldr	r3, [r7, #4]
20002f74:	f04f 0205 	mov.w	r2, #5
20002f78:	721a      	strb	r2, [r3, #8]
                this_i2c->random_read_addr = 0u;
20002f7a:	687b      	ldr	r3, [r7, #4]
20002f7c:	f04f 0200 	mov.w	r2, #0
20002f80:	60da      	str	r2, [r3, #12]

                this_i2c->slave_status = MSS_I2C_IN_PROGRESS;
20002f82:	687b      	ldr	r3, [r7, #4]
20002f84:	f04f 0201 	mov.w	r2, #1
20002f88:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

                /* If Start Bit is set, clear it, but store that information since it is because of
                 * pending transaction
                 */
                if(this_i2c->hw_reg_bit->CTRL_STA)
20002f8c:	687b      	ldr	r3, [r7, #4]
20002f8e:	699b      	ldr	r3, [r3, #24]
20002f90:	695b      	ldr	r3, [r3, #20]
20002f92:	2b00      	cmp	r3, #0
20002f94:	d009      	beq.n	20002faa <mss_i2c_isr+0x7ee>
                {
                    this_i2c->hw_reg_bit->CTRL_STA = 0u ;
20002f96:	687b      	ldr	r3, [r7, #4]
20002f98:	699b      	ldr	r3, [r3, #24]
20002f9a:	f04f 0200 	mov.w	r2, #0
20002f9e:	615a      	str	r2, [r3, #20]
                    this_i2c->is_transaction_pending = 1u;
20002fa0:	687b      	ldr	r3, [r7, #4]
20002fa2:	f04f 0201 	mov.w	r2, #1
20002fa6:	f883 2071 	strb.w	r2, [r3, #113]	; 0x71
                }
            }
            if (this_i2c->slave_tx_idx >= this_i2c->slave_tx_size)
20002faa:	687b      	ldr	r3, [r7, #4]
20002fac:	6cda      	ldr	r2, [r3, #76]	; 0x4c
20002fae:	687b      	ldr	r3, [r7, #4]
20002fb0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
20002fb2:	429a      	cmp	r2, r3
20002fb4:	d305      	bcc.n	20002fc2 <mss_i2c_isr+0x806>
            {
                /* Ensure 0xFF is returned to the master when the slave specifies
                 * an empty transmit buffer. */
                this_i2c->hw_reg->DATA = 0xFFu;
20002fb6:	687b      	ldr	r3, [r7, #4]
20002fb8:	695b      	ldr	r3, [r3, #20]
20002fba:	f04f 32ff 	mov.w	r2, #4294967295
20002fbe:	721a      	strb	r2, [r3, #8]
20002fc0:	e00c      	b.n	20002fdc <mss_i2c_isr+0x820>
            }
            else
            {
                /* Load the data the data byte to be sent to the master. */
                this_i2c->hw_reg->DATA = this_i2c->slave_tx_buffer[this_i2c->slave_tx_idx++];
20002fc2:	687b      	ldr	r3, [r7, #4]
20002fc4:	695a      	ldr	r2, [r3, #20]
20002fc6:	687b      	ldr	r3, [r7, #4]
20002fc8:	6c59      	ldr	r1, [r3, #68]	; 0x44
20002fca:	687b      	ldr	r3, [r7, #4]
20002fcc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
20002fce:	4419      	add	r1, r3
20002fd0:	7809      	ldrb	r1, [r1, #0]
20002fd2:	7211      	strb	r1, [r2, #8]
20002fd4:	f103 0201 	add.w	r2, r3, #1
20002fd8:	687b      	ldr	r3, [r7, #4]
20002fda:	64da      	str	r2, [r3, #76]	; 0x4c
            }
            /* Determine if this is the last data byte to send to the master. */
            if (this_i2c->slave_tx_idx >= this_i2c->slave_tx_size) /* last byte? */
20002fdc:	687b      	ldr	r3, [r7, #4]
20002fde:	6cda      	ldr	r2, [r3, #76]	; 0x4c
20002fe0:	687b      	ldr	r3, [r7, #4]
20002fe2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
20002fe4:	429a      	cmp	r2, r3
20002fe6:	d352      	bcc.n	2000308e <mss_i2c_isr+0x8d2>
            {
                this_i2c->hw_reg_bit->CTRL_AA = 0u;
20002fe8:	687b      	ldr	r3, [r7, #4]
20002fea:	699b      	ldr	r3, [r3, #24]
20002fec:	f04f 0200 	mov.w	r2, #0
20002ff0:	609a      	str	r2, [r3, #8]
                /* Next read transaction will result in slave's transmit buffer
                 * being sent from the first byte. */
                this_i2c->slave_tx_idx = 0u;
20002ff2:	687b      	ldr	r3, [r7, #4]
20002ff4:	f04f 0200 	mov.w	r2, #0
20002ff8:	64da      	str	r2, [r3, #76]	; 0x4c
            }
            break;
20002ffa:	e049      	b.n	20003090 <mss_i2c_isr+0x8d4>
        case ST_SLAVE_RNACK:    /* Data byte has been transmitted; not-ACK has been received. */
        case ST_FINAL: /* Last Data byte tx'ed, ACK received */
            /* We assume that the transaction will be stopped by the master.
             * Reset slave_tx_idx so that a subsequent read will result in the slave's
             * transmit buffer being sent from the first byte. */
            this_i2c->slave_tx_idx = 0u;
20002ffc:	687b      	ldr	r3, [r7, #4]
20002ffe:	f04f 0200 	mov.w	r2, #0
20003002:	64da      	str	r2, [r3, #76]	; 0x4c
            this_i2c->hw_reg_bit->CTRL_AA = 0x01u;
20003004:	687b      	ldr	r3, [r7, #4]
20003006:	699b      	ldr	r3, [r3, #24]
20003008:	f04f 0201 	mov.w	r2, #1
2000300c:	609a      	str	r2, [r3, #8]

            /*  Mark previous state as complete */
            this_i2c->slave_status = MSS_I2C_SUCCESS;
2000300e:	687b      	ldr	r3, [r7, #4]
20003010:	f04f 0200 	mov.w	r2, #0
20003014:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

            /* Check if transaction was pending. If yes, set the START bit */
            if(this_i2c->is_transaction_pending)
20003018:	687b      	ldr	r3, [r7, #4]
2000301a:	f893 3071 	ldrb.w	r3, [r3, #113]	; 0x71
2000301e:	2b00      	cmp	r3, #0
20003020:	d004      	beq.n	2000302c <mss_i2c_isr+0x870>
            {
                this_i2c->hw_reg_bit->CTRL_STA = 1u ;
20003022:	687b      	ldr	r3, [r7, #4]
20003024:	699b      	ldr	r3, [r3, #24]
20003026:	f04f 0201 	mov.w	r2, #1
2000302a:	615a      	str	r2, [r3, #20]

            /*
             * Set the transaction back to NO_TRANSACTION to allow user to do further
             * transaction
             */
            this_i2c->transaction = NO_TRANSACTION;
2000302c:	687b      	ldr	r3, [r7, #4]
2000302e:	f04f 0200 	mov.w	r2, #0
20003032:	721a      	strb	r2, [r3, #8]
            break;
20003034:	e02c      	b.n	20003090 <mss_i2c_isr+0x8d4>
        case ST_RESET_ACTIVATED:
        case ST_BUS_ERROR: /* Bus error during MST or selected slave modes */
        default:
            /* Some undefined state has encountered. Clear Start bit to make
             * sure, next good transaction happen */
            this_i2c->hw_reg_bit->CTRL_STA = 0x00u;
20003036:	687b      	ldr	r3, [r7, #4]
20003038:	699b      	ldr	r3, [r3, #24]
2000303a:	f04f 0200 	mov.w	r2, #0
2000303e:	615a      	str	r2, [r3, #20]
            /*
             * Set the transaction back to NO_TRANSACTION to allow user to do further
             * transaction
             */
            this_i2c->transaction = NO_TRANSACTION;
20003040:	687b      	ldr	r3, [r7, #4]
20003042:	f04f 0200 	mov.w	r2, #0
20003046:	721a      	strb	r2, [r3, #8]
            /*
             * Reset slave_tx_idx so that a subsequent read will result in the slave's
             * transmit buffer being sent from the first byte.
             */
            this_i2c->slave_tx_idx = 0u;
20003048:	687b      	ldr	r3, [r7, #4]
2000304a:	f04f 0200 	mov.w	r2, #0
2000304e:	64da      	str	r2, [r3, #76]	; 0x4c
            /*
             * Clear statuses to I2C_FAILED only if there was an operation in progress.
             */
            if(MSS_I2C_IN_PROGRESS == this_i2c->master_status)
20003050:	687b      	ldr	r3, [r7, #4]
20003052:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
20003056:	b2db      	uxtb	r3, r3
20003058:	2b01      	cmp	r3, #1
2000305a:	d104      	bne.n	20003066 <mss_i2c_isr+0x8aa>
            {
                this_i2c->master_status = MSS_I2C_FAILED;
2000305c:	687b      	ldr	r3, [r7, #4]
2000305e:	f04f 0202 	mov.w	r2, #2
20003062:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
            }

            if(MSS_I2C_IN_PROGRESS == this_i2c->slave_status)
20003066:	687b      	ldr	r3, [r7, #4]
20003068:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
2000306c:	b2db      	uxtb	r3, r3
2000306e:	2b01      	cmp	r3, #1
20003070:	d10e      	bne.n	20003090 <mss_i2c_isr+0x8d4>
            {
                this_i2c->slave_status = MSS_I2C_FAILED;
20003072:	687b      	ldr	r3, [r7, #4]
20003074:	f04f 0202 	mov.w	r2, #2
20003078:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
2000307c:	e008      	b.n	20003090 <mss_i2c_isr+0x8d4>
             */
            if(this_i2c->transaction != this_i2c->pending_transaction)
            {
                this_i2c->transaction = this_i2c->pending_transaction;
            }
            break;
2000307e:	bf00      	nop
20003080:	e006      	b.n	20003090 <mss_i2c_isr+0x8d4>
            {
                /* If we're at the second last byte, let's set AA to 0 so
                 * we return a NACK at the last byte. */
                this_i2c->hw_reg_bit->CTRL_AA = 0u;
            }
            break;
20003082:	bf00      	nop
20003084:	e004      	b.n	20003090 <mss_i2c_isr+0x8d4>
            /* Check if transaction was pending. If yes, set the START bit */
            if(this_i2c->is_transaction_pending)
            {
                this_i2c->hw_reg_bit->CTRL_STA = 1u ;
            }
            break;
20003086:	bf00      	nop
20003088:	e002      	b.n	20003090 <mss_i2c_isr+0x8d4>
            
            if (this_i2c->slave_rx_idx >= this_i2c->slave_rx_size)
            {
                this_i2c->hw_reg_bit->CTRL_AA = 0u;   /* send a NACK when done (next reception) */
            }
            break;
2000308a:	bf00      	nop
2000308c:	e000      	b.n	20003090 <mss_i2c_isr+0x8d4>
                this_i2c->hw_reg_bit->CTRL_AA = 0u;
                /* Next read transaction will result in slave's transmit buffer
                 * being sent from the first byte. */
                this_i2c->slave_tx_idx = 0u;
            }
            break;
2000308e:	bf00      	nop


            break;
    }
    
    if ( clear_irq )
20003090:	7bbb      	ldrb	r3, [r7, #14]
20003092:	2b00      	cmp	r3, #0
20003094:	d004      	beq.n	200030a0 <mss_i2c_isr+0x8e4>
    {
        /* clear interrupt. */
        this_i2c->hw_reg_bit->CTRL_SI = 0u;
20003096:	687b      	ldr	r3, [r7, #4]
20003098:	699b      	ldr	r3, [r3, #24]
2000309a:	f04f 0200 	mov.w	r2, #0
2000309e:	60da      	str	r2, [r3, #12]
    }
    
    /* Read the status register to ensure the last I2C registers write took place
     * in a system built around a bus making use of posted writes. */
    status = this_i2c->hw_reg->STATUS;
200030a0:	687b      	ldr	r3, [r7, #4]
200030a2:	695b      	ldr	r3, [r3, #20]
200030a4:	791b      	ldrb	r3, [r3, #4]
200030a6:	72fb      	strb	r3, [r7, #11]
}
200030a8:	f107 0710 	add.w	r7, r7, #16
200030ac:	46bd      	mov	sp, r7
200030ae:	bd80      	pop	{r7, pc}

200030b0 <disable_interrupts>:
}
/*------------------------------------------------------------------------------
 *
 */
static uint32_t disable_interrupts( void )
{
200030b0:	b580      	push	{r7, lr}
200030b2:	b082      	sub	sp, #8
200030b4:	af00      	add	r7, sp, #0
    uint32_t primask;
    primask = __get_PRIMASK();
200030b6:	f000 f845 	bl	20003144 <__get_PRIMASK>
200030ba:	4603      	mov	r3, r0
200030bc:	607b      	str	r3, [r7, #4]
    __set_PRIMASK(1u);
200030be:	f04f 0001 	mov.w	r0, #1
200030c2:	f000 f84f 	bl	20003164 <__set_PRIMASK>
    return primask;
200030c6:	687b      	ldr	r3, [r7, #4]
}
200030c8:	4618      	mov	r0, r3
200030ca:	f107 0708 	add.w	r7, r7, #8
200030ce:	46bd      	mov	sp, r7
200030d0:	bd80      	pop	{r7, pc}
200030d2:	bf00      	nop

200030d4 <restore_interrupts>:

/*------------------------------------------------------------------------------
 *
 */
static void restore_interrupts( uint32_t primask )
{
200030d4:	b580      	push	{r7, lr}
200030d6:	b082      	sub	sp, #8
200030d8:	af00      	add	r7, sp, #0
200030da:	6078      	str	r0, [r7, #4]
    __set_PRIMASK( primask );
200030dc:	6878      	ldr	r0, [r7, #4]
200030de:	f000 f841 	bl	20003164 <__set_PRIMASK>
}
200030e2:	f107 0708 	add.w	r7, r7, #8
200030e6:	46bd      	mov	sp, r7
200030e8:	bd80      	pop	{r7, pc}
200030ea:	bf00      	nop

200030ec <I2C0_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void I2C0_IRQHandler( void )
#else
void I2C0_IRQHandler( void )
#endif
{
200030ec:	4668      	mov	r0, sp
200030ee:	f020 0107 	bic.w	r1, r0, #7
200030f2:	468d      	mov	sp, r1
200030f4:	b589      	push	{r0, r3, r7, lr}
200030f6:	af00      	add	r7, sp, #0
    mss_i2c_isr( &g_mss_i2c0 );
200030f8:	f24a 00f0 	movw	r0, #41200	; 0xa0f0
200030fc:	f2c2 0000 	movt	r0, #8192	; 0x2000
20003100:	f7ff fb5c 	bl	200027bc <mss_i2c_isr>
    NVIC_ClearPendingIRQ( I2C0_IRQn );
20003104:	f04f 000e 	mov.w	r0, #14
20003108:	f7ff f936 	bl	20002378 <NVIC_ClearPendingIRQ>
}
2000310c:	46bd      	mov	sp, r7
2000310e:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20003112:	4685      	mov	sp, r0
20003114:	4770      	bx	lr
20003116:	bf00      	nop

20003118 <I2C1_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void I2C1_IRQHandler( void )
#else
void I2C1_IRQHandler( void )
#endif
{
20003118:	4668      	mov	r0, sp
2000311a:	f020 0107 	bic.w	r1, r0, #7
2000311e:	468d      	mov	sp, r1
20003120:	b589      	push	{r0, r3, r7, lr}
20003122:	af00      	add	r7, sp, #0
    mss_i2c_isr( &g_mss_i2c1 );
20003124:	f24a 1064 	movw	r0, #41316	; 0xa164
20003128:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000312c:	f7ff fb46 	bl	200027bc <mss_i2c_isr>
    NVIC_ClearPendingIRQ( I2C1_IRQn );
20003130:	f04f 0011 	mov.w	r0, #17
20003134:	f7ff f920 	bl	20002378 <NVIC_ClearPendingIRQ>
}
20003138:	46bd      	mov	sp, r7
2000313a:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
2000313e:	4685      	mov	sp, r0
20003140:	4770      	bx	lr
20003142:	bf00      	nop

20003144 <__get_PRIMASK>:
 * @return PriMask
 *
 * Return state of the priority mask bit from the priority mask register
 */
uint32_t __get_PRIMASK(void)
{
20003144:	b480      	push	{r7}
20003146:	b083      	sub	sp, #12
20003148:	af00      	add	r7, sp, #0
  uint32_t result=0;
2000314a:	f04f 0300 	mov.w	r3, #0
2000314e:	607b      	str	r3, [r7, #4]

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
20003150:	f3ef 8310 	mrs	r3, PRIMASK
20003154:	607b      	str	r3, [r7, #4]
  return(result);
20003156:	687b      	ldr	r3, [r7, #4]
}
20003158:	4618      	mov	r0, r3
2000315a:	f107 070c 	add.w	r7, r7, #12
2000315e:	46bd      	mov	sp, r7
20003160:	bc80      	pop	{r7}
20003162:	4770      	bx	lr

20003164 <__set_PRIMASK>:
 * @param  priMask  PriMask
 *
 * Set the priority mask bit in the priority mask register
 */
void __set_PRIMASK(uint32_t priMask)
{
20003164:	b480      	push	{r7}
20003166:	b083      	sub	sp, #12
20003168:	af00      	add	r7, sp, #0
2000316a:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) );
2000316c:	687b      	ldr	r3, [r7, #4]
2000316e:	f383 8810 	msr	PRIMASK, r3
}
20003172:	f107 070c 	add.w	r7, r7, #12
20003176:	46bd      	mov	sp, r7
20003178:	bc80      	pop	{r7}
2000317a:	4770      	bx	lr

2000317c <SystemInit>:

/***************************************************************************//**
 * See system_a2fxxxm3f.h for details.
 */
void SystemInit(void)
{
2000317c:	b480      	push	{r7}
2000317e:	af00      	add	r7, sp, #0
    /*
     * Do not make use of global variables or make any asumptions regarding
     * memory content if modifying this function. The memory content has not been
     * initialised by the time this function is called by the start-up code.
     */
}
20003180:	46bd      	mov	sp, r7
20003182:	bc80      	pop	{r7}
20003184:	4770      	bx	lr
20003186:	bf00      	nop

20003188 <SystemCoreClockUpdate>:

/***************************************************************************//**
 *
 */
void SystemCoreClockUpdate (void)
{
20003188:	b580      	push	{r7, lr}
2000318a:	b08a      	sub	sp, #40	; 0x28
2000318c:	af00      	add	r7, sp, #0
    uint32_t PclkDiv0;
    uint32_t PclkDiv1;
    uint32_t AceDiv;
    uint32_t FabDiv;

    const uint32_t pclk_div_lut[4] = { 1uL, 2uL, 4uL, 1uL };
2000318e:	f249 73ac 	movw	r3, #38828	; 0x97ac
20003192:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003196:	46bc      	mov	ip, r7
20003198:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
2000319a:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}

    /* Read PCLK dividers from system registers. Multiply the value read from
     * system register by two to get actual divider value. */
    PclkDiv0 = pclk_div_lut[((SYSREG->MSS_CLK_CR >> PCLK0_DIV_SHIFT) & PCLK_DIV_MASK)];
2000319e:	f242 0300 	movw	r3, #8192	; 0x2000
200031a2:	f2ce 0304 	movt	r3, #57348	; 0xe004
200031a6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
200031a8:	ea4f 0393 	mov.w	r3, r3, lsr #2
200031ac:	f003 0303 	and.w	r3, r3, #3
200031b0:	ea4f 0383 	mov.w	r3, r3, lsl #2
200031b4:	f107 0228 	add.w	r2, r7, #40	; 0x28
200031b8:	4413      	add	r3, r2
200031ba:	f853 3c28 	ldr.w	r3, [r3, #-40]
200031be:	613b      	str	r3, [r7, #16]
    PclkDiv1 = pclk_div_lut[((SYSREG->MSS_CLK_CR >> PCLK1_DIV_SHIFT) & PCLK_DIV_MASK)];
200031c0:	f242 0300 	movw	r3, #8192	; 0x2000
200031c4:	f2ce 0304 	movt	r3, #57348	; 0xe004
200031c8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
200031ca:	ea4f 1313 	mov.w	r3, r3, lsr #4
200031ce:	f003 0303 	and.w	r3, r3, #3
200031d2:	ea4f 0383 	mov.w	r3, r3, lsl #2
200031d6:	f107 0228 	add.w	r2, r7, #40	; 0x28
200031da:	4413      	add	r3, r2
200031dc:	f853 3c28 	ldr.w	r3, [r3, #-40]
200031e0:	617b      	str	r3, [r7, #20]
    AceDiv = pclk_div_lut[((SYSREG->MSS_CLK_CR >> ACE_DIV_SHIFT) & PCLK_DIV_MASK)];
200031e2:	f242 0300 	movw	r3, #8192	; 0x2000
200031e6:	f2ce 0304 	movt	r3, #57348	; 0xe004
200031ea:	6c9b      	ldr	r3, [r3, #72]	; 0x48
200031ec:	ea4f 1393 	mov.w	r3, r3, lsr #6
200031f0:	f003 0303 	and.w	r3, r3, #3
200031f4:	ea4f 0383 	mov.w	r3, r3, lsl #2
200031f8:	f107 0228 	add.w	r2, r7, #40	; 0x28
200031fc:	4413      	add	r3, r2
200031fe:	f853 3c28 	ldr.w	r3, [r3, #-40]
20003202:	61bb      	str	r3, [r7, #24]
    {
        /* Compute the FPGA fabric frequency divider. */
        uint32_t obdiv;
        uint32_t obdivhalf;
        
        obdiv = (SYSREG->MSS_CCC_DIV_CR >> OBDIV_SHIFT) & OBDIV_MASK;
20003204:	f242 0300 	movw	r3, #8192	; 0x2000
20003208:	f2ce 0304 	movt	r3, #57348	; 0xe004
2000320c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
2000320e:	ea4f 2313 	mov.w	r3, r3, lsr #8
20003212:	f003 031f 	and.w	r3, r3, #31
20003216:	623b      	str	r3, [r7, #32]
        obdivhalf = (SYSREG->MSS_CCC_DIV_CR >> OBDIVHALF_SHIFT) & OBDIVHALF_MASK;
20003218:	f242 0300 	movw	r3, #8192	; 0x2000
2000321c:	f2ce 0304 	movt	r3, #57348	; 0xe004
20003220:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
20003222:	ea4f 3353 	mov.w	r3, r3, lsr #13
20003226:	f003 0301 	and.w	r3, r3, #1
2000322a:	627b      	str	r3, [r7, #36]	; 0x24
        FabDiv = obdiv + 1uL;
2000322c:	6a3b      	ldr	r3, [r7, #32]
2000322e:	f103 0301 	add.w	r3, r3, #1
20003232:	61fb      	str	r3, [r7, #28]
        if ( obdivhalf != 0uL )
20003234:	6a7b      	ldr	r3, [r7, #36]	; 0x24
20003236:	2b00      	cmp	r3, #0
20003238:	d003      	beq.n	20003242 <SystemCoreClockUpdate+0xba>
        {
            FabDiv = FabDiv * 2uL;
2000323a:	69fb      	ldr	r3, [r7, #28]
2000323c:	ea4f 0343 	mov.w	r3, r3, lsl #1
20003240:	61fb      	str	r3, [r7, #28]
    }
    
    /* Retrieve FCLK from eNVM spare pages if Actel system boot programmed as part of the system. */
    
    /* Read system clock from eNVM spare pages. */
    SystemCoreClock = GetSystemClock();
20003242:	f000 f849 	bl	200032d8 <GetSystemClock>
20003246:	4602      	mov	r2, r0
20003248:	f649 2338 	movw	r3, #39480	; 0x9a38
2000324c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003250:	601a      	str	r2, [r3, #0]
    g_FrequencyPCLK0 = SystemCoreClock / PclkDiv0;
20003252:	f649 2338 	movw	r3, #39480	; 0x9a38
20003256:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000325a:	681a      	ldr	r2, [r3, #0]
2000325c:	693b      	ldr	r3, [r7, #16]
2000325e:	fbb2 f2f3 	udiv	r2, r2, r3
20003262:	f649 233c 	movw	r3, #39484	; 0x9a3c
20003266:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000326a:	601a      	str	r2, [r3, #0]
    g_FrequencyPCLK1 = SystemCoreClock / PclkDiv1;
2000326c:	f649 2338 	movw	r3, #39480	; 0x9a38
20003270:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003274:	681a      	ldr	r2, [r3, #0]
20003276:	697b      	ldr	r3, [r7, #20]
20003278:	fbb2 f2f3 	udiv	r2, r2, r3
2000327c:	f649 2340 	movw	r3, #39488	; 0x9a40
20003280:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003284:	601a      	str	r2, [r3, #0]
    g_FrequencyACE = SystemCoreClock / AceDiv;
20003286:	f649 2338 	movw	r3, #39480	; 0x9a38
2000328a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000328e:	681a      	ldr	r2, [r3, #0]
20003290:	69bb      	ldr	r3, [r7, #24]
20003292:	fbb2 f2f3 	udiv	r2, r2, r3
20003296:	f649 2344 	movw	r3, #39492	; 0x9a44
2000329a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000329e:	601a      	str	r2, [r3, #0]
    g_FrequencyFPGA = SystemCoreClock / FabDiv;
200032a0:	f649 2338 	movw	r3, #39480	; 0x9a38
200032a4:	f2c2 0300 	movt	r3, #8192	; 0x2000
200032a8:	681a      	ldr	r2, [r3, #0]
200032aa:	69fb      	ldr	r3, [r7, #28]
200032ac:	fbb2 f2f3 	udiv	r2, r2, r3
200032b0:	f649 2348 	movw	r3, #39496	; 0x9a48
200032b4:	f2c2 0300 	movt	r3, #8192	; 0x2000
200032b8:	601a      	str	r2, [r3, #0]
    
    /* Keep SystemFrequency as well as SystemCoreClock for legacy reasons. */
    SystemFrequency = SystemCoreClock;
200032ba:	f649 2338 	movw	r3, #39480	; 0x9a38
200032be:	f2c2 0300 	movt	r3, #8192	; 0x2000
200032c2:	681a      	ldr	r2, [r3, #0]
200032c4:	f649 2334 	movw	r3, #39476	; 0x9a34
200032c8:	f2c2 0300 	movt	r3, #8192	; 0x2000
200032cc:	601a      	str	r2, [r3, #0]
}
200032ce:	f107 0728 	add.w	r7, r7, #40	; 0x28
200032d2:	46bd      	mov	sp, r7
200032d4:	bd80      	pop	{r7, pc}
200032d6:	bf00      	nop

200032d8 <GetSystemClock>:
 * retrieved from eNVM spare pages.
 * The FCLK frequency value selected in the MSS Configurator software tool is
 * stored in eNVM spare pages as part of the Actel system boot configuration data.
 */
uint32_t GetSystemClock( void )
{
200032d8:	b480      	push	{r7}
200032da:	b08b      	sub	sp, #44	; 0x2c
200032dc:	af00      	add	r7, sp, #0
    uint32_t fclk = 0uL;
200032de:	f04f 0300 	mov.w	r3, #0
200032e2:	607b      	str	r3, [r7, #4]
    
    uint32_t * p_sysboot_key = SYSBOOT_KEY_ADDR;
200032e4:	f640 031c 	movw	r3, #2076	; 0x81c
200032e8:	f2c6 0308 	movt	r3, #24584	; 0x6008
200032ec:	60bb      	str	r3, [r7, #8]
    uint32_t * p_idcode = IDCODE_LOCATION;
200032ee:	f240 2330 	movw	r3, #560	; 0x230
200032f2:	f2c6 0308 	movt	r3, #24584	; 0x6008
200032f6:	60fb      	str	r3, [r7, #12]
    uint32_t idcode;
	
    idcode = *p_idcode & ~IDCODE_DEV_REV_MASK;
200032f8:	68fb      	ldr	r3, [r7, #12]
200032fa:	681b      	ldr	r3, [r3, #0]
200032fc:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
20003300:	613b      	str	r3, [r7, #16]
	
    if ( A2F060IFX_ID == idcode )
20003302:	693a      	ldr	r2, [r7, #16]
20003304:	f241 13cf 	movw	r3, #4559	; 0x11cf
20003308:	f2c0 53a1 	movt	r3, #1441	; 0x5a1
2000330c:	429a      	cmp	r2, r3
2000330e:	d108      	bne.n	20003322 <GetSystemClock+0x4a>
    {
        uint32_t *p_fclk = SYSBOOT_A2F060_FCLK_ADDR;
20003310:	f64e 732c 	movw	r3, #61228	; 0xef2c
20003314:	f2c6 0301 	movt	r3, #24577	; 0x6001
20003318:	617b      	str	r3, [r7, #20]
        fclk = *p_fclk;
2000331a:	697b      	ldr	r3, [r7, #20]
2000331c:	681b      	ldr	r3, [r3, #0]
2000331e:	607b      	str	r3, [r7, #4]
20003320:	e03d      	b.n	2000339e <GetSystemClock+0xc6>
    }
    else if ( SYSBOOT_KEY_VALUE == *p_sysboot_key )
20003322:	68bb      	ldr	r3, [r7, #8]
20003324:	681a      	ldr	r2, [r3, #0]
20003326:	f244 3341 	movw	r3, #17217	; 0x4341
2000332a:	f6c4 4354 	movt	r3, #19540	; 0x4c54
2000332e:	429a      	cmp	r2, r3
20003330:	d135      	bne.n	2000339e <GetSystemClock+0xc6>
    {
        /* Actel system boot programmed, check if it has the FCLK value stored. */
        uint32_t *p_sysboot_version = SYSBOOT_VERSION_ADDR;
20003332:	f640 0340 	movw	r3, #2112	; 0x840
20003336:	f2c6 0308 	movt	r3, #24584	; 0x6008
2000333a:	61bb      	str	r3, [r7, #24]
        uint32_t sysboot_version = *p_sysboot_version;
2000333c:	69bb      	ldr	r3, [r7, #24]
2000333e:	681b      	ldr	r3, [r3, #0]
20003340:	61fb      	str	r3, [r7, #28]
        
        sysboot_version &= SYSBOOT_VERSION_MASK;
20003342:	69fb      	ldr	r3, [r7, #28]
20003344:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
20003348:	61fb      	str	r3, [r7, #28]
        
        if ( sysboot_version >= MIN_SYSBOOT_VERSION )
2000334a:	69fa      	ldr	r2, [r7, #28]
2000334c:	f240 3300 	movw	r3, #768	; 0x300
20003350:	f2c0 0301 	movt	r3, #1
20003354:	429a      	cmp	r2, r3
20003356:	d922      	bls.n	2000339e <GetSystemClock+0xc6>
        {
            /* Handle change of eNVM location of FCLK between 1.3.x and 2.x.x versions of the system boot. */
            if ( sysboot_version < SYSBOOT_VERSION_2_X )
20003358:	69fa      	ldr	r2, [r7, #28]
2000335a:	f64f 73ff 	movw	r3, #65535	; 0xffff
2000335e:	f2c0 0301 	movt	r3, #1
20003362:	429a      	cmp	r2, r3
20003364:	d808      	bhi.n	20003378 <GetSystemClock+0xa0>
            {
                /* Read FCLK value from MSS configurator generated configuration
                 * data stored in eNVM spare pages as part of system boot version 1.3.x
                 * configuration tables. */
                uint32_t *p_fclk = SYSBOOT_1_3_FCLK_ADDR;
20003366:	f241 632c 	movw	r3, #5676	; 0x162c
2000336a:	f2c6 0308 	movt	r3, #24584	; 0x6008
2000336e:	623b      	str	r3, [r7, #32]
                fclk = *p_fclk;
20003370:	6a3b      	ldr	r3, [r7, #32]
20003372:	681b      	ldr	r3, [r3, #0]
20003374:	607b      	str	r3, [r7, #4]
20003376:	e012      	b.n	2000339e <GetSystemClock+0xc6>
            }
            else if ( sysboot_version < MAX_SYSBOOT_VERSION )
20003378:	69fa      	ldr	r2, [r7, #28]
2000337a:	f64f 73ff 	movw	r3, #65535	; 0xffff
2000337e:	f2c0 0302 	movt	r3, #2
20003382:	429a      	cmp	r2, r3
20003384:	d808      	bhi.n	20003398 <GetSystemClock+0xc0>
            {
                /* Read FCLK value from MSS configurator generated configuration
                 * data stored in eNVM spare pages as part of system boot version 2.x.x
                 * configuration tables. */
                uint32_t *p_fclk = SYSBOOT_2_x_FCLK_ADDR;
20003386:	f641 63ac 	movw	r3, #7852	; 0x1eac
2000338a:	f2c6 0308 	movt	r3, #24584	; 0x6008
2000338e:	627b      	str	r3, [r7, #36]	; 0x24
                fclk = *p_fclk;
20003390:	6a7b      	ldr	r3, [r7, #36]	; 0x24
20003392:	681b      	ldr	r3, [r3, #0]
20003394:	607b      	str	r3, [r7, #4]
20003396:	e002      	b.n	2000339e <GetSystemClock+0xc6>
            }
            else
            {
                fclk = 0uL;
20003398:	f04f 0300 	mov.w	r3, #0
2000339c:	607b      	str	r3, [r7, #4]
            }
        }
    }
    
    if ( 0uL == fclk )
2000339e:	687b      	ldr	r3, [r7, #4]
200033a0:	2b00      	cmp	r3, #0
200033a2:	d105      	bne.n	200033b0 <GetSystemClock+0xd8>
        /* 
         * Could not retrieve FCLK from system boot configuration data. Fall back
         * to using SMARTFUSION_FCLK_FREQ which must then be defined as part of
         * project settings.
         */
        ASSERT( SMARTFUSION_FCLK_FREQ_DEFINED );
200033a4:	be00      	bkpt	0x0000
        fclk = SMARTFUSION_FCLK_FREQ;
200033a6:	f647 0340 	movw	r3, #30784	; 0x7840
200033aa:	f2c0 137d 	movt	r3, #381	; 0x17d
200033ae:	607b      	str	r3, [r7, #4]
    }
    
    return fclk;
200033b0:	687b      	ldr	r3, [r7, #4]
}
200033b2:	4618      	mov	r0, r3
200033b4:	f107 072c 	add.w	r7, r7, #44	; 0x2c
200033b8:	46bd      	mov	sp, r7
200033ba:	bc80      	pop	{r7}
200033bc:	4770      	bx	lr
200033be:	bf00      	nop

200033c0 <clock>:
200033c0:	f649 234c 	movw	r3, #39500	; 0x9a4c
200033c4:	f2c2 0300 	movt	r3, #8192	; 0x2000
200033c8:	b500      	push	{lr}
200033ca:	b085      	sub	sp, #20
200033cc:	4669      	mov	r1, sp
200033ce:	6818      	ldr	r0, [r3, #0]
200033d0:	f000 fbca 	bl	20003b68 <_times_r>
200033d4:	f1b0 3fff 	cmp.w	r0, #4294967295
200033d8:	d006      	beq.n	200033e8 <clock+0x28>
200033da:	9b00      	ldr	r3, [sp, #0]
200033dc:	9801      	ldr	r0, [sp, #4]
200033de:	18c0      	adds	r0, r0, r3
200033e0:	9b02      	ldr	r3, [sp, #8]
200033e2:	18c0      	adds	r0, r0, r3
200033e4:	9b03      	ldr	r3, [sp, #12]
200033e6:	18c0      	adds	r0, r0, r3
200033e8:	b005      	add	sp, #20
200033ea:	bd00      	pop	{pc}

200033ec <__libc_init_array>:
200033ec:	b570      	push	{r4, r5, r6, lr}
200033ee:	f649 2620 	movw	r6, #39456	; 0x9a20
200033f2:	f649 2520 	movw	r5, #39456	; 0x9a20
200033f6:	f2c2 0600 	movt	r6, #8192	; 0x2000
200033fa:	f2c2 0500 	movt	r5, #8192	; 0x2000
200033fe:	1b76      	subs	r6, r6, r5
20003400:	10b6      	asrs	r6, r6, #2
20003402:	d006      	beq.n	20003412 <__libc_init_array+0x26>
20003404:	2400      	movs	r4, #0
20003406:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
2000340a:	3401      	adds	r4, #1
2000340c:	4798      	blx	r3
2000340e:	42a6      	cmp	r6, r4
20003410:	d8f9      	bhi.n	20003406 <__libc_init_array+0x1a>
20003412:	f649 2520 	movw	r5, #39456	; 0x9a20
20003416:	f649 2624 	movw	r6, #39460	; 0x9a24
2000341a:	f2c2 0500 	movt	r5, #8192	; 0x2000
2000341e:	f2c2 0600 	movt	r6, #8192	; 0x2000
20003422:	1b76      	subs	r6, r6, r5
20003424:	f006 faf0 	bl	20009a08 <_init>
20003428:	10b6      	asrs	r6, r6, #2
2000342a:	d006      	beq.n	2000343a <__libc_init_array+0x4e>
2000342c:	2400      	movs	r4, #0
2000342e:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
20003432:	3401      	adds	r4, #1
20003434:	4798      	blx	r3
20003436:	42a6      	cmp	r6, r4
20003438:	d8f9      	bhi.n	2000342e <__libc_init_array+0x42>
2000343a:	bd70      	pop	{r4, r5, r6, pc}

2000343c <free>:
2000343c:	f649 234c 	movw	r3, #39500	; 0x9a4c
20003440:	4601      	mov	r1, r0
20003442:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003446:	6818      	ldr	r0, [r3, #0]
20003448:	f003 ba86 	b.w	20006958 <_free_r>

2000344c <malloc>:
2000344c:	f649 234c 	movw	r3, #39500	; 0x9a4c
20003450:	4601      	mov	r1, r0
20003452:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003456:	6818      	ldr	r0, [r3, #0]
20003458:	f000 b800 	b.w	2000345c <_malloc_r>

2000345c <_malloc_r>:
2000345c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
20003460:	f101 040b 	add.w	r4, r1, #11
20003464:	2c16      	cmp	r4, #22
20003466:	b083      	sub	sp, #12
20003468:	4606      	mov	r6, r0
2000346a:	d82f      	bhi.n	200034cc <_malloc_r+0x70>
2000346c:	2300      	movs	r3, #0
2000346e:	2410      	movs	r4, #16
20003470:	428c      	cmp	r4, r1
20003472:	bf2c      	ite	cs
20003474:	4619      	movcs	r1, r3
20003476:	f043 0101 	orrcc.w	r1, r3, #1
2000347a:	2900      	cmp	r1, #0
2000347c:	d130      	bne.n	200034e0 <_malloc_r+0x84>
2000347e:	4630      	mov	r0, r6
20003480:	f000 fb28 	bl	20003ad4 <__malloc_lock>
20003484:	f5b4 7ffc 	cmp.w	r4, #504	; 0x1f8
20003488:	d22e      	bcs.n	200034e8 <_malloc_r+0x8c>
2000348a:	ea4f 0ed4 	mov.w	lr, r4, lsr #3
2000348e:	f649 3540 	movw	r5, #39744	; 0x9b40
20003492:	f2c2 0500 	movt	r5, #8192	; 0x2000
20003496:	eb05 02ce 	add.w	r2, r5, lr, lsl #3
2000349a:	68d3      	ldr	r3, [r2, #12]
2000349c:	4293      	cmp	r3, r2
2000349e:	f000 8206 	beq.w	200038ae <_malloc_r+0x452>
200034a2:	685a      	ldr	r2, [r3, #4]
200034a4:	f103 0508 	add.w	r5, r3, #8
200034a8:	68d9      	ldr	r1, [r3, #12]
200034aa:	4630      	mov	r0, r6
200034ac:	f022 0c03 	bic.w	ip, r2, #3
200034b0:	689a      	ldr	r2, [r3, #8]
200034b2:	4463      	add	r3, ip
200034b4:	685c      	ldr	r4, [r3, #4]
200034b6:	608a      	str	r2, [r1, #8]
200034b8:	f044 0401 	orr.w	r4, r4, #1
200034bc:	60d1      	str	r1, [r2, #12]
200034be:	605c      	str	r4, [r3, #4]
200034c0:	f000 fb0a 	bl	20003ad8 <__malloc_unlock>
200034c4:	4628      	mov	r0, r5
200034c6:	b003      	add	sp, #12
200034c8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
200034cc:	f024 0407 	bic.w	r4, r4, #7
200034d0:	0fe3      	lsrs	r3, r4, #31
200034d2:	428c      	cmp	r4, r1
200034d4:	bf2c      	ite	cs
200034d6:	4619      	movcs	r1, r3
200034d8:	f043 0101 	orrcc.w	r1, r3, #1
200034dc:	2900      	cmp	r1, #0
200034de:	d0ce      	beq.n	2000347e <_malloc_r+0x22>
200034e0:	230c      	movs	r3, #12
200034e2:	2500      	movs	r5, #0
200034e4:	6033      	str	r3, [r6, #0]
200034e6:	e7ed      	b.n	200034c4 <_malloc_r+0x68>
200034e8:	ea5f 2e54 	movs.w	lr, r4, lsr #9
200034ec:	bf04      	itt	eq
200034ee:	ea4f 0ed4 	moveq.w	lr, r4, lsr #3
200034f2:	ea4f 00ce 	moveq.w	r0, lr, lsl #3
200034f6:	f040 8090 	bne.w	2000361a <_malloc_r+0x1be>
200034fa:	f649 3540 	movw	r5, #39744	; 0x9b40
200034fe:	f2c2 0500 	movt	r5, #8192	; 0x2000
20003502:	1828      	adds	r0, r5, r0
20003504:	68c3      	ldr	r3, [r0, #12]
20003506:	4298      	cmp	r0, r3
20003508:	d106      	bne.n	20003518 <_malloc_r+0xbc>
2000350a:	e00d      	b.n	20003528 <_malloc_r+0xcc>
2000350c:	2a00      	cmp	r2, #0
2000350e:	f280 816f 	bge.w	200037f0 <_malloc_r+0x394>
20003512:	68db      	ldr	r3, [r3, #12]
20003514:	4298      	cmp	r0, r3
20003516:	d007      	beq.n	20003528 <_malloc_r+0xcc>
20003518:	6859      	ldr	r1, [r3, #4]
2000351a:	f021 0103 	bic.w	r1, r1, #3
2000351e:	1b0a      	subs	r2, r1, r4
20003520:	2a0f      	cmp	r2, #15
20003522:	ddf3      	ble.n	2000350c <_malloc_r+0xb0>
20003524:	f10e 3eff 	add.w	lr, lr, #4294967295
20003528:	f10e 0e01 	add.w	lr, lr, #1
2000352c:	f649 3740 	movw	r7, #39744	; 0x9b40
20003530:	f2c2 0700 	movt	r7, #8192	; 0x2000
20003534:	f107 0108 	add.w	r1, r7, #8
20003538:	688b      	ldr	r3, [r1, #8]
2000353a:	4299      	cmp	r1, r3
2000353c:	bf08      	it	eq
2000353e:	687a      	ldreq	r2, [r7, #4]
20003540:	d026      	beq.n	20003590 <_malloc_r+0x134>
20003542:	685a      	ldr	r2, [r3, #4]
20003544:	f022 0c03 	bic.w	ip, r2, #3
20003548:	ebc4 020c 	rsb	r2, r4, ip
2000354c:	2a0f      	cmp	r2, #15
2000354e:	f300 8194 	bgt.w	2000387a <_malloc_r+0x41e>
20003552:	2a00      	cmp	r2, #0
20003554:	60c9      	str	r1, [r1, #12]
20003556:	6089      	str	r1, [r1, #8]
20003558:	f280 8099 	bge.w	2000368e <_malloc_r+0x232>
2000355c:	f5bc 7f00 	cmp.w	ip, #512	; 0x200
20003560:	f080 8165 	bcs.w	2000382e <_malloc_r+0x3d2>
20003564:	ea4f 0cdc 	mov.w	ip, ip, lsr #3
20003568:	f04f 0a01 	mov.w	sl, #1
2000356c:	687a      	ldr	r2, [r7, #4]
2000356e:	eb07 00cc 	add.w	r0, r7, ip, lsl #3
20003572:	ea4f 0cac 	mov.w	ip, ip, asr #2
20003576:	fa0a fc0c 	lsl.w	ip, sl, ip
2000357a:	60d8      	str	r0, [r3, #12]
2000357c:	f8d0 8008 	ldr.w	r8, [r0, #8]
20003580:	ea4c 0202 	orr.w	r2, ip, r2
20003584:	607a      	str	r2, [r7, #4]
20003586:	f8c3 8008 	str.w	r8, [r3, #8]
2000358a:	f8c8 300c 	str.w	r3, [r8, #12]
2000358e:	6083      	str	r3, [r0, #8]
20003590:	f04f 0c01 	mov.w	ip, #1
20003594:	ea4f 03ae 	mov.w	r3, lr, asr #2
20003598:	fa0c fc03 	lsl.w	ip, ip, r3
2000359c:	4594      	cmp	ip, r2
2000359e:	f200 8082 	bhi.w	200036a6 <_malloc_r+0x24a>
200035a2:	ea12 0f0c 	tst.w	r2, ip
200035a6:	d108      	bne.n	200035ba <_malloc_r+0x15e>
200035a8:	f02e 0e03 	bic.w	lr, lr, #3
200035ac:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
200035b0:	f10e 0e04 	add.w	lr, lr, #4
200035b4:	ea12 0f0c 	tst.w	r2, ip
200035b8:	d0f8      	beq.n	200035ac <_malloc_r+0x150>
200035ba:	eb07 09ce 	add.w	r9, r7, lr, lsl #3
200035be:	46f2      	mov	sl, lr
200035c0:	46c8      	mov	r8, r9
200035c2:	f8d8 300c 	ldr.w	r3, [r8, #12]
200035c6:	4598      	cmp	r8, r3
200035c8:	d107      	bne.n	200035da <_malloc_r+0x17e>
200035ca:	e168      	b.n	2000389e <_malloc_r+0x442>
200035cc:	2a00      	cmp	r2, #0
200035ce:	f280 8178 	bge.w	200038c2 <_malloc_r+0x466>
200035d2:	68db      	ldr	r3, [r3, #12]
200035d4:	4598      	cmp	r8, r3
200035d6:	f000 8162 	beq.w	2000389e <_malloc_r+0x442>
200035da:	6858      	ldr	r0, [r3, #4]
200035dc:	f020 0003 	bic.w	r0, r0, #3
200035e0:	1b02      	subs	r2, r0, r4
200035e2:	2a0f      	cmp	r2, #15
200035e4:	ddf2      	ble.n	200035cc <_malloc_r+0x170>
200035e6:	461d      	mov	r5, r3
200035e8:	191f      	adds	r7, r3, r4
200035ea:	f8d3 c00c 	ldr.w	ip, [r3, #12]
200035ee:	f044 0e01 	orr.w	lr, r4, #1
200035f2:	f855 4f08 	ldr.w	r4, [r5, #8]!
200035f6:	4630      	mov	r0, r6
200035f8:	50ba      	str	r2, [r7, r2]
200035fa:	f042 0201 	orr.w	r2, r2, #1
200035fe:	f8c3 e004 	str.w	lr, [r3, #4]
20003602:	f8cc 4008 	str.w	r4, [ip, #8]
20003606:	f8c4 c00c 	str.w	ip, [r4, #12]
2000360a:	608f      	str	r7, [r1, #8]
2000360c:	60cf      	str	r7, [r1, #12]
2000360e:	607a      	str	r2, [r7, #4]
20003610:	60b9      	str	r1, [r7, #8]
20003612:	60f9      	str	r1, [r7, #12]
20003614:	f000 fa60 	bl	20003ad8 <__malloc_unlock>
20003618:	e754      	b.n	200034c4 <_malloc_r+0x68>
2000361a:	f1be 0f04 	cmp.w	lr, #4
2000361e:	bf9e      	ittt	ls
20003620:	ea4f 1e94 	movls.w	lr, r4, lsr #6
20003624:	f10e 0e38 	addls.w	lr, lr, #56	; 0x38
20003628:	ea4f 00ce 	movls.w	r0, lr, lsl #3
2000362c:	f67f af65 	bls.w	200034fa <_malloc_r+0x9e>
20003630:	f1be 0f14 	cmp.w	lr, #20
20003634:	bf9c      	itt	ls
20003636:	f10e 0e5b 	addls.w	lr, lr, #91	; 0x5b
2000363a:	ea4f 00ce 	movls.w	r0, lr, lsl #3
2000363e:	f67f af5c 	bls.w	200034fa <_malloc_r+0x9e>
20003642:	f1be 0f54 	cmp.w	lr, #84	; 0x54
20003646:	bf9e      	ittt	ls
20003648:	ea4f 3e14 	movls.w	lr, r4, lsr #12
2000364c:	f10e 0e6e 	addls.w	lr, lr, #110	; 0x6e
20003650:	ea4f 00ce 	movls.w	r0, lr, lsl #3
20003654:	f67f af51 	bls.w	200034fa <_malloc_r+0x9e>
20003658:	f5be 7faa 	cmp.w	lr, #340	; 0x154
2000365c:	bf9e      	ittt	ls
2000365e:	ea4f 3ed4 	movls.w	lr, r4, lsr #15
20003662:	f10e 0e77 	addls.w	lr, lr, #119	; 0x77
20003666:	ea4f 00ce 	movls.w	r0, lr, lsl #3
2000366a:	f67f af46 	bls.w	200034fa <_malloc_r+0x9e>
2000366e:	f240 5354 	movw	r3, #1364	; 0x554
20003672:	459e      	cmp	lr, r3
20003674:	bf95      	itete	ls
20003676:	ea4f 4e94 	movls.w	lr, r4, lsr #18
2000367a:	f44f 707c 	movhi.w	r0, #1008	; 0x3f0
2000367e:	f10e 0e7c 	addls.w	lr, lr, #124	; 0x7c
20003682:	f04f 0e7e 	movhi.w	lr, #126	; 0x7e
20003686:	bf98      	it	ls
20003688:	ea4f 00ce 	movls.w	r0, lr, lsl #3
2000368c:	e735      	b.n	200034fa <_malloc_r+0x9e>
2000368e:	eb03 020c 	add.w	r2, r3, ip
20003692:	f103 0508 	add.w	r5, r3, #8
20003696:	4630      	mov	r0, r6
20003698:	6853      	ldr	r3, [r2, #4]
2000369a:	f043 0301 	orr.w	r3, r3, #1
2000369e:	6053      	str	r3, [r2, #4]
200036a0:	f000 fa1a 	bl	20003ad8 <__malloc_unlock>
200036a4:	e70e      	b.n	200034c4 <_malloc_r+0x68>
200036a6:	f8d7 8008 	ldr.w	r8, [r7, #8]
200036aa:	f8d8 3004 	ldr.w	r3, [r8, #4]
200036ae:	f023 0903 	bic.w	r9, r3, #3
200036b2:	ebc4 0209 	rsb	r2, r4, r9
200036b6:	454c      	cmp	r4, r9
200036b8:	bf94      	ite	ls
200036ba:	2300      	movls	r3, #0
200036bc:	2301      	movhi	r3, #1
200036be:	2a0f      	cmp	r2, #15
200036c0:	bfd8      	it	le
200036c2:	f043 0301 	orrle.w	r3, r3, #1
200036c6:	2b00      	cmp	r3, #0
200036c8:	f000 80a1 	beq.w	2000380e <_malloc_r+0x3b2>
200036cc:	f649 7b5c 	movw	fp, #40796	; 0x9f5c
200036d0:	f8d5 2408 	ldr.w	r2, [r5, #1032]	; 0x408
200036d4:	f2c2 0b00 	movt	fp, #8192	; 0x2000
200036d8:	f8db 3000 	ldr.w	r3, [fp]
200036dc:	3310      	adds	r3, #16
200036de:	191b      	adds	r3, r3, r4
200036e0:	f1b2 3fff 	cmp.w	r2, #4294967295
200036e4:	d006      	beq.n	200036f4 <_malloc_r+0x298>
200036e6:	f503 637e 	add.w	r3, r3, #4064	; 0xfe0
200036ea:	331f      	adds	r3, #31
200036ec:	f423 637e 	bic.w	r3, r3, #4064	; 0xfe0
200036f0:	f023 031f 	bic.w	r3, r3, #31
200036f4:	4619      	mov	r1, r3
200036f6:	4630      	mov	r0, r6
200036f8:	9301      	str	r3, [sp, #4]
200036fa:	f000 fa21 	bl	20003b40 <_sbrk_r>
200036fe:	9b01      	ldr	r3, [sp, #4]
20003700:	f1b0 3fff 	cmp.w	r0, #4294967295
20003704:	4682      	mov	sl, r0
20003706:	f000 80f4 	beq.w	200038f2 <_malloc_r+0x496>
2000370a:	eb08 0109 	add.w	r1, r8, r9
2000370e:	4281      	cmp	r1, r0
20003710:	f200 80ec 	bhi.w	200038ec <_malloc_r+0x490>
20003714:	f8db 2004 	ldr.w	r2, [fp, #4]
20003718:	189a      	adds	r2, r3, r2
2000371a:	4551      	cmp	r1, sl
2000371c:	f8cb 2004 	str.w	r2, [fp, #4]
20003720:	f000 8145 	beq.w	200039ae <_malloc_r+0x552>
20003724:	f8d5 5408 	ldr.w	r5, [r5, #1032]	; 0x408
20003728:	f649 3040 	movw	r0, #39744	; 0x9b40
2000372c:	f2c2 0000 	movt	r0, #8192	; 0x2000
20003730:	f1b5 3fff 	cmp.w	r5, #4294967295
20003734:	bf08      	it	eq
20003736:	f8c0 a408 	streq.w	sl, [r0, #1032]	; 0x408
2000373a:	d003      	beq.n	20003744 <_malloc_r+0x2e8>
2000373c:	4452      	add	r2, sl
2000373e:	1a51      	subs	r1, r2, r1
20003740:	f8cb 1004 	str.w	r1, [fp, #4]
20003744:	f01a 0507 	ands.w	r5, sl, #7
20003748:	4630      	mov	r0, r6
2000374a:	bf17      	itett	ne
2000374c:	f1c5 0508 	rsbne	r5, r5, #8
20003750:	f44f 5580 	moveq.w	r5, #4096	; 0x1000
20003754:	44aa      	addne	sl, r5
20003756:	f505 5580 	addne.w	r5, r5, #4096	; 0x1000
2000375a:	4453      	add	r3, sl
2000375c:	051b      	lsls	r3, r3, #20
2000375e:	0d1b      	lsrs	r3, r3, #20
20003760:	1aed      	subs	r5, r5, r3
20003762:	4629      	mov	r1, r5
20003764:	f000 f9ec 	bl	20003b40 <_sbrk_r>
20003768:	f1b0 3fff 	cmp.w	r0, #4294967295
2000376c:	f000 812c 	beq.w	200039c8 <_malloc_r+0x56c>
20003770:	ebca 0100 	rsb	r1, sl, r0
20003774:	1949      	adds	r1, r1, r5
20003776:	f041 0101 	orr.w	r1, r1, #1
2000377a:	f8db 2004 	ldr.w	r2, [fp, #4]
2000377e:	f649 735c 	movw	r3, #40796	; 0x9f5c
20003782:	f8c7 a008 	str.w	sl, [r7, #8]
20003786:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000378a:	18aa      	adds	r2, r5, r2
2000378c:	45b8      	cmp	r8, r7
2000378e:	f8cb 2004 	str.w	r2, [fp, #4]
20003792:	f8ca 1004 	str.w	r1, [sl, #4]
20003796:	d017      	beq.n	200037c8 <_malloc_r+0x36c>
20003798:	f1b9 0f0f 	cmp.w	r9, #15
2000379c:	f240 80df 	bls.w	2000395e <_malloc_r+0x502>
200037a0:	f1a9 010c 	sub.w	r1, r9, #12
200037a4:	2505      	movs	r5, #5
200037a6:	f021 0107 	bic.w	r1, r1, #7
200037aa:	eb08 0001 	add.w	r0, r8, r1
200037ae:	290f      	cmp	r1, #15
200037b0:	6085      	str	r5, [r0, #8]
200037b2:	6045      	str	r5, [r0, #4]
200037b4:	f8d8 0004 	ldr.w	r0, [r8, #4]
200037b8:	f000 0001 	and.w	r0, r0, #1
200037bc:	ea41 0000 	orr.w	r0, r1, r0
200037c0:	f8c8 0004 	str.w	r0, [r8, #4]
200037c4:	f200 80ac 	bhi.w	20003920 <_malloc_r+0x4c4>
200037c8:	46d0      	mov	r8, sl
200037ca:	f649 735c 	movw	r3, #40796	; 0x9f5c
200037ce:	f8db 102c 	ldr.w	r1, [fp, #44]	; 0x2c
200037d2:	f2c2 0300 	movt	r3, #8192	; 0x2000
200037d6:	428a      	cmp	r2, r1
200037d8:	f8db 1030 	ldr.w	r1, [fp, #48]	; 0x30
200037dc:	bf88      	it	hi
200037de:	62da      	strhi	r2, [r3, #44]	; 0x2c
200037e0:	f649 735c 	movw	r3, #40796	; 0x9f5c
200037e4:	f2c2 0300 	movt	r3, #8192	; 0x2000
200037e8:	428a      	cmp	r2, r1
200037ea:	bf88      	it	hi
200037ec:	631a      	strhi	r2, [r3, #48]	; 0x30
200037ee:	e082      	b.n	200038f6 <_malloc_r+0x49a>
200037f0:	185c      	adds	r4, r3, r1
200037f2:	689a      	ldr	r2, [r3, #8]
200037f4:	68d9      	ldr	r1, [r3, #12]
200037f6:	4630      	mov	r0, r6
200037f8:	6866      	ldr	r6, [r4, #4]
200037fa:	f103 0508 	add.w	r5, r3, #8
200037fe:	608a      	str	r2, [r1, #8]
20003800:	f046 0301 	orr.w	r3, r6, #1
20003804:	60d1      	str	r1, [r2, #12]
20003806:	6063      	str	r3, [r4, #4]
20003808:	f000 f966 	bl	20003ad8 <__malloc_unlock>
2000380c:	e65a      	b.n	200034c4 <_malloc_r+0x68>
2000380e:	eb08 0304 	add.w	r3, r8, r4
20003812:	f042 0201 	orr.w	r2, r2, #1
20003816:	f044 0401 	orr.w	r4, r4, #1
2000381a:	4630      	mov	r0, r6
2000381c:	f8c8 4004 	str.w	r4, [r8, #4]
20003820:	f108 0508 	add.w	r5, r8, #8
20003824:	605a      	str	r2, [r3, #4]
20003826:	60bb      	str	r3, [r7, #8]
20003828:	f000 f956 	bl	20003ad8 <__malloc_unlock>
2000382c:	e64a      	b.n	200034c4 <_malloc_r+0x68>
2000382e:	ea4f 225c 	mov.w	r2, ip, lsr #9
20003832:	2a04      	cmp	r2, #4
20003834:	d954      	bls.n	200038e0 <_malloc_r+0x484>
20003836:	2a14      	cmp	r2, #20
20003838:	f200 8089 	bhi.w	2000394e <_malloc_r+0x4f2>
2000383c:	325b      	adds	r2, #91	; 0x5b
2000383e:	ea4f 08c2 	mov.w	r8, r2, lsl #3
20003842:	44a8      	add	r8, r5
20003844:	f649 3740 	movw	r7, #39744	; 0x9b40
20003848:	f2c2 0700 	movt	r7, #8192	; 0x2000
2000384c:	f8d8 0008 	ldr.w	r0, [r8, #8]
20003850:	4540      	cmp	r0, r8
20003852:	d103      	bne.n	2000385c <_malloc_r+0x400>
20003854:	e06f      	b.n	20003936 <_malloc_r+0x4da>
20003856:	6880      	ldr	r0, [r0, #8]
20003858:	4580      	cmp	r8, r0
2000385a:	d004      	beq.n	20003866 <_malloc_r+0x40a>
2000385c:	6842      	ldr	r2, [r0, #4]
2000385e:	f022 0203 	bic.w	r2, r2, #3
20003862:	4594      	cmp	ip, r2
20003864:	d3f7      	bcc.n	20003856 <_malloc_r+0x3fa>
20003866:	f8d0 c00c 	ldr.w	ip, [r0, #12]
2000386a:	f8c3 c00c 	str.w	ip, [r3, #12]
2000386e:	6098      	str	r0, [r3, #8]
20003870:	687a      	ldr	r2, [r7, #4]
20003872:	60c3      	str	r3, [r0, #12]
20003874:	f8cc 3008 	str.w	r3, [ip, #8]
20003878:	e68a      	b.n	20003590 <_malloc_r+0x134>
2000387a:	191f      	adds	r7, r3, r4
2000387c:	4630      	mov	r0, r6
2000387e:	f044 0401 	orr.w	r4, r4, #1
20003882:	60cf      	str	r7, [r1, #12]
20003884:	605c      	str	r4, [r3, #4]
20003886:	f103 0508 	add.w	r5, r3, #8
2000388a:	50ba      	str	r2, [r7, r2]
2000388c:	f042 0201 	orr.w	r2, r2, #1
20003890:	608f      	str	r7, [r1, #8]
20003892:	607a      	str	r2, [r7, #4]
20003894:	60b9      	str	r1, [r7, #8]
20003896:	60f9      	str	r1, [r7, #12]
20003898:	f000 f91e 	bl	20003ad8 <__malloc_unlock>
2000389c:	e612      	b.n	200034c4 <_malloc_r+0x68>
2000389e:	f10a 0a01 	add.w	sl, sl, #1
200038a2:	f01a 0f03 	tst.w	sl, #3
200038a6:	d05f      	beq.n	20003968 <_malloc_r+0x50c>
200038a8:	f103 0808 	add.w	r8, r3, #8
200038ac:	e689      	b.n	200035c2 <_malloc_r+0x166>
200038ae:	f103 0208 	add.w	r2, r3, #8
200038b2:	68d3      	ldr	r3, [r2, #12]
200038b4:	429a      	cmp	r2, r3
200038b6:	bf08      	it	eq
200038b8:	f10e 0e02 	addeq.w	lr, lr, #2
200038bc:	f43f ae36 	beq.w	2000352c <_malloc_r+0xd0>
200038c0:	e5ef      	b.n	200034a2 <_malloc_r+0x46>
200038c2:	461d      	mov	r5, r3
200038c4:	1819      	adds	r1, r3, r0
200038c6:	68da      	ldr	r2, [r3, #12]
200038c8:	4630      	mov	r0, r6
200038ca:	f855 3f08 	ldr.w	r3, [r5, #8]!
200038ce:	684c      	ldr	r4, [r1, #4]
200038d0:	6093      	str	r3, [r2, #8]
200038d2:	f044 0401 	orr.w	r4, r4, #1
200038d6:	60da      	str	r2, [r3, #12]
200038d8:	604c      	str	r4, [r1, #4]
200038da:	f000 f8fd 	bl	20003ad8 <__malloc_unlock>
200038de:	e5f1      	b.n	200034c4 <_malloc_r+0x68>
200038e0:	ea4f 129c 	mov.w	r2, ip, lsr #6
200038e4:	3238      	adds	r2, #56	; 0x38
200038e6:	ea4f 08c2 	mov.w	r8, r2, lsl #3
200038ea:	e7aa      	b.n	20003842 <_malloc_r+0x3e6>
200038ec:	45b8      	cmp	r8, r7
200038ee:	f43f af11 	beq.w	20003714 <_malloc_r+0x2b8>
200038f2:	f8d7 8008 	ldr.w	r8, [r7, #8]
200038f6:	f8d8 2004 	ldr.w	r2, [r8, #4]
200038fa:	f022 0203 	bic.w	r2, r2, #3
200038fe:	4294      	cmp	r4, r2
20003900:	bf94      	ite	ls
20003902:	2300      	movls	r3, #0
20003904:	2301      	movhi	r3, #1
20003906:	1b12      	subs	r2, r2, r4
20003908:	2a0f      	cmp	r2, #15
2000390a:	bfd8      	it	le
2000390c:	f043 0301 	orrle.w	r3, r3, #1
20003910:	2b00      	cmp	r3, #0
20003912:	f43f af7c 	beq.w	2000380e <_malloc_r+0x3b2>
20003916:	4630      	mov	r0, r6
20003918:	2500      	movs	r5, #0
2000391a:	f000 f8dd 	bl	20003ad8 <__malloc_unlock>
2000391e:	e5d1      	b.n	200034c4 <_malloc_r+0x68>
20003920:	f108 0108 	add.w	r1, r8, #8
20003924:	4630      	mov	r0, r6
20003926:	9301      	str	r3, [sp, #4]
20003928:	f003 f816 	bl	20006958 <_free_r>
2000392c:	9b01      	ldr	r3, [sp, #4]
2000392e:	f8d7 8008 	ldr.w	r8, [r7, #8]
20003932:	685a      	ldr	r2, [r3, #4]
20003934:	e749      	b.n	200037ca <_malloc_r+0x36e>
20003936:	f04f 0a01 	mov.w	sl, #1
2000393a:	f8d7 8004 	ldr.w	r8, [r7, #4]
2000393e:	1092      	asrs	r2, r2, #2
20003940:	4684      	mov	ip, r0
20003942:	fa0a f202 	lsl.w	r2, sl, r2
20003946:	ea48 0202 	orr.w	r2, r8, r2
2000394a:	607a      	str	r2, [r7, #4]
2000394c:	e78d      	b.n	2000386a <_malloc_r+0x40e>
2000394e:	2a54      	cmp	r2, #84	; 0x54
20003950:	d824      	bhi.n	2000399c <_malloc_r+0x540>
20003952:	ea4f 321c 	mov.w	r2, ip, lsr #12
20003956:	326e      	adds	r2, #110	; 0x6e
20003958:	ea4f 08c2 	mov.w	r8, r2, lsl #3
2000395c:	e771      	b.n	20003842 <_malloc_r+0x3e6>
2000395e:	2301      	movs	r3, #1
20003960:	46d0      	mov	r8, sl
20003962:	f8ca 3004 	str.w	r3, [sl, #4]
20003966:	e7c6      	b.n	200038f6 <_malloc_r+0x49a>
20003968:	464a      	mov	r2, r9
2000396a:	f01e 0f03 	tst.w	lr, #3
2000396e:	4613      	mov	r3, r2
20003970:	f10e 3eff 	add.w	lr, lr, #4294967295
20003974:	d033      	beq.n	200039de <_malloc_r+0x582>
20003976:	f853 2908 	ldr.w	r2, [r3], #-8
2000397a:	429a      	cmp	r2, r3
2000397c:	d0f5      	beq.n	2000396a <_malloc_r+0x50e>
2000397e:	687b      	ldr	r3, [r7, #4]
20003980:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
20003984:	459c      	cmp	ip, r3
20003986:	f63f ae8e 	bhi.w	200036a6 <_malloc_r+0x24a>
2000398a:	f1bc 0f00 	cmp.w	ip, #0
2000398e:	f43f ae8a 	beq.w	200036a6 <_malloc_r+0x24a>
20003992:	ea1c 0f03 	tst.w	ip, r3
20003996:	d027      	beq.n	200039e8 <_malloc_r+0x58c>
20003998:	46d6      	mov	lr, sl
2000399a:	e60e      	b.n	200035ba <_malloc_r+0x15e>
2000399c:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
200039a0:	d815      	bhi.n	200039ce <_malloc_r+0x572>
200039a2:	ea4f 32dc 	mov.w	r2, ip, lsr #15
200039a6:	3277      	adds	r2, #119	; 0x77
200039a8:	ea4f 08c2 	mov.w	r8, r2, lsl #3
200039ac:	e749      	b.n	20003842 <_malloc_r+0x3e6>
200039ae:	0508      	lsls	r0, r1, #20
200039b0:	0d00      	lsrs	r0, r0, #20
200039b2:	2800      	cmp	r0, #0
200039b4:	f47f aeb6 	bne.w	20003724 <_malloc_r+0x2c8>
200039b8:	f8d7 8008 	ldr.w	r8, [r7, #8]
200039bc:	444b      	add	r3, r9
200039be:	f043 0301 	orr.w	r3, r3, #1
200039c2:	f8c8 3004 	str.w	r3, [r8, #4]
200039c6:	e700      	b.n	200037ca <_malloc_r+0x36e>
200039c8:	2101      	movs	r1, #1
200039ca:	2500      	movs	r5, #0
200039cc:	e6d5      	b.n	2000377a <_malloc_r+0x31e>
200039ce:	f240 5054 	movw	r0, #1364	; 0x554
200039d2:	4282      	cmp	r2, r0
200039d4:	d90d      	bls.n	200039f2 <_malloc_r+0x596>
200039d6:	f44f 787c 	mov.w	r8, #1008	; 0x3f0
200039da:	227e      	movs	r2, #126	; 0x7e
200039dc:	e731      	b.n	20003842 <_malloc_r+0x3e6>
200039de:	687b      	ldr	r3, [r7, #4]
200039e0:	ea23 030c 	bic.w	r3, r3, ip
200039e4:	607b      	str	r3, [r7, #4]
200039e6:	e7cb      	b.n	20003980 <_malloc_r+0x524>
200039e8:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
200039ec:	f10a 0a04 	add.w	sl, sl, #4
200039f0:	e7cf      	b.n	20003992 <_malloc_r+0x536>
200039f2:	ea4f 429c 	mov.w	r2, ip, lsr #18
200039f6:	327c      	adds	r2, #124	; 0x7c
200039f8:	ea4f 08c2 	mov.w	r8, r2, lsl #3
200039fc:	e721      	b.n	20003842 <_malloc_r+0x3e6>
200039fe:	bf00      	nop

20003a00 <memset>:
20003a00:	2a03      	cmp	r2, #3
20003a02:	b2c9      	uxtb	r1, r1
20003a04:	b430      	push	{r4, r5}
20003a06:	d807      	bhi.n	20003a18 <memset+0x18>
20003a08:	b122      	cbz	r2, 20003a14 <memset+0x14>
20003a0a:	2300      	movs	r3, #0
20003a0c:	54c1      	strb	r1, [r0, r3]
20003a0e:	3301      	adds	r3, #1
20003a10:	4293      	cmp	r3, r2
20003a12:	d1fb      	bne.n	20003a0c <memset+0xc>
20003a14:	bc30      	pop	{r4, r5}
20003a16:	4770      	bx	lr
20003a18:	eb00 0c02 	add.w	ip, r0, r2
20003a1c:	4603      	mov	r3, r0
20003a1e:	e001      	b.n	20003a24 <memset+0x24>
20003a20:	f803 1c01 	strb.w	r1, [r3, #-1]
20003a24:	f003 0403 	and.w	r4, r3, #3
20003a28:	461a      	mov	r2, r3
20003a2a:	3301      	adds	r3, #1
20003a2c:	2c00      	cmp	r4, #0
20003a2e:	d1f7      	bne.n	20003a20 <memset+0x20>
20003a30:	f04f 3301 	mov.w	r3, #16843009	; 0x1010101
20003a34:	ebc2 040c 	rsb	r4, r2, ip
20003a38:	fb03 f301 	mul.w	r3, r3, r1
20003a3c:	e01f      	b.n	20003a7e <memset+0x7e>
20003a3e:	f842 3c40 	str.w	r3, [r2, #-64]
20003a42:	f842 3c3c 	str.w	r3, [r2, #-60]
20003a46:	f842 3c38 	str.w	r3, [r2, #-56]
20003a4a:	f842 3c34 	str.w	r3, [r2, #-52]
20003a4e:	f842 3c30 	str.w	r3, [r2, #-48]
20003a52:	f842 3c2c 	str.w	r3, [r2, #-44]
20003a56:	f842 3c28 	str.w	r3, [r2, #-40]
20003a5a:	f842 3c24 	str.w	r3, [r2, #-36]
20003a5e:	f842 3c20 	str.w	r3, [r2, #-32]
20003a62:	f842 3c1c 	str.w	r3, [r2, #-28]
20003a66:	f842 3c18 	str.w	r3, [r2, #-24]
20003a6a:	f842 3c14 	str.w	r3, [r2, #-20]
20003a6e:	f842 3c10 	str.w	r3, [r2, #-16]
20003a72:	f842 3c0c 	str.w	r3, [r2, #-12]
20003a76:	f842 3c08 	str.w	r3, [r2, #-8]
20003a7a:	f842 3c04 	str.w	r3, [r2, #-4]
20003a7e:	4615      	mov	r5, r2
20003a80:	3240      	adds	r2, #64	; 0x40
20003a82:	2c3f      	cmp	r4, #63	; 0x3f
20003a84:	f1a4 0440 	sub.w	r4, r4, #64	; 0x40
20003a88:	dcd9      	bgt.n	20003a3e <memset+0x3e>
20003a8a:	462a      	mov	r2, r5
20003a8c:	ebc5 040c 	rsb	r4, r5, ip
20003a90:	e007      	b.n	20003aa2 <memset+0xa2>
20003a92:	f842 3c10 	str.w	r3, [r2, #-16]
20003a96:	f842 3c0c 	str.w	r3, [r2, #-12]
20003a9a:	f842 3c08 	str.w	r3, [r2, #-8]
20003a9e:	f842 3c04 	str.w	r3, [r2, #-4]
20003aa2:	4615      	mov	r5, r2
20003aa4:	3210      	adds	r2, #16
20003aa6:	2c0f      	cmp	r4, #15
20003aa8:	f1a4 0410 	sub.w	r4, r4, #16
20003aac:	dcf1      	bgt.n	20003a92 <memset+0x92>
20003aae:	462a      	mov	r2, r5
20003ab0:	ebc5 050c 	rsb	r5, r5, ip
20003ab4:	e001      	b.n	20003aba <memset+0xba>
20003ab6:	f842 3c04 	str.w	r3, [r2, #-4]
20003aba:	4614      	mov	r4, r2
20003abc:	3204      	adds	r2, #4
20003abe:	2d03      	cmp	r5, #3
20003ac0:	f1a5 0504 	sub.w	r5, r5, #4
20003ac4:	dcf7      	bgt.n	20003ab6 <memset+0xb6>
20003ac6:	e001      	b.n	20003acc <memset+0xcc>
20003ac8:	f804 1b01 	strb.w	r1, [r4], #1
20003acc:	4564      	cmp	r4, ip
20003ace:	d3fb      	bcc.n	20003ac8 <memset+0xc8>
20003ad0:	e7a0      	b.n	20003a14 <memset+0x14>
20003ad2:	bf00      	nop

20003ad4 <__malloc_lock>:
20003ad4:	4770      	bx	lr
20003ad6:	bf00      	nop

20003ad8 <__malloc_unlock>:
20003ad8:	4770      	bx	lr
20003ada:	bf00      	nop

20003adc <printf>:
20003adc:	b40f      	push	{r0, r1, r2, r3}
20003ade:	f649 234c 	movw	r3, #39500	; 0x9a4c
20003ae2:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003ae6:	b510      	push	{r4, lr}
20003ae8:	681c      	ldr	r4, [r3, #0]
20003aea:	b082      	sub	sp, #8
20003aec:	b124      	cbz	r4, 20003af8 <printf+0x1c>
20003aee:	69a3      	ldr	r3, [r4, #24]
20003af0:	b913      	cbnz	r3, 20003af8 <printf+0x1c>
20003af2:	4620      	mov	r0, r4
20003af4:	f002 feac 	bl	20006850 <__sinit>
20003af8:	4620      	mov	r0, r4
20003afa:	ac05      	add	r4, sp, #20
20003afc:	9a04      	ldr	r2, [sp, #16]
20003afe:	4623      	mov	r3, r4
20003b00:	6881      	ldr	r1, [r0, #8]
20003b02:	9401      	str	r4, [sp, #4]
20003b04:	f000 f842 	bl	20003b8c <_vfprintf_r>
20003b08:	b002      	add	sp, #8
20003b0a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
20003b0e:	b004      	add	sp, #16
20003b10:	4770      	bx	lr
20003b12:	bf00      	nop

20003b14 <_printf_r>:
20003b14:	b40e      	push	{r1, r2, r3}
20003b16:	b510      	push	{r4, lr}
20003b18:	4604      	mov	r4, r0
20003b1a:	b083      	sub	sp, #12
20003b1c:	b118      	cbz	r0, 20003b26 <_printf_r+0x12>
20003b1e:	6983      	ldr	r3, [r0, #24]
20003b20:	b90b      	cbnz	r3, 20003b26 <_printf_r+0x12>
20003b22:	f002 fe95 	bl	20006850 <__sinit>
20003b26:	4620      	mov	r0, r4
20003b28:	ac06      	add	r4, sp, #24
20003b2a:	9a05      	ldr	r2, [sp, #20]
20003b2c:	4623      	mov	r3, r4
20003b2e:	6881      	ldr	r1, [r0, #8]
20003b30:	9401      	str	r4, [sp, #4]
20003b32:	f000 f82b 	bl	20003b8c <_vfprintf_r>
20003b36:	b003      	add	sp, #12
20003b38:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
20003b3c:	b003      	add	sp, #12
20003b3e:	4770      	bx	lr

20003b40 <_sbrk_r>:
20003b40:	b538      	push	{r3, r4, r5, lr}
20003b42:	f24a 14d8 	movw	r4, #41432	; 0xa1d8
20003b46:	f2c2 0400 	movt	r4, #8192	; 0x2000
20003b4a:	4605      	mov	r5, r0
20003b4c:	4608      	mov	r0, r1
20003b4e:	2300      	movs	r3, #0
20003b50:	6023      	str	r3, [r4, #0]
20003b52:	f7fd faf3 	bl	2000113c <_sbrk>
20003b56:	f1b0 3fff 	cmp.w	r0, #4294967295
20003b5a:	d000      	beq.n	20003b5e <_sbrk_r+0x1e>
20003b5c:	bd38      	pop	{r3, r4, r5, pc}
20003b5e:	6823      	ldr	r3, [r4, #0]
20003b60:	2b00      	cmp	r3, #0
20003b62:	d0fb      	beq.n	20003b5c <_sbrk_r+0x1c>
20003b64:	602b      	str	r3, [r5, #0]
20003b66:	bd38      	pop	{r3, r4, r5, pc}

20003b68 <_times_r>:
20003b68:	4608      	mov	r0, r1
20003b6a:	f7fd bb31 	b.w	200011d0 <_times>
20003b6e:	bf00      	nop

20003b70 <__sprint_r>:
20003b70:	6893      	ldr	r3, [r2, #8]
20003b72:	b510      	push	{r4, lr}
20003b74:	4614      	mov	r4, r2
20003b76:	b913      	cbnz	r3, 20003b7e <__sprint_r+0xe>
20003b78:	6053      	str	r3, [r2, #4]
20003b7a:	4618      	mov	r0, r3
20003b7c:	bd10      	pop	{r4, pc}
20003b7e:	f002 ffcb 	bl	20006b18 <__sfvwrite_r>
20003b82:	2300      	movs	r3, #0
20003b84:	6063      	str	r3, [r4, #4]
20003b86:	60a3      	str	r3, [r4, #8]
20003b88:	bd10      	pop	{r4, pc}
20003b8a:	bf00      	nop

20003b8c <_vfprintf_r>:
20003b8c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
20003b90:	f5ad 6dae 	sub.w	sp, sp, #1392	; 0x570
20003b94:	b083      	sub	sp, #12
20003b96:	460e      	mov	r6, r1
20003b98:	4615      	mov	r5, r2
20003b9a:	469a      	mov	sl, r3
20003b9c:	4681      	mov	r9, r0
20003b9e:	f003 f9ab 	bl	20006ef8 <_localeconv_r>
20003ba2:	6800      	ldr	r0, [r0, #0]
20003ba4:	901d      	str	r0, [sp, #116]	; 0x74
20003ba6:	f1b9 0f00 	cmp.w	r9, #0
20003baa:	d004      	beq.n	20003bb6 <_vfprintf_r+0x2a>
20003bac:	f8d9 3018 	ldr.w	r3, [r9, #24]
20003bb0:	2b00      	cmp	r3, #0
20003bb2:	f000 815a 	beq.w	20003e6a <_vfprintf_r+0x2de>
20003bb6:	f649 0338 	movw	r3, #38968	; 0x9838
20003bba:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003bbe:	429e      	cmp	r6, r3
20003bc0:	bf08      	it	eq
20003bc2:	f8d9 6004 	ldreq.w	r6, [r9, #4]
20003bc6:	d010      	beq.n	20003bea <_vfprintf_r+0x5e>
20003bc8:	f649 0358 	movw	r3, #39000	; 0x9858
20003bcc:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003bd0:	429e      	cmp	r6, r3
20003bd2:	bf08      	it	eq
20003bd4:	f8d9 6008 	ldreq.w	r6, [r9, #8]
20003bd8:	d007      	beq.n	20003bea <_vfprintf_r+0x5e>
20003bda:	f649 0378 	movw	r3, #39032	; 0x9878
20003bde:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003be2:	429e      	cmp	r6, r3
20003be4:	bf08      	it	eq
20003be6:	f8d9 600c 	ldreq.w	r6, [r9, #12]
20003bea:	f8b6 c00c 	ldrh.w	ip, [r6, #12]
20003bee:	fa1f f38c 	uxth.w	r3, ip
20003bf2:	f413 5f00 	tst.w	r3, #8192	; 0x2000
20003bf6:	d109      	bne.n	20003c0c <_vfprintf_r+0x80>
20003bf8:	f44c 5c00 	orr.w	ip, ip, #8192	; 0x2000
20003bfc:	6e72      	ldr	r2, [r6, #100]	; 0x64
20003bfe:	f8a6 c00c 	strh.w	ip, [r6, #12]
20003c02:	fa1f f38c 	uxth.w	r3, ip
20003c06:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
20003c0a:	6672      	str	r2, [r6, #100]	; 0x64
20003c0c:	f013 0f08 	tst.w	r3, #8
20003c10:	f001 8301 	beq.w	20005216 <_vfprintf_r+0x168a>
20003c14:	6932      	ldr	r2, [r6, #16]
20003c16:	2a00      	cmp	r2, #0
20003c18:	f001 82fd 	beq.w	20005216 <_vfprintf_r+0x168a>
20003c1c:	f003 031a 	and.w	r3, r3, #26
20003c20:	2b0a      	cmp	r3, #10
20003c22:	f000 80e0 	beq.w	20003de6 <_vfprintf_r+0x25a>
20003c26:	2200      	movs	r2, #0
20003c28:	9212      	str	r2, [sp, #72]	; 0x48
20003c2a:	921a      	str	r2, [sp, #104]	; 0x68
20003c2c:	2300      	movs	r3, #0
20003c2e:	921c      	str	r2, [sp, #112]	; 0x70
20003c30:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20003c34:	9211      	str	r2, [sp, #68]	; 0x44
20003c36:	3404      	adds	r4, #4
20003c38:	9219      	str	r2, [sp, #100]	; 0x64
20003c3a:	f50d 62a4 	add.w	r2, sp, #1312	; 0x520
20003c3e:	931b      	str	r3, [sp, #108]	; 0x6c
20003c40:	3204      	adds	r2, #4
20003c42:	f50d 6390 	add.w	r3, sp, #1152	; 0x480
20003c46:	3228      	adds	r2, #40	; 0x28
20003c48:	3303      	adds	r3, #3
20003c4a:	9218      	str	r2, [sp, #96]	; 0x60
20003c4c:	9307      	str	r3, [sp, #28]
20003c4e:	2300      	movs	r3, #0
20003c50:	f8cd 454c 	str.w	r4, [sp, #1356]	; 0x54c
20003c54:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20003c58:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
20003c5c:	782b      	ldrb	r3, [r5, #0]
20003c5e:	1e1a      	subs	r2, r3, #0
20003c60:	bf18      	it	ne
20003c62:	2201      	movne	r2, #1
20003c64:	2b25      	cmp	r3, #37	; 0x25
20003c66:	bf0c      	ite	eq
20003c68:	2200      	moveq	r2, #0
20003c6a:	f002 0201 	andne.w	r2, r2, #1
20003c6e:	b332      	cbz	r2, 20003cbe <_vfprintf_r+0x132>
20003c70:	462f      	mov	r7, r5
20003c72:	f817 3f01 	ldrb.w	r3, [r7, #1]!
20003c76:	1e1a      	subs	r2, r3, #0
20003c78:	bf18      	it	ne
20003c7a:	2201      	movne	r2, #1
20003c7c:	2b25      	cmp	r3, #37	; 0x25
20003c7e:	bf0c      	ite	eq
20003c80:	2200      	moveq	r2, #0
20003c82:	f002 0201 	andne.w	r2, r2, #1
20003c86:	2a00      	cmp	r2, #0
20003c88:	d1f3      	bne.n	20003c72 <_vfprintf_r+0xe6>
20003c8a:	ebb7 0805 	subs.w	r8, r7, r5
20003c8e:	bf08      	it	eq
20003c90:	463d      	moveq	r5, r7
20003c92:	d014      	beq.n	20003cbe <_vfprintf_r+0x132>
20003c94:	f8c4 8004 	str.w	r8, [r4, #4]
20003c98:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20003c9c:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20003ca0:	3301      	adds	r3, #1
20003ca2:	6025      	str	r5, [r4, #0]
20003ca4:	2b07      	cmp	r3, #7
20003ca6:	4442      	add	r2, r8
20003ca8:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20003cac:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20003cb0:	dc78      	bgt.n	20003da4 <_vfprintf_r+0x218>
20003cb2:	3408      	adds	r4, #8
20003cb4:	9811      	ldr	r0, [sp, #68]	; 0x44
20003cb6:	463d      	mov	r5, r7
20003cb8:	4440      	add	r0, r8
20003cba:	9011      	str	r0, [sp, #68]	; 0x44
20003cbc:	783b      	ldrb	r3, [r7, #0]
20003cbe:	2b00      	cmp	r3, #0
20003cc0:	d07c      	beq.n	20003dbc <_vfprintf_r+0x230>
20003cc2:	1c6b      	adds	r3, r5, #1
20003cc4:	f04f 37ff 	mov.w	r7, #4294967295
20003cc8:	202b      	movs	r0, #43	; 0x2b
20003cca:	f04f 0c20 	mov.w	ip, #32
20003cce:	2100      	movs	r1, #0
20003cd0:	f04f 0200 	mov.w	r2, #0
20003cd4:	910f      	str	r1, [sp, #60]	; 0x3c
20003cd6:	f88d 2577 	strb.w	r2, [sp, #1399]	; 0x577
20003cda:	f8cd a02c 	str.w	sl, [sp, #44]	; 0x2c
20003cde:	786a      	ldrb	r2, [r5, #1]
20003ce0:	910a      	str	r1, [sp, #40]	; 0x28
20003ce2:	1c5d      	adds	r5, r3, #1
20003ce4:	f1a2 0320 	sub.w	r3, r2, #32
20003ce8:	2b58      	cmp	r3, #88	; 0x58
20003cea:	f200 8286 	bhi.w	200041fa <_vfprintf_r+0x66e>
20003cee:	e8df f013 	tbh	[pc, r3, lsl #1]
20003cf2:	0298      	.short	0x0298
20003cf4:	02840284 	.word	0x02840284
20003cf8:	028402a4 	.word	0x028402a4
20003cfc:	02840284 	.word	0x02840284
20003d00:	02840284 	.word	0x02840284
20003d04:	02ad0284 	.word	0x02ad0284
20003d08:	028402ba 	.word	0x028402ba
20003d0c:	02ca02c1 	.word	0x02ca02c1
20003d10:	02e70284 	.word	0x02e70284
20003d14:	02f002f0 	.word	0x02f002f0
20003d18:	02f002f0 	.word	0x02f002f0
20003d1c:	02f002f0 	.word	0x02f002f0
20003d20:	02f002f0 	.word	0x02f002f0
20003d24:	028402f0 	.word	0x028402f0
20003d28:	02840284 	.word	0x02840284
20003d2c:	02840284 	.word	0x02840284
20003d30:	02840284 	.word	0x02840284
20003d34:	02840284 	.word	0x02840284
20003d38:	03040284 	.word	0x03040284
20003d3c:	02840326 	.word	0x02840326
20003d40:	02840326 	.word	0x02840326
20003d44:	02840284 	.word	0x02840284
20003d48:	036a0284 	.word	0x036a0284
20003d4c:	02840284 	.word	0x02840284
20003d50:	02840481 	.word	0x02840481
20003d54:	02840284 	.word	0x02840284
20003d58:	02840284 	.word	0x02840284
20003d5c:	02840414 	.word	0x02840414
20003d60:	042f0284 	.word	0x042f0284
20003d64:	02840284 	.word	0x02840284
20003d68:	02840284 	.word	0x02840284
20003d6c:	02840284 	.word	0x02840284
20003d70:	02840284 	.word	0x02840284
20003d74:	02840284 	.word	0x02840284
20003d78:	0465044f 	.word	0x0465044f
20003d7c:	03260326 	.word	0x03260326
20003d80:	03730326 	.word	0x03730326
20003d84:	02840465 	.word	0x02840465
20003d88:	03790284 	.word	0x03790284
20003d8c:	03850284 	.word	0x03850284
20003d90:	03ad0396 	.word	0x03ad0396
20003d94:	0284040a 	.word	0x0284040a
20003d98:	028403cc 	.word	0x028403cc
20003d9c:	028403f4 	.word	0x028403f4
20003da0:	00c00284 	.word	0x00c00284
20003da4:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20003da8:	4648      	mov	r0, r9
20003daa:	4631      	mov	r1, r6
20003dac:	320c      	adds	r2, #12
20003dae:	f7ff fedf 	bl	20003b70 <__sprint_r>
20003db2:	b958      	cbnz	r0, 20003dcc <_vfprintf_r+0x240>
20003db4:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20003db8:	3404      	adds	r4, #4
20003dba:	e77b      	b.n	20003cb4 <_vfprintf_r+0x128>
20003dbc:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
20003dc0:	2b00      	cmp	r3, #0
20003dc2:	f041 8192 	bne.w	200050ea <_vfprintf_r+0x155e>
20003dc6:	2300      	movs	r3, #0
20003dc8:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20003dcc:	89b3      	ldrh	r3, [r6, #12]
20003dce:	f013 0f40 	tst.w	r3, #64	; 0x40
20003dd2:	d002      	beq.n	20003dda <_vfprintf_r+0x24e>
20003dd4:	f04f 30ff 	mov.w	r0, #4294967295
20003dd8:	9011      	str	r0, [sp, #68]	; 0x44
20003dda:	9811      	ldr	r0, [sp, #68]	; 0x44
20003ddc:	b05f      	add	sp, #380	; 0x17c
20003dde:	f50d 6d80 	add.w	sp, sp, #1024	; 0x400
20003de2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
20003de6:	f9b6 300e 	ldrsh.w	r3, [r6, #14]
20003dea:	2b00      	cmp	r3, #0
20003dec:	f6ff af1b 	blt.w	20003c26 <_vfprintf_r+0x9a>
20003df0:	6a37      	ldr	r7, [r6, #32]
20003df2:	f02c 0c02 	bic.w	ip, ip, #2
20003df6:	f8d6 e028 	ldr.w	lr, [r6, #40]	; 0x28
20003dfa:	f50d 648e 	add.w	r4, sp, #1136	; 0x470
20003dfe:	f8ad c488 	strh.w	ip, [sp, #1160]	; 0x488
20003e02:	340c      	adds	r4, #12
20003e04:	f8b6 c00e 	ldrh.w	ip, [r6, #14]
20003e08:	462a      	mov	r2, r5
20003e0a:	4653      	mov	r3, sl
20003e0c:	4648      	mov	r0, r9
20003e0e:	4621      	mov	r1, r4
20003e10:	ad1f      	add	r5, sp, #124	; 0x7c
20003e12:	f8cd 749c 	str.w	r7, [sp, #1180]	; 0x49c
20003e16:	2700      	movs	r7, #0
20003e18:	f8cd 548c 	str.w	r5, [sp, #1164]	; 0x48c
20003e1c:	f8cd 547c 	str.w	r5, [sp, #1148]	; 0x47c
20003e20:	f44f 6580 	mov.w	r5, #1024	; 0x400
20003e24:	f8cd e4a4 	str.w	lr, [sp, #1188]	; 0x4a4
20003e28:	f8ad c48a 	strh.w	ip, [sp, #1162]	; 0x48a
20003e2c:	f8cd 5490 	str.w	r5, [sp, #1168]	; 0x490
20003e30:	f8cd 7494 	str.w	r7, [sp, #1172]	; 0x494
20003e34:	f8cd 5484 	str.w	r5, [sp, #1156]	; 0x484
20003e38:	f7ff fea8 	bl	20003b8c <_vfprintf_r>
20003e3c:	2800      	cmp	r0, #0
20003e3e:	9011      	str	r0, [sp, #68]	; 0x44
20003e40:	db09      	blt.n	20003e56 <_vfprintf_r+0x2ca>
20003e42:	4621      	mov	r1, r4
20003e44:	4648      	mov	r0, r9
20003e46:	f002 fb93 	bl	20006570 <_fflush_r>
20003e4a:	9911      	ldr	r1, [sp, #68]	; 0x44
20003e4c:	42b8      	cmp	r0, r7
20003e4e:	bf18      	it	ne
20003e50:	f04f 31ff 	movne.w	r1, #4294967295
20003e54:	9111      	str	r1, [sp, #68]	; 0x44
20003e56:	f8bd 3488 	ldrh.w	r3, [sp, #1160]	; 0x488
20003e5a:	f013 0f40 	tst.w	r3, #64	; 0x40
20003e5e:	d0bc      	beq.n	20003dda <_vfprintf_r+0x24e>
20003e60:	89b3      	ldrh	r3, [r6, #12]
20003e62:	f043 0340 	orr.w	r3, r3, #64	; 0x40
20003e66:	81b3      	strh	r3, [r6, #12]
20003e68:	e7b7      	b.n	20003dda <_vfprintf_r+0x24e>
20003e6a:	4648      	mov	r0, r9
20003e6c:	f002 fcf0 	bl	20006850 <__sinit>
20003e70:	e6a1      	b.n	20003bb6 <_vfprintf_r+0x2a>
20003e72:	980a      	ldr	r0, [sp, #40]	; 0x28
20003e74:	f649 0c08 	movw	ip, #38920	; 0x9808
20003e78:	f2c2 0c00 	movt	ip, #8192	; 0x2000
20003e7c:	9216      	str	r2, [sp, #88]	; 0x58
20003e7e:	f010 0f20 	tst.w	r0, #32
20003e82:	f8cd c064 	str.w	ip, [sp, #100]	; 0x64
20003e86:	f000 836e 	beq.w	20004566 <_vfprintf_r+0x9da>
20003e8a:	990b      	ldr	r1, [sp, #44]	; 0x2c
20003e8c:	1dcb      	adds	r3, r1, #7
20003e8e:	f023 0307 	bic.w	r3, r3, #7
20003e92:	f103 0208 	add.w	r2, r3, #8
20003e96:	920b      	str	r2, [sp, #44]	; 0x2c
20003e98:	e9d3 ab00 	ldrd	sl, fp, [r3]
20003e9c:	ea5a 020b 	orrs.w	r2, sl, fp
20003ea0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20003ea2:	bf0c      	ite	eq
20003ea4:	2200      	moveq	r2, #0
20003ea6:	2201      	movne	r2, #1
20003ea8:	4213      	tst	r3, r2
20003eaa:	f040 866b 	bne.w	20004b84 <_vfprintf_r+0xff8>
20003eae:	2302      	movs	r3, #2
20003eb0:	f04f 0100 	mov.w	r1, #0
20003eb4:	f88d 1577 	strb.w	r1, [sp, #1399]	; 0x577
20003eb8:	2f00      	cmp	r7, #0
20003eba:	bfa2      	ittt	ge
20003ebc:	f8dd c028 	ldrge.w	ip, [sp, #40]	; 0x28
20003ec0:	f02c 0c80 	bicge.w	ip, ip, #128	; 0x80
20003ec4:	f8cd c028 	strge.w	ip, [sp, #40]	; 0x28
20003ec8:	2f00      	cmp	r7, #0
20003eca:	bf18      	it	ne
20003ecc:	f042 0201 	orrne.w	r2, r2, #1
20003ed0:	2a00      	cmp	r2, #0
20003ed2:	f000 841e 	beq.w	20004712 <_vfprintf_r+0xb86>
20003ed6:	2b01      	cmp	r3, #1
20003ed8:	f000 85de 	beq.w	20004a98 <_vfprintf_r+0xf0c>
20003edc:	2b02      	cmp	r3, #2
20003ede:	f000 85c1 	beq.w	20004a64 <_vfprintf_r+0xed8>
20003ee2:	9918      	ldr	r1, [sp, #96]	; 0x60
20003ee4:	9113      	str	r1, [sp, #76]	; 0x4c
20003ee6:	ea4f 08da 	mov.w	r8, sl, lsr #3
20003eea:	ea4f 0cdb 	mov.w	ip, fp, lsr #3
20003eee:	ea48 784b 	orr.w	r8, r8, fp, lsl #29
20003ef2:	f00a 0007 	and.w	r0, sl, #7
20003ef6:	46e3      	mov	fp, ip
20003ef8:	46c2      	mov	sl, r8
20003efa:	3030      	adds	r0, #48	; 0x30
20003efc:	ea5a 020b 	orrs.w	r2, sl, fp
20003f00:	f801 0d01 	strb.w	r0, [r1, #-1]!
20003f04:	d1ef      	bne.n	20003ee6 <_vfprintf_r+0x35a>
20003f06:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
20003f0a:	9113      	str	r1, [sp, #76]	; 0x4c
20003f0c:	f01c 0f01 	tst.w	ip, #1
20003f10:	f040 868c 	bne.w	20004c2c <_vfprintf_r+0x10a0>
20003f14:	9818      	ldr	r0, [sp, #96]	; 0x60
20003f16:	1a40      	subs	r0, r0, r1
20003f18:	9010      	str	r0, [sp, #64]	; 0x40
20003f1a:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
20003f1e:	9a10      	ldr	r2, [sp, #64]	; 0x40
20003f20:	9717      	str	r7, [sp, #92]	; 0x5c
20003f22:	42ba      	cmp	r2, r7
20003f24:	bfb8      	it	lt
20003f26:	463a      	movlt	r2, r7
20003f28:	920c      	str	r2, [sp, #48]	; 0x30
20003f2a:	b113      	cbz	r3, 20003f32 <_vfprintf_r+0x3a6>
20003f2c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
20003f2e:	3201      	adds	r2, #1
20003f30:	920c      	str	r2, [sp, #48]	; 0x30
20003f32:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20003f34:	980a      	ldr	r0, [sp, #40]	; 0x28
20003f36:	f013 0302 	ands.w	r3, r3, #2
20003f3a:	9315      	str	r3, [sp, #84]	; 0x54
20003f3c:	bf1e      	ittt	ne
20003f3e:	f8dd c030 	ldrne.w	ip, [sp, #48]	; 0x30
20003f42:	f10c 0c02 	addne.w	ip, ip, #2
20003f46:	f8cd c030 	strne.w	ip, [sp, #48]	; 0x30
20003f4a:	f010 0084 	ands.w	r0, r0, #132	; 0x84
20003f4e:	9014      	str	r0, [sp, #80]	; 0x50
20003f50:	d14d      	bne.n	20003fee <_vfprintf_r+0x462>
20003f52:	990f      	ldr	r1, [sp, #60]	; 0x3c
20003f54:	9a0c      	ldr	r2, [sp, #48]	; 0x30
20003f56:	1a8f      	subs	r7, r1, r2
20003f58:	2f00      	cmp	r7, #0
20003f5a:	dd48      	ble.n	20003fee <_vfprintf_r+0x462>
20003f5c:	2f10      	cmp	r7, #16
20003f5e:	f249 78c4 	movw	r8, #38852	; 0x97c4
20003f62:	bfd8      	it	le
20003f64:	f2c2 0800 	movtle	r8, #8192	; 0x2000
20003f68:	dd30      	ble.n	20003fcc <_vfprintf_r+0x440>
20003f6a:	f2c2 0800 	movt	r8, #8192	; 0x2000
20003f6e:	f50d 6ba8 	add.w	fp, sp, #1344	; 0x540
20003f72:	4643      	mov	r3, r8
20003f74:	f04f 0a10 	mov.w	sl, #16
20003f78:	46a8      	mov	r8, r5
20003f7a:	f10b 0b0c 	add.w	fp, fp, #12
20003f7e:	461d      	mov	r5, r3
20003f80:	e002      	b.n	20003f88 <_vfprintf_r+0x3fc>
20003f82:	3f10      	subs	r7, #16
20003f84:	2f10      	cmp	r7, #16
20003f86:	dd1e      	ble.n	20003fc6 <_vfprintf_r+0x43a>
20003f88:	f8c4 a004 	str.w	sl, [r4, #4]
20003f8c:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20003f90:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20003f94:	3301      	adds	r3, #1
20003f96:	6025      	str	r5, [r4, #0]
20003f98:	3210      	adds	r2, #16
20003f9a:	2b07      	cmp	r3, #7
20003f9c:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20003fa0:	f104 0408 	add.w	r4, r4, #8
20003fa4:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20003fa8:	ddeb      	ble.n	20003f82 <_vfprintf_r+0x3f6>
20003faa:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20003fae:	4648      	mov	r0, r9
20003fb0:	4631      	mov	r1, r6
20003fb2:	465a      	mov	r2, fp
20003fb4:	3404      	adds	r4, #4
20003fb6:	f7ff fddb 	bl	20003b70 <__sprint_r>
20003fba:	2800      	cmp	r0, #0
20003fbc:	f47f af06 	bne.w	20003dcc <_vfprintf_r+0x240>
20003fc0:	3f10      	subs	r7, #16
20003fc2:	2f10      	cmp	r7, #16
20003fc4:	dce0      	bgt.n	20003f88 <_vfprintf_r+0x3fc>
20003fc6:	462b      	mov	r3, r5
20003fc8:	4645      	mov	r5, r8
20003fca:	4698      	mov	r8, r3
20003fcc:	6067      	str	r7, [r4, #4]
20003fce:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20003fd2:	f8c4 8000 	str.w	r8, [r4]
20003fd6:	1c5a      	adds	r2, r3, #1
20003fd8:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
20003fdc:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20003fe0:	19db      	adds	r3, r3, r7
20003fe2:	2a07      	cmp	r2, #7
20003fe4:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
20003fe8:	f300 858a 	bgt.w	20004b00 <_vfprintf_r+0xf74>
20003fec:	3408      	adds	r4, #8
20003fee:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
20003ff2:	b19b      	cbz	r3, 2000401c <_vfprintf_r+0x490>
20003ff4:	2301      	movs	r3, #1
20003ff6:	6063      	str	r3, [r4, #4]
20003ff8:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20003ffc:	f50d 62ae 	add.w	r2, sp, #1392	; 0x570
20004000:	3207      	adds	r2, #7
20004002:	6022      	str	r2, [r4, #0]
20004004:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20004008:	3301      	adds	r3, #1
2000400a:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
2000400e:	3201      	adds	r2, #1
20004010:	2b07      	cmp	r3, #7
20004012:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20004016:	f300 84b6 	bgt.w	20004986 <_vfprintf_r+0xdfa>
2000401a:	3408      	adds	r4, #8
2000401c:	9b15      	ldr	r3, [sp, #84]	; 0x54
2000401e:	b19b      	cbz	r3, 20004048 <_vfprintf_r+0x4bc>
20004020:	2302      	movs	r3, #2
20004022:	6063      	str	r3, [r4, #4]
20004024:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20004028:	f50d 62ae 	add.w	r2, sp, #1392	; 0x570
2000402c:	3204      	adds	r2, #4
2000402e:	6022      	str	r2, [r4, #0]
20004030:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20004034:	3301      	adds	r3, #1
20004036:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
2000403a:	3202      	adds	r2, #2
2000403c:	2b07      	cmp	r3, #7
2000403e:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20004042:	f300 84af 	bgt.w	200049a4 <_vfprintf_r+0xe18>
20004046:	3408      	adds	r4, #8
20004048:	f8dd c050 	ldr.w	ip, [sp, #80]	; 0x50
2000404c:	f1bc 0f80 	cmp.w	ip, #128	; 0x80
20004050:	f000 8376 	beq.w	20004740 <_vfprintf_r+0xbb4>
20004054:	9b17      	ldr	r3, [sp, #92]	; 0x5c
20004056:	9a10      	ldr	r2, [sp, #64]	; 0x40
20004058:	1a9f      	subs	r7, r3, r2
2000405a:	2f00      	cmp	r7, #0
2000405c:	dd43      	ble.n	200040e6 <_vfprintf_r+0x55a>
2000405e:	2f10      	cmp	r7, #16
20004060:	f8df 8b8c 	ldr.w	r8, [pc, #2956]	; 20004bf0 <_vfprintf_r+0x1064>
20004064:	dd2e      	ble.n	200040c4 <_vfprintf_r+0x538>
20004066:	4643      	mov	r3, r8
20004068:	f50d 6ba8 	add.w	fp, sp, #1344	; 0x540
2000406c:	46a8      	mov	r8, r5
2000406e:	f04f 0a10 	mov.w	sl, #16
20004072:	f10b 0b0c 	add.w	fp, fp, #12
20004076:	461d      	mov	r5, r3
20004078:	e002      	b.n	20004080 <_vfprintf_r+0x4f4>
2000407a:	3f10      	subs	r7, #16
2000407c:	2f10      	cmp	r7, #16
2000407e:	dd1e      	ble.n	200040be <_vfprintf_r+0x532>
20004080:	f8c4 a004 	str.w	sl, [r4, #4]
20004084:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20004088:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
2000408c:	3301      	adds	r3, #1
2000408e:	6025      	str	r5, [r4, #0]
20004090:	3210      	adds	r2, #16
20004092:	2b07      	cmp	r3, #7
20004094:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20004098:	f104 0408 	add.w	r4, r4, #8
2000409c:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
200040a0:	ddeb      	ble.n	2000407a <_vfprintf_r+0x4ee>
200040a2:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
200040a6:	4648      	mov	r0, r9
200040a8:	4631      	mov	r1, r6
200040aa:	465a      	mov	r2, fp
200040ac:	3404      	adds	r4, #4
200040ae:	f7ff fd5f 	bl	20003b70 <__sprint_r>
200040b2:	2800      	cmp	r0, #0
200040b4:	f47f ae8a 	bne.w	20003dcc <_vfprintf_r+0x240>
200040b8:	3f10      	subs	r7, #16
200040ba:	2f10      	cmp	r7, #16
200040bc:	dce0      	bgt.n	20004080 <_vfprintf_r+0x4f4>
200040be:	462b      	mov	r3, r5
200040c0:	4645      	mov	r5, r8
200040c2:	4698      	mov	r8, r3
200040c4:	6067      	str	r7, [r4, #4]
200040c6:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
200040ca:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
200040ce:	3301      	adds	r3, #1
200040d0:	f8c4 8000 	str.w	r8, [r4]
200040d4:	19d2      	adds	r2, r2, r7
200040d6:	2b07      	cmp	r3, #7
200040d8:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
200040dc:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
200040e0:	f300 8442 	bgt.w	20004968 <_vfprintf_r+0xddc>
200040e4:	3408      	adds	r4, #8
200040e6:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
200040ea:	f41c 7f80 	tst.w	ip, #256	; 0x100
200040ee:	f040 829d 	bne.w	2000462c <_vfprintf_r+0xaa0>
200040f2:	9810      	ldr	r0, [sp, #64]	; 0x40
200040f4:	9913      	ldr	r1, [sp, #76]	; 0x4c
200040f6:	6060      	str	r0, [r4, #4]
200040f8:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
200040fc:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20004100:	3301      	adds	r3, #1
20004102:	6021      	str	r1, [r4, #0]
20004104:	1812      	adds	r2, r2, r0
20004106:	2b07      	cmp	r3, #7
20004108:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
2000410c:	bfd8      	it	le
2000410e:	f104 0308 	addle.w	r3, r4, #8
20004112:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20004116:	f300 839b 	bgt.w	20004850 <_vfprintf_r+0xcc4>
2000411a:	990a      	ldr	r1, [sp, #40]	; 0x28
2000411c:	f011 0f04 	tst.w	r1, #4
20004120:	d055      	beq.n	200041ce <_vfprintf_r+0x642>
20004122:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
20004124:	f8dd c030 	ldr.w	ip, [sp, #48]	; 0x30
20004128:	ebcc 0702 	rsb	r7, ip, r2
2000412c:	2f00      	cmp	r7, #0
2000412e:	dd4e      	ble.n	200041ce <_vfprintf_r+0x642>
20004130:	2f10      	cmp	r7, #16
20004132:	f249 78c4 	movw	r8, #38852	; 0x97c4
20004136:	bfd8      	it	le
20004138:	f2c2 0800 	movtle	r8, #8192	; 0x2000
2000413c:	dd2e      	ble.n	2000419c <_vfprintf_r+0x610>
2000413e:	f2c2 0800 	movt	r8, #8192	; 0x2000
20004142:	f50d 6aa8 	add.w	sl, sp, #1344	; 0x540
20004146:	4642      	mov	r2, r8
20004148:	2410      	movs	r4, #16
2000414a:	46a8      	mov	r8, r5
2000414c:	f10a 0a0c 	add.w	sl, sl, #12
20004150:	4615      	mov	r5, r2
20004152:	e002      	b.n	2000415a <_vfprintf_r+0x5ce>
20004154:	3f10      	subs	r7, #16
20004156:	2f10      	cmp	r7, #16
20004158:	dd1d      	ble.n	20004196 <_vfprintf_r+0x60a>
2000415a:	605c      	str	r4, [r3, #4]
2000415c:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20004160:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
20004164:	3201      	adds	r2, #1
20004166:	601d      	str	r5, [r3, #0]
20004168:	3110      	adds	r1, #16
2000416a:	2a07      	cmp	r2, #7
2000416c:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
20004170:	f103 0308 	add.w	r3, r3, #8
20004174:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20004178:	ddec      	ble.n	20004154 <_vfprintf_r+0x5c8>
2000417a:	4648      	mov	r0, r9
2000417c:	4631      	mov	r1, r6
2000417e:	4652      	mov	r2, sl
20004180:	f7ff fcf6 	bl	20003b70 <__sprint_r>
20004184:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
20004188:	3304      	adds	r3, #4
2000418a:	2800      	cmp	r0, #0
2000418c:	f47f ae1e 	bne.w	20003dcc <_vfprintf_r+0x240>
20004190:	3f10      	subs	r7, #16
20004192:	2f10      	cmp	r7, #16
20004194:	dce1      	bgt.n	2000415a <_vfprintf_r+0x5ce>
20004196:	462a      	mov	r2, r5
20004198:	4645      	mov	r5, r8
2000419a:	4690      	mov	r8, r2
2000419c:	605f      	str	r7, [r3, #4]
2000419e:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
200041a2:	f8c3 8000 	str.w	r8, [r3]
200041a6:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
200041aa:	3201      	adds	r2, #1
200041ac:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
200041b0:	18fb      	adds	r3, r7, r3
200041b2:	2a07      	cmp	r2, #7
200041b4:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
200041b8:	dd0b      	ble.n	200041d2 <_vfprintf_r+0x646>
200041ba:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
200041be:	4648      	mov	r0, r9
200041c0:	4631      	mov	r1, r6
200041c2:	320c      	adds	r2, #12
200041c4:	f7ff fcd4 	bl	20003b70 <__sprint_r>
200041c8:	2800      	cmp	r0, #0
200041ca:	f47f adff 	bne.w	20003dcc <_vfprintf_r+0x240>
200041ce:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
200041d2:	9811      	ldr	r0, [sp, #68]	; 0x44
200041d4:	9a0c      	ldr	r2, [sp, #48]	; 0x30
200041d6:	990f      	ldr	r1, [sp, #60]	; 0x3c
200041d8:	428a      	cmp	r2, r1
200041da:	bfac      	ite	ge
200041dc:	1880      	addge	r0, r0, r2
200041de:	1840      	addlt	r0, r0, r1
200041e0:	9011      	str	r0, [sp, #68]	; 0x44
200041e2:	2b00      	cmp	r3, #0
200041e4:	f040 8342 	bne.w	2000486c <_vfprintf_r+0xce0>
200041e8:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
200041ec:	2300      	movs	r3, #0
200041ee:	f8dd a02c 	ldr.w	sl, [sp, #44]	; 0x2c
200041f2:	3404      	adds	r4, #4
200041f4:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
200041f8:	e530      	b.n	20003c5c <_vfprintf_r+0xd0>
200041fa:	9216      	str	r2, [sp, #88]	; 0x58
200041fc:	2a00      	cmp	r2, #0
200041fe:	f43f addd 	beq.w	20003dbc <_vfprintf_r+0x230>
20004202:	f50d 60a4 	add.w	r0, sp, #1312	; 0x520
20004206:	2301      	movs	r3, #1
20004208:	f04f 0c00 	mov.w	ip, #0
2000420c:	3004      	adds	r0, #4
2000420e:	930c      	str	r3, [sp, #48]	; 0x30
20004210:	f88d 2524 	strb.w	r2, [sp, #1316]	; 0x524
20004214:	f88d c577 	strb.w	ip, [sp, #1399]	; 0x577
20004218:	9013      	str	r0, [sp, #76]	; 0x4c
2000421a:	9310      	str	r3, [sp, #64]	; 0x40
2000421c:	2100      	movs	r1, #0
2000421e:	9117      	str	r1, [sp, #92]	; 0x5c
20004220:	e687      	b.n	20003f32 <_vfprintf_r+0x3a6>
20004222:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
20004226:	2b00      	cmp	r3, #0
20004228:	f040 852b 	bne.w	20004c82 <_vfprintf_r+0x10f6>
2000422c:	990b      	ldr	r1, [sp, #44]	; 0x2c
2000422e:	462b      	mov	r3, r5
20004230:	f88d c577 	strb.w	ip, [sp, #1399]	; 0x577
20004234:	782a      	ldrb	r2, [r5, #0]
20004236:	910b      	str	r1, [sp, #44]	; 0x2c
20004238:	e553      	b.n	20003ce2 <_vfprintf_r+0x156>
2000423a:	990b      	ldr	r1, [sp, #44]	; 0x2c
2000423c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
2000423e:	f043 0301 	orr.w	r3, r3, #1
20004242:	930a      	str	r3, [sp, #40]	; 0x28
20004244:	462b      	mov	r3, r5
20004246:	782a      	ldrb	r2, [r5, #0]
20004248:	910b      	str	r1, [sp, #44]	; 0x2c
2000424a:	e54a      	b.n	20003ce2 <_vfprintf_r+0x156>
2000424c:	990b      	ldr	r1, [sp, #44]	; 0x2c
2000424e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
20004250:	6809      	ldr	r1, [r1, #0]
20004252:	910f      	str	r1, [sp, #60]	; 0x3c
20004254:	1d11      	adds	r1, r2, #4
20004256:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
20004258:	2b00      	cmp	r3, #0
2000425a:	f2c0 8780 	blt.w	2000515e <_vfprintf_r+0x15d2>
2000425e:	782a      	ldrb	r2, [r5, #0]
20004260:	462b      	mov	r3, r5
20004262:	910b      	str	r1, [sp, #44]	; 0x2c
20004264:	e53d      	b.n	20003ce2 <_vfprintf_r+0x156>
20004266:	990b      	ldr	r1, [sp, #44]	; 0x2c
20004268:	462b      	mov	r3, r5
2000426a:	f88d 0577 	strb.w	r0, [sp, #1399]	; 0x577
2000426e:	782a      	ldrb	r2, [r5, #0]
20004270:	910b      	str	r1, [sp, #44]	; 0x2c
20004272:	e536      	b.n	20003ce2 <_vfprintf_r+0x156>
20004274:	990b      	ldr	r1, [sp, #44]	; 0x2c
20004276:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20004278:	f043 0304 	orr.w	r3, r3, #4
2000427c:	930a      	str	r3, [sp, #40]	; 0x28
2000427e:	462b      	mov	r3, r5
20004280:	782a      	ldrb	r2, [r5, #0]
20004282:	910b      	str	r1, [sp, #44]	; 0x2c
20004284:	e52d      	b.n	20003ce2 <_vfprintf_r+0x156>
20004286:	462b      	mov	r3, r5
20004288:	f813 2b01 	ldrb.w	r2, [r3], #1
2000428c:	2a2a      	cmp	r2, #42	; 0x2a
2000428e:	f001 80cd 	beq.w	2000542c <_vfprintf_r+0x18a0>
20004292:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
20004296:	2909      	cmp	r1, #9
20004298:	f201 8037 	bhi.w	2000530a <_vfprintf_r+0x177e>
2000429c:	3502      	adds	r5, #2
2000429e:	2700      	movs	r7, #0
200042a0:	f815 2c01 	ldrb.w	r2, [r5, #-1]
200042a4:	eb07 0787 	add.w	r7, r7, r7, lsl #2
200042a8:	462b      	mov	r3, r5
200042aa:	3501      	adds	r5, #1
200042ac:	eb01 0747 	add.w	r7, r1, r7, lsl #1
200042b0:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
200042b4:	2909      	cmp	r1, #9
200042b6:	d9f3      	bls.n	200042a0 <_vfprintf_r+0x714>
200042b8:	ea47 77e7 	orr.w	r7, r7, r7, asr #31
200042bc:	461d      	mov	r5, r3
200042be:	e511      	b.n	20003ce4 <_vfprintf_r+0x158>
200042c0:	990b      	ldr	r1, [sp, #44]	; 0x2c
200042c2:	462b      	mov	r3, r5
200042c4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
200042c6:	f042 0280 	orr.w	r2, r2, #128	; 0x80
200042ca:	920a      	str	r2, [sp, #40]	; 0x28
200042cc:	782a      	ldrb	r2, [r5, #0]
200042ce:	910b      	str	r1, [sp, #44]	; 0x2c
200042d0:	e507      	b.n	20003ce2 <_vfprintf_r+0x156>
200042d2:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
200042d6:	f04f 0800 	mov.w	r8, #0
200042da:	462b      	mov	r3, r5
200042dc:	eb08 0888 	add.w	r8, r8, r8, lsl #2
200042e0:	f813 2b01 	ldrb.w	r2, [r3], #1
200042e4:	eb01 0848 	add.w	r8, r1, r8, lsl #1
200042e8:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
200042ec:	461d      	mov	r5, r3
200042ee:	2909      	cmp	r1, #9
200042f0:	d9f3      	bls.n	200042da <_vfprintf_r+0x74e>
200042f2:	f8cd 803c 	str.w	r8, [sp, #60]	; 0x3c
200042f6:	461d      	mov	r5, r3
200042f8:	e4f4      	b.n	20003ce4 <_vfprintf_r+0x158>
200042fa:	9b0a      	ldr	r3, [sp, #40]	; 0x28
200042fc:	9216      	str	r2, [sp, #88]	; 0x58
200042fe:	f043 0310 	orr.w	r3, r3, #16
20004302:	930a      	str	r3, [sp, #40]	; 0x28
20004304:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
20004308:	f01c 0f20 	tst.w	ip, #32
2000430c:	f000 815d 	beq.w	200045ca <_vfprintf_r+0xa3e>
20004310:	980b      	ldr	r0, [sp, #44]	; 0x2c
20004312:	1dc3      	adds	r3, r0, #7
20004314:	f023 0307 	bic.w	r3, r3, #7
20004318:	f103 0108 	add.w	r1, r3, #8
2000431c:	910b      	str	r1, [sp, #44]	; 0x2c
2000431e:	e9d3 ab00 	ldrd	sl, fp, [r3]
20004322:	f1ba 0f00 	cmp.w	sl, #0
20004326:	f17b 0200 	sbcs.w	r2, fp, #0
2000432a:	f2c0 849b 	blt.w	20004c64 <_vfprintf_r+0x10d8>
2000432e:	ea5a 030b 	orrs.w	r3, sl, fp
20004332:	f04f 0301 	mov.w	r3, #1
20004336:	bf0c      	ite	eq
20004338:	2200      	moveq	r2, #0
2000433a:	2201      	movne	r2, #1
2000433c:	e5bc      	b.n	20003eb8 <_vfprintf_r+0x32c>
2000433e:	980a      	ldr	r0, [sp, #40]	; 0x28
20004340:	9216      	str	r2, [sp, #88]	; 0x58
20004342:	f010 0f08 	tst.w	r0, #8
20004346:	f000 84ed 	beq.w	20004d24 <_vfprintf_r+0x1198>
2000434a:	990b      	ldr	r1, [sp, #44]	; 0x2c
2000434c:	1dcb      	adds	r3, r1, #7
2000434e:	f023 0307 	bic.w	r3, r3, #7
20004352:	f103 0208 	add.w	r2, r3, #8
20004356:	920b      	str	r2, [sp, #44]	; 0x2c
20004358:	f8d3 8004 	ldr.w	r8, [r3, #4]
2000435c:	f8d3 a000 	ldr.w	sl, [r3]
20004360:	f8cd 806c 	str.w	r8, [sp, #108]	; 0x6c
20004364:	f8cd a048 	str.w	sl, [sp, #72]	; 0x48
20004368:	4650      	mov	r0, sl
2000436a:	4641      	mov	r1, r8
2000436c:	f003 fe4a 	bl	20008004 <__isinfd>
20004370:	4683      	mov	fp, r0
20004372:	2800      	cmp	r0, #0
20004374:	f000 8599 	beq.w	20004eaa <_vfprintf_r+0x131e>
20004378:	4650      	mov	r0, sl
2000437a:	2200      	movs	r2, #0
2000437c:	2300      	movs	r3, #0
2000437e:	4641      	mov	r1, r8
20004380:	f004 fe2e 	bl	20008fe0 <__aeabi_dcmplt>
20004384:	2800      	cmp	r0, #0
20004386:	f040 850b 	bne.w	20004da0 <_vfprintf_r+0x1214>
2000438a:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
2000438e:	f249 71fc 	movw	r1, #38908	; 0x97fc
20004392:	f249 72f8 	movw	r2, #38904	; 0x97f8
20004396:	9816      	ldr	r0, [sp, #88]	; 0x58
20004398:	f2c2 0100 	movt	r1, #8192	; 0x2000
2000439c:	f2c2 0200 	movt	r2, #8192	; 0x2000
200043a0:	f04f 0c03 	mov.w	ip, #3
200043a4:	2847      	cmp	r0, #71	; 0x47
200043a6:	bfd8      	it	le
200043a8:	4611      	movle	r1, r2
200043aa:	9113      	str	r1, [sp, #76]	; 0x4c
200043ac:	990a      	ldr	r1, [sp, #40]	; 0x28
200043ae:	f8cd c030 	str.w	ip, [sp, #48]	; 0x30
200043b2:	f021 0180 	bic.w	r1, r1, #128	; 0x80
200043b6:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
200043ba:	910a      	str	r1, [sp, #40]	; 0x28
200043bc:	f04f 0c00 	mov.w	ip, #0
200043c0:	f8cd c05c 	str.w	ip, [sp, #92]	; 0x5c
200043c4:	e5b1      	b.n	20003f2a <_vfprintf_r+0x39e>
200043c6:	990b      	ldr	r1, [sp, #44]	; 0x2c
200043c8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
200043ca:	f043 0308 	orr.w	r3, r3, #8
200043ce:	930a      	str	r3, [sp, #40]	; 0x28
200043d0:	462b      	mov	r3, r5
200043d2:	782a      	ldrb	r2, [r5, #0]
200043d4:	910b      	str	r1, [sp, #44]	; 0x2c
200043d6:	e484      	b.n	20003ce2 <_vfprintf_r+0x156>
200043d8:	990a      	ldr	r1, [sp, #40]	; 0x28
200043da:	f041 0140 	orr.w	r1, r1, #64	; 0x40
200043de:	910a      	str	r1, [sp, #40]	; 0x28
200043e0:	990b      	ldr	r1, [sp, #44]	; 0x2c
200043e2:	e73c      	b.n	2000425e <_vfprintf_r+0x6d2>
200043e4:	782a      	ldrb	r2, [r5, #0]
200043e6:	2a6c      	cmp	r2, #108	; 0x6c
200043e8:	f000 8555 	beq.w	20004e96 <_vfprintf_r+0x130a>
200043ec:	990b      	ldr	r1, [sp, #44]	; 0x2c
200043ee:	9b0a      	ldr	r3, [sp, #40]	; 0x28
200043f0:	910b      	str	r1, [sp, #44]	; 0x2c
200043f2:	f043 0310 	orr.w	r3, r3, #16
200043f6:	930a      	str	r3, [sp, #40]	; 0x28
200043f8:	462b      	mov	r3, r5
200043fa:	e472      	b.n	20003ce2 <_vfprintf_r+0x156>
200043fc:	9a0a      	ldr	r2, [sp, #40]	; 0x28
200043fe:	f012 0f20 	tst.w	r2, #32
20004402:	f000 8482 	beq.w	20004d0a <_vfprintf_r+0x117e>
20004406:	980b      	ldr	r0, [sp, #44]	; 0x2c
20004408:	9a11      	ldr	r2, [sp, #68]	; 0x44
2000440a:	6803      	ldr	r3, [r0, #0]
2000440c:	4610      	mov	r0, r2
2000440e:	ea4f 71e0 	mov.w	r1, r0, asr #31
20004412:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
20004414:	e9c3 0100 	strd	r0, r1, [r3]
20004418:	f102 0a04 	add.w	sl, r2, #4
2000441c:	e41e      	b.n	20003c5c <_vfprintf_r+0xd0>
2000441e:	9216      	str	r2, [sp, #88]	; 0x58
20004420:	9a0a      	ldr	r2, [sp, #40]	; 0x28
20004422:	f012 0320 	ands.w	r3, r2, #32
20004426:	f000 80ef 	beq.w	20004608 <_vfprintf_r+0xa7c>
2000442a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
2000442c:	1dda      	adds	r2, r3, #7
2000442e:	2300      	movs	r3, #0
20004430:	f022 0207 	bic.w	r2, r2, #7
20004434:	f102 0c08 	add.w	ip, r2, #8
20004438:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
2000443c:	e9d2 ab00 	ldrd	sl, fp, [r2]
20004440:	ea5a 000b 	orrs.w	r0, sl, fp
20004444:	bf0c      	ite	eq
20004446:	2200      	moveq	r2, #0
20004448:	2201      	movne	r2, #1
2000444a:	e531      	b.n	20003eb0 <_vfprintf_r+0x324>
2000444c:	980b      	ldr	r0, [sp, #44]	; 0x2c
2000444e:	2178      	movs	r1, #120	; 0x78
20004450:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
20004454:	9116      	str	r1, [sp, #88]	; 0x58
20004456:	6803      	ldr	r3, [r0, #0]
20004458:	f649 0008 	movw	r0, #38920	; 0x9808
2000445c:	f88d 1575 	strb.w	r1, [sp, #1397]	; 0x575
20004460:	2130      	movs	r1, #48	; 0x30
20004462:	f88d 1574 	strb.w	r1, [sp, #1396]	; 0x574
20004466:	f04c 0c02 	orr.w	ip, ip, #2
2000446a:	990b      	ldr	r1, [sp, #44]	; 0x2c
2000446c:	1e1a      	subs	r2, r3, #0
2000446e:	bf18      	it	ne
20004470:	2201      	movne	r2, #1
20004472:	f2c2 0000 	movt	r0, #8192	; 0x2000
20004476:	469a      	mov	sl, r3
20004478:	f04f 0b00 	mov.w	fp, #0
2000447c:	3104      	adds	r1, #4
2000447e:	f8cd c028 	str.w	ip, [sp, #40]	; 0x28
20004482:	9019      	str	r0, [sp, #100]	; 0x64
20004484:	2302      	movs	r3, #2
20004486:	910b      	str	r1, [sp, #44]	; 0x2c
20004488:	e512      	b.n	20003eb0 <_vfprintf_r+0x324>
2000448a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
2000448c:	9216      	str	r2, [sp, #88]	; 0x58
2000448e:	f04f 0200 	mov.w	r2, #0
20004492:	1d18      	adds	r0, r3, #4
20004494:	f88d 2577 	strb.w	r2, [sp, #1399]	; 0x577
20004498:	681b      	ldr	r3, [r3, #0]
2000449a:	900b      	str	r0, [sp, #44]	; 0x2c
2000449c:	9313      	str	r3, [sp, #76]	; 0x4c
2000449e:	2b00      	cmp	r3, #0
200044a0:	f000 86c6 	beq.w	20005230 <_vfprintf_r+0x16a4>
200044a4:	2f00      	cmp	r7, #0
200044a6:	9813      	ldr	r0, [sp, #76]	; 0x4c
200044a8:	f2c0 868f 	blt.w	200051ca <_vfprintf_r+0x163e>
200044ac:	2100      	movs	r1, #0
200044ae:	463a      	mov	r2, r7
200044b0:	f002 fdc4 	bl	2000703c <memchr>
200044b4:	4603      	mov	r3, r0
200044b6:	2800      	cmp	r0, #0
200044b8:	f000 86f5 	beq.w	200052a6 <_vfprintf_r+0x171a>
200044bc:	9813      	ldr	r0, [sp, #76]	; 0x4c
200044be:	1a1b      	subs	r3, r3, r0
200044c0:	9310      	str	r3, [sp, #64]	; 0x40
200044c2:	42bb      	cmp	r3, r7
200044c4:	f340 85be 	ble.w	20005044 <_vfprintf_r+0x14b8>
200044c8:	9710      	str	r7, [sp, #64]	; 0x40
200044ca:	2100      	movs	r1, #0
200044cc:	ea27 77e7 	bic.w	r7, r7, r7, asr #31
200044d0:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
200044d4:	970c      	str	r7, [sp, #48]	; 0x30
200044d6:	9117      	str	r1, [sp, #92]	; 0x5c
200044d8:	e527      	b.n	20003f2a <_vfprintf_r+0x39e>
200044da:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
200044de:	9216      	str	r2, [sp, #88]	; 0x58
200044e0:	f01c 0f20 	tst.w	ip, #32
200044e4:	d023      	beq.n	2000452e <_vfprintf_r+0x9a2>
200044e6:	980b      	ldr	r0, [sp, #44]	; 0x2c
200044e8:	2301      	movs	r3, #1
200044ea:	1dc2      	adds	r2, r0, #7
200044ec:	f022 0207 	bic.w	r2, r2, #7
200044f0:	f102 0108 	add.w	r1, r2, #8
200044f4:	910b      	str	r1, [sp, #44]	; 0x2c
200044f6:	e9d2 ab00 	ldrd	sl, fp, [r2]
200044fa:	ea5a 020b 	orrs.w	r2, sl, fp
200044fe:	bf0c      	ite	eq
20004500:	2200      	moveq	r2, #0
20004502:	2201      	movne	r2, #1
20004504:	e4d4      	b.n	20003eb0 <_vfprintf_r+0x324>
20004506:	990a      	ldr	r1, [sp, #40]	; 0x28
20004508:	462b      	mov	r3, r5
2000450a:	f041 0120 	orr.w	r1, r1, #32
2000450e:	910a      	str	r1, [sp, #40]	; 0x28
20004510:	990b      	ldr	r1, [sp, #44]	; 0x2c
20004512:	782a      	ldrb	r2, [r5, #0]
20004514:	910b      	str	r1, [sp, #44]	; 0x2c
20004516:	f7ff bbe4 	b.w	20003ce2 <_vfprintf_r+0x156>
2000451a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
2000451c:	9216      	str	r2, [sp, #88]	; 0x58
2000451e:	f043 0310 	orr.w	r3, r3, #16
20004522:	930a      	str	r3, [sp, #40]	; 0x28
20004524:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
20004528:	f01c 0f20 	tst.w	ip, #32
2000452c:	d1db      	bne.n	200044e6 <_vfprintf_r+0x95a>
2000452e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20004530:	f013 0f10 	tst.w	r3, #16
20004534:	f000 83d5 	beq.w	20004ce2 <_vfprintf_r+0x1156>
20004538:	980b      	ldr	r0, [sp, #44]	; 0x2c
2000453a:	2301      	movs	r3, #1
2000453c:	1d02      	adds	r2, r0, #4
2000453e:	920b      	str	r2, [sp, #44]	; 0x2c
20004540:	6801      	ldr	r1, [r0, #0]
20004542:	1e0a      	subs	r2, r1, #0
20004544:	bf18      	it	ne
20004546:	2201      	movne	r2, #1
20004548:	468a      	mov	sl, r1
2000454a:	f04f 0b00 	mov.w	fp, #0
2000454e:	e4af      	b.n	20003eb0 <_vfprintf_r+0x324>
20004550:	980a      	ldr	r0, [sp, #40]	; 0x28
20004552:	9216      	str	r2, [sp, #88]	; 0x58
20004554:	f249 72e4 	movw	r2, #38884	; 0x97e4
20004558:	f010 0f20 	tst.w	r0, #32
2000455c:	f2c2 0200 	movt	r2, #8192	; 0x2000
20004560:	9219      	str	r2, [sp, #100]	; 0x64
20004562:	f47f ac92 	bne.w	20003e8a <_vfprintf_r+0x2fe>
20004566:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20004568:	f013 0f10 	tst.w	r3, #16
2000456c:	f040 831a 	bne.w	20004ba4 <_vfprintf_r+0x1018>
20004570:	9a0a      	ldr	r2, [sp, #40]	; 0x28
20004572:	f012 0f40 	tst.w	r2, #64	; 0x40
20004576:	f000 8315 	beq.w	20004ba4 <_vfprintf_r+0x1018>
2000457a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
2000457c:	f103 0c04 	add.w	ip, r3, #4
20004580:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
20004584:	f8b3 a000 	ldrh.w	sl, [r3]
20004588:	46d2      	mov	sl, sl
2000458a:	f04f 0b00 	mov.w	fp, #0
2000458e:	e485      	b.n	20003e9c <_vfprintf_r+0x310>
20004590:	9216      	str	r2, [sp, #88]	; 0x58
20004592:	f50d 61a4 	add.w	r1, sp, #1312	; 0x520
20004596:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
20004598:	f04f 0c01 	mov.w	ip, #1
2000459c:	f04f 0000 	mov.w	r0, #0
200045a0:	3104      	adds	r1, #4
200045a2:	f8cd c030 	str.w	ip, [sp, #48]	; 0x30
200045a6:	6813      	ldr	r3, [r2, #0]
200045a8:	3204      	adds	r2, #4
200045aa:	f88d 0577 	strb.w	r0, [sp, #1399]	; 0x577
200045ae:	920b      	str	r2, [sp, #44]	; 0x2c
200045b0:	9113      	str	r1, [sp, #76]	; 0x4c
200045b2:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
200045b6:	f88d 3524 	strb.w	r3, [sp, #1316]	; 0x524
200045ba:	e62f      	b.n	2000421c <_vfprintf_r+0x690>
200045bc:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
200045c0:	9216      	str	r2, [sp, #88]	; 0x58
200045c2:	f01c 0f20 	tst.w	ip, #32
200045c6:	f47f aea3 	bne.w	20004310 <_vfprintf_r+0x784>
200045ca:	9a0a      	ldr	r2, [sp, #40]	; 0x28
200045cc:	f012 0f10 	tst.w	r2, #16
200045d0:	f040 82f1 	bne.w	20004bb6 <_vfprintf_r+0x102a>
200045d4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
200045d6:	f012 0f40 	tst.w	r2, #64	; 0x40
200045da:	f000 82ec 	beq.w	20004bb6 <_vfprintf_r+0x102a>
200045de:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
200045e0:	f103 0c04 	add.w	ip, r3, #4
200045e4:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
200045e8:	f9b3 a000 	ldrsh.w	sl, [r3]
200045ec:	46d2      	mov	sl, sl
200045ee:	ea4f 7bea 	mov.w	fp, sl, asr #31
200045f2:	e696      	b.n	20004322 <_vfprintf_r+0x796>
200045f4:	990a      	ldr	r1, [sp, #40]	; 0x28
200045f6:	9216      	str	r2, [sp, #88]	; 0x58
200045f8:	f041 0110 	orr.w	r1, r1, #16
200045fc:	910a      	str	r1, [sp, #40]	; 0x28
200045fe:	9a0a      	ldr	r2, [sp, #40]	; 0x28
20004600:	f012 0320 	ands.w	r3, r2, #32
20004604:	f47f af11 	bne.w	2000442a <_vfprintf_r+0x89e>
20004608:	990a      	ldr	r1, [sp, #40]	; 0x28
2000460a:	f011 0210 	ands.w	r2, r1, #16
2000460e:	f000 8354 	beq.w	20004cba <_vfprintf_r+0x112e>
20004612:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
20004614:	f102 0c04 	add.w	ip, r2, #4
20004618:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
2000461c:	6811      	ldr	r1, [r2, #0]
2000461e:	1e0a      	subs	r2, r1, #0
20004620:	bf18      	it	ne
20004622:	2201      	movne	r2, #1
20004624:	468a      	mov	sl, r1
20004626:	f04f 0b00 	mov.w	fp, #0
2000462a:	e441      	b.n	20003eb0 <_vfprintf_r+0x324>
2000462c:	9a16      	ldr	r2, [sp, #88]	; 0x58
2000462e:	2a65      	cmp	r2, #101	; 0x65
20004630:	f340 8128 	ble.w	20004884 <_vfprintf_r+0xcf8>
20004634:	9812      	ldr	r0, [sp, #72]	; 0x48
20004636:	2200      	movs	r2, #0
20004638:	2300      	movs	r3, #0
2000463a:	991b      	ldr	r1, [sp, #108]	; 0x6c
2000463c:	f004 fcc6 	bl	20008fcc <__aeabi_dcmpeq>
20004640:	2800      	cmp	r0, #0
20004642:	f000 81be 	beq.w	200049c2 <_vfprintf_r+0xe36>
20004646:	2301      	movs	r3, #1
20004648:	6063      	str	r3, [r4, #4]
2000464a:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
2000464e:	f649 0324 	movw	r3, #38948	; 0x9824
20004652:	f2c2 0300 	movt	r3, #8192	; 0x2000
20004656:	6023      	str	r3, [r4, #0]
20004658:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
2000465c:	3201      	adds	r2, #1
2000465e:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20004662:	3301      	adds	r3, #1
20004664:	2a07      	cmp	r2, #7
20004666:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
2000466a:	bfd8      	it	le
2000466c:	f104 0308 	addle.w	r3, r4, #8
20004670:	f300 839b 	bgt.w	20004daa <_vfprintf_r+0x121e>
20004674:	f8dd 2570 	ldr.w	r2, [sp, #1392]	; 0x570
20004678:	981a      	ldr	r0, [sp, #104]	; 0x68
2000467a:	4282      	cmp	r2, r0
2000467c:	db04      	blt.n	20004688 <_vfprintf_r+0xafc>
2000467e:	990a      	ldr	r1, [sp, #40]	; 0x28
20004680:	f011 0f01 	tst.w	r1, #1
20004684:	f43f ad49 	beq.w	2000411a <_vfprintf_r+0x58e>
20004688:	2201      	movs	r2, #1
2000468a:	605a      	str	r2, [r3, #4]
2000468c:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20004690:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
20004694:	3201      	adds	r2, #1
20004696:	981d      	ldr	r0, [sp, #116]	; 0x74
20004698:	3101      	adds	r1, #1
2000469a:	2a07      	cmp	r2, #7
2000469c:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
200046a0:	6018      	str	r0, [r3, #0]
200046a2:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
200046a6:	f300 855f 	bgt.w	20005168 <_vfprintf_r+0x15dc>
200046aa:	3308      	adds	r3, #8
200046ac:	991a      	ldr	r1, [sp, #104]	; 0x68
200046ae:	1e4f      	subs	r7, r1, #1
200046b0:	2f00      	cmp	r7, #0
200046b2:	f77f ad32 	ble.w	2000411a <_vfprintf_r+0x58e>
200046b6:	2f10      	cmp	r7, #16
200046b8:	f8df 8534 	ldr.w	r8, [pc, #1332]	; 20004bf0 <_vfprintf_r+0x1064>
200046bc:	f340 82ea 	ble.w	20004c94 <_vfprintf_r+0x1108>
200046c0:	4642      	mov	r2, r8
200046c2:	f50d 6aa8 	add.w	sl, sp, #1344	; 0x540
200046c6:	46a8      	mov	r8, r5
200046c8:	2410      	movs	r4, #16
200046ca:	f10a 0a0c 	add.w	sl, sl, #12
200046ce:	4615      	mov	r5, r2
200046d0:	e003      	b.n	200046da <_vfprintf_r+0xb4e>
200046d2:	3f10      	subs	r7, #16
200046d4:	2f10      	cmp	r7, #16
200046d6:	f340 82da 	ble.w	20004c8e <_vfprintf_r+0x1102>
200046da:	605c      	str	r4, [r3, #4]
200046dc:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
200046e0:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
200046e4:	3201      	adds	r2, #1
200046e6:	601d      	str	r5, [r3, #0]
200046e8:	3110      	adds	r1, #16
200046ea:	2a07      	cmp	r2, #7
200046ec:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
200046f0:	f103 0308 	add.w	r3, r3, #8
200046f4:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
200046f8:	ddeb      	ble.n	200046d2 <_vfprintf_r+0xb46>
200046fa:	4648      	mov	r0, r9
200046fc:	4631      	mov	r1, r6
200046fe:	4652      	mov	r2, sl
20004700:	f7ff fa36 	bl	20003b70 <__sprint_r>
20004704:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
20004708:	3304      	adds	r3, #4
2000470a:	2800      	cmp	r0, #0
2000470c:	d0e1      	beq.n	200046d2 <_vfprintf_r+0xb46>
2000470e:	f7ff bb5d 	b.w	20003dcc <_vfprintf_r+0x240>
20004712:	b97b      	cbnz	r3, 20004734 <_vfprintf_r+0xba8>
20004714:	990a      	ldr	r1, [sp, #40]	; 0x28
20004716:	f011 0f01 	tst.w	r1, #1
2000471a:	d00b      	beq.n	20004734 <_vfprintf_r+0xba8>
2000471c:	f50d 62a4 	add.w	r2, sp, #1312	; 0x520
20004720:	2330      	movs	r3, #48	; 0x30
20004722:	3204      	adds	r2, #4
20004724:	f88d 354b 	strb.w	r3, [sp, #1355]	; 0x54b
20004728:	3227      	adds	r2, #39	; 0x27
2000472a:	2301      	movs	r3, #1
2000472c:	9213      	str	r2, [sp, #76]	; 0x4c
2000472e:	9310      	str	r3, [sp, #64]	; 0x40
20004730:	f7ff bbf3 	b.w	20003f1a <_vfprintf_r+0x38e>
20004734:	9818      	ldr	r0, [sp, #96]	; 0x60
20004736:	2100      	movs	r1, #0
20004738:	9110      	str	r1, [sp, #64]	; 0x40
2000473a:	9013      	str	r0, [sp, #76]	; 0x4c
2000473c:	f7ff bbed 	b.w	20003f1a <_vfprintf_r+0x38e>
20004740:	980f      	ldr	r0, [sp, #60]	; 0x3c
20004742:	990c      	ldr	r1, [sp, #48]	; 0x30
20004744:	1a47      	subs	r7, r0, r1
20004746:	2f00      	cmp	r7, #0
20004748:	f77f ac84 	ble.w	20004054 <_vfprintf_r+0x4c8>
2000474c:	2f10      	cmp	r7, #16
2000474e:	f8df 84a0 	ldr.w	r8, [pc, #1184]	; 20004bf0 <_vfprintf_r+0x1064>
20004752:	dd2e      	ble.n	200047b2 <_vfprintf_r+0xc26>
20004754:	4643      	mov	r3, r8
20004756:	f50d 6ba8 	add.w	fp, sp, #1344	; 0x540
2000475a:	46a8      	mov	r8, r5
2000475c:	f04f 0a10 	mov.w	sl, #16
20004760:	f10b 0b0c 	add.w	fp, fp, #12
20004764:	461d      	mov	r5, r3
20004766:	e002      	b.n	2000476e <_vfprintf_r+0xbe2>
20004768:	3f10      	subs	r7, #16
2000476a:	2f10      	cmp	r7, #16
2000476c:	dd1e      	ble.n	200047ac <_vfprintf_r+0xc20>
2000476e:	f8c4 a004 	str.w	sl, [r4, #4]
20004772:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20004776:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
2000477a:	3301      	adds	r3, #1
2000477c:	6025      	str	r5, [r4, #0]
2000477e:	3210      	adds	r2, #16
20004780:	2b07      	cmp	r3, #7
20004782:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20004786:	f104 0408 	add.w	r4, r4, #8
2000478a:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
2000478e:	ddeb      	ble.n	20004768 <_vfprintf_r+0xbdc>
20004790:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20004794:	4648      	mov	r0, r9
20004796:	4631      	mov	r1, r6
20004798:	465a      	mov	r2, fp
2000479a:	3404      	adds	r4, #4
2000479c:	f7ff f9e8 	bl	20003b70 <__sprint_r>
200047a0:	2800      	cmp	r0, #0
200047a2:	f47f ab13 	bne.w	20003dcc <_vfprintf_r+0x240>
200047a6:	3f10      	subs	r7, #16
200047a8:	2f10      	cmp	r7, #16
200047aa:	dce0      	bgt.n	2000476e <_vfprintf_r+0xbe2>
200047ac:	462b      	mov	r3, r5
200047ae:	4645      	mov	r5, r8
200047b0:	4698      	mov	r8, r3
200047b2:	6067      	str	r7, [r4, #4]
200047b4:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
200047b8:	f8c4 8000 	str.w	r8, [r4]
200047bc:	1c5a      	adds	r2, r3, #1
200047be:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
200047c2:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
200047c6:	19db      	adds	r3, r3, r7
200047c8:	2a07      	cmp	r2, #7
200047ca:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
200047ce:	f300 823a 	bgt.w	20004c46 <_vfprintf_r+0x10ba>
200047d2:	3408      	adds	r4, #8
200047d4:	e43e      	b.n	20004054 <_vfprintf_r+0x4c8>
200047d6:	9913      	ldr	r1, [sp, #76]	; 0x4c
200047d8:	6063      	str	r3, [r4, #4]
200047da:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
200047de:	6021      	str	r1, [r4, #0]
200047e0:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
200047e4:	3201      	adds	r2, #1
200047e6:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
200047ea:	18cb      	adds	r3, r1, r3
200047ec:	2a07      	cmp	r2, #7
200047ee:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
200047f2:	f300 8549 	bgt.w	20005288 <_vfprintf_r+0x16fc>
200047f6:	3408      	adds	r4, #8
200047f8:	9a1d      	ldr	r2, [sp, #116]	; 0x74
200047fa:	2301      	movs	r3, #1
200047fc:	f8dd 7570 	ldr.w	r7, [sp, #1392]	; 0x570
20004800:	6063      	str	r3, [r4, #4]
20004802:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20004806:	6022      	str	r2, [r4, #0]
20004808:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
2000480c:	3301      	adds	r3, #1
2000480e:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20004812:	3201      	adds	r2, #1
20004814:	2b07      	cmp	r3, #7
20004816:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
2000481a:	bfd8      	it	le
2000481c:	f104 0308 	addle.w	r3, r4, #8
20004820:	f300 8523 	bgt.w	2000526a <_vfprintf_r+0x16de>
20004824:	9813      	ldr	r0, [sp, #76]	; 0x4c
20004826:	f8dd 2570 	ldr.w	r2, [sp, #1392]	; 0x570
2000482a:	19c7      	adds	r7, r0, r7
2000482c:	981a      	ldr	r0, [sp, #104]	; 0x68
2000482e:	601f      	str	r7, [r3, #0]
20004830:	1a81      	subs	r1, r0, r2
20004832:	6059      	str	r1, [r3, #4]
20004834:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
20004838:	1a8a      	subs	r2, r1, r2
2000483a:	f8dd 1550 	ldr.w	r1, [sp, #1360]	; 0x550
2000483e:	1812      	adds	r2, r2, r0
20004840:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20004844:	3101      	adds	r1, #1
20004846:	f8cd 1550 	str.w	r1, [sp, #1360]	; 0x550
2000484a:	2907      	cmp	r1, #7
2000484c:	f340 8232 	ble.w	20004cb4 <_vfprintf_r+0x1128>
20004850:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20004854:	4648      	mov	r0, r9
20004856:	4631      	mov	r1, r6
20004858:	320c      	adds	r2, #12
2000485a:	f7ff f989 	bl	20003b70 <__sprint_r>
2000485e:	2800      	cmp	r0, #0
20004860:	f47f aab4 	bne.w	20003dcc <_vfprintf_r+0x240>
20004864:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
20004868:	3304      	adds	r3, #4
2000486a:	e456      	b.n	2000411a <_vfprintf_r+0x58e>
2000486c:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20004870:	4648      	mov	r0, r9
20004872:	4631      	mov	r1, r6
20004874:	320c      	adds	r2, #12
20004876:	f7ff f97b 	bl	20003b70 <__sprint_r>
2000487a:	2800      	cmp	r0, #0
2000487c:	f43f acb4 	beq.w	200041e8 <_vfprintf_r+0x65c>
20004880:	f7ff baa4 	b.w	20003dcc <_vfprintf_r+0x240>
20004884:	991a      	ldr	r1, [sp, #104]	; 0x68
20004886:	2901      	cmp	r1, #1
20004888:	dd4c      	ble.n	20004924 <_vfprintf_r+0xd98>
2000488a:	2301      	movs	r3, #1
2000488c:	6063      	str	r3, [r4, #4]
2000488e:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20004892:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20004896:	3301      	adds	r3, #1
20004898:	9813      	ldr	r0, [sp, #76]	; 0x4c
2000489a:	3201      	adds	r2, #1
2000489c:	2b07      	cmp	r3, #7
2000489e:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
200048a2:	6020      	str	r0, [r4, #0]
200048a4:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
200048a8:	f300 81b2 	bgt.w	20004c10 <_vfprintf_r+0x1084>
200048ac:	3408      	adds	r4, #8
200048ae:	2301      	movs	r3, #1
200048b0:	6063      	str	r3, [r4, #4]
200048b2:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
200048b6:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
200048ba:	3301      	adds	r3, #1
200048bc:	991d      	ldr	r1, [sp, #116]	; 0x74
200048be:	3201      	adds	r2, #1
200048c0:	2b07      	cmp	r3, #7
200048c2:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
200048c6:	6021      	str	r1, [r4, #0]
200048c8:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
200048cc:	f300 8192 	bgt.w	20004bf4 <_vfprintf_r+0x1068>
200048d0:	3408      	adds	r4, #8
200048d2:	9812      	ldr	r0, [sp, #72]	; 0x48
200048d4:	2200      	movs	r2, #0
200048d6:	2300      	movs	r3, #0
200048d8:	991b      	ldr	r1, [sp, #108]	; 0x6c
200048da:	f004 fb77 	bl	20008fcc <__aeabi_dcmpeq>
200048de:	2800      	cmp	r0, #0
200048e0:	f040 811d 	bne.w	20004b1e <_vfprintf_r+0xf92>
200048e4:	9b1a      	ldr	r3, [sp, #104]	; 0x68
200048e6:	9813      	ldr	r0, [sp, #76]	; 0x4c
200048e8:	1e5a      	subs	r2, r3, #1
200048ea:	6062      	str	r2, [r4, #4]
200048ec:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
200048f0:	1c41      	adds	r1, r0, #1
200048f2:	6021      	str	r1, [r4, #0]
200048f4:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
200048f8:	3301      	adds	r3, #1
200048fa:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
200048fe:	188a      	adds	r2, r1, r2
20004900:	2b07      	cmp	r3, #7
20004902:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20004906:	dc21      	bgt.n	2000494c <_vfprintf_r+0xdc0>
20004908:	3408      	adds	r4, #8
2000490a:	9b1c      	ldr	r3, [sp, #112]	; 0x70
2000490c:	f50d 62ac 	add.w	r2, sp, #1376	; 0x560
20004910:	981c      	ldr	r0, [sp, #112]	; 0x70
20004912:	6022      	str	r2, [r4, #0]
20004914:	6063      	str	r3, [r4, #4]
20004916:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
2000491a:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
2000491e:	3301      	adds	r3, #1
20004920:	f7ff bbf0 	b.w	20004104 <_vfprintf_r+0x578>
20004924:	9a0a      	ldr	r2, [sp, #40]	; 0x28
20004926:	f012 0f01 	tst.w	r2, #1
2000492a:	d1ae      	bne.n	2000488a <_vfprintf_r+0xcfe>
2000492c:	9a13      	ldr	r2, [sp, #76]	; 0x4c
2000492e:	2301      	movs	r3, #1
20004930:	6063      	str	r3, [r4, #4]
20004932:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20004936:	6022      	str	r2, [r4, #0]
20004938:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
2000493c:	3301      	adds	r3, #1
2000493e:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20004942:	3201      	adds	r2, #1
20004944:	2b07      	cmp	r3, #7
20004946:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
2000494a:	dddd      	ble.n	20004908 <_vfprintf_r+0xd7c>
2000494c:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20004950:	4648      	mov	r0, r9
20004952:	4631      	mov	r1, r6
20004954:	320c      	adds	r2, #12
20004956:	f7ff f90b 	bl	20003b70 <__sprint_r>
2000495a:	2800      	cmp	r0, #0
2000495c:	f47f aa36 	bne.w	20003dcc <_vfprintf_r+0x240>
20004960:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20004964:	3404      	adds	r4, #4
20004966:	e7d0      	b.n	2000490a <_vfprintf_r+0xd7e>
20004968:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
2000496c:	4648      	mov	r0, r9
2000496e:	4631      	mov	r1, r6
20004970:	320c      	adds	r2, #12
20004972:	f7ff f8fd 	bl	20003b70 <__sprint_r>
20004976:	2800      	cmp	r0, #0
20004978:	f47f aa28 	bne.w	20003dcc <_vfprintf_r+0x240>
2000497c:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20004980:	3404      	adds	r4, #4
20004982:	f7ff bbb0 	b.w	200040e6 <_vfprintf_r+0x55a>
20004986:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
2000498a:	4648      	mov	r0, r9
2000498c:	4631      	mov	r1, r6
2000498e:	320c      	adds	r2, #12
20004990:	f7ff f8ee 	bl	20003b70 <__sprint_r>
20004994:	2800      	cmp	r0, #0
20004996:	f47f aa19 	bne.w	20003dcc <_vfprintf_r+0x240>
2000499a:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
2000499e:	3404      	adds	r4, #4
200049a0:	f7ff bb3c 	b.w	2000401c <_vfprintf_r+0x490>
200049a4:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
200049a8:	4648      	mov	r0, r9
200049aa:	4631      	mov	r1, r6
200049ac:	320c      	adds	r2, #12
200049ae:	f7ff f8df 	bl	20003b70 <__sprint_r>
200049b2:	2800      	cmp	r0, #0
200049b4:	f47f aa0a 	bne.w	20003dcc <_vfprintf_r+0x240>
200049b8:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
200049bc:	3404      	adds	r4, #4
200049be:	f7ff bb43 	b.w	20004048 <_vfprintf_r+0x4bc>
200049c2:	f8dd 3570 	ldr.w	r3, [sp, #1392]	; 0x570
200049c6:	2b00      	cmp	r3, #0
200049c8:	f340 81fd 	ble.w	20004dc6 <_vfprintf_r+0x123a>
200049cc:	991a      	ldr	r1, [sp, #104]	; 0x68
200049ce:	428b      	cmp	r3, r1
200049d0:	f6ff af01 	blt.w	200047d6 <_vfprintf_r+0xc4a>
200049d4:	9a13      	ldr	r2, [sp, #76]	; 0x4c
200049d6:	6061      	str	r1, [r4, #4]
200049d8:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
200049dc:	6022      	str	r2, [r4, #0]
200049de:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
200049e2:	3301      	adds	r3, #1
200049e4:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
200049e8:	1852      	adds	r2, r2, r1
200049ea:	2b07      	cmp	r3, #7
200049ec:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
200049f0:	bfd8      	it	le
200049f2:	f104 0308 	addle.w	r3, r4, #8
200049f6:	f300 8429 	bgt.w	2000524c <_vfprintf_r+0x16c0>
200049fa:	f8dd 4570 	ldr.w	r4, [sp, #1392]	; 0x570
200049fe:	981a      	ldr	r0, [sp, #104]	; 0x68
20004a00:	1a24      	subs	r4, r4, r0
20004a02:	2c00      	cmp	r4, #0
20004a04:	f340 81b3 	ble.w	20004d6e <_vfprintf_r+0x11e2>
20004a08:	2c10      	cmp	r4, #16
20004a0a:	f8df 81e4 	ldr.w	r8, [pc, #484]	; 20004bf0 <_vfprintf_r+0x1064>
20004a0e:	f340 819d 	ble.w	20004d4c <_vfprintf_r+0x11c0>
20004a12:	4642      	mov	r2, r8
20004a14:	f50d 6aa8 	add.w	sl, sp, #1344	; 0x540
20004a18:	46a8      	mov	r8, r5
20004a1a:	2710      	movs	r7, #16
20004a1c:	f10a 0a0c 	add.w	sl, sl, #12
20004a20:	4615      	mov	r5, r2
20004a22:	e003      	b.n	20004a2c <_vfprintf_r+0xea0>
20004a24:	3c10      	subs	r4, #16
20004a26:	2c10      	cmp	r4, #16
20004a28:	f340 818d 	ble.w	20004d46 <_vfprintf_r+0x11ba>
20004a2c:	605f      	str	r7, [r3, #4]
20004a2e:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20004a32:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
20004a36:	3201      	adds	r2, #1
20004a38:	601d      	str	r5, [r3, #0]
20004a3a:	3110      	adds	r1, #16
20004a3c:	2a07      	cmp	r2, #7
20004a3e:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
20004a42:	f103 0308 	add.w	r3, r3, #8
20004a46:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20004a4a:	ddeb      	ble.n	20004a24 <_vfprintf_r+0xe98>
20004a4c:	4648      	mov	r0, r9
20004a4e:	4631      	mov	r1, r6
20004a50:	4652      	mov	r2, sl
20004a52:	f7ff f88d 	bl	20003b70 <__sprint_r>
20004a56:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
20004a5a:	3304      	adds	r3, #4
20004a5c:	2800      	cmp	r0, #0
20004a5e:	d0e1      	beq.n	20004a24 <_vfprintf_r+0xe98>
20004a60:	f7ff b9b4 	b.w	20003dcc <_vfprintf_r+0x240>
20004a64:	9a18      	ldr	r2, [sp, #96]	; 0x60
20004a66:	9819      	ldr	r0, [sp, #100]	; 0x64
20004a68:	4613      	mov	r3, r2
20004a6a:	9213      	str	r2, [sp, #76]	; 0x4c
20004a6c:	f00a 020f 	and.w	r2, sl, #15
20004a70:	ea4f 111a 	mov.w	r1, sl, lsr #4
20004a74:	ea41 710b 	orr.w	r1, r1, fp, lsl #28
20004a78:	ea4f 1c1b 	mov.w	ip, fp, lsr #4
20004a7c:	5c82      	ldrb	r2, [r0, r2]
20004a7e:	468a      	mov	sl, r1
20004a80:	46e3      	mov	fp, ip
20004a82:	ea5a 0c0b 	orrs.w	ip, sl, fp
20004a86:	f803 2d01 	strb.w	r2, [r3, #-1]!
20004a8a:	d1ef      	bne.n	20004a6c <_vfprintf_r+0xee0>
20004a8c:	9818      	ldr	r0, [sp, #96]	; 0x60
20004a8e:	9313      	str	r3, [sp, #76]	; 0x4c
20004a90:	1ac0      	subs	r0, r0, r3
20004a92:	9010      	str	r0, [sp, #64]	; 0x40
20004a94:	f7ff ba41 	b.w	20003f1a <_vfprintf_r+0x38e>
20004a98:	2209      	movs	r2, #9
20004a9a:	2300      	movs	r3, #0
20004a9c:	4552      	cmp	r2, sl
20004a9e:	eb73 000b 	sbcs.w	r0, r3, fp
20004aa2:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
20004aa6:	d21f      	bcs.n	20004ae8 <_vfprintf_r+0xf5c>
20004aa8:	4623      	mov	r3, r4
20004aaa:	4644      	mov	r4, r8
20004aac:	46b8      	mov	r8, r7
20004aae:	461f      	mov	r7, r3
20004ab0:	4650      	mov	r0, sl
20004ab2:	4659      	mov	r1, fp
20004ab4:	220a      	movs	r2, #10
20004ab6:	2300      	movs	r3, #0
20004ab8:	f004 fae2 	bl	20009080 <__aeabi_uldivmod>
20004abc:	2300      	movs	r3, #0
20004abe:	4650      	mov	r0, sl
20004ac0:	4659      	mov	r1, fp
20004ac2:	f102 0c30 	add.w	ip, r2, #48	; 0x30
20004ac6:	220a      	movs	r2, #10
20004ac8:	f804 cd01 	strb.w	ip, [r4, #-1]!
20004acc:	f004 fad8 	bl	20009080 <__aeabi_uldivmod>
20004ad0:	2209      	movs	r2, #9
20004ad2:	2300      	movs	r3, #0
20004ad4:	4682      	mov	sl, r0
20004ad6:	468b      	mov	fp, r1
20004ad8:	4552      	cmp	r2, sl
20004ada:	eb73 030b 	sbcs.w	r3, r3, fp
20004ade:	d3e7      	bcc.n	20004ab0 <_vfprintf_r+0xf24>
20004ae0:	463b      	mov	r3, r7
20004ae2:	4647      	mov	r7, r8
20004ae4:	46a0      	mov	r8, r4
20004ae6:	461c      	mov	r4, r3
20004ae8:	f108 30ff 	add.w	r0, r8, #4294967295
20004aec:	f10a 0a30 	add.w	sl, sl, #48	; 0x30
20004af0:	9013      	str	r0, [sp, #76]	; 0x4c
20004af2:	f808 ac01 	strb.w	sl, [r8, #-1]
20004af6:	9918      	ldr	r1, [sp, #96]	; 0x60
20004af8:	1a09      	subs	r1, r1, r0
20004afa:	9110      	str	r1, [sp, #64]	; 0x40
20004afc:	f7ff ba0d 	b.w	20003f1a <_vfprintf_r+0x38e>
20004b00:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20004b04:	4648      	mov	r0, r9
20004b06:	4631      	mov	r1, r6
20004b08:	320c      	adds	r2, #12
20004b0a:	f7ff f831 	bl	20003b70 <__sprint_r>
20004b0e:	2800      	cmp	r0, #0
20004b10:	f47f a95c 	bne.w	20003dcc <_vfprintf_r+0x240>
20004b14:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20004b18:	3404      	adds	r4, #4
20004b1a:	f7ff ba68 	b.w	20003fee <_vfprintf_r+0x462>
20004b1e:	991a      	ldr	r1, [sp, #104]	; 0x68
20004b20:	1e4f      	subs	r7, r1, #1
20004b22:	2f00      	cmp	r7, #0
20004b24:	f77f aef1 	ble.w	2000490a <_vfprintf_r+0xd7e>
20004b28:	2f10      	cmp	r7, #16
20004b2a:	f8df 80c4 	ldr.w	r8, [pc, #196]	; 20004bf0 <_vfprintf_r+0x1064>
20004b2e:	dd4e      	ble.n	20004bce <_vfprintf_r+0x1042>
20004b30:	4643      	mov	r3, r8
20004b32:	f50d 6ba8 	add.w	fp, sp, #1344	; 0x540
20004b36:	46a8      	mov	r8, r5
20004b38:	f04f 0a10 	mov.w	sl, #16
20004b3c:	f10b 0b0c 	add.w	fp, fp, #12
20004b40:	461d      	mov	r5, r3
20004b42:	e002      	b.n	20004b4a <_vfprintf_r+0xfbe>
20004b44:	3f10      	subs	r7, #16
20004b46:	2f10      	cmp	r7, #16
20004b48:	dd3e      	ble.n	20004bc8 <_vfprintf_r+0x103c>
20004b4a:	f8c4 a004 	str.w	sl, [r4, #4]
20004b4e:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20004b52:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20004b56:	3301      	adds	r3, #1
20004b58:	6025      	str	r5, [r4, #0]
20004b5a:	3210      	adds	r2, #16
20004b5c:	2b07      	cmp	r3, #7
20004b5e:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20004b62:	f104 0408 	add.w	r4, r4, #8
20004b66:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20004b6a:	ddeb      	ble.n	20004b44 <_vfprintf_r+0xfb8>
20004b6c:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20004b70:	4648      	mov	r0, r9
20004b72:	4631      	mov	r1, r6
20004b74:	465a      	mov	r2, fp
20004b76:	3404      	adds	r4, #4
20004b78:	f7fe fffa 	bl	20003b70 <__sprint_r>
20004b7c:	2800      	cmp	r0, #0
20004b7e:	d0e1      	beq.n	20004b44 <_vfprintf_r+0xfb8>
20004b80:	f7ff b924 	b.w	20003dcc <_vfprintf_r+0x240>
20004b84:	9816      	ldr	r0, [sp, #88]	; 0x58
20004b86:	2130      	movs	r1, #48	; 0x30
20004b88:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
20004b8c:	2201      	movs	r2, #1
20004b8e:	2302      	movs	r3, #2
20004b90:	f88d 1574 	strb.w	r1, [sp, #1396]	; 0x574
20004b94:	f04c 0c02 	orr.w	ip, ip, #2
20004b98:	f88d 0575 	strb.w	r0, [sp, #1397]	; 0x575
20004b9c:	f8cd c028 	str.w	ip, [sp, #40]	; 0x28
20004ba0:	f7ff b986 	b.w	20003eb0 <_vfprintf_r+0x324>
20004ba4:	980b      	ldr	r0, [sp, #44]	; 0x2c
20004ba6:	1d01      	adds	r1, r0, #4
20004ba8:	6803      	ldr	r3, [r0, #0]
20004baa:	910b      	str	r1, [sp, #44]	; 0x2c
20004bac:	469a      	mov	sl, r3
20004bae:	f04f 0b00 	mov.w	fp, #0
20004bb2:	f7ff b973 	b.w	20003e9c <_vfprintf_r+0x310>
20004bb6:	980b      	ldr	r0, [sp, #44]	; 0x2c
20004bb8:	1d01      	adds	r1, r0, #4
20004bba:	6803      	ldr	r3, [r0, #0]
20004bbc:	910b      	str	r1, [sp, #44]	; 0x2c
20004bbe:	469a      	mov	sl, r3
20004bc0:	ea4f 7bea 	mov.w	fp, sl, asr #31
20004bc4:	f7ff bbad 	b.w	20004322 <_vfprintf_r+0x796>
20004bc8:	462b      	mov	r3, r5
20004bca:	4645      	mov	r5, r8
20004bcc:	4698      	mov	r8, r3
20004bce:	6067      	str	r7, [r4, #4]
20004bd0:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20004bd4:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20004bd8:	3301      	adds	r3, #1
20004bda:	f8c4 8000 	str.w	r8, [r4]
20004bde:	19d2      	adds	r2, r2, r7
20004be0:	2b07      	cmp	r3, #7
20004be2:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20004be6:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20004bea:	f77f ae8d 	ble.w	20004908 <_vfprintf_r+0xd7c>
20004bee:	e6ad      	b.n	2000494c <_vfprintf_r+0xdc0>
20004bf0:	200097d4 	.word	0x200097d4
20004bf4:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20004bf8:	4648      	mov	r0, r9
20004bfa:	4631      	mov	r1, r6
20004bfc:	320c      	adds	r2, #12
20004bfe:	f7fe ffb7 	bl	20003b70 <__sprint_r>
20004c02:	2800      	cmp	r0, #0
20004c04:	f47f a8e2 	bne.w	20003dcc <_vfprintf_r+0x240>
20004c08:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20004c0c:	3404      	adds	r4, #4
20004c0e:	e660      	b.n	200048d2 <_vfprintf_r+0xd46>
20004c10:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20004c14:	4648      	mov	r0, r9
20004c16:	4631      	mov	r1, r6
20004c18:	320c      	adds	r2, #12
20004c1a:	f7fe ffa9 	bl	20003b70 <__sprint_r>
20004c1e:	2800      	cmp	r0, #0
20004c20:	f47f a8d4 	bne.w	20003dcc <_vfprintf_r+0x240>
20004c24:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20004c28:	3404      	adds	r4, #4
20004c2a:	e640      	b.n	200048ae <_vfprintf_r+0xd22>
20004c2c:	2830      	cmp	r0, #48	; 0x30
20004c2e:	f000 82ec 	beq.w	2000520a <_vfprintf_r+0x167e>
20004c32:	9813      	ldr	r0, [sp, #76]	; 0x4c
20004c34:	2330      	movs	r3, #48	; 0x30
20004c36:	f800 3d01 	strb.w	r3, [r0, #-1]!
20004c3a:	9918      	ldr	r1, [sp, #96]	; 0x60
20004c3c:	9013      	str	r0, [sp, #76]	; 0x4c
20004c3e:	1a09      	subs	r1, r1, r0
20004c40:	9110      	str	r1, [sp, #64]	; 0x40
20004c42:	f7ff b96a 	b.w	20003f1a <_vfprintf_r+0x38e>
20004c46:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20004c4a:	4648      	mov	r0, r9
20004c4c:	4631      	mov	r1, r6
20004c4e:	320c      	adds	r2, #12
20004c50:	f7fe ff8e 	bl	20003b70 <__sprint_r>
20004c54:	2800      	cmp	r0, #0
20004c56:	f47f a8b9 	bne.w	20003dcc <_vfprintf_r+0x240>
20004c5a:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20004c5e:	3404      	adds	r4, #4
20004c60:	f7ff b9f8 	b.w	20004054 <_vfprintf_r+0x4c8>
20004c64:	f1da 0a00 	rsbs	sl, sl, #0
20004c68:	eb6b 0b4b 	sbc.w	fp, fp, fp, lsl #1
20004c6c:	232d      	movs	r3, #45	; 0x2d
20004c6e:	ea5a 0c0b 	orrs.w	ip, sl, fp
20004c72:	f88d 3577 	strb.w	r3, [sp, #1399]	; 0x577
20004c76:	bf0c      	ite	eq
20004c78:	2200      	moveq	r2, #0
20004c7a:	2201      	movne	r2, #1
20004c7c:	2301      	movs	r3, #1
20004c7e:	f7ff b91b 	b.w	20003eb8 <_vfprintf_r+0x32c>
20004c82:	990b      	ldr	r1, [sp, #44]	; 0x2c
20004c84:	462b      	mov	r3, r5
20004c86:	782a      	ldrb	r2, [r5, #0]
20004c88:	910b      	str	r1, [sp, #44]	; 0x2c
20004c8a:	f7ff b82a 	b.w	20003ce2 <_vfprintf_r+0x156>
20004c8e:	462a      	mov	r2, r5
20004c90:	4645      	mov	r5, r8
20004c92:	4690      	mov	r8, r2
20004c94:	605f      	str	r7, [r3, #4]
20004c96:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20004c9a:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
20004c9e:	3201      	adds	r2, #1
20004ca0:	f8c3 8000 	str.w	r8, [r3]
20004ca4:	19c9      	adds	r1, r1, r7
20004ca6:	2a07      	cmp	r2, #7
20004ca8:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
20004cac:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20004cb0:	f73f adce 	bgt.w	20004850 <_vfprintf_r+0xcc4>
20004cb4:	3308      	adds	r3, #8
20004cb6:	f7ff ba30 	b.w	2000411a <_vfprintf_r+0x58e>
20004cba:	980a      	ldr	r0, [sp, #40]	; 0x28
20004cbc:	f010 0340 	ands.w	r3, r0, #64	; 0x40
20004cc0:	f000 81ed 	beq.w	2000509e <_vfprintf_r+0x1512>
20004cc4:	990b      	ldr	r1, [sp, #44]	; 0x2c
20004cc6:	4613      	mov	r3, r2
20004cc8:	1d0a      	adds	r2, r1, #4
20004cca:	920b      	str	r2, [sp, #44]	; 0x2c
20004ccc:	f8b1 a000 	ldrh.w	sl, [r1]
20004cd0:	f1ba 0200 	subs.w	r2, sl, #0
20004cd4:	bf18      	it	ne
20004cd6:	2201      	movne	r2, #1
20004cd8:	46d2      	mov	sl, sl
20004cda:	f04f 0b00 	mov.w	fp, #0
20004cde:	f7ff b8e7 	b.w	20003eb0 <_vfprintf_r+0x324>
20004ce2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20004ce4:	f013 0f40 	tst.w	r3, #64	; 0x40
20004ce8:	f000 81cc 	beq.w	20005084 <_vfprintf_r+0x14f8>
20004cec:	980b      	ldr	r0, [sp, #44]	; 0x2c
20004cee:	2301      	movs	r3, #1
20004cf0:	1d01      	adds	r1, r0, #4
20004cf2:	910b      	str	r1, [sp, #44]	; 0x2c
20004cf4:	f8b0 a000 	ldrh.w	sl, [r0]
20004cf8:	f1ba 0200 	subs.w	r2, sl, #0
20004cfc:	bf18      	it	ne
20004cfe:	2201      	movne	r2, #1
20004d00:	46d2      	mov	sl, sl
20004d02:	f04f 0b00 	mov.w	fp, #0
20004d06:	f7ff b8d3 	b.w	20003eb0 <_vfprintf_r+0x324>
20004d0a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20004d0c:	f013 0f10 	tst.w	r3, #16
20004d10:	f000 81a4 	beq.w	2000505c <_vfprintf_r+0x14d0>
20004d14:	980b      	ldr	r0, [sp, #44]	; 0x2c
20004d16:	9911      	ldr	r1, [sp, #68]	; 0x44
20004d18:	f100 0a04 	add.w	sl, r0, #4
20004d1c:	6803      	ldr	r3, [r0, #0]
20004d1e:	6019      	str	r1, [r3, #0]
20004d20:	f7fe bf9c 	b.w	20003c5c <_vfprintf_r+0xd0>
20004d24:	980b      	ldr	r0, [sp, #44]	; 0x2c
20004d26:	1dc3      	adds	r3, r0, #7
20004d28:	f023 0307 	bic.w	r3, r3, #7
20004d2c:	f103 0108 	add.w	r1, r3, #8
20004d30:	910b      	str	r1, [sp, #44]	; 0x2c
20004d32:	f8d3 8004 	ldr.w	r8, [r3, #4]
20004d36:	f8d3 a000 	ldr.w	sl, [r3]
20004d3a:	f8cd 806c 	str.w	r8, [sp, #108]	; 0x6c
20004d3e:	f8cd a048 	str.w	sl, [sp, #72]	; 0x48
20004d42:	f7ff bb11 	b.w	20004368 <_vfprintf_r+0x7dc>
20004d46:	462a      	mov	r2, r5
20004d48:	4645      	mov	r5, r8
20004d4a:	4690      	mov	r8, r2
20004d4c:	605c      	str	r4, [r3, #4]
20004d4e:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20004d52:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
20004d56:	3201      	adds	r2, #1
20004d58:	f8c3 8000 	str.w	r8, [r3]
20004d5c:	1909      	adds	r1, r1, r4
20004d5e:	2a07      	cmp	r2, #7
20004d60:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
20004d64:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20004d68:	f300 82ea 	bgt.w	20005340 <_vfprintf_r+0x17b4>
20004d6c:	3308      	adds	r3, #8
20004d6e:	990a      	ldr	r1, [sp, #40]	; 0x28
20004d70:	f011 0f01 	tst.w	r1, #1
20004d74:	f43f a9d1 	beq.w	2000411a <_vfprintf_r+0x58e>
20004d78:	2201      	movs	r2, #1
20004d7a:	605a      	str	r2, [r3, #4]
20004d7c:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20004d80:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
20004d84:	3201      	adds	r2, #1
20004d86:	981d      	ldr	r0, [sp, #116]	; 0x74
20004d88:	3101      	adds	r1, #1
20004d8a:	2a07      	cmp	r2, #7
20004d8c:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
20004d90:	6018      	str	r0, [r3, #0]
20004d92:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20004d96:	f73f ad5b 	bgt.w	20004850 <_vfprintf_r+0xcc4>
20004d9a:	3308      	adds	r3, #8
20004d9c:	f7ff b9bd 	b.w	2000411a <_vfprintf_r+0x58e>
20004da0:	232d      	movs	r3, #45	; 0x2d
20004da2:	f88d 3577 	strb.w	r3, [sp, #1399]	; 0x577
20004da6:	f7ff baf2 	b.w	2000438e <_vfprintf_r+0x802>
20004daa:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20004dae:	4648      	mov	r0, r9
20004db0:	4631      	mov	r1, r6
20004db2:	320c      	adds	r2, #12
20004db4:	f7fe fedc 	bl	20003b70 <__sprint_r>
20004db8:	2800      	cmp	r0, #0
20004dba:	f47f a807 	bne.w	20003dcc <_vfprintf_r+0x240>
20004dbe:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
20004dc2:	3304      	adds	r3, #4
20004dc4:	e456      	b.n	20004674 <_vfprintf_r+0xae8>
20004dc6:	2301      	movs	r3, #1
20004dc8:	6063      	str	r3, [r4, #4]
20004dca:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20004dce:	f649 0324 	movw	r3, #38948	; 0x9824
20004dd2:	f2c2 0300 	movt	r3, #8192	; 0x2000
20004dd6:	6023      	str	r3, [r4, #0]
20004dd8:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
20004ddc:	3201      	adds	r2, #1
20004dde:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20004de2:	3301      	adds	r3, #1
20004de4:	2a07      	cmp	r2, #7
20004de6:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
20004dea:	bfd8      	it	le
20004dec:	f104 0308 	addle.w	r3, r4, #8
20004df0:	f300 8187 	bgt.w	20005102 <_vfprintf_r+0x1576>
20004df4:	f8dd 2570 	ldr.w	r2, [sp, #1392]	; 0x570
20004df8:	b93a      	cbnz	r2, 20004e0a <_vfprintf_r+0x127e>
20004dfa:	9a1a      	ldr	r2, [sp, #104]	; 0x68
20004dfc:	b92a      	cbnz	r2, 20004e0a <_vfprintf_r+0x127e>
20004dfe:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
20004e02:	f01c 0f01 	tst.w	ip, #1
20004e06:	f43f a988 	beq.w	2000411a <_vfprintf_r+0x58e>
20004e0a:	2201      	movs	r2, #1
20004e0c:	605a      	str	r2, [r3, #4]
20004e0e:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20004e12:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
20004e16:	3201      	adds	r2, #1
20004e18:	981d      	ldr	r0, [sp, #116]	; 0x74
20004e1a:	3101      	adds	r1, #1
20004e1c:	2a07      	cmp	r2, #7
20004e1e:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
20004e22:	6018      	str	r0, [r3, #0]
20004e24:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20004e28:	f300 8179 	bgt.w	2000511e <_vfprintf_r+0x1592>
20004e2c:	3308      	adds	r3, #8
20004e2e:	f8dd 7570 	ldr.w	r7, [sp, #1392]	; 0x570
20004e32:	427f      	negs	r7, r7
20004e34:	2f00      	cmp	r7, #0
20004e36:	f340 81b3 	ble.w	200051a0 <_vfprintf_r+0x1614>
20004e3a:	2f10      	cmp	r7, #16
20004e3c:	f8df 8650 	ldr.w	r8, [pc, #1616]	; 20005490 <_vfprintf_r+0x1904>
20004e40:	f340 81d2 	ble.w	200051e8 <_vfprintf_r+0x165c>
20004e44:	4642      	mov	r2, r8
20004e46:	f50d 6aa8 	add.w	sl, sp, #1344	; 0x540
20004e4a:	46a8      	mov	r8, r5
20004e4c:	2410      	movs	r4, #16
20004e4e:	f10a 0a0c 	add.w	sl, sl, #12
20004e52:	4615      	mov	r5, r2
20004e54:	e003      	b.n	20004e5e <_vfprintf_r+0x12d2>
20004e56:	3f10      	subs	r7, #16
20004e58:	2f10      	cmp	r7, #16
20004e5a:	f340 81c2 	ble.w	200051e2 <_vfprintf_r+0x1656>
20004e5e:	605c      	str	r4, [r3, #4]
20004e60:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20004e64:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
20004e68:	3201      	adds	r2, #1
20004e6a:	601d      	str	r5, [r3, #0]
20004e6c:	3110      	adds	r1, #16
20004e6e:	2a07      	cmp	r2, #7
20004e70:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
20004e74:	f103 0308 	add.w	r3, r3, #8
20004e78:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20004e7c:	ddeb      	ble.n	20004e56 <_vfprintf_r+0x12ca>
20004e7e:	4648      	mov	r0, r9
20004e80:	4631      	mov	r1, r6
20004e82:	4652      	mov	r2, sl
20004e84:	f7fe fe74 	bl	20003b70 <__sprint_r>
20004e88:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
20004e8c:	3304      	adds	r3, #4
20004e8e:	2800      	cmp	r0, #0
20004e90:	d0e1      	beq.n	20004e56 <_vfprintf_r+0x12ca>
20004e92:	f7fe bf9b 	b.w	20003dcc <_vfprintf_r+0x240>
20004e96:	990b      	ldr	r1, [sp, #44]	; 0x2c
20004e98:	1c6b      	adds	r3, r5, #1
20004e9a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
20004e9c:	f042 0220 	orr.w	r2, r2, #32
20004ea0:	920a      	str	r2, [sp, #40]	; 0x28
20004ea2:	786a      	ldrb	r2, [r5, #1]
20004ea4:	910b      	str	r1, [sp, #44]	; 0x2c
20004ea6:	f7fe bf1c 	b.w	20003ce2 <_vfprintf_r+0x156>
20004eaa:	4650      	mov	r0, sl
20004eac:	4641      	mov	r1, r8
20004eae:	f003 f8bb 	bl	20008028 <__isnand>
20004eb2:	2800      	cmp	r0, #0
20004eb4:	f040 80ff 	bne.w	200050b6 <_vfprintf_r+0x152a>
20004eb8:	f1b7 3fff 	cmp.w	r7, #4294967295
20004ebc:	f000 8251 	beq.w	20005362 <_vfprintf_r+0x17d6>
20004ec0:	9816      	ldr	r0, [sp, #88]	; 0x58
20004ec2:	2867      	cmp	r0, #103	; 0x67
20004ec4:	bf14      	ite	ne
20004ec6:	2300      	movne	r3, #0
20004ec8:	2301      	moveq	r3, #1
20004eca:	2847      	cmp	r0, #71	; 0x47
20004ecc:	bf08      	it	eq
20004ece:	f043 0301 	orreq.w	r3, r3, #1
20004ed2:	b113      	cbz	r3, 20004eda <_vfprintf_r+0x134e>
20004ed4:	2f00      	cmp	r7, #0
20004ed6:	bf08      	it	eq
20004ed8:	2701      	moveq	r7, #1
20004eda:	f50d 60ab 	add.w	r0, sp, #1368	; 0x558
20004ede:	4643      	mov	r3, r8
20004ee0:	4652      	mov	r2, sl
20004ee2:	990a      	ldr	r1, [sp, #40]	; 0x28
20004ee4:	e9c0 2300 	strd	r2, r3, [r0]
20004ee8:	f8dd 355c 	ldr.w	r3, [sp, #1372]	; 0x55c
20004eec:	f441 7180 	orr.w	r1, r1, #256	; 0x100
20004ef0:	910a      	str	r1, [sp, #40]	; 0x28
20004ef2:	2b00      	cmp	r3, #0
20004ef4:	f2c0 8264 	blt.w	200053c0 <_vfprintf_r+0x1834>
20004ef8:	2100      	movs	r1, #0
20004efa:	9117      	str	r1, [sp, #92]	; 0x5c
20004efc:	9816      	ldr	r0, [sp, #88]	; 0x58
20004efe:	2866      	cmp	r0, #102	; 0x66
20004f00:	bf14      	ite	ne
20004f02:	2300      	movne	r3, #0
20004f04:	2301      	moveq	r3, #1
20004f06:	2846      	cmp	r0, #70	; 0x46
20004f08:	bf08      	it	eq
20004f0a:	f043 0301 	orreq.w	r3, r3, #1
20004f0e:	9310      	str	r3, [sp, #64]	; 0x40
20004f10:	2b00      	cmp	r3, #0
20004f12:	f000 81d1 	beq.w	200052b8 <_vfprintf_r+0x172c>
20004f16:	46bc      	mov	ip, r7
20004f18:	2303      	movs	r3, #3
20004f1a:	f8cd a030 	str.w	sl, [sp, #48]	; 0x30
20004f1e:	f50d 61ae 	add.w	r1, sp, #1392	; 0x570
20004f22:	f8cd 8034 	str.w	r8, [sp, #52]	; 0x34
20004f26:	4648      	mov	r0, r9
20004f28:	9300      	str	r3, [sp, #0]
20004f2a:	9102      	str	r1, [sp, #8]
20004f2c:	f50d 61ac 	add.w	r1, sp, #1376	; 0x560
20004f30:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
20004f34:	310c      	adds	r1, #12
20004f36:	f8cd c004 	str.w	ip, [sp, #4]
20004f3a:	9103      	str	r1, [sp, #12]
20004f3c:	f50d 61ad 	add.w	r1, sp, #1384	; 0x568
20004f40:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
20004f44:	9104      	str	r1, [sp, #16]
20004f46:	f000 fbc7 	bl	200056d8 <_dtoa_r>
20004f4a:	9a16      	ldr	r2, [sp, #88]	; 0x58
20004f4c:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
20004f50:	f1b2 0367 	subs.w	r3, r2, #103	; 0x67
20004f54:	bf18      	it	ne
20004f56:	2301      	movne	r3, #1
20004f58:	2a47      	cmp	r2, #71	; 0x47
20004f5a:	bf0c      	ite	eq
20004f5c:	2300      	moveq	r3, #0
20004f5e:	f003 0301 	andne.w	r3, r3, #1
20004f62:	9013      	str	r0, [sp, #76]	; 0x4c
20004f64:	b933      	cbnz	r3, 20004f74 <_vfprintf_r+0x13e8>
20004f66:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20004f68:	f013 0f01 	tst.w	r3, #1
20004f6c:	bf08      	it	eq
20004f6e:	f8dd b568 	ldreq.w	fp, [sp, #1384]	; 0x568
20004f72:	d016      	beq.n	20004fa2 <_vfprintf_r+0x1416>
20004f74:	9813      	ldr	r0, [sp, #76]	; 0x4c
20004f76:	9910      	ldr	r1, [sp, #64]	; 0x40
20004f78:	eb00 0b0c 	add.w	fp, r0, ip
20004f7c:	b131      	cbz	r1, 20004f8c <_vfprintf_r+0x1400>
20004f7e:	7803      	ldrb	r3, [r0, #0]
20004f80:	2b30      	cmp	r3, #48	; 0x30
20004f82:	f000 80da 	beq.w	2000513a <_vfprintf_r+0x15ae>
20004f86:	f8dd 3570 	ldr.w	r3, [sp, #1392]	; 0x570
20004f8a:	449b      	add	fp, r3
20004f8c:	4650      	mov	r0, sl
20004f8e:	2200      	movs	r2, #0
20004f90:	2300      	movs	r3, #0
20004f92:	4641      	mov	r1, r8
20004f94:	f004 f81a 	bl	20008fcc <__aeabi_dcmpeq>
20004f98:	2800      	cmp	r0, #0
20004f9a:	f000 81c2 	beq.w	20005322 <_vfprintf_r+0x1796>
20004f9e:	f8cd b568 	str.w	fp, [sp, #1384]	; 0x568
20004fa2:	9a16      	ldr	r2, [sp, #88]	; 0x58
20004fa4:	9813      	ldr	r0, [sp, #76]	; 0x4c
20004fa6:	2a67      	cmp	r2, #103	; 0x67
20004fa8:	bf14      	ite	ne
20004faa:	2300      	movne	r3, #0
20004fac:	2301      	moveq	r3, #1
20004fae:	2a47      	cmp	r2, #71	; 0x47
20004fb0:	bf08      	it	eq
20004fb2:	f043 0301 	orreq.w	r3, r3, #1
20004fb6:	ebc0 000b 	rsb	r0, r0, fp
20004fba:	901a      	str	r0, [sp, #104]	; 0x68
20004fbc:	2b00      	cmp	r3, #0
20004fbe:	f000 818a 	beq.w	200052d6 <_vfprintf_r+0x174a>
20004fc2:	f8dd 1570 	ldr.w	r1, [sp, #1392]	; 0x570
20004fc6:	f111 0f03 	cmn.w	r1, #3
20004fca:	9110      	str	r1, [sp, #64]	; 0x40
20004fcc:	db02      	blt.n	20004fd4 <_vfprintf_r+0x1448>
20004fce:	428f      	cmp	r7, r1
20004fd0:	f280 818c 	bge.w	200052ec <_vfprintf_r+0x1760>
20004fd4:	9a16      	ldr	r2, [sp, #88]	; 0x58
20004fd6:	3a02      	subs	r2, #2
20004fd8:	9216      	str	r2, [sp, #88]	; 0x58
20004fda:	9910      	ldr	r1, [sp, #64]	; 0x40
20004fdc:	9a16      	ldr	r2, [sp, #88]	; 0x58
20004fde:	1e4b      	subs	r3, r1, #1
20004fe0:	f8cd 3570 	str.w	r3, [sp, #1392]	; 0x570
20004fe4:	2b00      	cmp	r3, #0
20004fe6:	f88d 2560 	strb.w	r2, [sp, #1376]	; 0x560
20004fea:	f2c0 8234 	blt.w	20005456 <_vfprintf_r+0x18ca>
20004fee:	222b      	movs	r2, #43	; 0x2b
20004ff0:	f88d 2561 	strb.w	r2, [sp, #1377]	; 0x561
20004ff4:	2b09      	cmp	r3, #9
20004ff6:	f300 81b6 	bgt.w	20005366 <_vfprintf_r+0x17da>
20004ffa:	f50d 62ac 	add.w	r2, sp, #1376	; 0x560
20004ffe:	3330      	adds	r3, #48	; 0x30
20005000:	3204      	adds	r2, #4
20005002:	f88d 3563 	strb.w	r3, [sp, #1379]	; 0x563
20005006:	2330      	movs	r3, #48	; 0x30
20005008:	f88d 3562 	strb.w	r3, [sp, #1378]	; 0x562
2000500c:	f50d 63ac 	add.w	r3, sp, #1376	; 0x560
20005010:	981a      	ldr	r0, [sp, #104]	; 0x68
20005012:	991a      	ldr	r1, [sp, #104]	; 0x68
20005014:	1ad3      	subs	r3, r2, r3
20005016:	1818      	adds	r0, r3, r0
20005018:	931c      	str	r3, [sp, #112]	; 0x70
2000501a:	2901      	cmp	r1, #1
2000501c:	9010      	str	r0, [sp, #64]	; 0x40
2000501e:	f340 8210 	ble.w	20005442 <_vfprintf_r+0x18b6>
20005022:	9810      	ldr	r0, [sp, #64]	; 0x40
20005024:	3001      	adds	r0, #1
20005026:	9010      	str	r0, [sp, #64]	; 0x40
20005028:	ea20 71e0 	bic.w	r1, r0, r0, asr #31
2000502c:	910c      	str	r1, [sp, #48]	; 0x30
2000502e:	9817      	ldr	r0, [sp, #92]	; 0x5c
20005030:	2800      	cmp	r0, #0
20005032:	f000 816e 	beq.w	20005312 <_vfprintf_r+0x1786>
20005036:	232d      	movs	r3, #45	; 0x2d
20005038:	2100      	movs	r1, #0
2000503a:	f88d 3577 	strb.w	r3, [sp, #1399]	; 0x577
2000503e:	9117      	str	r1, [sp, #92]	; 0x5c
20005040:	f7fe bf74 	b.w	20003f2c <_vfprintf_r+0x3a0>
20005044:	9a10      	ldr	r2, [sp, #64]	; 0x40
20005046:	f04f 0c00 	mov.w	ip, #0
2000504a:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
2000504e:	ea22 72e2 	bic.w	r2, r2, r2, asr #31
20005052:	f8cd c05c 	str.w	ip, [sp, #92]	; 0x5c
20005056:	920c      	str	r2, [sp, #48]	; 0x30
20005058:	f7fe bf67 	b.w	20003f2a <_vfprintf_r+0x39e>
2000505c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
2000505e:	f012 0f40 	tst.w	r2, #64	; 0x40
20005062:	bf17      	itett	ne
20005064:	980b      	ldrne	r0, [sp, #44]	; 0x2c
20005066:	9a0b      	ldreq	r2, [sp, #44]	; 0x2c
20005068:	9911      	ldrne	r1, [sp, #68]	; 0x44
2000506a:	f100 0a04 	addne.w	sl, r0, #4
2000506e:	bf11      	iteee	ne
20005070:	6803      	ldrne	r3, [r0, #0]
20005072:	f102 0a04 	addeq.w	sl, r2, #4
20005076:	6813      	ldreq	r3, [r2, #0]
20005078:	9811      	ldreq	r0, [sp, #68]	; 0x44
2000507a:	bf14      	ite	ne
2000507c:	8019      	strhne	r1, [r3, #0]
2000507e:	6018      	streq	r0, [r3, #0]
20005080:	f7fe bdec 	b.w	20003c5c <_vfprintf_r+0xd0>
20005084:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
20005086:	1d13      	adds	r3, r2, #4
20005088:	930b      	str	r3, [sp, #44]	; 0x2c
2000508a:	6811      	ldr	r1, [r2, #0]
2000508c:	2301      	movs	r3, #1
2000508e:	1e0a      	subs	r2, r1, #0
20005090:	bf18      	it	ne
20005092:	2201      	movne	r2, #1
20005094:	468a      	mov	sl, r1
20005096:	f04f 0b00 	mov.w	fp, #0
2000509a:	f7fe bf09 	b.w	20003eb0 <_vfprintf_r+0x324>
2000509e:	980b      	ldr	r0, [sp, #44]	; 0x2c
200050a0:	1d02      	adds	r2, r0, #4
200050a2:	920b      	str	r2, [sp, #44]	; 0x2c
200050a4:	6801      	ldr	r1, [r0, #0]
200050a6:	1e0a      	subs	r2, r1, #0
200050a8:	bf18      	it	ne
200050aa:	2201      	movne	r2, #1
200050ac:	468a      	mov	sl, r1
200050ae:	f04f 0b00 	mov.w	fp, #0
200050b2:	f7fe befd 	b.w	20003eb0 <_vfprintf_r+0x324>
200050b6:	f649 0204 	movw	r2, #38916	; 0x9804
200050ba:	f649 0300 	movw	r3, #38912	; 0x9800
200050be:	9916      	ldr	r1, [sp, #88]	; 0x58
200050c0:	f2c2 0300 	movt	r3, #8192	; 0x2000
200050c4:	f2c2 0200 	movt	r2, #8192	; 0x2000
200050c8:	2003      	movs	r0, #3
200050ca:	2947      	cmp	r1, #71	; 0x47
200050cc:	bfd8      	it	le
200050ce:	461a      	movle	r2, r3
200050d0:	9213      	str	r2, [sp, #76]	; 0x4c
200050d2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
200050d4:	900c      	str	r0, [sp, #48]	; 0x30
200050d6:	f022 0280 	bic.w	r2, r2, #128	; 0x80
200050da:	f8cd b05c 	str.w	fp, [sp, #92]	; 0x5c
200050de:	920a      	str	r2, [sp, #40]	; 0x28
200050e0:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
200050e4:	9010      	str	r0, [sp, #64]	; 0x40
200050e6:	f7fe bf20 	b.w	20003f2a <_vfprintf_r+0x39e>
200050ea:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
200050ee:	4648      	mov	r0, r9
200050f0:	4631      	mov	r1, r6
200050f2:	320c      	adds	r2, #12
200050f4:	f7fe fd3c 	bl	20003b70 <__sprint_r>
200050f8:	2800      	cmp	r0, #0
200050fa:	f47e ae67 	bne.w	20003dcc <_vfprintf_r+0x240>
200050fe:	f7fe be62 	b.w	20003dc6 <_vfprintf_r+0x23a>
20005102:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20005106:	4648      	mov	r0, r9
20005108:	4631      	mov	r1, r6
2000510a:	320c      	adds	r2, #12
2000510c:	f7fe fd30 	bl	20003b70 <__sprint_r>
20005110:	2800      	cmp	r0, #0
20005112:	f47e ae5b 	bne.w	20003dcc <_vfprintf_r+0x240>
20005116:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
2000511a:	3304      	adds	r3, #4
2000511c:	e66a      	b.n	20004df4 <_vfprintf_r+0x1268>
2000511e:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20005122:	4648      	mov	r0, r9
20005124:	4631      	mov	r1, r6
20005126:	320c      	adds	r2, #12
20005128:	f7fe fd22 	bl	20003b70 <__sprint_r>
2000512c:	2800      	cmp	r0, #0
2000512e:	f47e ae4d 	bne.w	20003dcc <_vfprintf_r+0x240>
20005132:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
20005136:	3304      	adds	r3, #4
20005138:	e679      	b.n	20004e2e <_vfprintf_r+0x12a2>
2000513a:	4650      	mov	r0, sl
2000513c:	2200      	movs	r2, #0
2000513e:	2300      	movs	r3, #0
20005140:	4641      	mov	r1, r8
20005142:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
20005146:	f003 ff41 	bl	20008fcc <__aeabi_dcmpeq>
2000514a:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
2000514e:	2800      	cmp	r0, #0
20005150:	f47f af19 	bne.w	20004f86 <_vfprintf_r+0x13fa>
20005154:	f1cc 0301 	rsb	r3, ip, #1
20005158:	f8cd 3570 	str.w	r3, [sp, #1392]	; 0x570
2000515c:	e715      	b.n	20004f8a <_vfprintf_r+0x13fe>
2000515e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
20005160:	4252      	negs	r2, r2
20005162:	920f      	str	r2, [sp, #60]	; 0x3c
20005164:	f7ff b887 	b.w	20004276 <_vfprintf_r+0x6ea>
20005168:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
2000516c:	4648      	mov	r0, r9
2000516e:	4631      	mov	r1, r6
20005170:	320c      	adds	r2, #12
20005172:	f7fe fcfd 	bl	20003b70 <__sprint_r>
20005176:	2800      	cmp	r0, #0
20005178:	f47e ae28 	bne.w	20003dcc <_vfprintf_r+0x240>
2000517c:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
20005180:	3304      	adds	r3, #4
20005182:	f7ff ba93 	b.w	200046ac <_vfprintf_r+0xb20>
20005186:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
2000518a:	4648      	mov	r0, r9
2000518c:	4631      	mov	r1, r6
2000518e:	320c      	adds	r2, #12
20005190:	f7fe fcee 	bl	20003b70 <__sprint_r>
20005194:	2800      	cmp	r0, #0
20005196:	f47e ae19 	bne.w	20003dcc <_vfprintf_r+0x240>
2000519a:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
2000519e:	3304      	adds	r3, #4
200051a0:	991a      	ldr	r1, [sp, #104]	; 0x68
200051a2:	9813      	ldr	r0, [sp, #76]	; 0x4c
200051a4:	6059      	str	r1, [r3, #4]
200051a6:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
200051aa:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
200051ae:	6018      	str	r0, [r3, #0]
200051b0:	3201      	adds	r2, #1
200051b2:	981a      	ldr	r0, [sp, #104]	; 0x68
200051b4:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
200051b8:	1809      	adds	r1, r1, r0
200051ba:	2a07      	cmp	r2, #7
200051bc:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
200051c0:	f73f ab46 	bgt.w	20004850 <_vfprintf_r+0xcc4>
200051c4:	3308      	adds	r3, #8
200051c6:	f7fe bfa8 	b.w	2000411a <_vfprintf_r+0x58e>
200051ca:	2100      	movs	r1, #0
200051cc:	9117      	str	r1, [sp, #92]	; 0x5c
200051ce:	f003 f86f 	bl	200082b0 <strlen>
200051d2:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
200051d6:	ea20 72e0 	bic.w	r2, r0, r0, asr #31
200051da:	9010      	str	r0, [sp, #64]	; 0x40
200051dc:	920c      	str	r2, [sp, #48]	; 0x30
200051de:	f7fe bea4 	b.w	20003f2a <_vfprintf_r+0x39e>
200051e2:	462a      	mov	r2, r5
200051e4:	4645      	mov	r5, r8
200051e6:	4690      	mov	r8, r2
200051e8:	605f      	str	r7, [r3, #4]
200051ea:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
200051ee:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
200051f2:	3201      	adds	r2, #1
200051f4:	f8c3 8000 	str.w	r8, [r3]
200051f8:	19c9      	adds	r1, r1, r7
200051fa:	2a07      	cmp	r2, #7
200051fc:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
20005200:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20005204:	dcbf      	bgt.n	20005186 <_vfprintf_r+0x15fa>
20005206:	3308      	adds	r3, #8
20005208:	e7ca      	b.n	200051a0 <_vfprintf_r+0x1614>
2000520a:	9a18      	ldr	r2, [sp, #96]	; 0x60
2000520c:	9913      	ldr	r1, [sp, #76]	; 0x4c
2000520e:	1a51      	subs	r1, r2, r1
20005210:	9110      	str	r1, [sp, #64]	; 0x40
20005212:	f7fe be82 	b.w	20003f1a <_vfprintf_r+0x38e>
20005216:	4648      	mov	r0, r9
20005218:	4631      	mov	r1, r6
2000521a:	f000 f949 	bl	200054b0 <__swsetup_r>
2000521e:	2800      	cmp	r0, #0
20005220:	f47e add8 	bne.w	20003dd4 <_vfprintf_r+0x248>
20005224:	f8b6 c00c 	ldrh.w	ip, [r6, #12]
20005228:	fa1f f38c 	uxth.w	r3, ip
2000522c:	f7fe bcf6 	b.w	20003c1c <_vfprintf_r+0x90>
20005230:	2f06      	cmp	r7, #6
20005232:	bf28      	it	cs
20005234:	2706      	movcs	r7, #6
20005236:	f649 011c 	movw	r1, #38940	; 0x981c
2000523a:	f2c2 0100 	movt	r1, #8192	; 0x2000
2000523e:	ea27 72e7 	bic.w	r2, r7, r7, asr #31
20005242:	9710      	str	r7, [sp, #64]	; 0x40
20005244:	9113      	str	r1, [sp, #76]	; 0x4c
20005246:	920c      	str	r2, [sp, #48]	; 0x30
20005248:	f7fe bfe8 	b.w	2000421c <_vfprintf_r+0x690>
2000524c:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20005250:	4648      	mov	r0, r9
20005252:	4631      	mov	r1, r6
20005254:	320c      	adds	r2, #12
20005256:	f7fe fc8b 	bl	20003b70 <__sprint_r>
2000525a:	2800      	cmp	r0, #0
2000525c:	f47e adb6 	bne.w	20003dcc <_vfprintf_r+0x240>
20005260:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
20005264:	3304      	adds	r3, #4
20005266:	f7ff bbc8 	b.w	200049fa <_vfprintf_r+0xe6e>
2000526a:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
2000526e:	4648      	mov	r0, r9
20005270:	4631      	mov	r1, r6
20005272:	320c      	adds	r2, #12
20005274:	f7fe fc7c 	bl	20003b70 <__sprint_r>
20005278:	2800      	cmp	r0, #0
2000527a:	f47e ada7 	bne.w	20003dcc <_vfprintf_r+0x240>
2000527e:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
20005282:	3304      	adds	r3, #4
20005284:	f7ff bace 	b.w	20004824 <_vfprintf_r+0xc98>
20005288:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
2000528c:	4648      	mov	r0, r9
2000528e:	4631      	mov	r1, r6
20005290:	320c      	adds	r2, #12
20005292:	f7fe fc6d 	bl	20003b70 <__sprint_r>
20005296:	2800      	cmp	r0, #0
20005298:	f47e ad98 	bne.w	20003dcc <_vfprintf_r+0x240>
2000529c:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
200052a0:	3404      	adds	r4, #4
200052a2:	f7ff baa9 	b.w	200047f8 <_vfprintf_r+0xc6c>
200052a6:	9710      	str	r7, [sp, #64]	; 0x40
200052a8:	ea27 77e7 	bic.w	r7, r7, r7, asr #31
200052ac:	9017      	str	r0, [sp, #92]	; 0x5c
200052ae:	970c      	str	r7, [sp, #48]	; 0x30
200052b0:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
200052b4:	f7fe be39 	b.w	20003f2a <_vfprintf_r+0x39e>
200052b8:	9916      	ldr	r1, [sp, #88]	; 0x58
200052ba:	2965      	cmp	r1, #101	; 0x65
200052bc:	bf14      	ite	ne
200052be:	2300      	movne	r3, #0
200052c0:	2301      	moveq	r3, #1
200052c2:	2945      	cmp	r1, #69	; 0x45
200052c4:	bf08      	it	eq
200052c6:	f043 0301 	orreq.w	r3, r3, #1
200052ca:	2b00      	cmp	r3, #0
200052cc:	d046      	beq.n	2000535c <_vfprintf_r+0x17d0>
200052ce:	f107 0c01 	add.w	ip, r7, #1
200052d2:	2302      	movs	r3, #2
200052d4:	e621      	b.n	20004f1a <_vfprintf_r+0x138e>
200052d6:	9b16      	ldr	r3, [sp, #88]	; 0x58
200052d8:	2b65      	cmp	r3, #101	; 0x65
200052da:	dd76      	ble.n	200053ca <_vfprintf_r+0x183e>
200052dc:	9a16      	ldr	r2, [sp, #88]	; 0x58
200052de:	2a66      	cmp	r2, #102	; 0x66
200052e0:	bf1c      	itt	ne
200052e2:	f8dd 3570 	ldrne.w	r3, [sp, #1392]	; 0x570
200052e6:	9310      	strne	r3, [sp, #64]	; 0x40
200052e8:	f000 8083 	beq.w	200053f2 <_vfprintf_r+0x1866>
200052ec:	9b1a      	ldr	r3, [sp, #104]	; 0x68
200052ee:	9810      	ldr	r0, [sp, #64]	; 0x40
200052f0:	4283      	cmp	r3, r0
200052f2:	dc6e      	bgt.n	200053d2 <_vfprintf_r+0x1846>
200052f4:	990a      	ldr	r1, [sp, #40]	; 0x28
200052f6:	f011 0f01 	tst.w	r1, #1
200052fa:	f040 808e 	bne.w	2000541a <_vfprintf_r+0x188e>
200052fe:	ea20 72e0 	bic.w	r2, r0, r0, asr #31
20005302:	2367      	movs	r3, #103	; 0x67
20005304:	920c      	str	r2, [sp, #48]	; 0x30
20005306:	9316      	str	r3, [sp, #88]	; 0x58
20005308:	e691      	b.n	2000502e <_vfprintf_r+0x14a2>
2000530a:	2700      	movs	r7, #0
2000530c:	461d      	mov	r5, r3
2000530e:	f7fe bce9 	b.w	20003ce4 <_vfprintf_r+0x158>
20005312:	9910      	ldr	r1, [sp, #64]	; 0x40
20005314:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
20005318:	ea21 71e1 	bic.w	r1, r1, r1, asr #31
2000531c:	910c      	str	r1, [sp, #48]	; 0x30
2000531e:	f7fe be04 	b.w	20003f2a <_vfprintf_r+0x39e>
20005322:	f8dd 3568 	ldr.w	r3, [sp, #1384]	; 0x568
20005326:	459b      	cmp	fp, r3
20005328:	bf98      	it	ls
2000532a:	469b      	movls	fp, r3
2000532c:	f67f ae39 	bls.w	20004fa2 <_vfprintf_r+0x1416>
20005330:	2230      	movs	r2, #48	; 0x30
20005332:	f803 2b01 	strb.w	r2, [r3], #1
20005336:	459b      	cmp	fp, r3
20005338:	f8cd 3568 	str.w	r3, [sp, #1384]	; 0x568
2000533c:	d8f9      	bhi.n	20005332 <_vfprintf_r+0x17a6>
2000533e:	e630      	b.n	20004fa2 <_vfprintf_r+0x1416>
20005340:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20005344:	4648      	mov	r0, r9
20005346:	4631      	mov	r1, r6
20005348:	320c      	adds	r2, #12
2000534a:	f7fe fc11 	bl	20003b70 <__sprint_r>
2000534e:	2800      	cmp	r0, #0
20005350:	f47e ad3c 	bne.w	20003dcc <_vfprintf_r+0x240>
20005354:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
20005358:	3304      	adds	r3, #4
2000535a:	e508      	b.n	20004d6e <_vfprintf_r+0x11e2>
2000535c:	46bc      	mov	ip, r7
2000535e:	3302      	adds	r3, #2
20005360:	e5db      	b.n	20004f1a <_vfprintf_r+0x138e>
20005362:	3707      	adds	r7, #7
20005364:	e5b9      	b.n	20004eda <_vfprintf_r+0x134e>
20005366:	f246 6c67 	movw	ip, #26215	; 0x6667
2000536a:	f50d 6190 	add.w	r1, sp, #1152	; 0x480
2000536e:	3103      	adds	r1, #3
20005370:	f2c6 6c66 	movt	ip, #26214	; 0x6666
20005374:	fb8c 2003 	smull	r2, r0, ip, r3
20005378:	17da      	asrs	r2, r3, #31
2000537a:	ebc2 02a0 	rsb	r2, r2, r0, asr #2
2000537e:	eb02 0082 	add.w	r0, r2, r2, lsl #2
20005382:	eba3 0040 	sub.w	r0, r3, r0, lsl #1
20005386:	4613      	mov	r3, r2
20005388:	3030      	adds	r0, #48	; 0x30
2000538a:	2a09      	cmp	r2, #9
2000538c:	f801 0d01 	strb.w	r0, [r1, #-1]!
20005390:	dcf0      	bgt.n	20005374 <_vfprintf_r+0x17e8>
20005392:	3330      	adds	r3, #48	; 0x30
20005394:	1e48      	subs	r0, r1, #1
20005396:	b2da      	uxtb	r2, r3
20005398:	f801 2c01 	strb.w	r2, [r1, #-1]
2000539c:	9b07      	ldr	r3, [sp, #28]
2000539e:	4283      	cmp	r3, r0
200053a0:	d96a      	bls.n	20005478 <_vfprintf_r+0x18ec>
200053a2:	f50d 63ac 	add.w	r3, sp, #1376	; 0x560
200053a6:	3303      	adds	r3, #3
200053a8:	e001      	b.n	200053ae <_vfprintf_r+0x1822>
200053aa:	f811 2b01 	ldrb.w	r2, [r1], #1
200053ae:	f803 2c01 	strb.w	r2, [r3, #-1]
200053b2:	461a      	mov	r2, r3
200053b4:	f8dd c01c 	ldr.w	ip, [sp, #28]
200053b8:	3301      	adds	r3, #1
200053ba:	458c      	cmp	ip, r1
200053bc:	d8f5      	bhi.n	200053aa <_vfprintf_r+0x181e>
200053be:	e625      	b.n	2000500c <_vfprintf_r+0x1480>
200053c0:	222d      	movs	r2, #45	; 0x2d
200053c2:	f108 4800 	add.w	r8, r8, #2147483648	; 0x80000000
200053c6:	9217      	str	r2, [sp, #92]	; 0x5c
200053c8:	e598      	b.n	20004efc <_vfprintf_r+0x1370>
200053ca:	f8dd 0570 	ldr.w	r0, [sp, #1392]	; 0x570
200053ce:	9010      	str	r0, [sp, #64]	; 0x40
200053d0:	e603      	b.n	20004fda <_vfprintf_r+0x144e>
200053d2:	9b10      	ldr	r3, [sp, #64]	; 0x40
200053d4:	991a      	ldr	r1, [sp, #104]	; 0x68
200053d6:	2b00      	cmp	r3, #0
200053d8:	bfda      	itte	le
200053da:	9810      	ldrle	r0, [sp, #64]	; 0x40
200053dc:	f1c0 0302 	rsble	r3, r0, #2
200053e0:	2301      	movgt	r3, #1
200053e2:	185b      	adds	r3, r3, r1
200053e4:	2267      	movs	r2, #103	; 0x67
200053e6:	9310      	str	r3, [sp, #64]	; 0x40
200053e8:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
200053ec:	9216      	str	r2, [sp, #88]	; 0x58
200053ee:	930c      	str	r3, [sp, #48]	; 0x30
200053f0:	e61d      	b.n	2000502e <_vfprintf_r+0x14a2>
200053f2:	f8dd 0570 	ldr.w	r0, [sp, #1392]	; 0x570
200053f6:	2800      	cmp	r0, #0
200053f8:	9010      	str	r0, [sp, #64]	; 0x40
200053fa:	dd31      	ble.n	20005460 <_vfprintf_r+0x18d4>
200053fc:	b91f      	cbnz	r7, 20005406 <_vfprintf_r+0x187a>
200053fe:	990a      	ldr	r1, [sp, #40]	; 0x28
20005400:	f011 0f01 	tst.w	r1, #1
20005404:	d00e      	beq.n	20005424 <_vfprintf_r+0x1898>
20005406:	9810      	ldr	r0, [sp, #64]	; 0x40
20005408:	2166      	movs	r1, #102	; 0x66
2000540a:	9116      	str	r1, [sp, #88]	; 0x58
2000540c:	1c43      	adds	r3, r0, #1
2000540e:	19db      	adds	r3, r3, r7
20005410:	9310      	str	r3, [sp, #64]	; 0x40
20005412:	ea23 72e3 	bic.w	r2, r3, r3, asr #31
20005416:	920c      	str	r2, [sp, #48]	; 0x30
20005418:	e609      	b.n	2000502e <_vfprintf_r+0x14a2>
2000541a:	9810      	ldr	r0, [sp, #64]	; 0x40
2000541c:	2167      	movs	r1, #103	; 0x67
2000541e:	9116      	str	r1, [sp, #88]	; 0x58
20005420:	3001      	adds	r0, #1
20005422:	9010      	str	r0, [sp, #64]	; 0x40
20005424:	ea20 72e0 	bic.w	r2, r0, r0, asr #31
20005428:	920c      	str	r2, [sp, #48]	; 0x30
2000542a:	e600      	b.n	2000502e <_vfprintf_r+0x14a2>
2000542c:	990b      	ldr	r1, [sp, #44]	; 0x2c
2000542e:	781a      	ldrb	r2, [r3, #0]
20005430:	680f      	ldr	r7, [r1, #0]
20005432:	3104      	adds	r1, #4
20005434:	910b      	str	r1, [sp, #44]	; 0x2c
20005436:	2f00      	cmp	r7, #0
20005438:	bfb8      	it	lt
2000543a:	f04f 37ff 	movlt.w	r7, #4294967295
2000543e:	f7fe bc50 	b.w	20003ce2 <_vfprintf_r+0x156>
20005442:	9a0a      	ldr	r2, [sp, #40]	; 0x28
20005444:	f012 0f01 	tst.w	r2, #1
20005448:	bf04      	itt	eq
2000544a:	ea20 73e0 	biceq.w	r3, r0, r0, asr #31
2000544e:	930c      	streq	r3, [sp, #48]	; 0x30
20005450:	f43f aded 	beq.w	2000502e <_vfprintf_r+0x14a2>
20005454:	e5e5      	b.n	20005022 <_vfprintf_r+0x1496>
20005456:	222d      	movs	r2, #45	; 0x2d
20005458:	425b      	negs	r3, r3
2000545a:	f88d 2561 	strb.w	r2, [sp, #1377]	; 0x561
2000545e:	e5c9      	b.n	20004ff4 <_vfprintf_r+0x1468>
20005460:	b977      	cbnz	r7, 20005480 <_vfprintf_r+0x18f4>
20005462:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20005464:	f013 0f01 	tst.w	r3, #1
20005468:	d10a      	bne.n	20005480 <_vfprintf_r+0x18f4>
2000546a:	f04f 0c01 	mov.w	ip, #1
2000546e:	f8cd c030 	str.w	ip, [sp, #48]	; 0x30
20005472:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
20005476:	e5da      	b.n	2000502e <_vfprintf_r+0x14a2>
20005478:	f50d 62ac 	add.w	r2, sp, #1376	; 0x560
2000547c:	3202      	adds	r2, #2
2000547e:	e5c5      	b.n	2000500c <_vfprintf_r+0x1480>
20005480:	3702      	adds	r7, #2
20005482:	2166      	movs	r1, #102	; 0x66
20005484:	ea27 72e7 	bic.w	r2, r7, r7, asr #31
20005488:	9710      	str	r7, [sp, #64]	; 0x40
2000548a:	9116      	str	r1, [sp, #88]	; 0x58
2000548c:	920c      	str	r2, [sp, #48]	; 0x30
2000548e:	e5ce      	b.n	2000502e <_vfprintf_r+0x14a2>
20005490:	200097d4 	.word	0x200097d4

20005494 <vfprintf>:
20005494:	b410      	push	{r4}
20005496:	f649 244c 	movw	r4, #39500	; 0x9a4c
2000549a:	f2c2 0400 	movt	r4, #8192	; 0x2000
2000549e:	468c      	mov	ip, r1
200054a0:	4613      	mov	r3, r2
200054a2:	4601      	mov	r1, r0
200054a4:	4662      	mov	r2, ip
200054a6:	6820      	ldr	r0, [r4, #0]
200054a8:	bc10      	pop	{r4}
200054aa:	f7fe bb6f 	b.w	20003b8c <_vfprintf_r>
200054ae:	bf00      	nop

200054b0 <__swsetup_r>:
200054b0:	b570      	push	{r4, r5, r6, lr}
200054b2:	f649 254c 	movw	r5, #39500	; 0x9a4c
200054b6:	f2c2 0500 	movt	r5, #8192	; 0x2000
200054ba:	4606      	mov	r6, r0
200054bc:	460c      	mov	r4, r1
200054be:	6828      	ldr	r0, [r5, #0]
200054c0:	b110      	cbz	r0, 200054c8 <__swsetup_r+0x18>
200054c2:	6983      	ldr	r3, [r0, #24]
200054c4:	2b00      	cmp	r3, #0
200054c6:	d036      	beq.n	20005536 <__swsetup_r+0x86>
200054c8:	f649 0338 	movw	r3, #38968	; 0x9838
200054cc:	f2c2 0300 	movt	r3, #8192	; 0x2000
200054d0:	429c      	cmp	r4, r3
200054d2:	d038      	beq.n	20005546 <__swsetup_r+0x96>
200054d4:	f649 0358 	movw	r3, #39000	; 0x9858
200054d8:	f2c2 0300 	movt	r3, #8192	; 0x2000
200054dc:	429c      	cmp	r4, r3
200054de:	d041      	beq.n	20005564 <__swsetup_r+0xb4>
200054e0:	f649 0378 	movw	r3, #39032	; 0x9878
200054e4:	f2c2 0300 	movt	r3, #8192	; 0x2000
200054e8:	429c      	cmp	r4, r3
200054ea:	bf04      	itt	eq
200054ec:	682b      	ldreq	r3, [r5, #0]
200054ee:	68dc      	ldreq	r4, [r3, #12]
200054f0:	89a2      	ldrh	r2, [r4, #12]
200054f2:	4611      	mov	r1, r2
200054f4:	b293      	uxth	r3, r2
200054f6:	f013 0f08 	tst.w	r3, #8
200054fa:	4618      	mov	r0, r3
200054fc:	bf18      	it	ne
200054fe:	6922      	ldrne	r2, [r4, #16]
20005500:	d033      	beq.n	2000556a <__swsetup_r+0xba>
20005502:	b31a      	cbz	r2, 2000554c <__swsetup_r+0x9c>
20005504:	f013 0101 	ands.w	r1, r3, #1
20005508:	d007      	beq.n	2000551a <__swsetup_r+0x6a>
2000550a:	6963      	ldr	r3, [r4, #20]
2000550c:	2100      	movs	r1, #0
2000550e:	60a1      	str	r1, [r4, #8]
20005510:	425b      	negs	r3, r3
20005512:	61a3      	str	r3, [r4, #24]
20005514:	b142      	cbz	r2, 20005528 <__swsetup_r+0x78>
20005516:	2000      	movs	r0, #0
20005518:	bd70      	pop	{r4, r5, r6, pc}
2000551a:	f013 0f02 	tst.w	r3, #2
2000551e:	bf08      	it	eq
20005520:	6961      	ldreq	r1, [r4, #20]
20005522:	60a1      	str	r1, [r4, #8]
20005524:	2a00      	cmp	r2, #0
20005526:	d1f6      	bne.n	20005516 <__swsetup_r+0x66>
20005528:	89a3      	ldrh	r3, [r4, #12]
2000552a:	f013 0f80 	tst.w	r3, #128	; 0x80
2000552e:	d0f2      	beq.n	20005516 <__swsetup_r+0x66>
20005530:	f04f 30ff 	mov.w	r0, #4294967295
20005534:	bd70      	pop	{r4, r5, r6, pc}
20005536:	f001 f98b 	bl	20006850 <__sinit>
2000553a:	f649 0338 	movw	r3, #38968	; 0x9838
2000553e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20005542:	429c      	cmp	r4, r3
20005544:	d1c6      	bne.n	200054d4 <__swsetup_r+0x24>
20005546:	682b      	ldr	r3, [r5, #0]
20005548:	685c      	ldr	r4, [r3, #4]
2000554a:	e7d1      	b.n	200054f0 <__swsetup_r+0x40>
2000554c:	f403 7120 	and.w	r1, r3, #640	; 0x280
20005550:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
20005554:	d0d6      	beq.n	20005504 <__swsetup_r+0x54>
20005556:	4630      	mov	r0, r6
20005558:	4621      	mov	r1, r4
2000555a:	f001 fd01 	bl	20006f60 <__smakebuf_r>
2000555e:	89a3      	ldrh	r3, [r4, #12]
20005560:	6922      	ldr	r2, [r4, #16]
20005562:	e7cf      	b.n	20005504 <__swsetup_r+0x54>
20005564:	682b      	ldr	r3, [r5, #0]
20005566:	689c      	ldr	r4, [r3, #8]
20005568:	e7c2      	b.n	200054f0 <__swsetup_r+0x40>
2000556a:	f013 0f10 	tst.w	r3, #16
2000556e:	d0df      	beq.n	20005530 <__swsetup_r+0x80>
20005570:	f013 0f04 	tst.w	r3, #4
20005574:	bf08      	it	eq
20005576:	6922      	ldreq	r2, [r4, #16]
20005578:	d017      	beq.n	200055aa <__swsetup_r+0xfa>
2000557a:	6b61      	ldr	r1, [r4, #52]	; 0x34
2000557c:	b151      	cbz	r1, 20005594 <__swsetup_r+0xe4>
2000557e:	f104 0344 	add.w	r3, r4, #68	; 0x44
20005582:	4299      	cmp	r1, r3
20005584:	d003      	beq.n	2000558e <__swsetup_r+0xde>
20005586:	4630      	mov	r0, r6
20005588:	f001 f9e6 	bl	20006958 <_free_r>
2000558c:	89a2      	ldrh	r2, [r4, #12]
2000558e:	b290      	uxth	r0, r2
20005590:	2300      	movs	r3, #0
20005592:	6363      	str	r3, [r4, #52]	; 0x34
20005594:	6922      	ldr	r2, [r4, #16]
20005596:	f64f 71db 	movw	r1, #65499	; 0xffdb
2000559a:	f2c0 0100 	movt	r1, #0
2000559e:	2300      	movs	r3, #0
200055a0:	ea00 0101 	and.w	r1, r0, r1
200055a4:	6063      	str	r3, [r4, #4]
200055a6:	81a1      	strh	r1, [r4, #12]
200055a8:	6022      	str	r2, [r4, #0]
200055aa:	f041 0308 	orr.w	r3, r1, #8
200055ae:	81a3      	strh	r3, [r4, #12]
200055b0:	b29b      	uxth	r3, r3
200055b2:	e7a6      	b.n	20005502 <__swsetup_r+0x52>
200055b4:	0000      	lsls	r0, r0, #0
	...

200055b8 <quorem>:
200055b8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
200055bc:	6903      	ldr	r3, [r0, #16]
200055be:	690e      	ldr	r6, [r1, #16]
200055c0:	4682      	mov	sl, r0
200055c2:	4689      	mov	r9, r1
200055c4:	429e      	cmp	r6, r3
200055c6:	f300 8083 	bgt.w	200056d0 <quorem+0x118>
200055ca:	1cf2      	adds	r2, r6, #3
200055cc:	f101 0514 	add.w	r5, r1, #20
200055d0:	f100 0414 	add.w	r4, r0, #20
200055d4:	3e01      	subs	r6, #1
200055d6:	0092      	lsls	r2, r2, #2
200055d8:	188b      	adds	r3, r1, r2
200055da:	1812      	adds	r2, r2, r0
200055dc:	f103 0804 	add.w	r8, r3, #4
200055e0:	6859      	ldr	r1, [r3, #4]
200055e2:	6850      	ldr	r0, [r2, #4]
200055e4:	3101      	adds	r1, #1
200055e6:	f002 ff93 	bl	20008510 <__aeabi_uidiv>
200055ea:	4607      	mov	r7, r0
200055ec:	2800      	cmp	r0, #0
200055ee:	d039      	beq.n	20005664 <quorem+0xac>
200055f0:	2300      	movs	r3, #0
200055f2:	469c      	mov	ip, r3
200055f4:	461a      	mov	r2, r3
200055f6:	58e9      	ldr	r1, [r5, r3]
200055f8:	58e0      	ldr	r0, [r4, r3]
200055fa:	fa1f fe81 	uxth.w	lr, r1
200055fe:	ea4f 4b11 	mov.w	fp, r1, lsr #16
20005602:	b281      	uxth	r1, r0
20005604:	fb0e ce07 	mla	lr, lr, r7, ip
20005608:	1851      	adds	r1, r2, r1
2000560a:	fb0b fc07 	mul.w	ip, fp, r7
2000560e:	eb0c 4c1e 	add.w	ip, ip, lr, lsr #16
20005612:	fa1f fe8e 	uxth.w	lr, lr
20005616:	ebce 0101 	rsb	r1, lr, r1
2000561a:	fa1f f28c 	uxth.w	r2, ip
2000561e:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
20005622:	ebc2 4210 	rsb	r2, r2, r0, lsr #16
20005626:	fa1f fe81 	uxth.w	lr, r1
2000562a:	eb02 4221 	add.w	r2, r2, r1, asr #16
2000562e:	ea4e 4102 	orr.w	r1, lr, r2, lsl #16
20005632:	50e1      	str	r1, [r4, r3]
20005634:	3304      	adds	r3, #4
20005636:	1412      	asrs	r2, r2, #16
20005638:	1959      	adds	r1, r3, r5
2000563a:	4588      	cmp	r8, r1
2000563c:	d2db      	bcs.n	200055f6 <quorem+0x3e>
2000563e:	1d32      	adds	r2, r6, #4
20005640:	eb0a 0382 	add.w	r3, sl, r2, lsl #2
20005644:	6859      	ldr	r1, [r3, #4]
20005646:	b969      	cbnz	r1, 20005664 <quorem+0xac>
20005648:	429c      	cmp	r4, r3
2000564a:	d209      	bcs.n	20005660 <quorem+0xa8>
2000564c:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
20005650:	b112      	cbz	r2, 20005658 <quorem+0xa0>
20005652:	e005      	b.n	20005660 <quorem+0xa8>
20005654:	681a      	ldr	r2, [r3, #0]
20005656:	b91a      	cbnz	r2, 20005660 <quorem+0xa8>
20005658:	3b04      	subs	r3, #4
2000565a:	3e01      	subs	r6, #1
2000565c:	429c      	cmp	r4, r3
2000565e:	d3f9      	bcc.n	20005654 <quorem+0x9c>
20005660:	f8ca 6010 	str.w	r6, [sl, #16]
20005664:	4649      	mov	r1, r9
20005666:	4650      	mov	r0, sl
20005668:	f001 fe98 	bl	2000739c <__mcmp>
2000566c:	2800      	cmp	r0, #0
2000566e:	db2c      	blt.n	200056ca <quorem+0x112>
20005670:	2300      	movs	r3, #0
20005672:	3701      	adds	r7, #1
20005674:	469c      	mov	ip, r3
20005676:	58ea      	ldr	r2, [r5, r3]
20005678:	58e0      	ldr	r0, [r4, r3]
2000567a:	b291      	uxth	r1, r2
2000567c:	0c12      	lsrs	r2, r2, #16
2000567e:	fa1f f980 	uxth.w	r9, r0
20005682:	ebc2 4210 	rsb	r2, r2, r0, lsr #16
20005686:	ebc1 0109 	rsb	r1, r1, r9
2000568a:	4461      	add	r1, ip
2000568c:	eb02 4221 	add.w	r2, r2, r1, asr #16
20005690:	b289      	uxth	r1, r1
20005692:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
20005696:	50e1      	str	r1, [r4, r3]
20005698:	3304      	adds	r3, #4
2000569a:	ea4f 4c22 	mov.w	ip, r2, asr #16
2000569e:	195a      	adds	r2, r3, r5
200056a0:	4590      	cmp	r8, r2
200056a2:	d2e8      	bcs.n	20005676 <quorem+0xbe>
200056a4:	1d32      	adds	r2, r6, #4
200056a6:	eb0a 0382 	add.w	r3, sl, r2, lsl #2
200056aa:	6859      	ldr	r1, [r3, #4]
200056ac:	b969      	cbnz	r1, 200056ca <quorem+0x112>
200056ae:	429c      	cmp	r4, r3
200056b0:	d209      	bcs.n	200056c6 <quorem+0x10e>
200056b2:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
200056b6:	b112      	cbz	r2, 200056be <quorem+0x106>
200056b8:	e005      	b.n	200056c6 <quorem+0x10e>
200056ba:	681a      	ldr	r2, [r3, #0]
200056bc:	b91a      	cbnz	r2, 200056c6 <quorem+0x10e>
200056be:	3b04      	subs	r3, #4
200056c0:	3e01      	subs	r6, #1
200056c2:	429c      	cmp	r4, r3
200056c4:	d3f9      	bcc.n	200056ba <quorem+0x102>
200056c6:	f8ca 6010 	str.w	r6, [sl, #16]
200056ca:	4638      	mov	r0, r7
200056cc:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
200056d0:	2000      	movs	r0, #0
200056d2:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
200056d6:	bf00      	nop

200056d8 <_dtoa_r>:
200056d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
200056dc:	6a46      	ldr	r6, [r0, #36]	; 0x24
200056de:	b0a1      	sub	sp, #132	; 0x84
200056e0:	4604      	mov	r4, r0
200056e2:	4690      	mov	r8, r2
200056e4:	4699      	mov	r9, r3
200056e6:	9d2d      	ldr	r5, [sp, #180]	; 0xb4
200056e8:	2e00      	cmp	r6, #0
200056ea:	f000 8423 	beq.w	20005f34 <_dtoa_r+0x85c>
200056ee:	6832      	ldr	r2, [r6, #0]
200056f0:	b182      	cbz	r2, 20005714 <_dtoa_r+0x3c>
200056f2:	6a61      	ldr	r1, [r4, #36]	; 0x24
200056f4:	f04f 0c01 	mov.w	ip, #1
200056f8:	6876      	ldr	r6, [r6, #4]
200056fa:	4620      	mov	r0, r4
200056fc:	680b      	ldr	r3, [r1, #0]
200056fe:	6056      	str	r6, [r2, #4]
20005700:	684a      	ldr	r2, [r1, #4]
20005702:	4619      	mov	r1, r3
20005704:	fa0c f202 	lsl.w	r2, ip, r2
20005708:	609a      	str	r2, [r3, #8]
2000570a:	f001 ff81 	bl	20007610 <_Bfree>
2000570e:	6a63      	ldr	r3, [r4, #36]	; 0x24
20005710:	2200      	movs	r2, #0
20005712:	601a      	str	r2, [r3, #0]
20005714:	f1b9 0600 	subs.w	r6, r9, #0
20005718:	db38      	blt.n	2000578c <_dtoa_r+0xb4>
2000571a:	2300      	movs	r3, #0
2000571c:	602b      	str	r3, [r5, #0]
2000571e:	f240 0300 	movw	r3, #0
20005722:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
20005726:	461a      	mov	r2, r3
20005728:	ea06 0303 	and.w	r3, r6, r3
2000572c:	4293      	cmp	r3, r2
2000572e:	d017      	beq.n	20005760 <_dtoa_r+0x88>
20005730:	2200      	movs	r2, #0
20005732:	2300      	movs	r3, #0
20005734:	4640      	mov	r0, r8
20005736:	4649      	mov	r1, r9
20005738:	e9cd 8906 	strd	r8, r9, [sp, #24]
2000573c:	f003 fc46 	bl	20008fcc <__aeabi_dcmpeq>
20005740:	2800      	cmp	r0, #0
20005742:	d029      	beq.n	20005798 <_dtoa_r+0xc0>
20005744:	982c      	ldr	r0, [sp, #176]	; 0xb0
20005746:	2301      	movs	r3, #1
20005748:	992e      	ldr	r1, [sp, #184]	; 0xb8
2000574a:	6003      	str	r3, [r0, #0]
2000574c:	2900      	cmp	r1, #0
2000574e:	f000 80d0 	beq.w	200058f2 <_dtoa_r+0x21a>
20005752:	4b79      	ldr	r3, [pc, #484]	; (20005938 <_dtoa_r+0x260>)
20005754:	1e58      	subs	r0, r3, #1
20005756:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
20005758:	6013      	str	r3, [r2, #0]
2000575a:	b021      	add	sp, #132	; 0x84
2000575c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
20005760:	982c      	ldr	r0, [sp, #176]	; 0xb0
20005762:	f242 730f 	movw	r3, #9999	; 0x270f
20005766:	6003      	str	r3, [r0, #0]
20005768:	f1b8 0f00 	cmp.w	r8, #0
2000576c:	f000 8095 	beq.w	2000589a <_dtoa_r+0x1c2>
20005770:	f649 0034 	movw	r0, #38964	; 0x9834
20005774:	f2c2 0000 	movt	r0, #8192	; 0x2000
20005778:	992e      	ldr	r1, [sp, #184]	; 0xb8
2000577a:	2900      	cmp	r1, #0
2000577c:	d0ed      	beq.n	2000575a <_dtoa_r+0x82>
2000577e:	78c2      	ldrb	r2, [r0, #3]
20005780:	1cc3      	adds	r3, r0, #3
20005782:	2a00      	cmp	r2, #0
20005784:	d0e7      	beq.n	20005756 <_dtoa_r+0x7e>
20005786:	f100 0308 	add.w	r3, r0, #8
2000578a:	e7e4      	b.n	20005756 <_dtoa_r+0x7e>
2000578c:	f026 4600 	bic.w	r6, r6, #2147483648	; 0x80000000
20005790:	2301      	movs	r3, #1
20005792:	46b1      	mov	r9, r6
20005794:	602b      	str	r3, [r5, #0]
20005796:	e7c2      	b.n	2000571e <_dtoa_r+0x46>
20005798:	4620      	mov	r0, r4
2000579a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
2000579e:	a91e      	add	r1, sp, #120	; 0x78
200057a0:	9100      	str	r1, [sp, #0]
200057a2:	a91f      	add	r1, sp, #124	; 0x7c
200057a4:	9101      	str	r1, [sp, #4]
200057a6:	f001 ff85 	bl	200076b4 <__d2b>
200057aa:	f3c6 550a 	ubfx	r5, r6, #20, #11
200057ae:	4683      	mov	fp, r0
200057b0:	2d00      	cmp	r5, #0
200057b2:	d07e      	beq.n	200058b2 <_dtoa_r+0x1da>
200057b4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
200057b8:	f5a5 757e 	sub.w	r5, r5, #1016	; 0x3f8
200057bc:	9f1f      	ldr	r7, [sp, #124]	; 0x7c
200057be:	3d07      	subs	r5, #7
200057c0:	f021 437f 	bic.w	r3, r1, #4278190080	; 0xff000000
200057c4:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
200057c8:	f043 517e 	orr.w	r1, r3, #1065353216	; 0x3f800000
200057cc:	2300      	movs	r3, #0
200057ce:	f441 01e0 	orr.w	r1, r1, #7340032	; 0x700000
200057d2:	9319      	str	r3, [sp, #100]	; 0x64
200057d4:	f240 0300 	movw	r3, #0
200057d8:	2200      	movs	r2, #0
200057da:	f6c3 73f8 	movt	r3, #16376	; 0x3ff8
200057de:	f002 ffd9 	bl	20008794 <__aeabi_dsub>
200057e2:	a34f      	add	r3, pc, #316	; (adr r3, 20005920 <_dtoa_r+0x248>)
200057e4:	e9d3 2300 	ldrd	r2, r3, [r3]
200057e8:	f003 f988 	bl	20008afc <__aeabi_dmul>
200057ec:	a34e      	add	r3, pc, #312	; (adr r3, 20005928 <_dtoa_r+0x250>)
200057ee:	e9d3 2300 	ldrd	r2, r3, [r3]
200057f2:	f002 ffd1 	bl	20008798 <__adddf3>
200057f6:	e9cd 0108 	strd	r0, r1, [sp, #32]
200057fa:	4628      	mov	r0, r5
200057fc:	f003 f918 	bl	20008a30 <__aeabi_i2d>
20005800:	a34b      	add	r3, pc, #300	; (adr r3, 20005930 <_dtoa_r+0x258>)
20005802:	e9d3 2300 	ldrd	r2, r3, [r3]
20005806:	f003 f979 	bl	20008afc <__aeabi_dmul>
2000580a:	4602      	mov	r2, r0
2000580c:	460b      	mov	r3, r1
2000580e:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
20005812:	f002 ffc1 	bl	20008798 <__adddf3>
20005816:	e9cd 0108 	strd	r0, r1, [sp, #32]
2000581a:	f003 fc09 	bl	20009030 <__aeabi_d2iz>
2000581e:	2200      	movs	r2, #0
20005820:	2300      	movs	r3, #0
20005822:	4606      	mov	r6, r0
20005824:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
20005828:	f003 fbda 	bl	20008fe0 <__aeabi_dcmplt>
2000582c:	b140      	cbz	r0, 20005840 <_dtoa_r+0x168>
2000582e:	4630      	mov	r0, r6
20005830:	f003 f8fe 	bl	20008a30 <__aeabi_i2d>
20005834:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
20005838:	f003 fbc8 	bl	20008fcc <__aeabi_dcmpeq>
2000583c:	b900      	cbnz	r0, 20005840 <_dtoa_r+0x168>
2000583e:	3e01      	subs	r6, #1
20005840:	2e16      	cmp	r6, #22
20005842:	d95b      	bls.n	200058fc <_dtoa_r+0x224>
20005844:	2301      	movs	r3, #1
20005846:	9318      	str	r3, [sp, #96]	; 0x60
20005848:	3f01      	subs	r7, #1
2000584a:	ebb7 0a05 	subs.w	sl, r7, r5
2000584e:	bf42      	ittt	mi
20005850:	f1ca 0a00 	rsbmi	sl, sl, #0
20005854:	f8cd a03c 	strmi.w	sl, [sp, #60]	; 0x3c
20005858:	f04f 0a00 	movmi.w	sl, #0
2000585c:	d401      	bmi.n	20005862 <_dtoa_r+0x18a>
2000585e:	2200      	movs	r2, #0
20005860:	920f      	str	r2, [sp, #60]	; 0x3c
20005862:	2e00      	cmp	r6, #0
20005864:	f2c0 8371 	blt.w	20005f4a <_dtoa_r+0x872>
20005868:	44b2      	add	sl, r6
2000586a:	2300      	movs	r3, #0
2000586c:	9617      	str	r6, [sp, #92]	; 0x5c
2000586e:	9315      	str	r3, [sp, #84]	; 0x54
20005870:	9b2a      	ldr	r3, [sp, #168]	; 0xa8
20005872:	2b09      	cmp	r3, #9
20005874:	d862      	bhi.n	2000593c <_dtoa_r+0x264>
20005876:	2b05      	cmp	r3, #5
20005878:	f340 8677 	ble.w	2000656a <_dtoa_r+0xe92>
2000587c:	982a      	ldr	r0, [sp, #168]	; 0xa8
2000587e:	2700      	movs	r7, #0
20005880:	3804      	subs	r0, #4
20005882:	902a      	str	r0, [sp, #168]	; 0xa8
20005884:	992a      	ldr	r1, [sp, #168]	; 0xa8
20005886:	1e8b      	subs	r3, r1, #2
20005888:	2b03      	cmp	r3, #3
2000588a:	f200 83dd 	bhi.w	20006048 <_dtoa_r+0x970>
2000588e:	e8df f013 	tbh	[pc, r3, lsl #1]
20005892:	03a5      	.short	0x03a5
20005894:	03d503d8 	.word	0x03d503d8
20005898:	03c4      	.short	0x03c4
2000589a:	f026 467f 	bic.w	r6, r6, #4278190080	; 0xff000000
2000589e:	f426 0670 	bic.w	r6, r6, #15728640	; 0xf00000
200058a2:	2e00      	cmp	r6, #0
200058a4:	f47f af64 	bne.w	20005770 <_dtoa_r+0x98>
200058a8:	f649 0028 	movw	r0, #38952	; 0x9828
200058ac:	f2c2 0000 	movt	r0, #8192	; 0x2000
200058b0:	e762      	b.n	20005778 <_dtoa_r+0xa0>
200058b2:	9f1f      	ldr	r7, [sp, #124]	; 0x7c
200058b4:	9b1e      	ldr	r3, [sp, #120]	; 0x78
200058b6:	18fb      	adds	r3, r7, r3
200058b8:	f503 6386 	add.w	r3, r3, #1072	; 0x430
200058bc:	1c9d      	adds	r5, r3, #2
200058be:	2d20      	cmp	r5, #32
200058c0:	bfdc      	itt	le
200058c2:	f1c5 0020 	rsble	r0, r5, #32
200058c6:	fa08 f000 	lslle.w	r0, r8, r0
200058ca:	dd08      	ble.n	200058de <_dtoa_r+0x206>
200058cc:	3b1e      	subs	r3, #30
200058ce:	f1c5 0240 	rsb	r2, r5, #64	; 0x40
200058d2:	fa16 f202 	lsls.w	r2, r6, r2
200058d6:	fa28 f303 	lsr.w	r3, r8, r3
200058da:	ea42 0003 	orr.w	r0, r2, r3
200058de:	f003 f897 	bl	20008a10 <__aeabi_ui2d>
200058e2:	f5a5 6586 	sub.w	r5, r5, #1072	; 0x430
200058e6:	2201      	movs	r2, #1
200058e8:	3d03      	subs	r5, #3
200058ea:	9219      	str	r2, [sp, #100]	; 0x64
200058ec:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
200058f0:	e770      	b.n	200057d4 <_dtoa_r+0xfc>
200058f2:	f649 0024 	movw	r0, #38948	; 0x9824
200058f6:	f2c2 0000 	movt	r0, #8192	; 0x2000
200058fa:	e72e      	b.n	2000575a <_dtoa_r+0x82>
200058fc:	f649 03e0 	movw	r3, #39136	; 0x98e0
20005900:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
20005904:	f2c2 0300 	movt	r3, #8192	; 0x2000
20005908:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
2000590c:	e9d3 2300 	ldrd	r2, r3, [r3]
20005910:	f003 fb66 	bl	20008fe0 <__aeabi_dcmplt>
20005914:	2800      	cmp	r0, #0
20005916:	f040 8320 	bne.w	20005f5a <_dtoa_r+0x882>
2000591a:	9018      	str	r0, [sp, #96]	; 0x60
2000591c:	e794      	b.n	20005848 <_dtoa_r+0x170>
2000591e:	bf00      	nop
20005920:	636f4361 	.word	0x636f4361
20005924:	3fd287a7 	.word	0x3fd287a7
20005928:	8b60c8b3 	.word	0x8b60c8b3
2000592c:	3fc68a28 	.word	0x3fc68a28
20005930:	509f79fb 	.word	0x509f79fb
20005934:	3fd34413 	.word	0x3fd34413
20005938:	20009825 	.word	0x20009825
2000593c:	2300      	movs	r3, #0
2000593e:	f04f 30ff 	mov.w	r0, #4294967295
20005942:	461f      	mov	r7, r3
20005944:	2101      	movs	r1, #1
20005946:	932a      	str	r3, [sp, #168]	; 0xa8
20005948:	9011      	str	r0, [sp, #68]	; 0x44
2000594a:	9116      	str	r1, [sp, #88]	; 0x58
2000594c:	9008      	str	r0, [sp, #32]
2000594e:	932b      	str	r3, [sp, #172]	; 0xac
20005950:	6a65      	ldr	r5, [r4, #36]	; 0x24
20005952:	2300      	movs	r3, #0
20005954:	606b      	str	r3, [r5, #4]
20005956:	4620      	mov	r0, r4
20005958:	6869      	ldr	r1, [r5, #4]
2000595a:	f001 fe75 	bl	20007648 <_Balloc>
2000595e:	6a63      	ldr	r3, [r4, #36]	; 0x24
20005960:	6028      	str	r0, [r5, #0]
20005962:	681b      	ldr	r3, [r3, #0]
20005964:	9310      	str	r3, [sp, #64]	; 0x40
20005966:	2f00      	cmp	r7, #0
20005968:	f000 815b 	beq.w	20005c22 <_dtoa_r+0x54a>
2000596c:	2e00      	cmp	r6, #0
2000596e:	f340 842a 	ble.w	200061c6 <_dtoa_r+0xaee>
20005972:	f649 03e0 	movw	r3, #39136	; 0x98e0
20005976:	f006 020f 	and.w	r2, r6, #15
2000597a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000597e:	1135      	asrs	r5, r6, #4
20005980:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
20005984:	f015 0f10 	tst.w	r5, #16
20005988:	e9d3 0100 	ldrd	r0, r1, [r3]
2000598c:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
20005990:	f000 82e7 	beq.w	20005f62 <_dtoa_r+0x88a>
20005994:	f649 13b8 	movw	r3, #39352	; 0x99b8
20005998:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
2000599c:	f2c2 0300 	movt	r3, #8192	; 0x2000
200059a0:	f005 050f 	and.w	r5, r5, #15
200059a4:	f04f 0803 	mov.w	r8, #3
200059a8:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
200059ac:	f003 f9d0 	bl	20008d50 <__aeabi_ddiv>
200059b0:	e9cd 0112 	strd	r0, r1, [sp, #72]	; 0x48
200059b4:	b1bd      	cbz	r5, 200059e6 <_dtoa_r+0x30e>
200059b6:	f649 17b8 	movw	r7, #39352	; 0x99b8
200059ba:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
200059be:	f2c2 0700 	movt	r7, #8192	; 0x2000
200059c2:	f015 0f01 	tst.w	r5, #1
200059c6:	4610      	mov	r0, r2
200059c8:	4619      	mov	r1, r3
200059ca:	d007      	beq.n	200059dc <_dtoa_r+0x304>
200059cc:	e9d7 2300 	ldrd	r2, r3, [r7]
200059d0:	f108 0801 	add.w	r8, r8, #1
200059d4:	f003 f892 	bl	20008afc <__aeabi_dmul>
200059d8:	4602      	mov	r2, r0
200059da:	460b      	mov	r3, r1
200059dc:	3708      	adds	r7, #8
200059de:	106d      	asrs	r5, r5, #1
200059e0:	d1ef      	bne.n	200059c2 <_dtoa_r+0x2ea>
200059e2:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
200059e6:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
200059ea:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
200059ee:	f003 f9af 	bl	20008d50 <__aeabi_ddiv>
200059f2:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
200059f6:	9918      	ldr	r1, [sp, #96]	; 0x60
200059f8:	2900      	cmp	r1, #0
200059fa:	f000 80de 	beq.w	20005bba <_dtoa_r+0x4e2>
200059fe:	f240 0300 	movw	r3, #0
20005a02:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20005a06:	2200      	movs	r2, #0
20005a08:	f6c3 73f0 	movt	r3, #16368	; 0x3ff0
20005a0c:	f04f 0500 	mov.w	r5, #0
20005a10:	f003 fae6 	bl	20008fe0 <__aeabi_dcmplt>
20005a14:	b108      	cbz	r0, 20005a1a <_dtoa_r+0x342>
20005a16:	f04f 0501 	mov.w	r5, #1
20005a1a:	9a08      	ldr	r2, [sp, #32]
20005a1c:	2a00      	cmp	r2, #0
20005a1e:	bfd4      	ite	le
20005a20:	2500      	movle	r5, #0
20005a22:	f005 0501 	andgt.w	r5, r5, #1
20005a26:	2d00      	cmp	r5, #0
20005a28:	f000 80c7 	beq.w	20005bba <_dtoa_r+0x4e2>
20005a2c:	9b11      	ldr	r3, [sp, #68]	; 0x44
20005a2e:	2b00      	cmp	r3, #0
20005a30:	f340 80f5 	ble.w	20005c1e <_dtoa_r+0x546>
20005a34:	f240 0300 	movw	r3, #0
20005a38:	2200      	movs	r2, #0
20005a3a:	f2c4 0324 	movt	r3, #16420	; 0x4024
20005a3e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20005a42:	f003 f85b 	bl	20008afc <__aeabi_dmul>
20005a46:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
20005a4a:	f108 0001 	add.w	r0, r8, #1
20005a4e:	1e71      	subs	r1, r6, #1
20005a50:	9112      	str	r1, [sp, #72]	; 0x48
20005a52:	f002 ffed 	bl	20008a30 <__aeabi_i2d>
20005a56:	4602      	mov	r2, r0
20005a58:	460b      	mov	r3, r1
20005a5a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20005a5e:	f003 f84d 	bl	20008afc <__aeabi_dmul>
20005a62:	f240 0300 	movw	r3, #0
20005a66:	2200      	movs	r2, #0
20005a68:	f2c4 031c 	movt	r3, #16412	; 0x401c
20005a6c:	f002 fe94 	bl	20008798 <__adddf3>
20005a70:	f8dd c044 	ldr.w	ip, [sp, #68]	; 0x44
20005a74:	4680      	mov	r8, r0
20005a76:	f1a1 7950 	sub.w	r9, r1, #54525952	; 0x3400000
20005a7a:	9b16      	ldr	r3, [sp, #88]	; 0x58
20005a7c:	2b00      	cmp	r3, #0
20005a7e:	f000 83ad 	beq.w	200061dc <_dtoa_r+0xb04>
20005a82:	f649 03e0 	movw	r3, #39136	; 0x98e0
20005a86:	f240 0100 	movw	r1, #0
20005a8a:	f2c2 0300 	movt	r3, #8192	; 0x2000
20005a8e:	2000      	movs	r0, #0
20005a90:	eb03 03cc 	add.w	r3, r3, ip, lsl #3
20005a94:	f6c3 71e0 	movt	r1, #16352	; 0x3fe0
20005a98:	f8cd c00c 	str.w	ip, [sp, #12]
20005a9c:	e953 2302 	ldrd	r2, r3, [r3, #-8]
20005aa0:	f003 f956 	bl	20008d50 <__aeabi_ddiv>
20005aa4:	4642      	mov	r2, r8
20005aa6:	464b      	mov	r3, r9
20005aa8:	9d10      	ldr	r5, [sp, #64]	; 0x40
20005aaa:	f002 fe73 	bl	20008794 <__aeabi_dsub>
20005aae:	4680      	mov	r8, r0
20005ab0:	4689      	mov	r9, r1
20005ab2:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20005ab6:	f003 fabb 	bl	20009030 <__aeabi_d2iz>
20005aba:	4607      	mov	r7, r0
20005abc:	f002 ffb8 	bl	20008a30 <__aeabi_i2d>
20005ac0:	4602      	mov	r2, r0
20005ac2:	460b      	mov	r3, r1
20005ac4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20005ac8:	f002 fe64 	bl	20008794 <__aeabi_dsub>
20005acc:	f107 0330 	add.w	r3, r7, #48	; 0x30
20005ad0:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
20005ad4:	4640      	mov	r0, r8
20005ad6:	f805 3b01 	strb.w	r3, [r5], #1
20005ada:	4649      	mov	r1, r9
20005adc:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
20005ae0:	f003 fa9c 	bl	2000901c <__aeabi_dcmpgt>
20005ae4:	2800      	cmp	r0, #0
20005ae6:	f040 8213 	bne.w	20005f10 <_dtoa_r+0x838>
20005aea:	f240 0100 	movw	r1, #0
20005aee:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
20005af2:	2000      	movs	r0, #0
20005af4:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
20005af8:	f002 fe4c 	bl	20008794 <__aeabi_dsub>
20005afc:	4602      	mov	r2, r0
20005afe:	460b      	mov	r3, r1
20005b00:	4640      	mov	r0, r8
20005b02:	4649      	mov	r1, r9
20005b04:	f003 fa8a 	bl	2000901c <__aeabi_dcmpgt>
20005b08:	f8dd c00c 	ldr.w	ip, [sp, #12]
20005b0c:	2800      	cmp	r0, #0
20005b0e:	f040 83e7 	bne.w	200062e0 <_dtoa_r+0xc08>
20005b12:	f1bc 0f01 	cmp.w	ip, #1
20005b16:	f340 8082 	ble.w	20005c1e <_dtoa_r+0x546>
20005b1a:	f8cd b068 	str.w	fp, [sp, #104]	; 0x68
20005b1e:	2701      	movs	r7, #1
20005b20:	f8cd a070 	str.w	sl, [sp, #112]	; 0x70
20005b24:	961d      	str	r6, [sp, #116]	; 0x74
20005b26:	4666      	mov	r6, ip
20005b28:	e9dd ab0c 	ldrd	sl, fp, [sp, #48]	; 0x30
20005b2c:	940c      	str	r4, [sp, #48]	; 0x30
20005b2e:	e010      	b.n	20005b52 <_dtoa_r+0x47a>
20005b30:	f240 0100 	movw	r1, #0
20005b34:	2000      	movs	r0, #0
20005b36:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
20005b3a:	f002 fe2b 	bl	20008794 <__aeabi_dsub>
20005b3e:	4642      	mov	r2, r8
20005b40:	464b      	mov	r3, r9
20005b42:	f003 fa4d 	bl	20008fe0 <__aeabi_dcmplt>
20005b46:	2800      	cmp	r0, #0
20005b48:	f040 83c7 	bne.w	200062da <_dtoa_r+0xc02>
20005b4c:	42b7      	cmp	r7, r6
20005b4e:	f280 848b 	bge.w	20006468 <_dtoa_r+0xd90>
20005b52:	f240 0300 	movw	r3, #0
20005b56:	4640      	mov	r0, r8
20005b58:	4649      	mov	r1, r9
20005b5a:	2200      	movs	r2, #0
20005b5c:	f2c4 0324 	movt	r3, #16420	; 0x4024
20005b60:	3501      	adds	r5, #1
20005b62:	f002 ffcb 	bl	20008afc <__aeabi_dmul>
20005b66:	f240 0300 	movw	r3, #0
20005b6a:	2200      	movs	r2, #0
20005b6c:	f2c4 0324 	movt	r3, #16420	; 0x4024
20005b70:	4680      	mov	r8, r0
20005b72:	4689      	mov	r9, r1
20005b74:	4650      	mov	r0, sl
20005b76:	4659      	mov	r1, fp
20005b78:	f002 ffc0 	bl	20008afc <__aeabi_dmul>
20005b7c:	468b      	mov	fp, r1
20005b7e:	4682      	mov	sl, r0
20005b80:	f003 fa56 	bl	20009030 <__aeabi_d2iz>
20005b84:	4604      	mov	r4, r0
20005b86:	f002 ff53 	bl	20008a30 <__aeabi_i2d>
20005b8a:	3430      	adds	r4, #48	; 0x30
20005b8c:	4602      	mov	r2, r0
20005b8e:	460b      	mov	r3, r1
20005b90:	4650      	mov	r0, sl
20005b92:	4659      	mov	r1, fp
20005b94:	f002 fdfe 	bl	20008794 <__aeabi_dsub>
20005b98:	9a10      	ldr	r2, [sp, #64]	; 0x40
20005b9a:	464b      	mov	r3, r9
20005b9c:	55d4      	strb	r4, [r2, r7]
20005b9e:	4642      	mov	r2, r8
20005ba0:	3701      	adds	r7, #1
20005ba2:	4682      	mov	sl, r0
20005ba4:	468b      	mov	fp, r1
20005ba6:	f003 fa1b 	bl	20008fe0 <__aeabi_dcmplt>
20005baa:	4652      	mov	r2, sl
20005bac:	465b      	mov	r3, fp
20005bae:	2800      	cmp	r0, #0
20005bb0:	d0be      	beq.n	20005b30 <_dtoa_r+0x458>
20005bb2:	f8dd b068 	ldr.w	fp, [sp, #104]	; 0x68
20005bb6:	9c0c      	ldr	r4, [sp, #48]	; 0x30
20005bb8:	e1aa      	b.n	20005f10 <_dtoa_r+0x838>
20005bba:	4640      	mov	r0, r8
20005bbc:	f002 ff38 	bl	20008a30 <__aeabi_i2d>
20005bc0:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
20005bc4:	f002 ff9a 	bl	20008afc <__aeabi_dmul>
20005bc8:	f240 0300 	movw	r3, #0
20005bcc:	2200      	movs	r2, #0
20005bce:	f2c4 031c 	movt	r3, #16412	; 0x401c
20005bd2:	f002 fde1 	bl	20008798 <__adddf3>
20005bd6:	9a08      	ldr	r2, [sp, #32]
20005bd8:	f1a1 7550 	sub.w	r5, r1, #54525952	; 0x3400000
20005bdc:	4680      	mov	r8, r0
20005bde:	46a9      	mov	r9, r5
20005be0:	2a00      	cmp	r2, #0
20005be2:	f040 82ec 	bne.w	200061be <_dtoa_r+0xae6>
20005be6:	f240 0300 	movw	r3, #0
20005bea:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20005bee:	2200      	movs	r2, #0
20005bf0:	f2c4 0314 	movt	r3, #16404	; 0x4014
20005bf4:	f002 fdce 	bl	20008794 <__aeabi_dsub>
20005bf8:	4642      	mov	r2, r8
20005bfa:	462b      	mov	r3, r5
20005bfc:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
20005c00:	f003 fa0c 	bl	2000901c <__aeabi_dcmpgt>
20005c04:	2800      	cmp	r0, #0
20005c06:	f040 824a 	bne.w	2000609e <_dtoa_r+0x9c6>
20005c0a:	4642      	mov	r2, r8
20005c0c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20005c10:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
20005c14:	f003 f9e4 	bl	20008fe0 <__aeabi_dcmplt>
20005c18:	2800      	cmp	r0, #0
20005c1a:	f040 81d5 	bne.w	20005fc8 <_dtoa_r+0x8f0>
20005c1e:	e9dd 8906 	ldrd	r8, r9, [sp, #24]
20005c22:	9b1e      	ldr	r3, [sp, #120]	; 0x78
20005c24:	ea6f 0703 	mvn.w	r7, r3
20005c28:	ea4f 77d7 	mov.w	r7, r7, lsr #31
20005c2c:	2e0e      	cmp	r6, #14
20005c2e:	bfcc      	ite	gt
20005c30:	2700      	movgt	r7, #0
20005c32:	f007 0701 	andle.w	r7, r7, #1
20005c36:	2f00      	cmp	r7, #0
20005c38:	f000 80b7 	beq.w	20005daa <_dtoa_r+0x6d2>
20005c3c:	982b      	ldr	r0, [sp, #172]	; 0xac
20005c3e:	f649 03e0 	movw	r3, #39136	; 0x98e0
20005c42:	f2c2 0300 	movt	r3, #8192	; 0x2000
20005c46:	9908      	ldr	r1, [sp, #32]
20005c48:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
20005c4c:	0fc2      	lsrs	r2, r0, #31
20005c4e:	2900      	cmp	r1, #0
20005c50:	bfcc      	ite	gt
20005c52:	2200      	movgt	r2, #0
20005c54:	f002 0201 	andle.w	r2, r2, #1
20005c58:	e9d3 0100 	ldrd	r0, r1, [r3]
20005c5c:	e9cd 0104 	strd	r0, r1, [sp, #16]
20005c60:	2a00      	cmp	r2, #0
20005c62:	f040 81a0 	bne.w	20005fa6 <_dtoa_r+0x8ce>
20005c66:	4602      	mov	r2, r0
20005c68:	460b      	mov	r3, r1
20005c6a:	4640      	mov	r0, r8
20005c6c:	4649      	mov	r1, r9
20005c6e:	f003 f86f 	bl	20008d50 <__aeabi_ddiv>
20005c72:	9d10      	ldr	r5, [sp, #64]	; 0x40
20005c74:	f003 f9dc 	bl	20009030 <__aeabi_d2iz>
20005c78:	4682      	mov	sl, r0
20005c7a:	f002 fed9 	bl	20008a30 <__aeabi_i2d>
20005c7e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
20005c82:	f002 ff3b 	bl	20008afc <__aeabi_dmul>
20005c86:	4602      	mov	r2, r0
20005c88:	460b      	mov	r3, r1
20005c8a:	4640      	mov	r0, r8
20005c8c:	4649      	mov	r1, r9
20005c8e:	f002 fd81 	bl	20008794 <__aeabi_dsub>
20005c92:	f10a 0330 	add.w	r3, sl, #48	; 0x30
20005c96:	f805 3b01 	strb.w	r3, [r5], #1
20005c9a:	9a08      	ldr	r2, [sp, #32]
20005c9c:	2a01      	cmp	r2, #1
20005c9e:	4680      	mov	r8, r0
20005ca0:	4689      	mov	r9, r1
20005ca2:	d052      	beq.n	20005d4a <_dtoa_r+0x672>
20005ca4:	f240 0300 	movw	r3, #0
20005ca8:	2200      	movs	r2, #0
20005caa:	f2c4 0324 	movt	r3, #16420	; 0x4024
20005cae:	f002 ff25 	bl	20008afc <__aeabi_dmul>
20005cb2:	2200      	movs	r2, #0
20005cb4:	2300      	movs	r3, #0
20005cb6:	e9cd 0106 	strd	r0, r1, [sp, #24]
20005cba:	f003 f987 	bl	20008fcc <__aeabi_dcmpeq>
20005cbe:	2800      	cmp	r0, #0
20005cc0:	f040 81eb 	bne.w	2000609a <_dtoa_r+0x9c2>
20005cc4:	9810      	ldr	r0, [sp, #64]	; 0x40
20005cc6:	f04f 0801 	mov.w	r8, #1
20005cca:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
20005cce:	46a3      	mov	fp, r4
20005cd0:	1c87      	adds	r7, r0, #2
20005cd2:	960f      	str	r6, [sp, #60]	; 0x3c
20005cd4:	f8dd 9020 	ldr.w	r9, [sp, #32]
20005cd8:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
20005cdc:	e00a      	b.n	20005cf4 <_dtoa_r+0x61c>
20005cde:	f002 ff0d 	bl	20008afc <__aeabi_dmul>
20005ce2:	2200      	movs	r2, #0
20005ce4:	2300      	movs	r3, #0
20005ce6:	4604      	mov	r4, r0
20005ce8:	460d      	mov	r5, r1
20005cea:	f003 f96f 	bl	20008fcc <__aeabi_dcmpeq>
20005cee:	2800      	cmp	r0, #0
20005cf0:	f040 81ce 	bne.w	20006090 <_dtoa_r+0x9b8>
20005cf4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
20005cf8:	4620      	mov	r0, r4
20005cfa:	4629      	mov	r1, r5
20005cfc:	f108 0801 	add.w	r8, r8, #1
20005d00:	f003 f826 	bl	20008d50 <__aeabi_ddiv>
20005d04:	463e      	mov	r6, r7
20005d06:	f003 f993 	bl	20009030 <__aeabi_d2iz>
20005d0a:	4682      	mov	sl, r0
20005d0c:	f002 fe90 	bl	20008a30 <__aeabi_i2d>
20005d10:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
20005d14:	f002 fef2 	bl	20008afc <__aeabi_dmul>
20005d18:	4602      	mov	r2, r0
20005d1a:	460b      	mov	r3, r1
20005d1c:	4620      	mov	r0, r4
20005d1e:	4629      	mov	r1, r5
20005d20:	f002 fd38 	bl	20008794 <__aeabi_dsub>
20005d24:	2200      	movs	r2, #0
20005d26:	f10a 0c30 	add.w	ip, sl, #48	; 0x30
20005d2a:	f807 cc01 	strb.w	ip, [r7, #-1]
20005d2e:	3701      	adds	r7, #1
20005d30:	45c1      	cmp	r9, r8
20005d32:	f240 0300 	movw	r3, #0
20005d36:	f2c4 0324 	movt	r3, #16420	; 0x4024
20005d3a:	d1d0      	bne.n	20005cde <_dtoa_r+0x606>
20005d3c:	4635      	mov	r5, r6
20005d3e:	465c      	mov	r4, fp
20005d40:	9e0f      	ldr	r6, [sp, #60]	; 0x3c
20005d42:	4680      	mov	r8, r0
20005d44:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
20005d48:	4689      	mov	r9, r1
20005d4a:	4642      	mov	r2, r8
20005d4c:	464b      	mov	r3, r9
20005d4e:	4640      	mov	r0, r8
20005d50:	4649      	mov	r1, r9
20005d52:	f002 fd21 	bl	20008798 <__adddf3>
20005d56:	4680      	mov	r8, r0
20005d58:	4689      	mov	r9, r1
20005d5a:	4642      	mov	r2, r8
20005d5c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
20005d60:	464b      	mov	r3, r9
20005d62:	f003 f93d 	bl	20008fe0 <__aeabi_dcmplt>
20005d66:	b960      	cbnz	r0, 20005d82 <_dtoa_r+0x6aa>
20005d68:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
20005d6c:	4642      	mov	r2, r8
20005d6e:	464b      	mov	r3, r9
20005d70:	f003 f92c 	bl	20008fcc <__aeabi_dcmpeq>
20005d74:	2800      	cmp	r0, #0
20005d76:	f000 8190 	beq.w	2000609a <_dtoa_r+0x9c2>
20005d7a:	f01a 0f01 	tst.w	sl, #1
20005d7e:	f000 818c 	beq.w	2000609a <_dtoa_r+0x9c2>
20005d82:	9910      	ldr	r1, [sp, #64]	; 0x40
20005d84:	e000      	b.n	20005d88 <_dtoa_r+0x6b0>
20005d86:	461d      	mov	r5, r3
20005d88:	f815 2c01 	ldrb.w	r2, [r5, #-1]
20005d8c:	1e6b      	subs	r3, r5, #1
20005d8e:	2a39      	cmp	r2, #57	; 0x39
20005d90:	f040 8367 	bne.w	20006462 <_dtoa_r+0xd8a>
20005d94:	428b      	cmp	r3, r1
20005d96:	d1f6      	bne.n	20005d86 <_dtoa_r+0x6ae>
20005d98:	9910      	ldr	r1, [sp, #64]	; 0x40
20005d9a:	2330      	movs	r3, #48	; 0x30
20005d9c:	3601      	adds	r6, #1
20005d9e:	2231      	movs	r2, #49	; 0x31
20005da0:	700b      	strb	r3, [r1, #0]
20005da2:	9b10      	ldr	r3, [sp, #64]	; 0x40
20005da4:	701a      	strb	r2, [r3, #0]
20005da6:	9612      	str	r6, [sp, #72]	; 0x48
20005da8:	e0b2      	b.n	20005f10 <_dtoa_r+0x838>
20005daa:	9a16      	ldr	r2, [sp, #88]	; 0x58
20005dac:	2a00      	cmp	r2, #0
20005dae:	f040 80df 	bne.w	20005f70 <_dtoa_r+0x898>
20005db2:	9f15      	ldr	r7, [sp, #84]	; 0x54
20005db4:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
20005db6:	920c      	str	r2, [sp, #48]	; 0x30
20005db8:	2d00      	cmp	r5, #0
20005dba:	bfd4      	ite	le
20005dbc:	2300      	movle	r3, #0
20005dbe:	2301      	movgt	r3, #1
20005dc0:	f1ba 0f00 	cmp.w	sl, #0
20005dc4:	bfd4      	ite	le
20005dc6:	2300      	movle	r3, #0
20005dc8:	f003 0301 	andgt.w	r3, r3, #1
20005dcc:	b14b      	cbz	r3, 20005de2 <_dtoa_r+0x70a>
20005dce:	45aa      	cmp	sl, r5
20005dd0:	bfb4      	ite	lt
20005dd2:	4653      	movlt	r3, sl
20005dd4:	462b      	movge	r3, r5
20005dd6:	980f      	ldr	r0, [sp, #60]	; 0x3c
20005dd8:	ebc3 0a0a 	rsb	sl, r3, sl
20005ddc:	1aed      	subs	r5, r5, r3
20005dde:	1ac0      	subs	r0, r0, r3
20005de0:	900f      	str	r0, [sp, #60]	; 0x3c
20005de2:	9915      	ldr	r1, [sp, #84]	; 0x54
20005de4:	2900      	cmp	r1, #0
20005de6:	dd1c      	ble.n	20005e22 <_dtoa_r+0x74a>
20005de8:	9a16      	ldr	r2, [sp, #88]	; 0x58
20005dea:	2a00      	cmp	r2, #0
20005dec:	f000 82e9 	beq.w	200063c2 <_dtoa_r+0xcea>
20005df0:	2f00      	cmp	r7, #0
20005df2:	dd12      	ble.n	20005e1a <_dtoa_r+0x742>
20005df4:	990c      	ldr	r1, [sp, #48]	; 0x30
20005df6:	463a      	mov	r2, r7
20005df8:	4620      	mov	r0, r4
20005dfa:	f001 fe85 	bl	20007b08 <__pow5mult>
20005dfe:	465a      	mov	r2, fp
20005e00:	900c      	str	r0, [sp, #48]	; 0x30
20005e02:	4620      	mov	r0, r4
20005e04:	990c      	ldr	r1, [sp, #48]	; 0x30
20005e06:	f001 fd97 	bl	20007938 <__multiply>
20005e0a:	4659      	mov	r1, fp
20005e0c:	4603      	mov	r3, r0
20005e0e:	4620      	mov	r0, r4
20005e10:	9303      	str	r3, [sp, #12]
20005e12:	f001 fbfd 	bl	20007610 <_Bfree>
20005e16:	9b03      	ldr	r3, [sp, #12]
20005e18:	469b      	mov	fp, r3
20005e1a:	9b15      	ldr	r3, [sp, #84]	; 0x54
20005e1c:	1bda      	subs	r2, r3, r7
20005e1e:	f040 8311 	bne.w	20006444 <_dtoa_r+0xd6c>
20005e22:	2101      	movs	r1, #1
20005e24:	4620      	mov	r0, r4
20005e26:	f001 fe21 	bl	20007a6c <__i2b>
20005e2a:	9006      	str	r0, [sp, #24]
20005e2c:	9817      	ldr	r0, [sp, #92]	; 0x5c
20005e2e:	2800      	cmp	r0, #0
20005e30:	dd05      	ble.n	20005e3e <_dtoa_r+0x766>
20005e32:	9906      	ldr	r1, [sp, #24]
20005e34:	4620      	mov	r0, r4
20005e36:	9a17      	ldr	r2, [sp, #92]	; 0x5c
20005e38:	f001 fe66 	bl	20007b08 <__pow5mult>
20005e3c:	9006      	str	r0, [sp, #24]
20005e3e:	992a      	ldr	r1, [sp, #168]	; 0xa8
20005e40:	2901      	cmp	r1, #1
20005e42:	f340 810a 	ble.w	2000605a <_dtoa_r+0x982>
20005e46:	2700      	movs	r7, #0
20005e48:	9b17      	ldr	r3, [sp, #92]	; 0x5c
20005e4a:	2b00      	cmp	r3, #0
20005e4c:	f040 8261 	bne.w	20006312 <_dtoa_r+0xc3a>
20005e50:	2301      	movs	r3, #1
20005e52:	4453      	add	r3, sl
20005e54:	f013 031f 	ands.w	r3, r3, #31
20005e58:	f040 812a 	bne.w	200060b0 <_dtoa_r+0x9d8>
20005e5c:	231c      	movs	r3, #28
20005e5e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
20005e60:	449a      	add	sl, r3
20005e62:	18ed      	adds	r5, r5, r3
20005e64:	18d2      	adds	r2, r2, r3
20005e66:	920f      	str	r2, [sp, #60]	; 0x3c
20005e68:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
20005e6a:	2b00      	cmp	r3, #0
20005e6c:	dd05      	ble.n	20005e7a <_dtoa_r+0x7a2>
20005e6e:	4659      	mov	r1, fp
20005e70:	461a      	mov	r2, r3
20005e72:	4620      	mov	r0, r4
20005e74:	f001 fd02 	bl	2000787c <__lshift>
20005e78:	4683      	mov	fp, r0
20005e7a:	f1ba 0f00 	cmp.w	sl, #0
20005e7e:	dd05      	ble.n	20005e8c <_dtoa_r+0x7b4>
20005e80:	9906      	ldr	r1, [sp, #24]
20005e82:	4652      	mov	r2, sl
20005e84:	4620      	mov	r0, r4
20005e86:	f001 fcf9 	bl	2000787c <__lshift>
20005e8a:	9006      	str	r0, [sp, #24]
20005e8c:	9818      	ldr	r0, [sp, #96]	; 0x60
20005e8e:	2800      	cmp	r0, #0
20005e90:	f040 8229 	bne.w	200062e6 <_dtoa_r+0xc0e>
20005e94:	982a      	ldr	r0, [sp, #168]	; 0xa8
20005e96:	9908      	ldr	r1, [sp, #32]
20005e98:	2802      	cmp	r0, #2
20005e9a:	bfd4      	ite	le
20005e9c:	2300      	movle	r3, #0
20005e9e:	2301      	movgt	r3, #1
20005ea0:	2900      	cmp	r1, #0
20005ea2:	bfcc      	ite	gt
20005ea4:	2300      	movgt	r3, #0
20005ea6:	f003 0301 	andle.w	r3, r3, #1
20005eaa:	2b00      	cmp	r3, #0
20005eac:	f000 810c 	beq.w	200060c8 <_dtoa_r+0x9f0>
20005eb0:	2900      	cmp	r1, #0
20005eb2:	f040 808c 	bne.w	20005fce <_dtoa_r+0x8f6>
20005eb6:	2205      	movs	r2, #5
20005eb8:	9906      	ldr	r1, [sp, #24]
20005eba:	9b08      	ldr	r3, [sp, #32]
20005ebc:	4620      	mov	r0, r4
20005ebe:	f001 fddf 	bl	20007a80 <__multadd>
20005ec2:	9006      	str	r0, [sp, #24]
20005ec4:	4658      	mov	r0, fp
20005ec6:	9906      	ldr	r1, [sp, #24]
20005ec8:	f001 fa68 	bl	2000739c <__mcmp>
20005ecc:	2800      	cmp	r0, #0
20005ece:	dd7e      	ble.n	20005fce <_dtoa_r+0x8f6>
20005ed0:	9d10      	ldr	r5, [sp, #64]	; 0x40
20005ed2:	3601      	adds	r6, #1
20005ed4:	2700      	movs	r7, #0
20005ed6:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
20005eda:	2331      	movs	r3, #49	; 0x31
20005edc:	f805 3b01 	strb.w	r3, [r5], #1
20005ee0:	9906      	ldr	r1, [sp, #24]
20005ee2:	4620      	mov	r0, r4
20005ee4:	f001 fb94 	bl	20007610 <_Bfree>
20005ee8:	f1ba 0f00 	cmp.w	sl, #0
20005eec:	f000 80d5 	beq.w	2000609a <_dtoa_r+0x9c2>
20005ef0:	1e3b      	subs	r3, r7, #0
20005ef2:	bf18      	it	ne
20005ef4:	2301      	movne	r3, #1
20005ef6:	4557      	cmp	r7, sl
20005ef8:	bf0c      	ite	eq
20005efa:	2300      	moveq	r3, #0
20005efc:	f003 0301 	andne.w	r3, r3, #1
20005f00:	2b00      	cmp	r3, #0
20005f02:	f040 80d0 	bne.w	200060a6 <_dtoa_r+0x9ce>
20005f06:	4651      	mov	r1, sl
20005f08:	4620      	mov	r0, r4
20005f0a:	f001 fb81 	bl	20007610 <_Bfree>
20005f0e:	9612      	str	r6, [sp, #72]	; 0x48
20005f10:	4620      	mov	r0, r4
20005f12:	4659      	mov	r1, fp
20005f14:	f001 fb7c 	bl	20007610 <_Bfree>
20005f18:	9a12      	ldr	r2, [sp, #72]	; 0x48
20005f1a:	1c53      	adds	r3, r2, #1
20005f1c:	2200      	movs	r2, #0
20005f1e:	702a      	strb	r2, [r5, #0]
20005f20:	982c      	ldr	r0, [sp, #176]	; 0xb0
20005f22:	992e      	ldr	r1, [sp, #184]	; 0xb8
20005f24:	6003      	str	r3, [r0, #0]
20005f26:	2900      	cmp	r1, #0
20005f28:	f000 81d4 	beq.w	200062d4 <_dtoa_r+0xbfc>
20005f2c:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
20005f2e:	9810      	ldr	r0, [sp, #64]	; 0x40
20005f30:	6015      	str	r5, [r2, #0]
20005f32:	e412      	b.n	2000575a <_dtoa_r+0x82>
20005f34:	2010      	movs	r0, #16
20005f36:	f7fd fa89 	bl	2000344c <malloc>
20005f3a:	60c6      	str	r6, [r0, #12]
20005f3c:	6046      	str	r6, [r0, #4]
20005f3e:	6086      	str	r6, [r0, #8]
20005f40:	6006      	str	r6, [r0, #0]
20005f42:	4606      	mov	r6, r0
20005f44:	6260      	str	r0, [r4, #36]	; 0x24
20005f46:	f7ff bbd2 	b.w	200056ee <_dtoa_r+0x16>
20005f4a:	980f      	ldr	r0, [sp, #60]	; 0x3c
20005f4c:	4271      	negs	r1, r6
20005f4e:	2200      	movs	r2, #0
20005f50:	9115      	str	r1, [sp, #84]	; 0x54
20005f52:	1b80      	subs	r0, r0, r6
20005f54:	9217      	str	r2, [sp, #92]	; 0x5c
20005f56:	900f      	str	r0, [sp, #60]	; 0x3c
20005f58:	e48a      	b.n	20005870 <_dtoa_r+0x198>
20005f5a:	2100      	movs	r1, #0
20005f5c:	3e01      	subs	r6, #1
20005f5e:	9118      	str	r1, [sp, #96]	; 0x60
20005f60:	e472      	b.n	20005848 <_dtoa_r+0x170>
20005f62:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
20005f66:	f04f 0802 	mov.w	r8, #2
20005f6a:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
20005f6e:	e521      	b.n	200059b4 <_dtoa_r+0x2dc>
20005f70:	982a      	ldr	r0, [sp, #168]	; 0xa8
20005f72:	2801      	cmp	r0, #1
20005f74:	f340 826c 	ble.w	20006450 <_dtoa_r+0xd78>
20005f78:	9a08      	ldr	r2, [sp, #32]
20005f7a:	9815      	ldr	r0, [sp, #84]	; 0x54
20005f7c:	1e53      	subs	r3, r2, #1
20005f7e:	4298      	cmp	r0, r3
20005f80:	f2c0 8258 	blt.w	20006434 <_dtoa_r+0xd5c>
20005f84:	1ac7      	subs	r7, r0, r3
20005f86:	9b08      	ldr	r3, [sp, #32]
20005f88:	2b00      	cmp	r3, #0
20005f8a:	bfa8      	it	ge
20005f8c:	9d0f      	ldrge	r5, [sp, #60]	; 0x3c
20005f8e:	f2c0 8273 	blt.w	20006478 <_dtoa_r+0xda0>
20005f92:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
20005f94:	4620      	mov	r0, r4
20005f96:	2101      	movs	r1, #1
20005f98:	449a      	add	sl, r3
20005f9a:	18d2      	adds	r2, r2, r3
20005f9c:	920f      	str	r2, [sp, #60]	; 0x3c
20005f9e:	f001 fd65 	bl	20007a6c <__i2b>
20005fa2:	900c      	str	r0, [sp, #48]	; 0x30
20005fa4:	e708      	b.n	20005db8 <_dtoa_r+0x6e0>
20005fa6:	9b08      	ldr	r3, [sp, #32]
20005fa8:	b973      	cbnz	r3, 20005fc8 <_dtoa_r+0x8f0>
20005faa:	f240 0300 	movw	r3, #0
20005fae:	2200      	movs	r2, #0
20005fb0:	f2c4 0314 	movt	r3, #16404	; 0x4014
20005fb4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
20005fb8:	f002 fda0 	bl	20008afc <__aeabi_dmul>
20005fbc:	4642      	mov	r2, r8
20005fbe:	464b      	mov	r3, r9
20005fc0:	f003 f822 	bl	20009008 <__aeabi_dcmpge>
20005fc4:	2800      	cmp	r0, #0
20005fc6:	d06a      	beq.n	2000609e <_dtoa_r+0x9c6>
20005fc8:	2200      	movs	r2, #0
20005fca:	9206      	str	r2, [sp, #24]
20005fcc:	920c      	str	r2, [sp, #48]	; 0x30
20005fce:	9b2b      	ldr	r3, [sp, #172]	; 0xac
20005fd0:	2700      	movs	r7, #0
20005fd2:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
20005fd6:	43de      	mvns	r6, r3
20005fd8:	9d10      	ldr	r5, [sp, #64]	; 0x40
20005fda:	e781      	b.n	20005ee0 <_dtoa_r+0x808>
20005fdc:	2100      	movs	r1, #0
20005fde:	9116      	str	r1, [sp, #88]	; 0x58
20005fe0:	982b      	ldr	r0, [sp, #172]	; 0xac
20005fe2:	2800      	cmp	r0, #0
20005fe4:	f340 819f 	ble.w	20006326 <_dtoa_r+0xc4e>
20005fe8:	982b      	ldr	r0, [sp, #172]	; 0xac
20005fea:	4601      	mov	r1, r0
20005fec:	9011      	str	r0, [sp, #68]	; 0x44
20005fee:	9008      	str	r0, [sp, #32]
20005ff0:	6a65      	ldr	r5, [r4, #36]	; 0x24
20005ff2:	2200      	movs	r2, #0
20005ff4:	2917      	cmp	r1, #23
20005ff6:	606a      	str	r2, [r5, #4]
20005ff8:	f240 82ab 	bls.w	20006552 <_dtoa_r+0xe7a>
20005ffc:	2304      	movs	r3, #4
20005ffe:	005b      	lsls	r3, r3, #1
20006000:	3201      	adds	r2, #1
20006002:	f103 0014 	add.w	r0, r3, #20
20006006:	4288      	cmp	r0, r1
20006008:	d9f9      	bls.n	20005ffe <_dtoa_r+0x926>
2000600a:	9b08      	ldr	r3, [sp, #32]
2000600c:	606a      	str	r2, [r5, #4]
2000600e:	2b0e      	cmp	r3, #14
20006010:	bf8c      	ite	hi
20006012:	2700      	movhi	r7, #0
20006014:	f007 0701 	andls.w	r7, r7, #1
20006018:	e49d      	b.n	20005956 <_dtoa_r+0x27e>
2000601a:	2201      	movs	r2, #1
2000601c:	9216      	str	r2, [sp, #88]	; 0x58
2000601e:	9b2b      	ldr	r3, [sp, #172]	; 0xac
20006020:	18f3      	adds	r3, r6, r3
20006022:	9311      	str	r3, [sp, #68]	; 0x44
20006024:	1c59      	adds	r1, r3, #1
20006026:	2900      	cmp	r1, #0
20006028:	bfc8      	it	gt
2000602a:	9108      	strgt	r1, [sp, #32]
2000602c:	dce0      	bgt.n	20005ff0 <_dtoa_r+0x918>
2000602e:	290e      	cmp	r1, #14
20006030:	bf8c      	ite	hi
20006032:	2700      	movhi	r7, #0
20006034:	f007 0701 	andls.w	r7, r7, #1
20006038:	9108      	str	r1, [sp, #32]
2000603a:	e489      	b.n	20005950 <_dtoa_r+0x278>
2000603c:	2301      	movs	r3, #1
2000603e:	9316      	str	r3, [sp, #88]	; 0x58
20006040:	e7ce      	b.n	20005fe0 <_dtoa_r+0x908>
20006042:	2200      	movs	r2, #0
20006044:	9216      	str	r2, [sp, #88]	; 0x58
20006046:	e7ea      	b.n	2000601e <_dtoa_r+0x946>
20006048:	f04f 33ff 	mov.w	r3, #4294967295
2000604c:	2700      	movs	r7, #0
2000604e:	2001      	movs	r0, #1
20006050:	9311      	str	r3, [sp, #68]	; 0x44
20006052:	9016      	str	r0, [sp, #88]	; 0x58
20006054:	9308      	str	r3, [sp, #32]
20006056:	972b      	str	r7, [sp, #172]	; 0xac
20006058:	e47a      	b.n	20005950 <_dtoa_r+0x278>
2000605a:	f1b8 0f00 	cmp.w	r8, #0
2000605e:	f47f aef2 	bne.w	20005e46 <_dtoa_r+0x76e>
20006062:	f029 437f 	bic.w	r3, r9, #4278190080	; 0xff000000
20006066:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
2000606a:	2b00      	cmp	r3, #0
2000606c:	f47f aeeb 	bne.w	20005e46 <_dtoa_r+0x76e>
20006070:	f240 0300 	movw	r3, #0
20006074:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
20006078:	ea09 0303 	and.w	r3, r9, r3
2000607c:	2b00      	cmp	r3, #0
2000607e:	f43f aee2 	beq.w	20005e46 <_dtoa_r+0x76e>
20006082:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
20006084:	f10a 0a01 	add.w	sl, sl, #1
20006088:	2701      	movs	r7, #1
2000608a:	3201      	adds	r2, #1
2000608c:	920f      	str	r2, [sp, #60]	; 0x3c
2000608e:	e6db      	b.n	20005e48 <_dtoa_r+0x770>
20006090:	4635      	mov	r5, r6
20006092:	465c      	mov	r4, fp
20006094:	9e0f      	ldr	r6, [sp, #60]	; 0x3c
20006096:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
2000609a:	9612      	str	r6, [sp, #72]	; 0x48
2000609c:	e738      	b.n	20005f10 <_dtoa_r+0x838>
2000609e:	2000      	movs	r0, #0
200060a0:	9006      	str	r0, [sp, #24]
200060a2:	900c      	str	r0, [sp, #48]	; 0x30
200060a4:	e714      	b.n	20005ed0 <_dtoa_r+0x7f8>
200060a6:	4639      	mov	r1, r7
200060a8:	4620      	mov	r0, r4
200060aa:	f001 fab1 	bl	20007610 <_Bfree>
200060ae:	e72a      	b.n	20005f06 <_dtoa_r+0x82e>
200060b0:	f1c3 0320 	rsb	r3, r3, #32
200060b4:	2b04      	cmp	r3, #4
200060b6:	f340 8254 	ble.w	20006562 <_dtoa_r+0xe8a>
200060ba:	990f      	ldr	r1, [sp, #60]	; 0x3c
200060bc:	3b04      	subs	r3, #4
200060be:	449a      	add	sl, r3
200060c0:	18ed      	adds	r5, r5, r3
200060c2:	18c9      	adds	r1, r1, r3
200060c4:	910f      	str	r1, [sp, #60]	; 0x3c
200060c6:	e6cf      	b.n	20005e68 <_dtoa_r+0x790>
200060c8:	9916      	ldr	r1, [sp, #88]	; 0x58
200060ca:	2900      	cmp	r1, #0
200060cc:	f000 8131 	beq.w	20006332 <_dtoa_r+0xc5a>
200060d0:	2d00      	cmp	r5, #0
200060d2:	dd05      	ble.n	200060e0 <_dtoa_r+0xa08>
200060d4:	990c      	ldr	r1, [sp, #48]	; 0x30
200060d6:	462a      	mov	r2, r5
200060d8:	4620      	mov	r0, r4
200060da:	f001 fbcf 	bl	2000787c <__lshift>
200060de:	900c      	str	r0, [sp, #48]	; 0x30
200060e0:	2f00      	cmp	r7, #0
200060e2:	f040 81ea 	bne.w	200064ba <_dtoa_r+0xde2>
200060e6:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
200060ea:	9d10      	ldr	r5, [sp, #64]	; 0x40
200060ec:	2301      	movs	r3, #1
200060ee:	f008 0001 	and.w	r0, r8, #1
200060f2:	9f0c      	ldr	r7, [sp, #48]	; 0x30
200060f4:	9011      	str	r0, [sp, #68]	; 0x44
200060f6:	950f      	str	r5, [sp, #60]	; 0x3c
200060f8:	461d      	mov	r5, r3
200060fa:	960c      	str	r6, [sp, #48]	; 0x30
200060fc:	9906      	ldr	r1, [sp, #24]
200060fe:	4658      	mov	r0, fp
20006100:	f7ff fa5a 	bl	200055b8 <quorem>
20006104:	4639      	mov	r1, r7
20006106:	3030      	adds	r0, #48	; 0x30
20006108:	900b      	str	r0, [sp, #44]	; 0x2c
2000610a:	4658      	mov	r0, fp
2000610c:	f001 f946 	bl	2000739c <__mcmp>
20006110:	9906      	ldr	r1, [sp, #24]
20006112:	4652      	mov	r2, sl
20006114:	4606      	mov	r6, r0
20006116:	4620      	mov	r0, r4
20006118:	f001 fb34 	bl	20007784 <__mdiff>
2000611c:	68c3      	ldr	r3, [r0, #12]
2000611e:	4680      	mov	r8, r0
20006120:	2b00      	cmp	r3, #0
20006122:	d03d      	beq.n	200061a0 <_dtoa_r+0xac8>
20006124:	f04f 0901 	mov.w	r9, #1
20006128:	4641      	mov	r1, r8
2000612a:	4620      	mov	r0, r4
2000612c:	f001 fa70 	bl	20007610 <_Bfree>
20006130:	992a      	ldr	r1, [sp, #168]	; 0xa8
20006132:	ea59 0101 	orrs.w	r1, r9, r1
20006136:	d103      	bne.n	20006140 <_dtoa_r+0xa68>
20006138:	9a11      	ldr	r2, [sp, #68]	; 0x44
2000613a:	2a00      	cmp	r2, #0
2000613c:	f000 81eb 	beq.w	20006516 <_dtoa_r+0xe3e>
20006140:	2e00      	cmp	r6, #0
20006142:	f2c0 819e 	blt.w	20006482 <_dtoa_r+0xdaa>
20006146:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
20006148:	4332      	orrs	r2, r6
2000614a:	d103      	bne.n	20006154 <_dtoa_r+0xa7c>
2000614c:	9b11      	ldr	r3, [sp, #68]	; 0x44
2000614e:	2b00      	cmp	r3, #0
20006150:	f000 8197 	beq.w	20006482 <_dtoa_r+0xdaa>
20006154:	f1b9 0f00 	cmp.w	r9, #0
20006158:	f300 81ce 	bgt.w	200064f8 <_dtoa_r+0xe20>
2000615c:	990f      	ldr	r1, [sp, #60]	; 0x3c
2000615e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
20006160:	f801 2b01 	strb.w	r2, [r1], #1
20006164:	9b08      	ldr	r3, [sp, #32]
20006166:	910f      	str	r1, [sp, #60]	; 0x3c
20006168:	429d      	cmp	r5, r3
2000616a:	f000 81c2 	beq.w	200064f2 <_dtoa_r+0xe1a>
2000616e:	4659      	mov	r1, fp
20006170:	220a      	movs	r2, #10
20006172:	2300      	movs	r3, #0
20006174:	4620      	mov	r0, r4
20006176:	f001 fc83 	bl	20007a80 <__multadd>
2000617a:	4557      	cmp	r7, sl
2000617c:	4639      	mov	r1, r7
2000617e:	4683      	mov	fp, r0
20006180:	d014      	beq.n	200061ac <_dtoa_r+0xad4>
20006182:	220a      	movs	r2, #10
20006184:	2300      	movs	r3, #0
20006186:	4620      	mov	r0, r4
20006188:	3501      	adds	r5, #1
2000618a:	f001 fc79 	bl	20007a80 <__multadd>
2000618e:	4651      	mov	r1, sl
20006190:	220a      	movs	r2, #10
20006192:	2300      	movs	r3, #0
20006194:	4607      	mov	r7, r0
20006196:	4620      	mov	r0, r4
20006198:	f001 fc72 	bl	20007a80 <__multadd>
2000619c:	4682      	mov	sl, r0
2000619e:	e7ad      	b.n	200060fc <_dtoa_r+0xa24>
200061a0:	4658      	mov	r0, fp
200061a2:	4641      	mov	r1, r8
200061a4:	f001 f8fa 	bl	2000739c <__mcmp>
200061a8:	4681      	mov	r9, r0
200061aa:	e7bd      	b.n	20006128 <_dtoa_r+0xa50>
200061ac:	4620      	mov	r0, r4
200061ae:	220a      	movs	r2, #10
200061b0:	2300      	movs	r3, #0
200061b2:	3501      	adds	r5, #1
200061b4:	f001 fc64 	bl	20007a80 <__multadd>
200061b8:	4607      	mov	r7, r0
200061ba:	4682      	mov	sl, r0
200061bc:	e79e      	b.n	200060fc <_dtoa_r+0xa24>
200061be:	9612      	str	r6, [sp, #72]	; 0x48
200061c0:	f8dd c020 	ldr.w	ip, [sp, #32]
200061c4:	e459      	b.n	20005a7a <_dtoa_r+0x3a2>
200061c6:	4275      	negs	r5, r6
200061c8:	2d00      	cmp	r5, #0
200061ca:	f040 8101 	bne.w	200063d0 <_dtoa_r+0xcf8>
200061ce:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
200061d2:	f04f 0802 	mov.w	r8, #2
200061d6:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
200061da:	e40c      	b.n	200059f6 <_dtoa_r+0x31e>
200061dc:	f649 01e0 	movw	r1, #39136	; 0x98e0
200061e0:	4642      	mov	r2, r8
200061e2:	f2c2 0100 	movt	r1, #8192	; 0x2000
200061e6:	464b      	mov	r3, r9
200061e8:	eb01 01cc 	add.w	r1, r1, ip, lsl #3
200061ec:	f8cd c00c 	str.w	ip, [sp, #12]
200061f0:	9d10      	ldr	r5, [sp, #64]	; 0x40
200061f2:	e951 0102 	ldrd	r0, r1, [r1, #-8]
200061f6:	f002 fc81 	bl	20008afc <__aeabi_dmul>
200061fa:	e9cd 011a 	strd	r0, r1, [sp, #104]	; 0x68
200061fe:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20006202:	f002 ff15 	bl	20009030 <__aeabi_d2iz>
20006206:	4607      	mov	r7, r0
20006208:	f002 fc12 	bl	20008a30 <__aeabi_i2d>
2000620c:	460b      	mov	r3, r1
2000620e:	4602      	mov	r2, r0
20006210:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20006214:	f002 fabe 	bl	20008794 <__aeabi_dsub>
20006218:	f107 0330 	add.w	r3, r7, #48	; 0x30
2000621c:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
20006220:	f805 3b01 	strb.w	r3, [r5], #1
20006224:	f8dd c00c 	ldr.w	ip, [sp, #12]
20006228:	f1bc 0f01 	cmp.w	ip, #1
2000622c:	d029      	beq.n	20006282 <_dtoa_r+0xbaa>
2000622e:	46d1      	mov	r9, sl
20006230:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20006234:	46b2      	mov	sl, r6
20006236:	9e10      	ldr	r6, [sp, #64]	; 0x40
20006238:	951c      	str	r5, [sp, #112]	; 0x70
2000623a:	2701      	movs	r7, #1
2000623c:	4665      	mov	r5, ip
2000623e:	46a0      	mov	r8, r4
20006240:	f240 0300 	movw	r3, #0
20006244:	2200      	movs	r2, #0
20006246:	f2c4 0324 	movt	r3, #16420	; 0x4024
2000624a:	f002 fc57 	bl	20008afc <__aeabi_dmul>
2000624e:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
20006252:	f002 feed 	bl	20009030 <__aeabi_d2iz>
20006256:	4604      	mov	r4, r0
20006258:	f002 fbea 	bl	20008a30 <__aeabi_i2d>
2000625c:	3430      	adds	r4, #48	; 0x30
2000625e:	4602      	mov	r2, r0
20006260:	460b      	mov	r3, r1
20006262:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20006266:	f002 fa95 	bl	20008794 <__aeabi_dsub>
2000626a:	55f4      	strb	r4, [r6, r7]
2000626c:	3701      	adds	r7, #1
2000626e:	42af      	cmp	r7, r5
20006270:	d1e6      	bne.n	20006240 <_dtoa_r+0xb68>
20006272:	9d1c      	ldr	r5, [sp, #112]	; 0x70
20006274:	3f01      	subs	r7, #1
20006276:	4656      	mov	r6, sl
20006278:	4644      	mov	r4, r8
2000627a:	46ca      	mov	sl, r9
2000627c:	19ed      	adds	r5, r5, r7
2000627e:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
20006282:	f240 0300 	movw	r3, #0
20006286:	2200      	movs	r2, #0
20006288:	f6c3 73e0 	movt	r3, #16352	; 0x3fe0
2000628c:	e9dd 011a 	ldrd	r0, r1, [sp, #104]	; 0x68
20006290:	f002 fa82 	bl	20008798 <__adddf3>
20006294:	4602      	mov	r2, r0
20006296:	460b      	mov	r3, r1
20006298:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
2000629c:	f002 febe 	bl	2000901c <__aeabi_dcmpgt>
200062a0:	b9f0      	cbnz	r0, 200062e0 <_dtoa_r+0xc08>
200062a2:	f240 0100 	movw	r1, #0
200062a6:	e9dd 231a 	ldrd	r2, r3, [sp, #104]	; 0x68
200062aa:	2000      	movs	r0, #0
200062ac:	f6c3 71e0 	movt	r1, #16352	; 0x3fe0
200062b0:	f002 fa70 	bl	20008794 <__aeabi_dsub>
200062b4:	4602      	mov	r2, r0
200062b6:	460b      	mov	r3, r1
200062b8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
200062bc:	f002 fe90 	bl	20008fe0 <__aeabi_dcmplt>
200062c0:	2800      	cmp	r0, #0
200062c2:	f43f acac 	beq.w	20005c1e <_dtoa_r+0x546>
200062c6:	462b      	mov	r3, r5
200062c8:	461d      	mov	r5, r3
200062ca:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
200062ce:	2a30      	cmp	r2, #48	; 0x30
200062d0:	d0fa      	beq.n	200062c8 <_dtoa_r+0xbf0>
200062d2:	e61d      	b.n	20005f10 <_dtoa_r+0x838>
200062d4:	9810      	ldr	r0, [sp, #64]	; 0x40
200062d6:	f7ff ba40 	b.w	2000575a <_dtoa_r+0x82>
200062da:	f8dd b068 	ldr.w	fp, [sp, #104]	; 0x68
200062de:	9c0c      	ldr	r4, [sp, #48]	; 0x30
200062e0:	9e12      	ldr	r6, [sp, #72]	; 0x48
200062e2:	9910      	ldr	r1, [sp, #64]	; 0x40
200062e4:	e550      	b.n	20005d88 <_dtoa_r+0x6b0>
200062e6:	4658      	mov	r0, fp
200062e8:	9906      	ldr	r1, [sp, #24]
200062ea:	f001 f857 	bl	2000739c <__mcmp>
200062ee:	2800      	cmp	r0, #0
200062f0:	f6bf add0 	bge.w	20005e94 <_dtoa_r+0x7bc>
200062f4:	4659      	mov	r1, fp
200062f6:	4620      	mov	r0, r4
200062f8:	220a      	movs	r2, #10
200062fa:	2300      	movs	r3, #0
200062fc:	f001 fbc0 	bl	20007a80 <__multadd>
20006300:	9916      	ldr	r1, [sp, #88]	; 0x58
20006302:	3e01      	subs	r6, #1
20006304:	4683      	mov	fp, r0
20006306:	2900      	cmp	r1, #0
20006308:	f040 8119 	bne.w	2000653e <_dtoa_r+0xe66>
2000630c:	9a11      	ldr	r2, [sp, #68]	; 0x44
2000630e:	9208      	str	r2, [sp, #32]
20006310:	e5c0      	b.n	20005e94 <_dtoa_r+0x7bc>
20006312:	9806      	ldr	r0, [sp, #24]
20006314:	6903      	ldr	r3, [r0, #16]
20006316:	eb00 0383 	add.w	r3, r0, r3, lsl #2
2000631a:	6918      	ldr	r0, [r3, #16]
2000631c:	f000 ffec 	bl	200072f8 <__hi0bits>
20006320:	f1c0 0320 	rsb	r3, r0, #32
20006324:	e595      	b.n	20005e52 <_dtoa_r+0x77a>
20006326:	2101      	movs	r1, #1
20006328:	9111      	str	r1, [sp, #68]	; 0x44
2000632a:	9108      	str	r1, [sp, #32]
2000632c:	912b      	str	r1, [sp, #172]	; 0xac
2000632e:	f7ff bb0f 	b.w	20005950 <_dtoa_r+0x278>
20006332:	9d10      	ldr	r5, [sp, #64]	; 0x40
20006334:	46b1      	mov	r9, r6
20006336:	9f16      	ldr	r7, [sp, #88]	; 0x58
20006338:	46aa      	mov	sl, r5
2000633a:	f8dd 8018 	ldr.w	r8, [sp, #24]
2000633e:	9e08      	ldr	r6, [sp, #32]
20006340:	e002      	b.n	20006348 <_dtoa_r+0xc70>
20006342:	f001 fb9d 	bl	20007a80 <__multadd>
20006346:	4683      	mov	fp, r0
20006348:	4641      	mov	r1, r8
2000634a:	4658      	mov	r0, fp
2000634c:	f7ff f934 	bl	200055b8 <quorem>
20006350:	3501      	adds	r5, #1
20006352:	220a      	movs	r2, #10
20006354:	2300      	movs	r3, #0
20006356:	4659      	mov	r1, fp
20006358:	f100 0c30 	add.w	ip, r0, #48	; 0x30
2000635c:	f80a c007 	strb.w	ip, [sl, r7]
20006360:	3701      	adds	r7, #1
20006362:	4620      	mov	r0, r4
20006364:	42be      	cmp	r6, r7
20006366:	dcec      	bgt.n	20006342 <_dtoa_r+0xc6a>
20006368:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
2000636c:	464e      	mov	r6, r9
2000636e:	2700      	movs	r7, #0
20006370:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
20006374:	4659      	mov	r1, fp
20006376:	2201      	movs	r2, #1
20006378:	4620      	mov	r0, r4
2000637a:	f001 fa7f 	bl	2000787c <__lshift>
2000637e:	9906      	ldr	r1, [sp, #24]
20006380:	4683      	mov	fp, r0
20006382:	f001 f80b 	bl	2000739c <__mcmp>
20006386:	2800      	cmp	r0, #0
20006388:	dd0f      	ble.n	200063aa <_dtoa_r+0xcd2>
2000638a:	9910      	ldr	r1, [sp, #64]	; 0x40
2000638c:	e000      	b.n	20006390 <_dtoa_r+0xcb8>
2000638e:	461d      	mov	r5, r3
20006390:	f815 2c01 	ldrb.w	r2, [r5, #-1]
20006394:	1e6b      	subs	r3, r5, #1
20006396:	2a39      	cmp	r2, #57	; 0x39
20006398:	f040 808c 	bne.w	200064b4 <_dtoa_r+0xddc>
2000639c:	428b      	cmp	r3, r1
2000639e:	d1f6      	bne.n	2000638e <_dtoa_r+0xcb6>
200063a0:	9910      	ldr	r1, [sp, #64]	; 0x40
200063a2:	2331      	movs	r3, #49	; 0x31
200063a4:	3601      	adds	r6, #1
200063a6:	700b      	strb	r3, [r1, #0]
200063a8:	e59a      	b.n	20005ee0 <_dtoa_r+0x808>
200063aa:	d103      	bne.n	200063b4 <_dtoa_r+0xcdc>
200063ac:	980b      	ldr	r0, [sp, #44]	; 0x2c
200063ae:	f010 0f01 	tst.w	r0, #1
200063b2:	d1ea      	bne.n	2000638a <_dtoa_r+0xcb2>
200063b4:	462b      	mov	r3, r5
200063b6:	461d      	mov	r5, r3
200063b8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
200063bc:	2a30      	cmp	r2, #48	; 0x30
200063be:	d0fa      	beq.n	200063b6 <_dtoa_r+0xcde>
200063c0:	e58e      	b.n	20005ee0 <_dtoa_r+0x808>
200063c2:	4659      	mov	r1, fp
200063c4:	9a15      	ldr	r2, [sp, #84]	; 0x54
200063c6:	4620      	mov	r0, r4
200063c8:	f001 fb9e 	bl	20007b08 <__pow5mult>
200063cc:	4683      	mov	fp, r0
200063ce:	e528      	b.n	20005e22 <_dtoa_r+0x74a>
200063d0:	f005 030f 	and.w	r3, r5, #15
200063d4:	f649 02e0 	movw	r2, #39136	; 0x98e0
200063d8:	f2c2 0200 	movt	r2, #8192	; 0x2000
200063dc:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
200063e0:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
200063e4:	e9d3 2300 	ldrd	r2, r3, [r3]
200063e8:	f002 fb88 	bl	20008afc <__aeabi_dmul>
200063ec:	112d      	asrs	r5, r5, #4
200063ee:	bf08      	it	eq
200063f0:	f04f 0802 	moveq.w	r8, #2
200063f4:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
200063f8:	f43f aafd 	beq.w	200059f6 <_dtoa_r+0x31e>
200063fc:	f649 17b8 	movw	r7, #39352	; 0x99b8
20006400:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
20006404:	f04f 0802 	mov.w	r8, #2
20006408:	f2c2 0700 	movt	r7, #8192	; 0x2000
2000640c:	f015 0f01 	tst.w	r5, #1
20006410:	4610      	mov	r0, r2
20006412:	4619      	mov	r1, r3
20006414:	d007      	beq.n	20006426 <_dtoa_r+0xd4e>
20006416:	e9d7 2300 	ldrd	r2, r3, [r7]
2000641a:	f108 0801 	add.w	r8, r8, #1
2000641e:	f002 fb6d 	bl	20008afc <__aeabi_dmul>
20006422:	4602      	mov	r2, r0
20006424:	460b      	mov	r3, r1
20006426:	3708      	adds	r7, #8
20006428:	106d      	asrs	r5, r5, #1
2000642a:	d1ef      	bne.n	2000640c <_dtoa_r+0xd34>
2000642c:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
20006430:	f7ff bae1 	b.w	200059f6 <_dtoa_r+0x31e>
20006434:	9915      	ldr	r1, [sp, #84]	; 0x54
20006436:	9a17      	ldr	r2, [sp, #92]	; 0x5c
20006438:	1a5b      	subs	r3, r3, r1
2000643a:	18c9      	adds	r1, r1, r3
2000643c:	18d2      	adds	r2, r2, r3
2000643e:	9115      	str	r1, [sp, #84]	; 0x54
20006440:	9217      	str	r2, [sp, #92]	; 0x5c
20006442:	e5a0      	b.n	20005f86 <_dtoa_r+0x8ae>
20006444:	4659      	mov	r1, fp
20006446:	4620      	mov	r0, r4
20006448:	f001 fb5e 	bl	20007b08 <__pow5mult>
2000644c:	4683      	mov	fp, r0
2000644e:	e4e8      	b.n	20005e22 <_dtoa_r+0x74a>
20006450:	9919      	ldr	r1, [sp, #100]	; 0x64
20006452:	2900      	cmp	r1, #0
20006454:	d047      	beq.n	200064e6 <_dtoa_r+0xe0e>
20006456:	f503 6386 	add.w	r3, r3, #1072	; 0x430
2000645a:	9f15      	ldr	r7, [sp, #84]	; 0x54
2000645c:	3303      	adds	r3, #3
2000645e:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
20006460:	e597      	b.n	20005f92 <_dtoa_r+0x8ba>
20006462:	3201      	adds	r2, #1
20006464:	b2d2      	uxtb	r2, r2
20006466:	e49d      	b.n	20005da4 <_dtoa_r+0x6cc>
20006468:	f8dd b068 	ldr.w	fp, [sp, #104]	; 0x68
2000646c:	f8dd a070 	ldr.w	sl, [sp, #112]	; 0x70
20006470:	9e1d      	ldr	r6, [sp, #116]	; 0x74
20006472:	9c0c      	ldr	r4, [sp, #48]	; 0x30
20006474:	f7ff bbd3 	b.w	20005c1e <_dtoa_r+0x546>
20006478:	990f      	ldr	r1, [sp, #60]	; 0x3c
2000647a:	2300      	movs	r3, #0
2000647c:	9808      	ldr	r0, [sp, #32]
2000647e:	1a0d      	subs	r5, r1, r0
20006480:	e587      	b.n	20005f92 <_dtoa_r+0x8ba>
20006482:	f1b9 0f00 	cmp.w	r9, #0
20006486:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
20006488:	9e0c      	ldr	r6, [sp, #48]	; 0x30
2000648a:	dd0f      	ble.n	200064ac <_dtoa_r+0xdd4>
2000648c:	4659      	mov	r1, fp
2000648e:	2201      	movs	r2, #1
20006490:	4620      	mov	r0, r4
20006492:	f001 f9f3 	bl	2000787c <__lshift>
20006496:	9906      	ldr	r1, [sp, #24]
20006498:	4683      	mov	fp, r0
2000649a:	f000 ff7f 	bl	2000739c <__mcmp>
2000649e:	2800      	cmp	r0, #0
200064a0:	dd47      	ble.n	20006532 <_dtoa_r+0xe5a>
200064a2:	990b      	ldr	r1, [sp, #44]	; 0x2c
200064a4:	2939      	cmp	r1, #57	; 0x39
200064a6:	d031      	beq.n	2000650c <_dtoa_r+0xe34>
200064a8:	3101      	adds	r1, #1
200064aa:	910b      	str	r1, [sp, #44]	; 0x2c
200064ac:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
200064ae:	f805 2b01 	strb.w	r2, [r5], #1
200064b2:	e515      	b.n	20005ee0 <_dtoa_r+0x808>
200064b4:	3201      	adds	r2, #1
200064b6:	701a      	strb	r2, [r3, #0]
200064b8:	e512      	b.n	20005ee0 <_dtoa_r+0x808>
200064ba:	9a0c      	ldr	r2, [sp, #48]	; 0x30
200064bc:	4620      	mov	r0, r4
200064be:	6851      	ldr	r1, [r2, #4]
200064c0:	f001 f8c2 	bl	20007648 <_Balloc>
200064c4:	9b0c      	ldr	r3, [sp, #48]	; 0x30
200064c6:	f103 010c 	add.w	r1, r3, #12
200064ca:	691a      	ldr	r2, [r3, #16]
200064cc:	3202      	adds	r2, #2
200064ce:	0092      	lsls	r2, r2, #2
200064d0:	4605      	mov	r5, r0
200064d2:	300c      	adds	r0, #12
200064d4:	f000 fdec 	bl	200070b0 <memcpy>
200064d8:	4620      	mov	r0, r4
200064da:	4629      	mov	r1, r5
200064dc:	2201      	movs	r2, #1
200064de:	f001 f9cd 	bl	2000787c <__lshift>
200064e2:	4682      	mov	sl, r0
200064e4:	e601      	b.n	200060ea <_dtoa_r+0xa12>
200064e6:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
200064e8:	9f15      	ldr	r7, [sp, #84]	; 0x54
200064ea:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
200064ec:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
200064f0:	e54f      	b.n	20005f92 <_dtoa_r+0x8ba>
200064f2:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
200064f4:	9e0c      	ldr	r6, [sp, #48]	; 0x30
200064f6:	e73d      	b.n	20006374 <_dtoa_r+0xc9c>
200064f8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
200064fa:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
200064fc:	2b39      	cmp	r3, #57	; 0x39
200064fe:	9e0c      	ldr	r6, [sp, #48]	; 0x30
20006500:	d004      	beq.n	2000650c <_dtoa_r+0xe34>
20006502:	980b      	ldr	r0, [sp, #44]	; 0x2c
20006504:	1c43      	adds	r3, r0, #1
20006506:	f805 3b01 	strb.w	r3, [r5], #1
2000650a:	e4e9      	b.n	20005ee0 <_dtoa_r+0x808>
2000650c:	2339      	movs	r3, #57	; 0x39
2000650e:	f805 3b01 	strb.w	r3, [r5], #1
20006512:	9910      	ldr	r1, [sp, #64]	; 0x40
20006514:	e73c      	b.n	20006390 <_dtoa_r+0xcb8>
20006516:	980b      	ldr	r0, [sp, #44]	; 0x2c
20006518:	4633      	mov	r3, r6
2000651a:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
2000651c:	2839      	cmp	r0, #57	; 0x39
2000651e:	9e0c      	ldr	r6, [sp, #48]	; 0x30
20006520:	d0f4      	beq.n	2000650c <_dtoa_r+0xe34>
20006522:	2b00      	cmp	r3, #0
20006524:	dd01      	ble.n	2000652a <_dtoa_r+0xe52>
20006526:	3001      	adds	r0, #1
20006528:	900b      	str	r0, [sp, #44]	; 0x2c
2000652a:	990b      	ldr	r1, [sp, #44]	; 0x2c
2000652c:	f805 1b01 	strb.w	r1, [r5], #1
20006530:	e4d6      	b.n	20005ee0 <_dtoa_r+0x808>
20006532:	d1bb      	bne.n	200064ac <_dtoa_r+0xdd4>
20006534:	980b      	ldr	r0, [sp, #44]	; 0x2c
20006536:	f010 0f01 	tst.w	r0, #1
2000653a:	d0b7      	beq.n	200064ac <_dtoa_r+0xdd4>
2000653c:	e7b1      	b.n	200064a2 <_dtoa_r+0xdca>
2000653e:	2300      	movs	r3, #0
20006540:	990c      	ldr	r1, [sp, #48]	; 0x30
20006542:	4620      	mov	r0, r4
20006544:	220a      	movs	r2, #10
20006546:	f001 fa9b 	bl	20007a80 <__multadd>
2000654a:	9b11      	ldr	r3, [sp, #68]	; 0x44
2000654c:	9308      	str	r3, [sp, #32]
2000654e:	900c      	str	r0, [sp, #48]	; 0x30
20006550:	e4a0      	b.n	20005e94 <_dtoa_r+0x7bc>
20006552:	9908      	ldr	r1, [sp, #32]
20006554:	290e      	cmp	r1, #14
20006556:	bf8c      	ite	hi
20006558:	2700      	movhi	r7, #0
2000655a:	f007 0701 	andls.w	r7, r7, #1
2000655e:	f7ff b9fa 	b.w	20005956 <_dtoa_r+0x27e>
20006562:	f43f ac81 	beq.w	20005e68 <_dtoa_r+0x790>
20006566:	331c      	adds	r3, #28
20006568:	e479      	b.n	20005e5e <_dtoa_r+0x786>
2000656a:	2701      	movs	r7, #1
2000656c:	f7ff b98a 	b.w	20005884 <_dtoa_r+0x1ac>

20006570 <_fflush_r>:
20006570:	690b      	ldr	r3, [r1, #16]
20006572:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
20006576:	460c      	mov	r4, r1
20006578:	4680      	mov	r8, r0
2000657a:	2b00      	cmp	r3, #0
2000657c:	d071      	beq.n	20006662 <_fflush_r+0xf2>
2000657e:	b110      	cbz	r0, 20006586 <_fflush_r+0x16>
20006580:	6983      	ldr	r3, [r0, #24]
20006582:	2b00      	cmp	r3, #0
20006584:	d078      	beq.n	20006678 <_fflush_r+0x108>
20006586:	f649 0338 	movw	r3, #38968	; 0x9838
2000658a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000658e:	429c      	cmp	r4, r3
20006590:	bf08      	it	eq
20006592:	f8d8 4004 	ldreq.w	r4, [r8, #4]
20006596:	d010      	beq.n	200065ba <_fflush_r+0x4a>
20006598:	f649 0358 	movw	r3, #39000	; 0x9858
2000659c:	f2c2 0300 	movt	r3, #8192	; 0x2000
200065a0:	429c      	cmp	r4, r3
200065a2:	bf08      	it	eq
200065a4:	f8d8 4008 	ldreq.w	r4, [r8, #8]
200065a8:	d007      	beq.n	200065ba <_fflush_r+0x4a>
200065aa:	f649 0378 	movw	r3, #39032	; 0x9878
200065ae:	f2c2 0300 	movt	r3, #8192	; 0x2000
200065b2:	429c      	cmp	r4, r3
200065b4:	bf08      	it	eq
200065b6:	f8d8 400c 	ldreq.w	r4, [r8, #12]
200065ba:	89a3      	ldrh	r3, [r4, #12]
200065bc:	b21a      	sxth	r2, r3
200065be:	f012 0f08 	tst.w	r2, #8
200065c2:	d135      	bne.n	20006630 <_fflush_r+0xc0>
200065c4:	6862      	ldr	r2, [r4, #4]
200065c6:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
200065ca:	81a3      	strh	r3, [r4, #12]
200065cc:	2a00      	cmp	r2, #0
200065ce:	dd5e      	ble.n	2000668e <_fflush_r+0x11e>
200065d0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
200065d2:	2e00      	cmp	r6, #0
200065d4:	d045      	beq.n	20006662 <_fflush_r+0xf2>
200065d6:	b29b      	uxth	r3, r3
200065d8:	f413 5280 	ands.w	r2, r3, #4096	; 0x1000
200065dc:	bf18      	it	ne
200065de:	6d65      	ldrne	r5, [r4, #84]	; 0x54
200065e0:	d059      	beq.n	20006696 <_fflush_r+0x126>
200065e2:	f013 0f04 	tst.w	r3, #4
200065e6:	d14a      	bne.n	2000667e <_fflush_r+0x10e>
200065e8:	2300      	movs	r3, #0
200065ea:	4640      	mov	r0, r8
200065ec:	6a21      	ldr	r1, [r4, #32]
200065ee:	462a      	mov	r2, r5
200065f0:	47b0      	blx	r6
200065f2:	4285      	cmp	r5, r0
200065f4:	d138      	bne.n	20006668 <_fflush_r+0xf8>
200065f6:	89a1      	ldrh	r1, [r4, #12]
200065f8:	f24f 73ff 	movw	r3, #63487	; 0xf7ff
200065fc:	6922      	ldr	r2, [r4, #16]
200065fe:	f2c0 0300 	movt	r3, #0
20006602:	ea01 0303 	and.w	r3, r1, r3
20006606:	2100      	movs	r1, #0
20006608:	6061      	str	r1, [r4, #4]
2000660a:	f413 5f80 	tst.w	r3, #4096	; 0x1000
2000660e:	6b61      	ldr	r1, [r4, #52]	; 0x34
20006610:	81a3      	strh	r3, [r4, #12]
20006612:	6022      	str	r2, [r4, #0]
20006614:	bf18      	it	ne
20006616:	6565      	strne	r5, [r4, #84]	; 0x54
20006618:	b319      	cbz	r1, 20006662 <_fflush_r+0xf2>
2000661a:	f104 0344 	add.w	r3, r4, #68	; 0x44
2000661e:	4299      	cmp	r1, r3
20006620:	d002      	beq.n	20006628 <_fflush_r+0xb8>
20006622:	4640      	mov	r0, r8
20006624:	f000 f998 	bl	20006958 <_free_r>
20006628:	2000      	movs	r0, #0
2000662a:	6360      	str	r0, [r4, #52]	; 0x34
2000662c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
20006630:	6926      	ldr	r6, [r4, #16]
20006632:	b1b6      	cbz	r6, 20006662 <_fflush_r+0xf2>
20006634:	6825      	ldr	r5, [r4, #0]
20006636:	6026      	str	r6, [r4, #0]
20006638:	1bad      	subs	r5, r5, r6
2000663a:	f012 0f03 	tst.w	r2, #3
2000663e:	bf0c      	ite	eq
20006640:	6963      	ldreq	r3, [r4, #20]
20006642:	2300      	movne	r3, #0
20006644:	60a3      	str	r3, [r4, #8]
20006646:	e00a      	b.n	2000665e <_fflush_r+0xee>
20006648:	4632      	mov	r2, r6
2000664a:	462b      	mov	r3, r5
2000664c:	6aa7      	ldr	r7, [r4, #40]	; 0x28
2000664e:	4640      	mov	r0, r8
20006650:	6a21      	ldr	r1, [r4, #32]
20006652:	47b8      	blx	r7
20006654:	2800      	cmp	r0, #0
20006656:	ebc0 0505 	rsb	r5, r0, r5
2000665a:	4406      	add	r6, r0
2000665c:	dd04      	ble.n	20006668 <_fflush_r+0xf8>
2000665e:	2d00      	cmp	r5, #0
20006660:	dcf2      	bgt.n	20006648 <_fflush_r+0xd8>
20006662:	2000      	movs	r0, #0
20006664:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
20006668:	89a3      	ldrh	r3, [r4, #12]
2000666a:	f04f 30ff 	mov.w	r0, #4294967295
2000666e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
20006672:	81a3      	strh	r3, [r4, #12]
20006674:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
20006678:	f000 f8ea 	bl	20006850 <__sinit>
2000667c:	e783      	b.n	20006586 <_fflush_r+0x16>
2000667e:	6862      	ldr	r2, [r4, #4]
20006680:	6b63      	ldr	r3, [r4, #52]	; 0x34
20006682:	1aad      	subs	r5, r5, r2
20006684:	2b00      	cmp	r3, #0
20006686:	d0af      	beq.n	200065e8 <_fflush_r+0x78>
20006688:	6c23      	ldr	r3, [r4, #64]	; 0x40
2000668a:	1aed      	subs	r5, r5, r3
2000668c:	e7ac      	b.n	200065e8 <_fflush_r+0x78>
2000668e:	6c22      	ldr	r2, [r4, #64]	; 0x40
20006690:	2a00      	cmp	r2, #0
20006692:	dc9d      	bgt.n	200065d0 <_fflush_r+0x60>
20006694:	e7e5      	b.n	20006662 <_fflush_r+0xf2>
20006696:	2301      	movs	r3, #1
20006698:	4640      	mov	r0, r8
2000669a:	6a21      	ldr	r1, [r4, #32]
2000669c:	47b0      	blx	r6
2000669e:	f1b0 3fff 	cmp.w	r0, #4294967295
200066a2:	4605      	mov	r5, r0
200066a4:	d002      	beq.n	200066ac <_fflush_r+0x13c>
200066a6:	89a3      	ldrh	r3, [r4, #12]
200066a8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
200066aa:	e79a      	b.n	200065e2 <_fflush_r+0x72>
200066ac:	f8d8 3000 	ldr.w	r3, [r8]
200066b0:	2b1d      	cmp	r3, #29
200066b2:	d0d6      	beq.n	20006662 <_fflush_r+0xf2>
200066b4:	89a3      	ldrh	r3, [r4, #12]
200066b6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
200066ba:	81a3      	strh	r3, [r4, #12]
200066bc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

200066c0 <fflush>:
200066c0:	4601      	mov	r1, r0
200066c2:	b128      	cbz	r0, 200066d0 <fflush+0x10>
200066c4:	f649 234c 	movw	r3, #39500	; 0x9a4c
200066c8:	f2c2 0300 	movt	r3, #8192	; 0x2000
200066cc:	6818      	ldr	r0, [r3, #0]
200066ce:	e74f      	b.n	20006570 <_fflush_r>
200066d0:	f249 73bc 	movw	r3, #38844	; 0x97bc
200066d4:	f246 5171 	movw	r1, #25969	; 0x6571
200066d8:	f2c2 0300 	movt	r3, #8192	; 0x2000
200066dc:	f2c2 0100 	movt	r1, #8192	; 0x2000
200066e0:	6818      	ldr	r0, [r3, #0]
200066e2:	f000 bbb3 	b.w	20006e4c <_fwalk_reent>
200066e6:	bf00      	nop

200066e8 <__sfp_lock_acquire>:
200066e8:	4770      	bx	lr
200066ea:	bf00      	nop

200066ec <__sfp_lock_release>:
200066ec:	4770      	bx	lr
200066ee:	bf00      	nop

200066f0 <__sinit_lock_acquire>:
200066f0:	4770      	bx	lr
200066f2:	bf00      	nop

200066f4 <__sinit_lock_release>:
200066f4:	4770      	bx	lr
200066f6:	bf00      	nop

200066f8 <__fp_lock>:
200066f8:	2000      	movs	r0, #0
200066fa:	4770      	bx	lr

200066fc <__fp_unlock>:
200066fc:	2000      	movs	r0, #0
200066fe:	4770      	bx	lr

20006700 <__fp_unlock_all>:
20006700:	f649 234c 	movw	r3, #39500	; 0x9a4c
20006704:	f246 61fd 	movw	r1, #26365	; 0x66fd
20006708:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000670c:	f2c2 0100 	movt	r1, #8192	; 0x2000
20006710:	6818      	ldr	r0, [r3, #0]
20006712:	f000 bbc5 	b.w	20006ea0 <_fwalk>
20006716:	bf00      	nop

20006718 <__fp_lock_all>:
20006718:	f649 234c 	movw	r3, #39500	; 0x9a4c
2000671c:	f246 61f9 	movw	r1, #26361	; 0x66f9
20006720:	f2c2 0300 	movt	r3, #8192	; 0x2000
20006724:	f2c2 0100 	movt	r1, #8192	; 0x2000
20006728:	6818      	ldr	r0, [r3, #0]
2000672a:	f000 bbb9 	b.w	20006ea0 <_fwalk>
2000672e:	bf00      	nop

20006730 <_cleanup_r>:
20006730:	f248 4151 	movw	r1, #33873	; 0x8451
20006734:	f2c2 0100 	movt	r1, #8192	; 0x2000
20006738:	f000 bbb2 	b.w	20006ea0 <_fwalk>

2000673c <_cleanup>:
2000673c:	f249 73bc 	movw	r3, #38844	; 0x97bc
20006740:	f2c2 0300 	movt	r3, #8192	; 0x2000
20006744:	6818      	ldr	r0, [r3, #0]
20006746:	e7f3      	b.n	20006730 <_cleanup_r>

20006748 <std>:
20006748:	b510      	push	{r4, lr}
2000674a:	4604      	mov	r4, r0
2000674c:	2300      	movs	r3, #0
2000674e:	305c      	adds	r0, #92	; 0x5c
20006750:	81a1      	strh	r1, [r4, #12]
20006752:	4619      	mov	r1, r3
20006754:	81e2      	strh	r2, [r4, #14]
20006756:	2208      	movs	r2, #8
20006758:	6023      	str	r3, [r4, #0]
2000675a:	6063      	str	r3, [r4, #4]
2000675c:	60a3      	str	r3, [r4, #8]
2000675e:	6663      	str	r3, [r4, #100]	; 0x64
20006760:	6123      	str	r3, [r4, #16]
20006762:	6163      	str	r3, [r4, #20]
20006764:	61a3      	str	r3, [r4, #24]
20006766:	f7fd f94b 	bl	20003a00 <memset>
2000676a:	f248 00b1 	movw	r0, #32945	; 0x80b1
2000676e:	f248 0175 	movw	r1, #32885	; 0x8075
20006772:	f248 024d 	movw	r2, #32845	; 0x804d
20006776:	f248 0345 	movw	r3, #32837	; 0x8045
2000677a:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000677e:	f2c2 0100 	movt	r1, #8192	; 0x2000
20006782:	f2c2 0200 	movt	r2, #8192	; 0x2000
20006786:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000678a:	6260      	str	r0, [r4, #36]	; 0x24
2000678c:	62a1      	str	r1, [r4, #40]	; 0x28
2000678e:	62e2      	str	r2, [r4, #44]	; 0x2c
20006790:	6323      	str	r3, [r4, #48]	; 0x30
20006792:	6224      	str	r4, [r4, #32]
20006794:	bd10      	pop	{r4, pc}
20006796:	bf00      	nop

20006798 <__sfmoreglue>:
20006798:	b570      	push	{r4, r5, r6, lr}
2000679a:	2568      	movs	r5, #104	; 0x68
2000679c:	460e      	mov	r6, r1
2000679e:	fb05 f501 	mul.w	r5, r5, r1
200067a2:	f105 010c 	add.w	r1, r5, #12
200067a6:	f7fc fe59 	bl	2000345c <_malloc_r>
200067aa:	4604      	mov	r4, r0
200067ac:	b148      	cbz	r0, 200067c2 <__sfmoreglue+0x2a>
200067ae:	f100 030c 	add.w	r3, r0, #12
200067b2:	2100      	movs	r1, #0
200067b4:	6046      	str	r6, [r0, #4]
200067b6:	462a      	mov	r2, r5
200067b8:	4618      	mov	r0, r3
200067ba:	6021      	str	r1, [r4, #0]
200067bc:	60a3      	str	r3, [r4, #8]
200067be:	f7fd f91f 	bl	20003a00 <memset>
200067c2:	4620      	mov	r0, r4
200067c4:	bd70      	pop	{r4, r5, r6, pc}
200067c6:	bf00      	nop

200067c8 <__sfp>:
200067c8:	f249 73bc 	movw	r3, #38844	; 0x97bc
200067cc:	f2c2 0300 	movt	r3, #8192	; 0x2000
200067d0:	b570      	push	{r4, r5, r6, lr}
200067d2:	681d      	ldr	r5, [r3, #0]
200067d4:	4606      	mov	r6, r0
200067d6:	69ab      	ldr	r3, [r5, #24]
200067d8:	2b00      	cmp	r3, #0
200067da:	d02a      	beq.n	20006832 <__sfp+0x6a>
200067dc:	35d8      	adds	r5, #216	; 0xd8
200067de:	686b      	ldr	r3, [r5, #4]
200067e0:	68ac      	ldr	r4, [r5, #8]
200067e2:	3b01      	subs	r3, #1
200067e4:	d503      	bpl.n	200067ee <__sfp+0x26>
200067e6:	e020      	b.n	2000682a <__sfp+0x62>
200067e8:	3468      	adds	r4, #104	; 0x68
200067ea:	3b01      	subs	r3, #1
200067ec:	d41d      	bmi.n	2000682a <__sfp+0x62>
200067ee:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
200067f2:	2a00      	cmp	r2, #0
200067f4:	d1f8      	bne.n	200067e8 <__sfp+0x20>
200067f6:	2500      	movs	r5, #0
200067f8:	f04f 33ff 	mov.w	r3, #4294967295
200067fc:	6665      	str	r5, [r4, #100]	; 0x64
200067fe:	f104 005c 	add.w	r0, r4, #92	; 0x5c
20006802:	81e3      	strh	r3, [r4, #14]
20006804:	4629      	mov	r1, r5
20006806:	f04f 0301 	mov.w	r3, #1
2000680a:	6025      	str	r5, [r4, #0]
2000680c:	81a3      	strh	r3, [r4, #12]
2000680e:	2208      	movs	r2, #8
20006810:	60a5      	str	r5, [r4, #8]
20006812:	6065      	str	r5, [r4, #4]
20006814:	6125      	str	r5, [r4, #16]
20006816:	6165      	str	r5, [r4, #20]
20006818:	61a5      	str	r5, [r4, #24]
2000681a:	f7fd f8f1 	bl	20003a00 <memset>
2000681e:	64e5      	str	r5, [r4, #76]	; 0x4c
20006820:	6365      	str	r5, [r4, #52]	; 0x34
20006822:	63a5      	str	r5, [r4, #56]	; 0x38
20006824:	64a5      	str	r5, [r4, #72]	; 0x48
20006826:	4620      	mov	r0, r4
20006828:	bd70      	pop	{r4, r5, r6, pc}
2000682a:	6828      	ldr	r0, [r5, #0]
2000682c:	b128      	cbz	r0, 2000683a <__sfp+0x72>
2000682e:	4605      	mov	r5, r0
20006830:	e7d5      	b.n	200067de <__sfp+0x16>
20006832:	4628      	mov	r0, r5
20006834:	f000 f80c 	bl	20006850 <__sinit>
20006838:	e7d0      	b.n	200067dc <__sfp+0x14>
2000683a:	4630      	mov	r0, r6
2000683c:	2104      	movs	r1, #4
2000683e:	f7ff ffab 	bl	20006798 <__sfmoreglue>
20006842:	6028      	str	r0, [r5, #0]
20006844:	2800      	cmp	r0, #0
20006846:	d1f2      	bne.n	2000682e <__sfp+0x66>
20006848:	230c      	movs	r3, #12
2000684a:	4604      	mov	r4, r0
2000684c:	6033      	str	r3, [r6, #0]
2000684e:	e7ea      	b.n	20006826 <__sfp+0x5e>

20006850 <__sinit>:
20006850:	b570      	push	{r4, r5, r6, lr}
20006852:	6986      	ldr	r6, [r0, #24]
20006854:	4604      	mov	r4, r0
20006856:	b106      	cbz	r6, 2000685a <__sinit+0xa>
20006858:	bd70      	pop	{r4, r5, r6, pc}
2000685a:	f246 7331 	movw	r3, #26417	; 0x6731
2000685e:	2501      	movs	r5, #1
20006860:	f2c2 0300 	movt	r3, #8192	; 0x2000
20006864:	f8c0 60d8 	str.w	r6, [r0, #216]	; 0xd8
20006868:	6283      	str	r3, [r0, #40]	; 0x28
2000686a:	f8c0 60dc 	str.w	r6, [r0, #220]	; 0xdc
2000686e:	f8c0 60e0 	str.w	r6, [r0, #224]	; 0xe0
20006872:	6185      	str	r5, [r0, #24]
20006874:	f7ff ffa8 	bl	200067c8 <__sfp>
20006878:	6060      	str	r0, [r4, #4]
2000687a:	4620      	mov	r0, r4
2000687c:	f7ff ffa4 	bl	200067c8 <__sfp>
20006880:	60a0      	str	r0, [r4, #8]
20006882:	4620      	mov	r0, r4
20006884:	f7ff ffa0 	bl	200067c8 <__sfp>
20006888:	4632      	mov	r2, r6
2000688a:	2104      	movs	r1, #4
2000688c:	4623      	mov	r3, r4
2000688e:	60e0      	str	r0, [r4, #12]
20006890:	6860      	ldr	r0, [r4, #4]
20006892:	f7ff ff59 	bl	20006748 <std>
20006896:	462a      	mov	r2, r5
20006898:	68a0      	ldr	r0, [r4, #8]
2000689a:	2109      	movs	r1, #9
2000689c:	4623      	mov	r3, r4
2000689e:	f7ff ff53 	bl	20006748 <std>
200068a2:	4623      	mov	r3, r4
200068a4:	68e0      	ldr	r0, [r4, #12]
200068a6:	2112      	movs	r1, #18
200068a8:	2202      	movs	r2, #2
200068aa:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
200068ae:	e74b      	b.n	20006748 <std>

200068b0 <_malloc_trim_r>:
200068b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
200068b2:	f649 3440 	movw	r4, #39744	; 0x9b40
200068b6:	f2c2 0400 	movt	r4, #8192	; 0x2000
200068ba:	460f      	mov	r7, r1
200068bc:	4605      	mov	r5, r0
200068be:	f7fd f909 	bl	20003ad4 <__malloc_lock>
200068c2:	68a3      	ldr	r3, [r4, #8]
200068c4:	685e      	ldr	r6, [r3, #4]
200068c6:	f026 0603 	bic.w	r6, r6, #3
200068ca:	f506 637e 	add.w	r3, r6, #4064	; 0xfe0
200068ce:	330f      	adds	r3, #15
200068d0:	1bdf      	subs	r7, r3, r7
200068d2:	0b3f      	lsrs	r7, r7, #12
200068d4:	3f01      	subs	r7, #1
200068d6:	033f      	lsls	r7, r7, #12
200068d8:	f5b7 5f80 	cmp.w	r7, #4096	; 0x1000
200068dc:	db07      	blt.n	200068ee <_malloc_trim_r+0x3e>
200068de:	2100      	movs	r1, #0
200068e0:	4628      	mov	r0, r5
200068e2:	f7fd f92d 	bl	20003b40 <_sbrk_r>
200068e6:	68a3      	ldr	r3, [r4, #8]
200068e8:	18f3      	adds	r3, r6, r3
200068ea:	4283      	cmp	r3, r0
200068ec:	d004      	beq.n	200068f8 <_malloc_trim_r+0x48>
200068ee:	4628      	mov	r0, r5
200068f0:	f7fd f8f2 	bl	20003ad8 <__malloc_unlock>
200068f4:	2000      	movs	r0, #0
200068f6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
200068f8:	4279      	negs	r1, r7
200068fa:	4628      	mov	r0, r5
200068fc:	f7fd f920 	bl	20003b40 <_sbrk_r>
20006900:	f1b0 3fff 	cmp.w	r0, #4294967295
20006904:	d010      	beq.n	20006928 <_malloc_trim_r+0x78>
20006906:	68a2      	ldr	r2, [r4, #8]
20006908:	f649 7360 	movw	r3, #40800	; 0x9f60
2000690c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20006910:	1bf6      	subs	r6, r6, r7
20006912:	f046 0601 	orr.w	r6, r6, #1
20006916:	4628      	mov	r0, r5
20006918:	6056      	str	r6, [r2, #4]
2000691a:	681a      	ldr	r2, [r3, #0]
2000691c:	1bd7      	subs	r7, r2, r7
2000691e:	601f      	str	r7, [r3, #0]
20006920:	f7fd f8da 	bl	20003ad8 <__malloc_unlock>
20006924:	2001      	movs	r0, #1
20006926:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
20006928:	2100      	movs	r1, #0
2000692a:	4628      	mov	r0, r5
2000692c:	f7fd f908 	bl	20003b40 <_sbrk_r>
20006930:	68a3      	ldr	r3, [r4, #8]
20006932:	1ac2      	subs	r2, r0, r3
20006934:	2a0f      	cmp	r2, #15
20006936:	ddda      	ble.n	200068ee <_malloc_trim_r+0x3e>
20006938:	f649 7448 	movw	r4, #40776	; 0x9f48
2000693c:	f649 7160 	movw	r1, #40800	; 0x9f60
20006940:	f2c2 0400 	movt	r4, #8192	; 0x2000
20006944:	f2c2 0100 	movt	r1, #8192	; 0x2000
20006948:	f042 0201 	orr.w	r2, r2, #1
2000694c:	6824      	ldr	r4, [r4, #0]
2000694e:	1b00      	subs	r0, r0, r4
20006950:	6008      	str	r0, [r1, #0]
20006952:	605a      	str	r2, [r3, #4]
20006954:	e7cb      	b.n	200068ee <_malloc_trim_r+0x3e>
20006956:	bf00      	nop

20006958 <_free_r>:
20006958:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
2000695c:	4605      	mov	r5, r0
2000695e:	460c      	mov	r4, r1
20006960:	2900      	cmp	r1, #0
20006962:	f000 8088 	beq.w	20006a76 <_free_r+0x11e>
20006966:	f7fd f8b5 	bl	20003ad4 <__malloc_lock>
2000696a:	f1a4 0208 	sub.w	r2, r4, #8
2000696e:	f649 3040 	movw	r0, #39744	; 0x9b40
20006972:	6856      	ldr	r6, [r2, #4]
20006974:	f2c2 0000 	movt	r0, #8192	; 0x2000
20006978:	f026 0301 	bic.w	r3, r6, #1
2000697c:	f8d0 c008 	ldr.w	ip, [r0, #8]
20006980:	18d1      	adds	r1, r2, r3
20006982:	458c      	cmp	ip, r1
20006984:	684f      	ldr	r7, [r1, #4]
20006986:	f027 0703 	bic.w	r7, r7, #3
2000698a:	f000 8095 	beq.w	20006ab8 <_free_r+0x160>
2000698e:	f016 0601 	ands.w	r6, r6, #1
20006992:	604f      	str	r7, [r1, #4]
20006994:	d05f      	beq.n	20006a56 <_free_r+0xfe>
20006996:	2600      	movs	r6, #0
20006998:	19cc      	adds	r4, r1, r7
2000699a:	6864      	ldr	r4, [r4, #4]
2000699c:	f014 0f01 	tst.w	r4, #1
200069a0:	d106      	bne.n	200069b0 <_free_r+0x58>
200069a2:	19db      	adds	r3, r3, r7
200069a4:	2e00      	cmp	r6, #0
200069a6:	d07a      	beq.n	20006a9e <_free_r+0x146>
200069a8:	688c      	ldr	r4, [r1, #8]
200069aa:	68c9      	ldr	r1, [r1, #12]
200069ac:	608c      	str	r4, [r1, #8]
200069ae:	60e1      	str	r1, [r4, #12]
200069b0:	f043 0101 	orr.w	r1, r3, #1
200069b4:	50d3      	str	r3, [r2, r3]
200069b6:	6051      	str	r1, [r2, #4]
200069b8:	2e00      	cmp	r6, #0
200069ba:	d147      	bne.n	20006a4c <_free_r+0xf4>
200069bc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
200069c0:	d35b      	bcc.n	20006a7a <_free_r+0x122>
200069c2:	0a59      	lsrs	r1, r3, #9
200069c4:	2904      	cmp	r1, #4
200069c6:	bf9e      	ittt	ls
200069c8:	ea4f 1c93 	movls.w	ip, r3, lsr #6
200069cc:	f10c 0c38 	addls.w	ip, ip, #56	; 0x38
200069d0:	ea4f 04cc 	movls.w	r4, ip, lsl #3
200069d4:	d928      	bls.n	20006a28 <_free_r+0xd0>
200069d6:	2914      	cmp	r1, #20
200069d8:	bf9c      	itt	ls
200069da:	f101 0c5b 	addls.w	ip, r1, #91	; 0x5b
200069de:	ea4f 04cc 	movls.w	r4, ip, lsl #3
200069e2:	d921      	bls.n	20006a28 <_free_r+0xd0>
200069e4:	2954      	cmp	r1, #84	; 0x54
200069e6:	bf9e      	ittt	ls
200069e8:	ea4f 3c13 	movls.w	ip, r3, lsr #12
200069ec:	f10c 0c6e 	addls.w	ip, ip, #110	; 0x6e
200069f0:	ea4f 04cc 	movls.w	r4, ip, lsl #3
200069f4:	d918      	bls.n	20006a28 <_free_r+0xd0>
200069f6:	f5b1 7faa 	cmp.w	r1, #340	; 0x154
200069fa:	bf9e      	ittt	ls
200069fc:	ea4f 3cd3 	movls.w	ip, r3, lsr #15
20006a00:	f10c 0c77 	addls.w	ip, ip, #119	; 0x77
20006a04:	ea4f 04cc 	movls.w	r4, ip, lsl #3
20006a08:	d90e      	bls.n	20006a28 <_free_r+0xd0>
20006a0a:	f240 5c54 	movw	ip, #1364	; 0x554
20006a0e:	4561      	cmp	r1, ip
20006a10:	bf95      	itete	ls
20006a12:	ea4f 4c93 	movls.w	ip, r3, lsr #18
20006a16:	f44f 747c 	movhi.w	r4, #1008	; 0x3f0
20006a1a:	f10c 0c7c 	addls.w	ip, ip, #124	; 0x7c
20006a1e:	f04f 0c7e 	movhi.w	ip, #126	; 0x7e
20006a22:	bf98      	it	ls
20006a24:	ea4f 04cc 	movls.w	r4, ip, lsl #3
20006a28:	1904      	adds	r4, r0, r4
20006a2a:	68a1      	ldr	r1, [r4, #8]
20006a2c:	42a1      	cmp	r1, r4
20006a2e:	d103      	bne.n	20006a38 <_free_r+0xe0>
20006a30:	e064      	b.n	20006afc <_free_r+0x1a4>
20006a32:	6889      	ldr	r1, [r1, #8]
20006a34:	428c      	cmp	r4, r1
20006a36:	d004      	beq.n	20006a42 <_free_r+0xea>
20006a38:	6848      	ldr	r0, [r1, #4]
20006a3a:	f020 0003 	bic.w	r0, r0, #3
20006a3e:	4283      	cmp	r3, r0
20006a40:	d3f7      	bcc.n	20006a32 <_free_r+0xda>
20006a42:	68cb      	ldr	r3, [r1, #12]
20006a44:	60d3      	str	r3, [r2, #12]
20006a46:	6091      	str	r1, [r2, #8]
20006a48:	60ca      	str	r2, [r1, #12]
20006a4a:	609a      	str	r2, [r3, #8]
20006a4c:	4628      	mov	r0, r5
20006a4e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
20006a52:	f7fd b841 	b.w	20003ad8 <__malloc_unlock>
20006a56:	f854 4c08 	ldr.w	r4, [r4, #-8]
20006a5a:	f100 0c08 	add.w	ip, r0, #8
20006a5e:	1b12      	subs	r2, r2, r4
20006a60:	191b      	adds	r3, r3, r4
20006a62:	6894      	ldr	r4, [r2, #8]
20006a64:	4564      	cmp	r4, ip
20006a66:	d047      	beq.n	20006af8 <_free_r+0x1a0>
20006a68:	f8d2 c00c 	ldr.w	ip, [r2, #12]
20006a6c:	f8cc 4008 	str.w	r4, [ip, #8]
20006a70:	f8c4 c00c 	str.w	ip, [r4, #12]
20006a74:	e790      	b.n	20006998 <_free_r+0x40>
20006a76:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
20006a7a:	08db      	lsrs	r3, r3, #3
20006a7c:	f04f 0c01 	mov.w	ip, #1
20006a80:	6846      	ldr	r6, [r0, #4]
20006a82:	eb00 01c3 	add.w	r1, r0, r3, lsl #3
20006a86:	109b      	asrs	r3, r3, #2
20006a88:	fa0c f303 	lsl.w	r3, ip, r3
20006a8c:	60d1      	str	r1, [r2, #12]
20006a8e:	688c      	ldr	r4, [r1, #8]
20006a90:	ea46 0303 	orr.w	r3, r6, r3
20006a94:	6043      	str	r3, [r0, #4]
20006a96:	6094      	str	r4, [r2, #8]
20006a98:	60e2      	str	r2, [r4, #12]
20006a9a:	608a      	str	r2, [r1, #8]
20006a9c:	e7d6      	b.n	20006a4c <_free_r+0xf4>
20006a9e:	688c      	ldr	r4, [r1, #8]
20006aa0:	4f1c      	ldr	r7, [pc, #112]	; (20006b14 <_free_r+0x1bc>)
20006aa2:	42bc      	cmp	r4, r7
20006aa4:	d181      	bne.n	200069aa <_free_r+0x52>
20006aa6:	50d3      	str	r3, [r2, r3]
20006aa8:	f043 0301 	orr.w	r3, r3, #1
20006aac:	60e2      	str	r2, [r4, #12]
20006aae:	60a2      	str	r2, [r4, #8]
20006ab0:	6053      	str	r3, [r2, #4]
20006ab2:	6094      	str	r4, [r2, #8]
20006ab4:	60d4      	str	r4, [r2, #12]
20006ab6:	e7c9      	b.n	20006a4c <_free_r+0xf4>
20006ab8:	18fb      	adds	r3, r7, r3
20006aba:	f016 0f01 	tst.w	r6, #1
20006abe:	d107      	bne.n	20006ad0 <_free_r+0x178>
20006ac0:	f854 1c08 	ldr.w	r1, [r4, #-8]
20006ac4:	1a52      	subs	r2, r2, r1
20006ac6:	185b      	adds	r3, r3, r1
20006ac8:	68d4      	ldr	r4, [r2, #12]
20006aca:	6891      	ldr	r1, [r2, #8]
20006acc:	60a1      	str	r1, [r4, #8]
20006ace:	60cc      	str	r4, [r1, #12]
20006ad0:	f649 714c 	movw	r1, #40780	; 0x9f4c
20006ad4:	6082      	str	r2, [r0, #8]
20006ad6:	f2c2 0100 	movt	r1, #8192	; 0x2000
20006ada:	f043 0001 	orr.w	r0, r3, #1
20006ade:	6050      	str	r0, [r2, #4]
20006ae0:	680a      	ldr	r2, [r1, #0]
20006ae2:	4293      	cmp	r3, r2
20006ae4:	d3b2      	bcc.n	20006a4c <_free_r+0xf4>
20006ae6:	f649 735c 	movw	r3, #40796	; 0x9f5c
20006aea:	4628      	mov	r0, r5
20006aec:	f2c2 0300 	movt	r3, #8192	; 0x2000
20006af0:	6819      	ldr	r1, [r3, #0]
20006af2:	f7ff fedd 	bl	200068b0 <_malloc_trim_r>
20006af6:	e7a9      	b.n	20006a4c <_free_r+0xf4>
20006af8:	2601      	movs	r6, #1
20006afa:	e74d      	b.n	20006998 <_free_r+0x40>
20006afc:	2601      	movs	r6, #1
20006afe:	6844      	ldr	r4, [r0, #4]
20006b00:	ea4f 0cac 	mov.w	ip, ip, asr #2
20006b04:	460b      	mov	r3, r1
20006b06:	fa06 fc0c 	lsl.w	ip, r6, ip
20006b0a:	ea44 040c 	orr.w	r4, r4, ip
20006b0e:	6044      	str	r4, [r0, #4]
20006b10:	e798      	b.n	20006a44 <_free_r+0xec>
20006b12:	bf00      	nop
20006b14:	20009b48 	.word	0x20009b48

20006b18 <__sfvwrite_r>:
20006b18:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
20006b1c:	6893      	ldr	r3, [r2, #8]
20006b1e:	b085      	sub	sp, #20
20006b20:	4690      	mov	r8, r2
20006b22:	460c      	mov	r4, r1
20006b24:	9003      	str	r0, [sp, #12]
20006b26:	2b00      	cmp	r3, #0
20006b28:	d064      	beq.n	20006bf4 <__sfvwrite_r+0xdc>
20006b2a:	8988      	ldrh	r0, [r1, #12]
20006b2c:	fa1f fa80 	uxth.w	sl, r0
20006b30:	f01a 0f08 	tst.w	sl, #8
20006b34:	f000 80a0 	beq.w	20006c78 <__sfvwrite_r+0x160>
20006b38:	690b      	ldr	r3, [r1, #16]
20006b3a:	2b00      	cmp	r3, #0
20006b3c:	f000 809c 	beq.w	20006c78 <__sfvwrite_r+0x160>
20006b40:	f01a 0b02 	ands.w	fp, sl, #2
20006b44:	f8d8 5000 	ldr.w	r5, [r8]
20006b48:	bf1c      	itt	ne
20006b4a:	f04f 0a00 	movne.w	sl, #0
20006b4e:	4657      	movne	r7, sl
20006b50:	d136      	bne.n	20006bc0 <__sfvwrite_r+0xa8>
20006b52:	f01a 0a01 	ands.w	sl, sl, #1
20006b56:	bf1d      	ittte	ne
20006b58:	46dc      	movne	ip, fp
20006b5a:	46d9      	movne	r9, fp
20006b5c:	465f      	movne	r7, fp
20006b5e:	4656      	moveq	r6, sl
20006b60:	d152      	bne.n	20006c08 <__sfvwrite_r+0xf0>
20006b62:	b326      	cbz	r6, 20006bae <__sfvwrite_r+0x96>
20006b64:	b280      	uxth	r0, r0
20006b66:	68a7      	ldr	r7, [r4, #8]
20006b68:	f410 7f00 	tst.w	r0, #512	; 0x200
20006b6c:	f000 808f 	beq.w	20006c8e <__sfvwrite_r+0x176>
20006b70:	42be      	cmp	r6, r7
20006b72:	46bb      	mov	fp, r7
20006b74:	f080 80a7 	bcs.w	20006cc6 <__sfvwrite_r+0x1ae>
20006b78:	6820      	ldr	r0, [r4, #0]
20006b7a:	4637      	mov	r7, r6
20006b7c:	46b3      	mov	fp, r6
20006b7e:	465a      	mov	r2, fp
20006b80:	4651      	mov	r1, sl
20006b82:	f000 fb5d 	bl	20007240 <memmove>
20006b86:	68a2      	ldr	r2, [r4, #8]
20006b88:	6823      	ldr	r3, [r4, #0]
20006b8a:	46b1      	mov	r9, r6
20006b8c:	1bd7      	subs	r7, r2, r7
20006b8e:	60a7      	str	r7, [r4, #8]
20006b90:	4637      	mov	r7, r6
20006b92:	445b      	add	r3, fp
20006b94:	6023      	str	r3, [r4, #0]
20006b96:	f8d8 3008 	ldr.w	r3, [r8, #8]
20006b9a:	ebc9 0606 	rsb	r6, r9, r6
20006b9e:	44ca      	add	sl, r9
20006ba0:	1bdf      	subs	r7, r3, r7
20006ba2:	f8c8 7008 	str.w	r7, [r8, #8]
20006ba6:	b32f      	cbz	r7, 20006bf4 <__sfvwrite_r+0xdc>
20006ba8:	89a0      	ldrh	r0, [r4, #12]
20006baa:	2e00      	cmp	r6, #0
20006bac:	d1da      	bne.n	20006b64 <__sfvwrite_r+0x4c>
20006bae:	f8d5 a000 	ldr.w	sl, [r5]
20006bb2:	686e      	ldr	r6, [r5, #4]
20006bb4:	3508      	adds	r5, #8
20006bb6:	e7d4      	b.n	20006b62 <__sfvwrite_r+0x4a>
20006bb8:	f8d5 a000 	ldr.w	sl, [r5]
20006bbc:	686f      	ldr	r7, [r5, #4]
20006bbe:	3508      	adds	r5, #8
20006bc0:	f5b7 6f80 	cmp.w	r7, #1024	; 0x400
20006bc4:	bf34      	ite	cc
20006bc6:	463b      	movcc	r3, r7
20006bc8:	f44f 6380 	movcs.w	r3, #1024	; 0x400
20006bcc:	4652      	mov	r2, sl
20006bce:	9803      	ldr	r0, [sp, #12]
20006bd0:	2f00      	cmp	r7, #0
20006bd2:	d0f1      	beq.n	20006bb8 <__sfvwrite_r+0xa0>
20006bd4:	6aa6      	ldr	r6, [r4, #40]	; 0x28
20006bd6:	6a21      	ldr	r1, [r4, #32]
20006bd8:	47b0      	blx	r6
20006bda:	2800      	cmp	r0, #0
20006bdc:	4482      	add	sl, r0
20006bde:	ebc0 0707 	rsb	r7, r0, r7
20006be2:	f340 80ec 	ble.w	20006dbe <__sfvwrite_r+0x2a6>
20006be6:	f8d8 3008 	ldr.w	r3, [r8, #8]
20006bea:	1a18      	subs	r0, r3, r0
20006bec:	f8c8 0008 	str.w	r0, [r8, #8]
20006bf0:	2800      	cmp	r0, #0
20006bf2:	d1e5      	bne.n	20006bc0 <__sfvwrite_r+0xa8>
20006bf4:	2000      	movs	r0, #0
20006bf6:	b005      	add	sp, #20
20006bf8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
20006bfc:	f8d5 9000 	ldr.w	r9, [r5]
20006c00:	f04f 0c00 	mov.w	ip, #0
20006c04:	686f      	ldr	r7, [r5, #4]
20006c06:	3508      	adds	r5, #8
20006c08:	2f00      	cmp	r7, #0
20006c0a:	d0f7      	beq.n	20006bfc <__sfvwrite_r+0xe4>
20006c0c:	f1bc 0f00 	cmp.w	ip, #0
20006c10:	f000 80b5 	beq.w	20006d7e <__sfvwrite_r+0x266>
20006c14:	6963      	ldr	r3, [r4, #20]
20006c16:	45bb      	cmp	fp, r7
20006c18:	bf34      	ite	cc
20006c1a:	46da      	movcc	sl, fp
20006c1c:	46ba      	movcs	sl, r7
20006c1e:	68a6      	ldr	r6, [r4, #8]
20006c20:	6820      	ldr	r0, [r4, #0]
20006c22:	6922      	ldr	r2, [r4, #16]
20006c24:	199e      	adds	r6, r3, r6
20006c26:	4290      	cmp	r0, r2
20006c28:	bf94      	ite	ls
20006c2a:	2200      	movls	r2, #0
20006c2c:	2201      	movhi	r2, #1
20006c2e:	45b2      	cmp	sl, r6
20006c30:	bfd4      	ite	le
20006c32:	2200      	movle	r2, #0
20006c34:	f002 0201 	andgt.w	r2, r2, #1
20006c38:	2a00      	cmp	r2, #0
20006c3a:	f040 80ae 	bne.w	20006d9a <__sfvwrite_r+0x282>
20006c3e:	459a      	cmp	sl, r3
20006c40:	f2c0 8082 	blt.w	20006d48 <__sfvwrite_r+0x230>
20006c44:	6aa6      	ldr	r6, [r4, #40]	; 0x28
20006c46:	464a      	mov	r2, r9
20006c48:	f8cd c004 	str.w	ip, [sp, #4]
20006c4c:	9803      	ldr	r0, [sp, #12]
20006c4e:	6a21      	ldr	r1, [r4, #32]
20006c50:	47b0      	blx	r6
20006c52:	f8dd c004 	ldr.w	ip, [sp, #4]
20006c56:	1e06      	subs	r6, r0, #0
20006c58:	f340 80b1 	ble.w	20006dbe <__sfvwrite_r+0x2a6>
20006c5c:	ebbb 0b06 	subs.w	fp, fp, r6
20006c60:	f000 8086 	beq.w	20006d70 <__sfvwrite_r+0x258>
20006c64:	f8d8 3008 	ldr.w	r3, [r8, #8]
20006c68:	44b1      	add	r9, r6
20006c6a:	1bbf      	subs	r7, r7, r6
20006c6c:	1b9e      	subs	r6, r3, r6
20006c6e:	f8c8 6008 	str.w	r6, [r8, #8]
20006c72:	2e00      	cmp	r6, #0
20006c74:	d1c8      	bne.n	20006c08 <__sfvwrite_r+0xf0>
20006c76:	e7bd      	b.n	20006bf4 <__sfvwrite_r+0xdc>
20006c78:	9803      	ldr	r0, [sp, #12]
20006c7a:	4621      	mov	r1, r4
20006c7c:	f7fe fc18 	bl	200054b0 <__swsetup_r>
20006c80:	2800      	cmp	r0, #0
20006c82:	f040 80d4 	bne.w	20006e2e <__sfvwrite_r+0x316>
20006c86:	89a0      	ldrh	r0, [r4, #12]
20006c88:	fa1f fa80 	uxth.w	sl, r0
20006c8c:	e758      	b.n	20006b40 <__sfvwrite_r+0x28>
20006c8e:	6820      	ldr	r0, [r4, #0]
20006c90:	46b9      	mov	r9, r7
20006c92:	6923      	ldr	r3, [r4, #16]
20006c94:	4298      	cmp	r0, r3
20006c96:	bf94      	ite	ls
20006c98:	2300      	movls	r3, #0
20006c9a:	2301      	movhi	r3, #1
20006c9c:	42b7      	cmp	r7, r6
20006c9e:	bf2c      	ite	cs
20006ca0:	2300      	movcs	r3, #0
20006ca2:	f003 0301 	andcc.w	r3, r3, #1
20006ca6:	2b00      	cmp	r3, #0
20006ca8:	f040 809d 	bne.w	20006de6 <__sfvwrite_r+0x2ce>
20006cac:	6963      	ldr	r3, [r4, #20]
20006cae:	429e      	cmp	r6, r3
20006cb0:	f0c0 808c 	bcc.w	20006dcc <__sfvwrite_r+0x2b4>
20006cb4:	6aa7      	ldr	r7, [r4, #40]	; 0x28
20006cb6:	4652      	mov	r2, sl
20006cb8:	9803      	ldr	r0, [sp, #12]
20006cba:	6a21      	ldr	r1, [r4, #32]
20006cbc:	47b8      	blx	r7
20006cbe:	1e07      	subs	r7, r0, #0
20006cc0:	dd7d      	ble.n	20006dbe <__sfvwrite_r+0x2a6>
20006cc2:	46b9      	mov	r9, r7
20006cc4:	e767      	b.n	20006b96 <__sfvwrite_r+0x7e>
20006cc6:	f410 6f90 	tst.w	r0, #1152	; 0x480
20006cca:	bf08      	it	eq
20006ccc:	6820      	ldreq	r0, [r4, #0]
20006cce:	f43f af56 	beq.w	20006b7e <__sfvwrite_r+0x66>
20006cd2:	6962      	ldr	r2, [r4, #20]
20006cd4:	6921      	ldr	r1, [r4, #16]
20006cd6:	6823      	ldr	r3, [r4, #0]
20006cd8:	eb02 0942 	add.w	r9, r2, r2, lsl #1
20006cdc:	1a5b      	subs	r3, r3, r1
20006cde:	eb09 79d9 	add.w	r9, r9, r9, lsr #31
20006ce2:	f103 0c01 	add.w	ip, r3, #1
20006ce6:	44b4      	add	ip, r6
20006ce8:	ea4f 0969 	mov.w	r9, r9, asr #1
20006cec:	45e1      	cmp	r9, ip
20006cee:	464a      	mov	r2, r9
20006cf0:	bf3c      	itt	cc
20006cf2:	46e1      	movcc	r9, ip
20006cf4:	464a      	movcc	r2, r9
20006cf6:	f410 6f80 	tst.w	r0, #1024	; 0x400
20006cfa:	f000 8083 	beq.w	20006e04 <__sfvwrite_r+0x2ec>
20006cfe:	4611      	mov	r1, r2
20006d00:	9803      	ldr	r0, [sp, #12]
20006d02:	9302      	str	r3, [sp, #8]
20006d04:	f7fc fbaa 	bl	2000345c <_malloc_r>
20006d08:	9b02      	ldr	r3, [sp, #8]
20006d0a:	2800      	cmp	r0, #0
20006d0c:	f000 8099 	beq.w	20006e42 <__sfvwrite_r+0x32a>
20006d10:	461a      	mov	r2, r3
20006d12:	6921      	ldr	r1, [r4, #16]
20006d14:	9302      	str	r3, [sp, #8]
20006d16:	9001      	str	r0, [sp, #4]
20006d18:	f000 f9ca 	bl	200070b0 <memcpy>
20006d1c:	89a2      	ldrh	r2, [r4, #12]
20006d1e:	9b02      	ldr	r3, [sp, #8]
20006d20:	f8dd c004 	ldr.w	ip, [sp, #4]
20006d24:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
20006d28:	f042 0280 	orr.w	r2, r2, #128	; 0x80
20006d2c:	81a2      	strh	r2, [r4, #12]
20006d2e:	ebc3 0209 	rsb	r2, r3, r9
20006d32:	eb0c 0003 	add.w	r0, ip, r3
20006d36:	4637      	mov	r7, r6
20006d38:	46b3      	mov	fp, r6
20006d3a:	60a2      	str	r2, [r4, #8]
20006d3c:	f8c4 c010 	str.w	ip, [r4, #16]
20006d40:	6020      	str	r0, [r4, #0]
20006d42:	f8c4 9014 	str.w	r9, [r4, #20]
20006d46:	e71a      	b.n	20006b7e <__sfvwrite_r+0x66>
20006d48:	4652      	mov	r2, sl
20006d4a:	4649      	mov	r1, r9
20006d4c:	4656      	mov	r6, sl
20006d4e:	f8cd c004 	str.w	ip, [sp, #4]
20006d52:	f000 fa75 	bl	20007240 <memmove>
20006d56:	68a2      	ldr	r2, [r4, #8]
20006d58:	6823      	ldr	r3, [r4, #0]
20006d5a:	ebbb 0b06 	subs.w	fp, fp, r6
20006d5e:	ebca 0202 	rsb	r2, sl, r2
20006d62:	f8dd c004 	ldr.w	ip, [sp, #4]
20006d66:	4453      	add	r3, sl
20006d68:	60a2      	str	r2, [r4, #8]
20006d6a:	6023      	str	r3, [r4, #0]
20006d6c:	f47f af7a 	bne.w	20006c64 <__sfvwrite_r+0x14c>
20006d70:	9803      	ldr	r0, [sp, #12]
20006d72:	4621      	mov	r1, r4
20006d74:	f7ff fbfc 	bl	20006570 <_fflush_r>
20006d78:	bb08      	cbnz	r0, 20006dbe <__sfvwrite_r+0x2a6>
20006d7a:	46dc      	mov	ip, fp
20006d7c:	e772      	b.n	20006c64 <__sfvwrite_r+0x14c>
20006d7e:	4648      	mov	r0, r9
20006d80:	210a      	movs	r1, #10
20006d82:	463a      	mov	r2, r7
20006d84:	f000 f95a 	bl	2000703c <memchr>
20006d88:	2800      	cmp	r0, #0
20006d8a:	d04b      	beq.n	20006e24 <__sfvwrite_r+0x30c>
20006d8c:	f100 0b01 	add.w	fp, r0, #1
20006d90:	f04f 0c01 	mov.w	ip, #1
20006d94:	ebc9 0b0b 	rsb	fp, r9, fp
20006d98:	e73c      	b.n	20006c14 <__sfvwrite_r+0xfc>
20006d9a:	4649      	mov	r1, r9
20006d9c:	4632      	mov	r2, r6
20006d9e:	f8cd c004 	str.w	ip, [sp, #4]
20006da2:	f000 fa4d 	bl	20007240 <memmove>
20006da6:	6823      	ldr	r3, [r4, #0]
20006da8:	4621      	mov	r1, r4
20006daa:	9803      	ldr	r0, [sp, #12]
20006dac:	199b      	adds	r3, r3, r6
20006dae:	6023      	str	r3, [r4, #0]
20006db0:	f7ff fbde 	bl	20006570 <_fflush_r>
20006db4:	f8dd c004 	ldr.w	ip, [sp, #4]
20006db8:	2800      	cmp	r0, #0
20006dba:	f43f af4f 	beq.w	20006c5c <__sfvwrite_r+0x144>
20006dbe:	89a3      	ldrh	r3, [r4, #12]
20006dc0:	f04f 30ff 	mov.w	r0, #4294967295
20006dc4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
20006dc8:	81a3      	strh	r3, [r4, #12]
20006dca:	e714      	b.n	20006bf6 <__sfvwrite_r+0xde>
20006dcc:	4632      	mov	r2, r6
20006dce:	4651      	mov	r1, sl
20006dd0:	f000 fa36 	bl	20007240 <memmove>
20006dd4:	68a2      	ldr	r2, [r4, #8]
20006dd6:	6823      	ldr	r3, [r4, #0]
20006dd8:	4637      	mov	r7, r6
20006dda:	1b92      	subs	r2, r2, r6
20006ddc:	46b1      	mov	r9, r6
20006dde:	199b      	adds	r3, r3, r6
20006de0:	60a2      	str	r2, [r4, #8]
20006de2:	6023      	str	r3, [r4, #0]
20006de4:	e6d7      	b.n	20006b96 <__sfvwrite_r+0x7e>
20006de6:	4651      	mov	r1, sl
20006de8:	463a      	mov	r2, r7
20006dea:	f000 fa29 	bl	20007240 <memmove>
20006dee:	6823      	ldr	r3, [r4, #0]
20006df0:	9803      	ldr	r0, [sp, #12]
20006df2:	4621      	mov	r1, r4
20006df4:	19db      	adds	r3, r3, r7
20006df6:	6023      	str	r3, [r4, #0]
20006df8:	f7ff fbba 	bl	20006570 <_fflush_r>
20006dfc:	2800      	cmp	r0, #0
20006dfe:	f43f aeca 	beq.w	20006b96 <__sfvwrite_r+0x7e>
20006e02:	e7dc      	b.n	20006dbe <__sfvwrite_r+0x2a6>
20006e04:	9803      	ldr	r0, [sp, #12]
20006e06:	9302      	str	r3, [sp, #8]
20006e08:	f000 ff22 	bl	20007c50 <_realloc_r>
20006e0c:	9b02      	ldr	r3, [sp, #8]
20006e0e:	4684      	mov	ip, r0
20006e10:	2800      	cmp	r0, #0
20006e12:	d18c      	bne.n	20006d2e <__sfvwrite_r+0x216>
20006e14:	6921      	ldr	r1, [r4, #16]
20006e16:	9803      	ldr	r0, [sp, #12]
20006e18:	f7ff fd9e 	bl	20006958 <_free_r>
20006e1c:	9903      	ldr	r1, [sp, #12]
20006e1e:	230c      	movs	r3, #12
20006e20:	600b      	str	r3, [r1, #0]
20006e22:	e7cc      	b.n	20006dbe <__sfvwrite_r+0x2a6>
20006e24:	f107 0b01 	add.w	fp, r7, #1
20006e28:	f04f 0c01 	mov.w	ip, #1
20006e2c:	e6f2      	b.n	20006c14 <__sfvwrite_r+0xfc>
20006e2e:	9903      	ldr	r1, [sp, #12]
20006e30:	2209      	movs	r2, #9
20006e32:	89a3      	ldrh	r3, [r4, #12]
20006e34:	f04f 30ff 	mov.w	r0, #4294967295
20006e38:	f043 0340 	orr.w	r3, r3, #64	; 0x40
20006e3c:	600a      	str	r2, [r1, #0]
20006e3e:	81a3      	strh	r3, [r4, #12]
20006e40:	e6d9      	b.n	20006bf6 <__sfvwrite_r+0xde>
20006e42:	9a03      	ldr	r2, [sp, #12]
20006e44:	230c      	movs	r3, #12
20006e46:	6013      	str	r3, [r2, #0]
20006e48:	e7b9      	b.n	20006dbe <__sfvwrite_r+0x2a6>
20006e4a:	bf00      	nop

20006e4c <_fwalk_reent>:
20006e4c:	e92d 45f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, sl, lr}
20006e50:	4607      	mov	r7, r0
20006e52:	468a      	mov	sl, r1
20006e54:	f7ff fc48 	bl	200066e8 <__sfp_lock_acquire>
20006e58:	f117 06d8 	adds.w	r6, r7, #216	; 0xd8
20006e5c:	bf08      	it	eq
20006e5e:	46b0      	moveq	r8, r6
20006e60:	d018      	beq.n	20006e94 <_fwalk_reent+0x48>
20006e62:	f04f 0800 	mov.w	r8, #0
20006e66:	6875      	ldr	r5, [r6, #4]
20006e68:	68b4      	ldr	r4, [r6, #8]
20006e6a:	3d01      	subs	r5, #1
20006e6c:	d40f      	bmi.n	20006e8e <_fwalk_reent+0x42>
20006e6e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
20006e72:	b14b      	cbz	r3, 20006e88 <_fwalk_reent+0x3c>
20006e74:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
20006e78:	4621      	mov	r1, r4
20006e7a:	4638      	mov	r0, r7
20006e7c:	f1b3 3fff 	cmp.w	r3, #4294967295
20006e80:	d002      	beq.n	20006e88 <_fwalk_reent+0x3c>
20006e82:	47d0      	blx	sl
20006e84:	ea48 0800 	orr.w	r8, r8, r0
20006e88:	3468      	adds	r4, #104	; 0x68
20006e8a:	3d01      	subs	r5, #1
20006e8c:	d5ef      	bpl.n	20006e6e <_fwalk_reent+0x22>
20006e8e:	6836      	ldr	r6, [r6, #0]
20006e90:	2e00      	cmp	r6, #0
20006e92:	d1e8      	bne.n	20006e66 <_fwalk_reent+0x1a>
20006e94:	f7ff fc2a 	bl	200066ec <__sfp_lock_release>
20006e98:	4640      	mov	r0, r8
20006e9a:	e8bd 85f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, sl, pc}
20006e9e:	bf00      	nop

20006ea0 <_fwalk>:
20006ea0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
20006ea4:	4606      	mov	r6, r0
20006ea6:	4688      	mov	r8, r1
20006ea8:	f7ff fc1e 	bl	200066e8 <__sfp_lock_acquire>
20006eac:	36d8      	adds	r6, #216	; 0xd8
20006eae:	bf08      	it	eq
20006eb0:	4637      	moveq	r7, r6
20006eb2:	d015      	beq.n	20006ee0 <_fwalk+0x40>
20006eb4:	2700      	movs	r7, #0
20006eb6:	6875      	ldr	r5, [r6, #4]
20006eb8:	68b4      	ldr	r4, [r6, #8]
20006eba:	3d01      	subs	r5, #1
20006ebc:	d40d      	bmi.n	20006eda <_fwalk+0x3a>
20006ebe:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
20006ec2:	b13b      	cbz	r3, 20006ed4 <_fwalk+0x34>
20006ec4:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
20006ec8:	4620      	mov	r0, r4
20006eca:	f1b3 3fff 	cmp.w	r3, #4294967295
20006ece:	d001      	beq.n	20006ed4 <_fwalk+0x34>
20006ed0:	47c0      	blx	r8
20006ed2:	4307      	orrs	r7, r0
20006ed4:	3468      	adds	r4, #104	; 0x68
20006ed6:	3d01      	subs	r5, #1
20006ed8:	d5f1      	bpl.n	20006ebe <_fwalk+0x1e>
20006eda:	6836      	ldr	r6, [r6, #0]
20006edc:	2e00      	cmp	r6, #0
20006ede:	d1ea      	bne.n	20006eb6 <_fwalk+0x16>
20006ee0:	f7ff fc04 	bl	200066ec <__sfp_lock_release>
20006ee4:	4638      	mov	r0, r7
20006ee6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
20006eea:	bf00      	nop

20006eec <__locale_charset>:
20006eec:	f649 0398 	movw	r3, #39064	; 0x9898
20006ef0:	f2c2 0300 	movt	r3, #8192	; 0x2000
20006ef4:	6818      	ldr	r0, [r3, #0]
20006ef6:	4770      	bx	lr

20006ef8 <_localeconv_r>:
20006ef8:	4800      	ldr	r0, [pc, #0]	; (20006efc <_localeconv_r+0x4>)
20006efa:	4770      	bx	lr
20006efc:	2000989c 	.word	0x2000989c

20006f00 <localeconv>:
20006f00:	4800      	ldr	r0, [pc, #0]	; (20006f04 <localeconv+0x4>)
20006f02:	4770      	bx	lr
20006f04:	2000989c 	.word	0x2000989c

20006f08 <_setlocale_r>:
20006f08:	b570      	push	{r4, r5, r6, lr}
20006f0a:	4605      	mov	r5, r0
20006f0c:	460e      	mov	r6, r1
20006f0e:	4614      	mov	r4, r2
20006f10:	b172      	cbz	r2, 20006f30 <_setlocale_r+0x28>
20006f12:	f249 71c0 	movw	r1, #38848	; 0x97c0
20006f16:	4610      	mov	r0, r2
20006f18:	f2c2 0100 	movt	r1, #8192	; 0x2000
20006f1c:	f001 f8da 	bl	200080d4 <strcmp>
20006f20:	b958      	cbnz	r0, 20006f3a <_setlocale_r+0x32>
20006f22:	f249 70c0 	movw	r0, #38848	; 0x97c0
20006f26:	622c      	str	r4, [r5, #32]
20006f28:	f2c2 0000 	movt	r0, #8192	; 0x2000
20006f2c:	61ee      	str	r6, [r5, #28]
20006f2e:	bd70      	pop	{r4, r5, r6, pc}
20006f30:	f249 70c0 	movw	r0, #38848	; 0x97c0
20006f34:	f2c2 0000 	movt	r0, #8192	; 0x2000
20006f38:	bd70      	pop	{r4, r5, r6, pc}
20006f3a:	f249 71f4 	movw	r1, #38900	; 0x97f4
20006f3e:	4620      	mov	r0, r4
20006f40:	f2c2 0100 	movt	r1, #8192	; 0x2000
20006f44:	f001 f8c6 	bl	200080d4 <strcmp>
20006f48:	2800      	cmp	r0, #0
20006f4a:	d0ea      	beq.n	20006f22 <_setlocale_r+0x1a>
20006f4c:	2000      	movs	r0, #0
20006f4e:	bd70      	pop	{r4, r5, r6, pc}

20006f50 <setlocale>:
20006f50:	f649 234c 	movw	r3, #39500	; 0x9a4c
20006f54:	460a      	mov	r2, r1
20006f56:	f2c2 0300 	movt	r3, #8192	; 0x2000
20006f5a:	4601      	mov	r1, r0
20006f5c:	6818      	ldr	r0, [r3, #0]
20006f5e:	e7d3      	b.n	20006f08 <_setlocale_r>

20006f60 <__smakebuf_r>:
20006f60:	898b      	ldrh	r3, [r1, #12]
20006f62:	b5f0      	push	{r4, r5, r6, r7, lr}
20006f64:	460c      	mov	r4, r1
20006f66:	b29a      	uxth	r2, r3
20006f68:	b091      	sub	sp, #68	; 0x44
20006f6a:	f012 0f02 	tst.w	r2, #2
20006f6e:	4605      	mov	r5, r0
20006f70:	d141      	bne.n	20006ff6 <__smakebuf_r+0x96>
20006f72:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
20006f76:	2900      	cmp	r1, #0
20006f78:	db18      	blt.n	20006fac <__smakebuf_r+0x4c>
20006f7a:	aa01      	add	r2, sp, #4
20006f7c:	f001 fa70 	bl	20008460 <_fstat_r>
20006f80:	2800      	cmp	r0, #0
20006f82:	db11      	blt.n	20006fa8 <__smakebuf_r+0x48>
20006f84:	9b02      	ldr	r3, [sp, #8]
20006f86:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
20006f8a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
20006f8e:	bf14      	ite	ne
20006f90:	2700      	movne	r7, #0
20006f92:	2701      	moveq	r7, #1
20006f94:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
20006f98:	d040      	beq.n	2000701c <__smakebuf_r+0xbc>
20006f9a:	89a3      	ldrh	r3, [r4, #12]
20006f9c:	f44f 6680 	mov.w	r6, #1024	; 0x400
20006fa0:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
20006fa4:	81a3      	strh	r3, [r4, #12]
20006fa6:	e00b      	b.n	20006fc0 <__smakebuf_r+0x60>
20006fa8:	89a3      	ldrh	r3, [r4, #12]
20006faa:	b29a      	uxth	r2, r3
20006fac:	f012 0f80 	tst.w	r2, #128	; 0x80
20006fb0:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
20006fb4:	bf0c      	ite	eq
20006fb6:	f44f 6680 	moveq.w	r6, #1024	; 0x400
20006fba:	2640      	movne	r6, #64	; 0x40
20006fbc:	2700      	movs	r7, #0
20006fbe:	81a3      	strh	r3, [r4, #12]
20006fc0:	4628      	mov	r0, r5
20006fc2:	4631      	mov	r1, r6
20006fc4:	f7fc fa4a 	bl	2000345c <_malloc_r>
20006fc8:	b170      	cbz	r0, 20006fe8 <__smakebuf_r+0x88>
20006fca:	89a1      	ldrh	r1, [r4, #12]
20006fcc:	f246 7231 	movw	r2, #26417	; 0x6731
20006fd0:	f2c2 0200 	movt	r2, #8192	; 0x2000
20006fd4:	6120      	str	r0, [r4, #16]
20006fd6:	f041 0180 	orr.w	r1, r1, #128	; 0x80
20006fda:	6166      	str	r6, [r4, #20]
20006fdc:	62aa      	str	r2, [r5, #40]	; 0x28
20006fde:	81a1      	strh	r1, [r4, #12]
20006fe0:	6020      	str	r0, [r4, #0]
20006fe2:	b97f      	cbnz	r7, 20007004 <__smakebuf_r+0xa4>
20006fe4:	b011      	add	sp, #68	; 0x44
20006fe6:	bdf0      	pop	{r4, r5, r6, r7, pc}
20006fe8:	89a3      	ldrh	r3, [r4, #12]
20006fea:	f413 7f00 	tst.w	r3, #512	; 0x200
20006fee:	d1f9      	bne.n	20006fe4 <__smakebuf_r+0x84>
20006ff0:	f043 0302 	orr.w	r3, r3, #2
20006ff4:	81a3      	strh	r3, [r4, #12]
20006ff6:	f104 0347 	add.w	r3, r4, #71	; 0x47
20006ffa:	6123      	str	r3, [r4, #16]
20006ffc:	6023      	str	r3, [r4, #0]
20006ffe:	2301      	movs	r3, #1
20007000:	6163      	str	r3, [r4, #20]
20007002:	e7ef      	b.n	20006fe4 <__smakebuf_r+0x84>
20007004:	4628      	mov	r0, r5
20007006:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
2000700a:	f001 fa3f 	bl	2000848c <_isatty_r>
2000700e:	2800      	cmp	r0, #0
20007010:	d0e8      	beq.n	20006fe4 <__smakebuf_r+0x84>
20007012:	89a3      	ldrh	r3, [r4, #12]
20007014:	f043 0301 	orr.w	r3, r3, #1
20007018:	81a3      	strh	r3, [r4, #12]
2000701a:	e7e3      	b.n	20006fe4 <__smakebuf_r+0x84>
2000701c:	f248 034d 	movw	r3, #32845	; 0x804d
20007020:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
20007022:	f2c2 0300 	movt	r3, #8192	; 0x2000
20007026:	429a      	cmp	r2, r3
20007028:	d1b7      	bne.n	20006f9a <__smakebuf_r+0x3a>
2000702a:	89a2      	ldrh	r2, [r4, #12]
2000702c:	f44f 6380 	mov.w	r3, #1024	; 0x400
20007030:	461e      	mov	r6, r3
20007032:	6523      	str	r3, [r4, #80]	; 0x50
20007034:	ea42 0303 	orr.w	r3, r2, r3
20007038:	81a3      	strh	r3, [r4, #12]
2000703a:	e7c1      	b.n	20006fc0 <__smakebuf_r+0x60>

2000703c <memchr>:
2000703c:	f010 0f03 	tst.w	r0, #3
20007040:	b2c9      	uxtb	r1, r1
20007042:	b410      	push	{r4}
20007044:	d010      	beq.n	20007068 <memchr+0x2c>
20007046:	2a00      	cmp	r2, #0
20007048:	d02f      	beq.n	200070aa <memchr+0x6e>
2000704a:	7803      	ldrb	r3, [r0, #0]
2000704c:	428b      	cmp	r3, r1
2000704e:	d02a      	beq.n	200070a6 <memchr+0x6a>
20007050:	3a01      	subs	r2, #1
20007052:	e005      	b.n	20007060 <memchr+0x24>
20007054:	2a00      	cmp	r2, #0
20007056:	d028      	beq.n	200070aa <memchr+0x6e>
20007058:	7803      	ldrb	r3, [r0, #0]
2000705a:	3a01      	subs	r2, #1
2000705c:	428b      	cmp	r3, r1
2000705e:	d022      	beq.n	200070a6 <memchr+0x6a>
20007060:	3001      	adds	r0, #1
20007062:	f010 0f03 	tst.w	r0, #3
20007066:	d1f5      	bne.n	20007054 <memchr+0x18>
20007068:	2a03      	cmp	r2, #3
2000706a:	d911      	bls.n	20007090 <memchr+0x54>
2000706c:	ea41 2401 	orr.w	r4, r1, r1, lsl #8
20007070:	ea44 4404 	orr.w	r4, r4, r4, lsl #16
20007074:	6803      	ldr	r3, [r0, #0]
20007076:	ea84 0303 	eor.w	r3, r4, r3
2000707a:	f1a3 3c01 	sub.w	ip, r3, #16843009	; 0x1010101
2000707e:	ea2c 0303 	bic.w	r3, ip, r3
20007082:	f013 3f80 	tst.w	r3, #2155905152	; 0x80808080
20007086:	d103      	bne.n	20007090 <memchr+0x54>
20007088:	3a04      	subs	r2, #4
2000708a:	3004      	adds	r0, #4
2000708c:	2a03      	cmp	r2, #3
2000708e:	d8f1      	bhi.n	20007074 <memchr+0x38>
20007090:	b15a      	cbz	r2, 200070aa <memchr+0x6e>
20007092:	7803      	ldrb	r3, [r0, #0]
20007094:	428b      	cmp	r3, r1
20007096:	d006      	beq.n	200070a6 <memchr+0x6a>
20007098:	3a01      	subs	r2, #1
2000709a:	b132      	cbz	r2, 200070aa <memchr+0x6e>
2000709c:	f810 3f01 	ldrb.w	r3, [r0, #1]!
200070a0:	3a01      	subs	r2, #1
200070a2:	428b      	cmp	r3, r1
200070a4:	d1f9      	bne.n	2000709a <memchr+0x5e>
200070a6:	bc10      	pop	{r4}
200070a8:	4770      	bx	lr
200070aa:	2000      	movs	r0, #0
200070ac:	e7fb      	b.n	200070a6 <memchr+0x6a>
200070ae:	bf00      	nop

200070b0 <memcpy>:
200070b0:	2a03      	cmp	r2, #3
200070b2:	e92d 07f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl}
200070b6:	d80b      	bhi.n	200070d0 <memcpy+0x20>
200070b8:	b13a      	cbz	r2, 200070ca <memcpy+0x1a>
200070ba:	2300      	movs	r3, #0
200070bc:	f811 c003 	ldrb.w	ip, [r1, r3]
200070c0:	f800 c003 	strb.w	ip, [r0, r3]
200070c4:	3301      	adds	r3, #1
200070c6:	4293      	cmp	r3, r2
200070c8:	d1f8      	bne.n	200070bc <memcpy+0xc>
200070ca:	e8bd 07f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl}
200070ce:	4770      	bx	lr
200070d0:	1882      	adds	r2, r0, r2
200070d2:	460c      	mov	r4, r1
200070d4:	4603      	mov	r3, r0
200070d6:	e003      	b.n	200070e0 <memcpy+0x30>
200070d8:	f814 1c01 	ldrb.w	r1, [r4, #-1]
200070dc:	f803 1c01 	strb.w	r1, [r3, #-1]
200070e0:	f003 0603 	and.w	r6, r3, #3
200070e4:	4619      	mov	r1, r3
200070e6:	46a4      	mov	ip, r4
200070e8:	3301      	adds	r3, #1
200070ea:	3401      	adds	r4, #1
200070ec:	2e00      	cmp	r6, #0
200070ee:	d1f3      	bne.n	200070d8 <memcpy+0x28>
200070f0:	f01c 0403 	ands.w	r4, ip, #3
200070f4:	4663      	mov	r3, ip
200070f6:	bf08      	it	eq
200070f8:	ebc1 0c02 	rsbeq	ip, r1, r2
200070fc:	d068      	beq.n	200071d0 <memcpy+0x120>
200070fe:	4265      	negs	r5, r4
20007100:	f1c4 0a04 	rsb	sl, r4, #4
20007104:	eb0c 0705 	add.w	r7, ip, r5
20007108:	4633      	mov	r3, r6
2000710a:	ea4f 0aca 	mov.w	sl, sl, lsl #3
2000710e:	f85c 6005 	ldr.w	r6, [ip, r5]
20007112:	ea4f 08c4 	mov.w	r8, r4, lsl #3
20007116:	1a55      	subs	r5, r2, r1
20007118:	e008      	b.n	2000712c <memcpy+0x7c>
2000711a:	f857 4f04 	ldr.w	r4, [r7, #4]!
2000711e:	4626      	mov	r6, r4
20007120:	fa04 f40a 	lsl.w	r4, r4, sl
20007124:	ea49 0404 	orr.w	r4, r9, r4
20007128:	50cc      	str	r4, [r1, r3]
2000712a:	3304      	adds	r3, #4
2000712c:	185c      	adds	r4, r3, r1
2000712e:	2d03      	cmp	r5, #3
20007130:	fa26 f908 	lsr.w	r9, r6, r8
20007134:	f1a5 0504 	sub.w	r5, r5, #4
20007138:	eb0c 0603 	add.w	r6, ip, r3
2000713c:	dced      	bgt.n	2000711a <memcpy+0x6a>
2000713e:	2300      	movs	r3, #0
20007140:	e002      	b.n	20007148 <memcpy+0x98>
20007142:	5cf1      	ldrb	r1, [r6, r3]
20007144:	54e1      	strb	r1, [r4, r3]
20007146:	3301      	adds	r3, #1
20007148:	1919      	adds	r1, r3, r4
2000714a:	4291      	cmp	r1, r2
2000714c:	d3f9      	bcc.n	20007142 <memcpy+0x92>
2000714e:	e7bc      	b.n	200070ca <memcpy+0x1a>
20007150:	f853 4c40 	ldr.w	r4, [r3, #-64]
20007154:	f841 4c40 	str.w	r4, [r1, #-64]
20007158:	f853 4c3c 	ldr.w	r4, [r3, #-60]
2000715c:	f841 4c3c 	str.w	r4, [r1, #-60]
20007160:	f853 4c38 	ldr.w	r4, [r3, #-56]
20007164:	f841 4c38 	str.w	r4, [r1, #-56]
20007168:	f853 4c34 	ldr.w	r4, [r3, #-52]
2000716c:	f841 4c34 	str.w	r4, [r1, #-52]
20007170:	f853 4c30 	ldr.w	r4, [r3, #-48]
20007174:	f841 4c30 	str.w	r4, [r1, #-48]
20007178:	f853 4c2c 	ldr.w	r4, [r3, #-44]
2000717c:	f841 4c2c 	str.w	r4, [r1, #-44]
20007180:	f853 4c28 	ldr.w	r4, [r3, #-40]
20007184:	f841 4c28 	str.w	r4, [r1, #-40]
20007188:	f853 4c24 	ldr.w	r4, [r3, #-36]
2000718c:	f841 4c24 	str.w	r4, [r1, #-36]
20007190:	f853 4c20 	ldr.w	r4, [r3, #-32]
20007194:	f841 4c20 	str.w	r4, [r1, #-32]
20007198:	f853 4c1c 	ldr.w	r4, [r3, #-28]
2000719c:	f841 4c1c 	str.w	r4, [r1, #-28]
200071a0:	f853 4c18 	ldr.w	r4, [r3, #-24]
200071a4:	f841 4c18 	str.w	r4, [r1, #-24]
200071a8:	f853 4c14 	ldr.w	r4, [r3, #-20]
200071ac:	f841 4c14 	str.w	r4, [r1, #-20]
200071b0:	f853 4c10 	ldr.w	r4, [r3, #-16]
200071b4:	f841 4c10 	str.w	r4, [r1, #-16]
200071b8:	f853 4c0c 	ldr.w	r4, [r3, #-12]
200071bc:	f841 4c0c 	str.w	r4, [r1, #-12]
200071c0:	f853 4c08 	ldr.w	r4, [r3, #-8]
200071c4:	f841 4c08 	str.w	r4, [r1, #-8]
200071c8:	f853 4c04 	ldr.w	r4, [r3, #-4]
200071cc:	f841 4c04 	str.w	r4, [r1, #-4]
200071d0:	461c      	mov	r4, r3
200071d2:	460d      	mov	r5, r1
200071d4:	3340      	adds	r3, #64	; 0x40
200071d6:	3140      	adds	r1, #64	; 0x40
200071d8:	f1bc 0f3f 	cmp.w	ip, #63	; 0x3f
200071dc:	f1ac 0c40 	sub.w	ip, ip, #64	; 0x40
200071e0:	dcb6      	bgt.n	20007150 <memcpy+0xa0>
200071e2:	4621      	mov	r1, r4
200071e4:	462b      	mov	r3, r5
200071e6:	1b54      	subs	r4, r2, r5
200071e8:	e00f      	b.n	2000720a <memcpy+0x15a>
200071ea:	f851 5c10 	ldr.w	r5, [r1, #-16]
200071ee:	f843 5c10 	str.w	r5, [r3, #-16]
200071f2:	f851 5c0c 	ldr.w	r5, [r1, #-12]
200071f6:	f843 5c0c 	str.w	r5, [r3, #-12]
200071fa:	f851 5c08 	ldr.w	r5, [r1, #-8]
200071fe:	f843 5c08 	str.w	r5, [r3, #-8]
20007202:	f851 5c04 	ldr.w	r5, [r1, #-4]
20007206:	f843 5c04 	str.w	r5, [r3, #-4]
2000720a:	2c0f      	cmp	r4, #15
2000720c:	460d      	mov	r5, r1
2000720e:	469c      	mov	ip, r3
20007210:	f101 0110 	add.w	r1, r1, #16
20007214:	f103 0310 	add.w	r3, r3, #16
20007218:	f1a4 0410 	sub.w	r4, r4, #16
2000721c:	dce5      	bgt.n	200071ea <memcpy+0x13a>
2000721e:	ebcc 0102 	rsb	r1, ip, r2
20007222:	2300      	movs	r3, #0
20007224:	e003      	b.n	2000722e <memcpy+0x17e>
20007226:	58ec      	ldr	r4, [r5, r3]
20007228:	f84c 4003 	str.w	r4, [ip, r3]
2000722c:	3304      	adds	r3, #4
2000722e:	195e      	adds	r6, r3, r5
20007230:	2903      	cmp	r1, #3
20007232:	eb03 040c 	add.w	r4, r3, ip
20007236:	f1a1 0104 	sub.w	r1, r1, #4
2000723a:	dcf4      	bgt.n	20007226 <memcpy+0x176>
2000723c:	e77f      	b.n	2000713e <memcpy+0x8e>
2000723e:	bf00      	nop

20007240 <memmove>:
20007240:	4288      	cmp	r0, r1
20007242:	468c      	mov	ip, r1
20007244:	b470      	push	{r4, r5, r6}
20007246:	4605      	mov	r5, r0
20007248:	4614      	mov	r4, r2
2000724a:	d90e      	bls.n	2000726a <memmove+0x2a>
2000724c:	188b      	adds	r3, r1, r2
2000724e:	4298      	cmp	r0, r3
20007250:	d20b      	bcs.n	2000726a <memmove+0x2a>
20007252:	b142      	cbz	r2, 20007266 <memmove+0x26>
20007254:	ebc2 0c03 	rsb	ip, r2, r3
20007258:	4601      	mov	r1, r0
2000725a:	1e53      	subs	r3, r2, #1
2000725c:	f81c 2003 	ldrb.w	r2, [ip, r3]
20007260:	54ca      	strb	r2, [r1, r3]
20007262:	3b01      	subs	r3, #1
20007264:	d2fa      	bcs.n	2000725c <memmove+0x1c>
20007266:	bc70      	pop	{r4, r5, r6}
20007268:	4770      	bx	lr
2000726a:	2a0f      	cmp	r2, #15
2000726c:	d809      	bhi.n	20007282 <memmove+0x42>
2000726e:	2c00      	cmp	r4, #0
20007270:	d0f9      	beq.n	20007266 <memmove+0x26>
20007272:	2300      	movs	r3, #0
20007274:	f81c 2003 	ldrb.w	r2, [ip, r3]
20007278:	54ea      	strb	r2, [r5, r3]
2000727a:	3301      	adds	r3, #1
2000727c:	42a3      	cmp	r3, r4
2000727e:	d1f9      	bne.n	20007274 <memmove+0x34>
20007280:	e7f1      	b.n	20007266 <memmove+0x26>
20007282:	ea41 0300 	orr.w	r3, r1, r0
20007286:	f013 0f03 	tst.w	r3, #3
2000728a:	d1f0      	bne.n	2000726e <memmove+0x2e>
2000728c:	4694      	mov	ip, r2
2000728e:	460c      	mov	r4, r1
20007290:	4603      	mov	r3, r0
20007292:	6825      	ldr	r5, [r4, #0]
20007294:	f1ac 0c10 	sub.w	ip, ip, #16
20007298:	601d      	str	r5, [r3, #0]
2000729a:	6865      	ldr	r5, [r4, #4]
2000729c:	605d      	str	r5, [r3, #4]
2000729e:	68a5      	ldr	r5, [r4, #8]
200072a0:	609d      	str	r5, [r3, #8]
200072a2:	68e5      	ldr	r5, [r4, #12]
200072a4:	3410      	adds	r4, #16
200072a6:	60dd      	str	r5, [r3, #12]
200072a8:	3310      	adds	r3, #16
200072aa:	f1bc 0f0f 	cmp.w	ip, #15
200072ae:	d8f0      	bhi.n	20007292 <memmove+0x52>
200072b0:	3a10      	subs	r2, #16
200072b2:	ea4f 1c12 	mov.w	ip, r2, lsr #4
200072b6:	f10c 0501 	add.w	r5, ip, #1
200072ba:	ebcc 7c0c 	rsb	ip, ip, ip, lsl #28
200072be:	012d      	lsls	r5, r5, #4
200072c0:	eb02 160c 	add.w	r6, r2, ip, lsl #4
200072c4:	eb01 0c05 	add.w	ip, r1, r5
200072c8:	1945      	adds	r5, r0, r5
200072ca:	2e03      	cmp	r6, #3
200072cc:	4634      	mov	r4, r6
200072ce:	d9ce      	bls.n	2000726e <memmove+0x2e>
200072d0:	2300      	movs	r3, #0
200072d2:	f85c 2003 	ldr.w	r2, [ip, r3]
200072d6:	50ea      	str	r2, [r5, r3]
200072d8:	3304      	adds	r3, #4
200072da:	1af2      	subs	r2, r6, r3
200072dc:	2a03      	cmp	r2, #3
200072de:	d8f8      	bhi.n	200072d2 <memmove+0x92>
200072e0:	3e04      	subs	r6, #4
200072e2:	08b3      	lsrs	r3, r6, #2
200072e4:	1c5a      	adds	r2, r3, #1
200072e6:	ebc3 7383 	rsb	r3, r3, r3, lsl #30
200072ea:	0092      	lsls	r2, r2, #2
200072ec:	4494      	add	ip, r2
200072ee:	eb06 0483 	add.w	r4, r6, r3, lsl #2
200072f2:	18ad      	adds	r5, r5, r2
200072f4:	e7bb      	b.n	2000726e <memmove+0x2e>
200072f6:	bf00      	nop

200072f8 <__hi0bits>:
200072f8:	0c02      	lsrs	r2, r0, #16
200072fa:	4603      	mov	r3, r0
200072fc:	0412      	lsls	r2, r2, #16
200072fe:	b1b2      	cbz	r2, 2000732e <__hi0bits+0x36>
20007300:	2000      	movs	r0, #0
20007302:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
20007306:	d101      	bne.n	2000730c <__hi0bits+0x14>
20007308:	3008      	adds	r0, #8
2000730a:	021b      	lsls	r3, r3, #8
2000730c:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
20007310:	d101      	bne.n	20007316 <__hi0bits+0x1e>
20007312:	3004      	adds	r0, #4
20007314:	011b      	lsls	r3, r3, #4
20007316:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
2000731a:	d101      	bne.n	20007320 <__hi0bits+0x28>
2000731c:	3002      	adds	r0, #2
2000731e:	009b      	lsls	r3, r3, #2
20007320:	2b00      	cmp	r3, #0
20007322:	db03      	blt.n	2000732c <__hi0bits+0x34>
20007324:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
20007328:	d004      	beq.n	20007334 <__hi0bits+0x3c>
2000732a:	3001      	adds	r0, #1
2000732c:	4770      	bx	lr
2000732e:	0403      	lsls	r3, r0, #16
20007330:	2010      	movs	r0, #16
20007332:	e7e6      	b.n	20007302 <__hi0bits+0xa>
20007334:	2020      	movs	r0, #32
20007336:	4770      	bx	lr

20007338 <__lo0bits>:
20007338:	6803      	ldr	r3, [r0, #0]
2000733a:	4602      	mov	r2, r0
2000733c:	f013 0007 	ands.w	r0, r3, #7
20007340:	d009      	beq.n	20007356 <__lo0bits+0x1e>
20007342:	f013 0f01 	tst.w	r3, #1
20007346:	d121      	bne.n	2000738c <__lo0bits+0x54>
20007348:	f013 0f02 	tst.w	r3, #2
2000734c:	d122      	bne.n	20007394 <__lo0bits+0x5c>
2000734e:	089b      	lsrs	r3, r3, #2
20007350:	2002      	movs	r0, #2
20007352:	6013      	str	r3, [r2, #0]
20007354:	4770      	bx	lr
20007356:	b299      	uxth	r1, r3
20007358:	b909      	cbnz	r1, 2000735e <__lo0bits+0x26>
2000735a:	0c1b      	lsrs	r3, r3, #16
2000735c:	2010      	movs	r0, #16
2000735e:	f013 0fff 	tst.w	r3, #255	; 0xff
20007362:	d101      	bne.n	20007368 <__lo0bits+0x30>
20007364:	3008      	adds	r0, #8
20007366:	0a1b      	lsrs	r3, r3, #8
20007368:	f013 0f0f 	tst.w	r3, #15
2000736c:	d101      	bne.n	20007372 <__lo0bits+0x3a>
2000736e:	3004      	adds	r0, #4
20007370:	091b      	lsrs	r3, r3, #4
20007372:	f013 0f03 	tst.w	r3, #3
20007376:	d101      	bne.n	2000737c <__lo0bits+0x44>
20007378:	3002      	adds	r0, #2
2000737a:	089b      	lsrs	r3, r3, #2
2000737c:	f013 0f01 	tst.w	r3, #1
20007380:	d102      	bne.n	20007388 <__lo0bits+0x50>
20007382:	085b      	lsrs	r3, r3, #1
20007384:	d004      	beq.n	20007390 <__lo0bits+0x58>
20007386:	3001      	adds	r0, #1
20007388:	6013      	str	r3, [r2, #0]
2000738a:	4770      	bx	lr
2000738c:	2000      	movs	r0, #0
2000738e:	4770      	bx	lr
20007390:	2020      	movs	r0, #32
20007392:	4770      	bx	lr
20007394:	085b      	lsrs	r3, r3, #1
20007396:	2001      	movs	r0, #1
20007398:	6013      	str	r3, [r2, #0]
2000739a:	4770      	bx	lr

2000739c <__mcmp>:
2000739c:	4603      	mov	r3, r0
2000739e:	690a      	ldr	r2, [r1, #16]
200073a0:	6900      	ldr	r0, [r0, #16]
200073a2:	b410      	push	{r4}
200073a4:	1a80      	subs	r0, r0, r2
200073a6:	d111      	bne.n	200073cc <__mcmp+0x30>
200073a8:	3204      	adds	r2, #4
200073aa:	f103 0c14 	add.w	ip, r3, #20
200073ae:	0092      	lsls	r2, r2, #2
200073b0:	189b      	adds	r3, r3, r2
200073b2:	1889      	adds	r1, r1, r2
200073b4:	3104      	adds	r1, #4
200073b6:	3304      	adds	r3, #4
200073b8:	f853 4c04 	ldr.w	r4, [r3, #-4]
200073bc:	3b04      	subs	r3, #4
200073be:	f851 2c04 	ldr.w	r2, [r1, #-4]
200073c2:	3904      	subs	r1, #4
200073c4:	4294      	cmp	r4, r2
200073c6:	d103      	bne.n	200073d0 <__mcmp+0x34>
200073c8:	459c      	cmp	ip, r3
200073ca:	d3f5      	bcc.n	200073b8 <__mcmp+0x1c>
200073cc:	bc10      	pop	{r4}
200073ce:	4770      	bx	lr
200073d0:	bf38      	it	cc
200073d2:	f04f 30ff 	movcc.w	r0, #4294967295
200073d6:	d3f9      	bcc.n	200073cc <__mcmp+0x30>
200073d8:	2001      	movs	r0, #1
200073da:	e7f7      	b.n	200073cc <__mcmp+0x30>

200073dc <__ulp>:
200073dc:	f240 0300 	movw	r3, #0
200073e0:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
200073e4:	ea01 0303 	and.w	r3, r1, r3
200073e8:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
200073ec:	2b00      	cmp	r3, #0
200073ee:	dd02      	ble.n	200073f6 <__ulp+0x1a>
200073f0:	4619      	mov	r1, r3
200073f2:	2000      	movs	r0, #0
200073f4:	4770      	bx	lr
200073f6:	425b      	negs	r3, r3
200073f8:	151b      	asrs	r3, r3, #20
200073fa:	2b13      	cmp	r3, #19
200073fc:	dd0e      	ble.n	2000741c <__ulp+0x40>
200073fe:	3b14      	subs	r3, #20
20007400:	2b1e      	cmp	r3, #30
20007402:	dd03      	ble.n	2000740c <__ulp+0x30>
20007404:	2301      	movs	r3, #1
20007406:	2100      	movs	r1, #0
20007408:	4618      	mov	r0, r3
2000740a:	4770      	bx	lr
2000740c:	2201      	movs	r2, #1
2000740e:	f1c3 031f 	rsb	r3, r3, #31
20007412:	2100      	movs	r1, #0
20007414:	fa12 f303 	lsls.w	r3, r2, r3
20007418:	4618      	mov	r0, r3
2000741a:	4770      	bx	lr
2000741c:	f44f 2200 	mov.w	r2, #524288	; 0x80000
20007420:	2000      	movs	r0, #0
20007422:	fa52 f103 	asrs.w	r1, r2, r3
20007426:	4770      	bx	lr

20007428 <__b2d>:
20007428:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
2000742c:	6904      	ldr	r4, [r0, #16]
2000742e:	f100 0614 	add.w	r6, r0, #20
20007432:	460f      	mov	r7, r1
20007434:	3404      	adds	r4, #4
20007436:	f850 5024 	ldr.w	r5, [r0, r4, lsl #2]
2000743a:	eb00 0484 	add.w	r4, r0, r4, lsl #2
2000743e:	46a0      	mov	r8, r4
20007440:	4628      	mov	r0, r5
20007442:	f7ff ff59 	bl	200072f8 <__hi0bits>
20007446:	280a      	cmp	r0, #10
20007448:	f1c0 0320 	rsb	r3, r0, #32
2000744c:	603b      	str	r3, [r7, #0]
2000744e:	dc14      	bgt.n	2000747a <__b2d+0x52>
20007450:	42a6      	cmp	r6, r4
20007452:	f1c0 030b 	rsb	r3, r0, #11
20007456:	d237      	bcs.n	200074c8 <__b2d+0xa0>
20007458:	f854 1c04 	ldr.w	r1, [r4, #-4]
2000745c:	40d9      	lsrs	r1, r3
2000745e:	fa25 fc03 	lsr.w	ip, r5, r3
20007462:	3015      	adds	r0, #21
20007464:	f04c 537e 	orr.w	r3, ip, #1065353216	; 0x3f800000
20007468:	4085      	lsls	r5, r0
2000746a:	f443 03e0 	orr.w	r3, r3, #7340032	; 0x700000
2000746e:	ea41 0205 	orr.w	r2, r1, r5
20007472:	4610      	mov	r0, r2
20007474:	4619      	mov	r1, r3
20007476:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
2000747a:	42a6      	cmp	r6, r4
2000747c:	d320      	bcc.n	200074c0 <__b2d+0x98>
2000747e:	2100      	movs	r1, #0
20007480:	380b      	subs	r0, #11
20007482:	bf02      	ittt	eq
20007484:	f045 537e 	orreq.w	r3, r5, #1065353216	; 0x3f800000
20007488:	460a      	moveq	r2, r1
2000748a:	f443 03e0 	orreq.w	r3, r3, #7340032	; 0x700000
2000748e:	d0f0      	beq.n	20007472 <__b2d+0x4a>
20007490:	42b4      	cmp	r4, r6
20007492:	f1c0 0320 	rsb	r3, r0, #32
20007496:	d919      	bls.n	200074cc <__b2d+0xa4>
20007498:	f854 4c04 	ldr.w	r4, [r4, #-4]
2000749c:	40dc      	lsrs	r4, r3
2000749e:	4085      	lsls	r5, r0
200074a0:	fa21 fc03 	lsr.w	ip, r1, r3
200074a4:	f045 557e 	orr.w	r5, r5, #1065353216	; 0x3f800000
200074a8:	fa11 f000 	lsls.w	r0, r1, r0
200074ac:	f445 05e0 	orr.w	r5, r5, #7340032	; 0x700000
200074b0:	ea44 0200 	orr.w	r2, r4, r0
200074b4:	ea45 030c 	orr.w	r3, r5, ip
200074b8:	4610      	mov	r0, r2
200074ba:	4619      	mov	r1, r3
200074bc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
200074c0:	f854 1c04 	ldr.w	r1, [r4, #-4]
200074c4:	3c04      	subs	r4, #4
200074c6:	e7db      	b.n	20007480 <__b2d+0x58>
200074c8:	2100      	movs	r1, #0
200074ca:	e7c8      	b.n	2000745e <__b2d+0x36>
200074cc:	2400      	movs	r4, #0
200074ce:	e7e6      	b.n	2000749e <__b2d+0x76>

200074d0 <__ratio>:
200074d0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
200074d4:	b083      	sub	sp, #12
200074d6:	460e      	mov	r6, r1
200074d8:	a901      	add	r1, sp, #4
200074da:	4607      	mov	r7, r0
200074dc:	f7ff ffa4 	bl	20007428 <__b2d>
200074e0:	460d      	mov	r5, r1
200074e2:	4604      	mov	r4, r0
200074e4:	4669      	mov	r1, sp
200074e6:	4630      	mov	r0, r6
200074e8:	f7ff ff9e 	bl	20007428 <__b2d>
200074ec:	f8dd c004 	ldr.w	ip, [sp, #4]
200074f0:	46a9      	mov	r9, r5
200074f2:	46a0      	mov	r8, r4
200074f4:	460b      	mov	r3, r1
200074f6:	4602      	mov	r2, r0
200074f8:	6931      	ldr	r1, [r6, #16]
200074fa:	4616      	mov	r6, r2
200074fc:	6938      	ldr	r0, [r7, #16]
200074fe:	461f      	mov	r7, r3
20007500:	1a40      	subs	r0, r0, r1
20007502:	9900      	ldr	r1, [sp, #0]
20007504:	ebc1 010c 	rsb	r1, r1, ip
20007508:	eb01 1140 	add.w	r1, r1, r0, lsl #5
2000750c:	2900      	cmp	r1, #0
2000750e:	bfc9      	itett	gt
20007510:	eb05 5901 	addgt.w	r9, r5, r1, lsl #20
20007514:	eba3 5701 	suble.w	r7, r3, r1, lsl #20
20007518:	4624      	movgt	r4, r4
2000751a:	464d      	movgt	r5, r9
2000751c:	bfdc      	itt	le
2000751e:	4612      	movle	r2, r2
20007520:	463b      	movle	r3, r7
20007522:	4620      	mov	r0, r4
20007524:	4629      	mov	r1, r5
20007526:	f001 fc13 	bl	20008d50 <__aeabi_ddiv>
2000752a:	b003      	add	sp, #12
2000752c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

20007530 <_mprec_log10>:
20007530:	2817      	cmp	r0, #23
20007532:	b510      	push	{r4, lr}
20007534:	4604      	mov	r4, r0
20007536:	dd0e      	ble.n	20007556 <_mprec_log10+0x26>
20007538:	f240 0100 	movw	r1, #0
2000753c:	2000      	movs	r0, #0
2000753e:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
20007542:	f240 0300 	movw	r3, #0
20007546:	2200      	movs	r2, #0
20007548:	f2c4 0324 	movt	r3, #16420	; 0x4024
2000754c:	f001 fad6 	bl	20008afc <__aeabi_dmul>
20007550:	3c01      	subs	r4, #1
20007552:	d1f6      	bne.n	20007542 <_mprec_log10+0x12>
20007554:	bd10      	pop	{r4, pc}
20007556:	f649 03e0 	movw	r3, #39136	; 0x98e0
2000755a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000755e:	eb03 03c0 	add.w	r3, r3, r0, lsl #3
20007562:	e9d3 0100 	ldrd	r0, r1, [r3]
20007566:	bd10      	pop	{r4, pc}

20007568 <__copybits>:
20007568:	6913      	ldr	r3, [r2, #16]
2000756a:	3901      	subs	r1, #1
2000756c:	f102 0c14 	add.w	ip, r2, #20
20007570:	b410      	push	{r4}
20007572:	eb02 0283 	add.w	r2, r2, r3, lsl #2
20007576:	114c      	asrs	r4, r1, #5
20007578:	3214      	adds	r2, #20
2000757a:	3401      	adds	r4, #1
2000757c:	4594      	cmp	ip, r2
2000757e:	eb00 0484 	add.w	r4, r0, r4, lsl #2
20007582:	d20f      	bcs.n	200075a4 <__copybits+0x3c>
20007584:	2300      	movs	r3, #0
20007586:	f85c 1003 	ldr.w	r1, [ip, r3]
2000758a:	50c1      	str	r1, [r0, r3]
2000758c:	3304      	adds	r3, #4
2000758e:	eb03 010c 	add.w	r1, r3, ip
20007592:	428a      	cmp	r2, r1
20007594:	d8f7      	bhi.n	20007586 <__copybits+0x1e>
20007596:	ea6f 0c0c 	mvn.w	ip, ip
2000759a:	4462      	add	r2, ip
2000759c:	f022 0203 	bic.w	r2, r2, #3
200075a0:	3204      	adds	r2, #4
200075a2:	1880      	adds	r0, r0, r2
200075a4:	4284      	cmp	r4, r0
200075a6:	d904      	bls.n	200075b2 <__copybits+0x4a>
200075a8:	2300      	movs	r3, #0
200075aa:	f840 3b04 	str.w	r3, [r0], #4
200075ae:	4284      	cmp	r4, r0
200075b0:	d8fb      	bhi.n	200075aa <__copybits+0x42>
200075b2:	bc10      	pop	{r4}
200075b4:	4770      	bx	lr
200075b6:	bf00      	nop

200075b8 <__any_on>:
200075b8:	6902      	ldr	r2, [r0, #16]
200075ba:	114b      	asrs	r3, r1, #5
200075bc:	429a      	cmp	r2, r3
200075be:	db10      	blt.n	200075e2 <__any_on+0x2a>
200075c0:	dd0e      	ble.n	200075e0 <__any_on+0x28>
200075c2:	f011 011f 	ands.w	r1, r1, #31
200075c6:	d00b      	beq.n	200075e0 <__any_on+0x28>
200075c8:	461a      	mov	r2, r3
200075ca:	eb00 0383 	add.w	r3, r0, r3, lsl #2
200075ce:	695b      	ldr	r3, [r3, #20]
200075d0:	fa23 fc01 	lsr.w	ip, r3, r1
200075d4:	fa0c f101 	lsl.w	r1, ip, r1
200075d8:	4299      	cmp	r1, r3
200075da:	d002      	beq.n	200075e2 <__any_on+0x2a>
200075dc:	2001      	movs	r0, #1
200075de:	4770      	bx	lr
200075e0:	461a      	mov	r2, r3
200075e2:	3204      	adds	r2, #4
200075e4:	f100 0114 	add.w	r1, r0, #20
200075e8:	eb00 0382 	add.w	r3, r0, r2, lsl #2
200075ec:	f103 0c04 	add.w	ip, r3, #4
200075f0:	4561      	cmp	r1, ip
200075f2:	d20b      	bcs.n	2000760c <__any_on+0x54>
200075f4:	f850 2022 	ldr.w	r2, [r0, r2, lsl #2]
200075f8:	2a00      	cmp	r2, #0
200075fa:	d1ef      	bne.n	200075dc <__any_on+0x24>
200075fc:	4299      	cmp	r1, r3
200075fe:	d205      	bcs.n	2000760c <__any_on+0x54>
20007600:	f853 2d04 	ldr.w	r2, [r3, #-4]!
20007604:	2a00      	cmp	r2, #0
20007606:	d1e9      	bne.n	200075dc <__any_on+0x24>
20007608:	4299      	cmp	r1, r3
2000760a:	d3f9      	bcc.n	20007600 <__any_on+0x48>
2000760c:	2000      	movs	r0, #0
2000760e:	4770      	bx	lr

20007610 <_Bfree>:
20007610:	b530      	push	{r4, r5, lr}
20007612:	6a45      	ldr	r5, [r0, #36]	; 0x24
20007614:	b083      	sub	sp, #12
20007616:	4604      	mov	r4, r0
20007618:	b155      	cbz	r5, 20007630 <_Bfree+0x20>
2000761a:	b139      	cbz	r1, 2000762c <_Bfree+0x1c>
2000761c:	6a63      	ldr	r3, [r4, #36]	; 0x24
2000761e:	684a      	ldr	r2, [r1, #4]
20007620:	68db      	ldr	r3, [r3, #12]
20007622:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
20007626:	6008      	str	r0, [r1, #0]
20007628:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
2000762c:	b003      	add	sp, #12
2000762e:	bd30      	pop	{r4, r5, pc}
20007630:	2010      	movs	r0, #16
20007632:	9101      	str	r1, [sp, #4]
20007634:	f7fb ff0a 	bl	2000344c <malloc>
20007638:	9901      	ldr	r1, [sp, #4]
2000763a:	6260      	str	r0, [r4, #36]	; 0x24
2000763c:	60c5      	str	r5, [r0, #12]
2000763e:	6045      	str	r5, [r0, #4]
20007640:	6085      	str	r5, [r0, #8]
20007642:	6005      	str	r5, [r0, #0]
20007644:	e7e9      	b.n	2000761a <_Bfree+0xa>
20007646:	bf00      	nop

20007648 <_Balloc>:
20007648:	b570      	push	{r4, r5, r6, lr}
2000764a:	6a44      	ldr	r4, [r0, #36]	; 0x24
2000764c:	4606      	mov	r6, r0
2000764e:	460d      	mov	r5, r1
20007650:	b164      	cbz	r4, 2000766c <_Balloc+0x24>
20007652:	68e2      	ldr	r2, [r4, #12]
20007654:	b1a2      	cbz	r2, 20007680 <_Balloc+0x38>
20007656:	f852 3025 	ldr.w	r3, [r2, r5, lsl #2]
2000765a:	b1eb      	cbz	r3, 20007698 <_Balloc+0x50>
2000765c:	6819      	ldr	r1, [r3, #0]
2000765e:	f842 1025 	str.w	r1, [r2, r5, lsl #2]
20007662:	2200      	movs	r2, #0
20007664:	60da      	str	r2, [r3, #12]
20007666:	611a      	str	r2, [r3, #16]
20007668:	4618      	mov	r0, r3
2000766a:	bd70      	pop	{r4, r5, r6, pc}
2000766c:	2010      	movs	r0, #16
2000766e:	f7fb feed 	bl	2000344c <malloc>
20007672:	2300      	movs	r3, #0
20007674:	4604      	mov	r4, r0
20007676:	6270      	str	r0, [r6, #36]	; 0x24
20007678:	60c3      	str	r3, [r0, #12]
2000767a:	6043      	str	r3, [r0, #4]
2000767c:	6083      	str	r3, [r0, #8]
2000767e:	6003      	str	r3, [r0, #0]
20007680:	2210      	movs	r2, #16
20007682:	4630      	mov	r0, r6
20007684:	2104      	movs	r1, #4
20007686:	f000 fe43 	bl	20008310 <_calloc_r>
2000768a:	6a73      	ldr	r3, [r6, #36]	; 0x24
2000768c:	60e0      	str	r0, [r4, #12]
2000768e:	68da      	ldr	r2, [r3, #12]
20007690:	2a00      	cmp	r2, #0
20007692:	d1e0      	bne.n	20007656 <_Balloc+0xe>
20007694:	4613      	mov	r3, r2
20007696:	e7e7      	b.n	20007668 <_Balloc+0x20>
20007698:	2401      	movs	r4, #1
2000769a:	4630      	mov	r0, r6
2000769c:	4621      	mov	r1, r4
2000769e:	40ac      	lsls	r4, r5
200076a0:	1d62      	adds	r2, r4, #5
200076a2:	0092      	lsls	r2, r2, #2
200076a4:	f000 fe34 	bl	20008310 <_calloc_r>
200076a8:	4603      	mov	r3, r0
200076aa:	2800      	cmp	r0, #0
200076ac:	d0dc      	beq.n	20007668 <_Balloc+0x20>
200076ae:	6045      	str	r5, [r0, #4]
200076b0:	6084      	str	r4, [r0, #8]
200076b2:	e7d6      	b.n	20007662 <_Balloc+0x1a>

200076b4 <__d2b>:
200076b4:	e92d 45f0 	stmdb	sp!, {r4, r5, r6, r7, r8, sl, lr}
200076b8:	b083      	sub	sp, #12
200076ba:	2101      	movs	r1, #1
200076bc:	461d      	mov	r5, r3
200076be:	4614      	mov	r4, r2
200076c0:	9f0a      	ldr	r7, [sp, #40]	; 0x28
200076c2:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
200076c4:	f7ff ffc0 	bl	20007648 <_Balloc>
200076c8:	f025 4200 	bic.w	r2, r5, #2147483648	; 0x80000000
200076cc:	f025 437f 	bic.w	r3, r5, #4278190080	; 0xff000000
200076d0:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
200076d4:	4615      	mov	r5, r2
200076d6:	ea5f 5a12 	movs.w	sl, r2, lsr #20
200076da:	9300      	str	r3, [sp, #0]
200076dc:	bf1c      	itt	ne
200076de:	f443 1380 	orrne.w	r3, r3, #1048576	; 0x100000
200076e2:	9300      	strne	r3, [sp, #0]
200076e4:	4680      	mov	r8, r0
200076e6:	2c00      	cmp	r4, #0
200076e8:	d023      	beq.n	20007732 <__d2b+0x7e>
200076ea:	a802      	add	r0, sp, #8
200076ec:	f840 4d04 	str.w	r4, [r0, #-4]!
200076f0:	f7ff fe22 	bl	20007338 <__lo0bits>
200076f4:	4603      	mov	r3, r0
200076f6:	2800      	cmp	r0, #0
200076f8:	d137      	bne.n	2000776a <__d2b+0xb6>
200076fa:	9901      	ldr	r1, [sp, #4]
200076fc:	9a00      	ldr	r2, [sp, #0]
200076fe:	f8c8 1014 	str.w	r1, [r8, #20]
20007702:	2a00      	cmp	r2, #0
20007704:	bf14      	ite	ne
20007706:	2402      	movne	r4, #2
20007708:	2401      	moveq	r4, #1
2000770a:	f8c8 2018 	str.w	r2, [r8, #24]
2000770e:	f8c8 4010 	str.w	r4, [r8, #16]
20007712:	f1ba 0f00 	cmp.w	sl, #0
20007716:	d01b      	beq.n	20007750 <__d2b+0x9c>
20007718:	f5aa 6a86 	sub.w	sl, sl, #1072	; 0x430
2000771c:	f1c3 0235 	rsb	r2, r3, #53	; 0x35
20007720:	f1aa 0a03 	sub.w	sl, sl, #3
20007724:	4453      	add	r3, sl
20007726:	603b      	str	r3, [r7, #0]
20007728:	6032      	str	r2, [r6, #0]
2000772a:	4640      	mov	r0, r8
2000772c:	b003      	add	sp, #12
2000772e:	e8bd 85f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, sl, pc}
20007732:	4668      	mov	r0, sp
20007734:	f7ff fe00 	bl	20007338 <__lo0bits>
20007738:	2301      	movs	r3, #1
2000773a:	461c      	mov	r4, r3
2000773c:	f8c8 3010 	str.w	r3, [r8, #16]
20007740:	9b00      	ldr	r3, [sp, #0]
20007742:	f8c8 3014 	str.w	r3, [r8, #20]
20007746:	f100 0320 	add.w	r3, r0, #32
2000774a:	f1ba 0f00 	cmp.w	sl, #0
2000774e:	d1e3      	bne.n	20007718 <__d2b+0x64>
20007750:	eb08 0284 	add.w	r2, r8, r4, lsl #2
20007754:	f5a3 6386 	sub.w	r3, r3, #1072	; 0x430
20007758:	3b02      	subs	r3, #2
2000775a:	603b      	str	r3, [r7, #0]
2000775c:	6910      	ldr	r0, [r2, #16]
2000775e:	f7ff fdcb 	bl	200072f8 <__hi0bits>
20007762:	ebc0 1044 	rsb	r0, r0, r4, lsl #5
20007766:	6030      	str	r0, [r6, #0]
20007768:	e7df      	b.n	2000772a <__d2b+0x76>
2000776a:	9a00      	ldr	r2, [sp, #0]
2000776c:	f1c0 0120 	rsb	r1, r0, #32
20007770:	fa12 f101 	lsls.w	r1, r2, r1
20007774:	40c2      	lsrs	r2, r0
20007776:	9801      	ldr	r0, [sp, #4]
20007778:	4301      	orrs	r1, r0
2000777a:	f8c8 1014 	str.w	r1, [r8, #20]
2000777e:	9200      	str	r2, [sp, #0]
20007780:	e7bf      	b.n	20007702 <__d2b+0x4e>
20007782:	bf00      	nop

20007784 <__mdiff>:
20007784:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
20007788:	6913      	ldr	r3, [r2, #16]
2000778a:	690f      	ldr	r7, [r1, #16]
2000778c:	460c      	mov	r4, r1
2000778e:	4615      	mov	r5, r2
20007790:	1aff      	subs	r7, r7, r3
20007792:	2f00      	cmp	r7, #0
20007794:	d04f      	beq.n	20007836 <__mdiff+0xb2>
20007796:	db6a      	blt.n	2000786e <__mdiff+0xea>
20007798:	2700      	movs	r7, #0
2000779a:	f101 0614 	add.w	r6, r1, #20
2000779e:	6861      	ldr	r1, [r4, #4]
200077a0:	f7ff ff52 	bl	20007648 <_Balloc>
200077a4:	f8d5 8010 	ldr.w	r8, [r5, #16]
200077a8:	f8d4 c010 	ldr.w	ip, [r4, #16]
200077ac:	f105 0114 	add.w	r1, r5, #20
200077b0:	2200      	movs	r2, #0
200077b2:	eb05 0588 	add.w	r5, r5, r8, lsl #2
200077b6:	eb04 048c 	add.w	r4, r4, ip, lsl #2
200077ba:	f105 0814 	add.w	r8, r5, #20
200077be:	3414      	adds	r4, #20
200077c0:	f100 0314 	add.w	r3, r0, #20
200077c4:	60c7      	str	r7, [r0, #12]
200077c6:	f851 7b04 	ldr.w	r7, [r1], #4
200077ca:	f856 5b04 	ldr.w	r5, [r6], #4
200077ce:	46bb      	mov	fp, r7
200077d0:	fa1f fa87 	uxth.w	sl, r7
200077d4:	0c3f      	lsrs	r7, r7, #16
200077d6:	fa1f f985 	uxth.w	r9, r5
200077da:	ebc7 4715 	rsb	r7, r7, r5, lsr #16
200077de:	ebca 0a09 	rsb	sl, sl, r9
200077e2:	4452      	add	r2, sl
200077e4:	eb07 4722 	add.w	r7, r7, r2, asr #16
200077e8:	b292      	uxth	r2, r2
200077ea:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
200077ee:	f843 2b04 	str.w	r2, [r3], #4
200077f2:	143a      	asrs	r2, r7, #16
200077f4:	4588      	cmp	r8, r1
200077f6:	d8e6      	bhi.n	200077c6 <__mdiff+0x42>
200077f8:	42a6      	cmp	r6, r4
200077fa:	d20e      	bcs.n	2000781a <__mdiff+0x96>
200077fc:	f856 1b04 	ldr.w	r1, [r6], #4
20007800:	b28d      	uxth	r5, r1
20007802:	0c09      	lsrs	r1, r1, #16
20007804:	1952      	adds	r2, r2, r5
20007806:	eb01 4122 	add.w	r1, r1, r2, asr #16
2000780a:	b292      	uxth	r2, r2
2000780c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
20007810:	f843 2b04 	str.w	r2, [r3], #4
20007814:	140a      	asrs	r2, r1, #16
20007816:	42b4      	cmp	r4, r6
20007818:	d8f0      	bhi.n	200077fc <__mdiff+0x78>
2000781a:	f853 2c04 	ldr.w	r2, [r3, #-4]
2000781e:	b932      	cbnz	r2, 2000782e <__mdiff+0xaa>
20007820:	f853 2c08 	ldr.w	r2, [r3, #-8]
20007824:	f10c 3cff 	add.w	ip, ip, #4294967295
20007828:	3b04      	subs	r3, #4
2000782a:	2a00      	cmp	r2, #0
2000782c:	d0f8      	beq.n	20007820 <__mdiff+0x9c>
2000782e:	f8c0 c010 	str.w	ip, [r0, #16]
20007832:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
20007836:	3304      	adds	r3, #4
20007838:	f101 0614 	add.w	r6, r1, #20
2000783c:	009b      	lsls	r3, r3, #2
2000783e:	18d2      	adds	r2, r2, r3
20007840:	18cb      	adds	r3, r1, r3
20007842:	3304      	adds	r3, #4
20007844:	3204      	adds	r2, #4
20007846:	f853 cc04 	ldr.w	ip, [r3, #-4]
2000784a:	3b04      	subs	r3, #4
2000784c:	f852 1c04 	ldr.w	r1, [r2, #-4]
20007850:	3a04      	subs	r2, #4
20007852:	458c      	cmp	ip, r1
20007854:	d10a      	bne.n	2000786c <__mdiff+0xe8>
20007856:	429e      	cmp	r6, r3
20007858:	d3f5      	bcc.n	20007846 <__mdiff+0xc2>
2000785a:	2100      	movs	r1, #0
2000785c:	f7ff fef4 	bl	20007648 <_Balloc>
20007860:	2301      	movs	r3, #1
20007862:	6103      	str	r3, [r0, #16]
20007864:	2300      	movs	r3, #0
20007866:	6143      	str	r3, [r0, #20]
20007868:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
2000786c:	d297      	bcs.n	2000779e <__mdiff+0x1a>
2000786e:	4623      	mov	r3, r4
20007870:	462c      	mov	r4, r5
20007872:	2701      	movs	r7, #1
20007874:	461d      	mov	r5, r3
20007876:	f104 0614 	add.w	r6, r4, #20
2000787a:	e790      	b.n	2000779e <__mdiff+0x1a>

2000787c <__lshift>:
2000787c:	e92d 45f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, sl, lr}
20007880:	690d      	ldr	r5, [r1, #16]
20007882:	688b      	ldr	r3, [r1, #8]
20007884:	1156      	asrs	r6, r2, #5
20007886:	3501      	adds	r5, #1
20007888:	460c      	mov	r4, r1
2000788a:	19ad      	adds	r5, r5, r6
2000788c:	4690      	mov	r8, r2
2000788e:	429d      	cmp	r5, r3
20007890:	4682      	mov	sl, r0
20007892:	6849      	ldr	r1, [r1, #4]
20007894:	dd03      	ble.n	2000789e <__lshift+0x22>
20007896:	005b      	lsls	r3, r3, #1
20007898:	3101      	adds	r1, #1
2000789a:	429d      	cmp	r5, r3
2000789c:	dcfb      	bgt.n	20007896 <__lshift+0x1a>
2000789e:	4650      	mov	r0, sl
200078a0:	f7ff fed2 	bl	20007648 <_Balloc>
200078a4:	2e00      	cmp	r6, #0
200078a6:	4607      	mov	r7, r0
200078a8:	f100 0214 	add.w	r2, r0, #20
200078ac:	dd0a      	ble.n	200078c4 <__lshift+0x48>
200078ae:	2300      	movs	r3, #0
200078b0:	4619      	mov	r1, r3
200078b2:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
200078b6:	3301      	adds	r3, #1
200078b8:	42b3      	cmp	r3, r6
200078ba:	d1fa      	bne.n	200078b2 <__lshift+0x36>
200078bc:	eb07 0383 	add.w	r3, r7, r3, lsl #2
200078c0:	f103 0214 	add.w	r2, r3, #20
200078c4:	6920      	ldr	r0, [r4, #16]
200078c6:	f104 0314 	add.w	r3, r4, #20
200078ca:	eb04 0080 	add.w	r0, r4, r0, lsl #2
200078ce:	3014      	adds	r0, #20
200078d0:	f018 081f 	ands.w	r8, r8, #31
200078d4:	d01b      	beq.n	2000790e <__lshift+0x92>
200078d6:	f1c8 0e20 	rsb	lr, r8, #32
200078da:	2100      	movs	r1, #0
200078dc:	681e      	ldr	r6, [r3, #0]
200078de:	fa06 fc08 	lsl.w	ip, r6, r8
200078e2:	ea41 010c 	orr.w	r1, r1, ip
200078e6:	f842 1b04 	str.w	r1, [r2], #4
200078ea:	f853 1b04 	ldr.w	r1, [r3], #4
200078ee:	4298      	cmp	r0, r3
200078f0:	fa21 f10e 	lsr.w	r1, r1, lr
200078f4:	d8f2      	bhi.n	200078dc <__lshift+0x60>
200078f6:	6011      	str	r1, [r2, #0]
200078f8:	b101      	cbz	r1, 200078fc <__lshift+0x80>
200078fa:	3501      	adds	r5, #1
200078fc:	4650      	mov	r0, sl
200078fe:	3d01      	subs	r5, #1
20007900:	4621      	mov	r1, r4
20007902:	613d      	str	r5, [r7, #16]
20007904:	f7ff fe84 	bl	20007610 <_Bfree>
20007908:	4638      	mov	r0, r7
2000790a:	e8bd 85f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, sl, pc}
2000790e:	f853 1008 	ldr.w	r1, [r3, r8]
20007912:	f842 1008 	str.w	r1, [r2, r8]
20007916:	f108 0804 	add.w	r8, r8, #4
2000791a:	eb08 0103 	add.w	r1, r8, r3
2000791e:	4288      	cmp	r0, r1
20007920:	d9ec      	bls.n	200078fc <__lshift+0x80>
20007922:	f853 1008 	ldr.w	r1, [r3, r8]
20007926:	f842 1008 	str.w	r1, [r2, r8]
2000792a:	f108 0804 	add.w	r8, r8, #4
2000792e:	eb08 0103 	add.w	r1, r8, r3
20007932:	4288      	cmp	r0, r1
20007934:	d8eb      	bhi.n	2000790e <__lshift+0x92>
20007936:	e7e1      	b.n	200078fc <__lshift+0x80>

20007938 <__multiply>:
20007938:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
2000793c:	f8d1 8010 	ldr.w	r8, [r1, #16]
20007940:	6917      	ldr	r7, [r2, #16]
20007942:	460d      	mov	r5, r1
20007944:	4616      	mov	r6, r2
20007946:	b087      	sub	sp, #28
20007948:	45b8      	cmp	r8, r7
2000794a:	bfb5      	itete	lt
2000794c:	4615      	movlt	r5, r2
2000794e:	463b      	movge	r3, r7
20007950:	460b      	movlt	r3, r1
20007952:	4647      	movge	r7, r8
20007954:	bfb4      	ite	lt
20007956:	461e      	movlt	r6, r3
20007958:	4698      	movge	r8, r3
2000795a:	68ab      	ldr	r3, [r5, #8]
2000795c:	eb08 0407 	add.w	r4, r8, r7
20007960:	6869      	ldr	r1, [r5, #4]
20007962:	429c      	cmp	r4, r3
20007964:	bfc8      	it	gt
20007966:	3101      	addgt	r1, #1
20007968:	f7ff fe6e 	bl	20007648 <_Balloc>
2000796c:	eb00 0384 	add.w	r3, r0, r4, lsl #2
20007970:	f100 0b14 	add.w	fp, r0, #20
20007974:	3314      	adds	r3, #20
20007976:	9003      	str	r0, [sp, #12]
20007978:	459b      	cmp	fp, r3
2000797a:	9304      	str	r3, [sp, #16]
2000797c:	d206      	bcs.n	2000798c <__multiply+0x54>
2000797e:	9904      	ldr	r1, [sp, #16]
20007980:	465b      	mov	r3, fp
20007982:	2200      	movs	r2, #0
20007984:	f843 2b04 	str.w	r2, [r3], #4
20007988:	4299      	cmp	r1, r3
2000798a:	d8fb      	bhi.n	20007984 <__multiply+0x4c>
2000798c:	eb06 0888 	add.w	r8, r6, r8, lsl #2
20007990:	f106 0914 	add.w	r9, r6, #20
20007994:	f108 0814 	add.w	r8, r8, #20
20007998:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
2000799c:	3514      	adds	r5, #20
2000799e:	45c1      	cmp	r9, r8
200079a0:	f8cd 8004 	str.w	r8, [sp, #4]
200079a4:	f10c 0c14 	add.w	ip, ip, #20
200079a8:	9502      	str	r5, [sp, #8]
200079aa:	d24b      	bcs.n	20007a44 <__multiply+0x10c>
200079ac:	f04f 0a00 	mov.w	sl, #0
200079b0:	9405      	str	r4, [sp, #20]
200079b2:	f859 400a 	ldr.w	r4, [r9, sl]
200079b6:	eb0a 080b 	add.w	r8, sl, fp
200079ba:	b2a0      	uxth	r0, r4
200079bc:	b1d8      	cbz	r0, 200079f6 <__multiply+0xbe>
200079be:	9a02      	ldr	r2, [sp, #8]
200079c0:	4643      	mov	r3, r8
200079c2:	2400      	movs	r4, #0
200079c4:	f852 5b04 	ldr.w	r5, [r2], #4
200079c8:	6819      	ldr	r1, [r3, #0]
200079ca:	b2af      	uxth	r7, r5
200079cc:	0c2d      	lsrs	r5, r5, #16
200079ce:	b28e      	uxth	r6, r1
200079d0:	0c09      	lsrs	r1, r1, #16
200079d2:	fb00 6607 	mla	r6, r0, r7, r6
200079d6:	fb00 1105 	mla	r1, r0, r5, r1
200079da:	1936      	adds	r6, r6, r4
200079dc:	eb01 4116 	add.w	r1, r1, r6, lsr #16
200079e0:	b2b6      	uxth	r6, r6
200079e2:	0c0c      	lsrs	r4, r1, #16
200079e4:	4594      	cmp	ip, r2
200079e6:	ea46 4601 	orr.w	r6, r6, r1, lsl #16
200079ea:	f843 6b04 	str.w	r6, [r3], #4
200079ee:	d8e9      	bhi.n	200079c4 <__multiply+0x8c>
200079f0:	601c      	str	r4, [r3, #0]
200079f2:	f859 400a 	ldr.w	r4, [r9, sl]
200079f6:	0c24      	lsrs	r4, r4, #16
200079f8:	d01c      	beq.n	20007a34 <__multiply+0xfc>
200079fa:	f85b 200a 	ldr.w	r2, [fp, sl]
200079fe:	4641      	mov	r1, r8
20007a00:	9b02      	ldr	r3, [sp, #8]
20007a02:	2500      	movs	r5, #0
20007a04:	4610      	mov	r0, r2
20007a06:	881e      	ldrh	r6, [r3, #0]
20007a08:	b297      	uxth	r7, r2
20007a0a:	fb06 5504 	mla	r5, r6, r4, r5
20007a0e:	eb05 4510 	add.w	r5, r5, r0, lsr #16
20007a12:	ea47 4705 	orr.w	r7, r7, r5, lsl #16
20007a16:	600f      	str	r7, [r1, #0]
20007a18:	f851 0f04 	ldr.w	r0, [r1, #4]!
20007a1c:	f853 2b04 	ldr.w	r2, [r3], #4
20007a20:	b286      	uxth	r6, r0
20007a22:	0c12      	lsrs	r2, r2, #16
20007a24:	fb02 6204 	mla	r2, r2, r4, r6
20007a28:	eb02 4215 	add.w	r2, r2, r5, lsr #16
20007a2c:	0c15      	lsrs	r5, r2, #16
20007a2e:	459c      	cmp	ip, r3
20007a30:	d8e9      	bhi.n	20007a06 <__multiply+0xce>
20007a32:	600a      	str	r2, [r1, #0]
20007a34:	f10a 0a04 	add.w	sl, sl, #4
20007a38:	9a01      	ldr	r2, [sp, #4]
20007a3a:	eb0a 0309 	add.w	r3, sl, r9
20007a3e:	429a      	cmp	r2, r3
20007a40:	d8b7      	bhi.n	200079b2 <__multiply+0x7a>
20007a42:	9c05      	ldr	r4, [sp, #20]
20007a44:	2c00      	cmp	r4, #0
20007a46:	dd0b      	ble.n	20007a60 <__multiply+0x128>
20007a48:	9a04      	ldr	r2, [sp, #16]
20007a4a:	f852 3c04 	ldr.w	r3, [r2, #-4]
20007a4e:	b93b      	cbnz	r3, 20007a60 <__multiply+0x128>
20007a50:	4613      	mov	r3, r2
20007a52:	e003      	b.n	20007a5c <__multiply+0x124>
20007a54:	f853 2c08 	ldr.w	r2, [r3, #-8]
20007a58:	3b04      	subs	r3, #4
20007a5a:	b90a      	cbnz	r2, 20007a60 <__multiply+0x128>
20007a5c:	3c01      	subs	r4, #1
20007a5e:	d1f9      	bne.n	20007a54 <__multiply+0x11c>
20007a60:	9b03      	ldr	r3, [sp, #12]
20007a62:	4618      	mov	r0, r3
20007a64:	611c      	str	r4, [r3, #16]
20007a66:	b007      	add	sp, #28
20007a68:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

20007a6c <__i2b>:
20007a6c:	b510      	push	{r4, lr}
20007a6e:	460c      	mov	r4, r1
20007a70:	2101      	movs	r1, #1
20007a72:	f7ff fde9 	bl	20007648 <_Balloc>
20007a76:	2201      	movs	r2, #1
20007a78:	6144      	str	r4, [r0, #20]
20007a7a:	6102      	str	r2, [r0, #16]
20007a7c:	bd10      	pop	{r4, pc}
20007a7e:	bf00      	nop

20007a80 <__multadd>:
20007a80:	e92d 45f0 	stmdb	sp!, {r4, r5, r6, r7, r8, sl, lr}
20007a84:	460d      	mov	r5, r1
20007a86:	2100      	movs	r1, #0
20007a88:	4606      	mov	r6, r0
20007a8a:	692c      	ldr	r4, [r5, #16]
20007a8c:	b083      	sub	sp, #12
20007a8e:	f105 0814 	add.w	r8, r5, #20
20007a92:	4608      	mov	r0, r1
20007a94:	f858 7001 	ldr.w	r7, [r8, r1]
20007a98:	3001      	adds	r0, #1
20007a9a:	fa1f fa87 	uxth.w	sl, r7
20007a9e:	ea4f 4c17 	mov.w	ip, r7, lsr #16
20007aa2:	fb0a 3302 	mla	r3, sl, r2, r3
20007aa6:	fb0c fc02 	mul.w	ip, ip, r2
20007aaa:	eb0c 4c13 	add.w	ip, ip, r3, lsr #16
20007aae:	b29b      	uxth	r3, r3
20007ab0:	eb03 430c 	add.w	r3, r3, ip, lsl #16
20007ab4:	f848 3001 	str.w	r3, [r8, r1]
20007ab8:	3104      	adds	r1, #4
20007aba:	4284      	cmp	r4, r0
20007abc:	ea4f 431c 	mov.w	r3, ip, lsr #16
20007ac0:	dce8      	bgt.n	20007a94 <__multadd+0x14>
20007ac2:	b13b      	cbz	r3, 20007ad4 <__multadd+0x54>
20007ac4:	68aa      	ldr	r2, [r5, #8]
20007ac6:	4294      	cmp	r4, r2
20007ac8:	da08      	bge.n	20007adc <__multadd+0x5c>
20007aca:	eb05 0284 	add.w	r2, r5, r4, lsl #2
20007ace:	3401      	adds	r4, #1
20007ad0:	612c      	str	r4, [r5, #16]
20007ad2:	6153      	str	r3, [r2, #20]
20007ad4:	4628      	mov	r0, r5
20007ad6:	b003      	add	sp, #12
20007ad8:	e8bd 85f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, sl, pc}
20007adc:	6869      	ldr	r1, [r5, #4]
20007ade:	4630      	mov	r0, r6
20007ae0:	9301      	str	r3, [sp, #4]
20007ae2:	3101      	adds	r1, #1
20007ae4:	f7ff fdb0 	bl	20007648 <_Balloc>
20007ae8:	692a      	ldr	r2, [r5, #16]
20007aea:	f105 010c 	add.w	r1, r5, #12
20007aee:	3202      	adds	r2, #2
20007af0:	0092      	lsls	r2, r2, #2
20007af2:	4607      	mov	r7, r0
20007af4:	300c      	adds	r0, #12
20007af6:	f7ff fadb 	bl	200070b0 <memcpy>
20007afa:	4629      	mov	r1, r5
20007afc:	4630      	mov	r0, r6
20007afe:	463d      	mov	r5, r7
20007b00:	f7ff fd86 	bl	20007610 <_Bfree>
20007b04:	9b01      	ldr	r3, [sp, #4]
20007b06:	e7e0      	b.n	20007aca <__multadd+0x4a>

20007b08 <__pow5mult>:
20007b08:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
20007b0c:	4615      	mov	r5, r2
20007b0e:	f012 0203 	ands.w	r2, r2, #3
20007b12:	4604      	mov	r4, r0
20007b14:	4688      	mov	r8, r1
20007b16:	d12c      	bne.n	20007b72 <__pow5mult+0x6a>
20007b18:	10ad      	asrs	r5, r5, #2
20007b1a:	d01e      	beq.n	20007b5a <__pow5mult+0x52>
20007b1c:	6a66      	ldr	r6, [r4, #36]	; 0x24
20007b1e:	2e00      	cmp	r6, #0
20007b20:	d034      	beq.n	20007b8c <__pow5mult+0x84>
20007b22:	68b7      	ldr	r7, [r6, #8]
20007b24:	2f00      	cmp	r7, #0
20007b26:	d03b      	beq.n	20007ba0 <__pow5mult+0x98>
20007b28:	f015 0f01 	tst.w	r5, #1
20007b2c:	d108      	bne.n	20007b40 <__pow5mult+0x38>
20007b2e:	106d      	asrs	r5, r5, #1
20007b30:	d013      	beq.n	20007b5a <__pow5mult+0x52>
20007b32:	683e      	ldr	r6, [r7, #0]
20007b34:	b1a6      	cbz	r6, 20007b60 <__pow5mult+0x58>
20007b36:	4630      	mov	r0, r6
20007b38:	4607      	mov	r7, r0
20007b3a:	f015 0f01 	tst.w	r5, #1
20007b3e:	d0f6      	beq.n	20007b2e <__pow5mult+0x26>
20007b40:	4641      	mov	r1, r8
20007b42:	463a      	mov	r2, r7
20007b44:	4620      	mov	r0, r4
20007b46:	f7ff fef7 	bl	20007938 <__multiply>
20007b4a:	4641      	mov	r1, r8
20007b4c:	4606      	mov	r6, r0
20007b4e:	4620      	mov	r0, r4
20007b50:	f7ff fd5e 	bl	20007610 <_Bfree>
20007b54:	106d      	asrs	r5, r5, #1
20007b56:	46b0      	mov	r8, r6
20007b58:	d1eb      	bne.n	20007b32 <__pow5mult+0x2a>
20007b5a:	4640      	mov	r0, r8
20007b5c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
20007b60:	4639      	mov	r1, r7
20007b62:	463a      	mov	r2, r7
20007b64:	4620      	mov	r0, r4
20007b66:	f7ff fee7 	bl	20007938 <__multiply>
20007b6a:	6038      	str	r0, [r7, #0]
20007b6c:	4607      	mov	r7, r0
20007b6e:	6006      	str	r6, [r0, #0]
20007b70:	e7e3      	b.n	20007b3a <__pow5mult+0x32>
20007b72:	f649 0ce0 	movw	ip, #39136	; 0x98e0
20007b76:	2300      	movs	r3, #0
20007b78:	f2c2 0c00 	movt	ip, #8192	; 0x2000
20007b7c:	eb0c 0282 	add.w	r2, ip, r2, lsl #2
20007b80:	f8d2 20c4 	ldr.w	r2, [r2, #196]	; 0xc4
20007b84:	f7ff ff7c 	bl	20007a80 <__multadd>
20007b88:	4680      	mov	r8, r0
20007b8a:	e7c5      	b.n	20007b18 <__pow5mult+0x10>
20007b8c:	2010      	movs	r0, #16
20007b8e:	f7fb fc5d 	bl	2000344c <malloc>
20007b92:	2300      	movs	r3, #0
20007b94:	4606      	mov	r6, r0
20007b96:	6260      	str	r0, [r4, #36]	; 0x24
20007b98:	60c3      	str	r3, [r0, #12]
20007b9a:	6043      	str	r3, [r0, #4]
20007b9c:	6083      	str	r3, [r0, #8]
20007b9e:	6003      	str	r3, [r0, #0]
20007ba0:	4620      	mov	r0, r4
20007ba2:	f240 2171 	movw	r1, #625	; 0x271
20007ba6:	f7ff ff61 	bl	20007a6c <__i2b>
20007baa:	2300      	movs	r3, #0
20007bac:	60b0      	str	r0, [r6, #8]
20007bae:	4607      	mov	r7, r0
20007bb0:	6003      	str	r3, [r0, #0]
20007bb2:	e7b9      	b.n	20007b28 <__pow5mult+0x20>

20007bb4 <__s2b>:
20007bb4:	e92d 45f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, sl, lr}
20007bb8:	461e      	mov	r6, r3
20007bba:	f648 6339 	movw	r3, #36409	; 0x8e39
20007bbe:	f106 0c08 	add.w	ip, r6, #8
20007bc2:	f6c3 03e3 	movt	r3, #14563	; 0x38e3
20007bc6:	4688      	mov	r8, r1
20007bc8:	4605      	mov	r5, r0
20007bca:	4617      	mov	r7, r2
20007bcc:	fb83 130c 	smull	r1, r3, r3, ip
20007bd0:	ea4f 7cec 	mov.w	ip, ip, asr #31
20007bd4:	ebcc 0c63 	rsb	ip, ip, r3, asr #1
20007bd8:	f1bc 0f01 	cmp.w	ip, #1
20007bdc:	dd35      	ble.n	20007c4a <__s2b+0x96>
20007bde:	2100      	movs	r1, #0
20007be0:	2201      	movs	r2, #1
20007be2:	0052      	lsls	r2, r2, #1
20007be4:	3101      	adds	r1, #1
20007be6:	4594      	cmp	ip, r2
20007be8:	dcfb      	bgt.n	20007be2 <__s2b+0x2e>
20007bea:	4628      	mov	r0, r5
20007bec:	f7ff fd2c 	bl	20007648 <_Balloc>
20007bf0:	9b08      	ldr	r3, [sp, #32]
20007bf2:	6143      	str	r3, [r0, #20]
20007bf4:	2301      	movs	r3, #1
20007bf6:	2f09      	cmp	r7, #9
20007bf8:	6103      	str	r3, [r0, #16]
20007bfa:	dd22      	ble.n	20007c42 <__s2b+0x8e>
20007bfc:	f108 0a09 	add.w	sl, r8, #9
20007c00:	2409      	movs	r4, #9
20007c02:	f818 3004 	ldrb.w	r3, [r8, r4]
20007c06:	4601      	mov	r1, r0
20007c08:	220a      	movs	r2, #10
20007c0a:	3401      	adds	r4, #1
20007c0c:	3b30      	subs	r3, #48	; 0x30
20007c0e:	4628      	mov	r0, r5
20007c10:	f7ff ff36 	bl	20007a80 <__multadd>
20007c14:	42a7      	cmp	r7, r4
20007c16:	dcf4      	bgt.n	20007c02 <__s2b+0x4e>
20007c18:	eb0a 0807 	add.w	r8, sl, r7
20007c1c:	f1a8 0808 	sub.w	r8, r8, #8
20007c20:	42be      	cmp	r6, r7
20007c22:	dd0c      	ble.n	20007c3e <__s2b+0x8a>
20007c24:	2400      	movs	r4, #0
20007c26:	f818 3004 	ldrb.w	r3, [r8, r4]
20007c2a:	4601      	mov	r1, r0
20007c2c:	3401      	adds	r4, #1
20007c2e:	220a      	movs	r2, #10
20007c30:	3b30      	subs	r3, #48	; 0x30
20007c32:	4628      	mov	r0, r5
20007c34:	f7ff ff24 	bl	20007a80 <__multadd>
20007c38:	19e3      	adds	r3, r4, r7
20007c3a:	429e      	cmp	r6, r3
20007c3c:	dcf3      	bgt.n	20007c26 <__s2b+0x72>
20007c3e:	e8bd 85f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, sl, pc}
20007c42:	f108 080a 	add.w	r8, r8, #10
20007c46:	2709      	movs	r7, #9
20007c48:	e7ea      	b.n	20007c20 <__s2b+0x6c>
20007c4a:	2100      	movs	r1, #0
20007c4c:	e7cd      	b.n	20007bea <__s2b+0x36>
20007c4e:	bf00      	nop

20007c50 <_realloc_r>:
20007c50:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
20007c54:	4691      	mov	r9, r2
20007c56:	b083      	sub	sp, #12
20007c58:	4607      	mov	r7, r0
20007c5a:	460e      	mov	r6, r1
20007c5c:	2900      	cmp	r1, #0
20007c5e:	f000 813a 	beq.w	20007ed6 <_realloc_r+0x286>
20007c62:	f1a1 0808 	sub.w	r8, r1, #8
20007c66:	f109 040b 	add.w	r4, r9, #11
20007c6a:	f7fb ff33 	bl	20003ad4 <__malloc_lock>
20007c6e:	2c16      	cmp	r4, #22
20007c70:	f8d8 1004 	ldr.w	r1, [r8, #4]
20007c74:	460b      	mov	r3, r1
20007c76:	f200 80a0 	bhi.w	20007dba <_realloc_r+0x16a>
20007c7a:	2210      	movs	r2, #16
20007c7c:	2500      	movs	r5, #0
20007c7e:	4614      	mov	r4, r2
20007c80:	454c      	cmp	r4, r9
20007c82:	bf38      	it	cc
20007c84:	f045 0501 	orrcc.w	r5, r5, #1
20007c88:	2d00      	cmp	r5, #0
20007c8a:	f040 812a 	bne.w	20007ee2 <_realloc_r+0x292>
20007c8e:	f021 0a03 	bic.w	sl, r1, #3
20007c92:	4592      	cmp	sl, r2
20007c94:	bfa2      	ittt	ge
20007c96:	4640      	movge	r0, r8
20007c98:	4655      	movge	r5, sl
20007c9a:	f108 0808 	addge.w	r8, r8, #8
20007c9e:	da75      	bge.n	20007d8c <_realloc_r+0x13c>
20007ca0:	f649 3340 	movw	r3, #39744	; 0x9b40
20007ca4:	eb08 000a 	add.w	r0, r8, sl
20007ca8:	f2c2 0300 	movt	r3, #8192	; 0x2000
20007cac:	f8d3 e008 	ldr.w	lr, [r3, #8]
20007cb0:	4586      	cmp	lr, r0
20007cb2:	f000 811a 	beq.w	20007eea <_realloc_r+0x29a>
20007cb6:	f8d0 c004 	ldr.w	ip, [r0, #4]
20007cba:	f02c 0b01 	bic.w	fp, ip, #1
20007cbe:	4483      	add	fp, r0
20007cc0:	f8db b004 	ldr.w	fp, [fp, #4]
20007cc4:	f01b 0f01 	tst.w	fp, #1
20007cc8:	d07c      	beq.n	20007dc4 <_realloc_r+0x174>
20007cca:	46ac      	mov	ip, r5
20007ccc:	4628      	mov	r0, r5
20007cce:	f011 0f01 	tst.w	r1, #1
20007cd2:	f040 809b 	bne.w	20007e0c <_realloc_r+0x1bc>
20007cd6:	f856 1c08 	ldr.w	r1, [r6, #-8]
20007cda:	ebc1 0b08 	rsb	fp, r1, r8
20007cde:	f8db 5004 	ldr.w	r5, [fp, #4]
20007ce2:	f025 0503 	bic.w	r5, r5, #3
20007ce6:	2800      	cmp	r0, #0
20007ce8:	f000 80dd 	beq.w	20007ea6 <_realloc_r+0x256>
20007cec:	4570      	cmp	r0, lr
20007cee:	f000 811f 	beq.w	20007f30 <_realloc_r+0x2e0>
20007cf2:	eb05 030a 	add.w	r3, r5, sl
20007cf6:	eb0c 0503 	add.w	r5, ip, r3
20007cfa:	4295      	cmp	r5, r2
20007cfc:	bfb8      	it	lt
20007cfe:	461d      	movlt	r5, r3
20007d00:	f2c0 80d2 	blt.w	20007ea8 <_realloc_r+0x258>
20007d04:	6881      	ldr	r1, [r0, #8]
20007d06:	465b      	mov	r3, fp
20007d08:	68c0      	ldr	r0, [r0, #12]
20007d0a:	f1aa 0204 	sub.w	r2, sl, #4
20007d0e:	2a24      	cmp	r2, #36	; 0x24
20007d10:	6081      	str	r1, [r0, #8]
20007d12:	60c8      	str	r0, [r1, #12]
20007d14:	f853 1f08 	ldr.w	r1, [r3, #8]!
20007d18:	f8db 000c 	ldr.w	r0, [fp, #12]
20007d1c:	6081      	str	r1, [r0, #8]
20007d1e:	60c8      	str	r0, [r1, #12]
20007d20:	f200 80d0 	bhi.w	20007ec4 <_realloc_r+0x274>
20007d24:	2a13      	cmp	r2, #19
20007d26:	469c      	mov	ip, r3
20007d28:	d921      	bls.n	20007d6e <_realloc_r+0x11e>
20007d2a:	4631      	mov	r1, r6
20007d2c:	f10b 0c10 	add.w	ip, fp, #16
20007d30:	f851 0b04 	ldr.w	r0, [r1], #4
20007d34:	f8cb 0008 	str.w	r0, [fp, #8]
20007d38:	6870      	ldr	r0, [r6, #4]
20007d3a:	1d0e      	adds	r6, r1, #4
20007d3c:	2a1b      	cmp	r2, #27
20007d3e:	f8cb 000c 	str.w	r0, [fp, #12]
20007d42:	d914      	bls.n	20007d6e <_realloc_r+0x11e>
20007d44:	6848      	ldr	r0, [r1, #4]
20007d46:	1d31      	adds	r1, r6, #4
20007d48:	f10b 0c18 	add.w	ip, fp, #24
20007d4c:	f8cb 0010 	str.w	r0, [fp, #16]
20007d50:	6870      	ldr	r0, [r6, #4]
20007d52:	1d0e      	adds	r6, r1, #4
20007d54:	2a24      	cmp	r2, #36	; 0x24
20007d56:	f8cb 0014 	str.w	r0, [fp, #20]
20007d5a:	d108      	bne.n	20007d6e <_realloc_r+0x11e>
20007d5c:	684a      	ldr	r2, [r1, #4]
20007d5e:	f10b 0c20 	add.w	ip, fp, #32
20007d62:	f8cb 2018 	str.w	r2, [fp, #24]
20007d66:	6872      	ldr	r2, [r6, #4]
20007d68:	3608      	adds	r6, #8
20007d6a:	f8cb 201c 	str.w	r2, [fp, #28]
20007d6e:	4631      	mov	r1, r6
20007d70:	4698      	mov	r8, r3
20007d72:	4662      	mov	r2, ip
20007d74:	4658      	mov	r0, fp
20007d76:	f851 3b04 	ldr.w	r3, [r1], #4
20007d7a:	f842 3b04 	str.w	r3, [r2], #4
20007d7e:	6873      	ldr	r3, [r6, #4]
20007d80:	f8cc 3004 	str.w	r3, [ip, #4]
20007d84:	684b      	ldr	r3, [r1, #4]
20007d86:	6053      	str	r3, [r2, #4]
20007d88:	f8db 3004 	ldr.w	r3, [fp, #4]
20007d8c:	ebc4 0c05 	rsb	ip, r4, r5
20007d90:	f1bc 0f0f 	cmp.w	ip, #15
20007d94:	d826      	bhi.n	20007de4 <_realloc_r+0x194>
20007d96:	1942      	adds	r2, r0, r5
20007d98:	f003 0301 	and.w	r3, r3, #1
20007d9c:	ea43 0505 	orr.w	r5, r3, r5
20007da0:	6045      	str	r5, [r0, #4]
20007da2:	6853      	ldr	r3, [r2, #4]
20007da4:	f043 0301 	orr.w	r3, r3, #1
20007da8:	6053      	str	r3, [r2, #4]
20007daa:	4638      	mov	r0, r7
20007dac:	4645      	mov	r5, r8
20007dae:	f7fb fe93 	bl	20003ad8 <__malloc_unlock>
20007db2:	4628      	mov	r0, r5
20007db4:	b003      	add	sp, #12
20007db6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
20007dba:	f024 0407 	bic.w	r4, r4, #7
20007dbe:	4622      	mov	r2, r4
20007dc0:	0fe5      	lsrs	r5, r4, #31
20007dc2:	e75d      	b.n	20007c80 <_realloc_r+0x30>
20007dc4:	f02c 0c03 	bic.w	ip, ip, #3
20007dc8:	eb0c 050a 	add.w	r5, ip, sl
20007dcc:	4295      	cmp	r5, r2
20007dce:	f6ff af7e 	blt.w	20007cce <_realloc_r+0x7e>
20007dd2:	6882      	ldr	r2, [r0, #8]
20007dd4:	460b      	mov	r3, r1
20007dd6:	68c1      	ldr	r1, [r0, #12]
20007dd8:	4640      	mov	r0, r8
20007dda:	f108 0808 	add.w	r8, r8, #8
20007dde:	608a      	str	r2, [r1, #8]
20007de0:	60d1      	str	r1, [r2, #12]
20007de2:	e7d3      	b.n	20007d8c <_realloc_r+0x13c>
20007de4:	1901      	adds	r1, r0, r4
20007de6:	f003 0301 	and.w	r3, r3, #1
20007dea:	eb01 020c 	add.w	r2, r1, ip
20007dee:	ea43 0404 	orr.w	r4, r3, r4
20007df2:	f04c 0301 	orr.w	r3, ip, #1
20007df6:	6044      	str	r4, [r0, #4]
20007df8:	604b      	str	r3, [r1, #4]
20007dfa:	4638      	mov	r0, r7
20007dfc:	6853      	ldr	r3, [r2, #4]
20007dfe:	3108      	adds	r1, #8
20007e00:	f043 0301 	orr.w	r3, r3, #1
20007e04:	6053      	str	r3, [r2, #4]
20007e06:	f7fe fda7 	bl	20006958 <_free_r>
20007e0a:	e7ce      	b.n	20007daa <_realloc_r+0x15a>
20007e0c:	4649      	mov	r1, r9
20007e0e:	4638      	mov	r0, r7
20007e10:	f7fb fb24 	bl	2000345c <_malloc_r>
20007e14:	4605      	mov	r5, r0
20007e16:	2800      	cmp	r0, #0
20007e18:	d041      	beq.n	20007e9e <_realloc_r+0x24e>
20007e1a:	f8d8 3004 	ldr.w	r3, [r8, #4]
20007e1e:	f1a0 0208 	sub.w	r2, r0, #8
20007e22:	f023 0101 	bic.w	r1, r3, #1
20007e26:	4441      	add	r1, r8
20007e28:	428a      	cmp	r2, r1
20007e2a:	f000 80d7 	beq.w	20007fdc <_realloc_r+0x38c>
20007e2e:	f1aa 0204 	sub.w	r2, sl, #4
20007e32:	4631      	mov	r1, r6
20007e34:	2a24      	cmp	r2, #36	; 0x24
20007e36:	d878      	bhi.n	20007f2a <_realloc_r+0x2da>
20007e38:	2a13      	cmp	r2, #19
20007e3a:	4603      	mov	r3, r0
20007e3c:	d921      	bls.n	20007e82 <_realloc_r+0x232>
20007e3e:	4634      	mov	r4, r6
20007e40:	f854 3b04 	ldr.w	r3, [r4], #4
20007e44:	1d21      	adds	r1, r4, #4
20007e46:	f840 3b04 	str.w	r3, [r0], #4
20007e4a:	1d03      	adds	r3, r0, #4
20007e4c:	f8d6 c004 	ldr.w	ip, [r6, #4]
20007e50:	2a1b      	cmp	r2, #27
20007e52:	f8c5 c004 	str.w	ip, [r5, #4]
20007e56:	d914      	bls.n	20007e82 <_realloc_r+0x232>
20007e58:	f8d4 e004 	ldr.w	lr, [r4, #4]
20007e5c:	1d1c      	adds	r4, r3, #4
20007e5e:	f101 0c04 	add.w	ip, r1, #4
20007e62:	f8c0 e004 	str.w	lr, [r0, #4]
20007e66:	6848      	ldr	r0, [r1, #4]
20007e68:	f10c 0104 	add.w	r1, ip, #4
20007e6c:	6058      	str	r0, [r3, #4]
20007e6e:	1d23      	adds	r3, r4, #4
20007e70:	2a24      	cmp	r2, #36	; 0x24
20007e72:	d106      	bne.n	20007e82 <_realloc_r+0x232>
20007e74:	f8dc 2004 	ldr.w	r2, [ip, #4]
20007e78:	6062      	str	r2, [r4, #4]
20007e7a:	684a      	ldr	r2, [r1, #4]
20007e7c:	3108      	adds	r1, #8
20007e7e:	605a      	str	r2, [r3, #4]
20007e80:	3308      	adds	r3, #8
20007e82:	4608      	mov	r0, r1
20007e84:	461a      	mov	r2, r3
20007e86:	f850 4b04 	ldr.w	r4, [r0], #4
20007e8a:	f842 4b04 	str.w	r4, [r2], #4
20007e8e:	6849      	ldr	r1, [r1, #4]
20007e90:	6059      	str	r1, [r3, #4]
20007e92:	6843      	ldr	r3, [r0, #4]
20007e94:	6053      	str	r3, [r2, #4]
20007e96:	4631      	mov	r1, r6
20007e98:	4638      	mov	r0, r7
20007e9a:	f7fe fd5d 	bl	20006958 <_free_r>
20007e9e:	4638      	mov	r0, r7
20007ea0:	f7fb fe1a 	bl	20003ad8 <__malloc_unlock>
20007ea4:	e785      	b.n	20007db2 <_realloc_r+0x162>
20007ea6:	4455      	add	r5, sl
20007ea8:	4295      	cmp	r5, r2
20007eaa:	dbaf      	blt.n	20007e0c <_realloc_r+0x1bc>
20007eac:	465b      	mov	r3, fp
20007eae:	f8db 000c 	ldr.w	r0, [fp, #12]
20007eb2:	f1aa 0204 	sub.w	r2, sl, #4
20007eb6:	f853 1f08 	ldr.w	r1, [r3, #8]!
20007eba:	2a24      	cmp	r2, #36	; 0x24
20007ebc:	6081      	str	r1, [r0, #8]
20007ebe:	60c8      	str	r0, [r1, #12]
20007ec0:	f67f af30 	bls.w	20007d24 <_realloc_r+0xd4>
20007ec4:	4618      	mov	r0, r3
20007ec6:	4631      	mov	r1, r6
20007ec8:	4698      	mov	r8, r3
20007eca:	f7ff f9b9 	bl	20007240 <memmove>
20007ece:	4658      	mov	r0, fp
20007ed0:	f8db 3004 	ldr.w	r3, [fp, #4]
20007ed4:	e75a      	b.n	20007d8c <_realloc_r+0x13c>
20007ed6:	4611      	mov	r1, r2
20007ed8:	b003      	add	sp, #12
20007eda:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
20007ede:	f7fb babd 	b.w	2000345c <_malloc_r>
20007ee2:	230c      	movs	r3, #12
20007ee4:	2500      	movs	r5, #0
20007ee6:	603b      	str	r3, [r7, #0]
20007ee8:	e763      	b.n	20007db2 <_realloc_r+0x162>
20007eea:	f8de 5004 	ldr.w	r5, [lr, #4]
20007eee:	f104 0b10 	add.w	fp, r4, #16
20007ef2:	f025 0c03 	bic.w	ip, r5, #3
20007ef6:	eb0c 000a 	add.w	r0, ip, sl
20007efa:	4558      	cmp	r0, fp
20007efc:	bfb8      	it	lt
20007efe:	4670      	movlt	r0, lr
20007f00:	f6ff aee5 	blt.w	20007cce <_realloc_r+0x7e>
20007f04:	eb08 0204 	add.w	r2, r8, r4
20007f08:	1b01      	subs	r1, r0, r4
20007f0a:	f041 0101 	orr.w	r1, r1, #1
20007f0e:	609a      	str	r2, [r3, #8]
20007f10:	6051      	str	r1, [r2, #4]
20007f12:	4638      	mov	r0, r7
20007f14:	f8d8 1004 	ldr.w	r1, [r8, #4]
20007f18:	4635      	mov	r5, r6
20007f1a:	f001 0301 	and.w	r3, r1, #1
20007f1e:	431c      	orrs	r4, r3
20007f20:	f8c8 4004 	str.w	r4, [r8, #4]
20007f24:	f7fb fdd8 	bl	20003ad8 <__malloc_unlock>
20007f28:	e743      	b.n	20007db2 <_realloc_r+0x162>
20007f2a:	f7ff f989 	bl	20007240 <memmove>
20007f2e:	e7b2      	b.n	20007e96 <_realloc_r+0x246>
20007f30:	4455      	add	r5, sl
20007f32:	f104 0110 	add.w	r1, r4, #16
20007f36:	44ac      	add	ip, r5
20007f38:	458c      	cmp	ip, r1
20007f3a:	dbb5      	blt.n	20007ea8 <_realloc_r+0x258>
20007f3c:	465d      	mov	r5, fp
20007f3e:	f8db 000c 	ldr.w	r0, [fp, #12]
20007f42:	f1aa 0204 	sub.w	r2, sl, #4
20007f46:	f855 1f08 	ldr.w	r1, [r5, #8]!
20007f4a:	2a24      	cmp	r2, #36	; 0x24
20007f4c:	6081      	str	r1, [r0, #8]
20007f4e:	60c8      	str	r0, [r1, #12]
20007f50:	d84c      	bhi.n	20007fec <_realloc_r+0x39c>
20007f52:	2a13      	cmp	r2, #19
20007f54:	4628      	mov	r0, r5
20007f56:	d924      	bls.n	20007fa2 <_realloc_r+0x352>
20007f58:	4631      	mov	r1, r6
20007f5a:	f10b 0010 	add.w	r0, fp, #16
20007f5e:	f851 eb04 	ldr.w	lr, [r1], #4
20007f62:	f8cb e008 	str.w	lr, [fp, #8]
20007f66:	f8d6 e004 	ldr.w	lr, [r6, #4]
20007f6a:	1d0e      	adds	r6, r1, #4
20007f6c:	2a1b      	cmp	r2, #27
20007f6e:	f8cb e00c 	str.w	lr, [fp, #12]
20007f72:	d916      	bls.n	20007fa2 <_realloc_r+0x352>
20007f74:	f8d1 e004 	ldr.w	lr, [r1, #4]
20007f78:	1d31      	adds	r1, r6, #4
20007f7a:	f10b 0018 	add.w	r0, fp, #24
20007f7e:	f8cb e010 	str.w	lr, [fp, #16]
20007f82:	f8d6 e004 	ldr.w	lr, [r6, #4]
20007f86:	1d0e      	adds	r6, r1, #4
20007f88:	2a24      	cmp	r2, #36	; 0x24
20007f8a:	f8cb e014 	str.w	lr, [fp, #20]
20007f8e:	d108      	bne.n	20007fa2 <_realloc_r+0x352>
20007f90:	684a      	ldr	r2, [r1, #4]
20007f92:	f10b 0020 	add.w	r0, fp, #32
20007f96:	f8cb 2018 	str.w	r2, [fp, #24]
20007f9a:	6872      	ldr	r2, [r6, #4]
20007f9c:	3608      	adds	r6, #8
20007f9e:	f8cb 201c 	str.w	r2, [fp, #28]
20007fa2:	4631      	mov	r1, r6
20007fa4:	4602      	mov	r2, r0
20007fa6:	f851 eb04 	ldr.w	lr, [r1], #4
20007faa:	f842 eb04 	str.w	lr, [r2], #4
20007fae:	6876      	ldr	r6, [r6, #4]
20007fb0:	6046      	str	r6, [r0, #4]
20007fb2:	6849      	ldr	r1, [r1, #4]
20007fb4:	6051      	str	r1, [r2, #4]
20007fb6:	eb0b 0204 	add.w	r2, fp, r4
20007fba:	ebc4 010c 	rsb	r1, r4, ip
20007fbe:	f041 0101 	orr.w	r1, r1, #1
20007fc2:	609a      	str	r2, [r3, #8]
20007fc4:	6051      	str	r1, [r2, #4]
20007fc6:	4638      	mov	r0, r7
20007fc8:	f8db 1004 	ldr.w	r1, [fp, #4]
20007fcc:	f001 0301 	and.w	r3, r1, #1
20007fd0:	431c      	orrs	r4, r3
20007fd2:	f8cb 4004 	str.w	r4, [fp, #4]
20007fd6:	f7fb fd7f 	bl	20003ad8 <__malloc_unlock>
20007fda:	e6ea      	b.n	20007db2 <_realloc_r+0x162>
20007fdc:	6855      	ldr	r5, [r2, #4]
20007fde:	4640      	mov	r0, r8
20007fe0:	f108 0808 	add.w	r8, r8, #8
20007fe4:	f025 0503 	bic.w	r5, r5, #3
20007fe8:	4455      	add	r5, sl
20007fea:	e6cf      	b.n	20007d8c <_realloc_r+0x13c>
20007fec:	4631      	mov	r1, r6
20007fee:	4628      	mov	r0, r5
20007ff0:	9300      	str	r3, [sp, #0]
20007ff2:	f8cd c004 	str.w	ip, [sp, #4]
20007ff6:	f7ff f923 	bl	20007240 <memmove>
20007ffa:	f8dd c004 	ldr.w	ip, [sp, #4]
20007ffe:	9b00      	ldr	r3, [sp, #0]
20008000:	e7d9      	b.n	20007fb6 <_realloc_r+0x366>
20008002:	bf00      	nop

20008004 <__isinfd>:
20008004:	4602      	mov	r2, r0
20008006:	4240      	negs	r0, r0
20008008:	ea40 0302 	orr.w	r3, r0, r2
2000800c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
20008010:	ea41 73d3 	orr.w	r3, r1, r3, lsr #31
20008014:	f1c3 43fe 	rsb	r3, r3, #2130706432	; 0x7f000000
20008018:	f503 0370 	add.w	r3, r3, #15728640	; 0xf00000
2000801c:	4258      	negs	r0, r3
2000801e:	ea40 0303 	orr.w	r3, r0, r3
20008022:	17d8      	asrs	r0, r3, #31
20008024:	3001      	adds	r0, #1
20008026:	4770      	bx	lr

20008028 <__isnand>:
20008028:	4602      	mov	r2, r0
2000802a:	4240      	negs	r0, r0
2000802c:	4310      	orrs	r0, r2
2000802e:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
20008032:	ea41 70d0 	orr.w	r0, r1, r0, lsr #31
20008036:	f1c0 40fe 	rsb	r0, r0, #2130706432	; 0x7f000000
2000803a:	f500 0070 	add.w	r0, r0, #15728640	; 0xf00000
2000803e:	0fc0      	lsrs	r0, r0, #31
20008040:	4770      	bx	lr
20008042:	bf00      	nop

20008044 <__sclose>:
20008044:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
20008048:	f000 b990 	b.w	2000836c <_close_r>

2000804c <__sseek>:
2000804c:	b510      	push	{r4, lr}
2000804e:	460c      	mov	r4, r1
20008050:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
20008054:	f000 fa2e 	bl	200084b4 <_lseek_r>
20008058:	89a3      	ldrh	r3, [r4, #12]
2000805a:	f1b0 3fff 	cmp.w	r0, #4294967295
2000805e:	bf15      	itete	ne
20008060:	6560      	strne	r0, [r4, #84]	; 0x54
20008062:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
20008066:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
2000806a:	81a3      	strheq	r3, [r4, #12]
2000806c:	bf18      	it	ne
2000806e:	81a3      	strhne	r3, [r4, #12]
20008070:	bd10      	pop	{r4, pc}
20008072:	bf00      	nop

20008074 <__swrite>:
20008074:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
20008078:	461d      	mov	r5, r3
2000807a:	898b      	ldrh	r3, [r1, #12]
2000807c:	460c      	mov	r4, r1
2000807e:	4616      	mov	r6, r2
20008080:	4607      	mov	r7, r0
20008082:	f413 7f80 	tst.w	r3, #256	; 0x100
20008086:	d006      	beq.n	20008096 <__swrite+0x22>
20008088:	2302      	movs	r3, #2
2000808a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
2000808e:	2200      	movs	r2, #0
20008090:	f000 fa10 	bl	200084b4 <_lseek_r>
20008094:	89a3      	ldrh	r3, [r4, #12]
20008096:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
2000809a:	4638      	mov	r0, r7
2000809c:	81a3      	strh	r3, [r4, #12]
2000809e:	4632      	mov	r2, r6
200080a0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
200080a4:	462b      	mov	r3, r5
200080a6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
200080aa:	f7f9 b819 	b.w	200010e0 <_write_r>
200080ae:	bf00      	nop

200080b0 <__sread>:
200080b0:	b510      	push	{r4, lr}
200080b2:	460c      	mov	r4, r1
200080b4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
200080b8:	f000 fa12 	bl	200084e0 <_read_r>
200080bc:	2800      	cmp	r0, #0
200080be:	db03      	blt.n	200080c8 <__sread+0x18>
200080c0:	6d63      	ldr	r3, [r4, #84]	; 0x54
200080c2:	181b      	adds	r3, r3, r0
200080c4:	6563      	str	r3, [r4, #84]	; 0x54
200080c6:	bd10      	pop	{r4, pc}
200080c8:	89a3      	ldrh	r3, [r4, #12]
200080ca:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
200080ce:	81a3      	strh	r3, [r4, #12]
200080d0:	bd10      	pop	{r4, pc}
200080d2:	bf00      	nop

200080d4 <strcmp>:
200080d4:	ea80 0201 	eor.w	r2, r0, r1
200080d8:	f012 0f03 	tst.w	r2, #3
200080dc:	d13a      	bne.n	20008154 <strcmp_unaligned>
200080de:	f010 0203 	ands.w	r2, r0, #3
200080e2:	f020 0003 	bic.w	r0, r0, #3
200080e6:	f021 0103 	bic.w	r1, r1, #3
200080ea:	f850 cb04 	ldr.w	ip, [r0], #4
200080ee:	bf08      	it	eq
200080f0:	f851 3b04 	ldreq.w	r3, [r1], #4
200080f4:	d00d      	beq.n	20008112 <strcmp+0x3e>
200080f6:	f082 0203 	eor.w	r2, r2, #3
200080fa:	ea4f 02c2 	mov.w	r2, r2, lsl #3
200080fe:	f06f 437f 	mvn.w	r3, #4278190080	; 0xff000000
20008102:	fa23 f202 	lsr.w	r2, r3, r2
20008106:	f851 3b04 	ldr.w	r3, [r1], #4
2000810a:	ea4c 0c02 	orr.w	ip, ip, r2
2000810e:	ea43 0302 	orr.w	r3, r3, r2
20008112:	bf00      	nop
20008114:	f1ac 3201 	sub.w	r2, ip, #16843009	; 0x1010101
20008118:	459c      	cmp	ip, r3
2000811a:	bf01      	itttt	eq
2000811c:	ea22 020c 	biceq.w	r2, r2, ip
20008120:	f012 3f80 	tsteq.w	r2, #2155905152	; 0x80808080
20008124:	f850 cb04 	ldreq.w	ip, [r0], #4
20008128:	f851 3b04 	ldreq.w	r3, [r1], #4
2000812c:	d0f2      	beq.n	20008114 <strcmp+0x40>
2000812e:	ea4f 600c 	mov.w	r0, ip, lsl #24
20008132:	ea4f 2c1c 	mov.w	ip, ip, lsr #8
20008136:	2801      	cmp	r0, #1
20008138:	bf28      	it	cs
2000813a:	ebb0 6f03 	cmpcs.w	r0, r3, lsl #24
2000813e:	bf08      	it	eq
20008140:	0a1b      	lsreq	r3, r3, #8
20008142:	d0f4      	beq.n	2000812e <strcmp+0x5a>
20008144:	f003 03ff 	and.w	r3, r3, #255	; 0xff
20008148:	ea4f 6010 	mov.w	r0, r0, lsr #24
2000814c:	eba0 0003 	sub.w	r0, r0, r3
20008150:	4770      	bx	lr
20008152:	bf00      	nop

20008154 <strcmp_unaligned>:
20008154:	f010 0f03 	tst.w	r0, #3
20008158:	d00a      	beq.n	20008170 <strcmp_unaligned+0x1c>
2000815a:	f810 2b01 	ldrb.w	r2, [r0], #1
2000815e:	f811 3b01 	ldrb.w	r3, [r1], #1
20008162:	2a01      	cmp	r2, #1
20008164:	bf28      	it	cs
20008166:	429a      	cmpcs	r2, r3
20008168:	d0f4      	beq.n	20008154 <strcmp_unaligned>
2000816a:	eba2 0003 	sub.w	r0, r2, r3
2000816e:	4770      	bx	lr
20008170:	f84d 5d04 	str.w	r5, [sp, #-4]!
20008174:	f84d 4d04 	str.w	r4, [sp, #-4]!
20008178:	f04f 0201 	mov.w	r2, #1
2000817c:	ea42 2202 	orr.w	r2, r2, r2, lsl #8
20008180:	ea42 4202 	orr.w	r2, r2, r2, lsl #16
20008184:	f001 0c03 	and.w	ip, r1, #3
20008188:	f021 0103 	bic.w	r1, r1, #3
2000818c:	f850 4b04 	ldr.w	r4, [r0], #4
20008190:	f851 5b04 	ldr.w	r5, [r1], #4
20008194:	f1bc 0f02 	cmp.w	ip, #2
20008198:	d026      	beq.n	200081e8 <strcmp_unaligned+0x94>
2000819a:	d84b      	bhi.n	20008234 <strcmp_unaligned+0xe0>
2000819c:	f024 4c7f 	bic.w	ip, r4, #4278190080	; 0xff000000
200081a0:	ebbc 2f15 	cmp.w	ip, r5, lsr #8
200081a4:	eba4 0302 	sub.w	r3, r4, r2
200081a8:	ea23 0304 	bic.w	r3, r3, r4
200081ac:	d10d      	bne.n	200081ca <strcmp_unaligned+0x76>
200081ae:	ea13 13c2 	ands.w	r3, r3, r2, lsl #7
200081b2:	bf08      	it	eq
200081b4:	f851 5b04 	ldreq.w	r5, [r1], #4
200081b8:	d10a      	bne.n	200081d0 <strcmp_unaligned+0x7c>
200081ba:	ea8c 0c04 	eor.w	ip, ip, r4
200081be:	ebbc 6f05 	cmp.w	ip, r5, lsl #24
200081c2:	d10c      	bne.n	200081de <strcmp_unaligned+0x8a>
200081c4:	f850 4b04 	ldr.w	r4, [r0], #4
200081c8:	e7e8      	b.n	2000819c <strcmp_unaligned+0x48>
200081ca:	ea4f 2515 	mov.w	r5, r5, lsr #8
200081ce:	e05c      	b.n	2000828a <strcmp_unaligned+0x136>
200081d0:	f033 437f 	bics.w	r3, r3, #4278190080	; 0xff000000
200081d4:	d152      	bne.n	2000827c <strcmp_unaligned+0x128>
200081d6:	780d      	ldrb	r5, [r1, #0]
200081d8:	ea4f 6c14 	mov.w	ip, r4, lsr #24
200081dc:	e055      	b.n	2000828a <strcmp_unaligned+0x136>
200081de:	ea4f 6c14 	mov.w	ip, r4, lsr #24
200081e2:	f005 05ff 	and.w	r5, r5, #255	; 0xff
200081e6:	e050      	b.n	2000828a <strcmp_unaligned+0x136>
200081e8:	ea4f 4c04 	mov.w	ip, r4, lsl #16
200081ec:	eba4 0302 	sub.w	r3, r4, r2
200081f0:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
200081f4:	ea23 0304 	bic.w	r3, r3, r4
200081f8:	ebbc 4f15 	cmp.w	ip, r5, lsr #16
200081fc:	d117      	bne.n	2000822e <strcmp_unaligned+0xda>
200081fe:	ea13 13c2 	ands.w	r3, r3, r2, lsl #7
20008202:	bf08      	it	eq
20008204:	f851 5b04 	ldreq.w	r5, [r1], #4
20008208:	d107      	bne.n	2000821a <strcmp_unaligned+0xc6>
2000820a:	ea8c 0c04 	eor.w	ip, ip, r4
2000820e:	ebbc 4f05 	cmp.w	ip, r5, lsl #16
20008212:	d108      	bne.n	20008226 <strcmp_unaligned+0xd2>
20008214:	f850 4b04 	ldr.w	r4, [r0], #4
20008218:	e7e6      	b.n	200081e8 <strcmp_unaligned+0x94>
2000821a:	041b      	lsls	r3, r3, #16
2000821c:	d12e      	bne.n	2000827c <strcmp_unaligned+0x128>
2000821e:	880d      	ldrh	r5, [r1, #0]
20008220:	ea4f 4c14 	mov.w	ip, r4, lsr #16
20008224:	e031      	b.n	2000828a <strcmp_unaligned+0x136>
20008226:	ea4f 4505 	mov.w	r5, r5, lsl #16
2000822a:	ea4f 4c14 	mov.w	ip, r4, lsr #16
2000822e:	ea4f 4515 	mov.w	r5, r5, lsr #16
20008232:	e02a      	b.n	2000828a <strcmp_unaligned+0x136>
20008234:	f004 0cff 	and.w	ip, r4, #255	; 0xff
20008238:	ebbc 6f15 	cmp.w	ip, r5, lsr #24
2000823c:	eba4 0302 	sub.w	r3, r4, r2
20008240:	ea23 0304 	bic.w	r3, r3, r4
20008244:	d10d      	bne.n	20008262 <strcmp_unaligned+0x10e>
20008246:	ea13 13c2 	ands.w	r3, r3, r2, lsl #7
2000824a:	bf08      	it	eq
2000824c:	f851 5b04 	ldreq.w	r5, [r1], #4
20008250:	d10a      	bne.n	20008268 <strcmp_unaligned+0x114>
20008252:	ea8c 0c04 	eor.w	ip, ip, r4
20008256:	ebbc 2f05 	cmp.w	ip, r5, lsl #8
2000825a:	d10a      	bne.n	20008272 <strcmp_unaligned+0x11e>
2000825c:	f850 4b04 	ldr.w	r4, [r0], #4
20008260:	e7e8      	b.n	20008234 <strcmp_unaligned+0xe0>
20008262:	ea4f 6515 	mov.w	r5, r5, lsr #24
20008266:	e010      	b.n	2000828a <strcmp_unaligned+0x136>
20008268:	f014 0fff 	tst.w	r4, #255	; 0xff
2000826c:	d006      	beq.n	2000827c <strcmp_unaligned+0x128>
2000826e:	f851 5b04 	ldr.w	r5, [r1], #4
20008272:	ea4f 2c14 	mov.w	ip, r4, lsr #8
20008276:	f025 457f 	bic.w	r5, r5, #4278190080	; 0xff000000
2000827a:	e006      	b.n	2000828a <strcmp_unaligned+0x136>
2000827c:	f04f 0000 	mov.w	r0, #0
20008280:	f85d 4b04 	ldr.w	r4, [sp], #4
20008284:	f85d 5b04 	ldr.w	r5, [sp], #4
20008288:	4770      	bx	lr
2000828a:	f00c 02ff 	and.w	r2, ip, #255	; 0xff
2000828e:	f005 00ff 	and.w	r0, r5, #255	; 0xff
20008292:	2801      	cmp	r0, #1
20008294:	bf28      	it	cs
20008296:	4290      	cmpcs	r0, r2
20008298:	bf04      	itt	eq
2000829a:	ea4f 2c1c 	moveq.w	ip, ip, lsr #8
2000829e:	0a2d      	lsreq	r5, r5, #8
200082a0:	d0f3      	beq.n	2000828a <strcmp_unaligned+0x136>
200082a2:	eba2 0000 	sub.w	r0, r2, r0
200082a6:	f85d 4b04 	ldr.w	r4, [sp], #4
200082aa:	f85d 5b04 	ldr.w	r5, [sp], #4
200082ae:	4770      	bx	lr

200082b0 <strlen>:
200082b0:	f020 0103 	bic.w	r1, r0, #3
200082b4:	f010 0003 	ands.w	r0, r0, #3
200082b8:	f1c0 0000 	rsb	r0, r0, #0
200082bc:	f851 3b04 	ldr.w	r3, [r1], #4
200082c0:	f100 0c04 	add.w	ip, r0, #4
200082c4:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
200082c8:	f06f 0200 	mvn.w	r2, #0
200082cc:	bf1c      	itt	ne
200082ce:	fa22 f20c 	lsrne.w	r2, r2, ip
200082d2:	4313      	orrne	r3, r2
200082d4:	f04f 0c01 	mov.w	ip, #1
200082d8:	ea4c 2c0c 	orr.w	ip, ip, ip, lsl #8
200082dc:	ea4c 4c0c 	orr.w	ip, ip, ip, lsl #16
200082e0:	eba3 020c 	sub.w	r2, r3, ip
200082e4:	ea22 0203 	bic.w	r2, r2, r3
200082e8:	ea12 12cc 	ands.w	r2, r2, ip, lsl #7
200082ec:	bf04      	itt	eq
200082ee:	f851 3b04 	ldreq.w	r3, [r1], #4
200082f2:	3004      	addeq	r0, #4
200082f4:	d0f4      	beq.n	200082e0 <strlen+0x30>
200082f6:	f013 0fff 	tst.w	r3, #255	; 0xff
200082fa:	bf1f      	itttt	ne
200082fc:	3001      	addne	r0, #1
200082fe:	f413 4f7f 	tstne.w	r3, #65280	; 0xff00
20008302:	3001      	addne	r0, #1
20008304:	f413 0f7f 	tstne.w	r3, #16711680	; 0xff0000
20008308:	bf18      	it	ne
2000830a:	3001      	addne	r0, #1
2000830c:	4770      	bx	lr
2000830e:	bf00      	nop

20008310 <_calloc_r>:
20008310:	b538      	push	{r3, r4, r5, lr}
20008312:	fb01 f102 	mul.w	r1, r1, r2
20008316:	f7fb f8a1 	bl	2000345c <_malloc_r>
2000831a:	4604      	mov	r4, r0
2000831c:	b1f8      	cbz	r0, 2000835e <_calloc_r+0x4e>
2000831e:	f850 2c04 	ldr.w	r2, [r0, #-4]
20008322:	f022 0203 	bic.w	r2, r2, #3
20008326:	3a04      	subs	r2, #4
20008328:	2a24      	cmp	r2, #36	; 0x24
2000832a:	d81a      	bhi.n	20008362 <_calloc_r+0x52>
2000832c:	2a13      	cmp	r2, #19
2000832e:	4603      	mov	r3, r0
20008330:	d90f      	bls.n	20008352 <_calloc_r+0x42>
20008332:	2100      	movs	r1, #0
20008334:	f840 1b04 	str.w	r1, [r0], #4
20008338:	1d03      	adds	r3, r0, #4
2000833a:	2a1b      	cmp	r2, #27
2000833c:	6061      	str	r1, [r4, #4]
2000833e:	d908      	bls.n	20008352 <_calloc_r+0x42>
20008340:	1d1d      	adds	r5, r3, #4
20008342:	6041      	str	r1, [r0, #4]
20008344:	6059      	str	r1, [r3, #4]
20008346:	1d2b      	adds	r3, r5, #4
20008348:	2a24      	cmp	r2, #36	; 0x24
2000834a:	bf02      	ittt	eq
2000834c:	6069      	streq	r1, [r5, #4]
2000834e:	6059      	streq	r1, [r3, #4]
20008350:	3308      	addeq	r3, #8
20008352:	461a      	mov	r2, r3
20008354:	2100      	movs	r1, #0
20008356:	f842 1b04 	str.w	r1, [r2], #4
2000835a:	6059      	str	r1, [r3, #4]
2000835c:	6051      	str	r1, [r2, #4]
2000835e:	4620      	mov	r0, r4
20008360:	bd38      	pop	{r3, r4, r5, pc}
20008362:	2100      	movs	r1, #0
20008364:	f7fb fb4c 	bl	20003a00 <memset>
20008368:	4620      	mov	r0, r4
2000836a:	bd38      	pop	{r3, r4, r5, pc}

2000836c <_close_r>:
2000836c:	b538      	push	{r3, r4, r5, lr}
2000836e:	f24a 14d8 	movw	r4, #41432	; 0xa1d8
20008372:	f2c2 0400 	movt	r4, #8192	; 0x2000
20008376:	4605      	mov	r5, r0
20008378:	4608      	mov	r0, r1
2000837a:	2300      	movs	r3, #0
2000837c:	6023      	str	r3, [r4, #0]
2000837e:	f7f8 fe63 	bl	20001048 <_close>
20008382:	f1b0 3fff 	cmp.w	r0, #4294967295
20008386:	d000      	beq.n	2000838a <_close_r+0x1e>
20008388:	bd38      	pop	{r3, r4, r5, pc}
2000838a:	6823      	ldr	r3, [r4, #0]
2000838c:	2b00      	cmp	r3, #0
2000838e:	d0fb      	beq.n	20008388 <_close_r+0x1c>
20008390:	602b      	str	r3, [r5, #0]
20008392:	bd38      	pop	{r3, r4, r5, pc}

20008394 <_fclose_r>:
20008394:	b570      	push	{r4, r5, r6, lr}
20008396:	4605      	mov	r5, r0
20008398:	460c      	mov	r4, r1
2000839a:	2900      	cmp	r1, #0
2000839c:	d04b      	beq.n	20008436 <_fclose_r+0xa2>
2000839e:	f7fe f9a3 	bl	200066e8 <__sfp_lock_acquire>
200083a2:	b115      	cbz	r5, 200083aa <_fclose_r+0x16>
200083a4:	69ab      	ldr	r3, [r5, #24]
200083a6:	2b00      	cmp	r3, #0
200083a8:	d048      	beq.n	2000843c <_fclose_r+0xa8>
200083aa:	f649 0338 	movw	r3, #38968	; 0x9838
200083ae:	f2c2 0300 	movt	r3, #8192	; 0x2000
200083b2:	429c      	cmp	r4, r3
200083b4:	bf08      	it	eq
200083b6:	686c      	ldreq	r4, [r5, #4]
200083b8:	d00e      	beq.n	200083d8 <_fclose_r+0x44>
200083ba:	f649 0358 	movw	r3, #39000	; 0x9858
200083be:	f2c2 0300 	movt	r3, #8192	; 0x2000
200083c2:	429c      	cmp	r4, r3
200083c4:	bf08      	it	eq
200083c6:	68ac      	ldreq	r4, [r5, #8]
200083c8:	d006      	beq.n	200083d8 <_fclose_r+0x44>
200083ca:	f649 0378 	movw	r3, #39032	; 0x9878
200083ce:	f2c2 0300 	movt	r3, #8192	; 0x2000
200083d2:	429c      	cmp	r4, r3
200083d4:	bf08      	it	eq
200083d6:	68ec      	ldreq	r4, [r5, #12]
200083d8:	f9b4 600c 	ldrsh.w	r6, [r4, #12]
200083dc:	b33e      	cbz	r6, 2000842e <_fclose_r+0x9a>
200083de:	4628      	mov	r0, r5
200083e0:	4621      	mov	r1, r4
200083e2:	f7fe f8c5 	bl	20006570 <_fflush_r>
200083e6:	6b23      	ldr	r3, [r4, #48]	; 0x30
200083e8:	4606      	mov	r6, r0
200083ea:	b13b      	cbz	r3, 200083fc <_fclose_r+0x68>
200083ec:	4628      	mov	r0, r5
200083ee:	6a21      	ldr	r1, [r4, #32]
200083f0:	4798      	blx	r3
200083f2:	ea36 0620 	bics.w	r6, r6, r0, asr #32
200083f6:	bf28      	it	cs
200083f8:	f04f 36ff 	movcs.w	r6, #4294967295
200083fc:	89a3      	ldrh	r3, [r4, #12]
200083fe:	f013 0f80 	tst.w	r3, #128	; 0x80
20008402:	d11f      	bne.n	20008444 <_fclose_r+0xb0>
20008404:	6b61      	ldr	r1, [r4, #52]	; 0x34
20008406:	b141      	cbz	r1, 2000841a <_fclose_r+0x86>
20008408:	f104 0344 	add.w	r3, r4, #68	; 0x44
2000840c:	4299      	cmp	r1, r3
2000840e:	d002      	beq.n	20008416 <_fclose_r+0x82>
20008410:	4628      	mov	r0, r5
20008412:	f7fe faa1 	bl	20006958 <_free_r>
20008416:	2300      	movs	r3, #0
20008418:	6363      	str	r3, [r4, #52]	; 0x34
2000841a:	6ca1      	ldr	r1, [r4, #72]	; 0x48
2000841c:	b121      	cbz	r1, 20008428 <_fclose_r+0x94>
2000841e:	4628      	mov	r0, r5
20008420:	f7fe fa9a 	bl	20006958 <_free_r>
20008424:	2300      	movs	r3, #0
20008426:	64a3      	str	r3, [r4, #72]	; 0x48
20008428:	f04f 0300 	mov.w	r3, #0
2000842c:	81a3      	strh	r3, [r4, #12]
2000842e:	f7fe f95d 	bl	200066ec <__sfp_lock_release>
20008432:	4630      	mov	r0, r6
20008434:	bd70      	pop	{r4, r5, r6, pc}
20008436:	460e      	mov	r6, r1
20008438:	4630      	mov	r0, r6
2000843a:	bd70      	pop	{r4, r5, r6, pc}
2000843c:	4628      	mov	r0, r5
2000843e:	f7fe fa07 	bl	20006850 <__sinit>
20008442:	e7b2      	b.n	200083aa <_fclose_r+0x16>
20008444:	4628      	mov	r0, r5
20008446:	6921      	ldr	r1, [r4, #16]
20008448:	f7fe fa86 	bl	20006958 <_free_r>
2000844c:	e7da      	b.n	20008404 <_fclose_r+0x70>
2000844e:	bf00      	nop

20008450 <fclose>:
20008450:	f649 234c 	movw	r3, #39500	; 0x9a4c
20008454:	4601      	mov	r1, r0
20008456:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000845a:	6818      	ldr	r0, [r3, #0]
2000845c:	e79a      	b.n	20008394 <_fclose_r>
2000845e:	bf00      	nop

20008460 <_fstat_r>:
20008460:	b538      	push	{r3, r4, r5, lr}
20008462:	f24a 14d8 	movw	r4, #41432	; 0xa1d8
20008466:	f2c2 0400 	movt	r4, #8192	; 0x2000
2000846a:	4605      	mov	r5, r0
2000846c:	4608      	mov	r0, r1
2000846e:	4611      	mov	r1, r2
20008470:	2300      	movs	r3, #0
20008472:	6023      	str	r3, [r4, #0]
20008474:	f7f8 fdfa 	bl	2000106c <_fstat>
20008478:	f1b0 3fff 	cmp.w	r0, #4294967295
2000847c:	d000      	beq.n	20008480 <_fstat_r+0x20>
2000847e:	bd38      	pop	{r3, r4, r5, pc}
20008480:	6823      	ldr	r3, [r4, #0]
20008482:	2b00      	cmp	r3, #0
20008484:	d0fb      	beq.n	2000847e <_fstat_r+0x1e>
20008486:	602b      	str	r3, [r5, #0]
20008488:	bd38      	pop	{r3, r4, r5, pc}
2000848a:	bf00      	nop

2000848c <_isatty_r>:
2000848c:	b538      	push	{r3, r4, r5, lr}
2000848e:	f24a 14d8 	movw	r4, #41432	; 0xa1d8
20008492:	f2c2 0400 	movt	r4, #8192	; 0x2000
20008496:	4605      	mov	r5, r0
20008498:	4608      	mov	r0, r1
2000849a:	2300      	movs	r3, #0
2000849c:	6023      	str	r3, [r4, #0]
2000849e:	f7f8 fdf7 	bl	20001090 <_isatty>
200084a2:	f1b0 3fff 	cmp.w	r0, #4294967295
200084a6:	d000      	beq.n	200084aa <_isatty_r+0x1e>
200084a8:	bd38      	pop	{r3, r4, r5, pc}
200084aa:	6823      	ldr	r3, [r4, #0]
200084ac:	2b00      	cmp	r3, #0
200084ae:	d0fb      	beq.n	200084a8 <_isatty_r+0x1c>
200084b0:	602b      	str	r3, [r5, #0]
200084b2:	bd38      	pop	{r3, r4, r5, pc}

200084b4 <_lseek_r>:
200084b4:	b538      	push	{r3, r4, r5, lr}
200084b6:	f24a 14d8 	movw	r4, #41432	; 0xa1d8
200084ba:	f2c2 0400 	movt	r4, #8192	; 0x2000
200084be:	4605      	mov	r5, r0
200084c0:	4608      	mov	r0, r1
200084c2:	4611      	mov	r1, r2
200084c4:	461a      	mov	r2, r3
200084c6:	2300      	movs	r3, #0
200084c8:	6023      	str	r3, [r4, #0]
200084ca:	f7f8 fded 	bl	200010a8 <_lseek>
200084ce:	f1b0 3fff 	cmp.w	r0, #4294967295
200084d2:	d000      	beq.n	200084d6 <_lseek_r+0x22>
200084d4:	bd38      	pop	{r3, r4, r5, pc}
200084d6:	6823      	ldr	r3, [r4, #0]
200084d8:	2b00      	cmp	r3, #0
200084da:	d0fb      	beq.n	200084d4 <_lseek_r+0x20>
200084dc:	602b      	str	r3, [r5, #0]
200084de:	bd38      	pop	{r3, r4, r5, pc}

200084e0 <_read_r>:
200084e0:	b538      	push	{r3, r4, r5, lr}
200084e2:	f24a 14d8 	movw	r4, #41432	; 0xa1d8
200084e6:	f2c2 0400 	movt	r4, #8192	; 0x2000
200084ea:	4605      	mov	r5, r0
200084ec:	4608      	mov	r0, r1
200084ee:	4611      	mov	r1, r2
200084f0:	461a      	mov	r2, r3
200084f2:	2300      	movs	r3, #0
200084f4:	6023      	str	r3, [r4, #0]
200084f6:	f7f8 fde5 	bl	200010c4 <_read>
200084fa:	f1b0 3fff 	cmp.w	r0, #4294967295
200084fe:	d000      	beq.n	20008502 <_read_r+0x22>
20008500:	bd38      	pop	{r3, r4, r5, pc}
20008502:	6823      	ldr	r3, [r4, #0]
20008504:	2b00      	cmp	r3, #0
20008506:	d0fb      	beq.n	20008500 <_read_r+0x20>
20008508:	602b      	str	r3, [r5, #0]
2000850a:	bd38      	pop	{r3, r4, r5, pc}
2000850c:	0000      	lsls	r0, r0, #0
	...

20008510 <__aeabi_uidiv>:
20008510:	1e4a      	subs	r2, r1, #1
20008512:	bf08      	it	eq
20008514:	4770      	bxeq	lr
20008516:	f0c0 8124 	bcc.w	20008762 <__aeabi_uidiv+0x252>
2000851a:	4288      	cmp	r0, r1
2000851c:	f240 8116 	bls.w	2000874c <__aeabi_uidiv+0x23c>
20008520:	4211      	tst	r1, r2
20008522:	f000 8117 	beq.w	20008754 <__aeabi_uidiv+0x244>
20008526:	fab0 f380 	clz	r3, r0
2000852a:	fab1 f281 	clz	r2, r1
2000852e:	eba2 0303 	sub.w	r3, r2, r3
20008532:	f1c3 031f 	rsb	r3, r3, #31
20008536:	a204      	add	r2, pc, #16	; (adr r2, 20008548 <__aeabi_uidiv+0x38>)
20008538:	eb02 1303 	add.w	r3, r2, r3, lsl #4
2000853c:	f04f 0200 	mov.w	r2, #0
20008540:	469f      	mov	pc, r3
20008542:	bf00      	nop
20008544:	f3af 8000 	nop.w
20008548:	ebb0 7fc1 	cmp.w	r0, r1, lsl #31
2000854c:	bf00      	nop
2000854e:	eb42 0202 	adc.w	r2, r2, r2
20008552:	bf28      	it	cs
20008554:	eba0 70c1 	subcs.w	r0, r0, r1, lsl #31
20008558:	ebb0 7f81 	cmp.w	r0, r1, lsl #30
2000855c:	bf00      	nop
2000855e:	eb42 0202 	adc.w	r2, r2, r2
20008562:	bf28      	it	cs
20008564:	eba0 7081 	subcs.w	r0, r0, r1, lsl #30
20008568:	ebb0 7f41 	cmp.w	r0, r1, lsl #29
2000856c:	bf00      	nop
2000856e:	eb42 0202 	adc.w	r2, r2, r2
20008572:	bf28      	it	cs
20008574:	eba0 7041 	subcs.w	r0, r0, r1, lsl #29
20008578:	ebb0 7f01 	cmp.w	r0, r1, lsl #28
2000857c:	bf00      	nop
2000857e:	eb42 0202 	adc.w	r2, r2, r2
20008582:	bf28      	it	cs
20008584:	eba0 7001 	subcs.w	r0, r0, r1, lsl #28
20008588:	ebb0 6fc1 	cmp.w	r0, r1, lsl #27
2000858c:	bf00      	nop
2000858e:	eb42 0202 	adc.w	r2, r2, r2
20008592:	bf28      	it	cs
20008594:	eba0 60c1 	subcs.w	r0, r0, r1, lsl #27
20008598:	ebb0 6f81 	cmp.w	r0, r1, lsl #26
2000859c:	bf00      	nop
2000859e:	eb42 0202 	adc.w	r2, r2, r2
200085a2:	bf28      	it	cs
200085a4:	eba0 6081 	subcs.w	r0, r0, r1, lsl #26
200085a8:	ebb0 6f41 	cmp.w	r0, r1, lsl #25
200085ac:	bf00      	nop
200085ae:	eb42 0202 	adc.w	r2, r2, r2
200085b2:	bf28      	it	cs
200085b4:	eba0 6041 	subcs.w	r0, r0, r1, lsl #25
200085b8:	ebb0 6f01 	cmp.w	r0, r1, lsl #24
200085bc:	bf00      	nop
200085be:	eb42 0202 	adc.w	r2, r2, r2
200085c2:	bf28      	it	cs
200085c4:	eba0 6001 	subcs.w	r0, r0, r1, lsl #24
200085c8:	ebb0 5fc1 	cmp.w	r0, r1, lsl #23
200085cc:	bf00      	nop
200085ce:	eb42 0202 	adc.w	r2, r2, r2
200085d2:	bf28      	it	cs
200085d4:	eba0 50c1 	subcs.w	r0, r0, r1, lsl #23
200085d8:	ebb0 5f81 	cmp.w	r0, r1, lsl #22
200085dc:	bf00      	nop
200085de:	eb42 0202 	adc.w	r2, r2, r2
200085e2:	bf28      	it	cs
200085e4:	eba0 5081 	subcs.w	r0, r0, r1, lsl #22
200085e8:	ebb0 5f41 	cmp.w	r0, r1, lsl #21
200085ec:	bf00      	nop
200085ee:	eb42 0202 	adc.w	r2, r2, r2
200085f2:	bf28      	it	cs
200085f4:	eba0 5041 	subcs.w	r0, r0, r1, lsl #21
200085f8:	ebb0 5f01 	cmp.w	r0, r1, lsl #20
200085fc:	bf00      	nop
200085fe:	eb42 0202 	adc.w	r2, r2, r2
20008602:	bf28      	it	cs
20008604:	eba0 5001 	subcs.w	r0, r0, r1, lsl #20
20008608:	ebb0 4fc1 	cmp.w	r0, r1, lsl #19
2000860c:	bf00      	nop
2000860e:	eb42 0202 	adc.w	r2, r2, r2
20008612:	bf28      	it	cs
20008614:	eba0 40c1 	subcs.w	r0, r0, r1, lsl #19
20008618:	ebb0 4f81 	cmp.w	r0, r1, lsl #18
2000861c:	bf00      	nop
2000861e:	eb42 0202 	adc.w	r2, r2, r2
20008622:	bf28      	it	cs
20008624:	eba0 4081 	subcs.w	r0, r0, r1, lsl #18
20008628:	ebb0 4f41 	cmp.w	r0, r1, lsl #17
2000862c:	bf00      	nop
2000862e:	eb42 0202 	adc.w	r2, r2, r2
20008632:	bf28      	it	cs
20008634:	eba0 4041 	subcs.w	r0, r0, r1, lsl #17
20008638:	ebb0 4f01 	cmp.w	r0, r1, lsl #16
2000863c:	bf00      	nop
2000863e:	eb42 0202 	adc.w	r2, r2, r2
20008642:	bf28      	it	cs
20008644:	eba0 4001 	subcs.w	r0, r0, r1, lsl #16
20008648:	ebb0 3fc1 	cmp.w	r0, r1, lsl #15
2000864c:	bf00      	nop
2000864e:	eb42 0202 	adc.w	r2, r2, r2
20008652:	bf28      	it	cs
20008654:	eba0 30c1 	subcs.w	r0, r0, r1, lsl #15
20008658:	ebb0 3f81 	cmp.w	r0, r1, lsl #14
2000865c:	bf00      	nop
2000865e:	eb42 0202 	adc.w	r2, r2, r2
20008662:	bf28      	it	cs
20008664:	eba0 3081 	subcs.w	r0, r0, r1, lsl #14
20008668:	ebb0 3f41 	cmp.w	r0, r1, lsl #13
2000866c:	bf00      	nop
2000866e:	eb42 0202 	adc.w	r2, r2, r2
20008672:	bf28      	it	cs
20008674:	eba0 3041 	subcs.w	r0, r0, r1, lsl #13
20008678:	ebb0 3f01 	cmp.w	r0, r1, lsl #12
2000867c:	bf00      	nop
2000867e:	eb42 0202 	adc.w	r2, r2, r2
20008682:	bf28      	it	cs
20008684:	eba0 3001 	subcs.w	r0, r0, r1, lsl #12
20008688:	ebb0 2fc1 	cmp.w	r0, r1, lsl #11
2000868c:	bf00      	nop
2000868e:	eb42 0202 	adc.w	r2, r2, r2
20008692:	bf28      	it	cs
20008694:	eba0 20c1 	subcs.w	r0, r0, r1, lsl #11
20008698:	ebb0 2f81 	cmp.w	r0, r1, lsl #10
2000869c:	bf00      	nop
2000869e:	eb42 0202 	adc.w	r2, r2, r2
200086a2:	bf28      	it	cs
200086a4:	eba0 2081 	subcs.w	r0, r0, r1, lsl #10
200086a8:	ebb0 2f41 	cmp.w	r0, r1, lsl #9
200086ac:	bf00      	nop
200086ae:	eb42 0202 	adc.w	r2, r2, r2
200086b2:	bf28      	it	cs
200086b4:	eba0 2041 	subcs.w	r0, r0, r1, lsl #9
200086b8:	ebb0 2f01 	cmp.w	r0, r1, lsl #8
200086bc:	bf00      	nop
200086be:	eb42 0202 	adc.w	r2, r2, r2
200086c2:	bf28      	it	cs
200086c4:	eba0 2001 	subcs.w	r0, r0, r1, lsl #8
200086c8:	ebb0 1fc1 	cmp.w	r0, r1, lsl #7
200086cc:	bf00      	nop
200086ce:	eb42 0202 	adc.w	r2, r2, r2
200086d2:	bf28      	it	cs
200086d4:	eba0 10c1 	subcs.w	r0, r0, r1, lsl #7
200086d8:	ebb0 1f81 	cmp.w	r0, r1, lsl #6
200086dc:	bf00      	nop
200086de:	eb42 0202 	adc.w	r2, r2, r2
200086e2:	bf28      	it	cs
200086e4:	eba0 1081 	subcs.w	r0, r0, r1, lsl #6
200086e8:	ebb0 1f41 	cmp.w	r0, r1, lsl #5
200086ec:	bf00      	nop
200086ee:	eb42 0202 	adc.w	r2, r2, r2
200086f2:	bf28      	it	cs
200086f4:	eba0 1041 	subcs.w	r0, r0, r1, lsl #5
200086f8:	ebb0 1f01 	cmp.w	r0, r1, lsl #4
200086fc:	bf00      	nop
200086fe:	eb42 0202 	adc.w	r2, r2, r2
20008702:	bf28      	it	cs
20008704:	eba0 1001 	subcs.w	r0, r0, r1, lsl #4
20008708:	ebb0 0fc1 	cmp.w	r0, r1, lsl #3
2000870c:	bf00      	nop
2000870e:	eb42 0202 	adc.w	r2, r2, r2
20008712:	bf28      	it	cs
20008714:	eba0 00c1 	subcs.w	r0, r0, r1, lsl #3
20008718:	ebb0 0f81 	cmp.w	r0, r1, lsl #2
2000871c:	bf00      	nop
2000871e:	eb42 0202 	adc.w	r2, r2, r2
20008722:	bf28      	it	cs
20008724:	eba0 0081 	subcs.w	r0, r0, r1, lsl #2
20008728:	ebb0 0f41 	cmp.w	r0, r1, lsl #1
2000872c:	bf00      	nop
2000872e:	eb42 0202 	adc.w	r2, r2, r2
20008732:	bf28      	it	cs
20008734:	eba0 0041 	subcs.w	r0, r0, r1, lsl #1
20008738:	ebb0 0f01 	cmp.w	r0, r1
2000873c:	bf00      	nop
2000873e:	eb42 0202 	adc.w	r2, r2, r2
20008742:	bf28      	it	cs
20008744:	eba0 0001 	subcs.w	r0, r0, r1
20008748:	4610      	mov	r0, r2
2000874a:	4770      	bx	lr
2000874c:	bf0c      	ite	eq
2000874e:	2001      	moveq	r0, #1
20008750:	2000      	movne	r0, #0
20008752:	4770      	bx	lr
20008754:	fab1 f281 	clz	r2, r1
20008758:	f1c2 021f 	rsb	r2, r2, #31
2000875c:	fa20 f002 	lsr.w	r0, r0, r2
20008760:	4770      	bx	lr
20008762:	b108      	cbz	r0, 20008768 <__aeabi_uidiv+0x258>
20008764:	f04f 30ff 	mov.w	r0, #4294967295
20008768:	f000 b80e 	b.w	20008788 <__aeabi_idiv0>

2000876c <__aeabi_uidivmod>:
2000876c:	2900      	cmp	r1, #0
2000876e:	d0f8      	beq.n	20008762 <__aeabi_uidiv+0x252>
20008770:	e92d 4003 	stmdb	sp!, {r0, r1, lr}
20008774:	f7ff fecc 	bl	20008510 <__aeabi_uidiv>
20008778:	e8bd 4006 	ldmia.w	sp!, {r1, r2, lr}
2000877c:	fb02 f300 	mul.w	r3, r2, r0
20008780:	eba1 0103 	sub.w	r1, r1, r3
20008784:	4770      	bx	lr
20008786:	bf00      	nop

20008788 <__aeabi_idiv0>:
20008788:	4770      	bx	lr
2000878a:	bf00      	nop

2000878c <__aeabi_drsub>:
2000878c:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
20008790:	e002      	b.n	20008798 <__adddf3>
20008792:	bf00      	nop

20008794 <__aeabi_dsub>:
20008794:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

20008798 <__adddf3>:
20008798:	b530      	push	{r4, r5, lr}
2000879a:	ea4f 0441 	mov.w	r4, r1, lsl #1
2000879e:	ea4f 0543 	mov.w	r5, r3, lsl #1
200087a2:	ea94 0f05 	teq	r4, r5
200087a6:	bf08      	it	eq
200087a8:	ea90 0f02 	teqeq	r0, r2
200087ac:	bf1f      	itttt	ne
200087ae:	ea54 0c00 	orrsne.w	ip, r4, r0
200087b2:	ea55 0c02 	orrsne.w	ip, r5, r2
200087b6:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
200087ba:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
200087be:	f000 80e2 	beq.w	20008986 <__adddf3+0x1ee>
200087c2:	ea4f 5454 	mov.w	r4, r4, lsr #21
200087c6:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
200087ca:	bfb8      	it	lt
200087cc:	426d      	neglt	r5, r5
200087ce:	dd0c      	ble.n	200087ea <__adddf3+0x52>
200087d0:	442c      	add	r4, r5
200087d2:	ea80 0202 	eor.w	r2, r0, r2
200087d6:	ea81 0303 	eor.w	r3, r1, r3
200087da:	ea82 0000 	eor.w	r0, r2, r0
200087de:	ea83 0101 	eor.w	r1, r3, r1
200087e2:	ea80 0202 	eor.w	r2, r0, r2
200087e6:	ea81 0303 	eor.w	r3, r1, r3
200087ea:	2d36      	cmp	r5, #54	; 0x36
200087ec:	bf88      	it	hi
200087ee:	bd30      	pophi	{r4, r5, pc}
200087f0:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
200087f4:	ea4f 3101 	mov.w	r1, r1, lsl #12
200087f8:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
200087fc:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
20008800:	d002      	beq.n	20008808 <__adddf3+0x70>
20008802:	4240      	negs	r0, r0
20008804:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
20008808:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
2000880c:	ea4f 3303 	mov.w	r3, r3, lsl #12
20008810:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
20008814:	d002      	beq.n	2000881c <__adddf3+0x84>
20008816:	4252      	negs	r2, r2
20008818:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
2000881c:	ea94 0f05 	teq	r4, r5
20008820:	f000 80a7 	beq.w	20008972 <__adddf3+0x1da>
20008824:	f1a4 0401 	sub.w	r4, r4, #1
20008828:	f1d5 0e20 	rsbs	lr, r5, #32
2000882c:	db0d      	blt.n	2000884a <__adddf3+0xb2>
2000882e:	fa02 fc0e 	lsl.w	ip, r2, lr
20008832:	fa22 f205 	lsr.w	r2, r2, r5
20008836:	1880      	adds	r0, r0, r2
20008838:	f141 0100 	adc.w	r1, r1, #0
2000883c:	fa03 f20e 	lsl.w	r2, r3, lr
20008840:	1880      	adds	r0, r0, r2
20008842:	fa43 f305 	asr.w	r3, r3, r5
20008846:	4159      	adcs	r1, r3
20008848:	e00e      	b.n	20008868 <__adddf3+0xd0>
2000884a:	f1a5 0520 	sub.w	r5, r5, #32
2000884e:	f10e 0e20 	add.w	lr, lr, #32
20008852:	2a01      	cmp	r2, #1
20008854:	fa03 fc0e 	lsl.w	ip, r3, lr
20008858:	bf28      	it	cs
2000885a:	f04c 0c02 	orrcs.w	ip, ip, #2
2000885e:	fa43 f305 	asr.w	r3, r3, r5
20008862:	18c0      	adds	r0, r0, r3
20008864:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
20008868:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
2000886c:	d507      	bpl.n	2000887e <__adddf3+0xe6>
2000886e:	f04f 0e00 	mov.w	lr, #0
20008872:	f1dc 0c00 	rsbs	ip, ip, #0
20008876:	eb7e 0000 	sbcs.w	r0, lr, r0
2000887a:	eb6e 0101 	sbc.w	r1, lr, r1
2000887e:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
20008882:	d31b      	bcc.n	200088bc <__adddf3+0x124>
20008884:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
20008888:	d30c      	bcc.n	200088a4 <__adddf3+0x10c>
2000888a:	0849      	lsrs	r1, r1, #1
2000888c:	ea5f 0030 	movs.w	r0, r0, rrx
20008890:	ea4f 0c3c 	mov.w	ip, ip, rrx
20008894:	f104 0401 	add.w	r4, r4, #1
20008898:	ea4f 5244 	mov.w	r2, r4, lsl #21
2000889c:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
200088a0:	f080 809a 	bcs.w	200089d8 <__adddf3+0x240>
200088a4:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
200088a8:	bf08      	it	eq
200088aa:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
200088ae:	f150 0000 	adcs.w	r0, r0, #0
200088b2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
200088b6:	ea41 0105 	orr.w	r1, r1, r5
200088ba:	bd30      	pop	{r4, r5, pc}
200088bc:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
200088c0:	4140      	adcs	r0, r0
200088c2:	eb41 0101 	adc.w	r1, r1, r1
200088c6:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
200088ca:	f1a4 0401 	sub.w	r4, r4, #1
200088ce:	d1e9      	bne.n	200088a4 <__adddf3+0x10c>
200088d0:	f091 0f00 	teq	r1, #0
200088d4:	bf04      	itt	eq
200088d6:	4601      	moveq	r1, r0
200088d8:	2000      	moveq	r0, #0
200088da:	fab1 f381 	clz	r3, r1
200088de:	bf08      	it	eq
200088e0:	3320      	addeq	r3, #32
200088e2:	f1a3 030b 	sub.w	r3, r3, #11
200088e6:	f1b3 0220 	subs.w	r2, r3, #32
200088ea:	da0c      	bge.n	20008906 <__adddf3+0x16e>
200088ec:	320c      	adds	r2, #12
200088ee:	dd08      	ble.n	20008902 <__adddf3+0x16a>
200088f0:	f102 0c14 	add.w	ip, r2, #20
200088f4:	f1c2 020c 	rsb	r2, r2, #12
200088f8:	fa01 f00c 	lsl.w	r0, r1, ip
200088fc:	fa21 f102 	lsr.w	r1, r1, r2
20008900:	e00c      	b.n	2000891c <__adddf3+0x184>
20008902:	f102 0214 	add.w	r2, r2, #20
20008906:	bfd8      	it	le
20008908:	f1c2 0c20 	rsble	ip, r2, #32
2000890c:	fa01 f102 	lsl.w	r1, r1, r2
20008910:	fa20 fc0c 	lsr.w	ip, r0, ip
20008914:	bfdc      	itt	le
20008916:	ea41 010c 	orrle.w	r1, r1, ip
2000891a:	4090      	lslle	r0, r2
2000891c:	1ae4      	subs	r4, r4, r3
2000891e:	bfa2      	ittt	ge
20008920:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
20008924:	4329      	orrge	r1, r5
20008926:	bd30      	popge	{r4, r5, pc}
20008928:	ea6f 0404 	mvn.w	r4, r4
2000892c:	3c1f      	subs	r4, #31
2000892e:	da1c      	bge.n	2000896a <__adddf3+0x1d2>
20008930:	340c      	adds	r4, #12
20008932:	dc0e      	bgt.n	20008952 <__adddf3+0x1ba>
20008934:	f104 0414 	add.w	r4, r4, #20
20008938:	f1c4 0220 	rsb	r2, r4, #32
2000893c:	fa20 f004 	lsr.w	r0, r0, r4
20008940:	fa01 f302 	lsl.w	r3, r1, r2
20008944:	ea40 0003 	orr.w	r0, r0, r3
20008948:	fa21 f304 	lsr.w	r3, r1, r4
2000894c:	ea45 0103 	orr.w	r1, r5, r3
20008950:	bd30      	pop	{r4, r5, pc}
20008952:	f1c4 040c 	rsb	r4, r4, #12
20008956:	f1c4 0220 	rsb	r2, r4, #32
2000895a:	fa20 f002 	lsr.w	r0, r0, r2
2000895e:	fa01 f304 	lsl.w	r3, r1, r4
20008962:	ea40 0003 	orr.w	r0, r0, r3
20008966:	4629      	mov	r1, r5
20008968:	bd30      	pop	{r4, r5, pc}
2000896a:	fa21 f004 	lsr.w	r0, r1, r4
2000896e:	4629      	mov	r1, r5
20008970:	bd30      	pop	{r4, r5, pc}
20008972:	f094 0f00 	teq	r4, #0
20008976:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
2000897a:	bf06      	itte	eq
2000897c:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
20008980:	3401      	addeq	r4, #1
20008982:	3d01      	subne	r5, #1
20008984:	e74e      	b.n	20008824 <__adddf3+0x8c>
20008986:	ea7f 5c64 	mvns.w	ip, r4, asr #21
2000898a:	bf18      	it	ne
2000898c:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
20008990:	d029      	beq.n	200089e6 <__adddf3+0x24e>
20008992:	ea94 0f05 	teq	r4, r5
20008996:	bf08      	it	eq
20008998:	ea90 0f02 	teqeq	r0, r2
2000899c:	d005      	beq.n	200089aa <__adddf3+0x212>
2000899e:	ea54 0c00 	orrs.w	ip, r4, r0
200089a2:	bf04      	itt	eq
200089a4:	4619      	moveq	r1, r3
200089a6:	4610      	moveq	r0, r2
200089a8:	bd30      	pop	{r4, r5, pc}
200089aa:	ea91 0f03 	teq	r1, r3
200089ae:	bf1e      	ittt	ne
200089b0:	2100      	movne	r1, #0
200089b2:	2000      	movne	r0, #0
200089b4:	bd30      	popne	{r4, r5, pc}
200089b6:	ea5f 5c54 	movs.w	ip, r4, lsr #21
200089ba:	d105      	bne.n	200089c8 <__adddf3+0x230>
200089bc:	0040      	lsls	r0, r0, #1
200089be:	4149      	adcs	r1, r1
200089c0:	bf28      	it	cs
200089c2:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
200089c6:	bd30      	pop	{r4, r5, pc}
200089c8:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
200089cc:	bf3c      	itt	cc
200089ce:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
200089d2:	bd30      	popcc	{r4, r5, pc}
200089d4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
200089d8:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
200089dc:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
200089e0:	f04f 0000 	mov.w	r0, #0
200089e4:	bd30      	pop	{r4, r5, pc}
200089e6:	ea7f 5c64 	mvns.w	ip, r4, asr #21
200089ea:	bf1a      	itte	ne
200089ec:	4619      	movne	r1, r3
200089ee:	4610      	movne	r0, r2
200089f0:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
200089f4:	bf1c      	itt	ne
200089f6:	460b      	movne	r3, r1
200089f8:	4602      	movne	r2, r0
200089fa:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
200089fe:	bf06      	itte	eq
20008a00:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
20008a04:	ea91 0f03 	teqeq	r1, r3
20008a08:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
20008a0c:	bd30      	pop	{r4, r5, pc}
20008a0e:	bf00      	nop

20008a10 <__aeabi_ui2d>:
20008a10:	f090 0f00 	teq	r0, #0
20008a14:	bf04      	itt	eq
20008a16:	2100      	moveq	r1, #0
20008a18:	4770      	bxeq	lr
20008a1a:	b530      	push	{r4, r5, lr}
20008a1c:	f44f 6480 	mov.w	r4, #1024	; 0x400
20008a20:	f104 0432 	add.w	r4, r4, #50	; 0x32
20008a24:	f04f 0500 	mov.w	r5, #0
20008a28:	f04f 0100 	mov.w	r1, #0
20008a2c:	e750      	b.n	200088d0 <__adddf3+0x138>
20008a2e:	bf00      	nop

20008a30 <__aeabi_i2d>:
20008a30:	f090 0f00 	teq	r0, #0
20008a34:	bf04      	itt	eq
20008a36:	2100      	moveq	r1, #0
20008a38:	4770      	bxeq	lr
20008a3a:	b530      	push	{r4, r5, lr}
20008a3c:	f44f 6480 	mov.w	r4, #1024	; 0x400
20008a40:	f104 0432 	add.w	r4, r4, #50	; 0x32
20008a44:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
20008a48:	bf48      	it	mi
20008a4a:	4240      	negmi	r0, r0
20008a4c:	f04f 0100 	mov.w	r1, #0
20008a50:	e73e      	b.n	200088d0 <__adddf3+0x138>
20008a52:	bf00      	nop

20008a54 <__aeabi_f2d>:
20008a54:	0042      	lsls	r2, r0, #1
20008a56:	ea4f 01e2 	mov.w	r1, r2, asr #3
20008a5a:	ea4f 0131 	mov.w	r1, r1, rrx
20008a5e:	ea4f 7002 	mov.w	r0, r2, lsl #28
20008a62:	bf1f      	itttt	ne
20008a64:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
20008a68:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
20008a6c:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
20008a70:	4770      	bxne	lr
20008a72:	f092 0f00 	teq	r2, #0
20008a76:	bf14      	ite	ne
20008a78:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
20008a7c:	4770      	bxeq	lr
20008a7e:	b530      	push	{r4, r5, lr}
20008a80:	f44f 7460 	mov.w	r4, #896	; 0x380
20008a84:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
20008a88:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
20008a8c:	e720      	b.n	200088d0 <__adddf3+0x138>
20008a8e:	bf00      	nop

20008a90 <__aeabi_ul2d>:
20008a90:	ea50 0201 	orrs.w	r2, r0, r1
20008a94:	bf08      	it	eq
20008a96:	4770      	bxeq	lr
20008a98:	b530      	push	{r4, r5, lr}
20008a9a:	f04f 0500 	mov.w	r5, #0
20008a9e:	e00a      	b.n	20008ab6 <__aeabi_l2d+0x16>

20008aa0 <__aeabi_l2d>:
20008aa0:	ea50 0201 	orrs.w	r2, r0, r1
20008aa4:	bf08      	it	eq
20008aa6:	4770      	bxeq	lr
20008aa8:	b530      	push	{r4, r5, lr}
20008aaa:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
20008aae:	d502      	bpl.n	20008ab6 <__aeabi_l2d+0x16>
20008ab0:	4240      	negs	r0, r0
20008ab2:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
20008ab6:	f44f 6480 	mov.w	r4, #1024	; 0x400
20008aba:	f104 0432 	add.w	r4, r4, #50	; 0x32
20008abe:	ea5f 5c91 	movs.w	ip, r1, lsr #22
20008ac2:	f43f aedc 	beq.w	2000887e <__adddf3+0xe6>
20008ac6:	f04f 0203 	mov.w	r2, #3
20008aca:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
20008ace:	bf18      	it	ne
20008ad0:	3203      	addne	r2, #3
20008ad2:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
20008ad6:	bf18      	it	ne
20008ad8:	3203      	addne	r2, #3
20008ada:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
20008ade:	f1c2 0320 	rsb	r3, r2, #32
20008ae2:	fa00 fc03 	lsl.w	ip, r0, r3
20008ae6:	fa20 f002 	lsr.w	r0, r0, r2
20008aea:	fa01 fe03 	lsl.w	lr, r1, r3
20008aee:	ea40 000e 	orr.w	r0, r0, lr
20008af2:	fa21 f102 	lsr.w	r1, r1, r2
20008af6:	4414      	add	r4, r2
20008af8:	e6c1      	b.n	2000887e <__adddf3+0xe6>
20008afa:	bf00      	nop

20008afc <__aeabi_dmul>:
20008afc:	b570      	push	{r4, r5, r6, lr}
20008afe:	f04f 0cff 	mov.w	ip, #255	; 0xff
20008b02:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
20008b06:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
20008b0a:	bf1d      	ittte	ne
20008b0c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
20008b10:	ea94 0f0c 	teqne	r4, ip
20008b14:	ea95 0f0c 	teqne	r5, ip
20008b18:	f000 f8de 	bleq	20008cd8 <__aeabi_dmul+0x1dc>
20008b1c:	442c      	add	r4, r5
20008b1e:	ea81 0603 	eor.w	r6, r1, r3
20008b22:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
20008b26:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
20008b2a:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
20008b2e:	bf18      	it	ne
20008b30:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
20008b34:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
20008b38:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
20008b3c:	d038      	beq.n	20008bb0 <__aeabi_dmul+0xb4>
20008b3e:	fba0 ce02 	umull	ip, lr, r0, r2
20008b42:	f04f 0500 	mov.w	r5, #0
20008b46:	fbe1 e502 	umlal	lr, r5, r1, r2
20008b4a:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
20008b4e:	fbe0 e503 	umlal	lr, r5, r0, r3
20008b52:	f04f 0600 	mov.w	r6, #0
20008b56:	fbe1 5603 	umlal	r5, r6, r1, r3
20008b5a:	f09c 0f00 	teq	ip, #0
20008b5e:	bf18      	it	ne
20008b60:	f04e 0e01 	orrne.w	lr, lr, #1
20008b64:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
20008b68:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
20008b6c:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
20008b70:	d204      	bcs.n	20008b7c <__aeabi_dmul+0x80>
20008b72:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
20008b76:	416d      	adcs	r5, r5
20008b78:	eb46 0606 	adc.w	r6, r6, r6
20008b7c:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
20008b80:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
20008b84:	ea4f 20c5 	mov.w	r0, r5, lsl #11
20008b88:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
20008b8c:	ea4f 2ece 	mov.w	lr, lr, lsl #11
20008b90:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
20008b94:	bf88      	it	hi
20008b96:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
20008b9a:	d81e      	bhi.n	20008bda <__aeabi_dmul+0xde>
20008b9c:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
20008ba0:	bf08      	it	eq
20008ba2:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
20008ba6:	f150 0000 	adcs.w	r0, r0, #0
20008baa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
20008bae:	bd70      	pop	{r4, r5, r6, pc}
20008bb0:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
20008bb4:	ea46 0101 	orr.w	r1, r6, r1
20008bb8:	ea40 0002 	orr.w	r0, r0, r2
20008bbc:	ea81 0103 	eor.w	r1, r1, r3
20008bc0:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
20008bc4:	bfc2      	ittt	gt
20008bc6:	ebd4 050c 	rsbsgt	r5, r4, ip
20008bca:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
20008bce:	bd70      	popgt	{r4, r5, r6, pc}
20008bd0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
20008bd4:	f04f 0e00 	mov.w	lr, #0
20008bd8:	3c01      	subs	r4, #1
20008bda:	f300 80ab 	bgt.w	20008d34 <__aeabi_dmul+0x238>
20008bde:	f114 0f36 	cmn.w	r4, #54	; 0x36
20008be2:	bfde      	ittt	le
20008be4:	2000      	movle	r0, #0
20008be6:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
20008bea:	bd70      	pople	{r4, r5, r6, pc}
20008bec:	f1c4 0400 	rsb	r4, r4, #0
20008bf0:	3c20      	subs	r4, #32
20008bf2:	da35      	bge.n	20008c60 <__aeabi_dmul+0x164>
20008bf4:	340c      	adds	r4, #12
20008bf6:	dc1b      	bgt.n	20008c30 <__aeabi_dmul+0x134>
20008bf8:	f104 0414 	add.w	r4, r4, #20
20008bfc:	f1c4 0520 	rsb	r5, r4, #32
20008c00:	fa00 f305 	lsl.w	r3, r0, r5
20008c04:	fa20 f004 	lsr.w	r0, r0, r4
20008c08:	fa01 f205 	lsl.w	r2, r1, r5
20008c0c:	ea40 0002 	orr.w	r0, r0, r2
20008c10:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
20008c14:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
20008c18:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
20008c1c:	fa21 f604 	lsr.w	r6, r1, r4
20008c20:	eb42 0106 	adc.w	r1, r2, r6
20008c24:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
20008c28:	bf08      	it	eq
20008c2a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
20008c2e:	bd70      	pop	{r4, r5, r6, pc}
20008c30:	f1c4 040c 	rsb	r4, r4, #12
20008c34:	f1c4 0520 	rsb	r5, r4, #32
20008c38:	fa00 f304 	lsl.w	r3, r0, r4
20008c3c:	fa20 f005 	lsr.w	r0, r0, r5
20008c40:	fa01 f204 	lsl.w	r2, r1, r4
20008c44:	ea40 0002 	orr.w	r0, r0, r2
20008c48:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
20008c4c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
20008c50:	f141 0100 	adc.w	r1, r1, #0
20008c54:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
20008c58:	bf08      	it	eq
20008c5a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
20008c5e:	bd70      	pop	{r4, r5, r6, pc}
20008c60:	f1c4 0520 	rsb	r5, r4, #32
20008c64:	fa00 f205 	lsl.w	r2, r0, r5
20008c68:	ea4e 0e02 	orr.w	lr, lr, r2
20008c6c:	fa20 f304 	lsr.w	r3, r0, r4
20008c70:	fa01 f205 	lsl.w	r2, r1, r5
20008c74:	ea43 0302 	orr.w	r3, r3, r2
20008c78:	fa21 f004 	lsr.w	r0, r1, r4
20008c7c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
20008c80:	fa21 f204 	lsr.w	r2, r1, r4
20008c84:	ea20 0002 	bic.w	r0, r0, r2
20008c88:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
20008c8c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
20008c90:	bf08      	it	eq
20008c92:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
20008c96:	bd70      	pop	{r4, r5, r6, pc}
20008c98:	f094 0f00 	teq	r4, #0
20008c9c:	d10f      	bne.n	20008cbe <__aeabi_dmul+0x1c2>
20008c9e:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
20008ca2:	0040      	lsls	r0, r0, #1
20008ca4:	eb41 0101 	adc.w	r1, r1, r1
20008ca8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
20008cac:	bf08      	it	eq
20008cae:	3c01      	subeq	r4, #1
20008cb0:	d0f7      	beq.n	20008ca2 <__aeabi_dmul+0x1a6>
20008cb2:	ea41 0106 	orr.w	r1, r1, r6
20008cb6:	f095 0f00 	teq	r5, #0
20008cba:	bf18      	it	ne
20008cbc:	4770      	bxne	lr
20008cbe:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
20008cc2:	0052      	lsls	r2, r2, #1
20008cc4:	eb43 0303 	adc.w	r3, r3, r3
20008cc8:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
20008ccc:	bf08      	it	eq
20008cce:	3d01      	subeq	r5, #1
20008cd0:	d0f7      	beq.n	20008cc2 <__aeabi_dmul+0x1c6>
20008cd2:	ea43 0306 	orr.w	r3, r3, r6
20008cd6:	4770      	bx	lr
20008cd8:	ea94 0f0c 	teq	r4, ip
20008cdc:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
20008ce0:	bf18      	it	ne
20008ce2:	ea95 0f0c 	teqne	r5, ip
20008ce6:	d00c      	beq.n	20008d02 <__aeabi_dmul+0x206>
20008ce8:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
20008cec:	bf18      	it	ne
20008cee:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
20008cf2:	d1d1      	bne.n	20008c98 <__aeabi_dmul+0x19c>
20008cf4:	ea81 0103 	eor.w	r1, r1, r3
20008cf8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
20008cfc:	f04f 0000 	mov.w	r0, #0
20008d00:	bd70      	pop	{r4, r5, r6, pc}
20008d02:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
20008d06:	bf06      	itte	eq
20008d08:	4610      	moveq	r0, r2
20008d0a:	4619      	moveq	r1, r3
20008d0c:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
20008d10:	d019      	beq.n	20008d46 <__aeabi_dmul+0x24a>
20008d12:	ea94 0f0c 	teq	r4, ip
20008d16:	d102      	bne.n	20008d1e <__aeabi_dmul+0x222>
20008d18:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
20008d1c:	d113      	bne.n	20008d46 <__aeabi_dmul+0x24a>
20008d1e:	ea95 0f0c 	teq	r5, ip
20008d22:	d105      	bne.n	20008d30 <__aeabi_dmul+0x234>
20008d24:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
20008d28:	bf1c      	itt	ne
20008d2a:	4610      	movne	r0, r2
20008d2c:	4619      	movne	r1, r3
20008d2e:	d10a      	bne.n	20008d46 <__aeabi_dmul+0x24a>
20008d30:	ea81 0103 	eor.w	r1, r1, r3
20008d34:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
20008d38:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
20008d3c:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
20008d40:	f04f 0000 	mov.w	r0, #0
20008d44:	bd70      	pop	{r4, r5, r6, pc}
20008d46:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
20008d4a:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
20008d4e:	bd70      	pop	{r4, r5, r6, pc}

20008d50 <__aeabi_ddiv>:
20008d50:	b570      	push	{r4, r5, r6, lr}
20008d52:	f04f 0cff 	mov.w	ip, #255	; 0xff
20008d56:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
20008d5a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
20008d5e:	bf1d      	ittte	ne
20008d60:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
20008d64:	ea94 0f0c 	teqne	r4, ip
20008d68:	ea95 0f0c 	teqne	r5, ip
20008d6c:	f000 f8a7 	bleq	20008ebe <__aeabi_ddiv+0x16e>
20008d70:	eba4 0405 	sub.w	r4, r4, r5
20008d74:	ea81 0e03 	eor.w	lr, r1, r3
20008d78:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
20008d7c:	ea4f 3101 	mov.w	r1, r1, lsl #12
20008d80:	f000 8088 	beq.w	20008e94 <__aeabi_ddiv+0x144>
20008d84:	ea4f 3303 	mov.w	r3, r3, lsl #12
20008d88:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
20008d8c:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
20008d90:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
20008d94:	ea4f 2202 	mov.w	r2, r2, lsl #8
20008d98:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
20008d9c:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
20008da0:	ea4f 2600 	mov.w	r6, r0, lsl #8
20008da4:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
20008da8:	429d      	cmp	r5, r3
20008daa:	bf08      	it	eq
20008dac:	4296      	cmpeq	r6, r2
20008dae:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
20008db2:	f504 7440 	add.w	r4, r4, #768	; 0x300
20008db6:	d202      	bcs.n	20008dbe <__aeabi_ddiv+0x6e>
20008db8:	085b      	lsrs	r3, r3, #1
20008dba:	ea4f 0232 	mov.w	r2, r2, rrx
20008dbe:	1ab6      	subs	r6, r6, r2
20008dc0:	eb65 0503 	sbc.w	r5, r5, r3
20008dc4:	085b      	lsrs	r3, r3, #1
20008dc6:	ea4f 0232 	mov.w	r2, r2, rrx
20008dca:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
20008dce:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
20008dd2:	ebb6 0e02 	subs.w	lr, r6, r2
20008dd6:	eb75 0e03 	sbcs.w	lr, r5, r3
20008dda:	bf22      	ittt	cs
20008ddc:	1ab6      	subcs	r6, r6, r2
20008dde:	4675      	movcs	r5, lr
20008de0:	ea40 000c 	orrcs.w	r0, r0, ip
20008de4:	085b      	lsrs	r3, r3, #1
20008de6:	ea4f 0232 	mov.w	r2, r2, rrx
20008dea:	ebb6 0e02 	subs.w	lr, r6, r2
20008dee:	eb75 0e03 	sbcs.w	lr, r5, r3
20008df2:	bf22      	ittt	cs
20008df4:	1ab6      	subcs	r6, r6, r2
20008df6:	4675      	movcs	r5, lr
20008df8:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
20008dfc:	085b      	lsrs	r3, r3, #1
20008dfe:	ea4f 0232 	mov.w	r2, r2, rrx
20008e02:	ebb6 0e02 	subs.w	lr, r6, r2
20008e06:	eb75 0e03 	sbcs.w	lr, r5, r3
20008e0a:	bf22      	ittt	cs
20008e0c:	1ab6      	subcs	r6, r6, r2
20008e0e:	4675      	movcs	r5, lr
20008e10:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
20008e14:	085b      	lsrs	r3, r3, #1
20008e16:	ea4f 0232 	mov.w	r2, r2, rrx
20008e1a:	ebb6 0e02 	subs.w	lr, r6, r2
20008e1e:	eb75 0e03 	sbcs.w	lr, r5, r3
20008e22:	bf22      	ittt	cs
20008e24:	1ab6      	subcs	r6, r6, r2
20008e26:	4675      	movcs	r5, lr
20008e28:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
20008e2c:	ea55 0e06 	orrs.w	lr, r5, r6
20008e30:	d018      	beq.n	20008e64 <__aeabi_ddiv+0x114>
20008e32:	ea4f 1505 	mov.w	r5, r5, lsl #4
20008e36:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
20008e3a:	ea4f 1606 	mov.w	r6, r6, lsl #4
20008e3e:	ea4f 03c3 	mov.w	r3, r3, lsl #3
20008e42:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
20008e46:	ea4f 02c2 	mov.w	r2, r2, lsl #3
20008e4a:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
20008e4e:	d1c0      	bne.n	20008dd2 <__aeabi_ddiv+0x82>
20008e50:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
20008e54:	d10b      	bne.n	20008e6e <__aeabi_ddiv+0x11e>
20008e56:	ea41 0100 	orr.w	r1, r1, r0
20008e5a:	f04f 0000 	mov.w	r0, #0
20008e5e:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
20008e62:	e7b6      	b.n	20008dd2 <__aeabi_ddiv+0x82>
20008e64:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
20008e68:	bf04      	itt	eq
20008e6a:	4301      	orreq	r1, r0
20008e6c:	2000      	moveq	r0, #0
20008e6e:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
20008e72:	bf88      	it	hi
20008e74:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
20008e78:	f63f aeaf 	bhi.w	20008bda <__aeabi_dmul+0xde>
20008e7c:	ebb5 0c03 	subs.w	ip, r5, r3
20008e80:	bf04      	itt	eq
20008e82:	ebb6 0c02 	subseq.w	ip, r6, r2
20008e86:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
20008e8a:	f150 0000 	adcs.w	r0, r0, #0
20008e8e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
20008e92:	bd70      	pop	{r4, r5, r6, pc}
20008e94:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
20008e98:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
20008e9c:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
20008ea0:	bfc2      	ittt	gt
20008ea2:	ebd4 050c 	rsbsgt	r5, r4, ip
20008ea6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
20008eaa:	bd70      	popgt	{r4, r5, r6, pc}
20008eac:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
20008eb0:	f04f 0e00 	mov.w	lr, #0
20008eb4:	3c01      	subs	r4, #1
20008eb6:	e690      	b.n	20008bda <__aeabi_dmul+0xde>
20008eb8:	ea45 0e06 	orr.w	lr, r5, r6
20008ebc:	e68d      	b.n	20008bda <__aeabi_dmul+0xde>
20008ebe:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
20008ec2:	ea94 0f0c 	teq	r4, ip
20008ec6:	bf08      	it	eq
20008ec8:	ea95 0f0c 	teqeq	r5, ip
20008ecc:	f43f af3b 	beq.w	20008d46 <__aeabi_dmul+0x24a>
20008ed0:	ea94 0f0c 	teq	r4, ip
20008ed4:	d10a      	bne.n	20008eec <__aeabi_ddiv+0x19c>
20008ed6:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
20008eda:	f47f af34 	bne.w	20008d46 <__aeabi_dmul+0x24a>
20008ede:	ea95 0f0c 	teq	r5, ip
20008ee2:	f47f af25 	bne.w	20008d30 <__aeabi_dmul+0x234>
20008ee6:	4610      	mov	r0, r2
20008ee8:	4619      	mov	r1, r3
20008eea:	e72c      	b.n	20008d46 <__aeabi_dmul+0x24a>
20008eec:	ea95 0f0c 	teq	r5, ip
20008ef0:	d106      	bne.n	20008f00 <__aeabi_ddiv+0x1b0>
20008ef2:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
20008ef6:	f43f aefd 	beq.w	20008cf4 <__aeabi_dmul+0x1f8>
20008efa:	4610      	mov	r0, r2
20008efc:	4619      	mov	r1, r3
20008efe:	e722      	b.n	20008d46 <__aeabi_dmul+0x24a>
20008f00:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
20008f04:	bf18      	it	ne
20008f06:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
20008f0a:	f47f aec5 	bne.w	20008c98 <__aeabi_dmul+0x19c>
20008f0e:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
20008f12:	f47f af0d 	bne.w	20008d30 <__aeabi_dmul+0x234>
20008f16:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
20008f1a:	f47f aeeb 	bne.w	20008cf4 <__aeabi_dmul+0x1f8>
20008f1e:	e712      	b.n	20008d46 <__aeabi_dmul+0x24a>

20008f20 <__gedf2>:
20008f20:	f04f 3cff 	mov.w	ip, #4294967295
20008f24:	e006      	b.n	20008f34 <__cmpdf2+0x4>
20008f26:	bf00      	nop

20008f28 <__ledf2>:
20008f28:	f04f 0c01 	mov.w	ip, #1
20008f2c:	e002      	b.n	20008f34 <__cmpdf2+0x4>
20008f2e:	bf00      	nop

20008f30 <__cmpdf2>:
20008f30:	f04f 0c01 	mov.w	ip, #1
20008f34:	f84d cd04 	str.w	ip, [sp, #-4]!
20008f38:	ea4f 0c41 	mov.w	ip, r1, lsl #1
20008f3c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
20008f40:	ea4f 0c43 	mov.w	ip, r3, lsl #1
20008f44:	bf18      	it	ne
20008f46:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
20008f4a:	d01b      	beq.n	20008f84 <__cmpdf2+0x54>
20008f4c:	b001      	add	sp, #4
20008f4e:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
20008f52:	bf0c      	ite	eq
20008f54:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
20008f58:	ea91 0f03 	teqne	r1, r3
20008f5c:	bf02      	ittt	eq
20008f5e:	ea90 0f02 	teqeq	r0, r2
20008f62:	2000      	moveq	r0, #0
20008f64:	4770      	bxeq	lr
20008f66:	f110 0f00 	cmn.w	r0, #0
20008f6a:	ea91 0f03 	teq	r1, r3
20008f6e:	bf58      	it	pl
20008f70:	4299      	cmppl	r1, r3
20008f72:	bf08      	it	eq
20008f74:	4290      	cmpeq	r0, r2
20008f76:	bf2c      	ite	cs
20008f78:	17d8      	asrcs	r0, r3, #31
20008f7a:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
20008f7e:	f040 0001 	orr.w	r0, r0, #1
20008f82:	4770      	bx	lr
20008f84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
20008f88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
20008f8c:	d102      	bne.n	20008f94 <__cmpdf2+0x64>
20008f8e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
20008f92:	d107      	bne.n	20008fa4 <__cmpdf2+0x74>
20008f94:	ea4f 0c43 	mov.w	ip, r3, lsl #1
20008f98:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
20008f9c:	d1d6      	bne.n	20008f4c <__cmpdf2+0x1c>
20008f9e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
20008fa2:	d0d3      	beq.n	20008f4c <__cmpdf2+0x1c>
20008fa4:	f85d 0b04 	ldr.w	r0, [sp], #4
20008fa8:	4770      	bx	lr
20008faa:	bf00      	nop

20008fac <__aeabi_cdrcmple>:
20008fac:	4684      	mov	ip, r0
20008fae:	4610      	mov	r0, r2
20008fb0:	4662      	mov	r2, ip
20008fb2:	468c      	mov	ip, r1
20008fb4:	4619      	mov	r1, r3
20008fb6:	4663      	mov	r3, ip
20008fb8:	e000      	b.n	20008fbc <__aeabi_cdcmpeq>
20008fba:	bf00      	nop

20008fbc <__aeabi_cdcmpeq>:
20008fbc:	b501      	push	{r0, lr}
20008fbe:	f7ff ffb7 	bl	20008f30 <__cmpdf2>
20008fc2:	2800      	cmp	r0, #0
20008fc4:	bf48      	it	mi
20008fc6:	f110 0f00 	cmnmi.w	r0, #0
20008fca:	bd01      	pop	{r0, pc}

20008fcc <__aeabi_dcmpeq>:
20008fcc:	f84d ed08 	str.w	lr, [sp, #-8]!
20008fd0:	f7ff fff4 	bl	20008fbc <__aeabi_cdcmpeq>
20008fd4:	bf0c      	ite	eq
20008fd6:	2001      	moveq	r0, #1
20008fd8:	2000      	movne	r0, #0
20008fda:	f85d fb08 	ldr.w	pc, [sp], #8
20008fde:	bf00      	nop

20008fe0 <__aeabi_dcmplt>:
20008fe0:	f84d ed08 	str.w	lr, [sp, #-8]!
20008fe4:	f7ff ffea 	bl	20008fbc <__aeabi_cdcmpeq>
20008fe8:	bf34      	ite	cc
20008fea:	2001      	movcc	r0, #1
20008fec:	2000      	movcs	r0, #0
20008fee:	f85d fb08 	ldr.w	pc, [sp], #8
20008ff2:	bf00      	nop

20008ff4 <__aeabi_dcmple>:
20008ff4:	f84d ed08 	str.w	lr, [sp, #-8]!
20008ff8:	f7ff ffe0 	bl	20008fbc <__aeabi_cdcmpeq>
20008ffc:	bf94      	ite	ls
20008ffe:	2001      	movls	r0, #1
20009000:	2000      	movhi	r0, #0
20009002:	f85d fb08 	ldr.w	pc, [sp], #8
20009006:	bf00      	nop

20009008 <__aeabi_dcmpge>:
20009008:	f84d ed08 	str.w	lr, [sp, #-8]!
2000900c:	f7ff ffce 	bl	20008fac <__aeabi_cdrcmple>
20009010:	bf94      	ite	ls
20009012:	2001      	movls	r0, #1
20009014:	2000      	movhi	r0, #0
20009016:	f85d fb08 	ldr.w	pc, [sp], #8
2000901a:	bf00      	nop

2000901c <__aeabi_dcmpgt>:
2000901c:	f84d ed08 	str.w	lr, [sp, #-8]!
20009020:	f7ff ffc4 	bl	20008fac <__aeabi_cdrcmple>
20009024:	bf34      	ite	cc
20009026:	2001      	movcc	r0, #1
20009028:	2000      	movcs	r0, #0
2000902a:	f85d fb08 	ldr.w	pc, [sp], #8
2000902e:	bf00      	nop

20009030 <__aeabi_d2iz>:
20009030:	ea4f 0241 	mov.w	r2, r1, lsl #1
20009034:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
20009038:	d215      	bcs.n	20009066 <__aeabi_d2iz+0x36>
2000903a:	d511      	bpl.n	20009060 <__aeabi_d2iz+0x30>
2000903c:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
20009040:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
20009044:	d912      	bls.n	2000906c <__aeabi_d2iz+0x3c>
20009046:	ea4f 23c1 	mov.w	r3, r1, lsl #11
2000904a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
2000904e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
20009052:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
20009056:	fa23 f002 	lsr.w	r0, r3, r2
2000905a:	bf18      	it	ne
2000905c:	4240      	negne	r0, r0
2000905e:	4770      	bx	lr
20009060:	f04f 0000 	mov.w	r0, #0
20009064:	4770      	bx	lr
20009066:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
2000906a:	d105      	bne.n	20009078 <__aeabi_d2iz+0x48>
2000906c:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
20009070:	bf08      	it	eq
20009072:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
20009076:	4770      	bx	lr
20009078:	f04f 0000 	mov.w	r0, #0
2000907c:	4770      	bx	lr
2000907e:	bf00      	nop

20009080 <__aeabi_uldivmod>:
20009080:	b94b      	cbnz	r3, 20009096 <__aeabi_uldivmod+0x16>
20009082:	b942      	cbnz	r2, 20009096 <__aeabi_uldivmod+0x16>
20009084:	2900      	cmp	r1, #0
20009086:	bf08      	it	eq
20009088:	2800      	cmpeq	r0, #0
2000908a:	d002      	beq.n	20009092 <__aeabi_uldivmod+0x12>
2000908c:	f04f 31ff 	mov.w	r1, #4294967295
20009090:	4608      	mov	r0, r1
20009092:	f7ff bb79 	b.w	20008788 <__aeabi_idiv0>
20009096:	b082      	sub	sp, #8
20009098:	46ec      	mov	ip, sp
2000909a:	e92d 5000 	stmdb	sp!, {ip, lr}
2000909e:	f000 f805 	bl	200090ac <__gnu_uldivmod_helper>
200090a2:	f8dd e004 	ldr.w	lr, [sp, #4]
200090a6:	b002      	add	sp, #8
200090a8:	bc0c      	pop	{r2, r3}
200090aa:	4770      	bx	lr

200090ac <__gnu_uldivmod_helper>:
200090ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
200090ae:	4614      	mov	r4, r2
200090b0:	461d      	mov	r5, r3
200090b2:	4606      	mov	r6, r0
200090b4:	460f      	mov	r7, r1
200090b6:	f000 f9d7 	bl	20009468 <__udivdi3>
200090ba:	fb00 f505 	mul.w	r5, r0, r5
200090be:	fba0 2304 	umull	r2, r3, r0, r4
200090c2:	fb04 5401 	mla	r4, r4, r1, r5
200090c6:	18e3      	adds	r3, r4, r3
200090c8:	1ab6      	subs	r6, r6, r2
200090ca:	eb67 0703 	sbc.w	r7, r7, r3
200090ce:	9b06      	ldr	r3, [sp, #24]
200090d0:	e9c3 6700 	strd	r6, r7, [r3]
200090d4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
200090d6:	bf00      	nop

200090d8 <__gnu_ldivmod_helper>:
200090d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
200090da:	4614      	mov	r4, r2
200090dc:	461d      	mov	r5, r3
200090de:	4606      	mov	r6, r0
200090e0:	460f      	mov	r7, r1
200090e2:	f000 f80f 	bl	20009104 <__divdi3>
200090e6:	fb00 f505 	mul.w	r5, r0, r5
200090ea:	fba0 2304 	umull	r2, r3, r0, r4
200090ee:	fb04 5401 	mla	r4, r4, r1, r5
200090f2:	18e3      	adds	r3, r4, r3
200090f4:	1ab6      	subs	r6, r6, r2
200090f6:	eb67 0703 	sbc.w	r7, r7, r3
200090fa:	9b06      	ldr	r3, [sp, #24]
200090fc:	e9c3 6700 	strd	r6, r7, [r3]
20009100:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
20009102:	bf00      	nop

20009104 <__divdi3>:
20009104:	2900      	cmp	r1, #0
20009106:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
2000910a:	b085      	sub	sp, #20
2000910c:	f2c0 80c8 	blt.w	200092a0 <__divdi3+0x19c>
20009110:	2600      	movs	r6, #0
20009112:	2b00      	cmp	r3, #0
20009114:	f2c0 80bf 	blt.w	20009296 <__divdi3+0x192>
20009118:	4689      	mov	r9, r1
2000911a:	4614      	mov	r4, r2
2000911c:	4605      	mov	r5, r0
2000911e:	469b      	mov	fp, r3
20009120:	2b00      	cmp	r3, #0
20009122:	d14a      	bne.n	200091ba <__divdi3+0xb6>
20009124:	428a      	cmp	r2, r1
20009126:	d957      	bls.n	200091d8 <__divdi3+0xd4>
20009128:	fab2 f382 	clz	r3, r2
2000912c:	b153      	cbz	r3, 20009144 <__divdi3+0x40>
2000912e:	f1c3 0020 	rsb	r0, r3, #32
20009132:	fa01 f903 	lsl.w	r9, r1, r3
20009136:	fa25 f800 	lsr.w	r8, r5, r0
2000913a:	fa12 f403 	lsls.w	r4, r2, r3
2000913e:	409d      	lsls	r5, r3
20009140:	ea48 0909 	orr.w	r9, r8, r9
20009144:	0c27      	lsrs	r7, r4, #16
20009146:	4648      	mov	r0, r9
20009148:	4639      	mov	r1, r7
2000914a:	fa1f fb84 	uxth.w	fp, r4
2000914e:	f7ff f9df 	bl	20008510 <__aeabi_uidiv>
20009152:	4639      	mov	r1, r7
20009154:	4682      	mov	sl, r0
20009156:	4648      	mov	r0, r9
20009158:	f7ff fb08 	bl	2000876c <__aeabi_uidivmod>
2000915c:	0c2a      	lsrs	r2, r5, #16
2000915e:	fb0b f30a 	mul.w	r3, fp, sl
20009162:	ea42 4901 	orr.w	r9, r2, r1, lsl #16
20009166:	454b      	cmp	r3, r9
20009168:	d909      	bls.n	2000917e <__divdi3+0x7a>
2000916a:	eb19 0904 	adds.w	r9, r9, r4
2000916e:	f10a 3aff 	add.w	sl, sl, #4294967295
20009172:	d204      	bcs.n	2000917e <__divdi3+0x7a>
20009174:	454b      	cmp	r3, r9
20009176:	bf84      	itt	hi
20009178:	f10a 3aff 	addhi.w	sl, sl, #4294967295
2000917c:	44a1      	addhi	r9, r4
2000917e:	ebc3 0909 	rsb	r9, r3, r9
20009182:	4639      	mov	r1, r7
20009184:	4648      	mov	r0, r9
20009186:	b2ad      	uxth	r5, r5
20009188:	f7ff f9c2 	bl	20008510 <__aeabi_uidiv>
2000918c:	4639      	mov	r1, r7
2000918e:	4680      	mov	r8, r0
20009190:	4648      	mov	r0, r9
20009192:	f7ff faeb 	bl	2000876c <__aeabi_uidivmod>
20009196:	fb0b fb08 	mul.w	fp, fp, r8
2000919a:	ea45 4501 	orr.w	r5, r5, r1, lsl #16
2000919e:	45ab      	cmp	fp, r5
200091a0:	d907      	bls.n	200091b2 <__divdi3+0xae>
200091a2:	192d      	adds	r5, r5, r4
200091a4:	f108 38ff 	add.w	r8, r8, #4294967295
200091a8:	d203      	bcs.n	200091b2 <__divdi3+0xae>
200091aa:	45ab      	cmp	fp, r5
200091ac:	bf88      	it	hi
200091ae:	f108 38ff 	addhi.w	r8, r8, #4294967295
200091b2:	ea48 480a 	orr.w	r8, r8, sl, lsl #16
200091b6:	2700      	movs	r7, #0
200091b8:	e003      	b.n	200091c2 <__divdi3+0xbe>
200091ba:	428b      	cmp	r3, r1
200091bc:	d957      	bls.n	2000926e <__divdi3+0x16a>
200091be:	2700      	movs	r7, #0
200091c0:	46b8      	mov	r8, r7
200091c2:	4642      	mov	r2, r8
200091c4:	463b      	mov	r3, r7
200091c6:	b116      	cbz	r6, 200091ce <__divdi3+0xca>
200091c8:	4252      	negs	r2, r2
200091ca:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
200091ce:	4619      	mov	r1, r3
200091d0:	4610      	mov	r0, r2
200091d2:	b005      	add	sp, #20
200091d4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
200091d8:	b922      	cbnz	r2, 200091e4 <__divdi3+0xe0>
200091da:	4611      	mov	r1, r2
200091dc:	2001      	movs	r0, #1
200091de:	f7ff f997 	bl	20008510 <__aeabi_uidiv>
200091e2:	4604      	mov	r4, r0
200091e4:	fab4 f884 	clz	r8, r4
200091e8:	f1b8 0f00 	cmp.w	r8, #0
200091ec:	d15e      	bne.n	200092ac <__divdi3+0x1a8>
200091ee:	ebc4 0809 	rsb	r8, r4, r9
200091f2:	0c27      	lsrs	r7, r4, #16
200091f4:	fa1f f984 	uxth.w	r9, r4
200091f8:	2101      	movs	r1, #1
200091fa:	9102      	str	r1, [sp, #8]
200091fc:	4639      	mov	r1, r7
200091fe:	4640      	mov	r0, r8
20009200:	f7ff f986 	bl	20008510 <__aeabi_uidiv>
20009204:	4639      	mov	r1, r7
20009206:	4682      	mov	sl, r0
20009208:	4640      	mov	r0, r8
2000920a:	f7ff faaf 	bl	2000876c <__aeabi_uidivmod>
2000920e:	ea4f 4815 	mov.w	r8, r5, lsr #16
20009212:	fb09 f30a 	mul.w	r3, r9, sl
20009216:	ea48 4b01 	orr.w	fp, r8, r1, lsl #16
2000921a:	455b      	cmp	r3, fp
2000921c:	d909      	bls.n	20009232 <__divdi3+0x12e>
2000921e:	eb1b 0b04 	adds.w	fp, fp, r4
20009222:	f10a 3aff 	add.w	sl, sl, #4294967295
20009226:	d204      	bcs.n	20009232 <__divdi3+0x12e>
20009228:	455b      	cmp	r3, fp
2000922a:	bf84      	itt	hi
2000922c:	f10a 3aff 	addhi.w	sl, sl, #4294967295
20009230:	44a3      	addhi	fp, r4
20009232:	ebc3 0b0b 	rsb	fp, r3, fp
20009236:	4639      	mov	r1, r7
20009238:	4658      	mov	r0, fp
2000923a:	b2ad      	uxth	r5, r5
2000923c:	f7ff f968 	bl	20008510 <__aeabi_uidiv>
20009240:	4639      	mov	r1, r7
20009242:	4680      	mov	r8, r0
20009244:	4658      	mov	r0, fp
20009246:	f7ff fa91 	bl	2000876c <__aeabi_uidivmod>
2000924a:	fb09 f908 	mul.w	r9, r9, r8
2000924e:	ea45 4501 	orr.w	r5, r5, r1, lsl #16
20009252:	45a9      	cmp	r9, r5
20009254:	d907      	bls.n	20009266 <__divdi3+0x162>
20009256:	192d      	adds	r5, r5, r4
20009258:	f108 38ff 	add.w	r8, r8, #4294967295
2000925c:	d203      	bcs.n	20009266 <__divdi3+0x162>
2000925e:	45a9      	cmp	r9, r5
20009260:	bf88      	it	hi
20009262:	f108 38ff 	addhi.w	r8, r8, #4294967295
20009266:	ea48 480a 	orr.w	r8, r8, sl, lsl #16
2000926a:	9f02      	ldr	r7, [sp, #8]
2000926c:	e7a9      	b.n	200091c2 <__divdi3+0xbe>
2000926e:	fab3 f783 	clz	r7, r3
20009272:	2f00      	cmp	r7, #0
20009274:	d168      	bne.n	20009348 <__divdi3+0x244>
20009276:	428b      	cmp	r3, r1
20009278:	bf2c      	ite	cs
2000927a:	f04f 0900 	movcs.w	r9, #0
2000927e:	f04f 0901 	movcc.w	r9, #1
20009282:	4282      	cmp	r2, r0
20009284:	bf8c      	ite	hi
20009286:	464c      	movhi	r4, r9
20009288:	f049 0401 	orrls.w	r4, r9, #1
2000928c:	2c00      	cmp	r4, #0
2000928e:	d096      	beq.n	200091be <__divdi3+0xba>
20009290:	f04f 0801 	mov.w	r8, #1
20009294:	e795      	b.n	200091c2 <__divdi3+0xbe>
20009296:	4252      	negs	r2, r2
20009298:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
2000929c:	43f6      	mvns	r6, r6
2000929e:	e73b      	b.n	20009118 <__divdi3+0x14>
200092a0:	4240      	negs	r0, r0
200092a2:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
200092a6:	f04f 36ff 	mov.w	r6, #4294967295
200092aa:	e732      	b.n	20009112 <__divdi3+0xe>
200092ac:	fa04 f408 	lsl.w	r4, r4, r8
200092b0:	f1c8 0720 	rsb	r7, r8, #32
200092b4:	fa35 f307 	lsrs.w	r3, r5, r7
200092b8:	fa29 fa07 	lsr.w	sl, r9, r7
200092bc:	0c27      	lsrs	r7, r4, #16
200092be:	fa09 fb08 	lsl.w	fp, r9, r8
200092c2:	4639      	mov	r1, r7
200092c4:	4650      	mov	r0, sl
200092c6:	ea43 020b 	orr.w	r2, r3, fp
200092ca:	9202      	str	r2, [sp, #8]
200092cc:	f7ff f920 	bl	20008510 <__aeabi_uidiv>
200092d0:	4639      	mov	r1, r7
200092d2:	fa1f f984 	uxth.w	r9, r4
200092d6:	4683      	mov	fp, r0
200092d8:	4650      	mov	r0, sl
200092da:	f7ff fa47 	bl	2000876c <__aeabi_uidivmod>
200092de:	9802      	ldr	r0, [sp, #8]
200092e0:	fb09 f20b 	mul.w	r2, r9, fp
200092e4:	0c03      	lsrs	r3, r0, #16
200092e6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
200092ea:	429a      	cmp	r2, r3
200092ec:	d904      	bls.n	200092f8 <__divdi3+0x1f4>
200092ee:	191b      	adds	r3, r3, r4
200092f0:	f10b 3bff 	add.w	fp, fp, #4294967295
200092f4:	f0c0 80b1 	bcc.w	2000945a <__divdi3+0x356>
200092f8:	1a9b      	subs	r3, r3, r2
200092fa:	4639      	mov	r1, r7
200092fc:	4618      	mov	r0, r3
200092fe:	9301      	str	r3, [sp, #4]
20009300:	f7ff f906 	bl	20008510 <__aeabi_uidiv>
20009304:	9901      	ldr	r1, [sp, #4]
20009306:	4682      	mov	sl, r0
20009308:	4608      	mov	r0, r1
2000930a:	4639      	mov	r1, r7
2000930c:	f7ff fa2e 	bl	2000876c <__aeabi_uidivmod>
20009310:	f8dd c008 	ldr.w	ip, [sp, #8]
20009314:	fb09 f30a 	mul.w	r3, r9, sl
20009318:	fa1f f08c 	uxth.w	r0, ip
2000931c:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
20009320:	4293      	cmp	r3, r2
20009322:	d908      	bls.n	20009336 <__divdi3+0x232>
20009324:	1912      	adds	r2, r2, r4
20009326:	f10a 3aff 	add.w	sl, sl, #4294967295
2000932a:	d204      	bcs.n	20009336 <__divdi3+0x232>
2000932c:	4293      	cmp	r3, r2
2000932e:	bf84      	itt	hi
20009330:	f10a 3aff 	addhi.w	sl, sl, #4294967295
20009334:	1912      	addhi	r2, r2, r4
20009336:	fa05 f508 	lsl.w	r5, r5, r8
2000933a:	ea4a 4e0b 	orr.w	lr, sl, fp, lsl #16
2000933e:	ebc3 0802 	rsb	r8, r3, r2
20009342:	f8cd e008 	str.w	lr, [sp, #8]
20009346:	e759      	b.n	200091fc <__divdi3+0xf8>
20009348:	f1c7 0020 	rsb	r0, r7, #32
2000934c:	fa03 fa07 	lsl.w	sl, r3, r7
20009350:	40c2      	lsrs	r2, r0
20009352:	fa35 f300 	lsrs.w	r3, r5, r0
20009356:	ea42 0b0a 	orr.w	fp, r2, sl
2000935a:	fa21 f800 	lsr.w	r8, r1, r0
2000935e:	fa01 f907 	lsl.w	r9, r1, r7
20009362:	4640      	mov	r0, r8
20009364:	ea4f 4a1b 	mov.w	sl, fp, lsr #16
20009368:	ea43 0109 	orr.w	r1, r3, r9
2000936c:	9102      	str	r1, [sp, #8]
2000936e:	4651      	mov	r1, sl
20009370:	fa1f f28b 	uxth.w	r2, fp
20009374:	9203      	str	r2, [sp, #12]
20009376:	f7ff f8cb 	bl	20008510 <__aeabi_uidiv>
2000937a:	4651      	mov	r1, sl
2000937c:	4681      	mov	r9, r0
2000937e:	4640      	mov	r0, r8
20009380:	f7ff f9f4 	bl	2000876c <__aeabi_uidivmod>
20009384:	9b03      	ldr	r3, [sp, #12]
20009386:	f8dd c008 	ldr.w	ip, [sp, #8]
2000938a:	fb03 f209 	mul.w	r2, r3, r9
2000938e:	ea4f 401c 	mov.w	r0, ip, lsr #16
20009392:	fa14 f307 	lsls.w	r3, r4, r7
20009396:	ea40 4401 	orr.w	r4, r0, r1, lsl #16
2000939a:	42a2      	cmp	r2, r4
2000939c:	d904      	bls.n	200093a8 <__divdi3+0x2a4>
2000939e:	eb14 040b 	adds.w	r4, r4, fp
200093a2:	f109 39ff 	add.w	r9, r9, #4294967295
200093a6:	d352      	bcc.n	2000944e <__divdi3+0x34a>
200093a8:	1aa4      	subs	r4, r4, r2
200093aa:	4651      	mov	r1, sl
200093ac:	4620      	mov	r0, r4
200093ae:	9301      	str	r3, [sp, #4]
200093b0:	f7ff f8ae 	bl	20008510 <__aeabi_uidiv>
200093b4:	4651      	mov	r1, sl
200093b6:	4680      	mov	r8, r0
200093b8:	4620      	mov	r0, r4
200093ba:	f7ff f9d7 	bl	2000876c <__aeabi_uidivmod>
200093be:	9803      	ldr	r0, [sp, #12]
200093c0:	f8dd c008 	ldr.w	ip, [sp, #8]
200093c4:	fb00 f208 	mul.w	r2, r0, r8
200093c8:	fa1f f38c 	uxth.w	r3, ip
200093cc:	ea43 4001 	orr.w	r0, r3, r1, lsl #16
200093d0:	9b01      	ldr	r3, [sp, #4]
200093d2:	4282      	cmp	r2, r0
200093d4:	d904      	bls.n	200093e0 <__divdi3+0x2dc>
200093d6:	eb10 000b 	adds.w	r0, r0, fp
200093da:	f108 38ff 	add.w	r8, r8, #4294967295
200093de:	d330      	bcc.n	20009442 <__divdi3+0x33e>
200093e0:	ea48 4809 	orr.w	r8, r8, r9, lsl #16
200093e4:	fa1f fc83 	uxth.w	ip, r3
200093e8:	0c1b      	lsrs	r3, r3, #16
200093ea:	1a80      	subs	r0, r0, r2
200093ec:	fa1f fe88 	uxth.w	lr, r8
200093f0:	ea4f 4a18 	mov.w	sl, r8, lsr #16
200093f4:	fb0c f90e 	mul.w	r9, ip, lr
200093f8:	fb0c fc0a 	mul.w	ip, ip, sl
200093fc:	fb03 c10e 	mla	r1, r3, lr, ip
20009400:	fb03 f20a 	mul.w	r2, r3, sl
20009404:	eb01 4119 	add.w	r1, r1, r9, lsr #16
20009408:	458c      	cmp	ip, r1
2000940a:	bf88      	it	hi
2000940c:	f502 3280 	addhi.w	r2, r2, #65536	; 0x10000
20009410:	eb02 4e11 	add.w	lr, r2, r1, lsr #16
20009414:	4570      	cmp	r0, lr
20009416:	d310      	bcc.n	2000943a <__divdi3+0x336>
20009418:	fa1f f989 	uxth.w	r9, r9
2000941c:	fa05 f707 	lsl.w	r7, r5, r7
20009420:	eb09 4001 	add.w	r0, r9, r1, lsl #16
20009424:	bf14      	ite	ne
20009426:	2200      	movne	r2, #0
20009428:	2201      	moveq	r2, #1
2000942a:	4287      	cmp	r7, r0
2000942c:	bf2c      	ite	cs
2000942e:	2700      	movcs	r7, #0
20009430:	f002 0701 	andcc.w	r7, r2, #1
20009434:	2f00      	cmp	r7, #0
20009436:	f43f aec4 	beq.w	200091c2 <__divdi3+0xbe>
2000943a:	f108 38ff 	add.w	r8, r8, #4294967295
2000943e:	2700      	movs	r7, #0
20009440:	e6bf      	b.n	200091c2 <__divdi3+0xbe>
20009442:	4282      	cmp	r2, r0
20009444:	bf84      	itt	hi
20009446:	4458      	addhi	r0, fp
20009448:	f108 38ff 	addhi.w	r8, r8, #4294967295
2000944c:	e7c8      	b.n	200093e0 <__divdi3+0x2dc>
2000944e:	42a2      	cmp	r2, r4
20009450:	bf84      	itt	hi
20009452:	f109 39ff 	addhi.w	r9, r9, #4294967295
20009456:	445c      	addhi	r4, fp
20009458:	e7a6      	b.n	200093a8 <__divdi3+0x2a4>
2000945a:	429a      	cmp	r2, r3
2000945c:	bf84      	itt	hi
2000945e:	f10b 3bff 	addhi.w	fp, fp, #4294967295
20009462:	191b      	addhi	r3, r3, r4
20009464:	e748      	b.n	200092f8 <__divdi3+0x1f4>
20009466:	bf00      	nop

20009468 <__udivdi3>:
20009468:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
2000946c:	460c      	mov	r4, r1
2000946e:	b083      	sub	sp, #12
20009470:	4680      	mov	r8, r0
20009472:	4616      	mov	r6, r2
20009474:	4689      	mov	r9, r1
20009476:	461f      	mov	r7, r3
20009478:	4615      	mov	r5, r2
2000947a:	468a      	mov	sl, r1
2000947c:	2b00      	cmp	r3, #0
2000947e:	d14b      	bne.n	20009518 <__udivdi3+0xb0>
20009480:	428a      	cmp	r2, r1
20009482:	d95c      	bls.n	2000953e <__udivdi3+0xd6>
20009484:	fab2 f382 	clz	r3, r2
20009488:	b15b      	cbz	r3, 200094a2 <__udivdi3+0x3a>
2000948a:	f1c3 0020 	rsb	r0, r3, #32
2000948e:	fa01 fa03 	lsl.w	sl, r1, r3
20009492:	fa28 f200 	lsr.w	r2, r8, r0
20009496:	fa16 f503 	lsls.w	r5, r6, r3
2000949a:	fa08 f803 	lsl.w	r8, r8, r3
2000949e:	ea42 0a0a 	orr.w	sl, r2, sl
200094a2:	0c2e      	lsrs	r6, r5, #16
200094a4:	4650      	mov	r0, sl
200094a6:	4631      	mov	r1, r6
200094a8:	b2af      	uxth	r7, r5
200094aa:	f7ff f831 	bl	20008510 <__aeabi_uidiv>
200094ae:	4631      	mov	r1, r6
200094b0:	ea4f 4418 	mov.w	r4, r8, lsr #16
200094b4:	4681      	mov	r9, r0
200094b6:	4650      	mov	r0, sl
200094b8:	f7ff f958 	bl	2000876c <__aeabi_uidivmod>
200094bc:	fb07 f309 	mul.w	r3, r7, r9
200094c0:	ea44 4a01 	orr.w	sl, r4, r1, lsl #16
200094c4:	4553      	cmp	r3, sl
200094c6:	d909      	bls.n	200094dc <__udivdi3+0x74>
200094c8:	eb1a 0a05 	adds.w	sl, sl, r5
200094cc:	f109 39ff 	add.w	r9, r9, #4294967295
200094d0:	d204      	bcs.n	200094dc <__udivdi3+0x74>
200094d2:	4553      	cmp	r3, sl
200094d4:	bf84      	itt	hi
200094d6:	f109 39ff 	addhi.w	r9, r9, #4294967295
200094da:	44aa      	addhi	sl, r5
200094dc:	ebc3 0a0a 	rsb	sl, r3, sl
200094e0:	4631      	mov	r1, r6
200094e2:	4650      	mov	r0, sl
200094e4:	fa1f f888 	uxth.w	r8, r8
200094e8:	f7ff f812 	bl	20008510 <__aeabi_uidiv>
200094ec:	4631      	mov	r1, r6
200094ee:	4604      	mov	r4, r0
200094f0:	4650      	mov	r0, sl
200094f2:	f7ff f93b 	bl	2000876c <__aeabi_uidivmod>
200094f6:	fb07 f704 	mul.w	r7, r7, r4
200094fa:	ea48 4801 	orr.w	r8, r8, r1, lsl #16
200094fe:	4547      	cmp	r7, r8
20009500:	d906      	bls.n	20009510 <__udivdi3+0xa8>
20009502:	3c01      	subs	r4, #1
20009504:	eb18 0805 	adds.w	r8, r8, r5
20009508:	d202      	bcs.n	20009510 <__udivdi3+0xa8>
2000950a:	4547      	cmp	r7, r8
2000950c:	bf88      	it	hi
2000950e:	3c01      	subhi	r4, #1
20009510:	ea44 4409 	orr.w	r4, r4, r9, lsl #16
20009514:	2600      	movs	r6, #0
20009516:	e05c      	b.n	200095d2 <__udivdi3+0x16a>
20009518:	428b      	cmp	r3, r1
2000951a:	d858      	bhi.n	200095ce <__udivdi3+0x166>
2000951c:	fab3 f683 	clz	r6, r3
20009520:	2e00      	cmp	r6, #0
20009522:	d15b      	bne.n	200095dc <__udivdi3+0x174>
20009524:	428b      	cmp	r3, r1
20009526:	bf2c      	ite	cs
20009528:	2200      	movcs	r2, #0
2000952a:	2201      	movcc	r2, #1
2000952c:	4285      	cmp	r5, r0
2000952e:	bf8c      	ite	hi
20009530:	4615      	movhi	r5, r2
20009532:	f042 0501 	orrls.w	r5, r2, #1
20009536:	2d00      	cmp	r5, #0
20009538:	d049      	beq.n	200095ce <__udivdi3+0x166>
2000953a:	2401      	movs	r4, #1
2000953c:	e049      	b.n	200095d2 <__udivdi3+0x16a>
2000953e:	b922      	cbnz	r2, 2000954a <__udivdi3+0xe2>
20009540:	4611      	mov	r1, r2
20009542:	2001      	movs	r0, #1
20009544:	f7fe ffe4 	bl	20008510 <__aeabi_uidiv>
20009548:	4605      	mov	r5, r0
2000954a:	fab5 f685 	clz	r6, r5
2000954e:	2e00      	cmp	r6, #0
20009550:	f040 80ba 	bne.w	200096c8 <__udivdi3+0x260>
20009554:	1b64      	subs	r4, r4, r5
20009556:	0c2f      	lsrs	r7, r5, #16
20009558:	fa1f fa85 	uxth.w	sl, r5
2000955c:	2601      	movs	r6, #1
2000955e:	4639      	mov	r1, r7
20009560:	4620      	mov	r0, r4
20009562:	f7fe ffd5 	bl	20008510 <__aeabi_uidiv>
20009566:	4639      	mov	r1, r7
20009568:	ea4f 4b18 	mov.w	fp, r8, lsr #16
2000956c:	4681      	mov	r9, r0
2000956e:	4620      	mov	r0, r4
20009570:	f7ff f8fc 	bl	2000876c <__aeabi_uidivmod>
20009574:	fb0a f309 	mul.w	r3, sl, r9
20009578:	ea4b 4b01 	orr.w	fp, fp, r1, lsl #16
2000957c:	455b      	cmp	r3, fp
2000957e:	d909      	bls.n	20009594 <__udivdi3+0x12c>
20009580:	eb1b 0b05 	adds.w	fp, fp, r5
20009584:	f109 39ff 	add.w	r9, r9, #4294967295
20009588:	d204      	bcs.n	20009594 <__udivdi3+0x12c>
2000958a:	455b      	cmp	r3, fp
2000958c:	bf84      	itt	hi
2000958e:	f109 39ff 	addhi.w	r9, r9, #4294967295
20009592:	44ab      	addhi	fp, r5
20009594:	ebc3 0b0b 	rsb	fp, r3, fp
20009598:	4639      	mov	r1, r7
2000959a:	4658      	mov	r0, fp
2000959c:	fa1f f888 	uxth.w	r8, r8
200095a0:	f7fe ffb6 	bl	20008510 <__aeabi_uidiv>
200095a4:	4639      	mov	r1, r7
200095a6:	4604      	mov	r4, r0
200095a8:	4658      	mov	r0, fp
200095aa:	f7ff f8df 	bl	2000876c <__aeabi_uidivmod>
200095ae:	fb0a fa04 	mul.w	sl, sl, r4
200095b2:	ea48 4801 	orr.w	r8, r8, r1, lsl #16
200095b6:	45c2      	cmp	sl, r8
200095b8:	d906      	bls.n	200095c8 <__udivdi3+0x160>
200095ba:	3c01      	subs	r4, #1
200095bc:	eb18 0805 	adds.w	r8, r8, r5
200095c0:	d202      	bcs.n	200095c8 <__udivdi3+0x160>
200095c2:	45c2      	cmp	sl, r8
200095c4:	bf88      	it	hi
200095c6:	3c01      	subhi	r4, #1
200095c8:	ea44 4409 	orr.w	r4, r4, r9, lsl #16
200095cc:	e001      	b.n	200095d2 <__udivdi3+0x16a>
200095ce:	2600      	movs	r6, #0
200095d0:	4634      	mov	r4, r6
200095d2:	4631      	mov	r1, r6
200095d4:	4620      	mov	r0, r4
200095d6:	b003      	add	sp, #12
200095d8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
200095dc:	f1c6 0020 	rsb	r0, r6, #32
200095e0:	40b3      	lsls	r3, r6
200095e2:	fa32 f700 	lsrs.w	r7, r2, r0
200095e6:	fa21 fb00 	lsr.w	fp, r1, r0
200095ea:	431f      	orrs	r7, r3
200095ec:	fa14 f206 	lsls.w	r2, r4, r6
200095f0:	fa28 f100 	lsr.w	r1, r8, r0
200095f4:	4658      	mov	r0, fp
200095f6:	ea4f 4a17 	mov.w	sl, r7, lsr #16
200095fa:	4311      	orrs	r1, r2
200095fc:	9100      	str	r1, [sp, #0]
200095fe:	4651      	mov	r1, sl
20009600:	b2bb      	uxth	r3, r7
20009602:	9301      	str	r3, [sp, #4]
20009604:	f7fe ff84 	bl	20008510 <__aeabi_uidiv>
20009608:	4651      	mov	r1, sl
2000960a:	40b5      	lsls	r5, r6
2000960c:	4681      	mov	r9, r0
2000960e:	4658      	mov	r0, fp
20009610:	f7ff f8ac 	bl	2000876c <__aeabi_uidivmod>
20009614:	9c01      	ldr	r4, [sp, #4]
20009616:	9800      	ldr	r0, [sp, #0]
20009618:	fb04 f309 	mul.w	r3, r4, r9
2000961c:	ea4f 4c10 	mov.w	ip, r0, lsr #16
20009620:	ea4c 4b01 	orr.w	fp, ip, r1, lsl #16
20009624:	455b      	cmp	r3, fp
20009626:	d905      	bls.n	20009634 <__udivdi3+0x1cc>
20009628:	eb1b 0b07 	adds.w	fp, fp, r7
2000962c:	f109 39ff 	add.w	r9, r9, #4294967295
20009630:	f0c0 808e 	bcc.w	20009750 <__udivdi3+0x2e8>
20009634:	ebc3 0b0b 	rsb	fp, r3, fp
20009638:	4651      	mov	r1, sl
2000963a:	4658      	mov	r0, fp
2000963c:	f7fe ff68 	bl	20008510 <__aeabi_uidiv>
20009640:	4651      	mov	r1, sl
20009642:	4604      	mov	r4, r0
20009644:	4658      	mov	r0, fp
20009646:	f7ff f891 	bl	2000876c <__aeabi_uidivmod>
2000964a:	9801      	ldr	r0, [sp, #4]
2000964c:	9a00      	ldr	r2, [sp, #0]
2000964e:	fb00 f304 	mul.w	r3, r0, r4
20009652:	fa1f fc82 	uxth.w	ip, r2
20009656:	ea4c 4201 	orr.w	r2, ip, r1, lsl #16
2000965a:	4293      	cmp	r3, r2
2000965c:	d906      	bls.n	2000966c <__udivdi3+0x204>
2000965e:	3c01      	subs	r4, #1
20009660:	19d2      	adds	r2, r2, r7
20009662:	d203      	bcs.n	2000966c <__udivdi3+0x204>
20009664:	4293      	cmp	r3, r2
20009666:	d901      	bls.n	2000966c <__udivdi3+0x204>
20009668:	19d2      	adds	r2, r2, r7
2000966a:	3c01      	subs	r4, #1
2000966c:	ea44 4409 	orr.w	r4, r4, r9, lsl #16
20009670:	b2a8      	uxth	r0, r5
20009672:	1ad2      	subs	r2, r2, r3
20009674:	0c2d      	lsrs	r5, r5, #16
20009676:	fa1f fc84 	uxth.w	ip, r4
2000967a:	0c23      	lsrs	r3, r4, #16
2000967c:	fb00 f70c 	mul.w	r7, r0, ip
20009680:	fb00 fe03 	mul.w	lr, r0, r3
20009684:	fb05 e10c 	mla	r1, r5, ip, lr
20009688:	fb05 f503 	mul.w	r5, r5, r3
2000968c:	eb01 4117 	add.w	r1, r1, r7, lsr #16
20009690:	458e      	cmp	lr, r1
20009692:	bf88      	it	hi
20009694:	f505 3580 	addhi.w	r5, r5, #65536	; 0x10000
20009698:	eb05 4511 	add.w	r5, r5, r1, lsr #16
2000969c:	42aa      	cmp	r2, r5
2000969e:	d310      	bcc.n	200096c2 <__udivdi3+0x25a>
200096a0:	b2bf      	uxth	r7, r7
200096a2:	fa08 f606 	lsl.w	r6, r8, r6
200096a6:	eb07 4201 	add.w	r2, r7, r1, lsl #16
200096aa:	bf14      	ite	ne
200096ac:	f04f 0e00 	movne.w	lr, #0
200096b0:	f04f 0e01 	moveq.w	lr, #1
200096b4:	4296      	cmp	r6, r2
200096b6:	bf2c      	ite	cs
200096b8:	2600      	movcs	r6, #0
200096ba:	f00e 0601 	andcc.w	r6, lr, #1
200096be:	2e00      	cmp	r6, #0
200096c0:	d087      	beq.n	200095d2 <__udivdi3+0x16a>
200096c2:	3c01      	subs	r4, #1
200096c4:	2600      	movs	r6, #0
200096c6:	e784      	b.n	200095d2 <__udivdi3+0x16a>
200096c8:	40b5      	lsls	r5, r6
200096ca:	f1c6 0120 	rsb	r1, r6, #32
200096ce:	fa24 f901 	lsr.w	r9, r4, r1
200096d2:	fa28 f201 	lsr.w	r2, r8, r1
200096d6:	0c2f      	lsrs	r7, r5, #16
200096d8:	40b4      	lsls	r4, r6
200096da:	4639      	mov	r1, r7
200096dc:	4648      	mov	r0, r9
200096de:	4322      	orrs	r2, r4
200096e0:	9200      	str	r2, [sp, #0]
200096e2:	f7fe ff15 	bl	20008510 <__aeabi_uidiv>
200096e6:	4639      	mov	r1, r7
200096e8:	fa1f fa85 	uxth.w	sl, r5
200096ec:	4683      	mov	fp, r0
200096ee:	4648      	mov	r0, r9
200096f0:	f7ff f83c 	bl	2000876c <__aeabi_uidivmod>
200096f4:	9b00      	ldr	r3, [sp, #0]
200096f6:	0c1a      	lsrs	r2, r3, #16
200096f8:	fb0a f30b 	mul.w	r3, sl, fp
200096fc:	ea42 4401 	orr.w	r4, r2, r1, lsl #16
20009700:	42a3      	cmp	r3, r4
20009702:	d903      	bls.n	2000970c <__udivdi3+0x2a4>
20009704:	1964      	adds	r4, r4, r5
20009706:	f10b 3bff 	add.w	fp, fp, #4294967295
2000970a:	d327      	bcc.n	2000975c <__udivdi3+0x2f4>
2000970c:	1ae4      	subs	r4, r4, r3
2000970e:	4639      	mov	r1, r7
20009710:	4620      	mov	r0, r4
20009712:	f7fe fefd 	bl	20008510 <__aeabi_uidiv>
20009716:	4639      	mov	r1, r7
20009718:	4681      	mov	r9, r0
2000971a:	4620      	mov	r0, r4
2000971c:	f7ff f826 	bl	2000876c <__aeabi_uidivmod>
20009720:	9800      	ldr	r0, [sp, #0]
20009722:	fb0a f309 	mul.w	r3, sl, r9
20009726:	fa1f fc80 	uxth.w	ip, r0
2000972a:	ea4c 4401 	orr.w	r4, ip, r1, lsl #16
2000972e:	42a3      	cmp	r3, r4
20009730:	d908      	bls.n	20009744 <__udivdi3+0x2dc>
20009732:	1964      	adds	r4, r4, r5
20009734:	f109 39ff 	add.w	r9, r9, #4294967295
20009738:	d204      	bcs.n	20009744 <__udivdi3+0x2dc>
2000973a:	42a3      	cmp	r3, r4
2000973c:	bf84      	itt	hi
2000973e:	f109 39ff 	addhi.w	r9, r9, #4294967295
20009742:	1964      	addhi	r4, r4, r5
20009744:	fa08 f806 	lsl.w	r8, r8, r6
20009748:	1ae4      	subs	r4, r4, r3
2000974a:	ea49 460b 	orr.w	r6, r9, fp, lsl #16
2000974e:	e706      	b.n	2000955e <__udivdi3+0xf6>
20009750:	455b      	cmp	r3, fp
20009752:	bf84      	itt	hi
20009754:	f109 39ff 	addhi.w	r9, r9, #4294967295
20009758:	44bb      	addhi	fp, r7
2000975a:	e76b      	b.n	20009634 <__udivdi3+0x1cc>
2000975c:	42a3      	cmp	r3, r4
2000975e:	bf84      	itt	hi
20009760:	f10b 3bff 	addhi.w	fp, fp, #4294967295
20009764:	1964      	addhi	r4, r4, r5
20009766:	e7d1      	b.n	2000970c <__udivdi3+0x2a4>
20009768:	25203a79 	.word	0x25203a79
2000976c:	000d0a69 	.word	0x000d0a69
20009770:	69253a78 	.word	0x69253a78
20009774:	00000d0a 	.word	0x00000d0a
20009778:	39494c49 	.word	0x39494c49
2000977c:	20313433 	.word	0x20313433
20009780:	74736554 	.word	0x74736554
20009784:	000d0a21 	.word	0x000d0a21
20009788:	656e6f44 	.word	0x656e6f44
2000978c:	000d0a21 	.word	0x000d0a21
20009790:	70616548 	.word	0x70616548
20009794:	646e6120 	.word	0x646e6120
20009798:	61747320 	.word	0x61747320
2000979c:	63206b63 	.word	0x63206b63
200097a0:	696c6c6f 	.word	0x696c6c6f
200097a4:	6e6f6973 	.word	0x6e6f6973
200097a8:	0000000a 	.word	0x0000000a

200097ac <C.18.2576>:
200097ac:	00000001 00000002 00000004 00000001     ................

200097bc <_global_impure_ptr>:
200097bc:	20009a50 00000043                       P.. C...

200097c4 <blanks.3577>:
200097c4:	20202020 20202020 20202020 20202020                     

200097d4 <zeroes.3578>:
200097d4:	30303030 30303030 30303030 30303030     0000000000000000
200097e4:	33323130 37363534 42413938 46454443     0123456789ABCDEF
200097f4:	00000000 00464e49 00666e69 004e414e     ....INF.inf.NAN.
20009804:	006e616e 33323130 37363534 62613938     nan.0123456789ab
20009814:	66656463 00000000 6c756e28 0000296c     cdef....(null)..
20009824:	00000030 69666e49 7974696e 00000000     0...Infinity....
20009834:	004e614e                                NaN.

20009838 <__sf_fake_stdin>:
	...

20009858 <__sf_fake_stdout>:
	...

20009878 <__sf_fake_stderr>:
	...

20009898 <charset>:
20009898:	200098d0                                ... 

2000989c <lconv>:
2000989c:	200098cc 200097f4 200097f4 200097f4     ... ... ... ... 
200098ac:	200097f4 200097f4 200097f4 200097f4     ... ... ... ... 
200098bc:	200097f4 200097f4 ffffffff ffffffff     ... ... ........
200098cc:	0000002e 2d4f5349 39353838 0000312d     ....ISO-8859-1..
200098dc:	00000000                                ....

200098e0 <__mprec_tens>:
200098e0:	00000000 3ff00000 00000000 40240000     .......?......$@
200098f0:	00000000 40590000 00000000 408f4000     ......Y@.....@.@
20009900:	00000000 40c38800 00000000 40f86a00     .......@.....j.@
20009910:	00000000 412e8480 00000000 416312d0     .......A......cA
20009920:	00000000 4197d784 00000000 41cdcd65     .......A....e..A
20009930:	20000000 4202a05f e8000000 42374876     ... _..B....vH7B
20009940:	a2000000 426d1a94 e5400000 42a2309c     ......mB..@..0.B
20009950:	1e900000 42d6bcc4 26340000 430c6bf5     .......B..4&.k.C
20009960:	37e08000 4341c379 85d8a000 43763457     ...7y.AC....W4vC
20009970:	674ec800 43abc16d 60913d00 43e158e4     ..Ngm..C.=.`.X.C
20009980:	78b58c40 4415af1d d6e2ef50 444b1ae4     @..x...DP.....KD
20009990:	064dd592 4480f0cf c7e14af6 44b52d02     ..M....D.J...-.D
200099a0:	79d99db4 44ea7843                       ...yCx.D

200099a8 <p05.2463>:
200099a8:	00000005 00000019 0000007d 00000000     ........}.......

200099b8 <__mprec_bigtens>:
200099b8:	37e08000 4341c379 b5056e17 4693b8b5     ...7y.AC.n.....F
200099c8:	e93ff9f5 4d384f03 f9301d32 5a827748     ..?..O8M2.0.Hw.Z
200099d8:	7f73bf3c 75154fdd                       <.s..O.u

200099e0 <__mprec_tinytens>:
200099e0:	97d889bc 3c9cd2b2 d5a8a733 3949f623     .......<3...#.I9
200099f0:	44f4a73d 32a50ffd cf8c979d 255bba08     =..D...2......[%
20009a00:	64ac6f43 0ac80628                       Co.d(...

20009a08 <_init>:
20009a08:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
20009a0a:	bf00      	nop
20009a0c:	bcf8      	pop	{r3, r4, r5, r6, r7}
20009a0e:	bc08      	pop	{r3}
20009a10:	469e      	mov	lr, r3
20009a12:	4770      	bx	lr

20009a14 <_fini>:
20009a14:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
20009a16:	bf00      	nop
20009a18:	bcf8      	pop	{r3, r4, r5, r6, r7}
20009a1a:	bc08      	pop	{r3}
20009a1c:	469e      	mov	lr, r3
20009a1e:	4770      	bx	lr

20009a20 <__frame_dummy_init_array_entry>:
20009a20:	0485 2000                                   ... 

20009a24 <__do_global_dtors_aux_fini_array_entry>:
20009a24:	0471 2000                                   q.. 
