#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sun Sep 22 09:52:45 2019
# Process ID: 274580
# Current directory: C:/Users/prodrigu/git/simpleNeuralNetwork/Vivado/NNA/NNA.runs/synth_1
# Command line: vivado.exe -log config_mpsoc_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source config_mpsoc_wrapper.tcl
# Log file: C:/Users/prodrigu/git/simpleNeuralNetwork/Vivado/NNA/NNA.runs/synth_1/config_mpsoc_wrapper.vds
# Journal file: C:/Users/prodrigu/git/simpleNeuralNetwork/Vivado/NNA/NNA.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source config_mpsoc_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/prodrigu/git/simpleNeuralNetwork/Simulink/netlist'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
add_files: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 295.770 ; gain = 1.832
Command: synth_design -top config_mpsoc_wrapper -part xczu9eg-ffvb1156-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: [Common 17-86] Your Synthesis license expires in 20 day(s)
INFO: [Common 17-1686] The version limit for your license is '2019.09' and will not allow you to run Xilinx software released after that date (year & month). A version limit expiration means that while you will be able to continue to use the current version of tools or IP with this license, you will not be able to use any updates or new releases.
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-e
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 267840 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1300.602 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'config_mpsoc_wrapper' [C:/Users/prodrigu/git/simpleNeuralNetwork/Vivado/NNA/NNA.srcs/sources_1/bd/config_mpsoc/hdl/config_mpsoc_wrapper.v:12]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/prodrigu/git/simpleNeuralNetwork/Vivado/NNA/NNA.srcs/sources_1/bd/config_mpsoc/hdl/config_mpsoc_wrapper.v:18]
INFO: [Synth 8-6157] synthesizing module 'config_mpsoc' [C:/Users/prodrigu/git/simpleNeuralNetwork/Vivado/NNA/NNA.srcs/sources_1/bd/config_mpsoc/synth/config_mpsoc.v:13]
INFO: [Synth 8-6157] synthesizing module 'config_mpsoc_axi_dma_0_0' [C:/Users/prodrigu/git/simpleNeuralNetwork/Vivado/NNA/NNA.runs/synth_1/.Xil/Vivado-274580-SJO-PRODRIGU-L1/realtime/config_mpsoc_axi_dma_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'config_mpsoc_axi_dma_0_0' (1#1) [C:/Users/prodrigu/git/simpleNeuralNetwork/Vivado/NNA/NNA.runs/synth_1/.Xil/Vivado-274580-SJO-PRODRIGU-L1/realtime/config_mpsoc_axi_dma_0_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'axi_dma_0' of module 'config_mpsoc_axi_dma_0_0' has 94 connections declared, but only 91 given [C:/Users/prodrigu/git/simpleNeuralNetwork/Vivado/NNA/NNA.srcs/sources_1/bd/config_mpsoc/synth/config_mpsoc.v:178]
INFO: [Synth 8-6157] synthesizing module 'config_mpsoc_axi_smc_0' [C:/Users/prodrigu/git/simpleNeuralNetwork/Vivado/NNA/NNA.runs/synth_1/.Xil/Vivado-274580-SJO-PRODRIGU-L1/realtime/config_mpsoc_axi_smc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'config_mpsoc_axi_smc_0' (2#1) [C:/Users/prodrigu/git/simpleNeuralNetwork/Vivado/NNA/NNA.runs/synth_1/.Xil/Vivado-274580-SJO-PRODRIGU-L1/realtime/config_mpsoc_axi_smc_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'config_mpsoc_axis_data_fifo_0_0' [C:/Users/prodrigu/git/simpleNeuralNetwork/Vivado/NNA/NNA.runs/synth_1/.Xil/Vivado-274580-SJO-PRODRIGU-L1/realtime/config_mpsoc_axis_data_fifo_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'config_mpsoc_axis_data_fifo_0_0' (3#1) [C:/Users/prodrigu/git/simpleNeuralNetwork/Vivado/NNA/NNA.runs/synth_1/.Xil/Vivado-274580-SJO-PRODRIGU-L1/realtime/config_mpsoc_axis_data_fifo_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'config_mpsoc_ps8_0_axi_periph_1' [C:/Users/prodrigu/git/simpleNeuralNetwork/Vivado/NNA/NNA.srcs/sources_1/bd/config_mpsoc/synth/config_mpsoc.v:538]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_G4YDFE' [C:/Users/prodrigu/git/simpleNeuralNetwork/Vivado/NNA/NNA.srcs/sources_1/bd/config_mpsoc/synth/config_mpsoc.v:833]
INFO: [Synth 8-6157] synthesizing module 'config_mpsoc_auto_ds_0' [C:/Users/prodrigu/git/simpleNeuralNetwork/Vivado/NNA/NNA.runs/synth_1/.Xil/Vivado-274580-SJO-PRODRIGU-L1/realtime/config_mpsoc_auto_ds_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'config_mpsoc_auto_ds_0' (4#1) [C:/Users/prodrigu/git/simpleNeuralNetwork/Vivado/NNA/NNA.runs/synth_1/.Xil/Vivado-274580-SJO-PRODRIGU-L1/realtime/config_mpsoc_auto_ds_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'config_mpsoc_auto_pc_0' [C:/Users/prodrigu/git/simpleNeuralNetwork/Vivado/NNA/NNA.runs/synth_1/.Xil/Vivado-274580-SJO-PRODRIGU-L1/realtime/config_mpsoc_auto_pc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'config_mpsoc_auto_pc_0' (5#1) [C:/Users/prodrigu/git/simpleNeuralNetwork/Vivado/NNA/NNA.runs/synth_1/.Xil/Vivado-274580-SJO-PRODRIGU-L1/realtime/config_mpsoc_auto_pc_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'auto_pc' of module 'config_mpsoc_auto_pc_0' has 56 connections declared, but only 53 given [C:/Users/prodrigu/git/simpleNeuralNetwork/Vivado/NNA/NNA.srcs/sources_1/bd/config_mpsoc/synth/config_mpsoc.v:1172]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_G4YDFE' (6#1) [C:/Users/prodrigu/git/simpleNeuralNetwork/Vivado/NNA/NNA.srcs/sources_1/bd/config_mpsoc/synth/config_mpsoc.v:833]
INFO: [Synth 8-6155] done synthesizing module 'config_mpsoc_ps8_0_axi_periph_1' (7#1) [C:/Users/prodrigu/git/simpleNeuralNetwork/Vivado/NNA/NNA.srcs/sources_1/bd/config_mpsoc/synth/config_mpsoc.v:538]
INFO: [Synth 8-6157] synthesizing module 'config_mpsoc_rst_ps8_0_99M_1' [C:/Users/prodrigu/git/simpleNeuralNetwork/Vivado/NNA/NNA.runs/synth_1/.Xil/Vivado-274580-SJO-PRODRIGU-L1/realtime/config_mpsoc_rst_ps8_0_99M_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'config_mpsoc_rst_ps8_0_99M_1' (8#1) [C:/Users/prodrigu/git/simpleNeuralNetwork/Vivado/NNA/NNA.runs/synth_1/.Xil/Vivado-274580-SJO-PRODRIGU-L1/realtime/config_mpsoc_rst_ps8_0_99M_1_stub.v:6]
WARNING: [Synth 8-7023] instance 'rst_ps8_0_99M' of module 'config_mpsoc_rst_ps8_0_99M_1' has 10 connections declared, but only 6 given [C:/Users/prodrigu/git/simpleNeuralNetwork/Vivado/NNA/NNA.srcs/sources_1/bd/config_mpsoc/synth/config_mpsoc.v:445]
INFO: [Synth 8-6157] synthesizing module 'config_mpsoc_xlconcat_0_0' [c:/Users/prodrigu/git/simpleNeuralNetwork/Vivado/NNA/NNA.srcs/sources_1/bd/config_mpsoc/ip/config_mpsoc_xlconcat_0_0/synth/config_mpsoc_xlconcat_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'xlconcat_v2_1_3_xlconcat' [c:/Users/prodrigu/git/simpleNeuralNetwork/Vivado/NNA/NNA.srcs/sources_1/bd/config_mpsoc/ipshared/442e/hdl/xlconcat_v2_1_vl_rfs.v:14]
	Parameter IN0_WIDTH bound to: 1 - type: integer 
	Parameter IN1_WIDTH bound to: 1 - type: integer 
	Parameter IN2_WIDTH bound to: 1 - type: integer 
	Parameter IN3_WIDTH bound to: 1 - type: integer 
	Parameter IN4_WIDTH bound to: 1 - type: integer 
	Parameter IN5_WIDTH bound to: 1 - type: integer 
	Parameter IN6_WIDTH bound to: 1 - type: integer 
	Parameter IN7_WIDTH bound to: 1 - type: integer 
	Parameter IN8_WIDTH bound to: 1 - type: integer 
	Parameter IN9_WIDTH bound to: 1 - type: integer 
	Parameter IN10_WIDTH bound to: 1 - type: integer 
	Parameter IN11_WIDTH bound to: 1 - type: integer 
	Parameter IN12_WIDTH bound to: 1 - type: integer 
	Parameter IN13_WIDTH bound to: 1 - type: integer 
	Parameter IN14_WIDTH bound to: 1 - type: integer 
	Parameter IN15_WIDTH bound to: 1 - type: integer 
	Parameter IN16_WIDTH bound to: 1 - type: integer 
	Parameter IN17_WIDTH bound to: 1 - type: integer 
	Parameter IN18_WIDTH bound to: 1 - type: integer 
	Parameter IN19_WIDTH bound to: 1 - type: integer 
	Parameter IN20_WIDTH bound to: 1 - type: integer 
	Parameter IN21_WIDTH bound to: 1 - type: integer 
	Parameter IN22_WIDTH bound to: 1 - type: integer 
	Parameter IN23_WIDTH bound to: 1 - type: integer 
	Parameter IN24_WIDTH bound to: 1 - type: integer 
	Parameter IN25_WIDTH bound to: 1 - type: integer 
	Parameter IN26_WIDTH bound to: 1 - type: integer 
	Parameter IN27_WIDTH bound to: 1 - type: integer 
	Parameter IN28_WIDTH bound to: 1 - type: integer 
	Parameter IN29_WIDTH bound to: 1 - type: integer 
	Parameter IN30_WIDTH bound to: 1 - type: integer 
	Parameter IN31_WIDTH bound to: 1 - type: integer 
	Parameter dout_width bound to: 2 - type: integer 
	Parameter NUM_PORTS bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconcat_v2_1_3_xlconcat' (9#1) [c:/Users/prodrigu/git/simpleNeuralNetwork/Vivado/NNA/NNA.srcs/sources_1/bd/config_mpsoc/ipshared/442e/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'config_mpsoc_xlconcat_0_0' (10#1) [c:/Users/prodrigu/git/simpleNeuralNetwork/Vivado/NNA/NNA.srcs/sources_1/bd/config_mpsoc/ip/config_mpsoc_xlconcat_0_0/synth/config_mpsoc_xlconcat_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'config_mpsoc_zynq_ultra_ps_e_0_1' [C:/Users/prodrigu/git/simpleNeuralNetwork/Vivado/NNA/NNA.runs/synth_1/.Xil/Vivado-274580-SJO-PRODRIGU-L1/realtime/config_mpsoc_zynq_ultra_ps_e_0_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'config_mpsoc_zynq_ultra_ps_e_0_1' (11#1) [C:/Users/prodrigu/git/simpleNeuralNetwork/Vivado/NNA/NNA.runs/synth_1/.Xil/Vivado-274580-SJO-PRODRIGU-L1/realtime/config_mpsoc_zynq_ultra_ps_e_0_1_stub.v:6]
WARNING: [Synth 8-7023] instance 'zynq_ultra_ps_e_0' of module 'config_mpsoc_zynq_ultra_ps_e_0_1' has 83 connections declared, but only 79 given [C:/Users/prodrigu/git/simpleNeuralNetwork/Vivado/NNA/NNA.srcs/sources_1/bd/config_mpsoc/synth/config_mpsoc.v:456]
INFO: [Synth 8-6155] done synthesizing module 'config_mpsoc' (12#1) [C:/Users/prodrigu/git/simpleNeuralNetwork/Vivado/NNA/NNA.srcs/sources_1/bd/config_mpsoc/synth/config_mpsoc.v:13]
INFO: [Synth 8-6155] done synthesizing module 'config_mpsoc_wrapper' (13#1) [C:/Users/prodrigu/git/simpleNeuralNetwork/Vivado/NNA/NNA.srcs/sources_1/bd/config_mpsoc/hdl/config_mpsoc_wrapper.v:12]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In2[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In3[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In4[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In5[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In6[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In7[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In8[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In9[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In10[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In11[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In12[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In13[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In14[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In15[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In16[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In17[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In18[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In19[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In20[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In21[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In22[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In23[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In24[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In25[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In26[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In27[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In28[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In29[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In30[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In31[0]
WARNING: [Synth 8-3331] design s00_couplers_imp_G4YDFE has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_G4YDFE has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design config_mpsoc_ps8_0_axi_periph_1 has unconnected port ACLK
WARNING: [Synth 8-3331] design config_mpsoc_ps8_0_axi_periph_1 has unconnected port ARESETN
WARNING: [Synth 8-3331] design config_mpsoc has unconnected port reset
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1344.441 ; gain = 43.840
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1344.441 ; gain = 43.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1344.441 ; gain = 43.840
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/prodrigu/git/simpleNeuralNetwork/Vivado/NNA/NNA.srcs/sources_1/bd/config_mpsoc/ip/config_mpsoc_zynq_ultra_ps_e_0_1/config_mpsoc_zynq_ultra_ps_e_0_1/config_mpsoc_zynq_ultra_ps_e_0_1_in_context.xdc] for cell 'config_mpsoc_i/zynq_ultra_ps_e_0'
create_clock: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1415.352 ; gain = 28.723
Finished Parsing XDC File [c:/Users/prodrigu/git/simpleNeuralNetwork/Vivado/NNA/NNA.srcs/sources_1/bd/config_mpsoc/ip/config_mpsoc_zynq_ultra_ps_e_0_1/config_mpsoc_zynq_ultra_ps_e_0_1/config_mpsoc_zynq_ultra_ps_e_0_1_in_context.xdc] for cell 'config_mpsoc_i/zynq_ultra_ps_e_0'
Parsing XDC File [c:/Users/prodrigu/git/simpleNeuralNetwork/Vivado/NNA/NNA.srcs/sources_1/bd/config_mpsoc/ip/config_mpsoc_axi_dma_0_0/config_mpsoc_axi_dma_0_0/config_mpsoc_axi_dma_0_0_in_context.xdc] for cell 'config_mpsoc_i/axi_dma_0'
Finished Parsing XDC File [c:/Users/prodrigu/git/simpleNeuralNetwork/Vivado/NNA/NNA.srcs/sources_1/bd/config_mpsoc/ip/config_mpsoc_axi_dma_0_0/config_mpsoc_axi_dma_0_0/config_mpsoc_axi_dma_0_0_in_context.xdc] for cell 'config_mpsoc_i/axi_dma_0'
Parsing XDC File [c:/Users/prodrigu/git/simpleNeuralNetwork/Vivado/NNA/NNA.srcs/sources_1/bd/config_mpsoc/ip/config_mpsoc_axi_smc_0/config_mpsoc_axi_smc_0/config_mpsoc_axi_smc_0_in_context.xdc] for cell 'config_mpsoc_i/axi_smc'
Finished Parsing XDC File [c:/Users/prodrigu/git/simpleNeuralNetwork/Vivado/NNA/NNA.srcs/sources_1/bd/config_mpsoc/ip/config_mpsoc_axi_smc_0/config_mpsoc_axi_smc_0/config_mpsoc_axi_smc_0_in_context.xdc] for cell 'config_mpsoc_i/axi_smc'
Parsing XDC File [c:/Users/prodrigu/git/simpleNeuralNetwork/Vivado/NNA/NNA.srcs/sources_1/bd/config_mpsoc/ip/config_mpsoc_rst_ps8_0_99M_1/config_mpsoc_rst_ps8_0_99M_1/config_mpsoc_rst_ps8_0_99M_1_in_context.xdc] for cell 'config_mpsoc_i/rst_ps8_0_99M'
Finished Parsing XDC File [c:/Users/prodrigu/git/simpleNeuralNetwork/Vivado/NNA/NNA.srcs/sources_1/bd/config_mpsoc/ip/config_mpsoc_rst_ps8_0_99M_1/config_mpsoc_rst_ps8_0_99M_1/config_mpsoc_rst_ps8_0_99M_1_in_context.xdc] for cell 'config_mpsoc_i/rst_ps8_0_99M'
Parsing XDC File [c:/Users/prodrigu/git/simpleNeuralNetwork/Vivado/NNA/NNA.srcs/sources_1/bd/config_mpsoc/ip/config_mpsoc_axis_data_fifo_0_0/config_mpsoc_axis_data_fifo_0_0/config_mpsoc_axis_data_fifo_0_0_in_context.xdc] for cell 'config_mpsoc_i/axis_data_fifo_0'
Finished Parsing XDC File [c:/Users/prodrigu/git/simpleNeuralNetwork/Vivado/NNA/NNA.srcs/sources_1/bd/config_mpsoc/ip/config_mpsoc_axis_data_fifo_0_0/config_mpsoc_axis_data_fifo_0_0/config_mpsoc_axis_data_fifo_0_0_in_context.xdc] for cell 'config_mpsoc_i/axis_data_fifo_0'
Parsing XDC File [c:/Users/prodrigu/git/simpleNeuralNetwork/Vivado/NNA/NNA.srcs/sources_1/bd/config_mpsoc/ip/config_mpsoc_auto_ds_0_1/config_mpsoc_auto_ds_0/config_mpsoc_auto_ds_0_in_context.xdc] for cell 'config_mpsoc_i/ps8_0_axi_periph/s00_couplers/auto_ds'
Finished Parsing XDC File [c:/Users/prodrigu/git/simpleNeuralNetwork/Vivado/NNA/NNA.srcs/sources_1/bd/config_mpsoc/ip/config_mpsoc_auto_ds_0_1/config_mpsoc_auto_ds_0/config_mpsoc_auto_ds_0_in_context.xdc] for cell 'config_mpsoc_i/ps8_0_axi_periph/s00_couplers/auto_ds'
Parsing XDC File [c:/Users/prodrigu/git/simpleNeuralNetwork/Vivado/NNA/NNA.srcs/sources_1/bd/config_mpsoc/ip/config_mpsoc_auto_pc_0_1/config_mpsoc_auto_pc_0/config_mpsoc_auto_pc_0_in_context.xdc] for cell 'config_mpsoc_i/ps8_0_axi_periph/s00_couplers/auto_pc'
Finished Parsing XDC File [c:/Users/prodrigu/git/simpleNeuralNetwork/Vivado/NNA/NNA.srcs/sources_1/bd/config_mpsoc/ip/config_mpsoc_auto_pc_0_1/config_mpsoc_auto_pc_0/config_mpsoc_auto_pc_0_in_context.xdc] for cell 'config_mpsoc_i/ps8_0_axi_periph/s00_couplers/auto_pc'
Parsing XDC File [C:/Users/prodrigu/git/simpleNeuralNetwork/Vivado/NNA/NNA.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/prodrigu/git/simpleNeuralNetwork/Vivado/NNA/NNA.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1415.352 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 1415.352 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1415.352 ; gain = 114.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu9eg-ffvb1156-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1415.352 ; gain = 114.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for config_mpsoc_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for config_mpsoc_i/zynq_ultra_ps_e_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for config_mpsoc_i/axi_dma_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for config_mpsoc_i/axi_smc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for config_mpsoc_i/rst_ps8_0_99M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for config_mpsoc_i/ps8_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for config_mpsoc_i/axis_data_fifo_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for config_mpsoc_i/xlconcat_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for config_mpsoc_i/ps8_0_axi_periph/s00_couplers/auto_ds. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for config_mpsoc_i/ps8_0_axi_periph/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1415.352 ; gain = 114.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1415.352 ; gain = 114.750
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2520 (col length:168)
BRAMs: 1824 (col length: RAMB18 168 RAMB36 84)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design config_mpsoc_ps8_0_axi_periph_1 has unconnected port ACLK
WARNING: [Synth 8-3331] design config_mpsoc_ps8_0_axi_periph_1 has unconnected port ARESETN
WARNING: [Synth 8-3331] design config_mpsoc_ps8_0_axi_periph_1 has unconnected port M00_ACLK
WARNING: [Synth 8-3331] design config_mpsoc_ps8_0_axi_periph_1 has unconnected port M00_ARESETN
WARNING: [Synth 8-3331] design config_mpsoc has unconnected port reset
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1415.352 ; gain = 114.750
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'config_mpsoc_i/zynq_ultra_ps_e_0/pl_clk0' to pin 'config_mpsoc_i/zynq_ultra_ps_e_0/bbstub_pl_clk0/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 2005.098 ; gain = 704.496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 2005.098 ; gain = 704.496
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 2015.484 ; gain = 714.883
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 2031.191 ; gain = 730.590
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 2031.191 ; gain = 730.590
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 2031.191 ; gain = 730.590
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 2031.191 ; gain = 730.590
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 2031.191 ; gain = 730.590
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 2031.191 ; gain = 730.590
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------------------------+----------+
|      |BlackBox name                    |Instances |
+------+---------------------------------+----------+
|1     |config_mpsoc_auto_ds_0           |         1|
|2     |config_mpsoc_auto_pc_0           |         1|
|3     |config_mpsoc_axi_dma_0_0         |         1|
|4     |config_mpsoc_axi_smc_0           |         1|
|5     |config_mpsoc_axis_data_fifo_0_0  |         1|
|6     |config_mpsoc_rst_ps8_0_99M_1     |         1|
|7     |config_mpsoc_zynq_ultra_ps_e_0_1 |         1|
+------+---------------------------------+----------+

Report Cell Usage: 
+------+---------------------------------+------+
|      |Cell                             |Count |
+------+---------------------------------+------+
|1     |config_mpsoc_auto_ds_0           |     1|
|2     |config_mpsoc_auto_pc_0           |     1|
|3     |config_mpsoc_axi_dma_0_0         |     1|
|4     |config_mpsoc_axi_smc_0           |     1|
|5     |config_mpsoc_axis_data_fifo_0_0  |     1|
|6     |config_mpsoc_rst_ps8_0_99M_1     |     1|
|7     |config_mpsoc_zynq_ultra_ps_e_0_1 |     1|
+------+---------------------------------+------+

Report Instance Areas: 
+------+---------------------+--------------------------------+------+
|      |Instance             |Module                          |Cells |
+------+---------------------+--------------------------------+------+
|1     |top                  |                                |  1849|
|2     |  config_mpsoc_i     |config_mpsoc                    |  1849|
|3     |    ps8_0_axi_periph |config_mpsoc_ps8_0_axi_periph_1 |   519|
|4     |      s00_couplers   |s00_couplers_imp_G4YDFE         |   519|
|5     |    xlconcat_0       |config_mpsoc_xlconcat_0_0       |     0|
+------+---------------------+--------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 2031.191 ; gain = 730.590
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 5 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:27 . Memory (MB): peak = 2031.191 ; gain = 659.680
Synthesis Optimization Complete : Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 2031.191 ; gain = 730.590
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2078.266 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
43 Infos, 45 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:43 ; elapsed = 00:00:47 . Memory (MB): peak = 2083.270 ; gain = 1787.500
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2083.270 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/prodrigu/git/simpleNeuralNetwork/Vivado/NNA/NNA.runs/synth_1/config_mpsoc_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file config_mpsoc_wrapper_utilization_synth.rpt -pb config_mpsoc_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Sep 22 09:53:48 2019...
