Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 514dc02365e94c639d27b2784975a6a9 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot dec_tb_behav xil_defaultlib.dec_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.instr_decode [instr_decode_default]
Compiling architecture behavioral of entity xil_defaultlib.dec_tb
Built simulation snapshot dec_tb_behav
