// Seed: 1928534546
`define pp_9 0
`default_nettype wire
`define pp_10 0
`timescale 1 ps / 1ps
module module_0 (
    input logic id_0,
    input logic id_1,
    output id_2,
    input id_3,
    output id_4,
    input logic id_5,
    input logic id_6,
    output logic id_7,
    input id_8
);
  logic id_9 = id_8;
  logic id_10;
  defparam id_11.id_12 = 1;
  logic id_13;
  initial begin
    id_2 <= 1;
  end
  assign id_7  = id_0;
  assign id_13 = 1;
  logic id_14;
  assign id_14 = {id_10 && 1'b0 && id_11{1}};
  logic id_15, id_16;
  assign id_11 = 1;
  type_25 id_17 (
      .id_0(id_12),
      .id_1(id_15 & (id_6))
  );
  always @(*) if (1) id_7 = 1;
endmodule
