

================================================================
== Vitis HLS Report for 'top_Pipeline_VITIS_LOOP_88_2'
================================================================
* Date:           Sat Apr 12 12:18:28 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        top
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sfvc784-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.737 ns|     2.00 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+-----------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  |                    Pipeline                   |
    |   min   |   max   |    min    |    max    |  min |  max |                      Type                     |
    +---------+---------+-----------+-----------+------+------+-----------------------------------------------+
    |     1802|     1802|  18.020 us|  18.020 us|  1801|  1801|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+------+------+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_88_2  |     1800|     1800|         6|          5|          1|   360|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 5, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 5, D = 6, States = { 1 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.73>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [../top.cpp:88]   --->   Operation 9 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.48ns)   --->   "%store_ln88 = store i9 0, i9 %i" [../top.cpp:88]   --->   Operation 10 'store' 'store_ln88' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc651"   --->   Operation 11 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%i_5 = load i9 %i" [../top.cpp:88]   --->   Operation 12 'load' 'i_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.92ns)   --->   "%icmp_ln88 = icmp_eq  i9 %i_5, i9 360" [../top.cpp:88]   --->   Operation 13 'icmp' 'icmp_ln88' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.92ns)   --->   "%add_ln88 = add i9 %i_5, i9 1" [../top.cpp:88]   --->   Operation 14 'add' 'add_ln88' <Predicate = true> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %icmp_ln88, void %for.inc651.split, void %for.end653.exitStub" [../top.cpp:88]   --->   Operation 15 'br' 'br_ln88' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln89_19 = zext i9 %i_5" [../top.cpp:89]   --->   Operation 16 'zext' 'zext_ln89_19' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %i_5, i2 0" [../top.cpp:89]   --->   Operation 17 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln89_20 = zext i11 %tmp" [../top.cpp:89]   --->   Operation 18 'zext' 'zext_ln89_20' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.94ns)   --->   "%add_ln89_5 = add i12 %zext_ln89_20, i12 %zext_ln89_19" [../top.cpp:89]   --->   Operation 19 'add' 'add_ln89_5' <Predicate = (!icmp_ln88)> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln89_21 = zext i12 %add_ln89_5" [../top.cpp:89]   --->   Operation 20 'zext' 'zext_ln89_21' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%trunc_ln89 = trunc i12 %add_ln89_5" [../top.cpp:89]   --->   Operation 21 'trunc' 'trunc_ln89' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%input_test_0_addr = getelementptr i5 %input_test_0, i64 0, i64 %zext_ln89_21" [../top.cpp:89]   --->   Operation 22 'getelementptr' 'input_test_0_addr' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.94ns)   --->   "%add_ln89_2 = add i11 %trunc_ln89, i11 2" [../top.cpp:89]   --->   Operation 23 'add' 'add_ln89_2' <Predicate = (!icmp_ln88)> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln89_23 = zext i11 %add_ln89_2" [../top.cpp:89]   --->   Operation 24 'zext' 'zext_ln89_23' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.94ns)   --->   "%add_ln89_3 = add i11 %trunc_ln89, i11 3" [../top.cpp:89]   --->   Operation 25 'add' 'add_ln89_3' <Predicate = (!icmp_ln88)> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln89_24 = zext i11 %add_ln89_3" [../top.cpp:89]   --->   Operation 26 'zext' 'zext_ln89_24' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%input_test_0_addr_3 = getelementptr i5 %input_test_0, i64 0, i64 %zext_ln89_24" [../top.cpp:89]   --->   Operation 27 'getelementptr' 'input_test_0_addr_3' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%input_test_0_6_addr_2 = getelementptr i5 %input_test_0_6, i64 0, i64 %zext_ln89_23" [../top.cpp:89]   --->   Operation 28 'getelementptr' 'input_test_0_6_addr_2' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln88 = zext i9 %i_5" [../top.cpp:88]   --->   Operation 29 'zext' 'zext_ln88' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.94ns)   --->   "%add_ln89 = add i11 %zext_ln88, i11 1437" [../top.cpp:89]   --->   Operation 30 'add' 'add_ln89' <Predicate = (!icmp_ln88)> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln89 = zext i11 %add_ln89" [../top.cpp:89]   --->   Operation 31 'zext' 'zext_ln89' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%digits_features_1_0_0_addr = getelementptr i4 %digits_features_1_0_0, i64 0, i64 %zext_ln89" [../top.cpp:89]   --->   Operation 32 'getelementptr' 'digits_features_1_0_0_addr' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 33 [2/2] (1.35ns)   --->   "%digits_features_1_0_0_load = load i11 %digits_features_1_0_0_addr" [../top.cpp:89]   --->   Operation 33 'load' 'digits_features_1_0_0_load' <Predicate = (!icmp_ln88)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 1797> <ROM>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%digits_features_2_0_0_addr = getelementptr i5 %digits_features_2_0_0, i64 0, i64 %zext_ln89" [../top.cpp:89]   --->   Operation 34 'getelementptr' 'digits_features_2_0_0_addr' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 35 [2/2] (1.35ns)   --->   "%digits_features_2_0_0_load = load i11 %digits_features_2_0_0_addr" [../top.cpp:89]   --->   Operation 35 'load' 'digits_features_2_0_0_load' <Predicate = (!icmp_ln88)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 1797> <ROM>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%digits_features_3_0_0_addr = getelementptr i5 %digits_features_3_0_0, i64 0, i64 %zext_ln89" [../top.cpp:89]   --->   Operation 36 'getelementptr' 'digits_features_3_0_0_addr' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 37 [2/2] (1.35ns)   --->   "%digits_features_3_0_0_load = load i11 %digits_features_3_0_0_addr" [../top.cpp:89]   --->   Operation 37 'load' 'digits_features_3_0_0_load' <Predicate = (!icmp_ln88)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 1797> <ROM>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%digits_features_4_0_0_addr = getelementptr i5 %digits_features_4_0_0, i64 0, i64 %zext_ln89" [../top.cpp:89]   --->   Operation 38 'getelementptr' 'digits_features_4_0_0_addr' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 39 [2/2] (1.35ns)   --->   "%digits_features_4_0_0_load = load i11 %digits_features_4_0_0_addr" [../top.cpp:89]   --->   Operation 39 'load' 'digits_features_4_0_0_load' <Predicate = (!icmp_ln88)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 1797> <ROM>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%digits_features_5_0_0_addr = getelementptr i5 %digits_features_5_0_0, i64 0, i64 %zext_ln89" [../top.cpp:89]   --->   Operation 40 'getelementptr' 'digits_features_5_0_0_addr' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 41 [2/2] (1.35ns)   --->   "%digits_features_5_0_0_load = load i11 %digits_features_5_0_0_addr" [../top.cpp:89]   --->   Operation 41 'load' 'digits_features_5_0_0_load' <Predicate = (!icmp_ln88)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 1797> <ROM>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%digits_features_6_0_0_addr = getelementptr i5 %digits_features_6_0_0, i64 0, i64 %zext_ln89" [../top.cpp:89]   --->   Operation 42 'getelementptr' 'digits_features_6_0_0_addr' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 43 [2/2] (1.35ns)   --->   "%digits_features_6_0_0_load = load i11 %digits_features_6_0_0_addr" [../top.cpp:89]   --->   Operation 43 'load' 'digits_features_6_0_0_load' <Predicate = (!icmp_ln88)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 1797> <ROM>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%digits_features_7_0_0_addr = getelementptr i4 %digits_features_7_0_0, i64 0, i64 %zext_ln89" [../top.cpp:89]   --->   Operation 44 'getelementptr' 'digits_features_7_0_0_addr' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 45 [2/2] (1.35ns)   --->   "%digits_features_7_0_0_load = load i11 %digits_features_7_0_0_addr" [../top.cpp:89]   --->   Operation 45 'load' 'digits_features_7_0_0_load' <Predicate = (!icmp_ln88)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 1797> <ROM>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%digits_features_8_0_0_addr = getelementptr i2 %digits_features_8_0_0, i64 0, i64 %zext_ln89" [../top.cpp:89]   --->   Operation 46 'getelementptr' 'digits_features_8_0_0_addr' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 47 [2/2] (1.35ns)   --->   "%digits_features_8_0_0_load = load i11 %digits_features_8_0_0_addr" [../top.cpp:89]   --->   Operation 47 'load' 'digits_features_8_0_0_load' <Predicate = (!icmp_ln88)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 1797> <ROM>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%digits_features_9_0_0_addr = getelementptr i5 %digits_features_9_0_0, i64 0, i64 %zext_ln89" [../top.cpp:89]   --->   Operation 48 'getelementptr' 'digits_features_9_0_0_addr' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 49 [2/2] (1.35ns)   --->   "%digits_features_9_0_0_load = load i11 %digits_features_9_0_0_addr" [../top.cpp:89]   --->   Operation 49 'load' 'digits_features_9_0_0_load' <Predicate = (!icmp_ln88)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 1797> <ROM>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%digits_features_10_0_0_addr = getelementptr i5 %digits_features_10_0_0, i64 0, i64 %zext_ln89" [../top.cpp:89]   --->   Operation 50 'getelementptr' 'digits_features_10_0_0_addr' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 51 [2/2] (1.35ns)   --->   "%digits_features_10_0_0_load = load i11 %digits_features_10_0_0_addr" [../top.cpp:89]   --->   Operation 51 'load' 'digits_features_10_0_0_load' <Predicate = (!icmp_ln88)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 1797> <ROM>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%digits_features_11_0_0_addr = getelementptr i5 %digits_features_11_0_0, i64 0, i64 %zext_ln89" [../top.cpp:89]   --->   Operation 52 'getelementptr' 'digits_features_11_0_0_addr' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 53 [2/2] (1.35ns)   --->   "%digits_features_11_0_0_load = load i11 %digits_features_11_0_0_addr" [../top.cpp:89]   --->   Operation 53 'load' 'digits_features_11_0_0_load' <Predicate = (!icmp_ln88)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 1797> <ROM>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%digits_features_12_0_0_addr = getelementptr i5 %digits_features_12_0_0, i64 0, i64 %zext_ln89" [../top.cpp:89]   --->   Operation 54 'getelementptr' 'digits_features_12_0_0_addr' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 55 [2/2] (1.35ns)   --->   "%digits_features_12_0_0_load = load i11 %digits_features_12_0_0_addr" [../top.cpp:89]   --->   Operation 55 'load' 'digits_features_12_0_0_load' <Predicate = (!icmp_ln88)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 1797> <ROM>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%digits_features_0_1_0_addr = getelementptr i5 %digits_features_0_1_0, i64 0, i64 %zext_ln89" [../top.cpp:89]   --->   Operation 56 'getelementptr' 'digits_features_0_1_0_addr' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 57 [2/2] (1.35ns)   --->   "%digits_features_0_1_0_load = load i11 %digits_features_0_1_0_addr" [../top.cpp:89]   --->   Operation 57 'load' 'digits_features_0_1_0_load' <Predicate = (!icmp_ln88)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 1797> <ROM>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%digits_features_1_1_0_addr = getelementptr i5 %digits_features_1_1_0, i64 0, i64 %zext_ln89" [../top.cpp:89]   --->   Operation 58 'getelementptr' 'digits_features_1_1_0_addr' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 59 [2/2] (1.35ns)   --->   "%digits_features_1_1_0_load = load i11 %digits_features_1_1_0_addr" [../top.cpp:89]   --->   Operation 59 'load' 'digits_features_1_1_0_load' <Predicate = (!icmp_ln88)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 1797> <ROM>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%digits_features_2_1_0_addr = getelementptr i4 %digits_features_2_1_0, i64 0, i64 %zext_ln89" [../top.cpp:89]   --->   Operation 60 'getelementptr' 'digits_features_2_1_0_addr' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 61 [2/2] (1.35ns)   --->   "%digits_features_2_1_0_load = load i11 %digits_features_2_1_0_addr" [../top.cpp:89]   --->   Operation 61 'load' 'digits_features_2_1_0_load' <Predicate = (!icmp_ln88)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 1797> <ROM>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%digits_features_3_1_0_addr = getelementptr i2 %digits_features_3_1_0, i64 0, i64 %zext_ln89" [../top.cpp:89]   --->   Operation 62 'getelementptr' 'digits_features_3_1_0_addr' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 63 [2/2] (1.35ns)   --->   "%digits_features_3_1_0_load = load i11 %digits_features_3_1_0_addr" [../top.cpp:89]   --->   Operation 63 'load' 'digits_features_3_1_0_load' <Predicate = (!icmp_ln88)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 1797> <ROM>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%digits_features_4_1_0_addr = getelementptr i5 %digits_features_4_1_0, i64 0, i64 %zext_ln89" [../top.cpp:89]   --->   Operation 64 'getelementptr' 'digits_features_4_1_0_addr' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 65 [2/2] (1.35ns)   --->   "%digits_features_4_1_0_load = load i11 %digits_features_4_1_0_addr" [../top.cpp:89]   --->   Operation 65 'load' 'digits_features_4_1_0_load' <Predicate = (!icmp_ln88)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 1797> <ROM>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%digits_features_5_1_0_addr = getelementptr i5 %digits_features_5_1_0, i64 0, i64 %zext_ln89" [../top.cpp:89]   --->   Operation 66 'getelementptr' 'digits_features_5_1_0_addr' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 67 [2/2] (1.35ns)   --->   "%digits_features_5_1_0_load = load i11 %digits_features_5_1_0_addr" [../top.cpp:89]   --->   Operation 67 'load' 'digits_features_5_1_0_load' <Predicate = (!icmp_ln88)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 1797> <ROM>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%digits_features_6_1_0_addr = getelementptr i5 %digits_features_6_1_0, i64 0, i64 %zext_ln89" [../top.cpp:89]   --->   Operation 68 'getelementptr' 'digits_features_6_1_0_addr' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 69 [2/2] (1.35ns)   --->   "%digits_features_6_1_0_load = load i11 %digits_features_6_1_0_addr" [../top.cpp:89]   --->   Operation 69 'load' 'digits_features_6_1_0_load' <Predicate = (!icmp_ln88)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 1797> <ROM>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%digits_features_7_1_0_addr = getelementptr i5 %digits_features_7_1_0, i64 0, i64 %zext_ln89" [../top.cpp:89]   --->   Operation 70 'getelementptr' 'digits_features_7_1_0_addr' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 71 [2/2] (1.35ns)   --->   "%digits_features_7_1_0_load = load i11 %digits_features_7_1_0_addr" [../top.cpp:89]   --->   Operation 71 'load' 'digits_features_7_1_0_load' <Predicate = (!icmp_ln88)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 1797> <ROM>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%digits_features_8_1_0_addr = getelementptr i5 %digits_features_8_1_0, i64 0, i64 %zext_ln89" [../top.cpp:89]   --->   Operation 72 'getelementptr' 'digits_features_8_1_0_addr' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 73 [2/2] (1.35ns)   --->   "%digits_features_8_1_0_load = load i11 %digits_features_8_1_0_addr" [../top.cpp:89]   --->   Operation 73 'load' 'digits_features_8_1_0_load' <Predicate = (!icmp_ln88)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 1797> <ROM>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%digits_features_9_1_0_addr = getelementptr i5 %digits_features_9_1_0, i64 0, i64 %zext_ln89" [../top.cpp:89]   --->   Operation 74 'getelementptr' 'digits_features_9_1_0_addr' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 75 [2/2] (1.35ns)   --->   "%digits_features_9_1_0_load = load i11 %digits_features_9_1_0_addr" [../top.cpp:89]   --->   Operation 75 'load' 'digits_features_9_1_0_load' <Predicate = (!icmp_ln88)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 1797> <ROM>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%digits_features_10_1_0_addr = getelementptr i4 %digits_features_10_1_0, i64 0, i64 %zext_ln89" [../top.cpp:89]   --->   Operation 76 'getelementptr' 'digits_features_10_1_0_addr' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 77 [2/2] (1.35ns)   --->   "%digits_features_10_1_0_load = load i11 %digits_features_10_1_0_addr" [../top.cpp:89]   --->   Operation 77 'load' 'digits_features_10_1_0_load' <Predicate = (!icmp_ln88)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 1797> <ROM>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%digits_features_11_1_0_addr = getelementptr i1 %digits_features_11_1_0, i64 0, i64 %zext_ln89" [../top.cpp:89]   --->   Operation 78 'getelementptr' 'digits_features_11_1_0_addr' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 79 [2/2] (1.35ns)   --->   "%digits_features_11_1_0_load = load i11 %digits_features_11_1_0_addr" [../top.cpp:89]   --->   Operation 79 'load' 'digits_features_11_1_0_load' <Predicate = (!icmp_ln88)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 1797> <ROM>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%digits_features_12_1_0_addr = getelementptr i4 %digits_features_12_1_0, i64 0, i64 %zext_ln89" [../top.cpp:89]   --->   Operation 80 'getelementptr' 'digits_features_12_1_0_addr' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 81 [2/2] (1.35ns)   --->   "%digits_features_12_1_0_load = load i11 %digits_features_12_1_0_addr" [../top.cpp:89]   --->   Operation 81 'load' 'digits_features_12_1_0_load' <Predicate = (!icmp_ln88)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 1797> <ROM>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%digits_features_0_2_0_addr = getelementptr i5 %digits_features_0_2_0, i64 0, i64 %zext_ln89" [../top.cpp:89]   --->   Operation 82 'getelementptr' 'digits_features_0_2_0_addr' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 83 [2/2] (1.35ns)   --->   "%digits_features_0_2_0_load = load i11 %digits_features_0_2_0_addr" [../top.cpp:89]   --->   Operation 83 'load' 'digits_features_0_2_0_load' <Predicate = (!icmp_ln88)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 1797> <ROM>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%digits_features_1_2_0_addr = getelementptr i5 %digits_features_1_2_0, i64 0, i64 %zext_ln89" [../top.cpp:89]   --->   Operation 84 'getelementptr' 'digits_features_1_2_0_addr' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 85 [2/2] (1.35ns)   --->   "%digits_features_1_2_0_load = load i11 %digits_features_1_2_0_addr" [../top.cpp:89]   --->   Operation 85 'load' 'digits_features_1_2_0_load' <Predicate = (!icmp_ln88)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 1797> <ROM>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%digits_features_2_2_0_addr = getelementptr i5 %digits_features_2_2_0, i64 0, i64 %zext_ln89" [../top.cpp:89]   --->   Operation 86 'getelementptr' 'digits_features_2_2_0_addr' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 87 [2/2] (1.35ns)   --->   "%digits_features_2_2_0_load = load i11 %digits_features_2_2_0_addr" [../top.cpp:89]   --->   Operation 87 'load' 'digits_features_2_2_0_load' <Predicate = (!icmp_ln88)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 1797> <ROM>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%digits_features_3_2_0_addr = getelementptr i5 %digits_features_3_2_0, i64 0, i64 %zext_ln89" [../top.cpp:89]   --->   Operation 88 'getelementptr' 'digits_features_3_2_0_addr' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 89 [2/2] (1.35ns)   --->   "%digits_features_3_2_0_load = load i11 %digits_features_3_2_0_addr" [../top.cpp:89]   --->   Operation 89 'load' 'digits_features_3_2_0_load' <Predicate = (!icmp_ln88)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 1797> <ROM>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%digits_features_4_2_0_addr = getelementptr i4 %digits_features_4_2_0, i64 0, i64 %zext_ln89" [../top.cpp:89]   --->   Operation 90 'getelementptr' 'digits_features_4_2_0_addr' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 91 [2/2] (1.35ns)   --->   "%digits_features_4_2_0_load = load i11 %digits_features_4_2_0_addr" [../top.cpp:89]   --->   Operation 91 'load' 'digits_features_4_2_0_load' <Predicate = (!icmp_ln88)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 1797> <ROM>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%digits_features_5_2_0_addr = getelementptr i1 %digits_features_5_2_0, i64 0, i64 %zext_ln89" [../top.cpp:89]   --->   Operation 92 'getelementptr' 'digits_features_5_2_0_addr' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 93 [2/2] (1.35ns)   --->   "%digits_features_5_2_0_load = load i11 %digits_features_5_2_0_addr" [../top.cpp:89]   --->   Operation 93 'load' 'digits_features_5_2_0_load' <Predicate = (!icmp_ln88)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 1797> <ROM>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%digits_features_7_2_0_addr = getelementptr i4 %digits_features_7_2_0, i64 0, i64 %zext_ln89" [../top.cpp:89]   --->   Operation 94 'getelementptr' 'digits_features_7_2_0_addr' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 95 [2/2] (1.35ns)   --->   "%digits_features_7_2_0_load = load i11 %digits_features_7_2_0_addr" [../top.cpp:89]   --->   Operation 95 'load' 'digits_features_7_2_0_load' <Predicate = (!icmp_ln88)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 1797> <ROM>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%digits_features_8_2_0_addr = getelementptr i5 %digits_features_8_2_0, i64 0, i64 %zext_ln89" [../top.cpp:89]   --->   Operation 96 'getelementptr' 'digits_features_8_2_0_addr' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 97 [2/2] (1.35ns)   --->   "%digits_features_8_2_0_load = load i11 %digits_features_8_2_0_addr" [../top.cpp:89]   --->   Operation 97 'load' 'digits_features_8_2_0_load' <Predicate = (!icmp_ln88)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 1797> <ROM>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%digits_features_9_2_0_addr = getelementptr i5 %digits_features_9_2_0, i64 0, i64 %zext_ln89" [../top.cpp:89]   --->   Operation 98 'getelementptr' 'digits_features_9_2_0_addr' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 99 [2/2] (1.35ns)   --->   "%digits_features_9_2_0_load = load i11 %digits_features_9_2_0_addr" [../top.cpp:89]   --->   Operation 99 'load' 'digits_features_9_2_0_load' <Predicate = (!icmp_ln88)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 1797> <ROM>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%digits_features_10_2_0_addr = getelementptr i5 %digits_features_10_2_0, i64 0, i64 %zext_ln89" [../top.cpp:89]   --->   Operation 100 'getelementptr' 'digits_features_10_2_0_addr' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 101 [2/2] (1.35ns)   --->   "%digits_features_10_2_0_load = load i11 %digits_features_10_2_0_addr" [../top.cpp:89]   --->   Operation 101 'load' 'digits_features_10_2_0_load' <Predicate = (!icmp_ln88)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 1797> <ROM>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%digits_features_11_2_0_addr = getelementptr i5 %digits_features_11_2_0, i64 0, i64 %zext_ln89" [../top.cpp:89]   --->   Operation 102 'getelementptr' 'digits_features_11_2_0_addr' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 103 [2/2] (1.35ns)   --->   "%digits_features_11_2_0_load = load i11 %digits_features_11_2_0_addr" [../top.cpp:89]   --->   Operation 103 'load' 'digits_features_11_2_0_load' <Predicate = (!icmp_ln88)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 1797> <ROM>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%digits_features_12_2_0_addr = getelementptr i4 %digits_features_12_2_0, i64 0, i64 %zext_ln89" [../top.cpp:89]   --->   Operation 104 'getelementptr' 'digits_features_12_2_0_addr' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 105 [2/2] (1.35ns)   --->   "%digits_features_12_2_0_load = load i11 %digits_features_12_2_0_addr" [../top.cpp:89]   --->   Operation 105 'load' 'digits_features_12_2_0_load' <Predicate = (!icmp_ln88)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 1797> <ROM>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%digits_features_1_3_0_addr = getelementptr i3 %digits_features_1_3_0, i64 0, i64 %zext_ln89" [../top.cpp:89]   --->   Operation 106 'getelementptr' 'digits_features_1_3_0_addr' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 107 [2/2] (1.35ns)   --->   "%digits_features_1_3_0_load = load i11 %digits_features_1_3_0_addr" [../top.cpp:89]   --->   Operation 107 'load' 'digits_features_1_3_0_load' <Predicate = (!icmp_ln88)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 3> <Depth = 1797> <ROM>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%digits_features_2_3_0_addr = getelementptr i5 %digits_features_2_3_0, i64 0, i64 %zext_ln89" [../top.cpp:89]   --->   Operation 108 'getelementptr' 'digits_features_2_3_0_addr' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 109 [2/2] (1.35ns)   --->   "%digits_features_2_3_0_load = load i11 %digits_features_2_3_0_addr" [../top.cpp:89]   --->   Operation 109 'load' 'digits_features_2_3_0_load' <Predicate = (!icmp_ln88)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 1797> <ROM>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%digits_features_3_3_0_addr = getelementptr i5 %digits_features_3_3_0, i64 0, i64 %zext_ln89" [../top.cpp:89]   --->   Operation 110 'getelementptr' 'digits_features_3_3_0_addr' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 111 [2/2] (1.35ns)   --->   "%digits_features_3_3_0_load = load i11 %digits_features_3_3_0_addr" [../top.cpp:89]   --->   Operation 111 'load' 'digits_features_3_3_0_load' <Predicate = (!icmp_ln88)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 1797> <ROM>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%digits_features_4_3_0_addr = getelementptr i5 %digits_features_4_3_0, i64 0, i64 %zext_ln89" [../top.cpp:89]   --->   Operation 112 'getelementptr' 'digits_features_4_3_0_addr' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 113 [2/2] (1.35ns)   --->   "%digits_features_4_3_0_load = load i11 %digits_features_4_3_0_addr" [../top.cpp:89]   --->   Operation 113 'load' 'digits_features_4_3_0_load' <Predicate = (!icmp_ln88)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 1797> <ROM>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%digits_features_5_3_0_addr = getelementptr i5 %digits_features_5_3_0, i64 0, i64 %zext_ln89" [../top.cpp:89]   --->   Operation 114 'getelementptr' 'digits_features_5_3_0_addr' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 115 [2/2] (1.35ns)   --->   "%digits_features_5_3_0_load = load i11 %digits_features_5_3_0_addr" [../top.cpp:89]   --->   Operation 115 'load' 'digits_features_5_3_0_load' <Predicate = (!icmp_ln88)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 1797> <ROM>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%digits_features_6_3_0_addr = getelementptr i5 %digits_features_6_3_0, i64 0, i64 %zext_ln89" [../top.cpp:89]   --->   Operation 116 'getelementptr' 'digits_features_6_3_0_addr' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 117 [2/2] (1.35ns)   --->   "%digits_features_6_3_0_load = load i11 %digits_features_6_3_0_addr" [../top.cpp:89]   --->   Operation 117 'load' 'digits_features_6_3_0_load' <Predicate = (!icmp_ln88)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 1797> <ROM>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%digits_features_7_3_0_addr = getelementptr i5 %digits_features_7_3_0, i64 0, i64 %zext_ln89" [../top.cpp:89]   --->   Operation 118 'getelementptr' 'digits_features_7_3_0_addr' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 119 [2/2] (1.35ns)   --->   "%digits_features_7_3_0_load = load i11 %digits_features_7_3_0_addr" [../top.cpp:89]   --->   Operation 119 'load' 'digits_features_7_3_0_load' <Predicate = (!icmp_ln88)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 1797> <ROM>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%digits_features_8_3_0_addr = getelementptr i3 %digits_features_8_3_0, i64 0, i64 %zext_ln89" [../top.cpp:89]   --->   Operation 120 'getelementptr' 'digits_features_8_3_0_addr' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 121 [2/2] (1.35ns)   --->   "%digits_features_8_3_0_load = load i11 %digits_features_8_3_0_addr" [../top.cpp:89]   --->   Operation 121 'load' 'digits_features_8_3_0_load' <Predicate = (!icmp_ln88)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 3> <Depth = 1797> <ROM>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%digits_features_9_3_0_addr = getelementptr i4 %digits_features_9_3_0, i64 0, i64 %zext_ln89" [../top.cpp:89]   --->   Operation 122 'getelementptr' 'digits_features_9_3_0_addr' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 123 [2/2] (1.35ns)   --->   "%digits_features_9_3_0_load = load i11 %digits_features_9_3_0_addr" [../top.cpp:89]   --->   Operation 123 'load' 'digits_features_9_3_0_load' <Predicate = (!icmp_ln88)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 1797> <ROM>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%digits_features_10_3_0_addr = getelementptr i5 %digits_features_10_3_0, i64 0, i64 %zext_ln89" [../top.cpp:89]   --->   Operation 124 'getelementptr' 'digits_features_10_3_0_addr' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 125 [2/2] (1.35ns)   --->   "%digits_features_10_3_0_load = load i11 %digits_features_10_3_0_addr" [../top.cpp:89]   --->   Operation 125 'load' 'digits_features_10_3_0_load' <Predicate = (!icmp_ln88)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 1797> <ROM>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%digits_features_11_3_0_addr = getelementptr i5 %digits_features_11_3_0, i64 0, i64 %zext_ln89" [../top.cpp:89]   --->   Operation 126 'getelementptr' 'digits_features_11_3_0_addr' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 127 [2/2] (1.35ns)   --->   "%digits_features_11_3_0_load = load i11 %digits_features_11_3_0_addr" [../top.cpp:89]   --->   Operation 127 'load' 'digits_features_11_3_0_load' <Predicate = (!icmp_ln88)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 1797> <ROM>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%digits_features_12_3_0_addr = getelementptr i5 %digits_features_12_3_0, i64 0, i64 %zext_ln89" [../top.cpp:89]   --->   Operation 128 'getelementptr' 'digits_features_12_3_0_addr' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 129 [2/2] (1.35ns)   --->   "%digits_features_12_3_0_load = load i11 %digits_features_12_3_0_addr" [../top.cpp:89]   --->   Operation 129 'load' 'digits_features_12_3_0_load' <Predicate = (!icmp_ln88)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 1797> <ROM>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%digits_features_0_4_0_addr = getelementptr i5 %digits_features_0_4_0, i64 0, i64 %zext_ln89" [../top.cpp:89]   --->   Operation 130 'getelementptr' 'digits_features_0_4_0_addr' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 131 [2/2] (1.35ns)   --->   "%digits_features_0_4_0_load = load i11 %digits_features_0_4_0_addr" [../top.cpp:89]   --->   Operation 131 'load' 'digits_features_0_4_0_load' <Predicate = (!icmp_ln88)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 1797> <ROM>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%digits_features_1_4_0_addr = getelementptr i5 %digits_features_1_4_0, i64 0, i64 %zext_ln89" [../top.cpp:89]   --->   Operation 132 'getelementptr' 'digits_features_1_4_0_addr' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 133 [2/2] (1.35ns)   --->   "%digits_features_1_4_0_load = load i11 %digits_features_1_4_0_addr" [../top.cpp:89]   --->   Operation 133 'load' 'digits_features_1_4_0_load' <Predicate = (!icmp_ln88)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 1797> <ROM>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%digits_features_2_4_0_addr = getelementptr i5 %digits_features_2_4_0, i64 0, i64 %zext_ln89" [../top.cpp:89]   --->   Operation 134 'getelementptr' 'digits_features_2_4_0_addr' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 135 [2/2] (1.35ns)   --->   "%digits_features_2_4_0_load = load i11 %digits_features_2_4_0_addr" [../top.cpp:89]   --->   Operation 135 'load' 'digits_features_2_4_0_load' <Predicate = (!icmp_ln88)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 1797> <ROM>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%digits_features_3_4_0_addr = getelementptr i4 %digits_features_3_4_0, i64 0, i64 %zext_ln89" [../top.cpp:89]   --->   Operation 136 'getelementptr' 'digits_features_3_4_0_addr' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 137 [2/2] (1.35ns)   --->   "%digits_features_3_4_0_load = load i11 %digits_features_3_4_0_addr" [../top.cpp:89]   --->   Operation 137 'load' 'digits_features_3_4_0_load' <Predicate = (!icmp_ln88)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 1797> <ROM>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%digits_features_4_4_0_addr = getelementptr i1 %digits_features_4_4_0, i64 0, i64 %zext_ln89" [../top.cpp:89]   --->   Operation 138 'getelementptr' 'digits_features_4_4_0_addr' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 139 [2/2] (1.35ns)   --->   "%digits_features_4_4_0_load = load i11 %digits_features_4_4_0_addr" [../top.cpp:89]   --->   Operation 139 'load' 'digits_features_4_4_0_load' <Predicate = (!icmp_ln88)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 1797> <ROM>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "%digits_features_5_4_0_addr = getelementptr i4 %digits_features_5_4_0, i64 0, i64 %zext_ln89" [../top.cpp:89]   --->   Operation 140 'getelementptr' 'digits_features_5_4_0_addr' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 141 [2/2] (1.35ns)   --->   "%digits_features_5_4_0_load = load i11 %digits_features_5_4_0_addr" [../top.cpp:89]   --->   Operation 141 'load' 'digits_features_5_4_0_load' <Predicate = (!icmp_ln88)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 1797> <ROM>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "%digits_features_6_4_0_addr = getelementptr i5 %digits_features_6_4_0, i64 0, i64 %zext_ln89" [../top.cpp:89]   --->   Operation 142 'getelementptr' 'digits_features_6_4_0_addr' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 143 [2/2] (1.35ns)   --->   "%digits_features_6_4_0_load = load i11 %digits_features_6_4_0_addr" [../top.cpp:89]   --->   Operation 143 'load' 'digits_features_6_4_0_load' <Predicate = (!icmp_ln88)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 1797> <ROM>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%digits_features_7_4_0_addr = getelementptr i5 %digits_features_7_4_0, i64 0, i64 %zext_ln89" [../top.cpp:89]   --->   Operation 144 'getelementptr' 'digits_features_7_4_0_addr' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 145 [2/2] (1.35ns)   --->   "%digits_features_7_4_0_load = load i11 %digits_features_7_4_0_addr" [../top.cpp:89]   --->   Operation 145 'load' 'digits_features_7_4_0_load' <Predicate = (!icmp_ln88)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 1797> <ROM>
ST_1 : Operation 146 [1/1] (0.00ns)   --->   "%digits_features_8_4_0_addr = getelementptr i5 %digits_features_8_4_0, i64 0, i64 %zext_ln89" [../top.cpp:89]   --->   Operation 146 'getelementptr' 'digits_features_8_4_0_addr' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 147 [2/2] (1.35ns)   --->   "%digits_features_8_4_0_load = load i11 %digits_features_8_4_0_addr" [../top.cpp:89]   --->   Operation 147 'load' 'digits_features_8_4_0_load' <Predicate = (!icmp_ln88)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 1797> <ROM>
ST_1 : Operation 148 [1/1] (0.00ns)   --->   "%digits_features_9_4_0_addr = getelementptr i5 %digits_features_9_4_0, i64 0, i64 %zext_ln89" [../top.cpp:89]   --->   Operation 148 'getelementptr' 'digits_features_9_4_0_addr' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 149 [2/2] (1.35ns)   --->   "%digits_features_9_4_0_load = load i11 %digits_features_9_4_0_addr" [../top.cpp:89]   --->   Operation 149 'load' 'digits_features_9_4_0_load' <Predicate = (!icmp_ln88)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 1797> <ROM>
ST_1 : Operation 150 [1/1] (0.00ns)   --->   "%digits_features_10_4_0_addr = getelementptr i5 %digits_features_10_4_0, i64 0, i64 %zext_ln89" [../top.cpp:89]   --->   Operation 150 'getelementptr' 'digits_features_10_4_0_addr' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 151 [2/2] (1.35ns)   --->   "%digits_features_10_4_0_load = load i11 %digits_features_10_4_0_addr" [../top.cpp:89]   --->   Operation 151 'load' 'digits_features_10_4_0_load' <Predicate = (!icmp_ln88)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 1797> <ROM>
ST_1 : Operation 152 [1/1] (0.00ns)   --->   "%digits_features_11_4_0_addr = getelementptr i5 %digits_features_11_4_0, i64 0, i64 %zext_ln89" [../top.cpp:89]   --->   Operation 152 'getelementptr' 'digits_features_11_4_0_addr' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 153 [2/2] (1.35ns)   --->   "%digits_features_11_4_0_load = load i11 %digits_features_11_4_0_addr" [../top.cpp:89]   --->   Operation 153 'load' 'digits_features_11_4_0_load' <Predicate = (!icmp_ln88)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 1797> <ROM>
ST_1 : Operation 154 [1/1] (1.35ns)   --->   "%store_ln89 = store i5 0, i11 %input_test_0_addr" [../top.cpp:89]   --->   Operation 154 'store' 'store_ln89' <Predicate = (!icmp_ln88)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 1800> <RAM>
ST_1 : Operation 155 [1/1] (1.35ns)   --->   "%store_ln89 = store i5 0, i11 %input_test_0_6_addr_2" [../top.cpp:89]   --->   Operation 155 'store' 'store_ln89' <Predicate = (!icmp_ln88)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 1800> <RAM>
ST_1 : Operation 156 [1/1] (1.35ns)   --->   "%store_ln89 = store i5 0, i11 %input_test_0_addr_3" [../top.cpp:89]   --->   Operation 156 'store' 'store_ln89' <Predicate = (!icmp_ln88)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 1800> <RAM>
ST_1 : Operation 157 [1/1] (0.00ns)   --->   "%digits_labels_0_addr = getelementptr i1 %digits_labels_0, i64 0, i64 %zext_ln89" [../top.cpp:90]   --->   Operation 157 'getelementptr' 'digits_labels_0_addr' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 158 [2/2] (1.35ns)   --->   "%digits_labels_0_load = load i11 %digits_labels_0_addr" [../top.cpp:90]   --->   Operation 158 'load' 'digits_labels_0_load' <Predicate = (!icmp_ln88)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 1797> <ROM>
ST_1 : Operation 159 [1/1] (0.00ns)   --->   "%digits_labels_1_addr = getelementptr i1 %digits_labels_1, i64 0, i64 %zext_ln89" [../top.cpp:90]   --->   Operation 159 'getelementptr' 'digits_labels_1_addr' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 160 [2/2] (1.35ns)   --->   "%digits_labels_1_load = load i11 %digits_labels_1_addr" [../top.cpp:90]   --->   Operation 160 'load' 'digits_labels_1_load' <Predicate = (!icmp_ln88)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 1797> <ROM>
ST_1 : Operation 161 [1/1] (0.00ns)   --->   "%digits_labels_2_addr = getelementptr i1 %digits_labels_2, i64 0, i64 %zext_ln89" [../top.cpp:90]   --->   Operation 161 'getelementptr' 'digits_labels_2_addr' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 162 [2/2] (1.35ns)   --->   "%digits_labels_2_load = load i11 %digits_labels_2_addr" [../top.cpp:90]   --->   Operation 162 'load' 'digits_labels_2_load' <Predicate = (!icmp_ln88)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 1797> <ROM>
ST_1 : Operation 163 [1/1] (0.00ns)   --->   "%digits_labels_3_addr = getelementptr i1 %digits_labels_3, i64 0, i64 %zext_ln89" [../top.cpp:90]   --->   Operation 163 'getelementptr' 'digits_labels_3_addr' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 164 [2/2] (1.35ns)   --->   "%digits_labels_3_load = load i11 %digits_labels_3_addr" [../top.cpp:90]   --->   Operation 164 'load' 'digits_labels_3_load' <Predicate = (!icmp_ln88)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 1797> <ROM>
ST_1 : Operation 165 [1/1] (0.00ns)   --->   "%digits_labels_4_addr = getelementptr i1 %digits_labels_4, i64 0, i64 %zext_ln89" [../top.cpp:90]   --->   Operation 165 'getelementptr' 'digits_labels_4_addr' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 166 [2/2] (1.35ns)   --->   "%digits_labels_4_load = load i11 %digits_labels_4_addr" [../top.cpp:90]   --->   Operation 166 'load' 'digits_labels_4_load' <Predicate = (!icmp_ln88)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 1797> <ROM>
ST_1 : Operation 167 [1/1] (0.00ns)   --->   "%digits_labels_5_addr = getelementptr i1 %digits_labels_5, i64 0, i64 %zext_ln89" [../top.cpp:90]   --->   Operation 167 'getelementptr' 'digits_labels_5_addr' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 168 [2/2] (1.35ns)   --->   "%digits_labels_5_load = load i11 %digits_labels_5_addr" [../top.cpp:90]   --->   Operation 168 'load' 'digits_labels_5_load' <Predicate = (!icmp_ln88)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 1797> <ROM>
ST_1 : Operation 169 [1/1] (0.00ns)   --->   "%digits_labels_6_addr = getelementptr i1 %digits_labels_6, i64 0, i64 %zext_ln89" [../top.cpp:90]   --->   Operation 169 'getelementptr' 'digits_labels_6_addr' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 170 [2/2] (1.35ns)   --->   "%digits_labels_6_load = load i11 %digits_labels_6_addr" [../top.cpp:90]   --->   Operation 170 'load' 'digits_labels_6_load' <Predicate = (!icmp_ln88)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 1797> <ROM>
ST_1 : Operation 171 [1/1] (0.00ns)   --->   "%digits_labels_7_addr = getelementptr i1 %digits_labels_7, i64 0, i64 %zext_ln89" [../top.cpp:90]   --->   Operation 171 'getelementptr' 'digits_labels_7_addr' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 172 [2/2] (1.35ns)   --->   "%digits_labels_7_load = load i11 %digits_labels_7_addr" [../top.cpp:90]   --->   Operation 172 'load' 'digits_labels_7_load' <Predicate = (!icmp_ln88)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 1797> <ROM>
ST_1 : Operation 173 [1/1] (0.00ns)   --->   "%digits_labels_8_addr = getelementptr i1 %digits_labels_8, i64 0, i64 %zext_ln89" [../top.cpp:90]   --->   Operation 173 'getelementptr' 'digits_labels_8_addr' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 174 [2/2] (1.35ns)   --->   "%digits_labels_8_load = load i11 %digits_labels_8_addr" [../top.cpp:90]   --->   Operation 174 'load' 'digits_labels_8_load' <Predicate = (!icmp_ln88)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 1797> <ROM>
ST_1 : Operation 175 [1/1] (0.00ns)   --->   "%digits_labels_9_addr = getelementptr i1 %digits_labels_9, i64 0, i64 %zext_ln89" [../top.cpp:90]   --->   Operation 175 'getelementptr' 'digits_labels_9_addr' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 176 [2/2] (1.35ns)   --->   "%digits_labels_9_load = load i11 %digits_labels_9_addr" [../top.cpp:90]   --->   Operation 176 'load' 'digits_labels_9_load' <Predicate = (!icmp_ln88)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 1797> <ROM>
ST_1 : Operation 177 [1/1] (0.48ns)   --->   "%store_ln88 = store i9 %add_ln88, i9 %i" [../top.cpp:88]   --->   Operation 177 'store' 'store_ln88' <Predicate = (!icmp_ln88)> <Delay = 0.48>
ST_1 : Operation 443 [1/1] (0.48ns)   --->   "%ret_ln0 = ret"   --->   Operation 443 'ret' 'ret_ln0' <Predicate = (icmp_ln88)> <Delay = 0.48>

State 2 <SV = 1> <Delay = 2.70>
ST_2 : Operation 178 [1/1] (0.94ns)   --->   "%add_ln89_1 = add i11 %trunc_ln89, i11 1" [../top.cpp:89]   --->   Operation 178 'add' 'add_ln89_1' <Predicate = (!icmp_ln88)> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 179 [1/1] (0.00ns)   --->   "%zext_ln89_22 = zext i11 %add_ln89_1" [../top.cpp:89]   --->   Operation 179 'zext' 'zext_ln89_22' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_2 : Operation 180 [1/1] (0.00ns)   --->   "%input_test_0_addr_1 = getelementptr i5 %input_test_0, i64 0, i64 %zext_ln89_22" [../top.cpp:89]   --->   Operation 180 'getelementptr' 'input_test_0_addr_1' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_2 : Operation 181 [1/1] (0.00ns)   --->   "%input_test_0_addr_2 = getelementptr i5 %input_test_0, i64 0, i64 %zext_ln89_23" [../top.cpp:89]   --->   Operation 181 'getelementptr' 'input_test_0_addr_2' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_2 : Operation 182 [1/1] (0.00ns)   --->   "%input_test_0_1_addr = getelementptr i5 %input_test_0_1, i64 0, i64 %zext_ln89_21" [../top.cpp:89]   --->   Operation 182 'getelementptr' 'input_test_0_1_addr' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_2 : Operation 183 [1/1] (0.00ns)   --->   "%input_test_0_1_addr_1 = getelementptr i5 %input_test_0_1, i64 0, i64 %zext_ln89_22" [../top.cpp:89]   --->   Operation 183 'getelementptr' 'input_test_0_1_addr_1' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_2 : Operation 184 [1/1] (0.00ns)   --->   "%input_test_0_2_addr = getelementptr i5 %input_test_0_2, i64 0, i64 %zext_ln89_21" [../top.cpp:89]   --->   Operation 184 'getelementptr' 'input_test_0_2_addr' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_2 : Operation 185 [1/1] (0.00ns)   --->   "%input_test_0_2_addr_1 = getelementptr i5 %input_test_0_2, i64 0, i64 %zext_ln89_22" [../top.cpp:89]   --->   Operation 185 'getelementptr' 'input_test_0_2_addr_1' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_2 : Operation 186 [1/1] (0.00ns)   --->   "%input_test_0_3_addr = getelementptr i5 %input_test_0_3, i64 0, i64 %zext_ln89_21" [../top.cpp:89]   --->   Operation 186 'getelementptr' 'input_test_0_3_addr' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_2 : Operation 187 [1/1] (0.00ns)   --->   "%input_test_0_3_addr_1 = getelementptr i5 %input_test_0_3, i64 0, i64 %zext_ln89_22" [../top.cpp:89]   --->   Operation 187 'getelementptr' 'input_test_0_3_addr_1' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_2 : Operation 188 [1/1] (0.00ns)   --->   "%input_test_0_4_addr = getelementptr i5 %input_test_0_4, i64 0, i64 %zext_ln89_21" [../top.cpp:89]   --->   Operation 188 'getelementptr' 'input_test_0_4_addr' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_2 : Operation 189 [1/1] (0.00ns)   --->   "%input_test_0_4_addr_1 = getelementptr i5 %input_test_0_4, i64 0, i64 %zext_ln89_22" [../top.cpp:89]   --->   Operation 189 'getelementptr' 'input_test_0_4_addr_1' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_2 : Operation 190 [1/1] (0.00ns)   --->   "%input_test_0_5_addr = getelementptr i5 %input_test_0_5, i64 0, i64 %zext_ln89_21" [../top.cpp:89]   --->   Operation 190 'getelementptr' 'input_test_0_5_addr' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_2 : Operation 191 [1/1] (0.00ns)   --->   "%input_test_0_5_addr_1 = getelementptr i5 %input_test_0_5, i64 0, i64 %zext_ln89_22" [../top.cpp:89]   --->   Operation 191 'getelementptr' 'input_test_0_5_addr_1' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_2 : Operation 192 [1/1] (0.00ns)   --->   "%input_test_0_6_addr = getelementptr i5 %input_test_0_6, i64 0, i64 %zext_ln89_21" [../top.cpp:89]   --->   Operation 192 'getelementptr' 'input_test_0_6_addr' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_2 : Operation 193 [1/1] (0.00ns)   --->   "%input_test_0_6_addr_1 = getelementptr i5 %input_test_0_6, i64 0, i64 %zext_ln89_22" [../top.cpp:89]   --->   Operation 193 'getelementptr' 'input_test_0_6_addr_1' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_2 : Operation 194 [1/1] (0.00ns)   --->   "%input_test_0_7_addr = getelementptr i5 %input_test_0_7, i64 0, i64 %zext_ln89_21" [../top.cpp:89]   --->   Operation 194 'getelementptr' 'input_test_0_7_addr' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_2 : Operation 195 [1/1] (0.00ns)   --->   "%input_test_0_7_addr_1 = getelementptr i5 %input_test_0_7, i64 0, i64 %zext_ln89_22" [../top.cpp:89]   --->   Operation 195 'getelementptr' 'input_test_0_7_addr_1' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_2 : Operation 196 [1/1] (0.00ns)   --->   "%input_test_0_8_addr = getelementptr i5 %input_test_0_8, i64 0, i64 %zext_ln89_21" [../top.cpp:89]   --->   Operation 196 'getelementptr' 'input_test_0_8_addr' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_2 : Operation 197 [1/1] (0.00ns)   --->   "%input_test_0_8_addr_1 = getelementptr i5 %input_test_0_8, i64 0, i64 %zext_ln89_22" [../top.cpp:89]   --->   Operation 197 'getelementptr' 'input_test_0_8_addr_1' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_2 : Operation 198 [1/1] (0.00ns)   --->   "%input_test_0_9_addr = getelementptr i5 %input_test_0_9, i64 0, i64 %zext_ln89_21" [../top.cpp:89]   --->   Operation 198 'getelementptr' 'input_test_0_9_addr' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_2 : Operation 199 [1/1] (0.00ns)   --->   "%input_test_0_9_addr_1 = getelementptr i5 %input_test_0_9, i64 0, i64 %zext_ln89_22" [../top.cpp:89]   --->   Operation 199 'getelementptr' 'input_test_0_9_addr_1' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_2 : Operation 200 [1/1] (0.00ns)   --->   "%input_test_0_10_addr = getelementptr i5 %input_test_0_10, i64 0, i64 %zext_ln89_21" [../top.cpp:89]   --->   Operation 200 'getelementptr' 'input_test_0_10_addr' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_2 : Operation 201 [1/1] (0.00ns)   --->   "%input_test_0_10_addr_1 = getelementptr i5 %input_test_0_10, i64 0, i64 %zext_ln89_22" [../top.cpp:89]   --->   Operation 201 'getelementptr' 'input_test_0_10_addr_1' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_2 : Operation 202 [1/1] (0.00ns)   --->   "%input_test_0_11_addr = getelementptr i5 %input_test_0_11, i64 0, i64 %zext_ln89_21" [../top.cpp:89]   --->   Operation 202 'getelementptr' 'input_test_0_11_addr' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_2 : Operation 203 [1/1] (0.00ns)   --->   "%input_test_0_11_addr_1 = getelementptr i5 %input_test_0_11, i64 0, i64 %zext_ln89_22" [../top.cpp:89]   --->   Operation 203 'getelementptr' 'input_test_0_11_addr_1' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_2 : Operation 204 [1/1] (0.00ns)   --->   "%input_test_0_12_addr = getelementptr i5 %input_test_0_12, i64 0, i64 %zext_ln89_21" [../top.cpp:89]   --->   Operation 204 'getelementptr' 'input_test_0_12_addr' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_2 : Operation 205 [1/1] (0.00ns)   --->   "%input_test_0_12_addr_1 = getelementptr i5 %input_test_0_12, i64 0, i64 %zext_ln89_22" [../top.cpp:89]   --->   Operation 205 'getelementptr' 'input_test_0_12_addr_1' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_2 : Operation 206 [1/2] (1.35ns)   --->   "%digits_features_1_0_0_load = load i11 %digits_features_1_0_0_addr" [../top.cpp:89]   --->   Operation 206 'load' 'digits_features_1_0_0_load' <Predicate = (!icmp_ln88)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 1797> <ROM>
ST_2 : Operation 207 [1/1] (0.00ns)   --->   "%zext_ln89_1 = zext i4 %digits_features_1_0_0_load" [../top.cpp:89]   --->   Operation 207 'zext' 'zext_ln89_1' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_2 : Operation 208 [1/2] (1.35ns)   --->   "%digits_features_2_0_0_load = load i11 %digits_features_2_0_0_addr" [../top.cpp:89]   --->   Operation 208 'load' 'digits_features_2_0_0_load' <Predicate = (!icmp_ln88)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 1797> <ROM>
ST_2 : Operation 209 [1/2] (1.35ns)   --->   "%digits_features_3_0_0_load = load i11 %digits_features_3_0_0_addr" [../top.cpp:89]   --->   Operation 209 'load' 'digits_features_3_0_0_load' <Predicate = (!icmp_ln88)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 1797> <ROM>
ST_2 : Operation 210 [1/2] (1.35ns)   --->   "%digits_features_4_0_0_load = load i11 %digits_features_4_0_0_addr" [../top.cpp:89]   --->   Operation 210 'load' 'digits_features_4_0_0_load' <Predicate = (!icmp_ln88)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 1797> <ROM>
ST_2 : Operation 211 [1/2] (1.35ns)   --->   "%digits_features_5_0_0_load = load i11 %digits_features_5_0_0_addr" [../top.cpp:89]   --->   Operation 211 'load' 'digits_features_5_0_0_load' <Predicate = (!icmp_ln88)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 1797> <ROM>
ST_2 : Operation 212 [1/2] (1.35ns)   --->   "%digits_features_6_0_0_load = load i11 %digits_features_6_0_0_addr" [../top.cpp:89]   --->   Operation 212 'load' 'digits_features_6_0_0_load' <Predicate = (!icmp_ln88)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 1797> <ROM>
ST_2 : Operation 213 [1/2] (1.35ns)   --->   "%digits_features_7_0_0_load = load i11 %digits_features_7_0_0_addr" [../top.cpp:89]   --->   Operation 213 'load' 'digits_features_7_0_0_load' <Predicate = (!icmp_ln88)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 1797> <ROM>
ST_2 : Operation 214 [1/1] (0.00ns)   --->   "%zext_ln89_2 = zext i4 %digits_features_7_0_0_load" [../top.cpp:89]   --->   Operation 214 'zext' 'zext_ln89_2' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_2 : Operation 215 [1/2] (1.35ns)   --->   "%digits_features_8_0_0_load = load i11 %digits_features_8_0_0_addr" [../top.cpp:89]   --->   Operation 215 'load' 'digits_features_8_0_0_load' <Predicate = (!icmp_ln88)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 1797> <ROM>
ST_2 : Operation 216 [1/1] (0.00ns)   --->   "%zext_ln89_3 = zext i2 %digits_features_8_0_0_load" [../top.cpp:89]   --->   Operation 216 'zext' 'zext_ln89_3' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_2 : Operation 217 [1/2] (1.35ns)   --->   "%digits_features_9_0_0_load = load i11 %digits_features_9_0_0_addr" [../top.cpp:89]   --->   Operation 217 'load' 'digits_features_9_0_0_load' <Predicate = (!icmp_ln88)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 1797> <ROM>
ST_2 : Operation 218 [1/2] (1.35ns)   --->   "%digits_features_10_0_0_load = load i11 %digits_features_10_0_0_addr" [../top.cpp:89]   --->   Operation 218 'load' 'digits_features_10_0_0_load' <Predicate = (!icmp_ln88)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 1797> <ROM>
ST_2 : Operation 219 [1/2] (1.35ns)   --->   "%digits_features_11_0_0_load = load i11 %digits_features_11_0_0_addr" [../top.cpp:89]   --->   Operation 219 'load' 'digits_features_11_0_0_load' <Predicate = (!icmp_ln88)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 1797> <ROM>
ST_2 : Operation 220 [1/2] (1.35ns)   --->   "%digits_features_12_0_0_load = load i11 %digits_features_12_0_0_addr" [../top.cpp:89]   --->   Operation 220 'load' 'digits_features_12_0_0_load' <Predicate = (!icmp_ln88)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 1797> <ROM>
ST_2 : Operation 221 [1/2] (1.35ns)   --->   "%digits_features_0_1_0_load = load i11 %digits_features_0_1_0_addr" [../top.cpp:89]   --->   Operation 221 'load' 'digits_features_0_1_0_load' <Predicate = (!icmp_ln88)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 1797> <ROM>
ST_2 : Operation 222 [1/2] (1.35ns)   --->   "%digits_features_1_1_0_load = load i11 %digits_features_1_1_0_addr" [../top.cpp:89]   --->   Operation 222 'load' 'digits_features_1_1_0_load' <Predicate = (!icmp_ln88)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 1797> <ROM>
ST_2 : Operation 223 [1/2] (1.35ns)   --->   "%digits_features_2_1_0_load = load i11 %digits_features_2_1_0_addr" [../top.cpp:89]   --->   Operation 223 'load' 'digits_features_2_1_0_load' <Predicate = (!icmp_ln88)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 1797> <ROM>
ST_2 : Operation 224 [1/1] (0.00ns)   --->   "%zext_ln89_4 = zext i4 %digits_features_2_1_0_load" [../top.cpp:89]   --->   Operation 224 'zext' 'zext_ln89_4' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_2 : Operation 225 [1/2] (1.35ns)   --->   "%digits_features_3_1_0_load = load i11 %digits_features_3_1_0_addr" [../top.cpp:89]   --->   Operation 225 'load' 'digits_features_3_1_0_load' <Predicate = (!icmp_ln88)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 1797> <ROM>
ST_2 : Operation 226 [1/1] (0.00ns)   --->   "%zext_ln89_5 = zext i2 %digits_features_3_1_0_load" [../top.cpp:89]   --->   Operation 226 'zext' 'zext_ln89_5' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_2 : Operation 227 [1/2] (1.35ns)   --->   "%digits_features_4_1_0_load = load i11 %digits_features_4_1_0_addr" [../top.cpp:89]   --->   Operation 227 'load' 'digits_features_4_1_0_load' <Predicate = (!icmp_ln88)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 1797> <ROM>
ST_2 : Operation 228 [1/2] (1.35ns)   --->   "%digits_features_5_1_0_load = load i11 %digits_features_5_1_0_addr" [../top.cpp:89]   --->   Operation 228 'load' 'digits_features_5_1_0_load' <Predicate = (!icmp_ln88)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 1797> <ROM>
ST_2 : Operation 229 [1/2] (1.35ns)   --->   "%digits_features_6_1_0_load = load i11 %digits_features_6_1_0_addr" [../top.cpp:89]   --->   Operation 229 'load' 'digits_features_6_1_0_load' <Predicate = (!icmp_ln88)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 1797> <ROM>
ST_2 : Operation 230 [1/2] (1.35ns)   --->   "%digits_features_7_1_0_load = load i11 %digits_features_7_1_0_addr" [../top.cpp:89]   --->   Operation 230 'load' 'digits_features_7_1_0_load' <Predicate = (!icmp_ln88)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 1797> <ROM>
ST_2 : Operation 231 [1/2] (1.35ns)   --->   "%digits_features_8_1_0_load = load i11 %digits_features_8_1_0_addr" [../top.cpp:89]   --->   Operation 231 'load' 'digits_features_8_1_0_load' <Predicate = (!icmp_ln88)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 1797> <ROM>
ST_2 : Operation 232 [1/2] (1.35ns)   --->   "%digits_features_9_1_0_load = load i11 %digits_features_9_1_0_addr" [../top.cpp:89]   --->   Operation 232 'load' 'digits_features_9_1_0_load' <Predicate = (!icmp_ln88)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 1797> <ROM>
ST_2 : Operation 233 [1/2] (1.35ns)   --->   "%digits_features_10_1_0_load = load i11 %digits_features_10_1_0_addr" [../top.cpp:89]   --->   Operation 233 'load' 'digits_features_10_1_0_load' <Predicate = (!icmp_ln88)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 1797> <ROM>
ST_2 : Operation 234 [1/1] (0.00ns)   --->   "%zext_ln89_6 = zext i4 %digits_features_10_1_0_load" [../top.cpp:89]   --->   Operation 234 'zext' 'zext_ln89_6' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_2 : Operation 235 [1/2] (1.35ns)   --->   "%digits_features_11_1_0_load = load i11 %digits_features_11_1_0_addr" [../top.cpp:89]   --->   Operation 235 'load' 'digits_features_11_1_0_load' <Predicate = (!icmp_ln88)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 1797> <ROM>
ST_2 : Operation 236 [1/1] (0.00ns)   --->   "%zext_ln89_7 = zext i1 %digits_features_11_1_0_load" [../top.cpp:89]   --->   Operation 236 'zext' 'zext_ln89_7' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_2 : Operation 237 [1/2] (1.35ns)   --->   "%digits_features_12_1_0_load = load i11 %digits_features_12_1_0_addr" [../top.cpp:89]   --->   Operation 237 'load' 'digits_features_12_1_0_load' <Predicate = (!icmp_ln88)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 1797> <ROM>
ST_2 : Operation 238 [1/1] (0.00ns)   --->   "%zext_ln89_8 = zext i4 %digits_features_12_1_0_load" [../top.cpp:89]   --->   Operation 238 'zext' 'zext_ln89_8' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_2 : Operation 239 [1/2] (1.35ns)   --->   "%digits_features_0_2_0_load = load i11 %digits_features_0_2_0_addr" [../top.cpp:89]   --->   Operation 239 'load' 'digits_features_0_2_0_load' <Predicate = (!icmp_ln88)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 1797> <ROM>
ST_2 : Operation 240 [1/2] (1.35ns)   --->   "%digits_features_1_2_0_load = load i11 %digits_features_1_2_0_addr" [../top.cpp:89]   --->   Operation 240 'load' 'digits_features_1_2_0_load' <Predicate = (!icmp_ln88)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 1797> <ROM>
ST_2 : Operation 241 [1/2] (1.35ns)   --->   "%digits_features_2_2_0_load = load i11 %digits_features_2_2_0_addr" [../top.cpp:89]   --->   Operation 241 'load' 'digits_features_2_2_0_load' <Predicate = (!icmp_ln88)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 1797> <ROM>
ST_2 : Operation 242 [1/2] (1.35ns)   --->   "%digits_features_3_2_0_load = load i11 %digits_features_3_2_0_addr" [../top.cpp:89]   --->   Operation 242 'load' 'digits_features_3_2_0_load' <Predicate = (!icmp_ln88)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 1797> <ROM>
ST_2 : Operation 243 [1/2] (1.35ns)   --->   "%digits_features_4_2_0_load = load i11 %digits_features_4_2_0_addr" [../top.cpp:89]   --->   Operation 243 'load' 'digits_features_4_2_0_load' <Predicate = (!icmp_ln88)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 1797> <ROM>
ST_2 : Operation 244 [1/2] (1.35ns)   --->   "%digits_features_5_2_0_load = load i11 %digits_features_5_2_0_addr" [../top.cpp:89]   --->   Operation 244 'load' 'digits_features_5_2_0_load' <Predicate = (!icmp_ln88)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 1797> <ROM>
ST_2 : Operation 245 [1/2] (1.35ns)   --->   "%digits_features_7_2_0_load = load i11 %digits_features_7_2_0_addr" [../top.cpp:89]   --->   Operation 245 'load' 'digits_features_7_2_0_load' <Predicate = (!icmp_ln88)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 1797> <ROM>
ST_2 : Operation 246 [1/2] (1.35ns)   --->   "%digits_features_8_2_0_load = load i11 %digits_features_8_2_0_addr" [../top.cpp:89]   --->   Operation 246 'load' 'digits_features_8_2_0_load' <Predicate = (!icmp_ln88)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 1797> <ROM>
ST_2 : Operation 247 [1/2] (1.35ns)   --->   "%digits_features_9_2_0_load = load i11 %digits_features_9_2_0_addr" [../top.cpp:89]   --->   Operation 247 'load' 'digits_features_9_2_0_load' <Predicate = (!icmp_ln88)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 1797> <ROM>
ST_2 : Operation 248 [1/2] (1.35ns)   --->   "%digits_features_10_2_0_load = load i11 %digits_features_10_2_0_addr" [../top.cpp:89]   --->   Operation 248 'load' 'digits_features_10_2_0_load' <Predicate = (!icmp_ln88)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 1797> <ROM>
ST_2 : Operation 249 [1/2] (1.35ns)   --->   "%digits_features_11_2_0_load = load i11 %digits_features_11_2_0_addr" [../top.cpp:89]   --->   Operation 249 'load' 'digits_features_11_2_0_load' <Predicate = (!icmp_ln88)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 1797> <ROM>
ST_2 : Operation 250 [1/2] (1.35ns)   --->   "%digits_features_12_2_0_load = load i11 %digits_features_12_2_0_addr" [../top.cpp:89]   --->   Operation 250 'load' 'digits_features_12_2_0_load' <Predicate = (!icmp_ln88)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 1797> <ROM>
ST_2 : Operation 251 [1/2] (1.35ns)   --->   "%digits_features_1_3_0_load = load i11 %digits_features_1_3_0_addr" [../top.cpp:89]   --->   Operation 251 'load' 'digits_features_1_3_0_load' <Predicate = (!icmp_ln88)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 3> <Depth = 1797> <ROM>
ST_2 : Operation 252 [1/2] (1.35ns)   --->   "%digits_features_2_3_0_load = load i11 %digits_features_2_3_0_addr" [../top.cpp:89]   --->   Operation 252 'load' 'digits_features_2_3_0_load' <Predicate = (!icmp_ln88)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 1797> <ROM>
ST_2 : Operation 253 [1/2] (1.35ns)   --->   "%digits_features_3_3_0_load = load i11 %digits_features_3_3_0_addr" [../top.cpp:89]   --->   Operation 253 'load' 'digits_features_3_3_0_load' <Predicate = (!icmp_ln88)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 1797> <ROM>
ST_2 : Operation 254 [1/2] (1.35ns)   --->   "%digits_features_4_3_0_load = load i11 %digits_features_4_3_0_addr" [../top.cpp:89]   --->   Operation 254 'load' 'digits_features_4_3_0_load' <Predicate = (!icmp_ln88)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 1797> <ROM>
ST_2 : Operation 255 [1/2] (1.35ns)   --->   "%digits_features_5_3_0_load = load i11 %digits_features_5_3_0_addr" [../top.cpp:89]   --->   Operation 255 'load' 'digits_features_5_3_0_load' <Predicate = (!icmp_ln88)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 1797> <ROM>
ST_2 : Operation 256 [1/2] (1.35ns)   --->   "%digits_features_6_3_0_load = load i11 %digits_features_6_3_0_addr" [../top.cpp:89]   --->   Operation 256 'load' 'digits_features_6_3_0_load' <Predicate = (!icmp_ln88)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 1797> <ROM>
ST_2 : Operation 257 [1/2] (1.35ns)   --->   "%digits_features_7_3_0_load = load i11 %digits_features_7_3_0_addr" [../top.cpp:89]   --->   Operation 257 'load' 'digits_features_7_3_0_load' <Predicate = (!icmp_ln88)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 1797> <ROM>
ST_2 : Operation 258 [1/2] (1.35ns)   --->   "%digits_features_8_3_0_load = load i11 %digits_features_8_3_0_addr" [../top.cpp:89]   --->   Operation 258 'load' 'digits_features_8_3_0_load' <Predicate = (!icmp_ln88)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 3> <Depth = 1797> <ROM>
ST_2 : Operation 259 [1/2] (1.35ns)   --->   "%digits_features_9_3_0_load = load i11 %digits_features_9_3_0_addr" [../top.cpp:89]   --->   Operation 259 'load' 'digits_features_9_3_0_load' <Predicate = (!icmp_ln88)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 1797> <ROM>
ST_2 : Operation 260 [1/2] (1.35ns)   --->   "%digits_features_10_3_0_load = load i11 %digits_features_10_3_0_addr" [../top.cpp:89]   --->   Operation 260 'load' 'digits_features_10_3_0_load' <Predicate = (!icmp_ln88)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 1797> <ROM>
ST_2 : Operation 261 [1/2] (1.35ns)   --->   "%digits_features_11_3_0_load = load i11 %digits_features_11_3_0_addr" [../top.cpp:89]   --->   Operation 261 'load' 'digits_features_11_3_0_load' <Predicate = (!icmp_ln88)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 1797> <ROM>
ST_2 : Operation 262 [1/2] (1.35ns)   --->   "%digits_features_12_3_0_load = load i11 %digits_features_12_3_0_addr" [../top.cpp:89]   --->   Operation 262 'load' 'digits_features_12_3_0_load' <Predicate = (!icmp_ln88)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 1797> <ROM>
ST_2 : Operation 263 [1/2] (1.35ns)   --->   "%digits_features_0_4_0_load = load i11 %digits_features_0_4_0_addr" [../top.cpp:89]   --->   Operation 263 'load' 'digits_features_0_4_0_load' <Predicate = (!icmp_ln88)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 1797> <ROM>
ST_2 : Operation 264 [1/2] (1.35ns)   --->   "%digits_features_1_4_0_load = load i11 %digits_features_1_4_0_addr" [../top.cpp:89]   --->   Operation 264 'load' 'digits_features_1_4_0_load' <Predicate = (!icmp_ln88)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 1797> <ROM>
ST_2 : Operation 265 [1/2] (1.35ns)   --->   "%digits_features_2_4_0_load = load i11 %digits_features_2_4_0_addr" [../top.cpp:89]   --->   Operation 265 'load' 'digits_features_2_4_0_load' <Predicate = (!icmp_ln88)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 1797> <ROM>
ST_2 : Operation 266 [1/2] (1.35ns)   --->   "%digits_features_3_4_0_load = load i11 %digits_features_3_4_0_addr" [../top.cpp:89]   --->   Operation 266 'load' 'digits_features_3_4_0_load' <Predicate = (!icmp_ln88)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 1797> <ROM>
ST_2 : Operation 267 [1/2] (1.35ns)   --->   "%digits_features_4_4_0_load = load i11 %digits_features_4_4_0_addr" [../top.cpp:89]   --->   Operation 267 'load' 'digits_features_4_4_0_load' <Predicate = (!icmp_ln88)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 1797> <ROM>
ST_2 : Operation 268 [1/2] (1.35ns)   --->   "%digits_features_5_4_0_load = load i11 %digits_features_5_4_0_addr" [../top.cpp:89]   --->   Operation 268 'load' 'digits_features_5_4_0_load' <Predicate = (!icmp_ln88)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 1797> <ROM>
ST_2 : Operation 269 [1/2] (1.35ns)   --->   "%digits_features_6_4_0_load = load i11 %digits_features_6_4_0_addr" [../top.cpp:89]   --->   Operation 269 'load' 'digits_features_6_4_0_load' <Predicate = (!icmp_ln88)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 1797> <ROM>
ST_2 : Operation 270 [1/2] (1.35ns)   --->   "%digits_features_7_4_0_load = load i11 %digits_features_7_4_0_addr" [../top.cpp:89]   --->   Operation 270 'load' 'digits_features_7_4_0_load' <Predicate = (!icmp_ln88)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 1797> <ROM>
ST_2 : Operation 271 [1/2] (1.35ns)   --->   "%digits_features_8_4_0_load = load i11 %digits_features_8_4_0_addr" [../top.cpp:89]   --->   Operation 271 'load' 'digits_features_8_4_0_load' <Predicate = (!icmp_ln88)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 1797> <ROM>
ST_2 : Operation 272 [1/2] (1.35ns)   --->   "%digits_features_9_4_0_load = load i11 %digits_features_9_4_0_addr" [../top.cpp:89]   --->   Operation 272 'load' 'digits_features_9_4_0_load' <Predicate = (!icmp_ln88)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 1797> <ROM>
ST_2 : Operation 273 [1/2] (1.35ns)   --->   "%digits_features_10_4_0_load = load i11 %digits_features_10_4_0_addr" [../top.cpp:89]   --->   Operation 273 'load' 'digits_features_10_4_0_load' <Predicate = (!icmp_ln88)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 1797> <ROM>
ST_2 : Operation 274 [1/2] (1.35ns)   --->   "%digits_features_11_4_0_load = load i11 %digits_features_11_4_0_addr" [../top.cpp:89]   --->   Operation 274 'load' 'digits_features_11_4_0_load' <Predicate = (!icmp_ln88)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 1797> <ROM>
ST_2 : Operation 275 [1/1] (1.35ns)   --->   "%store_ln89 = store i5 %zext_ln89_1, i11 %input_test_0_1_addr" [../top.cpp:89]   --->   Operation 275 'store' 'store_ln89' <Predicate = (!icmp_ln88)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 1800> <RAM>
ST_2 : Operation 276 [1/1] (1.35ns)   --->   "%store_ln89 = store i5 %digits_features_2_0_0_load, i11 %input_test_0_2_addr" [../top.cpp:89]   --->   Operation 276 'store' 'store_ln89' <Predicate = (!icmp_ln88)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 1800> <RAM>
ST_2 : Operation 277 [1/1] (1.35ns)   --->   "%store_ln89 = store i5 %digits_features_3_0_0_load, i11 %input_test_0_3_addr" [../top.cpp:89]   --->   Operation 277 'store' 'store_ln89' <Predicate = (!icmp_ln88)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 1800> <RAM>
ST_2 : Operation 278 [1/1] (1.35ns)   --->   "%store_ln89 = store i5 %digits_features_4_0_0_load, i11 %input_test_0_4_addr" [../top.cpp:89]   --->   Operation 278 'store' 'store_ln89' <Predicate = (!icmp_ln88)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 1800> <RAM>
ST_2 : Operation 279 [1/1] (1.35ns)   --->   "%store_ln89 = store i5 %digits_features_5_0_0_load, i11 %input_test_0_5_addr" [../top.cpp:89]   --->   Operation 279 'store' 'store_ln89' <Predicate = (!icmp_ln88)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 1800> <RAM>
ST_2 : Operation 280 [1/1] (1.35ns)   --->   "%store_ln89 = store i5 %digits_features_6_0_0_load, i11 %input_test_0_6_addr" [../top.cpp:89]   --->   Operation 280 'store' 'store_ln89' <Predicate = (!icmp_ln88)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 1800> <RAM>
ST_2 : Operation 281 [1/1] (1.35ns)   --->   "%store_ln89 = store i5 %zext_ln89_2, i11 %input_test_0_7_addr" [../top.cpp:89]   --->   Operation 281 'store' 'store_ln89' <Predicate = (!icmp_ln88)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 1800> <RAM>
ST_2 : Operation 282 [1/1] (1.35ns)   --->   "%store_ln89 = store i5 %zext_ln89_3, i11 %input_test_0_8_addr" [../top.cpp:89]   --->   Operation 282 'store' 'store_ln89' <Predicate = (!icmp_ln88)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 1800> <RAM>
ST_2 : Operation 283 [1/1] (1.35ns)   --->   "%store_ln89 = store i5 %digits_features_9_0_0_load, i11 %input_test_0_9_addr" [../top.cpp:89]   --->   Operation 283 'store' 'store_ln89' <Predicate = (!icmp_ln88)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 1800> <RAM>
ST_2 : Operation 284 [1/1] (1.35ns)   --->   "%store_ln89 = store i5 %digits_features_10_0_0_load, i11 %input_test_0_10_addr" [../top.cpp:89]   --->   Operation 284 'store' 'store_ln89' <Predicate = (!icmp_ln88)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 1800> <RAM>
ST_2 : Operation 285 [1/1] (1.35ns)   --->   "%store_ln89 = store i5 %digits_features_11_0_0_load, i11 %input_test_0_11_addr" [../top.cpp:89]   --->   Operation 285 'store' 'store_ln89' <Predicate = (!icmp_ln88)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 1800> <RAM>
ST_2 : Operation 286 [1/1] (1.35ns)   --->   "%store_ln89 = store i5 %digits_features_12_0_0_load, i11 %input_test_0_12_addr" [../top.cpp:89]   --->   Operation 286 'store' 'store_ln89' <Predicate = (!icmp_ln88)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 1800> <RAM>
ST_2 : Operation 287 [1/1] (1.35ns)   --->   "%store_ln89 = store i5 %digits_features_0_1_0_load, i11 %input_test_0_addr_1" [../top.cpp:89]   --->   Operation 287 'store' 'store_ln89' <Predicate = (!icmp_ln88)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 1800> <RAM>
ST_2 : Operation 288 [1/1] (1.35ns)   --->   "%store_ln89 = store i5 %digits_features_1_1_0_load, i11 %input_test_0_1_addr_1" [../top.cpp:89]   --->   Operation 288 'store' 'store_ln89' <Predicate = (!icmp_ln88)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 1800> <RAM>
ST_2 : Operation 289 [1/1] (1.35ns)   --->   "%store_ln89 = store i5 %zext_ln89_4, i11 %input_test_0_2_addr_1" [../top.cpp:89]   --->   Operation 289 'store' 'store_ln89' <Predicate = (!icmp_ln88)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 1800> <RAM>
ST_2 : Operation 290 [1/1] (1.35ns)   --->   "%store_ln89 = store i5 %zext_ln89_5, i11 %input_test_0_3_addr_1" [../top.cpp:89]   --->   Operation 290 'store' 'store_ln89' <Predicate = (!icmp_ln88)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 1800> <RAM>
ST_2 : Operation 291 [1/1] (1.35ns)   --->   "%store_ln89 = store i5 %digits_features_4_1_0_load, i11 %input_test_0_4_addr_1" [../top.cpp:89]   --->   Operation 291 'store' 'store_ln89' <Predicate = (!icmp_ln88)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 1800> <RAM>
ST_2 : Operation 292 [1/1] (1.35ns)   --->   "%store_ln89 = store i5 %digits_features_5_1_0_load, i11 %input_test_0_5_addr_1" [../top.cpp:89]   --->   Operation 292 'store' 'store_ln89' <Predicate = (!icmp_ln88)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 1800> <RAM>
ST_2 : Operation 293 [1/1] (1.35ns)   --->   "%store_ln89 = store i5 %digits_features_6_1_0_load, i11 %input_test_0_6_addr_1" [../top.cpp:89]   --->   Operation 293 'store' 'store_ln89' <Predicate = (!icmp_ln88)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 1800> <RAM>
ST_2 : Operation 294 [1/1] (1.35ns)   --->   "%store_ln89 = store i5 %digits_features_7_1_0_load, i11 %input_test_0_7_addr_1" [../top.cpp:89]   --->   Operation 294 'store' 'store_ln89' <Predicate = (!icmp_ln88)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 1800> <RAM>
ST_2 : Operation 295 [1/1] (1.35ns)   --->   "%store_ln89 = store i5 %digits_features_8_1_0_load, i11 %input_test_0_8_addr_1" [../top.cpp:89]   --->   Operation 295 'store' 'store_ln89' <Predicate = (!icmp_ln88)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 1800> <RAM>
ST_2 : Operation 296 [1/1] (1.35ns)   --->   "%store_ln89 = store i5 %digits_features_9_1_0_load, i11 %input_test_0_9_addr_1" [../top.cpp:89]   --->   Operation 296 'store' 'store_ln89' <Predicate = (!icmp_ln88)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 1800> <RAM>
ST_2 : Operation 297 [1/1] (1.35ns)   --->   "%store_ln89 = store i5 %zext_ln89_6, i11 %input_test_0_10_addr_1" [../top.cpp:89]   --->   Operation 297 'store' 'store_ln89' <Predicate = (!icmp_ln88)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 1800> <RAM>
ST_2 : Operation 298 [1/1] (1.35ns)   --->   "%store_ln89 = store i5 %zext_ln89_7, i11 %input_test_0_11_addr_1" [../top.cpp:89]   --->   Operation 298 'store' 'store_ln89' <Predicate = (!icmp_ln88)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 1800> <RAM>
ST_2 : Operation 299 [1/1] (1.35ns)   --->   "%store_ln89 = store i5 %zext_ln89_8, i11 %input_test_0_12_addr_1" [../top.cpp:89]   --->   Operation 299 'store' 'store_ln89' <Predicate = (!icmp_ln88)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 1800> <RAM>
ST_2 : Operation 300 [1/1] (1.35ns)   --->   "%store_ln89 = store i5 %digits_features_0_2_0_load, i11 %input_test_0_addr_2" [../top.cpp:89]   --->   Operation 300 'store' 'store_ln89' <Predicate = (!icmp_ln88)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 1800> <RAM>
ST_2 : Operation 301 [1/2] (1.35ns)   --->   "%digits_labels_0_load = load i11 %digits_labels_0_addr" [../top.cpp:90]   --->   Operation 301 'load' 'digits_labels_0_load' <Predicate = (!icmp_ln88)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 1797> <ROM>
ST_2 : Operation 302 [1/2] (1.35ns)   --->   "%digits_labels_1_load = load i11 %digits_labels_1_addr" [../top.cpp:90]   --->   Operation 302 'load' 'digits_labels_1_load' <Predicate = (!icmp_ln88)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 1797> <ROM>
ST_2 : Operation 303 [1/2] (1.35ns)   --->   "%digits_labels_2_load = load i11 %digits_labels_2_addr" [../top.cpp:90]   --->   Operation 303 'load' 'digits_labels_2_load' <Predicate = (!icmp_ln88)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 1797> <ROM>
ST_2 : Operation 304 [1/2] (1.35ns)   --->   "%digits_labels_3_load = load i11 %digits_labels_3_addr" [../top.cpp:90]   --->   Operation 304 'load' 'digits_labels_3_load' <Predicate = (!icmp_ln88)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 1797> <ROM>
ST_2 : Operation 305 [1/2] (1.35ns)   --->   "%digits_labels_4_load = load i11 %digits_labels_4_addr" [../top.cpp:90]   --->   Operation 305 'load' 'digits_labels_4_load' <Predicate = (!icmp_ln88)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 1797> <ROM>
ST_2 : Operation 306 [1/2] (1.35ns)   --->   "%digits_labels_5_load = load i11 %digits_labels_5_addr" [../top.cpp:90]   --->   Operation 306 'load' 'digits_labels_5_load' <Predicate = (!icmp_ln88)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 1797> <ROM>
ST_2 : Operation 307 [1/2] (1.35ns)   --->   "%digits_labels_6_load = load i11 %digits_labels_6_addr" [../top.cpp:90]   --->   Operation 307 'load' 'digits_labels_6_load' <Predicate = (!icmp_ln88)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 1797> <ROM>
ST_2 : Operation 308 [1/2] (1.35ns)   --->   "%digits_labels_7_load = load i11 %digits_labels_7_addr" [../top.cpp:90]   --->   Operation 308 'load' 'digits_labels_7_load' <Predicate = (!icmp_ln88)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 1797> <ROM>
ST_2 : Operation 309 [1/2] (1.35ns)   --->   "%digits_labels_8_load = load i11 %digits_labels_8_addr" [../top.cpp:90]   --->   Operation 309 'load' 'digits_labels_8_load' <Predicate = (!icmp_ln88)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 1797> <ROM>
ST_2 : Operation 310 [1/2] (1.35ns)   --->   "%digits_labels_9_load = load i11 %digits_labels_9_addr" [../top.cpp:90]   --->   Operation 310 'load' 'digits_labels_9_load' <Predicate = (!icmp_ln88)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 1797> <ROM>
ST_2 : Operation 311 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %i_5, i3 0" [../top.cpp:90]   --->   Operation 311 'bitconcatenate' 'tmp_2' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_2 : Operation 312 [1/1] (0.00ns)   --->   "%zext_ln90_10 = zext i12 %tmp_2" [../top.cpp:90]   --->   Operation 312 'zext' 'zext_ln90_10' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_2 : Operation 313 [1/1] (0.00ns)   --->   "%tmp_3 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %i_5, i1 0" [../top.cpp:90]   --->   Operation 313 'bitconcatenate' 'tmp_3' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_2 : Operation 314 [1/1] (0.00ns)   --->   "%zext_ln90_11 = zext i10 %tmp_3" [../top.cpp:90]   --->   Operation 314 'zext' 'zext_ln90_11' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_2 : Operation 315 [1/1] (0.96ns)   --->   "%add_ln90_8 = add i13 %zext_ln90_10, i13 %zext_ln90_11" [../top.cpp:90]   --->   Operation 315 'add' 'add_ln90_8' <Predicate = (!icmp_ln88)> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 316 [1/1] (0.00ns)   --->   "%zext_ln90 = zext i13 %add_ln90_8" [../top.cpp:90]   --->   Operation 316 'zext' 'zext_ln90' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_2 : Operation 317 [1/1] (0.00ns)   --->   "%trunc_ln90 = trunc i13 %add_ln90_8" [../top.cpp:90]   --->   Operation 317 'trunc' 'trunc_ln90' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_2 : Operation 318 [1/1] (0.00ns)   --->   "%y_test_addr = getelementptr i1 %y_test, i64 0, i64 %zext_ln90" [../top.cpp:90]   --->   Operation 318 'getelementptr' 'y_test_addr' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_2 : Operation 319 [1/1] (1.35ns)   --->   "%store_ln90 = store i1 %digits_labels_0_load, i12 %y_test_addr" [../top.cpp:90]   --->   Operation 319 'store' 'store_ln90' <Predicate = (!icmp_ln88)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 3600> <RAM>
ST_2 : Operation 320 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i11 @_ssdm_op_PartSelect.i11.i13.i32.i32, i13 %add_ln90_8, i32 1, i32 11" [../top.cpp:90]   --->   Operation 320 'partselect' 'tmp_1' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_2 : Operation 321 [1/1] (0.00ns)   --->   "%or_ln1 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i11.i1, i11 %tmp_1, i1 1" [../top.cpp:90]   --->   Operation 321 'bitconcatenate' 'or_ln1' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_2 : Operation 322 [1/1] (0.00ns)   --->   "%zext_ln90_1 = zext i12 %or_ln1" [../top.cpp:90]   --->   Operation 322 'zext' 'zext_ln90_1' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_2 : Operation 323 [1/1] (0.00ns)   --->   "%y_test_addr_1 = getelementptr i1 %y_test, i64 0, i64 %zext_ln90_1" [../top.cpp:90]   --->   Operation 323 'getelementptr' 'y_test_addr_1' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_2 : Operation 324 [1/1] (1.35ns)   --->   "%store_ln90 = store i1 %digits_labels_1_load, i12 %y_test_addr_1" [../top.cpp:90]   --->   Operation 324 'store' 'store_ln90' <Predicate = (!icmp_ln88)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 3600> <RAM>

State 3 <SV = 2> <Delay = 2.31>
ST_3 : Operation 325 [1/1] (0.94ns)   --->   "%add_ln89_4 = add i11 %trunc_ln89, i11 4" [../top.cpp:89]   --->   Operation 325 'add' 'add_ln89_4' <Predicate = (!icmp_ln88)> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 326 [1/1] (0.00ns)   --->   "%zext_ln89_25 = zext i11 %add_ln89_4" [../top.cpp:89]   --->   Operation 326 'zext' 'zext_ln89_25' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_3 : Operation 327 [1/1] (0.00ns)   --->   "%input_test_0_addr_4 = getelementptr i5 %input_test_0, i64 0, i64 %zext_ln89_25" [../top.cpp:89]   --->   Operation 327 'getelementptr' 'input_test_0_addr_4' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_3 : Operation 328 [1/1] (0.00ns)   --->   "%input_test_0_1_addr_2 = getelementptr i5 %input_test_0_1, i64 0, i64 %zext_ln89_23" [../top.cpp:89]   --->   Operation 328 'getelementptr' 'input_test_0_1_addr_2' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_3 : Operation 329 [1/1] (0.00ns)   --->   "%input_test_0_1_addr_3 = getelementptr i5 %input_test_0_1, i64 0, i64 %zext_ln89_24" [../top.cpp:89]   --->   Operation 329 'getelementptr' 'input_test_0_1_addr_3' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_3 : Operation 330 [1/1] (0.00ns)   --->   "%input_test_0_2_addr_2 = getelementptr i5 %input_test_0_2, i64 0, i64 %zext_ln89_23" [../top.cpp:89]   --->   Operation 330 'getelementptr' 'input_test_0_2_addr_2' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_3 : Operation 331 [1/1] (0.00ns)   --->   "%input_test_0_2_addr_3 = getelementptr i5 %input_test_0_2, i64 0, i64 %zext_ln89_24" [../top.cpp:89]   --->   Operation 331 'getelementptr' 'input_test_0_2_addr_3' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_3 : Operation 332 [1/1] (0.00ns)   --->   "%input_test_0_3_addr_2 = getelementptr i5 %input_test_0_3, i64 0, i64 %zext_ln89_23" [../top.cpp:89]   --->   Operation 332 'getelementptr' 'input_test_0_3_addr_2' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_3 : Operation 333 [1/1] (0.00ns)   --->   "%input_test_0_3_addr_3 = getelementptr i5 %input_test_0_3, i64 0, i64 %zext_ln89_24" [../top.cpp:89]   --->   Operation 333 'getelementptr' 'input_test_0_3_addr_3' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_3 : Operation 334 [1/1] (0.00ns)   --->   "%input_test_0_4_addr_2 = getelementptr i5 %input_test_0_4, i64 0, i64 %zext_ln89_23" [../top.cpp:89]   --->   Operation 334 'getelementptr' 'input_test_0_4_addr_2' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_3 : Operation 335 [1/1] (0.00ns)   --->   "%input_test_0_4_addr_3 = getelementptr i5 %input_test_0_4, i64 0, i64 %zext_ln89_24" [../top.cpp:89]   --->   Operation 335 'getelementptr' 'input_test_0_4_addr_3' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_3 : Operation 336 [1/1] (0.00ns)   --->   "%input_test_0_5_addr_2 = getelementptr i5 %input_test_0_5, i64 0, i64 %zext_ln89_23" [../top.cpp:89]   --->   Operation 336 'getelementptr' 'input_test_0_5_addr_2' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_3 : Operation 337 [1/1] (0.00ns)   --->   "%input_test_0_5_addr_3 = getelementptr i5 %input_test_0_5, i64 0, i64 %zext_ln89_24" [../top.cpp:89]   --->   Operation 337 'getelementptr' 'input_test_0_5_addr_3' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_3 : Operation 338 [1/1] (0.00ns)   --->   "%input_test_0_6_addr_3 = getelementptr i5 %input_test_0_6, i64 0, i64 %zext_ln89_24" [../top.cpp:89]   --->   Operation 338 'getelementptr' 'input_test_0_6_addr_3' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_3 : Operation 339 [1/1] (0.00ns)   --->   "%input_test_0_6_addr_4 = getelementptr i5 %input_test_0_6, i64 0, i64 %zext_ln89_25" [../top.cpp:89]   --->   Operation 339 'getelementptr' 'input_test_0_6_addr_4' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_3 : Operation 340 [1/1] (0.00ns)   --->   "%input_test_0_7_addr_2 = getelementptr i5 %input_test_0_7, i64 0, i64 %zext_ln89_23" [../top.cpp:89]   --->   Operation 340 'getelementptr' 'input_test_0_7_addr_2' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_3 : Operation 341 [1/1] (0.00ns)   --->   "%input_test_0_7_addr_3 = getelementptr i5 %input_test_0_7, i64 0, i64 %zext_ln89_24" [../top.cpp:89]   --->   Operation 341 'getelementptr' 'input_test_0_7_addr_3' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_3 : Operation 342 [1/1] (0.00ns)   --->   "%input_test_0_8_addr_2 = getelementptr i5 %input_test_0_8, i64 0, i64 %zext_ln89_23" [../top.cpp:89]   --->   Operation 342 'getelementptr' 'input_test_0_8_addr_2' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_3 : Operation 343 [1/1] (0.00ns)   --->   "%input_test_0_8_addr_3 = getelementptr i5 %input_test_0_8, i64 0, i64 %zext_ln89_24" [../top.cpp:89]   --->   Operation 343 'getelementptr' 'input_test_0_8_addr_3' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_3 : Operation 344 [1/1] (0.00ns)   --->   "%input_test_0_9_addr_2 = getelementptr i5 %input_test_0_9, i64 0, i64 %zext_ln89_23" [../top.cpp:89]   --->   Operation 344 'getelementptr' 'input_test_0_9_addr_2' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_3 : Operation 345 [1/1] (0.00ns)   --->   "%input_test_0_9_addr_3 = getelementptr i5 %input_test_0_9, i64 0, i64 %zext_ln89_24" [../top.cpp:89]   --->   Operation 345 'getelementptr' 'input_test_0_9_addr_3' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_3 : Operation 346 [1/1] (0.00ns)   --->   "%input_test_0_10_addr_2 = getelementptr i5 %input_test_0_10, i64 0, i64 %zext_ln89_23" [../top.cpp:89]   --->   Operation 346 'getelementptr' 'input_test_0_10_addr_2' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_3 : Operation 347 [1/1] (0.00ns)   --->   "%input_test_0_10_addr_3 = getelementptr i5 %input_test_0_10, i64 0, i64 %zext_ln89_24" [../top.cpp:89]   --->   Operation 347 'getelementptr' 'input_test_0_10_addr_3' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_3 : Operation 348 [1/1] (0.00ns)   --->   "%input_test_0_11_addr_2 = getelementptr i5 %input_test_0_11, i64 0, i64 %zext_ln89_23" [../top.cpp:89]   --->   Operation 348 'getelementptr' 'input_test_0_11_addr_2' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_3 : Operation 349 [1/1] (0.00ns)   --->   "%input_test_0_11_addr_3 = getelementptr i5 %input_test_0_11, i64 0, i64 %zext_ln89_24" [../top.cpp:89]   --->   Operation 349 'getelementptr' 'input_test_0_11_addr_3' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_3 : Operation 350 [1/1] (0.00ns)   --->   "%input_test_0_12_addr_2 = getelementptr i5 %input_test_0_12, i64 0, i64 %zext_ln89_23" [../top.cpp:89]   --->   Operation 350 'getelementptr' 'input_test_0_12_addr_2' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_3 : Operation 351 [1/1] (0.00ns)   --->   "%input_test_0_12_addr_3 = getelementptr i5 %input_test_0_12, i64 0, i64 %zext_ln89_24" [../top.cpp:89]   --->   Operation 351 'getelementptr' 'input_test_0_12_addr_3' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_3 : Operation 352 [1/1] (0.00ns)   --->   "%zext_ln89_9 = zext i4 %digits_features_4_2_0_load" [../top.cpp:89]   --->   Operation 352 'zext' 'zext_ln89_9' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_3 : Operation 353 [1/1] (0.00ns)   --->   "%zext_ln89_10 = zext i1 %digits_features_5_2_0_load" [../top.cpp:89]   --->   Operation 353 'zext' 'zext_ln89_10' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_3 : Operation 354 [1/1] (0.00ns)   --->   "%zext_ln89_11 = zext i4 %digits_features_7_2_0_load" [../top.cpp:89]   --->   Operation 354 'zext' 'zext_ln89_11' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_3 : Operation 355 [1/1] (0.00ns)   --->   "%zext_ln89_12 = zext i4 %digits_features_12_2_0_load" [../top.cpp:89]   --->   Operation 355 'zext' 'zext_ln89_12' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_3 : Operation 356 [1/1] (0.00ns)   --->   "%zext_ln89_13 = zext i3 %digits_features_1_3_0_load" [../top.cpp:89]   --->   Operation 356 'zext' 'zext_ln89_13' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_3 : Operation 357 [1/1] (0.00ns)   --->   "%zext_ln89_14 = zext i3 %digits_features_8_3_0_load" [../top.cpp:89]   --->   Operation 357 'zext' 'zext_ln89_14' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_3 : Operation 358 [1/1] (0.00ns)   --->   "%zext_ln89_15 = zext i4 %digits_features_9_3_0_load" [../top.cpp:89]   --->   Operation 358 'zext' 'zext_ln89_15' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_3 : Operation 359 [1/1] (1.35ns)   --->   "%store_ln89 = store i5 %digits_features_1_2_0_load, i11 %input_test_0_1_addr_2" [../top.cpp:89]   --->   Operation 359 'store' 'store_ln89' <Predicate = (!icmp_ln88)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 1800> <RAM>
ST_3 : Operation 360 [1/1] (1.35ns)   --->   "%store_ln89 = store i5 %digits_features_2_2_0_load, i11 %input_test_0_2_addr_2" [../top.cpp:89]   --->   Operation 360 'store' 'store_ln89' <Predicate = (!icmp_ln88)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 1800> <RAM>
ST_3 : Operation 361 [1/1] (1.35ns)   --->   "%store_ln89 = store i5 %digits_features_3_2_0_load, i11 %input_test_0_3_addr_2" [../top.cpp:89]   --->   Operation 361 'store' 'store_ln89' <Predicate = (!icmp_ln88)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 1800> <RAM>
ST_3 : Operation 362 [1/1] (1.35ns)   --->   "%store_ln89 = store i5 %zext_ln89_9, i11 %input_test_0_4_addr_2" [../top.cpp:89]   --->   Operation 362 'store' 'store_ln89' <Predicate = (!icmp_ln88)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 1800> <RAM>
ST_3 : Operation 363 [1/1] (1.35ns)   --->   "%store_ln89 = store i5 %zext_ln89_10, i11 %input_test_0_5_addr_2" [../top.cpp:89]   --->   Operation 363 'store' 'store_ln89' <Predicate = (!icmp_ln88)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 1800> <RAM>
ST_3 : Operation 364 [1/1] (1.35ns)   --->   "%store_ln89 = store i5 %zext_ln89_11, i11 %input_test_0_7_addr_2" [../top.cpp:89]   --->   Operation 364 'store' 'store_ln89' <Predicate = (!icmp_ln88)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 1800> <RAM>
ST_3 : Operation 365 [1/1] (1.35ns)   --->   "%store_ln89 = store i5 %digits_features_8_2_0_load, i11 %input_test_0_8_addr_2" [../top.cpp:89]   --->   Operation 365 'store' 'store_ln89' <Predicate = (!icmp_ln88)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 1800> <RAM>
ST_3 : Operation 366 [1/1] (1.35ns)   --->   "%store_ln89 = store i5 %digits_features_9_2_0_load, i11 %input_test_0_9_addr_2" [../top.cpp:89]   --->   Operation 366 'store' 'store_ln89' <Predicate = (!icmp_ln88)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 1800> <RAM>
ST_3 : Operation 367 [1/1] (1.35ns)   --->   "%store_ln89 = store i5 %digits_features_10_2_0_load, i11 %input_test_0_10_addr_2" [../top.cpp:89]   --->   Operation 367 'store' 'store_ln89' <Predicate = (!icmp_ln88)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 1800> <RAM>
ST_3 : Operation 368 [1/1] (1.35ns)   --->   "%store_ln89 = store i5 %digits_features_11_2_0_load, i11 %input_test_0_11_addr_2" [../top.cpp:89]   --->   Operation 368 'store' 'store_ln89' <Predicate = (!icmp_ln88)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 1800> <RAM>
ST_3 : Operation 369 [1/1] (1.35ns)   --->   "%store_ln89 = store i5 %zext_ln89_12, i11 %input_test_0_12_addr_2" [../top.cpp:89]   --->   Operation 369 'store' 'store_ln89' <Predicate = (!icmp_ln88)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 1800> <RAM>
ST_3 : Operation 370 [1/1] (1.35ns)   --->   "%store_ln89 = store i5 %zext_ln89_13, i11 %input_test_0_1_addr_3" [../top.cpp:89]   --->   Operation 370 'store' 'store_ln89' <Predicate = (!icmp_ln88)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 1800> <RAM>
ST_3 : Operation 371 [1/1] (1.35ns)   --->   "%store_ln89 = store i5 %digits_features_2_3_0_load, i11 %input_test_0_2_addr_3" [../top.cpp:89]   --->   Operation 371 'store' 'store_ln89' <Predicate = (!icmp_ln88)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 1800> <RAM>
ST_3 : Operation 372 [1/1] (1.35ns)   --->   "%store_ln89 = store i5 %digits_features_3_3_0_load, i11 %input_test_0_3_addr_3" [../top.cpp:89]   --->   Operation 372 'store' 'store_ln89' <Predicate = (!icmp_ln88)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 1800> <RAM>
ST_3 : Operation 373 [1/1] (1.35ns)   --->   "%store_ln89 = store i5 %digits_features_4_3_0_load, i11 %input_test_0_4_addr_3" [../top.cpp:89]   --->   Operation 373 'store' 'store_ln89' <Predicate = (!icmp_ln88)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 1800> <RAM>
ST_3 : Operation 374 [1/1] (1.35ns)   --->   "%store_ln89 = store i5 %digits_features_5_3_0_load, i11 %input_test_0_5_addr_3" [../top.cpp:89]   --->   Operation 374 'store' 'store_ln89' <Predicate = (!icmp_ln88)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 1800> <RAM>
ST_3 : Operation 375 [1/1] (1.35ns)   --->   "%store_ln89 = store i5 %digits_features_6_3_0_load, i11 %input_test_0_6_addr_3" [../top.cpp:89]   --->   Operation 375 'store' 'store_ln89' <Predicate = (!icmp_ln88)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 1800> <RAM>
ST_3 : Operation 376 [1/1] (1.35ns)   --->   "%store_ln89 = store i5 %digits_features_7_3_0_load, i11 %input_test_0_7_addr_3" [../top.cpp:89]   --->   Operation 376 'store' 'store_ln89' <Predicate = (!icmp_ln88)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 1800> <RAM>
ST_3 : Operation 377 [1/1] (1.35ns)   --->   "%store_ln89 = store i5 %zext_ln89_14, i11 %input_test_0_8_addr_3" [../top.cpp:89]   --->   Operation 377 'store' 'store_ln89' <Predicate = (!icmp_ln88)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 1800> <RAM>
ST_3 : Operation 378 [1/1] (1.35ns)   --->   "%store_ln89 = store i5 %zext_ln89_15, i11 %input_test_0_9_addr_3" [../top.cpp:89]   --->   Operation 378 'store' 'store_ln89' <Predicate = (!icmp_ln88)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 1800> <RAM>
ST_3 : Operation 379 [1/1] (1.35ns)   --->   "%store_ln89 = store i5 %digits_features_10_3_0_load, i11 %input_test_0_10_addr_3" [../top.cpp:89]   --->   Operation 379 'store' 'store_ln89' <Predicate = (!icmp_ln88)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 1800> <RAM>
ST_3 : Operation 380 [1/1] (1.35ns)   --->   "%store_ln89 = store i5 %digits_features_11_3_0_load, i11 %input_test_0_11_addr_3" [../top.cpp:89]   --->   Operation 380 'store' 'store_ln89' <Predicate = (!icmp_ln88)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 1800> <RAM>
ST_3 : Operation 381 [1/1] (1.35ns)   --->   "%store_ln89 = store i5 %digits_features_12_3_0_load, i11 %input_test_0_12_addr_3" [../top.cpp:89]   --->   Operation 381 'store' 'store_ln89' <Predicate = (!icmp_ln88)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 1800> <RAM>
ST_3 : Operation 382 [1/1] (1.35ns)   --->   "%store_ln89 = store i5 %digits_features_0_4_0_load, i11 %input_test_0_addr_4" [../top.cpp:89]   --->   Operation 382 'store' 'store_ln89' <Predicate = (!icmp_ln88)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 1800> <RAM>
ST_3 : Operation 383 [1/1] (1.35ns)   --->   "%store_ln89 = store i5 %digits_features_6_4_0_load, i11 %input_test_0_6_addr_4" [../top.cpp:89]   --->   Operation 383 'store' 'store_ln89' <Predicate = (!icmp_ln88)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 1800> <RAM>
ST_3 : Operation 384 [1/1] (0.96ns)   --->   "%add_ln90 = add i12 %trunc_ln90, i12 2" [../top.cpp:90]   --->   Operation 384 'add' 'add_ln90' <Predicate = (!icmp_ln88)> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 385 [1/1] (0.00ns)   --->   "%zext_ln90_2 = zext i12 %add_ln90" [../top.cpp:90]   --->   Operation 385 'zext' 'zext_ln90_2' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_3 : Operation 386 [1/1] (0.00ns)   --->   "%y_test_addr_2 = getelementptr i1 %y_test, i64 0, i64 %zext_ln90_2" [../top.cpp:90]   --->   Operation 386 'getelementptr' 'y_test_addr_2' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_3 : Operation 387 [1/1] (1.35ns)   --->   "%store_ln90 = store i1 %digits_labels_2_load, i12 %y_test_addr_2" [../top.cpp:90]   --->   Operation 387 'store' 'store_ln90' <Predicate = (!icmp_ln88)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 3600> <RAM>
ST_3 : Operation 388 [1/1] (0.96ns)   --->   "%add_ln90_1 = add i12 %trunc_ln90, i12 3" [../top.cpp:90]   --->   Operation 388 'add' 'add_ln90_1' <Predicate = (!icmp_ln88)> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 389 [1/1] (0.00ns)   --->   "%zext_ln90_3 = zext i12 %add_ln90_1" [../top.cpp:90]   --->   Operation 389 'zext' 'zext_ln90_3' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_3 : Operation 390 [1/1] (0.00ns)   --->   "%y_test_addr_3 = getelementptr i1 %y_test, i64 0, i64 %zext_ln90_3" [../top.cpp:90]   --->   Operation 390 'getelementptr' 'y_test_addr_3' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_3 : Operation 391 [1/1] (1.35ns)   --->   "%store_ln90 = store i1 %digits_labels_3_load, i12 %y_test_addr_3" [../top.cpp:90]   --->   Operation 391 'store' 'store_ln90' <Predicate = (!icmp_ln88)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 3600> <RAM>

State 4 <SV = 3> <Delay = 2.31>
ST_4 : Operation 392 [1/1] (0.00ns)   --->   "%input_test_0_1_addr_4 = getelementptr i5 %input_test_0_1, i64 0, i64 %zext_ln89_25" [../top.cpp:89]   --->   Operation 392 'getelementptr' 'input_test_0_1_addr_4' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_4 : Operation 393 [1/1] (0.00ns)   --->   "%input_test_0_2_addr_4 = getelementptr i5 %input_test_0_2, i64 0, i64 %zext_ln89_25" [../top.cpp:89]   --->   Operation 393 'getelementptr' 'input_test_0_2_addr_4' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_4 : Operation 394 [1/1] (0.00ns)   --->   "%input_test_0_3_addr_4 = getelementptr i5 %input_test_0_3, i64 0, i64 %zext_ln89_25" [../top.cpp:89]   --->   Operation 394 'getelementptr' 'input_test_0_3_addr_4' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_4 : Operation 395 [1/1] (0.00ns)   --->   "%input_test_0_4_addr_4 = getelementptr i5 %input_test_0_4, i64 0, i64 %zext_ln89_25" [../top.cpp:89]   --->   Operation 395 'getelementptr' 'input_test_0_4_addr_4' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_4 : Operation 396 [1/1] (0.00ns)   --->   "%input_test_0_5_addr_4 = getelementptr i5 %input_test_0_5, i64 0, i64 %zext_ln89_25" [../top.cpp:89]   --->   Operation 396 'getelementptr' 'input_test_0_5_addr_4' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_4 : Operation 397 [1/1] (0.00ns)   --->   "%input_test_0_7_addr_4 = getelementptr i5 %input_test_0_7, i64 0, i64 %zext_ln89_25" [../top.cpp:89]   --->   Operation 397 'getelementptr' 'input_test_0_7_addr_4' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_4 : Operation 398 [1/1] (0.00ns)   --->   "%input_test_0_8_addr_4 = getelementptr i5 %input_test_0_8, i64 0, i64 %zext_ln89_25" [../top.cpp:89]   --->   Operation 398 'getelementptr' 'input_test_0_8_addr_4' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_4 : Operation 399 [1/1] (0.00ns)   --->   "%input_test_0_9_addr_4 = getelementptr i5 %input_test_0_9, i64 0, i64 %zext_ln89_25" [../top.cpp:89]   --->   Operation 399 'getelementptr' 'input_test_0_9_addr_4' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_4 : Operation 400 [1/1] (0.00ns)   --->   "%input_test_0_10_addr_4 = getelementptr i5 %input_test_0_10, i64 0, i64 %zext_ln89_25" [../top.cpp:89]   --->   Operation 400 'getelementptr' 'input_test_0_10_addr_4' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_4 : Operation 401 [1/1] (0.00ns)   --->   "%input_test_0_11_addr_4 = getelementptr i5 %input_test_0_11, i64 0, i64 %zext_ln89_25" [../top.cpp:89]   --->   Operation 401 'getelementptr' 'input_test_0_11_addr_4' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_4 : Operation 402 [1/1] (0.00ns)   --->   "%zext_ln89_16 = zext i4 %digits_features_3_4_0_load" [../top.cpp:89]   --->   Operation 402 'zext' 'zext_ln89_16' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_4 : Operation 403 [1/1] (0.00ns)   --->   "%zext_ln89_17 = zext i1 %digits_features_4_4_0_load" [../top.cpp:89]   --->   Operation 403 'zext' 'zext_ln89_17' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_4 : Operation 404 [1/1] (0.00ns)   --->   "%zext_ln89_18 = zext i4 %digits_features_5_4_0_load" [../top.cpp:89]   --->   Operation 404 'zext' 'zext_ln89_18' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_4 : Operation 405 [1/1] (1.35ns)   --->   "%store_ln89 = store i5 %digits_features_1_4_0_load, i11 %input_test_0_1_addr_4" [../top.cpp:89]   --->   Operation 405 'store' 'store_ln89' <Predicate = (!icmp_ln88)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 1800> <RAM>
ST_4 : Operation 406 [1/1] (1.35ns)   --->   "%store_ln89 = store i5 %digits_features_2_4_0_load, i11 %input_test_0_2_addr_4" [../top.cpp:89]   --->   Operation 406 'store' 'store_ln89' <Predicate = (!icmp_ln88)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 1800> <RAM>
ST_4 : Operation 407 [1/1] (1.35ns)   --->   "%store_ln89 = store i5 %zext_ln89_16, i11 %input_test_0_3_addr_4" [../top.cpp:89]   --->   Operation 407 'store' 'store_ln89' <Predicate = (!icmp_ln88)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 1800> <RAM>
ST_4 : Operation 408 [1/1] (1.35ns)   --->   "%store_ln89 = store i5 %zext_ln89_17, i11 %input_test_0_4_addr_4" [../top.cpp:89]   --->   Operation 408 'store' 'store_ln89' <Predicate = (!icmp_ln88)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 1800> <RAM>
ST_4 : Operation 409 [1/1] (1.35ns)   --->   "%store_ln89 = store i5 %zext_ln89_18, i11 %input_test_0_5_addr_4" [../top.cpp:89]   --->   Operation 409 'store' 'store_ln89' <Predicate = (!icmp_ln88)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 1800> <RAM>
ST_4 : Operation 410 [1/1] (1.35ns)   --->   "%store_ln89 = store i5 %digits_features_7_4_0_load, i11 %input_test_0_7_addr_4" [../top.cpp:89]   --->   Operation 410 'store' 'store_ln89' <Predicate = (!icmp_ln88)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 1800> <RAM>
ST_4 : Operation 411 [1/1] (1.35ns)   --->   "%store_ln89 = store i5 %digits_features_8_4_0_load, i11 %input_test_0_8_addr_4" [../top.cpp:89]   --->   Operation 411 'store' 'store_ln89' <Predicate = (!icmp_ln88)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 1800> <RAM>
ST_4 : Operation 412 [1/1] (1.35ns)   --->   "%store_ln89 = store i5 %digits_features_9_4_0_load, i11 %input_test_0_9_addr_4" [../top.cpp:89]   --->   Operation 412 'store' 'store_ln89' <Predicate = (!icmp_ln88)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 1800> <RAM>
ST_4 : Operation 413 [1/1] (1.35ns)   --->   "%store_ln89 = store i5 %digits_features_10_4_0_load, i11 %input_test_0_10_addr_4" [../top.cpp:89]   --->   Operation 413 'store' 'store_ln89' <Predicate = (!icmp_ln88)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 1800> <RAM>
ST_4 : Operation 414 [1/1] (1.35ns)   --->   "%store_ln89 = store i5 %digits_features_11_4_0_load, i11 %input_test_0_11_addr_4" [../top.cpp:89]   --->   Operation 414 'store' 'store_ln89' <Predicate = (!icmp_ln88)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 1800> <RAM>
ST_4 : Operation 415 [1/1] (0.96ns)   --->   "%add_ln90_2 = add i12 %trunc_ln90, i12 4" [../top.cpp:90]   --->   Operation 415 'add' 'add_ln90_2' <Predicate = (!icmp_ln88)> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 416 [1/1] (0.00ns)   --->   "%zext_ln90_4 = zext i12 %add_ln90_2" [../top.cpp:90]   --->   Operation 416 'zext' 'zext_ln90_4' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_4 : Operation 417 [1/1] (0.00ns)   --->   "%y_test_addr_4 = getelementptr i1 %y_test, i64 0, i64 %zext_ln90_4" [../top.cpp:90]   --->   Operation 417 'getelementptr' 'y_test_addr_4' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_4 : Operation 418 [1/1] (1.35ns)   --->   "%store_ln90 = store i1 %digits_labels_4_load, i12 %y_test_addr_4" [../top.cpp:90]   --->   Operation 418 'store' 'store_ln90' <Predicate = (!icmp_ln88)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 3600> <RAM>
ST_4 : Operation 419 [1/1] (0.96ns)   --->   "%add_ln90_3 = add i12 %trunc_ln90, i12 5" [../top.cpp:90]   --->   Operation 419 'add' 'add_ln90_3' <Predicate = (!icmp_ln88)> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 420 [1/1] (0.00ns)   --->   "%zext_ln90_5 = zext i12 %add_ln90_3" [../top.cpp:90]   --->   Operation 420 'zext' 'zext_ln90_5' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_4 : Operation 421 [1/1] (0.00ns)   --->   "%y_test_addr_5 = getelementptr i1 %y_test, i64 0, i64 %zext_ln90_5" [../top.cpp:90]   --->   Operation 421 'getelementptr' 'y_test_addr_5' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_4 : Operation 422 [1/1] (1.35ns)   --->   "%store_ln90 = store i1 %digits_labels_5_load, i12 %y_test_addr_5" [../top.cpp:90]   --->   Operation 422 'store' 'store_ln90' <Predicate = (!icmp_ln88)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 3600> <RAM>

State 5 <SV = 4> <Delay = 2.31>
ST_5 : Operation 423 [1/1] (0.96ns)   --->   "%add_ln90_4 = add i12 %trunc_ln90, i12 6" [../top.cpp:90]   --->   Operation 423 'add' 'add_ln90_4' <Predicate = (!icmp_ln88)> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 424 [1/1] (0.00ns)   --->   "%zext_ln90_6 = zext i12 %add_ln90_4" [../top.cpp:90]   --->   Operation 424 'zext' 'zext_ln90_6' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_5 : Operation 425 [1/1] (0.00ns)   --->   "%y_test_addr_6 = getelementptr i1 %y_test, i64 0, i64 %zext_ln90_6" [../top.cpp:90]   --->   Operation 425 'getelementptr' 'y_test_addr_6' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_5 : Operation 426 [1/1] (1.35ns)   --->   "%store_ln90 = store i1 %digits_labels_6_load, i12 %y_test_addr_6" [../top.cpp:90]   --->   Operation 426 'store' 'store_ln90' <Predicate = (!icmp_ln88)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 3600> <RAM>
ST_5 : Operation 427 [1/1] (0.96ns)   --->   "%add_ln90_5 = add i12 %trunc_ln90, i12 7" [../top.cpp:90]   --->   Operation 427 'add' 'add_ln90_5' <Predicate = (!icmp_ln88)> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 428 [1/1] (0.00ns)   --->   "%zext_ln90_7 = zext i12 %add_ln90_5" [../top.cpp:90]   --->   Operation 428 'zext' 'zext_ln90_7' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_5 : Operation 429 [1/1] (0.00ns)   --->   "%y_test_addr_7 = getelementptr i1 %y_test, i64 0, i64 %zext_ln90_7" [../top.cpp:90]   --->   Operation 429 'getelementptr' 'y_test_addr_7' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_5 : Operation 430 [1/1] (1.35ns)   --->   "%store_ln90 = store i1 %digits_labels_7_load, i12 %y_test_addr_7" [../top.cpp:90]   --->   Operation 430 'store' 'store_ln90' <Predicate = (!icmp_ln88)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 3600> <RAM>

State 6 <SV = 5> <Delay = 2.31>
ST_6 : Operation 431 [1/1] (0.00ns)   --->   "%specpipeline_ln88 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_75" [../top.cpp:88]   --->   Operation 431 'specpipeline' 'specpipeline_ln88' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 432 [1/1] (0.00ns)   --->   "%speclooptripcount_ln88 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 360, i64 360, i64 360" [../top.cpp:88]   --->   Operation 432 'speclooptripcount' 'speclooptripcount_ln88' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 433 [1/1] (0.00ns)   --->   "%specloopname_ln88 = specloopname void @_ssdm_op_SpecLoopName, void @empty_80" [../top.cpp:88]   --->   Operation 433 'specloopname' 'specloopname_ln88' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 434 [1/1] (0.96ns)   --->   "%add_ln90_6 = add i12 %trunc_ln90, i12 8" [../top.cpp:90]   --->   Operation 434 'add' 'add_ln90_6' <Predicate = true> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 435 [1/1] (0.00ns)   --->   "%zext_ln90_8 = zext i12 %add_ln90_6" [../top.cpp:90]   --->   Operation 435 'zext' 'zext_ln90_8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 436 [1/1] (0.00ns)   --->   "%y_test_addr_8 = getelementptr i1 %y_test, i64 0, i64 %zext_ln90_8" [../top.cpp:90]   --->   Operation 436 'getelementptr' 'y_test_addr_8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 437 [1/1] (1.35ns)   --->   "%store_ln90 = store i1 %digits_labels_8_load, i12 %y_test_addr_8" [../top.cpp:90]   --->   Operation 437 'store' 'store_ln90' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 3600> <RAM>
ST_6 : Operation 438 [1/1] (0.96ns)   --->   "%add_ln90_7 = add i12 %trunc_ln90, i12 9" [../top.cpp:90]   --->   Operation 438 'add' 'add_ln90_7' <Predicate = true> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 439 [1/1] (0.00ns)   --->   "%zext_ln90_9 = zext i12 %add_ln90_7" [../top.cpp:90]   --->   Operation 439 'zext' 'zext_ln90_9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 440 [1/1] (0.00ns)   --->   "%y_test_addr_9 = getelementptr i1 %y_test, i64 0, i64 %zext_ln90_9" [../top.cpp:90]   --->   Operation 440 'getelementptr' 'y_test_addr_9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 441 [1/1] (1.35ns)   --->   "%store_ln90 = store i1 %digits_labels_9_load, i12 %y_test_addr_9" [../top.cpp:90]   --->   Operation 441 'store' 'store_ln90' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 3600> <RAM>
ST_6 : Operation 442 [1/1] (0.00ns)   --->   "%br_ln88 = br void %for.inc651" [../top.cpp:88]   --->   Operation 442 'br' 'br_ln88' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.000ns.

 <State 1>: 3.737ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln88', ../top.cpp:88) of constant 0 on local variable 'i', ../top.cpp:88 [87]  (0.489 ns)
	'load' operation 9 bit ('i', ../top.cpp:88) on local variable 'i', ../top.cpp:88 [90]  (0.000 ns)
	'add' operation 12 bit ('add_ln89_5', ../top.cpp:89) [98]  (0.948 ns)
	'add' operation 11 bit ('add_ln89_2', ../top.cpp:89) [105]  (0.948 ns)
	'getelementptr' operation 11 bit ('input_test_0_6_addr_2', ../top.cpp:89) [141]  (0.000 ns)
	'store' operation 0 bit ('store_ln89', ../top.cpp:89) of constant 0 on array 'input_test_0_6' [351]  (1.352 ns)

 <State 2>: 2.704ns
The critical path consists of the following:
	'load' operation 4 bit ('digits_features_1_0_0_load', ../top.cpp:89) on array 'digits_features_1_0_0' [180]  (1.352 ns)
	'store' operation 0 bit ('store_ln89', ../top.cpp:89) of variable 'zext_ln89_1', ../top.cpp:89 on array 'input_test_0_1' [320]  (1.352 ns)

 <State 3>: 2.314ns
The critical path consists of the following:
	'add' operation 12 bit ('add_ln90', ../top.cpp:90) [417]  (0.962 ns)
	'getelementptr' operation 12 bit ('y_test_addr_2', ../top.cpp:90) [419]  (0.000 ns)
	'store' operation 0 bit ('store_ln90', ../top.cpp:90) of variable 'digits_labels_2_load', ../top.cpp:90 on array 'y_test' [420]  (1.352 ns)

 <State 4>: 2.314ns
The critical path consists of the following:
	'add' operation 12 bit ('add_ln90_2', ../top.cpp:90) [425]  (0.962 ns)
	'getelementptr' operation 12 bit ('y_test_addr_4', ../top.cpp:90) [427]  (0.000 ns)
	'store' operation 0 bit ('store_ln90', ../top.cpp:90) of variable 'digits_labels_4_load', ../top.cpp:90 on array 'y_test' [428]  (1.352 ns)

 <State 5>: 2.314ns
The critical path consists of the following:
	'add' operation 12 bit ('add_ln90_4', ../top.cpp:90) [433]  (0.962 ns)
	'getelementptr' operation 12 bit ('y_test_addr_6', ../top.cpp:90) [435]  (0.000 ns)
	'store' operation 0 bit ('store_ln90', ../top.cpp:90) of variable 'digits_labels_6_load', ../top.cpp:90 on array 'y_test' [436]  (1.352 ns)

 <State 6>: 2.314ns
The critical path consists of the following:
	'add' operation 12 bit ('add_ln90_6', ../top.cpp:90) [441]  (0.962 ns)
	'getelementptr' operation 12 bit ('y_test_addr_8', ../top.cpp:90) [443]  (0.000 ns)
	'store' operation 0 bit ('store_ln90', ../top.cpp:90) of variable 'digits_labels_8_load', ../top.cpp:90 on array 'y_test' [444]  (1.352 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
