m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dF:/Git/Sonar/FPGA/TestBoard1/simulation/modelsim
valtera_avalon_sc_fifo
Z1 !s110 1508145354
!i10b 1
!s100 4mK@em][G=j]om3zJIhOc0
I__b@5@BQFo6A4bN?[8oQz0
VDg1SIo80bB@j0V0VzS_@n1
R0
Z2 w1508073620
8F:/Git/Sonar/FPGA/TestBoard1/FIR/simulation/submodules/altera_avalon_sc_fifo.v
FF:/Git/Sonar/FPGA/TestBoard1/FIR/simulation/submodules/altera_avalon_sc_fifo.v
L0 21
OV;L;10.5b;63
r1
!s85 0
31
Z3 !s108 1508145354.000000
!s107 F:/Git/Sonar/FPGA/TestBoard1/FIR/simulation/submodules/altera_avalon_sc_fifo.v|
!s90 -reportprogress|300|F:/Git/Sonar/FPGA/TestBoard1/FIR/simulation/submodules/altera_avalon_sc_fifo.v|-work|fir_compiler_ii_0|
!i113 1
Z4 o-work fir_compiler_ii_0
tCvgOpt 0
Eauk_dspip_avalon_streaming_controller_hpfir
R2
Z5 DPx4 ieee 15 std_logic_arith 0 22 [G314=:2zXJ`VORJe1J@Z1
Z6 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z7 DPx4 ieee 14 std_logic_1164 0 22 eNV`TJ_GofJTzYa?f<@Oe1
R0
Z8 8F:/Git/Sonar/FPGA/TestBoard1/FIR/simulation/submodules/auk_dspip_avalon_streaming_controller_hpfir.vhd
Z9 FF:/Git/Sonar/FPGA/TestBoard1/FIR/simulation/submodules/auk_dspip_avalon_streaming_controller_hpfir.vhd
l0
L41
V9DkJRb@zlDofKf@a@_YLj2
!s100 ORMaER9G]`b[YkFGoXo<C3
Z10 OV;C;10.5b;63
32
R1
!i10b 1
R3
Z11 !s90 -reportprogress|300|F:/Git/Sonar/FPGA/TestBoard1/FIR/simulation/submodules/auk_dspip_avalon_streaming_controller_hpfir.vhd|-work|fir_compiler_ii_0|
Z12 !s107 F:/Git/Sonar/FPGA/TestBoard1/FIR/simulation/submodules/auk_dspip_avalon_streaming_controller_hpfir.vhd|
!i113 1
R4
Z13 tExplicit 1 CvgOpt 0
Astruct
R5
R6
R7
DEx4 work 43 auk_dspip_avalon_streaming_controller_hpfir 0 22 9DkJRb@zlDofKf@a@_YLj2
l72
L64
V^B;>?YZRJNH[2a4o7lOBE3
!s100 MWO51>Fz`WN=CIY16D1gH2
R10
32
R1
!i10b 1
R3
R11
R12
!i113 1
R4
R13
Eauk_dspip_avalon_streaming_sink_hpfir
R2
Z14 DPx9 altera_mf 20 altera_mf_components 0 22 :YRc5<ojH^WgP]^Vezi9c1
Z15 DPx4 work 24 auk_dspip_math_pkg_hpfir 0 22 gB[M;WAnIa[EG4c<<o0Bh1
Z16 DPx4 work 23 auk_dspip_lib_pkg_hpfir 0 22 lHISc>Q^R63dnEU8HnGc;3
Z17 DPx4 ieee 11 numeric_std 0 22 :ASDNFgHXf_ih3J@9F3Ze1
R6
R7
R0
Z18 8F:/Git/Sonar/FPGA/TestBoard1/FIR/simulation/submodules/auk_dspip_avalon_streaming_sink_hpfir.vhd
Z19 FF:/Git/Sonar/FPGA/TestBoard1/FIR/simulation/submodules/auk_dspip_avalon_streaming_sink_hpfir.vhd
l0
L56
VoXICW?4<41mmnzOYl8OXT1
!s100 0WO5KznO2MM4IEKTLL4ea1
R10
32
R1
!i10b 1
R3
Z20 !s90 -reportprogress|300|F:/Git/Sonar/FPGA/TestBoard1/FIR/simulation/submodules/auk_dspip_avalon_streaming_sink_hpfir.vhd|-work|fir_compiler_ii_0|
Z21 !s107 F:/Git/Sonar/FPGA/TestBoard1/FIR/simulation/submodules/auk_dspip_avalon_streaming_sink_hpfir.vhd|
!i113 1
R4
R13
Artl
R14
R15
R16
R17
R6
R7
DEx4 work 37 auk_dspip_avalon_streaming_sink_hpfir 0 22 oXICW?4<41mmnzOYl8OXT1
l164
L106
VjB1@SJWUj?ciP?dLOS>IV2
!s100 aKlIFR2DezO>78LXQeZZW1
R10
32
R1
!i10b 1
R3
R20
R21
!i113 1
R4
R13
Eauk_dspip_avalon_streaming_source_hpfir
R2
R15
R14
R17
R6
R7
R0
Z22 8F:/Git/Sonar/FPGA/TestBoard1/FIR/simulation/submodules/auk_dspip_avalon_streaming_source_hpfir.vhd
Z23 FF:/Git/Sonar/FPGA/TestBoard1/FIR/simulation/submodules/auk_dspip_avalon_streaming_source_hpfir.vhd
l0
L70
VXkSOZZk65UZl]C3zh^AgU2
!s100 z_E>RhDjTK@iSkAe6<CzM1
R10
32
R1
!i10b 1
R3
Z24 !s90 -reportprogress|300|F:/Git/Sonar/FPGA/TestBoard1/FIR/simulation/submodules/auk_dspip_avalon_streaming_source_hpfir.vhd|-work|fir_compiler_ii_0|
Z25 !s107 F:/Git/Sonar/FPGA/TestBoard1/FIR/simulation/submodules/auk_dspip_avalon_streaming_source_hpfir.vhd|
!i113 1
R4
R13
Artl
R15
R14
R17
R6
R7
DEx4 work 39 auk_dspip_avalon_streaming_source_hpfir 0 22 XkSOZZk65UZl]C3zh^AgU2
l190
L109
VWIaC2bobY78SinX^nWPkQ2
!s100 9_^:d_>A;JGb2ekO`XAiL1
R10
32
R1
!i10b 1
R3
R24
R25
!i113 1
R4
R13
Pauk_dspip_lib_pkg_hpfir
R15
R17
R6
R7
R2
R0
8F:/Git/Sonar/FPGA/TestBoard1/FIR/simulation/submodules/auk_dspip_lib_pkg_hpfir.vhd
FF:/Git/Sonar/FPGA/TestBoard1/FIR/simulation/submodules/auk_dspip_lib_pkg_hpfir.vhd
l0
L22
VlHISc>Q^R63dnEU8HnGc;3
!s100 f?>LI6^Y:?0:4C>aOS6?X2
R10
32
R1
!i10b 1
R3
!s90 -reportprogress|300|F:/Git/Sonar/FPGA/TestBoard1/FIR/simulation/submodules/auk_dspip_lib_pkg_hpfir.vhd|-work|fir_compiler_ii_0|
!s107 F:/Git/Sonar/FPGA/TestBoard1/FIR/simulation/submodules/auk_dspip_lib_pkg_hpfir.vhd|
!i113 1
R4
R13
Pauk_dspip_math_pkg_hpfir
R17
R6
R7
R2
R0
Z26 8F:/Git/Sonar/FPGA/TestBoard1/FIR/simulation/submodules/auk_dspip_math_pkg_hpfir.vhd
Z27 FF:/Git/Sonar/FPGA/TestBoard1/FIR/simulation/submodules/auk_dspip_math_pkg_hpfir.vhd
l0
L54
VgB[M;WAnIa[EG4c<<o0Bh1
!s100 @O6TWU38[<`Y=f_oja2am1
R10
32
b1
R1
!i10b 1
R3
Z28 !s90 -reportprogress|300|F:/Git/Sonar/FPGA/TestBoard1/FIR/simulation/submodules/auk_dspip_math_pkg_hpfir.vhd|-work|fir_compiler_ii_0|
Z29 !s107 F:/Git/Sonar/FPGA/TestBoard1/FIR/simulation/submodules/auk_dspip_math_pkg_hpfir.vhd|
!i113 1
R4
R13
Bbody
R15
R17
R6
R7
l0
L131
VXDKF^PC6^ck@jZa`>W:5O3
!s100 EDZNSThdcYV1lkL7HbnIz0
R10
32
R1
!i10b 1
R3
R28
R29
!i113 1
R4
R13
Eauk_dspip_roundsat_hpfir
R2
R17
R6
R7
R0
Z30 8F:/Git/Sonar/FPGA/TestBoard1/FIR/simulation/submodules/auk_dspip_roundsat_hpfir.vhd
Z31 FF:/Git/Sonar/FPGA/TestBoard1/FIR/simulation/submodules/auk_dspip_roundsat_hpfir.vhd
l0
L39
V^31fFc0hbfN8ezOa35Bc^1
!s100 S`Ha]KjQXV0CDDgljgCX;0
R10
32
R1
!i10b 1
R3
Z32 !s90 -reportprogress|300|F:/Git/Sonar/FPGA/TestBoard1/FIR/simulation/submodules/auk_dspip_roundsat_hpfir.vhd|-work|fir_compiler_ii_0|
Z33 !s107 F:/Git/Sonar/FPGA/TestBoard1/FIR/simulation/submodules/auk_dspip_roundsat_hpfir.vhd|
!i113 1
R4
R13
Abeh
R17
R6
R7
DEx4 work 24 auk_dspip_roundsat_hpfir 0 22 ^31fFc0hbfN8ezOa35Bc^1
l66
L57
VCFE81TEo>QSkO:TE;4[<l2
!s100 SAz6VWg0=:KiPPFk<lih43
R10
32
R1
!i10b 1
R3
R32
R33
!i113 1
R4
R13
Edspba_delay
R2
Z34 DPx4 work 21 dspba_library_package 0 22 47X3E_mQ5didQmBickI2m0
R6
R7
R0
Z35 8F:/Git/Sonar/FPGA/TestBoard1/FIR/simulation/submodules/dspba_library.vhd
Z36 FF:/Git/Sonar/FPGA/TestBoard1/FIR/simulation/submodules/dspba_library.vhd
l0
L17
V9DUcMZE;6Xi^L2ZgCl>`z0
!s100 ^TiG3k=nd2oZ:zDO86VNb1
R10
32
R1
!i10b 1
R3
Z37 !s90 -reportprogress|300|F:/Git/Sonar/FPGA/TestBoard1/FIR/simulation/submodules/dspba_library.vhd|-work|fir_compiler_ii_0|
Z38 !s107 F:/Git/Sonar/FPGA/TestBoard1/FIR/simulation/submodules/dspba_library.vhd|
!i113 1
R4
R13
Adelay
R34
R6
R7
DEx4 work 11 dspba_delay 0 22 9DUcMZE;6Xi^L2ZgCl>`z0
l36
L33
Vd[Pcb`_obMOj0`UIIX7C22
!s100 dJJRh>7:A:ea<kfkCFFg]3
R10
32
R1
!i10b 1
R3
R37
R38
!i113 1
R4
R13
Pdspba_library_package
R6
R7
R2
R0
8F:/Git/Sonar/FPGA/TestBoard1/FIR/simulation/submodules/dspba_library_package.vhd
FF:/Git/Sonar/FPGA/TestBoard1/FIR/simulation/submodules/dspba_library_package.vhd
l0
L16
V47X3E_mQ5didQmBickI2m0
!s100 Kkg3D5QbeHdNM2YFz@ZF=2
R10
32
R1
!i10b 1
R3
!s90 -reportprogress|300|F:/Git/Sonar/FPGA/TestBoard1/FIR/simulation/submodules/dspba_library_package.vhd|-work|fir_compiler_ii_0|
!s107 F:/Git/Sonar/FPGA/TestBoard1/FIR/simulation/submodules/dspba_library_package.vhd|
!i113 1
R4
R13
Edspba_sync_reg
R2
R34
R17
R6
R7
R0
R35
R36
l0
L91
VGKY;@4EDn:HH_9fX@6z4a2
!s100 LBWk;n`f_bk?X_QJICA5i3
R10
32
R1
!i10b 1
R3
R37
R38
!i113 1
R4
R13
Async_reg
R34
R17
R6
R7
DEx4 work 14 dspba_sync_reg 0 22 GKY;@4EDn:HH_9fX@6z4a2
l134
L115
Vf0>@GKD<HWL=Q7CF2AfNc3
!s100 EMlEXT<EU621V40LT:5fK3
R10
32
R1
!i10b 1
R3
R37
R38
!i113 1
R4
R13
Efir_fir_compiler_ii_0
R2
R15
R17
R16
R6
R7
R0
Z39 8F:/Git/Sonar/FPGA/TestBoard1/FIR/simulation/submodules/FIR_fir_compiler_ii_0.vhd
Z40 FF:/Git/Sonar/FPGA/TestBoard1/FIR/simulation/submodules/FIR_fir_compiler_ii_0.vhd
l0
L19
VZ2dBR`5?]SQcB4TVmjXmI2
!s100 9GHA1dbN[8hASJBcO55cL1
R10
32
Z41 !s110 1508145355
!i10b 1
Z42 !s108 1508145355.000000
Z43 !s90 -reportprogress|300|F:/Git/Sonar/FPGA/TestBoard1/FIR/simulation/submodules/FIR_fir_compiler_ii_0.vhd|-work|fir_compiler_ii_0|
Z44 !s107 F:/Git/Sonar/FPGA/TestBoard1/FIR/simulation/submodules/FIR_fir_compiler_ii_0.vhd|
!i113 1
R4
R13
Asyn
R15
R17
R16
R6
R7
Z45 DEx4 work 21 fir_fir_compiler_ii_0 0 22 Z2dBR`5?]SQcB4TVmjXmI2
l56
L33
V[nPe9e01kNS[@zOmzUQVA2
!s100 m5R]QP<]kK^4^Ym_E5[jj1
R10
32
R41
!i10b 1
R42
R43
R44
!i113 1
R4
R13
Efir_fir_compiler_ii_0_ast
R2
R15
R16
R17
R6
R7
R0
Z46 8F:/Git/Sonar/FPGA/TestBoard1/FIR/simulation/submodules/FIR_fir_compiler_ii_0_ast.vhd
Z47 FF:/Git/Sonar/FPGA/TestBoard1/FIR/simulation/submodules/FIR_fir_compiler_ii_0_ast.vhd
l0
L9
VB;?AAOR81lli;NQaoj^Gf2
!s100 <D8CzgNn86aC5;@5iT?8E3
R10
32
R41
!i10b 1
R42
Z48 !s90 -reportprogress|300|F:/Git/Sonar/FPGA/TestBoard1/FIR/simulation/submodules/FIR_fir_compiler_ii_0_ast.vhd|-work|fir_compiler_ii_0|
Z49 !s107 F:/Git/Sonar/FPGA/TestBoard1/FIR/simulation/submodules/FIR_fir_compiler_ii_0_ast.vhd|
!i113 1
R4
R13
Astruct
R15
R16
R17
R6
R7
DEx4 work 25 fir_fir_compiler_ii_0_ast 0 22 B;?AAOR81lli;NQaoj^Gf2
l88
L55
V1?o8:=47l[Nh`8?oPJVKW1
!s100 mKhonCJ`^>;fVoS3ZN9jO3
R10
32
R41
!i10b 1
R42
R48
R49
!i113 1
R4
R13
Efir_fir_compiler_ii_0_rtl_core
R2
Z50 DPx3 lpm 14 lpm_components 0 22 KI__]ZC5^Q9zCzFdn3gGS0
R14
R34
Z51 DPx4 ieee 9 math_real 0 22 Sk6CSihbPL<f[^Shm]=KX0
R17
R6
R7
R0
Z52 8F:/Git/Sonar/FPGA/TestBoard1/FIR/simulation/submodules/FIR_fir_compiler_ii_0_rtl_core.vhd
Z53 FF:/Git/Sonar/FPGA/TestBoard1/FIR/simulation/submodules/FIR_fir_compiler_ii_0_rtl_core.vhd
l0
L34
VIEn@kKzYD3R8Bj80WVkzz2
!s100 Vk1US4hIXH2]mP_C`NOci1
R10
32
R41
!i10b 1
R3
Z54 !s90 -reportprogress|300|F:/Git/Sonar/FPGA/TestBoard1/FIR/simulation/submodules/FIR_fir_compiler_ii_0_rtl_core.vhd|-work|fir_compiler_ii_0|
Z55 !s107 F:/Git/Sonar/FPGA/TestBoard1/FIR/simulation/submodules/FIR_fir_compiler_ii_0_rtl_core.vhd|
!i113 1
R4
R13
Anormal
R50
R14
R34
R51
R17
R6
R7
DEx4 work 30 fir_fir_compiler_ii_0_rtl_core 0 22 IEn@kKzYD3R8Bj80WVkzz2
l150
L47
VLi_V?P8`>OHlSAlISB>]23
!s100 ?<DU`k3mW:1QEfalWPa<=2
R10
32
R41
!i10b 1
R3
R54
R55
!i113 1
R4
R13
Efir_fir_compiler_ii_0_tb
R2
R17
R6
R7
R0
Z56 8F:/Git/Sonar/FPGA/TestBoard1/FIR/simulation/submodules/FIR_fir_compiler_ii_0_tb.vhd
Z57 FF:/Git/Sonar/FPGA/TestBoard1/FIR/simulation/submodules/FIR_fir_compiler_ii_0_tb.vhd
l0
L20
V=j943;?dhGb24N5<zhdA<2
!s100 zm7;h:^[7ACRQeie2QGz^0
R10
32
R41
!i10b 1
R42
Z58 !s90 -reportprogress|300|F:/Git/Sonar/FPGA/TestBoard1/FIR/simulation/submodules/FIR_fir_compiler_ii_0_tb.vhd|-work|fir_compiler_ii_0|
Z59 !s107 F:/Git/Sonar/FPGA/TestBoard1/FIR/simulation/submodules/FIR_fir_compiler_ii_0_tb.vhd|
!i113 1
R4
R13
Artl
R15
R16
R45
R17
R6
R7
Z60 DEx4 work 24 fir_fir_compiler_ii_0_tb 0 22 =j943;?dhGb24N5<zhdA<2
l140
L54
Z61 VKP8f:jC?CJ[hFFW3Hc[jg3
Z62 !s100 edI@TZ>i9hYbG;g5oEo4L2
R10
32
R41
!i10b 1
R42
R58
R59
!i113 1
R4
R13
