Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: D:/software/VIVADO/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 84249d45525347558246e7d4134ff288 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_View_behav xil_defaultlib.tb_View xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/ARCHIVE/VIVADO_WORKPLACE/CPU/CPU.srcs/sources_1/new/View.v:23]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/ARCHIVE/VIVADO_WORKPLACE/CPU/CPU.srcs/sources_1/new/FindData.v:33]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/ARCHIVE/VIVADO_WORKPLACE/CPU/CPU.srcs/sources_1/new/FindData.v:36]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/ARCHIVE/VIVADO_WORKPLACE/CPU/CPU.srcs/sources_1/new/FindData.v:39]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 2 for port Freq [D:/ARCHIVE/VIVADO_WORKPLACE/CPU/CPU.srcs/sources_1/new/FindData.v:21]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Divider
Compiling module xil_defaultlib.Button_Signal
Compiling module xil_defaultlib.Mem_Ins
Compiling module xil_defaultlib.Controller
Compiling module xil_defaultlib.Reg_File
Compiling module xil_defaultlib.Alu
Compiling module xil_defaultlib.Mem_Data
Compiling module xil_defaultlib.Datapath
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.Number2Seg
Compiling module xil_defaultlib.FindData
Compiling module xil_defaultlib.View
Compiling module xil_defaultlib.tb_View
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot tb_View_behav
