make sd_card COMMON_IMAGE_VERSAL=/media/logictronix03/ML_WORKSPACE/Abhidan/Platforms/VCK190/xilinx-versal-common-v2023.1/
mkdir -p /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/build/vivado
cd /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/build/vivado; vivado -mode batch -notrace -source /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/run.tcl -tclargs VCK190

****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/run.tcl -notrace
Building example project for VCK190
xhub::refresh_catalog: Time (s): cpu = 00:00:03 ; elapsed = 00:00:22 . Memory (MB): peak = 1950.332 ; gain = 0.035 ; free physical = 7900 ; free virtual = 42014
INFO: [xhubtcl 76-61] The object 'xilinx.com:xilinx_board_store:vck190:2.2' is already installed, to update use xhub::update command.
INFO: [xhubtcl 76-61] The object 'xilinx.com:xilinx_board_store:vck190:3.0' is already installed, to update use xhub::update command.
INFO: [xhubtcl 76-61] The object 'xilinx.com:xilinx_board_store:vck190:3.1' is already installed, to update use xhub::update command.
INFO: [xhubtcl 76-61] The object 'xilinx.com:xilinx_board_store:vck190:3.2' is already installed, to update use xhub::update command.
xhub::refresh_catalog: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1953.266 ; gain = 0.000 ; free physical = 7893 ; free virtual = 42008
INFO: [xhubtcl 76-61] The object 'xilinx.com:Vivado_example_project:MPSoC_ext_platform:1.0' is already installed, to update use xhub::update command.
INFO: [xhubtcl 76-61] The object 'xilinx.com:Vivado_example_project:MPSoC_ext_platform_part:1.0' is already installed, to update use xhub::update command.
INFO: [xhubtcl 76-61] The object 'xilinx.com:Vivado_example_project:ext_platform:1.0' is already installed, to update use xhub::update command.
INFO: [xhubtcl 76-61] The object 'xilinx.com:Vivado_example_project:ext_platform_part:1.0' is already installed, to update use xhub::update command.
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at /media/logictronix03/ML_WORKSPACE/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at /media/logictronix03/ML_WORKSPACE/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at /media/logictronix03/ML_WORKSPACE/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at /media/logictronix03/ML_WORKSPACE/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at /media/logictronix03/ML_WORKSPACE/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at /media/logictronix03/ML_WORKSPACE/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at /media/logictronix03/ML_WORKSPACE/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.3 available at /media/logictronix03/ML_WORKSPACE/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.3/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at /media/logictronix03/ML_WORKSPACE/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.1 available at /media/logictronix03/ML_WORKSPACE/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at /media/logictronix03/ML_WORKSPACE/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.1 available at /media/logictronix03/ML_WORKSPACE/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /media/logictronix03/ML_WORKSPACE/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /media/logictronix03/ML_WORKSPACE/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at /media/logictronix03/ML_WORKSPACE/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /media/logictronix03/ML_WORKSPACE/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at /media/logictronix03/ML_WORKSPACE/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at /media/logictronix03/ML_WORKSPACE/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at /media/logictronix03/ML_WORKSPACE/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at /media/logictronix03/ML_WORKSPACE/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at /media/logictronix03/ML_WORKSPACE/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at /media/logictronix03/ML_WORKSPACE/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at /media/logictronix03/ML_WORKSPACE/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.3 available at /media/logictronix03/ML_WORKSPACE/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.3/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at /media/logictronix03/ML_WORKSPACE/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.1 available at /media/logictronix03/ML_WORKSPACE/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at /media/logictronix03/ML_WORKSPACE/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.1 available at /media/logictronix03/ML_WORKSPACE/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /media/logictronix03/ML_WORKSPACE/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /media/logictronix03/ML_WORKSPACE/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at /media/logictronix03/ML_WORKSPACE/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /media/logictronix03/ML_WORKSPACE/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
Wrote  : </media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/build/vivado/project_1/project_1.srcs/sources_1/bd/ext_platform/ext_platform.bd> 
WARNING: [Vivado 12-4842] No board parts matched 'get_board_parts *vek280_es:part0* -latest_file_version'.
WARNING: [Vivado 12-4842] No board parts matched 'get_board_parts *vek280_es_revb:part0* -latest_file_version'.
WARNING: [Vivado 12-4842] No board parts matched 'get_board_parts *vhk158_es:part0* -latest_file_version'.
WARNING: [Vivado 12-4842] No board parts matched 'get_board_parts *vpk120_es:part0* -latest_file_version'.
WARNING: [Vivado 12-4842] No board parts matched 'get_board_parts *vpk120_es_revb:part0* -latest_file_version'.
WARNING: [Vivado 12-4842] No board parts matched 'get_board_parts *vpk180_es:part0* -latest_file_version'.
WARNING: [Vivado 12-4842] No board parts matched 'get_board_parts *vek280_es:part0* -latest_file_version'.
WARNING: [Vivado 12-4842] No board parts matched 'get_board_parts *vek280_es_revb:part0* -latest_file_version'.
WARNING: [Vivado 12-4842] No board parts matched 'get_board_parts *vhk158_es:part0* -latest_file_version'.
WARNING: [Vivado 12-4842] No board parts matched 'get_board_parts *vpk120_es:part0* -latest_file_version'.
WARNING: [Vivado 12-4842] No board parts matched 'get_board_parts *vpk120_es_revb:part0* -latest_file_version'.
WARNING: [Vivado 12-4842] No board parts matched 'get_board_parts *vpk180_es:part0* -latest_file_version'.
WARNING: [Vivado 12-4842] No board parts matched 'get_board_parts *vek280_es:part0* -latest_file_version'.
WARNING: [Vivado 12-4842] No board parts matched 'get_board_parts *vek280_es_revb:part0* -latest_file_version'.
WARNING: [Vivado 12-4842] No board parts matched 'get_board_parts *vhk158_es:part0* -latest_file_version'.
WARNING: [Vivado 12-4842] No board parts matched 'get_board_parts *vpk120_es:part0* -latest_file_version'.
WARNING: [Vivado 12-4842] No board parts matched 'get_board_parts *vpk120_es_revb:part0* -latest_file_version'.
WARNING: [Vivado 12-4842] No board parts matched 'get_board_parts *vpk180_es:part0* -latest_file_version'.
WARNING: [Vivado 12-4842] No board parts matched 'get_board_parts *vek280_es:part0* -latest_file_version'.
WARNING: [Vivado 12-4842] No board parts matched 'get_board_parts *vek280_es_revb:part0* -latest_file_version'.
WARNING: [Vivado 12-4842] No board parts matched 'get_board_parts *vhk158_es:part0* -latest_file_version'.
WARNING: [Vivado 12-4842] No board parts matched 'get_board_parts *vpk120_es:part0* -latest_file_version'.
WARNING: [Vivado 12-4842] No board parts matched 'get_board_parts *vpk120_es_revb:part0* -latest_file_version'.
WARNING: [Vivado 12-4842] No board parts matched 'get_board_parts *vpk180_es:part0* -latest_file_version'.
WARNING: [Vivado 12-4842] No board parts matched 'get_board_parts *vek280_es:part0* -latest_file_version'.
WARNING: [Vivado 12-4842] No board parts matched 'get_board_parts *vek280_es_revb:part0* -latest_file_version'.
WARNING: [Vivado 12-4842] No board parts matched 'get_board_parts *vhk158_es:part0* -latest_file_version'.
WARNING: [Vivado 12-4842] No board parts matched 'get_board_parts *vpk120_es:part0* -latest_file_version'.
WARNING: [Vivado 12-4842] No board parts matched 'get_board_parts *vpk120_es_revb:part0* -latest_file_version'.
WARNING: [Vivado 12-4842] No board parts matched 'get_board_parts *vpk180_es:part0* -latest_file_version'.
WARNING: [Vivado 12-4842] No board parts matched 'get_board_parts *vek280_es:part0* -latest_file_version'.
WARNING: [Vivado 12-4842] No board parts matched 'get_board_parts *vek280_es_revb:part0* -latest_file_version'.
WARNING: [Vivado 12-4842] No board parts matched 'get_board_parts *vhk158_es:part0* -latest_file_version'.
WARNING: [Vivado 12-4842] No board parts matched 'get_board_parts *vpk120_es:part0* -latest_file_version'.
WARNING: [Vivado 12-4842] No board parts matched 'get_board_parts *vpk120_es_revb:part0* -latest_file_version'.
WARNING: [Vivado 12-4842] No board parts matched 'get_board_parts *vpk180_es:part0* -latest_file_version'.
WARNING: [Vivado 12-4842] No board parts matched 'get_board_parts *vek280_es:part0* -latest_file_version'.
WARNING: [Vivado 12-4842] No board parts matched 'get_board_parts *vek280_es_revb:part0* -latest_file_version'.
WARNING: [Vivado 12-4842] No board parts matched 'get_board_parts *vhk158_es:part0* -latest_file_version'.
WARNING: [Vivado 12-4842] No board parts matched 'get_board_parts *vpk120_es:part0* -latest_file_version'.
WARNING: [Vivado 12-4842] No board parts matched 'get_board_parts *vpk120_es_revb:part0* -latest_file_version'.
WARNING: [Vivado 12-4842] No board parts matched 'get_board_parts *vpk180_es:part0* -latest_file_version'.
WARNING: [Vivado 12-4842] No board parts matched 'get_board_parts *vek280_es:part0* -latest_file_version'.
WARNING: [Vivado 12-4842] No board parts matched 'get_board_parts *vek280_es_revb:part0* -latest_file_version'.
WARNING: [Vivado 12-4842] No board parts matched 'get_board_parts *vhk158_es:part0* -latest_file_version'.
WARNING: [Vivado 12-4842] No board parts matched 'get_board_parts *vpk120_es:part0* -latest_file_version'.
WARNING: [Vivado 12-4842] No board parts matched 'get_board_parts *vpk120_es_revb:part0* -latest_file_version'.
WARNING: [Vivado 12-4842] No board parts matched 'get_board_parts *vpk180_es:part0* -latest_file_version'.
WARNING: [Vivado 12-4842] No board parts matched 'get_board_parts *vek280_es:part0* -latest_file_version'.
WARNING: [Vivado 12-4842] No board parts matched 'get_board_parts *vek280_es_revb:part0* -latest_file_version'.
WARNING: [Vivado 12-4842] No board parts matched 'get_board_parts *vhk158_es:part0* -latest_file_version'.
WARNING: [Vivado 12-4842] No board parts matched 'get_board_parts *vpk120_es:part0* -latest_file_version'.
WARNING: [Vivado 12-4842] No board parts matched 'get_board_parts *vpk120_es_revb:part0* -latest_file_version'.
WARNING: [Vivado 12-4842] No board parts matched 'get_board_parts *vpk180_es:part0* -latest_file_version'.
WARNING: [Vivado 12-4842] No board parts matched 'get_board_parts *vek280_es:part0* -latest_file_version'.
WARNING: [Vivado 12-4842] No board parts matched 'get_board_parts *vek280_es_revb:part0* -latest_file_version'.
WARNING: [Vivado 12-4842] No board parts matched 'get_board_parts *vhk158_es:part0* -latest_file_version'.
WARNING: [Vivado 12-4842] No board parts matched 'get_board_parts *vpk120_es:part0* -latest_file_version'.
WARNING: [Vivado 12-4842] No board parts matched 'get_board_parts *vpk120_es_revb:part0* -latest_file_version'.
WARNING: [Vivado 12-4842] No board parts matched 'get_board_parts *vpk180_es:part0* -latest_file_version'.
WARNING: [Vivado 12-4842] No board parts matched 'get_board_parts *vek280_es:part0* -latest_file_version'.
WARNING: [Vivado 12-4842] No board parts matched 'get_board_parts *vek280_es_revb:part0* -latest_file_version'.
WARNING: [Vivado 12-4842] No board parts matched 'get_board_parts *vhk158_es:part0* -latest_file_version'.
WARNING: [Vivado 12-4842] No board parts matched 'get_board_parts *vpk120_es:part0* -latest_file_version'.
WARNING: [Vivado 12-4842] No board parts matched 'get_board_parts *vpk120_es_revb:part0* -latest_file_version'.
WARNING: [Vivado 12-4842] No board parts matched 'get_board_parts *vpk180_es:part0* -latest_file_version'.
WARNING: [Vivado 12-4842] No board parts matched 'get_board_parts *vek280_es:part0* -latest_file_version'.
WARNING: [Vivado 12-4842] No board parts matched 'get_board_parts *vek280_es_revb:part0* -latest_file_version'.
WARNING: [Vivado 12-4842] No board parts matched 'get_board_parts *vhk158_es:part0* -latest_file_version'.
WARNING: [Vivado 12-4842] No board parts matched 'get_board_parts *vpk120_es:part0* -latest_file_version'.
WARNING: [Vivado 12-4842] No board parts matched 'get_board_parts *vpk120_es_revb:part0* -latest_file_version'.
WARNING: [Vivado 12-4842] No board parts matched 'get_board_parts *vpk180_es:part0* -latest_file_version'.
WARNING: [Vivado 12-4842] No board parts matched 'get_board_parts *vek280_es:part0* -latest_file_version'.
WARNING: [Vivado 12-4842] No board parts matched 'get_board_parts *vek280_es_revb:part0* -latest_file_version'.
WARNING: [Vivado 12-4842] No board parts matched 'get_board_parts *vhk158_es:part0* -latest_file_version'.
WARNING: [Vivado 12-4842] No board parts matched 'get_board_parts *vpk120_es:part0* -latest_file_version'.
WARNING: [Vivado 12-4842] No board parts matched 'get_board_parts *vpk120_es_revb:part0* -latest_file_version'.
WARNING: [Vivado 12-4842] No board parts matched 'get_board_parts *vpk180_es:part0* -latest_file_version'.
WARNING: [Vivado 12-4842] No board parts matched 'get_board_parts *vek280_es:part0* -latest_file_version'.
WARNING: [Vivado 12-4842] No board parts matched 'get_board_parts *vek280_es_revb:part0* -latest_file_version'.
WARNING: [Vivado 12-4842] No board parts matched 'get_board_parts *vhk158_es:part0* -latest_file_version'.
WARNING: [Vivado 12-4842] No board parts matched 'get_board_parts *vpk120_es:part0* -latest_file_version'.
WARNING: [Vivado 12-4842] No board parts matched 'get_board_parts *vpk120_es_revb:part0* -latest_file_version'.
WARNING: [Vivado 12-4842] No board parts matched 'get_board_parts *vpk180_es:part0* -latest_file_version'.
INFO: selected use_aie:: true
create_root_design
INFO: vck190 is selected
INFO: xilinx.com:vck190:part0:3.2 is selected
INFO: xcvc1902-vsva2197-2MP-e-S is selected
INFO: selected Interrupts:: 15
INFO: selected design_name:: ext_platform
INFO: selected Include_LPDDR:: 1
INFO: selected Clock_Options::  clk_out1 200.000 0 true 
INFO: selected Include_AIE:: true
INFO: Using enhanced Versal extensible platform CED
INFO: Available memory types for vck190 board are :
	 -> Default memory type : noc_ddr4
	 -> Additional memory type : noc_lpddr4
INFO: [Device 21-403] Loading part xcvc1902-vsva2197-2MP-e-S
create_bd_cell: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 3216.969 ; gain = 1007.242 ; free physical = 6712 ; free virtual = 40813
INFO: [BoardInterface 100-3] current_bd_design ext_platform
INFO: [BoardInterface 100-119] set_property CONFIG.PS_BOARD_INTERFACE ps_pmc_fixed_io [get_bd_cells -quiet /CIPS_0]
INFO: [BoardInterface 100-3] current_bd_design ext_platform
INFO: [BoardInterface 100-12] set_property CONFIG.CH0_DDR4_0_BOARD_INTERFACE ddr4_dimm1 [get_bd_cells -quiet /noc_ddr4]
INFO: [BoardInterface 100-108] create_bd_intf_port -mode Master -vlnv xilinx.com:interface:ddr4_rtl:1.0 ddr4_dimm1
INFO: [BoardInterface 100-109] connect_bd_intf_net /ddr4_dimm1 /noc_ddr4/CH0_DDR4_0
INFO: [BoardInterface 100-3] current_bd_design ext_platform
INFO: [BoardInterface 100-12] set_property CONFIG.sys_clk0_BOARD_INTERFACE ddr4_dimm1_sma_clk [get_bd_cells -quiet /noc_ddr4]
INFO: [BoardInterface 100-108] create_bd_intf_port -mode Slave -vlnv xilinx.com:interface:diff_clock_rtl:1.0 ddr4_dimm1_sma_clk
INFO: [BoardInterface 100-104] set_property CONFIG.FREQ_HZ 200000000 /ddr4_dimm1_sma_clk
INFO: [BoardInterface 100-109] connect_bd_intf_net /ddr4_dimm1_sma_clk /noc_ddr4/sys_clk0
INFO: [BoardInterface 100-112] set_property CONFIG.FREQ_HZ 200000000 /ddr4_dimm1_sma_clk
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: lpddr4 selected
INFO: [BoardInterface 100-3] current_bd_design ext_platform
INFO: [BoardInterface 100-12] set_property CONFIG.CH0_LPDDR4_0_BOARD_INTERFACE ch0_lpddr4_c0 [get_bd_cells -quiet /noc_lpddr4]
INFO: [BoardInterface 100-108] create_bd_intf_port -mode Master -vlnv xilinx.com:interface:lpddr4_rtl:1.0 ch0_lpddr4_c0
INFO: [BoardInterface 100-109] connect_bd_intf_net /ch0_lpddr4_c0 /noc_lpddr4/CH0_LPDDR4_0
INFO: [BoardInterface 100-3] current_bd_design ext_platform
INFO: [BoardInterface 100-12] set_property CONFIG.CH1_LPDDR4_0_BOARD_INTERFACE ch1_lpddr4_c0 [get_bd_cells -quiet /noc_lpddr4]
INFO: [BoardInterface 100-108] create_bd_intf_port -mode Master -vlnv xilinx.com:interface:lpddr4_rtl:1.0 ch1_lpddr4_c0
INFO: [BoardInterface 100-109] connect_bd_intf_net /ch1_lpddr4_c0 /noc_lpddr4/CH1_LPDDR4_0
INFO: [BoardInterface 100-3] current_bd_design ext_platform
INFO: [BoardInterface 100-12] set_property CONFIG.sys_clk0_BOARD_INTERFACE lpddr4_sma_clk1 [get_bd_cells -quiet /noc_lpddr4]
INFO: [BoardInterface 100-108] create_bd_intf_port -mode Slave -vlnv xilinx.com:interface:diff_clock_rtl:1.0 lpddr4_sma_clk1
INFO: [BoardInterface 100-104] set_property CONFIG.FREQ_HZ 200321000 /lpddr4_sma_clk1
INFO: [BoardInterface 100-109] connect_bd_intf_net /lpddr4_sma_clk1 /noc_lpddr4/sys_clk0
INFO: [BoardInterface 100-112] set_property CONFIG.FREQ_HZ 200321000 /lpddr4_sma_clk1
INFO: [BoardInterface 100-3] current_bd_design ext_platform
INFO: [BoardInterface 100-12] set_property CONFIG.CH0_LPDDR4_1_BOARD_INTERFACE ch0_lpddr4_c1 [get_bd_cells -quiet /noc_lpddr4]
INFO: [BoardInterface 100-108] create_bd_intf_port -mode Master -vlnv xilinx.com:interface:lpddr4_rtl:1.0 ch0_lpddr4_c1
INFO: [BoardInterface 100-109] connect_bd_intf_net /ch0_lpddr4_c1 /noc_lpddr4/CH0_LPDDR4_1
INFO: [BoardInterface 100-3] current_bd_design ext_platform
INFO: [BoardInterface 100-12] set_property CONFIG.CH1_LPDDR4_1_BOARD_INTERFACE ch1_lpddr4_c1 [get_bd_cells -quiet /noc_lpddr4]
INFO: [BoardInterface 100-108] create_bd_intf_port -mode Master -vlnv xilinx.com:interface:lpddr4_rtl:1.0 ch1_lpddr4_c1
INFO: [BoardInterface 100-109] connect_bd_intf_net /ch1_lpddr4_c1 /noc_lpddr4/CH1_LPDDR4_1
INFO: [BoardInterface 100-3] current_bd_design ext_platform
INFO: [BoardInterface 100-12] set_property CONFIG.sys_clk1_BOARD_INTERFACE lpddr4_sma_clk2 [get_bd_cells -quiet /noc_lpddr4]
INFO: [BoardInterface 100-108] create_bd_intf_port -mode Slave -vlnv xilinx.com:interface:diff_clock_rtl:1.0 lpddr4_sma_clk2
INFO: [BoardInterface 100-104] set_property CONFIG.FREQ_HZ 200321000 /lpddr4_sma_clk2
INFO: [BoardInterface 100-109] connect_bd_intf_net /lpddr4_sma_clk2 /noc_lpddr4/sys_clk1
INFO: [BoardInterface 100-112] set_property CONFIG.FREQ_HZ 200321000 /lpddr4_sma_clk2
Slave segment '/ai_engine_0/S00_AXI/AIE_ARRAY_0' is being assigned into address space '/CIPS_0/FPD_CCI_NOC_0' at <0x200_0000_0000 [ 4G ]>.
Slave segment '/ai_engine_0/S00_AXI/AIE_ARRAY_0' is being assigned into address space '/CIPS_0/FPD_CCI_NOC_1' at <0x200_0000_0000 [ 4G ]>.
Slave segment '/ai_engine_0/S00_AXI/AIE_ARRAY_0' is being assigned into address space '/CIPS_0/FPD_CCI_NOC_2' at <0x200_0000_0000 [ 4G ]>.
Slave segment '/ai_engine_0/S00_AXI/AIE_ARRAY_0' is being assigned into address space '/CIPS_0/FPD_CCI_NOC_3' at <0x200_0000_0000 [ 4G ]>.
Slave segment '/ai_engine_0/S00_AXI/AIE_ARRAY_0' is being assigned into address space '/CIPS_0/PMC_NOC_AXI_0' at <0x200_0000_0000 [ 4G ]>.
Slave segment '/noc_ddr4/S00_INI/C0_DDR_LOW0' is being assigned into address space '/CIPS_0/FPD_AXI_NOC_0' at <0x0000_0000 [ 2G ]>.
Slave segment '/noc_ddr4/S00_INI/C0_DDR_LOW0' is being assigned into address space '/CIPS_0/FPD_AXI_NOC_1' at <0x0000_0000 [ 2G ]>.
Slave segment '/noc_ddr4/S00_INI/C0_DDR_LOW0' is being assigned into address space '/CIPS_0/FPD_CCI_NOC_0' at <0x0000_0000 [ 2G ]>.
Slave segment '/noc_ddr4/S00_INI/C0_DDR_LOW0' is being assigned into address space '/CIPS_0/FPD_CCI_NOC_1' at <0x0000_0000 [ 2G ]>.
Slave segment '/noc_ddr4/S00_INI/C0_DDR_LOW0' is being assigned into address space '/CIPS_0/FPD_CCI_NOC_2' at <0x0000_0000 [ 2G ]>.
Slave segment '/noc_ddr4/S00_INI/C0_DDR_LOW0' is being assigned into address space '/CIPS_0/FPD_CCI_NOC_3' at <0x0000_0000 [ 2G ]>.
Slave segment '/noc_ddr4/S00_INI/C0_DDR_LOW0' is being assigned into address space '/CIPS_0/LPD_AXI_NOC_0' at <0x0000_0000 [ 2G ]>.
Slave segment '/noc_ddr4/S00_INI/C0_DDR_LOW0' is being assigned into address space '/CIPS_0/PMC_NOC_AXI_0' at <0x0000_0000 [ 2G ]>.
Slave segment '/noc_ddr4/S00_INI/C0_DDR_LOW1' is being assigned into address space '/CIPS_0/FPD_AXI_NOC_0' at <0x8_0000_0000 [ 6G ]>.
Slave segment '/noc_ddr4/S00_INI/C0_DDR_LOW1' is being assigned into address space '/CIPS_0/FPD_AXI_NOC_1' at <0x8_0000_0000 [ 6G ]>.
Slave segment '/noc_ddr4/S00_INI/C0_DDR_LOW1' is being assigned into address space '/CIPS_0/FPD_CCI_NOC_0' at <0x8_0000_0000 [ 6G ]>.
Slave segment '/noc_ddr4/S00_INI/C0_DDR_LOW1' is being assigned into address space '/CIPS_0/FPD_CCI_NOC_1' at <0x8_0000_0000 [ 6G ]>.
Slave segment '/noc_ddr4/S00_INI/C0_DDR_LOW1' is being assigned into address space '/CIPS_0/FPD_CCI_NOC_2' at <0x8_0000_0000 [ 6G ]>.
Slave segment '/noc_ddr4/S00_INI/C0_DDR_LOW1' is being assigned into address space '/CIPS_0/FPD_CCI_NOC_3' at <0x8_0000_0000 [ 6G ]>.
Slave segment '/noc_ddr4/S00_INI/C0_DDR_LOW1' is being assigned into address space '/CIPS_0/LPD_AXI_NOC_0' at <0x8_0000_0000 [ 6G ]>.
Slave segment '/noc_ddr4/S00_INI/C0_DDR_LOW1' is being assigned into address space '/CIPS_0/PMC_NOC_AXI_0' at <0x8_0000_0000 [ 6G ]>.
Slave segment '/noc_lpddr4/S00_INI/C0_DDR_CH1x2' is being assigned into address space '/CIPS_0/FPD_AXI_NOC_0' at <0x500_0000_0000 [ 8G ]>.
Slave segment '/noc_lpddr4/S00_INI/C0_DDR_CH1x2' is being assigned into address space '/CIPS_0/FPD_AXI_NOC_1' at <0x500_0000_0000 [ 8G ]>.
Slave segment '/noc_lpddr4/S00_INI/C0_DDR_CH1x2' is being assigned into address space '/CIPS_0/FPD_CCI_NOC_0' at <0x500_0000_0000 [ 8G ]>.
Slave segment '/noc_lpddr4/S00_INI/C0_DDR_CH1x2' is being assigned into address space '/CIPS_0/FPD_CCI_NOC_1' at <0x500_0000_0000 [ 8G ]>.
Slave segment '/noc_lpddr4/S00_INI/C0_DDR_CH1x2' is being assigned into address space '/CIPS_0/FPD_CCI_NOC_2' at <0x500_0000_0000 [ 8G ]>.
Slave segment '/noc_lpddr4/S00_INI/C0_DDR_CH1x2' is being assigned into address space '/CIPS_0/FPD_CCI_NOC_3' at <0x500_0000_0000 [ 8G ]>.
Slave segment '/noc_lpddr4/S00_INI/C0_DDR_CH1x2' is being assigned into address space '/CIPS_0/LPD_AXI_NOC_0' at <0x500_0000_0000 [ 8G ]>.
Slave segment '/noc_lpddr4/S00_INI/C0_DDR_CH1x2' is being assigned into address space '/CIPS_0/PMC_NOC_AXI_0' at <0x500_0000_0000 [ 8G ]>.
Slave segment '/axi_intc_0/S_AXI/Reg' is being assigned into address space '/CIPS_0/M_AXI_FPD' at <0xA400_0000 [ 64K ]>.
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs to_delete_kernel/S_AXI/Reg'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs to_delete_kernel_ctrl_0/S_AXI/Reg'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs to_delete_kernel_ctrl_1/S_AXI/Reg'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs to_delete_kernel_ctrl_2/S_AXI/Reg'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs to_delete_kernel_ctrl_3/S_AXI/Reg'
INFO: Block design generation completed, yet to set PFM properties
INFO: Creating extensible_platform for vck190
INFO: lpddr4 selected
INFO: Platform creation completed!
Wrote  : </media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/build/vivado/project_1/project_1.srcs/sources_1/bd/ext_platform/ext_platform.bd> 
Wrote  : </media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/build/vivado/project_1/project_1.srcs/sources_1/bd/ext_platform/ui/bd_c0985cd1.ui> 
Generating placement and routing for NoC components
NoC TrafficSpec | Checksum: 4924ac9e
NoC Constraints | Checksum: f7fcfe05
NoC Incremental Solution | Checksum: 8cee98bf
INFO: [Ipconfig 75-92] Running NOC Placement
INFO: [Ipconfig 75-122] Detailed placement phase
INFO: [Ipconfig 75-133] Running NOC Routing
NoC Compiler Finished Successfully
NoC Solution | Checksum: 1968ee5e
INFO: [Ipconfig 75-108] Writing file /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/build/vivado/project_1/project_1.gen/sources_1/common/nsln/NOC_Power.xpe.
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_S_AXI_ID_WIDTH(16) on '/noc_ai_mm_0' with propagated value(2). Command ignored
INFO: [BD 5-943] Reserving offset range <0xA400_0000 [ 64K ]> from slave interface '/icn_ctrl/S00_AXI' to master interface '/icn_ctrl/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [xilinx.com:ip:smartconnect:1.0-1] ext_platform_icn_ctrl_0: SmartConnect ext_platform_icn_ctrl_0 is in Low-Area Mode.
WARNING: [xilinx.com:ip:smartconnect:1.0-1] ext_platform_icn_ctrl_0: IP ext_platform_icn_ctrl_0 is configured in Low-area mode as all propagated traffic is low-bandwidth (AXI4LITE). SI S00_AXI has property HAS_BURST == 1. WRAP bursts are not supported in Low-area mode and will result in DECERR if received.
WARNING: [xilinx.com:ip:smartconnect:1.0-1] ext_platform_icn_ctrl_0: If WRAP transactions are required then turn off Low-area mode using ADVANCED_PROPERTIES. Execute following: set_property CONFIG.ADVANCED_PROPERTIES {__experimental_features__ {disable_low_area_mode 1}} [get_bd_cells /ext_platform_icn_ctrl_0]
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [PFM-62] PFM.AXI_PORT for icn_ctrl/M01_AXI does not have an sptag specified, so is being assigned an auto generated name of GP
INFO: [PFM-62] PFM.AXI_PORT for icn_ctrl/M02_AXI does not have an sptag specified, so is being assigned an auto generated name of GP
INFO: [PFM-62] PFM.AXI_PORT for icn_ctrl/M03_AXI does not have an sptag specified, so is being assigned an auto generated name of GP
INFO: [PFM-62] PFM.AXI_PORT for icn_ctrl/M04_AXI does not have an sptag specified, so is being assigned an auto generated name of GP
INFO: [PFM-62] PFM.AXI_PORT for icn_ctrl/M05_AXI does not have an sptag specified, so is being assigned an auto generated name of GP
INFO: [PFM-62] PFM.AXI_PORT for icn_ctrl/M06_AXI does not have an sptag specified, so is being assigned an auto generated name of GP
INFO: [PFM-62] PFM.AXI_PORT for icn_ctrl/M07_AXI does not have an sptag specified, so is being assigned an auto generated name of GP
INFO: [PFM-62] PFM.AXI_PORT for icn_ctrl/M08_AXI does not have an sptag specified, so is being assigned an auto generated name of GP
INFO: [PFM-62] PFM.AXI_PORT for icn_ctrl/M09_AXI does not have an sptag specified, so is being assigned an auto generated name of GP
INFO: [PFM-62] PFM.AXI_PORT for icn_ctrl/M10_AXI does not have an sptag specified, so is being assigned an auto generated name of GP
INFO: [PFM-62] PFM.AXI_PORT for icn_ctrl/M11_AXI does not have an sptag specified, so is being assigned an auto generated name of GP
INFO: [PFM-62] PFM.AXI_PORT for icn_ctrl/M12_AXI does not have an sptag specified, so is being assigned an auto generated name of GP
INFO: [PFM-62] PFM.AXI_PORT for icn_ctrl/M13_AXI does not have an sptag specified, so is being assigned an auto generated name of GP
INFO: [PFM-62] PFM.AXI_PORT for icn_ctrl/M14_AXI does not have an sptag specified, so is being assigned an auto generated name of GP
INFO: [PFM-62] PFM.AXI_PORT for icn_ctrl/M15_AXI does not have an sptag specified, so is being assigned an auto generated name of GP
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /cips_noc/S00_AXI(17) and /CIPS_0/FPD_CCI_NOC_0(0)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /cips_noc/S01_AXI(17) and /CIPS_0/FPD_CCI_NOC_1(0)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /cips_noc/S02_AXI(17) and /CIPS_0/FPD_CCI_NOC_2(0)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /cips_noc/S03_AXI(17) and /CIPS_0/FPD_CCI_NOC_3(0)
WARNING: [BD 41-237] Bus Interface property WUSER_WIDTH does not match between /cips_noc/S04_AXI(17) and /CIPS_0/FPD_AXI_NOC_0(0)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /cips_noc/S04_AXI(17) and /CIPS_0/FPD_AXI_NOC_0(0)
WARNING: [BD 41-237] Bus Interface property WUSER_WIDTH does not match between /cips_noc/S05_AXI(17) and /CIPS_0/FPD_AXI_NOC_1(0)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /cips_noc/S05_AXI(17) and /CIPS_0/FPD_AXI_NOC_1(0)
WARNING: [BD 41-237] Bus Interface property WUSER_WIDTH does not match between /cips_noc/S06_AXI(17) and /CIPS_0/LPD_AXI_NOC_0(0)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /cips_noc/S06_AXI(17) and /CIPS_0/LPD_AXI_NOC_0(0)
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/axi_intc_0/intr

validate_bd_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 3751.488 ; gain = 235.145 ; free physical = 6187 ; free virtual = 40290
INFO: End of create_root_design
instantiate_example_design: Time (s): cpu = 00:00:51 ; elapsed = 00:00:52 . Memory (MB): peak = 3879.551 ; gain = 1669.824 ; free physical = 6121 ; free virtual = 40242
INFO: [BD 41-1662] The design 'ext_platform.bd' is already validated. Therefore parameter propagation will not be re-run.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/axi_intc_0/intr

WARNING: [BD 41-2384] Width mismatch when connecting pin: '/cips_noc/M00_AXI_rid'(2) to pin: '/ai_engine_0/S00_AXI_rid'(16) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/cips_noc/M00_AXI_bid'(2) to pin: '/ai_engine_0/S00_AXI_bid'(16) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/ai_engine_0/S00_AXI_awid'(16) to pin: '/cips_noc/M00_AXI_awid'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/ai_engine_0/S00_AXI_arid'(16) to pin: '/cips_noc/M00_AXI_arid'(2) - Only lower order bits will be connected.
Verilog Output written to : /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/build/vivado/project_1/project_1.gen/sources_1/bd/ext_platform/synth/ext_platform.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/cips_noc/M00_AXI_rid'(2) to pin: '/ai_engine_0/S00_AXI_rid'(16) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/cips_noc/M00_AXI_bid'(2) to pin: '/ai_engine_0/S00_AXI_bid'(16) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/ai_engine_0/S00_AXI_awid'(16) to pin: '/cips_noc/M00_AXI_awid'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/ai_engine_0/S00_AXI_arid'(16) to pin: '/cips_noc/M00_AXI_arid'(2) - Only lower order bits will be connected.
Verilog Output written to : /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/build/vivado/project_1/project_1.gen/sources_1/bd/ext_platform/sim/ext_platform.v
Verilog Output written to : /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/build/vivado/project_1/project_1.gen/sources_1/bd/ext_platform/hdl/ext_platform_wrapper.v
INFO: [xilinx.com:ip:pspmc:1.3-2] bd_a86f_pspmc_0_0: XDC Generation
INFO: [xilinx.com:ip:pspmc:1.3-2] bd_a86f_pspmc_0_0: Time taken by generate_ps_data 1001 ms
INFO: [xilinx.com:ip:pspmc:1.3-2] bd_a86f_pspmc_0_0: Time taken by XDC_generate is 1002 ms
INFO: [xilinx.com:ip:pspmc:1.3-2] bd_a86f_pspmc_0_0: REG Generation
INFO: [xilinx.com:ip:pspmc:1.3-2] bd_a86f_pspmc_0_0: Time taken by generate_ps_data 541 ms
INFO: [xilinx.com:ip:pspmc:1.3-2] bd_a86f_pspmc_0_0: Time taken by reg_generate is 541 ms
Exporting to file /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/build/vivado/project_1/project_1.gen/sources_1/bd/ext_platform/ip/ext_platform_CIPS_0_0/bd_0/hw_handoff/ext_platform_CIPS_0_0.hwh
Generated Hardware Definition File /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/build/vivado/project_1/project_1.gen/sources_1/bd/ext_platform/ip/ext_platform_CIPS_0_0/bd_0/synth/ext_platform_CIPS_0_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block CIPS_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_intc_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wizard_0 .
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S00_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S01_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S02_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S03_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S04_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S05_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S06_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S07_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M00_AXI'. A default connection has been created.
INFO: [xilinx.com:ip:noc_nmu:1.0-1] bd_07f8_S07_AXI_nmu_0: device = xcvc1902
INFO: [xilinx.com:ip:noc_nmu:1.0-1] bd_07f8_S07_AXI_nmu_0: device = xcvc1902
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'SAXI4'. A default connection has been created.
INFO: [xilinx.com:ip:noc_nmu:1.0-1] bd_07f8_S06_AXI_rpu_0: device = xcvc1902
INFO: [xilinx.com:ip:noc_nmu:1.0-1] bd_07f8_S06_AXI_rpu_0: device = xcvc1902
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'SAXI4'. A default connection has been created.
INFO: [xilinx.com:ip:noc_nmu:1.0-1] bd_07f8_S01_AXI_nmu_0: device = xcvc1902
INFO: [xilinx.com:ip:noc_nmu:1.0-1] bd_07f8_S01_AXI_nmu_0: device = xcvc1902
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'SAXI4'. A default connection has been created.
INFO: [xilinx.com:ip:noc_nmu:1.0-1] bd_07f8_S03_AXI_nmu_0: device = xcvc1902
INFO: [xilinx.com:ip:noc_nmu:1.0-1] bd_07f8_S03_AXI_nmu_0: device = xcvc1902
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'SAXI4'. A default connection has been created.
INFO: [xilinx.com:ip:noc_nmu:1.0-1] bd_07f8_S05_AXI_nmu_0: device = xcvc1902
INFO: [xilinx.com:ip:noc_nmu:1.0-1] bd_07f8_S05_AXI_nmu_0: device = xcvc1902
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'SAXI4'. A default connection has been created.
INFO: [xilinx.com:ip:noc_nmu:1.0-1] bd_07f8_S00_AXI_nmu_0: device = xcvc1902
INFO: [xilinx.com:ip:noc_nmu:1.0-1] bd_07f8_S00_AXI_nmu_0: device = xcvc1902
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'SAXI4'. A default connection has been created.
INFO: [xilinx.com:ip:noc_nmu:1.0-1] bd_07f8_S02_AXI_nmu_0: device = xcvc1902
INFO: [xilinx.com:ip:noc_nmu:1.0-1] bd_07f8_S02_AXI_nmu_0: device = xcvc1902
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'SAXI4'. A default connection has been created.
INFO: [xilinx.com:ip:noc_nmu:1.0-1] bd_07f8_S04_AXI_nmu_0: device = xcvc1902
INFO: [xilinx.com:ip:noc_nmu:1.0-1] bd_07f8_S04_AXI_nmu_0: device = xcvc1902
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'SAXI4'. A default connection has been created.
INFO: [xilinx.com:ip:noc_nsu:1.0-1] bd_07f8_M00_AXI_nsu_0: device = xcvc1902
INFO: [xilinx.com:ip:noc_nsu:1.0-1] bd_07f8_M00_AXI_nsu_0: device = xcvc1902
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'MAXI4'. A default connection has been created.
Exporting to file /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/build/vivado/project_1/project_1.gen/sources_1/bd/ext_platform/ip/ext_platform_cips_noc_0/bd_0/hw_handoff/ext_platform_cips_noc_0.hwh
Generated Hardware Definition File /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/build/vivado/project_1/project_1.gen/sources_1/bd/ext_platform/ip/ext_platform_cips_noc_0/bd_0/synth/ext_platform_cips_noc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block cips_noc .
Calling reg_generate
Exporting to file /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/build/vivado/project_1/project_1.gen/sources_1/bd/ext_platform/ip/ext_platform_noc_ddr4_0/bd_0/hw_handoff/ext_platform_noc_ddr4_0.hwh
Generated Hardware Definition File /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/build/vivado/project_1/project_1.gen/sources_1/bd/ext_platform/ip/ext_platform_noc_ddr4_0/bd_0/synth/ext_platform_noc_ddr4_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block noc_ddr4 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
Exporting to file /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/build/vivado/project_1/project_1.gen/sources_1/bd/ext_platform/ip/ext_platform_icn_ctrl_0/bd_0/hw_handoff/ext_platform_icn_ctrl_0.hwh
Generated Hardware Definition File /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/build/vivado/project_1/project_1.gen/sources_1/bd/ext_platform/ip/ext_platform_icn_ctrl_0/bd_0/synth/ext_platform_icn_ctrl_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block icn_ctrl .
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S00_AXI'. A default connection has been created.
Calling reg_generate
Exporting to file /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/build/vivado/project_1/project_1.gen/sources_1/bd/ext_platform/ip/ext_platform_ai_engine_0_0/bd_0/hw_handoff/ext_platform_ai_engine_0_0.hwh
Generated Hardware Definition File /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/build/vivado/project_1/project_1.gen/sources_1/bd/ext_platform/ip/ext_platform_ai_engine_0_0/bd_0/synth/ext_platform_ai_engine_0_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block ai_engine_0 .
Calling reg_generate
Calling reg_generate
Exporting to file /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/build/vivado/project_1/project_1.gen/sources_1/bd/ext_platform/ip/ext_platform_noc_lpddr4_0/bd_0/hw_handoff/ext_platform_noc_lpddr4_0.hwh
Generated Hardware Definition File /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/build/vivado/project_1/project_1.gen/sources_1/bd/ext_platform/ip/ext_platform_noc_lpddr4_0/bd_0/synth/ext_platform_noc_lpddr4_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block noc_lpddr4 .
Exporting to file /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/build/vivado/project_1/project_1.gen/sources_1/bd/ext_platform/hw_handoff/ext_platform.hwh
Generated Hardware Definition File /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/build/vivado/project_1/project_1.gen/sources_1/bd/ext_platform/synth/ext_platform.hwdef
generate_target: Time (s): cpu = 00:00:47 ; elapsed = 00:00:53 . Memory (MB): peak = 3913.094 ; gain = 33.543 ; free physical = 5732 ; free virtual = 40018
INFO: [Project 1-1918] Creating Hardware Platform: /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/build/vivado/vck190_custom.xsa ...
INFO: [Project 1-1906] Skipping semantic label enumeration.
INFO: [PFM-62] PFM.AXI_PORT for icn_ctrl/M01_AXI does not have an sptag specified, so is being assigned an auto generated name of GP
INFO: [PFM-62] PFM.AXI_PORT for icn_ctrl/M02_AXI does not have an sptag specified, so is being assigned an auto generated name of GP
INFO: [PFM-62] PFM.AXI_PORT for icn_ctrl/M03_AXI does not have an sptag specified, so is being assigned an auto generated name of GP
INFO: [PFM-62] PFM.AXI_PORT for icn_ctrl/M04_AXI does not have an sptag specified, so is being assigned an auto generated name of GP
INFO: [PFM-62] PFM.AXI_PORT for icn_ctrl/M05_AXI does not have an sptag specified, so is being assigned an auto generated name of GP
INFO: [PFM-62] PFM.AXI_PORT for icn_ctrl/M06_AXI does not have an sptag specified, so is being assigned an auto generated name of GP
INFO: [PFM-62] PFM.AXI_PORT for icn_ctrl/M07_AXI does not have an sptag specified, so is being assigned an auto generated name of GP
INFO: [PFM-62] PFM.AXI_PORT for icn_ctrl/M08_AXI does not have an sptag specified, so is being assigned an auto generated name of GP
INFO: [PFM-62] PFM.AXI_PORT for icn_ctrl/M09_AXI does not have an sptag specified, so is being assigned an auto generated name of GP
INFO: [PFM-62] PFM.AXI_PORT for icn_ctrl/M10_AXI does not have an sptag specified, so is being assigned an auto generated name of GP
INFO: [PFM-62] PFM.AXI_PORT for icn_ctrl/M11_AXI does not have an sptag specified, so is being assigned an auto generated name of GP
INFO: [PFM-62] PFM.AXI_PORT for icn_ctrl/M12_AXI does not have an sptag specified, so is being assigned an auto generated name of GP
INFO: [PFM-62] PFM.AXI_PORT for icn_ctrl/M13_AXI does not have an sptag specified, so is being assigned an auto generated name of GP
INFO: [PFM-62] PFM.AXI_PORT for icn_ctrl/M14_AXI does not have an sptag specified, so is being assigned an auto generated name of GP
INFO: [PFM-62] PFM.AXI_PORT for icn_ctrl/M15_AXI does not have an sptag specified, so is being assigned an auto generated name of GP
INFO: [Project 1-1042] Successfully generated hpfm file
INFO: [Project 1-1931] Found the BD which contains AIE archive - /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/build/vivado/project_1/project_1.srcs/sources_1/bd/ext_platform/ext_platform.bd
INFO: [Project 1-1932] Generating a pre-synthesis device image (.pdi file) and writing it to the platform file /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/build/vivado/vck190_custom.xsa.
Generating Hard Block Files
INFO: [Hsi 55-2053] elapsed time for repository (/media/logictronix03/ML_WORKSPACE/Xilinx/Vivado/2023.1/data/embeddedsw) loading 0 seconds
/media/logictronix03/ML_WORKSPACE/Xilinx/Vivado/2023.1/gnu/microblaze/lin
Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/cframe_v1_4/src
Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/cfupmc_v1_5/src
Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/coresightps_dcc_v1_8/src
Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/cpu_v2_17/src
Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/csudma_v1_13/src
Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/ddrpsv_v1_4/src
Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/emacps_v3_18/src
Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/iomodule_v2_14/src
Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/ipipsu_v2_13/src
Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/pmonpsv_v2_2/src
Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/qspipsu_v1_17/src
Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/rtcpsu_v1_12/src
Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/sdps_v4_1/src
Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/standalone_v8_1/src
Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/sysmonpsv_v4_0/src
Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/trngpsv_v1_3/src
Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/ttcps_v3_17/src
Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/uartlite_v3_8/src
Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/uartpsv_v1_8/src
Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/xilcert_v1_0/src
Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/xilffs_v5_0/src
Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/xilloader_v1_8/src
Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/xilnvm_v3_1/src
Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/xilocp_v1_1/src
Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/xilpdi_v1_7/src
Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/xilplmi_v1_8/src
Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/xilpm_v5_0/src
Include files for this library have already been copied.
Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/xilpuf_v2_1/src
Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/xilsecure_v5_1/src
Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/xilsem_v1_7/src
Include files for this library have already been copied.
Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/zdma_v1_16/src
Running Make libs in CIPS_0_pspmc_0_psv_pmc_0/libsrc/xilpdi_v1_7/src
Compiling Xilpdi Library
Running Make libs in CIPS_0_pspmc_0_psv_pmc_0/libsrc/xilsecure_v5_1/src
Compiling XilSecure Library
Running Make libs in CIPS_0_pspmc_0_psv_pmc_0/libsrc/xilpuf_v2_1/src
Compiling XilPuf Library
Running Make libs in CIPS_0_pspmc_0_psv_pmc_0/libsrc/xilsem_v1_7/src
Running Make libs in CIPS_0_pspmc_0_psv_pmc_0/libsrc/xilloader_v1_8/src
Compiling XilLoader Library
Running Make libs in CIPS_0_pspmc_0_psv_pmc_0/libsrc/xilplmi_v1_8/src
Compiling XilPLMI Library
Running Make libs in CIPS_0_pspmc_0_psv_pmc_0/libsrc/xilnvm_v3_1/src
Compiling XilNvm Library
Running Make libs in CIPS_0_pspmc_0_psv_pmc_0/libsrc/xilpm_v5_0/src
Compiling XilPM Library
Running Make libs in CIPS_0_pspmc_0_psv_pmc_0/libsrc/xilocp_v1_1/src
Compiling XilOcp Library
Running Make libs in CIPS_0_pspmc_0_psv_pmc_0/libsrc/xilcert_v1_0/src
Compiling XilCert Library
Finished building libraries sequentially.
Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/cframe_v1_4/src
Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/cfupmc_v1_5/src
Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/coresightps_dcc_v1_8/src
Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/cpu_v2_17/src
Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/csudma_v1_13/src
Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/ddrpsv_v1_4/src
Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/emacps_v3_18/src
Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/iomodule_v2_14/src
Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/ipipsu_v2_13/src
Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/pmonpsv_v2_2/src
Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/qspipsu_v1_17/src
Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/rtcpsu_v1_12/src
Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/sdps_v4_1/src
Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/standalone_v8_1/src
Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/sysmonpsv_v4_0/src
Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/trngpsv_v1_3/src
Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/ttcps_v3_17/src
Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/uartlite_v3_8/src
Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/uartpsv_v1_8/src
Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/xilcert_v1_0/src
Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/xilffs_v5_0/src
Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/xilloader_v1_8/src
Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/xilnvm_v3_1/src
Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/xilocp_v1_1/src
Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/xilpdi_v1_7/src
Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/xilplmi_v1_8/src
Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/xilpm_v5_0/src
Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/xilpuf_v2_1/src
Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/xilsecure_v5_1/src
Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/xilsem_v1_7/src
Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/zdma_v1_16/src
Include files for this library have already been copied.
Include files for this library have already been copied.
Running Make libs in CIPS_0_pspmc_0_psv_pmc_0/libsrc/cframe_v1_4/src
Running Make libs in CIPS_0_pspmc_0_psv_pmc_0/libsrc/cfupmc_v1_5/src
Running Make libs in CIPS_0_pspmc_0_psv_pmc_0/libsrc/coresightps_dcc_v1_8/src
Running Make libs in CIPS_0_pspmc_0_psv_pmc_0/libsrc/cpu_v2_17/src
Running Make libs in CIPS_0_pspmc_0_psv_pmc_0/libsrc/csudma_v1_13/src
Running Make libs in CIPS_0_pspmc_0_psv_pmc_0/libsrc/ddrpsv_v1_4/src
Running Make libs in CIPS_0_pspmc_0_psv_pmc_0/libsrc/emacps_v3_18/src
Running Make libs in CIPS_0_pspmc_0_psv_pmc_0/libsrc/iomodule_v2_14/src
Running Make libs in CIPS_0_pspmc_0_psv_pmc_0/libsrc/ipipsu_v2_13/src
Running Make libs in CIPS_0_pspmc_0_psv_pmc_0/libsrc/pmonpsv_v2_2/src
Running Make libs in CIPS_0_pspmc_0_psv_pmc_0/libsrc/qspipsu_v1_17/src
Running Make libs in CIPS_0_pspmc_0_psv_pmc_0/libsrc/rtcpsu_v1_12/src
xcoresightpsdcc.c:39:2: warning: #warning "The driver is supported only for ARM architecture" [-Wcpp]
   39 | #warning "The driver is supported only for ARM architecture"
      |  ^~~~~~~
Running Make libs in CIPS_0_pspmc_0_psv_pmc_0/libsrc/sdps_v4_1/src
Running Make libs in CIPS_0_pspmc_0_psv_pmc_0/libsrc/standalone_v8_1/src
In file included from xiomodule_g.c:16:
../../../include/xparameters.h:1262:60: warning: conversion from 'long long unsigned int' to 'unsigned int' changes value from '18446744073709551615' to '4294967295' [-Woverflow]
 1262 | #define XPAR_CIPS_0_PSPMC_0_PSV_PMC_IOMODULE_0_IO_BASEADDR 0xFFFFFFFFFFFFFFFFU
      |                                                            ^~~~~~~~~~~~~~~~~~~
xiomodule_g.c:30:17: note: in expansion of macro 'XPAR_CIPS_0_PSPMC_0_PSV_PMC_IOMODULE_0_IO_BASEADDR'
   30 |                 XPAR_CIPS_0_PSPMC_0_PSV_PMC_IOMODULE_0_IO_BASEADDR,
      |                 ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
Running Make libs in CIPS_0_pspmc_0_psv_pmc_0/libsrc/sysmonpsv_v4_0/src
Compiling xsysmonpsv
Running Make libs in CIPS_0_pspmc_0_psv_pmc_0/libsrc/trngpsv_v1_3/src
Running Make libs in CIPS_0_pspmc_0_psv_pmc_0/libsrc/ttcps_v3_17/src
Running Make libs in CIPS_0_pspmc_0_psv_pmc_0/libsrc/uartlite_v3_8/src
Running Make libs in CIPS_0_pspmc_0_psv_pmc_0/libsrc/uartpsv_v1_8/src
Running Make libs in CIPS_0_pspmc_0_psv_pmc_0/libsrc/xilffs_v5_0/src
microblaze_sleep.c:81:9: note: '#pragma message: For the sleep routines, assembly instructions are used'
   81 | #pragma message ("For the sleep routines, assembly instructions are used")
      |         ^~~~~~~
Running Make libs in CIPS_0_pspmc_0_psv_pmc_0/libsrc/zdma_v1_16/src
DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o
Finished building libraries parallelly.
/media/logictronix03/ML_WORKSPACE/Xilinx/Vivado/2023.1/gnu/microblaze/lin/x86_64-oesdk-linux/usr/bin/microblaze-xilinx-elf/microblaze-xilinx-elf-ar.real: creating CIPS_0_pspmc_0_psv_pmc_0/lib/libxil.a
Finished building libraries
lto-wrapper.real: warning: using serial compilation of 6 LTRANS jobs
lto-wrapper.real: note: see the '-flto' option documentation for more information
INFO: [Project 1-1179] Generating /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/build/vivado/.Xil/Vivado-110073-logictronix03-System-Product-Name/xsa/vck190_custom_presynth.bif file ...


****** Bootgen v2023.1
  **** Build date : Apr 18 2023-23:27:00
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.


[INFO]   : Bootimage generated successfully

INFO: [Project 1-1945] The Hardware Platform can be used for Hardware and Hardware Emulation
INFO: [Project 1-1941] Successfully created Hardware Platform: /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/build/vivado/vck190_custom.xsa
write_hw_platform: Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 4193.734 ; gain = 152.578 ; free physical = 5394 ; free virtual = 39787
INFO: [Common 17-206] Exiting Vivado at Wed Jul 12 14:14:26 2023...
create folder to store sw components and copy software components to local directory ./boot and ./sd_dir
mkdir -p sw_comp && mkdir  -p boot && mkdir  -p sd_dir
cp /media/logictronix03/ML_WORKSPACE/Abhidan/Platforms/VCK190/xilinx-versal-common-v2023.1//u-boot.elf  boot/
cp /media/logictronix03/ML_WORKSPACE/Abhidan/Platforms/VCK190/xilinx-versal-common-v2023.1//bl31.elf  boot/
cp /media/logictronix03/ML_WORKSPACE/Abhidan/Platforms/VCK190/xilinx-versal-common-v2023.1//boot.scr sd_dir/
cp /media/logictronix03/ML_WORKSPACE/Abhidan/Platforms/VCK190/xilinx-versal-common-v2023.1//Image  sw_comp/
cp /media/logictronix03/ML_WORKSPACE/Abhidan/Platforms/VCK190/xilinx-versal-common-v2023.1//rootfs.ext4  sw_comp/
execute createdts to generate dts file
xsct -eval " createdts -hw /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/build/vivado/vck190_custom.xsa -out . -zocl  -platform-name mydevice  -git-branch xlnx_rel_v2023.1 -board  versal-vck190-reva-x-ebm-02-reva -dtsi system-user.dtsi -compile" 
INFO: Downloading DTG repo from https://github.com/Xilinx/device-tree-xlnx.git to /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files
Cloning into 'device-tree-xlnx'...
remote: Enumerating objects: 14237, done.
remote: Counting objects: 100% (5605/5605), done.
remote: Compressing objects: 100% (1313/1313), done.
remote: Total 14237 (delta 3596), reused 5474 (delta 3505), pack-reused 8632
Receiving objects: 100% (14237/14237), 2.80 MiB | 560.00 KiB/s, done.
Resolving deltas: 100% (7933/7933), done.
INFO: [Hsi 55-2053] elapsed time for repository (/media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/data/embeddedsw) loading 0 seconds
INFO: Creating platform mydevice at .
Opening the hardware design, this may take few seconds.
warning: psv_cortexa72_0 is not available in the design, using CIPS_0_pspmc_0_psv_cortexa72_0 instead
use 'getprocessors <xsa>' command to get complete list of processors available
INFO: Populating the default qemu data for the domain "device_tree_domain" from the install location /media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/data/emulation/platforms/versal/sw/a72_standalone/qemu/
WARNING: no s_axi_aclk for clockwizard IP block: " clk_wizard_0"

WARNING: Clock pin "s_axi_aclk" of IP block "axi_intc_0" is not connected to any of the pl_clk"

WARNING: Frequency 33.3333 used instead of 33.333
zocl:false
ext_platform:
WARNING: CIPS_0_pspmc_0_psv_ethernet_0: No reset found
WARNING: Only boolean type can have empty value. Fail to add driver(CIPS_0_pspmc_0_psv_ethernet_0) property(xlnx,ptp-enet-clock) type() value()
WARNING: Please add the property manually
WARNING: CIPS_0_pspmc_0_psv_ethernet_1: No reset found
WARNING: CIPS_0_pspmc_0_psv_i2c_0: No reset found
WARNING: CIPS_0_pspmc_0_psv_i2c_1: No reset found
WARNING: CIPS_0_pspmc_0_psv_usb_xhci_0: No reset found
WARNING: Only boolean type can have empty value. Fail to add driver(ai_engine_0) property(clock-names) type(stringlist) value()
WARNING: Please add the property manually
INFO: Reading AIE hardware properties from XSA.
WARNING: Only boolean type can have empty value. Fail to add driver(CIPS_0_pspmc_0_psv_ethernet_0) property(xlnx,ptp-enet-clock) type() value()
WARNING: Please add the property manually
WARNING: Only boolean type can have empty value. Fail to add driver(CIPS_0_pspmc_0_psv_ethernet_0) property(xlnx,ptp-enet-clock) type() value()
WARNING: Please add the property manually
WARNING: Only boolean type can have empty value. Fail to add driver(CIPS_0_pspmc_0_psv_ethernet_1) property(xlnx,ptp-enet-clock) type() value()
WARNING: Please add the property manually
WARNING: Only boolean type can have empty value. Fail to add driver(CIPS_0_pspmc_0_psv_ethernet_1) property(xlnx,ptp-enet-clock) type() value()
WARNING: Please add the property manually
WARNING: Only boolean type can have empty value. Fail to add driver(ai_engine_0) property(clock-names) type(stringlist) value()
WARNING: Please add the property manually
WARNING: Only boolean type can have empty value. Fail to add driver(ai_engine_0) property(clock-names) type(stringlist) value()
WARNING: Please add the property manually
INFO: Generating device tree
WARNING: no s_axi_aclk for clockwizard IP block: " clk_wizard_0"

WARNING: Clock pin "s_axi_aclk" of IP block "axi_intc_0" is not connected to any of the pl_clk"

WARNING: Frequency 33.3333 used instead of 33.333
zocl:true
ext_platform:
intr_ctrl_len:1
WARNING: CIPS_0_pspmc_0_psv_ethernet_0: No reset found
WARNING: Only boolean type can have empty value. Fail to add driver(CIPS_0_pspmc_0_psv_ethernet_0) property(xlnx,ptp-enet-clock) type() value()
WARNING: Please add the property manually
WARNING: CIPS_0_pspmc_0_psv_ethernet_1: No reset found
WARNING: CIPS_0_pspmc_0_psv_i2c_0: No reset found
WARNING: CIPS_0_pspmc_0_psv_i2c_1: No reset found
WARNING: CIPS_0_pspmc_0_psv_usb_xhci_0: No reset found
WARNING: Only boolean type can have empty value. Fail to add driver(ai_engine_0) property(clock-names) type(stringlist) value()
WARNING: Please add the property manually
INFO: Reading AIE hardware properties from XSA.
WARNING: Only boolean type can have empty value. Fail to add driver(CIPS_0_pspmc_0_psv_ethernet_0) property(xlnx,ptp-enet-clock) type() value()
WARNING: Please add the property manually
WARNING: Only boolean type can have empty value. Fail to add driver(CIPS_0_pspmc_0_psv_ethernet_0) property(xlnx,ptp-enet-clock) type() value()
WARNING: Please add the property manually
WARNING: Only boolean type can have empty value. Fail to add driver(CIPS_0_pspmc_0_psv_ethernet_1) property(xlnx,ptp-enet-clock) type() value()
WARNING: Please add the property manually
WARNING: Only boolean type can have empty value. Fail to add driver(CIPS_0_pspmc_0_psv_ethernet_1) property(xlnx,ptp-enet-clock) type() value()
WARNING: Please add the property manually
WARNING: Only boolean type can have empty value. Fail to add driver(ai_engine_0) property(clock-names) type(stringlist) value()
WARNING: Please add the property manually
WARNING: Only boolean type can have empty value. Fail to add driver(ai_engine_0) property(clock-names) type(stringlist) value()
WARNING: Please add the property manually
Building the BSP Library for domain  - device_tree_domain on processor CIPS_0_pspmc_0_psv_cortexa72_0
make[1]: Entering directory '/media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files
/mydevice/psv_cortexa72_0/device_tree_domain/bsp'

make[1]: Nothing to be done for 'all'.

make[1]: Leaving directory '/media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/
mydevice/psv_cortexa72_0/device_tree_domain/bsp'

pl.dtsi:9.21-72.4: Warning (unit_address_vs_reg): /amba_pl@0: node has a unit name, but no reg or ranges property
pl.dtsi:53.26-57.5: Warning (simple_bus_reg): /amba_pl@0/misc_clk_0: missing or empty reg/ranges property
pl.dtsi:58.15-66.5: Warning (simple_bus_reg): /amba_pl@0/zyxclmm_drm: missing or empty reg/ranges property
pl.dtsi:67.42-71.5: Warning (simple_bus_reg): /amba_pl@0/aie_core_ref_clk_0: missing or empty reg/ranges property
versal.dtsi:283.27-293.5: Warning (avoid_unnecessary_addr_size): /axi/ethernet@ff0c0000: unnecessary #address-cells/#size-cells without "ranges" or child "reg" property
  also defined at versal-vmk180-reva.dtsi:47.7-79.3
  also defined at versal-clk.dtsi:170.7-173.3
  also defined at pcw.dtsi:39.7-42.3
pl.dtsi:9.21-72.4: Warning (unique_unit_address): /amba_pl@0: duplicate unit-address (also used in node /memory@0)
versal.dtsi:308.24-317.5: Warning (interrupt_provider): /axi/gpio@ff0b0000: Missing #address-cells in interrupt provider
  also defined at versal-clk.dtsi:180.8-183.3
versal.dtsi:319.24-328.5: Warning (interrupt_provider): /axi/gpio@f1020000: Missing #address-cells in interrupt provider
  also defined at versal-clk.dtsi:185.8-188.3
  also defined at pcw.dtsi:61.8-63.3
pl.dtsi:14.45-26.5: Warning (interrupt_provider): /amba_pl@0/interrupt-controller@a4000000: Missing #address-cells in interrupt provider
INFO: Device tree generation successful
cp /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/mydevice/psv_cortexa72_0/device_tree_domain/bsp/system.dtb  boot/
make: Circular sysroot <- sysroot dependency dropped.
mkdir -p sysroot && sh /media/logictronix03/ML_WORKSPACE/Abhidan/Platforms/VCK190/xilinx-versal-common-v2023.1//sdk.sh -d  sysroot/ -y
PetaLinux SDK installer version 2023.1
======================================
You are about to install the SDK to "/media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/sysroot". Proceed [Y/n]? Y
Extracting SDK....................................................................................................................................................................................................................done
Setting it up...done
SDK has been successfully set up and is ready to be used.
Each time you wish to use the SDK in a new shell session, you need to source the environment setup script e.g.
 $ . /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/sysroot/environment-setup-cortexa72-cortexa53-xilinx-linux
INFO: Creating Platform vck190_custom
vitis --new  -s platform_creation.py 
Autocomplete enabled for the xbutil command
Autocomplete enabled for the xbmgmt command
XILINX_XRT        : /opt/xilinx/xrt
PATH              : /opt/xilinx/xrt/bin:/media/logictronix03/ML_WORKSPACE/Xilinx/Vitis_HLS/2023.1/bin:/media/logictronix03/ML_WORKSPACE/Xilinx/Model_Composer/2023.1/bin:/media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/bin:/media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/gnu/microblaze/lin/bin:/media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/gnu/arm/lin/bin:/media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/gnu/microblaze/linux_toolchain/lin64_le/bin:/media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/gnu/aarch32/lin/gcc-arm-linux-gnueabi/bin:/media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/gnu/aarch32/lin/gcc-arm-none-eabi/bin:/media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/gnu/aarch64/lin/aarch64-linux/bin:/media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/gnu/aarch64/lin/aarch64-none/bin:/media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/gnu/armr5/lin/gcc-arm-none-eabi/bin:/media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/tps/lnx64/cmake-3.3.2/bin:/media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/bin:/media/logictronix03/ML_WORKSPACE/Xilinx/Vivado/2023.1/bin:/tools/Xilinx/DocNav:/usr/local/sbin:/usr/local/bin:/usr/sbin:/usr/bin:/sbin:/bin:/usr/games:/usr/local/games:/snap/bin:/snap/bin
LD_LIBRARY_PATH   : /opt/xilinx/xrt/lib
PYTHONPATH        : /opt/xilinx/xrt/python

****** Vitis Development Environment
****** Vitis v2023.1 (64-bit)
  **** SW Build 3860322 on 2023-05-04-06:32:46
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

Platform generation
/media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/build/vivado/vck190_custom.xsa
Vitis Server started on port '38997'.
/media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/boot
/media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/sd_dir
Generating Boot ELFs
Generating Export directory
Platform Build Finished successfully
Shutting down Vitis server running on port '38997'
make -C Vitis_Accel_Examples/cpp_kernels/simple_vadd/ all TARGET=hw PLATFORM=/media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/vck190_custom/export/vck190_custom/vck190_custom.xpfm HOST_ARCH=aarch64 DEV_ARCH=versal EDGE_COMMON_SW=/media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/sw_comp SYSROOT=/media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/sysroot/sysroots/cortexa72-cortexa53-xilinx-linux
make[1]: Entering directory '/media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/cpp_kernels/simple_vadd'
/bin/sh: 12: [[: not found
/bin/sh: 12: [[: not found
/bin/sh: 15: [[: not found
/bin/sh: 18: [[: not found
make check_edge_sw
make[2]: Entering directory '/media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/cpp_kernels/simple_vadd'
make[2]: Nothing to be done for 'check_edge_sw'.
make[2]: Leaving directory '/media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/cpp_kernels/simple_vadd'
make check-vitis
make[2]: Entering directory '/media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/cpp_kernels/simple_vadd'
make[2]: Nothing to be done for 'check-vitis'.
make[2]: Leaving directory '/media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/cpp_kernels/simple_vadd'
/media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/gnu/aarch64/lin/aarch64-linux/bin/aarch64-linux-gnu-g++ -o simple_vadd src/vadd.cpp -I/media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/sysroot/sysroots/cortexa72-cortexa53-xilinx-linux/usr/include/xrt -I/media/logictronix03/ML_WORKSPACE/Xilinx/Vivado/2023.1/include -Wall -O0 -g -std=c++1y -fmessage-length=0 -L/media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/sysroot/sysroots/cortexa72-cortexa53-xilinx-linux/usr/lib -pthread -lxilinxopencl -lrt -lstdc++  --sysroot=/media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/sysroot/sysroots/cortexa72-cortexa53-xilinx-linux
In file included from src/vadd.h:23,
                 from src/vadd.cpp:24:
/media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/sysroot/sysroots/cortexa72-cortexa53-xilinx-linux/usr/include/CL/cl2.hpp:18:151: note: '#pragma message: cl2.hpp has been renamed to opencl.hpp to make it clear that it supports all versions of OpenCL. Please include opencl.hpp directly.'
   18 | pp to make it clear that it supports all versions of OpenCL. Please include opencl.hpp directly.")
      |                                                                                                  ^

mkdir -p ./_x.hw.vck190_custom
v++ -c --save-temps  -t hw --platform /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/vck190_custom/export/vck190_custom/vck190_custom.xpfm -k krnl_vadd --temp_dir ./_x.hw.vck190_custom  -I'src' -o'_x.hw.vck190_custom/krnl_vadd.xo' 'src/krnl_vadd.cpp'
Option Map File Used: '/media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/data/vitis/vpp/optMap.xml'

****** v++ v2023.1 (64-bit)
  **** SW Build 3860322 on 2023-05-04-06:32:48
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ compile can be found at:
	Reports: /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/cpp_kernels/simple_vadd/_x.hw.vck190_custom/reports/krnl_vadd
	Log files: /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/cpp_kernels/simple_vadd/_x.hw.vck190_custom/logs/krnl_vadd
Running Dispatch Server on port: 36103
INFO: [v++ 60-1548] Creating build summary session with primary output /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/cpp_kernels/simple_vadd/_x.hw.vck190_custom/krnl_vadd.xo.compile_summary, at Wed Jul 12 14:16:50 2023
INFO: [v++ 60-1315] Creating rulecheck session with output '/media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/cpp_kernels/simple_vadd/_x.hw.vck190_custom/reports/krnl_vadd/v++_compile_krnl_vadd_guidance.html', at Wed Jul 12 14:16:50 2023
INFO: [v++ 60-895]   Target platform: /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/vck190_custom/export/vck190_custom/vck190_custom.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/vck190_custom/export/vck190_custom/hw/vck190_custom.xsa'
INFO: [v++ 60-585] Compiling for hardware target
INFO: [v++ 60-423]   Target device: vck190_custom
INFO: [v++ 60-242] Creating kernel: 'krnl_vadd'

===>The following messages were generated while  performing high-level synthesis for kernel: krnl_vadd Log file: /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/cpp_kernels/simple_vadd/_x.hw.vck190_custom/krnl_vadd/krnl_vadd/vitis_hls.log :
INFO: [v++ 204-61] Pipelining loop 'mem_rd'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'mem_rd'
INFO: [v++ 204-61] Pipelining loop 'mem_rd'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 74, loop 'mem_rd'
INFO: [v++ 204-61] Pipelining loop 'execute'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'execute'
INFO: [v++ 204-61] Pipelining loop 'mem_wr'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'mem_wr'
INFO: [v++ 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [v++ 200-789] **** Estimated Fmax: 273.97 MHz
INFO: [v++ 60-594] Finished kernel compilation
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/cpp_kernels/simple_vadd/_x.hw.vck190_custom/reports/krnl_vadd/system_estimate_krnl_vadd.xtxt
INFO: [v++ 60-586] Created _x.hw.vck190_custom/krnl_vadd.xo
INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/cpp_kernels/simple_vadd/_x.hw.vck190_custom/krnl_vadd.xo.compile_summary 
INFO: [v++ 60-791] Total elapsed time: 0h 0m 43s
INFO: [v++ 60-1653] Closing dispatch client.
mkdir -p ./build_dir.hw.vck190_custom
v++ -l --save-temps   -t hw --platform /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/vck190_custom/export/vck190_custom/vck190_custom.xpfm --temp_dir ./_x.hw.vck190_custom -o'./build_dir.hw.vck190_custom/krnl_vadd.link.xsa' _x.hw.vck190_custom/krnl_vadd.xo
Option Map File Used: '/media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/data/vitis/vpp/optMap.xml'

****** v++ v2023.1 (64-bit)
  **** SW Build 3860322 on 2023-05-04-06:32:48
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ link can be found at:
	Reports: /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/cpp_kernels/simple_vadd/_x.hw.vck190_custom/reports/link
	Log files: /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/cpp_kernels/simple_vadd/_x.hw.vck190_custom/logs/link
Running Dispatch Server on port: 45373
INFO: [v++ 60-1548] Creating build summary session with primary output /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/cpp_kernels/simple_vadd/build_dir.hw.vck190_custom/krnl_vadd.link.xsa.link_summary, at Wed Jul 12 14:17:34 2023
INFO: [v++ 60-1315] Creating rulecheck session with output '/media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/cpp_kernels/simple_vadd/_x.hw.vck190_custom/reports/link/v++_link_krnl_vadd.link_guidance.html', at Wed Jul 12 14:17:34 2023
INFO: [v++ 60-895]   Target platform: /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/vck190_custom/export/vck190_custom/vck190_custom.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/vck190_custom/export/vck190_custom/hw/vck190_custom.xsa'
INFO: [v++ 60-629] Linking for hardware target
INFO: [v++ 60-423]   Target device: vck190_custom
INFO: [v++ 60-1332] Run 'run_link' status: Not started
INFO: [v++ 60-1443] [14:17:34] Run run_link: Step system_link: Started
INFO: [v++ 60-1453] Command Line: system_link --xo /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/cpp_kernels/simple_vadd/_x.hw.vck190_custom/krnl_vadd.xo -keep --xpfm /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/vck190_custom/export/vck190_custom/vck190_custom.xpfm --target hw --output_dir /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/cpp_kernels/simple_vadd/_x.hw.vck190_custom/link/int --temp_dir /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/cpp_kernels/simple_vadd/_x.hw.vck190_custom/link/sys_link
INFO: [v++ 60-1454] Run Directory: /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/cpp_kernels/simple_vadd/_x.hw.vck190_custom/link/run_link
INFO: [SYSTEM_LINK 82-70] Extracting xo v3 file /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/cpp_kernels/simple_vadd/_x.hw.vck190_custom/krnl_vadd.xo
INFO: [SYSTEM_LINK 82-53] Creating IP database /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/cpp_kernels/simple_vadd/_x.hw.vck190_custom/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-38] [14:17:35] build_xd_ip_db started: /media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/bin/build_xd_ip_db -ip_search 0  -sds-pf /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/cpp_kernels/simple_vadd/_x.hw.vck190_custom/link/sys_link/vck190_custom.hpfm -clkid 0 -ip /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/cpp_kernels/simple_vadd/_x.hw.vck190_custom/link/sys_link/iprepo/xilinx_com_hls_krnl_vadd_1_0,krnl_vadd -o /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/cpp_kernels/simple_vadd/_x.hw.vck190_custom/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-37] [14:17:39] build_xd_ip_db finished successfully
Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 453.105 ; gain = 0.000 ; free physical = 4239 ; free virtual = 45897
INFO: [SYSTEM_LINK 82-51] Create system connectivity graph
INFO: [SYSTEM_LINK 82-102] Applying explicit connections to the system connectivity graph: /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/cpp_kernels/simple_vadd/_x.hw.vck190_custom/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [SYSTEM_LINK 82-38] [14:17:39] cfgen started: /media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/bin/cfgen  -dpa_mem_offload false -dmclkid 0 -r /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/cpp_kernels/simple_vadd/_x.hw.vck190_custom/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/cpp_kernels/simple_vadd/_x.hw.vck190_custom/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [CFGEN 83-0] Kernel Specs: 
INFO: [CFGEN 83-0]   kernel: krnl_vadd, num: 1  {krnl_vadd_1}
INFO: [CFGEN 83-2226] Inferring mapping for argument krnl_vadd_1.in1 to DDR
INFO: [CFGEN 83-2226] Inferring mapping for argument krnl_vadd_1.out to DDR
INFO: [CFGEN 83-2226] Inferring mapping for argument krnl_vadd_1.in2 to DDR
INFO: [SYSTEM_LINK 82-37] [14:17:39] cfgen finished successfully
Time (s): cpu = 00:00:00.9 ; elapsed = 00:00:00.96 . Memory (MB): peak = 453.105 ; gain = 0.000 ; free physical = 4235 ; free virtual = 45897
INFO: [SYSTEM_LINK 82-52] Create top-level block diagram
INFO: [SYSTEM_LINK 82-38] [14:17:39] cf2bd started: /media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/bin/cf2bd  --linux --trace_buffer 1024 --input_file /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/cpp_kernels/simple_vadd/_x.hw.vck190_custom/link/sys_link/cfgraph/cfgen_cfgraph.xml --ip_db /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/cpp_kernels/simple_vadd/_x.hw.vck190_custom/link/sys_link/_sysl/.cdb/xd_ip_db.xml --cf_name dr --working_dir /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/cpp_kernels/simple_vadd/_x.hw.vck190_custom/link/sys_link/_sysl/.xsd --temp_dir /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/cpp_kernels/simple_vadd/_x.hw.vck190_custom/link/sys_link --output_dir /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/cpp_kernels/simple_vadd/_x.hw.vck190_custom/link/int
INFO: [CF2BD 82-31] Launching cf2xd: cf2xd -linux -trace-buffer 1024 -i /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/cpp_kernels/simple_vadd/_x.hw.vck190_custom/link/sys_link/cfgraph/cfgen_cfgraph.xml -r /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/cpp_kernels/simple_vadd/_x.hw.vck190_custom/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o dr.xml
INFO: [CF2BD 82-28] cf2xd finished successfully
INFO: [CF2BD 82-31] Launching cf_xsd: cf_xsd -disable-address-gen -dn dr -dp /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/cpp_kernels/simple_vadd/_x.hw.vck190_custom/link/sys_link/_sysl/.xsd
INFO: [CF2BD 82-28] cf_xsd finished successfully
INFO: [SYSTEM_LINK 82-37] [14:17:40] cf2bd finished successfully
Time (s): cpu = 00:00:00.86 ; elapsed = 00:00:00.94 . Memory (MB): peak = 453.105 ; gain = 0.000 ; free physical = 4245 ; free virtual = 45914
INFO: [v++ 60-1441] [14:17:40] Run run_link: Step system_link: Completed
Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 449.914 ; gain = 0.000 ; free physical = 4303 ; free virtual = 45972
INFO: [v++ 60-1443] [14:17:40] Run run_link: Step cf2sw: Started
INFO: [v++ 60-1453] Command Line: cf2sw -sdsl /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/cpp_kernels/simple_vadd/_x.hw.vck190_custom/link/int/sdsl.dat -rtd /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/cpp_kernels/simple_vadd/_x.hw.vck190_custom/link/int/cf2sw.rtd -nofilter /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/cpp_kernels/simple_vadd/_x.hw.vck190_custom/link/int/cf2sw_full.rtd -xclbin /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/cpp_kernels/simple_vadd/_x.hw.vck190_custom/link/int/xclbin_orig.xml -o /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/cpp_kernels/simple_vadd/_x.hw.vck190_custom/link/int/xclbin_orig.1.xml
INFO: [v++ 60-1454] Run Directory: /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/cpp_kernels/simple_vadd/_x.hw.vck190_custom/link/run_link
INFO: [v++ 60-1441] [14:17:41] Run run_link: Step cf2sw: Completed
Time (s): cpu = 00:00:00.84 ; elapsed = 00:00:00.92 . Memory (MB): peak = 449.914 ; gain = 0.000 ; free physical = 4304 ; free virtual = 45974
INFO: [v++ 60-1443] [14:17:41] Run run_link: Step rtd2_system_diagram: Started
INFO: [v++ 60-1453] Command Line: rtd2SystemDiagram
INFO: [v++ 60-1454] Run Directory: /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/cpp_kernels/simple_vadd/_x.hw.vck190_custom/link/run_link
INFO: [v++ 60-1441] [14:17:41] Run run_link: Step rtd2_system_diagram: Completed
Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.05 . Memory (MB): peak = 449.914 ; gain = 0.000 ; free physical = 4300 ; free virtual = 45970
INFO: [v++ 60-1443] [14:17:41] Run run_link: Step vpl: Started
INFO: [v++ 60-1453] Command Line: vpl -t hw -f /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/vck190_custom/export/vck190_custom/vck190_custom.xpfm -s --remote_ip_cache /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/cpp_kernels/simple_vadd/.ipcache --output_dir /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/cpp_kernels/simple_vadd/_x.hw.vck190_custom/link/int --log_dir /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/cpp_kernels/simple_vadd/_x.hw.vck190_custom/logs/link --report_dir /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/cpp_kernels/simple_vadd/_x.hw.vck190_custom/reports/link --config /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/cpp_kernels/simple_vadd/_x.hw.vck190_custom/link/int/vplConfig.ini -k /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/cpp_kernels/simple_vadd/_x.hw.vck190_custom/link/int/kernel_info.dat --webtalk_flag Vitis --temp_dir /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/cpp_kernels/simple_vadd/_x.hw.vck190_custom/link --no-info --iprepo /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/cpp_kernels/simple_vadd/_x.hw.vck190_custom/link/int/xo/ip_repo/xilinx_com_hls_krnl_vadd_1_0 --messageDb /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/cpp_kernels/simple_vadd/_x.hw.vck190_custom/link/run_link/vpl.pb /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/cpp_kernels/simple_vadd/_x.hw.vck190_custom/link/int/dr.bd.tcl
INFO: [v++ 60-1454] Run Directory: /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/cpp_kernels/simple_vadd/_x.hw.vck190_custom/link/run_link

****** vpl v2023.1 (64-bit)
  **** SW Build 3860322 on 2023-05-04-06:32:48
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

INFO: [VPL 60-839] Read in kernel information from file '/media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/cpp_kernels/simple_vadd/_x.hw.vck190_custom/link/int/kernel_info.dat'.
INFO: [VPL 60-423]   Target device: vck190_custom
INFO: [VPL 60-1032] Extracting hardware platform to /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/cpp_kernels/simple_vadd/_x.hw.vck190_custom/link/vivado/vpl/.local/hw_platform
[14:17:47] Run vpl: Step create_project: Started
Creating Vivado project.
[14:17:52] Run vpl: Step create_project: Completed
[14:17:52] Run vpl: Step create_bd: Started
[14:18:05] Run vpl: Step create_bd: Completed
[14:18:05] Run vpl: Step update_bd: Started
[14:18:06] Run vpl: Step update_bd: Completed
[14:18:06] Run vpl: Step generate_target: Started
[14:19:22] Run vpl: Step generate_target: RUNNING...
[14:19:28] Run vpl: Step generate_target: Completed
[14:19:28] Run vpl: Step config_hw_runs: Started
[14:19:29] Run vpl: Step config_hw_runs: Completed
[14:19:29] Run vpl: Step synth: Started
[14:20:18] Block-level synthesis in progress, 0 of 8 jobs complete, 8 jobs running.
[14:20:59] Block-level synthesis in progress, 7 of 8 jobs complete, 1 job running.
[14:21:30] Block-level synthesis in progress, 8 of 8 jobs complete, 0 jobs running.
[14:22:00] Top-level synthesis in progress.
[14:22:30] Top-level synthesis in progress.
[14:22:52] Run vpl: Step synth: Completed
[14:22:52] Run vpl: Step impl: Started
[14:23:23] Finished 2nd of 6 tasks (FPGA linking synthesized kernels to platform). Elapsed time: 00h 05m 41s 

[14:23:23] Starting logic optimization..
[14:23:54] Phase 1 Generate And Synthesize MIG/Advanced IO Wizard Cores
[14:25:54] Phase 2 Retarget
[14:25:54] Phase 3 Constant propagation
[14:25:54] Phase 4 Sweep
[14:25:54] Phase 5 BUFG optimization
[14:25:54] Phase 6 Shift Register Optimization
[14:25:54] Phase 7 Post Processing Netlist
[14:26:24] Finished 3rd of 6 tasks (FPGA logic optimization). Elapsed time: 00h 03m 00s 

[14:26:24] Starting logic placement..
[14:26:24] Phase 1 Placer Initialization
[14:26:24] Phase 1.1 Placer Initialization Netlist Sorting
[14:26:24] Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
[14:26:54] Phase 1.3 Build Placer Netlist Model
[14:26:54] Phase 1.4 Constrain Clocks/Macros
[14:26:54] Phase 2 Global Placement
[14:26:54] Phase 2.1 Floorplanning
[14:26:54] Phase 2.1.1 Partition Driven Placement
[14:26:54] Phase 2.1.1.1 PBP: Partition Driven Placement
[14:26:54] Phase 2.1.1.2 PBP: Clock Region Placement
[14:26:54] Phase 2.1.1.3 PBP: Compute Congestion
[14:26:54] Phase 2.1.1.4 PBP: UpdateTiming
[14:26:54] Phase 2.1.1.5 PBP: Add part constraints
[14:26:54] Phase 2.2 Update Timing before SLR Path Opt
[14:26:54] Phase 2.3 Post-Processing in Floorplanning
[14:26:54] Phase 2.4 Global Placement Core
[14:26:54] Phase 2.4.1 UpdateTiming Before Physical Synthesis
[14:26:54] Phase 2.4.2 Physical Synthesis In Placer
[14:27:24] Finished 4th of 6 tasks (FPGA logic placement). Elapsed time: 00h 01m 00s 

[14:27:24] Starting logic routing..
[14:27:24] Phase 3 Detail Placement
[14:27:24] Phase 3.1 Commit Multi Column Macros
[14:27:24] Phase 3.2 Commit Most Macros & LUTRAMs
[14:27:24] Phase 3.3 Small Shape DP
[14:27:24] Phase 3.3.1 Small Shape Clustering
[14:27:24] Phase 3.3.2 Flow Legalize Slice Clusters
[14:27:24] Phase 3.3.3 Slice Area Swap
[14:27:24] Phase 3.3.3.1 Slice Area Swap Initial
[14:27:24] Phase 3.4 Optimize BEL assignments
[14:27:24] Phase 3.5 Pipeline Register Optimization
[14:27:24] Phase 4 Post Placement Optimization and Clean-Up
[14:27:24] Phase 4.1 Post Commit Optimization
[14:27:24] Phase 4.1.1 Post Placement Optimization
[14:27:24] Phase 4.1.1.1 BUFG Insertion
[14:27:24] Phase 1 Physical Synthesis Initialization
[14:27:24] Phase 4.1.1.2 BUFG Replication
[14:27:24] Phase 4.1.1.3 Post Placement Timing Optimization
[14:27:24] Phase 4.2 Post Placement Cleanup
[14:27:24] Phase 4.3 Placer Reporting
[14:27:24] Phase 4.3.1 Print Estimated Congestion
[14:27:24] Phase 4.4 Final Placement Cleanup
[14:27:54] Phase 1 Build RT Design
[14:27:54] Phase 2 Router Initialization
[14:27:54] Phase 2.1 Fix Topology Constraints
[14:27:54] Phase 2.2 Pre Route Cleanup
[14:27:54] Phase 2.3 Global Clock Net Routing
[14:27:54] Phase 2.4 Update Timing
[14:27:54] Phase 3 Initial Routing
[14:27:54] Phase 3.1 Global Routing
[14:27:54] Phase 3.1.1 SLL Assignment
[14:27:54] Phase 4 Rip-up And Reroute
[14:27:54] Phase 4.1 Global Iteration 0
[14:27:54] Phase 4.2 Additional Iteration for Hold
[14:27:54] Phase 5 Delay and Skew Optimization
[14:27:54] Phase 5.1 Delay CleanUp
[14:27:54] Phase 5.2 Clock Skew Optimization
[14:27:54] Phase 6 Post Hold Fix
[14:27:54] Phase 6.1 Hold Fix Iter
[14:27:54] Phase 6.1.1 Update Timing
[14:27:54] Phase 7 Route finalize
[14:27:54] Phase 8 Verifying routed nets
[14:27:54] Phase 9 Depositing Routes
[14:27:54] Phase 10 Post Router Timing
[14:27:54] Finished 5th of 6 tasks (FPGA routing). Elapsed time: 00h 00m 30s 

[14:27:54] Starting bitstream generation..
[14:27:54] Phase 11 Post-Route Event Processing
[14:28:24] Creating bitmap...
[14:30:15] Finished 6th of 6 tasks (FPGA bitstream generation). Elapsed time: 00h 02m 21s 
Check VPL, containing 6 checks, has run: 0 errors
[14:30:15] Run vpl: Step impl: Completed
[14:30:15] Run vpl: FINISHED. Run Status: impl Complete!
INFO: [v++ 60-1441] [14:30:16] Run run_link: Step vpl: Completed
Time (s): cpu = 00:00:03 ; elapsed = 00:12:35 . Memory (MB): peak = 449.914 ; gain = 0.000 ; free physical = 21212 ; free virtual = 41769
INFO: [v++ 60-1443] [14:30:16] Run run_link: Step rtdgen: Started
INFO: [v++ 60-1453] Command Line: rtdgen
INFO: [v++ 60-1454] Run Directory: /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/cpp_kernels/simple_vadd/_x.hw.vck190_custom/link/run_link
INFO: [v++ 60-1453] Command Line: cf2sw -a /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/cpp_kernels/simple_vadd/_x.hw.vck190_custom/link/int/address_map.xml -sdsl /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/cpp_kernels/simple_vadd/_x.hw.vck190_custom/link/int/sdsl.dat -xclbin /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/cpp_kernels/simple_vadd/_x.hw.vck190_custom/link/int/xclbin_orig.xml -rtd /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/cpp_kernels/simple_vadd/_x.hw.vck190_custom/link/int/krnl_vadd.link.rtd -o /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/cpp_kernels/simple_vadd/_x.hw.vck190_custom/link/int/krnl_vadd.link.xml
INFO: [v++ 60-1652] Cf2sw returned exit code: 0
INFO: [v++ 60-1441] [14:30:17] Run run_link: Step rtdgen: Completed
Time (s): cpu = 00:00:00.8 ; elapsed = 00:00:00.9 . Memory (MB): peak = 449.914 ; gain = 0.000 ; free physical = 21182 ; free virtual = 41744
INFO: [v++ 60-1443] [14:30:17] Run run_link: Step xclbinutil: Started
INFO: [v++ 60-1453] Command Line: xclbinutil --add-section DEBUG_IP_LAYOUT:JSON:/media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/cpp_kernels/simple_vadd/_x.hw.vck190_custom/link/int/debug_ip_layout.rtd --add-section BITSTREAM:RAW:/media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/cpp_kernels/simple_vadd/_x.hw.vck190_custom/link/int/system.pdi --force --target hw --key-value SYS:dfx_enable:false --add-section :JSON:/media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/cpp_kernels/simple_vadd/_x.hw.vck190_custom/link/int/krnl_vadd.link.rtd --add-section CLOCK_FREQ_TOPOLOGY:JSON:/media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/cpp_kernels/simple_vadd/_x.hw.vck190_custom/link/int/krnl_vadd.link_xml.rtd --add-section BUILD_METADATA:JSON:/media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/cpp_kernels/simple_vadd/_x.hw.vck190_custom/link/int/krnl_vadd.link_build.rtd --add-section EMBEDDED_METADATA:RAW:/media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/cpp_kernels/simple_vadd/_x.hw.vck190_custom/link/int/krnl_vadd.link.xml --add-section SYSTEM_METADATA:RAW:/media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/cpp_kernels/simple_vadd/_x.hw.vck190_custom/link/int/systemDiagramModelSlrBaseAddress.json --key-value SYS:PlatformVBNV:xilinx.com_vck190_versal_extensible_platform_base_1_0 --output /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/cpp_kernels/simple_vadd/_x.hw.vck190_custom/link/int/krnl_vadd.link.xclbin
INFO: [v++ 60-1454] Run Directory: /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/cpp_kernels/simple_vadd/_x.hw.vck190_custom/link/run_link
XRT Build Version: 2.15.0 (Vitis)
       Build Date: 2023-01-17 15:08:40
          Hash ID: e9fc047c277d2d5b1991962729f4b5ed76110bb6
Creating a default 'in-memory' xclbin image.

Section: 'DEBUG_IP_LAYOUT'(9) was successfully added.
Size   : 1880 bytes
Format : JSON
File   : '/media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/cpp_kernels/simple_vadd/_x.hw.vck190_custom/link/int/debug_ip_layout.rtd'

Section: 'BITSTREAM'(0) was successfully added.
Size   : 2717696 bytes
Format : RAW
File   : '/media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/cpp_kernels/simple_vadd/_x.hw.vck190_custom/link/int/system.pdi'

Section: 'MEM_TOPOLOGY'(6) was successfully added.
Format : JSON
File   : 'mem_topology'

Section: 'IP_LAYOUT'(8) was successfully added.
Format : JSON
File   : 'ip_layout'

Section: 'CONNECTIVITY'(7) was successfully added.
Format : JSON
File   : 'connectivity'
WARNING: Skipping CLOCK_FREQ_TOPOLOGY section for count size is zero.
WARNING: Section 'CLOCK_FREQ_TOPOLOGY' content is empty.  No data in the given JSON file.

Section: 'CLOCK_FREQ_TOPOLOGY'(11) was empty.  No action taken.
Format : JSON
File   : '/media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/cpp_kernels/simple_vadd/_x.hw.vck190_custom/link/int/krnl_vadd.link_xml.rtd'

Section: 'BUILD_METADATA'(14) was successfully added.
Size   : 2406 bytes
Format : JSON
File   : '/media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/cpp_kernels/simple_vadd/_x.hw.vck190_custom/link/int/krnl_vadd.link_build.rtd'

Section: 'EMBEDDED_METADATA'(2) was successfully added.
Size   : 8389 bytes
Format : RAW
File   : '/media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/cpp_kernels/simple_vadd/_x.hw.vck190_custom/link/int/krnl_vadd.link.xml'

Section: 'SYSTEM_METADATA'(22) was successfully added.
Size   : 12040 bytes
Format : RAW
File   : '/media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/cpp_kernels/simple_vadd/_x.hw.vck190_custom/link/int/systemDiagramModelSlrBaseAddress.json'
Successfully wrote (2752555 bytes) to the output file: /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/cpp_kernels/simple_vadd/_x.hw.vck190_custom/link/int/krnl_vadd.link.xclbin
Leaving xclbinutil.
INFO: [v++ 60-1441] [14:30:18] Run run_link: Step xclbinutil: Completed
Time (s): cpu = 00:00:00.58 ; elapsed = 00:00:00.66 . Memory (MB): peak = 449.914 ; gain = 0.000 ; free physical = 21106 ; free virtual = 41727
INFO: [v++ 60-1443] [14:30:18] Run run_link: Step xclbinutilinfo: Started
INFO: [v++ 60-1453] Command Line: xclbinutil --quiet --force --info /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/cpp_kernels/simple_vadd/_x.hw.vck190_custom/link/int/krnl_vadd.link.xclbin.info --input /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/cpp_kernels/simple_vadd/_x.hw.vck190_custom/link/int/krnl_vadd.link.xclbin
INFO: [v++ 60-1454] Run Directory: /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/cpp_kernels/simple_vadd/_x.hw.vck190_custom/link/run_link
INFO: [v++ 60-1441] [14:30:18] Run run_link: Step xclbinutilinfo: Completed
Time (s): cpu = 00:00:00.58 ; elapsed = 00:00:00.61 . Memory (MB): peak = 449.914 ; gain = 0.000 ; free physical = 21000 ; free virtual = 41694
INFO: [v++ 60-1443] [14:30:18] Run run_link: Step generate_sc_driver: Started
INFO: [v++ 60-1453] Command Line: 
INFO: [v++ 60-1454] Run Directory: /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/cpp_kernels/simple_vadd/_x.hw.vck190_custom/link/run_link
INFO: [v++ 60-1441] [14:30:19] Run run_link: Step generate_sc_driver: Completed
Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 449.914 ; gain = 0.000 ; free physical = 20995 ; free virtual = 41689
Check POST-VPL, containing 1 checks, has run: 0 errors
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/cpp_kernels/simple_vadd/_x.hw.vck190_custom/reports/link/system_estimate_krnl_vadd.link.xtxt
INFO: [v++ 82-3844] Successfully added runtime data to ./build_dir.hw.vck190_custom/krnl_vadd.link.xsa
WARNING: [v++ 60-1628] No sd_card image will be generated for Versal platforms. Parameter compiler.addOutputTypes will not be honored.
INFO: [v++ 60-586] Created ./build_dir.hw.vck190_custom/krnl_vadd.link.xsa
INFO: [v++ 60-1307] Run completed. Additional information can be found in:
	Guidance: /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/cpp_kernels/simple_vadd/_x.hw.vck190_custom/reports/link/v++_link_krnl_vadd.link_guidance.html
	Timing Report: /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/cpp_kernels/simple_vadd/_x.hw.vck190_custom/reports/link/imp/impl_1_ext_platform_wrapper_timing_summary_routed.rpt
	Vivado Log: /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/cpp_kernels/simple_vadd/_x.hw.vck190_custom/logs/link/vivado.log
	Steps Log File: /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/cpp_kernels/simple_vadd/_x.hw.vck190_custom/logs/link/link.steps.log

INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/cpp_kernels/simple_vadd/build_dir.hw.vck190_custom/krnl_vadd.link.xsa.link_summary 
INFO: [v++ 60-791] Total elapsed time: 0h 12m 55s
INFO: [v++ 60-1653] Closing dispatch client.
rm -rf run_app.sh
emconfigutil --platform /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/vck190_custom/export/vck190_custom/vck190_custom.xpfm --od ./_x.hw.vck190_custom

****** configutil v2023.1 (64-bit)
  **** SW Build 3860322 on 2023-05-04-06:32:48
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

INFO: [ConfigUtil 60-895]   Target platform: /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/vck190_custom/export/vck190_custom/vck190_custom.xpfm
INFO: [ConfigUtil 60-1578]   This platform contains Xilinx Shell Archive '/media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/vck190_custom/export/vck190_custom/hw/vck190_custom.xsa'
INFO: [ConfigUtil 60-1032] Extracting hardware platform to ./_x.hw.vck190_custom
emulation configuration file `emconfig.json` is created in ./_x.hw.vck190_custom directory 
v++ -p  ./build_dir.hw.vck190_custom/krnl_vadd.link.xsa --save-temps  -t hw --platform /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/vck190_custom/export/vck190_custom/vck190_custom.xpfm --package.out_dir ./package.hw --package.rootfs /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/sw_comp/rootfs.ext4 --package.sd_file /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/sw_comp/Image --package.sd_file xrt.ini --package.sd_file ./run_app.sh --package.sd_file ./simple_vadd --package.sd_file ./_x.hw.vck190_custom/emconfig.json -o ./build_dir.hw.vck190_custom/krnl_vadd.xclbin
Option Map File Used: '/media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/data/vitis/vpp/optMap.xml'

****** v++ v2023.1 (64-bit)
  **** SW Build 3860322 on 2023-05-04-06:32:48
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ package can be found at:
	Reports: /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/cpp_kernels/simple_vadd/_x/reports/package
	Log files: /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/cpp_kernels/simple_vadd/_x/logs/package
Running Dispatch Server on port: 34045
INFO: [v++ 60-1548] Creating build summary session with primary output /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/cpp_kernels/simple_vadd/build_dir.hw.vck190_custom/krnl_vadd.xclbin.package_summary, at Wed Jul 12 14:30:46 2023
INFO: [v++ 60-1315] Creating rulecheck session with output '/media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/cpp_kernels/simple_vadd/_x/reports/package/v++_package_krnl_vadd_guidance.html', at Wed Jul 12 14:30:46 2023
INFO: [v++ 60-895]   Target platform: /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/vck190_custom/export/vck190_custom/vck190_custom.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/vck190_custom/export/vck190_custom/hw/vck190_custom.xsa'
INFO: [v++ 60-2256] Packaging for hardware
INFO: [v++ 82-3881] device architecture set to versal
WARNING: [v++ 82-1147] Kernel image is not specified for linux domain
INFO: [v++ 82-1022] generating /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/cpp_kernels/simple_vadd/package.hw/boot_image.bif
INFO: [v++ 82-3884] generating pdi for arch versal with bif /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/cpp_kernels/simple_vadd/package.hw/boot_image.bif


****** Bootgen v2023.1
  **** Build date : Apr 18 2023-23:27:00
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.


[INFO]   : Bootimage generated successfully

INFO: [v++ 82-1011] creating sd_card directory
INFO: [v++ 82-3528] mkfsimage command run: /media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/scripts/vitis/util/mkfsImage.sh -s /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/cpp_kernels/simple_vadd/package.hw/sd_card/ -o /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/cpp_kernels/simple_vadd/package.hw/sd_card.img -m 1 -e /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/sw_comp/rootfs.ext4
SDCARD_SIZE_KB: 32751
FAT_SDCARD_SIZE: 1048576
FATSIZE:1024
fat_start:63
fat_end:2096639
fat_sector:2096577
ext4_start:0
ext4_sector:3668814
EXT4SIZE:2048
TOTALSIZE:3072
dummy_ext4_sector:525490
sd_card_fat_start:2048
sd_card_ext4_start:2000896
dummy_ext4_start:5669710
2096577+0 records in
2096577+0 records out
1073447424 bytes (1.1 GB, 1.0 GiB) copied, 1.79213 s, 599 MB/s
3668814+0 records in
3668814+0 records out
1878432768 bytes (1.9 GB, 1.7 GiB) copied, 48.0662 s, 39.1 MB/s
525490+0 records in
525490+0 records out
269050880 bytes (269 MB, 257 MiB) copied, 0.410201 s, 656 MB/s
INFO: [v++ 82-10329] EXT4 sd_card image is created.
INFO: [v++ 60-2460] Successfully copied a temporary xclbin to the output xclbin: /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/cpp_kernels/simple_vadd/./build_dir.hw.vck190_custom/krnl_vadd.xclbin
INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/cpp_kernels/simple_vadd/build_dir.hw.vck190_custom/krnl_vadd.xclbin.package_summary 
INFO: [v++ 60-791] Total elapsed time: 0h 1m 8s
INFO: [v++ 60-1653] Closing dispatch client.
make[1]: Leaving directory '/media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/cpp_kernels/simple_vadd'
make -C Vitis_Accel_Examples/aie_kernels/aie_adder/ clean
make[1]: Entering directory '/media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder'
No platform found in path /media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/platforms
No platform found in path /media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/platforms
No platform found in path /media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/platforms
Traceback (most recent call last):
  File "/media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/common/utility/custom_platform_check.py", line 29, in <module>
    data = json.load(desc)
  File "/usr/lib/python2.7/json/__init__.py", line 291, in load
    **kw)
  File "/usr/lib/python2.7/json/__init__.py", line 339, in loads
    return _default_decoder.decode(s)
  File "/usr/lib/python2.7/json/decoder.py", line 364, in decode
    obj, end = self.raw_decode(s, idx=_w(s, 0).end())
  File "/usr/lib/python2.7/json/decoder.py", line 382, in raw_decode
    raise ValueError("No JSON object could be decoded")
ValueError: No JSON object could be decoded
rm -rf ./aie_adder krnl_adder.xclbin/{*sw_emu*,*hw_emu*} 
rm -rf profile_* TempConfig system_estimate.xtxt *.rpt *.csv *.o *.xo *.xpe *.xsa cfg qemu_dts_files emu_qemu_scripts *.db sim *.sh *.a 
rm -rf /src/sw/*.ll /src/pl_kernels/*.ll src/aie/*.ll *v++* .Xil emconfig.json dltmp* xmltmp* *.log *.jou *.wcfg *.wdb *bin* *summary* *.BIN *.bif *.exe Work *.log *.txt 
make[1]: Leaving directory '/media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder'
make -C Vitis_Accel_Examples/aie_kernels/aie_adder/ all TARGET=hw PLATFORM=/media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/vck190_custom/export/vck190_custom/vck190_custom.xpfm HOST_ARCH=aarch64 DEV_ARCH=versal EDGE_COMMON_SW=/media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/sw_comp SYSROOT=/media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/sysroot/sysroots/cortexa72-cortexa53-xilinx-linux
make[1]: Entering directory '/media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder'
/bin/sh: 8: [[: not found
/bin/sh: 8: [[: not found
/bin/sh: 12: [[: not found
/bin/sh: 12: [[: not found
/bin/sh: 12: [[: not found
/bin/sh: 12: [[: not found
/bin/sh: 12: [[: not found
/bin/sh: 12: [[: not found
/bin/sh: 12: [[: not found
/bin/sh: 12: [[: not found
/bin/sh: 12: [[: not found
/bin/sh: 12: [[: not found
/bin/sh: 12: [[: not found
/bin/sh: 12: [[: not found
/bin/sh: 15: [[: not found
/bin/sh: 18: [[: not found
v++ -c -t hw --platform /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/vck190_custom/export/vck190_custom/vck190_custom.xpfm --save-temps -g  -k s2mm src/pl_kernels/s2mm.cpp -o s2mm.xo
Option Map File Used: '/media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/data/vitis/vpp/optMap.xml'

****** v++ v2023.1 (64-bit)
  **** SW Build 3860322 on 2023-05-04-06:32:48
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ compile can be found at:
	Reports: /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/_x/reports/s2mm
	Log files: /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/_x/logs/s2mm
Running Dispatch Server on port: 33001
INFO: [v++ 60-1548] Creating build summary session with primary output /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/s2mm.xo.compile_summary, at Wed Jul 12 14:31:58 2023
INFO: [v++ 60-1315] Creating rulecheck session with output '/media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/_x/reports/s2mm/v++_compile_s2mm_guidance.html', at Wed Jul 12 14:31:58 2023
INFO: [v++ 60-895]   Target platform: /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/vck190_custom/export/vck190_custom/vck190_custom.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/vck190_custom/export/vck190_custom/hw/vck190_custom.xsa'
INFO: [v++ 60-585] Compiling for hardware target
INFO: [v++ 60-423]   Target device: vck190_custom
INFO: [v++ 60-242] Creating kernel: 's2mm'

===>The following messages were generated while  performing high-level synthesis for kernel: s2mm Log file: /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/_x/s2mm/s2mm/vitis_hls.log :
INFO: [v++ 204-61] Pipelining loop 'data_mover'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 71, loop 'data_mover'
INFO: [v++ 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [v++ 200-789] **** Estimated Fmax: 273.97 MHz
INFO: [v++ 60-594] Finished kernel compilation
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/_x/reports/s2mm/system_estimate_s2mm.xtxt
INFO: [v++ 60-586] Created s2mm.xo
INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/s2mm.xo.compile_summary 
INFO: [v++ 60-791] Total elapsed time: 0h 0m 34s
INFO: [v++ 60-1653] Closing dispatch client.
v++ -c -t hw --platform /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/vck190_custom/export/vck190_custom/vck190_custom.xpfm --save-temps -g  -k mm2s src/pl_kernels/mm2s.cpp -o mm2s.xo
Option Map File Used: '/media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/data/vitis/vpp/optMap.xml'

****** v++ v2023.1 (64-bit)
  **** SW Build 3860322 on 2023-05-04-06:32:48
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ compile can be found at:
	Reports: /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/_x/reports/mm2s
	Log files: /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/_x/logs/mm2s
Running Dispatch Server on port: 43705
INFO: [v++ 60-1548] Creating build summary session with primary output /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/mm2s.xo.compile_summary, at Wed Jul 12 14:32:33 2023
INFO: [v++ 60-1315] Creating rulecheck session with output '/media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/_x/reports/mm2s/v++_compile_mm2s_guidance.html', at Wed Jul 12 14:32:33 2023
INFO: [v++ 60-895]   Target platform: /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/vck190_custom/export/vck190_custom/vck190_custom.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/vck190_custom/export/vck190_custom/hw/vck190_custom.xsa'
INFO: [v++ 60-585] Compiling for hardware target
INFO: [v++ 60-423]   Target device: vck190_custom
INFO: [v++ 60-242] Creating kernel: 'mm2s'

===>The following messages were generated while  performing high-level synthesis for kernel: mm2s Log file: /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/_x/mm2s/mm2s/vitis_hls.log :
INFO: [v++ 204-61] Pipelining loop 'data_mover'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 74, loop 'data_mover'
INFO: [v++ 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [v++ 200-789] **** Estimated Fmax: 273.97 MHz
INFO: [v++ 60-594] Finished kernel compilation
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/_x/reports/mm2s/system_estimate_mm2s.xtxt
INFO: [v++ 60-586] Created mm2s.xo
INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/mm2s.xo.compile_summary 
INFO: [v++ 60-791] Total elapsed time: 0h 2m 19s
INFO: [v++ 60-1653] Closing dispatch client.
COMPLETE: Kernels Created.
aiecompiler --platform /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/vck190_custom/export/vck190_custom/vck190_custom.xpfm -include="/media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/include" -include="./src/aie" -include="./data" -include="./" --pl-freq=100 -workdir=./Work --target=hw src/aie/graph.cpp
aietools : /media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools
INFO: [aiecompiler 77-3355] ###[Start]: Reading in platform specification from /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/vck190_custom/export/vck190_custom/vck190_custom.xpfm
INFO: [aiecompiler 55-2053] elapsed time for repository (/media/logictronix03/ML_WORKSPACE/Xilinx/Vivado/2023.1/data/embeddedsw) loading 2 seconds
INFO: [aiecompiler 77-3354] ###[Finish]:  Reading in platform specification from /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/vck190_custom/export/vck190_custom/vck190_custom.xpfm
INFO: [aiecompiler 77-3379] Extracted physical device part from platform is : xcvc1902-vsva2197-2MP-e-S 

****** aietools v2023.1 (64-bit)
  **** SW Build 3855003 on 2023-05-04-23:53:06
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

INFO: [aiecompiler 77-297] Cmd Line : /media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/bin/unwrapped/lnx64.o/aiecompiler --platform /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/vck190_custom/export/vck190_custom/vck190_custom.xpfm -include=/media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/include -include=./src/aie -include=./data -include=./ --pl-freq=100 -workdir=./Work --target=hw src/aie/graph.cpp 
Running Dispatch Server on port: 32885
INFO: [aiecompiler 77-349] Starting Dataflow Frontend with input 'src/aie/graph.cpp'
INFO: [aiecompiler 77-404] Executing Cmd: ${XILINX_VITIS_AIETOOLS}/tps/lnx64/gcc/bin/g++ -E -std=c++17 -D__ADF_FRONTEND__ -D__AIEARCH__=10 -I/media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/include  -I .  -I /media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/include -I ./src/aie -I ./data -I ./ -I ${XILINX_HLS}/include src/aie/graph.cpp > ./Work/temp/graph.ii
INFO: [aiecompiler 77-404] Executing Cmd: graph_preprocessor ./Work/temp/graph.ii -o ./Work/temp/graph.processed.ii -report-core-dump  -- -std=c++17  -ftemplate-depth=2048  -Wno-return-stack-address  -Wno-missing-declarations  -Wno-parentheses-equality  -Wno-shift-negative-value  
INFO: [aiecompiler 77-404] Executing Cmd: ${XILINX_VITIS_AIETOOLS}/tps/lnx64/gcc/bin/g++  -std=c++17  -I .  ./Work/temp/graph.processed.ii -o ./Work/temp/graph.out -L /media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/lib/lnx64.o -g -O0 -Wl,--unresolved-symbols=ignore-all  -Wno-return-stack-address  -Wno-missing-declarations  -lxv_meir_frontend  -lxv_adf_api_frontend 
INFO: [aiecompiler 77-404] Executing Cmd: ./Work/temp/graph.out -I /media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/include -I ./src/aie -I ./data -I ./ -workdir=./Work -aiearch=aie -log-level=1 --pl-axi-lite=0 --enable-multi-layer=0 --disable-dma-autostart=0 --enable-light-cdo=0
INFO: [aiecompiler 77-749] Reading logical device VC1902.json
INFO: [aiecompiler 77-44894] Executing Cmd: aieir_be --time-passes=0  --disable-om-fifo-insertion=false  --logcfg-file=  --trace-plio-width=64  --pl-freq=100  --show-loggers=false  --fast-nonlinearfloats=false  --broadcast-enable-core=true  --high-performance=false  --kernel-address-location=false  --target=hw --swfifo-threshold=40  --single-mm2s-channel=false  --workdir=./Work  --exit-after=complete  --event-trace-config=  --test-iterations=-1  --stacksize=1024  --known-tripcount=false  --platform=/media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/vck190_custom/export/vck190_custom/vck190_custom.xpfm  --event-trace-custom-config=  --output-archive=libadf.a  --write-partitioned-file=true  --schemafile=AIEGraphSchema.json  --disable-multirate=false  --include="/media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/include" --include="./src/aie" --include="./data" --include="./" --fastmath=false  --event-trace-advanced-mapping=0  --lock-fence-mode=0  --enable-reconfig=false  --gen-graph-cleanup=false  --use-canonical-net-names=false  --event-trace-port=gmio --use-phy-shim=true  --xlopt=1  --graph-iterator-event=false  --trace-aiesim-option=0  --mapped-soln-udm=  --optimize-pktids=false  --no-init=false  --adf-api-log-level=2  --num-trace-streams=16  --fast-floats=true  --quiet=false  --exec-timed=0  --routed-soln-udm=  --large-kernel-program=false  --enable-profiling=false  --runtime-opt=false  --part=  --disable-transform-merge-broadcast=false  --verbose=false  --kernel-compile-replacement=  --event-trace-bounding-box=  --heapsize=1024  --logical-arch=  --enable-reconfig-dma-autostart=false  --nodot-graph=false  --disable-dma-autostart=false  --disable-transform-broadcast-split=true  --json=./Work/temp/graph.json
AIEBuild feature license is found.
INFO: [aiecompiler 77-3355] ###[Start]: Reading in platform specification from /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/vck190_custom/export/vck190_custom/vck190_custom.xpfm
INFO: [aiecompiler 55-2053] elapsed time for repository (/media/logictronix03/ML_WORKSPACE/Xilinx/Vivado/2023.1/data/embeddedsw) loading 0 seconds
INFO: [aiecompiler 77-3354] ###[Finish]:  Reading in platform specification from /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/vck190_custom/export/vck190_custom/vck190_custom.xpfm
INFO: [aiecompiler 77-3379] Extracted physical device part from platform is : xcvc1902-vsva2197-2MP-e-S 
INFO: [aiecompiler 77-749] Reading logical device VC1902.json
INFO: [aiecompiler 77-750] Reading physical device xcvc1902-vsva2197-2MP-e-S
INFO: [aiecompiler 21-403] Loading part xcvc1902-vsva2197-2MP-e-S
INFO: [aiecompiler 77-4400] Finish reading physical device xcvc1902-vsva2197-2MP-e-S
INFO: [aiecompiler 77-951] ###Start:Loading Device Part xcvc1902-vsva2197-2MP-e-S
INFO: [aiecompiler 77-950] ###Finish(0u 0s 0w):Loading Device Part xcvc1902-vsva2197-2MP-e-S
INFO: [aiecompiler 77-757] Opening input file: ./Work/temp/graph.json
INFO: [aiecompiler 77-43940] Emitting AIEIr in file: ./Work/temp/graph_aieir_dump.txt
INFO: [aiecompiler 77-656] Processing Graph 'root'
INFO: [aiecompiler 77-404] Executing Cmd: mkdir -p ./Work/aie/ir;
	cd ./Work/aie/ir;
	touch empty.cc;
	chesscc +f +s -p me -P ${XILINX_VITIS_AIETOOLS}/data/versal_prod/lib +Wllvm,-O2,-fno-jump-tables,-femit-all-decls,-fno-discard-value-names,-mllvm,-chess-collapse-struct-types-during-linking=0,-Xclang,-chess-only-info-critical-passes,-g -D__AIENGINE__ -D__AIEARCH__=10 -I ${XILINX_VITIS_AIETOOLS}/data/versal_prod/lib -I ${XILINX_VITIS_AIETOOLS}/data/versal_prod/lib/runtime_cxx/libcxx-lite/include -I ${XILINX_VITIS_AIETOOLS}/data/versal_prod/lib/runtime_cxx/libs/libcxx-9.0.0/include-lite -I ${XILINX_VITIS_AIETOOLS}/data/versal_prod/lib/runtime/include empty.cc -o _header.ll;

Configuration: Release_LLVM
Compiling "empty.cc"
chess-clang -I/media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/data/versal_prod/lib --chess-proc-dir=/media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/data/versal_prod/lib -S -nostdlibinc -D__chess__ -D__tct_release__=2103 -I/media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/data/versal_prod/lib -I/media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/data/versal_prod/lib/runtime_cxx/libcxx-lite/include -I/media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/data/versal_prod/lib/runtime_cxx/libs/libcxx-9.0.0/include-lite -I/media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/data/versal_prod/lib/runtime/include -I/media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/data/versal_prod/lib/runtime_cxx/libcxx-lite/include -I/media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/data/versal_prod/lib/runtime_cxx/libs/libcxx-9.0.0/include-lite -I/media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/data/versal_prod/lib/runtime/include -D__AIENGINE__ -D__AIEARCH__=10 -D__tct_tgt__=221111 -xc++ -O2 -include aie_core.h -std=c++2a -fno-builtin-memcpy -mllvm -disable-lsr -mllvm -replexitval=never -mllvm -enable-load-pre=false -mllvm -chess-disable-add-to-or -mllvm -chess-combine-gep-indices=none -mllvm -chess-disable-fold-phi-of-loads -mllvm -chess-aainfo2chains-algo=4 -mllvm -chess-aggressive-aainfo=false -mllvm -chess-enable-indvarsimplify=0 -fchess-register-c++-static-destructors-as-global-dtors -Werror=return-type -mllvm -chess-disable-cse-across-loopboundary -mllvm -chess-tbaa-detect-common-underlying-object=true -mllvm -chess-protect-llvm-global-reg-access=true -mllvm -chess-enable-c-pragma-protect -O2 -fno-jump-tables -femit-all-decls -fno-discard-value-names -mllvm -chess-collapse-struct-types-during-linking=0 -Xclang -chess-only-info-critical-passes -g empty.cc -o_header.ll -emit-llvm --chess-proc-name=me
Compilation finished successfully (0 errors, 0 warnings)
INFO: [aiecompiler 77-404] Executing Cmd: make -C ./Work/aie/ir -j 8 -f i0_adder.makefile all 2>&1;

make[2]: Entering directory '/media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/Work/aie/ir'
chesscc +f +s -p me -P /media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/data/versal_prod/lib +Wllvm,-O2,-fno-jump-tables,-fno-discard-value-names,-mllvm,-chess-collapse-struct-types-during-linking=0,-Xclang,-chess-only-info-critical-passes,-g -D__AIENGINE__ -D__AIEARCH__=10 -D__LOCK_FENCE_MODE__=0 -DAIE_OPTION_SCALAR_FLOAT_ON_VECTOR -I ../../.. -I /media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/include -I /media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/include -I /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/src/aie -I /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/data -I /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder -I /media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/data/versal_prod/lib/runtime_cxx/libcxx-lite/include -I /media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/data/versal_prod/lib/runtime_cxx/libs/libcxx-9.0.0/include-lite -I /media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/data/versal_prod/lib/runtime/include /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/src/aie/adder.cc -o i0_adder.ll;
Configuration: Release_LLVM
Compiling "adder.cc"
chess-clang -I/media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/data/versal_prod/lib --chess-proc-dir=/media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/data/versal_prod/lib -S -nostdlibinc -D__chess__ -D__tct_release__=2103 -I../../.. -I/media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/include -I/media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/include -I/media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/src/aie -I/media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/data -I/media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder -I/media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/data/versal_prod/lib/runtime_cxx/libcxx-lite/include -I/media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/data/versal_prod/lib/runtime_cxx/libs/libcxx-9.0.0/include-lite -I/media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/data/versal_prod/lib/runtime/include -I/media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/data/versal_prod/lib/runtime_cxx/libcxx-lite/include -I/media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/data/versal_prod/lib/runtime_cxx/libs/libcxx-9.0.0/include-lite -I/media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/data/versal_prod/lib/runtime/include -D__AIENGINE__ -D__AIEARCH__=10 -D__LOCK_FENCE_MODE__=0 -DAIE_OPTION_SCALAR_FLOAT_ON_VECTOR -D__tct_tgt__=221111 -xc++ -O2 -include aie_core.h -std=c++2a -fno-builtin-memcpy -mllvm -disable-lsr -mllvm -replexitval=never -mllvm -enable-load-pre=false -mllvm -chess-disable-add-to-or -mllvm -chess-combine-gep-indices=none -mllvm -chess-disable-fold-phi-of-loads -mllvm -chess-aainfo2chains-algo=4 -mllvm -chess-aggressive-aainfo=false -mllvm -chess-enable-indvarsimplify=0 -fchess-register-c++-static-destructors-as-global-dtors -Werror=return-type -mllvm -chess-disable-cse-across-loopboundary -mllvm -chess-tbaa-detect-common-underlying-object=true -mllvm -chess-protect-llvm-global-reg-access=true -mllvm -chess-enable-c-pragma-protect -O2 -fno-jump-tables -fno-discard-value-names -mllvm -chess-collapse-struct-types-during-linking=0 -Xclang -chess-only-info-critical-passes -g /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/src/aie/adder.cc -oi0_adder.ll -emit-llvm --chess-proc-name=me
Compilation finished successfully (0 errors, 0 warnings)
make[2]: Leaving directory '/media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/Work/aie/ir'
INFO: [aiecompiler 77-404] Executing Cmd: rm -f ./Work/aie/ir/i0_adder.makefile;

INFO: [aiecompiler 77-404] Executing Cmd: 	cd ./Work/aie/ir;
	export XILINX_CARDANO_KERNEL_ANALYSIS_OPTIONS="-spec=i0_adder_spec.json" ;
	${XILINX_VITIS_AIETOOLS}/lnx64.o/tools/clang/bin/opt -S -load-pass-plugin ${XILINX_VITIS_AIETOOLS}/lib/lnx64.o/libLLVMKernelAnalysis.so -passes=kernel_analysis i0_adder.ll > /dev/null;

INFO: [aiecompiler 77-5917] Repetition count for addergraph.adder is 1.
INFO: [aiecompiler 77-43929] DRC Results: 0 Errors
INFO: [aiecompiler 77-281] ###Writing Partition Data To JSON File ./Work/temp/graph_partition.json
INFO: [aiecompiler 18-6359] No Clock Expansion Window constraints config file entry for device xcvc1902.  GCLK Deskew mode will be Off and cannot be enabled via GCLK_DESKEW override.
INFO: [aiecompiler 18-5720] The default GCLK Deskew mode is Off.
INFO: [aiecompiler 77-43966] Post Partition DRC Results: 0 Errors
Starting Vivado AIE Placer. HANENetlist | Checksum 2260355411
AIENetlist | Total Netlist Checksum: 407028869
 ... Nodes in trace graph = 0 ... 
No. of channels in cluster PT0: 3
Check AIE-PRE-MAPPER has run: 0 errors
AIE Initial Checker Successful
AIE Mapper Partitioner succeeded.
INFO: [aiecompiler 47-778] Running Pass 0 of AIE Mapper.
INFO: [aiecompiler 47-777] Running Global placer
ME Global Placer | Checksum: 1322029014
ME Global Placer Run Time: 0.2
INFO: [aiecompiler 47-776] Running Detail placer
ME Detail Placer | Checksum: 408570485
ME Detail Placer Run Time: 0.01
ME Post DP Optimization Run Time: 0
INFO: [aiecompiler 47-116] Mapper found an optimal solution for BufferOptLevel9.
num_aie_cores: 1
num_aie_banks: 1
Check AIE-MAPPER has run: 0 errors
AIE Solution Checker Successful
AIE Mapper Solution Checker succeeded.
Total number of inferred DMAs: 0
Total number of buffer conflicts = 0
Approximate ME WL: 4
Placer Runtime: 0.39
Total Placer Runtime: 0.39
INFO: [aiecompiler 77-280] ###Writing Mapped Data To JSON File ./Work/temp/graph_mapped.json
INFO: [aiecompiler 77-1012] Writing Mapping Information To Constraints File ./Work/temp/graph_aie_mapped.aiecst
INFO: [aiecompiler 77-43944] Entering MAPPING ANALYSIS pass 
INFO: [aiecompiler 77-43959] Mapped filename ./Work/temp/graph_mapped.json
INFO: [aiecompiler 77-4161] Generating AIE shim-constraint file at: ./Work/arch/aie_interface.aieintfcst
INFO: [aiecompiler 77-4165] Opening AIE shim-constraints schema JSON file: /media/logictronix03/ML_WORKSPACE/Xilinx/Vivado/2023.1/data/parts/xilinx/common/noc/schemas/constraints.json
INFO: [aiecompiler 77-43937] Done with MAPPING ANALYSIS pass 
INFO: [aiecompiler 77-310] Generating logical architecture in file ./Work/arch/logical_arch_aie.larch
INFO: [aiecompiler 77-313] Initializing logical architecture from file ./Work/arch/logical_arch_aie.larch
INFO: [aiecompiler 77-43943] Entering INTERPOSER ANALYSIS pass
INFO: [aiecompiler 77-43934] Done with  INTERPOSER ANALYSIS pass
nodeProcessed = 0
Target Part xcvc1902-vsva2197-2MP-e-S 0x42439c0
Create HARTArchHelperV8
Create HARTArchHelperV8
Create HARTArchHelperV10
HARTArchConstsV10::initialize
BOUNCE_MIN_DIST 1, 1
HARTArchConstsV10::initialize - done
New Arch Helper: 0x80bc8b90 for device: 0x42439c0
INFO: [aiecompiler 35-3142] AIE Router building the Nodegraph
FirstActiveCoreTileCol 0 FirstArctiveCoreTileRow 0
FirstActiveCoreTileCol 0 FirstArctiveCoreTileRow 1
INFO: [aiecompiler 35-3197] AIE Router finished building the Nodegraph.
INFO: [aiecompiler 35-3196] AIE Router Nodegraph build cpu time 1.520000 wall time 1.520000
INFO: [aiecompiler 35-3225] AIE Router starting Netlist building.
INFO: [aiecompiler 35-3162] AIE Router creating Pin Mapper
Running AIE Post-Map Finalizer.
Post-Map Finalizer succeeded.
INFO: [aiecompiler 35-3211] AIE Router finished creating Pin Mapper.
INFO: [aiecompiler 35-3212] AIE Router Pin Mapper creation cpu time 0.020000 wall time 0.030000
Number of Horizontal Crossings across a cut: 36
Post Netlist Builder Checksum | NetGraph: 591a3b09 | NumContArr: d8a0c663
INFO: [aiecompiler 35-3182] AIE Router finished building the Netlist.
INFO: [aiecompiler 35-3183] AIE Router Netlist building cpu time 0.050000 wall time 0.060000
INFO: [aiecompiler 35-3223] AIE Router starting Constraint Manager.
Area group:  Contain Routing Rects : {{(0, 1)(49, 8)} {(0, 0)(49, 0)}  containing portions of netIds in this group: { 0 1 2 }
Area group:  Contain Routing Rects : {{(0, 1)(49, 8)} {(0, 0)(49, 0)}  containing portions of netIds in this group: { 0 1 2 }
INFO: [aiecompiler 35-3148] AIE Router finished reading area constraints.
INFO: [aiecompiler 35-3147] AIE Router Constraint Manager cpu time -0.000000 wall time 0.010000
INFO: [aiecompiler 35-3326] AIE Router starting projection of pins
Running AIE Post-Map Finalizer.
Post-Map Finalizer succeeded.
INFO: [aiecompiler 35-3325] AIE Router finished projection of pins
INFO: [aiecompiler 35-3324] AIE Router Projection cpu time -0.000000 wall time -0.000000
INFO: [aiecompiler 35-3224] AIE Router starting Cost Builder.
INFO: [aiecompiler 35-3152] AIE Router finished Cost Builder.
INFO: [aiecompiler 35-3151] AIE Router Cost Builder cpu time -0.000000 wall time -0.000000
INFO: [aiecompiler 35-3226] AIE Router starting to route nets.
Cost Coeffs: m_costCoef 1, m_congCostCoef 0.3, m_iterCostCoef 0.4, m_histCostCoef 3
CostMgr nodeGraph::getClkRgnInfo status: 0
Creating HDRTPinDelayHelperV10 for floorplan 0x77a4b850
HDRTPinDelayHelperV10:: Creating pin delay helper
popping debug nodes from file  set using param route.printExpandDebugNodes
BufferFromBel: sysmem0 on (24,0,0) has: <0,1172>
BufferFromBel: sysmem0 on (24,0,0) has: <globalOffset, fullSize> <0,1184>
Total number of components: 1
No FIFO terms found to need Global ILP, skipping

--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 1
Congestion Report
North Dir Cong Level = 0 Max Cong = 0.333333 No Congested Regions.
South Dir Cong Level = 0 Max Cong = 0.25 No Congested Regions.
East Dir Cong Level = 0 Max Cong = 0 No Congested Regions.
West Dir Cong Level = 0 Max Cong = 0 No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0


INFO: [aiecompiler 35-21] Average Estimated Local Routing Congestion:
 +-----------+-------------+-------------+
 | Direction | Region Size | Utilization |
 +-----------+-------------+-------------+
 | North     | 1 x 1       |      33.33% |
 | South     | 1 x 1       |      25.00% |
 | East      | 1 x 1       |       0.00% |
 | West      | 1 x 1       |       0.00% |
 +-----------+-------------+-------------+

NORTH:
*********************************************************************************************************************************
* 1             * 2             * 3             * 4             * 5             * 6             * 7             * 8             *
*********************************************************************************************************************************
| 30000 (0.67%) | 30000 (0.00%) | 30000 (0.00%) | 30000 (0.00%) | 30000 (0.00%) | 30000 (0.00%) | 30000 (0.00%) | 30000 (0.00%) |
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
SOUTH:
*********************************************************************************************************************************
* 1             * 2             * 3             * 4             * 5             * 6             * 7             * 8             *
*********************************************************************************************************************************
| 20000 (0.50%) | 20000 (0.00%) | 20000 (0.00%) | 20000 (0.00%) | 20000 (0.00%) | 20000 (0.00%) | 20000 (0.00%) | 20000 (0.00%) |
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
EAST:
****************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************
* 1            * 2            * 3            * 4            * 5            * 6            * 7            * 8            * 9            * 10           * 11           * 12           * 13           * 14           * 15           * 16           * 17           * 18           * 19           * 20           * 21           * 22           * 23           * 24           * 25           * 26           * 27           * 28           * 29           * 30           * 31           * 32           * 33           * 34           * 35           * 36           * 37           * 38           * 39           * 40           * 41           * 42           * 43           * 44           * 45           * 46           * 47           * 48           * 49           *
****************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************
| 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) |
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
WEST:
****************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************
* 1            * 2            * 3            * 4            * 5            * 6            * 7            * 8            * 9            * 10           * 11           * 12           * 13           * 14           * 15           * 16           * 17           * 18           * 19           * 20           * 21           * 22           * 23           * 24           * 25           * 26           * 27           * 28           * 29           * 30           * 31           * 32           * 33           * 34           * 35           * 36           * 37           * 38           * 39           * 40           * 41           * 42           * 43           * 44           * 45           * 46           * 47           * 48           * 49           *
****************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************
| 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) |
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
INFO: [aiecompiler 35-3366] Initial Estimated Cut Congestion
NORTH: No Congestion
SOUTH: No Congestion
EAST: No Congestion
WEST: No Congestion


New CongCostCoef: 0.3
New IterCostCoef: 0.4
INFO: [aiecompiler 35-3172] AIE Router is on Global Iteration: 0
INFO: [aiecompiler 35-3130] AIE Router Local Iteration Report: 
    IterNum: 2
    Nets Routed: 0
    Total Expand: 0.000278M
    Total Pop: 0.000173M
    Total Eval: 0.000278M
    Total nodes with num nets overflow: 0
    Total node congestion because of nets: 0
    Total num of over utilized nodes : 0
    Total over utilization : 0

There are no negative slack systems in this design, skipping router balancing
Trace graph pruning is enabled
Found buffer at bel: AIE_MEMGRP_BANK0
INFO: [aiecompiler 35-3329] Trace Net Routing Global Iteration 0
New CongCostCoef: 0.3
New IterCostCoef: 0.4
INFO: [aiecompiler 35-3130] AIE Router Local Iteration Report: 
    IterNum: 2
    Nets Routed: 0
    Total Expand: 0.000278M
    Total Pop: 0.000173M
    Total Eval: 0.000278M
    Total nodes with num nets overflow: 0
    Total node congestion because of nets: 0
    Total num of over utilized nodes : 0
    Total over utilization : 0

Trace net routing converged, total trace nets routed in this phase: 0
INFO: [aiecompiler 35-3130] AIE Router Local Iteration Report: 
    IterNum: 3
    Nets Routed: 0
    Total Expand: 0.000278M
    Total Pop: 0.000173M
    Total Eval: 0.000278M
    Total nodes with num nets overflow: 0
    Total node congestion because of nets: 0
    Total num of over utilized nodes : 0
    Total over utilization : 0

Trace net routing converged, total trace nets routed in this phase: 0
Number of trace nets that were skipped routing: 0
INFO: [aiecompiler 35-3391] Estimated FIFO Congestion
*******************************************
* Type        * Region Size * Utilisation *
*******************************************
| Switch FIFO | 1x1         |  0.00%      |
| DMA FIFO    | 1x1         |  0.00%      |
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~


Post Router Checksum | NetGraph: 27e790f3 | NumContArr: 3a9a311f
INFO: [aiecompiler 35-3220] AIE Router finished routing nets.
INFO: [aiecompiler 35-3219] AIE Router routing cpu time 0.060000 wall time 0.100000
Running AIE Post-Map Finalizer.
Post-Map Finalizer succeeded.
No shared packet switched routing resources used in this design
Total Data net Wirelength is : 3
Total Trace net Wirelength is : 0
INFO: [aiecompiler 35-3252] AIE Router successfully routed all nets.
Total Number of unique Switch FIFOs: 0
Running AIE Post-Map Finalizer.
Post-Map Finalizer succeeded.
Ordered merge post process: Adding BD config broadcast nets
Running AIE Post-Map Finalizer.
Post-Map Finalizer succeeded.
Check AIE-ROUTER has run: 0 errors
Total Router Runtime: 1.74
HDRTPinDelayHelperV10:: Clearing pin delay helper
Releasing pin delay helper for floorplan 0x77a4b850
HDRTPinDelayHelperV10:: Releasing Pin Dly Helper
NodeGraph Released.
DeviceData Released.
INFO: [aiecompiler 77-336] Producing aieshim solution for router in ./Work/arch/aieshim_solution.aiesol
INFO: [aiecompiler 77-4419] Extracted AIE meta data from platform is : ./Work/temp/platform/aieprj_meta_data.json 
INFO: [aiecompiler 77-43942] Entering Dump_Partition_Graph pass 
INFO: [aiecompiler 77-404] Executing Cmd: dot -Tpng ./Work/temp/graph_mapped_post.dot -o ./Work/reports/graph_mapped_post.png
INFO: [aiecompiler 77-43936] Done with Dump_Partition_Graph pass 
INFO: [aiecompiler 77-43909] Analyzing inter-kernel dependencies through control registers: begin
INFO: [aiecompiler 77-43910] Analyzing inter-kernel dependencies through control registers: end
INFO: [aiecompiler 77-43972] Writing proc file ./Work/aie/24_0/src/24_0.cc
INFO: [aiecompiler 77-329] No Global Memory IO Nodes - nothing to do in this pass
INFO: [aiecompiler 77-43946] Entering XPE_Report_Generator pass 
AIE application complexity is LOW (0.0125561).
INFO: [aiecompiler 77-43938] Done with XPE_Report_Generator pass 
INFO: [aiecompiler 77-43951] Generating CHESS Project File for processor at (24,0)
INFO: [aiecompiler 77-43952] Generating Linker script in ./Work/aie/24_0/scripts/24_0.bcf
INFO: [aiecompiler 77-404] Executing Cmd: mkdir -p ./Work/aie/24_0/timestamped_log;

INFO: [aiecompiler 77-404] Executing Cmd: make -C ./Work/aie -O -j 8 -f 24_0.llgen.Makefile all 2>&1;

make[2]: Entering directory '/media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/Work/aie'
chesscc +f +s -p me -P /media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/data/versal_prod/lib +P 4  +Wllvm,-O2,-fno-jump-tables,-fno-discard-value-names,-mllvm,-chess-collapse-struct-types-during-linking=0,-Xclang,-chess-only-info-critical-passes,-g -D__AIENGINE__ -D__AIEARCH__=10 -D__LOCK_FENCE_MODE__=0 -DAIE_OPTION_SCALAR_FLOAT_ON_VECTOR -I ../.. -I /media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/include -I /media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/include -I /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/src/aie -I /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/data -I /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder -I /media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/data/versal_prod/lib/runtime_cxx/libcxx-lite/include -I /media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/data/versal_prod/lib/runtime_cxx/libs/libcxx-9.0.0/include-lite -I /media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/data/versal_prod/lib/runtime/include /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/Work/aie/24_0/src/24_0.cc +Wllvm,-Xclang,-mlink-bitcode-file,-Xclang,ir/i0_adder.ll -o ir/24_0_orig.ll;
Configuration: Release_LLVM
Compiling "24_0.cc"
chess-clang -I/media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/data/versal_prod/lib --chess-proc-dir=/media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/data/versal_prod/lib -S -nostdlibinc -D__chess__ -D__tct_release__=2103 -I../.. -I/media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/include -I/media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/include -I/media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/src/aie -I/media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/data -I/media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder -I/media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/data/versal_prod/lib/runtime_cxx/libcxx-lite/include -I/media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/data/versal_prod/lib/runtime_cxx/libs/libcxx-9.0.0/include-lite -I/media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/data/versal_prod/lib/runtime/include -I/media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/data/versal_prod/lib/runtime_cxx/libcxx-lite/include -I/media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/data/versal_prod/lib/runtime_cxx/libs/libcxx-9.0.0/include-lite -I/media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/data/versal_prod/lib/runtime/include -D__AIENGINE__ -D__AIEARCH__=10 -D__LOCK_FENCE_MODE__=0 -DAIE_OPTION_SCALAR_FLOAT_ON_VECTOR -D__tct_tgt__=221111 -xc++ -O2 -include aie_core.h -std=c++2a -fno-builtin-memcpy -mllvm -disable-lsr -mllvm -replexitval=never -mllvm -enable-load-pre=false -mllvm -chess-disable-add-to-or -mllvm -chess-combine-gep-indices=none -mllvm -chess-disable-fold-phi-of-loads -mllvm -chess-aainfo2chains-algo=4 -mllvm -chess-aggressive-aainfo=false -mllvm -chess-enable-indvarsimplify=0 -fchess-register-c++-static-destructors-as-global-dtors -Werror=return-type -mllvm -chess-disable-cse-across-loopboundary -mllvm -chess-tbaa-detect-common-underlying-object=true -mllvm -chess-protect-llvm-global-reg-access=true -mllvm -chess-enable-c-pragma-protect -O2 -fno-jump-tables -fno-discard-value-names -mllvm -chess-collapse-struct-types-during-linking=0 -Xclang -chess-only-info-critical-passes -g -Xclang -mlink-bitcode-file -Xclang ir/i0_adder.ll /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/Work/aie/24_0/src/24_0.cc -oir/24_0_orig.ll -emit-llvm --chess-proc-name=me
Compilation finished successfully (0 errors, 0 warnings)
/media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/lnx64.o/tools/clang/bin/opt -S -load-pass-plugin=/media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/lib/lnx64.o/libLLVMXLOpt.so -passes=xlopt ir/24_0_orig.ll -o ir/24_0.ll 2> 24_0/xlopt.log;
make[2]: Leaving directory '/media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/Work/aie'
make[2]: Entering directory '/media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/Work/aie'
/media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/lnx64.o/tools/clang/bin/opt -S ir/24_0.ll -o ir/24_0.ll 2>/dev/null;
make[2]: Leaving directory '/media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/Work/aie'
INFO: [aiecompiler 77-404] Executing Cmd: rm -f ./Work/aie/24_0.llgen.Makefile;

INFO: [aiecompiler 77-404] Executing Cmd: make -C ./Work/aie -O -j 8 -f 24_0.elfgen.Makefile all 2>&1;

make[2]: Entering directory '/media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/Work/aie'
set -o pipefail; (chessmk  -C Release_LLVM -P /media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/data/versal_prod/lib +P 4  -DDEPLOYMENT_ELF=1 -D__LOCK_FENCE_MODE__=0 -DAIE_OPTION_SCALAR_FLOAT_ON_VECTOR  +o ../Release 24_0/scripts/24_0.prx) 2>&1 |& tee -a 24_0/24_0.log 24_0/timestamped_log/24_0-2023-07-12-14-36-05.log
Configuration: Release_LLVM
Compiling "24_0.ll"
chess-clang -I/media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/data/versal_prod/lib --chess-proc-dir=/media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/data/versal_prod/lib -S -nostdlibinc -D__chess__ -D__tct_release__=2103 -g -I/media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/include -I. -I./data -I./src/aie -I/media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/. -I/media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/. -I/media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/./data -I/media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/./src/aie -I/media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/include -I/media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/include -I/media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/data/versal_prod/lib/runtime_cxx/libcxx-lite/include -I/media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/data/versal_prod/lib/runtime_cxx/libs/libcxx-9.0.0/include-lite -I/media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/data/versal_prod/lib/runtime/include -D__AIENGINE__ -D__AIEARCH__=10 -DDEPLOYMENT_ELF=1 -D__LOCK_FENCE_MODE__=0 -DAIE_OPTION_SCALAR_FLOAT_ON_VECTOR -D__tct_tgt__=221111 -O2 -include aie_core.h -std=c++2a -fno-builtin-memcpy -mllvm -disable-lsr -mllvm -replexitval=never -mllvm -enable-load-pre=false -mllvm -chess-disable-add-to-or -mllvm -chess-combine-gep-indices=none -mllvm -chess-disable-fold-phi-of-loads -mllvm -chess-aainfo2chains-algo=4 -mllvm -chess-aggressive-aainfo=false -mllvm -chess-enable-indvarsimplify=0 -fchess-register-c++-static-destructors-as-global-dtors -Werror=return-type -mllvm -chess-disable-cse-across-loopboundary -mllvm -chess-tbaa-detect-common-underlying-object=true -mllvm -chess-protect-llvm-global-reg-access=true -mllvm -chess-enable-c-pragma-protect -fno-jump-tables -fno-discard-value-names -mllvm -chess-collapse-struct-types-during-linking=0 ../../ir/24_0.ll -o../Release/chesswork/24_0.sfg --chess-proc-name=me
chess-clang: warning: argument unused during compilation: '-I /media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/data/versal_prod/lib' [-Wunused-command-line-argument]
chess-clang: warning: argument unused during compilation: '-I /media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/include' [-Wunused-command-line-argument]
chess-clang: warning: argument unused during compilation: '-I .' [-Wunused-command-line-argument]
chess-clang: warning: argument unused during compilation: '-I ./data' [-Wunused-command-line-argument]
chess-clang: warning: argument unused during compilation: '-I ./src/aie' [-Wunused-command-line-argument]
chess-clang: warning: argument unused during compilation: '-I /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/.' [-Wunused-command-line-argument]
chess-clang: warning: argument unused during compilation: '-I /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/.' [-Wunused-command-line-argument]
chess-clang: warning: argument unused during compilation: '-I /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/./data' [-Wunused-command-line-argument]
chess-clang: warning: argument unused during compilation: '-I /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/./src/aie' [-Wunused-command-line-argument]
chess-clang: warning: argument unused during compilation: '-I /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/include' [-Wunused-command-line-argument]
chess-clang: warning: argument unused during compilation: '-I /media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/include' [-Wunused-command-line-argument]
chess-clang: warning: argument unused during compilation: '-I /media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/data/versal_prod/lib/runtime_cxx/libcxx-lite/include' [-Wunused-command-line-argument]
chess-clang: warning: argument unused during compilation: '-I /media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/data/versal_prod/lib/runtime_cxx/libs/libcxx-9.0.0/include-lite' [-Wunused-command-line-argument]
chess-clang: warning: argument unused during compilation: '-I /media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/data/versal_prod/lib/runtime/include' [-Wunused-command-line-argument]
chess-clang: warning: argument unused during compilation: '-include aie_core.h' [-Wunused-command-line-argument]
noodle -I/media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/data/versal_prod/lib -I/media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/data/versal_prod/lib/isg -I/media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/include -I. -I./data -I./src/aie -I/media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/. -I/media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/. -I/media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/./data -I/media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/./src/aie -I/media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/include -I/media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/include -I/media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/data/versal_prod/lib/runtime_cxx/libcxx-lite/include -I/media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/data/versal_prod/lib/runtime_cxx/libs/libcxx-9.0.0/include-lite -I/media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/data/versal_prod/lib/runtime/include -D__AIENGINE__ -D__AIEARCH__=10 -DDEPLOYMENT_ELF=1 -D__LOCK_FENCE_MODE__=0 -DAIE_OPTION_SCALAR_FLOAT_ON_VECTOR -D__tct_tgt__=221111 +Oitm -iaie_core.h +Sinl +Olbb=200 +Opmsa +NOpld +Olzyinl +w../Release/chesswork ../Release/chesswork/24_0.sfg +Q1=+Sinl,+Olbb=200,+Opmsa,+NOpld,+Olzyinl +Q2=+Sinl,+Olbb=200,+Opmsa,+NOpld,+Olzyinl +Q3=+Sinl,+Olbb=1000,+Opmsa,+NOpld,+Olzyinl +Qfast=+Sinl,+Olbb=1000,+Opmsa,+NOpld,+Olzyinl,+Opfp +Qs=+Sinl,+Olbb=200,+Opmsa,+NOpld,+Olzyinl +Qz=+Sinl,+Olbb=200,+Opmsa,+NOpld,+Olzyinl me
chess-backend 24_0-F_Z9aie_adderP12input_streamIiES1_P13output_streamIiE_ me /media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/data/versal_prod/lib +H/media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/data/versal_prod/lib/elongation -x --print-subtools --cosel -m +ef -M3 -S1024 --amnesia -p12 -q2 -eAM -rCLH -fR=2 +Oexcf +Oearly-fanout-complex +Odhls -Ono-prune-mappings +Oexcc +Oprefer-local-reg-moves -Ono-collapse-bundles --mist1 -k110 --showcolor -b --mist2 +Omodo -k110 +Omsbr=2000 +Opnll +A +pnopALU +pnopLDA +pnopLDB +pnopSTS +pnopVEC +Ofexm +Onzmem +Ono-mapping-backtracking +Oalways-check-exec-paths +Omodulo-scheduling-minimize-folding-index +Omodulo-scheduling-lookahead-critical-transitory-class=AcqLdaRsrc_ID,AcqLdbRsrc_ID:2 +Odisable-spill-instr-class=LR_short_spill +Odisaggr-record-accesses --tale -g -D__AIENGINE__ -D__AIEARCH__=10 -DDEPLOYMENT_ELF=1 -D__LOCK_FENCE_MODE__=0 -DAIE_OPTION_SCALAR_FLOAT_ON_VECTOR -D__tct_tgt__=221111 -V24_0 -L
chess-backend --gvt me /media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/data/versal_prod/lib +H/media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/data/versal_prod/lib/elongation --tale -g -D__AIENGINE__ -D__AIEARCH__=10 -DDEPLOYMENT_ELF=1 -D__LOCK_FENCE_MODE__=0 -DAIE_OPTION_SCALAR_FLOAT_ON_VECTOR -D__tct_tgt__=221111 -V24_0 -L
NOTICE : reserve 2 fields of register R in leaf loops (to favor software pipelining)

--cosel -m +ef -M3 -S1024 --common 24_0-F_Z9aie_adderP12input_streamIiES1_P13output_streamIiE_ me /media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/data/versal_prod/lib +H/media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/data/versal_prod/lib/elongation -x
--amnesia -p12 -q2 -eAM -rCLH -fR=2 +Oexcf +Oearly-fanout-complex +Odhls -Ono-prune-mappings +Oexcc +Oprefer-local-reg-moves -Ono-collapse-bundles --common 24_0-F_Z9aie_adderP12input_streamIiES1_P13output_streamIiE_ me /media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/data/versal_prod/lib +H/media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/data/versal_prod/lib/elongation -x
--mist1 -k110 --common 24_0-F_Z9aie_adderP12input_streamIiES1_P13output_streamIiE_ me /media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/data/versal_prod/lib +H/media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/data/versal_prod/lib/elongation -x
--showcolor -b --common 24_0-F_Z9aie_adderP12input_streamIiES1_P13output_streamIiE_ me /media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/data/versal_prod/lib +H/media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/data/versal_prod/lib/elongation -x
--mist2 +Omodo -k110 +Omsbr=2000 +Opnll +A +pnopALU +pnopLDA +pnopLDB +pnopSTS +pnopVEC +Ofexm +Onzmem +Ono-mapping-backtracking +Oalways-check-exec-paths +Omodulo-scheduling-minimize-folding-index +Omodulo-scheduling-lookahead-critical-transitory-class=AcqLdaRsrc_ID,AcqLdbRsrc_ID:2 +Odisable-spill-instr-class=LR_short_spill +Odisaggr-record-accesses --common 24_0-F_Z9aie_adderP12input_streamIiES1_P13output_streamIiE_ me /media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/data/versal_prod/lib +H/media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/data/versal_prod/lib/elongation -x
--tale -g -D__AIENGINE__ -D__AIEARCH__=10 -DDEPLOYMENT_ELF=1 -D__LOCK_FENCE_MODE__=0 -DAIE_OPTION_SCALAR_FLOAT_ON_VECTOR -D__tct_tgt__=221111 -V24_0 -L --common 24_0-F_Z9aie_adderP12input_streamIiES1_P13output_streamIiE_ me /media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/data/versal_prod/lib +H/media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/data/versal_prod/lib/elongation -x
chess-backend 24_0-F_main_ me /media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/data/versal_prod/lib +H/media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/data/versal_prod/lib/elongation -x --print-subtools --cosel -m +ef -M3 -S1024 --amnesia -p12 -q2 -eAM -rCLH -fR=2 +Oexcf +Oearly-fanout-complex +Odhls -Ono-prune-mappings +Oexcc +Oprefer-local-reg-moves -Ono-collapse-bundles --mist1 -k110 --showcolor -b --mist2 +Omodo -k110 +Omsbr=2000 +Opnll +A +pnopALU +pnopLDA +pnopLDB +pnopSTS +pnopVEC +Ofexm +Onzmem +Ono-mapping-backtracking +Oalways-check-exec-paths +Omodulo-scheduling-minimize-folding-index +Omodulo-scheduling-lookahead-critical-transitory-class=AcqLdaRsrc_ID,AcqLdbRsrc_ID:2 +Odisable-spill-instr-class=LR_short_spill +Odisaggr-record-accesses --tale -g -D__AIENGINE__ -D__AIEARCH__=10 -DDEPLOYMENT_ELF=1 -D__LOCK_FENCE_MODE__=0 -DAIE_OPTION_SCALAR_FLOAT_ON_VECTOR -D__tct_tgt__=221111 -V24_0 -L
NOTICE : reserve 2 fields of register R in leaf loops (to favor software pipelining)

--cosel -m +ef -M3 -S1024 --common 24_0-F_main_ me /media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/data/versal_prod/lib +H/media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/data/versal_prod/lib/elongation -x
--amnesia -p12 -q2 -eAM -rCLH -fR=2 +Oexcf +Oearly-fanout-complex +Odhls -Ono-prune-mappings +Oexcc +Oprefer-local-reg-moves -Ono-collapse-bundles --common 24_0-F_main_ me /media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/data/versal_prod/lib +H/media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/data/versal_prod/lib/elongation -x
--mist1 -k110 --common 24_0-F_main_ me /media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/data/versal_prod/lib +H/media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/data/versal_prod/lib/elongation -x
--showcolor -b --common 24_0-F_main_ me /media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/data/versal_prod/lib +H/media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/data/versal_prod/lib/elongation -x
--mist2 +Omodo -k110 +Omsbr=2000 +Opnll +A +pnopALU +pnopLDA +pnopLDB +pnopSTS +pnopVEC +Ofexm +Onzmem +Ono-mapping-backtracking +Oalways-check-exec-paths +Omodulo-scheduling-minimize-folding-index +Omodulo-scheduling-lookahead-critical-transitory-class=AcqLdaRsrc_ID,AcqLdbRsrc_ID:2 +Odisable-spill-instr-class=LR_short_spill +Odisaggr-record-accesses --common 24_0-F_main_ me /media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/data/versal_prod/lib +H/media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/data/versal_prod/lib/elongation -x
--tale -g -D__AIENGINE__ -D__AIEARCH__=10 -DDEPLOYMENT_ELF=1 -D__LOCK_FENCE_MODE__=0 -DAIE_OPTION_SCALAR_FLOAT_ON_VECTOR -D__tct_tgt__=221111 -V24_0 -L --common 24_0-F_main_ me /media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/data/versal_prod/lib +H/media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/data/versal_prod/lib/elongation -x
bridge -I/media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/data/versal_prod/lib -I/media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/data/versal_prod/lib/isg -i -g -I/media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/include -I../../scripts/. -I../../scripts/./data -I../../scripts/./src/aie -I/media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/. -I/media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/. -I/media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/./data -I/media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/./src/aie -I/media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/include -I/media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/include -I/media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/data/versal_prod/lib/runtime_cxx/libcxx-lite/include -I/media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/data/versal_prod/lib/runtime_cxx/libs/libcxx-9.0.0/include-lite -I/media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/data/versal_prod/lib/runtime/include -D__AIENGINE__ -D__AIEARCH__=10 -DDEPLOYMENT_ELF=1 -D__LOCK_FENCE_MODE__=0 -DAIE_OPTION_SCALAR_FLOAT_ON_VECTOR -D__tct_tgt__=221111 24_0.objlist -o../24_0.o -pme
darts -I/media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/data/versal_prod/lib -d -h -I/media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/include -I. -I./data -I./src/aie -I/media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/. -I/media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/. -I/media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/./data -I/media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/./src/aie -I/media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/include -I/media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/include -I/media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/data/versal_prod/lib/runtime_cxx/libcxx-lite/include -I/media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/data/versal_prod/lib/runtime_cxx/libs/libcxx-9.0.0/include-lite -I/media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/data/versal_prod/lib/runtime/include -D__AIENGINE__ -D__AIEARCH__=10 -DDEPLOYMENT_ELF=1 -D__LOCK_FENCE_MODE__=0 -DAIE_OPTION_SCALAR_FLOAT_ON_VECTOR -D__tct_tgt__=221111 -L +Ihex +nanno ../Release/24_0.o me
Linking "../Release/24_0"
bridge -o../Release/24_0 ../Release/24_0.o -I/media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/data/versal_prod/lib -I/media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/data/versal_prod/lib/isg -g -I/media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/include -I. -I./data -I./src/aie -I/media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/. -I/media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/. -I/media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/./data -I/media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/./src/aie -I/media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/include -I/media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/include -I/media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/data/versal_prod/lib/runtime_cxx/libcxx-lite/include -I/media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/data/versal_prod/lib/runtime_cxx/libs/libcxx-9.0.0/include-lite -I/media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/data/versal_prod/lib/runtime/include -D__AIENGINE__ -D__AIEARCH__=10 -DDEPLOYMENT_ELF=1 -D__LOCK_FENCE_MODE__=0 -DAIE_OPTION_SCALAR_FLOAT_ON_VECTOR -D__tct_tgt__=221111 -c24_0.bcf -L/media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/data/versal_prod/lib/Release -L/media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/data/versal_prod/lib/runtime/lib/Release -L/media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/data/versal_prod/lib/softfloat/lib/Release -L/media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/data/versal_prod/lib/runtime_cxx/libcxx-lite/lib/Release_LLVM -lme -lc -lm -lc++lite -lsoftfloat -S -export-locals -yMSMEM,SSMEM,SSMEM_tlast,WSSMEM_tlast,SSMEM_nb_sc,MSMEM_nb_sc -iconfig extra_memories.bcf -m -fC -fS -fH +m -T +work ../Release/chesswork -pme
darts -I/media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/data/versal_prod/lib -d -h -I/media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/include -I. -I./data -I./src/aie -I/media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/. -I/media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/. -I/media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/./data -I/media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/./src/aie -I/media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/include -I/media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/include -I/media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/data/versal_prod/lib/runtime_cxx/libcxx-lite/include -I/media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/data/versal_prod/lib/runtime_cxx/libs/libcxx-9.0.0/include-lite -I/media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/data/versal_prod/lib/runtime/include -D__AIENGINE__ -D__AIEARCH__=10 -DDEPLOYMENT_ELF=1 -D__LOCK_FENCE_MODE__=0 -DAIE_OPTION_SCALAR_FLOAT_ON_VECTOR -D__tct_tgt__=221111 -L +Ihex +nanno +u ../Release/24_0 me
Compilation finished successfully (0 errors, 15 warnings)
set -o pipefail; (coreverify -obj 24_0 -s 1024 -pm 16384) 2>&1 |& tee -a 24_0/24_0.log 24_0/timestamped_log/24_0-2023-07-12-14-36-05.log
/media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/bin/unwrapped/lnx64.o/coreverify -obj 24_0 -s 1024 -pm 16384
(readelf --debug-dump=decodedline 24_0/Release/24_0 >> 24_0/Release/24_0.txt)
make[2]: Leaving directory '/media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/Work/aie'
INFO: [aiecompiler 77-404] Executing Cmd: rm -f ./Work/aie/24_0.elfgen.Makefile;

DEBUG: CControlProgramMaker: adfApiLogLevel = 2
INFO: [aiecompiler 77-43879] ### Compiling PL Block ps_i4
INFO: [aiecompiler 77-43964] Opened file : ./Work/ps/c_rts/systemC/generated-source/genwrapper_for_ps_i4.cpp
INFO: [aiecompiler 77-404] Executing Cmd: make -C ./Work/ps/c_rts/systemC -f Makefile all
make[2]: Entering directory '/media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/Work/ps/c_rts/systemC'
(rm -rf generated-objects/*)
(export LD_LIBRARY_PATH=/media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/lib/lnx64.o:/media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/tps/lnx64/python-3.8.3/lib:/media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/lib/lnx64.o/Ubuntu:/media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/lib/lnx64.o:/media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/lib/lnx64.o:/media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/tps/lnx64/gcc/lib64/:/media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/tps/lnx64/python-3.8.3/lib:/media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/lib/lnx64.o/Ubuntu:/media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/lib/lnx64.o:/media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/tps/lnx64/gcc/lib64:/media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/bin/../lnx64/tools/dot/lib:/media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/bin/../lnx64/tools/dot/lib;"/media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/tps/lnx64/gcc/bin/g++" -fPIC -fpermissive -c -std=c++17 -D__AIEARCH__=10 -D__LOCK_FENCE_MODE__=0 -DAIE_OPTION_SCALAR_FLOAT_ON_VECTOR -Wno-deprecated-declarations -DSC_INCLUDE_DYNAMIC_PROCESSES -D__AIESIM__ -D__PS_INIT_AIE__ -DXAIE_DEBUG -Og -flto -D main\(...\)=ps_main\(...\) -I/media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/include -I/media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/include/drivers/aiengine -I/media/logictronix03/ML_WORKSPACE/Xilinx/Vitis_HLS/2023.1/include -I/media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/tps/lnx64/gcc/include/c++/8.3.0 -I/media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/tps/lnx64/gcc/include/c++/8.3.0/backward -I/media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/tps/lnx64/gcc/include/c++/8.3.0/x86_64-pc-linux-gnu -I/media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/data/osci_systemc/include -I/media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/tps/boost_1_72_0 -I. -I. -I/media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/include/xtlm/include -I/media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/include/common_cpp/common_cpp_v1_0/include -I ../../../../  -I /media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/include  -I ../../../.././src/aie  -I ../../../.././data  -I ../../../.././ -o "generated-objects/genwrapper_for_ps_i4.o" generated-source/genwrapper_for_ps_i4.cpp) 
(/media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/tps/lnx64/gcc/bin/g++ -o "generated-objects/ps_i4.so" generated-objects/genwrapper_for_ps_i4.o -Wl,--as-needed -shared -lxaiengine -lxioutils -ladf_api -lsystemc -lxtlm -flto -L /media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/lib/lnx64.o -L/media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/data/osci_systemc/lib/lnx64)
make[2]: Leaving directory '/media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/Work/ps/c_rts/systemC'
INFO: [aiecompiler 77-43964] Opened file : ./Work/ps/cdo/generated-source/cdo_main.cpp
INFO: [aiecompiler 77-43964] Opened file : ./Work/ps/cdo/generated-source/gen_cdo.cpp
INFO: [aiecompiler 77-43964] Opened file : ./Work/ps/cdo/generated-source/gen_cdo.h
INFO: [aiecompiler 77-43964] Opened file : ./Work/ps/cdo/generateAIEConfig
INFO: [aiecompiler 77-43964] Opened file : ./Work/ps/cdo/Makefile
INFO: [aiecompiler 77-404] Executing Cmd: make -C ./Work/ps/cdo -f Makefile all
make[2]: Entering directory '/media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/Work/ps/cdo'
(rm -rf generated-objects/*  *.bin)
(/media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/tps/lnx64/gcc/bin/g++ -fPIC -c -std=c++17 -I /media/logictronix03/ML_WORKSPACE/Xilinx/Vivado/2023.1/include  -D__LOCK_FENCE_MODE__=0 -DAIE_OPTION_SCALAR_FLOAT_ON_VECTOR -Wno-deprecated-declarations -D__AIESIM__ -D__CDO__ -D__PS_INIT_AIE__ -Og -flto -I /media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/include -I /media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/include/adf -I /media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/tps/lnx64/gcc/include/c++/6.2.0 -I /media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/tps/lnx64/gcc/include/c++/6.2.0/backward -I /media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/tps/lnx64/gcc/include/c++/6.2.0/x86_64-pc-linux-gnu -I /media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/include/common_cpp/common_cpp_v1_0/include -I /media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/include/drivers/aiengine -I . -I . -I ../../../  -I /media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/include  -I ../../.././src/aie  -I ../../.././data  -I ../../.././ -o "generated-objects/gen_cdo.o" "generated-source/gen_cdo.cpp")
(/media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/tps/lnx64/gcc/bin/g++ -fPIC -c -std=c++17 -I . -I /media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/include -o "generated-objects/cdo_main.o" "generated-source/cdo_main.cpp")
(/media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/tps/lnx64/gcc/bin/g++ -o "generated-objects/cdo_main.out" generated-objects/gen_cdo.o generated-objects/cdo_main.o -Wl,--allow-shlib-undefined -L /media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/lib/lnx64.o -lcdo_driver -lxioutils -lxaiengine -ladf_api -Wl,-R/media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/tps/lnx64/gcc/lib64 )
(./generateAIEConfig)
Initializing AIE driver...
Initializing ADF API...
XAIEFAL: INFO: Resource group Avail is created.
XAIEFAL: INFO: Resource group Static is created.
XAIEFAL: INFO: Resource group Generic is created.
Generating: /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/Work/ps/cdo/aie_cdo_reset.bin
Generating: /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/Work/ps/cdo/aie_cdo_clock_gating.bin
Generating: /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/Work/ps/cdo/aie_cdo_mem_clear.bin
Generating: /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/Work/ps/cdo/aie_cdo_error_handling.bin
Generating: /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/Work/ps/cdo/aie_cdo_elfs.bin
Loading elfs of graph addergraph...
Generating: /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/Work/ps/cdo/aie_cdo_init.bin
Initializing graph addergraph...
Resetting cores of graph addergraph...
Configuring DMAs of graph addergraph...
Configuring PL-Interface for graph addergraph...
Generating: /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/Work/ps/cdo/aie_cdo_enable.bin
Enabling core(s) of graph addergraph...
Generating: /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/Work/ps/cdo/aie_cdo_debug.bin
Putting core(s) of graph addergraph on halt state for debugging...
make[2]: Leaving directory '/media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/Work/ps/cdo'
INFO: [aiecompiler 77-5857] Start building AIE IP
INFO: [aiecompiler 77-5855] Number of AIE IP ports are : 3
INFO: [aiecompiler 77-5848] Added port on AIE IP: S00_AXIS  -->  DataIn0
INFO: [aiecompiler 77-5848] Added port on AIE IP: S01_AXIS  -->  DataIn1
INFO: [aiecompiler 77-5848] Added port on AIE IP: M00_AXIS  -->  DataOut
INFO: [aiecompiler 77-5850] Done building AIE IP
INFO: [aiecompiler 77-43941] Entering Compiler Report Generator pass 
INFO: [aiecompiler 77-43883] ####Writing Placement For Nodes 
INFO: [aiecompiler 77-43935] Done with AIE Tools Report Generator pass 
INFO: [aiecompiler 77-43881] ### Entering Packager pass
INFO: [aiecompiler 77-1083] Adding hardware components under: ./Work/temp/hw.o 
INFO: [aiecompiler 77-1085] Adding software components under: ./Work/temp/sw.o 
INFO: [aiecompiler 77-5380] Adding config components under: ./Work/temp/cfg.o
INFO: [aiecompiler 77-1086] Generating hand-off archive: libadf.a
/media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/tps/lnx64/gcc/bin/ar: creating libadf.a
INFO: [aiecompiler 77-43880] ### Done with Packager pass (0 secs)
AIEBuild feature license is released.
INFO: [aiecompiler 77-44877] Run completed. Find additional information in:
	Guidance: ./Work/reports/guidance.html

INFO: [aiecompiler 77-44878] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run: 
	vitis_analyzer ./Work/graph.aiecompile_summary

Compilation Complete
(WARNING:0, CRITICAL-WARNING:0, ERROR:0)
COMPLETE: libadf.a created.
v++ -l --platform /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/vck190_custom/export/vck190_custom/vck190_custom.xpfm s2mm.xo mm2s.xo  libadf.a -t hw --save-temps -g --config system.cfg -o adder.xsa || (echo "task: [xclbin] failed error code: $?"; exit 1)       
Option Map File Used: '/media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/data/vitis/vpp/optMap.xml'

****** v++ v2023.1 (64-bit)
  **** SW Build 3860322 on 2023-05-04-06:32:48
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ link can be found at:
	Reports: /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/_x/reports/link
	Log files: /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/_x/logs/link
Running Dispatch Server on port: 35285
INFO: [v++ 60-1548] Creating build summary session with primary output /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/adder.xsa.link_summary, at Wed Jul 12 14:36:45 2023
INFO: [v++ 60-1315] Creating rulecheck session with output '/media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/_x/reports/link/v++_link_adder_guidance.html', at Wed Jul 12 14:36:45 2023
INFO: [v++ 60-895]   Target platform: /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/vck190_custom/export/vck190_custom/vck190_custom.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/vck190_custom/export/vck190_custom/hw/vck190_custom.xsa'
INFO: [v++ 60-629] Linking for hardware target
INFO: [v++ 60-423]   Target device: vck190_custom
INFO: [v++ 60-1332] Run 'run_link' status: Not started
INFO: [v++ 60-1443] [14:36:46] Run run_link: Step system_link: Started
INFO: [v++ 60-1453] Command Line: system_link --xo /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/s2mm.xo --xo /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/mm2s.xo -keep /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/.Xil/v++-190258-logictronix03-System-Product-Name/a0/hw.o --config /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/_x/link/int/syslinkConfig.ini --xpfm /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/vck190_custom/export/vck190_custom/vck190_custom.xpfm --target hw --output_dir /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/_x/link/int --temp_dir /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/_x/link/sys_link
INFO: [v++ 60-1454] Run Directory: /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/_x/link/run_link
INFO: [SYSTEM_LINK 82-128] Extracting .o file /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/.Xil/v++-190258-logictronix03-System-Product-Name/a0/hw.o
INFO: [SYSTEM_LINK 82-38] [14:36:46] aieshim_validator started: /media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/bin/aieshim_validator -x /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/_x/link/sys_link/aie/shim_validation -g /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/_x/link/sys_link/aie/system.aieprj -t /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/_x/link/int/shim_validation.tcl
INFO: [SYSTEM_LINK 82-37] [14:36:47] aieshim_validator finished successfully
Time (s): cpu = 00:00:00.6 ; elapsed = 00:00:00.61 . Memory (MB): peak = 453.109 ; gain = 0.000 ; free physical = 20631 ; free virtual = 37821
INFO: [SYSTEM_LINK 82-70] Extracting xo v3 file /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/s2mm.xo
INFO: [SYSTEM_LINK 82-70] Extracting xo v3 file /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/mm2s.xo
INFO: [SYSTEM_LINK 82-53] Creating IP database /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-38] [14:36:47] build_xd_ip_db started: /media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/bin/build_xd_ip_db -ip_search 0  -sds-pf /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/_x/link/sys_link/vck190_custom.hpfm -clkid 0 -ip /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/_x/link/sys_link/iprepo/xilinx_com_hls_s2mm_1_0,s2mm -ip /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/_x/link/sys_link/iprepo/xilinx_com_hls_mm2s_1_0,mm2s -o /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-37] [14:36:51] build_xd_ip_db finished successfully
Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 453.109 ; gain = 0.000 ; free physical = 20610 ; free virtual = 37809
INFO: [SYSTEM_LINK 82-51] Create system connectivity graph
INFO: [SYSTEM_LINK 82-101] Importing AIE connectivity graph
INFO: [SYSTEM_LINK 82-38] [14:36:51] aie_import started: /media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/bin/aie_import -r /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml -i /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/_x/link/sys_link/iprepo/temp/o0/v_cfgraph.xml -o /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/_x/link/sys_link/cfgraph/aie_cfgraph.xml -c /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/_x/link/sys_link/cfgraph/aie_comp.xml -f /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/_x/link/sys_link/cfgraph/aie_fcnmap.xml
INFO: [SYSTEM_LINK 82-37] [14:36:51] aie_import finished successfully
Time (s): cpu = 00:00:00.56 ; elapsed = 00:00:00.61 . Memory (MB): peak = 453.109 ; gain = 0.000 ; free physical = 20581 ; free virtual = 37790
INFO: [SYSTEM_LINK 82-102] Applying explicit connections to the system connectivity graph: /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [SYSTEM_LINK 82-38] [14:36:54] cfgen started: /media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/bin/cfgen  -nk mm2s:2:mm2s_1,mm2s_2 -nk s2mm:1:s2mm -sc mm2s_1.s:ai_engine_0.DataIn0 -sc mm2s_2.s:ai_engine_0.DataIn1 -sc ai_engine_0.DataOut:s2mm.s -dpa_mem_offload false -dmclkid 0 -r /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml -i /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/_x/link/sys_link/cfgraph/aie_cfgraph.xml -o /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [CFGEN 83-0] Kernel Specs: 
INFO: [CFGEN 83-0]   kernel: mm2s, num: 2  {mm2s_1 mm2s_2}
INFO: [CFGEN 83-0]   kernel: s2mm, num: 1  {s2mm}
INFO: [CFGEN 83-0] Stream Specs: 
INFO: [CFGEN 83-0]   mm2s_1.s => ai_engine_0.DataIn0
INFO: [CFGEN 83-0]   mm2s_2.s => ai_engine_0.DataIn1
INFO: [CFGEN 83-0]   ai_engine_0.DataOut => s2mm.s
INFO: [CFGEN 83-2226] Inferring mapping for argument mm2s_1.mem to DDR
INFO: [CFGEN 83-2226] Inferring mapping for argument mm2s_2.mem to DDR
INFO: [CFGEN 83-2226] Inferring mapping for argument s2mm.mem to DDR
INFO: [SYSTEM_LINK 82-37] [14:36:55] cfgen finished successfully
Time (s): cpu = 00:00:00.94 ; elapsed = 00:00:00.99 . Memory (MB): peak = 453.109 ; gain = 0.000 ; free physical = 20267 ; free virtual = 37497
INFO: [SYSTEM_LINK 82-52] Create top-level block diagram
INFO: [SYSTEM_LINK 82-38] [14:36:55] cf2bd started: /media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/bin/cf2bd  --linux --trace_buffer 1024 --input_file /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml --ip_db /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml --cf_name dr --working_dir /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/_x/link/sys_link/_sysl/.xsd --temp_dir /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/_x/link/sys_link --output_dir /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/_x/link/int
INFO: [CF2BD 82-31] Launching cf2xd: cf2xd -linux -trace-buffer 1024 -i /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml -r /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o dr.xml
INFO: [CF2BD 82-28] cf2xd finished successfully
INFO: [CF2BD 82-31] Launching cf_xsd: cf_xsd -disable-address-gen -dn dr -dp /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/_x/link/sys_link/_sysl/.xsd
INFO: [CF2BD 82-28] cf_xsd finished successfully
INFO: [SYSTEM_LINK 82-37] [14:36:56] cf2bd finished successfully
Time (s): cpu = 00:00:00.96 ; elapsed = 00:00:01 . Memory (MB): peak = 453.109 ; gain = 0.000 ; free physical = 19539 ; free virtual = 36776
INFO: [v++ 60-1441] [14:36:56] Run run_link: Step system_link: Completed
Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 449.914 ; gain = 0.000 ; free physical = 19600 ; free virtual = 36837
INFO: [v++ 60-1443] [14:36:56] Run run_link: Step cf2sw: Started
INFO: [v++ 60-1453] Command Line: cf2sw -sdsl /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/_x/link/int/sdsl.dat -rtd /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/_x/link/int/cf2sw.rtd -nofilter /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/_x/link/int/cf2sw_full.rtd -xclbin /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/_x/link/int/xclbin_orig.xml -o /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/_x/link/int/xclbin_orig.1.xml
INFO: [v++ 60-1454] Run Directory: /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/_x/link/run_link
INFO: [v++ 60-1441] [14:36:58] Run run_link: Step cf2sw: Completed
Time (s): cpu = 00:00:00.96 ; elapsed = 00:00:01 . Memory (MB): peak = 449.914 ; gain = 0.000 ; free physical = 19538 ; free virtual = 36778
INFO: [v++ 60-1443] [14:36:58] Run run_link: Step rtd2_system_diagram: Started
INFO: [v++ 60-1453] Command Line: rtd2SystemDiagram
INFO: [v++ 60-1454] Run Directory: /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/_x/link/run_link
INFO: [v++ 60-1441] [14:36:58] Run run_link: Step rtd2_system_diagram: Completed
Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.05 . Memory (MB): peak = 449.914 ; gain = 0.000 ; free physical = 19531 ; free virtual = 36771
INFO: [v++ 60-1443] [14:36:58] Run run_link: Step vpl: Started
INFO: [v++ 60-1453] Command Line: vpl -t hw -f /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/vck190_custom/export/vck190_custom/vck190_custom.xpfm -s -g --remote_ip_cache /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/.ipcache --output_dir /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/_x/link/int --log_dir /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/_x/logs/link --report_dir /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/_x/reports/link --config /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/_x/link/int/vplConfig.ini -k /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/_x/link/int/kernel_info.dat --webtalk_flag Vitis --temp_dir /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/_x/link --no-info --iprepo /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/_x/link/int/xo/ip_repo/xilinx_com_hls_mm2s_1_0 --iprepo /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/_x/link/int/xo/ip_repo/xilinx_com_hls_s2mm_1_0 --messageDb /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/_x/link/run_link/vpl.pb /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/_x/link/int/dr.bd.tcl
INFO: [v++ 60-1454] Run Directory: /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/_x/link/run_link

****** vpl v2023.1 (64-bit)
  **** SW Build 3860322 on 2023-05-04-06:32:48
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

INFO: [VPL 60-839] Read in kernel information from file '/media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/_x/link/int/kernel_info.dat'.
INFO: [VPL 60-423]   Target device: vck190_custom
INFO: [VPL 60-1032] Extracting hardware platform to /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/_x/link/vivado/vpl/.local/hw_platform
[14:37:03] Run vpl: Step create_project: Started
Creating Vivado project.
[14:37:09] Run vpl: Step create_project: Completed
[14:37:09] Run vpl: Step create_bd: Started
[14:37:25] Run vpl: Step create_bd: Completed
[14:37:25] Run vpl: Step update_bd: Started
[14:37:26] Run vpl: Step update_bd: Completed
[14:37:26] Run vpl: Step generate_target: Started
[14:38:42] Run vpl: Step generate_target: RUNNING...
[14:38:58] Run vpl: Step generate_target: Completed
[14:38:58] Run vpl: Step config_hw_runs: Started
[14:38:59] Run vpl: Step config_hw_runs: Completed
[14:38:59] Run vpl: Step synth: Started
[14:39:55] Block-level synthesis in progress, 0 of 10 jobs complete, 8 jobs running.
[14:40:54] Block-level synthesis in progress, 8 of 10 jobs complete, 0 jobs running.
[14:41:24] Block-level synthesis in progress, 8 of 10 jobs complete, 0 jobs running.
[14:41:55] Block-level synthesis in progress, 8 of 10 jobs complete, 1 job running.
[14:42:25] Block-level synthesis in progress, 8 of 10 jobs complete, 1 job running.
[14:42:55] Block-level synthesis in progress, 10 of 10 jobs complete, 0 jobs running.
[14:43:25] Top-level synthesis in progress.
[14:43:53] Run vpl: Step synth: Completed
[14:43:53] Run vpl: Step impl: Started
[14:44:25] Finished 2nd of 6 tasks (FPGA linking synthesized kernels to platform). Elapsed time: 00h 07m 25s 

[14:44:25] Starting logic optimization..
[14:44:55] Phase 1 Generate And Synthesize MIG/Advanced IO Wizard Cores
[14:46:55] Phase 2 Retarget
[14:46:55] Phase 3 Constant propagation
[14:46:55] Phase 4 Sweep
[14:46:55] Phase 5 BUFG optimization
[14:46:55] Phase 6 Shift Register Optimization
[14:46:55] Phase 7 Post Processing Netlist
[14:47:26] Finished 3rd of 6 tasks (FPGA logic optimization). Elapsed time: 00h 03m 00s 

[14:47:26] Starting logic placement..
[14:47:26] Phase 1 Placer Initialization
[14:47:26] Phase 1.1 Placer Initialization Netlist Sorting
[14:47:26] Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
[14:47:26] Phase 1.3 Build Placer Netlist Model
[14:47:56] Phase 1.4 Constrain Clocks/Macros
[14:47:56] Phase 2 Global Placement
[14:47:56] Phase 2.1 Floorplanning
[14:47:56] Phase 2.1.1 Partition Driven Placement
[14:47:56] Phase 2.1.1.1 PBP: Partition Driven Placement
[14:47:56] Phase 2.1.1.2 PBP: Clock Region Placement
[14:47:56] Phase 2.1.1.3 PBP: Compute Congestion
[14:47:56] Phase 2.1.1.4 PBP: UpdateTiming
[14:47:56] Phase 2.1.1.5 PBP: Add part constraints
[14:47:56] Phase 2.2 Update Timing before SLR Path Opt
[14:47:56] Phase 2.3 Post-Processing in Floorplanning
[14:47:56] Phase 2.4 Global Placement Core
[14:47:56] Phase 2.4.1 UpdateTiming Before Physical Synthesis
[14:47:56] Phase 2.4.2 Physical Synthesis In Placer
[14:47:56] Phase 3 Detail Placement
[14:47:56] Phase 3.1 Commit Multi Column Macros
[14:47:56] Phase 3.2 Commit Most Macros & LUTRAMs
[14:47:56] Phase 3.3 Small Shape DP
[14:47:56] Phase 3.3.1 Small Shape Clustering
[14:47:56] Phase 3.3.2 Flow Legalize Slice Clusters
[14:47:56] Phase 3.3.3 Slice Area Swap
[14:47:56] Phase 3.3.3.1 Slice Area Swap Initial
[14:47:56] Phase 3.4 Optimize BEL assignments
[14:48:26] Finished 4th of 6 tasks (FPGA logic placement). Elapsed time: 00h 01m 00s 

[14:48:26] Starting logic routing..
[14:48:26] Phase 1 Build RT Design
[14:48:26] Phase 3.5 Pipeline Register Optimization
[14:48:26] Phase 4 Post Placement Optimization and Clean-Up
[14:48:26] Phase 4.1 Post Commit Optimization
[14:48:26] Phase 4.1.1 Post Placement Optimization
[14:48:26] Phase 4.1.1.1 BUFG Insertion
[14:48:26] Phase 1 Physical Synthesis Initialization
[14:48:26] Phase 4.1.1.2 BUFG Replication
[14:48:26] Phase 4.1.1.3 Post Placement Timing Optimization
[14:48:26] Phase 4.2 Post Placement Cleanup
[14:48:26] Phase 4.3 Placer Reporting
[14:48:26] Phase 4.3.1 Print Estimated Congestion
[14:48:26] Phase 4.4 Final Placement Cleanup
[14:48:56] Phase 2 Router Initialization
[14:48:56] Phase 2.1 Fix Topology Constraints
[14:48:56] Phase 2.2 Pre Route Cleanup
[14:48:56] Phase 2.3 Global Clock Net Routing
[14:48:56] Phase 2.4 Update Timing
[14:48:56] Phase 3 Initial Routing
[14:48:56] Phase 3.1 Global Routing
[14:48:56] Phase 3.1.1 SLL Assignment
[14:48:56] Phase 4 Rip-up And Reroute
[14:48:56] Phase 4.1 Global Iteration 0
[14:48:56] Phase 4.2 Additional Iteration for Hold
[14:48:56] Phase 5 Delay and Skew Optimization
[14:48:56] Phase 5.1 Delay CleanUp
[14:48:56] Phase 5.2 Clock Skew Optimization
[14:48:56] Phase 6 Post Hold Fix
[14:48:56] Phase 6.1 Hold Fix Iter
[14:48:56] Phase 6.1.1 Update Timing
[14:48:56] Phase 7 Route finalize
[14:48:56] Phase 8 Verifying routed nets
[14:48:56] Phase 9 Depositing Routes
[14:48:56] Phase 10 Post Router Timing
[14:48:56] Finished 5th of 6 tasks (FPGA routing). Elapsed time: 00h 00m 30s 

[14:48:56] Starting bitstream generation..
[14:48:56] Phase 11 Post-Route Event Processing
[14:49:26] Creating bitmap...
[14:50:56] Finished 6th of 6 tasks (FPGA bitstream generation). Elapsed time: 00h 02m 00s 
Check VPL, containing 6 checks, has run: 0 errors
[14:50:58] Run vpl: Step impl: Completed
[14:50:59] Run vpl: FINISHED. Run Status: impl Complete!
INFO: [v++ 60-1441] [14:51:00] Run run_link: Step vpl: Completed
Time (s): cpu = 00:00:04 ; elapsed = 00:14:02 . Memory (MB): peak = 449.914 ; gain = 0.000 ; free physical = 19338 ; free virtual = 41527
INFO: [v++ 60-1443] [14:51:00] Run run_link: Step rtdgen: Started
INFO: [v++ 60-1453] Command Line: rtdgen
INFO: [v++ 60-1454] Run Directory: /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/_x/link/run_link
INFO: [v++ 60-1453] Command Line: cf2sw -a /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/_x/link/int/address_map.xml -sdsl /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/_x/link/int/sdsl.dat -xclbin /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/_x/link/int/xclbin_orig.xml -rtd /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/_x/link/int/adder.rtd -o /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/_x/link/int/adder.xml
INFO: [v++ 60-1652] Cf2sw returned exit code: 0
INFO: [v++ 60-1441] [14:51:01] Run run_link: Step rtdgen: Completed
Time (s): cpu = 00:00:00.9 ; elapsed = 00:00:00.99 . Memory (MB): peak = 449.914 ; gain = 0.000 ; free physical = 19336 ; free virtual = 41527
INFO: [v++ 60-1443] [14:51:01] Run run_link: Step xclbinutil: Started
INFO: [v++ 60-1453] Command Line: xclbinutil --add-section DEBUG_IP_LAYOUT:JSON:/media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/_x/link/int/debug_ip_layout.rtd --add-section BITSTREAM:RAW:/media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/_x/link/int/system.pdi --force --target hw --key-value SYS:dfx_enable:false --add-section :JSON:/media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/_x/link/int/adder.rtd --add-section CLOCK_FREQ_TOPOLOGY:JSON:/media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/_x/link/int/adder_xml.rtd --add-section BUILD_METADATA:JSON:/media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/_x/link/int/adder_build.rtd --add-section EMBEDDED_METADATA:RAW:/media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/_x/link/int/adder.xml --add-section SYSTEM_METADATA:RAW:/media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/_x/link/int/systemDiagramModelSlrBaseAddress.json --add-section AIE_METADATA:JSON:/media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/_x/link/int/aie_control_config.json --key-value SYS:PlatformVBNV:xilinx.com_vck190_versal_extensible_platform_base_1_0 --output /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/_x/link/int/adder.xclbin
INFO: [v++ 60-1454] Run Directory: /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/_x/link/run_link
XRT Build Version: 2.15.0 (Vitis)
       Build Date: 2023-01-17 15:08:40
          Hash ID: e9fc047c277d2d5b1991962729f4b5ed76110bb6
Creating a default 'in-memory' xclbin image.

Section: 'DEBUG_IP_LAYOUT'(9) was successfully added.
Size   : 2024 bytes
Format : JSON
File   : '/media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/_x/link/int/debug_ip_layout.rtd'

Section: 'BITSTREAM'(0) was successfully added.
Size   : 2753056 bytes
Format : RAW
File   : '/media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/_x/link/int/system.pdi'

Section: 'MEM_TOPOLOGY'(6) was successfully added.
Format : JSON
File   : 'mem_topology'

Section: 'IP_LAYOUT'(8) was successfully added.
Format : JSON
File   : 'ip_layout'

Section: 'CONNECTIVITY'(7) was successfully added.
Format : JSON
File   : 'connectivity'
WARNING: Skipping CLOCK_FREQ_TOPOLOGY section for count size is zero.
WARNING: Section 'CLOCK_FREQ_TOPOLOGY' content is empty.  No data in the given JSON file.

Section: 'CLOCK_FREQ_TOPOLOGY'(11) was empty.  No action taken.
Format : JSON
File   : '/media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/_x/link/int/adder_xml.rtd'

Section: 'BUILD_METADATA'(14) was successfully added.
Size   : 3340 bytes
Format : JSON
File   : '/media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/_x/link/int/adder_build.rtd'

Section: 'EMBEDDED_METADATA'(2) was successfully added.
Size   : 5083 bytes
Format : RAW
File   : '/media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/_x/link/int/adder.xml'

Section: 'SYSTEM_METADATA'(22) was successfully added.
Size   : 24593 bytes
Format : RAW
File   : '/media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/_x/link/int/systemDiagramModelSlrBaseAddress.json'

Section: 'AIE_METADATA'(25) was successfully added.
Size   : 1689 bytes
Format : JSON
File   : '/media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/_x/link/int/aie_control_config.json'
Successfully wrote (2803248 bytes) to the output file: /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/_x/link/int/adder.xclbin
Leaving xclbinutil.
INFO: [v++ 60-1441] [14:51:01] Run run_link: Step xclbinutil: Completed
Time (s): cpu = 00:00:00.57 ; elapsed = 00:00:00.67 . Memory (MB): peak = 449.914 ; gain = 0.000 ; free physical = 19330 ; free virtual = 41524
INFO: [v++ 60-1443] [14:51:01] Run run_link: Step xclbinutilinfo: Started
INFO: [v++ 60-1453] Command Line: xclbinutil --quiet --force --info /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/_x/link/int/adder.xclbin.info --input /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/_x/link/int/adder.xclbin
INFO: [v++ 60-1454] Run Directory: /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/_x/link/run_link
INFO: [v++ 60-1441] [14:51:02] Run run_link: Step xclbinutilinfo: Completed
Time (s): cpu = 00:00:00.57 ; elapsed = 00:00:00.6 . Memory (MB): peak = 449.914 ; gain = 0.000 ; free physical = 19320 ; free virtual = 41532
INFO: [v++ 60-1443] [14:51:02] Run run_link: Step generate_sc_driver: Started
INFO: [v++ 60-1453] Command Line: 
INFO: [v++ 60-1454] Run Directory: /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/_x/link/run_link
INFO: [v++ 60-1441] [14:51:02] Run run_link: Step generate_sc_driver: Completed
Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 449.914 ; gain = 0.000 ; free physical = 19319 ; free virtual = 41532
Check POST-VPL, containing 1 checks, has run: 0 errors
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/_x/reports/link/system_estimate_adder.xtxt
INFO: [v++ 82-3844] Successfully added runtime data to ./adder.xsa
WARNING: [v++ 60-1628] No sd_card image will be generated for Versal platforms. Parameter compiler.addOutputTypes will not be honored.
INFO: [v++ 60-586] Created adder.xsa
INFO: [v++ 60-1307] Run completed. Additional information can be found in:
	Guidance: /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/_x/reports/link/v++_link_adder_guidance.html
	Timing Report: /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/_x/reports/link/imp/impl_1_ext_platform_wrapper_timing_summary_routed.rpt
	Vivado Log: /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/_x/logs/link/vivado.log
	Steps Log File: /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/_x/logs/link/link.steps.log

INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/adder.xsa.link_summary 
INFO: [v++ 60-791] Total elapsed time: 0h 14m 34s
INFO: [v++ 60-1653] Closing dispatch client.
COMPLETE:.xsa created
make check_edge_sw
make[2]: Entering directory '/media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder'
make[2]: Nothing to be done for 'check_edge_sw'.
make[2]: Leaving directory '/media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder'
/media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/gnu/aarch64/lin/aarch64-linux/bin/aarch64-linux-gnu-g++ ./src/sw/host.cpp -Wall -c -std=c++14 -Wno-int-to-pointer-cast --sysroot=/media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/sysroot/sysroots/cortexa72-cortexa53-xilinx-linux  -I/media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/sysroot/sysroots/cortexa72-cortexa53-xilinx-linux/usr/include/xrt -I/media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/sysroot/sysroots/cortexa72-cortexa53-xilinx-linux/usr/include -I./ -I./src/aie -I/media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/include -I/media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/include -o main.o
/media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/gnu/aarch64/lin/aarch64-linux/bin/aarch64-linux-gnu-g++ *.o -lxrt_core -lxrt_coreutil -L/media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/sysroot/sysroots/cortexa72-cortexa53-xilinx-linux/usr/lib --sysroot=/media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/sysroot/sysroots/cortexa72-cortexa53-xilinx-linux -L/media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/lib/aarch64.o -o ./aie_adder
COMPLETE: Host application created.
emconfigutil --platform /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/vck190_custom/export/vck190_custom/vck190_custom.xpfm --od .

****** configutil v2023.1 (64-bit)
  **** SW Build 3860322 on 2023-05-04-06:32:48
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

INFO: [ConfigUtil 60-895]   Target platform: /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/vck190_custom/export/vck190_custom/vck190_custom.xpfm
INFO: [ConfigUtil 60-1578]   This platform contains Xilinx Shell Archive '/media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/vck190_custom/export/vck190_custom/hw/vck190_custom.xsa'
INFO: [ConfigUtil 60-1032] Extracting hardware platform to .
emulation configuration file `emconfig.json` is created in . directory 
rm -rf run_app.sh
v++  -p -t hw \
	--platform /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/vck190_custom/export/vck190_custom/vck190_custom.xpfm \
	--package.out_dir ./package.hw \
	--package.rootfs /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/sw_comp/rootfs.ext4 \
	--package.image_format=ext4 \
	--package.boot_mode=sd \
	--package.kernel_image=/media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/sw_comp/Image \
	--package.defer_aie_run \
	--package.sd_file ./run_app.sh \
	--package.sd_file aie_adder adder.xsa libadf.a -o krnl_adder.xclbin
Option Map File Used: '/media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/data/vitis/vpp/optMap.xml'

****** v++ v2023.1 (64-bit)
  **** SW Build 3860322 on 2023-05-04-06:32:48
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ package can be found at:
	Reports: /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/_x/reports/package
	Log files: /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/_x/logs/package
Running Dispatch Server on port: 38843
INFO: [v++ 60-1548] Creating build summary session with primary output /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/krnl_adder.xclbin.package_summary, at Wed Jul 12 14:51:31 2023
INFO: [v++ 60-1315] Creating rulecheck session with output '/media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/_x/reports/package/v++_package_krnl_adder_guidance.html', at Wed Jul 12 14:51:31 2023
INFO: [v++ 60-895]   Target platform: /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/vck190_custom/export/vck190_custom/vck190_custom.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/vck190_custom/export/vck190_custom/hw/vck190_custom.xsa'
INFO: [v++ 60-2256] Packaging for hardware
INFO: [v++ 82-3881] device architecture set to versal
INFO: [v++ 82-1022] generating /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/package.hw/boot_image.bif
INFO: [v++ 82-3884] generating pdi for arch versal with bif /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/package.hw/boot_image.bif


****** Bootgen v2023.1
  **** Build date : Apr 18 2023-23:27:00
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.


[INFO]   : Bootimage generated successfully

INFO: [v++ 82-1011] creating sd_card directory
INFO: [v++ 82-3528] mkfsimage command run: /media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/scripts/vitis/util/mkfsImage.sh -s /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/package.hw/sd_card/ -o /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/package.hw/sd_card.img -m 1 -e /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/sw_comp/rootfs.ext4
SDCARD_SIZE_KB: 32295
FAT_SDCARD_SIZE: 1048576
FATSIZE:1024
fat_start:63
fat_end:2096639
fat_sector:2096577
ext4_start:0
ext4_sector:3668814
EXT4SIZE:2048
TOTALSIZE:3072
dummy_ext4_sector:525490
sd_card_fat_start:2048
sd_card_ext4_start:2000896
dummy_ext4_start:5669710
2096577+0 records in
2096577+0 records out
1073447424 bytes (1.1 GB, 1.0 GiB) copied, 1.80341 s, 595 MB/s
3668814+0 records in
3668814+0 records out
1878432768 bytes (1.9 GB, 1.7 GiB) copied, 13.6536 s, 138 MB/s
525490+0 records in
525490+0 records out
269050880 bytes (269 MB, 257 MiB) copied, 0.409677 s, 657 MB/s
INFO: [v++ 82-10329] EXT4 sd_card image is created.
INFO: [v++ 60-2460] Successfully copied a temporary xclbin to the output xclbin: /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/krnl_adder.xclbin
INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/krnl_adder.xclbin.package_summary 
INFO: [v++ 60-791] Total elapsed time: 0h 0m 33s
INFO: [v++ 60-1653] Closing dispatch client.
COMPLETE: hw package created.
make[1]: Leaving directory '/media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder'
