
Node_2.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000008  00800200  000003f4  00000488  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         000003f4  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000010  00800208  00800208  00000490  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  00000490  2**0
                  CONTENTS, READONLY
  4 .debug_aranges 00000138  00000000  00000000  000004c0  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   00000997  00000000  00000000  000005f8  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 0000060f  00000000  00000000  00000f8f  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   00000962  00000000  00000000  0000159e  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  00000278  00000000  00000000  00001f00  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    00000413  00000000  00000000  00002178  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    000003a9  00000000  00000000  0000258b  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 000000d8  00000000  00000000  00002934  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	c2 c0       	rjmp	.+388    	; 0x186 <__ctors_end>
   2:	00 00       	nop
   4:	df c0       	rjmp	.+446    	; 0x1c4 <__bad_interrupt>
   6:	00 00       	nop
   8:	dd c0       	rjmp	.+442    	; 0x1c4 <__bad_interrupt>
   a:	00 00       	nop
   c:	dc c0       	rjmp	.+440    	; 0x1c6 <__vector_3>
   e:	00 00       	nop
  10:	d9 c0       	rjmp	.+434    	; 0x1c4 <__bad_interrupt>
  12:	00 00       	nop
  14:	d7 c0       	rjmp	.+430    	; 0x1c4 <__bad_interrupt>
  16:	00 00       	nop
  18:	d5 c0       	rjmp	.+426    	; 0x1c4 <__bad_interrupt>
  1a:	00 00       	nop
  1c:	d3 c0       	rjmp	.+422    	; 0x1c4 <__bad_interrupt>
  1e:	00 00       	nop
  20:	d1 c0       	rjmp	.+418    	; 0x1c4 <__bad_interrupt>
  22:	00 00       	nop
  24:	cf c0       	rjmp	.+414    	; 0x1c4 <__bad_interrupt>
  26:	00 00       	nop
  28:	cd c0       	rjmp	.+410    	; 0x1c4 <__bad_interrupt>
  2a:	00 00       	nop
  2c:	cb c0       	rjmp	.+406    	; 0x1c4 <__bad_interrupt>
  2e:	00 00       	nop
  30:	c9 c0       	rjmp	.+402    	; 0x1c4 <__bad_interrupt>
  32:	00 00       	nop
  34:	c7 c0       	rjmp	.+398    	; 0x1c4 <__bad_interrupt>
  36:	00 00       	nop
  38:	c5 c0       	rjmp	.+394    	; 0x1c4 <__bad_interrupt>
  3a:	00 00       	nop
  3c:	df c0       	rjmp	.+446    	; 0x1fc <__vector_15>
  3e:	00 00       	nop
  40:	c1 c0       	rjmp	.+386    	; 0x1c4 <__bad_interrupt>
  42:	00 00       	nop
  44:	bf c0       	rjmp	.+382    	; 0x1c4 <__bad_interrupt>
  46:	00 00       	nop
  48:	bd c0       	rjmp	.+378    	; 0x1c4 <__bad_interrupt>
  4a:	00 00       	nop
  4c:	bb c0       	rjmp	.+374    	; 0x1c4 <__bad_interrupt>
  4e:	00 00       	nop
  50:	b9 c0       	rjmp	.+370    	; 0x1c4 <__bad_interrupt>
  52:	00 00       	nop
  54:	b7 c0       	rjmp	.+366    	; 0x1c4 <__bad_interrupt>
  56:	00 00       	nop
  58:	b5 c0       	rjmp	.+362    	; 0x1c4 <__bad_interrupt>
  5a:	00 00       	nop
  5c:	b3 c0       	rjmp	.+358    	; 0x1c4 <__bad_interrupt>
  5e:	00 00       	nop
  60:	b1 c0       	rjmp	.+354    	; 0x1c4 <__bad_interrupt>
  62:	00 00       	nop
  64:	62 c1       	rjmp	.+708    	; 0x32a <__vector_25>
  66:	00 00       	nop
  68:	ad c0       	rjmp	.+346    	; 0x1c4 <__bad_interrupt>
  6a:	00 00       	nop
  6c:	ab c0       	rjmp	.+342    	; 0x1c4 <__bad_interrupt>
  6e:	00 00       	nop
  70:	a9 c0       	rjmp	.+338    	; 0x1c4 <__bad_interrupt>
  72:	00 00       	nop
  74:	b4 c0       	rjmp	.+360    	; 0x1de <__vector_29>
  76:	00 00       	nop
  78:	a5 c0       	rjmp	.+330    	; 0x1c4 <__bad_interrupt>
  7a:	00 00       	nop
  7c:	a3 c0       	rjmp	.+326    	; 0x1c4 <__bad_interrupt>
  7e:	00 00       	nop
  80:	a1 c0       	rjmp	.+322    	; 0x1c4 <__bad_interrupt>
  82:	00 00       	nop
  84:	9f c0       	rjmp	.+318    	; 0x1c4 <__bad_interrupt>
  86:	00 00       	nop
  88:	9d c0       	rjmp	.+314    	; 0x1c4 <__bad_interrupt>
  8a:	00 00       	nop
  8c:	9b c0       	rjmp	.+310    	; 0x1c4 <__bad_interrupt>
  8e:	00 00       	nop
  90:	99 c0       	rjmp	.+306    	; 0x1c4 <__bad_interrupt>
  92:	00 00       	nop
  94:	97 c0       	rjmp	.+302    	; 0x1c4 <__bad_interrupt>
  96:	00 00       	nop
  98:	95 c0       	rjmp	.+298    	; 0x1c4 <__bad_interrupt>
  9a:	00 00       	nop
  9c:	b9 c0       	rjmp	.+370    	; 0x210 <__vector_39>
  9e:	00 00       	nop
  a0:	91 c0       	rjmp	.+290    	; 0x1c4 <__bad_interrupt>
  a2:	00 00       	nop
  a4:	8f c0       	rjmp	.+286    	; 0x1c4 <__bad_interrupt>
  a6:	00 00       	nop
  a8:	8d c0       	rjmp	.+282    	; 0x1c4 <__bad_interrupt>
  aa:	00 00       	nop
  ac:	8b c0       	rjmp	.+278    	; 0x1c4 <__bad_interrupt>
  ae:	00 00       	nop
  b0:	89 c0       	rjmp	.+274    	; 0x1c4 <__bad_interrupt>
  b2:	00 00       	nop
  b4:	87 c0       	rjmp	.+270    	; 0x1c4 <__bad_interrupt>
  b6:	00 00       	nop
  b8:	85 c0       	rjmp	.+266    	; 0x1c4 <__bad_interrupt>
  ba:	00 00       	nop
  bc:	83 c0       	rjmp	.+262    	; 0x1c4 <__bad_interrupt>
  be:	00 00       	nop
  c0:	81 c0       	rjmp	.+258    	; 0x1c4 <__bad_interrupt>
  c2:	00 00       	nop
  c4:	7f c0       	rjmp	.+254    	; 0x1c4 <__bad_interrupt>
  c6:	00 00       	nop
  c8:	7d c0       	rjmp	.+250    	; 0x1c4 <__bad_interrupt>
  ca:	00 00       	nop
  cc:	7b c0       	rjmp	.+246    	; 0x1c4 <__bad_interrupt>
  ce:	00 00       	nop
  d0:	79 c0       	rjmp	.+242    	; 0x1c4 <__bad_interrupt>
  d2:	00 00       	nop
  d4:	77 c0       	rjmp	.+238    	; 0x1c4 <__bad_interrupt>
  d6:	00 00       	nop
  d8:	75 c0       	rjmp	.+234    	; 0x1c4 <__bad_interrupt>
  da:	00 00       	nop
  dc:	73 c0       	rjmp	.+230    	; 0x1c4 <__bad_interrupt>
  de:	00 00       	nop
  e0:	71 c0       	rjmp	.+226    	; 0x1c4 <__bad_interrupt>
  e2:	00 00       	nop
  e4:	23 01       	movw	r4, r6
  e6:	75 01       	movw	r14, r10
  e8:	75 01       	movw	r14, r10
  ea:	75 01       	movw	r14, r10
  ec:	75 01       	movw	r14, r10
  ee:	75 01       	movw	r14, r10
  f0:	75 01       	movw	r14, r10
  f2:	75 01       	movw	r14, r10
  f4:	23 01       	movw	r4, r6
  f6:	75 01       	movw	r14, r10
  f8:	75 01       	movw	r14, r10
  fa:	75 01       	movw	r14, r10
  fc:	75 01       	movw	r14, r10
  fe:	75 01       	movw	r14, r10
 100:	75 01       	movw	r14, r10
 102:	75 01       	movw	r14, r10
 104:	25 01       	movw	r4, r10
 106:	75 01       	movw	r14, r10
 108:	75 01       	movw	r14, r10
 10a:	75 01       	movw	r14, r10
 10c:	75 01       	movw	r14, r10
 10e:	75 01       	movw	r14, r10
 110:	75 01       	movw	r14, r10
 112:	75 01       	movw	r14, r10
 114:	75 01       	movw	r14, r10
 116:	75 01       	movw	r14, r10
 118:	75 01       	movw	r14, r10
 11a:	75 01       	movw	r14, r10
 11c:	75 01       	movw	r14, r10
 11e:	75 01       	movw	r14, r10
 120:	75 01       	movw	r14, r10
 122:	75 01       	movw	r14, r10
 124:	25 01       	movw	r4, r10
 126:	75 01       	movw	r14, r10
 128:	75 01       	movw	r14, r10
 12a:	75 01       	movw	r14, r10
 12c:	75 01       	movw	r14, r10
 12e:	75 01       	movw	r14, r10
 130:	75 01       	movw	r14, r10
 132:	75 01       	movw	r14, r10
 134:	75 01       	movw	r14, r10
 136:	75 01       	movw	r14, r10
 138:	75 01       	movw	r14, r10
 13a:	75 01       	movw	r14, r10
 13c:	75 01       	movw	r14, r10
 13e:	75 01       	movw	r14, r10
 140:	75 01       	movw	r14, r10
 142:	75 01       	movw	r14, r10
 144:	71 01       	movw	r14, r2
 146:	75 01       	movw	r14, r10
 148:	75 01       	movw	r14, r10
 14a:	75 01       	movw	r14, r10
 14c:	75 01       	movw	r14, r10
 14e:	75 01       	movw	r14, r10
 150:	75 01       	movw	r14, r10
 152:	75 01       	movw	r14, r10
 154:	4e 01       	movw	r8, r28
 156:	75 01       	movw	r14, r10
 158:	75 01       	movw	r14, r10
 15a:	75 01       	movw	r14, r10
 15c:	75 01       	movw	r14, r10
 15e:	75 01       	movw	r14, r10
 160:	75 01       	movw	r14, r10
 162:	75 01       	movw	r14, r10
 164:	75 01       	movw	r14, r10
 166:	75 01       	movw	r14, r10
 168:	75 01       	movw	r14, r10
 16a:	75 01       	movw	r14, r10
 16c:	75 01       	movw	r14, r10
 16e:	75 01       	movw	r14, r10
 170:	75 01       	movw	r14, r10
 172:	75 01       	movw	r14, r10
 174:	42 01       	movw	r8, r4
 176:	75 01       	movw	r14, r10
 178:	75 01       	movw	r14, r10
 17a:	75 01       	movw	r14, r10
 17c:	75 01       	movw	r14, r10
 17e:	75 01       	movw	r14, r10
 180:	75 01       	movw	r14, r10
 182:	75 01       	movw	r14, r10
 184:	60 01       	movw	r12, r0

00000186 <__ctors_end>:
 186:	11 24       	eor	r1, r1
 188:	1f be       	out	0x3f, r1	; 63
 18a:	cf ef       	ldi	r28, 0xFF	; 255
 18c:	d1 e2       	ldi	r29, 0x21	; 33
 18e:	de bf       	out	0x3e, r29	; 62
 190:	cd bf       	out	0x3d, r28	; 61
 192:	00 e0       	ldi	r16, 0x00	; 0
 194:	0c bf       	out	0x3c, r16	; 60

00000196 <__do_copy_data>:
 196:	12 e0       	ldi	r17, 0x02	; 2
 198:	a0 e0       	ldi	r26, 0x00	; 0
 19a:	b2 e0       	ldi	r27, 0x02	; 2
 19c:	e4 ef       	ldi	r30, 0xF4	; 244
 19e:	f3 e0       	ldi	r31, 0x03	; 3
 1a0:	00 e0       	ldi	r16, 0x00	; 0
 1a2:	0b bf       	out	0x3b, r16	; 59
 1a4:	02 c0       	rjmp	.+4      	; 0x1aa <__do_copy_data+0x14>
 1a6:	07 90       	elpm	r0, Z+
 1a8:	0d 92       	st	X+, r0
 1aa:	a8 30       	cpi	r26, 0x08	; 8
 1ac:	b1 07       	cpc	r27, r17
 1ae:	d9 f7       	brne	.-10     	; 0x1a6 <__do_copy_data+0x10>

000001b0 <__do_clear_bss>:
 1b0:	22 e0       	ldi	r18, 0x02	; 2
 1b2:	a8 e0       	ldi	r26, 0x08	; 8
 1b4:	b2 e0       	ldi	r27, 0x02	; 2
 1b6:	01 c0       	rjmp	.+2      	; 0x1ba <.do_clear_bss_start>

000001b8 <.do_clear_bss_loop>:
 1b8:	1d 92       	st	X+, r1

000001ba <.do_clear_bss_start>:
 1ba:	a8 31       	cpi	r26, 0x18	; 24
 1bc:	b2 07       	cpc	r27, r18
 1be:	e1 f7       	brne	.-8      	; 0x1b8 <.do_clear_bss_loop>
 1c0:	e0 d0       	rcall	.+448    	; 0x382 <main>
 1c2:	16 c1       	rjmp	.+556    	; 0x3f0 <_exit>

000001c4 <__bad_interrupt>:
 1c4:	1d cf       	rjmp	.-454    	; 0x0 <__vectors>

000001c6 <__vector_3>:
}




ISR(INT2_vect){
 1c6:	1f 92       	push	r1
 1c8:	0f 92       	push	r0
 1ca:	0f b6       	in	r0, 0x3f	; 63
 1cc:	0f 92       	push	r0
 1ce:	11 24       	eor	r1, r1
	interrupt_flag = 0;
 1d0:	10 92 11 02 	sts	0x0211, r1
 1d4:	0f 90       	pop	r0
 1d6:	0f be       	out	0x3f, r0	; 63
 1d8:	0f 90       	pop	r0
 1da:	1f 90       	pop	r1
 1dc:	18 95       	reti

000001de <__vector_29>:
	
	return ADC;
	
	}
	
ISR(ADC_vect){
 1de:	1f 92       	push	r1
 1e0:	0f 92       	push	r0
 1e2:	0f b6       	in	r0, 0x3f	; 63
 1e4:	0f 92       	push	r0
 1e6:	11 24       	eor	r1, r1
 1e8:	8f 93       	push	r24
	IR_intflag = true;
 1ea:	81 e0       	ldi	r24, 0x01	; 1
 1ec:	80 93 08 02 	sts	0x0208, r24
 1f0:	8f 91       	pop	r24
 1f2:	0f 90       	pop	r0
 1f4:	0f be       	out	0x3f, r0	; 63
 1f6:	0f 90       	pop	r0
 1f8:	1f 90       	pop	r1
 1fa:	18 95       	reti

000001fc <__vector_15>:
//static uint8_t left_ref = 0;
//static uint8_t mid_ref = 127;
//static uint8_t scaling_factor = 1;


ISR(TIMER2_OVF_vect) {
 1fc:	1f 92       	push	r1
 1fe:	0f 92       	push	r0
 200:	0f b6       	in	r0, 0x3f	; 63
 202:	0f 92       	push	r0
 204:	11 24       	eor	r1, r1
	//
	//MOTOR_write(abs(gain),dir);
	

	
}
 206:	0f 90       	pop	r0
 208:	0f be       	out	0x3f, r0	; 63
 20a:	0f 90       	pop	r0
 20c:	1f 90       	pop	r1
 20e:	18 95       	reti

00000210 <__vector_39>:
This function is the Interrupt Service Routine (ISR), and called when the TWI interrupt is triggered;
that is whenever a TWI event has occurred. This function should not be called directly from the main
application.
****************************************************************************/
ISR(TWI_vect)
{
 210:	1f 92       	push	r1
 212:	0f 92       	push	r0
 214:	0f b6       	in	r0, 0x3f	; 63
 216:	0f 92       	push	r0
 218:	11 24       	eor	r1, r1
 21a:	0b b6       	in	r0, 0x3b	; 59
 21c:	0f 92       	push	r0
 21e:	2f 93       	push	r18
 220:	3f 93       	push	r19
 222:	8f 93       	push	r24
 224:	9f 93       	push	r25
 226:	af 93       	push	r26
 228:	bf 93       	push	r27
 22a:	ef 93       	push	r30
 22c:	ff 93       	push	r31
  static unsigned char TWI_bufPtr;
  
  switch (TWSR)
 22e:	80 91 b9 00 	lds	r24, 0x00B9
 232:	90 e0       	ldi	r25, 0x00	; 0
 234:	fc 01       	movw	r30, r24
 236:	38 97       	sbiw	r30, 0x08	; 8
 238:	e1 35       	cpi	r30, 0x51	; 81
 23a:	f1 05       	cpc	r31, r1
 23c:	08 f0       	brcs	.+2      	; 0x240 <__vector_39+0x30>
 23e:	55 c0       	rjmp	.+170    	; 0x2ea <__vector_39+0xda>
 240:	ee 58       	subi	r30, 0x8E	; 142
 242:	ff 4f       	sbci	r31, 0xFF	; 255
 244:	a2 c0       	rjmp	.+324    	; 0x38a <__tablejump2__>
  {
    case TWI_START:             // START has been transmitted  
    case TWI_REP_START:         // Repeated START has been transmitted
      TWI_bufPtr = 0;                                     // Set buffer pointer to the TWI Address location
 246:	10 92 09 02 	sts	0x0209, r1
    case TWI_MTX_ADR_ACK:       // SLA+W has been tramsmitted and ACK received
    case TWI_MTX_DATA_ACK:      // Data byte has been tramsmitted and ACK received
      if (TWI_bufPtr < TWI_msgSize)
 24a:	e0 91 09 02 	lds	r30, 0x0209
 24e:	80 91 0b 02 	lds	r24, 0x020B
 252:	e8 17       	cp	r30, r24
 254:	70 f4       	brcc	.+28     	; 0x272 <__vector_39+0x62>
      {
        TWDR = TWI_buf[TWI_bufPtr++];
 256:	81 e0       	ldi	r24, 0x01	; 1
 258:	8e 0f       	add	r24, r30
 25a:	80 93 09 02 	sts	0x0209, r24
 25e:	f0 e0       	ldi	r31, 0x00	; 0
 260:	e4 5f       	subi	r30, 0xF4	; 244
 262:	fd 4f       	sbci	r31, 0xFD	; 253
 264:	80 81       	ld	r24, Z
 266:	80 93 bb 00 	sts	0x00BB, r24
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
 26a:	85 e8       	ldi	r24, 0x85	; 133
 26c:	80 93 bc 00 	sts	0x00BC, r24
 270:	43 c0       	rjmp	.+134    	; 0x2f8 <__vector_39+0xe8>
               (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to send byte
               (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           //
               (0<<TWWC);                                 //  
      }else                    // Send STOP after last byte
      {
        TWI_statusReg.lastTransOK = TRUE;                 // Set status bits to completed successfully. 
 272:	80 91 0a 02 	lds	r24, 0x020A
 276:	81 60       	ori	r24, 0x01	; 1
 278:	80 93 0a 02 	sts	0x020A, r24
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
 27c:	84 e9       	ldi	r24, 0x94	; 148
 27e:	80 93 bc 00 	sts	0x00BC, r24
 282:	3a c0       	rjmp	.+116    	; 0x2f8 <__vector_39+0xe8>
               (0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
               (0<<TWWC);                                 //
      }
      break;
    case TWI_MRX_DATA_ACK:      // Data byte has been received and ACK tramsmitted
      TWI_buf[TWI_bufPtr++] = TWDR;
 284:	e0 91 09 02 	lds	r30, 0x0209
 288:	81 e0       	ldi	r24, 0x01	; 1
 28a:	8e 0f       	add	r24, r30
 28c:	80 93 09 02 	sts	0x0209, r24
 290:	80 91 bb 00 	lds	r24, 0x00BB
 294:	f0 e0       	ldi	r31, 0x00	; 0
 296:	e4 5f       	subi	r30, 0xF4	; 244
 298:	fd 4f       	sbci	r31, 0xFD	; 253
 29a:	80 83       	st	Z, r24
    case TWI_MRX_ADR_ACK:       // SLA+R has been tramsmitted and ACK received
      if (TWI_bufPtr < (TWI_msgSize-1) )                  // Detect the last byte to NACK it.
 29c:	20 91 09 02 	lds	r18, 0x0209
 2a0:	30 e0       	ldi	r19, 0x00	; 0
 2a2:	80 91 0b 02 	lds	r24, 0x020B
 2a6:	90 e0       	ldi	r25, 0x00	; 0
 2a8:	01 97       	sbiw	r24, 0x01	; 1
 2aa:	28 17       	cp	r18, r24
 2ac:	39 07       	cpc	r19, r25
 2ae:	24 f4       	brge	.+8      	; 0x2b8 <__vector_39+0xa8>
      {
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
 2b0:	85 ec       	ldi	r24, 0xC5	; 197
 2b2:	80 93 bc 00 	sts	0x00BC, r24
 2b6:	20 c0       	rjmp	.+64     	; 0x2f8 <__vector_39+0xe8>
               (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to read next byte
               (1<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send ACK after reception
               (0<<TWWC);                                 //  
      }else                    // Send NACK after next reception
      {
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
 2b8:	85 e8       	ldi	r24, 0x85	; 133
 2ba:	80 93 bc 00 	sts	0x00BC, r24
 2be:	1c c0       	rjmp	.+56     	; 0x2f8 <__vector_39+0xe8>
               (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send NACK after reception
               (0<<TWWC);                                 // 
      }    
      break; 
    case TWI_MRX_DATA_NACK:     // Data byte has been received and NACK tramsmitted
      TWI_buf[TWI_bufPtr] = TWDR;
 2c0:	80 91 bb 00 	lds	r24, 0x00BB
 2c4:	e0 91 09 02 	lds	r30, 0x0209
 2c8:	f0 e0       	ldi	r31, 0x00	; 0
 2ca:	e4 5f       	subi	r30, 0xF4	; 244
 2cc:	fd 4f       	sbci	r31, 0xFD	; 253
 2ce:	80 83       	st	Z, r24
      TWI_statusReg.lastTransOK = TRUE;                 // Set status bits to completed successfully. 
 2d0:	80 91 0a 02 	lds	r24, 0x020A
 2d4:	81 60       	ori	r24, 0x01	; 1
 2d6:	80 93 0a 02 	sts	0x020A, r24
      TWCR = (1<<TWEN)|                                 // TWI Interface enabled
 2da:	84 e9       	ldi	r24, 0x94	; 148
 2dc:	80 93 bc 00 	sts	0x00BC, r24
             (0<<TWIE)|(1<<TWINT)|                      // Disable TWI Interrupt and clear the flag
             (0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
             (0<<TWWC);                                 //
      break;      
 2e0:	0b c0       	rjmp	.+22     	; 0x2f8 <__vector_39+0xe8>
    case TWI_ARB_LOST:          // Arbitration lost
      TWCR = (1<<TWEN)|                                 // TWI Interface enabled
 2e2:	85 ea       	ldi	r24, 0xA5	; 165
 2e4:	80 93 bc 00 	sts	0x00BC, r24
             (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag
             (0<<TWEA)|(1<<TWSTA)|(0<<TWSTO)|           // Initiate a (RE)START condition.
             (0<<TWWC);                                 //
      break;
 2e8:	07 c0       	rjmp	.+14     	; 0x2f8 <__vector_39+0xe8>
    case TWI_MRX_ADR_NACK:      // SLA+R has been tramsmitted and NACK received    
    case TWI_MTX_DATA_NACK:     // Data byte has been tramsmitted and NACK received
//    case TWI_NO_STATE              // No relevant state information available; TWINT = “0”
    case TWI_BUS_ERROR:         // Bus error due to an illegal START or STOP condition
    default:     
      TWI_state = TWSR;                                 // Store TWSR and automatically sets clears noErrors bit.
 2ea:	80 91 b9 00 	lds	r24, 0x00B9
 2ee:	80 93 00 02 	sts	0x0200, r24
                                                        // Reset TWI Interface
      TWCR = (1<<TWEN)|                                 // Enable TWI-interface and release TWI pins
 2f2:	84 e0       	ldi	r24, 0x04	; 4
 2f4:	80 93 bc 00 	sts	0x00BC, r24
             (0<<TWIE)|(0<<TWINT)|                      // Disable Interupt
             (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // No Signal requests
             (0<<TWWC);                                 //
  }
}
 2f8:	ff 91       	pop	r31
 2fa:	ef 91       	pop	r30
 2fc:	bf 91       	pop	r27
 2fe:	af 91       	pop	r26
 300:	9f 91       	pop	r25
 302:	8f 91       	pop	r24
 304:	3f 91       	pop	r19
 306:	2f 91       	pop	r18
 308:	0f 90       	pop	r0
 30a:	0b be       	out	0x3b, r0	; 59
 30c:	0f 90       	pop	r0
 30e:	0f be       	out	0x3f, r0	; 63
 310:	0f 90       	pop	r0
 312:	1f 90       	pop	r1
 314:	18 95       	reti

00000316 <UART_Transmit>:
	return 1;
}


int UART_Transmit(unsigned char data) {
	while (!(UCSR0A & (1<<UDRE0) )){}
 316:	e0 ec       	ldi	r30, 0xC0	; 192
 318:	f0 e0       	ldi	r31, 0x00	; 0
 31a:	90 81       	ld	r25, Z
 31c:	95 ff       	sbrs	r25, 5
 31e:	fd cf       	rjmp	.-6      	; 0x31a <UART_Transmit+0x4>
	
	UDR0 = data;
 320:	80 93 c6 00 	sts	0x00C6, r24
	return 3;
};
 324:	83 e0       	ldi	r24, 0x03	; 3
 326:	90 e0       	ldi	r25, 0x00	; 0
 328:	08 95       	ret

0000032a <__vector_25>:
#include "../lib/PID/PID.h"
#include "../lib/SOLEDNOID/SOLENOID.h"
uint8_t RECEIVED = 0;

ISR(USART0_RX_vect)
{
 32a:	1f 92       	push	r1
 32c:	0f 92       	push	r0
 32e:	0f b6       	in	r0, 0x3f	; 63
 330:	0f 92       	push	r0
 332:	11 24       	eor	r1, r1
 334:	0b b6       	in	r0, 0x3b	; 59
 336:	0f 92       	push	r0
 338:	2f 93       	push	r18
 33a:	3f 93       	push	r19
 33c:	4f 93       	push	r20
 33e:	5f 93       	push	r21
 340:	6f 93       	push	r22
 342:	7f 93       	push	r23
 344:	8f 93       	push	r24
 346:	9f 93       	push	r25
 348:	af 93       	push	r26
 34a:	bf 93       	push	r27
 34c:	ef 93       	push	r30
 34e:	ff 93       	push	r31
	RECEIVED = 1;
 350:	81 e0       	ldi	r24, 0x01	; 1
 352:	80 93 10 02 	sts	0x0210, r24
	
	unsigned char temp = UDR0;
 356:	80 91 c6 00 	lds	r24, 0x00C6
	UART_Transmit(temp); // for å teste at det funker
 35a:	dd df       	rcall	.-70     	; 0x316 <UART_Transmit>
}
 35c:	ff 91       	pop	r31
 35e:	ef 91       	pop	r30
 360:	bf 91       	pop	r27
 362:	af 91       	pop	r26
 364:	9f 91       	pop	r25
 366:	8f 91       	pop	r24
 368:	7f 91       	pop	r23
 36a:	6f 91       	pop	r22
 36c:	5f 91       	pop	r21
 36e:	4f 91       	pop	r20
 370:	3f 91       	pop	r19
 372:	2f 91       	pop	r18
 374:	0f 90       	pop	r0
 376:	0b be       	out	0x3b, r0	; 59
 378:	0f 90       	pop	r0
 37a:	0f be       	out	0x3f, r0	; 63
 37c:	0f 90       	pop	r0
 37e:	1f 90       	pop	r1
 380:	18 95       	reti

00000382 <main>:


int main(void) {
	
	while(1){
		printf("hello\n");
 382:	81 e0       	ldi	r24, 0x01	; 1
 384:	92 e0       	ldi	r25, 0x02	; 2
 386:	07 d0       	rcall	.+14     	; 0x396 <puts>
 388:	fc cf       	rjmp	.-8      	; 0x382 <main>

0000038a <__tablejump2__>:
 38a:	ee 0f       	add	r30, r30
 38c:	ff 1f       	adc	r31, r31

0000038e <__tablejump__>:
 38e:	05 90       	lpm	r0, Z+
 390:	f4 91       	lpm	r31, Z
 392:	e0 2d       	mov	r30, r0
 394:	19 94       	eijmp

00000396 <puts>:
 396:	0f 93       	push	r16
 398:	1f 93       	push	r17
 39a:	cf 93       	push	r28
 39c:	df 93       	push	r29
 39e:	e0 91 14 02 	lds	r30, 0x0214
 3a2:	f0 91 15 02 	lds	r31, 0x0215
 3a6:	23 81       	ldd	r18, Z+3	; 0x03
 3a8:	21 ff       	sbrs	r18, 1
 3aa:	1b c0       	rjmp	.+54     	; 0x3e2 <puts+0x4c>
 3ac:	ec 01       	movw	r28, r24
 3ae:	00 e0       	ldi	r16, 0x00	; 0
 3b0:	10 e0       	ldi	r17, 0x00	; 0
 3b2:	89 91       	ld	r24, Y+
 3b4:	60 91 14 02 	lds	r22, 0x0214
 3b8:	70 91 15 02 	lds	r23, 0x0215
 3bc:	db 01       	movw	r26, r22
 3be:	18 96       	adiw	r26, 0x08	; 8
 3c0:	ed 91       	ld	r30, X+
 3c2:	fc 91       	ld	r31, X
 3c4:	19 97       	sbiw	r26, 0x09	; 9
 3c6:	88 23       	and	r24, r24
 3c8:	31 f0       	breq	.+12     	; 0x3d6 <puts+0x40>
 3ca:	19 95       	eicall
 3cc:	89 2b       	or	r24, r25
 3ce:	89 f3       	breq	.-30     	; 0x3b2 <puts+0x1c>
 3d0:	0f ef       	ldi	r16, 0xFF	; 255
 3d2:	1f ef       	ldi	r17, 0xFF	; 255
 3d4:	ee cf       	rjmp	.-36     	; 0x3b2 <puts+0x1c>
 3d6:	8a e0       	ldi	r24, 0x0A	; 10
 3d8:	19 95       	eicall
 3da:	89 2b       	or	r24, r25
 3dc:	11 f4       	brne	.+4      	; 0x3e2 <puts+0x4c>
 3de:	c8 01       	movw	r24, r16
 3e0:	02 c0       	rjmp	.+4      	; 0x3e6 <puts+0x50>
 3e2:	8f ef       	ldi	r24, 0xFF	; 255
 3e4:	9f ef       	ldi	r25, 0xFF	; 255
 3e6:	df 91       	pop	r29
 3e8:	cf 91       	pop	r28
 3ea:	1f 91       	pop	r17
 3ec:	0f 91       	pop	r16
 3ee:	08 95       	ret

000003f0 <_exit>:
 3f0:	f8 94       	cli

000003f2 <__stop_program>:
 3f2:	ff cf       	rjmp	.-2      	; 0x3f2 <__stop_program>
