[{"commit":{"message":"8305112: RISC-V: Typo fix for RVC description\n\nReviewed-by: dholmes"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/assembler_riscv.hpp"}],"sha":"b3f970ad62036ef2fd3cc497e087f7e5d5053d81"},{"commit":{"message":"8294366: RISC-V: Partially mark out incompressible regions\n\nReviewed-by: fyang, yadongwang"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/assembler_riscv.hpp"},{"filename":"src\/hotspot\/cpu\/riscv\/c1_MacroAssembler_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/gc\/shared\/barrierSetAssembler_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/macroAssembler_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/nativeInst_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/riscv.ad"},{"filename":"src\/hotspot\/cpu\/riscv\/sharedRuntime_riscv.cpp"}],"sha":"90f0054f616662bf76b1448417d315fe7d8ca358"}]