

================================================================
== Vitis HLS Report for 'mul_body_1_Pipeline_VITIS_LOOP_187_1'
================================================================
* Date:           Tue Feb  8 11:01:56 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        ban
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  0.975 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        5|        5|  50.000 ns|  50.000 ns|    5|    5|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_187_1  |        3|        3|         2|          1|          1|     3|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.97>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i_18 = alloca i32 1"   --->   Operation 5 'alloca' 'i_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%num_res_1 = alloca i32 1"   --->   Operation 6 'alloca' 'num_res_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%num_res_1_1 = alloca i32 1"   --->   Operation 7 'alloca' 'num_res_1_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%num_res_1_2 = alloca i32 1"   --->   Operation 8 'alloca' 'num_res_1_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.42ns)   --->   "%store_ln0 = store i2 0, i2 %i_18"   --->   Operation 9 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN3Ban9_mul_convEPKfS1_Pf.exit.i"   --->   Operation 10 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%i = load i2 %i_18" [../src/ban.cpp:187]   --->   Operation 11 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 12 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.44ns)   --->   "%icmp_ln187 = icmp_eq  i2 %i, i2 3" [../src/ban.cpp:187]   --->   Operation 13 'icmp' 'icmp_ln187' <Predicate = true> <Delay = 0.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3"   --->   Operation 14 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.54ns)   --->   "%add_ln187 = add i2 %i, i2 1" [../src/ban.cpp:187]   --->   Operation 15 'add' 'add_ln187' <Predicate = true> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln187 = br i1 %icmp_ln187, void %.split9, void %_ZN3Ban4_mulEPKfS1_Pf.exit.preheader.exitStub" [../src/ban.cpp:187]   --->   Operation 16 'br' 'br_ln187' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%trunc_ln188_cast = zext i2 %i" [../src/ban.cpp:187]   --->   Operation 17 'zext' 'trunc_ln188_cast' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%aux_addr = getelementptr i32 %aux, i64 0, i64 %trunc_ln188_cast" [../src/ban.cpp:188]   --->   Operation 18 'getelementptr' 'aux_addr' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_1 : Operation 19 [2/2] (0.67ns)   --->   "%num_res_1_4 = load i3 %aux_addr" [../src/ban.cpp:188]   --->   Operation 19 'load' 'num_res_1_4' <Predicate = (!icmp_ln187)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_1 : Operation 20 [1/1] (0.58ns)   --->   "%switch_ln188 = switch i2 %i, void %branch2, i2 0, void %.split9..split96_crit_edge, i2 1, void %.split9..split96_crit_edge1" [../src/ban.cpp:188]   --->   Operation 20 'switch' 'switch_ln188' <Predicate = (!icmp_ln187)> <Delay = 0.58>
ST_1 : Operation 21 [1/1] (0.42ns)   --->   "%store_ln187 = store i2 %add_ln187, i2 %i_18" [../src/ban.cpp:187]   --->   Operation 21 'store' 'store_ln187' <Predicate = (!icmp_ln187)> <Delay = 0.42>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN3Ban9_mul_convEPKfS1_Pf.exit.i"   --->   Operation 22 'br' 'br_ln0' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%num_res_1_load = load i32 %num_res_1"   --->   Operation 31 'load' 'num_res_1_load' <Predicate = (icmp_ln187)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%num_res_1_1_load = load i32 %num_res_1_1"   --->   Operation 32 'load' 'num_res_1_1_load' <Predicate = (icmp_ln187)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%num_res_1_2_load = load i32 %num_res_1_2"   --->   Operation 33 'load' 'num_res_1_2_load' <Predicate = (icmp_ln187)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %num_res_2_03_out, i32 %num_res_1_2_load"   --->   Operation 34 'write' 'write_ln0' <Predicate = (icmp_ln187)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %num_res_1_02_out, i32 %num_res_1_1_load"   --->   Operation 35 'write' 'write_ln0' <Predicate = (icmp_ln187)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %num_res_0_01_out, i32 %num_res_1_load"   --->   Operation 36 'write' 'write_ln0' <Predicate = (icmp_ln187)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 37 'ret' 'ret_ln0' <Predicate = (icmp_ln187)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.67>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%specloopname_ln187 = specloopname void @_ssdm_op_SpecLoopName, void @empty_19" [../src/ban.cpp:187]   --->   Operation 23 'specloopname' 'specloopname_ln187' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/2] (0.67ns)   --->   "%num_res_1_4 = load i3 %aux_addr" [../src/ban.cpp:188]   --->   Operation 24 'load' 'num_res_1_4' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%store_ln188 = store i32 %num_res_1_4, i32 %num_res_1_1" [../src/ban.cpp:188]   --->   Operation 25 'store' 'store_ln188' <Predicate = (i == 1)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln188 = br void %.split96" [../src/ban.cpp:188]   --->   Operation 26 'br' 'br_ln188' <Predicate = (i == 1)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%store_ln188 = store i32 %num_res_1_4, i32 %num_res_1" [../src/ban.cpp:188]   --->   Operation 27 'store' 'store_ln188' <Predicate = (i == 0)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln188 = br void %.split96" [../src/ban.cpp:188]   --->   Operation 28 'br' 'br_ln188' <Predicate = (i == 0)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%store_ln188 = store i32 %num_res_1_4, i32 %num_res_1_2" [../src/ban.cpp:188]   --->   Operation 29 'store' 'store_ln188' <Predicate = (i != 0 & i != 1)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln188 = br void %.split96" [../src/ban.cpp:188]   --->   Operation 30 'br' 'br_ln188' <Predicate = (i != 0 & i != 1)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 0.975ns
The critical path consists of the following:
	'alloca' operation ('i') [5]  (0 ns)
	'load' operation ('i', ../src/ban.cpp:187) on local variable 'i' [12]  (0 ns)
	'add' operation ('add_ln187', ../src/ban.cpp:187) [16]  (0.548 ns)
	'store' operation ('store_ln187', ../src/ban.cpp:187) of variable 'add_ln187', ../src/ban.cpp:187 on local variable 'i' [34]  (0.427 ns)

 <State 2>: 0.677ns
The critical path consists of the following:
	'load' operation ('num_res[1]', ../src/ban.cpp:188) on array 'aux' [22]  (0.677 ns)
	'store' operation ('store_ln188', ../src/ban.cpp:188) of variable 'num_res[1]', ../src/ban.cpp:188 on local variable 'num_res[1]' [31]  (0 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
