$date
	Sun Oct 23 09:46:03 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#928072
b111 !
1"
#928074
b111 &
b111 %
1$
#928075
0"
#928078
b10110 &
b10110 %
#928082
b1011 &
b1011 %
#928086
b100010 &
b100010 %
#928090
b10001 &
b10001 %
#928094
b110100 &
b110100 %
#928098
b11010 &
b11010 %
#928102
b1101 &
b1101 %
#928106
b101000 &
b101000 %
#928110
b10100 &
b10100 %
#928114
b1010 &
b1010 %
#928118
b101 &
b101 %
#928122
b10000 &
b10000 %
#928126
b1000 &
b1000 %
#928130
b100 &
b100 %
#928134
b10 &
b10 %
#928138
b1 &
b1 %
1#
#928142
b0 &
0#
b0 %
0$
#1900516
b10001 !
1"
#1900518
b10001 &
b10001 %
1$
#1900519
0"
#1900522
b110100 &
b110100 %
#1900526
b11010 &
b11010 %
#1900530
b1101 &
b1101 %
#1900534
b101000 &
b101000 %
#1900538
b10100 &
b10100 %
#1900542
b1010 &
b1010 %
#1900546
b101 &
b101 %
#1900550
b10000 &
b10000 %
#1900554
b1000 &
b1000 %
#1900558
b100 &
b100 %
#1900562
b10 &
b10 %
#1900566
b1 &
1#
b1 %
#1900570
b0 &
b0 %
0#
0$
#2953160
1"
#2953162
b10001 &
b10001 %
1$
#2953163
0"
#2953166
b110100 &
b110100 %
#2953170
b11010 &
b11010 %
#2953174
b1101 &
b1101 %
#2953178
b101000 &
b101000 %
#2953182
b10100 &
b10100 %
#2953186
b1010 &
b1010 %
#2953190
b101 &
b101 %
#2953194
b10000 &
b10000 %
#2953198
b1000 &
b1000 %
#2953202
b100 &
b100 %
#2953206
b10 &
b10 %
#2953210
b1 &
b1 %
1#
#2953214
b0 &
0#
b0 %
0$
#4500012
