Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (win64) Build 1412921 Wed Nov 18 09:43:45 MST 2015
| Date         : Thu May 04 10:55:53 2017
| Host         : LAOLUO-PC running 64-bit major release  (build 7600)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file ad9767_test_timing_summary_routed.rpt -rpx ad9767_test_timing_summary_routed.rpx
| Design       : ad9767_test
| Device       : 7a100t-fgg484
| Speed File   : -2  PRODUCTION 1.14 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 28 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.426        0.000                      0                   20        0.263        0.000                      0                   20        1.100        0.000                       0                    18  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                  Waveform(ns)         Period(ns)      Frequency(MHz)
-----                  ------------         ----------      --------------
PLL_inst/inst/clk_in1  {0.000 2.500}        5.000           200.000         
  clk_out2_PLL         {0.000 4.000}        8.000           125.000         
  clkfbout_PLL         {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
PLL_inst/inst/clk_in1                                                                                                                                                    1.100        0.000                       0                     1  
  clk_out2_PLL               2.426        0.000                      0                   20        0.263        0.000                      0                   20        3.500        0.000                       0                    14  
  clkfbout_PLL                                                                                                                                                           3.408        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  PLL_inst/inst/clk_in1
  To Clock:  PLL_inst/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         PLL_inst/inst/clk_in1
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { PLL_inst/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y1  PLL_inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y1  PLL_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y1  PLL_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y1  PLL_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y1  PLL_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y1  PLL_inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_PLL
  To Clock:  clk_out2_PLL

Setup :            0  Failing Endpoints,  Worst Slack        2.426ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.426ns  (required time - arrival time)
  Source:                 rom_addr_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_PLL  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ROM_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_PLL  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_PLL rise@8.000ns - clk_out2_PLL fall@4.000ns)
  Data Path Delay:        1.024ns  (logic 0.437ns (42.660%)  route 0.587ns (57.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.348ns = ( 5.652 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.003ns = ( 1.997 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.350ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL fall edge)
                                                      4.000     4.000 f  
    R4                   IBUFDS                       0.000     4.000 f  u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.065     5.065    PLL_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.972    -0.907 f  PLL_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     0.541    PLL_inst/inst/clk_out2_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.622 f  PLL_inst/inst/clkout2_buf/O
                         net (fo=16, routed)          1.374     1.997    da2_wrt_OBUF
    SLICE_X8Y101         FDRE                                         r  rom_addr_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y101         FDRE (Prop_fdre_C_Q)         0.437     2.434 r  rom_addr_reg[0]/Q
                         net (fo=2, routed)           0.587     3.021    ROM_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[0]
    RAMB18_X0Y40         RAMB18E1                                     r  ROM_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL rise edge)
                                                      8.000     8.000 r  
    R4                   IBUFDS                       0.000     8.000 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.004     9.004    PLL_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.107     2.896 r  PLL_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.381     4.278    PLL_inst/inst/clk_out2_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     4.355 r  PLL_inst/inst/clkout2_buf/O
                         net (fo=16, routed)          1.297     5.652    ROM_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y40         RAMB18E1                                     r  ROM_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.350     6.002    
                         clock uncertainty           -0.064     5.937    
    RAMB18_X0Y40         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.490     5.447    ROM_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          5.447    
                         arrival time                          -3.021    
  -------------------------------------------------------------------
                         slack                                  2.426    

Slack (MET) :             2.517ns  (required time - arrival time)
  Source:                 rom_addr_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_PLL  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ROM_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_PLL  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_PLL rise@8.000ns - clk_out2_PLL fall@4.000ns)
  Data Path Delay:        0.934ns  (logic 0.437ns (46.793%)  route 0.497ns (53.207%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.348ns = ( 5.652 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.003ns = ( 1.997 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.350ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL fall edge)
                                                      4.000     4.000 f  
    R4                   IBUFDS                       0.000     4.000 f  u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.065     5.065    PLL_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.972    -0.907 f  PLL_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     0.541    PLL_inst/inst/clk_out2_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.622 f  PLL_inst/inst/clkout2_buf/O
                         net (fo=16, routed)          1.374     1.997    da2_wrt_OBUF
    SLICE_X8Y101         FDRE                                         r  rom_addr_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y101         FDRE (Prop_fdre_C_Q)         0.437     2.434 r  rom_addr_reg[3]/Q
                         net (fo=2, routed)           0.497     2.931    ROM_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[3]
    RAMB18_X0Y40         RAMB18E1                                     r  ROM_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL rise edge)
                                                      8.000     8.000 r  
    R4                   IBUFDS                       0.000     8.000 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.004     9.004    PLL_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.107     2.896 r  PLL_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.381     4.278    PLL_inst/inst/clk_out2_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     4.355 r  PLL_inst/inst/clkout2_buf/O
                         net (fo=16, routed)          1.297     5.652    ROM_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y40         RAMB18E1                                     r  ROM_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.350     6.002    
                         clock uncertainty           -0.064     5.937    
    RAMB18_X0Y40         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.490     5.447    ROM_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          5.447    
                         arrival time                          -2.931    
  -------------------------------------------------------------------
                         slack                                  2.517    

Slack (MET) :             2.517ns  (required time - arrival time)
  Source:                 rom_addr_reg[9]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_PLL  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ROM_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_PLL  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_PLL rise@8.000ns - clk_out2_PLL fall@4.000ns)
  Data Path Delay:        0.933ns  (logic 0.437ns (46.814%)  route 0.496ns (53.186%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.348ns = ( 5.652 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.003ns = ( 1.997 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.350ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL fall edge)
                                                      4.000     4.000 f  
    R4                   IBUFDS                       0.000     4.000 f  u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.065     5.065    PLL_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.972    -0.907 f  PLL_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     0.541    PLL_inst/inst/clk_out2_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.622 f  PLL_inst/inst/clkout2_buf/O
                         net (fo=16, routed)          1.374     1.997    da2_wrt_OBUF
    SLICE_X8Y103         FDRE                                         r  rom_addr_reg[9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y103         FDRE (Prop_fdre_C_Q)         0.437     2.434 r  rom_addr_reg[9]/Q
                         net (fo=2, routed)           0.496     2.930    ROM_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[9]
    RAMB18_X0Y40         RAMB18E1                                     r  ROM_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL rise edge)
                                                      8.000     8.000 r  
    R4                   IBUFDS                       0.000     8.000 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.004     9.004    PLL_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.107     2.896 r  PLL_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.381     4.278    PLL_inst/inst/clk_out2_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     4.355 r  PLL_inst/inst/clkout2_buf/O
                         net (fo=16, routed)          1.297     5.652    ROM_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y40         RAMB18E1                                     r  ROM_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.350     6.002    
                         clock uncertainty           -0.064     5.937    
    RAMB18_X0Y40         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.490     5.447    ROM_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          5.447    
                         arrival time                          -2.930    
  -------------------------------------------------------------------
                         slack                                  2.517    

Slack (MET) :             2.541ns  (required time - arrival time)
  Source:                 rom_addr_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_PLL  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ROM_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_PLL  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_PLL rise@8.000ns - clk_out2_PLL fall@4.000ns)
  Data Path Delay:        0.909ns  (logic 0.437ns (48.056%)  route 0.472ns (51.944%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.348ns = ( 5.652 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.003ns = ( 1.997 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.350ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL fall edge)
                                                      4.000     4.000 f  
    R4                   IBUFDS                       0.000     4.000 f  u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.065     5.065    PLL_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.972    -0.907 f  PLL_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     0.541    PLL_inst/inst/clk_out2_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.622 f  PLL_inst/inst/clkout2_buf/O
                         net (fo=16, routed)          1.374     1.997    da2_wrt_OBUF
    SLICE_X8Y101         FDRE                                         r  rom_addr_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y101         FDRE (Prop_fdre_C_Q)         0.437     2.434 r  rom_addr_reg[1]/Q
                         net (fo=2, routed)           0.472     2.906    ROM_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[1]
    RAMB18_X0Y40         RAMB18E1                                     r  ROM_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL rise edge)
                                                      8.000     8.000 r  
    R4                   IBUFDS                       0.000     8.000 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.004     9.004    PLL_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.107     2.896 r  PLL_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.381     4.278    PLL_inst/inst/clk_out2_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     4.355 r  PLL_inst/inst/clkout2_buf/O
                         net (fo=16, routed)          1.297     5.652    ROM_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y40         RAMB18E1                                     r  ROM_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.350     6.002    
                         clock uncertainty           -0.064     5.937    
    RAMB18_X0Y40         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.490     5.447    ROM_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          5.447    
                         arrival time                          -2.906    
  -------------------------------------------------------------------
                         slack                                  2.541    

Slack (MET) :             2.544ns  (required time - arrival time)
  Source:                 rom_addr_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_PLL  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ROM_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_PLL  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_PLL rise@8.000ns - clk_out2_PLL fall@4.000ns)
  Data Path Delay:        0.907ns  (logic 0.437ns (48.194%)  route 0.470ns (51.806%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.348ns = ( 5.652 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.003ns = ( 1.997 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.350ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL fall edge)
                                                      4.000     4.000 f  
    R4                   IBUFDS                       0.000     4.000 f  u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.065     5.065    PLL_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.972    -0.907 f  PLL_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     0.541    PLL_inst/inst/clk_out2_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.622 f  PLL_inst/inst/clkout2_buf/O
                         net (fo=16, routed)          1.374     1.997    da2_wrt_OBUF
    SLICE_X8Y101         FDRE                                         r  rom_addr_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y101         FDRE (Prop_fdre_C_Q)         0.437     2.434 r  rom_addr_reg[2]/Q
                         net (fo=2, routed)           0.470     2.903    ROM_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]
    RAMB18_X0Y40         RAMB18E1                                     r  ROM_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL rise edge)
                                                      8.000     8.000 r  
    R4                   IBUFDS                       0.000     8.000 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.004     9.004    PLL_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.107     2.896 r  PLL_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.381     4.278    PLL_inst/inst/clk_out2_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     4.355 r  PLL_inst/inst/clkout2_buf/O
                         net (fo=16, routed)          1.297     5.652    ROM_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y40         RAMB18E1                                     r  ROM_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.350     6.002    
                         clock uncertainty           -0.064     5.937    
    RAMB18_X0Y40         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.490     5.447    ROM_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          5.447    
                         arrival time                          -2.903    
  -------------------------------------------------------------------
                         slack                                  2.544    

Slack (MET) :             2.548ns  (required time - arrival time)
  Source:                 rom_addr_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_PLL  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ROM_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_PLL  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_PLL rise@8.000ns - clk_out2_PLL fall@4.000ns)
  Data Path Delay:        0.903ns  (logic 0.437ns (48.413%)  route 0.466ns (51.587%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.348ns = ( 5.652 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.003ns = ( 1.997 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.350ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL fall edge)
                                                      4.000     4.000 f  
    R4                   IBUFDS                       0.000     4.000 f  u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.065     5.065    PLL_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.972    -0.907 f  PLL_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     0.541    PLL_inst/inst/clk_out2_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.622 f  PLL_inst/inst/clkout2_buf/O
                         net (fo=16, routed)          1.374     1.997    da2_wrt_OBUF
    SLICE_X8Y102         FDRE                                         r  rom_addr_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y102         FDRE (Prop_fdre_C_Q)         0.437     2.434 r  rom_addr_reg[4]/Q
                         net (fo=2, routed)           0.466     2.899    ROM_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[4]
    RAMB18_X0Y40         RAMB18E1                                     r  ROM_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL rise edge)
                                                      8.000     8.000 r  
    R4                   IBUFDS                       0.000     8.000 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.004     9.004    PLL_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.107     2.896 r  PLL_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.381     4.278    PLL_inst/inst/clk_out2_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     4.355 r  PLL_inst/inst/clkout2_buf/O
                         net (fo=16, routed)          1.297     5.652    ROM_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y40         RAMB18E1                                     r  ROM_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.350     6.002    
                         clock uncertainty           -0.064     5.937    
    RAMB18_X0Y40         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.490     5.447    ROM_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          5.447    
                         arrival time                          -2.899    
  -------------------------------------------------------------------
                         slack                                  2.548    

Slack (MET) :             2.549ns  (required time - arrival time)
  Source:                 rom_addr_reg[8]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_PLL  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ROM_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_PLL  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_PLL rise@8.000ns - clk_out2_PLL fall@4.000ns)
  Data Path Delay:        0.901ns  (logic 0.437ns (48.481%)  route 0.464ns (51.519%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.348ns = ( 5.652 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.003ns = ( 1.997 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.350ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL fall edge)
                                                      4.000     4.000 f  
    R4                   IBUFDS                       0.000     4.000 f  u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.065     5.065    PLL_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.972    -0.907 f  PLL_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     0.541    PLL_inst/inst/clk_out2_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.622 f  PLL_inst/inst/clkout2_buf/O
                         net (fo=16, routed)          1.374     1.997    da2_wrt_OBUF
    SLICE_X8Y103         FDRE                                         r  rom_addr_reg[8]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y103         FDRE (Prop_fdre_C_Q)         0.437     2.434 r  rom_addr_reg[8]/Q
                         net (fo=2, routed)           0.464     2.898    ROM_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[8]
    RAMB18_X0Y40         RAMB18E1                                     r  ROM_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL rise edge)
                                                      8.000     8.000 r  
    R4                   IBUFDS                       0.000     8.000 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.004     9.004    PLL_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.107     2.896 r  PLL_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.381     4.278    PLL_inst/inst/clk_out2_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     4.355 r  PLL_inst/inst/clkout2_buf/O
                         net (fo=16, routed)          1.297     5.652    ROM_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y40         RAMB18E1                                     r  ROM_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.350     6.002    
                         clock uncertainty           -0.064     5.937    
    RAMB18_X0Y40         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.490     5.447    ROM_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          5.447    
                         arrival time                          -2.898    
  -------------------------------------------------------------------
                         slack                                  2.549    

Slack (MET) :             2.647ns  (required time - arrival time)
  Source:                 rom_addr_reg[7]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_PLL  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ROM_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_PLL  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_PLL rise@8.000ns - clk_out2_PLL fall@4.000ns)
  Data Path Delay:        0.803ns  (logic 0.437ns (54.398%)  route 0.366ns (45.602%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.348ns = ( 5.652 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.003ns = ( 1.997 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.350ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL fall edge)
                                                      4.000     4.000 f  
    R4                   IBUFDS                       0.000     4.000 f  u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.065     5.065    PLL_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.972    -0.907 f  PLL_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     0.541    PLL_inst/inst/clk_out2_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.622 f  PLL_inst/inst/clkout2_buf/O
                         net (fo=16, routed)          1.374     1.997    da2_wrt_OBUF
    SLICE_X8Y102         FDRE                                         r  rom_addr_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y102         FDRE (Prop_fdre_C_Q)         0.437     2.434 r  rom_addr_reg[7]/Q
                         net (fo=2, routed)           0.366     2.800    ROM_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[7]
    RAMB18_X0Y40         RAMB18E1                                     r  ROM_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL rise edge)
                                                      8.000     8.000 r  
    R4                   IBUFDS                       0.000     8.000 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.004     9.004    PLL_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.107     2.896 r  PLL_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.381     4.278    PLL_inst/inst/clk_out2_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     4.355 r  PLL_inst/inst/clkout2_buf/O
                         net (fo=16, routed)          1.297     5.652    ROM_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y40         RAMB18E1                                     r  ROM_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.350     6.002    
                         clock uncertainty           -0.064     5.937    
    RAMB18_X0Y40         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.490     5.447    ROM_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          5.447    
                         arrival time                          -2.800    
  -------------------------------------------------------------------
                         slack                                  2.647    

Slack (MET) :             2.650ns  (required time - arrival time)
  Source:                 rom_addr_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_PLL  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ROM_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_PLL  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_PLL rise@8.000ns - clk_out2_PLL fall@4.000ns)
  Data Path Delay:        0.801ns  (logic 0.437ns (54.550%)  route 0.364ns (45.450%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.348ns = ( 5.652 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.003ns = ( 1.997 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.350ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL fall edge)
                                                      4.000     4.000 f  
    R4                   IBUFDS                       0.000     4.000 f  u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.065     5.065    PLL_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.972    -0.907 f  PLL_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     0.541    PLL_inst/inst/clk_out2_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.622 f  PLL_inst/inst/clkout2_buf/O
                         net (fo=16, routed)          1.374     1.997    da2_wrt_OBUF
    SLICE_X8Y102         FDRE                                         r  rom_addr_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y102         FDRE (Prop_fdre_C_Q)         0.437     2.434 r  rom_addr_reg[6]/Q
                         net (fo=2, routed)           0.364     2.798    ROM_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[6]
    RAMB18_X0Y40         RAMB18E1                                     r  ROM_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL rise edge)
                                                      8.000     8.000 r  
    R4                   IBUFDS                       0.000     8.000 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.004     9.004    PLL_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.107     2.896 r  PLL_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.381     4.278    PLL_inst/inst/clk_out2_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     4.355 r  PLL_inst/inst/clkout2_buf/O
                         net (fo=16, routed)          1.297     5.652    ROM_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y40         RAMB18E1                                     r  ROM_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.350     6.002    
                         clock uncertainty           -0.064     5.937    
    RAMB18_X0Y40         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.490     5.447    ROM_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          5.447    
                         arrival time                          -2.798    
  -------------------------------------------------------------------
                         slack                                  2.650    

Slack (MET) :             2.658ns  (required time - arrival time)
  Source:                 rom_addr_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_PLL  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ROM_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_PLL  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_PLL rise@8.000ns - clk_out2_PLL fall@4.000ns)
  Data Path Delay:        0.792ns  (logic 0.437ns (55.161%)  route 0.355ns (44.839%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.348ns = ( 5.652 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.003ns = ( 1.997 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.350ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL fall edge)
                                                      4.000     4.000 f  
    R4                   IBUFDS                       0.000     4.000 f  u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.065     5.065    PLL_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.972    -0.907 f  PLL_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     0.541    PLL_inst/inst/clk_out2_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.622 f  PLL_inst/inst/clkout2_buf/O
                         net (fo=16, routed)          1.374     1.997    da2_wrt_OBUF
    SLICE_X8Y102         FDRE                                         r  rom_addr_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y102         FDRE (Prop_fdre_C_Q)         0.437     2.434 r  rom_addr_reg[5]/Q
                         net (fo=2, routed)           0.355     2.789    ROM_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]
    RAMB18_X0Y40         RAMB18E1                                     r  ROM_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL rise edge)
                                                      8.000     8.000 r  
    R4                   IBUFDS                       0.000     8.000 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.004     9.004    PLL_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.107     2.896 r  PLL_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.381     4.278    PLL_inst/inst/clk_out2_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     4.355 r  PLL_inst/inst/clkout2_buf/O
                         net (fo=16, routed)          1.297     5.652    ROM_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y40         RAMB18E1                                     r  ROM_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.350     6.002    
                         clock uncertainty           -0.064     5.937    
    RAMB18_X0Y40         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.490     5.447    ROM_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          5.447    
                         arrival time                          -2.789    
  -------------------------------------------------------------------
                         slack                                  2.658    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 rom_addr_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_PLL  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rom_addr_reg[6]/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_PLL  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL fall@4.000ns - clk_out2_PLL fall@4.000ns)
  Data Path Delay:        0.401ns  (logic 0.277ns (69.119%)  route 0.124ns (30.881%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.272ns = ( 2.728 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.846ns = ( 3.154 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL fall edge)
                                                      4.000     4.000 f  
    R4                   IBUFDS                       0.000     4.000 f  u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.440     4.440    PLL_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.382     2.058 f  PLL_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499     2.557    PLL_inst/inst/clk_out2_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.583 f  PLL_inst/inst/clkout2_buf/O
                         net (fo=16, routed)          0.572     3.154    da2_wrt_OBUF
    SLICE_X8Y102         FDRE                                         r  rom_addr_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y102         FDRE (Prop_fdre_C_Q)         0.167     3.321 r  rom_addr_reg[6]/Q
                         net (fo=2, routed)           0.124     3.445    rom_addr_reg[6]
    SLICE_X8Y102         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     3.555 r  rom_addr_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     3.555    rom_addr_reg[4]_i_1_n_5
    SLICE_X8Y102         FDRE                                         r  rom_addr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL fall edge)
                                                      4.000     4.000 f  
    R4                   IBUFDS                       0.000     4.000 f  u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.480     4.480    PLL_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.167     1.313 f  PLL_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.857    PLL_inst/inst/clk_out2_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.886 f  PLL_inst/inst/clkout2_buf/O
                         net (fo=16, routed)          0.843     2.728    da2_wrt_OBUF
    SLICE_X8Y102         FDRE                                         r  rom_addr_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.426     3.154    
    SLICE_X8Y102         FDRE (Hold_fdre_C_D)         0.138     3.292    rom_addr_reg[6]
  -------------------------------------------------------------------
                         required time                         -3.292    
                         arrival time                           3.555    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 rom_addr_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_PLL  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rom_addr_reg[7]/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_PLL  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL fall@4.000ns - clk_out2_PLL fall@4.000ns)
  Data Path Delay:        0.437ns  (logic 0.313ns (71.664%)  route 0.124ns (28.336%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.272ns = ( 2.728 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.846ns = ( 3.154 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL fall edge)
                                                      4.000     4.000 f  
    R4                   IBUFDS                       0.000     4.000 f  u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.440     4.440    PLL_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.382     2.058 f  PLL_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499     2.557    PLL_inst/inst/clk_out2_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.583 f  PLL_inst/inst/clkout2_buf/O
                         net (fo=16, routed)          0.572     3.154    da2_wrt_OBUF
    SLICE_X8Y102         FDRE                                         r  rom_addr_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y102         FDRE (Prop_fdre_C_Q)         0.167     3.321 r  rom_addr_reg[6]/Q
                         net (fo=2, routed)           0.124     3.445    rom_addr_reg[6]
    SLICE_X8Y102         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     3.591 r  rom_addr_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     3.591    rom_addr_reg[4]_i_1_n_4
    SLICE_X8Y102         FDRE                                         r  rom_addr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL fall edge)
                                                      4.000     4.000 f  
    R4                   IBUFDS                       0.000     4.000 f  u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.480     4.480    PLL_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.167     1.313 f  PLL_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.857    PLL_inst/inst/clk_out2_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.886 f  PLL_inst/inst/clkout2_buf/O
                         net (fo=16, routed)          0.843     2.728    da2_wrt_OBUF
    SLICE_X8Y102         FDRE                                         r  rom_addr_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.426     3.154    
    SLICE_X8Y102         FDRE (Hold_fdre_C_D)         0.138     3.292    rom_addr_reg[7]
  -------------------------------------------------------------------
                         required time                         -3.292    
                         arrival time                           3.591    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 rom_addr_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_PLL  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rom_addr_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_PLL  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL fall@4.000ns - clk_out2_PLL fall@4.000ns)
  Data Path Delay:        0.456ns  (logic 0.282ns (61.838%)  route 0.174ns (38.162%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.272ns = ( 2.728 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.846ns = ( 3.154 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL fall edge)
                                                      4.000     4.000 f  
    R4                   IBUFDS                       0.000     4.000 f  u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.440     4.440    PLL_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.382     2.058 f  PLL_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499     2.557    PLL_inst/inst/clk_out2_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.583 f  PLL_inst/inst/clkout2_buf/O
                         net (fo=16, routed)          0.572     3.154    da2_wrt_OBUF
    SLICE_X8Y101         FDRE                                         r  rom_addr_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y101         FDRE (Prop_fdre_C_Q)         0.167     3.321 f  rom_addr_reg[0]/Q
                         net (fo=2, routed)           0.174     3.495    rom_addr_reg[0]
    SLICE_X8Y101         LUT1 (Prop_lut1_I0_O)        0.045     3.540 r  rom_addr[0]_i_6/O
                         net (fo=1, routed)           0.000     3.540    rom_addr[0]_i_6_n_0
    SLICE_X8Y101         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     3.610 r  rom_addr_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     3.610    rom_addr_reg[0]_i_1_n_7
    SLICE_X8Y101         FDRE                                         r  rom_addr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL fall edge)
                                                      4.000     4.000 f  
    R4                   IBUFDS                       0.000     4.000 f  u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.480     4.480    PLL_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.167     1.313 f  PLL_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.857    PLL_inst/inst/clk_out2_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.886 f  PLL_inst/inst/clkout2_buf/O
                         net (fo=16, routed)          0.843     2.728    da2_wrt_OBUF
    SLICE_X8Y101         FDRE                                         r  rom_addr_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.426     3.154    
    SLICE_X8Y101         FDRE (Hold_fdre_C_D)         0.138     3.292    rom_addr_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.292    
                         arrival time                           3.610    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 rom_addr_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_PLL  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rom_addr_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_PLL  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL fall@4.000ns - clk_out2_PLL fall@4.000ns)
  Data Path Delay:        0.456ns  (logic 0.276ns (60.482%)  route 0.180ns (39.518%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.272ns = ( 2.728 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.846ns = ( 3.154 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL fall edge)
                                                      4.000     4.000 f  
    R4                   IBUFDS                       0.000     4.000 f  u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.440     4.440    PLL_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.382     2.058 f  PLL_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499     2.557    PLL_inst/inst/clk_out2_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.583 f  PLL_inst/inst/clkout2_buf/O
                         net (fo=16, routed)          0.572     3.154    da2_wrt_OBUF
    SLICE_X8Y101         FDRE                                         r  rom_addr_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y101         FDRE (Prop_fdre_C_Q)         0.167     3.321 r  rom_addr_reg[3]/Q
                         net (fo=2, routed)           0.180     3.502    rom_addr_reg[3]
    SLICE_X8Y101         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     3.611 r  rom_addr_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     3.611    rom_addr_reg[0]_i_1_n_4
    SLICE_X8Y101         FDRE                                         r  rom_addr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL fall edge)
                                                      4.000     4.000 f  
    R4                   IBUFDS                       0.000     4.000 f  u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.480     4.480    PLL_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.167     1.313 f  PLL_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.857    PLL_inst/inst/clk_out2_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.886 f  PLL_inst/inst/clkout2_buf/O
                         net (fo=16, routed)          0.843     2.728    da2_wrt_OBUF
    SLICE_X8Y101         FDRE                                         r  rom_addr_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.426     3.154    
    SLICE_X8Y101         FDRE (Hold_fdre_C_D)         0.138     3.292    rom_addr_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.292    
                         arrival time                           3.611    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.322ns  (arrival time - required time)
  Source:                 rom_addr_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_PLL  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rom_addr_reg[4]/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_PLL  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL fall@4.000ns - clk_out2_PLL fall@4.000ns)
  Data Path Delay:        0.460ns  (logic 0.282ns (61.290%)  route 0.178ns (38.710%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.272ns = ( 2.728 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.846ns = ( 3.154 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL fall edge)
                                                      4.000     4.000 f  
    R4                   IBUFDS                       0.000     4.000 f  u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.440     4.440    PLL_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.382     2.058 f  PLL_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499     2.557    PLL_inst/inst/clk_out2_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.583 f  PLL_inst/inst/clkout2_buf/O
                         net (fo=16, routed)          0.572     3.154    da2_wrt_OBUF
    SLICE_X8Y102         FDRE                                         r  rom_addr_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y102         FDRE (Prop_fdre_C_Q)         0.167     3.321 r  rom_addr_reg[4]/Q
                         net (fo=2, routed)           0.178     3.499    rom_addr_reg[4]
    SLICE_X8Y102         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     3.614 r  rom_addr_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     3.614    rom_addr_reg[4]_i_1_n_7
    SLICE_X8Y102         FDRE                                         r  rom_addr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL fall edge)
                                                      4.000     4.000 f  
    R4                   IBUFDS                       0.000     4.000 f  u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.480     4.480    PLL_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.167     1.313 f  PLL_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.857    PLL_inst/inst/clk_out2_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.886 f  PLL_inst/inst/clkout2_buf/O
                         net (fo=16, routed)          0.843     2.728    da2_wrt_OBUF
    SLICE_X8Y102         FDRE                                         r  rom_addr_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.426     3.154    
    SLICE_X8Y102         FDRE (Hold_fdre_C_D)         0.138     3.292    rom_addr_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.292    
                         arrival time                           3.614    
  -------------------------------------------------------------------
                         slack                                  0.322    

Slack (MET) :             0.322ns  (arrival time - required time)
  Source:                 rom_addr_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_PLL  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rom_addr_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_PLL  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL fall@4.000ns - clk_out2_PLL fall@4.000ns)
  Data Path Delay:        0.460ns  (logic 0.278ns (60.391%)  route 0.182ns (39.609%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.272ns = ( 2.728 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.846ns = ( 3.154 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL fall edge)
                                                      4.000     4.000 f  
    R4                   IBUFDS                       0.000     4.000 f  u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.440     4.440    PLL_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.382     2.058 f  PLL_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499     2.557    PLL_inst/inst/clk_out2_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.583 f  PLL_inst/inst/clkout2_buf/O
                         net (fo=16, routed)          0.572     3.154    da2_wrt_OBUF
    SLICE_X8Y101         FDRE                                         r  rom_addr_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y101         FDRE (Prop_fdre_C_Q)         0.167     3.321 r  rom_addr_reg[1]/Q
                         net (fo=2, routed)           0.182     3.504    rom_addr_reg[1]
    SLICE_X8Y101         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111     3.615 r  rom_addr_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.615    rom_addr_reg[0]_i_1_n_6
    SLICE_X8Y101         FDRE                                         r  rom_addr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL fall edge)
                                                      4.000     4.000 f  
    R4                   IBUFDS                       0.000     4.000 f  u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.480     4.480    PLL_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.167     1.313 f  PLL_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.857    PLL_inst/inst/clk_out2_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.886 f  PLL_inst/inst/clkout2_buf/O
                         net (fo=16, routed)          0.843     2.728    da2_wrt_OBUF
    SLICE_X8Y101         FDRE                                         r  rom_addr_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.426     3.154    
    SLICE_X8Y101         FDRE (Hold_fdre_C_D)         0.138     3.292    rom_addr_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.292    
                         arrival time                           3.615    
  -------------------------------------------------------------------
                         slack                                  0.322    

Slack (MET) :             0.322ns  (arrival time - required time)
  Source:                 rom_addr_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_PLL  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rom_addr_reg[5]/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_PLL  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL fall@4.000ns - clk_out2_PLL fall@4.000ns)
  Data Path Delay:        0.460ns  (logic 0.278ns (60.391%)  route 0.182ns (39.609%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.272ns = ( 2.728 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.846ns = ( 3.154 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL fall edge)
                                                      4.000     4.000 f  
    R4                   IBUFDS                       0.000     4.000 f  u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.440     4.440    PLL_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.382     2.058 f  PLL_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499     2.557    PLL_inst/inst/clk_out2_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.583 f  PLL_inst/inst/clkout2_buf/O
                         net (fo=16, routed)          0.572     3.154    da2_wrt_OBUF
    SLICE_X8Y102         FDRE                                         r  rom_addr_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y102         FDRE (Prop_fdre_C_Q)         0.167     3.321 r  rom_addr_reg[5]/Q
                         net (fo=2, routed)           0.182     3.504    rom_addr_reg[5]
    SLICE_X8Y102         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111     3.615 r  rom_addr_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.615    rom_addr_reg[4]_i_1_n_6
    SLICE_X8Y102         FDRE                                         r  rom_addr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL fall edge)
                                                      4.000     4.000 f  
    R4                   IBUFDS                       0.000     4.000 f  u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.480     4.480    PLL_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.167     1.313 f  PLL_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.857    PLL_inst/inst/clk_out2_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.886 f  PLL_inst/inst/clkout2_buf/O
                         net (fo=16, routed)          0.843     2.728    da2_wrt_OBUF
    SLICE_X8Y102         FDRE                                         r  rom_addr_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.426     3.154    
    SLICE_X8Y102         FDRE (Hold_fdre_C_D)         0.138     3.292    rom_addr_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.292    
                         arrival time                           3.615    
  -------------------------------------------------------------------
                         slack                                  0.322    

Slack (MET) :             0.322ns  (arrival time - required time)
  Source:                 rom_addr_reg[9]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_PLL  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rom_addr_reg[9]/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_PLL  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL fall@4.000ns - clk_out2_PLL fall@4.000ns)
  Data Path Delay:        0.460ns  (logic 0.278ns (60.391%)  route 0.182ns (39.609%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.273ns = ( 2.727 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.847ns = ( 3.153 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL fall edge)
                                                      4.000     4.000 f  
    R4                   IBUFDS                       0.000     4.000 f  u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.440     4.440    PLL_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.382     2.058 f  PLL_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499     2.557    PLL_inst/inst/clk_out2_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.583 f  PLL_inst/inst/clkout2_buf/O
                         net (fo=16, routed)          0.571     3.153    da2_wrt_OBUF
    SLICE_X8Y103         FDRE                                         r  rom_addr_reg[9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y103         FDRE (Prop_fdre_C_Q)         0.167     3.320 r  rom_addr_reg[9]/Q
                         net (fo=2, routed)           0.182     3.503    rom_addr_reg[9]
    SLICE_X8Y103         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111     3.614 r  rom_addr_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.614    rom_addr_reg[8]_i_1_n_6
    SLICE_X8Y103         FDRE                                         r  rom_addr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL fall edge)
                                                      4.000     4.000 f  
    R4                   IBUFDS                       0.000     4.000 f  u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.480     4.480    PLL_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.167     1.313 f  PLL_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.857    PLL_inst/inst/clk_out2_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.886 f  PLL_inst/inst/clkout2_buf/O
                         net (fo=16, routed)          0.841     2.727    da2_wrt_OBUF
    SLICE_X8Y103         FDRE                                         r  rom_addr_reg[9]/C  (IS_INVERTED)
                         clock pessimism              0.426     3.153    
    SLICE_X8Y103         FDRE (Hold_fdre_C_D)         0.138     3.291    rom_addr_reg[9]
  -------------------------------------------------------------------
                         required time                         -3.291    
                         arrival time                           3.614    
  -------------------------------------------------------------------
                         slack                                  0.322    

Slack (MET) :             0.323ns  (arrival time - required time)
  Source:                 rom_addr_reg[8]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_PLL  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rom_addr_reg[8]/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_PLL  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL fall@4.000ns - clk_out2_PLL fall@4.000ns)
  Data Path Delay:        0.461ns  (logic 0.282ns (61.193%)  route 0.179ns (38.807%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.273ns = ( 2.727 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.847ns = ( 3.153 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL fall edge)
                                                      4.000     4.000 f  
    R4                   IBUFDS                       0.000     4.000 f  u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.440     4.440    PLL_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.382     2.058 f  PLL_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499     2.557    PLL_inst/inst/clk_out2_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.583 f  PLL_inst/inst/clkout2_buf/O
                         net (fo=16, routed)          0.571     3.153    da2_wrt_OBUF
    SLICE_X8Y103         FDRE                                         r  rom_addr_reg[8]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y103         FDRE (Prop_fdre_C_Q)         0.167     3.320 r  rom_addr_reg[8]/Q
                         net (fo=2, routed)           0.179     3.499    rom_addr_reg[8]
    SLICE_X8Y103         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     3.614 r  rom_addr_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     3.614    rom_addr_reg[8]_i_1_n_7
    SLICE_X8Y103         FDRE                                         r  rom_addr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL fall edge)
                                                      4.000     4.000 f  
    R4                   IBUFDS                       0.000     4.000 f  u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.480     4.480    PLL_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.167     1.313 f  PLL_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.857    PLL_inst/inst/clk_out2_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.886 f  PLL_inst/inst/clkout2_buf/O
                         net (fo=16, routed)          0.841     2.727    da2_wrt_OBUF
    SLICE_X8Y103         FDRE                                         r  rom_addr_reg[8]/C  (IS_INVERTED)
                         clock pessimism              0.426     3.153    
    SLICE_X8Y103         FDRE (Hold_fdre_C_D)         0.138     3.291    rom_addr_reg[8]
  -------------------------------------------------------------------
                         required time                         -3.291    
                         arrival time                           3.614    
  -------------------------------------------------------------------
                         slack                                  0.323    

Slack (MET) :             0.393ns  (arrival time - required time)
  Source:                 rom_addr_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_PLL  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rom_addr_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_PLL  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL fall@4.000ns - clk_out2_PLL fall@4.000ns)
  Data Path Delay:        0.531ns  (logic 0.277ns (52.175%)  route 0.254ns (47.825%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.272ns = ( 2.728 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.846ns = ( 3.154 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL fall edge)
                                                      4.000     4.000 f  
    R4                   IBUFDS                       0.000     4.000 f  u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.440     4.440    PLL_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.382     2.058 f  PLL_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499     2.557    PLL_inst/inst/clk_out2_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.583 f  PLL_inst/inst/clkout2_buf/O
                         net (fo=16, routed)          0.572     3.154    da2_wrt_OBUF
    SLICE_X8Y101         FDRE                                         r  rom_addr_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y101         FDRE (Prop_fdre_C_Q)         0.167     3.321 r  rom_addr_reg[2]/Q
                         net (fo=2, routed)           0.254     3.575    rom_addr_reg[2]
    SLICE_X8Y101         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     3.685 r  rom_addr_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     3.685    rom_addr_reg[0]_i_1_n_5
    SLICE_X8Y101         FDRE                                         r  rom_addr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL fall edge)
                                                      4.000     4.000 f  
    R4                   IBUFDS                       0.000     4.000 f  u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.480     4.480    PLL_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.167     1.313 f  PLL_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.857    PLL_inst/inst/clk_out2_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.886 f  PLL_inst/inst/clkout2_buf/O
                         net (fo=16, routed)          0.843     2.728    da2_wrt_OBUF
    SLICE_X8Y101         FDRE                                         r  rom_addr_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.426     3.154    
    SLICE_X8Y101         FDRE (Hold_fdre_C_D)         0.138     3.292    rom_addr_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.292    
                         arrival time                           3.685    
  -------------------------------------------------------------------
                         slack                                  0.393    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_PLL
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { PLL_inst/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         8.000       5.830      RAMB18_X0Y40     ROM_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         8.000       5.830      RAMB18_X0Y40     ROM_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.592         8.000       6.408      BUFGCTRL_X0Y0    PLL_inst/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y1  PLL_inst/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X8Y101     rom_addr_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X8Y101     rom_addr_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X8Y101     rom_addr_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X8Y101     rom_addr_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X8Y102     rom_addr_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X8Y102     rom_addr_reg[5]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y1  PLL_inst/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X8Y101     rom_addr_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X8Y101     rom_addr_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X8Y101     rom_addr_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X8Y101     rom_addr_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X8Y102     rom_addr_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X8Y102     rom_addr_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X8Y102     rom_addr_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X8Y102     rom_addr_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X8Y103     rom_addr_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X8Y103     rom_addr_reg[9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X8Y101     rom_addr_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X8Y101     rom_addr_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X8Y101     rom_addr_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X8Y101     rom_addr_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X8Y102     rom_addr_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X8Y102     rom_addr_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X8Y102     rom_addr_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X8Y102     rom_addr_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X8Y103     rom_addr_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X8Y103     rom_addr_reg[9]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_PLL
  To Clock:  clkfbout_PLL

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_PLL
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { PLL_inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         5.000       3.408      BUFGCTRL_X0Y1    PLL_inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y1  PLL_inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y1  PLL_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y1  PLL_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y1  PLL_inst/inst/mmcm_adv_inst/CLKFBOUT



