<stg><name>lzBooster<255, 16384, 64>_Pipeline_lz_booster</name>


<trans_list>

<trans id="134" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="138" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="135" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %empty = alloca i32 1

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %empty_39 = alloca i32 1

]]></Node>
<StgValue><ssdm name="empty_39"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:3 %outValue = alloca i32 1

]]></Node>
<StgValue><ssdm name="outValue"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:4 %new_match_len = alloca i32 1

]]></Node>
<StgValue><ssdm name="new_match_len"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="1" op_0_bw="32">
<![CDATA[
newFuncRoot:5 %new_matchFlag_1_0_0_07 = alloca i32 1

]]></Node>
<StgValue><ssdm name="new_matchFlag_1_0_0_07"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:6 %new_match_loc = alloca i32 1

]]></Node>
<StgValue><ssdm name="new_match_loc"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:7 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %local_mem, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:8 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %boosterStream, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:9 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %bestMatchStream, void @empty_8, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:10 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %boosterStream, void @empty_8, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:11 %sub_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sub

]]></Node>
<StgValue><ssdm name="sub_read"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:12 %skip_len_reg_load_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %skip_len_reg_load

]]></Node>
<StgValue><ssdm name="skip_len_reg_load_read"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:13 %match_len_reg_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %match_len_reg_load

]]></Node>
<StgValue><ssdm name="match_len_reg_load_read"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:14 %matchFlag_reg_load_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %matchFlag_reg_load

]]></Node>
<StgValue><ssdm name="matchFlag_reg_load_read"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:15 %nextMatchCh_loc_0_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %nextMatchCh_loc_0

]]></Node>
<StgValue><ssdm name="nextMatchCh_loc_0_read"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:16 %match_loc_reg_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %match_loc_reg_load

]]></Node>
<StgValue><ssdm name="match_loc_reg_load_read"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:17 %store_ln625 = store i32 %match_loc_reg_load_read, i32 %new_match_loc

]]></Node>
<StgValue><ssdm name="store_ln625"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:18 %store_ln0 = store i1 %matchFlag_reg_load_read, i1 %new_matchFlag_1_0_0_07

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:19 %store_ln624 = store i32 %match_len_reg_load_read, i32 %new_match_len

]]></Node>
<StgValue><ssdm name="store_ln624"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:20 %store_ln0 = store i8 %nextMatchCh_loc_0_read, i8 %empty_39

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:21 %store_ln0 = store i16 %skip_len_reg_load_read, i16 %empty

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:22 %store_ln603 = store i32 0, i32 %i

]]></Node>
<StgValue><ssdm name="store_ln603"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:23 %br_ln603 = br void %for.body

]]></Node>
<StgValue><ssdm name="br_ln603"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.body:0 %i_4 = load i32 %i

]]></Node>
<StgValue><ssdm name="i_4"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body:5 %icmp_ln603 = icmp_eq  i32 %i_4, i32 %sub_read

]]></Node>
<StgValue><ssdm name="icmp_ln603"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body:7 %br_ln603 = br i1 %icmp_ln603, void %for.body.split, void %for.cond.for.cond.cleanup_crit_edge.exitStub

]]></Node>
<StgValue><ssdm name="br_ln603"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
for.body:1 %p_load16 = load i16 %empty

]]></Node>
<StgValue><ssdm name="p_load16"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32">
<![CDATA[
for.body:2 %outValue_1 = load i32 %outValue

]]></Node>
<StgValue><ssdm name="outValue_1"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.body:3 %new_match_len_2 = load i32 %new_match_len

]]></Node>
<StgValue><ssdm name="new_match_len_2"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.body:4 %new_match_loc_1 = load i32 %new_match_loc

]]></Node>
<StgValue><ssdm name="new_match_loc_1"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body:6 %i_5 = add i32 %i_4, i32 1

]]></Node>
<StgValue><ssdm name="i_5"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln603" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
for.body.split:0 %p_load15 = load i8 %empty_39

]]></Node>
<StgValue><ssdm name="p_load15"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln603" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
for.body.split:1 %new_matchFlag_1_0_0_07_load = load i1 %new_matchFlag_1_0_0_07

]]></Node>
<StgValue><ssdm name="new_matchFlag_1_0_0_07_load"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln603" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="14" op_0_bw="32">
<![CDATA[
for.body.split:3 %trunc_ln603_1 = trunc i32 %i_4

]]></Node>
<StgValue><ssdm name="trunc_ln603_1"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln603" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split:6 %outValue_3 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %bestMatchStream

]]></Node>
<StgValue><ssdm name="outValue_3"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln603" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="8" op_0_bw="32">
<![CDATA[
for.body.split:7 %tCh = trunc i32 %outValue_3

]]></Node>
<StgValue><ssdm name="tCh"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln603" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body.split:8 %tLen = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32, i32 %outValue_3, i32 8

]]></Node>
<StgValue><ssdm name="tLen"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln603" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body.split:9 %tOffset = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32, i32 %outValue_3, i32 16

]]></Node>
<StgValue><ssdm name="tOffset"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln603" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="14">
<![CDATA[
for.body.split:10 %zext_ln613 = zext i14 %trunc_ln603_1

]]></Node>
<StgValue><ssdm name="zext_ln613"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln603" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:11 %local_mem_addr = getelementptr i8 %local_mem, i64 0, i64 %zext_ln613

]]></Node>
<StgValue><ssdm name="local_mem_addr"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln603" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="8" op_1_bw="14">
<![CDATA[
for.body.split:12 %store_ln613 = store i8 %tCh, i14 %local_mem_addr

]]></Node>
<StgValue><ssdm name="store_ln613"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln603" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="2" op_0_bw="2" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body.split:13 %tmp = partselect i2 @_ssdm_op_PartSelect.i2.i32.i32.i32, i32 %outValue_3, i32 30, i32 31

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln603" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.body.split:14 %boostFlag = icmp_eq  i2 %tmp, i2 0

]]></Node>
<StgValue><ssdm name="boostFlag"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln603" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body.split:15 %skip_condition = icmp_eq  i16 %p_load16, i16 0

]]></Node>
<StgValue><ssdm name="skip_condition"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln603" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split:16 %icmp_ln621 = icmp_ult  i32 %new_match_len_2, i32 255

]]></Node>
<StgValue><ssdm name="icmp_ln621"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln603" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body.split:17 %icmp_ln621_1 = icmp_eq  i8 %tCh, i8 %p_load15

]]></Node>
<StgValue><ssdm name="icmp_ln621_1"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln603" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body.split:18 %and_ln621 = and i1 %icmp_ln621_1, i1 %icmp_ln621

]]></Node>
<StgValue><ssdm name="and_ln621"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln603" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body.split:19 %match_condition = and i1 %and_ln621, i1 %new_matchFlag_1_0_0_07_load

]]></Node>
<StgValue><ssdm name="match_condition"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln603" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body.split:20 %br_ln629 = br i1 %skip_condition, void %if.then33, void %if.else

]]></Node>
<StgValue><ssdm name="br_ln629"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln603" val="0"/>
<literal name="skip_condition" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.else:0 %br_ln631 = br i1 %match_condition, void %if.end62, void %if.then38

]]></Node>
<StgValue><ssdm name="br_ln631"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln603" val="0"/>
<literal name="skip_condition" val="1"/>
<literal name="match_condition" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="16">
<![CDATA[
if.end62:0 %zext_ln637 = zext i16 %tOffset

]]></Node>
<StgValue><ssdm name="zext_ln637"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln603" val="0"/>
<literal name="skip_condition" val="1"/>
<literal name="match_condition" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end62:1 %new_match_loc_5 = sub i32 %i_4, i32 %zext_ln637

]]></Node>
<StgValue><ssdm name="new_match_loc_5"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln603" val="0"/>
<literal name="skip_condition" val="1"/>
<literal name="match_condition" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="14" op_0_bw="32">
<![CDATA[
if.end62:2 %trunc_ln625_1 = trunc i32 %new_match_loc_5

]]></Node>
<StgValue><ssdm name="trunc_ln625_1"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln603" val="0"/>
<literal name="skip_condition" val="1"/>
<literal name="match_condition" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end62:3 %outFlag = icmp_eq  i32 %i_4, i32 0

]]></Node>
<StgValue><ssdm name="outFlag"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln603" val="0"/>
<literal name="skip_condition" val="1"/>
<literal name="match_condition" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.end62:4 %has_tLen = icmp_ne  i8 %tLen, i8 0

]]></Node>
<StgValue><ssdm name="has_tLen"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln603" val="0"/>
<literal name="skip_condition" val="1"/>
<literal name="match_condition" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end62:5 %use_boost = and i1 %boostFlag, i1 %has_tLen

]]></Node>
<StgValue><ssdm name="use_boost"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln603" val="0"/>
<literal name="skip_condition" val="1"/>
<literal name="match_condition" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end62:6 %xor_ln647 = xor i1 %use_boost, i1 %has_tLen

]]></Node>
<StgValue><ssdm name="xor_ln647"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln603" val="0"/>
<literal name="skip_condition" val="1"/>
<literal name="match_condition" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.end62:7 %add_ln647 = add i8 %tLen, i8 255

]]></Node>
<StgValue><ssdm name="add_ln647"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln603" val="0"/>
<literal name="skip_condition" val="1"/>
<literal name="match_condition" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
if.end62:8 %select_ln647 = select i1 %xor_ln647, i8 %add_ln647, i8 0

]]></Node>
<StgValue><ssdm name="select_ln647"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln603" val="0"/>
<literal name="skip_condition" val="1"/>
<literal name="match_condition" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="16" op_0_bw="8">
<![CDATA[
if.end62:9 %zext_ln659_3 = zext i8 %select_ln647

]]></Node>
<StgValue><ssdm name="zext_ln659_3"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln603" val="0"/>
<literal name="skip_condition" val="1"/>
<literal name="match_condition" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.end62:13 %store_ln625 = store i32 %new_match_loc_5, i32 %new_match_loc

]]></Node>
<StgValue><ssdm name="store_ln625"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln603" val="0"/>
<literal name="skip_condition" val="1"/>
<literal name="match_condition" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.end62:14 %store_ln644 = store i1 %use_boost, i1 %new_matchFlag_1_0_0_07

]]></Node>
<StgValue><ssdm name="store_ln644"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln603" val="0"/>
<literal name="skip_condition" val="1"/>
<literal name="match_condition" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.end62:15 %store_ln624 = store i32 1, i32 %new_match_len

]]></Node>
<StgValue><ssdm name="store_ln624"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln603" val="0"/>
<literal name="skip_condition" val="1"/>
<literal name="match_condition" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
if.end62:16 %store_ln592 = store i32 %outValue_3, i32 %outValue

]]></Node>
<StgValue><ssdm name="store_ln592"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln603" val="0"/>
<literal name="skip_condition" val="1"/>
<literal name="match_condition" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.end62:17 %store_ln659 = store i16 %zext_ln659_3, i16 %empty

]]></Node>
<StgValue><ssdm name="store_ln659"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln603" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc:2 %store_ln603 = store i32 %i_5, i32 %i

]]></Node>
<StgValue><ssdm name="store_ln603"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln603" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
for.cond.for.cond.cleanup_crit_edge.exitStub:0 %p_load = load i8 %empty_39

]]></Node>
<StgValue><ssdm name="p_load"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln603" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
for.cond.for.cond.cleanup_crit_edge.exitStub:1 %new_matchFlag_1_0_0_07_load_1 = load i1 %new_matchFlag_1_0_0_07

]]></Node>
<StgValue><ssdm name="new_matchFlag_1_0_0_07_load_1"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln603" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.cond.for.cond.cleanup_crit_edge.exitStub:2 %write_ln603 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %new_match_loc_out, i32 %new_match_loc_1

]]></Node>
<StgValue><ssdm name="write_ln603"/></StgValue>
</operation>

<operation id="112" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln603" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.cond.for.cond.cleanup_crit_edge.exitStub:3 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %p_out, i8 %p_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="113" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln603" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.cond.for.cond.cleanup_crit_edge.exitStub:4 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %new_matchFlag_1_0_0_07_out, i1 %new_matchFlag_1_0_0_07_load_1

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="114" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln603" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.cond.for.cond.cleanup_crit_edge.exitStub:5 %write_ln632 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %new_match_len_out, i32 %new_match_len_2

]]></Node>
<StgValue><ssdm name="write_ln632"/></StgValue>
</operation>

<operation id="115" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln603" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.cond.for.cond.cleanup_crit_edge.exitStub:6 %write_ln630 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %p_out1, i16 %p_load16

]]></Node>
<StgValue><ssdm name="write_ln630"/></StgValue>
</operation>

<operation id="116" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln603" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.cond.for.cond.cleanup_crit_edge.exitStub:7 %write_ln662 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %outValue_out, i32 %outValue_1

]]></Node>
<StgValue><ssdm name="write_ln662"/></StgValue>
</operation>

<operation id="117" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln603" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="0">
<![CDATA[
for.cond.for.cond.cleanup_crit_edge.exitStub:8 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="74" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln603" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="14" op_0_bw="32">
<![CDATA[
for.body.split:2 %trunc_ln603 = trunc i32 %new_match_loc_1

]]></Node>
<StgValue><ssdm name="trunc_ln603"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln603" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body.split:4 %specpipeline_ln604 = specpipeline void @_ssdm_op_SpecPipeline, i32 3, i32 0, i32 0, i32 0, void @empty_9

]]></Node>
<StgValue><ssdm name="specpipeline_ln604"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln603" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body.split:5 %specloopname_ln603 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13

]]></Node>
<StgValue><ssdm name="specloopname_ln603"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln603" val="0"/>
<literal name="skip_condition" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.then33:0 %add_ln630 = add i16 %p_load16, i16 65535

]]></Node>
<StgValue><ssdm name="add_ln630"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln603" val="0"/>
<literal name="skip_condition" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="64" op_0_bw="14">
<![CDATA[
if.then33:1 %zext_ln659 = zext i14 %trunc_ln603

]]></Node>
<StgValue><ssdm name="zext_ln659"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln603" val="0"/>
<literal name="skip_condition" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then33:2 %local_mem_addr_1 = getelementptr i8 %local_mem, i64 0, i64 %zext_ln659

]]></Node>
<StgValue><ssdm name="local_mem_addr_1"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln603" val="0"/>
<literal name="skip_condition" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="8" op_0_bw="14" op_1_bw="0">
<![CDATA[
if.then33:3 %local_mem_load = load i14 %local_mem_addr_1

]]></Node>
<StgValue><ssdm name="local_mem_load"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln603" val="0"/>
<literal name="skip_condition" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then33:4 %store_ln630 = store i16 %add_ln630, i16 %empty

]]></Node>
<StgValue><ssdm name="store_ln630"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln603" val="0"/>
<literal name="skip_condition" val="1"/>
<literal name="match_condition" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="64" op_0_bw="14">
<![CDATA[
if.end62:10 %zext_ln659_2 = zext i14 %trunc_ln625_1

]]></Node>
<StgValue><ssdm name="zext_ln659_2"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln603" val="0"/>
<literal name="skip_condition" val="1"/>
<literal name="match_condition" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end62:11 %local_mem_addr_3 = getelementptr i8 %local_mem, i64 0, i64 %zext_ln659_2

]]></Node>
<StgValue><ssdm name="local_mem_addr_3"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln603" val="0"/>
<literal name="skip_condition" val="1"/>
<literal name="match_condition" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="8" op_0_bw="14" op_1_bw="0">
<![CDATA[
if.end62:12 %local_mem_load_2 = load i14 %local_mem_addr_3

]]></Node>
<StgValue><ssdm name="local_mem_load_2"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln603" val="0"/>
<literal name="skip_condition" val="1"/>
<literal name="match_condition" val="0"/>
<literal name="outFlag" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
if.then68:0 %write_ln662 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %boosterStream, i32 %outValue_1

]]></Node>
<StgValue><ssdm name="write_ln662"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln603" val="0"/>
<literal name="skip_condition" val="1"/>
<literal name="match_condition" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then38:0 %new_match_len_3 = add i32 %new_match_len_2, i32 1

]]></Node>
<StgValue><ssdm name="new_match_len_3"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln603" val="0"/>
<literal name="skip_condition" val="1"/>
<literal name="match_condition" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then38:1 %new_match_loc_4 = add i32 %new_match_loc_1, i32 1

]]></Node>
<StgValue><ssdm name="new_match_loc_4"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln603" val="0"/>
<literal name="skip_condition" val="1"/>
<literal name="match_condition" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="14" op_0_bw="32">
<![CDATA[
if.then38:2 %trunc_ln625 = trunc i32 %new_match_loc_4

]]></Node>
<StgValue><ssdm name="trunc_ln625"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln603" val="0"/>
<literal name="skip_condition" val="1"/>
<literal name="match_condition" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="8" op_0_bw="32">
<![CDATA[
if.then38:3 %trunc_ln634 = trunc i32 %new_match_len_3

]]></Node>
<StgValue><ssdm name="trunc_ln634"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln603" val="0"/>
<literal name="skip_condition" val="1"/>
<literal name="match_condition" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32">
<![CDATA[
if.then38:4 %outValue_2 = partset i32 @_ssdm_op_PartSet.i32.i32.i8.i32, i32 %outValue_1, i8 %trunc_ln634, i32 8

]]></Node>
<StgValue><ssdm name="outValue_2"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln603" val="0"/>
<literal name="skip_condition" val="1"/>
<literal name="match_condition" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="64" op_0_bw="14">
<![CDATA[
if.then38:5 %zext_ln659_1 = zext i14 %trunc_ln625

]]></Node>
<StgValue><ssdm name="zext_ln659_1"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln603" val="0"/>
<literal name="skip_condition" val="1"/>
<literal name="match_condition" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then38:6 %local_mem_addr_2 = getelementptr i8 %local_mem, i64 0, i64 %zext_ln659_1

]]></Node>
<StgValue><ssdm name="local_mem_addr_2"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln603" val="0"/>
<literal name="skip_condition" val="1"/>
<literal name="match_condition" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="8" op_0_bw="14" op_1_bw="0">
<![CDATA[
if.then38:7 %local_mem_load_1 = load i14 %local_mem_addr_2

]]></Node>
<StgValue><ssdm name="local_mem_load_1"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln603" val="0"/>
<literal name="skip_condition" val="1"/>
<literal name="match_condition" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then38:8 %store_ln625 = store i32 %new_match_loc_4, i32 %new_match_loc

]]></Node>
<StgValue><ssdm name="store_ln625"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln603" val="0"/>
<literal name="skip_condition" val="1"/>
<literal name="match_condition" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then38:9 %store_ln0 = store i1 1, i1 %new_matchFlag_1_0_0_07

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln603" val="0"/>
<literal name="skip_condition" val="1"/>
<literal name="match_condition" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then38:10 %store_ln624 = store i32 %new_match_len_3, i32 %new_match_len

]]></Node>
<StgValue><ssdm name="store_ln624"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln603" val="0"/>
<literal name="skip_condition" val="1"/>
<literal name="match_condition" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
if.then38:11 %store_ln592 = store i32 %outValue_2, i32 %outValue

]]></Node>
<StgValue><ssdm name="store_ln592"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln603" val="0"/>
<literal name="skip_condition" val="1"/>
<literal name="match_condition" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then38:12 %store_ln0 = store i16 0, i16 %empty

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="99" st_id="4" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln603" val="0"/>
<literal name="skip_condition" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="8" op_0_bw="14" op_1_bw="0">
<![CDATA[
if.then33:3 %local_mem_load = load i14 %local_mem_addr_1

]]></Node>
<StgValue><ssdm name="local_mem_load"/></StgValue>
</operation>

<operation id="100" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln603" val="0"/>
<literal name="skip_condition" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0">
<![CDATA[
if.then33:5 %br_ln662 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln662"/></StgValue>
</operation>

<operation id="101" st_id="4" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln603" val="0"/>
<literal name="skip_condition" val="1"/>
<literal name="match_condition" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="8" op_0_bw="14" op_1_bw="0">
<![CDATA[
if.end62:12 %local_mem_load_2 = load i14 %local_mem_addr_3

]]></Node>
<StgValue><ssdm name="local_mem_load_2"/></StgValue>
</operation>

<operation id="102" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln603" val="0"/>
<literal name="skip_condition" val="1"/>
<literal name="match_condition" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end62:18 %br_ln662 = br i1 %outFlag, void %if.then68, void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln662"/></StgValue>
</operation>

<operation id="103" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln603" val="0"/>
<literal name="skip_condition" val="1"/>
<literal name="match_condition" val="0"/>
<literal name="outFlag" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="0">
<![CDATA[
if.then68:1 %br_ln662 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln662"/></StgValue>
</operation>

<operation id="104" st_id="4" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln603" val="0"/>
<literal name="skip_condition" val="1"/>
<literal name="match_condition" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="8" op_0_bw="14" op_1_bw="0">
<![CDATA[
if.then38:7 %local_mem_load_1 = load i14 %local_mem_addr_2

]]></Node>
<StgValue><ssdm name="local_mem_load_1"/></StgValue>
</operation>

<operation id="105" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln603" val="0"/>
<literal name="skip_condition" val="1"/>
<literal name="match_condition" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="0">
<![CDATA[
if.then38:13 %br_ln662 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln662"/></StgValue>
</operation>

<operation id="106" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0" op_6_bw="8" op_7_bw="0">
<![CDATA[
for.inc:0 %empty_40 = phi i8 %local_mem_load, void %if.then33, i8 %local_mem_load_2, void %if.then68, i8 %local_mem_load_1, void %if.then38, i8 %local_mem_load_2, void %if.end62

]]></Node>
<StgValue><ssdm name="empty_40"/></StgValue>
</operation>

<operation id="107" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc:1 %store_ln659 = store i8 %empty_40, i8 %empty_39

]]></Node>
<StgValue><ssdm name="store_ln659"/></StgValue>
</operation>

<operation id="108" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="0">
<![CDATA[
for.inc:3 %br_ln603 = br void %for.body

]]></Node>
<StgValue><ssdm name="br_ln603"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
