<<<<<<< HEAD
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1748621680877 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Power Analyzer Quartus Prime " "Running Quartus Prime Power Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1748621680880 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 31 00:14:40 2025 " "Processing started: Sat May 31 00:14:40 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1748621680880 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Power Analyzer" 0 -1 1748621680880 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_pow --read_settings_files=off --write_settings_files=off ballplayer -c ballplayer " "Command: quartus_pow --read_settings_files=off --write_settings_files=off ballplayer -c ballplayer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Power Analyzer" 0 -1 1748621680881 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Power Analyzer" 0 -1 1748621681126 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Power Analyzer" 0 -1 1748621681126 ""}
{ "Info" "ISTA_SDC_FOUND" "ballplayer_multi_image.sdc " "Reading SDC File: 'ballplayer_multi_image.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Power Analyzer" 0 -1 1748621681571 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ballplayer_multi_image.sdc 15 led_status\[*\] port " "Ignored filter at ballplayer_multi_image.sdc(15): led_status\[*\] could not be matched with a port" {  } { { "D:/Quartus_Project/ballplayer/ballplayer_multi_image.sdc" "" { Text "D:/Quartus_Project/ballplayer/ballplayer_multi_image.sdc" 15 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Power Analyzer" 0 -1 1748621681580 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay ballplayer_multi_image.sdc 15 Argument <targets> is an empty collection " "Ignored set_output_delay at ballplayer_multi_image.sdc(15): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \"clk\" -max 2.0 \[get_ports \{led_status\[*\]\}\] " "set_output_delay -clock \"clk\" -max 2.0 \[get_ports \{led_status\[*\]\}\]" {  } { { "D:/Quartus_Project/ballplayer/ballplayer_multi_image.sdc" "" { Text "D:/Quartus_Project/ballplayer/ballplayer_multi_image.sdc" 15 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748621681580 ""}  } { { "D:/Quartus_Project/ballplayer/ballplayer_multi_image.sdc" "" { Text "D:/Quartus_Project/ballplayer/ballplayer_multi_image.sdc" 15 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1748621681580 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay ballplayer_multi_image.sdc 16 Argument <targets> is an empty collection " "Ignored set_output_delay at ballplayer_multi_image.sdc(16): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \"clk\" -min 0.5 \[get_ports \{led_status\[*\]\}\] " "set_output_delay -clock \"clk\" -min 0.5 \[get_ports \{led_status\[*\]\}\]" {  } { { "D:/Quartus_Project/ballplayer/ballplayer_multi_image.sdc" "" { Text "D:/Quartus_Project/ballplayer/ballplayer_multi_image.sdc" 16 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748621681580 ""}  } { { "D:/Quartus_Project/ballplayer/ballplayer_multi_image.sdc" "" { Text "D:/Quartus_Project/ballplayer/ballplayer_multi_image.sdc" 16 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1748621681580 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ballplayer_multi_image.sdc 22 *rom* cell " "Ignored filter at ballplayer_multi_image.sdc(22): *rom* could not be matched with a cell" {  } { { "D:/Quartus_Project/ballplayer/ballplayer_multi_image.sdc" "" { Text "D:/Quartus_Project/ballplayer/ballplayer_multi_image.sdc" 22 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Power Analyzer" 0 -1 1748621681581 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path ballplayer_multi_image.sdc 22 Argument <from> is an empty collection " "Ignored set_multicycle_path at ballplayer_multi_image.sdc(22): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -setup -end 2 -from \[get_cells \{*rom*\}\] -to \[get_cells \{*lcd*\}\] " "set_multicycle_path -setup -end 2 -from \[get_cells \{*rom*\}\] -to \[get_cells \{*lcd*\}\]" {  } { { "D:/Quartus_Project/ballplayer/ballplayer_multi_image.sdc" "" { Text "D:/Quartus_Project/ballplayer/ballplayer_multi_image.sdc" 22 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748621681581 ""}  } { { "D:/Quartus_Project/ballplayer/ballplayer_multi_image.sdc" "" { Text "D:/Quartus_Project/ballplayer/ballplayer_multi_image.sdc" 22 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1748621681581 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path ballplayer_multi_image.sdc 23 Argument <from> is an empty collection " "Ignored set_multicycle_path at ballplayer_multi_image.sdc(23): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -hold -end 1 -from \[get_cells \{*rom*\}\] -to \[get_cells \{*lcd*\}\] " "set_multicycle_path -hold -end 1 -from \[get_cells \{*rom*\}\] -to \[get_cells \{*lcd*\}\]" {  } { { "D:/Quartus_Project/ballplayer/ballplayer_multi_image.sdc" "" { Text "D:/Quartus_Project/ballplayer/ballplayer_multi_image.sdc" 23 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748621681581 ""}  } { { "D:/Quartus_Project/ballplayer/ballplayer_multi_image.sdc" "" { Text "D:/Quartus_Project/ballplayer/ballplayer_multi_image.sdc" 23 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1748621681581 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ballplayer_multi_image.sdc 26 *image_timer* cell " "Ignored filter at ballplayer_multi_image.sdc(26): *image_timer* could not be matched with a cell" {  } { { "D:/Quartus_Project/ballplayer/ballplayer_multi_image.sdc" "" { Text "D:/Quartus_Project/ballplayer/ballplayer_multi_image.sdc" 26 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Power Analyzer" 0 -1 1748621681581 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ballplayer_multi_image.sdc 26 *current_image* cell " "Ignored filter at ballplayer_multi_image.sdc(26): *current_image* could not be matched with a cell" {  } { { "D:/Quartus_Project/ballplayer/ballplayer_multi_image.sdc" "" { Text "D:/Quartus_Project/ballplayer/ballplayer_multi_image.sdc" 26 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Power Analyzer" 0 -1 1748621681581 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path ballplayer_multi_image.sdc 26 Argument <from> is an empty collection " "Ignored set_multicycle_path at ballplayer_multi_image.sdc(26): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -setup -end 5 -from \[get_cells \{*image_timer*\}\] -to \[get_cells \{*current_image*\}\] " "set_multicycle_path -setup -end 5 -from \[get_cells \{*image_timer*\}\] -to \[get_cells \{*current_image*\}\]" {  } { { "D:/Quartus_Project/ballplayer/ballplayer_multi_image.sdc" "" { Text "D:/Quartus_Project/ballplayer/ballplayer_multi_image.sdc" 26 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748621681582 ""}  } { { "D:/Quartus_Project/ballplayer/ballplayer_multi_image.sdc" "" { Text "D:/Quartus_Project/ballplayer/ballplayer_multi_image.sdc" 26 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1748621681582 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path ballplayer_multi_image.sdc 26 Argument <to> is an empty collection " "Ignored set_multicycle_path at ballplayer_multi_image.sdc(26): Argument <to> is an empty collection" {  } { { "D:/Quartus_Project/ballplayer/ballplayer_multi_image.sdc" "" { Text "D:/Quartus_Project/ballplayer/ballplayer_multi_image.sdc" 26 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1748621681582 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path ballplayer_multi_image.sdc 27 Argument <from> is an empty collection " "Ignored set_multicycle_path at ballplayer_multi_image.sdc(27): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -hold -end 4 -from \[get_cells \{*image_timer*\}\] -to \[get_cells \{*current_image*\}\] " "set_multicycle_path -hold -end 4 -from \[get_cells \{*image_timer*\}\] -to \[get_cells \{*current_image*\}\]" {  } { { "D:/Quartus_Project/ballplayer/ballplayer_multi_image.sdc" "" { Text "D:/Quartus_Project/ballplayer/ballplayer_multi_image.sdc" 27 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748621681582 ""}  } { { "D:/Quartus_Project/ballplayer/ballplayer_multi_image.sdc" "" { Text "D:/Quartus_Project/ballplayer/ballplayer_multi_image.sdc" 27 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1748621681582 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path ballplayer_multi_image.sdc 27 Argument <to> is an empty collection " "Ignored set_multicycle_path at ballplayer_multi_image.sdc(27): Argument <to> is an empty collection" {  } { { "D:/Quartus_Project/ballplayer/ballplayer_multi_image.sdc" "" { Text "D:/Quartus_Project/ballplayer/ballplayer_multi_image.sdc" 27 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1748621681582 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path ballplayer_multi_image.sdc 36 Argument <from> is an empty collection " "Ignored set_multicycle_path at ballplayer_multi_image.sdc(36): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -setup -end 3 -from \[get_cells \{*rom*\}\] -to \[get_cells \{*lcd*\}\] " "set_multicycle_path -setup -end 3 -from \[get_cells \{*rom*\}\] -to \[get_cells \{*lcd*\}\]" {  } { { "D:/Quartus_Project/ballplayer/ballplayer_multi_image.sdc" "" { Text "D:/Quartus_Project/ballplayer/ballplayer_multi_image.sdc" 36 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748621681582 ""}  } { { "D:/Quartus_Project/ballplayer/ballplayer_multi_image.sdc" "" { Text "D:/Quartus_Project/ballplayer/ballplayer_multi_image.sdc" 36 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1748621681582 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path ballplayer_multi_image.sdc 37 Argument <from> is an empty collection " "Ignored set_multicycle_path at ballplayer_multi_image.sdc(37): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -hold -end 2 -from \[get_cells \{*rom*\}\] -to \[get_cells \{*lcd*\}\] " "set_multicycle_path -hold -end 2 -from \[get_cells \{*rom*\}\] -to \[get_cells \{*lcd*\}\]" {  } { { "D:/Quartus_Project/ballplayer/ballplayer_multi_image.sdc" "" { Text "D:/Quartus_Project/ballplayer/ballplayer_multi_image.sdc" 37 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748621681582 ""}  } { { "D:/Quartus_Project/ballplayer/ballplayer_multi_image.sdc" "" { Text "D:/Quartus_Project/ballplayer/ballplayer_multi_image.sdc" 37 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1748621681582 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Clock: clk_25mhz with master clock period: 40.000 found on PLL node: pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] does not match the master clock period requirement: 83.333 " "Clock: clk_25mhz with master clock period: 40.000 found on PLL node: pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] does not match the master clock period requirement: 83.333" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1748621681602 ""}  } {  } 0 332056 "%1!s!" 0 0 "Power Analyzer" 0 -1 1748621681602 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk_25mhz (Rise) clk_25mhz (Rise) setup and hold " "From clk_25mhz (Rise) to clk_25mhz (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1748621681602 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Power Analyzer" 0 -1 1748621681602 ""}
{ "Info" "IPVA_PVA_START_CALCULATION" "" "Starting Vectorless Power Activity Estimation" {  } {  } 0 223000 "Starting Vectorless Power Activity Estimation" 0 0 "Power Analyzer" 0 -1 1748621681620 ""}
{ "Warning" "WPUTIL_PUTIL_NO_CLK_DOMAINS_FOUND" "" "Relative toggle rates could not be calculated because no clock domain could be identified for some nodes" {  } {  } 0 222013 "Relative toggle rates could not be calculated because no clock domain could be identified for some nodes" 0 0 "Power Analyzer" 0 -1 1748621681625 ""}
{ "Info" "IPVA_PVA_END_CALCULATION" "" "Completed Vectorless Power Activity Estimation" {  } {  } 0 223001 "Completed Vectorless Power Activity Estimation" 0 0 "Power Analyzer" 0 -1 1748621681681 ""}
{ "Info" "IPATFAM_USING_ADVANCED_IO_POWER" "" "Using Advanced I/O Power to simulate I/O buffers with the specified board trace model" {  } {  } 0 218000 "Using Advanced I/O Power to simulate I/O buffers with the specified board trace model" 0 0 "Power Analyzer" 0 -1 1748621681901 ""}
{ "Warning" "WPAN_PAN_NO_THERMAL_MODEL_SELECTED" "" "No board thermal model was selected.  Analyzing without board thermal modeling." {  } {  } 0 215044 "No board thermal model was selected.  Analyzing without board thermal modeling." 0 0 "Power Analyzer" 0 -1 1748621681902 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Power Analyzer" 0 -1 1748621681964 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Power Analyzer" 0 -1 1748621684006 ""}
{ "Info" "IPAN_AVG_TOGGLE_RATE_PER_DESIGN" "19.940 millions of transitions / sec " "Average toggle rate for this design is 19.940 millions of transitions / sec" {  } {  } 0 215049 "Average toggle rate for this design is %1!s!" 0 0 "Power Analyzer" 0 -1 1748621684670 ""}
{ "Info" "IPAN_PAN_TOTAL_POWER_ESTIMATION" "307.35 mW " "Total thermal power estimate for the design is 307.35 mW" {  } { { "d:/quartus/quartus/bin64/Report_Window_01.qrpt" "" { Report "d:/quartus/quartus/bin64/Report_Window_01.qrpt" "Compiler" "" "" "" "" { } "PowerPlay Power Analyzer Summary" } }  } 0 215031 "Total thermal power estimate for the design is %1!s!" 0 0 "Power Analyzer" 0 -1 1748621684872 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Power Analyzer 0 s 20 s Quartus Prime " "Quartus Prime Power Analyzer was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4862 " "Peak virtual memory: 4862 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1748621685033 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 31 00:14:45 2025 " "Processing ended: Sat May 31 00:14:45 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1748621685033 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1748621685033 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1748621685033 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Power Analyzer" 0 -1 1748621685033 ""}
=======
<<<<<<< HEAD
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1748606197348 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Power Analyzer Quartus Prime " "Running Quartus Prime Power Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1748606197352 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 30 19:56:37 2025 " "Processing started: Fri May 30 19:56:37 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1748606197352 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Power Analyzer" 0 -1 1748606197352 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_pow --read_settings_files=off --write_settings_files=off ballplayer -c ballplayer " "Command: quartus_pow --read_settings_files=off --write_settings_files=off ballplayer -c ballplayer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Power Analyzer" 0 -1 1748606197352 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Power Analyzer" 0 -1 1748606197586 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Power Analyzer" 0 -1 1748606197586 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ballplayer.sdc " "Synopsys Design Constraints File file not found: 'ballplayer.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Power Analyzer" 0 -1 1748606197800 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register lcd_custom_image_display:lcd_image_mode.lcd_image_inst\|lcd_init:lcd_init_inst\|cnt_s2_num\[6\] clk " "Register lcd_custom_image_display:lcd_image_mode.lcd_image_inst\|lcd_init:lcd_init_inst\|cnt_s2_num\[6\] is being clocked by clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1748606197801 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Power Analyzer" 0 -1 1748606197801 "|ballplayer_top_test|clk"}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Power Analyzer" 0 -1 1748606197802 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 83.333 " "Node: pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 83.333" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1748606197805 ""}  } {  } 0 332056 "%1!s!" 0 0 "Power Analyzer" 0 -1 1748606197805 ""}
{ "Info" "IPVA_PVA_START_CALCULATION" "" "Starting Vectorless Power Activity Estimation" {  } {  } 0 223000 "Starting Vectorless Power Activity Estimation" 0 0 "Power Analyzer" 0 -1 1748606197810 ""}
{ "Warning" "WPUTIL_PUTIL_NO_CLK_DOMAINS_FOUND" "" "Relative toggle rates could not be calculated because no clock domain could be identified for some nodes" {  } {  } 0 222013 "Relative toggle rates could not be calculated because no clock domain could be identified for some nodes" 0 0 "Power Analyzer" 0 -1 1748606197810 ""}
{ "Info" "IPVA_PVA_END_CALCULATION" "" "Completed Vectorless Power Activity Estimation" {  } {  } 0 223001 "Completed Vectorless Power Activity Estimation" 0 0 "Power Analyzer" 0 -1 1748606197815 ""}
{ "Info" "IPATFAM_USING_ADVANCED_IO_POWER" "" "Using Advanced I/O Power to simulate I/O buffers with the specified board trace model" {  } {  } 0 218000 "Using Advanced I/O Power to simulate I/O buffers with the specified board trace model" 0 0 "Power Analyzer" 0 -1 1748606197922 ""}
{ "Warning" "WPAN_PAN_NO_THERMAL_MODEL_SELECTED" "" "No board thermal model was selected.  Analyzing without board thermal modeling." {  } {  } 0 215044 "No board thermal model was selected.  Analyzing without board thermal modeling." 0 0 "Power Analyzer" 0 -1 1748606197923 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Power Analyzer" 0 -1 1748606197950 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Power Analyzer" 0 -1 1748606198331 ""}
{ "Info" "IPAN_AVG_TOGGLE_RATE_PER_DESIGN" "0.000 millions of transitions / sec " "Average toggle rate for this design is 0.000 millions of transitions / sec" {  } {  } 0 215049 "Average toggle rate for this design is %1!s!" 0 0 "Power Analyzer" 0 -1 1748606198598 ""}
{ "Info" "IPAN_PAN_TOTAL_POWER_ESTIMATION" "159.95 mW " "Total thermal power estimate for the design is 159.95 mW" {  } { { "d:/quartus/quartus/bin64/Report_Window_01.qrpt" "" { Report "d:/quartus/quartus/bin64/Report_Window_01.qrpt" "Compiler" "" "" "" "" { } "PowerPlay Power Analyzer Summary" } }  } 0 215031 "Total thermal power estimate for the design is %1!s!" 0 0 "Power Analyzer" 0 -1 1748606198773 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Power Analyzer 0 s 7 s Quartus Prime " "Quartus Prime Power Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4827 " "Peak virtual memory: 4827 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1748606198905 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 30 19:56:38 2025 " "Processing ended: Fri May 30 19:56:38 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1748606198905 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1748606198905 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1748606198905 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Power Analyzer" 0 -1 1748606198905 ""}
=======
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1748598139274 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Power Analyzer Quartus Prime " "Running Quartus Prime Power Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1748598139277 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 30 17:42:19 2025 " "Processing started: Fri May 30 17:42:19 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1748598139277 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Power Analyzer" 0 -1 1748598139277 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_pow --read_settings_files=off --write_settings_files=off ballplayer -c ballplayer " "Command: quartus_pow --read_settings_files=off --write_settings_files=off ballplayer -c ballplayer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Power Analyzer" 0 -1 1748598139277 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Power Analyzer" 0 -1 1748598139493 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Power Analyzer" 0 -1 1748598139493 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ballplayer.sdc " "Synopsys Design Constraints File file not found: 'ballplayer.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Power Analyzer" 0 -1 1748598139778 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register lcd_custom_image_display:lcd_image_mode.lcd_image_inst\|lcd_init:lcd_init_inst\|cnt_s2_num\[6\] clk " "Register lcd_custom_image_display:lcd_image_mode.lcd_image_inst\|lcd_init:lcd_init_inst\|cnt_s2_num\[6\] is being clocked by clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1748598139781 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Power Analyzer" 0 -1 1748598139781 "|ballplayer_top_test|clk"}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Power Analyzer" 0 -1 1748598139783 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 83.333 " "Node: pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 83.333" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1748598139788 ""}  } {  } 0 332056 "%1!s!" 0 0 "Power Analyzer" 0 -1 1748598139788 ""}
{ "Info" "IPVA_PVA_START_CALCULATION" "" "Starting Vectorless Power Activity Estimation" {  } {  } 0 223000 "Starting Vectorless Power Activity Estimation" 0 0 "Power Analyzer" 0 -1 1748598139800 ""}
{ "Warning" "WPUTIL_PUTIL_NO_CLK_DOMAINS_FOUND" "" "Relative toggle rates could not be calculated because no clock domain could be identified for some nodes" {  } {  } 0 222013 "Relative toggle rates could not be calculated because no clock domain could be identified for some nodes" 0 0 "Power Analyzer" 0 -1 1748598139803 ""}
{ "Info" "IPVA_PVA_END_CALCULATION" "" "Completed Vectorless Power Activity Estimation" {  } {  } 0 223001 "Completed Vectorless Power Activity Estimation" 0 0 "Power Analyzer" 0 -1 1748598139816 ""}
{ "Info" "IPATFAM_USING_ADVANCED_IO_POWER" "" "Using Advanced I/O Power to simulate I/O buffers with the specified board trace model" {  } {  } 0 218000 "Using Advanced I/O Power to simulate I/O buffers with the specified board trace model" 0 0 "Power Analyzer" 0 -1 1748598139935 ""}
{ "Warning" "WPAN_PAN_NO_THERMAL_MODEL_SELECTED" "" "No board thermal model was selected.  Analyzing without board thermal modeling." {  } {  } 0 215044 "No board thermal model was selected.  Analyzing without board thermal modeling." 0 0 "Power Analyzer" 0 -1 1748598139935 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Power Analyzer" 0 -1 1748598139980 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Power Analyzer" 0 -1 1748598141138 ""}
{ "Info" "IPAN_AVG_TOGGLE_RATE_PER_DESIGN" "0.000 millions of transitions / sec " "Average toggle rate for this design is 0.000 millions of transitions / sec" {  } {  } 0 215049 "Average toggle rate for this design is %1!s!" 0 0 "Power Analyzer" 0 -1 1748598141585 ""}
{ "Info" "IPAN_PAN_TOTAL_POWER_ESTIMATION" "159.95 mW " "Total thermal power estimate for the design is 159.95 mW" {  } { { "d:/quartus/quartus/bin64/Report_Window_01.qrpt" "" { Report "d:/quartus/quartus/bin64/Report_Window_01.qrpt" "Compiler" "" "" "" "" { } "PowerPlay Power Analyzer Summary" } }  } 0 215031 "Total thermal power estimate for the design is %1!s!" 0 0 "Power Analyzer" 0 -1 1748598141767 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Power Analyzer 0 s 7 s Quartus Prime " "Quartus Prime Power Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4845 " "Peak virtual memory: 4845 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1748598141915 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 30 17:42:21 2025 " "Processing ended: Fri May 30 17:42:21 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1748598141915 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1748598141915 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1748598141915 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Power Analyzer" 0 -1 1748598141915 ""}
>>>>>>> 6b28b45a61759ce77558bd97fecf8558ff25d14d
>>>>>>> 189f981f78451014fa3c4d5720550765f304b9ef
