strict digraph "" {
	node [label="\N"];
	"3819:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f13b5568fd0>",
		fillcolor=springgreen,
		label="3819:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"3819:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f13b5568a10>",
		fillcolor=firebrick,
		label="3819:NS
sizd_c <= sizd_c - 14'h1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f13b5568a10>]",
		style=filled,
		typ=NonblockingSubstitution];
	"3819:IF" -> "3819:NS"	 [cond="['siz_dec']",
		label=siz_dec,
		lineno=3819];
	"3815:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f13b55ab890>",
		fillcolor=firebrick,
		label="3815:NS
sizd_c <= 14'h3fff;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f13b55ab890>]",
		style=filled,
		typ=NonblockingSubstitution];
	"Leaf_3813:AL"	 [def_var="['sizd_c']",
		label="Leaf_3813:AL"];
	"3815:NS" -> "Leaf_3813:AL"	 [cond="[]",
		lineno=None];
	"3813:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f13b5596310>",
		clk_sens=True,
		fillcolor=gold,
		label="3813:AL",
		sens="['clk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['siz_dec', 'sizd_c', 'tx_dma_en_r', 'rst', 'tx_dma_en', 'size']"];
	"3815:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f13b5596410>",
		fillcolor=springgreen,
		label="3815:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"3813:AL" -> "3815:IF"	 [cond="[]",
		lineno=None];
	"3815:IF" -> "3815:NS"	 [cond="['rst']",
		label="(!rst)",
		lineno=3815];
	"3817:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f13b5596090>",
		fillcolor=springgreen,
		label="3817:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"3815:IF" -> "3817:IF"	 [cond="['rst']",
		label="!((!rst))",
		lineno=3815];
	"3819:NS" -> "Leaf_3813:AL"	 [cond="[]",
		lineno=None];
	"3817:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f13b55960d0>",
		fillcolor=firebrick,
		label="3817:NS
sizd_c <= size;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f13b55960d0>]",
		style=filled,
		typ=NonblockingSubstitution];
	"3817:NS" -> "Leaf_3813:AL"	 [cond="[]",
		lineno=None];
	"3817:IF" -> "3819:IF"	 [cond="['tx_dma_en', 'tx_dma_en_r']",
		label="!((tx_dma_en || tx_dma_en_r))",
		lineno=3817];
	"3817:IF" -> "3817:NS"	 [cond="['tx_dma_en', 'tx_dma_en_r']",
		label="(tx_dma_en || tx_dma_en_r)",
		lineno=3817];
}
