{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1768576637796 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1768576637797 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 16 16:17:17 2026 " "Processing started: Fri Jan 16 16:17:17 2026" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1768576637797 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768576637797 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off bRAM -c bRAM " "Command: quartus_map --read_settings_files=on --write_settings_files=off bRAM -c bRAM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768576637797 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1768576637928 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1768576637928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bRAM.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bRAM.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bRAM-Behavioral " "Found design unit 1: bRAM-Behavioral" {  } { { "bRAM.vhd" "" { Text "/home/kaladin/Dokumenter/Koding/fpga/bRAM/bRAM.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768576642218 ""} { "Info" "ISGN_ENTITY_NAME" "1 bRAM " "Found entity 1: bRAM" {  } { { "bRAM.vhd" "" { Text "/home/kaladin/Dokumenter/Koding/fpga/bRAM/bRAM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768576642218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768576642218 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "bRAM " "Elaborating entity \"bRAM\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1768576642251 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "RAM " "RAM logic \"RAM\" is uninferred due to asynchronous read logic" {  } { { "bRAM.vhd" "RAM" { Text "/home/kaladin/Dokumenter/Koding/fpga/bRAM/bRAM.vhd" 23 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1768576642361 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1768576642361 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ready VCC " "Pin \"ready\" is stuck at VCC" {  } { { "bRAM.vhd" "" { Text "/home/kaladin/Dokumenter/Koding/fpga/bRAM/bRAM.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1768576642834 "|bRAM|ready"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1768576642834 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1768576642906 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1768576644916 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768576644916 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "9 " "Design contains 9 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "slow_clk " "No output dependent on input pin \"slow_clk\"" {  } { { "bRAM.vhd" "" { Text "/home/kaladin/Dokumenter/Koding/fpga/bRAM/bRAM.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1768576645040 "|bRAM|slow_clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "address\[8\] " "No output dependent on input pin \"address\[8\]\"" {  } { { "bRAM.vhd" "" { Text "/home/kaladin/Dokumenter/Koding/fpga/bRAM/bRAM.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1768576645040 "|bRAM|address[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "address\[9\] " "No output dependent on input pin \"address\[9\]\"" {  } { { "bRAM.vhd" "" { Text "/home/kaladin/Dokumenter/Koding/fpga/bRAM/bRAM.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1768576645040 "|bRAM|address[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "address\[10\] " "No output dependent on input pin \"address\[10\]\"" {  } { { "bRAM.vhd" "" { Text "/home/kaladin/Dokumenter/Koding/fpga/bRAM/bRAM.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1768576645040 "|bRAM|address[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "address\[11\] " "No output dependent on input pin \"address\[11\]\"" {  } { { "bRAM.vhd" "" { Text "/home/kaladin/Dokumenter/Koding/fpga/bRAM/bRAM.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1768576645040 "|bRAM|address[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "address\[12\] " "No output dependent on input pin \"address\[12\]\"" {  } { { "bRAM.vhd" "" { Text "/home/kaladin/Dokumenter/Koding/fpga/bRAM/bRAM.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1768576645040 "|bRAM|address[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "address\[13\] " "No output dependent on input pin \"address\[13\]\"" {  } { { "bRAM.vhd" "" { Text "/home/kaladin/Dokumenter/Koding/fpga/bRAM/bRAM.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1768576645040 "|bRAM|address[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "address\[14\] " "No output dependent on input pin \"address\[14\]\"" {  } { { "bRAM.vhd" "" { Text "/home/kaladin/Dokumenter/Koding/fpga/bRAM/bRAM.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1768576645040 "|bRAM|address[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "address\[15\] " "No output dependent on input pin \"address\[15\]\"" {  } { { "bRAM.vhd" "" { Text "/home/kaladin/Dokumenter/Koding/fpga/bRAM/bRAM.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1768576645040 "|bRAM|address[15]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1768576645040 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3753 " "Implemented 3753 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "28 " "Implemented 28 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1768576645040 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1768576645040 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3716 " "Implemented 3716 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1768576645040 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1768576645040 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 13 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "529 " "Peak virtual memory: 529 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1768576645047 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 16 16:17:25 2026 " "Processing ended: Fri Jan 16 16:17:25 2026" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1768576645047 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1768576645047 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1768576645047 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1768576645047 ""}
