
*** Running vivado
    with args -log LMAC3_vc709_2015_4.vds -m64 -mode batch -messageDb vivado.pb -notrace -source LMAC3_vc709_2015_4.tcl


****** Vivado v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source LMAC3_vc709_2015_4.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2015.4/data/ip'.
Command: synth_design -top LMAC3_vc709_2015_4 -part xc7vx690tffg1761-2 -fanout_limit 400 -fsm_extraction one_hot -keep_equivalent_registers -resource_sharing off -no_lc -shreg_min_size 5
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx690t'
INFO: [Common 17-86] Your Synthesis license expires in 17 day(s)
INFO: [Common 17-1223] The version limit for your license is '2016.12' and will expire in -18 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
WARNING: [Synth 8-1652] attribute target identifier core_reset not found in this scope [C:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/hdl/LMAC3_vc709_2015_4.v:370]
WARNING: [Synth 8-1652] attribute target identifier core_reset_tmp not found in this scope [C:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/hdl/LMAC3_vc709_2015_4.v:369]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 363.316 ; gain = 191.945
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'LMAC3_vc709_2015_4' [C:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/hdl/LMAC3_vc709_2015_4.v:82]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [C:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/hdl/LMAC3_vc709_2015_4.v:452]
INFO: [Synth 8-638] synthesizing module 'IBUF' [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:14145]
INFO: [Synth 8-256] done synthesizing module 'IBUF' (1#1) [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:14145]
INFO: [Synth 8-638] synthesizing module 'IBUFGDS' [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:14583]
INFO: [Synth 8-256] done synthesizing module 'IBUFGDS' (2#1) [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:14583]
INFO: [Synth 8-638] synthesizing module 'BUFG' [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (3#1) [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-638] synthesizing module 'clock_control' [C:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/hdl/clock_control/clock_control.v:55]
INFO: [Synth 8-638] synthesizing module 'kcpsm6' [C:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/hdl/clock_control/kcpsm6.v:74]
INFO: [Synth 8-638] synthesizing module 'LUT6_2' [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:20332]
INFO: [Synth 8-256] done synthesizing module 'LUT6_2' (4#1) [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:20332]
INFO: [Synth 8-638] synthesizing module 'LUT6' [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:20316]
INFO: [Synth 8-256] done synthesizing module 'LUT6' (5#1) [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:20316]
INFO: [Synth 8-638] synthesizing module 'XORCY' [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:44845]
INFO: [Synth 8-256] done synthesizing module 'XORCY' (6#1) [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:44845]
INFO: [Synth 8-638] synthesizing module 'MUXCY' [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:21250]
INFO: [Synth 8-256] done synthesizing module 'MUXCY' (7#1) [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:21250]
INFO: [Synth 8-638] synthesizing module 'FD' [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:3724]
INFO: [Synth 8-256] done synthesizing module 'FD' (8#1) [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:3724]
INFO: [Synth 8-638] synthesizing module 'FDRE' [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:3965]
INFO: [Synth 8-256] done synthesizing module 'FDRE' (9#1) [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:3965]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized0' [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:20316]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized0' (9#1) [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:20316]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized1' [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:20316]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized1' (9#1) [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:20316]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized2' [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:20316]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized2' (9#1) [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:20316]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized3' [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:20316]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized3' (9#1) [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:20316]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized4' [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:20316]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized4' (9#1) [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:20316]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized5' [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:20316]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized5' (9#1) [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:20316]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized6' [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:20316]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized6' (9#1) [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:20316]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized7' [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:20316]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized7' (9#1) [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:20316]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized8' [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:20316]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized8' (9#1) [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:20316]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized9' [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:20316]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized9' (9#1) [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:20316]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized10' [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:20316]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized10' (9#1) [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:20316]
INFO: [Synth 8-638] synthesizing module 'FDR' [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:3952]
INFO: [Synth 8-256] done synthesizing module 'FDR' (10#1) [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:3952]
INFO: [Synth 8-638] synthesizing module 'LUT6_2__parameterized0' [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:20332]
INFO: [Synth 8-256] done synthesizing module 'LUT6_2__parameterized0' (10#1) [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:20332]
INFO: [Synth 8-638] synthesizing module 'LUT6_2__parameterized1' [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:20332]
INFO: [Synth 8-256] done synthesizing module 'LUT6_2__parameterized1' (10#1) [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:20332]
INFO: [Synth 8-638] synthesizing module 'LUT6_2__parameterized2' [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:20332]
INFO: [Synth 8-256] done synthesizing module 'LUT6_2__parameterized2' (10#1) [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:20332]
INFO: [Synth 8-638] synthesizing module 'LUT6_2__parameterized3' [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:20332]
INFO: [Synth 8-256] done synthesizing module 'LUT6_2__parameterized3' (10#1) [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:20332]
INFO: [Synth 8-638] synthesizing module 'LUT6_2__parameterized4' [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:20332]
INFO: [Synth 8-256] done synthesizing module 'LUT6_2__parameterized4' (10#1) [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:20332]
INFO: [Synth 8-638] synthesizing module 'FDS' [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:4088]
INFO: [Synth 8-256] done synthesizing module 'FDS' (11#1) [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:4088]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized11' [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:20316]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized11' (11#1) [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:20316]
INFO: [Synth 8-638] synthesizing module 'RAM64M' [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:37039]
INFO: [Synth 8-256] done synthesizing module 'RAM64M' (12#1) [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:37039]
INFO: [Synth 8-638] synthesizing module 'LUT6_2__parameterized5' [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:20332]
INFO: [Synth 8-256] done synthesizing module 'LUT6_2__parameterized5' (12#1) [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:20332]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized12' [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:20316]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized12' (12#1) [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:20316]
INFO: [Synth 8-638] synthesizing module 'LUT6_2__parameterized6' [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:20332]
INFO: [Synth 8-256] done synthesizing module 'LUT6_2__parameterized6' (12#1) [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:20332]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized13' [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:20316]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized13' (12#1) [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:20316]
INFO: [Synth 8-638] synthesizing module 'LUT6_2__parameterized7' [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:20332]
INFO: [Synth 8-256] done synthesizing module 'LUT6_2__parameterized7' (12#1) [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:20332]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized14' [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:20316]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized14' (12#1) [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:20316]
INFO: [Synth 8-638] synthesizing module 'LUT6_2__parameterized8' [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:20332]
INFO: [Synth 8-256] done synthesizing module 'LUT6_2__parameterized8' (12#1) [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:20332]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized15' [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:20316]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized15' (12#1) [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:20316]
INFO: [Synth 8-638] synthesizing module 'LUT6_2__parameterized9' [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:20332]
INFO: [Synth 8-256] done synthesizing module 'LUT6_2__parameterized9' (12#1) [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:20332]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized16' [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:20316]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized16' (12#1) [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:20316]
INFO: [Synth 8-638] synthesizing module 'LUT6_2__parameterized10' [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:20332]
INFO: [Synth 8-256] done synthesizing module 'LUT6_2__parameterized10' (12#1) [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:20332]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized17' [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:20316]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized17' (12#1) [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:20316]
INFO: [Synth 8-638] synthesizing module 'LUT6_2__parameterized11' [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:20332]
INFO: [Synth 8-256] done synthesizing module 'LUT6_2__parameterized11' (12#1) [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:20332]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized18' [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:20316]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized18' (12#1) [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:20316]
INFO: [Synth 8-638] synthesizing module 'LUT6_2__parameterized12' [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:20332]
INFO: [Synth 8-256] done synthesizing module 'LUT6_2__parameterized12' (12#1) [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:20332]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized19' [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:20316]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized19' (12#1) [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:20316]
INFO: [Synth 8-638] synthesizing module 'LUT6_2__parameterized13' [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:20332]
INFO: [Synth 8-256] done synthesizing module 'LUT6_2__parameterized13' (12#1) [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:20332]
INFO: [Synth 8-638] synthesizing module 'LUT6_2__parameterized14' [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:20332]
INFO: [Synth 8-256] done synthesizing module 'LUT6_2__parameterized14' (12#1) [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:20332]
INFO: [Synth 8-638] synthesizing module 'LUT6_2__parameterized15' [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:20332]
INFO: [Synth 8-256] done synthesizing module 'LUT6_2__parameterized15' (12#1) [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:20332]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized20' [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:20316]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized20' (12#1) [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:20316]
INFO: [Synth 8-638] synthesizing module 'LUT6_2__parameterized16' [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:20332]
INFO: [Synth 8-256] done synthesizing module 'LUT6_2__parameterized16' (12#1) [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:20332]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized21' [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:20316]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized21' (12#1) [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:20316]
INFO: [Synth 8-638] synthesizing module 'LUT6_2__parameterized17' [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:20332]
INFO: [Synth 8-256] done synthesizing module 'LUT6_2__parameterized17' (12#1) [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:20332]
INFO: [Synth 8-638] synthesizing module 'LUT6_2__parameterized18' [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:20332]
INFO: [Synth 8-256] done synthesizing module 'LUT6_2__parameterized18' (12#1) [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:20332]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized22' [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:20316]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized22' (12#1) [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:20316]
INFO: [Synth 8-638] synthesizing module 'LUT6_2__parameterized19' [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:20332]
INFO: [Synth 8-256] done synthesizing module 'LUT6_2__parameterized19' (12#1) [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:20332]
INFO: [Synth 8-638] synthesizing module 'LUT6_2__parameterized20' [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:20332]
INFO: [Synth 8-256] done synthesizing module 'LUT6_2__parameterized20' (12#1) [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:20332]
INFO: [Synth 8-638] synthesizing module 'LUT6_2__parameterized21' [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:20332]
INFO: [Synth 8-256] done synthesizing module 'LUT6_2__parameterized21' (12#1) [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:20332]
INFO: [Synth 8-638] synthesizing module 'LUT6_2__parameterized22' [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:20332]
INFO: [Synth 8-256] done synthesizing module 'LUT6_2__parameterized22' (12#1) [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:20332]
INFO: [Synth 8-638] synthesizing module 'LUT6_2__parameterized23' [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:20332]
INFO: [Synth 8-256] done synthesizing module 'LUT6_2__parameterized23' (12#1) [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:20332]
INFO: [Synth 8-638] synthesizing module 'LUT6_2__parameterized24' [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:20332]
INFO: [Synth 8-256] done synthesizing module 'LUT6_2__parameterized24' (12#1) [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:20332]
INFO: [Synth 8-638] synthesizing module 'LUT6_2__parameterized25' [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:20332]
INFO: [Synth 8-256] done synthesizing module 'LUT6_2__parameterized25' (12#1) [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:20332]
INFO: [Synth 8-638] synthesizing module 'LUT6_2__parameterized26' [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:20332]
INFO: [Synth 8-256] done synthesizing module 'LUT6_2__parameterized26' (12#1) [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:20332]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized23' [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:20316]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized23' (12#1) [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:20316]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized24' [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:20316]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized24' (12#1) [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:20316]
INFO: [Synth 8-638] synthesizing module 'LUT6_2__parameterized27' [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:20332]
INFO: [Synth 8-256] done synthesizing module 'LUT6_2__parameterized27' (12#1) [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:20332]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized25' [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:20316]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized25' (12#1) [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:20316]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized26' [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:20316]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized26' (12#1) [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:20316]
INFO: [Synth 8-638] synthesizing module 'LUT6_2__parameterized28' [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:20332]
INFO: [Synth 8-256] done synthesizing module 'LUT6_2__parameterized28' (12#1) [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:20332]
INFO: [Synth 8-638] synthesizing module 'LUT6_2__parameterized29' [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:20332]
INFO: [Synth 8-256] done synthesizing module 'LUT6_2__parameterized29' (12#1) [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:20332]
INFO: [Synth 8-638] synthesizing module 'LUT6_2__parameterized30' [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:20332]
INFO: [Synth 8-256] done synthesizing module 'LUT6_2__parameterized30' (12#1) [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:20332]
INFO: [Synth 8-638] synthesizing module 'LUT6_2__parameterized31' [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:20332]
INFO: [Synth 8-256] done synthesizing module 'LUT6_2__parameterized31' (12#1) [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:20332]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized27' [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:20316]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized27' (12#1) [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:20316]
INFO: [Synth 8-638] synthesizing module 'RAM32M' [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:36730]
INFO: [Synth 8-256] done synthesizing module 'RAM32M' (13#1) [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:36730]
INFO: [Synth 8-256] done synthesizing module 'kcpsm6' (14#1) [C:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/hdl/clock_control/kcpsm6.v:74]
INFO: [Synth 8-638] synthesizing module 'clock_control_program' [C:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/hdl/clock_control/clock_control_program.v:104]
INFO: [Synth 8-638] synthesizing module 'RAMB36E1' [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:42097]
INFO: [Synth 8-256] done synthesizing module 'RAMB36E1' (15#1) [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:42097]
INFO: [Synth 8-256] done synthesizing module 'clock_control_program' (16#1) [C:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/hdl/clock_control/clock_control_program.v:104]
INFO: [Synth 8-256] done synthesizing module 'clock_control' (17#1) [C:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/hdl/clock_control/clock_control.v:55]
INFO: [Synth 8-638] synthesizing module 'synchronizer_simple' [C:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/hdl/common/synchronizer_simple.v:63]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [C:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/hdl/common/synchronizer_simple.v:74]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [C:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/hdl/common/synchronizer_simple.v:75]
INFO: [Synth 8-256] done synthesizing module 'synchronizer_simple' (18#1) [C:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/hdl/common/synchronizer_simple.v:63]
INFO: [Synth 8-638] synthesizing module 'network_path_shared' [C:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/hdl/network_path/network_path_shared.v:71]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [C:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/hdl/network_path/network_path_shared.v:118]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [C:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/hdl/network_path/network_path_shared.v:119]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [C:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/hdl/network_path/network_path_shared.v:120]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [C:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/hdl/network_path/network_path_shared.v:121]
INFO: [Synth 8-638] synthesizing module 'LPBK_MODULE' [C:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/hdl/LMAC3_RTL/LPBK_MODULE/LPBK_MODULE.v:32]
INFO: [Synth 8-256] done synthesizing module 'LPBK_MODULE' (19#1) [C:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/hdl/LMAC3_RTL/LPBK_MODULE/LPBK_MODULE.v:32]
INFO: [Synth 8-638] synthesizing module 'LMAC_TOP_SYNTH' [C:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/hdl/LMAC3_RTL/LMAC_TOP_SYNTH/LMAC_TOP_SYNTH.v:32]
INFO: [Synth 8-638] synthesizing module 'LMAC_CORE_TOP' [C:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/hdl/LMAC3_RTL/LMAC_CORE_TOP/LMAC_CORE_TOP.v:32]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [C:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/hdl/LMAC3_RTL/LMAC_CORE_TOP/LMAC_CORE_TOP.v:268]
INFO: [Synth 8-638] synthesizing module 'tcore_fmac_core' [C:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/hdl/LMAC3_RTL/LMAC_CORE_TOP/tcore_fmac_core_LE2.v:32]
INFO: [Synth 8-638] synthesizing module 'txfifo_1024x256' [C:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/hdl/LMAC3_RTL/LMAC_CORE_TOP/txfifo_1024x256.v:32]
INFO: [Synth 8-638] synthesizing module 'txfifo_ip_1024x256' [C:/SUNNY2/LMAC3-vc709-2015-4/hardware/vivado/runs/LMAC3-vc7-9-2015-4.runs/synth_1/.Xil/Vivado-24448-/realtime/txfifo_ip_1024x256_stub.v:7]
INFO: [Synth 8-256] done synthesizing module 'txfifo_ip_1024x256' (20#1) [C:/SUNNY2/LMAC3-vc709-2015-4/hardware/vivado/runs/LMAC3-vc7-9-2015-4.runs/synth_1/.Xil/Vivado-24448-/realtime/txfifo_ip_1024x256_stub.v:7]
INFO: [Synth 8-256] done synthesizing module 'txfifo_1024x256' (21#1) [C:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/hdl/LMAC3_RTL/LMAC_CORE_TOP/txfifo_1024x256.v:32]
INFO: [Synth 8-638] synthesizing module 'tx_100G_wrap' [C:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/hdl/LMAC3_RTL/LMAC_CORE_TOP/tx_100G_wrap.v:32]
INFO: [Synth 8-638] synthesizing module 'tx_encap_100G' [C:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/hdl/LMAC3_RTL/LMAC_CORE_TOP/tx_encap_100G.v:32]
INFO: [Synth 8-256] done synthesizing module 'tx_encap_100G' (22#1) [C:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/hdl/LMAC3_RTL/LMAC_CORE_TOP/tx_encap_100G.v:32]
INFO: [Synth 8-638] synthesizing module 'tx_cgmii' [C:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/hdl/LMAC3_RTL/LMAC_CORE_TOP/tx_cgmii_LE2.v:32]
INFO: [Synth 8-638] synthesizing module 'eth_crc32_gen' [C:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/hdl/LMAC3_RTL/LMAC_CORE_TOP/eth_crc32_gen.v:50]
INFO: [Synth 8-638] synthesizing module 'CRC32_D256' [C:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/hdl/LMAC3_RTL/LMAC_CORE_TOP/CRCs/CRC32_D256.v:36]
INFO: [Synth 8-256] done synthesizing module 'CRC32_D256' (23#1) [C:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/hdl/LMAC3_RTL/LMAC_CORE_TOP/CRCs/CRC32_D256.v:36]
INFO: [Synth 8-638] synthesizing module 'CRC32_D248' [C:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/hdl/LMAC3_RTL/LMAC_CORE_TOP/CRCs/CRC32_D248.v:36]
INFO: [Synth 8-256] done synthesizing module 'CRC32_D248' (24#1) [C:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/hdl/LMAC3_RTL/LMAC_CORE_TOP/CRCs/CRC32_D248.v:36]
INFO: [Synth 8-638] synthesizing module 'CRC32_D240' [C:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/hdl/LMAC3_RTL/LMAC_CORE_TOP/CRCs/CRC32_D240.v:36]
INFO: [Synth 8-256] done synthesizing module 'CRC32_D240' (25#1) [C:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/hdl/LMAC3_RTL/LMAC_CORE_TOP/CRCs/CRC32_D240.v:36]
INFO: [Synth 8-638] synthesizing module 'CRC32_D232' [C:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/hdl/LMAC3_RTL/LMAC_CORE_TOP/CRCs/CRC32_D232.v:36]
INFO: [Synth 8-256] done synthesizing module 'CRC32_D232' (26#1) [C:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/hdl/LMAC3_RTL/LMAC_CORE_TOP/CRCs/CRC32_D232.v:36]
INFO: [Synth 8-638] synthesizing module 'CRC32_D224' [C:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/hdl/LMAC3_RTL/LMAC_CORE_TOP/CRCs/CRC32_D224.v:36]
INFO: [Synth 8-256] done synthesizing module 'CRC32_D224' (27#1) [C:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/hdl/LMAC3_RTL/LMAC_CORE_TOP/CRCs/CRC32_D224.v:36]
INFO: [Synth 8-638] synthesizing module 'CRC32_D216' [C:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/hdl/LMAC3_RTL/LMAC_CORE_TOP/CRCs/CRC32_D216.v:36]
INFO: [Synth 8-256] done synthesizing module 'CRC32_D216' (28#1) [C:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/hdl/LMAC3_RTL/LMAC_CORE_TOP/CRCs/CRC32_D216.v:36]
INFO: [Synth 8-638] synthesizing module 'CRC32_D208' [C:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/hdl/LMAC3_RTL/LMAC_CORE_TOP/CRCs/CRC32_D208.v:36]
INFO: [Synth 8-256] done synthesizing module 'CRC32_D208' (29#1) [C:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/hdl/LMAC3_RTL/LMAC_CORE_TOP/CRCs/CRC32_D208.v:36]
INFO: [Synth 8-638] synthesizing module 'CRC32_D200' [C:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/hdl/LMAC3_RTL/LMAC_CORE_TOP/CRCs/CRC32_D200.v:36]
INFO: [Synth 8-256] done synthesizing module 'CRC32_D200' (30#1) [C:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/hdl/LMAC3_RTL/LMAC_CORE_TOP/CRCs/CRC32_D200.v:36]
INFO: [Synth 8-638] synthesizing module 'CRC32_D192' [C:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/hdl/LMAC3_RTL/LMAC_CORE_TOP/CRCs/CRC32_D192.v:36]
INFO: [Synth 8-256] done synthesizing module 'CRC32_D192' (31#1) [C:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/hdl/LMAC3_RTL/LMAC_CORE_TOP/CRCs/CRC32_D192.v:36]
INFO: [Synth 8-638] synthesizing module 'CRC32_D184' [C:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/hdl/LMAC3_RTL/LMAC_CORE_TOP/CRCs/CRC32_D184.v:36]
INFO: [Synth 8-256] done synthesizing module 'CRC32_D184' (32#1) [C:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/hdl/LMAC3_RTL/LMAC_CORE_TOP/CRCs/CRC32_D184.v:36]
INFO: [Synth 8-638] synthesizing module 'CRC32_D176' [C:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/hdl/LMAC3_RTL/LMAC_CORE_TOP/CRCs/CRC32_D176.v:36]
INFO: [Synth 8-256] done synthesizing module 'CRC32_D176' (33#1) [C:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/hdl/LMAC3_RTL/LMAC_CORE_TOP/CRCs/CRC32_D176.v:36]
INFO: [Synth 8-638] synthesizing module 'CRC32_D168' [C:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/hdl/LMAC3_RTL/LMAC_CORE_TOP/CRCs/CRC32_D168.v:36]
INFO: [Synth 8-256] done synthesizing module 'CRC32_D168' (34#1) [C:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/hdl/LMAC3_RTL/LMAC_CORE_TOP/CRCs/CRC32_D168.v:36]
INFO: [Synth 8-638] synthesizing module 'CRC32_D160' [C:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/hdl/LMAC3_RTL/LMAC_CORE_TOP/CRCs/CRC32_D160.v:36]
INFO: [Synth 8-256] done synthesizing module 'CRC32_D160' (35#1) [C:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/hdl/LMAC3_RTL/LMAC_CORE_TOP/CRCs/CRC32_D160.v:36]
INFO: [Synth 8-638] synthesizing module 'CRC32_D152' [C:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/hdl/LMAC3_RTL/LMAC_CORE_TOP/CRCs/CRC32_D152.v:36]
INFO: [Synth 8-256] done synthesizing module 'CRC32_D152' (36#1) [C:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/hdl/LMAC3_RTL/LMAC_CORE_TOP/CRCs/CRC32_D152.v:36]
INFO: [Synth 8-638] synthesizing module 'CRC32_D144' [C:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/hdl/LMAC3_RTL/LMAC_CORE_TOP/CRCs/CRC32_D144.v:36]
INFO: [Synth 8-256] done synthesizing module 'CRC32_D144' (37#1) [C:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/hdl/LMAC3_RTL/LMAC_CORE_TOP/CRCs/CRC32_D144.v:36]
INFO: [Synth 8-638] synthesizing module 'CRC32_D136' [C:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/hdl/LMAC3_RTL/LMAC_CORE_TOP/CRCs/CRC32_D136.v:36]
INFO: [Synth 8-256] done synthesizing module 'CRC32_D136' (38#1) [C:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/hdl/LMAC3_RTL/LMAC_CORE_TOP/CRCs/CRC32_D136.v:36]
INFO: [Synth 8-638] synthesizing module 'CRC32_D128' [C:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/hdl/LMAC3_RTL/LMAC_CORE_TOP/CRCs/CRC32_D128.v:36]
INFO: [Synth 8-256] done synthesizing module 'CRC32_D128' (39#1) [C:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/hdl/LMAC3_RTL/LMAC_CORE_TOP/CRCs/CRC32_D128.v:36]
INFO: [Synth 8-638] synthesizing module 'CRC32_D120' [C:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/hdl/LMAC3_RTL/LMAC_CORE_TOP/CRCs/CRC32_D120.v:36]
INFO: [Synth 8-256] done synthesizing module 'CRC32_D120' (40#1) [C:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/hdl/LMAC3_RTL/LMAC_CORE_TOP/CRCs/CRC32_D120.v:36]
INFO: [Synth 8-638] synthesizing module 'CRC32_D112' [C:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/hdl/LMAC3_RTL/LMAC_CORE_TOP/CRCs/CRC32_D112.v:36]
INFO: [Synth 8-256] done synthesizing module 'CRC32_D112' (41#1) [C:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/hdl/LMAC3_RTL/LMAC_CORE_TOP/CRCs/CRC32_D112.v:36]
INFO: [Synth 8-638] synthesizing module 'CRC32_D104' [C:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/hdl/LMAC3_RTL/LMAC_CORE_TOP/CRCs/CRC32_D104.v:36]
INFO: [Synth 8-256] done synthesizing module 'CRC32_D104' (42#1) [C:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/hdl/LMAC3_RTL/LMAC_CORE_TOP/CRCs/CRC32_D104.v:36]
INFO: [Synth 8-638] synthesizing module 'CRC32_D96' [C:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/hdl/LMAC3_RTL/LMAC_CORE_TOP/CRCs/CRC32_D96.v:36]
INFO: [Synth 8-256] done synthesizing module 'CRC32_D96' (43#1) [C:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/hdl/LMAC3_RTL/LMAC_CORE_TOP/CRCs/CRC32_D96.v:36]
INFO: [Synth 8-638] synthesizing module 'CRC32_D88' [C:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/hdl/LMAC3_RTL/LMAC_CORE_TOP/CRCs/CRC32_D88.v:36]
INFO: [Synth 8-256] done synthesizing module 'CRC32_D88' (44#1) [C:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/hdl/LMAC3_RTL/LMAC_CORE_TOP/CRCs/CRC32_D88.v:36]
INFO: [Synth 8-638] synthesizing module 'CRC32_D80' [C:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/hdl/LMAC3_RTL/LMAC_CORE_TOP/CRCs/CRC32_D80.v:36]
INFO: [Synth 8-256] done synthesizing module 'CRC32_D80' (45#1) [C:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/hdl/LMAC3_RTL/LMAC_CORE_TOP/CRCs/CRC32_D80.v:36]
INFO: [Synth 8-638] synthesizing module 'CRC32_D72' [C:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/hdl/LMAC3_RTL/LMAC_CORE_TOP/CRCs/CRC32_D72.v:36]
INFO: [Synth 8-256] done synthesizing module 'CRC32_D72' (46#1) [C:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/hdl/LMAC3_RTL/LMAC_CORE_TOP/CRCs/CRC32_D72.v:36]
INFO: [Synth 8-638] synthesizing module 'CRC32_D64' [C:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/hdl/LMAC3_RTL/LMAC_CORE_TOP/CRCs/CRC32_D64.v:36]
INFO: [Synth 8-256] done synthesizing module 'CRC32_D64' (47#1) [C:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/hdl/LMAC3_RTL/LMAC_CORE_TOP/CRCs/CRC32_D64.v:36]
INFO: [Synth 8-638] synthesizing module 'CRC32_D56' [C:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/hdl/LMAC3_RTL/LMAC_CORE_TOP/CRCs/CRC32_D56.v:36]
INFO: [Synth 8-256] done synthesizing module 'CRC32_D56' (48#1) [C:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/hdl/LMAC3_RTL/LMAC_CORE_TOP/CRCs/CRC32_D56.v:36]
INFO: [Synth 8-638] synthesizing module 'CRC32_D48' [C:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/hdl/LMAC3_RTL/LMAC_CORE_TOP/CRCs/CRC32_D48.v:36]
INFO: [Synth 8-256] done synthesizing module 'CRC32_D48' (49#1) [C:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/hdl/LMAC3_RTL/LMAC_CORE_TOP/CRCs/CRC32_D48.v:36]
INFO: [Synth 8-638] synthesizing module 'CRC32_D40' [C:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/hdl/LMAC3_RTL/LMAC_CORE_TOP/CRCs/CRC32_D40.v:36]
INFO: [Synth 8-256] done synthesizing module 'CRC32_D40' (50#1) [C:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/hdl/LMAC3_RTL/LMAC_CORE_TOP/CRCs/CRC32_D40.v:36]
INFO: [Synth 8-638] synthesizing module 'CRC32_D32' [C:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/hdl/LMAC3_RTL/LMAC_CORE_TOP/CRCs/CRC32_D32.v:36]
INFO: [Synth 8-256] done synthesizing module 'CRC32_D32' (51#1) [C:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/hdl/LMAC3_RTL/LMAC_CORE_TOP/CRCs/CRC32_D32.v:36]
INFO: [Synth 8-638] synthesizing module 'CRC32_D24' [C:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/hdl/LMAC3_RTL/LMAC_CORE_TOP/CRCs/CRC32_D24.v:36]
INFO: [Synth 8-256] done synthesizing module 'CRC32_D24' (52#1) [C:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/hdl/LMAC3_RTL/LMAC_CORE_TOP/CRCs/CRC32_D24.v:36]
INFO: [Synth 8-638] synthesizing module 'CRC32_D16' [C:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/hdl/LMAC3_RTL/LMAC_CORE_TOP/CRCs/CRC32_D16.v:36]
INFO: [Synth 8-256] done synthesizing module 'CRC32_D16' (53#1) [C:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/hdl/LMAC3_RTL/LMAC_CORE_TOP/CRCs/CRC32_D16.v:36]
INFO: [Synth 8-638] synthesizing module 'CRC32_D8' [C:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/hdl/LMAC3_RTL/LMAC_CORE_TOP/CRCs/CRC32_D8.v:36]
INFO: [Synth 8-256] done synthesizing module 'CRC32_D8' (54#1) [C:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/hdl/LMAC3_RTL/LMAC_CORE_TOP/CRCs/CRC32_D8.v:36]
INFO: [Synth 8-256] done synthesizing module 'eth_crc32_gen' (55#1) [C:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/hdl/LMAC3_RTL/LMAC_CORE_TOP/eth_crc32_gen.v:50]
INFO: [Synth 8-155] case statement is not full and has no default [C:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/hdl/LMAC3_RTL/LMAC_CORE_TOP/tx_cgmii_LE2.v:280]
INFO: [Synth 8-155] case statement is not full and has no default [C:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/hdl/LMAC3_RTL/LMAC_CORE_TOP/tx_cgmii_LE2.v:311]
INFO: [Synth 8-155] case statement is not full and has no default [C:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/hdl/LMAC3_RTL/LMAC_CORE_TOP/tx_cgmii_LE2.v:457]
INFO: [Synth 8-256] done synthesizing module 'tx_cgmii' (56#1) [C:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/hdl/LMAC3_RTL/LMAC_CORE_TOP/tx_cgmii_LE2.v:32]
INFO: [Synth 8-256] done synthesizing module 'tx_100G_wrap' (57#1) [C:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/hdl/LMAC3_RTL/LMAC_CORE_TOP/tx_100G_wrap.v:32]
INFO: [Synth 8-638] synthesizing module 'tx_10G_wrap' [C:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/hdl/LMAC3_RTL/LMAC_CORE_TOP/tx_10G_wrap.v:32]
INFO: [Synth 8-638] synthesizing module 'tx_encap_10G' [C:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/hdl/LMAC3_RTL/LMAC_CORE_TOP/tx_encap_10G.v:32]
INFO: [Synth 8-256] done synthesizing module 'tx_encap_10G' (58#1) [C:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/hdl/LMAC3_RTL/LMAC_CORE_TOP/tx_encap_10G.v:32]
INFO: [Synth 8-638] synthesizing module 'tx_xgmii' [C:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/hdl/LMAC3_RTL/LMAC_CORE_TOP/tx_xgmii_LE2.v:32]
INFO: [Synth 8-638] synthesizing module 'tx_mac10g_crc32x64' [C:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/hdl/LMAC3_RTL/LMAC_CORE_TOP/tx_mac10g_crc32x64.v:32]
INFO: [Synth 8-256] done synthesizing module 'tx_mac10g_crc32x64' (59#1) [C:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/hdl/LMAC3_RTL/LMAC_CORE_TOP/tx_mac10g_crc32x64.v:32]
INFO: [Synth 8-256] done synthesizing module 'tx_xgmii' (60#1) [C:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/hdl/LMAC3_RTL/LMAC_CORE_TOP/tx_xgmii_LE2.v:32]
INFO: [Synth 8-256] done synthesizing module 'tx_10G_wrap' (61#1) [C:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/hdl/LMAC3_RTL/LMAC_CORE_TOP/tx_10G_wrap.v:32]
INFO: [Synth 8-638] synthesizing module 'tcore_rx_cgmii' [C:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/hdl/LMAC3_RTL/LMAC_CORE_TOP/rx_cgmii_LE2.v:32]
INFO: [Synth 8-226] default block is never used [C:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/hdl/LMAC3_RTL/LMAC_CORE_TOP/rx_cgmii_LE2.v:1727]
INFO: [Synth 8-256] done synthesizing module 'tcore_rx_cgmii' (62#1) [C:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/hdl/LMAC3_RTL/LMAC_CORE_TOP/rx_cgmii_LE2.v:32]
INFO: [Synth 8-638] synthesizing module 'fmac_rx_fifo4Kx256' [C:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/hdl/LMAC3_RTL/LMAC_CORE_TOP/fmac_rx_fifo4Kx256.v:32]
INFO: [Synth 8-638] synthesizing module 'fmac_rxfifo_ip_4Kx256' [C:/SUNNY2/LMAC3-vc709-2015-4/hardware/vivado/runs/LMAC3-vc7-9-2015-4.runs/synth_1/.Xil/Vivado-24448-/realtime/fmac_rxfifo_ip_4Kx256_stub.v:7]
INFO: [Synth 8-256] done synthesizing module 'fmac_rxfifo_ip_4Kx256' (63#1) [C:/SUNNY2/LMAC3-vc709-2015-4/hardware/vivado/runs/LMAC3-vc7-9-2015-4.runs/synth_1/.Xil/Vivado-24448-/realtime/fmac_rxfifo_ip_4Kx256_stub.v:7]
INFO: [Synth 8-256] done synthesizing module 'fmac_rx_fifo4Kx256' (64#1) [C:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/hdl/LMAC3_RTL/LMAC_CORE_TOP/fmac_rx_fifo4Kx256.v:32]
INFO: [Synth 8-638] synthesizing module 'fmac_fifo4Kx32' [C:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/hdl/LMAC3_RTL/LMAC_CORE_TOP/fmac_fifo4Kx32.v:32]
INFO: [Synth 8-638] synthesizing module 'pktctrl_fifo_ip_4kx32' [C:/SUNNY2/LMAC3-vc709-2015-4/hardware/vivado/runs/LMAC3-vc7-9-2015-4.runs/synth_1/.Xil/Vivado-24448-/realtime/pktctrl_fifo_ip_4kx32_stub.v:7]
INFO: [Synth 8-256] done synthesizing module 'pktctrl_fifo_ip_4kx32' (65#1) [C:/SUNNY2/LMAC3-vc709-2015-4/hardware/vivado/runs/LMAC3-vc7-9-2015-4.runs/synth_1/.Xil/Vivado-24448-/realtime/pktctrl_fifo_ip_4kx32_stub.v:7]
INFO: [Synth 8-256] done synthesizing module 'fmac_fifo4Kx32' (66#1) [C:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/hdl/LMAC3_RTL/LMAC_CORE_TOP/fmac_fifo4Kx32.v:32]
INFO: [Synth 8-638] synthesizing module 'rx_decap' [C:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/hdl/LMAC3_RTL/LMAC_CORE_TOP/rx_decap_LE2.v:32]
INFO: [Synth 8-256] done synthesizing module 'rx_decap' (67#1) [C:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/hdl/LMAC3_RTL/LMAC_CORE_TOP/rx_decap_LE2.v:32]
INFO: [Synth 8-638] synthesizing module 'fmac_ipcs_fifo512x64' [C:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/hdl/LMAC3_RTL/LMAC_CORE_TOP/fmac_ipcs_fifo512x64.v:32]
INFO: [Synth 8-638] synthesizing module 'ipcs_fifo_ip_512x64' [C:/SUNNY2/LMAC3-vc709-2015-4/hardware/vivado/runs/LMAC3-vc7-9-2015-4.runs/synth_1/.Xil/Vivado-24448-/realtime/ipcs_fifo_ip_512x64_stub.v:7]
INFO: [Synth 8-256] done synthesizing module 'ipcs_fifo_ip_512x64' (68#1) [C:/SUNNY2/LMAC3-vc709-2015-4/hardware/vivado/runs/LMAC3-vc7-9-2015-4.runs/synth_1/.Xil/Vivado-24448-/realtime/ipcs_fifo_ip_512x64_stub.v:7]
INFO: [Synth 8-256] done synthesizing module 'fmac_ipcs_fifo512x64' (69#1) [C:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/hdl/LMAC3_RTL/LMAC_CORE_TOP/fmac_ipcs_fifo512x64.v:32]
INFO: [Synth 8-256] done synthesizing module 'tcore_fmac_core' (70#1) [C:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/hdl/LMAC3_RTL/LMAC_CORE_TOP/tcore_fmac_core_LE2.v:32]
INFO: [Synth 8-638] synthesizing module 'byte_reordering_wrap' [C:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/hdl/LMAC3_RTL/LMAC_CORE_TOP/byte_reordering_wrap.v:32]
INFO: [Synth 8-638] synthesizing module 'tcore_byte_reordering' [C:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/hdl/LMAC3_RTL/LMAC_CORE_TOP/byte_reordering.v:32]
INFO: [Synth 8-638] synthesizing module 'br_sfifo4x32' [C:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/hdl/LMAC3_RTL/LMAC_CORE_TOP/br_sfifo4x32.v:32]
INFO: [Synth 8-638] synthesizing module 'br_sfifo_ip_4x32' [C:/SUNNY2/LMAC3-vc709-2015-4/hardware/vivado/runs/LMAC3-vc7-9-2015-4.runs/synth_1/.Xil/Vivado-24448-/realtime/br_sfifo_ip_4x32_stub.v:7]
INFO: [Synth 8-256] done synthesizing module 'br_sfifo_ip_4x32' (71#1) [C:/SUNNY2/LMAC3-vc709-2015-4/hardware/vivado/runs/LMAC3-vc7-9-2015-4.runs/synth_1/.Xil/Vivado-24448-/realtime/br_sfifo_ip_4x32_stub.v:7]
INFO: [Synth 8-256] done synthesizing module 'br_sfifo4x32' (72#1) [C:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/hdl/LMAC3_RTL/LMAC_CORE_TOP/br_sfifo4x32.v:32]
INFO: [Synth 8-256] done synthesizing module 'tcore_byte_reordering' (73#1) [C:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/hdl/LMAC3_RTL/LMAC_CORE_TOP/byte_reordering.v:32]
INFO: [Synth 8-638] synthesizing module 'br_pre_data_fifo1024x256' [C:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/hdl/LMAC3_RTL/LMAC_CORE_TOP/br_pre_data_fifo1024x256.v:32]
INFO: [Synth 8-638] synthesizing module 'br_pre_data_fifo_ip_1024x256' [C:/SUNNY2/LMAC3-vc709-2015-4/hardware/vivado/runs/LMAC3-vc7-9-2015-4.runs/synth_1/.Xil/Vivado-24448-/realtime/br_pre_data_fifo_ip_1024x256_stub.v:7]
INFO: [Synth 8-256] done synthesizing module 'br_pre_data_fifo_ip_1024x256' (74#1) [C:/SUNNY2/LMAC3-vc709-2015-4/hardware/vivado/runs/LMAC3-vc7-9-2015-4.runs/synth_1/.Xil/Vivado-24448-/realtime/br_pre_data_fifo_ip_1024x256_stub.v:7]
INFO: [Synth 8-256] done synthesizing module 'br_pre_data_fifo1024x256' (75#1) [C:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/hdl/LMAC3_RTL/LMAC_CORE_TOP/br_pre_data_fifo1024x256.v:32]
INFO: [Synth 8-638] synthesizing module 'br_pre_ctrl_fifo1024x40' [C:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/hdl/LMAC3_RTL/LMAC_CORE_TOP/br_pre_ctrl_fifo1024x40.v:32]
INFO: [Synth 8-638] synthesizing module 'br_pre_ctrl_fifo_ip_1024x40' [C:/SUNNY2/LMAC3-vc709-2015-4/hardware/vivado/runs/LMAC3-vc7-9-2015-4.runs/synth_1/.Xil/Vivado-24448-/realtime/br_pre_ctrl_fifo_ip_1024x40_stub.v:7]
INFO: [Synth 8-256] done synthesizing module 'br_pre_ctrl_fifo_ip_1024x40' (76#1) [C:/SUNNY2/LMAC3-vc709-2015-4/hardware/vivado/runs/LMAC3-vc7-9-2015-4.runs/synth_1/.Xil/Vivado-24448-/realtime/br_pre_ctrl_fifo_ip_1024x40_stub.v:7]
INFO: [Synth 8-256] done synthesizing module 'br_pre_ctrl_fifo1024x40' (77#1) [C:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/hdl/LMAC3_RTL/LMAC_CORE_TOP/br_pre_ctrl_fifo1024x40.v:32]
INFO: [Synth 8-256] done synthesizing module 'byte_reordering_wrap' (78#1) [C:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/hdl/LMAC3_RTL/LMAC_CORE_TOP/byte_reordering_wrap.v:32]
INFO: [Synth 8-638] synthesizing module 'rx_100G' [C:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/hdl/LMAC3_RTL/LMAC_CORE_TOP/rx_100g.v:32]
INFO: [Synth 8-256] done synthesizing module 'rx_100G' (79#1) [C:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/hdl/LMAC3_RTL/LMAC_CORE_TOP/rx_100g.v:32]
INFO: [Synth 8-638] synthesizing module 'rx_50G' [C:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/hdl/LMAC3_RTL/LMAC_CORE_TOP/rx_50G.v:32]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [C:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/hdl/LMAC3_RTL/LMAC_CORE_TOP/rx_50G.v:80]
INFO: [Synth 8-638] synthesizing module 's2p10' [C:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/hdl/LMAC3_RTL/LMAC_CORE_TOP/s2p10.v:32]
INFO: [Synth 8-256] done synthesizing module 's2p10' (80#1) [C:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/hdl/LMAC3_RTL/LMAC_CORE_TOP/s2p10.v:32]
INFO: [Synth 8-256] done synthesizing module 'rx_50G' (81#1) [C:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/hdl/LMAC3_RTL/LMAC_CORE_TOP/rx_50G.v:32]
INFO: [Synth 8-638] synthesizing module 'x2c_ctrl' [C:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/hdl/LMAC3_RTL/LMAC_CORE_TOP/x2c_ctrl.v:32]
INFO: [Synth 8-155] case statement is not full and has no default [C:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/hdl/LMAC3_RTL/LMAC_CORE_TOP/x2c_ctrl.v:142]
INFO: [Synth 8-638] synthesizing module 'x2c_bcnt_fifo256x32' [C:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/hdl/LMAC3_RTL/LMAC_CORE_TOP/x2c_bcnt_fifo256x32.v:32]
INFO: [Synth 8-638] synthesizing module 'x2c_bcnt_fifo_ip_256x32' [C:/SUNNY2/LMAC3-vc709-2015-4/hardware/vivado/runs/LMAC3-vc7-9-2015-4.runs/synth_1/.Xil/Vivado-24448-/realtime/x2c_bcnt_fifo_ip_256x32_stub.v:7]
INFO: [Synth 8-256] done synthesizing module 'x2c_bcnt_fifo_ip_256x32' (82#1) [C:/SUNNY2/LMAC3-vc709-2015-4/hardware/vivado/runs/LMAC3-vc7-9-2015-4.runs/synth_1/.Xil/Vivado-24448-/realtime/x2c_bcnt_fifo_ip_256x32_stub.v:7]
INFO: [Synth 8-256] done synthesizing module 'x2c_bcnt_fifo256x32' (83#1) [C:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/hdl/LMAC3_RTL/LMAC_CORE_TOP/x2c_bcnt_fifo256x32.v:32]
INFO: [Synth 8-638] synthesizing module 'x2c_data_fifo1024x256' [C:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/hdl/LMAC3_RTL/LMAC_CORE_TOP/x2c_data_fifo1024x256.v:32]
INFO: [Synth 8-638] synthesizing module 'x2c_data_fifo_ip_1024x256' [C:/SUNNY2/LMAC3-vc709-2015-4/hardware/vivado/runs/LMAC3-vc7-9-2015-4.runs/synth_1/.Xil/Vivado-24448-/realtime/x2c_data_fifo_ip_1024x256_stub.v:7]
INFO: [Synth 8-256] done synthesizing module 'x2c_data_fifo_ip_1024x256' (84#1) [C:/SUNNY2/LMAC3-vc709-2015-4/hardware/vivado/runs/LMAC3-vc7-9-2015-4.runs/synth_1/.Xil/Vivado-24448-/realtime/x2c_data_fifo_ip_1024x256_stub.v:7]
INFO: [Synth 8-256] done synthesizing module 'x2c_data_fifo1024x256' (85#1) [C:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/hdl/LMAC3_RTL/LMAC_CORE_TOP/x2c_data_fifo1024x256.v:32]
INFO: [Synth 8-638] synthesizing module 'x2c_ctrl_fifo1024x32' [C:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/hdl/LMAC3_RTL/LMAC_CORE_TOP/x2c_ctrl_fifo1024x32.v:32]
INFO: [Synth 8-638] synthesizing module 'x2c_ctrl_fifo_ip_1024x32' [C:/SUNNY2/LMAC3-vc709-2015-4/hardware/vivado/runs/LMAC3-vc7-9-2015-4.runs/synth_1/.Xil/Vivado-24448-/realtime/x2c_ctrl_fifo_ip_1024x32_stub.v:7]
INFO: [Synth 8-256] done synthesizing module 'x2c_ctrl_fifo_ip_1024x32' (86#1) [C:/SUNNY2/LMAC3-vc709-2015-4/hardware/vivado/runs/LMAC3-vc7-9-2015-4.runs/synth_1/.Xil/Vivado-24448-/realtime/x2c_ctrl_fifo_ip_1024x32_stub.v:7]
INFO: [Synth 8-256] done synthesizing module 'x2c_ctrl_fifo1024x32' (87#1) [C:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/hdl/LMAC3_RTL/LMAC_CORE_TOP/x2c_ctrl_fifo1024x32.v:32]
INFO: [Synth 8-256] done synthesizing module 'x2c_ctrl' (88#1) [C:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/hdl/LMAC3_RTL/LMAC_CORE_TOP/x2c_ctrl.v:32]
INFO: [Synth 8-638] synthesizing module 'fmac_register_if' [C:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/hdl/LMAC3_RTL/LMAC_CORE_TOP/fmac_register_if_LE2.v:32]
INFO: [Synth 8-256] done synthesizing module 'fmac_register_if' (89#1) [C:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/hdl/LMAC3_RTL/LMAC_CORE_TOP/fmac_register_if_LE2.v:32]
INFO: [Synth 8-256] done synthesizing module 'LMAC_CORE_TOP' (90#1) [C:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/hdl/LMAC3_RTL/LMAC_CORE_TOP/LMAC_CORE_TOP.v:32]
INFO: [Synth 8-256] done synthesizing module 'LMAC_TOP_SYNTH' (91#1) [C:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/hdl/LMAC3_RTL/LMAC_TOP_SYNTH/LMAC_TOP_SYNTH.v:32]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_ip_shared_logic_in_core' [c:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/synth/ten_gig_eth_pcs_pma_ip_shared_logic_in_core.v:60]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_ip_shared_logic_in_core_support' [c:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/synth/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_support.v:61]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_ip_shared_logic_in_core_gt_common' [c:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/synth/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_gt_common.v:58]
INFO: [Synth 8-638] synthesizing module 'GTHE2_COMMON' [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:5669]
INFO: [Synth 8-256] done synthesizing module 'GTHE2_COMMON' (92#1) [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:5669]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_ip_shared_logic_in_core_gt_common' (93#1) [c:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/synth/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_gt_common.v:58]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_ip_shared_logic_in_core_shared_clock_and_reset' [c:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/synth/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_shared_clock_and_reset.v:59]
INFO: [Synth 8-638] synthesizing module 'IBUFDS_GTE2' [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:14297]
INFO: [Synth 8-256] done synthesizing module 'IBUFDS_GTE2' (94#1) [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:14297]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_ip_shared_logic_in_core_ff_synchronizer_rst' [c:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/synth/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_ff_synchronizer_rst.v:61]
INFO: [Synth 8-5534] Detected attribute (* shreg_extract = "no" *) [c:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/synth/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_ff_synchronizer_rst.v:72]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [c:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/synth/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_ff_synchronizer_rst.v:72]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_ip_shared_logic_in_core_ff_synchronizer_rst' (95#1) [c:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/synth/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_ff_synchronizer_rst.v:61]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_ip_shared_logic_in_core_ff_synchronizer_rst__parameterized0' [c:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/synth/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_ff_synchronizer_rst.v:61]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_ip_shared_logic_in_core_ff_synchronizer_rst__parameterized0' (95#1) [c:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/synth/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_ff_synchronizer_rst.v:61]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_ip_shared_logic_in_core_shared_clock_and_reset' (96#1) [c:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/synth/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_shared_clock_and_reset.v:59]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_ip_shared_logic_in_core_block' [c:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/synth/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_block.v:59]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "yes" *) [c:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/synth/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_block.v:200]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "yes" *) [c:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/synth/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_block.v:202]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_ip_shared_logic_in_core_local_clock_and_reset' [c:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/synth/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_local_clock_and_reset.v:58]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_ip_shared_logic_in_core_sim_speedup_controller' [c:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/synth/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_sim_speedup_controller.v:61]
INFO: [Synth 8-638] synthesizing module 'LUT1' [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:20116]
INFO: [Synth 8-256] done synthesizing module 'LUT1' (97#1) [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:20116]
INFO: [Synth 8-638] synthesizing module 'LDCE' [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:19897]
INFO: [Synth 8-256] done synthesizing module 'LDCE' (98#1) [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:19897]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_ip_shared_logic_in_core_sim_speedup_controller' (99#1) [c:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/synth/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_sim_speedup_controller.v:61]
INFO: [Synth 8-638] synthesizing module 'BUFH' [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:806]
INFO: [Synth 8-256] done synthesizing module 'BUFH' (100#1) [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:806]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_ip_shared_logic_in_core_ff_synchronizer_rst__parameterized1' [c:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/synth/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_ff_synchronizer_rst.v:61]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_ip_shared_logic_in_core_ff_synchronizer_rst__parameterized1' (100#1) [c:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/synth/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_ff_synchronizer_rst.v:61]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_ip_shared_logic_in_core_ff_synchronizer' [c:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/synth/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_ff_synchronizer.v:59]
INFO: [Synth 8-5534] Detected attribute (* shreg_extract = "no" *) [c:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/synth/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_ff_synchronizer.v:68]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [c:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/synth/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_ff_synchronizer.v:68]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_ip_shared_logic_in_core_ff_synchronizer' (101#1) [c:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/synth/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_ff_synchronizer.v:59]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_ip_shared_logic_in_core_local_clock_and_reset' (102#1) [c:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/synth/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_local_clock_and_reset.v:58]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v6_0_3' [c:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v6_0_3/hdl/ten_gig_eth_pcs_pma_v6_0_rfs.v:1376]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v6_0_3_wrapper' [c:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v6_0_3/hdl/ten_gig_eth_pcs_pma_v6_0_rfs.v:1047]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v6_0_3_baser_gen' [c:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v6_0_3/hdl/ten_gig_eth_pcs_pma_v6_0_rfs.v:134]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v6_0_3_baser_top' [c:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v6_0_3/hdl/ten_gig_eth_pcs_pma_v6_0_rfs.v:34803]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "TRUE" *) [c:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v6_0_3/hdl/ten_gig_eth_pcs_pma_v6_0_rfs.v:34934]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "TRUE" *) [c:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v6_0_3/hdl/ten_gig_eth_pcs_pma_v6_0_rfs.v:34936]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "TRUE" *) [c:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v6_0_3/hdl/ten_gig_eth_pcs_pma_v6_0_rfs.v:34938]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "TRUE" *) [c:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v6_0_3/hdl/ten_gig_eth_pcs_pma_v6_0_rfs.v:34940]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "TRUE" *) [c:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v6_0_3/hdl/ten_gig_eth_pcs_pma_v6_0_rfs.v:34999]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "TRUE" *) [c:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v6_0_3/hdl/ten_gig_eth_pcs_pma_v6_0_rfs.v:35001]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [c:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v6_0_3/hdl/ten_gig_eth_pcs_pma_v6_0_rfs.v:35028]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v6_0_3_rxratecounter' [c:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v6_0_3/hdl/ten_gig_eth_pcs_pma_v6_0_rfs.v:32280]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [c:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v6_0_3/hdl/ten_gig_eth_pcs_pma_v6_0_rfs.v:32309]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v6_0_3_rxratecounter' (103#1) [c:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v6_0_3/hdl/ten_gig_eth_pcs_pma_v6_0_rfs.v:32280]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v6_0_3_txratefifo' [c:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v6_0_3/hdl/ten_gig_eth_pcs_pma_v6_0_rfs.v:40081]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v6_0_3_asynch_fifo' [c:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v6_0_3/hdl/ten_gig_eth_pcs_pma_v6_0_rfs.v:5294]
INFO: [Synth 8-5534] Detected attribute (* SHREG_EXTRACT = "no" *) [c:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v6_0_3/hdl/ten_gig_eth_pcs_pma_v6_0_rfs.v:5322]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [c:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v6_0_3/hdl/ten_gig_eth_pcs_pma_v6_0_rfs.v:5322]
INFO: [Synth 8-5534] Detected attribute (* SHREG_EXTRACT = "no" *) [c:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v6_0_3/hdl/ten_gig_eth_pcs_pma_v6_0_rfs.v:5324]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [c:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v6_0_3/hdl/ten_gig_eth_pcs_pma_v6_0_rfs.v:5324]
INFO: [Synth 8-5534] Detected attribute (* SHREG_EXTRACT = "no" *) [c:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v6_0_3/hdl/ten_gig_eth_pcs_pma_v6_0_rfs.v:5326]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [c:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v6_0_3/hdl/ten_gig_eth_pcs_pma_v6_0_rfs.v:5326]
INFO: [Synth 8-5534] Detected attribute (* SHREG_EXTRACT = "no" *) [c:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v6_0_3/hdl/ten_gig_eth_pcs_pma_v6_0_rfs.v:5328]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [c:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v6_0_3/hdl/ten_gig_eth_pcs_pma_v6_0_rfs.v:5328]
INFO: [Synth 8-5534] Detected attribute (* SHREG_EXTRACT = "no" *) [c:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v6_0_3/hdl/ten_gig_eth_pcs_pma_v6_0_rfs.v:5333]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [c:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v6_0_3/hdl/ten_gig_eth_pcs_pma_v6_0_rfs.v:5333]
INFO: [Synth 8-5534] Detected attribute (* SHREG_EXTRACT = "no" *) [c:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v6_0_3/hdl/ten_gig_eth_pcs_pma_v6_0_rfs.v:5335]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [c:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v6_0_3/hdl/ten_gig_eth_pcs_pma_v6_0_rfs.v:5335]
INFO: [Synth 8-5534] Detected attribute (* SHREG_EXTRACT = "no" *) [c:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v6_0_3/hdl/ten_gig_eth_pcs_pma_v6_0_rfs.v:5337]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [c:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v6_0_3/hdl/ten_gig_eth_pcs_pma_v6_0_rfs.v:5337]
INFO: [Synth 8-5534] Detected attribute (* SHREG_EXTRACT = "no" *) [c:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v6_0_3/hdl/ten_gig_eth_pcs_pma_v6_0_rfs.v:5339]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [c:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v6_0_3/hdl/ten_gig_eth_pcs_pma_v6_0_rfs.v:5339]
INFO: [Synth 8-5534] Detected attribute (* SHREG_EXTRACT = "no" *) [c:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v6_0_3/hdl/ten_gig_eth_pcs_pma_v6_0_rfs.v:5343]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [c:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v6_0_3/hdl/ten_gig_eth_pcs_pma_v6_0_rfs.v:5343]
INFO: [Synth 8-5534] Detected attribute (* SHREG_EXTRACT = "no" *) [c:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v6_0_3/hdl/ten_gig_eth_pcs_pma_v6_0_rfs.v:5345]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [c:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v6_0_3/hdl/ten_gig_eth_pcs_pma_v6_0_rfs.v:5345]
INFO: [Synth 8-5534] Detected attribute (* SHREG_EXTRACT = "no" *) [c:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v6_0_3/hdl/ten_gig_eth_pcs_pma_v6_0_rfs.v:5347]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [c:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v6_0_3/hdl/ten_gig_eth_pcs_pma_v6_0_rfs.v:5347]
INFO: [Synth 8-5534] Detected attribute (* SHREG_EXTRACT = "no" *) [c:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v6_0_3/hdl/ten_gig_eth_pcs_pma_v6_0_rfs.v:5349]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [c:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v6_0_3/hdl/ten_gig_eth_pcs_pma_v6_0_rfs.v:5349]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v6_0_3_dp_ram' [c:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v6_0_3/hdl/ten_gig_eth_pcs_pma_v6_0_rfs.v:13983]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v6_0_3/hdl/ten_gig_eth_pcs_pma_v6_0_rfs.v:14000]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v6_0_3_dp_ram' (104#1) [c:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v6_0_3/hdl/ten_gig_eth_pcs_pma_v6_0_rfs.v:13983]
INFO: [Synth 8-638] synthesizing module 'MUXCY_L' [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:21275]
INFO: [Synth 8-256] done synthesizing module 'MUXCY_L' (105#1) [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:21275]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v6_0_3_asynch_fifo' (106#1) [c:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v6_0_3/hdl/ten_gig_eth_pcs_pma_v6_0_rfs.v:5294]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v6_0_3_txratefifo' (107#1) [c:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v6_0_3/hdl/ten_gig_eth_pcs_pma_v6_0_rfs.v:40081]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v6_0_3_elastic_buffer_wrapper' [c:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v6_0_3/hdl/ten_gig_eth_pcs_pma_v6_0_rfs.v:14765]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v6_0_3_elastic_buffer' [c:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v6_0_3/hdl/ten_gig_eth_pcs_pma_v6_0_rfs.v:14565]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v6_0_3_idle_delete' [c:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v6_0_3/hdl/ten_gig_eth_pcs_pma_v6_0_rfs.v:22401]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v6_0_3_idle_detect' [c:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v6_0_3/hdl/ten_gig_eth_pcs_pma_v6_0_rfs.v:22811]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v6_0_3_idle_detect' (108#1) [c:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v6_0_3/hdl/ten_gig_eth_pcs_pma_v6_0_rfs.v:22811]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v6_0_3_seq_detect' [c:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v6_0_3/hdl/ten_gig_eth_pcs_pma_v6_0_rfs.v:32559]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v6_0_3_seq_detect' (109#1) [c:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v6_0_3/hdl/ten_gig_eth_pcs_pma_v6_0_rfs.v:32559]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v6_0_3_idle_delete' (110#1) [c:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v6_0_3/hdl/ten_gig_eth_pcs_pma_v6_0_rfs.v:22401]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v6_0_3_asynch_fifo__parameterized0' [c:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v6_0_3/hdl/ten_gig_eth_pcs_pma_v6_0_rfs.v:5294]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v6_0_3_dp_ram__parameterized0' [c:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v6_0_3/hdl/ten_gig_eth_pcs_pma_v6_0_rfs.v:13983]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v6_0_3_dp_ram__parameterized0' (110#1) [c:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v6_0_3/hdl/ten_gig_eth_pcs_pma_v6_0_rfs.v:13983]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v6_0_3_asynch_fifo__parameterized0' (110#1) [c:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v6_0_3/hdl/ten_gig_eth_pcs_pma_v6_0_rfs.v:5294]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v6_0_3_idle_insert' [c:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v6_0_3/hdl/ten_gig_eth_pcs_pma_v6_0_rfs.v:22953]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v6_0_3_idle_insert' (111#1) [c:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v6_0_3/hdl/ten_gig_eth_pcs_pma_v6_0_rfs.v:22953]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v6_0_3_synchronizer' [c:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v6_0_3/hdl/ten_gig_eth_pcs_pma_v6_0_rfs.v:32657]
INFO: [Synth 8-5534] Detected attribute (* SHREG_EXTRACT = "no" *) [c:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v6_0_3/hdl/ten_gig_eth_pcs_pma_v6_0_rfs.v:32666]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [c:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v6_0_3/hdl/ten_gig_eth_pcs_pma_v6_0_rfs.v:32666]
INFO: [Synth 8-5534] Detected attribute (* SHREG_EXTRACT = "no" *) [c:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v6_0_3/hdl/ten_gig_eth_pcs_pma_v6_0_rfs.v:32668]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [c:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v6_0_3/hdl/ten_gig_eth_pcs_pma_v6_0_rfs.v:32668]
INFO: [Synth 8-5534] Detected attribute (* SHREG_EXTRACT = "no" *) [c:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v6_0_3/hdl/ten_gig_eth_pcs_pma_v6_0_rfs.v:32670]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [c:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v6_0_3/hdl/ten_gig_eth_pcs_pma_v6_0_rfs.v:32670]
INFO: [Synth 8-5534] Detected attribute (* SHREG_EXTRACT = "no" *) [c:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v6_0_3/hdl/ten_gig_eth_pcs_pma_v6_0_rfs.v:32672]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [c:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v6_0_3/hdl/ten_gig_eth_pcs_pma_v6_0_rfs.v:32672]
INFO: [Synth 8-5534] Detected attribute (* SHREG_EXTRACT = "no" *) [c:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v6_0_3/hdl/ten_gig_eth_pcs_pma_v6_0_rfs.v:32674]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [c:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v6_0_3/hdl/ten_gig_eth_pcs_pma_v6_0_rfs.v:32674]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v6_0_3_synchronizer' (112#1) [c:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v6_0_3/hdl/ten_gig_eth_pcs_pma_v6_0_rfs.v:32657]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v6_0_3_elastic_buffer' (113#1) [c:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v6_0_3/hdl/ten_gig_eth_pcs_pma_v6_0_rfs.v:14565]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v6_0_3_elastic_buffer_wrapper' (114#1) [c:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v6_0_3/hdl/ten_gig_eth_pcs_pma_v6_0_rfs.v:14765]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v6_0_3_pcs_top' [c:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v6_0_3/hdl/ten_gig_eth_pcs_pma_v6_0_rfs.v:29580]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "TRUE" *) [c:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v6_0_3/hdl/ten_gig_eth_pcs_pma_v6_0_rfs.v:29623]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "TRUE" *) [c:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v6_0_3/hdl/ten_gig_eth_pcs_pma_v6_0_rfs.v:29625]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v6_0_3_coherent_resyncs_en' [c:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v6_0_3/hdl/ten_gig_eth_pcs_pma_v6_0_rfs.v:10338]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [c:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v6_0_3/hdl/ten_gig_eth_pcs_pma_v6_0_rfs.v:10352]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [c:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v6_0_3/hdl/ten_gig_eth_pcs_pma_v6_0_rfs.v:10353]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [c:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v6_0_3/hdl/ten_gig_eth_pcs_pma_v6_0_rfs.v:10362]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v6_0_3_synchronizer_enable' [c:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v6_0_3/hdl/ten_gig_eth_pcs_pma_v6_0_rfs.v:32843]
INFO: [Synth 8-5534] Detected attribute (* SHREG_EXTRACT = "no" *) [c:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v6_0_3/hdl/ten_gig_eth_pcs_pma_v6_0_rfs.v:32854]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [c:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v6_0_3/hdl/ten_gig_eth_pcs_pma_v6_0_rfs.v:32854]
INFO: [Synth 8-5534] Detected attribute (* SHREG_EXTRACT = "no" *) [c:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v6_0_3/hdl/ten_gig_eth_pcs_pma_v6_0_rfs.v:32856]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [c:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v6_0_3/hdl/ten_gig_eth_pcs_pma_v6_0_rfs.v:32856]
INFO: [Synth 8-5534] Detected attribute (* SHREG_EXTRACT = "no" *) [c:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v6_0_3/hdl/ten_gig_eth_pcs_pma_v6_0_rfs.v:32858]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [c:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v6_0_3/hdl/ten_gig_eth_pcs_pma_v6_0_rfs.v:32858]
INFO: [Synth 8-5534] Detected attribute (* SHREG_EXTRACT = "no" *) [c:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v6_0_3/hdl/ten_gig_eth_pcs_pma_v6_0_rfs.v:32860]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [c:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v6_0_3/hdl/ten_gig_eth_pcs_pma_v6_0_rfs.v:32860]
INFO: [Synth 8-5534] Detected attribute (* SHREG_EXTRACT = "no" *) [c:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v6_0_3/hdl/ten_gig_eth_pcs_pma_v6_0_rfs.v:32862]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [c:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v6_0_3/hdl/ten_gig_eth_pcs_pma_v6_0_rfs.v:32862]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v6_0_3_synchronizer_enable' (115#1) [c:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v6_0_3/hdl/ten_gig_eth_pcs_pma_v6_0_rfs.v:32843]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v6_0_3_coherent_resyncs_en' (116#1) [c:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v6_0_3/hdl/ten_gig_eth_pcs_pma_v6_0_rfs.v:10338]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v6_0_3_tx_pcs' [c:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v6_0_3/hdl/ten_gig_eth_pcs_pma_v6_0_rfs.v:39772]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v6_0_3_tx_encoder' [c:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v6_0_3/hdl/ten_gig_eth_pcs_pma_v6_0_rfs.v:38805]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "TRUE" *) [c:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v6_0_3/hdl/ten_gig_eth_pcs_pma_v6_0_rfs.v:38891]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "TRUE" *) [c:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v6_0_3/hdl/ten_gig_eth_pcs_pma_v6_0_rfs.v:38893]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "TRUE" *) [c:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v6_0_3/hdl/ten_gig_eth_pcs_pma_v6_0_rfs.v:38895]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v6_0_3_tx_encoder' (117#1) [c:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v6_0_3/hdl/ten_gig_eth_pcs_pma_v6_0_rfs.v:38805]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v6_0_3_tx_pcs_fsm' [c:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v6_0_3/hdl/ten_gig_eth_pcs_pma_v6_0_rfs.v:39884]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v6_0_3_tx_pcs_fsm' (118#1) [c:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v6_0_3/hdl/ten_gig_eth_pcs_pma_v6_0_rfs.v:39884]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v6_0_3_pcs_scramble' [c:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v6_0_3/hdl/ten_gig_eth_pcs_pma_v6_0_rfs.v:28776]
INFO: [Synth 8-226] default block is never used [c:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v6_0_3/hdl/ten_gig_eth_pcs_pma_v6_0_rfs.v:29442]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v6_0_3_pcs_scramble' (119#1) [c:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v6_0_3/hdl/ten_gig_eth_pcs_pma_v6_0_rfs.v:28776]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v6_0_3_tx_pcs' (120#1) [c:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v6_0_3/hdl/ten_gig_eth_pcs_pma_v6_0_rfs.v:39772]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v6_0_3_rx_pcs' [c:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v6_0_3/hdl/ten_gig_eth_pcs_pma_v6_0_rfs.v:31648]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "TRUE" *) [c:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v6_0_3/hdl/ten_gig_eth_pcs_pma_v6_0_rfs.v:31687]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "TRUE" *) [c:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v6_0_3/hdl/ten_gig_eth_pcs_pma_v6_0_rfs.v:31689]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [c:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v6_0_3/hdl/ten_gig_eth_pcs_pma_v6_0_rfs.v:31691]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "TRUE" *) [c:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v6_0_3/hdl/ten_gig_eth_pcs_pma_v6_0_rfs.v:31693]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "TRUE" *) [c:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v6_0_3/hdl/ten_gig_eth_pcs_pma_v6_0_rfs.v:31695]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "TRUE" *) [c:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v6_0_3/hdl/ten_gig_eth_pcs_pma_v6_0_rfs.v:31697]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v6_0_3_rx_block_lock_fsm' [c:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v6_0_3/hdl/ten_gig_eth_pcs_pma_v6_0_rfs.v:30711]
INFO: [Synth 8-226] default block is never used [c:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v6_0_3/hdl/ten_gig_eth_pcs_pma_v6_0_rfs.v:30762]
INFO: [Synth 8-226] default block is never used [c:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v6_0_3/hdl/ten_gig_eth_pcs_pma_v6_0_rfs.v:30826]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v6_0_3_rx_block_lock_fsm' (121#1) [c:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v6_0_3/hdl/ten_gig_eth_pcs_pma_v6_0_rfs.v:30711]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v6_0_3_rx_ber_mon_fsm' [c:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v6_0_3/hdl/ten_gig_eth_pcs_pma_v6_0_rfs.v:30395]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v6_0_3_rx_ber_mon_fsm' (122#1) [c:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v6_0_3/hdl/ten_gig_eth_pcs_pma_v6_0_rfs.v:30395]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v6_0_3_pcs_descramble' [c:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v6_0_3/hdl/ten_gig_eth_pcs_pma_v6_0_rfs.v:28123]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v6_0_3_pcs_descramble' (123#1) [c:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v6_0_3/hdl/ten_gig_eth_pcs_pma_v6_0_rfs.v:28123]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v6_0_3_rx_pcs_test' [c:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v6_0_3/hdl/ten_gig_eth_pcs_pma_v6_0_rfs.v:32103]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v6_0_3_rx_pcs_test' (124#1) [c:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v6_0_3/hdl/ten_gig_eth_pcs_pma_v6_0_rfs.v:32103]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v6_0_3_rx_decoder' [c:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v6_0_3/hdl/ten_gig_eth_pcs_pma_v6_0_rfs.v:31065]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v6_0_3_rx_decoder' (125#1) [c:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v6_0_3/hdl/ten_gig_eth_pcs_pma_v6_0_rfs.v:31065]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v6_0_3_rx_pcs_fsm' [c:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v6_0_3/hdl/ten_gig_eth_pcs_pma_v6_0_rfs.v:31864]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v6_0_3_rx_pcs_fsm' (126#1) [c:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v6_0_3/hdl/ten_gig_eth_pcs_pma_v6_0_rfs.v:31864]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v6_0_3_rx_pcs' (127#1) [c:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v6_0_3/hdl/ten_gig_eth_pcs_pma_v6_0_rfs.v:31648]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v6_0_3_pcs_top' (128#1) [c:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v6_0_3/hdl/ten_gig_eth_pcs_pma_v6_0_rfs.v:29580]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v6_0_3_management_top' [c:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v6_0_3/hdl/ten_gig_eth_pcs_pma_v6_0_rfs.v:25184]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v6_0_3_management_mdio' [c:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v6_0_3/hdl/ten_gig_eth_pcs_pma_v6_0_rfs.v:24951]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [c:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v6_0_3/hdl/ten_gig_eth_pcs_pma_v6_0_rfs.v:24984]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [c:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v6_0_3/hdl/ten_gig_eth_pcs_pma_v6_0_rfs.v:24986]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [c:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v6_0_3/hdl/ten_gig_eth_pcs_pma_v6_0_rfs.v:24988]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [c:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v6_0_3/hdl/ten_gig_eth_pcs_pma_v6_0_rfs.v:24990]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [c:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v6_0_3/hdl/ten_gig_eth_pcs_pma_v6_0_rfs.v:24992]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [c:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v6_0_3/hdl/ten_gig_eth_pcs_pma_v6_0_rfs.v:24994]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [c:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v6_0_3/hdl/ten_gig_eth_pcs_pma_v6_0_rfs.v:24996]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [c:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v6_0_3/hdl/ten_gig_eth_pcs_pma_v6_0_rfs.v:24998]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [c:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v6_0_3/hdl/ten_gig_eth_pcs_pma_v6_0_rfs.v:25000]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [c:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v6_0_3/hdl/ten_gig_eth_pcs_pma_v6_0_rfs.v:25002]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v6_0_3_mdio_interface' [c:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v6_0_3/hdl/ten_gig_eth_pcs_pma_v6_0_rfs.v:27453]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v6_0_3_mdio_interface' (129#1) [c:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v6_0_3/hdl/ten_gig_eth_pcs_pma_v6_0_rfs.v:27453]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v6_0_3_ipif_access' [c:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v6_0_3/hdl/ten_gig_eth_pcs_pma_v6_0_rfs.v:24260]
WARNING: [Synth 8-589] replacing case/wildcard equality operator !== with logical equality operator != [c:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v6_0_3/hdl/ten_gig_eth_pcs_pma_v6_0_rfs.v:24402]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v6_0_3_ipif_access' (130#1) [c:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v6_0_3/hdl/ten_gig_eth_pcs_pma_v6_0_rfs.v:24260]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v6_0_3_management_mdio' (131#1) [c:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v6_0_3/hdl/ten_gig_eth_pcs_pma_v6_0_rfs.v:24951]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v6_0_3_ieee_counters' [c:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v6_0_3/hdl/ten_gig_eth_pcs_pma_v6_0_rfs.v:23304]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v6_0_3_ieee_counters' (132#1) [c:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v6_0_3/hdl/ten_gig_eth_pcs_pma_v6_0_rfs.v:23304]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v6_0_3_ieee_registers' [c:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v6_0_3/hdl/ten_gig_eth_pcs_pma_v6_0_rfs.v:23507]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v6_0_3_common_ieee_registers' [c:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v6_0_3/hdl/ten_gig_eth_pcs_pma_v6_0_rfs.v:10901]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v6_0_3_g_register' [c:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v6_0_3/hdl/ten_gig_eth_pcs_pma_v6_0_rfs.v:19505]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v6_0_3_g_register' (133#1) [c:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v6_0_3/hdl/ten_gig_eth_pcs_pma_v6_0_rfs.v:19505]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v6_0_3_g_register__parameterized0' [c:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v6_0_3/hdl/ten_gig_eth_pcs_pma_v6_0_rfs.v:19505]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v6_0_3_g_register__parameterized0' (133#1) [c:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v6_0_3/hdl/ten_gig_eth_pcs_pma_v6_0_rfs.v:19505]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v6_0_3_g_register__parameterized1' [c:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v6_0_3/hdl/ten_gig_eth_pcs_pma_v6_0_rfs.v:19505]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v6_0_3_g_register__parameterized1' (133#1) [c:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v6_0_3/hdl/ten_gig_eth_pcs_pma_v6_0_rfs.v:19505]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v6_0_3_g_register__parameterized2' [c:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v6_0_3/hdl/ten_gig_eth_pcs_pma_v6_0_rfs.v:19505]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v6_0_3_g_register__parameterized2' (133#1) [c:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v6_0_3/hdl/ten_gig_eth_pcs_pma_v6_0_rfs.v:19505]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v6_0_3_g_register__parameterized3' [c:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v6_0_3/hdl/ten_gig_eth_pcs_pma_v6_0_rfs.v:19505]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v6_0_3_g_register__parameterized3' (133#1) [c:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v6_0_3/hdl/ten_gig_eth_pcs_pma_v6_0_rfs.v:19505]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v6_0_3_g_register__parameterized4' [c:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v6_0_3/hdl/ten_gig_eth_pcs_pma_v6_0_rfs.v:19505]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v6_0_3_g_register__parameterized4' (133#1) [c:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v6_0_3/hdl/ten_gig_eth_pcs_pma_v6_0_rfs.v:19505]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v6_0_3_g_register__parameterized5' [c:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v6_0_3/hdl/ten_gig_eth_pcs_pma_v6_0_rfs.v:19505]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v6_0_3_g_register__parameterized5' (133#1) [c:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v6_0_3/hdl/ten_gig_eth_pcs_pma_v6_0_rfs.v:19505]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v6_0_3_g_register__parameterized6' [c:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v6_0_3/hdl/ten_gig_eth_pcs_pma_v6_0_rfs.v:19505]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v6_0_3_g_register__parameterized6' (133#1) [c:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v6_0_3/hdl/ten_gig_eth_pcs_pma_v6_0_rfs.v:19505]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v6_0_3_g_register__parameterized7' [c:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v6_0_3/hdl/ten_gig_eth_pcs_pma_v6_0_rfs.v:19505]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v6_0_3_g_register__parameterized7' (133#1) [c:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v6_0_3/hdl/ten_gig_eth_pcs_pma_v6_0_rfs.v:19505]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v6_0_3_g_register__parameterized8' [c:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v6_0_3/hdl/ten_gig_eth_pcs_pma_v6_0_rfs.v:19505]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v6_0_3_g_register__parameterized8' (133#1) [c:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v6_0_3/hdl/ten_gig_eth_pcs_pma_v6_0_rfs.v:19505]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v6_0_3_g_register__parameterized9' [c:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v6_0_3/hdl/ten_gig_eth_pcs_pma_v6_0_rfs.v:19505]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v6_0_3_g_register__parameterized9' (133#1) [c:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v6_0_3/hdl/ten_gig_eth_pcs_pma_v6_0_rfs.v:19505]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v6_0_3_g_register__parameterized10' [c:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v6_0_3/hdl/ten_gig_eth_pcs_pma_v6_0_rfs.v:19505]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v6_0_3_g_register__parameterized10' (133#1) [c:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v6_0_3/hdl/ten_gig_eth_pcs_pma_v6_0_rfs.v:19505]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v6_0_3_g_register__parameterized11' [c:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v6_0_3/hdl/ten_gig_eth_pcs_pma_v6_0_rfs.v:19505]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v6_0_3_g_register__parameterized11' (133#1) [c:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v6_0_3/hdl/ten_gig_eth_pcs_pma_v6_0_rfs.v:19505]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v6_0_3_g_register__parameterized12' [c:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v6_0_3/hdl/ten_gig_eth_pcs_pma_v6_0_rfs.v:19505]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v6_0_3_g_register__parameterized12' (133#1) [c:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v6_0_3/hdl/ten_gig_eth_pcs_pma_v6_0_rfs.v:19505]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v6_0_3_g_register__parameterized13' [c:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v6_0_3/hdl/ten_gig_eth_pcs_pma_v6_0_rfs.v:19505]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v6_0_3_g_register__parameterized13' (133#1) [c:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v6_0_3/hdl/ten_gig_eth_pcs_pma_v6_0_rfs.v:19505]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v6_0_3_g_register__parameterized14' [c:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v6_0_3/hdl/ten_gig_eth_pcs_pma_v6_0_rfs.v:19505]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v6_0_3_g_register__parameterized14' (133#1) [c:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v6_0_3/hdl/ten_gig_eth_pcs_pma_v6_0_rfs.v:19505]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v6_0_3_g_register__parameterized15' [c:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v6_0_3/hdl/ten_gig_eth_pcs_pma_v6_0_rfs.v:19505]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v6_0_3_g_register__parameterized15' (133#1) [c:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v6_0_3/hdl/ten_gig_eth_pcs_pma_v6_0_rfs.v:19505]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v6_0_3_g_register__parameterized16' [c:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v6_0_3/hdl/ten_gig_eth_pcs_pma_v6_0_rfs.v:19505]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v6_0_3_g_register__parameterized16' (133#1) [c:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v6_0_3/hdl/ten_gig_eth_pcs_pma_v6_0_rfs.v:19505]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v6_0_3_g_register__parameterized17' [c:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v6_0_3/hdl/ten_gig_eth_pcs_pma_v6_0_rfs.v:19505]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v6_0_3_g_register__parameterized17' (133#1) [c:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v6_0_3/hdl/ten_gig_eth_pcs_pma_v6_0_rfs.v:19505]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v6_0_3_g_register__parameterized18' [c:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v6_0_3/hdl/ten_gig_eth_pcs_pma_v6_0_rfs.v:19505]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v6_0_3_g_register__parameterized18' (133#1) [c:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v6_0_3/hdl/ten_gig_eth_pcs_pma_v6_0_rfs.v:19505]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v6_0_3_g_register__parameterized19' [c:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v6_0_3/hdl/ten_gig_eth_pcs_pma_v6_0_rfs.v:19505]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v6_0_3_g_register__parameterized19' (133#1) [c:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v6_0_3/hdl/ten_gig_eth_pcs_pma_v6_0_rfs.v:19505]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v6_0_3_g_register__parameterized20' [c:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v6_0_3/hdl/ten_gig_eth_pcs_pma_v6_0_rfs.v:19505]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v6_0_3_g_register__parameterized20' (133#1) [c:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v6_0_3/hdl/ten_gig_eth_pcs_pma_v6_0_rfs.v:19505]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v6_0_3_g_register__parameterized21' [c:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v6_0_3/hdl/ten_gig_eth_pcs_pma_v6_0_rfs.v:19505]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v6_0_3_g_register__parameterized21' (133#1) [c:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v6_0_3/hdl/ten_gig_eth_pcs_pma_v6_0_rfs.v:19505]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v6_0_3_g_register__parameterized22' [c:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v6_0_3/hdl/ten_gig_eth_pcs_pma_v6_0_rfs.v:19505]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v6_0_3_g_register__parameterized22' (133#1) [c:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v6_0_3/hdl/ten_gig_eth_pcs_pma_v6_0_rfs.v:19505]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v6_0_3_g_register__parameterized23' [c:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v6_0_3/hdl/ten_gig_eth_pcs_pma_v6_0_rfs.v:19505]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v6_0_3_g_register__parameterized23' (133#1) [c:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v6_0_3/hdl/ten_gig_eth_pcs_pma_v6_0_rfs.v:19505]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v6_0_3_g_register__parameterized24' [c:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v6_0_3/hdl/ten_gig_eth_pcs_pma_v6_0_rfs.v:19505]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v6_0_3_g_register__parameterized24' (133#1) [c:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v6_0_3/hdl/ten_gig_eth_pcs_pma_v6_0_rfs.v:19505]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v6_0_3_g_register__parameterized25' [c:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v6_0_3/hdl/ten_gig_eth_pcs_pma_v6_0_rfs.v:19505]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v6_0_3_g_register__parameterized25' (133#1) [c:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v6_0_3/hdl/ten_gig_eth_pcs_pma_v6_0_rfs.v:19505]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v6_0_3_g_register__parameterized26' [c:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v6_0_3/hdl/ten_gig_eth_pcs_pma_v6_0_rfs.v:19505]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v6_0_3_g_register__parameterized26' (133#1) [c:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v6_0_3/hdl/ten_gig_eth_pcs_pma_v6_0_rfs.v:19505]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v6_0_3_common_ieee_registers' (134#1) [c:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v6_0_3/hdl/ten_gig_eth_pcs_pma_v6_0_rfs.v:10901]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v6_0_3_ieee_registers' (135#1) [c:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v6_0_3/hdl/ten_gig_eth_pcs_pma_v6_0_rfs.v:23507]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v6_0_3_drp_ipif' [c:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v6_0_3/hdl/ten_gig_eth_pcs_pma_v6_0_rfs.v:14289]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v6_0_3_toggle_synchronizer' [c:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v6_0_3/hdl/ten_gig_eth_pcs_pma_v6_0_rfs.v:40220]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v6_0_3_toggle_synchronizer' (136#1) [c:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v6_0_3/hdl/ten_gig_eth_pcs_pma_v6_0_rfs.v:40220]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v6_0_3_toggle_synchronizer__parameterized0' [c:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v6_0_3/hdl/ten_gig_eth_pcs_pma_v6_0_rfs.v:40220]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v6_0_3_toggle_synchronizer__parameterized0' (136#1) [c:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v6_0_3/hdl/ten_gig_eth_pcs_pma_v6_0_rfs.v:40220]
INFO: [Synth 8-226] default block is never used [c:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v6_0_3/hdl/ten_gig_eth_pcs_pma_v6_0_rfs.v:14399]
INFO: [Synth 8-226] default block is never used [c:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v6_0_3/hdl/ten_gig_eth_pcs_pma_v6_0_rfs.v:14460]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v6_0_3_drp_ipif' (137#1) [c:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v6_0_3/hdl/ten_gig_eth_pcs_pma_v6_0_rfs.v:14289]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v6_0_3_management_top' (138#1) [c:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v6_0_3/hdl/ten_gig_eth_pcs_pma_v6_0_rfs.v:25184]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v6_0_3_g_resyncs' [c:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v6_0_3/hdl/ten_gig_eth_pcs_pma_v6_0_rfs.v:20079]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v6_0_3_g_resyncs' (139#1) [c:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v6_0_3/hdl/ten_gig_eth_pcs_pma_v6_0_rfs.v:20079]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v6_0_3_coherent_resyncs_en__parameterized0' [c:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v6_0_3/hdl/ten_gig_eth_pcs_pma_v6_0_rfs.v:10338]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v6_0_3_coherent_resyncs_en__parameterized0' (139#1) [c:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v6_0_3/hdl/ten_gig_eth_pcs_pma_v6_0_rfs.v:10338]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v6_0_3_g_resyncs_en' [c:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v6_0_3/hdl/ten_gig_eth_pcs_pma_v6_0_rfs.v:20162]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v6_0_3_g_resyncs_en' (140#1) [c:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v6_0_3/hdl/ten_gig_eth_pcs_pma_v6_0_rfs.v:20162]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v6_0_3_g_resyncs__parameterized0' [c:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v6_0_3/hdl/ten_gig_eth_pcs_pma_v6_0_rfs.v:20079]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v6_0_3_g_resyncs__parameterized0' (140#1) [c:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v6_0_3/hdl/ten_gig_eth_pcs_pma_v6_0_rfs.v:20079]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v6_0_3_rxusrclk2_coreclk_counter_resync' [c:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v6_0_3/hdl/ten_gig_eth_pcs_pma_v6_0_rfs.v:32399]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v6_0_3_pulse_synchronizer' [c:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v6_0_3/hdl/ten_gig_eth_pcs_pma_v6_0_rfs.v:30143]
INFO: [Synth 8-5534] Detected attribute (* SHREG_EXTRACT = "no" *) [c:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v6_0_3/hdl/ten_gig_eth_pcs_pma_v6_0_rfs.v:30158]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [c:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v6_0_3/hdl/ten_gig_eth_pcs_pma_v6_0_rfs.v:30158]
INFO: [Synth 8-5534] Detected attribute (* SHREG_EXTRACT = "no" *) [c:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v6_0_3/hdl/ten_gig_eth_pcs_pma_v6_0_rfs.v:30160]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [c:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v6_0_3/hdl/ten_gig_eth_pcs_pma_v6_0_rfs.v:30160]
INFO: [Synth 8-5534] Detected attribute (* SHREG_EXTRACT = "no" *) [c:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v6_0_3/hdl/ten_gig_eth_pcs_pma_v6_0_rfs.v:30162]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [c:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v6_0_3/hdl/ten_gig_eth_pcs_pma_v6_0_rfs.v:30162]
INFO: [Synth 8-5534] Detected attribute (* SHREG_EXTRACT = "no" *) [c:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v6_0_3/hdl/ten_gig_eth_pcs_pma_v6_0_rfs.v:30164]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [c:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v6_0_3/hdl/ten_gig_eth_pcs_pma_v6_0_rfs.v:30164]
INFO: [Common 17-14] Message 'Synth 8-5534' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v6_0_3_pulse_synchronizer' (141#1) [c:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v6_0_3/hdl/ten_gig_eth_pcs_pma_v6_0_rfs.v:30143]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v6_0_3_rxusrclk2_coreclk_counter_resync' (142#1) [c:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v6_0_3/hdl/ten_gig_eth_pcs_pma_v6_0_rfs.v:32399]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v6_0_3_baser_top' (143#1) [c:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v6_0_3/hdl/ten_gig_eth_pcs_pma_v6_0_rfs.v:34803]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v6_0_3_baser_gen' (144#1) [c:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v6_0_3/hdl/ten_gig_eth_pcs_pma_v6_0_rfs.v:134]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v6_0_3_wrapper' (145#1) [c:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v6_0_3/hdl/ten_gig_eth_pcs_pma_v6_0_rfs.v:1047]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v6_0_3' (146#1) [c:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v6_0_3/hdl/ten_gig_eth_pcs_pma_v6_0_rfs.v:1376]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_ip_shared_logic_in_core_ff_synchronizer_rst__parameterized2' [c:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/synth/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_ff_synchronizer_rst.v:61]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_ip_shared_logic_in_core_ff_synchronizer_rst__parameterized2' (146#1) [c:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/synth/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_ff_synchronizer_rst.v:61]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_ip_shared_logic_in_core_ff_synchronizer_rst__parameterized3' [c:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/synth/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_ff_synchronizer_rst.v:61]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_ip_shared_logic_in_core_ff_synchronizer_rst__parameterized3' (146#1) [c:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/synth/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_ff_synchronizer_rst.v:61]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_ip_shared_logic_in_core_ff_synchronizer_rst__parameterized4' [c:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/synth/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_ff_synchronizer_rst.v:61]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_ip_shared_logic_in_core_ff_synchronizer_rst__parameterized4' (146#1) [c:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/synth/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_ff_synchronizer_rst.v:61]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_ip_shared_logic_in_core_cable_pull_logic' [c:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/synth/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_cable_pull_logic.v:59]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_ip_shared_logic_in_core_cable_pull_logic' (147#1) [c:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/synth/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_cable_pull_logic.v:59]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_ip_shared_logic_in_core_gtwizard_gth_10gbaser_multi_GT' [c:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/synth/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_gtwizard_gth_10gbaser_multi_gt.v:53]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_ip_shared_logic_in_core_gtwizard_gth_10gbaser_GT' [c:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/synth/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_gtwizard_gth_10gbaser_gt.v:55]
INFO: [Synth 8-638] synthesizing module 'GTHE2_CHANNEL' [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:4835]
INFO: [Synth 8-256] done synthesizing module 'GTHE2_CHANNEL' (148#1) [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:4835]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_ip_shared_logic_in_core_gtwizard_gth_10gbaser_GT' (149#1) [c:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/synth/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_gtwizard_gth_10gbaser_gt.v:55]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_ip_shared_logic_in_core_gtwizard_gth_10gbaser_multi_GT' (150#1) [c:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/synth/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_gtwizard_gth_10gbaser_multi_gt.v:53]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_ip_shared_logic_in_core_block' (151#1) [c:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/synth/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_block.v:59]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_ip_shared_logic_in_core_support' (152#1) [c:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/synth/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_support.v:61]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_ip_shared_logic_in_core' (153#1) [c:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/synth/ten_gig_eth_pcs_pma_ip_shared_logic_in_core.v:60]
WARNING: [Synth 8-350] instance 'ten_gig_eth_pcs_pma_inst' of module 'ten_gig_eth_pcs_pma_ip_shared_logic_in_core' requires 50 connections, but only 49 given [C:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/hdl/network_path/network_path_shared.v:255]
INFO: [Synth 8-256] done synthesizing module 'network_path_shared' (154#1) [C:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/hdl/network_path/network_path_shared.v:71]
INFO: [Synth 8-256] done synthesizing module 'LMAC3_vc709_2015_4' (155#1) [C:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/hdl/LMAC3_vc709_2015_4.v:82]
WARNING: [Synth 8-3917] design LMAC3_vc709_2015_4 has port sfp_tx_disable[3] driven by constant 0
WARNING: [Synth 8-3917] design LMAC3_vc709_2015_4 has port sfp_tx_disable[2] driven by constant 0
WARNING: [Synth 8-3917] design LMAC3_vc709_2015_4 has port sfp_tx_disable[1] driven by constant 0
WARNING: [Synth 8-3917] design LMAC3_vc709_2015_4 has port sfp_tx_disable[0] driven by constant 0
WARNING: [Synth 8-3917] design LMAC3_vc709_2015_4 has port led[6] driven by constant 0
WARNING: [Synth 8-3917] design LMAC3_vc709_2015_4 has port led[5] driven by constant 0
WARNING: [Synth 8-3917] design LMAC3_vc709_2015_4 has port led[4] driven by constant 0
WARNING: [Synth 8-3917] design LMAC3_vc709_2015_4 has port led[3] driven by constant 0
WARNING: [Synth 8-3917] design LMAC3_vc709_2015_4 has port led[2] driven by constant 0
WARNING: [Synth 8-3917] design LMAC3_vc709_2015_4 has port led[1] driven by constant 0
WARNING: [Synth 8-3917] design LMAC3_vc709_2015_4 has port led[0] driven by constant 0
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:48 ; elapsed = 00:00:51 . Memory (MB): peak = 1337.379 ; gain = 1166.008
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:01 ; elapsed = 00:01:04 . Memory (MB): peak = 1338.391 ; gain = 1167.020
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 229 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7vx690tffg1761-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/SUNNY2/LMAC3-vc709-2015-4/hardware/vivado/runs/LMAC3-vc7-9-2015-4.runs/synth_1/.Xil/Vivado-24448-/dcp/br_pre_ctrl_fifo_ip_1024x40_in_context.xdc] for cell 'network_path_inst_0/LMAC_TOP_SYNTH/LMAC_CORE_TOP/byte_reordering_wrap/br_pre_ctrl_fifo/br_pre_ctrl_fifo_ip_1024x40'
Finished Parsing XDC File [C:/SUNNY2/LMAC3-vc709-2015-4/hardware/vivado/runs/LMAC3-vc7-9-2015-4.runs/synth_1/.Xil/Vivado-24448-/dcp/br_pre_ctrl_fifo_ip_1024x40_in_context.xdc] for cell 'network_path_inst_0/LMAC_TOP_SYNTH/LMAC_CORE_TOP/byte_reordering_wrap/br_pre_ctrl_fifo/br_pre_ctrl_fifo_ip_1024x40'
Parsing XDC File [C:/SUNNY2/LMAC3-vc709-2015-4/hardware/vivado/runs/LMAC3-vc7-9-2015-4.runs/synth_1/.Xil/Vivado-24448-/dcp_2/br_pre_data_fifo_ip_1024x256_in_context.xdc] for cell 'network_path_inst_0/LMAC_TOP_SYNTH/LMAC_CORE_TOP/byte_reordering_wrap/br_pre_data_fifo/br_pre_data_fifo_ip_1024x256'
Finished Parsing XDC File [C:/SUNNY2/LMAC3-vc709-2015-4/hardware/vivado/runs/LMAC3-vc7-9-2015-4.runs/synth_1/.Xil/Vivado-24448-/dcp_2/br_pre_data_fifo_ip_1024x256_in_context.xdc] for cell 'network_path_inst_0/LMAC_TOP_SYNTH/LMAC_CORE_TOP/byte_reordering_wrap/br_pre_data_fifo/br_pre_data_fifo_ip_1024x256'
Parsing XDC File [C:/SUNNY2/LMAC3-vc709-2015-4/hardware/vivado/runs/LMAC3-vc7-9-2015-4.runs/synth_1/.Xil/Vivado-24448-/dcp_3/br_sfifo_ip_4x32_in_context.xdc] for cell 'network_path_inst_0/LMAC_TOP_SYNTH/LMAC_CORE_TOP/byte_reordering_wrap/tcore_byte_reordering/rf_sfifo/br_sfifo_ip_4x32'
Finished Parsing XDC File [C:/SUNNY2/LMAC3-vc709-2015-4/hardware/vivado/runs/LMAC3-vc7-9-2015-4.runs/synth_1/.Xil/Vivado-24448-/dcp_3/br_sfifo_ip_4x32_in_context.xdc] for cell 'network_path_inst_0/LMAC_TOP_SYNTH/LMAC_CORE_TOP/byte_reordering_wrap/tcore_byte_reordering/rf_sfifo/br_sfifo_ip_4x32'
Parsing XDC File [C:/SUNNY2/LMAC3-vc709-2015-4/hardware/vivado/runs/LMAC3-vc7-9-2015-4.runs/synth_1/.Xil/Vivado-24448-/dcp_4/pktctrl_fifo_ip_4kx32_in_context.xdc] for cell 'network_path_inst_0/LMAC_TOP_SYNTH/LMAC_CORE_TOP/core/pkt_ctrl_fifo/pktctrl_fifo_ip_4kx32'
Finished Parsing XDC File [C:/SUNNY2/LMAC3-vc709-2015-4/hardware/vivado/runs/LMAC3-vc7-9-2015-4.runs/synth_1/.Xil/Vivado-24448-/dcp_4/pktctrl_fifo_ip_4kx32_in_context.xdc] for cell 'network_path_inst_0/LMAC_TOP_SYNTH/LMAC_CORE_TOP/core/pkt_ctrl_fifo/pktctrl_fifo_ip_4kx32'
Parsing XDC File [C:/SUNNY2/LMAC3-vc709-2015-4/hardware/vivado/runs/LMAC3-vc7-9-2015-4.runs/synth_1/.Xil/Vivado-24448-/dcp_5/ipcs_fifo_ip_512x64_in_context.xdc] for cell 'network_path_inst_0/LMAC_TOP_SYNTH/LMAC_CORE_TOP/core/ipcs_fifo/ipcs_fifo_ip_512x64'
Finished Parsing XDC File [C:/SUNNY2/LMAC3-vc709-2015-4/hardware/vivado/runs/LMAC3-vc7-9-2015-4.runs/synth_1/.Xil/Vivado-24448-/dcp_5/ipcs_fifo_ip_512x64_in_context.xdc] for cell 'network_path_inst_0/LMAC_TOP_SYNTH/LMAC_CORE_TOP/core/ipcs_fifo/ipcs_fifo_ip_512x64'
Parsing XDC File [C:/SUNNY2/LMAC3-vc709-2015-4/hardware/vivado/runs/LMAC3-vc7-9-2015-4.runs/synth_1/.Xil/Vivado-24448-/dcp_6/fmac_rxfifo_ip_4Kx256_in_context.xdc] for cell 'network_path_inst_0/LMAC_TOP_SYNTH/LMAC_CORE_TOP/core/rx_fifo/fmac_rxfifo_ip_4Kx256'
Finished Parsing XDC File [C:/SUNNY2/LMAC3-vc709-2015-4/hardware/vivado/runs/LMAC3-vc7-9-2015-4.runs/synth_1/.Xil/Vivado-24448-/dcp_6/fmac_rxfifo_ip_4Kx256_in_context.xdc] for cell 'network_path_inst_0/LMAC_TOP_SYNTH/LMAC_CORE_TOP/core/rx_fifo/fmac_rxfifo_ip_4Kx256'
Parsing XDC File [C:/SUNNY2/LMAC3-vc709-2015-4/hardware/vivado/runs/LMAC3-vc7-9-2015-4.runs/synth_1/.Xil/Vivado-24448-/dcp_7/txfifo_ip_1024x256_in_context.xdc] for cell 'network_path_inst_0/LMAC_TOP_SYNTH/LMAC_CORE_TOP/core/txfifo_1024x256/txfifo_ip_1024x256'
Finished Parsing XDC File [C:/SUNNY2/LMAC3-vc709-2015-4/hardware/vivado/runs/LMAC3-vc7-9-2015-4.runs/synth_1/.Xil/Vivado-24448-/dcp_7/txfifo_ip_1024x256_in_context.xdc] for cell 'network_path_inst_0/LMAC_TOP_SYNTH/LMAC_CORE_TOP/core/txfifo_1024x256/txfifo_ip_1024x256'
Parsing XDC File [C:/SUNNY2/LMAC3-vc709-2015-4/hardware/vivado/runs/LMAC3-vc7-9-2015-4.runs/synth_1/.Xil/Vivado-24448-/dcp_8/x2c_bcnt_fifo_ip_256x32_in_context.xdc] for cell 'network_path_inst_0/LMAC_TOP_SYNTH/LMAC_CORE_TOP/x2c_ctrl/x2c_bcnt_fifo/x2c_bcnt_fifo_ip_256x32'
Finished Parsing XDC File [C:/SUNNY2/LMAC3-vc709-2015-4/hardware/vivado/runs/LMAC3-vc7-9-2015-4.runs/synth_1/.Xil/Vivado-24448-/dcp_8/x2c_bcnt_fifo_ip_256x32_in_context.xdc] for cell 'network_path_inst_0/LMAC_TOP_SYNTH/LMAC_CORE_TOP/x2c_ctrl/x2c_bcnt_fifo/x2c_bcnt_fifo_ip_256x32'
Parsing XDC File [C:/SUNNY2/LMAC3-vc709-2015-4/hardware/vivado/runs/LMAC3-vc7-9-2015-4.runs/synth_1/.Xil/Vivado-24448-/dcp_9/x2c_ctrl_fifo_ip_1024x32_in_context.xdc] for cell 'network_path_inst_0/LMAC_TOP_SYNTH/LMAC_CORE_TOP/x2c_ctrl/x2c_ctrl_fifo/x2c_ctrl_fifo_ip_1024x32'
Finished Parsing XDC File [C:/SUNNY2/LMAC3-vc709-2015-4/hardware/vivado/runs/LMAC3-vc7-9-2015-4.runs/synth_1/.Xil/Vivado-24448-/dcp_9/x2c_ctrl_fifo_ip_1024x32_in_context.xdc] for cell 'network_path_inst_0/LMAC_TOP_SYNTH/LMAC_CORE_TOP/x2c_ctrl/x2c_ctrl_fifo/x2c_ctrl_fifo_ip_1024x32'
Parsing XDC File [C:/SUNNY2/LMAC3-vc709-2015-4/hardware/vivado/runs/LMAC3-vc7-9-2015-4.runs/synth_1/.Xil/Vivado-24448-/dcp_10/x2c_data_fifo_ip_1024x256_in_context.xdc] for cell 'network_path_inst_0/LMAC_TOP_SYNTH/LMAC_CORE_TOP/x2c_ctrl/x2c_data_fifo/x2c_data_fifo_ip_1024x256'
Finished Parsing XDC File [C:/SUNNY2/LMAC3-vc709-2015-4/hardware/vivado/runs/LMAC3-vc7-9-2015-4.runs/synth_1/.Xil/Vivado-24448-/dcp_10/x2c_data_fifo_ip_1024x256_in_context.xdc] for cell 'network_path_inst_0/LMAC_TOP_SYNTH/LMAC_CORE_TOP/x2c_ctrl/x2c_data_fifo/x2c_data_fifo_ip_1024x256'
Parsing XDC File [c:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/synth/ten_gig_eth_pcs_pma_ip_shared_logic_in_core.xdc] for cell 'network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst'
WARNING: [Vivado 12-180] No cells matched 'get_cells -of [filter [all_fanout -flat -endpoints_only -from [get_pins -filter NAME=~*/Q -of_objects [get_cells -hierarchical -filter {NAME =~ *rxratecounter_i*rxusrclk2_en156*}]]] {NAME =~ *WE}]'. [c:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/synth/ten_gig_eth_pcs_pma_ip_shared_logic_in_core.xdc:70]
WARNING: [Vivado 12-180] No cells matched 'get_cells -of [filter [all_fanout -flat -endpoints_only -from [get_pins -filter NAME=~*/Q -of_objects [get_cells -hierarchical -filter {NAME =~ *rxratecounter_i*rxusrclk2_en156*}]]] {NAME =~ *WE}]'. [c:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/synth/ten_gig_eth_pcs_pma_ip_shared_logic_in_core.xdc:71]
Finished Parsing XDC File [c:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/synth/ten_gig_eth_pcs_pma_ip_shared_logic_in_core.xdc] for cell 'network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/synth/ten_gig_eth_pcs_pma_ip_shared_logic_in_core.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/LMAC3_vc709_2015_4_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/LMAC3_vc709_2015_4_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/constraints/v7_LMAC3_base.xdc]
Finished Parsing XDC File [C:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/constraints/v7_LMAC3_base.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/constraints/v7_LMAC3_base.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/LMAC3_vc709_2015_4_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/LMAC3_vc709_2015_4_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/constraints/v7_LMAC3_bit_rev1_0.xdc]
Finished Parsing XDC File [C:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/constraints/v7_LMAC3_bit_rev1_0.xdc]
Parsing XDC File [C:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/constraints/v7_LMAC3_xgemac_xphy.xdc]
Finished Parsing XDC File [C:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/constraints/v7_LMAC3_xgemac_xphy.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/constraints/v7_LMAC3_xgemac_xphy.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/LMAC3_vc709_2015_4_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/LMAC3_vc709_2015_4_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/SUNNY2/LMAC3-vc709-2015-4/hardware/vivado/runs/LMAC3-vc7-9-2015-4.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/SUNNY2/LMAC3-vc709-2015-4/hardware/vivado/runs/LMAC3-vc7-9-2015-4.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/SUNNY2/LMAC3-vc709-2015-4/hardware/vivado/runs/LMAC3-vc7-9-2015-4.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/LMAC3_vc709_2015_4_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/LMAC3_vc709_2015_4_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/synth/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_clocks.xdc] for cell 'network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst'
Finished Parsing XDC File [c:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/synth/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_clocks.xdc] for cell 'network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst'
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 169 instances were transformed.
  FD => FDRE: 48 instances
  FDR => FDRE: 18 instances
  FDS => FDSE: 2 instances
  IBUFGDS => IBUFDS: 1 instances
  LUT6_2 => LUT6_2 (LUT6, LUT5): 50 instances
  MUXCY_L => MUXCY: 44 instances
  RAM32M => RAM32M (RAMS32, RAMS32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32): 4 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 2 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.219 . Memory (MB): peak = 1793.867 ; gain = 1.281
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context implementation of instance 'network_path_inst_0/LMAC_TOP_SYNTH/LMAC_CORE_TOP/byte_reordering_wrap/br_pre_ctrl_fifo/br_pre_ctrl_fifo_ip_1024x40' at clock pin 'clk' is different from the actual clock period '6.400', this can result in different implementation results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context implementation of instance 'network_path_inst_0/LMAC_TOP_SYNTH/LMAC_CORE_TOP/byte_reordering_wrap/br_pre_data_fifo/br_pre_data_fifo_ip_1024x256' at clock pin 'clk' is different from the actual clock period '6.400', this can result in different implementation results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context implementation of instance 'network_path_inst_0/LMAC_TOP_SYNTH/LMAC_CORE_TOP/byte_reordering_wrap/tcore_byte_reordering/rf_sfifo/br_sfifo_ip_4x32' at clock pin 'clk' is different from the actual clock period '6.400', this can result in different implementation results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context implementation of instance 'network_path_inst_0/LMAC_TOP_SYNTH/LMAC_CORE_TOP/core/ipcs_fifo/ipcs_fifo_ip_512x64' at clock pin 'clk' is different from the actual clock period '6.400', this can result in different implementation results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context implementation of instance 'network_path_inst_0/LMAC_TOP_SYNTH/LMAC_CORE_TOP/core/pkt_ctrl_fifo/pktctrl_fifo_ip_4kx32' at clock pin 'clk' is different from the actual clock period '6.400', this can result in different implementation results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context implementation of instance 'network_path_inst_0/LMAC_TOP_SYNTH/LMAC_CORE_TOP/core/rx_fifo/fmac_rxfifo_ip_4Kx256' at clock pin 'clk' is different from the actual clock period '6.400', this can result in different implementation results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context implementation of instance 'network_path_inst_0/LMAC_TOP_SYNTH/LMAC_CORE_TOP/core/txfifo_1024x256/txfifo_ip_1024x256' at clock pin 'clk' is different from the actual clock period '6.400', this can result in different implementation results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context implementation of instance 'network_path_inst_0/LMAC_TOP_SYNTH/LMAC_CORE_TOP/x2c_ctrl/x2c_bcnt_fifo/x2c_bcnt_fifo_ip_256x32' at clock pin 'clk' is different from the actual clock period '6.400', this can result in different implementation results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context implementation of instance 'network_path_inst_0/LMAC_TOP_SYNTH/LMAC_CORE_TOP/x2c_ctrl/x2c_ctrl_fifo/x2c_ctrl_fifo_ip_1024x32' at clock pin 'clk' is different from the actual clock period '6.400', this can result in different implementation results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context implementation of instance 'network_path_inst_0/LMAC_TOP_SYNTH/LMAC_CORE_TOP/x2c_ctrl/x2c_data_fifo/x2c_data_fifo_ip_1024x256' at clock pin 'clk' is different from the actual clock period '6.400', this can result in different implementation results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:44 ; elapsed = 00:01:48 . Memory (MB): peak = 1794.754 ; gain = 1623.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx690tffg1761-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:44 ; elapsed = 00:01:48 . Memory (MB): peak = 1794.754 ; gain = 1623.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst. (constraint file  C:/SUNNY2/LMAC3-vc709-2015-4/hardware/vivado/runs/LMAC3-vc7-9-2015-4.runs/synth_1/dont_touch.xdc, line 14).
Applied set_property DONT_TOUCH = true for network_path_inst_0/ten_gig_eth_pcs_pma_inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:58 ; elapsed = 00:02:02 . Memory (MB): peak = 1794.754 ; gain = 1623.383
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "in_port" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "tx_mac_wr1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3898] No Re-encoding of one hot register 'state_reg' in module 'tx_encap_100G'
INFO: [Synth 8-5544] ROM "pulse_10" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "crc_in0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "data_vld0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "data_eop" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "byte_cnt" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "txd" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_ndata_last_vld" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3898] No Re-encoding of one hot register 'state_reg' in module 'tx_encap_10G'
INFO: [Synth 8-5544] ROM "pulse_10" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-3898] No Re-encoding of one hot register 'state_reg' in module 'tx_xgmii'
INFO: [Synth 8-5587] ROM size for "txc_int" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "IDLE_sel" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "chk_crc" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "bcnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "mcast_hit0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "pre_pkt_beat_bcnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "sof8_eof_same_frame3" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sof12_eof_same_frame3" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sof16_eof_same_frame3" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sof20_eof_same_frame3" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sof24_eof_same_frame3" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "sof28_eof_same_frame3" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "sof8_eof_same_frame3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sof12_eof_same_frame3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sof16_eof_same_frame3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sof20_eof_same_frame3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sof24_eof_same_frame3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sof28_eof_same_frame3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_out_eof6" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ctrl_out_eof6" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "link_cnt" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
WARNING: [Synth 8-3936] Found unconnected internal register 'ctrl_in_dly_reg' and it is trimmed from '8' to '5' bits. [C:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/hdl/LMAC3_RTL/LMAC_CORE_TOP/s2p10.v:135]
WARNING: [Synth 8-3936] Found unconnected internal register 'data_in_dly_reg' and it is trimmed from '64' to '40' bits. [C:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/hdl/LMAC3_RTL/LMAC_CORE_TOP/s2p10.v:134]
INFO: [Synth 8-5544] ROM "link_cnt" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "link_cnt" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "count1" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "count1" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state1" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "link_cnt" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "link_cnt" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "x_byte_cnt_50g6" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "x_byte_cnt_50g8" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state1" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "rd_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "byte_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rd_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vld_c_bcnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "x2c_state0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rd_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "byte_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rd_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vld_c_bcnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "x2c_state0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "x2c_state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "comp_0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "comp_1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "comp_2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "comp_3" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "comp_4" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "comp_5" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "comp_6" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "comp_7" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "comp_8" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "comp_0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "comp_1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "comp_2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "twist" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifo_rd_en" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "jam_idle" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "t_code" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "t_code" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "t_code" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "t_code" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "t_code" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "t_code" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "t_code" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "t_code" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "t_code" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "t_code" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "t_code" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "t_code" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "t_code" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "t_code" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "t_code" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_code_c0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_code_c4" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'ten_gig_eth_pcs_pma_v6_0_3_tx_pcs_fsm'
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'mcp1_state_reg' in module 'ten_gig_eth_pcs_pma_v6_0_3_rx_ber_mon_fsm'
INFO: [Synth 8-5544] ROM "mcp1_ber_count_inc" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mcp1_ber_test_sh" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mcp1_hiber" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5587] ROM size for "mcp1_rx_64_ctrl_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5544] ROM "mcp1_rx_64_ctrl_out" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mcp1_rx_64_ctrl_out" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "IsValidControl" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "IsValidControl0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "IsValidControl1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "IsValidControl2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "IsValidControl3" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "IsValidControl4" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "IsValidControl5" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "IsValidControl6" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "DecodeWord" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "DecodeWord0" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "DecodeWord1" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "DecodeWord2" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "DecodeWord3" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "DecodeWord4" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "DecodeWord5" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "DecodeWord6" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-802] inferred FSM for state register 'mcp1_state_reg' in module 'ten_gig_eth_pcs_pma_v6_0_3_rx_pcs_fsm'
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "err_block_count_inc" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mcp1_rx_ebuff_data" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'ten_gig_eth_pcs_pma_v6_0_3_mdio_interface'
INFO: [Synth 8-5546] ROM "bit_count_load_value" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "bit_count_load_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pcs_addr_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pma_addr_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "an_addr_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "we" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "new_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "new_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "new_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "new_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "new_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5587] ROM size for "gt_txd_mux" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "gt_txc_mux" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5544] ROM "gearboxslipignorecount" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gearboxslipignore" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cable_pull_watchdog" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "master_watchdog_barking" won't be mapped to RAM because address size (29) is larger than maximum supported(25)
WARNING: [Synth 8-327] inferring latch for variable 'crc_in_reg' [C:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/hdl/LMAC3_RTL/LMAC_CORE_TOP/eth_crc32_gen.v:259]
WARNING: [Synth 8-327] inferring latch for variable 'pre_pkt_we_wire_reg' [C:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/hdl/LMAC3_RTL/LMAC_CORE_TOP/rx_cgmii_LE2.v:1546]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 TX_INIT |                            00001 |                              000
                    TX_E |                            00010 |                              100
                    TX_C |                            00100 |                              001
                    TX_D |                            01000 |                              010
                    TX_T |                            10000 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'ten_gig_eth_pcs_pma_v6_0_3_tx_pcs_fsm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             BER_MT_INIT |                           000001 |                              000
             START_TIMER |                           000010 |                              001
             BER_TEST_SH |                           000100 |                              010
              BER_BAD_SH |                           001000 |                              011
                  HI_BER |                           010000 |                              100
                GOOD_BER |                           100000 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'mcp1_state_reg' using encoding 'one-hot' in module 'ten_gig_eth_pcs_pma_v6_0_3_rx_ber_mon_fsm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 RX_INIT |                            00001 |                              000
                    RX_E |                            00010 |                              100
                    RX_T |                            00100 |                              011
                    RX_C |                            01000 |                              001
                    RX_D |                            10000 |                              010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'mcp1_state_reg' using encoding 'one-hot' in module 'ten_gig_eth_pcs_pma_v6_0_3_rx_pcs_fsm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                       0000000001 |                             0000
                PREAMBLE |                       0000000010 |                             0001
                   START |                       0000000100 |                             0010
                OPCODE_1 |                       0000001000 |                             0011
                OPCODE_2 |                       0000010000 |                             0100
                LD_PRTAD |                       0000100000 |                             0101
                LD_DEVAD |                       0001000000 |                             0110
                    TA_1 |                       0100000000 |                             0111
                    TA_2 |                       1000000000 |                             1000
               ADDR_DATA |                       0010000000 |                             1001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'ten_gig_eth_pcs_pma_v6_0_3_mdio_interface'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:03:11 ; elapsed = 00:03:15 . Memory (MB): peak = 1794.754 ; gain = 1623.383
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+------------------------------------------------------------------------+------------+----------+
|      |RTL Partition                                                           |Replication |Instances |
+------+------------------------------------------------------------------------+------------+----------+
|1     |eth_crc32_gen__GBM0                                                     |           1|     55301|
|2     |eth_crc32_gen__GBM1                                                     |           1|     14729|
|3     |tx_cgmii__GC0                                                           |           1|      9049|
|4     |tx_100G_wrap__GC0                                                       |           1|      4152|
|5     |tcore_rx_cgmii__GC0                                                     |           1|      9663|
|6     |tcore_fmac_core__GC0                                                    |           1|     16890|
|7     |byte_reordering_wrap                                                    |           1|     58967|
|8     |LMAC_CORE_TOP__GCB1                                                     |           1|      4835|
|9     |LMAC_CORE_TOP__GCB2                                                     |           1|     12905|
|10    |LMAC_TOP_SYNTH__GC0                                                     |           1|        13|
|11    |ten_gig_eth_pcs_pma_ip_shared_logic_in_core_shared_clock_and_reset__GC0 |           1|        53|
|12    |ten_gig_eth_pcs_pma_ip_shared_logic_in_core_support__GC0                |           1|     17323|
|13    |network_path_shared__GC0                                                |           1|      1567|
|14    |LMAC3_vc709_2015_4__GC0                                                 |           1|       271|
+------+------------------------------------------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 3600 (col length:200)
BRAMs: 2940 (col length: RAMB18 200 RAMB36 100)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 2 processes.
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:03:13 ; elapsed = 00:03:18 . Memory (MB): peak = 1794.754 ; gain = 1623.383
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "mcast_hit0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "pre_pkt_beat_bcnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "chk_crc" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "bcnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "cc_inst/in_port" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
WARNING: [Synth 8-3917] design LMAC3_vc709_2015_4 has port sfp_tx_disable[3] driven by constant 0
WARNING: [Synth 8-3917] design LMAC3_vc709_2015_4 has port sfp_tx_disable[2] driven by constant 0
WARNING: [Synth 8-3917] design LMAC3_vc709_2015_4 has port sfp_tx_disable[1] driven by constant 0
WARNING: [Synth 8-3917] design LMAC3_vc709_2015_4 has port sfp_tx_disable[0] driven by constant 0
WARNING: [Synth 8-3917] design LMAC3_vc709_2015_4 has port led[6] driven by constant 0
WARNING: [Synth 8-3917] design LMAC3_vc709_2015_4 has port led[5] driven by constant 0
WARNING: [Synth 8-3917] design LMAC3_vc709_2015_4 has port led[4] driven by constant 0
WARNING: [Synth 8-3917] design LMAC3_vc709_2015_4 has port led[3] driven by constant 0
WARNING: [Synth 8-3917] design LMAC3_vc709_2015_4 has port led[2] driven by constant 0
WARNING: [Synth 8-3917] design LMAC3_vc709_2015_4 has port led[1] driven by constant 0
WARNING: [Synth 8-3917] design LMAC3_vc709_2015_4 has port led[0] driven by constant 0
INFO: [Synth 8-5544] ROM "p_2_out0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
WARNING: [Synth 8-3917] design tcore_fmac_core__GC0 has port txfifo_usedw[10] driven by constant 0
WARNING: [Synth 8-3331] design tcore_fmac_core__GC0 has unconnected port mac_pause_value[31]
WARNING: [Synth 8-3331] design tcore_fmac_core__GC0 has unconnected port mac_pause_value[30]
WARNING: [Synth 8-3331] design tcore_fmac_core__GC0 has unconnected port mac_pause_value[29]
WARNING: [Synth 8-3331] design tcore_fmac_core__GC0 has unconnected port mac_pause_value[28]
WARNING: [Synth 8-3331] design tcore_fmac_core__GC0 has unconnected port mac_pause_value[27]
WARNING: [Synth 8-3331] design tcore_fmac_core__GC0 has unconnected port mac_pause_value[26]
WARNING: [Synth 8-3331] design tcore_fmac_core__GC0 has unconnected port mac_pause_value[25]
WARNING: [Synth 8-3331] design tcore_fmac_core__GC0 has unconnected port mac_pause_value[24]
WARNING: [Synth 8-3331] design tcore_fmac_core__GC0 has unconnected port mac_pause_value[23]
WARNING: [Synth 8-3331] design tcore_fmac_core__GC0 has unconnected port mac_pause_value[22]
WARNING: [Synth 8-3331] design tcore_fmac_core__GC0 has unconnected port mac_pause_value[21]
WARNING: [Synth 8-3331] design tcore_fmac_core__GC0 has unconnected port mac_pause_value[20]
WARNING: [Synth 8-3331] design tcore_fmac_core__GC0 has unconnected port mac_pause_value[19]
WARNING: [Synth 8-3331] design tcore_fmac_core__GC0 has unconnected port mac_pause_value[18]
WARNING: [Synth 8-3331] design tcore_fmac_core__GC0 has unconnected port mac_pause_value[17]
WARNING: [Synth 8-3331] design tcore_fmac_core__GC0 has unconnected port mac_pause_value[16]
WARNING: [Synth 8-3331] design tcore_fmac_core__GC0 has unconnected port mac_pause_value[15]
WARNING: [Synth 8-3331] design tcore_fmac_core__GC0 has unconnected port mac_pause_value[14]
WARNING: [Synth 8-3331] design tcore_fmac_core__GC0 has unconnected port mac_pause_value[13]
WARNING: [Synth 8-3331] design tcore_fmac_core__GC0 has unconnected port mac_pause_value[12]
WARNING: [Synth 8-3331] design tcore_fmac_core__GC0 has unconnected port mac_pause_value[11]
WARNING: [Synth 8-3331] design tcore_fmac_core__GC0 has unconnected port mac_pause_value[10]
WARNING: [Synth 8-3331] design tcore_fmac_core__GC0 has unconnected port mac_pause_value[9]
WARNING: [Synth 8-3331] design tcore_fmac_core__GC0 has unconnected port mac_pause_value[8]
WARNING: [Synth 8-3331] design tcore_fmac_core__GC0 has unconnected port mac_pause_value[7]
WARNING: [Synth 8-3331] design tcore_fmac_core__GC0 has unconnected port mac_pause_value[6]
WARNING: [Synth 8-3331] design tcore_fmac_core__GC0 has unconnected port mac_pause_value[5]
WARNING: [Synth 8-3331] design tcore_fmac_core__GC0 has unconnected port mac_pause_value[4]
WARNING: [Synth 8-3331] design tcore_fmac_core__GC0 has unconnected port mac_pause_value[3]
WARNING: [Synth 8-3331] design tcore_fmac_core__GC0 has unconnected port mac_pause_value[2]
WARNING: [Synth 8-3331] design tcore_fmac_core__GC0 has unconnected port mac_pause_value[1]
WARNING: [Synth 8-3331] design tcore_fmac_core__GC0 has unconnected port mac_pause_value[0]
WARNING: [Synth 8-3331] design byte_reordering_wrap has unconnected port xaui_mode
INFO: [Synth 8-5546] ROM "tx_encoder_i/t_code" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_encoder_i/t_code" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_encoder_i/t_code" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_encoder_i/t_code" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_encoder_i/t_code" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_encoder_i/t_code" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_encoder_i/t_code" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_encoder_i/t_code" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_encoder_i/t_code" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_encoder_i/t_code" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_encoder_i/t_code" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_encoder_i/t_code" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_encoder_i/t_code" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_encoder_i/t_code" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_encoder_i/t_code" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_encoder_i/s_code_c4" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_encoder_i/s_code_c0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "rx_decoder_i/" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rx_decoder_i/" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "rx_decoder_i/IsValidControl" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rx_decoder_i/IsValidControl0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rx_decoder_i/IsValidControl1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rx_decoder_i/IsValidControl2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rx_decoder_i/IsValidControl3" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rx_decoder_i/IsValidControl4" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rx_decoder_i/IsValidControl5" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rx_decoder_i/IsValidControl6" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "rx_decoder_i/DecodeWord" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "rx_decoder_i/DecodeWord0" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "rx_decoder_i/DecodeWord1" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "rx_decoder_i/DecodeWord2" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "rx_decoder_i/DecodeWord3" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "rx_decoder_i/DecodeWord4" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "rx_decoder_i/DecodeWord5" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "rx_decoder_i/DecodeWord6" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "rx_decoder_i/mcp1_rx_64_ctrl_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-3936] Found unconnected internal register 'drp_ipif_i/synch_1/q_reg' and it is trimmed from '34' to '33' bits. [c:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v6_0_3/hdl/ten_gig_eth_pcs_pma_v6_0_rfs.v:40267]
INFO: [Synth 8-3936] Found unconnected internal register 'drp_ipif_i/synch_1/d_reg_reg' and it is trimmed from '34' to '33' bits. [c:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v6_0_3/hdl/ten_gig_eth_pcs_pma_v6_0_rfs.v:40241]
INFO: [Synth 8-5544] ROM "ieee_registers_i/common_reg_block/rddata1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5587] ROM size for "gt_txc_mux" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5545] ROM "ten_gig_eth_pcs_pma_block_i/master_watchdog_barking" won't be mapped to RAM because address size (29) is larger than maximum supported(25)
WARNING: [Synth 8-3331] design ten_gig_eth_pcs_pma_ip_shared_logic_in_core_support__GC0 has unconnected port drp_daddr_i[15]
WARNING: [Synth 8-3331] design ten_gig_eth_pcs_pma_ip_shared_logic_in_core_support__GC0 has unconnected port drp_daddr_i[14]
WARNING: [Synth 8-3331] design ten_gig_eth_pcs_pma_ip_shared_logic_in_core_support__GC0 has unconnected port drp_daddr_i[13]
WARNING: [Synth 8-3331] design ten_gig_eth_pcs_pma_ip_shared_logic_in_core_support__GC0 has unconnected port drp_daddr_i[12]
WARNING: [Synth 8-3331] design ten_gig_eth_pcs_pma_ip_shared_logic_in_core_support__GC0 has unconnected port drp_daddr_i[11]
WARNING: [Synth 8-3331] design ten_gig_eth_pcs_pma_ip_shared_logic_in_core_support__GC0 has unconnected port drp_daddr_i[10]
WARNING: [Synth 8-3331] design ten_gig_eth_pcs_pma_ip_shared_logic_in_core_support__GC0 has unconnected port drp_daddr_i[9]
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:03:25 ; elapsed = 00:03:45 . Memory (MB): peak = 1794.754 ; gain = 1623.383
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:03:25 ; elapsed = 00:03:45 . Memory (MB): peak = 1794.754 ; gain = 1623.383

Report RTL Partitions: 
+------+------------------------------------------------------------------------+------------+----------+
|      |RTL Partition                                                           |Replication |Instances |
+------+------------------------------------------------------------------------+------------+----------+
|1     |eth_crc32_gen__GBM0                                                     |           2|     55301|
|2     |eth_crc32_gen__GBM1                                                     |           2|     14729|
|3     |tx_cgmii__GC0                                                           |           1|     12970|
|4     |tx_100G_wrap__GC0                                                       |           1|      4303|
|5     |tcore_rx_cgmii__GC0                                                     |           1|      9877|
|6     |tcore_fmac_core__GC0                                                    |           1|     17510|
|7     |byte_reordering_wrap                                                    |           1|     59923|
|8     |LMAC_CORE_TOP__GCB1                                                     |           1|      5133|
|9     |LMAC_CORE_TOP__GCB2                                                     |           1|     14404|
|10    |LMAC_TOP_SYNTH__GC0                                                     |           1|        13|
|11    |ten_gig_eth_pcs_pma_ip_shared_logic_in_core_shared_clock_and_reset__GC0 |           1|        53|
|12    |ten_gig_eth_pcs_pma_ip_shared_logic_in_core_support__GC0                |           1|     18410|
|13    |network_path_shared__GC0                                                |           1|      2381|
|14    |LMAC3_vc709_2015_4__GC0                                                 |           1|       270|
+------+------------------------------------------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tx_100G_wrapi_3/\tx_encap_100G/b2b_cnt_val_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tx_100G_wrapi_3/\tx_encap_100G/p_data_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tx_100G_wrapi_3/\tx_encap_100G/p_data_reg[33] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tx_100G_wrapi_3/\tx_encap_100G/p_data_reg[34] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tx_100G_wrapi_3/\tx_encap_100G/p_data_reg[36] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tx_100G_wrapi_3/\tx_encap_100G/p_data_reg[37] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tx_100G_wrapi_3/\tx_encap_100G/p_data_reg[38] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tx_100G_wrapi_3/\tx_encap_100G/p_data_reg[41] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tx_100G_wrapi_3/\tx_encap_100G/p_data_reg[42] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tx_100G_wrapi_3/\tx_encap_100G/p_data_reg[44] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tx_100G_wrapi_3/\tx_encap_100G/p_data_reg[45] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tx_100G_wrapi_3/\tx_encap_100G/p_data_reg[46] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tx_100G_wrapi_3/\tx_encap_100G/p_data_reg[47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tx_100G_wrapi_3/\tx_encap_100G/p_data_reg[64] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tx_100G_wrapi_3/\tx_encap_100G/p_data_reg[65] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tx_100G_wrapi_3/\tx_encap_100G/p_data_reg[66] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tx_100G_wrapi_3/\tx_encap_100G/p_data_reg[67] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tx_100G_wrapi_3/\tx_encap_100G/p_data_reg[68] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tx_100G_wrapi_3/\tx_encap_100G/p_data_reg[69] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tx_100G_wrapi_3/\tx_encap_100G/p_data_reg[70] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tx_100G_wrapi_3/\tx_encap_100G/p_data_reg[71] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tx_100G_wrapi_3/\tx_encap_100G/p_data_reg[72] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tx_100G_wrapi_3/\tx_encap_100G/p_data_reg[73] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tx_100G_wrapi_3/\tx_encap_100G/p_data_reg[74] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tx_100G_wrapi_3/\tx_encap_100G/p_data_reg[75] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tx_100G_wrapi_3/\tx_encap_100G/p_data_reg[76] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tx_100G_wrapi_3/\tx_encap_100G/p_data_reg[77] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tx_100G_wrapi_3/\tx_encap_100G/p_data_reg[78] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tx_100G_wrapi_3/\tx_encap_100G/p_data_reg[79] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tx_100G_wrapi_3/\tx_encap_100G/p_data_reg[80] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tx_100G_wrapi_3/\tx_encap_100G/p_data_reg[81] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tx_100G_wrapi_3/\tx_encap_100G/p_data_reg[82] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tx_100G_wrapi_3/\tx_encap_100G/p_data_reg[83] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tx_100G_wrapi_3/\tx_encap_100G/p_data_reg[84] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tx_100G_wrapi_3/\tx_encap_100G/p_data_reg[85] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tx_100G_wrapi_3/\tx_encap_100G/p_data_reg[86] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tx_100G_wrapi_3/\tx_encap_100G/p_data_reg[87] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tx_100G_wrapi_3/\tx_encap_100G/p_data_reg[88] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tx_100G_wrapi_3/\tx_encap_100G/p_data_reg[89] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tx_100G_wrapi_3/\tx_encap_100G/p_data_reg[90] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tx_100G_wrapi_3/\tx_encap_100G/p_data_reg[91] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tx_100G_wrapi_3/\tx_encap_100G/p_data_reg[92] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tx_100G_wrapi_3/\tx_encap_100G/p_data_reg[93] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tx_100G_wrapi_3/\tx_encap_100G/p_data_reg[94] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tx_100G_wrapi_3/\tx_encap_100G/p_data_reg[95] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tx_100G_wrapi_3/\tx_encap_100G/p_data_reg[96] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tx_100G_wrapi_3/\tx_encap_100G/p_data_reg[97] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tx_100G_wrapi_3/\tx_encap_100G/p_data_reg[98] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tx_100G_wrapi_3/\tx_encap_100G/p_data_reg[99] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tx_100G_wrapi_3/\tx_encap_100G/p_data_reg[100] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tx_100G_wrapi_3/\tx_encap_100G/p_data_reg[101] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tx_100G_wrapi_3/\tx_encap_100G/p_data_reg[102] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tx_100G_wrapi_3/\tx_encap_100G/p_data_reg[103] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tx_100G_wrapi_3/\tx_encap_100G/p_data_reg[104] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tx_100G_wrapi_3/\tx_encap_100G/p_data_reg[105] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tx_100G_wrapi_3/\tx_encap_100G/p_data_reg[106] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tx_100G_wrapi_3/\tx_encap_100G/p_data_reg[107] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tx_100G_wrapi_3/\tx_encap_100G/p_data_reg[108] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tx_100G_wrapi_3/\tx_encap_100G/p_data_reg[109] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tx_100G_wrapi_3/\tx_encap_100G/p_data_reg[110] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tx_100G_wrapi_3/\tx_encap_100G/p_data_reg[111] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tx_100G_wrapi_3/\tx_encap_100G/p_data_reg[112] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tx_100G_wrapi_3/\tx_encap_100G/p_data_reg[113] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tx_100G_wrapi_3/\tx_encap_100G/p_data_reg[114] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tx_100G_wrapi_3/\tx_encap_100G/p_data_reg[115] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tx_100G_wrapi_3/\tx_encap_100G/p_data_reg[116] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tx_100G_wrapi_3/\tx_encap_100G/p_data_reg[117] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tx_100G_wrapi_3/\tx_encap_100G/p_data_reg[118] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tx_100G_wrapi_3/\tx_encap_100G/p_data_reg[119] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tx_100G_wrapi_3/\tx_encap_100G/p_data_reg[120] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tx_100G_wrapi_3/\tx_encap_100G/p_data_reg[121] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tx_100G_wrapi_3/\tx_encap_100G/p_data_reg[122] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tx_100G_wrapi_3/\tx_encap_100G/p_data_reg[123] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tx_100G_wrapi_3/\tx_encap_100G/p_data_reg[124] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tx_100G_wrapi_3/\tx_encap_100G/p_data_reg[125] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tx_100G_wrapi_3/\tx_encap_100G/p_data_reg[126] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tx_100G_wrapi_3/\tx_encap_100G/p_data_reg[127] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tx_100G_wrapi_3/\tx_encap_100G/p_data_reg[128] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tx_100G_wrapi_3/\tx_encap_100G/p_data_reg[129] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tx_100G_wrapi_3/\tx_encap_100G/p_data_reg[130] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tx_100G_wrapi_3/\tx_encap_100G/p_data_reg[131] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tx_100G_wrapi_3/\tx_encap_100G/p_data_reg[132] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tx_100G_wrapi_3/\tx_encap_100G/p_data_reg[133] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tx_100G_wrapi_3/\tx_encap_100G/p_data_reg[134] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tx_100G_wrapi_3/\tx_encap_100G/p_data_reg[135] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tx_100G_wrapi_3/\tx_encap_100G/p_data_reg[136] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tx_100G_wrapi_3/\tx_encap_100G/p_data_reg[137] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tx_100G_wrapi_3/\tx_encap_100G/p_data_reg[138] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tx_100G_wrapi_3/\tx_encap_100G/p_data_reg[139] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tx_100G_wrapi_3/\tx_encap_100G/p_data_reg[140] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tx_100G_wrapi_3/\tx_encap_100G/p_data_reg[141] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tx_100G_wrapi_3/\tx_encap_100G/p_data_reg[142] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tx_100G_wrapi_3/\tx_encap_100G/p_data_reg[143] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tx_100G_wrapi_3/\tx_encap_100G/p_data_reg[144] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tx_100G_wrapi_3/\tx_encap_100G/p_data_reg[145] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tx_100G_wrapi_3/\tx_encap_100G/p_data_reg[146] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tx_100G_wrapi_3/\tx_encap_100G/p_data_reg[147] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tx_100G_wrapi_3/\tx_encap_100G/p_data_reg[148] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tx_100G_wrapi_3/\tx_encap_100G/p_data_reg[149] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tx_100G_wrapi_3/\tx_encap_100G/p_data_reg[150] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (\tx_mac10g_crc32x64/crc32_vld__reg ) is unused and will be removed from module tx_xgmii.
WARNING: [Synth 8-3332] Sequential element (\nbytes_reg_reg[2] ) is unused and will be removed from module tx_xgmii.
WARNING: [Synth 8-3332] Sequential element (\nbytes_reg_reg[1] ) is unused and will be removed from module tx_xgmii.
WARNING: [Synth 8-3332] Sequential element (\nbytes_reg_reg[0] ) is unused and will be removed from module tx_xgmii.
WARNING: [Synth 8-3332] Sequential element (\wcnt_reg[1] ) is unused and will be removed from module tx_xgmii.
WARNING: [Synth 8-3332] Sequential element (\wcnt_reg[0] ) is unused and will be removed from module tx_xgmii.
WARNING: [Synth 8-3332] Sequential element (\crc_cnt_reg[0] ) is unused and will be removed from module tx_xgmii.
WARNING: [Synth 8-3332] Sequential element (\crc_cnt_reg[1] ) is unused and will be removed from module tx_xgmii.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (\data_in_dly_1_reg[63] ) is unused and will be removed from module tcore_byte_reordering.
WARNING: [Synth 8-3332] Sequential element (\data_in_dly_1_reg[62] ) is unused and will be removed from module tcore_byte_reordering.
WARNING: [Synth 8-3332] Sequential element (\data_in_dly_1_reg[61] ) is unused and will be removed from module tcore_byte_reordering.
WARNING: [Synth 8-3332] Sequential element (\data_in_dly_1_reg[60] ) is unused and will be removed from module tcore_byte_reordering.
WARNING: [Synth 8-3332] Sequential element (\data_in_dly_1_reg[59] ) is unused and will be removed from module tcore_byte_reordering.
WARNING: [Synth 8-3332] Sequential element (\data_in_dly_1_reg[58] ) is unused and will be removed from module tcore_byte_reordering.
WARNING: [Synth 8-3332] Sequential element (\data_in_dly_1_reg[57] ) is unused and will be removed from module tcore_byte_reordering.
WARNING: [Synth 8-3332] Sequential element (\data_in_dly_1_reg[56] ) is unused and will be removed from module tcore_byte_reordering.
WARNING: [Synth 8-3332] Sequential element (\data_in_dly_1_reg[55] ) is unused and will be removed from module tcore_byte_reordering.
WARNING: [Synth 8-3332] Sequential element (\data_in_dly_1_reg[54] ) is unused and will be removed from module tcore_byte_reordering.
WARNING: [Synth 8-3332] Sequential element (\data_in_dly_1_reg[53] ) is unused and will be removed from module tcore_byte_reordering.
WARNING: [Synth 8-3332] Sequential element (\data_in_dly_1_reg[52] ) is unused and will be removed from module tcore_byte_reordering.
WARNING: [Synth 8-3332] Sequential element (\data_in_dly_1_reg[51] ) is unused and will be removed from module tcore_byte_reordering.
WARNING: [Synth 8-3332] Sequential element (\data_in_dly_1_reg[50] ) is unused and will be removed from module tcore_byte_reordering.
WARNING: [Synth 8-3332] Sequential element (\data_in_dly_1_reg[49] ) is unused and will be removed from module tcore_byte_reordering.
WARNING: [Synth 8-3332] Sequential element (\data_in_dly_1_reg[48] ) is unused and will be removed from module tcore_byte_reordering.
WARNING: [Synth 8-3332] Sequential element (\data_in_dly_1_reg[47] ) is unused and will be removed from module tcore_byte_reordering.
WARNING: [Synth 8-3332] Sequential element (\data_in_dly_1_reg[46] ) is unused and will be removed from module tcore_byte_reordering.
WARNING: [Synth 8-3332] Sequential element (\data_in_dly_1_reg[45] ) is unused and will be removed from module tcore_byte_reordering.
WARNING: [Synth 8-3332] Sequential element (\data_in_dly_1_reg[44] ) is unused and will be removed from module tcore_byte_reordering.
WARNING: [Synth 8-3332] Sequential element (\data_in_dly_1_reg[43] ) is unused and will be removed from module tcore_byte_reordering.
WARNING: [Synth 8-3332] Sequential element (\data_in_dly_1_reg[42] ) is unused and will be removed from module tcore_byte_reordering.
WARNING: [Synth 8-3332] Sequential element (\data_in_dly_1_reg[41] ) is unused and will be removed from module tcore_byte_reordering.
WARNING: [Synth 8-3332] Sequential element (\data_in_dly_1_reg[40] ) is unused and will be removed from module tcore_byte_reordering.
WARNING: [Synth 8-3332] Sequential element (\data_in_dly_1_reg[39] ) is unused and will be removed from module tcore_byte_reordering.
WARNING: [Synth 8-3332] Sequential element (\data_in_dly_1_reg[38] ) is unused and will be removed from module tcore_byte_reordering.
WARNING: [Synth 8-3332] Sequential element (\data_in_dly_1_reg[37] ) is unused and will be removed from module tcore_byte_reordering.
WARNING: [Synth 8-3332] Sequential element (\data_in_dly_1_reg[36] ) is unused and will be removed from module tcore_byte_reordering.
WARNING: [Synth 8-3332] Sequential element (\data_in_dly_1_reg[35] ) is unused and will be removed from module tcore_byte_reordering.
WARNING: [Synth 8-3332] Sequential element (\data_in_dly_1_reg[34] ) is unused and will be removed from module tcore_byte_reordering.
WARNING: [Synth 8-3332] Sequential element (\data_in_dly_1_reg[33] ) is unused and will be removed from module tcore_byte_reordering.
WARNING: [Synth 8-3332] Sequential element (\data_in_dly_1_reg[32] ) is unused and will be removed from module tcore_byte_reordering.
WARNING: [Synth 8-3332] Sequential element (\data_in_dly_1_reg[31] ) is unused and will be removed from module tcore_byte_reordering.
WARNING: [Synth 8-3332] Sequential element (\data_in_dly_1_reg[30] ) is unused and will be removed from module tcore_byte_reordering.
WARNING: [Synth 8-3332] Sequential element (\data_in_dly_1_reg[29] ) is unused and will be removed from module tcore_byte_reordering.
WARNING: [Synth 8-3332] Sequential element (\data_in_dly_1_reg[28] ) is unused and will be removed from module tcore_byte_reordering.
WARNING: [Synth 8-3332] Sequential element (\data_in_dly_1_reg[27] ) is unused and will be removed from module tcore_byte_reordering.
WARNING: [Synth 8-3332] Sequential element (\data_in_dly_1_reg[26] ) is unused and will be removed from module tcore_byte_reordering.
WARNING: [Synth 8-3332] Sequential element (\data_in_dly_1_reg[25] ) is unused and will be removed from module tcore_byte_reordering.
WARNING: [Synth 8-3332] Sequential element (\data_in_dly_1_reg[24] ) is unused and will be removed from module tcore_byte_reordering.
WARNING: [Synth 8-3332] Sequential element (\data_in_dly_1_reg[23] ) is unused and will be removed from module tcore_byte_reordering.
WARNING: [Synth 8-3332] Sequential element (\data_in_dly_1_reg[22] ) is unused and will be removed from module tcore_byte_reordering.
WARNING: [Synth 8-3332] Sequential element (\data_in_dly_1_reg[21] ) is unused and will be removed from module tcore_byte_reordering.
WARNING: [Synth 8-3332] Sequential element (\data_in_dly_1_reg[20] ) is unused and will be removed from module tcore_byte_reordering.
WARNING: [Synth 8-3332] Sequential element (\data_in_dly_1_reg[19] ) is unused and will be removed from module tcore_byte_reordering.
WARNING: [Synth 8-3332] Sequential element (\data_in_dly_1_reg[18] ) is unused and will be removed from module tcore_byte_reordering.
WARNING: [Synth 8-3332] Sequential element (\data_in_dly_1_reg[17] ) is unused and will be removed from module tcore_byte_reordering.
WARNING: [Synth 8-3332] Sequential element (\data_in_dly_1_reg[16] ) is unused and will be removed from module tcore_byte_reordering.
WARNING: [Synth 8-3332] Sequential element (\data_in_dly_1_reg[15] ) is unused and will be removed from module tcore_byte_reordering.
WARNING: [Synth 8-3332] Sequential element (\data_in_dly_1_reg[14] ) is unused and will be removed from module tcore_byte_reordering.
WARNING: [Synth 8-3332] Sequential element (\data_in_dly_1_reg[13] ) is unused and will be removed from module tcore_byte_reordering.
WARNING: [Synth 8-3332] Sequential element (\data_in_dly_1_reg[12] ) is unused and will be removed from module tcore_byte_reordering.
WARNING: [Synth 8-3332] Sequential element (\data_in_dly_1_reg[11] ) is unused and will be removed from module tcore_byte_reordering.
WARNING: [Synth 8-3332] Sequential element (\data_in_dly_1_reg[10] ) is unused and will be removed from module tcore_byte_reordering.
WARNING: [Synth 8-3332] Sequential element (\data_in_dly_1_reg[9] ) is unused and will be removed from module tcore_byte_reordering.
WARNING: [Synth 8-3332] Sequential element (\data_in_dly_1_reg[8] ) is unused and will be removed from module tcore_byte_reordering.
WARNING: [Synth 8-3332] Sequential element (\data_in_dly_1_reg[7] ) is unused and will be removed from module tcore_byte_reordering.
WARNING: [Synth 8-3332] Sequential element (\data_in_dly_1_reg[6] ) is unused and will be removed from module tcore_byte_reordering.
WARNING: [Synth 8-3332] Sequential element (\data_in_dly_1_reg[5] ) is unused and will be removed from module tcore_byte_reordering.
WARNING: [Synth 8-3332] Sequential element (\data_in_dly_1_reg[4] ) is unused and will be removed from module tcore_byte_reordering.
WARNING: [Synth 8-3332] Sequential element (\data_in_dly_1_reg[3] ) is unused and will be removed from module tcore_byte_reordering.
WARNING: [Synth 8-3332] Sequential element (\data_in_dly_1_reg[2] ) is unused and will be removed from module tcore_byte_reordering.
WARNING: [Synth 8-3332] Sequential element (\data_in_dly_1_reg[1] ) is unused and will be removed from module tcore_byte_reordering.
WARNING: [Synth 8-3332] Sequential element (\data_in_dly_1_reg[0] ) is unused and will be removed from module tcore_byte_reordering.
WARNING: [Synth 8-3332] Sequential element (\ctrl_in_dly_1_reg[7] ) is unused and will be removed from module tcore_byte_reordering.
WARNING: [Synth 8-3332] Sequential element (\ctrl_in_dly_1_reg[6] ) is unused and will be removed from module tcore_byte_reordering.
WARNING: [Synth 8-3332] Sequential element (\ctrl_in_dly_1_reg[5] ) is unused and will be removed from module tcore_byte_reordering.
WARNING: [Synth 8-3332] Sequential element (\ctrl_in_dly_1_reg[4] ) is unused and will be removed from module tcore_byte_reordering.
WARNING: [Synth 8-3332] Sequential element (\ctrl_in_dly_1_reg[3] ) is unused and will be removed from module tcore_byte_reordering.
WARNING: [Synth 8-3332] Sequential element (\ctrl_in_dly_1_reg[2] ) is unused and will be removed from module tcore_byte_reordering.
WARNING: [Synth 8-3332] Sequential element (\ctrl_in_dly_1_reg[1] ) is unused and will be removed from module tcore_byte_reordering.
WARNING: [Synth 8-3332] Sequential element (\ctrl_in_dly_1_reg[0] ) is unused and will be removed from module tcore_byte_reordering.
WARNING: [Synth 8-3332] Sequential element (\data_out_without_shift_reg[255] ) is unused and will be removed from module tcore_byte_reordering.
WARNING: [Synth 8-3332] Sequential element (\data_out_without_shift_reg[254] ) is unused and will be removed from module tcore_byte_reordering.
WARNING: [Synth 8-3332] Sequential element (\data_out_without_shift_reg[253] ) is unused and will be removed from module tcore_byte_reordering.
WARNING: [Synth 8-3332] Sequential element (\data_out_without_shift_reg[252] ) is unused and will be removed from module tcore_byte_reordering.
WARNING: [Synth 8-3332] Sequential element (\data_out_without_shift_reg[251] ) is unused and will be removed from module tcore_byte_reordering.
WARNING: [Synth 8-3332] Sequential element (\data_out_without_shift_reg[247] ) is unused and will be removed from module tcore_byte_reordering.
WARNING: [Synth 8-3332] Sequential element (\data_out_without_shift_reg[246] ) is unused and will be removed from module tcore_byte_reordering.
WARNING: [Synth 8-3332] Sequential element (\data_out_without_shift_reg[245] ) is unused and will be removed from module tcore_byte_reordering.
WARNING: [Synth 8-3332] Sequential element (\data_out_without_shift_reg[244] ) is unused and will be removed from module tcore_byte_reordering.
WARNING: [Synth 8-3332] Sequential element (\data_out_without_shift_reg[243] ) is unused and will be removed from module tcore_byte_reordering.
WARNING: [Synth 8-3332] Sequential element (\data_out_without_shift_reg[239] ) is unused and will be removed from module tcore_byte_reordering.
WARNING: [Synth 8-3332] Sequential element (\data_out_without_shift_reg[238] ) is unused and will be removed from module tcore_byte_reordering.
WARNING: [Synth 8-3332] Sequential element (\data_out_without_shift_reg[237] ) is unused and will be removed from module tcore_byte_reordering.
WARNING: [Synth 8-3332] Sequential element (\data_out_without_shift_reg[236] ) is unused and will be removed from module tcore_byte_reordering.
WARNING: [Synth 8-3332] Sequential element (\data_out_without_shift_reg[235] ) is unused and will be removed from module tcore_byte_reordering.
WARNING: [Synth 8-3332] Sequential element (\data_out_without_shift_reg[231] ) is unused and will be removed from module tcore_byte_reordering.
WARNING: [Synth 8-3332] Sequential element (\data_out_without_shift_reg[230] ) is unused and will be removed from module tcore_byte_reordering.
WARNING: [Synth 8-3332] Sequential element (\data_out_without_shift_reg[229] ) is unused and will be removed from module tcore_byte_reordering.
WARNING: [Synth 8-3332] Sequential element (\data_out_without_shift_reg[228] ) is unused and will be removed from module tcore_byte_reordering.
WARNING: [Synth 8-3332] Sequential element (\data_out_without_shift_reg[227] ) is unused and will be removed from module tcore_byte_reordering.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:04:18 ; elapsed = 00:04:38 . Memory (MB): peak = 1794.754 ; gain = 1623.383
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:04:18 ; elapsed = 00:04:38 . Memory (MB): peak = 1794.754 ; gain = 1623.383

Report RTL Partitions: 
+------+------------------------------------------------------------------------+------------+----------+
|      |RTL Partition                                                           |Replication |Instances |
+------+------------------------------------------------------------------------+------------+----------+
|1     |eth_crc32_gen__GBM0                                                     |           2|     43068|
|2     |eth_crc32_gen__GBM1                                                     |           2|     11321|
|3     |tx_cgmii__GC0                                                           |           1|      4448|
|4     |tx_100G_wrap__GC0                                                       |           1|       861|
|5     |tcore_rx_cgmii__GC0                                                     |           1|      5632|
|6     |tcore_fmac_core__GC0                                                    |           1|      9243|
|7     |byte_reordering_wrap                                                    |           1|     19732|
|8     |LMAC_CORE_TOP__GCB1                                                     |           1|      1835|
|9     |LMAC_CORE_TOP__GCB2                                                     |           1|      8470|
|10    |LMAC_TOP_SYNTH__GC0                                                     |           1|        13|
|11    |ten_gig_eth_pcs_pma_ip_shared_logic_in_core_shared_clock_and_reset__GC0 |           1|        53|
|12    |ten_gig_eth_pcs_pma_ip_shared_logic_in_core_support__GC0                |           1|     12623|
|13    |network_path_shared__GC0                                                |           1|      1581|
|14    |LMAC3_vc709_2015_4__GC0                                                 |           1|       245|
+------+------------------------------------------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
WARNING: [Synth 8-3321] Empty from list for constraint at line 76 of c:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/synth/ten_gig_eth_pcs_pma_ip_shared_logic_in_core.xdc. [c:/SUNNY2/LMAC3-vc709-2015-4/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/synth/ten_gig_eth_pcs_pma_ip_shared_logic_in_core.xdc:76]
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:04:33 ; elapsed = 00:04:53 . Memory (MB): peak = 1794.754 ; gain = 1623.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:04:44 ; elapsed = 00:05:05 . Memory (MB): peak = 1794.754 ; gain = 1623.383
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+------------------------------------------------------------------------+------------+----------+
|      |RTL Partition                                                           |Replication |Instances |
+------+------------------------------------------------------------------------+------------+----------+
|1     |eth_crc32_gen__GBM0                                                     |           1|     43068|
|2     |eth_crc32_gen__GBM1                                                     |           1|     11321|
|3     |tx_cgmii__GC0                                                           |           1|      4336|
|4     |tx_100G_wrap__GC0                                                       |           1|       844|
|5     |tcore_rx_cgmii__GC0                                                     |           1|      3458|
|6     |tcore_fmac_core__GC0                                                    |           1|      4892|
|7     |byte_reordering_wrap                                                    |           1|     19698|
|8     |LMAC_CORE_TOP__GCB1                                                     |           1|      1711|
|9     |LMAC_CORE_TOP__GCB2                                                     |           1|      7650|
|10    |LMAC_TOP_SYNTH__GC0                                                     |           1|        13|
|11    |ten_gig_eth_pcs_pma_ip_shared_logic_in_core_shared_clock_and_reset__GC0 |           1|        53|
|12    |ten_gig_eth_pcs_pma_ip_shared_logic_in_core_support__GC0                |           1|     12623|
|13    |network_path_shared__GC0                                                |           1|      1580|
|14    |LMAC3_vc709_2015_4__GC0                                                 |           1|       245|
+------+------------------------------------------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:05:07 ; elapsed = 00:05:30 . Memory (MB): peak = 1794.754 ; gain = 1623.383
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:05:07 ; elapsed = 00:05:30 . Memory (MB): peak = 1794.754 ; gain = 1623.383

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:05:07 ; elapsed = 00:05:30 . Memory (MB): peak = 1794.754 ; gain = 1623.383
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-4618] Found max_fanout attribute set to 50 on net \ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/rxusrclk2_en156 . Fanout reduced from 603 to 47 by creating 12 replicas.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:05:11 ; elapsed = 00:05:34 . Memory (MB): peak = 1794.754 ; gain = 1623.383
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:05:11 ; elapsed = 00:05:35 . Memory (MB): peak = 1794.754 ; gain = 1623.383
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:05:16 ; elapsed = 00:05:40 . Memory (MB): peak = 1794.754 ; gain = 1623.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:05:17 ; elapsed = 00:05:40 . Memory (MB): peak = 1794.754 ; gain = 1623.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:05:17 ; elapsed = 00:05:40 . Memory (MB): peak = 1794.754 ; gain = 1623.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:05:17 ; elapsed = 00:05:41 . Memory (MB): peak = 1794.754 ; gain = 1623.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------------------+----------+
|      |BlackBox name                |Instances |
+------+-----------------------------+----------+
|1     |br_pre_ctrl_fifo_ip_1024x40  |         1|
|2     |br_pre_data_fifo_ip_1024x256 |         1|
|3     |br_sfifo_ip_4x32             |         1|
|4     |ipcs_fifo_ip_512x64          |         1|
|5     |pktctrl_fifo_ip_4kx32        |         1|
|6     |fmac_rxfifo_ip_4Kx256        |         1|
|7     |txfifo_ip_1024x256           |         1|
|8     |x2c_bcnt_fifo_ip_256x32      |         1|
|9     |x2c_ctrl_fifo_ip_1024x32     |         1|
|10    |x2c_data_fifo_ip_1024x256    |         1|
+------+-----------------------------+----------+

Report Cell Usage: 
+------+-----------------------------+------+
|      |Cell                         |Count |
+------+-----------------------------+------+
|1     |br_pre_ctrl_fifo_ip_1024x40  |     1|
|2     |br_pre_data_fifo_ip_1024x256 |     1|
|3     |br_sfifo_ip_4x32             |     1|
|4     |fmac_rxfifo_ip_4Kx256        |     1|
|5     |ipcs_fifo_ip_512x64          |     1|
|6     |pktctrl_fifo_ip_4kx32        |     1|
|7     |txfifo_ip_1024x256           |     1|
|8     |x2c_bcnt_fifo_ip_256x32      |     1|
|9     |x2c_ctrl_fifo_ip_1024x32     |     1|
|10    |x2c_data_fifo_ip_1024x256    |     1|
|11    |BUFG                         |     5|
|12    |BUFH                         |     1|
|13    |CARRY4                       |   282|
|14    |GTHE2_CHANNEL                |     1|
|15    |GTHE2_COMMON                 |     1|
|16    |IBUFDS_GTE2                  |     1|
|17    |LUT1                         |  1199|
|18    |LUT2                         |  4542|
|19    |LUT3                         |  3221|
|20    |LUT4                         |  3992|
|21    |LUT5                         |  3128|
|22    |LUT6                         | 13299|
|23    |LUT6_2                       |    47|
|24    |MUXCY                        |    29|
|25    |MUXCY_L                      |    44|
|26    |MUXF7                        |   236|
|27    |RAM32M                       |    28|
|28    |RAM64M                       |     2|
|29    |RAMB36E1                     |     1|
|30    |XORCY                        |    27|
|31    |FD                           |    47|
|32    |FDCE                         |    21|
|33    |FDPE                         |    77|
|34    |FDR                          |    16|
|35    |FDRE                         | 14506|
|36    |FDS                          |     2|
|37    |FDSE                         |  3151|
|38    |LDCE                         |     1|
|39    |LDP                          |   101|
|40    |IBUF                         |     6|
|41    |IBUFGDS                      |     1|
|42    |IOBUF                        |     2|
|43    |OBUF                         |    13|
+------+-----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:05:17 ; elapsed = 00:05:41 . Memory (MB): peak = 1794.754 ; gain = 1623.383
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4721 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:03:43 ; elapsed = 00:05:02 . Memory (MB): peak = 1794.754 ; gain = 1082.047
Synthesis Optimization Complete : Time (s): cpu = 00:05:18 ; elapsed = 00:05:41 . Memory (MB): peak = 1794.754 ; gain = 1623.383
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 635 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 2 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 2 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 272 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 26 instances
  FD => FDRE: 47 instances
  FDR => FDRE: 16 instances
  FDS => FDSE: 2 instances
  IBUFGDS => IBUFDS: 1 instances
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances
  LDP => LDPE: 101 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 47 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 28 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 2 instances

INFO: [Common 17-83] Releasing license: Synthesis
947 Infos, 184 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:05:26 ; elapsed = 00:05:49 . Memory (MB): peak = 1794.754 ; gain = 1547.051
write_checkpoint: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1794.754 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.219 . Memory (MB): peak = 1794.754 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Jan 18 11:42:16 2017...
