-- Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2014.4 (win64) Build 1071353 Tue Nov 18 18:24:04 MST 2014
-- Date        : Wed Apr 22 21:39:01 2015
-- Host        : nfxz-pc running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim
--               C:/Users/nfxz/Desktop/Project/FPGA/nes/nes.srcs/sources_1/ip/PROM/PROM_funcsim.vhdl
-- Design      : PROM
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7a100tcsg324-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity PROM_bindec is
  port (
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    O6 : out STD_LOGIC;
    O7 : out STD_LOGIC;
    ram_ena : out STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of PROM_bindec : entity is "bindec";
end PROM_bindec;

architecture STRUCTURE of PROM_bindec is
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
    port map (
      I0 => ena,
      I1 => addra(2),
      I2 => addra(0),
      I3 => addra(1),
      O => O1
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
    port map (
      I0 => addra(0),
      I1 => ena,
      I2 => addra(1),
      I3 => addra(2),
      O => O2
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
    port map (
      I0 => addra(1),
      I1 => ena,
      I2 => addra(0),
      I3 => addra(2),
      O => O3
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      I0 => ena,
      I1 => addra(0),
      I2 => addra(1),
      I3 => addra(2),
      O => O4
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
    port map (
      I0 => ena,
      I1 => addra(2),
      I2 => addra(0),
      I3 => addra(1),
      O => O5
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      I0 => addra(2),
      I1 => addra(0),
      I2 => ena,
      I3 => addra(1),
      O => O6
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      I0 => addra(2),
      I1 => ena,
      I2 => addra(1),
      I3 => addra(0),
      O => O7
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => ena,
      I1 => addra(2),
      I2 => addra(0),
      I3 => addra(1),
      O => ram_ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity PROM_blk_mem_gen_mux is
  port (
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 2 downto 0 );
    clka : in STD_LOGIC;
    DOADO : in STD_LOGIC_VECTOR ( 7 downto 0 );
    I1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    I2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    I3 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    I4 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    I5 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    I6 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    I7 : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of PROM_blk_mem_gen_mux : entity is "blk_mem_gen_mux";
end PROM_blk_mem_gen_mux;

architecture STRUCTURE of PROM_blk_mem_gen_mux is
  signal \n_0_douta[0]_INST_0_i_1\ : STD_LOGIC;
  signal \n_0_douta[0]_INST_0_i_2\ : STD_LOGIC;
  signal \n_0_douta[1]_INST_0_i_1\ : STD_LOGIC;
  signal \n_0_douta[1]_INST_0_i_2\ : STD_LOGIC;
  signal \n_0_douta[2]_INST_0_i_1\ : STD_LOGIC;
  signal \n_0_douta[2]_INST_0_i_2\ : STD_LOGIC;
  signal \n_0_douta[3]_INST_0_i_1\ : STD_LOGIC;
  signal \n_0_douta[3]_INST_0_i_2\ : STD_LOGIC;
  signal \n_0_douta[4]_INST_0_i_1\ : STD_LOGIC;
  signal \n_0_douta[4]_INST_0_i_2\ : STD_LOGIC;
  signal \n_0_douta[5]_INST_0_i_1\ : STD_LOGIC;
  signal \n_0_douta[5]_INST_0_i_2\ : STD_LOGIC;
  signal \n_0_douta[6]_INST_0_i_1\ : STD_LOGIC;
  signal \n_0_douta[6]_INST_0_i_2\ : STD_LOGIC;
  signal \n_0_douta[7]_INST_0_i_1\ : STD_LOGIC;
  signal \n_0_douta[7]_INST_0_i_2\ : STD_LOGIC;
  signal sel_pipe : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal sel_pipe_d1 : STD_LOGIC_VECTOR ( 2 downto 0 );
begin
\douta[0]_INST_0\: unisim.vcomponents.MUXF7
    port map (
      I0 => \n_0_douta[0]_INST_0_i_1\,
      I1 => \n_0_douta[0]_INST_0_i_2\,
      O => douta(0),
      S => sel_pipe_d1(2)
    );
\douta[0]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => DOADO(0),
      I1 => I1(0),
      I2 => sel_pipe_d1(1),
      I3 => I2(0),
      I4 => sel_pipe_d1(0),
      I5 => I3(0),
      O => \n_0_douta[0]_INST_0_i_1\
    );
\douta[0]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => I4(0),
      I1 => I5(0),
      I2 => sel_pipe_d1(1),
      I3 => I6(0),
      I4 => sel_pipe_d1(0),
      I5 => I7(0),
      O => \n_0_douta[0]_INST_0_i_2\
    );
\douta[1]_INST_0\: unisim.vcomponents.MUXF7
    port map (
      I0 => \n_0_douta[1]_INST_0_i_1\,
      I1 => \n_0_douta[1]_INST_0_i_2\,
      O => douta(1),
      S => sel_pipe_d1(2)
    );
\douta[1]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => DOADO(1),
      I1 => I1(1),
      I2 => sel_pipe_d1(1),
      I3 => I2(1),
      I4 => sel_pipe_d1(0),
      I5 => I3(1),
      O => \n_0_douta[1]_INST_0_i_1\
    );
\douta[1]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => I4(1),
      I1 => I5(1),
      I2 => sel_pipe_d1(1),
      I3 => I6(1),
      I4 => sel_pipe_d1(0),
      I5 => I7(1),
      O => \n_0_douta[1]_INST_0_i_2\
    );
\douta[2]_INST_0\: unisim.vcomponents.MUXF7
    port map (
      I0 => \n_0_douta[2]_INST_0_i_1\,
      I1 => \n_0_douta[2]_INST_0_i_2\,
      O => douta(2),
      S => sel_pipe_d1(2)
    );
\douta[2]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => DOADO(2),
      I1 => I1(2),
      I2 => sel_pipe_d1(1),
      I3 => I2(2),
      I4 => sel_pipe_d1(0),
      I5 => I3(2),
      O => \n_0_douta[2]_INST_0_i_1\
    );
\douta[2]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => I4(2),
      I1 => I5(2),
      I2 => sel_pipe_d1(1),
      I3 => I6(2),
      I4 => sel_pipe_d1(0),
      I5 => I7(2),
      O => \n_0_douta[2]_INST_0_i_2\
    );
\douta[3]_INST_0\: unisim.vcomponents.MUXF7
    port map (
      I0 => \n_0_douta[3]_INST_0_i_1\,
      I1 => \n_0_douta[3]_INST_0_i_2\,
      O => douta(3),
      S => sel_pipe_d1(2)
    );
\douta[3]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => DOADO(3),
      I1 => I1(3),
      I2 => sel_pipe_d1(1),
      I3 => I2(3),
      I4 => sel_pipe_d1(0),
      I5 => I3(3),
      O => \n_0_douta[3]_INST_0_i_1\
    );
\douta[3]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => I4(3),
      I1 => I5(3),
      I2 => sel_pipe_d1(1),
      I3 => I6(3),
      I4 => sel_pipe_d1(0),
      I5 => I7(3),
      O => \n_0_douta[3]_INST_0_i_2\
    );
\douta[4]_INST_0\: unisim.vcomponents.MUXF7
    port map (
      I0 => \n_0_douta[4]_INST_0_i_1\,
      I1 => \n_0_douta[4]_INST_0_i_2\,
      O => douta(4),
      S => sel_pipe_d1(2)
    );
\douta[4]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => DOADO(4),
      I1 => I1(4),
      I2 => sel_pipe_d1(1),
      I3 => I2(4),
      I4 => sel_pipe_d1(0),
      I5 => I3(4),
      O => \n_0_douta[4]_INST_0_i_1\
    );
\douta[4]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => I4(4),
      I1 => I5(4),
      I2 => sel_pipe_d1(1),
      I3 => I6(4),
      I4 => sel_pipe_d1(0),
      I5 => I7(4),
      O => \n_0_douta[4]_INST_0_i_2\
    );
\douta[5]_INST_0\: unisim.vcomponents.MUXF7
    port map (
      I0 => \n_0_douta[5]_INST_0_i_1\,
      I1 => \n_0_douta[5]_INST_0_i_2\,
      O => douta(5),
      S => sel_pipe_d1(2)
    );
\douta[5]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => DOADO(5),
      I1 => I1(5),
      I2 => sel_pipe_d1(1),
      I3 => I2(5),
      I4 => sel_pipe_d1(0),
      I5 => I3(5),
      O => \n_0_douta[5]_INST_0_i_1\
    );
\douta[5]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => I4(5),
      I1 => I5(5),
      I2 => sel_pipe_d1(1),
      I3 => I6(5),
      I4 => sel_pipe_d1(0),
      I5 => I7(5),
      O => \n_0_douta[5]_INST_0_i_2\
    );
\douta[6]_INST_0\: unisim.vcomponents.MUXF7
    port map (
      I0 => \n_0_douta[6]_INST_0_i_1\,
      I1 => \n_0_douta[6]_INST_0_i_2\,
      O => douta(6),
      S => sel_pipe_d1(2)
    );
\douta[6]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => DOADO(6),
      I1 => I1(6),
      I2 => sel_pipe_d1(1),
      I3 => I2(6),
      I4 => sel_pipe_d1(0),
      I5 => I3(6),
      O => \n_0_douta[6]_INST_0_i_1\
    );
\douta[6]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => I4(6),
      I1 => I5(6),
      I2 => sel_pipe_d1(1),
      I3 => I6(6),
      I4 => sel_pipe_d1(0),
      I5 => I7(6),
      O => \n_0_douta[6]_INST_0_i_2\
    );
\douta[7]_INST_0\: unisim.vcomponents.MUXF7
    port map (
      I0 => \n_0_douta[7]_INST_0_i_1\,
      I1 => \n_0_douta[7]_INST_0_i_2\,
      O => douta(7),
      S => sel_pipe_d1(2)
    );
\douta[7]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => DOADO(7),
      I1 => I1(7),
      I2 => sel_pipe_d1(1),
      I3 => I2(7),
      I4 => sel_pipe_d1(0),
      I5 => I3(7),
      O => \n_0_douta[7]_INST_0_i_1\
    );
\douta[7]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => I4(7),
      I1 => I5(7),
      I2 => sel_pipe_d1(1),
      I3 => I6(7),
      I4 => sel_pipe_d1(0),
      I5 => I7(7),
      O => \n_0_douta[7]_INST_0_i_2\
    );
\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clka,
      CE => ena,
      D => sel_pipe(0),
      Q => sel_pipe_d1(0),
      R => '0'
    );
\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clka,
      CE => ena,
      D => sel_pipe(1),
      Q => sel_pipe_d1(1),
      R => '0'
    );
\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clka,
      CE => ena,
      D => sel_pipe(2),
      Q => sel_pipe_d1(2),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clka,
      CE => ena,
      D => addra(0),
      Q => sel_pipe(0),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clka,
      CE => ena,
      D => addra(1),
      Q => sel_pipe(1),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clka,
      CE => ena,
      D => addra(2),
      Q => sel_pipe(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity PROM_blk_mem_gen_prim_wrapper_init is
  port (
    I3 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    I1 : in STD_LOGIC;
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of PROM_blk_mem_gen_prim_wrapper_init : entity is "blk_mem_gen_prim_wrapper_init";
end PROM_blk_mem_gen_prim_wrapper_init;

architecture STRUCTURE of PROM_blk_mem_gen_prim_wrapper_init is
  signal \n_71_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"D4D4DDCCCCDCD4D444D4CCCCDCD4D4D4D4CCCCDC44D444D4CCCCCCCCCCCCCCCC",
      INIT_01 => X"B4B4D1D144D4D1B194DDDD91D1DD9DCCCCCCCCCCCCCCCCDC44D444D4CCCCDCD4",
      INIT_02 => X"DDD9DDD9DDDDBBDDDDDDBDBBB4D4D4DDDDD4B4B4D4D4D3D3D4B4BD9494449494",
      INIT_03 => X"D4BB94B4D49DD4D4BDCBDDD944DDD460DD94D444BBDBB4DDD4D4D4DDD9B4DDDD",
      INIT_04 => X"94D444D4D4A4AAA4DAD4D4A994D4D4D4D4B4D9DDDDB444B94B4444DDBD94DD44",
      INIT_05 => X"4DBBCBCDCC4CCC4CCCCCDD44D4DDDDD4A4ABD4D4DDDDDDA4ABDDDD44D4D4B4AB",
      INIT_06 => X"DDD0DD4DDDBBABDDD0D44344BBAB4444D4D4DDBBABC4CCCCCCCCBB9B6466DDDD",
      INIT_07 => X"D3DDD74DB4BB1BD1D4DD4DBDBB3B33204494B9BBDBDDDDD1A1CCCB9C99CCCCAB",
      INIT_08 => X"BCBBBDBB4B14DDBCBBDBDDDDDDBDDCDD4DD4DDDD4494ADBBDBDDDDD744A4BB3A",
      INIT_09 => X"42DD114DDDDDDD427D7D0DADDAD244D3DD03DDDDB24BC44CC48D881D44BC4BD0",
      INIT_0A => X"33BDBB4C14433441C4443B4344B434C3442B4444B4449044DB44C4BB449DA4DA",
      INIT_0B => X"DCCD4DDD4C9DDD9D44DD4D1CDDDDDDDD4D44DDD4DDBBDDDDDDDD9BB4DB33DDDD",
      INIT_0C => X"ADDCDDCDCD2C44A4DC4444C4AACAAA4CDDDDCCCACC3DDCBBAAACCA444BBBBBBB",
      INIT_0D => X"DD4DD3DD9D3D44DDDD413343DD9D4D54DDDD1DD1DDCD5D9494A4ACAACC57DCDD",
      INIT_0E => X"9444DDC4BD200B4D2D5DC2BD200BDD2D5DC2DDCCBBD2C0CCDCDDD4DDDDDD9D3D",
      INIT_0F => X"889B4430BB3B4D94ABCC2CBB0BCCAC4B04DD4BDB2D44B4DB374283D0CDBBD44B",
      INIT_10 => X"DDDDDD9DDDBDBBDDDDDD3DDDBD04DDD3D32DB4C4CC9CDD4DCCC48B881DBD1D8D",
      INIT_11 => X"4DDDDDA4DD9DDBDDD44DAD84BDDDAD4DDD9DDDDD88A8DDDDDD8DD8DDDDDDBD1B",
      INIT_12 => X"D9BD44DD9DD5BDD59D499DDD7DBBDB49DDA4B9BBDBBD949DA9BB99DDA9BB9BBA",
      INIT_13 => X"D44DDDDDDDDDDD444D44944DD8DDDDA44AB4DDD9BD4D89D8BD994D9BD4DDD9BD",
      INIT_14 => X"BBBBDD41DDDD44BBABAA4AAAAABA2DD0D3D4D3BDBBDD4DD4D6D444B4DDDDD4D1",
      INIT_15 => X"11DDD0BBA4AADAAAAADA9AD4B9BBBBB6D9BB4B44B44444D44484489494D04D4B",
      INIT_16 => X"44DDBDB6DDDDD4DDCDD3D1DDDD44CCC4D4D3DD2D4DB6C414D6D02D4DBBC4DDDD",
      INIT_17 => X"6BDB6BDB4A44DADDDDBDB84ABBDADD8B7B594A44BAB897B5B6BA4B74B96BDBDD",
      INIT_18 => X"DBBA4BDA97D597D54A44DA6BDB6BDB4ABBDA8BDB8BDB4A44D497D597D5944BDA",
      INIT_19 => X"44D4DD4DD494D4DDDDDDDDDDDD4D44D49DDD44444414DDDDDD1D4444DA8BDB8B",
      INIT_1A => X"D9444404DDA2AADAD4040211B4994BD4444433B2BB4B404204DDB2BB0B422094",
      INIT_1B => X"44BBBBBBBBBB9B4639339339334BDD4244444444DDDDDD9D4D9DDDDD4D499449",
      INIT_1C => X"44C444C4DDDDDDD4C444C0DD4DD4D4D9DDDDDD2DDDD4D462DDDDBBBB11B1BBDD",
      INIT_1D => X"CDCDBCBBBBD944CA44B4DBC49C33CA449A4B944CD4CABB9B4B49CC44C4BBBB44",
      INIT_1E => X"D44DDDBBC4DD44844DDDBBC444D4DDBDBB9BCCC4B4BBB9BBDB9CC4BCAABADDD9",
      INIT_1F => X"AABA44D4DD3D4DDDBDDDDDD41D1D44B4DDDD4444DDDDBDDDDDDD4DDDBBC4DD44",
      INIT_20 => X"DDDA44AAADAABDBB9ABB9ABBBBBD44DAAA4A444BBD74D9D46A66BB88A42AD4AA",
      INIT_21 => X"DD4D44C4CCD4DDDD4D94C44D94DD884DC4B4DDDDDDDD4DC4B4A9DA88D4DD4DB4",
      INIT_22 => X"240D4220042222240DD2200DD2D22404422004D204D4DDDDDDDDDDDD4D44D4DD",
      INIT_23 => X"97DDDDDD94BBBBBBBBBB9BD4DDDDDDDDDDDD2404422004222D240DD22DDD2244",
      INIT_24 => X"D9DD99D9DDDD9DDDD486DDDDDD9DDDDD6DD844DDD7D5DD99D9027DD557DDDDDD",
      INIT_25 => X"DBD4D4DB4DDDDCBD4DBDDDDCDC9DDDDBDB9DDD4DDDDCBDDDDC4DDDD94DDD4DDD",
      INIT_26 => X"DDD494DDDBD4D4DB9DDDBD9DDD4DBDDDD4DBD49DDDD4DBDDBD4DDD4DBDDD44DD",
      INIT_27 => X"DDDDDDDDDDDD4DD4DDDDDDDD444DDDD4DDDDD44DD4CDDDDBDBCDDDDCD4BD4DBD",
      INIT_28 => X"57D7BBBBBBBB6B66D6DBDD24407D66B5DDDD24407D88B5BBD424403D33D3DBDD",
      INIT_29 => X"D49DDDDDDD9775D424408038D3DBD424405D57D7DBD424409D99B9DBD424405D",
      INIT_2A => X"D4D4DDD44DDDDB4DDDDB4DDD9DDDDDDD67757D9656DDDD87757D9858DDDDDD75",
      INIT_2B => X"9DD4B9BBD4B4BBD4DD4D4DBB4B4DDDBDDDD9ABDBD9BDD44D4DBB4B4DDDDDD4DD",
      INIT_2C => X"44449444DDBDDDD9A4D4D9BDD44D4D44444DDDDDB9BBD4B4BBD49DBDBA9DBDBA",
      INIT_2D => X"DDDDDDBBDB9DDD4AD4DDBBD4DDDDDADD4D44DDDDDD9D44D444D4DDDD44D4DD4D",
      INIT_2E => X"DDD4D9D4BDDDBDDB9499B4BB9DABDAD4D9D4ADADDDD44444D4ADDDDDDDDDDDDD",
      INIT_2F => X"9D9D445479DDDDDDDDDDDDDD4444B4DD9D44DDD4DDD4DBD944DD949DD4BDDDBD",
      INIT_30 => X"94D9D49DDD4444D4DDD9DDDDDDD4DDD9D4D4D4D9DD9D99DDDD4DDDD45D79DDDD",
      INIT_31 => X"4DDD4DDD4D04D74DDD9DDD2DD2D540DD9444D4DD2DDD9D4D4D994420D9D4DDD4",
      INIT_32 => X"B9BDDBDDDDDDDD9DDDDD2DDD0D4DDD29DDD5D5D29DDD4D04D5D2D044992DDD55",
      INIT_33 => X"D450047297BBBBBBBBBBBBBBDBBDD59DBBD9DDDDBBD9BDB99BDDBDDBD5DDDDD4",
      INIT_34 => X"BBBB4B24D4D504D797042222590D44D74D24D250D272870D22D250D5727D4D29",
      INIT_35 => X"99DD4DDD410D8D7DDD4DDD430D8D7DDDDDDD410DDD7DBDBBDB4342BBBBBBBBBB",
      INIT_36 => X"DB44DD4D44A44D44444444B4BBBBBBBB4B6D66DD6DD644DDDDDDDD4DDDDDDDDD",
      INIT_37 => X"449944DDDD94440442AAAAAA44D40DB29B94D444DD0DB2ABDDBB44D4DD4DA4DD",
      INIT_38 => X"D9D9DDDD4D44D4DDDD94DDDD00D2DDDD44D4DD00D2DD9D449DDDDDD2DD9D44DD",
      INIT_39 => X"DDDDA4ADD4A4ADD44DADADDDADAD4D44DDD49DDDD44D44999DD4C4DD4DDDDDDD",
      INIT_3A => X"4D3D93DD9D44DD4DD444DD4D44DD4D619DDD4DDDDD934444D3DDDDADADDAAAAD",
      INIT_3B => X"4DD4DDD4DDDDDDDDDD9DDDDDDDDDDD9D4D4D44DD4D944944DD464444914D44DD",
      INIT_3C => X"BBDDDBBDDDDDBDB42DD07DD5ADBDDB4DDDDDDBDDDDDD02DDDD57DDDD9DD944D4",
      INIT_3D => X"D43DDD4DBDDB4DD9D4D34DB3D44DD44D3D4D4BDB9DD9DD9444B9DD0257DD4B44",
      INIT_3E => X"DD9D94494C44DDDD4DC4CC4C94DD4D44DDDDDDDD94A4DADDDDDDDD44D4BDD34D",
      INIT_3F => X"994CC4DC4DCCC94944C44944C9C49994C44944C9C4CCCCCC4C44CC4C494C44CC",
      INIT_40 => X"BDBDDBDD49D9CD99BDCC9949D4CD9CCDCC444449D49C99CCC4CC4C94DC4DCCC9",
      INIT_41 => X"DDDDDDCDCCCDDD4BDDDD4BDDDDDDDDDDDDDDDDBDDBDDDDDDCDBBBDDB5DDD9DCD",
      INIT_42 => X"B444C4DCDD9D44CC9BBD4CD44494CCBD4D9CDDA444C4DDCDCC9C4D9ACDCCCDDD",
      INIT_43 => X"A4DDDDDDAD44B4A4DDDDDDAD44B4A4DDDDDDADD9BDA9AABBDDADDDBDBBABAA4A",
      INIT_44 => X"DDB3D1DDB3D1D4D4B1D3DDB1DBD4D4BBD1DDBDDBDDDDBBDD4D44DDDDDD9D4444",
      INIT_45 => X"ADD4DB33D4D4A4AD44D411D194A4DDDD3DDD8DDDAD94491D4D1D4D94D4BDD39D",
      INIT_46 => X"DDDDBBABDDDDDDDDDDDDADAD44D433D34444ADD4D414D1D4ADADD4DB4DDDB4A4",
      INIT_47 => X"B4BD46664BAB1CBDBD4DDD4DDDCCAABA46444444C4DDDD4DDDDDDDDDDDDDBBD9",
      INIT_48 => X"AA4CDD4CB4BB46464BBB4CB4BB4DAD4DAD4C9DBB96964BAB4CB4BB4DDD4DAD4C",
      INIT_49 => X"D9DDDD4DDDDDDD4D44DD4DDDDDDD9D449449DD4DDD4DBD4B44CC4C944494BBAA",
      INIT_4A => X"944DD4449DC4CDCCCCACDADDC49DB9499DD4D4C4DDBBD4DDDDD9B4DDD9D4D4D4",
      INIT_4B => X"DDBDB4CB4C4D44D4B4B4CB4BAAAAD44D4CCD444DD9449D9CC4A49DDD9A4DCCC4",
      INIT_4C => X"DDDDDDDDDDDDDD4D4BDDDDDDB44B4D9BD4DDDD444B4DBBD94DD4B4BB49B94DDD",
      INIT_4D => X"B4BBBB24B40B3BB44DBD44440B3BB44DBD2444443BB4BBBB4444D4DD4444DD11",
      INIT_4E => X"44442D4D44444D2D44443DB443BD94D4DB9BDBDBBDDDBD4B3B949BBD44B4DB4B",
      INIT_4F => X"DDDBBDD4CDDDCD9DDD42D0DD4D44DDDDDD9D44444DDDDDDD4DDD4D4DDDDDDD4D",
      INIT_50 => X"CC4444CBBD4CC4CC4C44CB4DDBBD9B6C4DCBBBDBBDDDCCDDCDDD6DBDD4CD6DC6",
      INIT_51 => X"4D44DDDD4D44CD3B4194D44444CDCC33D14DD94D44C9BCCB44CC4444C99B4C94",
      INIT_52 => X"D4D9DDDD69DD44994494DDDDDDDDDD88DDADB4DDDDDDD44B4DDBDDDDDDDDBDBB",
      INIT_53 => X"4D4D949DD949944454974494B4DB54DB4DD4DDD4DD5DBBDDD4D444D9DDBB4AD9",
      INIT_54 => X"DDDDDDD4DD9844D4DD8DAA44D0D497DD9DDA4D7D5DBDDD98DA4D4DBDBDD999DB",
      INIT_55 => X"AADD4D94BBDBD4DDDD4DD4BDBBD9DDDDDD49DDDD94DD6DDDDDDDDD6666DD9DD9",
      INIT_56 => X"D4DD44DDBCB4CCD4D9D4D9BCB4CCD4DBDBDD4C8DCC4464D4DD446DAD4A469444",
      INIT_57 => X"D6DDDD4DD4DD44448D4DDD3DDDD4DD69DD944944D4DDDC44C44C44D4D9DCB4CC",
      INIT_58 => X"393333D9DDDDDD393434D9DDBBD1DDDDDDDDBDBBB1DBDDDDDD99DDDD4DD4DDDD",
      INIT_59 => X"DDD4DDDD191414D9DDDDDD191111D9DDDD0432BB9B3333D40412BB9B1111D4DD",
      INIT_5A => X"9D9CDCDDDDCDCC4DCCDCDDDD9DCCBDC5DCBD9B4499BAABDABB9B44AABADBDDDD",
      INIT_5B => X"D4CD2CDDCDDCBD2BCDDCAACA4CB44BDDDDAADD4DD45DDDD46DDDDDDDDDDD44DD",
      INIT_5C => X"DDDD9DDB99DD57DDADDAC44C94DDCCAB6A94CCDD44CCDBD4DDCCDD44DD6DDDD4",
      INIT_5D => X"DDDDDDBBDDBD9BDDDDDD5D446D44DDDDDD449DDD1DD8DDBB4D4DDDBDDB999BDD",
      INIT_5E => X"DDAB44DD99DDCDDCDD44DD9944CD4CD4DDBBDD44AA4DD4DDBBDDDD99BBDDDDDD",
      INIT_5F => X"DD4ADDDD44DD4DD4DD99ADDADD4DD4DD99ADDADDDD994DD4BBDD94DDAA4DD4BB",
      INIT_60 => X"DB44D9DDDD1DD111DDDDDD44DDDD9DDD99DD44DDDD9DDD99DDDD4ADDDD94DDDB",
      INIT_61 => X"949CC43A4DB4DCDDBCC4DDCDB4DCC4BCDB4CDCCC7CD4BCDBDDDDCBDCDD49D4BB",
      INIT_62 => X"D99994D9CDDCCCCCCCBDCCC4DCCC9CCCBD2CD4DCCCDDCDBDDCDDBCC41DC4B49C",
      INIT_63 => X"BDADDADAAAAADAAADDDDDADD4DD4DD54DDD9DDDDD47DD4DDDDDDDDDDDDDD9944",
      INIT_64 => X"B44DDDDABAA4BAAADAAADABDD4BDB4DDB44B4AD4AABA4ABAAABADDDDDADDDDD4",
      INIT_65 => X"DD6DDDDD4DDDDD44DD4448448D9448D5B44B941DD4D9DDDD99B089D4D988DDBD",
      INIT_66 => X"755D2D33B0B9DD200D9D99D9D9DDDDDDDDDDDDDD6DDDDDDDDD6699DD4444DDDD",
      INIT_67 => X"11D4D4DD755D4D33D4D4DD200D4D023414BDBBBB1B11D1D4DD200D2D1120D0DD",
      INIT_68 => X"9D99D9DDDD87759D57D9DDDDDD759D99D99DDD9775DD57DDDDDDDDDDDD202D4D",
      INIT_69 => X"DAAAAABA2DD0D3D4D3BDBBDD2DD4D6D444B4DDDDD4D1D44DD4DD57DDDDDD6775",
      INIT_6A => X"AABDBBBBBBB6D9DD4D66B44DB0D4448D38344DB04DDDDDDDDD11BBBBD4ADADAA",
      INIT_6B => X"DDDDDDDDDDDDDBD4DD4D4DDDDD1BD6D44D4DDDDDDDDD11DDD4DDBDAADAAAAADA",
      INIT_6C => X"4DDDBDDDD49DDDD4BDDD4D4DDD4D4DDDDDD4DDD4D4DDD44DDDD94DDDD94DDDD3",
      INIT_6D => X"4D4DDD4D4DDDDDD4DDD4D4DDD44DDDDA4DDDDA4DDDD4DDD4D4DDD4DD4D4DDD4D",
      INIT_6E => X"44DDDD9DDDDBDDDDDB9DDDD9DDDDDDDDD9DD4D4DDD4D4DDDBDDDD4ADDDD4BDDD",
      INIT_6F => X"DD74B48BBB4BBB9DB4BB4B444BB8DDDD44BBBBBBBBDDDD4DDD4DB4DBDDDD4DDD",
      INIT_70 => X"3B04DDD4BD42BB13D6D4D4BDDD3DD4DD4458BD2B44BB4444D4DDD4B4BB6BB4DB",
      INIT_71 => X"D4DDD9D4D4D4D9DDDDBBDBDDBD3DDDDD3B4BDDBD4DDDBD4B1BBB0342D4BDDDB4",
      INIT_72 => X"4DD44D9DDDDD9D4DD444DDDD9DDD4DD9D4DDD49DD9D99DDDD4D4DDDDD9DDDDD4",
      INIT_73 => X"D9DDD9DDDDD9DD9DDDDDDD444DD444D9DD9DD4DDD444DDDD94DDD9D49D9DDD44",
      INIT_74 => X"DDD59DBBD97BDDDDD9BDB99BDDD7DDD5BBBBDBD9DDDD7DB6D9DD9DDDDDBD9BDD",
      INIT_75 => X"BBBBBBDDDDDD5DDDDDB9BDDBD96D9D9DBBBDDD9DDDBDD9DB6DDDDDD9BDBBBBDD",
      INIT_76 => X"ADDDBADDBB4DDDDDADAAA4ADDAAADDDDDDDDDDDD6DDDDD7DD6DDDDDDDD9DD5BB",
      INIT_77 => X"D9BDDDBBDD9D44DB94BDDBDDBB44D46DBBDDDDDDDDDDDDDDDAADDADADDBDAADA",
      INIT_78 => X"4DDD9DDB999D9DDD4DBD944BBB944DDD9D44DBBDD4DD4DBD44D994D44DDD9D44",
      INIT_79 => X"DDDDDDBDBDBD9BBDD9DD49BDBDBBD4DBBDD5BDBD9BDDD9BDDDBD4DBD4DDB9D4D",
      INIT_7A => X"ADCD4DDDDB9DDDDB4D4DDD9DDD9DDD4DDDDDDDD9D9DDDD9D44DDDDDDBDBBBD44",
      INIT_7B => X"DD4DB494DDCDCDDD98B444DBCDCDADADDAAAADCDCDABABBBABABCBCDADADDDAD",
      INIT_7C => X"DDDD9D4DB4BBDDBDBB444DD4B6DDBDD6444DD44DA494DD44CDDD4D4444DDCDCD",
      INIT_7D => X"DDDABDDDDDDBDDDDDD02DDDD57DDDD9DD9DDDD4DD4DDD9DDDD0DDDDD9DDDDDDD",
      INIT_7E => X"BDDB4D3D3D49DDBDD9DDD4DD94DD0257DD4D9D99DDDBBDDDDDDDAD2DD07DD5AD",
      INIT_7F => X"4D4444D4DDDD44444D4AD4DDDD4444DDDDD3BDDB3D449D99DDBDD9D4D39DD3D4",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
    port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2) => '1',
      ADDRARDADDR(1) => '1',
      ADDRARDADDR(0) => '1',
      ADDRBWRADDR(15) => '0',
      ADDRBWRADDR(14) => '0',
      ADDRBWRADDR(13) => '0',
      ADDRBWRADDR(12) => '0',
      ADDRBWRADDR(11) => '0',
      ADDRBWRADDR(10) => '0',
      ADDRBWRADDR(9) => '0',
      ADDRBWRADDR(8) => '0',
      ADDRBWRADDR(7) => '0',
      ADDRBWRADDR(6) => '0',
      ADDRBWRADDR(5) => '0',
      ADDRBWRADDR(4) => '0',
      ADDRBWRADDR(3) => '0',
      ADDRBWRADDR(2) => '0',
      ADDRBWRADDR(1) => '0',
      ADDRBWRADDR(0) => '0',
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31) => '0',
      DIADI(30) => '0',
      DIADI(29) => '0',
      DIADI(28) => '0',
      DIADI(27) => '0',
      DIADI(26) => '0',
      DIADI(25) => '0',
      DIADI(24) => '0',
      DIADI(23) => '0',
      DIADI(22) => '0',
      DIADI(21) => '0',
      DIADI(20) => '0',
      DIADI(19) => '0',
      DIADI(18) => '0',
      DIADI(17) => '0',
      DIADI(16) => '0',
      DIADI(15) => '0',
      DIADI(14) => '0',
      DIADI(13) => '0',
      DIADI(12) => '0',
      DIADI(11) => '0',
      DIADI(10) => '0',
      DIADI(9) => '0',
      DIADI(8) => '0',
      DIADI(7) => '0',
      DIADI(6) => '0',
      DIADI(5) => '0',
      DIADI(4) => '0',
      DIADI(3) => '0',
      DIADI(2) => '0',
      DIADI(1) => '0',
      DIADI(0) => '0',
      DIBDI(31) => '0',
      DIBDI(30) => '0',
      DIBDI(29) => '0',
      DIBDI(28) => '0',
      DIBDI(27) => '0',
      DIBDI(26) => '0',
      DIBDI(25) => '0',
      DIBDI(24) => '0',
      DIBDI(23) => '0',
      DIBDI(22) => '0',
      DIBDI(21) => '0',
      DIBDI(20) => '0',
      DIBDI(19) => '0',
      DIBDI(18) => '0',
      DIBDI(17) => '0',
      DIBDI(16) => '0',
      DIBDI(15) => '0',
      DIBDI(14) => '0',
      DIBDI(13) => '0',
      DIBDI(12) => '0',
      DIBDI(11) => '0',
      DIBDI(10) => '0',
      DIBDI(9) => '0',
      DIBDI(8) => '0',
      DIBDI(7) => '0',
      DIBDI(6) => '0',
      DIBDI(5) => '0',
      DIBDI(4) => '0',
      DIBDI(3) => '0',
      DIBDI(2) => '0',
      DIBDI(1) => '0',
      DIBDI(0) => '0',
      DIPADIP(3) => '0',
      DIPADIP(2) => '0',
      DIPADIP(1) => '0',
      DIPADIP(0) => '0',
      DIPBDIP(3) => '0',
      DIPBDIP(2) => '0',
      DIPBDIP(1) => '0',
      DIPBDIP(0) => '0',
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => I3(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \n_71_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => I1,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => ena,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => '0',
      WEA(2) => '0',
      WEA(1) => '0',
      WEA(0) => '0',
      WEBWE(7) => '0',
      WEBWE(6) => '0',
      WEBWE(5) => '0',
      WEBWE(4) => '0',
      WEBWE(3) => '0',
      WEBWE(2) => '0',
      WEBWE(1) => '0',
      WEBWE(0) => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \PROM_blk_mem_gen_prim_wrapper_init__parameterized0\ is
  port (
    I2 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    I1 : in STD_LOGIC;
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \PROM_blk_mem_gen_prim_wrapper_init__parameterized0\ : entity is "blk_mem_gen_prim_wrapper_init";
end \PROM_blk_mem_gen_prim_wrapper_init__parameterized0\;

architecture STRUCTURE of \PROM_blk_mem_gen_prim_wrapper_init__parameterized0\ is
  signal \n_71_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"D99994494A4D99D9DD9D49444DDD4DD94D44DDDD9D99D94D44DDDD4D44DD4D44",
      INIT_01 => X"DDD4DD44394449D4A49D44D94D44A4D4DD44199944D4DDDD44494944444ADD44",
      INIT_02 => X"DDDDDDDDDDDDDDD9DDDDDD9DDBBDDD5DDD9DDDBDDD4A44444444DABDDD9949D4",
      INIT_03 => X"94DDBD4D9DDDA444D4DD4D44944D9A44444D444444444444DDDDDBD4DDDBD4DD",
      INIT_04 => X"DDA4DDDDDDADD94DB4AABBDDADDDBDBBBBAA4ABA44DDDDDDAD44DADBDDDDD444",
      INIT_05 => X"ADA4AB6DDD9DADBDBBABDD4D44DDDDDD4DDD4DADDDDDDDAD4DBDADDDADDDADDD",
      INIT_06 => X"BBDDDDDD49AD5DABDDD4BD4BAD5DBBDDD4ADDDADADBA6DDDADBDBBDDBDDD8DAD",
      INIT_07 => X"BBBBDB44441DAAAADDAD44BB4D44DD7DAD4DBB4D44D9DDAD9DBB4D4444D9AD5D",
      INIT_08 => X"99BBCDD4DDB9BBBBBBCDD4DDBDBBBBBB9DDBDDDDDD9DBBBDDBDDDDDD9DBBBDBB",
      INIT_09 => X"CCD4D1DD4DBBCDCC547D334DBBCDCC44D42B4DBBCD4444D42B4DBBCDD4DD999B",
      INIT_0A => X"DD4DB9CDCCD4DD664DB4CDCCD4D6DD4DB4CDCC2453D725BBCDCC245D1745BBCD",
      INIT_0B => X"BDBDBDBDBDBDBD4DB444B444B444BDBDBDBDBDBDBD9D44D4DDDD44699D44D4DD",
      INIT_0C => X"9CBC9C9CBDBDBDBDBDBDBD4DB444B444B444BDBDBDBDBDBDBDBD9CBC9CBC9CBC",
      INIT_0D => X"ADBD9CBCDDBD9CBCBDBDBDBDBDBDBD4DB444B444B444BDBDBDBDBDBDBD9D9CBC",
      INIT_0E => X"DBADDDDBDDDDABDDADDDADDBDD94DDADDD9DD4DDDDDDADDDDDDDADADBDDDBDAD",
      INIT_0F => X"DD4DBD4444444444BDDD4944B94944494D44DD4DDD4D94DD44BDADBD4DD4DDDD",
      INIT_10 => X"D44DDADADD444D94DDAADA9D444DABDDADDDAD4B4DDDDBBDDDDB4D4DDDBD4DBD",
      INIT_11 => X"BB44CBCDBB444444B4CBCCBCBBBBBBBBCCBCCCCCCCCCCCBCDDBBBBBBBBBBDB4D",
      INIT_12 => X"CD4BDBD2D04BCBCD4BDB32D04BCBCD4BDB9DDD4BCBCD4BBBDDBD4BCBCD4BB4BB",
      INIT_13 => X"65BBBBDB9D4BDBDDDD4B9B9D4BDBDDDD4BCBCD4BDBDDDD4BCBCD4BDBB4D44BCB",
      INIT_14 => X"CCBBBABB4ADAD9CCBDBBBB4BDADDCDBDBBBACADADADDBDBBAADAAADA6DDDDDDD",
      INIT_15 => X"BB4ADADDCCBD4DB94A9ADDCC9DADBB4ADADDCCDDBDBB4ADA9DCCDDBBBA4ADCDD",
      INIT_16 => X"8D6DDD6BDDDBDB6DDB4D44BBDDDDDD444D44BBDDDDDD44BD4DBB4BDBD944BD4D",
      INIT_17 => X"6D8D9D8D6D8D6DDB6BDD6DDB6BBD8DDD9DDD8DBD8D6484448464846D8D6D9D6D",
      INIT_18 => X"4444D9BDDD9DDD9DDDBDBD9444B44494B44D4B4B49494B4B4D8444444484448D",
      INIT_19 => X"DDDD04DD2DD4DDDDDD04DD2DD4DD6D9DDDDDDDDC6DDD4D4BDD4D4BDDDD4944B4",
      INIT_1A => X"D4D4444DDD444DD4444DD4DD444DD4444DD44DDDD44DDDD44DDD444D44444DD4",
      INIT_1B => X"DDBDBDDDDBDBBDBDDDDBBBBDBDDBDBDDD4444D4DD4D44D4DDDD4D44D4D4D4DD4",
      INIT_1C => X"ADADADADADDDADADADADADDDDDDDADDDADDDDDADBADBDDDDBBAADDDDDDDDDDDD",
      INIT_1D => X"DBD94D494B494B494B4D4B494B494B494D444444444444ADADADADADADADADAD",
      INIT_1E => X"BDBDDDBDBDBDBDBDBDBDBDBDBD4D4D4D4D4D4D4D4D444444444444DDDBD9DBD9",
      INIT_1F => X"DDB99BDDD9B9999BB99B9DD9BABBBB6A6BDDBDBBDABDBADBBDBDDDDDDDBDBDBD",
      INIT_20 => X"DDA44A5437DD00DDDD9A9D19888BDDDABDDDDD669BDD99BADDDDB89BDDDDB999",
      INIT_21 => X"DDDD44444DD9DDDDDD9D444D94DDDDDDD949DDDD999DD966D6DDDDDD8D88D800",
      INIT_22 => X"223DD8DDDDDDDD61DDDDDDDDDDDDDD6DD6DADAAADA88DDDDDDDDDDDADD4D44D4",
      INIT_23 => X"44444444B4CDDD99449DD9BDCDDDDD44DDDDBD4D4444994444442D2222222222",
      INIT_24 => X"DDDD4D4CD4DDDD444B4DDCDDDDDDDD4BDDDCCDDDBDDD4BCD9CDD3DDD9DBBCD44",
      INIT_25 => X"DCABDDADDDAB8D11A140A21166DDDDDDDDDDDDDD6DD6BBD4B4DB88DDDDDDDADA",
      INIT_26 => X"AA4CBACD66ABDDDDCCBACDDDABDDDDABBACDDCBBBBBBABBBADDCAB4AAAADABAD",
      INIT_27 => X"DDDD88D5DDD7DD4D44DDDDDD6C664D44AADDDD4CB84D44DDDDDD4CBD3D88A39A",
      INIT_28 => X"DAAAAA2DCDBDADDDDADDBBDDBA3333333333CDBAD7755DD775CDBADBB5BDB77B",
      INIT_29 => X"845D974969DDBBB4BD974DD98888B4CD999DB99999DDBD999BBDB9DD2DBDAAAD",
      INIT_2A => X"111B1111B1DD1111D11111D16D66D6DDDDDDA6CD4B44DDDD4BA4CD8B48DBDD4B",
      INIT_2B => X"11B11D1111111111111D1111111111111DB111111B11111D1111B1111111BD11",
      INIT_2C => X"111D111111111D1166666616111D1111111111111D11111BB11111BD11111111",
      INIT_2D => X"9DDDC4DD4444444444C4DDDDDDDADADDD41DBBD1DDDDB11B1D1111DD1D11111D",
      INIT_2E => X"1D983B33339B484DD41D4111DDC41DD6333B3BD346DDD4DD4BDBDD14DDD49DDD",
      INIT_2F => X"DDDDB4C41DB4DBDDDDBBC44D34333B3B33441D44443444444A4DD4BD9DBDDD41",
      INIT_30 => X"9DDDDDDDDDDDDDDD9DD9D999D9D999DDDDDDDDDDDDDD4D02DDDDDDBB644D99DB",
      INIT_31 => X"9DDD9DDDD99D999DD3939D99DDD99D3D9DDDD9DDDD9D3393DDDD9D9D999D9D99",
      INIT_32 => X"44444D44D4DDDDDD449D9D9D9D9D9D9DDDDDDDDDDDDDDDDDDD9D4393DDDDDDD9",
      INIT_33 => X"4DAABBDBDDDDDDD9AABB4BAADDDDDDDDD4D9AAD4DD4DDDDDDDDDDD4D44D4DDDD",
      INIT_34 => X"BBAA94DD444444D4AAD49D44494444B4BBDDD4DD9DAA4DBBDDDDDDDBAADDD9DD",
      INIT_35 => X"4D94D4DDDD4D444D44DDDD4D444D444DBBDDBDD9444DAABBAABDDD44DDD4BBAA",
      INIT_36 => X"BBBBBBBB1DBB1BBBBBB11BDDB1D1B61B6DD6DD6DDD1DD1DDDDDDDDDDDDDDDDDD",
      INIT_37 => X"BBBDBBBBBBBBBBBBBDABBB9BABBBBB9DABAABBABAABBBDBBABBBBBAB9BBDBBBB",
      INIT_38 => X"ADDDDDDADDDDDDDDDDDDDDDDDD3D33DDDD33D8DDB8BBD33DBB8B8DBBBB3BB3BB",
      INIT_39 => X"4AAABDAAAAA4444ABBBDBB4494A4AABAADABA4444444BBADAAADAADADAAADDDD",
      INIT_3A => X"A4AAA4A44AAAADA4BBA4444444AD444BAAAAAB4AAD444A4B444B44DD444AA44A",
      INIT_3B => X"CCCCCCCDCCCCCCCCCCCCDDDDDDDDDDDDDAADDADADDBDAADAADD4BADDBB4DDDDD",
      INIT_3C => X"CDCC149414C4CCCD33D4DDDD34C3CDD4D4C4D4D4C4CDCCC4CCCCC4CCCDCCCCCC",
      INIT_3D => X"88D8C4C4CDCCD41DDDC4CCCDCCDCD4D4CCCCCDCCDCD1D1CCCC9DCCDCD8D8CC9C",
      INIT_3E => X"B5BD9B7DD5577BB5DDDDDDDDDDDDDDDDD3DDDDDDDDD3DD14D4DDDD14D4CDC4D4",
      INIT_3F => X"9BCC9CDDBDBDBB7BC557BBBBBD9B7DC5577BB5BD9B7DC5577BB5BD9B7DC5577B",
      INIT_40 => X"DD11DDDBCADDCDDA11DDDBCDDDCDDDDD9D9BCDD9C99D9DDD6BCD9CCC6DBDBDBB",
      INIT_41 => X"2B24CC4B242BBDBB22CCB22B2BDDCDCCCC20BBDDBDDBDDDDDDDD11BDDBDDDDDD",
      INIT_42 => X"24DD90BD4BB24204BBD2DD4D0024D40DD2BD4D44D202D4D2BD4D24C02BD400BD",
      INIT_43 => X"BDD242DD2D40BDDDD04D24402DBD0D20224002DDB04D23B244D433B0DD4DB292",
      INIT_44 => X"3333B3DBCDBDDDDB4BDBBDCDDDDDD44DDDDDDDDDDDDDDDDDDD6D4BD4DDDD40BD",
      INIT_45 => X"A4BD44449A444AD4BDAA4444444444DDABAA444434DDCD4B4411141144CD4BBB",
      INIT_46 => X"D4DDDD4D444D44DADDDDAD444DDBBADDDDAD4B9DBAAABBBBABBBAD4AA4AAA4AA",
      INIT_47 => X"4DD4DDDDD39DDDB3D6DDB3D1D4D4B1D3DDB1DBD4D4BBD1DDBDDBDDDDBBDD4D44",
      INIT_48 => X"B44B4D4DBBD4DDD44B4D4DDB849DD11D1D1DDD61DDDD3D4D3DDDDDDD441D4D1D",
      INIT_49 => X"DDDDDDDDDDDDDDDDDDDDDDD4DDDDDDDDD4DDD44DDD4DDDD4DDD44DDD4DDDD4DD",
      INIT_4A => X"DD4DDD4DDD43D36D46664BDB1DDDDD4DDD4DDDDDADDD46D6DDDDDDDDDD4DDDDD",
      INIT_4B => X"4D3D4333DD4DDD4DDD4DDDDD46B64BBB41D1DD4DDD4DDD43336D46B64BBB43D3",
      INIT_4C => X"D4DDD9D4D4D4D9DDDD4DDDDDDD4DDDDD4DDDDDDD4D33DD4DDD4DDD43DD6D46DD",
      INIT_4D => X"9DDD4D4DDDDD944DD4449DD4DDDDDDDDD4DDD49DD9499DD4D4D4DDDDD4DDDDD9",
      INIT_4E => X"D4DD4DD44DDDDDDDD4DD444D44D434D4DD4DDDDDD44D41DD444DD9449D9DDDD4",
      INIT_4F => X"D4DD4444DD11DDDDDDDDDDDDDD4D4DDDDDDDD44D4D9DD4DDDD444D4DDDD94DD4",
      INIT_50 => X"433D444D023D44432D244D043D44433D444D023D44432D244D443D4443DD444D",
      INIT_51 => X"4D44DDDDDD3D444D224D44442D244D443D44433D444D223D44432D244D443D44",
      INIT_52 => X"66DDB4DB6DD6DDDD4DB4DDDDDD9DDD42D0DD4D44DDDDDD3D444D22DDDDDD2D24",
      INIT_53 => X"D44DD44D4D44DD444DD44D4DD4DD4D4DBD4DDDDDBB6DDDBBDBDD9DBBDBDDBDDB",
      INIT_54 => X"DDDDDDDDBDBD4D44DDDD4DDDDD3D4144D444DDDD4D33D14DD9DDDDDD4DDD44DD",
      INIT_55 => X"DDD9DDBB97D9DDD9DDDD69DDDDD9DD9DDDDDDDDDDD88DD4DB4DDDDDDD44B4DDB",
      INIT_56 => X"DDBDBBD999DBDD57579DD9B97BDD5D976DDDB6BB5DDB9DDD8D88D85DBBDD8DDD",
      INIT_57 => X"DD6666DD9DD9DDDDDDDDDD98DDDDDD8DDDDDD65D9DDD9DDDDD8D58BBDD98DDDD",
      INIT_58 => X"6DDDDDD64444DDDD4DB4BBDBD4DDDD4DD4BDBBD9DDDDDD49DDDD94DD6DDDDDDD",
      INIT_59 => X"11DDD9DDBDDB4D44D4D9BBBDDB4D49D4D9BBBDDB5DBBDBDD4B8DDBDD6DDDDD4D",
      INIT_5A => X"DDDD4DD4DDDDD6DDDD4DD4DDDDD48D4DDD3DDDD3D467DD944944D4D4DD4DD4DD",
      INIT_5B => X"BB7B1111D0DD393333D4DDDDDD393333D4DDBBD1DDDDDDDDBDBBB1DBDDDDDD99",
      INIT_5C => X"44AABDDBDDDDDDD4DDDD191111D4DDDDDD191111D4DDDD0D02BB7B3333D00D02",
      INIT_5D => X"DDDDDDDD44DD9DCCDCDDDDCDCC4DCCDCDDDDCDCCBDC5DCBDDB44CCBDABDABBDB",
      INIT_5E => X"0286DD6DDDD4D4B92BDDDDD4BD2BBDDBD0DD4DBD4BDDDD46DD4DD45DDDD46DDD",
      INIT_5F => X"DDBD6BD4BBDDDDDDBDDB6DDD57DDDD4D44464444BBDD62D4BB46DDBBDDD44DBB",
      INIT_60 => X"DDAABBDDDDDDDDDDDDBBDDBDDBDDDDDD5D446D44DDDDDD444DDD1DD8DDBB4D4D",
      INIT_61 => X"94DDAADDDDBBDDABDDDD99DDCDDCDDDDDD9944CD4CD4DDBBDD44AA4DD4DDBBDD",
      INIT_62 => X"AADDDD44DDDDDDAADDDD44DD4DD4DD99ADDADD4DD4DD99ADDADDDDAADDDDBBDD",
      INIT_63 => X"D4DDADDADAAAAADAAADDDDDADD4DDADDDD44DDDDDDDD99DD44DDDDDDDD99DDDD",
      INIT_64 => X"DDD44DDDDAAAADDAAADAAADADDDDDDD4DDD44DDADDAADAAADAAADADDDDDADDDD",
      INIT_65 => X"DDDD6DDDDD5DDDDD44DD9DD8DD8DD888D5DDDDD81DD1D9DDDD99D089D8D988DD",
      INIT_66 => X"DDD7DDDDDDDDD0DD1931D33366D9DDDD1DD111DDDD6DDDDDDDDD6699DD8859DD",
      INIT_67 => X"DD4DDDD5DDD0D41DDDD4D2DDD04DDA4ADDD2DDD7BDD4B4DDD00DD7DD4BDBDD70",
      INIT_68 => X"7DDDDDDDDDDDDDDDDD8933D93933D9DDD2DD4DDDDDD55DD2DD84D4DD25DDD24D",
      INIT_69 => X"DDDD6D66D6DDDDDD4DD4D3DDDD6DD9DD1434D4DDDD99D9D4DDD15DDDD4DDDDD4",
      INIT_6A => X"DB99DDDA4DDDAADA94BDDADD9D9AD444BDAADAADDAD448BD7BD9DD4444D91DDD",
      INIT_6B => X"DDDDDDDD4DDD4DDDDDDDDD4DDD4DD4DDDDDDDDD4DDDA3DDDBBDBD4DDDA41D1BB",
      INIT_6C => X"CCCCDDDD1DD4DDDD14DDDDDB91DD9DD1DDDDBB1DD414BDBBDDBBDDD1D1BDDBDD",
      INIT_6D => X"6DDDDD98D8DDD4BDDB3D1434DD9DBDDD43D141D3DDDD3DD4DDDD34DDDDCDCCCC",
      INIT_6E => X"DDDD02DD9DDBDDDDDDDD9BBDDD3DDD4DDDBDDD3D144DDDD4DD8D14DD4DDD4DDD",
      INIT_6F => X"1DDDBD3B4D3DBBD94DBD4D9646BD4DDD29D0DDDD02DDDD2DD0D4D402DDDD2DD0",
      INIT_70 => X"DDDDDD4DDDDDD9DD3DDDDDD99D11611D6D1191DDBB4B3D4DBB4BDDBD1B9111BB",
      INIT_71 => X"DDDDD5DDDDBBDBDDDDDD3BDDDDDD3DDBBD1D4DDD4D1DBDDDDDD4DDDDD4DDDD4D",
      INIT_72 => X"0D44944424DDDD4D44444444DDDDBD744557B4DDDDDD4B4444DBDDDDDDBD44B4",
      INIT_73 => X"DD02DDDDDD664363D6DDDDDD4D4444DDDDDDDD446646D4ADAD4D44444444DDDD",
      INIT_74 => X"9DD9DDDDDDDDDDDDDDD4DD44DDDDBD94DDDDDD4DB4DDD4DDDDDDDDDDDD24D0DD",
      INIT_75 => X"D9DADDDDDDDD94DD5DDD4D4DDD6DDD44944D4D94DDDDDD4DDD4D44D4ADAADDAA",
      INIT_76 => X"444DDDDDDDDDDD44DDDDDD9DDDDD4D4D4444D44D44DDDDAAAADAAAAADADDDDDD",
      INIT_77 => X"DDDD96D5BBBD7B88DDDDDDBBD2DDDDDDDDDDDD4D44DDDDDD44444DD4DDDDDD4D",
      INIT_78 => X"D9576D9D99D9DDDD7DDDDDB9DD9DD5DDBDDDDD97BD59DDBDDB7DD9BDD9BDBD9B",
      INIT_79 => X"BBDDDDDD8DDBDDDBDDDDDD97D6DD9888DDDDDDDDDDDD6DDD88D87D8D8DDDDDDD",
      INIT_7A => X"DDDD4BBDDBDDDDADAD44DDAADAAAAAADAADDDDDADDADDDDDBDBBDDDDDDDDDB5D",
      INIT_7B => X"BDBBBAAADABBADDDDBDADDDBBAADADDADAAADDBADDDDDDDAADADAA4ABDAAAA9D",
      INIT_7C => X"DDDDDDBDDDAA4ADDDDDABADDDD4DD4BDDADDADDAAAADADAAADBDDDDDADBDABAD",
      INIT_7D => X"44DD4BBB4444B44BDDBDDD4B4BDBBDDDDDDD4D4DDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_7E => X"A4AAA4AA444D4D444A444A44BDAA44444444A4DDABAA4444A4AADD4B44949444",
      INIT_7F => X"D4D04DD4DDDDDDDD44DDDDDDDDDDDDDDDDDBBBDDDDBDDBBDBAAABBBBABBAAD4A",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
    port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2) => '1',
      ADDRARDADDR(1) => '1',
      ADDRARDADDR(0) => '1',
      ADDRBWRADDR(15) => '0',
      ADDRBWRADDR(14) => '0',
      ADDRBWRADDR(13) => '0',
      ADDRBWRADDR(12) => '0',
      ADDRBWRADDR(11) => '0',
      ADDRBWRADDR(10) => '0',
      ADDRBWRADDR(9) => '0',
      ADDRBWRADDR(8) => '0',
      ADDRBWRADDR(7) => '0',
      ADDRBWRADDR(6) => '0',
      ADDRBWRADDR(5) => '0',
      ADDRBWRADDR(4) => '0',
      ADDRBWRADDR(3) => '0',
      ADDRBWRADDR(2) => '0',
      ADDRBWRADDR(1) => '0',
      ADDRBWRADDR(0) => '0',
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31) => '0',
      DIADI(30) => '0',
      DIADI(29) => '0',
      DIADI(28) => '0',
      DIADI(27) => '0',
      DIADI(26) => '0',
      DIADI(25) => '0',
      DIADI(24) => '0',
      DIADI(23) => '0',
      DIADI(22) => '0',
      DIADI(21) => '0',
      DIADI(20) => '0',
      DIADI(19) => '0',
      DIADI(18) => '0',
      DIADI(17) => '0',
      DIADI(16) => '0',
      DIADI(15) => '0',
      DIADI(14) => '0',
      DIADI(13) => '0',
      DIADI(12) => '0',
      DIADI(11) => '0',
      DIADI(10) => '0',
      DIADI(9) => '0',
      DIADI(8) => '0',
      DIADI(7) => '0',
      DIADI(6) => '0',
      DIADI(5) => '0',
      DIADI(4) => '0',
      DIADI(3) => '0',
      DIADI(2) => '0',
      DIADI(1) => '0',
      DIADI(0) => '0',
      DIBDI(31) => '0',
      DIBDI(30) => '0',
      DIBDI(29) => '0',
      DIBDI(28) => '0',
      DIBDI(27) => '0',
      DIBDI(26) => '0',
      DIBDI(25) => '0',
      DIBDI(24) => '0',
      DIBDI(23) => '0',
      DIBDI(22) => '0',
      DIBDI(21) => '0',
      DIBDI(20) => '0',
      DIBDI(19) => '0',
      DIBDI(18) => '0',
      DIBDI(17) => '0',
      DIBDI(16) => '0',
      DIBDI(15) => '0',
      DIBDI(14) => '0',
      DIBDI(13) => '0',
      DIBDI(12) => '0',
      DIBDI(11) => '0',
      DIBDI(10) => '0',
      DIBDI(9) => '0',
      DIBDI(8) => '0',
      DIBDI(7) => '0',
      DIBDI(6) => '0',
      DIBDI(5) => '0',
      DIBDI(4) => '0',
      DIBDI(3) => '0',
      DIBDI(2) => '0',
      DIBDI(1) => '0',
      DIBDI(0) => '0',
      DIPADIP(3) => '0',
      DIPADIP(2) => '0',
      DIPADIP(1) => '0',
      DIPADIP(0) => '0',
      DIPBDIP(3) => '0',
      DIPBDIP(2) => '0',
      DIPBDIP(1) => '0',
      DIPBDIP(0) => '0',
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => I2(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \n_71_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => I1,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => ena,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => '0',
      WEA(2) => '0',
      WEA(1) => '0',
      WEA(0) => '0',
      WEBWE(7) => '0',
      WEBWE(6) => '0',
      WEBWE(5) => '0',
      WEBWE(4) => '0',
      WEBWE(3) => '0',
      WEBWE(2) => '0',
      WEBWE(1) => '0',
      WEBWE(0) => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \PROM_blk_mem_gen_prim_wrapper_init__parameterized1\ is
  port (
    I1 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    I2 : in STD_LOGIC;
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \PROM_blk_mem_gen_prim_wrapper_init__parameterized1\ : entity is "blk_mem_gen_prim_wrapper_init";
end \PROM_blk_mem_gen_prim_wrapper_init__parameterized1\;

architecture STRUCTURE of \PROM_blk_mem_gen_prim_wrapper_init__parameterized1\ is
  signal \n_71_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"B9BBDDBDBBDD6DD6444444D4DDDDDD94DD9DD4DD1DD4D444D4D414DDD294D4D4",
      INIT_01 => X"44B42DDDDDDDDDDDDB2DDD14113D1D1124DD4444444444D4DDB11B9111BBD1DD",
      INIT_02 => X"DDDD4DDD4DDDDDBDDDD4D4D4D444BDDBD444D4D44DBDDB94DD9DD42BBDDB4444",
      INIT_03 => X"11D1DDBBDDDB448D4DB4BB6DDDB44D8D84DDDDD4BB4DBDDB44DDD44DDD4DDDDD",
      INIT_04 => X"BB4DDDDD94D44844DDDDDD4DDDDD4DDDD64DD949D49DBDDB444444444DBDDBDD",
      INIT_05 => X"DDD44444D0DD4DD4D4D9DDDDBDDBD9DDDD3DDBBD4DDDDDDD4DBB4DD444DD4D4D",
      INIT_06 => X"44040DDDDDDD8D33B39DD3DD9D44D4BB4D445DDDDDBDDBDDDD4DD4D4D2DBDDDD",
      INIT_07 => X"1484DDDD44D42DD414DD4DDD04DDD4D4D94DDD94DDD4D44DDDD9DDDDDDDDDDD5",
      INIT_08 => X"D4CDDDDDD4DDD4D4DDDBDDDDDDD4D4DDDDDDDDDDDDDDDDD1DDD0D4DDDDDDDDDD",
      INIT_09 => X"CDCDDD9DDDBD9BBD4ADDD4DBDD9DDDDDBDDDAD1D11DDDDDCDDDDD4DDDDADDD44",
      INIT_0A => X"DDDDDDD4DD4DDDDDDD9DDDDDDDDCDDDDDBDDDDDDADDD4D3D33AD94DDDBDADD9D",
      INIT_0B => X"DDDDD94444DD44D9DDD99DDDDD9DD9DD9B99DDDDDDDDDDDDDDDDDDDDDDDDD9DD",
      INIT_0C => X"DD9BB44DDDDDDDDDD99444DDDDDD44499DDDDDDDDDD44BB9DDDDDD99B94DDD44",
      INIT_0D => X"DDDD9D49DDDDDD99B9DD44D9DDDDD99DDD9D49DD44449DDDDD44DDD49B99DDDD",
      INIT_0E => X"33D4DD7DBDBBDDBBDBDDDDBD4B6DBBDDDDDDDDDBDD4DD4DD4DDDDD9DD9DDDDDD",
      INIT_0F => X"D34D4DBDDB1111D1DDD4DDDBADAADDDDDB4D44DDDDDDBDBB4DDDD39D99BD444D",
      INIT_10 => X"DDDDD4DDDDDD44DDDBDDDDDD9D4DDDBB3D43DD44DDBDDB1D41DD4DDDBDDB3333",
      INIT_11 => X"DBDDB9DDDDDBDDDBDDD9DDDD6666D6BDB9D9BD999B99DDD9DDDDD2DDDDDDDDDD",
      INIT_12 => X"4DCDB6B996DD49D4CDDDD99DDDDB4D1D6BB666DDD9BDDD88B8D8BDDBD9DDDBDD",
      INIT_13 => X"DDDD6DDDDD4DDDDDDDDDDDDDDDDDDDDDDDDDDDCD9BB9B9DDD9D4CDDDDBBDDDDB",
      INIT_14 => X"9D4DDD9DDDDBBDDDDD4DBDDDD99DDD4DDD9DDDD9BDDDDDDD9DDDDB9DDDDDDDDD",
      INIT_15 => X"BDDDDBBDD5DDDD9DDDD9BDDDDD4DBDDDDB9DDD4DDD9DDB999D9DDD4DBD9DDBBB",
      INIT_16 => X"BBBBBADDDDDDDDDDDDDDDDDDDDDDDDDDDDDDBDDDDDDDBDDDDD9DDDD9DDD9DDDD",
      INIT_17 => X"CDDDDBDDBBBBBADDBBBBABDBBDBDCDDBDBDBBBBBBADDBBBBABDDBDBDCDDDDBDD",
      INIT_18 => X"DDDDDDDDDD4DD4DD4DD4ADADD44DDDD44DD44D444444444444DDDDDBDDDDDDDD",
      INIT_19 => X"DDDDAD88D8DDADDDDDDDDDDD88DDDDDDDDDDDDDDDDDD1D2DDDDDDBD2D1DDDDDD",
      INIT_1A => X"99DD9DD9DDDDD9ABAA9DDDDDDDDDBD99DDADD5DDDDDD9BDDADDDDDADDDBD8DA9",
      INIT_1B => X"D8A6DD88D9DDDDD9DDDD99DD9DDB9DD9DD97DD9DB9DDD95DDD9DADAADBD7DDD7",
      INIT_1C => X"BBBBD73433DDDD3333D74444DDDDDDDDDDD1DDDDBDBBDBDDDDDDDDDDDDDDDDDD",
      INIT_1D => X"99DDD44D44D4DDDDDDD44DDDBDBBBBBBD44D336396BBBBD44D11D1DDD4DD8D9D",
      INIT_1E => X"DDBBD2DDDDD4B4DDBBD4DDDDD44DDDDDD4DDDDD6DDDDDDD4DDDD2D043DDDD4DD",
      INIT_1F => X"4D444DD8DDDD44DDDDDDDDDDDD4DDD4DD4DDDDDD4DDD44DDDDDDBBD2DDDD4D4B",
      INIT_20 => X"D4DDDD3DD4DD4458DD2D44DD4444D4DDD4D4DD6DD4DDDD74D48DDD4DDD9DD4DD",
      INIT_21 => X"DDDDDD3DDD4D3D4DDDDD4DDDDD4D1DDD0342D4DDDDD43D04DDD4DD42DD13D6D4",
      INIT_22 => X"DA4D4DDDDDDD3DD442DDDD44944DD49DDD9DD9DD4D99DDDDDDD4DD4DDDDD4DDD",
      INIT_23 => X"4DD414D44D43DD44DDD4DD48441D41DDD4BB6B4DDDDDDDDD9BDBDD9DADAAADAA",
      INIT_24 => X"DDDDDDDDBBDDDDDDDDDDDDBBDDDDDDDD4D4DBBD4DDDD4D444DB4D434DD1D94DD",
      INIT_25 => X"BDBB6DBB4BBDBBDDDBDDB1D4DDDB8DD8DD6DDDDD88BDDBDD44D4DDBBDDDDDDDD",
      INIT_26 => X"44DDDD446DDDDD4DDDDD6DDDA4AA1DAADAD4DD4DDDD5D76DDDDDDBD4BDDDD4DB",
      INIT_27 => X"B4DDDDD4D4D44DDD9DD9DDDDDDDD999DDDDDDDDDDD9DDDDDDDDDDDDDDD4DDD4D",
      INIT_28 => X"4444D044DDBDBBDD114D44D4BDDBADAA4ADDBB2DD0D3D4D3BDBBDD4DD4D6D444",
      INIT_29 => X"4DBBDDDDDD1D4DD4B9DDAADAAAAADAAADDDDDDDDD6D9DD4D663444D0D4448D48",
      INIT_2A => X"02C917F052A530F083A5C31D20DDD3D1DDDD4DBDDDD4D3DDDD4DBBDD14D64DDD",
      INIT_2B => X"F0012907A50F9002C951A5A58B4C00A252C651E61EF0012906A524D051A52890",
      INIT_2C => X"85D3A9118543A9E3634C600190A6074C0690A7282060A58B4C01A251C652E609",
      INIT_2D => X"BDA5BC4C0390A5C3200890A728206038601802D09DC9FB1088115108A000A912",
      INIT_2E => X"90A728206038601802D011C9FB108811510CA000A91285EFA91185C0A9600101",
      INIT_2F => X"C9FB1088115106A000A912858DA9118512A96089950AA9A5E64C0390A5EE2008",
      INIT_30 => X"019D00A902D020A9049003C946A5E3634CD4004C0390A599206038601802D0BB",
      INIT_31 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFF6001018D00A902D020A9049003C946A56001",
      INIT_32 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_33 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_34 => X"ABA968686001F003C9032906A5D8F620FFFFFFFFFF60D13820D9BE2006B002E0",
      INIT_35 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0704C4685",
      INIT_36 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_37 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_38 => X"0109060402080604030706040406060408020604070306040604060405050604",
      INIT_39 => X"FFFFFF6038601802F009C906F006C90AF003C91F6517A5180406060409010604",
      INIT_3A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3C => X"0603060506060305060304070605050406050306060405050605060304060406",
      INIT_3D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0402080606070205",
      INIT_3E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_40 => X"EEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEADDDDD9DDDDDADDDDDDDDDDDDDDD",
      INIT_41 => X"BDEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEE",
      INIT_42 => X"FFFFFFFFFF9DB9DBDDDDBB999DBBDDDDDDBD9BBDDBDDDDDDDDBBBDDDDDDDDDDD",
      INIT_43 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_44 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_45 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_46 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_47 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_48 => X"A0E0C0E0E0A0E0A0A0E0A0C0C0A0E0A0A0C0E0A0E0C0E0A0E0A0C0A0A0E0C0A0",
      INIT_49 => X"A0A0E0E0E0E0A0A0A0E0A0E0E0A0E0A0A0E0A0E0A0C0A0E0E0C0A0E0E0A0C0E0",
      INIT_4A => X"A0A0A0E0E0E0E0A0A0A0E0E0E0E0A0A0A0E0A0E0E0A0E0A0A0A0A0E0E0E0E0A0",
      INIT_4B => X"C3C2A1C0E0A1C0C3C2A1A0C3A2C0C1C2A2E0A0C1A1E0C2A0E0A2C0C1C1C2A2C0",
      INIT_4C => X"A2A0C2C3C2C0A2E0E0A2C0C2C2C3A2A0C3C0A1E0C0A1C2C3A1A0C3E0E0A5A4C7",
      INIT_4D => X"C3A3A0C2C2A0A3C3A3C3C2C0E0C2C0A3C7A7A4C6A3A0C2C3C2E0A3C0C3A3A0C2",
      INIT_4E => X"A3C3C3A0C3A0C3A3C3A3A0C3A3E0C3C1C3A3A0C3C3A0A3C3A3C3C3A0C3A3A0C3",
      INIT_4F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA3A060C3C3A360A060C3A3A0E0C7C5A7",
      INIT_50 => X"070402070706040302090207050802050302050A0200040E0E00040200000212",
      INIT_51 => X"02020010080A00020600040A0400080806000608050406050204020C03070406",
      INIT_52 => X"0A0402040A040006040206080406020808020208040408040806020408080202",
      INIT_53 => X"0402060803060803040408040600040A020F010202080802040406060A000802",
      INIT_54 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0A00060406000A0404040804",
      INIT_55 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_56 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_57 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_58 => X"0407050405050505020705060505040603080702020604080604040602080208",
      INIT_59 => X"08020208080204060A06040004060A0006060800070506020604050505040506",
      INIT_5A => X"06040406060A0004040A040206060404040C0202040608020A04020406040406",
      INIT_5B => X"040A02040202080804020A04060608000205040908020A080408060208020A00",
      INIT_5C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0A02080006040A0004040804",
      INIT_5D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_60 => X"06070403050504060204080606050603050405060404060605040803020A0404",
      INIT_61 => X"070604030505060404030A030604070307030604020608040802060402050508",
      INIT_62 => X"0604070304070405030606050B0303030A03040302020C040708020307020704",
      INIT_63 => X"0604050506050603040604060408010708010803020803070802070304080206",
      INIT_64 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF060304070605050406050306",
      INIT_65 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_66 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_67 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_68 => X"040801070801080302080307080207030604070304070405030606050B030303",
      INIT_69 => X"0603060506060305060304070605050406050306060405050408020604060406",
      INIT_6A => X"0603060504050506050804030408040405040803080404040402080606070205",
      INIT_6B => X"0604060403060506090106040505090103060308080305040207060504050605",
      INIT_6C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF070306040207050606030704",
      INIT_6D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_70 => X"06070403050504060204080606050603050405060404060605040803020A0404",
      INIT_71 => X"07020704070604030505060404030A0306040703070306040206080402050508",
      INIT_72 => X"080207030604070304070405030606050B0303030A03040302020C0407080203",
      INIT_73 => X"0605050406050306060405050605060304060406040801070801080302080307",
      INIT_74 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF060306050606030506030407",
      INIT_75 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_76 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_77 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_78 => X"040801070801080302080307080207030604070304070405030606050B030303",
      INIT_79 => X"0603060506060305060304070605050406050306060405050408020604060406",
      INIT_7A => X"0603060504050506050804030408040405040803080404040402080606070205",
      INIT_7B => X"0604060403060506090106040505090103060308080305040207060504050605",
      INIT_7C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF070306040207050606030704",
      INIT_7D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
    port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2) => '1',
      ADDRARDADDR(1) => '1',
      ADDRARDADDR(0) => '1',
      ADDRBWRADDR(15) => '0',
      ADDRBWRADDR(14) => '0',
      ADDRBWRADDR(13) => '0',
      ADDRBWRADDR(12) => '0',
      ADDRBWRADDR(11) => '0',
      ADDRBWRADDR(10) => '0',
      ADDRBWRADDR(9) => '0',
      ADDRBWRADDR(8) => '0',
      ADDRBWRADDR(7) => '0',
      ADDRBWRADDR(6) => '0',
      ADDRBWRADDR(5) => '0',
      ADDRBWRADDR(4) => '0',
      ADDRBWRADDR(3) => '0',
      ADDRBWRADDR(2) => '0',
      ADDRBWRADDR(1) => '0',
      ADDRBWRADDR(0) => '0',
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31) => '0',
      DIADI(30) => '0',
      DIADI(29) => '0',
      DIADI(28) => '0',
      DIADI(27) => '0',
      DIADI(26) => '0',
      DIADI(25) => '0',
      DIADI(24) => '0',
      DIADI(23) => '0',
      DIADI(22) => '0',
      DIADI(21) => '0',
      DIADI(20) => '0',
      DIADI(19) => '0',
      DIADI(18) => '0',
      DIADI(17) => '0',
      DIADI(16) => '0',
      DIADI(15) => '0',
      DIADI(14) => '0',
      DIADI(13) => '0',
      DIADI(12) => '0',
      DIADI(11) => '0',
      DIADI(10) => '0',
      DIADI(9) => '0',
      DIADI(8) => '0',
      DIADI(7) => '0',
      DIADI(6) => '0',
      DIADI(5) => '0',
      DIADI(4) => '0',
      DIADI(3) => '0',
      DIADI(2) => '0',
      DIADI(1) => '0',
      DIADI(0) => '0',
      DIBDI(31) => '0',
      DIBDI(30) => '0',
      DIBDI(29) => '0',
      DIBDI(28) => '0',
      DIBDI(27) => '0',
      DIBDI(26) => '0',
      DIBDI(25) => '0',
      DIBDI(24) => '0',
      DIBDI(23) => '0',
      DIBDI(22) => '0',
      DIBDI(21) => '0',
      DIBDI(20) => '0',
      DIBDI(19) => '0',
      DIBDI(18) => '0',
      DIBDI(17) => '0',
      DIBDI(16) => '0',
      DIBDI(15) => '0',
      DIBDI(14) => '0',
      DIBDI(13) => '0',
      DIBDI(12) => '0',
      DIBDI(11) => '0',
      DIBDI(10) => '0',
      DIBDI(9) => '0',
      DIBDI(8) => '0',
      DIBDI(7) => '0',
      DIBDI(6) => '0',
      DIBDI(5) => '0',
      DIBDI(4) => '0',
      DIBDI(3) => '0',
      DIBDI(2) => '0',
      DIBDI(1) => '0',
      DIBDI(0) => '0',
      DIPADIP(3) => '0',
      DIPADIP(2) => '0',
      DIPADIP(1) => '0',
      DIPADIP(0) => '0',
      DIPBDIP(3) => '0',
      DIPBDIP(2) => '0',
      DIPBDIP(1) => '0',
      DIPBDIP(0) => '0',
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => I1(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \n_71_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => I2,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => ena,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => '0',
      WEA(2) => '0',
      WEA(1) => '0',
      WEA(0) => '0',
      WEBWE(7) => '0',
      WEBWE(6) => '0',
      WEBWE(5) => '0',
      WEBWE(4) => '0',
      WEBWE(3) => '0',
      WEBWE(2) => '0',
      WEBWE(1) => '0',
      WEBWE(0) => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \PROM_blk_mem_gen_prim_wrapper_init__parameterized2\ is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    I1 : in STD_LOGIC;
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \PROM_blk_mem_gen_prim_wrapper_init__parameterized2\ : entity is "blk_mem_gen_prim_wrapper_init";
end \PROM_blk_mem_gen_prim_wrapper_init__parameterized2\;

architecture STRUCTURE of \PROM_blk_mem_gen_prim_wrapper_init__parameterized2\ is
  signal \n_71_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"80A0E0C080C0A080E080A0C0A080E0C0E080A0C0E0C0A08080C0A0E0E0C0A080",
      INIT_01 => X"E0A0C080E0A0C080E080A0C0E080A0C0E080A0C0A0C0E0A0E0C0A080E0C0A080",
      INIT_02 => X"80A0E0C0A0C080E0E0C080A0E080A0C0E0C080A0C080E0A0A0C080E080C0A0E0",
      INIT_03 => X"A0C080E0C0E0A0C0E0C0A080E080A0C0C080E0A080A0E0C0C080E0A0E080A0C0",
      INIT_04 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0E0A0C0E080A0C0A0C0E0A0",
      INIT_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_06 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_07 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_08 => X"80C0E0A08080A0C0E0C0A080A0C0E080E0C0A080E080A0C080E0A0C0E080A0C0",
      INIT_09 => X"E080C0A0E080C0A0E0C0A080E0C0A080E0C0A080A0A0E0C0E080A0C0E080A0C0",
      INIT_0A => X"80C0E0A0A0E080C0E0A080C0E0C0A080E0A080C0C0A0E080A0E080C080E0A0C0",
      INIT_0B => X"A0E080C0C0C0A0E0E080A0C0E0C0A080C0A0E08080C0E0A0C0A0E080E0C0A080",
      INIT_0C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0C0A080E0C0A080A0A0E0C0",
      INIT_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_10 => X"E0A1A0C1A1E0C1A0C2C1C0A180A1C1C2C1A0A1E0A1C0E0C1E0A1A0C1C1E0A180",
      INIT_11 => X"E0A2A0C1A2C0C1E0C2C0A1C2E0A2A0C1A1E0C1A0C2E0A1C0A5A4C5E0C2C1C0A1",
      INIT_12 => X"C3C2A1C0E0A1C0C3C2A1A0C3A2C0C1C2A2E0A0C1A1E0C2A0E0A2C0C1C1C2A2C0",
      INIT_13 => X"C3C2C0A2E0A2C0C2A2C3C2A0C2C3A0A1C3C0A1E0C0A1C2C3A1A0C3E0E0A5A4C7",
      INIT_14 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA2C0C2E0E0A2C2C0A2A0C2C3",
      INIT_15 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_16 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_17 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_18 => X"C2C3A0A1C3C0A1E0C0A1C2C3A1A0C3E0C3C2A1C0E0A1C0C3C2A1A0C3A2C0C1C2",
      INIT_19 => X"C2C3A2A0C3A2A0C2A2C0C2E0E0A2C2C0A2A0C2C3C3C2C0A2E0A5A4C7A2C3C2A0",
      INIT_1A => X"A3C3C2C0E0C2C0A3A3A0C2C3C2E0A3C0C3A3A0C2A2A0C2C3C2C0A2E0E0A2C0C2",
      INIT_1B => X"A3C3C3A0E0A3C1C3A3A0C2E0C2A0A3C3E0C2C0A3A3E0C2C0C3A3A0C2C7A7A4C6",
      INIT_1C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA3C3C3A0C3A3A0C3C3C3A3A0",
      INIT_1D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_20 => X"E0A1A0C1A1E0C1A0C2C1C0A180A1C1C2C1A0A1E0A1C0E0C1E0A1A0C1C1E0A180",
      INIT_21 => X"C1C2A2C0E0A2A0C1A2C0C1E0C2C0A1C2E0A2A0C1A1E0C1A0C2E0A1C0C2C1C0A1",
      INIT_22 => X"A1A0C3E0C3C2A1C0E0A1C0C3C2A1A0C3A2C0C1C2A2E0A0C1A1E0C2A0E0A2C0C1",
      INIT_23 => X"E0A2C2C0A2A0C2C3C3C2C0A2E0A2C0C2A2C3C2A0C2C3A0A1C3C0A1E0C0A1C2C3",
      INIT_24 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC2C3A2A0C3A2A0C2A2C0C2E0",
      INIT_25 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_26 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_27 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_28 => X"C2C3A0A1C3C0A1E0C0A1C2C3A1A0C3E0C3C2A1C0E0A1C0C3C2A1A0C3A2C0C1C2",
      INIT_29 => X"C2C3A2A0C3A2A0C2A2C0C2E0E0A2C2C0A2A0C2C3C3C2C0A2E0A5A4C7A2C3C2A0",
      INIT_2A => X"A3C3C2C0E0C2C0A3A3A0C2C3C2E0A3C0C3A3A0C2A2A0C2C3C2C0A2E0E0A2C0C2",
      INIT_2B => X"A3C3C3A0E0A3C1C3A3A0C2E0C2A0A3C3E0C2C0A3A3E0C2C0C3A3A0C2C7A7A4C6",
      INIT_2C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA3C3C3A0C3A3A0C3C3C3A3A0",
      INIT_2D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_30 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_31 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_32 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_33 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_34 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_35 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_36 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_37 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_38 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_39 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_40 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_41 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_42 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_43 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_44 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_45 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_46 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_47 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_48 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_49 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_50 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_51 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_52 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_53 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_54 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_55 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_56 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_57 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_58 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_59 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_60 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_61 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_62 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_63 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_64 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_65 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_66 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_67 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_68 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_69 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_70 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_71 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_72 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_73 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_74 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_75 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_76 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_77 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_78 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_79 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7C => X"A96000A9033046A503078D01A9E77A4CA89501789D01019D40A9008560FD9420",
      INIT_7D => X"01709D00A9E7104C6001105AC601709D00A905D073C9A0B5E77A4CA895016020",
      INIT_7E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
    port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2) => '1',
      ADDRARDADDR(1) => '1',
      ADDRARDADDR(0) => '1',
      ADDRBWRADDR(15) => '0',
      ADDRBWRADDR(14) => '0',
      ADDRBWRADDR(13) => '0',
      ADDRBWRADDR(12) => '0',
      ADDRBWRADDR(11) => '0',
      ADDRBWRADDR(10) => '0',
      ADDRBWRADDR(9) => '0',
      ADDRBWRADDR(8) => '0',
      ADDRBWRADDR(7) => '0',
      ADDRBWRADDR(6) => '0',
      ADDRBWRADDR(5) => '0',
      ADDRBWRADDR(4) => '0',
      ADDRBWRADDR(3) => '0',
      ADDRBWRADDR(2) => '0',
      ADDRBWRADDR(1) => '0',
      ADDRBWRADDR(0) => '0',
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31) => '0',
      DIADI(30) => '0',
      DIADI(29) => '0',
      DIADI(28) => '0',
      DIADI(27) => '0',
      DIADI(26) => '0',
      DIADI(25) => '0',
      DIADI(24) => '0',
      DIADI(23) => '0',
      DIADI(22) => '0',
      DIADI(21) => '0',
      DIADI(20) => '0',
      DIADI(19) => '0',
      DIADI(18) => '0',
      DIADI(17) => '0',
      DIADI(16) => '0',
      DIADI(15) => '0',
      DIADI(14) => '0',
      DIADI(13) => '0',
      DIADI(12) => '0',
      DIADI(11) => '0',
      DIADI(10) => '0',
      DIADI(9) => '0',
      DIADI(8) => '0',
      DIADI(7) => '0',
      DIADI(6) => '0',
      DIADI(5) => '0',
      DIADI(4) => '0',
      DIADI(3) => '0',
      DIADI(2) => '0',
      DIADI(1) => '0',
      DIADI(0) => '0',
      DIBDI(31) => '0',
      DIBDI(30) => '0',
      DIBDI(29) => '0',
      DIBDI(28) => '0',
      DIBDI(27) => '0',
      DIBDI(26) => '0',
      DIBDI(25) => '0',
      DIBDI(24) => '0',
      DIBDI(23) => '0',
      DIBDI(22) => '0',
      DIBDI(21) => '0',
      DIBDI(20) => '0',
      DIBDI(19) => '0',
      DIBDI(18) => '0',
      DIBDI(17) => '0',
      DIBDI(16) => '0',
      DIBDI(15) => '0',
      DIBDI(14) => '0',
      DIBDI(13) => '0',
      DIBDI(12) => '0',
      DIBDI(11) => '0',
      DIBDI(10) => '0',
      DIBDI(9) => '0',
      DIBDI(8) => '0',
      DIBDI(7) => '0',
      DIBDI(6) => '0',
      DIBDI(5) => '0',
      DIBDI(4) => '0',
      DIBDI(3) => '0',
      DIBDI(2) => '0',
      DIBDI(1) => '0',
      DIBDI(0) => '0',
      DIPADIP(3) => '0',
      DIPADIP(2) => '0',
      DIPADIP(1) => '0',
      DIPADIP(0) => '0',
      DIPBDIP(3) => '0',
      DIPBDIP(2) => '0',
      DIPBDIP(1) => '0',
      DIPBDIP(0) => '0',
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => DOADO(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \n_71_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => I1,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => ena,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => '0',
      WEA(2) => '0',
      WEA(1) => '0',
      WEA(0) => '0',
      WEBWE(7) => '0',
      WEBWE(6) => '0',
      WEBWE(5) => '0',
      WEBWE(4) => '0',
      WEBWE(3) => '0',
      WEBWE(2) => '0',
      WEBWE(1) => '0',
      WEBWE(0) => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \PROM_blk_mem_gen_prim_wrapper_init__parameterized3\ is
  port (
    I7 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    I1 : in STD_LOGIC;
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \PROM_blk_mem_gen_prim_wrapper_init__parameterized3\ : entity is "blk_mem_gen_prim_wrapper_init";
end \PROM_blk_mem_gen_prim_wrapper_init__parameterized3\;

architecture STRUCTURE of \PROM_blk_mem_gen_prim_wrapper_init__parameterized3\ is
  signal \n_71_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"B512F006C96CA560C49C2046A5D46720604685ABA9D9FE204847495259504F43",
      INIT_01 => X"089064C900A5E1364CF7F0032908B5E15D4CE1364C03F0022906B506D0012908",
      INIT_02 => X"554F44554F59482049603B85C0484C3AE60AE93808900AC9C03C4C39E664E938",
      INIT_03 => X"06A9FB102002AD02A2D820008D10A97820202020204157415A4F204F4B4E554A",
      INIT_04 => X"20D16A204B8500A9D17F20C0102050854F8500A9FF45209A6FA2F3D0CA20018D",
      INIT_05 => X"1320D46720D7B420C9B020D470200CD04BA5C09C4CC41D20C3B520C9C020C7AB",
      INIT_06 => X"8550854F855C857B858185B0856E85A88500A9A08584A9988518A9908510A9E4",
      INIT_07 => X"F02906A5DEA62003F010290BA5C8D020C6D220D8F620CAF52003D04BA570856F",
      INIT_08 => X"C1444C5C8500A92BD00EC95CA55CE6C1444C81E605D081A518F0012908A53CD0",
      INIT_09 => X"06A5C1444C5C850DA90DD0FFC95CA55CC6C1444C81E605D081A518F0022908A5",
      INIT_0A => X"A9EA5120D8F620C0A24C4BE66E8520A9C0EA4C03D0082908A5C6C62003F00329",
      INIT_0B => X"A546D0082908A54CD04CA5CA9120CC90204D8504A96D8550854F8500A905851C",
      INIT_0C => X"8501A9D5D033C9EAE9F2200B8500A913D007290BA519F0012906A50CD0012908",
      INIT_0D => X"2720B4D085C60B8500A9BCD007290BA5C2F0022906A50CD0022908A5C1724C85",
      INIT_0E => X"4CCAF520EF762085A5C9B0200ED04BA503038D03028D03018D01A9C1724CEAC6",
      INIT_0F => X"03D06DA5D8F620C33120D8F6204D8500A9CCB220CC27200C8500A9CB5D20C1E5",
      INIT_10 => X"2820C8F92003008D6D856D4501A909F0082908A5DEA620E0D820E23B20C2E620",
      INIT_11 => X"E620C2A220D8F6200A85FEA904F00108AD03128D03118D0B850A8500A9D6F0C7",
      INIT_12 => X"D0FFC985A585E6CCD420EA5120E5D002C90AA5C31D20E0D820DEA620E23B20C2",
      INIT_13 => X"03D080C968A509F0526518FD644C11D080C968A517F052651851A5858501A904",
      INIT_14 => X"6720D7B420D47E20D47020C0954CC29520C44B2006F098D97D20C5D920C1594C",
      INIT_15 => X"E3C920D9FE201DA2D9FE2015A260098508850785068500A90AF080C968A560D4",
      INIT_16 => X"8501A9528500A904D083A56A8552855185EAFD46204C856785668500A9D2F820",
      INIT_17 => X"6220E12220E27C20E2A920E02E20E1FA20DBF120DB7520E1812060EAEAEAEA85",
      INIT_18 => X"290BA560FEAD4CC7C820DB0B20C97220E97220E70C20E91020E60420DB4820E1",
      INIT_19 => X"088D00A901068DF0A9E41320E40920604D8502A9604D8501A909D020C909F03F",
      INIT_1A => X"850A85EAEA00A980857F8514A9E3632001A205F052A5E3632000A205F051A501",
      INIT_1B => X"C83020D8F620C8C020C71E206A8501008D868582858A85898570856F8545854B",
      INIT_1C => X"E5380CA960848500A905900CC985A54C8503128D01A9688580A9EAEAEAC85920",
      INIT_1D => X"C2BD204D8500A96D8501A9608485C59DBDAAF8B084E5049084C5D44D20848585",
      INIT_1E => X"8F8502A985851EA9EF76208585FFA9C9B0200B850A8550854F8500A9528503A9",
      INIT_1F => X"E5A9578478A056863CA2EAEAEAEAEAEAEAEAE3D820578446A056861AA2D47020",
      INIT_20 => X"D8F620606C8505A9D8F620CAF520C33120D46720D7B420D8D2201385E0A91485",
      INIT_21 => X"68600C8500A9E3F0C72820E0D820DEA620E23B20C2E620C6422019D00C2908A5",
      INIT_22 => X"A0568610A2D47E2050854F8500A905851CA9D47020C0A24CD16A200C8500A968",
      INIT_23 => X"03158D01A90A8500A9D46720D7B420D95120D8D2201385B5A91485D2A9578432",
      INIT_24 => X"01F0ABC9604D8500A9EFD00315AD4D8505691803290BA5D8F62003178D03168D",
      INIT_25 => X"A91285C5A9D46720D7B420D47E2050854F8500A905851CA9D47020468580A960",
      INIT_26 => X"85EFA91285E5A9D6B32007A204A01185EFA91285E5A9D6B32007A203A01185C9",
      INIT_27 => X"854BA51285E8A94A85838500A94B8540A9FD0C208E8501A9D6B32007A201A011",
      INIT_28 => X"1285D3A9DD900EC94AA54AE6D8F620D6B3200DA2A80969184AA54B8508691811",
      INIT_29 => X"00A902D087C980A902D007C946A546E6C5792018F0202906A5FD27201185B3A9",
      INIT_2A => X"468506A902D07FC986A902D0FFC946A546C6C5792018F0102906A5C51C4C4685",
      INIT_2B => X"D8F6200B8500A960AFF0082908A5FD0C208E8501498EA509F0042908A5C51C4C",
      INIT_2C => X"0D08036000A96000A960FD27201185B2A91285E8A9030D8D01A9F7D00F290BA5",
      INIT_2D => X"04000000000000000000000001000100010002E0C0A0803A35302B26211C1712",
      INIT_2E => X"05851CA9D47020FFFFFFFF326930393931205369592040000000000000000004",
      INIT_2F => X"E060C63AB960E8FAB904F08EA560EA5120D46720D7B420D47E2050854F8500A9",
      INIT_30 => X"69180178BD09F08EA50DB002E0FDFB4C01789D2069180178BD09F08EA50DB002",
      INIT_31 => X"040303020100B42060858576A902D032A904F006C90F2946A5FE9B4C01789D60",
      INIT_32 => X"A2B5C6A54CDDA220728587A5718586A50ED062A512F086A55AA65A8501A90605",
      INIT_33 => X"718594B50EB0E0C91210A4B5C6A54CDDA22072859AB5718592B50EB0E0C91210",
      INIT_34 => X"C6A54CDDA22072859BB5718593B50EB0E0C91210A3B5C6A54CDDA22072859CB5",
      INIT_35 => X"105AC60895F02908B50690C8C998B5089506955AA6C6C2B9A80329C6AB4C00A9",
      INIT_36 => X"E54C818500A97BE609F0F02906A560D80B2098A490A60F295CA5832343136085",
      INIT_37 => X"A57B850FA9C7044C2530E4512008A52CF0F02908A510F014C97BA57B8500A9C6",
      INIT_38 => X"07A26098859865180A0A0A0AD3D9B990859065180A0A0A0AD3D5B9A8E4512006",
      INIT_39 => X"068DF0A901058D70A91BD052651851A51FF080A50BF068A560FB10CA739500A9",
      INIT_3A => X"A9608530A9D9E1200109AD6000A96001A90B8500A901088D11A901078D00A901",
      INIT_3B => X"0DA2118539A9128500A9D9E12000B50109AED6DD2002A009A2118539A9128500",
      INIT_3C => X"F0012908A50109CE03F0022908A50109EE03F0042908A5608500A9D6DD2002A0",
      INIT_3D => X"F0C94FA507D00C2908A54FE6D8F62050854F8500A96001098D1069180109AD09",
      INIT_3E => X"B32012A01DA2118541A91285D3A960856EA96B855A8501A9C0A24C686860EFD0",
      INIT_3F => X"B32015A01DA2118541A91285D3A9C8014C5A8500A907D083A50BF002C98FA5D6",
      INIT_40 => X"69180065180A00855AA5D9342019A236A0DA132000A9021001E93851B55AA6D6",
      INIT_41 => X"A5D6B32011A01DA21185ABA91285D2A9606B85608500A9D8105AC6D6DD20A812",
      INIT_42 => X"1285D3A9D8F62060D6B32014A01DA21185AEA91285D2A90FF083A504F002C98F",
      INIT_43 => X"85A560856EA9D6B32018A01DA2118568A91285D3A9D6B32017A01DA2118565A9",
      INIT_44 => X"0369184A68AA1D691801294860608500A9D6DD2019A0D9342019A236A0DA1320",
      INIT_45 => X"60D6B32011856BA91285D3A9C8942060D6B320118562A91285D3A9C8942060A8",
      INIT_46 => X"04B018C990A59085D8A90490D8C990A560F5105AC65AC6C8A2205AA55A8512A9",
      INIT_47 => X"290BA549F06DA560988518A904B018C998A59885D8A90490D8C998A5908518A9",
      INIT_48 => X"2B20538519A980A06CA2DA2B20538517A980A064A26E8500A9048503A943F010",
      INIT_49 => X"2053851FA980A084A2DA2B2053851DA980A07CA2DA2B2053851BA980A074A2DA",
      INIT_4A => X"180105ADDA7B20538579A90106AC0105AE6E8500A9048503A9606E8520A9DA2B",
      INIT_4B => X"290BA532F002C98FA538F00108AD606E8520A9DA7B2053857DA90106ACAA1069",
      INIT_4C => X"8D01056D18D3D5B9A80107AD18900AC90108AD01068DF0A905D00108CE0AD00F",
      INIT_4D => X"60D7CC205B855A851AA95785568502A960C9472001068D01066D18D3D9B90105",
      INIT_4E => X"4F8570856F85B085A8850A8500A9A08583A9CA8520908548A9E413204D8503A9",
      INIT_4F => X"83E606F0042908A5DEA620B0850449B0A506D003290BA5D8F620508502A94A85",
      INIT_50 => X"2908A508F0802906A54A854A651810A907F0012908A50DF0202906A50A8500A9",
      INIT_51 => X"2908A56001D04BA505D00AC90AA5CA8520838500A9049003C983A54AC602F002",
      INIT_52 => X"85CA69B9A80A83A568684D8500A9EAC0924C6868C4A12009D02EC94AA5A3F008",
      INIT_53 => X"07A9C1594CC2B3206C8507A9CA764C05A9CA7ECA74CA6F00116C1285CA6AB911",
      INIT_54 => X"1C69180CA6D5FB200EA00CA2D8F6206098858B69180A0A0A0A83A5C0AE4C6C85",
      INIT_55 => X"01809D26A9E801809D25A9E801809D24A9E801809D23A9E801809D98E801809D",
      INIT_56 => X"A560856EA90C86E801809DFFA9E801809D11A9E801809D11A9E801809D27A9E8",
      INIT_57 => X"A00CA211856DA91285D3A960608500A9D6DD200EA0D934200EA236A0DA132085",
      INIT_58 => X"201AA00CA211857BA91285D3A9D6B32019A00CA2118574A91285D3A9D6B32018",
      INIT_59 => X"A9E801809DF3A9E801809D23A90CA6D6B3201BA00CA2118582A91285D3A9D6B3",
      INIT_5A => X"85D3A9600C86E801809DFFA9E801809D07F48DCC2907F4ADE801809D07F38D00",
      INIT_5B => X"9D23A90CA6D6B3201BA00EA21185A8A91285D3A9D6B3201AA00EA21185A5A912",
      INIT_5C => X"D3A9600C86E801809DFFA9E801809D07F38D3F2907F3ADE801809DF3A9E80180",
      INIT_5D => X"1285D3A9D6B32019A00CA2118590A91285D3A9D6B32018A00CA2118589A91285",
      INIT_5E => X"809D23A90CA6D6B3201BA00CA211859EA91285D3A9D6B3201AA00CA2118597A9",
      INIT_5F => X"A9E801809D07F48D3309CC2907F4ADE801809D07F38D3FA9E801809DF3A9E801",
      INIT_60 => X"A21185AEA91285D3A9D6B3201AA00EA21185ABA91285D3A9600C86E801809DFF",
      INIT_61 => X"809D11A5E801809D12A50CA6D8F6201185C0A9128523A900A060D6B3201BA00E",
      INIT_62 => X"FB2000A260D6D040C0D7AA2001A90C86E801809DFFA9E801809DC807C0B9E801",
      INIT_63 => X"809D11B102D063A500A0E801809D11A5E801809D1C691812A50CA611841285D5",
      INIT_64 => X"CC5C2057A4D8F620578500A9638511A9600C86E801809DFFA9F1D020C0C8E801",
      INIT_65 => X"2057A4D8F62057850FA9638500A960E7D010C957A557E6CC5C20A857E5381DA9",
      INIT_66 => X"651873A5D276201EA2CEF72060E7D0FFC957A557C6CC5C20A857E5381DA9CC5C",
      INIT_67 => X"D0B820D8F6205A8500A97E857A651879651878651877A57D8576651875651874",
      INIT_68 => X"20D3D1BD5AA67C8500A9D0B820D8F6205E855D8500A9D9FE202DA2D9FE2025A2",
      INIT_69 => X"D138207C8501A9D9BE2002A25DE673D603148D03138D01A918F073B55AA6D9E1",
      INIT_6A => X"16A0D138207C8501A9D9BE2003A25EE677D603148D03138D01A918F077B55AA6",
      INIT_6B => X"5AA6D6DD20A80C69185A65180A5AA5D9342026A001A2D6DD2009A0D9342005A2",
      INIT_6C => X"A21EA03BF083A5D6DD20A80C69185A65180A5AA5D9342036A008A2DA13205DA5",
      INIT_6D => X"A55AA6D6DD20A80C69185A65180A5AA5D934202EA013A2D6DD2009A0D9342017",
      INIT_6E => X"F07CA5D2762008A2D6DD20A80C69185A65180A5AA5D9342036A00EA2DA13205E",
      INIT_6F => X"36A0DA13207DA5D276201EA2CCFA4CD2762014A208F004C95AA55AE6CD104C03",
      INIT_70 => X"A2D6DD2017A0D934200EA236A0DA13207EA511F083A5D6DD2017A0D9342008A2",
      INIT_71 => X"E12000A951F051A555B07DC57EA5CEE54C03D068A5CEE54C03D083A5D276200F",
      INIT_72 => X"D3A9D6DD201AA0D9342001A236A0D6DD2009A0D9342005A216A0D9BE2000A2D9",
      INIT_73 => X"1B8D01A9D6B3201AA008A211855EA91285D3A9D6B32019A003A21185C4A91285",
      INIT_74 => X"BE2001A2D9E12000A94EF052A552B07EC57DA5CEE54CD13820031D8D031C8D03",
      INIT_75 => X"85C4A91285D3A9D6DD201AA0D9342014A236A0D6DD2009A0D9342017A21EA0D9",
      INIT_76 => X"8D031C8D031B8D01A9D6B3201AA01BA211855EA91285D3A9D6B32019A016A211",
      INIT_77 => X"24A96B8501A9D8F620604D8500A96B856085508500A9D2762078A2D13820031D",
      INIT_78 => X"6720D7B420D0D920D47E20D470204D8503A9608530A9508502A94F8500A90585",
      INIT_79 => X"1285D3A9D6DD2003A0D9342012A23EA0D6B32003A008A21185BDA91285D2A9D4",
      INIT_7A => X"A9D8F620D6DD2005A0D934200EA236A0DA132085A5D6B32005A00CA21185CBA9",
      INIT_7B => X"B1A91285D3A9D6DD2009A0D9342005A216A0D6B32007A003A21185D9A91285D2",
      INIT_7C => X"1185B1A91285D3A9D6B3200FA00EA21185B1A91285D3A9D6B3200CA00EA21185",
      INIT_7D => X"85D2A9D8F6205AF083A5D6B32015A00EA21185B1A91285D3A9D6B32012A00EA2",
      INIT_7E => X"1185B3A91285D3A9D6DD2009A0D9342017A21EA0D6B32007A015A21185E2A912",
      INIT_7F => X"11A21185B3A91285D3A9D6B3200FA011A21185B3A91285D3A9D6B3200CA011A2",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
    port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2) => '1',
      ADDRARDADDR(1) => '1',
      ADDRARDADDR(0) => '1',
      ADDRBWRADDR(15) => '0',
      ADDRBWRADDR(14) => '0',
      ADDRBWRADDR(13) => '0',
      ADDRBWRADDR(12) => '0',
      ADDRBWRADDR(11) => '0',
      ADDRBWRADDR(10) => '0',
      ADDRBWRADDR(9) => '0',
      ADDRBWRADDR(8) => '0',
      ADDRBWRADDR(7) => '0',
      ADDRBWRADDR(6) => '0',
      ADDRBWRADDR(5) => '0',
      ADDRBWRADDR(4) => '0',
      ADDRBWRADDR(3) => '0',
      ADDRBWRADDR(2) => '0',
      ADDRBWRADDR(1) => '0',
      ADDRBWRADDR(0) => '0',
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31) => '0',
      DIADI(30) => '0',
      DIADI(29) => '0',
      DIADI(28) => '0',
      DIADI(27) => '0',
      DIADI(26) => '0',
      DIADI(25) => '0',
      DIADI(24) => '0',
      DIADI(23) => '0',
      DIADI(22) => '0',
      DIADI(21) => '0',
      DIADI(20) => '0',
      DIADI(19) => '0',
      DIADI(18) => '0',
      DIADI(17) => '0',
      DIADI(16) => '0',
      DIADI(15) => '0',
      DIADI(14) => '0',
      DIADI(13) => '0',
      DIADI(12) => '0',
      DIADI(11) => '0',
      DIADI(10) => '0',
      DIADI(9) => '0',
      DIADI(8) => '0',
      DIADI(7) => '0',
      DIADI(6) => '0',
      DIADI(5) => '0',
      DIADI(4) => '0',
      DIADI(3) => '0',
      DIADI(2) => '0',
      DIADI(1) => '0',
      DIADI(0) => '0',
      DIBDI(31) => '0',
      DIBDI(30) => '0',
      DIBDI(29) => '0',
      DIBDI(28) => '0',
      DIBDI(27) => '0',
      DIBDI(26) => '0',
      DIBDI(25) => '0',
      DIBDI(24) => '0',
      DIBDI(23) => '0',
      DIBDI(22) => '0',
      DIBDI(21) => '0',
      DIBDI(20) => '0',
      DIBDI(19) => '0',
      DIBDI(18) => '0',
      DIBDI(17) => '0',
      DIBDI(16) => '0',
      DIBDI(15) => '0',
      DIBDI(14) => '0',
      DIBDI(13) => '0',
      DIBDI(12) => '0',
      DIBDI(11) => '0',
      DIBDI(10) => '0',
      DIBDI(9) => '0',
      DIBDI(8) => '0',
      DIBDI(7) => '0',
      DIBDI(6) => '0',
      DIBDI(5) => '0',
      DIBDI(4) => '0',
      DIBDI(3) => '0',
      DIBDI(2) => '0',
      DIBDI(1) => '0',
      DIBDI(0) => '0',
      DIPADIP(3) => '0',
      DIPADIP(2) => '0',
      DIPADIP(1) => '0',
      DIPADIP(0) => '0',
      DIPBDIP(3) => '0',
      DIPBDIP(2) => '0',
      DIPBDIP(1) => '0',
      DIPBDIP(0) => '0',
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => I7(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \n_71_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => I1,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => ena,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => '0',
      WEA(2) => '0',
      WEA(1) => '0',
      WEA(0) => '0',
      WEBWE(7) => '0',
      WEBWE(6) => '0',
      WEBWE(5) => '0',
      WEBWE(4) => '0',
      WEBWE(3) => '0',
      WEBWE(2) => '0',
      WEBWE(1) => '0',
      WEBWE(0) => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \PROM_blk_mem_gen_prim_wrapper_init__parameterized4\ is
  port (
    I6 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    I1 : in STD_LOGIC;
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \PROM_blk_mem_gen_prim_wrapper_init__parameterized4\ : entity is "blk_mem_gen_prim_wrapper_init";
end \PROM_blk_mem_gen_prim_wrapper_init__parameterized4\;

architecture STRUCTURE of \PROM_blk_mem_gen_prim_wrapper_init__parameterized4\ is
  signal \n_71_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"A211855EA91285D3A9D8F620D6B32015A011A21185B3A91285D3A9D6B32012A0",
      INIT_01 => X"A008A211855EA91285D3A9D6B3200FA008A211855EA91285D3A9D6B3200CA008",
      INIT_02 => X"5EA91285D3A9D8F6203FF083A5D6B32015A008A211855EA91285D3A9D6B32012",
      INIT_03 => X"11855EA91285D3A9D6B3200FA01AA211855EA91285D3A9D6B3200CA01AA21185",
      INIT_04 => X"85BBA91285D3A9D8F620D6B32015A01AA211855EA91285D3A9D6B32012A01AA2",
      INIT_05 => X"80A964A0048502A960D6B32017A006A21185B5A91285D3A9D6B32016A00CA211",
      INIT_06 => X"C18D07C08D50A960D13020E0A9ACA0D13020C0A994A0D13020A0A97CA0D13020",
      INIT_07 => X"C58D07C48DA0A907CF8D07CE8D07CD8D07CA8D07C98D07C88D07C38D07C28D07",
      INIT_08 => X"07F08D05A907D78D07D68D07D58D07D28D07D18D07D08D0AA907C78D07C68D07",
      INIT_09 => X"66A52BD080C968A560DA7B2081A253856007F78D07F68D07F58D07F28D07F18D",
      INIT_0A => X"E652E60C9002C91FA512D067A516F083A5D1614C66E651E6079002C917A50DD0",
      INIT_0B => X"2060D46720D7B420D47E2005851CA94D8503A9D470206003058D03048D01A967",
      INIT_0C => X"56863CA2EAEAEAEAEAEAEAEAE3D82057842EA056861AA2D47E20058524A9D470",
      INIT_0D => X"85A5A91285D2A9608530A9D46720D7B420D8D2201385E0A91485E5A9578456A0",
      INIT_0E => X"03A00BA21185B1A91285D2A9D6DD2003A0D9342004A216A0D6B32003A002A211",
      INIT_0F => X"2003A015A21185A8A91285D2A91BF083A5D6DD2003A0D934200EA23EA0D6B320",
      INIT_10 => X"A00BA21185C6A91285D2A9D8F620608500A9D6DD2003A0D9342017A21EA0D6B3",
      INIT_11 => X"2015A00BA21185EBA91285D2A9D6B32013A00BA21185CFA91285D2A9D6B32011",
      INIT_12 => X"19A004A21185F8A91285EA60D6B32018A00BA211858FA91285D2A9D8F620D6B3",
      INIT_13 => X"AA68D0B820488AD8F62060D6B3201BA006A2118520A91285D3A9D8F620D6B320",
      INIT_14 => X"FF0000CBC90000FF303939312053592040FF5942204E45545449525760F3D0CA",
      INIT_15 => X"6B4948FF45524F43534948FF6B4948FF135AFF1358FF6B5FFF6B5EFF59544943",
      INIT_16 => X"4559414C506B5EFF53524559414C502032FF524559414C502031FF45524F4353",
      INIT_17 => X"118577A98D8500A9FF4E4F495443555254534E4F43FF524559414C506B5FFF52",
      INIT_18 => X"85CDA9D326201285C5A91185C9A9D326201285F7A91185B9A9D326201285F6A9",
      INIT_19 => X"69FF48434145526B4E45504FFF2060F710888D858D4511B106A0688D8548608C",
      INIT_1A => X"5450FF4F4B49524F60F8B006E9049006C900A5FF5245564FFF454D4147FF14FF",
      INIT_1B => X"0FCAC80F00FF000F0F0F0F00FF000000000000FF11FFFD6DFFFC6CFF6A6AFF53",
      INIT_1C => X"1000FF0010CAC81000FF001010101000FF000000000000FF000FCBC90F00FF00",
      INIT_1D => X"5C5C5C5C5CFF4C41544F54FF5DFF5BFFCFCDFFCECCFFCBC9FFCAC8FF0010CBC9",
      INIT_1E => X"FFFFFF000100FF0100FF0040302010FF4547415453FF1553554E4F42FF5C5C5C",
      INIT_1F => X"FFFFFF6089950AA960AA68F3D001E0CAA89504490309A8B507A2488A149002E0",
      INIT_20 => X"0950A5D50E2003304DA5D8FD202002AD40148D02A920038D00A9084898488A48",
      INIT_21 => X"0BA50BE6EA7E20DA9320D6892020018D1EA920058D4FA520058D00A920008DB0",
      INIT_22 => X"007510A610E60A65180FE5380A0A0A0FA5488A4068AA68A868280AE602D03F29",
      INIT_23 => X"00A96020018D06A920008D10A9D8F6206020008DB0A9D5F520600FA5AA680F85",
      INIT_24 => X"85FFA96D850D850C856B85608500A960F1D0E807009D06009D05009D04009DAA",
      INIT_25 => X"D0D4EF20D9FE201DA2D9FE2015A2DA9320D47E206E8520A90E8504A9D502204D",
      INIT_26 => X"20D4E320D7B420058524A9D7B42005851CA9838500A93F8502A9C008203DA20D",
      INIT_27 => X"A96001A9F510CA06D0C040DD0110BD0FA260F710CA01109DC040BD0FA260EA51",
      INIT_28 => X"BD20068D00A920068D3FA910A0AA0A0A0A0A60D50E2000A9D53E20D5F5206000",
      INIT_29 => X"00A26020068D20068D20068D00A920068D3FA94D85FFA9F6D088E820078DD565",
      INIT_2A => X"100C0F3B1B0A0F3827180F60F6D088E820078DD555BD20068C20068D3FA910A0",
      INIT_2B => X"09290F12123C0F0006170F2010000F0B09290F12103C0F0006170F2016040F20",
      INIT_2C => X"09290F16103C0F3016160F2010000F0B09290F123C120F0006170F2010000F0B",
      INIT_2D => X"09290F00103C0F00060F0F0010000F0009290F00103C0F0006170F2010000F27",
      INIT_2E => X"09290F00103C0F0006000F0010000F0009290F00103C0F0006120F0010000F00",
      INIT_2F => X"98008500A960FB102002AD0010000F0009290F00103C0F0006300F0010000F00",
      INIT_30 => X"691898E801809D23A90CA6D6352060040968A800058A4800664A00664A00664A",
      INIT_31 => X"D68420D68420D6842004A5600C86E801809DFFA9E801809D07C0B9E801809DC0",
      INIT_32 => X"D6624C3FA905F002298AD6624CFCA9D6624CF3A905F002298A0FD00229980285",
      INIT_33 => X"0205012507C0B902850225FF4901A5A80065184A4A8A0085F8290A980185CFA9",
      INIT_34 => X"006601C903294016BD08A0008440168C00A040168E01A26004050A0A6007C099",
      INIT_35 => X"01809D0CA60565181485D5FB2060E110CA069500A508950025FF4906B5F4D088",
      INIT_36 => X"D5FB20600C86D6CA4CC8139106F0FFC9E801809D11B100A01385E801809D98E8",
      INIT_37 => X"C804F0FFC9E801809D606518033011B100A0E801809D98E801809D0CA6056518",
      INIT_38 => X"478660AA4A4A4A8AA84A4A4A986000A011841285D5FB20D71320600C86D6F04C",
      INIT_39 => X"F00900A560000602F0042947A50006000604F0042948A5008501A9D706204884",
      INIT_3A => X"111100A56011911131FF4900A508D0F02911B160D784201131FF4900A5601131",
      INIT_3B => X"11B120068D11A520068D05651812A5601191111100A506D0F02911B160D78420",
      INIT_3C => X"A9E801809D11B1E801809D11A5E801809D1C691812A50CA6478611916020078D",
      INIT_3D => X"D77120128504A9A8118500A96012E6029011851165186047A60C86E801809DFF",
      INIT_3E => X"A9F1D0E807009D06009D05009D04009D11A900A260F2D008C912A5D7AA2001A9",
      INIT_3F => X"5AC6F91088119100A9885BA411841285D5FB2057A456A6FAD0E807009DC0A200",
      INIT_40 => X"122048A40485DABBB900A448844786D7132000854860D7F44CD7AA2020A908F0",
      INIT_41 => X"CBBDD7AA2001A9D78420E8DACBBDAA0A0A68D70920AAFE2947A5A8FE2948A5D6",
      INIT_42 => X"5D8660D78420E8DACBBDD7AA2001A9D78420E8DACBBDD7AA201FA9D78420E8DA",
      INIT_43 => X"A520068D12A5D86F4CD7AA2010A90830CA128510A9118500A95E8520691898AA",
      INIT_44 => X"5DA6038580A90285685A8508A9F8D05AC6482007AD5A8508A92007AD20068D11",
      INIT_45 => X"A5DF9003465D850469185DA5D74D20D8B44CD7642006F0032502A5D71E205EA4",
      INIT_46 => X"A65F84C819F0FFC913B15F8400A060C6D05AC65E8504E9385EA55D8520E9385D",
      INIT_47 => X"A90CA660FCF00BC50BA560D8D64C5FA4568520691856A5D85E2060651857A456",
      INIT_48 => X"BD0AD0FFC9E80180BD20068DE80180BD20068DE80180BD26F00CE4AA01809D00",
      INIT_49 => X"FFC9D9344CE8C805D00000B9600C8500A9D9174C20078D017FBDDFD0FFC90180",
      INIT_4A => X"B93DA0608530A9578564A9568510A9601184128500A988CA88CA02D06BA508D0",
      INIT_4B => X"A000A260608500A9D8D2201384148500A9D95F4C568520691856A5C80BD00000",
      INIT_4C => X"00A201A0F7D007E0E83D9515B500A20D30D9814C12F007E0E808D03DD515B500",
      INIT_4D => X"0A8A60FFA0F7D007E0E83D951DB500A20D30D9A04C12F007E0E808D03DD51DB5",
      INIT_4E => X"E91088CA159518D9DA4C380AE93807300AC915750035B91806A0AA0669180A0A",
      INIT_4F => X"00A960388501A96039854A4A4A4A00A53A850F290DF000A5D9FE2035A2008560",
      INIT_50 => X"08900AC03A4CD9FE2035A20085600795FFA90695059504950395029501950095",
      INIT_51 => X"D022C911B1D70620488508E93898AA03691847858A603B85DA1C4C3AE60AE938",
      INIT_52 => X"65188A02039D47A502029D04A502019D53A502009D48A50DA604856E0504A506",
      INIT_53 => X"8A5584548653855365180A0A0A60DA2B20AA05E9388A53855365180A600D850E",
      INIT_54 => X"188A0E85016918FF490EA50DA660DA2B2055A454A653E653E6DA2B20AA08E938",
      INIT_55 => X"00000000006001A9DABA4CFFA905B009F0600D86F2D004E002009DF0A9AA0E65",
      INIT_56 => X"200F0F0F0F00000F0F000F000F0F0F00000F000F000000000302010303030303",
      INIT_57 => X"0021212121222222221212121210101010202010102010201010102020102010",
      INIT_58 => X"00A919D0DB382001A220D0DB382000A214F00311AD0000000000000000000000",
      INIT_59 => X"A0B507F0F02906B56003118D01A905F0DB382001A207D0DB382000A26003118D",
      INIT_5A => X"8584A50FD0A0B55AA65A856CA521F07FA56082C603F082A56000A96001A903F0",
      INIT_5B => X"D003290BA506D001290BA560E3D001C95AA55AC660C8B1207FA57FC6E3632082",
      INIT_5C => X"2006B509D0102904100103BDDBA64C6FD605F06FB562B0E0C96610A0B501A26F",
      INIT_5D => X"9D9CA90AD01F290E100103BDDBED4CA095A01508A9E4202080A90E100085E451",
      INIT_5E => X"98B59095F82904691890B512F000C5024918F000C50329A0B503108D01A90103",
      INIT_5F => X"03D03F290BA509F00100AD5A8507A9609310CAA095A00900A59895F829046918",
      INIT_60 => X"10A0B508F00100ADDC354C23D003290BA526D001290BA50FB002E05AA60100CE",
      INIT_61 => X"4AA0B560C7105AC6DC3D2003F001290B455AA508F0A0C9F029A8B51390E0C904",
      INIT_62 => X"DE0CF07F2910100103BD15B002E000116C1285E499B91185E498B9A8FE294A4A",
      INIT_63 => X"179002E060E42020A0A905D00C29A09504E938A0B5DC974CB0950449B0B50103",
      INIT_64 => X"0AE470B9A80329A0B560DE722004D00F29D44D200BD0072998B511D0072990B5",
      INIT_65 => X"185865185685907518E46CB958850A0A0AE46CB95785987518E470B959850A0A",
      INIT_66 => X"A5EAFF054C04F0383011B1D70620A8DD762059651858651857A5AADD6E205965",
      INIT_67 => X"04F0133011B1D70620A8DD762058E53859651857A5AADD6E2059E53858651856",
      INIT_68 => X"80A912F00329D44D20129002E05AA6DD294C989557A5909556A55AA6EAFF254C",
      INIT_69 => X"202090A905D0072998B50BD0072990B560B0950449B0B5A095A01508A9E42020",
      INIT_6A => X"A0B5DD634C016918A0B508F00129D44D201BF00129D44D2060A0950249A0B5E4",
      INIT_6B => X"90A56001E938039057C56001E938039056C560DE722060A095A009032901E938",
      INIT_6C => X"95DDA2207285D8A9718578A9DD9C4C728599A5718591A5DD9C4C728598A57185",
      INIT_6D => X"6565180A6585016918DAAF2098F53872A56485016918DAAF2090F53871A560A0",
      INIT_6E => X"64651809A909F00129D44D20DDDB4C13F002290A450A8A0BB002E06485646518",
      INIT_6F => X"4C060905D010C90EF010E938A0B553D00F29A0B5A0D660E486B964A4DDE64CA8",
      INIT_70 => X"01E027D080C968A56080C660E3632007F051D608B002E0A09560A0950309DE04",
      INIT_71 => X"8DC0A901078D01A90DF051A560DE462001058D20A901078D03A91FF052A512F0",
      INIT_72 => X"A904D00EC90F29A0B5A0F6600B8500A901068DD8A901088D0DA960DE46200105",
      INIT_73 => X"4ADEA24CB0A905B00AC54A4A84A560E4EC2003D00EC90F29A0B5A0F660A095E0",
      INIT_74 => X"DEA24CC0A905F0A1A509F001298A09F0A0A560A095A0090329D44D200A900AC5",
      INIT_75 => X"A8FE294A4A4AA0B560F3D008C95AA55AE6DEB8205AA65A8500A960E42020D0A9",
      INIT_76 => X"8520A9DEE22068AA90B598B448A0B56E8500A900116C1285E4B9B91185E4B8B9",
      INIT_77 => X"8500A960DA7B20048503A95385F169180A0A016918FF4907E9384A4A4A4A606E",
      INIT_78 => X"DA7B20AA90B598B4048503A95385B9691810E938FC294A4A4AA8B51EF0A8B56E",
      INIT_79 => X"F02008A9AA90B598B46E8500A9606E8520A9DEF02000A9AA90B5A898B5DF2E4C",
      INIT_7A => X"01A9DA7B20A808E93898AA08E9388ADF99206E8500A9048503A9606E8520A9DE",
      INIT_7B => X"20A808691898AA08E9388ADF992002A9DA7B20A808E93898AA0869188ADF9920",
      INIT_7C => X"D169180A0A5AA6606E8520A9DA7B20A808691898AA0869188ADF992003A9DA7B",
      INIT_7D => X"0DF00429A8B5239002E060AA90B598B45385006518104930E938F029A0B50085",
      INIT_7E => X"F06FB5DFE94CE003B9A80729A875180A0A0BA5DFE94C02691801294A4A4A0BA5",
      INIT_7F => X"2068AA90B598B45385B07518F029A8B5480329A0B504858A6001F008290BA507",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
    port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2) => '1',
      ADDRARDADDR(1) => '1',
      ADDRARDADDR(0) => '1',
      ADDRBWRADDR(15) => '0',
      ADDRBWRADDR(14) => '0',
      ADDRBWRADDR(13) => '0',
      ADDRBWRADDR(12) => '0',
      ADDRBWRADDR(11) => '0',
      ADDRBWRADDR(10) => '0',
      ADDRBWRADDR(9) => '0',
      ADDRBWRADDR(8) => '0',
      ADDRBWRADDR(7) => '0',
      ADDRBWRADDR(6) => '0',
      ADDRBWRADDR(5) => '0',
      ADDRBWRADDR(4) => '0',
      ADDRBWRADDR(3) => '0',
      ADDRBWRADDR(2) => '0',
      ADDRBWRADDR(1) => '0',
      ADDRBWRADDR(0) => '0',
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31) => '0',
      DIADI(30) => '0',
      DIADI(29) => '0',
      DIADI(28) => '0',
      DIADI(27) => '0',
      DIADI(26) => '0',
      DIADI(25) => '0',
      DIADI(24) => '0',
      DIADI(23) => '0',
      DIADI(22) => '0',
      DIADI(21) => '0',
      DIADI(20) => '0',
      DIADI(19) => '0',
      DIADI(18) => '0',
      DIADI(17) => '0',
      DIADI(16) => '0',
      DIADI(15) => '0',
      DIADI(14) => '0',
      DIADI(13) => '0',
      DIADI(12) => '0',
      DIADI(11) => '0',
      DIADI(10) => '0',
      DIADI(9) => '0',
      DIADI(8) => '0',
      DIADI(7) => '0',
      DIADI(6) => '0',
      DIADI(5) => '0',
      DIADI(4) => '0',
      DIADI(3) => '0',
      DIADI(2) => '0',
      DIADI(1) => '0',
      DIADI(0) => '0',
      DIBDI(31) => '0',
      DIBDI(30) => '0',
      DIBDI(29) => '0',
      DIBDI(28) => '0',
      DIBDI(27) => '0',
      DIBDI(26) => '0',
      DIBDI(25) => '0',
      DIBDI(24) => '0',
      DIBDI(23) => '0',
      DIBDI(22) => '0',
      DIBDI(21) => '0',
      DIBDI(20) => '0',
      DIBDI(19) => '0',
      DIBDI(18) => '0',
      DIBDI(17) => '0',
      DIBDI(16) => '0',
      DIBDI(15) => '0',
      DIBDI(14) => '0',
      DIBDI(13) => '0',
      DIBDI(12) => '0',
      DIBDI(11) => '0',
      DIBDI(10) => '0',
      DIBDI(9) => '0',
      DIBDI(8) => '0',
      DIBDI(7) => '0',
      DIBDI(6) => '0',
      DIBDI(5) => '0',
      DIBDI(4) => '0',
      DIBDI(3) => '0',
      DIBDI(2) => '0',
      DIBDI(1) => '0',
      DIBDI(0) => '0',
      DIPADIP(3) => '0',
      DIPADIP(2) => '0',
      DIPADIP(1) => '0',
      DIPADIP(0) => '0',
      DIPBDIP(3) => '0',
      DIPBDIP(2) => '0',
      DIPBDIP(1) => '0',
      DIPBDIP(0) => '0',
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => I6(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \n_71_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => I1,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => ena,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => '0',
      WEA(2) => '0',
      WEA(1) => '0',
      WEA(0) => '0',
      WEBWE(7) => '0',
      WEBWE(6) => '0',
      WEBWE(5) => '0',
      WEBWE(4) => '0',
      WEBWE(3) => '0',
      WEBWE(2) => '0',
      WEBWE(1) => '0',
      WEBWE(0) => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \PROM_blk_mem_gen_prim_wrapper_init__parameterized5\ is
  port (
    I5 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    I1 : in STD_LOGIC;
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \PROM_blk_mem_gen_prim_wrapper_init__parameterized5\ : entity is "blk_mem_gen_prim_wrapper_init";
end \PROM_blk_mem_gen_prim_wrapper_init__parameterized5\;

architecture STRUCTURE of \PROM_blk_mem_gen_prim_wrapper_init__parameterized5\ is
  signal \n_71_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"85A16918FC290A016918FF49051007E9380F29A0B5020201020100000260DA73",
      INIT_01 => X"4A4ACCB560F7105AC6E03C205AA65A8509A960DA7B20AA90B598B4048503A953",
      INIT_02 => X"2003F00129D6B5E06320A80329CCB500116C1285E4D9B91185E4D8B9A8FE294A",
      INIT_03 => X"CCB50DD00F29CCB5CCD660C295C275180AE470B9B895B875180AE46CB960E063",
      INIT_04 => X"4009A80329A0B5030F8D01A905B002E047D0CCB560CC95030902F010E938F029",
      INIT_05 => X"F0FFC14CD69500A9C2959875180A0A0AE470B9B8959075180A0A0AE46CB9CC95",
      INIT_06 => X"E6205AA65A8509A960D69503A960D69501A909D0802909F060C908F0C0C915F0",
      INIT_07 => X"480329CCB500116C1285E4E3B91185E4E2B9A8FE294A4A4ACCB560F7105AC6E0",
      INIT_08 => X"E22040691868AAB8B5C2B448CCB560DA6420685385B1A9048502A9AAB8B5C2B4",
      INIT_09 => X"CCB51CD040C9C029A8B527F003C0194C2DB0E0C93110A0B55AA65A8501A960DE",
      INIT_0A => X"105AC6E08C20CC9500A9DE95D6B5CA95C2B5C095B8B5D495CCB517D0D4B518F0",
      INIT_0B => X"E9D001E0CAE08C2003D01F29D44D200AB0E0C90E10A0B507A219D00100AD60C5",
      INIT_0C => X"5AA6D70620AA08E93890B5A808E93898B55FB0E0C96310A0B55AA65A8507A960",
      INIT_0D => X"C94C01039D01031D80A90BD021C911B119B002E021A0E895032912A5E09511A5",
      INIT_0E => X"2998B5E1F32020A0E8958009E8B50BD0072990B5E1F32001039D7F290103BDE1",
      INIT_0F => X"5AA65A8507A9601191800911B16093105AC6E1F32001A0E8954009E8B50BD007",
      INIT_10 => X"A005F08029E8B5E2342021A0128504090329E8B51185E0B527B0E0C92B10A0B5",
      INIT_11 => X"A53CF086A56011917F2911B160CB105AC6E2342001A005F04029E8B5E2342020",
      INIT_12 => X"A91CF008290BA5E26C4C53853BA9048502A9E27B4C868500A907D062C616F062",
      INIT_13 => X"5A8501A9606E8520A9DA7B206E8500A987A486A653858169180A0A88A5048502",
      INIT_14 => X"852969180A02290BA5AA90B598B4048502A989D602D03F290BA51EF089B55AA6",
      INIT_15 => X"C945A512F045C604D03F290BA51FD00F290BA525F045A560D8105AC6DA7B2053",
      INIT_16 => X"68A568C6048503A92D302FF068A5CAF520E2D24CCB9E2006F010290BA50FB004",
      INIT_17 => X"E307B91185E306B9A80A016918FF49051005E938016918FF49051005E9384A4A",
      INIT_18 => X"78A2F9A9E31E4CF5A9E31E4CF1A9E336E32EE31CE317E312DBF06000116C1285",
      INIT_19 => X"70A260E33E20698510A960E33E20698500A9E3224C69651860DA7B205385D8A0",
      INIT_1A => X"20DDA9E0A080A2E32820D9A9E0A070A2E32820D5A9D0A080A2E32820D1A9D0A0",
      INIT_1B => X"6AA46AE6E3934C6F9500A99895E47CBD9095E47ABD11B002E0A89500A960E328",
      INIT_1C => X"0B200FA9AA90B598B4A095F0A99895E477B99095E474B9A86A8500A905D003C0",
      INIT_1D => X"008D0AA906B002E060D80B200FA9AA90B598B4A095F0A9868500A9A8950460D8",
      INIT_1E => X"900A46A51485E5A96001028D01018D202920A9021046A56070856F85C8A96001",
      INIT_1F => X"02D0E7C9A815036001709D00A9A09573A960D8D22013857069180A0A0E691803",
      INIT_20 => X"60F810CA01039DA09507A200A960FB10CACC9500A909A260B09500A9A895E4A9",
      INIT_21 => X"24F0300CF8B80CF4740CF0300CF8B80CF4740CF03060A09500050F29A0B50085",
      INIT_22 => X"03900A6001A903900A6003A903900A608E85E57BB98D85E57AB98C85E579B98B",
      INIT_23 => X"A0A0D8D89858181818D87818000100FF0100FF0060FFA96000A903900A6002A9",
      INIT_24 => X"DDEADDEADDEADBF0A3A2A1A3A0A1A3A0A1A2A2A2A3A0A1A0A0A0A2A2A2A2A2A2",
      INIT_25 => X"DF46DF33DEFDDBF0DE55DE64DD7EDD89DD94DC7CDD48DC52DDEADDEADDEADDEA",
      INIT_26 => X"E076E076E076DBF0E00BE00BDFB6DFB6DFB6DFB6DFB6DFB6DECDDECDDECDDF46",
      INIT_27 => X"A895A8150101BD899503A910B002E0A095E47EBDE0FBE112E112E112DBF0E051",
      INIT_28 => X"E5254C0329D44D2008900CC985A5A895A815C5A9B9A80329D44D2060B09500A9",
      INIT_29 => X"0329D44D20E5404C0729D44D2008900CC985A5A895A815C5BFB9A80729D44D20",
      INIT_2A => X"9046C507A960B09500A9A895A8158056B9A0E060B09500A9A895A815C5ADB9A8",
      INIT_2B => X"FFFF42204B4E4154FFFF41204B4E415460D9BE2003B002E0E97E4C498501A902",
      INIT_2C => X"FFFF46204B4E4154FFFF45204B4E4154FFFF44204B4E4154FFFF43204B4E4154",
      INIT_2D => X"FFFF4A204B4E4154FFFF49204B4E4154FFFF48204B4E4154FFFF47204B4E4154",
      INIT_2E => X"FFFF4E204B4E4154FFFF4D204B4E4154FFFF4C204B4E4154FFFF4B204B4E4154",
      INIT_2F => X"5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5CFF0000CAC80000020F01FF30393931",
      INIT_30 => X"29CCB56EF001290B458A07D0D6B579D040C9F029CCB55AA65A8509A9FF5C5C5C",
      INIT_31 => X"0A0A5585016918FF490510EA4DB964850A0A5485016918FF490510EA49B9A803",
      INIT_32 => X"A6E69A204785656518B8B54885646518C2B55AA613F0E69320AAB8B5C2B46585",
      INIT_33 => X"B8B5488554E53864E538C2B55AA619F0E69320AA55E538B8B5A854E538C2B55A",
      INIT_34 => X"D73C20D72520D706204884478660E6084C03305AC6E69A20478555E53865E538",
      INIT_35 => X"A95AA6CC082003078D030B8D01A9688527A918F068A51CD0C8C9FC2911B167F0",
      INIT_36 => X"00A90DF00229D6B528F011C911B1CC9533A95AA6EAEA124C11B1E7094CCC9533",
      INIT_37 => X"6001A9D74320030C8D01A905B002E00FF010C911B1E7094C030C8D01A9D78420",
      INIT_38 => X"8507A9E77A4C0390E0C90410A0B55AA65A8501A96000A9030D8D01A905B002E0",
      INIT_39 => X"00C2B935B00AC9016918FF49051090F53800B8B946D040C9F02900CCB95BA45B",
      INIT_3A => X"4CE7724C00CC9900A908F089B500CC9933A924B00AC9016918FF49051098F538",
      INIT_3B => X"07A9EAFFA820A7D001C95BA55BC6E77A4CA89501019D01789DEAFF9320EAFF66",
      INIT_3C => X"CCB95BA4E82D4C03F006295BA55B8509A9E8344C0390E0C90410A0B55AA65A85",
      INIT_3D => X"F53800C2B972B00AC9016918FF49051090F53800B8B9E82D4C03F040C9F02900",
      INIT_3E => X"02D0E4C9A8B5E8BE200BF00429A8B500CC9933A961B00AC9016918FF49051098",
      INIT_3F => X"4A4A4AA8B5030A8D01A9EAE3EF20E82D4C030E8D01A9A8D60AF00329A8B5A8D6",
      INIT_40 => X"E120E8BABD19F002C98FA577F6E8154C73F605D0478501295BA5AA04E9384A4A",
      INIT_41 => X"60E7824C03F001C95AA55AC6E7934C03305BC6E8344CD13820D9BE20AA47A5D9",
      INIT_42 => X"FF4420204B4E4154FF4320204B4E4154FF4220204B4E4154FF4120204B4E4154",
      INIT_43 => X"FF4820204B4E4154FF4720204B4E4154FF4620204B4E4154FF4520204B4E4154",
      INIT_44 => X"FF4C20204B4E4154FF4B20204B4E4154FF4A20204B4E4154FF4920204B4E4154",
      INIT_45 => X"01A940302010FFFFFFFFFFFFFF20FF5DFF4E20204B4E4154FF4D20204B4E4154",
      INIT_46 => X"20628500A98885FFA98785E902200329D44D208685E902200329D44D2003098D",
      INIT_47 => X"050403020100605BA45AA6628500A98885C5F320A80729D44D20DDD062A5E972",
      INIT_48 => X"F029CCB55AA653D006295AA55A8509A9600A0A0A0669180A0065180A00850706",
      INIT_49 => X"29D040C9F02900CCB932F000C507295AA500850729A85BA55B8509A949D040C9",
      INIT_4A => X"06C9016918FF490510C2F53800C2B918B006C9016918FF490510B8F53800B8B9",
      INIT_4B => X"49A6EAE55B4C67D062A56BF086A560A3105AC6BB105BC600CC99CC9500A907B0",
      INIT_4C => X"49051087E53898B545B00CC9016918FF49051086E53890B555B0E0C95910A0B5",
      INIT_4D => X"E5682049A6D9E12050A914F006C9C6A5313088A5628532A935B00CC9016918FF",
      INIT_4E => X"1049C600116C68681285E9E3B91185E9E2B9A80A88A503068D01A949A6D13820",
      INIT_4F => X"A56085A503F006C90F2946A585E6FEA7C613FE78FE22C5FFFDBBE3B8D3E0609D",
      INIT_50 => X"78BDAA01295AA515D006295AA548FE9B4C01C1724C6868858501A904D077C985",
      INIT_51 => X"01BD01789D00A9E6CC4CE7094C039012C968E6DE4C04D022C968EA0990A0C901",
      INIT_52 => X"A9F0851CA940178DC0A940158D0FA9000100FF0100FF006003058D03E3FA4C01",
      INIT_53 => X"6DA560EAD01CE0E8F1E60290F0850869F0A51803009DF0919800A000A2F18503",
      INIT_54 => X"8503A9F0851CA9F48500A9FB10CAF99503A200A9F58501A90410F5851CA906D0",
      INIT_55 => X"B5CAAAEAE34CF99501A9AA05E9380B9005C935F0F0B100A03BF00300BDF4A6F1",
      INIT_56 => X"C6E840009DF0B1C8FD8504A9AA0A0A8AF09100A0056918A88AF99501A920D0F9",
      INIT_57 => X"0A8A0CD0F9B5FD8600A2AB90F5C5F4A5F4E6F1E60290F0850869F0A518F5D0FD",
      INIT_58 => X"BDF4A6F18503A9F0851CA9F48400A0E79004E0E8FDA640009D104910290AAA0A",
      INIT_59 => X"90F5C5F4A5F4E6F1E60290F0850869F0A518EB4F4C0300FE1AD001C90AF00300",
      INIT_5A => X"20F09100A0ECBE20ECAF20F09105A000A9DFD038F0F09101E938F0B107A060DC",
      INIT_5B => X"A0ECBE200CD004C9F0B100A0F09104A0ECBE20F09102A0ECBE20F09101A0ECBE",
      INIT_5C => X"2948EB884CF09106A060E9099044F060C952B0E8C9ECBE20ECAF200310F09103",
      INIT_5D => X"29F0B104A0F9D0CAFE66FD46AA08F0072968FE85ECE7BDFD85ECE6BDAA4A4AF8",
      INIT_5E => X"2E4CF091C8F0B106A0F09104E938059005C9F0B100A0F09188FEA5F091FD05F8",
      INIT_5F => X"EC99EC99EC88EC85EC81EC75EC6BEC61EC57EC45EC33EC21EC0AECD020E8E9EB",
      INIT_60 => X"2E4CF09101E938F0B105A0F09100A003009D00A9F4A6ECA5EC99EC99EC99EC99",
      INIT_61 => X"FD05C029F0B101A0FD85ECBE20EB884CF091FD053F29F0B101A0FD85ECBE20EB",
      INIT_62 => X"884CF09102A0ECBE20EB884CF091FD05F029F0B101A0FD85ECBE20EB884CF091",
      INIT_63 => X"884CFB10CAF69502A200A9EB884CF09101A0ECBE20EB884CF09104A0ECBE20EB",
      INIT_64 => X"016918F0B105A000F0F69500A912D0F6D5F6F6ECBE2002A22C01A205F000A2EB",
      INIT_65 => X"F4A560F385ECFFBDF285ECFEBDAA0AF4A5EB884CF09105A0ECBE20EB884CF091",
      INIT_66 => X"85FDB1C8AAFDB1FE8568FD8568C8A80A6068F09105A098C848F2B1A8F0B105A0",
      INIT_67 => X"EE2C36047604BA0402054E059E05F4054306AE0614078007F20700FD6CFD86FE",
      INIT_68 => X"EE95EE12EE67EE56EE5EEDF4EE03EE48EDD5EDB3EE19EEAEEE9FED88ED5DED36",
      INIT_69 => X"F0332B1B68EF407F8101EE3AEF62EF4FEF3CEF0AEEDFEEC1EE7AEE73EE82EE8C",
      INIT_6A => X"7F1003E81C781C1C1C681C781802F01C0C5B1202F00453430C02F05343330602",
      INIT_6B => X"52781D03F10B1903F15A1503F1426842780E03F1326832780703F11A681A7808",
      INIT_6C => X"03F21A681A780E03F20A680A780703F251685178407F8102E852782403F15268",
      INIT_6D => X"EA49491EEA4949620A307F1F04E83A782403F23A683A781D03F2421903F23215",
      INIT_6E => X"011EEA00010062307F1F02E84918EA4919EA491AEA49491BEA49491CEA49491D",
      INIT_6F => X"5011193151121A63307F2002E80019EA011AEA001BEA011CEA000100011DEA00",
      INIT_70 => X"1B5263407F8002E82C6F10828F01E8516A08EA511EEA51620A407F1F04E81830",
      INIT_71 => X"5363407F8202E8536C3C2C1C3B2B1B64407F8202E83C1C533B1B4B33134A533B",
      INIT_72 => X"0703E81D1C62007FD502E81B13035203523A5264407F6002E8546A533C3B1C1B",
      INIT_73 => X"610A287F0004E83961187F8002E82810EA45623D61007F4002E822133A61087F",
      INIT_74 => X"01E81B5A422261287F1F0105F94840624894800205F91864106140948C02E828",
      INIT_75 => X"146A1C533B1B3B533B20EA663862407F9002E85472053C1C531C3C1C66407FA0",
      INIT_76 => X"02E8549C20EA50B030EA1008F024340B0CF0530C050CF0530C65EF407FB801E8",
      INIT_77 => X"0B52322A0A5131290950303AEA0F08F14B140A0CF13343040CF1334365407FB8",
      INIT_78 => X"33EE7E4365336F22EE0B0B0B6A15EE0101A1087F0003E82C20EA9C2C0C53332B",
      INIT_79 => X"407F4201E832FFEE9C4A132315EE6A3333EE7E23651322EE6F53334315EE6A53",
      INIT_7A => X"781A1A1A122A32685278525266407F8202E81A781A1A1A324252681B780B1B66",
      INIT_7B => X"06A9858520A908D0FFC9FFE85278525252520B1B683B78333B66087F1003E81A",
      INIT_7C => X"00A98F85E42BBDE81285E42BBDE81185E42BBDAA8F65180A8F850F2946A504D0",
      INIT_7D => X"6812E6029011851165D34D2048F1D000E600E68FE53809F00B908FC585A50085",
      INIT_7E => X"F620578510A9148512A5138511A55A8500A9EFC24CD7AA205BA908F000C60085",
      INIT_7F => X"57A456A64A4A4A4A13B1EFFC4C0F2913B107F001295AA5A84A5AA5568510A9D8",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
    port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2) => '1',
      ADDRARDADDR(1) => '1',
      ADDRARDADDR(0) => '1',
      ADDRBWRADDR(15) => '0',
      ADDRBWRADDR(14) => '0',
      ADDRBWRADDR(13) => '0',
      ADDRBWRADDR(12) => '0',
      ADDRBWRADDR(11) => '0',
      ADDRBWRADDR(10) => '0',
      ADDRBWRADDR(9) => '0',
      ADDRBWRADDR(8) => '0',
      ADDRBWRADDR(7) => '0',
      ADDRBWRADDR(6) => '0',
      ADDRBWRADDR(5) => '0',
      ADDRBWRADDR(4) => '0',
      ADDRBWRADDR(3) => '0',
      ADDRBWRADDR(2) => '0',
      ADDRBWRADDR(1) => '0',
      ADDRBWRADDR(0) => '0',
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31) => '0',
      DIADI(30) => '0',
      DIADI(29) => '0',
      DIADI(28) => '0',
      DIADI(27) => '0',
      DIADI(26) => '0',
      DIADI(25) => '0',
      DIADI(24) => '0',
      DIADI(23) => '0',
      DIADI(22) => '0',
      DIADI(21) => '0',
      DIADI(20) => '0',
      DIADI(19) => '0',
      DIADI(18) => '0',
      DIADI(17) => '0',
      DIADI(16) => '0',
      DIADI(15) => '0',
      DIADI(14) => '0',
      DIADI(13) => '0',
      DIADI(12) => '0',
      DIADI(11) => '0',
      DIADI(10) => '0',
      DIADI(9) => '0',
      DIADI(8) => '0',
      DIADI(7) => '0',
      DIADI(6) => '0',
      DIADI(5) => '0',
      DIADI(4) => '0',
      DIADI(3) => '0',
      DIADI(2) => '0',
      DIADI(1) => '0',
      DIADI(0) => '0',
      DIBDI(31) => '0',
      DIBDI(30) => '0',
      DIBDI(29) => '0',
      DIBDI(28) => '0',
      DIBDI(27) => '0',
      DIBDI(26) => '0',
      DIBDI(25) => '0',
      DIBDI(24) => '0',
      DIBDI(23) => '0',
      DIBDI(22) => '0',
      DIBDI(21) => '0',
      DIBDI(20) => '0',
      DIBDI(19) => '0',
      DIBDI(18) => '0',
      DIBDI(17) => '0',
      DIBDI(16) => '0',
      DIBDI(15) => '0',
      DIBDI(14) => '0',
      DIBDI(13) => '0',
      DIBDI(12) => '0',
      DIBDI(11) => '0',
      DIBDI(10) => '0',
      DIBDI(9) => '0',
      DIBDI(8) => '0',
      DIBDI(7) => '0',
      DIBDI(6) => '0',
      DIBDI(5) => '0',
      DIBDI(4) => '0',
      DIBDI(3) => '0',
      DIBDI(2) => '0',
      DIBDI(1) => '0',
      DIBDI(0) => '0',
      DIPADIP(3) => '0',
      DIPADIP(2) => '0',
      DIPADIP(1) => '0',
      DIPADIP(0) => '0',
      DIPBDIP(3) => '0',
      DIPBDIP(2) => '0',
      DIPBDIP(1) => '0',
      DIPBDIP(0) => '0',
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => I5(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \n_71_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => I1,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => ena,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => '0',
      WEA(2) => '0',
      WEA(1) => '0',
      WEA(0) => '0',
      WEBWE(7) => '0',
      WEBWE(6) => '0',
      WEBWE(5) => '0',
      WEBWE(4) => '0',
      WEBWE(3) => '0',
      WEBWE(2) => '0',
      WEBWE(1) => '0',
      WEBWE(0) => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \PROM_blk_mem_gen_prim_wrapper_init__parameterized6\ is
  port (
    I4 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_ena : in STD_LOGIC;
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \PROM_blk_mem_gen_prim_wrapper_init__parameterized6\ : entity is "blk_mem_gen_prim_wrapper_init";
end \PROM_blk_mem_gen_prim_wrapper_init__parameterized6\;

architecture STRUCTURE of \PROM_blk_mem_gen_prim_wrapper_init__parameterized6\ is
  signal \n_71_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"D0E0C9578510691857A55AE6D1D0E0C9568510691856A55AE60C8500A9D80B20",
      INIT_01 => X"D4CCCCDC44D444D4CCCCCCCCCCCCCCCCD4C4CDD444D444D4C4CDCCCCCCCC60BD",
      INIT_02 => X"CCCCCCCCCCCCCCDC44D444D4CCCCDCD4D4D4DDCCCCDCD4D444D4CCCCDCD4D4D4",
      INIT_03 => X"DDD4B4B4D4D4D3D3D4B4BD9494449494B4B4D1D144D4D1B194DDDD91D1DD9DCC",
      INIT_04 => X"DD94D444BBDBB4DDD4D4D4DDD9B4DDDDDDD9DDD9DDDDBBDDDDDDBDBBB4D4D4DD",
      INIT_05 => X"D4B4D9DDDDB444B94B4444DDBD94DD44D4BB94B4D49DD4D4BDCBDDD944DDD4BD",
      INIT_06 => X"A4ABD4D4DDDDDDA4ABDDDD44D4D4B4AB94D444D4D4A4AAA4DAD4D4A994D4D4D4",
      INIT_07 => X"D4D4DDBBABC4CCCCCCCCBB9B6466DDDD4DBBCBCDCC4CCC4CCCCCDD44D4DDDDD4",
      INIT_08 => X"4494B9BBDBDDDDD1A1CCCB9C99CCCCABDDD0DD4DDDBBABDDD0D44344BBAB4444",
      INIT_09 => X"4DD4DDDD4494ADBBDBDDDDD744A4BB3AD3DDD74DB4BB1BD1D4DD4DBDBB3B3320",
      INIT_0A => X"DD03DDDDB24BC44CC48D881D44BC4BD0BCBBBDBB4B14DDBCBBDBDDDDDDBDDCDD",
      INIT_0B => X"442B4444B4449044DB44C4BB449DA4DA42DD114DDDDDDD427D7D0DADDAD244D3",
      INIT_0C => X"4D44DDD4DDBBDDDDDDDD9BB4DB33DDDD33BDBB4C14433441C4443B4344B434C3",
      INIT_0D => X"DDDDCCCACC3DDCBBAAACCA444BBBBBBBDCCD4DDD4C9DDD9D44DD4D1CDDDDDDDD",
      INIT_0E => X"DDDD1DD1DDCD5D9494A4ACAACC57DCDDADDCDDCDCD2C44A4DC4444C4AACAAA4C",
      INIT_0F => X"5DC2DDCCBBD2C0CCDCDDD4DDDDDD9D3DDD4DD3DD9D3D44DDDD413343DD9D4D54",
      INIT_10 => X"04DD4BDB2D44B4DB374283D0CDBBD44B9444DDC4BD200B4D2D5DC2BD200BDD2D",
      INIT_11 => X"D32DB4C4CC9CDD4DCCC48B881DBD1D8D889B4430BB3B4D94ABCC2CBB0BCCAC4B",
      INIT_12 => X"DD9DDDDD88A8DDDDDD8DD8DDDDDDBD1BDDDDDD9DDDBDBBDDDDDD3DDDBD04DDD3",
      INIT_13 => X"DDA4B9BBDBBD949DA9BB99DDA9BB9BBA4DDDDDA4DD9DDBDDD44DAD84BDDDAD4D",
      INIT_14 => X"4AB4DDD9BD4D89D8BD994D9BD4DDD9BDD9BD44DD9DD5BDD59D499DDD7DBBDB49",
      INIT_15 => X"D3D4D3BDBBDD4DD4D6D444B4DDDDD4D1D44DDDDDDDDDDD444D44944DD8DDDDA4",
      INIT_16 => X"D9BB4B44B44444D44484489494D04D4BBBBBDD41DDDD44BBABAA4AAAAABA2DD0",
      INIT_17 => X"D4D3DD2D4DB6C414D6D02D4DBBC4DDDD11DDD0BBA4AADAAAAADA9AD4B9BBBBB6",
      INIT_18 => X"7B594A44BAB897B5B6BA4B74B96BDBDD44DDBDB6DDDDD4DDCDD3D1DDDD44CCC4",
      INIT_19 => X"BBDA8BDB8BDB4A44D497D597D5944BDA6BDB6BDB4A44DADDDDBDB84ABBDADD8B",
      INIT_1A => X"9DDD44444414DDDDDD1D4444DA8BDB8BDBBA4BDA97D597D54A44DA6BDB6BDB4A",
      INIT_1B => X"444433B2BB4B404204DDB2BB0B42209444D4DD4DD494D4DDDDDDDDDDDD4D44D4",
      INIT_1C => X"44444444DDDDDD9D4D9DDDDD4D499449D9444404DDA2AADAD4040211B4994BD4",
      INIT_1D => X"DDDDDD2DDDD4D462DDDDBBBB11B1BBDD44BBBBBBBBBB9B4639339339334BDD42",
      INIT_1E => X"9A4B944CD4CABB9B4B49CC44C4BBBB4444C444C4DDDDDDD4C444C0DD4DD4D4D9",
      INIT_1F => X"BB9BCCC4B4BBB9BBDB9CC4BCAABADDD9CDCDBCBBBBD944CA44B4DBC49C33CA44",
      INIT_20 => X"DDDD4444DDDDBDDDDDDD4DDDBBC4DD44D44DDDBBC4DD44844DDDBBC444D4DDBD",
      INIT_21 => X"AA4A444BBD74D9D46A66BB88A42AD4AAAABA44D4DD3D4DDDBDDDDDD41D1D44B4",
      INIT_22 => X"C4B4DDDDDDDD4DC4B4A9DA88D4DD4DB4DDDA44AAADAABDBB9ABB9ABBBBBD44DA",
      INIT_23 => X"422004D204D4DDDDDDDDDDDD4D44D4DDDD4D44C4CCD4DDDD4D94C44D94DD884D",
      INIT_24 => X"DDDD2404422004222D240DD22DDD2244240D4220042222240DD2200DD2D22404",
      INIT_25 => X"6DD844DDD7D5DD99D9027DD557DDDDDD97DDDDDD94BBBBBBBBBB9BD4DDDDDDDD",
      INIT_26 => X"DB9DDD4DDDDCBDDDDC4DDDD94DDD4DDDD9DD99D9DDDD9DDDD486DDDDDD9DDDDD",
      INIT_27 => X"D4DBD49DDDD4DBDDBD4DDD4DBDDD44DDDBD4D4DB4DDDDCBD4DBDDDDCDC9DDDDB",
      INIT_28 => X"DDDDD44DD4CDDDDBDBCDDDDCD4BD4DBDDDD494DDDBD4D4DB9DDDBD9DDD4DBDDD",
      INIT_29 => X"DDDD24407D88B5BBD424403D33D3DBDDDDDDDDDDDDDD4DD4DDDDDDDD444DDDD4",
      INIT_2A => X"405D57D7DBD424409D99B9DBD424405D57D7BBBBBBBB6B66D6DBDD24407D66B5",
      INIT_2B => X"67757D9656DDDD87757D9858DDDDDD75D49DDDDDDD9775D424408038D3DBD424",
      INIT_2C => X"DDD9ABDBD9BDD44D4DBB4B4DDDDDD4DDD4D4DDD44DDDDB4DDDDB4DDD9DDDDDDD",
      INIT_2D => X"444DDDDDB9BBD4B4BBD49DBDBA9DBDBA9DD4B9BBD4B4BBD4DD4D4DBB4B4DDDBD",
      INIT_2E => X"4D44DDDDDD9D44D444D4DDDD44D4DD4D44449444DDBDDDD9A4D4D9BDD44D4D44",
      INIT_2F => X"D9D4ADADDDD44444D4ADDDDDDDDDDDDDDDDDDDBBDB9DDD4AD4DDBBD4DDDDDADD",
      INIT_30 => X"9D44DDD4DDD4DBD944DD949DD4BDDDBDDDD4D9D4BDDDBDDB9499B4BB9DABDAD4",
      INIT_31 => X"D4D4D4D9DD9D99DDDD4DDDD45D79DDDD9D9D445479DDDDDDDDDDDDDD4444B4DD",
      INIT_32 => X"9444D4DD2DDD9D4D4D994420D9D4DDD494D9D49DDD4444D4DDD9DDDDDDD4DDD9",
      INIT_33 => X"DDD5D5D29DDD4D04D5D2D044992DDD554DDD4DDD4D04D74DDD9DDD2DD2D540DD",
      INIT_34 => X"BBD9DDDDBBD9BDB99BDDBDDBD5DDDDD4B9BDDBDDDDDDDD9DDDDD2DDD0D4DDD29",
      INIT_35 => X"4D24D250D272870D22D250D5727D4D29D450047297BBBBBBBBBBBBBBDBBDD59D",
      INIT_36 => X"DDDD410DDD7DBDBBDB4342BBBBBBBBBBBBBB4B24D4D504D797042222590D44D7",
      INIT_37 => X"4B6D66DD6DD644DDDDDDDD4DDDDDDDDD99DD4DDD410D8D7DDD4DDD430D8D7DDD",
      INIT_38 => X"9B94D444DD0DB2ABDDBB44D4DD4DA4DDDB44DD4D44A44D44444444B4BBBBBBBB",
      INIT_39 => X"44D4DD00D2DD9D449DDDDDD2DD9D44DD449944DDDD94440442AAAAAA44D40DB2",
      INIT_3A => X"DDD49DDDD44D44999DD4C4DD4DDDDDDDD9D9DDDD4D44D4DDDD94DDDD00D2DDDD",
      INIT_3B => X"9DDD4DDDDD934444D3DDDDADADDAAAADDDDDA4ADD4A4ADD44DADADDDADAD4D44",
      INIT_3C => X"4D4D44DD4D944944DD464444914D44DD4D3D93DD9D44DD4DD444DD4D44DD4D61",
      INIT_3D => X"DDDDDBDDDDDD02DDDD57DDDD9DD944D44DD4DDD4DDDDDDDDDD9DDDDDDDDDDD9D",
      INIT_3E => X"3D4D4BDB9DD9DD9444B9DD0257DD4B44BBDDDBBDDDDDBDB42DD07DD5ADBDDB4D",
      INIT_3F => X"DDDDDDDD94A4DADDDDDDDD44D4BDD34DD43DDD4DBDDB4DD9D4D34DB3D44DD44D",
      INIT_40 => X"C44944C9C4CCCCCC4C44CC4C494C44CCDD9D94494C44DDDD4DC4CC4C94DD4D44",
      INIT_41 => X"CC444449D49C99CCC4CC4C94DC4DCCC9994CC4DC4DCCC94944C44944C9C49994",
      INIT_42 => X"DDDDDDBDDBDDDDDDCDBBBDDB5DDD9DCDBDBDDBDD49D9CD99BDCC9949D4CD9CCD",
      INIT_43 => X"4D9CDDA444C4DDCDCC9C4D9ACDCCCDDDDDDDDDCDCCCDDD4BDDDD4BDDDDDDDDDD",
      INIT_44 => X"DDDDADD9BDA9AABBDDADDDBDBBABAA4AB444C4DCDD9D44CC9BBD4CD44494CCBD",
      INIT_45 => X"D1DDBDDBDDDDBBDD4D44DDDDDD9D4444A4DDDDDDAD44B4A4DDDDDDAD44B4A4DD",
      INIT_46 => X"3DDD8DDDAD94491D4D1D4D94D4BDD39DDDB3D1DDB3D1D4D4B1D3DDB1DBD4D4BB",
      INIT_47 => X"4444ADD4D414D1D4ADADD4DB4DDDB4A4ADD4DB33D4D4A4AD44D411D194A4DDDD",
      INIT_48 => X"46444444C4DDDD4DDDDDDDDDDDDDBBD9DDDDBBABDDDDDDDDDDDDADAD44D433D3",
      INIT_49 => X"AD4C9DBB96964BAB4CB4BB4DDD4DAD4CB4BD46664BAB1CBDBD4DDD4DDDCCAABA",
      INIT_4A => X"9449DD4DDD4DBD4B44CC4C944494BBAAAA4CDD4CB4BB46464BBB4CB4BB4DAD4D",
      INIT_4B => X"9DD4D4C4DDBBD4DDDDD9B4DDD9D4D4D4D9DDDD4DDDDDDD4D44DD4DDDDDDD9D44",
      INIT_4C => X"4CCD444DD9449D9CC4A49DDD9A4DCCC4944DD4449DC4CDCCCCACDADDC49DB949",
      INIT_4D => X"D4DDDD444B4DBBD94DD4B4BB49B94DDDDDBDB4CB4C4D44D4B4B4CB4BAAAAD44D",
      INIT_4E => X"BD2444443BB4BBBB4444D4DD4444DD11DDDDDDDDDDDDDD4D4BDDDDDDB44B4D9B",
      INIT_4F => X"DB9BDBDBBDDDBD4B3B949BBD44B4DB4BB4BBBB24B40B3BB44DBD44440B3BB44D",
      INIT_50 => X"DD9D44444DDDDDDD4DDD4D4DDDDDDD4D44442D4D44444D2D44443DB443BD94D4",
      INIT_51 => X"4DCBBBDBBDDDCCDDCDDD6DBDD4CD6DC6DDDBBDD4CDDDCD9DDD42D0DD4D44DDDD",
      INIT_52 => X"D14DD94D44C9BCCB44CC4444C99B4C94CC4444CBBD4CC4CC4C44CB4DDBBD9B6C",
      INIT_53 => X"DDADB4DDDDDDD44B4DDBDDDDDDDDBDBB4D44DDDD4D44CD3B4194D44444CDCC33",
      INIT_54 => X"4DD4DDD4DD5DBBDDD4D444D9DDBB4AD9D4D9DDDD69DD44994494DDDDDDDDDD88",
      INIT_55 => X"9DDA4D7D5DBDDD98DA4D4DBDBDD999DB4D4D949DD949944454974494B4DB54DB",
      INIT_56 => X"DD49DDDD94DD6DDDDDDDDD6666DD9DD9DDDDDDD4DD9844D4DD8DAA44D0D497DD",
      INIT_57 => X"DBDD4C8DCC4464D4DD446DAD4A469444AADD4D94BBDBD4DDDD4DD4BDBBD9DDDD",
      INIT_58 => X"DD944944D4DDDC44C44C44D4D9DCB4CCD4DD44DDBCB4CCD4D9D4D9BCB4CCD4DB",
      INIT_59 => X"DDDDBDBBB1DBDDDDDD99DDDD4DD4DDDDD6DDDD4DD4DD44448D4DDD3DDDD4DD69",
      INIT_5A => X"DD0432BB9B3333D40412BB9B1111D4DD393333D9DDDDDD393434D9DDBBD1DDDD",
      INIT_5B => X"DCBD9B4499BAABDABB9B44AABADBDDDDDDD4DDDD191414D9DDDDDD191111D9DD",
      INIT_5C => X"DDAADD4DD45DDDD46DDDDDDDDDDD44DD9D9CDCDDDDCDCC4DCCDCDDDD9DCCBDC5",
      INIT_5D => X"6A94CCDD44CCDBD4DDCCDD44DD6DDDD4D4CD2CDDCDDCBD2BCDDCAACA4CB44BDD",
      INIT_5E => X"DD449DDD1DD8DDBB4D4DDDBDDB999BDDDDDD9DDB99DD57DDADDAC44C94DDCCAB",
      INIT_5F => X"DDBBDD44AA4DD4DDBBDDDD99BBDDDDDDDDDDDDBBDDBD9BDDDDDD5D446D44DDDD",
      INIT_60 => X"99ADDADDDD994DD4BBDD94DDAA4DD4BBDDAB44DD99DDCDDCDD44DD9944CD4CD4",
      INIT_61 => X"99DD44DDDD9DDD99DDDD4ADDDD94DDDBDD4ADDDD44DD4DD4DD99ADDADD4DD4DD",
      INIT_62 => X"DB4CDCCC7CD4BCDBDDDDCBDCDD49D4BBDB44D9DDDD1DD111DDDDDD44DDDD9DDD",
      INIT_63 => X"BD2CD4DCCCDDCDBDDCDDBCC41DC4B49C949CC43A4DB4DCDDBCC4DDCDB4DCC4BC",
      INIT_64 => X"DDD9DDDDD47DD4DDDDDDDDDDDDDD9944D99994D9CDDCCCCCCCBDCCC4DCCC9CCC",
      INIT_65 => X"B44B4AD4AABA4ABAAABADDDDDADDDDD4BDADDADAAAAADAAADDDDDADD4DD4DD54",
      INIT_66 => X"B44B941DD4D9DDDD99B089D4D988DDBDB44DDDDABAA4BAAADAAADABDD4BDB4DD",
      INIT_67 => X"2D0DD2206DDDDDDDDD6699DD4444DDDDDD6DDDDD4DDDDD44DD4448448D9448D5",
      INIT_68 => X"03A015A21285FDA9118506A902F000A904D08EA5FF38325D3531FF34315D3130",
      INIT_69 => X"DDDD86DDDDDD9D60D6B320A8096907690F2904101846A50BA260D8F620D6B320",
      INIT_6A => X"0BA903F0102906A56008A903F0202906A56015A903D00FC94AA5DD99D9DDDD9D",
      INIT_6B => X"09D0518503A907D051A51BF0012907A521F0022907A527F0012906A56003A960",
      INIT_6C => X"D00E29D44D2013901AC985A5C1594C6C8507A9838501A9528503A90CD052A5EA",
      INIT_6D => X"A9309002E06001008D0AA906B002E060C31D2000116C03F088D5CA88B505A20C",
      INIT_6E => X"85D2A9D6B3201AA00CA21185E8A91285E5A9D6B32019A00CA211856DA91285D3",
      INIT_6F => X"8A139002E060458514A9CB9E20071068A5CB314CD6B3201BA00CA2118599A912",
      INIT_70 => X"9501019D20691808B060C90101BD60AA68F4D001E0CAEAA8950809A8B507A248",
      INIT_71 => X"9920A90FD0006FB914B0E0C9181000A0B95AA4030A8D5A8501A92B9002E060A8",
      INIT_72 => X"1000A0B95AA4030A8D01A95A8507A960DD105AC600A89900A900A09973A90101",
      INIT_73 => X"01A951F60BB002E060E3D001C95AA55AC600A89900A900A09973A90AB0E0C90E",
      INIT_74 => X"B002E063A960AA68F3D001E0CAA89504490309A8B507A2488A6003058D03048D",
      INIT_75 => X"B598B404858A0FF0EAEA0170BD5AA65A8507A96001709DFFA960A89501019D03",
      INIT_76 => X"24D051A5289002C917F052A530F083A5BF8020E4105AC6DA7B20538563A9AA90",
      INIT_77 => X"A251C652E609F0012907A50F9002C951A5E3634C00A252C651E61EF0012906A5",
      INIT_78 => X"20C968DCDF4C04D012C96808F0EAEAEA0170BD5AA6EAEAEAEAEA4860E3634C01",
      INIT_79 => X"20C968DD044C04D012C96808F0EAEAEA0170BD5AA6EAEAEAEAEA48DD114CF8B0",
      INIT_7A => X"8D01778D01768D01758D01748D60D49120FA10CA01709D0FA200A9DD114CF8B0",
      INIT_7B => X"634CA09573A907F063C90101BDE77A4C01709D00A908F00170BD60D491200178",
      INIT_7C => X"A96000A9033046A503078D01A9E77A4CA89501789D01019D40A9030E8D01A9E7",
      INIT_7D => X"01709D00A9E7104C6001105AC601709D00A905D073C9A0B5E77A4CA895016020",
      INIT_7E => X"C908B0A0C915F0F029A8B5E0D34C03F00829A8B5E0C04CF029A8B5073046A560",
      INIT_7F => X"C070C070D400FFFFFFFFFFFFFFFFFF60D69503A960D69501A909D0802909F060",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
    port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2) => '1',
      ADDRARDADDR(1) => '1',
      ADDRARDADDR(0) => '1',
      ADDRBWRADDR(15) => '0',
      ADDRBWRADDR(14) => '0',
      ADDRBWRADDR(13) => '0',
      ADDRBWRADDR(12) => '0',
      ADDRBWRADDR(11) => '0',
      ADDRBWRADDR(10) => '0',
      ADDRBWRADDR(9) => '0',
      ADDRBWRADDR(8) => '0',
      ADDRBWRADDR(7) => '0',
      ADDRBWRADDR(6) => '0',
      ADDRBWRADDR(5) => '0',
      ADDRBWRADDR(4) => '0',
      ADDRBWRADDR(3) => '0',
      ADDRBWRADDR(2) => '0',
      ADDRBWRADDR(1) => '0',
      ADDRBWRADDR(0) => '0',
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31) => '0',
      DIADI(30) => '0',
      DIADI(29) => '0',
      DIADI(28) => '0',
      DIADI(27) => '0',
      DIADI(26) => '0',
      DIADI(25) => '0',
      DIADI(24) => '0',
      DIADI(23) => '0',
      DIADI(22) => '0',
      DIADI(21) => '0',
      DIADI(20) => '0',
      DIADI(19) => '0',
      DIADI(18) => '0',
      DIADI(17) => '0',
      DIADI(16) => '0',
      DIADI(15) => '0',
      DIADI(14) => '0',
      DIADI(13) => '0',
      DIADI(12) => '0',
      DIADI(11) => '0',
      DIADI(10) => '0',
      DIADI(9) => '0',
      DIADI(8) => '0',
      DIADI(7) => '0',
      DIADI(6) => '0',
      DIADI(5) => '0',
      DIADI(4) => '0',
      DIADI(3) => '0',
      DIADI(2) => '0',
      DIADI(1) => '0',
      DIADI(0) => '0',
      DIBDI(31) => '0',
      DIBDI(30) => '0',
      DIBDI(29) => '0',
      DIBDI(28) => '0',
      DIBDI(27) => '0',
      DIBDI(26) => '0',
      DIBDI(25) => '0',
      DIBDI(24) => '0',
      DIBDI(23) => '0',
      DIBDI(22) => '0',
      DIBDI(21) => '0',
      DIBDI(20) => '0',
      DIBDI(19) => '0',
      DIBDI(18) => '0',
      DIBDI(17) => '0',
      DIBDI(16) => '0',
      DIBDI(15) => '0',
      DIBDI(14) => '0',
      DIBDI(13) => '0',
      DIBDI(12) => '0',
      DIBDI(11) => '0',
      DIBDI(10) => '0',
      DIBDI(9) => '0',
      DIBDI(8) => '0',
      DIBDI(7) => '0',
      DIBDI(6) => '0',
      DIBDI(5) => '0',
      DIBDI(4) => '0',
      DIBDI(3) => '0',
      DIBDI(2) => '0',
      DIBDI(1) => '0',
      DIBDI(0) => '0',
      DIPADIP(3) => '0',
      DIPADIP(2) => '0',
      DIPADIP(1) => '0',
      DIPADIP(0) => '0',
      DIPBDIP(3) => '0',
      DIPBDIP(2) => '0',
      DIPBDIP(1) => '0',
      DIPBDIP(0) => '0',
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => I4(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \n_71_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ram_ena,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => ena,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => '0',
      WEA(2) => '0',
      WEA(1) => '0',
      WEA(0) => '0',
      WEBWE(7) => '0',
      WEBWE(6) => '0',
      WEBWE(5) => '0',
      WEBWE(4) => '0',
      WEBWE(3) => '0',
      WEBWE(2) => '0',
      WEBWE(1) => '0',
      WEBWE(0) => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity PROM_blk_mem_gen_prim_width is
  port (
    I3 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    I1 : in STD_LOGIC;
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of PROM_blk_mem_gen_prim_width : entity is "blk_mem_gen_prim_width";
end PROM_blk_mem_gen_prim_width;

architecture STRUCTURE of PROM_blk_mem_gen_prim_width is
begin
\prim_init.ram\: entity work.PROM_blk_mem_gen_prim_wrapper_init
    port map (
      I1 => I1,
      I3(7 downto 0) => I3(7 downto 0),
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \PROM_blk_mem_gen_prim_width__parameterized0\ is
  port (
    I2 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    I1 : in STD_LOGIC;
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \PROM_blk_mem_gen_prim_width__parameterized0\ : entity is "blk_mem_gen_prim_width";
end \PROM_blk_mem_gen_prim_width__parameterized0\;

architecture STRUCTURE of \PROM_blk_mem_gen_prim_width__parameterized0\ is
begin
\prim_init.ram\: entity work.\PROM_blk_mem_gen_prim_wrapper_init__parameterized0\
    port map (
      I1 => I1,
      I2(7 downto 0) => I2(7 downto 0),
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \PROM_blk_mem_gen_prim_width__parameterized1\ is
  port (
    I1 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    I2 : in STD_LOGIC;
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \PROM_blk_mem_gen_prim_width__parameterized1\ : entity is "blk_mem_gen_prim_width";
end \PROM_blk_mem_gen_prim_width__parameterized1\;

architecture STRUCTURE of \PROM_blk_mem_gen_prim_width__parameterized1\ is
begin
\prim_init.ram\: entity work.\PROM_blk_mem_gen_prim_wrapper_init__parameterized1\
    port map (
      I1(7 downto 0) => I1(7 downto 0),
      I2 => I2,
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \PROM_blk_mem_gen_prim_width__parameterized2\ is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    I1 : in STD_LOGIC;
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \PROM_blk_mem_gen_prim_width__parameterized2\ : entity is "blk_mem_gen_prim_width";
end \PROM_blk_mem_gen_prim_width__parameterized2\;

architecture STRUCTURE of \PROM_blk_mem_gen_prim_width__parameterized2\ is
begin
\prim_init.ram\: entity work.\PROM_blk_mem_gen_prim_wrapper_init__parameterized2\
    port map (
      DOADO(7 downto 0) => DOADO(7 downto 0),
      I1 => I1,
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \PROM_blk_mem_gen_prim_width__parameterized3\ is
  port (
    I7 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    I1 : in STD_LOGIC;
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \PROM_blk_mem_gen_prim_width__parameterized3\ : entity is "blk_mem_gen_prim_width";
end \PROM_blk_mem_gen_prim_width__parameterized3\;

architecture STRUCTURE of \PROM_blk_mem_gen_prim_width__parameterized3\ is
begin
\prim_init.ram\: entity work.\PROM_blk_mem_gen_prim_wrapper_init__parameterized3\
    port map (
      I1 => I1,
      I7(7 downto 0) => I7(7 downto 0),
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \PROM_blk_mem_gen_prim_width__parameterized4\ is
  port (
    I6 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    I1 : in STD_LOGIC;
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \PROM_blk_mem_gen_prim_width__parameterized4\ : entity is "blk_mem_gen_prim_width";
end \PROM_blk_mem_gen_prim_width__parameterized4\;

architecture STRUCTURE of \PROM_blk_mem_gen_prim_width__parameterized4\ is
begin
\prim_init.ram\: entity work.\PROM_blk_mem_gen_prim_wrapper_init__parameterized4\
    port map (
      I1 => I1,
      I6(7 downto 0) => I6(7 downto 0),
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \PROM_blk_mem_gen_prim_width__parameterized5\ is
  port (
    I5 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    I1 : in STD_LOGIC;
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \PROM_blk_mem_gen_prim_width__parameterized5\ : entity is "blk_mem_gen_prim_width";
end \PROM_blk_mem_gen_prim_width__parameterized5\;

architecture STRUCTURE of \PROM_blk_mem_gen_prim_width__parameterized5\ is
begin
\prim_init.ram\: entity work.\PROM_blk_mem_gen_prim_wrapper_init__parameterized5\
    port map (
      I1 => I1,
      I5(7 downto 0) => I5(7 downto 0),
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \PROM_blk_mem_gen_prim_width__parameterized6\ is
  port (
    I4 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_ena : in STD_LOGIC;
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \PROM_blk_mem_gen_prim_width__parameterized6\ : entity is "blk_mem_gen_prim_width";
end \PROM_blk_mem_gen_prim_width__parameterized6\;

architecture STRUCTURE of \PROM_blk_mem_gen_prim_width__parameterized6\ is
begin
\prim_init.ram\: entity work.\PROM_blk_mem_gen_prim_wrapper_init__parameterized6\
    port map (
      I4(7 downto 0) => I4(7 downto 0),
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      ena => ena,
      ram_ena => ram_ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity PROM_blk_mem_gen_generic_cstr is
  port (
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of PROM_blk_mem_gen_generic_cstr : entity is "blk_mem_gen_generic_cstr";
end PROM_blk_mem_gen_generic_cstr;

architecture STRUCTURE of PROM_blk_mem_gen_generic_cstr is
  signal \n_0_bindec_a.bindec_inst_a\ : STD_LOGIC;
  signal \n_1_bindec_a.bindec_inst_a\ : STD_LOGIC;
  signal \n_2_bindec_a.bindec_inst_a\ : STD_LOGIC;
  signal \n_3_bindec_a.bindec_inst_a\ : STD_LOGIC;
  signal \n_4_bindec_a.bindec_inst_a\ : STD_LOGIC;
  signal \n_5_bindec_a.bindec_inst_a\ : STD_LOGIC;
  signal \n_6_bindec_a.bindec_inst_a\ : STD_LOGIC;
  signal ram_douta : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ram_douta11_out : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ram_douta13_out : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ram_douta1_out : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ram_douta3_out : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ram_douta5_out : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ram_douta7_out : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ram_douta9_out : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ram_ena : STD_LOGIC;
begin
\bindec_a.bindec_inst_a\: entity work.PROM_bindec
    port map (
      O1 => \n_0_bindec_a.bindec_inst_a\,
      O2 => \n_1_bindec_a.bindec_inst_a\,
      O3 => \n_2_bindec_a.bindec_inst_a\,
      O4 => \n_3_bindec_a.bindec_inst_a\,
      O5 => \n_4_bindec_a.bindec_inst_a\,
      O6 => \n_5_bindec_a.bindec_inst_a\,
      O7 => \n_6_bindec_a.bindec_inst_a\,
      addra(2 downto 0) => addra(14 downto 12),
      ena => ena,
      ram_ena => ram_ena
    );
\has_mux_a.A\: entity work.PROM_blk_mem_gen_mux
    port map (
      DOADO(7 downto 0) => ram_douta7_out(7 downto 0),
      I1(7 downto 0) => ram_douta9_out(7 downto 0),
      I2(7 downto 0) => ram_douta11_out(7 downto 0),
      I3(7 downto 0) => ram_douta13_out(7 downto 0),
      I4(7 downto 0) => ram_douta(7 downto 0),
      I5(7 downto 0) => ram_douta1_out(7 downto 0),
      I6(7 downto 0) => ram_douta3_out(7 downto 0),
      I7(7 downto 0) => ram_douta5_out(7 downto 0),
      addra(2 downto 0) => addra(14 downto 12),
      clka => clka,
      douta(7 downto 0) => douta(7 downto 0),
      ena => ena
    );
\ramloop[0].ram.r\: entity work.PROM_blk_mem_gen_prim_width
    port map (
      I1 => \n_0_bindec_a.bindec_inst_a\,
      I3(7 downto 0) => ram_douta13_out(7 downto 0),
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      ena => ena
    );
\ramloop[1].ram.r\: entity work.\PROM_blk_mem_gen_prim_width__parameterized0\
    port map (
      I1 => \n_1_bindec_a.bindec_inst_a\,
      I2(7 downto 0) => ram_douta11_out(7 downto 0),
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      ena => ena
    );
\ramloop[2].ram.r\: entity work.\PROM_blk_mem_gen_prim_width__parameterized1\
    port map (
      I1(7 downto 0) => ram_douta9_out(7 downto 0),
      I2 => \n_2_bindec_a.bindec_inst_a\,
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      ena => ena
    );
\ramloop[3].ram.r\: entity work.\PROM_blk_mem_gen_prim_width__parameterized2\
    port map (
      DOADO(7 downto 0) => ram_douta7_out(7 downto 0),
      I1 => \n_3_bindec_a.bindec_inst_a\,
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      ena => ena
    );
\ramloop[4].ram.r\: entity work.\PROM_blk_mem_gen_prim_width__parameterized3\
    port map (
      I1 => \n_4_bindec_a.bindec_inst_a\,
      I7(7 downto 0) => ram_douta5_out(7 downto 0),
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      ena => ena
    );
\ramloop[5].ram.r\: entity work.\PROM_blk_mem_gen_prim_width__parameterized4\
    port map (
      I1 => \n_5_bindec_a.bindec_inst_a\,
      I6(7 downto 0) => ram_douta3_out(7 downto 0),
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      ena => ena
    );
\ramloop[6].ram.r\: entity work.\PROM_blk_mem_gen_prim_width__parameterized5\
    port map (
      I1 => \n_6_bindec_a.bindec_inst_a\,
      I5(7 downto 0) => ram_douta1_out(7 downto 0),
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      ena => ena
    );
\ramloop[7].ram.r\: entity work.\PROM_blk_mem_gen_prim_width__parameterized6\
    port map (
      I4(7 downto 0) => ram_douta(7 downto 0),
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      ena => ena,
      ram_ena => ram_ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity PROM_blk_mem_gen_top is
  port (
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of PROM_blk_mem_gen_top : entity is "blk_mem_gen_top";
end PROM_blk_mem_gen_top;

architecture STRUCTURE of PROM_blk_mem_gen_top is
begin
\valid.cstr\: entity work.PROM_blk_mem_gen_generic_cstr
    port map (
      addra(14 downto 0) => addra(14 downto 0),
      clka => clka,
      douta(7 downto 0) => douta(7 downto 0),
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity PROM_blk_mem_gen_v8_2_synth is
  port (
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of PROM_blk_mem_gen_v8_2_synth : entity is "blk_mem_gen_v8_2_synth";
end PROM_blk_mem_gen_v8_2_synth;

architecture STRUCTURE of PROM_blk_mem_gen_v8_2_synth is
begin
\gnativebmg.native_blk_mem_gen\: entity work.PROM_blk_mem_gen_top
    port map (
      addra(14 downto 0) => addra(14 downto 0),
      clka => clka,
      douta(7 downto 0) => douta(7 downto 0),
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \PROM_blk_mem_gen_v8_2__parameterized0\ is
  port (
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    eccpipece : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    rdaddrecc : out STD_LOGIC_VECTOR ( 14 downto 0 );
    sleep : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_injectsbiterr : in STD_LOGIC;
    s_axi_injectdbiterr : in STD_LOGIC;
    s_axi_sbiterr : out STD_LOGIC;
    s_axi_dbiterr : out STD_LOGIC;
    s_axi_rdaddrecc : out STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \PROM_blk_mem_gen_v8_2__parameterized0\ : entity is "blk_mem_gen_v8_2";
  attribute C_FAMILY : string;
  attribute C_FAMILY of \PROM_blk_mem_gen_v8_2__parameterized0\ : entity is "artix7";
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of \PROM_blk_mem_gen_v8_2__parameterized0\ : entity is "artix7";
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of \PROM_blk_mem_gen_v8_2__parameterized0\ : entity is "./";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of \PROM_blk_mem_gen_v8_2__parameterized0\ : entity is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of \PROM_blk_mem_gen_v8_2__parameterized0\ : entity is 1;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of \PROM_blk_mem_gen_v8_2__parameterized0\ : entity is 0;
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of \PROM_blk_mem_gen_v8_2__parameterized0\ : entity is 0;
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of \PROM_blk_mem_gen_v8_2__parameterized0\ : entity is 0;
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of \PROM_blk_mem_gen_v8_2__parameterized0\ : entity is "NONE";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of \PROM_blk_mem_gen_v8_2__parameterized0\ : entity is 0;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of \PROM_blk_mem_gen_v8_2__parameterized0\ : entity is 4;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of \PROM_blk_mem_gen_v8_2__parameterized0\ : entity is 3;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of \PROM_blk_mem_gen_v8_2__parameterized0\ : entity is 9;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of \PROM_blk_mem_gen_v8_2__parameterized0\ : entity is 1;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of \PROM_blk_mem_gen_v8_2__parameterized0\ : entity is 1;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of \PROM_blk_mem_gen_v8_2__parameterized0\ : entity is 1;
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of \PROM_blk_mem_gen_v8_2__parameterized0\ : entity is "PROM.mif";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of \PROM_blk_mem_gen_v8_2__parameterized0\ : entity is "PROM.mem";
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of \PROM_blk_mem_gen_v8_2__parameterized0\ : entity is 0;
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of \PROM_blk_mem_gen_v8_2__parameterized0\ : entity is "0";
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of \PROM_blk_mem_gen_v8_2__parameterized0\ : entity is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of \PROM_blk_mem_gen_v8_2__parameterized0\ : entity is "CE";
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of \PROM_blk_mem_gen_v8_2__parameterized0\ : entity is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of \PROM_blk_mem_gen_v8_2__parameterized0\ : entity is "0";
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of \PROM_blk_mem_gen_v8_2__parameterized0\ : entity is 1;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of \PROM_blk_mem_gen_v8_2__parameterized0\ : entity is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of \PROM_blk_mem_gen_v8_2__parameterized0\ : entity is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of \PROM_blk_mem_gen_v8_2__parameterized0\ : entity is 1;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of \PROM_blk_mem_gen_v8_2__parameterized0\ : entity is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of \PROM_blk_mem_gen_v8_2__parameterized0\ : entity is 8;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of \PROM_blk_mem_gen_v8_2__parameterized0\ : entity is 8;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of \PROM_blk_mem_gen_v8_2__parameterized0\ : entity is 32768;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of \PROM_blk_mem_gen_v8_2__parameterized0\ : entity is 32768;
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of \PROM_blk_mem_gen_v8_2__parameterized0\ : entity is 15;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of \PROM_blk_mem_gen_v8_2__parameterized0\ : entity is 0;
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of \PROM_blk_mem_gen_v8_2__parameterized0\ : entity is "CE";
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of \PROM_blk_mem_gen_v8_2__parameterized0\ : entity is 0;
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of \PROM_blk_mem_gen_v8_2__parameterized0\ : entity is "0";
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of \PROM_blk_mem_gen_v8_2__parameterized0\ : entity is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of \PROM_blk_mem_gen_v8_2__parameterized0\ : entity is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of \PROM_blk_mem_gen_v8_2__parameterized0\ : entity is 0;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of \PROM_blk_mem_gen_v8_2__parameterized0\ : entity is 1;
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of \PROM_blk_mem_gen_v8_2__parameterized0\ : entity is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of \PROM_blk_mem_gen_v8_2__parameterized0\ : entity is 8;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of \PROM_blk_mem_gen_v8_2__parameterized0\ : entity is 8;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of \PROM_blk_mem_gen_v8_2__parameterized0\ : entity is 32768;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of \PROM_blk_mem_gen_v8_2__parameterized0\ : entity is 32768;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of \PROM_blk_mem_gen_v8_2__parameterized0\ : entity is 15;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of \PROM_blk_mem_gen_v8_2__parameterized0\ : entity is 1;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of \PROM_blk_mem_gen_v8_2__parameterized0\ : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of \PROM_blk_mem_gen_v8_2__parameterized0\ : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of \PROM_blk_mem_gen_v8_2__parameterized0\ : entity is 0;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of \PROM_blk_mem_gen_v8_2__parameterized0\ : entity is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of \PROM_blk_mem_gen_v8_2__parameterized0\ : entity is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of \PROM_blk_mem_gen_v8_2__parameterized0\ : entity is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of \PROM_blk_mem_gen_v8_2__parameterized0\ : entity is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of \PROM_blk_mem_gen_v8_2__parameterized0\ : entity is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of \PROM_blk_mem_gen_v8_2__parameterized0\ : entity is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of \PROM_blk_mem_gen_v8_2__parameterized0\ : entity is 0;
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of \PROM_blk_mem_gen_v8_2__parameterized0\ : entity is "ALL";
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of \PROM_blk_mem_gen_v8_2__parameterized0\ : entity is 0;
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of \PROM_blk_mem_gen_v8_2__parameterized0\ : entity is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of \PROM_blk_mem_gen_v8_2__parameterized0\ : entity is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of \PROM_blk_mem_gen_v8_2__parameterized0\ : entity is 0;
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of \PROM_blk_mem_gen_v8_2__parameterized0\ : entity is "8";
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of \PROM_blk_mem_gen_v8_2__parameterized0\ : entity is "0";
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of \PROM_blk_mem_gen_v8_2__parameterized0\ : entity is "Estimated Power for IP     :     2.326399 mW";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of \PROM_blk_mem_gen_v8_2__parameterized0\ : entity is "yes";
end \PROM_blk_mem_gen_v8_2__parameterized0\;

architecture STRUCTURE of \PROM_blk_mem_gen_v8_2__parameterized0\ is
  signal \<const0>\ : STD_LOGIC;
begin
  dbiterr <= \<const0>\;
  doutb(7) <= \<const0>\;
  doutb(6) <= \<const0>\;
  doutb(5) <= \<const0>\;
  doutb(4) <= \<const0>\;
  doutb(3) <= \<const0>\;
  doutb(2) <= \<const0>\;
  doutb(1) <= \<const0>\;
  doutb(0) <= \<const0>\;
  rdaddrecc(14) <= \<const0>\;
  rdaddrecc(13) <= \<const0>\;
  rdaddrecc(12) <= \<const0>\;
  rdaddrecc(11) <= \<const0>\;
  rdaddrecc(10) <= \<const0>\;
  rdaddrecc(9) <= \<const0>\;
  rdaddrecc(8) <= \<const0>\;
  rdaddrecc(7) <= \<const0>\;
  rdaddrecc(6) <= \<const0>\;
  rdaddrecc(5) <= \<const0>\;
  rdaddrecc(4) <= \<const0>\;
  rdaddrecc(3) <= \<const0>\;
  rdaddrecc(2) <= \<const0>\;
  rdaddrecc(1) <= \<const0>\;
  rdaddrecc(0) <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(3) <= \<const0>\;
  s_axi_bid(2) <= \<const0>\;
  s_axi_bid(1) <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_dbiterr <= \<const0>\;
  s_axi_rdaddrecc(14) <= \<const0>\;
  s_axi_rdaddrecc(13) <= \<const0>\;
  s_axi_rdaddrecc(12) <= \<const0>\;
  s_axi_rdaddrecc(11) <= \<const0>\;
  s_axi_rdaddrecc(10) <= \<const0>\;
  s_axi_rdaddrecc(9) <= \<const0>\;
  s_axi_rdaddrecc(8) <= \<const0>\;
  s_axi_rdaddrecc(7) <= \<const0>\;
  s_axi_rdaddrecc(6) <= \<const0>\;
  s_axi_rdaddrecc(5) <= \<const0>\;
  s_axi_rdaddrecc(4) <= \<const0>\;
  s_axi_rdaddrecc(3) <= \<const0>\;
  s_axi_rdaddrecc(2) <= \<const0>\;
  s_axi_rdaddrecc(1) <= \<const0>\;
  s_axi_rdaddrecc(0) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(3) <= \<const0>\;
  s_axi_rid(2) <= \<const0>\;
  s_axi_rid(1) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_sbiterr <= \<const0>\;
  s_axi_wready <= \<const0>\;
  sbiterr <= \<const0>\;
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
inst_blk_mem_gen: entity work.PROM_blk_mem_gen_v8_2_synth
    port map (
      addra(14 downto 0) => addra(14 downto 0),
      clka => clka,
      douta(7 downto 0) => douta(7 downto 0),
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity PROM is
  port (
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of PROM : entity is true;
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of PROM : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of PROM : entity is "blk_mem_gen_v8_2,Vivado 2014.4";
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of PROM : entity is "PROM,blk_mem_gen_v8_2,{}";
  attribute core_generation_info : string;
  attribute core_generation_info of PROM : entity is "PROM,blk_mem_gen_v8_2,{x_ipProduct=Vivado 2014.4,x_ipVendor=xilinx.com,x_ipLibrary=ip,x_ipName=blk_mem_gen,x_ipVersion=8.2,x_ipCoreRevision=3,x_ipLanguage=VERILOG,x_ipSimLanguage=VERILOG,C_FAMILY=artix7,C_XDEVICEFAMILY=artix7,C_ELABORATION_DIR=./,C_INTERFACE_TYPE=0,C_AXI_TYPE=1,C_AXI_SLAVE_TYPE=0,C_USE_BRAM_BLOCK=0,C_ENABLE_32BIT_ADDRESS=0,C_CTRL_ECC_ALGO=NONE,C_HAS_AXI_ID=0,C_AXI_ID_WIDTH=4,C_MEM_TYPE=3,C_BYTE_SIZE=9,C_ALGORITHM=1,C_PRIM_TYPE=1,C_LOAD_INIT_FILE=1,C_INIT_FILE_NAME=PROM.mif,C_INIT_FILE=PROM.mem,C_USE_DEFAULT_DATA=0,C_DEFAULT_DATA=0,C_HAS_RSTA=0,C_RST_PRIORITY_A=CE,C_RSTRAM_A=0,C_INITA_VAL=0,C_HAS_ENA=1,C_HAS_REGCEA=0,C_USE_BYTE_WEA=0,C_WEA_WIDTH=1,C_WRITE_MODE_A=WRITE_FIRST,C_WRITE_WIDTH_A=8,C_READ_WIDTH_A=8,C_WRITE_DEPTH_A=32768,C_READ_DEPTH_A=32768,C_ADDRA_WIDTH=15,C_HAS_RSTB=0,C_RST_PRIORITY_B=CE,C_RSTRAM_B=0,C_INITB_VAL=0,C_HAS_ENB=0,C_HAS_REGCEB=0,C_USE_BYTE_WEB=0,C_WEB_WIDTH=1,C_WRITE_MODE_B=WRITE_FIRST,C_WRITE_WIDTH_B=8,C_READ_WIDTH_B=8,C_WRITE_DEPTH_B=32768,C_READ_DEPTH_B=32768,C_ADDRB_WIDTH=15,C_HAS_MEM_OUTPUT_REGS_A=1,C_HAS_MEM_OUTPUT_REGS_B=0,C_HAS_MUX_OUTPUT_REGS_A=0,C_HAS_MUX_OUTPUT_REGS_B=0,C_MUX_PIPELINE_STAGES=0,C_HAS_SOFTECC_INPUT_REGS_A=0,C_HAS_SOFTECC_OUTPUT_REGS_B=0,C_USE_SOFTECC=0,C_USE_ECC=0,C_EN_ECC_PIPE=0,C_HAS_INJECTERR=0,C_SIM_COLLISION_CHECK=ALL,C_COMMON_CLK=0,C_DISABLE_WARN_BHV_COLL=0,C_EN_SLEEP_PIN=0,C_DISABLE_WARN_BHV_RANGE=0,C_COUNT_36K_BRAM=8,C_COUNT_18K_BRAM=0,C_EST_POWER_SUMMARY=Estimated Power for IP     _     2.326399 mW}";
end PROM;

architecture STRUCTURE of PROM is
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_doutb_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of U0 : label is 15;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of U0 : label is 15;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of U0 : label is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of U0 : label is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of U0 : label is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of U0 : label is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of U0 : label is "0";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of U0 : label is "8";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of U0 : label is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of U0 : label is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of U0 : label is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of U0 : label is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of U0 : label is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of U0 : label is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of U0 : label is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of U0 : label is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of U0 : label is "Estimated Power for IP     :     2.326399 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "artix7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of U0 : label is 1;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of U0 : label is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of U0 : label is 1;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of U0 : label is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of U0 : label is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of U0 : label is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of U0 : label is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of U0 : label is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of U0 : label is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of U0 : label is "PROM.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of U0 : label is "PROM.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of U0 : label is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of U0 : label is 3;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of U0 : label is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of U0 : label is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of U0 : label is 32768;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of U0 : label is 32768;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of U0 : label is 8;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of U0 : label is 8;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of U0 : label is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of U0 : label is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of U0 : label is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of U0 : label is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of U0 : label is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of U0 : label is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of U0 : label is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of U0 : label is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of U0 : label is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of U0 : label is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of U0 : label is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of U0 : label is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of U0 : label is 32768;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of U0 : label is 32768;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of U0 : label is 8;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of U0 : label is 8;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of U0 : label is "artix7";
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of U0 : label is std.standard.true;
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
begin
U0: entity work.\PROM_blk_mem_gen_v8_2__parameterized0\
    port map (
      addra(14 downto 0) => addra(14 downto 0),
      addrb(14) => '0',
      addrb(13) => '0',
      addrb(12) => '0',
      addrb(11) => '0',
      addrb(10) => '0',
      addrb(9) => '0',
      addrb(8) => '0',
      addrb(7) => '0',
      addrb(6) => '0',
      addrb(5) => '0',
      addrb(4) => '0',
      addrb(3) => '0',
      addrb(2) => '0',
      addrb(1) => '0',
      addrb(0) => '0',
      clka => clka,
      clkb => '0',
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      dina(7) => '0',
      dina(6) => '0',
      dina(5) => '0',
      dina(4) => '0',
      dina(3) => '0',
      dina(2) => '0',
      dina(1) => '0',
      dina(0) => '0',
      dinb(7) => '0',
      dinb(6) => '0',
      dinb(5) => '0',
      dinb(4) => '0',
      dinb(3) => '0',
      dinb(2) => '0',
      dinb(1) => '0',
      dinb(0) => '0',
      douta(7 downto 0) => douta(7 downto 0),
      doutb(7 downto 0) => NLW_U0_doutb_UNCONNECTED(7 downto 0),
      eccpipece => '0',
      ena => ena,
      enb => '0',
      injectdbiterr => '0',
      injectsbiterr => '0',
      rdaddrecc(14 downto 0) => NLW_U0_rdaddrecc_UNCONNECTED(14 downto 0),
      regcea => '0',
      regceb => '0',
      rsta => '0',
      rstb => '0',
      s_aclk => '0',
      s_aresetn => '0',
      s_axi_araddr(31) => '0',
      s_axi_araddr(30) => '0',
      s_axi_araddr(29) => '0',
      s_axi_araddr(28) => '0',
      s_axi_araddr(27) => '0',
      s_axi_araddr(26) => '0',
      s_axi_araddr(25) => '0',
      s_axi_araddr(24) => '0',
      s_axi_araddr(23) => '0',
      s_axi_araddr(22) => '0',
      s_axi_araddr(21) => '0',
      s_axi_araddr(20) => '0',
      s_axi_araddr(19) => '0',
      s_axi_araddr(18) => '0',
      s_axi_araddr(17) => '0',
      s_axi_araddr(16) => '0',
      s_axi_araddr(15) => '0',
      s_axi_araddr(14) => '0',
      s_axi_araddr(13) => '0',
      s_axi_araddr(12) => '0',
      s_axi_araddr(11) => '0',
      s_axi_araddr(10) => '0',
      s_axi_araddr(9) => '0',
      s_axi_araddr(8) => '0',
      s_axi_araddr(7) => '0',
      s_axi_araddr(6) => '0',
      s_axi_araddr(5) => '0',
      s_axi_araddr(4) => '0',
      s_axi_araddr(3) => '0',
      s_axi_araddr(2) => '0',
      s_axi_araddr(1) => '0',
      s_axi_araddr(0) => '0',
      s_axi_arburst(1) => '0',
      s_axi_arburst(0) => '0',
      s_axi_arid(3) => '0',
      s_axi_arid(2) => '0',
      s_axi_arid(1) => '0',
      s_axi_arid(0) => '0',
      s_axi_arlen(7) => '0',
      s_axi_arlen(6) => '0',
      s_axi_arlen(5) => '0',
      s_axi_arlen(4) => '0',
      s_axi_arlen(3) => '0',
      s_axi_arlen(2) => '0',
      s_axi_arlen(1) => '0',
      s_axi_arlen(0) => '0',
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arsize(2) => '0',
      s_axi_arsize(1) => '0',
      s_axi_arsize(0) => '0',
      s_axi_arvalid => '0',
      s_axi_awaddr(31) => '0',
      s_axi_awaddr(30) => '0',
      s_axi_awaddr(29) => '0',
      s_axi_awaddr(28) => '0',
      s_axi_awaddr(27) => '0',
      s_axi_awaddr(26) => '0',
      s_axi_awaddr(25) => '0',
      s_axi_awaddr(24) => '0',
      s_axi_awaddr(23) => '0',
      s_axi_awaddr(22) => '0',
      s_axi_awaddr(21) => '0',
      s_axi_awaddr(20) => '0',
      s_axi_awaddr(19) => '0',
      s_axi_awaddr(18) => '0',
      s_axi_awaddr(17) => '0',
      s_axi_awaddr(16) => '0',
      s_axi_awaddr(15) => '0',
      s_axi_awaddr(14) => '0',
      s_axi_awaddr(13) => '0',
      s_axi_awaddr(12) => '0',
      s_axi_awaddr(11) => '0',
      s_axi_awaddr(10) => '0',
      s_axi_awaddr(9) => '0',
      s_axi_awaddr(8) => '0',
      s_axi_awaddr(7) => '0',
      s_axi_awaddr(6) => '0',
      s_axi_awaddr(5) => '0',
      s_axi_awaddr(4) => '0',
      s_axi_awaddr(3) => '0',
      s_axi_awaddr(2) => '0',
      s_axi_awaddr(1) => '0',
      s_axi_awaddr(0) => '0',
      s_axi_awburst(1) => '0',
      s_axi_awburst(0) => '0',
      s_axi_awid(3) => '0',
      s_axi_awid(2) => '0',
      s_axi_awid(1) => '0',
      s_axi_awid(0) => '0',
      s_axi_awlen(7) => '0',
      s_axi_awlen(6) => '0',
      s_axi_awlen(5) => '0',
      s_axi_awlen(4) => '0',
      s_axi_awlen(3) => '0',
      s_axi_awlen(2) => '0',
      s_axi_awlen(1) => '0',
      s_axi_awlen(0) => '0',
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awsize(2) => '0',
      s_axi_awsize(1) => '0',
      s_axi_awsize(0) => '0',
      s_axi_awvalid => '0',
      s_axi_bid(3 downto 0) => NLW_U0_s_axi_bid_UNCONNECTED(3 downto 0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_dbiterr => NLW_U0_s_axi_dbiterr_UNCONNECTED,
      s_axi_injectdbiterr => '0',
      s_axi_injectsbiterr => '0',
      s_axi_rdaddrecc(14 downto 0) => NLW_U0_s_axi_rdaddrecc_UNCONNECTED(14 downto 0),
      s_axi_rdata(7 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(7 downto 0),
      s_axi_rid(3 downto 0) => NLW_U0_s_axi_rid_UNCONNECTED(3 downto 0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_sbiterr => NLW_U0_s_axi_sbiterr_UNCONNECTED,
      s_axi_wdata(7) => '0',
      s_axi_wdata(6) => '0',
      s_axi_wdata(5) => '0',
      s_axi_wdata(4) => '0',
      s_axi_wdata(3) => '0',
      s_axi_wdata(2) => '0',
      s_axi_wdata(1) => '0',
      s_axi_wdata(0) => '0',
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(0) => '0',
      s_axi_wvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      sleep => '0',
      wea(0) => '0',
      web(0) => '0'
    );
end STRUCTURE;
