

================================================================
== Vitis HLS Report for 'aes_expandEncKey'
================================================================
* Date:           Mon Oct  6 15:08:28 2025

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        prj
* Solution:       solution (Vivado IP Flow Target)
* Product family: virtex7
* Target device:  xc7vx485t-ffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.268 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       24|       24|  0.240 us|  0.240 us|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 25


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 25
* Pipeline : 1
  Pipeline-0 : II = 1, D = 25, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.38>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%rc_read_1 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %rc_read"   --->   Operation 26 'read' 'rc_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%k_idx_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %k_idx"   --->   Operation 27 'read' 'k_idx_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%ctx_read_1 = read i768 @_ssdm_op_Read.ap_auto.i768, i768 %ctx_read"   --->   Operation 28 'read' 'ctx_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (1.34ns)   --->   "%add_ln157 = add i10 %k_idx_read, i10 232" [aes.c:157]   --->   Operation 29 'add' 'add_ln157' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln157 = zext i10 %add_ln157" [aes.c:157]   --->   Operation 30 'zext' 'zext_ln157' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (2.77ns)   --->   "%lshr_ln157 = lshr i768 %ctx_read_1, i768 %zext_ln157" [aes.c:157]   --->   Operation 31 'lshr' 'lshr_ln157' <Predicate = true> <Delay = 2.77> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%trunc_ln157 = trunc i768 %lshr_ln157" [aes.c:157]   --->   Operation 32 'trunc' 'trunc_ln157' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln157_1 = zext i8 %trunc_ln157" [aes.c:157]   --->   Operation 33 'zext' 'zext_ln157_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%sbox_addr = getelementptr i8 %sbox, i64 0, i64 %zext_ln157_1" [aes.c:157]   --->   Operation 34 'getelementptr' 'sbox_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [2/2] (2.26ns)   --->   "%sbox_load = load i8 %sbox_addr" [aes.c:157]   --->   Operation 35 'load' 'sbox_load' <Predicate = true> <Delay = 2.26> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_1 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node xor_ln161)   --->   "%shl_ln161 = shl i8 %rc_read_1, i8 1" [aes.c:161]   --->   Operation 36 'shl' 'shl_ln161' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node xor_ln161)   --->   "%tmp_90 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %rc_read_1, i32 7" [aes.c:161]   --->   Operation 37 'bitselect' 'tmp_90' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node xor_ln161)   --->   "%select_ln161 = select i1 %tmp_90, i8 27, i8 0" [aes.c:161]   --->   Operation 38 'select' 'select_ln161' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.60ns) (out node of the LUT)   --->   "%xor_ln161 = xor i8 %select_ln161, i8 %shl_ln161" [aes.c:161]   --->   Operation 39 'xor' 'xor_ln161' <Predicate = true> <Delay = 0.60> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 6.76>
ST_2 : Operation 40 [1/2] (2.26ns)   --->   "%sbox_load = load i8 %sbox_addr" [aes.c:157]   --->   Operation 40 'load' 'sbox_load' <Predicate = true> <Delay = 2.26> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_2 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node xor_ln157_1)   --->   "%zext_ln157_2 = zext i10 %k_idx_read" [aes.c:157]   --->   Operation 41 'zext' 'zext_ln157_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln157_4 = zext i10 %k_idx_read" [aes.c:157]   --->   Operation 42 'zext' 'zext_ln157_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node xor_ln157_1)   --->   "%lshr_ln157_1 = lshr i768 %ctx_read_1, i768 %zext_ln157_2" [aes.c:157]   --->   Operation 43 'lshr' 'lshr_ln157_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node xor_ln157_1)   --->   "%trunc_ln157_1 = trunc i768 %lshr_ln157_1" [aes.c:157]   --->   Operation 44 'trunc' 'trunc_ln157_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node xor_ln157_1)   --->   "%xor_ln157 = xor i8 %trunc_ln157_1, i8 %rc_read_1" [aes.c:157]   --->   Operation 45 'xor' 'xor_ln157' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (2.77ns) (out node of the LUT)   --->   "%xor_ln157_1 = xor i8 %xor_ln157, i8 %sbox_load" [aes.c:157]   --->   Operation 46 'xor' 'xor_ln157_1' <Predicate = true> <Delay = 2.77> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node xor_ln157_2)   --->   "%shl_ln157 = shl i520 255, i520 %zext_ln157_4" [aes.c:157]   --->   Operation 47 'shl' 'shl_ln157' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node xor_ln157_2)   --->   "%zext_ln157_5 = zext i520 %shl_ln157" [aes.c:157]   --->   Operation 48 'zext' 'zext_ln157_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node or_ln157)   --->   "%zext_ln157_6 = zext i8 %xor_ln157_1" [aes.c:157]   --->   Operation 49 'zext' 'zext_ln157_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node or_ln157)   --->   "%shl_ln157_1 = shl i520 %zext_ln157_6, i520 %zext_ln157_4" [aes.c:157]   --->   Operation 50 'shl' 'shl_ln157_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (1.72ns) (out node of the LUT)   --->   "%xor_ln157_2 = xor i521 %zext_ln157_5, i521 6864797660130609714981900799081393217269435300143305409394463459185543183397656052122559640661454554977296311391480858037121987999716643812574028291115057151" [aes.c:157]   --->   Operation 51 'xor' 'xor_ln157_2' <Predicate = true> <Delay = 1.72> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%sext_ln157 = sext i521 %xor_ln157_2" [aes.c:157]   --->   Operation 52 'sext' 'sext_ln157' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node or_ln157)   --->   "%trunc_ln157_2 = trunc i768 %ctx_read_1" [aes.c:157]   --->   Operation 53 'trunc' 'trunc_ln157_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node or_ln157)   --->   "%trunc_ln157_3 = trunc i521 %xor_ln157_2" [aes.c:157]   --->   Operation 54 'trunc' 'trunc_ln157_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.54ns)   --->   "%and_ln157 = and i768 %sext_ln157, i768 %ctx_read_1" [aes.c:157]   --->   Operation 55 'and' 'and_ln157' <Predicate = true> <Delay = 0.54> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node or_ln157)   --->   "%and_ln157_1 = and i520 %trunc_ln157_3, i520 %trunc_ln157_2" [aes.c:157]   --->   Operation 56 'and' 'and_ln157_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (1.72ns) (out node of the LUT)   --->   "%or_ln157 = or i520 %and_ln157_1, i520 %shl_ln157_1" [aes.c:157]   --->   Operation 57 'or' 'or_ln157' <Predicate = true> <Delay = 1.72> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%tmp = partselect i248 @_ssdm_op_PartSelect.i248.i768.i32.i32, i768 %and_ln157, i32 520, i32 767" [aes.c:157]   --->   Operation 58 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.38>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i768 @_ssdm_op_BitConcatenate.i768.i248.i520, i248 %tmp, i520 %or_ln157" [aes.c:157]   --->   Operation 59 'bitconcatenate' 'or_ln' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (1.34ns)   --->   "%add_ln158 = add i10 %k_idx_read, i10 240" [aes.c:158]   --->   Operation 60 'add' 'add_ln158' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln158 = zext i10 %add_ln158" [aes.c:158]   --->   Operation 61 'zext' 'zext_ln158' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (2.77ns)   --->   "%lshr_ln158 = lshr i768 %or_ln, i768 %zext_ln158" [aes.c:158]   --->   Operation 62 'lshr' 'lshr_ln158' <Predicate = true> <Delay = 2.77> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%trunc_ln158 = trunc i768 %lshr_ln158" [aes.c:158]   --->   Operation 63 'trunc' 'trunc_ln158' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln158_1 = zext i8 %trunc_ln158" [aes.c:158]   --->   Operation 64 'zext' 'zext_ln158_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%sbox_addr_16 = getelementptr i8 %sbox, i64 0, i64 %zext_ln158_1" [aes.c:158]   --->   Operation 65 'getelementptr' 'sbox_addr_16' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 66 [2/2] (2.26ns)   --->   "%sbox_load_16 = load i8 %sbox_addr_16" [aes.c:158]   --->   Operation 66 'load' 'sbox_load_16' <Predicate = true> <Delay = 2.26> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>

State 4 <SV = 3> <Delay = 6.76>
ST_4 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node or_ln158)   --->   "%tmp_1 = partselect i8 @_ssdm_op_PartSelect.i8.i768.i32.i32, i768 %and_ln157, i32 520, i32 527" [aes.c:157]   --->   Operation 67 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 68 [1/2] (2.26ns)   --->   "%sbox_load_16 = load i8 %sbox_addr_16" [aes.c:158]   --->   Operation 68 'load' 'sbox_load_16' <Predicate = true> <Delay = 2.26> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_4 : Operation 69 [1/1] (1.34ns)   --->   "%add_ln158_1 = add i10 %k_idx_read, i10 8" [aes.c:158]   --->   Operation 69 'add' 'add_ln158_1' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node xor_ln158)   --->   "%zext_ln158_2 = zext i10 %add_ln158_1" [aes.c:158]   --->   Operation 70 'zext' 'zext_ln158_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln158_4 = zext i10 %add_ln158_1" [aes.c:158]   --->   Operation 71 'zext' 'zext_ln158_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node xor_ln158)   --->   "%lshr_ln158_1 = lshr i768 %or_ln, i768 %zext_ln158_2" [aes.c:158]   --->   Operation 72 'lshr' 'lshr_ln158_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node xor_ln158)   --->   "%trunc_ln158_1 = trunc i768 %lshr_ln158_1" [aes.c:158]   --->   Operation 73 'trunc' 'trunc_ln158_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (2.77ns) (out node of the LUT)   --->   "%xor_ln158 = xor i8 %sbox_load_16, i8 %trunc_ln158_1" [aes.c:158]   --->   Operation 74 'xor' 'xor_ln158' <Predicate = true> <Delay = 2.77> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node xor_ln158_1)   --->   "%shl_ln158 = shl i528 255, i528 %zext_ln158_4" [aes.c:158]   --->   Operation 75 'shl' 'shl_ln158' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node xor_ln158_1)   --->   "%zext_ln158_5 = zext i528 %shl_ln158" [aes.c:158]   --->   Operation 76 'zext' 'zext_ln158_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node or_ln158)   --->   "%zext_ln158_6 = zext i8 %xor_ln158" [aes.c:158]   --->   Operation 77 'zext' 'zext_ln158_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node or_ln158)   --->   "%shl_ln158_1 = shl i528 %zext_ln158_6, i528 %zext_ln158_4" [aes.c:158]   --->   Operation 78 'shl' 'shl_ln158_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 79 [1/1] (1.72ns) (out node of the LUT)   --->   "%xor_ln158_1 = xor i529 %zext_ln158_5, i529 1757388200993436087035366604564836663620975436836686184804982645551499054949799949343375268009332366074187855716219099657503228927927460816018951242525454630911" [aes.c:158]   --->   Operation 79 'xor' 'xor_ln158_1' <Predicate = true> <Delay = 1.72> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%sext_ln158 = sext i529 %xor_ln158_1" [aes.c:158]   --->   Operation 80 'sext' 'sext_ln158' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node or_ln158)   --->   "%trunc_ln158_2 = trunc i529 %xor_ln158_1" [aes.c:158]   --->   Operation 81 'trunc' 'trunc_ln158_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node or_ln158)   --->   "%tmp_2 = bitconcatenate i528 @_ssdm_op_BitConcatenate.i528.i8.i520, i8 %tmp_1, i520 %or_ln157" [aes.c:158]   --->   Operation 82 'bitconcatenate' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 83 [1/1] (0.54ns)   --->   "%and_ln158 = and i768 %or_ln, i768 %sext_ln158" [aes.c:158]   --->   Operation 83 'and' 'and_ln158' <Predicate = true> <Delay = 0.54> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node or_ln158)   --->   "%and_ln158_1 = and i528 %tmp_2, i528 %trunc_ln158_2" [aes.c:158]   --->   Operation 84 'and' 'and_ln158_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 85 [1/1] (1.72ns) (out node of the LUT)   --->   "%or_ln158 = or i528 %and_ln158_1, i528 %shl_ln158_1" [aes.c:158]   --->   Operation 85 'or' 'or_ln158' <Predicate = true> <Delay = 1.72> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i240 @_ssdm_op_PartSelect.i240.i768.i32.i32, i768 %and_ln158, i32 528, i32 767" [aes.c:158]   --->   Operation 86 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 6.38>
ST_5 : Operation 87 [1/1] (0.00ns)   --->   "%or_ln1 = bitconcatenate i768 @_ssdm_op_BitConcatenate.i768.i240.i528, i240 %tmp_3, i528 %or_ln158" [aes.c:158]   --->   Operation 87 'bitconcatenate' 'or_ln1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 88 [1/1] (1.34ns)   --->   "%add_ln159 = add i10 %k_idx_read, i10 248" [aes.c:159]   --->   Operation 88 'add' 'add_ln159' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 89 [1/1] (0.00ns)   --->   "%zext_ln159 = zext i10 %add_ln159" [aes.c:159]   --->   Operation 89 'zext' 'zext_ln159' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 90 [1/1] (2.77ns)   --->   "%lshr_ln159 = lshr i768 %or_ln1, i768 %zext_ln159" [aes.c:159]   --->   Operation 90 'lshr' 'lshr_ln159' <Predicate = true> <Delay = 2.77> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 91 [1/1] (0.00ns)   --->   "%trunc_ln159 = trunc i768 %lshr_ln159" [aes.c:159]   --->   Operation 91 'trunc' 'trunc_ln159' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 92 [1/1] (0.00ns)   --->   "%zext_ln159_1 = zext i8 %trunc_ln159" [aes.c:159]   --->   Operation 92 'zext' 'zext_ln159_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 93 [1/1] (0.00ns)   --->   "%sbox_addr_17 = getelementptr i8 %sbox, i64 0, i64 %zext_ln159_1" [aes.c:159]   --->   Operation 93 'getelementptr' 'sbox_addr_17' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 94 [2/2] (2.26ns)   --->   "%sbox_load_17 = load i8 %sbox_addr_17" [aes.c:159]   --->   Operation 94 'load' 'sbox_load_17' <Predicate = true> <Delay = 2.26> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>

State 6 <SV = 5> <Delay = 6.76>
ST_6 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node or_ln159)   --->   "%tmp_4 = partselect i8 @_ssdm_op_PartSelect.i8.i768.i32.i32, i768 %and_ln158, i32 528, i32 535" [aes.c:158]   --->   Operation 95 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 96 [1/2] (2.26ns)   --->   "%sbox_load_17 = load i8 %sbox_addr_17" [aes.c:159]   --->   Operation 96 'load' 'sbox_load_17' <Predicate = true> <Delay = 2.26> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_6 : Operation 97 [1/1] (1.34ns)   --->   "%add_ln159_1 = add i10 %k_idx_read, i10 16" [aes.c:159]   --->   Operation 97 'add' 'add_ln159_1' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node xor_ln159)   --->   "%zext_ln159_2 = zext i10 %add_ln159_1" [aes.c:159]   --->   Operation 98 'zext' 'zext_ln159_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 99 [1/1] (0.00ns)   --->   "%zext_ln159_3 = zext i10 %add_ln159_1" [aes.c:159]   --->   Operation 99 'zext' 'zext_ln159_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node xor_ln159)   --->   "%lshr_ln159_1 = lshr i768 %or_ln1, i768 %zext_ln159_2" [aes.c:159]   --->   Operation 100 'lshr' 'lshr_ln159_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node xor_ln159)   --->   "%trunc_ln159_1 = trunc i768 %lshr_ln159_1" [aes.c:159]   --->   Operation 101 'trunc' 'trunc_ln159_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 102 [1/1] (2.77ns) (out node of the LUT)   --->   "%xor_ln159 = xor i8 %sbox_load_17, i8 %trunc_ln159_1" [aes.c:159]   --->   Operation 102 'xor' 'xor_ln159' <Predicate = true> <Delay = 2.77> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node xor_ln159_1)   --->   "%shl_ln159 = shl i536 255, i536 %zext_ln159_3" [aes.c:159]   --->   Operation 103 'shl' 'shl_ln159' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node xor_ln159_1)   --->   "%zext_ln159_4 = zext i536 %shl_ln159" [aes.c:159]   --->   Operation 104 'zext' 'zext_ln159_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node or_ln159)   --->   "%zext_ln159_5 = zext i8 %xor_ln159" [aes.c:159]   --->   Operation 105 'zext' 'zext_ln159_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node or_ln159)   --->   "%shl_ln159_1 = shl i536 %zext_ln159_5, i536 %zext_ln159_3" [aes.c:159]   --->   Operation 106 'shl' 'shl_ln159_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 107 [1/1] (1.72ns) (out node of the LUT)   --->   "%xor_ln159_1 = xor i537 %zext_ln159_4, i537 449891379454319638281053850768598185886969711830191663310075557261183758067148787031904068610389085714992091063352089512320826605549429968900851518086516385513471" [aes.c:159]   --->   Operation 107 'xor' 'xor_ln159_1' <Predicate = true> <Delay = 1.72> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 108 [1/1] (0.00ns)   --->   "%sext_ln159 = sext i537 %xor_ln159_1" [aes.c:159]   --->   Operation 108 'sext' 'sext_ln159' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node or_ln159)   --->   "%trunc_ln159_2 = trunc i537 %xor_ln159_1" [aes.c:159]   --->   Operation 109 'trunc' 'trunc_ln159_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node or_ln159)   --->   "%tmp_5 = bitconcatenate i536 @_ssdm_op_BitConcatenate.i536.i8.i528, i8 %tmp_4, i528 %or_ln158" [aes.c:159]   --->   Operation 110 'bitconcatenate' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 111 [1/1] (0.54ns)   --->   "%and_ln159 = and i768 %or_ln1, i768 %sext_ln159" [aes.c:159]   --->   Operation 111 'and' 'and_ln159' <Predicate = true> <Delay = 0.54> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node or_ln159)   --->   "%and_ln159_1 = and i536 %tmp_5, i536 %trunc_ln159_2" [aes.c:159]   --->   Operation 112 'and' 'and_ln159_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 113 [1/1] (1.72ns) (out node of the LUT)   --->   "%or_ln159 = or i536 %and_ln159_1, i536 %shl_ln159_1" [aes.c:159]   --->   Operation 113 'or' 'or_ln159' <Predicate = true> <Delay = 1.72> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 114 [1/1] (0.00ns)   --->   "%tmp_6 = partselect i232 @_ssdm_op_PartSelect.i232.i768.i32.i32, i768 %and_ln159, i32 536, i32 767" [aes.c:159]   --->   Operation 114 'partselect' 'tmp_6' <Predicate = true> <Delay = 0.00>

State 7 <SV = 6> <Delay = 6.38>
ST_7 : Operation 115 [1/1] (0.00ns)   --->   "%or_ln2 = bitconcatenate i768 @_ssdm_op_BitConcatenate.i768.i232.i536, i232 %tmp_6, i536 %or_ln159" [aes.c:159]   --->   Operation 115 'bitconcatenate' 'or_ln2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 116 [1/1] (1.34ns)   --->   "%add_ln160 = add i10 %k_idx_read, i10 224" [aes.c:160]   --->   Operation 116 'add' 'add_ln160' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 117 [1/1] (0.00ns)   --->   "%zext_ln160 = zext i10 %add_ln160" [aes.c:160]   --->   Operation 117 'zext' 'zext_ln160' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 118 [1/1] (2.77ns)   --->   "%lshr_ln160 = lshr i768 %or_ln2, i768 %zext_ln160" [aes.c:160]   --->   Operation 118 'lshr' 'lshr_ln160' <Predicate = true> <Delay = 2.77> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 119 [1/1] (0.00ns)   --->   "%trunc_ln160 = trunc i768 %lshr_ln160" [aes.c:160]   --->   Operation 119 'trunc' 'trunc_ln160' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 120 [1/1] (0.00ns)   --->   "%zext_ln160_1 = zext i8 %trunc_ln160" [aes.c:160]   --->   Operation 120 'zext' 'zext_ln160_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 121 [1/1] (0.00ns)   --->   "%sbox_addr_18 = getelementptr i8 %sbox, i64 0, i64 %zext_ln160_1" [aes.c:160]   --->   Operation 121 'getelementptr' 'sbox_addr_18' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 122 [2/2] (2.26ns)   --->   "%sbox_load_18 = load i8 %sbox_addr_18" [aes.c:160]   --->   Operation 122 'load' 'sbox_load_18' <Predicate = true> <Delay = 2.26> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>

State 8 <SV = 7> <Delay = 6.76>
ST_8 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node or_ln160)   --->   "%tmp_7 = partselect i8 @_ssdm_op_PartSelect.i8.i768.i32.i32, i768 %and_ln159, i32 536, i32 543" [aes.c:159]   --->   Operation 123 'partselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 124 [1/2] (2.26ns)   --->   "%sbox_load_18 = load i8 %sbox_addr_18" [aes.c:160]   --->   Operation 124 'load' 'sbox_load_18' <Predicate = true> <Delay = 2.26> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_8 : Operation 125 [1/1] (1.34ns)   --->   "%add_ln160_1 = add i10 %k_idx_read, i10 24" [aes.c:160]   --->   Operation 125 'add' 'add_ln160_1' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node xor_ln160)   --->   "%zext_ln160_2 = zext i10 %add_ln160_1" [aes.c:160]   --->   Operation 126 'zext' 'zext_ln160_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 127 [1/1] (0.00ns)   --->   "%zext_ln160_4 = zext i10 %add_ln160_1" [aes.c:160]   --->   Operation 127 'zext' 'zext_ln160_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node xor_ln160)   --->   "%lshr_ln160_1 = lshr i768 %or_ln2, i768 %zext_ln160_2" [aes.c:160]   --->   Operation 128 'lshr' 'lshr_ln160_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node xor_ln160)   --->   "%trunc_ln160_1 = trunc i768 %lshr_ln160_1" [aes.c:160]   --->   Operation 129 'trunc' 'trunc_ln160_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 130 [1/1] (2.77ns) (out node of the LUT)   --->   "%xor_ln160 = xor i8 %sbox_load_18, i8 %trunc_ln160_1" [aes.c:160]   --->   Operation 130 'xor' 'xor_ln160' <Predicate = true> <Delay = 2.77> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node xor_ln160_1)   --->   "%shl_ln160 = shl i544 255, i544 %zext_ln160_4" [aes.c:160]   --->   Operation 131 'shl' 'shl_ln160' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node xor_ln160_1)   --->   "%zext_ln160_5 = zext i544 %shl_ln160" [aes.c:160]   --->   Operation 132 'zext' 'zext_ln160_5' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node or_ln160)   --->   "%zext_ln160_6 = zext i8 %xor_ln160" [aes.c:160]   --->   Operation 133 'zext' 'zext_ln160_6' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node or_ln160)   --->   "%shl_ln160_1 = shl i544 %zext_ln160_6, i544 %zext_ln160_4" [aes.c:160]   --->   Operation 134 'shl' 'shl_ln160_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 135 [1/1] (1.72ns) (out node of the LUT)   --->   "%xor_ln160_1 = xor i545 %zext_ln160_5, i545 115172193140305827399949785796761135587064246228529065807379342658863042065190089480167441564259605943037975312218134915154131611020654072038617988630148194691448831" [aes.c:160]   --->   Operation 135 'xor' 'xor_ln160_1' <Predicate = true> <Delay = 1.72> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 136 [1/1] (0.00ns)   --->   "%sext_ln160 = sext i545 %xor_ln160_1" [aes.c:160]   --->   Operation 136 'sext' 'sext_ln160' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node or_ln160)   --->   "%trunc_ln160_2 = trunc i545 %xor_ln160_1" [aes.c:160]   --->   Operation 137 'trunc' 'trunc_ln160_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node or_ln160)   --->   "%tmp_8 = bitconcatenate i544 @_ssdm_op_BitConcatenate.i544.i8.i536, i8 %tmp_7, i536 %or_ln159" [aes.c:160]   --->   Operation 138 'bitconcatenate' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 139 [1/1] (0.54ns)   --->   "%and_ln160 = and i768 %or_ln2, i768 %sext_ln160" [aes.c:160]   --->   Operation 139 'and' 'and_ln160' <Predicate = true> <Delay = 0.54> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node or_ln160)   --->   "%and_ln160_1 = and i544 %tmp_8, i544 %trunc_ln160_2" [aes.c:160]   --->   Operation 140 'and' 'and_ln160_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 141 [1/1] (1.72ns) (out node of the LUT)   --->   "%or_ln160 = or i544 %and_ln160_1, i544 %shl_ln160_1" [aes.c:160]   --->   Operation 141 'or' 'or_ln160' <Predicate = true> <Delay = 1.72> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 142 [1/1] (0.00ns)   --->   "%tmp_9 = partselect i224 @_ssdm_op_PartSelect.i224.i768.i32.i32, i768 %and_ln160, i32 544, i32 767" [aes.c:160]   --->   Operation 142 'partselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 143 [1/1] (1.34ns)   --->   "%add_ln163 = add i10 %k_idx_read, i10 32" [aes.c:163]   --->   Operation 143 'add' 'add_ln163' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.26>
ST_9 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node or_ln163_6)   --->   "%tmp_10 = partselect i8 @_ssdm_op_PartSelect.i8.i768.i32.i32, i768 %and_ln160, i32 544, i32 551" [aes.c:160]   --->   Operation 144 'partselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 145 [1/1] (0.00ns)   --->   "%or_ln3 = bitconcatenate i768 @_ssdm_op_BitConcatenate.i768.i224.i544, i224 %tmp_9, i544 %or_ln160" [aes.c:160]   --->   Operation 145 'bitconcatenate' 'or_ln3' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 146 [1/1] (0.00ns) (grouped into LUT with out node xor_ln163)   --->   "%zext_ln163 = zext i10 %add_ln163" [aes.c:163]   --->   Operation 146 'zext' 'zext_ln163' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 147 [1/1] (0.00ns)   --->   "%zext_ln163_1 = zext i10 %add_ln163" [aes.c:163]   --->   Operation 147 'zext' 'zext_ln163_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 148 [1/1] (0.00ns) (grouped into LUT with out node xor_ln163)   --->   "%lshr_ln163 = lshr i768 %or_ln3, i768 %zext_ln163" [aes.c:163]   --->   Operation 148 'lshr' 'lshr_ln163' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 149 [1/1] (0.00ns) (grouped into LUT with out node xor_ln163)   --->   "%trunc_ln163 = trunc i768 %lshr_ln163" [aes.c:163]   --->   Operation 149 'trunc' 'trunc_ln163' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 150 [1/1] (2.77ns) (out node of the LUT)   --->   "%xor_ln163 = xor i8 %trunc_ln163, i8 %xor_ln157_1" [aes.c:163]   --->   Operation 150 'xor' 'xor_ln163' <Predicate = true> <Delay = 2.77> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 151 [1/1] (0.00ns) (grouped into LUT with out node xor_ln163_1)   --->   "%shl_ln163 = shl i552 255, i552 %zext_ln163_1" [aes.c:163]   --->   Operation 151 'shl' 'shl_ln163' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 152 [1/1] (0.00ns) (grouped into LUT with out node xor_ln163_1)   --->   "%zext_ln163_3 = zext i552 %shl_ln163" [aes.c:163]   --->   Operation 152 'zext' 'zext_ln163_3' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 153 [1/1] (0.00ns) (grouped into LUT with out node or_ln163_6)   --->   "%zext_ln163_5 = zext i8 %xor_ln163" [aes.c:163]   --->   Operation 153 'zext' 'zext_ln163_5' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node or_ln163_6)   --->   "%shl_ln163_1 = shl i552 %zext_ln163_5, i552 %zext_ln163_1" [aes.c:163]   --->   Operation 154 'shl' 'shl_ln163_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 155 [1/1] (1.72ns) (out node of the LUT)   --->   "%xor_ln163_1 = xor i553 %zext_ln163_3, i553 29484081443918291814387145163970850710288447034503440846689111720668938768688662906922865040450459121417721679927842538279457692421287442441886205089317937841010900991" [aes.c:163]   --->   Operation 155 'xor' 'xor_ln163_1' <Predicate = true> <Delay = 1.72> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 156 [1/1] (0.00ns)   --->   "%sext_ln163 = sext i553 %xor_ln163_1" [aes.c:163]   --->   Operation 156 'sext' 'sext_ln163' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 157 [1/1] (0.00ns) (grouped into LUT with out node or_ln163_6)   --->   "%trunc_ln163_1 = trunc i553 %xor_ln163_1" [aes.c:163]   --->   Operation 157 'trunc' 'trunc_ln163_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 158 [1/1] (0.00ns) (grouped into LUT with out node or_ln163_6)   --->   "%tmp_11 = bitconcatenate i552 @_ssdm_op_BitConcatenate.i552.i8.i544, i8 %tmp_10, i544 %or_ln160" [aes.c:163]   --->   Operation 158 'bitconcatenate' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 159 [1/1] (0.54ns)   --->   "%and_ln163 = and i768 %or_ln3, i768 %sext_ln163" [aes.c:163]   --->   Operation 159 'and' 'and_ln163' <Predicate = true> <Delay = 0.54> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 160 [1/1] (0.00ns) (grouped into LUT with out node or_ln163_6)   --->   "%and_ln163_6 = and i552 %tmp_11, i552 %trunc_ln163_1" [aes.c:163]   --->   Operation 160 'and' 'and_ln163_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 161 [1/1] (1.72ns) (out node of the LUT)   --->   "%or_ln163_6 = or i552 %and_ln163_6, i552 %shl_ln163_1" [aes.c:163]   --->   Operation 161 'or' 'or_ln163_6' <Predicate = true> <Delay = 1.72> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 162 [1/1] (0.00ns)   --->   "%tmp_12 = partselect i216 @_ssdm_op_PartSelect.i216.i768.i32.i32, i768 %and_ln163, i32 552, i32 767" [aes.c:163]   --->   Operation 162 'partselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 163 [1/1] (0.00ns)   --->   "%or_ln4 = bitconcatenate i768 @_ssdm_op_BitConcatenate.i768.i216.i552, i216 %tmp_12, i552 %or_ln163_6" [aes.c:163]   --->   Operation 163 'bitconcatenate' 'or_ln4' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 164 [1/1] (1.34ns)   --->   "%add_ln163_1 = add i10 %k_idx_read, i10 40" [aes.c:163]   --->   Operation 164 'add' 'add_ln163_1' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 165 [1/1] (0.00ns) (grouped into LUT with out node xor_ln163_2)   --->   "%zext_ln163_2 = zext i10 %add_ln163_1" [aes.c:163]   --->   Operation 165 'zext' 'zext_ln163_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 166 [1/1] (0.00ns)   --->   "%zext_ln163_7 = zext i10 %add_ln163_1" [aes.c:163]   --->   Operation 166 'zext' 'zext_ln163_7' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 167 [1/1] (0.00ns) (grouped into LUT with out node xor_ln163_2)   --->   "%lshr_ln163_1 = lshr i768 %or_ln4, i768 %zext_ln163_2" [aes.c:163]   --->   Operation 167 'lshr' 'lshr_ln163_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 168 [1/1] (0.00ns) (grouped into LUT with out node xor_ln163_2)   --->   "%trunc_ln163_2 = trunc i768 %lshr_ln163_1" [aes.c:163]   --->   Operation 168 'trunc' 'trunc_ln163_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 169 [1/1] (2.77ns) (out node of the LUT)   --->   "%xor_ln163_2 = xor i8 %trunc_ln163_2, i8 %xor_ln158" [aes.c:163]   --->   Operation 169 'xor' 'xor_ln163_2' <Predicate = true> <Delay = 2.77> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 170 [1/1] (0.00ns) (grouped into LUT with out node xor_ln163_3)   --->   "%shl_ln163_2 = shl i560 255, i560 %zext_ln163_7" [aes.c:163]   --->   Operation 170 'shl' 'shl_ln163_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 171 [1/1] (0.00ns) (grouped into LUT with out node xor_ln163_3)   --->   "%zext_ln163_9 = zext i560 %shl_ln163_2" [aes.c:163]   --->   Operation 171 'zext' 'zext_ln163_9' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 172 [1/1] (1.72ns) (out node of the LUT)   --->   "%xor_ln163_3 = xor i561 %zext_ln163_9, i561 7547924849643082704483109161976537781833842440832880856752412600491248324784297704172253450355317535082936750061527689799541169259849585265122868502865392087298790653951" [aes.c:163]   --->   Operation 172 'xor' 'xor_ln163_3' <Predicate = true> <Delay = 1.72> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 6.21>
ST_10 : Operation 173 [1/1] (0.00ns) (grouped into LUT with out node or_ln163)   --->   "%tmp_13 = partselect i8 @_ssdm_op_PartSelect.i8.i768.i32.i32, i768 %and_ln163, i32 552, i32 559" [aes.c:163]   --->   Operation 173 'partselect' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 174 [1/1] (0.00ns) (grouped into LUT with out node or_ln163)   --->   "%zext_ln163_11 = zext i8 %xor_ln163_2" [aes.c:163]   --->   Operation 174 'zext' 'zext_ln163_11' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 175 [1/1] (0.00ns) (grouped into LUT with out node or_ln163)   --->   "%shl_ln163_3 = shl i560 %zext_ln163_11, i560 %zext_ln163_7" [aes.c:163]   --->   Operation 175 'shl' 'shl_ln163_3' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 176 [1/1] (0.00ns)   --->   "%sext_ln163_1 = sext i561 %xor_ln163_3" [aes.c:163]   --->   Operation 176 'sext' 'sext_ln163_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 177 [1/1] (0.00ns) (grouped into LUT with out node or_ln163)   --->   "%trunc_ln163_3 = trunc i561 %xor_ln163_3" [aes.c:163]   --->   Operation 177 'trunc' 'trunc_ln163_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 178 [1/1] (0.00ns) (grouped into LUT with out node or_ln163)   --->   "%tmp_14 = bitconcatenate i560 @_ssdm_op_BitConcatenate.i560.i8.i552, i8 %tmp_13, i552 %or_ln163_6" [aes.c:163]   --->   Operation 178 'bitconcatenate' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 179 [1/1] (0.54ns)   --->   "%and_ln163_1 = and i768 %or_ln4, i768 %sext_ln163_1" [aes.c:163]   --->   Operation 179 'and' 'and_ln163_1' <Predicate = true> <Delay = 0.54> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 180 [1/1] (0.00ns) (grouped into LUT with out node or_ln163)   --->   "%and_ln163_7 = and i560 %tmp_14, i560 %trunc_ln163_3" [aes.c:163]   --->   Operation 180 'and' 'and_ln163_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 181 [1/1] (1.72ns) (out node of the LUT)   --->   "%or_ln163 = or i560 %and_ln163_7, i560 %shl_ln163_3" [aes.c:163]   --->   Operation 181 'or' 'or_ln163' <Predicate = true> <Delay = 1.72> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 182 [1/1] (0.00ns)   --->   "%tmp_15 = partselect i208 @_ssdm_op_PartSelect.i208.i768.i32.i32, i768 %and_ln163_1, i32 560, i32 767" [aes.c:163]   --->   Operation 182 'partselect' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 183 [1/1] (0.00ns) (grouped into LUT with out node or_ln164_6)   --->   "%tmp_16 = partselect i8 @_ssdm_op_PartSelect.i8.i768.i32.i32, i768 %and_ln163_1, i32 560, i32 567" [aes.c:163]   --->   Operation 183 'partselect' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 184 [1/1] (0.00ns)   --->   "%or_ln163_1 = bitconcatenate i768 @_ssdm_op_BitConcatenate.i768.i208.i560, i208 %tmp_15, i560 %or_ln163" [aes.c:163]   --->   Operation 184 'bitconcatenate' 'or_ln163_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 185 [1/1] (1.34ns)   --->   "%add_ln164 = add i10 %k_idx_read, i10 48" [aes.c:164]   --->   Operation 185 'add' 'add_ln164' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 186 [1/1] (0.00ns) (grouped into LUT with out node xor_ln164)   --->   "%zext_ln164 = zext i10 %add_ln164" [aes.c:164]   --->   Operation 186 'zext' 'zext_ln164' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 187 [1/1] (0.00ns)   --->   "%zext_ln164_1 = zext i10 %add_ln164" [aes.c:164]   --->   Operation 187 'zext' 'zext_ln164_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 188 [1/1] (0.00ns) (grouped into LUT with out node xor_ln164)   --->   "%lshr_ln164 = lshr i768 %or_ln163_1, i768 %zext_ln164" [aes.c:164]   --->   Operation 188 'lshr' 'lshr_ln164' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 189 [1/1] (0.00ns) (grouped into LUT with out node xor_ln164)   --->   "%trunc_ln164 = trunc i768 %lshr_ln164" [aes.c:164]   --->   Operation 189 'trunc' 'trunc_ln164' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 190 [1/1] (2.77ns) (out node of the LUT)   --->   "%xor_ln164 = xor i8 %trunc_ln164, i8 %xor_ln159" [aes.c:164]   --->   Operation 190 'xor' 'xor_ln164' <Predicate = true> <Delay = 2.77> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 191 [1/1] (0.00ns) (grouped into LUT with out node xor_ln164_1)   --->   "%shl_ln164 = shl i568 255, i568 %zext_ln164_1" [aes.c:164]   --->   Operation 191 'shl' 'shl_ln164' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 192 [1/1] (0.00ns) (grouped into LUT with out node xor_ln164_1)   --->   "%zext_ln164_3 = zext i568 %shl_ln164" [aes.c:164]   --->   Operation 192 'zext' 'zext_ln164_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 193 [1/1] (0.00ns) (grouped into LUT with out node or_ln164_6)   --->   "%zext_ln164_5 = zext i8 %xor_ln164" [aes.c:164]   --->   Operation 193 'zext' 'zext_ln164_5' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 194 [1/1] (0.00ns) (grouped into LUT with out node or_ln164_6)   --->   "%shl_ln164_1 = shl i568 %zext_ln164_5, i568 %zext_ln164_1" [aes.c:164]   --->   Operation 194 'shl' 'shl_ln164_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 195 [1/1] (1.72ns) (out node of the LUT)   --->   "%xor_ln164_1 = xor i569 %zext_ln164_3, i569 1932268761508629172347675945465993672149463664853217499328617625725759571144780212268096883290961288981231808015751088588682539330521493827871454336733540374348490407411711" [aes.c:164]   --->   Operation 195 'xor' 'xor_ln164_1' <Predicate = true> <Delay = 1.72> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 196 [1/1] (0.00ns)   --->   "%sext_ln164 = sext i569 %xor_ln164_1" [aes.c:164]   --->   Operation 196 'sext' 'sext_ln164' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 197 [1/1] (0.00ns) (grouped into LUT with out node or_ln164_6)   --->   "%trunc_ln164_1 = trunc i569 %xor_ln164_1" [aes.c:164]   --->   Operation 197 'trunc' 'trunc_ln164_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 198 [1/1] (0.00ns) (grouped into LUT with out node or_ln164_6)   --->   "%tmp_17 = bitconcatenate i568 @_ssdm_op_BitConcatenate.i568.i8.i560, i8 %tmp_16, i560 %or_ln163" [aes.c:164]   --->   Operation 198 'bitconcatenate' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 199 [1/1] (0.54ns)   --->   "%and_ln164 = and i768 %or_ln163_1, i768 %sext_ln164" [aes.c:164]   --->   Operation 199 'and' 'and_ln164' <Predicate = true> <Delay = 0.54> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 200 [1/1] (0.00ns) (grouped into LUT with out node or_ln164_6)   --->   "%and_ln164_6 = and i568 %tmp_17, i568 %trunc_ln164_1" [aes.c:164]   --->   Operation 200 'and' 'and_ln164_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 201 [1/1] (1.72ns) (out node of the LUT)   --->   "%or_ln164_6 = or i568 %and_ln164_6, i568 %shl_ln164_1" [aes.c:164]   --->   Operation 201 'or' 'or_ln164_6' <Predicate = true> <Delay = 1.72> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 202 [1/1] (0.00ns)   --->   "%tmp_18 = partselect i200 @_ssdm_op_PartSelect.i200.i768.i32.i32, i768 %and_ln164, i32 568, i32 767" [aes.c:164]   --->   Operation 202 'partselect' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 203 [1/1] (1.34ns)   --->   "%add_ln164_1 = add i10 %k_idx_read, i10 56" [aes.c:164]   --->   Operation 203 'add' 'add_ln164_1' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 7.26>
ST_11 : Operation 204 [1/1] (0.00ns) (grouped into LUT with out node or_ln164)   --->   "%tmp_19 = partselect i8 @_ssdm_op_PartSelect.i8.i768.i32.i32, i768 %and_ln164, i32 568, i32 575" [aes.c:164]   --->   Operation 204 'partselect' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 205 [1/1] (0.00ns)   --->   "%or_ln5 = bitconcatenate i768 @_ssdm_op_BitConcatenate.i768.i200.i568, i200 %tmp_18, i568 %or_ln164_6" [aes.c:164]   --->   Operation 205 'bitconcatenate' 'or_ln5' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 206 [1/1] (0.00ns) (grouped into LUT with out node xor_ln164_2)   --->   "%zext_ln164_2 = zext i10 %add_ln164_1" [aes.c:164]   --->   Operation 206 'zext' 'zext_ln164_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 207 [1/1] (0.00ns)   --->   "%zext_ln164_7 = zext i10 %add_ln164_1" [aes.c:164]   --->   Operation 207 'zext' 'zext_ln164_7' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 208 [1/1] (0.00ns) (grouped into LUT with out node xor_ln164_2)   --->   "%lshr_ln164_1 = lshr i768 %or_ln5, i768 %zext_ln164_2" [aes.c:164]   --->   Operation 208 'lshr' 'lshr_ln164_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 209 [1/1] (0.00ns) (grouped into LUT with out node xor_ln164_2)   --->   "%trunc_ln164_2 = trunc i768 %lshr_ln164_1" [aes.c:164]   --->   Operation 209 'trunc' 'trunc_ln164_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 210 [1/1] (2.77ns) (out node of the LUT)   --->   "%xor_ln164_2 = xor i8 %trunc_ln164_2, i8 %xor_ln160" [aes.c:164]   --->   Operation 210 'xor' 'xor_ln164_2' <Predicate = true> <Delay = 2.77> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 211 [1/1] (0.00ns) (grouped into LUT with out node xor_ln164_3)   --->   "%shl_ln164_2 = shl i576 255, i576 %zext_ln164_7" [aes.c:164]   --->   Operation 211 'shl' 'shl_ln164_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 212 [1/1] (0.00ns) (grouped into LUT with out node xor_ln164_3)   --->   "%zext_ln164_9 = zext i576 %shl_ln164_2" [aes.c:164]   --->   Operation 212 'zext' 'zext_ln164_9' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 213 [1/1] (0.00ns) (grouped into LUT with out node or_ln164)   --->   "%zext_ln164_11 = zext i8 %xor_ln164_2" [aes.c:164]   --->   Operation 213 'zext' 'zext_ln164_11' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 214 [1/1] (0.00ns) (grouped into LUT with out node or_ln164)   --->   "%shl_ln164_3 = shl i576 %zext_ln164_11, i576 %zext_ln164_7" [aes.c:164]   --->   Operation 214 'shl' 'shl_ln164_3' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 215 [1/1] (1.72ns) (out node of the LUT)   --->   "%xor_ln164_3 = xor i577 %zext_ln164_9, i577 494660802946209068121005042039294380070262698202423679828126112185794450213063734340632802122486089979195342852032278678702730068613502419935092310203786335833213544297398271" [aes.c:164]   --->   Operation 215 'xor' 'xor_ln164_3' <Predicate = true> <Delay = 1.72> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 216 [1/1] (0.00ns)   --->   "%sext_ln164_1 = sext i577 %xor_ln164_3" [aes.c:164]   --->   Operation 216 'sext' 'sext_ln164_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 217 [1/1] (0.00ns) (grouped into LUT with out node or_ln164)   --->   "%trunc_ln164_3 = trunc i577 %xor_ln164_3" [aes.c:164]   --->   Operation 217 'trunc' 'trunc_ln164_3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 218 [1/1] (0.00ns) (grouped into LUT with out node or_ln164)   --->   "%tmp_20 = bitconcatenate i576 @_ssdm_op_BitConcatenate.i576.i8.i568, i8 %tmp_19, i568 %or_ln164_6" [aes.c:164]   --->   Operation 218 'bitconcatenate' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 219 [1/1] (0.54ns)   --->   "%and_ln164_1 = and i768 %or_ln5, i768 %sext_ln164_1" [aes.c:164]   --->   Operation 219 'and' 'and_ln164_1' <Predicate = true> <Delay = 0.54> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 220 [1/1] (0.00ns) (grouped into LUT with out node or_ln164)   --->   "%and_ln164_7 = and i576 %tmp_20, i576 %trunc_ln164_3" [aes.c:164]   --->   Operation 220 'and' 'and_ln164_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 221 [1/1] (1.72ns) (out node of the LUT)   --->   "%or_ln164 = or i576 %and_ln164_7, i576 %shl_ln164_3" [aes.c:164]   --->   Operation 221 'or' 'or_ln164' <Predicate = true> <Delay = 1.72> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 222 [1/1] (0.00ns)   --->   "%tmp_21 = partselect i192 @_ssdm_op_PartSelect.i192.i768.i32.i32, i768 %and_ln164_1, i32 576, i32 767" [aes.c:164]   --->   Operation 222 'partselect' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 223 [1/1] (0.00ns)   --->   "%or_ln164_1 = bitconcatenate i768 @_ssdm_op_BitConcatenate.i768.i192.i576, i192 %tmp_21, i576 %or_ln164" [aes.c:164]   --->   Operation 223 'bitconcatenate' 'or_ln164_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 224 [1/1] (1.34ns)   --->   "%add_ln163_2 = add i10 %k_idx_read, i10 64" [aes.c:163]   --->   Operation 224 'add' 'add_ln163_2' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 225 [1/1] (0.00ns) (grouped into LUT with out node xor_ln163_4)   --->   "%zext_ln163_4 = zext i10 %add_ln163_2" [aes.c:163]   --->   Operation 225 'zext' 'zext_ln163_4' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 226 [1/1] (0.00ns)   --->   "%zext_ln163_12 = zext i10 %add_ln163_2" [aes.c:163]   --->   Operation 226 'zext' 'zext_ln163_12' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 227 [1/1] (0.00ns) (grouped into LUT with out node xor_ln163_4)   --->   "%lshr_ln163_2 = lshr i768 %or_ln164_1, i768 %zext_ln163_4" [aes.c:163]   --->   Operation 227 'lshr' 'lshr_ln163_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 228 [1/1] (0.00ns) (grouped into LUT with out node xor_ln163_4)   --->   "%trunc_ln163_4 = trunc i768 %lshr_ln163_2" [aes.c:163]   --->   Operation 228 'trunc' 'trunc_ln163_4' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 229 [1/1] (2.77ns) (out node of the LUT)   --->   "%xor_ln163_4 = xor i8 %trunc_ln163_4, i8 %xor_ln163" [aes.c:163]   --->   Operation 229 'xor' 'xor_ln163_4' <Predicate = true> <Delay = 2.77> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 230 [1/1] (0.00ns) (grouped into LUT with out node xor_ln163_5)   --->   "%shl_ln163_4 = shl i584 255, i584 %zext_ln163_12" [aes.c:163]   --->   Operation 230 'shl' 'shl_ln163_4' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 231 [1/1] (0.00ns) (grouped into LUT with out node xor_ln163_5)   --->   "%zext_ln163_13 = zext i584 %shl_ln163_4" [aes.c:163]   --->   Operation 231 'zext' 'zext_ln163_13' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 232 [1/1] (1.72ns) (out node of the LUT)   --->   "%xor_ln163_5 = xor i585 %zext_ln163_13, i585 126633165554229521438977290762059361297987250739820462036000284719563379254544315991201997343356439034674007770120263341747898897565056619503383631412169301973302667340133957631" [aes.c:163]   --->   Operation 232 'xor' 'xor_ln163_5' <Predicate = true> <Delay = 1.72> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 6.21>
ST_12 : Operation 233 [1/1] (0.00ns) (grouped into LUT with out node or_ln163_7)   --->   "%tmp_22 = partselect i8 @_ssdm_op_PartSelect.i8.i768.i32.i32, i768 %and_ln164_1, i32 576, i32 583" [aes.c:164]   --->   Operation 233 'partselect' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 234 [1/1] (0.00ns) (grouped into LUT with out node or_ln163_7)   --->   "%zext_ln163_14 = zext i8 %xor_ln163_4" [aes.c:163]   --->   Operation 234 'zext' 'zext_ln163_14' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 235 [1/1] (0.00ns) (grouped into LUT with out node or_ln163_7)   --->   "%shl_ln163_5 = shl i584 %zext_ln163_14, i584 %zext_ln163_12" [aes.c:163]   --->   Operation 235 'shl' 'shl_ln163_5' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 236 [1/1] (0.00ns)   --->   "%sext_ln163_2 = sext i585 %xor_ln163_5" [aes.c:163]   --->   Operation 236 'sext' 'sext_ln163_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 237 [1/1] (0.00ns) (grouped into LUT with out node or_ln163_7)   --->   "%trunc_ln163_5 = trunc i585 %xor_ln163_5" [aes.c:163]   --->   Operation 237 'trunc' 'trunc_ln163_5' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 238 [1/1] (0.00ns) (grouped into LUT with out node or_ln163_7)   --->   "%tmp_23 = bitconcatenate i584 @_ssdm_op_BitConcatenate.i584.i8.i576, i8 %tmp_22, i576 %or_ln164" [aes.c:163]   --->   Operation 238 'bitconcatenate' 'tmp_23' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 239 [1/1] (0.54ns)   --->   "%and_ln163_2 = and i768 %or_ln164_1, i768 %sext_ln163_2" [aes.c:163]   --->   Operation 239 'and' 'and_ln163_2' <Predicate = true> <Delay = 0.54> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 240 [1/1] (0.00ns) (grouped into LUT with out node or_ln163_7)   --->   "%and_ln163_8 = and i584 %tmp_23, i584 %trunc_ln163_5" [aes.c:163]   --->   Operation 240 'and' 'and_ln163_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 241 [1/1] (1.72ns) (out node of the LUT)   --->   "%or_ln163_7 = or i584 %and_ln163_8, i584 %shl_ln163_5" [aes.c:163]   --->   Operation 241 'or' 'or_ln163_7' <Predicate = true> <Delay = 1.72> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 242 [1/1] (0.00ns)   --->   "%tmp_24 = partselect i184 @_ssdm_op_PartSelect.i184.i768.i32.i32, i768 %and_ln163_2, i32 584, i32 767" [aes.c:163]   --->   Operation 242 'partselect' 'tmp_24' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 243 [1/1] (0.00ns) (grouped into LUT with out node or_ln163_8)   --->   "%tmp_25 = partselect i8 @_ssdm_op_PartSelect.i8.i768.i32.i32, i768 %and_ln163_2, i32 584, i32 591" [aes.c:163]   --->   Operation 243 'partselect' 'tmp_25' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 244 [1/1] (0.00ns)   --->   "%or_ln163_2 = bitconcatenate i768 @_ssdm_op_BitConcatenate.i768.i184.i584, i184 %tmp_24, i584 %or_ln163_7" [aes.c:163]   --->   Operation 244 'bitconcatenate' 'or_ln163_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 245 [1/1] (1.34ns)   --->   "%add_ln163_3 = add i10 %k_idx_read, i10 72" [aes.c:163]   --->   Operation 245 'add' 'add_ln163_3' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 246 [1/1] (0.00ns) (grouped into LUT with out node xor_ln163_6)   --->   "%zext_ln163_6 = zext i10 %add_ln163_3" [aes.c:163]   --->   Operation 246 'zext' 'zext_ln163_6' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 247 [1/1] (0.00ns)   --->   "%zext_ln163_15 = zext i10 %add_ln163_3" [aes.c:163]   --->   Operation 247 'zext' 'zext_ln163_15' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 248 [1/1] (0.00ns) (grouped into LUT with out node xor_ln163_6)   --->   "%lshr_ln163_3 = lshr i768 %or_ln163_2, i768 %zext_ln163_6" [aes.c:163]   --->   Operation 248 'lshr' 'lshr_ln163_3' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 249 [1/1] (0.00ns) (grouped into LUT with out node xor_ln163_6)   --->   "%trunc_ln163_6 = trunc i768 %lshr_ln163_3" [aes.c:163]   --->   Operation 249 'trunc' 'trunc_ln163_6' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 250 [1/1] (2.77ns) (out node of the LUT)   --->   "%xor_ln163_6 = xor i8 %trunc_ln163_6, i8 %xor_ln163_2" [aes.c:163]   --->   Operation 250 'xor' 'xor_ln163_6' <Predicate = true> <Delay = 2.77> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 251 [1/1] (0.00ns) (grouped into LUT with out node xor_ln163_7)   --->   "%shl_ln163_6 = shl i592 255, i592 %zext_ln163_15" [aes.c:163]   --->   Operation 251 'shl' 'shl_ln163_6' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 252 [1/1] (0.00ns) (grouped into LUT with out node xor_ln163_7)   --->   "%zext_ln163_16 = zext i592 %shl_ln163_6" [aes.c:163]   --->   Operation 252 'zext' 'zext_ln163_16' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 253 [1/1] (0.00ns) (grouped into LUT with out node or_ln163_8)   --->   "%zext_ln163_17 = zext i8 %xor_ln163_6" [aes.c:163]   --->   Operation 253 'zext' 'zext_ln163_17' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 254 [1/1] (0.00ns) (grouped into LUT with out node or_ln163_8)   --->   "%shl_ln163_7 = shl i592 %zext_ln163_17, i592 %zext_ln163_15" [aes.c:163]   --->   Operation 254 'shl' 'shl_ln163_7' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 255 [1/1] (1.72ns) (out node of the LUT)   --->   "%xor_ln163_7 = xor i593 %zext_ln163_16, i593 32418090381882757488378186435087196492284736189394038281216072888208225089163344893747711319899248392876545989150787415487462117776654494592866209641515341305165482839074293153791" [aes.c:163]   --->   Operation 255 'xor' 'xor_ln163_7' <Predicate = true> <Delay = 1.72> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 256 [1/1] (0.00ns)   --->   "%sext_ln163_3 = sext i593 %xor_ln163_7" [aes.c:163]   --->   Operation 256 'sext' 'sext_ln163_3' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 257 [1/1] (0.00ns) (grouped into LUT with out node or_ln163_8)   --->   "%trunc_ln163_7 = trunc i593 %xor_ln163_7" [aes.c:163]   --->   Operation 257 'trunc' 'trunc_ln163_7' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 258 [1/1] (0.00ns) (grouped into LUT with out node or_ln163_8)   --->   "%tmp_26 = bitconcatenate i592 @_ssdm_op_BitConcatenate.i592.i8.i584, i8 %tmp_25, i584 %or_ln163_7" [aes.c:163]   --->   Operation 258 'bitconcatenate' 'tmp_26' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 259 [1/1] (0.54ns)   --->   "%and_ln163_3 = and i768 %or_ln163_2, i768 %sext_ln163_3" [aes.c:163]   --->   Operation 259 'and' 'and_ln163_3' <Predicate = true> <Delay = 0.54> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 260 [1/1] (0.00ns) (grouped into LUT with out node or_ln163_8)   --->   "%and_ln163_9 = and i592 %tmp_26, i592 %trunc_ln163_7" [aes.c:163]   --->   Operation 260 'and' 'and_ln163_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 261 [1/1] (1.72ns) (out node of the LUT)   --->   "%or_ln163_8 = or i592 %and_ln163_9, i592 %shl_ln163_7" [aes.c:163]   --->   Operation 261 'or' 'or_ln163_8' <Predicate = true> <Delay = 1.72> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 262 [1/1] (0.00ns)   --->   "%tmp_27 = partselect i176 @_ssdm_op_PartSelect.i176.i768.i32.i32, i768 %and_ln163_3, i32 592, i32 767" [aes.c:163]   --->   Operation 262 'partselect' 'tmp_27' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 263 [1/1] (1.34ns)   --->   "%add_ln164_2 = add i10 %k_idx_read, i10 80" [aes.c:164]   --->   Operation 263 'add' 'add_ln164_2' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 7.26>
ST_13 : Operation 264 [1/1] (0.00ns) (grouped into LUT with out node or_ln164_7)   --->   "%tmp_28 = partselect i8 @_ssdm_op_PartSelect.i8.i768.i32.i32, i768 %and_ln163_3, i32 592, i32 599" [aes.c:163]   --->   Operation 264 'partselect' 'tmp_28' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 265 [1/1] (0.00ns)   --->   "%or_ln163_3 = bitconcatenate i768 @_ssdm_op_BitConcatenate.i768.i176.i592, i176 %tmp_27, i592 %or_ln163_8" [aes.c:163]   --->   Operation 265 'bitconcatenate' 'or_ln163_3' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 266 [1/1] (0.00ns) (grouped into LUT with out node xor_ln164_4)   --->   "%zext_ln164_4 = zext i10 %add_ln164_2" [aes.c:164]   --->   Operation 266 'zext' 'zext_ln164_4' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 267 [1/1] (0.00ns)   --->   "%zext_ln164_12 = zext i10 %add_ln164_2" [aes.c:164]   --->   Operation 267 'zext' 'zext_ln164_12' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 268 [1/1] (0.00ns) (grouped into LUT with out node xor_ln164_4)   --->   "%lshr_ln164_2 = lshr i768 %or_ln163_3, i768 %zext_ln164_4" [aes.c:164]   --->   Operation 268 'lshr' 'lshr_ln164_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 269 [1/1] (0.00ns) (grouped into LUT with out node xor_ln164_4)   --->   "%trunc_ln164_4 = trunc i768 %lshr_ln164_2" [aes.c:164]   --->   Operation 269 'trunc' 'trunc_ln164_4' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 270 [1/1] (2.77ns) (out node of the LUT)   --->   "%xor_ln164_4 = xor i8 %trunc_ln164_4, i8 %xor_ln164" [aes.c:164]   --->   Operation 270 'xor' 'xor_ln164_4' <Predicate = true> <Delay = 2.77> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 271 [1/1] (0.00ns) (grouped into LUT with out node xor_ln164_5)   --->   "%shl_ln164_4 = shl i600 255, i600 %zext_ln164_12" [aes.c:164]   --->   Operation 271 'shl' 'shl_ln164_4' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 272 [1/1] (0.00ns) (grouped into LUT with out node xor_ln164_5)   --->   "%zext_ln164_13 = zext i600 %shl_ln164_4" [aes.c:164]   --->   Operation 272 'zext' 'zext_ln164_13' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 273 [1/1] (0.00ns) (grouped into LUT with out node or_ln164_7)   --->   "%zext_ln164_14 = zext i8 %xor_ln164_4" [aes.c:164]   --->   Operation 273 'zext' 'zext_ln164_14' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 274 [1/1] (0.00ns) (grouped into LUT with out node or_ln164_7)   --->   "%shl_ln164_5 = shl i600 %zext_ln164_14, i600 %zext_ln164_12" [aes.c:164]   --->   Operation 274 'shl' 'shl_ln164_5' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 275 [1/1] (1.72ns) (out node of the LUT)   --->   "%xor_ln164_5 = xor i601 %zext_ln164_13, i601 8299031137761985917024815727382322302024892464484873799991314659381305622825816292799414097894207588576395773222601578364790302150823550615773749668227927374122363606803019047370751" [aes.c:164]   --->   Operation 275 'xor' 'xor_ln164_5' <Predicate = true> <Delay = 1.72> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 276 [1/1] (0.00ns)   --->   "%sext_ln164_2 = sext i601 %xor_ln164_5" [aes.c:164]   --->   Operation 276 'sext' 'sext_ln164_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 277 [1/1] (0.00ns) (grouped into LUT with out node or_ln164_7)   --->   "%trunc_ln164_5 = trunc i601 %xor_ln164_5" [aes.c:164]   --->   Operation 277 'trunc' 'trunc_ln164_5' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 278 [1/1] (0.00ns) (grouped into LUT with out node or_ln164_7)   --->   "%tmp_29 = bitconcatenate i600 @_ssdm_op_BitConcatenate.i600.i8.i592, i8 %tmp_28, i592 %or_ln163_8" [aes.c:164]   --->   Operation 278 'bitconcatenate' 'tmp_29' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 279 [1/1] (0.54ns)   --->   "%and_ln164_2 = and i768 %or_ln163_3, i768 %sext_ln164_2" [aes.c:164]   --->   Operation 279 'and' 'and_ln164_2' <Predicate = true> <Delay = 0.54> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 280 [1/1] (0.00ns) (grouped into LUT with out node or_ln164_7)   --->   "%and_ln164_8 = and i600 %tmp_29, i600 %trunc_ln164_5" [aes.c:164]   --->   Operation 280 'and' 'and_ln164_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 281 [1/1] (1.72ns) (out node of the LUT)   --->   "%or_ln164_7 = or i600 %and_ln164_8, i600 %shl_ln164_5" [aes.c:164]   --->   Operation 281 'or' 'or_ln164_7' <Predicate = true> <Delay = 1.72> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 282 [1/1] (0.00ns)   --->   "%tmp_30 = partselect i168 @_ssdm_op_PartSelect.i168.i768.i32.i32, i768 %and_ln164_2, i32 600, i32 767" [aes.c:164]   --->   Operation 282 'partselect' 'tmp_30' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 283 [1/1] (0.00ns)   --->   "%or_ln164_2 = bitconcatenate i768 @_ssdm_op_BitConcatenate.i768.i168.i600, i168 %tmp_30, i600 %or_ln164_7" [aes.c:164]   --->   Operation 283 'bitconcatenate' 'or_ln164_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 284 [1/1] (1.34ns)   --->   "%add_ln164_3 = add i10 %k_idx_read, i10 88" [aes.c:164]   --->   Operation 284 'add' 'add_ln164_3' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 285 [1/1] (0.00ns) (grouped into LUT with out node xor_ln164_6)   --->   "%zext_ln164_6 = zext i10 %add_ln164_3" [aes.c:164]   --->   Operation 285 'zext' 'zext_ln164_6' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 286 [1/1] (0.00ns)   --->   "%zext_ln164_15 = zext i10 %add_ln164_3" [aes.c:164]   --->   Operation 286 'zext' 'zext_ln164_15' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 287 [1/1] (0.00ns) (grouped into LUT with out node xor_ln164_6)   --->   "%lshr_ln164_3 = lshr i768 %or_ln164_2, i768 %zext_ln164_6" [aes.c:164]   --->   Operation 287 'lshr' 'lshr_ln164_3' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 288 [1/1] (0.00ns) (grouped into LUT with out node xor_ln164_6)   --->   "%trunc_ln164_6 = trunc i768 %lshr_ln164_3" [aes.c:164]   --->   Operation 288 'trunc' 'trunc_ln164_6' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 289 [1/1] (2.77ns) (out node of the LUT)   --->   "%xor_ln164_6 = xor i8 %trunc_ln164_6, i8 %xor_ln164_2" [aes.c:164]   --->   Operation 289 'xor' 'xor_ln164_6' <Predicate = true> <Delay = 2.77> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 290 [1/1] (0.00ns) (grouped into LUT with out node xor_ln164_7)   --->   "%shl_ln164_6 = shl i608 255, i608 %zext_ln164_15" [aes.c:164]   --->   Operation 290 'shl' 'shl_ln164_6' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 291 [1/1] (0.00ns) (grouped into LUT with out node xor_ln164_7)   --->   "%zext_ln164_16 = zext i608 %shl_ln164_6" [aes.c:164]   --->   Operation 291 'zext' 'zext_ln164_16' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 292 [1/1] (1.72ns) (out node of the LUT)   --->   "%xor_ln164_7 = xor i609 %zext_ln164_16, i609 2124551971267068394758352826209874509318372470908127692797776552801614239443408970956650009060917142675557317944986004061386317350610828957638079915066349407775325083341572876126912511" [aes.c:164]   --->   Operation 292 'xor' 'xor_ln164_7' <Predicate = true> <Delay = 1.72> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 6.21>
ST_14 : Operation 293 [1/1] (0.00ns) (grouped into LUT with out node or_ln164_8)   --->   "%tmp_31 = partselect i8 @_ssdm_op_PartSelect.i8.i768.i32.i32, i768 %and_ln164_2, i32 600, i32 607" [aes.c:164]   --->   Operation 293 'partselect' 'tmp_31' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 294 [1/1] (0.00ns) (grouped into LUT with out node or_ln164_8)   --->   "%zext_ln164_17 = zext i8 %xor_ln164_6" [aes.c:164]   --->   Operation 294 'zext' 'zext_ln164_17' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 295 [1/1] (0.00ns) (grouped into LUT with out node or_ln164_8)   --->   "%shl_ln164_7 = shl i608 %zext_ln164_17, i608 %zext_ln164_15" [aes.c:164]   --->   Operation 295 'shl' 'shl_ln164_7' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 296 [1/1] (0.00ns)   --->   "%sext_ln164_3 = sext i609 %xor_ln164_7" [aes.c:164]   --->   Operation 296 'sext' 'sext_ln164_3' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 297 [1/1] (0.00ns) (grouped into LUT with out node or_ln164_8)   --->   "%trunc_ln164_7 = trunc i609 %xor_ln164_7" [aes.c:164]   --->   Operation 297 'trunc' 'trunc_ln164_7' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 298 [1/1] (0.00ns) (grouped into LUT with out node or_ln164_8)   --->   "%tmp_32 = bitconcatenate i608 @_ssdm_op_BitConcatenate.i608.i8.i600, i8 %tmp_31, i600 %or_ln164_7" [aes.c:164]   --->   Operation 298 'bitconcatenate' 'tmp_32' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 299 [1/1] (0.54ns)   --->   "%and_ln164_3 = and i768 %or_ln164_2, i768 %sext_ln164_3" [aes.c:164]   --->   Operation 299 'and' 'and_ln164_3' <Predicate = true> <Delay = 0.54> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 300 [1/1] (0.00ns) (grouped into LUT with out node or_ln164_8)   --->   "%and_ln164_9 = and i608 %tmp_32, i608 %trunc_ln164_7" [aes.c:164]   --->   Operation 300 'and' 'and_ln164_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 301 [1/1] (1.72ns) (out node of the LUT)   --->   "%or_ln164_8 = or i608 %and_ln164_9, i608 %shl_ln164_7" [aes.c:164]   --->   Operation 301 'or' 'or_ln164_8' <Predicate = true> <Delay = 1.72> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 302 [1/1] (0.00ns)   --->   "%tmp_33 = partselect i160 @_ssdm_op_PartSelect.i160.i768.i32.i32, i768 %and_ln164_3, i32 608, i32 767" [aes.c:164]   --->   Operation 302 'partselect' 'tmp_33' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 303 [1/1] (0.00ns) (grouped into LUT with out node or_ln163_9)   --->   "%tmp_34 = partselect i8 @_ssdm_op_PartSelect.i8.i768.i32.i32, i768 %and_ln164_3, i32 608, i32 615" [aes.c:164]   --->   Operation 303 'partselect' 'tmp_34' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 304 [1/1] (0.00ns)   --->   "%or_ln164_3 = bitconcatenate i768 @_ssdm_op_BitConcatenate.i768.i160.i608, i160 %tmp_33, i608 %or_ln164_8" [aes.c:164]   --->   Operation 304 'bitconcatenate' 'or_ln164_3' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 305 [1/1] (1.34ns)   --->   "%add_ln163_4 = add i10 %k_idx_read, i10 96" [aes.c:163]   --->   Operation 305 'add' 'add_ln163_4' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 306 [1/1] (0.00ns) (grouped into LUT with out node xor_ln163_8)   --->   "%zext_ln163_8 = zext i10 %add_ln163_4" [aes.c:163]   --->   Operation 306 'zext' 'zext_ln163_8' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 307 [1/1] (0.00ns)   --->   "%zext_ln163_18 = zext i10 %add_ln163_4" [aes.c:163]   --->   Operation 307 'zext' 'zext_ln163_18' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 308 [1/1] (0.00ns) (grouped into LUT with out node xor_ln163_8)   --->   "%lshr_ln163_4 = lshr i768 %or_ln164_3, i768 %zext_ln163_8" [aes.c:163]   --->   Operation 308 'lshr' 'lshr_ln163_4' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 309 [1/1] (0.00ns) (grouped into LUT with out node xor_ln163_8)   --->   "%trunc_ln163_8 = trunc i768 %lshr_ln163_4" [aes.c:163]   --->   Operation 309 'trunc' 'trunc_ln163_8' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 310 [1/1] (2.77ns) (out node of the LUT)   --->   "%xor_ln163_8 = xor i8 %trunc_ln163_8, i8 %xor_ln163_4" [aes.c:163]   --->   Operation 310 'xor' 'xor_ln163_8' <Predicate = true> <Delay = 2.77> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 311 [1/1] (0.00ns) (grouped into LUT with out node xor_ln163_9)   --->   "%shl_ln163_8 = shl i616 255, i616 %zext_ln163_18" [aes.c:163]   --->   Operation 311 'shl' 'shl_ln163_8' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 312 [1/1] (0.00ns) (grouped into LUT with out node xor_ln163_9)   --->   "%zext_ln163_19 = zext i616 %shl_ln163_8" [aes.c:163]   --->   Operation 312 'zext' 'zext_ln163_19' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 313 [1/1] (0.00ns) (grouped into LUT with out node or_ln163_9)   --->   "%zext_ln163_20 = zext i8 %xor_ln163_8" [aes.c:163]   --->   Operation 313 'zext' 'zext_ln163_20' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 314 [1/1] (0.00ns) (grouped into LUT with out node or_ln163_9)   --->   "%shl_ln163_9 = shl i616 %zext_ln163_20, i616 %zext_ln163_18" [aes.c:163]   --->   Operation 314 'shl' 'shl_ln163_9' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 315 [1/1] (1.72ns) (out node of the LUT)   --->   "%xor_ln163_9 = xor i617 %zext_ln163_19, i617 543885304644369509058138323509727874385503352552480689356230797517213245297512696564902402319594788524942673393916417039714897241756372213155348458256985448390483221335442656288489603071" [aes.c:163]   --->   Operation 315 'xor' 'xor_ln163_9' <Predicate = true> <Delay = 1.72> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 316 [1/1] (0.00ns)   --->   "%sext_ln163_4 = sext i617 %xor_ln163_9" [aes.c:163]   --->   Operation 316 'sext' 'sext_ln163_4' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 317 [1/1] (0.00ns) (grouped into LUT with out node or_ln163_9)   --->   "%trunc_ln163_9 = trunc i617 %xor_ln163_9" [aes.c:163]   --->   Operation 317 'trunc' 'trunc_ln163_9' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 318 [1/1] (0.00ns) (grouped into LUT with out node or_ln163_9)   --->   "%tmp_35 = bitconcatenate i616 @_ssdm_op_BitConcatenate.i616.i8.i608, i8 %tmp_34, i608 %or_ln164_8" [aes.c:163]   --->   Operation 318 'bitconcatenate' 'tmp_35' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 319 [1/1] (0.54ns)   --->   "%and_ln163_4 = and i768 %or_ln164_3, i768 %sext_ln163_4" [aes.c:163]   --->   Operation 319 'and' 'and_ln163_4' <Predicate = true> <Delay = 0.54> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 320 [1/1] (0.00ns) (grouped into LUT with out node or_ln163_9)   --->   "%and_ln163_10 = and i616 %tmp_35, i616 %trunc_ln163_9" [aes.c:163]   --->   Operation 320 'and' 'and_ln163_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 321 [1/1] (1.72ns) (out node of the LUT)   --->   "%or_ln163_9 = or i616 %and_ln163_10, i616 %shl_ln163_9" [aes.c:163]   --->   Operation 321 'or' 'or_ln163_9' <Predicate = true> <Delay = 1.72> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 322 [1/1] (0.00ns)   --->   "%tmp_36 = partselect i152 @_ssdm_op_PartSelect.i152.i768.i32.i32, i768 %and_ln163_4, i32 616, i32 767" [aes.c:163]   --->   Operation 322 'partselect' 'tmp_36' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 323 [1/1] (1.34ns)   --->   "%add_ln163_5 = add i10 %k_idx_read, i10 104" [aes.c:163]   --->   Operation 323 'add' 'add_ln163_5' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 7.26>
ST_15 : Operation 324 [1/1] (0.00ns) (grouped into LUT with out node or_ln163_10)   --->   "%tmp_37 = partselect i8 @_ssdm_op_PartSelect.i8.i768.i32.i32, i768 %and_ln163_4, i32 616, i32 623" [aes.c:163]   --->   Operation 324 'partselect' 'tmp_37' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 325 [1/1] (0.00ns)   --->   "%or_ln163_4 = bitconcatenate i768 @_ssdm_op_BitConcatenate.i768.i152.i616, i152 %tmp_36, i616 %or_ln163_9" [aes.c:163]   --->   Operation 325 'bitconcatenate' 'or_ln163_4' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 326 [1/1] (0.00ns) (grouped into LUT with out node xor_ln163_10)   --->   "%zext_ln163_10 = zext i10 %add_ln163_5" [aes.c:163]   --->   Operation 326 'zext' 'zext_ln163_10' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 327 [1/1] (0.00ns)   --->   "%zext_ln163_21 = zext i10 %add_ln163_5" [aes.c:163]   --->   Operation 327 'zext' 'zext_ln163_21' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 328 [1/1] (0.00ns) (grouped into LUT with out node xor_ln163_10)   --->   "%lshr_ln163_5 = lshr i768 %or_ln163_4, i768 %zext_ln163_10" [aes.c:163]   --->   Operation 328 'lshr' 'lshr_ln163_5' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 329 [1/1] (0.00ns) (grouped into LUT with out node xor_ln163_10)   --->   "%trunc_ln163_10 = trunc i768 %lshr_ln163_5" [aes.c:163]   --->   Operation 329 'trunc' 'trunc_ln163_10' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 330 [1/1] (2.77ns) (out node of the LUT)   --->   "%xor_ln163_10 = xor i8 %trunc_ln163_10, i8 %xor_ln163_6" [aes.c:163]   --->   Operation 330 'xor' 'xor_ln163_10' <Predicate = true> <Delay = 2.77> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 331 [1/1] (0.00ns) (grouped into LUT with out node xor_ln163_11)   --->   "%shl_ln163_10 = shl i624 255, i624 %zext_ln163_21" [aes.c:163]   --->   Operation 331 'shl' 'shl_ln163_10' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 332 [1/1] (0.00ns) (grouped into LUT with out node xor_ln163_11)   --->   "%zext_ln163_22 = zext i624 %shl_ln163_10" [aes.c:163]   --->   Operation 332 'zext' 'zext_ln163_22' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 333 [1/1] (0.00ns) (grouped into LUT with out node or_ln163_10)   --->   "%zext_ln163_23 = zext i8 %xor_ln163_10" [aes.c:163]   --->   Operation 333 'zext' 'zext_ln163_23' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 334 [1/1] (0.00ns) (grouped into LUT with out node or_ln163_10)   --->   "%shl_ln163_11 = shl i624 %zext_ln163_23, i624 %zext_ln163_21" [aes.c:163]   --->   Operation 334 'shl' 'shl_ln163_11' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 335 [1/1] (1.72ns) (out node of the LUT)   --->   "%xor_ln163_11 = xor i625 %zext_ln163_22, i625 139234637988958594318883410818490335842688858253435056475195084164406590796163250320615014993816265862385324388842602762167013693889631286567769205313788274787963704661873320009853338386431" [aes.c:163]   --->   Operation 335 'xor' 'xor_ln163_11' <Predicate = true> <Delay = 1.72> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 336 [1/1] (0.00ns)   --->   "%sext_ln163_5 = sext i625 %xor_ln163_11" [aes.c:163]   --->   Operation 336 'sext' 'sext_ln163_5' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 337 [1/1] (0.00ns) (grouped into LUT with out node or_ln163_10)   --->   "%trunc_ln163_11 = trunc i625 %xor_ln163_11" [aes.c:163]   --->   Operation 337 'trunc' 'trunc_ln163_11' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 338 [1/1] (0.00ns) (grouped into LUT with out node or_ln163_10)   --->   "%tmp_s = bitconcatenate i624 @_ssdm_op_BitConcatenate.i624.i8.i616, i8 %tmp_37, i616 %or_ln163_9" [aes.c:163]   --->   Operation 338 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 339 [1/1] (0.54ns)   --->   "%and_ln163_5 = and i768 %or_ln163_4, i768 %sext_ln163_5" [aes.c:163]   --->   Operation 339 'and' 'and_ln163_5' <Predicate = true> <Delay = 0.54> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 340 [1/1] (0.00ns) (grouped into LUT with out node or_ln163_10)   --->   "%and_ln163_11 = and i624 %tmp_s, i624 %trunc_ln163_11" [aes.c:163]   --->   Operation 340 'and' 'and_ln163_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 341 [1/1] (1.72ns) (out node of the LUT)   --->   "%or_ln163_10 = or i624 %and_ln163_11, i624 %shl_ln163_11" [aes.c:163]   --->   Operation 341 'or' 'or_ln163_10' <Predicate = true> <Delay = 1.72> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 342 [1/1] (0.00ns)   --->   "%tmp_38 = partselect i144 @_ssdm_op_PartSelect.i144.i768.i32.i32, i768 %and_ln163_5, i32 624, i32 767" [aes.c:163]   --->   Operation 342 'partselect' 'tmp_38' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 343 [1/1] (0.00ns)   --->   "%or_ln163_5 = bitconcatenate i768 @_ssdm_op_BitConcatenate.i768.i144.i624, i144 %tmp_38, i624 %or_ln163_10" [aes.c:163]   --->   Operation 343 'bitconcatenate' 'or_ln163_5' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 344 [1/1] (1.34ns)   --->   "%add_ln164_4 = add i10 %k_idx_read, i10 112" [aes.c:164]   --->   Operation 344 'add' 'add_ln164_4' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 345 [1/1] (0.00ns) (grouped into LUT with out node xor_ln164_8)   --->   "%zext_ln164_8 = zext i10 %add_ln164_4" [aes.c:164]   --->   Operation 345 'zext' 'zext_ln164_8' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 346 [1/1] (0.00ns)   --->   "%zext_ln164_18 = zext i10 %add_ln164_4" [aes.c:164]   --->   Operation 346 'zext' 'zext_ln164_18' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 347 [1/1] (0.00ns) (grouped into LUT with out node xor_ln164_8)   --->   "%lshr_ln164_4 = lshr i768 %or_ln163_5, i768 %zext_ln164_8" [aes.c:164]   --->   Operation 347 'lshr' 'lshr_ln164_4' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 348 [1/1] (0.00ns) (grouped into LUT with out node xor_ln164_8)   --->   "%trunc_ln164_8 = trunc i768 %lshr_ln164_4" [aes.c:164]   --->   Operation 348 'trunc' 'trunc_ln164_8' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 349 [1/1] (2.77ns) (out node of the LUT)   --->   "%xor_ln164_8 = xor i8 %trunc_ln164_8, i8 %xor_ln164_4" [aes.c:164]   --->   Operation 349 'xor' 'xor_ln164_8' <Predicate = true> <Delay = 2.77> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 350 [1/1] (0.00ns) (grouped into LUT with out node xor_ln164_9)   --->   "%shl_ln164_8 = shl i632 255, i632 %zext_ln164_18" [aes.c:164]   --->   Operation 350 'shl' 'shl_ln164_8' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 351 [1/1] (0.00ns) (grouped into LUT with out node xor_ln164_9)   --->   "%zext_ln164_19 = zext i632 %shl_ln164_8" [aes.c:164]   --->   Operation 351 'zext' 'zext_ln164_19' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 352 [1/1] (1.72ns) (out node of the LUT)   --->   "%xor_ln164_9 = xor i633 %zext_ln164_19, i633 35644067325173400145634153169533525975728347712879374457649941546088087243817792082077443838416964060770643043543706307114755505635745609361348916560329798345718708393439569922522454626926591" [aes.c:164]   --->   Operation 352 'xor' 'xor_ln164_9' <Predicate = true> <Delay = 1.72> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 353 [1/1] (0.00ns)   --->   "%zext_ln165 = zext i8 %xor_ln163_8" [aes.c:165]   --->   Operation 353 'zext' 'zext_ln165' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 354 [1/1] (0.00ns)   --->   "%sbox_addr_19 = getelementptr i8 %sbox, i64 0, i64 %zext_ln165" [aes.c:165]   --->   Operation 354 'getelementptr' 'sbox_addr_19' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 355 [2/2] (2.26ns)   --->   "%sbox_load_19 = load i8 %sbox_addr_19" [aes.c:165]   --->   Operation 355 'load' 'sbox_load_19' <Predicate = true> <Delay = 2.26> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>

State 16 <SV = 15> <Delay = 6.21>
ST_16 : Operation 356 [1/1] (0.00ns) (grouped into LUT with out node or_ln164_9)   --->   "%tmp_39 = partselect i8 @_ssdm_op_PartSelect.i8.i768.i32.i32, i768 %and_ln163_5, i32 624, i32 631" [aes.c:163]   --->   Operation 356 'partselect' 'tmp_39' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 357 [1/1] (0.00ns) (grouped into LUT with out node or_ln164_9)   --->   "%zext_ln164_20 = zext i8 %xor_ln164_8" [aes.c:164]   --->   Operation 357 'zext' 'zext_ln164_20' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 358 [1/1] (0.00ns) (grouped into LUT with out node or_ln164_9)   --->   "%shl_ln164_9 = shl i632 %zext_ln164_20, i632 %zext_ln164_18" [aes.c:164]   --->   Operation 358 'shl' 'shl_ln164_9' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 359 [1/1] (0.00ns)   --->   "%sext_ln164_4 = sext i633 %xor_ln164_9" [aes.c:164]   --->   Operation 359 'sext' 'sext_ln164_4' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 360 [1/1] (0.00ns) (grouped into LUT with out node or_ln164_9)   --->   "%trunc_ln164_9 = trunc i633 %xor_ln164_9" [aes.c:164]   --->   Operation 360 'trunc' 'trunc_ln164_9' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 361 [1/1] (0.00ns) (grouped into LUT with out node or_ln164_9)   --->   "%tmp_40 = bitconcatenate i632 @_ssdm_op_BitConcatenate.i632.i8.i624, i8 %tmp_39, i624 %or_ln163_10" [aes.c:164]   --->   Operation 361 'bitconcatenate' 'tmp_40' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 362 [1/1] (0.54ns)   --->   "%and_ln164_4 = and i768 %or_ln163_5, i768 %sext_ln164_4" [aes.c:164]   --->   Operation 362 'and' 'and_ln164_4' <Predicate = true> <Delay = 0.54> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 363 [1/1] (0.00ns) (grouped into LUT with out node or_ln164_9)   --->   "%and_ln164_10 = and i632 %tmp_40, i632 %trunc_ln164_9" [aes.c:164]   --->   Operation 363 'and' 'and_ln164_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 364 [1/1] (1.72ns) (out node of the LUT)   --->   "%or_ln164_9 = or i632 %and_ln164_10, i632 %shl_ln164_9" [aes.c:164]   --->   Operation 364 'or' 'or_ln164_9' <Predicate = true> <Delay = 1.72> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 365 [1/1] (0.00ns)   --->   "%tmp_41 = partselect i136 @_ssdm_op_PartSelect.i136.i768.i32.i32, i768 %and_ln164_4, i32 632, i32 767" [aes.c:164]   --->   Operation 365 'partselect' 'tmp_41' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 366 [1/1] (0.00ns) (grouped into LUT with out node or_ln164_10)   --->   "%tmp_42 = partselect i8 @_ssdm_op_PartSelect.i8.i768.i32.i32, i768 %and_ln164_4, i32 632, i32 639" [aes.c:164]   --->   Operation 366 'partselect' 'tmp_42' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 367 [1/1] (0.00ns)   --->   "%or_ln164_4 = bitconcatenate i768 @_ssdm_op_BitConcatenate.i768.i136.i632, i136 %tmp_41, i632 %or_ln164_9" [aes.c:164]   --->   Operation 367 'bitconcatenate' 'or_ln164_4' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 368 [1/1] (1.34ns)   --->   "%add_ln164_5 = add i10 %k_idx_read, i10 120" [aes.c:164]   --->   Operation 368 'add' 'add_ln164_5' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 369 [1/1] (0.00ns) (grouped into LUT with out node xor_ln164_10)   --->   "%zext_ln164_10 = zext i10 %add_ln164_5" [aes.c:164]   --->   Operation 369 'zext' 'zext_ln164_10' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 370 [1/1] (0.00ns)   --->   "%zext_ln164_21 = zext i10 %add_ln164_5" [aes.c:164]   --->   Operation 370 'zext' 'zext_ln164_21' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 371 [1/1] (0.00ns) (grouped into LUT with out node xor_ln164_10)   --->   "%lshr_ln164_5 = lshr i768 %or_ln164_4, i768 %zext_ln164_10" [aes.c:164]   --->   Operation 371 'lshr' 'lshr_ln164_5' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 372 [1/1] (0.00ns) (grouped into LUT with out node xor_ln164_10)   --->   "%trunc_ln164_10 = trunc i768 %lshr_ln164_5" [aes.c:164]   --->   Operation 372 'trunc' 'trunc_ln164_10' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 373 [1/1] (2.77ns) (out node of the LUT)   --->   "%xor_ln164_10 = xor i8 %trunc_ln164_10, i8 %xor_ln164_6" [aes.c:164]   --->   Operation 373 'xor' 'xor_ln164_10' <Predicate = true> <Delay = 2.77> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 374 [1/1] (0.00ns) (grouped into LUT with out node xor_ln164_11)   --->   "%shl_ln164_10 = shl i640 255, i640 %zext_ln164_21" [aes.c:164]   --->   Operation 374 'shl' 'shl_ln164_10' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 375 [1/1] (0.00ns) (grouped into LUT with out node xor_ln164_11)   --->   "%zext_ln164_22 = zext i640 %shl_ln164_10" [aes.c:164]   --->   Operation 375 'zext' 'zext_ln164_22' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 376 [1/1] (0.00ns) (grouped into LUT with out node or_ln164_10)   --->   "%zext_ln164_23 = zext i8 %xor_ln164_10" [aes.c:164]   --->   Operation 376 'zext' 'zext_ln164_23' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 377 [1/1] (0.00ns) (grouped into LUT with out node or_ln164_10)   --->   "%shl_ln164_11 = shl i640 %zext_ln164_23, i640 %zext_ln164_21" [aes.c:164]   --->   Operation 377 'shl' 'shl_ln164_11' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 378 [1/1] (1.72ns) (out node of the LUT)   --->   "%xor_ln164_11 = xor i641 %zext_ln164_22, i641 9124881235244390437282343211400582649786457014497119861158385035798550334417354773011825622634742799557284619147188814621377409442750875996505322639444428376503989348720529900165748384493207551" [aes.c:164]   --->   Operation 378 'xor' 'xor_ln164_11' <Predicate = true> <Delay = 1.72> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 379 [1/1] (0.00ns)   --->   "%sext_ln164_5 = sext i641 %xor_ln164_11" [aes.c:164]   --->   Operation 379 'sext' 'sext_ln164_5' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 380 [1/1] (0.00ns) (grouped into LUT with out node or_ln164_10)   --->   "%trunc_ln164_11 = trunc i641 %xor_ln164_11" [aes.c:164]   --->   Operation 380 'trunc' 'trunc_ln164_11' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 381 [1/1] (0.00ns) (grouped into LUT with out node or_ln164_10)   --->   "%tmp_43 = bitconcatenate i640 @_ssdm_op_BitConcatenate.i640.i8.i632, i8 %tmp_42, i632 %or_ln164_9" [aes.c:164]   --->   Operation 381 'bitconcatenate' 'tmp_43' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 382 [1/1] (0.54ns)   --->   "%and_ln164_5 = and i768 %or_ln164_4, i768 %sext_ln164_5" [aes.c:164]   --->   Operation 382 'and' 'and_ln164_5' <Predicate = true> <Delay = 0.54> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 383 [1/1] (0.00ns) (grouped into LUT with out node or_ln164_10)   --->   "%and_ln164_11 = and i640 %tmp_43, i640 %trunc_ln164_11" [aes.c:164]   --->   Operation 383 'and' 'and_ln164_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 384 [1/1] (1.72ns) (out node of the LUT)   --->   "%or_ln164_10 = or i640 %and_ln164_11, i640 %shl_ln164_11" [aes.c:164]   --->   Operation 384 'or' 'or_ln164_10' <Predicate = true> <Delay = 1.72> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 385 [1/1] (0.00ns)   --->   "%tmp_44 = partselect i128 @_ssdm_op_PartSelect.i128.i768.i32.i32, i768 %and_ln164_5, i32 640, i32 767" [aes.c:164]   --->   Operation 385 'partselect' 'tmp_44' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 386 [1/2] (2.26ns)   --->   "%sbox_load_19 = load i8 %sbox_addr_19" [aes.c:165]   --->   Operation 386 'load' 'sbox_load_19' <Predicate = true> <Delay = 2.26> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_16 : Operation 387 [1/1] (1.34ns)   --->   "%add_ln165 = add i10 %k_idx_read, i10 128" [aes.c:165]   --->   Operation 387 'add' 'add_ln165' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 388 [1/1] (0.00ns)   --->   "%zext_ln166 = zext i8 %xor_ln163_10" [aes.c:166]   --->   Operation 388 'zext' 'zext_ln166' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 389 [1/1] (0.00ns)   --->   "%sbox_addr_20 = getelementptr i8 %sbox, i64 0, i64 %zext_ln166" [aes.c:166]   --->   Operation 389 'getelementptr' 'sbox_addr_20' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 390 [2/2] (2.26ns)   --->   "%sbox_load_20 = load i8 %sbox_addr_20" [aes.c:166]   --->   Operation 390 'load' 'sbox_load_20' <Predicate = true> <Delay = 2.26> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>

State 17 <SV = 16> <Delay = 7.26>
ST_17 : Operation 391 [1/1] (0.00ns) (grouped into LUT with out node or_ln165)   --->   "%tmp_45 = partselect i8 @_ssdm_op_PartSelect.i8.i768.i32.i32, i768 %and_ln164_5, i32 640, i32 647" [aes.c:164]   --->   Operation 391 'partselect' 'tmp_45' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 392 [1/1] (0.00ns)   --->   "%or_ln164_5 = bitconcatenate i768 @_ssdm_op_BitConcatenate.i768.i128.i640, i128 %tmp_44, i640 %or_ln164_10" [aes.c:164]   --->   Operation 392 'bitconcatenate' 'or_ln164_5' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 393 [1/1] (0.00ns) (grouped into LUT with out node xor_ln165)   --->   "%zext_ln165_1 = zext i10 %add_ln165" [aes.c:165]   --->   Operation 393 'zext' 'zext_ln165_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 394 [1/1] (0.00ns)   --->   "%zext_ln165_2 = zext i10 %add_ln165" [aes.c:165]   --->   Operation 394 'zext' 'zext_ln165_2' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 395 [1/1] (0.00ns) (grouped into LUT with out node xor_ln165)   --->   "%lshr_ln165 = lshr i768 %or_ln164_5, i768 %zext_ln165_1" [aes.c:165]   --->   Operation 395 'lshr' 'lshr_ln165' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 396 [1/1] (0.00ns) (grouped into LUT with out node xor_ln165)   --->   "%trunc_ln165 = trunc i768 %lshr_ln165" [aes.c:165]   --->   Operation 396 'trunc' 'trunc_ln165' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 397 [1/1] (2.77ns) (out node of the LUT)   --->   "%xor_ln165 = xor i8 %sbox_load_19, i8 %trunc_ln165" [aes.c:165]   --->   Operation 397 'xor' 'xor_ln165' <Predicate = true> <Delay = 2.77> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 398 [1/1] (0.00ns) (grouped into LUT with out node xor_ln165_1)   --->   "%shl_ln165 = shl i648 255, i648 %zext_ln165_2" [aes.c:165]   --->   Operation 398 'shl' 'shl_ln165' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 399 [1/1] (0.00ns) (grouped into LUT with out node xor_ln165_1)   --->   "%zext_ln165_3 = zext i648 %shl_ln165" [aes.c:165]   --->   Operation 399 'zext' 'zext_ln165_3' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 400 [1/1] (0.00ns) (grouped into LUT with out node or_ln165)   --->   "%zext_ln165_4 = zext i8 %xor_ln165" [aes.c:165]   --->   Operation 400 'zext' 'zext_ln165_4' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 401 [1/1] (0.00ns) (grouped into LUT with out node or_ln165)   --->   "%shl_ln165_1 = shl i648 %zext_ln165_4, i648 %zext_ln165_2" [aes.c:165]   --->   Operation 401 'shl' 'shl_ln165_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 402 [1/1] (1.72ns) (out node of the LUT)   --->   "%xor_ln165_1 = xor i649 %zext_ln165_3, i649 2335969596222563951944279862118549158345332995711262684456546569164428885610842821891027359394494156686664862501680336543072616817344224255105362595697773664385021273272455654442431586430261133311" [aes.c:165]   --->   Operation 402 'xor' 'xor_ln165_1' <Predicate = true> <Delay = 1.72> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 403 [1/1] (0.00ns)   --->   "%sext_ln165 = sext i649 %xor_ln165_1" [aes.c:165]   --->   Operation 403 'sext' 'sext_ln165' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 404 [1/1] (0.00ns) (grouped into LUT with out node or_ln165)   --->   "%trunc_ln165_1 = trunc i649 %xor_ln165_1" [aes.c:165]   --->   Operation 404 'trunc' 'trunc_ln165_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 405 [1/1] (0.00ns) (grouped into LUT with out node or_ln165)   --->   "%tmp_46 = bitconcatenate i648 @_ssdm_op_BitConcatenate.i648.i8.i640, i8 %tmp_45, i640 %or_ln164_10" [aes.c:165]   --->   Operation 405 'bitconcatenate' 'tmp_46' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 406 [1/1] (0.54ns)   --->   "%and_ln165 = and i768 %or_ln164_5, i768 %sext_ln165" [aes.c:165]   --->   Operation 406 'and' 'and_ln165' <Predicate = true> <Delay = 0.54> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 407 [1/1] (0.00ns) (grouped into LUT with out node or_ln165)   --->   "%and_ln165_1 = and i648 %tmp_46, i648 %trunc_ln165_1" [aes.c:165]   --->   Operation 407 'and' 'and_ln165_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 408 [1/1] (1.72ns) (out node of the LUT)   --->   "%or_ln165 = or i648 %and_ln165_1, i648 %shl_ln165_1" [aes.c:165]   --->   Operation 408 'or' 'or_ln165' <Predicate = true> <Delay = 1.72> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 409 [1/1] (0.00ns)   --->   "%tmp_47 = partselect i120 @_ssdm_op_PartSelect.i120.i768.i32.i32, i768 %and_ln165, i32 648, i32 767" [aes.c:165]   --->   Operation 409 'partselect' 'tmp_47' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 410 [1/1] (0.00ns)   --->   "%or_ln6 = bitconcatenate i768 @_ssdm_op_BitConcatenate.i768.i120.i648, i120 %tmp_47, i648 %or_ln165" [aes.c:165]   --->   Operation 410 'bitconcatenate' 'or_ln6' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 411 [1/2] (2.26ns)   --->   "%sbox_load_20 = load i8 %sbox_addr_20" [aes.c:166]   --->   Operation 411 'load' 'sbox_load_20' <Predicate = true> <Delay = 2.26> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_17 : Operation 412 [1/1] (1.34ns)   --->   "%add_ln166 = add i10 %k_idx_read, i10 136" [aes.c:166]   --->   Operation 412 'add' 'add_ln166' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 413 [1/1] (0.00ns) (grouped into LUT with out node xor_ln166)   --->   "%zext_ln166_1 = zext i10 %add_ln166" [aes.c:166]   --->   Operation 413 'zext' 'zext_ln166_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 414 [1/1] (0.00ns)   --->   "%zext_ln166_2 = zext i10 %add_ln166" [aes.c:166]   --->   Operation 414 'zext' 'zext_ln166_2' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 415 [1/1] (0.00ns) (grouped into LUT with out node xor_ln166)   --->   "%lshr_ln166 = lshr i768 %or_ln6, i768 %zext_ln166_1" [aes.c:166]   --->   Operation 415 'lshr' 'lshr_ln166' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 416 [1/1] (0.00ns) (grouped into LUT with out node xor_ln166)   --->   "%trunc_ln166 = trunc i768 %lshr_ln166" [aes.c:166]   --->   Operation 416 'trunc' 'trunc_ln166' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 417 [1/1] (2.77ns) (out node of the LUT)   --->   "%xor_ln166 = xor i8 %sbox_load_20, i8 %trunc_ln166" [aes.c:166]   --->   Operation 417 'xor' 'xor_ln166' <Predicate = true> <Delay = 2.77> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 418 [1/1] (0.00ns) (grouped into LUT with out node xor_ln166_1)   --->   "%shl_ln166 = shl i656 255, i656 %zext_ln166_2" [aes.c:166]   --->   Operation 418 'shl' 'shl_ln166' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 419 [1/1] (0.00ns) (grouped into LUT with out node xor_ln166_1)   --->   "%zext_ln166_3 = zext i656 %shl_ln166" [aes.c:166]   --->   Operation 419 'zext' 'zext_ln166_3' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 420 [1/1] (1.72ns) (out node of the LUT)   --->   "%xor_ln166_1 = xor i657 %zext_ln166_3, i657 598008216632976371697735644702348584536405246902083247220875921706093794716375762404103004004990504111786204800430166155026589905240121409306972824498630058082565445957748647537262486126146850127871" [aes.c:166]   --->   Operation 420 'xor' 'xor_ln166_1' <Predicate = true> <Delay = 1.72> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 421 [1/1] (0.00ns)   --->   "%zext_ln167 = zext i8 %xor_ln164_8" [aes.c:167]   --->   Operation 421 'zext' 'zext_ln167' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 422 [1/1] (0.00ns)   --->   "%sbox_addr_21 = getelementptr i8 %sbox, i64 0, i64 %zext_ln167" [aes.c:167]   --->   Operation 422 'getelementptr' 'sbox_addr_21' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 423 [2/2] (2.26ns)   --->   "%sbox_load_21 = load i8 %sbox_addr_21" [aes.c:167]   --->   Operation 423 'load' 'sbox_load_21' <Predicate = true> <Delay = 2.26> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_17 : Operation 424 [1/1] (0.00ns)   --->   "%zext_ln168 = zext i8 %xor_ln164_10" [aes.c:168]   --->   Operation 424 'zext' 'zext_ln168' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 425 [1/1] (0.00ns)   --->   "%sbox_addr_22 = getelementptr i8 %sbox, i64 0, i64 %zext_ln168" [aes.c:168]   --->   Operation 425 'getelementptr' 'sbox_addr_22' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 426 [2/2] (2.26ns)   --->   "%sbox_load_22 = load i8 %sbox_addr_22" [aes.c:168]   --->   Operation 426 'load' 'sbox_load_22' <Predicate = true> <Delay = 2.26> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>

State 18 <SV = 17> <Delay = 6.76>
ST_18 : Operation 427 [1/1] (0.00ns) (grouped into LUT with out node or_ln166)   --->   "%tmp_48 = partselect i8 @_ssdm_op_PartSelect.i8.i768.i32.i32, i768 %and_ln165, i32 648, i32 655" [aes.c:165]   --->   Operation 427 'partselect' 'tmp_48' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 428 [1/1] (0.00ns) (grouped into LUT with out node or_ln166)   --->   "%zext_ln166_4 = zext i8 %xor_ln166" [aes.c:166]   --->   Operation 428 'zext' 'zext_ln166_4' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 429 [1/1] (0.00ns) (grouped into LUT with out node or_ln166)   --->   "%shl_ln166_1 = shl i656 %zext_ln166_4, i656 %zext_ln166_2" [aes.c:166]   --->   Operation 429 'shl' 'shl_ln166_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 430 [1/1] (0.00ns)   --->   "%sext_ln166 = sext i657 %xor_ln166_1" [aes.c:166]   --->   Operation 430 'sext' 'sext_ln166' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 431 [1/1] (0.00ns) (grouped into LUT with out node or_ln166)   --->   "%trunc_ln166_1 = trunc i657 %xor_ln166_1" [aes.c:166]   --->   Operation 431 'trunc' 'trunc_ln166_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 432 [1/1] (0.00ns) (grouped into LUT with out node or_ln166)   --->   "%tmp_49 = bitconcatenate i656 @_ssdm_op_BitConcatenate.i656.i8.i648, i8 %tmp_48, i648 %or_ln165" [aes.c:166]   --->   Operation 432 'bitconcatenate' 'tmp_49' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 433 [1/1] (0.54ns)   --->   "%and_ln166 = and i768 %or_ln6, i768 %sext_ln166" [aes.c:166]   --->   Operation 433 'and' 'and_ln166' <Predicate = true> <Delay = 0.54> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 434 [1/1] (0.00ns) (grouped into LUT with out node or_ln166)   --->   "%and_ln166_1 = and i656 %tmp_49, i656 %trunc_ln166_1" [aes.c:166]   --->   Operation 434 'and' 'and_ln166_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 435 [1/1] (1.72ns) (out node of the LUT)   --->   "%or_ln166 = or i656 %and_ln166_1, i656 %shl_ln166_1" [aes.c:166]   --->   Operation 435 'or' 'or_ln166' <Predicate = true> <Delay = 1.72> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 436 [1/1] (0.00ns)   --->   "%tmp_50 = partselect i112 @_ssdm_op_PartSelect.i112.i768.i32.i32, i768 %and_ln166, i32 656, i32 767" [aes.c:166]   --->   Operation 436 'partselect' 'tmp_50' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 437 [1/1] (0.00ns) (grouped into LUT with out node or_ln167)   --->   "%tmp_51 = partselect i8 @_ssdm_op_PartSelect.i8.i768.i32.i32, i768 %and_ln166, i32 656, i32 663" [aes.c:166]   --->   Operation 437 'partselect' 'tmp_51' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 438 [1/1] (0.00ns)   --->   "%or_ln7 = bitconcatenate i768 @_ssdm_op_BitConcatenate.i768.i112.i656, i112 %tmp_50, i656 %or_ln166" [aes.c:166]   --->   Operation 438 'bitconcatenate' 'or_ln7' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 439 [1/2] (2.26ns)   --->   "%sbox_load_21 = load i8 %sbox_addr_21" [aes.c:167]   --->   Operation 439 'load' 'sbox_load_21' <Predicate = true> <Delay = 2.26> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_18 : Operation 440 [1/1] (1.34ns)   --->   "%add_ln167 = add i10 %k_idx_read, i10 144" [aes.c:167]   --->   Operation 440 'add' 'add_ln167' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 441 [1/1] (0.00ns) (grouped into LUT with out node xor_ln167)   --->   "%zext_ln167_1 = zext i10 %add_ln167" [aes.c:167]   --->   Operation 441 'zext' 'zext_ln167_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 442 [1/1] (0.00ns)   --->   "%zext_ln167_2 = zext i10 %add_ln167" [aes.c:167]   --->   Operation 442 'zext' 'zext_ln167_2' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 443 [1/1] (0.00ns) (grouped into LUT with out node xor_ln167)   --->   "%lshr_ln167 = lshr i768 %or_ln7, i768 %zext_ln167_1" [aes.c:167]   --->   Operation 443 'lshr' 'lshr_ln167' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 444 [1/1] (0.00ns) (grouped into LUT with out node xor_ln167)   --->   "%trunc_ln167 = trunc i768 %lshr_ln167" [aes.c:167]   --->   Operation 444 'trunc' 'trunc_ln167' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 445 [1/1] (2.77ns) (out node of the LUT)   --->   "%xor_ln167 = xor i8 %sbox_load_21, i8 %trunc_ln167" [aes.c:167]   --->   Operation 445 'xor' 'xor_ln167' <Predicate = true> <Delay = 2.77> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 446 [1/1] (0.00ns) (grouped into LUT with out node xor_ln167_1)   --->   "%shl_ln167 = shl i664 255, i664 %zext_ln167_2" [aes.c:167]   --->   Operation 446 'shl' 'shl_ln167' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 447 [1/1] (0.00ns) (grouped into LUT with out node xor_ln167_1)   --->   "%zext_ln167_3 = zext i664 %shl_ln167" [aes.c:167]   --->   Operation 447 'zext' 'zext_ln167_3' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 448 [1/1] (0.00ns) (grouped into LUT with out node or_ln167)   --->   "%zext_ln167_4 = zext i8 %xor_ln167" [aes.c:167]   --->   Operation 448 'zext' 'zext_ln167_4' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 449 [1/1] (0.00ns) (grouped into LUT with out node or_ln167)   --->   "%shl_ln167_1 = shl i664 %zext_ln167_4, i664 %zext_ln167_2" [aes.c:167]   --->   Operation 449 'shl' 'shl_ln167_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 450 [1/1] (1.72ns) (out node of the LUT)   --->   "%xor_ln167_1 = xor i665 %zext_ln167_3, i665 153090103458041951154620325043801237641319743206933311288544235956760011447392195175450369025277569052617268428910122535686807015741471080782585043071649294869136754165183653769539196448293593632735231" [aes.c:167]   --->   Operation 450 'xor' 'xor_ln167_1' <Predicate = true> <Delay = 1.72> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 451 [1/1] (0.00ns)   --->   "%sext_ln167 = sext i665 %xor_ln167_1" [aes.c:167]   --->   Operation 451 'sext' 'sext_ln167' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 452 [1/1] (0.00ns) (grouped into LUT with out node or_ln167)   --->   "%trunc_ln167_1 = trunc i665 %xor_ln167_1" [aes.c:167]   --->   Operation 452 'trunc' 'trunc_ln167_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 453 [1/1] (0.00ns) (grouped into LUT with out node or_ln167)   --->   "%tmp_52 = bitconcatenate i664 @_ssdm_op_BitConcatenate.i664.i8.i656, i8 %tmp_51, i656 %or_ln166" [aes.c:167]   --->   Operation 453 'bitconcatenate' 'tmp_52' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 454 [1/1] (0.54ns)   --->   "%and_ln167 = and i768 %or_ln7, i768 %sext_ln167" [aes.c:167]   --->   Operation 454 'and' 'and_ln167' <Predicate = true> <Delay = 0.54> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 455 [1/1] (0.00ns) (grouped into LUT with out node or_ln167)   --->   "%and_ln167_1 = and i664 %tmp_52, i664 %trunc_ln167_1" [aes.c:167]   --->   Operation 455 'and' 'and_ln167_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 456 [1/1] (1.72ns) (out node of the LUT)   --->   "%or_ln167 = or i664 %and_ln167_1, i664 %shl_ln167_1" [aes.c:167]   --->   Operation 456 'or' 'or_ln167' <Predicate = true> <Delay = 1.72> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 457 [1/1] (0.00ns)   --->   "%tmp_53 = partselect i104 @_ssdm_op_PartSelect.i104.i768.i32.i32, i768 %and_ln167, i32 664, i32 767" [aes.c:167]   --->   Operation 457 'partselect' 'tmp_53' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 458 [1/2] (2.26ns)   --->   "%sbox_load_22 = load i8 %sbox_addr_22" [aes.c:168]   --->   Operation 458 'load' 'sbox_load_22' <Predicate = true> <Delay = 2.26> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_18 : Operation 459 [1/1] (1.34ns)   --->   "%add_ln168 = add i10 %k_idx_read, i10 152" [aes.c:168]   --->   Operation 459 'add' 'add_ln168' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 7.26>
ST_19 : Operation 460 [1/1] (0.00ns) (grouped into LUT with out node or_ln168)   --->   "%tmp_54 = partselect i8 @_ssdm_op_PartSelect.i8.i768.i32.i32, i768 %and_ln167, i32 664, i32 671" [aes.c:167]   --->   Operation 460 'partselect' 'tmp_54' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 461 [1/1] (0.00ns)   --->   "%or_ln8 = bitconcatenate i768 @_ssdm_op_BitConcatenate.i768.i104.i664, i104 %tmp_53, i664 %or_ln167" [aes.c:167]   --->   Operation 461 'bitconcatenate' 'or_ln8' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 462 [1/1] (0.00ns) (grouped into LUT with out node xor_ln168)   --->   "%zext_ln168_1 = zext i10 %add_ln168" [aes.c:168]   --->   Operation 462 'zext' 'zext_ln168_1' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 463 [1/1] (0.00ns)   --->   "%zext_ln168_2 = zext i10 %add_ln168" [aes.c:168]   --->   Operation 463 'zext' 'zext_ln168_2' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 464 [1/1] (0.00ns) (grouped into LUT with out node xor_ln168)   --->   "%lshr_ln168 = lshr i768 %or_ln8, i768 %zext_ln168_1" [aes.c:168]   --->   Operation 464 'lshr' 'lshr_ln168' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 465 [1/1] (0.00ns) (grouped into LUT with out node xor_ln168)   --->   "%trunc_ln168 = trunc i768 %lshr_ln168" [aes.c:168]   --->   Operation 465 'trunc' 'trunc_ln168' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 466 [1/1] (2.77ns) (out node of the LUT)   --->   "%xor_ln168 = xor i8 %sbox_load_22, i8 %trunc_ln168" [aes.c:168]   --->   Operation 466 'xor' 'xor_ln168' <Predicate = true> <Delay = 2.77> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 467 [1/1] (0.00ns) (grouped into LUT with out node xor_ln168_1)   --->   "%shl_ln168 = shl i672 255, i672 %zext_ln168_2" [aes.c:168]   --->   Operation 467 'shl' 'shl_ln168' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 468 [1/1] (0.00ns) (grouped into LUT with out node xor_ln168_1)   --->   "%zext_ln168_3 = zext i672 %shl_ln168" [aes.c:168]   --->   Operation 468 'zext' 'zext_ln168_3' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 469 [1/1] (0.00ns) (grouped into LUT with out node or_ln168)   --->   "%zext_ln168_4 = zext i8 %xor_ln168" [aes.c:168]   --->   Operation 469 'zext' 'zext_ln168_4' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 470 [1/1] (0.00ns) (grouped into LUT with out node or_ln168)   --->   "%shl_ln168_1 = shl i672 %zext_ln168_4, i672 %zext_ln168_2" [aes.c:168]   --->   Operation 470 'shl' 'shl_ln168_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 471 [1/1] (1.72ns) (out node of the LUT)   --->   "%xor_ln168_1 = xor i673 %zext_ln168_3, i673 39191066485258739495582803211213116836177854260974927689867324404930562930532401964915294470471057677470020717800991369135822596029816596680341771026342219486499009066287015365002034290763159969980219391" [aes.c:168]   --->   Operation 471 'xor' 'xor_ln168_1' <Predicate = true> <Delay = 1.72> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 472 [1/1] (0.00ns)   --->   "%sext_ln168 = sext i673 %xor_ln168_1" [aes.c:168]   --->   Operation 472 'sext' 'sext_ln168' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 473 [1/1] (0.00ns) (grouped into LUT with out node or_ln168)   --->   "%trunc_ln168_1 = trunc i673 %xor_ln168_1" [aes.c:168]   --->   Operation 473 'trunc' 'trunc_ln168_1' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 474 [1/1] (0.00ns) (grouped into LUT with out node or_ln168)   --->   "%tmp_55 = bitconcatenate i672 @_ssdm_op_BitConcatenate.i672.i8.i664, i8 %tmp_54, i664 %or_ln167" [aes.c:168]   --->   Operation 474 'bitconcatenate' 'tmp_55' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 475 [1/1] (0.54ns)   --->   "%and_ln168 = and i768 %or_ln8, i768 %sext_ln168" [aes.c:168]   --->   Operation 475 'and' 'and_ln168' <Predicate = true> <Delay = 0.54> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 476 [1/1] (0.00ns) (grouped into LUT with out node or_ln168)   --->   "%and_ln168_1 = and i672 %tmp_55, i672 %trunc_ln168_1" [aes.c:168]   --->   Operation 476 'and' 'and_ln168_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 477 [1/1] (1.72ns) (out node of the LUT)   --->   "%or_ln168 = or i672 %and_ln168_1, i672 %shl_ln168_1" [aes.c:168]   --->   Operation 477 'or' 'or_ln168' <Predicate = true> <Delay = 1.72> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 478 [1/1] (0.00ns)   --->   "%tmp_56 = partselect i96 @_ssdm_op_PartSelect.i96.i768.i32.i32, i768 %and_ln168, i32 672, i32 767" [aes.c:168]   --->   Operation 478 'partselect' 'tmp_56' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 479 [1/1] (0.00ns)   --->   "%or_ln9 = bitconcatenate i768 @_ssdm_op_BitConcatenate.i768.i96.i672, i96 %tmp_56, i672 %or_ln168" [aes.c:168]   --->   Operation 479 'bitconcatenate' 'or_ln9' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 480 [1/1] (1.34ns)   --->   "%add_ln170 = add i10 %k_idx_read, i10 160" [aes.c:170]   --->   Operation 480 'add' 'add_ln170' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 481 [1/1] (0.00ns) (grouped into LUT with out node xor_ln170)   --->   "%zext_ln170 = zext i10 %add_ln170" [aes.c:170]   --->   Operation 481 'zext' 'zext_ln170' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 482 [1/1] (0.00ns)   --->   "%zext_ln170_1 = zext i10 %add_ln170" [aes.c:170]   --->   Operation 482 'zext' 'zext_ln170_1' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 483 [1/1] (0.00ns) (grouped into LUT with out node xor_ln170)   --->   "%lshr_ln170 = lshr i768 %or_ln9, i768 %zext_ln170" [aes.c:170]   --->   Operation 483 'lshr' 'lshr_ln170' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 484 [1/1] (0.00ns) (grouped into LUT with out node xor_ln170)   --->   "%trunc_ln170 = trunc i768 %lshr_ln170" [aes.c:170]   --->   Operation 484 'trunc' 'trunc_ln170' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 485 [1/1] (2.77ns) (out node of the LUT)   --->   "%xor_ln170 = xor i8 %trunc_ln170, i8 %xor_ln165" [aes.c:170]   --->   Operation 485 'xor' 'xor_ln170' <Predicate = true> <Delay = 2.77> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 486 [1/1] (0.00ns) (grouped into LUT with out node xor_ln170_1)   --->   "%shl_ln170 = shl i680 255, i680 %zext_ln170_1" [aes.c:170]   --->   Operation 486 'shl' 'shl_ln170' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 487 [1/1] (0.00ns) (grouped into LUT with out node xor_ln170_1)   --->   "%zext_ln170_3 = zext i680 %shl_ln170" [aes.c:170]   --->   Operation 487 'zext' 'zext_ln170_3' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 488 [1/1] (1.72ns) (out node of the LUT)   --->   "%xor_ln170_1 = xor i681 %zext_ln170_3, i681 10032913020226237310869197622070557910061530690809581488606035047662224110216294903018315384440590765432325303757053790498770584583633048750167493382743608188543746320969475933440520778435368952314936164351" [aes.c:170]   --->   Operation 488 'xor' 'xor_ln170_1' <Predicate = true> <Delay = 1.72> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 6.21>
ST_20 : Operation 489 [1/1] (0.00ns) (grouped into LUT with out node or_ln170_6)   --->   "%tmp_57 = partselect i8 @_ssdm_op_PartSelect.i8.i768.i32.i32, i768 %and_ln168, i32 672, i32 679" [aes.c:168]   --->   Operation 489 'partselect' 'tmp_57' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 490 [1/1] (0.00ns) (grouped into LUT with out node or_ln170_6)   --->   "%zext_ln170_5 = zext i8 %xor_ln170" [aes.c:170]   --->   Operation 490 'zext' 'zext_ln170_5' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 491 [1/1] (0.00ns) (grouped into LUT with out node or_ln170_6)   --->   "%shl_ln170_1 = shl i680 %zext_ln170_5, i680 %zext_ln170_1" [aes.c:170]   --->   Operation 491 'shl' 'shl_ln170_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 492 [1/1] (0.00ns)   --->   "%sext_ln170 = sext i681 %xor_ln170_1" [aes.c:170]   --->   Operation 492 'sext' 'sext_ln170' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 493 [1/1] (0.00ns) (grouped into LUT with out node or_ln170_6)   --->   "%trunc_ln170_1 = trunc i681 %xor_ln170_1" [aes.c:170]   --->   Operation 493 'trunc' 'trunc_ln170_1' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 494 [1/1] (0.00ns) (grouped into LUT with out node or_ln170_6)   --->   "%tmp_58 = bitconcatenate i680 @_ssdm_op_BitConcatenate.i680.i8.i672, i8 %tmp_57, i672 %or_ln168" [aes.c:170]   --->   Operation 494 'bitconcatenate' 'tmp_58' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 495 [1/1] (0.54ns)   --->   "%and_ln170 = and i768 %or_ln9, i768 %sext_ln170" [aes.c:170]   --->   Operation 495 'and' 'and_ln170' <Predicate = true> <Delay = 0.54> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 496 [1/1] (0.00ns) (grouped into LUT with out node or_ln170_6)   --->   "%and_ln170_6 = and i680 %tmp_58, i680 %trunc_ln170_1" [aes.c:170]   --->   Operation 496 'and' 'and_ln170_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 497 [1/1] (1.72ns) (out node of the LUT)   --->   "%or_ln170_6 = or i680 %and_ln170_6, i680 %shl_ln170_1" [aes.c:170]   --->   Operation 497 'or' 'or_ln170_6' <Predicate = true> <Delay = 1.72> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 498 [1/1] (0.00ns)   --->   "%tmp_59 = partselect i88 @_ssdm_op_PartSelect.i88.i768.i32.i32, i768 %and_ln170, i32 680, i32 767" [aes.c:170]   --->   Operation 498 'partselect' 'tmp_59' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 499 [1/1] (0.00ns) (grouped into LUT with out node or_ln170)   --->   "%tmp_60 = partselect i8 @_ssdm_op_PartSelect.i8.i768.i32.i32, i768 %and_ln170, i32 680, i32 687" [aes.c:170]   --->   Operation 499 'partselect' 'tmp_60' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 500 [1/1] (0.00ns)   --->   "%or_ln10 = bitconcatenate i768 @_ssdm_op_BitConcatenate.i768.i88.i680, i88 %tmp_59, i680 %or_ln170_6" [aes.c:170]   --->   Operation 500 'bitconcatenate' 'or_ln10' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 501 [1/1] (1.34ns)   --->   "%add_ln170_1 = add i10 %k_idx_read, i10 168" [aes.c:170]   --->   Operation 501 'add' 'add_ln170_1' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 502 [1/1] (0.00ns) (grouped into LUT with out node xor_ln170_2)   --->   "%zext_ln170_2 = zext i10 %add_ln170_1" [aes.c:170]   --->   Operation 502 'zext' 'zext_ln170_2' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 503 [1/1] (0.00ns)   --->   "%zext_ln170_7 = zext i10 %add_ln170_1" [aes.c:170]   --->   Operation 503 'zext' 'zext_ln170_7' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 504 [1/1] (0.00ns) (grouped into LUT with out node xor_ln170_2)   --->   "%lshr_ln170_1 = lshr i768 %or_ln10, i768 %zext_ln170_2" [aes.c:170]   --->   Operation 504 'lshr' 'lshr_ln170_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 505 [1/1] (0.00ns) (grouped into LUT with out node xor_ln170_2)   --->   "%trunc_ln170_2 = trunc i768 %lshr_ln170_1" [aes.c:170]   --->   Operation 505 'trunc' 'trunc_ln170_2' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 506 [1/1] (2.77ns) (out node of the LUT)   --->   "%xor_ln170_2 = xor i8 %trunc_ln170_2, i8 %xor_ln166" [aes.c:170]   --->   Operation 506 'xor' 'xor_ln170_2' <Predicate = true> <Delay = 2.77> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 507 [1/1] (0.00ns) (grouped into LUT with out node xor_ln170_3)   --->   "%shl_ln170_2 = shl i688 255, i688 %zext_ln170_7" [aes.c:170]   --->   Operation 507 'shl' 'shl_ln170_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 508 [1/1] (0.00ns) (grouped into LUT with out node xor_ln170_3)   --->   "%zext_ln170_8 = zext i688 %shl_ln170_2" [aes.c:170]   --->   Operation 508 'zext' 'zext_ln170_8' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 509 [1/1] (0.00ns) (grouped into LUT with out node or_ln170)   --->   "%zext_ln170_9 = zext i8 %xor_ln170_2" [aes.c:170]   --->   Operation 509 'zext' 'zext_ln170_9' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 510 [1/1] (0.00ns) (grouped into LUT with out node or_ln170)   --->   "%shl_ln170_3 = shl i688 %zext_ln170_9, i688 %zext_ln170_7" [aes.c:170]   --->   Operation 510 'shl' 'shl_ln170_3' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 511 [1/1] (1.72ns) (out node of the LUT)   --->   "%xor_ln170_3 = xor i689 %zext_ln170_8, i689 2568425733177916751582514591250062824975751856847252861083144972201529372215371495172688738416791235950675277761805770367685269653410060480042878305982363696267199058168185838960773319279454451792623658074111" [aes.c:170]   --->   Operation 511 'xor' 'xor_ln170_3' <Predicate = true> <Delay = 1.72> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 512 [1/1] (0.00ns)   --->   "%sext_ln170_1 = sext i689 %xor_ln170_3" [aes.c:170]   --->   Operation 512 'sext' 'sext_ln170_1' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 513 [1/1] (0.00ns) (grouped into LUT with out node or_ln170)   --->   "%trunc_ln170_3 = trunc i689 %xor_ln170_3" [aes.c:170]   --->   Operation 513 'trunc' 'trunc_ln170_3' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 514 [1/1] (0.00ns) (grouped into LUT with out node or_ln170)   --->   "%tmp_61 = bitconcatenate i688 @_ssdm_op_BitConcatenate.i688.i8.i680, i8 %tmp_60, i680 %or_ln170_6" [aes.c:170]   --->   Operation 514 'bitconcatenate' 'tmp_61' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 515 [1/1] (0.54ns)   --->   "%and_ln170_1 = and i768 %or_ln10, i768 %sext_ln170_1" [aes.c:170]   --->   Operation 515 'and' 'and_ln170_1' <Predicate = true> <Delay = 0.54> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 516 [1/1] (0.00ns) (grouped into LUT with out node or_ln170)   --->   "%and_ln170_7 = and i688 %tmp_61, i688 %trunc_ln170_3" [aes.c:170]   --->   Operation 516 'and' 'and_ln170_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 517 [1/1] (1.72ns) (out node of the LUT)   --->   "%or_ln170 = or i688 %and_ln170_7, i688 %shl_ln170_3" [aes.c:170]   --->   Operation 517 'or' 'or_ln170' <Predicate = true> <Delay = 1.72> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 518 [1/1] (0.00ns)   --->   "%tmp_62 = partselect i80 @_ssdm_op_PartSelect.i80.i768.i32.i32, i768 %and_ln170_1, i32 688, i32 767" [aes.c:170]   --->   Operation 518 'partselect' 'tmp_62' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 519 [1/1] (1.34ns)   --->   "%add_ln171 = add i10 %k_idx_read, i10 176" [aes.c:171]   --->   Operation 519 'add' 'add_ln171' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 7.26>
ST_21 : Operation 520 [1/1] (0.00ns) (grouped into LUT with out node or_ln171_6)   --->   "%tmp_63 = partselect i8 @_ssdm_op_PartSelect.i8.i768.i32.i32, i768 %and_ln170_1, i32 688, i32 695" [aes.c:170]   --->   Operation 520 'partselect' 'tmp_63' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 521 [1/1] (0.00ns)   --->   "%or_ln170_1 = bitconcatenate i768 @_ssdm_op_BitConcatenate.i768.i80.i688, i80 %tmp_62, i688 %or_ln170" [aes.c:170]   --->   Operation 521 'bitconcatenate' 'or_ln170_1' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 522 [1/1] (0.00ns) (grouped into LUT with out node xor_ln171)   --->   "%zext_ln171 = zext i10 %add_ln171" [aes.c:171]   --->   Operation 522 'zext' 'zext_ln171' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 523 [1/1] (0.00ns)   --->   "%zext_ln171_1 = zext i10 %add_ln171" [aes.c:171]   --->   Operation 523 'zext' 'zext_ln171_1' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 524 [1/1] (0.00ns) (grouped into LUT with out node xor_ln171)   --->   "%lshr_ln171 = lshr i768 %or_ln170_1, i768 %zext_ln171" [aes.c:171]   --->   Operation 524 'lshr' 'lshr_ln171' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 525 [1/1] (0.00ns) (grouped into LUT with out node xor_ln171)   --->   "%trunc_ln171 = trunc i768 %lshr_ln171" [aes.c:171]   --->   Operation 525 'trunc' 'trunc_ln171' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 526 [1/1] (2.77ns) (out node of the LUT)   --->   "%xor_ln171 = xor i8 %trunc_ln171, i8 %xor_ln167" [aes.c:171]   --->   Operation 526 'xor' 'xor_ln171' <Predicate = true> <Delay = 2.77> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 527 [1/1] (0.00ns) (grouped into LUT with out node xor_ln171_1)   --->   "%shl_ln171 = shl i696 255, i696 %zext_ln171_1" [aes.c:171]   --->   Operation 527 'shl' 'shl_ln171' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 528 [1/1] (0.00ns) (grouped into LUT with out node xor_ln171_1)   --->   "%zext_ln171_3 = zext i696 %shl_ln171" [aes.c:171]   --->   Operation 528 'zext' 'zext_ln171_3' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 529 [1/1] (0.00ns) (grouped into LUT with out node or_ln171_6)   --->   "%zext_ln171_5 = zext i8 %xor_ln171" [aes.c:171]   --->   Operation 529 'zext' 'zext_ln171_5' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 530 [1/1] (0.00ns) (grouped into LUT with out node or_ln171_6)   --->   "%shl_ln171_1 = shl i696 %zext_ln171_5, i696 %zext_ln171_1" [aes.c:171]   --->   Operation 530 'shl' 'shl_ln171_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 531 [1/1] (1.72ns) (out node of the LUT)   --->   "%xor_ln171_1 = xor i697 %zext_ln171_3, i697 657516987693546688405123735360016083193792475352896732437285112883591519287135102764208317034698556403372871107022277214127429031272975482890976846331485106244402958891055574773957969735540339658911656466972671" [aes.c:171]   --->   Operation 531 'xor' 'xor_ln171_1' <Predicate = true> <Delay = 1.72> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 532 [1/1] (0.00ns)   --->   "%sext_ln171 = sext i697 %xor_ln171_1" [aes.c:171]   --->   Operation 532 'sext' 'sext_ln171' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 533 [1/1] (0.00ns) (grouped into LUT with out node or_ln171_6)   --->   "%trunc_ln171_1 = trunc i697 %xor_ln171_1" [aes.c:171]   --->   Operation 533 'trunc' 'trunc_ln171_1' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 534 [1/1] (0.00ns) (grouped into LUT with out node or_ln171_6)   --->   "%tmp_64 = bitconcatenate i696 @_ssdm_op_BitConcatenate.i696.i8.i688, i8 %tmp_63, i688 %or_ln170" [aes.c:171]   --->   Operation 534 'bitconcatenate' 'tmp_64' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 535 [1/1] (0.54ns)   --->   "%and_ln171 = and i768 %or_ln170_1, i768 %sext_ln171" [aes.c:171]   --->   Operation 535 'and' 'and_ln171' <Predicate = true> <Delay = 0.54> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 536 [1/1] (0.00ns) (grouped into LUT with out node or_ln171_6)   --->   "%and_ln171_6 = and i696 %tmp_64, i696 %trunc_ln171_1" [aes.c:171]   --->   Operation 536 'and' 'and_ln171_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 537 [1/1] (1.72ns) (out node of the LUT)   --->   "%or_ln171_6 = or i696 %and_ln171_6, i696 %shl_ln171_1" [aes.c:171]   --->   Operation 537 'or' 'or_ln171_6' <Predicate = true> <Delay = 1.72> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 538 [1/1] (0.00ns)   --->   "%tmp_65 = partselect i72 @_ssdm_op_PartSelect.i72.i768.i32.i32, i768 %and_ln171, i32 696, i32 767" [aes.c:171]   --->   Operation 538 'partselect' 'tmp_65' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 539 [1/1] (0.00ns)   --->   "%or_ln11 = bitconcatenate i768 @_ssdm_op_BitConcatenate.i768.i72.i696, i72 %tmp_65, i696 %or_ln171_6" [aes.c:171]   --->   Operation 539 'bitconcatenate' 'or_ln11' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 540 [1/1] (1.34ns)   --->   "%add_ln171_1 = add i10 %k_idx_read, i10 184" [aes.c:171]   --->   Operation 540 'add' 'add_ln171_1' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 541 [1/1] (0.00ns) (grouped into LUT with out node xor_ln171_2)   --->   "%zext_ln171_2 = zext i10 %add_ln171_1" [aes.c:171]   --->   Operation 541 'zext' 'zext_ln171_2' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 542 [1/1] (0.00ns)   --->   "%zext_ln171_7 = zext i10 %add_ln171_1" [aes.c:171]   --->   Operation 542 'zext' 'zext_ln171_7' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 543 [1/1] (0.00ns) (grouped into LUT with out node xor_ln171_2)   --->   "%lshr_ln171_1 = lshr i768 %or_ln11, i768 %zext_ln171_2" [aes.c:171]   --->   Operation 543 'lshr' 'lshr_ln171_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 544 [1/1] (0.00ns) (grouped into LUT with out node xor_ln171_2)   --->   "%trunc_ln171_2 = trunc i768 %lshr_ln171_1" [aes.c:171]   --->   Operation 544 'trunc' 'trunc_ln171_2' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 545 [1/1] (2.77ns) (out node of the LUT)   --->   "%xor_ln171_2 = xor i8 %trunc_ln171_2, i8 %xor_ln168" [aes.c:171]   --->   Operation 545 'xor' 'xor_ln171_2' <Predicate = true> <Delay = 2.77> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 546 [1/1] (0.00ns) (grouped into LUT with out node xor_ln171_3)   --->   "%shl_ln171_2 = shl i704 255, i704 %zext_ln171_7" [aes.c:171]   --->   Operation 546 'shl' 'shl_ln171_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 547 [1/1] (0.00ns) (grouped into LUT with out node xor_ln171_3)   --->   "%zext_ln171_8 = zext i704 %shl_ln171_2" [aes.c:171]   --->   Operation 547 'zext' 'zext_ln171_8' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 548 [1/1] (1.72ns) (out node of the LUT)   --->   "%xor_ln171_3 = xor i705 %zext_ln171_8, i705 168324348849547952231711676252164117297610873690341563503944988898199428937506586307637329160882830439263455003397702966816621832005881723620090072660860187198567157476110227142133240252298326952681384055545004031" [aes.c:171]   --->   Operation 548 'xor' 'xor_ln171_3' <Predicate = true> <Delay = 1.72> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 6.21>
ST_22 : Operation 549 [1/1] (0.00ns) (grouped into LUT with out node or_ln171)   --->   "%tmp_66 = partselect i8 @_ssdm_op_PartSelect.i8.i768.i32.i32, i768 %and_ln171, i32 696, i32 703" [aes.c:171]   --->   Operation 549 'partselect' 'tmp_66' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 550 [1/1] (0.00ns) (grouped into LUT with out node or_ln171)   --->   "%zext_ln171_10 = zext i8 %xor_ln171_2" [aes.c:171]   --->   Operation 550 'zext' 'zext_ln171_10' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 551 [1/1] (0.00ns) (grouped into LUT with out node or_ln171)   --->   "%shl_ln171_3 = shl i704 %zext_ln171_10, i704 %zext_ln171_7" [aes.c:171]   --->   Operation 551 'shl' 'shl_ln171_3' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 552 [1/1] (0.00ns)   --->   "%sext_ln171_1 = sext i705 %xor_ln171_3" [aes.c:171]   --->   Operation 552 'sext' 'sext_ln171_1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 553 [1/1] (0.00ns) (grouped into LUT with out node or_ln171)   --->   "%trunc_ln171_3 = trunc i705 %xor_ln171_3" [aes.c:171]   --->   Operation 553 'trunc' 'trunc_ln171_3' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 554 [1/1] (0.00ns) (grouped into LUT with out node or_ln171)   --->   "%tmp_67 = bitconcatenate i704 @_ssdm_op_BitConcatenate.i704.i8.i696, i8 %tmp_66, i696 %or_ln171_6" [aes.c:171]   --->   Operation 554 'bitconcatenate' 'tmp_67' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 555 [1/1] (0.54ns)   --->   "%and_ln171_1 = and i768 %or_ln11, i768 %sext_ln171_1" [aes.c:171]   --->   Operation 555 'and' 'and_ln171_1' <Predicate = true> <Delay = 0.54> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 556 [1/1] (0.00ns) (grouped into LUT with out node or_ln171)   --->   "%and_ln171_7 = and i704 %tmp_67, i704 %trunc_ln171_3" [aes.c:171]   --->   Operation 556 'and' 'and_ln171_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 557 [1/1] (1.72ns) (out node of the LUT)   --->   "%or_ln171 = or i704 %and_ln171_7, i704 %shl_ln171_3" [aes.c:171]   --->   Operation 557 'or' 'or_ln171' <Predicate = true> <Delay = 1.72> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 558 [1/1] (0.00ns)   --->   "%tmp_68 = partselect i64 @_ssdm_op_PartSelect.i64.i768.i32.i32, i768 %and_ln171_1, i32 704, i32 767" [aes.c:171]   --->   Operation 558 'partselect' 'tmp_68' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 559 [1/1] (0.00ns) (grouped into LUT with out node or_ln170_7)   --->   "%tmp_69 = partselect i8 @_ssdm_op_PartSelect.i8.i768.i32.i32, i768 %and_ln171_1, i32 704, i32 711" [aes.c:171]   --->   Operation 559 'partselect' 'tmp_69' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 560 [1/1] (0.00ns)   --->   "%or_ln171_1 = bitconcatenate i768 @_ssdm_op_BitConcatenate.i768.i64.i704, i64 %tmp_68, i704 %or_ln171" [aes.c:171]   --->   Operation 560 'bitconcatenate' 'or_ln171_1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 561 [1/1] (1.34ns)   --->   "%add_ln170_2 = add i10 %k_idx_read, i10 192" [aes.c:170]   --->   Operation 561 'add' 'add_ln170_2' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 562 [1/1] (0.00ns) (grouped into LUT with out node xor_ln170_4)   --->   "%zext_ln170_4 = zext i10 %add_ln170_2" [aes.c:170]   --->   Operation 562 'zext' 'zext_ln170_4' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 563 [1/1] (0.00ns)   --->   "%zext_ln170_10 = zext i10 %add_ln170_2" [aes.c:170]   --->   Operation 563 'zext' 'zext_ln170_10' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 564 [1/1] (0.00ns) (grouped into LUT with out node xor_ln170_4)   --->   "%lshr_ln170_2 = lshr i768 %or_ln171_1, i768 %zext_ln170_4" [aes.c:170]   --->   Operation 564 'lshr' 'lshr_ln170_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 565 [1/1] (0.00ns) (grouped into LUT with out node xor_ln170_4)   --->   "%trunc_ln170_4 = trunc i768 %lshr_ln170_2" [aes.c:170]   --->   Operation 565 'trunc' 'trunc_ln170_4' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 566 [1/1] (2.77ns) (out node of the LUT)   --->   "%xor_ln170_4 = xor i8 %trunc_ln170_4, i8 %xor_ln170" [aes.c:170]   --->   Operation 566 'xor' 'xor_ln170_4' <Predicate = true> <Delay = 2.77> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 567 [1/1] (0.00ns) (grouped into LUT with out node xor_ln170_5)   --->   "%shl_ln170_4 = shl i712 255, i712 %zext_ln170_10" [aes.c:170]   --->   Operation 567 'shl' 'shl_ln170_4' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 568 [1/1] (0.00ns) (grouped into LUT with out node xor_ln170_5)   --->   "%zext_ln170_11 = zext i712 %shl_ln170_4" [aes.c:170]   --->   Operation 568 'zext' 'zext_ln170_11' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 569 [1/1] (0.00ns) (grouped into LUT with out node or_ln170_7)   --->   "%zext_ln170_12 = zext i8 %xor_ln170_4" [aes.c:170]   --->   Operation 569 'zext' 'zext_ln170_12' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 570 [1/1] (0.00ns) (grouped into LUT with out node or_ln170_7)   --->   "%shl_ln170_5 = shl i712 %zext_ln170_12, i712 %zext_ln170_10" [aes.c:170]   --->   Operation 570 'shl' 'shl_ln170_5' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 571 [1/1] (1.72ns) (out node of the LUT)   --->   "%xor_ln170_5 = xor i713 %zext_ln170_11, i713 43091033305484275771318189120554014028188383664727440257009917157939053808001686094755156265186004592451444480869811959505055188993505721246743058601180207922833192313884218148386109504588371699886434318219521032191" [aes.c:170]   --->   Operation 571 'xor' 'xor_ln170_5' <Predicate = true> <Delay = 1.72> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 572 [1/1] (0.00ns)   --->   "%sext_ln170_2 = sext i713 %xor_ln170_5" [aes.c:170]   --->   Operation 572 'sext' 'sext_ln170_2' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 573 [1/1] (0.00ns) (grouped into LUT with out node or_ln170_7)   --->   "%trunc_ln170_5 = trunc i713 %xor_ln170_5" [aes.c:170]   --->   Operation 573 'trunc' 'trunc_ln170_5' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 574 [1/1] (0.00ns) (grouped into LUT with out node or_ln170_7)   --->   "%tmp_70 = bitconcatenate i712 @_ssdm_op_BitConcatenate.i712.i8.i704, i8 %tmp_69, i704 %or_ln171" [aes.c:170]   --->   Operation 574 'bitconcatenate' 'tmp_70' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 575 [1/1] (0.54ns)   --->   "%and_ln170_2 = and i768 %or_ln171_1, i768 %sext_ln170_2" [aes.c:170]   --->   Operation 575 'and' 'and_ln170_2' <Predicate = true> <Delay = 0.54> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 576 [1/1] (0.00ns) (grouped into LUT with out node or_ln170_7)   --->   "%and_ln170_8 = and i712 %tmp_70, i712 %trunc_ln170_5" [aes.c:170]   --->   Operation 576 'and' 'and_ln170_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 577 [1/1] (1.72ns) (out node of the LUT)   --->   "%or_ln170_7 = or i712 %and_ln170_8, i712 %shl_ln170_5" [aes.c:170]   --->   Operation 577 'or' 'or_ln170_7' <Predicate = true> <Delay = 1.72> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 578 [1/1] (0.00ns)   --->   "%tmp_71 = partselect i56 @_ssdm_op_PartSelect.i56.i768.i32.i32, i768 %and_ln170_2, i32 712, i32 767" [aes.c:170]   --->   Operation 578 'partselect' 'tmp_71' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 579 [1/1] (1.34ns)   --->   "%add_ln170_3 = add i10 %k_idx_read, i10 200" [aes.c:170]   --->   Operation 579 'add' 'add_ln170_3' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 7.26>
ST_23 : Operation 580 [1/1] (0.00ns) (grouped into LUT with out node or_ln170_8)   --->   "%tmp_72 = partselect i8 @_ssdm_op_PartSelect.i8.i768.i32.i32, i768 %and_ln170_2, i32 712, i32 719" [aes.c:170]   --->   Operation 580 'partselect' 'tmp_72' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 581 [1/1] (0.00ns)   --->   "%or_ln170_2 = bitconcatenate i768 @_ssdm_op_BitConcatenate.i768.i56.i712, i56 %tmp_71, i712 %or_ln170_7" [aes.c:170]   --->   Operation 581 'bitconcatenate' 'or_ln170_2' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 582 [1/1] (0.00ns) (grouped into LUT with out node xor_ln170_6)   --->   "%zext_ln170_6 = zext i10 %add_ln170_3" [aes.c:170]   --->   Operation 582 'zext' 'zext_ln170_6' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 583 [1/1] (0.00ns)   --->   "%zext_ln170_13 = zext i10 %add_ln170_3" [aes.c:170]   --->   Operation 583 'zext' 'zext_ln170_13' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 584 [1/1] (0.00ns) (grouped into LUT with out node xor_ln170_6)   --->   "%lshr_ln170_3 = lshr i768 %or_ln170_2, i768 %zext_ln170_6" [aes.c:170]   --->   Operation 584 'lshr' 'lshr_ln170_3' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 585 [1/1] (0.00ns) (grouped into LUT with out node xor_ln170_6)   --->   "%trunc_ln170_6 = trunc i768 %lshr_ln170_3" [aes.c:170]   --->   Operation 585 'trunc' 'trunc_ln170_6' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 586 [1/1] (2.77ns) (out node of the LUT)   --->   "%xor_ln170_6 = xor i8 %trunc_ln170_6, i8 %xor_ln170_2" [aes.c:170]   --->   Operation 586 'xor' 'xor_ln170_6' <Predicate = true> <Delay = 2.77> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 587 [1/1] (0.00ns) (grouped into LUT with out node xor_ln170_7)   --->   "%shl_ln170_6 = shl i720 255, i720 %zext_ln170_13" [aes.c:170]   --->   Operation 587 'shl' 'shl_ln170_6' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 588 [1/1] (0.00ns) (grouped into LUT with out node xor_ln170_7)   --->   "%zext_ln170_14 = zext i720 %shl_ln170_6" [aes.c:170]   --->   Operation 588 'zext' 'zext_ln170_14' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 589 [1/1] (0.00ns) (grouped into LUT with out node or_ln170_8)   --->   "%zext_ln170_15 = zext i8 %xor_ln170_6" [aes.c:170]   --->   Operation 589 'zext' 'zext_ln170_15' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 590 [1/1] (0.00ns) (grouped into LUT with out node or_ln170_8)   --->   "%shl_ln170_7 = shl i720 %zext_ln170_15, i720 %zext_ln170_13" [aes.c:170]   --->   Operation 590 'shl' 'shl_ln170_7' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 591 [1/1] (1.72ns) (out node of the LUT)   --->   "%xor_ln170_7 = xor i721 %zext_ln170_14, i721 11031304526203974597457456414861827591216226218170224705794538792432397774848431640257320003887617175667569787102671861633294128382337464639166223001902133228245297232354359845986844033174623155170927185464197384241151" [aes.c:170]   --->   Operation 591 'xor' 'xor_ln170_7' <Predicate = true> <Delay = 1.72> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 592 [1/1] (0.00ns)   --->   "%sext_ln170_3 = sext i721 %xor_ln170_7" [aes.c:170]   --->   Operation 592 'sext' 'sext_ln170_3' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 593 [1/1] (0.00ns) (grouped into LUT with out node or_ln170_8)   --->   "%trunc_ln170_7 = trunc i721 %xor_ln170_7" [aes.c:170]   --->   Operation 593 'trunc' 'trunc_ln170_7' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 594 [1/1] (0.00ns) (grouped into LUT with out node or_ln170_8)   --->   "%tmp_73 = bitconcatenate i720 @_ssdm_op_BitConcatenate.i720.i8.i712, i8 %tmp_72, i712 %or_ln170_7" [aes.c:170]   --->   Operation 594 'bitconcatenate' 'tmp_73' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 595 [1/1] (0.54ns)   --->   "%and_ln170_3 = and i768 %or_ln170_2, i768 %sext_ln170_3" [aes.c:170]   --->   Operation 595 'and' 'and_ln170_3' <Predicate = true> <Delay = 0.54> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 596 [1/1] (0.00ns) (grouped into LUT with out node or_ln170_8)   --->   "%and_ln170_9 = and i720 %tmp_73, i720 %trunc_ln170_7" [aes.c:170]   --->   Operation 596 'and' 'and_ln170_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 597 [1/1] (1.72ns) (out node of the LUT)   --->   "%or_ln170_8 = or i720 %and_ln170_9, i720 %shl_ln170_7" [aes.c:170]   --->   Operation 597 'or' 'or_ln170_8' <Predicate = true> <Delay = 1.72> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 598 [1/1] (0.00ns)   --->   "%tmp_74 = partselect i48 @_ssdm_op_PartSelect.i48.i768.i32.i32, i768 %and_ln170_3, i32 720, i32 767" [aes.c:170]   --->   Operation 598 'partselect' 'tmp_74' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 599 [1/1] (0.00ns)   --->   "%or_ln170_3 = bitconcatenate i768 @_ssdm_op_BitConcatenate.i768.i48.i720, i48 %tmp_74, i720 %or_ln170_8" [aes.c:170]   --->   Operation 599 'bitconcatenate' 'or_ln170_3' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 600 [1/1] (1.34ns)   --->   "%add_ln171_2 = add i10 %k_idx_read, i10 208" [aes.c:171]   --->   Operation 600 'add' 'add_ln171_2' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 601 [1/1] (0.00ns) (grouped into LUT with out node xor_ln171_4)   --->   "%zext_ln171_4 = zext i10 %add_ln171_2" [aes.c:171]   --->   Operation 601 'zext' 'zext_ln171_4' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 602 [1/1] (0.00ns)   --->   "%zext_ln171_11 = zext i10 %add_ln171_2" [aes.c:171]   --->   Operation 602 'zext' 'zext_ln171_11' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 603 [1/1] (0.00ns) (grouped into LUT with out node xor_ln171_4)   --->   "%lshr_ln171_2 = lshr i768 %or_ln170_3, i768 %zext_ln171_4" [aes.c:171]   --->   Operation 603 'lshr' 'lshr_ln171_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 604 [1/1] (0.00ns) (grouped into LUT with out node xor_ln171_4)   --->   "%trunc_ln171_4 = trunc i768 %lshr_ln171_2" [aes.c:171]   --->   Operation 604 'trunc' 'trunc_ln171_4' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 605 [1/1] (2.77ns) (out node of the LUT)   --->   "%xor_ln171_4 = xor i8 %trunc_ln171_4, i8 %xor_ln171" [aes.c:171]   --->   Operation 605 'xor' 'xor_ln171_4' <Predicate = true> <Delay = 2.77> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 606 [1/1] (0.00ns) (grouped into LUT with out node xor_ln171_5)   --->   "%shl_ln171_4 = shl i728 255, i728 %zext_ln171_11" [aes.c:171]   --->   Operation 606 'shl' 'shl_ln171_4' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 607 [1/1] (0.00ns) (grouped into LUT with out node xor_ln171_5)   --->   "%zext_ln171_12 = zext i728 %shl_ln171_4" [aes.c:171]   --->   Operation 607 'zext' 'zext_ln171_12' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 608 [1/1] (1.72ns) (out node of the LUT)   --->   "%xor_ln171_5 = xor i729 %zext_ln171_12, i729 2824013958708217496949108842204627863351353911851577524683401930862693830361198499905873920995229996970897865498283996578123296865878390947626553088486946106430796091482716120572632072492703527723757359478834530365734911" [aes.c:171]   --->   Operation 608 'xor' 'xor_ln171_5' <Predicate = true> <Delay = 1.72> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 6.21>
ST_24 : Operation 609 [1/1] (0.00ns)   --->   "%zext_ln160_3 = zext i10 %add_ln160" [aes.c:160]   --->   Operation 609 'zext' 'zext_ln160_3' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 610 [1/1] (0.00ns) (grouped into LUT with out node or_ln171_7)   --->   "%tmp_75 = partselect i8 @_ssdm_op_PartSelect.i8.i768.i32.i32, i768 %and_ln170_3, i32 720, i32 727" [aes.c:170]   --->   Operation 610 'partselect' 'tmp_75' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 611 [1/1] (0.00ns) (grouped into LUT with out node or_ln171_7)   --->   "%zext_ln171_13 = zext i8 %xor_ln171_4" [aes.c:171]   --->   Operation 611 'zext' 'zext_ln171_13' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 612 [1/1] (0.00ns) (grouped into LUT with out node or_ln171_7)   --->   "%shl_ln171_5 = shl i728 %zext_ln171_13, i728 %zext_ln171_11" [aes.c:171]   --->   Operation 612 'shl' 'shl_ln171_5' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 613 [1/1] (0.00ns)   --->   "%sext_ln171_2 = sext i729 %xor_ln171_5" [aes.c:171]   --->   Operation 613 'sext' 'sext_ln171_2' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 614 [1/1] (0.00ns) (grouped into LUT with out node or_ln171_7)   --->   "%trunc_ln171_5 = trunc i729 %xor_ln171_5" [aes.c:171]   --->   Operation 614 'trunc' 'trunc_ln171_5' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 615 [1/1] (0.00ns) (grouped into LUT with out node or_ln171_7)   --->   "%tmp_76 = bitconcatenate i728 @_ssdm_op_BitConcatenate.i728.i8.i720, i8 %tmp_75, i720 %or_ln170_8" [aes.c:171]   --->   Operation 615 'bitconcatenate' 'tmp_76' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 616 [1/1] (0.54ns)   --->   "%and_ln171_2 = and i768 %or_ln170_3, i768 %sext_ln171_2" [aes.c:171]   --->   Operation 616 'and' 'and_ln171_2' <Predicate = true> <Delay = 0.54> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 617 [1/1] (0.00ns) (grouped into LUT with out node or_ln171_7)   --->   "%and_ln171_8 = and i728 %tmp_76, i728 %trunc_ln171_5" [aes.c:171]   --->   Operation 617 'and' 'and_ln171_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 618 [1/1] (1.72ns) (out node of the LUT)   --->   "%or_ln171_7 = or i728 %and_ln171_8, i728 %shl_ln171_5" [aes.c:171]   --->   Operation 618 'or' 'or_ln171_7' <Predicate = true> <Delay = 1.72> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 619 [1/1] (0.00ns)   --->   "%tmp_77 = partselect i40 @_ssdm_op_PartSelect.i40.i768.i32.i32, i768 %and_ln171_2, i32 728, i32 767" [aes.c:171]   --->   Operation 619 'partselect' 'tmp_77' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 620 [1/1] (0.00ns) (grouped into LUT with out node or_ln171_8)   --->   "%tmp_78 = partselect i8 @_ssdm_op_PartSelect.i8.i768.i32.i32, i768 %and_ln171_2, i32 728, i32 735" [aes.c:171]   --->   Operation 620 'partselect' 'tmp_78' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 621 [1/1] (0.00ns)   --->   "%or_ln171_2 = bitconcatenate i768 @_ssdm_op_BitConcatenate.i768.i40.i728, i40 %tmp_77, i728 %or_ln171_7" [aes.c:171]   --->   Operation 621 'bitconcatenate' 'or_ln171_2' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 622 [1/1] (1.34ns)   --->   "%add_ln171_3 = add i10 %k_idx_read, i10 216" [aes.c:171]   --->   Operation 622 'add' 'add_ln171_3' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 623 [1/1] (0.00ns) (grouped into LUT with out node xor_ln171_6)   --->   "%zext_ln171_6 = zext i10 %add_ln171_3" [aes.c:171]   --->   Operation 623 'zext' 'zext_ln171_6' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 624 [1/1] (0.00ns)   --->   "%zext_ln171_14 = zext i10 %add_ln171_3" [aes.c:171]   --->   Operation 624 'zext' 'zext_ln171_14' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 625 [1/1] (0.00ns) (grouped into LUT with out node xor_ln171_6)   --->   "%lshr_ln171_3 = lshr i768 %or_ln171_2, i768 %zext_ln171_6" [aes.c:171]   --->   Operation 625 'lshr' 'lshr_ln171_3' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 626 [1/1] (0.00ns) (grouped into LUT with out node xor_ln171_6)   --->   "%trunc_ln171_6 = trunc i768 %lshr_ln171_3" [aes.c:171]   --->   Operation 626 'trunc' 'trunc_ln171_6' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 627 [1/1] (2.77ns) (out node of the LUT)   --->   "%xor_ln171_6 = xor i8 %trunc_ln171_6, i8 %xor_ln171_2" [aes.c:171]   --->   Operation 627 'xor' 'xor_ln171_6' <Predicate = true> <Delay = 2.77> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 628 [1/1] (0.00ns) (grouped into LUT with out node xor_ln171_7)   --->   "%shl_ln171_6 = shl i736 255, i736 %zext_ln171_14" [aes.c:171]   --->   Operation 628 'shl' 'shl_ln171_6' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 629 [1/1] (0.00ns) (grouped into LUT with out node xor_ln171_7)   --->   "%zext_ln171_15 = zext i736 %shl_ln171_6" [aes.c:171]   --->   Operation 629 'zext' 'zext_ln171_15' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 630 [1/1] (0.00ns) (grouped into LUT with out node or_ln171_8)   --->   "%zext_ln171_16 = zext i8 %xor_ln171_6" [aes.c:171]   --->   Operation 630 'zext' 'zext_ln171_16' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 631 [1/1] (0.00ns) (grouped into LUT with out node or_ln171_8)   --->   "%shl_ln171_7 = shl i736 %zext_ln171_16, i736 %zext_ln171_14" [aes.c:171]   --->   Operation 631 'shl' 'shl_ln171_7' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 632 [1/1] (1.72ns) (out node of the LUT)   --->   "%xor_ln171_7 = xor i737 %zext_ln171_15, i737 722947573429303679218971863604384733017946601434003846318950894300849620572466815975903723774778879224549853567560703123999563997664868082592397590652658203246283799419575326866593810558132103097281884026581639773628137471" [aes.c:171]   --->   Operation 632 'xor' 'xor_ln171_7' <Predicate = true> <Delay = 1.72> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 633 [1/1] (0.00ns)   --->   "%sext_ln171_3 = sext i737 %xor_ln171_7" [aes.c:171]   --->   Operation 633 'sext' 'sext_ln171_3' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 634 [1/1] (0.00ns) (grouped into LUT with out node or_ln171_8)   --->   "%trunc_ln171_7 = trunc i737 %xor_ln171_7" [aes.c:171]   --->   Operation 634 'trunc' 'trunc_ln171_7' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 635 [1/1] (0.00ns) (grouped into LUT with out node or_ln171_8)   --->   "%tmp_79 = bitconcatenate i736 @_ssdm_op_BitConcatenate.i736.i8.i728, i8 %tmp_78, i728 %or_ln171_7" [aes.c:171]   --->   Operation 635 'bitconcatenate' 'tmp_79' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 636 [1/1] (0.54ns)   --->   "%and_ln171_3 = and i768 %or_ln171_2, i768 %sext_ln171_3" [aes.c:171]   --->   Operation 636 'and' 'and_ln171_3' <Predicate = true> <Delay = 0.54> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 637 [1/1] (0.00ns) (grouped into LUT with out node or_ln171_8)   --->   "%and_ln171_9 = and i736 %tmp_79, i736 %trunc_ln171_7" [aes.c:171]   --->   Operation 637 'and' 'and_ln171_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 638 [1/1] (1.72ns) (out node of the LUT)   --->   "%or_ln171_8 = or i736 %and_ln171_9, i736 %shl_ln171_7" [aes.c:171]   --->   Operation 638 'or' 'or_ln171_8' <Predicate = true> <Delay = 1.72> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 639 [1/1] (0.00ns)   --->   "%tmp_80 = partselect i32 @_ssdm_op_PartSelect.i32.i768.i32.i32, i768 %and_ln171_3, i32 736, i32 767" [aes.c:171]   --->   Operation 639 'partselect' 'tmp_80' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 640 [1/1] (0.00ns) (grouped into LUT with out node xor_ln170_9)   --->   "%shl_ln170_8 = shl i744 255, i744 %zext_ln160_3" [aes.c:170]   --->   Operation 640 'shl' 'shl_ln170_8' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 641 [1/1] (0.00ns) (grouped into LUT with out node xor_ln170_9)   --->   "%zext_ln170_16 = zext i744 %shl_ln170_8" [aes.c:170]   --->   Operation 641 'zext' 'zext_ln170_16' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 642 [1/1] (1.72ns) (out node of the LUT)   --->   "%xor_ln170_9 = xor i745 %zext_ln170_16, i745 185074578797901741880056797082722491652594329967104984657651428941017502866551504889831353286343393081484762513295539999743888383402206229143653783207080500031048652651411283677848015502881818392904162310804899782048803192831" [aes.c:170]   --->   Operation 642 'xor' 'xor_ln170_9' <Predicate = true> <Delay = 1.72> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 6.89>
ST_25 : Operation 643 [1/1] (0.00ns)   --->   "%zext_ln157_3 = zext i10 %add_ln157" [aes.c:157]   --->   Operation 643 'zext' 'zext_ln157_3' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 644 [1/1] (0.00ns)   --->   "%zext_ln158_3 = zext i10 %add_ln158" [aes.c:158]   --->   Operation 644 'zext' 'zext_ln158_3' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 645 [1/1] (0.00ns) (grouped into LUT with out node or_ln170_9)   --->   "%tmp_81 = partselect i8 @_ssdm_op_PartSelect.i8.i768.i32.i32, i768 %and_ln171_3, i32 736, i32 743" [aes.c:171]   --->   Operation 645 'partselect' 'tmp_81' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 646 [1/1] (0.00ns)   --->   "%or_ln171_3 = bitconcatenate i768 @_ssdm_op_BitConcatenate.i768.i32.i736, i32 %tmp_80, i736 %or_ln171_8" [aes.c:171]   --->   Operation 646 'bitconcatenate' 'or_ln171_3' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 647 [1/1] (0.00ns) (grouped into LUT with out node or_ln170_9)   --->   "%xor_ln170_8 = xor i8 %xor_ln170_4, i8 %trunc_ln160" [aes.c:170]   --->   Operation 647 'xor' 'xor_ln170_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 648 [1/1] (0.00ns) (grouped into LUT with out node or_ln170_9)   --->   "%zext_ln170_17 = zext i8 %xor_ln170_8" [aes.c:170]   --->   Operation 648 'zext' 'zext_ln170_17' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 649 [1/1] (0.00ns) (grouped into LUT with out node or_ln170_9)   --->   "%shl_ln170_9 = shl i744 %zext_ln170_17, i744 %zext_ln160_3" [aes.c:170]   --->   Operation 649 'shl' 'shl_ln170_9' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 650 [1/1] (0.00ns)   --->   "%sext_ln170_4 = sext i745 %xor_ln170_9" [aes.c:170]   --->   Operation 650 'sext' 'sext_ln170_4' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 651 [1/1] (0.00ns) (grouped into LUT with out node or_ln170_9)   --->   "%trunc_ln170_8 = trunc i745 %xor_ln170_9" [aes.c:170]   --->   Operation 651 'trunc' 'trunc_ln170_8' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 652 [1/1] (0.00ns) (grouped into LUT with out node or_ln170_9)   --->   "%tmp_82 = bitconcatenate i744 @_ssdm_op_BitConcatenate.i744.i8.i736, i8 %tmp_81, i736 %or_ln171_8" [aes.c:170]   --->   Operation 652 'bitconcatenate' 'tmp_82' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 653 [1/1] (0.54ns)   --->   "%and_ln170_4 = and i768 %or_ln171_3, i768 %sext_ln170_4" [aes.c:170]   --->   Operation 653 'and' 'and_ln170_4' <Predicate = true> <Delay = 0.54> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 654 [1/1] (0.00ns) (grouped into LUT with out node or_ln170_9)   --->   "%and_ln170_10 = and i744 %tmp_82, i744 %trunc_ln170_8" [aes.c:170]   --->   Operation 654 'and' 'and_ln170_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 655 [1/1] (1.72ns) (out node of the LUT)   --->   "%or_ln170_9 = or i744 %and_ln170_10, i744 %shl_ln170_9" [aes.c:170]   --->   Operation 655 'or' 'or_ln170_9' <Predicate = true> <Delay = 1.72> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 656 [1/1] (0.00ns)   --->   "%tmp_83 = partselect i24 @_ssdm_op_PartSelect.i24.i768.i32.i32, i768 %and_ln170_4, i32 744, i32 767" [aes.c:170]   --->   Operation 656 'partselect' 'tmp_83' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 657 [1/1] (0.00ns) (grouped into LUT with out node or_ln170_10)   --->   "%tmp_84 = partselect i8 @_ssdm_op_PartSelect.i8.i768.i32.i32, i768 %and_ln170_4, i32 744, i32 751" [aes.c:170]   --->   Operation 657 'partselect' 'tmp_84' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 658 [1/1] (0.00ns)   --->   "%or_ln170_4 = bitconcatenate i768 @_ssdm_op_BitConcatenate.i768.i24.i744, i24 %tmp_83, i744 %or_ln170_9" [aes.c:170]   --->   Operation 658 'bitconcatenate' 'or_ln170_4' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 659 [1/1] (0.00ns) (grouped into LUT with out node or_ln170_10)   --->   "%xor_ln170_10 = xor i8 %xor_ln170_6, i8 %trunc_ln157" [aes.c:170]   --->   Operation 659 'xor' 'xor_ln170_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 660 [1/1] (0.00ns) (grouped into LUT with out node xor_ln170_11)   --->   "%shl_ln170_10 = shl i752 255, i752 %zext_ln157_3" [aes.c:170]   --->   Operation 660 'shl' 'shl_ln170_10' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 661 [1/1] (0.00ns) (grouped into LUT with out node xor_ln170_11)   --->   "%zext_ln170_18 = zext i752 %shl_ln170_10" [aes.c:170]   --->   Operation 661 'zext' 'zext_ln170_18' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 662 [1/1] (0.00ns) (grouped into LUT with out node or_ln170_10)   --->   "%zext_ln170_19 = zext i8 %xor_ln170_10" [aes.c:170]   --->   Operation 662 'zext' 'zext_ln170_19' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 663 [1/1] (0.00ns) (grouped into LUT with out node or_ln170_10)   --->   "%shl_ln170_11 = shl i752 %zext_ln170_19, i752 %zext_ln157_3" [aes.c:170]   --->   Operation 663 'shl' 'shl_ln170_11' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 664 [1/1] (1.72ns) (out node of the LUT)   --->   "%xor_ln170_11 = xor i753 %zext_ln170_18, i753 47379092172262845921294540053176957863064148471578876072358765808900480733837185251796826441303908628860099203403658239934435426150964794660775368501012608007948455078761288621529091968737745508583465551566054344204493617364991" [aes.c:170]   --->   Operation 664 'xor' 'xor_ln170_11' <Predicate = true> <Delay = 1.72> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 665 [1/1] (0.00ns)   --->   "%sext_ln170_5 = sext i753 %xor_ln170_11" [aes.c:170]   --->   Operation 665 'sext' 'sext_ln170_5' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 666 [1/1] (0.00ns) (grouped into LUT with out node or_ln170_10)   --->   "%trunc_ln170_9 = trunc i753 %xor_ln170_11" [aes.c:170]   --->   Operation 666 'trunc' 'trunc_ln170_9' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 667 [1/1] (0.00ns) (grouped into LUT with out node or_ln170_10)   --->   "%tmp_85 = bitconcatenate i752 @_ssdm_op_BitConcatenate.i752.i8.i744, i8 %tmp_84, i744 %or_ln170_9" [aes.c:170]   --->   Operation 667 'bitconcatenate' 'tmp_85' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 668 [1/1] (0.54ns)   --->   "%and_ln170_5 = and i768 %or_ln170_4, i768 %sext_ln170_5" [aes.c:170]   --->   Operation 668 'and' 'and_ln170_5' <Predicate = true> <Delay = 0.54> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 669 [1/1] (0.00ns) (grouped into LUT with out node or_ln170_10)   --->   "%and_ln170_11 = and i752 %tmp_85, i752 %trunc_ln170_9" [aes.c:170]   --->   Operation 669 'and' 'and_ln170_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 670 [1/1] (1.72ns) (out node of the LUT)   --->   "%or_ln170_10 = or i752 %and_ln170_11, i752 %shl_ln170_11" [aes.c:170]   --->   Operation 670 'or' 'or_ln170_10' <Predicate = true> <Delay = 1.72> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 671 [1/1] (0.00ns) (grouped into LUT with out node and_ln171_5)   --->   "%tmp_86 = partselect i16 @_ssdm_op_PartSelect.i16.i768.i32.i32, i768 %and_ln170_5, i32 752, i32 767" [aes.c:170]   --->   Operation 671 'partselect' 'tmp_86' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 672 [1/1] (0.00ns) (grouped into LUT with out node and_ln171_5)   --->   "%tmp_87 = partselect i8 @_ssdm_op_PartSelect.i8.i768.i32.i32, i768 %and_ln170_5, i32 752, i32 759" [aes.c:170]   --->   Operation 672 'partselect' 'tmp_87' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 673 [1/1] (0.00ns) (grouped into LUT with out node and_ln171_5)   --->   "%or_ln170_5 = bitconcatenate i768 @_ssdm_op_BitConcatenate.i768.i16.i752, i16 %tmp_86, i752 %or_ln170_10" [aes.c:170]   --->   Operation 673 'bitconcatenate' 'or_ln170_5' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 674 [1/1] (0.00ns) (grouped into LUT with out node and_ln171_5)   --->   "%xor_ln171_8 = xor i8 %xor_ln171_4, i8 %trunc_ln158" [aes.c:171]   --->   Operation 674 'xor' 'xor_ln171_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 675 [1/1] (0.00ns) (grouped into LUT with out node xor_ln171_9)   --->   "%shl_ln171_8 = shl i760 255, i760 %zext_ln158_3" [aes.c:171]   --->   Operation 675 'shl' 'shl_ln171_8' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 676 [1/1] (0.00ns) (grouped into LUT with out node xor_ln171_9)   --->   "%zext_ln171_17 = zext i760 %shl_ln171_8" [aes.c:171]   --->   Operation 676 'zext' 'zext_ln171_17' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 677 [1/1] (0.00ns) (grouped into LUT with out node and_ln171_5)   --->   "%zext_ln171_18 = zext i8 %xor_ln171_8" [aes.c:171]   --->   Operation 677 'zext' 'zext_ln171_18' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 678 [1/1] (0.00ns) (grouped into LUT with out node and_ln171_5)   --->   "%shl_ln171_9 = shl i760 %zext_ln171_18, i760 %zext_ln158_3" [aes.c:171]   --->   Operation 678 'shl' 'shl_ln171_9' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 679 [1/1] (1.72ns) (out node of the LUT)   --->   "%xor_ln171_9 = xor i761 %zext_ln171_17, i761 12129047596099288555851402253613301212944422008724192274523844047078523067862319424459987568973800608988185396071336509423215469094646987433158494336259227650034804500162889887111447543996862850197367181200909912116350366045437951" [aes.c:171]   --->   Operation 679 'xor' 'xor_ln171_9' <Predicate = true> <Delay = 1.72> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 680 [1/1] (0.00ns) (grouped into LUT with out node and_ln171_5)   --->   "%sext_ln171_4 = sext i761 %xor_ln171_9" [aes.c:171]   --->   Operation 680 'sext' 'sext_ln171_4' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 681 [1/1] (0.00ns) (grouped into LUT with out node and_ln171_5)   --->   "%trunc_ln171_8 = trunc i761 %xor_ln171_9" [aes.c:171]   --->   Operation 681 'trunc' 'trunc_ln171_8' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 682 [1/1] (0.00ns) (grouped into LUT with out node and_ln171_5)   --->   "%tmp_88 = bitconcatenate i760 @_ssdm_op_BitConcatenate.i760.i8.i752, i8 %tmp_87, i752 %or_ln170_10" [aes.c:171]   --->   Operation 682 'bitconcatenate' 'tmp_88' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 683 [1/1] (0.00ns) (grouped into LUT with out node and_ln171_5)   --->   "%and_ln171_4 = and i768 %or_ln170_5, i768 %sext_ln171_4" [aes.c:171]   --->   Operation 683 'and' 'and_ln171_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 684 [1/1] (0.00ns) (grouped into LUT with out node and_ln171_5)   --->   "%and_ln171_10 = and i760 %tmp_88, i760 %trunc_ln171_8" [aes.c:171]   --->   Operation 684 'and' 'and_ln171_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 685 [1/1] (0.00ns) (grouped into LUT with out node and_ln171_5)   --->   "%or_ln171_9 = or i760 %and_ln171_10, i760 %shl_ln171_9" [aes.c:171]   --->   Operation 685 'or' 'or_ln171_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 686 [1/1] (0.00ns) (grouped into LUT with out node and_ln171_5)   --->   "%tmp_89 = partselect i8 @_ssdm_op_PartSelect.i8.i768.i32.i32, i768 %and_ln171_4, i32 760, i32 767" [aes.c:171]   --->   Operation 686 'partselect' 'tmp_89' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 687 [1/1] (0.00ns) (grouped into LUT with out node and_ln171_5)   --->   "%or_ln171_4 = bitconcatenate i768 @_ssdm_op_BitConcatenate.i768.i8.i760, i8 %tmp_89, i760 %or_ln171_9" [aes.c:171]   --->   Operation 687 'bitconcatenate' 'or_ln171_4' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 688 [1/1] (0.00ns) (grouped into LUT with out node or_ln171_5)   --->   "%xor_ln171_10 = xor i8 %xor_ln171_6, i8 %trunc_ln159" [aes.c:171]   --->   Operation 688 'xor' 'xor_ln171_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 689 [1/1] (0.00ns) (grouped into LUT with out node and_ln171_5)   --->   "%shl_ln171_10 = shl i768 255, i768 %zext_ln159" [aes.c:171]   --->   Operation 689 'shl' 'shl_ln171_10' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 690 [1/1] (0.00ns) (grouped into LUT with out node or_ln171_5)   --->   "%zext_ln171_9 = zext i8 %xor_ln171_10" [aes.c:171]   --->   Operation 690 'zext' 'zext_ln171_9' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 691 [1/1] (0.00ns) (grouped into LUT with out node or_ln171_5)   --->   "%shl_ln171_11 = shl i768 %zext_ln171_9, i768 %zext_ln159" [aes.c:171]   --->   Operation 691 'shl' 'shl_ln171_11' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 692 [1/1] (0.00ns) (grouped into LUT with out node and_ln171_5)   --->   "%xor_ln171_11 = xor i768 %shl_ln171_10, i768 1552518092300708935148979488462502555256886017116696611139052038026050952686376886330878408828646477950487730697131073206171580044114814391444287275041181139204454976020849905550265285631598444825262999193716468750892846853816057855" [aes.c:171]   --->   Operation 692 'xor' 'xor_ln171_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 693 [1/1] (1.72ns) (out node of the LUT)   --->   "%and_ln171_5 = and i768 %or_ln171_4, i768 %xor_ln171_11" [aes.c:171]   --->   Operation 693 'and' 'and_ln171_5' <Predicate = true> <Delay = 1.72> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 694 [1/1] (1.72ns) (out node of the LUT)   --->   "%or_ln171_5 = or i768 %and_ln171_5, i768 %shl_ln171_11" [aes.c:171]   --->   Operation 694 'or' 'or_ln171_5' <Predicate = true> <Delay = 1.72> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 695 [1/1] (0.00ns)   --->   "%mrv = insertvalue i776 <undef>, i768 %or_ln171_5" [aes.c:173]   --->   Operation 695 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 696 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i776 %mrv, i8 %xor_ln161" [aes.c:173]   --->   Operation 696 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 697 [1/1] (0.00ns)   --->   "%ret_ln173 = ret i776 %mrv_1" [aes.c:173]   --->   Operation 697 'ret' 'ret_ln173' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 6.38ns
The critical path consists of the following:
	wire read operation ('k_idx_read') on port 'k_idx' [6]  (0 ns)
	'add' operation ('add_ln157', aes.c:157) [8]  (1.35 ns)
	'lshr' operation ('lshr_ln157', aes.c:157) [11]  (2.77 ns)
	'getelementptr' operation ('sbox_addr', aes.c:157) [14]  (0 ns)
	'load' operation ('sbox_load', aes.c:157) on array 'sbox' [15]  (2.27 ns)

 <State 2>: 6.76ns
The critical path consists of the following:
	'load' operation ('sbox_load', aes.c:157) on array 'sbox' [15]  (2.27 ns)
	'xor' operation ('xor_ln157_1', aes.c:157) [21]  (2.77 ns)
	'shl' operation ('shl_ln157_1', aes.c:157) [25]  (0 ns)
	'or' operation ('or_ln157', aes.c:157) [32]  (1.72 ns)

 <State 3>: 6.38ns
The critical path consists of the following:
	'add' operation ('add_ln158', aes.c:158) [36]  (1.35 ns)
	'lshr' operation ('lshr_ln158', aes.c:158) [39]  (2.77 ns)
	'getelementptr' operation ('sbox_addr_16', aes.c:158) [42]  (0 ns)
	'load' operation ('sbox_load_16', aes.c:158) on array 'sbox' [43]  (2.27 ns)

 <State 4>: 6.76ns
The critical path consists of the following:
	'load' operation ('sbox_load_16', aes.c:158) on array 'sbox' [43]  (2.27 ns)
	'xor' operation ('xor_ln158', aes.c:158) [49]  (2.77 ns)
	'shl' operation ('shl_ln158_1', aes.c:158) [53]  (0 ns)
	'or' operation ('or_ln158', aes.c:158) [60]  (1.72 ns)

 <State 5>: 6.38ns
The critical path consists of the following:
	'add' operation ('add_ln159', aes.c:159) [64]  (1.35 ns)
	'lshr' operation ('lshr_ln159', aes.c:159) [66]  (2.77 ns)
	'getelementptr' operation ('sbox_addr_17', aes.c:159) [69]  (0 ns)
	'load' operation ('sbox_load_17', aes.c:159) on array 'sbox' [70]  (2.27 ns)

 <State 6>: 6.76ns
The critical path consists of the following:
	'load' operation ('sbox_load_17', aes.c:159) on array 'sbox' [70]  (2.27 ns)
	'xor' operation ('xor_ln159', aes.c:159) [76]  (2.77 ns)
	'shl' operation ('shl_ln159_1', aes.c:159) [80]  (0 ns)
	'or' operation ('or_ln159', aes.c:159) [87]  (1.72 ns)

 <State 7>: 6.38ns
The critical path consists of the following:
	'add' operation ('add_ln160', aes.c:160) [91]  (1.35 ns)
	'lshr' operation ('lshr_ln160', aes.c:160) [94]  (2.77 ns)
	'getelementptr' operation ('sbox_addr_18', aes.c:160) [97]  (0 ns)
	'load' operation ('sbox_load_18', aes.c:160) on array 'sbox' [98]  (2.27 ns)

 <State 8>: 6.76ns
The critical path consists of the following:
	'load' operation ('sbox_load_18', aes.c:160) on array 'sbox' [98]  (2.27 ns)
	'xor' operation ('xor_ln160', aes.c:160) [104]  (2.77 ns)
	'shl' operation ('shl_ln160_1', aes.c:160) [108]  (0 ns)
	'or' operation ('or_ln160', aes.c:160) [115]  (1.72 ns)

 <State 9>: 7.27ns
The critical path consists of the following:
	'lshr' operation ('lshr_ln163', aes.c:163) [126]  (0 ns)
	'xor' operation ('xor_ln163', aes.c:163) [128]  (2.77 ns)
	'shl' operation ('shl_ln163_1', aes.c:163) [132]  (0 ns)
	'or' operation ('or_ln163_6', aes.c:163) [139]  (1.72 ns)
	'lshr' operation ('lshr_ln163_1', aes.c:163) [146]  (0 ns)
	'xor' operation ('xor_ln163_2', aes.c:163) [148]  (2.77 ns)

 <State 10>: 6.22ns
The critical path consists of the following:
	'and' operation ('and_ln163_7', aes.c:163) [158]  (0 ns)
	'or' operation ('or_ln163', aes.c:163) [159]  (1.72 ns)
	'lshr' operation ('lshr_ln164', aes.c:164) [166]  (0 ns)
	'xor' operation ('xor_ln164', aes.c:164) [168]  (2.77 ns)
	'shl' operation ('shl_ln164_1', aes.c:164) [172]  (0 ns)
	'or' operation ('or_ln164_6', aes.c:164) [179]  (1.72 ns)

 <State 11>: 7.27ns
The critical path consists of the following:
	'lshr' operation ('lshr_ln164_1', aes.c:164) [186]  (0 ns)
	'xor' operation ('xor_ln164_2', aes.c:164) [188]  (2.77 ns)
	'shl' operation ('shl_ln164_3', aes.c:164) [192]  (0 ns)
	'or' operation ('or_ln164', aes.c:164) [199]  (1.72 ns)
	'lshr' operation ('lshr_ln163_2', aes.c:163) [206]  (0 ns)
	'xor' operation ('xor_ln163_4', aes.c:163) [208]  (2.77 ns)

 <State 12>: 6.22ns
The critical path consists of the following:
	'and' operation ('and_ln163_8', aes.c:163) [218]  (0 ns)
	'or' operation ('or_ln163_7', aes.c:163) [219]  (1.72 ns)
	'lshr' operation ('lshr_ln163_3', aes.c:163) [226]  (0 ns)
	'xor' operation ('xor_ln163_6', aes.c:163) [228]  (2.77 ns)
	'shl' operation ('shl_ln163_7', aes.c:163) [232]  (0 ns)
	'or' operation ('or_ln163_8', aes.c:163) [239]  (1.72 ns)

 <State 13>: 7.27ns
The critical path consists of the following:
	'lshr' operation ('lshr_ln164_2', aes.c:164) [246]  (0 ns)
	'xor' operation ('xor_ln164_4', aes.c:164) [248]  (2.77 ns)
	'shl' operation ('shl_ln164_5', aes.c:164) [252]  (0 ns)
	'or' operation ('or_ln164_7', aes.c:164) [259]  (1.72 ns)
	'lshr' operation ('lshr_ln164_3', aes.c:164) [266]  (0 ns)
	'xor' operation ('xor_ln164_6', aes.c:164) [268]  (2.77 ns)

 <State 14>: 6.22ns
The critical path consists of the following:
	'and' operation ('and_ln164_9', aes.c:164) [278]  (0 ns)
	'or' operation ('or_ln164_8', aes.c:164) [279]  (1.72 ns)
	'lshr' operation ('lshr_ln163_4', aes.c:163) [286]  (0 ns)
	'xor' operation ('xor_ln163_8', aes.c:163) [288]  (2.77 ns)
	'shl' operation ('shl_ln163_9', aes.c:163) [292]  (0 ns)
	'or' operation ('or_ln163_9', aes.c:163) [299]  (1.72 ns)

 <State 15>: 7.27ns
The critical path consists of the following:
	'lshr' operation ('lshr_ln163_5', aes.c:163) [306]  (0 ns)
	'xor' operation ('xor_ln163_10', aes.c:163) [308]  (2.77 ns)
	'shl' operation ('shl_ln163_11', aes.c:163) [312]  (0 ns)
	'or' operation ('or_ln163_10', aes.c:163) [319]  (1.72 ns)
	'lshr' operation ('lshr_ln164_4', aes.c:164) [326]  (0 ns)
	'xor' operation ('xor_ln164_8', aes.c:164) [328]  (2.77 ns)

 <State 16>: 6.22ns
The critical path consists of the following:
	'and' operation ('and_ln164_10', aes.c:164) [338]  (0 ns)
	'or' operation ('or_ln164_9', aes.c:164) [339]  (1.72 ns)
	'lshr' operation ('lshr_ln164_5', aes.c:164) [346]  (0 ns)
	'xor' operation ('xor_ln164_10', aes.c:164) [348]  (2.77 ns)
	'shl' operation ('shl_ln164_11', aes.c:164) [352]  (0 ns)
	'or' operation ('or_ln164_10', aes.c:164) [359]  (1.72 ns)

 <State 17>: 7.27ns
The critical path consists of the following:
	'lshr' operation ('lshr_ln165', aes.c:165) [369]  (0 ns)
	'xor' operation ('xor_ln165', aes.c:165) [371]  (2.77 ns)
	'shl' operation ('shl_ln165_1', aes.c:165) [375]  (0 ns)
	'or' operation ('or_ln165', aes.c:165) [382]  (1.72 ns)
	'lshr' operation ('lshr_ln166', aes.c:166) [392]  (0 ns)
	'xor' operation ('xor_ln166', aes.c:166) [394]  (2.77 ns)

 <State 18>: 6.76ns
The critical path consists of the following:
	'load' operation ('sbox_load_21', aes.c:167) on array 'sbox' [411]  (2.27 ns)
	'xor' operation ('xor_ln167', aes.c:167) [417]  (2.77 ns)
	'shl' operation ('shl_ln167_1', aes.c:167) [421]  (0 ns)
	'or' operation ('or_ln167', aes.c:167) [428]  (1.72 ns)

 <State 19>: 7.27ns
The critical path consists of the following:
	'lshr' operation ('lshr_ln168', aes.c:168) [438]  (0 ns)
	'xor' operation ('xor_ln168', aes.c:168) [440]  (2.77 ns)
	'shl' operation ('shl_ln168_1', aes.c:168) [444]  (0 ns)
	'or' operation ('or_ln168', aes.c:168) [451]  (1.72 ns)
	'lshr' operation ('lshr_ln170', aes.c:170) [458]  (0 ns)
	'xor' operation ('xor_ln170', aes.c:170) [460]  (2.77 ns)

 <State 20>: 6.22ns
The critical path consists of the following:
	'and' operation ('and_ln170_6', aes.c:170) [470]  (0 ns)
	'or' operation ('or_ln170_6', aes.c:170) [471]  (1.72 ns)
	'lshr' operation ('lshr_ln170_1', aes.c:170) [478]  (0 ns)
	'xor' operation ('xor_ln170_2', aes.c:170) [480]  (2.77 ns)
	'shl' operation ('shl_ln170_3', aes.c:170) [484]  (0 ns)
	'or' operation ('or_ln170', aes.c:170) [491]  (1.72 ns)

 <State 21>: 7.27ns
The critical path consists of the following:
	'lshr' operation ('lshr_ln171', aes.c:171) [498]  (0 ns)
	'xor' operation ('xor_ln171', aes.c:171) [500]  (2.77 ns)
	'shl' operation ('shl_ln171_1', aes.c:171) [504]  (0 ns)
	'or' operation ('or_ln171_6', aes.c:171) [511]  (1.72 ns)
	'lshr' operation ('lshr_ln171_1', aes.c:171) [518]  (0 ns)
	'xor' operation ('xor_ln171_2', aes.c:171) [520]  (2.77 ns)

 <State 22>: 6.22ns
The critical path consists of the following:
	'and' operation ('and_ln171_7', aes.c:171) [530]  (0 ns)
	'or' operation ('or_ln171', aes.c:171) [531]  (1.72 ns)
	'lshr' operation ('lshr_ln170_2', aes.c:170) [538]  (0 ns)
	'xor' operation ('xor_ln170_4', aes.c:170) [540]  (2.77 ns)
	'shl' operation ('shl_ln170_5', aes.c:170) [544]  (0 ns)
	'or' operation ('or_ln170_7', aes.c:170) [551]  (1.72 ns)

 <State 23>: 7.27ns
The critical path consists of the following:
	'lshr' operation ('lshr_ln170_3', aes.c:170) [558]  (0 ns)
	'xor' operation ('xor_ln170_6', aes.c:170) [560]  (2.77 ns)
	'shl' operation ('shl_ln170_7', aes.c:170) [564]  (0 ns)
	'or' operation ('or_ln170_8', aes.c:170) [571]  (1.72 ns)
	'lshr' operation ('lshr_ln171_2', aes.c:171) [578]  (0 ns)
	'xor' operation ('xor_ln171_4', aes.c:171) [580]  (2.77 ns)

 <State 24>: 6.22ns
The critical path consists of the following:
	'and' operation ('and_ln171_8', aes.c:171) [590]  (0 ns)
	'or' operation ('or_ln171_7', aes.c:171) [591]  (1.72 ns)
	'lshr' operation ('lshr_ln171_3', aes.c:171) [598]  (0 ns)
	'xor' operation ('xor_ln171_6', aes.c:171) [600]  (2.77 ns)
	'shl' operation ('shl_ln171_7', aes.c:171) [604]  (0 ns)
	'or' operation ('or_ln171_8', aes.c:171) [611]  (1.72 ns)

 <State 25>: 6.9ns
The critical path consists of the following:
	'shl' operation ('shl_ln170_10', aes.c:170) [631]  (0 ns)
	'xor' operation ('xor_ln170_11', aes.c:170) [635]  (1.72 ns)
	'and' operation ('and_ln170_11', aes.c:170) [640]  (0 ns)
	'or' operation ('or_ln170_10', aes.c:170) [641]  (1.72 ns)
	'and' operation ('and_ln171_10', aes.c:171) [655]  (0 ns)
	'or' operation ('or_ln171_9', aes.c:171) [656]  (0 ns)
	'and' operation ('and_ln171_5', aes.c:171) [664]  (1.72 ns)
	'or' operation ('or_ln171_5', aes.c:171) [665]  (1.72 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
