#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Wed Mar 27 02:25:49 2019
# Process ID: 12056
# Current directory: E:/ECE532/WorkSpace/IPU_proj/Verification/tb_proj
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10472 E:\ECE532\WorkSpace\IPU_proj\Verification\tb_proj\proj_p3.xpr
# Log file: E:/ECE532/WorkSpace/IPU_proj/Verification/tb_proj/vivado.log
# Journal file: E:/ECE532/WorkSpace/IPU_proj/Verification/tb_proj\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/ECE532/WorkSpace/IPU_proj/Verification/tb_proj/proj_p3.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/ECE532/WorkSpace/IPU_proj/Packaged/0324-1715'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/ECE532/WorkSpace/IPU_proj/Packaged/0325-0030'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.1/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'design_1_IPU_0_1' generated file not found 'e:/ECE532/WorkSpace/IPU_proj/Verification/tb_proj/proj_p3.srcs/sources_1/bd/design_1/ip/design_1_IPU_0_1/design_1_IPU_0_1.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_IPU_0_1' generated file not found 'e:/ECE532/WorkSpace/IPU_proj/Verification/tb_proj/proj_p3.srcs/sources_1/bd/design_1/ip/design_1_IPU_0_1/design_1_IPU_0_1_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_IPU_0_1' generated file not found 'e:/ECE532/WorkSpace/IPU_proj/Verification/tb_proj/proj_p3.srcs/sources_1/bd/design_1/ip/design_1_IPU_0_1/design_1_IPU_0_1_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_IPU_0_1' generated file not found 'e:/ECE532/WorkSpace/IPU_proj/Verification/tb_proj/proj_p3.srcs/sources_1/bd/design_1/ip/design_1_IPU_0_1/design_1_IPU_0_1_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_IPU_0_1' generated file not found 'e:/ECE532/WorkSpace/IPU_proj/Verification/tb_proj/proj_p3.srcs/sources_1/bd/design_1/ip/design_1_IPU_0_1/design_1_IPU_0_1_sim_netlist.vhdl'. Please regenerate to continue.
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
open_project: Time (s): cpu = 00:00:20 ; elapsed = 00:00:19 . Memory (MB): peak = 1082.621 ; gain = 374.738
update_compile_order -fileset sources_1
open_bd_design {E:/ECE532/WorkSpace/IPU_proj/Verification/tb_proj/proj_p3.srcs/sources_1/bd/design_1/design_1.bd}
Adding cell -- xilinx.com:ip:axi_vip:1.1 - axi_vip_1
Adding cell -- xilinx.com:ip:blk_mem_gen:8.4 - blk_mem_gen_0
Adding cell -- xilinx.com:ip:axi_bram_ctrl:4.0 - axi_bram_ctrl_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_0
Adding cell -- xilinx.com:user:IPU:2.9 - IPU_0
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Successfully read diagram <design_1> from BD file <E:/ECE532/WorkSpace/IPU_proj/Verification/tb_proj/proj_p3.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1161.758 ; gain = 70.930
delete_bd_objs [get_bd_intf_nets IPU_0_M00_AXI] [get_bd_intf_nets axi_interconnect_0_M01_AXI] [get_bd_cells IPU_0]
set_property  ip_repo_paths  {} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
set_property  ip_repo_paths  E:/ECE532/WorkSpace/IPU_proj/Packaged/0327-0230 [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/ECE532/WorkSpace/IPU_proj/Packaged/0327-0230'.
update_ip_catalog
update_ip_catalog
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:IPU:2.10 IPU_0
endgroup
connect_bd_intf_net [get_bd_intf_pins IPU_0/M00_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_1/S01_AXI]
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins axi_interconnect_0/M01_AXI] [get_bd_intf_pins IPU_0/S00_AXI]
connect_bd_net [get_bd_ports clk] [get_bd_pins IPU_0/aclk]
connect_bd_net [get_bd_pins IPU_0/aresetn] [get_bd_pins proc_sys_reset_0/peripheral_aresetn]
assign_bd_address
</axi_bram_ctrl_0/S_AXI/Mem0> is being mapped into </IPU_0/M00_AXI> at <0x00000000 [ 4K ]>
</IPU_0/S00_AXI/reg0> is being mapped into </axi_vip_1/Master_AXI> at <0x44A00000 [ 256K ]>
validate_bd_design
WARNING: [BD 41-721] Attempt to set value '0' on disabled parameter 'ID_WIDTH' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value 'NO' on disabled parameter 'SUPPORTS_NARROW_BURST' of cell '/axi_bram_ctrl_0' is ignored
save_bd_design
Wrote  : <E:/ECE532/WorkSpace/IPU_proj/Verification/tb_proj/proj_p3.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : <E:/ECE532/WorkSpace/IPU_proj/Verification/tb_proj/proj_p3.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
generate_target Simulation [get_files E:/ECE532/WorkSpace/IPU_proj/Verification/tb_proj/proj_p3.srcs/sources_1/bd/design_1/design_1.bd]
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(12) - Only lower order bits will be connected.
VHDL Output written to : E:/ECE532/WorkSpace/IPU_proj/Verification/tb_proj/proj_p3.srcs/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(12) - Only lower order bits will be connected.
VHDL Output written to : E:/ECE532/WorkSpace/IPU_proj/Verification/tb_proj/proj_p3.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : E:/ECE532/WorkSpace/IPU_proj/Verification/tb_proj/proj_p3.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_vip_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_1/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block IPU_0 .
Exporting to file E:/ECE532/WorkSpace/IPU_proj/Verification/tb_proj/proj_p3.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file E:/ECE532/WorkSpace/IPU_proj/Verification/tb_proj/proj_p3.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File E:/ECE532/WorkSpace/IPU_proj/Verification/tb_proj/proj_p3.srcs/sources_1/bd/design_1/synth/design_1.hwdef
generate_target: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1389.754 ; gain = 58.156
export_ip_user_files -of_objects [get_files E:/ECE532/WorkSpace/IPU_proj/Verification/tb_proj/proj_p3.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files E:/ECE532/WorkSpace/IPU_proj/Verification/tb_proj/proj_p3.srcs/sources_1/bd/design_1/design_1.bd] -directory E:/ECE532/WorkSpace/IPU_proj/Verification/tb_proj/proj_p3.ip_user_files/sim_scripts -ip_user_files_dir E:/ECE532/WorkSpace/IPU_proj/Verification/tb_proj/proj_p3.ip_user_files -ipstatic_source_dir E:/ECE532/WorkSpace/IPU_proj/Verification/tb_proj/proj_p3.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/ECE532/WorkSpace/IPU_proj/Verification/tb_proj/proj_p3.cache/compile_simlib/modelsim} {questa=E:/ECE532/WorkSpace/IPU_proj/Verification/tb_proj/proj_p3.cache/compile_simlib/questa} {riviera=E:/ECE532/WorkSpace/IPU_proj/Verification/tb_proj/proj_p3.cache/compile_simlib/riviera} {activehdl=E:/ECE532/WorkSpace/IPU_proj/Verification/tb_proj/proj_p3.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/ECE532/WorkSpace/IPU_proj/Verification/tb_proj/proj_p3.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'E:/ECE532/WorkSpace/IPU_proj/Verification/tb_proj/proj_p3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'part3_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/ECE532/WorkSpace/IPU_proj/Verification/tb_proj/proj_p3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_2 -L axi_vip_v1_1_2 -L xil_defaultlib -L xilinx_vip -prj part3_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ECE532/WorkSpace/IPU_proj/Verification/tb_proj/proj_p3.ip_user_files/bd/design_1/ip/design_1_blk_mem_gen_0_0/sim/design_1_blk_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_blk_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ECE532/WorkSpace/IPU_proj/Verification/tb_proj/proj_p3.ip_user_files/bd/design_1/ip/design_1_xbar_1/sim/design_1_xbar_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xbar_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ECE532/WorkSpace/IPU_proj/Verification/tb_proj/proj_p3.ip_user_files/bd/design_1/ip/design_1_xbar_0/sim/design_1_xbar_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xbar_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ECE532/WorkSpace/IPU_proj/Verification/tb_proj/proj_p3.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-311] analyzing module design_1_axi_interconnect_0_0
INFO: [VRFC 10-311] analyzing module design_1_axi_interconnect_1_0
INFO: [VRFC 10-311] analyzing module m00_couplers_imp_1CA5Z32
INFO: [VRFC 10-311] analyzing module m00_couplers_imp_1FDLJBY
INFO: [VRFC 10-311] analyzing module m01_couplers_imp_I4GRPB
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_HS4N6K
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_O7FAN0
INFO: [VRFC 10-311] analyzing module s01_couplers_imp_1CMTC59
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ECE532/WorkSpace/IPU_proj/Verification/tb_proj/proj_p3.ip_user_files/bd/design_1/ip/design_1_IPU_0_0/sim/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ECE532/WorkSpace/IPU_proj/Verification/tb_proj/proj_p3.ip_user_files/bd/design_1/ipshared/3863/sim/axi_m_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_m_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ECE532/WorkSpace/IPU_proj/Verification/tb_proj/proj_p3.ip_user_files/bd/design_1/ipshared/3863/sim/rgb444_diff.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rgb444_diff
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ECE532/WorkSpace/IPU_proj/Verification/tb_proj/proj_p3.ip_user_files/bd/design_1/ipshared/3863/sim/IPU_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IPU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ECE532/WorkSpace/IPU_proj/Verification/tb_proj/proj_p3.ip_user_files/bd/design_1/ip/design_1_IPU_0_0/sim/design_1_IPU_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_IPU_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ECE532/WorkSpace/IPU_proj/Verification/tb_proj/proj_p3.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
"xvhdl --incr --relax -prj part3_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/ECE532/WorkSpace/IPU_proj/Verification/tb_proj/proj_p3.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 9e670d851153486a986cc967ad313073 --incr --debug typical --relax --mt 2 -L axi_infrastructure_v1_1_0 -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_2 -L xil_defaultlib -L axi_vip_v1_1_2 -L blk_mem_gen_v8_4_1 -L blk_mem_gen_v8_3_6 -L axi_bram_ctrl_v4_0_14 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_12 -L generic_baseblocks_v2_1_0 -L axi_register_slice_v2_1_16 -L fifo_generator_v13_2_2 -L axi_data_fifo_v2_1_15 -L axi_crossbar_v2_1_17 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot part3_tb_behav xil_defaultlib.part3_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 6 for port m_axi_arprot [E:/ECE532/WorkSpace/IPU_proj/Verification/tb_proj/proj_p3.ip_user_files/bd/design_1/sim/design_1.v:803]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 6 for port m_axi_awprot [E:/ECE532/WorkSpace/IPU_proj/Verification/tb_proj/proj_p3.ip_user_files/bd/design_1/sim/design_1.v:807]
Completed static elaboration
WARNING: [XSIM 43-4127] File "/wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4764 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4767 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4773 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4776 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4782 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4785 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4791 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4794 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4800 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4803 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4809 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4812 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4818 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4821 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4827 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4830 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4836 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4839 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4845 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4850 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4856 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4859 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4865 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4868 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4876 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4881 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4887 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4892 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4898 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4903 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4909 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4914 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4920 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4925 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4932 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4937 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4943 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4948 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4954 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4959 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4965 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4970 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4976 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4981 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4987 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4992 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4998 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5003 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5009 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5014 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5020 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5025 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5031 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5036 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5042 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5047 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5053 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5058 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5064 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5069 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5075 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5080 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5086 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5091 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5097 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5102 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5108 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5113 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5119 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5124 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5130 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5135 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5141 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5146 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5152 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5157 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5163 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5168 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package xpm.vcomponents
Compiling package axi_bram_ctrl_v4_0_14.axi_bram_ctrl_funcs
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.axi_m_mem
Compiling module xil_defaultlib.rgb444_diff
Compiling module xil_defaultlib.IPU
Compiling module xil_defaultlib.design_1_IPU_0_0
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_14.axi_lite [\axi_lite(c_s_axi_addr_width=12,...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_14.axi_bram_ctrl_top [\axi_bram_ctrl_top(c_bram_addr_w...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_14.axi_bram_ctrl [\axi_bram_ctrl(c_memory_depth=10...]
Compiling architecture design_1_axi_bram_ctrl_0_0_arch of entity xil_defaultlib.design_1_axi_bram_ctrl_0_0 [design_1_axi_bram_ctrl_0_0_defau...]
Compiling module xil_defaultlib.m00_couplers_imp_1CA5Z32
Compiling module xil_defaultlib.m01_couplers_imp_I4GRPB
Compiling module xil_defaultlib.s00_couplers_imp_O7FAN0
Compiling module axi_crossbar_v2_1_17.axi_crossbar_v2_1_17_addr_arbite...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_carry_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module axi_crossbar_v2_1_17.axi_crossbar_v2_1_17_addr_decode...
Compiling module axi_crossbar_v2_1_17.axi_crossbar_v2_1_17_splitter(C_...
Compiling module axi_crossbar_v2_1_17.axi_crossbar_v2_1_17_splitter
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_register_slice_v2_1_16.axi_register_slice_v2_1_16_axic_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_17.axi_crossbar_v2_1_17_decerr_slav...
Compiling module axi_crossbar_v2_1_17.axi_crossbar_v2_1_17_crossbar_sa...
Compiling module axi_crossbar_v2_1_17.axi_crossbar_v2_1_17_axi_crossba...
Compiling module xil_defaultlib.design_1_xbar_0
Compiling module xil_defaultlib.design_1_axi_interconnect_0_0
Compiling module xil_defaultlib.m00_couplers_imp_1FDLJBY
Compiling module xil_defaultlib.s00_couplers_imp_HS4N6K
Compiling module xil_defaultlib.s01_couplers_imp_1CMTC59
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_17.axi_crossbar_v2_1_17_addr_arbite...
Compiling module axi_crossbar_v2_1_17.axi_crossbar_v2_1_17_addr_decode...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_17.axi_crossbar_v2_1_17_crossbar_sa...
Compiling module axi_crossbar_v2_1_17.axi_crossbar_v2_1_17_axi_crossba...
Compiling module xil_defaultlib.design_1_xbar_1
Compiling module xil_defaultlib.design_1_axi_interconnect_1_0
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_PROTOCOL=2,C_AX...
Compiling module smartconnect_v1_0.sc_util_v1_0_2_onehot_to_binary(...
Compiling module smartconnect_v1_0.sc_util_v1_0_2_srl_rtl(C_A_WIDTH...
Compiling module smartconnect_v1_0.sc_util_v1_0_2_axic_reg_srl_fifo...
Compiling module axi_protocol_checker_v2_0_2.axi_protocol_checker_v2_0_2_thre...
Compiling module axi_protocol_checker_v2_0_2.axi_protocol_checker_v2_0_2_syn_...
Compiling module axi_protocol_checker_v2_0_2.axi_protocol_checker_v2_0_2_axi4...
Compiling module axi_protocol_checker_v2_0_2.axi_protocol_checker_v2_0_2_axi4...
Compiling module axi_protocol_checker_v2_0_2.axi_protocol_checker_v2_0_2_syn_...
Compiling module axi_protocol_checker_v2_0_2.axi_protocol_checker_v2_0_2_syn_...
Compiling module axi_protocol_checker_v2_0_2.axi_protocol_checker_v2_0_2_core...
Compiling module axi_protocol_checker_v2_0_2.axi_protocol_checker_v2_0_2_repo...
Compiling module axi_protocol_checker_v2_0_2.axi_protocol_checker_v2_0_2_top(...
Compiling module axi_vip_v1_1_2.axi_vip_v1_1_2_top(C_AXI_PROTOCO...
Compiling module xil_defaultlib.design_1_axi_vip_1_0
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.design_1_blk_mem_gen_0_0
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdre_v of entity unisim.FDRE [\FDRE(init='1')\]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_vector_width=2,c_mtb...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(init="1111111111111111")(...]
Compiling architecture imp of entity proc_sys_reset_v5_0_12.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_12.upcnt_n [\upcnt_n(c_size=6)\]
Compiling architecture imp of entity proc_sys_reset_v5_0_12.sequence_psr [sequence_psr_default]
Compiling architecture imp of entity proc_sys_reset_v5_0_12.proc_sys_reset [\proc_sys_reset(c_family="artix7...]
Compiling architecture design_1_proc_sys_reset_0_0_arch of entity xil_defaultlib.design_1_proc_sys_reset_0_0 [design_1_proc_sys_reset_0_0_defa...]
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.axi_lite_stimulus_1
Compiling module xil_defaultlib.part3_tb
Compiling module xil_defaultlib.glbl
Compiling package xilinx_vip.axi_vip_pkg
Compiling package xilinx_vip.xil_common_vip_pkg
Compiling package std.std
Compiling package smartconnect_v1_0.sc_util_v1_0_2_pkg
Built simulation snapshot part3_tb_behav

****** Webtalk v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source E:/ECE532/WorkSpace/IPU_proj/Verification/tb_proj/proj_p3.sim/sim_1/behav/xsim/xsim.dir/part3_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Mar 27 02:28:58 2019...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:15 . Memory (MB): peak = 1389.754 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '15' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/ECE532/WorkSpace/IPU_proj/Verification/tb_proj/proj_p3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "part3_tb_behav -key {Behavioral:sim_1:Functional:part3_tb} -tclbatch {part3_tb.tcl} -view {E:/ECE532/WorkSpace/IPU_proj/Verification/tb_proj/part3_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
open_wave_config E:/ECE532/WorkSpace/IPU_proj/Verification/tb_proj/part3_tb_behav.wcfg
source part3_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module part3_tb.DUT.design_1_i.IPU_0.inst.bram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
XilinxAXIVIP: Found at Path: part3_tb.DUT.design_1_i.axi_vip_1.inst
Block Memory Generator module part3_tb.DUT.design_1_i.blk_mem_gen_0.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
IPU CORE Name: 0x4950552a
INFO: [USF-XSim-96] XSim completed. Design snapshot 'part3_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:22 . Memory (MB): peak = 1402.746 ; gain = 12.992
run 500 ns
run 500 ns
IPU FRAME_SIZE: 0xaaaa0201
IPU FRAME_SIZE: 0x00020004
run 500 ns
IPU OP STATUS: 0x00000004
run 500 ns
run 500 ns
IPU OP STATUS: 0x00000004
IPU OP STATUS: 0x00000004
REF IMG 0 + 1: 0x04030201
REF IMG 2 + 3: 0x08070605
REF IMG 4 + 5: 0x0c0b0a09
REF IMG 6 + 7: 0x100f0e0d
run 500 ns
run 500 ns
run 500 ns
run 500 ns
IPU OP STATUS: 0x00000009
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
IPU OP STATUS: 0x00000009
run 500 ns
IPU OP STATUS: 0x00000003
PRCD IMG: 0x00000010
BLOBS ROW 0 ADDR: 0x00029000
BLOBS ROW 0 NUM: 0x00000000
run 500 ns
BLOBS ROW 1 ADDR: 0x00029000
BLOBS ROW 1 NUM: 0x00000001
BLOBS 0: 0x00030000
BLOBS 1: 0x00000000
BLOBS 2: 0x00000000
BLOBS 3: 0x00000000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/ECE532/WorkSpace/IPU_proj/Verification/tb_proj/proj_p3.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'E:/ECE532/WorkSpace/IPU_proj/Verification/tb_proj/proj_p3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'part3_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/ECE532/WorkSpace/IPU_proj/Verification/tb_proj/proj_p3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_2 -L axi_vip_v1_1_2 -L xil_defaultlib -L xilinx_vip -prj part3_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ECE532/WorkSpace/IPU_proj/Verification/tb_proj/proj_p3.ip_user_files/bd/design_1/ip/design_1_blk_mem_gen_0_0/sim/design_1_blk_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_blk_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ECE532/WorkSpace/IPU_proj/Verification/tb_proj/proj_p3.ip_user_files/bd/design_1/ip/design_1_xbar_1/sim/design_1_xbar_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xbar_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ECE532/WorkSpace/IPU_proj/Verification/tb_proj/proj_p3.ip_user_files/bd/design_1/ip/design_1_xbar_0/sim/design_1_xbar_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xbar_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ECE532/WorkSpace/IPU_proj/Verification/tb_proj/proj_p3.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-311] analyzing module design_1_axi_interconnect_0_0
INFO: [VRFC 10-311] analyzing module design_1_axi_interconnect_1_0
INFO: [VRFC 10-311] analyzing module m00_couplers_imp_1CA5Z32
INFO: [VRFC 10-311] analyzing module m00_couplers_imp_1FDLJBY
INFO: [VRFC 10-311] analyzing module m01_couplers_imp_I4GRPB
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_HS4N6K
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_O7FAN0
INFO: [VRFC 10-311] analyzing module s01_couplers_imp_1CMTC59
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ECE532/WorkSpace/IPU_proj/Verification/tb_proj/proj_p3.ip_user_files/bd/design_1/ip/design_1_IPU_0_0/sim/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ECE532/WorkSpace/IPU_proj/Verification/tb_proj/proj_p3.ip_user_files/bd/design_1/ipshared/3863/sim/axi_m_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_m_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ECE532/WorkSpace/IPU_proj/Verification/tb_proj/proj_p3.ip_user_files/bd/design_1/ipshared/3863/sim/rgb444_diff.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rgb444_diff
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ECE532/WorkSpace/IPU_proj/Verification/tb_proj/proj_p3.ip_user_files/bd/design_1/ipshared/3863/sim/IPU_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IPU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ECE532/WorkSpace/IPU_proj/Verification/tb_proj/proj_p3.ip_user_files/bd/design_1/ip/design_1_IPU_0_0/sim/design_1_IPU_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_IPU_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ECE532/WorkSpace/IPU_proj/Verification/tb_proj/proj_p3.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/ECE532/WorkSpace/assignment2/part3/part3_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_lite_stimulus
INFO: [VRFC 10-311] analyzing module part3_tb
"xvhdl --incr --relax -prj part3_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/ECE532/WorkSpace/IPU_proj/Verification/tb_proj/proj_p3.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/ECE532/WorkSpace/IPU_proj/Verification/tb_proj/proj_p3.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 9e670d851153486a986cc967ad313073 --incr --debug typical --relax --mt 2 -L axi_infrastructure_v1_1_0 -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_2 -L xil_defaultlib -L axi_vip_v1_1_2 -L blk_mem_gen_v8_4_1 -L blk_mem_gen_v8_3_6 -L axi_bram_ctrl_v4_0_14 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_12 -L generic_baseblocks_v2_1_0 -L axi_register_slice_v2_1_16 -L fifo_generator_v13_2_2 -L axi_data_fifo_v2_1_15 -L axi_crossbar_v2_1_17 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot part3_tb_behav xil_defaultlib.part3_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 6 for port m_axi_arprot [E:/ECE532/WorkSpace/IPU_proj/Verification/tb_proj/proj_p3.ip_user_files/bd/design_1/sim/design_1.v:803]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 6 for port m_axi_awprot [E:/ECE532/WorkSpace/IPU_proj/Verification/tb_proj/proj_p3.ip_user_files/bd/design_1/sim/design_1.v:807]
Completed static elaboration
WARNING: [XSIM 43-4127] File "/wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4764 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4767 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4773 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4776 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4782 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4785 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4791 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4794 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4800 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4803 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4809 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4812 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4818 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4821 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4827 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4830 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4836 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4839 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4845 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4850 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4856 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4859 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4865 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4868 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4876 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4881 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4887 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4892 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4898 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4903 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4909 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4914 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4920 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4925 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4932 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4937 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4943 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4948 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4954 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4959 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4965 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4970 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4976 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4981 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4987 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4992 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4998 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5003 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5009 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5014 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5020 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5025 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5031 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5036 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5042 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5047 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5053 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5058 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5064 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5069 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5075 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5080 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5086 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5091 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5097 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5102 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5108 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5113 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5119 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5124 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5130 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5135 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5141 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5146 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5152 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5157 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5163 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5168 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package xpm.vcomponents
Compiling package axi_bram_ctrl_v4_0_14.axi_bram_ctrl_funcs
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.axi_m_mem
Compiling module xil_defaultlib.rgb444_diff
Compiling module xil_defaultlib.IPU
Compiling module xil_defaultlib.design_1_IPU_0_0
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_14.axi_lite [\axi_lite(c_s_axi_addr_width=12,...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_14.axi_bram_ctrl_top [\axi_bram_ctrl_top(c_bram_addr_w...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_14.axi_bram_ctrl [\axi_bram_ctrl(c_memory_depth=10...]
Compiling architecture design_1_axi_bram_ctrl_0_0_arch of entity xil_defaultlib.design_1_axi_bram_ctrl_0_0 [design_1_axi_bram_ctrl_0_0_defau...]
Compiling module xil_defaultlib.m00_couplers_imp_1CA5Z32
Compiling module xil_defaultlib.m01_couplers_imp_I4GRPB
Compiling module xil_defaultlib.s00_couplers_imp_O7FAN0
Compiling module axi_crossbar_v2_1_17.axi_crossbar_v2_1_17_addr_arbite...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_carry_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module axi_crossbar_v2_1_17.axi_crossbar_v2_1_17_addr_decode...
Compiling module axi_crossbar_v2_1_17.axi_crossbar_v2_1_17_splitter(C_...
Compiling module axi_crossbar_v2_1_17.axi_crossbar_v2_1_17_splitter
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_register_slice_v2_1_16.axi_register_slice_v2_1_16_axic_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_17.axi_crossbar_v2_1_17_decerr_slav...
Compiling module axi_crossbar_v2_1_17.axi_crossbar_v2_1_17_crossbar_sa...
Compiling module axi_crossbar_v2_1_17.axi_crossbar_v2_1_17_axi_crossba...
Compiling module xil_defaultlib.design_1_xbar_0
Compiling module xil_defaultlib.design_1_axi_interconnect_0_0
Compiling module xil_defaultlib.m00_couplers_imp_1FDLJBY
Compiling module xil_defaultlib.s00_couplers_imp_HS4N6K
Compiling module xil_defaultlib.s01_couplers_imp_1CMTC59
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_17.axi_crossbar_v2_1_17_addr_arbite...
Compiling module axi_crossbar_v2_1_17.axi_crossbar_v2_1_17_addr_decode...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_17.axi_crossbar_v2_1_17_crossbar_sa...
Compiling module axi_crossbar_v2_1_17.axi_crossbar_v2_1_17_axi_crossba...
Compiling module xil_defaultlib.design_1_xbar_1
Compiling module xil_defaultlib.design_1_axi_interconnect_1_0
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_PROTOCOL=2,C_AX...
Compiling module smartconnect_v1_0.sc_util_v1_0_2_onehot_to_binary(...
Compiling module smartconnect_v1_0.sc_util_v1_0_2_srl_rtl(C_A_WIDTH...
Compiling module smartconnect_v1_0.sc_util_v1_0_2_axic_reg_srl_fifo...
Compiling module axi_protocol_checker_v2_0_2.axi_protocol_checker_v2_0_2_thre...
Compiling module axi_protocol_checker_v2_0_2.axi_protocol_checker_v2_0_2_syn_...
Compiling module axi_protocol_checker_v2_0_2.axi_protocol_checker_v2_0_2_axi4...
Compiling module axi_protocol_checker_v2_0_2.axi_protocol_checker_v2_0_2_axi4...
Compiling module axi_protocol_checker_v2_0_2.axi_protocol_checker_v2_0_2_syn_...
Compiling module axi_protocol_checker_v2_0_2.axi_protocol_checker_v2_0_2_syn_...
Compiling module axi_protocol_checker_v2_0_2.axi_protocol_checker_v2_0_2_core...
Compiling module axi_protocol_checker_v2_0_2.axi_protocol_checker_v2_0_2_repo...
Compiling module axi_protocol_checker_v2_0_2.axi_protocol_checker_v2_0_2_top(...
Compiling module axi_vip_v1_1_2.axi_vip_v1_1_2_top(C_AXI_PROTOCO...
Compiling module xil_defaultlib.design_1_axi_vip_1_0
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.design_1_blk_mem_gen_0_0
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdre_v of entity unisim.FDRE [\FDRE(init='1')\]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_vector_width=2,c_mtb...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(init="1111111111111111")(...]
Compiling architecture imp of entity proc_sys_reset_v5_0_12.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_12.upcnt_n [\upcnt_n(c_size=6)\]
Compiling architecture imp of entity proc_sys_reset_v5_0_12.sequence_psr [sequence_psr_default]
Compiling architecture imp of entity proc_sys_reset_v5_0_12.proc_sys_reset [\proc_sys_reset(c_family="artix7...]
Compiling architecture design_1_proc_sys_reset_0_0_arch of entity xil_defaultlib.design_1_proc_sys_reset_0_0 [design_1_proc_sys_reset_0_0_defa...]
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.axi_lite_stimulus_1
Compiling module xil_defaultlib.part3_tb
Compiling module xil_defaultlib.glbl
Compiling package xilinx_vip.axi_vip_pkg
Compiling package xilinx_vip.xil_common_vip_pkg
Compiling package std.std
Compiling package smartconnect_v1_0.sc_util_v1_0_2_pkg
Built simulation snapshot part3_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 1419.664 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 1419.664 ; gain = 0.000
Vivado Simulator 2018.1
Time resolution is 1 ps
Block Memory Generator module part3_tb.DUT.design_1_i.IPU_0.inst.bram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
XilinxAXIVIP: Found at Path: part3_tb.DUT.design_1_i.axi_vip_1.inst
Block Memory Generator module part3_tb.DUT.design_1_i.blk_mem_gen_0.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
IPU CORE Name: 0x4950552a
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:20 . Memory (MB): peak = 1419.664 ; gain = 0.000
run 500 ns
run 500 ns
IPU FRAME_SIZE: 0xaaaa0201
IPU FRAME_SIZE: 0x00020004
run 500 ns
IPU OP STATUS: 0x00000004
run 500 ns
run 500 ns
run 500 ns
IPU OP STATUS: 0x00000001
IPU OP STATUS: 0x00000001
REF IMG 0 + 1: 0x04030201
run 500 ns
REF IMG 2 + 3: 0x08070605
REF IMG 4 + 5: 0x0c0b0a09
REF IMG 6 + 7: 0x100f0e0d
run 500 ns
run 500 ns
run 500 ns
IPU OP STATUS: 0x00000009
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
IPU OP STATUS: 0x00000009
run 500 ns
IPU OP STATUS: 0x00000003
PRCD IMG: 0x00000010
run 500 ns
BLOBS ROW 0 ADDR: 0x00029000
BLOBS ROW 0 NUM: 0x00000000
BLOBS ROW 1 ADDR: 0x00029000
BLOBS ROW 1 NUM: 0x00000001
BLOBS 0: 0x00030000
BLOBS 1: 0x00000000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 500 ns
Block Memory Generator module part3_tb.DUT.design_1_i.IPU_0.inst.bram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
XilinxAXIVIP: Found at Path: part3_tb.DUT.design_1_i.axi_vip_1.inst
Block Memory Generator module part3_tb.DUT.design_1_i.blk_mem_gen_0.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
run 500 ns
IPU CORE Name: 0x4950552a
run 500 ns
run 500 ns
IPU FRAME_SIZE: 0xaaaa0201
IPU FRAME_SIZE: 0x00020004
run 500 ns
IPU OP STATUS: 0x00000004
run 500 ns
run 500 ns
run 500 ns
IPU OP STATUS: 0x00000001
IPU OP STATUS: 0x00000001
REF IMG 0 + 1: 0x04030201
run 500 ns
REF IMG 2 + 3: 0x08070605
REF IMG 4 + 5: 0x0c0b0a09
REF IMG 6 + 7: 0x100f0e0d
run 500 ns
run 500 ns
run 500 ns
IPU OP STATUS: 0x00000009
run 500 ns
save_wave_config {E:/ECE532/WorkSpace/IPU_proj/Verification/tb_proj/part3_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/ECE532/WorkSpace/IPU_proj/Packaged/0327-0230'.
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:user:IPU:2.10 [get_ips  design_1_IPU_0_0] -log ip_upgrade.log
Upgrading 'E:/ECE532/WorkSpace/IPU_proj/Verification/tb_proj/proj_p3.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3422] Upgraded design_1_IPU_0_0 (IPU_v2_10 2.10) from revision 1 to revision 2
Wrote  : <E:/ECE532/WorkSpace/IPU_proj/Verification/tb_proj/proj_p3.srcs/sources_1/bd/design_1/design_1.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'E:/ECE532/WorkSpace/IPU_proj/Verification/tb_proj/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_IPU_0_0] -no_script -sync -force -quiet
validate_bd_design
WARNING: [BD 41-721] Attempt to set value '0' on disabled parameter 'ID_WIDTH' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value 'NO' on disabled parameter 'SUPPORTS_NARROW_BURST' of cell '/axi_bram_ctrl_0' is ignored
save_bd_design
Wrote  : <E:/ECE532/WorkSpace/IPU_proj/Verification/tb_proj/proj_p3.srcs/sources_1/bd/design_1/design_1.bd> 
generate_target Simulation [get_files E:/ECE532/WorkSpace/IPU_proj/Verification/tb_proj/proj_p3.srcs/sources_1/bd/design_1/design_1.bd]
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(12) - Only lower order bits will be connected.
VHDL Output written to : E:/ECE532/WorkSpace/IPU_proj/Verification/tb_proj/proj_p3.srcs/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(12) - Only lower order bits will be connected.
VHDL Output written to : E:/ECE532/WorkSpace/IPU_proj/Verification/tb_proj/proj_p3.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : E:/ECE532/WorkSpace/IPU_proj/Verification/tb_proj/proj_p3.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_vip_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_1/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block IPU_0 .
Exporting to file E:/ECE532/WorkSpace/IPU_proj/Verification/tb_proj/proj_p3.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file E:/ECE532/WorkSpace/IPU_proj/Verification/tb_proj/proj_p3.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File E:/ECE532/WorkSpace/IPU_proj/Verification/tb_proj/proj_p3.srcs/sources_1/bd/design_1/synth/design_1.hwdef
export_ip_user_files -of_objects [get_files E:/ECE532/WorkSpace/IPU_proj/Verification/tb_proj/proj_p3.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files E:/ECE532/WorkSpace/IPU_proj/Verification/tb_proj/proj_p3.srcs/sources_1/bd/design_1/design_1.bd] -directory E:/ECE532/WorkSpace/IPU_proj/Verification/tb_proj/proj_p3.ip_user_files/sim_scripts -ip_user_files_dir E:/ECE532/WorkSpace/IPU_proj/Verification/tb_proj/proj_p3.ip_user_files -ipstatic_source_dir E:/ECE532/WorkSpace/IPU_proj/Verification/tb_proj/proj_p3.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/ECE532/WorkSpace/IPU_proj/Verification/tb_proj/proj_p3.cache/compile_simlib/modelsim} {questa=E:/ECE532/WorkSpace/IPU_proj/Verification/tb_proj/proj_p3.cache/compile_simlib/questa} {riviera=E:/ECE532/WorkSpace/IPU_proj/Verification/tb_proj/proj_p3.cache/compile_simlib/riviera} {activehdl=E:/ECE532/WorkSpace/IPU_proj/Verification/tb_proj/proj_p3.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/ECE532/WorkSpace/IPU_proj/Verification/tb_proj/proj_p3.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'E:/ECE532/WorkSpace/IPU_proj/Verification/tb_proj/proj_p3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'part3_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/ECE532/WorkSpace/IPU_proj/Verification/tb_proj/proj_p3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_2 -L axi_vip_v1_1_2 -L xil_defaultlib -L xilinx_vip -prj part3_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ECE532/WorkSpace/IPU_proj/Verification/tb_proj/proj_p3.ip_user_files/bd/design_1/ip/design_1_blk_mem_gen_0_0/sim/design_1_blk_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_blk_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ECE532/WorkSpace/IPU_proj/Verification/tb_proj/proj_p3.ip_user_files/bd/design_1/ip/design_1_xbar_1/sim/design_1_xbar_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xbar_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ECE532/WorkSpace/IPU_proj/Verification/tb_proj/proj_p3.ip_user_files/bd/design_1/ip/design_1_xbar_0/sim/design_1_xbar_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xbar_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ECE532/WorkSpace/IPU_proj/Verification/tb_proj/proj_p3.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-311] analyzing module design_1_axi_interconnect_0_0
INFO: [VRFC 10-311] analyzing module design_1_axi_interconnect_1_0
INFO: [VRFC 10-311] analyzing module m00_couplers_imp_1CA5Z32
INFO: [VRFC 10-311] analyzing module m00_couplers_imp_1FDLJBY
INFO: [VRFC 10-311] analyzing module m01_couplers_imp_I4GRPB
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_HS4N6K
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_O7FAN0
INFO: [VRFC 10-311] analyzing module s01_couplers_imp_1CMTC59
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ECE532/WorkSpace/IPU_proj/Verification/tb_proj/proj_p3.ip_user_files/bd/design_1/ip/design_1_IPU_0_0/sim/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ECE532/WorkSpace/IPU_proj/Verification/tb_proj/proj_p3.ip_user_files/bd/design_1/ipshared/3793/sim/axi_m_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_m_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ECE532/WorkSpace/IPU_proj/Verification/tb_proj/proj_p3.ip_user_files/bd/design_1/ipshared/3793/sim/rgb444_diff.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rgb444_diff
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ECE532/WorkSpace/IPU_proj/Verification/tb_proj/proj_p3.ip_user_files/bd/design_1/ipshared/3793/sim/IPU_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IPU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ECE532/WorkSpace/IPU_proj/Verification/tb_proj/proj_p3.ip_user_files/bd/design_1/ip/design_1_IPU_0_0/sim/design_1_IPU_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_IPU_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ECE532/WorkSpace/IPU_proj/Verification/tb_proj/proj_p3.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
"xvhdl --incr --relax -prj part3_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/ECE532/WorkSpace/IPU_proj/Verification/tb_proj/proj_p3.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 9e670d851153486a986cc967ad313073 --incr --debug typical --relax --mt 2 -L axi_infrastructure_v1_1_0 -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_2 -L xil_defaultlib -L axi_vip_v1_1_2 -L blk_mem_gen_v8_4_1 -L blk_mem_gen_v8_3_6 -L axi_bram_ctrl_v4_0_14 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_12 -L generic_baseblocks_v2_1_0 -L axi_register_slice_v2_1_16 -L fifo_generator_v13_2_2 -L axi_data_fifo_v2_1_15 -L axi_crossbar_v2_1_17 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot part3_tb_behav xil_defaultlib.part3_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 6 for port m_axi_arprot [E:/ECE532/WorkSpace/IPU_proj/Verification/tb_proj/proj_p3.ip_user_files/bd/design_1/sim/design_1.v:803]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 6 for port m_axi_awprot [E:/ECE532/WorkSpace/IPU_proj/Verification/tb_proj/proj_p3.ip_user_files/bd/design_1/sim/design_1.v:807]
Completed static elaboration
WARNING: [XSIM 43-4127] File "/wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4764 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4767 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4773 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4776 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4782 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4785 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4791 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4794 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4800 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4803 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4809 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4812 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4818 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4821 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4827 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4830 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4836 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4839 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4845 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4850 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4856 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4859 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4865 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4868 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4876 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4881 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4887 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4892 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4898 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4903 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4909 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4914 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4920 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4925 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4932 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4937 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4943 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4948 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4954 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4959 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4965 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4970 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4976 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4981 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4987 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4992 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4998 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5003 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5009 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5014 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5020 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5025 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5031 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5036 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5042 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5047 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5053 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5058 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5064 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5069 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5075 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5080 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5086 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5091 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5097 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5102 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5108 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5113 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5119 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5124 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5130 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5135 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5141 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5146 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5152 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5157 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5163 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5168 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package xpm.vcomponents
Compiling package axi_bram_ctrl_v4_0_14.axi_bram_ctrl_funcs
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.axi_m_mem
Compiling module xil_defaultlib.rgb444_diff
Compiling module xil_defaultlib.IPU
Compiling module xil_defaultlib.design_1_IPU_0_0
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_14.axi_lite [\axi_lite(c_s_axi_addr_width=12,...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_14.axi_bram_ctrl_top [\axi_bram_ctrl_top(c_bram_addr_w...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_14.axi_bram_ctrl [\axi_bram_ctrl(c_memory_depth=10...]
Compiling architecture design_1_axi_bram_ctrl_0_0_arch of entity xil_defaultlib.design_1_axi_bram_ctrl_0_0 [design_1_axi_bram_ctrl_0_0_defau...]
Compiling module xil_defaultlib.m00_couplers_imp_1CA5Z32
Compiling module xil_defaultlib.m01_couplers_imp_I4GRPB
Compiling module xil_defaultlib.s00_couplers_imp_O7FAN0
Compiling module axi_crossbar_v2_1_17.axi_crossbar_v2_1_17_addr_arbite...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_carry_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module axi_crossbar_v2_1_17.axi_crossbar_v2_1_17_addr_decode...
Compiling module axi_crossbar_v2_1_17.axi_crossbar_v2_1_17_splitter(C_...
Compiling module axi_crossbar_v2_1_17.axi_crossbar_v2_1_17_splitter
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_register_slice_v2_1_16.axi_register_slice_v2_1_16_axic_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_17.axi_crossbar_v2_1_17_decerr_slav...
Compiling module axi_crossbar_v2_1_17.axi_crossbar_v2_1_17_crossbar_sa...
Compiling module axi_crossbar_v2_1_17.axi_crossbar_v2_1_17_axi_crossba...
Compiling module xil_defaultlib.design_1_xbar_0
Compiling module xil_defaultlib.design_1_axi_interconnect_0_0
Compiling module xil_defaultlib.m00_couplers_imp_1FDLJBY
Compiling module xil_defaultlib.s00_couplers_imp_HS4N6K
Compiling module xil_defaultlib.s01_couplers_imp_1CMTC59
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_17.axi_crossbar_v2_1_17_addr_arbite...
Compiling module axi_crossbar_v2_1_17.axi_crossbar_v2_1_17_addr_decode...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_17.axi_crossbar_v2_1_17_crossbar_sa...
Compiling module axi_crossbar_v2_1_17.axi_crossbar_v2_1_17_axi_crossba...
Compiling module xil_defaultlib.design_1_xbar_1
Compiling module xil_defaultlib.design_1_axi_interconnect_1_0
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_PROTOCOL=2,C_AX...
Compiling module smartconnect_v1_0.sc_util_v1_0_2_onehot_to_binary(...
Compiling module smartconnect_v1_0.sc_util_v1_0_2_srl_rtl(C_A_WIDTH...
Compiling module smartconnect_v1_0.sc_util_v1_0_2_axic_reg_srl_fifo...
Compiling module axi_protocol_checker_v2_0_2.axi_protocol_checker_v2_0_2_thre...
Compiling module axi_protocol_checker_v2_0_2.axi_protocol_checker_v2_0_2_syn_...
Compiling module axi_protocol_checker_v2_0_2.axi_protocol_checker_v2_0_2_axi4...
Compiling module axi_protocol_checker_v2_0_2.axi_protocol_checker_v2_0_2_axi4...
Compiling module axi_protocol_checker_v2_0_2.axi_protocol_checker_v2_0_2_syn_...
Compiling module axi_protocol_checker_v2_0_2.axi_protocol_checker_v2_0_2_syn_...
Compiling module axi_protocol_checker_v2_0_2.axi_protocol_checker_v2_0_2_core...
Compiling module axi_protocol_checker_v2_0_2.axi_protocol_checker_v2_0_2_repo...
Compiling module axi_protocol_checker_v2_0_2.axi_protocol_checker_v2_0_2_top(...
Compiling module axi_vip_v1_1_2.axi_vip_v1_1_2_top(C_AXI_PROTOCO...
Compiling module xil_defaultlib.design_1_axi_vip_1_0
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.design_1_blk_mem_gen_0_0
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdre_v of entity unisim.FDRE [\FDRE(init='1')\]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_vector_width=2,c_mtb...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(init="1111111111111111")(...]
Compiling architecture imp of entity proc_sys_reset_v5_0_12.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_12.upcnt_n [\upcnt_n(c_size=6)\]
Compiling architecture imp of entity proc_sys_reset_v5_0_12.sequence_psr [sequence_psr_default]
Compiling architecture imp of entity proc_sys_reset_v5_0_12.proc_sys_reset [\proc_sys_reset(c_family="artix7...]
Compiling architecture design_1_proc_sys_reset_0_0_arch of entity xil_defaultlib.design_1_proc_sys_reset_0_0 [design_1_proc_sys_reset_0_0_defa...]
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.axi_lite_stimulus_1
Compiling module xil_defaultlib.part3_tb
Compiling module xil_defaultlib.glbl
Compiling package xilinx_vip.axi_vip_pkg
Compiling package xilinx_vip.xil_common_vip_pkg
Compiling package std.std
Compiling package smartconnect_v1_0.sc_util_v1_0_2_pkg
Built simulation snapshot part3_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 1474.996 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '14' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/ECE532/WorkSpace/IPU_proj/Verification/tb_proj/proj_p3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "part3_tb_behav -key {Behavioral:sim_1:Functional:part3_tb} -tclbatch {part3_tb.tcl} -view {E:/ECE532/WorkSpace/IPU_proj/Verification/tb_proj/part3_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
open_wave_config E:/ECE532/WorkSpace/IPU_proj/Verification/tb_proj/part3_tb_behav.wcfg
source part3_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module part3_tb.DUT.design_1_i.IPU_0.inst.bram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
XilinxAXIVIP: Found at Path: part3_tb.DUT.design_1_i.axi_vip_1.inst
Block Memory Generator module part3_tb.DUT.design_1_i.blk_mem_gen_0.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
IPU CORE Name: 0x4950552a
INFO: [USF-XSim-96] XSim completed. Design snapshot 'part3_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:19 . Memory (MB): peak = 1481.211 ; gain = 7.730
run 500 ns
run 500 ns
IPU FRAME_SIZE: 0xaaaa0201
IPU FRAME_SIZE: 0x00020004
run 500 ns
IPU OP STATUS: 0x00000004
run 500 ns
run 500 ns
run 500 ns
IPU OP STATUS: 0x00000001
IPU OP STATUS: 0x00000001
REF IMG 0 + 1: 0x04030201
run 500 ns
REF IMG 2 + 3: 0x08070605
REF IMG 4 + 5: 0x0c0b0a09
REF IMG 6 + 7: 0x100f0e0d
run 500 ns
run 500 ns
run 500 ns
IPU OP STATUS: 0x00000009
run 500 ns
run 500 ns
run 500 ns
ipx::edit_ip_in_project -upgrade true -name IPU_v2_10_project -directory E:/ECE532/WorkSpace/IPU_proj/Verification/tb_proj/proj_p3.tmp/IPU_v2_10_project e:/ECE532/WorkSpace/IPU_proj/Packaged/0327-0230/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.1/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/ECE532/WorkSpace/IPU_proj/Packaged/0327-0230'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
ipx::edit_ip_in_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 1539.250 ; gain = 46.465
update_compile_order -fileset sources_1
ipx::merge_project_changes hdl_parameters [ipx::current_core]
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'e:/ECE532/WorkSpace/IPU_proj/Packaged/0327-0230/sim/blk_mem_gen_0/blk_mem_gen_0.xci'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'e:/ECE532/WorkSpace/IPU_proj/Packaged/0327-0230/sim/axi_m_mem.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'e:/ECE532/WorkSpace/IPU_proj/Packaged/0327-0230/sim/rgb444_diff.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'e:/ECE532/WorkSpace/IPU_proj/Packaged/0327-0230/sim/IPU_top.v'.
WARNING: [IP_Flow 19-5226] Project source file 'e:/ECE532/WorkSpace/IPU_proj/Packaged/0327-0230/component.xml' ignored by IP packager.
INFO: [IP_Flow 19-3164] Bus Interface 'M00_AXI': References existing address space 'M00_AXI'.
INFO: [IP_Flow 19-3166] Bus Interface 'S00_AXI': References existing memory map 'S00_AXI'.
set_property core_revision 3 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path e:/ECE532/WorkSpace/IPU_proj/Packaged/0327-0230
INFO: [IP_Flow 19-725] Reloaded user IP repository 'e:/ECE532/WorkSpace/IPU_proj/Packaged/0327-0230'
open_bd_design {E:/ECE532/WorkSpace/IPU_proj/Verification/tb_proj/proj_p3.srcs/sources_1/bd/design_1/design_1.bd}
upgrade_ip -vlnv xilinx.com:user:IPU:2.10 [get_ips  design_1_IPU_0_0] -log ip_upgrade.log
Upgrading 'E:/ECE532/WorkSpace/IPU_proj/Verification/tb_proj/proj_p3.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3422] Upgraded design_1_IPU_0_0 (IPU_v2_10 2.10) from revision 2 to revision 3
Wrote  : <E:/ECE532/WorkSpace/IPU_proj/Verification/tb_proj/proj_p3.srcs/sources_1/bd/design_1/design_1.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'E:/ECE532/WorkSpace/IPU_proj/Verification/tb_proj/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_IPU_0_0] -no_script -sync -force -quiet
report_ip_status -name ip_status 
validate_bd_design
WARNING: [BD 41-721] Attempt to set value '0' on disabled parameter 'ID_WIDTH' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value 'NO' on disabled parameter 'SUPPORTS_NARROW_BURST' of cell '/axi_bram_ctrl_0' is ignored
save_bd_design
Wrote  : <E:/ECE532/WorkSpace/IPU_proj/Verification/tb_proj/proj_p3.srcs/sources_1/bd/design_1/design_1.bd> 
close_sim
INFO: [Simtcl 6-16] Simulation closed
generate_target Simulation [get_files E:/ECE532/WorkSpace/IPU_proj/Verification/tb_proj/proj_p3.srcs/sources_1/bd/design_1/design_1.bd]
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(12) - Only lower order bits will be connected.
VHDL Output written to : E:/ECE532/WorkSpace/IPU_proj/Verification/tb_proj/proj_p3.srcs/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(12) - Only lower order bits will be connected.
VHDL Output written to : E:/ECE532/WorkSpace/IPU_proj/Verification/tb_proj/proj_p3.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : E:/ECE532/WorkSpace/IPU_proj/Verification/tb_proj/proj_p3.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_vip_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_1/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block IPU_0 .
Exporting to file E:/ECE532/WorkSpace/IPU_proj/Verification/tb_proj/proj_p3.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file E:/ECE532/WorkSpace/IPU_proj/Verification/tb_proj/proj_p3.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File E:/ECE532/WorkSpace/IPU_proj/Verification/tb_proj/proj_p3.srcs/sources_1/bd/design_1/synth/design_1.hwdef
export_ip_user_files -of_objects [get_files E:/ECE532/WorkSpace/IPU_proj/Verification/tb_proj/proj_p3.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files E:/ECE532/WorkSpace/IPU_proj/Verification/tb_proj/proj_p3.srcs/sources_1/bd/design_1/design_1.bd] -directory E:/ECE532/WorkSpace/IPU_proj/Verification/tb_proj/proj_p3.ip_user_files/sim_scripts -ip_user_files_dir E:/ECE532/WorkSpace/IPU_proj/Verification/tb_proj/proj_p3.ip_user_files -ipstatic_source_dir E:/ECE532/WorkSpace/IPU_proj/Verification/tb_proj/proj_p3.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/ECE532/WorkSpace/IPU_proj/Verification/tb_proj/proj_p3.cache/compile_simlib/modelsim} {questa=E:/ECE532/WorkSpace/IPU_proj/Verification/tb_proj/proj_p3.cache/compile_simlib/questa} {riviera=E:/ECE532/WorkSpace/IPU_proj/Verification/tb_proj/proj_p3.cache/compile_simlib/riviera} {activehdl=E:/ECE532/WorkSpace/IPU_proj/Verification/tb_proj/proj_p3.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/ECE532/WorkSpace/IPU_proj/Verification/tb_proj/proj_p3.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'E:/ECE532/WorkSpace/IPU_proj/Verification/tb_proj/proj_p3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'part3_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/ECE532/WorkSpace/IPU_proj/Verification/tb_proj/proj_p3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_2 -L axi_vip_v1_1_2 -L xil_defaultlib -L xilinx_vip -prj part3_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ECE532/WorkSpace/IPU_proj/Verification/tb_proj/proj_p3.ip_user_files/bd/design_1/ip/design_1_blk_mem_gen_0_0/sim/design_1_blk_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_blk_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ECE532/WorkSpace/IPU_proj/Verification/tb_proj/proj_p3.ip_user_files/bd/design_1/ip/design_1_xbar_1/sim/design_1_xbar_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xbar_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ECE532/WorkSpace/IPU_proj/Verification/tb_proj/proj_p3.ip_user_files/bd/design_1/ip/design_1_xbar_0/sim/design_1_xbar_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xbar_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ECE532/WorkSpace/IPU_proj/Verification/tb_proj/proj_p3.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-311] analyzing module design_1_axi_interconnect_0_0
INFO: [VRFC 10-311] analyzing module design_1_axi_interconnect_1_0
INFO: [VRFC 10-311] analyzing module m00_couplers_imp_1CA5Z32
INFO: [VRFC 10-311] analyzing module m00_couplers_imp_1FDLJBY
INFO: [VRFC 10-311] analyzing module m01_couplers_imp_I4GRPB
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_HS4N6K
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_O7FAN0
INFO: [VRFC 10-311] analyzing module s01_couplers_imp_1CMTC59
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ECE532/WorkSpace/IPU_proj/Verification/tb_proj/proj_p3.ip_user_files/bd/design_1/ip/design_1_IPU_0_0/sim/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ECE532/WorkSpace/IPU_proj/Verification/tb_proj/proj_p3.ip_user_files/bd/design_1/ipshared/0157/sim/axi_m_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_m_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ECE532/WorkSpace/IPU_proj/Verification/tb_proj/proj_p3.ip_user_files/bd/design_1/ipshared/0157/sim/rgb444_diff.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rgb444_diff
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ECE532/WorkSpace/IPU_proj/Verification/tb_proj/proj_p3.ip_user_files/bd/design_1/ipshared/0157/sim/IPU_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IPU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ECE532/WorkSpace/IPU_proj/Verification/tb_proj/proj_p3.ip_user_files/bd/design_1/ipshared/0157/src/IPU_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IPU
WARNING: [VRFC 10-2845] overwriting previous definition of module IPU [E:/ECE532/WorkSpace/IPU_proj/Verification/tb_proj/proj_p3.ip_user_files/bd/design_1/ipshared/0157/src/IPU_top.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ECE532/WorkSpace/IPU_proj/Verification/tb_proj/proj_p3.ip_user_files/bd/design_1/ip/design_1_IPU_0_0/sim/design_1_IPU_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_IPU_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ECE532/WorkSpace/IPU_proj/Verification/tb_proj/proj_p3.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
"xvhdl --incr --relax -prj part3_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/ECE532/WorkSpace/IPU_proj/Verification/tb_proj/proj_p3.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 9e670d851153486a986cc967ad313073 --incr --debug typical --relax --mt 2 -L axi_infrastructure_v1_1_0 -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_2 -L xil_defaultlib -L axi_vip_v1_1_2 -L blk_mem_gen_v8_4_1 -L blk_mem_gen_v8_3_6 -L axi_bram_ctrl_v4_0_14 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_12 -L generic_baseblocks_v2_1_0 -L axi_register_slice_v2_1_16 -L fifo_generator_v13_2_2 -L axi_data_fifo_v2_1_15 -L axi_crossbar_v2_1_17 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot part3_tb_behav xil_defaultlib.part3_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 6 for port m_axi_arprot [E:/ECE532/WorkSpace/IPU_proj/Verification/tb_proj/proj_p3.ip_user_files/bd/design_1/sim/design_1.v:803]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 6 for port m_axi_awprot [E:/ECE532/WorkSpace/IPU_proj/Verification/tb_proj/proj_p3.ip_user_files/bd/design_1/sim/design_1.v:807]
Completed static elaboration
WARNING: [XSIM 43-4127] File "/wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4764 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4767 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4773 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4776 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4782 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4785 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4791 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4794 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4800 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4803 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4809 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4812 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4818 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4821 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4827 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4830 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4836 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4839 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4845 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4850 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4856 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4859 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4865 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4868 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4876 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4881 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4887 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4892 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4898 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4903 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4909 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4914 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4920 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4925 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4932 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4937 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4943 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4948 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4954 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4959 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4965 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4970 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4976 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4981 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4987 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4992 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4998 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5003 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5009 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5014 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5020 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5025 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5031 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5036 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5042 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5047 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5053 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5058 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5064 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5069 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5075 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5080 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5086 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5091 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5097 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5102 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5108 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5113 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5119 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5124 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5130 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5135 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5141 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5146 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5152 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5157 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5163 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5168 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package xpm.vcomponents
Compiling package axi_bram_ctrl_v4_0_14.axi_bram_ctrl_funcs
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.axi_m_mem
Compiling module xil_defaultlib.rgb444_diff
Compiling module xil_defaultlib.IPU
Compiling module xil_defaultlib.design_1_IPU_0_0
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_14.axi_lite [\axi_lite(c_s_axi_addr_width=12,...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_14.axi_bram_ctrl_top [\axi_bram_ctrl_top(c_bram_addr_w...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_14.axi_bram_ctrl [\axi_bram_ctrl(c_memory_depth=10...]
Compiling architecture design_1_axi_bram_ctrl_0_0_arch of entity xil_defaultlib.design_1_axi_bram_ctrl_0_0 [design_1_axi_bram_ctrl_0_0_defau...]
Compiling module xil_defaultlib.m00_couplers_imp_1CA5Z32
Compiling module xil_defaultlib.m01_couplers_imp_I4GRPB
Compiling module xil_defaultlib.s00_couplers_imp_O7FAN0
Compiling module axi_crossbar_v2_1_17.axi_crossbar_v2_1_17_addr_arbite...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_carry_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module axi_crossbar_v2_1_17.axi_crossbar_v2_1_17_addr_decode...
Compiling module axi_crossbar_v2_1_17.axi_crossbar_v2_1_17_splitter(C_...
Compiling module axi_crossbar_v2_1_17.axi_crossbar_v2_1_17_splitter
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_register_slice_v2_1_16.axi_register_slice_v2_1_16_axic_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_17.axi_crossbar_v2_1_17_decerr_slav...
Compiling module axi_crossbar_v2_1_17.axi_crossbar_v2_1_17_crossbar_sa...
Compiling module axi_crossbar_v2_1_17.axi_crossbar_v2_1_17_axi_crossba...
Compiling module xil_defaultlib.design_1_xbar_0
Compiling module xil_defaultlib.design_1_axi_interconnect_0_0
Compiling module xil_defaultlib.m00_couplers_imp_1FDLJBY
Compiling module xil_defaultlib.s00_couplers_imp_HS4N6K
Compiling module xil_defaultlib.s01_couplers_imp_1CMTC59
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_17.axi_crossbar_v2_1_17_addr_arbite...
Compiling module axi_crossbar_v2_1_17.axi_crossbar_v2_1_17_addr_decode...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_17.axi_crossbar_v2_1_17_crossbar_sa...
Compiling module axi_crossbar_v2_1_17.axi_crossbar_v2_1_17_axi_crossba...
Compiling module xil_defaultlib.design_1_xbar_1
Compiling module xil_defaultlib.design_1_axi_interconnect_1_0
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_PROTOCOL=2,C_AX...
Compiling module smartconnect_v1_0.sc_util_v1_0_2_onehot_to_binary(...
Compiling module smartconnect_v1_0.sc_util_v1_0_2_srl_rtl(C_A_WIDTH...
Compiling module smartconnect_v1_0.sc_util_v1_0_2_axic_reg_srl_fifo...
Compiling module axi_protocol_checker_v2_0_2.axi_protocol_checker_v2_0_2_thre...
Compiling module axi_protocol_checker_v2_0_2.axi_protocol_checker_v2_0_2_syn_...
Compiling module axi_protocol_checker_v2_0_2.axi_protocol_checker_v2_0_2_axi4...
Compiling module axi_protocol_checker_v2_0_2.axi_protocol_checker_v2_0_2_axi4...
Compiling module axi_protocol_checker_v2_0_2.axi_protocol_checker_v2_0_2_syn_...
Compiling module axi_protocol_checker_v2_0_2.axi_protocol_checker_v2_0_2_syn_...
Compiling module axi_protocol_checker_v2_0_2.axi_protocol_checker_v2_0_2_core...
Compiling module axi_protocol_checker_v2_0_2.axi_protocol_checker_v2_0_2_repo...
Compiling module axi_protocol_checker_v2_0_2.axi_protocol_checker_v2_0_2_top(...
Compiling module axi_vip_v1_1_2.axi_vip_v1_1_2_top(C_AXI_PROTOCO...
Compiling module xil_defaultlib.design_1_axi_vip_1_0
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.design_1_blk_mem_gen_0_0
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdre_v of entity unisim.FDRE [\FDRE(init='1')\]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_vector_width=2,c_mtb...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(init="1111111111111111")(...]
Compiling architecture imp of entity proc_sys_reset_v5_0_12.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_12.upcnt_n [\upcnt_n(c_size=6)\]
Compiling architecture imp of entity proc_sys_reset_v5_0_12.sequence_psr [sequence_psr_default]
Compiling architecture imp of entity proc_sys_reset_v5_0_12.proc_sys_reset [\proc_sys_reset(c_family="artix7...]
Compiling architecture design_1_proc_sys_reset_0_0_arch of entity xil_defaultlib.design_1_proc_sys_reset_0_0 [design_1_proc_sys_reset_0_0_defa...]
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.axi_lite_stimulus_1
Compiling module xil_defaultlib.part3_tb
Compiling module xil_defaultlib.glbl
Compiling package xilinx_vip.axi_vip_pkg
Compiling package xilinx_vip.xil_common_vip_pkg
Compiling package std.std
Compiling package smartconnect_v1_0.sc_util_v1_0_2_pkg
Built simulation snapshot part3_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 1562.895 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/ECE532/WorkSpace/IPU_proj/Verification/tb_proj/proj_p3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "part3_tb_behav -key {Behavioral:sim_1:Functional:part3_tb} -tclbatch {part3_tb.tcl} -view {E:/ECE532/WorkSpace/IPU_proj/Verification/tb_proj/part3_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
open_wave_config E:/ECE532/WorkSpace/IPU_proj/Verification/tb_proj/part3_tb_behav.wcfg
source part3_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module part3_tb.DUT.design_1_i.IPU_0.inst.bram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
XilinxAXIVIP: Found at Path: part3_tb.DUT.design_1_i.axi_vip_1.inst
Block Memory Generator module part3_tb.DUT.design_1_i.blk_mem_gen_0.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
IPU CORE Name: 0x4950552a
INFO: [USF-XSim-96] XSim completed. Design snapshot 'part3_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:18 . Memory (MB): peak = 1567.457 ; gain = 4.578
run 500 ns
run 500 ns
IPU FRAME_SIZE: 0xaaaa0201
IPU FRAME_SIZE: 0x00020004
run 500 ns
IPU OP STATUS: 0x00000004
run 500 ns
run 500 ns
run 500 ns
IPU OP STATUS: 0x00000001
IPU OP STATUS: 0x00000001
REF IMG 0 + 1: 0x04030201
run 500 ns
REF IMG 2 + 3: 0x08070605
REF IMG 4 + 5: 0x0c0b0a09
REF IMG 6 + 7: 0x100f0e0d
run 500 ns
run 500 ns
run 500 ns
IPU OP STATUS: 0x00000009
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
IPU OP STATUS: 0x00000009
run 500 ns
IPU OP STATUS: 0x00000003
PRCD IMG: 0x0000007a
run 500 ns
BLOBS ROW 0 ADDR: 0x00029000
BLOBS ROW 0 NUM: 0x00000002
BLOBS ROW 1 ADDR: 0x00029008
BLOBS ROW 1 NUM: 0x00000001
BLOBS 0: 0x00010001
BLOBS 1: 0x00030003
run 500 ns
BLOBS 2: 0x00020000
BLOBS 3: 0x00000000
save_wave_config {E:/ECE532/WorkSpace/IPU_proj/Verification/tb_proj/part3_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed Mar 27 03:05:51 2019...
