# Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, the Altera Quartus Prime License Agreement,
# the Altera MegaCore Function License Agreement, or other 
# applicable license agreement, including, without limitation, 
# that your use is for the sole purpose of programming logic 
# devices manufactured by Altera and sold by Altera or its 
# authorized distributors.  Please refer to the applicable 
# agreement for further details.

# Quartus Prime Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition
# File: G:\project\ft232_fast\ft232_fast.csv
# Generated on: Thu Apr 14 00:22:14 2016

# Note: The column header names should not be changed if you wish to import this .csv file into the Quartus Prime software.

To,Direction,Location,I/O Bank,VREF Group,Fitter Location,I/O Standard,Reserved,Current Strength,Slew Rate,Differential Pair,Transceiver Analog Settings Protocol,VCCR_GXB/VCCT_GXB Voltage,Transceiver I/O Pin Termination,Transceiver Dedicated Refclk Pin Termination,Transmitter Common Mode Driver Voltage,Transmitter Slew Rate Control,Transmitter Differential Output Voltage,Receiver Buffer Common Mode Voltage,Strict Preservation
clk,Input,PIN_M9,3B,B3B_N0,PIN_M9,2.5 V,,,,,,,,,,,,,
clock,Input,PIN_AA12,3B,B3B_N0,PIN_AA12,3.3-V LVCMOS,,,,,,,,,,,,,
data[7],Bidir,PIN_AB8,3B,B3B_N0,PIN_AB8,3.3-V LVCMOS,,,,,,,,,,,,,
data[6],Bidir,PIN_AB5,3B,B3B_N0,PIN_AB5,3.3-V LVCMOS,,,,,,,,,,,,,
data[5],Bidir,PIN_AB6,3B,B3B_N0,PIN_AB6,3.3-V LVCMOS,,,,,,,,,,,,,
data[4],Bidir,PIN_AB7,3B,B3B_N0,PIN_AB7,3.3-V LVCMOS,,,,,,,,,,,,,
data[3],Bidir,PIN_AA7,3B,B3B_N0,PIN_AA7,3.3-V LVCMOS,,,,,,,,,,,,,
data[2],Bidir,PIN_U8,3A,B3A_N0,PIN_U8,3.3-V LVCMOS,,,,,,,,,,,,,
data[1],Bidir,PIN_U7,3A,B3A_N0,PIN_U7,3.3-V LVCMOS,,,,,,,,,,,,,
data[0],Bidir,PIN_V6,3A,B3A_N0,PIN_U6,3.3-V LVCMOS,,,,,,,,,,,,,
oe_n,Output,PIN_M21,5B,B5B_N0,PIN_M21,3.3-V LVCMOS,,,,,,,,,,,,,
pll_lock,Output,PIN_N1,2A,B2A_N0,PIN_N1,3.3-V LVTTL,,,,,,,,,,,,,
rd_n,Output,PIN_K21,5B,B5B_N0,PIN_K21,3.3-V LVCMOS,,,,,,,,,,,,,
rst_n,Input,PIN_J18,7A,B7A_N0,PIN_J18,1.5 V,,,,,,,,,,,,,
rxf_n,Input,PIN_T20,5A,B5A_N0,PIN_T20,3.3-V LVCMOS,,,,,,,,,,,,,
txe_n,Input,PIN_T19,5A,B5A_N0,PIN_T19,3.3-V LVCMOS,,,,,,,,,,,,,
wr_n,Output,PIN_K22,5B,B5B_N0,PIN_K22,3.3-V LVCMOS,,,,,,,,,,,,,
