#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x139804240 .scope module, "enhanced_cpu_system" "enhanced_cpu_system" 2 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "system_clock";
    .port_info 1 /INPUT 1 "system_reset";
    .port_info 2 /INPUT 8 "uart_receive_data";
    .port_info 3 /OUTPUT 8 "uart_transmit_data";
    .port_info 4 /OUTPUT 1 "uart_transmit_valid";
    .port_info 5 /INPUT 1 "uart_receive_valid";
    .port_info 6 /OUTPUT 32 "cpu_debug_information";
    .port_info 7 /OUTPUT 16 "cpu_debug_address";
    .port_info 8 /OUTPUT 1 "cpu_debug_enable";
    .port_info 9 /INOUT 16 "memory_external_interface";
v0x1398180c0_0 .net "cpu_debug_address", 15 0, L_0x1398198f0;  1 drivers
v0x139818190_0 .net "cpu_debug_enable", 0 0, L_0x1398199d0;  1 drivers
v0x139818220_0 .net "cpu_debug_information", 31 0, L_0x139819880;  1 drivers
v0x1398182d0_0 .net "memory_external_interface", 15 0, L_0x139819ae0;  1 drivers
o0x130008070 .functor BUFZ 1, C4<z>; HiZ drive
v0x139818380_0 .net "system_clock", 0 0, o0x130008070;  0 drivers
o0x1300082e0 .functor BUFZ 1, C4<z>; HiZ drive
v0x1398184d0_0 .net "system_reset", 0 0, o0x1300082e0;  0 drivers
o0x130008c40 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x1398185e0_0 .net "uart_receive_data", 7 0, o0x130008c40;  0 drivers
o0x130008c70 .functor BUFZ 1, C4<z>; HiZ drive
v0x139818670_0 .net "uart_receive_valid", 0 0, o0x130008c70;  0 drivers
v0x139818700_0 .net "uart_transmit_data", 7 0, v0x139817cf0_0;  1 drivers
v0x139818810_0 .net "uart_transmit_valid", 0 0, v0x139817ee0_0;  1 drivers
v0x1398188a0_0 .net "w_cache_ctrl_cpu_data_out_to_cpu_core_data_in", 31 0, v0x139814e10_0;  1 drivers
v0x139818930_0 .net "w_cache_ctrl_cpu_ready_to_cpu_core_cache_ready", 0 0, v0x139814f60_0;  1 drivers
v0x139818a00_0 .net "w_cache_ctrl_mem_addr_out_to_main_memory_addr_in", 15 0, L_0x139819cb0;  1 drivers
v0x139818ad0_0 .net "w_cache_ctrl_mem_data_out_to_main_memory_data_in", 31 0, L_0x139819bc0;  1 drivers
v0x139818ba0_0 .net "w_cache_ctrl_mem_read_en_to_main_memory_read_enable", 0 0, L_0x139819e90;  1 drivers
v0x139818c70_0 .net "w_cache_ctrl_mem_write_en_to_main_memory_write_enable", 0 0, L_0x139819f00;  1 drivers
v0x139818d40_0 .net "w_cpu_core_addr_out_to_cache_ctrl_cpu_addr_in", 15 0, L_0x139819620;  1 drivers
v0x139818f10_0 .net "w_cpu_core_data_out_to_cache_ctrl_cpu_data_in", 31 0, L_0x1398195b0;  1 drivers
v0x139818fa0_0 .net "w_cpu_core_read_enable_to_cache_ctrl_cpu_read_en", 0 0, v0x1398162c0_0;  1 drivers
v0x139819030_0 .net "w_cpu_core_uart_tx_data_to_uart_if_tx_data_in", 7 0, L_0x1398196c0;  1 drivers
v0x1398190c0_0 .net "w_cpu_core_uart_tx_valid_to_uart_if_tx_valid_in", 0 0, L_0x139819760;  1 drivers
v0x139819190_0 .net "w_cpu_core_write_enable_to_cache_ctrl_cpu_write_en", 0 0, v0x139816660_0;  1 drivers
v0x139819260_0 .net "w_main_memory_data_out_to_cache_ctrl_mem_data_in", 31 0, v0x139816e90_0;  1 drivers
v0x139819330_0 .net "w_main_memory_ready_to_cache_ctrl_mem_ready", 0 0, v0x139817140_0;  1 drivers
v0x139819400_0 .net "w_uart_if_rx_data_out_to_cpu_core_uart_rx_data", 7 0, v0x139817a70_0;  1 drivers
v0x139819490_0 .net "w_uart_if_rx_valid_out_to_cpu_core_uart_rx_valid", 0 0, v0x139817ba0_0;  1 drivers
S_0x1398044f0 .scope module, "cache_ctrl" "cache" 2 94, 3 1 0, S_0x139804240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "cpu_data_in";
    .port_info 3 /INPUT 16 "cpu_addr_in";
    .port_info 4 /INPUT 1 "cpu_read_en";
    .port_info 5 /INPUT 1 "cpu_write_en";
    .port_info 6 /OUTPUT 32 "cpu_data_out";
    .port_info 7 /OUTPUT 1 "cpu_ready";
    .port_info 8 /OUTPUT 32 "mem_data_out";
    .port_info 9 /OUTPUT 16 "mem_addr_out";
    .port_info 10 /OUTPUT 1 "mem_read_en";
    .port_info 11 /OUTPUT 1 "mem_write_en";
    .port_info 12 /INPUT 32 "mem_data_in";
    .port_info 13 /INPUT 1 "mem_ready";
P_0x1398046b0 .param/l "CACHE_SIZE" 0 3 19, +C4<00000000000000000000010000000000>;
P_0x1398046f0 .param/l "LINE_SIZE" 0 3 20, +C4<00000000000000000000000001000000>;
L_0x139819bc0 .functor BUFZ 32, L_0x1398195b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x139819cb0 .functor BUFZ 16, L_0x139819620, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x139819e20 .functor NOT 1, v0x139814ba0_0, C4<0>, C4<0>, C4<0>;
L_0x139819e90 .functor AND 1, v0x1398162c0_0, L_0x139819e20, C4<1>, C4<1>;
L_0x139819f00 .functor BUFZ 1, v0x139816660_0, C4<0>, C4<0>, C4<0>;
v0x139804a40_0 .net *"_ivl_4", 0 0, L_0x139819e20;  1 drivers
v0x139814b00 .array "cache_data", 1023 0, 31 0;
v0x139814ba0_0 .var "cache_hit", 0 0;
v0x139814c30_0 .net "clk", 0 0, o0x130008070;  alias, 0 drivers
v0x139814cc0_0 .net "cpu_addr_in", 15 0, L_0x139819620;  alias, 1 drivers
v0x139814d60_0 .net "cpu_data_in", 31 0, L_0x1398195b0;  alias, 1 drivers
v0x139814e10_0 .var "cpu_data_out", 31 0;
v0x139814ec0_0 .net "cpu_read_en", 0 0, v0x1398162c0_0;  alias, 1 drivers
v0x139814f60_0 .var "cpu_ready", 0 0;
v0x139815070_0 .net "cpu_write_en", 0 0, v0x139816660_0;  alias, 1 drivers
v0x139815100_0 .net "mem_addr_out", 15 0, L_0x139819cb0;  alias, 1 drivers
v0x1398151b0_0 .net "mem_data_in", 31 0, v0x139816e90_0;  alias, 1 drivers
v0x139815260_0 .net "mem_data_out", 31 0, L_0x139819bc0;  alias, 1 drivers
v0x139815310_0 .net "mem_read_en", 0 0, L_0x139819e90;  alias, 1 drivers
v0x1398153b0_0 .net "mem_ready", 0 0, v0x139817140_0;  alias, 1 drivers
v0x139815450_0 .net "mem_write_en", 0 0, L_0x139819f00;  alias, 1 drivers
v0x1398154f0_0 .net "reset", 0 0, o0x1300082e0;  alias, 0 drivers
E_0x1398049f0 .event posedge, v0x139814c30_0;
S_0x1398157a0 .scope module, "cpu_core" "cpu" 2 64, 4 1 0, S_0x139804240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "data_in";
    .port_info 3 /OUTPUT 32 "data_out";
    .port_info 4 /OUTPUT 16 "addr_out";
    .port_info 5 /OUTPUT 1 "read_enable";
    .port_info 6 /OUTPUT 1 "write_enable";
    .port_info 7 /INPUT 1 "cache_ready";
    .port_info 8 /OUTPUT 8 "uart_tx_data";
    .port_info 9 /OUTPUT 1 "uart_tx_valid";
    .port_info 10 /INPUT 8 "uart_rx_data";
    .port_info 11 /INPUT 1 "uart_rx_valid";
    .port_info 12 /OUTPUT 32 "debug_data";
    .port_info 13 /OUTPUT 16 "debug_addr";
    .port_info 14 /OUTPUT 1 "debug_valid";
P_0x139815910 .param/l "ADDR_WIDTH" 0 4 3, +C4<00000000000000000000000000010000>;
P_0x139815950 .param/l "DATA_WIDTH" 0 4 2, +C4<00000000000000000000000000100000>;
L_0x1398195b0 .functor BUFZ 32, v0x139816190_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x139819880 .functor BUFZ 32, v0x139816190_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x139815c00_0 .net "addr_out", 15 0, L_0x139819620;  alias, 1 drivers
v0x139815cd0_0 .net "cache_ready", 0 0, v0x139814f60_0;  alias, 1 drivers
v0x139815d80_0 .net "clk", 0 0, o0x130008070;  alias, 0 drivers
v0x139815e50_0 .net "data_in", 31 0, v0x139814e10_0;  alias, 1 drivers
v0x139815f00_0 .net "data_out", 31 0, L_0x1398195b0;  alias, 1 drivers
v0x139815fd0_0 .net "debug_addr", 15 0, L_0x1398198f0;  alias, 1 drivers
v0x139816060_0 .net "debug_data", 31 0, L_0x139819880;  alias, 1 drivers
v0x1398160f0_0 .net "debug_valid", 0 0, L_0x1398199d0;  alias, 1 drivers
v0x139816190_0 .var "internal_reg", 31 0;
v0x1398162c0_0 .var "read_enable", 0 0;
v0x139816370_0 .net "reset", 0 0, o0x1300082e0;  alias, 0 drivers
v0x139816400_0 .net "uart_rx_data", 7 0, v0x139817a70_0;  alias, 1 drivers
v0x139816490_0 .net "uart_rx_valid", 0 0, v0x139817ba0_0;  alias, 1 drivers
v0x139816520_0 .net "uart_tx_data", 7 0, L_0x1398196c0;  alias, 1 drivers
v0x1398165c0_0 .net "uart_tx_valid", 0 0, L_0x139819760;  alias, 1 drivers
v0x139816660_0 .var "write_enable", 0 0;
E_0x139815bc0 .event posedge, v0x1398154f0_0, v0x139814c30_0;
L_0x139819620 .part v0x139816190_0, 0, 16;
L_0x1398196c0 .part v0x139816190_0, 0, 8;
L_0x139819760 .reduce/or v0x139816190_0;
L_0x1398198f0 .part v0x139816190_0, 0, 16;
L_0x1398199d0 .reduce/or v0x139816190_0;
S_0x139816870 .scope module, "main_memory" "memory" 2 82, 5 1 0, S_0x139804240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "data_in";
    .port_info 3 /INPUT 16 "addr_in";
    .port_info 4 /INPUT 1 "read_enable";
    .port_info 5 /INPUT 1 "write_enable";
    .port_info 6 /OUTPUT 32 "data_out";
    .port_info 7 /OUTPUT 1 "ready";
    .port_info 8 /INOUT 16 "external_bus";
P_0x139815990 .param/l "MEM_SIZE" 0 5 15, +C4<00000000000000010000000000000000>;
o0x130008a00 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x139816c20_0 name=_ivl_0
v0x139816cd0_0 .net "addr_in", 15 0, L_0x139819cb0;  alias, 1 drivers
v0x139816d70_0 .net "clk", 0 0, o0x130008070;  alias, 0 drivers
v0x139816e00_0 .net "data_in", 31 0, L_0x139819bc0;  alias, 1 drivers
v0x139816e90_0 .var "data_out", 31 0;
v0x139816f60_0 .net "external_bus", 15 0, L_0x139819ae0;  alias, 1 drivers
v0x139816ff0 .array "mem_array", 65535 0, 31 0;
v0x139817090_0 .net "read_enable", 0 0, L_0x139819e90;  alias, 1 drivers
v0x139817140_0 .var "ready", 0 0;
v0x139817270_0 .net "reset", 0 0, o0x1300082e0;  alias, 0 drivers
v0x139817300_0 .net "write_enable", 0 0, L_0x139819f00;  alias, 1 drivers
L_0x139819ae0 .functor MUXZ 16, o0x130008a00, L_0x139819cb0, L_0x139819f00, C4<>;
S_0x139817440 .scope module, "uart_if" "uart" 2 111, 6 1 0, S_0x139804240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 8 "tx_data_in";
    .port_info 3 /INPUT 1 "tx_valid_in";
    .port_info 4 /OUTPUT 8 "tx_data";
    .port_info 5 /OUTPUT 1 "tx_valid";
    .port_info 6 /INPUT 8 "rx_data";
    .port_info 7 /INPUT 1 "rx_valid";
    .port_info 8 /OUTPUT 8 "rx_data_out";
    .port_info 9 /OUTPUT 1 "rx_valid_out";
P_0x1398175b0 .param/l "BAUD_RATE" 0 6 15, +C4<00000000000000011100001000000000>;
v0x139817810_0 .net "clk", 0 0, o0x130008070;  alias, 0 drivers
v0x1398178b0_0 .net "reset", 0 0, o0x1300082e0;  alias, 0 drivers
v0x139817950_0 .var "rx_buffer", 7 0;
v0x1398179e0_0 .net "rx_data", 7 0, o0x130008c40;  alias, 0 drivers
v0x139817a70_0 .var "rx_data_out", 7 0;
v0x139817b10_0 .net "rx_valid", 0 0, o0x130008c70;  alias, 0 drivers
v0x139817ba0_0 .var "rx_valid_out", 0 0;
v0x139817c50_0 .var "tx_buffer", 7 0;
v0x139817cf0_0 .var "tx_data", 7 0;
v0x139817e20_0 .net "tx_data_in", 7 0, L_0x1398196c0;  alias, 1 drivers
v0x139817ee0_0 .var "tx_valid", 0 0;
v0x139817f70_0 .net "tx_valid_in", 0 0, L_0x139819760;  alias, 1 drivers
    .scope S_0x1398157a0;
T_0 ;
    %wait E_0x139815bc0;
    %load/vec4 v0x139816370_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x139816190_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1398162c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x139816660_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x139815cd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x139815e50_0;
    %assign/vec4 v0x139816190_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1398162c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x139816660_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1398162c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x139816660_0, 0;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x139816870;
T_1 ;
    %wait E_0x1398049f0;
    %load/vec4 v0x139817270_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x139816e90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x139817140_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x139817300_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x139816e00_0;
    %load/vec4 v0x139816cd0_0;
    %pad/u 18;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x139816ff0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x139817140_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0x139817090_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0x139816cd0_0;
    %pad/u 18;
    %ix/vec4 4;
    %load/vec4a v0x139816ff0, 4;
    %assign/vec4 v0x139816e90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x139817140_0, 0;
    %jmp T_1.5;
T_1.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x139817140_0, 0;
T_1.5 ;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x1398044f0;
T_2 ;
    %wait E_0x1398049f0;
    %load/vec4 v0x1398154f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x139814e10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x139814f60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x139814ba0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x139814ec0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x139814cc0_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0x139814b00, 4;
    %assign/vec4 v0x139814e10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x139814f60_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0x139815070_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %load/vec4 v0x139814d60_0;
    %load/vec4 v0x139814cc0_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x139814b00, 0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x139814f60_0, 0;
    %jmp T_2.5;
T_2.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x139814f60_0, 0;
T_2.5 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x139817440;
T_3 ;
    %wait E_0x1398049f0;
    %load/vec4 v0x1398178b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x139817cf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x139817ee0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x139817a70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x139817ba0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x139817c50_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x139817950_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x139817f70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x139817e20_0;
    %assign/vec4 v0x139817c50_0, 0;
    %load/vec4 v0x139817e20_0;
    %assign/vec4 v0x139817cf0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x139817ee0_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x139817ee0_0, 0;
T_3.3 ;
    %load/vec4 v0x139817b10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v0x1398179e0_0;
    %assign/vec4 v0x139817950_0, 0;
    %load/vec4 v0x1398179e0_0;
    %assign/vec4 v0x139817a70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x139817ba0_0, 0;
    %jmp T_3.5;
T_3.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x139817ba0_0, 0;
T_3.5 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "enhanced_cpu_system_top.v";
    "cache.v";
    "cpu.v";
    "memory.v";
    "uart.v";
