<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>RCE-GEN3-FW-LIB: base/fifo/rtl/FifoOutputPipeline.vhd Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">RCE-GEN3-FW-LIB
   &#160;<span id="projectnumber">1.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('FifoOutputPipeline_8vhd_source.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">FifoOutputPipeline.vhd</div>  </div>
</div><!--header-->
<div class="contents">
<a href="FifoOutputPipeline_8vhd.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="keyword">-------------------------------------------------------------------------------</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="keyword">-- File       : FifoOutputPipeline.vhd</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="keyword">-- Company    : SLAC National Accelerator Laboratory</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="keyword">-- Created    : 2014-05-05</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="keyword">-- Last update: 2016-09-06</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="keyword">-------------------------------------------------------------------------------</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="keyword">-- Description:   This module is used to sync a FWFT FIFO bus </span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="keyword">--                either as a pass through or with pipeline register stages.</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="keyword">-------------------------------------------------------------------------------</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="keyword">-- This file is part of &#39;SLAC Firmware Standard Library&#39;.</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="keyword">-- It is subject to the license terms in the LICENSE.txt file found in the </span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="keyword">-- top-level directory of this distribution and at: </span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="keyword">--    https://confluence.slac.stanford.edu/display/ppareg/LICENSE.html. </span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="keyword">-- No part of &#39;SLAC Firmware Standard Library&#39;, including this file, </span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="keyword">-- may be copied, modified, propagated, or distributed except according to </span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="keyword">-- the terms contained in the LICENSE.txt file.</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="keyword">-------------------------------------------------------------------------------</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;</div><div class="line"><a name="l00019"></a><span class="lineno"><a class="line" href="classFifoOutputPipeline.html#a0a6af6eef40212dbaf130d57ce711256">   19</a></span>&#160;<span class="vhdlkeyword">library </span><span class="keywordflow">ieee</span>;</div><div class="line"><a name="l00020"></a><span class="lineno"><a class="line" href="classFifoOutputPipeline.html#acd03516902501cd1c7296a98e22c6fcb">   20</a></span>&#160;<span class="vhdlkeyword">use </span><a class="code" href="classFifoMux.html#a0a6af6eef40212dbaf130d57ce711256">ieee</a>.std_logic_1164.<span class="keywordflow">all</span>;</div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;</div><div class="line"><a name="l00022"></a><span class="lineno"><a class="line" href="classFifoOutputPipeline.html#af2fe75efbe0a68c3fb806bb88b1a81ba">   22</a></span>&#160;<span class="vhdlkeyword">use </span>work.<a class="code" href="classStdRtlPkg.html">StdRtlPkg</a>.<span class="keywordflow">all</span>;</div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;</div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="keyword">--! @see entity </span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="keyword"> --! @ingroup base_fifo</span></div><div class="line"><a name="l00026"></a><span class="lineno"><a class="line" href="classFifoOutputPipeline.html">   26</a></span>&#160;<span class="keywordflow">entity </span><a class="code" href="classFifoOutputPipeline.html">FifoOutputPipeline</a> <span class="keywordflow">is</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;   <span class="keywordflow">generic</span> <span class="vhdlchar">(</span></div><div class="line"><a name="l00028"></a><span class="lineno"><a class="line" href="classFifoOutputPipeline.html#a67a837684e4f18c2d236ac1d053b419b">   28</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classFifoOutputPipeline.html#a67a837684e4f18c2d236ac1d053b419b">TPD_G</a></span>          <span class="vhdlchar">:</span> <span class="comment">time</span>                       <span class="vhdlchar">:=</span> <span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="vhdlchar">ns</span>;</div><div class="line"><a name="l00029"></a><span class="lineno"><a class="line" href="classFifoOutputPipeline.html#a8a9f56ec06b173cf46dc7160fd7c1f30">   29</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classFifoOutputPipeline.html#a8a9f56ec06b173cf46dc7160fd7c1f30">RST_POLARITY_G</a></span> <span class="vhdlchar">:</span> <span class="vhdlchar"><a class="code" href="classStdRtlPkg.html#a520db08c77a39b20e2cf83ef7e5d7a0a">sl</a></span>                         <span class="vhdlchar">:=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span>;<span class="keyword">  -- &#39;1&#39; for active high rst, &#39;0&#39; for active low</span></div><div class="line"><a name="l00030"></a><span class="lineno"><a class="line" href="classFifoOutputPipeline.html#a123a3d9a6e9648e763d21c0281ee7ecd">   30</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classFifoOutputPipeline.html#a123a3d9a6e9648e763d21c0281ee7ecd">RST_ASYNC_G</a></span>    <span class="vhdlchar">:</span> <span class="comment">boolean</span>                    <span class="vhdlchar">:=</span> <span class="vhdlchar">false</span>;</div><div class="line"><a name="l00031"></a><span class="lineno"><a class="line" href="classFifoOutputPipeline.html#a04b2b321f81f02681a52c6c7d92ff12e">   31</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classFifoOutputPipeline.html#a04b2b321f81f02681a52c6c7d92ff12e">DATA_WIDTH_G</a></span>   <span class="vhdlchar">:</span> <span class="comment">integer</span> <span class="keywordflow">range</span> <span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">to</span> <span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">2</span><span class="vhdlchar">*</span><span class="vhdlchar">*</span><span class="vhdllogic"></span><span class="vhdllogic">24</span><span class="vhdlchar">)</span> <span class="vhdlchar">:=</span> <span class="vhdllogic"></span><span class="vhdllogic">16</span>;</div><div class="line"><a name="l00032"></a><span class="lineno"><a class="line" href="classFifoOutputPipeline.html#a716ea08f0c8926dadc51439113a0fd3b">   32</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classFifoOutputPipeline.html#a716ea08f0c8926dadc51439113a0fd3b">PIPE_STAGES_G</a></span>  <span class="vhdlchar">:</span> <span class="comment">natural</span> <span class="keywordflow">range</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span> <span class="keywordflow">to</span> <span class="vhdllogic"></span><span class="vhdllogic">16</span>      <span class="vhdlchar">:=</span> <span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;   <span class="keywordflow">port</span> <span class="vhdlchar">(</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="keyword">      -- Slave Port</span></div><div class="line"><a name="l00035"></a><span class="lineno"><a class="line" href="classFifoOutputPipeline.html#a4e5f242fd14f3459607c3da096820a0f">   35</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classFifoOutputPipeline.html#a4e5f242fd14f3459607c3da096820a0f">sData</a></span>  <span class="vhdlchar">:</span> <span class="keywordflow">in</span>  <span class="vhdlchar"><a class="code" href="classStdRtlPkg.html#ac9bfc8d5c7862c8d34daeaedb44e1d8a">slv</a></span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classFifoOutputPipeline.html#a04b2b321f81f02681a52c6c7d92ff12e">DATA_WIDTH_G</a></span><span class="vhdlchar">-</span><span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00036"></a><span class="lineno"><a class="line" href="classFifoOutputPipeline.html#adbfde5da27dc15a6577e99a9607ab8b0">   36</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classFifoOutputPipeline.html#adbfde5da27dc15a6577e99a9607ab8b0">sValid</a></span> <span class="vhdlchar">:</span> <span class="keywordflow">in</span>  <span class="vhdlchar"><a class="code" href="classStdRtlPkg.html#a520db08c77a39b20e2cf83ef7e5d7a0a">sl</a></span>;</div><div class="line"><a name="l00037"></a><span class="lineno"><a class="line" href="classFifoOutputPipeline.html#af4a142605cb33c2b1ae85032d637e7f9">   37</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classFifoOutputPipeline.html#af4a142605cb33c2b1ae85032d637e7f9">sRdEn</a></span>  <span class="vhdlchar">:</span> <span class="keywordflow">out</span> <span class="vhdlchar"><a class="code" href="classStdRtlPkg.html#a520db08c77a39b20e2cf83ef7e5d7a0a">sl</a></span>;</div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="keyword">      -- Master Port</span></div><div class="line"><a name="l00039"></a><span class="lineno"><a class="line" href="classFifoOutputPipeline.html#a1af1ec6448f0f89061ca039d99e1cc61">   39</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classFifoOutputPipeline.html#a1af1ec6448f0f89061ca039d99e1cc61">mData</a></span>  <span class="vhdlchar">:</span> <span class="keywordflow">out</span> <span class="vhdlchar"><a class="code" href="classStdRtlPkg.html#ac9bfc8d5c7862c8d34daeaedb44e1d8a">slv</a></span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classFifoOutputPipeline.html#a04b2b321f81f02681a52c6c7d92ff12e">DATA_WIDTH_G</a></span><span class="vhdlchar">-</span><span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00040"></a><span class="lineno"><a class="line" href="classFifoOutputPipeline.html#ad260d358bc565c9d4c0ba882cbb901ab">   40</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classFifoOutputPipeline.html#ad260d358bc565c9d4c0ba882cbb901ab">mValid</a></span> <span class="vhdlchar">:</span> <span class="keywordflow">out</span> <span class="vhdlchar"><a class="code" href="classStdRtlPkg.html#a520db08c77a39b20e2cf83ef7e5d7a0a">sl</a></span>;</div><div class="line"><a name="l00041"></a><span class="lineno"><a class="line" href="classFifoOutputPipeline.html#a4dbaf097084ce22beaa8de7007a11b1c">   41</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classFifoOutputPipeline.html#a4dbaf097084ce22beaa8de7007a11b1c">mRdEn</a></span>  <span class="vhdlchar">:</span> <span class="keywordflow">in</span>  <span class="vhdlchar"><a class="code" href="classStdRtlPkg.html#a520db08c77a39b20e2cf83ef7e5d7a0a">sl</a></span>;</div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="keyword">      -- Clock and Reset</span></div><div class="line"><a name="l00043"></a><span class="lineno"><a class="line" href="classFifoOutputPipeline.html#a8562dfa3c7970041e8fb901d9c0e4ecf">   43</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classFifoOutputPipeline.html#a8562dfa3c7970041e8fb901d9c0e4ecf">clk</a></span>    <span class="vhdlchar">:</span> <span class="keywordflow">in</span>  <span class="vhdlchar"><a class="code" href="classStdRtlPkg.html#a520db08c77a39b20e2cf83ef7e5d7a0a">sl</a></span>;</div><div class="line"><a name="l00044"></a><span class="lineno"><a class="line" href="classFifoOutputPipeline.html#afd0039e5a6c54f38982fe7c8fc1c0b08">   44</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classFifoOutputPipeline.html#afd0039e5a6c54f38982fe7c8fc1c0b08">rst</a></span>    <span class="vhdlchar">:</span> <span class="keywordflow">in</span>  <span class="vhdlchar"><a class="code" href="classStdRtlPkg.html#a520db08c77a39b20e2cf83ef7e5d7a0a">sl</a></span> <span class="vhdlchar">:=</span> <span class="keywordflow">not</span> <span class="vhdlchar"><a class="code" href="classFifoOutputPipeline.html#a8a9f56ec06b173cf46dc7160fd7c1f30">RST_POLARITY_G</a></span><span class="vhdlchar">)</span>;<span class="keyword">              -- Optional reset</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="keywordflow">end</span> <span class="vhdlchar">FifoOutputPipeline</span>;</div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;</div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="keywordflow">architecture</span> rtl <span class="keywordflow">of</span> <a class="code" href="classFifoOutputPipeline.html">FifoOutputPipeline</a> is</div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;</div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;   <span class="keywordflow">constant</span> <span class="vhdlchar">PIPE_STAGES_C</span> <span class="vhdlchar">:</span> <span class="comment">natural</span> <span class="vhdlchar">:=</span> <span class="vhdlchar"><a class="code" href="classFifoOutputPipeline.html#a716ea08f0c8926dadc51439113a0fd3b">PIPE_STAGES_G</a></span><span class="vhdlchar">+</span><span class="vhdllogic"></span><span class="vhdllogic">1</span>;</div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;</div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;   <span class="keywordflow">type</span> <span class="vhdlchar">DataArray</span> <span class="keywordflow">is</span> <span class="keywordflow">array</span> <span class="vhdlchar">(</span><span class="comment">natural</span> <span class="keywordflow">range</span> <span class="vhdlchar">&lt;</span><span class="vhdlchar">&gt;</span><span class="vhdlchar">)</span> <span class="keywordflow">of</span> <span class="vhdlchar"><a class="code" href="classStdRtlPkg.html#ac9bfc8d5c7862c8d34daeaedb44e1d8a">slv</a></span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classFifoOutputPipeline.html#a04b2b321f81f02681a52c6c7d92ff12e">DATA_WIDTH_G</a></span><span class="vhdlchar">-</span><span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;</div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;   <span class="keywordflow">type</span> <span class="vhdlchar">RegType</span> <span class="keywordflow">is</span> <span class="keywordflow">record</span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;      <span class="vhdlchar"><a class="code" href="classFifoOutputPipeline.html#af4a142605cb33c2b1ae85032d637e7f9">sRdEn</a></span>  <span class="vhdlchar">:</span> <span class="vhdlchar"><a class="code" href="classStdRtlPkg.html#a520db08c77a39b20e2cf83ef7e5d7a0a">sl</a></span>;</div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;      <span class="vhdlchar"><a class="code" href="classFifoOutputPipeline.html#ad260d358bc565c9d4c0ba882cbb901ab">mValid</a></span> <span class="vhdlchar">:</span> <span class="vhdlchar"><a class="code" href="classStdRtlPkg.html#ac9bfc8d5c7862c8d34daeaedb44e1d8a">slv</a></span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">0</span> <span class="keywordflow">to</span> <span class="vhdlchar">PIPE_STAGES_C</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;      <span class="vhdlchar"><a class="code" href="classFifoOutputPipeline.html#a1af1ec6448f0f89061ca039d99e1cc61">mData</a></span>  <span class="vhdlchar">:</span> <span class="vhdlchar">DataArray</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">0</span> <span class="keywordflow">to</span> <span class="vhdlchar">PIPE_STAGES_C</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;   <span class="keywordflow">end</span> <span class="keywordflow">record</span> <span class="vhdlchar">RegType</span>;</div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;   </div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;   <span class="keywordflow">constant</span> <span class="vhdlchar">REG_INIT_C</span> <span class="vhdlchar">:</span> <span class="vhdlchar">RegType</span> <span class="vhdlchar">:=</span> <span class="vhdlchar">(</span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;      <span class="vhdlchar"><a class="code" href="classFifoOutputPipeline.html#af4a142605cb33c2b1ae85032d637e7f9">sRdEn</a></span>  <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">,</span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;      <span class="vhdlchar"><a class="code" href="classFifoOutputPipeline.html#ad260d358bc565c9d4c0ba882cbb901ab">mValid</a></span> <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span> <span class="vhdlchar">(</span><span class="keywordflow">others</span> <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span><span class="vhdlchar">,</span></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;      <span class="vhdlchar"><a class="code" href="classFifoOutputPipeline.html#a1af1ec6448f0f89061ca039d99e1cc61">mData</a></span>  <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span> <span class="vhdlchar">(</span><span class="keywordflow">others</span> <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span> <span class="vhdlchar">(</span><span class="keywordflow">others</span> <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span><span class="vhdlchar">)</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;</div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;   <span class="keywordflow">signal</span> <span class="vhdlchar">r</span>   <span class="vhdlchar">:</span> <span class="vhdlchar">RegType</span> <span class="vhdlchar">:=</span> <span class="vhdlchar">REG_INIT_C</span>;</div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;   <span class="keywordflow">signal</span> <span class="vhdlchar">rin</span> <span class="vhdlchar">:</span> <span class="vhdlchar">RegType</span>;</div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;</div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="vhdlkeyword">begin</span></div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;</div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;   <span class="vhdlchar">ZERO_LATENCY</span> <span class="vhdlchar">:</span> <span class="keywordflow">if</span> <span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classFifoOutputPipeline.html#a716ea08f0c8926dadc51439113a0fd3b">PIPE_STAGES_G</a></span> <span class="vhdlchar">=</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span> <span class="keywordflow">generate</span></div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;</div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;      <span class="vhdlchar"><a class="code" href="classFifoOutputPipeline.html#a1af1ec6448f0f89061ca039d99e1cc61">mData</a></span>  <span class="vhdlchar">&lt;=</span> <span class="vhdlchar"><a class="code" href="classFifoOutputPipeline.html#a4e5f242fd14f3459607c3da096820a0f">sData</a></span>;</div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;      <span class="vhdlchar"><a class="code" href="classFifoOutputPipeline.html#ad260d358bc565c9d4c0ba882cbb901ab">mValid</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar"><a class="code" href="classFifoOutputPipeline.html#adbfde5da27dc15a6577e99a9607ab8b0">sValid</a></span>;</div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;      <span class="vhdlchar"><a class="code" href="classFifoOutputPipeline.html#af4a142605cb33c2b1ae85032d637e7f9">sRdEn</a></span>  <span class="vhdlchar">&lt;=</span> <span class="vhdlchar"><a class="code" href="classFifoOutputPipeline.html#a4dbaf097084ce22beaa8de7007a11b1c">mRdEn</a></span>;</div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;</div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;   <span class="keywordflow">end</span> <span class="keywordflow">generate</span>;</div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;</div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;   <span class="vhdlchar">PIPE_REG</span> <span class="vhdlchar">:</span> <span class="keywordflow">if</span> <span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classFifoOutputPipeline.html#a716ea08f0c8926dadc51439113a0fd3b">PIPE_STAGES_G</a></span> <span class="vhdlchar">&gt;</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span> <span class="keywordflow">generate</span></div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;      </div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;      comb : <span class="keywordflow">process</span> (<a class="code" href="classFifoOutputPipeline.html#a4dbaf097084ce22beaa8de7007a11b1c">mRdEn</a>, r, <a class="code" href="classFifoOutputPipeline.html#afd0039e5a6c54f38982fe7c8fc1c0b08">rst</a>, <a class="code" href="classFifoOutputPipeline.html#a4e5f242fd14f3459607c3da096820a0f">sData</a>, <a class="code" href="classFifoOutputPipeline.html#adbfde5da27dc15a6577e99a9607ab8b0">sValid</a>) <span class="keywordflow">is</span></div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;         <span class="keywordflow">variable</span> <span class="vhdlchar">v</span> <span class="vhdlchar">:</span> <span class="vhdlchar">RegType</span>;</div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;         <span class="keywordflow">variable</span> <span class="vhdlchar">i</span> <span class="vhdlchar">:</span> <span class="comment">natural</span>;</div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="vhdlkeyword">      begin</span></div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="keyword">         -- Latch the current value</span></div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;         <span class="vhdlchar">v</span> <span class="vhdlchar">:=</span> <span class="vhdlchar">r</span>;</div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;</div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="keyword">         -- Check if we need to shift register</span></div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;         <span class="keywordflow">if</span> <span class="vhdlchar">(</span><span class="vhdlchar">r</span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classFifoOutputPipeline.html#ad260d358bc565c9d4c0ba882cbb901ab">mValid</a></span><span class="vhdlchar">(</span><span class="vhdlchar">PIPE_STAGES_C</span><span class="vhdlchar">)</span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span> <span class="keywordflow">or</span> <span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classFifoOutputPipeline.html#a4dbaf097084ce22beaa8de7007a11b1c">mRdEn</a></span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span> <span class="keywordflow">then</span></div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="keyword">            -- Shift the data up the pipeline</span></div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;            <span class="keywordflow">for</span> <span class="vhdlchar">i</span> <span class="keywordflow">in</span> <span class="vhdlchar">PIPE_STAGES_C</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">2</span> <span class="keywordflow">loop</span></div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;               <span class="vhdlchar">v</span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classFifoOutputPipeline.html#ad260d358bc565c9d4c0ba882cbb901ab">mValid</a></span><span class="vhdlchar">(</span><span class="vhdlchar">i</span><span class="vhdlchar">)</span> <span class="vhdlchar">:=</span> <span class="vhdlchar">r</span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classFifoOutputPipeline.html#ad260d358bc565c9d4c0ba882cbb901ab">mValid</a></span><span class="vhdlchar">(</span><span class="vhdlchar">i</span><span class="vhdlchar">-</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;               <span class="vhdlchar">v</span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classFifoOutputPipeline.html#a1af1ec6448f0f89061ca039d99e1cc61">mData</a></span><span class="vhdlchar">(</span><span class="vhdlchar">i</span><span class="vhdlchar">)</span>  <span class="vhdlchar">:=</span> <span class="vhdlchar">r</span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classFifoOutputPipeline.html#a1af1ec6448f0f89061ca039d99e1cc61">mData</a></span><span class="vhdlchar">(</span><span class="vhdlchar">i</span><span class="vhdlchar">-</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;            <span class="keywordflow">end</span> <span class="keywordflow">loop</span>;</div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;</div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="keyword">            -- Check if the lowest cell is empty</span></div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;            <span class="keywordflow">if</span> <span class="vhdlchar">r</span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classFifoOutputPipeline.html#ad260d358bc565c9d4c0ba882cbb901ab">mValid</a></span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span> <span class="keywordflow">then</span></div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="keyword">               -- Set the read bit</span></div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;               <span class="vhdlchar">v</span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classFifoOutputPipeline.html#af4a142605cb33c2b1ae85032d637e7f9">sRdEn</a></span> <span class="vhdlchar">:=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span>;</div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="keyword">               -- Check if we were pulling the FIFO last clock cycle</span></div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;               <span class="keywordflow">if</span> <span class="vhdlchar">r</span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classFifoOutputPipeline.html#af4a142605cb33c2b1ae85032d637e7f9">sRdEn</a></span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span> <span class="keywordflow">then</span></div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="keyword">                  -- Shift the FIFO data</span></div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;                  <span class="vhdlchar">v</span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classFifoOutputPipeline.html#ad260d358bc565c9d4c0ba882cbb901ab">mValid</a></span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">)</span> <span class="vhdlchar">:=</span> <span class="vhdlchar"><a class="code" href="classFifoOutputPipeline.html#adbfde5da27dc15a6577e99a9607ab8b0">sValid</a></span>;</div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;                  <span class="vhdlchar">v</span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classFifoOutputPipeline.html#a1af1ec6448f0f89061ca039d99e1cc61">mData</a></span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">)</span>  <span class="vhdlchar">:=</span> <span class="vhdlchar"><a class="code" href="classFifoOutputPipeline.html#a4e5f242fd14f3459607c3da096820a0f">sData</a></span>;</div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;               <span class="keywordflow">else</span></div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="keyword">                  -- Clear valid in stage 1</span></div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;                  <span class="vhdlchar">v</span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classFifoOutputPipeline.html#ad260d358bc565c9d4c0ba882cbb901ab">mValid</a></span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">)</span> <span class="vhdlchar">:=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span>;</div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;               <span class="keywordflow">end</span> <span class="keywordflow">if</span>;</div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;            <span class="keywordflow">else</span></div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="keyword">               -- Shift the lowest cell</span></div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;               <span class="vhdlchar">v</span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classFifoOutputPipeline.html#ad260d358bc565c9d4c0ba882cbb901ab">mValid</a></span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">)</span> <span class="vhdlchar">:=</span> <span class="vhdlchar">r</span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classFifoOutputPipeline.html#ad260d358bc565c9d4c0ba882cbb901ab">mValid</a></span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;               <span class="vhdlchar">v</span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classFifoOutputPipeline.html#a1af1ec6448f0f89061ca039d99e1cc61">mData</a></span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">)</span>  <span class="vhdlchar">:=</span> <span class="vhdlchar">r</span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classFifoOutputPipeline.html#a1af1ec6448f0f89061ca039d99e1cc61">mData</a></span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="keyword">               -- Check if we were pulling the FIFO last clock cycle</span></div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;               <span class="keywordflow">if</span> <span class="vhdlchar">r</span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classFifoOutputPipeline.html#af4a142605cb33c2b1ae85032d637e7f9">sRdEn</a></span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span> <span class="keywordflow">then</span></div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="keyword">                  -- Reset the read bit</span></div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;                  <span class="vhdlchar">v</span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classFifoOutputPipeline.html#af4a142605cb33c2b1ae85032d637e7f9">sRdEn</a></span>     <span class="vhdlchar">:=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span>;</div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="keyword">                  -- Fill the lowest cell</span></div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;                  <span class="vhdlchar">v</span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classFifoOutputPipeline.html#ad260d358bc565c9d4c0ba882cbb901ab">mValid</a></span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span> <span class="vhdlchar">:=</span> <span class="vhdlchar"><a class="code" href="classFifoOutputPipeline.html#adbfde5da27dc15a6577e99a9607ab8b0">sValid</a></span>;</div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;                  <span class="vhdlchar">v</span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classFifoOutputPipeline.html#a1af1ec6448f0f89061ca039d99e1cc61">mData</a></span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>  <span class="vhdlchar">:=</span> <span class="vhdlchar"><a class="code" href="classFifoOutputPipeline.html#a4e5f242fd14f3459607c3da096820a0f">sData</a></span>;</div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;               <span class="keywordflow">else</span></div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="keyword">                  -- Set the read bit</span></div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;                  <span class="vhdlchar">v</span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classFifoOutputPipeline.html#af4a142605cb33c2b1ae85032d637e7f9">sRdEn</a></span>     <span class="vhdlchar">:=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span>;</div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="keyword">                  -- Reset the lowest cell mValid</span></div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;                  <span class="vhdlchar">v</span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classFifoOutputPipeline.html#ad260d358bc565c9d4c0ba882cbb901ab">mValid</a></span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span> <span class="vhdlchar">:=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span>;</div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;               <span class="keywordflow">end</span> <span class="keywordflow">if</span>;</div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;            <span class="keywordflow">end</span> <span class="keywordflow">if</span>;</div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;         <span class="keywordflow">else</span></div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<span class="keyword">            -- Reset the read bit</span></div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;            <span class="vhdlchar">v</span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classFifoOutputPipeline.html#af4a142605cb33c2b1ae85032d637e7f9">sRdEn</a></span> <span class="vhdlchar">:=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span>;</div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<span class="keyword">            -- Check if we were pulling the FIFO last clock cycle</span></div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;            <span class="keywordflow">if</span> <span class="vhdlchar">r</span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classFifoOutputPipeline.html#af4a142605cb33c2b1ae85032d637e7f9">sRdEn</a></span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span> <span class="keywordflow">then</span></div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="keyword">               -- Fill the lowest cell</span></div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;               <span class="vhdlchar">v</span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classFifoOutputPipeline.html#ad260d358bc565c9d4c0ba882cbb901ab">mValid</a></span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span> <span class="vhdlchar">:=</span> <span class="vhdlchar"><a class="code" href="classFifoOutputPipeline.html#adbfde5da27dc15a6577e99a9607ab8b0">sValid</a></span>;</div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;               <span class="vhdlchar">v</span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classFifoOutputPipeline.html#a1af1ec6448f0f89061ca039d99e1cc61">mData</a></span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>  <span class="vhdlchar">:=</span> <span class="vhdlchar"><a class="code" href="classFifoOutputPipeline.html#a4e5f242fd14f3459607c3da096820a0f">sData</a></span>;</div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;            <span class="keywordflow">elsif</span> <span class="vhdlchar">r</span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classFifoOutputPipeline.html#ad260d358bc565c9d4c0ba882cbb901ab">mValid</a></span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span> <span class="keywordflow">then</span></div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="keyword">               -- Set the read bit</span></div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;               <span class="vhdlchar">v</span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classFifoOutputPipeline.html#af4a142605cb33c2b1ae85032d637e7f9">sRdEn</a></span> <span class="vhdlchar">:=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span>;</div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;            <span class="keywordflow">end</span> <span class="keywordflow">if</span>;</div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;<span class="keyword">            -- Check if we need to internally shift the data to remove gaps</span></div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;            <span class="keywordflow">for</span> <span class="vhdlchar">i</span> <span class="keywordflow">in</span> <span class="vhdlchar">PIPE_STAGES_C</span><span class="vhdlchar">-</span><span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">loop</span></div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="keyword">               -- Check for empty cell ahead of a filled cell</span></div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;               <span class="keywordflow">if</span> <span class="vhdlchar">(</span><span class="vhdlchar">r</span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classFifoOutputPipeline.html#ad260d358bc565c9d4c0ba882cbb901ab">mValid</a></span><span class="vhdlchar">(</span><span class="vhdlchar">i</span><span class="vhdlchar">)</span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span> <span class="keywordflow">and</span> <span class="vhdlchar">(</span><span class="vhdlchar">r</span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classFifoOutputPipeline.html#ad260d358bc565c9d4c0ba882cbb901ab">mValid</a></span><span class="vhdlchar">(</span><span class="vhdlchar">i</span><span class="vhdlchar">-</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">)</span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span> <span class="keywordflow">then</span></div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="keyword">                  -- Shift the lowest cell                  </span></div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;                  <span class="vhdlchar">v</span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classFifoOutputPipeline.html#ad260d358bc565c9d4c0ba882cbb901ab">mValid</a></span><span class="vhdlchar">(</span><span class="vhdlchar">i</span><span class="vhdlchar">)</span>   <span class="vhdlchar">:=</span> <span class="vhdlchar">r</span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classFifoOutputPipeline.html#ad260d358bc565c9d4c0ba882cbb901ab">mValid</a></span><span class="vhdlchar">(</span><span class="vhdlchar">i</span><span class="vhdlchar">-</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;                  <span class="vhdlchar">v</span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classFifoOutputPipeline.html#a1af1ec6448f0f89061ca039d99e1cc61">mData</a></span><span class="vhdlchar">(</span><span class="vhdlchar">i</span><span class="vhdlchar">)</span>    <span class="vhdlchar">:=</span> <span class="vhdlchar">r</span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classFifoOutputPipeline.html#a1af1ec6448f0f89061ca039d99e1cc61">mData</a></span><span class="vhdlchar">(</span><span class="vhdlchar">i</span><span class="vhdlchar">-</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<span class="keyword">                  -- Reset the flag</span></div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;                  <span class="vhdlchar">v</span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classFifoOutputPipeline.html#ad260d358bc565c9d4c0ba882cbb901ab">mValid</a></span><span class="vhdlchar">(</span><span class="vhdlchar">i</span><span class="vhdlchar">-</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">)</span> <span class="vhdlchar">:=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span>;</div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;               <span class="keywordflow">end</span> <span class="keywordflow">if</span>;</div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;            <span class="keywordflow">end</span> <span class="keywordflow">loop</span>;</div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;         <span class="keywordflow">end</span> <span class="keywordflow">if</span>;</div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;</div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;<span class="keyword">         -- Synchronous Reset</span></div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;         <span class="keywordflow">if</span> <span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classFifoOutputPipeline.html#a123a3d9a6e9648e763d21c0281ee7ecd">RST_ASYNC_G</a></span> <span class="vhdlchar">=</span> <span class="vhdlchar">false</span> <span class="keywordflow">and</span> <span class="vhdlchar"><a class="code" href="classFifoOutputPipeline.html#afd0039e5a6c54f38982fe7c8fc1c0b08">rst</a></span> <span class="vhdlchar">=</span> <span class="vhdlchar"><a class="code" href="classFifoOutputPipeline.html#a8a9f56ec06b173cf46dc7160fd7c1f30">RST_POLARITY_G</a></span><span class="vhdlchar">)</span> <span class="keywordflow">then</span></div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;            <span class="vhdlchar">v</span> <span class="vhdlchar">:=</span> <span class="vhdlchar">REG_INIT_C</span>;</div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;         <span class="keywordflow">end</span> <span class="keywordflow">if</span>;</div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;</div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;<span class="keyword">         -- Register the variable for next clock cycle</span></div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;         <span class="vhdlchar">rin</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">v</span>;</div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;</div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;<span class="keyword">         -- Outputs</span></div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;         <span class="vhdlchar"><a class="code" href="classFifoOutputPipeline.html#af4a142605cb33c2b1ae85032d637e7f9">sRdEn</a></span>  <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">r</span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classFifoOutputPipeline.html#af4a142605cb33c2b1ae85032d637e7f9">sRdEn</a></span>;</div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;         <span class="vhdlchar"><a class="code" href="classFifoOutputPipeline.html#ad260d358bc565c9d4c0ba882cbb901ab">mValid</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">r</span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classFifoOutputPipeline.html#ad260d358bc565c9d4c0ba882cbb901ab">mValid</a></span><span class="vhdlchar">(</span><span class="vhdlchar">PIPE_STAGES_C</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;         <span class="vhdlchar"><a class="code" href="classFifoOutputPipeline.html#a1af1ec6448f0f89061ca039d99e1cc61">mData</a></span>  <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">r</span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classFifoOutputPipeline.html#a1af1ec6448f0f89061ca039d99e1cc61">mData</a></span><span class="vhdlchar">(</span><span class="vhdlchar">PIPE_STAGES_C</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;         </div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;      <span class="keywordflow">end</span> <span class="keywordflow">process</span> <span class="vhdlchar">comb</span>;</div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;</div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;      seq : <span class="keywordflow">process</span> (<a class="code" href="classFifoOutputPipeline.html#a8562dfa3c7970041e8fb901d9c0e4ecf">clk</a>, <a class="code" href="classFifoOutputPipeline.html#afd0039e5a6c54f38982fe7c8fc1c0b08">rst</a>) <span class="keywordflow">is</span></div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;<span class="vhdlkeyword">      begin</span></div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;         <span class="keywordflow">if</span> <span class="vhdlchar">rising_edge</span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classFifoOutputPipeline.html#a8562dfa3c7970041e8fb901d9c0e4ecf">clk</a></span><span class="vhdlchar">)</span> <span class="keywordflow">then</span></div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;            <span class="vhdlchar">r</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">rin</span> <span class="keywordflow">after</span> <span class="vhdlchar"><a class="code" href="classFifoOutputPipeline.html#a67a837684e4f18c2d236ac1d053b419b">TPD_G</a></span>;</div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;         <span class="keywordflow">end</span> <span class="keywordflow">if</span>;</div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;<span class="keyword">         -- Asynchronous Reset</span></div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;         <span class="keywordflow">if</span> <span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classFifoOutputPipeline.html#a123a3d9a6e9648e763d21c0281ee7ecd">RST_ASYNC_G</a></span> <span class="keywordflow">and</span> <span class="vhdlchar"><a class="code" href="classFifoOutputPipeline.html#afd0039e5a6c54f38982fe7c8fc1c0b08">rst</a></span> <span class="vhdlchar">=</span> <span class="vhdlchar"><a class="code" href="classFifoOutputPipeline.html#a8a9f56ec06b173cf46dc7160fd7c1f30">RST_POLARITY_G</a></span><span class="vhdlchar">)</span> <span class="keywordflow">then</span></div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;            <span class="vhdlchar">r</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">REG_INIT_C</span> <span class="keywordflow">after</span> <span class="vhdlchar"><a class="code" href="classFifoOutputPipeline.html#a67a837684e4f18c2d236ac1d053b419b">TPD_G</a></span>;</div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;         <span class="keywordflow">end</span> <span class="keywordflow">if</span>;</div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;      <span class="keywordflow">end</span> <span class="keywordflow">process</span> <span class="vhdlchar">seq</span>;</div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;      </div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;   <span class="keywordflow">end</span> <span class="keywordflow">generate</span>;</div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;   </div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;<span class="keywordflow">end</span> <span class="vhdlchar">rtl</span>;</div><div class="ttc" id="classFifoOutputPipeline_html_a8a9f56ec06b173cf46dc7160fd7c1f30"><div class="ttname"><a href="classFifoOutputPipeline.html#a8a9f56ec06b173cf46dc7160fd7c1f30">FifoOutputPipeline.RST_POLARITY_G</a></div><div class="ttdeci">RST_POLARITY_Gsl  := '1'</div><div class="ttdef"><b>Definition:</b> <a href="FifoOutputPipeline_8vhd_source.html#l00029">FifoOutputPipeline.vhd:29</a></div></div>
<div class="ttc" id="classFifoMux_html_a0a6af6eef40212dbaf130d57ce711256"><div class="ttname"><a href="classFifoMux.html#a0a6af6eef40212dbaf130d57ce711256">FifoMux.ieee</a></div><div class="ttdeci">_library_ ieeeieee</div><div class="ttdef"><b>Definition:</b> <a href="FifoMux_8vhd_source.html#l00018">FifoMux.vhd:18</a></div></div>
<div class="ttc" id="classFifoOutputPipeline_html_a123a3d9a6e9648e763d21c0281ee7ecd"><div class="ttname"><a href="classFifoOutputPipeline.html#a123a3d9a6e9648e763d21c0281ee7ecd">FifoOutputPipeline.RST_ASYNC_G</a></div><div class="ttdeci">RST_ASYNC_Gboolean  :=   false</div><div class="ttdef"><b>Definition:</b> <a href="FifoOutputPipeline_8vhd_source.html#l00030">FifoOutputPipeline.vhd:30</a></div></div>
<div class="ttc" id="classStdRtlPkg_html_a520db08c77a39b20e2cf83ef7e5d7a0a"><div class="ttname"><a href="classStdRtlPkg.html#a520db08c77a39b20e2cf83ef7e5d7a0a">StdRtlPkg.sl</a></div><div class="ttdeci">std_logic   sl</div><div class="ttdef"><b>Definition:</b> <a href="StdRtlPkg_8vhd_source.html#l00028">StdRtlPkg.vhd:28</a></div></div>
<div class="ttc" id="classFifoOutputPipeline_html"><div class="ttname"><a href="classFifoOutputPipeline.html">FifoOutputPipeline</a></div><div class="ttdef"><b>Definition:</b> <a href="FifoOutputPipeline_8vhd_source.html#l00026">FifoOutputPipeline.vhd:26</a></div></div>
<div class="ttc" id="classFifoOutputPipeline_html_af4a142605cb33c2b1ae85032d637e7f9"><div class="ttname"><a href="classFifoOutputPipeline.html#af4a142605cb33c2b1ae85032d637e7f9">FifoOutputPipeline.sRdEn</a></div><div class="ttdeci">out sRdEnsl  </div><div class="ttdef"><b>Definition:</b> <a href="FifoOutputPipeline_8vhd_source.html#l00037">FifoOutputPipeline.vhd:37</a></div></div>
<div class="ttc" id="classFifoOutputPipeline_html_a67a837684e4f18c2d236ac1d053b419b"><div class="ttname"><a href="classFifoOutputPipeline.html#a67a837684e4f18c2d236ac1d053b419b">FifoOutputPipeline.TPD_G</a></div><div class="ttdeci">TPD_Gtime  :=  1 ns</div><div class="ttdef"><b>Definition:</b> <a href="FifoOutputPipeline_8vhd_source.html#l00028">FifoOutputPipeline.vhd:28</a></div></div>
<div class="ttc" id="classFifoOutputPipeline_html_a4dbaf097084ce22beaa8de7007a11b1c"><div class="ttname"><a href="classFifoOutputPipeline.html#a4dbaf097084ce22beaa8de7007a11b1c">FifoOutputPipeline.mRdEn</a></div><div class="ttdeci">in mRdEnsl  </div><div class="ttdef"><b>Definition:</b> <a href="FifoOutputPipeline_8vhd_source.html#l00041">FifoOutputPipeline.vhd:41</a></div></div>
<div class="ttc" id="classFifoOutputPipeline_html_ad260d358bc565c9d4c0ba882cbb901ab"><div class="ttname"><a href="classFifoOutputPipeline.html#ad260d358bc565c9d4c0ba882cbb901ab">FifoOutputPipeline.mValid</a></div><div class="ttdeci">out mValidsl  </div><div class="ttdef"><b>Definition:</b> <a href="FifoOutputPipeline_8vhd_source.html#l00040">FifoOutputPipeline.vhd:40</a></div></div>
<div class="ttc" id="classFifoOutputPipeline_html_afd0039e5a6c54f38982fe7c8fc1c0b08"><div class="ttname"><a href="classFifoOutputPipeline.html#afd0039e5a6c54f38982fe7c8fc1c0b08">FifoOutputPipeline.rst</a></div><div class="ttdeci">in rstsl  :=not    RST_POLARITY_G</div><div class="ttdef"><b>Definition:</b> <a href="FifoOutputPipeline_8vhd_source.html#l00044">FifoOutputPipeline.vhd:44</a></div></div>
<div class="ttc" id="classFifoOutputPipeline_html_a716ea08f0c8926dadc51439113a0fd3b"><div class="ttname"><a href="classFifoOutputPipeline.html#a716ea08f0c8926dadc51439113a0fd3b">FifoOutputPipeline.PIPE_STAGES_G</a></div><div class="ttdeci">PIPE_STAGES_Gnatural   range  0 to  16:= 1</div><div class="ttdef"><b>Definition:</b> <a href="FifoOutputPipeline_8vhd_source.html#l00032">FifoOutputPipeline.vhd:32</a></div></div>
<div class="ttc" id="classFifoOutputPipeline_html_adbfde5da27dc15a6577e99a9607ab8b0"><div class="ttname"><a href="classFifoOutputPipeline.html#adbfde5da27dc15a6577e99a9607ab8b0">FifoOutputPipeline.sValid</a></div><div class="ttdeci">in sValidsl  </div><div class="ttdef"><b>Definition:</b> <a href="FifoOutputPipeline_8vhd_source.html#l00036">FifoOutputPipeline.vhd:36</a></div></div>
<div class="ttc" id="classFifoOutputPipeline_html_a04b2b321f81f02681a52c6c7d92ff12e"><div class="ttname"><a href="classFifoOutputPipeline.html#a04b2b321f81f02681a52c6c7d92ff12e">FifoOutputPipeline.DATA_WIDTH_G</a></div><div class="ttdeci">DATA_WIDTH_Ginteger   range  1 to ( 2** 24):= 16</div><div class="ttdef"><b>Definition:</b> <a href="FifoOutputPipeline_8vhd_source.html#l00031">FifoOutputPipeline.vhd:31</a></div></div>
<div class="ttc" id="classFifoOutputPipeline_html_a4e5f242fd14f3459607c3da096820a0f"><div class="ttname"><a href="classFifoOutputPipeline.html#a4e5f242fd14f3459607c3da096820a0f">FifoOutputPipeline.sData</a></div><div class="ttdeci">in sDataslv(   DATA_WIDTH_G- 1 downto  0)  </div><div class="ttdef"><b>Definition:</b> <a href="FifoOutputPipeline_8vhd_source.html#l00035">FifoOutputPipeline.vhd:35</a></div></div>
<div class="ttc" id="classStdRtlPkg_html"><div class="ttname"><a href="classStdRtlPkg.html">StdRtlPkg</a></div><div class="ttdef"><b>Definition:</b> <a href="StdRtlPkg_8vhd_source.html#l00023">StdRtlPkg.vhd:23</a></div></div>
<div class="ttc" id="classFifoOutputPipeline_html_a1af1ec6448f0f89061ca039d99e1cc61"><div class="ttname"><a href="classFifoOutputPipeline.html#a1af1ec6448f0f89061ca039d99e1cc61">FifoOutputPipeline.mData</a></div><div class="ttdeci">out mDataslv(   DATA_WIDTH_G- 1 downto  0)  </div><div class="ttdef"><b>Definition:</b> <a href="FifoOutputPipeline_8vhd_source.html#l00039">FifoOutputPipeline.vhd:39</a></div></div>
<div class="ttc" id="classStdRtlPkg_html_ac9bfc8d5c7862c8d34daeaedb44e1d8a"><div class="ttname"><a href="classStdRtlPkg.html#ac9bfc8d5c7862c8d34daeaedb44e1d8a">StdRtlPkg.slv</a></div><div class="ttdeci">std_logic_vector   slv</div><div class="ttdef"><b>Definition:</b> <a href="StdRtlPkg_8vhd_source.html#l00029">StdRtlPkg.vhd:29</a></div></div>
<div class="ttc" id="classFifoOutputPipeline_html_a8562dfa3c7970041e8fb901d9c0e4ecf"><div class="ttname"><a href="classFifoOutputPipeline.html#a8562dfa3c7970041e8fb901d9c0e4ecf">FifoOutputPipeline.clk</a></div><div class="ttdeci">in clksl  </div><div class="ttdef"><b>Definition:</b> <a href="FifoOutputPipeline_8vhd_source.html#l00043">FifoOutputPipeline.vhd:43</a></div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_e914ee4d4a44400f1fdb170cb4ead18a.html">base</a></li><li class="navelem"><a class="el" href="dir_0f04a6cc626503d3cc7ede2198ee7a67.html">fifo</a></li><li class="navelem"><a class="el" href="dir_13dfeeed9d436b3a79c94c8aae99fd82.html">rtl</a></li><li class="navelem"><a class="el" href="FifoOutputPipeline_8vhd.html">FifoOutputPipeline.vhd</a></li>
    <li class="footer">Generated by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.13 </li>
  </ul>
</div>
</body>
</html>
