<!DOCTYPE  html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en" lang="en"><head><meta http-equiv="Content-Type" content="text/html; charset=utf-8"/><title>Instantiation Templates</title><link href="navigation.css" rel="stylesheet" type="text/css"/><link href="document.css" rel="stylesheet" type="text/css"/></head><body><p class="top_nav"><a href="part262.htm">&lt; Previous</a><span> | </span><a href="../Speedster7t_Component_Library_User_Guide_UG086-1.html">Contents</a><span> | </span><a href="part264.htm">Next &gt;</a></p><h3 style="padding-left: 6pt;text-indent: 0pt;text-align: left;"><a name="bookmark301">&zwnj;</a>Instantiation Templates</h3><p style="text-indent: 0pt;text-align: left;"><span><img width="673" height="298" alt="image" src="Image_304.png"/></span></p><p class="s37" style="text-indent: 0pt;line-height: 120%;text-align: left;">// Verilog template for ACX_INT_MULT_N <span style=" color: #000;">ACX_INT_MULT_N #(</span></p><p style="padding-left: 19pt;text-indent: 0pt;text-align: left;">.int_size   (int_size   ),</p><p style="padding-top: 1pt;padding-left: 19pt;text-indent: 0pt;text-align: left;">.num_mult   (num_mult   ),</p><p style="padding-top: 1pt;padding-left: 19pt;text-indent: 0pt;text-align: left;">.int_unsigned_a (int_unsigned_a ),</p><p style="padding-top: 1pt;padding-left: 19pt;text-indent: 0pt;text-align: left;">.int_unsigned_b (int_unsigned_b ),</p><p class="s37" style="text-indent: 0pt;line-height: 120%;text-align: left;">// Verilog template for ACX_INT_MULT_N <span style=" color: #000;">ACX_INT_MULT_N #(</span></p><p style="padding-left: 19pt;text-indent: 0pt;text-align: left;">.int_size   (int_size   ),</p><p style="padding-top: 1pt;padding-left: 19pt;text-indent: 0pt;text-align: left;">.num_mult   (num_mult   ),</p><p style="padding-top: 1pt;padding-left: 19pt;text-indent: 0pt;text-align: left;">.int_unsigned_a (int_unsigned_a ),</p><p style="padding-top: 1pt;padding-left: 19pt;text-indent: 0pt;text-align: left;">.int_unsigned_b (int_unsigned_b ),</p><p style="text-indent: 0pt;text-align: left;"/><p class="s37" style="text-indent: 0pt;line-height: 120%;text-align: left;">// Verilog template for ACX_INT_MULT_N <span style=" color: #000;">ACX_INT_MULT_N #(</span></p><p style="padding-left: 19pt;text-indent: 0pt;text-align: left;">.int_size   (int_size   ),</p><p style="padding-top: 1pt;padding-left: 19pt;text-indent: 0pt;text-align: left;">.num_mult   (num_mult   ),</p><p style="padding-top: 1pt;padding-left: 19pt;text-indent: 0pt;text-align: left;">.int_unsigned_a (int_unsigned_a ),</p><p style="padding-top: 1pt;padding-left: 19pt;text-indent: 0pt;text-align: left;">.int_unsigned_b (int_unsigned_b ),</p><p style="text-indent: 0pt;text-align: right;">.in_reg_enable</p><p style="padding-top: 1pt;text-indent: 0pt;text-align: right;">.pipeline_regs</p><p style="padding-top: 1pt;text-indent: 0pt;text-align: right;">) instance_name (</p><p style="padding-top: 1pt;padding-left: 19pt;text-indent: 0pt;text-align: left;">.i_clk</p><p style="padding-top: 1pt;padding-left: 19pt;text-indent: 0pt;text-align: left;">.i_din_a</p><p style="padding-top: 1pt;padding-left: 19pt;text-indent: 0pt;text-align: left;">.i_din_b</p><p style="padding-top: 1pt;padding-left: 19pt;text-indent: 0pt;text-align: left;">.i_in_reg_a_ce</p><p style="padding-top: 1pt;padding-left: 19pt;text-indent: 0pt;text-align: left;">.i_in_reg_b_ce</p><p style="padding-top: 1pt;padding-left: 19pt;text-indent: 0pt;text-align: left;">.i_in_reg_rstn</p><p style="padding-top: 1pt;padding-left: 19pt;text-indent: 0pt;text-align: left;">.i_pipeline_ce</p><p style="text-indent: 0pt;text-align: right;">.in_reg_enable</p><p style="padding-top: 1pt;text-indent: 0pt;text-align: right;">.pipeline_regs</p><p style="padding-top: 1pt;text-indent: 0pt;text-align: right;">) instance_name (</p><p style="padding-top: 1pt;padding-left: 19pt;text-indent: 0pt;text-align: left;">.i_clk</p><p style="padding-top: 1pt;padding-left: 19pt;text-indent: 0pt;text-align: left;">.i_din_a</p><p style="padding-top: 1pt;padding-left: 19pt;text-indent: 0pt;text-align: left;">.i_din_b</p><p style="padding-top: 1pt;padding-left: 19pt;text-indent: 0pt;text-align: left;">.i_in_reg_a_ce</p><p style="padding-top: 1pt;padding-left: 19pt;text-indent: 0pt;text-align: left;">.i_in_reg_b_ce</p><p style="padding-top: 1pt;padding-left: 19pt;text-indent: 0pt;text-align: left;">.i_in_reg_rstn</p><p style="padding-top: 1pt;padding-left: 19pt;text-indent: 0pt;text-align: left;">.i_pipeline_ce</p><p style="text-indent: 0pt;text-align: left;"/><p style="text-indent: 0pt;text-align: right;">.in_reg_enable</p><p style="padding-top: 1pt;text-indent: 0pt;text-align: right;">.pipeline_regs</p><p style="padding-top: 1pt;text-indent: 0pt;text-align: right;">) instance_name (</p><p style="padding-top: 1pt;padding-left: 19pt;text-indent: 0pt;text-align: left;">.i_clk</p><p style="padding-top: 1pt;padding-left: 19pt;text-indent: 0pt;text-align: left;">.i_din_a</p><p style="padding-top: 1pt;padding-left: 19pt;text-indent: 0pt;text-align: left;">.i_din_b</p><p style="padding-top: 1pt;padding-left: 19pt;text-indent: 0pt;text-align: left;">.i_in_reg_a_ce</p><p style="padding-top: 1pt;padding-left: 19pt;text-indent: 0pt;text-align: left;">.i_in_reg_b_ce</p><p style="padding-top: 1pt;padding-left: 19pt;text-indent: 0pt;text-align: left;">.i_in_reg_rstn</p><p style="padding-top: 1pt;padding-left: 19pt;text-indent: 0pt;text-align: left;">.i_pipeline_ce</p><p style="text-indent: 0pt;text-align: left;">(in_reg_enable</p><p style="padding-top: 1pt;text-indent: 0pt;text-align: left;">(pipeline_regs</p><p style="text-indent: 0pt;text-align: left;">(in_reg_enable</p><p style="padding-top: 1pt;text-indent: 0pt;text-align: left;">(pipeline_regs</p><p style="text-indent: 0pt;text-align: left;"/><p style="text-indent: 0pt;text-align: left;">(in_reg_enable</p><p style="padding-top: 1pt;text-indent: 0pt;text-align: left;">(pipeline_regs</p><p style="text-indent: 0pt;text-align: left;">),</p><p style="padding-top: 1pt;text-indent: 0pt;text-align: left;">)</p><p style="text-indent: 0pt;text-align: left;">),</p><p style="padding-top: 1pt;text-indent: 0pt;text-align: left;">)</p><p style="text-indent: 0pt;text-align: left;"/><p style="text-indent: 0pt;text-align: left;">),</p><p style="padding-top: 1pt;text-indent: 0pt;text-align: left;">)</p><p style="padding-left: 84pt;text-indent: 0pt;line-height: 120%;text-align: left;">(user_i_clk (user_i_din_a[num_mult*int_size-<span style=" color: #090;">1 </span>: <span style=" color: #090;">0</span>]</p><p style="padding-left: 84pt;text-indent: 0pt;text-align: left;">(user_i_din_b[num_mult*int_size-<span style=" color: #090;">1 </span>: <span style=" color: #090;">0</span>]</p><p style="padding-top: 1pt;padding-left: 84pt;text-indent: 0pt;text-align: left;">(user_i_in_reg_a_ce[num_ce-<span style=" color: #090;">1 </span>: <span style=" color: #090;">0</span>]</p><p style="padding-top: 1pt;padding-left: 84pt;text-indent: 0pt;line-height: 120%;text-align: left;">(user_i_in_reg_b_ce[num_ce-<span style=" color: #090;">1 </span>: <span style=" color: #090;">0</span>] (user_i_in_reg_rstn (user_i_pipeline_ce</p><p style="text-indent: 0pt;text-align: left;">.i_pipeline_rstn (user_i_pipeline_rstn</p><p style="padding-left: 84pt;text-indent: 0pt;line-height: 120%;text-align: left;">(user_i_clk (user_i_din_a[num_mult*int_size-<span style=" color: #090;">1 </span>: <span style=" color: #090;">0</span>]</p><p style="padding-left: 84pt;text-indent: 0pt;text-align: left;">(user_i_din_b[num_mult*int_size-<span style=" color: #090;">1 </span>: <span style=" color: #090;">0</span>]</p><p style="padding-top: 1pt;padding-left: 84pt;text-indent: 0pt;text-align: left;">(user_i_in_reg_a_ce[num_ce-<span style=" color: #090;">1 </span>: <span style=" color: #090;">0</span>]</p><p style="padding-top: 1pt;padding-left: 84pt;text-indent: 0pt;line-height: 120%;text-align: left;">(user_i_in_reg_b_ce[num_ce-<span style=" color: #090;">1 </span>: <span style=" color: #090;">0</span>] (user_i_in_reg_rstn (user_i_pipeline_ce</p><p style="text-indent: 0pt;text-align: left;">.i_pipeline_rstn (user_i_pipeline_rstn</p><p style="text-indent: 0pt;text-align: left;"/><p style="padding-left: 84pt;text-indent: 0pt;line-height: 120%;text-align: left;">(user_i_clk (user_i_din_a[num_mult*int_size-<span style=" color: #090;">1 </span>: <span style=" color: #090;">0</span>]</p><p style="padding-left: 84pt;text-indent: 0pt;text-align: left;">(user_i_din_b[num_mult*int_size-<span style=" color: #090;">1 </span>: <span style=" color: #090;">0</span>]</p><p style="padding-top: 1pt;padding-left: 84pt;text-indent: 0pt;text-align: left;">(user_i_in_reg_a_ce[num_ce-<span style=" color: #090;">1 </span>: <span style=" color: #090;">0</span>]</p><p style="padding-top: 1pt;padding-left: 84pt;text-indent: 0pt;line-height: 120%;text-align: left;">(user_i_in_reg_b_ce[num_ce-<span style=" color: #090;">1 </span>: <span style=" color: #090;">0</span>] (user_i_in_reg_rstn (user_i_pipeline_ce</p><p style="text-indent: 0pt;text-align: left;">.i_pipeline_rstn (user_i_pipeline_rstn</p><p style="text-indent: 0pt;text-align: left;">),</p><p style="padding-top: 1pt;text-indent: 0pt;text-align: left;">),</p><p style="padding-top: 1pt;text-indent: 0pt;text-align: left;">),</p><p style="padding-top: 1pt;text-indent: 0pt;text-align: left;">),</p><p style="padding-top: 1pt;text-indent: 0pt;text-align: left;">),</p><p style="padding-top: 1pt;text-indent: 0pt;text-align: left;">),</p><p style="padding-top: 1pt;text-indent: 0pt;text-align: left;">),</p><p style="padding-top: 1pt;text-indent: 0pt;text-align: left;">),</p><p style="text-indent: 0pt;text-align: left;">),</p><p style="padding-top: 1pt;text-indent: 0pt;text-align: left;">),</p><p style="padding-top: 1pt;text-indent: 0pt;text-align: left;">),</p><p style="padding-top: 1pt;text-indent: 0pt;text-align: left;">),</p><p style="padding-top: 1pt;text-indent: 0pt;text-align: left;">),</p><p style="padding-top: 1pt;text-indent: 0pt;text-align: left;">),</p><p style="padding-top: 1pt;text-indent: 0pt;text-align: left;">),</p><p style="padding-top: 1pt;text-indent: 0pt;text-align: left;">),</p><p style="text-indent: 0pt;text-align: left;"/><p style="text-indent: 0pt;text-align: left;">),</p><p style="padding-top: 1pt;text-indent: 0pt;text-align: left;">),</p><p style="padding-top: 1pt;text-indent: 0pt;text-align: left;">),</p><p style="padding-top: 1pt;text-indent: 0pt;text-align: left;">),</p><p style="padding-top: 1pt;text-indent: 0pt;text-align: left;">),</p><p style="padding-top: 1pt;text-indent: 0pt;text-align: left;">),</p><p style="padding-top: 1pt;text-indent: 0pt;text-align: left;">),</p><p style="padding-top: 1pt;text-indent: 0pt;text-align: left;">),</p><p style="text-indent: 0pt;text-align: left;">.o_dout    (user_o_dout[num_mult*<span style=" color: #090;">2</span>*int_size-<span style=" color: #090;">1 </span>: <span style=" color: #090;">0</span>] )</p><p style="text-indent: 0pt;text-align: left;">.o_dout    (user_o_dout[num_mult*<span style=" color: #090;">2</span>*int_size-<span style=" color: #090;">1 </span>: <span style=" color: #090;">0</span>] )</p><p style="text-indent: 0pt;text-align: left;"/><p style="text-indent: 0pt;text-align: left;">.o_dout    (user_o_dout[num_mult*<span style=" color: #090;">2</span>*int_size-<span style=" color: #090;">1 </span>: <span style=" color: #090;">0</span>] )</p><p style="text-indent: 0pt;text-align: left;">);</p><p style="text-indent: 0pt;text-align: left;">);</p><p style="text-indent: 0pt;text-align: left;"/><p style="text-indent: 0pt;text-align: left;">);</p><p class="toc">&nbsp;</p><div class="toc"><a class="toc0" href="part264.htm">Verilog</a><a class="toc0" href="part265.htm">VHDL</a></div><p class="nav">&nbsp;&nbsp;</p><p class="nav">&nbsp;</p><p class="nav"><a href="part262.htm">&lt; Previous</a><span> | </span><a href="../Speedster7t_Component_Library_User_Guide_UG086-1.html">Contents</a><span> | </span><a href="part264.htm">Next &gt;</a></p><p class="nav">&nbsp;&nbsp;</p></body></html>
