<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">

<html lang="en">

<head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
  <title>LCOV - landlock.info - arch/x86/kernel/cpu/cacheinfo.c</title>
  <link rel="stylesheet" type="text/css" href="../../../../gcov.css">
</head>

<body>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="title">LCOV - code coverage report</td></tr>
    <tr><td class="ruler"><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>

    <tr>
      <td width="100%">
        <table cellpadding=1 border=0 width="100%">
          <tr>
            <td width="10%" class="headerItem">Current view:</td>
            <td width="35%" class="headerValue"><a href="../../../../index.html">top level</a> - <a href="index.html">arch/x86/kernel/cpu</a> - cacheinfo.c<span style="font-size: 80%;"> (source / <a href="cacheinfo.c.func-sort-c.html">functions</a>)</span></td>
            <td width="5%"></td>
            <td width="15%"></td>
            <td width="10%" class="headerCovTableHead">Hit</td>
            <td width="10%" class="headerCovTableHead">Total</td>
            <td width="15%" class="headerCovTableHead">Coverage</td>
          </tr>
          <tr>
            <td class="headerItem">Test:</td>
            <td class="headerValue">landlock.info</td>
            <td></td>
            <td class="headerItem">Lines:</td>
            <td class="headerCovTableEntry">135</td>
            <td class="headerCovTableEntry">301</td>
            <td class="headerCovTableEntryLo">44.9 %</td>
          </tr>
          <tr>
            <td class="headerItem">Date:</td>
            <td class="headerValue">2021-04-22 12:43:58</td>
            <td></td>
            <td class="headerItem">Functions:</td>
            <td class="headerCovTableEntry">12</td>
            <td class="headerCovTableEntry">18</td>
            <td class="headerCovTableEntryLo">66.7 %</td>
          </tr>
          <tr><td><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>
        </table>
      </td>
    </tr>

    <tr><td class="ruler"><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>
  </table>

  <table cellpadding=0 cellspacing=0 border=0>
    <tr>
      <td><br></td>
    </tr>
    <tr>
      <td>
<pre class="sourceHeading">          Line data    Source code</pre>
<pre class="source">
<a name="1"><span class="lineNum">       1 </span>            : // SPDX-License-Identifier: GPL-2.0</a>
<a name="2"><span class="lineNum">       2 </span>            : /*</a>
<a name="3"><span class="lineNum">       3 </span>            :  *      Routines to identify caches on Intel CPU.</a>
<a name="4"><span class="lineNum">       4 </span>            :  *</a>
<a name="5"><span class="lineNum">       5 </span>            :  *      Changes:</a>
<a name="6"><span class="lineNum">       6 </span>            :  *      Venkatesh Pallipadi     : Adding cache identification through cpuid(4)</a>
<a name="7"><span class="lineNum">       7 </span>            :  *      Ashok Raj &lt;ashok.raj@intel.com&gt;: Work with CPU hotplug infrastructure.</a>
<a name="8"><span class="lineNum">       8 </span>            :  *      Andi Kleen / Andreas Herrmann   : CPUID4 emulation on AMD.</a>
<a name="9"><span class="lineNum">       9 </span>            :  */</a>
<a name="10"><span class="lineNum">      10 </span>            : </a>
<a name="11"><span class="lineNum">      11 </span>            : #include &lt;linux/slab.h&gt;</a>
<a name="12"><span class="lineNum">      12 </span>            : #include &lt;linux/cacheinfo.h&gt;</a>
<a name="13"><span class="lineNum">      13 </span>            : #include &lt;linux/cpu.h&gt;</a>
<a name="14"><span class="lineNum">      14 </span>            : #include &lt;linux/sched.h&gt;</a>
<a name="15"><span class="lineNum">      15 </span>            : #include &lt;linux/capability.h&gt;</a>
<a name="16"><span class="lineNum">      16 </span>            : #include &lt;linux/sysfs.h&gt;</a>
<a name="17"><span class="lineNum">      17 </span>            : #include &lt;linux/pci.h&gt;</a>
<a name="18"><span class="lineNum">      18 </span>            : </a>
<a name="19"><span class="lineNum">      19 </span>            : #include &lt;asm/cpufeature.h&gt;</a>
<a name="20"><span class="lineNum">      20 </span>            : #include &lt;asm/cacheinfo.h&gt;</a>
<a name="21"><span class="lineNum">      21 </span>            : #include &lt;asm/amd_nb.h&gt;</a>
<a name="22"><span class="lineNum">      22 </span>            : #include &lt;asm/smp.h&gt;</a>
<a name="23"><span class="lineNum">      23 </span>            : </a>
<a name="24"><span class="lineNum">      24 </span>            : #include &quot;cpu.h&quot;</a>
<a name="25"><span class="lineNum">      25 </span>            : </a>
<a name="26"><span class="lineNum">      26 </span>            : #define LVL_1_INST      1</a>
<a name="27"><span class="lineNum">      27 </span>            : #define LVL_1_DATA      2</a>
<a name="28"><span class="lineNum">      28 </span>            : #define LVL_2           3</a>
<a name="29"><span class="lineNum">      29 </span>            : #define LVL_3           4</a>
<a name="30"><span class="lineNum">      30 </span>            : #define LVL_TRACE       5</a>
<a name="31"><span class="lineNum">      31 </span>            : </a>
<a name="32"><span class="lineNum">      32 </span>            : struct _cache_table {</a>
<a name="33"><span class="lineNum">      33 </span>            :         unsigned char descriptor;</a>
<a name="34"><span class="lineNum">      34 </span>            :         char cache_type;</a>
<a name="35"><span class="lineNum">      35 </span>            :         short size;</a>
<a name="36"><span class="lineNum">      36 </span>            : };</a>
<a name="37"><span class="lineNum">      37 </span>            : </a>
<a name="38"><span class="lineNum">      38 </span>            : #define MB(x)   ((x) * 1024)</a>
<a name="39"><span class="lineNum">      39 </span>            : </a>
<a name="40"><span class="lineNum">      40 </span>            : /* All the cache descriptor types we care about (no TLB or</a>
<a name="41"><span class="lineNum">      41 </span>            :    trace cache entries) */</a>
<a name="42"><span class="lineNum">      42 </span>            : </a>
<a name="43"><span class="lineNum">      43 </span>            : static const struct _cache_table cache_table[] =</a>
<a name="44"><span class="lineNum">      44 </span>            : {</a>
<a name="45"><span class="lineNum">      45 </span>            :         { 0x06, LVL_1_INST, 8 },        /* 4-way set assoc, 32 byte line size */</a>
<a name="46"><span class="lineNum">      46 </span>            :         { 0x08, LVL_1_INST, 16 },       /* 4-way set assoc, 32 byte line size */</a>
<a name="47"><span class="lineNum">      47 </span>            :         { 0x09, LVL_1_INST, 32 },       /* 4-way set assoc, 64 byte line size */</a>
<a name="48"><span class="lineNum">      48 </span>            :         { 0x0a, LVL_1_DATA, 8 },        /* 2 way set assoc, 32 byte line size */</a>
<a name="49"><span class="lineNum">      49 </span>            :         { 0x0c, LVL_1_DATA, 16 },       /* 4-way set assoc, 32 byte line size */</a>
<a name="50"><span class="lineNum">      50 </span>            :         { 0x0d, LVL_1_DATA, 16 },       /* 4-way set assoc, 64 byte line size */</a>
<a name="51"><span class="lineNum">      51 </span>            :         { 0x0e, LVL_1_DATA, 24 },       /* 6-way set assoc, 64 byte line size */</a>
<a name="52"><span class="lineNum">      52 </span>            :         { 0x21, LVL_2,      256 },      /* 8-way set assoc, 64 byte line size */</a>
<a name="53"><span class="lineNum">      53 </span>            :         { 0x22, LVL_3,      512 },      /* 4-way set assoc, sectored cache, 64 byte line size */</a>
<a name="54"><span class="lineNum">      54 </span>            :         { 0x23, LVL_3,      MB(1) },    /* 8-way set assoc, sectored cache, 64 byte line size */</a>
<a name="55"><span class="lineNum">      55 </span>            :         { 0x25, LVL_3,      MB(2) },    /* 8-way set assoc, sectored cache, 64 byte line size */</a>
<a name="56"><span class="lineNum">      56 </span>            :         { 0x29, LVL_3,      MB(4) },    /* 8-way set assoc, sectored cache, 64 byte line size */</a>
<a name="57"><span class="lineNum">      57 </span>            :         { 0x2c, LVL_1_DATA, 32 },       /* 8-way set assoc, 64 byte line size */</a>
<a name="58"><span class="lineNum">      58 </span>            :         { 0x30, LVL_1_INST, 32 },       /* 8-way set assoc, 64 byte line size */</a>
<a name="59"><span class="lineNum">      59 </span>            :         { 0x39, LVL_2,      128 },      /* 4-way set assoc, sectored cache, 64 byte line size */</a>
<a name="60"><span class="lineNum">      60 </span>            :         { 0x3a, LVL_2,      192 },      /* 6-way set assoc, sectored cache, 64 byte line size */</a>
<a name="61"><span class="lineNum">      61 </span>            :         { 0x3b, LVL_2,      128 },      /* 2-way set assoc, sectored cache, 64 byte line size */</a>
<a name="62"><span class="lineNum">      62 </span>            :         { 0x3c, LVL_2,      256 },      /* 4-way set assoc, sectored cache, 64 byte line size */</a>
<a name="63"><span class="lineNum">      63 </span>            :         { 0x3d, LVL_2,      384 },      /* 6-way set assoc, sectored cache, 64 byte line size */</a>
<a name="64"><span class="lineNum">      64 </span>            :         { 0x3e, LVL_2,      512 },      /* 4-way set assoc, sectored cache, 64 byte line size */</a>
<a name="65"><span class="lineNum">      65 </span>            :         { 0x3f, LVL_2,      256 },      /* 2-way set assoc, 64 byte line size */</a>
<a name="66"><span class="lineNum">      66 </span>            :         { 0x41, LVL_2,      128 },      /* 4-way set assoc, 32 byte line size */</a>
<a name="67"><span class="lineNum">      67 </span>            :         { 0x42, LVL_2,      256 },      /* 4-way set assoc, 32 byte line size */</a>
<a name="68"><span class="lineNum">      68 </span>            :         { 0x43, LVL_2,      512 },      /* 4-way set assoc, 32 byte line size */</a>
<a name="69"><span class="lineNum">      69 </span>            :         { 0x44, LVL_2,      MB(1) },    /* 4-way set assoc, 32 byte line size */</a>
<a name="70"><span class="lineNum">      70 </span>            :         { 0x45, LVL_2,      MB(2) },    /* 4-way set assoc, 32 byte line size */</a>
<a name="71"><span class="lineNum">      71 </span>            :         { 0x46, LVL_3,      MB(4) },    /* 4-way set assoc, 64 byte line size */</a>
<a name="72"><span class="lineNum">      72 </span>            :         { 0x47, LVL_3,      MB(8) },    /* 8-way set assoc, 64 byte line size */</a>
<a name="73"><span class="lineNum">      73 </span>            :         { 0x48, LVL_2,      MB(3) },    /* 12-way set assoc, 64 byte line size */</a>
<a name="74"><span class="lineNum">      74 </span>            :         { 0x49, LVL_3,      MB(4) },    /* 16-way set assoc, 64 byte line size */</a>
<a name="75"><span class="lineNum">      75 </span>            :         { 0x4a, LVL_3,      MB(6) },    /* 12-way set assoc, 64 byte line size */</a>
<a name="76"><span class="lineNum">      76 </span>            :         { 0x4b, LVL_3,      MB(8) },    /* 16-way set assoc, 64 byte line size */</a>
<a name="77"><span class="lineNum">      77 </span>            :         { 0x4c, LVL_3,      MB(12) },   /* 12-way set assoc, 64 byte line size */</a>
<a name="78"><span class="lineNum">      78 </span>            :         { 0x4d, LVL_3,      MB(16) },   /* 16-way set assoc, 64 byte line size */</a>
<a name="79"><span class="lineNum">      79 </span>            :         { 0x4e, LVL_2,      MB(6) },    /* 24-way set assoc, 64 byte line size */</a>
<a name="80"><span class="lineNum">      80 </span>            :         { 0x60, LVL_1_DATA, 16 },       /* 8-way set assoc, sectored cache, 64 byte line size */</a>
<a name="81"><span class="lineNum">      81 </span>            :         { 0x66, LVL_1_DATA, 8 },        /* 4-way set assoc, sectored cache, 64 byte line size */</a>
<a name="82"><span class="lineNum">      82 </span>            :         { 0x67, LVL_1_DATA, 16 },       /* 4-way set assoc, sectored cache, 64 byte line size */</a>
<a name="83"><span class="lineNum">      83 </span>            :         { 0x68, LVL_1_DATA, 32 },       /* 4-way set assoc, sectored cache, 64 byte line size */</a>
<a name="84"><span class="lineNum">      84 </span>            :         { 0x70, LVL_TRACE,  12 },       /* 8-way set assoc */</a>
<a name="85"><span class="lineNum">      85 </span>            :         { 0x71, LVL_TRACE,  16 },       /* 8-way set assoc */</a>
<a name="86"><span class="lineNum">      86 </span>            :         { 0x72, LVL_TRACE,  32 },       /* 8-way set assoc */</a>
<a name="87"><span class="lineNum">      87 </span>            :         { 0x73, LVL_TRACE,  64 },       /* 8-way set assoc */</a>
<a name="88"><span class="lineNum">      88 </span>            :         { 0x78, LVL_2,      MB(1) },    /* 4-way set assoc, 64 byte line size */</a>
<a name="89"><span class="lineNum">      89 </span>            :         { 0x79, LVL_2,      128 },      /* 8-way set assoc, sectored cache, 64 byte line size */</a>
<a name="90"><span class="lineNum">      90 </span>            :         { 0x7a, LVL_2,      256 },      /* 8-way set assoc, sectored cache, 64 byte line size */</a>
<a name="91"><span class="lineNum">      91 </span>            :         { 0x7b, LVL_2,      512 },      /* 8-way set assoc, sectored cache, 64 byte line size */</a>
<a name="92"><span class="lineNum">      92 </span>            :         { 0x7c, LVL_2,      MB(1) },    /* 8-way set assoc, sectored cache, 64 byte line size */</a>
<a name="93"><span class="lineNum">      93 </span>            :         { 0x7d, LVL_2,      MB(2) },    /* 8-way set assoc, 64 byte line size */</a>
<a name="94"><span class="lineNum">      94 </span>            :         { 0x7f, LVL_2,      512 },      /* 2-way set assoc, 64 byte line size */</a>
<a name="95"><span class="lineNum">      95 </span>            :         { 0x80, LVL_2,      512 },      /* 8-way set assoc, 64 byte line size */</a>
<a name="96"><span class="lineNum">      96 </span>            :         { 0x82, LVL_2,      256 },      /* 8-way set assoc, 32 byte line size */</a>
<a name="97"><span class="lineNum">      97 </span>            :         { 0x83, LVL_2,      512 },      /* 8-way set assoc, 32 byte line size */</a>
<a name="98"><span class="lineNum">      98 </span>            :         { 0x84, LVL_2,      MB(1) },    /* 8-way set assoc, 32 byte line size */</a>
<a name="99"><span class="lineNum">      99 </span>            :         { 0x85, LVL_2,      MB(2) },    /* 8-way set assoc, 32 byte line size */</a>
<a name="100"><span class="lineNum">     100 </span>            :         { 0x86, LVL_2,      512 },      /* 4-way set assoc, 64 byte line size */</a>
<a name="101"><span class="lineNum">     101 </span>            :         { 0x87, LVL_2,      MB(1) },    /* 8-way set assoc, 64 byte line size */</a>
<a name="102"><span class="lineNum">     102 </span>            :         { 0xd0, LVL_3,      512 },      /* 4-way set assoc, 64 byte line size */</a>
<a name="103"><span class="lineNum">     103 </span>            :         { 0xd1, LVL_3,      MB(1) },    /* 4-way set assoc, 64 byte line size */</a>
<a name="104"><span class="lineNum">     104 </span>            :         { 0xd2, LVL_3,      MB(2) },    /* 4-way set assoc, 64 byte line size */</a>
<a name="105"><span class="lineNum">     105 </span>            :         { 0xd6, LVL_3,      MB(1) },    /* 8-way set assoc, 64 byte line size */</a>
<a name="106"><span class="lineNum">     106 </span>            :         { 0xd7, LVL_3,      MB(2) },    /* 8-way set assoc, 64 byte line size */</a>
<a name="107"><span class="lineNum">     107 </span>            :         { 0xd8, LVL_3,      MB(4) },    /* 12-way set assoc, 64 byte line size */</a>
<a name="108"><span class="lineNum">     108 </span>            :         { 0xdc, LVL_3,      MB(2) },    /* 12-way set assoc, 64 byte line size */</a>
<a name="109"><span class="lineNum">     109 </span>            :         { 0xdd, LVL_3,      MB(4) },    /* 12-way set assoc, 64 byte line size */</a>
<a name="110"><span class="lineNum">     110 </span>            :         { 0xde, LVL_3,      MB(8) },    /* 12-way set assoc, 64 byte line size */</a>
<a name="111"><span class="lineNum">     111 </span>            :         { 0xe2, LVL_3,      MB(2) },    /* 16-way set assoc, 64 byte line size */</a>
<a name="112"><span class="lineNum">     112 </span>            :         { 0xe3, LVL_3,      MB(4) },    /* 16-way set assoc, 64 byte line size */</a>
<a name="113"><span class="lineNum">     113 </span>            :         { 0xe4, LVL_3,      MB(8) },    /* 16-way set assoc, 64 byte line size */</a>
<a name="114"><span class="lineNum">     114 </span>            :         { 0xea, LVL_3,      MB(12) },   /* 24-way set assoc, 64 byte line size */</a>
<a name="115"><span class="lineNum">     115 </span>            :         { 0xeb, LVL_3,      MB(18) },   /* 24-way set assoc, 64 byte line size */</a>
<a name="116"><span class="lineNum">     116 </span>            :         { 0xec, LVL_3,      MB(24) },   /* 24-way set assoc, 64 byte line size */</a>
<a name="117"><span class="lineNum">     117 </span>            :         { 0x00, 0, 0}</a>
<a name="118"><span class="lineNum">     118 </span>            : };</a>
<a name="119"><span class="lineNum">     119 </span>            : </a>
<a name="120"><span class="lineNum">     120 </span>            : </a>
<a name="121"><span class="lineNum">     121 </span>            : enum _cache_type {</a>
<a name="122"><span class="lineNum">     122 </span>            :         CTYPE_NULL = 0,</a>
<a name="123"><span class="lineNum">     123 </span>            :         CTYPE_DATA = 1,</a>
<a name="124"><span class="lineNum">     124 </span>            :         CTYPE_INST = 2,</a>
<a name="125"><span class="lineNum">     125 </span>            :         CTYPE_UNIFIED = 3</a>
<a name="126"><span class="lineNum">     126 </span>            : };</a>
<a name="127"><span class="lineNum">     127 </span>            : </a>
<a name="128"><span class="lineNum">     128 </span>            : union _cpuid4_leaf_eax {</a>
<a name="129"><span class="lineNum">     129 </span>            :         struct {</a>
<a name="130"><span class="lineNum">     130 </span>            :                 enum _cache_type        type:5;</a>
<a name="131"><span class="lineNum">     131 </span>            :                 unsigned int            level:3;</a>
<a name="132"><span class="lineNum">     132 </span>            :                 unsigned int            is_self_initializing:1;</a>
<a name="133"><span class="lineNum">     133 </span>            :                 unsigned int            is_fully_associative:1;</a>
<a name="134"><span class="lineNum">     134 </span>            :                 unsigned int            reserved:4;</a>
<a name="135"><span class="lineNum">     135 </span>            :                 unsigned int            num_threads_sharing:12;</a>
<a name="136"><span class="lineNum">     136 </span>            :                 unsigned int            num_cores_on_die:6;</a>
<a name="137"><span class="lineNum">     137 </span>            :         } split;</a>
<a name="138"><span class="lineNum">     138 </span>            :         u32 full;</a>
<a name="139"><span class="lineNum">     139 </span>            : };</a>
<a name="140"><span class="lineNum">     140 </span>            : </a>
<a name="141"><span class="lineNum">     141 </span>            : union _cpuid4_leaf_ebx {</a>
<a name="142"><span class="lineNum">     142 </span>            :         struct {</a>
<a name="143"><span class="lineNum">     143 </span>            :                 unsigned int            coherency_line_size:12;</a>
<a name="144"><span class="lineNum">     144 </span>            :                 unsigned int            physical_line_partition:10;</a>
<a name="145"><span class="lineNum">     145 </span>            :                 unsigned int            ways_of_associativity:10;</a>
<a name="146"><span class="lineNum">     146 </span>            :         } split;</a>
<a name="147"><span class="lineNum">     147 </span>            :         u32 full;</a>
<a name="148"><span class="lineNum">     148 </span>            : };</a>
<a name="149"><span class="lineNum">     149 </span>            : </a>
<a name="150"><span class="lineNum">     150 </span>            : union _cpuid4_leaf_ecx {</a>
<a name="151"><span class="lineNum">     151 </span>            :         struct {</a>
<a name="152"><span class="lineNum">     152 </span>            :                 unsigned int            number_of_sets:32;</a>
<a name="153"><span class="lineNum">     153 </span>            :         } split;</a>
<a name="154"><span class="lineNum">     154 </span>            :         u32 full;</a>
<a name="155"><span class="lineNum">     155 </span>            : };</a>
<a name="156"><span class="lineNum">     156 </span>            : </a>
<a name="157"><span class="lineNum">     157 </span>            : struct _cpuid4_info_regs {</a>
<a name="158"><span class="lineNum">     158 </span>            :         union _cpuid4_leaf_eax eax;</a>
<a name="159"><span class="lineNum">     159 </span>            :         union _cpuid4_leaf_ebx ebx;</a>
<a name="160"><span class="lineNum">     160 </span>            :         union _cpuid4_leaf_ecx ecx;</a>
<a name="161"><span class="lineNum">     161 </span>            :         unsigned int id;</a>
<a name="162"><span class="lineNum">     162 </span>            :         unsigned long size;</a>
<a name="163"><span class="lineNum">     163 </span>            :         struct amd_northbridge *nb;</a>
<a name="164"><span class="lineNum">     164 </span>            : };</a>
<a name="165"><span class="lineNum">     165 </span>            : </a>
<a name="166"><span class="lineNum">     166 </span>            : static unsigned short num_cache_leaves;</a>
<a name="167"><span class="lineNum">     167 </span>            : </a>
<a name="168"><span class="lineNum">     168 </span>            : /* AMD doesn't have CPUID4. Emulate it here to report the same</a>
<a name="169"><span class="lineNum">     169 </span>            :    information to the user.  This makes some assumptions about the machine:</a>
<a name="170"><span class="lineNum">     170 </span>            :    L2 not shared, no SMT etc. that is currently true on AMD CPUs.</a>
<a name="171"><span class="lineNum">     171 </span>            : </a>
<a name="172"><span class="lineNum">     172 </span>            :    In theory the TLBs could be reported as fake type (they are in &quot;dummy&quot;).</a>
<a name="173"><span class="lineNum">     173 </span>            :    Maybe later */</a>
<a name="174"><span class="lineNum">     174 </span>            : union l1_cache {</a>
<a name="175"><span class="lineNum">     175 </span>            :         struct {</a>
<a name="176"><span class="lineNum">     176 </span>            :                 unsigned line_size:8;</a>
<a name="177"><span class="lineNum">     177 </span>            :                 unsigned lines_per_tag:8;</a>
<a name="178"><span class="lineNum">     178 </span>            :                 unsigned assoc:8;</a>
<a name="179"><span class="lineNum">     179 </span>            :                 unsigned size_in_kb:8;</a>
<a name="180"><span class="lineNum">     180 </span>            :         };</a>
<a name="181"><span class="lineNum">     181 </span>            :         unsigned val;</a>
<a name="182"><span class="lineNum">     182 </span>            : };</a>
<a name="183"><span class="lineNum">     183 </span>            : </a>
<a name="184"><span class="lineNum">     184 </span>            : union l2_cache {</a>
<a name="185"><span class="lineNum">     185 </span>            :         struct {</a>
<a name="186"><span class="lineNum">     186 </span>            :                 unsigned line_size:8;</a>
<a name="187"><span class="lineNum">     187 </span>            :                 unsigned lines_per_tag:4;</a>
<a name="188"><span class="lineNum">     188 </span>            :                 unsigned assoc:4;</a>
<a name="189"><span class="lineNum">     189 </span>            :                 unsigned size_in_kb:16;</a>
<a name="190"><span class="lineNum">     190 </span>            :         };</a>
<a name="191"><span class="lineNum">     191 </span>            :         unsigned val;</a>
<a name="192"><span class="lineNum">     192 </span>            : };</a>
<a name="193"><span class="lineNum">     193 </span>            : </a>
<a name="194"><span class="lineNum">     194 </span>            : union l3_cache {</a>
<a name="195"><span class="lineNum">     195 </span>            :         struct {</a>
<a name="196"><span class="lineNum">     196 </span>            :                 unsigned line_size:8;</a>
<a name="197"><span class="lineNum">     197 </span>            :                 unsigned lines_per_tag:4;</a>
<a name="198"><span class="lineNum">     198 </span>            :                 unsigned assoc:4;</a>
<a name="199"><span class="lineNum">     199 </span>            :                 unsigned res:2;</a>
<a name="200"><span class="lineNum">     200 </span>            :                 unsigned size_encoded:14;</a>
<a name="201"><span class="lineNum">     201 </span>            :         };</a>
<a name="202"><span class="lineNum">     202 </span>            :         unsigned val;</a>
<a name="203"><span class="lineNum">     203 </span>            : };</a>
<a name="204"><span class="lineNum">     204 </span>            : </a>
<a name="205"><span class="lineNum">     205 </span>            : static const unsigned short assocs[] = {</a>
<a name="206"><span class="lineNum">     206 </span>            :         [1] = 1,</a>
<a name="207"><span class="lineNum">     207 </span>            :         [2] = 2,</a>
<a name="208"><span class="lineNum">     208 </span>            :         [4] = 4,</a>
<a name="209"><span class="lineNum">     209 </span>            :         [6] = 8,</a>
<a name="210"><span class="lineNum">     210 </span>            :         [8] = 16,</a>
<a name="211"><span class="lineNum">     211 </span>            :         [0xa] = 32,</a>
<a name="212"><span class="lineNum">     212 </span>            :         [0xb] = 48,</a>
<a name="213"><span class="lineNum">     213 </span>            :         [0xc] = 64,</a>
<a name="214"><span class="lineNum">     214 </span>            :         [0xd] = 96,</a>
<a name="215"><span class="lineNum">     215 </span>            :         [0xe] = 128,</a>
<a name="216"><span class="lineNum">     216 </span>            :         [0xf] = 0xffff /* fully associative - no way to show this currently */</a>
<a name="217"><span class="lineNum">     217 </span>            : };</a>
<a name="218"><span class="lineNum">     218 </span>            : </a>
<a name="219"><span class="lineNum">     219 </span>            : static const unsigned char levels[] = { 1, 1, 2, 3 };</a>
<a name="220"><span class="lineNum">     220 </span>            : static const unsigned char types[] = { 1, 2, 3, 3 };</a>
<a name="221"><span class="lineNum">     221 </span>            : </a>
<a name="222"><span class="lineNum">     222 </span>            : static const enum cache_type cache_type_map[] = {</a>
<a name="223"><span class="lineNum">     223 </span>            :         [CTYPE_NULL] = CACHE_TYPE_NOCACHE,</a>
<a name="224"><span class="lineNum">     224 </span>            :         [CTYPE_DATA] = CACHE_TYPE_DATA,</a>
<a name="225"><span class="lineNum">     225 </span>            :         [CTYPE_INST] = CACHE_TYPE_INST,</a>
<a name="226"><span class="lineNum">     226 </span>            :         [CTYPE_UNIFIED] = CACHE_TYPE_UNIFIED,</a>
<a name="227"><span class="lineNum">     227 </span>            : };</a>
<a name="228"><span class="lineNum">     228 </span>            : </a>
<a name="229"><span class="lineNum">     229 </span>            : static void</a>
<a name="230"><span class="lineNum">     230 </span><span class="lineNoCov">          0 : amd_cpuid4(int leaf, union _cpuid4_leaf_eax *eax,</span></a>
<a name="231"><span class="lineNum">     231 </span>            :                      union _cpuid4_leaf_ebx *ebx,</a>
<a name="232"><span class="lineNum">     232 </span>            :                      union _cpuid4_leaf_ecx *ecx)</a>
<a name="233"><span class="lineNum">     233 </span>            : {</a>
<a name="234"><span class="lineNum">     234 </span><span class="lineNoCov">          0 :         unsigned dummy;</span></a>
<a name="235"><span class="lineNum">     235 </span><span class="lineNoCov">          0 :         unsigned line_size, lines_per_tag, assoc, size_in_kb;</span></a>
<a name="236"><span class="lineNum">     236 </span><span class="lineNoCov">          0 :         union l1_cache l1i, l1d;</span></a>
<a name="237"><span class="lineNum">     237 </span><span class="lineNoCov">          0 :         union l2_cache l2;</span></a>
<a name="238"><span class="lineNum">     238 </span><span class="lineNoCov">          0 :         union l3_cache l3;</span></a>
<a name="239"><span class="lineNum">     239 </span><span class="lineNoCov">          0 :         union l1_cache *l1 = &amp;l1d;</span></a>
<a name="240"><span class="lineNum">     240 </span>            : </a>
<a name="241"><span class="lineNum">     241 </span><span class="lineNoCov">          0 :         eax-&gt;full = 0;</span></a>
<a name="242"><span class="lineNum">     242 </span><span class="lineNoCov">          0 :         ebx-&gt;full = 0;</span></a>
<a name="243"><span class="lineNum">     243 </span><span class="lineNoCov">          0 :         ecx-&gt;full = 0;</span></a>
<a name="244"><span class="lineNum">     244 </span>            : </a>
<a name="245"><span class="lineNum">     245 </span><span class="lineNoCov">          0 :         cpuid(0x80000005, &amp;dummy, &amp;dummy, &amp;l1d.val, &amp;l1i.val);</span></a>
<a name="246"><span class="lineNum">     246 </span><span class="lineNoCov">          0 :         cpuid(0x80000006, &amp;dummy, &amp;dummy, &amp;l2.val, &amp;l3.val);</span></a>
<a name="247"><span class="lineNum">     247 </span>            : </a>
<a name="248"><span class="lineNum">     248 </span><span class="lineNoCov">          0 :         switch (leaf) {</span></a>
<a name="249"><span class="lineNum">     249 </span><span class="lineNoCov">          0 :         case 1:</span></a>
<a name="250"><span class="lineNum">     250 </span><span class="lineNoCov">          0 :                 l1 = &amp;l1i;</span></a>
<a name="251"><span class="lineNum">     251 </span><span class="lineNoCov">          0 :                 fallthrough;</span></a>
<a name="252"><span class="lineNum">     252 </span><span class="lineNoCov">          0 :         case 0:</span></a>
<a name="253"><span class="lineNum">     253 </span><span class="lineNoCov">          0 :                 if (!l1-&gt;val)</span></a>
<a name="254"><span class="lineNum">     254 </span><span class="lineNoCov">          0 :                         return;</span></a>
<a name="255"><span class="lineNum">     255 </span><span class="lineNoCov">          0 :                 assoc = assocs[l1-&gt;assoc];</span></a>
<a name="256"><span class="lineNum">     256 </span><span class="lineNoCov">          0 :                 line_size = l1-&gt;line_size;</span></a>
<a name="257"><span class="lineNum">     257 </span><span class="lineNoCov">          0 :                 lines_per_tag = l1-&gt;lines_per_tag;</span></a>
<a name="258"><span class="lineNum">     258 </span><span class="lineNoCov">          0 :                 size_in_kb = l1-&gt;size_in_kb;</span></a>
<a name="259"><span class="lineNum">     259 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="260"><span class="lineNum">     260 </span><span class="lineNoCov">          0 :         case 2:</span></a>
<a name="261"><span class="lineNum">     261 </span><span class="lineNoCov">          0 :                 if (!l2.val)</span></a>
<a name="262"><span class="lineNum">     262 </span>            :                         return;</a>
<a name="263"><span class="lineNum">     263 </span><span class="lineNoCov">          0 :                 assoc = assocs[l2.assoc];</span></a>
<a name="264"><span class="lineNum">     264 </span><span class="lineNoCov">          0 :                 line_size = l2.line_size;</span></a>
<a name="265"><span class="lineNum">     265 </span><span class="lineNoCov">          0 :                 lines_per_tag = l2.lines_per_tag;</span></a>
<a name="266"><span class="lineNum">     266 </span>            :                 /* cpu_data has errata corrections for K7 applied */</a>
<a name="267"><span class="lineNum">     267 </span><span class="lineNoCov">          0 :                 size_in_kb = __this_cpu_read(cpu_info.x86_cache_size);</span></a>
<a name="268"><span class="lineNum">     268 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="269"><span class="lineNum">     269 </span><span class="lineNoCov">          0 :         case 3:</span></a>
<a name="270"><span class="lineNum">     270 </span><span class="lineNoCov">          0 :                 if (!l3.val)</span></a>
<a name="271"><span class="lineNum">     271 </span>            :                         return;</a>
<a name="272"><span class="lineNum">     272 </span><span class="lineNoCov">          0 :                 assoc = assocs[l3.assoc];</span></a>
<a name="273"><span class="lineNum">     273 </span><span class="lineNoCov">          0 :                 line_size = l3.line_size;</span></a>
<a name="274"><span class="lineNum">     274 </span><span class="lineNoCov">          0 :                 lines_per_tag = l3.lines_per_tag;</span></a>
<a name="275"><span class="lineNum">     275 </span><span class="lineNoCov">          0 :                 size_in_kb = l3.size_encoded * 512;</span></a>
<a name="276"><span class="lineNum">     276 </span><span class="lineNoCov">          0 :                 if (boot_cpu_has(X86_FEATURE_AMD_DCM)) {</span></a>
<a name="277"><span class="lineNum">     277 </span><span class="lineNoCov">          0 :                         size_in_kb = size_in_kb &gt;&gt; 1;</span></a>
<a name="278"><span class="lineNum">     278 </span><span class="lineNoCov">          0 :                         assoc = assoc &gt;&gt; 1;</span></a>
<a name="279"><span class="lineNum">     279 </span>            :                 }</a>
<a name="280"><span class="lineNum">     280 </span>            :                 break;</a>
<a name="281"><span class="lineNum">     281 </span>            :         default:</a>
<a name="282"><span class="lineNum">     282 </span>            :                 return;</a>
<a name="283"><span class="lineNum">     283 </span>            :         }</a>
<a name="284"><span class="lineNum">     284 </span>            : </a>
<a name="285"><span class="lineNum">     285 </span><span class="lineNoCov">          0 :         eax-&gt;split.is_self_initializing = 1;</span></a>
<a name="286"><span class="lineNum">     286 </span><span class="lineNoCov">          0 :         eax-&gt;split.type = types[leaf];</span></a>
<a name="287"><span class="lineNum">     287 </span><span class="lineNoCov">          0 :         eax-&gt;split.level = levels[leaf];</span></a>
<a name="288"><span class="lineNum">     288 </span><span class="lineNoCov">          0 :         eax-&gt;split.num_threads_sharing = 0;</span></a>
<a name="289"><span class="lineNum">     289 </span><span class="lineNoCov">          0 :         eax-&gt;split.num_cores_on_die = __this_cpu_read(cpu_info.x86_max_cores) - 1;</span></a>
<a name="290"><span class="lineNum">     290 </span>            : </a>
<a name="291"><span class="lineNum">     291 </span>            : </a>
<a name="292"><span class="lineNum">     292 </span><span class="lineNoCov">          0 :         if (assoc == 0xffff)</span></a>
<a name="293"><span class="lineNum">     293 </span><span class="lineNoCov">          0 :                 eax-&gt;split.is_fully_associative = 1;</span></a>
<a name="294"><span class="lineNum">     294 </span><span class="lineNoCov">          0 :         ebx-&gt;split.coherency_line_size = line_size - 1;</span></a>
<a name="295"><span class="lineNum">     295 </span><span class="lineNoCov">          0 :         ebx-&gt;split.ways_of_associativity = assoc - 1;</span></a>
<a name="296"><span class="lineNum">     296 </span><span class="lineNoCov">          0 :         ebx-&gt;split.physical_line_partition = lines_per_tag - 1;</span></a>
<a name="297"><span class="lineNum">     297 </span><span class="lineNoCov">          0 :         ecx-&gt;split.number_of_sets = (size_in_kb * 1024) / line_size /</span></a>
<a name="298"><span class="lineNum">     298 </span><span class="lineNoCov">          0 :                 (ebx-&gt;split.ways_of_associativity + 1) - 1;</span></a>
<a name="299"><span class="lineNum">     299 </span>            : }</a>
<a name="300"><span class="lineNum">     300 </span>            : </a>
<a name="301"><span class="lineNum">     301 </span>            : #if defined(CONFIG_AMD_NB) &amp;&amp; defined(CONFIG_SYSFS)</a>
<a name="302"><span class="lineNum">     302 </span>            : </a>
<a name="303"><span class="lineNum">     303 </span>            : /*</a>
<a name="304"><span class="lineNum">     304 </span>            :  * L3 cache descriptors</a>
<a name="305"><span class="lineNum">     305 </span>            :  */</a>
<a name="306"><span class="lineNum">     306 </span>            : static void amd_calc_l3_indices(struct amd_northbridge *nb)</a>
<a name="307"><span class="lineNum">     307 </span>            : {</a>
<a name="308"><span class="lineNum">     308 </span>            :         struct amd_l3_cache *l3 = &amp;nb-&gt;l3_cache;</a>
<a name="309"><span class="lineNum">     309 </span>            :         unsigned int sc0, sc1, sc2, sc3;</a>
<a name="310"><span class="lineNum">     310 </span>            :         u32 val = 0;</a>
<a name="311"><span class="lineNum">     311 </span>            : </a>
<a name="312"><span class="lineNum">     312 </span>            :         pci_read_config_dword(nb-&gt;misc, 0x1C4, &amp;val);</a>
<a name="313"><span class="lineNum">     313 </span>            : </a>
<a name="314"><span class="lineNum">     314 </span>            :         /* calculate subcache sizes */</a>
<a name="315"><span class="lineNum">     315 </span>            :         l3-&gt;subcaches[0] = sc0 = !(val &amp; BIT(0));</a>
<a name="316"><span class="lineNum">     316 </span>            :         l3-&gt;subcaches[1] = sc1 = !(val &amp; BIT(4));</a>
<a name="317"><span class="lineNum">     317 </span>            : </a>
<a name="318"><span class="lineNum">     318 </span>            :         if (boot_cpu_data.x86 == 0x15) {</a>
<a name="319"><span class="lineNum">     319 </span>            :                 l3-&gt;subcaches[0] = sc0 += !(val &amp; BIT(1));</a>
<a name="320"><span class="lineNum">     320 </span>            :                 l3-&gt;subcaches[1] = sc1 += !(val &amp; BIT(5));</a>
<a name="321"><span class="lineNum">     321 </span>            :         }</a>
<a name="322"><span class="lineNum">     322 </span>            : </a>
<a name="323"><span class="lineNum">     323 </span>            :         l3-&gt;subcaches[2] = sc2 = !(val &amp; BIT(8))  + !(val &amp; BIT(9));</a>
<a name="324"><span class="lineNum">     324 </span>            :         l3-&gt;subcaches[3] = sc3 = !(val &amp; BIT(12)) + !(val &amp; BIT(13));</a>
<a name="325"><span class="lineNum">     325 </span>            : </a>
<a name="326"><span class="lineNum">     326 </span>            :         l3-&gt;indices = (max(max3(sc0, sc1, sc2), sc3) &lt;&lt; 10) - 1;</a>
<a name="327"><span class="lineNum">     327 </span>            : }</a>
<a name="328"><span class="lineNum">     328 </span>            : </a>
<a name="329"><span class="lineNum">     329 </span>            : /*</a>
<a name="330"><span class="lineNum">     330 </span>            :  * check whether a slot used for disabling an L3 index is occupied.</a>
<a name="331"><span class="lineNum">     331 </span>            :  * @l3: L3 cache descriptor</a>
<a name="332"><span class="lineNum">     332 </span>            :  * @slot: slot number (0..1)</a>
<a name="333"><span class="lineNum">     333 </span>            :  *</a>
<a name="334"><span class="lineNum">     334 </span>            :  * @returns: the disabled index if used or negative value if slot free.</a>
<a name="335"><span class="lineNum">     335 </span>            :  */</a>
<a name="336"><span class="lineNum">     336 </span>            : static int amd_get_l3_disable_slot(struct amd_northbridge *nb, unsigned slot)</a>
<a name="337"><span class="lineNum">     337 </span>            : {</a>
<a name="338"><span class="lineNum">     338 </span>            :         unsigned int reg = 0;</a>
<a name="339"><span class="lineNum">     339 </span>            : </a>
<a name="340"><span class="lineNum">     340 </span>            :         pci_read_config_dword(nb-&gt;misc, 0x1BC + slot * 4, &amp;reg);</a>
<a name="341"><span class="lineNum">     341 </span>            : </a>
<a name="342"><span class="lineNum">     342 </span>            :         /* check whether this slot is activated already */</a>
<a name="343"><span class="lineNum">     343 </span>            :         if (reg &amp; (3UL &lt;&lt; 30))</a>
<a name="344"><span class="lineNum">     344 </span>            :                 return reg &amp; 0xfff;</a>
<a name="345"><span class="lineNum">     345 </span>            : </a>
<a name="346"><span class="lineNum">     346 </span>            :         return -1;</a>
<a name="347"><span class="lineNum">     347 </span>            : }</a>
<a name="348"><span class="lineNum">     348 </span>            : </a>
<a name="349"><span class="lineNum">     349 </span>            : static ssize_t show_cache_disable(struct cacheinfo *this_leaf, char *buf,</a>
<a name="350"><span class="lineNum">     350 </span>            :                                   unsigned int slot)</a>
<a name="351"><span class="lineNum">     351 </span>            : {</a>
<a name="352"><span class="lineNum">     352 </span>            :         int index;</a>
<a name="353"><span class="lineNum">     353 </span>            :         struct amd_northbridge *nb = this_leaf-&gt;priv;</a>
<a name="354"><span class="lineNum">     354 </span>            : </a>
<a name="355"><span class="lineNum">     355 </span>            :         index = amd_get_l3_disable_slot(nb, slot);</a>
<a name="356"><span class="lineNum">     356 </span>            :         if (index &gt;= 0)</a>
<a name="357"><span class="lineNum">     357 </span>            :                 return sprintf(buf, &quot;%d\n&quot;, index);</a>
<a name="358"><span class="lineNum">     358 </span>            : </a>
<a name="359"><span class="lineNum">     359 </span>            :         return sprintf(buf, &quot;FREE\n&quot;);</a>
<a name="360"><span class="lineNum">     360 </span>            : }</a>
<a name="361"><span class="lineNum">     361 </span>            : </a>
<a name="362"><span class="lineNum">     362 </span>            : #define SHOW_CACHE_DISABLE(slot)                                        \</a>
<a name="363"><span class="lineNum">     363 </span>            : static ssize_t                                                          \</a>
<a name="364"><span class="lineNum">     364 </span>            : cache_disable_##slot##_show(struct device *dev,                         \</a>
<a name="365"><span class="lineNum">     365 </span>            :                             struct device_attribute *attr, char *buf)   \</a>
<a name="366"><span class="lineNum">     366 </span>            : {                                                                       \</a>
<a name="367"><span class="lineNum">     367 </span>            :         struct cacheinfo *this_leaf = dev_get_drvdata(dev);             \</a>
<a name="368"><span class="lineNum">     368 </span>            :         return show_cache_disable(this_leaf, buf, slot);                \</a>
<a name="369"><span class="lineNum">     369 </span>            : }</a>
<a name="370"><span class="lineNum">     370 </span>            : SHOW_CACHE_DISABLE(0)</a>
<a name="371"><span class="lineNum">     371 </span>            : SHOW_CACHE_DISABLE(1)</a>
<a name="372"><span class="lineNum">     372 </span>            : </a>
<a name="373"><span class="lineNum">     373 </span>            : static void amd_l3_disable_index(struct amd_northbridge *nb, int cpu,</a>
<a name="374"><span class="lineNum">     374 </span>            :                                  unsigned slot, unsigned long idx)</a>
<a name="375"><span class="lineNum">     375 </span>            : {</a>
<a name="376"><span class="lineNum">     376 </span>            :         int i;</a>
<a name="377"><span class="lineNum">     377 </span>            : </a>
<a name="378"><span class="lineNum">     378 </span>            :         idx |= BIT(30);</a>
<a name="379"><span class="lineNum">     379 </span>            : </a>
<a name="380"><span class="lineNum">     380 </span>            :         /*</a>
<a name="381"><span class="lineNum">     381 </span>            :          *  disable index in all 4 subcaches</a>
<a name="382"><span class="lineNum">     382 </span>            :          */</a>
<a name="383"><span class="lineNum">     383 </span>            :         for (i = 0; i &lt; 4; i++) {</a>
<a name="384"><span class="lineNum">     384 </span>            :                 u32 reg = idx | (i &lt;&lt; 20);</a>
<a name="385"><span class="lineNum">     385 </span>            : </a>
<a name="386"><span class="lineNum">     386 </span>            :                 if (!nb-&gt;l3_cache.subcaches[i])</a>
<a name="387"><span class="lineNum">     387 </span>            :                         continue;</a>
<a name="388"><span class="lineNum">     388 </span>            : </a>
<a name="389"><span class="lineNum">     389 </span>            :                 pci_write_config_dword(nb-&gt;misc, 0x1BC + slot * 4, reg);</a>
<a name="390"><span class="lineNum">     390 </span>            : </a>
<a name="391"><span class="lineNum">     391 </span>            :                 /*</a>
<a name="392"><span class="lineNum">     392 </span>            :                  * We need to WBINVD on a core on the node containing the L3</a>
<a name="393"><span class="lineNum">     393 </span>            :                  * cache which indices we disable therefore a simple wbinvd()</a>
<a name="394"><span class="lineNum">     394 </span>            :                  * is not sufficient.</a>
<a name="395"><span class="lineNum">     395 </span>            :                  */</a>
<a name="396"><span class="lineNum">     396 </span>            :                 wbinvd_on_cpu(cpu);</a>
<a name="397"><span class="lineNum">     397 </span>            : </a>
<a name="398"><span class="lineNum">     398 </span>            :                 reg |= BIT(31);</a>
<a name="399"><span class="lineNum">     399 </span>            :                 pci_write_config_dword(nb-&gt;misc, 0x1BC + slot * 4, reg);</a>
<a name="400"><span class="lineNum">     400 </span>            :         }</a>
<a name="401"><span class="lineNum">     401 </span>            : }</a>
<a name="402"><span class="lineNum">     402 </span>            : </a>
<a name="403"><span class="lineNum">     403 </span>            : /*</a>
<a name="404"><span class="lineNum">     404 </span>            :  * disable a L3 cache index by using a disable-slot</a>
<a name="405"><span class="lineNum">     405 </span>            :  *</a>
<a name="406"><span class="lineNum">     406 </span>            :  * @l3:    L3 cache descriptor</a>
<a name="407"><span class="lineNum">     407 </span>            :  * @cpu:   A CPU on the node containing the L3 cache</a>
<a name="408"><span class="lineNum">     408 </span>            :  * @slot:  slot number (0..1)</a>
<a name="409"><span class="lineNum">     409 </span>            :  * @index: index to disable</a>
<a name="410"><span class="lineNum">     410 </span>            :  *</a>
<a name="411"><span class="lineNum">     411 </span>            :  * @return: 0 on success, error status on failure</a>
<a name="412"><span class="lineNum">     412 </span>            :  */</a>
<a name="413"><span class="lineNum">     413 </span>            : static int amd_set_l3_disable_slot(struct amd_northbridge *nb, int cpu,</a>
<a name="414"><span class="lineNum">     414 </span>            :                             unsigned slot, unsigned long index)</a>
<a name="415"><span class="lineNum">     415 </span>            : {</a>
<a name="416"><span class="lineNum">     416 </span>            :         int ret = 0;</a>
<a name="417"><span class="lineNum">     417 </span>            : </a>
<a name="418"><span class="lineNum">     418 </span>            :         /*  check if @slot is already used or the index is already disabled */</a>
<a name="419"><span class="lineNum">     419 </span>            :         ret = amd_get_l3_disable_slot(nb, slot);</a>
<a name="420"><span class="lineNum">     420 </span>            :         if (ret &gt;= 0)</a>
<a name="421"><span class="lineNum">     421 </span>            :                 return -EEXIST;</a>
<a name="422"><span class="lineNum">     422 </span>            : </a>
<a name="423"><span class="lineNum">     423 </span>            :         if (index &gt; nb-&gt;l3_cache.indices)</a>
<a name="424"><span class="lineNum">     424 </span>            :                 return -EINVAL;</a>
<a name="425"><span class="lineNum">     425 </span>            : </a>
<a name="426"><span class="lineNum">     426 </span>            :         /* check whether the other slot has disabled the same index already */</a>
<a name="427"><span class="lineNum">     427 </span>            :         if (index == amd_get_l3_disable_slot(nb, !slot))</a>
<a name="428"><span class="lineNum">     428 </span>            :                 return -EEXIST;</a>
<a name="429"><span class="lineNum">     429 </span>            : </a>
<a name="430"><span class="lineNum">     430 </span>            :         amd_l3_disable_index(nb, cpu, slot, index);</a>
<a name="431"><span class="lineNum">     431 </span>            : </a>
<a name="432"><span class="lineNum">     432 </span>            :         return 0;</a>
<a name="433"><span class="lineNum">     433 </span>            : }</a>
<a name="434"><span class="lineNum">     434 </span>            : </a>
<a name="435"><span class="lineNum">     435 </span>            : static ssize_t store_cache_disable(struct cacheinfo *this_leaf,</a>
<a name="436"><span class="lineNum">     436 </span>            :                                    const char *buf, size_t count,</a>
<a name="437"><span class="lineNum">     437 </span>            :                                    unsigned int slot)</a>
<a name="438"><span class="lineNum">     438 </span>            : {</a>
<a name="439"><span class="lineNum">     439 </span>            :         unsigned long val = 0;</a>
<a name="440"><span class="lineNum">     440 </span>            :         int cpu, err = 0;</a>
<a name="441"><span class="lineNum">     441 </span>            :         struct amd_northbridge *nb = this_leaf-&gt;priv;</a>
<a name="442"><span class="lineNum">     442 </span>            : </a>
<a name="443"><span class="lineNum">     443 </span>            :         if (!capable(CAP_SYS_ADMIN))</a>
<a name="444"><span class="lineNum">     444 </span>            :                 return -EPERM;</a>
<a name="445"><span class="lineNum">     445 </span>            : </a>
<a name="446"><span class="lineNum">     446 </span>            :         cpu = cpumask_first(&amp;this_leaf-&gt;shared_cpu_map);</a>
<a name="447"><span class="lineNum">     447 </span>            : </a>
<a name="448"><span class="lineNum">     448 </span>            :         if (kstrtoul(buf, 10, &amp;val) &lt; 0)</a>
<a name="449"><span class="lineNum">     449 </span>            :                 return -EINVAL;</a>
<a name="450"><span class="lineNum">     450 </span>            : </a>
<a name="451"><span class="lineNum">     451 </span>            :         err = amd_set_l3_disable_slot(nb, cpu, slot, val);</a>
<a name="452"><span class="lineNum">     452 </span>            :         if (err) {</a>
<a name="453"><span class="lineNum">     453 </span>            :                 if (err == -EEXIST)</a>
<a name="454"><span class="lineNum">     454 </span>            :                         pr_warn(&quot;L3 slot %d in use/index already disabled!\n&quot;,</a>
<a name="455"><span class="lineNum">     455 </span>            :                                    slot);</a>
<a name="456"><span class="lineNum">     456 </span>            :                 return err;</a>
<a name="457"><span class="lineNum">     457 </span>            :         }</a>
<a name="458"><span class="lineNum">     458 </span>            :         return count;</a>
<a name="459"><span class="lineNum">     459 </span>            : }</a>
<a name="460"><span class="lineNum">     460 </span>            : </a>
<a name="461"><span class="lineNum">     461 </span>            : #define STORE_CACHE_DISABLE(slot)                                       \</a>
<a name="462"><span class="lineNum">     462 </span>            : static ssize_t                                                          \</a>
<a name="463"><span class="lineNum">     463 </span>            : cache_disable_##slot##_store(struct device *dev,                        \</a>
<a name="464"><span class="lineNum">     464 </span>            :                              struct device_attribute *attr,             \</a>
<a name="465"><span class="lineNum">     465 </span>            :                              const char *buf, size_t count)             \</a>
<a name="466"><span class="lineNum">     466 </span>            : {                                                                       \</a>
<a name="467"><span class="lineNum">     467 </span>            :         struct cacheinfo *this_leaf = dev_get_drvdata(dev);             \</a>
<a name="468"><span class="lineNum">     468 </span>            :         return store_cache_disable(this_leaf, buf, count, slot);        \</a>
<a name="469"><span class="lineNum">     469 </span>            : }</a>
<a name="470"><span class="lineNum">     470 </span>            : STORE_CACHE_DISABLE(0)</a>
<a name="471"><span class="lineNum">     471 </span>            : STORE_CACHE_DISABLE(1)</a>
<a name="472"><span class="lineNum">     472 </span>            : </a>
<a name="473"><span class="lineNum">     473 </span>            : static ssize_t subcaches_show(struct device *dev,</a>
<a name="474"><span class="lineNum">     474 </span>            :                               struct device_attribute *attr, char *buf)</a>
<a name="475"><span class="lineNum">     475 </span>            : {</a>
<a name="476"><span class="lineNum">     476 </span>            :         struct cacheinfo *this_leaf = dev_get_drvdata(dev);</a>
<a name="477"><span class="lineNum">     477 </span>            :         int cpu = cpumask_first(&amp;this_leaf-&gt;shared_cpu_map);</a>
<a name="478"><span class="lineNum">     478 </span>            : </a>
<a name="479"><span class="lineNum">     479 </span>            :         return sprintf(buf, &quot;%x\n&quot;, amd_get_subcaches(cpu));</a>
<a name="480"><span class="lineNum">     480 </span>            : }</a>
<a name="481"><span class="lineNum">     481 </span>            : </a>
<a name="482"><span class="lineNum">     482 </span>            : static ssize_t subcaches_store(struct device *dev,</a>
<a name="483"><span class="lineNum">     483 </span>            :                                struct device_attribute *attr,</a>
<a name="484"><span class="lineNum">     484 </span>            :                                const char *buf, size_t count)</a>
<a name="485"><span class="lineNum">     485 </span>            : {</a>
<a name="486"><span class="lineNum">     486 </span>            :         struct cacheinfo *this_leaf = dev_get_drvdata(dev);</a>
<a name="487"><span class="lineNum">     487 </span>            :         int cpu = cpumask_first(&amp;this_leaf-&gt;shared_cpu_map);</a>
<a name="488"><span class="lineNum">     488 </span>            :         unsigned long val;</a>
<a name="489"><span class="lineNum">     489 </span>            : </a>
<a name="490"><span class="lineNum">     490 </span>            :         if (!capable(CAP_SYS_ADMIN))</a>
<a name="491"><span class="lineNum">     491 </span>            :                 return -EPERM;</a>
<a name="492"><span class="lineNum">     492 </span>            : </a>
<a name="493"><span class="lineNum">     493 </span>            :         if (kstrtoul(buf, 16, &amp;val) &lt; 0)</a>
<a name="494"><span class="lineNum">     494 </span>            :                 return -EINVAL;</a>
<a name="495"><span class="lineNum">     495 </span>            : </a>
<a name="496"><span class="lineNum">     496 </span>            :         if (amd_set_subcaches(cpu, val))</a>
<a name="497"><span class="lineNum">     497 </span>            :                 return -EINVAL;</a>
<a name="498"><span class="lineNum">     498 </span>            : </a>
<a name="499"><span class="lineNum">     499 </span>            :         return count;</a>
<a name="500"><span class="lineNum">     500 </span>            : }</a>
<a name="501"><span class="lineNum">     501 </span>            : </a>
<a name="502"><span class="lineNum">     502 </span>            : static DEVICE_ATTR_RW(cache_disable_0);</a>
<a name="503"><span class="lineNum">     503 </span>            : static DEVICE_ATTR_RW(cache_disable_1);</a>
<a name="504"><span class="lineNum">     504 </span>            : static DEVICE_ATTR_RW(subcaches);</a>
<a name="505"><span class="lineNum">     505 </span>            : </a>
<a name="506"><span class="lineNum">     506 </span>            : static umode_t</a>
<a name="507"><span class="lineNum">     507 </span>            : cache_private_attrs_is_visible(struct kobject *kobj,</a>
<a name="508"><span class="lineNum">     508 </span>            :                                struct attribute *attr, int unused)</a>
<a name="509"><span class="lineNum">     509 </span>            : {</a>
<a name="510"><span class="lineNum">     510 </span>            :         struct device *dev = kobj_to_dev(kobj);</a>
<a name="511"><span class="lineNum">     511 </span>            :         struct cacheinfo *this_leaf = dev_get_drvdata(dev);</a>
<a name="512"><span class="lineNum">     512 </span>            :         umode_t mode = attr-&gt;mode;</a>
<a name="513"><span class="lineNum">     513 </span>            : </a>
<a name="514"><span class="lineNum">     514 </span>            :         if (!this_leaf-&gt;priv)</a>
<a name="515"><span class="lineNum">     515 </span>            :                 return 0;</a>
<a name="516"><span class="lineNum">     516 </span>            : </a>
<a name="517"><span class="lineNum">     517 </span>            :         if ((attr == &amp;dev_attr_subcaches.attr) &amp;&amp;</a>
<a name="518"><span class="lineNum">     518 </span>            :             amd_nb_has_feature(AMD_NB_L3_PARTITIONING))</a>
<a name="519"><span class="lineNum">     519 </span>            :                 return mode;</a>
<a name="520"><span class="lineNum">     520 </span>            : </a>
<a name="521"><span class="lineNum">     521 </span>            :         if ((attr == &amp;dev_attr_cache_disable_0.attr ||</a>
<a name="522"><span class="lineNum">     522 </span>            :              attr == &amp;dev_attr_cache_disable_1.attr) &amp;&amp;</a>
<a name="523"><span class="lineNum">     523 </span>            :             amd_nb_has_feature(AMD_NB_L3_INDEX_DISABLE))</a>
<a name="524"><span class="lineNum">     524 </span>            :                 return mode;</a>
<a name="525"><span class="lineNum">     525 </span>            : </a>
<a name="526"><span class="lineNum">     526 </span>            :         return 0;</a>
<a name="527"><span class="lineNum">     527 </span>            : }</a>
<a name="528"><span class="lineNum">     528 </span>            : </a>
<a name="529"><span class="lineNum">     529 </span>            : static struct attribute_group cache_private_group = {</a>
<a name="530"><span class="lineNum">     530 </span>            :         .is_visible = cache_private_attrs_is_visible,</a>
<a name="531"><span class="lineNum">     531 </span>            : };</a>
<a name="532"><span class="lineNum">     532 </span>            : </a>
<a name="533"><span class="lineNum">     533 </span>            : static void init_amd_l3_attrs(void)</a>
<a name="534"><span class="lineNum">     534 </span>            : {</a>
<a name="535"><span class="lineNum">     535 </span>            :         int n = 1;</a>
<a name="536"><span class="lineNum">     536 </span>            :         static struct attribute **amd_l3_attrs;</a>
<a name="537"><span class="lineNum">     537 </span>            : </a>
<a name="538"><span class="lineNum">     538 </span>            :         if (amd_l3_attrs) /* already initialized */</a>
<a name="539"><span class="lineNum">     539 </span>            :                 return;</a>
<a name="540"><span class="lineNum">     540 </span>            : </a>
<a name="541"><span class="lineNum">     541 </span>            :         if (amd_nb_has_feature(AMD_NB_L3_INDEX_DISABLE))</a>
<a name="542"><span class="lineNum">     542 </span>            :                 n += 2;</a>
<a name="543"><span class="lineNum">     543 </span>            :         if (amd_nb_has_feature(AMD_NB_L3_PARTITIONING))</a>
<a name="544"><span class="lineNum">     544 </span>            :                 n += 1;</a>
<a name="545"><span class="lineNum">     545 </span>            : </a>
<a name="546"><span class="lineNum">     546 </span>            :         amd_l3_attrs = kcalloc(n, sizeof(*amd_l3_attrs), GFP_KERNEL);</a>
<a name="547"><span class="lineNum">     547 </span>            :         if (!amd_l3_attrs)</a>
<a name="548"><span class="lineNum">     548 </span>            :                 return;</a>
<a name="549"><span class="lineNum">     549 </span>            : </a>
<a name="550"><span class="lineNum">     550 </span>            :         n = 0;</a>
<a name="551"><span class="lineNum">     551 </span>            :         if (amd_nb_has_feature(AMD_NB_L3_INDEX_DISABLE)) {</a>
<a name="552"><span class="lineNum">     552 </span>            :                 amd_l3_attrs[n++] = &amp;dev_attr_cache_disable_0.attr;</a>
<a name="553"><span class="lineNum">     553 </span>            :                 amd_l3_attrs[n++] = &amp;dev_attr_cache_disable_1.attr;</a>
<a name="554"><span class="lineNum">     554 </span>            :         }</a>
<a name="555"><span class="lineNum">     555 </span>            :         if (amd_nb_has_feature(AMD_NB_L3_PARTITIONING))</a>
<a name="556"><span class="lineNum">     556 </span>            :                 amd_l3_attrs[n++] = &amp;dev_attr_subcaches.attr;</a>
<a name="557"><span class="lineNum">     557 </span>            : </a>
<a name="558"><span class="lineNum">     558 </span>            :         cache_private_group.attrs = amd_l3_attrs;</a>
<a name="559"><span class="lineNum">     559 </span>            : }</a>
<a name="560"><span class="lineNum">     560 </span>            : </a>
<a name="561"><span class="lineNum">     561 </span>            : const struct attribute_group *</a>
<a name="562"><span class="lineNum">     562 </span>            : cache_get_priv_group(struct cacheinfo *this_leaf)</a>
<a name="563"><span class="lineNum">     563 </span>            : {</a>
<a name="564"><span class="lineNum">     564 </span>            :         struct amd_northbridge *nb = this_leaf-&gt;priv;</a>
<a name="565"><span class="lineNum">     565 </span>            : </a>
<a name="566"><span class="lineNum">     566 </span>            :         if (this_leaf-&gt;level &lt; 3 || !nb)</a>
<a name="567"><span class="lineNum">     567 </span>            :                 return NULL;</a>
<a name="568"><span class="lineNum">     568 </span>            : </a>
<a name="569"><span class="lineNum">     569 </span>            :         if (nb &amp;&amp; nb-&gt;l3_cache.indices)</a>
<a name="570"><span class="lineNum">     570 </span>            :                 init_amd_l3_attrs();</a>
<a name="571"><span class="lineNum">     571 </span>            : </a>
<a name="572"><span class="lineNum">     572 </span>            :         return &amp;cache_private_group;</a>
<a name="573"><span class="lineNum">     573 </span>            : }</a>
<a name="574"><span class="lineNum">     574 </span>            : </a>
<a name="575"><span class="lineNum">     575 </span>            : static void amd_init_l3_cache(struct _cpuid4_info_regs *this_leaf, int index)</a>
<a name="576"><span class="lineNum">     576 </span>            : {</a>
<a name="577"><span class="lineNum">     577 </span>            :         int node;</a>
<a name="578"><span class="lineNum">     578 </span>            : </a>
<a name="579"><span class="lineNum">     579 </span>            :         /* only for L3, and not in virtualized environments */</a>
<a name="580"><span class="lineNum">     580 </span>            :         if (index &lt; 3)</a>
<a name="581"><span class="lineNum">     581 </span>            :                 return;</a>
<a name="582"><span class="lineNum">     582 </span>            : </a>
<a name="583"><span class="lineNum">     583 </span>            :         node = topology_die_id(smp_processor_id());</a>
<a name="584"><span class="lineNum">     584 </span>            :         this_leaf-&gt;nb = node_to_amd_nb(node);</a>
<a name="585"><span class="lineNum">     585 </span>            :         if (this_leaf-&gt;nb &amp;&amp; !this_leaf-&gt;nb-&gt;l3_cache.indices)</a>
<a name="586"><span class="lineNum">     586 </span>            :                 amd_calc_l3_indices(this_leaf-&gt;nb);</a>
<a name="587"><span class="lineNum">     587 </span>            : }</a>
<a name="588"><span class="lineNum">     588 </span>            : #else</a>
<a name="589"><span class="lineNum">     589 </span>            : #define amd_init_l3_cache(x, y)</a>
<a name="590"><span class="lineNum">     590 </span>            : #endif  /* CONFIG_AMD_NB &amp;&amp; CONFIG_SYSFS */</a>
<a name="591"><span class="lineNum">     591 </span>            : </a>
<a name="592"><span class="lineNum">     592 </span>            : static int</a>
<a name="593"><span class="lineNum">     593 </span><span class="lineCov">         32 : cpuid4_cache_lookup_regs(int index, struct _cpuid4_info_regs *this_leaf)</span></a>
<a name="594"><span class="lineNum">     594 </span>            : {</a>
<a name="595"><span class="lineNum">     595 </span><span class="lineCov">         32 :         union _cpuid4_leaf_eax  eax;</span></a>
<a name="596"><span class="lineNum">     596 </span><span class="lineCov">         32 :         union _cpuid4_leaf_ebx  ebx;</span></a>
<a name="597"><span class="lineNum">     597 </span><span class="lineCov">         32 :         union _cpuid4_leaf_ecx  ecx;</span></a>
<a name="598"><span class="lineNum">     598 </span><span class="lineCov">         32 :         unsigned                edx;</span></a>
<a name="599"><span class="lineNum">     599 </span>            : </a>
<a name="600"><span class="lineNum">     600 </span><span class="lineCov">         32 :         if (boot_cpu_data.x86_vendor == X86_VENDOR_AMD) {</span></a>
<a name="601"><span class="lineNum">     601 </span><span class="lineNoCov">          0 :                 if (boot_cpu_has(X86_FEATURE_TOPOEXT))</span></a>
<a name="602"><span class="lineNum">     602 </span><span class="lineNoCov">          0 :                         cpuid_count(0x8000001d, index, &amp;eax.full,</span></a>
<a name="603"><span class="lineNum">     603 </span>            :                                     &amp;ebx.full, &amp;ecx.full, &amp;edx);</a>
<a name="604"><span class="lineNum">     604 </span>            :                 else</a>
<a name="605"><span class="lineNum">     605 </span><span class="lineNoCov">          0 :                         amd_cpuid4(index, &amp;eax, &amp;ebx, &amp;ecx);</span></a>
<a name="606"><span class="lineNum">     606 </span>            :                 amd_init_l3_cache(this_leaf, index);</a>
<a name="607"><span class="lineNum">     607 </span><span class="lineCov">         32 :         } else if (boot_cpu_data.x86_vendor == X86_VENDOR_HYGON) {</span></a>
<a name="608"><span class="lineNum">     608 </span><span class="lineNoCov">          0 :                 cpuid_count(0x8000001d, index, &amp;eax.full,</span></a>
<a name="609"><span class="lineNum">     609 </span>            :                             &amp;ebx.full, &amp;ecx.full, &amp;edx);</a>
<a name="610"><span class="lineNum">     610 </span>            :                 amd_init_l3_cache(this_leaf, index);</a>
<a name="611"><span class="lineNum">     611 </span>            :         } else {</a>
<a name="612"><span class="lineNum">     612 </span><span class="lineCov">         32 :                 cpuid_count(4, index, &amp;eax.full, &amp;ebx.full, &amp;ecx.full, &amp;edx);</span></a>
<a name="613"><span class="lineNum">     613 </span>            :         }</a>
<a name="614"><span class="lineNum">     614 </span>            : </a>
<a name="615"><span class="lineNum">     615 </span><span class="lineCov">         32 :         if (eax.split.type == CTYPE_NULL)</span></a>
<a name="616"><span class="lineNum">     616 </span>            :                 return -EIO; /* better error ? */</a>
<a name="617"><span class="lineNum">     617 </span>            : </a>
<a name="618"><span class="lineNum">     618 </span><span class="lineCov">         32 :         this_leaf-&gt;eax = eax;</span></a>
<a name="619"><span class="lineNum">     619 </span><span class="lineCov">         32 :         this_leaf-&gt;ebx = ebx;</span></a>
<a name="620"><span class="lineNum">     620 </span><span class="lineCov">         32 :         this_leaf-&gt;ecx = ecx;</span></a>
<a name="621"><span class="lineNum">     621 </span><span class="lineCov">         32 :         this_leaf-&gt;size = (ecx.split.number_of_sets          + 1) *</span></a>
<a name="622"><span class="lineNum">     622 </span><span class="lineCov">         32 :                           (ebx.split.coherency_line_size     + 1) *</span></a>
<a name="623"><span class="lineNum">     623 </span><span class="lineCov">         32 :                           (ebx.split.physical_line_partition + 1) *</span></a>
<a name="624"><span class="lineNum">     624 </span><span class="lineCov">         32 :                           (ebx.split.ways_of_associativity   + 1);</span></a>
<a name="625"><span class="lineNum">     625 </span><span class="lineCov">         32 :         return 0;</span></a>
<a name="626"><span class="lineNum">     626 </span>            : }</a>
<a name="627"><span class="lineNum">     627 </span>            : </a>
<a name="628"><span class="lineNum">     628 </span><span class="lineCov">          1 : static int find_num_cache_leaves(struct cpuinfo_x86 *c)</span></a>
<a name="629"><span class="lineNum">     629 </span>            : {</a>
<a name="630"><span class="lineNum">     630 </span><span class="lineCov">          1 :         unsigned int            eax, ebx, ecx, edx, op;</span></a>
<a name="631"><span class="lineNum">     631 </span><span class="lineCov">          1 :         union _cpuid4_leaf_eax  cache_eax;</span></a>
<a name="632"><span class="lineNum">     632 </span><span class="lineCov">          1 :         int                     i = -1;</span></a>
<a name="633"><span class="lineNum">     633 </span>            : </a>
<a name="634"><span class="lineNum">     634 </span><span class="lineCov">          1 :         if (c-&gt;x86_vendor == X86_VENDOR_AMD ||</span></a>
<a name="635"><span class="lineNum">     635 </span>            :             c-&gt;x86_vendor == X86_VENDOR_HYGON)</a>
<a name="636"><span class="lineNum">     636 </span><span class="lineCov">          1 :                 op = 0x8000001d;</span></a>
<a name="637"><span class="lineNum">     637 </span>            :         else</a>
<a name="638"><span class="lineNum">     638 </span><span class="lineCov">          1 :                 op = 4;</span></a>
<a name="639"><span class="lineNum">     639 </span>            : </a>
<a name="640"><span class="lineNum">     640 </span><span class="lineCov">          5 :         do {</span></a>
<a name="641"><span class="lineNum">     641 </span><span class="lineCov">          5 :                 ++i;</span></a>
<a name="642"><span class="lineNum">     642 </span>            :                 /* Do cpuid(op) loop to find out num_cache_leaves */</a>
<a name="643"><span class="lineNum">     643 </span><span class="lineCov">          5 :                 cpuid_count(op, i, &amp;eax, &amp;ebx, &amp;ecx, &amp;edx);</span></a>
<a name="644"><span class="lineNum">     644 </span><span class="lineCov">          5 :                 cache_eax.full = eax;</span></a>
<a name="645"><span class="lineNum">     645 </span><span class="lineCov">          5 :         } while (cache_eax.split.type != CTYPE_NULL);</span></a>
<a name="646"><span class="lineNum">     646 </span><span class="lineCov">          1 :         return i;</span></a>
<a name="647"><span class="lineNum">     647 </span>            : }</a>
<a name="648"><span class="lineNum">     648 </span>            : </a>
<a name="649"><span class="lineNum">     649 </span><span class="lineNoCov">          0 : void cacheinfo_amd_init_llc_id(struct cpuinfo_x86 *c, int cpu)</span></a>
<a name="650"><span class="lineNum">     650 </span>            : {</a>
<a name="651"><span class="lineNum">     651 </span>            :         /*</a>
<a name="652"><span class="lineNum">     652 </span>            :          * We may have multiple LLCs if L3 caches exist, so check if we</a>
<a name="653"><span class="lineNum">     653 </span>            :          * have an L3 cache by looking at the L3 cache CPUID leaf.</a>
<a name="654"><span class="lineNum">     654 </span>            :          */</a>
<a name="655"><span class="lineNum">     655 </span><span class="lineNoCov">          0 :         if (!cpuid_edx(0x80000006))</span></a>
<a name="656"><span class="lineNum">     656 </span>            :                 return;</a>
<a name="657"><span class="lineNum">     657 </span>            : </a>
<a name="658"><span class="lineNum">     658 </span><span class="lineNoCov">          0 :         if (c-&gt;x86 &lt; 0x17) {</span></a>
<a name="659"><span class="lineNum">     659 </span>            :                 /* LLC is at the node level. */</a>
<a name="660"><span class="lineNum">     660 </span><span class="lineNoCov">          0 :                 per_cpu(cpu_llc_id, cpu) = c-&gt;cpu_die_id;</span></a>
<a name="661"><span class="lineNum">     661 </span><span class="lineNoCov">          0 :         } else if (c-&gt;x86 == 0x17 &amp;&amp; c-&gt;x86_model &lt;= 0x1F) {</span></a>
<a name="662"><span class="lineNum">     662 </span>            :                 /*</a>
<a name="663"><span class="lineNum">     663 </span>            :                  * LLC is at the core complex level.</a>
<a name="664"><span class="lineNum">     664 </span>            :                  * Core complex ID is ApicId[3] for these processors.</a>
<a name="665"><span class="lineNum">     665 </span>            :                  */</a>
<a name="666"><span class="lineNum">     666 </span><span class="lineNoCov">          0 :                 per_cpu(cpu_llc_id, cpu) = c-&gt;apicid &gt;&gt; 3;</span></a>
<a name="667"><span class="lineNum">     667 </span>            :         } else {</a>
<a name="668"><span class="lineNum">     668 </span>            :                 /*</a>
<a name="669"><span class="lineNum">     669 </span>            :                  * LLC ID is calculated from the number of threads sharing the</a>
<a name="670"><span class="lineNum">     670 </span>            :                  * cache.</a>
<a name="671"><span class="lineNum">     671 </span>            :                  * */</a>
<a name="672"><span class="lineNum">     672 </span><span class="lineNoCov">          0 :                 u32 eax, ebx, ecx, edx, num_sharing_cache = 0;</span></a>
<a name="673"><span class="lineNum">     673 </span><span class="lineNoCov">          0 :                 u32 llc_index = find_num_cache_leaves(c) - 1;</span></a>
<a name="674"><span class="lineNum">     674 </span>            : </a>
<a name="675"><span class="lineNum">     675 </span><span class="lineNoCov">          0 :                 cpuid_count(0x8000001d, llc_index, &amp;eax, &amp;ebx, &amp;ecx, &amp;edx);</span></a>
<a name="676"><span class="lineNum">     676 </span><span class="lineNoCov">          0 :                 if (eax)</span></a>
<a name="677"><span class="lineNum">     677 </span><span class="lineNoCov">          0 :                         num_sharing_cache = ((eax &gt;&gt; 14) &amp; 0xfff) + 1;</span></a>
<a name="678"><span class="lineNum">     678 </span>            : </a>
<a name="679"><span class="lineNum">     679 </span><span class="lineNoCov">          0 :                 if (num_sharing_cache) {</span></a>
<a name="680"><span class="lineNum">     680 </span><span class="lineNoCov">          0 :                         int bits = get_count_order(num_sharing_cache);</span></a>
<a name="681"><span class="lineNum">     681 </span>            : </a>
<a name="682"><span class="lineNum">     682 </span><span class="lineNoCov">          0 :                         per_cpu(cpu_llc_id, cpu) = c-&gt;apicid &gt;&gt; bits;</span></a>
<a name="683"><span class="lineNum">     683 </span>            :                 }</a>
<a name="684"><span class="lineNum">     684 </span>            :         }</a>
<a name="685"><span class="lineNum">     685 </span>            : }</a>
<a name="686"><span class="lineNum">     686 </span>            : </a>
<a name="687"><span class="lineNum">     687 </span><span class="lineNoCov">          0 : void cacheinfo_hygon_init_llc_id(struct cpuinfo_x86 *c, int cpu)</span></a>
<a name="688"><span class="lineNum">     688 </span>            : {</a>
<a name="689"><span class="lineNum">     689 </span>            :         /*</a>
<a name="690"><span class="lineNum">     690 </span>            :          * We may have multiple LLCs if L3 caches exist, so check if we</a>
<a name="691"><span class="lineNum">     691 </span>            :          * have an L3 cache by looking at the L3 cache CPUID leaf.</a>
<a name="692"><span class="lineNum">     692 </span>            :          */</a>
<a name="693"><span class="lineNum">     693 </span><span class="lineNoCov">          0 :         if (!cpuid_edx(0x80000006))</span></a>
<a name="694"><span class="lineNum">     694 </span>            :                 return;</a>
<a name="695"><span class="lineNum">     695 </span>            : </a>
<a name="696"><span class="lineNum">     696 </span>            :         /*</a>
<a name="697"><span class="lineNum">     697 </span>            :          * LLC is at the core complex level.</a>
<a name="698"><span class="lineNum">     698 </span>            :          * Core complex ID is ApicId[3] for these processors.</a>
<a name="699"><span class="lineNum">     699 </span>            :          */</a>
<a name="700"><span class="lineNum">     700 </span><span class="lineNoCov">          0 :         per_cpu(cpu_llc_id, cpu) = c-&gt;apicid &gt;&gt; 3;</span></a>
<a name="701"><span class="lineNum">     701 </span>            : }</a>
<a name="702"><span class="lineNum">     702 </span>            : </a>
<a name="703"><span class="lineNum">     703 </span><span class="lineNoCov">          0 : void init_amd_cacheinfo(struct cpuinfo_x86 *c)</span></a>
<a name="704"><span class="lineNum">     704 </span>            : {</a>
<a name="705"><span class="lineNum">     705 </span>            : </a>
<a name="706"><span class="lineNum">     706 </span><span class="lineNoCov">          0 :         if (boot_cpu_has(X86_FEATURE_TOPOEXT)) {</span></a>
<a name="707"><span class="lineNum">     707 </span><span class="lineNoCov">          0 :                 num_cache_leaves = find_num_cache_leaves(c);</span></a>
<a name="708"><span class="lineNum">     708 </span><span class="lineNoCov">          0 :         } else if (c-&gt;extended_cpuid_level &gt;= 0x80000006) {</span></a>
<a name="709"><span class="lineNum">     709 </span><span class="lineNoCov">          0 :                 if (cpuid_edx(0x80000006) &amp; 0xf000)</span></a>
<a name="710"><span class="lineNum">     710 </span><span class="lineNoCov">          0 :                         num_cache_leaves = 4;</span></a>
<a name="711"><span class="lineNum">     711 </span>            :                 else</a>
<a name="712"><span class="lineNum">     712 </span><span class="lineNoCov">          0 :                         num_cache_leaves = 3;</span></a>
<a name="713"><span class="lineNum">     713 </span>            :         }</a>
<a name="714"><span class="lineNum">     714 </span><span class="lineNoCov">          0 : }</span></a>
<a name="715"><span class="lineNum">     715 </span>            : </a>
<a name="716"><span class="lineNum">     716 </span><span class="lineNoCov">          0 : void init_hygon_cacheinfo(struct cpuinfo_x86 *c)</span></a>
<a name="717"><span class="lineNum">     717 </span>            : {</a>
<a name="718"><span class="lineNum">     718 </span><span class="lineNoCov">          0 :         num_cache_leaves = find_num_cache_leaves(c);</span></a>
<a name="719"><span class="lineNum">     719 </span><span class="lineNoCov">          0 : }</span></a>
<a name="720"><span class="lineNum">     720 </span>            : </a>
<a name="721"><span class="lineNum">     721 </span><span class="lineCov">          4 : void init_intel_cacheinfo(struct cpuinfo_x86 *c)</span></a>
<a name="722"><span class="lineNum">     722 </span>            : {</a>
<a name="723"><span class="lineNum">     723 </span>            :         /* Cache sizes */</a>
<a name="724"><span class="lineNum">     724 </span><span class="lineCov">          4 :         unsigned int trace = 0, l1i = 0, l1d = 0, l2 = 0, l3 = 0;</span></a>
<a name="725"><span class="lineNum">     725 </span><span class="lineCov">          4 :         unsigned int new_l1d = 0, new_l1i = 0; /* Cache sizes from cpuid(4) */</span></a>
<a name="726"><span class="lineNum">     726 </span><span class="lineCov">          4 :         unsigned int new_l2 = 0, new_l3 = 0, i; /* Cache sizes from cpuid(4) */</span></a>
<a name="727"><span class="lineNum">     727 </span><span class="lineCov">          4 :         unsigned int l2_id = 0, l3_id = 0, num_threads_sharing, index_msb;</span></a>
<a name="728"><span class="lineNum">     728 </span>            : #ifdef CONFIG_SMP</a>
<a name="729"><span class="lineNum">     729 </span><span class="lineCov">          4 :         unsigned int cpu = c-&gt;cpu_index;</span></a>
<a name="730"><span class="lineNum">     730 </span>            : #endif</a>
<a name="731"><span class="lineNum">     731 </span>            : </a>
<a name="732"><span class="lineNum">     732 </span><span class="lineCov">          4 :         if (c-&gt;cpuid_level &gt; 3) {</span></a>
<a name="733"><span class="lineNum">     733 </span><span class="lineCov">          4 :                 static int is_initialized;</span></a>
<a name="734"><span class="lineNum">     734 </span>            : </a>
<a name="735"><span class="lineNum">     735 </span><span class="lineCov">          4 :                 if (is_initialized == 0) {</span></a>
<a name="736"><span class="lineNum">     736 </span>            :                         /* Init num_cache_leaves from boot CPU */</a>
<a name="737"><span class="lineNum">     737 </span><span class="lineCov">          1 :                         num_cache_leaves = find_num_cache_leaves(c);</span></a>
<a name="738"><span class="lineNum">     738 </span><span class="lineCov">          1 :                         is_initialized++;</span></a>
<a name="739"><span class="lineNum">     739 </span>            :                 }</a>
<a name="740"><span class="lineNum">     740 </span>            : </a>
<a name="741"><span class="lineNum">     741 </span>            :                 /*</a>
<a name="742"><span class="lineNum">     742 </span>            :                  * Whenever possible use cpuid(4), deterministic cache</a>
<a name="743"><span class="lineNum">     743 </span>            :                  * parameters cpuid leaf to find the cache details</a>
<a name="744"><span class="lineNum">     744 </span>            :                  */</a>
<a name="745"><span class="lineNum">     745 </span><span class="lineCov">         20 :                 for (i = 0; i &lt; num_cache_leaves; i++) {</span></a>
<a name="746"><span class="lineNum">     746 </span><span class="lineCov">         16 :                         struct _cpuid4_info_regs this_leaf = {};</span></a>
<a name="747"><span class="lineNum">     747 </span><span class="lineCov">         16 :                         int retval;</span></a>
<a name="748"><span class="lineNum">     748 </span>            : </a>
<a name="749"><span class="lineNum">     749 </span><span class="lineCov">         16 :                         retval = cpuid4_cache_lookup_regs(i, &amp;this_leaf);</span></a>
<a name="750"><span class="lineNum">     750 </span><span class="lineCov">         16 :                         if (retval &lt; 0)</span></a>
<a name="751"><span class="lineNum">     751 </span><span class="lineNoCov">          0 :                                 continue;</span></a>
<a name="752"><span class="lineNum">     752 </span>            : </a>
<a name="753"><span class="lineNum">     753 </span><span class="lineCov">         16 :                         switch (this_leaf.eax.split.level) {</span></a>
<a name="754"><span class="lineNum">     754 </span><span class="lineCov">          8 :                         case 1:</span></a>
<a name="755"><span class="lineNum">     755 </span><span class="lineCov">          8 :                                 if (this_leaf.eax.split.type == CTYPE_DATA)</span></a>
<a name="756"><span class="lineNum">     756 </span><span class="lineCov">          4 :                                         new_l1d = this_leaf.size/1024;</span></a>
<a name="757"><span class="lineNum">     757 </span><span class="lineCov">          4 :                                 else if (this_leaf.eax.split.type == CTYPE_INST)</span></a>
<a name="758"><span class="lineNum">     758 </span><span class="lineCov">          4 :                                         new_l1i = this_leaf.size/1024;</span></a>
<a name="759"><span class="lineNum">     759 </span>            :                                 break;</a>
<a name="760"><span class="lineNum">     760 </span><span class="lineCov">          4 :                         case 2:</span></a>
<a name="761"><span class="lineNum">     761 </span><span class="lineCov">          4 :                                 new_l2 = this_leaf.size/1024;</span></a>
<a name="762"><span class="lineNum">     762 </span><span class="lineCov">          4 :                                 num_threads_sharing = 1 + this_leaf.eax.split.num_threads_sharing;</span></a>
<a name="763"><span class="lineNum">     763 </span><span class="lineCov">          4 :                                 index_msb = get_count_order(num_threads_sharing);</span></a>
<a name="764"><span class="lineNum">     764 </span><span class="lineCov">          4 :                                 l2_id = c-&gt;apicid &amp; ~((1 &lt;&lt; index_msb) - 1);</span></a>
<a name="765"><span class="lineNum">     765 </span><span class="lineCov">          4 :                                 break;</span></a>
<a name="766"><span class="lineNum">     766 </span><span class="lineCov">          4 :                         case 3:</span></a>
<a name="767"><span class="lineNum">     767 </span><span class="lineCov">          4 :                                 new_l3 = this_leaf.size/1024;</span></a>
<a name="768"><span class="lineNum">     768 </span><span class="lineCov">          4 :                                 num_threads_sharing = 1 + this_leaf.eax.split.num_threads_sharing;</span></a>
<a name="769"><span class="lineNum">     769 </span><span class="lineCov">          4 :                                 index_msb = get_count_order(num_threads_sharing);</span></a>
<a name="770"><span class="lineNum">     770 </span><span class="lineCov">          4 :                                 l3_id = c-&gt;apicid &amp; ~((1 &lt;&lt; index_msb) - 1);</span></a>
<a name="771"><span class="lineNum">     771 </span><span class="lineCov">          4 :                                 break;</span></a>
<a name="772"><span class="lineNum">     772 </span>            :                         default:</a>
<a name="773"><span class="lineNum">     773 </span>            :                                 break;</a>
<a name="774"><span class="lineNum">     774 </span>            :                         }</a>
<a name="775"><span class="lineNum">     775 </span>            :                 }</a>
<a name="776"><span class="lineNum">     776 </span>            :         }</a>
<a name="777"><span class="lineNum">     777 </span>            :         /*</a>
<a name="778"><span class="lineNum">     778 </span>            :          * Don't use cpuid2 if cpuid4 is supported. For P4, we use cpuid2 for</a>
<a name="779"><span class="lineNum">     779 </span>            :          * trace cache</a>
<a name="780"><span class="lineNum">     780 </span>            :          */</a>
<a name="781"><span class="lineNum">     781 </span><span class="lineCov">          4 :         if ((num_cache_leaves == 0 || c-&gt;x86 == 15) &amp;&amp; c-&gt;cpuid_level &gt; 1) {</span></a>
<a name="782"><span class="lineNum">     782 </span>            :                 /* supports eax=2  call */</a>
<a name="783"><span class="lineNum">     783 </span><span class="lineNoCov">          0 :                 int j, n;</span></a>
<a name="784"><span class="lineNum">     784 </span><span class="lineNoCov">          0 :                 unsigned int regs[4];</span></a>
<a name="785"><span class="lineNum">     785 </span><span class="lineNoCov">          0 :                 unsigned char *dp = (unsigned char *)regs;</span></a>
<a name="786"><span class="lineNum">     786 </span><span class="lineNoCov">          0 :                 int only_trace = 0;</span></a>
<a name="787"><span class="lineNum">     787 </span>            : </a>
<a name="788"><span class="lineNum">     788 </span><span class="lineNoCov">          0 :                 if (num_cache_leaves != 0 &amp;&amp; c-&gt;x86 == 15)</span></a>
<a name="789"><span class="lineNum">     789 </span><span class="lineNoCov">          0 :                         only_trace = 1;</span></a>
<a name="790"><span class="lineNum">     790 </span>            : </a>
<a name="791"><span class="lineNum">     791 </span>            :                 /* Number of times to iterate */</a>
<a name="792"><span class="lineNum">     792 </span><span class="lineNoCov">          0 :                 n = cpuid_eax(2) &amp; 0xFF;</span></a>
<a name="793"><span class="lineNum">     793 </span>            : </a>
<a name="794"><span class="lineNum">     794 </span><span class="lineNoCov">          0 :                 for (i = 0 ; i &lt; n ; i++) {</span></a>
<a name="795"><span class="lineNum">     795 </span><span class="lineNoCov">          0 :                         cpuid(2, &amp;regs[0], &amp;regs[1], &amp;regs[2], &amp;regs[3]);</span></a>
<a name="796"><span class="lineNum">     796 </span>            : </a>
<a name="797"><span class="lineNum">     797 </span>            :                         /* If bit 31 is set, this is an unknown format */</a>
<a name="798"><span class="lineNum">     798 </span><span class="lineNoCov">          0 :                         for (j = 0 ; j &lt; 3 ; j++)</span></a>
<a name="799"><span class="lineNum">     799 </span><span class="lineNoCov">          0 :                                 if (regs[j] &amp; (1 &lt;&lt; 31))</span></a>
<a name="800"><span class="lineNum">     800 </span><span class="lineNoCov">          0 :                                         regs[j] = 0;</span></a>
<a name="801"><span class="lineNum">     801 </span>            : </a>
<a name="802"><span class="lineNum">     802 </span>            :                         /* Byte 0 is level count, not a descriptor */</a>
<a name="803"><span class="lineNum">     803 </span><span class="lineNoCov">          0 :                         for (j = 1 ; j &lt; 16 ; j++) {</span></a>
<a name="804"><span class="lineNum">     804 </span><span class="lineNoCov">          0 :                                 unsigned char des = dp[j];</span></a>
<a name="805"><span class="lineNum">     805 </span><span class="lineNoCov">          0 :                                 unsigned char k = 0;</span></a>
<a name="806"><span class="lineNum">     806 </span>            : </a>
<a name="807"><span class="lineNum">     807 </span>            :                                 /* look up this descriptor in the table */</a>
<a name="808"><span class="lineNum">     808 </span><span class="lineNoCov">          0 :                                 while (cache_table[k].descriptor != 0) {</span></a>
<a name="809"><span class="lineNum">     809 </span><span class="lineNoCov">          0 :                                         if (cache_table[k].descriptor == des) {</span></a>
<a name="810"><span class="lineNum">     810 </span><span class="lineNoCov">          0 :                                                 if (only_trace &amp;&amp; cache_table[k].cache_type != LVL_TRACE)</span></a>
<a name="811"><span class="lineNum">     811 </span>            :                                                         break;</a>
<a name="812"><span class="lineNum">     812 </span><span class="lineNoCov">          0 :                                                 switch (cache_table[k].cache_type) {</span></a>
<a name="813"><span class="lineNum">     813 </span><span class="lineNoCov">          0 :                                                 case LVL_1_INST:</span></a>
<a name="814"><span class="lineNum">     814 </span><span class="lineNoCov">          0 :                                                         l1i += cache_table[k].size;</span></a>
<a name="815"><span class="lineNum">     815 </span><span class="lineNoCov">          0 :                                                         break;</span></a>
<a name="816"><span class="lineNum">     816 </span><span class="lineNoCov">          0 :                                                 case LVL_1_DATA:</span></a>
<a name="817"><span class="lineNum">     817 </span><span class="lineNoCov">          0 :                                                         l1d += cache_table[k].size;</span></a>
<a name="818"><span class="lineNum">     818 </span><span class="lineNoCov">          0 :                                                         break;</span></a>
<a name="819"><span class="lineNum">     819 </span><span class="lineNoCov">          0 :                                                 case LVL_2:</span></a>
<a name="820"><span class="lineNum">     820 </span><span class="lineNoCov">          0 :                                                         l2 += cache_table[k].size;</span></a>
<a name="821"><span class="lineNum">     821 </span><span class="lineNoCov">          0 :                                                         break;</span></a>
<a name="822"><span class="lineNum">     822 </span><span class="lineNoCov">          0 :                                                 case LVL_3:</span></a>
<a name="823"><span class="lineNum">     823 </span><span class="lineNoCov">          0 :                                                         l3 += cache_table[k].size;</span></a>
<a name="824"><span class="lineNum">     824 </span><span class="lineNoCov">          0 :                                                         break;</span></a>
<a name="825"><span class="lineNum">     825 </span>            :                                                 case LVL_TRACE:</a>
<a name="826"><span class="lineNum">     826 </span><span class="lineNoCov">          0 :                                                         trace += cache_table[k].size;</span></a>
<a name="827"><span class="lineNum">     827 </span>            :                                                         break;</a>
<a name="828"><span class="lineNum">     828 </span>            :                                                 }</a>
<a name="829"><span class="lineNum">     829 </span>            : </a>
<a name="830"><span class="lineNum">     830 </span>            :                                                 break;</a>
<a name="831"><span class="lineNum">     831 </span>            :                                         }</a>
<a name="832"><span class="lineNum">     832 </span>            : </a>
<a name="833"><span class="lineNum">     833 </span><span class="lineNoCov">          0 :                                         k++;</span></a>
<a name="834"><span class="lineNum">     834 </span>            :                                 }</a>
<a name="835"><span class="lineNum">     835 </span>            :                         }</a>
<a name="836"><span class="lineNum">     836 </span>            :                 }</a>
<a name="837"><span class="lineNum">     837 </span>            :         }</a>
<a name="838"><span class="lineNum">     838 </span>            : </a>
<a name="839"><span class="lineNum">     839 </span><span class="lineCov">          4 :         if (new_l1d)</span></a>
<a name="840"><span class="lineNum">     840 </span><span class="lineCov">          4 :                 l1d = new_l1d;</span></a>
<a name="841"><span class="lineNum">     841 </span>            : </a>
<a name="842"><span class="lineNum">     842 </span><span class="lineCov">          4 :         if (new_l1i)</span></a>
<a name="843"><span class="lineNum">     843 </span><span class="lineCov">          4 :                 l1i = new_l1i;</span></a>
<a name="844"><span class="lineNum">     844 </span>            : </a>
<a name="845"><span class="lineNum">     845 </span><span class="lineCov">          4 :         if (new_l2) {</span></a>
<a name="846"><span class="lineNum">     846 </span><span class="lineCov">          4 :                 l2 = new_l2;</span></a>
<a name="847"><span class="lineNum">     847 </span>            : #ifdef CONFIG_SMP</a>
<a name="848"><span class="lineNum">     848 </span><span class="lineCov">          4 :                 per_cpu(cpu_llc_id, cpu) = l2_id;</span></a>
<a name="849"><span class="lineNum">     849 </span>            : #endif</a>
<a name="850"><span class="lineNum">     850 </span>            :         }</a>
<a name="851"><span class="lineNum">     851 </span>            : </a>
<a name="852"><span class="lineNum">     852 </span><span class="lineCov">          4 :         if (new_l3) {</span></a>
<a name="853"><span class="lineNum">     853 </span><span class="lineCov">          4 :                 l3 = new_l3;</span></a>
<a name="854"><span class="lineNum">     854 </span>            : #ifdef CONFIG_SMP</a>
<a name="855"><span class="lineNum">     855 </span><span class="lineCov">          4 :                 per_cpu(cpu_llc_id, cpu) = l3_id;</span></a>
<a name="856"><span class="lineNum">     856 </span>            : #endif</a>
<a name="857"><span class="lineNum">     857 </span>            :         }</a>
<a name="858"><span class="lineNum">     858 </span>            : </a>
<a name="859"><span class="lineNum">     859 </span>            : #ifdef CONFIG_SMP</a>
<a name="860"><span class="lineNum">     860 </span>            :         /*</a>
<a name="861"><span class="lineNum">     861 </span>            :          * If cpu_llc_id is not yet set, this means cpuid_level &lt; 4 which in</a>
<a name="862"><span class="lineNum">     862 </span>            :          * turns means that the only possibility is SMT (as indicated in</a>
<a name="863"><span class="lineNum">     863 </span>            :          * cpuid1). Since cpuid2 doesn't specify shared caches, and we know</a>
<a name="864"><span class="lineNum">     864 </span>            :          * that SMT shares all caches, we can unconditionally set cpu_llc_id to</a>
<a name="865"><span class="lineNum">     865 </span>            :          * c-&gt;phys_proc_id.</a>
<a name="866"><span class="lineNum">     866 </span>            :          */</a>
<a name="867"><span class="lineNum">     867 </span><span class="lineCov">          4 :         if (per_cpu(cpu_llc_id, cpu) == BAD_APICID)</span></a>
<a name="868"><span class="lineNum">     868 </span><span class="lineNoCov">          0 :                 per_cpu(cpu_llc_id, cpu) = c-&gt;phys_proc_id;</span></a>
<a name="869"><span class="lineNum">     869 </span>            : #endif</a>
<a name="870"><span class="lineNum">     870 </span>            : </a>
<a name="871"><span class="lineNum">     871 </span><span class="lineCov">          4 :         c-&gt;x86_cache_size = l3 ? l3 : (l2 ? l2 : (l1i+l1d));</span></a>
<a name="872"><span class="lineNum">     872 </span>            : </a>
<a name="873"><span class="lineNum">     873 </span><span class="lineCov">          4 :         if (!l2)</span></a>
<a name="874"><span class="lineNum">     874 </span><span class="lineNoCov">          0 :                 cpu_detect_cache_sizes(c);</span></a>
<a name="875"><span class="lineNum">     875 </span><span class="lineCov">          4 : }</span></a>
<a name="876"><span class="lineNum">     876 </span>            : </a>
<a name="877"><span class="lineNum">     877 </span><span class="lineNoCov">          0 : static int __cache_amd_cpumap_setup(unsigned int cpu, int index,</span></a>
<a name="878"><span class="lineNum">     878 </span>            :                                     struct _cpuid4_info_regs *base)</a>
<a name="879"><span class="lineNum">     879 </span>            : {</a>
<a name="880"><span class="lineNum">     880 </span><span class="lineNoCov">          0 :         struct cpu_cacheinfo *this_cpu_ci = get_cpu_cacheinfo(cpu);</span></a>
<a name="881"><span class="lineNum">     881 </span><span class="lineNoCov">          0 :         struct cacheinfo *this_leaf;</span></a>
<a name="882"><span class="lineNum">     882 </span><span class="lineNoCov">          0 :         int i, sibling;</span></a>
<a name="883"><span class="lineNum">     883 </span>            : </a>
<a name="884"><span class="lineNum">     884 </span>            :         /*</a>
<a name="885"><span class="lineNum">     885 </span>            :          * For L3, always use the pre-calculated cpu_llc_shared_mask</a>
<a name="886"><span class="lineNum">     886 </span>            :          * to derive shared_cpu_map.</a>
<a name="887"><span class="lineNum">     887 </span>            :          */</a>
<a name="888"><span class="lineNum">     888 </span><span class="lineNoCov">          0 :         if (index == 3) {</span></a>
<a name="889"><span class="lineNum">     889 </span><span class="lineNoCov">          0 :                 for_each_cpu(i, cpu_llc_shared_mask(cpu)) {</span></a>
<a name="890"><span class="lineNum">     890 </span><span class="lineNoCov">          0 :                         this_cpu_ci = get_cpu_cacheinfo(i);</span></a>
<a name="891"><span class="lineNum">     891 </span><span class="lineNoCov">          0 :                         if (!this_cpu_ci-&gt;info_list)</span></a>
<a name="892"><span class="lineNum">     892 </span><span class="lineNoCov">          0 :                                 continue;</span></a>
<a name="893"><span class="lineNum">     893 </span><span class="lineNoCov">          0 :                         this_leaf = this_cpu_ci-&gt;info_list + index;</span></a>
<a name="894"><span class="lineNum">     894 </span><span class="lineNoCov">          0 :                         for_each_cpu(sibling, cpu_llc_shared_mask(cpu)) {</span></a>
<a name="895"><span class="lineNum">     895 </span><span class="lineNoCov">          0 :                                 if (!cpu_online(sibling))</span></a>
<a name="896"><span class="lineNum">     896 </span><span class="lineNoCov">          0 :                                         continue;</span></a>
<a name="897"><span class="lineNum">     897 </span><span class="lineNoCov">          0 :                                 cpumask_set_cpu(sibling,</span></a>
<a name="898"><span class="lineNum">     898 </span><span class="lineNoCov">          0 :                                                 &amp;this_leaf-&gt;shared_cpu_map);</span></a>
<a name="899"><span class="lineNum">     899 </span>            :                         }</a>
<a name="900"><span class="lineNum">     900 </span>            :                 }</a>
<a name="901"><span class="lineNum">     901 </span><span class="lineNoCov">          0 :         } else if (boot_cpu_has(X86_FEATURE_TOPOEXT)) {</span></a>
<a name="902"><span class="lineNum">     902 </span><span class="lineNoCov">          0 :                 unsigned int apicid, nshared, first, last;</span></a>
<a name="903"><span class="lineNum">     903 </span>            : </a>
<a name="904"><span class="lineNum">     904 </span><span class="lineNoCov">          0 :                 nshared = base-&gt;eax.split.num_threads_sharing + 1;</span></a>
<a name="905"><span class="lineNum">     905 </span><span class="lineNoCov">          0 :                 apicid = cpu_data(cpu).apicid;</span></a>
<a name="906"><span class="lineNum">     906 </span><span class="lineNoCov">          0 :                 first = apicid - (apicid % nshared);</span></a>
<a name="907"><span class="lineNum">     907 </span><span class="lineNoCov">          0 :                 last = first + nshared - 1;</span></a>
<a name="908"><span class="lineNum">     908 </span>            : </a>
<a name="909"><span class="lineNum">     909 </span><span class="lineNoCov">          0 :                 for_each_online_cpu(i) {</span></a>
<a name="910"><span class="lineNum">     910 </span><span class="lineNoCov">          0 :                         this_cpu_ci = get_cpu_cacheinfo(i);</span></a>
<a name="911"><span class="lineNum">     911 </span><span class="lineNoCov">          0 :                         if (!this_cpu_ci-&gt;info_list)</span></a>
<a name="912"><span class="lineNum">     912 </span><span class="lineNoCov">          0 :                                 continue;</span></a>
<a name="913"><span class="lineNum">     913 </span>            : </a>
<a name="914"><span class="lineNum">     914 </span><span class="lineNoCov">          0 :                         apicid = cpu_data(i).apicid;</span></a>
<a name="915"><span class="lineNum">     915 </span><span class="lineNoCov">          0 :                         if ((apicid &lt; first) || (apicid &gt; last))</span></a>
<a name="916"><span class="lineNum">     916 </span><span class="lineNoCov">          0 :                                 continue;</span></a>
<a name="917"><span class="lineNum">     917 </span>            : </a>
<a name="918"><span class="lineNum">     918 </span><span class="lineNoCov">          0 :                         this_leaf = this_cpu_ci-&gt;info_list + index;</span></a>
<a name="919"><span class="lineNum">     919 </span>            : </a>
<a name="920"><span class="lineNum">     920 </span><span class="lineNoCov">          0 :                         for_each_online_cpu(sibling) {</span></a>
<a name="921"><span class="lineNum">     921 </span><span class="lineNoCov">          0 :                                 apicid = cpu_data(sibling).apicid;</span></a>
<a name="922"><span class="lineNum">     922 </span><span class="lineNoCov">          0 :                                 if ((apicid &lt; first) || (apicid &gt; last))</span></a>
<a name="923"><span class="lineNum">     923 </span><span class="lineNoCov">          0 :                                         continue;</span></a>
<a name="924"><span class="lineNum">     924 </span><span class="lineNoCov">          0 :                                 cpumask_set_cpu(sibling,</span></a>
<a name="925"><span class="lineNum">     925 </span><span class="lineNoCov">          0 :                                                 &amp;this_leaf-&gt;shared_cpu_map);</span></a>
<a name="926"><span class="lineNum">     926 </span>            :                         }</a>
<a name="927"><span class="lineNum">     927 </span>            :                 }</a>
<a name="928"><span class="lineNum">     928 </span>            :         } else</a>
<a name="929"><span class="lineNum">     929 </span>            :                 return 0;</a>
<a name="930"><span class="lineNum">     930 </span>            : </a>
<a name="931"><span class="lineNum">     931 </span>            :         return 1;</a>
<a name="932"><span class="lineNum">     932 </span>            : }</a>
<a name="933"><span class="lineNum">     933 </span>            : </a>
<a name="934"><span class="lineNum">     934 </span><span class="lineCov">         16 : static void __cache_cpumap_setup(unsigned int cpu, int index,</span></a>
<a name="935"><span class="lineNum">     935 </span>            :                                  struct _cpuid4_info_regs *base)</a>
<a name="936"><span class="lineNum">     936 </span>            : {</a>
<a name="937"><span class="lineNum">     937 </span><span class="lineCov">         16 :         struct cpu_cacheinfo *this_cpu_ci = get_cpu_cacheinfo(cpu);</span></a>
<a name="938"><span class="lineNum">     938 </span><span class="lineCov">         16 :         struct cacheinfo *this_leaf, *sibling_leaf;</span></a>
<a name="939"><span class="lineNum">     939 </span><span class="lineCov">         16 :         unsigned long num_threads_sharing;</span></a>
<a name="940"><span class="lineNum">     940 </span><span class="lineCov">         16 :         int index_msb, i;</span></a>
<a name="941"><span class="lineNum">     941 </span><span class="lineCov">         16 :         struct cpuinfo_x86 *c = &amp;cpu_data(cpu);</span></a>
<a name="942"><span class="lineNum">     942 </span>            : </a>
<a name="943"><span class="lineNum">     943 </span><span class="lineCov">         16 :         if (c-&gt;x86_vendor == X86_VENDOR_AMD ||</span></a>
<a name="944"><span class="lineNum">     944 </span>            :             c-&gt;x86_vendor == X86_VENDOR_HYGON) {</a>
<a name="945"><span class="lineNum">     945 </span><span class="lineNoCov">          0 :                 if (__cache_amd_cpumap_setup(cpu, index, base))</span></a>
<a name="946"><span class="lineNum">     946 </span>            :                         return;</a>
<a name="947"><span class="lineNum">     947 </span>            :         }</a>
<a name="948"><span class="lineNum">     948 </span>            : </a>
<a name="949"><span class="lineNum">     949 </span><span class="lineCov">         16 :         this_leaf = this_cpu_ci-&gt;info_list + index;</span></a>
<a name="950"><span class="lineNum">     950 </span><span class="lineCov">         16 :         num_threads_sharing = 1 + base-&gt;eax.split.num_threads_sharing;</span></a>
<a name="951"><span class="lineNum">     951 </span>            : </a>
<a name="952"><span class="lineNum">     952 </span><span class="lineCov">         16 :         cpumask_set_cpu(cpu, &amp;this_leaf-&gt;shared_cpu_map);</span></a>
<a name="953"><span class="lineNum">     953 </span><span class="lineCov">         16 :         if (num_threads_sharing == 1)</span></a>
<a name="954"><span class="lineNum">     954 </span>            :                 return;</a>
<a name="955"><span class="lineNum">     955 </span>            : </a>
<a name="956"><span class="lineNum">     956 </span><span class="lineNoCov">          0 :         index_msb = get_count_order(num_threads_sharing);</span></a>
<a name="957"><span class="lineNum">     957 </span>            : </a>
<a name="958"><span class="lineNum">     958 </span><span class="lineNoCov">          0 :         for_each_online_cpu(i)</span></a>
<a name="959"><span class="lineNum">     959 </span><span class="lineNoCov">          0 :                 if (cpu_data(i).apicid &gt;&gt; index_msb == c-&gt;apicid &gt;&gt; index_msb) {</span></a>
<a name="960"><span class="lineNum">     960 </span><span class="lineNoCov">          0 :                         struct cpu_cacheinfo *sib_cpu_ci = get_cpu_cacheinfo(i);</span></a>
<a name="961"><span class="lineNum">     961 </span>            : </a>
<a name="962"><span class="lineNum">     962 </span><span class="lineNoCov">          0 :                         if (i == cpu || !sib_cpu_ci-&gt;info_list)</span></a>
<a name="963"><span class="lineNum">     963 </span><span class="lineNoCov">          0 :                                 continue;/* skip if itself or no cacheinfo */</span></a>
<a name="964"><span class="lineNum">     964 </span><span class="lineNoCov">          0 :                         sibling_leaf = sib_cpu_ci-&gt;info_list + index;</span></a>
<a name="965"><span class="lineNum">     965 </span><span class="lineNoCov">          0 :                         cpumask_set_cpu(i, &amp;this_leaf-&gt;shared_cpu_map);</span></a>
<a name="966"><span class="lineNum">     966 </span><span class="lineNoCov">          0 :                         cpumask_set_cpu(cpu, &amp;sibling_leaf-&gt;shared_cpu_map);</span></a>
<a name="967"><span class="lineNum">     967 </span>            :                 }</a>
<a name="968"><span class="lineNum">     968 </span>            : }</a>
<a name="969"><span class="lineNum">     969 </span>            : </a>
<a name="970"><span class="lineNum">     970 </span><span class="lineCov">         16 : static void ci_leaf_init(struct cacheinfo *this_leaf,</span></a>
<a name="971"><span class="lineNum">     971 </span>            :                          struct _cpuid4_info_regs *base)</a>
<a name="972"><span class="lineNum">     972 </span>            : {</a>
<a name="973"><span class="lineNum">     973 </span><span class="lineCov">         16 :         this_leaf-&gt;id = base-&gt;id;</span></a>
<a name="974"><span class="lineNum">     974 </span><span class="lineCov">         16 :         this_leaf-&gt;attributes = CACHE_ID;</span></a>
<a name="975"><span class="lineNum">     975 </span><span class="lineCov">         16 :         this_leaf-&gt;level = base-&gt;eax.split.level;</span></a>
<a name="976"><span class="lineNum">     976 </span><span class="lineCov">         16 :         this_leaf-&gt;type = cache_type_map[base-&gt;eax.split.type];</span></a>
<a name="977"><span class="lineNum">     977 </span><span class="lineCov">         16 :         this_leaf-&gt;coherency_line_size =</span></a>
<a name="978"><span class="lineNum">     978 </span><span class="lineCov">         16 :                                 base-&gt;ebx.split.coherency_line_size + 1;</span></a>
<a name="979"><span class="lineNum">     979 </span><span class="lineCov">         16 :         this_leaf-&gt;ways_of_associativity =</span></a>
<a name="980"><span class="lineNum">     980 </span><span class="lineCov">         16 :                                 base-&gt;ebx.split.ways_of_associativity + 1;</span></a>
<a name="981"><span class="lineNum">     981 </span><span class="lineCov">         16 :         this_leaf-&gt;size = base-&gt;size;</span></a>
<a name="982"><span class="lineNum">     982 </span><span class="lineCov">         16 :         this_leaf-&gt;number_of_sets = base-&gt;ecx.split.number_of_sets + 1;</span></a>
<a name="983"><span class="lineNum">     983 </span><span class="lineCov">         16 :         this_leaf-&gt;physical_line_partition =</span></a>
<a name="984"><span class="lineNum">     984 </span><span class="lineCov">         16 :                                 base-&gt;ebx.split.physical_line_partition + 1;</span></a>
<a name="985"><span class="lineNum">     985 </span><span class="lineCov">         16 :         this_leaf-&gt;priv = base-&gt;nb;</span></a>
<a name="986"><span class="lineNum">     986 </span><span class="lineCov">         16 : }</span></a>
<a name="987"><span class="lineNum">     987 </span>            : </a>
<a name="988"><span class="lineNum">     988 </span><span class="lineCov">          4 : static int __init_cache_level(unsigned int cpu)</span></a>
<a name="989"><span class="lineNum">     989 </span>            : {</a>
<a name="990"><span class="lineNum">     990 </span><span class="lineCov">          4 :         struct cpu_cacheinfo *this_cpu_ci = get_cpu_cacheinfo(cpu);</span></a>
<a name="991"><span class="lineNum">     991 </span>            : </a>
<a name="992"><span class="lineNum">     992 </span><span class="lineCov">          4 :         if (!num_cache_leaves)</span></a>
<a name="993"><span class="lineNum">     993 </span>            :                 return -ENOENT;</a>
<a name="994"><span class="lineNum">     994 </span><span class="lineCov">          4 :         if (!this_cpu_ci)</span></a>
<a name="995"><span class="lineNum">     995 </span>            :                 return -EINVAL;</a>
<a name="996"><span class="lineNum">     996 </span><span class="lineCov">          4 :         this_cpu_ci-&gt;num_levels = 3;</span></a>
<a name="997"><span class="lineNum">     997 </span><span class="lineCov">          4 :         this_cpu_ci-&gt;num_leaves = num_cache_leaves;</span></a>
<a name="998"><span class="lineNum">     998 </span><span class="lineCov">          4 :         return 0;</span></a>
<a name="999"><span class="lineNum">     999 </span>            : }</a>
<a name="1000"><span class="lineNum">    1000 </span>            : </a>
<a name="1001"><span class="lineNum">    1001 </span>            : /*</a>
<a name="1002"><span class="lineNum">    1002 </span>            :  * The max shared threads number comes from CPUID.4:EAX[25-14] with input</a>
<a name="1003"><span class="lineNum">    1003 </span>            :  * ECX as cache index. Then right shift apicid by the number's order to get</a>
<a name="1004"><span class="lineNum">    1004 </span>            :  * cache id for this cache node.</a>
<a name="1005"><span class="lineNum">    1005 </span>            :  */</a>
<a name="1006"><span class="lineNum">    1006 </span><span class="lineCov">         16 : static void get_cache_id(int cpu, struct _cpuid4_info_regs *id4_regs)</span></a>
<a name="1007"><span class="lineNum">    1007 </span>            : {</a>
<a name="1008"><span class="lineNum">    1008 </span><span class="lineCov">         16 :         struct cpuinfo_x86 *c = &amp;cpu_data(cpu);</span></a>
<a name="1009"><span class="lineNum">    1009 </span><span class="lineCov">         16 :         unsigned long num_threads_sharing;</span></a>
<a name="1010"><span class="lineNum">    1010 </span><span class="lineCov">         16 :         int index_msb;</span></a>
<a name="1011"><span class="lineNum">    1011 </span>            : </a>
<a name="1012"><span class="lineNum">    1012 </span><span class="lineCov">         16 :         num_threads_sharing = 1 + id4_regs-&gt;eax.split.num_threads_sharing;</span></a>
<a name="1013"><span class="lineNum">    1013 </span><span class="lineCov">         16 :         index_msb = get_count_order(num_threads_sharing);</span></a>
<a name="1014"><span class="lineNum">    1014 </span><span class="lineCov">         16 :         id4_regs-&gt;id = c-&gt;apicid &gt;&gt; index_msb;</span></a>
<a name="1015"><span class="lineNum">    1015 </span><span class="lineCov">         16 : }</span></a>
<a name="1016"><span class="lineNum">    1016 </span>            : </a>
<a name="1017"><span class="lineNum">    1017 </span><span class="lineCov">          4 : static int __populate_cache_leaves(unsigned int cpu)</span></a>
<a name="1018"><span class="lineNum">    1018 </span>            : {</a>
<a name="1019"><span class="lineNum">    1019 </span><span class="lineCov">          4 :         unsigned int idx, ret;</span></a>
<a name="1020"><span class="lineNum">    1020 </span><span class="lineCov">          4 :         struct cpu_cacheinfo *this_cpu_ci = get_cpu_cacheinfo(cpu);</span></a>
<a name="1021"><span class="lineNum">    1021 </span><span class="lineCov">          4 :         struct cacheinfo *this_leaf = this_cpu_ci-&gt;info_list;</span></a>
<a name="1022"><span class="lineNum">    1022 </span><span class="lineCov">          4 :         struct _cpuid4_info_regs id4_regs = {};</span></a>
<a name="1023"><span class="lineNum">    1023 </span>            : </a>
<a name="1024"><span class="lineNum">    1024 </span><span class="lineCov">         20 :         for (idx = 0; idx &lt; this_cpu_ci-&gt;num_leaves; idx++) {</span></a>
<a name="1025"><span class="lineNum">    1025 </span><span class="lineCov">         16 :                 ret = cpuid4_cache_lookup_regs(idx, &amp;id4_regs);</span></a>
<a name="1026"><span class="lineNum">    1026 </span><span class="lineCov">         16 :                 if (ret)</span></a>
<a name="1027"><span class="lineNum">    1027 </span><span class="lineNoCov">          0 :                         return ret;</span></a>
<a name="1028"><span class="lineNum">    1028 </span><span class="lineCov">         16 :                 get_cache_id(cpu, &amp;id4_regs);</span></a>
<a name="1029"><span class="lineNum">    1029 </span><span class="lineCov">         16 :                 ci_leaf_init(this_leaf++, &amp;id4_regs);</span></a>
<a name="1030"><span class="lineNum">    1030 </span><span class="lineCov">         16 :                 __cache_cpumap_setup(cpu, idx, &amp;id4_regs);</span></a>
<a name="1031"><span class="lineNum">    1031 </span>            :         }</a>
<a name="1032"><span class="lineNum">    1032 </span><span class="lineCov">          4 :         this_cpu_ci-&gt;cpu_map_populated = true;</span></a>
<a name="1033"><span class="lineNum">    1033 </span>            : </a>
<a name="1034"><span class="lineNum">    1034 </span><span class="lineCov">          4 :         return 0;</span></a>
<a name="1035"><span class="lineNum">    1035 </span>            : }</a>
<a name="1036"><span class="lineNum">    1036 </span>            : </a>
<a name="1037"><span class="lineNum">    1037 </span><span class="lineCov">          8 : DEFINE_SMP_CALL_CACHE_FUNCTION(init_cache_level)</span></a>
<a name="1038"><span class="lineNum">    1038 </span><span class="lineCov">          8 : DEFINE_SMP_CALL_CACHE_FUNCTION(populate_cache_leaves)</span></a>
</pre>
      </td>
    </tr>
  </table>
  <br>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="ruler"><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>
    <tr><td class="versionInfo">Generated by: <a href="http://ltp.sourceforge.net/coverage/lcov.php" target="_parent">LCOV version 1.14</a></td></tr>
  </table>
  <br>

</body>
</html>
