|BumperCar
clk100m => vga_ctrl:vga_ctrl_realization.clk100m
hs <= vga_ctrl:vga_ctrl_realization.hs
vs <= vga_ctrl:vga_ctrl_realization.vs
r[0] <= vga_ctrl:vga_ctrl_realization.r[0]
r[1] <= vga_ctrl:vga_ctrl_realization.r[1]
r[2] <= vga_ctrl:vga_ctrl_realization.r[2]
g[0] <= vga_ctrl:vga_ctrl_realization.g[0]
g[1] <= vga_ctrl:vga_ctrl_realization.g[1]
g[2] <= vga_ctrl:vga_ctrl_realization.g[2]
b[0] <= vga_ctrl:vga_ctrl_realization.b[0]
b[1] <= vga_ctrl:vga_ctrl_realization.b[1]
b[2] <= vga_ctrl:vga_ctrl_realization.b[2]
base_sram_we <= vga_ctrl:vga_ctrl_realization.base_sram_we
base_sram_oe <= vga_ctrl:vga_ctrl_realization.base_sram_oe
base_sram_ce <= vga_ctrl:vga_ctrl_realization.base_sram_ce
base_sram_addr[0] <= vga_ctrl:vga_ctrl_realization.base_sram_addr[0]
base_sram_addr[1] <= vga_ctrl:vga_ctrl_realization.base_sram_addr[1]
base_sram_addr[2] <= vga_ctrl:vga_ctrl_realization.base_sram_addr[2]
base_sram_addr[3] <= vga_ctrl:vga_ctrl_realization.base_sram_addr[3]
base_sram_addr[4] <= vga_ctrl:vga_ctrl_realization.base_sram_addr[4]
base_sram_addr[5] <= vga_ctrl:vga_ctrl_realization.base_sram_addr[5]
base_sram_addr[6] <= vga_ctrl:vga_ctrl_realization.base_sram_addr[6]
base_sram_addr[7] <= vga_ctrl:vga_ctrl_realization.base_sram_addr[7]
base_sram_addr[8] <= vga_ctrl:vga_ctrl_realization.base_sram_addr[8]
base_sram_addr[9] <= vga_ctrl:vga_ctrl_realization.base_sram_addr[9]
base_sram_addr[10] <= vga_ctrl:vga_ctrl_realization.base_sram_addr[10]
base_sram_addr[11] <= vga_ctrl:vga_ctrl_realization.base_sram_addr[11]
base_sram_addr[12] <= vga_ctrl:vga_ctrl_realization.base_sram_addr[12]
base_sram_addr[13] <= vga_ctrl:vga_ctrl_realization.base_sram_addr[13]
base_sram_addr[14] <= vga_ctrl:vga_ctrl_realization.base_sram_addr[14]
base_sram_addr[15] <= vga_ctrl:vga_ctrl_realization.base_sram_addr[15]
base_sram_addr[16] <= vga_ctrl:vga_ctrl_realization.base_sram_addr[16]
base_sram_addr[17] <= vga_ctrl:vga_ctrl_realization.base_sram_addr[17]
base_sram_addr[18] <= vga_ctrl:vga_ctrl_realization.base_sram_addr[18]
base_sram_addr[19] <= vga_ctrl:vga_ctrl_realization.base_sram_addr[19]
base_sram_data[0] <> vga_ctrl:vga_ctrl_realization.base_sram_data[0]
base_sram_data[1] <> vga_ctrl:vga_ctrl_realization.base_sram_data[1]
base_sram_data[2] <> vga_ctrl:vga_ctrl_realization.base_sram_data[2]
base_sram_data[3] <> vga_ctrl:vga_ctrl_realization.base_sram_data[3]
base_sram_data[4] <> vga_ctrl:vga_ctrl_realization.base_sram_data[4]
base_sram_data[5] <> vga_ctrl:vga_ctrl_realization.base_sram_data[5]
base_sram_data[6] <> vga_ctrl:vga_ctrl_realization.base_sram_data[6]
base_sram_data[7] <> vga_ctrl:vga_ctrl_realization.base_sram_data[7]
base_sram_data[8] <> vga_ctrl:vga_ctrl_realization.base_sram_data[8]
base_sram_data[9] <> vga_ctrl:vga_ctrl_realization.base_sram_data[9]
base_sram_data[10] <> vga_ctrl:vga_ctrl_realization.base_sram_data[10]
base_sram_data[11] <> vga_ctrl:vga_ctrl_realization.base_sram_data[11]
base_sram_data[12] <> vga_ctrl:vga_ctrl_realization.base_sram_data[12]
base_sram_data[13] <> vga_ctrl:vga_ctrl_realization.base_sram_data[13]
base_sram_data[14] <> vga_ctrl:vga_ctrl_realization.base_sram_data[14]
base_sram_data[15] <> vga_ctrl:vga_ctrl_realization.base_sram_data[15]
base_sram_data[16] <> vga_ctrl:vga_ctrl_realization.base_sram_data[16]
base_sram_data[17] <> vga_ctrl:vga_ctrl_realization.base_sram_data[17]
base_sram_data[18] <> vga_ctrl:vga_ctrl_realization.base_sram_data[18]
base_sram_data[19] <> vga_ctrl:vga_ctrl_realization.base_sram_data[19]
base_sram_data[20] <> vga_ctrl:vga_ctrl_realization.base_sram_data[20]
base_sram_data[21] <> vga_ctrl:vga_ctrl_realization.base_sram_data[21]
base_sram_data[22] <> vga_ctrl:vga_ctrl_realization.base_sram_data[22]
base_sram_data[23] <> vga_ctrl:vga_ctrl_realization.base_sram_data[23]
base_sram_data[24] <> vga_ctrl:vga_ctrl_realization.base_sram_data[24]
base_sram_data[25] <> vga_ctrl:vga_ctrl_realization.base_sram_data[25]
base_sram_data[26] <> vga_ctrl:vga_ctrl_realization.base_sram_data[26]
base_sram_data[27] <> vga_ctrl:vga_ctrl_realization.base_sram_data[27]
base_sram_data[28] <> vga_ctrl:vga_ctrl_realization.base_sram_data[28]
base_sram_data[29] <> vga_ctrl:vga_ctrl_realization.base_sram_data[29]
base_sram_data[30] <> vga_ctrl:vga_ctrl_realization.base_sram_data[30]
base_sram_data[31] <> vga_ctrl:vga_ctrl_realization.base_sram_data[31]


|BumperCar|vga_ctrl:vga_ctrl_realization
clk100m => paint:paint_realization.clk100m
clk100m => clk50m.CLK
hs <= hs~reg0.DB_MAX_OUTPUT_PORT_TYPE
vs <= vs~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[0] <= r.DB_MAX_OUTPUT_PORT_TYPE
r[1] <= r.DB_MAX_OUTPUT_PORT_TYPE
r[2] <= r.DB_MAX_OUTPUT_PORT_TYPE
g[0] <= g.DB_MAX_OUTPUT_PORT_TYPE
g[1] <= g.DB_MAX_OUTPUT_PORT_TYPE
g[2] <= g.DB_MAX_OUTPUT_PORT_TYPE
b[0] <= b.DB_MAX_OUTPUT_PORT_TYPE
b[1] <= b.DB_MAX_OUTPUT_PORT_TYPE
b[2] <= b.DB_MAX_OUTPUT_PORT_TYPE
p1_x_0[0] => paint:paint_realization.p1_x_0[0]
p1_x_0[1] => paint:paint_realization.p1_x_0[1]
p1_x_0[2] => paint:paint_realization.p1_x_0[2]
p1_x_0[3] => paint:paint_realization.p1_x_0[3]
p1_x_0[4] => paint:paint_realization.p1_x_0[4]
p1_x_0[5] => paint:paint_realization.p1_x_0[5]
p1_x_0[6] => paint:paint_realization.p1_x_0[6]
p1_x_0[7] => paint:paint_realization.p1_x_0[7]
p1_x_0[8] => paint:paint_realization.p1_x_0[8]
p1_x_0[9] => paint:paint_realization.p1_x_0[9]
p2_x_0[0] => paint:paint_realization.p2_x_0[0]
p2_x_0[1] => paint:paint_realization.p2_x_0[1]
p2_x_0[2] => paint:paint_realization.p2_x_0[2]
p2_x_0[3] => paint:paint_realization.p2_x_0[3]
p2_x_0[4] => paint:paint_realization.p2_x_0[4]
p2_x_0[5] => paint:paint_realization.p2_x_0[5]
p2_x_0[6] => paint:paint_realization.p2_x_0[6]
p2_x_0[7] => paint:paint_realization.p2_x_0[7]
p2_x_0[8] => paint:paint_realization.p2_x_0[8]
p2_x_0[9] => paint:paint_realization.p2_x_0[9]
p1_x_1[0] => paint:paint_realization.p1_x_1[0]
p1_x_1[1] => paint:paint_realization.p1_x_1[1]
p1_x_1[2] => paint:paint_realization.p1_x_1[2]
p1_x_1[3] => paint:paint_realization.p1_x_1[3]
p1_x_1[4] => paint:paint_realization.p1_x_1[4]
p1_x_1[5] => paint:paint_realization.p1_x_1[5]
p1_x_1[6] => paint:paint_realization.p1_x_1[6]
p1_x_1[7] => paint:paint_realization.p1_x_1[7]
p1_x_1[8] => paint:paint_realization.p1_x_1[8]
p1_x_1[9] => paint:paint_realization.p1_x_1[9]
p2_x_1[0] => paint:paint_realization.p2_x_1[0]
p2_x_1[1] => paint:paint_realization.p2_x_1[1]
p2_x_1[2] => paint:paint_realization.p2_x_1[2]
p2_x_1[3] => paint:paint_realization.p2_x_1[3]
p2_x_1[4] => paint:paint_realization.p2_x_1[4]
p2_x_1[5] => paint:paint_realization.p2_x_1[5]
p2_x_1[6] => paint:paint_realization.p2_x_1[6]
p2_x_1[7] => paint:paint_realization.p2_x_1[7]
p2_x_1[8] => paint:paint_realization.p2_x_1[8]
p2_x_1[9] => paint:paint_realization.p2_x_1[9]
p1_y_0[0] => paint:paint_realization.p1_y_0[0]
p1_y_0[1] => paint:paint_realization.p1_y_0[1]
p1_y_0[2] => paint:paint_realization.p1_y_0[2]
p1_y_0[3] => paint:paint_realization.p1_y_0[3]
p1_y_0[4] => paint:paint_realization.p1_y_0[4]
p1_y_0[5] => paint:paint_realization.p1_y_0[5]
p1_y_0[6] => paint:paint_realization.p1_y_0[6]
p1_y_0[7] => paint:paint_realization.p1_y_0[7]
p1_y_0[8] => paint:paint_realization.p1_y_0[8]
p2_y_0[0] => paint:paint_realization.p2_y_0[0]
p2_y_0[1] => paint:paint_realization.p2_y_0[1]
p2_y_0[2] => paint:paint_realization.p2_y_0[2]
p2_y_0[3] => paint:paint_realization.p2_y_0[3]
p2_y_0[4] => paint:paint_realization.p2_y_0[4]
p2_y_0[5] => paint:paint_realization.p2_y_0[5]
p2_y_0[6] => paint:paint_realization.p2_y_0[6]
p2_y_0[7] => paint:paint_realization.p2_y_0[7]
p2_y_0[8] => paint:paint_realization.p2_y_0[8]
p1_y_1[0] => paint:paint_realization.p1_y_1[0]
p1_y_1[1] => paint:paint_realization.p1_y_1[1]
p1_y_1[2] => paint:paint_realization.p1_y_1[2]
p1_y_1[3] => paint:paint_realization.p1_y_1[3]
p1_y_1[4] => paint:paint_realization.p1_y_1[4]
p1_y_1[5] => paint:paint_realization.p1_y_1[5]
p1_y_1[6] => paint:paint_realization.p1_y_1[6]
p1_y_1[7] => paint:paint_realization.p1_y_1[7]
p1_y_1[8] => paint:paint_realization.p1_y_1[8]
p2_y_1[0] => paint:paint_realization.p2_y_1[0]
p2_y_1[1] => paint:paint_realization.p2_y_1[1]
p2_y_1[2] => paint:paint_realization.p2_y_1[2]
p2_y_1[3] => paint:paint_realization.p2_y_1[3]
p2_y_1[4] => paint:paint_realization.p2_y_1[4]
p2_y_1[5] => paint:paint_realization.p2_y_1[5]
p2_y_1[6] => paint:paint_realization.p2_y_1[6]
p2_y_1[7] => paint:paint_realization.p2_y_1[7]
p2_y_1[8] => paint:paint_realization.p2_y_1[8]
base_sram_we <= paint:paint_realization.base_sram_we
base_sram_oe <= paint:paint_realization.base_sram_oe
base_sram_ce <= paint:paint_realization.base_sram_ce
base_sram_addr[0] <= paint:paint_realization.base_sram_addr[0]
base_sram_addr[1] <= paint:paint_realization.base_sram_addr[1]
base_sram_addr[2] <= paint:paint_realization.base_sram_addr[2]
base_sram_addr[3] <= paint:paint_realization.base_sram_addr[3]
base_sram_addr[4] <= paint:paint_realization.base_sram_addr[4]
base_sram_addr[5] <= paint:paint_realization.base_sram_addr[5]
base_sram_addr[6] <= paint:paint_realization.base_sram_addr[6]
base_sram_addr[7] <= paint:paint_realization.base_sram_addr[7]
base_sram_addr[8] <= paint:paint_realization.base_sram_addr[8]
base_sram_addr[9] <= paint:paint_realization.base_sram_addr[9]
base_sram_addr[10] <= paint:paint_realization.base_sram_addr[10]
base_sram_addr[11] <= paint:paint_realization.base_sram_addr[11]
base_sram_addr[12] <= paint:paint_realization.base_sram_addr[12]
base_sram_addr[13] <= paint:paint_realization.base_sram_addr[13]
base_sram_addr[14] <= paint:paint_realization.base_sram_addr[14]
base_sram_addr[15] <= paint:paint_realization.base_sram_addr[15]
base_sram_addr[16] <= paint:paint_realization.base_sram_addr[16]
base_sram_addr[17] <= paint:paint_realization.base_sram_addr[17]
base_sram_addr[18] <= paint:paint_realization.base_sram_addr[18]
base_sram_addr[19] <= paint:paint_realization.base_sram_addr[19]
base_sram_data[0] <> paint:paint_realization.base_sram_data[0]
base_sram_data[1] <> paint:paint_realization.base_sram_data[1]
base_sram_data[2] <> paint:paint_realization.base_sram_data[2]
base_sram_data[3] <> paint:paint_realization.base_sram_data[3]
base_sram_data[4] <> paint:paint_realization.base_sram_data[4]
base_sram_data[5] <> paint:paint_realization.base_sram_data[5]
base_sram_data[6] <> paint:paint_realization.base_sram_data[6]
base_sram_data[7] <> paint:paint_realization.base_sram_data[7]
base_sram_data[8] <> paint:paint_realization.base_sram_data[8]
base_sram_data[9] <> paint:paint_realization.base_sram_data[9]
base_sram_data[10] <> paint:paint_realization.base_sram_data[10]
base_sram_data[11] <> paint:paint_realization.base_sram_data[11]
base_sram_data[12] <> paint:paint_realization.base_sram_data[12]
base_sram_data[13] <> paint:paint_realization.base_sram_data[13]
base_sram_data[14] <> paint:paint_realization.base_sram_data[14]
base_sram_data[15] <> paint:paint_realization.base_sram_data[15]
base_sram_data[16] <> paint:paint_realization.base_sram_data[16]
base_sram_data[17] <> paint:paint_realization.base_sram_data[17]
base_sram_data[18] <> paint:paint_realization.base_sram_data[18]
base_sram_data[19] <> paint:paint_realization.base_sram_data[19]
base_sram_data[20] <> paint:paint_realization.base_sram_data[20]
base_sram_data[21] <> paint:paint_realization.base_sram_data[21]
base_sram_data[22] <> paint:paint_realization.base_sram_data[22]
base_sram_data[23] <> paint:paint_realization.base_sram_data[23]
base_sram_data[24] <> paint:paint_realization.base_sram_data[24]
base_sram_data[25] <> paint:paint_realization.base_sram_data[25]
base_sram_data[26] <> paint:paint_realization.base_sram_data[26]
base_sram_data[27] <> paint:paint_realization.base_sram_data[27]
base_sram_data[28] <> paint:paint_realization.base_sram_data[28]
base_sram_data[29] <> paint:paint_realization.base_sram_data[29]
base_sram_data[30] <> paint:paint_realization.base_sram_data[30]
base_sram_data[31] <> paint:paint_realization.base_sram_data[31]


|BumperCar|vga_ctrl:vga_ctrl_realization|paint:paint_realization
clk100m => sram_ctrl:sram_ctrl_realization.clk100m
vga_clk => write_data[0].CLK
vga_clk => write_data[1].CLK
vga_clk => write_data[2].CLK
vga_clk => write_data[3].CLK
vga_clk => write_data[4].CLK
vga_clk => write_data[5].CLK
vga_clk => write_data[6].CLK
vga_clk => write_data[7].CLK
vga_clk => write_data[8].CLK
vga_clk => write_data[9].CLK
vga_clk => write_data[10].CLK
vga_clk => write_data[11].CLK
vga_clk => write_data[12].CLK
vga_clk => write_data[13].CLK
vga_clk => write_data[14].CLK
vga_clk => write_data[15].CLK
vga_clk => write_data[16].CLK
vga_clk => write_data[17].CLK
vga_clk => write_data[18].CLK
vga_clk => write_data[19].CLK
vga_clk => write_data[20].CLK
vga_clk => write_data[21].CLK
vga_clk => write_data[22].CLK
vga_clk => write_data[23].CLK
vga_clk => write_data[24].CLK
vga_clk => write_data[25].CLK
vga_clk => write_data[26].CLK
vga_clk => write_data[27].CLK
vga_clk => write_data[28].CLK
vga_clk => write_data[29].CLK
vga_clk => write_data[30].CLK
vga_clk => write_data[31].CLK
vga_clk => temp_data[0].CLK
vga_clk => temp_data[1].CLK
vga_clk => temp_data[2].CLK
vga_clk => temp_data[3].CLK
vga_clk => temp_data[4].CLK
vga_clk => temp_data[5].CLK
vga_clk => temp_data[6].CLK
vga_clk => temp_data[7].CLK
vga_clk => temp_data[8].CLK
vga_clk => temp_data[9].CLK
vga_clk => temp_data[10].CLK
vga_clk => temp_data[11].CLK
vga_clk => temp_data[12].CLK
vga_clk => temp_data[13].CLK
vga_clk => temp_data[14].CLK
vga_clk => temp_data[15].CLK
vga_clk => temp_data[16].CLK
vga_clk => temp_data[17].CLK
vga_clk => temp_data[18].CLK
vga_clk => temp_data[19].CLK
vga_clk => temp_data[20].CLK
vga_clk => temp_data[21].CLK
vga_clk => temp_data[22].CLK
vga_clk => temp_data[23].CLK
vga_clk => temp_data[24].CLK
vga_clk => temp_data[25].CLK
vga_clk => temp_data[26].CLK
vga_clk => temp_data[27].CLK
vga_clk => temp_data[28].CLK
vga_clk => temp_data[29].CLK
vga_clk => temp_data[30].CLK
vga_clk => temp_data[31].CLK
vga_clk => p2_addr_count_self[0].CLK
vga_clk => p2_addr_count_self[1].CLK
vga_clk => p2_addr_count_self[2].CLK
vga_clk => p2_addr_count_self[3].CLK
vga_clk => p2_addr_count_self[4].CLK
vga_clk => p2_addr_count_self[5].CLK
vga_clk => p2_addr_count_self[6].CLK
vga_clk => p2_addr_count_self[7].CLK
vga_clk => p2_addr_count_self[8].CLK
vga_clk => p2_addr_count_self[9].CLK
vga_clk => p2_addr_count_self[10].CLK
vga_clk => p2_addr_count_self[11].CLK
vga_clk => p2_addr_count_self[12].CLK
vga_clk => p2_addr_count_self[13].CLK
vga_clk => p2_addr_count_self[14].CLK
vga_clk => p2_addr_count_self[15].CLK
vga_clk => p2_addr_count_self[16].CLK
vga_clk => p2_addr_count_self[17].CLK
vga_clk => p2_addr_count_self[18].CLK
vga_clk => p2_addr_count_self[19].CLK
vga_clk => write_state[0].CLK
vga_clk => write_state[1].CLK
vga_clk => p1_addr_count_self[0].CLK
vga_clk => p1_addr_count_self[1].CLK
vga_clk => p1_addr_count_self[2].CLK
vga_clk => p1_addr_count_self[3].CLK
vga_clk => p1_addr_count_self[4].CLK
vga_clk => p1_addr_count_self[5].CLK
vga_clk => p1_addr_count_self[6].CLK
vga_clk => p1_addr_count_self[7].CLK
vga_clk => p1_addr_count_self[8].CLK
vga_clk => p1_addr_count_self[9].CLK
vga_clk => p1_addr_count_self[10].CLK
vga_clk => p1_addr_count_self[11].CLK
vga_clk => p1_addr_count_self[12].CLK
vga_clk => p1_addr_count_self[13].CLK
vga_clk => p1_addr_count_self[14].CLK
vga_clk => p1_addr_count_self[15].CLK
vga_clk => p1_addr_count_self[16].CLK
vga_clk => p1_addr_count_self[17].CLK
vga_clk => p1_addr_count_self[18].CLK
vga_clk => p1_addr_count_self[19].CLK
vga_clk => p2_addr_count[0].CLK
vga_clk => p2_addr_count[1].CLK
vga_clk => p2_addr_count[2].CLK
vga_clk => p2_addr_count[3].CLK
vga_clk => p2_addr_count[4].CLK
vga_clk => p2_addr_count[5].CLK
vga_clk => p2_addr_count[6].CLK
vga_clk => p2_addr_count[7].CLK
vga_clk => p2_addr_count[8].CLK
vga_clk => p2_addr_count[9].CLK
vga_clk => p2_addr_count[10].CLK
vga_clk => p2_addr_count[11].CLK
vga_clk => p2_addr_count[12].CLK
vga_clk => p2_addr_count[13].CLK
vga_clk => p2_addr_count[14].CLK
vga_clk => p2_addr_count[15].CLK
vga_clk => p2_addr_count[16].CLK
vga_clk => p2_addr_count[17].CLK
vga_clk => p2_addr_count[18].CLK
vga_clk => p2_addr_count[19].CLK
vga_clk => scan_x[0].CLK
vga_clk => scan_x[1].CLK
vga_clk => scan_x[2].CLK
vga_clk => scan_x[3].CLK
vga_clk => scan_x[4].CLK
vga_clk => scan_x[5].CLK
vga_clk => scan_x[6].CLK
vga_clk => scan_x[7].CLK
vga_clk => scan_x[8].CLK
vga_clk => scan_x[9].CLK
vga_clk => recover_state[0].CLK
vga_clk => recover_state[1].CLK
vga_clk => p1_addr_count[0].CLK
vga_clk => p1_addr_count[1].CLK
vga_clk => p1_addr_count[2].CLK
vga_clk => p1_addr_count[3].CLK
vga_clk => p1_addr_count[4].CLK
vga_clk => p1_addr_count[5].CLK
vga_clk => p1_addr_count[6].CLK
vga_clk => p1_addr_count[7].CLK
vga_clk => p1_addr_count[8].CLK
vga_clk => p1_addr_count[9].CLK
vga_clk => p1_addr_count[10].CLK
vga_clk => p1_addr_count[11].CLK
vga_clk => p1_addr_count[12].CLK
vga_clk => p1_addr_count[13].CLK
vga_clk => p1_addr_count[14].CLK
vga_clk => p1_addr_count[15].CLK
vga_clk => p1_addr_count[16].CLK
vga_clk => p1_addr_count[17].CLK
vga_clk => p1_addr_count[18].CLK
vga_clk => p1_addr_count[19].CLK
vga_clk => pixel_count.CLK
vga_clk => cur_f_addr_count[0].CLK
vga_clk => cur_f_addr_count[1].CLK
vga_clk => cur_f_addr_count[2].CLK
vga_clk => cur_f_addr_count[3].CLK
vga_clk => cur_f_addr_count[4].CLK
vga_clk => cur_f_addr_count[5].CLK
vga_clk => cur_f_addr_count[6].CLK
vga_clk => cur_f_addr_count[7].CLK
vga_clk => cur_f_addr_count[8].CLK
vga_clk => cur_f_addr_count[9].CLK
vga_clk => cur_f_addr_count[10].CLK
vga_clk => cur_f_addr_count[11].CLK
vga_clk => cur_f_addr_count[12].CLK
vga_clk => cur_f_addr_count[13].CLK
vga_clk => cur_f_addr_count[14].CLK
vga_clk => cur_f_addr_count[15].CLK
vga_clk => cur_f_addr_count[16].CLK
vga_clk => cur_f_addr_count[17].CLK
vga_clk => cur_f_addr_count[18].CLK
vga_clk => cur_f_addr_count[19].CLK
vga_clk => bt[0]~reg0.CLK
vga_clk => bt[1]~reg0.CLK
vga_clk => bt[2]~reg0.CLK
vga_clk => gt[0]~reg0.CLK
vga_clk => gt[1]~reg0.CLK
vga_clk => gt[2]~reg0.CLK
vga_clk => rt[0]~reg0.CLK
vga_clk => rt[1]~reg0.CLK
vga_clk => rt[2]~reg0.CLK
vga_clk => addr[0].CLK
vga_clk => addr[1].CLK
vga_clk => addr[2].CLK
vga_clk => addr[3].CLK
vga_clk => addr[4].CLK
vga_clk => addr[5].CLK
vga_clk => addr[6].CLK
vga_clk => addr[7].CLK
vga_clk => addr[8].CLK
vga_clk => addr[9].CLK
vga_clk => addr[10].CLK
vga_clk => addr[11].CLK
vga_clk => addr[12].CLK
vga_clk => addr[13].CLK
vga_clk => addr[14].CLK
vga_clk => addr[15].CLK
vga_clk => addr[16].CLK
vga_clk => addr[17].CLK
vga_clk => addr[18].CLK
vga_clk => addr[19].CLK
vga_clk => io.CLK
vga_clk => state~6.DATAIN
vx[0] => LessThan0.IN20
vx[0] => Equal3.IN21
vx[0] => Equal5.IN21
vx[0] => Equal7.IN21
vx[1] => LessThan0.IN19
vx[1] => Equal3.IN20
vx[1] => Equal5.IN20
vx[1] => Equal7.IN20
vx[2] => LessThan0.IN18
vx[2] => Equal3.IN19
vx[2] => Equal5.IN19
vx[2] => Equal7.IN19
vx[3] => LessThan0.IN17
vx[3] => Equal3.IN18
vx[3] => Equal5.IN18
vx[3] => Equal7.IN18
vx[4] => LessThan0.IN16
vx[4] => Equal3.IN17
vx[4] => Equal5.IN17
vx[4] => Equal7.IN17
vx[5] => LessThan0.IN15
vx[5] => Equal3.IN16
vx[5] => Equal5.IN16
vx[5] => Equal7.IN16
vx[6] => LessThan0.IN14
vx[6] => Equal3.IN15
vx[6] => Equal5.IN15
vx[6] => Equal7.IN15
vx[7] => LessThan0.IN13
vx[7] => Equal3.IN14
vx[7] => Equal5.IN14
vx[7] => Equal7.IN14
vx[8] => LessThan0.IN12
vx[8] => Equal3.IN13
vx[8] => Equal5.IN13
vx[8] => Equal7.IN13
vx[9] => LessThan0.IN11
vx[9] => Equal3.IN12
vx[9] => Equal5.IN12
vx[9] => Equal7.IN12
vx_inc[0] => rt.OUTPUTSELECT
vx_inc[0] => rt.OUTPUTSELECT
vx_inc[0] => rt.OUTPUTSELECT
vx_inc[0] => gt.OUTPUTSELECT
vx_inc[0] => gt.OUTPUTSELECT
vx_inc[0] => gt.OUTPUTSELECT
vx_inc[0] => bt.OUTPUTSELECT
vx_inc[0] => bt.OUTPUTSELECT
vx_inc[0] => bt.OUTPUTSELECT
vx_inc[0] => cur_f_addr_count.OUTPUTSELECT
vx_inc[0] => cur_f_addr_count.OUTPUTSELECT
vx_inc[0] => cur_f_addr_count.OUTPUTSELECT
vx_inc[0] => cur_f_addr_count.OUTPUTSELECT
vx_inc[0] => cur_f_addr_count.OUTPUTSELECT
vx_inc[0] => cur_f_addr_count.OUTPUTSELECT
vx_inc[0] => cur_f_addr_count.OUTPUTSELECT
vx_inc[0] => cur_f_addr_count.OUTPUTSELECT
vx_inc[0] => cur_f_addr_count.OUTPUTSELECT
vx_inc[0] => cur_f_addr_count.OUTPUTSELECT
vx_inc[0] => cur_f_addr_count.OUTPUTSELECT
vx_inc[0] => cur_f_addr_count.OUTPUTSELECT
vx_inc[0] => cur_f_addr_count.OUTPUTSELECT
vx_inc[0] => cur_f_addr_count.OUTPUTSELECT
vx_inc[0] => cur_f_addr_count.OUTPUTSELECT
vx_inc[0] => cur_f_addr_count.OUTPUTSELECT
vx_inc[0] => cur_f_addr_count.OUTPUTSELECT
vx_inc[0] => cur_f_addr_count.OUTPUTSELECT
vx_inc[0] => cur_f_addr_count.OUTPUTSELECT
vx_inc[0] => cur_f_addr_count.OUTPUTSELECT
vx_inc[1] => ~NO_FANOUT~
vx_inc[2] => ~NO_FANOUT~
vx_inc[3] => ~NO_FANOUT~
vx_inc[4] => ~NO_FANOUT~
vx_inc[5] => ~NO_FANOUT~
vx_inc[6] => ~NO_FANOUT~
vx_inc[7] => ~NO_FANOUT~
vx_inc[8] => ~NO_FANOUT~
vx_inc[9] => ~NO_FANOUT~
vy[0] => LessThan1.IN18
vy[0] => Equal1.IN19
vy[0] => Equal2.IN19
vy[0] => Equal4.IN19
vy[0] => Equal6.IN19
vy[0] => Equal8.IN19
vy[1] => LessThan1.IN17
vy[1] => Equal1.IN18
vy[1] => Equal2.IN18
vy[1] => Equal4.IN18
vy[1] => Equal6.IN18
vy[1] => Equal8.IN18
vy[2] => LessThan1.IN16
vy[2] => Equal1.IN17
vy[2] => Equal2.IN17
vy[2] => Equal4.IN17
vy[2] => Equal6.IN17
vy[2] => Equal8.IN17
vy[3] => LessThan1.IN15
vy[3] => Equal1.IN16
vy[3] => Equal2.IN16
vy[3] => Equal4.IN16
vy[3] => Equal6.IN16
vy[3] => Equal8.IN16
vy[4] => LessThan1.IN14
vy[4] => Equal1.IN15
vy[4] => Equal2.IN15
vy[4] => Equal4.IN15
vy[4] => Equal6.IN15
vy[4] => Equal8.IN15
vy[5] => LessThan1.IN13
vy[5] => Equal1.IN14
vy[5] => Equal2.IN14
vy[5] => Equal4.IN14
vy[5] => Equal6.IN14
vy[5] => Equal8.IN14
vy[6] => LessThan1.IN12
vy[6] => Equal1.IN13
vy[6] => Equal2.IN13
vy[6] => Equal4.IN13
vy[6] => Equal6.IN13
vy[6] => Equal8.IN13
vy[7] => LessThan1.IN11
vy[7] => Equal1.IN12
vy[7] => Equal2.IN12
vy[7] => Equal4.IN12
vy[7] => Equal6.IN12
vy[7] => Equal8.IN12
vy[8] => LessThan1.IN10
vy[8] => Equal1.IN11
vy[8] => Equal2.IN11
vy[8] => Equal4.IN11
vy[8] => Equal6.IN11
vy[8] => Equal8.IN11
vy_inc[0] => ~NO_FANOUT~
vy_inc[1] => ~NO_FANOUT~
vy_inc[2] => ~NO_FANOUT~
vy_inc[3] => ~NO_FANOUT~
vy_inc[4] => ~NO_FANOUT~
vy_inc[5] => ~NO_FANOUT~
vy_inc[6] => ~NO_FANOUT~
vy_inc[7] => ~NO_FANOUT~
vy_inc[8] => ~NO_FANOUT~
cur_frame_buffer_id => Add13.IN19
cur_frame_buffer_id => Add21.IN19
cur_frame_buffer_id => Add29.IN19
cur_frame_buffer_id => Add34.IN19
cur_frame_buffer_id => Add8.IN18
cur_frame_buffer_id => Add8.IN19
cur_frame_buffer_id => Add8.IN20
cur_frame_buffer_id => Add13.IN20
cur_frame_buffer_id => Add21.IN20
cur_frame_buffer_id => Add29.IN20
cur_frame_buffer_id => Add34.IN20
cur_frame_buffer_id => Add13.IN21
cur_frame_buffer_id => Add21.IN21
cur_frame_buffer_id => Add29.IN21
cur_frame_buffer_id => Add34.IN21
cur_frame_buffer_id => Add8.IN15
cur_frame_buffer_id => cur_p1_x[9].OUTPUTSELECT
cur_frame_buffer_id => cur_p1_x[8].OUTPUTSELECT
cur_frame_buffer_id => cur_p1_x[7].OUTPUTSELECT
cur_frame_buffer_id => cur_p1_x[6].OUTPUTSELECT
cur_frame_buffer_id => cur_p1_x[5].OUTPUTSELECT
cur_frame_buffer_id => cur_p1_x[4].OUTPUTSELECT
cur_frame_buffer_id => cur_p1_x[3].OUTPUTSELECT
cur_frame_buffer_id => cur_p1_x[2].OUTPUTSELECT
cur_frame_buffer_id => cur_p1_x[1].OUTPUTSELECT
cur_frame_buffer_id => cur_p1_x[0].OUTPUTSELECT
cur_frame_buffer_id => cur_p1_y[8].OUTPUTSELECT
cur_frame_buffer_id => cur_p1_y[7].OUTPUTSELECT
cur_frame_buffer_id => cur_p1_y[6].OUTPUTSELECT
cur_frame_buffer_id => cur_p1_y[5].OUTPUTSELECT
cur_frame_buffer_id => cur_p1_y[4].OUTPUTSELECT
cur_frame_buffer_id => cur_p1_y[3].OUTPUTSELECT
cur_frame_buffer_id => cur_p1_y[2].OUTPUTSELECT
cur_frame_buffer_id => cur_p1_y[1].OUTPUTSELECT
cur_frame_buffer_id => cur_p1_y[0].OUTPUTSELECT
cur_frame_buffer_id => last_p1_x[9].OUTPUTSELECT
cur_frame_buffer_id => last_p1_x[8].OUTPUTSELECT
cur_frame_buffer_id => last_p1_x[7].OUTPUTSELECT
cur_frame_buffer_id => last_p1_x[6].OUTPUTSELECT
cur_frame_buffer_id => last_p1_x[5].OUTPUTSELECT
cur_frame_buffer_id => last_p1_x[4].OUTPUTSELECT
cur_frame_buffer_id => last_p1_x[3].OUTPUTSELECT
cur_frame_buffer_id => last_p1_x[2].OUTPUTSELECT
cur_frame_buffer_id => last_p1_x[1].OUTPUTSELECT
cur_frame_buffer_id => last_p1_x[0].OUTPUTSELECT
cur_frame_buffer_id => last_p1_y[8].OUTPUTSELECT
cur_frame_buffer_id => last_p1_y[7].OUTPUTSELECT
cur_frame_buffer_id => last_p1_y[6].OUTPUTSELECT
cur_frame_buffer_id => last_p1_y[5].OUTPUTSELECT
cur_frame_buffer_id => last_p1_y[4].OUTPUTSELECT
cur_frame_buffer_id => last_p1_y[3].OUTPUTSELECT
cur_frame_buffer_id => last_p1_y[2].OUTPUTSELECT
cur_frame_buffer_id => last_p1_y[1].OUTPUTSELECT
cur_frame_buffer_id => last_p1_y[0].OUTPUTSELECT
cur_frame_buffer_id => cur_p2_x[9].OUTPUTSELECT
cur_frame_buffer_id => cur_p2_x[8].OUTPUTSELECT
cur_frame_buffer_id => cur_p2_x[7].OUTPUTSELECT
cur_frame_buffer_id => cur_p2_x[6].OUTPUTSELECT
cur_frame_buffer_id => cur_p2_x[5].OUTPUTSELECT
cur_frame_buffer_id => cur_p2_x[4].OUTPUTSELECT
cur_frame_buffer_id => cur_p2_x[3].OUTPUTSELECT
cur_frame_buffer_id => cur_p2_x[2].OUTPUTSELECT
cur_frame_buffer_id => cur_p2_x[1].OUTPUTSELECT
cur_frame_buffer_id => cur_p2_x[0].OUTPUTSELECT
cur_frame_buffer_id => cur_p2_y[8].OUTPUTSELECT
cur_frame_buffer_id => cur_p2_y[7].OUTPUTSELECT
cur_frame_buffer_id => cur_p2_y[6].OUTPUTSELECT
cur_frame_buffer_id => cur_p2_y[5].OUTPUTSELECT
cur_frame_buffer_id => cur_p2_y[4].OUTPUTSELECT
cur_frame_buffer_id => cur_p2_y[3].OUTPUTSELECT
cur_frame_buffer_id => cur_p2_y[2].OUTPUTSELECT
cur_frame_buffer_id => cur_p2_y[1].OUTPUTSELECT
cur_frame_buffer_id => cur_p2_y[0].OUTPUTSELECT
cur_frame_buffer_id => last_p2_x[9].OUTPUTSELECT
cur_frame_buffer_id => last_p2_x[8].OUTPUTSELECT
cur_frame_buffer_id => last_p2_x[7].OUTPUTSELECT
cur_frame_buffer_id => last_p2_x[6].OUTPUTSELECT
cur_frame_buffer_id => last_p2_x[5].OUTPUTSELECT
cur_frame_buffer_id => last_p2_x[4].OUTPUTSELECT
cur_frame_buffer_id => last_p2_x[3].OUTPUTSELECT
cur_frame_buffer_id => last_p2_x[2].OUTPUTSELECT
cur_frame_buffer_id => last_p2_x[1].OUTPUTSELECT
cur_frame_buffer_id => last_p2_x[0].OUTPUTSELECT
cur_frame_buffer_id => last_p2_y[8].OUTPUTSELECT
cur_frame_buffer_id => last_p2_y[7].OUTPUTSELECT
cur_frame_buffer_id => last_p2_y[6].OUTPUTSELECT
cur_frame_buffer_id => last_p2_y[5].OUTPUTSELECT
cur_frame_buffer_id => last_p2_y[4].OUTPUTSELECT
cur_frame_buffer_id => last_p2_y[3].OUTPUTSELECT
cur_frame_buffer_id => last_p2_y[2].OUTPUTSELECT
cur_frame_buffer_id => last_p2_y[1].OUTPUTSELECT
cur_frame_buffer_id => last_p2_y[0].OUTPUTSELECT
cur_frame_buffer_id => Add8.IN16
cur_frame_buffer_id => Add8.IN17
cur_frame_buffer_id => Add13.IN16
cur_frame_buffer_id => Add21.IN16
cur_frame_buffer_id => Add29.IN16
cur_frame_buffer_id => Add34.IN16
cur_frame_buffer_id => Add13.IN17
cur_frame_buffer_id => Add21.IN17
cur_frame_buffer_id => Add29.IN17
cur_frame_buffer_id => Add34.IN17
cur_frame_buffer_id => Add13.IN18
cur_frame_buffer_id => Add21.IN18
cur_frame_buffer_id => Add29.IN18
cur_frame_buffer_id => Add34.IN18
p1_x_0[0] => cur_p1_x[0].DATAB
p1_x_0[0] => last_p1_x[0].DATAA
p1_x_0[1] => cur_p1_x[1].DATAB
p1_x_0[1] => last_p1_x[1].DATAA
p1_x_0[2] => cur_p1_x[2].DATAB
p1_x_0[2] => last_p1_x[2].DATAA
p1_x_0[3] => cur_p1_x[3].DATAB
p1_x_0[3] => last_p1_x[3].DATAA
p1_x_0[4] => cur_p1_x[4].DATAB
p1_x_0[4] => last_p1_x[4].DATAA
p1_x_0[5] => cur_p1_x[5].DATAB
p1_x_0[5] => last_p1_x[5].DATAA
p1_x_0[6] => cur_p1_x[6].DATAB
p1_x_0[6] => last_p1_x[6].DATAA
p1_x_0[7] => cur_p1_x[7].DATAB
p1_x_0[7] => last_p1_x[7].DATAA
p1_x_0[8] => cur_p1_x[8].DATAB
p1_x_0[8] => last_p1_x[8].DATAA
p1_x_0[9] => cur_p1_x[9].DATAB
p1_x_0[9] => last_p1_x[9].DATAA
p1_x_1[0] => cur_p1_x[0].DATAA
p1_x_1[0] => last_p1_x[0].DATAB
p1_x_1[1] => cur_p1_x[1].DATAA
p1_x_1[1] => last_p1_x[1].DATAB
p1_x_1[2] => cur_p1_x[2].DATAA
p1_x_1[2] => last_p1_x[2].DATAB
p1_x_1[3] => cur_p1_x[3].DATAA
p1_x_1[3] => last_p1_x[3].DATAB
p1_x_1[4] => cur_p1_x[4].DATAA
p1_x_1[4] => last_p1_x[4].DATAB
p1_x_1[5] => cur_p1_x[5].DATAA
p1_x_1[5] => last_p1_x[5].DATAB
p1_x_1[6] => cur_p1_x[6].DATAA
p1_x_1[6] => last_p1_x[6].DATAB
p1_x_1[7] => cur_p1_x[7].DATAA
p1_x_1[7] => last_p1_x[7].DATAB
p1_x_1[8] => cur_p1_x[8].DATAA
p1_x_1[8] => last_p1_x[8].DATAB
p1_x_1[9] => cur_p1_x[9].DATAA
p1_x_1[9] => last_p1_x[9].DATAB
p2_x_0[0] => cur_p2_x[0].DATAB
p2_x_0[0] => last_p2_x[0].DATAA
p2_x_0[1] => cur_p2_x[1].DATAB
p2_x_0[1] => last_p2_x[1].DATAA
p2_x_0[2] => cur_p2_x[2].DATAB
p2_x_0[2] => last_p2_x[2].DATAA
p2_x_0[3] => cur_p2_x[3].DATAB
p2_x_0[3] => last_p2_x[3].DATAA
p2_x_0[4] => cur_p2_x[4].DATAB
p2_x_0[4] => last_p2_x[4].DATAA
p2_x_0[5] => cur_p2_x[5].DATAB
p2_x_0[5] => last_p2_x[5].DATAA
p2_x_0[6] => cur_p2_x[6].DATAB
p2_x_0[6] => last_p2_x[6].DATAA
p2_x_0[7] => cur_p2_x[7].DATAB
p2_x_0[7] => last_p2_x[7].DATAA
p2_x_0[8] => cur_p2_x[8].DATAB
p2_x_0[8] => last_p2_x[8].DATAA
p2_x_0[9] => cur_p2_x[9].DATAB
p2_x_0[9] => last_p2_x[9].DATAA
p2_x_1[0] => cur_p2_x[0].DATAA
p2_x_1[0] => last_p2_x[0].DATAB
p2_x_1[1] => cur_p2_x[1].DATAA
p2_x_1[1] => last_p2_x[1].DATAB
p2_x_1[2] => cur_p2_x[2].DATAA
p2_x_1[2] => last_p2_x[2].DATAB
p2_x_1[3] => cur_p2_x[3].DATAA
p2_x_1[3] => last_p2_x[3].DATAB
p2_x_1[4] => cur_p2_x[4].DATAA
p2_x_1[4] => last_p2_x[4].DATAB
p2_x_1[5] => cur_p2_x[5].DATAA
p2_x_1[5] => last_p2_x[5].DATAB
p2_x_1[6] => cur_p2_x[6].DATAA
p2_x_1[6] => last_p2_x[6].DATAB
p2_x_1[7] => cur_p2_x[7].DATAA
p2_x_1[7] => last_p2_x[7].DATAB
p2_x_1[8] => cur_p2_x[8].DATAA
p2_x_1[8] => last_p2_x[8].DATAB
p2_x_1[9] => cur_p2_x[9].DATAA
p2_x_1[9] => last_p2_x[9].DATAB
p1_y_0[0] => cur_p1_y[0].DATAB
p1_y_0[0] => last_p1_y[0].DATAA
p1_y_0[1] => cur_p1_y[1].DATAB
p1_y_0[1] => last_p1_y[1].DATAA
p1_y_0[2] => cur_p1_y[2].DATAB
p1_y_0[2] => last_p1_y[2].DATAA
p1_y_0[3] => cur_p1_y[3].DATAB
p1_y_0[3] => last_p1_y[3].DATAA
p1_y_0[4] => cur_p1_y[4].DATAB
p1_y_0[4] => last_p1_y[4].DATAA
p1_y_0[5] => cur_p1_y[5].DATAB
p1_y_0[5] => last_p1_y[5].DATAA
p1_y_0[6] => cur_p1_y[6].DATAB
p1_y_0[6] => last_p1_y[6].DATAA
p1_y_0[7] => cur_p1_y[7].DATAB
p1_y_0[7] => last_p1_y[7].DATAA
p1_y_0[8] => cur_p1_y[8].DATAB
p1_y_0[8] => last_p1_y[8].DATAA
p1_y_1[0] => cur_p1_y[0].DATAA
p1_y_1[0] => last_p1_y[0].DATAB
p1_y_1[1] => cur_p1_y[1].DATAA
p1_y_1[1] => last_p1_y[1].DATAB
p1_y_1[2] => cur_p1_y[2].DATAA
p1_y_1[2] => last_p1_y[2].DATAB
p1_y_1[3] => cur_p1_y[3].DATAA
p1_y_1[3] => last_p1_y[3].DATAB
p1_y_1[4] => cur_p1_y[4].DATAA
p1_y_1[4] => last_p1_y[4].DATAB
p1_y_1[5] => cur_p1_y[5].DATAA
p1_y_1[5] => last_p1_y[5].DATAB
p1_y_1[6] => cur_p1_y[6].DATAA
p1_y_1[6] => last_p1_y[6].DATAB
p1_y_1[7] => cur_p1_y[7].DATAA
p1_y_1[7] => last_p1_y[7].DATAB
p1_y_1[8] => cur_p1_y[8].DATAA
p1_y_1[8] => last_p1_y[8].DATAB
p2_y_0[0] => cur_p2_y[0].DATAB
p2_y_0[0] => last_p2_y[0].DATAA
p2_y_0[1] => cur_p2_y[1].DATAB
p2_y_0[1] => last_p2_y[1].DATAA
p2_y_0[2] => cur_p2_y[2].DATAB
p2_y_0[2] => last_p2_y[2].DATAA
p2_y_0[3] => cur_p2_y[3].DATAB
p2_y_0[3] => last_p2_y[3].DATAA
p2_y_0[4] => cur_p2_y[4].DATAB
p2_y_0[4] => last_p2_y[4].DATAA
p2_y_0[5] => cur_p2_y[5].DATAB
p2_y_0[5] => last_p2_y[5].DATAA
p2_y_0[6] => cur_p2_y[6].DATAB
p2_y_0[6] => last_p2_y[6].DATAA
p2_y_0[7] => cur_p2_y[7].DATAB
p2_y_0[7] => last_p2_y[7].DATAA
p2_y_0[8] => cur_p2_y[8].DATAB
p2_y_0[8] => last_p2_y[8].DATAA
p2_y_1[0] => cur_p2_y[0].DATAA
p2_y_1[0] => last_p2_y[0].DATAB
p2_y_1[1] => cur_p2_y[1].DATAA
p2_y_1[1] => last_p2_y[1].DATAB
p2_y_1[2] => cur_p2_y[2].DATAA
p2_y_1[2] => last_p2_y[2].DATAB
p2_y_1[3] => cur_p2_y[3].DATAA
p2_y_1[3] => last_p2_y[3].DATAB
p2_y_1[4] => cur_p2_y[4].DATAA
p2_y_1[4] => last_p2_y[4].DATAB
p2_y_1[5] => cur_p2_y[5].DATAA
p2_y_1[5] => last_p2_y[5].DATAB
p2_y_1[6] => cur_p2_y[6].DATAA
p2_y_1[6] => last_p2_y[6].DATAB
p2_y_1[7] => cur_p2_y[7].DATAA
p2_y_1[7] => last_p2_y[7].DATAB
p2_y_1[8] => cur_p2_y[8].DATAA
p2_y_1[8] => last_p2_y[8].DATAB
rt[0] <= rt[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rt[1] <= rt[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rt[2] <= rt[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gt[0] <= gt[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gt[1] <= gt[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gt[2] <= gt[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bt[0] <= bt[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bt[1] <= bt[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bt[2] <= bt[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
base_sram_we <= sram_ctrl:sram_ctrl_realization.base_sram_we
base_sram_oe <= sram_ctrl:sram_ctrl_realization.base_sram_oe
base_sram_ce <= sram_ctrl:sram_ctrl_realization.base_sram_ce
base_sram_addr[0] <= sram_ctrl:sram_ctrl_realization.base_sram_addr[0]
base_sram_addr[1] <= sram_ctrl:sram_ctrl_realization.base_sram_addr[1]
base_sram_addr[2] <= sram_ctrl:sram_ctrl_realization.base_sram_addr[2]
base_sram_addr[3] <= sram_ctrl:sram_ctrl_realization.base_sram_addr[3]
base_sram_addr[4] <= sram_ctrl:sram_ctrl_realization.base_sram_addr[4]
base_sram_addr[5] <= sram_ctrl:sram_ctrl_realization.base_sram_addr[5]
base_sram_addr[6] <= sram_ctrl:sram_ctrl_realization.base_sram_addr[6]
base_sram_addr[7] <= sram_ctrl:sram_ctrl_realization.base_sram_addr[7]
base_sram_addr[8] <= sram_ctrl:sram_ctrl_realization.base_sram_addr[8]
base_sram_addr[9] <= sram_ctrl:sram_ctrl_realization.base_sram_addr[9]
base_sram_addr[10] <= sram_ctrl:sram_ctrl_realization.base_sram_addr[10]
base_sram_addr[11] <= sram_ctrl:sram_ctrl_realization.base_sram_addr[11]
base_sram_addr[12] <= sram_ctrl:sram_ctrl_realization.base_sram_addr[12]
base_sram_addr[13] <= sram_ctrl:sram_ctrl_realization.base_sram_addr[13]
base_sram_addr[14] <= sram_ctrl:sram_ctrl_realization.base_sram_addr[14]
base_sram_addr[15] <= sram_ctrl:sram_ctrl_realization.base_sram_addr[15]
base_sram_addr[16] <= sram_ctrl:sram_ctrl_realization.base_sram_addr[16]
base_sram_addr[17] <= sram_ctrl:sram_ctrl_realization.base_sram_addr[17]
base_sram_addr[18] <= sram_ctrl:sram_ctrl_realization.base_sram_addr[18]
base_sram_addr[19] <= sram_ctrl:sram_ctrl_realization.base_sram_addr[19]
base_sram_data[0] <> sram_ctrl:sram_ctrl_realization.base_sram_data[0]
base_sram_data[1] <> sram_ctrl:sram_ctrl_realization.base_sram_data[1]
base_sram_data[2] <> sram_ctrl:sram_ctrl_realization.base_sram_data[2]
base_sram_data[3] <> sram_ctrl:sram_ctrl_realization.base_sram_data[3]
base_sram_data[4] <> sram_ctrl:sram_ctrl_realization.base_sram_data[4]
base_sram_data[5] <> sram_ctrl:sram_ctrl_realization.base_sram_data[5]
base_sram_data[6] <> sram_ctrl:sram_ctrl_realization.base_sram_data[6]
base_sram_data[7] <> sram_ctrl:sram_ctrl_realization.base_sram_data[7]
base_sram_data[8] <> sram_ctrl:sram_ctrl_realization.base_sram_data[8]
base_sram_data[9] <> sram_ctrl:sram_ctrl_realization.base_sram_data[9]
base_sram_data[10] <> sram_ctrl:sram_ctrl_realization.base_sram_data[10]
base_sram_data[11] <> sram_ctrl:sram_ctrl_realization.base_sram_data[11]
base_sram_data[12] <> sram_ctrl:sram_ctrl_realization.base_sram_data[12]
base_sram_data[13] <> sram_ctrl:sram_ctrl_realization.base_sram_data[13]
base_sram_data[14] <> sram_ctrl:sram_ctrl_realization.base_sram_data[14]
base_sram_data[15] <> sram_ctrl:sram_ctrl_realization.base_sram_data[15]
base_sram_data[16] <> sram_ctrl:sram_ctrl_realization.base_sram_data[16]
base_sram_data[17] <> sram_ctrl:sram_ctrl_realization.base_sram_data[17]
base_sram_data[18] <> sram_ctrl:sram_ctrl_realization.base_sram_data[18]
base_sram_data[19] <> sram_ctrl:sram_ctrl_realization.base_sram_data[19]
base_sram_data[20] <> sram_ctrl:sram_ctrl_realization.base_sram_data[20]
base_sram_data[21] <> sram_ctrl:sram_ctrl_realization.base_sram_data[21]
base_sram_data[22] <> sram_ctrl:sram_ctrl_realization.base_sram_data[22]
base_sram_data[23] <> sram_ctrl:sram_ctrl_realization.base_sram_data[23]
base_sram_data[24] <> sram_ctrl:sram_ctrl_realization.base_sram_data[24]
base_sram_data[25] <> sram_ctrl:sram_ctrl_realization.base_sram_data[25]
base_sram_data[26] <> sram_ctrl:sram_ctrl_realization.base_sram_data[26]
base_sram_data[27] <> sram_ctrl:sram_ctrl_realization.base_sram_data[27]
base_sram_data[28] <> sram_ctrl:sram_ctrl_realization.base_sram_data[28]
base_sram_data[29] <> sram_ctrl:sram_ctrl_realization.base_sram_data[29]
base_sram_data[30] <> sram_ctrl:sram_ctrl_realization.base_sram_data[30]
base_sram_data[31] <> sram_ctrl:sram_ctrl_realization.base_sram_data[31]


|BumperCar|vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization
clk100m => base_sram_data[0]~reg0.CLK
clk100m => base_sram_data[0]~en.CLK
clk100m => base_sram_data[1]~reg0.CLK
clk100m => base_sram_data[1]~en.CLK
clk100m => base_sram_data[2]~reg0.CLK
clk100m => base_sram_data[2]~en.CLK
clk100m => base_sram_data[3]~reg0.CLK
clk100m => base_sram_data[3]~en.CLK
clk100m => base_sram_data[4]~reg0.CLK
clk100m => base_sram_data[4]~en.CLK
clk100m => base_sram_data[5]~reg0.CLK
clk100m => base_sram_data[5]~en.CLK
clk100m => base_sram_data[6]~reg0.CLK
clk100m => base_sram_data[6]~en.CLK
clk100m => base_sram_data[7]~reg0.CLK
clk100m => base_sram_data[7]~en.CLK
clk100m => base_sram_data[8]~reg0.CLK
clk100m => base_sram_data[8]~en.CLK
clk100m => base_sram_data[9]~reg0.CLK
clk100m => base_sram_data[9]~en.CLK
clk100m => base_sram_data[10]~reg0.CLK
clk100m => base_sram_data[10]~en.CLK
clk100m => base_sram_data[11]~reg0.CLK
clk100m => base_sram_data[11]~en.CLK
clk100m => base_sram_data[12]~reg0.CLK
clk100m => base_sram_data[12]~en.CLK
clk100m => base_sram_data[13]~reg0.CLK
clk100m => base_sram_data[13]~en.CLK
clk100m => base_sram_data[14]~reg0.CLK
clk100m => base_sram_data[14]~en.CLK
clk100m => base_sram_data[15]~reg0.CLK
clk100m => base_sram_data[15]~en.CLK
clk100m => base_sram_data[16]~reg0.CLK
clk100m => base_sram_data[16]~en.CLK
clk100m => base_sram_data[17]~reg0.CLK
clk100m => base_sram_data[17]~en.CLK
clk100m => base_sram_data[18]~reg0.CLK
clk100m => base_sram_data[18]~en.CLK
clk100m => base_sram_data[19]~reg0.CLK
clk100m => base_sram_data[19]~en.CLK
clk100m => base_sram_data[20]~reg0.CLK
clk100m => base_sram_data[20]~en.CLK
clk100m => base_sram_data[21]~reg0.CLK
clk100m => base_sram_data[21]~en.CLK
clk100m => base_sram_data[22]~reg0.CLK
clk100m => base_sram_data[22]~en.CLK
clk100m => base_sram_data[23]~reg0.CLK
clk100m => base_sram_data[23]~en.CLK
clk100m => base_sram_data[24]~reg0.CLK
clk100m => base_sram_data[24]~en.CLK
clk100m => base_sram_data[25]~reg0.CLK
clk100m => base_sram_data[25]~en.CLK
clk100m => base_sram_data[26]~reg0.CLK
clk100m => base_sram_data[26]~en.CLK
clk100m => base_sram_data[27]~reg0.CLK
clk100m => base_sram_data[27]~en.CLK
clk100m => base_sram_data[28]~reg0.CLK
clk100m => base_sram_data[28]~en.CLK
clk100m => base_sram_data[29]~reg0.CLK
clk100m => base_sram_data[29]~en.CLK
clk100m => base_sram_data[30]~reg0.CLK
clk100m => base_sram_data[30]~en.CLK
clk100m => base_sram_data[31]~reg0.CLK
clk100m => base_sram_data[31]~en.CLK
clk100m => read_data[0]~reg0.CLK
clk100m => read_data[1]~reg0.CLK
clk100m => read_data[2]~reg0.CLK
clk100m => read_data[3]~reg0.CLK
clk100m => read_data[4]~reg0.CLK
clk100m => read_data[5]~reg0.CLK
clk100m => read_data[6]~reg0.CLK
clk100m => read_data[7]~reg0.CLK
clk100m => read_data[8]~reg0.CLK
clk100m => read_data[9]~reg0.CLK
clk100m => read_data[10]~reg0.CLK
clk100m => read_data[11]~reg0.CLK
clk100m => read_data[12]~reg0.CLK
clk100m => read_data[13]~reg0.CLK
clk100m => read_data[14]~reg0.CLK
clk100m => read_data[15]~reg0.CLK
clk100m => read_data[16]~reg0.CLK
clk100m => read_data[17]~reg0.CLK
clk100m => read_data[18]~reg0.CLK
clk100m => read_data[19]~reg0.CLK
clk100m => read_data[20]~reg0.CLK
clk100m => read_data[21]~reg0.CLK
clk100m => read_data[22]~reg0.CLK
clk100m => read_data[23]~reg0.CLK
clk100m => read_data[24]~reg0.CLK
clk100m => read_data[25]~reg0.CLK
clk100m => read_data[26]~reg0.CLK
clk100m => read_data[27]~reg0.CLK
clk100m => read_data[28]~reg0.CLK
clk100m => read_data[29]~reg0.CLK
clk100m => read_data[30]~reg0.CLK
clk100m => read_data[31]~reg0.CLK
clk100m => base_sram_ce~reg0.CLK
clk100m => base_sram_oe~reg0.CLK
clk100m => base_sram_we~reg0.CLK
io => base_sram_data[0]~en.DATAIN
io => base_sram_data[1]~en.DATAIN
io => base_sram_data[2]~en.DATAIN
io => base_sram_data[3]~en.DATAIN
io => base_sram_data[4]~en.DATAIN
io => base_sram_data[5]~en.DATAIN
io => base_sram_data[6]~en.DATAIN
io => base_sram_data[7]~en.DATAIN
io => base_sram_data[8]~en.DATAIN
io => base_sram_data[9]~en.DATAIN
io => base_sram_data[10]~en.DATAIN
io => base_sram_data[11]~en.DATAIN
io => base_sram_data[12]~en.DATAIN
io => base_sram_data[13]~en.DATAIN
io => base_sram_data[14]~en.DATAIN
io => base_sram_data[15]~en.DATAIN
io => base_sram_data[16]~en.DATAIN
io => base_sram_data[17]~en.DATAIN
io => base_sram_data[18]~en.DATAIN
io => base_sram_data[19]~en.DATAIN
io => base_sram_data[20]~en.DATAIN
io => base_sram_data[21]~en.DATAIN
io => base_sram_data[22]~en.DATAIN
io => base_sram_data[23]~en.DATAIN
io => base_sram_data[24]~en.DATAIN
io => base_sram_data[25]~en.DATAIN
io => base_sram_data[26]~en.DATAIN
io => base_sram_data[27]~en.DATAIN
io => base_sram_data[28]~en.DATAIN
io => base_sram_data[29]~en.DATAIN
io => base_sram_data[30]~en.DATAIN
io => base_sram_data[31]~en.DATAIN
io => base_sram_oe~reg0.DATAIN
io => base_sram_we~reg0.DATAIN
io => read_data[0]~reg0.ENA
io => read_data[1]~reg0.ENA
io => read_data[2]~reg0.ENA
io => read_data[3]~reg0.ENA
io => read_data[4]~reg0.ENA
io => read_data[5]~reg0.ENA
io => read_data[6]~reg0.ENA
io => read_data[7]~reg0.ENA
io => read_data[8]~reg0.ENA
io => read_data[9]~reg0.ENA
io => read_data[10]~reg0.ENA
io => read_data[11]~reg0.ENA
io => read_data[12]~reg0.ENA
io => read_data[13]~reg0.ENA
io => read_data[14]~reg0.ENA
io => read_data[15]~reg0.ENA
io => read_data[16]~reg0.ENA
io => read_data[17]~reg0.ENA
io => read_data[18]~reg0.ENA
io => read_data[19]~reg0.ENA
io => read_data[20]~reg0.ENA
io => read_data[21]~reg0.ENA
io => read_data[22]~reg0.ENA
io => read_data[23]~reg0.ENA
io => read_data[24]~reg0.ENA
io => read_data[25]~reg0.ENA
io => read_data[26]~reg0.ENA
io => read_data[27]~reg0.ENA
io => read_data[28]~reg0.ENA
io => read_data[29]~reg0.ENA
io => read_data[30]~reg0.ENA
io => read_data[31]~reg0.ENA
addr[0] => base_sram_addr[0].DATAIN
addr[1] => base_sram_addr[1].DATAIN
addr[2] => base_sram_addr[2].DATAIN
addr[3] => base_sram_addr[3].DATAIN
addr[4] => base_sram_addr[4].DATAIN
addr[5] => base_sram_addr[5].DATAIN
addr[6] => base_sram_addr[6].DATAIN
addr[7] => base_sram_addr[7].DATAIN
addr[8] => base_sram_addr[8].DATAIN
addr[9] => base_sram_addr[9].DATAIN
addr[10] => base_sram_addr[10].DATAIN
addr[11] => base_sram_addr[11].DATAIN
addr[12] => base_sram_addr[12].DATAIN
addr[13] => base_sram_addr[13].DATAIN
addr[14] => base_sram_addr[14].DATAIN
addr[15] => base_sram_addr[15].DATAIN
addr[16] => base_sram_addr[16].DATAIN
addr[17] => base_sram_addr[17].DATAIN
addr[18] => base_sram_addr[18].DATAIN
addr[19] => base_sram_addr[19].DATAIN
base_sram_we <= base_sram_we~reg0.DB_MAX_OUTPUT_PORT_TYPE
base_sram_oe <= base_sram_oe~reg0.DB_MAX_OUTPUT_PORT_TYPE
base_sram_ce <= base_sram_ce~reg0.DB_MAX_OUTPUT_PORT_TYPE
base_sram_addr[0] <= addr[0].DB_MAX_OUTPUT_PORT_TYPE
base_sram_addr[1] <= addr[1].DB_MAX_OUTPUT_PORT_TYPE
base_sram_addr[2] <= addr[2].DB_MAX_OUTPUT_PORT_TYPE
base_sram_addr[3] <= addr[3].DB_MAX_OUTPUT_PORT_TYPE
base_sram_addr[4] <= addr[4].DB_MAX_OUTPUT_PORT_TYPE
base_sram_addr[5] <= addr[5].DB_MAX_OUTPUT_PORT_TYPE
base_sram_addr[6] <= addr[6].DB_MAX_OUTPUT_PORT_TYPE
base_sram_addr[7] <= addr[7].DB_MAX_OUTPUT_PORT_TYPE
base_sram_addr[8] <= addr[8].DB_MAX_OUTPUT_PORT_TYPE
base_sram_addr[9] <= addr[9].DB_MAX_OUTPUT_PORT_TYPE
base_sram_addr[10] <= addr[10].DB_MAX_OUTPUT_PORT_TYPE
base_sram_addr[11] <= addr[11].DB_MAX_OUTPUT_PORT_TYPE
base_sram_addr[12] <= addr[12].DB_MAX_OUTPUT_PORT_TYPE
base_sram_addr[13] <= addr[13].DB_MAX_OUTPUT_PORT_TYPE
base_sram_addr[14] <= addr[14].DB_MAX_OUTPUT_PORT_TYPE
base_sram_addr[15] <= addr[15].DB_MAX_OUTPUT_PORT_TYPE
base_sram_addr[16] <= addr[16].DB_MAX_OUTPUT_PORT_TYPE
base_sram_addr[17] <= addr[17].DB_MAX_OUTPUT_PORT_TYPE
base_sram_addr[18] <= addr[18].DB_MAX_OUTPUT_PORT_TYPE
base_sram_addr[19] <= addr[19].DB_MAX_OUTPUT_PORT_TYPE
base_sram_data[0] <> base_sram_data[0]
base_sram_data[1] <> base_sram_data[1]
base_sram_data[2] <> base_sram_data[2]
base_sram_data[3] <> base_sram_data[3]
base_sram_data[4] <> base_sram_data[4]
base_sram_data[5] <> base_sram_data[5]
base_sram_data[6] <> base_sram_data[6]
base_sram_data[7] <> base_sram_data[7]
base_sram_data[8] <> base_sram_data[8]
base_sram_data[9] <> base_sram_data[9]
base_sram_data[10] <> base_sram_data[10]
base_sram_data[11] <> base_sram_data[11]
base_sram_data[12] <> base_sram_data[12]
base_sram_data[13] <> base_sram_data[13]
base_sram_data[14] <> base_sram_data[14]
base_sram_data[15] <> base_sram_data[15]
base_sram_data[16] <> base_sram_data[16]
base_sram_data[17] <> base_sram_data[17]
base_sram_data[18] <> base_sram_data[18]
base_sram_data[19] <> base_sram_data[19]
base_sram_data[20] <> base_sram_data[20]
base_sram_data[21] <> base_sram_data[21]
base_sram_data[22] <> base_sram_data[22]
base_sram_data[23] <> base_sram_data[23]
base_sram_data[24] <> base_sram_data[24]
base_sram_data[25] <> base_sram_data[25]
base_sram_data[26] <> base_sram_data[26]
base_sram_data[27] <> base_sram_data[27]
base_sram_data[28] <> base_sram_data[28]
base_sram_data[29] <> base_sram_data[29]
base_sram_data[30] <> base_sram_data[30]
base_sram_data[31] <> base_sram_data[31]
read_data[0] <= read_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data[1] <= read_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data[2] <= read_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data[3] <= read_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data[4] <= read_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data[5] <= read_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data[6] <= read_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data[7] <= read_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data[8] <= read_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data[9] <= read_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data[10] <= read_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data[11] <= read_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data[12] <= read_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data[13] <= read_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data[14] <= read_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data[15] <= read_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data[16] <= read_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data[17] <= read_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data[18] <= read_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data[19] <= read_data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data[20] <= read_data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data[21] <= read_data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data[22] <= read_data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data[23] <= read_data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data[24] <= read_data[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data[25] <= read_data[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data[26] <= read_data[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data[27] <= read_data[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data[28] <= read_data[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data[29] <= read_data[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data[30] <= read_data[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data[31] <= read_data[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
write_data[0] => base_sram_data[0]~reg0.DATAIN
write_data[1] => base_sram_data[1]~reg0.DATAIN
write_data[2] => base_sram_data[2]~reg0.DATAIN
write_data[3] => base_sram_data[3]~reg0.DATAIN
write_data[4] => base_sram_data[4]~reg0.DATAIN
write_data[5] => base_sram_data[5]~reg0.DATAIN
write_data[6] => base_sram_data[6]~reg0.DATAIN
write_data[7] => base_sram_data[7]~reg0.DATAIN
write_data[8] => base_sram_data[8]~reg0.DATAIN
write_data[9] => base_sram_data[9]~reg0.DATAIN
write_data[10] => base_sram_data[10]~reg0.DATAIN
write_data[11] => base_sram_data[11]~reg0.DATAIN
write_data[12] => base_sram_data[12]~reg0.DATAIN
write_data[13] => base_sram_data[13]~reg0.DATAIN
write_data[14] => base_sram_data[14]~reg0.DATAIN
write_data[15] => base_sram_data[15]~reg0.DATAIN
write_data[16] => base_sram_data[16]~reg0.DATAIN
write_data[17] => base_sram_data[17]~reg0.DATAIN
write_data[18] => base_sram_data[18]~reg0.DATAIN
write_data[19] => base_sram_data[19]~reg0.DATAIN
write_data[20] => base_sram_data[20]~reg0.DATAIN
write_data[21] => base_sram_data[21]~reg0.DATAIN
write_data[22] => base_sram_data[22]~reg0.DATAIN
write_data[23] => base_sram_data[23]~reg0.DATAIN
write_data[24] => base_sram_data[24]~reg0.DATAIN
write_data[25] => base_sram_data[25]~reg0.DATAIN
write_data[26] => base_sram_data[26]~reg0.DATAIN
write_data[27] => base_sram_data[27]~reg0.DATAIN
write_data[28] => base_sram_data[28]~reg0.DATAIN
write_data[29] => base_sram_data[29]~reg0.DATAIN
write_data[30] => base_sram_data[30]~reg0.DATAIN
write_data[31] => base_sram_data[31]~reg0.DATAIN


