
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.309764                       # Number of seconds simulated
sim_ticks                                309764368000                       # Number of ticks simulated
final_tick                               309764368000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 293616                       # Simulator instruction rate (inst/s)
host_op_rate                                   528153                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              924265852                       # Simulator tick rate (ticks/s)
host_mem_usage                                 809512                       # Number of bytes of host memory used
host_seconds                                   335.15                       # Real time elapsed on the host
sim_insts                                    98404290                       # Number of instructions simulated
sim_ops                                     177008633                       # Number of ops (including micro ops) simulated
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED 309764368000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::cpu.inst            27904                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::cpu.data            10496                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total               38400                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::cpu.inst        27904                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          27904                       # Number of instructions bytes read from this memory
system.mem_ctrl.num_reads::cpu.inst               436                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::cpu.data               164                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                  600                       # Number of read requests responded to by this memory
system.mem_ctrl.bw_read::cpu.inst               90081                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::cpu.data               33884                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total                 123965                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::cpu.inst          90081                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total             90081                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::cpu.inst              90081                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::cpu.data              33884                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total                123965                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.readReqs                          600                       # Number of read requests accepted
system.mem_ctrl.writeReqs                           0                       # Number of write requests accepted
system.mem_ctrl.readBursts                        600                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                         0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.bytesReadDRAM                   38400                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                        0                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                        0                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                    38400                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                     0                       # Total written bytes from the system interface side
system.mem_ctrl.servicedByWrQ                       0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0                134                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1                104                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2                 30                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3                 50                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4                 21                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5                 12                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6                 34                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7                 17                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8                 12                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9                 77                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10                 9                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11                 1                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12                 0                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13                56                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14                28                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15                15                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15                 0                       # Per bank write bursts
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.totGap                   309764254000                       # Total gap between requests
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                    600                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                     0                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                      529                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                       67                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                        4                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples          108                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     332.444444                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    221.499815                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    301.644258                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127            26     24.07%     24.07% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255           27     25.00%     49.07% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383           21     19.44%     68.52% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511            9      8.33%     76.85% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639            6      5.56%     82.41% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767            4      3.70%     86.11% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895            4      3.70%     89.81% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023            1      0.93%     90.74% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151           10      9.26%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total           108                       # Bytes accessed per row activation
system.mem_ctrl.totQLat                       8456750                       # Total ticks spent queuing
system.mem_ctrl.totMemAccLat                 19706750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.totBusLat                     3000000                       # Total ticks spent in databus transfers
system.mem_ctrl.avgQLat                      14094.58                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 32844.58                       # Average memory access latency per DRAM burst
system.mem_ctrl.avgRdBW                          0.12                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                       0.12                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          0.00                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      0.00                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.00                       # Data bus utilization in percentage for writes
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                        0.00                       # Average write queue length when enqueuing
system.mem_ctrl.readRowHits                       483                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                        0                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  80.50                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                   nan                       # Row buffer hit rate for writes
system.mem_ctrl.avgGap                   516273756.67                       # Average gap between requests
system.mem_ctrl.pageHitRate                     80.50                       # Row buffer hit rate, read and write combined
system.mem_ctrl_0.actEnergy                    485520                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_0.preEnergy                    239085                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_0.readEnergy                  2870280                       # Energy for read commands per rank (pJ)
system.mem_ctrl_0.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_0.refreshEnergy          6146400.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_0.actBackEnergy               6932340                       # Energy for active background per rank (pJ)
system.mem_ctrl_0.preBackEnergy                265920                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_0.actPowerDownEnergy         21544290                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_0.prePowerDownEnergy          4753920                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_0.selfRefreshEnergy       74325875640                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_0.totalEnergy             74369113395                       # Total energy per rank (pJ)
system.mem_ctrl_0.averagePower             240.082854                       # Core power per rank (mW)
system.mem_ctrl_0.totalIdleTime          309747846750                       # Total Idle time Per DRAM Rank
system.mem_ctrl_0.memoryStateTime::IDLE        354000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::REF        2606000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::SREF  309688847750                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::PRE_PDN     12379250                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT       12945000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT_PDN     47236000                       # Time in different power states
system.mem_ctrl_1.actEnergy                    349860                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_1.preEnergy                    170775                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_1.readEnergy                  1413720                       # Energy for read commands per rank (pJ)
system.mem_ctrl_1.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_1.refreshEnergy          5531760.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_1.actBackEnergy               3605820                       # Energy for active background per rank (pJ)
system.mem_ctrl_1.preBackEnergy                486240                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_1.actPowerDownEnergy         20443620                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_1.prePowerDownEnergy          4875840                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_1.selfRefreshEnergy       74327991840                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_1.totalEnergy             74364869475                       # Total energy per rank (pJ)
system.mem_ctrl_1.averagePower             240.069153                       # Core power per rank (mW)
system.mem_ctrl_1.totalIdleTime          309755140750                       # Total Idle time Per DRAM Rank
system.mem_ctrl_1.memoryStateTime::IDLE       1011000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::REF        2346000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::SREF  309697665000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::PRE_PDN     12696000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT        5805000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT_PDN     44845000                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 309764368000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                      13                       # Number of BP lookups
system.cpu.branchPred.condPredicted                13                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect                 6                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                    7                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups               7                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                  0                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses                7                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 309764368000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                    32400946                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    10201060                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                            37                       # TLB misses on read requests
system.cpu.dtb.wrMisses                             7                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                16000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 309764368000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 309764368000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     7901954                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                            31                       # TLB misses on write requests
system.cpu.workload.numSyscalls                     7                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    309764368000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                        309764368                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                    98404290                       # Number of instructions committed
system.cpu.committedOps                     177008633                       # Number of ops (including micro ops) committed
system.cpu.discardedOps                        302229                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.cpi                               3.147875                       # CPI: cycles per instruction
system.cpu.ipc                               0.317675                       # IPC: instructions per cycle
system.cpu.op_class_0::No_OpClass                  39      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                31006662     17.52%     17.52% # Class of committed instruction
system.cpu.op_class_0::IntMult                      5      0.00%     17.52% # Class of committed instruction
system.cpu.op_class_0::IntDiv                      21      0.00%     17.52% # Class of committed instruction
system.cpu.op_class_0::FloatAdd             103500118     58.47%     75.99% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     75.99% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     75.99% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     75.99% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     75.99% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     75.99% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     75.99% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     75.99% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     75.99% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     75.99% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     75.99% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     75.99% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     75.99% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     75.99% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     75.99% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     75.99% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     75.99% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     75.99% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     75.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     75.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     75.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     75.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     75.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     75.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     75.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     75.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     75.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     75.99% # Class of committed instruction
system.cpu.op_class_0::MemRead                 200741      0.11%     76.10% # Class of committed instruction
system.cpu.op_class_0::MemWrite                100869      0.06%     76.16% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead          32100026     18.13%     94.29% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite         10100152      5.71%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                177008633                       # Class of committed instruction
system.cpu.tickCycles                       309716666                       # Number of cycles that the object actually ticked
system.cpu.idleCycles                           47702                       # Total number of cycles that the object has spent stopped
system.cpu.fetch2.int_instructions                 21                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.load_instructions                 0                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions                0                       # Number of memory store instructions successfully decoded
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 309764368000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements                 0                       # number of replacements
system.cpu.dcache.tags.tagsinuse           146.989428                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            42501687                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               164                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs          259156.628049                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            246000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   146.989428                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.143544                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.143544                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          164                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           17                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          147                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.160156                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          85004022                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         85004022                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 309764368000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data     32300828                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        32300828                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     10200859                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10200859                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data      42501687                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         42501687                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     42501687                       # number of overall hits
system.cpu.dcache.overall_hits::total        42501687                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data           79                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            79                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data          163                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          163                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data          242                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            242                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data          242                       # number of overall misses
system.cpu.dcache.overall_misses::total           242                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data      9667000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      9667000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data     16625000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     16625000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data     26292000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     26292000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data     26292000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     26292000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     32300907                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     32300907                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     10201022                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10201022                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     42501929                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     42501929                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     42501929                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     42501929                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.000002                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.000016                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000016                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.000006                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000006                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.000006                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000006                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 122367.088608                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 122367.088608                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 101993.865031                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 101993.865031                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 108644.628099                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 108644.628099                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 108644.628099                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 108644.628099                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.ReadReq_mshr_hits::cpu.data            8                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data           70                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           70                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data           78                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           78                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data           78                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           78                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data           71                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           71                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data           93                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           93                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data          164                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          164                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data          164                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          164                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data      8367000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      8367000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data      9687000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      9687000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data     18054000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     18054000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data     18054000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     18054000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.000009                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.000004                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.000004                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 117845.070423                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 117845.070423                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 104161.290323                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 104161.290323                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 110085.365854                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 110085.365854                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 110085.365854                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 110085.365854                       # average overall mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 309764368000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements               230                       # number of replacements
system.cpu.icache.tags.tagsinuse           234.982607                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             7901487                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               466                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          16955.980687                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   234.982607                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.917901                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.917901                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          236                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           24                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          212                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.921875                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          15804374                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         15804374                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 309764368000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst      7901487                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         7901487                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst       7901487                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          7901487                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst      7901487                       # number of overall hits
system.cpu.icache.overall_hits::total         7901487                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          467                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           467                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          467                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            467                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          467                       # number of overall misses
system.cpu.icache.overall_misses::total           467                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     47908000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     47908000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     47908000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     47908000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     47908000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     47908000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst      7901954                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      7901954                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst      7901954                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      7901954                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst      7901954                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      7901954                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000059                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000059                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000059                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000059                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000059                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000059                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 102586.723769                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 102586.723769                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 102586.723769                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 102586.723769                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 102586.723769                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 102586.723769                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          467                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          467                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          467                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          467                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          467                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          467                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     46976000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     46976000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     46976000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     46976000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     46976000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     46976000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000059                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000059                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000059                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000059                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000059                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000059                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 100591.006424                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 100591.006424                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 100591.006424                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 100591.006424                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 100591.006424                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 100591.006424                       # average overall mshr miss latency
system.l2bus.snoop_filter.tot_requests            861                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.hit_single_requests          233                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.l2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.pwrStateResidencyTicks::UNDEFINED 309764368000                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                 537                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict               230                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                 93                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp                93                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq            538                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         1163                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side          328                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                    1491                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side        29824                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side        10496                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                    40320                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                                 0                       # Total snoops (count)
system.l2bus.snoopTraffic                           0                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples                631                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.004754                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.068842                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                      628     99.52%     99.52% # Request fanout histogram
system.l2bus.snoop_fanout::1                        3      0.48%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                  631                       # Request fanout histogram
system.l2bus.reqLayer0.occupancy               861000                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             1398000                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.l2bus.respLayer1.occupancy              492000                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED 309764368000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.replacements                    0                       # number of replacements
system.l2cache.tags.tagsinuse              560.946071                       # Cycle average of tags in use
system.l2cache.tags.total_refs                    260                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                  600                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 0.433333                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                87000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::cpu.inst   413.956632                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::cpu.data   146.989439                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::cpu.inst     0.101064                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::cpu.data     0.035886                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.136950                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024          600                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           39                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::4          561                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024     0.146484                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                 7488                       # Number of tag accesses
system.l2cache.tags.data_accesses                7488                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED 309764368000                       # Cumulative time (in ticks) in various power states
system.l2cache.ReadSharedReq_hits::cpu.inst           30                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total           30                       # number of ReadSharedReq hits
system.l2cache.demand_hits::cpu.inst               30                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                  30                       # number of demand (read+write) hits
system.l2cache.overall_hits::cpu.inst              30                       # number of overall hits
system.l2cache.overall_hits::total                 30                       # number of overall hits
system.l2cache.ReadExReq_misses::cpu.data           93                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total             93                       # number of ReadExReq misses
system.l2cache.ReadSharedReq_misses::cpu.inst          437                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::cpu.data           71                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total          508                       # number of ReadSharedReq misses
system.l2cache.demand_misses::cpu.inst            437                       # number of demand (read+write) misses
system.l2cache.demand_misses::cpu.data            164                       # number of demand (read+write) misses
system.l2cache.demand_misses::total               601                       # number of demand (read+write) misses
system.l2cache.overall_misses::cpu.inst           437                       # number of overall misses
system.l2cache.overall_misses::cpu.data           164                       # number of overall misses
system.l2cache.overall_misses::total              601                       # number of overall misses
system.l2cache.ReadExReq_miss_latency::cpu.data      9407000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total      9407000                       # number of ReadExReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::cpu.inst     44942000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::cpu.data      8151000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total     53093000                       # number of ReadSharedReq miss cycles
system.l2cache.demand_miss_latency::cpu.inst     44942000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::cpu.data     17558000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total     62500000                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::cpu.inst     44942000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::cpu.data     17558000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total     62500000                       # number of overall miss cycles
system.l2cache.ReadExReq_accesses::cpu.data           93                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total           93                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::cpu.inst          467                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::cpu.data           71                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total          538                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.demand_accesses::cpu.inst          467                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::cpu.data          164                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total             631                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::cpu.inst          467                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::cpu.data          164                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total            631                       # number of overall (read+write) accesses
system.l2cache.ReadExReq_miss_rate::cpu.data            1                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_miss_rate::cpu.inst     0.935760                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.944238                       # miss rate for ReadSharedReq accesses
system.l2cache.demand_miss_rate::cpu.inst     0.935760                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::cpu.data            1                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.952456                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::cpu.inst     0.935760                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::cpu.data            1                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.952456                       # miss rate for overall accesses
system.l2cache.ReadExReq_avg_miss_latency::cpu.data 101150.537634                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 101150.537634                       # average ReadExReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::cpu.inst 102842.105263                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::cpu.data 114802.816901                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 104513.779528                       # average ReadSharedReq miss latency
system.l2cache.demand_avg_miss_latency::cpu.inst 102842.105263                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::cpu.data 107060.975610                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 103993.344426                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::cpu.inst 102842.105263                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::cpu.data 107060.975610                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 103993.344426                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.ReadExReq_mshr_misses::cpu.data           93                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total           93                       # number of ReadExReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::cpu.inst          437                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::cpu.data           71                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total          508                       # number of ReadSharedReq MSHR misses
system.l2cache.demand_mshr_misses::cpu.inst          437                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::cpu.data          164                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total          601                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::cpu.inst          437                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::cpu.data          164                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total          601                       # number of overall MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::cpu.data      7547000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total      7547000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::cpu.inst     36222000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data      6731000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total     42953000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::cpu.inst     36222000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::cpu.data     14278000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total     50500000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::cpu.inst     36222000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::cpu.data     14278000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total     50500000                       # number of overall MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::cpu.inst     0.935760                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::cpu.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.944238                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.demand_mshr_miss_rate::cpu.inst     0.935760                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::cpu.data            1                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.952456                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::cpu.inst     0.935760                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::cpu.data            1                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.952456                       # mshr miss rate for overall accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 81150.537634                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 81150.537634                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.inst 82887.871854                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 94802.816901                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 84553.149606                       # average ReadSharedReq mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::cpu.inst 82887.871854                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::cpu.data 87060.975610                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 84026.622296                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::cpu.inst 82887.871854                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::cpu.data 87060.975610                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 84026.622296                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests           600                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 309764368000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                507                       # Transaction distribution
system.membus.trans_dist::ReadExReq                93                       # Transaction distribution
system.membus.trans_dist::ReadExResp               93                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           507                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port         1200                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total         1200                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1200                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port        38400                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total        38400                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   38400                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               600                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     600    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 600                       # Request fanout histogram
system.membus.reqLayer2.occupancy              600000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy            3189000                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
