Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Wed Jan  8 21:20:10 2020
| Host         : DESKTOP-1OTDMHV running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file H2_control_sets_placed.rpt
| Design       : H2
| Device       : xc7vx485t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     6 |
| Unused register locations in slices containing registers |    16 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              48 |           19 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              80 |           40 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+---------------------------------+---------------+------------------+------------------+----------------+
|           Clock Signal          | Enable Signal | Set/Reset Signal | Slice Load Count | Bel Load Count |
+---------------------------------+---------------+------------------+------------------+----------------+
| ~M1/U1/u6/Y_reg[15]_0           |               |                  |                1 |              4 |
|  M2/U1/u6/Y_reg[19]_3           |               |                  |                4 |              4 |
| ~M3/U1/u6/out_reg[3]_i_9__1_n_0 |               |                  |                3 |              4 |
| ~M4/U1/u6/Y_reg[11]_4           |               |                  |                3 |              4 |
|  CLK_IBUF_BUFG                  |               |                  |                8 |             32 |
|  CLK_IBUF_BUFG                  |               | Reset_IBUF       |               40 |             80 |
+---------------------------------+---------------+------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 4      |                     4 |
| 16+    |                     2 |
+--------+-----------------------+


