/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire [10:0] _05_;
  reg [18:0] _06_;
  wire [6:0] _07_;
  wire celloutsig_0_0z;
  wire [11:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [8:0] celloutsig_0_12z;
  wire [14:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [4:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [7:0] celloutsig_0_19z;
  wire [4:0] celloutsig_0_1z;
  wire [2:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [13:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_31z;
  wire [8:0] celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire [2:0] celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire [10:0] celloutsig_0_39z;
  wire [5:0] celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire celloutsig_0_42z;
  wire [22:0] celloutsig_0_4z;
  wire celloutsig_0_55z;
  wire [6:0] celloutsig_0_57z;
  wire [9:0] celloutsig_0_58z;
  wire [6:0] celloutsig_0_59z;
  wire celloutsig_0_5z;
  wire [5:0] celloutsig_0_62z;
  wire celloutsig_0_65z;
  wire celloutsig_0_66z;
  wire celloutsig_0_6z;
  wire celloutsig_0_72z;
  wire [3:0] celloutsig_0_73z;
  wire [2:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [4:0] celloutsig_1_0z;
  wire [10:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [7:0] celloutsig_1_13z;
  wire [4:0] celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire [17:0] celloutsig_1_19z;
  wire [7:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [6:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [2:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_33z = celloutsig_0_13z[13] ? celloutsig_0_3z[3] : in_data[38];
  assign celloutsig_0_65z = _00_ ? celloutsig_0_40z : celloutsig_0_0z;
  assign celloutsig_1_18z = in_data[186] ? celloutsig_1_2z : celloutsig_1_9z;
  assign celloutsig_0_28z = celloutsig_0_24z ? celloutsig_0_22z : _01_;
  assign celloutsig_0_29z = celloutsig_0_18z ? celloutsig_0_1z[0] : celloutsig_0_24z;
  assign celloutsig_0_55z = ~(celloutsig_0_14z & celloutsig_0_0z);
  assign celloutsig_0_6z = ~(celloutsig_0_3z[4] & celloutsig_0_3z[3]);
  assign celloutsig_1_2z = ~(in_data[117] & celloutsig_1_0z[1]);
  assign celloutsig_1_9z = ~(in_data[130] & celloutsig_1_8z);
  assign celloutsig_0_11z = ~(celloutsig_0_5z & celloutsig_0_10z[7]);
  assign celloutsig_0_21z = ~(celloutsig_0_15z & celloutsig_0_18z);
  assign celloutsig_1_11z = !(celloutsig_1_10z[1] ? celloutsig_1_5z : in_data[96]);
  assign celloutsig_0_9z = !(celloutsig_0_6z ? _03_ : _02_);
  assign celloutsig_0_14z = !(in_data[40] ? celloutsig_0_13z[1] : celloutsig_0_5z);
  assign celloutsig_0_35z = ~((celloutsig_0_14z | celloutsig_0_3z[3]) & (celloutsig_0_0z | celloutsig_0_21z));
  assign celloutsig_0_40z = ~((celloutsig_0_23z[10] | celloutsig_0_25z) & (_04_ | celloutsig_0_10z[5]));
  assign celloutsig_0_72z = ~((celloutsig_0_15z | celloutsig_0_66z) & (celloutsig_0_29z | celloutsig_0_65z));
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_19z[0])
    if (celloutsig_1_19z[0]) _06_ <= 19'h00000;
    else _06_ <= { celloutsig_0_13z[9:8], celloutsig_0_55z, celloutsig_0_35z, celloutsig_0_1z, celloutsig_0_9z, celloutsig_0_32z };
  reg [10:0] _26_;
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_19z[0])
    if (!celloutsig_1_19z[0]) _26_ <= 11'h000;
    else _26_ <= in_data[49:39];
  assign { _05_[10:8], _02_, _05_[6:4], _03_, _05_[2:0] } = _26_;
  reg [6:0] _27_;
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_19z[0])
    if (!celloutsig_1_19z[0]) _27_ <= 7'h00;
    else _27_ <= celloutsig_0_10z[9:3];
  assign { _01_, _07_[5:4], _04_, _00_, _07_[1:0] } = _27_;
  assign celloutsig_0_32z = { celloutsig_0_3z[2:0], celloutsig_0_20z, celloutsig_0_7z } & { celloutsig_0_7z, celloutsig_0_5z, celloutsig_0_7z, celloutsig_0_28z, celloutsig_0_15z };
  assign celloutsig_0_3z = { in_data[61:57], celloutsig_0_0z } & { _05_[6:4], _03_, _05_[2:1] };
  assign celloutsig_0_39z = { _05_[10:8], _02_, _05_[6:4], _03_, _05_[2], celloutsig_0_17z, celloutsig_0_33z } & { celloutsig_0_32z[7:1], celloutsig_0_8z, celloutsig_0_34z };
  assign celloutsig_1_0z = in_data[120:116] & in_data[111:107];
  assign celloutsig_1_3z = celloutsig_1_1z[7:1] & { celloutsig_1_1z[6:1], celloutsig_1_2z };
  assign celloutsig_1_10z = { in_data[177:170], celloutsig_1_6z, celloutsig_1_2z, celloutsig_1_6z } & { celloutsig_1_7z[2:1], celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_9z };
  assign celloutsig_1_16z = celloutsig_1_10z[8:4] & celloutsig_1_1z[5:1];
  assign celloutsig_0_1z = in_data[45:41] & { in_data[17:14], celloutsig_0_0z };
  assign celloutsig_0_4z = { _02_, _05_[6:4], _03_, _05_[2], celloutsig_0_3z, _05_[10:8], _02_, _05_[6:4], _03_, _05_[2:0] } / { 1'h1, in_data[21:11], _05_[10:8], _02_, _05_[6:4], _03_, _05_[2:1], in_data[0] };
  assign celloutsig_0_7z = { celloutsig_0_4z[8:7], celloutsig_0_5z } / { 1'h1, celloutsig_0_1z[2:1] };
  assign celloutsig_0_13z = { celloutsig_0_10z[8:1], celloutsig_0_3z, celloutsig_0_0z } / { 1'h1, celloutsig_0_4z[16:4], celloutsig_0_6z };
  assign celloutsig_0_16z = { celloutsig_0_1z[3:1], celloutsig_0_5z, celloutsig_0_14z } / { 1'h1, celloutsig_0_4z[9:6] };
  assign celloutsig_1_4z = celloutsig_1_0z[3:1] >= in_data[183:181];
  assign celloutsig_0_8z = _05_[6:4] >= { _02_, _05_[6], celloutsig_0_0z };
  assign celloutsig_1_5z = in_data[154:150] >= celloutsig_1_0z;
  assign celloutsig_0_17z = { celloutsig_0_10z[6:5], celloutsig_0_8z } >= celloutsig_0_16z[2:0];
  assign celloutsig_0_31z = celloutsig_0_3z > { celloutsig_0_13z[8:6], celloutsig_0_22z, celloutsig_0_17z, celloutsig_0_14z };
  assign celloutsig_0_36z = { in_data[45:40], celloutsig_0_8z, celloutsig_0_3z, celloutsig_0_31z, celloutsig_0_21z, celloutsig_0_6z, celloutsig_0_7z, celloutsig_0_20z, celloutsig_0_15z } > { celloutsig_0_33z, celloutsig_0_0z, celloutsig_0_18z, celloutsig_0_14z, celloutsig_0_33z, celloutsig_0_8z, celloutsig_0_13z, celloutsig_0_6z, celloutsig_0_35z };
  assign celloutsig_0_66z = { celloutsig_0_23z[8:6], celloutsig_0_29z, celloutsig_0_28z, celloutsig_0_11z } > { celloutsig_0_58z[4:1], celloutsig_0_8z, celloutsig_0_11z };
  assign celloutsig_0_15z = celloutsig_0_12z[5:1] > { celloutsig_0_10z[6], celloutsig_0_8z, celloutsig_0_11z, celloutsig_0_8z, celloutsig_0_6z };
  assign celloutsig_0_42z = | { celloutsig_0_11z, celloutsig_0_11z, celloutsig_0_19z };
  assign celloutsig_0_5z = | { in_data[76:69], celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_1_8z = | { celloutsig_1_0z[0], celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_7z, celloutsig_1_2z };
  assign celloutsig_0_25z = | { celloutsig_0_16z[3], celloutsig_0_8z, celloutsig_0_0z };
  assign celloutsig_0_0z = in_data[68] & in_data[44];
  assign celloutsig_1_6z = celloutsig_1_4z & celloutsig_1_5z;
  assign celloutsig_0_18z = celloutsig_0_8z & celloutsig_0_10z[4];
  assign celloutsig_0_22z = celloutsig_0_9z & celloutsig_0_0z;
  assign celloutsig_0_24z = celloutsig_0_15z & celloutsig_0_11z;
  assign celloutsig_0_58z = celloutsig_0_4z[12:3] << { celloutsig_0_1z[3:2], celloutsig_0_1z, celloutsig_0_18z, celloutsig_0_42z, celloutsig_0_6z };
  assign celloutsig_0_62z = celloutsig_0_59z[5:0] << _06_[17:12];
  assign celloutsig_1_1z = in_data[168:161] << in_data[153:146];
  assign celloutsig_1_13z = { celloutsig_1_5z, celloutsig_1_3z } << { celloutsig_1_5z, celloutsig_1_3z };
  assign celloutsig_0_57z = { celloutsig_0_4z[2:0], celloutsig_0_42z, celloutsig_0_7z } >> { celloutsig_0_34z[0], celloutsig_0_0z, celloutsig_0_28z, celloutsig_0_24z, celloutsig_0_34z };
  assign celloutsig_0_59z = { celloutsig_0_39z[4:1], celloutsig_0_34z } >> { celloutsig_0_57z[2], celloutsig_0_16z, celloutsig_0_40z };
  assign celloutsig_0_20z = { in_data[93:92], celloutsig_0_11z } >> celloutsig_0_10z[7:5];
  assign celloutsig_0_73z = { celloutsig_0_19z[3:1], celloutsig_0_65z } <<< { celloutsig_0_62z[3:2], celloutsig_0_22z, celloutsig_0_36z };
  assign celloutsig_0_34z = celloutsig_0_32z[5:3] - { celloutsig_0_3z[3:2], celloutsig_0_17z };
  assign celloutsig_1_7z = in_data[129:127] - celloutsig_1_1z[7:5];
  assign celloutsig_1_19z = { celloutsig_1_10z[9], celloutsig_1_4z, celloutsig_1_9z, celloutsig_1_1z, celloutsig_1_3z } - { celloutsig_1_16z, celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_13z, celloutsig_1_18z, celloutsig_1_11z };
  assign celloutsig_0_10z = { celloutsig_0_3z[5:3], celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_3z } - { _05_[10:8], _02_, _05_[6:4], _03_, _05_[2], celloutsig_0_0z, celloutsig_0_8z, celloutsig_0_9z };
  assign celloutsig_0_12z = { celloutsig_0_10z[3:1], celloutsig_0_1z, celloutsig_0_0z } - { _05_[10:8], _02_, _05_[6:4], _03_, celloutsig_0_0z };
  assign celloutsig_0_19z = celloutsig_0_12z[8:1] - celloutsig_0_12z[8:1];
  assign celloutsig_0_23z = { celloutsig_0_12z, celloutsig_0_7z, celloutsig_0_5z, celloutsig_0_17z } - { _05_[10:8], _02_, _05_[6:4], _03_, _05_[2:0], celloutsig_0_5z, celloutsig_0_11z, celloutsig_0_17z };
  assign { _05_[7], _05_[3] } = { _02_, _03_ };
  assign { _07_[6], _07_[3:2] } = { _01_, _04_, _00_ };
  assign { out_data[128], out_data[113:96], out_data[32], out_data[3:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_72z, celloutsig_0_73z };
endmodule
