# Adcanced_Digital_Logic_Design
Lab projects using Verilog HDL in Xilinx ISE
## Table of content
- [Adder Multiplier](###Adder%20Multiplier)
- [Delay Modeling](###Delay%20Modeling)
- [GCD](###Fast%20GCD)
- [Natural Number Sum](###Natural%20Sum)
- [Pipelining](####Pipeling)
- [RTC](###RTC)

### Adder Multiplier
Implementation of multiplier using adiition method.

### Delay Modeling
Modeling of delays.

### Fast GCD
Fast gcd algorithm implementation.

### Natural Sum
Sum of N Natural Number.

### Pipeling
Three Stage arithmetic operation circuit design pipeling.

### RTC
Real Time Clock.
