<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="synth_1" LaunchPart="xcku115-flvb2104-2-e" LaunchTime="1494931426">
  <File Type="RDS-PROPCONSTRS" Name="xcl_design_wrapper_drc_synth.rpt"/>
  <File Type="PA-TCL" Name="xcl_design_wrapper.tcl"/>
  <File Type="RDS-RDS" Name="xcl_design_wrapper.vds"/>
  <File Type="RDS-UTIL" Name="xcl_design_wrapper_utilization_synth.rpt"/>
  <File Type="RDS-UTIL-PB" Name="xcl_design_wrapper_utilization_synth.pb"/>
  <File Type="RDS-DCP" Name="xcl_design_wrapper.dcp"/>
  <File Type="VDS-TIMINGSUMMARY" Name="xcl_design_wrapper_timing_summary_synth.rpt"/>
  <File Type="VDS-TIMING-PB" Name="xcl_design_wrapper_timing_summary_synth.pb"/>
  <FileSet Name="sources" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
    <Filter Type="Srcs"/>
    <File Path="$PSRCDIR/sources_1/imports/hdl/iob_static_qspi.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../sources/hdl/iob_static_qspi.v"/>
        <Attr Name="ImportTime" Val="1478984418"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/hdl/startup_wrapper.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../sources/hdl/startup_wrapper.v"/>
        <Attr Name="ImportTime" Val="1478984418"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/bd/xcl_design/xcl_design.bd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/bd/xcl_design/hdl/xcl_design_wrapper.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="DesignMode" Val="RTL"/>
      <Option Name="TopModule" Val="xcl_design_wrapper"/>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
    <Filter Type="Constrs"/>
    <File Path="$PSRCDIR/constrs_1/imports/constraints/xcl_design.xdc">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../sources/constraints/xcl_design.xdc"/>
        <Attr Name="ImportTime" Val="1478984418"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="ConstrsType" Val="XDC"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016">
      <Desc>Vivado Synthesis Defaults</Desc>
    </StratHandle>
    <Step Id="synth_design"/>
  </Strategy>
  <BlockFileSet Type="BlockSrcs" Name="xcl_design_axi_i2c_0"/>
  <BlockFileSet Type="BlockSrcs" Name="xcl_design_interconnect_aximm_ddrmem3_0"/>
  <BlockFileSet Type="BlockSrcs" Name="xcl_design_buf_refclk_bufg_0"/>
  <BlockFileSet Type="BlockSrcs" Name="xcl_design_gate_pr_0"/>
  <BlockFileSet Type="BlockSrcs" Name="xcl_design_m00_regslice_0"/>
  <BlockFileSet Type="BlockSrcs" Name="xcl_design_clkwiz_kernel_0"/>
  <BlockFileSet Type="BlockSrcs" Name="xcl_design_interconnect_aximm_ddrmem1_0"/>
  <BlockFileSet Type="BlockSrcs" Name="xcl_design_psreset_regslice_ctrl_pr_0"/>
  <BlockFileSet Type="BlockSrcs" Name="xcl_design_buf_refclk_ibuf_0"/>
  <BlockFileSet Type="BlockSrcs" Name="xcl_design_xbar_1"/>
  <BlockFileSet Type="BlockSrcs" Name="xcl_design_clkwiz_kernel2_0"/>
  <BlockFileSet Type="BlockSrcs" Name="xcl_design_regslice_control_0"/>
  <BlockFileSet Type="BlockSrcs" Name="xcl_design_m03_regslice_0"/>
  <BlockFileSet Type="BlockSrcs" Name="xcl_design_const_gnd_1_0"/>
  <BlockFileSet Type="BlockSrcs" Name="xcl_design_regslice_data_0"/>
  <BlockFileSet Type="BlockSrcs" Name="xcl_design_clkwiz_sysclks_0"/>
  <BlockFileSet Type="BlockSrcs" Name="xcl_design_const_vcc_1_0"/>
  <BlockFileSet Type="BlockSrcs" Name="xcl_design_slice_ss_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="xcl_design_xilmonitor_apm_0"/>
  <BlockFileSet Type="BlockSrcs" Name="xcl_design_psreset_ctrlclk_0"/>
  <BlockFileSet Type="BlockSrcs" Name="xcl_design_m01_regslice_0"/>
  <BlockFileSet Type="BlockSrcs" Name="xcl_design_interconnect_aximm_ddrmem0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="xcl_design_const_gnd_3_0"/>
  <BlockFileSet Type="BlockSrcs" Name="xcl_design_dma_pcie_0"/>
  <BlockFileSet Type="BlockSrcs" Name="xcl_design_ddr_calib_status_0"/>
  <BlockFileSet Type="BlockSrcs" Name="xcl_design_const_featureid_low_0"/>
  <BlockFileSet Type="BlockSrcs" Name="xcl_design_axicc_ddrmem_2_ctrl_0"/>
  <BlockFileSet Type="BlockSrcs" Name="xcl_design_gpio_featureid_0"/>
  <BlockFileSet Type="BlockSrcs" Name="xcl_design_auto_cc_2"/>
  <BlockFileSet Type="BlockSrcs" Name="xcl_design_const_featureid_high_0"/>
  <BlockFileSet Type="BlockSrcs" Name="xcl_design_xbar_0"/>
  <BlockFileSet Type="BlockSrcs" Name="xcl_design_regslice_apm_a_0"/>
  <BlockFileSet Type="BlockSrcs" Name="xcl_design_startup_primitive_0"/>
  <BlockFileSet Type="BlockSrcs" Name="xcl_design_iob_static_0"/>
  <BlockFileSet Type="BlockSrcs" Name="xcl_design_sys_mgmt_wiz_0"/>
  <BlockFileSet Type="BlockSrcs" Name="xcl_design_regslice_fifo_a_0"/>
  <BlockFileSet Type="BlockSrcs" Name="xcl_design_psreset_regslice_data_pr_0"/>
  <BlockFileSet Type="BlockSrcs" Name="xcl_design_regslice_fifo_b_0"/>
  <BlockFileSet Type="BlockSrcs" Name="xcl_design_slice_reset_kernel_pr_0"/>
  <BlockFileSet Type="BlockSrcs" Name="xcl_design_slice_reset_system_pr_0"/>
  <BlockFileSet Type="BlockSrcs" Name="xcl_design_axicc_ddrmem_3_ctrl_0"/>
  <BlockFileSet Type="BlockSrcs" Name="xcl_design_interconnect_aximm_host_0"/>
  <BlockFileSet Type="BlockSrcs" Name="xcl_design_psreset_gate_pr_apmclk_0"/>
  <BlockFileSet Type="BlockSrcs" Name="xcl_design_regslice_apm_b_0"/>
  <BlockFileSet Type="BlockSrcs" Name="xcl_design_psreset_ddrmem_n_3_0"/>
  <BlockFileSet Type="BlockSrcs" Name="xcl_design_psreset_gate_pr_kernel_0"/>
  <BlockFileSet Type="BlockSrcs" Name="xcl_design_xilmonitor_fifo0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="xcl_design_concat_ddrcalib_0"/>
  <BlockFileSet Type="BlockSrcs" Name="xcl_design_psreset_ddrmem_n_4_0"/>
  <BlockFileSet Type="BlockSrcs" Name="xcl_design_m02_regslice_0"/>
  <BlockFileSet Type="BlockSrcs" Name="xcl_design_xilmonitor_subset0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="bd_2fd7_auto_cc_0"/>
  <BlockFileSet Type="BlockSrcs" Name="xcl_design_logic_reset_op_0"/>
  <BlockFileSet Type="BlockSrcs" Name="bd_2fd7_m03_regslice_0"/>
  <BlockFileSet Type="BlockSrcs" Name="xcl_design_psreset_ddrmem_n_0"/>
  <BlockFileSet Type="BlockSrcs" Name="xcl_design_psreset_gate_pr_kernel2_0"/>
  <BlockFileSet Type="BlockSrcs" Name="xcl_design_psreset_ddrmem_n_2_0"/>
  <BlockFileSet Type="BlockSrcs" Name="xcl_design_concat_flash_dq_o_0"/>
  <BlockFileSet Type="BlockSrcs" Name="xcl_design_interconnect_aximm_ddrmem2_0"/>
  <BlockFileSet Type="BlockSrcs" Name="xcl_design_psreset_gate_pr_control_0"/>
  <BlockFileSet Type="BlockSrcs" Name="xcl_design_psreset_gate_pr_data_0"/>
  <BlockFileSet Type="BlockSrcs" Name="xcl_design_auto_cc_1"/>
  <BlockFileSet Type="BlockSrcs" Name="xcl_design_s00_regslice_1"/>
  <BlockFileSet Type="BlockSrcs" Name="bd_2fd7_s00_regslice_0"/>
  <BlockFileSet Type="BlockSrcs" Name="xcl_design_ddrmem_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="xcl_design_ddrmem_1_0"/>
  <BlockFileSet Type="BlockSrcs" Name="xcl_design_ddrmem_2_0"/>
  <BlockFileSet Type="BlockSrcs" Name="xcl_design_ddrmem_3_0"/>
  <BlockFileSet Type="BlockSrcs" Name="xcl_design_logic_ddrcalib_op_0"/>
  <BlockFileSet Type="BlockSrcs" Name="xcl_design_concat_flash_tri_0"/>
  <BlockFileSet Type="BlockSrcs" Name="xcl_design_debug_bridge_xsdbm_0"/>
  <BlockFileSet Type="BlockSrcs" Name="bd_6ad6_xsdbm_0"/>
  <BlockFileSet Type="BlockSrcs" Name="bd_6ad6_lut_buffer_0"/>
  <BlockFileSet Type="BlockSrcs" Name="xcl_design_flash_programmer_0"/>
  <BlockFileSet Type="BlockSrcs" Name="xcl_design_slice_ss_1_0"/>
  <BlockFileSet Type="BlockSrcs" Name="xcl_design_u_ocl_region_0"/>
  <BlockFileSet Type="BlockSrcs" Name="bd_2fd7_s00_regslice_3"/>
  <BlockFileSet Type="BlockSrcs" Name="bd_2fd7_s00_regslice_2"/>
  <BlockFileSet Type="BlockSrcs" Name="bd_2fd7_s00_regslice_1"/>
  <BlockFileSet Type="BlockSrcs" Name="xcl_design_m05_regslice_0"/>
  <BlockFileSet Type="BlockSrcs" Name="bd_2fd7_xbar_0"/>
  <BlockFileSet Type="BlockSrcs" Name="bd_2fd7_m00_regslice_0"/>
  <BlockFileSet Type="BlockSrcs" Name="bd_2fd7_data_sys_reset_0"/>
  <BlockFileSet Type="BlockSrcs" Name="bd_2fd7_m01_regslice_0"/>
  <BlockFileSet Type="BlockSrcs" Name="bd_2fd7_kernel_2_0"/>
  <BlockFileSet Type="BlockSrcs" Name="bd_2fd7_kernel_3_0"/>
  <BlockFileSet Type="BlockSrcs" Name="bd_2fd7_kernel_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="bd_2fd7_control_sys_reset_0"/>
  <BlockFileSet Type="BlockSrcs" Name="xcl_design_s00_regslice_0"/>
  <BlockFileSet Type="BlockSrcs" Name="bd_2fd7_slave_bridge_0"/>
  <BlockFileSet Type="BlockSrcs" Name="bd_2fd7_master_bridge_1_0"/>
  <BlockFileSet Type="BlockSrcs" Name="bd_2fd7_kernel_1_0"/>
  <BlockFileSet Type="BlockSrcs" Name="xcl_design_m06_regslice_0"/>
  <BlockFileSet Type="BlockSrcs" Name="bd_2fd7_master_bridge_3_0"/>
  <BlockFileSet Type="BlockSrcs" Name="bd_2fd7_master_bridge_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="bd_2fd7_master_bridge_2_0"/>
  <BlockFileSet Type="BlockSrcs" Name="xcl_design_m04_regslice_0"/>
  <BlockFileSet Type="BlockSrcs" Name="bd_2fd7_m02_regslice_0"/>
  <BlockFileSet Type="BlockSrcs" Name="xcl_design_auto_cc_0"/>
  <BlockFileSet Type="BlockSrcs" Name="bd_2fd7_auto_cc_1"/>
  <BlockFileSet Type="BlockSrcs" Name="bd_2fd7_auto_cc_2"/>
  <BlockFileSet Type="BlockSrcs" Name="bd_2fd7_auto_cc_3"/>
</GenRun>
