<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>awa.tohoku.ac.jp</spirit:vendor>
  <spirit:library>mogura2</spirit:library>
  <spirit:name>simple_dsp_module</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>dac_m_axis</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>dac_m_axis_tdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>dac_m_axis_tvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>LAYERED_METADATA</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.DAC_M_AXIS.LAYERED_METADATA">xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 16} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 2} signed {attribs {resolve_type i
mmediate dependency {} format bool minimum {} maximum {}} value true}}}}}}</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>dsp_m_axis</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>dsp_m_axis_tdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>dsp_m_axis_tvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>LAYERED_METADATA</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.DSP_M_AXIS.LAYERED_METADATA">xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 128} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} signed {attribs {resolve_type 
immediate dependency {} format bool minimum {} maximum {}} value false}}}}}}</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>h_m_axis</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>h_m_axis_tdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>h_m_axis_tvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>LAYERED_METADATA</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.H_M_AXIS.LAYERED_METADATA">xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 128} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} signed {attribs {resolve_type 
immediate dependency {} format bool minimum {} maximum {}} value false}}}}}}</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>h_s_axis</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>h_s_axis_tdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>h_s_axis_tvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>LAYERED_METADATA</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.H_S_AXIS.LAYERED_METADATA">xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 128} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} signed {attribs {resolve_type 
immediate dependency {} format bool minimum {} maximum {}} value false}}}}}}</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>l_m_axis</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>l_m_axis_tdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>l_m_axis_tvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>LAYERED_METADATA</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.L_M_AXIS.LAYERED_METADATA">xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 32} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} signed {attribs {resolve_type i
mmediate dependency {} format bool minimum {} maximum {}} value false}}}}}}</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>l_s_axis</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>l_s_axis_tdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>l_s_axis_tvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>LAYERED_METADATA</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.L_S_AXIS.LAYERED_METADATA">xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 32} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} signed {attribs {resolve_type i
mmediate dependency {} format bool minimum {} maximum {}} value false}}}}}}</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>clk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>clk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.CLK.ASSOCIATED_BUSIF">dac_m_axis:dsp_m_axis:h_m_axis:h_s_axis:l_m_axis:l_s_axis</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>h_gain_baseline</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="data" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="data_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>DATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>h_gain_baseline</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>LAYERED_METADATA</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.H_GAIN_BASELINE.LAYERED_METADATA">xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 13} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} signed {attribs {resolve_type im
mediate dependency {} format bool minimum {} maximum {}} value true}}}}}}</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>digital_baseline</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="data" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="data_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>DATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>digital_baseline</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>LAYERED_METADATA</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.DIGITAL_BASELINE.LAYERED_METADATA">xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 16} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} signed {attribs {resolve_type im
mediate dependency {} format bool minimum {} maximum {}} value true}}}}}}</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_verilogsynthesis</spirit:name>
        <spirit:displayName>Verilog Synthesis</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>simple_dsp_module</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>2026ce4a</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogbehavioralsimulation</spirit:name>
        <spirit:displayName>Verilog Simulation</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>simple_dsp_module</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogbehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>2026ce4a</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_product_guide</spirit:name>
        <spirit:displayName>Product Guide</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:docs.productguide</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_product_guide_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>392c6453</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>f64a5dae</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_utilityxitfiles</spirit:name>
        <spirit:displayName>Utility XIT/TTCL</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xit.util</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_utilityxitfiles_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>67cf41f3</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>h_gain_baseline</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">12</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>h_s_axis_tdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">127</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>h_s_axis_tvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>l_s_axis_tdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>l_s_axis_tvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>clk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>dac_m_axis_tdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">15</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>dac_m_axis_tvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>digital_baseline</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">15</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>dsp_m_axis_tdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">127</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>dsp_m_axis_tvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>h_m_axis_tdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">127</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>h_m_axis_tvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>l_m_axis_tdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>l_m_axis_tvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
  </spirit:model>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>simple_dsp_module_c_addsub_v12_0_i0/simple_dsp_module_c_addsub_v12_0_i0.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>simple_dsp_module_c_addsub_v12_0_i1/simple_dsp_module_c_addsub_v12_0_i1.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>simple_dsp_module_c_addsub_v12_0_i2/simple_dsp_module_c_addsub_v12_0_i2.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>simple_dsp_module_c_addsub_v12_0_i3/simple_dsp_module_c_addsub_v12_0_i3.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>simple_dsp_module_c_addsub_v12_0_i4/simple_dsp_module_c_addsub_v12_0_i4.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>simple_dsp_module_c_addsub_v12_0_i5/simple_dsp_module_c_addsub_v12_0_i5.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>simple_dsp_module_c_addsub_v12_0_i6/simple_dsp_module_c_addsub_v12_0_i6.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>simple_dsp_module_c_addsub_v12_0_i7/simple_dsp_module_c_addsub_v12_0_i7.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>simple_dsp_module_c_addsub_v12_0_i8/simple_dsp_module_c_addsub_v12_0_i8.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>simple_dsp_module_mult_gen_v12_0_i0/simple_dsp_module_mult_gen_v12_0_i0.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>simple_dsp_module_mult_gen_v12_0_i1/simple_dsp_module_mult_gen_v12_0_i1.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>simple_dsp_module_mult_gen_v12_0_i2/simple_dsp_module_mult_gen_v12_0_i2.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>constrs/simple_dsp_module.xdc</spirit:name>
        <spirit:userFileType>xdc</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/conv_pkg.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:isIncludeFile>true</spirit:isIncludeFile>
        <spirit:logicalName>work</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/synth_reg.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>work</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/synth_reg_w_init.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>work</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/convert_type.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>work</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/xlclockdriver_rd.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>work</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/simple_dsp_module_entity_declarations.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>work</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/simple_dsp_module.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_f0064664</spirit:userFileType>
        <spirit:logicalName>work</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogbehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>simple_dsp_module_c_addsub_v12_0_i0/simple_dsp_module_c_addsub_v12_0_i0.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>simple_dsp_module_c_addsub_v12_0_i1/simple_dsp_module_c_addsub_v12_0_i1.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>simple_dsp_module_c_addsub_v12_0_i2/simple_dsp_module_c_addsub_v12_0_i2.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>simple_dsp_module_c_addsub_v12_0_i3/simple_dsp_module_c_addsub_v12_0_i3.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>simple_dsp_module_c_addsub_v12_0_i4/simple_dsp_module_c_addsub_v12_0_i4.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>simple_dsp_module_c_addsub_v12_0_i5/simple_dsp_module_c_addsub_v12_0_i5.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>simple_dsp_module_c_addsub_v12_0_i6/simple_dsp_module_c_addsub_v12_0_i6.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>simple_dsp_module_c_addsub_v12_0_i7/simple_dsp_module_c_addsub_v12_0_i7.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>simple_dsp_module_c_addsub_v12_0_i8/simple_dsp_module_c_addsub_v12_0_i8.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>simple_dsp_module_mult_gen_v12_0_i0/simple_dsp_module_mult_gen_v12_0_i0.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>simple_dsp_module_mult_gen_v12_0_i1/simple_dsp_module_mult_gen_v12_0_i1.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>simple_dsp_module_mult_gen_v12_0_i2/simple_dsp_module_mult_gen_v12_0_i2.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/conv_pkg.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_ipstatic</spirit:userFileType>
        <spirit:isIncludeFile>true</spirit:isIncludeFile>
        <spirit:logicalName>work</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/synth_reg.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_ipstatic</spirit:userFileType>
        <spirit:logicalName>work</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/synth_reg_w_init.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_ipstatic</spirit:userFileType>
        <spirit:logicalName>work</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/convert_type.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_ipstatic</spirit:userFileType>
        <spirit:logicalName>work</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/xlclockdriver_rd.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_ipstatic</spirit:userFileType>
        <spirit:logicalName>work</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/simple_dsp_module_entity_declarations.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_ipstatic</spirit:userFileType>
        <spirit:logicalName>work</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/simple_dsp_module.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_ipstatic</spirit:userFileType>
        <spirit:logicalName>work</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_product_guide_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>simple_dsp_module.htm</spirit:name>
        <spirit:userFileType>html</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/simple_dsp_module_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_f64a5dae</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_utilityxitfiles_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>sysgen_icon_100.png</spirit:name>
        <spirit:userFileType>image</spirit:userFileType>
        <spirit:userFileType>LOGO</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>This IP was generated from System Generator. All changes must be made in SysGen model.</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">simple_dsp_module_v1_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Beta">zynquplus{xczu28dr-ffve1156-1-e}</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Beta">zynquplus{xczu28dr-ffve1156-1-i}</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Beta">zynquplus{xczu28dr-ffve1156-1L-i}</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Beta">zynquplus{xczu28dr-ffve1156-1LV-i}</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Beta">zynquplus{xczu28dr-ffve1156-2-e}</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Beta">zynquplus{xczu28dr-ffve1156-2-i}</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Beta">zynquplus{xczu28dr-ffve1156-2L-e}</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Beta">zynquplus{xczu28dr-ffve1156-2LV-e}</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Beta">zynquplus{xczu28dr-ffve1156-2LVI-i}</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Beta">zynquplus{xczu28dr-ffvg1517-1-e}</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Beta">zynquplus{xczu28dr-ffvg1517-1-i}</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Beta">zynquplus{xczu28dr-ffvg1517-1L-i}</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Beta">zynquplus{xczu28dr-ffvg1517-1LV-i}</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Beta">zynquplus{xczu28dr-ffvg1517-2-e}</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Beta">zynquplus{xczu28dr-ffvg1517-2-i}</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Beta">zynquplus{xczu28dr-ffvg1517-2L-e}</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Beta">zynquplus{xczu28dr-ffvg1517-2LV-e}</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Beta">zynquplus{xczu28dr-ffvg1517-2LVI-i}</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Beta">zynquplus{xczu28dr-fsve1156-1-e}</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Beta">zynquplus{xczu28dr-fsve1156-1-i}</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Beta">zynquplus{xczu28dr-fsve1156-1L-i}</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Beta">zynquplus{xczu28dr-fsve1156-1LV-i}</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Beta">zynquplus{xczu28dr-fsve1156-2-e}</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Beta">zynquplus{xczu28dr-fsve1156-2-i}</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Beta">zynquplus{xczu28dr-fsve1156-2L-e}</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Beta">zynquplus{xczu28dr-fsve1156-2LV-e}</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Beta">zynquplus{xczu28dr-fsve1156-2LVI-i}</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Beta">zynquplus{xczu28dr-fsvg1517-1-e}</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Beta">zynquplus{xczu28dr-fsvg1517-1-i}</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Beta">zynquplus{xczu28dr-fsvg1517-1L-i}</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Beta">zynquplus{xczu28dr-fsvg1517-1LV-i}</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Beta">zynquplus{xczu28dr-fsvg1517-2-e}</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Beta">zynquplus{xczu28dr-fsvg1517-2-i}</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Beta">zynquplus{xczu28dr-fsvg1517-2L-e}</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Beta">zynquplus{xczu28dr-fsvg1517-2LV-e}</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Beta">zynquplus{xczu28dr-fsvg1517-2LVI-i}</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Beta">zynquplus{xczu29dr-ffvf1760-1-e}</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Beta">zynquplus{xczu29dr-ffvf1760-1-i}</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Beta">zynquplus{xczu29dr-ffvf1760-1L-i}</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Beta">zynquplus{xczu29dr-ffvf1760-1LV-i}</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Beta">zynquplus{xczu29dr-ffvf1760-2-e}</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Beta">zynquplus{xczu29dr-ffvf1760-2-i}</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Beta">zynquplus{xczu29dr-ffvf1760-2L-e}</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Beta">zynquplus{xczu29dr-ffvf1760-2LV-e}</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Beta">zynquplus{xczu29dr-ffvf1760-2LVI-i}</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Beta">zynquplus{xczu29dr-fsvf1760-1-e}</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Beta">zynquplus{xczu29dr-fsvf1760-1-i}</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Beta">zynquplus{xczu29dr-fsvf1760-1L-i}</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Beta">zynquplus{xczu29dr-fsvf1760-1LV-i}</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Beta">zynquplus{xczu29dr-fsvf1760-2-e}</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Beta">zynquplus{xczu29dr-fsvf1760-2-i}</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Beta">zynquplus{xczu29dr-fsvf1760-2L-e}</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Beta">zynquplus{xczu29dr-fsvf1760-2LV-e}</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Beta">zynquplus{xczu29dr-fsvf1760-2LVI-i}</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>/System_Generator_for_DSP</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>simple_dsp_module</xilinx:displayName>
      <xilinx:autoFamilySupportLevel>level_0</xilinx:autoFamilySupportLevel>
      <xilinx:definitionSource>sysgen</xilinx:definitionSource>
      <xilinx:xpmLibraries>
        <xilinx:xpmLibrary>XPM_MEMORY</xilinx:xpmLibrary>
        <xilinx:xpmLibrary>XPM_FIFO</xilinx:xpmLibrary>
        <xilinx:xpmLibrary>XPM_CDC</xilinx:xpmLibrary>
      </xilinx:xpmLibraries>
      <xilinx:vendorDisplayName>RCNS</xilinx:vendorDisplayName>
      <xilinx:coreRevision>1</xilinx:coreRevision>
      <xilinx:upgrades>
        <xilinx:canUpgradeFrom>User_Company:SysGen:simple_dsp_module:1.0</xilinx:canUpgradeFrom>
      </xilinx:upgrades>
      <xilinx:coreCreationDateTime>2020-10-19T05:17:20Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@45ef6524_ARCHIVE_LOCATION">e:/KRD/ip_repos/SysGen_outputs/simple_dsp_module/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58d32f41_ARCHIVE_LOCATION">e:/KRD/ip_repos/SysGen_outputs/simple_dsp_module/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7bbdd24f_ARCHIVE_LOCATION">e:/KRD/ip_repos/SysGen_outputs/simple_dsp_module/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41afc34_ARCHIVE_LOCATION">e:/KRD/ip_repos/SysGen_outputs/simple_dsp_module/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6da0085b_ARCHIVE_LOCATION">e:/KRD/ip_repos/SysGen_outputs/simple_dsp_module/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@45646699_ARCHIVE_LOCATION">e:/KRD/ip_repos/SysGen_outputs/simple_dsp_module/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e1e262b_ARCHIVE_LOCATION">e:/KRD/ip_repos/SysGen_outputs/simple_dsp_module/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18fc5e5c_ARCHIVE_LOCATION">e:/KRD/ip_repos/SysGen_outputs/simple_dsp_module/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d179906_ARCHIVE_LOCATION">e:/KRD/ip_repos/SysGen_outputs/simple_dsp_module/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6bf23875_ARCHIVE_LOCATION">e:/KRD/ip_repos/SysGen_outputs/simple_dsp_module/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33396d83_ARCHIVE_LOCATION">e:/KRD/ip_repos/SysGen_outputs/simple_dsp_module/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d7dab92_ARCHIVE_LOCATION">e:/KRD/ip_repos/SysGen_outputs/simple_dsp_module/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18ddbddf_ARCHIVE_LOCATION">e:/KRD/ip_repos/SysGen_outputs/simple_dsp_module/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37c6b76a_ARCHIVE_LOCATION">e:/KRD/ip_repos/SysGen_outputs/simple_dsp_module/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26abb718_ARCHIVE_LOCATION">e:/KRD/ip_repos/SysGen_outputs/simple_dsp_module/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7edc1d0a_ARCHIVE_LOCATION">e:/KRD/ip_repos/SysGen_outputs/simple_dsp_module/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@716a6d98_ARCHIVE_LOCATION">e:/KRD/ip_repos/SysGen_outputs/simple_dsp_module/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16e17a2_ARCHIVE_LOCATION">e:/KRD/ip_repos/SysGen_outputs/simple_dsp_module/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52aae466_ARCHIVE_LOCATION">e:/KRD/ip_repos/SysGen_outputs/simple_dsp_module/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2762e1d7_ARCHIVE_LOCATION">e:/KRD/ip_repos/SysGen_outputs/simple_dsp_module/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57b8cf90_ARCHIVE_LOCATION">e:/KRD/ip_repos/SysGen_outputs/simple_dsp_module/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1daf3834_ARCHIVE_LOCATION">e:/KRD/ip_repos/SysGen_outputs/simple_dsp_module/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3bdb24c7_ARCHIVE_LOCATION">e:/KRD/ip_repos/SysGen_outputs/simple_dsp_module/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@738704a1_ARCHIVE_LOCATION">e:/KRD/ip_repos/SysGen_outputs/simple_dsp_module/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21814259_ARCHIVE_LOCATION">e:/KRD/ip_repos/SysGen_outputs/simple_dsp_module/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72937a96_ARCHIVE_LOCATION">e:/KRD/ip_repos/SysGen_outputs/simple_dsp_module/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35d1ceaf_ARCHIVE_LOCATION">e:/KRD/ip_repos/SysGen_outputs/simple_dsp_module/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@775ed7f8_ARCHIVE_LOCATION">e:/KRD/ip_repos/SysGen_outputs/simple_dsp_module/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f264e34_ARCHIVE_LOCATION">e:/KRD/ip_repos/SysGen_outputs/simple_dsp_module/ip</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2019.1.3</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="01ea75d8"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="d90bc696"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="44950aae"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="7aba9742"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
