DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dmPackageRefs [
(DmPackageRef
library "ieee"
unitName "std_logic_1164"
)
(DmPackageRef
library "ieee"
unitName "numeric_std"
)
(DmPackageRef
library "ieee"
unitName "std_logic_arith"
)
]
instances [
(Instance
name "cld_i"
duLibraryName "cld_lib"
duName "cld"
elements [
(GiElement
name "ddr_g"
type "integer"
value "1"
e "number of DDR Interfaces"
)
(GiElement
name "fft_ddr_addr_num_g"
type "integer"
value "128"
e "Number of DDR locations to read for an FFT"
)
(GiElement
name "fop_ddr_addr_max_width_g"
type "integer"
value "18"
e "Number of counter bits to support the address for reading of the FOP from DDR memory"
)
(GiElement
name "fft_ddr_addr_num_width_g"
type "integer"
value "7"
e "Number of counter bits to support ddr_addr_num_g"
)
(GiElement
name "fft_g"
type "integer"
value "fft_g"
e "Number of samples in an FFT"
)
(GiElement
name "fft_count_width_g"
type "integer"
value "fft_abits_g"
e "Number of counter bits  to support fft_g"
)
(GiElement
name "sample_count_width_g"
type "integer"
value "22"
e "Number of counter bits to support fop_g"
)
(GiElement
name "fifo_waddr_width_g"
type "integer"
value "9"
e "Number of counter bits to support write locations"
)
(GiElement
name "fifo_raddr_width_g"
type "integer"
value "12"
e "Number of counter bits to support read locations"
)
]
mwi 0
uid 450,0
)
(Instance
name "rst_conv_i"
duLibraryName "fdas_core_lib"
duName "reset_sync"
elements [
]
mwi 0
uid 3988,0
)
(Instance
name "rst_hsum_i"
duLibraryName "fdas_core_lib"
duName "reset_sync"
elements [
]
mwi 0
uid 4010,0
)
(Instance
name "rst_cld_i"
duLibraryName "fdas_core_lib"
duName "reset_sync"
elements [
]
mwi 0
uid 4054,0
)
(Instance
name "rst_ctrl_i"
duLibraryName "fdas_core_lib"
duName "reset_sync"
elements [
]
mwi 0
uid 4098,0
)
(Instance
name "hsum_i"
duLibraryName "hsum_lib"
duName "hsum"
elements [
(GiElement
name "ddr_g"
type "natural range 1 to 3"
value "ddr_g"
e "-- Number of DDR interfaces."
)
(GiElement
name "summer_g"
type "natural range 1 to 3"
value "summer_g"
e "-- Number of SUMMER sub-blocks to instantiate."
)
(GiElement
name "adder_latency_g"
type "natural range 1 to 7"
value "2"
e "-- Latency of IEEE-754 adder function."
)
(GiElement
name "harmonic_g"
type "natural range 8 to 16"
value "harmonic_g"
e "-- Max number of harmonics that may be processed (including fundamental)."
)
]
mwi 0
uid 9557,0
)
(Instance
name "rst_msix_i"
duLibraryName "fdas_core_lib"
duName "reset_sync"
elements [
]
mwi 0
uid 10686,0
)
(Instance
name "msix_i"
duLibraryName "msix_lib"
duName "msix"
elements [
]
mwi 0
uid 10802,0
)
(Instance
name "conv_i"
duLibraryName "conv_lib"
duName "conv"
elements [
(GiElement
name "ddr_g"
type "natural"
value "ddr_g"
e "number of external DDR interfaces"
)
(GiElement
name "ifft_g"
type "natural"
value "ifft_g"
e "number of ifft filter pairs"
)
(GiElement
name "ifft_loop_g"
type "natural"
value "ifft_loop_g"
e "number of filter repeats"
)
(GiElement
name "ifft_loop_bits_g"
type "natural"
value "ifft_loop_bits_g"
e "filter repeat count bits"
)
(GiElement
name "fft_g"
type "natural"
value "fft_g"
e "FFT/IFFT points"
)
(GiElement
name "abits_g"
type "natural"
value "fft_abits_g"
e "points count bits"
)
(GiElement
name "fop_num_bits_g"
type "natural"
value "23"
e "bits for freq bins processed"
)
(GiElement
name "res_pages_g"
type "natural"
value "res_pages_g"
e "Address bits for result store"
)
]
mwi 0
uid 12030,0
)
(Instance
name "mci_top_i"
duLibraryName "mci_top_lib"
duName "mci_top"
elements [
]
mwi 0
uid 12660,0
)
(Instance
name "ctrl_i"
duLibraryName "ctrl_lib"
duName "ctrl"
elements [
]
mwi 0
uid 13619,0
)
]
embeddedInstances [
(EmbeddedInstance
name "eb2"
number "2"
)
(EmbeddedInstance
name "eb1"
number "1"
)
]
libraryRefs [
"ieee"
]
)
version "30.1"
appVersion "2012.2a (Build 3)"
noEmbeddedEditors 1
model (BlockDiag
VExpander (VariableExpander
vvMap [
(vvPair
variable "HDLDir"
value "C:\\FDAS_WORK_AREA\\FDAS_AGILEX\\Library_PI18_2_DDR_FOP\\FDAS_CORE\\fdas_core_lib\\hdl"
)
(vvPair
variable "HDSDir"
value "C:\\FDAS_WORK_AREA\\FDAS_AGILEX\\Library_PI18_2_DDR_FOP\\FDAS_CORE\\fdas_core_lib\\hds"
)
(vvPair
variable "SideDataDesignDir"
value "C:\\FDAS_WORK_AREA\\FDAS_AGILEX\\Library_PI18_2_DDR_FOP\\FDAS_CORE\\fdas_core_lib\\hds\\core_reconf\\scm.bd.info"
)
(vvPair
variable "SideDataUserDir"
value "C:\\FDAS_WORK_AREA\\FDAS_AGILEX\\Library_PI18_2_DDR_FOP\\FDAS_CORE\\fdas_core_lib\\hds\\core_reconf\\scm.bd.user"
)
(vvPair
variable "SourceDir"
value "C:\\FDAS_WORK_AREA\\FDAS_AGILEX\\Library_PI18_2_DDR_FOP\\FDAS_CORE\\fdas_core_lib\\hds"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "scm"
)
(vvPair
variable "config"
value "%(unit)_%(view)_config"
)
(vvPair
variable "d"
value "C:\\FDAS_WORK_AREA\\FDAS_AGILEX\\Library_PI18_2_DDR_FOP\\FDAS_CORE\\fdas_core_lib\\hds\\core_reconf"
)
(vvPair
variable "d_logical"
value "C:\\FDAS_WORK_AREA\\FDAS_AGILEX\\Library_PI18_2_DDR_FOP\\FDAS_CORE\\fdas_core_lib\\hds\\core_reconf"
)
(vvPair
variable "date"
value "13/06/2023"
)
(vvPair
variable "day"
value "Tue"
)
(vvPair
variable "day_long"
value "Tuesday"
)
(vvPair
variable "dd"
value "13"
)
(vvPair
variable "entity_name"
value "core_reconf"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "scm.bd"
)
(vvPair
variable "f_logical"
value "scm.bd"
)
(vvPair
variable "f_noext"
value "scm"
)
(vvPair
variable "graphical_source_author"
value "droogm"
)
(vvPair
variable "graphical_source_date"
value "06/13/23"
)
(vvPair
variable "graphical_source_group"
value "Domain Users"
)
(vvPair
variable "graphical_source_time"
value "12:31:41"
)
(vvPair
variable "group"
value "UNKNOWN"
)
(vvPair
variable "host"
value "COVNETICSDT17"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "fdas_core_lib"
)
(vvPair
variable "library_downstream_HdsLintPlugin"
value "$HDS_PROJECT_DIR/FDAS_CORE/fdas_core_lib/designcheck"
)
(vvPair
variable "library_downstream_QuestaSimCompiler"
value "$HDS_PROJECT_DIR/FDAS_CORE/fdas_core_lib/work"
)
(vvPair
variable "mm"
value "06"
)
(vvPair
variable "module_name"
value "core_reconf"
)
(vvPair
variable "month"
value "Jun"
)
(vvPair
variable "month_long"
value "June"
)
(vvPair
variable "p"
value "C:\\FDAS_WORK_AREA\\FDAS_AGILEX\\Library_PI18_2_DDR_FOP\\FDAS_CORE\\fdas_core_lib\\hds\\core_reconf\\scm.bd"
)
(vvPair
variable "p_logical"
value "C:\\FDAS_WORK_AREA\\FDAS_AGILEX\\Library_PI18_2_DDR_FOP\\FDAS_CORE\\fdas_core_lib\\hds\\core_reconf\\scm.bd"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "fdas"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_DesignCompilerPath"
value "<TBD>"
)
(vvPair
variable "task_LeonardoPath"
value "<TBD>"
)
(vvPair
variable "task_ModelSimPath"
value "<TBD>"
)
(vvPair
variable "task_NC-SimPath"
value "<TBD>"
)
(vvPair
variable "task_PrecisionRTLPath"
value "<TBD>"
)
(vvPair
variable "task_QuestaSimPath"
value "<TBD>"
)
(vvPair
variable "task_VCSPath"
value "<TBD>"
)
(vvPair
variable "this_ext"
value "bd"
)
(vvPair
variable "this_file"
value "scm"
)
(vvPair
variable "this_file_logical"
value "scm"
)
(vvPair
variable "time"
value "12:31:42"
)
(vvPair
variable "unit"
value "core_reconf"
)
(vvPair
variable "user"
value "droogm"
)
(vvPair
variable "version"
value "2012.2a (Build 3)"
)
(vvPair
variable "view"
value "scm"
)
(vvPair
variable "year"
value "2023"
)
(vvPair
variable "yy"
value "23"
)
]
)
LanguageMgr "VhdlLangMgr"
uid 67,0
optionalChildren [
*1 (Grouping
uid 9,0
optionalChildren [
*2 (CommentText
uid 11,0
shape (Rectangle
uid 12,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "-33000,53201,-28000,55301"
)
oxt "46000,41000,51000,42000"
text (MLText
uid 13,0
va (VaSet
bg "0,0,0"
)
xt "-32800,53751,-30700,54751"
st "
Path:
"
tm "CommentText"
wrapOption 3
visibleHeight 2100
visibleWidth 5000
)
position 1
ignorePrefs 1
titleBlock 1
)
*3 (CommentText
uid 14,0
shape (Rectangle
uid 15,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "-28000,57401,-23000,69999"
)
oxt "51000,43000,56000,49000"
text (MLText
uid 16,0
va (VaSet
bg "0,0,0"
)
xt "-27700,57601,-23300,68601"
st "
13/06/2023
09/04/2023

30/03/2023

15/06/2022
24/03/2020
21/05/2019

14/01/2019


"
tm "CommentText"
wrapOption 3
visibleHeight 12598
visibleWidth 5000
)
position 3
ignorePrefs 1
titleBlock 1
)
*4 (CommentText
uid 17,0
shape (Rectangle
uid 18,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "-33000,55301,-31000,57401"
)
oxt "46000,42000,48000,43000"
text (MLText
uid 19,0
va (VaSet
bg "0,0,0"
)
xt "-33000,55851,-31000,56851"
st "
Rev:
"
tm "CommentText"
wrapOption 3
visibleHeight 2100
visibleWidth 2000
)
position 4
ignorePrefs 1
titleBlock 1
)
*5 (CommentText
uid 20,0
shape (Rectangle
uid 21,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "-33000,57401,-31000,69999"
)
oxt "46000,43000,48000,49000"
text (MLText
uid 22,0
va (VaSet
bg "0,0,0"
)
xt "-32700,57601,-31300,68601"
st "
0.7
0.6

0.5

0.4
0.3
0.2

0.1


"
tm "CommentText"
wrapOption 3
visibleHeight 12598
visibleWidth 2000
)
position 3
ignorePrefs 1
titleBlock 1
)
*6 (CommentText
uid 23,0
shape (Rectangle
uid 24,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "-31000,57401,-28000,69999"
)
oxt "48000,43000,51000,49000"
text (MLText
uid 25,0
va (VaSet
bg "0,0,0"
)
xt "-30650,57601,-28350,68601"
st "
RMD
RMD

RMD

RMD
RJH
RJH

RJH


"
tm "CommentText"
wrapOption 3
visibleHeight 12598
visibleWidth 3000
)
position 3
ignorePrefs 1
titleBlock 1
)
*7 (CommentText
uid 26,0
shape (Rectangle
uid 27,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "-33000,51101,-28000,53201"
)
oxt "46000,40000,51000,41000"
text (MLText
uid 28,0
va (VaSet
bg "0,0,0"
)
xt "-32800,51651,-30700,52651"
st "
Title:
"
tm "CommentText"
wrapOption 3
visibleHeight 2100
visibleWidth 5000
)
position 1
ignorePrefs 1
titleBlock 1
)
*8 (CommentText
uid 29,0
shape (Rectangle
uid 30,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "-28000,49001,-6000,51101"
)
oxt "51000,39000,73000,40000"
text (MLText
uid 31,0
va (VaSet
bg "0,0,0"
)
xt "-27800,49551,-25300,50551"
st "
FDAS
"
tm "CommentText"
wrapOption 3
visibleHeight 2100
visibleWidth 22000
)
position 1
ignorePrefs 1
titleBlock 1
)
*9 (CommentText
uid 32,0
shape (Rectangle
uid 33,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "-33000,49001,-28000,51101"
)
oxt "46000,39000,51000,40000"
text (MLText
uid 34,0
va (VaSet
bg "0,0,0"
)
xt "-32800,49551,-29800,50551"
st "
Project:
"
tm "CommentText"
wrapOption 3
visibleHeight 2100
visibleWidth 5000
)
position 1
ignorePrefs 1
titleBlock 1
)
*10 (CommentText
uid 35,0
shape (Rectangle
uid 36,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "-31000,55301,-28000,57401"
)
oxt "48000,42000,51000,43000"
text (MLText
uid 37,0
va (VaSet
bg "0,0,0"
)
xt "-30450,55851,-28550,56851"
st "
Eng:
"
tm "CommentText"
wrapOption 3
visibleHeight 2100
visibleWidth 3000
)
position 4
ignorePrefs 1
titleBlock 1
)
*11 (CommentText
uid 38,0
shape (Rectangle
uid 39,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "-23000,57401,-6000,69999"
)
oxt "56000,43000,73000,49000"
text (MLText
uid 40,0
va (VaSet
bg "0,0,0"
)
xt "-22800,57601,-9000,68601"
st "
Added DDR Access Counts
Separate Resets to each DDRIF2
module and DDR Controller
CONV module now has 
res_pages_g generic
Updated for Agilex with MSIX module
Added TOP version/revision ports.
Added MSI block.
Added generic harmonic_g to HSUM.
Initial revision.


"
tm "CommentText"
wrapOption 3
visibleHeight 12598
visibleWidth 17000
)
ignorePrefs 1
titleBlock 1
)
*12 (CommentText
uid 41,0
shape (Rectangle
uid 42,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "-28000,51101,-6000,53201"
)
oxt "51000,40000,73000,41000"
text (MLText
uid 43,0
va (VaSet
bg "0,0,0"
)
xt "-27800,51651,-23000,52651"
st "
core_reconf
"
tm "CommentText"
wrapOption 3
visibleHeight 2100
visibleWidth 22000
)
position 1
ignorePrefs 1
titleBlock 1
)
*13 (CommentText
uid 44,0
shape (Rectangle
uid 45,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "-65000,49001,-33000,69999"
)
oxt "14000,39000,46000,49000"
text (MLText
uid 46,0
va (VaSet
font "Courier New,6,0"
)
xt "-64400,54600,-33600,64400"
st "
  
           __
        ,/'__`\\                             _     _
       ,/ /  )_)   _   _   _   ___     __  | |__ (_)   __    ___
       ( (    _  /' `\\\\ \\ / //' _ `\\ /'__`\\|  __)| | /'__`)/',__)
       '\\ \\__) )( (_) )\\ ' / | ( ) |(  ___/| |_, | |( (___ \\__, \\
        '\\___,/  \\___/  \\_/  (_) (_)`\\____)(___,)(_)`\\___,)(____/


Copyright (c) Covnetics Limited %year All Rights Reserved. The information
contained herein remains the property of Covnetics Limited and may not be
copied or reproduced in any format or medium without the written consent
of Covnetics Limited.


"
tm "CommentText"
wrapOption 3
visibleHeight 20998
visibleWidth 32000
)
position 4
titleBlock 1
)
*14 (CommentText
uid 47,0
shape (Rectangle
uid 48,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "-28000,53201,-6000,55301"
)
oxt "51000,41000,73000,42000"
text (MLText
uid 49,0
va (VaSet
bg "0,0,0"
)
xt "-27800,53751,-14800,54751"
st "
%library/hds/%unit/%view
"
tm "CommentText"
wrapOption 3
visibleHeight 2100
visibleWidth 22000
)
position 1
ignorePrefs 1
titleBlock 1
)
*15 (CommentText
uid 50,0
shape (Rectangle
uid 51,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "-28000,55301,-23000,57401"
)
oxt "51000,42000,56000,43000"
text (MLText
uid 52,0
va (VaSet
bg "0,0,0"
)
xt "-26600,55851,-24400,56851"
st "
Date:
"
tm "CommentText"
wrapOption 3
visibleHeight 2100
visibleWidth 5000
)
position 4
ignorePrefs 1
titleBlock 1
)
*16 (CommentText
uid 53,0
shape (Rectangle
uid 54,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "-23000,55301,-6000,57401"
)
oxt "56000,42000,73000,43000"
text (MLText
uid 55,0
va (VaSet
bg "0,0,0"
)
xt "-17850,55851,-11150,56851"
st "
Revision History:
"
tm "CommentText"
wrapOption 3
visibleHeight 2100
visibleWidth 17000
)
position 4
ignorePrefs 1
titleBlock 1
)
]
shape (GroupingShape
uid 10,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "-65000,49000,-6000,70000"
)
oxt "14000,39000,73000,49000"
)
*17 (PortIoIn
uid 124,0
shape (CompositeShape
uid 125,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 126,0
sl 0
ro 270
xt "-141000,-3375,-139500,-2625"
)
(Line
uid 127,0
sl 0
ro 270
xt "-139500,-3000,-139000,-3000"
pts [
"-139500,-3000"
"-139000,-3000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 128,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 129,0
va (VaSet
)
xt "-145800,-3500,-142000,-2500"
st "CLK_SYS"
ju 2
blo "-142000,-2700"
tm "WireNameMgr"
)
)
)
*18 (SaComponent
uid 450,0
optionalChildren [
*19 (CptPort
uid 460,0
ps "OnEdgeStrategy"
shape (Triangle
uid 461,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-50750,-29375,-50000,-28625"
)
tg (CPTG
uid 462,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 463,0
va (VaSet
)
xt "-49000,-29500,-42600,-28500"
st "ddr_addr : (31:0)"
blo "-49000,-28700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ddr_addr"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 17
)
)
)
*20 (CptPort
uid 464,0
ps "OnEdgeStrategy"
shape (Triangle
uid 465,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-50750,-28375,-50000,-27625"
)
tg (CPTG
uid 466,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 467,0
va (VaSet
)
xt "-49000,-28500,-45600,-27500"
st "ddr_read"
blo "-49000,-27700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ddr_read"
t "std_logic"
o 18
)
)
)
*21 (CptPort
uid 468,0
ps "OnEdgeStrategy"
shape (Triangle
uid 469,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-50750,-34375,-50000,-33625"
)
tg (CPTG
uid 470,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 471,0
va (VaSet
)
xt "-49000,-34500,-43900,-33500"
st "wait_request"
blo "-49000,-33700"
)
)
thePort (LogicalPort
decl (Decl
n "wait_request"
t "std_logic"
o 13
)
)
)
*22 (CptPort
uid 472,0
ps "OnEdgeStrategy"
shape (Triangle
uid 473,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-50750,-20375,-50000,-19625"
)
tg (CPTG
uid 474,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 475,0
va (VaSet
)
xt "-49000,-20500,-42600,-19500"
st "cld_page : (31:0)"
blo "-49000,-19700"
)
)
thePort (LogicalPort
decl (Decl
n "cld_page"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 2
)
)
)
*23 (CptPort
uid 476,0
ps "OnEdgeStrategy"
shape (Triangle
uid 477,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-50750,-22375,-50000,-21625"
)
tg (CPTG
uid 478,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 479,0
va (VaSet
)
xt "-49000,-22500,-44600,-21500"
st "cld_enable"
blo "-49000,-21700"
)
)
thePort (LogicalPort
decl (Decl
n "cld_enable"
t "std_logic"
o 1
)
)
)
*24 (CptPort
uid 480,0
ps "OnEdgeStrategy"
shape (Triangle
uid 481,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-50750,-24375,-50000,-23625"
)
tg (CPTG
uid 482,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 483,0
va (VaSet
)
xt "-49000,-24500,-44600,-23500"
st "cld_trigger"
blo "-49000,-23700"
)
)
thePort (LogicalPort
decl (Decl
n "cld_trigger"
t "std_logic"
o 3
)
)
)
*25 (CptPort
uid 484,0
ps "OnEdgeStrategy"
shape (Triangle
uid 485,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-50750,-31375,-50000,-30625"
)
tg (CPTG
uid 486,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 487,0
va (VaSet
)
xt "-49000,-31500,-44800,-30500"
st "data_valid"
blo "-49000,-30700"
)
)
thePort (LogicalPort
decl (Decl
n "data_valid"
t "std_logic"
o 5
)
)
)
*26 (CptPort
uid 488,0
ps "OnEdgeStrategy"
shape (Triangle
uid 489,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-50750,-11375,-50000,-10625"
)
tg (CPTG
uid 490,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 491,0
va (VaSet
)
xt "-49000,-11500,-46000,-10500"
st "clk_sys"
blo "-49000,-10700"
)
)
thePort (LogicalPort
decl (Decl
n "clk_sys"
t "std_logic"
o 4
)
)
)
*27 (CptPort
uid 492,0
ps "OnEdgeStrategy"
shape (Triangle
uid 493,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-50750,-19375,-50000,-18625"
)
tg (CPTG
uid 494,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 495,0
va (VaSet
)
xt "-49000,-19500,-41300,-18500"
st "overlap_size : (9:0)"
blo "-49000,-18700"
)
)
thePort (LogicalPort
decl (Decl
n "overlap_size"
t "std_logic_vector"
b "(9  DOWNTO 0)"
o 10
)
)
)
*28 (CptPort
uid 496,0
ps "OnEdgeStrategy"
shape (Triangle
uid 497,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-27000,-34375,-26250,-33625"
)
tg (CPTG
uid 498,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 499,0
va (VaSet
)
xt "-30300,-34500,-28000,-33500"
st "ready"
ju 2
blo "-28000,-33700"
)
)
thePort (LogicalPort
decl (Decl
n "ready"
t "std_logic"
o 11
)
)
)
*29 (CptPort
uid 500,0
ps "OnEdgeStrategy"
shape (Triangle
uid 501,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-27000,-24375,-26250,-23625"
)
tg (CPTG
uid 502,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 503,0
va (VaSet
)
xt "-31500,-24500,-28000,-23500"
st "conv_req"
ju 2
blo "-28000,-23700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "conv_req"
t "std_logic"
o 16
)
)
)
*30 (CptPort
uid 504,0
ps "OnEdgeStrategy"
shape (Triangle
uid 505,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-27000,-30375,-26250,-29625"
)
tg (CPTG
uid 506,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 507,0
va (VaSet
)
xt "-29400,-30500,-28000,-29500"
st "sof"
ju 2
blo "-28000,-29700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "sof"
t "std_logic"
o 21
)
)
)
*31 (CptPort
uid 508,0
ps "OnEdgeStrategy"
shape (Triangle
uid 509,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-27000,-29375,-26250,-28625"
)
tg (CPTG
uid 510,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 511,0
va (VaSet
)
xt "-29400,-29500,-28000,-28500"
st "eof"
ju 2
blo "-28000,-28700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "eof"
t "std_logic"
o 19
)
)
)
*32 (CptPort
uid 512,0
ps "OnEdgeStrategy"
shape (Triangle
uid 513,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-27000,-28375,-26250,-27625"
)
tg (CPTG
uid 514,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 515,0
va (VaSet
)
xt "-30000,-28500,-28000,-27500"
st "valid"
ju 2
blo "-28000,-27700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "valid"
t "std_logic"
o 22
)
)
)
*33 (CptPort
uid 516,0
ps "OnEdgeStrategy"
shape (Triangle
uid 517,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-27000,-22375,-26250,-21625"
)
tg (CPTG
uid 518,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 519,0
va (VaSet
)
xt "-34500,-22500,-28000,-21500"
st "fft_sample : (9:0)"
ju 2
blo "-28000,-21700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "fft_sample"
t "std_logic_vector"
b "(9  DOWNTO 0)"
o 20
)
)
)
*34 (CptPort
uid 520,0
ps "OnEdgeStrategy"
shape (Triangle
uid 521,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-50750,-32375,-50000,-31625"
)
tg (CPTG
uid 522,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 523,0
va (VaSet
)
xt "-49000,-32500,-38800,-31500"
st "ddr_data : (512*ddr_g -1:0)"
blo "-49000,-31700"
)
)
thePort (LogicalPort
decl (Decl
n "ddr_data"
t "std_logic_vector"
b "(512*ddr_g -1  DOWNTO 0)"
o 6
)
)
)
*35 (CptPort
uid 524,0
ps "OnEdgeStrategy"
shape (Triangle
uid 525,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-27000,-32375,-26250,-31625"
)
tg (CPTG
uid 526,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 527,0
va (VaSet
)
xt "-34800,-32500,-28000,-31500"
st "conv_data : (63:0)"
ju 2
blo "-28000,-31700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "conv_data"
t "std_logic_vector"
b "(63  DOWNTO 0)"
o 15
)
)
)
*36 (CptPort
uid 528,0
ps "OnEdgeStrategy"
shape (Triangle
uid 529,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-27000,-20375,-26250,-19625"
)
tg (CPTG
uid 530,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 531,0
va (VaSet
)
xt "-31400,-20500,-28000,-19500"
st "cld_done"
ju 2
blo "-28000,-19700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "cld_done"
t "std_logic"
o 14
)
)
)
*37 (CptPort
uid 532,0
ps "OnEdgeStrategy"
shape (Triangle
uid 533,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-50750,-18375,-50000,-17625"
)
tg (CPTG
uid 534,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 535,0
va (VaSet
)
xt "-49000,-18500,-39400,-17500"
st "fop_sample_num : (22:0)"
blo "-49000,-17700"
)
)
thePort (LogicalPort
decl (Decl
n "fop_sample_num"
t "std_logic_vector"
b "(22 DOWNTO 0)"
o 7
)
)
)
*38 (CptPort
uid 536,0
ps "OnEdgeStrategy"
shape (Triangle
uid 537,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-50750,-9375,-50000,-8625"
)
tg (CPTG
uid 538,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 539,0
va (VaSet
)
xt "-49000,-9500,-45300,-8500"
st "rst_sys_n"
blo "-49000,-8700"
)
)
thePort (LogicalPort
decl (Decl
n "rst_sys_n"
t "std_logic"
o 12
)
)
)
*39 (CptPort
uid 540,0
ps "OnEdgeStrategy"
shape (Triangle
uid 541,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-50750,-13375,-50000,-12625"
)
tg (CPTG
uid 542,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 543,0
va (VaSet
)
xt "-49000,-13500,-41700,-12500"
st "overlap_rem : (4:0)"
blo "-49000,-12700"
)
)
thePort (LogicalPort
decl (Decl
n "overlap_rem"
t "std_logic_vector"
b "(4 DOWNTO 0)"
o 9
)
)
)
*40 (CptPort
uid 544,0
ps "OnEdgeStrategy"
shape (Triangle
uid 545,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-50750,-14375,-50000,-13625"
)
tg (CPTG
uid 546,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 547,0
va (VaSet
)
xt "-49000,-14500,-42300,-13500"
st "overlap_int : (4:0)"
blo "-49000,-13700"
)
)
thePort (LogicalPort
decl (Decl
n "overlap_int"
t "std_logic_vector"
b "(4 DOWNTO 0)"
o 8
)
)
)
*41 (PortMapFrame
uid 3835,0
ps "PortMapFrameStrategy"
shape (RectFrame
uid 3836,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "-52000,-38000,-25000,-3000"
)
portMapText (BiTextGroup
uid 3837,0
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
uid 3838,0
va (VaSet
isHidden 1
)
xt "-49000,-23000,-33800,-3000"
st "cld_enable => cld_enable_s,
cld_page => cld_page_s,
cld_trigger => cld_trigger_s,
clk_sys => CLK_SYS,
data_valid => ddr0_rd_valid,
ddr_data => ddr0_rd_data,
fop_sample_num => fop_sample_num_s,
overlap_size => overlap_size_s,
ready => conv_ready_s,
rst_sys_n => rst_cld_sys_n_s,
wait_request => ddr0_rd_waitreq,
cld_done => cld_done_s,
conv_data => conv_data_s,
conv_req => conv_req_s,
ddr_addr => ddr0_rd_addr,
ddr_read => ddr0_rd_en,
eof => conv_eof_s,
fft_sample => fft_sample_s,
sof => conv_sof_s,
valid => conv_valid_s,"
)
second (MLText
uid 3839,0
va (VaSet
)
xt "-49000,-3000,-37200,-1000"
st "overlap_int => (others => '0'),
overlap_rem => (others => '0')"
tm "PortMapTextMgr"
)
)
)
]
shape (Rectangle
uid 451,0
va (VaSet
vasetType 1
fg "54016,65280,54016"
lineColor "0,32896,0"
lineWidth 2
)
xt "-50000,-36000,-27000,-5000"
)
oxt "20000,17000,43000,48000"
ttg (MlTextGroup
uid 452,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*42 (Text
uid 453,0
va (VaSet
font "Arial,8,1"
)
xt "-39800,-7000,-37000,-6000"
st "cld_lib"
blo "-39800,-6200"
tm "BdLibraryNameMgr"
)
*43 (Text
uid 454,0
va (VaSet
font "Arial,8,1"
)
xt "-39800,-6000,-38300,-5000"
st "cld"
blo "-39800,-5200"
tm "CptNameMgr"
)
*44 (Text
uid 455,0
va (VaSet
font "Arial,8,1"
)
xt "-39800,-5000,-37700,-4000"
st "cld_i"
blo "-39800,-4200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 456,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 457,0
text (MLText
uid 458,0
va (VaSet
font "Courier New,8,0"
)
xt "-53000,-47800,19500,-40600"
st "ddr_g                    = 1              ( integer ) --number of DDR Interfaces                                                             
fft_ddr_addr_num_g       = 128            ( integer ) --Number of DDR locations to read for an FFT                                           
fop_ddr_addr_max_width_g = 18             ( integer ) --Number of counter bits to support the address for reading of the FOP from DDR memory 
fft_ddr_addr_num_width_g = 7              ( integer ) --Number of counter bits to support ddr_addr_num_g                                     
fft_g                    = fft_g          ( integer ) --Number of samples in an FFT                                                          
fft_count_width_g        = fft_abits_g    ( integer ) --Number of counter bits  to support fft_g                                             
sample_count_width_g     = 22             ( integer ) --Number of counter bits to support fop_g                                              
fifo_waddr_width_g       = 9              ( integer ) --Number of counter bits to support write locations                                    
fifo_raddr_width_g       = 12             ( integer ) --Number of counter bits to support read locations                                     "
)
header ""
)
elements [
(GiElement
name "ddr_g"
type "integer"
value "1"
e "number of DDR Interfaces"
)
(GiElement
name "fft_ddr_addr_num_g"
type "integer"
value "128"
e "Number of DDR locations to read for an FFT"
)
(GiElement
name "fop_ddr_addr_max_width_g"
type "integer"
value "18"
e "Number of counter bits to support the address for reading of the FOP from DDR memory"
)
(GiElement
name "fft_ddr_addr_num_width_g"
type "integer"
value "7"
e "Number of counter bits to support ddr_addr_num_g"
)
(GiElement
name "fft_g"
type "integer"
value "fft_g"
e "Number of samples in an FFT"
)
(GiElement
name "fft_count_width_g"
type "integer"
value "fft_abits_g"
e "Number of counter bits  to support fft_g"
)
(GiElement
name "sample_count_width_g"
type "integer"
value "22"
e "Number of counter bits to support fop_g"
)
(GiElement
name "fifo_waddr_width_g"
type "integer"
value "9"
e "Number of counter bits to support write locations"
)
(GiElement
name "fifo_raddr_width_g"
type "integer"
value "12"
e "Number of counter bits to support read locations"
)
]
)
viewicon (ZoomableIcon
uid 459,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "-49750,-6750,-48250,-5250"
iconName "BlockDiagram.png"
iconMaskName "BlockDiagram.msk"
ftype 1
)
viewiconposition 0
portVis (PortSigDisplay
sIVOD 1
)
archFileType "UNKNOWN"
)
*45 (Net
uid 1730,0
lang 2
decl (Decl
n "CLK_SYS"
t "std_logic"
preAdd 0
posAdd 0
o 1
suid 25,0
)
declText (MLText
uid 1731,0
va (VaSet
font "Courier New,8,0"
)
xt "-217000,-42600,-199500,-41800"
st "CLK_SYS              : std_logic"
)
)
*46 (Net
uid 1736,0
decl (Decl
n "fop_sample_num_s"
t "std_logic_vector"
b "(22 DOWNTO 0)"
o 68
suid 28,0
)
declText (MLText
uid 1737,0
va (VaSet
font "Courier New,8,0"
)
xt "-217000,12000,-185500,12800"
st "signal fop_sample_num_s     : std_logic_vector(22 DOWNTO 0)"
)
)
*47 (Net
uid 1742,0
decl (Decl
n "CLK_MC"
t "std_logic"
o 2
suid 31,0
)
declText (MLText
uid 1743,0
va (VaSet
font "Courier New,8,0"
)
xt "-217000,-41800,-199500,-41000"
st "CLK_MC               : std_logic"
)
)
*48 (Net
uid 1746,0
lang 2
decl (Decl
n "RST_MC_N"
t "std_logic"
preAdd 0
posAdd 0
o 3
suid 33,0
)
declText (MLText
uid 1747,0
va (VaSet
font "Courier New,8,0"
)
xt "-217000,-41000,-199500,-40200"
st "RST_MC_N             : std_logic"
)
)
*49 (Net
uid 1756,0
lang 2
decl (Decl
n "conv_data_s"
t "std_logic_vector"
b "(63 downto 0)"
preAdd 0
posAdd 0
o 56
suid 38,0
)
declText (MLText
uid 1757,0
va (VaSet
font "Courier New,8,0"
)
xt "-217000,2400,-185500,3200"
st "signal conv_data_s          : std_logic_vector(63 downto 0)"
)
)
*50 (Net
uid 1758,0
decl (Decl
n "ifft_loop_num_s"
t "std_logic_vector"
b "(5 downto 0)"
o 73
suid 39,0
)
declText (MLText
uid 1759,0
va (VaSet
font "Courier New,8,0"
)
xt "-217000,16000,-186000,16800"
st "signal ifft_loop_num_s      : std_logic_vector(5 downto 0)"
)
)
*51 (Net
uid 1760,0
decl (Decl
n "cld_trigger_s"
t "std_logic"
o 55
suid 40,0
)
declText (MLText
uid 1761,0
va (VaSet
font "Courier New,8,0"
)
xt "-217000,1600,-196000,2400"
st "signal cld_trigger_s        : std_logic"
)
)
*52 (Net
uid 1766,0
decl (Decl
n "fft_sample_s"
t "std_logic_vector"
b "(9  DOWNTO 0)"
o 67
suid 43,0
)
declText (MLText
uid 1767,0
va (VaSet
font "Courier New,8,0"
)
xt "-217000,11200,-185500,12000"
st "signal fft_sample_s         : std_logic_vector(9  DOWNTO 0)"
)
)
*53 (Net
uid 1768,0
lang 2
decl (Decl
n "conv_sof_s"
t "std_logic"
preAdd 0
posAdd 0
o 64
suid 44,0
)
declText (MLText
uid 1769,0
va (VaSet
font "Courier New,8,0"
)
xt "-217000,8800,-196000,9600"
st "signal conv_sof_s           : std_logic"
)
)
*54 (Net
uid 1776,0
decl (Decl
n "cld_enable_s"
t "std_logic"
o 53
suid 48,0
)
declText (MLText
uid 1777,0
va (VaSet
font "Courier New,8,0"
)
xt "-217000,0,-196000,800"
st "signal cld_enable_s         : std_logic"
)
)
*55 (Net
uid 1778,0
lang 2
decl (Decl
n "conv_fft_ready_s"
t "std_logic"
preAdd 0
posAdd 0
o 60
suid 49,0
)
declText (MLText
uid 1779,0
va (VaSet
font "Courier New,8,0"
)
xt "-217000,5600,-196000,6400"
st "signal conv_fft_ready_s     : std_logic"
)
)
*56 (Net
uid 1782,0
decl (Decl
n "conv_req_s"
t "std_logic"
o 63
suid 51,0
)
declText (MLText
uid 1783,0
va (VaSet
font "Courier New,8,0"
)
xt "-217000,8000,-196000,8800"
st "signal conv_req_s           : std_logic"
)
)
*57 (Net
uid 1786,0
lang 2
decl (Decl
n "conv_eof_s"
t "std_logic"
preAdd 0
posAdd 0
o 59
suid 53,0
)
declText (MLText
uid 1787,0
va (VaSet
font "Courier New,8,0"
)
xt "-217000,4800,-196000,5600"
st "signal conv_eof_s           : std_logic"
)
)
*58 (Net
uid 1788,0
lang 2
decl (Decl
n "overlap_size_s"
t "std_logic_vector"
b "(fft_abits_g-1 downto 0)"
preAdd 0
posAdd 0
o 80
suid 54,0
)
declText (MLText
uid 1789,0
va (VaSet
font "Courier New,8,0"
)
xt "-217000,21600,-180000,22400"
st "signal overlap_size_s       : std_logic_vector(fft_abits_g-1 downto 0)"
)
)
*59 (Net
uid 1790,0
decl (Decl
n "cld_page_s"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 54
suid 55,0
)
declText (MLText
uid 1791,0
va (VaSet
font "Courier New,8,0"
)
xt "-217000,800,-185500,1600"
st "signal cld_page_s           : std_logic_vector(31 DOWNTO 0)"
)
)
*60 (Net
uid 1792,0
lang 2
decl (Decl
n "conv_valid_s"
t "std_logic"
preAdd 0
posAdd 0
o 66
suid 56,0
)
declText (MLText
uid 1793,0
va (VaSet
font "Courier New,8,0"
)
xt "-217000,10400,-196000,11200"
st "signal conv_valid_s         : std_logic"
)
)
*61 (Net
uid 1798,0
decl (Decl
n "hsum_page_s"
t "std_logic_vector"
b "(31 downto 0)"
o 71
suid 59,0
)
declText (MLText
uid 1799,0
va (VaSet
font "Courier New,8,0"
)
xt "-217000,14400,-185500,15200"
st "signal hsum_page_s          : std_logic_vector(31 downto 0)"
)
)
*62 (Net
uid 1806,0
decl (Decl
n "hsum_enable_s"
t "std_logic"
o 70
suid 63,0
)
declText (MLText
uid 1807,0
va (VaSet
font "Courier New,8,0"
)
xt "-217000,13600,-196000,14400"
st "signal hsum_enable_s        : std_logic"
)
)
*63 (Net
uid 1808,0
decl (Decl
n "hsum_trigger_s"
t "std_logic"
o 72
suid 64,0
)
declText (MLText
uid 1809,0
va (VaSet
font "Courier New,8,0"
)
xt "-217000,15200,-196000,16000"
st "signal hsum_trigger_s       : std_logic"
)
)
*64 (Net
uid 1812,0
decl (Decl
n "conv_page_s"
t "std_logic_vector"
b "(31 downto 0)"
o 61
suid 66,0
)
declText (MLText
uid 1813,0
va (VaSet
font "Courier New,8,0"
)
xt "-217000,6400,-185500,7200"
st "signal conv_page_s          : std_logic_vector(31 downto 0)"
)
)
*65 (Net
uid 1822,0
decl (Decl
n "conv_ready_s"
t "std_logic"
o 62
suid 71,0
)
declText (MLText
uid 1823,0
va (VaSet
font "Courier New,8,0"
)
xt "-217000,7200,-196000,8000"
st "signal conv_ready_s         : std_logic"
)
)
*66 (Net
uid 1824,0
decl (Decl
n "conv_trigger_s"
t "std_logic"
o 65
suid 72,0
)
declText (MLText
uid 1825,0
va (VaSet
font "Courier New,8,0"
)
xt "-217000,9600,-196000,10400"
st "signal conv_trigger_s       : std_logic"
)
)
*67 (Net
uid 1826,0
lang 2
decl (Decl
n "conv_enable_s"
t "std_logic"
preAdd 0
posAdd 0
o 58
suid 73,0
)
declText (MLText
uid 1827,0
va (VaSet
font "Courier New,8,0"
)
xt "-217000,4000,-196000,4800"
st "signal conv_enable_s        : std_logic"
)
)
*68 (PortIoIn
uid 2112,0
shape (CompositeShape
uid 2113,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2114,0
sl 0
ro 270
xt "-141000,-5375,-139500,-4625"
)
(Line
uid 2115,0
sl 0
ro 270
xt "-139500,-5000,-139000,-5000"
pts [
"-139500,-5000"
"-139000,-5000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2116,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2117,0
va (VaSet
)
xt "-145600,-5500,-142000,-4500"
st "CLK_MC"
ju 2
blo "-142000,-4700"
tm "WireNameMgr"
)
)
)
*69 (PortIoIn
uid 2118,0
shape (CompositeShape
uid 2119,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2120,0
sl 0
ro 270
xt "-141000,-4375,-139500,-3625"
)
(Line
uid 2121,0
sl 0
ro 270
xt "-139500,-4000,-139000,-4000"
pts [
"-139500,-4000"
"-139000,-4000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2122,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2123,0
va (VaSet
)
xt "-146700,-4500,-142000,-3500"
st "RST_MC_N"
ju 2
blo "-142000,-3700"
tm "WireNameMgr"
)
)
)
*70 (Net
uid 2540,0
lang 2
decl (Decl
n "mcaddr"
t "std_logic_vector"
b "(21 downto 0)"
preAdd 0
posAdd 0
o 7
suid 113,0
)
declText (MLText
uid 2541,0
va (VaSet
font "Courier New,8,0"
)
xt "-217000,-37800,-189000,-37000"
st "mcaddr               : std_logic_vector(21 downto 0)"
)
)
*71 (Net
uid 2542,0
lang 2
decl (Decl
n "mcdata"
t "std_logic_vector"
b "(31 downto 0)"
preAdd 0
posAdd 0
o 8
suid 114,0
)
declText (MLText
uid 2543,0
va (VaSet
font "Courier New,8,0"
)
xt "-217000,-37000,-189000,-36200"
st "mcdata               : std_logic_vector(31 downto 0)"
)
)
*72 (Net
uid 2544,0
decl (Decl
n "mcrwn"
t "std_logic"
o 9
suid 115,0
)
declText (MLText
uid 2545,0
va (VaSet
font "Courier New,8,0"
)
xt "-217000,-36200,-199500,-35400"
st "mcrwn                : std_logic"
)
)
*73 (PortIoOut
uid 2989,0
shape (CompositeShape
uid 2990,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2991,0
sl 0
ro 90
xt "-61000,-29375,-59500,-28625"
)
(Line
uid 2992,0
sl 0
ro 90
xt "-59500,-29000,-59000,-29000"
pts [
"-59000,-29000"
"-59500,-29000"
]
)
]
)
sf 1
tg (WTG
uid 2993,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2994,0
va (VaSet
)
xt "-70300,-29500,-62000,-28500"
st "ddr0_rd_addr : (31:0)"
ju 2
blo "-62000,-28700"
tm "WireNameMgr"
)
)
)
*74 (PortIoOut
uid 2995,0
shape (CompositeShape
uid 2996,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2997,0
sl 0
ro 90
xt "-61000,-28375,-59500,-27625"
)
(Line
uid 2998,0
sl 0
ro 90
xt "-59500,-28000,-59000,-28000"
pts [
"-59000,-28000"
"-59500,-28000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2999,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3000,0
va (VaSet
)
xt "-66600,-28500,-62000,-27500"
st "ddr0_rd_en"
ju 2
blo "-62000,-27700"
tm "WireNameMgr"
)
)
)
*75 (PortIoIn
uid 3007,0
shape (CompositeShape
uid 3008,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 3009,0
sl 0
ro 270
xt "-61000,-31375,-59500,-30625"
)
(Line
uid 3010,0
sl 0
ro 270
xt "-59500,-31000,-59000,-31000"
pts [
"-59500,-31000"
"-59000,-31000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 3011,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3012,0
va (VaSet
)
xt "-67400,-31500,-62000,-30500"
st "ddr0_rd_valid"
ju 2
blo "-62000,-30700"
tm "WireNameMgr"
)
)
)
*76 (PortIoIn
uid 3013,0
shape (CompositeShape
uid 3014,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 3015,0
sl 0
ro 270
xt "-61000,-32375,-59500,-31625"
)
(Line
uid 3016,0
sl 0
ro 270
xt "-59500,-32000,-59000,-32000"
pts [
"-59500,-32000"
"-59000,-32000"
]
)
]
)
sf 1
tg (WTG
uid 3017,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3018,0
va (VaSet
)
xt "-70600,-32500,-62000,-31500"
st "ddr0_rd_data : (511:0)"
ju 2
blo "-62000,-31700"
tm "WireNameMgr"
)
)
)
*77 (Net
uid 3031,0
decl (Decl
n "ddr0_rd_data"
t "std_logic_vector"
b "(511  downto 0)"
o 13
suid 136,0
)
declText (MLText
uid 3032,0
va (VaSet
font "Courier New,8,0"
)
xt "-217000,-33000,-188000,-32200"
st "ddr0_rd_data         : std_logic_vector(511  downto 0)"
)
)
*78 (Net
uid 3033,0
decl (Decl
n "ddr0_rd_valid"
t "std_logic"
o 14
suid 137,0
)
declText (MLText
uid 3034,0
va (VaSet
font "Courier New,8,0"
)
xt "-217000,-32200,-199500,-31400"
st "ddr0_rd_valid        : std_logic"
)
)
*79 (Net
uid 3035,0
decl (Decl
n "ddr0_rd_addr"
t "std_logic_vector"
b "(31 downto 0)"
o 15
suid 138,0
)
declText (MLText
uid 3036,0
va (VaSet
font "Courier New,8,0"
)
xt "-217000,-31400,-189000,-30600"
st "ddr0_rd_addr         : std_logic_vector(31 downto 0)"
)
)
*80 (Net
uid 3037,0
decl (Decl
n "ddr0_rd_en"
t "std_logic"
o 16
suid 139,0
)
declText (MLText
uid 3038,0
va (VaSet
font "Courier New,8,0"
)
xt "-217000,-30600,-199500,-29800"
st "ddr0_rd_en           : std_logic"
)
)
*81 (PortIoIn
uid 3047,0
shape (CompositeShape
uid 3048,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 3049,0
sl 0
ro 90
xt "58500,-34375,60000,-33625"
)
(Line
uid 3050,0
sl 0
ro 90
xt "58000,-34000,58500,-34000"
pts [
"58500,-34000"
"58000,-34000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 3051,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3052,0
va (VaSet
)
xt "61000,-34500,67500,-33500"
st "ddr1_wr_waitreq"
blo "61000,-33700"
tm "WireNameMgr"
)
)
)
*82 (Net
uid 3053,0
lang 2
decl (Decl
n "ddr1_wr_waitreq"
t "std_logic"
preAdd 0
posAdd 0
o 17
suid 141,0
)
declText (MLText
uid 3054,0
va (VaSet
font "Courier New,8,0"
)
xt "-217000,-29800,-199500,-29000"
st "ddr1_wr_waitreq      : std_logic"
)
)
*83 (PortIoOut
uid 3063,0
shape (CompositeShape
uid 3064,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 3065,0
sl 0
ro 270
xt "58500,-32375,60000,-31625"
)
(Line
uid 3066,0
sl 0
ro 270
xt "58000,-32000,58500,-32000"
pts [
"58000,-32000"
"58500,-32000"
]
)
]
)
sf 1
tg (WTG
uid 3067,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3068,0
va (VaSet
)
xt "61000,-32500,72700,-31500"
st "ddr1_wr_data : (ddr_g*512-1:0)"
blo "61000,-31700"
tm "WireNameMgr"
)
)
)
*84 (Net
uid 3069,0
lang 2
decl (Decl
n "ddr1_wr_data"
t "std_logic_vector"
b "(ddr_g*512-1 downto 0)"
preAdd 0
posAdd 0
o 18
suid 143,0
)
declText (MLText
uid 3070,0
va (VaSet
font "Courier New,8,0"
)
xt "-217000,-29000,-184500,-28200"
st "ddr1_wr_data         : std_logic_vector(ddr_g*512-1 downto 0)"
)
)
*85 (PortIoOut
uid 3101,0
shape (CompositeShape
uid 3102,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 3103,0
sl 0
ro 270
xt "58500,-31375,60000,-30625"
)
(Line
uid 3104,0
sl 0
ro 270
xt "58000,-31000,58500,-31000"
pts [
"58000,-31000"
"58500,-31000"
]
)
]
)
sf 1
tg (WTG
uid 3105,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3106,0
va (VaSet
)
xt "61000,-31500,69500,-30500"
st "ddr1_wr_addr : (25:0)"
blo "61000,-30700"
tm "WireNameMgr"
)
)
)
*86 (Net
uid 3107,0
lang 2
decl (Decl
n "ddr1_wr_addr"
t "std_logic_vector"
b "(25 downto 0)"
preAdd 0
posAdd 0
o 19
suid 146,0
)
declText (MLText
uid 3108,0
va (VaSet
font "Courier New,8,0"
)
xt "-217000,-28200,-189000,-27400"
st "ddr1_wr_addr         : std_logic_vector(25 downto 0)"
)
)
*87 (PortIoOut
uid 3117,0
shape (CompositeShape
uid 3118,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 3119,0
sl 0
ro 270
xt "102500,-30375,104000,-29625"
)
(Line
uid 3120,0
sl 0
ro 270
xt "102000,-30000,102500,-30000"
pts [
"102000,-30000"
"102500,-30000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 3121,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3122,0
va (VaSet
)
xt "105000,-30500,109800,-29500"
st "ddr1_wr_en"
blo "105000,-29700"
tm "WireNameMgr"
)
)
)
*88 (Net
uid 3123,0
lang 2
decl (Decl
n "ddr1_wr_en"
t "std_logic"
preAdd 0
posAdd 0
o 20
suid 148,0
)
declText (MLText
uid 3124,0
va (VaSet
font "Courier New,8,0"
)
xt "-217000,-27400,-199500,-26600"
st "ddr1_wr_en           : std_logic"
)
)
*89 (PortIoIn
uid 3133,0
shape (CompositeShape
uid 3134,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 3135,0
sl 0
ro 270
xt "13000,10625,14500,11375"
)
(Line
uid 3136,0
sl 0
ro 270
xt "14500,11000,15000,11000"
pts [
"14500,11000"
"15000,11000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 3137,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3138,0
va (VaSet
)
xt "5700,10500,12000,11500"
st "ddr1_rd_waitreq"
ju 2
blo "12000,11300"
tm "WireNameMgr"
)
)
)
*90 (Net
uid 3139,0
lang 2
decl (Decl
n "ddr1_rd_waitreq"
t "std_logic"
preAdd 0
o 21
suid 150,0
)
declText (MLText
uid 3140,0
va (VaSet
font "Courier New,8,0"
)
xt "-217000,-26600,-199500,-25800"
st "ddr1_rd_waitreq      : std_logic"
)
)
*91 (PortIoIn
uid 3149,0
shape (CompositeShape
uid 3150,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 3151,0
sl 0
ro 270
xt "13000,8625,14500,9375"
)
(Line
uid 3152,0
sl 0
ro 270
xt "14500,9000,15000,9000"
pts [
"14500,9000"
"15000,9000"
]
)
]
)
sf 1
tg (WTG
uid 3153,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3154,0
va (VaSet
)
xt "500,8500,12000,9500"
st "ddr1_rd_data : (512*ddr_g-1:0)"
ju 2
blo "12000,9300"
tm "WireNameMgr"
)
)
)
*92 (Net
uid 3155,0
lang 2
decl (Decl
n "ddr1_rd_data"
t "std_logic_vector"
b "(512*ddr_g-1 downto 0)"
o 22
suid 152,0
)
declText (MLText
uid 3156,0
va (VaSet
font "Courier New,8,0"
)
xt "-217000,-25800,-184500,-25000"
st "ddr1_rd_data         : std_logic_vector(512*ddr_g-1 downto 0)"
)
)
*93 (PortIoIn
uid 3165,0
shape (CompositeShape
uid 3166,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 3167,0
sl 0
ro 270
xt "13000,9625,14500,10375"
)
(Line
uid 3168,0
sl 0
ro 270
xt "14500,10000,15000,10000"
pts [
"14500,10000"
"15000,10000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 3169,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3170,0
va (VaSet
)
xt "6600,9500,12000,10500"
st "ddr1_rd_valid"
ju 2
blo "12000,10300"
tm "WireNameMgr"
)
)
)
*94 (Net
uid 3171,0
lang 2
decl (Decl
n "ddr1_rd_valid"
t "std_logic"
o 23
suid 154,0
)
declText (MLText
uid 3172,0
va (VaSet
font "Courier New,8,0"
)
xt "-217000,-25000,-199500,-24200"
st "ddr1_rd_valid        : std_logic"
)
)
*95 (PortIoOut
uid 3181,0
shape (CompositeShape
uid 3182,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 3183,0
sl 0
ro 270
xt "60500,8625,62000,9375"
)
(Line
uid 3184,0
sl 0
ro 270
xt "60000,9000,60500,9000"
pts [
"60000,9000"
"60500,9000"
]
)
]
)
sf 1
tg (WTG
uid 3185,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3186,0
va (VaSet
)
xt "63000,8500,71300,9500"
st "ddr1_rd_addr : (31:0)"
blo "63000,9300"
tm "WireNameMgr"
)
)
)
*96 (Net
uid 3187,0
lang 2
decl (Decl
n "ddr1_rd_addr"
t "std_logic_vector"
b "(31 downto 0)"
o 24
suid 156,0
)
declText (MLText
uid 3188,0
va (VaSet
font "Courier New,8,0"
)
xt "-217000,-24200,-189000,-23400"
st "ddr1_rd_addr         : std_logic_vector(31 downto 0)"
)
)
*97 (PortIoOut
uid 3197,0
shape (CompositeShape
uid 3198,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 3199,0
sl 0
ro 270
xt "101500,9625,103000,10375"
)
(Line
uid 3200,0
sl 0
ro 270
xt "101000,10000,101500,10000"
pts [
"101000,10000"
"101500,10000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 3201,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3202,0
va (VaSet
)
xt "104000,9500,108600,10500"
st "ddr1_rd_en"
blo "104000,10300"
tm "WireNameMgr"
)
)
)
*98 (Net
uid 3203,0
lang 2
decl (Decl
n "ddr1_rd_en"
t "std_logic"
posAdd 0
o 25
suid 158,0
)
declText (MLText
uid 3204,0
va (VaSet
font "Courier New,8,0"
)
xt "-217000,-23400,-199500,-22600"
st "ddr1_rd_en           : std_logic"
)
)
*99 (PortIoIn
uid 3519,0
shape (CompositeShape
uid 3520,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 3521,0
sl 0
ro 270
xt "-61000,-34375,-59500,-33625"
)
(Line
uid 3522,0
sl 0
ro 270
xt "-59500,-34000,-59000,-34000"
pts [
"-59500,-34000"
"-59000,-34000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 3523,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3524,0
va (VaSet
)
xt "-68300,-34500,-62000,-33500"
st "ddr0_rd_waitreq"
ju 2
blo "-62000,-33700"
tm "WireNameMgr"
)
)
)
*100 (Net
uid 3531,0
decl (Decl
n "ddr0_rd_waitreq"
t "std_logic"
o 12
suid 159,0
)
declText (MLText
uid 3532,0
va (VaSet
font "Courier New,8,0"
)
xt "-217000,-33800,-199500,-33000"
st "ddr0_rd_waitreq      : std_logic"
)
)
*101 (HdlText
uid 3840,0
optionalChildren [
*102 (EmbeddedText
uid 3846,0
commentText (CommentText
uid 3847,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 3848,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "-153000,0,-122000,5000"
)
oxt "0,0,18000,5000"
text (MLText
uid 3849,0
va (VaSet
)
xt "-152800,200,-121800,5200"
st "
-- eb2
product_id_s <= std_logic_vector(to_unsigned(product_id_g,16));
core_version_s <= std_logic_vector(to_unsigned(version_number_g,16));
core_revision_s <= std_logic_vector(to_unsigned(revision_number_g,16));                                        
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 5000
visibleWidth 31000
)
)
)
]
shape (Rectangle
uid 3841,0
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "-138000,12000,-130000,16000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 3842,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*103 (Text
uid 3843,0
va (VaSet
font "Arial,8,1"
)
xt "-134850,13000,-133150,14000"
st "eb2"
blo "-134850,13800"
tm "HdlTextNameMgr"
)
*104 (Text
uid 3844,0
va (VaSet
font "Arial,8,1"
)
xt "-134850,14000,-134050,15000"
st "2"
blo "-134850,14800"
tm "HdlTextNumberMgr"
)
]
)
viewicon (ZoomableIcon
uid 3845,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "-137750,14250,-136250,15750"
iconName "TextFile.png"
iconMaskName "TextFile.msk"
ftype 21
)
viewiconposition 0
)
*105 (PortIoIn
uid 3850,0
shape (CompositeShape
uid 3851,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 3852,0
sl 0
ro 270
xt "-141000,42625,-139500,43375"
)
(Line
uid 3853,0
sl 0
ro 270
xt "-139500,43000,-139000,43000"
pts [
"-139500,43000"
"-139000,43000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 3854,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3855,0
va (VaSet
)
xt "-148800,42500,-142000,43500"
st "RST_GLOBAL_N"
ju 2
blo "-142000,43300"
tm "WireNameMgr"
)
)
)
*106 (PortIoOut
uid 3982,0
shape (CompositeShape
uid 3983,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 3984,0
sl 0
ro 270
xt "-69500,24625,-68000,25375"
)
(Line
uid 3985,0
sl 0
ro 270
xt "-70000,25000,-69500,25000"
pts [
"-70000,25000"
"-69500,25000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 3986,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3987,0
va (VaSet
)
xt "-67000,24500,-62200,25500"
st "ddr_1_rst_n"
blo "-67000,25300"
tm "WireNameMgr"
)
)
)
*107 (SaComponent
uid 3988,0
optionalChildren [
*108 (CptPort
uid 3998,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3999,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-47750,18625,-47000,19375"
)
tg (CPTG
uid 4000,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 4001,0
va (VaSet
)
xt "-46000,18500,-43000,19500"
st "RST_N"
blo "-46000,19300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "RST_N"
t "std_logic"
preAdd 0
posAdd 0
o 1
)
)
)
*109 (CptPort
uid 4002,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4003,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-47750,20625,-47000,21375"
)
tg (CPTG
uid 4004,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 4005,0
va (VaSet
)
xt "-46000,20500,-44100,21500"
st "CLK"
blo "-46000,21300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "CLK"
t "std_logic"
preAdd 0
posAdd 0
o 2
)
)
)
*110 (CptPort
uid 4006,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4007,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-35000,18625,-34250,19375"
)
tg (CPTG
uid 4008,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4009,0
va (VaSet
)
xt "-41100,18500,-36000,19500"
st "RST_OUT_N"
ju 2
blo "-36000,19300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "RST_OUT_N"
t "std_logic"
preAdd 0
posAdd 0
o 3
)
)
)
]
shape (Rectangle
uid 3989,0
va (VaSet
vasetType 1
fg "54016,65280,54016"
lineColor "0,32896,0"
lineWidth 2
)
xt "-47000,17000,-35000,24000"
)
oxt "31000,12000,43000,19000"
ttg (MlTextGroup
uid 3990,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*111 (Text
uid 3991,0
va (VaSet
font "Arial,8,1"
)
xt "-42800,22000,-37100,23000"
st "fdas_core_lib"
blo "-42800,22800"
tm "BdLibraryNameMgr"
)
*112 (Text
uid 3992,0
va (VaSet
font "Arial,8,1"
)
xt "-42800,23000,-38200,24000"
st "reset_sync"
blo "-42800,23800"
tm "CptNameMgr"
)
*113 (Text
uid 3993,0
va (VaSet
font "Arial,8,1"
)
xt "-42800,24000,-38100,25000"
st "rst_conv_i"
blo "-42800,24800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 3994,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 3995,0
text (MLText
uid 3996,0
va (VaSet
font "Courier New,8,0"
)
xt "-47000,17000,-47000,17000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 3997,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "-46750,22250,-45250,23750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
sIVOD 1
sF 0
)
archFileType "UNKNOWN"
)
*114 (SaComponent
uid 4010,0
optionalChildren [
*115 (CptPort
uid 4020,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4021,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-47750,26625,-47000,27375"
)
tg (CPTG
uid 4022,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 4023,0
va (VaSet
)
xt "-46000,26500,-43000,27500"
st "RST_N"
blo "-46000,27300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "RST_N"
t "std_logic"
preAdd 0
posAdd 0
o 1
)
)
)
*116 (CptPort
uid 4024,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4025,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-47750,28625,-47000,29375"
)
tg (CPTG
uid 4026,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 4027,0
va (VaSet
)
xt "-46000,28500,-44100,29500"
st "CLK"
blo "-46000,29300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "CLK"
t "std_logic"
preAdd 0
posAdd 0
o 2
)
)
)
*117 (CptPort
uid 4028,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4029,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-35000,26625,-34250,27375"
)
tg (CPTG
uid 4030,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4031,0
va (VaSet
)
xt "-41100,26500,-36000,27500"
st "RST_OUT_N"
ju 2
blo "-36000,27300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "RST_OUT_N"
t "std_logic"
preAdd 0
posAdd 0
o 3
)
)
)
]
shape (Rectangle
uid 4011,0
va (VaSet
vasetType 1
fg "54016,65280,54016"
lineColor "0,32896,0"
lineWidth 2
)
xt "-47000,25000,-35000,32000"
)
oxt "31000,12000,43000,19000"
ttg (MlTextGroup
uid 4012,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*118 (Text
uid 4013,0
va (VaSet
font "Arial,8,1"
)
xt "-42800,30000,-37100,31000"
st "fdas_core_lib"
blo "-42800,30800"
tm "BdLibraryNameMgr"
)
*119 (Text
uid 4014,0
va (VaSet
font "Arial,8,1"
)
xt "-42800,31000,-38200,32000"
st "reset_sync"
blo "-42800,31800"
tm "CptNameMgr"
)
*120 (Text
uid 4015,0
va (VaSet
font "Arial,8,1"
)
xt "-42800,32000,-37900,33000"
st "rst_hsum_i"
blo "-42800,32800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 4016,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 4017,0
text (MLText
uid 4018,0
va (VaSet
font "Courier New,8,0"
)
xt "-47000,25000,-47000,25000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 4019,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "-46750,30250,-45250,31750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
sIVOD 1
sF 0
)
archFileType "UNKNOWN"
)
*121 (SaComponent
uid 4054,0
optionalChildren [
*122 (CptPort
uid 4064,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4065,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-47750,2625,-47000,3375"
)
tg (CPTG
uid 4066,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 4067,0
va (VaSet
)
xt "-46000,2500,-43000,3500"
st "RST_N"
blo "-46000,3300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "RST_N"
t "std_logic"
preAdd 0
posAdd 0
o 1
)
)
)
*123 (CptPort
uid 4068,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4069,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-47750,4625,-47000,5375"
)
tg (CPTG
uid 4070,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 4071,0
va (VaSet
)
xt "-46000,4500,-44100,5500"
st "CLK"
blo "-46000,5300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "CLK"
t "std_logic"
preAdd 0
posAdd 0
o 2
)
)
)
*124 (CptPort
uid 4072,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4073,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-35000,2625,-34250,3375"
)
tg (CPTG
uid 4074,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4075,0
va (VaSet
)
xt "-41100,2500,-36000,3500"
st "RST_OUT_N"
ju 2
blo "-36000,3300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "RST_OUT_N"
t "std_logic"
preAdd 0
posAdd 0
o 3
)
)
)
]
shape (Rectangle
uid 4055,0
va (VaSet
vasetType 1
fg "54016,65280,54016"
lineColor "0,32896,0"
lineWidth 2
)
xt "-47000,1000,-35000,8000"
)
oxt "31000,12000,43000,19000"
ttg (MlTextGroup
uid 4056,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*125 (Text
uid 4057,0
va (VaSet
font "Arial,8,1"
)
xt "-42800,6000,-37100,7000"
st "fdas_core_lib"
blo "-42800,6800"
tm "BdLibraryNameMgr"
)
*126 (Text
uid 4058,0
va (VaSet
font "Arial,8,1"
)
xt "-42800,7000,-38200,8000"
st "reset_sync"
blo "-42800,7800"
tm "CptNameMgr"
)
*127 (Text
uid 4059,0
va (VaSet
font "Arial,8,1"
)
xt "-42800,8000,-39300,9000"
st "rst_cld_i"
blo "-42800,8800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 4060,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 4061,0
text (MLText
uid 4062,0
va (VaSet
font "Courier New,8,0"
)
xt "-47000,1000,-47000,1000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 4063,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "-46750,6250,-45250,7750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
sIVOD 1
sF 0
)
archFileType "UNKNOWN"
)
*128 (SaComponent
uid 4098,0
optionalChildren [
*129 (CptPort
uid 4108,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4109,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-47750,10625,-47000,11375"
)
tg (CPTG
uid 4110,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 4111,0
va (VaSet
)
xt "-46000,10500,-43000,11500"
st "RST_N"
blo "-46000,11300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "RST_N"
t "std_logic"
preAdd 0
posAdd 0
o 1
)
)
)
*130 (CptPort
uid 4112,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4113,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-47750,12625,-47000,13375"
)
tg (CPTG
uid 4114,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 4115,0
va (VaSet
)
xt "-46000,12500,-44100,13500"
st "CLK"
blo "-46000,13300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "CLK"
t "std_logic"
preAdd 0
posAdd 0
o 2
)
)
)
*131 (CptPort
uid 4116,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4117,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-35000,10625,-34250,11375"
)
tg (CPTG
uid 4118,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4119,0
va (VaSet
)
xt "-41100,10500,-36000,11500"
st "RST_OUT_N"
ju 2
blo "-36000,11300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "RST_OUT_N"
t "std_logic"
preAdd 0
posAdd 0
o 3
)
)
)
]
shape (Rectangle
uid 4099,0
va (VaSet
vasetType 1
fg "54016,65280,54016"
lineColor "0,32896,0"
lineWidth 2
)
xt "-47000,9000,-35000,16000"
)
oxt "31000,12000,43000,19000"
ttg (MlTextGroup
uid 4100,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*132 (Text
uid 4101,0
va (VaSet
font "Arial,8,1"
)
xt "-42800,14000,-37100,15000"
st "fdas_core_lib"
blo "-42800,14800"
tm "BdLibraryNameMgr"
)
*133 (Text
uid 4102,0
va (VaSet
font "Arial,8,1"
)
xt "-42800,15000,-38200,16000"
st "reset_sync"
blo "-42800,15800"
tm "CptNameMgr"
)
*134 (Text
uid 4103,0
va (VaSet
font "Arial,8,1"
)
xt "-42800,16000,-38800,17000"
st "rst_ctrl_i"
blo "-42800,16800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 4104,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 4105,0
text (MLText
uid 4106,0
va (VaSet
font "Courier New,8,0"
)
xt "-47000,9000,-47000,9000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 4107,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "-46750,14250,-45250,15750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
sIVOD 1
sF 0
)
archFileType "UNKNOWN"
)
*135 (Net
uid 4456,0
decl (Decl
n "rst_ctrl_n_s"
t "std_logic"
o 87
suid 160,0
)
declText (MLText
uid 4457,0
va (VaSet
font "Courier New,8,0"
)
xt "-217000,27200,-196000,28000"
st "signal rst_ctrl_n_s         : std_logic"
)
)
*136 (Net
uid 4458,0
lang 2
decl (Decl
n "mcdataout_ctrl_s"
t "std_logic_vector"
b "(31 downto 0)"
preAdd 0
posAdd 0
o 75
suid 161,0
)
declText (MLText
uid 4459,0
va (VaSet
font "Courier New,8,0"
)
xt "-217000,17600,-185500,18400"
st "signal mcdataout_ctrl_s     : std_logic_vector(31 downto 0)"
)
)
*137 (Net
uid 4462,0
decl (Decl
n "ddr_1_cal_fail"
t "std_logic"
o 26
suid 163,0
)
declText (MLText
uid 4463,0
va (VaSet
font "Courier New,8,0"
)
xt "-217000,-22600,-199500,-21800"
st "ddr_1_cal_fail       : std_logic"
)
)
*138 (Net
uid 4466,0
decl (Decl
n "mcms_ctrl_s"
t "std_logic"
o 78
suid 165,0
)
declText (MLText
uid 4467,0
va (VaSet
font "Courier New,8,0"
)
xt "-217000,20000,-196000,20800"
st "signal mcms_ctrl_s          : std_logic"
)
)
*139 (Net
uid 4468,0
decl (Decl
n "mcms_conv_s"
t "std_logic"
o 77
suid 166,0
)
declText (MLText
uid 4469,0
va (VaSet
font "Courier New,8,0"
)
xt "-217000,19200,-196000,20000"
st "signal mcms_conv_s          : std_logic"
)
)
*140 (Net
uid 4470,0
decl (Decl
n "rst_hsum_n_s"
t "std_logic"
o 89
suid 167,0
)
declText (MLText
uid 4471,0
va (VaSet
font "Courier New,8,0"
)
xt "-217000,28800,-196000,29600"
st "signal rst_hsum_n_s         : std_logic"
)
)
*141 (Net
uid 4480,0
decl (Decl
n "mcms_hsum_s"
t "std_logic"
o 79
suid 172,0
)
declText (MLText
uid 4481,0
va (VaSet
font "Courier New,8,0"
)
xt "-217000,20800,-196000,21600"
st "signal mcms_hsum_s          : std_logic"
)
)
*142 (Net
uid 4484,0
decl (Decl
n "ddr_0_cal_fail"
t "std_logic"
o 29
suid 174,0
)
declText (MLText
uid 4485,0
va (VaSet
font "Courier New,8,0"
)
xt "-217000,-20200,-199500,-19400"
st "ddr_0_cal_fail       : std_logic"
)
)
*143 (Net
uid 4486,0
decl (Decl
n "product_id_s"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 81
suid 175,0
)
declText (MLText
uid 4487,0
va (VaSet
font "Courier New,8,0"
)
xt "-217000,22400,-185500,23200"
st "signal product_id_s         : std_logic_vector(15 DOWNTO 0)"
)
)
*144 (Net
uid 4494,0
decl (Decl
n "rst_cld_n_s"
t "std_logic"
o 83
suid 179,0
)
declText (MLText
uid 4495,0
va (VaSet
font "Courier New,8,0"
)
xt "-217000,24000,-196000,24800"
st "signal rst_cld_n_s          : std_logic"
)
)
*145 (Net
uid 4498,0
decl (Decl
n "mcdataout_conv_s"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 74
suid 181,0
)
declText (MLText
uid 4499,0
va (VaSet
font "Courier New,8,0"
)
xt "-217000,16800,-185500,17600"
st "signal mcdataout_conv_s     : std_logic_vector(31 DOWNTO 0)"
)
)
*146 (Net
uid 4500,0
decl (Decl
n "rst_conv_n_s"
t "std_logic"
o 85
suid 182,0
)
declText (MLText
uid 4501,0
va (VaSet
font "Courier New,8,0"
)
xt "-217000,25600,-196000,26400"
st "signal rst_conv_n_s         : std_logic"
)
)
*147 (Net
uid 4510,0
decl (Decl
n "RST_GLOBAL_N"
t "std_logic"
o 4
suid 187,0
)
declText (MLText
uid 4511,0
va (VaSet
font "Courier New,8,0"
)
xt "-217000,-40200,-199500,-39400"
st "RST_GLOBAL_N         : std_logic"
)
)
*148 (Net
uid 4512,0
lang 2
decl (Decl
n "rst_conv_sys_n_s"
t "std_logic"
preAdd 0
posAdd 0
o 86
suid 188,0
)
declText (MLText
uid 4513,0
va (VaSet
font "Courier New,8,0"
)
xt "-217000,26400,-196000,27200"
st "signal rst_conv_sys_n_s     : std_logic"
)
)
*149 (Net
uid 4514,0
lang 2
decl (Decl
n "rst_hsum_sys_n_s"
t "std_logic"
preAdd 0
posAdd 0
o 90
suid 189,0
)
declText (MLText
uid 4515,0
va (VaSet
font "Courier New,8,0"
)
xt "-217000,29600,-196000,30400"
st "signal rst_hsum_sys_n_s     : std_logic"
)
)
*150 (Net
uid 4522,0
lang 2
decl (Decl
n "rst_cld_sys_n_s"
t "std_logic"
preAdd 0
posAdd 0
o 84
suid 193,0
)
declText (MLText
uid 4523,0
va (VaSet
font "Courier New,8,0"
)
xt "-217000,24800,-196000,25600"
st "signal rst_cld_sys_n_s      : std_logic"
)
)
*151 (Net
uid 4524,0
lang 2
decl (Decl
n "rst_ctrl_sys_n_s"
t "std_logic"
preAdd 0
posAdd 0
o 88
suid 194,0
)
declText (MLText
uid 4525,0
va (VaSet
font "Courier New,8,0"
)
xt "-217000,28000,-196000,28800"
st "signal rst_ctrl_sys_n_s     : std_logic"
)
)
*152 (Net
uid 4526,0
decl (Decl
n "mcdataout_hsum_s"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 76
suid 195,0
)
declText (MLText
uid 4527,0
va (VaSet
font "Courier New,8,0"
)
xt "-217000,18400,-185500,19200"
st "signal mcdataout_hsum_s     : std_logic_vector(31 DOWNTO 0)"
)
)
*153 (Net
uid 4594,0
decl (Decl
n "ddrif_pcie_resetn"
t "std_logic"
o 32
suid 197,0
)
declText (MLText
uid 4595,0
va (VaSet
font "Courier New,8,0"
)
xt "-217000,-17800,-199500,-17000"
st "ddrif_pcie_resetn    : std_logic"
)
)
*154 (PortIoOut
uid 4602,0
shape (CompositeShape
uid 4603,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 4604,0
sl 0
ro 270
xt "-69500,22625,-68000,23375"
)
(Line
uid 4605,0
sl 0
ro 270
xt "-70000,23000,-69500,23000"
pts [
"-70000,23000"
"-69500,23000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 4606,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4607,0
va (VaSet
)
xt "-67000,22500,-60400,23500"
st "ddrif_pcie_resetn"
blo "-67000,23300"
tm "WireNameMgr"
)
)
)
*155 (PortIoIn
uid 4608,0
shape (CompositeShape
uid 4609,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 4610,0
sl 0
ro 270
xt "-141000,19625,-139500,20375"
)
(Line
uid 4611,0
sl 0
ro 270
xt "-139500,20000,-139000,20000"
pts [
"-139500,20000"
"-139000,20000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 4612,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4613,0
va (VaSet
)
xt "-147500,19500,-142000,20500"
st "ddr_0_cal_fail"
ju 2
blo "-142000,20300"
tm "WireNameMgr"
)
)
)
*156 (PortIoIn
uid 4614,0
shape (CompositeShape
uid 4615,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 4616,0
sl 0
ro 270
xt "-141000,20625,-139500,21375"
)
(Line
uid 4617,0
sl 0
ro 270
xt "-139500,21000,-139000,21000"
pts [
"-139500,21000"
"-139000,21000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 4618,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4619,0
va (VaSet
)
xt "-148100,20500,-142000,21500"
st "ddr_0_cal_pass"
ju 2
blo "-142000,21300"
tm "WireNameMgr"
)
)
)
*157 (PortIoIn
uid 4620,0
shape (CompositeShape
uid 4621,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 4622,0
sl 0
ro 270
xt "-141000,22625,-139500,23375"
)
(Line
uid 4623,0
sl 0
ro 270
xt "-139500,23000,-139000,23000"
pts [
"-139500,23000"
"-139000,23000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 4624,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4625,0
va (VaSet
)
xt "-148100,22500,-142000,23500"
st "ddr_1_cal_pass"
ju 2
blo "-142000,23300"
tm "WireNameMgr"
)
)
)
*158 (PortIoIn
uid 4626,0
shape (CompositeShape
uid 4627,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 4628,0
sl 0
ro 270
xt "-141000,21625,-139500,22375"
)
(Line
uid 4629,0
sl 0
ro 270
xt "-139500,22000,-139000,22000"
pts [
"-139500,22000"
"-139000,22000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 4630,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4631,0
va (VaSet
)
xt "-147500,21500,-142000,22500"
st "ddr_1_cal_fail"
ju 2
blo "-142000,22300"
tm "WireNameMgr"
)
)
)
*159 (PortIoOut
uid 4658,0
shape (CompositeShape
uid 4659,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 4660,0
sl 0
ro 270
xt "-69500,7625,-68000,8375"
)
(Line
uid 4661,0
sl 0
ro 270
xt "-70000,8000,-69500,8000"
pts [
"-70000,8000"
"-69500,8000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 4662,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4663,0
va (VaSet
)
xt "-67000,7500,-63100,8500"
st "mcdataout"
blo "-67000,8300"
tm "WireNameMgr"
)
)
)
*160 (Net
uid 4664,0
decl (Decl
n "mcdataout"
t "std_logic_vector"
b "(31 downto 0)"
o 11
suid 198,0
)
declText (MLText
uid 4665,0
va (VaSet
font "Courier New,8,0"
)
xt "-217000,-34600,-189000,-33800"
st "mcdataout            : std_logic_vector(31 downto 0)"
)
)
*161 (PortIoIn
uid 4672,0
shape (CompositeShape
uid 4673,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 4674,0
sl 0
ro 270
xt "-141000,7625,-139500,8375"
)
(Line
uid 4675,0
sl 0
ro 270
xt "-139500,8000,-139000,8000"
pts [
"-139500,8000"
"-139000,8000"
]
)
]
)
sf 1
tg (WTG
uid 4676,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4677,0
va (VaSet
)
xt "-148000,7500,-142000,8500"
st "mcaddr : (21:0)"
ju 2
blo "-142000,8300"
tm "WireNameMgr"
)
)
)
*162 (PortIoIn
uid 4678,0
shape (CompositeShape
uid 4679,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 4680,0
sl 0
ro 270
xt "-141000,8625,-139500,9375"
)
(Line
uid 4681,0
sl 0
ro 270
xt "-139500,9000,-139000,9000"
pts [
"-139500,9000"
"-139000,9000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 4682,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4683,0
va (VaSet
)
xt "-144300,8500,-142000,9500"
st "mccs"
ju 2
blo "-142000,9300"
tm "WireNameMgr"
)
)
)
*163 (PortIoIn
uid 4684,0
shape (CompositeShape
uid 4685,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 4686,0
sl 0
ro 270
xt "-141000,10625,-139500,11375"
)
(Line
uid 4687,0
sl 0
ro 270
xt "-139500,11000,-139000,11000"
pts [
"-139500,11000"
"-139000,11000"
]
)
]
)
sf 1
tg (WTG
uid 4688,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4689,0
va (VaSet
)
xt "-147900,10500,-142000,11500"
st "mcdata : (31:0)"
ju 2
blo "-142000,11300"
tm "WireNameMgr"
)
)
)
*164 (PortIoIn
uid 4690,0
shape (CompositeShape
uid 4691,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 4692,0
sl 0
ro 270
xt "-141000,9625,-139500,10375"
)
(Line
uid 4693,0
sl 0
ro 270
xt "-139500,10000,-139000,10000"
pts [
"-139500,10000"
"-139000,10000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 4694,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4695,0
va (VaSet
)
xt "-144800,9500,-142000,10500"
st "mcrwn"
ju 2
blo "-142000,10300"
tm "WireNameMgr"
)
)
)
*165 (PortIoOut
uid 4704,0
shape (CompositeShape
uid 4705,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 4706,0
sl 0
ro 270
xt "-69500,18625,-68000,19375"
)
(Line
uid 4707,0
sl 0
ro 270
xt "-70000,19000,-69500,19000"
pts [
"-70000,19000"
"-69500,19000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 4708,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4709,0
va (VaSet
)
xt "-67000,18500,-61400,19500"
st "ddrif_0_resetn"
blo "-67000,19300"
tm "WireNameMgr"
)
)
)
*166 (PortIoOut
uid 4718,0
shape (CompositeShape
uid 4719,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 4720,0
sl 0
ro 270
xt "-69500,19625,-68000,20375"
)
(Line
uid 4721,0
sl 0
ro 270
xt "-70000,20000,-69500,20000"
pts [
"-70000,20000"
"-69500,20000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 4722,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4723,0
va (VaSet
)
xt "-67000,19500,-61400,20500"
st "ddrif_1_resetn"
blo "-67000,20300"
tm "WireNameMgr"
)
)
)
*167 (Net
uid 4724,0
decl (Decl
n "ddrif_0_resetn"
t "std_logic"
o 30
suid 202,0
)
declText (MLText
uid 4725,0
va (VaSet
font "Courier New,8,0"
)
xt "-217000,-19400,-199500,-18600"
st "ddrif_0_resetn       : std_logic"
)
)
*168 (Net
uid 4726,0
decl (Decl
n "ddrif_1_resetn"
t "std_logic"
o 31
suid 203,0
)
declText (MLText
uid 4727,0
va (VaSet
font "Courier New,8,0"
)
xt "-217000,-18600,-199500,-17800"
st "ddrif_1_resetn       : std_logic"
)
)
*169 (Net
uid 4760,0
decl (Decl
n "mccs"
t "std_logic"
o 10
suid 205,0
)
declText (MLText
uid 4761,0
va (VaSet
font "Courier New,8,0"
)
xt "-217000,-35400,-199500,-34600"
st "mccs                 : std_logic"
)
)
*170 (PortIoOut
uid 5376,0
shape (CompositeShape
uid 5377,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 5378,0
sl 0
ro 270
xt "69500,44625,71000,45375"
)
(Line
uid 5379,0
sl 0
ro 270
xt "69000,45000,69500,45000"
pts [
"69000,45000"
"69500,45000"
]
)
]
)
sf 1
tg (WTG
uid 5380,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5381,0
va (VaSet
)
xt "72000,44500,82800,45500"
st "USR_EVENT_MSIX_VALID"
blo "72000,45300"
tm "WireNameMgr"
)
)
)
*171 (PortIoOut
uid 5382,0
shape (CompositeShape
uid 5383,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 5384,0
sl 0
ro 270
xt "69500,45625,71000,46375"
)
(Line
uid 5385,0
sl 0
ro 270
xt "69000,46000,69500,46000"
pts [
"69000,46000"
"69500,46000"
]
)
]
)
sf 1
tg (WTG
uid 5386,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5387,0
va (VaSet
)
xt "72000,45500,85300,46500"
st "USR_EVENT_MSIX_DATA : (15:0)"
blo "72000,46300"
tm "WireNameMgr"
)
)
)
*172 (Net
uid 5416,0
decl (Decl
n "hsum_done_s"
t "std_logic"
o 69
suid 215,0
)
declText (MLText
uid 5417,0
va (VaSet
font "Courier New,8,0"
)
xt "-217000,12800,-196000,13600"
st "signal hsum_done_s          : std_logic"
)
)
*173 (Net
uid 5418,0
decl (Decl
n "conv_done_s"
t "std_logic"
o 57
suid 216,0
)
declText (MLText
uid 5419,0
va (VaSet
font "Courier New,8,0"
)
xt "-217000,3200,-196000,4000"
st "signal conv_done_s          : std_logic"
)
)
*174 (Net
uid 5436,0
decl (Decl
n "CLK_PCIE"
t "std_logic"
o 5
suid 217,0
)
declText (MLText
uid 5437,0
va (VaSet
font "Courier New,8,0"
)
xt "-217000,-39400,-199500,-38600"
st "CLK_PCIE             : std_logic"
)
)
*175 (Net
uid 5444,0
decl (Decl
n "RST_PCIE_N"
t "std_logic"
o 6
suid 218,0
)
declText (MLText
uid 5445,0
va (VaSet
font "Courier New,8,0"
)
xt "-217000,-38600,-199500,-37800"
st "RST_PCIE_N           : std_logic"
)
)
*176 (PortIoIn
uid 5452,0
shape (CompositeShape
uid 5453,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 5454,0
sl 0
ro 270
xt "19000,45625,20500,46375"
)
(Line
uid 5455,0
sl 0
ro 270
xt "20500,46000,21000,46000"
pts [
"20500,46000"
"21000,46000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 5456,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5457,0
va (VaSet
)
xt "13900,45500,18000,46500"
st "CLK_PCIE"
ju 2
blo "18000,46300"
tm "WireNameMgr"
)
)
)
*177 (PortIoIn
uid 5458,0
shape (CompositeShape
uid 5459,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 5460,0
sl 0
ro 270
xt "19000,46625,20500,47375"
)
(Line
uid 5461,0
sl 0
ro 270
xt "20500,47000,21000,47000"
pts [
"20500,47000"
"21000,47000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 5462,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5463,0
va (VaSet
)
xt "12400,46500,18000,47500"
st "RST_PCIE_N"
ju 2
blo "18000,47300"
tm "WireNameMgr"
)
)
)
*178 (Net
uid 6119,0
decl (Decl
n "cld_done_s"
t "std_logic"
o 52
suid 222,0
)
declText (MLText
uid 6120,0
va (VaSet
font "Courier New,8,0"
)
xt "-217000,-800,-196000,0"
st "signal cld_done_s           : std_logic"
)
)
*179 (SaComponent
uid 9557,0
optionalChildren [
*180 (CptPort
uid 9485,0
ps "OnEdgeStrategy"
shape (Triangle
uid 9486,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "24250,23625,25000,24375"
)
tg (CPTG
uid 9487,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 9488,0
va (VaSet
font "arial,8,0"
)
xt "26000,23500,28900,24500"
st "clk_mc"
blo "26000,24300"
)
)
thePort (LogicalPort
decl (Decl
n "clk_mc"
t "std_logic"
o 17
suid 1,0
)
)
)
*181 (CptPort
uid 9489,0
ps "OnEdgeStrategy"
shape (Triangle
uid 9490,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "24250,21625,25000,22375"
)
tg (CPTG
uid 9491,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 9492,0
va (VaSet
font "arial,8,0"
)
xt "26000,21500,29000,22500"
st "clk_sys"
blo "26000,22300"
)
)
thePort (LogicalPort
decl (Decl
n "clk_sys"
t "std_logic"
prec "-- Clock and reset."
preAdd 0
o 15
suid 2,0
)
)
)
*182 (CptPort
uid 9493,0
ps "OnEdgeStrategy"
shape (Triangle
uid 9494,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "24250,9625,25000,10375"
)
tg (CPTG
uid 9495,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 9496,0
va (VaSet
font "arial,8,0"
)
xt "26000,9500,30200,10500"
st "data_valid"
blo "26000,10300"
)
)
thePort (LogicalPort
decl (Decl
n "data_valid"
t "std_logic"
o 6
suid 3,0
)
)
)
*183 (CptPort
uid 9497,0
ps "OnEdgeStrategy"
shape (Triangle
uid 9498,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "54000,8625,54750,9375"
)
tg (CPTG
uid 9499,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 9500,0
va (VaSet
font "arial,8,0"
)
xt "46600,8500,53000,9500"
st "ddr_addr : (31:0)"
ju 2
blo "53000,9300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ddr_addr"
t "std_logic_vector"
b "(31 downto 0)"
o 8
suid 4,0
)
)
)
*184 (CptPort
uid 9501,0
ps "OnEdgeStrategy"
shape (Triangle
uid 9502,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "24250,8625,25000,9375"
)
tg (CPTG
uid 9503,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 9504,0
va (VaSet
font "arial,8,0"
)
xt "26000,8500,36000,9500"
st "ddr_data : (512*ddr_g-1:0)"
blo "26000,9300"
)
)
thePort (LogicalPort
decl (Decl
n "ddr_data"
t "std_logic_vector"
b "(512*ddr_g-1 downto 0)"
o 7
suid 5,0
)
)
)
*185 (CptPort
uid 9505,0
ps "OnEdgeStrategy"
shape (Triangle
uid 9506,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "54000,9625,54750,10375"
)
tg (CPTG
uid 9507,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 9508,0
va (VaSet
font "arial,8,0"
)
xt "49600,9500,53000,10500"
st "ddr_read"
ju 2
blo "53000,10300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ddr_read"
t "std_logic"
posAdd 0
o 9
suid 6,0
)
)
)
*186 (CptPort
uid 9509,0
ps "OnEdgeStrategy"
shape (Triangle
uid 9510,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "54000,3625,54750,4375"
)
tg (CPTG
uid 9511,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 9512,0
va (VaSet
font "arial,8,0"
)
xt "48700,3500,53000,4500"
st "hsum_done"
ju 2
blo "53000,4300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "hsum_done"
t "std_logic"
prec "-- Control outputs."
preAdd 0
posAdd 0
o 4
suid 7,0
)
)
)
*187 (CptPort
uid 9513,0
ps "OnEdgeStrategy"
shape (Triangle
uid 9514,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "24250,5625,25000,6375"
)
tg (CPTG
uid 9515,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 9516,0
va (VaSet
font "arial,8,0"
)
xt "26000,5500,31300,6500"
st "hsum_enable"
blo "26000,6300"
)
)
thePort (LogicalPort
decl (Decl
n "hsum_enable"
t "std_logic"
eolc "-- Qualifies hsum_trigger and can also pause analysis run."
preAdd 0
posAdd 0
o 3
suid 8,0
)
)
)
*188 (CptPort
uid 9517,0
ps "OnEdgeStrategy"
shape (Triangle
uid 9518,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "24250,3625,25000,4375"
)
tg (CPTG
uid 9519,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 9520,0
va (VaSet
font "arial,8,0"
)
xt "26000,3500,33300,4500"
st "hsum_page : (31:0)"
blo "26000,4300"
)
)
thePort (LogicalPort
decl (Decl
n "hsum_page"
t "std_logic_vector"
b "(31 downto 0)"
prec "-- Control inputs."
eolc "-- Offset for DDR address."
preAdd 0
posAdd 0
o 1
suid 9,0
)
)
)
*189 (CptPort
uid 9521,0
ps "OnEdgeStrategy"
shape (Triangle
uid 9522,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "24250,4625,25000,5375"
)
tg (CPTG
uid 9523,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 9524,0
va (VaSet
font "arial,8,0"
)
xt "26000,4500,31300,5500"
st "hsum_trigger"
blo "26000,5300"
)
)
thePort (LogicalPort
decl (Decl
n "hsum_trigger"
t "std_logic"
eolc "-- Triggers analysis run(s)."
preAdd 0
posAdd 0
o 2
suid 10,0
)
)
)
*190 (CptPort
uid 9525,0
ps "OnEdgeStrategy"
shape (Triangle
uid 9526,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "24250,12625,25000,13375"
)
tg (CPTG
uid 9527,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 9528,0
va (VaSet
font "arial,8,0"
)
xt "26000,12500,32000,13500"
st "mcaddr : (17:0)"
blo "26000,13300"
)
)
thePort (LogicalPort
decl (Decl
n "mcaddr"
t "std_logic_vector"
b "(17 downto 0)"
prec "-- Micro interface (Covnetics standard interface)."
preAdd 0
o 10
suid 11,0
)
)
)
*191 (CptPort
uid 9529,0
ps "OnEdgeStrategy"
shape (Triangle
uid 9530,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "24250,13625,25000,14375"
)
tg (CPTG
uid 9531,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 9532,0
va (VaSet
font "arial,8,0"
)
xt "26000,13500,32500,14500"
st "mcdatain : (31:0)"
blo "26000,14300"
)
)
thePort (LogicalPort
decl (Decl
n "mcdatain"
t "std_logic_vector"
b "(31 downto 0)"
o 11
suid 12,0
)
)
)
*192 (CptPort
uid 9533,0
ps "OnEdgeStrategy"
shape (Triangle
uid 9534,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "54000,12625,54750,13375"
)
tg (CPTG
uid 9535,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 9536,0
va (VaSet
font "arial,8,0"
)
xt "46100,12500,53000,13500"
st "mcdataout : (31:0)"
ju 2
blo "53000,13300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "mcdataout"
t "std_logic_vector"
b "(31 downto 0)"
posAdd 0
o 14
suid 13,0
)
)
)
*193 (CptPort
uid 9537,0
ps "OnEdgeStrategy"
shape (Triangle
uid 9538,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "24250,14625,25000,15375"
)
tg (CPTG
uid 9539,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 9540,0
va (VaSet
font "arial,8,0"
)
xt "26000,14500,28600,15500"
st "mcms"
blo "26000,15300"
)
)
thePort (LogicalPort
decl (Decl
n "mcms"
t "std_logic"
o 13
suid 14,0
)
)
)
*194 (CptPort
uid 9541,0
ps "OnEdgeStrategy"
shape (Triangle
uid 9542,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "24250,15625,25000,16375"
)
tg (CPTG
uid 9543,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 9544,0
va (VaSet
font "arial,8,0"
)
xt "26000,15500,28800,16500"
st "mcrwn"
blo "26000,16300"
)
)
thePort (LogicalPort
decl (Decl
n "mcrwn"
t "std_logic"
o 12
suid 15,0
)
)
)
*195 (CptPort
uid 9545,0
ps "OnEdgeStrategy"
shape (Triangle
uid 9546,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "24250,24625,25000,25375"
)
tg (CPTG
uid 9547,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 9548,0
va (VaSet
font "arial,8,0"
)
xt "26000,24500,29600,25500"
st "rst_mc_n"
blo "26000,25300"
)
)
thePort (LogicalPort
decl (Decl
n "rst_mc_n"
t "std_logic"
o 18
suid 16,0
)
)
)
*196 (CptPort
uid 9549,0
ps "OnEdgeStrategy"
shape (Triangle
uid 9550,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "24250,22625,25000,23375"
)
tg (CPTG
uid 9551,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 9552,0
va (VaSet
font "arial,8,0"
)
xt "26000,22500,29700,23500"
st "rst_sys_n"
blo "26000,23300"
)
)
thePort (LogicalPort
decl (Decl
n "rst_sys_n"
t "std_logic"
o 16
suid 17,0
)
)
)
*197 (CptPort
uid 9553,0
ps "OnEdgeStrategy"
shape (Triangle
uid 9554,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "24250,10625,25000,11375"
)
tg (CPTG
uid 9555,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 9556,0
va (VaSet
font "arial,8,0"
)
xt "26000,10500,31100,11500"
st "wait_request"
blo "26000,11300"
)
)
thePort (LogicalPort
decl (Decl
n "wait_request"
t "std_logic"
prec "-- DDR Interface."
preAdd 0
o 5
suid 18,0
)
)
)
]
shape (Rectangle
uid 9558,0
va (VaSet
vasetType 1
fg "54016,65280,54016"
lineColor "0,32896,0"
lineWidth 2
)
xt "25000,3000,54000,28000"
)
oxt "2000,12000,31000,37000"
ttg (MlTextGroup
uid 9559,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*198 (Text
uid 9560,0
va (VaSet
font "arial,8,1"
)
xt "37200,26000,41000,27000"
st "hsum_lib"
blo "37200,26800"
tm "BdLibraryNameMgr"
)
*199 (Text
uid 9561,0
va (VaSet
font "arial,8,1"
)
xt "37200,27000,39700,28000"
st "hsum"
blo "37200,27800"
tm "CptNameMgr"
)
*200 (Text
uid 9562,0
va (VaSet
font "arial,8,1"
)
xt "37200,28000,40300,29000"
st "hsum_i"
blo "37200,28800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 9563,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 9564,0
text (MLText
uid 9565,0
va (VaSet
font "Courier New,8,0"
)
xt "25000,-200,93000,3000"
st "ddr_g           = ddr_g         ( natural range 1 to 3  ) -- Number of DDR interfaces.                                              
summer_g        = summer_g      ( natural range 1 to 3  ) -- Number of SUMMER sub-blocks to instantiate.                            
adder_latency_g = 2             ( natural range 1 to 7  ) -- Latency of IEEE-754 adder function.                                    
harmonic_g      = harmonic_g    ( natural range 8 to 16 ) -- Max number of harmonics that may be processed (including fundamental). "
)
header ""
)
elements [
(GiElement
name "ddr_g"
type "natural range 1 to 3"
value "ddr_g"
e "-- Number of DDR interfaces."
)
(GiElement
name "summer_g"
type "natural range 1 to 3"
value "summer_g"
e "-- Number of SUMMER sub-blocks to instantiate."
)
(GiElement
name "adder_latency_g"
type "natural range 1 to 7"
value "2"
e "-- Latency of IEEE-754 adder function."
)
(GiElement
name "harmonic_g"
type "natural range 8 to 16"
value "harmonic_g"
e "-- Max number of harmonics that may be processed (including fundamental)."
)
]
)
viewicon (ZoomableIcon
uid 9566,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "25250,26250,26750,27750"
iconName "BlockDiagram.png"
iconMaskName "BlockDiagram.msk"
ftype 1
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
sIVOD 1
)
archFileType "UNKNOWN"
)
*201 (PortIoIn
uid 9766,0
shape (CompositeShape
uid 9767,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 9768,0
sl 0
ro 270
xt "-141000,16625,-139500,17375"
)
(Line
uid 9769,0
sl 0
ro 270
xt "-139500,17000,-139000,17000"
pts [
"-139500,17000"
"-139000,17000"
]
)
]
)
sf 1
tg (WTG
uid 9770,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 9771,0
va (VaSet
)
xt "-149700,16500,-142000,17500"
st "top_version : (15:0)"
ju 2
blo "-142000,17300"
tm "WireNameMgr"
)
)
)
*202 (Net
uid 9778,0
decl (Decl
n "top_version"
t "std_logic_vector"
b "(15 downto 0)"
o 34
suid 238,0
)
declText (MLText
uid 9779,0
va (VaSet
font "Courier New,8,0"
)
xt "-217000,-16200,-189000,-15400"
st "top_version          : std_logic_vector(15 downto 0)"
)
)
*203 (PortIoIn
uid 9780,0
shape (CompositeShape
uid 9781,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 9782,0
sl 0
ro 270
xt "-141000,17625,-139500,18375"
)
(Line
uid 9783,0
sl 0
ro 270
xt "-139500,18000,-139000,18000"
pts [
"-139500,18000"
"-139000,18000"
]
)
]
)
sf 1
tg (WTG
uid 9784,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 9785,0
va (VaSet
)
xt "-149900,17500,-142000,18500"
st "top_revision : (15:0)"
ju 2
blo "-142000,18300"
tm "WireNameMgr"
)
)
)
*204 (Net
uid 9792,0
decl (Decl
n "top_revision"
t "std_logic_vector"
b "(15 downto 0)"
o 35
suid 239,0
)
declText (MLText
uid 9793,0
va (VaSet
font "Courier New,8,0"
)
xt "-217000,-15400,-189000,-14600"
st "top_revision         : std_logic_vector(15 downto 0)"
)
)
*205 (Net
uid 10139,0
decl (Decl
n "core_version_s"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 91
suid 240,0
)
declText (MLText
uid 10140,0
va (VaSet
font "Courier New,8,0"
)
xt "-217000,30400,-185500,31200"
st "signal core_version_s       : std_logic_vector(15 DOWNTO 0)"
)
)
*206 (Net
uid 10141,0
decl (Decl
n "core_revision_s"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 82
suid 241,0
)
declText (MLText
uid 10142,0
va (VaSet
font "Courier New,8,0"
)
xt "-217000,23200,-185500,24000"
st "signal core_revision_s      : std_logic_vector(15 DOWNTO 0)"
)
)
*207 (Net
uid 10618,0
lang 1
decl (Decl
n "mcdataout_msix_s"
t "std_logic_vector"
b "(31 DOWNTO 0)"
preAdd 0
posAdd 0
o 92
suid 243,0
)
declText (MLText
uid 10619,0
va (VaSet
font "Courier New,8,0"
)
xt "-217000,31200,-185500,32000"
st "signal mcdataout_msix_s     : std_logic_vector(31 DOWNTO 0)"
)
)
*208 (PortIoIn
uid 10620,0
shape (CompositeShape
uid 10621,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 10622,0
sl 0
ro 270
xt "-141000,27625,-139500,28375"
)
(Line
uid 10623,0
sl 0
ro 270
xt "-139500,28000,-139000,28000"
pts [
"-139500,28000"
"-139000,28000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 10624,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 10625,0
va (VaSet
)
xt "-148800,27500,-142000,28500"
st "ddr_0_reset_done"
ju 2
blo "-142000,28300"
tm "WireNameMgr"
)
)
)
*209 (PortIoIn
uid 10626,0
shape (CompositeShape
uid 10627,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 10628,0
sl 0
ro 270
xt "-141000,28625,-139500,29375"
)
(Line
uid 10629,0
sl 0
ro 270
xt "-139500,29000,-139000,29000"
pts [
"-139500,29000"
"-139000,29000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 10630,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 10631,0
va (VaSet
)
xt "-148800,28500,-142000,29500"
st "ddr_1_reset_done"
ju 2
blo "-142000,29300"
tm "WireNameMgr"
)
)
)
*210 (Net
uid 10648,0
decl (Decl
n "ddr_1_rst_n"
t "std_logic"
o 33
suid 248,0
)
declText (MLText
uid 10649,0
va (VaSet
font "Courier New,8,0"
)
xt "-217000,-17000,-199500,-16200"
st "ddr_1_rst_n          : std_logic"
)
)
*211 (PortIoOut
uid 10650,0
shape (CompositeShape
uid 10651,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 10652,0
sl 0
ro 270
xt "-69500,23625,-68000,24375"
)
(Line
uid 10653,0
sl 0
ro 270
xt "-70000,24000,-69500,24000"
pts [
"-70000,24000"
"-69500,24000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 10654,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 10655,0
va (VaSet
)
xt "-67000,23500,-62200,24500"
st "ddr_0_rst_n"
blo "-67000,24300"
tm "WireNameMgr"
)
)
)
*212 (Net
uid 10662,0
lang 2
decl (Decl
n "ddr_0_rst_n"
t "std_logic"
preAdd 0
posAdd 0
o 38
suid 250,0
)
declText (MLText
uid 10663,0
va (VaSet
font "Courier New,8,0"
)
xt "-217000,-13000,-199500,-12200"
st "ddr_0_rst_n          : std_logic"
)
)
*213 (Net
uid 10672,0
lang 1
decl (Decl
n "mcms_msix_s"
t "std_logic"
preAdd 0
posAdd 0
o 93
suid 252,0
)
declText (MLText
uid 10673,0
va (VaSet
font "Courier New,8,0"
)
xt "-217000,32000,-196000,32800"
st "signal mcms_msix_s          : std_logic"
)
)
*214 (SaComponent
uid 10686,0
optionalChildren [
*215 (CptPort
uid 10674,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10675,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-47750,35625,-47000,36375"
)
tg (CPTG
uid 10676,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 10677,0
va (VaSet
)
xt "-46000,35500,-43000,36500"
st "RST_N"
blo "-46000,36300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "RST_N"
t "std_logic"
preAdd 0
posAdd 0
o 1
suid 1,0
)
)
)
*216 (CptPort
uid 10678,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10679,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-47750,37625,-47000,38375"
)
tg (CPTG
uid 10680,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 10681,0
va (VaSet
)
xt "-46000,37500,-44100,38500"
st "CLK"
blo "-46000,38300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "CLK"
t "std_logic"
preAdd 0
posAdd 0
o 2
suid 2,0
)
)
)
*217 (CptPort
uid 10682,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10683,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-35000,35625,-34250,36375"
)
tg (CPTG
uid 10684,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 10685,0
va (VaSet
)
xt "-41100,35500,-36000,36500"
st "RST_OUT_N"
ju 2
blo "-36000,36300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "RST_OUT_N"
t "std_logic"
preAdd 0
posAdd 0
o 3
suid 3,0
)
)
)
]
shape (Rectangle
uid 10687,0
va (VaSet
vasetType 1
fg "54016,65280,54016"
lineColor "0,32896,0"
lineWidth 2
)
xt "-47000,34000,-35000,41000"
)
oxt "31000,12000,43000,19000"
ttg (MlTextGroup
uid 10688,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*218 (Text
uid 10689,0
va (VaSet
font "Arial,8,1"
)
xt "-42800,39000,-37100,40000"
st "fdas_core_lib"
blo "-42800,39800"
tm "BdLibraryNameMgr"
)
*219 (Text
uid 10690,0
va (VaSet
font "Arial,8,1"
)
xt "-42800,40000,-38200,41000"
st "reset_sync"
blo "-42800,40800"
tm "CptNameMgr"
)
*220 (Text
uid 10691,0
va (VaSet
font "Arial,8,1"
)
xt "-42800,41000,-38300,42000"
st "rst_msix_i"
blo "-42800,41800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 10692,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 10693,0
text (MLText
uid 10694,0
va (VaSet
font "Courier New,8,0"
)
xt "-47000,34000,-47000,34000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 10695,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "-46750,39250,-45250,40750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
sIVOD 1
sF 0
)
archFileType "UNKNOWN"
)
*221 (Net
uid 10708,0
decl (Decl
n "rst_msix_n_s"
t "std_logic"
o 94
suid 254,0
)
declText (MLText
uid 10709,0
va (VaSet
font "Courier New,8,0"
)
xt "-217000,32800,-196000,33600"
st "signal rst_msix_n_s         : std_logic"
)
)
*222 (Net
uid 10726,0
lang 1
decl (Decl
n "ddr_0_reset_done"
t "std_logic"
o 36
suid 256,0
)
declText (MLText
uid 10727,0
va (VaSet
font "Courier New,8,0"
)
xt "-217000,-14600,-199500,-13800"
st "ddr_0_reset_done     : std_logic"
)
)
*223 (Net
uid 10728,0
lang 1
decl (Decl
n "ddr_1_reset_done"
t "std_logic"
o 37
suid 257,0
)
declText (MLText
uid 10729,0
va (VaSet
font "Courier New,8,0"
)
xt "-217000,-13800,-199500,-13000"
st "ddr_1_reset_done     : std_logic"
)
)
*224 (SaComponent
uid 10802,0
optionalChildren [
*225 (CptPort
uid 10734,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10735,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "31250,31625,32000,32375"
)
tg (CPTG
uid 10736,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 10737,0
va (VaSet
font "arial,8,0"
)
xt "33000,31500,37700,32500"
st "CLD_DONE"
blo "33000,32300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "CLD_DONE"
t "std_logic"
preAdd 0
posAdd 0
o 1
suid 1,0
)
)
)
*226 (CptPort
uid 10738,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10739,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "31250,32625,32000,33375"
)
tg (CPTG
uid 10740,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 10741,0
va (VaSet
font "arial,8,0"
)
xt "33000,32500,38400,33500"
st "CONV_DONE"
blo "33000,33300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "CONV_DONE"
t "std_logic"
preAdd 0
posAdd 0
o 5
suid 2,0
)
)
)
*227 (CptPort
uid 10742,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10743,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "31250,44625,32000,45375"
)
tg (CPTG
uid 10744,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 10745,0
va (VaSet
font "arial,8,0"
)
xt "33000,44500,37900,45500"
st "RST_SYS_N"
blo "33000,45300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "RST_SYS_N"
t "std_logic"
preAdd 0
posAdd 0
o 13
suid 3,0
)
)
)
*228 (CptPort
uid 10746,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10747,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "31250,43625,32000,44375"
)
tg (CPTG
uid 10748,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 10749,0
va (VaSet
font "arial,8,0"
)
xt "33000,43500,36800,44500"
st "CLK_SYS"
blo "33000,44300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "CLK_SYS"
t "std_logic"
preAdd 0
posAdd 0
o 4
suid 4,0
)
)
)
*229 (CptPort
uid 10750,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10751,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "31250,33625,32000,34375"
)
tg (CPTG
uid 10752,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 10753,0
va (VaSet
font "arial,8,0"
)
xt "33000,33500,38500,34500"
st "HSUM_DONE"
blo "33000,34300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "HSUM_DONE"
t "std_logic"
preAdd 0
posAdd 0
o 6
suid 5,0
)
)
)
*230 (CptPort
uid 10754,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10755,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "31250,38625,32000,39375"
)
tg (CPTG
uid 10756,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 10757,0
va (VaSet
font "arial,8,0"
)
xt "33000,38500,35900,39500"
st "MCMS"
blo "33000,39300"
)
)
thePort (LogicalPort
lang 1
decl (Decl
n "MCMS"
t "std_logic"
preAdd 0
posAdd 0
o 9
suid 6,0
)
)
)
*231 (CptPort
uid 10758,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10759,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "31250,39625,32000,40375"
)
tg (CPTG
uid 10760,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 10761,0
va (VaSet
font "arial,8,0"
)
xt "33000,39500,36700,40500"
st "MCRWN"
blo "33000,40300"
)
)
thePort (LogicalPort
lang 1
decl (Decl
n "MCRWN"
t "std_logic"
preAdd 0
posAdd 0
o 10
suid 7,0
)
)
)
*232 (CptPort
uid 10762,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10763,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "31250,42625,32000,43375"
)
tg (CPTG
uid 10764,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 10765,0
va (VaSet
font "arial,8,0"
)
xt "33000,42500,37700,43500"
st "RST_MC_N"
blo "33000,43300"
)
)
thePort (LogicalPort
lang 1
decl (Decl
n "RST_MC_N"
t "std_logic"
preAdd 0
posAdd 0
o 11
suid 8,0
)
)
)
*233 (CptPort
uid 10766,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10767,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "31250,41625,32000,42375"
)
tg (CPTG
uid 10768,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 10769,0
va (VaSet
font "arial,8,0"
)
xt "33000,41500,36600,42500"
st "CLK_MC"
blo "33000,42300"
)
)
thePort (LogicalPort
lang 1
decl (Decl
n "CLK_MC"
t "std_logic"
preAdd 0
posAdd 0
o 2
suid 9,0
)
)
)
*234 (CptPort
uid 10770,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10771,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "31250,36625,32000,37375"
)
tg (CPTG
uid 10772,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 10773,0
va (VaSet
font "arial,8,0"
)
xt "33000,36500,39600,37500"
st "MCADDR : (3:0)"
blo "33000,37300"
)
)
thePort (LogicalPort
lang 1
decl (Decl
n "MCADDR"
t "std_logic_vector"
b "(3 downto 0)"
preAdd 0
posAdd 0
o 7
suid 10,0
)
)
)
*235 (CptPort
uid 10774,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10775,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "60000,36625,60750,37375"
)
tg (CPTG
uid 10776,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 10777,0
va (VaSet
font "arial,8,0"
)
xt "50500,36500,59000,37500"
st "MCDATAOUT : (31:0)"
ju 2
blo "59000,37300"
)
)
thePort (LogicalPort
lang 1
m 1
decl (Decl
n "MCDATAOUT"
t "std_logic_vector"
b "(31 downto 0)"
preAdd 0
posAdd 0
o 15
suid 11,0
)
)
)
*236 (CptPort
uid 10778,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10779,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "31250,37625,32000,38375"
)
tg (CPTG
uid 10780,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 10781,0
va (VaSet
font "arial,8,0"
)
xt "33000,37500,40600,38500"
st "MCDATAIN : (31:0)"
blo "33000,38300"
)
)
thePort (LogicalPort
lang 1
decl (Decl
n "MCDATAIN"
t "std_logic_vector"
b "(31 downto 0)"
preAdd 0
posAdd 0
o 8
suid 12,0
)
)
)
*237 (CptPort
uid 10782,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10783,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "31250,46625,32000,47375"
)
tg (CPTG
uid 10784,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 10785,0
va (VaSet
font "arial,8,0"
)
xt "33000,46500,38600,47500"
st "RST_PCIE_N"
blo "33000,47300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "RST_PCIE_N"
t "std_logic"
preAdd 0
posAdd 0
o 12
suid 13,0
)
)
)
*238 (CptPort
uid 10786,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10787,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "31250,45625,32000,46375"
)
tg (CPTG
uid 10788,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 10789,0
va (VaSet
font "arial,8,0"
)
xt "33000,45500,37100,46500"
st "CLK_PCIE"
blo "33000,46300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "CLK_PCIE"
t "std_logic"
preAdd 0
posAdd 0
o 3
suid 14,0
)
)
)
*239 (CptPort
uid 10790,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10791,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "60000,43625,60750,44375"
)
tg (CPTG
uid 10792,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 10793,0
va (VaSet
font "arial,8,0"
)
xt "47700,43500,59000,44500"
st "USR_EVENT_MSIX_READY"
ju 2
blo "59000,44300"
)
)
thePort (LogicalPort
decl (Decl
n "USR_EVENT_MSIX_READY"
t "std_logic"
o 14
suid 15,0
)
)
)
*240 (CptPort
uid 10794,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10795,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "60000,45625,60750,46375"
)
tg (CPTG
uid 10796,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 10797,0
va (VaSet
font "arial,8,0"
)
xt "45700,45500,59000,46500"
st "USR_EVENT_MSIX_DATA : (15:0)"
ju 2
blo "59000,46300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "USR_EVENT_MSIX_DATA"
t "std_logic_vector"
b "(15 downto 0)"
preAdd 0
posAdd 0
o 16
suid 16,0
)
)
)
*241 (CptPort
uid 10798,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10799,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "60000,44625,60750,45375"
)
tg (CPTG
uid 10800,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 10801,0
va (VaSet
font "arial,8,0"
)
xt "48200,44500,59000,45500"
st "USR_EVENT_MSIX_VALID"
ju 2
blo "59000,45300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "USR_EVENT_MSIX_VALID"
t "std_logic"
preAdd 0
posAdd 0
o 17
suid 17,0
)
)
)
]
shape (Rectangle
uid 10803,0
va (VaSet
vasetType 1
fg "54016,65280,54016"
lineColor "0,32896,0"
lineWidth 2
)
xt "32000,31000,60000,49000"
)
oxt "15000,6000,43000,26000"
ttg (MlTextGroup
uid 10804,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*242 (Text
uid 10805,0
va (VaSet
font "arial,8,1"
)
xt "42200,39000,45600,40000"
st "msix_lib"
blo "42200,39800"
tm "BdLibraryNameMgr"
)
*243 (Text
uid 10806,0
va (VaSet
font "arial,8,1"
)
xt "42200,40000,44300,41000"
st "msix"
blo "42200,40800"
tm "CptNameMgr"
)
*244 (Text
uid 10807,0
va (VaSet
font "arial,8,1"
)
xt "42200,41000,44900,42000"
st "msix_i"
blo "42200,41800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 10808,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 10809,0
text (MLText
uid 10810,0
va (VaSet
font "Courier New,8,0"
)
xt "17000,37000,17000,37000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 10811,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "32250,47250,33750,48750"
iconName "BlockDiagram.png"
iconMaskName "BlockDiagram.msk"
ftype 1
)
viewiconposition 0
portVis (PortSigDisplay
sIVOD 1
)
archFileType "UNKNOWN"
)
*245 (Net
uid 10854,0
lang 2
decl (Decl
n "rst_msix_sys_n_s"
t "std_logic"
preAdd 0
posAdd 0
o 95
suid 263,0
)
declText (MLText
uid 10855,0
va (VaSet
font "Courier New,8,0"
)
xt "-217000,33600,-196000,34400"
st "signal rst_msix_sys_n_s     : std_logic"
)
)
*246 (Net
uid 10886,0
lang 2
decl (Decl
n "USR_EVENT_MSIX_DATA"
t "std_logic_vector"
b "(15 downto 0)"
preAdd 0
posAdd 0
o 39
suid 267,0
)
declText (MLText
uid 10887,0
va (VaSet
font "Courier New,8,0"
)
xt "-217000,-12200,-189000,-11400"
st "USR_EVENT_MSIX_DATA  : std_logic_vector(15 downto 0)"
)
)
*247 (Net
uid 10892,0
lang 2
decl (Decl
n "USR_EVENT_MSIX_VALID"
t "std_logic"
preAdd 0
posAdd 0
o 40
suid 268,0
)
declText (MLText
uid 10893,0
va (VaSet
font "Courier New,8,0"
)
xt "-217000,-11400,-199500,-10600"
st "USR_EVENT_MSIX_VALID : std_logic"
)
)
*248 (PortIoIn
uid 10898,0
shape (CompositeShape
uid 10899,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 10900,0
sl 0
ro 90
xt "69500,43625,71000,44375"
)
(Line
uid 10901,0
sl 0
ro 90
xt "69000,44000,69500,44000"
pts [
"69500,44000"
"69000,44000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 10902,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 10903,0
va (VaSet
)
xt "72000,43500,83300,44500"
st "USR_EVENT_MSIX_READY"
blo "72000,44300"
tm "WireNameMgr"
)
)
)
*249 (Net
uid 10904,0
decl (Decl
n "USR_EVENT_MSIX_READY"
t "std_logic"
o 41
suid 269,0
)
declText (MLText
uid 10905,0
va (VaSet
font "Courier New,8,0"
)
xt "-217000,-10600,-199500,-9800"
st "USR_EVENT_MSIX_READY : std_logic"
)
)
*250 (SaComponent
uid 12030,0
optionalChildren [
*251 (CptPort
uid 11918,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11919,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "21250,-9375,22000,-8625"
)
tg (CPTG
uid 11920,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 11921,0
va (VaSet
)
xt "23000,-9500,26600,-8500"
st "CLK_MC"
blo "23000,-8700"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "CLK_MC"
t "std_logic"
preAdd 0
posAdd 0
o 1
suid 1,0
)
)
)
*252 (CptPort
uid 11922,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11923,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "21250,-18375,22000,-17625"
)
tg (CPTG
uid 11924,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 11925,0
va (VaSet
)
xt "23000,-18500,26800,-17500"
st "CLK_SYS"
blo "23000,-17700"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "CLK_SYS"
t "std_logic"
preAdd 0
posAdd 0
o 2
suid 2,0
)
)
)
*253 (CptPort
uid 11926,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11927,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "21250,-24375,22000,-23625"
)
tg (CPTG
uid 11928,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 11929,0
va (VaSet
)
xt "23000,-24500,29500,-23500"
st "CONV_ENABLE"
blo "23000,-23700"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "CONV_ENABLE"
t "std_logic"
preAdd 0
posAdd 0
o 3
suid 3,0
)
)
)
*254 (CptPort
uid 11930,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11931,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "21250,-29375,22000,-28625"
)
tg (CPTG
uid 11932,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 11933,0
va (VaSet
)
xt "23000,-29500,25000,-28500"
st "EOF"
blo "23000,-28700"
)
)
thePort (LogicalPort
decl (Decl
n "EOF"
t "std_logic"
preAdd 0
posAdd 0
o 5
suid 5,0
)
)
)
*255 (CptPort
uid 11934,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11935,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "21250,-31375,22000,-30625"
)
tg (CPTG
uid 11936,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 11937,0
va (VaSet
)
xt "23000,-31500,28700,-30500"
st "IDATA : (31:0)"
blo "23000,-30700"
)
)
thePort (LogicalPort
decl (Decl
n "IDATA"
t "std_logic_vector"
b "(31 downto 0)"
preAdd 0
posAdd 0
o 6
suid 6,0
)
)
)
*256 (CptPort
uid 11938,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11939,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "21250,-13375,22000,-12625"
)
tg (CPTG
uid 11940,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 11941,0
va (VaSet
)
xt "23000,-13500,30000,-12500"
st "MCADDR : (19:0)"
blo "23000,-12700"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "MCADDR"
t "std_logic_vector"
b "(19 downto 0)"
preAdd 0
posAdd 0
o 7
suid 7,0
)
)
)
*257 (CptPort
uid 11942,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11943,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "21250,-14375,22000,-13625"
)
tg (CPTG
uid 11944,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 11945,0
va (VaSet
)
xt "23000,-14500,29800,-13500"
st "MCDATA : (31:0)"
blo "23000,-13700"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "MCDATA"
t "std_logic_vector"
b "(31 downto 0)"
preAdd 0
posAdd 0
o 8
suid 8,0
)
)
)
*258 (CptPort
uid 11946,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11947,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "21250,-23375,22000,-22625"
)
tg (CPTG
uid 11948,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 11949,0
va (VaSet
)
xt "23000,-23500,34800,-22500"
st "OVERLAP_SIZE : (abits_g-1:0)"
blo "23000,-22700"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "OVERLAP_SIZE"
t "std_logic_vector"
b "(abits_g-1 downto 0)"
preAdd 0
posAdd 0
o 12
suid 11,0
)
)
)
*259 (CptPort
uid 11950,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11951,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "21250,-32375,22000,-31625"
)
tg (CPTG
uid 11952,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 11953,0
va (VaSet
)
xt "23000,-32500,29100,-31500"
st "RDATA : (31:0)"
blo "23000,-31700"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "RDATA"
t "std_logic_vector"
b "(31 downto 0)"
preAdd 0
posAdd 0
o 13
suid 12,0
)
)
)
*260 (CptPort
uid 11954,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11955,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "21250,-8375,22000,-7625"
)
tg (CPTG
uid 11956,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 11957,0
va (VaSet
)
xt "23000,-8500,27700,-7500"
st "RST_MC_N"
blo "23000,-7700"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "RST_MC_N"
t "std_logic"
preAdd 0
posAdd 0
o 15
suid 14,0
)
)
)
*261 (CptPort
uid 11958,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11959,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "21250,-17375,22000,-16625"
)
tg (CPTG
uid 11960,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 11961,0
va (VaSet
)
xt "23000,-17500,27900,-16500"
st "RST_SYS_N"
blo "23000,-16700"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "RST_SYS_N"
t "std_logic"
preAdd 0
posAdd 0
o 16
suid 15,0
)
)
)
*262 (CptPort
uid 11962,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11963,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "21250,-30375,22000,-29625"
)
tg (CPTG
uid 11964,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 11965,0
va (VaSet
)
xt "23000,-30500,25000,-29500"
st "SOF"
blo "23000,-29700"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "SOF"
t "std_logic"
preAdd 0
posAdd 0
o 17
suid 16,0
)
)
)
*263 (CptPort
uid 11966,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11967,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "21250,-28375,22000,-27625"
)
tg (CPTG
uid 11968,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 11969,0
va (VaSet
)
xt "23000,-28500,25600,-27500"
st "VALID"
blo "23000,-27700"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "VALID"
t "std_logic"
preAdd 0
posAdd 0
o 18
suid 17,0
)
)
)
*264 (CptPort
uid 11970,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11971,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "52000,-31375,52750,-30625"
)
tg (CPTG
uid 11972,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 11973,0
va (VaSet
)
xt "41000,-31500,51000,-30500"
st "DDR_ADDROUT : (25:0)"
ju 2
blo "51000,-30700"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "DDR_ADDROUT"
t "std_logic_vector"
b "(25 downto 0)"
preAdd 0
posAdd 0
o 19
suid 18,0
)
)
)
*265 (CptPort
uid 11974,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11975,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "52000,-32375,52750,-31625"
)
tg (CPTG
uid 11976,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 11977,0
va (VaSet
)
xt "37900,-32500,51000,-31500"
st "DDR_DATAOUT : (ddr_g*512-1:0)"
ju 2
blo "51000,-31700"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "DDR_DATAOUT"
t "std_logic_vector"
b "(ddr_g*512-1 downto 0)"
preAdd 0
posAdd 0
o 20
suid 19,0
)
)
)
*266 (CptPort
uid 11978,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11979,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "52000,-14375,52750,-13625"
)
tg (CPTG
uid 11980,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 11981,0
va (VaSet
)
xt "42500,-14500,51000,-13500"
st "MCDATAOUT : (31:0)"
ju 2
blo "51000,-13700"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "MCDATAOUT"
t "std_logic_vector"
b "(31 downto 0)"
preAdd 0
posAdd 0
o 22
suid 22,0
)
)
)
*267 (CptPort
uid 11982,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11983,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "21250,-34375,22000,-33625"
)
tg (CPTG
uid 11984,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 11985,0
va (VaSet
)
xt "23000,-34500,27800,-33500"
st "READYOUT"
blo "23000,-33700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "READYOUT"
t "std_logic"
o 23
suid 23,0
)
)
)
*268 (CptPort
uid 11986,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11987,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "52000,-34375,52750,-33625"
)
tg (CPTG
uid 11988,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 11989,0
va (VaSet
)
xt "44300,-34500,51000,-33500"
st "DDR_WAITREQ"
ju 2
blo "51000,-33700"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "DDR_WAITREQ"
t "std_logic"
preAdd 0
posAdd 0
o 14
suid 24,0
)
)
)
*269 (CptPort
uid 11990,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11991,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "52000,-30375,52750,-29625"
)
tg (CPTG
uid 11992,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 11993,0
va (VaSet
)
xt "44100,-30500,51000,-29500"
st "DDR_VALIDOUT"
ju 2
blo "51000,-29700"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "DDR_VALIDOUT"
t "std_logic"
preAdd 0
posAdd 0
o 21
suid 25,0
)
)
)
*270 (CptPort
uid 11994,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11995,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "21250,-12375,22000,-11625"
)
tg (CPTG
uid 11996,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 11997,0
va (VaSet
)
xt "23000,-12500,26700,-11500"
st "MCRWN"
blo "23000,-11700"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "MCRWN"
t "std_logic"
preAdd 0
posAdd 0
o 10
suid 27,0
)
)
)
*271 (CptPort
uid 11998,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11999,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "21250,-11375,22000,-10625"
)
tg (CPTG
uid 12000,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12001,0
va (VaSet
)
xt "23000,-11500,25900,-10500"
st "MCMS"
blo "23000,-10700"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "MCMS"
t "std_logic"
preAdd 0
posAdd 0
o 9
suid 28,0
)
)
)
*272 (CptPort
uid 12002,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12003,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "52000,-25375,52750,-24625"
)
tg (CPTG
uid 12004,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 12005,0
va (VaSet
)
xt "44600,-25500,51000,-24500"
st "SEGDONEOUT"
ju 2
blo "51000,-24700"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "SEGDONEOUT"
t "std_logic"
o 25
suid 30,0
)
)
)
*273 (CptPort
uid 12006,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12007,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "52000,-13375,52750,-12625"
)
tg (CPTG
uid 12008,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 12009,0
va (VaSet
)
xt "44500,-13500,51000,-12500"
st "MCREADYOUT"
ju 2
blo "51000,-12700"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "MCREADYOUT"
t "std_logic"
preAdd 0
posAdd 0
o 26
suid 31,0
)
)
)
*274 (CptPort
uid 12010,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12011,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "21250,-22375,22000,-21625"
)
tg (CPTG
uid 12012,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12013,0
va (VaSet
)
xt "23000,-22500,37500,-21500"
st "IFFT_LOOP_NUM : (ifft_loop_bits_g:0)"
blo "23000,-21700"
)
)
thePort (LogicalPort
decl (Decl
n "IFFT_LOOP_NUM"
t "std_logic_vector"
b "(ifft_loop_bits_g downto 0)"
o 24
suid 33,0
)
)
)
*275 (CptPort
uid 12014,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12015,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "21250,-21375,22000,-20625"
)
tg (CPTG
uid 12016,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12017,0
va (VaSet
)
xt "23000,-21500,35900,-20500"
st "FOP_NUM : (fop_num_bits_g-1:0)"
blo "23000,-20700"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "FOP_NUM"
t "std_logic_vector"
b "(fop_num_bits_g-1 downto 0)"
preAdd 0
posAdd 0
o 11
suid 34,0
)
)
)
*276 (CptPort
uid 12018,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12019,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "52000,-23375,52750,-22625"
)
tg (CPTG
uid 12020,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 12021,0
va (VaSet
)
xt "43500,-23500,51000,-22500"
st "CONV_DONEOUT"
ju 2
blo "51000,-22700"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "CONV_DONEOUT"
t "std_logic"
preAdd 0
posAdd 0
o 27
suid 35,0
)
)
)
*277 (CptPort
uid 12022,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12023,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "21250,-25375,22000,-24625"
)
tg (CPTG
uid 12024,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12025,0
va (VaSet
)
xt "23000,-25500,30100,-24500"
st "CONV_TRIGGER"
blo "23000,-24700"
)
)
thePort (LogicalPort
decl (Decl
n "CONV_TRIGGER"
t "std_logic"
preAdd 0
posAdd 0
o 4
suid 36,0
)
)
)
*278 (CptPort
uid 12026,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12027,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "21250,-20375,22000,-19625"
)
tg (CPTG
uid 12028,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12029,0
va (VaSet
)
xt "23000,-20500,31500,-19500"
st "PAGE_START : (25:0)"
blo "23000,-19700"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "PAGE_START"
t "std_logic_vector"
b "(25 downto 0)"
preAdd 0
posAdd 0
o 28
suid 37,0
)
)
)
]
shape (Rectangle
uid 12031,0
va (VaSet
vasetType 1
fg "54016,65280,54016"
lineColor "0,32896,0"
lineWidth 2
)
xt "22000,-36000,52000,-5000"
)
oxt "33000,11000,63000,42000"
ttg (MlTextGroup
uid 12032,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*279 (Text
uid 12033,0
va (VaSet
font "Arial,8,1"
)
xt "36700,-7000,40300,-6000"
st "conv_lib"
blo "36700,-6200"
tm "BdLibraryNameMgr"
)
*280 (Text
uid 12034,0
va (VaSet
font "Arial,8,1"
)
xt "36700,-6000,39000,-5000"
st "conv"
blo "36700,-5200"
tm "CptNameMgr"
)
*281 (Text
uid 12035,0
va (VaSet
font "Arial,8,1"
)
xt "36700,-5000,39600,-4000"
st "conv_i"
blo "36700,-4200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 12036,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 12037,0
text (MLText
uid 12038,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,-43400,67500,-37000"
st "ddr_g            = ddr_g               ( natural ) --number of external DDR interfaces 
ifft_g           = ifft_g              ( natural ) --number of ifft filter pairs       
ifft_loop_g      = ifft_loop_g         ( natural ) --number of filter repeats          
ifft_loop_bits_g = ifft_loop_bits_g    ( natural ) --filter repeat count bits          
fft_g            = fft_g               ( natural ) --FFT/IFFT points                   
abits_g          = fft_abits_g         ( natural ) --points count bits                 
fop_num_bits_g   = 23                  ( natural ) --bits for freq bins processed      
res_pages_g      = res_pages_g         ( natural ) --Address bits for result store     "
)
header ""
)
elements [
(GiElement
name "ddr_g"
type "natural"
value "ddr_g"
e "number of external DDR interfaces"
)
(GiElement
name "ifft_g"
type "natural"
value "ifft_g"
e "number of ifft filter pairs"
)
(GiElement
name "ifft_loop_g"
type "natural"
value "ifft_loop_g"
e "number of filter repeats"
)
(GiElement
name "ifft_loop_bits_g"
type "natural"
value "ifft_loop_bits_g"
e "filter repeat count bits"
)
(GiElement
name "fft_g"
type "natural"
value "fft_g"
e "FFT/IFFT points"
)
(GiElement
name "abits_g"
type "natural"
value "fft_abits_g"
e "points count bits"
)
(GiElement
name "fop_num_bits_g"
type "natural"
value "23"
e "bits for freq bins processed"
)
(GiElement
name "res_pages_g"
type "natural"
value "res_pages_g"
e "Address bits for result store"
)
]
)
viewicon (ZoomableIcon
uid 12039,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "22250,-6750,23750,-5250"
iconName "BlockDiagram.png"
iconMaskName "BlockDiagram.msk"
ftype 1
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*282 (SaComponent
uid 12660,0
optionalChildren [
*283 (CptPort
uid 12472,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12473,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-114750,40625,-114000,41375"
)
tg (CPTG
uid 12474,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12475,0
va (VaSet
)
xt "-113000,40500,-110100,41500"
st "clk_mc"
blo "-113000,41300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "clk_mc"
t "std_logic"
preAdd 0
posAdd 0
o 1
suid 1,0
)
)
)
*284 (CptPort
uid 12476,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12477,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-114750,21625,-114000,22375"
)
tg (CPTG
uid 12478,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12479,0
va (VaSet
)
xt "-113000,21500,-107500,22500"
st "ddr_1_cal_fail"
blo "-113000,22300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "ddr_1_cal_fail"
t "std_logic"
preAdd 0
posAdd 0
o 2
suid 2,0
)
)
)
*285 (CptPort
uid 12480,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12481,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-114750,22625,-114000,23375"
)
tg (CPTG
uid 12482,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12483,0
va (VaSet
)
xt "-113000,22500,-106900,23500"
st "ddr_1_cal_pass"
blo "-113000,23300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "ddr_1_cal_pass"
t "std_logic"
preAdd 0
posAdd 0
o 3
suid 3,0
)
)
)
*286 (CptPort
uid 12484,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12485,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-114750,23625,-114000,24375"
)
tg (CPTG
uid 12486,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12487,0
va (VaSet
)
xt "-113000,23500,-107500,24500"
st "ddr_2_cal_fail"
blo "-113000,24300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "ddr_2_cal_fail"
t "std_logic"
preAdd 0
posAdd 0
o 4
suid 4,0
)
)
)
*287 (CptPort
uid 12488,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12489,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-114750,24625,-114000,25375"
)
tg (CPTG
uid 12490,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12491,0
va (VaSet
)
xt "-113000,24500,-106900,25500"
st "ddr_2_cal_pass"
blo "-113000,25300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "ddr_2_cal_pass"
t "std_logic"
preAdd 0
posAdd 0
o 5
suid 5,0
)
)
)
*288 (CptPort
uid 12492,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12493,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-114750,7625,-114000,8375"
)
tg (CPTG
uid 12494,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12495,0
va (VaSet
)
xt "-113000,7500,-105000,8500"
st "mcaddr_pcif : (21:0)"
blo "-113000,8300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "mcaddr_pcif"
t "std_logic_vector"
b "(21 downto 0)"
preAdd 0
posAdd 0
o 6
suid 6,0
)
)
)
*289 (CptPort
uid 12496,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12497,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-114750,8625,-114000,9375"
)
tg (CPTG
uid 12498,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12499,0
va (VaSet
)
xt "-113000,8500,-109100,9500"
st "mccs_pcif"
blo "-113000,9300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "mccs_pcif"
t "std_logic"
preAdd 0
posAdd 0
o 7
suid 7,0
)
)
)
*290 (CptPort
uid 12500,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12501,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-114750,10625,-114000,11375"
)
tg (CPTG
uid 12502,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12503,0
va (VaSet
)
xt "-113000,10500,-104500,11500"
st "mcdatain_pcif : (31:0)"
blo "-113000,11300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "mcdatain_pcif"
t "std_logic_vector"
b "(31 downto 0)"
preAdd 0
posAdd 0
o 8
suid 8,0
)
)
)
*291 (CptPort
uid 12504,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12505,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-114750,36625,-114000,37375"
)
tg (CPTG
uid 12506,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12507,0
va (VaSet
)
xt "-113000,36500,-103700,37500"
st "mcdataout_conv : (31:0)"
blo "-113000,37300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "mcdataout_conv"
t "std_logic_vector"
b "(31 downto 0)"
preAdd 0
posAdd 0
o 9
suid 9,0
)
)
)
*292 (CptPort
uid 12508,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12509,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-114750,35625,-114000,36375"
)
tg (CPTG
uid 12510,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12511,0
va (VaSet
)
xt "-113000,35500,-104200,36500"
st "mcdataout_ctrl : (31:0)"
blo "-113000,36300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "mcdataout_ctrl"
t "std_logic_vector"
b "(31 downto 0)"
preAdd 0
posAdd 0
o 10
suid 10,0
)
)
)
*293 (CptPort
uid 12512,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12513,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-114750,37625,-114000,38375"
)
tg (CPTG
uid 12514,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12515,0
va (VaSet
)
xt "-113000,37500,-103400,38500"
st "mcdataout_hsum : (31:0)"
blo "-113000,38300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "mcdataout_hsum"
t "std_logic_vector"
b "(31 downto 0)"
preAdd 0
posAdd 0
o 11
suid 11,0
)
)
)
*294 (CptPort
uid 12516,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12517,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-114750,9625,-114000,10375"
)
tg (CPTG
uid 12518,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12519,0
va (VaSet
)
xt "-113000,9500,-108200,10500"
st "mcrwn_pcif"
blo "-113000,10300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "mcrwn_pcif"
t "std_logic"
preAdd 0
posAdd 0
o 12
suid 12,0
)
)
)
*295 (CptPort
uid 12520,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12521,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-114750,12625,-114000,13375"
)
tg (CPTG
uid 12522,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12523,0
va (VaSet
)
xt "-113000,12500,-106100,13500"
st "product_id : (15:0)"
blo "-113000,13300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "product_id"
t "std_logic_vector"
b "(15 downto 0)"
preAdd 0
posAdd 0
o 13
suid 13,0
)
)
)
*296 (CptPort
uid 12524,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12525,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-114750,42625,-114000,43375"
)
tg (CPTG
uid 12526,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12527,0
va (VaSet
)
xt "-113000,42500,-110500,43500"
st "resetn"
blo "-113000,43300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "resetn"
t "std_logic"
preAdd 0
posAdd 0
o 14
suid 14,0
)
)
)
*297 (CptPort
uid 12528,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12529,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-114750,14625,-114000,15375"
)
tg (CPTG
uid 12530,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12531,0
va (VaSet
)
xt "-113000,14500,-104600,15500"
st "core_revision : (15:0)"
blo "-113000,15300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "core_revision"
t "std_logic_vector"
b "(15 downto 0)"
preAdd 0
posAdd 0
o 16
suid 15,0
)
)
)
*298 (CptPort
uid 12532,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12533,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-114750,41625,-114000,42375"
)
tg (CPTG
uid 12534,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12535,0
va (VaSet
)
xt "-113000,41500,-109400,42500"
st "rst_mc_n"
blo "-113000,42300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "rst_mc_n"
t "std_logic"
preAdd 0
posAdd 0
o 15
suid 16,0
)
)
)
*299 (CptPort
uid 12536,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12537,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-114750,13625,-114000,14375"
)
tg (CPTG
uid 12538,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12539,0
va (VaSet
)
xt "-113000,13500,-104800,14500"
st "core_version : (15:0)"
blo "-113000,14300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "core_version"
t "std_logic_vector"
b "(15 downto 0)"
preAdd 0
posAdd 0
o 17
suid 17,0
)
)
)
*300 (CptPort
uid 12540,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12541,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-85000,13625,-84250,14375"
)
tg (CPTG
uid 12542,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 12543,0
va (VaSet
)
xt "-90300,13500,-86000,14500"
st "cld_resetn"
ju 2
blo "-86000,14300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "cld_resetn"
t "std_logic"
preAdd 0
posAdd 0
o 20
suid 18,0
)
)
)
*301 (CptPort
uid 12544,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12545,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-85000,15625,-84250,16375"
)
tg (CPTG
uid 12546,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 12547,0
va (VaSet
)
xt "-90900,15500,-86000,16500"
st "conv_resetn"
ju 2
blo "-86000,16300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "conv_resetn"
t "std_logic"
preAdd 0
posAdd 0
o 21
suid 19,0
)
)
)
*302 (CptPort
uid 12548,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12549,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-85000,14625,-84250,15375"
)
tg (CPTG
uid 12550,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 12551,0
va (VaSet
)
xt "-90400,14500,-86000,15500"
st "ctrl_resetn"
ju 2
blo "-86000,15300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "ctrl_resetn"
t "std_logic"
preAdd 0
posAdd 0
o 22
suid 20,0
)
)
)
*303 (CptPort
uid 12552,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12553,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-85000,24625,-84250,25375"
)
tg (CPTG
uid 12554,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 12555,0
va (VaSet
)
xt "-91200,24500,-86000,25500"
st "ddr_1_resetn"
ju 2
blo "-86000,25300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "ddr_1_resetn"
t "std_logic"
preAdd 0
posAdd 0
o 23
suid 21,0
)
)
)
*304 (CptPort
uid 12556,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12557,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-85000,19625,-84250,20375"
)
tg (CPTG
uid 12558,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 12559,0
va (VaSet
)
xt "-91600,19500,-86000,20500"
st "ddrif_1_resetn"
ju 2
blo "-86000,20300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "ddrif_1_resetn"
t "std_logic"
preAdd 0
posAdd 0
o 24
suid 22,0
)
)
)
*305 (CptPort
uid 12560,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12561,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-85000,20625,-84250,21375"
)
tg (CPTG
uid 12562,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 12563,0
va (VaSet
)
xt "-91600,20500,-86000,21500"
st "ddrif_2_resetn"
ju 2
blo "-86000,21300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "ddrif_2_resetn"
t "std_logic"
preAdd 0
posAdd 0
o 25
suid 23,0
)
)
)
*306 (CptPort
uid 12564,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12565,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-85000,22625,-84250,23375"
)
tg (CPTG
uid 12566,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 12567,0
va (VaSet
)
xt "-92600,22500,-86000,23500"
st "ddrif_pcie_resetn"
ju 2
blo "-86000,23300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "ddrif_pcie_resetn"
t "std_logic"
preAdd 0
posAdd 0
o 26
suid 24,0
)
)
)
*307 (CptPort
uid 12568,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12569,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-85000,16625,-84250,17375"
)
tg (CPTG
uid 12570,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 12571,0
va (VaSet
)
xt "-91200,16500,-86000,17500"
st "hsum_resetn"
ju 2
blo "-86000,17300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "hsum_resetn"
t "std_logic"
preAdd 0
posAdd 0
o 27
suid 25,0
)
)
)
*308 (CptPort
uid 12572,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12573,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-85000,7625,-84250,8375"
)
tg (CPTG
uid 12574,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 12575,0
va (VaSet
)
xt "-94900,7500,-86000,8500"
st "mcdataout_pcif : (31:0)"
ju 2
blo "-86000,8300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "mcdataout_pcif"
t "std_logic_vector"
b "(31 downto 0)"
preAdd 0
posAdd 0
o 28
suid 26,0
)
)
)
*309 (CptPort
uid 12576,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12577,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-85000,9625,-84250,10375"
)
tg (CPTG
uid 12578,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 12579,0
va (VaSet
)
xt "-90600,9500,-86000,10500"
st "mcms_conv"
ju 2
blo "-86000,10300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "mcms_conv"
t "std_logic"
preAdd 0
posAdd 0
o 29
suid 27,0
)
)
)
*310 (CptPort
uid 12580,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12581,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-85000,8625,-84250,9375"
)
tg (CPTG
uid 12582,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 12583,0
va (VaSet
)
xt "-90100,8500,-86000,9500"
st "mcms_ctrl"
ju 2
blo "-86000,9300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "mcms_ctrl"
t "std_logic"
preAdd 0
posAdd 0
o 30
suid 28,0
)
)
)
*311 (CptPort
uid 12584,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12585,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-85000,10625,-84250,11375"
)
tg (CPTG
uid 12586,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 12587,0
va (VaSet
)
xt "-90900,10500,-86000,11500"
st "mcms_hsum"
ju 2
blo "-86000,11300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "mcms_hsum"
t "std_logic"
preAdd 0
posAdd 0
o 31
suid 29,0
)
)
)
*312 (CptPort
uid 12588,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12589,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-114750,17625,-114000,18375"
)
tg (CPTG
uid 12590,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12591,0
va (VaSet
)
xt "-113000,17500,-105100,18500"
st "top_revision : (15:0)"
blo "-113000,18300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "top_revision"
t "std_logic_vector"
b "(15 downto 0)"
preAdd 0
posAdd 0
o 18
suid 30,0
)
)
)
*313 (CptPort
uid 12592,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12593,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-114750,16625,-114000,17375"
)
tg (CPTG
uid 12594,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12595,0
va (VaSet
)
xt "-113000,16500,-105300,17500"
st "top_version : (15:0)"
blo "-113000,17300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "top_version"
t "std_logic_vector"
b "(15 downto 0)"
preAdd 0
posAdd 0
o 19
suid 31,0
)
)
)
*314 (CptPort
uid 12596,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12597,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-85000,11625,-84250,12375"
)
tg (CPTG
uid 12598,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 12599,0
va (VaSet
)
xt "-90700,11500,-86000,12500"
st "mcms_msix"
ju 2
blo "-86000,12300"
)
)
thePort (LogicalPort
lang 1
m 1
decl (Decl
n "mcms_msix"
t "std_logic"
o 32
suid 32,0
)
)
)
*315 (CptPort
uid 12600,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12601,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-114750,28625,-114000,29375"
)
tg (CPTG
uid 12602,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12603,0
va (VaSet
)
xt "-113000,28500,-106200,29500"
st "ddr_1_reset_done"
blo "-113000,29300"
)
)
thePort (LogicalPort
lang 1
decl (Decl
n "ddr_1_reset_done"
t "std_logic"
o 33
suid 33,0
)
)
)
*316 (CptPort
uid 12604,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12605,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-114750,29625,-114000,30375"
)
tg (CPTG
uid 12606,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12607,0
va (VaSet
)
xt "-113000,29500,-106200,30500"
st "ddr_2_reset_done"
blo "-113000,30300"
)
)
thePort (LogicalPort
lang 1
decl (Decl
n "ddr_2_reset_done"
t "std_logic"
o 34
suid 34,0
)
)
)
*317 (CptPort
uid 12608,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12609,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-114750,38625,-114000,39375"
)
tg (CPTG
uid 12610,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12611,0
va (VaSet
)
xt "-113000,38500,-103600,39500"
st "mcdataout_msix : (31:0)"
blo "-113000,39300"
)
)
thePort (LogicalPort
decl (Decl
n "mcdataout_msix"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 35
suid 35,0
)
)
)
*318 (CptPort
uid 12612,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12613,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-85000,25625,-84250,26375"
)
tg (CPTG
uid 12614,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 12615,0
va (VaSet
)
xt "-91200,25500,-86000,26500"
st "ddr_2_resetn"
ju 2
blo "-86000,26300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ddr_2_resetn"
t "std_logic"
o 36
suid 36,0
)
)
)
*319 (CptPort
uid 12616,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12617,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-85000,17625,-84250,18375"
)
tg (CPTG
uid 12618,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 12619,0
va (VaSet
)
xt "-91000,17500,-86000,18500"
st "msix_resetn"
ju 2
blo "-86000,18300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "msix_resetn"
t "std_logic"
o 37
suid 37,0
)
)
)
*320 (CptPort
uid 12620,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12621,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-114750,19625,-114000,20375"
)
tg (CPTG
uid 12622,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12623,0
va (VaSet
)
xt "-113000,19500,-107500,20500"
st "ddr_0_cal_fail"
blo "-113000,20300"
)
)
thePort (LogicalPort
decl (Decl
n "ddr_0_cal_fail"
t "std_logic"
o 38
suid 38,0
)
)
)
*321 (CptPort
uid 12624,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12625,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-114750,20625,-114000,21375"
)
tg (CPTG
uid 12626,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12627,0
va (VaSet
)
xt "-113000,20500,-106900,21500"
st "ddr_0_cal_pass"
blo "-113000,21300"
)
)
thePort (LogicalPort
decl (Decl
n "ddr_0_cal_pass"
t "std_logic"
o 39
suid 39,0
)
)
)
*322 (CptPort
uid 12628,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12629,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-114750,25625,-114000,26375"
)
tg (CPTG
uid 12630,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12631,0
va (VaSet
)
xt "-113000,25500,-107500,26500"
st "ddr_3_cal_fail"
blo "-113000,26300"
)
)
thePort (LogicalPort
decl (Decl
n "ddr_3_cal_fail"
t "std_logic"
o 40
suid 40,0
)
)
)
*323 (CptPort
uid 12632,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12633,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-114750,26625,-114000,27375"
)
tg (CPTG
uid 12634,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12635,0
va (VaSet
)
xt "-113000,26500,-106900,27500"
st "ddr_3_cal_pass"
blo "-113000,27300"
)
)
thePort (LogicalPort
decl (Decl
n "ddr_3_cal_pass"
t "std_logic"
o 41
suid 41,0
)
)
)
*324 (CptPort
uid 12636,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12637,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-114750,27625,-114000,28375"
)
tg (CPTG
uid 12638,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12639,0
va (VaSet
)
xt "-113000,27500,-106200,28500"
st "ddr_0_reset_done"
blo "-113000,28300"
)
)
thePort (LogicalPort
decl (Decl
n "ddr_0_reset_done"
t "std_logic"
o 42
suid 42,0
)
)
)
*325 (CptPort
uid 12640,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12641,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-114750,30625,-114000,31375"
)
tg (CPTG
uid 12642,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12643,0
va (VaSet
)
xt "-113000,30500,-106200,31500"
st "ddr_3_reset_done"
blo "-113000,31300"
)
)
thePort (LogicalPort
decl (Decl
n "ddr_3_reset_done"
t "std_logic"
o 43
suid 43,0
)
)
)
*326 (CptPort
uid 12644,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12645,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-85000,26625,-84250,27375"
)
tg (CPTG
uid 12646,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 12647,0
va (VaSet
)
xt "-91200,26500,-86000,27500"
st "ddr_3_resetn"
ju 2
blo "-86000,27300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ddr_3_resetn"
t "std_logic"
o 44
suid 44,0
)
)
)
*327 (CptPort
uid 12648,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12649,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-85000,23625,-84250,24375"
)
tg (CPTG
uid 12650,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 12651,0
va (VaSet
)
xt "-91200,23500,-86000,24500"
st "ddr_0_resetn"
ju 2
blo "-86000,24300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ddr_0_resetn"
t "std_logic"
o 45
suid 45,0
)
)
)
*328 (CptPort
uid 12652,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12653,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-85000,21625,-84250,22375"
)
tg (CPTG
uid 12654,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 12655,0
va (VaSet
)
xt "-91600,21500,-86000,22500"
st "ddrif_3_resetn"
ju 2
blo "-86000,22300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ddrif_3_resetn"
t "std_logic"
o 46
suid 46,0
)
)
)
*329 (CptPort
uid 12656,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12657,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-85000,18625,-84250,19375"
)
tg (CPTG
uid 12658,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 12659,0
va (VaSet
)
xt "-91600,18500,-86000,19500"
st "ddrif_0_resetn"
ju 2
blo "-86000,19300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ddrif_0_resetn"
t "std_logic"
o 47
suid 47,0
)
)
)
]
shape (Rectangle
uid 12661,0
va (VaSet
vasetType 1
fg "54016,65280,54016"
lineColor "0,32896,0"
lineWidth 2
)
xt "-114000,7000,-85000,46000"
)
oxt "36000,-8000,65000,31000"
ttg (MlTextGroup
uid 12662,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*330 (Text
uid 12663,0
va (VaSet
font "Arial,8,1"
)
xt "-101800,29000,-96700,30000"
st "mci_top_lib"
blo "-101800,29800"
tm "BdLibraryNameMgr"
)
*331 (Text
uid 12664,0
va (VaSet
font "Arial,8,1"
)
xt "-101800,30000,-98400,31000"
st "mci_top"
blo "-101800,30800"
tm "CptNameMgr"
)
*332 (Text
uid 12665,0
va (VaSet
font "Arial,8,1"
)
xt "-101800,31000,-97800,32000"
st "mci_top_i"
blo "-101800,31800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 12666,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 12667,0
text (MLText
uid 12668,0
va (VaSet
font "Courier New,8,0"
)
xt "-114000,4000,-114000,4000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 12669,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "-113750,44250,-112250,45750"
iconName "BlockDiagram.png"
iconMaskName "BlockDiagram.msk"
ftype 1
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*333 (PortIoIn
uid 12670,0
shape (CompositeShape
uid 12671,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 12672,0
sl 0
ro 270
xt "-141000,23625,-139500,24375"
)
(Line
uid 12673,0
sl 0
ro 270
xt "-139500,24000,-139000,24000"
pts [
"-139500,24000"
"-139000,24000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 12674,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12675,0
va (VaSet
)
xt "-147500,23500,-142000,24500"
st "ddr_2_cal_fail"
ju 2
blo "-142000,24300"
tm "WireNameMgr"
)
)
)
*334 (PortIoIn
uid 12676,0
shape (CompositeShape
uid 12677,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 12678,0
sl 0
ro 270
xt "-141000,24625,-139500,25375"
)
(Line
uid 12679,0
sl 0
ro 270
xt "-139500,25000,-139000,25000"
pts [
"-139500,25000"
"-139000,25000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 12680,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12681,0
va (VaSet
)
xt "-148100,24500,-142000,25500"
st "ddr_2_cal_pass"
ju 2
blo "-142000,25300"
tm "WireNameMgr"
)
)
)
*335 (Net
uid 12688,0
lang 2
decl (Decl
n "ddr_2_cal_pass"
t "std_logic"
preAdd 0
posAdd 0
o 43
suid 272,0
)
declText (MLText
uid 12689,0
va (VaSet
font "Courier New,8,0"
)
xt "-217000,-9000,-199500,-8200"
st "ddr_2_cal_pass       : std_logic"
)
)
*336 (Net
uid 12696,0
lang 2
decl (Decl
n "ddr_2_cal_fail"
t "std_logic"
preAdd 0
posAdd 0
o 42
suid 274,0
)
declText (MLText
uid 12697,0
va (VaSet
font "Courier New,8,0"
)
xt "-217000,-9800,-199500,-9000"
st "ddr_2_cal_fail       : std_logic"
)
)
*337 (PortIoIn
uid 12698,0
shape (CompositeShape
uid 12699,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 12700,0
sl 0
ro 270
xt "-141000,25625,-139500,26375"
)
(Line
uid 12701,0
sl 0
ro 270
xt "-139500,26000,-139000,26000"
pts [
"-139500,26000"
"-139000,26000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 12702,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12703,0
va (VaSet
)
xt "-147500,25500,-142000,26500"
st "ddr_3_cal_fail"
ju 2
blo "-142000,26300"
tm "WireNameMgr"
)
)
)
*338 (PortIoIn
uid 12704,0
shape (CompositeShape
uid 12705,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 12706,0
sl 0
ro 270
xt "-141000,26625,-139500,27375"
)
(Line
uid 12707,0
sl 0
ro 270
xt "-139500,27000,-139000,27000"
pts [
"-139500,27000"
"-139000,27000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 12708,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12709,0
va (VaSet
)
xt "-148100,26500,-142000,27500"
st "ddr_3_cal_pass"
ju 2
blo "-142000,27300"
tm "WireNameMgr"
)
)
)
*339 (Net
uid 12726,0
decl (Decl
n "ddr_3_cal_fail"
t "std_logic"
o 44
suid 277,0
)
declText (MLText
uid 12727,0
va (VaSet
font "Courier New,8,0"
)
xt "-217000,-8200,-199500,-7400"
st "ddr_3_cal_fail       : std_logic"
)
)
*340 (Net
uid 12728,0
decl (Decl
n "ddr_3_cal_pass"
t "std_logic"
o 45
suid 278,0
)
declText (MLText
uid 12729,0
va (VaSet
font "Courier New,8,0"
)
xt "-217000,-7400,-199500,-6600"
st "ddr_3_cal_pass       : std_logic"
)
)
*341 (PortIoIn
uid 12730,0
shape (CompositeShape
uid 12731,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 12732,0
sl 0
ro 270
xt "-141000,29625,-139500,30375"
)
(Line
uid 12733,0
sl 0
ro 270
xt "-139500,30000,-139000,30000"
pts [
"-139500,30000"
"-139000,30000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 12734,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12735,0
va (VaSet
)
xt "-148800,29500,-142000,30500"
st "ddr_2_reset_done"
ju 2
blo "-142000,30300"
tm "WireNameMgr"
)
)
)
*342 (PortIoIn
uid 12736,0
shape (CompositeShape
uid 12737,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 12738,0
sl 0
ro 270
xt "-141000,30625,-139500,31375"
)
(Line
uid 12739,0
sl 0
ro 270
xt "-139500,31000,-139000,31000"
pts [
"-139500,31000"
"-139000,31000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 12740,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12741,0
va (VaSet
)
xt "-148800,30500,-142000,31500"
st "ddr_3_reset_done"
ju 2
blo "-142000,31300"
tm "WireNameMgr"
)
)
)
*343 (Net
uid 12758,0
decl (Decl
n "ddr_2_reset_done"
t "std_logic"
o 46
suid 281,0
)
declText (MLText
uid 12759,0
va (VaSet
font "Courier New,8,0"
)
xt "-217000,-6600,-199500,-5800"
st "ddr_2_reset_done     : std_logic"
)
)
*344 (Net
uid 12760,0
decl (Decl
n "ddr_3_reset_done"
t "std_logic"
o 47
suid 282,0
)
declText (MLText
uid 12761,0
va (VaSet
font "Courier New,8,0"
)
xt "-217000,-5800,-199500,-5000"
st "ddr_3_reset_done     : std_logic"
)
)
*345 (PortIoOut
uid 12774,0
shape (CompositeShape
uid 12775,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 12776,0
sl 0
ro 270
xt "-69500,21625,-68000,22375"
)
(Line
uid 12777,0
sl 0
ro 270
xt "-70000,22000,-69500,22000"
pts [
"-70000,22000"
"-69500,22000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 12778,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12779,0
va (VaSet
)
xt "-67000,21500,-61400,22500"
st "ddrif_3_resetn"
blo "-67000,22300"
tm "WireNameMgr"
)
)
)
*346 (PortIoOut
uid 12780,0
shape (CompositeShape
uid 12781,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 12782,0
sl 0
ro 270
xt "-69500,20625,-68000,21375"
)
(Line
uid 12783,0
sl 0
ro 270
xt "-70000,21000,-69500,21000"
pts [
"-70000,21000"
"-69500,21000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 12784,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12785,0
va (VaSet
)
xt "-67000,20500,-61400,21500"
st "ddrif_2_resetn"
blo "-67000,21300"
tm "WireNameMgr"
)
)
)
*347 (Net
uid 12802,0
decl (Decl
n "ddrif_2_resetn"
t "std_logic"
o 48
suid 285,0
)
declText (MLText
uid 12803,0
va (VaSet
font "Courier New,8,0"
)
xt "-217000,-5000,-199500,-4200"
st "ddrif_2_resetn       : std_logic"
)
)
*348 (Net
uid 12804,0
decl (Decl
n "ddrif_3_resetn"
t "std_logic"
o 49
suid 286,0
)
declText (MLText
uid 12805,0
va (VaSet
font "Courier New,8,0"
)
xt "-217000,-4200,-199500,-3400"
st "ddrif_3_resetn       : std_logic"
)
)
*349 (PortIoOut
uid 12806,0
shape (CompositeShape
uid 12807,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 12808,0
sl 0
ro 270
xt "-69500,25625,-68000,26375"
)
(Line
uid 12809,0
sl 0
ro 270
xt "-70000,26000,-69500,26000"
pts [
"-70000,26000"
"-69500,26000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 12810,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12811,0
va (VaSet
)
xt "-67000,25500,-62200,26500"
st "ddr_2_rst_n"
blo "-67000,26300"
tm "WireNameMgr"
)
)
)
*350 (PortIoOut
uid 12812,0
shape (CompositeShape
uid 12813,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 12814,0
sl 0
ro 270
xt "-69500,26625,-68000,27375"
)
(Line
uid 12815,0
sl 0
ro 270
xt "-70000,27000,-69500,27000"
pts [
"-70000,27000"
"-69500,27000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 12816,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12817,0
va (VaSet
)
xt "-67000,26500,-62200,27500"
st "ddr_3_rst_n"
blo "-67000,27300"
tm "WireNameMgr"
)
)
)
*351 (Net
uid 12834,0
decl (Decl
n "ddr_2_rst_n"
t "std_logic"
o 50
suid 289,0
)
declText (MLText
uid 12835,0
va (VaSet
font "Courier New,8,0"
)
xt "-217000,-3400,-199500,-2600"
st "ddr_2_rst_n          : std_logic"
)
)
*352 (Net
uid 12836,0
decl (Decl
n "ddr_3_rst_n"
t "std_logic"
o 51
suid 290,0
)
declText (MLText
uid 12837,0
va (VaSet
font "Courier New,8,0"
)
xt "-217000,-2600,-199500,-1800"
st "ddr_3_rst_n          : std_logic"
)
)
*353 (Net
uid 13061,0
decl (Decl
n "ddr_0_cal_pass"
t "std_logic"
o 27
suid 291,0
)
declText (MLText
uid 13062,0
va (VaSet
font "Courier New,8,0"
)
xt "-217000,-21800,-199500,-21000"
st "ddr_0_cal_pass       : std_logic"
)
)
*354 (Net
uid 13063,0
decl (Decl
n "ddr_1_cal_pass"
t "std_logic"
o 28
suid 292,0
)
declText (MLText
uid 13064,0
va (VaSet
font "Courier New,8,0"
)
xt "-217000,-21000,-199500,-20200"
st "ddr_1_cal_pass       : std_logic"
)
)
*355 (SaComponent
uid 13619,0
optionalChildren [
*356 (CptPort
uid 13499,0
ps "OnEdgeStrategy"
shape (Triangle
uid 13500,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-123750,-32375,-123000,-31625"
)
tg (CPTG
uid 13501,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 13502,0
va (VaSet
)
xt "-122000,-32500,-113000,-31500"
st "mcaddr : (18 downto 0)"
blo "-122000,-31700"
)
)
thePort (LogicalPort
lang 1
decl (Decl
n "mcaddr"
t "std_logic_vector"
b "(18 downto 0)"
preAdd 0
posAdd 0
o 12
suid 1,0
)
)
)
*357 (CptPort
uid 13503,0
ps "OnEdgeStrategy"
shape (Triangle
uid 13504,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-123750,-31375,-123000,-30625"
)
tg (CPTG
uid 13505,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 13506,0
va (VaSet
)
xt "-122000,-31500,-112500,-30500"
st "mcdatain : (31 downto 0)"
blo "-122000,-30700"
)
)
thePort (LogicalPort
lang 1
decl (Decl
n "mcdatain"
t "std_logic_vector"
b "(31 downto 0)"
preAdd 0
posAdd 0
o 13
suid 2,0
)
)
)
*358 (CptPort
uid 13507,0
ps "OnEdgeStrategy"
shape (Triangle
uid 13508,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-123750,-30375,-123000,-29625"
)
tg (CPTG
uid 13509,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 13510,0
va (VaSet
)
xt "-122000,-30500,-119200,-29500"
st "mcrwn"
blo "-122000,-29700"
)
)
thePort (LogicalPort
lang 1
decl (Decl
n "mcrwn"
t "std_logic"
preAdd 0
posAdd 0
o 15
suid 3,0
)
)
)
*359 (CptPort
uid 13511,0
ps "OnEdgeStrategy"
shape (Triangle
uid 13512,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-123750,-29375,-123000,-28625"
)
tg (CPTG
uid 13513,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 13514,0
va (VaSet
)
xt "-122000,-29500,-119400,-28500"
st "mcms"
blo "-122000,-28700"
)
)
thePort (LogicalPort
lang 1
decl (Decl
n "mcms"
t "std_logic"
preAdd 0
posAdd 0
o 14
suid 4,0
)
)
)
*360 (CptPort
uid 13515,0
ps "OnEdgeStrategy"
shape (Triangle
uid 13516,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-123750,-10375,-123000,-9625"
)
tg (CPTG
uid 13517,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 13518,0
va (VaSet
)
xt "-122000,-10500,-119000,-9500"
st "clk_sys"
blo "-122000,-9700"
)
)
thePort (LogicalPort
decl (Decl
n "clk_sys"
t "std_logic"
o 3
suid 5,0
)
)
)
*361 (CptPort
uid 13519,0
ps "OnEdgeStrategy"
shape (Triangle
uid 13520,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-96000,-32375,-95250,-31625"
)
tg (CPTG
uid 13521,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 13522,0
va (VaSet
)
xt "-106900,-32500,-97000,-31500"
st "mcdataout : (31 downto 0)"
ju 2
blo "-97000,-31700"
)
)
thePort (LogicalPort
lang 1
m 1
decl (Decl
n "mcdataout"
t "std_logic_vector"
b "(31 downto 0)"
preAdd 0
posAdd 0
o 29
suid 7,0
)
)
)
*362 (CptPort
uid 13523,0
ps "OnEdgeStrategy"
shape (Triangle
uid 13524,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-96000,-31375,-95250,-30625"
)
tg (CPTG
uid 13525,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 13526,0
va (VaSet
)
xt "-107300,-31500,-97000,-30500"
st "overlap_size : (9 downto 0)"
ju 2
blo "-97000,-30700"
)
)
thePort (LogicalPort
lang 1
m 1
decl (Decl
n "overlap_size"
t "std_logic_vector"
b "(9 downto 0)"
preAdd 0
posAdd 0
o 30
suid 8,0
)
)
)
*363 (CptPort
uid 13527,0
ps "OnEdgeStrategy"
shape (Triangle
uid 13528,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-96000,-30375,-95250,-29625"
)
tg (CPTG
uid 13529,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 13530,0
va (VaSet
)
xt "-109200,-30500,-97000,-29500"
st "fop_sample_num : (22 downto 0)"
ju 2
blo "-97000,-29700"
)
)
thePort (LogicalPort
lang 1
m 1
decl (Decl
n "fop_sample_num"
t "std_logic_vector"
b "(22 downto 0)"
preAdd 0
posAdd 0
o 24
suid 9,0
)
)
)
*364 (CptPort
uid 13531,0
ps "OnEdgeStrategy"
shape (Triangle
uid 13532,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-96000,-28375,-95250,-27625"
)
tg (CPTG
uid 13533,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 13534,0
va (VaSet
)
xt "-107500,-28500,-97000,-27500"
st "ifft_loop_num : (5 downto 0)"
ju 2
blo "-97000,-27700"
)
)
thePort (LogicalPort
lang 1
m 1
decl (Decl
n "ifft_loop_num"
t "std_logic_vector"
b "(5 downto 0)"
preAdd 0
posAdd 0
o 28
suid 11,0
)
)
)
*365 (CptPort
uid 13535,0
ps "OnEdgeStrategy"
shape (Triangle
uid 13536,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-123750,-24375,-123000,-23625"
)
tg (CPTG
uid 13537,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 13538,0
va (VaSet
)
xt "-122000,-24500,-118600,-23500"
st "cld_done"
blo "-122000,-23700"
)
)
thePort (LogicalPort
decl (Decl
n "cld_done"
t "std_logic"
o 1
suid 12,0
)
)
)
*366 (CptPort
uid 13539,0
ps "OnEdgeStrategy"
shape (Triangle
uid 13540,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-123750,-23375,-123000,-22625"
)
tg (CPTG
uid 13541,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 13542,0
va (VaSet
)
xt "-122000,-23500,-118000,-22500"
st "conv_done"
blo "-122000,-22700"
)
)
thePort (LogicalPort
decl (Decl
n "conv_done"
t "std_logic"
o 4
suid 13,0
)
)
)
*367 (CptPort
uid 13543,0
ps "OnEdgeStrategy"
shape (Triangle
uid 13544,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-123750,-22375,-123000,-21625"
)
tg (CPTG
uid 13545,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 13546,0
va (VaSet
)
xt "-122000,-22500,-117700,-21500"
st "hsum_done"
blo "-122000,-21700"
)
)
thePort (LogicalPort
decl (Decl
n "hsum_done"
t "std_logic"
o 8
suid 14,0
)
)
)
*368 (CptPort
uid 13547,0
ps "OnEdgeStrategy"
shape (Triangle
uid 13548,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-96000,-27375,-95250,-26625"
)
tg (CPTG
uid 13549,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 13550,0
va (VaSet
)
xt "-106400,-27500,-97000,-26500"
st "cld_page : (31 downto 0)"
ju 2
blo "-97000,-26700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "cld_page"
t "std_logic_vector"
b "(31 downto 0)"
o 19
suid 15,0
)
)
)
*369 (CptPort
uid 13551,0
ps "OnEdgeStrategy"
shape (Triangle
uid 13552,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-96000,-26375,-95250,-25625"
)
tg (CPTG
uid 13553,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 13554,0
va (VaSet
)
xt "-107000,-26500,-97000,-25500"
st "conv_page : (31 downto 0)"
ju 2
blo "-97000,-25700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "conv_page"
t "std_logic_vector"
b "(31 downto 0)"
o 22
suid 16,0
)
)
)
*370 (CptPort
uid 13555,0
ps "OnEdgeStrategy"
shape (Triangle
uid 13556,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-96000,-25375,-95250,-24625"
)
tg (CPTG
uid 13557,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 13558,0
va (VaSet
)
xt "-107300,-25500,-97000,-24500"
st "hsum_page : (31 downto 0)"
ju 2
blo "-97000,-24700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "hsum_page"
t "std_logic_vector"
b "(31 downto 0)"
o 26
suid 17,0
)
)
)
*371 (CptPort
uid 13559,0
ps "OnEdgeStrategy"
shape (Triangle
uid 13560,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-96000,-24375,-95250,-23625"
)
tg (CPTG
uid 13561,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 13562,0
va (VaSet
)
xt "-101400,-24500,-97000,-23500"
st "cld_enable"
ju 2
blo "-97000,-23700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "cld_enable"
t "std_logic"
o 18
suid 18,0
)
)
)
*372 (CptPort
uid 13563,0
ps "OnEdgeStrategy"
shape (Triangle
uid 13564,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-96000,-23375,-95250,-22625"
)
tg (CPTG
uid 13565,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 13566,0
va (VaSet
)
xt "-102000,-23500,-97000,-22500"
st "conv_enable"
ju 2
blo "-97000,-22700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "conv_enable"
t "std_logic"
o 21
suid 19,0
)
)
)
*373 (CptPort
uid 13567,0
ps "OnEdgeStrategy"
shape (Triangle
uid 13568,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-96000,-22375,-95250,-21625"
)
tg (CPTG
uid 13569,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 13570,0
va (VaSet
)
xt "-102300,-22500,-97000,-21500"
st "hsum_enable"
ju 2
blo "-97000,-21700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "hsum_enable"
t "std_logic"
o 25
suid 20,0
)
)
)
*374 (CptPort
uid 13571,0
ps "OnEdgeStrategy"
shape (Triangle
uid 13572,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-96000,-21375,-95250,-20625"
)
tg (CPTG
uid 13573,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 13574,0
va (VaSet
)
xt "-101400,-21500,-97000,-20500"
st "cld_trigger"
ju 2
blo "-97000,-20700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "cld_trigger"
t "std_logic"
o 20
suid 21,0
)
)
)
*375 (CptPort
uid 13575,0
ps "OnEdgeStrategy"
shape (Triangle
uid 13576,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-96000,-20375,-95250,-19625"
)
tg (CPTG
uid 13577,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 13578,0
va (VaSet
)
xt "-102000,-20500,-97000,-19500"
st "conv_trigger"
ju 2
blo "-97000,-19700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "conv_trigger"
t "std_logic"
o 23
suid 22,0
)
)
)
*376 (CptPort
uid 13579,0
ps "OnEdgeStrategy"
shape (Triangle
uid 13580,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-96000,-19375,-95250,-18625"
)
tg (CPTG
uid 13581,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 13582,0
va (VaSet
)
xt "-102300,-19500,-97000,-18500"
st "hsum_trigger"
ju 2
blo "-97000,-18700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "hsum_trigger"
t "std_logic"
o 27
suid 23,0
)
)
)
*377 (CptPort
uid 13583,0
ps "OnEdgeStrategy"
shape (Triangle
uid 13584,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-123750,-28375,-123000,-27625"
)
tg (CPTG
uid 13585,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 13586,0
va (VaSet
)
xt "-122000,-28500,-119100,-27500"
st "clk_mc"
blo "-122000,-27700"
)
)
thePort (LogicalPort
lang 1
decl (Decl
n "clk_mc"
t "std_logic"
preAdd 0
posAdd 0
o 2
suid 24,0
)
)
)
*378 (CptPort
uid 13587,0
ps "OnEdgeStrategy"
shape (Triangle
uid 13588,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-123750,-27375,-123000,-26625"
)
tg (CPTG
uid 13589,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 13590,0
va (VaSet
)
xt "-122000,-27500,-118400,-26500"
st "rst_mc_n"
blo "-122000,-26700"
)
)
thePort (LogicalPort
lang 1
decl (Decl
n "rst_mc_n"
t "std_logic"
preAdd 0
posAdd 0
o 16
suid 25,0
)
)
)
*379 (CptPort
uid 13591,0
ps "OnEdgeStrategy"
shape (Triangle
uid 13592,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-123750,-9375,-123000,-8625"
)
tg (CPTG
uid 13593,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 13594,0
va (VaSet
)
xt "-122000,-9500,-118300,-8500"
st "rst_sys_n"
blo "-122000,-8700"
)
)
thePort (LogicalPort
decl (Decl
n "rst_sys_n"
t "std_logic"
o 17
suid 26,0
)
)
)
*380 (CptPort
uid 13595,0
ps "OnEdgeStrategy"
shape (Triangle
uid 13596,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-123750,-21375,-123000,-20625"
)
tg (CPTG
uid 13597,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 13598,0
va (VaSet
)
xt "-122000,-21500,-116300,-20500"
st "conv_fft_ready"
blo "-122000,-20700"
)
)
thePort (LogicalPort
decl (Decl
n "conv_fft_ready"
t "std_logic"
o 5
suid 27,0
)
)
)
*381 (CptPort
uid 13599,0
ps "OnEdgeStrategy"
shape (Triangle
uid 13600,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-123750,-18375,-123000,-17625"
)
tg (CPTG
uid 13601,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 13602,0
va (VaSet
)
xt "-122000,-18500,-117100,-17500"
st "conv_wr_en"
blo "-122000,-17700"
)
)
thePort (LogicalPort
decl (Decl
n "conv_wr_en"
t "std_logic"
o 7
suid 28,0
)
)
)
*382 (CptPort
uid 13603,0
ps "OnEdgeStrategy"
shape (Triangle
uid 13604,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-123750,-17375,-123000,-16625"
)
tg (CPTG
uid 13605,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 13606,0
va (VaSet
)
xt "-122000,-17500,-116700,-16500"
st "conv_waitreq"
blo "-122000,-16700"
)
)
thePort (LogicalPort
decl (Decl
n "conv_waitreq"
t "std_logic"
o 6
suid 29,0
)
)
)
*383 (CptPort
uid 13607,0
ps "OnEdgeStrategy"
shape (Triangle
uid 13608,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-123750,-16375,-123000,-15625"
)
tg (CPTG
uid 13609,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 13610,0
va (VaSet
)
xt "-122000,-16500,-117000,-15500"
st "hsum_rd_en"
blo "-122000,-15700"
)
)
thePort (LogicalPort
decl (Decl
n "hsum_rd_en"
t "std_logic"
o 9
suid 30,0
)
)
)
*384 (CptPort
uid 13611,0
ps "OnEdgeStrategy"
shape (Triangle
uid 13612,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-123750,-15375,-123000,-14625"
)
tg (CPTG
uid 13613,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 13614,0
va (VaSet
)
xt "-122000,-15500,-116400,-14500"
st "hsum_waitreq"
blo "-122000,-14700"
)
)
thePort (LogicalPort
decl (Decl
n "hsum_waitreq"
t "std_logic"
o 11
suid 31,0
)
)
)
*385 (CptPort
uid 13615,0
ps "OnEdgeStrategy"
shape (Triangle
uid 13616,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-123750,-14375,-123000,-13625"
)
tg (CPTG
uid 13617,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 13618,0
va (VaSet
)
xt "-122000,-14500,-117300,-13500"
st "hsum_valid"
blo "-122000,-13700"
)
)
thePort (LogicalPort
decl (Decl
n "hsum_valid"
t "std_logic"
o 10
suid 32,0
)
)
)
]
shape (Rectangle
uid 13620,0
va (VaSet
vasetType 1
fg "54016,65280,54016"
lineColor "0,32896,0"
lineWidth 2
)
xt "-123000,-33000,-96000,-7000"
)
oxt "15000,6000,42000,32000"
ttg (MlTextGroup
uid 13621,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*386 (Text
uid 13622,0
va (VaSet
font "Arial,8,1"
)
xt "-111800,-24000,-108900,-23000"
st "ctrl_lib"
blo "-111800,-23200"
tm "BdLibraryNameMgr"
)
*387 (Text
uid 13623,0
va (VaSet
font "Arial,8,1"
)
xt "-111800,-23000,-110200,-22000"
st "ctrl"
blo "-111800,-22200"
tm "CptNameMgr"
)
*388 (Text
uid 13624,0
va (VaSet
font "Arial,8,1"
)
xt "-111800,-22000,-109600,-21000"
st "ctrl_i"
blo "-111800,-21200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 13625,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 13626,0
text (MLText
uid 13627,0
va (VaSet
font "Courier New,8,0"
)
xt "-138000,-27000,-138000,-27000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 13628,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "-122750,-8750,-121250,-7250"
iconName "BlockDiagram.png"
iconMaskName "BlockDiagram.msk"
ftype 1
)
viewiconposition 0
portVis (PortSigDisplay
sIVOD 1
sF 0
)
archFileType "UNKNOWN"
)
*389 (Net
uid 13637,0
lang 2
decl (Decl
n "ddr1_wr_en_s"
t "std_logic"
preAdd 0
posAdd 0
o 96
suid 294,0
)
declText (MLText
uid 13638,0
va (VaSet
font "Courier New,8,0"
)
xt "-217000,34400,-196000,35200"
st "signal ddr1_wr_en_s         : std_logic"
)
)
*390 (HdlText
uid 13639,0
optionalChildren [
*391 (EmbeddedText
uid 13655,0
commentText (CommentText
uid 13656,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 13657,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "91000,21000,120000,26000"
)
oxt "0,0,18000,5000"
text (MLText
uid 13658,0
va (VaSet
)
xt "91200,21200,111800,25200"
st "
-- eb1 1   
ASSIGN_DDR_RD_EN: ddr1_rd_en <= ddr1_rd_en_s; 
ASSIGN_DDR_WR_EN: ddr1_wr_en <=ddr1_wr_en_s;
                                    
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 5000
visibleWidth 29000
)
)
)
]
shape (Rectangle
uid 13640,0
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "91000,-32000,97000,21000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 13641,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*392 (Text
uid 13642,0
va (VaSet
font "Arial,8,1"
)
xt "93150,-18000,94850,-17000"
st "eb1"
blo "93150,-17200"
tm "HdlTextNameMgr"
)
*393 (Text
uid 13643,0
va (VaSet
font "Arial,8,1"
)
xt "93150,-17000,93950,-16000"
st "1"
blo "93150,-16200"
tm "HdlTextNumberMgr"
)
]
)
viewicon (ZoomableIcon
uid 13644,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "91250,19250,92750,20750"
iconName "TextFile.png"
iconMaskName "TextFile.msk"
ftype 21
)
viewiconposition 0
)
*394 (Net
uid 13653,0
decl (Decl
n "ddr1_rd_en_s"
t "std_logic"
posAdd 0
o 97
suid 296,0
)
declText (MLText
uid 13654,0
va (VaSet
font "Courier New,8,0"
)
xt "-217000,35200,-196000,36000"
st "signal ddr1_rd_en_s         : std_logic"
)
)
*395 (Wire
uid 1012,0
shape (OrthoPolyLine
uid 1013,0
va (VaSet
vasetType 3
)
xt "-139000,-3000,-132000,-3000"
pts [
"-139000,-3000"
"-132000,-3000"
]
)
start &17
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1016,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1017,0
va (VaSet
isHidden 1
)
xt "-137000,-4000,-133200,-3000"
st "CLK_SYS"
blo "-137000,-3200"
tm "WireNameMgr"
)
)
on &45
)
*396 (Wire
uid 1018,0
shape (OrthoPolyLine
uid 1019,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "6000,-20000,21250,-20000"
pts [
"21250,-20000"
"6000,-20000"
]
)
start &278
sat 32
eat 16
sty 1
sl "(31 downto 6)"
st 0
sf 1
si 0
tg (WTG
uid 1022,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1023,0
va (VaSet
)
xt "7000,-21000,17200,-20000"
st "conv_page_s(31:6) : (31:0)"
blo "7000,-20200"
tm "WireNameMgr"
)
)
on &64
)
*397 (Wire
uid 1024,0
shape (OrthoPolyLine
uid 1025,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "15000,4000,24250,4000"
pts [
"15000,4000"
"24250,4000"
]
)
end &188
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 1028,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1029,0
va (VaSet
)
xt "16000,3000,24500,4000"
st "hsum_page_s : (31:0)"
blo "16000,3800"
tm "WireNameMgr"
)
)
on &61
)
*398 (Wire
uid 1036,0
shape (OrthoPolyLine
uid 1037,0
va (VaSet
vasetType 3
)
xt "15000,5000,24250,5000"
pts [
"15000,5000"
"24250,5000"
]
)
end &189
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 1040,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1041,0
va (VaSet
)
xt "16000,4000,22100,5000"
st "hsum_trigger_s"
blo "16000,4800"
tm "WireNameMgr"
)
)
on &63
)
*399 (Wire
uid 1042,0
shape (OrthoPolyLine
uid 1043,0
va (VaSet
vasetType 3
)
xt "16000,22000,24250,22000"
pts [
"16000,22000"
"24250,22000"
]
)
end &181
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 1046,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1047,0
va (VaSet
)
xt "17000,21000,20800,22000"
st "CLK_SYS"
blo "17000,21800"
tm "WireNameMgr"
)
)
on &45
)
*400 (Wire
uid 1048,0
shape (OrthoPolyLine
uid 1049,0
va (VaSet
vasetType 3
)
xt "15000,6000,24250,6000"
pts [
"15000,6000"
"24250,6000"
]
)
end &187
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 1052,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1053,0
va (VaSet
)
xt "16000,5000,22100,6000"
st "hsum_enable_s"
blo "16000,5800"
tm "WireNameMgr"
)
)
on &62
)
*401 (Wire
uid 1060,0
shape (OrthoPolyLine
uid 1061,0
va (VaSet
vasetType 3
)
xt "16000,24000,24250,24000"
pts [
"16000,24000"
"24250,24000"
]
)
end &180
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 1064,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1065,0
va (VaSet
)
xt "17000,23000,20600,24000"
st "CLK_MC"
blo "17000,23800"
tm "WireNameMgr"
)
)
on &47
)
*402 (Wire
uid 1066,0
shape (OrthoPolyLine
uid 1067,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "16000,13000,24250,13000"
pts [
"16000,13000"
"24250,13000"
]
)
end &190
sat 16
eat 32
sty 1
sl "(17 downto 0)"
st 0
sf 1
tg (WTG
uid 1070,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1071,0
va (VaSet
)
xt "17000,12000,25400,13000"
st "mcaddr(17:0) : (21:0)"
blo "17000,12800"
tm "WireNameMgr"
)
)
on &70
)
*403 (Wire
uid 1072,0
shape (OrthoPolyLine
uid 1073,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "54750,13000,66000,13000"
pts [
"54750,13000"
"66000,13000"
]
)
start &192
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 1076,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1077,0
va (VaSet
)
xt "58000,12000,68400,13000"
st "mcdataout_hsum_s : (31:0)"
blo "58000,12800"
tm "WireNameMgr"
)
)
on &152
)
*404 (Wire
uid 1078,0
shape (OrthoPolyLine
uid 1079,0
va (VaSet
vasetType 3
)
xt "25000,4000,57000,34000"
pts [
"54750,4000"
"57000,4000"
"57000,30000"
"25000,30000"
"25000,34000"
"31250,34000"
]
)
start &186
end &229
es 0
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 1082,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1083,0
va (VaSet
)
xt "40000,29000,45500,30000"
st "hsum_done_s"
blo "40000,29800"
tm "WireNameMgr"
)
)
on &172
)
*405 (Wire
uid 1084,0
shape (OrthoPolyLine
uid 1085,0
va (VaSet
vasetType 3
)
xt "16000,25000,24250,25000"
pts [
"16000,25000"
"24250,25000"
]
)
end &195
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 1088,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1089,0
va (VaSet
)
xt "17000,24000,21700,25000"
st "RST_MC_N"
blo "17000,24800"
tm "WireNameMgr"
)
)
on &48
)
*406 (Wire
uid 1090,0
shape (OrthoPolyLine
uid 1091,0
va (VaSet
vasetType 3
)
xt "16000,15000,24250,15000"
pts [
"16000,15000"
"24250,15000"
]
)
end &193
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 1094,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1095,0
va (VaSet
)
xt "17000,14000,23100,15000"
st "mcms_hsum_s"
blo "17000,14800"
tm "WireNameMgr"
)
)
on &141
)
*407 (Wire
uid 1096,0
shape (OrthoPolyLine
uid 1097,0
va (VaSet
vasetType 3
)
xt "16000,23000,24250,23000"
pts [
"16000,23000"
"24250,23000"
]
)
end &196
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 1100,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1101,0
va (VaSet
)
xt "17000,22000,24200,23000"
st "rst_hsum_sys_n_s"
blo "17000,22800"
tm "WireNameMgr"
)
)
on &149
)
*408 (Wire
uid 1102,0
shape (OrthoPolyLine
uid 1103,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "16000,14000,24250,14000"
pts [
"16000,14000"
"24250,14000"
]
)
end &191
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 1106,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1107,0
va (VaSet
)
xt "17000,13000,22900,14000"
st "mcdata : (31:0)"
blo "17000,13800"
tm "WireNameMgr"
)
)
on &71
)
*409 (Wire
uid 1108,0
shape (OrthoPolyLine
uid 1109,0
va (VaSet
vasetType 3
)
xt "16000,16000,24250,16000"
pts [
"16000,16000"
"24250,16000"
]
)
end &194
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 1112,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1113,0
va (VaSet
)
xt "17000,15000,19800,16000"
st "mcrwn"
blo "17000,15800"
tm "WireNameMgr"
)
)
on &72
)
*410 (Wire
uid 1118,0
shape (OrthoPolyLine
uid 1119,0
va (VaSet
vasetType 3
)
xt "6000,-21000,21250,-21000"
pts [
"6000,-21000"
"21250,-21000"
]
)
end &275
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 1122,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1123,0
va (VaSet
)
xt "7000,-22000,17400,-21000"
st "fop_sample_num_s : (22:0)"
blo "7000,-21200"
tm "WireNameMgr"
)
)
on &46
)
*411 (Wire
uid 1394,0
shape (OrthoPolyLine
uid 1395,0
va (VaSet
vasetType 3
)
xt "6000,-11000,21250,-11000"
pts [
"6000,-11000"
"21250,-11000"
]
)
end &271
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1398,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1399,0
va (VaSet
)
xt "7000,-12000,12800,-11000"
st "mcms_conv_s"
blo "7000,-11200"
tm "WireNameMgr"
)
)
on &139
)
*412 (Wire
uid 1400,0
shape (OrthoPolyLine
uid 1401,0
va (VaSet
vasetType 3
)
xt "-26250,-28000,21250,-28000"
pts [
"-26250,-28000"
"21250,-28000"
]
)
start &32
end &263
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1402,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1403,0
va (VaSet
)
xt "-25000,-29000,-19800,-28000"
st "conv_valid_s"
blo "-25000,-28200"
tm "WireNameMgr"
)
)
on &60
)
*413 (Wire
uid 1404,0
shape (OrthoPolyLine
uid 1405,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "6000,-22000,21250,-22000"
pts [
"6000,-22000"
"21250,-22000"
]
)
end &274
sat 16
eat 32
sty 1
sl "(ifft_loop_bits_g downto 0)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1408,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1409,0
va (VaSet
)
xt "7000,-23000,19700,-22000"
st "ifft_loop_num_s(ifft_loop_bits_g:0)"
blo "7000,-22200"
tm "WireNameMgr"
)
)
on &50
)
*414 (Wire
uid 1410,0
shape (OrthoPolyLine
uid 1411,0
va (VaSet
vasetType 3
)
xt "12000,-8000,21250,-8000"
pts [
"12000,-8000"
"21250,-8000"
]
)
end &260
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1414,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1415,0
va (VaSet
)
xt "13000,-9000,17700,-8000"
st "RST_MC_N"
blo "13000,-8200"
tm "WireNameMgr"
)
)
on &48
)
*415 (Wire
uid 1416,0
shape (OrthoPolyLine
uid 1417,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-26250,-32000,-18000,-32000"
pts [
"-26250,-32000"
"-18000,-32000"
]
)
start &35
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 1420,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1421,0
va (VaSet
)
xt "-24250,-33000,-16250,-32000"
st "conv_data_s : (63:0)"
blo "-24250,-32200"
tm "WireNameMgr"
)
)
on &49
)
*416 (Wire
uid 1422,0
shape (OrthoPolyLine
uid 1423,0
va (VaSet
vasetType 3
)
xt "-26250,-24000,-17000,-24000"
pts [
"-26250,-24000"
"-17000,-24000"
]
)
start &29
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 1426,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1427,0
va (VaSet
)
xt "-25000,-25000,-20300,-24000"
st "conv_req_s"
blo "-25000,-24200"
tm "WireNameMgr"
)
)
on &56
)
*417 (Wire
uid 1428,0
shape (OrthoPolyLine
uid 1429,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "6000,-32000,21250,-32000"
pts [
"6000,-32000"
"21250,-32000"
]
)
end &259
sat 16
eat 32
sty 1
sl "(31 downto 0)"
st 0
sf 1
si 0
tg (WTG
uid 1432,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1433,0
va (VaSet
)
xt "7000,-33000,17000,-32000"
st "conv_data_s(31:0) : (63:0)"
blo "7000,-32200"
tm "WireNameMgr"
)
)
on &49
)
*418 (Wire
uid 1434,0
shape (OrthoPolyLine
uid 1435,0
va (VaSet
vasetType 3
)
xt "-26250,-30000,21250,-30000"
pts [
"-26250,-30000"
"21250,-30000"
]
)
start &30
end &262
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1436,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1437,0
va (VaSet
)
xt "-25000,-31000,-20400,-30000"
st "conv_sof_s"
blo "-25000,-30200"
tm "WireNameMgr"
)
)
on &53
)
*419 (Wire
uid 1438,0
shape (OrthoPolyLine
uid 1439,0
va (VaSet
vasetType 3
)
xt "6000,-12000,21250,-12000"
pts [
"6000,-12000"
"21250,-12000"
]
)
end &270
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1442,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1443,0
va (VaSet
)
xt "7000,-13000,9800,-12000"
st "mcrwn"
blo "7000,-12200"
tm "WireNameMgr"
)
)
on &72
)
*420 (Wire
uid 1444,0
shape (OrthoPolyLine
uid 1445,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "6000,-23000,21250,-23000"
pts [
"6000,-23000"
"21250,-23000"
]
)
end &258
sat 16
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1448,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1449,0
va (VaSet
)
xt "7000,-24000,12900,-23000"
st "overlap_size_s"
blo "7000,-23200"
tm "WireNameMgr"
)
)
on &58
)
*421 (Wire
uid 1450,0
shape (OrthoPolyLine
uid 1451,0
va (VaSet
vasetType 3
)
xt "12000,-17000,21250,-17000"
pts [
"12000,-17000"
"21250,-17000"
]
)
end &261
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1454,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1455,0
va (VaSet
)
xt "13000,-18000,19900,-17000"
st "rst_conv_sys_n_s"
blo "13000,-17200"
tm "WireNameMgr"
)
)
on &148
)
*422 (Wire
uid 1456,0
shape (OrthoPolyLine
uid 1457,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-63000,-20000,-50750,-20000"
pts [
"-63000,-20000"
"-50750,-20000"
]
)
end &22
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 1460,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1461,0
va (VaSet
)
xt "-62000,-21000,-54800,-20000"
st "cld_page_s : (31:0)"
blo "-62000,-20200"
tm "WireNameMgr"
)
)
on &59
)
*423 (Wire
uid 1462,0
shape (OrthoPolyLine
uid 1463,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-63000,-19000,-50750,-19000"
pts [
"-63000,-19000"
"-50750,-19000"
]
)
end &27
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 1466,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1467,0
va (VaSet
)
xt "-62000,-20000,-49800,-19000"
st "overlap_size_s : (fft_abits_g-1:0)"
blo "-62000,-19200"
tm "WireNameMgr"
)
)
on &58
)
*424 (Wire
uid 1468,0
shape (OrthoPolyLine
uid 1469,0
va (VaSet
vasetType 3
)
xt "-57000,-24000,-50750,-24000"
pts [
"-57000,-24000"
"-50750,-24000"
]
)
end &24
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 1472,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1473,0
va (VaSet
)
xt "-56000,-25000,-50800,-24000"
st "cld_trigger_s"
blo "-56000,-24200"
tm "WireNameMgr"
)
)
on &51
)
*425 (Wire
uid 1474,0
shape (OrthoPolyLine
uid 1475,0
va (VaSet
vasetType 3
)
xt "-63000,-11000,-50750,-11000"
pts [
"-63000,-11000"
"-50750,-11000"
]
)
end &26
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 1478,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1479,0
va (VaSet
)
xt "-62000,-12000,-58200,-11000"
st "CLK_SYS"
blo "-62000,-11200"
tm "WireNameMgr"
)
)
on &45
)
*426 (Wire
uid 1480,0
shape (OrthoPolyLine
uid 1481,0
va (VaSet
vasetType 3
)
xt "-57000,-22000,-50750,-22000"
pts [
"-57000,-22000"
"-50750,-22000"
]
)
end &23
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 1484,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1485,0
va (VaSet
)
xt "-56000,-23000,-50800,-22000"
st "cld_enable_s"
blo "-56000,-22200"
tm "WireNameMgr"
)
)
on &54
)
*427 (Wire
uid 1486,0
shape (OrthoPolyLine
uid 1487,0
va (VaSet
vasetType 3
)
xt "-26250,-20000,31250,32000"
pts [
"-26250,-20000"
"-17000,-20000"
"-17000,32000"
"31250,32000"
]
)
start &36
end &225
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 1490,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1491,0
va (VaSet
)
xt "-24250,-21000,-19650,-20000"
st "cld_done_s"
blo "-24250,-20200"
tm "WireNameMgr"
)
)
on &178
)
*428 (Wire
uid 1492,0
shape (OrthoPolyLine
uid 1493,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-63000,-18000,-50750,-18000"
pts [
"-63000,-18000"
"-50750,-18000"
]
)
end &37
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 1496,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1497,0
va (VaSet
)
xt "-62000,-19000,-51600,-18000"
st "fop_sample_num_s : (22:0)"
blo "-62000,-18200"
tm "WireNameMgr"
)
)
on &46
)
*429 (Wire
uid 1498,0
shape (OrthoPolyLine
uid 1499,0
va (VaSet
vasetType 3
)
xt "-63000,-9000,-50750,-9000"
pts [
"-63000,-9000"
"-50750,-9000"
]
)
end &38
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 1502,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1503,0
va (VaSet
)
xt "-62000,-10000,-55700,-9000"
st "rst_cld_sys_n_s"
blo "-62000,-9200"
tm "WireNameMgr"
)
)
on &150
)
*430 (Wire
uid 1504,0
shape (OrthoPolyLine
uid 1505,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-26250,-22000,-17000,-22000"
pts [
"-26250,-22000"
"-17000,-22000"
]
)
start &33
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 1508,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1509,0
va (VaSet
)
xt "-25000,-23000,-17300,-22000"
st "fft_sample_s : (9:0)"
blo "-25000,-22200"
tm "WireNameMgr"
)
)
on &52
)
*431 (Wire
uid 1596,0
shape (OrthoPolyLine
uid 1597,0
va (VaSet
vasetType 3
)
xt "-26250,-34000,21250,-34000"
pts [
"21250,-34000"
"-26250,-34000"
]
)
start &267
end &28
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1598,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1599,0
va (VaSet
)
xt "14000,-35000,19500,-34000"
st "conv_ready_s"
blo "14000,-34200"
tm "WireNameMgr"
)
)
on &65
)
*432 (Wire
uid 1600,0
shape (OrthoPolyLine
uid 1601,0
va (VaSet
vasetType 3
)
xt "6000,-25000,21250,-25000"
pts [
"6000,-25000"
"21250,-25000"
]
)
end &277
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1604,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1605,0
va (VaSet
)
xt "7000,-26000,12800,-25000"
st "conv_trigger_s"
blo "7000,-25200"
tm "WireNameMgr"
)
)
on &66
)
*433 (Wire
uid 1606,0
shape (OrthoPolyLine
uid 1607,0
va (VaSet
vasetType 3
)
xt "6000,-24000,21250,-24000"
pts [
"6000,-24000"
"21250,-24000"
]
)
end &253
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1610,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1611,0
va (VaSet
)
xt "7000,-25000,12800,-24000"
st "conv_enable_s"
blo "7000,-24200"
tm "WireNameMgr"
)
)
on &67
)
*434 (Wire
uid 1618,0
shape (OrthoPolyLine
uid 1619,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "6000,-14000,21250,-14000"
pts [
"6000,-14000"
"21250,-14000"
]
)
end &257
sat 16
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1622,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1623,0
va (VaSet
)
xt "7000,-15000,9900,-14000"
st "mcdata"
blo "7000,-14200"
tm "WireNameMgr"
)
)
on &71
)
*435 (Wire
uid 1624,0
shape (OrthoPolyLine
uid 1625,0
va (VaSet
vasetType 3
)
xt "-26250,-29000,21250,-29000"
pts [
"-26250,-29000"
"21250,-29000"
]
)
start &31
end &254
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1626,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1627,0
va (VaSet
)
xt "-25000,-30000,-20400,-29000"
st "conv_eof_s"
blo "-25000,-29200"
tm "WireNameMgr"
)
)
on &57
)
*436 (Wire
uid 1628,0
shape (OrthoPolyLine
uid 1629,0
va (VaSet
vasetType 3
)
xt "-1000,-23000,63000,33000"
pts [
"52750,-23000"
"63000,-23000"
"63000,-2000"
"-1000,-2000"
"-1000,33000"
"31250,33000"
]
)
start &276
end &226
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1632,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1633,0
va (VaSet
)
xt "54750,-24000,59950,-23000"
st "conv_done_s"
blo "54750,-23200"
tm "WireNameMgr"
)
)
on &173
)
*437 (Wire
uid 1634,0
shape (OrthoPolyLine
uid 1635,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "6000,-31000,21250,-31000"
pts [
"6000,-31000"
"21250,-31000"
]
)
end &255
sat 16
eat 32
sty 1
sl "(63 downto 32)"
st 0
sf 1
si 0
tg (WTG
uid 1638,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1639,0
va (VaSet
)
xt "7000,-32000,17400,-31000"
st "conv_data_s(63:32) : (63:0)"
blo "7000,-31200"
tm "WireNameMgr"
)
)
on &49
)
*438 (Wire
uid 1648,0
shape (OrthoPolyLine
uid 1649,0
va (VaSet
vasetType 3
)
xt "52750,-13000,61000,-13000"
pts [
"52750,-13000"
"61000,-13000"
]
)
start &273
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1652,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1653,0
va (VaSet
)
xt "53000,-14000,59500,-13000"
st "conv_fft_ready_s"
blo "53000,-13200"
tm "WireNameMgr"
)
)
on &55
)
*439 (Wire
uid 1654,0
shape (OrthoPolyLine
uid 1655,0
va (VaSet
vasetType 3
)
xt "12000,-9000,21250,-9000"
pts [
"12000,-9000"
"21250,-9000"
]
)
end &251
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1658,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1659,0
va (VaSet
)
xt "13000,-10000,16600,-9000"
st "CLK_MC"
blo "13000,-9200"
tm "WireNameMgr"
)
)
on &47
)
*440 (Wire
uid 1660,0
shape (OrthoPolyLine
uid 1661,0
va (VaSet
vasetType 3
)
xt "12000,-18000,21250,-18000"
pts [
"12000,-18000"
"21250,-18000"
]
)
end &252
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1664,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1665,0
va (VaSet
)
xt "13000,-19000,16800,-18000"
st "CLK_SYS"
blo "13000,-18200"
tm "WireNameMgr"
)
)
on &45
)
*441 (Wire
uid 1666,0
shape (OrthoPolyLine
uid 1667,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "6000,-13000,21250,-13000"
pts [
"6000,-13000"
"21250,-13000"
]
)
end &256
sat 16
eat 32
sty 1
sl "(19 downto 0)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1670,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1671,0
va (VaSet
)
xt "7000,-14000,12400,-13000"
st "mcaddr(19:0)"
blo "7000,-13200"
tm "WireNameMgr"
)
)
on &70
)
*442 (Wire
uid 1672,0
shape (OrthoPolyLine
uid 1673,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "52750,-14000,61000,-14000"
pts [
"52750,-14000"
"61000,-14000"
]
)
start &266
sat 32
eat 16
sty 1
st 0
sf 1
si 0
tg (WTG
uid 1676,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1677,0
va (VaSet
)
xt "53000,-15000,63100,-14000"
st "mcdataout_conv_s : (31:0)"
blo "53000,-14200"
tm "WireNameMgr"
)
)
on &145
)
*443 (Wire
uid 2124,0
shape (OrthoPolyLine
uid 2125,0
va (VaSet
vasetType 3
)
xt "-139000,-5000,-132000,-5000"
pts [
"-139000,-5000"
"-132000,-5000"
]
)
start &68
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2128,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2129,0
va (VaSet
isHidden 1
)
xt "-137000,-6000,-133400,-5000"
st "CLK_MC"
blo "-137000,-5200"
tm "WireNameMgr"
)
)
on &47
)
*444 (Wire
uid 2130,0
shape (OrthoPolyLine
uid 2131,0
va (VaSet
vasetType 3
)
xt "-139000,-4000,-132000,-4000"
pts [
"-139000,-4000"
"-132000,-4000"
]
)
start &69
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2134,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2135,0
va (VaSet
isHidden 1
)
xt "-137000,-5000,-132300,-4000"
st "RST_MC_N"
blo "-137000,-4200"
tm "WireNameMgr"
)
)
on &48
)
*445 (Wire
uid 2312,0
shape (OrthoPolyLine
uid 2313,0
va (VaSet
vasetType 3
)
xt "-138000,-21000,-123750,-21000"
pts [
"-138000,-21000"
"-123750,-21000"
]
)
end &380
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 2316,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2317,0
va (VaSet
)
xt "-137000,-22000,-130500,-21000"
st "conv_fft_ready_s"
blo "-137000,-21200"
tm "WireNameMgr"
)
)
on &55
)
*446 (Wire
uid 2318,0
shape (OrthoPolyLine
uid 2319,0
va (VaSet
vasetType 3
)
xt "-138000,-28000,-123750,-28000"
pts [
"-138000,-28000"
"-123750,-28000"
]
)
end &377
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 2322,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2323,0
va (VaSet
)
xt "-137000,-29000,-133400,-28000"
st "CLK_MC"
blo "-137000,-28200"
tm "WireNameMgr"
)
)
on &47
)
*447 (Wire
uid 2324,0
shape (OrthoPolyLine
uid 2325,0
va (VaSet
vasetType 3
)
xt "-138000,-27000,-123750,-27000"
pts [
"-138000,-27000"
"-123750,-27000"
]
)
end &378
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 2328,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2329,0
va (VaSet
)
xt "-137000,-28000,-132300,-27000"
st "RST_MC_N"
blo "-137000,-27200"
tm "WireNameMgr"
)
)
on &48
)
*448 (Wire
uid 2330,0
shape (OrthoPolyLine
uid 2331,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-95250,-31000,-77000,-31000"
pts [
"-95250,-31000"
"-77000,-31000"
]
)
start &362
sat 32
eat 16
sty 1
st 0
sf 1
si 0
tg (WTG
uid 2334,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2335,0
va (VaSet
)
xt "-94000,-32000,-81800,-31000"
st "overlap_size_s : (fft_abits_g-1:0)"
blo "-94000,-31200"
tm "WireNameMgr"
)
)
on &58
)
*449 (Wire
uid 2336,0
shape (OrthoPolyLine
uid 2337,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-95250,-32000,-77000,-32000"
pts [
"-95250,-32000"
"-77000,-32000"
]
)
start &361
sat 32
eat 16
sty 1
st 0
sf 1
si 0
tg (WTG
uid 2340,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2341,0
va (VaSet
)
xt "-94000,-33000,-84400,-32000"
st "mcdataout_ctrl_s : (31:0)"
blo "-94000,-32200"
tm "WireNameMgr"
)
)
on &136
)
*450 (Wire
uid 2342,0
shape (OrthoPolyLine
uid 2343,0
va (VaSet
vasetType 3
)
xt "-95250,-20000,-77000,-20000"
pts [
"-95250,-20000"
"-77000,-20000"
]
)
start &375
sat 32
eat 16
st 0
tg (WTG
uid 2346,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2347,0
va (VaSet
)
xt "-94000,-21000,-88200,-20000"
st "conv_trigger_s"
blo "-94000,-20200"
tm "WireNameMgr"
)
)
on &66
)
*451 (Wire
uid 2348,0
shape (OrthoPolyLine
uid 2349,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-95250,-27000,-77000,-27000"
pts [
"-95250,-27000"
"-77000,-27000"
]
)
start &368
sat 32
eat 16
sty 1
st 0
sf 1
si 0
tg (WTG
uid 2352,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2353,0
va (VaSet
)
xt "-94000,-28000,-86800,-27000"
st "cld_page_s : (31:0)"
blo "-94000,-27200"
tm "WireNameMgr"
)
)
on &59
)
*452 (Wire
uid 2354,0
shape (OrthoPolyLine
uid 2355,0
va (VaSet
vasetType 3
)
xt "-95250,-19000,-77000,-19000"
pts [
"-95250,-19000"
"-77000,-19000"
]
)
start &376
sat 32
eat 16
st 0
tg (WTG
uid 2358,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2359,0
va (VaSet
)
xt "-94000,-20000,-87900,-19000"
st "hsum_trigger_s"
blo "-94000,-19200"
tm "WireNameMgr"
)
)
on &63
)
*453 (Wire
uid 2360,0
shape (OrthoPolyLine
uid 2361,0
va (VaSet
vasetType 3
)
xt "-95250,-24000,-77000,-24000"
pts [
"-95250,-24000"
"-77000,-24000"
]
)
start &371
sat 32
eat 16
st 0
tg (WTG
uid 2364,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2365,0
va (VaSet
)
xt "-94000,-25000,-88800,-24000"
st "cld_enable_s"
blo "-94000,-24200"
tm "WireNameMgr"
)
)
on &54
)
*454 (Wire
uid 2366,0
shape (OrthoPolyLine
uid 2367,0
va (VaSet
vasetType 3
)
xt "-95250,-23000,-77000,-23000"
pts [
"-95250,-23000"
"-77000,-23000"
]
)
start &372
sat 32
eat 16
st 0
tg (WTG
uid 2370,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2371,0
va (VaSet
)
xt "-94000,-24000,-88200,-23000"
st "conv_enable_s"
blo "-94000,-23200"
tm "WireNameMgr"
)
)
on &67
)
*455 (Wire
uid 2372,0
shape (OrthoPolyLine
uid 2373,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-95250,-30000,-77000,-30000"
pts [
"-95250,-30000"
"-77000,-30000"
]
)
start &363
sat 32
eat 16
sty 1
st 0
sf 1
si 0
tg (WTG
uid 2376,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2377,0
va (VaSet
)
xt "-94000,-31000,-83600,-30000"
st "fop_sample_num_s : (22:0)"
blo "-94000,-30200"
tm "WireNameMgr"
)
)
on &46
)
*456 (Wire
uid 2378,0
shape (OrthoPolyLine
uid 2379,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-95250,-25000,-77000,-25000"
pts [
"-95250,-25000"
"-77000,-25000"
]
)
start &370
sat 32
eat 16
sty 1
st 0
sf 1
si 0
tg (WTG
uid 2382,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2383,0
va (VaSet
)
xt "-94000,-26000,-85500,-25000"
st "hsum_page_s : (31:0)"
blo "-94000,-25200"
tm "WireNameMgr"
)
)
on &61
)
*457 (Wire
uid 2384,0
shape (OrthoPolyLine
uid 2385,0
va (VaSet
vasetType 3
)
xt "-95250,-22000,-77000,-22000"
pts [
"-95250,-22000"
"-77000,-22000"
]
)
start &373
sat 32
eat 16
st 0
tg (WTG
uid 2388,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2389,0
va (VaSet
)
xt "-94000,-23000,-87900,-22000"
st "hsum_enable_s"
blo "-94000,-22200"
tm "WireNameMgr"
)
)
on &62
)
*458 (Wire
uid 2390,0
shape (OrthoPolyLine
uid 2391,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-95250,-28000,-77000,-28000"
pts [
"-95250,-28000"
"-77000,-28000"
]
)
start &364
sat 32
eat 16
sty 1
st 0
sf 1
si 0
tg (WTG
uid 2394,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2395,0
va (VaSet
)
xt "-94000,-29000,-85300,-28000"
st "ifft_loop_num_s : (5:0)"
blo "-94000,-28200"
tm "WireNameMgr"
)
)
on &50
)
*459 (Wire
uid 2396,0
shape (OrthoPolyLine
uid 2397,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-95250,-26000,-77000,-26000"
pts [
"-95250,-26000"
"-77000,-26000"
]
)
start &369
sat 32
eat 16
sty 1
st 0
sf 1
si 0
tg (WTG
uid 2400,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2401,0
va (VaSet
)
xt "-94000,-27000,-85800,-26000"
st "conv_page_s : (31:0)"
blo "-94000,-26200"
tm "WireNameMgr"
)
)
on &64
)
*460 (Wire
uid 2402,0
shape (OrthoPolyLine
uid 2403,0
va (VaSet
vasetType 3
)
xt "-95250,-21000,-77000,-21000"
pts [
"-95250,-21000"
"-77000,-21000"
]
)
start &374
sat 32
eat 16
st 0
tg (WTG
uid 2406,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2407,0
va (VaSet
)
xt "-94000,-22000,-88800,-21000"
st "cld_trigger_s"
blo "-94000,-21200"
tm "WireNameMgr"
)
)
on &51
)
*461 (Wire
uid 2414,0
shape (OrthoPolyLine
uid 2415,0
va (VaSet
vasetType 3
)
xt "-138000,-10000,-123750,-10000"
pts [
"-138000,-10000"
"-123750,-10000"
]
)
end &360
sat 16
eat 32
st 0
tg (WTG
uid 2418,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2419,0
va (VaSet
)
xt "-137000,-11000,-133200,-10000"
st "CLK_SYS"
blo "-137000,-10200"
tm "WireNameMgr"
)
)
on &45
)
*462 (Wire
uid 2420,0
shape (OrthoPolyLine
uid 2421,0
va (VaSet
vasetType 3
)
xt "-138000,-30000,-123750,-30000"
pts [
"-138000,-30000"
"-123750,-30000"
]
)
end &358
sat 16
eat 32
st 0
tg (WTG
uid 2424,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2425,0
va (VaSet
)
xt "-137000,-31000,-134200,-30000"
st "mcrwn"
blo "-137000,-30200"
tm "WireNameMgr"
)
)
on &72
)
*463 (Wire
uid 2426,0
shape (OrthoPolyLine
uid 2427,0
va (VaSet
vasetType 3
)
xt "-138000,-29000,-123750,-29000"
pts [
"-138000,-29000"
"-123750,-29000"
]
)
end &359
sat 16
eat 32
st 0
tg (WTG
uid 2430,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2431,0
va (VaSet
)
xt "-137000,-30000,-131700,-29000"
st "mcms_ctrl_s"
blo "-137000,-29200"
tm "WireNameMgr"
)
)
on &138
)
*464 (Wire
uid 2432,0
shape (OrthoPolyLine
uid 2433,0
va (VaSet
vasetType 3
)
xt "-138000,-9000,-123750,-9000"
pts [
"-138000,-9000"
"-123750,-9000"
]
)
end &379
sat 16
eat 32
st 0
tg (WTG
uid 2436,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2437,0
va (VaSet
)
xt "-137000,-10000,-130600,-9000"
st "rst_ctrl_sys_n_s"
blo "-137000,-9200"
tm "WireNameMgr"
)
)
on &151
)
*465 (Wire
uid 2444,0
shape (OrthoPolyLine
uid 2445,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-138000,-31000,-123750,-31000"
pts [
"-138000,-31000"
"-123750,-31000"
]
)
end &357
sat 16
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 2448,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2449,0
va (VaSet
)
xt "-137000,-32000,-131100,-31000"
st "mcdata : (31:0)"
blo "-137000,-31200"
tm "WireNameMgr"
)
)
on &71
)
*466 (Wire
uid 2456,0
shape (OrthoPolyLine
uid 2457,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-138000,-32000,-123750,-32000"
pts [
"-138000,-32000"
"-123750,-32000"
]
)
end &356
sat 16
eat 32
sty 1
sl "(18 downto 0)"
st 0
sf 1
si 0
tg (WTG
uid 2460,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2461,0
va (VaSet
)
xt "-137000,-33000,-128600,-32000"
st "mcaddr(18:0) : (21:0)"
blo "-137000,-32200"
tm "WireNameMgr"
)
)
on &70
)
*467 (Wire
uid 2951,0
shape (OrthoPolyLine
uid 2952,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-59000,-29000,-50750,-29000"
pts [
"-50750,-29000"
"-59000,-29000"
]
)
start &19
end &73
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2955,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2956,0
va (VaSet
isHidden 1
)
xt "-58000,-30000,-52700,-29000"
st "ddr0_rd_addr"
blo "-58000,-29200"
tm "WireNameMgr"
)
)
on &79
)
*468 (Wire
uid 2959,0
shape (OrthoPolyLine
uid 2960,0
va (VaSet
vasetType 3
)
xt "-59000,-28000,-50750,-28000"
pts [
"-50750,-28000"
"-59000,-28000"
]
)
start &20
end &74
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2963,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2964,0
va (VaSet
isHidden 1
)
xt "-58000,-29000,-53400,-28000"
st "ddr0_rd_en"
blo "-58000,-28200"
tm "WireNameMgr"
)
)
on &80
)
*469 (Wire
uid 2975,0
shape (OrthoPolyLine
uid 2976,0
va (VaSet
vasetType 3
)
xt "-59000,-31000,-50750,-31000"
pts [
"-59000,-31000"
"-50750,-31000"
]
)
start &75
end &25
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2979,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2980,0
va (VaSet
isHidden 1
)
xt "-58000,-32000,-52600,-31000"
st "ddr0_rd_valid"
blo "-58000,-31200"
tm "WireNameMgr"
)
)
on &78
)
*470 (Wire
uid 2983,0
shape (OrthoPolyLine
uid 2984,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-59000,-32000,-50750,-32000"
pts [
"-59000,-32000"
"-50750,-32000"
]
)
start &76
end &34
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2987,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2988,0
va (VaSet
isHidden 1
)
xt "-58000,-33000,-52800,-32000"
st "ddr0_rd_data"
blo "-58000,-32200"
tm "WireNameMgr"
)
)
on &77
)
*471 (Wire
uid 3041,0
shape (OrthoPolyLine
uid 3042,0
va (VaSet
vasetType 3
)
xt "52750,-34000,58000,-34000"
pts [
"58000,-34000"
"52750,-34000"
]
)
start &81
end &268
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3045,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3046,0
va (VaSet
isHidden 1
)
xt "52000,-35000,58500,-34000"
st "ddr1_wr_waitreq"
blo "52000,-34200"
tm "WireNameMgr"
)
)
on &82
)
*472 (Wire
uid 3057,0
shape (OrthoPolyLine
uid 3058,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "52750,-32000,58000,-32000"
pts [
"52750,-32000"
"58000,-32000"
]
)
start &265
end &83
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3061,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3062,0
va (VaSet
isHidden 1
)
xt "52000,-33000,57400,-32000"
st "ddr1_wr_data"
blo "52000,-32200"
tm "WireNameMgr"
)
)
on &84
)
*473 (Wire
uid 3095,0
shape (OrthoPolyLine
uid 3096,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "52750,-31000,58000,-31000"
pts [
"52750,-31000"
"58000,-31000"
]
)
start &264
end &85
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3099,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3100,0
va (VaSet
isHidden 1
)
xt "52000,-32000,57500,-31000"
st "ddr1_wr_addr"
blo "52000,-31200"
tm "WireNameMgr"
)
)
on &86
)
*474 (Wire
uid 3111,0
shape (OrthoPolyLine
uid 3112,0
va (VaSet
vasetType 3
)
xt "97000,-30000,102000,-30000"
pts [
"97000,-30000"
"102000,-30000"
]
)
start &390
end &87
sat 2
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3115,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3116,0
va (VaSet
isHidden 1
)
xt "96000,-31000,100800,-30000"
st "ddr1_wr_en"
blo "96000,-30200"
tm "WireNameMgr"
)
)
on &88
)
*475 (Wire
uid 3127,0
shape (OrthoPolyLine
uid 3128,0
va (VaSet
vasetType 3
)
xt "15000,11000,24250,11000"
pts [
"15000,11000"
"24250,11000"
]
)
start &89
end &197
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3131,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3132,0
va (VaSet
isHidden 1
)
xt "14000,10000,20300,11000"
st "ddr1_rd_waitreq"
blo "14000,10800"
tm "WireNameMgr"
)
)
on &90
)
*476 (Wire
uid 3143,0
shape (OrthoPolyLine
uid 3144,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "15000,9000,24250,9000"
pts [
"15000,9000"
"24250,9000"
]
)
start &91
end &184
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3147,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3148,0
va (VaSet
isHidden 1
)
xt "20000,8000,25200,9000"
st "ddr1_rd_data"
blo "20000,8800"
tm "WireNameMgr"
)
)
on &92
)
*477 (Wire
uid 3159,0
shape (OrthoPolyLine
uid 3160,0
va (VaSet
vasetType 3
)
xt "15000,10000,24250,10000"
pts [
"15000,10000"
"24250,10000"
]
)
start &93
end &182
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3163,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3164,0
va (VaSet
isHidden 1
)
xt "19000,9000,24400,10000"
st "ddr1_rd_valid"
blo "19000,9800"
tm "WireNameMgr"
)
)
on &94
)
*478 (Wire
uid 3175,0
shape (OrthoPolyLine
uid 3176,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "54750,9000,60000,9000"
pts [
"54750,9000"
"60000,9000"
]
)
start &183
end &95
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3179,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3180,0
va (VaSet
isHidden 1
)
xt "51000,8000,56300,9000"
st "ddr1_rd_addr"
blo "51000,8800"
tm "WireNameMgr"
)
)
on &96
)
*479 (Wire
uid 3191,0
shape (OrthoPolyLine
uid 3192,0
va (VaSet
vasetType 3
)
xt "97000,10000,101000,10000"
pts [
"97000,10000"
"101000,10000"
]
)
start &390
end &97
sat 2
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3195,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3196,0
va (VaSet
isHidden 1
)
xt "93000,9000,97600,10000"
st "ddr1_rd_en"
blo "93000,9800"
tm "WireNameMgr"
)
)
on &98
)
*480 (Wire
uid 3525,0
shape (OrthoPolyLine
uid 3526,0
va (VaSet
vasetType 3
)
xt "-59000,-34000,-50750,-34000"
pts [
"-59000,-34000"
"-50750,-34000"
]
)
start &99
end &21
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 3529,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3530,0
va (VaSet
isHidden 1
)
xt "-59000,-35000,-52700,-34000"
st "ddr0_rd_waitreq"
blo "-59000,-34200"
tm "WireNameMgr"
)
)
on &100
)
*481 (Wire
uid 4152,0
shape (OrthoPolyLine
uid 4153,0
va (VaSet
vasetType 3
)
xt "-139000,20000,-114750,20000"
pts [
"-139000,20000"
"-114750,20000"
]
)
start &155
end &320
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4156,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4157,0
va (VaSet
isHidden 1
)
xt "-121000,19000,-115500,20000"
st "ddr_0_cal_fail"
blo "-121000,19800"
tm "WireNameMgr"
)
)
on &142
)
*482 (Wire
uid 4158,0
shape (OrthoPolyLine
uid 4159,0
va (VaSet
vasetType 3
)
xt "-139000,21000,-114750,21000"
pts [
"-139000,21000"
"-114750,21000"
]
)
start &156
end &321
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4162,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4163,0
va (VaSet
isHidden 1
)
xt "-121000,20000,-114900,21000"
st "ddr_0_cal_pass"
blo "-121000,20800"
tm "WireNameMgr"
)
)
on &353
)
*483 (Wire
uid 4192,0
shape (OrthoPolyLine
uid 4193,0
va (VaSet
vasetType 3
)
xt "-84250,3000,-47750,14000"
pts [
"-84250,14000"
"-54000,14000"
"-54000,3000"
"-47750,3000"
]
)
start &300
end &122
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 4196,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4197,0
va (VaSet
)
xt "-83000,13000,-78300,14000"
st "rst_cld_n_s"
blo "-83000,13800"
tm "WireNameMgr"
)
)
on &144
)
*484 (Wire
uid 4198,0
shape (OrthoPolyLine
uid 4199,0
va (VaSet
vasetType 3
)
xt "-139000,23000,-114750,23000"
pts [
"-139000,23000"
"-114750,23000"
]
)
start &157
end &285
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4202,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4203,0
va (VaSet
isHidden 1
)
xt "-121000,22000,-114900,23000"
st "ddr_1_cal_pass"
blo "-121000,22800"
tm "WireNameMgr"
)
)
on &354
)
*485 (Wire
uid 4204,0
shape (OrthoPolyLine
uid 4205,0
va (VaSet
vasetType 3
)
xt "-84250,10000,-69000,10000"
pts [
"-84250,10000"
"-69000,10000"
]
)
start &309
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 4208,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4209,0
va (VaSet
)
xt "-83000,9000,-77200,10000"
st "mcms_conv_s"
blo "-83000,9800"
tm "WireNameMgr"
)
)
on &139
)
*486 (Wire
uid 4210,0
shape (OrthoPolyLine
uid 4211,0
va (VaSet
vasetType 3
)
xt "-84250,9000,-69000,9000"
pts [
"-84250,9000"
"-69000,9000"
]
)
start &310
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 4214,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4215,0
va (VaSet
)
xt "-83000,8000,-77700,9000"
st "mcms_ctrl_s"
blo "-83000,8800"
tm "WireNameMgr"
)
)
on &138
)
*487 (Wire
uid 4216,0
shape (OrthoPolyLine
uid 4217,0
va (VaSet
vasetType 3
)
xt "-84250,16000,-47750,19000"
pts [
"-84250,16000"
"-53000,16000"
"-53000,19000"
"-47750,19000"
]
)
start &301
end &108
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 4220,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4221,0
va (VaSet
)
xt "-83000,15000,-77700,16000"
st "rst_conv_n_s"
blo "-83000,15800"
tm "WireNameMgr"
)
)
on &146
)
*488 (Wire
uid 4222,0
shape (OrthoPolyLine
uid 4223,0
va (VaSet
vasetType 3
)
xt "-84250,11000,-69000,11000"
pts [
"-84250,11000"
"-69000,11000"
]
)
start &311
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 4226,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4227,0
va (VaSet
)
xt "-83000,10000,-76900,11000"
st "mcms_hsum_s"
blo "-83000,10800"
tm "WireNameMgr"
)
)
on &141
)
*489 (Wire
uid 4228,0
shape (OrthoPolyLine
uid 4229,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-84250,8000,-70000,8000"
pts [
"-84250,8000"
"-70000,8000"
]
)
start &308
end &159
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 4232,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4233,0
va (VaSet
)
xt "-83000,7000,-76100,8000"
st "mcdataout : (31:0)"
blo "-83000,7800"
tm "WireNameMgr"
)
)
on &160
)
*490 (Wire
uid 4240,0
shape (OrthoPolyLine
uid 4241,0
va (VaSet
vasetType 3
)
xt "-139000,22000,-114750,22000"
pts [
"-139000,22000"
"-114750,22000"
]
)
start &158
end &284
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4244,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4245,0
va (VaSet
isHidden 1
)
xt "-121000,21000,-115500,22000"
st "ddr_1_cal_fail"
blo "-121000,21800"
tm "WireNameMgr"
)
)
on &137
)
*491 (Wire
uid 4246,0
shape (OrthoPolyLine
uid 4247,0
va (VaSet
vasetType 3
)
xt "-84250,11000,-47750,15000"
pts [
"-84250,15000"
"-53000,15000"
"-53000,11000"
"-47750,11000"
]
)
start &302
end &129
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 4250,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4251,0
va (VaSet
)
xt "-83000,14000,-78200,15000"
st "rst_ctrl_n_s"
blo "-83000,14800"
tm "WireNameMgr"
)
)
on &135
)
*492 (Wire
uid 4252,0
shape (OrthoPolyLine
uid 4253,0
va (VaSet
vasetType 3
)
xt "-84250,17000,-47750,27000"
pts [
"-84250,17000"
"-54000,17000"
"-54000,27000"
"-47750,27000"
]
)
start &307
end &115
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 4256,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4257,0
va (VaSet
)
xt "-83000,16000,-77400,17000"
st "rst_hsum_n_s"
blo "-83000,16800"
tm "WireNameMgr"
)
)
on &140
)
*493 (Wire
uid 4258,0
shape (OrthoPolyLine
uid 4259,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-139000,8000,-114750,8000"
pts [
"-139000,8000"
"-114750,8000"
]
)
start &161
end &288
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 4262,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4263,0
va (VaSet
isHidden 1
)
xt "-138000,7000,-132000,8000"
st "mcaddr : (21:0)"
blo "-138000,7800"
tm "WireNameMgr"
)
)
on &70
)
*494 (Wire
uid 4264,0
shape (OrthoPolyLine
uid 4265,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-139000,11000,-114750,11000"
pts [
"-139000,11000"
"-114750,11000"
]
)
start &163
end &290
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 4268,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4269,0
va (VaSet
isHidden 1
)
xt "-138000,10000,-132100,11000"
st "mcdata : (31:0)"
blo "-138000,10800"
tm "WireNameMgr"
)
)
on &71
)
*495 (Wire
uid 4270,0
shape (OrthoPolyLine
uid 4271,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-130000,15000,-114750,15000"
pts [
"-130000,15000"
"-114750,15000"
]
)
start &101
end &297
sat 2
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 4274,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4275,0
va (VaSet
)
xt "-126000,14000,-116800,15000"
st "core_revision_s : (15:0)"
blo "-126000,14800"
tm "WireNameMgr"
)
)
on &206
)
*496 (Wire
uid 4276,0
shape (OrthoPolyLine
uid 4277,0
va (VaSet
vasetType 3
)
xt "-139000,9000,-114750,9000"
pts [
"-139000,9000"
"-114750,9000"
]
)
start &162
end &289
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 4280,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4281,0
va (VaSet
isHidden 1
)
xt "-138000,8000,-135700,9000"
st "mccs"
blo "-138000,8800"
tm "WireNameMgr"
)
)
on &169
)
*497 (Wire
uid 4282,0
shape (OrthoPolyLine
uid 4283,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-130000,13000,-114750,13000"
pts [
"-130000,13000"
"-114750,13000"
]
)
start &101
end &295
sat 2
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 4286,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4287,0
va (VaSet
)
xt "-127000,12000,-118900,13000"
st "product_id_s : (15:0)"
blo "-127000,12800"
tm "WireNameMgr"
)
)
on &143
)
*498 (Wire
uid 4288,0
shape (OrthoPolyLine
uid 4289,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-128000,37000,-114750,37000"
pts [
"-128000,37000"
"-114750,37000"
]
)
end &291
sat 16
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 4292,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4293,0
va (VaSet
)
xt "-127000,36000,-116900,37000"
st "mcdataout_conv_s : (31:0)"
blo "-127000,36800"
tm "WireNameMgr"
)
)
on &145
)
*499 (Wire
uid 4300,0
shape (OrthoPolyLine
uid 4301,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-128000,36000,-114750,36000"
pts [
"-128000,36000"
"-114750,36000"
]
)
end &292
sat 16
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 4304,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4305,0
va (VaSet
)
xt "-127000,35000,-117400,36000"
st "mcdataout_ctrl_s : (31:0)"
blo "-127000,35800"
tm "WireNameMgr"
)
)
on &136
)
*500 (Wire
uid 4306,0
shape (OrthoPolyLine
uid 4307,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-130000,14000,-114750,14000"
pts [
"-130000,14000"
"-114750,14000"
]
)
start &101
end &299
sat 2
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 4310,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4311,0
va (VaSet
)
xt "-126000,13000,-117000,14000"
st "core_version_s : (15:0)"
blo "-126000,13800"
tm "WireNameMgr"
)
)
on &205
)
*501 (Wire
uid 4312,0
shape (OrthoPolyLine
uid 4313,0
va (VaSet
vasetType 3
)
xt "-139000,10000,-114750,10000"
pts [
"-139000,10000"
"-114750,10000"
]
)
start &164
end &294
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 4316,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4317,0
va (VaSet
isHidden 1
)
xt "-138000,9000,-135200,10000"
st "mcrwn"
blo "-138000,9800"
tm "WireNameMgr"
)
)
on &72
)
*502 (Wire
uid 4318,0
shape (OrthoPolyLine
uid 4319,0
va (VaSet
vasetType 3
)
xt "-128000,41000,-114750,41000"
pts [
"-128000,41000"
"-114750,41000"
]
)
end &283
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 4322,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4323,0
va (VaSet
)
xt "-127000,40000,-123400,41000"
st "CLK_MC"
blo "-127000,40800"
tm "WireNameMgr"
)
)
on &47
)
*503 (Wire
uid 4324,0
shape (OrthoPolyLine
uid 4325,0
va (VaSet
vasetType 3
)
xt "-128000,42000,-114750,42000"
pts [
"-128000,42000"
"-114750,42000"
]
)
end &298
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 4328,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4329,0
va (VaSet
)
xt "-127000,41000,-122300,42000"
st "RST_MC_N"
blo "-127000,41800"
tm "WireNameMgr"
)
)
on &48
)
*504 (Wire
uid 4336,0
shape (OrthoPolyLine
uid 4337,0
va (VaSet
vasetType 3
)
xt "-139000,43000,-114750,43000"
pts [
"-114750,43000"
"-139000,43000"
]
)
start &296
end &105
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4338,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4339,0
va (VaSet
isHidden 1
)
xt "-118750,42000,-111950,43000"
st "RST_GLOBAL_N"
blo "-118750,42800"
tm "WireNameMgr"
)
)
on &147
)
*505 (Wire
uid 4346,0
shape (OrthoPolyLine
uid 4347,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-128000,38000,-114750,38000"
pts [
"-128000,38000"
"-114750,38000"
]
)
end &293
sat 16
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 4350,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4351,0
va (VaSet
)
xt "-127000,37000,-116600,38000"
st "mcdataout_hsum_s : (31:0)"
blo "-127000,37800"
tm "WireNameMgr"
)
)
on &152
)
*506 (Wire
uid 4382,0
shape (OrthoPolyLine
uid 4383,0
va (VaSet
vasetType 3
)
xt "-84250,25000,-70000,25000"
pts [
"-84250,25000"
"-70000,25000"
]
)
start &303
end &106
ss 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4384,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4385,0
va (VaSet
isHidden 1
)
xt "-76000,24000,-71200,25000"
st "ddr_1_rst_n"
blo "-76000,24800"
tm "WireNameMgr"
)
)
on &210
)
*507 (Wire
uid 4392,0
shape (OrthoPolyLine
uid 4393,0
va (VaSet
vasetType 3
)
xt "-34250,3000,-26000,3000"
pts [
"-34250,3000"
"-26000,3000"
]
)
start &124
sat 32
eat 16
st 0
tg (WTG
uid 4396,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4397,0
va (VaSet
)
xt "-33000,2000,-26700,3000"
st "rst_cld_sys_n_s"
blo "-33000,2800"
tm "WireNameMgr"
)
)
on &150
)
*508 (Wire
uid 4410,0
shape (OrthoPolyLine
uid 4411,0
va (VaSet
vasetType 3
)
xt "-34250,19000,-26000,19000"
pts [
"-34250,19000"
"-26000,19000"
]
)
start &110
sat 32
eat 16
st 0
tg (WTG
uid 4414,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4415,0
va (VaSet
)
xt "-33000,18000,-26100,19000"
st "rst_conv_sys_n_s"
blo "-33000,18800"
tm "WireNameMgr"
)
)
on &148
)
*509 (Wire
uid 4422,0
shape (OrthoPolyLine
uid 4423,0
va (VaSet
vasetType 3
)
xt "-34250,11000,-26000,11000"
pts [
"-34250,11000"
"-26000,11000"
]
)
start &131
sat 32
eat 16
st 0
tg (WTG
uid 4426,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4427,0
va (VaSet
)
xt "-33000,10000,-26600,11000"
st "rst_ctrl_sys_n_s"
blo "-33000,10800"
tm "WireNameMgr"
)
)
on &151
)
*510 (Wire
uid 4434,0
shape (OrthoPolyLine
uid 4435,0
va (VaSet
vasetType 3
)
xt "-34250,27000,-26000,27000"
pts [
"-34250,27000"
"-26000,27000"
]
)
start &117
sat 32
eat 16
st 0
tg (WTG
uid 4438,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4439,0
va (VaSet
)
xt "-33000,26000,-25800,27000"
st "rst_hsum_sys_n_s"
blo "-33000,26800"
tm "WireNameMgr"
)
)
on &149
)
*511 (Wire
uid 4596,0
shape (OrthoPolyLine
uid 4597,0
va (VaSet
vasetType 3
)
xt "-84250,23000,-70000,23000"
pts [
"-84250,23000"
"-70000,23000"
]
)
start &306
end &154
ss 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4600,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4601,0
va (VaSet
isHidden 1
)
xt "-80000,22000,-73400,23000"
st "ddrif_pcie_resetn"
blo "-80000,22800"
tm "WireNameMgr"
)
)
on &153
)
*512 (Wire
uid 4698,0
shape (OrthoPolyLine
uid 4699,0
va (VaSet
vasetType 3
)
xt "-84250,19000,-70000,19000"
pts [
"-84250,19000"
"-70000,19000"
]
)
start &329
end &165
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4702,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4703,0
va (VaSet
isHidden 1
)
xt "-83000,18000,-77400,19000"
st "ddrif_0_resetn"
blo "-83000,18800"
tm "WireNameMgr"
)
)
on &167
)
*513 (Wire
uid 4712,0
shape (OrthoPolyLine
uid 4713,0
va (VaSet
vasetType 3
)
xt "-84250,20000,-70000,20000"
pts [
"-84250,20000"
"-70000,20000"
]
)
start &304
end &166
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4716,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4717,0
va (VaSet
isHidden 1
)
xt "-83000,19000,-77400,20000"
st "ddrif_1_resetn"
blo "-83000,19800"
tm "WireNameMgr"
)
)
on &168
)
*514 (Wire
uid 4730,0
optionalChildren [
*515 (BdJunction
uid 4740,0
ps "OnConnectorStrategy"
shape (Circle
uid 4741,0
va (VaSet
vasetType 1
)
xt "-49400,4600,-48600,5400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 4731,0
va (VaSet
vasetType 3
)
xt "-62000,5000,-47750,5000"
pts [
"-62000,5000"
"-47750,5000"
]
)
end &123
sat 16
eat 32
st 0
tg (WTG
uid 4734,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4735,0
va (VaSet
)
xt "-60000,4000,-56200,5000"
st "CLK_SYS"
blo "-60000,4800"
tm "WireNameMgr"
)
)
on &45
)
*516 (Wire
uid 4736,0
optionalChildren [
*517 (BdJunction
uid 4746,0
ps "OnConnectorStrategy"
shape (Circle
uid 4747,0
va (VaSet
vasetType 1
)
xt "-49400,12600,-48600,13400"
radius 400
)
)
*518 (BdJunction
uid 4752,0
ps "OnConnectorStrategy"
shape (Circle
uid 4753,0
va (VaSet
vasetType 1
)
xt "-49400,20600,-48600,21400"
radius 400
)
)
*519 (BdJunction
uid 10700,0
ps "OnConnectorStrategy"
shape (Circle
uid 10701,0
va (VaSet
vasetType 1
)
xt "-49400,28600,-48600,29400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 4737,0
va (VaSet
vasetType 3
)
xt "-49000,5000,-47750,29000"
pts [
"-49000,5000"
"-49000,29000"
"-47750,29000"
]
)
start &515
end &116
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4738,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4739,0
va (VaSet
isHidden 1
)
xt "-50750,28000,-46950,29000"
st "CLK_SYS"
blo "-50750,28800"
tm "WireNameMgr"
)
)
on &45
)
*520 (Wire
uid 4742,0
shape (OrthoPolyLine
uid 4743,0
va (VaSet
vasetType 3
)
xt "-49000,13000,-47750,13000"
pts [
"-49000,13000"
"-47750,13000"
]
)
start &517
end &130
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4744,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4745,0
va (VaSet
isHidden 1
)
xt "-50750,12000,-46950,13000"
st "CLK_SYS"
blo "-50750,12800"
tm "WireNameMgr"
)
)
on &45
)
*521 (Wire
uid 4748,0
shape (OrthoPolyLine
uid 4749,0
va (VaSet
vasetType 3
)
xt "-49000,21000,-47750,21000"
pts [
"-49000,21000"
"-47750,21000"
]
)
start &518
end &109
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4750,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4751,0
va (VaSet
isHidden 1
)
xt "-50750,20000,-46950,21000"
st "CLK_SYS"
blo "-50750,20800"
tm "WireNameMgr"
)
)
on &45
)
*522 (Wire
uid 5420,0
shape (OrthoPolyLine
uid 5421,0
va (VaSet
vasetType 3
)
xt "19000,44000,31250,44000"
pts [
"19000,44000"
"31250,44000"
]
)
end &228
es 0
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 5426,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5427,0
va (VaSet
)
xt "20000,43000,23800,44000"
st "CLK_SYS"
blo "20000,43800"
tm "WireNameMgr"
)
)
on &45
)
*523 (Wire
uid 5428,0
shape (OrthoPolyLine
uid 5429,0
va (VaSet
vasetType 3
)
xt "19000,45000,31250,45000"
pts [
"19000,45000"
"31250,45000"
]
)
end &227
es 0
sat 16
eat 32
st 0
tg (WTG
uid 5434,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5435,0
va (VaSet
)
xt "20000,44000,27000,45000"
st "rst_msix_sys_n_s"
blo "20000,44800"
tm "WireNameMgr"
)
)
on &245
)
*524 (Wire
uid 5438,0
shape (OrthoPolyLine
uid 5439,0
va (VaSet
vasetType 3
)
xt "21000,46000,31250,46000"
pts [
"21000,46000"
"31250,46000"
]
)
start &176
end &238
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 5442,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5443,0
va (VaSet
isHidden 1
)
xt "22000,45000,26100,46000"
st "CLK_PCIE"
blo "22000,45800"
tm "WireNameMgr"
)
)
on &174
)
*525 (Wire
uid 5446,0
shape (OrthoPolyLine
uid 5447,0
va (VaSet
vasetType 3
)
xt "21000,47000,31250,47000"
pts [
"21000,47000"
"31250,47000"
]
)
start &177
end &237
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 5450,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5451,0
va (VaSet
isHidden 1
)
xt "26000,46000,31600,47000"
st "RST_PCIE_N"
blo "26000,46800"
tm "WireNameMgr"
)
)
on &175
)
*526 (Wire
uid 6125,0
shape (OrthoPolyLine
uid 6126,0
va (VaSet
vasetType 3
)
xt "-138000,-24000,-123750,-24000"
pts [
"-138000,-24000"
"-123750,-24000"
]
)
end &365
sat 16
eat 32
st 0
tg (WTG
uid 6129,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6130,0
va (VaSet
)
xt "-137000,-25000,-132400,-24000"
st "cld_done_s"
blo "-137000,-24200"
tm "WireNameMgr"
)
)
on &178
)
*527 (Wire
uid 6133,0
shape (OrthoPolyLine
uid 6134,0
va (VaSet
vasetType 3
)
xt "-138000,-23000,-123750,-23000"
pts [
"-138000,-23000"
"-123750,-23000"
]
)
end &366
sat 16
eat 32
st 0
tg (WTG
uid 6137,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6138,0
va (VaSet
)
xt "-137000,-24000,-131800,-23000"
st "conv_done_s"
blo "-137000,-23200"
tm "WireNameMgr"
)
)
on &173
)
*528 (Wire
uid 6141,0
shape (OrthoPolyLine
uid 6142,0
va (VaSet
vasetType 3
)
xt "-138000,-22000,-123750,-22000"
pts [
"-138000,-22000"
"-123750,-22000"
]
)
end &367
sat 16
eat 32
st 0
tg (WTG
uid 6145,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6146,0
va (VaSet
)
xt "-137000,-23000,-131500,-22000"
st "hsum_done_s"
blo "-137000,-22200"
tm "WireNameMgr"
)
)
on &172
)
*529 (Wire
uid 9772,0
shape (OrthoPolyLine
uid 9773,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-139000,17000,-114750,17000"
pts [
"-139000,17000"
"-114750,17000"
]
)
start &201
end &313
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 9776,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 9777,0
va (VaSet
isHidden 1
)
xt "-123000,16000,-115300,17000"
st "top_version : (15:0)"
blo "-123000,16800"
tm "WireNameMgr"
)
)
on &202
)
*530 (Wire
uid 9786,0
shape (OrthoPolyLine
uid 9787,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-139000,18000,-114750,18000"
pts [
"-139000,18000"
"-114750,18000"
]
)
start &203
end &312
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 9790,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 9791,0
va (VaSet
isHidden 1
)
xt "-123000,17000,-115100,18000"
st "top_revision : (15:0)"
blo "-123000,17800"
tm "WireNameMgr"
)
)
on &204
)
*531 (Wire
uid 10612,0
shape (OrthoPolyLine
uid 10613,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-128000,39000,-114750,39000"
pts [
"-128000,39000"
"-114750,39000"
]
)
end &317
sat 16
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 10616,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 10617,0
va (VaSet
)
xt "-127000,38000,-116800,39000"
st "mcdataout_msix_s : (31:0)"
blo "-127000,38800"
tm "WireNameMgr"
)
)
on &207
)
*532 (Wire
uid 10634,0
shape (OrthoPolyLine
uid 10635,0
va (VaSet
vasetType 3
)
xt "-139000,28000,-114750,28000"
pts [
"-139000,28000"
"-114750,28000"
]
)
start &208
end &324
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 10636,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 10637,0
va (VaSet
isHidden 1
)
xt "-137000,27000,-130200,28000"
st "ddr_0_reset_done"
blo "-137000,27800"
tm "WireNameMgr"
)
)
on &222
)
*533 (Wire
uid 10640,0
shape (OrthoPolyLine
uid 10641,0
va (VaSet
vasetType 3
)
xt "-139000,29000,-114750,29000"
pts [
"-139000,29000"
"-114750,29000"
]
)
start &209
end &315
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 10642,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 10643,0
va (VaSet
isHidden 1
)
xt "-137000,28000,-130200,29000"
st "ddr_1_reset_done"
blo "-137000,28800"
tm "WireNameMgr"
)
)
on &223
)
*534 (Wire
uid 10658,0
shape (OrthoPolyLine
uid 10659,0
va (VaSet
vasetType 3
)
xt "-84250,24000,-70000,24000"
pts [
"-70000,24000"
"-84250,24000"
]
)
start &211
end &327
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 10660,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 10661,0
va (VaSet
isHidden 1
)
xt "-76000,23000,-71200,24000"
st "ddr_0_rst_n"
blo "-76000,23800"
tm "WireNameMgr"
)
)
on &212
)
*535 (Wire
uid 10666,0
shape (OrthoPolyLine
uid 10667,0
va (VaSet
vasetType 3
)
xt "-84250,12000,-69000,12000"
pts [
"-84250,12000"
"-69000,12000"
]
)
start &314
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 10670,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 10671,0
va (VaSet
)
xt "-83000,11000,-77100,12000"
st "mcms_msix_s"
blo "-83000,11800"
tm "WireNameMgr"
)
)
on &213
)
*536 (Wire
uid 10696,0
shape (OrthoPolyLine
uid 10697,0
va (VaSet
vasetType 3
)
xt "-49000,29000,-47750,38000"
pts [
"-49000,29000"
"-49000,38000"
"-47750,38000"
]
)
start &519
end &216
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 10698,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 10699,0
ro 90
va (VaSet
)
xt "-50000,22000,-49000,25800"
st "CLK_SYS"
blo "-49800,22000"
tm "WireNameMgr"
)
)
on &45
)
*537 (Wire
uid 10704,0
shape (OrthoPolyLine
uid 10705,0
va (VaSet
vasetType 3
)
xt "-84250,18000,-47750,36000"
pts [
"-84250,18000"
"-56000,18000"
"-56000,36000"
"-47750,36000"
]
)
start &319
end &215
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 10706,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 10707,0
va (VaSet
)
xt "-83000,17000,-77600,18000"
st "rst_msix_n_s"
blo "-83000,17800"
tm "WireNameMgr"
)
)
on &221
)
*538 (Wire
uid 10814,0
shape (OrthoPolyLine
uid 10815,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "19000,37000,31250,37000"
pts [
"19000,37000"
"31250,37000"
]
)
end &234
sat 16
eat 32
sty 1
sl "(3 downto 0)"
st 0
sf 1
tg (WTG
uid 10818,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 10819,0
va (VaSet
)
xt "21000,36000,29000,37000"
st "mcaddr(3:0) : (21:0)"
blo "21000,36800"
tm "WireNameMgr"
)
)
on &70
)
*539 (Wire
uid 10822,0
shape (OrthoPolyLine
uid 10823,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "19000,38000,31250,38000"
pts [
"19000,38000"
"31250,38000"
]
)
end &236
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 10826,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 10827,0
va (VaSet
)
xt "21000,37000,26900,38000"
st "mcdata : (31:0)"
blo "21000,37800"
tm "WireNameMgr"
)
)
on &71
)
*540 (Wire
uid 10830,0
shape (OrthoPolyLine
uid 10831,0
va (VaSet
vasetType 3
)
xt "19000,39000,31250,39000"
pts [
"19000,39000"
"31250,39000"
]
)
end &230
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 10834,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 10835,0
va (VaSet
)
xt "21000,38000,26900,39000"
st "mcms_msix_s"
blo "21000,38800"
tm "WireNameMgr"
)
)
on &213
)
*541 (Wire
uid 10838,0
shape (OrthoPolyLine
uid 10839,0
va (VaSet
vasetType 3
)
xt "19000,40000,31250,40000"
pts [
"19000,40000"
"31250,40000"
]
)
end &231
es 0
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 10844,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 10845,0
va (VaSet
)
xt "21000,39000,23800,40000"
st "mcrwn"
blo "21000,39800"
tm "WireNameMgr"
)
)
on &72
)
*542 (Wire
uid 10848,0
shape (OrthoPolyLine
uid 10849,0
va (VaSet
vasetType 3
)
xt "-34250,36000,-26000,36000"
pts [
"-34250,36000"
"-26000,36000"
]
)
start &217
sat 32
eat 16
st 0
tg (WTG
uid 10852,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 10853,0
va (VaSet
)
xt "-34000,35000,-27000,36000"
st "rst_msix_sys_n_s"
blo "-34000,35800"
tm "WireNameMgr"
)
)
on &245
)
*543 (Wire
uid 10860,0
shape (OrthoPolyLine
uid 10861,0
va (VaSet
vasetType 3
)
xt "19000,42000,31250,42000"
pts [
"19000,42000"
"31250,42000"
]
)
end &233
es 0
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 10866,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 10867,0
va (VaSet
)
xt "20000,41000,23600,42000"
st "CLK_MC"
blo "20000,41800"
tm "WireNameMgr"
)
)
on &47
)
*544 (Wire
uid 10880,0
shape (OrthoPolyLine
uid 10881,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "60750,37000,72000,37000"
pts [
"60750,37000"
"72000,37000"
]
)
start &235
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 10884,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 10885,0
va (VaSet
)
xt "61000,36000,71200,37000"
st "mcdataout_msix_s : (31:0)"
blo "61000,36800"
tm "WireNameMgr"
)
)
on &207
)
*545 (Wire
uid 10888,0
shape (OrthoPolyLine
uid 10889,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "60750,46000,69000,46000"
pts [
"60750,46000"
"69000,46000"
]
)
start &240
end &171
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 10890,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 10891,0
va (VaSet
isHidden 1
)
xt "60750,45000,71050,46000"
st "USR_EVENT_MSIX_DATA"
blo "60750,45800"
tm "WireNameMgr"
)
)
on &246
)
*546 (Wire
uid 10894,0
shape (OrthoPolyLine
uid 10895,0
va (VaSet
vasetType 3
)
xt "60750,45000,69000,45000"
pts [
"60750,45000"
"69000,45000"
]
)
start &241
end &170
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 10896,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 10897,0
va (VaSet
isHidden 1
)
xt "60750,44000,71550,45000"
st "USR_EVENT_MSIX_VALID"
blo "60750,44800"
tm "WireNameMgr"
)
)
on &247
)
*547 (Wire
uid 10906,0
shape (OrthoPolyLine
uid 10907,0
va (VaSet
vasetType 3
)
xt "60750,44000,69000,44000"
pts [
"60750,44000"
"69000,44000"
]
)
start &239
end &248
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 10908,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 10909,0
va (VaSet
isHidden 1
)
xt "60750,43000,72050,44000"
st "USR_EVENT_MSIX_READY"
blo "60750,43800"
tm "WireNameMgr"
)
)
on &249
)
*548 (Wire
uid 10930,0
shape (OrthoPolyLine
uid 10931,0
va (VaSet
vasetType 3
)
xt "19000,43000,31250,43000"
pts [
"19000,43000"
"31250,43000"
]
)
end &232
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 10934,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 10935,0
va (VaSet
)
xt "20000,42000,24700,43000"
st "RST_MC_N"
blo "20000,42800"
tm "WireNameMgr"
)
)
on &48
)
*549 (Wire
uid 12684,0
shape (OrthoPolyLine
uid 12685,0
va (VaSet
vasetType 3
)
xt "-139000,24000,-114750,24000"
pts [
"-139000,24000"
"-114750,24000"
]
)
start &333
end &286
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 12686,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12687,0
va (VaSet
isHidden 1
)
xt "-137000,23000,-131500,24000"
st "ddr_2_cal_fail"
blo "-137000,23800"
tm "WireNameMgr"
)
)
on &336
)
*550 (Wire
uid 12690,0
shape (OrthoPolyLine
uid 12691,0
va (VaSet
vasetType 3
)
xt "-139000,25000,-114750,25000"
pts [
"-139000,25000"
"-114750,25000"
]
)
start &334
end &287
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 12692,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12693,0
va (VaSet
isHidden 1
)
xt "-137000,24000,-130900,25000"
st "ddr_2_cal_pass"
blo "-137000,24800"
tm "WireNameMgr"
)
)
on &335
)
*551 (Wire
uid 12712,0
shape (OrthoPolyLine
uid 12713,0
va (VaSet
vasetType 3
)
xt "-139000,26000,-114750,26000"
pts [
"-139000,26000"
"-114750,26000"
]
)
start &337
end &322
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 12716,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12717,0
va (VaSet
isHidden 1
)
xt "-137000,25000,-131500,26000"
st "ddr_3_cal_fail"
blo "-137000,25800"
tm "WireNameMgr"
)
)
on &339
)
*552 (Wire
uid 12720,0
shape (OrthoPolyLine
uid 12721,0
va (VaSet
vasetType 3
)
xt "-139000,27000,-114750,27000"
pts [
"-139000,27000"
"-114750,27000"
]
)
start &338
end &323
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 12724,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12725,0
va (VaSet
isHidden 1
)
xt "-137000,26000,-130900,27000"
st "ddr_3_cal_pass"
blo "-137000,26800"
tm "WireNameMgr"
)
)
on &340
)
*553 (Wire
uid 12744,0
shape (OrthoPolyLine
uid 12745,0
va (VaSet
vasetType 3
)
xt "-139000,30000,-114750,30000"
pts [
"-139000,30000"
"-114750,30000"
]
)
start &341
end &316
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 12748,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12749,0
va (VaSet
isHidden 1
)
xt "-123000,29000,-116200,30000"
st "ddr_2_reset_done"
blo "-123000,29800"
tm "WireNameMgr"
)
)
on &343
)
*554 (Wire
uid 12752,0
shape (OrthoPolyLine
uid 12753,0
va (VaSet
vasetType 3
)
xt "-139000,31000,-114750,31000"
pts [
"-139000,31000"
"-114750,31000"
]
)
start &342
end &325
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 12756,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12757,0
va (VaSet
isHidden 1
)
xt "-123000,30000,-116200,31000"
st "ddr_3_reset_done"
blo "-123000,30800"
tm "WireNameMgr"
)
)
on &344
)
*555 (Wire
uid 12788,0
shape (OrthoPolyLine
uid 12789,0
va (VaSet
vasetType 3
)
xt "-84250,21000,-70000,21000"
pts [
"-70000,21000"
"-84250,21000"
]
)
start &346
end &305
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 12792,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12793,0
va (VaSet
isHidden 1
)
xt "-73000,20000,-67400,21000"
st "ddrif_2_resetn"
blo "-73000,20800"
tm "WireNameMgr"
)
)
on &347
)
*556 (Wire
uid 12796,0
shape (OrthoPolyLine
uid 12797,0
va (VaSet
vasetType 3
)
xt "-84250,22000,-70000,22000"
pts [
"-70000,22000"
"-84250,22000"
]
)
start &345
end &328
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 12800,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12801,0
va (VaSet
isHidden 1
)
xt "-73000,21000,-67400,22000"
st "ddrif_3_resetn"
blo "-73000,21800"
tm "WireNameMgr"
)
)
on &348
)
*557 (Wire
uid 12820,0
shape (OrthoPolyLine
uid 12821,0
va (VaSet
vasetType 3
)
xt "-84250,26000,-70000,26000"
pts [
"-70000,26000"
"-84250,26000"
]
)
start &349
end &318
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 12824,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12825,0
va (VaSet
isHidden 1
)
xt "-73000,25000,-68200,26000"
st "ddr_2_rst_n"
blo "-73000,25800"
tm "WireNameMgr"
)
)
on &351
)
*558 (Wire
uid 12828,0
shape (OrthoPolyLine
uid 12829,0
va (VaSet
vasetType 3
)
xt "-84250,27000,-70000,27000"
pts [
"-70000,27000"
"-84250,27000"
]
)
start &350
end &326
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 12832,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12833,0
va (VaSet
isHidden 1
)
xt "-73000,26000,-68200,27000"
st "ddr_3_rst_n"
blo "-73000,26800"
tm "WireNameMgr"
)
)
on &352
)
*559 (Wire
uid 13631,0
shape (OrthoPolyLine
uid 13632,0
va (VaSet
vasetType 3
)
xt "52750,-30000,91000,-30000"
pts [
"52750,-30000"
"91000,-30000"
]
)
start &269
end &390
sat 32
eat 1
st 0
sf 1
si 0
tg (WTG
uid 13635,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13636,0
va (VaSet
)
xt "71000,-31000,76600,-30000"
st "ddr1_wr_en_s"
blo "71000,-30200"
tm "WireNameMgr"
)
)
on &389
)
*560 (Wire
uid 13647,0
shape (OrthoPolyLine
uid 13648,0
va (VaSet
vasetType 3
)
xt "54750,10000,91000,10000"
pts [
"54750,10000"
"91000,10000"
]
)
start &185
end &390
sat 32
eat 1
st 0
sf 1
tg (WTG
uid 13651,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13652,0
va (VaSet
)
xt "72000,9000,77400,10000"
st "ddr1_rd_en_s"
blo "72000,9800"
tm "WireNameMgr"
)
)
on &394
)
*561 (Wire
uid 13665,0
shape (OrthoPolyLine
uid 13666,0
va (VaSet
vasetType 3
)
xt "-138000,-18000,-123750,-18000"
pts [
"-138000,-18000"
"-123750,-18000"
]
)
end &381
sat 16
eat 32
st 0
tg (WTG
uid 13669,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13670,0
va (VaSet
)
xt "-135000,-19000,-129400,-18000"
st "ddr1_wr_en_s"
blo "-135000,-18200"
tm "WireNameMgr"
)
)
on &389
)
*562 (Wire
uid 13673,0
shape (OrthoPolyLine
uid 13674,0
va (VaSet
vasetType 3
)
xt "-138000,-16000,-123750,-16000"
pts [
"-138000,-16000"
"-123750,-16000"
]
)
end &383
sat 16
eat 32
st 0
tg (WTG
uid 13677,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13678,0
va (VaSet
)
xt "-136000,-17000,-130600,-16000"
st "ddr1_rd_en_s"
blo "-136000,-16200"
tm "WireNameMgr"
)
)
on &394
)
*563 (Wire
uid 13681,0
shape (OrthoPolyLine
uid 13682,0
va (VaSet
vasetType 3
)
xt "-138000,-17000,-123750,-17000"
pts [
"-138000,-17000"
"-123750,-17000"
]
)
end &382
sat 16
eat 32
st 0
tg (WTG
uid 13685,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13686,0
va (VaSet
)
xt "-136000,-18000,-129500,-17000"
st "ddr1_wr_waitreq"
blo "-136000,-17200"
tm "WireNameMgr"
)
)
on &82
)
*564 (Wire
uid 13689,0
shape (OrthoPolyLine
uid 13690,0
va (VaSet
vasetType 3
)
xt "-138000,-15000,-123750,-15000"
pts [
"-138000,-15000"
"-123750,-15000"
]
)
end &384
sat 16
eat 32
st 0
tg (WTG
uid 13693,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13694,0
va (VaSet
)
xt "-136000,-16000,-129700,-15000"
st "ddr1_rd_waitreq"
blo "-136000,-15200"
tm "WireNameMgr"
)
)
on &90
)
*565 (Wire
uid 13697,0
shape (OrthoPolyLine
uid 13698,0
va (VaSet
vasetType 3
)
xt "-138000,-14000,-123750,-14000"
pts [
"-138000,-14000"
"-123750,-14000"
]
)
end &385
sat 16
eat 32
st 0
tg (WTG
uid 13701,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13702,0
va (VaSet
)
xt "-136000,-15000,-130600,-14000"
st "ddr1_rd_valid"
blo "-136000,-14200"
tm "WireNameMgr"
)
)
on &94
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 1
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "26368,26368,26368"
)
packageList *566 (PackageList
uid 56,0
stg "VerticalLayoutStrategy"
textVec [
*567 (Text
uid 57,0
va (VaSet
font "arial,8,1"
)
xt "-219000,-49000,-213600,-48000"
st "Package List"
blo "-219000,-48200"
)
*568 (MLText
uid 58,0
va (VaSet
)
xt "-219000,-48000,-208600,-44000"
st "library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
use ieee.std_logic_arith.all;"
tm "PackageList"
)
]
)
compDirBlock (MlTextGroup
uid 59,0
stg "VerticalLayoutStrategy"
textVec [
*569 (Text
uid 60,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,0,28100,1000"
st "Compiler Directives"
blo "20000,800"
)
*570 (Text
uid 61,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,1000,29600,2000"
st "Pre-module directives:"
blo "20000,1800"
)
*571 (MLText
uid 62,0
va (VaSet
isHidden 1
)
xt "20000,2000,27600,4000"
st "`resetall
`timescale 1ns/10ps"
tm "BdCompilerDirectivesTextMgr"
)
*572 (Text
uid 63,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,4000,30100,5000"
st "Post-module directives:"
blo "20000,4800"
)
*573 (MLText
uid 64,0
va (VaSet
isHidden 1
)
xt "20000,0,20000,0"
tm "BdCompilerDirectivesTextMgr"
)
*574 (Text
uid 65,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,5000,29900,6000"
st "End-module directives:"
blo "20000,5800"
)
*575 (MLText
uid 66,0
va (VaSet
isHidden 1
)
xt "20000,6000,20000,6000"
tm "BdCompilerDirectivesTextMgr"
)
]
associable 1
)
windowSize "1280,0,2561,992"
viewArea "-62257,25463,13074,85529"
cachedDiagramExtent "-219000,-49000,120000,70000"
pageSetupInfo (PageSetupInfo
ptrCmd ""
toPrinter 1
exportedDirectories [
"$HDS_PROJECT_DIR/HTMLExport"
]
exportStdIncludeRefs 1
exportStdPackageRefs 1
)
hasePageBreakOrigin 1
pageBreakOrigin "-219000,-49000"
lastUid 13702,0
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "0,0,32768"
)
xt "200,200,2100,1200"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultRequirementText (RequirementText
shape (ZoomableIcon
layer 0
va (VaSet
vasetType 1
fg "59904,39936,65280"
lineColor "0,0,32768"
)
xt "0,0,1500,1750"
iconName "reqTracerRequirement.bmp"
iconMaskName "reqTracerRequirement.msk"
)
autoResize 1
text (MLText
va (VaSet
fg "0,0,32768"
font "arial,8,0"
)
xt "500,2150,1400,3150"
st "
Text
"
tm "RequirementText"
wrapOption 3
visibleHeight 1350
visibleWidth 1100
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
font "Arial,8,1"
)
xt "1000,1000,3800,2000"
st "Panel0"
blo "1000,1800"
tm "PanelText"
)
)
)
defaultBlk (Blk
shape (Rectangle
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*576 (Text
va (VaSet
font "Arial,8,1"
)
xt "2200,3500,5800,4500"
st "<library>"
blo "2200,4300"
tm "BdLibraryNameMgr"
)
*577 (Text
va (VaSet
font "Arial,8,1"
)
xt "2200,4500,5600,5500"
st "<block>"
blo "2200,5300"
tm "BlkNameMgr"
)
*578 (Text
va (VaSet
font "Arial,8,1"
)
xt "2200,5500,4000,6500"
st "U_0"
blo "2200,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "2200,13500,2200,13500"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultMWComponent (MWC
shape (Rectangle
va (VaSet
vasetType 1
fg "54016,65280,54016"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*579 (Text
va (VaSet
font "Arial,8,1"
)
xt "550,3500,3450,4500"
st "Library"
blo "550,4300"
)
*580 (Text
va (VaSet
font "Arial,8,1"
)
xt "550,4500,7450,5500"
st "MWComponent"
blo "550,5300"
)
*581 (Text
va (VaSet
font "Arial,8,1"
)
xt "550,5500,2350,6500"
st "U_0"
blo "550,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6450,1500,-6450,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
defaultSaComponent (SaComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "54016,65280,54016"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*582 (Text
va (VaSet
font "Arial,8,1"
)
xt "900,3500,3800,4500"
st "Library"
blo "900,4300"
tm "BdLibraryNameMgr"
)
*583 (Text
va (VaSet
font "Arial,8,1"
)
xt "900,4500,7100,5500"
st "SaComponent"
blo "900,5300"
tm "CptNameMgr"
)
*584 (Text
va (VaSet
font "Arial,8,1"
)
xt "900,5500,2700,6500"
st "U_0"
blo "900,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6100,1500,-6100,1500"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
defaultVhdlComponent (VhdlComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*585 (Text
va (VaSet
font "Arial,8,1"
)
xt "500,3500,3400,4500"
st "Library"
blo "500,4300"
)
*586 (Text
va (VaSet
font "Arial,8,1"
)
xt "500,4500,7500,5500"
st "VhdlComponent"
blo "500,5300"
)
*587 (Text
va (VaSet
font "Arial,8,1"
)
xt "500,5500,2300,6500"
st "U_0"
blo "500,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6500,1500,-6500,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
entityPath ""
archName ""
archPath ""
)
defaultVerilogComponent (VerilogComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-450,0,8450,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*588 (Text
va (VaSet
font "Arial,8,1"
)
xt "50,3500,2950,4500"
st "Library"
blo "50,4300"
)
*589 (Text
va (VaSet
font "Arial,8,1"
)
xt "50,4500,7950,5500"
st "VerilogComponent"
blo "50,5300"
)
*590 (Text
va (VaSet
font "Arial,8,1"
)
xt "50,5500,1850,6500"
st "U_0"
blo "50,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6950,1500,-6950,1500"
)
header ""
)
elements [
]
)
entityPath ""
)
defaultHdlText (HdlText
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*591 (Text
va (VaSet
font "Arial,8,1"
)
xt "3150,4000,4850,5000"
st "eb1"
blo "3150,4800"
tm "HdlTextNameMgr"
)
*592 (Text
va (VaSet
font "Arial,8,1"
)
xt "3150,5000,3950,6000"
st "1"
blo "3150,5800"
tm "HdlTextNumberMgr"
)
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultEmbeddedText (EmbeddedText
commentText (CommentText
ps "CenterOffsetStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,18000,5000"
)
text (MLText
va (VaSet
)
xt "200,200,2100,1200"
st "
Text
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
defaultGlobalConnector (GlobalConnector
shape (Circle
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "-1000,-1000,1000,1000"
radius 1000
)
name (Text
va (VaSet
font "Arial,8,1"
)
xt "-500,-500,500,500"
st "G"
blo "-500,300"
)
)
defaultRipper (Ripper
ps "OnConnectorStrategy"
shape (Line2D
pts [
"0,0"
"1000,1000"
]
va (VaSet
vasetType 1
)
xt "0,0,1000,1000"
)
)
defaultBdJunction (BdJunction
ps "OnConnectorStrategy"
shape (Circle
va (VaSet
vasetType 1
)
xt "-400,-400,400,400"
radius 400
)
)
defaultPortIoIn (PortIoIn
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "-2000,-375,-500,375"
)
(Line
sl 0
ro 270
xt "-500,0,0,0"
pts [
"-500,0"
"0,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "-1375,-1000,-1375,-1000"
ju 2
blo "-1375,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoOut (PortIoOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "500,-375,2000,375"
)
(Line
sl 0
ro 270
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "625,-1000,625,-1000"
blo "625,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoInOut (PortIoInOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultPortIoBuffer (PortIoBuffer
shape (CompositeShape
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultSignal (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,0,1800,1000"
st "sig0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBus (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,0,2400,1000"
st "dbus0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBundle (Bundle
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineColor "32768,0,0"
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
textGroup (BiTextGroup
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
)
xt "0,0,3000,1000"
st "bundle0"
blo "0,800"
tm "BundleNameMgr"
)
second (MLText
va (VaSet
)
xt "0,1000,1000,2000"
st "()"
tm "BundleContentsMgr"
)
)
bundleNet &0
)
defaultPortMapFrame (PortMapFrame
ps "PortMapFrameStrategy"
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,10000,12000"
)
portMapText (BiTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
va (VaSet
)
)
second (MLText
va (VaSet
)
tm "PortMapTextMgr"
)
)
)
defaultGenFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 2
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
)
xt "0,-1100,12500,-100"
st "g0: FOR i IN 0 TO n GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1250,1450"
)
num (Text
va (VaSet
)
xt "250,250,1050,1250"
st "1"
blo "250,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*593 (Text
va (VaSet
font "Arial,8,1"
)
xt "14100,20000,22000,21000"
st "Frame Declarations"
blo "14100,20800"
)
*594 (MLText
va (VaSet
)
xt "14100,21000,14100,21000"
tm "BdFrameDeclTextMgr"
)
]
)
)
defaultBlockFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 1
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
)
xt "0,-1100,7300,-100"
st "b0: BLOCK (guard)"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1250,1450"
)
num (Text
va (VaSet
)
xt "250,250,1050,1250"
st "1"
blo "250,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*595 (Text
va (VaSet
font "Arial,8,1"
)
xt "14100,20000,22000,21000"
st "Frame Declarations"
blo "14100,20800"
)
*596 (MLText
va (VaSet
)
xt "14100,21000,14100,21000"
tm "BdFrameDeclTextMgr"
)
]
)
style 3
)
defaultSaCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1800,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultSaCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1800,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
m 3
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultDeclText (MLText
va (VaSet
font "Courier New,8,0"
)
)
archDeclarativeBlock (BdArchDeclBlock
uid 1,0
stg "BdArchDeclBlockLS"
declLabel (Text
uid 2,0
va (VaSet
font "Arial,8,1"
)
xt "-219000,-44600,-213600,-43600"
st "Declarations"
blo "-219000,-43800"
)
portLabel (Text
uid 3,0
va (VaSet
font "Arial,8,1"
)
xt "-219000,-43600,-216300,-42600"
st "Ports:"
blo "-219000,-42800"
)
preUserLabel (Text
uid 4,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "-219000,-44600,-215200,-43600"
st "Pre User:"
blo "-219000,-43800"
)
preUserText (MLText
uid 5,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-219000,-44600,-219000,-44600"
tm "BdDeclarativeTextMgr"
)
diagSignalLabel (Text
uid 6,0
va (VaSet
font "Arial,8,1"
)
xt "-219000,-1800,-211900,-800"
st "Diagram Signals:"
blo "-219000,-1000"
)
postUserLabel (Text
uid 7,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "-219000,-44600,-214300,-43600"
st "Post User:"
blo "-219000,-43800"
)
postUserText (MLText
uid 8,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-219000,-44600,-219000,-44600"
tm "BdDeclarativeTextMgr"
)
)
commonDM (CommonDM
ldm (LogicalDM
ordering 1
suid 301,0
usingSuid 1
emptyRow *597 (LEmptyRow
)
uid 69,0
optionalChildren [
*598 (RefLabelRowHdr
)
*599 (TitleRowHdr
)
*600 (FilterRowHdr
)
*601 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*602 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*603 (GroupColHdr
tm "GroupColHdrMgr"
)
*604 (NameColHdr
tm "BlockDiagramNameColHdrMgr"
)
*605 (ModeColHdr
tm "BlockDiagramModeColHdrMgr"
)
*606 (TypeColHdr
tm "BlockDiagramTypeColHdrMgr"
)
*607 (BoundsColHdr
tm "BlockDiagramBoundsColHdrMgr"
)
*608 (InitColHdr
tm "BlockDiagramInitColHdrMgr"
)
*609 (EolColHdr
tm "BlockDiagramEolColHdrMgr"
)
*610 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "CLK_SYS"
t "std_logic"
preAdd 0
posAdd 0
o 1
suid 25,0
)
)
uid 1946,0
)
*611 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "fop_sample_num_s"
t "std_logic_vector"
b "(22 DOWNTO 0)"
o 68
suid 28,0
)
)
uid 1952,0
)
*612 (LeafLogPort
port (LogicalPort
decl (Decl
n "CLK_MC"
t "std_logic"
o 2
suid 31,0
)
)
uid 1958,0
)
*613 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "RST_MC_N"
t "std_logic"
preAdd 0
posAdd 0
o 3
suid 33,0
)
)
uid 1962,0
)
*614 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "conv_data_s"
t "std_logic_vector"
b "(63 downto 0)"
preAdd 0
posAdd 0
o 56
suid 38,0
)
)
uid 1972,0
)
*615 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ifft_loop_num_s"
t "std_logic_vector"
b "(5 downto 0)"
o 73
suid 39,0
)
)
uid 1974,0
)
*616 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "cld_trigger_s"
t "std_logic"
o 55
suid 40,0
)
)
uid 1976,0
)
*617 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "fft_sample_s"
t "std_logic_vector"
b "(9  DOWNTO 0)"
o 67
suid 43,0
)
)
uid 1982,0
)
*618 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "conv_sof_s"
t "std_logic"
preAdd 0
posAdd 0
o 64
suid 44,0
)
)
uid 1984,0
)
*619 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "cld_enable_s"
t "std_logic"
o 53
suid 48,0
)
)
uid 1992,0
)
*620 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "conv_fft_ready_s"
t "std_logic"
preAdd 0
posAdd 0
o 60
suid 49,0
)
)
uid 1994,0
)
*621 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "conv_req_s"
t "std_logic"
o 63
suid 51,0
)
)
uid 1998,0
)
*622 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "conv_eof_s"
t "std_logic"
preAdd 0
posAdd 0
o 59
suid 53,0
)
)
uid 2002,0
)
*623 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "overlap_size_s"
t "std_logic_vector"
b "(fft_abits_g-1 downto 0)"
preAdd 0
posAdd 0
o 80
suid 54,0
)
)
uid 2004,0
)
*624 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "cld_page_s"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 54
suid 55,0
)
)
uid 2006,0
)
*625 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "conv_valid_s"
t "std_logic"
preAdd 0
posAdd 0
o 66
suid 56,0
)
)
uid 2008,0
)
*626 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "hsum_page_s"
t "std_logic_vector"
b "(31 downto 0)"
o 71
suid 59,0
)
)
uid 2014,0
)
*627 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "hsum_enable_s"
t "std_logic"
o 70
suid 63,0
)
)
uid 2022,0
)
*628 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "hsum_trigger_s"
t "std_logic"
o 72
suid 64,0
)
)
uid 2024,0
)
*629 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "conv_page_s"
t "std_logic_vector"
b "(31 downto 0)"
o 61
suid 66,0
)
)
uid 2028,0
)
*630 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "conv_ready_s"
t "std_logic"
o 62
suid 71,0
)
)
uid 2038,0
)
*631 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "conv_trigger_s"
t "std_logic"
o 65
suid 72,0
)
)
uid 2040,0
)
*632 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "conv_enable_s"
t "std_logic"
preAdd 0
posAdd 0
o 58
suid 73,0
)
)
uid 2042,0
)
*633 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "mcaddr"
t "std_logic_vector"
b "(21 downto 0)"
preAdd 0
posAdd 0
o 7
suid 113,0
)
)
uid 2550,0
)
*634 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "mcdata"
t "std_logic_vector"
b "(31 downto 0)"
preAdd 0
posAdd 0
o 8
suid 114,0
)
)
uid 2552,0
)
*635 (LeafLogPort
port (LogicalPort
decl (Decl
n "mcrwn"
t "std_logic"
o 9
suid 115,0
)
)
uid 2554,0
)
*636 (LeafLogPort
port (LogicalPort
decl (Decl
n "ddr0_rd_data"
t "std_logic_vector"
b "(511  downto 0)"
o 13
suid 136,0
)
)
uid 3081,0
)
*637 (LeafLogPort
port (LogicalPort
decl (Decl
n "ddr0_rd_valid"
t "std_logic"
o 14
suid 137,0
)
)
uid 3083,0
)
*638 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "ddr0_rd_addr"
t "std_logic_vector"
b "(31 downto 0)"
o 15
suid 138,0
)
)
uid 3085,0
)
*639 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "ddr0_rd_en"
t "std_logic"
o 16
suid 139,0
)
)
uid 3087,0
)
*640 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "ddr1_wr_waitreq"
t "std_logic"
preAdd 0
posAdd 0
o 17
suid 141,0
)
)
uid 3089,0
)
*641 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "ddr1_wr_data"
t "std_logic_vector"
b "(ddr_g*512-1 downto 0)"
preAdd 0
posAdd 0
o 18
suid 143,0
)
)
uid 3091,0
)
*642 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "ddr1_wr_addr"
t "std_logic_vector"
b "(25 downto 0)"
preAdd 0
posAdd 0
o 19
suid 146,0
)
)
uid 3205,0
)
*643 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "ddr1_wr_en"
t "std_logic"
preAdd 0
posAdd 0
o 20
suid 148,0
)
)
uid 3207,0
)
*644 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "ddr1_rd_waitreq"
t "std_logic"
preAdd 0
o 21
suid 150,0
)
)
uid 3209,0
)
*645 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "ddr1_rd_data"
t "std_logic_vector"
b "(512*ddr_g-1 downto 0)"
o 22
suid 152,0
)
)
uid 3211,0
)
*646 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "ddr1_rd_valid"
t "std_logic"
o 23
suid 154,0
)
)
uid 3213,0
)
*647 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "ddr1_rd_addr"
t "std_logic_vector"
b "(31 downto 0)"
o 24
suid 156,0
)
)
uid 3215,0
)
*648 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "ddr1_rd_en"
t "std_logic"
posAdd 0
o 25
suid 158,0
)
)
uid 3217,0
)
*649 (LeafLogPort
port (LogicalPort
decl (Decl
n "ddr0_rd_waitreq"
t "std_logic"
o 12
suid 159,0
)
)
uid 3518,0
)
*650 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rst_ctrl_n_s"
t "std_logic"
o 87
suid 160,0
)
)
uid 4530,0
)
*651 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "mcdataout_ctrl_s"
t "std_logic_vector"
b "(31 downto 0)"
preAdd 0
posAdd 0
o 75
suid 161,0
)
)
uid 4532,0
)
*652 (LeafLogPort
port (LogicalPort
decl (Decl
n "ddr_1_cal_fail"
t "std_logic"
o 26
suid 163,0
)
)
uid 4536,0
)
*653 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "mcms_ctrl_s"
t "std_logic"
o 78
suid 165,0
)
)
uid 4540,0
)
*654 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "mcms_conv_s"
t "std_logic"
o 77
suid 166,0
)
)
uid 4542,0
)
*655 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rst_hsum_n_s"
t "std_logic"
o 89
suid 167,0
)
)
uid 4544,0
)
*656 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "mcms_hsum_s"
t "std_logic"
o 79
suid 172,0
)
)
uid 4554,0
)
*657 (LeafLogPort
port (LogicalPort
decl (Decl
n "ddr_0_cal_fail"
t "std_logic"
o 29
suid 174,0
)
)
uid 4558,0
)
*658 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "product_id_s"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 81
suid 175,0
)
)
uid 4560,0
)
*659 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rst_cld_n_s"
t "std_logic"
o 83
suid 179,0
)
)
uid 4568,0
)
*660 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "mcdataout_conv_s"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 74
suid 181,0
)
)
uid 4572,0
)
*661 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rst_conv_n_s"
t "std_logic"
o 85
suid 182,0
)
)
uid 4574,0
)
*662 (LeafLogPort
port (LogicalPort
decl (Decl
n "RST_GLOBAL_N"
t "std_logic"
o 4
suid 187,0
)
)
uid 4580,0
)
*663 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "rst_conv_sys_n_s"
t "std_logic"
preAdd 0
posAdd 0
o 86
suid 188,0
)
)
uid 4582,0
)
*664 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "rst_hsum_sys_n_s"
t "std_logic"
preAdd 0
posAdd 0
o 90
suid 189,0
)
)
uid 4584,0
)
*665 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "rst_cld_sys_n_s"
t "std_logic"
preAdd 0
posAdd 0
o 84
suid 193,0
)
)
uid 4586,0
)
*666 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "rst_ctrl_sys_n_s"
t "std_logic"
preAdd 0
posAdd 0
o 88
suid 194,0
)
)
uid 4588,0
)
*667 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "mcdataout_hsum_s"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 76
suid 195,0
)
)
uid 4590,0
)
*668 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "ddrif_pcie_resetn"
t "std_logic"
o 32
suid 197,0
)
)
uid 4666,0
)
*669 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "mcdataout"
t "std_logic_vector"
b "(31 downto 0)"
o 11
suid 198,0
)
)
uid 4668,0
)
*670 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "ddrif_0_resetn"
t "std_logic"
o 30
suid 202,0
)
)
uid 4756,0
)
*671 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "ddrif_1_resetn"
t "std_logic"
o 31
suid 203,0
)
)
uid 4758,0
)
*672 (LeafLogPort
port (LogicalPort
decl (Decl
n "mccs"
t "std_logic"
o 10
suid 205,0
)
)
uid 4762,0
)
*673 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "hsum_done_s"
t "std_logic"
o 69
suid 215,0
)
)
uid 5522,0
)
*674 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "conv_done_s"
t "std_logic"
o 57
suid 216,0
)
)
uid 5524,0
)
*675 (LeafLogPort
port (LogicalPort
decl (Decl
n "CLK_PCIE"
t "std_logic"
o 5
suid 217,0
)
)
uid 5526,0
)
*676 (LeafLogPort
port (LogicalPort
decl (Decl
n "RST_PCIE_N"
t "std_logic"
o 6
suid 218,0
)
)
uid 5528,0
)
*677 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "cld_done_s"
t "std_logic"
o 52
suid 222,0
)
)
uid 6121,0
)
*678 (LeafLogPort
port (LogicalPort
decl (Decl
n "top_version"
t "std_logic_vector"
b "(15 downto 0)"
o 34
suid 238,0
)
)
uid 9763,0
)
*679 (LeafLogPort
port (LogicalPort
decl (Decl
n "top_revision"
t "std_logic_vector"
b "(15 downto 0)"
o 35
suid 239,0
)
)
uid 9765,0
)
*680 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "core_version_s"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 91
suid 240,0
)
)
uid 10143,0
)
*681 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "core_revision_s"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 82
suid 241,0
)
)
uid 10145,0
)
*682 (LeafLogPort
port (LogicalPort
lang 1
m 4
decl (Decl
n "mcdataout_msix_s"
t "std_logic_vector"
b "(31 DOWNTO 0)"
preAdd 0
posAdd 0
o 92
suid 243,0
)
)
uid 10710,0
)
*683 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "ddr_1_rst_n"
t "std_logic"
o 33
suid 248,0
)
)
uid 10716,0
)
*684 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "ddr_0_rst_n"
t "std_logic"
preAdd 0
posAdd 0
o 38
suid 250,0
)
)
uid 10718,0
)
*685 (LeafLogPort
port (LogicalPort
lang 1
m 4
decl (Decl
n "mcms_msix_s"
t "std_logic"
preAdd 0
posAdd 0
o 93
suid 252,0
)
)
uid 10720,0
)
*686 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rst_msix_n_s"
t "std_logic"
o 94
suid 254,0
)
)
uid 10722,0
)
*687 (LeafLogPort
port (LogicalPort
lang 1
decl (Decl
n "ddr_0_reset_done"
t "std_logic"
o 36
suid 256,0
)
)
uid 10730,0
)
*688 (LeafLogPort
port (LogicalPort
lang 1
decl (Decl
n "ddr_1_reset_done"
t "std_logic"
o 37
suid 257,0
)
)
uid 10732,0
)
*689 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "rst_msix_sys_n_s"
t "std_logic"
preAdd 0
posAdd 0
o 95
suid 263,0
)
)
uid 10856,0
)
*690 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "USR_EVENT_MSIX_DATA"
t "std_logic_vector"
b "(15 downto 0)"
preAdd 0
posAdd 0
o 39
suid 267,0
)
)
uid 10910,0
)
*691 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "USR_EVENT_MSIX_VALID"
t "std_logic"
preAdd 0
posAdd 0
o 40
suid 268,0
)
)
uid 10912,0
)
*692 (LeafLogPort
port (LogicalPort
decl (Decl
n "USR_EVENT_MSIX_READY"
t "std_logic"
o 41
suid 269,0
)
)
uid 10914,0
)
*693 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "ddr_2_cal_pass"
t "std_logic"
preAdd 0
posAdd 0
o 43
suid 272,0
)
)
uid 12762,0
)
*694 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "ddr_2_cal_fail"
t "std_logic"
preAdd 0
posAdd 0
o 42
suid 274,0
)
)
uid 12764,0
)
*695 (LeafLogPort
port (LogicalPort
decl (Decl
n "ddr_3_cal_fail"
t "std_logic"
o 44
suid 277,0
)
)
uid 12766,0
)
*696 (LeafLogPort
port (LogicalPort
decl (Decl
n "ddr_3_cal_pass"
t "std_logic"
o 45
suid 278,0
)
)
uid 12768,0
)
*697 (LeafLogPort
port (LogicalPort
decl (Decl
n "ddr_2_reset_done"
t "std_logic"
o 46
suid 281,0
)
)
uid 12770,0
)
*698 (LeafLogPort
port (LogicalPort
decl (Decl
n "ddr_3_reset_done"
t "std_logic"
o 47
suid 282,0
)
)
uid 12772,0
)
*699 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "ddrif_2_resetn"
t "std_logic"
o 48
suid 285,0
)
)
uid 12838,0
)
*700 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "ddrif_3_resetn"
t "std_logic"
o 49
suid 286,0
)
)
uid 12840,0
)
*701 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "ddr_2_rst_n"
t "std_logic"
o 50
suid 289,0
)
)
uid 12842,0
)
*702 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "ddr_3_rst_n"
t "std_logic"
o 51
suid 290,0
)
)
uid 12844,0
)
*703 (LeafLogPort
port (LogicalPort
decl (Decl
n "ddr_0_cal_pass"
t "std_logic"
o 27
suid 291,0
)
)
uid 13065,0
)
*704 (LeafLogPort
port (LogicalPort
decl (Decl
n "ddr_1_cal_pass"
t "std_logic"
o 28
suid 292,0
)
)
uid 13067,0
)
*705 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "ddr1_wr_en_s"
t "std_logic"
preAdd 0
posAdd 0
o 96
suid 294,0
)
)
uid 13659,0
)
*706 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ddr1_rd_en_s"
t "std_logic"
posAdd 0
o 97
suid 296,0
)
)
uid 13661,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 82,0
optionalChildren [
*707 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *708 (MRCItem
litem &597
pos 97
dimension 20
)
uid 84,0
optionalChildren [
*709 (MRCItem
litem &598
pos 0
dimension 20
uid 85,0
)
*710 (MRCItem
litem &599
pos 1
dimension 23
uid 86,0
)
*711 (MRCItem
litem &600
pos 2
hidden 1
dimension 20
uid 87,0
)
*712 (MRCItem
litem &610
pos 0
dimension 20
uid 1947,0
)
*713 (MRCItem
litem &611
pos 51
dimension 20
uid 1953,0
)
*714 (MRCItem
litem &612
pos 1
dimension 20
uid 1959,0
)
*715 (MRCItem
litem &613
pos 2
dimension 20
uid 1963,0
)
*716 (MRCItem
litem &614
pos 52
dimension 20
uid 1973,0
)
*717 (MRCItem
litem &615
pos 53
dimension 20
uid 1975,0
)
*718 (MRCItem
litem &616
pos 54
dimension 20
uid 1977,0
)
*719 (MRCItem
litem &617
pos 55
dimension 20
uid 1983,0
)
*720 (MRCItem
litem &618
pos 56
dimension 20
uid 1985,0
)
*721 (MRCItem
litem &619
pos 57
dimension 20
uid 1993,0
)
*722 (MRCItem
litem &620
pos 58
dimension 20
uid 1995,0
)
*723 (MRCItem
litem &621
pos 59
dimension 20
uid 1999,0
)
*724 (MRCItem
litem &622
pos 60
dimension 20
uid 2003,0
)
*725 (MRCItem
litem &623
pos 61
dimension 20
uid 2005,0
)
*726 (MRCItem
litem &624
pos 62
dimension 20
uid 2007,0
)
*727 (MRCItem
litem &625
pos 63
dimension 20
uid 2009,0
)
*728 (MRCItem
litem &626
pos 64
dimension 20
uid 2015,0
)
*729 (MRCItem
litem &627
pos 65
dimension 20
uid 2023,0
)
*730 (MRCItem
litem &628
pos 66
dimension 20
uid 2025,0
)
*731 (MRCItem
litem &629
pos 67
dimension 20
uid 2029,0
)
*732 (MRCItem
litem &630
pos 68
dimension 20
uid 2039,0
)
*733 (MRCItem
litem &631
pos 69
dimension 20
uid 2041,0
)
*734 (MRCItem
litem &632
pos 70
dimension 20
uid 2043,0
)
*735 (MRCItem
litem &633
pos 6
dimension 20
uid 2551,0
)
*736 (MRCItem
litem &634
pos 7
dimension 20
uid 2553,0
)
*737 (MRCItem
litem &635
pos 8
dimension 20
uid 2555,0
)
*738 (MRCItem
litem &636
pos 12
dimension 20
uid 3082,0
)
*739 (MRCItem
litem &637
pos 13
dimension 20
uid 3084,0
)
*740 (MRCItem
litem &638
pos 14
dimension 20
uid 3086,0
)
*741 (MRCItem
litem &639
pos 15
dimension 20
uid 3088,0
)
*742 (MRCItem
litem &640
pos 16
dimension 20
uid 3090,0
)
*743 (MRCItem
litem &641
pos 17
dimension 20
uid 3092,0
)
*744 (MRCItem
litem &642
pos 18
dimension 20
uid 3206,0
)
*745 (MRCItem
litem &643
pos 19
dimension 20
uid 3208,0
)
*746 (MRCItem
litem &644
pos 20
dimension 20
uid 3210,0
)
*747 (MRCItem
litem &645
pos 21
dimension 20
uid 3212,0
)
*748 (MRCItem
litem &646
pos 22
dimension 20
uid 3214,0
)
*749 (MRCItem
litem &647
pos 23
dimension 20
uid 3216,0
)
*750 (MRCItem
litem &648
pos 24
dimension 20
uid 3218,0
)
*751 (MRCItem
litem &649
pos 11
dimension 20
uid 3517,0
)
*752 (MRCItem
litem &650
pos 71
dimension 20
uid 4531,0
)
*753 (MRCItem
litem &651
pos 72
dimension 20
uid 4533,0
)
*754 (MRCItem
litem &652
pos 25
dimension 20
uid 4537,0
)
*755 (MRCItem
litem &653
pos 73
dimension 20
uid 4541,0
)
*756 (MRCItem
litem &654
pos 74
dimension 20
uid 4543,0
)
*757 (MRCItem
litem &655
pos 75
dimension 20
uid 4545,0
)
*758 (MRCItem
litem &656
pos 76
dimension 20
uid 4555,0
)
*759 (MRCItem
litem &657
pos 26
dimension 20
uid 4559,0
)
*760 (MRCItem
litem &658
pos 77
dimension 20
uid 4561,0
)
*761 (MRCItem
litem &659
pos 78
dimension 20
uid 4569,0
)
*762 (MRCItem
litem &660
pos 79
dimension 20
uid 4573,0
)
*763 (MRCItem
litem &661
pos 80
dimension 20
uid 4575,0
)
*764 (MRCItem
litem &662
pos 3
dimension 20
uid 4581,0
)
*765 (MRCItem
litem &663
pos 81
dimension 20
uid 4583,0
)
*766 (MRCItem
litem &664
pos 82
dimension 20
uid 4585,0
)
*767 (MRCItem
litem &665
pos 83
dimension 20
uid 4587,0
)
*768 (MRCItem
litem &666
pos 84
dimension 20
uid 4589,0
)
*769 (MRCItem
litem &667
pos 85
dimension 20
uid 4591,0
)
*770 (MRCItem
litem &668
pos 29
dimension 20
uid 4667,0
)
*771 (MRCItem
litem &669
pos 10
dimension 20
uid 4669,0
)
*772 (MRCItem
litem &670
pos 27
dimension 20
uid 4757,0
)
*773 (MRCItem
litem &671
pos 28
dimension 20
uid 4759,0
)
*774 (MRCItem
litem &672
pos 9
dimension 20
uid 4763,0
)
*775 (MRCItem
litem &673
pos 86
dimension 20
uid 5523,0
)
*776 (MRCItem
litem &674
pos 87
dimension 20
uid 5525,0
)
*777 (MRCItem
litem &675
pos 4
dimension 20
uid 5527,0
)
*778 (MRCItem
litem &676
pos 5
dimension 20
uid 5529,0
)
*779 (MRCItem
litem &677
pos 88
dimension 20
uid 6122,0
)
*780 (MRCItem
litem &678
pos 30
dimension 20
uid 9762,0
)
*781 (MRCItem
litem &679
pos 31
dimension 20
uid 9764,0
)
*782 (MRCItem
litem &680
pos 89
dimension 20
uid 10144,0
)
*783 (MRCItem
litem &681
pos 90
dimension 20
uid 10146,0
)
*784 (MRCItem
litem &682
pos 91
dimension 20
uid 10711,0
)
*785 (MRCItem
litem &683
pos 32
dimension 20
uid 10717,0
)
*786 (MRCItem
litem &684
pos 33
dimension 20
uid 10719,0
)
*787 (MRCItem
litem &685
pos 92
dimension 20
uid 10721,0
)
*788 (MRCItem
litem &686
pos 93
dimension 20
uid 10723,0
)
*789 (MRCItem
litem &687
pos 34
dimension 20
uid 10731,0
)
*790 (MRCItem
litem &688
pos 35
dimension 20
uid 10733,0
)
*791 (MRCItem
litem &689
pos 94
dimension 20
uid 10857,0
)
*792 (MRCItem
litem &690
pos 36
dimension 20
uid 10911,0
)
*793 (MRCItem
litem &691
pos 37
dimension 20
uid 10913,0
)
*794 (MRCItem
litem &692
pos 38
dimension 20
uid 10915,0
)
*795 (MRCItem
litem &693
pos 39
dimension 20
uid 12763,0
)
*796 (MRCItem
litem &694
pos 40
dimension 20
uid 12765,0
)
*797 (MRCItem
litem &695
pos 41
dimension 20
uid 12767,0
)
*798 (MRCItem
litem &696
pos 42
dimension 20
uid 12769,0
)
*799 (MRCItem
litem &697
pos 43
dimension 20
uid 12771,0
)
*800 (MRCItem
litem &698
pos 44
dimension 20
uid 12773,0
)
*801 (MRCItem
litem &699
pos 45
dimension 20
uid 12839,0
)
*802 (MRCItem
litem &700
pos 46
dimension 20
uid 12841,0
)
*803 (MRCItem
litem &701
pos 47
dimension 20
uid 12843,0
)
*804 (MRCItem
litem &702
pos 48
dimension 20
uid 12845,0
)
*805 (MRCItem
litem &703
pos 49
dimension 20
uid 13066,0
)
*806 (MRCItem
litem &704
pos 50
dimension 20
uid 13068,0
)
*807 (MRCItem
litem &705
pos 95
dimension 20
uid 13660,0
)
*808 (MRCItem
litem &706
pos 96
dimension 20
uid 13662,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 88,0
optionalChildren [
*809 (MRCItem
litem &601
pos 0
dimension 20
uid 89,0
)
*810 (MRCItem
litem &603
pos 1
dimension 50
uid 90,0
)
*811 (MRCItem
litem &604
pos 2
dimension 100
uid 91,0
)
*812 (MRCItem
litem &605
pos 3
dimension 50
uid 92,0
)
*813 (MRCItem
litem &606
pos 4
dimension 100
uid 93,0
)
*814 (MRCItem
litem &607
pos 5
dimension 100
uid 94,0
)
*815 (MRCItem
litem &608
pos 6
dimension 50
uid 95,0
)
*816 (MRCItem
litem &609
pos 7
dimension 80
uid 96,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 83,0
vaOverrides [
]
)
]
)
uid 68,0
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *817 (LEmptyRow
)
uid 98,0
optionalChildren [
*818 (RefLabelRowHdr
)
*819 (TitleRowHdr
)
*820 (FilterRowHdr
)
*821 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*822 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*823 (GroupColHdr
tm "GroupColHdrMgr"
)
*824 (NameColHdr
tm "GenericNameColHdrMgr"
)
*825 (TypeColHdr
tm "GenericTypeColHdrMgr"
)
*826 (InitColHdr
tm "GenericValueColHdrMgr"
)
*827 (PragmaColHdr
tm "GenericPragmaColHdrMgr"
)
*828 (EolColHdr
tm "GenericEolColHdrMgr"
)
*829 (LogGeneric
generic (GiElement
name "ddr_g"
type "natural"
value ""
)
uid 2560,0
)
*830 (LogGeneric
generic (GiElement
name "fft_abits_g"
type "natural"
value ""
)
uid 2562,0
)
*831 (LogGeneric
generic (GiElement
name "fft_g"
type "natural"
value ""
)
uid 2564,0
)
*832 (LogGeneric
generic (GiElement
name "ifft_g"
type "natural"
value ""
)
uid 2566,0
)
*833 (LogGeneric
generic (GiElement
name "ifft_loop_bits_g"
type "natural"
value ""
)
uid 2568,0
)
*834 (LogGeneric
generic (GiElement
name "ifft_loop_g"
type "natural"
value ""
)
uid 2570,0
)
*835 (LogGeneric
generic (GiElement
name "summer_g"
type "natural"
value ""
)
uid 2572,0
)
*836 (LogGeneric
generic (GiElement
name "product_id_g"
type "natural"
value ""
)
uid 4765,0
)
*837 (LogGeneric
generic (GiElement
name "version_number_g"
type "natural"
value ""
)
uid 4767,0
)
*838 (LogGeneric
generic (GiElement
name "revision_number_g"
type "natural"
value ""
)
uid 4769,0
)
*839 (LogGeneric
generic (GiElement
name "harmonic_g"
type "natural"
value ""
)
uid 6733,0
)
*840 (LogGeneric
generic (GiElement
name "res_pages_g"
type "natural"
value ""
)
uid 12256,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 110,0
optionalChildren [
*841 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *842 (MRCItem
litem &817
pos 12
dimension 20
)
uid 112,0
optionalChildren [
*843 (MRCItem
litem &818
pos 0
dimension 20
uid 113,0
)
*844 (MRCItem
litem &819
pos 1
dimension 23
uid 114,0
)
*845 (MRCItem
litem &820
pos 2
hidden 1
dimension 20
uid 115,0
)
*846 (MRCItem
litem &829
pos 0
dimension 20
uid 2561,0
)
*847 (MRCItem
litem &830
pos 1
dimension 20
uid 2563,0
)
*848 (MRCItem
litem &831
pos 2
dimension 20
uid 2565,0
)
*849 (MRCItem
litem &832
pos 3
dimension 20
uid 2567,0
)
*850 (MRCItem
litem &833
pos 4
dimension 20
uid 2569,0
)
*851 (MRCItem
litem &834
pos 5
dimension 20
uid 2571,0
)
*852 (MRCItem
litem &835
pos 6
dimension 20
uid 2573,0
)
*853 (MRCItem
litem &836
pos 8
dimension 20
uid 4764,0
)
*854 (MRCItem
litem &837
pos 9
dimension 20
uid 4766,0
)
*855 (MRCItem
litem &838
pos 10
dimension 20
uid 4768,0
)
*856 (MRCItem
litem &839
pos 7
dimension 20
uid 6732,0
)
*857 (MRCItem
litem &840
pos 11
dimension 20
uid 12255,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 116,0
optionalChildren [
*858 (MRCItem
litem &821
pos 0
dimension 20
uid 117,0
)
*859 (MRCItem
litem &823
pos 1
dimension 50
uid 118,0
)
*860 (MRCItem
litem &824
pos 2
dimension 100
uid 119,0
)
*861 (MRCItem
litem &825
pos 3
dimension 100
uid 120,0
)
*862 (MRCItem
litem &826
pos 4
dimension 50
uid 121,0
)
*863 (MRCItem
litem &827
pos 5
dimension 50
uid 122,0
)
*864 (MRCItem
litem &828
pos 6
dimension 80
uid 123,0
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
uid 111,0
vaOverrides [
]
)
]
)
uid 97,0
type 1
)
activeModelName "BlockDiag"
)
