<stg><name>update_A<ap_fixed<64, 21, 0, 3, 0>, 160, 3, 2, 80></name>


<trans_list>

<trans id="105" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="116" from="2" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="117" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="113" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="114" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="115" from="5" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:0 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %s, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="2" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i2 %col_j, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="2" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i2 %col_i, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:4 %col_i_read = read i2 @_ssdm_op_Read.ap_fifo.i2P0A, i2 %col_i

]]></Node>
<StgValue><ssdm name="col_i_read"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:5 %col_j_read = read i2 @_ssdm_op_Read.ap_fifo.i2P0A, i2 %col_j

]]></Node>
<StgValue><ssdm name="col_j_read"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:6 %r_V_15 = read i64 @_ssdm_op_Read.ap_fifo.i64P0A, i64 %s

]]></Node>
<StgValue><ssdm name="r_V_15"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:7 %r_V = read i64 @_ssdm_op_Read.ap_fifo.i64P0A, i64 %c

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:8 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %A_j_V_1, i64 666, i64 25, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:9 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %A_j_V_0, i64 666, i64 25, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:10 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %A_i_V_1, i64 666, i64 25, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:11 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %A_i_V_0, i64 666, i64 25, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:12 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %matA_V_1, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:13 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %matA_V_0, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="64">
<![CDATA[
entry:14 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %A_j_V_0, i64 %A_j_V_1, i64 666, i64 25, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="64">
<![CDATA[
entry:15 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %A_i_V_0, i64 %A_i_V_1, i64 666, i64 25, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="0" op_2_bw="0" op_3_bw="64" op_4_bw="64" op_5_bw="64">
<![CDATA[
entry:16 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, void @matA_V_0, void @matA_V_1, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="107" op_0_bw="64">
<![CDATA[
entry:17 %c_cast_i_i = sext i64 %r_V

]]></Node>
<StgValue><ssdm name="c_cast_i_i"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="107" op_0_bw="64">
<![CDATA[
entry:18 %s_cast_i_i = sext i64 %r_V_15

]]></Node>
<StgValue><ssdm name="s_cast_i_i"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="8" op_0_bw="2">
<![CDATA[
entry:19 %col_i_load_cast = zext i2 %col_i_read

]]></Node>
<StgValue><ssdm name="col_i_load_cast"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="8" op_0_bw="2">
<![CDATA[
entry:20 %zext_ln137_1 = zext i2 %col_j_read

]]></Node>
<StgValue><ssdm name="zext_ln137_1"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0">
<![CDATA[
entry:21 %br_ln137 = br void %_ZN13ap_fixed_baseILi129ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi128ELi42ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i62.i.i

]]></Node>
<StgValue><ssdm name="br_ln137"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi129ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi128ELi42ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i62.i.i:0 %k = phi i7 0, void %entry, i7 %add_ln137, void %_ZN13ap_fixed_baseILi129ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi128ELi42ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i62.split.i.i

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi129ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi128ELi42ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i62.i.i:1 %add_ln137 = add i7 %k, i7 1

]]></Node>
<StgValue><ssdm name="add_ln137"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi129ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi128ELi42ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i62.i.i:2 %icmp_ln137 = icmp_eq  i7 %k, i7 80

]]></Node>
<StgValue><ssdm name="icmp_ln137"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi129ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi128ELi42ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i62.i.i:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 80, i64 80, i64 80

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi129ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi128ELi42ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i62.i.i:4 %br_ln137 = br i1 %icmp_ln137, void %_ZN13ap_fixed_baseILi129ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi128ELi42ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i62.split.i.i, void %.exit

]]></Node>
<StgValue><ssdm name="br_ln137"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="64" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi129ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi128ELi42ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i62.split.i.i:0 %zext_ln137 = zext i7 %k

]]></Node>
<StgValue><ssdm name="zext_ln137"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="8" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi129ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi128ELi42ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i62.split.i.i:1 %zext_ln144 = zext i7 %k

]]></Node>
<StgValue><ssdm name="zext_ln144"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="6" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi129ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi128ELi42ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i62.split.i.i:2 %trunc_ln144 = trunc i7 %k

]]></Node>
<StgValue><ssdm name="trunc_ln144"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="8" op_0_bw="8" op_1_bw="6" op_2_bw="2">
<![CDATA[
_ZN13ap_fixed_baseILi129ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi128ELi42ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i62.split.i.i:3 %tmp_cast = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %trunc_ln144, i2 0

]]></Node>
<StgValue><ssdm name="tmp_cast"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi129ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi128ELi42ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i62.split.i.i:4 %sub_ln144 = sub i8 %tmp_cast, i8 %zext_ln144

]]></Node>
<StgValue><ssdm name="sub_ln144"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi129ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi128ELi42ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i62.split.i.i:15 %A_i_V_0_addr = getelementptr i64 %A_i_V_0, i64 0, i64 %zext_ln137

]]></Node>
<StgValue><ssdm name="A_i_V_0_addr"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi129ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi128ELi42ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i62.split.i.i:16 %tki_V = load i7 %A_i_V_0_addr

]]></Node>
<StgValue><ssdm name="tki_V"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi129ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi128ELi42ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i62.split.i.i:17 %A_j_V_0_addr = getelementptr i64 %A_j_V_0, i64 0, i64 %zext_ln137

]]></Node>
<StgValue><ssdm name="A_j_V_0_addr"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="64" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi129ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi128ELi42ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i62.split.i.i:18 %tkj_V = load i7 %A_j_V_0_addr

]]></Node>
<StgValue><ssdm name="tkj_V"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi129ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi128ELi42ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i62.split.i.i:40 %A_i_V_1_addr = getelementptr i64 %A_i_V_1, i64 0, i64 %zext_ln137

]]></Node>
<StgValue><ssdm name="A_i_V_1_addr"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="64" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi129ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi128ELi42ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i62.split.i.i:41 %tki_V_2 = load i7 %A_i_V_1_addr

]]></Node>
<StgValue><ssdm name="tki_V_2"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi129ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi128ELi42ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i62.split.i.i:42 %A_j_V_1_addr = getelementptr i64 %A_j_V_1, i64 0, i64 %zext_ln137

]]></Node>
<StgValue><ssdm name="A_j_V_1_addr"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi129ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi128ELi42ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i62.split.i.i:43 %tkj_V_2 = load i7 %A_j_V_1_addr

]]></Node>
<StgValue><ssdm name="tkj_V_2"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="47" st_id="3" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi129ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi128ELi42ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i62.split.i.i:16 %tki_V = load i7 %A_i_V_0_addr

]]></Node>
<StgValue><ssdm name="tki_V"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="64" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi129ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi128ELi42ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i62.split.i.i:18 %tkj_V = load i7 %A_j_V_0_addr

]]></Node>
<StgValue><ssdm name="tkj_V"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="107" op_0_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi129ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi128ELi42ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i62.split.i.i:19 %sext_ln1118 = sext i64 %tki_V

]]></Node>
<StgValue><ssdm name="sext_ln1118"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="107" op_0_bw="107" op_1_bw="107">
<![CDATA[
_ZN13ap_fixed_baseILi129ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi128ELi42ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i62.split.i.i:20 %r_V_23 = mul i107 %sext_ln1118, i107 %c_cast_i_i

]]></Node>
<StgValue><ssdm name="r_V_23"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="107" op_0_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi129ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi128ELi42ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i62.split.i.i:21 %sext_ln1118_4 = sext i64 %tkj_V

]]></Node>
<StgValue><ssdm name="sext_ln1118_4"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="107" op_0_bw="107" op_1_bw="107">
<![CDATA[
_ZN13ap_fixed_baseILi129ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi128ELi42ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i62.split.i.i:22 %r_V_24 = mul i107 %sext_ln1118_4, i107 %s_cast_i_i

]]></Node>
<StgValue><ssdm name="r_V_24"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="64" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi129ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi128ELi42ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i62.split.i.i:41 %tki_V_2 = load i7 %A_i_V_1_addr

]]></Node>
<StgValue><ssdm name="tki_V_2"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi129ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi128ELi42ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i62.split.i.i:43 %tkj_V_2 = load i7 %A_j_V_1_addr

]]></Node>
<StgValue><ssdm name="tkj_V_2"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="107" op_0_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi129ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi128ELi42ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i62.split.i.i:44 %sext_ln1118_5 = sext i64 %tki_V_2

]]></Node>
<StgValue><ssdm name="sext_ln1118_5"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="107" op_0_bw="107" op_1_bw="107">
<![CDATA[
_ZN13ap_fixed_baseILi129ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi128ELi42ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i62.split.i.i:45 %r_V_25 = mul i107 %sext_ln1118_5, i107 %c_cast_i_i

]]></Node>
<StgValue><ssdm name="r_V_25"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="107" op_0_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi129ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi128ELi42ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i62.split.i.i:46 %sext_ln1118_6 = sext i64 %tkj_V_2

]]></Node>
<StgValue><ssdm name="sext_ln1118_6"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="107" op_0_bw="107" op_1_bw="107">
<![CDATA[
_ZN13ap_fixed_baseILi129ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi128ELi42ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i62.split.i.i:47 %r_V_26 = mul i107 %sext_ln1118_6, i107 %s_cast_i_i

]]></Node>
<StgValue><ssdm name="r_V_26"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="59" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi129ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi128ELi42ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i62.split.i.i:5 %add_ln144 = add i8 %sub_ln144, i8 %col_i_load_cast

]]></Node>
<StgValue><ssdm name="add_ln144"/></StgValue>
</operation>

<operation id="60" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi129ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi128ELi42ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i62.split.i.i:6 %zext_ln144_1 = zext i8 %add_ln144

]]></Node>
<StgValue><ssdm name="zext_ln144_1"/></StgValue>
</operation>

<operation id="61" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi129ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi128ELi42ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i62.split.i.i:7 %matA_V_0_addr = getelementptr i64 %matA_V_0, i64 0, i64 %zext_ln144_1

]]></Node>
<StgValue><ssdm name="matA_V_0_addr"/></StgValue>
</operation>

<operation id="62" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi129ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi128ELi42ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i62.split.i.i:8 %add_ln145 = add i8 %sub_ln144, i8 %zext_ln137_1

]]></Node>
<StgValue><ssdm name="add_ln145"/></StgValue>
</operation>

<operation id="63" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi129ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi128ELi42ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i62.split.i.i:11 %matA_V_1_addr = getelementptr i64 %matA_V_1, i64 0, i64 %zext_ln144_1

]]></Node>
<StgValue><ssdm name="matA_V_1_addr"/></StgValue>
</operation>

<operation id="64" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="107" op_0_bw="107" op_1_bw="107">
<![CDATA[
_ZN13ap_fixed_baseILi129ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi128ELi42ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i62.split.i.i:23 %ret_V = sub i107 %r_V_23, i107 %r_V_24

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="65" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="64" op_0_bw="64" op_1_bw="107" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi129ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi128ELi42ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i62.split.i.i:24 %trunc_ln = partselect i64 @_ssdm_op_PartSelect.i64.i107.i32.i32, i107 %ret_V, i32 43, i32 106

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="66" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="1" op_1_bw="107" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi129ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi128ELi42ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i62.split.i.i:25 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i107.i32, i107 %ret_V, i32 42

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="67" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="64" op_0_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi129ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi128ELi42ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i62.split.i.i:26 %zext_ln415 = zext i1 %tmp

]]></Node>
<StgValue><ssdm name="zext_ln415"/></StgValue>
</operation>

<operation id="68" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi129ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi128ELi42ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i62.split.i.i:27 %add_ln415 = add i64 %trunc_ln, i64 %zext_ln415

]]></Node>
<StgValue><ssdm name="add_ln415"/></StgValue>
</operation>

<operation id="69" st_id="4" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="64" op_1_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi129ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi128ELi42ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i62.split.i.i:28 %store_ln144 = store i64 %add_ln415, i8 %matA_V_0_addr

]]></Node>
<StgValue><ssdm name="store_ln144"/></StgValue>
</operation>

<operation id="70" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="107" op_0_bw="107" op_1_bw="107">
<![CDATA[
_ZN13ap_fixed_baseILi129ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi128ELi42ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i62.split.i.i:29 %r_V_17 = mul i107 %sext_ln1118, i107 %s_cast_i_i

]]></Node>
<StgValue><ssdm name="r_V_17"/></StgValue>
</operation>

<operation id="71" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="107" op_0_bw="107" op_1_bw="107">
<![CDATA[
_ZN13ap_fixed_baseILi129ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi128ELi42ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i62.split.i.i:30 %r_V_18 = mul i107 %sext_ln1118_4, i107 %c_cast_i_i

]]></Node>
<StgValue><ssdm name="r_V_18"/></StgValue>
</operation>

<operation id="72" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="43" op_0_bw="107">
<![CDATA[
_ZN13ap_fixed_baseILi129ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi128ELi42ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i62.split.i.i:31 %trunc_ln1192 = trunc i107 %r_V_17

]]></Node>
<StgValue><ssdm name="trunc_ln1192"/></StgValue>
</operation>

<operation id="73" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="43" op_0_bw="107">
<![CDATA[
_ZN13ap_fixed_baseILi129ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi128ELi42ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i62.split.i.i:32 %trunc_ln1192_4 = trunc i107 %r_V_18

]]></Node>
<StgValue><ssdm name="trunc_ln1192_4"/></StgValue>
</operation>

<operation id="74" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="107" op_0_bw="107" op_1_bw="107">
<![CDATA[
_ZN13ap_fixed_baseILi129ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi128ELi42ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i62.split.i.i:33 %ret_V_4 = add i107 %r_V_18, i107 %r_V_17

]]></Node>
<StgValue><ssdm name="ret_V_4"/></StgValue>
</operation>

<operation id="75" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="64" op_0_bw="64" op_1_bw="107" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi129ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi128ELi42ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i62.split.i.i:34 %trunc_ln708_4 = partselect i64 @_ssdm_op_PartSelect.i64.i107.i32.i32, i107 %ret_V_4, i32 43, i32 106

]]></Node>
<StgValue><ssdm name="trunc_ln708_4"/></StgValue>
</operation>

<operation id="76" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
_ZN13ap_fixed_baseILi129ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi128ELi42ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i62.split.i.i:35 %add_ln713 = add i43 %trunc_ln1192_4, i43 %trunc_ln1192

]]></Node>
<StgValue><ssdm name="add_ln713"/></StgValue>
</operation>

<operation id="77" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="1" op_0_bw="1" op_1_bw="43" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi129ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi128ELi42ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i62.split.i.i:36 %tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %add_ln713, i32 42

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="78" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="107" op_0_bw="107" op_1_bw="107">
<![CDATA[
_ZN13ap_fixed_baseILi129ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi128ELi42ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i62.split.i.i:48 %ret_V_5 = sub i107 %r_V_25, i107 %r_V_26

]]></Node>
<StgValue><ssdm name="ret_V_5"/></StgValue>
</operation>

<operation id="79" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="64" op_0_bw="64" op_1_bw="107" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi129ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi128ELi42ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i62.split.i.i:49 %trunc_ln708_5 = partselect i64 @_ssdm_op_PartSelect.i64.i107.i32.i32, i107 %ret_V_5, i32 43, i32 106

]]></Node>
<StgValue><ssdm name="trunc_ln708_5"/></StgValue>
</operation>

<operation id="80" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="1" op_0_bw="1" op_1_bw="107" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi129ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi128ELi42ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i62.split.i.i:50 %tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i107.i32, i107 %ret_V_5, i32 42

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="81" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="64" op_0_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi129ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi128ELi42ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i62.split.i.i:51 %zext_ln415_5 = zext i1 %tmp_5

]]></Node>
<StgValue><ssdm name="zext_ln415_5"/></StgValue>
</operation>

<operation id="82" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi129ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi128ELi42ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i62.split.i.i:52 %add_ln415_5 = add i64 %trunc_ln708_5, i64 %zext_ln415_5

]]></Node>
<StgValue><ssdm name="add_ln415_5"/></StgValue>
</operation>

<operation id="83" st_id="4" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="64" op_1_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi129ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi128ELi42ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i62.split.i.i:53 %store_ln144 = store i64 %add_ln415_5, i8 %matA_V_1_addr

]]></Node>
<StgValue><ssdm name="store_ln144"/></StgValue>
</operation>

<operation id="84" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="107" op_0_bw="107" op_1_bw="107">
<![CDATA[
_ZN13ap_fixed_baseILi129ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi128ELi42ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i62.split.i.i:54 %r_V_21 = mul i107 %sext_ln1118_5, i107 %s_cast_i_i

]]></Node>
<StgValue><ssdm name="r_V_21"/></StgValue>
</operation>

<operation id="85" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="107" op_0_bw="107" op_1_bw="107">
<![CDATA[
_ZN13ap_fixed_baseILi129ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi128ELi42ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i62.split.i.i:55 %r_V_22 = mul i107 %sext_ln1118_6, i107 %c_cast_i_i

]]></Node>
<StgValue><ssdm name="r_V_22"/></StgValue>
</operation>

<operation id="86" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="43" op_0_bw="107">
<![CDATA[
_ZN13ap_fixed_baseILi129ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi128ELi42ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i62.split.i.i:56 %trunc_ln1192_5 = trunc i107 %r_V_21

]]></Node>
<StgValue><ssdm name="trunc_ln1192_5"/></StgValue>
</operation>

<operation id="87" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="43" op_0_bw="107">
<![CDATA[
_ZN13ap_fixed_baseILi129ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi128ELi42ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i62.split.i.i:57 %trunc_ln1192_6 = trunc i107 %r_V_22

]]></Node>
<StgValue><ssdm name="trunc_ln1192_6"/></StgValue>
</operation>

<operation id="88" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="107" op_0_bw="107" op_1_bw="107">
<![CDATA[
_ZN13ap_fixed_baseILi129ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi128ELi42ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i62.split.i.i:58 %ret_V_6 = add i107 %r_V_22, i107 %r_V_21

]]></Node>
<StgValue><ssdm name="ret_V_6"/></StgValue>
</operation>

<operation id="89" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="64" op_0_bw="64" op_1_bw="107" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi129ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi128ELi42ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i62.split.i.i:59 %trunc_ln708_6 = partselect i64 @_ssdm_op_PartSelect.i64.i107.i32.i32, i107 %ret_V_6, i32 43, i32 106

]]></Node>
<StgValue><ssdm name="trunc_ln708_6"/></StgValue>
</operation>

<operation id="90" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
_ZN13ap_fixed_baseILi129ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi128ELi42ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i62.split.i.i:60 %add_ln713_2 = add i43 %trunc_ln1192_6, i43 %trunc_ln1192_5

]]></Node>
<StgValue><ssdm name="add_ln713_2"/></StgValue>
</operation>

<operation id="91" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="1" op_0_bw="1" op_1_bw="43" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi129ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi128ELi42ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i62.split.i.i:61 %tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %add_ln713_2, i32 42

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="92" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi129ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi128ELi42ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i62.split.i.i:9 %zext_ln145 = zext i8 %add_ln145

]]></Node>
<StgValue><ssdm name="zext_ln145"/></StgValue>
</operation>

<operation id="93" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi129ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi128ELi42ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i62.split.i.i:10 %matA_V_0_addr_1 = getelementptr i64 %matA_V_0, i64 0, i64 %zext_ln145

]]></Node>
<StgValue><ssdm name="matA_V_0_addr_1"/></StgValue>
</operation>

<operation id="94" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi129ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi128ELi42ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i62.split.i.i:12 %matA_V_1_addr_1 = getelementptr i64 %matA_V_1, i64 0, i64 %zext_ln145

]]></Node>
<StgValue><ssdm name="matA_V_1_addr_1"/></StgValue>
</operation>

<operation id="95" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi129ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi128ELi42ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i62.split.i.i:13 %specpipeline_ln137 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_39

]]></Node>
<StgValue><ssdm name="specpipeline_ln137"/></StgValue>
</operation>

<operation id="96" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi129ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi128ELi42ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i62.split.i.i:14 %specloopname_ln137 = specloopname void @_ssdm_op_SpecLoopName, void @empty_21

]]></Node>
<StgValue><ssdm name="specloopname_ln137"/></StgValue>
</operation>

<operation id="97" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="64" op_0_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi129ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi128ELi42ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i62.split.i.i:37 %zext_ln415_4 = zext i1 %tmp_4

]]></Node>
<StgValue><ssdm name="zext_ln415_4"/></StgValue>
</operation>

<operation id="98" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi129ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi128ELi42ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i62.split.i.i:38 %add_ln415_4 = add i64 %trunc_ln708_4, i64 %zext_ln415_4

]]></Node>
<StgValue><ssdm name="add_ln415_4"/></StgValue>
</operation>

<operation id="99" st_id="5" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="64" op_1_bw="8" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi129ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi128ELi42ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i62.split.i.i:39 %store_ln145 = store i64 %add_ln415_4, i8 %matA_V_0_addr_1

]]></Node>
<StgValue><ssdm name="store_ln145"/></StgValue>
</operation>

<operation id="100" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="64" op_0_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi129ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi128ELi42ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i62.split.i.i:62 %zext_ln415_6 = zext i1 %tmp_6

]]></Node>
<StgValue><ssdm name="zext_ln415_6"/></StgValue>
</operation>

<operation id="101" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi129ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi128ELi42ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i62.split.i.i:63 %add_ln415_6 = add i64 %trunc_ln708_6, i64 %zext_ln415_6

]]></Node>
<StgValue><ssdm name="add_ln415_6"/></StgValue>
</operation>

<operation id="102" st_id="5" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="64" op_1_bw="8" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi129ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi128ELi42ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i62.split.i.i:64 %store_ln145 = store i64 %add_ln415_6, i8 %matA_V_1_addr_1

]]></Node>
<StgValue><ssdm name="store_ln145"/></StgValue>
</operation>

<operation id="103" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi129ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi128ELi42ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i62.split.i.i:65 %br_ln0 = br void %_ZN13ap_fixed_baseILi129ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi128ELi42ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i62.i.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="104" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="0">
<![CDATA[
.exit:0 %ret_ln183 = ret

]]></Node>
<StgValue><ssdm name="ret_ln183"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
