axis_clock_converter_c2h.v,verilog,xil_defaultlib,../../../ip/axis_clock_converter_c2h/sim/axis_clock_converter_c2h.v,incdir="$ref_dir/../../../ipstatic/hdl"incdir="../../../ipstatic/hdl"
glbl.v,Verilog,xil_defaultlib,glbl.v
