

================================================================
== Vitis HLS Report for 'Self_attention'
================================================================
* Date:           Sat Sep  2 22:24:17 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  8.844 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   290377|   290377|  2.904 ms|  2.904 ms|  290377|  290377|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- l_S_h_0_h      |   290376|   290376|     24198|          -|          -|    12|        no|
        | + l_norm_i1     |    10032|    10032|       836|          -|          -|    12|        no|
        | + l_exp_sum_i2  |      804|      804|        67|          -|          -|    12|        no|
        | + l_gemm_i4     |    11028|    11028|       919|          -|          -|    12|        no|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 24
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 12 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 4 
12 --> 13 
13 --> 14 17 
14 --> 15 
15 --> 16 
16 --> 13 
17 --> 18 
18 --> 19 24 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 18 
24 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%h = alloca i32 1"   --->   Operation 25 'alloca' 'h' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%v64 = alloca i64 1" [kernel.cpp:142]   --->   Operation 26 'alloca' 'v64' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%inp_sumRow = alloca i64 1" [kernel.cpp:104]   --->   Operation 27 'alloca' 'inp_sumRow' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%v28 = alloca i64 1" [kernel.cpp:70]   --->   Operation 28 'alloca' 'v28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%Q_h = alloca i64 1" [kernel.cpp:173]   --->   Operation 29 'alloca' 'Q_h' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%K_h = alloca i64 1" [kernel.cpp:174]   --->   Operation 30 'alloca' 'K_h' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%V_h = alloca i64 1" [kernel.cpp:175]   --->   Operation 31 'alloca' 'V_h' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%v88 = alloca i64 1" [kernel.cpp:187]   --->   Operation 32 'alloca' 'v88' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%v89 = alloca i64 1" [kernel.cpp:189]   --->   Operation 33 'alloca' 'v89' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%v90 = alloca i64 1" [kernel.cpp:191]   --->   Operation 34 'alloca' 'v90' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (1.58ns)   --->   "%store_ln172 = store i4 0, i4 %h" [kernel.cpp:172]   --->   Operation 35 'store' 'store_ln172' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln172 = br void %l_mh_separate_i_s" [kernel.cpp:172]   --->   Operation 36 'br' 'br_ln172' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.03>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%h_1 = load i4 %h" [kernel.cpp:172]   --->   Operation 37 'load' 'h_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (1.30ns)   --->   "%icmp_ln172 = icmp_eq  i4 %h_1, i4 12" [kernel.cpp:172]   --->   Operation 38 'icmp' 'icmp_ln172' <Predicate = true> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 12, i64 12, i64 12"   --->   Operation 39 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (1.73ns)   --->   "%add_ln172 = add i4 %h_1, i4 1" [kernel.cpp:172]   --->   Operation 40 'add' 'add_ln172' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln172 = br i1 %icmp_ln172, void %l_mh_separate_i_s.split, void %for.end71" [kernel.cpp:172]   --->   Operation 41 'br' 'br_ln172' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i6, i4 %h_1, i6 0" [kernel.cpp:172]   --->   Operation 42 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_2 : Operation 43 [2/2] (1.73ns)   --->   "%call_ln172 = call void @Self_attention_Pipeline_l_mh_separate_i_s_l_j_s, i32 %Q_h, i32 %K_h, i32 %V_h, i10 %tmp, i32 %v75, i32 %v76, i32 %v77" [kernel.cpp:172]   --->   Operation 43 'call' 'call_ln172' <Predicate = (!icmp_ln172)> <Delay = 1.73> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 44 [2/2] (0.00ns)   --->   "%call_ln0 = call void @Self_attention_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_65_2, i32 %v88"   --->   Operation 44 'call' 'call_ln0' <Predicate = (!icmp_ln172)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%ret_ln201 = ret" [kernel.cpp:201]   --->   Operation 45 'ret' 'ret_ln201' <Predicate = (icmp_ln172)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.58>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%specloopname_ln173 = specloopname void @_ssdm_op_SpecLoopName, void @empty_19" [kernel.cpp:173]   --->   Operation 46 'specloopname' 'specloopname_ln173' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/2] (0.00ns)   --->   "%call_ln172 = call void @Self_attention_Pipeline_l_mh_separate_i_s_l_j_s, i32 %Q_h, i32 %K_h, i32 %V_h, i10 %tmp, i32 %v75, i32 %v76, i32 %v77" [kernel.cpp:172]   --->   Operation 47 'call' 'call_ln172' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 48 [1/2] (0.00ns)   --->   "%call_ln0 = call void @Self_attention_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_65_2, i32 %v88"   --->   Operation 48 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 49 [1/1] (1.58ns)   --->   "%br_ln69 = br void %l_j_init1.i" [kernel.cpp:69]   --->   Operation 49 'br' 'br_ln69' <Predicate = true> <Delay = 1.58>

State 4 <SV = 3> <Delay = 1.73>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%i1 = phi i4 %add_ln69, void %l_j_init1.i.split, i4 0, void %l_mh_separate_i_s.split" [kernel.cpp:69]   --->   Operation 50 'phi' 'i1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (1.30ns)   --->   "%icmp_ln69 = icmp_eq  i4 %i1, i4 12" [kernel.cpp:69]   --->   Operation 51 'icmp' 'icmp_ln69' <Predicate = true> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%empty_371 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 12, i64 12, i64 12"   --->   Operation 52 'speclooptripcount' 'empty_371' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (1.73ns)   --->   "%add_ln69 = add i4 %i1, i4 1" [kernel.cpp:69]   --->   Operation 53 'add' 'add_ln69' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln69 = br i1 %icmp_ln69, void %l_j_init1.i.split, void %for.inc.i17.preheader" [kernel.cpp:69]   --->   Operation 54 'br' 'br_ln69' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 55 [2/2] (0.00ns)   --->   "%call_ln0 = call void @Self_attention_Pipeline_l_j_init1, i32 %v28"   --->   Operation 55 'call' 'call_ln0' <Predicate = (!icmp_ln69)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 56 [2/2] (0.00ns)   --->   "%call_ln0 = call void @Self_attention_Pipeline_VITIS_LOOP_105_1, i32 %inp_sumRow"   --->   Operation 56 'call' 'call_ln0' <Predicate = (icmp_ln69)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 57 [1/2] (0.00ns)   --->   "%call_ln0 = call void @Self_attention_Pipeline_l_j_init1, i32 %v28"   --->   Operation 57 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i6, i4 %i1, i6 0" [kernel.cpp:69]   --->   Operation 58 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 59 [2/2] (0.00ns)   --->   "%call_ln69 = call void @Self_attention_Pipeline_l_S_k_0_k1_l_j2, i10 %tmp_s, i32 %Q_h, i32 %K_h, i32 %v28" [kernel.cpp:69]   --->   Operation 59 'call' 'call_ln69' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 60 [1/2] (0.00ns)   --->   "%call_ln69 = call void @Self_attention_Pipeline_l_S_k_0_k1_l_j2, i10 %tmp_s, i32 %Q_h, i32 %K_h, i32 %v28" [kernel.cpp:69]   --->   Operation 60 'call' 'call_ln69' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 1.91>
ST_8 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_24 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %i1, i4 0" [kernel.cpp:89]   --->   Operation 61 'bitconcatenate' 'tmp_24' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_25 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i4.i2, i4 %i1, i2 0" [kernel.cpp:89]   --->   Operation 62 'bitconcatenate' 'tmp_25' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln89 = zext i6 %tmp_25" [kernel.cpp:89]   --->   Operation 63 'zext' 'zext_ln89' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 64 [1/1] (1.91ns)   --->   "%sub_ln89 = sub i8 %tmp_24, i8 %zext_ln89" [kernel.cpp:89]   --->   Operation 64 'sub' 'sub_ln89' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 65 [2/2] (0.00ns)   --->   "%call_ln89 = call void @Self_attention_Pipeline_l_j_back1, i8 %sub_ln89, i32 %v88, i32 %v28" [kernel.cpp:89]   --->   Operation 65 'call' 'call_ln89' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 66 [1/2] (0.00ns)   --->   "%call_ln89 = call void @Self_attention_Pipeline_l_j_back1, i8 %sub_ln89, i32 %v88, i32 %v28" [kernel.cpp:89]   --->   Operation 66 'call' 'call_ln89' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 5.16>
ST_10 : Operation 67 [2/2] (5.16ns)   --->   "%call_ln89 = call void @Self_attention_Pipeline_l_j3, i8 %sub_ln89, i32 %v88" [kernel.cpp:89]   --->   Operation 67 'call' 'call_ln89' <Predicate = true> <Delay = 5.16> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 0.00>
ST_11 : Operation 68 [1/1] (0.00ns)   --->   "%specloopname_ln69 = specloopname void @_ssdm_op_SpecLoopName, void @empty_44" [kernel.cpp:69]   --->   Operation 68 'specloopname' 'specloopname_ln69' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 69 [1/2] (0.00ns)   --->   "%call_ln89 = call void @Self_attention_Pipeline_l_j3, i8 %sub_ln89, i32 %v88" [kernel.cpp:89]   --->   Operation 69 'call' 'call_ln89' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 70 [1/1] (0.00ns)   --->   "%br_ln69 = br void %l_j_init1.i" [kernel.cpp:69]   --->   Operation 70 'br' 'br_ln69' <Predicate = true> <Delay = 0.00>

State 12 <SV = 4> <Delay = 1.58>
ST_12 : Operation 71 [1/2] (0.00ns)   --->   "%call_ln0 = call void @Self_attention_Pipeline_VITIS_LOOP_105_1, i32 %inp_sumRow"   --->   Operation 71 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 72 [1/1] (1.58ns)   --->   "%br_ln108 = br void %l_j4.i" [kernel.cpp:108]   --->   Operation 72 'br' 'br_ln108' <Predicate = true> <Delay = 1.58>

State 13 <SV = 5> <Delay = 2.32>
ST_13 : Operation 73 [1/1] (0.00ns)   --->   "%i2 = phi i4 %add_ln108, void %l_j4.i.split, i4 0, void %for.inc.i17.preheader" [kernel.cpp:108]   --->   Operation 73 'phi' 'i2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 74 [1/1] (1.30ns)   --->   "%icmp_ln108 = icmp_eq  i4 %i2, i4 12" [kernel.cpp:108]   --->   Operation 74 'icmp' 'icmp_ln108' <Predicate = true> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 75 [1/1] (0.00ns)   --->   "%empty_372 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 12, i64 12, i64 12"   --->   Operation 75 'speclooptripcount' 'empty_372' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 76 [1/1] (1.73ns)   --->   "%add_ln108 = add i4 %i2, i4 1" [kernel.cpp:108]   --->   Operation 76 'add' 'add_ln108' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 77 [1/1] (0.00ns)   --->   "%br_ln108 = br i1 %icmp_ln108, void %l_j4.i.split, void %for.inc49.i.preheader" [kernel.cpp:108]   --->   Operation 77 'br' 'br_ln108' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln108 = zext i4 %i2" [kernel.cpp:108]   --->   Operation 78 'zext' 'zext_ln108' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_13 : Operation 79 [1/1] (0.00ns)   --->   "%inp_sumRow_addr = getelementptr i32 %inp_sumRow, i64 0, i64 %zext_ln108" [kernel.cpp:108]   --->   Operation 79 'getelementptr' 'inp_sumRow_addr' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_13 : Operation 80 [2/2] (2.32ns)   --->   "%inp_sumRow_load = load i4 %inp_sumRow_addr" [kernel.cpp:115]   --->   Operation 80 'load' 'inp_sumRow_load' <Predicate = (!icmp_ln108)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_13 : Operation 81 [2/2] (0.00ns)   --->   "%call_ln0 = call void @Self_attention_Pipeline_l_update_i3_l_j5, i32 %inp_sumRow, i32 %v88, i32 %v89"   --->   Operation 81 'call' 'call_ln0' <Predicate = (icmp_ln108)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 82 [2/2] (0.00ns)   --->   "%call_ln0 = call void @Self_attention_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_137_2, i32 %v90"   --->   Operation 82 'call' 'call_ln0' <Predicate = (icmp_ln108)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 6> <Delay = 2.32>
ST_14 : Operation 83 [1/2] (2.32ns)   --->   "%inp_sumRow_load = load i4 %inp_sumRow_addr" [kernel.cpp:115]   --->   Operation 83 'load' 'inp_sumRow_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>

State 15 <SV = 7> <Delay = 7.08>
ST_15 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_26 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %i2, i4 0" [kernel.cpp:111]   --->   Operation 84 'bitconcatenate' 'tmp_26' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_27 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i4.i2, i4 %i2, i2 0" [kernel.cpp:111]   --->   Operation 85 'bitconcatenate' 'tmp_27' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln111 = zext i6 %tmp_27" [kernel.cpp:111]   --->   Operation 86 'zext' 'zext_ln111' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 87 [1/1] (1.91ns)   --->   "%sub_ln111 = sub i8 %tmp_26, i8 %zext_ln111" [kernel.cpp:111]   --->   Operation 87 'sub' 'sub_ln111' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 88 [2/2] (5.16ns)   --->   "%call_ln115 = call void @Self_attention_Pipeline_l_j4, i32 %inp_sumRow_load, i32 %inp_sumRow, i4 %i2, i8 %sub_ln111, i32 %v88" [kernel.cpp:115]   --->   Operation 88 'call' 'call_ln115' <Predicate = true> <Delay = 5.16> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 8> <Delay = 0.00>
ST_16 : Operation 89 [1/1] (0.00ns)   --->   "%specloopname_ln108 = specloopname void @_ssdm_op_SpecLoopName, void @empty_29" [kernel.cpp:108]   --->   Operation 89 'specloopname' 'specloopname_ln108' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 90 [1/2] (0.00ns)   --->   "%call_ln115 = call void @Self_attention_Pipeline_l_j4, i32 %inp_sumRow_load, i32 %inp_sumRow, i4 %i2, i8 %sub_ln111, i32 %v88" [kernel.cpp:115]   --->   Operation 90 'call' 'call_ln115' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 91 [1/1] (0.00ns)   --->   "%br_ln108 = br void %l_j4.i" [kernel.cpp:108]   --->   Operation 91 'br' 'br_ln108' <Predicate = true> <Delay = 0.00>

State 17 <SV = 6> <Delay = 1.58>
ST_17 : Operation 92 [1/2] (0.00ns)   --->   "%call_ln0 = call void @Self_attention_Pipeline_l_update_i3_l_j5, i32 %inp_sumRow, i32 %v88, i32 %v89"   --->   Operation 92 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 93 [1/2] (0.00ns)   --->   "%call_ln0 = call void @Self_attention_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_137_2, i32 %v90"   --->   Operation 93 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 94 [1/1] (1.58ns)   --->   "%br_ln141 = br void %l_j_init2.i" [kernel.cpp:141]   --->   Operation 94 'br' 'br_ln141' <Predicate = true> <Delay = 1.58>

State 18 <SV = 7> <Delay = 2.89>
ST_18 : Operation 95 [1/1] (0.00ns)   --->   "%i4 = phi i4 %add_ln141, void %l_j_init2.i.split, i4 0, void %for.inc49.i.preheader" [kernel.cpp:141]   --->   Operation 95 'phi' 'i4' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 96 [1/1] (1.30ns)   --->   "%icmp_ln141 = icmp_eq  i4 %i4, i4 12" [kernel.cpp:141]   --->   Operation 96 'icmp' 'icmp_ln141' <Predicate = true> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 97 [1/1] (0.00ns)   --->   "%empty_373 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 12, i64 12, i64 12"   --->   Operation 97 'speclooptripcount' 'empty_373' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 98 [1/1] (1.73ns)   --->   "%add_ln141 = add i4 %i4, i4 1" [kernel.cpp:141]   --->   Operation 98 'add' 'add_ln141' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 99 [1/1] (0.00ns)   --->   "%br_ln141 = br i1 %icmp_ln141, void %l_j_init2.i.split, void %for.inc63.preheader" [kernel.cpp:141]   --->   Operation 99 'br' 'br_ln141' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 100 [2/2] (0.00ns)   --->   "%call_ln0 = call void @Self_attention_Pipeline_l_j_init2, i32 %v64"   --->   Operation 100 'call' 'call_ln0' <Predicate = (!icmp_ln141)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 101 [2/2] (0.00ns)   --->   "%call_ln172 = call void @Self_attention_Pipeline_l_mh_merge_i_m_l_j_m, i32 %v90, i10 %tmp, i32 %v78" [kernel.cpp:172]   --->   Operation 101 'call' 'call_ln172' <Predicate = (icmp_ln141)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 102 [1/1] (1.58ns)   --->   "%store_ln172 = store i4 %add_ln172, i4 %h" [kernel.cpp:172]   --->   Operation 102 'store' 'store_ln172' <Predicate = (icmp_ln141)> <Delay = 1.58>

State 19 <SV = 8> <Delay = 0.00>
ST_19 : Operation 103 [1/2] (0.00ns)   --->   "%call_ln0 = call void @Self_attention_Pipeline_l_j_init2, i32 %v64"   --->   Operation 103 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 9> <Delay = 1.91>
ST_20 : Operation 104 [1/1] (0.00ns)   --->   "%tmp_28 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %i4, i4 0" [kernel.cpp:141]   --->   Operation 104 'bitconcatenate' 'tmp_28' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 105 [1/1] (0.00ns)   --->   "%tmp_29 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i4.i2, i4 %i4, i2 0" [kernel.cpp:141]   --->   Operation 105 'bitconcatenate' 'tmp_29' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 106 [1/1] (0.00ns)   --->   "%tmp_58_cast = zext i6 %tmp_29" [kernel.cpp:141]   --->   Operation 106 'zext' 'tmp_58_cast' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 107 [1/1] (1.91ns)   --->   "%empty_374 = sub i8 %tmp_28, i8 %tmp_58_cast" [kernel.cpp:141]   --->   Operation 107 'sub' 'empty_374' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 108 [2/2] (0.00ns)   --->   "%call_ln141 = call void @Self_attention_Pipeline_l_S_k_0_k2_l_j6, i8 %empty_374, i32 %v89, i32 %V_h, i32 %v64" [kernel.cpp:141]   --->   Operation 108 'call' 'call_ln141' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 10> <Delay = 0.00>
ST_21 : Operation 109 [1/2] (0.00ns)   --->   "%call_ln141 = call void @Self_attention_Pipeline_l_S_k_0_k2_l_j6, i8 %empty_374, i32 %v89, i32 %V_h, i32 %v64" [kernel.cpp:141]   --->   Operation 109 'call' 'call_ln141' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 22 <SV = 11> <Delay = 1.73>
ST_22 : Operation 110 [1/1] (0.00ns)   --->   "%tmp_30 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i6, i4 %i4, i6 0" [kernel.cpp:161]   --->   Operation 110 'bitconcatenate' 'tmp_30' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 111 [2/2] (1.73ns)   --->   "%call_ln161 = call void @Self_attention_Pipeline_l_j_back2, i10 %tmp_30, i32 %v90, i32 %v64" [kernel.cpp:161]   --->   Operation 111 'call' 'call_ln161' <Predicate = true> <Delay = 1.73> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 23 <SV = 12> <Delay = 0.00>
ST_23 : Operation 112 [1/1] (0.00ns)   --->   "%specloopname_ln141 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0" [kernel.cpp:141]   --->   Operation 112 'specloopname' 'specloopname_ln141' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 113 [1/2] (0.00ns)   --->   "%call_ln161 = call void @Self_attention_Pipeline_l_j_back2, i10 %tmp_30, i32 %v90, i32 %v64" [kernel.cpp:161]   --->   Operation 113 'call' 'call_ln161' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_23 : Operation 114 [1/1] (0.00ns)   --->   "%br_ln141 = br void %l_j_init2.i" [kernel.cpp:141]   --->   Operation 114 'br' 'br_ln141' <Predicate = true> <Delay = 0.00>

State 24 <SV = 8> <Delay = 0.00>
ST_24 : Operation 115 [1/2] (0.00ns)   --->   "%call_ln172 = call void @Self_attention_Pipeline_l_mh_merge_i_m_l_j_m, i32 %v90, i10 %tmp, i32 %v78" [kernel.cpp:172]   --->   Operation 115 'call' 'call_ln172' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_24 : Operation 116 [1/1] (0.00ns)   --->   "%br_ln172 = br void %l_mh_separate_i_s" [kernel.cpp:172]   --->   Operation 116 'br' 'br_ln172' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.59ns
The critical path consists of the following:
	'alloca' operation ('h') [5]  (0 ns)
	'store' operation ('store_ln172', kernel.cpp:172) of constant 0 on local variable 'h' [15]  (1.59 ns)

 <State 2>: 3.03ns
The critical path consists of the following:
	'load' operation ('h', kernel.cpp:172) on local variable 'h' [18]  (0 ns)
	'add' operation ('add_ln172', kernel.cpp:172) [21]  (1.74 ns)
	blocking operation 1.3 ns on control path)

 <State 3>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i1', kernel.cpp:69) with incoming values : ('add_ln69', kernel.cpp:69) [30]  (1.59 ns)

 <State 4>: 1.74ns
The critical path consists of the following:
	'phi' operation ('i1', kernel.cpp:69) with incoming values : ('add_ln69', kernel.cpp:69) [30]  (0 ns)
	'add' operation ('add_ln69', kernel.cpp:69) [33]  (1.74 ns)

 <State 5>: 0ns
The critical path consists of the following:

 <State 6>: 0ns
The critical path consists of the following:

 <State 7>: 0ns
The critical path consists of the following:

 <State 8>: 1.92ns
The critical path consists of the following:
	'sub' operation ('sub_ln89', kernel.cpp:89) [40]  (1.92 ns)

 <State 9>: 0ns
The critical path consists of the following:

 <State 10>: 5.17ns
The critical path consists of the following:
	'call' operation ('call_ln89', kernel.cpp:89) to 'Self_attention_Pipeline_l_j3' [45]  (5.17 ns)

 <State 11>: 0ns
The critical path consists of the following:

 <State 12>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i2', kernel.cpp:108) with incoming values : ('add_ln108', kernel.cpp:108) [51]  (1.59 ns)

 <State 13>: 2.32ns
The critical path consists of the following:
	'phi' operation ('i2', kernel.cpp:108) with incoming values : ('add_ln108', kernel.cpp:108) [51]  (0 ns)
	'getelementptr' operation ('inp_sumRow_addr', kernel.cpp:108) [63]  (0 ns)
	'load' operation ('inp_sumRow_load', kernel.cpp:115) on array 'inp_sumRow', kernel.cpp:104 [64]  (2.32 ns)

 <State 14>: 2.32ns
The critical path consists of the following:
	'load' operation ('inp_sumRow_load', kernel.cpp:115) on array 'inp_sumRow', kernel.cpp:104 [64]  (2.32 ns)

 <State 15>: 7.08ns
The critical path consists of the following:
	'sub' operation ('sub_ln111', kernel.cpp:111) [61]  (1.92 ns)
	'call' operation ('call_ln115', kernel.cpp:115) to 'Self_attention_Pipeline_l_j4' [65]  (5.17 ns)

 <State 16>: 0ns
The critical path consists of the following:

 <State 17>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i4', kernel.cpp:141) with incoming values : ('add_ln141', kernel.cpp:141) [72]  (1.59 ns)

 <State 18>: 2.89ns
The critical path consists of the following:
	'phi' operation ('i4', kernel.cpp:141) with incoming values : ('add_ln141', kernel.cpp:141) [72]  (0 ns)
	'add' operation ('add_ln141', kernel.cpp:141) [75]  (1.74 ns)
	blocking operation 1.16 ns on control path)

 <State 19>: 0ns
The critical path consists of the following:

 <State 20>: 1.92ns
The critical path consists of the following:
	'sub' operation ('empty_374', kernel.cpp:141) [81]  (1.92 ns)

 <State 21>: 0ns
The critical path consists of the following:

 <State 22>: 1.73ns
The critical path consists of the following:
	'call' operation ('call_ln161', kernel.cpp:161) to 'Self_attention_Pipeline_l_j_back2' [86]  (1.73 ns)

 <State 23>: 0ns
The critical path consists of the following:

 <State 24>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
