 
cpldfit:  version P.20131013                        Xilinx Inc.
                                  Fitter Report
Design Name: MacceleratorSE                      Date: 10- 3-2021,  6:08AM
Device Used: XC95144XL-10-TQ144
Fitting Status: Successful

*************************  Mapped Resource Summary  **************************

Macrocells     Product Terms    Function Block   Registers      Pins           
Used/Tot       Used/Tot         Inps Used/Tot    Used/Tot       Used/Tot       
95 /144 ( 66%) 341 /720  ( 47%) 193/432 ( 45%)   73 /144 ( 51%) 67 /117 ( 57%)

** Function Block Resources **

Function    Mcells      FB Inps     Pterms      IO          
Block       Used/Tot    Used/Tot    Used/Tot    Used/Tot    
FB1          11/18       27/54       70/90       7/15
FB2          15/18       28/54       37/90      10/15
FB3          11/18       27/54       18/90      10/15
FB4          16/18       28/54       67/90       9/15
FB5          10/18       20/54       18/90       6/14
FB6           4/18        9/54        7/90       8/13
FB7          18/18*      26/54       43/90       7/15
FB8          10/18       28/54       81/90      10/15
             -----       -----       -----      -----    
             95/144     193/432     341/720     67/117

* - Resource is exhausted

** Global Control Resources **

Signal 'CLK2X_IOB' mapped onto global clock net GCK1.
Signal 'CLK_FSB' mapped onto global clock net GCK2.
Signal 'CLK_IOB' mapped onto global clock net GCK3.
Global output enable net(s) unused.
Signal 'nRES' mapped onto global set/reset net GSR.

** Pin Resources **

Signal Type    Required     Mapped  |  Pin Type            Used    Total 
------------------------------------|------------------------------------
Input         :   31          31    |  I/O              :    60     109
Output        :   32          32    |  GCK/IO           :     3       3
Bidirectional :    0           0    |  GTS/IO           :     3       4
GCK           :    3           3    |  GSR/IO           :     1       1
GTS           :    0           0    |
GSR           :    1           1    |
                 ----        ----
        Total     67          67

** Power Data **

There are 95 macrocells in high performance mode (MCHP).
There are 0 macrocells in low power mode (MCLP).
End of Mapped Resource Summary
**************************  Errors and Warnings  ***************************

WARNING:Cpld - Unable to retrieve the path to the iSE Project Repository. Will
   use the default filename of 'MacceleratorSE.ise'.
*************************  Summary of Mapped Logic  ************************

** 32 Outputs **

Signal              Total Total Loc     Pin  Pin     Pin     Pwr  Slew Reg Init
Name                Pts   Inps          No.  Type    Use     Mode Rate State
nDTACK_FSB          14    16    FB1_3   17   I/O     O       STD  FAST RESET
nVPA_FSB            13    16    FB1_8   21   I/O     O       STD  FAST RESET
nROMWE              4     9     FB1_12  26   I/O     O       STD  FAST 
nOE                 6     9     FB2_1   142  I/O     O       STD  FAST 
nDinOE              3     5     FB2_10  7    I/O     O       STD  FAST 
nROMCS              2     5     FB2_13  12   I/O     O       STD  FAST 
RA<11>              1     1     FB2_14  11   I/O     O       STD  FAST 
RA<10>              1     1     FB2_16  14   I/O     O       STD  FAST 
nLDS_IOB            3     7     FB3_1   39   I/O     O       STD  FAST RESET
nUDS_IOB            3     7     FB3_5   33   I/O     O       STD  FAST RESET
nDoutOE             2     7     FB3_9   40   I/O     O       STD  FAST RESET
nAS_IOB             1     5     FB3_12  45   I/O     O       STD  FAST RESET
nRAS                3     7     FB4_2   126  I/O     O       STD  FAST 
nRAMLWE             1     4     FB4_8   130  I/O     O       STD  FAST 
nRAMUWE             1     4     FB4_13  137  I/O     O       STD  FAST 
RA<3>               2     3     FB5_2   52   I/O     O       STD  FAST 
RA<7>               2     3     FB5_6   54   I/O     O       STD  FAST 
RA<8>               2     3     FB5_9   57   I/O     O       STD  FAST 
RA<9>               2     3     FB5_12  60   I/O     O       STD  FAST 
nCAS                1     1     FB5_15  64   I/O     O       STD  FAST RESET
RA<4>               2     3     FB6_2   106  I/O     O       STD  FAST 
RA<5>               2     3     FB6_6   112  I/O     O       STD  FAST 
RA<6>               2     3     FB6_10  115  I/O     O       STD  FAST 
nADoutLE0           1     2     FB6_14  121  I/O     O       STD  FAST 
RA<1>               2     3     FB7_2   71   I/O     O       STD  FAST 
RA<2>               2     3     FB7_5   74   I/O     O       STD  FAST 
nVMA_IOB            2     8     FB7_9   80   I/O     O       STD  FAST RESET
nAoutOE             0     0     FB7_13  81   I/O     O       STD  FAST 
nDinLE              1     2     FB7_16  83   I/O     O       STD  FAST RESET
nBERR_FSB           17    15    FB8_2   91   I/O     O       STD  FAST 
nADoutLE1           11    15    FB8_8   94   I/O     O       STD  FAST SET
RA<0>               2     3     FB8_13  103  I/O     O       STD  FAST 

** 63 Buried Nodes **

Signal              Total Total Loc     Pwr  Reg Init
Name                Pts   Inps          Mode State
fsb/RefCnt<0>       0     0     FB1_1   STD  RESET
iobs/Load1          10    15    FB1_11  STD  RESET
iobs/PS_FSM_FFd2    7     16    FB1_13  STD  RESET
iobs/Load0          6     16    FB1_14  STD  RESET
ram/Once            3     8     FB1_15  STD  RESET
cs/nOverlay         1     5     FB1_16  STD  RESET
fsb/ASrf            1     1     FB1_17  STD  RESET
iobs/Once           11    15    FB1_18  STD  RESET
fsb/RefCnt<7>       1     7     FB2_5   STD  RESET
fsb/RefCnt<6>       1     6     FB2_6   STD  RESET
fsb/RefCnt<5>       1     5     FB2_7   STD  RESET
fsb/RefCnt<4>       1     4     FB2_8   STD  RESET
fsb/RefCnt<3>       1     3     FB2_9   STD  RESET
fsb/RefCnt<2>       1     2     FB2_11  STD  RESET
fsb/RefCnt<1>       1     1     FB2_12  STD  RESET
fsb/FBERRArmed      1     9     FB2_15  STD  RESET
ram/RS_FSM_FFd7     4     11    FB2_17  STD  RESET
fsb/FBERR           12    22    FB2_18  STD  RESET
iobm/IOS_FSM_FFd6   1     1     FB3_11  STD  RESET
iobm/IOS_FSM_FFd5   1     1     FB3_13  STD  RESET
iobm/IOS_FSM_FFd4   1     1     FB3_14  STD  RESET
iobm/IOS_FSM_FFd1   1     1     FB3_15  STD  RESET
iobm/IOREQr         1     1     FB3_16  STD  RESET
iobs/IOL1           2     2     FB3_17  STD  RESET
fsb/RefDone         2     15    FB3_18  STD  RESET
ram/RS_FSM_FFd6     1     1     FB4_1   STD  RESET
ram/RS_FSM_FFd5     1     1     FB4_3   STD  RESET
ram/RS_FSM_FFd10    11    12    FB4_4   STD  SET
ram/RS_FSM_FFd4     1     1     FB4_5   STD  RESET
ram/RS_FSM_FFd3     1     1     FB4_6   STD  RESET
ram/RS_FSM_FFd2     1     1     FB4_7   STD  RESET
IOL0                3     5     FB4_9   STD  RESET
ram/RS_FSM_FFd1     1     1     FB4_10  STD  RESET
ram/RS_FSM_FFd8     6     10    FB4_11  STD  RESET
ram/RASEL           8     14    FB4_12  STD  RESET
ram/RAMReady        11    12    FB4_14  STD  RESET
ram/RefRAS          1     2     FB4_15  STD  RESET
ram/RAMEN           16    18    FB4_17  STD  RESET
iobs/IOACTr         1     1     FB5_13  STD  RESET
iobm/Er             1     1     FB5_14  STD  RESET

Signal              Total Total Loc     Pwr  Reg Init
Name                Pts   Inps          Mode State
iobs/IOU1           2     2     FB5_16  STD  RESET
ALE0                2     3     FB5_17  STD  RESET
IOU0                3     5     FB5_18  STD  RESET
iobm/IOS_FSM_FFd7   1     3     FB7_1   STD  RESET
iobm/Er2            1     1     FB7_3   STD  RESET
iobm/ETACK          1     6     FB7_4   STD  RESET
iobm/IOS_FSM_FFd8   2     4     FB7_6   STD  SET
iobm/IOS_FSM_FFd2   2     4     FB7_7   STD  RESET
iobm/ADoutLE        2     7     FB7_8   STD  RESET
iobm/IOS_FSM_FFd3   3     5     FB7_10  STD  RESET
iobm/ES<3>          3     6     FB7_11  STD  RESET
iobm/ES<1>          3     4     FB7_12  STD  RESET
iobm/ES<0>          3     7     FB7_14  STD  RESET
iobm/ES<4>          4     7     FB7_15  STD  RESET
iobm/ES<2>          5     7     FB7_17  STD  RESET
IOACT               6     10    FB7_18  STD  RESET
iobs/IOWRReady      12    16    FB8_4   STD  RESET
IORW0               10    17    FB8_6   STD  RESET
IOREQ               8     16    FB8_11  STD  RESET
iobs/PS_FSM_FFd1    2     3     FB8_12  STD  RESET
ram/RS_FSM_FFd9     2     7     FB8_14  STD  RESET
iobs/IORDReady      1     4     FB8_15  STD  RESET
iobs/IORW1          16    16    FB8_17  STD  RESET

** 35 Inputs **

Signal              Loc     Pin  Pin     Pin     
Name                        No.  Type    Use     
A_FSB<22>           FB1_1   23   I/O     I
A_FSB<1>            FB1_4   25   I/O     I
nDTACK_IOB          FB1_6   20   I/O     I
CLK2X_IOB           FB1_17  30~  GCK/I/O GCK
nRES                FB2_2   143~ GSR/I/O GSR
nVPA_IOB            FB2_5   2    GTS/I/O I
nLDS_FSB            FB2_6   3    GTS/I/O I
A_FSB<8>            FB2_9   6    GTS/I/O I
E_IOB               FB2_11  9    I/O     I
CLK_FSB             FB3_2   32~  GCK/I/O GCK
A_FSB<9>            FB3_3   41   I/O     I
A_FSB<17>           FB3_6   34   I/O     I
CLK_IOB             FB3_8   38~  GCK/I/O GCK/I
A_FSB<15>           FB3_11  43   I/O     I
A_FSB<18>           FB3_15  50   I/O     I
A_FSB<10>           FB4_5   128  I/O     I
A_FSB<11>           FB4_6   129  I/O     I
A_FSB<6>            FB4_11  132  I/O     I
A_FSB<19>           FB4_12  134  I/O     I
A_FSB<12>           FB4_14  136  I/O     I
A_FSB<16>           FB4_17  140  I/O     I
A_FSB<4>            FB5_3   59   I/O     I
A_FSB<23>           FB6_4   111  I/O     I
nWE_FSB             FB6_8   113  I/O     I
nAS_FSB             FB6_9   116  I/O     I
A_FSB<5>            FB6_15  124  I/O     I
nBERR_IOB           FB7_10  79   I/O     I
A_FSB<21>           FB7_14  86   I/O     I
A_FSB<14>           FB8_5   92   I/O     I
nUDS_FSB            FB8_9   96   I/O     I
A_FSB<13>           FB8_10  101  I/O     I
A_FSB<3>            FB8_11  98   I/O     I
A_FSB<20>           FB8_12  100  I/O     I
A_FSB<2>            FB8_16  107  I/O     I
A_FSB<7>            FB8_17  105  I/O     I

Legend:
Pin No. - ~ - User Assigned
**************************  Function Block Details  ************************
Legend:
Total Pt     - Total product terms used by the macrocell signal
Imp Pt       - Product terms imported from other macrocells
Exp Pt       - Product terms exported to other macrocells
               in direction shown
Unused Pt    - Unused local product terms remaining in macrocell
Loc          - Location where logic was mapped in device
Pin Type/Use - I  - Input             GCK - Global Clock
               O  - Output            GTS - Global Output Enable
              (b) - Buried macrocell  GSR - Global Set/Reset
X            - Signal used as input to the macrocell logic.
Pin No.      - ~  - User Assigned
*********************************** FB1  ***********************************
Number of function block inputs used/remaining:               27/27
Number of signals used by logic mapping into function block:  27
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
fsb/RefCnt<0>         0       0   /\2   3     FB1_1   23    I/O     I
(unused)              0       0   \/5   0     FB1_2   16    I/O     (b)
nDTACK_FSB           14       9<-   0   0     FB1_3   17    I/O     O
(unused)              0       0   /\4   1     FB1_4   25    I/O     I
(unused)              0       0     0   5     FB1_5   19    I/O     
(unused)              0       0     0   5     FB1_6   20    I/O     I
(unused)              0       0   \/5   0     FB1_7         (b)     (b)
nVPA_FSB             13       8<-   0   0     FB1_8   21    I/O     O
(unused)              0       0   /\3   2     FB1_9   22    I/O     (b)
(unused)              0       0   \/5   0     FB1_10  31    I/O     (b)
iobs/Load1           10       5<-   0   0     FB1_11  24    I/O     (b)
nROMWE                4       0   \/1   0     FB1_12  26    I/O     O
iobs/PS_FSM_FFd2      7       2<-   0   0     FB1_13        (b)     (b)
iobs/Load0            6       2<- /\1   0     FB1_14  27    I/O     (b)
ram/Once              3       0   /\2   0     FB1_15  28    I/O     (b)
cs/nOverlay           1       0     0   4     FB1_16  35    I/O     (b)
fsb/ASrf              1       0   \/4   0     FB1_17  30    GCK/I/O GCK
iobs/Once            11       6<-   0   0     FB1_18        (b)     (b)

Signals Used by Logic in Function Block
  1: A_FSB<16>         10: fsb/ASrf          19: nAS_FSB 
  2: A_FSB<17>         11: iobs/IOACTr       20: nDTACK_FSB 
  3: A_FSB<18>         12: iobs/IORDReady    21: nLDS_FSB 
  4: A_FSB<19>         13: iobs/IOWRReady    22: nUDS_FSB 
  5: A_FSB<20>         14: iobs/Load0        23: nVPA_FSB 
  6: A_FSB<21>         15: iobs/Once         24: nWE_FSB 
  7: A_FSB<22>         16: iobs/PS_FSM_FFd1  25: ram/Once 
  8: A_FSB<23>         17: iobs/PS_FSM_FFd2  26: ram/RAMReady 
  9: cs/nOverlay       18: nADoutLE1         27: ram/RS_FSM_FFd10 

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
fsb/RefCnt<0>        ........................................ 0
nDTACK_FSB           XXXXXXXXXX.XX.....XX...X.X.............. 16
nVPA_FSB             XXXXXXXXXX.XX.....X...XX.X.............. 16
iobs/Load1           XXXXXXXXX.....XXXXX....X................ 15
nROMWE               ....XXXXX.........X.XX.X................ 9
iobs/PS_FSM_FFd2     XXXXXXXXX.X...XXXXX....X................ 16
iobs/Load0           XXXXXXXXX....XXXXXX....X................ 16
ram/Once             .....XXXXX........X.....X.X............. 8
cs/nOverlay          ....XXXX..........X..................... 5
fsb/ASrf             ..................X..................... 1
iobs/Once            XXXXXXXXXX....XXX.X....X................ 15
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB2  ***********************************
Number of function block inputs used/remaining:               28/26
Number of signals used by logic mapping into function block:  28
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
nOE                   6       5<- /\4   0     FB2_1   142   I/O     O
(unused)              0       0   /\5   0     FB2_2   143   GSR/I/O GSR
(unused)              0       0     0   5     FB2_3         (b)     
(unused)              0       0     0   5     FB2_4   4     I/O     
fsb/RefCnt<7>         1       0     0   4     FB2_5   2     GTS/I/O I
fsb/RefCnt<6>         1       0     0   4     FB2_6   3     GTS/I/O I
fsb/RefCnt<5>         1       0     0   4     FB2_7         (b)     (b)
fsb/RefCnt<4>         1       0     0   4     FB2_8   5     GTS/I/O (b)
fsb/RefCnt<3>         1       0     0   4     FB2_9   6     GTS/I/O I
nDinOE                3       0     0   2     FB2_10  7     I/O     O
fsb/RefCnt<2>         1       0     0   4     FB2_11  9     I/O     I
fsb/RefCnt<1>         1       0     0   4     FB2_12  10    I/O     (b)
nROMCS                2       0     0   3     FB2_13  12    I/O     O
RA<11>                1       0     0   4     FB2_14  11    I/O     O
fsb/FBERRArmed        1       0     0   4     FB2_15  13    I/O     (b)
RA<10>                1       0   \/2   2     FB2_16  14    I/O     O
ram/RS_FSM_FFd7       4       2<- \/3   0     FB2_17  15    I/O     (b)
fsb/FBERR            12       7<-   0   0     FB2_18        (b)     (b)

Signals Used by Logic in Function Block
  1: A_FSB<16>         11: fsb/FBERR         20: fsb/RefCnt<7> 
  2: A_FSB<17>         12: fsb/FBERRArmed    21: fsb/RefDone 
  3: A_FSB<18>         13: fsb/RefCnt<0>     22: nAS_FSB 
  4: A_FSB<19>         14: fsb/RefCnt<1>     23: nLDS_FSB 
  5: A_FSB<20>         15: fsb/RefCnt<2>     24: nUDS_FSB 
  6: A_FSB<21>         16: fsb/RefCnt<3>     25: nWE_FSB 
  7: A_FSB<22>         17: fsb/RefCnt<4>     26: ram/RS_FSM_FFd10 
  8: A_FSB<23>         18: fsb/RefCnt<5>     27: ram/RS_FSM_FFd5 
  9: cs/nOverlay       19: fsb/RefCnt<6>     28: ram/RS_FSM_FFd8 
 10: fsb/ASrf         

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
nOE                  ....XXXXX............XXXX............... 9
fsb/RefCnt<7>        ............XXXXXXX..................... 7
fsb/RefCnt<6>        ............XXXXXX...................... 6
fsb/RefCnt<5>        ............XXXXX....................... 5
fsb/RefCnt<4>        ............XXXX........................ 4
fsb/RefCnt<3>        ............XXX......................... 3
nDinOE               ....XXXX................X............... 5
fsb/RefCnt<2>        ............XX.......................... 2
fsb/RefCnt<1>        ............X........................... 1
nROMCS               ....XXXXX............................... 5
RA<11>               ...X.................................... 1
fsb/FBERRArmed       ............XXXXXXXX.X.................. 9
RA<10>               .....X.................................. 1
ram/RS_FSM_FFd7      .....XXXXX.........XXX...XXX............ 11
fsb/FBERR            XXXXXXXXXXXXXXXXXXXX.X..X............... 22
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB3  ***********************************
Number of function block inputs used/remaining:               27/27
Number of signals used by logic mapping into function block:  27
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
nLDS_IOB              3       0     0   2     FB3_1   39    I/O     O
(unused)              0       0     0   5     FB3_2   32    GCK/I/O GCK
(unused)              0       0     0   5     FB3_3   41    I/O     I
(unused)              0       0     0   5     FB3_4   44    I/O     
nUDS_IOB              3       0     0   2     FB3_5   33    I/O     O
(unused)              0       0     0   5     FB3_6   34    I/O     I
(unused)              0       0     0   5     FB3_7   46    I/O     
(unused)              0       0     0   5     FB3_8   38    GCK/I/O GCK/I
nDoutOE               2       0     0   3     FB3_9   40    I/O     O
(unused)              0       0     0   5     FB3_10  48    I/O     
iobm/IOS_FSM_FFd6     1       0     0   4     FB3_11  43    I/O     I
nAS_IOB               1       0     0   4     FB3_12  45    I/O     O
iobm/IOS_FSM_FFd5     1       0     0   4     FB3_13        (b)     (b)
iobm/IOS_FSM_FFd4     1       0     0   4     FB3_14  49    I/O     (b)
iobm/IOS_FSM_FFd1     1       0     0   4     FB3_15  50    I/O     I
iobm/IOREQr           1       0     0   4     FB3_16        (b)     (b)
iobs/IOL1             2       0     0   3     FB3_17  51    I/O     (b)
fsb/RefDone           2       0     0   3     FB3_18        (b)     (b)

Signals Used by Logic in Function Block
  1: IOL0              10: fsb/RefCnt<5>      19: iobm/IOS_FSM_FFd7 
  2: IOREQ             11: fsb/RefCnt<6>      20: iobs/Load1 
  3: IORW0             12: fsb/RefCnt<7>      21: nLDS_FSB 
  4: IOU0              13: fsb/RefDone        22: ram/RS_FSM_FFd1 
  5: fsb/RefCnt<0>     14: iobm/IOS_FSM_FFd2  23: ram/RS_FSM_FFd2 
  6: fsb/RefCnt<1>     15: iobm/IOS_FSM_FFd3  24: ram/RS_FSM_FFd3 
  7: fsb/RefCnt<2>     16: iobm/IOS_FSM_FFd4  25: ram/RS_FSM_FFd4 
  8: fsb/RefCnt<3>     17: iobm/IOS_FSM_FFd5  26: ram/RS_FSM_FFd7 
  9: fsb/RefCnt<4>     18: iobm/IOS_FSM_FFd6  27: ram/RS_FSM_FFd8 

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
nLDS_IOB             X.X...........XXXXX..................... 7
nUDS_IOB             ..XX..........XXXXX..................... 7
nDoutOE              ..X..........XXXXXX..................... 7
iobm/IOS_FSM_FFd6    ..................X..................... 1
nAS_IOB              ..............XXXXX..................... 5
iobm/IOS_FSM_FFd5    .................X...................... 1
iobm/IOS_FSM_FFd4    ................X....................... 1
iobm/IOS_FSM_FFd1    .............X.......................... 1
iobm/IOREQr          .X...................................... 1
iobs/IOL1            ...................XX................... 2
fsb/RefDone          ....XXXXXXXXX........XXXXXX............. 15
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB4  ***********************************
Number of function block inputs used/remaining:               28/26
Number of signals used by logic mapping into function block:  28
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
ram/RS_FSM_FFd6       1       0   /\1   3     FB4_1   118   I/O     (b)
nRAS                  3       0     0   2     FB4_2   126   I/O     O
ram/RS_FSM_FFd5       1       0   \/4   0     FB4_3   133   I/O     (b)
ram/RS_FSM_FFd10     11       6<-   0   0     FB4_4         (b)     (b)
ram/RS_FSM_FFd4       1       0   /\2   2     FB4_5   128   I/O     I
ram/RS_FSM_FFd3       1       0     0   4     FB4_6   129   I/O     I
ram/RS_FSM_FFd2       1       0     0   4     FB4_7         (b)     (b)
nRAMLWE               1       0     0   4     FB4_8   130   I/O     O
IOL0                  3       0     0   2     FB4_9   131   I/O     (b)
ram/RS_FSM_FFd1       1       0   \/4   0     FB4_10  135   I/O     (b)
ram/RS_FSM_FFd8       6       4<- \/3   0     FB4_11  132   I/O     I
ram/RASEL             8       3<-   0   0     FB4_12  134   I/O     I
nRAMUWE               1       0   \/2   2     FB4_13  137   I/O     O
ram/RAMReady         11       6<-   0   0     FB4_14  136   I/O     I
ram/RefRAS            1       0   /\4   0     FB4_15  138   I/O     (b)
(unused)              0       0   \/5   0     FB4_16  139   I/O     (b)
ram/RAMEN            16      11<-   0   0     FB4_17  140   I/O     I
(unused)              0       0   /\5   0     FB4_18        (b)     (b)

Signals Used by Logic in Function Block
  1: A_FSB<21>         11: nADoutLE1         20: ram/RS_FSM_FFd2 
  2: A_FSB<22>         12: nAS_FSB           21: ram/RS_FSM_FFd3 
  3: A_FSB<23>         13: nLDS_FSB          22: ram/RS_FSM_FFd4 
  4: cs/nOverlay       14: nUDS_FSB          23: ram/RS_FSM_FFd5 
  5: fsb/ASrf          15: nWE_FSB           24: ram/RS_FSM_FFd6 
  6: fsb/RefCnt<7>     16: ram/Once          25: ram/RS_FSM_FFd7 
  7: fsb/RefDone       17: ram/RAMEN         26: ram/RS_FSM_FFd8 
  8: iobs/IOL1         18: ram/RS_FSM_FFd1   27: ram/RS_FSM_FFd9 
  9: iobs/PS_FSM_FFd1  19: ram/RS_FSM_FFd10  28: ram/RefRAS 
 10: iobs/PS_FSM_FFd2 

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
ram/RS_FSM_FFd6      ..........................X............. 1
nRAS                 XXXX.......X....X..........X............ 7
ram/RS_FSM_FFd5      .......................X................ 1
ram/RS_FSM_FFd10     XXXXXXX....X...X.XX...X................. 12
ram/RS_FSM_FFd4      ........................X............... 1
ram/RS_FSM_FFd3      .....................X.................. 1
ram/RS_FSM_FFd2      ....................X................... 1
nRAMLWE              ...........XX.X.X....................... 4
IOL0                 .......XXXX.X........................... 5
ram/RS_FSM_FFd1      ...................X.................... 1
ram/RS_FSM_FFd8      XXXX.XX....X...X..X...X................. 10
ram/RASEL            XXXXXXX....X...X..X...X.XXX............. 14
nRAMUWE              ...........X.XX.X....................... 4
ram/RAMReady         XXXXXXX....X...X.XX...X................. 12
ram/RefRAS           .....................X..X............... 2
ram/RAMEN            XXXXXXX....X...X..XXXXXXXXX............. 18
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB5  ***********************************
Number of function block inputs used/remaining:               20/34
Number of signals used by logic mapping into function block:  20
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB5_1         (b)     
RA<3>                 2       0     0   3     FB5_2   52    I/O     O
(unused)              0       0     0   5     FB5_3   59    I/O     I
(unused)              0       0     0   5     FB5_4         (b)     
(unused)              0       0     0   5     FB5_5   53    I/O     
RA<7>                 2       0     0   3     FB5_6   54    I/O     O
(unused)              0       0     0   5     FB5_7   66    I/O     
(unused)              0       0     0   5     FB5_8   56    I/O     
RA<8>                 2       0     0   3     FB5_9   57    I/O     O
(unused)              0       0     0   5     FB5_10  68    I/O     
(unused)              0       0     0   5     FB5_11  58    I/O     
RA<9>                 2       0     0   3     FB5_12  60    I/O     O
iobs/IOACTr           1       0     0   4     FB5_13  70    I/O     (b)
iobm/Er               1       0     0   4     FB5_14  61    I/O     (b)
nCAS                  1       0     0   4     FB5_15  64    I/O     O
iobs/IOU1             2       0     0   3     FB5_16        (b)     (b)
ALE0                  2       0     0   3     FB5_17  69    I/O     (b)
IOU0                  3       0     0   2     FB5_18        (b)     (b)

Signals Used by Logic in Function Block
  1: ALE0               8: A_FSB<8>          15: iobs/Load1 
  2: A_FSB<13>          9: A_FSB<9>          16: iobs/PS_FSM_FFd1 
  3: A_FSB<17>         10: E_IOB             17: iobs/PS_FSM_FFd2 
  4: A_FSB<18>         11: IOACT             18: nADoutLE1 
  5: A_FSB<19>         12: iobs/IOACTr       19: nUDS_FSB 
  6: A_FSB<20>         13: iobs/IOU1         20: ram/RASEL 
  7: A_FSB<4>          14: iobs/Load0       

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
RA<3>                .X....X............X.................... 3
RA<7>                ..X....X...........X.................... 3
RA<8>                ...X....X..........X.................... 3
RA<9>                ....XX.............X.................... 3
iobs/IOACTr          ..........X............................. 1
iobm/Er              .........X.............................. 1
nCAS                 ...................X.................... 1
iobs/IOU1            ..............X...X..................... 2
ALE0                 X..........X.X.......................... 3
IOU0                 ............X..XXXX..................... 5
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB6  ***********************************
Number of function block inputs used/remaining:               9/45
Number of signals used by logic mapping into function block:  9
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB6_1         (b)     
RA<4>                 2       0     0   3     FB6_2   106   I/O     O
(unused)              0       0     0   5     FB6_3         (b)     
(unused)              0       0     0   5     FB6_4   111   I/O     I
(unused)              0       0     0   5     FB6_5   110   I/O     
RA<5>                 2       0     0   3     FB6_6   112   I/O     O
(unused)              0       0     0   5     FB6_7         (b)     
(unused)              0       0     0   5     FB6_8   113   I/O     I
(unused)              0       0     0   5     FB6_9   116   I/O     I
RA<6>                 2       0     0   3     FB6_10  115   I/O     O
(unused)              0       0     0   5     FB6_11  119   I/O     
(unused)              0       0     0   5     FB6_12  120   I/O     
(unused)              0       0     0   5     FB6_13        (b)     
nADoutLE0             1       0     0   4     FB6_14  121   I/O     O
(unused)              0       0     0   5     FB6_15  124   I/O     I
(unused)              0       0     0   5     FB6_16  117   I/O     
(unused)              0       0     0   5     FB6_17  125   I/O     
(unused)              0       0     0   5     FB6_18        (b)     

Signals Used by Logic in Function Block
  1: ALE0               4: A_FSB<16>          7: A_FSB<7> 
  2: A_FSB<14>          5: A_FSB<5>           8: iobm/ADoutLE 
  3: A_FSB<15>          6: A_FSB<6>           9: ram/RASEL 

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
RA<4>                .X..X...X............................... 3
RA<5>                ..X..X..X............................... 3
RA<6>                ...X..X.X............................... 3
nADoutLE0            X......X................................ 2
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB7  ***********************************
Number of function block inputs used/remaining:               26/28
Number of signals used by logic mapping into function block:  26
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
iobm/IOS_FSM_FFd7     1       0   /\1   3     FB7_1         (b)     (b)
RA<1>                 2       0     0   3     FB7_2   71    I/O     O
iobm/Er2              1       0     0   4     FB7_3   75    I/O     (b)
iobm/ETACK            1       0     0   4     FB7_4         (b)     (b)
RA<2>                 2       0     0   3     FB7_5   74    I/O     O
iobm/IOS_FSM_FFd8     2       0     0   3     FB7_6   76    I/O     (b)
iobm/IOS_FSM_FFd2     2       0     0   3     FB7_7   77    I/O     (b)
iobm/ADoutLE          2       0     0   3     FB7_8   78    I/O     (b)
nVMA_IOB              2       0     0   3     FB7_9   80    I/O     O
iobm/IOS_FSM_FFd3     3       0     0   2     FB7_10  79    I/O     I
iobm/ES<3>            3       0     0   2     FB7_11  82    I/O     (b)
iobm/ES<1>            3       0     0   2     FB7_12  85    I/O     (b)
nAoutOE               0       0     0   5     FB7_13  81    I/O     O
iobm/ES<0>            3       0     0   2     FB7_14  86    I/O     I
iobm/ES<4>            4       0     0   1     FB7_15  87    I/O     (b)
nDinLE                1       0     0   4     FB7_16  83    I/O     O
iobm/ES<2>            5       0     0   0     FB7_17  88    I/O     (b)
IOACT                 6       1<-   0   0     FB7_18        (b)     (b)

Signals Used by Logic in Function Block
  1: A_FSB<11>         10: iobm/ES<3>         19: iobm/IOS_FSM_FFd5 
  2: A_FSB<12>         11: iobm/ES<4>         20: iobm/IOS_FSM_FFd6 
  3: A_FSB<2>          12: iobm/ETACK         21: iobm/IOS_FSM_FFd7 
  4: A_FSB<3>          13: iobm/Er            22: iobm/IOS_FSM_FFd8 
  5: CLK_IOB           14: iobm/Er2           23: nDTACK_IOB 
  6: IOACT             15: iobm/IOREQr        24: nVMA_IOB 
  7: iobm/ES<0>        16: iobm/IOS_FSM_FFd1  25: nVPA_IOB 
  8: iobm/ES<1>        17: iobm/IOS_FSM_FFd3  26: ram/RASEL 
  9: iobm/ES<2>        18: iobm/IOS_FSM_FFd4 

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
iobm/IOS_FSM_FFd7    ....X.........X......X.................. 3
RA<1>                X.X......................X.............. 3
iobm/Er2             ............X........................... 1
iobm/ETACK           ......XXXXX............X................ 6
RA<2>                .X.X.....................X.............. 3
iobm/IOS_FSM_FFd8    ....X.........XX.....X.................. 4
iobm/IOS_FSM_FFd2    ....X......X....X.....X................. 4
iobm/ADoutLE         ..............X.XXXXXX.................. 7
nVMA_IOB             .....XXXXXX............XX............... 8
iobm/IOS_FSM_FFd3    ....X......X....XX....X................. 5
iobm/ES<3>           ......XXXX..XX.......................... 6
iobm/ES<1>           ......XX....XX.......................... 4
nAoutOE              ........................................ 0
iobm/ES<0>           ......XXXXX.XX.......................... 7
iobm/ES<4>           ......XXXXX.XX.......................... 7
nDinLE               ................XX...................... 2
iobm/ES<2>           ......XXXXX.XX.......................... 7
IOACT                ....X......X..X.XXXXXXX................. 10
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB8  ***********************************
Number of function block inputs used/remaining:               28/26
Number of signals used by logic mapping into function block:  28
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0   \/5   0     FB8_1         (b)     (b)
nBERR_FSB            17      12<-   0   0     FB8_2   91    I/O     O
(unused)              0       0   /\5   0     FB8_3   95    I/O     (b)
iobs/IOWRReady       12       9<- /\2   0     FB8_4   97    I/O     (b)
(unused)              0       0   /\5   0     FB8_5   92    I/O     I
IORW0                10       9<- /\4   0     FB8_6   93    I/O     (b)
(unused)              0       0   /\5   0     FB8_7         (b)     (b)
nADoutLE1            11      10<- /\4   0     FB8_8   94    I/O     O
(unused)              0       0   /\5   0     FB8_9   96    I/O     I
(unused)              0       0   /\5   0     FB8_10  101   I/O     I
IOREQ                 8       3<-   0   0     FB8_11  98    I/O     I
iobs/PS_FSM_FFd1      2       0   /\3   0     FB8_12  100   I/O     I
RA<0>                 2       0     0   3     FB8_13  103   I/O     O
ram/RS_FSM_FFd9       2       0     0   3     FB8_14  102   I/O     (b)
iobs/IORDReady        1       0   \/1   3     FB8_15  104   I/O     (b)
(unused)              0       0   \/5   0     FB8_16  107   I/O     I
iobs/IORW1           16      11<-   0   0     FB8_17  105   I/O     I
(unused)              0       0   /\5   0     FB8_18        (b)     (b)

Signals Used by Logic in Function Block
  1: A_FSB<10>         11: IORW0             20: nADoutLE1 
  2: A_FSB<16>         12: cs/nOverlay       21: nAS_FSB 
  3: A_FSB<17>         13: fsb/FBERR         22: nBERR_IOB 
  4: A_FSB<18>         14: iobs/IOACTr       23: nDTACK_FSB 
  5: A_FSB<19>         15: iobs/IORW1        24: nVPA_FSB 
  6: A_FSB<1>          16: iobs/IOWRReady    25: nWE_FSB 
  7: A_FSB<20>         17: iobs/Once         26: ram/Once 
  8: A_FSB<21>         18: iobs/PS_FSM_FFd1  27: ram/RASEL 
  9: A_FSB<22>         19: iobs/PS_FSM_FFd2  28: ram/RS_FSM_FFd10 
 10: A_FSB<23>        

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
nBERR_FSB            .XXXX.XXXX.XX.......XXXXX............... 15
iobs/IOWRReady       .XXXX.XXXX.X...XXXXXX...X............... 16
IORW0                .XXXX.XXXXXX..X.XXXXX...X............... 17
nADoutLE1            .XXXX.XXXX.X....XXXXX...X............... 15
IOREQ                .XXXX.XXXX.X.X..XXXXX...X............... 16
iobs/PS_FSM_FFd1     .............X...XX..................... 3
RA<0>                X....X....................X............. 3
ram/RS_FSM_FFd9      .......XXX.X........X....X.X............ 7
iobs/IORDReady       .............X..X.XX.................... 4
iobs/IORW1           .XXXX.XXXX.X..X.XXXXX...X............... 16
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*******************************  Equations  ********************************

********** Mapped Logic **********

FDCPE_ALE0: FDCPE port map (ALE0,ALE0_D,CLK_FSB,'0','0');
ALE0_D <= ((iobs/Load0)
	OR (ALE0 AND NOT iobs/IOACTr));

































FDCPE_IOACT: FDCPE port map (IOACT,IOACT_D,CLK2X_IOB,'0','0');
IOACT_D <= ((NOT iobm/IOS_FSM_FFd4 AND NOT iobm/IOS_FSM_FFd5 AND 
	NOT iobm/IOS_FSM_FFd6 AND CLK_IOB AND NOT iobm/IOS_FSM_FFd7 AND NOT iobm/IOS_FSM_FFd8 AND 
	NOT nDTACK_IOB)
	OR (NOT iobm/IOS_FSM_FFd3 AND NOT iobm/IOS_FSM_FFd4 AND 
	NOT iobm/IOS_FSM_FFd5 AND NOT iobm/IOS_FSM_FFd6 AND NOT iobm/IOS_FSM_FFd7 AND 
	NOT iobm/IOREQr)
	OR (NOT iobm/IOS_FSM_FFd3 AND NOT iobm/IOS_FSM_FFd4 AND 
	NOT iobm/IOS_FSM_FFd5 AND NOT iobm/IOS_FSM_FFd6 AND NOT iobm/IOS_FSM_FFd7 AND 
	NOT iobm/IOS_FSM_FFd8)
	OR (NOT iobm/IOS_FSM_FFd4 AND NOT iobm/IOS_FSM_FFd5 AND 
	NOT iobm/IOS_FSM_FFd6 AND CLK_IOB AND NOT iobm/IOS_FSM_FFd7 AND NOT iobm/IOREQr AND 
	iobm/ETACK)
	OR (NOT iobm/IOS_FSM_FFd4 AND NOT iobm/IOS_FSM_FFd5 AND 
	NOT iobm/IOS_FSM_FFd6 AND CLK_IOB AND NOT iobm/IOS_FSM_FFd7 AND NOT iobm/IOREQr AND 
	NOT nDTACK_IOB)
	OR (NOT iobm/IOS_FSM_FFd4 AND NOT iobm/IOS_FSM_FFd5 AND 
	NOT iobm/IOS_FSM_FFd6 AND CLK_IOB AND NOT iobm/IOS_FSM_FFd7 AND NOT iobm/IOS_FSM_FFd8 AND 
	iobm/ETACK));

FDCPE_IOL0: FDCPE port map (IOL0,IOL0_D,CLK_FSB,'0','0',IOL0_CE);
IOL0_D <= ((NOT nLDS_FSB AND nADoutLE1)
	OR (iobs/IOL1 AND NOT nADoutLE1));
IOL0_CE <= (iobs/PS_FSM_FFd2 AND NOT iobs/PS_FSM_FFd1);

FDCPE_IOREQ: FDCPE port map (IOREQ,IOREQ_D,CLK_FSB,'0','0');
IOREQ_D <= ((A_FSB(23) AND A_FSB(20) AND NOT nAS_FSB AND NOT iobs/Once AND 
	NOT iobs/PS_FSM_FFd1)
	OR (A_FSB(23) AND A_FSB(22) AND A_FSB(21) AND NOT nAS_FSB AND 
	NOT iobs/Once AND NOT iobs/PS_FSM_FFd1)
	OR (A_FSB(22) AND NOT A_FSB(21) AND A_FSB(20) AND NOT nAS_FSB AND 
	NOT iobs/Once AND NOT iobs/PS_FSM_FFd1)
	OR (iobs/PS_FSM_FFd2 AND NOT iobs/PS_FSM_FFd1)
	OR (iobs/PS_FSM_FFd2 AND NOT iobs/IOACTr)
	OR (NOT iobs/PS_FSM_FFd1 AND NOT nADoutLE1)
	OR (A_FSB(22) AND A_FSB(20) AND A_FSB(19) AND A_FSB(18) AND 
	A_FSB(17) AND A_FSB(16) AND NOT nAS_FSB AND NOT iobs/Once AND NOT cs/nOverlay AND 
	NOT nWE_FSB AND NOT iobs/PS_FSM_FFd1)
	OR (NOT A_FSB(22) AND A_FSB(21) AND A_FSB(20) AND A_FSB(19) AND 
	A_FSB(18) AND A_FSB(17) AND A_FSB(16) AND NOT nAS_FSB AND NOT iobs/Once AND 
	cs/nOverlay AND NOT nWE_FSB AND NOT iobs/PS_FSM_FFd1));

FTCPE_IORW0: FTCPE port map (IORW0,IORW0_T,CLK_FSB,'0','0');
IORW0_T <= ((nADoutLE1_OBUF.EXP)
	OR (NOT IORW0 AND iobs/IORW1 AND NOT iobs/PS_FSM_FFd2 AND 
	NOT iobs/PS_FSM_FFd1 AND NOT nADoutLE1)
	OR (A_FSB(23) AND A_FSB(20) AND NOT nAS_FSB AND NOT iobs/Once AND 
	IORW0 AND NOT nWE_FSB AND NOT iobs/PS_FSM_FFd2 AND NOT iobs/PS_FSM_FFd1 AND 
	nADoutLE1)
	OR (A_FSB(23) AND A_FSB(20) AND NOT nAS_FSB AND NOT iobs/Once AND 
	NOT IORW0 AND nWE_FSB AND NOT iobs/PS_FSM_FFd2 AND NOT iobs/PS_FSM_FFd1 AND 
	nADoutLE1)
	OR (A_FSB(23) AND A_FSB(22) AND A_FSB(21) AND NOT nAS_FSB AND 
	NOT iobs/Once AND IORW0 AND NOT nWE_FSB AND NOT iobs/PS_FSM_FFd2 AND 
	NOT iobs/PS_FSM_FFd1 AND nADoutLE1)
	OR (A_FSB(22) AND NOT A_FSB(21) AND A_FSB(20) AND NOT nAS_FSB AND 
	NOT iobs/Once AND IORW0 AND NOT nWE_FSB AND NOT iobs/PS_FSM_FFd2 AND 
	NOT iobs/PS_FSM_FFd1 AND nADoutLE1)
	OR (IORW0 AND NOT iobs/IORW1 AND NOT iobs/PS_FSM_FFd2 AND 
	NOT iobs/PS_FSM_FFd1 AND NOT nADoutLE1));

FDCPE_IOU0: FDCPE port map (IOU0,IOU0_D,CLK_FSB,'0','0',IOU0_CE);
IOU0_D <= ((NOT nUDS_FSB AND nADoutLE1)
	OR (iobs/IOU1 AND NOT nADoutLE1));
IOU0_CE <= (iobs/PS_FSM_FFd2 AND NOT iobs/PS_FSM_FFd1);


RA(0) <= ((ram/RASEL AND A_FSB(1))
	OR (NOT ram/RASEL AND A_FSB(10)));


RA(1) <= ((ram/RASEL AND A_FSB(2))
	OR (NOT ram/RASEL AND A_FSB(11)));


RA(2) <= ((ram/RASEL AND A_FSB(3))
	OR (NOT ram/RASEL AND A_FSB(12)));


RA(3) <= ((ram/RASEL AND A_FSB(4))
	OR (NOT ram/RASEL AND A_FSB(13)));


RA(4) <= ((ram/RASEL AND A_FSB(5))
	OR (NOT ram/RASEL AND A_FSB(14)));


RA(5) <= ((ram/RASEL AND A_FSB(6))
	OR (NOT ram/RASEL AND A_FSB(15)));


RA(6) <= ((A_FSB(16) AND NOT ram/RASEL)
	OR (ram/RASEL AND A_FSB(7)));


RA(7) <= ((A_FSB(17) AND NOT ram/RASEL)
	OR (ram/RASEL AND A_FSB(8)));


RA(8) <= ((A_FSB(18) AND NOT ram/RASEL)
	OR (ram/RASEL AND A_FSB(9)));


RA(9) <= ((A_FSB(20) AND ram/RASEL)
	OR (A_FSB(19) AND NOT ram/RASEL));


RA(10) <= A_FSB(21);


RA(11) <= A_FSB(19);

FDCPE_cs/nOverlay: FDCPE port map (cs/nOverlay,'1',CLK_FSB,NOT nRES,'0',cs/nOverlay_CE);
cs/nOverlay_CE <= (NOT A_FSB(23) AND A_FSB(22) AND NOT A_FSB(21) AND NOT A_FSB(20) AND 
	NOT nAS_FSB);

FDCPE_fsb/ASrf: FDCPE port map (fsb/ASrf,NOT nAS_FSB,NOT CLK_FSB,'0','0');

FTCPE_fsb/FBERR: FTCPE port map (fsb/FBERR,fsb/FBERR_T,CLK_FSB,'0','0');
fsb/FBERR_T <= ((NOT A_FSB(23) AND A_FSB(21) AND NOT A_FSB(18) AND NOT nAS_FSB AND 
	NOT fsb/FBERR AND NOT fsb/RefCnt(0) AND NOT fsb/RefCnt(1) AND NOT fsb/RefCnt(2) AND 
	NOT fsb/RefCnt(3) AND NOT fsb/RefCnt(4) AND NOT fsb/RefCnt(5) AND NOT fsb/RefCnt(6) AND 
	NOT fsb/RefCnt(7) AND fsb/FBERRArmed)
	OR (NOT A_FSB(23) AND A_FSB(21) AND NOT A_FSB(17) AND NOT nAS_FSB AND 
	NOT fsb/FBERR AND NOT fsb/RefCnt(0) AND NOT fsb/RefCnt(1) AND NOT fsb/RefCnt(2) AND 
	NOT fsb/RefCnt(3) AND NOT fsb/RefCnt(4) AND NOT fsb/RefCnt(5) AND NOT fsb/RefCnt(6) AND 
	NOT fsb/RefCnt(7) AND fsb/FBERRArmed)
	OR (NOT A_FSB(23) AND A_FSB(21) AND NOT nAS_FSB AND NOT fsb/FBERR AND 
	nWE_FSB AND NOT fsb/RefCnt(0) AND NOT fsb/RefCnt(1) AND NOT fsb/RefCnt(2) AND 
	NOT fsb/RefCnt(3) AND NOT fsb/RefCnt(4) AND NOT fsb/RefCnt(5) AND NOT fsb/RefCnt(6) AND 
	NOT fsb/RefCnt(7) AND fsb/FBERRArmed)
	OR (NOT A_FSB(23) AND A_FSB(22) AND A_FSB(21) AND NOT nAS_FSB AND 
	cs/nOverlay AND NOT fsb/FBERR AND NOT fsb/RefCnt(0) AND NOT fsb/RefCnt(1) AND 
	NOT fsb/RefCnt(2) AND NOT fsb/RefCnt(3) AND NOT fsb/RefCnt(4) AND NOT fsb/RefCnt(5) AND 
	NOT fsb/RefCnt(6) AND NOT fsb/RefCnt(7) AND fsb/FBERRArmed)
	OR (NOT A_FSB(23) AND NOT A_FSB(22) AND NOT A_FSB(21) AND NOT nAS_FSB AND 
	NOT fsb/FBERR AND NOT fsb/RefCnt(0) AND NOT fsb/RefCnt(1) AND NOT fsb/RefCnt(2) AND 
	NOT fsb/RefCnt(3) AND NOT fsb/RefCnt(4) AND NOT fsb/RefCnt(5) AND NOT fsb/RefCnt(6) AND 
	NOT fsb/RefCnt(7) AND fsb/FBERRArmed)
	OR (NOT A_FSB(23) AND A_FSB(21) AND NOT A_FSB(19) AND NOT nAS_FSB AND 
	NOT fsb/FBERR AND NOT fsb/RefCnt(0) AND NOT fsb/RefCnt(1) AND NOT fsb/RefCnt(2) AND 
	NOT fsb/RefCnt(3) AND NOT fsb/RefCnt(4) AND NOT fsb/RefCnt(5) AND NOT fsb/RefCnt(6) AND 
	NOT fsb/RefCnt(7) AND fsb/FBERRArmed)
	OR (NOT A_FSB(23) AND A_FSB(21) AND NOT A_FSB(16) AND NOT nAS_FSB AND 
	NOT fsb/FBERR AND NOT fsb/RefCnt(0) AND NOT fsb/RefCnt(1) AND NOT fsb/RefCnt(2) AND 
	NOT fsb/RefCnt(3) AND NOT fsb/RefCnt(4) AND NOT fsb/RefCnt(5) AND NOT fsb/RefCnt(6) AND 
	NOT fsb/RefCnt(7) AND fsb/FBERRArmed)
	OR (nAS_FSB AND fsb/FBERR AND NOT fsb/ASrf)
	OR (NOT A_FSB(23) AND NOT A_FSB(20) AND NOT nAS_FSB AND NOT fsb/FBERR AND 
	NOT fsb/RefCnt(0) AND NOT fsb/RefCnt(1) AND NOT fsb/RefCnt(2) AND NOT fsb/RefCnt(3) AND 
	NOT fsb/RefCnt(4) AND NOT fsb/RefCnt(5) AND NOT fsb/RefCnt(6) AND NOT fsb/RefCnt(7) AND 
	fsb/FBERRArmed)
	OR (NOT A_FSB(22) AND NOT A_FSB(20) AND NOT nAS_FSB AND NOT fsb/FBERR AND 
	NOT fsb/RefCnt(0) AND NOT fsb/RefCnt(1) AND NOT fsb/RefCnt(2) AND NOT fsb/RefCnt(3) AND 
	NOT fsb/RefCnt(4) AND NOT fsb/RefCnt(5) AND NOT fsb/RefCnt(6) AND NOT fsb/RefCnt(7) AND 
	fsb/FBERRArmed)
	OR (NOT A_FSB(21) AND NOT A_FSB(20) AND NOT nAS_FSB AND NOT fsb/FBERR AND 
	NOT fsb/RefCnt(0) AND NOT fsb/RefCnt(1) AND NOT fsb/RefCnt(2) AND NOT fsb/RefCnt(3) AND 
	NOT fsb/RefCnt(4) AND NOT fsb/RefCnt(5) AND NOT fsb/RefCnt(6) AND NOT fsb/RefCnt(7) AND 
	fsb/FBERRArmed)
	OR (NOT A_FSB(23) AND NOT A_FSB(22) AND NOT nAS_FSB AND NOT cs/nOverlay AND 
	NOT fsb/FBERR AND NOT fsb/RefCnt(0) AND NOT fsb/RefCnt(1) AND NOT fsb/RefCnt(2) AND 
	NOT fsb/RefCnt(3) AND NOT fsb/RefCnt(4) AND NOT fsb/RefCnt(5) AND NOT fsb/RefCnt(6) AND 
	NOT fsb/RefCnt(7) AND fsb/FBERRArmed));

FDCPE_fsb/FBERRArmed: FDCPE port map (fsb/FBERRArmed,fsb/FBERRArmed_D,CLK_FSB,'0','0');
fsb/FBERRArmed_D <= (NOT nAS_FSB AND NOT fsb/RefCnt(0) AND NOT fsb/RefCnt(1) AND 
	NOT fsb/RefCnt(2) AND NOT fsb/RefCnt(3) AND NOT fsb/RefCnt(4) AND NOT fsb/RefCnt(5) AND 
	NOT fsb/RefCnt(6) AND NOT fsb/RefCnt(7));

FTCPE_fsb/RefCnt0: FTCPE port map (fsb/RefCnt(0),'1',CLK_FSB,'0','0');

FTCPE_fsb/RefCnt1: FTCPE port map (fsb/RefCnt(1),fsb/RefCnt(0),CLK_FSB,'0','0');

FTCPE_fsb/RefCnt2: FTCPE port map (fsb/RefCnt(2),fsb/RefCnt_T(2),CLK_FSB,'0','0');
fsb/RefCnt_T(2) <= (fsb/RefCnt(0) AND fsb/RefCnt(1));

FTCPE_fsb/RefCnt3: FTCPE port map (fsb/RefCnt(3),fsb/RefCnt_T(3),CLK_FSB,'0','0');
fsb/RefCnt_T(3) <= (fsb/RefCnt(0) AND fsb/RefCnt(1) AND fsb/RefCnt(2));

FTCPE_fsb/RefCnt4: FTCPE port map (fsb/RefCnt(4),fsb/RefCnt_T(4),CLK_FSB,'0','0');
fsb/RefCnt_T(4) <= (fsb/RefCnt(0) AND fsb/RefCnt(1) AND fsb/RefCnt(2) AND 
	fsb/RefCnt(3));

FTCPE_fsb/RefCnt5: FTCPE port map (fsb/RefCnt(5),fsb/RefCnt_T(5),CLK_FSB,'0','0');
fsb/RefCnt_T(5) <= (fsb/RefCnt(0) AND fsb/RefCnt(1) AND fsb/RefCnt(2) AND 
	fsb/RefCnt(3) AND fsb/RefCnt(4));

FTCPE_fsb/RefCnt6: FTCPE port map (fsb/RefCnt(6),fsb/RefCnt_T(6),CLK_FSB,'0','0');
fsb/RefCnt_T(6) <= (fsb/RefCnt(0) AND fsb/RefCnt(1) AND fsb/RefCnt(2) AND 
	fsb/RefCnt(3) AND fsb/RefCnt(4) AND fsb/RefCnt(5));

FTCPE_fsb/RefCnt7: FTCPE port map (fsb/RefCnt(7),fsb/RefCnt_T(7),CLK_FSB,'0','0');
fsb/RefCnt_T(7) <= (fsb/RefCnt(0) AND fsb/RefCnt(1) AND fsb/RefCnt(2) AND 
	fsb/RefCnt(3) AND fsb/RefCnt(4) AND fsb/RefCnt(5) AND fsb/RefCnt(6));

FDCPE_fsb/RefDone: FDCPE port map (fsb/RefDone,fsb/RefDone_D,CLK_FSB,'0','0');
fsb/RefDone_D <= ((NOT fsb/RefDone AND NOT ram/RS_FSM_FFd7 AND NOT ram/RS_FSM_FFd4 AND 
	NOT ram/RS_FSM_FFd8 AND NOT ram/RS_FSM_FFd1 AND NOT ram/RS_FSM_FFd2 AND 
	NOT ram/RS_FSM_FFd3)
	OR (NOT fsb/RefCnt(0) AND NOT fsb/RefCnt(1) AND NOT fsb/RefCnt(2) AND 
	NOT fsb/RefCnt(3) AND NOT fsb/RefCnt(4) AND NOT fsb/RefCnt(5) AND NOT fsb/RefCnt(6) AND 
	NOT fsb/RefCnt(7)));

FDCPE_iobm/ADoutLE: FDCPE port map (iobm/ADoutLE,iobm/ADoutLE_D,CLK2X_IOB,'0','0');
iobm/ADoutLE_D <= ((NOT iobm/IOS_FSM_FFd3 AND NOT iobm/IOS_FSM_FFd4 AND 
	NOT iobm/IOS_FSM_FFd5 AND NOT iobm/IOS_FSM_FFd6 AND NOT iobm/IOS_FSM_FFd7 AND 
	NOT iobm/IOREQr)
	OR (NOT iobm/IOS_FSM_FFd3 AND NOT iobm/IOS_FSM_FFd4 AND 
	NOT iobm/IOS_FSM_FFd5 AND NOT iobm/IOS_FSM_FFd6 AND NOT iobm/IOS_FSM_FFd7 AND 
	NOT iobm/IOS_FSM_FFd8));

FTCPE_iobm/ES0: FTCPE port map (iobm/ES(0),iobm/ES_T(0),CLK2X_IOB,'0','0');
iobm/ES_T(0) <= ((iobm/ES(0) AND NOT iobm/Er AND iobm/Er2)
	OR (NOT iobm/ES(0) AND NOT iobm/ES(1) AND NOT iobm/ES(2) AND 
	NOT iobm/ES(3) AND NOT iobm/ES(4) AND iobm/Er)
	OR (NOT iobm/ES(0) AND NOT iobm/ES(1) AND NOT iobm/ES(2) AND 
	NOT iobm/ES(3) AND NOT iobm/ES(4) AND NOT iobm/Er2));

FDCPE_iobm/ES1: FDCPE port map (iobm/ES(1),iobm/ES_D(1),CLK2X_IOB,'0','0');
iobm/ES_D(1) <= ((iobm/ES(0) AND iobm/ES(1))
	OR (NOT iobm/ES(0) AND NOT iobm/ES(1))
	OR (NOT iobm/Er AND iobm/Er2));

FDCPE_iobm/ES2: FDCPE port map (iobm/ES(2),iobm/ES_D(2),CLK2X_IOB,'0','0');
iobm/ES_D(2) <= ((NOT iobm/ES(0) AND NOT iobm/ES(2))
	OR (NOT iobm/ES(1) AND NOT iobm/ES(2))
	OR (NOT iobm/Er AND iobm/Er2)
	OR (iobm/ES(0) AND iobm/ES(1) AND iobm/ES(2))
	OR (NOT iobm/ES(2) AND NOT iobm/ES(3) AND iobm/ES(4)));

FTCPE_iobm/ES3: FTCPE port map (iobm/ES(3),iobm/ES_T(3),CLK2X_IOB,'0','0');
iobm/ES_T(3) <= ((iobm/ES(3) AND NOT iobm/Er AND iobm/Er2)
	OR (iobm/ES(0) AND iobm/ES(1) AND iobm/ES(2) AND iobm/Er)
	OR (iobm/ES(0) AND iobm/ES(1) AND iobm/ES(2) AND NOT iobm/Er2));

FTCPE_iobm/ES4: FTCPE port map (iobm/ES(4),iobm/ES_T(4),CLK2X_IOB,'0','0');
iobm/ES_T(4) <= ((iobm/ES(4) AND NOT iobm/Er AND iobm/Er2)
	OR (iobm/ES(0) AND iobm/ES(1) AND iobm/ES(2) AND 
	iobm/ES(3) AND iobm/Er)
	OR (iobm/ES(0) AND iobm/ES(1) AND iobm/ES(2) AND 
	iobm/ES(3) AND NOT iobm/Er2)
	OR (iobm/ES(0) AND iobm/ES(1) AND NOT iobm/ES(2) AND 
	NOT iobm/ES(3) AND iobm/ES(4)));

FDCPE_iobm/ETACK: FDCPE port map (iobm/ETACK,iobm/ETACK_D,CLK2X_IOB,'0','0');
iobm/ETACK_D <= (NOT nVMA_IOB AND NOT iobm/ES(0) AND NOT iobm/ES(1) AND NOT iobm/ES(2) AND 
	NOT iobm/ES(3) AND iobm/ES(4));

FDCPE_iobm/Er: FDCPE port map (iobm/Er,E_IOB,NOT CLK_IOB,'0','0');

FDCPE_iobm/Er2: FDCPE port map (iobm/Er2,iobm/Er,CLK2X_IOB,'0','0');

FDCPE_iobm/IOREQr: FDCPE port map (iobm/IOREQr,IOREQ,NOT CLK2X_IOB,'0','0');

FDCPE_iobm/IOS_FSM_FFd1: FDCPE port map (iobm/IOS_FSM_FFd1,iobm/IOS_FSM_FFd2,CLK2X_IOB,'0','0');

FDCPE_iobm/IOS_FSM_FFd2: FDCPE port map (iobm/IOS_FSM_FFd2,iobm/IOS_FSM_FFd2_D,CLK2X_IOB,'0','0');
iobm/IOS_FSM_FFd2_D <= ((iobm/IOS_FSM_FFd3 AND CLK_IOB AND iobm/ETACK)
	OR (iobm/IOS_FSM_FFd3 AND CLK_IOB AND NOT nDTACK_IOB));

FDCPE_iobm/IOS_FSM_FFd3: FDCPE port map (iobm/IOS_FSM_FFd3,iobm/IOS_FSM_FFd3_D,CLK2X_IOB,'0','0');
iobm/IOS_FSM_FFd3_D <= ((iobm/IOS_FSM_FFd4)
	OR (iobm/IOS_FSM_FFd3 AND NOT CLK_IOB)
	OR (iobm/IOS_FSM_FFd3 AND NOT iobm/ETACK AND nDTACK_IOB));

FDCPE_iobm/IOS_FSM_FFd4: FDCPE port map (iobm/IOS_FSM_FFd4,iobm/IOS_FSM_FFd5,CLK2X_IOB,'0','0');

FDCPE_iobm/IOS_FSM_FFd5: FDCPE port map (iobm/IOS_FSM_FFd5,iobm/IOS_FSM_FFd6,CLK2X_IOB,'0','0');

FDCPE_iobm/IOS_FSM_FFd6: FDCPE port map (iobm/IOS_FSM_FFd6,iobm/IOS_FSM_FFd7,CLK2X_IOB,'0','0');

FDCPE_iobm/IOS_FSM_FFd7: FDCPE port map (iobm/IOS_FSM_FFd7,iobm/IOS_FSM_FFd7_D,CLK2X_IOB,'0','0');
iobm/IOS_FSM_FFd7_D <= (NOT CLK_IOB AND iobm/IOREQr AND iobm/IOS_FSM_FFd8);

FDCPE_iobm/IOS_FSM_FFd8: FDCPE port map (iobm/IOS_FSM_FFd8,iobm/IOS_FSM_FFd8_D,CLK2X_IOB,'0','0');
iobm/IOS_FSM_FFd8_D <= ((NOT iobm/IOS_FSM_FFd8 AND NOT iobm/IOS_FSM_FFd1)
	OR (NOT CLK_IOB AND iobm/IOREQr AND NOT iobm/IOS_FSM_FFd1));

FDCPE_iobs/IOACTr: FDCPE port map (iobs/IOACTr,IOACT,CLK_FSB,'0','0');

FDCPE_iobs/IOL1: FDCPE port map (iobs/IOL1,NOT nLDS_FSB,CLK_FSB,'0','0',iobs/Load1);

FDCPE_iobs/IORDReady: FDCPE port map (iobs/IORDReady,iobs/IORDReady_D,CLK_FSB,'0','0');
iobs/IORDReady_D <= (iobs/Once AND NOT iobs/PS_FSM_FFd2 AND NOT iobs/IOACTr AND 
	nADoutLE1);

FTCPE_iobs/IORW1: FTCPE port map (iobs/IORW1,iobs/IORW1_T,CLK_FSB,'0','0');
iobs/IORW1_T <= ((iobs/IORDReady.EXP)
	OR (A_FSB(23) AND A_FSB(22) AND A_FSB(21) AND NOT nAS_FSB AND 
	NOT iobs/Once AND nWE_FSB AND NOT iobs/IORW1 AND iobs/PS_FSM_FFd2 AND 
	nADoutLE1)
	OR (A_FSB(23) AND A_FSB(22) AND A_FSB(21) AND NOT nAS_FSB AND 
	NOT iobs/Once AND NOT nWE_FSB AND iobs/IORW1 AND iobs/PS_FSM_FFd1 AND 
	nADoutLE1)
	OR (A_FSB(22) AND NOT A_FSB(21) AND A_FSB(20) AND NOT nAS_FSB AND 
	NOT iobs/Once AND nWE_FSB AND NOT iobs/IORW1 AND iobs/PS_FSM_FFd2 AND 
	nADoutLE1)
	OR (A_FSB(22) AND NOT A_FSB(21) AND A_FSB(20) AND NOT nAS_FSB AND 
	NOT iobs/Once AND NOT nWE_FSB AND iobs/IORW1 AND iobs/PS_FSM_FFd2 AND 
	nADoutLE1)
	OR (A_FSB(22) AND NOT A_FSB(21) AND A_FSB(20) AND NOT nAS_FSB AND 
	NOT iobs/Once AND NOT nWE_FSB AND iobs/IORW1 AND iobs/PS_FSM_FFd1 AND 
	nADoutLE1)
	OR (A_FSB(23) AND A_FSB(22) AND A_FSB(21) AND NOT nAS_FSB AND 
	NOT iobs/Once AND nWE_FSB AND NOT iobs/IORW1 AND iobs/PS_FSM_FFd1 AND 
	nADoutLE1)
	OR (A_FSB(22) AND NOT A_FSB(21) AND A_FSB(20) AND NOT nAS_FSB AND 
	NOT iobs/Once AND nWE_FSB AND NOT iobs/IORW1 AND iobs/PS_FSM_FFd1 AND 
	nADoutLE1)
	OR (A_FSB(22) AND A_FSB(20) AND A_FSB(19) AND A_FSB(18) AND 
	A_FSB(17) AND A_FSB(16) AND NOT nAS_FSB AND NOT iobs/Once AND NOT cs/nOverlay AND 
	NOT nWE_FSB AND iobs/IORW1 AND iobs/PS_FSM_FFd2 AND nADoutLE1)
	OR (A_FSB(22) AND A_FSB(20) AND A_FSB(19) AND A_FSB(18) AND 
	A_FSB(17) AND A_FSB(16) AND NOT nAS_FSB AND NOT iobs/Once AND NOT cs/nOverlay AND 
	NOT nWE_FSB AND iobs/IORW1 AND iobs/PS_FSM_FFd1 AND nADoutLE1)
	OR (NOT A_FSB(22) AND A_FSB(21) AND A_FSB(20) AND A_FSB(19) AND 
	A_FSB(18) AND A_FSB(17) AND A_FSB(16) AND NOT nAS_FSB AND NOT iobs/Once AND 
	cs/nOverlay AND NOT nWE_FSB AND iobs/IORW1 AND iobs/PS_FSM_FFd2 AND 
	nADoutLE1)
	OR (A_FSB(23) AND A_FSB(20) AND NOT nAS_FSB AND NOT iobs/Once AND 
	nWE_FSB AND NOT iobs/IORW1 AND iobs/PS_FSM_FFd2 AND nADoutLE1)
	OR (A_FSB(23) AND A_FSB(20) AND NOT nAS_FSB AND NOT iobs/Once AND 
	nWE_FSB AND NOT iobs/IORW1 AND iobs/PS_FSM_FFd1 AND nADoutLE1)
	OR (A_FSB(23) AND A_FSB(20) AND NOT nAS_FSB AND NOT iobs/Once AND 
	NOT nWE_FSB AND iobs/IORW1 AND iobs/PS_FSM_FFd2 AND nADoutLE1)
	OR (A_FSB(23) AND A_FSB(20) AND NOT nAS_FSB AND NOT iobs/Once AND 
	NOT nWE_FSB AND iobs/IORW1 AND iobs/PS_FSM_FFd1 AND nADoutLE1)
	OR (A_FSB(23) AND A_FSB(22) AND A_FSB(21) AND NOT nAS_FSB AND 
	NOT iobs/Once AND NOT nWE_FSB AND iobs/IORW1 AND iobs/PS_FSM_FFd2 AND 
	nADoutLE1));

FDCPE_iobs/IOU1: FDCPE port map (iobs/IOU1,NOT nUDS_FSB,CLK_FSB,'0','0',iobs/Load1);

FDCPE_iobs/IOWRReady: FDCPE port map (iobs/IOWRReady,iobs/IOWRReady_D,CLK_FSB,'0','0');
iobs/IOWRReady_D <= ((IORW0.EXP)
	OR (NOT iobs/IOWRReady AND NOT iobs/PS_FSM_FFd2 AND NOT nADoutLE1)
	OR (NOT iobs/IOWRReady AND iobs/PS_FSM_FFd1 AND NOT nADoutLE1)
	OR (A_FSB(23) AND A_FSB(20) AND NOT nAS_FSB AND NOT iobs/Once AND 
	iobs/PS_FSM_FFd2 AND nADoutLE1)
	OR (A_FSB(23) AND A_FSB(20) AND NOT nAS_FSB AND NOT iobs/Once AND 
	iobs/PS_FSM_FFd1 AND nADoutLE1)
	OR (NOT A_FSB(22) AND A_FSB(21) AND A_FSB(20) AND A_FSB(19) AND 
	A_FSB(18) AND A_FSB(17) AND A_FSB(16) AND NOT nAS_FSB AND NOT iobs/Once AND 
	cs/nOverlay AND NOT nWE_FSB AND iobs/PS_FSM_FFd1 AND nADoutLE1)
	OR (A_FSB(22) AND A_FSB(20) AND A_FSB(19) AND A_FSB(18) AND 
	A_FSB(17) AND A_FSB(16) AND NOT nAS_FSB AND NOT iobs/Once AND NOT cs/nOverlay AND 
	NOT nWE_FSB AND iobs/PS_FSM_FFd2 AND nADoutLE1)
	OR (A_FSB(22) AND A_FSB(20) AND A_FSB(19) AND A_FSB(18) AND 
	A_FSB(17) AND A_FSB(16) AND NOT nAS_FSB AND NOT iobs/Once AND NOT cs/nOverlay AND 
	NOT nWE_FSB AND iobs/PS_FSM_FFd1 AND nADoutLE1)
	OR (NOT A_FSB(22) AND A_FSB(21) AND A_FSB(20) AND A_FSB(19) AND 
	A_FSB(18) AND A_FSB(17) AND A_FSB(16) AND NOT nAS_FSB AND NOT iobs/Once AND 
	cs/nOverlay AND NOT nWE_FSB AND iobs/PS_FSM_FFd2 AND nADoutLE1));

FDCPE_iobs/Load0: FDCPE port map (iobs/Load0,iobs/Load0_D,CLK_FSB,'0','0');
iobs/Load0_D <= ((A_FSB(23) AND A_FSB(22) AND A_FSB(21) AND NOT nAS_FSB AND 
	NOT iobs/Once AND NOT iobs/PS_FSM_FFd2 AND NOT iobs/PS_FSM_FFd1 AND NOT iobs/Load0)
	OR (A_FSB(22) AND NOT A_FSB(21) AND A_FSB(20) AND NOT nAS_FSB AND 
	NOT iobs/Once AND NOT iobs/PS_FSM_FFd2 AND NOT iobs/PS_FSM_FFd1 AND NOT iobs/Load0)
	OR (NOT iobs/PS_FSM_FFd2 AND NOT iobs/PS_FSM_FFd1 AND NOT iobs/Load0 AND 
	NOT nADoutLE1)
	OR (A_FSB(23) AND A_FSB(20) AND NOT nAS_FSB AND NOT iobs/Once AND 
	NOT iobs/PS_FSM_FFd2 AND NOT iobs/PS_FSM_FFd1 AND NOT iobs/Load0)
	OR (A_FSB(22) AND A_FSB(20) AND A_FSB(19) AND A_FSB(18) AND 
	A_FSB(17) AND A_FSB(16) AND NOT nAS_FSB AND NOT iobs/Once AND NOT cs/nOverlay AND 
	NOT nWE_FSB AND NOT iobs/PS_FSM_FFd2 AND NOT iobs/PS_FSM_FFd1 AND NOT iobs/Load0)
	OR (NOT A_FSB(22) AND A_FSB(21) AND A_FSB(20) AND A_FSB(19) AND 
	A_FSB(18) AND A_FSB(17) AND A_FSB(16) AND NOT nAS_FSB AND NOT iobs/Once AND 
	cs/nOverlay AND NOT nWE_FSB AND NOT iobs/PS_FSM_FFd2 AND NOT iobs/PS_FSM_FFd1 AND 
	NOT iobs/Load0));

FDCPE_iobs/Load1: FDCPE port map (iobs/Load1,iobs/Load1_D,CLK_FSB,'0','0');
iobs/Load1_D <= ((A_FSB(23) AND A_FSB(20) AND NOT nAS_FSB AND NOT iobs/Once AND 
	iobs/PS_FSM_FFd1 AND nADoutLE1)
	OR (A_FSB(23) AND A_FSB(22) AND A_FSB(21) AND NOT nAS_FSB AND 
	NOT iobs/Once AND iobs/PS_FSM_FFd2 AND nADoutLE1)
	OR (A_FSB(23) AND A_FSB(22) AND A_FSB(21) AND NOT nAS_FSB AND 
	NOT iobs/Once AND iobs/PS_FSM_FFd1 AND nADoutLE1)
	OR (A_FSB(22) AND NOT A_FSB(21) AND A_FSB(20) AND NOT nAS_FSB AND 
	NOT iobs/Once AND iobs/PS_FSM_FFd2 AND nADoutLE1)
	OR (A_FSB(22) AND NOT A_FSB(21) AND A_FSB(20) AND NOT nAS_FSB AND 
	NOT iobs/Once AND iobs/PS_FSM_FFd1 AND nADoutLE1)
	OR (A_FSB(23) AND A_FSB(20) AND NOT nAS_FSB AND NOT iobs/Once AND 
	iobs/PS_FSM_FFd2 AND nADoutLE1)
	OR (A_FSB(22) AND A_FSB(20) AND A_FSB(19) AND A_FSB(18) AND 
	A_FSB(17) AND A_FSB(16) AND NOT nAS_FSB AND NOT iobs/Once AND NOT cs/nOverlay AND 
	NOT nWE_FSB AND iobs/PS_FSM_FFd2 AND nADoutLE1)
	OR (A_FSB(22) AND A_FSB(20) AND A_FSB(19) AND A_FSB(18) AND 
	A_FSB(17) AND A_FSB(16) AND NOT nAS_FSB AND NOT iobs/Once AND NOT cs/nOverlay AND 
	NOT nWE_FSB AND iobs/PS_FSM_FFd1 AND nADoutLE1)
	OR (NOT A_FSB(22) AND A_FSB(21) AND A_FSB(20) AND A_FSB(19) AND 
	A_FSB(18) AND A_FSB(17) AND A_FSB(16) AND NOT nAS_FSB AND NOT iobs/Once AND 
	cs/nOverlay AND NOT nWE_FSB AND iobs/PS_FSM_FFd2 AND nADoutLE1)
	OR (NOT A_FSB(22) AND A_FSB(21) AND A_FSB(20) AND A_FSB(19) AND 
	A_FSB(18) AND A_FSB(17) AND A_FSB(16) AND NOT nAS_FSB AND NOT iobs/Once AND 
	cs/nOverlay AND NOT nWE_FSB AND iobs/PS_FSM_FFd1 AND nADoutLE1));

FTCPE_iobs/Once: FTCPE port map (iobs/Once,iobs/Once_T,CLK_FSB,'0','0');
iobs/Once_T <= ((NOT A_FSB(22) AND A_FSB(21) AND A_FSB(20) AND A_FSB(19) AND 
	A_FSB(18) AND A_FSB(17) AND A_FSB(16) AND NOT nAS_FSB AND NOT iobs/Once AND 
	cs/nOverlay AND NOT nWE_FSB AND iobs/PS_FSM_FFd2)
	OR (NOT A_FSB(22) AND A_FSB(21) AND A_FSB(20) AND A_FSB(19) AND 
	A_FSB(18) AND A_FSB(17) AND A_FSB(16) AND NOT nAS_FSB AND NOT iobs/Once AND 
	cs/nOverlay AND NOT nWE_FSB AND iobs/PS_FSM_FFd1)
	OR (A_FSB(23) AND A_FSB(22) AND A_FSB(21) AND NOT nAS_FSB AND 
	NOT iobs/Once AND iobs/PS_FSM_FFd1)
	OR (A_FSB(22) AND NOT A_FSB(21) AND A_FSB(20) AND NOT nAS_FSB AND 
	NOT iobs/Once AND iobs/PS_FSM_FFd1)
	OR (A_FSB(22) AND A_FSB(20) AND A_FSB(19) AND A_FSB(18) AND 
	A_FSB(17) AND A_FSB(16) AND NOT nAS_FSB AND NOT iobs/Once AND NOT cs/nOverlay AND 
	NOT nWE_FSB AND iobs/PS_FSM_FFd2)
	OR (A_FSB(22) AND A_FSB(20) AND A_FSB(19) AND A_FSB(18) AND 
	A_FSB(17) AND A_FSB(16) AND NOT nAS_FSB AND NOT iobs/Once AND NOT cs/nOverlay AND 
	NOT nWE_FSB AND iobs/PS_FSM_FFd1)
	OR (nAS_FSB AND iobs/Once AND NOT fsb/ASrf)
	OR (A_FSB(23) AND A_FSB(20) AND NOT nAS_FSB AND NOT iobs/Once AND 
	iobs/PS_FSM_FFd2)
	OR (A_FSB(23) AND A_FSB(20) AND NOT nAS_FSB AND NOT iobs/Once AND 
	iobs/PS_FSM_FFd1)
	OR (A_FSB(23) AND A_FSB(22) AND A_FSB(21) AND NOT nAS_FSB AND 
	NOT iobs/Once AND iobs/PS_FSM_FFd2)
	OR (A_FSB(22) AND NOT A_FSB(21) AND A_FSB(20) AND NOT nAS_FSB AND 
	NOT iobs/Once AND iobs/PS_FSM_FFd2));

FDCPE_iobs/PS_FSM_FFd1: FDCPE port map (iobs/PS_FSM_FFd1,iobs/PS_FSM_FFd1_D,CLK_FSB,'0','0');
iobs/PS_FSM_FFd1_D <= ((iobs/PS_FSM_FFd2)
	OR (iobs/PS_FSM_FFd1 AND iobs/IOACTr));

FTCPE_iobs/PS_FSM_FFd2: FTCPE port map (iobs/PS_FSM_FFd2,iobs/PS_FSM_FFd2_T,CLK_FSB,'0','0');
iobs/PS_FSM_FFd2_T <= ((A_FSB(22) AND A_FSB(20) AND A_FSB(19) AND A_FSB(18) AND 
	A_FSB(17) AND A_FSB(16) AND NOT nAS_FSB AND NOT iobs/Once AND NOT cs/nOverlay AND 
	NOT nWE_FSB AND NOT iobs/PS_FSM_FFd2 AND NOT iobs/PS_FSM_FFd1)
	OR (iobs/PS_FSM_FFd1 AND iobs/IOACTr)
	OR (NOT iobs/PS_FSM_FFd2 AND NOT iobs/PS_FSM_FFd1 AND NOT nADoutLE1)
	OR (A_FSB(23) AND A_FSB(22) AND A_FSB(21) AND NOT nAS_FSB AND 
	NOT iobs/Once AND NOT iobs/PS_FSM_FFd2 AND NOT iobs/PS_FSM_FFd1)
	OR (A_FSB(23) AND NOT A_FSB(22) AND A_FSB(20) AND NOT nAS_FSB AND 
	NOT iobs/Once AND NOT iobs/PS_FSM_FFd2 AND NOT iobs/PS_FSM_FFd1)
	OR (A_FSB(22) AND NOT A_FSB(21) AND A_FSB(20) AND NOT nAS_FSB AND 
	NOT iobs/Once AND NOT iobs/PS_FSM_FFd2 AND NOT iobs/PS_FSM_FFd1)
	OR (NOT A_FSB(22) AND A_FSB(21) AND A_FSB(20) AND A_FSB(19) AND 
	A_FSB(18) AND A_FSB(17) AND A_FSB(16) AND NOT nAS_FSB AND NOT iobs/Once AND 
	cs/nOverlay AND NOT nWE_FSB AND NOT iobs/PS_FSM_FFd2 AND NOT iobs/PS_FSM_FFd1));


nADoutLE0 <= (ALE0 AND NOT iobm/ADoutLE);

FTCPE_nADoutLE1: FTCPE port map (nADoutLE1,nADoutLE1_T,CLK_FSB,'0','0');
nADoutLE1_T <= ((EXP23_.EXP)
	OR (A_FSB(23) AND A_FSB(20) AND NOT nAS_FSB AND NOT iobs/Once AND 
	iobs/PS_FSM_FFd2 AND nADoutLE1)
	OR (A_FSB(23) AND A_FSB(20) AND NOT nAS_FSB AND NOT iobs/Once AND 
	iobs/PS_FSM_FFd1 AND nADoutLE1)
	OR (A_FSB(23) AND A_FSB(22) AND A_FSB(21) AND NOT nAS_FSB AND 
	NOT iobs/Once AND iobs/PS_FSM_FFd2 AND nADoutLE1)
	OR (A_FSB(23) AND A_FSB(22) AND A_FSB(21) AND NOT nAS_FSB AND 
	NOT iobs/Once AND iobs/PS_FSM_FFd1 AND nADoutLE1)
	OR (A_FSB(22) AND NOT A_FSB(21) AND A_FSB(20) AND NOT nAS_FSB AND 
	NOT iobs/Once AND iobs/PS_FSM_FFd2 AND nADoutLE1)
	OR (iobs/PS_FSM_FFd2 AND NOT iobs/PS_FSM_FFd1 AND NOT nADoutLE1));

FDCPE_nAS_IOB: FDCPE port map (nAS_IOB,nAS_IOB_D,NOT CLK2X_IOB,'0','0');
nAS_IOB_D <= (NOT iobm/IOS_FSM_FFd3 AND NOT iobm/IOS_FSM_FFd4 AND 
	NOT iobm/IOS_FSM_FFd5 AND NOT iobm/IOS_FSM_FFd6 AND NOT iobm/IOS_FSM_FFd7);


nAoutOE <= '0';


nBERR_FSB <= ((nAS_FSB)
	OR (NOT A_FSB(23) AND NOT A_FSB(20) AND NOT fsb/FBERR)
	OR (NOT A_FSB(21) AND NOT A_FSB(20) AND NOT fsb/FBERR)
	OR (A_FSB(23) AND A_FSB(22) AND A_FSB(21) AND nBERR_IOB)
	OR (NOT A_FSB(23) AND NOT A_FSB(22) AND NOT cs/nOverlay AND NOT fsb/FBERR)
	OR (A_FSB(22) AND NOT A_FSB(21) AND A_FSB(20) AND nBERR_IOB)
	OR (iobs/IOWRReady.EXP)
	OR (NOT A_FSB(23) AND NOT A_FSB(22) AND NOT A_FSB(21) AND NOT fsb/FBERR)
	OR (NOT A_FSB(23) AND A_FSB(21) AND NOT A_FSB(19) AND NOT fsb/FBERR)
	OR (NOT A_FSB(23) AND A_FSB(21) AND NOT A_FSB(18) AND NOT fsb/FBERR)
	OR (NOT A_FSB(23) AND A_FSB(21) AND NOT A_FSB(17) AND NOT fsb/FBERR)
	OR (NOT A_FSB(23) AND A_FSB(21) AND NOT A_FSB(16) AND NOT fsb/FBERR)
	OR (nDTACK_FSB AND nVPA_FSB)
	OR (NOT fsb/FBERR AND nBERR_IOB)
	OR (A_FSB(23) AND A_FSB(20) AND nBERR_IOB)
	OR (NOT A_FSB(22) AND NOT A_FSB(20) AND NOT fsb/FBERR));

FDCPE_nCAS: FDCPE port map (nCAS,NOT ram/RASEL,NOT CLK_FSB,'0','0');

FDCPE_nDTACK_FSB: FDCPE port map (nDTACK_FSB,nDTACK_FSB_D,CLK_FSB,'0','0');
nDTACK_FSB_D <= ((A_FSB(23) AND A_FSB(20) AND nDTACK_FSB AND NOT nWE_FSB AND 
	NOT iobs/IOWRReady)
	OR (NOT A_FSB(23) AND NOT A_FSB(22) AND nDTACK_FSB AND 
	cs/nOverlay AND NOT ram/RAMReady)
	OR (A_FSB(23) AND A_FSB(22) AND A_FSB(21) AND nDTACK_FSB AND 
	nWE_FSB AND NOT iobs/IORDReady)
	OR (A_FSB(23) AND A_FSB(22) AND A_FSB(21) AND nDTACK_FSB AND 
	NOT nWE_FSB AND NOT iobs/IOWRReady)
	OR (A_FSB(22) AND NOT A_FSB(21) AND A_FSB(20) AND nDTACK_FSB AND 
	NOT nWE_FSB AND NOT iobs/IOWRReady)
	OR (nAS_FSB AND nDTACK_FSB)
	OR (nAS_FSB AND NOT fsb/ASrf)
	OR (A_FSB(23) AND A_FSB(22) AND A_FSB(21) AND A_FSB(20) AND 
	NOT nAS_FSB AND nWE_FSB AND iobs/IORDReady)
	OR (A_FSB(23) AND A_FSB(22) AND A_FSB(21) AND A_FSB(20) AND 
	NOT nAS_FSB AND NOT nWE_FSB AND iobs/IOWRReady)
	OR (A_FSB(23) AND A_FSB(20) AND nDTACK_FSB AND nWE_FSB AND 
	NOT iobs/IORDReady)
	OR (NOT A_FSB(23) AND A_FSB(22) AND A_FSB(21) AND nDTACK_FSB AND 
	NOT cs/nOverlay AND NOT ram/RAMReady)
	OR (A_FSB(22) AND NOT A_FSB(21) AND A_FSB(20) AND nDTACK_FSB AND 
	nWE_FSB AND NOT iobs/IORDReady)
	OR (A_FSB(22) AND A_FSB(20) AND A_FSB(19) AND A_FSB(18) AND 
	A_FSB(17) AND A_FSB(16) AND nDTACK_FSB AND NOT cs/nOverlay AND NOT nWE_FSB AND 
	NOT iobs/IOWRReady)
	OR (NOT A_FSB(22) AND A_FSB(21) AND A_FSB(20) AND A_FSB(19) AND 
	A_FSB(18) AND A_FSB(17) AND A_FSB(16) AND nDTACK_FSB AND 
	cs/nOverlay AND NOT nWE_FSB AND NOT iobs/IOWRReady));

FDCPE_nDinLE: FDCPE port map (nDinLE,nDinLE_D,NOT CLK2X_IOB,'0','0');
nDinLE_D <= (NOT iobm/IOS_FSM_FFd3 AND NOT iobm/IOS_FSM_FFd4);


nDinOE <= ((A_FSB(23) AND A_FSB(20) AND nWE_FSB)
	OR (A_FSB(23) AND A_FSB(22) AND A_FSB(21) AND nWE_FSB)
	OR (A_FSB(22) AND NOT A_FSB(21) AND A_FSB(20) AND nWE_FSB));

FDCPE_nDoutOE: FDCPE port map (nDoutOE,nDoutOE_D,CLK2X_IOB,'0','0');
nDoutOE_D <= ((NOT IORW0)
	OR (NOT iobm/IOS_FSM_FFd3 AND NOT iobm/IOS_FSM_FFd4 AND 
	NOT iobm/IOS_FSM_FFd5 AND NOT iobm/IOS_FSM_FFd6 AND NOT iobm/IOS_FSM_FFd7 AND 
	NOT iobm/IOS_FSM_FFd2));

FDCPE_nLDS_IOB: FDCPE port map (nLDS_IOB,nLDS_IOB_D,NOT CLK2X_IOB,'0','0');
nLDS_IOB_D <= ((NOT IOL0)
	OR (IORW0 AND NOT iobm/IOS_FSM_FFd3 AND NOT iobm/IOS_FSM_FFd4 AND 
	NOT iobm/IOS_FSM_FFd5)
	OR (NOT iobm/IOS_FSM_FFd3 AND NOT iobm/IOS_FSM_FFd4 AND 
	NOT iobm/IOS_FSM_FFd5 AND NOT iobm/IOS_FSM_FFd6 AND NOT iobm/IOS_FSM_FFd7));


nOE <= NOT (((NOT A_FSB(23) AND NOT A_FSB(22) AND NOT nAS_FSB AND cs/nOverlay AND 
	NOT nLDS_FSB AND nWE_FSB)
	OR (NOT A_FSB(23) AND NOT A_FSB(22) AND NOT nAS_FSB AND cs/nOverlay AND 
	nWE_FSB AND NOT nUDS_FSB)
	OR (NOT A_FSB(23) AND NOT A_FSB(21) AND NOT A_FSB(20) AND NOT nAS_FSB AND 
	nWE_FSB AND NOT nUDS_FSB)
	OR (NOT A_FSB(23) AND A_FSB(22) AND A_FSB(21) AND NOT nAS_FSB AND 
	NOT cs/nOverlay AND NOT nLDS_FSB AND nWE_FSB)
	OR (NOT A_FSB(23) AND A_FSB(22) AND A_FSB(21) AND NOT nAS_FSB AND 
	NOT cs/nOverlay AND nWE_FSB AND NOT nUDS_FSB)
	OR (NOT A_FSB(23) AND NOT A_FSB(21) AND NOT A_FSB(20) AND NOT nAS_FSB AND 
	NOT nLDS_FSB AND nWE_FSB)));


nRAMLWE <= NOT ((NOT nAS_FSB AND NOT nLDS_FSB AND NOT nWE_FSB AND ram/RAMEN));


nRAMUWE <= NOT ((NOT nAS_FSB AND NOT nWE_FSB AND NOT nUDS_FSB AND ram/RAMEN));


nRAS <= NOT (((ram/RefRAS)
	OR (NOT A_FSB(23) AND NOT A_FSB(22) AND NOT nAS_FSB AND cs/nOverlay AND 
	ram/RAMEN)
	OR (NOT A_FSB(23) AND A_FSB(22) AND A_FSB(21) AND NOT nAS_FSB AND 
	NOT cs/nOverlay AND ram/RAMEN)));


nROMCS <= NOT (((NOT A_FSB(23) AND A_FSB(22) AND NOT A_FSB(21) AND NOT A_FSB(20))
	OR (NOT A_FSB(23) AND NOT A_FSB(21) AND NOT A_FSB(20) AND NOT cs/nOverlay)));


nROMWE <= NOT (((NOT A_FSB(23) AND A_FSB(22) AND NOT A_FSB(21) AND NOT A_FSB(20) AND 
	NOT nAS_FSB AND NOT nLDS_FSB AND NOT nWE_FSB)
	OR (NOT A_FSB(23) AND A_FSB(22) AND NOT A_FSB(21) AND NOT A_FSB(20) AND 
	NOT nAS_FSB AND NOT nWE_FSB AND NOT nUDS_FSB)
	OR (NOT A_FSB(23) AND NOT A_FSB(21) AND NOT A_FSB(20) AND NOT nAS_FSB AND 
	NOT cs/nOverlay AND NOT nLDS_FSB AND NOT nWE_FSB)
	OR (NOT A_FSB(23) AND NOT A_FSB(21) AND NOT A_FSB(20) AND NOT nAS_FSB AND 
	NOT cs/nOverlay AND NOT nWE_FSB AND NOT nUDS_FSB)));

FDCPE_nUDS_IOB: FDCPE port map (nUDS_IOB,nUDS_IOB_D,NOT CLK2X_IOB,'0','0');
nUDS_IOB_D <= ((NOT IOU0)
	OR (IORW0 AND NOT iobm/IOS_FSM_FFd3 AND NOT iobm/IOS_FSM_FFd4 AND 
	NOT iobm/IOS_FSM_FFd5)
	OR (NOT iobm/IOS_FSM_FFd3 AND NOT iobm/IOS_FSM_FFd4 AND 
	NOT iobm/IOS_FSM_FFd5 AND NOT iobm/IOS_FSM_FFd6 AND NOT iobm/IOS_FSM_FFd7));

FTCPE_nVMA_IOB: FTCPE port map (nVMA_IOB,nVMA_IOB_T,CLK2X_IOB,'0','0');
nVMA_IOB_T <= ((NOT nVMA_IOB AND NOT iobm/ES(0) AND NOT iobm/ES(1) AND NOT iobm/ES(2) AND 
	NOT iobm/ES(3) AND NOT iobm/ES(4))
	OR (nVMA_IOB AND NOT nVPA_IOB AND iobm/ES(0) AND iobm/ES(1) AND 
	iobm/ES(2) AND NOT iobm/ES(3) AND NOT iobm/ES(4) AND IOACT));

FDCPE_nVPA_FSB: FDCPE port map (nVPA_FSB,nVPA_FSB_D,CLK_FSB,'0','0');
nVPA_FSB_D <= ((NOT A_FSB(23) AND NOT A_FSB(22) AND NOT nAS_FSB AND NOT nVPA_FSB AND 
	cs/nOverlay AND NOT ram/RAMReady)
	OR (A_FSB(23) AND A_FSB(22) AND A_FSB(21) AND A_FSB(20) AND 
	NOT nAS_FSB AND nWE_FSB AND iobs/IORDReady)
	OR (A_FSB(23) AND A_FSB(22) AND A_FSB(21) AND A_FSB(20) AND 
	NOT nAS_FSB AND NOT nWE_FSB AND iobs/IOWRReady)
	OR (A_FSB(23) AND A_FSB(22) AND A_FSB(21) AND NOT nAS_FSB AND 
	NOT nVPA_FSB AND NOT nWE_FSB AND NOT iobs/IOWRReady)
	OR (A_FSB(22) AND NOT A_FSB(21) AND A_FSB(20) AND NOT nAS_FSB AND 
	NOT nVPA_FSB AND NOT nWE_FSB AND NOT iobs/IOWRReady)
	OR (A_FSB(23) AND A_FSB(22) AND A_FSB(21) AND NOT nAS_FSB AND 
	NOT nVPA_FSB AND nWE_FSB AND NOT iobs/IORDReady)
	OR (NOT A_FSB(23) AND A_FSB(22) AND A_FSB(21) AND NOT nAS_FSB AND 
	NOT nVPA_FSB AND NOT cs/nOverlay AND NOT ram/RAMReady)
	OR (A_FSB(22) AND NOT A_FSB(21) AND A_FSB(20) AND NOT nAS_FSB AND 
	NOT nVPA_FSB AND nWE_FSB AND NOT iobs/IORDReady)
	OR (nAS_FSB AND NOT nVPA_FSB AND fsb/ASrf)
	OR (A_FSB(23) AND A_FSB(20) AND NOT nAS_FSB AND NOT nVPA_FSB AND 
	nWE_FSB AND NOT iobs/IORDReady)
	OR (A_FSB(23) AND A_FSB(20) AND NOT nAS_FSB AND NOT nVPA_FSB AND 
	NOT nWE_FSB AND NOT iobs/IOWRReady)
	OR (A_FSB(22) AND A_FSB(20) AND A_FSB(19) AND A_FSB(18) AND 
	A_FSB(17) AND A_FSB(16) AND NOT nAS_FSB AND NOT nVPA_FSB AND NOT cs/nOverlay AND 
	NOT nWE_FSB AND NOT iobs/IOWRReady)
	OR (NOT A_FSB(22) AND A_FSB(21) AND A_FSB(20) AND A_FSB(19) AND 
	A_FSB(18) AND A_FSB(17) AND A_FSB(16) AND NOT nAS_FSB AND NOT nVPA_FSB AND 
	cs/nOverlay AND NOT nWE_FSB AND NOT iobs/IOWRReady));

FTCPE_ram/Once: FTCPE port map (ram/Once,ram/Once_T,CLK_FSB,'0','0');
ram/Once_T <= ((nAS_FSB AND ram/Once AND NOT fsb/ASrf)
	OR (NOT A_FSB(23) AND NOT A_FSB(22) AND NOT nAS_FSB AND NOT ram/Once AND 
	cs/nOverlay AND ram/RS_FSM_FFd10)
	OR (NOT A_FSB(23) AND A_FSB(22) AND A_FSB(21) AND NOT nAS_FSB AND 
	NOT ram/Once AND NOT cs/nOverlay AND ram/RS_FSM_FFd10));

FDCPE_ram/RAMEN: FDCPE port map (ram/RAMEN,ram/RAMEN_D,CLK_FSB,'0','0');
ram/RAMEN_D <= ((ram/RS_FSM_FFd9)
	OR (ram/RS_FSM_FFd6)
	OR (ram/RS_FSM_FFd5 AND NOT fsb/RefCnt(7))
	OR (A_FSB(23) AND nAS_FSB AND ram/RS_FSM_FFd10)
	OR (nAS_FSB AND ram/RS_FSM_FFd10 AND fsb/ASrf)
	OR (nAS_FSB AND ram/RS_FSM_FFd5 AND fsb/ASrf)
	OR (A_FSB(22) AND nAS_FSB AND cs/nOverlay AND 
	ram/RS_FSM_FFd10)
	OR (ram/RS_FSM_FFd6.EXP)
	OR (NOT A_FSB(22) AND nAS_FSB AND NOT cs/nOverlay AND 
	ram/RS_FSM_FFd10)
	OR (NOT A_FSB(23) AND NOT A_FSB(22) AND cs/nOverlay AND 
	ram/RS_FSM_FFd10 AND NOT fsb/RefCnt(7))
	OR (NOT A_FSB(23) AND A_FSB(22) AND A_FSB(21) AND NOT cs/nOverlay AND 
	ram/RS_FSM_FFd10 AND NOT fsb/RefCnt(7))
	OR (NOT A_FSB(23) AND NOT A_FSB(22) AND NOT nAS_FSB AND NOT ram/Once AND 
	cs/nOverlay AND ram/RS_FSM_FFd10)
	OR (NOT A_FSB(23) AND A_FSB(22) AND A_FSB(21) AND NOT nAS_FSB AND 
	NOT ram/Once AND NOT cs/nOverlay AND ram/RS_FSM_FFd10)
	OR (fsb/RefDone AND ram/RS_FSM_FFd10)
	OR (fsb/RefDone AND ram/RS_FSM_FFd5)
	OR (NOT A_FSB(21) AND nAS_FSB AND NOT cs/nOverlay AND 
	ram/RS_FSM_FFd10));

FDCPE_ram/RAMReady: FDCPE port map (ram/RAMReady,ram/RAMReady_D,CLK_FSB,'0','0');
ram/RAMReady_D <= ((A_FSB(22) AND NOT A_FSB(21) AND NOT nAS_FSB AND NOT fsb/RefDone AND 
	NOT ram/RS_FSM_FFd5 AND NOT ram/RS_FSM_FFd1)
	OR (NOT A_FSB(22) AND NOT nAS_FSB AND NOT fsb/RefDone AND NOT cs/nOverlay AND 
	NOT ram/RS_FSM_FFd5 AND NOT ram/RS_FSM_FFd1)
	OR (NOT A_FSB(23) AND NOT A_FSB(22) AND NOT nAS_FSB AND NOT ram/Once AND 
	cs/nOverlay AND NOT ram/RS_FSM_FFd5 AND NOT ram/RS_FSM_FFd1)
	OR (NOT A_FSB(23) AND NOT A_FSB(22) AND NOT fsb/RefDone AND 
	cs/nOverlay AND NOT fsb/ASrf AND fsb/RefCnt(7) AND NOT ram/RS_FSM_FFd1)
	OR (NOT A_FSB(23) AND A_FSB(22) AND A_FSB(21) AND NOT nAS_FSB AND 
	NOT ram/Once AND NOT cs/nOverlay AND NOT ram/RS_FSM_FFd5 AND NOT ram/RS_FSM_FFd1)
	OR (NOT A_FSB(23) AND A_FSB(22) AND A_FSB(21) AND NOT fsb/RefDone AND 
	NOT cs/nOverlay AND NOT fsb/ASrf AND fsb/RefCnt(7) AND NOT ram/RS_FSM_FFd1)
	OR (NOT ram/RS_FSM_FFd10 AND NOT ram/RS_FSM_FFd5 AND 
	NOT ram/RS_FSM_FFd1)
	OR (NOT nAS_FSB AND NOT fsb/RefDone AND fsb/RefCnt(7) AND 
	NOT ram/RS_FSM_FFd1)
	OR (A_FSB(23) AND NOT nAS_FSB AND NOT fsb/RefDone AND 
	NOT ram/RS_FSM_FFd5 AND NOT ram/RS_FSM_FFd1)
	OR (NOT fsb/RefDone AND NOT ram/RS_FSM_FFd10 AND NOT fsb/ASrf AND 
	fsb/RefCnt(7) AND NOT ram/RS_FSM_FFd1)
	OR (A_FSB(22) AND NOT nAS_FSB AND NOT fsb/RefDone AND cs/nOverlay AND 
	NOT ram/RS_FSM_FFd5 AND NOT ram/RS_FSM_FFd1));

FDCPE_ram/RASEL: FDCPE port map (ram/RASEL,ram/RASEL_D,CLK_FSB,'0','0');
ram/RASEL_D <= ((ram/RS_FSM_FFd7)
	OR (ram/RS_FSM_FFd8)
	OR (ram/RS_FSM_FFd9)
	OR (NOT A_FSB(23) AND A_FSB(22) AND A_FSB(21) AND NOT nAS_FSB AND 
	NOT ram/Once AND NOT cs/nOverlay AND ram/RS_FSM_FFd10)
	OR (NOT A_FSB(23) AND NOT A_FSB(22) AND nAS_FSB AND NOT fsb/RefDone AND 
	cs/nOverlay AND ram/RS_FSM_FFd10 AND NOT fsb/ASrf AND fsb/RefCnt(7))
	OR (NOT A_FSB(23) AND A_FSB(22) AND A_FSB(21) AND nAS_FSB AND 
	NOT fsb/RefDone AND NOT cs/nOverlay AND ram/RS_FSM_FFd10 AND NOT fsb/ASrf AND 
	fsb/RefCnt(7))
	OR (nAS_FSB AND NOT fsb/RefDone AND ram/RS_FSM_FFd5 AND 
	NOT fsb/ASrf AND fsb/RefCnt(7))
	OR (NOT A_FSB(23) AND NOT A_FSB(22) AND NOT nAS_FSB AND NOT ram/Once AND 
	cs/nOverlay AND ram/RS_FSM_FFd10));

FDCPE_ram/RS_FSM_FFd1: FDCPE port map (ram/RS_FSM_FFd1,ram/RS_FSM_FFd2,CLK_FSB,'0','0');

FDCPE_ram/RS_FSM_FFd10: FDCPE port map (ram/RS_FSM_FFd10,ram/RS_FSM_FFd10_D,CLK_FSB,'0','0');
ram/RS_FSM_FFd10_D <= ((A_FSB(22) AND NOT nAS_FSB AND NOT fsb/RefDone AND cs/nOverlay AND 
	NOT ram/RS_FSM_FFd5 AND NOT ram/RS_FSM_FFd1)
	OR (NOT A_FSB(22) AND NOT nAS_FSB AND NOT fsb/RefDone AND NOT cs/nOverlay AND 
	NOT ram/RS_FSM_FFd5 AND NOT ram/RS_FSM_FFd1)
	OR (NOT A_FSB(23) AND NOT A_FSB(22) AND NOT nAS_FSB AND NOT ram/Once AND 
	cs/nOverlay AND NOT ram/RS_FSM_FFd5 AND NOT ram/RS_FSM_FFd1)
	OR (NOT A_FSB(23) AND NOT A_FSB(22) AND NOT fsb/RefDone AND 
	cs/nOverlay AND NOT fsb/ASrf AND fsb/RefCnt(7) AND NOT ram/RS_FSM_FFd1)
	OR (NOT A_FSB(23) AND A_FSB(22) AND A_FSB(21) AND NOT nAS_FSB AND 
	NOT ram/Once AND NOT cs/nOverlay AND NOT ram/RS_FSM_FFd5 AND NOT ram/RS_FSM_FFd1)
	OR (NOT A_FSB(23) AND A_FSB(22) AND A_FSB(21) AND NOT fsb/RefDone AND 
	NOT cs/nOverlay AND NOT fsb/ASrf AND fsb/RefCnt(7) AND NOT ram/RS_FSM_FFd1)
	OR (NOT ram/RS_FSM_FFd10 AND NOT ram/RS_FSM_FFd5 AND 
	NOT ram/RS_FSM_FFd1)
	OR (NOT nAS_FSB AND NOT fsb/RefDone AND fsb/RefCnt(7) AND 
	NOT ram/RS_FSM_FFd1)
	OR (A_FSB(23) AND NOT nAS_FSB AND NOT fsb/RefDone AND 
	NOT ram/RS_FSM_FFd5 AND NOT ram/RS_FSM_FFd1)
	OR (NOT fsb/RefDone AND NOT ram/RS_FSM_FFd10 AND NOT fsb/ASrf AND 
	fsb/RefCnt(7) AND NOT ram/RS_FSM_FFd1)
	OR (NOT A_FSB(21) AND NOT nAS_FSB AND NOT fsb/RefDone AND NOT cs/nOverlay AND 
	NOT ram/RS_FSM_FFd5 AND NOT ram/RS_FSM_FFd1));

FDCPE_ram/RS_FSM_FFd2: FDCPE port map (ram/RS_FSM_FFd2,ram/RS_FSM_FFd3,CLK_FSB,'0','0');

FDCPE_ram/RS_FSM_FFd3: FDCPE port map (ram/RS_FSM_FFd3,ram/RS_FSM_FFd4,CLK_FSB,'0','0');

FDCPE_ram/RS_FSM_FFd4: FDCPE port map (ram/RS_FSM_FFd4,ram/RS_FSM_FFd7,CLK_FSB,'0','0');

FDCPE_ram/RS_FSM_FFd5: FDCPE port map (ram/RS_FSM_FFd5,ram/RS_FSM_FFd6,CLK_FSB,'0','0');

FDCPE_ram/RS_FSM_FFd6: FDCPE port map (ram/RS_FSM_FFd6,ram/RS_FSM_FFd9,CLK_FSB,'0','0');

FDCPE_ram/RS_FSM_FFd7: FDCPE port map (ram/RS_FSM_FFd7,ram/RS_FSM_FFd7_D,CLK_FSB,'0','0');
ram/RS_FSM_FFd7_D <= ((ram/RS_FSM_FFd8)
	OR (NOT A_FSB(23) AND NOT A_FSB(22) AND nAS_FSB AND NOT fsb/RefDone AND 
	cs/nOverlay AND ram/RS_FSM_FFd10 AND NOT fsb/ASrf AND fsb/RefCnt(7))
	OR (NOT A_FSB(23) AND A_FSB(22) AND A_FSB(21) AND nAS_FSB AND 
	NOT fsb/RefDone AND NOT cs/nOverlay AND ram/RS_FSM_FFd10 AND NOT fsb/ASrf AND 
	fsb/RefCnt(7))
	OR (nAS_FSB AND NOT fsb/RefDone AND ram/RS_FSM_FFd5 AND 
	NOT fsb/ASrf AND fsb/RefCnt(7)));

FDCPE_ram/RS_FSM_FFd8: FDCPE port map (ram/RS_FSM_FFd8,ram/RS_FSM_FFd8_D,CLK_FSB,'0','0');
ram/RS_FSM_FFd8_D <= ((A_FSB(23) AND NOT nAS_FSB AND NOT fsb/RefDone AND 
	ram/RS_FSM_FFd10)
	OR (NOT nAS_FSB AND NOT fsb/RefDone AND ram/RS_FSM_FFd5 AND 
	fsb/RefCnt(7))
	OR (A_FSB(22) AND NOT nAS_FSB AND NOT fsb/RefDone AND cs/nOverlay AND 
	ram/RS_FSM_FFd10)
	OR (NOT A_FSB(22) AND NOT nAS_FSB AND NOT fsb/RefDone AND NOT cs/nOverlay AND 
	ram/RS_FSM_FFd10)
	OR (NOT A_FSB(21) AND NOT nAS_FSB AND NOT fsb/RefDone AND NOT cs/nOverlay AND 
	ram/RS_FSM_FFd10)
	OR (NOT nAS_FSB AND NOT fsb/RefDone AND ram/Once AND 
	ram/RS_FSM_FFd10 AND fsb/RefCnt(7)));

FDCPE_ram/RS_FSM_FFd9: FDCPE port map (ram/RS_FSM_FFd9,ram/RS_FSM_FFd9_D,CLK_FSB,'0','0');
ram/RS_FSM_FFd9_D <= ((NOT A_FSB(23) AND NOT A_FSB(22) AND NOT nAS_FSB AND NOT ram/Once AND 
	cs/nOverlay AND ram/RS_FSM_FFd10)
	OR (NOT A_FSB(23) AND A_FSB(22) AND A_FSB(21) AND NOT nAS_FSB AND 
	NOT ram/Once AND NOT cs/nOverlay AND ram/RS_FSM_FFd10));

FDCPE_ram/RefRAS: FDCPE port map (ram/RefRAS,ram/RefRAS_D,CLK_FSB,'0','0');
ram/RefRAS_D <= (NOT ram/RS_FSM_FFd7 AND NOT ram/RS_FSM_FFd4);

Register Legend:
 FDCPE (Q,D,C,CLR,PRE,CE); 
 FTCPE (Q,D,C,CLR,PRE,CE); 
 LDCP  (Q,D,G,CLR,PRE); 

******************************  Device Pin Out *****************************

Device : XC95144XL-10-TQ144


Pin Signal                         Pin Signal                        
No. Name                           No. Name                          
  1 VCC                              73 VCC                           
  2 nVPA_IOB                         74 RA<2>                         
  3 nLDS_FSB                         75 KPR                           
  4 KPR                              76 KPR                           
  5 KPR                              77 KPR                           
  6 A_FSB<8>                         78 KPR                           
  7 nDinOE                           79 nBERR_IOB                     
  8 VCC                              80 nVMA_IOB                      
  9 E_IOB                            81 nAoutOE                       
 10 KPR                              82 KPR                           
 11 RA<11>                           83 nDinLE                        
 12 nROMCS                           84 VCC                           
 13 KPR                              85 KPR                           
 14 RA<10>                           86 A_FSB<21>                     
 15 KPR                              87 KPR                           
 16 KPR                              88 KPR                           
 17 nDTACK_FSB                       89 GND                           
 18 GND                              90 GND                           
 19 KPR                              91 nBERR_FSB                     
 20 nDTACK_IOB                       92 A_FSB<14>                     
 21 nVPA_FSB                         93 KPR                           
 22 KPR                              94 nADoutLE1                     
 23 A_FSB<22>                        95 KPR                           
 24 KPR                              96 nUDS_FSB                      
 25 A_FSB<1>                         97 KPR                           
 26 nROMWE                           98 A_FSB<3>                      
 27 KPR                              99 GND                           
 28 KPR                             100 A_FSB<20>                     
 29 GND                             101 A_FSB<13>                     
 30 CLK2X_IOB                       102 KPR                           
 31 KPR                             103 RA<0>                         
 32 CLK_FSB                         104 KPR                           
 33 nUDS_IOB                        105 A_FSB<7>                      
 34 A_FSB<17>                       106 RA<4>                         
 35 KPR                             107 A_FSB<2>                      
 36 GND                             108 GND                           
 37 VCC                             109 VCC                           
 38 CLK_IOB                         110 KPR                           
 39 nLDS_IOB                        111 A_FSB<23>                     
 40 nDoutOE                         112 RA<5>                         
 41 A_FSB<9>                        113 nWE_FSB                       
 42 VCC                             114 GND                           
 43 A_FSB<15>                       115 RA<6>                         
 44 KPR                             116 nAS_FSB                       
 45 nAS_IOB                         117 KPR                           
 46 KPR                             118 KPR                           
 47 GND                             119 KPR                           
 48 KPR                             120 KPR                           
 49 KPR                             121 nADoutLE0                     
 50 A_FSB<18>                       122 TDO                           
 51 KPR                             123 GND                           
 52 RA<3>                           124 A_FSB<5>                      
 53 KPR                             125 KPR                           
 54 RA<7>                           126 nRAS                          
 55 VCC                             127 VCC                           
 56 KPR                             128 A_FSB<10>                     
 57 RA<8>                           129 A_FSB<11>                     
 58 KPR                             130 nRAMLWE                       
 59 A_FSB<4>                        131 KPR                           
 60 RA<9>                           132 A_FSB<6>                      
 61 KPR                             133 KPR                           
 62 GND                             134 A_FSB<19>                     
 63 TDI                             135 KPR                           
 64 nCAS                            136 A_FSB<12>                     
 65 TMS                             137 nRAMUWE                       
 66 KPR                             138 KPR                           
 67 TCK                             139 KPR                           
 68 KPR                             140 A_FSB<16>                     
 69 KPR                             141 VCC                           
 70 KPR                             142 nOE                           
 71 RA<1>                           143 nRES                          
 72 GND                             144 GND                           


Legend :  NC  = Not Connected, unbonded pin
         PGND = Unused I/O configured as additional Ground pin
         TIE  = Unused I/O floating -- must tie to VCC, GND or other signal
         KPR  = Unused I/O with weak keeper (leave unconnected)
         VCC  = Dedicated Power Pin
         GND  = Dedicated Ground Pin
         TDI  = Test Data In, JTAG pin
         TDO  = Test Data Out, JTAG pin
         TCK  = Test Clock, JTAG pin
         TMS  = Test Mode Select, JTAG pin
  PROHIBITED  = User reserved pin
****************************  Compiler Options  ****************************

Following is a list of all global compiler options used by the fitter run.

Device(s) Specified                         : xc95144xl-10-TQ144
Optimization Method                         : SPEED
Multi-Level Logic Optimization              : ON
Ignore Timing Specifications                : OFF
Default Register Power Up Value             : LOW
Keep User Location Constraints              : ON
What-You-See-Is-What-You-Get                : OFF
Exhaustive Fitting                          : OFF
Keep Unused Inputs                          : OFF
Slew Rate                                   : FAST
Power Mode                                  : STD
Ground on Unused IOs                        : OFF
Set I/O Pin Termination                     : KEEPER
Global Clock Optimization                   : ON
Global Set/Reset Optimization               : ON
Global Ouput Enable Optimization            : ON
Input Limit                                 : 54
Pterm Limit                                 : 25
