$timescale 10ns $end
$scope module logic $end
$var wire 1 ! PINA0 $end
$var wire 8 " PORTB $end
$upscope $end
$enddefinitions $end
$dumpvars
x!
bxxxxxxxx "
$end
#2925
b00000000 "
#2987
b00000000 "
#2988
b00000000 "
#4112
b01000000 "
#4912
b00000000 "
#4937
0!
#5712
b01000000 "
#6525
b00000000 "
#7312
b01000000 "
#8112
b00000000 "
#8912
b01000000 "
#9712
b00000000 "
#10512
b01000000 "
#11312
b00000000 "
#12112
b01000000 "
#12912
b00000000 "
#13712
b01000000 "
#14512
b00000000 "
#15312
b01000000 "
#16112
b00000000 "
#16912
b01000000 "
#17712
b00000000 "
#18512
b01000000 "
#19325
b00000000 "
#20112
b01000000 "
#20912
b00000000 "
#211937
b01000000 "
