//
// Generated by LLVM NVPTX Back-End
//

.version 8.4
.target sm_90a
.address_size 64

	// .globl	triton_mm
.extern .shared .align 16 .b8 global_smem[];

.visible .entry triton_mm(
	.param .u64 triton_mm_param_0,
	.param .u64 triton_mm_param_1,
	.param .u64 triton_mm_param_2,
	.param .u32 triton_mm_param_3,
	.param .u32 triton_mm_param_4
)
.maxntid 128, 1, 1
{
	.reg .pred 	%p<87>;
	.reg .b16 	%rs<129>;
	.reg .b32 	%r<611>;
	.reg .f32 	%f<1942>;
	.reg .b64 	%rd<142>;
	.loc	1 18 0
$L__func_begin0:
	.loc	1 18 0

	ld.param.u32 	%r22, [triton_mm_param_3];
	ld.param.u32 	%r23, [triton_mm_param_4];
$L__tmp0:
	.loc	1 30 14
	add.s32 	%r1, %r23, %r22;
	.loc	1 33 11
	mul.lo.s32 	%r24, %r1, 3072;
	.loc	1 33 16
	setp.ne.s32 	%p1, %r24, 0;
	@%p1 bra 	$L__BB0_2;
	bra.uni 	$L__BB0_1;
$L__BB0_2:
	.loc	1 0 16
	ld.param.u64 	%rd21, [triton_mm_param_2];
	ld.param.u64 	%rd20, [triton_mm_param_1];
	ld.param.u64 	%rd19, [triton_mm_param_0];
	.loc	1 42 24
	// begin inline asm
	mov.u32 %r25, %ctaid.x;
	// end inline asm
	.loc	1 43 28
	add.s32 	%r93, %r1, 127;
	.loc	1 43 34
	shr.s32 	%r94, %r93, 31;
	shr.u32 	%r95, %r94, 25;
	add.s32 	%r96, %r93, %r95;
	shr.s32 	%r97, %r96, 7;
	.loc	1 48 22
	mul.hi.s32 	%r98, %r25, 715827883;
	shr.u32 	%r99, %r98, 31;
	shr.s32 	%r100, %r98, 5;
	add.s32 	%r101, %r100, %r99;
	.loc	1 49 41
	shl.b32 	%r102, %r101, 3;
	.loc	1 49 30
	sub.s32 	%r103, %r97, %r102;
	.loc	1 49 50
	min.s32 	%r104, %r103, 8;
	.loc	1 50 40
	rem.s32 	%r105, %r25, %r104;
	.loc	1 50 34
	add.s32 	%r106, %r102, %r105;
	mul.lo.s32 	%r107, %r101, 192;
	sub.s32 	%r108, %r25, %r107;
	.loc	1 51 30
	div.s32 	%r109, %r108, %r104;
	.loc	1 53 17
	shl.b32 	%r110, %r106, 7;
	.loc	1 53 40
	mov.u32 	%r2, %tid.x;
	shr.u32 	%r3, %r2, 5;
	bfe.u32 	%r111, %r2, 3, 4;
	or.b32  	%r112, %r111, 16;
	or.b32  	%r113, %r111, 32;
	or.b32  	%r114, %r111, 48;
	or.b32  	%r115, %r111, 64;
	or.b32  	%r116, %r111, 80;
	or.b32  	%r117, %r111, 96;
	or.b32  	%r118, %r111, 112;
	bfe.u32 	%r119, %r2, 4, 3;
	shl.b32 	%r4, %r2, 3;
	and.b32  	%r120, %r4, 56;
	.loc	1 53 27
	or.b32  	%r121, %r110, %r111;
	or.b32  	%r122, %r110, %r112;
	or.b32  	%r123, %r110, %r113;
	or.b32  	%r124, %r110, %r114;
	or.b32  	%r125, %r110, %r115;
	or.b32  	%r126, %r110, %r116;
	or.b32  	%r127, %r110, %r117;
	or.b32  	%r128, %r110, %r118;
	.loc	1 53 40
	or.b32  	%r5, %r110, %r119;
	.loc	1 54 17
	shl.b32 	%r6, %r109, 7;
	.loc	1 54 27
	or.b32  	%r129, %r6, %r111;
	or.b32  	%r130, %r6, %r112;
	or.b32  	%r131, %r6, %r113;
	or.b32  	%r132, %r6, %r114;
	or.b32  	%r133, %r6, %r115;
	or.b32  	%r134, %r6, %r116;
	or.b32  	%r135, %r6, %r117;
	or.b32  	%r136, %r6, %r118;
	.loc	1 56 52
	rem.s32 	%r137, %r121, %r1;
	rem.s32 	%r138, %r122, %r1;
	rem.s32 	%r139, %r123, %r1;
	rem.s32 	%r140, %r124, %r1;
	rem.s32 	%r141, %r125, %r1;
	rem.s32 	%r142, %r126, %r1;
	rem.s32 	%r143, %r127, %r1;
	rem.s32 	%r144, %r128, %r1;
	.loc	1 60 52
	mul.hi.s32 	%r145, %r129, 715827883;
	shr.u32 	%r146, %r145, 31;
	shr.u32 	%r147, %r145, 9;
	add.s32 	%r148, %r147, %r146;
	mul.lo.s32 	%r149, %r148, 3072;
	sub.s32 	%r150, %r129, %r149;
	mul.hi.s32 	%r151, %r130, 715827883;
	shr.u32 	%r152, %r151, 31;
	shr.u32 	%r153, %r151, 9;
	add.s32 	%r154, %r153, %r152;
	mul.lo.s32 	%r155, %r154, 3072;
	sub.s32 	%r156, %r130, %r155;
	mul.hi.s32 	%r157, %r131, 715827883;
	shr.u32 	%r158, %r157, 31;
	shr.u32 	%r159, %r157, 9;
	add.s32 	%r160, %r159, %r158;
	mul.lo.s32 	%r161, %r160, 3072;
	sub.s32 	%r162, %r131, %r161;
	mul.hi.s32 	%r163, %r132, 715827883;
	shr.u32 	%r164, %r163, 31;
	shr.u32 	%r165, %r163, 9;
	add.s32 	%r166, %r165, %r164;
	mul.lo.s32 	%r167, %r166, 3072;
	sub.s32 	%r168, %r132, %r167;
	mul.hi.s32 	%r169, %r133, 715827883;
	shr.u32 	%r170, %r169, 31;
	shr.u32 	%r171, %r169, 9;
	add.s32 	%r172, %r171, %r170;
	mul.lo.s32 	%r173, %r172, 3072;
	sub.s32 	%r174, %r133, %r173;
	mul.hi.s32 	%r175, %r134, 715827883;
	shr.u32 	%r176, %r175, 31;
	shr.u32 	%r177, %r175, 9;
	add.s32 	%r178, %r177, %r176;
	mul.lo.s32 	%r179, %r178, 3072;
	sub.s32 	%r180, %r134, %r179;
	mul.hi.s32 	%r181, %r135, 715827883;
	shr.u32 	%r182, %r181, 31;
	shr.u32 	%r183, %r181, 9;
	add.s32 	%r184, %r183, %r182;
	mul.lo.s32 	%r185, %r184, 3072;
	sub.s32 	%r186, %r135, %r185;
	mul.hi.s32 	%r187, %r136, 715827883;
	shr.u32 	%r188, %r187, 31;
	shr.u32 	%r189, %r187, 9;
	add.s32 	%r190, %r189, %r188;
	mul.lo.s32 	%r191, %r190, 3072;
	sub.s32 	%r192, %r136, %r191;
	.loc	1 64 28
	mul.lo.s32 	%r193, %r137, 3072;
	mul.lo.s32 	%r194, %r138, 3072;
	mul.lo.s32 	%r195, %r139, 3072;
	mul.lo.s32 	%r196, %r140, 3072;
	mul.lo.s32 	%r197, %r141, 3072;
	mul.lo.s32 	%r198, %r142, 3072;
	mul.lo.s32 	%r199, %r143, 3072;
	mul.lo.s32 	%r200, %r144, 3072;
	.loc	1 64 40
	or.b32  	%r201, %r193, %r120;
	or.b32  	%r202, %r194, %r120;
	or.b32  	%r203, %r195, %r120;
	or.b32  	%r204, %r196, %r120;
	or.b32  	%r205, %r197, %r120;
	or.b32  	%r206, %r198, %r120;
	or.b32  	%r207, %r199, %r120;
	or.b32  	%r208, %r200, %r120;
	.loc	1 64 13
	mul.wide.s32 	%rd55, %r201, 2;
	add.s64 	%rd22, %rd19, %rd55;
	mul.wide.s32 	%rd56, %r202, 2;
	add.s64 	%rd23, %rd19, %rd56;
	mul.wide.s32 	%rd57, %r203, 2;
	add.s64 	%rd24, %rd19, %rd57;
	mul.wide.s32 	%rd58, %r204, 2;
	add.s64 	%rd25, %rd19, %rd58;
	mul.wide.s32 	%rd59, %r205, 2;
	add.s64 	%rd26, %rd19, %rd59;
	mul.wide.s32 	%rd60, %r206, 2;
	add.s64 	%rd27, %rd19, %rd60;
	mul.wide.s32 	%rd61, %r207, 2;
	add.s64 	%rd28, %rd19, %rd61;
	mul.wide.s32 	%rd62, %r208, 2;
	add.s64 	%rd29, %rd19, %rd62;
	.loc	1 65 54
	mul.lo.s32 	%r209, %r150, 3072;
	mul.lo.s32 	%r210, %r156, 3072;
	mul.lo.s32 	%r211, %r162, 3072;
	mul.lo.s32 	%r212, %r168, 3072;
	mul.lo.s32 	%r213, %r174, 3072;
	mul.lo.s32 	%r214, %r180, 3072;
	mul.lo.s32 	%r215, %r186, 3072;
	mul.lo.s32 	%r216, %r192, 3072;
	.loc	1 65 39
	or.b32  	%r217, %r209, %r120;
	or.b32  	%r218, %r210, %r120;
	or.b32  	%r219, %r211, %r120;
	or.b32  	%r220, %r212, %r120;
	or.b32  	%r221, %r213, %r120;
	or.b32  	%r222, %r214, %r120;
	or.b32  	%r223, %r215, %r120;
	or.b32  	%r224, %r216, %r120;
	.loc	1 65 13
	mul.wide.s32 	%rd63, %r217, 2;
	add.s64 	%rd30, %rd20, %rd63;
	mul.wide.s32 	%rd64, %r218, 2;
	add.s64 	%rd31, %rd20, %rd64;
	mul.wide.s32 	%rd65, %r219, 2;
	add.s64 	%rd32, %rd20, %rd65;
	mul.wide.s32 	%rd66, %r220, 2;
	add.s64 	%rd33, %rd20, %rd66;
	mul.wide.s32 	%rd67, %r221, 2;
	add.s64 	%rd34, %rd20, %rd67;
	mul.wide.s32 	%rd68, %r222, 2;
	add.s64 	%rd35, %rd20, %rd68;
	mul.wide.s32 	%rd69, %r223, 2;
	add.s64 	%rd36, %rd20, %rd69;
	mul.wide.s32 	%rd70, %r224, 2;
	add.s64 	%rd37, %rd20, %rd70;
	.loc	1 70 24
	shl.b32 	%r225, %r111, 6;
	xor.b32  	%r226, %r4, %r2;
	and.b32  	%r227, %r226, 56;
	or.b32  	%r7, %r225, %r227;
	shl.b32 	%r228, %r7, 1;
	mov.u32 	%r229, global_smem;
	add.s32 	%r26, %r229, %r228;
	shl.b32 	%r230, %r112, 6;
	or.b32  	%r8, %r230, %r227;
	shl.b32 	%r231, %r8, 1;
	add.s32 	%r28, %r229, %r231;
	shl.b32 	%r232, %r113, 6;
	or.b32  	%r9, %r232, %r227;
	shl.b32 	%r233, %r9, 1;
	add.s32 	%r30, %r229, %r233;
	shl.b32 	%r234, %r114, 6;
	or.b32  	%r10, %r234, %r227;
	shl.b32 	%r235, %r10, 1;
	add.s32 	%r32, %r229, %r235;
	shl.b32 	%r236, %r115, 6;
	or.b32  	%r11, %r236, %r227;
	shl.b32 	%r237, %r11, 1;
	add.s32 	%r34, %r229, %r237;
	shl.b32 	%r238, %r116, 6;
	or.b32  	%r12, %r238, %r227;
	shl.b32 	%r239, %r12, 1;
	add.s32 	%r36, %r229, %r239;
	shl.b32 	%r240, %r117, 6;
	or.b32  	%r13, %r240, %r227;
	shl.b32 	%r241, %r13, 1;
	add.s32 	%r38, %r229, %r241;
	shl.b32 	%r242, %r118, 6;
	or.b32  	%r14, %r242, %r227;
	shl.b32 	%r243, %r14, 1;
	add.s32 	%r40, %r229, %r243;
	mov.b32 	%r27, 16;
	mov.pred 	%p2, -1;
	// begin inline asm
	@%p2 cp.async.cg.shared.global [ %r26 + 0 ], [ %rd22 + 0 ], 0x10, %r27;
	// end inline asm
	// begin inline asm
	@%p2 cp.async.cg.shared.global [ %r28 + 0 ], [ %rd23 + 0 ], 0x10, %r27;
	// end inline asm
	// begin inline asm
	@%p2 cp.async.cg.shared.global [ %r30 + 0 ], [ %rd24 + 0 ], 0x10, %r27;
	// end inline asm
	// begin inline asm
	@%p2 cp.async.cg.shared.global [ %r32 + 0 ], [ %rd25 + 0 ], 0x10, %r27;
	// end inline asm
	// begin inline asm
	@%p2 cp.async.cg.shared.global [ %r34 + 0 ], [ %rd26 + 0 ], 0x10, %r27;
	// end inline asm
	// begin inline asm
	@%p2 cp.async.cg.shared.global [ %r36 + 0 ], [ %rd27 + 0 ], 0x10, %r27;
	// end inline asm
	// begin inline asm
	@%p2 cp.async.cg.shared.global [ %r38 + 0 ], [ %rd28 + 0 ], 0x10, %r27;
	// end inline asm
	// begin inline asm
	@%p2 cp.async.cg.shared.global [ %r40 + 0 ], [ %rd29 + 0 ], 0x10, %r27;
	// end inline asm
	// begin inline asm
	cp.async.commit_group ;
	// end inline asm
	.loc	1 71 24
	add.s32 	%r244, %r229, 49152;
	add.s32 	%r42, %r244, %r228;
	add.s32 	%r44, %r244, %r231;
	add.s32 	%r46, %r244, %r233;
	add.s32 	%r48, %r244, %r235;
	add.s32 	%r50, %r244, %r237;
	add.s32 	%r52, %r244, %r239;
	add.s32 	%r54, %r244, %r241;
	add.s32 	%r56, %r244, %r243;
	// begin inline asm
	@%p2 cp.async.cg.shared.global [ %r42 + 0 ], [ %rd30 + 0 ], 0x10, %r27;
	// end inline asm
	// begin inline asm
	@%p2 cp.async.cg.shared.global [ %r44 + 0 ], [ %rd31 + 0 ], 0x10, %r27;
	// end inline asm
	// begin inline asm
	@%p2 cp.async.cg.shared.global [ %r46 + 0 ], [ %rd32 + 0 ], 0x10, %r27;
	// end inline asm
	// begin inline asm
	@%p2 cp.async.cg.shared.global [ %r48 + 0 ], [ %rd33 + 0 ], 0x10, %r27;
	// end inline asm
	// begin inline asm
	@%p2 cp.async.cg.shared.global [ %r50 + 0 ], [ %rd34 + 0 ], 0x10, %r27;
	// end inline asm
	// begin inline asm
	@%p2 cp.async.cg.shared.global [ %r52 + 0 ], [ %rd35 + 0 ], 0x10, %r27;
	// end inline asm
	// begin inline asm
	@%p2 cp.async.cg.shared.global [ %r54 + 0 ], [ %rd36 + 0 ], 0x10, %r27;
	// end inline asm
	// begin inline asm
	@%p2 cp.async.cg.shared.global [ %r56 + 0 ], [ %rd37 + 0 ], 0x10, %r27;
	// end inline asm
	// begin inline asm
	cp.async.commit_group ;
	// end inline asm
	.loc	1 78 13
	add.s64 	%rd38, %rd22, 128;
	add.s64 	%rd39, %rd23, 128;
	add.s64 	%rd40, %rd24, 128;
	add.s64 	%rd41, %rd25, 128;
	add.s64 	%rd42, %rd26, 128;
	add.s64 	%rd43, %rd27, 128;
	add.s64 	%rd44, %rd28, 128;
	add.s64 	%rd45, %rd29, 128;
	.loc	1 79 13
	add.s64 	%rd46, %rd30, 128;
	add.s64 	%rd47, %rd31, 128;
	add.s64 	%rd48, %rd32, 128;
	add.s64 	%rd49, %rd33, 128;
	add.s64 	%rd50, %rd34, 128;
	add.s64 	%rd51, %rd35, 128;
	add.s64 	%rd52, %rd36, 128;
	add.s64 	%rd53, %rd37, 128;
	.loc	1 70 24
	bar.sync 	0;
	add.s32 	%r245, %r229, 16384;
	add.s32 	%r58, %r245, %r228;
	add.s32 	%r60, %r245, %r231;
	add.s32 	%r62, %r245, %r233;
	add.s32 	%r64, %r245, %r235;
	add.s32 	%r66, %r245, %r237;
	add.s32 	%r68, %r245, %r239;
	add.s32 	%r70, %r245, %r241;
	add.s32 	%r72, %r245, %r243;
	// begin inline asm
	@%p2 cp.async.cg.shared.global [ %r58 + 0 ], [ %rd38 + 0 ], 0x10, %r27;
	// end inline asm
	// begin inline asm
	@%p2 cp.async.cg.shared.global [ %r60 + 0 ], [ %rd39 + 0 ], 0x10, %r27;
	// end inline asm
	// begin inline asm
	@%p2 cp.async.cg.shared.global [ %r62 + 0 ], [ %rd40 + 0 ], 0x10, %r27;
	// end inline asm
	// begin inline asm
	@%p2 cp.async.cg.shared.global [ %r64 + 0 ], [ %rd41 + 0 ], 0x10, %r27;
	// end inline asm
	// begin inline asm
	@%p2 cp.async.cg.shared.global [ %r66 + 0 ], [ %rd42 + 0 ], 0x10, %r27;
	// end inline asm
	// begin inline asm
	@%p2 cp.async.cg.shared.global [ %r68 + 0 ], [ %rd43 + 0 ], 0x10, %r27;
	// end inline asm
	// begin inline asm
	@%p2 cp.async.cg.shared.global [ %r70 + 0 ], [ %rd44 + 0 ], 0x10, %r27;
	// end inline asm
	// begin inline asm
	@%p2 cp.async.cg.shared.global [ %r72 + 0 ], [ %rd45 + 0 ], 0x10, %r27;
	// end inline asm
	// begin inline asm
	cp.async.commit_group ;
	// end inline asm
	.loc	1 71 24
	add.s32 	%r246, %r229, 65536;
	add.s32 	%r74, %r246, %r228;
	add.s32 	%r76, %r246, %r231;
	add.s32 	%r78, %r246, %r233;
	add.s32 	%r80, %r246, %r235;
	add.s32 	%r82, %r246, %r237;
	add.s32 	%r84, %r246, %r239;
	add.s32 	%r86, %r246, %r241;
	add.s32 	%r88, %r246, %r243;
	// begin inline asm
	@%p2 cp.async.cg.shared.global [ %r74 + 0 ], [ %rd46 + 0 ], 0x10, %r27;
	// end inline asm
	// begin inline asm
	@%p2 cp.async.cg.shared.global [ %r76 + 0 ], [ %rd47 + 0 ], 0x10, %r27;
	// end inline asm
	// begin inline asm
	@%p2 cp.async.cg.shared.global [ %r78 + 0 ], [ %rd48 + 0 ], 0x10, %r27;
	// end inline asm
	// begin inline asm
	@%p2 cp.async.cg.shared.global [ %r80 + 0 ], [ %rd49 + 0 ], 0x10, %r27;
	// end inline asm
	// begin inline asm
	@%p2 cp.async.cg.shared.global [ %r82 + 0 ], [ %rd50 + 0 ], 0x10, %r27;
	// end inline asm
	// begin inline asm
	@%p2 cp.async.cg.shared.global [ %r84 + 0 ], [ %rd51 + 0 ], 0x10, %r27;
	// end inline asm
	// begin inline asm
	@%p2 cp.async.cg.shared.global [ %r86 + 0 ], [ %rd52 + 0 ], 0x10, %r27;
	// end inline asm
	// begin inline asm
	@%p2 cp.async.cg.shared.global [ %r88 + 0 ], [ %rd53 + 0 ], 0x10, %r27;
	// end inline asm
	// begin inline asm
	cp.async.commit_group ;
	// end inline asm
	and.b32  	%r15, %r3, 134217724;
	.loc	1 68 25
	add.s64 	%rd1, %rd37, 256;
	add.s64 	%rd2, %rd36, 256;
	add.s64 	%rd3, %rd35, 256;
	add.s64 	%rd4, %rd34, 256;
	add.s64 	%rd5, %rd33, 256;
	add.s64 	%rd6, %rd32, 256;
	add.s64 	%rd7, %rd31, 256;
	add.s64 	%rd8, %rd30, 256;
	add.s64 	%rd9, %rd29, 256;
	add.s64 	%rd10, %rd28, 256;
	add.s64 	%rd11, %rd27, 256;
	add.s64 	%rd12, %rd26, 256;
	add.s64 	%rd13, %rd25, 256;
	add.s64 	%rd14, %rd24, 256;
	add.s64 	%rd15, %rd23, 256;
	add.s64 	%rd16, %rd22, 256;
	mov.f32 	%f1551, 0f00000000;
	mov.b32 	%r610, 1;
	mov.b32 	%r609, -1;
	mov.u64 	%rd141, 0;
	mov.b32 	%r608, -64;
	mov.f32 	%f1550, 0f00000001;
	mov.f32 	%f1549, 0f00000040;
	mov.f32 	%f1814, %f1551;
	mov.f32 	%f1815, %f1551;
	mov.f32 	%f1816, %f1551;
	mov.f32 	%f1817, %f1551;
	mov.f32 	%f1818, %f1551;
	mov.f32 	%f1819, %f1551;
	mov.f32 	%f1820, %f1551;
	mov.f32 	%f1821, %f1551;
	mov.f32 	%f1822, %f1551;
	mov.f32 	%f1823, %f1551;
	mov.f32 	%f1824, %f1551;
	mov.f32 	%f1825, %f1551;
	mov.f32 	%f1826, %f1551;
	mov.f32 	%f1827, %f1551;
	mov.f32 	%f1828, %f1551;
	mov.f32 	%f1829, %f1551;
	mov.f32 	%f1830, %f1551;
	mov.f32 	%f1831, %f1551;
	mov.f32 	%f1832, %f1551;
	mov.f32 	%f1833, %f1551;
	mov.f32 	%f1834, %f1551;
	mov.f32 	%f1835, %f1551;
	mov.f32 	%f1836, %f1551;
	mov.f32 	%f1837, %f1551;
	mov.f32 	%f1838, %f1551;
	mov.f32 	%f1839, %f1551;
	mov.f32 	%f1840, %f1551;
	mov.f32 	%f1841, %f1551;
	mov.f32 	%f1842, %f1551;
	mov.f32 	%f1843, %f1551;
	mov.f32 	%f1844, %f1551;
	mov.f32 	%f1845, %f1551;
	mov.f32 	%f1846, %f1551;
	mov.f32 	%f1847, %f1551;
	mov.f32 	%f1848, %f1551;
	mov.f32 	%f1849, %f1551;
	mov.f32 	%f1850, %f1551;
	mov.f32 	%f1851, %f1551;
	mov.f32 	%f1852, %f1551;
	mov.f32 	%f1853, %f1551;
	mov.f32 	%f1854, %f1551;
	mov.f32 	%f1855, %f1551;
	mov.f32 	%f1856, %f1551;
	mov.f32 	%f1857, %f1551;
	mov.f32 	%f1858, %f1551;
	mov.f32 	%f1859, %f1551;
	mov.f32 	%f1860, %f1551;
	mov.f32 	%f1861, %f1551;
	mov.f32 	%f1862, %f1551;
	mov.f32 	%f1863, %f1551;
	mov.f32 	%f1864, %f1551;
	mov.f32 	%f1865, %f1551;
	mov.f32 	%f1866, %f1551;
	mov.f32 	%f1867, %f1551;
	mov.f32 	%f1868, %f1551;
	mov.f32 	%f1869, %f1551;
	mov.f32 	%f1870, %f1551;
	mov.f32 	%f1871, %f1551;
	mov.f32 	%f1872, %f1551;
	mov.f32 	%f1873, %f1551;
	mov.f32 	%f1874, %f1551;
	mov.f32 	%f1875, %f1551;
	mov.f32 	%f1876, %f1551;
	mov.f32 	%f1877, %f1551;
	mov.f32 	%f1878, %f1551;
	mov.f32 	%f1879, %f1551;
	mov.f32 	%f1880, %f1551;
	mov.f32 	%f1881, %f1551;
	mov.f32 	%f1882, %f1551;
	mov.f32 	%f1883, %f1551;
	mov.f32 	%f1884, %f1551;
	mov.f32 	%f1885, %f1551;
	mov.f32 	%f1886, %f1551;
	mov.f32 	%f1887, %f1551;
	mov.f32 	%f1888, %f1551;
	mov.f32 	%f1889, %f1551;
	mov.f32 	%f1890, %f1551;
	mov.f32 	%f1891, %f1551;
	mov.f32 	%f1892, %f1551;
	mov.f32 	%f1893, %f1551;
	mov.f32 	%f1894, %f1551;
	mov.f32 	%f1895, %f1551;
	mov.f32 	%f1896, %f1551;
	mov.f32 	%f1897, %f1551;
	mov.f32 	%f1898, %f1551;
	mov.f32 	%f1899, %f1551;
	mov.f32 	%f1900, %f1551;
	mov.f32 	%f1901, %f1551;
	mov.f32 	%f1902, %f1551;
	mov.f32 	%f1903, %f1551;
	mov.f32 	%f1904, %f1551;
	mov.f32 	%f1905, %f1551;
	mov.f32 	%f1906, %f1551;
	mov.f32 	%f1907, %f1551;
	mov.f32 	%f1908, %f1551;
	mov.f32 	%f1909, %f1551;
	mov.f32 	%f1910, %f1551;
	mov.f32 	%f1911, %f1551;
	mov.f32 	%f1912, %f1551;
	mov.f32 	%f1913, %f1551;
	mov.f32 	%f1914, %f1551;
	mov.f32 	%f1915, %f1551;
	mov.f32 	%f1916, %f1551;
	mov.f32 	%f1917, %f1551;
	mov.f32 	%f1918, %f1551;
	mov.f32 	%f1919, %f1551;
	mov.f32 	%f1920, %f1551;
	mov.f32 	%f1921, %f1551;
	mov.f32 	%f1922, %f1551;
	mov.f32 	%f1923, %f1551;
	mov.f32 	%f1924, %f1551;
	mov.f32 	%f1925, %f1551;
	mov.f32 	%f1926, %f1551;
	mov.f32 	%f1927, %f1551;
	mov.f32 	%f1928, %f1551;
	mov.f32 	%f1929, %f1551;
	mov.f32 	%f1930, %f1551;
	mov.f32 	%f1931, %f1551;
	mov.f32 	%f1932, %f1551;
	mov.f32 	%f1933, %f1551;
	mov.f32 	%f1934, %f1551;
	mov.f32 	%f1935, %f1551;
	mov.f32 	%f1936, %f1551;
	mov.f32 	%f1937, %f1551;
	mov.f32 	%f1938, %f1551;
	mov.f32 	%f1939, %f1551;
	mov.f32 	%f1940, %f1551;
	mov.f32 	%f1941, %f1551;
$L__BB0_3:
	add.s32 	%r608, %r608, 64;
	setp.lt.u32 	%p50, %r608, 2944;
	add.s32 	%r279, %r609, 1;
	setp.lt.s32 	%p51, %r279, 3;
	selp.b32 	%r609, %r279, 0, %p51;
	.loc	1 70 24
	shl.b32 	%r280, %r609, 14;
	add.s32 	%r282, %r229, %r280;
	// begin inline asm
	cp.async.wait_group 0x2;
	// end inline asm
	bar.sync 	0;
	.loc	1 71 24
	add.s32 	%r284, %r244, %r280;
	.loc	1 77 25
	shfl.sync.idx.b32	%r285, %r15, 0, 31, -1;
	// begin inline asm
	wgmma.fence.sync.aligned;
	// end inline asm
	shl.b32 	%r286, %r285, 7;
	and.b32  	%r287, %r286, 384;
	cvt.u64.u32 	%rd103, %r287;
	shr.u32 	%r288, %r282, 4;
	cvt.u64.u32 	%rd104, %r288;
	and.b64  	%rd105, %rd104, 16383;
	add.s64 	%rd106, %rd105, %rd103;
	or.b64  	%rd71, %rd106, 4611686293372403712;
	shr.u32 	%r289, %r284, 4;
	cvt.u64.u32 	%rd107, %r289;
	and.b64  	%rd108, %rd107, 16383;
	or.b64  	%rd72, %rd108, 4611686293372403712;
	// begin inline asm
	wgmma.mma_async.sync.aligned.m64n128k16.f32.bf16.bf16 {%f1814,%f1815,%f1816,%f1817,%f1818,%f1819,%f1820,%f1821,%f1822,%f1823,%f1824,%f1825,%f1826,%f1827,%f1828,%f1829,%f1830,%f1831,%f1832,%f1833,%f1834,%f1835,%f1836,%f1837,%f1838,%f1839,%f1840,%f1841,%f1842,%f1843,%f1844,%f1845,%f1846,%f1847,%f1848,%f1849,%f1850,%f1851,%f1852,%f1853,%f1854,%f1855,%f1856,%f1857,%f1858,%f1859,%f1860,%f1861,%f1862,%f1863,%f1864,%f1865,%f1866,%f1867,%f1868,%f1869,%f1870,%f1871,%f1872,%f1873,%f1874,%f1875,%f1876,%f1877}, %rd71, %rd72, 1, 1, 1, 0, 0;
	// end inline asm
	add.s64 	%rd73, %rd106, 4611686293372403714;
	add.s64 	%rd74, %rd108, 4611686293372403714;
	// begin inline asm
	wgmma.mma_async.sync.aligned.m64n128k16.f32.bf16.bf16 {%f1814,%f1815,%f1816,%f1817,%f1818,%f1819,%f1820,%f1821,%f1822,%f1823,%f1824,%f1825,%f1826,%f1827,%f1828,%f1829,%f1830,%f1831,%f1832,%f1833,%f1834,%f1835,%f1836,%f1837,%f1838,%f1839,%f1840,%f1841,%f1842,%f1843,%f1844,%f1845,%f1846,%f1847,%f1848,%f1849,%f1850,%f1851,%f1852,%f1853,%f1854,%f1855,%f1856,%f1857,%f1858,%f1859,%f1860,%f1861,%f1862,%f1863,%f1864,%f1865,%f1866,%f1867,%f1868,%f1869,%f1870,%f1871,%f1872,%f1873,%f1874,%f1875,%f1876,%f1877}, %rd73, %rd74, 1, 1, 1, 0, 0;
	// end inline asm
	add.s64 	%rd75, %rd106, 4611686293372403716;
	add.s64 	%rd76, %rd108, 4611686293372403716;
	// begin inline asm
	wgmma.mma_async.sync.aligned.m64n128k16.f32.bf16.bf16 {%f1814,%f1815,%f1816,%f1817,%f1818,%f1819,%f1820,%f1821,%f1822,%f1823,%f1824,%f1825,%f1826,%f1827,%f1828,%f1829,%f1830,%f1831,%f1832,%f1833,%f1834,%f1835,%f1836,%f1837,%f1838,%f1839,%f1840,%f1841,%f1842,%f1843,%f1844,%f1845,%f1846,%f1847,%f1848,%f1849,%f1850,%f1851,%f1852,%f1853,%f1854,%f1855,%f1856,%f1857,%f1858,%f1859,%f1860,%f1861,%f1862,%f1863,%f1864,%f1865,%f1866,%f1867,%f1868,%f1869,%f1870,%f1871,%f1872,%f1873,%f1874,%f1875,%f1876,%f1877}, %rd75, %rd76, 1, 1, 1, 0, 0;
	// end inline asm
	add.s64 	%rd77, %rd106, 4611686293372403718;
	add.s64 	%rd78, %rd108, 4611686293372403718;
	// begin inline asm
	wgmma.mma_async.sync.aligned.m64n128k16.f32.bf16.bf16 {%f1814,%f1815,%f1816,%f1817,%f1818,%f1819,%f1820,%f1821,%f1822,%f1823,%f1824,%f1825,%f1826,%f1827,%f1828,%f1829,%f1830,%f1831,%f1832,%f1833,%f1834,%f1835,%f1836,%f1837,%f1838,%f1839,%f1840,%f1841,%f1842,%f1843,%f1844,%f1845,%f1846,%f1847,%f1848,%f1849,%f1850,%f1851,%f1852,%f1853,%f1854,%f1855,%f1856,%f1857,%f1858,%f1859,%f1860,%f1861,%f1862,%f1863,%f1864,%f1865,%f1866,%f1867,%f1868,%f1869,%f1870,%f1871,%f1872,%f1873,%f1874,%f1875,%f1876,%f1877}, %rd77, %rd78, 1, 1, 1, 0, 0;
	// end inline asm
	add.s64 	%rd79, %rd106, 4611686293372404224;
	// begin inline asm
	wgmma.mma_async.sync.aligned.m64n128k16.f32.bf16.bf16 {%f1878,%f1879,%f1880,%f1881,%f1882,%f1883,%f1884,%f1885,%f1886,%f1887,%f1888,%f1889,%f1890,%f1891,%f1892,%f1893,%f1894,%f1895,%f1896,%f1897,%f1898,%f1899,%f1900,%f1901,%f1902,%f1903,%f1904,%f1905,%f1906,%f1907,%f1908,%f1909,%f1910,%f1911,%f1912,%f1913,%f1914,%f1915,%f1916,%f1917,%f1918,%f1919,%f1920,%f1921,%f1922,%f1923,%f1924,%f1925,%f1926,%f1927,%f1928,%f1929,%f1930,%f1931,%f1932,%f1933,%f1934,%f1935,%f1936,%f1937,%f1938,%f1939,%f1940,%f1941}, %rd79, %rd72, 1, 1, 1, 0, 0;
	// end inline asm
	add.s64 	%rd81, %rd106, 4611686293372404226;
	// begin inline asm
	wgmma.mma_async.sync.aligned.m64n128k16.f32.bf16.bf16 {%f1878,%f1879,%f1880,%f1881,%f1882,%f1883,%f1884,%f1885,%f1886,%f1887,%f1888,%f1889,%f1890,%f1891,%f1892,%f1893,%f1894,%f1895,%f1896,%f1897,%f1898,%f1899,%f1900,%f1901,%f1902,%f1903,%f1904,%f1905,%f1906,%f1907,%f1908,%f1909,%f1910,%f1911,%f1912,%f1913,%f1914,%f1915,%f1916,%f1917,%f1918,%f1919,%f1920,%f1921,%f1922,%f1923,%f1924,%f1925,%f1926,%f1927,%f1928,%f1929,%f1930,%f1931,%f1932,%f1933,%f1934,%f1935,%f1936,%f1937,%f1938,%f1939,%f1940,%f1941}, %rd81, %rd74, 1, 1, 1, 0, 0;
	// end inline asm
	add.s64 	%rd83, %rd106, 4611686293372404228;
	// begin inline asm
	wgmma.mma_async.sync.aligned.m64n128k16.f32.bf16.bf16 {%f1878,%f1879,%f1880,%f1881,%f1882,%f1883,%f1884,%f1885,%f1886,%f1887,%f1888,%f1889,%f1890,%f1891,%f1892,%f1893,%f1894,%f1895,%f1896,%f1897,%f1898,%f1899,%f1900,%f1901,%f1902,%f1903,%f1904,%f1905,%f1906,%f1907,%f1908,%f1909,%f1910,%f1911,%f1912,%f1913,%f1914,%f1915,%f1916,%f1917,%f1918,%f1919,%f1920,%f1921,%f1922,%f1923,%f1924,%f1925,%f1926,%f1927,%f1928,%f1929,%f1930,%f1931,%f1932,%f1933,%f1934,%f1935,%f1936,%f1937,%f1938,%f1939,%f1940,%f1941}, %rd83, %rd76, 1, 1, 1, 0, 0;
	// end inline asm
	add.s64 	%rd85, %rd106, 4611686293372404230;
	// begin inline asm
	wgmma.mma_async.sync.aligned.m64n128k16.f32.bf16.bf16 {%f1878,%f1879,%f1880,%f1881,%f1882,%f1883,%f1884,%f1885,%f1886,%f1887,%f1888,%f1889,%f1890,%f1891,%f1892,%f1893,%f1894,%f1895,%f1896,%f1897,%f1898,%f1899,%f1900,%f1901,%f1902,%f1903,%f1904,%f1905,%f1906,%f1907,%f1908,%f1909,%f1910,%f1911,%f1912,%f1913,%f1914,%f1915,%f1916,%f1917,%f1918,%f1919,%f1920,%f1921,%f1922,%f1923,%f1924,%f1925,%f1926,%f1927,%f1928,%f1929,%f1930,%f1931,%f1932,%f1933,%f1934,%f1935,%f1936,%f1937,%f1938,%f1939,%f1940,%f1941}, %rd85, %rd78, 1, 1, 1, 0, 0;
	// end inline asm
	// begin inline asm
	wgmma.commit_group.sync.aligned;
	// end inline asm
	mov.b32 	%f1410, %r282;
	mov.b32 	%f1415, %r284;
	mov.f32 	%f1416, %f1550;
	mov.f32 	%f1417, %f1549;
	mov.f32 	%f1411, %f1549;
	mov.f32 	%f1412, %f1550;
	mov.f32 	%f1413, %f1551;
	mov.f32 	%f1414, %f1551;
	mov.f32 	%f1418, %f1551;
	mov.f32 	%f1419, %f1551;
	// begin inline asm
	// wait for regs: %f1814,%f1815,%f1816,%f1817,%f1818,%f1819,%f1820,%f1821,%f1822,%f1823,%f1824,%f1825,%f1826,%f1827,%f1828,%f1829,%f1830,%f1831,%f1832,%f1833,%f1834,%f1835,%f1836,%f1837,%f1838,%f1839,%f1840,%f1841,%f1842,%f1843,%f1844,%f1845,%f1846,%f1847,%f1848,%f1849,%f1850,%f1851,%f1852,%f1853,%f1854,%f1855,%f1856,%f1857,%f1858,%f1859,%f1860,%f1861,%f1862,%f1863,%f1864,%f1865,%f1866,%f1867,%f1868,%f1869,%f1870,%f1871,%f1872,%f1873,%f1874,%f1875,%f1876,%f1877,%f1878,%f1879,%f1880,%f1881,%f1882,%f1883,%f1884,%f1885,%f1886,%f1887,%f1888,%f1889,%f1890,%f1891,%f1892,%f1893,%f1894,%f1895,%f1896,%f1897,%f1898,%f1899,%f1900,%f1901,%f1902,%f1903,%f1904,%f1905,%f1906,%f1907,%f1908,%f1909,%f1910,%f1911,%f1912,%f1913,%f1914,%f1915,%f1916,%f1917,%f1918,%f1919,%f1920,%f1921,%f1922,%f1923,%f1924,%f1925,%f1926,%f1927,%f1928,%f1929,%f1930,%f1931,%f1932,%f1933,%f1934,%f1935,%f1936,%f1937,%f1938,%f1939,%f1940,%f1941,%f1410,%f1411,%f1412,%f1413,%f1414,%f1415,%f1416,%f1417,%f1418,%f1419
	wgmma.wait_group.sync.aligned 1;
	// end inline asm
	.loc	1 78 13
	add.s64 	%rd87, %rd16, %rd141;
	add.s64 	%rd88, %rd15, %rd141;
	add.s64 	%rd89, %rd14, %rd141;
	add.s64 	%rd90, %rd13, %rd141;
	add.s64 	%rd91, %rd12, %rd141;
	add.s64 	%rd92, %rd11, %rd141;
	add.s64 	%rd93, %rd10, %rd141;
	.loc	1 79 13
	add.s64 	%rd94, %rd9, %rd141;
	add.s64 	%rd95, %rd8, %rd141;
	add.s64 	%rd96, %rd7, %rd141;
	add.s64 	%rd97, %rd6, %rd141;
	add.s64 	%rd98, %rd5, %rd141;
	add.s64 	%rd99, %rd4, %rd141;
	add.s64 	%rd100, %rd3, %rd141;
	add.s64 	%rd101, %rd2, %rd141;
	.loc	1 68 25
	add.s64 	%rd102, %rd1, %rd141;
	add.s32 	%r290, %r610, 1;
	setp.lt.s32 	%p52, %r290, 3;
	selp.b32 	%r610, %r290, 0, %p52;
	.loc	1 70 24
	shl.b32 	%r291, %r610, 14;
	add.s32 	%r292, %r229, %r291;
	bar.sync 	0;
	add.s32 	%r247, %r292, %r228;
	add.s32 	%r249, %r292, %r231;
	add.s32 	%r251, %r292, %r233;
	add.s32 	%r253, %r292, %r235;
	add.s32 	%r255, %r292, %r237;
	add.s32 	%r257, %r292, %r239;
	add.s32 	%r259, %r292, %r241;
	add.s32 	%r261, %r292, %r243;
	selp.b32 	%r248, 16, 0, %p50;
	// begin inline asm
	@%p2 cp.async.cg.shared.global [ %r247 + 0 ], [ %rd87 + 0 ], 0x10, %r248;
	// end inline asm
	// begin inline asm
	@%p2 cp.async.cg.shared.global [ %r249 + 0 ], [ %rd88 + 0 ], 0x10, %r248;
	// end inline asm
	// begin inline asm
	@%p2 cp.async.cg.shared.global [ %r251 + 0 ], [ %rd89 + 0 ], 0x10, %r248;
	// end inline asm
	// begin inline asm
	@%p2 cp.async.cg.shared.global [ %r253 + 0 ], [ %rd90 + 0 ], 0x10, %r248;
	// end inline asm
	// begin inline asm
	@%p2 cp.async.cg.shared.global [ %r255 + 0 ], [ %rd91 + 0 ], 0x10, %r248;
	// end inline asm
	// begin inline asm
	@%p2 cp.async.cg.shared.global [ %r257 + 0 ], [ %rd92 + 0 ], 0x10, %r248;
	// end inline asm
	// begin inline asm
	@%p2 cp.async.cg.shared.global [ %r259 + 0 ], [ %rd93 + 0 ], 0x10, %r248;
	// end inline asm
	// begin inline asm
	@%p2 cp.async.cg.shared.global [ %r261 + 0 ], [ %rd94 + 0 ], 0x10, %r248;
	// end inline asm
	// begin inline asm
	cp.async.commit_group ;
	// end inline asm
	.loc	1 71 24
	add.s32 	%r301, %r244, %r291;
	add.s32 	%r263, %r301, %r228;
	add.s32 	%r265, %r301, %r231;
	add.s32 	%r267, %r301, %r233;
	add.s32 	%r269, %r301, %r235;
	add.s32 	%r271, %r301, %r237;
	add.s32 	%r273, %r301, %r239;
	add.s32 	%r275, %r301, %r241;
	add.s32 	%r277, %r301, %r243;
	// begin inline asm
	@%p2 cp.async.cg.shared.global [ %r263 + 0 ], [ %rd95 + 0 ], 0x10, %r248;
	// end inline asm
	// begin inline asm
	@%p2 cp.async.cg.shared.global [ %r265 + 0 ], [ %rd96 + 0 ], 0x10, %r248;
	// end inline asm
	// begin inline asm
	@%p2 cp.async.cg.shared.global [ %r267 + 0 ], [ %rd97 + 0 ], 0x10, %r248;
	// end inline asm
	// begin inline asm
	@%p2 cp.async.cg.shared.global [ %r269 + 0 ], [ %rd98 + 0 ], 0x10, %r248;
	// end inline asm
	// begin inline asm
	@%p2 cp.async.cg.shared.global [ %r271 + 0 ], [ %rd99 + 0 ], 0x10, %r248;
	// end inline asm
	// begin inline asm
	@%p2 cp.async.cg.shared.global [ %r273 + 0 ], [ %rd100 + 0 ], 0x10, %r248;
	// end inline asm
	// begin inline asm
	@%p2 cp.async.cg.shared.global [ %r275 + 0 ], [ %rd101 + 0 ], 0x10, %r248;
	// end inline asm
	// begin inline asm
	@%p2 cp.async.cg.shared.global [ %r277 + 0 ], [ %rd102 + 0 ], 0x10, %r248;
	// end inline asm
	// begin inline asm
	cp.async.commit_group ;
	// end inline asm
	.loc	1 68 25
	add.s64 	%rd141, %rd141, 128;
	setp.lt.u32 	%p53, %r608, 3008;
	@%p53 bra 	$L__BB0_3;
	.loc	1 53 40
	and.b32  	%r494, %r4, 120;
	.loc	1 53 27
	or.b32  	%r495, %r5, 8;
	or.b32  	%r496, %r5, 16;
	or.b32  	%r497, %r5, 24;
	or.b32  	%r498, %r5, 32;
	or.b32  	%r499, %r5, 40;
	or.b32  	%r500, %r5, 48;
	or.b32  	%r501, %r5, 56;
	or.b32  	%r502, %r5, 64;
	or.b32  	%r503, %r5, 72;
	or.b32  	%r504, %r5, 80;
	or.b32  	%r505, %r5, 88;
	or.b32  	%r506, %r5, 96;
	or.b32  	%r507, %r5, 104;
	or.b32  	%r508, %r5, 112;
	or.b32  	%r509, %r5, 120;
	.loc	1 54 27
	or.b32  	%r510, %r494, %r6;
	.loc	1 68 25
	// begin inline asm
	// wait for regs: %f1814,%f1815,%f1816,%f1817,%f1818,%f1819,%f1820,%f1821,%f1822,%f1823,%f1824,%f1825,%f1826,%f1827,%f1828,%f1829,%f1830,%f1831,%f1832,%f1833,%f1834,%f1835,%f1836,%f1837,%f1838,%f1839,%f1840,%f1841,%f1842,%f1843,%f1844,%f1845,%f1846,%f1847,%f1848,%f1849,%f1850,%f1851,%f1852,%f1853,%f1854,%f1855,%f1856,%f1857,%f1858,%f1859,%f1860,%f1861,%f1862,%f1863,%f1864,%f1865,%f1866,%f1867,%f1868,%f1869,%f1870,%f1871,%f1872,%f1873,%f1874,%f1875,%f1876,%f1877,%f1878,%f1879,%f1880,%f1881,%f1882,%f1883,%f1884,%f1885,%f1886,%f1887,%f1888,%f1889,%f1890,%f1891,%f1892,%f1893,%f1894,%f1895,%f1896,%f1897,%f1898,%f1899,%f1900,%f1901,%f1902,%f1903,%f1904,%f1905,%f1906,%f1907,%f1908,%f1909,%f1910,%f1911,%f1912,%f1913,%f1914,%f1915,%f1916,%f1917,%f1918,%f1919,%f1920,%f1921,%f1922,%f1923,%f1924,%f1925,%f1926,%f1927,%f1928,%f1929,%f1930,%f1931,%f1932,%f1933,%f1934,%f1935,%f1936,%f1937,%f1938,%f1939,%f1940,%f1941
	wgmma.wait_group.sync.aligned 0;
	// end inline asm
	// begin inline asm
	cp.async.wait_group 0x0;
	// end inline asm
	bar.sync 	0;
	.loc	1 86 20
	setp.lt.s32 	%p70, %r5, %r1;
	setp.lt.s32 	%p71, %r495, %r1;
	setp.lt.s32 	%p72, %r496, %r1;
	setp.lt.s32 	%p73, %r497, %r1;
	setp.lt.s32 	%p74, %r498, %r1;
	setp.lt.s32 	%p75, %r499, %r1;
	setp.lt.s32 	%p76, %r500, %r1;
	setp.lt.s32 	%p77, %r501, %r1;
	setp.lt.s32 	%p78, %r502, %r1;
	setp.lt.s32 	%p79, %r503, %r1;
	setp.lt.s32 	%p80, %r504, %r1;
	setp.lt.s32 	%p81, %r505, %r1;
	setp.lt.s32 	%p82, %r506, %r1;
	setp.lt.s32 	%p83, %r507, %r1;
	setp.lt.s32 	%p84, %r508, %r1;
	setp.lt.s32 	%p85, %r509, %r1;
	.loc	1 86 34
	setp.lt.s32 	%p86, %r510, 3072;
	.loc	1 86 26
	and.pred  	%p54, %p86, %p70;
	and.pred  	%p55, %p71, %p86;
	and.pred  	%p56, %p72, %p86;
	and.pred  	%p57, %p73, %p86;
	and.pred  	%p58, %p74, %p86;
	and.pred  	%p59, %p75, %p86;
	and.pred  	%p60, %p76, %p86;
	and.pred  	%p61, %p77, %p86;
	and.pred  	%p62, %p78, %p86;
	and.pred  	%p63, %p79, %p86;
	and.pred  	%p64, %p80, %p86;
	and.pred  	%p65, %p81, %p86;
	and.pred  	%p66, %p82, %p86;
	and.pred  	%p67, %p83, %p86;
	and.pred  	%p68, %p84, %p86;
	and.pred  	%p69, %p85, %p86;
	.loc	1 89 22
	mad.lo.s32 	%r511, %r5, 3072, %r510;
	add.s32 	%r512, %r511, 24576;
	add.s32 	%r513, %r511, 49152;
	add.s32 	%r514, %r511, 73728;
	add.s32 	%r515, %r511, 98304;
	add.s32 	%r516, %r511, 122880;
	add.s32 	%r517, %r511, 147456;
	add.s32 	%r518, %r511, 172032;
	add.s32 	%r519, %r511, 196608;
	add.s32 	%r520, %r511, 221184;
	add.s32 	%r521, %r511, 245760;
	add.s32 	%r522, %r511, 270336;
	add.s32 	%r523, %r511, 294912;
	add.s32 	%r524, %r511, 319488;
	add.s32 	%r525, %r511, 344064;
	add.s32 	%r526, %r511, 368640;
	.loc	1 90 25
	mul.wide.s32 	%rd125, %r511, 2;
	add.s64 	%rd109, %rd21, %rd125;
	mul.wide.s32 	%rd126, %r512, 2;
	add.s64 	%rd110, %rd21, %rd126;
	mul.wide.s32 	%rd127, %r513, 2;
	add.s64 	%rd111, %rd21, %rd127;
	mul.wide.s32 	%rd128, %r514, 2;
	add.s64 	%rd112, %rd21, %rd128;
	mul.wide.s32 	%rd129, %r515, 2;
	add.s64 	%rd113, %rd21, %rd129;
	mul.wide.s32 	%rd130, %r516, 2;
	add.s64 	%rd114, %rd21, %rd130;
	mul.wide.s32 	%rd131, %r517, 2;
	add.s64 	%rd115, %rd21, %rd131;
	mul.wide.s32 	%rd132, %r518, 2;
	add.s64 	%rd116, %rd21, %rd132;
	mul.wide.s32 	%rd133, %r519, 2;
	add.s64 	%rd117, %rd21, %rd133;
	mul.wide.s32 	%rd134, %r520, 2;
	add.s64 	%rd118, %rd21, %rd134;
	mul.wide.s32 	%rd135, %r521, 2;
	add.s64 	%rd119, %rd21, %rd135;
	mul.wide.s32 	%rd136, %r522, 2;
	add.s64 	%rd120, %rd21, %rd136;
	mul.wide.s32 	%rd137, %r523, 2;
	add.s64 	%rd121, %rd21, %rd137;
	mul.wide.s32 	%rd138, %r524, 2;
	add.s64 	%rd122, %rd21, %rd138;
	mul.wide.s32 	%rd139, %r525, 2;
	add.s64 	%rd123, %rd21, %rd139;
	mul.wide.s32 	%rd140, %r526, 2;
	add.s64 	%rd124, %rd21, %rd140;
	.loc	1 90 67
	mov.b32 	%r302, %f1814;
	// begin inline asm
	cvt.rn.bf16.f32 %rs1, %r302;
	// end inline asm
	mov.b32 	%r303, %f1815;
	// begin inline asm
	cvt.rn.bf16.f32 %rs2, %r303;
	// end inline asm
	mov.b32 	%r304, %f1816;
	// begin inline asm
	cvt.rn.bf16.f32 %rs3, %r304;
	// end inline asm
	mov.b32 	%r305, %f1817;
	// begin inline asm
	cvt.rn.bf16.f32 %rs4, %r305;
	// end inline asm
	mov.b32 	%r306, %f1818;
	// begin inline asm
	cvt.rn.bf16.f32 %rs5, %r306;
	// end inline asm
	mov.b32 	%r307, %f1819;
	// begin inline asm
	cvt.rn.bf16.f32 %rs6, %r307;
	// end inline asm
	mov.b32 	%r308, %f1820;
	// begin inline asm
	cvt.rn.bf16.f32 %rs7, %r308;
	// end inline asm
	mov.b32 	%r309, %f1821;
	// begin inline asm
	cvt.rn.bf16.f32 %rs8, %r309;
	// end inline asm
	mov.b32 	%r310, %f1822;
	// begin inline asm
	cvt.rn.bf16.f32 %rs9, %r310;
	// end inline asm
	mov.b32 	%r311, %f1823;
	// begin inline asm
	cvt.rn.bf16.f32 %rs10, %r311;
	// end inline asm
	mov.b32 	%r312, %f1824;
	// begin inline asm
	cvt.rn.bf16.f32 %rs11, %r312;
	// end inline asm
	mov.b32 	%r313, %f1825;
	// begin inline asm
	cvt.rn.bf16.f32 %rs12, %r313;
	// end inline asm
	mov.b32 	%r314, %f1826;
	// begin inline asm
	cvt.rn.bf16.f32 %rs13, %r314;
	// end inline asm
	mov.b32 	%r315, %f1827;
	// begin inline asm
	cvt.rn.bf16.f32 %rs14, %r315;
	// end inline asm
	mov.b32 	%r316, %f1828;
	// begin inline asm
	cvt.rn.bf16.f32 %rs15, %r316;
	// end inline asm
	mov.b32 	%r317, %f1829;
	// begin inline asm
	cvt.rn.bf16.f32 %rs16, %r317;
	// end inline asm
	mov.b32 	%r318, %f1830;
	// begin inline asm
	cvt.rn.bf16.f32 %rs17, %r318;
	// end inline asm
	mov.b32 	%r319, %f1831;
	// begin inline asm
	cvt.rn.bf16.f32 %rs18, %r319;
	// end inline asm
	mov.b32 	%r320, %f1832;
	// begin inline asm
	cvt.rn.bf16.f32 %rs19, %r320;
	// end inline asm
	mov.b32 	%r321, %f1833;
	// begin inline asm
	cvt.rn.bf16.f32 %rs20, %r321;
	// end inline asm
	mov.b32 	%r322, %f1834;
	// begin inline asm
	cvt.rn.bf16.f32 %rs21, %r322;
	// end inline asm
	mov.b32 	%r323, %f1835;
	// begin inline asm
	cvt.rn.bf16.f32 %rs22, %r323;
	// end inline asm
	mov.b32 	%r324, %f1836;
	// begin inline asm
	cvt.rn.bf16.f32 %rs23, %r324;
	// end inline asm
	mov.b32 	%r325, %f1837;
	// begin inline asm
	cvt.rn.bf16.f32 %rs24, %r325;
	// end inline asm
	mov.b32 	%r326, %f1838;
	// begin inline asm
	cvt.rn.bf16.f32 %rs25, %r326;
	// end inline asm
	mov.b32 	%r327, %f1839;
	// begin inline asm
	cvt.rn.bf16.f32 %rs26, %r327;
	// end inline asm
	mov.b32 	%r328, %f1840;
	// begin inline asm
	cvt.rn.bf16.f32 %rs27, %r328;
	// end inline asm
	mov.b32 	%r329, %f1841;
	// begin inline asm
	cvt.rn.bf16.f32 %rs28, %r329;
	// end inline asm
	mov.b32 	%r330, %f1842;
	// begin inline asm
	cvt.rn.bf16.f32 %rs29, %r330;
	// end inline asm
	mov.b32 	%r331, %f1843;
	// begin inline asm
	cvt.rn.bf16.f32 %rs30, %r331;
	// end inline asm
	mov.b32 	%r332, %f1844;
	// begin inline asm
	cvt.rn.bf16.f32 %rs31, %r332;
	// end inline asm
	mov.b32 	%r333, %f1845;
	// begin inline asm
	cvt.rn.bf16.f32 %rs32, %r333;
	// end inline asm
	mov.b32 	%r334, %f1846;
	// begin inline asm
	cvt.rn.bf16.f32 %rs33, %r334;
	// end inline asm
	mov.b32 	%r335, %f1847;
	// begin inline asm
	cvt.rn.bf16.f32 %rs34, %r335;
	// end inline asm
	mov.b32 	%r336, %f1848;
	// begin inline asm
	cvt.rn.bf16.f32 %rs35, %r336;
	// end inline asm
	mov.b32 	%r337, %f1849;
	// begin inline asm
	cvt.rn.bf16.f32 %rs36, %r337;
	// end inline asm
	mov.b32 	%r338, %f1850;
	// begin inline asm
	cvt.rn.bf16.f32 %rs37, %r338;
	// end inline asm
	mov.b32 	%r339, %f1851;
	// begin inline asm
	cvt.rn.bf16.f32 %rs38, %r339;
	// end inline asm
	mov.b32 	%r340, %f1852;
	// begin inline asm
	cvt.rn.bf16.f32 %rs39, %r340;
	// end inline asm
	mov.b32 	%r341, %f1853;
	// begin inline asm
	cvt.rn.bf16.f32 %rs40, %r341;
	// end inline asm
	mov.b32 	%r342, %f1854;
	// begin inline asm
	cvt.rn.bf16.f32 %rs41, %r342;
	// end inline asm
	mov.b32 	%r343, %f1855;
	// begin inline asm
	cvt.rn.bf16.f32 %rs42, %r343;
	// end inline asm
	mov.b32 	%r344, %f1856;
	// begin inline asm
	cvt.rn.bf16.f32 %rs43, %r344;
	// end inline asm
	mov.b32 	%r345, %f1857;
	// begin inline asm
	cvt.rn.bf16.f32 %rs44, %r345;
	// end inline asm
	mov.b32 	%r346, %f1858;
	// begin inline asm
	cvt.rn.bf16.f32 %rs45, %r346;
	// end inline asm
	mov.b32 	%r347, %f1859;
	// begin inline asm
	cvt.rn.bf16.f32 %rs46, %r347;
	// end inline asm
	mov.b32 	%r348, %f1860;
	// begin inline asm
	cvt.rn.bf16.f32 %rs47, %r348;
	// end inline asm
	mov.b32 	%r349, %f1861;
	// begin inline asm
	cvt.rn.bf16.f32 %rs48, %r349;
	// end inline asm
	mov.b32 	%r350, %f1862;
	// begin inline asm
	cvt.rn.bf16.f32 %rs49, %r350;
	// end inline asm
	mov.b32 	%r351, %f1863;
	// begin inline asm
	cvt.rn.bf16.f32 %rs50, %r351;
	// end inline asm
	mov.b32 	%r352, %f1864;
	// begin inline asm
	cvt.rn.bf16.f32 %rs51, %r352;
	// end inline asm
	mov.b32 	%r353, %f1865;
	// begin inline asm
	cvt.rn.bf16.f32 %rs52, %r353;
	// end inline asm
	mov.b32 	%r354, %f1866;
	// begin inline asm
	cvt.rn.bf16.f32 %rs53, %r354;
	// end inline asm
	mov.b32 	%r355, %f1867;
	// begin inline asm
	cvt.rn.bf16.f32 %rs54, %r355;
	// end inline asm
	mov.b32 	%r356, %f1868;
	// begin inline asm
	cvt.rn.bf16.f32 %rs55, %r356;
	// end inline asm
	mov.b32 	%r357, %f1869;
	// begin inline asm
	cvt.rn.bf16.f32 %rs56, %r357;
	// end inline asm
	mov.b32 	%r358, %f1870;
	// begin inline asm
	cvt.rn.bf16.f32 %rs57, %r358;
	// end inline asm
	mov.b32 	%r359, %f1871;
	// begin inline asm
	cvt.rn.bf16.f32 %rs58, %r359;
	// end inline asm
	mov.b32 	%r360, %f1872;
	// begin inline asm
	cvt.rn.bf16.f32 %rs59, %r360;
	// end inline asm
	mov.b32 	%r361, %f1873;
	// begin inline asm
	cvt.rn.bf16.f32 %rs60, %r361;
	// end inline asm
	mov.b32 	%r362, %f1874;
	// begin inline asm
	cvt.rn.bf16.f32 %rs61, %r362;
	// end inline asm
	mov.b32 	%r363, %f1875;
	// begin inline asm
	cvt.rn.bf16.f32 %rs62, %r363;
	// end inline asm
	mov.b32 	%r364, %f1876;
	// begin inline asm
	cvt.rn.bf16.f32 %rs63, %r364;
	// end inline asm
	mov.b32 	%r365, %f1877;
	// begin inline asm
	cvt.rn.bf16.f32 %rs64, %r365;
	// end inline asm
	mov.b32 	%r366, %f1878;
	// begin inline asm
	cvt.rn.bf16.f32 %rs65, %r366;
	// end inline asm
	mov.b32 	%r367, %f1879;
	// begin inline asm
	cvt.rn.bf16.f32 %rs66, %r367;
	// end inline asm
	mov.b32 	%r368, %f1880;
	// begin inline asm
	cvt.rn.bf16.f32 %rs67, %r368;
	// end inline asm
	mov.b32 	%r369, %f1881;
	// begin inline asm
	cvt.rn.bf16.f32 %rs68, %r369;
	// end inline asm
	mov.b32 	%r370, %f1882;
	// begin inline asm
	cvt.rn.bf16.f32 %rs69, %r370;
	// end inline asm
	mov.b32 	%r371, %f1883;
	// begin inline asm
	cvt.rn.bf16.f32 %rs70, %r371;
	// end inline asm
	mov.b32 	%r372, %f1884;
	// begin inline asm
	cvt.rn.bf16.f32 %rs71, %r372;
	// end inline asm
	mov.b32 	%r373, %f1885;
	// begin inline asm
	cvt.rn.bf16.f32 %rs72, %r373;
	// end inline asm
	mov.b32 	%r374, %f1886;
	// begin inline asm
	cvt.rn.bf16.f32 %rs73, %r374;
	// end inline asm
	mov.b32 	%r375, %f1887;
	// begin inline asm
	cvt.rn.bf16.f32 %rs74, %r375;
	// end inline asm
	mov.b32 	%r376, %f1888;
	// begin inline asm
	cvt.rn.bf16.f32 %rs75, %r376;
	// end inline asm
	mov.b32 	%r377, %f1889;
	// begin inline asm
	cvt.rn.bf16.f32 %rs76, %r377;
	// end inline asm
	mov.b32 	%r378, %f1890;
	// begin inline asm
	cvt.rn.bf16.f32 %rs77, %r378;
	// end inline asm
	mov.b32 	%r379, %f1891;
	// begin inline asm
	cvt.rn.bf16.f32 %rs78, %r379;
	// end inline asm
	mov.b32 	%r380, %f1892;
	// begin inline asm
	cvt.rn.bf16.f32 %rs79, %r380;
	// end inline asm
	mov.b32 	%r381, %f1893;
	// begin inline asm
	cvt.rn.bf16.f32 %rs80, %r381;
	// end inline asm
	mov.b32 	%r382, %f1894;
	// begin inline asm
	cvt.rn.bf16.f32 %rs81, %r382;
	// end inline asm
	mov.b32 	%r383, %f1895;
	// begin inline asm
	cvt.rn.bf16.f32 %rs82, %r383;
	// end inline asm
	mov.b32 	%r384, %f1896;
	// begin inline asm
	cvt.rn.bf16.f32 %rs83, %r384;
	// end inline asm
	mov.b32 	%r385, %f1897;
	// begin inline asm
	cvt.rn.bf16.f32 %rs84, %r385;
	// end inline asm
	mov.b32 	%r386, %f1898;
	// begin inline asm
	cvt.rn.bf16.f32 %rs85, %r386;
	// end inline asm
	mov.b32 	%r387, %f1899;
	// begin inline asm
	cvt.rn.bf16.f32 %rs86, %r387;
	// end inline asm
	mov.b32 	%r388, %f1900;
	// begin inline asm
	cvt.rn.bf16.f32 %rs87, %r388;
	// end inline asm
	mov.b32 	%r389, %f1901;
	// begin inline asm
	cvt.rn.bf16.f32 %rs88, %r389;
	// end inline asm
	mov.b32 	%r390, %f1902;
	// begin inline asm
	cvt.rn.bf16.f32 %rs89, %r390;
	// end inline asm
	mov.b32 	%r391, %f1903;
	// begin inline asm
	cvt.rn.bf16.f32 %rs90, %r391;
	// end inline asm
	mov.b32 	%r392, %f1904;
	// begin inline asm
	cvt.rn.bf16.f32 %rs91, %r392;
	// end inline asm
	mov.b32 	%r393, %f1905;
	// begin inline asm
	cvt.rn.bf16.f32 %rs92, %r393;
	// end inline asm
	mov.b32 	%r394, %f1906;
	// begin inline asm
	cvt.rn.bf16.f32 %rs93, %r394;
	// end inline asm
	mov.b32 	%r395, %f1907;
	// begin inline asm
	cvt.rn.bf16.f32 %rs94, %r395;
	// end inline asm
	mov.b32 	%r396, %f1908;
	// begin inline asm
	cvt.rn.bf16.f32 %rs95, %r396;
	// end inline asm
	mov.b32 	%r397, %f1909;
	// begin inline asm
	cvt.rn.bf16.f32 %rs96, %r397;
	// end inline asm
	mov.b32 	%r398, %f1910;
	// begin inline asm
	cvt.rn.bf16.f32 %rs97, %r398;
	// end inline asm
	mov.b32 	%r399, %f1911;
	// begin inline asm
	cvt.rn.bf16.f32 %rs98, %r399;
	// end inline asm
	mov.b32 	%r400, %f1912;
	// begin inline asm
	cvt.rn.bf16.f32 %rs99, %r400;
	// end inline asm
	mov.b32 	%r401, %f1913;
	// begin inline asm
	cvt.rn.bf16.f32 %rs100, %r401;
	// end inline asm
	mov.b32 	%r402, %f1914;
	// begin inline asm
	cvt.rn.bf16.f32 %rs101, %r402;
	// end inline asm
	mov.b32 	%r403, %f1915;
	// begin inline asm
	cvt.rn.bf16.f32 %rs102, %r403;
	// end inline asm
	mov.b32 	%r404, %f1916;
	// begin inline asm
	cvt.rn.bf16.f32 %rs103, %r404;
	// end inline asm
	mov.b32 	%r405, %f1917;
	// begin inline asm
	cvt.rn.bf16.f32 %rs104, %r405;
	// end inline asm
	mov.b32 	%r406, %f1918;
	// begin inline asm
	cvt.rn.bf16.f32 %rs105, %r406;
	// end inline asm
	mov.b32 	%r407, %f1919;
	// begin inline asm
	cvt.rn.bf16.f32 %rs106, %r407;
	// end inline asm
	mov.b32 	%r408, %f1920;
	// begin inline asm
	cvt.rn.bf16.f32 %rs107, %r408;
	// end inline asm
	mov.b32 	%r409, %f1921;
	// begin inline asm
	cvt.rn.bf16.f32 %rs108, %r409;
	// end inline asm
	mov.b32 	%r410, %f1922;
	// begin inline asm
	cvt.rn.bf16.f32 %rs109, %r410;
	// end inline asm
	mov.b32 	%r411, %f1923;
	// begin inline asm
	cvt.rn.bf16.f32 %rs110, %r411;
	// end inline asm
	mov.b32 	%r412, %f1924;
	// begin inline asm
	cvt.rn.bf16.f32 %rs111, %r412;
	// end inline asm
	mov.b32 	%r413, %f1925;
	// begin inline asm
	cvt.rn.bf16.f32 %rs112, %r413;
	// end inline asm
	mov.b32 	%r414, %f1926;
	// begin inline asm
	cvt.rn.bf16.f32 %rs113, %r414;
	// end inline asm
	mov.b32 	%r415, %f1927;
	// begin inline asm
	cvt.rn.bf16.f32 %rs114, %r415;
	// end inline asm
	mov.b32 	%r416, %f1928;
	// begin inline asm
	cvt.rn.bf16.f32 %rs115, %r416;
	// end inline asm
	mov.b32 	%r417, %f1929;
	// begin inline asm
	cvt.rn.bf16.f32 %rs116, %r417;
	// end inline asm
	mov.b32 	%r418, %f1930;
	// begin inline asm
	cvt.rn.bf16.f32 %rs117, %r418;
	// end inline asm
	mov.b32 	%r419, %f1931;
	// begin inline asm
	cvt.rn.bf16.f32 %rs118, %r419;
	// end inline asm
	mov.b32 	%r420, %f1932;
	// begin inline asm
	cvt.rn.bf16.f32 %rs119, %r420;
	// end inline asm
	mov.b32 	%r421, %f1933;
	// begin inline asm
	cvt.rn.bf16.f32 %rs120, %r421;
	// end inline asm
	mov.b32 	%r422, %f1934;
	// begin inline asm
	cvt.rn.bf16.f32 %rs121, %r422;
	// end inline asm
	mov.b32 	%r423, %f1935;
	// begin inline asm
	cvt.rn.bf16.f32 %rs122, %r423;
	// end inline asm
	mov.b32 	%r424, %f1936;
	// begin inline asm
	cvt.rn.bf16.f32 %rs123, %r424;
	// end inline asm
	mov.b32 	%r425, %f1937;
	// begin inline asm
	cvt.rn.bf16.f32 %rs124, %r425;
	// end inline asm
	mov.b32 	%r426, %f1938;
	// begin inline asm
	cvt.rn.bf16.f32 %rs125, %r426;
	// end inline asm
	mov.b32 	%r427, %f1939;
	// begin inline asm
	cvt.rn.bf16.f32 %rs126, %r427;
	// end inline asm
	mov.b32 	%r428, %f1940;
	// begin inline asm
	cvt.rn.bf16.f32 %rs127, %r428;
	// end inline asm
	mov.b32 	%r429, %f1941;
	// begin inline asm
	cvt.rn.bf16.f32 %rs128, %r429;
	// end inline asm
	and.b32  	%r527, %r3, 3;
	bfe.u32 	%r528, %r2, 2, 3;
	shl.b32 	%r529, %r2, 1;
	and.b32  	%r530, %r529, 6;
	shl.b32 	%r531, %r527, 4;
	or.b32  	%r532, %r531, %r528;
	mul.lo.s32 	%r533, %r532, 136;
	or.b32  	%r534, %r533, %r530;
	shl.b32 	%r535, %r534, 1;
	add.s32 	%r537, %r229, %r535;
	mov.b32 	%r538, {%rs1, %rs2};
	st.shared.u32 	[%r537], %r538;
	mov.b32 	%r539, {%rs3, %rs4};
	st.shared.u32 	[%r537+2176], %r539;
	mov.b32 	%r540, {%rs5, %rs6};
	st.shared.u32 	[%r537+16], %r540;
	mov.b32 	%r541, {%rs7, %rs8};
	st.shared.u32 	[%r537+2192], %r541;
	mov.b32 	%r542, {%rs9, %rs10};
	st.shared.u32 	[%r537+32], %r542;
	mov.b32 	%r543, {%rs11, %rs12};
	st.shared.u32 	[%r537+2208], %r543;
	mov.b32 	%r544, {%rs13, %rs14};
	st.shared.u32 	[%r537+48], %r544;
	mov.b32 	%r545, {%rs15, %rs16};
	st.shared.u32 	[%r537+2224], %r545;
	mov.b32 	%r546, {%rs17, %rs18};
	st.shared.u32 	[%r537+64], %r546;
	mov.b32 	%r547, {%rs19, %rs20};
	st.shared.u32 	[%r537+2240], %r547;
	mov.b32 	%r548, {%rs21, %rs22};
	st.shared.u32 	[%r537+80], %r548;
	mov.b32 	%r549, {%rs23, %rs24};
	st.shared.u32 	[%r537+2256], %r549;
	mov.b32 	%r550, {%rs25, %rs26};
	st.shared.u32 	[%r537+96], %r550;
	mov.b32 	%r551, {%rs27, %rs28};
	st.shared.u32 	[%r537+2272], %r551;
	mov.b32 	%r552, {%rs29, %rs30};
	st.shared.u32 	[%r537+112], %r552;
	mov.b32 	%r553, {%rs31, %rs32};
	st.shared.u32 	[%r537+2288], %r553;
	mov.b32 	%r554, {%rs33, %rs34};
	st.shared.u32 	[%r537+128], %r554;
	mov.b32 	%r555, {%rs35, %rs36};
	st.shared.u32 	[%r537+2304], %r555;
	mov.b32 	%r556, {%rs37, %rs38};
	st.shared.u32 	[%r537+144], %r556;
	mov.b32 	%r557, {%rs39, %rs40};
	st.shared.u32 	[%r537+2320], %r557;
	mov.b32 	%r558, {%rs41, %rs42};
	st.shared.u32 	[%r537+160], %r558;
	mov.b32 	%r559, {%rs43, %rs44};
	st.shared.u32 	[%r537+2336], %r559;
	mov.b32 	%r560, {%rs45, %rs46};
	st.shared.u32 	[%r537+176], %r560;
	mov.b32 	%r561, {%rs47, %rs48};
	st.shared.u32 	[%r537+2352], %r561;
	mov.b32 	%r562, {%rs49, %rs50};
	st.shared.u32 	[%r537+192], %r562;
	mov.b32 	%r563, {%rs51, %rs52};
	st.shared.u32 	[%r537+2368], %r563;
	mov.b32 	%r564, {%rs53, %rs54};
	st.shared.u32 	[%r537+208], %r564;
	mov.b32 	%r565, {%rs55, %rs56};
	st.shared.u32 	[%r537+2384], %r565;
	mov.b32 	%r566, {%rs57, %rs58};
	st.shared.u32 	[%r537+224], %r566;
	mov.b32 	%r567, {%rs59, %rs60};
	st.shared.u32 	[%r537+2400], %r567;
	mov.b32 	%r568, {%rs61, %rs62};
	st.shared.u32 	[%r537+240], %r568;
	mov.b32 	%r569, {%rs63, %rs64};
	st.shared.u32 	[%r537+2416], %r569;
	bar.sync 	0;
	bfe.u32 	%r570, %r2, 4, 1;
	shl.b32 	%r571, %r527, 1;
	or.b32  	%r572, %r571, %r570;
	mad.lo.s32 	%r573, %r572, 136, %r494;
	shl.b32 	%r574, %r573, 1;
	add.s32 	%r575, %r229, %r574;
	ld.shared.v4.u32 	{%r430, %r431, %r432, %r433}, [%r575];
	ld.shared.v4.u32 	{%r434, %r435, %r436, %r437}, [%r575+2176];
	ld.shared.v4.u32 	{%r438, %r439, %r440, %r441}, [%r575+4352];
	ld.shared.v4.u32 	{%r442, %r443, %r444, %r445}, [%r575+6528];
	ld.shared.v4.u32 	{%r446, %r447, %r448, %r449}, [%r575+8704];
	ld.shared.v4.u32 	{%r450, %r451, %r452, %r453}, [%r575+10880];
	ld.shared.v4.u32 	{%r454, %r455, %r456, %r457}, [%r575+13056];
	ld.shared.v4.u32 	{%r458, %r459, %r460, %r461}, [%r575+15232];
	bar.sync 	0;
	mov.b32 	%r576, {%rs65, %rs66};
	st.shared.u32 	[%r537], %r576;
	mov.b32 	%r577, {%rs67, %rs68};
	st.shared.u32 	[%r537+2176], %r577;
	mov.b32 	%r578, {%rs69, %rs70};
	st.shared.u32 	[%r537+16], %r578;
	mov.b32 	%r579, {%rs71, %rs72};
	st.shared.u32 	[%r537+2192], %r579;
	mov.b32 	%r580, {%rs73, %rs74};
	st.shared.u32 	[%r537+32], %r580;
	mov.b32 	%r581, {%rs75, %rs76};
	st.shared.u32 	[%r537+2208], %r581;
	mov.b32 	%r582, {%rs77, %rs78};
	st.shared.u32 	[%r537+48], %r582;
	mov.b32 	%r583, {%rs79, %rs80};
	st.shared.u32 	[%r537+2224], %r583;
	mov.b32 	%r584, {%rs81, %rs82};
	st.shared.u32 	[%r537+64], %r584;
	mov.b32 	%r585, {%rs83, %rs84};
	st.shared.u32 	[%r537+2240], %r585;
	mov.b32 	%r586, {%rs85, %rs86};
	st.shared.u32 	[%r537+80], %r586;
	mov.b32 	%r587, {%rs87, %rs88};
	st.shared.u32 	[%r537+2256], %r587;
	mov.b32 	%r588, {%rs89, %rs90};
	st.shared.u32 	[%r537+96], %r588;
	mov.b32 	%r589, {%rs91, %rs92};
	st.shared.u32 	[%r537+2272], %r589;
	mov.b32 	%r590, {%rs93, %rs94};
	st.shared.u32 	[%r537+112], %r590;
	mov.b32 	%r591, {%rs95, %rs96};
	st.shared.u32 	[%r537+2288], %r591;
	mov.b32 	%r592, {%rs97, %rs98};
	st.shared.u32 	[%r537+128], %r592;
	mov.b32 	%r593, {%rs99, %rs100};
	st.shared.u32 	[%r537+2304], %r593;
	mov.b32 	%r594, {%rs101, %rs102};
	st.shared.u32 	[%r537+144], %r594;
	mov.b32 	%r595, {%rs103, %rs104};
	st.shared.u32 	[%r537+2320], %r595;
	mov.b32 	%r596, {%rs105, %rs106};
	st.shared.u32 	[%r537+160], %r596;
	mov.b32 	%r597, {%rs107, %rs108};
	st.shared.u32 	[%r537+2336], %r597;
	mov.b32 	%r598, {%rs109, %rs110};
	st.shared.u32 	[%r537+176], %r598;
	mov.b32 	%r599, {%rs111, %rs112};
	st.shared.u32 	[%r537+2352], %r599;
	mov.b32 	%r600, {%rs113, %rs114};
	st.shared.u32 	[%r537+192], %r600;
	mov.b32 	%r601, {%rs115, %rs116};
	st.shared.u32 	[%r537+2368], %r601;
	mov.b32 	%r602, {%rs117, %rs118};
	st.shared.u32 	[%r537+208], %r602;
	mov.b32 	%r603, {%rs119, %rs120};
	st.shared.u32 	[%r537+2384], %r603;
	mov.b32 	%r604, {%rs121, %rs122};
	st.shared.u32 	[%r537+224], %r604;
	mov.b32 	%r605, {%rs123, %rs124};
	st.shared.u32 	[%r537+2400], %r605;
	mov.b32 	%r606, {%rs125, %rs126};
	st.shared.u32 	[%r537+240], %r606;
	mov.b32 	%r607, {%rs127, %rs128};
	st.shared.u32 	[%r537+2416], %r607;
	bar.sync 	0;
	ld.shared.v4.u32 	{%r462, %r463, %r464, %r465}, [%r575];
	ld.shared.v4.u32 	{%r466, %r467, %r468, %r469}, [%r575+2176];
	ld.shared.v4.u32 	{%r470, %r471, %r472, %r473}, [%r575+4352];
	ld.shared.v4.u32 	{%r474, %r475, %r476, %r477}, [%r575+6528];
	ld.shared.v4.u32 	{%r478, %r479, %r480, %r481}, [%r575+8704];
	ld.shared.v4.u32 	{%r482, %r483, %r484, %r485}, [%r575+10880];
	ld.shared.v4.u32 	{%r486, %r487, %r488, %r489}, [%r575+13056];
	ld.shared.v4.u32 	{%r490, %r491, %r492, %r493}, [%r575+15232];
	// begin inline asm
	@%p54 st.global.v4.b32 [ %rd109 + 0 ], { %r430, %r431, %r432, %r433 };
	// end inline asm
	// begin inline asm
	@%p55 st.global.v4.b32 [ %rd110 + 0 ], { %r434, %r435, %r436, %r437 };
	// end inline asm
	// begin inline asm
	@%p56 st.global.v4.b32 [ %rd111 + 0 ], { %r438, %r439, %r440, %r441 };
	// end inline asm
	// begin inline asm
	@%p57 st.global.v4.b32 [ %rd112 + 0 ], { %r442, %r443, %r444, %r445 };
	// end inline asm
	// begin inline asm
	@%p58 st.global.v4.b32 [ %rd113 + 0 ], { %r446, %r447, %r448, %r449 };
	// end inline asm
	// begin inline asm
	@%p59 st.global.v4.b32 [ %rd114 + 0 ], { %r450, %r451, %r452, %r453 };
	// end inline asm
	// begin inline asm
	@%p60 st.global.v4.b32 [ %rd115 + 0 ], { %r454, %r455, %r456, %r457 };
	// end inline asm
	// begin inline asm
	@%p61 st.global.v4.b32 [ %rd116 + 0 ], { %r458, %r459, %r460, %r461 };
	// end inline asm
	// begin inline asm
	@%p62 st.global.v4.b32 [ %rd117 + 0 ], { %r462, %r463, %r464, %r465 };
	// end inline asm
	// begin inline asm
	@%p63 st.global.v4.b32 [ %rd118 + 0 ], { %r466, %r467, %r468, %r469 };
	// end inline asm
	// begin inline asm
	@%p64 st.global.v4.b32 [ %rd119 + 0 ], { %r470, %r471, %r472, %r473 };
	// end inline asm
	// begin inline asm
	@%p65 st.global.v4.b32 [ %rd120 + 0 ], { %r474, %r475, %r476, %r477 };
	// end inline asm
	// begin inline asm
	@%p66 st.global.v4.b32 [ %rd121 + 0 ], { %r478, %r479, %r480, %r481 };
	// end inline asm
	// begin inline asm
	@%p67 st.global.v4.b32 [ %rd122 + 0 ], { %r482, %r483, %r484, %r485 };
	// end inline asm
	// begin inline asm
	@%p68 st.global.v4.b32 [ %rd123 + 0 ], { %r486, %r487, %r488, %r489 };
	// end inline asm
	// begin inline asm
	@%p69 st.global.v4.b32 [ %rd124 + 0 ], { %r490, %r491, %r492, %r493 };
	// end inline asm
$L__BB0_1:
	.loc	1 0 0
	ret;
$L__tmp1:
$L__func_end0:

}
	.file	1 "/opt/inductor_cache/cn/ccnnm4nkhksgh7jwofvfjxwoug7dro44nboofbiew3m46fkw4al7.py"
	.section	.debug_abbrev
	{
.b8 1
.b8 17
.b8 0
.b8 37
.b8 8
.b8 19
.b8 5
.b8 3
.b8 8
.b8 16
.b8 6
.b8 27
.b8 8
.b8 17
.b8 1
.b8 18
.b8 1
.b8 0
.b8 0
.b8 0
	}
	.section	.debug_info
	{
.b32 116
.b8 2
.b8 0
.b32 .debug_abbrev
.b8 8
.b8 1
.b8 116
.b8 114
.b8 105
.b8 116
.b8 111
.b8 110
.b8 0
.b8 2
.b8 0
.b8 99
.b8 99
.b8 110
.b8 110
.b8 109
.b8 52
.b8 110
.b8 107
.b8 104
.b8 107
.b8 115
.b8 103
.b8 104
.b8 55
.b8 106
.b8 119
.b8 111
.b8 102
.b8 118
.b8 102
.b8 106
.b8 120
.b8 119
.b8 111
.b8 117
.b8 103
.b8 55
.b8 100
.b8 114
.b8 111
.b8 52
.b8 52
.b8 110
.b8 98
.b8 111
.b8 111
.b8 102
.b8 98
.b8 105
.b8 101
.b8 119
.b8 51
.b8 109
.b8 52
.b8 54
.b8 102
.b8 107
.b8 119
.b8 52
.b8 97
.b8 108
.b8 55
.b8 46
.b8 112
.b8 121
.b8 0
.b32 .debug_line
.b8 47
.b8 111
.b8 112
.b8 116
.b8 47
.b8 105
.b8 110
.b8 100
.b8 117
.b8 99
.b8 116
.b8 111
.b8 114
.b8 95
.b8 99
.b8 97
.b8 99
.b8 104
.b8 101
.b8 47
.b8 99
.b8 110
.b8 0
.b64 $L__func_begin0
.b64 $L__func_end0
	}
	.section	.debug_loc	{	}
