// Seed: 813734800
module module_0 (
    input id_0,
    output logic id_1,
    input logic id_2,
    input logic id_3,
    output id_4
    , id_5
);
  always begin
    id_4 <= 1;
  end
endmodule
