#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Mon May 10 19:52:33 2021
# Process ID: 1712
# Current directory: C:/PRACTICA_LIBRE/modelado_de_sistemas_computacionales/PRAC_LIBRE/PRAC_LIBRE.runs/synth_1
# Command line: vivado.exe -log KYPD_controller.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source KYPD_controller.tcl
# Log file: C:/PRACTICA_LIBRE/modelado_de_sistemas_computacionales/PRAC_LIBRE/PRAC_LIBRE.runs/synth_1/KYPD_controller.vds
# Journal file: C:/PRACTICA_LIBRE/modelado_de_sistemas_computacionales/PRAC_LIBRE/PRAC_LIBRE.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source KYPD_controller.tcl -notrace
Command: synth_design -top KYPD_controller -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11356 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 343.453 ; gain = 100.520
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'KYPD_controller' [C:/PRACTICA_LIBRE/modelado_de_sistemas_computacionales/SOURCES/KYPD_controller.vhd:14]
INFO: [Synth 8-638] synthesizing module 'debounce_module' [C:/PRACTICA_LIBRE/modelado_de_sistemas_computacionales/SOURCES/debounce_module.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'debounce_module' (1#1) [C:/PRACTICA_LIBRE/modelado_de_sistemas_computacionales/SOURCES/debounce_module.vhd:14]
INFO: [Synth 8-226] default block is never used [C:/PRACTICA_LIBRE/modelado_de_sistemas_computacionales/SOURCES/KYPD_controller.vhd:112]
INFO: [Synth 8-256] done synthesizing module 'KYPD_controller' (2#1) [C:/PRACTICA_LIBRE/modelado_de_sistemas_computacionales/SOURCES/KYPD_controller.vhd:14]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 395.812 ; gain = 152.879
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 395.812 ; gain = 152.879
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/PRACTICA_LIBRE/modelado_de_sistemas_computacionales/SOURCES/test_oled.xdc]
WARNING: [Vivado 12-584] No ports matched 'BUSY'. [C:/PRACTICA_LIBRE/modelado_de_sistemas_computacionales/SOURCES/test_oled.xdc:10]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/PRACTICA_LIBRE/modelado_de_sistemas_computacionales/SOURCES/test_oled.xdc:10]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BUSY'. [C:/PRACTICA_LIBRE/modelado_de_sistemas_computacionales/SOURCES/test_oled.xdc:11]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/PRACTICA_LIBRE/modelado_de_sistemas_computacionales/SOURCES/test_oled.xdc:11]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CS'. [C:/PRACTICA_LIBRE/modelado_de_sistemas_computacionales/SOURCES/test_oled.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/PRACTICA_LIBRE/modelado_de_sistemas_computacionales/SOURCES/test_oled.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CS'. [C:/PRACTICA_LIBRE/modelado_de_sistemas_computacionales/SOURCES/test_oled.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/PRACTICA_LIBRE/modelado_de_sistemas_computacionales/SOURCES/test_oled.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SDIN'. [C:/PRACTICA_LIBRE/modelado_de_sistemas_computacionales/SOURCES/test_oled.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/PRACTICA_LIBRE/modelado_de_sistemas_computacionales/SOURCES/test_oled.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SDIN'. [C:/PRACTICA_LIBRE/modelado_de_sistemas_computacionales/SOURCES/test_oled.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/PRACTICA_LIBRE/modelado_de_sistemas_computacionales/SOURCES/test_oled.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SCLK'. [C:/PRACTICA_LIBRE/modelado_de_sistemas_computacionales/SOURCES/test_oled.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/PRACTICA_LIBRE/modelado_de_sistemas_computacionales/SOURCES/test_oled.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SCLK'. [C:/PRACTICA_LIBRE/modelado_de_sistemas_computacionales/SOURCES/test_oled.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/PRACTICA_LIBRE/modelado_de_sistemas_computacionales/SOURCES/test_oled.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'D_C'. [C:/PRACTICA_LIBRE/modelado_de_sistemas_computacionales/SOURCES/test_oled.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/PRACTICA_LIBRE/modelado_de_sistemas_computacionales/SOURCES/test_oled.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'D_C'. [C:/PRACTICA_LIBRE/modelado_de_sistemas_computacionales/SOURCES/test_oled.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/PRACTICA_LIBRE/modelado_de_sistemas_computacionales/SOURCES/test_oled.xdc:21]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'RES'. [C:/PRACTICA_LIBRE/modelado_de_sistemas_computacionales/SOURCES/test_oled.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/PRACTICA_LIBRE/modelado_de_sistemas_computacionales/SOURCES/test_oled.xdc:22]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'RES'. [C:/PRACTICA_LIBRE/modelado_de_sistemas_computacionales/SOURCES/test_oled.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/PRACTICA_LIBRE/modelado_de_sistemas_computacionales/SOURCES/test_oled.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'VBAT'. [C:/PRACTICA_LIBRE/modelado_de_sistemas_computacionales/SOURCES/test_oled.xdc:24]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/PRACTICA_LIBRE/modelado_de_sistemas_computacionales/SOURCES/test_oled.xdc:24]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'VBAT'. [C:/PRACTICA_LIBRE/modelado_de_sistemas_computacionales/SOURCES/test_oled.xdc:25]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/PRACTICA_LIBRE/modelado_de_sistemas_computacionales/SOURCES/test_oled.xdc:25]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'VDD'. [C:/PRACTICA_LIBRE/modelado_de_sistemas_computacionales/SOURCES/test_oled.xdc:26]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/PRACTICA_LIBRE/modelado_de_sistemas_computacionales/SOURCES/test_oled.xdc:26]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'VDD'. [C:/PRACTICA_LIBRE/modelado_de_sistemas_computacionales/SOURCES/test_oled.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/PRACTICA_LIBRE/modelado_de_sistemas_computacionales/SOURCES/test_oled.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DATA_OK'. [C:/PRACTICA_LIBRE/modelado_de_sistemas_computacionales/SOURCES/test_oled.xdc:31]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/PRACTICA_LIBRE/modelado_de_sistemas_computacionales/SOURCES/test_oled.xdc:31]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DATA_OK'. [C:/PRACTICA_LIBRE/modelado_de_sistemas_computacionales/SOURCES/test_oled.xdc:32]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/PRACTICA_LIBRE/modelado_de_sistemas_computacionales/SOURCES/test_oled.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DATA[0]'. [C:/PRACTICA_LIBRE/modelado_de_sistemas_computacionales/SOURCES/test_oled.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/PRACTICA_LIBRE/modelado_de_sistemas_computacionales/SOURCES/test_oled.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DATA[0]'. [C:/PRACTICA_LIBRE/modelado_de_sistemas_computacionales/SOURCES/test_oled.xdc:37]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/PRACTICA_LIBRE/modelado_de_sistemas_computacionales/SOURCES/test_oled.xdc:37]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DATA[1]'. [C:/PRACTICA_LIBRE/modelado_de_sistemas_computacionales/SOURCES/test_oled.xdc:38]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/PRACTICA_LIBRE/modelado_de_sistemas_computacionales/SOURCES/test_oled.xdc:38]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DATA[1]'. [C:/PRACTICA_LIBRE/modelado_de_sistemas_computacionales/SOURCES/test_oled.xdc:39]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/PRACTICA_LIBRE/modelado_de_sistemas_computacionales/SOURCES/test_oled.xdc:39]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DATA[2]'. [C:/PRACTICA_LIBRE/modelado_de_sistemas_computacionales/SOURCES/test_oled.xdc:40]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/PRACTICA_LIBRE/modelado_de_sistemas_computacionales/SOURCES/test_oled.xdc:40]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DATA[2]'. [C:/PRACTICA_LIBRE/modelado_de_sistemas_computacionales/SOURCES/test_oled.xdc:41]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/PRACTICA_LIBRE/modelado_de_sistemas_computacionales/SOURCES/test_oled.xdc:41]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DATA[3]'. [C:/PRACTICA_LIBRE/modelado_de_sistemas_computacionales/SOURCES/test_oled.xdc:42]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/PRACTICA_LIBRE/modelado_de_sistemas_computacionales/SOURCES/test_oled.xdc:42]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DATA[3]'. [C:/PRACTICA_LIBRE/modelado_de_sistemas_computacionales/SOURCES/test_oled.xdc:43]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/PRACTICA_LIBRE/modelado_de_sistemas_computacionales/SOURCES/test_oled.xdc:43]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DATA[4]'. [C:/PRACTICA_LIBRE/modelado_de_sistemas_computacionales/SOURCES/test_oled.xdc:44]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/PRACTICA_LIBRE/modelado_de_sistemas_computacionales/SOURCES/test_oled.xdc:44]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DATA[4]'. [C:/PRACTICA_LIBRE/modelado_de_sistemas_computacionales/SOURCES/test_oled.xdc:45]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/PRACTICA_LIBRE/modelado_de_sistemas_computacionales/SOURCES/test_oled.xdc:45]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DATA[5]'. [C:/PRACTICA_LIBRE/modelado_de_sistemas_computacionales/SOURCES/test_oled.xdc:46]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/PRACTICA_LIBRE/modelado_de_sistemas_computacionales/SOURCES/test_oled.xdc:46]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DATA[5]'. [C:/PRACTICA_LIBRE/modelado_de_sistemas_computacionales/SOURCES/test_oled.xdc:47]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/PRACTICA_LIBRE/modelado_de_sistemas_computacionales/SOURCES/test_oled.xdc:47]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DATA[6]'. [C:/PRACTICA_LIBRE/modelado_de_sistemas_computacionales/SOURCES/test_oled.xdc:48]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/PRACTICA_LIBRE/modelado_de_sistemas_computacionales/SOURCES/test_oled.xdc:48]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DATA[6]'. [C:/PRACTICA_LIBRE/modelado_de_sistemas_computacionales/SOURCES/test_oled.xdc:49]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/PRACTICA_LIBRE/modelado_de_sistemas_computacionales/SOURCES/test_oled.xdc:49]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DATA[7]'. [C:/PRACTICA_LIBRE/modelado_de_sistemas_computacionales/SOURCES/test_oled.xdc:50]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/PRACTICA_LIBRE/modelado_de_sistemas_computacionales/SOURCES/test_oled.xdc:50]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DATA[7]'. [C:/PRACTICA_LIBRE/modelado_de_sistemas_computacionales/SOURCES/test_oled.xdc:51]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/PRACTICA_LIBRE/modelado_de_sistemas_computacionales/SOURCES/test_oled.xdc:51]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/PRACTICA_LIBRE/modelado_de_sistemas_computacionales/SOURCES/test_oled.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/PRACTICA_LIBRE/modelado_de_sistemas_computacionales/SOURCES/test_oled.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/KYPD_controller_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/KYPD_controller_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 720.977 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 720.977 ; gain = 478.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 720.977 ; gain = 478.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 720.977 ; gain = 478.043
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "all_zeros" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "all_ones" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "CE_COL" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "CE_ROW" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "ROW_OK" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5587] ROM size for "KEY_CODE_AUX" is below threshold of ROM address width. It will be mapped to LUTs
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 720.977 ; gain = 478.043
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 2     
	                4 Bit    Registers := 5     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
	  17 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 23    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module KYPD_controller 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
	  17 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module debounce_module 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "db[0].U2/all_ones" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "db[0].U2/all_zeros" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "db[1].U2/all_ones" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "db[1].U2/all_zeros" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "db[2].U2/all_ones" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "db[2].U2/all_zeros" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "db[3].U2/all_ones" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "db[3].U2/all_zeros" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "CE_ROW" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "CE_COL" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "KEY_CODE_AUX" is below threshold of ROM address width. It will be mapped to LUTs
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 720.977 ; gain = 478.043
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:50 ; elapsed = 00:00:52 . Memory (MB): peak = 720.977 ; gain = 478.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:50 ; elapsed = 00:00:52 . Memory (MB): peak = 720.977 ; gain = 478.043
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:50 ; elapsed = 00:00:52 . Memory (MB): peak = 738.785 ; gain = 495.852
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:51 ; elapsed = 00:00:54 . Memory (MB): peak = 738.785 ; gain = 495.852
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:51 ; elapsed = 00:00:54 . Memory (MB): peak = 738.785 ; gain = 495.852
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:51 ; elapsed = 00:00:54 . Memory (MB): peak = 738.785 ; gain = 495.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:51 ; elapsed = 00:00:54 . Memory (MB): peak = 738.785 ; gain = 495.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:51 ; elapsed = 00:00:54 . Memory (MB): peak = 738.785 ; gain = 495.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:51 ; elapsed = 00:00:54 . Memory (MB): peak = 738.785 ; gain = 495.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT1 |     2|
|3     |LUT2 |     6|
|4     |LUT3 |     5|
|5     |LUT4 |     8|
|6     |LUT5 |    15|
|7     |LUT6 |    12|
|8     |FDCE |    50|
|9     |FDRE |     1|
|10    |IBUF |     6|
|11    |OBUF |     9|
+------+-----+------+

Report Instance Areas: 
+------+-------------+------------------+------+
|      |Instance     |Module            |Cells |
+------+-------------+------------------+------+
|1     |top          |                  |   115|
|2     |  \db[0].U2  |debounce_module   |     8|
|3     |  \db[1].U2  |debounce_module_0 |     8|
|4     |  \db[2].U2  |debounce_module_1 |    11|
|5     |  \db[3].U2  |debounce_module_2 |     6|
+------+-------------+------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:51 ; elapsed = 00:00:54 . Memory (MB): peak = 738.785 ; gain = 495.852
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:29 ; elapsed = 00:00:44 . Memory (MB): peak = 738.785 ; gain = 170.688
Synthesis Optimization Complete : Time (s): cpu = 00:00:52 ; elapsed = 00:00:54 . Memory (MB): peak = 738.785 ; gain = 495.852
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 6 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
34 Infos, 34 Warnings, 34 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:54 ; elapsed = 00:00:58 . Memory (MB): peak = 738.785 ; gain = 508.859
INFO: [Common 17-1381] The checkpoint 'C:/PRACTICA_LIBRE/modelado_de_sistemas_computacionales/PRAC_LIBRE/PRAC_LIBRE.runs/synth_1/KYPD_controller.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file KYPD_controller_utilization_synth.rpt -pb KYPD_controller_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.087 . Memory (MB): peak = 738.785 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon May 10 19:53:39 2021...
