
GAME.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000475c  080001d8  080001d8  000101d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000008c4  08004934  08004934  00014934  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080051f8  080051f8  00020074  2**0
                  CONTENTS
  4 .ARM          00000008  080051f8  080051f8  000151f8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08005200  08005200  00020074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  08005200  08005200  00015200  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000008  08005208  08005208  00015208  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000074  20000000  08005210  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000834  20000074  08005284  00020074  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200008a8  08005284  000208a8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020074  2**0
                  CONTENTS, READONLY
 12 .debug_info   00013294  00000000  00000000  000200a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003326  00000000  00000000  00033338  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000ef0  00000000  00000000  00036660  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000da8  00000000  00000000  00037550  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00021015  00000000  00000000  000382f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001498a  00000000  00000000  0005930d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000bb600  00000000  00000000  0006dc97  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  00129297  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003dcc  00000000  00000000  001292e8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d8 <__do_global_dtors_aux>:
 80001d8:	b510      	push	{r4, lr}
 80001da:	4c05      	ldr	r4, [pc, #20]	; (80001f0 <__do_global_dtors_aux+0x18>)
 80001dc:	7823      	ldrb	r3, [r4, #0]
 80001de:	b933      	cbnz	r3, 80001ee <__do_global_dtors_aux+0x16>
 80001e0:	4b04      	ldr	r3, [pc, #16]	; (80001f4 <__do_global_dtors_aux+0x1c>)
 80001e2:	b113      	cbz	r3, 80001ea <__do_global_dtors_aux+0x12>
 80001e4:	4804      	ldr	r0, [pc, #16]	; (80001f8 <__do_global_dtors_aux+0x20>)
 80001e6:	f3af 8000 	nop.w
 80001ea:	2301      	movs	r3, #1
 80001ec:	7023      	strb	r3, [r4, #0]
 80001ee:	bd10      	pop	{r4, pc}
 80001f0:	20000074 	.word	0x20000074
 80001f4:	00000000 	.word	0x00000000
 80001f8:	0800491c 	.word	0x0800491c

080001fc <frame_dummy>:
 80001fc:	b508      	push	{r3, lr}
 80001fe:	4b03      	ldr	r3, [pc, #12]	; (800020c <frame_dummy+0x10>)
 8000200:	b11b      	cbz	r3, 800020a <frame_dummy+0xe>
 8000202:	4903      	ldr	r1, [pc, #12]	; (8000210 <frame_dummy+0x14>)
 8000204:	4803      	ldr	r0, [pc, #12]	; (8000214 <frame_dummy+0x18>)
 8000206:	f3af 8000 	nop.w
 800020a:	bd08      	pop	{r3, pc}
 800020c:	00000000 	.word	0x00000000
 8000210:	20000078 	.word	0x20000078
 8000214:	0800491c 	.word	0x0800491c

08000218 <__aeabi_uldivmod>:
 8000218:	b953      	cbnz	r3, 8000230 <__aeabi_uldivmod+0x18>
 800021a:	b94a      	cbnz	r2, 8000230 <__aeabi_uldivmod+0x18>
 800021c:	2900      	cmp	r1, #0
 800021e:	bf08      	it	eq
 8000220:	2800      	cmpeq	r0, #0
 8000222:	bf1c      	itt	ne
 8000224:	f04f 31ff 	movne.w	r1, #4294967295
 8000228:	f04f 30ff 	movne.w	r0, #4294967295
 800022c:	f000 b974 	b.w	8000518 <__aeabi_idiv0>
 8000230:	f1ad 0c08 	sub.w	ip, sp, #8
 8000234:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000238:	f000 f806 	bl	8000248 <__udivmoddi4>
 800023c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000240:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000244:	b004      	add	sp, #16
 8000246:	4770      	bx	lr

08000248 <__udivmoddi4>:
 8000248:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800024c:	9d08      	ldr	r5, [sp, #32]
 800024e:	4604      	mov	r4, r0
 8000250:	468e      	mov	lr, r1
 8000252:	2b00      	cmp	r3, #0
 8000254:	d14d      	bne.n	80002f2 <__udivmoddi4+0xaa>
 8000256:	428a      	cmp	r2, r1
 8000258:	4694      	mov	ip, r2
 800025a:	d969      	bls.n	8000330 <__udivmoddi4+0xe8>
 800025c:	fab2 f282 	clz	r2, r2
 8000260:	b152      	cbz	r2, 8000278 <__udivmoddi4+0x30>
 8000262:	fa01 f302 	lsl.w	r3, r1, r2
 8000266:	f1c2 0120 	rsb	r1, r2, #32
 800026a:	fa20 f101 	lsr.w	r1, r0, r1
 800026e:	fa0c fc02 	lsl.w	ip, ip, r2
 8000272:	ea41 0e03 	orr.w	lr, r1, r3
 8000276:	4094      	lsls	r4, r2
 8000278:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800027c:	0c21      	lsrs	r1, r4, #16
 800027e:	fbbe f6f8 	udiv	r6, lr, r8
 8000282:	fa1f f78c 	uxth.w	r7, ip
 8000286:	fb08 e316 	mls	r3, r8, r6, lr
 800028a:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 800028e:	fb06 f107 	mul.w	r1, r6, r7
 8000292:	4299      	cmp	r1, r3
 8000294:	d90a      	bls.n	80002ac <__udivmoddi4+0x64>
 8000296:	eb1c 0303 	adds.w	r3, ip, r3
 800029a:	f106 30ff 	add.w	r0, r6, #4294967295
 800029e:	f080 811f 	bcs.w	80004e0 <__udivmoddi4+0x298>
 80002a2:	4299      	cmp	r1, r3
 80002a4:	f240 811c 	bls.w	80004e0 <__udivmoddi4+0x298>
 80002a8:	3e02      	subs	r6, #2
 80002aa:	4463      	add	r3, ip
 80002ac:	1a5b      	subs	r3, r3, r1
 80002ae:	b2a4      	uxth	r4, r4
 80002b0:	fbb3 f0f8 	udiv	r0, r3, r8
 80002b4:	fb08 3310 	mls	r3, r8, r0, r3
 80002b8:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80002bc:	fb00 f707 	mul.w	r7, r0, r7
 80002c0:	42a7      	cmp	r7, r4
 80002c2:	d90a      	bls.n	80002da <__udivmoddi4+0x92>
 80002c4:	eb1c 0404 	adds.w	r4, ip, r4
 80002c8:	f100 33ff 	add.w	r3, r0, #4294967295
 80002cc:	f080 810a 	bcs.w	80004e4 <__udivmoddi4+0x29c>
 80002d0:	42a7      	cmp	r7, r4
 80002d2:	f240 8107 	bls.w	80004e4 <__udivmoddi4+0x29c>
 80002d6:	4464      	add	r4, ip
 80002d8:	3802      	subs	r0, #2
 80002da:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80002de:	1be4      	subs	r4, r4, r7
 80002e0:	2600      	movs	r6, #0
 80002e2:	b11d      	cbz	r5, 80002ec <__udivmoddi4+0xa4>
 80002e4:	40d4      	lsrs	r4, r2
 80002e6:	2300      	movs	r3, #0
 80002e8:	e9c5 4300 	strd	r4, r3, [r5]
 80002ec:	4631      	mov	r1, r6
 80002ee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002f2:	428b      	cmp	r3, r1
 80002f4:	d909      	bls.n	800030a <__udivmoddi4+0xc2>
 80002f6:	2d00      	cmp	r5, #0
 80002f8:	f000 80ef 	beq.w	80004da <__udivmoddi4+0x292>
 80002fc:	2600      	movs	r6, #0
 80002fe:	e9c5 0100 	strd	r0, r1, [r5]
 8000302:	4630      	mov	r0, r6
 8000304:	4631      	mov	r1, r6
 8000306:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800030a:	fab3 f683 	clz	r6, r3
 800030e:	2e00      	cmp	r6, #0
 8000310:	d14a      	bne.n	80003a8 <__udivmoddi4+0x160>
 8000312:	428b      	cmp	r3, r1
 8000314:	d302      	bcc.n	800031c <__udivmoddi4+0xd4>
 8000316:	4282      	cmp	r2, r0
 8000318:	f200 80f9 	bhi.w	800050e <__udivmoddi4+0x2c6>
 800031c:	1a84      	subs	r4, r0, r2
 800031e:	eb61 0303 	sbc.w	r3, r1, r3
 8000322:	2001      	movs	r0, #1
 8000324:	469e      	mov	lr, r3
 8000326:	2d00      	cmp	r5, #0
 8000328:	d0e0      	beq.n	80002ec <__udivmoddi4+0xa4>
 800032a:	e9c5 4e00 	strd	r4, lr, [r5]
 800032e:	e7dd      	b.n	80002ec <__udivmoddi4+0xa4>
 8000330:	b902      	cbnz	r2, 8000334 <__udivmoddi4+0xec>
 8000332:	deff      	udf	#255	; 0xff
 8000334:	fab2 f282 	clz	r2, r2
 8000338:	2a00      	cmp	r2, #0
 800033a:	f040 8092 	bne.w	8000462 <__udivmoddi4+0x21a>
 800033e:	eba1 010c 	sub.w	r1, r1, ip
 8000342:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000346:	fa1f fe8c 	uxth.w	lr, ip
 800034a:	2601      	movs	r6, #1
 800034c:	0c20      	lsrs	r0, r4, #16
 800034e:	fbb1 f3f7 	udiv	r3, r1, r7
 8000352:	fb07 1113 	mls	r1, r7, r3, r1
 8000356:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 800035a:	fb0e f003 	mul.w	r0, lr, r3
 800035e:	4288      	cmp	r0, r1
 8000360:	d908      	bls.n	8000374 <__udivmoddi4+0x12c>
 8000362:	eb1c 0101 	adds.w	r1, ip, r1
 8000366:	f103 38ff 	add.w	r8, r3, #4294967295
 800036a:	d202      	bcs.n	8000372 <__udivmoddi4+0x12a>
 800036c:	4288      	cmp	r0, r1
 800036e:	f200 80cb 	bhi.w	8000508 <__udivmoddi4+0x2c0>
 8000372:	4643      	mov	r3, r8
 8000374:	1a09      	subs	r1, r1, r0
 8000376:	b2a4      	uxth	r4, r4
 8000378:	fbb1 f0f7 	udiv	r0, r1, r7
 800037c:	fb07 1110 	mls	r1, r7, r0, r1
 8000380:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000384:	fb0e fe00 	mul.w	lr, lr, r0
 8000388:	45a6      	cmp	lr, r4
 800038a:	d908      	bls.n	800039e <__udivmoddi4+0x156>
 800038c:	eb1c 0404 	adds.w	r4, ip, r4
 8000390:	f100 31ff 	add.w	r1, r0, #4294967295
 8000394:	d202      	bcs.n	800039c <__udivmoddi4+0x154>
 8000396:	45a6      	cmp	lr, r4
 8000398:	f200 80bb 	bhi.w	8000512 <__udivmoddi4+0x2ca>
 800039c:	4608      	mov	r0, r1
 800039e:	eba4 040e 	sub.w	r4, r4, lr
 80003a2:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 80003a6:	e79c      	b.n	80002e2 <__udivmoddi4+0x9a>
 80003a8:	f1c6 0720 	rsb	r7, r6, #32
 80003ac:	40b3      	lsls	r3, r6
 80003ae:	fa22 fc07 	lsr.w	ip, r2, r7
 80003b2:	ea4c 0c03 	orr.w	ip, ip, r3
 80003b6:	fa20 f407 	lsr.w	r4, r0, r7
 80003ba:	fa01 f306 	lsl.w	r3, r1, r6
 80003be:	431c      	orrs	r4, r3
 80003c0:	40f9      	lsrs	r1, r7
 80003c2:	ea4f 491c 	mov.w	r9, ip, lsr #16
 80003c6:	fa00 f306 	lsl.w	r3, r0, r6
 80003ca:	fbb1 f8f9 	udiv	r8, r1, r9
 80003ce:	0c20      	lsrs	r0, r4, #16
 80003d0:	fa1f fe8c 	uxth.w	lr, ip
 80003d4:	fb09 1118 	mls	r1, r9, r8, r1
 80003d8:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80003dc:	fb08 f00e 	mul.w	r0, r8, lr
 80003e0:	4288      	cmp	r0, r1
 80003e2:	fa02 f206 	lsl.w	r2, r2, r6
 80003e6:	d90b      	bls.n	8000400 <__udivmoddi4+0x1b8>
 80003e8:	eb1c 0101 	adds.w	r1, ip, r1
 80003ec:	f108 3aff 	add.w	sl, r8, #4294967295
 80003f0:	f080 8088 	bcs.w	8000504 <__udivmoddi4+0x2bc>
 80003f4:	4288      	cmp	r0, r1
 80003f6:	f240 8085 	bls.w	8000504 <__udivmoddi4+0x2bc>
 80003fa:	f1a8 0802 	sub.w	r8, r8, #2
 80003fe:	4461      	add	r1, ip
 8000400:	1a09      	subs	r1, r1, r0
 8000402:	b2a4      	uxth	r4, r4
 8000404:	fbb1 f0f9 	udiv	r0, r1, r9
 8000408:	fb09 1110 	mls	r1, r9, r0, r1
 800040c:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000410:	fb00 fe0e 	mul.w	lr, r0, lr
 8000414:	458e      	cmp	lr, r1
 8000416:	d908      	bls.n	800042a <__udivmoddi4+0x1e2>
 8000418:	eb1c 0101 	adds.w	r1, ip, r1
 800041c:	f100 34ff 	add.w	r4, r0, #4294967295
 8000420:	d26c      	bcs.n	80004fc <__udivmoddi4+0x2b4>
 8000422:	458e      	cmp	lr, r1
 8000424:	d96a      	bls.n	80004fc <__udivmoddi4+0x2b4>
 8000426:	3802      	subs	r0, #2
 8000428:	4461      	add	r1, ip
 800042a:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 800042e:	fba0 9402 	umull	r9, r4, r0, r2
 8000432:	eba1 010e 	sub.w	r1, r1, lr
 8000436:	42a1      	cmp	r1, r4
 8000438:	46c8      	mov	r8, r9
 800043a:	46a6      	mov	lr, r4
 800043c:	d356      	bcc.n	80004ec <__udivmoddi4+0x2a4>
 800043e:	d053      	beq.n	80004e8 <__udivmoddi4+0x2a0>
 8000440:	b15d      	cbz	r5, 800045a <__udivmoddi4+0x212>
 8000442:	ebb3 0208 	subs.w	r2, r3, r8
 8000446:	eb61 010e 	sbc.w	r1, r1, lr
 800044a:	fa01 f707 	lsl.w	r7, r1, r7
 800044e:	fa22 f306 	lsr.w	r3, r2, r6
 8000452:	40f1      	lsrs	r1, r6
 8000454:	431f      	orrs	r7, r3
 8000456:	e9c5 7100 	strd	r7, r1, [r5]
 800045a:	2600      	movs	r6, #0
 800045c:	4631      	mov	r1, r6
 800045e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000462:	f1c2 0320 	rsb	r3, r2, #32
 8000466:	40d8      	lsrs	r0, r3
 8000468:	fa0c fc02 	lsl.w	ip, ip, r2
 800046c:	fa21 f303 	lsr.w	r3, r1, r3
 8000470:	4091      	lsls	r1, r2
 8000472:	4301      	orrs	r1, r0
 8000474:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000478:	fa1f fe8c 	uxth.w	lr, ip
 800047c:	fbb3 f0f7 	udiv	r0, r3, r7
 8000480:	fb07 3610 	mls	r6, r7, r0, r3
 8000484:	0c0b      	lsrs	r3, r1, #16
 8000486:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 800048a:	fb00 f60e 	mul.w	r6, r0, lr
 800048e:	429e      	cmp	r6, r3
 8000490:	fa04 f402 	lsl.w	r4, r4, r2
 8000494:	d908      	bls.n	80004a8 <__udivmoddi4+0x260>
 8000496:	eb1c 0303 	adds.w	r3, ip, r3
 800049a:	f100 38ff 	add.w	r8, r0, #4294967295
 800049e:	d22f      	bcs.n	8000500 <__udivmoddi4+0x2b8>
 80004a0:	429e      	cmp	r6, r3
 80004a2:	d92d      	bls.n	8000500 <__udivmoddi4+0x2b8>
 80004a4:	3802      	subs	r0, #2
 80004a6:	4463      	add	r3, ip
 80004a8:	1b9b      	subs	r3, r3, r6
 80004aa:	b289      	uxth	r1, r1
 80004ac:	fbb3 f6f7 	udiv	r6, r3, r7
 80004b0:	fb07 3316 	mls	r3, r7, r6, r3
 80004b4:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004b8:	fb06 f30e 	mul.w	r3, r6, lr
 80004bc:	428b      	cmp	r3, r1
 80004be:	d908      	bls.n	80004d2 <__udivmoddi4+0x28a>
 80004c0:	eb1c 0101 	adds.w	r1, ip, r1
 80004c4:	f106 38ff 	add.w	r8, r6, #4294967295
 80004c8:	d216      	bcs.n	80004f8 <__udivmoddi4+0x2b0>
 80004ca:	428b      	cmp	r3, r1
 80004cc:	d914      	bls.n	80004f8 <__udivmoddi4+0x2b0>
 80004ce:	3e02      	subs	r6, #2
 80004d0:	4461      	add	r1, ip
 80004d2:	1ac9      	subs	r1, r1, r3
 80004d4:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 80004d8:	e738      	b.n	800034c <__udivmoddi4+0x104>
 80004da:	462e      	mov	r6, r5
 80004dc:	4628      	mov	r0, r5
 80004de:	e705      	b.n	80002ec <__udivmoddi4+0xa4>
 80004e0:	4606      	mov	r6, r0
 80004e2:	e6e3      	b.n	80002ac <__udivmoddi4+0x64>
 80004e4:	4618      	mov	r0, r3
 80004e6:	e6f8      	b.n	80002da <__udivmoddi4+0x92>
 80004e8:	454b      	cmp	r3, r9
 80004ea:	d2a9      	bcs.n	8000440 <__udivmoddi4+0x1f8>
 80004ec:	ebb9 0802 	subs.w	r8, r9, r2
 80004f0:	eb64 0e0c 	sbc.w	lr, r4, ip
 80004f4:	3801      	subs	r0, #1
 80004f6:	e7a3      	b.n	8000440 <__udivmoddi4+0x1f8>
 80004f8:	4646      	mov	r6, r8
 80004fa:	e7ea      	b.n	80004d2 <__udivmoddi4+0x28a>
 80004fc:	4620      	mov	r0, r4
 80004fe:	e794      	b.n	800042a <__udivmoddi4+0x1e2>
 8000500:	4640      	mov	r0, r8
 8000502:	e7d1      	b.n	80004a8 <__udivmoddi4+0x260>
 8000504:	46d0      	mov	r8, sl
 8000506:	e77b      	b.n	8000400 <__udivmoddi4+0x1b8>
 8000508:	3b02      	subs	r3, #2
 800050a:	4461      	add	r1, ip
 800050c:	e732      	b.n	8000374 <__udivmoddi4+0x12c>
 800050e:	4630      	mov	r0, r6
 8000510:	e709      	b.n	8000326 <__udivmoddi4+0xde>
 8000512:	4464      	add	r4, ip
 8000514:	3802      	subs	r0, #2
 8000516:	e742      	b.n	800039e <__udivmoddi4+0x156>

08000518 <__aeabi_idiv0>:
 8000518:	4770      	bx	lr
 800051a:	bf00      	nop

0800051c <_ZN5BlockC1EiiiiPKhii>:
#include "Block.h"
#include"Player.h"
#define true 1
#define false 0

Block::Block(int x, int y,int w,int h,const unsigned char* b,int ml,int mr) {//writing primary data to spike object
 800051c:	b480      	push	{r7}
 800051e:	b085      	sub	sp, #20
 8000520:	af00      	add	r7, sp, #0
 8000522:	60f8      	str	r0, [r7, #12]
 8000524:	60b9      	str	r1, [r7, #8]
 8000526:	607a      	str	r2, [r7, #4]
 8000528:	603b      	str	r3, [r7, #0]
 800052a:	4a0f      	ldr	r2, [pc, #60]	; (8000568 <_ZN5BlockC1EiiiiPKhii+0x4c>)
 800052c:	68fb      	ldr	r3, [r7, #12]
 800052e:	601a      	str	r2, [r3, #0]
	pos_x=x;
 8000530:	68fb      	ldr	r3, [r7, #12]
 8000532:	68ba      	ldr	r2, [r7, #8]
 8000534:	605a      	str	r2, [r3, #4]
	pos_y=y;
 8000536:	68fb      	ldr	r3, [r7, #12]
 8000538:	687a      	ldr	r2, [r7, #4]
 800053a:	609a      	str	r2, [r3, #8]
	width=w;
 800053c:	68fb      	ldr	r3, [r7, #12]
 800053e:	683a      	ldr	r2, [r7, #0]
 8000540:	60da      	str	r2, [r3, #12]
	height=h;
 8000542:	68fb      	ldr	r3, [r7, #12]
 8000544:	69ba      	ldr	r2, [r7, #24]
 8000546:	611a      	str	r2, [r3, #16]
    bitmap=b;
 8000548:	68fb      	ldr	r3, [r7, #12]
 800054a:	69fa      	ldr	r2, [r7, #28]
 800054c:	631a      	str	r2, [r3, #48]	; 0x30
    moveL=ml;
 800054e:	68fb      	ldr	r3, [r7, #12]
 8000550:	6a3a      	ldr	r2, [r7, #32]
 8000552:	619a      	str	r2, [r3, #24]
    moveR=mr;
 8000554:	68fb      	ldr	r3, [r7, #12]
 8000556:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000558:	615a      	str	r2, [r3, #20]
}
 800055a:	68fb      	ldr	r3, [r7, #12]
 800055c:	4618      	mov	r0, r3
 800055e:	3714      	adds	r7, #20
 8000560:	46bd      	mov	sp, r7
 8000562:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000566:	4770      	bx	lr
 8000568:	0800493c 	.word	0x0800493c

0800056c <_ZN5Block11generateHITEv>:
void Block::generateHIT(){ // it generates the hit box for this block
 800056c:	b480      	push	{r7}
 800056e:	b083      	sub	sp, #12
 8000570:	af00      	add	r7, sp, #0
 8000572:	6078      	str	r0, [r7, #4]
	LHIT=pos_x;
 8000574:	687b      	ldr	r3, [r7, #4]
 8000576:	685a      	ldr	r2, [r3, #4]
 8000578:	687b      	ldr	r3, [r7, #4]
 800057a:	621a      	str	r2, [r3, #32]
	RHIT=pos_x+width;
 800057c:	687b      	ldr	r3, [r7, #4]
 800057e:	685a      	ldr	r2, [r3, #4]
 8000580:	687b      	ldr	r3, [r7, #4]
 8000582:	68db      	ldr	r3, [r3, #12]
 8000584:	441a      	add	r2, r3
 8000586:	687b      	ldr	r3, [r7, #4]
 8000588:	625a      	str	r2, [r3, #36]	; 0x24
	THIT=pos_y;
 800058a:	687b      	ldr	r3, [r7, #4]
 800058c:	689a      	ldr	r2, [r3, #8]
 800058e:	687b      	ldr	r3, [r7, #4]
 8000590:	629a      	str	r2, [r3, #40]	; 0x28
	BHIT=pos_y+height;
 8000592:	687b      	ldr	r3, [r7, #4]
 8000594:	689a      	ldr	r2, [r3, #8]
 8000596:	687b      	ldr	r3, [r7, #4]
 8000598:	691b      	ldr	r3, [r3, #16]
 800059a:	441a      	add	r2, r3
 800059c:	687b      	ldr	r3, [r7, #4]
 800059e:	62da      	str	r2, [r3, #44]	; 0x2c
}
 80005a0:	bf00      	nop
 80005a2:	370c      	adds	r7, #12
 80005a4:	46bd      	mov	sp, r7
 80005a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005aa:	4770      	bx	lr

080005ac <_ZN5Block13Display_BlockEv>:
void Block::Display_Block(){
 80005ac:	b5b0      	push	{r4, r5, r7, lr}
 80005ae:	b084      	sub	sp, #16
 80005b0:	af02      	add	r7, sp, #8
 80005b2:	6078      	str	r0, [r7, #4]
	ssd1306_DrawBitmap(pos_x, pos_y, bitmap, width, height, White);
 80005b4:	687b      	ldr	r3, [r7, #4]
 80005b6:	685b      	ldr	r3, [r3, #4]
 80005b8:	b2d8      	uxtb	r0, r3
 80005ba:	687b      	ldr	r3, [r7, #4]
 80005bc:	689b      	ldr	r3, [r3, #8]
 80005be:	b2d9      	uxtb	r1, r3
 80005c0:	687b      	ldr	r3, [r7, #4]
 80005c2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80005c4:	687b      	ldr	r3, [r7, #4]
 80005c6:	68db      	ldr	r3, [r3, #12]
 80005c8:	b2dc      	uxtb	r4, r3
 80005ca:	687b      	ldr	r3, [r7, #4]
 80005cc:	691b      	ldr	r3, [r3, #16]
 80005ce:	b2db      	uxtb	r3, r3
 80005d0:	2501      	movs	r5, #1
 80005d2:	9501      	str	r5, [sp, #4]
 80005d4:	9300      	str	r3, [sp, #0]
 80005d6:	4623      	mov	r3, r4
 80005d8:	f001 fa02 	bl	80019e0 <ssd1306_DrawBitmap>

}
 80005dc:	bf00      	nop
 80005de:	3708      	adds	r7, #8
 80005e0:	46bd      	mov	sp, r7
 80005e2:	bdb0      	pop	{r4, r5, r7, pc}

080005e4 <_ZN5Block5CheckERiR6Player>:

void Block::Check(int &barrier,Player &player){ // it checks if player hit this block (int b is int barrier for gravitation function)
 80005e4:	b580      	push	{r7, lr}
 80005e6:	b084      	sub	sp, #16
 80005e8:	af00      	add	r7, sp, #0
 80005ea:	60f8      	str	r0, [r7, #12]
 80005ec:	60b9      	str	r1, [r7, #8]
 80005ee:	607a      	str	r2, [r7, #4]
player.generateHIT();
 80005f0:	6878      	ldr	r0, [r7, #4]
 80005f2:	f000 fb27 	bl	8000c44 <_ZN6Player11generateHITEv>
generateHIT();
 80005f6:	68f8      	ldr	r0, [r7, #12]
 80005f8:	f7ff ffb8 	bl	800056c <_ZN5Block11generateHITEv>
if((player.RHIT>LHIT)&&(player.LHIT<RHIT)&&(player.BHIT==THIT)){
 80005fc:	687b      	ldr	r3, [r7, #4]
 80005fe:	69da      	ldr	r2, [r3, #28]
 8000600:	68fb      	ldr	r3, [r7, #12]
 8000602:	6a1b      	ldr	r3, [r3, #32]
 8000604:	429a      	cmp	r2, r3
 8000606:	dd0e      	ble.n	8000626 <_ZN5Block5CheckERiR6Player+0x42>
 8000608:	687b      	ldr	r3, [r7, #4]
 800060a:	699a      	ldr	r2, [r3, #24]
 800060c:	68fb      	ldr	r3, [r7, #12]
 800060e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000610:	429a      	cmp	r2, r3
 8000612:	da08      	bge.n	8000626 <_ZN5Block5CheckERiR6Player+0x42>
 8000614:	687b      	ldr	r3, [r7, #4]
 8000616:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000618:	68fb      	ldr	r3, [r7, #12]
 800061a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800061c:	429a      	cmp	r2, r3
 800061e:	d102      	bne.n	8000626 <_ZN5Block5CheckERiR6Player+0x42>
barrier=1; //function turn of our gravitation so we do not fall of this block {is barrier for gravitation)
 8000620:	68bb      	ldr	r3, [r7, #8]
 8000622:	2201      	movs	r2, #1
 8000624:	601a      	str	r2, [r3, #0]
}

if((player.RHIT>=LHIT)&&(((player.THIT>=THIT)&&(player.THIT<=BHIT))||((player.BHIT<=BHIT)&&(player.BHIT>THIT)))&&(player.RHIT<RHIT)){//if player hit left side of block
 8000626:	687b      	ldr	r3, [r7, #4]
 8000628:	69da      	ldr	r2, [r3, #28]
 800062a:	68fb      	ldr	r3, [r7, #12]
 800062c:	6a1b      	ldr	r3, [r3, #32]
 800062e:	429a      	cmp	r2, r3
 8000630:	db2b      	blt.n	800068a <_ZN5Block5CheckERiR6Player+0xa6>
 8000632:	687b      	ldr	r3, [r7, #4]
 8000634:	6a1a      	ldr	r2, [r3, #32]
 8000636:	68fb      	ldr	r3, [r7, #12]
 8000638:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800063a:	429a      	cmp	r2, r3
 800063c:	db05      	blt.n	800064a <_ZN5Block5CheckERiR6Player+0x66>
 800063e:	687b      	ldr	r3, [r7, #4]
 8000640:	6a1a      	ldr	r2, [r3, #32]
 8000642:	68fb      	ldr	r3, [r7, #12]
 8000644:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000646:	429a      	cmp	r2, r3
 8000648:	dd0b      	ble.n	8000662 <_ZN5Block5CheckERiR6Player+0x7e>
 800064a:	687b      	ldr	r3, [r7, #4]
 800064c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800064e:	68fb      	ldr	r3, [r7, #12]
 8000650:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000652:	429a      	cmp	r2, r3
 8000654:	dc19      	bgt.n	800068a <_ZN5Block5CheckERiR6Player+0xa6>
 8000656:	687b      	ldr	r3, [r7, #4]
 8000658:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800065a:	68fb      	ldr	r3, [r7, #12]
 800065c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800065e:	429a      	cmp	r2, r3
 8000660:	dd13      	ble.n	800068a <_ZN5Block5CheckERiR6Player+0xa6>
 8000662:	687b      	ldr	r3, [r7, #4]
 8000664:	69da      	ldr	r2, [r3, #28]
 8000666:	68fb      	ldr	r3, [r7, #12]
 8000668:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800066a:	429a      	cmp	r2, r3
 800066c:	da0d      	bge.n	800068a <_ZN5Block5CheckERiR6Player+0xa6>
  player.pos_x--;
 800066e:	687b      	ldr	r3, [r7, #4]
 8000670:	689b      	ldr	r3, [r3, #8]
 8000672:	1e5a      	subs	r2, r3, #1
 8000674:	687b      	ldr	r3, [r7, #4]
 8000676:	609a      	str	r2, [r3, #8]

  if(is_block_moving==true){//because of this "if" moving block can move the moving player
 8000678:	68fb      	ldr	r3, [r7, #12]
 800067a:	69db      	ldr	r3, [r3, #28]
 800067c:	2b01      	cmp	r3, #1
 800067e:	d104      	bne.n	800068a <_ZN5Block5CheckERiR6Player+0xa6>
  player.pos_x--;
 8000680:	687b      	ldr	r3, [r7, #4]
 8000682:	689b      	ldr	r3, [r3, #8]
 8000684:	1e5a      	subs	r2, r3, #1
 8000686:	687b      	ldr	r3, [r7, #4]
 8000688:	609a      	str	r2, [r3, #8]
  }

}

if((player.LHIT<=RHIT)&&(((player.THIT>=THIT)&&(player.THIT<=BHIT))||((player.BHIT<=BHIT)&&(player.BHIT>THIT)))&&(player.LHIT>LHIT)){// if player hit the right side of block
 800068a:	687b      	ldr	r3, [r7, #4]
 800068c:	699a      	ldr	r2, [r3, #24]
 800068e:	68fb      	ldr	r3, [r7, #12]
 8000690:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000692:	429a      	cmp	r2, r3
 8000694:	dc2b      	bgt.n	80006ee <_ZN5Block5CheckERiR6Player+0x10a>
 8000696:	687b      	ldr	r3, [r7, #4]
 8000698:	6a1a      	ldr	r2, [r3, #32]
 800069a:	68fb      	ldr	r3, [r7, #12]
 800069c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800069e:	429a      	cmp	r2, r3
 80006a0:	db05      	blt.n	80006ae <_ZN5Block5CheckERiR6Player+0xca>
 80006a2:	687b      	ldr	r3, [r7, #4]
 80006a4:	6a1a      	ldr	r2, [r3, #32]
 80006a6:	68fb      	ldr	r3, [r7, #12]
 80006a8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80006aa:	429a      	cmp	r2, r3
 80006ac:	dd0b      	ble.n	80006c6 <_ZN5Block5CheckERiR6Player+0xe2>
 80006ae:	687b      	ldr	r3, [r7, #4]
 80006b0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80006b2:	68fb      	ldr	r3, [r7, #12]
 80006b4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80006b6:	429a      	cmp	r2, r3
 80006b8:	dc19      	bgt.n	80006ee <_ZN5Block5CheckERiR6Player+0x10a>
 80006ba:	687b      	ldr	r3, [r7, #4]
 80006bc:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80006be:	68fb      	ldr	r3, [r7, #12]
 80006c0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80006c2:	429a      	cmp	r2, r3
 80006c4:	dd13      	ble.n	80006ee <_ZN5Block5CheckERiR6Player+0x10a>
 80006c6:	687b      	ldr	r3, [r7, #4]
 80006c8:	699a      	ldr	r2, [r3, #24]
 80006ca:	68fb      	ldr	r3, [r7, #12]
 80006cc:	6a1b      	ldr	r3, [r3, #32]
 80006ce:	429a      	cmp	r2, r3
 80006d0:	dd0d      	ble.n	80006ee <_ZN5Block5CheckERiR6Player+0x10a>
 player.pos_x++;
 80006d2:	687b      	ldr	r3, [r7, #4]
 80006d4:	689b      	ldr	r3, [r3, #8]
 80006d6:	1c5a      	adds	r2, r3, #1
 80006d8:	687b      	ldr	r3, [r7, #4]
 80006da:	609a      	str	r2, [r3, #8]

 if(is_block_moving==true){//because of this "if" moving block can move the moving player
 80006dc:	68fb      	ldr	r3, [r7, #12]
 80006de:	69db      	ldr	r3, [r3, #28]
 80006e0:	2b01      	cmp	r3, #1
 80006e2:	d104      	bne.n	80006ee <_ZN5Block5CheckERiR6Player+0x10a>
 player.pos_x++;
 80006e4:	687b      	ldr	r3, [r7, #4]
 80006e6:	689b      	ldr	r3, [r3, #8]
 80006e8:	1c5a      	adds	r2, r3, #1
 80006ea:	687b      	ldr	r3, [r7, #4]
 80006ec:	609a      	str	r2, [r3, #8]
 }

 }
//TODO write function for hiting bottom of block
}
 80006ee:	bf00      	nop
 80006f0:	3710      	adds	r7, #16
 80006f2:	46bd      	mov	sp, r7
 80006f4:	bd80      	pop	{r7, pc}

080006f6 <_ZN5Block10Move_BlockEiiRiR6Player>:

void Block:: Move_Block(int point_A,int point_B,int &barrier,Player &player){
 80006f6:	b580      	push	{r7, lr}
 80006f8:	b084      	sub	sp, #16
 80006fa:	af00      	add	r7, sp, #0
 80006fc:	60f8      	str	r0, [r7, #12]
 80006fe:	60b9      	str	r1, [r7, #8]
 8000700:	607a      	str	r2, [r7, #4]
 8000702:	603b      	str	r3, [r7, #0]
    is_block_moving=true;
 8000704:	68fb      	ldr	r3, [r7, #12]
 8000706:	2201      	movs	r2, #1
 8000708:	61da      	str	r2, [r3, #28]
	if(moveR==true){   //moving the block form point A to point B
 800070a:	68fb      	ldr	r3, [r7, #12]
 800070c:	695b      	ldr	r3, [r3, #20]
 800070e:	2b01      	cmp	r3, #1
 8000710:	d104      	bne.n	800071c <_ZN5Block10Move_BlockEiiRiR6Player+0x26>
	   pos_x++;
 8000712:	68fb      	ldr	r3, [r7, #12]
 8000714:	685b      	ldr	r3, [r3, #4]
 8000716:	1c5a      	adds	r2, r3, #1
 8000718:	68fb      	ldr	r3, [r7, #12]
 800071a:	605a      	str	r2, [r3, #4]
	  }
	if(moveL==true){   //moving the block form point B to point A
 800071c:	68fb      	ldr	r3, [r7, #12]
 800071e:	699b      	ldr	r3, [r3, #24]
 8000720:	2b01      	cmp	r3, #1
 8000722:	d104      	bne.n	800072e <_ZN5Block10Move_BlockEiiRiR6Player+0x38>
	   pos_x--;
 8000724:	68fb      	ldr	r3, [r7, #12]
 8000726:	685b      	ldr	r3, [r3, #4]
 8000728:	1e5a      	subs	r2, r3, #1
 800072a:	68fb      	ldr	r3, [r7, #12]
 800072c:	605a      	str	r2, [r3, #4]
	  }
	if(pos_x==point_A){//check if block hit the point_A
 800072e:	68fb      	ldr	r3, [r7, #12]
 8000730:	685b      	ldr	r3, [r3, #4]
 8000732:	68ba      	ldr	r2, [r7, #8]
 8000734:	429a      	cmp	r2, r3
 8000736:	d105      	bne.n	8000744 <_ZN5Block10Move_BlockEiiRiR6Player+0x4e>
	   moveL=false;
 8000738:	68fb      	ldr	r3, [r7, #12]
 800073a:	2200      	movs	r2, #0
 800073c:	619a      	str	r2, [r3, #24]
	   moveR=true;
 800073e:	68fb      	ldr	r3, [r7, #12]
 8000740:	2201      	movs	r2, #1
 8000742:	615a      	str	r2, [r3, #20]
	  }
	if(RHIT==point_B){//check if block hit the ponit_B
 8000744:	68fb      	ldr	r3, [r7, #12]
 8000746:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000748:	687a      	ldr	r2, [r7, #4]
 800074a:	429a      	cmp	r2, r3
 800074c:	d105      	bne.n	800075a <_ZN5Block10Move_BlockEiiRiR6Player+0x64>
	   moveL=true;
 800074e:	68fb      	ldr	r3, [r7, #12]
 8000750:	2201      	movs	r2, #1
 8000752:	619a      	str	r2, [r3, #24]
	   moveR=false;
 8000754:	68fb      	ldr	r3, [r7, #12]
 8000756:	2200      	movs	r2, #0
 8000758:	615a      	str	r2, [r3, #20]
 }
	//----moving character-----// /*<-- the player can ride on block (be on him and move with him without doing anything)*/
	player.generateHIT();
 800075a:	69b8      	ldr	r0, [r7, #24]
 800075c:	f000 fa72 	bl	8000c44 <_ZN6Player11generateHITEv>
	generateHIT();
 8000760:	68f8      	ldr	r0, [r7, #12]
 8000762:	f7ff ff03 	bl	800056c <_ZN5Block11generateHITEv>
	if((player.RHIT>LHIT)&&(player.LHIT<RHIT)&&(player.BHIT==THIT)){
 8000766:	69bb      	ldr	r3, [r7, #24]
 8000768:	69da      	ldr	r2, [r3, #28]
 800076a:	68fb      	ldr	r3, [r7, #12]
 800076c:	6a1b      	ldr	r3, [r3, #32]
 800076e:	429a      	cmp	r2, r3
 8000770:	dd20      	ble.n	80007b4 <_ZN5Block10Move_BlockEiiRiR6Player+0xbe>
 8000772:	69bb      	ldr	r3, [r7, #24]
 8000774:	699a      	ldr	r2, [r3, #24]
 8000776:	68fb      	ldr	r3, [r7, #12]
 8000778:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800077a:	429a      	cmp	r2, r3
 800077c:	da1a      	bge.n	80007b4 <_ZN5Block10Move_BlockEiiRiR6Player+0xbe>
 800077e:	69bb      	ldr	r3, [r7, #24]
 8000780:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000782:	68fb      	ldr	r3, [r7, #12]
 8000784:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000786:	429a      	cmp	r2, r3
 8000788:	d114      	bne.n	80007b4 <_ZN5Block10Move_BlockEiiRiR6Player+0xbe>
	barrier=1;  //function turn of our gravitation so we do not fall of this block {is barrier for gravitation)
 800078a:	683b      	ldr	r3, [r7, #0]
 800078c:	2201      	movs	r2, #1
 800078e:	601a      	str	r2, [r3, #0]
	if(moveR==true){
 8000790:	68fb      	ldr	r3, [r7, #12]
 8000792:	695b      	ldr	r3, [r3, #20]
 8000794:	2b01      	cmp	r3, #1
 8000796:	d104      	bne.n	80007a2 <_ZN5Block10Move_BlockEiiRiR6Player+0xac>
		player.pos_x++;
 8000798:	69bb      	ldr	r3, [r7, #24]
 800079a:	689b      	ldr	r3, [r3, #8]
 800079c:	1c5a      	adds	r2, r3, #1
 800079e:	69bb      	ldr	r3, [r7, #24]
 80007a0:	609a      	str	r2, [r3, #8]
	}
	if(moveL==true){
 80007a2:	68fb      	ldr	r3, [r7, #12]
 80007a4:	699b      	ldr	r3, [r3, #24]
 80007a6:	2b01      	cmp	r3, #1
 80007a8:	d104      	bne.n	80007b4 <_ZN5Block10Move_BlockEiiRiR6Player+0xbe>
	    player.pos_x--;
 80007aa:	69bb      	ldr	r3, [r7, #24]
 80007ac:	689b      	ldr	r3, [r3, #8]
 80007ae:	1e5a      	subs	r2, r3, #1
 80007b0:	69bb      	ldr	r3, [r7, #24]
 80007b2:	609a      	str	r2, [r3, #8]
	}
  }
}
 80007b4:	bf00      	nop
 80007b6:	3710      	adds	r7, #16
 80007b8:	46bd      	mov	sp, r7
 80007ba:	bd80      	pop	{r7, pc}

080007bc <_ZN5Block15Change_positionEii>:
void Block::Change_position(int x,int y){
 80007bc:	b480      	push	{r7}
 80007be:	b085      	sub	sp, #20
 80007c0:	af00      	add	r7, sp, #0
 80007c2:	60f8      	str	r0, [r7, #12]
 80007c4:	60b9      	str	r1, [r7, #8]
 80007c6:	607a      	str	r2, [r7, #4]
	pos_x=x;
 80007c8:	68fb      	ldr	r3, [r7, #12]
 80007ca:	68ba      	ldr	r2, [r7, #8]
 80007cc:	605a      	str	r2, [r3, #4]
	pos_y=y;
 80007ce:	68fb      	ldr	r3, [r7, #12]
 80007d0:	687a      	ldr	r2, [r7, #4]
 80007d2:	609a      	str	r2, [r3, #8]
}
 80007d4:	bf00      	nop
 80007d6:	3714      	adds	r7, #20
 80007d8:	46bd      	mov	sp, r7
 80007da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007de:	4770      	bx	lr

080007e0 <_ZN5BlockD1Ev>:
Block::~Block() {
 80007e0:	b480      	push	{r7}
 80007e2:	b083      	sub	sp, #12
 80007e4:	af00      	add	r7, sp, #0
 80007e6:	6078      	str	r0, [r7, #4]
 80007e8:	4a04      	ldr	r2, [pc, #16]	; (80007fc <_ZN5BlockD1Ev+0x1c>)
 80007ea:	687b      	ldr	r3, [r7, #4]
 80007ec:	601a      	str	r2, [r3, #0]
	// TODO Auto-generated destructor stub
}
 80007ee:	687b      	ldr	r3, [r7, #4]
 80007f0:	4618      	mov	r0, r3
 80007f2:	370c      	adds	r7, #12
 80007f4:	46bd      	mov	sp, r7
 80007f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007fa:	4770      	bx	lr
 80007fc:	0800493c 	.word	0x0800493c

08000800 <_ZN5BlockD0Ev>:
Block::~Block() {
 8000800:	b580      	push	{r7, lr}
 8000802:	b082      	sub	sp, #8
 8000804:	af00      	add	r7, sp, #0
 8000806:	6078      	str	r0, [r7, #4]
}
 8000808:	6878      	ldr	r0, [r7, #4]
 800080a:	f7ff ffe9 	bl	80007e0 <_ZN5BlockD1Ev>
 800080e:	2134      	movs	r1, #52	; 0x34
 8000810:	6878      	ldr	r0, [r7, #4]
 8000812:	f003 fff1 	bl	80047f8 <_ZdlPvj>
 8000816:	687b      	ldr	r3, [r7, #4]
 8000818:	4618      	mov	r0, r3
 800081a:	3708      	adds	r7, #8
 800081c:	46bd      	mov	sp, r7
 800081e:	bd80      	pop	{r7, pc}

08000820 <_ZN3MapC1EPKhiiii>:
#include"ssd1306.h"
#include"ssd1306_tests.h"
#include"Bitmaps.h"
#include <Map.h>

Map::Map(const unsigned char* b ,int w ,int h, int x, int y){
 8000820:	b480      	push	{r7}
 8000822:	b085      	sub	sp, #20
 8000824:	af00      	add	r7, sp, #0
 8000826:	60f8      	str	r0, [r7, #12]
 8000828:	60b9      	str	r1, [r7, #8]
 800082a:	607a      	str	r2, [r7, #4]
 800082c:	603b      	str	r3, [r7, #0]
 800082e:	4a0c      	ldr	r2, [pc, #48]	; (8000860 <_ZN3MapC1EPKhiiii+0x40>)
 8000830:	68fb      	ldr	r3, [r7, #12]
 8000832:	601a      	str	r2, [r3, #0]
	pos_x=x;
 8000834:	68fb      	ldr	r3, [r7, #12]
 8000836:	69ba      	ldr	r2, [r7, #24]
 8000838:	605a      	str	r2, [r3, #4]
	pos_y=y;
 800083a:	68fb      	ldr	r3, [r7, #12]
 800083c:	69fa      	ldr	r2, [r7, #28]
 800083e:	609a      	str	r2, [r3, #8]
	width=w;
 8000840:	68fb      	ldr	r3, [r7, #12]
 8000842:	687a      	ldr	r2, [r7, #4]
 8000844:	60da      	str	r2, [r3, #12]
	height=h;
 8000846:	68fb      	ldr	r3, [r7, #12]
 8000848:	683a      	ldr	r2, [r7, #0]
 800084a:	611a      	str	r2, [r3, #16]
	bitmap=b;
 800084c:	68fb      	ldr	r3, [r7, #12]
 800084e:	68ba      	ldr	r2, [r7, #8]
 8000850:	615a      	str	r2, [r3, #20]
}
 8000852:	68fb      	ldr	r3, [r7, #12]
 8000854:	4618      	mov	r0, r3
 8000856:	3714      	adds	r7, #20
 8000858:	46bd      	mov	sp, r7
 800085a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800085e:	4770      	bx	lr
 8000860:	0800494c 	.word	0x0800494c

08000864 <_ZN3Map11Display_mapEv>:
void Map::Display_map(){
 8000864:	b5b0      	push	{r4, r5, r7, lr}
 8000866:	b084      	sub	sp, #16
 8000868:	af02      	add	r7, sp, #8
 800086a:	6078      	str	r0, [r7, #4]
	//ssd1306_Fill(Black);
	ssd1306_DrawBitmap(pos_x, pos_y, bitmap, width, height,White);
 800086c:	687b      	ldr	r3, [r7, #4]
 800086e:	685b      	ldr	r3, [r3, #4]
 8000870:	b2d8      	uxtb	r0, r3
 8000872:	687b      	ldr	r3, [r7, #4]
 8000874:	689b      	ldr	r3, [r3, #8]
 8000876:	b2d9      	uxtb	r1, r3
 8000878:	687b      	ldr	r3, [r7, #4]
 800087a:	695a      	ldr	r2, [r3, #20]
 800087c:	687b      	ldr	r3, [r7, #4]
 800087e:	68db      	ldr	r3, [r3, #12]
 8000880:	b2dc      	uxtb	r4, r3
 8000882:	687b      	ldr	r3, [r7, #4]
 8000884:	691b      	ldr	r3, [r3, #16]
 8000886:	b2db      	uxtb	r3, r3
 8000888:	2501      	movs	r5, #1
 800088a:	9501      	str	r5, [sp, #4]
 800088c:	9300      	str	r3, [sp, #0]
 800088e:	4623      	mov	r3, r4
 8000890:	f001 f8a6 	bl	80019e0 <ssd1306_DrawBitmap>
    //ssd1306_UpdateScreen();
}
 8000894:	bf00      	nop
 8000896:	3708      	adds	r7, #8
 8000898:	46bd      	mov	sp, r7
 800089a:	bdb0      	pop	{r4, r5, r7, pc}

0800089c <_ZN3MapD1Ev>:
Map::~Map() {
 800089c:	b480      	push	{r7}
 800089e:	b083      	sub	sp, #12
 80008a0:	af00      	add	r7, sp, #0
 80008a2:	6078      	str	r0, [r7, #4]
 80008a4:	4a04      	ldr	r2, [pc, #16]	; (80008b8 <_ZN3MapD1Ev+0x1c>)
 80008a6:	687b      	ldr	r3, [r7, #4]
 80008a8:	601a      	str	r2, [r3, #0]
	// TODO Auto-generated destructor stub
}
 80008aa:	687b      	ldr	r3, [r7, #4]
 80008ac:	4618      	mov	r0, r3
 80008ae:	370c      	adds	r7, #12
 80008b0:	46bd      	mov	sp, r7
 80008b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008b6:	4770      	bx	lr
 80008b8:	0800494c 	.word	0x0800494c

080008bc <_ZN3MapD0Ev>:
Map::~Map() {
 80008bc:	b580      	push	{r7, lr}
 80008be:	b082      	sub	sp, #8
 80008c0:	af00      	add	r7, sp, #0
 80008c2:	6078      	str	r0, [r7, #4]
}
 80008c4:	6878      	ldr	r0, [r7, #4]
 80008c6:	f7ff ffe9 	bl	800089c <_ZN3MapD1Ev>
 80008ca:	2118      	movs	r1, #24
 80008cc:	6878      	ldr	r0, [r7, #4]
 80008ce:	f003 ff93 	bl	80047f8 <_ZdlPvj>
 80008d2:	687b      	ldr	r3, [r7, #4]
 80008d4:	4618      	mov	r0, r3
 80008d6:	3708      	adds	r7, #8
 80008d8:	46bd      	mov	sp, r7
 80008da:	bd80      	pop	{r7, pc}

080008dc <_ZN3MobC1EiiiiiPKhii>:
#include"ssd1306_tests.h"
#include"Bitmaps.h"
#include <Player.h>
#include <Mob.h>

Mob::Mob(int x,int y,int is_al,int w,int h,const unsigned char* b,int ml,int mr){
 80008dc:	b480      	push	{r7}
 80008de:	b085      	sub	sp, #20
 80008e0:	af00      	add	r7, sp, #0
 80008e2:	60f8      	str	r0, [r7, #12]
 80008e4:	60b9      	str	r1, [r7, #8]
 80008e6:	607a      	str	r2, [r7, #4]
 80008e8:	603b      	str	r3, [r7, #0]
 80008ea:	4a11      	ldr	r2, [pc, #68]	; (8000930 <_ZN3MobC1EiiiiiPKhii+0x54>)
 80008ec:	68fb      	ldr	r3, [r7, #12]
 80008ee:	601a      	str	r2, [r3, #0]
	pos_x=x;
 80008f0:	68fb      	ldr	r3, [r7, #12]
 80008f2:	68ba      	ldr	r2, [r7, #8]
 80008f4:	609a      	str	r2, [r3, #8]
	pos_y=y;
 80008f6:	68fb      	ldr	r3, [r7, #12]
 80008f8:	687a      	ldr	r2, [r7, #4]
 80008fa:	60da      	str	r2, [r3, #12]

	is_mob_alive=is_al;
 80008fc:	68fb      	ldr	r3, [r7, #12]
 80008fe:	683a      	ldr	r2, [r7, #0]
 8000900:	605a      	str	r2, [r3, #4]
	width=w;
 8000902:	68fb      	ldr	r3, [r7, #12]
 8000904:	69ba      	ldr	r2, [r7, #24]
 8000906:	611a      	str	r2, [r3, #16]
	height=h;
 8000908:	68fb      	ldr	r3, [r7, #12]
 800090a:	69fa      	ldr	r2, [r7, #28]
 800090c:	615a      	str	r2, [r3, #20]
	bitmap=b;
 800090e:	68fb      	ldr	r3, [r7, #12]
 8000910:	6a3a      	ldr	r2, [r7, #32]
 8000912:	631a      	str	r2, [r3, #48]	; 0x30
	moveL=ml;
 8000914:	68fb      	ldr	r3, [r7, #12]
 8000916:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000918:	61da      	str	r2, [r3, #28]
	moveR=mr;
 800091a:	68fb      	ldr	r3, [r7, #12]
 800091c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800091e:	619a      	str	r2, [r3, #24]
}
 8000920:	68fb      	ldr	r3, [r7, #12]
 8000922:	4618      	mov	r0, r3
 8000924:	3714      	adds	r7, #20
 8000926:	46bd      	mov	sp, r7
 8000928:	f85d 7b04 	ldr.w	r7, [sp], #4
 800092c:	4770      	bx	lr
 800092e:	bf00      	nop
 8000930:	0800495c 	.word	0x0800495c

08000934 <_ZN3Mob11generateHITEv>:

void Mob::generateHIT(){
 8000934:	b480      	push	{r7}
 8000936:	b083      	sub	sp, #12
 8000938:	af00      	add	r7, sp, #0
 800093a:	6078      	str	r0, [r7, #4]
	LHIT=pos_x;
 800093c:	687b      	ldr	r3, [r7, #4]
 800093e:	689a      	ldr	r2, [r3, #8]
 8000940:	687b      	ldr	r3, [r7, #4]
 8000942:	621a      	str	r2, [r3, #32]
	RHIT=pos_x+width;
 8000944:	687b      	ldr	r3, [r7, #4]
 8000946:	689a      	ldr	r2, [r3, #8]
 8000948:	687b      	ldr	r3, [r7, #4]
 800094a:	691b      	ldr	r3, [r3, #16]
 800094c:	441a      	add	r2, r3
 800094e:	687b      	ldr	r3, [r7, #4]
 8000950:	625a      	str	r2, [r3, #36]	; 0x24
	THIT=pos_y;
 8000952:	687b      	ldr	r3, [r7, #4]
 8000954:	68da      	ldr	r2, [r3, #12]
 8000956:	687b      	ldr	r3, [r7, #4]
 8000958:	629a      	str	r2, [r3, #40]	; 0x28
	BHIT=pos_y+height;
 800095a:	687b      	ldr	r3, [r7, #4]
 800095c:	68da      	ldr	r2, [r3, #12]
 800095e:	687b      	ldr	r3, [r7, #4]
 8000960:	695b      	ldr	r3, [r3, #20]
 8000962:	441a      	add	r2, r3
 8000964:	687b      	ldr	r3, [r7, #4]
 8000966:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8000968:	bf00      	nop
 800096a:	370c      	adds	r7, #12
 800096c:	46bd      	mov	sp, r7
 800096e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000972:	4770      	bx	lr

08000974 <_ZN3Mob5checkER6Player>:

void Mob::check(Player &player){
 8000974:	b580      	push	{r7, lr}
 8000976:	b082      	sub	sp, #8
 8000978:	af00      	add	r7, sp, #0
 800097a:	6078      	str	r0, [r7, #4]
 800097c:	6039      	str	r1, [r7, #0]
generateHIT();
 800097e:	6878      	ldr	r0, [r7, #4]
 8000980:	f7ff ffd8 	bl	8000934 <_ZN3Mob11generateHITEv>
player.generateHIT();
 8000984:	6838      	ldr	r0, [r7, #0]
 8000986:	f000 f95d 	bl	8000c44 <_ZN6Player11generateHITEv>
if(is_mob_alive==1){
 800098a:	687b      	ldr	r3, [r7, #4]
 800098c:	685b      	ldr	r3, [r3, #4]
 800098e:	2b01      	cmp	r3, #1
 8000990:	d143      	bne.n	8000a1a <_ZN3Mob5checkER6Player+0xa6>

if((player.RHIT>LHIT)&&(player.LHIT<RHIT)&&(player.BHIT==THIT)){//if player hit mob's head mob dies
 8000992:	683b      	ldr	r3, [r7, #0]
 8000994:	69da      	ldr	r2, [r3, #28]
 8000996:	687b      	ldr	r3, [r7, #4]
 8000998:	6a1b      	ldr	r3, [r3, #32]
 800099a:	429a      	cmp	r2, r3
 800099c:	dd0e      	ble.n	80009bc <_ZN3Mob5checkER6Player+0x48>
 800099e:	683b      	ldr	r3, [r7, #0]
 80009a0:	699a      	ldr	r2, [r3, #24]
 80009a2:	687b      	ldr	r3, [r7, #4]
 80009a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80009a6:	429a      	cmp	r2, r3
 80009a8:	da08      	bge.n	80009bc <_ZN3Mob5checkER6Player+0x48>
 80009aa:	683b      	ldr	r3, [r7, #0]
 80009ac:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80009ae:	687b      	ldr	r3, [r7, #4]
 80009b0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80009b2:	429a      	cmp	r2, r3
 80009b4:	d102      	bne.n	80009bc <_ZN3Mob5checkER6Player+0x48>
  is_mob_alive=0;//Mob dies
 80009b6:	687b      	ldr	r3, [r7, #4]
 80009b8:	2200      	movs	r2, #0
 80009ba:	605a      	str	r2, [r3, #4]


if((player.LHIT<=RHIT)&&(player.BHIT>=BHIT)&&(player.BHIT<=THIT)){// if player hit the right side of Mob
  player.Player_live--;//player is loosing his hearts
  }*/
if((player.RHIT==LHIT)&&(player.THIT>=THIT)&&(player.BHIT<=BHIT)){//if player hit left side of Mob
 80009bc:	683b      	ldr	r3, [r7, #0]
 80009be:	69da      	ldr	r2, [r3, #28]
 80009c0:	687b      	ldr	r3, [r7, #4]
 80009c2:	6a1b      	ldr	r3, [r3, #32]
 80009c4:	429a      	cmp	r2, r3
 80009c6:	d110      	bne.n	80009ea <_ZN3Mob5checkER6Player+0x76>
 80009c8:	683b      	ldr	r3, [r7, #0]
 80009ca:	6a1a      	ldr	r2, [r3, #32]
 80009cc:	687b      	ldr	r3, [r7, #4]
 80009ce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80009d0:	429a      	cmp	r2, r3
 80009d2:	db0a      	blt.n	80009ea <_ZN3Mob5checkER6Player+0x76>
 80009d4:	683b      	ldr	r3, [r7, #0]
 80009d6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80009d8:	687b      	ldr	r3, [r7, #4]
 80009da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80009dc:	429a      	cmp	r2, r3
 80009de:	dc04      	bgt.n	80009ea <_ZN3Mob5checkER6Player+0x76>
  player.Player_live--;//player is loosing his hearts
 80009e0:	683b      	ldr	r3, [r7, #0]
 80009e2:	685b      	ldr	r3, [r3, #4]
 80009e4:	1e5a      	subs	r2, r3, #1
 80009e6:	683b      	ldr	r3, [r7, #0]
 80009e8:	605a      	str	r2, [r3, #4]
}


if((player.LHIT==RHIT)&&(player.THIT>=THIT)&&(player.BHIT<=BHIT)){// if player hit the right side of Mob
 80009ea:	683b      	ldr	r3, [r7, #0]
 80009ec:	699a      	ldr	r2, [r3, #24]
 80009ee:	687b      	ldr	r3, [r7, #4]
 80009f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80009f2:	429a      	cmp	r2, r3
 80009f4:	d114      	bne.n	8000a20 <_ZN3Mob5checkER6Player+0xac>
 80009f6:	683b      	ldr	r3, [r7, #0]
 80009f8:	6a1a      	ldr	r2, [r3, #32]
 80009fa:	687b      	ldr	r3, [r7, #4]
 80009fc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80009fe:	429a      	cmp	r2, r3
 8000a00:	db0e      	blt.n	8000a20 <_ZN3Mob5checkER6Player+0xac>
 8000a02:	683b      	ldr	r3, [r7, #0]
 8000a04:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000a06:	687b      	ldr	r3, [r7, #4]
 8000a08:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000a0a:	429a      	cmp	r2, r3
 8000a0c:	dc08      	bgt.n	8000a20 <_ZN3Mob5checkER6Player+0xac>
  player.Player_live--;//player is loosing his hearts
 8000a0e:	683b      	ldr	r3, [r7, #0]
 8000a10:	685b      	ldr	r3, [r3, #4]
 8000a12:	1e5a      	subs	r2, r3, #1
 8000a14:	683b      	ldr	r3, [r7, #0]
 8000a16:	605a      	str	r2, [r3, #4]
 }
else{
   pos_y=100;
   //throwing body of dead Mob out of the map
}
}
 8000a18:	e002      	b.n	8000a20 <_ZN3Mob5checkER6Player+0xac>
   pos_y=100;
 8000a1a:	687b      	ldr	r3, [r7, #4]
 8000a1c:	2264      	movs	r2, #100	; 0x64
 8000a1e:	60da      	str	r2, [r3, #12]
}
 8000a20:	bf00      	nop
 8000a22:	3708      	adds	r7, #8
 8000a24:	46bd      	mov	sp, r7
 8000a26:	bd80      	pop	{r7, pc}

08000a28 <_ZN3Mob8Move_mobEii>:

void Mob::Move_mob(int point_A, int point_B){
 8000a28:	b580      	push	{r7, lr}
 8000a2a:	b084      	sub	sp, #16
 8000a2c:	af00      	add	r7, sp, #0
 8000a2e:	60f8      	str	r0, [r7, #12]
 8000a30:	60b9      	str	r1, [r7, #8]
 8000a32:	607a      	str	r2, [r7, #4]
	generateHIT();
 8000a34:	68f8      	ldr	r0, [r7, #12]
 8000a36:	f7ff ff7d 	bl	8000934 <_ZN3Mob11generateHITEv>
	if(is_mob_alive==1){
 8000a3a:	68fb      	ldr	r3, [r7, #12]
 8000a3c:	685b      	ldr	r3, [r3, #4]
 8000a3e:	2b01      	cmp	r3, #1
 8000a40:	d127      	bne.n	8000a92 <_ZN3Mob8Move_mobEii+0x6a>
	if(moveR==true){   //moving  Mob form point A to point B
 8000a42:	68fb      	ldr	r3, [r7, #12]
 8000a44:	699b      	ldr	r3, [r3, #24]
 8000a46:	2b01      	cmp	r3, #1
 8000a48:	d104      	bne.n	8000a54 <_ZN3Mob8Move_mobEii+0x2c>
		   pos_x++;
 8000a4a:	68fb      	ldr	r3, [r7, #12]
 8000a4c:	689b      	ldr	r3, [r3, #8]
 8000a4e:	1c5a      	adds	r2, r3, #1
 8000a50:	68fb      	ldr	r3, [r7, #12]
 8000a52:	609a      	str	r2, [r3, #8]
		  }
		if(moveL==true){   //moving Mob form point B to point A
 8000a54:	68fb      	ldr	r3, [r7, #12]
 8000a56:	69db      	ldr	r3, [r3, #28]
 8000a58:	2b01      	cmp	r3, #1
 8000a5a:	d104      	bne.n	8000a66 <_ZN3Mob8Move_mobEii+0x3e>
		   pos_x--;
 8000a5c:	68fb      	ldr	r3, [r7, #12]
 8000a5e:	689b      	ldr	r3, [r3, #8]
 8000a60:	1e5a      	subs	r2, r3, #1
 8000a62:	68fb      	ldr	r3, [r7, #12]
 8000a64:	609a      	str	r2, [r3, #8]
		  }
		if(pos_x==point_A){//check if Mob hit the point_A
 8000a66:	68fb      	ldr	r3, [r7, #12]
 8000a68:	689b      	ldr	r3, [r3, #8]
 8000a6a:	68ba      	ldr	r2, [r7, #8]
 8000a6c:	429a      	cmp	r2, r3
 8000a6e:	d105      	bne.n	8000a7c <_ZN3Mob8Move_mobEii+0x54>
		   moveL=false;
 8000a70:	68fb      	ldr	r3, [r7, #12]
 8000a72:	2200      	movs	r2, #0
 8000a74:	61da      	str	r2, [r3, #28]
		   moveR=true;
 8000a76:	68fb      	ldr	r3, [r7, #12]
 8000a78:	2201      	movs	r2, #1
 8000a7a:	619a      	str	r2, [r3, #24]
		  }
		if(RHIT==point_B){//check if Mob hit the ponit_B
 8000a7c:	68fb      	ldr	r3, [r7, #12]
 8000a7e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000a80:	687a      	ldr	r2, [r7, #4]
 8000a82:	429a      	cmp	r2, r3
 8000a84:	d105      	bne.n	8000a92 <_ZN3Mob8Move_mobEii+0x6a>
		   moveL=true;
 8000a86:	68fb      	ldr	r3, [r7, #12]
 8000a88:	2201      	movs	r2, #1
 8000a8a:	61da      	str	r2, [r3, #28]
		   moveR=false;
 8000a8c:	68fb      	ldr	r3, [r7, #12]
 8000a8e:	2200      	movs	r2, #0
 8000a90:	619a      	str	r2, [r3, #24]
          }
	}
}
 8000a92:	bf00      	nop
 8000a94:	3710      	adds	r7, #16
 8000a96:	46bd      	mov	sp, r7
 8000a98:	bd80      	pop	{r7, pc}

08000a9a <_ZN3Mob11Display_mobEv>:
void Mob::Display_mob(){
 8000a9a:	b5b0      	push	{r4, r5, r7, lr}
 8000a9c:	b084      	sub	sp, #16
 8000a9e:	af02      	add	r7, sp, #8
 8000aa0:	6078      	str	r0, [r7, #4]
	if(is_mob_alive==1){
 8000aa2:	687b      	ldr	r3, [r7, #4]
 8000aa4:	685b      	ldr	r3, [r3, #4]
 8000aa6:	2b01      	cmp	r3, #1
 8000aa8:	d113      	bne.n	8000ad2 <_ZN3Mob11Display_mobEv+0x38>
	ssd1306_DrawBitmap(pos_x, pos_y, bitmap, width, height, White);
 8000aaa:	687b      	ldr	r3, [r7, #4]
 8000aac:	689b      	ldr	r3, [r3, #8]
 8000aae:	b2d8      	uxtb	r0, r3
 8000ab0:	687b      	ldr	r3, [r7, #4]
 8000ab2:	68db      	ldr	r3, [r3, #12]
 8000ab4:	b2d9      	uxtb	r1, r3
 8000ab6:	687b      	ldr	r3, [r7, #4]
 8000ab8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000aba:	687b      	ldr	r3, [r7, #4]
 8000abc:	691b      	ldr	r3, [r3, #16]
 8000abe:	b2dc      	uxtb	r4, r3
 8000ac0:	687b      	ldr	r3, [r7, #4]
 8000ac2:	695b      	ldr	r3, [r3, #20]
 8000ac4:	b2db      	uxtb	r3, r3
 8000ac6:	2501      	movs	r5, #1
 8000ac8:	9501      	str	r5, [sp, #4]
 8000aca:	9300      	str	r3, [sp, #0]
 8000acc:	4623      	mov	r3, r4
 8000ace:	f000 ff87 	bl	80019e0 <ssd1306_DrawBitmap>
	}
}
 8000ad2:	bf00      	nop
 8000ad4:	3708      	adds	r7, #8
 8000ad6:	46bd      	mov	sp, r7
 8000ad8:	bdb0      	pop	{r4, r5, r7, pc}
	...

08000adc <_ZN3MobD1Ev>:
Mob::~Mob() {
 8000adc:	b480      	push	{r7}
 8000ade:	b083      	sub	sp, #12
 8000ae0:	af00      	add	r7, sp, #0
 8000ae2:	6078      	str	r0, [r7, #4]
 8000ae4:	4a04      	ldr	r2, [pc, #16]	; (8000af8 <_ZN3MobD1Ev+0x1c>)
 8000ae6:	687b      	ldr	r3, [r7, #4]
 8000ae8:	601a      	str	r2, [r3, #0]
	// TODO Auto-generated destructor stub
}
 8000aea:	687b      	ldr	r3, [r7, #4]
 8000aec:	4618      	mov	r0, r3
 8000aee:	370c      	adds	r7, #12
 8000af0:	46bd      	mov	sp, r7
 8000af2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000af6:	4770      	bx	lr
 8000af8:	0800495c 	.word	0x0800495c

08000afc <_ZN3MobD0Ev>:
Mob::~Mob() {
 8000afc:	b580      	push	{r7, lr}
 8000afe:	b082      	sub	sp, #8
 8000b00:	af00      	add	r7, sp, #0
 8000b02:	6078      	str	r0, [r7, #4]
}
 8000b04:	6878      	ldr	r0, [r7, #4]
 8000b06:	f7ff ffe9 	bl	8000adc <_ZN3MobD1Ev>
 8000b0a:	2134      	movs	r1, #52	; 0x34
 8000b0c:	6878      	ldr	r0, [r7, #4]
 8000b0e:	f003 fe73 	bl	80047f8 <_ZdlPvj>
 8000b12:	687b      	ldr	r3, [r7, #4]
 8000b14:	4618      	mov	r0, r3
 8000b16:	3708      	adds	r7, #8
 8000b18:	46bd      	mov	sp, r7
 8000b1a:	bd80      	pop	{r7, pc}

08000b1c <_ZN6PlayerC1EiiiiiPKh>:
#include"ssd1306.h"
#include"ssd1306_tests.h"
#include"Bitmaps.h"
#include <Player.h>

Player::Player(int x,int y,int w,int h,int p_l,const unsigned char* b) {//setting values and generating hit box
 8000b1c:	b580      	push	{r7, lr}
 8000b1e:	b084      	sub	sp, #16
 8000b20:	af00      	add	r7, sp, #0
 8000b22:	60f8      	str	r0, [r7, #12]
 8000b24:	60b9      	str	r1, [r7, #8]
 8000b26:	607a      	str	r2, [r7, #4]
 8000b28:	603b      	str	r3, [r7, #0]
 8000b2a:	4a0e      	ldr	r2, [pc, #56]	; (8000b64 <_ZN6PlayerC1EiiiiiPKh+0x48>)
 8000b2c:	68fb      	ldr	r3, [r7, #12]
 8000b2e:	601a      	str	r2, [r3, #0]
	pos_x=x;
 8000b30:	68fb      	ldr	r3, [r7, #12]
 8000b32:	68ba      	ldr	r2, [r7, #8]
 8000b34:	609a      	str	r2, [r3, #8]
	pos_y=y;
 8000b36:	68fb      	ldr	r3, [r7, #12]
 8000b38:	687a      	ldr	r2, [r7, #4]
 8000b3a:	60da      	str	r2, [r3, #12]
	width=w;
 8000b3c:	68fb      	ldr	r3, [r7, #12]
 8000b3e:	683a      	ldr	r2, [r7, #0]
 8000b40:	611a      	str	r2, [r3, #16]
	height=h;
 8000b42:	68fb      	ldr	r3, [r7, #12]
 8000b44:	69ba      	ldr	r2, [r7, #24]
 8000b46:	615a      	str	r2, [r3, #20]
	bitmap=b;
 8000b48:	68fb      	ldr	r3, [r7, #12]
 8000b4a:	6a3a      	ldr	r2, [r7, #32]
 8000b4c:	629a      	str	r2, [r3, #40]	; 0x28
    Player_live=p_l;
 8000b4e:	68fb      	ldr	r3, [r7, #12]
 8000b50:	69fa      	ldr	r2, [r7, #28]
 8000b52:	605a      	str	r2, [r3, #4]
	generateHIT();
 8000b54:	68f8      	ldr	r0, [r7, #12]
 8000b56:	f000 f875 	bl	8000c44 <_ZN6Player11generateHITEv>
}
 8000b5a:	68fb      	ldr	r3, [r7, #12]
 8000b5c:	4618      	mov	r0, r3
 8000b5e:	3710      	adds	r7, #16
 8000b60:	46bd      	mov	sp, r7
 8000b62:	bd80      	pop	{r7, pc}
 8000b64:	08004974 	.word	0x08004974

08000b68 <_ZN6Player14Display_PlayerEv>:
void Player::Display_Player(){ //drawing the player
 8000b68:	b5b0      	push	{r4, r5, r7, lr}
 8000b6a:	b084      	sub	sp, #16
 8000b6c:	af02      	add	r7, sp, #8
 8000b6e:	6078      	str	r0, [r7, #4]

	ssd1306_DrawBitmap(pos_x, pos_y, bitmap,width, height, White);
 8000b70:	687b      	ldr	r3, [r7, #4]
 8000b72:	689b      	ldr	r3, [r3, #8]
 8000b74:	b2d8      	uxtb	r0, r3
 8000b76:	687b      	ldr	r3, [r7, #4]
 8000b78:	68db      	ldr	r3, [r3, #12]
 8000b7a:	b2d9      	uxtb	r1, r3
 8000b7c:	687b      	ldr	r3, [r7, #4]
 8000b7e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8000b80:	687b      	ldr	r3, [r7, #4]
 8000b82:	691b      	ldr	r3, [r3, #16]
 8000b84:	b2dc      	uxtb	r4, r3
 8000b86:	687b      	ldr	r3, [r7, #4]
 8000b88:	695b      	ldr	r3, [r3, #20]
 8000b8a:	b2db      	uxtb	r3, r3
 8000b8c:	2501      	movs	r5, #1
 8000b8e:	9501      	str	r5, [sp, #4]
 8000b90:	9300      	str	r3, [sp, #0]
 8000b92:	4623      	mov	r3, r4
 8000b94:	f000 ff24 	bl	80019e0 <ssd1306_DrawBitmap>

}
 8000b98:	bf00      	nop
 8000b9a:	3708      	adds	r7, #8
 8000b9c:	46bd      	mov	sp, r7
 8000b9e:	bdb0      	pop	{r4, r5, r7, pc}

08000ba0 <_ZN6Player21Display_Player_heartsEv>:
void Player::Display_Player_hearts(){//drawing player's hearts
 8000ba0:	b580      	push	{r7, lr}
 8000ba2:	b084      	sub	sp, #16
 8000ba4:	af02      	add	r7, sp, #8
 8000ba6:	6078      	str	r0, [r7, #4]

	if(Player_live==3){//if player has all lives
 8000ba8:	687b      	ldr	r3, [r7, #4]
 8000baa:	685b      	ldr	r3, [r3, #4]
 8000bac:	2b03      	cmp	r3, #3
 8000bae:	d11d      	bne.n	8000bec <_ZN6Player21Display_Player_heartsEv+0x4c>
		ssd1306_DrawBitmap(121,0, Bitmap_heart, 5, 5, White);//displaying 5x5 bitmap of one heart
 8000bb0:	2301      	movs	r3, #1
 8000bb2:	9301      	str	r3, [sp, #4]
 8000bb4:	2305      	movs	r3, #5
 8000bb6:	9300      	str	r3, [sp, #0]
 8000bb8:	2305      	movs	r3, #5
 8000bba:	4a21      	ldr	r2, [pc, #132]	; (8000c40 <_ZN6Player21Display_Player_heartsEv+0xa0>)
 8000bbc:	2100      	movs	r1, #0
 8000bbe:	2079      	movs	r0, #121	; 0x79
 8000bc0:	f000 ff0e 	bl	80019e0 <ssd1306_DrawBitmap>
		ssd1306_DrawBitmap(116,0, Bitmap_heart, 5, 5, White);//displaying 5x5 bitmap of one heart
 8000bc4:	2301      	movs	r3, #1
 8000bc6:	9301      	str	r3, [sp, #4]
 8000bc8:	2305      	movs	r3, #5
 8000bca:	9300      	str	r3, [sp, #0]
 8000bcc:	2305      	movs	r3, #5
 8000bce:	4a1c      	ldr	r2, [pc, #112]	; (8000c40 <_ZN6Player21Display_Player_heartsEv+0xa0>)
 8000bd0:	2100      	movs	r1, #0
 8000bd2:	2074      	movs	r0, #116	; 0x74
 8000bd4:	f000 ff04 	bl	80019e0 <ssd1306_DrawBitmap>
		ssd1306_DrawBitmap(111,0, Bitmap_heart, 5, 5, White);//displaying 5x5 bitmap of one heart
 8000bd8:	2301      	movs	r3, #1
 8000bda:	9301      	str	r3, [sp, #4]
 8000bdc:	2305      	movs	r3, #5
 8000bde:	9300      	str	r3, [sp, #0]
 8000be0:	2305      	movs	r3, #5
 8000be2:	4a17      	ldr	r2, [pc, #92]	; (8000c40 <_ZN6Player21Display_Player_heartsEv+0xa0>)
 8000be4:	2100      	movs	r1, #0
 8000be6:	206f      	movs	r0, #111	; 0x6f
 8000be8:	f000 fefa 	bl	80019e0 <ssd1306_DrawBitmap>
	}
	if(Player_live==2){//if player lose one heart
 8000bec:	687b      	ldr	r3, [r7, #4]
 8000bee:	685b      	ldr	r3, [r3, #4]
 8000bf0:	2b02      	cmp	r3, #2
 8000bf2:	d113      	bne.n	8000c1c <_ZN6Player21Display_Player_heartsEv+0x7c>
		ssd1306_DrawBitmap(121,0, Bitmap_heart, 5, 5, White);//displaying 5x5 bitmap of one heart
 8000bf4:	2301      	movs	r3, #1
 8000bf6:	9301      	str	r3, [sp, #4]
 8000bf8:	2305      	movs	r3, #5
 8000bfa:	9300      	str	r3, [sp, #0]
 8000bfc:	2305      	movs	r3, #5
 8000bfe:	4a10      	ldr	r2, [pc, #64]	; (8000c40 <_ZN6Player21Display_Player_heartsEv+0xa0>)
 8000c00:	2100      	movs	r1, #0
 8000c02:	2079      	movs	r0, #121	; 0x79
 8000c04:	f000 feec 	bl	80019e0 <ssd1306_DrawBitmap>
		ssd1306_DrawBitmap(116,0, Bitmap_heart, 5, 5, White);//displaying 5x5 bitmap of one heart
 8000c08:	2301      	movs	r3, #1
 8000c0a:	9301      	str	r3, [sp, #4]
 8000c0c:	2305      	movs	r3, #5
 8000c0e:	9300      	str	r3, [sp, #0]
 8000c10:	2305      	movs	r3, #5
 8000c12:	4a0b      	ldr	r2, [pc, #44]	; (8000c40 <_ZN6Player21Display_Player_heartsEv+0xa0>)
 8000c14:	2100      	movs	r1, #0
 8000c16:	2074      	movs	r0, #116	; 0x74
 8000c18:	f000 fee2 	bl	80019e0 <ssd1306_DrawBitmap>
	}
	if(Player_live==1){//if player lose two hearts
 8000c1c:	687b      	ldr	r3, [r7, #4]
 8000c1e:	685b      	ldr	r3, [r3, #4]
 8000c20:	2b01      	cmp	r3, #1
 8000c22:	d109      	bne.n	8000c38 <_ZN6Player21Display_Player_heartsEv+0x98>
		ssd1306_DrawBitmap(121,0, Bitmap_heart, 5, 5, White);//displaying 5x5 bitmap of one heart
 8000c24:	2301      	movs	r3, #1
 8000c26:	9301      	str	r3, [sp, #4]
 8000c28:	2305      	movs	r3, #5
 8000c2a:	9300      	str	r3, [sp, #0]
 8000c2c:	2305      	movs	r3, #5
 8000c2e:	4a04      	ldr	r2, [pc, #16]	; (8000c40 <_ZN6Player21Display_Player_heartsEv+0xa0>)
 8000c30:	2100      	movs	r1, #0
 8000c32:	2079      	movs	r0, #121	; 0x79
 8000c34:	f000 fed4 	bl	80019e0 <ssd1306_DrawBitmap>

	}

}
 8000c38:	bf00      	nop
 8000c3a:	3708      	adds	r7, #8
 8000c3c:	46bd      	mov	sp, r7
 8000c3e:	bd80      	pop	{r7, pc}
 8000c40:	08004964 	.word	0x08004964

08000c44 <_ZN6Player11generateHITEv>:
void Player::generateHIT(){ //generating hit box
 8000c44:	b480      	push	{r7}
 8000c46:	b083      	sub	sp, #12
 8000c48:	af00      	add	r7, sp, #0
 8000c4a:	6078      	str	r0, [r7, #4]
	LHIT=pos_x;
 8000c4c:	687b      	ldr	r3, [r7, #4]
 8000c4e:	689a      	ldr	r2, [r3, #8]
 8000c50:	687b      	ldr	r3, [r7, #4]
 8000c52:	619a      	str	r2, [r3, #24]
	RHIT=pos_x+width;
 8000c54:	687b      	ldr	r3, [r7, #4]
 8000c56:	689a      	ldr	r2, [r3, #8]
 8000c58:	687b      	ldr	r3, [r7, #4]
 8000c5a:	691b      	ldr	r3, [r3, #16]
 8000c5c:	441a      	add	r2, r3
 8000c5e:	687b      	ldr	r3, [r7, #4]
 8000c60:	61da      	str	r2, [r3, #28]
	THIT=pos_y;
 8000c62:	687b      	ldr	r3, [r7, #4]
 8000c64:	68da      	ldr	r2, [r3, #12]
 8000c66:	687b      	ldr	r3, [r7, #4]
 8000c68:	621a      	str	r2, [r3, #32]
	BHIT=pos_y+height;
 8000c6a:	687b      	ldr	r3, [r7, #4]
 8000c6c:	68da      	ldr	r2, [r3, #12]
 8000c6e:	687b      	ldr	r3, [r7, #4]
 8000c70:	695b      	ldr	r3, [r3, #20]
 8000c72:	441a      	add	r2, r3
 8000c74:	687b      	ldr	r3, [r7, #4]
 8000c76:	625a      	str	r2, [r3, #36]	; 0x24
}
 8000c78:	bf00      	nop
 8000c7a:	370c      	adds	r7, #12
 8000c7c:	46bd      	mov	sp, r7
 8000c7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c82:	4770      	bx	lr

08000c84 <_ZN6PlayerD1Ev>:
Player::~Player() {
 8000c84:	b480      	push	{r7}
 8000c86:	b083      	sub	sp, #12
 8000c88:	af00      	add	r7, sp, #0
 8000c8a:	6078      	str	r0, [r7, #4]
 8000c8c:	4a04      	ldr	r2, [pc, #16]	; (8000ca0 <_ZN6PlayerD1Ev+0x1c>)
 8000c8e:	687b      	ldr	r3, [r7, #4]
 8000c90:	601a      	str	r2, [r3, #0]
	// TODO Auto-generated destructor stub
}
 8000c92:	687b      	ldr	r3, [r7, #4]
 8000c94:	4618      	mov	r0, r3
 8000c96:	370c      	adds	r7, #12
 8000c98:	46bd      	mov	sp, r7
 8000c9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c9e:	4770      	bx	lr
 8000ca0:	08004974 	.word	0x08004974

08000ca4 <_ZN6PlayerD0Ev>:
Player::~Player() {
 8000ca4:	b580      	push	{r7, lr}
 8000ca6:	b082      	sub	sp, #8
 8000ca8:	af00      	add	r7, sp, #0
 8000caa:	6078      	str	r0, [r7, #4]
}
 8000cac:	6878      	ldr	r0, [r7, #4]
 8000cae:	f7ff ffe9 	bl	8000c84 <_ZN6PlayerD1Ev>
 8000cb2:	212c      	movs	r1, #44	; 0x2c
 8000cb4:	6878      	ldr	r0, [r7, #4]
 8000cb6:	f003 fd9f 	bl	80047f8 <_ZdlPvj>
 8000cba:	687b      	ldr	r3, [r7, #4]
 8000cbc:	4618      	mov	r0, r3
 8000cbe:	3708      	adds	r7, #8
 8000cc0:	46bd      	mov	sp, r7
 8000cc2:	bd80      	pop	{r7, pc}

08000cc4 <_ZN5SpikeC1EiiiiPKh>:
#include"ssd1306_tests.h"
#include"Bitmaps.h"
#include"Player.h"
#include <Spike.h>

Spike::Spike(int x,int y,int w, int h,const unsigned char* b) {//writing primary data to spike object
 8000cc4:	b480      	push	{r7}
 8000cc6:	b085      	sub	sp, #20
 8000cc8:	af00      	add	r7, sp, #0
 8000cca:	60f8      	str	r0, [r7, #12]
 8000ccc:	60b9      	str	r1, [r7, #8]
 8000cce:	607a      	str	r2, [r7, #4]
 8000cd0:	603b      	str	r3, [r7, #0]
 8000cd2:	4a0c      	ldr	r2, [pc, #48]	; (8000d04 <_ZN5SpikeC1EiiiiPKh+0x40>)
 8000cd4:	68fb      	ldr	r3, [r7, #12]
 8000cd6:	601a      	str	r2, [r3, #0]
	 pos_x=x;
 8000cd8:	68fb      	ldr	r3, [r7, #12]
 8000cda:	68ba      	ldr	r2, [r7, #8]
 8000cdc:	605a      	str	r2, [r3, #4]
     pos_y=y;
 8000cde:	68fb      	ldr	r3, [r7, #12]
 8000ce0:	687a      	ldr	r2, [r7, #4]
 8000ce2:	609a      	str	r2, [r3, #8]
   	 width=w;
 8000ce4:	68fb      	ldr	r3, [r7, #12]
 8000ce6:	683a      	ldr	r2, [r7, #0]
 8000ce8:	60da      	str	r2, [r3, #12]
     height=h;
 8000cea:	68fb      	ldr	r3, [r7, #12]
 8000cec:	69ba      	ldr	r2, [r7, #24]
 8000cee:	611a      	str	r2, [r3, #16]
	 bitmap=b;
 8000cf0:	68fb      	ldr	r3, [r7, #12]
 8000cf2:	69fa      	ldr	r2, [r7, #28]
 8000cf4:	625a      	str	r2, [r3, #36]	; 0x24

}
 8000cf6:	68fb      	ldr	r3, [r7, #12]
 8000cf8:	4618      	mov	r0, r3
 8000cfa:	3714      	adds	r7, #20
 8000cfc:	46bd      	mov	sp, r7
 8000cfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d02:	4770      	bx	lr
 8000d04:	08004984 	.word	0x08004984

08000d08 <_ZN5Spike11generateHITEv>:

void Spike::generateHIT(){//generating hit box of spike
 8000d08:	b480      	push	{r7}
 8000d0a:	b083      	sub	sp, #12
 8000d0c:	af00      	add	r7, sp, #0
 8000d0e:	6078      	str	r0, [r7, #4]
	LHIT=pos_x;
 8000d10:	687b      	ldr	r3, [r7, #4]
 8000d12:	685a      	ldr	r2, [r3, #4]
 8000d14:	687b      	ldr	r3, [r7, #4]
 8000d16:	615a      	str	r2, [r3, #20]
	RHIT=pos_x+width;
 8000d18:	687b      	ldr	r3, [r7, #4]
 8000d1a:	685a      	ldr	r2, [r3, #4]
 8000d1c:	687b      	ldr	r3, [r7, #4]
 8000d1e:	68db      	ldr	r3, [r3, #12]
 8000d20:	441a      	add	r2, r3
 8000d22:	687b      	ldr	r3, [r7, #4]
 8000d24:	619a      	str	r2, [r3, #24]
	THIT=pos_y;
 8000d26:	687b      	ldr	r3, [r7, #4]
 8000d28:	689a      	ldr	r2, [r3, #8]
 8000d2a:	687b      	ldr	r3, [r7, #4]
 8000d2c:	61da      	str	r2, [r3, #28]
	BHIT=pos_y+height;
 8000d2e:	687b      	ldr	r3, [r7, #4]
 8000d30:	689a      	ldr	r2, [r3, #8]
 8000d32:	687b      	ldr	r3, [r7, #4]
 8000d34:	691b      	ldr	r3, [r3, #16]
 8000d36:	441a      	add	r2, r3
 8000d38:	687b      	ldr	r3, [r7, #4]
 8000d3a:	621a      	str	r2, [r3, #32]
}
 8000d3c:	bf00      	nop
 8000d3e:	370c      	adds	r7, #12
 8000d40:	46bd      	mov	sp, r7
 8000d42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d46:	4770      	bx	lr

08000d48 <_ZN5Spike5CheckERiR6Player>:

void Spike::Check(int &barrier,Player &player){//reacting on collisions with player
 8000d48:	b580      	push	{r7, lr}
 8000d4a:	b084      	sub	sp, #16
 8000d4c:	af00      	add	r7, sp, #0
 8000d4e:	60f8      	str	r0, [r7, #12]
 8000d50:	60b9      	str	r1, [r7, #8]
 8000d52:	607a      	str	r2, [r7, #4]
	player.generateHIT();
 8000d54:	6878      	ldr	r0, [r7, #4]
 8000d56:	f7ff ff75 	bl	8000c44 <_ZN6Player11generateHITEv>
	generateHIT();
 8000d5a:	68f8      	ldr	r0, [r7, #12]
 8000d5c:	f7ff ffd4 	bl	8000d08 <_ZN5Spike11generateHITEv>
	if((player.RHIT>LHIT)&&(player.LHIT<RHIT)&&(player.BHIT==THIT)){
 8000d60:	687b      	ldr	r3, [r7, #4]
 8000d62:	69da      	ldr	r2, [r3, #28]
 8000d64:	68fb      	ldr	r3, [r7, #12]
 8000d66:	695b      	ldr	r3, [r3, #20]
 8000d68:	429a      	cmp	r2, r3
 8000d6a:	dd13      	ble.n	8000d94 <_ZN5Spike5CheckERiR6Player+0x4c>
 8000d6c:	687b      	ldr	r3, [r7, #4]
 8000d6e:	699a      	ldr	r2, [r3, #24]
 8000d70:	68fb      	ldr	r3, [r7, #12]
 8000d72:	699b      	ldr	r3, [r3, #24]
 8000d74:	429a      	cmp	r2, r3
 8000d76:	da0d      	bge.n	8000d94 <_ZN5Spike5CheckERiR6Player+0x4c>
 8000d78:	687b      	ldr	r3, [r7, #4]
 8000d7a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000d7c:	68fb      	ldr	r3, [r7, #12]
 8000d7e:	69db      	ldr	r3, [r3, #28]
 8000d80:	429a      	cmp	r2, r3
 8000d82:	d107      	bne.n	8000d94 <_ZN5Spike5CheckERiR6Player+0x4c>
	barrier=1; //function turn of our gravitation so we do not fall of this block b is barrier for gravitation
 8000d84:	68bb      	ldr	r3, [r7, #8]
 8000d86:	2201      	movs	r2, #1
 8000d88:	601a      	str	r2, [r3, #0]
	player.Player_live--;
 8000d8a:	687b      	ldr	r3, [r7, #4]
 8000d8c:	685b      	ldr	r3, [r3, #4]
 8000d8e:	1e5a      	subs	r2, r3, #1
 8000d90:	687b      	ldr	r3, [r7, #4]
 8000d92:	605a      	str	r2, [r3, #4]
	}

	if((player.RHIT>=LHIT)&&(((player.THIT>=THIT)&&(player.THIT<=BHIT))||((player.BHIT<=BHIT)&&(player.BHIT>THIT)))&&(player.RHIT<RHIT)){//if player hit left side of spike
 8000d94:	687b      	ldr	r3, [r7, #4]
 8000d96:	69da      	ldr	r2, [r3, #28]
 8000d98:	68fb      	ldr	r3, [r7, #12]
 8000d9a:	695b      	ldr	r3, [r3, #20]
 8000d9c:	429a      	cmp	r2, r3
 8000d9e:	db22      	blt.n	8000de6 <_ZN5Spike5CheckERiR6Player+0x9e>
 8000da0:	687b      	ldr	r3, [r7, #4]
 8000da2:	6a1a      	ldr	r2, [r3, #32]
 8000da4:	68fb      	ldr	r3, [r7, #12]
 8000da6:	69db      	ldr	r3, [r3, #28]
 8000da8:	429a      	cmp	r2, r3
 8000daa:	db05      	blt.n	8000db8 <_ZN5Spike5CheckERiR6Player+0x70>
 8000dac:	687b      	ldr	r3, [r7, #4]
 8000dae:	6a1a      	ldr	r2, [r3, #32]
 8000db0:	68fb      	ldr	r3, [r7, #12]
 8000db2:	6a1b      	ldr	r3, [r3, #32]
 8000db4:	429a      	cmp	r2, r3
 8000db6:	dd0b      	ble.n	8000dd0 <_ZN5Spike5CheckERiR6Player+0x88>
 8000db8:	687b      	ldr	r3, [r7, #4]
 8000dba:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000dbc:	68fb      	ldr	r3, [r7, #12]
 8000dbe:	6a1b      	ldr	r3, [r3, #32]
 8000dc0:	429a      	cmp	r2, r3
 8000dc2:	dc10      	bgt.n	8000de6 <_ZN5Spike5CheckERiR6Player+0x9e>
 8000dc4:	687b      	ldr	r3, [r7, #4]
 8000dc6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000dc8:	68fb      	ldr	r3, [r7, #12]
 8000dca:	69db      	ldr	r3, [r3, #28]
 8000dcc:	429a      	cmp	r2, r3
 8000dce:	dd0a      	ble.n	8000de6 <_ZN5Spike5CheckERiR6Player+0x9e>
 8000dd0:	687b      	ldr	r3, [r7, #4]
 8000dd2:	69da      	ldr	r2, [r3, #28]
 8000dd4:	68fb      	ldr	r3, [r7, #12]
 8000dd6:	699b      	ldr	r3, [r3, #24]
 8000dd8:	429a      	cmp	r2, r3
 8000dda:	da04      	bge.n	8000de6 <_ZN5Spike5CheckERiR6Player+0x9e>
	  player.pos_x--;
 8000ddc:	687b      	ldr	r3, [r7, #4]
 8000dde:	689b      	ldr	r3, [r3, #8]
 8000de0:	1e5a      	subs	r2, r3, #1
 8000de2:	687b      	ldr	r3, [r7, #4]
 8000de4:	609a      	str	r2, [r3, #8]
	}

	if((player.LHIT<=RHIT)&&(((player.THIT>=THIT)&&(player.THIT<=BHIT))||((player.BHIT<=BHIT)&&(player.BHIT>THIT)))&&(player.LHIT>LHIT)){// if player hit right side of spike
 8000de6:	687b      	ldr	r3, [r7, #4]
 8000de8:	699a      	ldr	r2, [r3, #24]
 8000dea:	68fb      	ldr	r3, [r7, #12]
 8000dec:	699b      	ldr	r3, [r3, #24]
 8000dee:	429a      	cmp	r2, r3
 8000df0:	dc22      	bgt.n	8000e38 <_ZN5Spike5CheckERiR6Player+0xf0>
 8000df2:	687b      	ldr	r3, [r7, #4]
 8000df4:	6a1a      	ldr	r2, [r3, #32]
 8000df6:	68fb      	ldr	r3, [r7, #12]
 8000df8:	69db      	ldr	r3, [r3, #28]
 8000dfa:	429a      	cmp	r2, r3
 8000dfc:	db05      	blt.n	8000e0a <_ZN5Spike5CheckERiR6Player+0xc2>
 8000dfe:	687b      	ldr	r3, [r7, #4]
 8000e00:	6a1a      	ldr	r2, [r3, #32]
 8000e02:	68fb      	ldr	r3, [r7, #12]
 8000e04:	6a1b      	ldr	r3, [r3, #32]
 8000e06:	429a      	cmp	r2, r3
 8000e08:	dd0b      	ble.n	8000e22 <_ZN5Spike5CheckERiR6Player+0xda>
 8000e0a:	687b      	ldr	r3, [r7, #4]
 8000e0c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000e0e:	68fb      	ldr	r3, [r7, #12]
 8000e10:	6a1b      	ldr	r3, [r3, #32]
 8000e12:	429a      	cmp	r2, r3
 8000e14:	dc10      	bgt.n	8000e38 <_ZN5Spike5CheckERiR6Player+0xf0>
 8000e16:	687b      	ldr	r3, [r7, #4]
 8000e18:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000e1a:	68fb      	ldr	r3, [r7, #12]
 8000e1c:	69db      	ldr	r3, [r3, #28]
 8000e1e:	429a      	cmp	r2, r3
 8000e20:	dd0a      	ble.n	8000e38 <_ZN5Spike5CheckERiR6Player+0xf0>
 8000e22:	687b      	ldr	r3, [r7, #4]
 8000e24:	699a      	ldr	r2, [r3, #24]
 8000e26:	68fb      	ldr	r3, [r7, #12]
 8000e28:	695b      	ldr	r3, [r3, #20]
 8000e2a:	429a      	cmp	r2, r3
 8000e2c:	dd04      	ble.n	8000e38 <_ZN5Spike5CheckERiR6Player+0xf0>
	 player.pos_x++;
 8000e2e:	687b      	ldr	r3, [r7, #4]
 8000e30:	689b      	ldr	r3, [r3, #8]
 8000e32:	1c5a      	adds	r2, r3, #1
 8000e34:	687b      	ldr	r3, [r7, #4]
 8000e36:	609a      	str	r2, [r3, #8]
	 }
}
 8000e38:	bf00      	nop
 8000e3a:	3710      	adds	r7, #16
 8000e3c:	46bd      	mov	sp, r7
 8000e3e:	bd80      	pop	{r7, pc}

08000e40 <_ZN5Spike13Display_SpikeEv>:
void Spike::Display_Spike(){//draws spike
 8000e40:	b5b0      	push	{r4, r5, r7, lr}
 8000e42:	b084      	sub	sp, #16
 8000e44:	af02      	add	r7, sp, #8
 8000e46:	6078      	str	r0, [r7, #4]
	ssd1306_DrawBitmap(pos_x, pos_y, bitmap, width, height, White);
 8000e48:	687b      	ldr	r3, [r7, #4]
 8000e4a:	685b      	ldr	r3, [r3, #4]
 8000e4c:	b2d8      	uxtb	r0, r3
 8000e4e:	687b      	ldr	r3, [r7, #4]
 8000e50:	689b      	ldr	r3, [r3, #8]
 8000e52:	b2d9      	uxtb	r1, r3
 8000e54:	687b      	ldr	r3, [r7, #4]
 8000e56:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000e58:	687b      	ldr	r3, [r7, #4]
 8000e5a:	68db      	ldr	r3, [r3, #12]
 8000e5c:	b2dc      	uxtb	r4, r3
 8000e5e:	687b      	ldr	r3, [r7, #4]
 8000e60:	691b      	ldr	r3, [r3, #16]
 8000e62:	b2db      	uxtb	r3, r3
 8000e64:	2501      	movs	r5, #1
 8000e66:	9501      	str	r5, [sp, #4]
 8000e68:	9300      	str	r3, [sp, #0]
 8000e6a:	4623      	mov	r3, r4
 8000e6c:	f000 fdb8 	bl	80019e0 <ssd1306_DrawBitmap>
}
 8000e70:	bf00      	nop
 8000e72:	3708      	adds	r7, #8
 8000e74:	46bd      	mov	sp, r7
 8000e76:	bdb0      	pop	{r4, r5, r7, pc}

08000e78 <_ZN5Spike15Change_positionEii>:
void Spike::Change_position(int x,int y){//changes position of spike
 8000e78:	b480      	push	{r7}
 8000e7a:	b085      	sub	sp, #20
 8000e7c:	af00      	add	r7, sp, #0
 8000e7e:	60f8      	str	r0, [r7, #12]
 8000e80:	60b9      	str	r1, [r7, #8]
 8000e82:	607a      	str	r2, [r7, #4]
	pos_x=x;
 8000e84:	68fb      	ldr	r3, [r7, #12]
 8000e86:	68ba      	ldr	r2, [r7, #8]
 8000e88:	605a      	str	r2, [r3, #4]
	pos_y=y;
 8000e8a:	68fb      	ldr	r3, [r7, #12]
 8000e8c:	687a      	ldr	r2, [r7, #4]
 8000e8e:	609a      	str	r2, [r3, #8]
}
 8000e90:	bf00      	nop
 8000e92:	3714      	adds	r7, #20
 8000e94:	46bd      	mov	sp, r7
 8000e96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e9a:	4770      	bx	lr

08000e9c <_ZN5SpikeD1Ev>:

Spike::~Spike() {
 8000e9c:	b480      	push	{r7}
 8000e9e:	b083      	sub	sp, #12
 8000ea0:	af00      	add	r7, sp, #0
 8000ea2:	6078      	str	r0, [r7, #4]
 8000ea4:	4a04      	ldr	r2, [pc, #16]	; (8000eb8 <_ZN5SpikeD1Ev+0x1c>)
 8000ea6:	687b      	ldr	r3, [r7, #4]
 8000ea8:	601a      	str	r2, [r3, #0]
	// TODO Auto-generated destructor stub
}
 8000eaa:	687b      	ldr	r3, [r7, #4]
 8000eac:	4618      	mov	r0, r3
 8000eae:	370c      	adds	r7, #12
 8000eb0:	46bd      	mov	sp, r7
 8000eb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eb6:	4770      	bx	lr
 8000eb8:	08004984 	.word	0x08004984

08000ebc <_ZN5SpikeD0Ev>:
Spike::~Spike() {
 8000ebc:	b580      	push	{r7, lr}
 8000ebe:	b082      	sub	sp, #8
 8000ec0:	af00      	add	r7, sp, #0
 8000ec2:	6078      	str	r0, [r7, #4]
}
 8000ec4:	6878      	ldr	r0, [r7, #4]
 8000ec6:	f7ff ffe9 	bl	8000e9c <_ZN5SpikeD1Ev>
 8000eca:	2128      	movs	r1, #40	; 0x28
 8000ecc:	6878      	ldr	r0, [r7, #4]
 8000ece:	f003 fc93 	bl	80047f8 <_ZdlPvj>
 8000ed2:	687b      	ldr	r3, [r7, #4]
 8000ed4:	4618      	mov	r0, r3
 8000ed6:	3708      	adds	r7, #8
 8000ed8:	46bd      	mov	sp, r7
 8000eda:	bd80      	pop	{r7, pc}

08000edc <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000edc:	b580      	push	{r7, lr}
 8000ede:	b088      	sub	sp, #32
 8000ee0:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ee2:	f107 030c 	add.w	r3, r7, #12
 8000ee6:	2200      	movs	r2, #0
 8000ee8:	601a      	str	r2, [r3, #0]
 8000eea:	605a      	str	r2, [r3, #4]
 8000eec:	609a      	str	r2, [r3, #8]
 8000eee:	60da      	str	r2, [r3, #12]
 8000ef0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ef2:	4b25      	ldr	r3, [pc, #148]	; (8000f88 <MX_GPIO_Init+0xac>)
 8000ef4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000ef6:	4a24      	ldr	r2, [pc, #144]	; (8000f88 <MX_GPIO_Init+0xac>)
 8000ef8:	f043 0301 	orr.w	r3, r3, #1
 8000efc:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000efe:	4b22      	ldr	r3, [pc, #136]	; (8000f88 <MX_GPIO_Init+0xac>)
 8000f00:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000f02:	f003 0301 	and.w	r3, r3, #1
 8000f06:	60bb      	str	r3, [r7, #8]
 8000f08:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000f0a:	4b1f      	ldr	r3, [pc, #124]	; (8000f88 <MX_GPIO_Init+0xac>)
 8000f0c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000f0e:	4a1e      	ldr	r2, [pc, #120]	; (8000f88 <MX_GPIO_Init+0xac>)
 8000f10:	f043 0302 	orr.w	r3, r3, #2
 8000f14:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000f16:	4b1c      	ldr	r3, [pc, #112]	; (8000f88 <MX_GPIO_Init+0xac>)
 8000f18:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000f1a:	f003 0302 	and.w	r3, r3, #2
 8000f1e:	607b      	str	r3, [r7, #4]
 8000f20:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8000f22:	2200      	movs	r2, #0
 8000f24:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000f28:	4818      	ldr	r0, [pc, #96]	; (8000f8c <MX_GPIO_Init+0xb0>)
 8000f2a:	f001 fa23 	bl	8002374 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = A_Pin;
 8000f2e:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8000f32:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000f34:	2300      	movs	r3, #0
 8000f36:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000f38:	2301      	movs	r3, #1
 8000f3a:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(A_GPIO_Port, &GPIO_InitStruct);
 8000f3c:	f107 030c 	add.w	r3, r7, #12
 8000f40:	4619      	mov	r1, r3
 8000f42:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000f46:	f001 f87b 	bl	8002040 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin */
  GPIO_InitStruct.Pin = LEFT_Pin|UP_Pin;
 8000f4a:	2330      	movs	r3, #48	; 0x30
 8000f4c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000f4e:	2300      	movs	r3, #0
 8000f50:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000f52:	2301      	movs	r3, #1
 8000f54:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000f56:	f107 030c 	add.w	r3, r7, #12
 8000f5a:	4619      	mov	r1, r3
 8000f5c:	480b      	ldr	r0, [pc, #44]	; (8000f8c <MX_GPIO_Init+0xb0>)
 8000f5e:	f001 f86f 	bl	8002040 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8000f62:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000f66:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f68:	2301      	movs	r3, #1
 8000f6a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f6c:	2300      	movs	r3, #0
 8000f6e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f70:	2300      	movs	r3, #0
 8000f72:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000f74:	f107 030c 	add.w	r3, r7, #12
 8000f78:	4619      	mov	r1, r3
 8000f7a:	4804      	ldr	r0, [pc, #16]	; (8000f8c <MX_GPIO_Init+0xb0>)
 8000f7c:	f001 f860 	bl	8002040 <HAL_GPIO_Init>

}
 8000f80:	bf00      	nop
 8000f82:	3720      	adds	r7, #32
 8000f84:	46bd      	mov	sp, r7
 8000f86:	bd80      	pop	{r7, pc}
 8000f88:	40021000 	.word	0x40021000
 8000f8c:	48000400 	.word	0x48000400

08000f90 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8000f90:	b580      	push	{r7, lr}
 8000f92:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000f94:	4b1b      	ldr	r3, [pc, #108]	; (8001004 <MX_I2C1_Init+0x74>)
 8000f96:	4a1c      	ldr	r2, [pc, #112]	; (8001008 <MX_I2C1_Init+0x78>)
 8000f98:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x10802D9B;
 8000f9a:	4b1a      	ldr	r3, [pc, #104]	; (8001004 <MX_I2C1_Init+0x74>)
 8000f9c:	4a1b      	ldr	r2, [pc, #108]	; (800100c <MX_I2C1_Init+0x7c>)
 8000f9e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8000fa0:	4b18      	ldr	r3, [pc, #96]	; (8001004 <MX_I2C1_Init+0x74>)
 8000fa2:	2200      	movs	r2, #0
 8000fa4:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000fa6:	4b17      	ldr	r3, [pc, #92]	; (8001004 <MX_I2C1_Init+0x74>)
 8000fa8:	2201      	movs	r2, #1
 8000faa:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000fac:	4b15      	ldr	r3, [pc, #84]	; (8001004 <MX_I2C1_Init+0x74>)
 8000fae:	2200      	movs	r2, #0
 8000fb0:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8000fb2:	4b14      	ldr	r3, [pc, #80]	; (8001004 <MX_I2C1_Init+0x74>)
 8000fb4:	2200      	movs	r2, #0
 8000fb6:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000fb8:	4b12      	ldr	r3, [pc, #72]	; (8001004 <MX_I2C1_Init+0x74>)
 8000fba:	2200      	movs	r2, #0
 8000fbc:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000fbe:	4b11      	ldr	r3, [pc, #68]	; (8001004 <MX_I2C1_Init+0x74>)
 8000fc0:	2200      	movs	r2, #0
 8000fc2:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000fc4:	4b0f      	ldr	r3, [pc, #60]	; (8001004 <MX_I2C1_Init+0x74>)
 8000fc6:	2200      	movs	r2, #0
 8000fc8:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000fca:	480e      	ldr	r0, [pc, #56]	; (8001004 <MX_I2C1_Init+0x74>)
 8000fcc:	f001 f9ea 	bl	80023a4 <HAL_I2C_Init>
 8000fd0:	4603      	mov	r3, r0
 8000fd2:	2b00      	cmp	r3, #0
 8000fd4:	d001      	beq.n	8000fda <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8000fd6:	f000 fb0e 	bl	80015f6 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000fda:	2100      	movs	r1, #0
 8000fdc:	4809      	ldr	r0, [pc, #36]	; (8001004 <MX_I2C1_Init+0x74>)
 8000fde:	f001 fdd7 	bl	8002b90 <HAL_I2CEx_ConfigAnalogFilter>
 8000fe2:	4603      	mov	r3, r0
 8000fe4:	2b00      	cmp	r3, #0
 8000fe6:	d001      	beq.n	8000fec <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8000fe8:	f000 fb05 	bl	80015f6 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8000fec:	2100      	movs	r1, #0
 8000fee:	4805      	ldr	r0, [pc, #20]	; (8001004 <MX_I2C1_Init+0x74>)
 8000ff0:	f001 fe19 	bl	8002c26 <HAL_I2CEx_ConfigDigitalFilter>
 8000ff4:	4603      	mov	r3, r0
 8000ff6:	2b00      	cmp	r3, #0
 8000ff8:	d001      	beq.n	8000ffe <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8000ffa:	f000 fafc 	bl	80015f6 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000ffe:	bf00      	nop
 8001000:	bd80      	pop	{r7, pc}
 8001002:	bf00      	nop
 8001004:	20000090 	.word	0x20000090
 8001008:	40005400 	.word	0x40005400
 800100c:	10802d9b 	.word	0x10802d9b

08001010 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8001010:	b580      	push	{r7, lr}
 8001012:	b09c      	sub	sp, #112	; 0x70
 8001014:	af00      	add	r7, sp, #0
 8001016:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001018:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 800101c:	2200      	movs	r2, #0
 800101e:	601a      	str	r2, [r3, #0]
 8001020:	605a      	str	r2, [r3, #4]
 8001022:	609a      	str	r2, [r3, #8]
 8001024:	60da      	str	r2, [r3, #12]
 8001026:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001028:	f107 0318 	add.w	r3, r7, #24
 800102c:	2244      	movs	r2, #68	; 0x44
 800102e:	2100      	movs	r1, #0
 8001030:	4618      	mov	r0, r3
 8001032:	f003 fc11 	bl	8004858 <memset>
  if(i2cHandle->Instance==I2C1)
 8001036:	687b      	ldr	r3, [r7, #4]
 8001038:	681b      	ldr	r3, [r3, #0]
 800103a:	4a2d      	ldr	r2, [pc, #180]	; (80010f0 <HAL_I2C_MspInit+0xe0>)
 800103c:	4293      	cmp	r3, r2
 800103e:	d153      	bne.n	80010e8 <HAL_I2C_MspInit+0xd8>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8001040:	2340      	movs	r3, #64	; 0x40
 8001042:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8001044:	2300      	movs	r3, #0
 8001046:	633b      	str	r3, [r7, #48]	; 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001048:	f107 0318 	add.w	r3, r7, #24
 800104c:	4618      	mov	r0, r3
 800104e:	f002 fc0f 	bl	8003870 <HAL_RCCEx_PeriphCLKConfig>
 8001052:	4603      	mov	r3, r0
 8001054:	2b00      	cmp	r3, #0
 8001056:	d001      	beq.n	800105c <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8001058:	f000 facd 	bl	80015f6 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800105c:	4b25      	ldr	r3, [pc, #148]	; (80010f4 <HAL_I2C_MspInit+0xe4>)
 800105e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001060:	4a24      	ldr	r2, [pc, #144]	; (80010f4 <HAL_I2C_MspInit+0xe4>)
 8001062:	f043 0301 	orr.w	r3, r3, #1
 8001066:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001068:	4b22      	ldr	r3, [pc, #136]	; (80010f4 <HAL_I2C_MspInit+0xe4>)
 800106a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800106c:	f003 0301 	and.w	r3, r3, #1
 8001070:	617b      	str	r3, [r7, #20]
 8001072:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001074:	4b1f      	ldr	r3, [pc, #124]	; (80010f4 <HAL_I2C_MspInit+0xe4>)
 8001076:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001078:	4a1e      	ldr	r2, [pc, #120]	; (80010f4 <HAL_I2C_MspInit+0xe4>)
 800107a:	f043 0302 	orr.w	r3, r3, #2
 800107e:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001080:	4b1c      	ldr	r3, [pc, #112]	; (80010f4 <HAL_I2C_MspInit+0xe4>)
 8001082:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001084:	f003 0302 	and.w	r3, r3, #2
 8001088:	613b      	str	r3, [r7, #16]
 800108a:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PA15     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 800108c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001090:	65fb      	str	r3, [r7, #92]	; 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001092:	2312      	movs	r3, #18
 8001094:	663b      	str	r3, [r7, #96]	; 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001096:	2300      	movs	r3, #0
 8001098:	667b      	str	r3, [r7, #100]	; 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800109a:	2300      	movs	r3, #0
 800109c:	66bb      	str	r3, [r7, #104]	; 0x68
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800109e:	2304      	movs	r3, #4
 80010a0:	66fb      	str	r3, [r7, #108]	; 0x6c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80010a2:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 80010a6:	4619      	mov	r1, r3
 80010a8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80010ac:	f000 ffc8 	bl	8002040 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7;
 80010b0:	2380      	movs	r3, #128	; 0x80
 80010b2:	65fb      	str	r3, [r7, #92]	; 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80010b4:	2312      	movs	r3, #18
 80010b6:	663b      	str	r3, [r7, #96]	; 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010b8:	2300      	movs	r3, #0
 80010ba:	667b      	str	r3, [r7, #100]	; 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010bc:	2300      	movs	r3, #0
 80010be:	66bb      	str	r3, [r7, #104]	; 0x68
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80010c0:	2304      	movs	r3, #4
 80010c2:	66fb      	str	r3, [r7, #108]	; 0x6c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80010c4:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 80010c8:	4619      	mov	r1, r3
 80010ca:	480b      	ldr	r0, [pc, #44]	; (80010f8 <HAL_I2C_MspInit+0xe8>)
 80010cc:	f000 ffb8 	bl	8002040 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80010d0:	4b08      	ldr	r3, [pc, #32]	; (80010f4 <HAL_I2C_MspInit+0xe4>)
 80010d2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80010d4:	4a07      	ldr	r2, [pc, #28]	; (80010f4 <HAL_I2C_MspInit+0xe4>)
 80010d6:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80010da:	6593      	str	r3, [r2, #88]	; 0x58
 80010dc:	4b05      	ldr	r3, [pc, #20]	; (80010f4 <HAL_I2C_MspInit+0xe4>)
 80010de:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80010e0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80010e4:	60fb      	str	r3, [r7, #12]
 80010e6:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 80010e8:	bf00      	nop
 80010ea:	3770      	adds	r7, #112	; 0x70
 80010ec:	46bd      	mov	sp, r7
 80010ee:	bd80      	pop	{r7, pc}
 80010f0:	40005400 	.word	0x40005400
 80010f4:	40021000 	.word	0x40021000
 80010f8:	48000400 	.word	0x48000400

080010fc <_Z4JumpR6PlayerRiS1_>:
void Display_Over_Screen();
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
	void Jump(Player &player,int &jump_height,int &barrier){
 80010fc:	b480      	push	{r7}
 80010fe:	b085      	sub	sp, #20
 8001100:	af00      	add	r7, sp, #0
 8001102:	60f8      	str	r0, [r7, #12]
 8001104:	60b9      	str	r1, [r7, #8]
 8001106:	607a      	str	r2, [r7, #4]

	 if((jump_height>0)&&(barrier==true))
 8001108:	68bb      	ldr	r3, [r7, #8]
 800110a:	681b      	ldr	r3, [r3, #0]
 800110c:	2b00      	cmp	r3, #0
 800110e:	dd1a      	ble.n	8001146 <_Z4JumpR6PlayerRiS1_+0x4a>
 8001110:	687b      	ldr	r3, [r7, #4]
 8001112:	681b      	ldr	r3, [r3, #0]
 8001114:	2b01      	cmp	r3, #1
 8001116:	d116      	bne.n	8001146 <_Z4JumpR6PlayerRiS1_+0x4a>
	 {
		player.pos_y--;
 8001118:	68fb      	ldr	r3, [r7, #12]
 800111a:	68db      	ldr	r3, [r3, #12]
 800111c:	1e5a      	subs	r2, r3, #1
 800111e:	68fb      	ldr	r3, [r7, #12]
 8001120:	60da      	str	r2, [r3, #12]
	    jump_height--;   /////////////////////////////////////////////////////
 8001122:	68bb      	ldr	r3, [r7, #8]
 8001124:	681b      	ldr	r3, [r3, #0]
 8001126:	1e5a      	subs	r2, r3, #1
 8001128:	68bb      	ldr	r3, [r7, #8]
 800112a:	601a      	str	r2, [r3, #0]
		player.pos_y--; /* if gravitation is off we can jump on Jump_height */
 800112c:	68fb      	ldr	r3, [r7, #12]
 800112e:	68db      	ldr	r3, [r3, #12]
 8001130:	1e5a      	subs	r2, r3, #1
 8001132:	68fb      	ldr	r3, [r7, #12]
 8001134:	60da      	str	r2, [r3, #12]
		jump_height--; /*     in jump we are losing Jump_height             */
 8001136:	68bb      	ldr	r3, [r7, #8]
 8001138:	681b      	ldr	r3, [r3, #0]
 800113a:	1e5a      	subs	r2, r3, #1
 800113c:	68bb      	ldr	r3, [r7, #8]
 800113e:	601a      	str	r2, [r3, #0]
		barrier=true; /*    when we are jumping gravitation is off          */
 8001140:	687b      	ldr	r3, [r7, #4]
 8001142:	2201      	movs	r2, #1
 8001144:	601a      	str	r2, [r3, #0]
                     /////////////////////////////////////////////////////////
		}
	 if(jump_height==0){
 8001146:	68bb      	ldr	r3, [r7, #8]
 8001148:	681b      	ldr	r3, [r3, #0]
 800114a:	2b00      	cmp	r3, #0
 800114c:	d102      	bne.n	8001154 <_Z4JumpR6PlayerRiS1_+0x58>
		 barrier=false;
 800114e:	687b      	ldr	r3, [r7, #4]
 8001150:	2200      	movs	r2, #0
 8001152:	601a      	str	r2, [r3, #0]
	 }
	 }
 8001154:	bf00      	nop
 8001156:	3714      	adds	r7, #20
 8001158:	46bd      	mov	sp, r7
 800115a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800115e:	4770      	bx	lr

08001160 <_Z11GravitationR6PlayeriRi>:

/*---------------------gravitation function-----------------------------------*/
	void Gravitation(Player &player,int ground_level,int &barrier){
 8001160:	b580      	push	{r7, lr}
 8001162:	b084      	sub	sp, #16
 8001164:	af00      	add	r7, sp, #0
 8001166:	60f8      	str	r0, [r7, #12]
 8001168:	60b9      	str	r1, [r7, #8]
 800116a:	607a      	str	r2, [r7, #4]

	  player.generateHIT();//generating actual hit box of player
 800116c:	68f8      	ldr	r0, [r7, #12]
 800116e:	f7ff fd69 	bl	8000c44 <_ZN6Player11generateHITEv>

	 if(player.BHIT>=ground_level){
 8001172:	68fb      	ldr	r3, [r7, #12]
 8001174:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001176:	68ba      	ldr	r2, [r7, #8]
 8001178:	429a      	cmp	r2, r3
 800117a:	dc02      	bgt.n	8001182 <_Z11GravitationR6PlayeriRi+0x22>
		barrier=true;// if player hit the ground
 800117c:	687b      	ldr	r3, [r7, #4]
 800117e:	2201      	movs	r2, #1
 8001180:	601a      	str	r2, [r3, #0]
	 }

	if(barrier==false){ // if player is in free air we are falling fastest
 8001182:	687b      	ldr	r3, [r7, #4]
 8001184:	681b      	ldr	r3, [r3, #0]
 8001186:	2b00      	cmp	r3, #0
 8001188:	d109      	bne.n	800119e <_Z11GravitationR6PlayeriRi+0x3e>
		player.pos_y++;
 800118a:	68fb      	ldr	r3, [r7, #12]
 800118c:	68db      	ldr	r3, [r3, #12]
 800118e:	1c5a      	adds	r2, r3, #1
 8001190:	68fb      	ldr	r3, [r7, #12]
 8001192:	60da      	str	r2, [r3, #12]
		player.pos_y++;
 8001194:	68fb      	ldr	r3, [r7, #12]
 8001196:	68db      	ldr	r3, [r3, #12]
 8001198:	1c5a      	adds	r2, r3, #1
 800119a:	68fb      	ldr	r3, [r7, #12]
 800119c:	60da      	str	r2, [r3, #12]
	 }
	}
 800119e:	bf00      	nop
 80011a0:	3710      	adds	r7, #16
 80011a2:	46bd      	mov	sp, r7
 80011a4:	bd80      	pop	{r7, pc}
	...

080011a8 <_Z13Check_buttonsR6Playeri>:

/*-----------checking buttons-----------------*/
	void Check_buttons(Player &player,int barrier){
 80011a8:	b580      	push	{r7, lr}
 80011aa:	b082      	sub	sp, #8
 80011ac:	af00      	add	r7, sp, #0
 80011ae:	6078      	str	r0, [r7, #4]
 80011b0:	6039      	str	r1, [r7, #0]
		player.generateHIT();//generating actual hit box of player
 80011b2:	6878      	ldr	r0, [r7, #4]
 80011b4:	f7ff fd46 	bl	8000c44 <_ZN6Player11generateHITEv>

		if((HAL_GPIO_ReadPin(UP_GPIO_Port, UP_Pin)==0)&&(barrier==true))//jumping
 80011b8:	2120      	movs	r1, #32
 80011ba:	4820      	ldr	r0, [pc, #128]	; (800123c <_Z13Check_buttonsR6Playeri+0x94>)
 80011bc:	f001 f8c2 	bl	8002344 <HAL_GPIO_ReadPin>
 80011c0:	4603      	mov	r3, r0
 80011c2:	2b00      	cmp	r3, #0
 80011c4:	d104      	bne.n	80011d0 <_Z13Check_buttonsR6Playeri+0x28>
 80011c6:	683b      	ldr	r3, [r7, #0]
 80011c8:	2b01      	cmp	r3, #1
 80011ca:	d101      	bne.n	80011d0 <_Z13Check_buttonsR6Playeri+0x28>
 80011cc:	2301      	movs	r3, #1
 80011ce:	e000      	b.n	80011d2 <_Z13Check_buttonsR6Playeri+0x2a>
 80011d0:	2300      	movs	r3, #0
 80011d2:	2b00      	cmp	r3, #0
 80011d4:	d009      	beq.n	80011ea <_Z13Check_buttonsR6Playeri+0x42>
		{
          if((Jump_height==0)&&(barrier==true)){//checking if player has end his jump
 80011d6:	4b1a      	ldr	r3, [pc, #104]	; (8001240 <_Z13Check_buttonsR6Playeri+0x98>)
 80011d8:	681b      	ldr	r3, [r3, #0]
 80011da:	2b00      	cmp	r3, #0
 80011dc:	d105      	bne.n	80011ea <_Z13Check_buttonsR6Playeri+0x42>
 80011de:	683b      	ldr	r3, [r7, #0]
 80011e0:	2b01      	cmp	r3, #1
 80011e2:	d102      	bne.n	80011ea <_Z13Check_buttonsR6Playeri+0x42>
        	  Jump_height=18;                   // and if he is on something that he jump of
 80011e4:	4b16      	ldr	r3, [pc, #88]	; (8001240 <_Z13Check_buttonsR6Playeri+0x98>)
 80011e6:	2212      	movs	r2, #18
 80011e8:	601a      	str	r2, [r3, #0]
          }
		}

		if(HAL_GPIO_ReadPin(A_GPIO_Port, A_Pin)==0){ //go into right side
 80011ea:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80011ee:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80011f2:	f001 f8a7 	bl	8002344 <HAL_GPIO_ReadPin>
 80011f6:	4603      	mov	r3, r0
 80011f8:	2b00      	cmp	r3, #0
 80011fa:	bf0c      	ite	eq
 80011fc:	2301      	moveq	r3, #1
 80011fe:	2300      	movne	r3, #0
 8001200:	b2db      	uxtb	r3, r3
 8001202:	2b00      	cmp	r3, #0
 8001204:	d004      	beq.n	8001210 <_Z13Check_buttonsR6Playeri+0x68>
			player.pos_x++;
 8001206:	687b      	ldr	r3, [r7, #4]
 8001208:	689b      	ldr	r3, [r3, #8]
 800120a:	1c5a      	adds	r2, r3, #1
 800120c:	687b      	ldr	r3, [r7, #4]
 800120e:	609a      	str	r2, [r3, #8]
		}
		if(HAL_GPIO_ReadPin(LEFT_GPIO_Port, LEFT_Pin)==0){//go into left side
 8001210:	2110      	movs	r1, #16
 8001212:	480a      	ldr	r0, [pc, #40]	; (800123c <_Z13Check_buttonsR6Playeri+0x94>)
 8001214:	f001 f896 	bl	8002344 <HAL_GPIO_ReadPin>
 8001218:	4603      	mov	r3, r0
 800121a:	2b00      	cmp	r3, #0
 800121c:	bf0c      	ite	eq
 800121e:	2301      	moveq	r3, #1
 8001220:	2300      	movne	r3, #0
 8001222:	b2db      	uxtb	r3, r3
 8001224:	2b00      	cmp	r3, #0
 8001226:	d004      	beq.n	8001232 <_Z13Check_buttonsR6Playeri+0x8a>
			player.pos_x--;
 8001228:	687b      	ldr	r3, [r7, #4]
 800122a:	689b      	ldr	r3, [r3, #8]
 800122c:	1e5a      	subs	r2, r3, #1
 800122e:	687b      	ldr	r3, [r7, #4]
 8001230:	609a      	str	r2, [r3, #8]
		}
		}
 8001232:	bf00      	nop
 8001234:	3708      	adds	r7, #8
 8001236:	46bd      	mov	sp, r7
 8001238:	bd80      	pop	{r7, pc}
 800123a:	bf00      	nop
 800123c:	48000400 	.word	0x48000400
 8001240:	200003fc 	.word	0x200003fc

08001244 <_Z19Display_Over_Screenv>:
/*------GAME OVER SCREEN--------*/
	void Display_Over_Screen(){//displaying a 128x64 game over bitmap function
 8001244:	b580      	push	{r7, lr}
 8001246:	b082      	sub	sp, #8
 8001248:	af02      	add	r7, sp, #8
		ssd1306_Fill(Black);
 800124a:	2000      	movs	r0, #0
 800124c:	f000 fb28 	bl	80018a0 <ssd1306_Fill>
		ssd1306_DrawBitmap(0, 0, Bitmap_game_over, 128, 64, White);
 8001250:	2301      	movs	r3, #1
 8001252:	9301      	str	r3, [sp, #4]
 8001254:	2340      	movs	r3, #64	; 0x40
 8001256:	9300      	str	r3, [sp, #0]
 8001258:	2380      	movs	r3, #128	; 0x80
 800125a:	4a07      	ldr	r2, [pc, #28]	; (8001278 <_Z19Display_Over_Screenv+0x34>)
 800125c:	2100      	movs	r1, #0
 800125e:	2000      	movs	r0, #0
 8001260:	f000 fbbe 	bl	80019e0 <ssd1306_DrawBitmap>
		ssd1306_UpdateScreen();
 8001264:	f000 fb40 	bl	80018e8 <ssd1306_UpdateScreen>
		HAL_Delay(2000);
 8001268:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 800126c:	f000 fde2 	bl	8001e34 <HAL_Delay>
	}
 8001270:	bf00      	nop
 8001272:	46bd      	mov	sp, r7
 8001274:	bd80      	pop	{r7, pc}
 8001276:	bf00      	nop
 8001278:	0800498c 	.word	0x0800498c

0800127c <_Z4Game6PlayerRiS0_>:

/*----------GAME LOOP------------*/
	void Game(Player player,int &barrier,int &Jump_height){//main loop of boxi game
 800127c:	b580      	push	{r7, lr}
 800127e:	b08a      	sub	sp, #40	; 0x28
 8001280:	af02      	add	r7, sp, #8
 8001282:	60f8      	str	r0, [r7, #12]
 8001284:	60b9      	str	r1, [r7, #8]
 8001286:	607a      	str	r2, [r7, #4]
	if(player.Player_live>0){//if player is alive
 8001288:	68fb      	ldr	r3, [r7, #12]
 800128a:	685b      	ldr	r3, [r3, #4]
 800128c:	2b00      	cmp	r3, #0
 800128e:	f340 8083 	ble.w	8001398 <_Z4Game6PlayerRiS0_+0x11c>

		//---------DISPLAYING LAST FRAME-----------//
		//displaying all objects//
		  ssd1306_Fill(Black);
 8001292:	2000      	movs	r0, #0
 8001294:	f000 fb04 	bl	80018a0 <ssd1306_Fill>
		  boxi.Display_Player_hearts();
 8001298:	4842      	ldr	r0, [pc, #264]	; (80013a4 <_Z4Game6PlayerRiS0_+0x128>)
 800129a:	f7ff fc81 	bl	8000ba0 <_ZN6Player21Display_Player_heartsEv>
		  map1.Display_map();
 800129e:	4842      	ldr	r0, [pc, #264]	; (80013a8 <_Z4Game6PlayerRiS0_+0x12c>)
 80012a0:	f7ff fae0 	bl	8000864 <_ZN3Map11Display_mapEv>

		  for(int i=0; i<=9; i++){//displaying blocks
 80012a4:	2300      	movs	r3, #0
 80012a6:	61fb      	str	r3, [r7, #28]
 80012a8:	69fb      	ldr	r3, [r7, #28]
 80012aa:	2b09      	cmp	r3, #9
 80012ac:	dc0c      	bgt.n	80012c8 <_Z4Game6PlayerRiS0_+0x4c>
			  B[i].Display_Block();
 80012ae:	69fb      	ldr	r3, [r7, #28]
 80012b0:	2234      	movs	r2, #52	; 0x34
 80012b2:	fb02 f303 	mul.w	r3, r2, r3
 80012b6:	4a3d      	ldr	r2, [pc, #244]	; (80013ac <_Z4Game6PlayerRiS0_+0x130>)
 80012b8:	4413      	add	r3, r2
 80012ba:	4618      	mov	r0, r3
 80012bc:	f7ff f976 	bl	80005ac <_ZN5Block13Display_BlockEv>
		  for(int i=0; i<=9; i++){//displaying blocks
 80012c0:	69fb      	ldr	r3, [r7, #28]
 80012c2:	3301      	adds	r3, #1
 80012c4:	61fb      	str	r3, [r7, #28]
 80012c6:	e7ef      	b.n	80012a8 <_Z4Game6PlayerRiS0_+0x2c>
		  }

		  for(int i=0; i<=3; i++){//displaying spikes
 80012c8:	2300      	movs	r3, #0
 80012ca:	61bb      	str	r3, [r7, #24]
 80012cc:	69bb      	ldr	r3, [r7, #24]
 80012ce:	2b03      	cmp	r3, #3
 80012d0:	dc0d      	bgt.n	80012ee <_Z4Game6PlayerRiS0_+0x72>
		      S[i].Display_Spike();
 80012d2:	69ba      	ldr	r2, [r7, #24]
 80012d4:	4613      	mov	r3, r2
 80012d6:	009b      	lsls	r3, r3, #2
 80012d8:	4413      	add	r3, r2
 80012da:	00db      	lsls	r3, r3, #3
 80012dc:	4a34      	ldr	r2, [pc, #208]	; (80013b0 <_Z4Game6PlayerRiS0_+0x134>)
 80012de:	4413      	add	r3, r2
 80012e0:	4618      	mov	r0, r3
 80012e2:	f7ff fdad 	bl	8000e40 <_ZN5Spike13Display_SpikeEv>
		  for(int i=0; i<=3; i++){//displaying spikes
 80012e6:	69bb      	ldr	r3, [r7, #24]
 80012e8:	3301      	adds	r3, #1
 80012ea:	61bb      	str	r3, [r7, #24]
 80012ec:	e7ee      	b.n	80012cc <_Z4Game6PlayerRiS0_+0x50>
		  }

		  m1.Display_mob();//displaying mob
 80012ee:	4831      	ldr	r0, [pc, #196]	; (80013b4 <_Z4Game6PlayerRiS0_+0x138>)
 80012f0:	f7ff fbd3 	bl	8000a9a <_ZN3Mob11Display_mobEv>

		  boxi.Display_Player();//displaying boxi
 80012f4:	482b      	ldr	r0, [pc, #172]	; (80013a4 <_Z4Game6PlayerRiS0_+0x128>)
 80012f6:	f7ff fc37 	bl	8000b68 <_ZN6Player14Display_PlayerEv>

		  //updating the screen//
		  ssd1306_UpdateScreen();
 80012fa:	f000 faf5 	bl	80018e8 <ssd1306_UpdateScreen>

		  //----------MOVING BLOCKS------------------//
		  B[7].Move_Block(81, 117, barrier,boxi);
 80012fe:	4b29      	ldr	r3, [pc, #164]	; (80013a4 <_Z4Game6PlayerRiS0_+0x128>)
 8001300:	9300      	str	r3, [sp, #0]
 8001302:	68bb      	ldr	r3, [r7, #8]
 8001304:	2275      	movs	r2, #117	; 0x75
 8001306:	2151      	movs	r1, #81	; 0x51
 8001308:	482b      	ldr	r0, [pc, #172]	; (80013b8 <_Z4Game6PlayerRiS0_+0x13c>)
 800130a:	f7ff f9f4 	bl	80006f6 <_ZN5Block10Move_BlockEiiRiR6Player>

		  //----------MOVING MOBS-------------------//
		  m1.Move_mob(83, 116);
 800130e:	2274      	movs	r2, #116	; 0x74
 8001310:	2153      	movs	r1, #83	; 0x53
 8001312:	4828      	ldr	r0, [pc, #160]	; (80013b4 <_Z4Game6PlayerRiS0_+0x138>)
 8001314:	f7ff fb88 	bl	8000a28 <_ZN3Mob8Move_mobEii>

		  //--------CHECKING BARRIERS----------------//
		  m1.check(boxi);
 8001318:	4922      	ldr	r1, [pc, #136]	; (80013a4 <_Z4Game6PlayerRiS0_+0x128>)
 800131a:	4826      	ldr	r0, [pc, #152]	; (80013b4 <_Z4Game6PlayerRiS0_+0x138>)
 800131c:	f7ff fb2a 	bl	8000974 <_ZN3Mob5checkER6Player>
		  for(int i=0; i<=3; i++){//checking spikes
 8001320:	2300      	movs	r3, #0
 8001322:	617b      	str	r3, [r7, #20]
 8001324:	697b      	ldr	r3, [r7, #20]
 8001326:	2b03      	cmp	r3, #3
 8001328:	dc0f      	bgt.n	800134a <_Z4Game6PlayerRiS0_+0xce>
		  	 S[i].Check(barrier, boxi);
 800132a:	697a      	ldr	r2, [r7, #20]
 800132c:	4613      	mov	r3, r2
 800132e:	009b      	lsls	r3, r3, #2
 8001330:	4413      	add	r3, r2
 8001332:	00db      	lsls	r3, r3, #3
 8001334:	4a1e      	ldr	r2, [pc, #120]	; (80013b0 <_Z4Game6PlayerRiS0_+0x134>)
 8001336:	4413      	add	r3, r2
 8001338:	4a1a      	ldr	r2, [pc, #104]	; (80013a4 <_Z4Game6PlayerRiS0_+0x128>)
 800133a:	68b9      	ldr	r1, [r7, #8]
 800133c:	4618      	mov	r0, r3
 800133e:	f7ff fd03 	bl	8000d48 <_ZN5Spike5CheckERiR6Player>
		  for(int i=0; i<=3; i++){//checking spikes
 8001342:	697b      	ldr	r3, [r7, #20]
 8001344:	3301      	adds	r3, #1
 8001346:	617b      	str	r3, [r7, #20]
 8001348:	e7ec      	b.n	8001324 <_Z4Game6PlayerRiS0_+0xa8>
		  }


		  for(int i=0; i<=9; i++){ // checking if player(boxi) is on block
 800134a:	2300      	movs	r3, #0
 800134c:	613b      	str	r3, [r7, #16]
 800134e:	693b      	ldr	r3, [r7, #16]
 8001350:	2b09      	cmp	r3, #9
 8001352:	dc0e      	bgt.n	8001372 <_Z4Game6PlayerRiS0_+0xf6>
		  	B[i].Check(barrier, boxi);
 8001354:	693b      	ldr	r3, [r7, #16]
 8001356:	2234      	movs	r2, #52	; 0x34
 8001358:	fb02 f303 	mul.w	r3, r2, r3
 800135c:	4a13      	ldr	r2, [pc, #76]	; (80013ac <_Z4Game6PlayerRiS0_+0x130>)
 800135e:	4413      	add	r3, r2
 8001360:	4a10      	ldr	r2, [pc, #64]	; (80013a4 <_Z4Game6PlayerRiS0_+0x128>)
 8001362:	68b9      	ldr	r1, [r7, #8]
 8001364:	4618      	mov	r0, r3
 8001366:	f7ff f93d 	bl	80005e4 <_ZN5Block5CheckERiR6Player>
		  for(int i=0; i<=9; i++){ // checking if player(boxi) is on block
 800136a:	693b      	ldr	r3, [r7, #16]
 800136c:	3301      	adds	r3, #1
 800136e:	613b      	str	r3, [r7, #16]
 8001370:	e7ed      	b.n	800134e <_Z4Game6PlayerRiS0_+0xd2>
		  }

		  //----------GRAVITATION FUNCTION----------//
		  Gravitation(boxi, ground_level,barrier);
 8001372:	4b12      	ldr	r3, [pc, #72]	; (80013bc <_Z4Game6PlayerRiS0_+0x140>)
 8001374:	681b      	ldr	r3, [r3, #0]
 8001376:	68ba      	ldr	r2, [r7, #8]
 8001378:	4619      	mov	r1, r3
 800137a:	480a      	ldr	r0, [pc, #40]	; (80013a4 <_Z4Game6PlayerRiS0_+0x128>)
 800137c:	f7ff fef0 	bl	8001160 <_Z11GravitationR6PlayeriRi>

		  //--------BUTTONS CHECKING ---------------//
	      Check_buttons(boxi,barrier);
 8001380:	68bb      	ldr	r3, [r7, #8]
 8001382:	681b      	ldr	r3, [r3, #0]
 8001384:	4619      	mov	r1, r3
 8001386:	4807      	ldr	r0, [pc, #28]	; (80013a4 <_Z4Game6PlayerRiS0_+0x128>)
 8001388:	f7ff ff0e 	bl	80011a8 <_Z13Check_buttonsR6Playeri>

	      //----------JUMPING FUNCTION--------------//
	      Jump(boxi,Jump_height,barrier);
 800138c:	68ba      	ldr	r2, [r7, #8]
 800138e:	6879      	ldr	r1, [r7, #4]
 8001390:	4804      	ldr	r0, [pc, #16]	; (80013a4 <_Z4Game6PlayerRiS0_+0x128>)
 8001392:	f7ff feb3 	bl	80010fc <_Z4JumpR6PlayerRiS1_>
		  //HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin); //i am turning it on for tests but game will go faster without it
	}
	else {
		Display_Over_Screen();
	}
}
 8001396:	e001      	b.n	800139c <_Z4Game6PlayerRiS0_+0x120>
		Display_Over_Screen();
 8001398:	f7ff ff54 	bl	8001244 <_Z19Display_Over_Screenv>
}
 800139c:	bf00      	nop
 800139e:	3720      	adds	r7, #32
 80013a0:	46bd      	mov	sp, r7
 80013a2:	bd80      	pop	{r7, pc}
 80013a4:	200000f4 	.word	0x200000f4
 80013a8:	200000dc 	.word	0x200000dc
 80013ac:	20000120 	.word	0x20000120
 80013b0:	2000035c 	.word	0x2000035c
 80013b4:	20000328 	.word	0x20000328
 80013b8:	2000028c 	.word	0x2000028c
 80013bc:	20000000 	.word	0x20000000

080013c0 <_ZN6PlayerC1ERKS_>:
#include"ssd1306_tests.h"
#include"Bitmaps.h"
#ifndef INC_PLAYER_H_
#define INC_PLAYER_H_

class Player {
 80013c0:	b480      	push	{r7}
 80013c2:	b083      	sub	sp, #12
 80013c4:	af00      	add	r7, sp, #0
 80013c6:	6078      	str	r0, [r7, #4]
 80013c8:	6039      	str	r1, [r7, #0]
 80013ca:	4a19      	ldr	r2, [pc, #100]	; (8001430 <_ZN6PlayerC1ERKS_+0x70>)
 80013cc:	687b      	ldr	r3, [r7, #4]
 80013ce:	601a      	str	r2, [r3, #0]
 80013d0:	683b      	ldr	r3, [r7, #0]
 80013d2:	685a      	ldr	r2, [r3, #4]
 80013d4:	687b      	ldr	r3, [r7, #4]
 80013d6:	605a      	str	r2, [r3, #4]
 80013d8:	683b      	ldr	r3, [r7, #0]
 80013da:	689a      	ldr	r2, [r3, #8]
 80013dc:	687b      	ldr	r3, [r7, #4]
 80013de:	609a      	str	r2, [r3, #8]
 80013e0:	683b      	ldr	r3, [r7, #0]
 80013e2:	68da      	ldr	r2, [r3, #12]
 80013e4:	687b      	ldr	r3, [r7, #4]
 80013e6:	60da      	str	r2, [r3, #12]
 80013e8:	683b      	ldr	r3, [r7, #0]
 80013ea:	691a      	ldr	r2, [r3, #16]
 80013ec:	687b      	ldr	r3, [r7, #4]
 80013ee:	611a      	str	r2, [r3, #16]
 80013f0:	683b      	ldr	r3, [r7, #0]
 80013f2:	695a      	ldr	r2, [r3, #20]
 80013f4:	687b      	ldr	r3, [r7, #4]
 80013f6:	615a      	str	r2, [r3, #20]
 80013f8:	683b      	ldr	r3, [r7, #0]
 80013fa:	699a      	ldr	r2, [r3, #24]
 80013fc:	687b      	ldr	r3, [r7, #4]
 80013fe:	619a      	str	r2, [r3, #24]
 8001400:	683b      	ldr	r3, [r7, #0]
 8001402:	69da      	ldr	r2, [r3, #28]
 8001404:	687b      	ldr	r3, [r7, #4]
 8001406:	61da      	str	r2, [r3, #28]
 8001408:	683b      	ldr	r3, [r7, #0]
 800140a:	6a1a      	ldr	r2, [r3, #32]
 800140c:	687b      	ldr	r3, [r7, #4]
 800140e:	621a      	str	r2, [r3, #32]
 8001410:	683b      	ldr	r3, [r7, #0]
 8001412:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001414:	687b      	ldr	r3, [r7, #4]
 8001416:	625a      	str	r2, [r3, #36]	; 0x24
 8001418:	683b      	ldr	r3, [r7, #0]
 800141a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800141c:	687b      	ldr	r3, [r7, #4]
 800141e:	629a      	str	r2, [r3, #40]	; 0x28
 8001420:	687b      	ldr	r3, [r7, #4]
 8001422:	4618      	mov	r0, r3
 8001424:	370c      	adds	r7, #12
 8001426:	46bd      	mov	sp, r7
 8001428:	f85d 7b04 	ldr.w	r7, [sp], #4
 800142c:	4770      	bx	lr
 800142e:	bf00      	nop
 8001430:	08004974 	.word	0x08004974

08001434 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001434:	b580      	push	{r7, lr}
 8001436:	b08c      	sub	sp, #48	; 0x30
 8001438:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800143a:	f000 fc8a 	bl	8001d52 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800143e:	f000 f885 	bl	800154c <_Z18SystemClock_Configv>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001442:	f7ff fd4b 	bl	8000edc <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8001446:	f000 fbb7 	bl	8001bb8 <MX_USART2_UART_Init>
  MX_I2C1_Init();
 800144a:	f7ff fda1 	bl	8000f90 <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */
  	  //Initialize  of libraries//
  	  ssd1306_Init();
 800144e:	f000 f9bd 	bl	80017cc <ssd1306_Init>

  	  //fill black the display
  	  ssd1306_Fill(Black);
 8001452:	2000      	movs	r0, #0
 8001454:	f000 fa24 	bl	80018a0 <ssd1306_Fill>
  	  ssd1306_UpdateScreen();
 8001458:	f000 fa46 	bl	80018e8 <ssd1306_UpdateScreen>
     //--------BLOCKS------------//          //-----POSITIONING OBJECTS-----///
  	  B[0].Change_position(1,52);
 800145c:	2234      	movs	r2, #52	; 0x34
 800145e:	2101      	movs	r1, #1
 8001460:	4829      	ldr	r0, [pc, #164]	; (8001508 <main+0xd4>)
 8001462:	f7ff f9ab 	bl	80007bc <_ZN5Block15Change_positionEii>
  	  B[1].Change_position(11,52);
 8001466:	2234      	movs	r2, #52	; 0x34
 8001468:	210b      	movs	r1, #11
 800146a:	4828      	ldr	r0, [pc, #160]	; (800150c <main+0xd8>)
 800146c:	f7ff f9a6 	bl	80007bc <_ZN5Block15Change_positionEii>
  	  B[2].Change_position(21,52);
 8001470:	2234      	movs	r2, #52	; 0x34
 8001472:	2115      	movs	r1, #21
 8001474:	4826      	ldr	r0, [pc, #152]	; (8001510 <main+0xdc>)
 8001476:	f7ff f9a1 	bl	80007bc <_ZN5Block15Change_positionEii>

  	  B[3].Change_position(41,42);
 800147a:	222a      	movs	r2, #42	; 0x2a
 800147c:	2129      	movs	r1, #41	; 0x29
 800147e:	4825      	ldr	r0, [pc, #148]	; (8001514 <main+0xe0>)
 8001480:	f7ff f99c 	bl	80007bc <_ZN5Block15Change_positionEii>
  	  B[4].Change_position(41,52);
 8001484:	2234      	movs	r2, #52	; 0x34
 8001486:	2129      	movs	r1, #41	; 0x29
 8001488:	4823      	ldr	r0, [pc, #140]	; (8001518 <main+0xe4>)
 800148a:	f7ff f997 	bl	80007bc <_ZN5Block15Change_positionEii>

  	  B[5].Change_position(71,42);
 800148e:	222a      	movs	r2, #42	; 0x2a
 8001490:	2147      	movs	r1, #71	; 0x47
 8001492:	4822      	ldr	r0, [pc, #136]	; (800151c <main+0xe8>)
 8001494:	f7ff f992 	bl	80007bc <_ZN5Block15Change_positionEii>
  	  B[6].Change_position(71,52);
 8001498:	2234      	movs	r2, #52	; 0x34
 800149a:	2147      	movs	r1, #71	; 0x47
 800149c:	4820      	ldr	r0, [pc, #128]	; (8001520 <main+0xec>)
 800149e:	f7ff f98d 	bl	80007bc <_ZN5Block15Change_positionEii>

  	  B[7].Change_position(91,42);
 80014a2:	222a      	movs	r2, #42	; 0x2a
 80014a4:	215b      	movs	r1, #91	; 0x5b
 80014a6:	481f      	ldr	r0, [pc, #124]	; (8001524 <main+0xf0>)
 80014a8:	f7ff f988 	bl	80007bc <_ZN5Block15Change_positionEii>

  	  B[8].Change_position(117,42);
 80014ac:	222a      	movs	r2, #42	; 0x2a
 80014ae:	2175      	movs	r1, #117	; 0x75
 80014b0:	481d      	ldr	r0, [pc, #116]	; (8001528 <main+0xf4>)
 80014b2:	f7ff f983 	bl	80007bc <_ZN5Block15Change_positionEii>
  	  B[9].Change_position(117,52);
 80014b6:	2234      	movs	r2, #52	; 0x34
 80014b8:	2175      	movs	r1, #117	; 0x75
 80014ba:	481c      	ldr	r0, [pc, #112]	; (800152c <main+0xf8>)
 80014bc:	f7ff f97e 	bl	80007bc <_ZN5Block15Change_positionEii>

  	 //--------SPIKES--------------//
  	  S[0].Change_position(51, 56);
 80014c0:	2238      	movs	r2, #56	; 0x38
 80014c2:	2133      	movs	r1, #51	; 0x33
 80014c4:	481a      	ldr	r0, [pc, #104]	; (8001530 <main+0xfc>)
 80014c6:	f7ff fcd7 	bl	8000e78 <_ZN5Spike15Change_positionEii>
  	  S[1].Change_position(56, 56);
 80014ca:	2238      	movs	r2, #56	; 0x38
 80014cc:	2138      	movs	r1, #56	; 0x38
 80014ce:	4819      	ldr	r0, [pc, #100]	; (8001534 <main+0x100>)
 80014d0:	f7ff fcd2 	bl	8000e78 <_ZN5Spike15Change_positionEii>
  	  S[2].Change_position(61, 56);
 80014d4:	2238      	movs	r2, #56	; 0x38
 80014d6:	213d      	movs	r1, #61	; 0x3d
 80014d8:	4817      	ldr	r0, [pc, #92]	; (8001538 <main+0x104>)
 80014da:	f7ff fccd 	bl	8000e78 <_ZN5Spike15Change_positionEii>
  	  S[3].Change_position(66, 56);
 80014de:	2238      	movs	r2, #56	; 0x38
 80014e0:	2142      	movs	r1, #66	; 0x42
 80014e2:	4816      	ldr	r0, [pc, #88]	; (800153c <main+0x108>)
 80014e4:	f7ff fcc8 	bl	8000e78 <_ZN5Spike15Change_positionEii>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
    Game(boxi,barrier,Jump_height); //Game loop
 80014e8:	1d3b      	adds	r3, r7, #4
 80014ea:	4915      	ldr	r1, [pc, #84]	; (8001540 <main+0x10c>)
 80014ec:	4618      	mov	r0, r3
 80014ee:	f7ff ff67 	bl	80013c0 <_ZN6PlayerC1ERKS_>
 80014f2:	1d3b      	adds	r3, r7, #4
 80014f4:	4a13      	ldr	r2, [pc, #76]	; (8001544 <main+0x110>)
 80014f6:	4914      	ldr	r1, [pc, #80]	; (8001548 <main+0x114>)
 80014f8:	4618      	mov	r0, r3
 80014fa:	f7ff febf 	bl	800127c <_Z4Game6PlayerRiS0_>
 80014fe:	1d3b      	adds	r3, r7, #4
 8001500:	4618      	mov	r0, r3
 8001502:	f7ff fbbf 	bl	8000c84 <_ZN6PlayerD1Ev>
 8001506:	e7ef      	b.n	80014e8 <main+0xb4>
 8001508:	20000120 	.word	0x20000120
 800150c:	20000154 	.word	0x20000154
 8001510:	20000188 	.word	0x20000188
 8001514:	200001bc 	.word	0x200001bc
 8001518:	200001f0 	.word	0x200001f0
 800151c:	20000224 	.word	0x20000224
 8001520:	20000258 	.word	0x20000258
 8001524:	2000028c 	.word	0x2000028c
 8001528:	200002c0 	.word	0x200002c0
 800152c:	200002f4 	.word	0x200002f4
 8001530:	2000035c 	.word	0x2000035c
 8001534:	20000384 	.word	0x20000384
 8001538:	200003ac 	.word	0x200003ac
 800153c:	200003d4 	.word	0x200003d4
 8001540:	200000f4 	.word	0x200000f4
 8001544:	200003fc 	.word	0x200003fc
 8001548:	20000400 	.word	0x20000400

0800154c <_Z18SystemClock_Configv>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800154c:	b580      	push	{r7, lr}
 800154e:	b094      	sub	sp, #80	; 0x50
 8001550:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001552:	f107 0318 	add.w	r3, r7, #24
 8001556:	2238      	movs	r2, #56	; 0x38
 8001558:	2100      	movs	r1, #0
 800155a:	4618      	mov	r0, r3
 800155c:	f003 f97c 	bl	8004858 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001560:	1d3b      	adds	r3, r7, #4
 8001562:	2200      	movs	r2, #0
 8001564:	601a      	str	r2, [r3, #0]
 8001566:	605a      	str	r2, [r3, #4]
 8001568:	609a      	str	r2, [r3, #8]
 800156a:	60da      	str	r2, [r3, #12]
 800156c:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 800156e:	2000      	movs	r0, #0
 8001570:	f001 fba6 	bl	8002cc0 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001574:	2302      	movs	r3, #2
 8001576:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001578:	f44f 7380 	mov.w	r3, #256	; 0x100
 800157c:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800157e:	2340      	movs	r3, #64	; 0x40
 8001580:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001582:	2302      	movs	r3, #2
 8001584:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001586:	2302      	movs	r3, #2
 8001588:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 800158a:	2304      	movs	r3, #4
 800158c:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 800158e:	2355      	movs	r3, #85	; 0x55
 8001590:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001592:	2302      	movs	r3, #2
 8001594:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8001596:	2302      	movs	r3, #2
 8001598:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800159a:	2302      	movs	r3, #2
 800159c:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800159e:	f107 0318 	add.w	r3, r7, #24
 80015a2:	4618      	mov	r0, r3
 80015a4:	f001 fc30 	bl	8002e08 <HAL_RCC_OscConfig>
 80015a8:	4603      	mov	r3, r0
 80015aa:	2b00      	cmp	r3, #0
 80015ac:	bf14      	ite	ne
 80015ae:	2301      	movne	r3, #1
 80015b0:	2300      	moveq	r3, #0
 80015b2:	b2db      	uxtb	r3, r3
 80015b4:	2b00      	cmp	r3, #0
 80015b6:	d001      	beq.n	80015bc <_Z18SystemClock_Configv+0x70>
  {
    Error_Handler();
 80015b8:	f000 f81d 	bl	80015f6 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80015bc:	230f      	movs	r3, #15
 80015be:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80015c0:	2303      	movs	r3, #3
 80015c2:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80015c4:	2300      	movs	r3, #0
 80015c6:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80015c8:	2300      	movs	r3, #0
 80015ca:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80015cc:	2300      	movs	r3, #0
 80015ce:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80015d0:	1d3b      	adds	r3, r7, #4
 80015d2:	2104      	movs	r1, #4
 80015d4:	4618      	mov	r0, r3
 80015d6:	f001 ff2f 	bl	8003438 <HAL_RCC_ClockConfig>
 80015da:	4603      	mov	r3, r0
 80015dc:	2b00      	cmp	r3, #0
 80015de:	bf14      	ite	ne
 80015e0:	2301      	movne	r3, #1
 80015e2:	2300      	moveq	r3, #0
 80015e4:	b2db      	uxtb	r3, r3
 80015e6:	2b00      	cmp	r3, #0
 80015e8:	d001      	beq.n	80015ee <_Z18SystemClock_Configv+0xa2>
  {
    Error_Handler();
 80015ea:	f000 f804 	bl	80015f6 <Error_Handler>
  }
}
 80015ee:	bf00      	nop
 80015f0:	3750      	adds	r7, #80	; 0x50
 80015f2:	46bd      	mov	sp, r7
 80015f4:	bd80      	pop	{r7, pc}

080015f6 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80015f6:	b480      	push	{r7}
 80015f8:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80015fa:	b672      	cpsid	i
}
 80015fc:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80015fe:	e7fe      	b.n	80015fe <Error_Handler+0x8>

08001600 <_Z41__static_initialization_and_destruction_0ii>:
  {
  }
  /* USER CODE END Error_Handler_Debug */
}
 8001600:	b5b0      	push	{r4, r5, r7, lr}
 8001602:	b088      	sub	sp, #32
 8001604:	af06      	add	r7, sp, #24
 8001606:	6078      	str	r0, [r7, #4]
 8001608:	6039      	str	r1, [r7, #0]
 800160a:	687b      	ldr	r3, [r7, #4]
 800160c:	2b01      	cmp	r3, #1
 800160e:	d152      	bne.n	80016b6 <_Z41__static_initialization_and_destruction_0ii+0xb6>
 8001610:	683b      	ldr	r3, [r7, #0]
 8001612:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001616:	4293      	cmp	r3, r2
 8001618:	d14d      	bne.n	80016b6 <_Z41__static_initialization_and_destruction_0ii+0xb6>
Map map1(Bitmap_map);
 800161a:	2300      	movs	r3, #0
 800161c:	9301      	str	r3, [sp, #4]
 800161e:	2300      	movs	r3, #0
 8001620:	9300      	str	r3, [sp, #0]
 8001622:	2340      	movs	r3, #64	; 0x40
 8001624:	2280      	movs	r2, #128	; 0x80
 8001626:	4938      	ldr	r1, [pc, #224]	; (8001708 <_Z41__static_initialization_and_destruction_0ii+0x108>)
 8001628:	4838      	ldr	r0, [pc, #224]	; (800170c <_Z41__static_initialization_and_destruction_0ii+0x10c>)
 800162a:	f7ff f8f9 	bl	8000820 <_ZN3MapC1EPKhiiii>
Player boxi(10,4,8,8);       //there we are creating our map adding player ,blocks, mobs and spikes
 800162e:	4b38      	ldr	r3, [pc, #224]	; (8001710 <_Z41__static_initialization_and_destruction_0ii+0x110>)
 8001630:	9302      	str	r3, [sp, #8]
 8001632:	2303      	movs	r3, #3
 8001634:	9301      	str	r3, [sp, #4]
 8001636:	2308      	movs	r3, #8
 8001638:	9300      	str	r3, [sp, #0]
 800163a:	2308      	movs	r3, #8
 800163c:	2204      	movs	r2, #4
 800163e:	210a      	movs	r1, #10
 8001640:	4834      	ldr	r0, [pc, #208]	; (8001714 <_Z41__static_initialization_and_destruction_0ii+0x114>)
 8001642:	f7ff fa6b 	bl	8000b1c <_ZN6PlayerC1EiiiiiPKh>
Block B[10];
 8001646:	4b34      	ldr	r3, [pc, #208]	; (8001718 <_Z41__static_initialization_and_destruction_0ii+0x118>)
 8001648:	2409      	movs	r4, #9
 800164a:	461d      	mov	r5, r3
 800164c:	2c00      	cmp	r4, #0
 800164e:	db10      	blt.n	8001672 <_Z41__static_initialization_and_destruction_0ii+0x72>
 8001650:	2301      	movs	r3, #1
 8001652:	9303      	str	r3, [sp, #12]
 8001654:	2300      	movs	r3, #0
 8001656:	9302      	str	r3, [sp, #8]
 8001658:	4b30      	ldr	r3, [pc, #192]	; (800171c <_Z41__static_initialization_and_destruction_0ii+0x11c>)
 800165a:	9301      	str	r3, [sp, #4]
 800165c:	230a      	movs	r3, #10
 800165e:	9300      	str	r3, [sp, #0]
 8001660:	230a      	movs	r3, #10
 8001662:	2200      	movs	r2, #0
 8001664:	2100      	movs	r1, #0
 8001666:	4628      	mov	r0, r5
 8001668:	f7fe ff58 	bl	800051c <_ZN5BlockC1EiiiiPKhii>
 800166c:	3534      	adds	r5, #52	; 0x34
 800166e:	3c01      	subs	r4, #1
 8001670:	e7ec      	b.n	800164c <_Z41__static_initialization_and_destruction_0ii+0x4c>
Mob m1(95,54);
 8001672:	2300      	movs	r3, #0
 8001674:	9304      	str	r3, [sp, #16]
 8001676:	2301      	movs	r3, #1
 8001678:	9303      	str	r3, [sp, #12]
 800167a:	4b29      	ldr	r3, [pc, #164]	; (8001720 <_Z41__static_initialization_and_destruction_0ii+0x120>)
 800167c:	9302      	str	r3, [sp, #8]
 800167e:	2308      	movs	r3, #8
 8001680:	9301      	str	r3, [sp, #4]
 8001682:	2308      	movs	r3, #8
 8001684:	9300      	str	r3, [sp, #0]
 8001686:	2301      	movs	r3, #1
 8001688:	2236      	movs	r2, #54	; 0x36
 800168a:	215f      	movs	r1, #95	; 0x5f
 800168c:	4825      	ldr	r0, [pc, #148]	; (8001724 <_Z41__static_initialization_and_destruction_0ii+0x124>)
 800168e:	f7ff f925 	bl	80008dc <_ZN3MobC1EiiiiiPKhii>
Spike S[4];
 8001692:	4b25      	ldr	r3, [pc, #148]	; (8001728 <_Z41__static_initialization_and_destruction_0ii+0x128>)
 8001694:	2403      	movs	r4, #3
 8001696:	461d      	mov	r5, r3
 8001698:	2c00      	cmp	r4, #0
 800169a:	db0c      	blt.n	80016b6 <_Z41__static_initialization_and_destruction_0ii+0xb6>
 800169c:	4b23      	ldr	r3, [pc, #140]	; (800172c <_Z41__static_initialization_and_destruction_0ii+0x12c>)
 800169e:	9301      	str	r3, [sp, #4]
 80016a0:	2305      	movs	r3, #5
 80016a2:	9300      	str	r3, [sp, #0]
 80016a4:	2305      	movs	r3, #5
 80016a6:	2200      	movs	r2, #0
 80016a8:	2100      	movs	r1, #0
 80016aa:	4628      	mov	r0, r5
 80016ac:	f7ff fb0a 	bl	8000cc4 <_ZN5SpikeC1EiiiiPKh>
 80016b0:	3528      	adds	r5, #40	; 0x28
 80016b2:	3c01      	subs	r4, #1
 80016b4:	e7f0      	b.n	8001698 <_Z41__static_initialization_and_destruction_0ii+0x98>
 80016b6:	687b      	ldr	r3, [r7, #4]
 80016b8:	2b00      	cmp	r3, #0
 80016ba:	d121      	bne.n	8001700 <_Z41__static_initialization_and_destruction_0ii+0x100>
 80016bc:	683b      	ldr	r3, [r7, #0]
 80016be:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80016c2:	4293      	cmp	r3, r2
 80016c4:	d11c      	bne.n	8001700 <_Z41__static_initialization_and_destruction_0ii+0x100>
 80016c6:	4c1a      	ldr	r4, [pc, #104]	; (8001730 <_Z41__static_initialization_and_destruction_0ii+0x130>)
 80016c8:	4b17      	ldr	r3, [pc, #92]	; (8001728 <_Z41__static_initialization_and_destruction_0ii+0x128>)
 80016ca:	429c      	cmp	r4, r3
 80016cc:	d005      	beq.n	80016da <_Z41__static_initialization_and_destruction_0ii+0xda>
 80016ce:	3c28      	subs	r4, #40	; 0x28
 80016d0:	6823      	ldr	r3, [r4, #0]
 80016d2:	681b      	ldr	r3, [r3, #0]
 80016d4:	4620      	mov	r0, r4
 80016d6:	4798      	blx	r3
 80016d8:	e7f6      	b.n	80016c8 <_Z41__static_initialization_and_destruction_0ii+0xc8>
Mob m1(95,54);
 80016da:	4812      	ldr	r0, [pc, #72]	; (8001724 <_Z41__static_initialization_and_destruction_0ii+0x124>)
 80016dc:	f7ff f9fe 	bl	8000adc <_ZN3MobD1Ev>
Block B[10];
 80016e0:	4c14      	ldr	r4, [pc, #80]	; (8001734 <_Z41__static_initialization_and_destruction_0ii+0x134>)
 80016e2:	4b0d      	ldr	r3, [pc, #52]	; (8001718 <_Z41__static_initialization_and_destruction_0ii+0x118>)
 80016e4:	429c      	cmp	r4, r3
 80016e6:	d005      	beq.n	80016f4 <_Z41__static_initialization_and_destruction_0ii+0xf4>
 80016e8:	3c34      	subs	r4, #52	; 0x34
 80016ea:	6823      	ldr	r3, [r4, #0]
 80016ec:	681b      	ldr	r3, [r3, #0]
 80016ee:	4620      	mov	r0, r4
 80016f0:	4798      	blx	r3
 80016f2:	e7f6      	b.n	80016e2 <_Z41__static_initialization_and_destruction_0ii+0xe2>
Player boxi(10,4,8,8);       //there we are creating our map adding player ,blocks, mobs and spikes
 80016f4:	4807      	ldr	r0, [pc, #28]	; (8001714 <_Z41__static_initialization_and_destruction_0ii+0x114>)
 80016f6:	f7ff fac5 	bl	8000c84 <_ZN6PlayerD1Ev>
Map map1(Bitmap_map);
 80016fa:	4804      	ldr	r0, [pc, #16]	; (800170c <_Z41__static_initialization_and_destruction_0ii+0x10c>)
 80016fc:	f7ff f8ce 	bl	800089c <_ZN3MapD1Ev>
}
 8001700:	bf00      	nop
 8001702:	3708      	adds	r7, #8
 8001704:	46bd      	mov	sp, r7
 8001706:	bdb0      	pop	{r4, r5, r7, pc}
 8001708:	08004d8c 	.word	0x08004d8c
 800170c:	200000dc 	.word	0x200000dc
 8001710:	0800518c 	.word	0x0800518c
 8001714:	200000f4 	.word	0x200000f4
 8001718:	20000120 	.word	0x20000120
 800171c:	08005194 	.word	0x08005194
 8001720:	080051a8 	.word	0x080051a8
 8001724:	20000328 	.word	0x20000328
 8001728:	2000035c 	.word	0x2000035c
 800172c:	080051b0 	.word	0x080051b0
 8001730:	200003fc 	.word	0x200003fc
 8001734:	20000328 	.word	0x20000328

08001738 <_GLOBAL__sub_I_map1>:
 8001738:	b580      	push	{r7, lr}
 800173a:	af00      	add	r7, sp, #0
 800173c:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8001740:	2001      	movs	r0, #1
 8001742:	f7ff ff5d 	bl	8001600 <_Z41__static_initialization_and_destruction_0ii>
 8001746:	bd80      	pop	{r7, pc}

08001748 <_GLOBAL__sub_D_map1>:
 8001748:	b580      	push	{r7, lr}
 800174a:	af00      	add	r7, sp, #0
 800174c:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8001750:	2000      	movs	r0, #0
 8001752:	f7ff ff55 	bl	8001600 <_Z41__static_initialization_and_destruction_0ii>
 8001756:	bd80      	pop	{r7, pc}

08001758 <ssd1306_Reset>:
#include <stdlib.h>
#include <string.h>  // For memcpy

#if defined(SSD1306_USE_I2C)

void ssd1306_Reset(void) {
 8001758:	b480      	push	{r7}
 800175a:	af00      	add	r7, sp, #0
    /* for I2C - do nothing */
}
 800175c:	bf00      	nop
 800175e:	46bd      	mov	sp, r7
 8001760:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001764:	4770      	bx	lr
	...

08001768 <ssd1306_WriteCommand>:

// Send a byte to the command register
void ssd1306_WriteCommand(uint8_t byte) {
 8001768:	b580      	push	{r7, lr}
 800176a:	b086      	sub	sp, #24
 800176c:	af04      	add	r7, sp, #16
 800176e:	4603      	mov	r3, r0
 8001770:	71fb      	strb	r3, [r7, #7]
    HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x00, 1, &byte, 1, HAL_MAX_DELAY);
 8001772:	f04f 33ff 	mov.w	r3, #4294967295
 8001776:	9302      	str	r3, [sp, #8]
 8001778:	2301      	movs	r3, #1
 800177a:	9301      	str	r3, [sp, #4]
 800177c:	1dfb      	adds	r3, r7, #7
 800177e:	9300      	str	r3, [sp, #0]
 8001780:	2301      	movs	r3, #1
 8001782:	2200      	movs	r2, #0
 8001784:	2178      	movs	r1, #120	; 0x78
 8001786:	4803      	ldr	r0, [pc, #12]	; (8001794 <ssd1306_WriteCommand+0x2c>)
 8001788:	f000 fe9c 	bl	80024c4 <HAL_I2C_Mem_Write>
}
 800178c:	bf00      	nop
 800178e:	3708      	adds	r7, #8
 8001790:	46bd      	mov	sp, r7
 8001792:	bd80      	pop	{r7, pc}
 8001794:	20000090 	.word	0x20000090

08001798 <ssd1306_WriteData>:

// Send data
void ssd1306_WriteData(uint8_t* buffer, size_t buff_size) {
 8001798:	b580      	push	{r7, lr}
 800179a:	b086      	sub	sp, #24
 800179c:	af04      	add	r7, sp, #16
 800179e:	6078      	str	r0, [r7, #4]
 80017a0:	6039      	str	r1, [r7, #0]
    HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x40, 1, buffer, buff_size, HAL_MAX_DELAY);
 80017a2:	683b      	ldr	r3, [r7, #0]
 80017a4:	b29b      	uxth	r3, r3
 80017a6:	f04f 32ff 	mov.w	r2, #4294967295
 80017aa:	9202      	str	r2, [sp, #8]
 80017ac:	9301      	str	r3, [sp, #4]
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	9300      	str	r3, [sp, #0]
 80017b2:	2301      	movs	r3, #1
 80017b4:	2240      	movs	r2, #64	; 0x40
 80017b6:	2178      	movs	r1, #120	; 0x78
 80017b8:	4803      	ldr	r0, [pc, #12]	; (80017c8 <ssd1306_WriteData+0x30>)
 80017ba:	f000 fe83 	bl	80024c4 <HAL_I2C_Mem_Write>
}
 80017be:	bf00      	nop
 80017c0:	3708      	adds	r7, #8
 80017c2:	46bd      	mov	sp, r7
 80017c4:	bd80      	pop	{r7, pc}
 80017c6:	bf00      	nop
 80017c8:	20000090 	.word	0x20000090

080017cc <ssd1306_Init>:
    }
    return ret;
}

// Initialize the oled screen
void ssd1306_Init(void) {
 80017cc:	b580      	push	{r7, lr}
 80017ce:	af00      	add	r7, sp, #0
    // Reset OLED
    ssd1306_Reset();
 80017d0:	f7ff ffc2 	bl	8001758 <ssd1306_Reset>

    // Wait for the screen to boot
    HAL_Delay(100);
 80017d4:	2064      	movs	r0, #100	; 0x64
 80017d6:	f000 fb2d 	bl	8001e34 <HAL_Delay>

    // Init OLED
    ssd1306_SetDisplayOn(0); //display off
 80017da:	2000      	movs	r0, #0
 80017dc:	f000 f96e 	bl	8001abc <ssd1306_SetDisplayOn>

    ssd1306_WriteCommand(0x20); //Set Memory Addressing Mode
 80017e0:	2020      	movs	r0, #32
 80017e2:	f7ff ffc1 	bl	8001768 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); // 00b,Horizontal Addressing Mode; 01b,Vertical Addressing Mode;
 80017e6:	2000      	movs	r0, #0
 80017e8:	f7ff ffbe 	bl	8001768 <ssd1306_WriteCommand>
                                // 10b,Page Addressing Mode (RESET); 11b,Invalid

    ssd1306_WriteCommand(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 80017ec:	20b0      	movs	r0, #176	; 0xb0
 80017ee:	f7ff ffbb 	bl	8001768 <ssd1306_WriteCommand>

#ifdef SSD1306_MIRROR_VERT
    ssd1306_WriteCommand(0xC0); // Mirror vertically
#else
    ssd1306_WriteCommand(0xC8); //Set COM Output Scan Direction
 80017f2:	20c8      	movs	r0, #200	; 0xc8
 80017f4:	f7ff ffb8 	bl	8001768 <ssd1306_WriteCommand>
#endif

    ssd1306_WriteCommand(0x00); //---set low column address
 80017f8:	2000      	movs	r0, #0
 80017fa:	f7ff ffb5 	bl	8001768 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x10); //---set high column address
 80017fe:	2010      	movs	r0, #16
 8001800:	f7ff ffb2 	bl	8001768 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x40); //--set start line address - CHECK
 8001804:	2040      	movs	r0, #64	; 0x40
 8001806:	f7ff ffaf 	bl	8001768 <ssd1306_WriteCommand>

    ssd1306_SetContrast(0xFF);
 800180a:	20ff      	movs	r0, #255	; 0xff
 800180c:	f000 f943 	bl	8001a96 <ssd1306_SetContrast>

#ifdef SSD1306_MIRROR_HORIZ
    ssd1306_WriteCommand(0xA0); // Mirror horizontally
#else
    ssd1306_WriteCommand(0xA1); //--set segment re-map 0 to 127 - CHECK
 8001810:	20a1      	movs	r0, #161	; 0xa1
 8001812:	f7ff ffa9 	bl	8001768 <ssd1306_WriteCommand>
#endif

#ifdef SSD1306_INVERSE_COLOR
    ssd1306_WriteCommand(0xA7); //--set inverse color
#else
    ssd1306_WriteCommand(0xA6); //--set normal color
 8001816:	20a6      	movs	r0, #166	; 0xa6
 8001818:	f7ff ffa6 	bl	8001768 <ssd1306_WriteCommand>
// Set multiplex ratio.
#if (SSD1306_HEIGHT == 128)
    // Found in the Luma Python lib for SH1106.
    ssd1306_WriteCommand(0xFF);
#else
    ssd1306_WriteCommand(0xA8); //--set multiplex ratio(1 to 64) - CHECK
 800181c:	20a8      	movs	r0, #168	; 0xa8
 800181e:	f7ff ffa3 	bl	8001768 <ssd1306_WriteCommand>
#endif

#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x1F); //
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x3F); //
 8001822:	203f      	movs	r0, #63	; 0x3f
 8001824:	f7ff ffa0 	bl	8001768 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x3F); // Seems to work for 128px high displays too.
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 8001828:	20a4      	movs	r0, #164	; 0xa4
 800182a:	f7ff ff9d 	bl	8001768 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD3); //-set display offset - CHECK
 800182e:	20d3      	movs	r0, #211	; 0xd3
 8001830:	f7ff ff9a 	bl	8001768 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); //-not offset
 8001834:	2000      	movs	r0, #0
 8001836:	f7ff ff97 	bl	8001768 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD5); //--set display clock divide ratio/oscillator frequency
 800183a:	20d5      	movs	r0, #213	; 0xd5
 800183c:	f7ff ff94 	bl	8001768 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xF0); //--set divide ratio
 8001840:	20f0      	movs	r0, #240	; 0xf0
 8001842:	f7ff ff91 	bl	8001768 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD9); //--set pre-charge period
 8001846:	20d9      	movs	r0, #217	; 0xd9
 8001848:	f7ff ff8e 	bl	8001768 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x22); //
 800184c:	2022      	movs	r0, #34	; 0x22
 800184e:	f7ff ff8b 	bl	8001768 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xDA); //--set com pins hardware configuration - CHECK
 8001852:	20da      	movs	r0, #218	; 0xda
 8001854:	f7ff ff88 	bl	8001768 <ssd1306_WriteCommand>
#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x02);
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x12);
 8001858:	2012      	movs	r0, #18
 800185a:	f7ff ff85 	bl	8001768 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x12);
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xDB); //--set vcomh
 800185e:	20db      	movs	r0, #219	; 0xdb
 8001860:	f7ff ff82 	bl	8001768 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x20); //0x20,0.77xVcc
 8001864:	2020      	movs	r0, #32
 8001866:	f7ff ff7f 	bl	8001768 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x8D); //--set DC-DC enable
 800186a:	208d      	movs	r0, #141	; 0x8d
 800186c:	f7ff ff7c 	bl	8001768 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x14); //
 8001870:	2014      	movs	r0, #20
 8001872:	f7ff ff79 	bl	8001768 <ssd1306_WriteCommand>
    ssd1306_SetDisplayOn(1); //--turn on SSD1306 panel
 8001876:	2001      	movs	r0, #1
 8001878:	f000 f920 	bl	8001abc <ssd1306_SetDisplayOn>

    // Clear screen
    ssd1306_Fill(Black);
 800187c:	2000      	movs	r0, #0
 800187e:	f000 f80f 	bl	80018a0 <ssd1306_Fill>
    
    // Flush buffer to screen
    ssd1306_UpdateScreen();
 8001882:	f000 f831 	bl	80018e8 <ssd1306_UpdateScreen>
    
    // Set default values for screen object
    SSD1306.CurrentX = 0;
 8001886:	4b05      	ldr	r3, [pc, #20]	; (800189c <ssd1306_Init+0xd0>)
 8001888:	2200      	movs	r2, #0
 800188a:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = 0;
 800188c:	4b03      	ldr	r3, [pc, #12]	; (800189c <ssd1306_Init+0xd0>)
 800188e:	2200      	movs	r2, #0
 8001890:	805a      	strh	r2, [r3, #2]
    
    SSD1306.Initialized = 1;
 8001892:	4b02      	ldr	r3, [pc, #8]	; (800189c <ssd1306_Init+0xd0>)
 8001894:	2201      	movs	r2, #1
 8001896:	711a      	strb	r2, [r3, #4]
}
 8001898:	bf00      	nop
 800189a:	bd80      	pop	{r7, pc}
 800189c:	20000804 	.word	0x20000804

080018a0 <ssd1306_Fill>:

// Fill the whole screen with the given color
void ssd1306_Fill(SSD1306_COLOR color) {
 80018a0:	b480      	push	{r7}
 80018a2:	b085      	sub	sp, #20
 80018a4:	af00      	add	r7, sp, #0
 80018a6:	4603      	mov	r3, r0
 80018a8:	71fb      	strb	r3, [r7, #7]
    /* Set memory */
    uint32_t i;

    for(i = 0; i < sizeof(SSD1306_Buffer); i++) {
 80018aa:	2300      	movs	r3, #0
 80018ac:	60fb      	str	r3, [r7, #12]
 80018ae:	e00d      	b.n	80018cc <ssd1306_Fill+0x2c>
        SSD1306_Buffer[i] = (color == Black) ? 0x00 : 0xFF;
 80018b0:	79fb      	ldrb	r3, [r7, #7]
 80018b2:	2b00      	cmp	r3, #0
 80018b4:	d101      	bne.n	80018ba <ssd1306_Fill+0x1a>
 80018b6:	2100      	movs	r1, #0
 80018b8:	e000      	b.n	80018bc <ssd1306_Fill+0x1c>
 80018ba:	21ff      	movs	r1, #255	; 0xff
 80018bc:	4a09      	ldr	r2, [pc, #36]	; (80018e4 <ssd1306_Fill+0x44>)
 80018be:	68fb      	ldr	r3, [r7, #12]
 80018c0:	4413      	add	r3, r2
 80018c2:	460a      	mov	r2, r1
 80018c4:	701a      	strb	r2, [r3, #0]
    for(i = 0; i < sizeof(SSD1306_Buffer); i++) {
 80018c6:	68fb      	ldr	r3, [r7, #12]
 80018c8:	3301      	adds	r3, #1
 80018ca:	60fb      	str	r3, [r7, #12]
 80018cc:	68fb      	ldr	r3, [r7, #12]
 80018ce:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80018d2:	d3ed      	bcc.n	80018b0 <ssd1306_Fill+0x10>
    }
}
 80018d4:	bf00      	nop
 80018d6:	bf00      	nop
 80018d8:	3714      	adds	r7, #20
 80018da:	46bd      	mov	sp, r7
 80018dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018e0:	4770      	bx	lr
 80018e2:	bf00      	nop
 80018e4:	20000404 	.word	0x20000404

080018e8 <ssd1306_UpdateScreen>:

// Write the screenbuffer with changed to the screen
void ssd1306_UpdateScreen(void) {
 80018e8:	b580      	push	{r7, lr}
 80018ea:	b082      	sub	sp, #8
 80018ec:	af00      	add	r7, sp, #0
    // depends on the screen height:
    //
    //  * 32px   ==  4 pages
    //  * 64px   ==  8 pages
    //  * 128px  ==  16 pages
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 80018ee:	2300      	movs	r3, #0
 80018f0:	71fb      	strb	r3, [r7, #7]
 80018f2:	e016      	b.n	8001922 <ssd1306_UpdateScreen+0x3a>
        ssd1306_WriteCommand(0xB0 + i); // Set the current RAM page address.
 80018f4:	79fb      	ldrb	r3, [r7, #7]
 80018f6:	3b50      	subs	r3, #80	; 0x50
 80018f8:	b2db      	uxtb	r3, r3
 80018fa:	4618      	mov	r0, r3
 80018fc:	f7ff ff34 	bl	8001768 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x00 + SSD1306_X_OFFSET_LOWER);
 8001900:	2000      	movs	r0, #0
 8001902:	f7ff ff31 	bl	8001768 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x10 + SSD1306_X_OFFSET_UPPER);
 8001906:	2010      	movs	r0, #16
 8001908:	f7ff ff2e 	bl	8001768 <ssd1306_WriteCommand>
        ssd1306_WriteData(&SSD1306_Buffer[SSD1306_WIDTH*i],SSD1306_WIDTH);
 800190c:	79fb      	ldrb	r3, [r7, #7]
 800190e:	01db      	lsls	r3, r3, #7
 8001910:	4a08      	ldr	r2, [pc, #32]	; (8001934 <ssd1306_UpdateScreen+0x4c>)
 8001912:	4413      	add	r3, r2
 8001914:	2180      	movs	r1, #128	; 0x80
 8001916:	4618      	mov	r0, r3
 8001918:	f7ff ff3e 	bl	8001798 <ssd1306_WriteData>
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 800191c:	79fb      	ldrb	r3, [r7, #7]
 800191e:	3301      	adds	r3, #1
 8001920:	71fb      	strb	r3, [r7, #7]
 8001922:	79fb      	ldrb	r3, [r7, #7]
 8001924:	2b07      	cmp	r3, #7
 8001926:	d9e5      	bls.n	80018f4 <ssd1306_UpdateScreen+0xc>
    }
}
 8001928:	bf00      	nop
 800192a:	bf00      	nop
 800192c:	3708      	adds	r7, #8
 800192e:	46bd      	mov	sp, r7
 8001930:	bd80      	pop	{r7, pc}
 8001932:	bf00      	nop
 8001934:	20000404 	.word	0x20000404

08001938 <ssd1306_DrawPixel>:

//    Draw one pixel in the screenbuffer
//    X => X Coordinate
//    Y => Y Coordinate
//    color => Pixel color
void ssd1306_DrawPixel(uint8_t x, uint8_t y, SSD1306_COLOR color) {
 8001938:	b480      	push	{r7}
 800193a:	b083      	sub	sp, #12
 800193c:	af00      	add	r7, sp, #0
 800193e:	4603      	mov	r3, r0
 8001940:	71fb      	strb	r3, [r7, #7]
 8001942:	460b      	mov	r3, r1
 8001944:	71bb      	strb	r3, [r7, #6]
 8001946:	4613      	mov	r3, r2
 8001948:	717b      	strb	r3, [r7, #5]
    if(x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT) {
 800194a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800194e:	2b00      	cmp	r3, #0
 8001950:	db3d      	blt.n	80019ce <ssd1306_DrawPixel+0x96>
 8001952:	79bb      	ldrb	r3, [r7, #6]
 8001954:	2b3f      	cmp	r3, #63	; 0x3f
 8001956:	d83a      	bhi.n	80019ce <ssd1306_DrawPixel+0x96>
        // Don't write outside the buffer
        return;
    }
   
    // Draw in the right color
    if(color == White) {
 8001958:	797b      	ldrb	r3, [r7, #5]
 800195a:	2b01      	cmp	r3, #1
 800195c:	d11a      	bne.n	8001994 <ssd1306_DrawPixel+0x5c>
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 800195e:	79fa      	ldrb	r2, [r7, #7]
 8001960:	79bb      	ldrb	r3, [r7, #6]
 8001962:	08db      	lsrs	r3, r3, #3
 8001964:	b2d8      	uxtb	r0, r3
 8001966:	4603      	mov	r3, r0
 8001968:	01db      	lsls	r3, r3, #7
 800196a:	4413      	add	r3, r2
 800196c:	4a1b      	ldr	r2, [pc, #108]	; (80019dc <ssd1306_DrawPixel+0xa4>)
 800196e:	5cd3      	ldrb	r3, [r2, r3]
 8001970:	b25a      	sxtb	r2, r3
 8001972:	79bb      	ldrb	r3, [r7, #6]
 8001974:	f003 0307 	and.w	r3, r3, #7
 8001978:	2101      	movs	r1, #1
 800197a:	fa01 f303 	lsl.w	r3, r1, r3
 800197e:	b25b      	sxtb	r3, r3
 8001980:	4313      	orrs	r3, r2
 8001982:	b259      	sxtb	r1, r3
 8001984:	79fa      	ldrb	r2, [r7, #7]
 8001986:	4603      	mov	r3, r0
 8001988:	01db      	lsls	r3, r3, #7
 800198a:	4413      	add	r3, r2
 800198c:	b2c9      	uxtb	r1, r1
 800198e:	4a13      	ldr	r2, [pc, #76]	; (80019dc <ssd1306_DrawPixel+0xa4>)
 8001990:	54d1      	strb	r1, [r2, r3]
 8001992:	e01d      	b.n	80019d0 <ssd1306_DrawPixel+0x98>
    } else { 
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 8001994:	79fa      	ldrb	r2, [r7, #7]
 8001996:	79bb      	ldrb	r3, [r7, #6]
 8001998:	08db      	lsrs	r3, r3, #3
 800199a:	b2d8      	uxtb	r0, r3
 800199c:	4603      	mov	r3, r0
 800199e:	01db      	lsls	r3, r3, #7
 80019a0:	4413      	add	r3, r2
 80019a2:	4a0e      	ldr	r2, [pc, #56]	; (80019dc <ssd1306_DrawPixel+0xa4>)
 80019a4:	5cd3      	ldrb	r3, [r2, r3]
 80019a6:	b25a      	sxtb	r2, r3
 80019a8:	79bb      	ldrb	r3, [r7, #6]
 80019aa:	f003 0307 	and.w	r3, r3, #7
 80019ae:	2101      	movs	r1, #1
 80019b0:	fa01 f303 	lsl.w	r3, r1, r3
 80019b4:	b25b      	sxtb	r3, r3
 80019b6:	43db      	mvns	r3, r3
 80019b8:	b25b      	sxtb	r3, r3
 80019ba:	4013      	ands	r3, r2
 80019bc:	b259      	sxtb	r1, r3
 80019be:	79fa      	ldrb	r2, [r7, #7]
 80019c0:	4603      	mov	r3, r0
 80019c2:	01db      	lsls	r3, r3, #7
 80019c4:	4413      	add	r3, r2
 80019c6:	b2c9      	uxtb	r1, r1
 80019c8:	4a04      	ldr	r2, [pc, #16]	; (80019dc <ssd1306_DrawPixel+0xa4>)
 80019ca:	54d1      	strb	r1, [r2, r3]
 80019cc:	e000      	b.n	80019d0 <ssd1306_DrawPixel+0x98>
        return;
 80019ce:	bf00      	nop
    }
}
 80019d0:	370c      	adds	r7, #12
 80019d2:	46bd      	mov	sp, r7
 80019d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019d8:	4770      	bx	lr
 80019da:	bf00      	nop
 80019dc:	20000404 	.word	0x20000404

080019e0 <ssd1306_DrawBitmap>:
}

//Draw bitmap - ported from the ADAFruit GFX library

void ssd1306_DrawBitmap(uint8_t x, uint8_t y, const unsigned char* bitmap, uint8_t w, uint8_t h, SSD1306_COLOR color)
{
 80019e0:	b580      	push	{r7, lr}
 80019e2:	b084      	sub	sp, #16
 80019e4:	af00      	add	r7, sp, #0
 80019e6:	603a      	str	r2, [r7, #0]
 80019e8:	461a      	mov	r2, r3
 80019ea:	4603      	mov	r3, r0
 80019ec:	71fb      	strb	r3, [r7, #7]
 80019ee:	460b      	mov	r3, r1
 80019f0:	71bb      	strb	r3, [r7, #6]
 80019f2:	4613      	mov	r3, r2
 80019f4:	717b      	strb	r3, [r7, #5]
    int16_t byteWidth = (w + 7) / 8; // Bitmap scanline pad = whole byte
 80019f6:	797b      	ldrb	r3, [r7, #5]
 80019f8:	3307      	adds	r3, #7
 80019fa:	2b00      	cmp	r3, #0
 80019fc:	da00      	bge.n	8001a00 <ssd1306_DrawBitmap+0x20>
 80019fe:	3307      	adds	r3, #7
 8001a00:	10db      	asrs	r3, r3, #3
 8001a02:	817b      	strh	r3, [r7, #10]
    uint8_t byte = 0;
 8001a04:	2300      	movs	r3, #0
 8001a06:	73fb      	strb	r3, [r7, #15]

    if (x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT) {
 8001a08:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a0c:	2b00      	cmp	r3, #0
 8001a0e:	db3e      	blt.n	8001a8e <ssd1306_DrawBitmap+0xae>
 8001a10:	79bb      	ldrb	r3, [r7, #6]
 8001a12:	2b3f      	cmp	r3, #63	; 0x3f
 8001a14:	d83b      	bhi.n	8001a8e <ssd1306_DrawBitmap+0xae>
        return;
    }

    for (uint8_t j = 0; j < h; j++, y++) {
 8001a16:	2300      	movs	r3, #0
 8001a18:	73bb      	strb	r3, [r7, #14]
 8001a1a:	e033      	b.n	8001a84 <ssd1306_DrawBitmap+0xa4>
        for (uint8_t i = 0; i < w; i++) {
 8001a1c:	2300      	movs	r3, #0
 8001a1e:	737b      	strb	r3, [r7, #13]
 8001a20:	e026      	b.n	8001a70 <ssd1306_DrawBitmap+0x90>
            if (i & 7)
 8001a22:	7b7b      	ldrb	r3, [r7, #13]
 8001a24:	f003 0307 	and.w	r3, r3, #7
 8001a28:	2b00      	cmp	r3, #0
 8001a2a:	d003      	beq.n	8001a34 <ssd1306_DrawBitmap+0x54>
                byte <<= 1;
 8001a2c:	7bfb      	ldrb	r3, [r7, #15]
 8001a2e:	005b      	lsls	r3, r3, #1
 8001a30:	73fb      	strb	r3, [r7, #15]
 8001a32:	e00d      	b.n	8001a50 <ssd1306_DrawBitmap+0x70>
            else
                byte = (*(const unsigned char *)(&bitmap[j * byteWidth + i / 8]));
 8001a34:	7bbb      	ldrb	r3, [r7, #14]
 8001a36:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 8001a3a:	fb02 f303 	mul.w	r3, r2, r3
 8001a3e:	7b7a      	ldrb	r2, [r7, #13]
 8001a40:	08d2      	lsrs	r2, r2, #3
 8001a42:	b2d2      	uxtb	r2, r2
 8001a44:	4413      	add	r3, r2
 8001a46:	461a      	mov	r2, r3
 8001a48:	683b      	ldr	r3, [r7, #0]
 8001a4a:	4413      	add	r3, r2
 8001a4c:	781b      	ldrb	r3, [r3, #0]
 8001a4e:	73fb      	strb	r3, [r7, #15]
            if (byte & 0x80)
 8001a50:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001a54:	2b00      	cmp	r3, #0
 8001a56:	da08      	bge.n	8001a6a <ssd1306_DrawBitmap+0x8a>
                ssd1306_DrawPixel(x + i, y, color);
 8001a58:	79fa      	ldrb	r2, [r7, #7]
 8001a5a:	7b7b      	ldrb	r3, [r7, #13]
 8001a5c:	4413      	add	r3, r2
 8001a5e:	b2db      	uxtb	r3, r3
 8001a60:	7f3a      	ldrb	r2, [r7, #28]
 8001a62:	79b9      	ldrb	r1, [r7, #6]
 8001a64:	4618      	mov	r0, r3
 8001a66:	f7ff ff67 	bl	8001938 <ssd1306_DrawPixel>
        for (uint8_t i = 0; i < w; i++) {
 8001a6a:	7b7b      	ldrb	r3, [r7, #13]
 8001a6c:	3301      	adds	r3, #1
 8001a6e:	737b      	strb	r3, [r7, #13]
 8001a70:	7b7a      	ldrb	r2, [r7, #13]
 8001a72:	797b      	ldrb	r3, [r7, #5]
 8001a74:	429a      	cmp	r2, r3
 8001a76:	d3d4      	bcc.n	8001a22 <ssd1306_DrawBitmap+0x42>
    for (uint8_t j = 0; j < h; j++, y++) {
 8001a78:	7bbb      	ldrb	r3, [r7, #14]
 8001a7a:	3301      	adds	r3, #1
 8001a7c:	73bb      	strb	r3, [r7, #14]
 8001a7e:	79bb      	ldrb	r3, [r7, #6]
 8001a80:	3301      	adds	r3, #1
 8001a82:	71bb      	strb	r3, [r7, #6]
 8001a84:	7bba      	ldrb	r2, [r7, #14]
 8001a86:	7e3b      	ldrb	r3, [r7, #24]
 8001a88:	429a      	cmp	r2, r3
 8001a8a:	d3c7      	bcc.n	8001a1c <ssd1306_DrawBitmap+0x3c>
        }
    }
    return;
 8001a8c:	e000      	b.n	8001a90 <ssd1306_DrawBitmap+0xb0>
        return;
 8001a8e:	bf00      	nop
}
 8001a90:	3710      	adds	r7, #16
 8001a92:	46bd      	mov	sp, r7
 8001a94:	bd80      	pop	{r7, pc}

08001a96 <ssd1306_SetContrast>:

void ssd1306_SetContrast(const uint8_t value) {
 8001a96:	b580      	push	{r7, lr}
 8001a98:	b084      	sub	sp, #16
 8001a9a:	af00      	add	r7, sp, #0
 8001a9c:	4603      	mov	r3, r0
 8001a9e:	71fb      	strb	r3, [r7, #7]
    const uint8_t kSetContrastControlRegister = 0x81;
 8001aa0:	2381      	movs	r3, #129	; 0x81
 8001aa2:	73fb      	strb	r3, [r7, #15]
    ssd1306_WriteCommand(kSetContrastControlRegister);
 8001aa4:	7bfb      	ldrb	r3, [r7, #15]
 8001aa6:	4618      	mov	r0, r3
 8001aa8:	f7ff fe5e 	bl	8001768 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(value);
 8001aac:	79fb      	ldrb	r3, [r7, #7]
 8001aae:	4618      	mov	r0, r3
 8001ab0:	f7ff fe5a 	bl	8001768 <ssd1306_WriteCommand>
}
 8001ab4:	bf00      	nop
 8001ab6:	3710      	adds	r7, #16
 8001ab8:	46bd      	mov	sp, r7
 8001aba:	bd80      	pop	{r7, pc}

08001abc <ssd1306_SetDisplayOn>:

void ssd1306_SetDisplayOn(const uint8_t on) {
 8001abc:	b580      	push	{r7, lr}
 8001abe:	b084      	sub	sp, #16
 8001ac0:	af00      	add	r7, sp, #0
 8001ac2:	4603      	mov	r3, r0
 8001ac4:	71fb      	strb	r3, [r7, #7]
    uint8_t value;
    if (on) {
 8001ac6:	79fb      	ldrb	r3, [r7, #7]
 8001ac8:	2b00      	cmp	r3, #0
 8001aca:	d005      	beq.n	8001ad8 <ssd1306_SetDisplayOn+0x1c>
        value = 0xAF;   // Display on
 8001acc:	23af      	movs	r3, #175	; 0xaf
 8001ace:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 1;
 8001ad0:	4b08      	ldr	r3, [pc, #32]	; (8001af4 <ssd1306_SetDisplayOn+0x38>)
 8001ad2:	2201      	movs	r2, #1
 8001ad4:	715a      	strb	r2, [r3, #5]
 8001ad6:	e004      	b.n	8001ae2 <ssd1306_SetDisplayOn+0x26>
    } else {
        value = 0xAE;   // Display off
 8001ad8:	23ae      	movs	r3, #174	; 0xae
 8001ada:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 0;
 8001adc:	4b05      	ldr	r3, [pc, #20]	; (8001af4 <ssd1306_SetDisplayOn+0x38>)
 8001ade:	2200      	movs	r2, #0
 8001ae0:	715a      	strb	r2, [r3, #5]
    }
    ssd1306_WriteCommand(value);
 8001ae2:	7bfb      	ldrb	r3, [r7, #15]
 8001ae4:	4618      	mov	r0, r3
 8001ae6:	f7ff fe3f 	bl	8001768 <ssd1306_WriteCommand>
}
 8001aea:	bf00      	nop
 8001aec:	3710      	adds	r7, #16
 8001aee:	46bd      	mov	sp, r7
 8001af0:	bd80      	pop	{r7, pc}
 8001af2:	bf00      	nop
 8001af4:	20000804 	.word	0x20000804

08001af8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001af8:	b480      	push	{r7}
 8001afa:	b083      	sub	sp, #12
 8001afc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001afe:	4b0f      	ldr	r3, [pc, #60]	; (8001b3c <HAL_MspInit+0x44>)
 8001b00:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001b02:	4a0e      	ldr	r2, [pc, #56]	; (8001b3c <HAL_MspInit+0x44>)
 8001b04:	f043 0301 	orr.w	r3, r3, #1
 8001b08:	6613      	str	r3, [r2, #96]	; 0x60
 8001b0a:	4b0c      	ldr	r3, [pc, #48]	; (8001b3c <HAL_MspInit+0x44>)
 8001b0c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001b0e:	f003 0301 	and.w	r3, r3, #1
 8001b12:	607b      	str	r3, [r7, #4]
 8001b14:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001b16:	4b09      	ldr	r3, [pc, #36]	; (8001b3c <HAL_MspInit+0x44>)
 8001b18:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001b1a:	4a08      	ldr	r2, [pc, #32]	; (8001b3c <HAL_MspInit+0x44>)
 8001b1c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001b20:	6593      	str	r3, [r2, #88]	; 0x58
 8001b22:	4b06      	ldr	r3, [pc, #24]	; (8001b3c <HAL_MspInit+0x44>)
 8001b24:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001b26:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001b2a:	603b      	str	r3, [r7, #0]
 8001b2c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001b2e:	bf00      	nop
 8001b30:	370c      	adds	r7, #12
 8001b32:	46bd      	mov	sp, r7
 8001b34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b38:	4770      	bx	lr
 8001b3a:	bf00      	nop
 8001b3c:	40021000 	.word	0x40021000

08001b40 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001b40:	b480      	push	{r7}
 8001b42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001b44:	e7fe      	b.n	8001b44 <NMI_Handler+0x4>

08001b46 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001b46:	b480      	push	{r7}
 8001b48:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001b4a:	e7fe      	b.n	8001b4a <HardFault_Handler+0x4>

08001b4c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001b4c:	b480      	push	{r7}
 8001b4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001b50:	e7fe      	b.n	8001b50 <MemManage_Handler+0x4>

08001b52 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001b52:	b480      	push	{r7}
 8001b54:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001b56:	e7fe      	b.n	8001b56 <BusFault_Handler+0x4>

08001b58 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001b58:	b480      	push	{r7}
 8001b5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001b5c:	e7fe      	b.n	8001b5c <UsageFault_Handler+0x4>

08001b5e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001b5e:	b480      	push	{r7}
 8001b60:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001b62:	bf00      	nop
 8001b64:	46bd      	mov	sp, r7
 8001b66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b6a:	4770      	bx	lr

08001b6c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001b6c:	b480      	push	{r7}
 8001b6e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001b70:	bf00      	nop
 8001b72:	46bd      	mov	sp, r7
 8001b74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b78:	4770      	bx	lr

08001b7a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001b7a:	b480      	push	{r7}
 8001b7c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001b7e:	bf00      	nop
 8001b80:	46bd      	mov	sp, r7
 8001b82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b86:	4770      	bx	lr

08001b88 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001b88:	b580      	push	{r7, lr}
 8001b8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001b8c:	f000 f934 	bl	8001df8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001b90:	bf00      	nop
 8001b92:	bd80      	pop	{r7, pc}

08001b94 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8001b94:	b480      	push	{r7}
 8001b96:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8001b98:	4b06      	ldr	r3, [pc, #24]	; (8001bb4 <SystemInit+0x20>)
 8001b9a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001b9e:	4a05      	ldr	r2, [pc, #20]	; (8001bb4 <SystemInit+0x20>)
 8001ba0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001ba4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001ba8:	bf00      	nop
 8001baa:	46bd      	mov	sp, r7
 8001bac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bb0:	4770      	bx	lr
 8001bb2:	bf00      	nop
 8001bb4:	e000ed00 	.word	0xe000ed00

08001bb8 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8001bb8:	b580      	push	{r7, lr}
 8001bba:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001bbc:	4b22      	ldr	r3, [pc, #136]	; (8001c48 <MX_USART2_UART_Init+0x90>)
 8001bbe:	4a23      	ldr	r2, [pc, #140]	; (8001c4c <MX_USART2_UART_Init+0x94>)
 8001bc0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001bc2:	4b21      	ldr	r3, [pc, #132]	; (8001c48 <MX_USART2_UART_Init+0x90>)
 8001bc4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001bc8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001bca:	4b1f      	ldr	r3, [pc, #124]	; (8001c48 <MX_USART2_UART_Init+0x90>)
 8001bcc:	2200      	movs	r2, #0
 8001bce:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001bd0:	4b1d      	ldr	r3, [pc, #116]	; (8001c48 <MX_USART2_UART_Init+0x90>)
 8001bd2:	2200      	movs	r2, #0
 8001bd4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001bd6:	4b1c      	ldr	r3, [pc, #112]	; (8001c48 <MX_USART2_UART_Init+0x90>)
 8001bd8:	2200      	movs	r2, #0
 8001bda:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001bdc:	4b1a      	ldr	r3, [pc, #104]	; (8001c48 <MX_USART2_UART_Init+0x90>)
 8001bde:	220c      	movs	r2, #12
 8001be0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001be2:	4b19      	ldr	r3, [pc, #100]	; (8001c48 <MX_USART2_UART_Init+0x90>)
 8001be4:	2200      	movs	r2, #0
 8001be6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001be8:	4b17      	ldr	r3, [pc, #92]	; (8001c48 <MX_USART2_UART_Init+0x90>)
 8001bea:	2200      	movs	r2, #0
 8001bec:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001bee:	4b16      	ldr	r3, [pc, #88]	; (8001c48 <MX_USART2_UART_Init+0x90>)
 8001bf0:	2200      	movs	r2, #0
 8001bf2:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001bf4:	4b14      	ldr	r3, [pc, #80]	; (8001c48 <MX_USART2_UART_Init+0x90>)
 8001bf6:	2200      	movs	r2, #0
 8001bf8:	625a      	str	r2, [r3, #36]	; 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001bfa:	4b13      	ldr	r3, [pc, #76]	; (8001c48 <MX_USART2_UART_Init+0x90>)
 8001bfc:	2200      	movs	r2, #0
 8001bfe:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001c00:	4811      	ldr	r0, [pc, #68]	; (8001c48 <MX_USART2_UART_Init+0x90>)
 8001c02:	f002 f825 	bl	8003c50 <HAL_UART_Init>
 8001c06:	4603      	mov	r3, r0
 8001c08:	2b00      	cmp	r3, #0
 8001c0a:	d001      	beq.n	8001c10 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8001c0c:	f7ff fcf3 	bl	80015f6 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001c10:	2100      	movs	r1, #0
 8001c12:	480d      	ldr	r0, [pc, #52]	; (8001c48 <MX_USART2_UART_Init+0x90>)
 8001c14:	f002 fd26 	bl	8004664 <HAL_UARTEx_SetTxFifoThreshold>
 8001c18:	4603      	mov	r3, r0
 8001c1a:	2b00      	cmp	r3, #0
 8001c1c:	d001      	beq.n	8001c22 <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 8001c1e:	f7ff fcea 	bl	80015f6 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001c22:	2100      	movs	r1, #0
 8001c24:	4808      	ldr	r0, [pc, #32]	; (8001c48 <MX_USART2_UART_Init+0x90>)
 8001c26:	f002 fd5b 	bl	80046e0 <HAL_UARTEx_SetRxFifoThreshold>
 8001c2a:	4603      	mov	r3, r0
 8001c2c:	2b00      	cmp	r3, #0
 8001c2e:	d001      	beq.n	8001c34 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 8001c30:	f7ff fce1 	bl	80015f6 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8001c34:	4804      	ldr	r0, [pc, #16]	; (8001c48 <MX_USART2_UART_Init+0x90>)
 8001c36:	f002 fcdc 	bl	80045f2 <HAL_UARTEx_DisableFifoMode>
 8001c3a:	4603      	mov	r3, r0
 8001c3c:	2b00      	cmp	r3, #0
 8001c3e:	d001      	beq.n	8001c44 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 8001c40:	f7ff fcd9 	bl	80015f6 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001c44:	bf00      	nop
 8001c46:	bd80      	pop	{r7, pc}
 8001c48:	2000080c 	.word	0x2000080c
 8001c4c:	40004400 	.word	0x40004400

08001c50 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001c50:	b580      	push	{r7, lr}
 8001c52:	b09a      	sub	sp, #104	; 0x68
 8001c54:	af00      	add	r7, sp, #0
 8001c56:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c58:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8001c5c:	2200      	movs	r2, #0
 8001c5e:	601a      	str	r2, [r3, #0]
 8001c60:	605a      	str	r2, [r3, #4]
 8001c62:	609a      	str	r2, [r3, #8]
 8001c64:	60da      	str	r2, [r3, #12]
 8001c66:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001c68:	f107 0310 	add.w	r3, r7, #16
 8001c6c:	2244      	movs	r2, #68	; 0x44
 8001c6e:	2100      	movs	r1, #0
 8001c70:	4618      	mov	r0, r3
 8001c72:	f002 fdf1 	bl	8004858 <memset>
  if(uartHandle->Instance==USART2)
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	681b      	ldr	r3, [r3, #0]
 8001c7a:	4a1f      	ldr	r2, [pc, #124]	; (8001cf8 <HAL_UART_MspInit+0xa8>)
 8001c7c:	4293      	cmp	r3, r2
 8001c7e:	d136      	bne.n	8001cee <HAL_UART_MspInit+0x9e>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8001c80:	2302      	movs	r3, #2
 8001c82:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8001c84:	2300      	movs	r3, #0
 8001c86:	61bb      	str	r3, [r7, #24]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001c88:	f107 0310 	add.w	r3, r7, #16
 8001c8c:	4618      	mov	r0, r3
 8001c8e:	f001 fdef 	bl	8003870 <HAL_RCCEx_PeriphCLKConfig>
 8001c92:	4603      	mov	r3, r0
 8001c94:	2b00      	cmp	r3, #0
 8001c96:	d001      	beq.n	8001c9c <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001c98:	f7ff fcad 	bl	80015f6 <Error_Handler>
    }

    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001c9c:	4b17      	ldr	r3, [pc, #92]	; (8001cfc <HAL_UART_MspInit+0xac>)
 8001c9e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001ca0:	4a16      	ldr	r2, [pc, #88]	; (8001cfc <HAL_UART_MspInit+0xac>)
 8001ca2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001ca6:	6593      	str	r3, [r2, #88]	; 0x58
 8001ca8:	4b14      	ldr	r3, [pc, #80]	; (8001cfc <HAL_UART_MspInit+0xac>)
 8001caa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001cac:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001cb0:	60fb      	str	r3, [r7, #12]
 8001cb2:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001cb4:	4b11      	ldr	r3, [pc, #68]	; (8001cfc <HAL_UART_MspInit+0xac>)
 8001cb6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001cb8:	4a10      	ldr	r2, [pc, #64]	; (8001cfc <HAL_UART_MspInit+0xac>)
 8001cba:	f043 0301 	orr.w	r3, r3, #1
 8001cbe:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001cc0:	4b0e      	ldr	r3, [pc, #56]	; (8001cfc <HAL_UART_MspInit+0xac>)
 8001cc2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001cc4:	f003 0301 	and.w	r3, r3, #1
 8001cc8:	60bb      	str	r3, [r7, #8]
 8001cca:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART2_TX_Pin|USART2_RX_Pin;
 8001ccc:	230c      	movs	r3, #12
 8001cce:	657b      	str	r3, [r7, #84]	; 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001cd0:	2302      	movs	r3, #2
 8001cd2:	65bb      	str	r3, [r7, #88]	; 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cd4:	2300      	movs	r3, #0
 8001cd6:	65fb      	str	r3, [r7, #92]	; 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001cd8:	2300      	movs	r3, #0
 8001cda:	663b      	str	r3, [r7, #96]	; 0x60
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001cdc:	2307      	movs	r3, #7
 8001cde:	667b      	str	r3, [r7, #100]	; 0x64
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ce0:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8001ce4:	4619      	mov	r1, r3
 8001ce6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001cea:	f000 f9a9 	bl	8002040 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8001cee:	bf00      	nop
 8001cf0:	3768      	adds	r7, #104	; 0x68
 8001cf2:	46bd      	mov	sp, r7
 8001cf4:	bd80      	pop	{r7, pc}
 8001cf6:	bf00      	nop
 8001cf8:	40004400 	.word	0x40004400
 8001cfc:	40021000 	.word	0x40021000

08001d00 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001d00:	480d      	ldr	r0, [pc, #52]	; (8001d38 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8001d02:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001d04:	480d      	ldr	r0, [pc, #52]	; (8001d3c <LoopForever+0x6>)
  ldr r1, =_edata
 8001d06:	490e      	ldr	r1, [pc, #56]	; (8001d40 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001d08:	4a0e      	ldr	r2, [pc, #56]	; (8001d44 <LoopForever+0xe>)
  movs r3, #0
 8001d0a:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8001d0c:	e002      	b.n	8001d14 <LoopCopyDataInit>

08001d0e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001d0e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001d10:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001d12:	3304      	adds	r3, #4

08001d14 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001d14:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001d16:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001d18:	d3f9      	bcc.n	8001d0e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001d1a:	4a0b      	ldr	r2, [pc, #44]	; (8001d48 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001d1c:	4c0b      	ldr	r4, [pc, #44]	; (8001d4c <LoopForever+0x16>)
  movs r3, #0
 8001d1e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001d20:	e001      	b.n	8001d26 <LoopFillZerobss>

08001d22 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001d22:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001d24:	3204      	adds	r2, #4

08001d26 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001d26:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001d28:	d3fb      	bcc.n	8001d22 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8001d2a:	f7ff ff33 	bl	8001b94 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001d2e:	f002 fd67 	bl	8004800 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001d32:	f7ff fb7f 	bl	8001434 <main>

08001d36 <LoopForever>:

LoopForever:
    b LoopForever
 8001d36:	e7fe      	b.n	8001d36 <LoopForever>
  ldr   r0, =_estack
 8001d38:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 8001d3c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001d40:	20000074 	.word	0x20000074
  ldr r2, =_sidata
 8001d44:	08005210 	.word	0x08005210
  ldr r2, =_sbss
 8001d48:	20000074 	.word	0x20000074
  ldr r4, =_ebss
 8001d4c:	200008a8 	.word	0x200008a8

08001d50 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001d50:	e7fe      	b.n	8001d50 <ADC1_2_IRQHandler>

08001d52 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001d52:	b580      	push	{r7, lr}
 8001d54:	b082      	sub	sp, #8
 8001d56:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001d58:	2300      	movs	r3, #0
 8001d5a:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001d5c:	2003      	movs	r0, #3
 8001d5e:	f000 f93d 	bl	8001fdc <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001d62:	2000      	movs	r0, #0
 8001d64:	f000 f80e 	bl	8001d84 <HAL_InitTick>
 8001d68:	4603      	mov	r3, r0
 8001d6a:	2b00      	cmp	r3, #0
 8001d6c:	d002      	beq.n	8001d74 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8001d6e:	2301      	movs	r3, #1
 8001d70:	71fb      	strb	r3, [r7, #7]
 8001d72:	e001      	b.n	8001d78 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001d74:	f7ff fec0 	bl	8001af8 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001d78:	79fb      	ldrb	r3, [r7, #7]

}
 8001d7a:	4618      	mov	r0, r3
 8001d7c:	3708      	adds	r7, #8
 8001d7e:	46bd      	mov	sp, r7
 8001d80:	bd80      	pop	{r7, pc}
	...

08001d84 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001d84:	b580      	push	{r7, lr}
 8001d86:	b084      	sub	sp, #16
 8001d88:	af00      	add	r7, sp, #0
 8001d8a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001d8c:	2300      	movs	r3, #0
 8001d8e:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8001d90:	4b16      	ldr	r3, [pc, #88]	; (8001dec <HAL_InitTick+0x68>)
 8001d92:	681b      	ldr	r3, [r3, #0]
 8001d94:	2b00      	cmp	r3, #0
 8001d96:	d022      	beq.n	8001dde <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8001d98:	4b15      	ldr	r3, [pc, #84]	; (8001df0 <HAL_InitTick+0x6c>)
 8001d9a:	681a      	ldr	r2, [r3, #0]
 8001d9c:	4b13      	ldr	r3, [pc, #76]	; (8001dec <HAL_InitTick+0x68>)
 8001d9e:	681b      	ldr	r3, [r3, #0]
 8001da0:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8001da4:	fbb1 f3f3 	udiv	r3, r1, r3
 8001da8:	fbb2 f3f3 	udiv	r3, r2, r3
 8001dac:	4618      	mov	r0, r3
 8001dae:	f000 f93a 	bl	8002026 <HAL_SYSTICK_Config>
 8001db2:	4603      	mov	r3, r0
 8001db4:	2b00      	cmp	r3, #0
 8001db6:	d10f      	bne.n	8001dd8 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	2b0f      	cmp	r3, #15
 8001dbc:	d809      	bhi.n	8001dd2 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001dbe:	2200      	movs	r2, #0
 8001dc0:	6879      	ldr	r1, [r7, #4]
 8001dc2:	f04f 30ff 	mov.w	r0, #4294967295
 8001dc6:	f000 f914 	bl	8001ff2 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001dca:	4a0a      	ldr	r2, [pc, #40]	; (8001df4 <HAL_InitTick+0x70>)
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	6013      	str	r3, [r2, #0]
 8001dd0:	e007      	b.n	8001de2 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8001dd2:	2301      	movs	r3, #1
 8001dd4:	73fb      	strb	r3, [r7, #15]
 8001dd6:	e004      	b.n	8001de2 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001dd8:	2301      	movs	r3, #1
 8001dda:	73fb      	strb	r3, [r7, #15]
 8001ddc:	e001      	b.n	8001de2 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001dde:	2301      	movs	r3, #1
 8001de0:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001de2:	7bfb      	ldrb	r3, [r7, #15]
}
 8001de4:	4618      	mov	r0, r3
 8001de6:	3710      	adds	r7, #16
 8001de8:	46bd      	mov	sp, r7
 8001dea:	bd80      	pop	{r7, pc}
 8001dec:	2000000c 	.word	0x2000000c
 8001df0:	20000004 	.word	0x20000004
 8001df4:	20000008 	.word	0x20000008

08001df8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001df8:	b480      	push	{r7}
 8001dfa:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001dfc:	4b05      	ldr	r3, [pc, #20]	; (8001e14 <HAL_IncTick+0x1c>)
 8001dfe:	681a      	ldr	r2, [r3, #0]
 8001e00:	4b05      	ldr	r3, [pc, #20]	; (8001e18 <HAL_IncTick+0x20>)
 8001e02:	681b      	ldr	r3, [r3, #0]
 8001e04:	4413      	add	r3, r2
 8001e06:	4a03      	ldr	r2, [pc, #12]	; (8001e14 <HAL_IncTick+0x1c>)
 8001e08:	6013      	str	r3, [r2, #0]
}
 8001e0a:	bf00      	nop
 8001e0c:	46bd      	mov	sp, r7
 8001e0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e12:	4770      	bx	lr
 8001e14:	2000089c 	.word	0x2000089c
 8001e18:	2000000c 	.word	0x2000000c

08001e1c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001e1c:	b480      	push	{r7}
 8001e1e:	af00      	add	r7, sp, #0
  return uwTick;
 8001e20:	4b03      	ldr	r3, [pc, #12]	; (8001e30 <HAL_GetTick+0x14>)
 8001e22:	681b      	ldr	r3, [r3, #0]
}
 8001e24:	4618      	mov	r0, r3
 8001e26:	46bd      	mov	sp, r7
 8001e28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e2c:	4770      	bx	lr
 8001e2e:	bf00      	nop
 8001e30:	2000089c 	.word	0x2000089c

08001e34 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001e34:	b580      	push	{r7, lr}
 8001e36:	b084      	sub	sp, #16
 8001e38:	af00      	add	r7, sp, #0
 8001e3a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001e3c:	f7ff ffee 	bl	8001e1c <HAL_GetTick>
 8001e40:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001e46:	68fb      	ldr	r3, [r7, #12]
 8001e48:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001e4c:	d004      	beq.n	8001e58 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 8001e4e:	4b09      	ldr	r3, [pc, #36]	; (8001e74 <HAL_Delay+0x40>)
 8001e50:	681b      	ldr	r3, [r3, #0]
 8001e52:	68fa      	ldr	r2, [r7, #12]
 8001e54:	4413      	add	r3, r2
 8001e56:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001e58:	bf00      	nop
 8001e5a:	f7ff ffdf 	bl	8001e1c <HAL_GetTick>
 8001e5e:	4602      	mov	r2, r0
 8001e60:	68bb      	ldr	r3, [r7, #8]
 8001e62:	1ad3      	subs	r3, r2, r3
 8001e64:	68fa      	ldr	r2, [r7, #12]
 8001e66:	429a      	cmp	r2, r3
 8001e68:	d8f7      	bhi.n	8001e5a <HAL_Delay+0x26>
  {
  }
}
 8001e6a:	bf00      	nop
 8001e6c:	bf00      	nop
 8001e6e:	3710      	adds	r7, #16
 8001e70:	46bd      	mov	sp, r7
 8001e72:	bd80      	pop	{r7, pc}
 8001e74:	2000000c 	.word	0x2000000c

08001e78 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001e78:	b480      	push	{r7}
 8001e7a:	b085      	sub	sp, #20
 8001e7c:	af00      	add	r7, sp, #0
 8001e7e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	f003 0307 	and.w	r3, r3, #7
 8001e86:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001e88:	4b0c      	ldr	r3, [pc, #48]	; (8001ebc <__NVIC_SetPriorityGrouping+0x44>)
 8001e8a:	68db      	ldr	r3, [r3, #12]
 8001e8c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001e8e:	68ba      	ldr	r2, [r7, #8]
 8001e90:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001e94:	4013      	ands	r3, r2
 8001e96:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001e98:	68fb      	ldr	r3, [r7, #12]
 8001e9a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001e9c:	68bb      	ldr	r3, [r7, #8]
 8001e9e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001ea0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001ea4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001ea8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001eaa:	4a04      	ldr	r2, [pc, #16]	; (8001ebc <__NVIC_SetPriorityGrouping+0x44>)
 8001eac:	68bb      	ldr	r3, [r7, #8]
 8001eae:	60d3      	str	r3, [r2, #12]
}
 8001eb0:	bf00      	nop
 8001eb2:	3714      	adds	r7, #20
 8001eb4:	46bd      	mov	sp, r7
 8001eb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eba:	4770      	bx	lr
 8001ebc:	e000ed00 	.word	0xe000ed00

08001ec0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001ec0:	b480      	push	{r7}
 8001ec2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001ec4:	4b04      	ldr	r3, [pc, #16]	; (8001ed8 <__NVIC_GetPriorityGrouping+0x18>)
 8001ec6:	68db      	ldr	r3, [r3, #12]
 8001ec8:	0a1b      	lsrs	r3, r3, #8
 8001eca:	f003 0307 	and.w	r3, r3, #7
}
 8001ece:	4618      	mov	r0, r3
 8001ed0:	46bd      	mov	sp, r7
 8001ed2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ed6:	4770      	bx	lr
 8001ed8:	e000ed00 	.word	0xe000ed00

08001edc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001edc:	b480      	push	{r7}
 8001ede:	b083      	sub	sp, #12
 8001ee0:	af00      	add	r7, sp, #0
 8001ee2:	4603      	mov	r3, r0
 8001ee4:	6039      	str	r1, [r7, #0]
 8001ee6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001ee8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001eec:	2b00      	cmp	r3, #0
 8001eee:	db0a      	blt.n	8001f06 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001ef0:	683b      	ldr	r3, [r7, #0]
 8001ef2:	b2da      	uxtb	r2, r3
 8001ef4:	490c      	ldr	r1, [pc, #48]	; (8001f28 <__NVIC_SetPriority+0x4c>)
 8001ef6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001efa:	0112      	lsls	r2, r2, #4
 8001efc:	b2d2      	uxtb	r2, r2
 8001efe:	440b      	add	r3, r1
 8001f00:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001f04:	e00a      	b.n	8001f1c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001f06:	683b      	ldr	r3, [r7, #0]
 8001f08:	b2da      	uxtb	r2, r3
 8001f0a:	4908      	ldr	r1, [pc, #32]	; (8001f2c <__NVIC_SetPriority+0x50>)
 8001f0c:	79fb      	ldrb	r3, [r7, #7]
 8001f0e:	f003 030f 	and.w	r3, r3, #15
 8001f12:	3b04      	subs	r3, #4
 8001f14:	0112      	lsls	r2, r2, #4
 8001f16:	b2d2      	uxtb	r2, r2
 8001f18:	440b      	add	r3, r1
 8001f1a:	761a      	strb	r2, [r3, #24]
}
 8001f1c:	bf00      	nop
 8001f1e:	370c      	adds	r7, #12
 8001f20:	46bd      	mov	sp, r7
 8001f22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f26:	4770      	bx	lr
 8001f28:	e000e100 	.word	0xe000e100
 8001f2c:	e000ed00 	.word	0xe000ed00

08001f30 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001f30:	b480      	push	{r7}
 8001f32:	b089      	sub	sp, #36	; 0x24
 8001f34:	af00      	add	r7, sp, #0
 8001f36:	60f8      	str	r0, [r7, #12]
 8001f38:	60b9      	str	r1, [r7, #8]
 8001f3a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001f3c:	68fb      	ldr	r3, [r7, #12]
 8001f3e:	f003 0307 	and.w	r3, r3, #7
 8001f42:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001f44:	69fb      	ldr	r3, [r7, #28]
 8001f46:	f1c3 0307 	rsb	r3, r3, #7
 8001f4a:	2b04      	cmp	r3, #4
 8001f4c:	bf28      	it	cs
 8001f4e:	2304      	movcs	r3, #4
 8001f50:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001f52:	69fb      	ldr	r3, [r7, #28]
 8001f54:	3304      	adds	r3, #4
 8001f56:	2b06      	cmp	r3, #6
 8001f58:	d902      	bls.n	8001f60 <NVIC_EncodePriority+0x30>
 8001f5a:	69fb      	ldr	r3, [r7, #28]
 8001f5c:	3b03      	subs	r3, #3
 8001f5e:	e000      	b.n	8001f62 <NVIC_EncodePriority+0x32>
 8001f60:	2300      	movs	r3, #0
 8001f62:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001f64:	f04f 32ff 	mov.w	r2, #4294967295
 8001f68:	69bb      	ldr	r3, [r7, #24]
 8001f6a:	fa02 f303 	lsl.w	r3, r2, r3
 8001f6e:	43da      	mvns	r2, r3
 8001f70:	68bb      	ldr	r3, [r7, #8]
 8001f72:	401a      	ands	r2, r3
 8001f74:	697b      	ldr	r3, [r7, #20]
 8001f76:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001f78:	f04f 31ff 	mov.w	r1, #4294967295
 8001f7c:	697b      	ldr	r3, [r7, #20]
 8001f7e:	fa01 f303 	lsl.w	r3, r1, r3
 8001f82:	43d9      	mvns	r1, r3
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001f88:	4313      	orrs	r3, r2
         );
}
 8001f8a:	4618      	mov	r0, r3
 8001f8c:	3724      	adds	r7, #36	; 0x24
 8001f8e:	46bd      	mov	sp, r7
 8001f90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f94:	4770      	bx	lr
	...

08001f98 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001f98:	b580      	push	{r7, lr}
 8001f9a:	b082      	sub	sp, #8
 8001f9c:	af00      	add	r7, sp, #0
 8001f9e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	3b01      	subs	r3, #1
 8001fa4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001fa8:	d301      	bcc.n	8001fae <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001faa:	2301      	movs	r3, #1
 8001fac:	e00f      	b.n	8001fce <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001fae:	4a0a      	ldr	r2, [pc, #40]	; (8001fd8 <SysTick_Config+0x40>)
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	3b01      	subs	r3, #1
 8001fb4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001fb6:	210f      	movs	r1, #15
 8001fb8:	f04f 30ff 	mov.w	r0, #4294967295
 8001fbc:	f7ff ff8e 	bl	8001edc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001fc0:	4b05      	ldr	r3, [pc, #20]	; (8001fd8 <SysTick_Config+0x40>)
 8001fc2:	2200      	movs	r2, #0
 8001fc4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001fc6:	4b04      	ldr	r3, [pc, #16]	; (8001fd8 <SysTick_Config+0x40>)
 8001fc8:	2207      	movs	r2, #7
 8001fca:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001fcc:	2300      	movs	r3, #0
}
 8001fce:	4618      	mov	r0, r3
 8001fd0:	3708      	adds	r7, #8
 8001fd2:	46bd      	mov	sp, r7
 8001fd4:	bd80      	pop	{r7, pc}
 8001fd6:	bf00      	nop
 8001fd8:	e000e010 	.word	0xe000e010

08001fdc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001fdc:	b580      	push	{r7, lr}
 8001fde:	b082      	sub	sp, #8
 8001fe0:	af00      	add	r7, sp, #0
 8001fe2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001fe4:	6878      	ldr	r0, [r7, #4]
 8001fe6:	f7ff ff47 	bl	8001e78 <__NVIC_SetPriorityGrouping>
}
 8001fea:	bf00      	nop
 8001fec:	3708      	adds	r7, #8
 8001fee:	46bd      	mov	sp, r7
 8001ff0:	bd80      	pop	{r7, pc}

08001ff2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001ff2:	b580      	push	{r7, lr}
 8001ff4:	b086      	sub	sp, #24
 8001ff6:	af00      	add	r7, sp, #0
 8001ff8:	4603      	mov	r3, r0
 8001ffa:	60b9      	str	r1, [r7, #8]
 8001ffc:	607a      	str	r2, [r7, #4]
 8001ffe:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8002000:	f7ff ff5e 	bl	8001ec0 <__NVIC_GetPriorityGrouping>
 8002004:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002006:	687a      	ldr	r2, [r7, #4]
 8002008:	68b9      	ldr	r1, [r7, #8]
 800200a:	6978      	ldr	r0, [r7, #20]
 800200c:	f7ff ff90 	bl	8001f30 <NVIC_EncodePriority>
 8002010:	4602      	mov	r2, r0
 8002012:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002016:	4611      	mov	r1, r2
 8002018:	4618      	mov	r0, r3
 800201a:	f7ff ff5f 	bl	8001edc <__NVIC_SetPriority>
}
 800201e:	bf00      	nop
 8002020:	3718      	adds	r7, #24
 8002022:	46bd      	mov	sp, r7
 8002024:	bd80      	pop	{r7, pc}

08002026 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002026:	b580      	push	{r7, lr}
 8002028:	b082      	sub	sp, #8
 800202a:	af00      	add	r7, sp, #0
 800202c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800202e:	6878      	ldr	r0, [r7, #4]
 8002030:	f7ff ffb2 	bl	8001f98 <SysTick_Config>
 8002034:	4603      	mov	r3, r0
}
 8002036:	4618      	mov	r0, r3
 8002038:	3708      	adds	r7, #8
 800203a:	46bd      	mov	sp, r7
 800203c:	bd80      	pop	{r7, pc}
	...

08002040 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002040:	b480      	push	{r7}
 8002042:	b087      	sub	sp, #28
 8002044:	af00      	add	r7, sp, #0
 8002046:	6078      	str	r0, [r7, #4]
 8002048:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800204a:	2300      	movs	r3, #0
 800204c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 800204e:	e15a      	b.n	8002306 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8002050:	683b      	ldr	r3, [r7, #0]
 8002052:	681a      	ldr	r2, [r3, #0]
 8002054:	2101      	movs	r1, #1
 8002056:	697b      	ldr	r3, [r7, #20]
 8002058:	fa01 f303 	lsl.w	r3, r1, r3
 800205c:	4013      	ands	r3, r2
 800205e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002060:	68fb      	ldr	r3, [r7, #12]
 8002062:	2b00      	cmp	r3, #0
 8002064:	f000 814c 	beq.w	8002300 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8002068:	683b      	ldr	r3, [r7, #0]
 800206a:	685b      	ldr	r3, [r3, #4]
 800206c:	f003 0303 	and.w	r3, r3, #3
 8002070:	2b01      	cmp	r3, #1
 8002072:	d005      	beq.n	8002080 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002074:	683b      	ldr	r3, [r7, #0]
 8002076:	685b      	ldr	r3, [r3, #4]
 8002078:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800207c:	2b02      	cmp	r3, #2
 800207e:	d130      	bne.n	80020e2 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	689b      	ldr	r3, [r3, #8]
 8002084:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8002086:	697b      	ldr	r3, [r7, #20]
 8002088:	005b      	lsls	r3, r3, #1
 800208a:	2203      	movs	r2, #3
 800208c:	fa02 f303 	lsl.w	r3, r2, r3
 8002090:	43db      	mvns	r3, r3
 8002092:	693a      	ldr	r2, [r7, #16]
 8002094:	4013      	ands	r3, r2
 8002096:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002098:	683b      	ldr	r3, [r7, #0]
 800209a:	68da      	ldr	r2, [r3, #12]
 800209c:	697b      	ldr	r3, [r7, #20]
 800209e:	005b      	lsls	r3, r3, #1
 80020a0:	fa02 f303 	lsl.w	r3, r2, r3
 80020a4:	693a      	ldr	r2, [r7, #16]
 80020a6:	4313      	orrs	r3, r2
 80020a8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	693a      	ldr	r2, [r7, #16]
 80020ae:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	685b      	ldr	r3, [r3, #4]
 80020b4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80020b6:	2201      	movs	r2, #1
 80020b8:	697b      	ldr	r3, [r7, #20]
 80020ba:	fa02 f303 	lsl.w	r3, r2, r3
 80020be:	43db      	mvns	r3, r3
 80020c0:	693a      	ldr	r2, [r7, #16]
 80020c2:	4013      	ands	r3, r2
 80020c4:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80020c6:	683b      	ldr	r3, [r7, #0]
 80020c8:	685b      	ldr	r3, [r3, #4]
 80020ca:	091b      	lsrs	r3, r3, #4
 80020cc:	f003 0201 	and.w	r2, r3, #1
 80020d0:	697b      	ldr	r3, [r7, #20]
 80020d2:	fa02 f303 	lsl.w	r3, r2, r3
 80020d6:	693a      	ldr	r2, [r7, #16]
 80020d8:	4313      	orrs	r3, r2
 80020da:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	693a      	ldr	r2, [r7, #16]
 80020e0:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80020e2:	683b      	ldr	r3, [r7, #0]
 80020e4:	685b      	ldr	r3, [r3, #4]
 80020e6:	f003 0303 	and.w	r3, r3, #3
 80020ea:	2b03      	cmp	r3, #3
 80020ec:	d017      	beq.n	800211e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	68db      	ldr	r3, [r3, #12]
 80020f2:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80020f4:	697b      	ldr	r3, [r7, #20]
 80020f6:	005b      	lsls	r3, r3, #1
 80020f8:	2203      	movs	r2, #3
 80020fa:	fa02 f303 	lsl.w	r3, r2, r3
 80020fe:	43db      	mvns	r3, r3
 8002100:	693a      	ldr	r2, [r7, #16]
 8002102:	4013      	ands	r3, r2
 8002104:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002106:	683b      	ldr	r3, [r7, #0]
 8002108:	689a      	ldr	r2, [r3, #8]
 800210a:	697b      	ldr	r3, [r7, #20]
 800210c:	005b      	lsls	r3, r3, #1
 800210e:	fa02 f303 	lsl.w	r3, r2, r3
 8002112:	693a      	ldr	r2, [r7, #16]
 8002114:	4313      	orrs	r3, r2
 8002116:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	693a      	ldr	r2, [r7, #16]
 800211c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800211e:	683b      	ldr	r3, [r7, #0]
 8002120:	685b      	ldr	r3, [r3, #4]
 8002122:	f003 0303 	and.w	r3, r3, #3
 8002126:	2b02      	cmp	r3, #2
 8002128:	d123      	bne.n	8002172 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800212a:	697b      	ldr	r3, [r7, #20]
 800212c:	08da      	lsrs	r2, r3, #3
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	3208      	adds	r2, #8
 8002132:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002136:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8002138:	697b      	ldr	r3, [r7, #20]
 800213a:	f003 0307 	and.w	r3, r3, #7
 800213e:	009b      	lsls	r3, r3, #2
 8002140:	220f      	movs	r2, #15
 8002142:	fa02 f303 	lsl.w	r3, r2, r3
 8002146:	43db      	mvns	r3, r3
 8002148:	693a      	ldr	r2, [r7, #16]
 800214a:	4013      	ands	r3, r2
 800214c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800214e:	683b      	ldr	r3, [r7, #0]
 8002150:	691a      	ldr	r2, [r3, #16]
 8002152:	697b      	ldr	r3, [r7, #20]
 8002154:	f003 0307 	and.w	r3, r3, #7
 8002158:	009b      	lsls	r3, r3, #2
 800215a:	fa02 f303 	lsl.w	r3, r2, r3
 800215e:	693a      	ldr	r2, [r7, #16]
 8002160:	4313      	orrs	r3, r2
 8002162:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8002164:	697b      	ldr	r3, [r7, #20]
 8002166:	08da      	lsrs	r2, r3, #3
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	3208      	adds	r2, #8
 800216c:	6939      	ldr	r1, [r7, #16]
 800216e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	681b      	ldr	r3, [r3, #0]
 8002176:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8002178:	697b      	ldr	r3, [r7, #20]
 800217a:	005b      	lsls	r3, r3, #1
 800217c:	2203      	movs	r2, #3
 800217e:	fa02 f303 	lsl.w	r3, r2, r3
 8002182:	43db      	mvns	r3, r3
 8002184:	693a      	ldr	r2, [r7, #16]
 8002186:	4013      	ands	r3, r2
 8002188:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800218a:	683b      	ldr	r3, [r7, #0]
 800218c:	685b      	ldr	r3, [r3, #4]
 800218e:	f003 0203 	and.w	r2, r3, #3
 8002192:	697b      	ldr	r3, [r7, #20]
 8002194:	005b      	lsls	r3, r3, #1
 8002196:	fa02 f303 	lsl.w	r3, r2, r3
 800219a:	693a      	ldr	r2, [r7, #16]
 800219c:	4313      	orrs	r3, r2
 800219e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	693a      	ldr	r2, [r7, #16]
 80021a4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80021a6:	683b      	ldr	r3, [r7, #0]
 80021a8:	685b      	ldr	r3, [r3, #4]
 80021aa:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80021ae:	2b00      	cmp	r3, #0
 80021b0:	f000 80a6 	beq.w	8002300 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80021b4:	4b5b      	ldr	r3, [pc, #364]	; (8002324 <HAL_GPIO_Init+0x2e4>)
 80021b6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80021b8:	4a5a      	ldr	r2, [pc, #360]	; (8002324 <HAL_GPIO_Init+0x2e4>)
 80021ba:	f043 0301 	orr.w	r3, r3, #1
 80021be:	6613      	str	r3, [r2, #96]	; 0x60
 80021c0:	4b58      	ldr	r3, [pc, #352]	; (8002324 <HAL_GPIO_Init+0x2e4>)
 80021c2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80021c4:	f003 0301 	and.w	r3, r3, #1
 80021c8:	60bb      	str	r3, [r7, #8]
 80021ca:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 80021cc:	4a56      	ldr	r2, [pc, #344]	; (8002328 <HAL_GPIO_Init+0x2e8>)
 80021ce:	697b      	ldr	r3, [r7, #20]
 80021d0:	089b      	lsrs	r3, r3, #2
 80021d2:	3302      	adds	r3, #2
 80021d4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80021d8:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80021da:	697b      	ldr	r3, [r7, #20]
 80021dc:	f003 0303 	and.w	r3, r3, #3
 80021e0:	009b      	lsls	r3, r3, #2
 80021e2:	220f      	movs	r2, #15
 80021e4:	fa02 f303 	lsl.w	r3, r2, r3
 80021e8:	43db      	mvns	r3, r3
 80021ea:	693a      	ldr	r2, [r7, #16]
 80021ec:	4013      	ands	r3, r2
 80021ee:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 80021f6:	d01f      	beq.n	8002238 <HAL_GPIO_Init+0x1f8>
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	4a4c      	ldr	r2, [pc, #304]	; (800232c <HAL_GPIO_Init+0x2ec>)
 80021fc:	4293      	cmp	r3, r2
 80021fe:	d019      	beq.n	8002234 <HAL_GPIO_Init+0x1f4>
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	4a4b      	ldr	r2, [pc, #300]	; (8002330 <HAL_GPIO_Init+0x2f0>)
 8002204:	4293      	cmp	r3, r2
 8002206:	d013      	beq.n	8002230 <HAL_GPIO_Init+0x1f0>
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	4a4a      	ldr	r2, [pc, #296]	; (8002334 <HAL_GPIO_Init+0x2f4>)
 800220c:	4293      	cmp	r3, r2
 800220e:	d00d      	beq.n	800222c <HAL_GPIO_Init+0x1ec>
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	4a49      	ldr	r2, [pc, #292]	; (8002338 <HAL_GPIO_Init+0x2f8>)
 8002214:	4293      	cmp	r3, r2
 8002216:	d007      	beq.n	8002228 <HAL_GPIO_Init+0x1e8>
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	4a48      	ldr	r2, [pc, #288]	; (800233c <HAL_GPIO_Init+0x2fc>)
 800221c:	4293      	cmp	r3, r2
 800221e:	d101      	bne.n	8002224 <HAL_GPIO_Init+0x1e4>
 8002220:	2305      	movs	r3, #5
 8002222:	e00a      	b.n	800223a <HAL_GPIO_Init+0x1fa>
 8002224:	2306      	movs	r3, #6
 8002226:	e008      	b.n	800223a <HAL_GPIO_Init+0x1fa>
 8002228:	2304      	movs	r3, #4
 800222a:	e006      	b.n	800223a <HAL_GPIO_Init+0x1fa>
 800222c:	2303      	movs	r3, #3
 800222e:	e004      	b.n	800223a <HAL_GPIO_Init+0x1fa>
 8002230:	2302      	movs	r3, #2
 8002232:	e002      	b.n	800223a <HAL_GPIO_Init+0x1fa>
 8002234:	2301      	movs	r3, #1
 8002236:	e000      	b.n	800223a <HAL_GPIO_Init+0x1fa>
 8002238:	2300      	movs	r3, #0
 800223a:	697a      	ldr	r2, [r7, #20]
 800223c:	f002 0203 	and.w	r2, r2, #3
 8002240:	0092      	lsls	r2, r2, #2
 8002242:	4093      	lsls	r3, r2
 8002244:	693a      	ldr	r2, [r7, #16]
 8002246:	4313      	orrs	r3, r2
 8002248:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800224a:	4937      	ldr	r1, [pc, #220]	; (8002328 <HAL_GPIO_Init+0x2e8>)
 800224c:	697b      	ldr	r3, [r7, #20]
 800224e:	089b      	lsrs	r3, r3, #2
 8002250:	3302      	adds	r3, #2
 8002252:	693a      	ldr	r2, [r7, #16]
 8002254:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002258:	4b39      	ldr	r3, [pc, #228]	; (8002340 <HAL_GPIO_Init+0x300>)
 800225a:	689b      	ldr	r3, [r3, #8]
 800225c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800225e:	68fb      	ldr	r3, [r7, #12]
 8002260:	43db      	mvns	r3, r3
 8002262:	693a      	ldr	r2, [r7, #16]
 8002264:	4013      	ands	r3, r2
 8002266:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002268:	683b      	ldr	r3, [r7, #0]
 800226a:	685b      	ldr	r3, [r3, #4]
 800226c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002270:	2b00      	cmp	r3, #0
 8002272:	d003      	beq.n	800227c <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8002274:	693a      	ldr	r2, [r7, #16]
 8002276:	68fb      	ldr	r3, [r7, #12]
 8002278:	4313      	orrs	r3, r2
 800227a:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800227c:	4a30      	ldr	r2, [pc, #192]	; (8002340 <HAL_GPIO_Init+0x300>)
 800227e:	693b      	ldr	r3, [r7, #16]
 8002280:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8002282:	4b2f      	ldr	r3, [pc, #188]	; (8002340 <HAL_GPIO_Init+0x300>)
 8002284:	68db      	ldr	r3, [r3, #12]
 8002286:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002288:	68fb      	ldr	r3, [r7, #12]
 800228a:	43db      	mvns	r3, r3
 800228c:	693a      	ldr	r2, [r7, #16]
 800228e:	4013      	ands	r3, r2
 8002290:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002292:	683b      	ldr	r3, [r7, #0]
 8002294:	685b      	ldr	r3, [r3, #4]
 8002296:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800229a:	2b00      	cmp	r3, #0
 800229c:	d003      	beq.n	80022a6 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 800229e:	693a      	ldr	r2, [r7, #16]
 80022a0:	68fb      	ldr	r3, [r7, #12]
 80022a2:	4313      	orrs	r3, r2
 80022a4:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80022a6:	4a26      	ldr	r2, [pc, #152]	; (8002340 <HAL_GPIO_Init+0x300>)
 80022a8:	693b      	ldr	r3, [r7, #16]
 80022aa:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 80022ac:	4b24      	ldr	r3, [pc, #144]	; (8002340 <HAL_GPIO_Init+0x300>)
 80022ae:	685b      	ldr	r3, [r3, #4]
 80022b0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80022b2:	68fb      	ldr	r3, [r7, #12]
 80022b4:	43db      	mvns	r3, r3
 80022b6:	693a      	ldr	r2, [r7, #16]
 80022b8:	4013      	ands	r3, r2
 80022ba:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80022bc:	683b      	ldr	r3, [r7, #0]
 80022be:	685b      	ldr	r3, [r3, #4]
 80022c0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80022c4:	2b00      	cmp	r3, #0
 80022c6:	d003      	beq.n	80022d0 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 80022c8:	693a      	ldr	r2, [r7, #16]
 80022ca:	68fb      	ldr	r3, [r7, #12]
 80022cc:	4313      	orrs	r3, r2
 80022ce:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80022d0:	4a1b      	ldr	r2, [pc, #108]	; (8002340 <HAL_GPIO_Init+0x300>)
 80022d2:	693b      	ldr	r3, [r7, #16]
 80022d4:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 80022d6:	4b1a      	ldr	r3, [pc, #104]	; (8002340 <HAL_GPIO_Init+0x300>)
 80022d8:	681b      	ldr	r3, [r3, #0]
 80022da:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80022dc:	68fb      	ldr	r3, [r7, #12]
 80022de:	43db      	mvns	r3, r3
 80022e0:	693a      	ldr	r2, [r7, #16]
 80022e2:	4013      	ands	r3, r2
 80022e4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80022e6:	683b      	ldr	r3, [r7, #0]
 80022e8:	685b      	ldr	r3, [r3, #4]
 80022ea:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80022ee:	2b00      	cmp	r3, #0
 80022f0:	d003      	beq.n	80022fa <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 80022f2:	693a      	ldr	r2, [r7, #16]
 80022f4:	68fb      	ldr	r3, [r7, #12]
 80022f6:	4313      	orrs	r3, r2
 80022f8:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80022fa:	4a11      	ldr	r2, [pc, #68]	; (8002340 <HAL_GPIO_Init+0x300>)
 80022fc:	693b      	ldr	r3, [r7, #16]
 80022fe:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8002300:	697b      	ldr	r3, [r7, #20]
 8002302:	3301      	adds	r3, #1
 8002304:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8002306:	683b      	ldr	r3, [r7, #0]
 8002308:	681a      	ldr	r2, [r3, #0]
 800230a:	697b      	ldr	r3, [r7, #20]
 800230c:	fa22 f303 	lsr.w	r3, r2, r3
 8002310:	2b00      	cmp	r3, #0
 8002312:	f47f ae9d 	bne.w	8002050 <HAL_GPIO_Init+0x10>
  }
}
 8002316:	bf00      	nop
 8002318:	bf00      	nop
 800231a:	371c      	adds	r7, #28
 800231c:	46bd      	mov	sp, r7
 800231e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002322:	4770      	bx	lr
 8002324:	40021000 	.word	0x40021000
 8002328:	40010000 	.word	0x40010000
 800232c:	48000400 	.word	0x48000400
 8002330:	48000800 	.word	0x48000800
 8002334:	48000c00 	.word	0x48000c00
 8002338:	48001000 	.word	0x48001000
 800233c:	48001400 	.word	0x48001400
 8002340:	40010400 	.word	0x40010400

08002344 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002344:	b480      	push	{r7}
 8002346:	b085      	sub	sp, #20
 8002348:	af00      	add	r7, sp, #0
 800234a:	6078      	str	r0, [r7, #4]
 800234c:	460b      	mov	r3, r1
 800234e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	691a      	ldr	r2, [r3, #16]
 8002354:	887b      	ldrh	r3, [r7, #2]
 8002356:	4013      	ands	r3, r2
 8002358:	2b00      	cmp	r3, #0
 800235a:	d002      	beq.n	8002362 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800235c:	2301      	movs	r3, #1
 800235e:	73fb      	strb	r3, [r7, #15]
 8002360:	e001      	b.n	8002366 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002362:	2300      	movs	r3, #0
 8002364:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002366:	7bfb      	ldrb	r3, [r7, #15]
}
 8002368:	4618      	mov	r0, r3
 800236a:	3714      	adds	r7, #20
 800236c:	46bd      	mov	sp, r7
 800236e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002372:	4770      	bx	lr

08002374 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002374:	b480      	push	{r7}
 8002376:	b083      	sub	sp, #12
 8002378:	af00      	add	r7, sp, #0
 800237a:	6078      	str	r0, [r7, #4]
 800237c:	460b      	mov	r3, r1
 800237e:	807b      	strh	r3, [r7, #2]
 8002380:	4613      	mov	r3, r2
 8002382:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002384:	787b      	ldrb	r3, [r7, #1]
 8002386:	2b00      	cmp	r3, #0
 8002388:	d003      	beq.n	8002392 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800238a:	887a      	ldrh	r2, [r7, #2]
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002390:	e002      	b.n	8002398 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002392:	887a      	ldrh	r2, [r7, #2]
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	629a      	str	r2, [r3, #40]	; 0x28
}
 8002398:	bf00      	nop
 800239a:	370c      	adds	r7, #12
 800239c:	46bd      	mov	sp, r7
 800239e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023a2:	4770      	bx	lr

080023a4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80023a4:	b580      	push	{r7, lr}
 80023a6:	b082      	sub	sp, #8
 80023a8:	af00      	add	r7, sp, #0
 80023aa:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	2b00      	cmp	r3, #0
 80023b0:	d101      	bne.n	80023b6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80023b2:	2301      	movs	r3, #1
 80023b4:	e081      	b.n	80024ba <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80023bc:	b2db      	uxtb	r3, r3
 80023be:	2b00      	cmp	r3, #0
 80023c0:	d106      	bne.n	80023d0 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	2200      	movs	r2, #0
 80023c6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80023ca:	6878      	ldr	r0, [r7, #4]
 80023cc:	f7fe fe20 	bl	8001010 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	2224      	movs	r2, #36	; 0x24
 80023d4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	681b      	ldr	r3, [r3, #0]
 80023dc:	681a      	ldr	r2, [r3, #0]
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	681b      	ldr	r3, [r3, #0]
 80023e2:	f022 0201 	bic.w	r2, r2, #1
 80023e6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	685a      	ldr	r2, [r3, #4]
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	681b      	ldr	r3, [r3, #0]
 80023f0:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80023f4:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	681b      	ldr	r3, [r3, #0]
 80023fa:	689a      	ldr	r2, [r3, #8]
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	681b      	ldr	r3, [r3, #0]
 8002400:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002404:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	68db      	ldr	r3, [r3, #12]
 800240a:	2b01      	cmp	r3, #1
 800240c:	d107      	bne.n	800241e <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	689a      	ldr	r2, [r3, #8]
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	681b      	ldr	r3, [r3, #0]
 8002416:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800241a:	609a      	str	r2, [r3, #8]
 800241c:	e006      	b.n	800242c <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	689a      	ldr	r2, [r3, #8]
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	681b      	ldr	r3, [r3, #0]
 8002426:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 800242a:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	68db      	ldr	r3, [r3, #12]
 8002430:	2b02      	cmp	r3, #2
 8002432:	d104      	bne.n	800243e <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	681b      	ldr	r3, [r3, #0]
 8002438:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800243c:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	681b      	ldr	r3, [r3, #0]
 8002442:	685b      	ldr	r3, [r3, #4]
 8002444:	687a      	ldr	r2, [r7, #4]
 8002446:	6812      	ldr	r2, [r2, #0]
 8002448:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800244c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002450:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	681b      	ldr	r3, [r3, #0]
 8002456:	68da      	ldr	r2, [r3, #12]
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	681b      	ldr	r3, [r3, #0]
 800245c:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002460:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	691a      	ldr	r2, [r3, #16]
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	695b      	ldr	r3, [r3, #20]
 800246a:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	699b      	ldr	r3, [r3, #24]
 8002472:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	681b      	ldr	r3, [r3, #0]
 8002478:	430a      	orrs	r2, r1
 800247a:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	69d9      	ldr	r1, [r3, #28]
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	6a1a      	ldr	r2, [r3, #32]
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	681b      	ldr	r3, [r3, #0]
 8002488:	430a      	orrs	r2, r1
 800248a:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	681b      	ldr	r3, [r3, #0]
 8002490:	681a      	ldr	r2, [r3, #0]
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	681b      	ldr	r3, [r3, #0]
 8002496:	f042 0201 	orr.w	r2, r2, #1
 800249a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	2200      	movs	r2, #0
 80024a0:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	2220      	movs	r2, #32
 80024a6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	2200      	movs	r2, #0
 80024ae:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	2200      	movs	r2, #0
 80024b4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 80024b8:	2300      	movs	r3, #0
}
 80024ba:	4618      	mov	r0, r3
 80024bc:	3708      	adds	r7, #8
 80024be:	46bd      	mov	sp, r7
 80024c0:	bd80      	pop	{r7, pc}
	...

080024c4 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80024c4:	b580      	push	{r7, lr}
 80024c6:	b088      	sub	sp, #32
 80024c8:	af02      	add	r7, sp, #8
 80024ca:	60f8      	str	r0, [r7, #12]
 80024cc:	4608      	mov	r0, r1
 80024ce:	4611      	mov	r1, r2
 80024d0:	461a      	mov	r2, r3
 80024d2:	4603      	mov	r3, r0
 80024d4:	817b      	strh	r3, [r7, #10]
 80024d6:	460b      	mov	r3, r1
 80024d8:	813b      	strh	r3, [r7, #8]
 80024da:	4613      	mov	r3, r2
 80024dc:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80024de:	68fb      	ldr	r3, [r7, #12]
 80024e0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80024e4:	b2db      	uxtb	r3, r3
 80024e6:	2b20      	cmp	r3, #32
 80024e8:	f040 80f9 	bne.w	80026de <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 80024ec:	6a3b      	ldr	r3, [r7, #32]
 80024ee:	2b00      	cmp	r3, #0
 80024f0:	d002      	beq.n	80024f8 <HAL_I2C_Mem_Write+0x34>
 80024f2:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80024f4:	2b00      	cmp	r3, #0
 80024f6:	d105      	bne.n	8002504 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80024f8:	68fb      	ldr	r3, [r7, #12]
 80024fa:	f44f 7200 	mov.w	r2, #512	; 0x200
 80024fe:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8002500:	2301      	movs	r3, #1
 8002502:	e0ed      	b.n	80026e0 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002504:	68fb      	ldr	r3, [r7, #12]
 8002506:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800250a:	2b01      	cmp	r3, #1
 800250c:	d101      	bne.n	8002512 <HAL_I2C_Mem_Write+0x4e>
 800250e:	2302      	movs	r3, #2
 8002510:	e0e6      	b.n	80026e0 <HAL_I2C_Mem_Write+0x21c>
 8002512:	68fb      	ldr	r3, [r7, #12]
 8002514:	2201      	movs	r2, #1
 8002516:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800251a:	f7ff fc7f 	bl	8001e1c <HAL_GetTick>
 800251e:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8002520:	697b      	ldr	r3, [r7, #20]
 8002522:	9300      	str	r3, [sp, #0]
 8002524:	2319      	movs	r3, #25
 8002526:	2201      	movs	r2, #1
 8002528:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800252c:	68f8      	ldr	r0, [r7, #12]
 800252e:	f000 f955 	bl	80027dc <I2C_WaitOnFlagUntilTimeout>
 8002532:	4603      	mov	r3, r0
 8002534:	2b00      	cmp	r3, #0
 8002536:	d001      	beq.n	800253c <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8002538:	2301      	movs	r3, #1
 800253a:	e0d1      	b.n	80026e0 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800253c:	68fb      	ldr	r3, [r7, #12]
 800253e:	2221      	movs	r2, #33	; 0x21
 8002540:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002544:	68fb      	ldr	r3, [r7, #12]
 8002546:	2240      	movs	r2, #64	; 0x40
 8002548:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800254c:	68fb      	ldr	r3, [r7, #12]
 800254e:	2200      	movs	r2, #0
 8002550:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8002552:	68fb      	ldr	r3, [r7, #12]
 8002554:	6a3a      	ldr	r2, [r7, #32]
 8002556:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8002558:	68fb      	ldr	r3, [r7, #12]
 800255a:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800255c:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 800255e:	68fb      	ldr	r3, [r7, #12]
 8002560:	2200      	movs	r2, #0
 8002562:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002564:	88f8      	ldrh	r0, [r7, #6]
 8002566:	893a      	ldrh	r2, [r7, #8]
 8002568:	8979      	ldrh	r1, [r7, #10]
 800256a:	697b      	ldr	r3, [r7, #20]
 800256c:	9301      	str	r3, [sp, #4]
 800256e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002570:	9300      	str	r3, [sp, #0]
 8002572:	4603      	mov	r3, r0
 8002574:	68f8      	ldr	r0, [r7, #12]
 8002576:	f000 f8b9 	bl	80026ec <I2C_RequestMemoryWrite>
 800257a:	4603      	mov	r3, r0
 800257c:	2b00      	cmp	r3, #0
 800257e:	d005      	beq.n	800258c <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002580:	68fb      	ldr	r3, [r7, #12]
 8002582:	2200      	movs	r2, #0
 8002584:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8002588:	2301      	movs	r3, #1
 800258a:	e0a9      	b.n	80026e0 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800258c:	68fb      	ldr	r3, [r7, #12]
 800258e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002590:	b29b      	uxth	r3, r3
 8002592:	2bff      	cmp	r3, #255	; 0xff
 8002594:	d90e      	bls.n	80025b4 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8002596:	68fb      	ldr	r3, [r7, #12]
 8002598:	22ff      	movs	r2, #255	; 0xff
 800259a:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 800259c:	68fb      	ldr	r3, [r7, #12]
 800259e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80025a0:	b2da      	uxtb	r2, r3
 80025a2:	8979      	ldrh	r1, [r7, #10]
 80025a4:	2300      	movs	r3, #0
 80025a6:	9300      	str	r3, [sp, #0]
 80025a8:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80025ac:	68f8      	ldr	r0, [r7, #12]
 80025ae:	f000 fabd 	bl	8002b2c <I2C_TransferConfig>
 80025b2:	e00f      	b.n	80025d4 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80025b4:	68fb      	ldr	r3, [r7, #12]
 80025b6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80025b8:	b29a      	uxth	r2, r3
 80025ba:	68fb      	ldr	r3, [r7, #12]
 80025bc:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 80025be:	68fb      	ldr	r3, [r7, #12]
 80025c0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80025c2:	b2da      	uxtb	r2, r3
 80025c4:	8979      	ldrh	r1, [r7, #10]
 80025c6:	2300      	movs	r3, #0
 80025c8:	9300      	str	r3, [sp, #0]
 80025ca:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80025ce:	68f8      	ldr	r0, [r7, #12]
 80025d0:	f000 faac 	bl	8002b2c <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80025d4:	697a      	ldr	r2, [r7, #20]
 80025d6:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80025d8:	68f8      	ldr	r0, [r7, #12]
 80025da:	f000 f93f 	bl	800285c <I2C_WaitOnTXISFlagUntilTimeout>
 80025de:	4603      	mov	r3, r0
 80025e0:	2b00      	cmp	r3, #0
 80025e2:	d001      	beq.n	80025e8 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 80025e4:	2301      	movs	r3, #1
 80025e6:	e07b      	b.n	80026e0 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80025e8:	68fb      	ldr	r3, [r7, #12]
 80025ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80025ec:	781a      	ldrb	r2, [r3, #0]
 80025ee:	68fb      	ldr	r3, [r7, #12]
 80025f0:	681b      	ldr	r3, [r3, #0]
 80025f2:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80025f4:	68fb      	ldr	r3, [r7, #12]
 80025f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80025f8:	1c5a      	adds	r2, r3, #1
 80025fa:	68fb      	ldr	r3, [r7, #12]
 80025fc:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 80025fe:	68fb      	ldr	r3, [r7, #12]
 8002600:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002602:	b29b      	uxth	r3, r3
 8002604:	3b01      	subs	r3, #1
 8002606:	b29a      	uxth	r2, r3
 8002608:	68fb      	ldr	r3, [r7, #12]
 800260a:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 800260c:	68fb      	ldr	r3, [r7, #12]
 800260e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002610:	3b01      	subs	r3, #1
 8002612:	b29a      	uxth	r2, r3
 8002614:	68fb      	ldr	r3, [r7, #12]
 8002616:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002618:	68fb      	ldr	r3, [r7, #12]
 800261a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800261c:	b29b      	uxth	r3, r3
 800261e:	2b00      	cmp	r3, #0
 8002620:	d034      	beq.n	800268c <HAL_I2C_Mem_Write+0x1c8>
 8002622:	68fb      	ldr	r3, [r7, #12]
 8002624:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002626:	2b00      	cmp	r3, #0
 8002628:	d130      	bne.n	800268c <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800262a:	697b      	ldr	r3, [r7, #20]
 800262c:	9300      	str	r3, [sp, #0]
 800262e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002630:	2200      	movs	r2, #0
 8002632:	2180      	movs	r1, #128	; 0x80
 8002634:	68f8      	ldr	r0, [r7, #12]
 8002636:	f000 f8d1 	bl	80027dc <I2C_WaitOnFlagUntilTimeout>
 800263a:	4603      	mov	r3, r0
 800263c:	2b00      	cmp	r3, #0
 800263e:	d001      	beq.n	8002644 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8002640:	2301      	movs	r3, #1
 8002642:	e04d      	b.n	80026e0 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002644:	68fb      	ldr	r3, [r7, #12]
 8002646:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002648:	b29b      	uxth	r3, r3
 800264a:	2bff      	cmp	r3, #255	; 0xff
 800264c:	d90e      	bls.n	800266c <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800264e:	68fb      	ldr	r3, [r7, #12]
 8002650:	22ff      	movs	r2, #255	; 0xff
 8002652:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8002654:	68fb      	ldr	r3, [r7, #12]
 8002656:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002658:	b2da      	uxtb	r2, r3
 800265a:	8979      	ldrh	r1, [r7, #10]
 800265c:	2300      	movs	r3, #0
 800265e:	9300      	str	r3, [sp, #0]
 8002660:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002664:	68f8      	ldr	r0, [r7, #12]
 8002666:	f000 fa61 	bl	8002b2c <I2C_TransferConfig>
 800266a:	e00f      	b.n	800268c <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800266c:	68fb      	ldr	r3, [r7, #12]
 800266e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002670:	b29a      	uxth	r2, r3
 8002672:	68fb      	ldr	r3, [r7, #12]
 8002674:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002676:	68fb      	ldr	r3, [r7, #12]
 8002678:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800267a:	b2da      	uxtb	r2, r3
 800267c:	8979      	ldrh	r1, [r7, #10]
 800267e:	2300      	movs	r3, #0
 8002680:	9300      	str	r3, [sp, #0]
 8002682:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002686:	68f8      	ldr	r0, [r7, #12]
 8002688:	f000 fa50 	bl	8002b2c <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 800268c:	68fb      	ldr	r3, [r7, #12]
 800268e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002690:	b29b      	uxth	r3, r3
 8002692:	2b00      	cmp	r3, #0
 8002694:	d19e      	bne.n	80025d4 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002696:	697a      	ldr	r2, [r7, #20]
 8002698:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800269a:	68f8      	ldr	r0, [r7, #12]
 800269c:	f000 f91e 	bl	80028dc <I2C_WaitOnSTOPFlagUntilTimeout>
 80026a0:	4603      	mov	r3, r0
 80026a2:	2b00      	cmp	r3, #0
 80026a4:	d001      	beq.n	80026aa <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 80026a6:	2301      	movs	r3, #1
 80026a8:	e01a      	b.n	80026e0 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80026aa:	68fb      	ldr	r3, [r7, #12]
 80026ac:	681b      	ldr	r3, [r3, #0]
 80026ae:	2220      	movs	r2, #32
 80026b0:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80026b2:	68fb      	ldr	r3, [r7, #12]
 80026b4:	681b      	ldr	r3, [r3, #0]
 80026b6:	6859      	ldr	r1, [r3, #4]
 80026b8:	68fb      	ldr	r3, [r7, #12]
 80026ba:	681a      	ldr	r2, [r3, #0]
 80026bc:	4b0a      	ldr	r3, [pc, #40]	; (80026e8 <HAL_I2C_Mem_Write+0x224>)
 80026be:	400b      	ands	r3, r1
 80026c0:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80026c2:	68fb      	ldr	r3, [r7, #12]
 80026c4:	2220      	movs	r2, #32
 80026c6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80026ca:	68fb      	ldr	r3, [r7, #12]
 80026cc:	2200      	movs	r2, #0
 80026ce:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80026d2:	68fb      	ldr	r3, [r7, #12]
 80026d4:	2200      	movs	r2, #0
 80026d6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80026da:	2300      	movs	r3, #0
 80026dc:	e000      	b.n	80026e0 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 80026de:	2302      	movs	r3, #2
  }
}
 80026e0:	4618      	mov	r0, r3
 80026e2:	3718      	adds	r7, #24
 80026e4:	46bd      	mov	sp, r7
 80026e6:	bd80      	pop	{r7, pc}
 80026e8:	fe00e800 	.word	0xfe00e800

080026ec <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 80026ec:	b580      	push	{r7, lr}
 80026ee:	b086      	sub	sp, #24
 80026f0:	af02      	add	r7, sp, #8
 80026f2:	60f8      	str	r0, [r7, #12]
 80026f4:	4608      	mov	r0, r1
 80026f6:	4611      	mov	r1, r2
 80026f8:	461a      	mov	r2, r3
 80026fa:	4603      	mov	r3, r0
 80026fc:	817b      	strh	r3, [r7, #10]
 80026fe:	460b      	mov	r3, r1
 8002700:	813b      	strh	r3, [r7, #8]
 8002702:	4613      	mov	r3, r2
 8002704:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8002706:	88fb      	ldrh	r3, [r7, #6]
 8002708:	b2da      	uxtb	r2, r3
 800270a:	8979      	ldrh	r1, [r7, #10]
 800270c:	4b20      	ldr	r3, [pc, #128]	; (8002790 <I2C_RequestMemoryWrite+0xa4>)
 800270e:	9300      	str	r3, [sp, #0]
 8002710:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002714:	68f8      	ldr	r0, [r7, #12]
 8002716:	f000 fa09 	bl	8002b2c <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800271a:	69fa      	ldr	r2, [r7, #28]
 800271c:	69b9      	ldr	r1, [r7, #24]
 800271e:	68f8      	ldr	r0, [r7, #12]
 8002720:	f000 f89c 	bl	800285c <I2C_WaitOnTXISFlagUntilTimeout>
 8002724:	4603      	mov	r3, r0
 8002726:	2b00      	cmp	r3, #0
 8002728:	d001      	beq.n	800272e <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 800272a:	2301      	movs	r3, #1
 800272c:	e02c      	b.n	8002788 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800272e:	88fb      	ldrh	r3, [r7, #6]
 8002730:	2b01      	cmp	r3, #1
 8002732:	d105      	bne.n	8002740 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8002734:	893b      	ldrh	r3, [r7, #8]
 8002736:	b2da      	uxtb	r2, r3
 8002738:	68fb      	ldr	r3, [r7, #12]
 800273a:	681b      	ldr	r3, [r3, #0]
 800273c:	629a      	str	r2, [r3, #40]	; 0x28
 800273e:	e015      	b.n	800276c <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8002740:	893b      	ldrh	r3, [r7, #8]
 8002742:	0a1b      	lsrs	r3, r3, #8
 8002744:	b29b      	uxth	r3, r3
 8002746:	b2da      	uxtb	r2, r3
 8002748:	68fb      	ldr	r3, [r7, #12]
 800274a:	681b      	ldr	r3, [r3, #0]
 800274c:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800274e:	69fa      	ldr	r2, [r7, #28]
 8002750:	69b9      	ldr	r1, [r7, #24]
 8002752:	68f8      	ldr	r0, [r7, #12]
 8002754:	f000 f882 	bl	800285c <I2C_WaitOnTXISFlagUntilTimeout>
 8002758:	4603      	mov	r3, r0
 800275a:	2b00      	cmp	r3, #0
 800275c:	d001      	beq.n	8002762 <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 800275e:	2301      	movs	r3, #1
 8002760:	e012      	b.n	8002788 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8002762:	893b      	ldrh	r3, [r7, #8]
 8002764:	b2da      	uxtb	r2, r3
 8002766:	68fb      	ldr	r3, [r7, #12]
 8002768:	681b      	ldr	r3, [r3, #0]
 800276a:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 800276c:	69fb      	ldr	r3, [r7, #28]
 800276e:	9300      	str	r3, [sp, #0]
 8002770:	69bb      	ldr	r3, [r7, #24]
 8002772:	2200      	movs	r2, #0
 8002774:	2180      	movs	r1, #128	; 0x80
 8002776:	68f8      	ldr	r0, [r7, #12]
 8002778:	f000 f830 	bl	80027dc <I2C_WaitOnFlagUntilTimeout>
 800277c:	4603      	mov	r3, r0
 800277e:	2b00      	cmp	r3, #0
 8002780:	d001      	beq.n	8002786 <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 8002782:	2301      	movs	r3, #1
 8002784:	e000      	b.n	8002788 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 8002786:	2300      	movs	r3, #0
}
 8002788:	4618      	mov	r0, r3
 800278a:	3710      	adds	r7, #16
 800278c:	46bd      	mov	sp, r7
 800278e:	bd80      	pop	{r7, pc}
 8002790:	80002000 	.word	0x80002000

08002794 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8002794:	b480      	push	{r7}
 8002796:	b083      	sub	sp, #12
 8002798:	af00      	add	r7, sp, #0
 800279a:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	681b      	ldr	r3, [r3, #0]
 80027a0:	699b      	ldr	r3, [r3, #24]
 80027a2:	f003 0302 	and.w	r3, r3, #2
 80027a6:	2b02      	cmp	r3, #2
 80027a8:	d103      	bne.n	80027b2 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	681b      	ldr	r3, [r3, #0]
 80027ae:	2200      	movs	r2, #0
 80027b0:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	681b      	ldr	r3, [r3, #0]
 80027b6:	699b      	ldr	r3, [r3, #24]
 80027b8:	f003 0301 	and.w	r3, r3, #1
 80027bc:	2b01      	cmp	r3, #1
 80027be:	d007      	beq.n	80027d0 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	699a      	ldr	r2, [r3, #24]
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	681b      	ldr	r3, [r3, #0]
 80027ca:	f042 0201 	orr.w	r2, r2, #1
 80027ce:	619a      	str	r2, [r3, #24]
  }
}
 80027d0:	bf00      	nop
 80027d2:	370c      	adds	r7, #12
 80027d4:	46bd      	mov	sp, r7
 80027d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027da:	4770      	bx	lr

080027dc <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 80027dc:	b580      	push	{r7, lr}
 80027de:	b084      	sub	sp, #16
 80027e0:	af00      	add	r7, sp, #0
 80027e2:	60f8      	str	r0, [r7, #12]
 80027e4:	60b9      	str	r1, [r7, #8]
 80027e6:	603b      	str	r3, [r7, #0]
 80027e8:	4613      	mov	r3, r2
 80027ea:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80027ec:	e022      	b.n	8002834 <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80027ee:	683b      	ldr	r3, [r7, #0]
 80027f0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80027f4:	d01e      	beq.n	8002834 <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80027f6:	f7ff fb11 	bl	8001e1c <HAL_GetTick>
 80027fa:	4602      	mov	r2, r0
 80027fc:	69bb      	ldr	r3, [r7, #24]
 80027fe:	1ad3      	subs	r3, r2, r3
 8002800:	683a      	ldr	r2, [r7, #0]
 8002802:	429a      	cmp	r2, r3
 8002804:	d302      	bcc.n	800280c <I2C_WaitOnFlagUntilTimeout+0x30>
 8002806:	683b      	ldr	r3, [r7, #0]
 8002808:	2b00      	cmp	r3, #0
 800280a:	d113      	bne.n	8002834 <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800280c:	68fb      	ldr	r3, [r7, #12]
 800280e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002810:	f043 0220 	orr.w	r2, r3, #32
 8002814:	68fb      	ldr	r3, [r7, #12]
 8002816:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8002818:	68fb      	ldr	r3, [r7, #12]
 800281a:	2220      	movs	r2, #32
 800281c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002820:	68fb      	ldr	r3, [r7, #12]
 8002822:	2200      	movs	r2, #0
 8002824:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002828:	68fb      	ldr	r3, [r7, #12]
 800282a:	2200      	movs	r2, #0
 800282c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 8002830:	2301      	movs	r3, #1
 8002832:	e00f      	b.n	8002854 <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002834:	68fb      	ldr	r3, [r7, #12]
 8002836:	681b      	ldr	r3, [r3, #0]
 8002838:	699a      	ldr	r2, [r3, #24]
 800283a:	68bb      	ldr	r3, [r7, #8]
 800283c:	4013      	ands	r3, r2
 800283e:	68ba      	ldr	r2, [r7, #8]
 8002840:	429a      	cmp	r2, r3
 8002842:	bf0c      	ite	eq
 8002844:	2301      	moveq	r3, #1
 8002846:	2300      	movne	r3, #0
 8002848:	b2db      	uxtb	r3, r3
 800284a:	461a      	mov	r2, r3
 800284c:	79fb      	ldrb	r3, [r7, #7]
 800284e:	429a      	cmp	r2, r3
 8002850:	d0cd      	beq.n	80027ee <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8002852:	2300      	movs	r3, #0
}
 8002854:	4618      	mov	r0, r3
 8002856:	3710      	adds	r7, #16
 8002858:	46bd      	mov	sp, r7
 800285a:	bd80      	pop	{r7, pc}

0800285c <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800285c:	b580      	push	{r7, lr}
 800285e:	b084      	sub	sp, #16
 8002860:	af00      	add	r7, sp, #0
 8002862:	60f8      	str	r0, [r7, #12]
 8002864:	60b9      	str	r1, [r7, #8]
 8002866:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8002868:	e02c      	b.n	80028c4 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800286a:	687a      	ldr	r2, [r7, #4]
 800286c:	68b9      	ldr	r1, [r7, #8]
 800286e:	68f8      	ldr	r0, [r7, #12]
 8002870:	f000 f870 	bl	8002954 <I2C_IsErrorOccurred>
 8002874:	4603      	mov	r3, r0
 8002876:	2b00      	cmp	r3, #0
 8002878:	d001      	beq.n	800287e <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800287a:	2301      	movs	r3, #1
 800287c:	e02a      	b.n	80028d4 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800287e:	68bb      	ldr	r3, [r7, #8]
 8002880:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002884:	d01e      	beq.n	80028c4 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002886:	f7ff fac9 	bl	8001e1c <HAL_GetTick>
 800288a:	4602      	mov	r2, r0
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	1ad3      	subs	r3, r2, r3
 8002890:	68ba      	ldr	r2, [r7, #8]
 8002892:	429a      	cmp	r2, r3
 8002894:	d302      	bcc.n	800289c <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8002896:	68bb      	ldr	r3, [r7, #8]
 8002898:	2b00      	cmp	r3, #0
 800289a:	d113      	bne.n	80028c4 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800289c:	68fb      	ldr	r3, [r7, #12]
 800289e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80028a0:	f043 0220 	orr.w	r2, r3, #32
 80028a4:	68fb      	ldr	r3, [r7, #12]
 80028a6:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80028a8:	68fb      	ldr	r3, [r7, #12]
 80028aa:	2220      	movs	r2, #32
 80028ac:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80028b0:	68fb      	ldr	r3, [r7, #12]
 80028b2:	2200      	movs	r2, #0
 80028b4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80028b8:	68fb      	ldr	r3, [r7, #12]
 80028ba:	2200      	movs	r2, #0
 80028bc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 80028c0:	2301      	movs	r3, #1
 80028c2:	e007      	b.n	80028d4 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80028c4:	68fb      	ldr	r3, [r7, #12]
 80028c6:	681b      	ldr	r3, [r3, #0]
 80028c8:	699b      	ldr	r3, [r3, #24]
 80028ca:	f003 0302 	and.w	r3, r3, #2
 80028ce:	2b02      	cmp	r3, #2
 80028d0:	d1cb      	bne.n	800286a <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80028d2:	2300      	movs	r3, #0
}
 80028d4:	4618      	mov	r0, r3
 80028d6:	3710      	adds	r7, #16
 80028d8:	46bd      	mov	sp, r7
 80028da:	bd80      	pop	{r7, pc}

080028dc <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80028dc:	b580      	push	{r7, lr}
 80028de:	b084      	sub	sp, #16
 80028e0:	af00      	add	r7, sp, #0
 80028e2:	60f8      	str	r0, [r7, #12]
 80028e4:	60b9      	str	r1, [r7, #8]
 80028e6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80028e8:	e028      	b.n	800293c <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80028ea:	687a      	ldr	r2, [r7, #4]
 80028ec:	68b9      	ldr	r1, [r7, #8]
 80028ee:	68f8      	ldr	r0, [r7, #12]
 80028f0:	f000 f830 	bl	8002954 <I2C_IsErrorOccurred>
 80028f4:	4603      	mov	r3, r0
 80028f6:	2b00      	cmp	r3, #0
 80028f8:	d001      	beq.n	80028fe <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80028fa:	2301      	movs	r3, #1
 80028fc:	e026      	b.n	800294c <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80028fe:	f7ff fa8d 	bl	8001e1c <HAL_GetTick>
 8002902:	4602      	mov	r2, r0
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	1ad3      	subs	r3, r2, r3
 8002908:	68ba      	ldr	r2, [r7, #8]
 800290a:	429a      	cmp	r2, r3
 800290c:	d302      	bcc.n	8002914 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 800290e:	68bb      	ldr	r3, [r7, #8]
 8002910:	2b00      	cmp	r3, #0
 8002912:	d113      	bne.n	800293c <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002914:	68fb      	ldr	r3, [r7, #12]
 8002916:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002918:	f043 0220 	orr.w	r2, r3, #32
 800291c:	68fb      	ldr	r3, [r7, #12]
 800291e:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8002920:	68fb      	ldr	r3, [r7, #12]
 8002922:	2220      	movs	r2, #32
 8002924:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8002928:	68fb      	ldr	r3, [r7, #12]
 800292a:	2200      	movs	r2, #0
 800292c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002930:	68fb      	ldr	r3, [r7, #12]
 8002932:	2200      	movs	r2, #0
 8002934:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8002938:	2301      	movs	r3, #1
 800293a:	e007      	b.n	800294c <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800293c:	68fb      	ldr	r3, [r7, #12]
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	699b      	ldr	r3, [r3, #24]
 8002942:	f003 0320 	and.w	r3, r3, #32
 8002946:	2b20      	cmp	r3, #32
 8002948:	d1cf      	bne.n	80028ea <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 800294a:	2300      	movs	r3, #0
}
 800294c:	4618      	mov	r0, r3
 800294e:	3710      	adds	r7, #16
 8002950:	46bd      	mov	sp, r7
 8002952:	bd80      	pop	{r7, pc}

08002954 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002954:	b580      	push	{r7, lr}
 8002956:	b08a      	sub	sp, #40	; 0x28
 8002958:	af00      	add	r7, sp, #0
 800295a:	60f8      	str	r0, [r7, #12]
 800295c:	60b9      	str	r1, [r7, #8]
 800295e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002960:	2300      	movs	r3, #0
 8002962:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8002966:	68fb      	ldr	r3, [r7, #12]
 8002968:	681b      	ldr	r3, [r3, #0]
 800296a:	699b      	ldr	r3, [r3, #24]
 800296c:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 800296e:	2300      	movs	r3, #0
 8002970:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8002976:	69bb      	ldr	r3, [r7, #24]
 8002978:	f003 0310 	and.w	r3, r3, #16
 800297c:	2b00      	cmp	r3, #0
 800297e:	d075      	beq.n	8002a6c <I2C_IsErrorOccurred+0x118>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002980:	68fb      	ldr	r3, [r7, #12]
 8002982:	681b      	ldr	r3, [r3, #0]
 8002984:	2210      	movs	r2, #16
 8002986:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8002988:	e056      	b.n	8002a38 <I2C_IsErrorOccurred+0xe4>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 800298a:	68bb      	ldr	r3, [r7, #8]
 800298c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002990:	d052      	beq.n	8002a38 <I2C_IsErrorOccurred+0xe4>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8002992:	f7ff fa43 	bl	8001e1c <HAL_GetTick>
 8002996:	4602      	mov	r2, r0
 8002998:	69fb      	ldr	r3, [r7, #28]
 800299a:	1ad3      	subs	r3, r2, r3
 800299c:	68ba      	ldr	r2, [r7, #8]
 800299e:	429a      	cmp	r2, r3
 80029a0:	d302      	bcc.n	80029a8 <I2C_IsErrorOccurred+0x54>
 80029a2:	68bb      	ldr	r3, [r7, #8]
 80029a4:	2b00      	cmp	r3, #0
 80029a6:	d147      	bne.n	8002a38 <I2C_IsErrorOccurred+0xe4>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 80029a8:	68fb      	ldr	r3, [r7, #12]
 80029aa:	681b      	ldr	r3, [r3, #0]
 80029ac:	685b      	ldr	r3, [r3, #4]
 80029ae:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80029b2:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 80029b4:	68fb      	ldr	r3, [r7, #12]
 80029b6:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80029ba:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 80029bc:	68fb      	ldr	r3, [r7, #12]
 80029be:	681b      	ldr	r3, [r3, #0]
 80029c0:	699b      	ldr	r3, [r3, #24]
 80029c2:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80029c6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80029ca:	d12e      	bne.n	8002a2a <I2C_IsErrorOccurred+0xd6>
 80029cc:	697b      	ldr	r3, [r7, #20]
 80029ce:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80029d2:	d02a      	beq.n	8002a2a <I2C_IsErrorOccurred+0xd6>
              (tmp1 != I2C_CR2_STOP) && \
 80029d4:	7cfb      	ldrb	r3, [r7, #19]
 80029d6:	2b20      	cmp	r3, #32
 80029d8:	d027      	beq.n	8002a2a <I2C_IsErrorOccurred+0xd6>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 80029da:	68fb      	ldr	r3, [r7, #12]
 80029dc:	681b      	ldr	r3, [r3, #0]
 80029de:	685a      	ldr	r2, [r3, #4]
 80029e0:	68fb      	ldr	r3, [r7, #12]
 80029e2:	681b      	ldr	r3, [r3, #0]
 80029e4:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80029e8:	605a      	str	r2, [r3, #4]
            
            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 80029ea:	f7ff fa17 	bl	8001e1c <HAL_GetTick>
 80029ee:	61f8      	str	r0, [r7, #28]
          }
          
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80029f0:	e01b      	b.n	8002a2a <I2C_IsErrorOccurred+0xd6>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 80029f2:	f7ff fa13 	bl	8001e1c <HAL_GetTick>
 80029f6:	4602      	mov	r2, r0
 80029f8:	69fb      	ldr	r3, [r7, #28]
 80029fa:	1ad3      	subs	r3, r2, r3
 80029fc:	2b19      	cmp	r3, #25
 80029fe:	d914      	bls.n	8002a2a <I2C_IsErrorOccurred+0xd6>
            {
              hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002a00:	68fb      	ldr	r3, [r7, #12]
 8002a02:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002a04:	f043 0220 	orr.w	r2, r3, #32
 8002a08:	68fb      	ldr	r3, [r7, #12]
 8002a0a:	645a      	str	r2, [r3, #68]	; 0x44
              hi2c->State = HAL_I2C_STATE_READY;
 8002a0c:	68fb      	ldr	r3, [r7, #12]
 8002a0e:	2220      	movs	r2, #32
 8002a10:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
              hi2c->Mode = HAL_I2C_MODE_NONE;
 8002a14:	68fb      	ldr	r3, [r7, #12]
 8002a16:	2200      	movs	r2, #0
 8002a18:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
              
              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 8002a1c:	68fb      	ldr	r3, [r7, #12]
 8002a1e:	2200      	movs	r2, #0
 8002a20:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
              
              status = HAL_ERROR;
 8002a24:	2301      	movs	r3, #1
 8002a26:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002a2a:	68fb      	ldr	r3, [r7, #12]
 8002a2c:	681b      	ldr	r3, [r3, #0]
 8002a2e:	699b      	ldr	r3, [r3, #24]
 8002a30:	f003 0320 	and.w	r3, r3, #32
 8002a34:	2b20      	cmp	r3, #32
 8002a36:	d1dc      	bne.n	80029f2 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8002a38:	68fb      	ldr	r3, [r7, #12]
 8002a3a:	681b      	ldr	r3, [r3, #0]
 8002a3c:	699b      	ldr	r3, [r3, #24]
 8002a3e:	f003 0320 	and.w	r3, r3, #32
 8002a42:	2b20      	cmp	r3, #32
 8002a44:	d003      	beq.n	8002a4e <I2C_IsErrorOccurred+0xfa>
 8002a46:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002a4a:	2b00      	cmp	r3, #0
 8002a4c:	d09d      	beq.n	800298a <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8002a4e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002a52:	2b00      	cmp	r3, #0
 8002a54:	d103      	bne.n	8002a5e <I2C_IsErrorOccurred+0x10a>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002a56:	68fb      	ldr	r3, [r7, #12]
 8002a58:	681b      	ldr	r3, [r3, #0]
 8002a5a:	2220      	movs	r2, #32
 8002a5c:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8002a5e:	6a3b      	ldr	r3, [r7, #32]
 8002a60:	f043 0304 	orr.w	r3, r3, #4
 8002a64:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8002a66:	2301      	movs	r3, #1
 8002a68:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8002a6c:	68fb      	ldr	r3, [r7, #12]
 8002a6e:	681b      	ldr	r3, [r3, #0]
 8002a70:	699b      	ldr	r3, [r3, #24]
 8002a72:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8002a74:	69bb      	ldr	r3, [r7, #24]
 8002a76:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002a7a:	2b00      	cmp	r3, #0
 8002a7c:	d00b      	beq.n	8002a96 <I2C_IsErrorOccurred+0x142>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8002a7e:	6a3b      	ldr	r3, [r7, #32]
 8002a80:	f043 0301 	orr.w	r3, r3, #1
 8002a84:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8002a86:	68fb      	ldr	r3, [r7, #12]
 8002a88:	681b      	ldr	r3, [r3, #0]
 8002a8a:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002a8e:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002a90:	2301      	movs	r3, #1
 8002a92:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8002a96:	69bb      	ldr	r3, [r7, #24]
 8002a98:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002a9c:	2b00      	cmp	r3, #0
 8002a9e:	d00b      	beq.n	8002ab8 <I2C_IsErrorOccurred+0x164>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8002aa0:	6a3b      	ldr	r3, [r7, #32]
 8002aa2:	f043 0308 	orr.w	r3, r3, #8
 8002aa6:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8002aa8:	68fb      	ldr	r3, [r7, #12]
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002ab0:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002ab2:	2301      	movs	r3, #1
 8002ab4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8002ab8:	69bb      	ldr	r3, [r7, #24]
 8002aba:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002abe:	2b00      	cmp	r3, #0
 8002ac0:	d00b      	beq.n	8002ada <I2C_IsErrorOccurred+0x186>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8002ac2:	6a3b      	ldr	r3, [r7, #32]
 8002ac4:	f043 0302 	orr.w	r3, r3, #2
 8002ac8:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8002aca:	68fb      	ldr	r3, [r7, #12]
 8002acc:	681b      	ldr	r3, [r3, #0]
 8002ace:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002ad2:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002ad4:	2301      	movs	r3, #1
 8002ad6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  if (status != HAL_OK)
 8002ada:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002ade:	2b00      	cmp	r3, #0
 8002ae0:	d01c      	beq.n	8002b1c <I2C_IsErrorOccurred+0x1c8>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8002ae2:	68f8      	ldr	r0, [r7, #12]
 8002ae4:	f7ff fe56 	bl	8002794 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002ae8:	68fb      	ldr	r3, [r7, #12]
 8002aea:	681b      	ldr	r3, [r3, #0]
 8002aec:	6859      	ldr	r1, [r3, #4]
 8002aee:	68fb      	ldr	r3, [r7, #12]
 8002af0:	681a      	ldr	r2, [r3, #0]
 8002af2:	4b0d      	ldr	r3, [pc, #52]	; (8002b28 <I2C_IsErrorOccurred+0x1d4>)
 8002af4:	400b      	ands	r3, r1
 8002af6:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8002af8:	68fb      	ldr	r3, [r7, #12]
 8002afa:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002afc:	6a3b      	ldr	r3, [r7, #32]
 8002afe:	431a      	orrs	r2, r3
 8002b00:	68fb      	ldr	r3, [r7, #12]
 8002b02:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8002b04:	68fb      	ldr	r3, [r7, #12]
 8002b06:	2220      	movs	r2, #32
 8002b08:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002b0c:	68fb      	ldr	r3, [r7, #12]
 8002b0e:	2200      	movs	r2, #0
 8002b10:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002b14:	68fb      	ldr	r3, [r7, #12]
 8002b16:	2200      	movs	r2, #0
 8002b18:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  }

  return status;
 8002b1c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8002b20:	4618      	mov	r0, r3
 8002b22:	3728      	adds	r7, #40	; 0x28
 8002b24:	46bd      	mov	sp, r7
 8002b26:	bd80      	pop	{r7, pc}
 8002b28:	fe00e800 	.word	0xfe00e800

08002b2c <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8002b2c:	b480      	push	{r7}
 8002b2e:	b087      	sub	sp, #28
 8002b30:	af00      	add	r7, sp, #0
 8002b32:	60f8      	str	r0, [r7, #12]
 8002b34:	607b      	str	r3, [r7, #4]
 8002b36:	460b      	mov	r3, r1
 8002b38:	817b      	strh	r3, [r7, #10]
 8002b3a:	4613      	mov	r3, r2
 8002b3c:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002b3e:	897b      	ldrh	r3, [r7, #10]
 8002b40:	f3c3 0209 	ubfx	r2, r3, #0, #10
                            (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8002b44:	7a7b      	ldrb	r3, [r7, #9]
 8002b46:	041b      	lsls	r3, r3, #16
 8002b48:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002b4c:	431a      	orrs	r2, r3
                            (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002b52:	6a3b      	ldr	r3, [r7, #32]
 8002b54:	4313      	orrs	r3, r2
 8002b56:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8002b5a:	617b      	str	r3, [r7, #20]
                              (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8002b5c:	68fb      	ldr	r3, [r7, #12]
 8002b5e:	681b      	ldr	r3, [r3, #0]
 8002b60:	685a      	ldr	r2, [r3, #4]
 8002b62:	6a3b      	ldr	r3, [r7, #32]
 8002b64:	0d5b      	lsrs	r3, r3, #21
 8002b66:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 8002b6a:	4b08      	ldr	r3, [pc, #32]	; (8002b8c <I2C_TransferConfig+0x60>)
 8002b6c:	430b      	orrs	r3, r1
 8002b6e:	43db      	mvns	r3, r3
 8002b70:	ea02 0103 	and.w	r1, r2, r3
 8002b74:	68fb      	ldr	r3, [r7, #12]
 8002b76:	681b      	ldr	r3, [r3, #0]
 8002b78:	697a      	ldr	r2, [r7, #20]
 8002b7a:	430a      	orrs	r2, r1
 8002b7c:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
                I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8002b7e:	bf00      	nop
 8002b80:	371c      	adds	r7, #28
 8002b82:	46bd      	mov	sp, r7
 8002b84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b88:	4770      	bx	lr
 8002b8a:	bf00      	nop
 8002b8c:	03ff63ff 	.word	0x03ff63ff

08002b90 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8002b90:	b480      	push	{r7}
 8002b92:	b083      	sub	sp, #12
 8002b94:	af00      	add	r7, sp, #0
 8002b96:	6078      	str	r0, [r7, #4]
 8002b98:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002ba0:	b2db      	uxtb	r3, r3
 8002ba2:	2b20      	cmp	r3, #32
 8002ba4:	d138      	bne.n	8002c18 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002bac:	2b01      	cmp	r3, #1
 8002bae:	d101      	bne.n	8002bb4 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8002bb0:	2302      	movs	r3, #2
 8002bb2:	e032      	b.n	8002c1a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	2201      	movs	r2, #1
 8002bb8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	2224      	movs	r2, #36	; 0x24
 8002bc0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	681b      	ldr	r3, [r3, #0]
 8002bc8:	681a      	ldr	r2, [r3, #0]
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	681b      	ldr	r3, [r3, #0]
 8002bce:	f022 0201 	bic.w	r2, r2, #1
 8002bd2:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	681b      	ldr	r3, [r3, #0]
 8002bd8:	681a      	ldr	r2, [r3, #0]
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	681b      	ldr	r3, [r3, #0]
 8002bde:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8002be2:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	681b      	ldr	r3, [r3, #0]
 8002be8:	6819      	ldr	r1, [r3, #0]
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	683a      	ldr	r2, [r7, #0]
 8002bf0:	430a      	orrs	r2, r1
 8002bf2:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	681b      	ldr	r3, [r3, #0]
 8002bf8:	681a      	ldr	r2, [r3, #0]
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	f042 0201 	orr.w	r2, r2, #1
 8002c02:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	2220      	movs	r2, #32
 8002c08:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	2200      	movs	r2, #0
 8002c10:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8002c14:	2300      	movs	r3, #0
 8002c16:	e000      	b.n	8002c1a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8002c18:	2302      	movs	r3, #2
  }
}
 8002c1a:	4618      	mov	r0, r3
 8002c1c:	370c      	adds	r7, #12
 8002c1e:	46bd      	mov	sp, r7
 8002c20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c24:	4770      	bx	lr

08002c26 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8002c26:	b480      	push	{r7}
 8002c28:	b085      	sub	sp, #20
 8002c2a:	af00      	add	r7, sp, #0
 8002c2c:	6078      	str	r0, [r7, #4]
 8002c2e:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002c36:	b2db      	uxtb	r3, r3
 8002c38:	2b20      	cmp	r3, #32
 8002c3a:	d139      	bne.n	8002cb0 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002c42:	2b01      	cmp	r3, #1
 8002c44:	d101      	bne.n	8002c4a <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8002c46:	2302      	movs	r3, #2
 8002c48:	e033      	b.n	8002cb2 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	2201      	movs	r2, #1
 8002c4e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	2224      	movs	r2, #36	; 0x24
 8002c56:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	681b      	ldr	r3, [r3, #0]
 8002c5e:	681a      	ldr	r2, [r3, #0]
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	f022 0201 	bic.w	r2, r2, #1
 8002c68:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	681b      	ldr	r3, [r3, #0]
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8002c72:	68fb      	ldr	r3, [r7, #12]
 8002c74:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8002c78:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8002c7a:	683b      	ldr	r3, [r7, #0]
 8002c7c:	021b      	lsls	r3, r3, #8
 8002c7e:	68fa      	ldr	r2, [r7, #12]
 8002c80:	4313      	orrs	r3, r2
 8002c82:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	68fa      	ldr	r2, [r7, #12]
 8002c8a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	681b      	ldr	r3, [r3, #0]
 8002c90:	681a      	ldr	r2, [r3, #0]
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	f042 0201 	orr.w	r2, r2, #1
 8002c9a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	2220      	movs	r2, #32
 8002ca0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	2200      	movs	r2, #0
 8002ca8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8002cac:	2300      	movs	r3, #0
 8002cae:	e000      	b.n	8002cb2 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8002cb0:	2302      	movs	r3, #2
  }
}
 8002cb2:	4618      	mov	r0, r3
 8002cb4:	3714      	adds	r7, #20
 8002cb6:	46bd      	mov	sp, r7
 8002cb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cbc:	4770      	bx	lr
	...

08002cc0 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8002cc0:	b480      	push	{r7}
 8002cc2:	b085      	sub	sp, #20
 8002cc4:	af00      	add	r7, sp, #0
 8002cc6:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	2b00      	cmp	r3, #0
 8002ccc:	d141      	bne.n	8002d52 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8002cce:	4b4b      	ldr	r3, [pc, #300]	; (8002dfc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002cd0:	681b      	ldr	r3, [r3, #0]
 8002cd2:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8002cd6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002cda:	d131      	bne.n	8002d40 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002cdc:	4b47      	ldr	r3, [pc, #284]	; (8002dfc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002cde:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002ce2:	4a46      	ldr	r2, [pc, #280]	; (8002dfc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002ce4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002ce8:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002cec:	4b43      	ldr	r3, [pc, #268]	; (8002dfc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002cee:	681b      	ldr	r3, [r3, #0]
 8002cf0:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8002cf4:	4a41      	ldr	r2, [pc, #260]	; (8002dfc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002cf6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002cfa:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8002cfc:	4b40      	ldr	r3, [pc, #256]	; (8002e00 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	2232      	movs	r2, #50	; 0x32
 8002d02:	fb02 f303 	mul.w	r3, r2, r3
 8002d06:	4a3f      	ldr	r2, [pc, #252]	; (8002e04 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8002d08:	fba2 2303 	umull	r2, r3, r2, r3
 8002d0c:	0c9b      	lsrs	r3, r3, #18
 8002d0e:	3301      	adds	r3, #1
 8002d10:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002d12:	e002      	b.n	8002d1a <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8002d14:	68fb      	ldr	r3, [r7, #12]
 8002d16:	3b01      	subs	r3, #1
 8002d18:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002d1a:	4b38      	ldr	r3, [pc, #224]	; (8002dfc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002d1c:	695b      	ldr	r3, [r3, #20]
 8002d1e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002d22:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002d26:	d102      	bne.n	8002d2e <HAL_PWREx_ControlVoltageScaling+0x6e>
 8002d28:	68fb      	ldr	r3, [r7, #12]
 8002d2a:	2b00      	cmp	r3, #0
 8002d2c:	d1f2      	bne.n	8002d14 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002d2e:	4b33      	ldr	r3, [pc, #204]	; (8002dfc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002d30:	695b      	ldr	r3, [r3, #20]
 8002d32:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002d36:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002d3a:	d158      	bne.n	8002dee <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8002d3c:	2303      	movs	r3, #3
 8002d3e:	e057      	b.n	8002df0 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002d40:	4b2e      	ldr	r3, [pc, #184]	; (8002dfc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002d42:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002d46:	4a2d      	ldr	r2, [pc, #180]	; (8002dfc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002d48:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002d4c:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8002d50:	e04d      	b.n	8002dee <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002d58:	d141      	bne.n	8002dde <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8002d5a:	4b28      	ldr	r3, [pc, #160]	; (8002dfc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002d5c:	681b      	ldr	r3, [r3, #0]
 8002d5e:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8002d62:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002d66:	d131      	bne.n	8002dcc <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002d68:	4b24      	ldr	r3, [pc, #144]	; (8002dfc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002d6a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002d6e:	4a23      	ldr	r2, [pc, #140]	; (8002dfc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002d70:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002d74:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002d78:	4b20      	ldr	r3, [pc, #128]	; (8002dfc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002d7a:	681b      	ldr	r3, [r3, #0]
 8002d7c:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8002d80:	4a1e      	ldr	r2, [pc, #120]	; (8002dfc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002d82:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002d86:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8002d88:	4b1d      	ldr	r3, [pc, #116]	; (8002e00 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8002d8a:	681b      	ldr	r3, [r3, #0]
 8002d8c:	2232      	movs	r2, #50	; 0x32
 8002d8e:	fb02 f303 	mul.w	r3, r2, r3
 8002d92:	4a1c      	ldr	r2, [pc, #112]	; (8002e04 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8002d94:	fba2 2303 	umull	r2, r3, r2, r3
 8002d98:	0c9b      	lsrs	r3, r3, #18
 8002d9a:	3301      	adds	r3, #1
 8002d9c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002d9e:	e002      	b.n	8002da6 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8002da0:	68fb      	ldr	r3, [r7, #12]
 8002da2:	3b01      	subs	r3, #1
 8002da4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002da6:	4b15      	ldr	r3, [pc, #84]	; (8002dfc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002da8:	695b      	ldr	r3, [r3, #20]
 8002daa:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002dae:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002db2:	d102      	bne.n	8002dba <HAL_PWREx_ControlVoltageScaling+0xfa>
 8002db4:	68fb      	ldr	r3, [r7, #12]
 8002db6:	2b00      	cmp	r3, #0
 8002db8:	d1f2      	bne.n	8002da0 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002dba:	4b10      	ldr	r3, [pc, #64]	; (8002dfc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002dbc:	695b      	ldr	r3, [r3, #20]
 8002dbe:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002dc2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002dc6:	d112      	bne.n	8002dee <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8002dc8:	2303      	movs	r3, #3
 8002dca:	e011      	b.n	8002df0 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002dcc:	4b0b      	ldr	r3, [pc, #44]	; (8002dfc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002dce:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002dd2:	4a0a      	ldr	r2, [pc, #40]	; (8002dfc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002dd4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002dd8:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8002ddc:	e007      	b.n	8002dee <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8002dde:	4b07      	ldr	r3, [pc, #28]	; (8002dfc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002de0:	681b      	ldr	r3, [r3, #0]
 8002de2:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8002de6:	4a05      	ldr	r2, [pc, #20]	; (8002dfc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002de8:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002dec:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8002dee:	2300      	movs	r3, #0
}
 8002df0:	4618      	mov	r0, r3
 8002df2:	3714      	adds	r7, #20
 8002df4:	46bd      	mov	sp, r7
 8002df6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dfa:	4770      	bx	lr
 8002dfc:	40007000 	.word	0x40007000
 8002e00:	20000004 	.word	0x20000004
 8002e04:	431bde83 	.word	0x431bde83

08002e08 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002e08:	b580      	push	{r7, lr}
 8002e0a:	b088      	sub	sp, #32
 8002e0c:	af00      	add	r7, sp, #0
 8002e0e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	2b00      	cmp	r3, #0
 8002e14:	d101      	bne.n	8002e1a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002e16:	2301      	movs	r3, #1
 8002e18:	e306      	b.n	8003428 <HAL_RCC_OscConfig+0x620>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	681b      	ldr	r3, [r3, #0]
 8002e1e:	f003 0301 	and.w	r3, r3, #1
 8002e22:	2b00      	cmp	r3, #0
 8002e24:	d075      	beq.n	8002f12 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002e26:	4b97      	ldr	r3, [pc, #604]	; (8003084 <HAL_RCC_OscConfig+0x27c>)
 8002e28:	689b      	ldr	r3, [r3, #8]
 8002e2a:	f003 030c 	and.w	r3, r3, #12
 8002e2e:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002e30:	4b94      	ldr	r3, [pc, #592]	; (8003084 <HAL_RCC_OscConfig+0x27c>)
 8002e32:	68db      	ldr	r3, [r3, #12]
 8002e34:	f003 0303 	and.w	r3, r3, #3
 8002e38:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8002e3a:	69bb      	ldr	r3, [r7, #24]
 8002e3c:	2b0c      	cmp	r3, #12
 8002e3e:	d102      	bne.n	8002e46 <HAL_RCC_OscConfig+0x3e>
 8002e40:	697b      	ldr	r3, [r7, #20]
 8002e42:	2b03      	cmp	r3, #3
 8002e44:	d002      	beq.n	8002e4c <HAL_RCC_OscConfig+0x44>
 8002e46:	69bb      	ldr	r3, [r7, #24]
 8002e48:	2b08      	cmp	r3, #8
 8002e4a:	d10b      	bne.n	8002e64 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002e4c:	4b8d      	ldr	r3, [pc, #564]	; (8003084 <HAL_RCC_OscConfig+0x27c>)
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002e54:	2b00      	cmp	r3, #0
 8002e56:	d05b      	beq.n	8002f10 <HAL_RCC_OscConfig+0x108>
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	685b      	ldr	r3, [r3, #4]
 8002e5c:	2b00      	cmp	r3, #0
 8002e5e:	d157      	bne.n	8002f10 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002e60:	2301      	movs	r3, #1
 8002e62:	e2e1      	b.n	8003428 <HAL_RCC_OscConfig+0x620>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	685b      	ldr	r3, [r3, #4]
 8002e68:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002e6c:	d106      	bne.n	8002e7c <HAL_RCC_OscConfig+0x74>
 8002e6e:	4b85      	ldr	r3, [pc, #532]	; (8003084 <HAL_RCC_OscConfig+0x27c>)
 8002e70:	681b      	ldr	r3, [r3, #0]
 8002e72:	4a84      	ldr	r2, [pc, #528]	; (8003084 <HAL_RCC_OscConfig+0x27c>)
 8002e74:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002e78:	6013      	str	r3, [r2, #0]
 8002e7a:	e01d      	b.n	8002eb8 <HAL_RCC_OscConfig+0xb0>
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	685b      	ldr	r3, [r3, #4]
 8002e80:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002e84:	d10c      	bne.n	8002ea0 <HAL_RCC_OscConfig+0x98>
 8002e86:	4b7f      	ldr	r3, [pc, #508]	; (8003084 <HAL_RCC_OscConfig+0x27c>)
 8002e88:	681b      	ldr	r3, [r3, #0]
 8002e8a:	4a7e      	ldr	r2, [pc, #504]	; (8003084 <HAL_RCC_OscConfig+0x27c>)
 8002e8c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002e90:	6013      	str	r3, [r2, #0]
 8002e92:	4b7c      	ldr	r3, [pc, #496]	; (8003084 <HAL_RCC_OscConfig+0x27c>)
 8002e94:	681b      	ldr	r3, [r3, #0]
 8002e96:	4a7b      	ldr	r2, [pc, #492]	; (8003084 <HAL_RCC_OscConfig+0x27c>)
 8002e98:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002e9c:	6013      	str	r3, [r2, #0]
 8002e9e:	e00b      	b.n	8002eb8 <HAL_RCC_OscConfig+0xb0>
 8002ea0:	4b78      	ldr	r3, [pc, #480]	; (8003084 <HAL_RCC_OscConfig+0x27c>)
 8002ea2:	681b      	ldr	r3, [r3, #0]
 8002ea4:	4a77      	ldr	r2, [pc, #476]	; (8003084 <HAL_RCC_OscConfig+0x27c>)
 8002ea6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002eaa:	6013      	str	r3, [r2, #0]
 8002eac:	4b75      	ldr	r3, [pc, #468]	; (8003084 <HAL_RCC_OscConfig+0x27c>)
 8002eae:	681b      	ldr	r3, [r3, #0]
 8002eb0:	4a74      	ldr	r2, [pc, #464]	; (8003084 <HAL_RCC_OscConfig+0x27c>)
 8002eb2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002eb6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	685b      	ldr	r3, [r3, #4]
 8002ebc:	2b00      	cmp	r3, #0
 8002ebe:	d013      	beq.n	8002ee8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002ec0:	f7fe ffac 	bl	8001e1c <HAL_GetTick>
 8002ec4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002ec6:	e008      	b.n	8002eda <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002ec8:	f7fe ffa8 	bl	8001e1c <HAL_GetTick>
 8002ecc:	4602      	mov	r2, r0
 8002ece:	693b      	ldr	r3, [r7, #16]
 8002ed0:	1ad3      	subs	r3, r2, r3
 8002ed2:	2b64      	cmp	r3, #100	; 0x64
 8002ed4:	d901      	bls.n	8002eda <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002ed6:	2303      	movs	r3, #3
 8002ed8:	e2a6      	b.n	8003428 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002eda:	4b6a      	ldr	r3, [pc, #424]	; (8003084 <HAL_RCC_OscConfig+0x27c>)
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002ee2:	2b00      	cmp	r3, #0
 8002ee4:	d0f0      	beq.n	8002ec8 <HAL_RCC_OscConfig+0xc0>
 8002ee6:	e014      	b.n	8002f12 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002ee8:	f7fe ff98 	bl	8001e1c <HAL_GetTick>
 8002eec:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002eee:	e008      	b.n	8002f02 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002ef0:	f7fe ff94 	bl	8001e1c <HAL_GetTick>
 8002ef4:	4602      	mov	r2, r0
 8002ef6:	693b      	ldr	r3, [r7, #16]
 8002ef8:	1ad3      	subs	r3, r2, r3
 8002efa:	2b64      	cmp	r3, #100	; 0x64
 8002efc:	d901      	bls.n	8002f02 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002efe:	2303      	movs	r3, #3
 8002f00:	e292      	b.n	8003428 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002f02:	4b60      	ldr	r3, [pc, #384]	; (8003084 <HAL_RCC_OscConfig+0x27c>)
 8002f04:	681b      	ldr	r3, [r3, #0]
 8002f06:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002f0a:	2b00      	cmp	r3, #0
 8002f0c:	d1f0      	bne.n	8002ef0 <HAL_RCC_OscConfig+0xe8>
 8002f0e:	e000      	b.n	8002f12 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002f10:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	681b      	ldr	r3, [r3, #0]
 8002f16:	f003 0302 	and.w	r3, r3, #2
 8002f1a:	2b00      	cmp	r3, #0
 8002f1c:	d075      	beq.n	800300a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002f1e:	4b59      	ldr	r3, [pc, #356]	; (8003084 <HAL_RCC_OscConfig+0x27c>)
 8002f20:	689b      	ldr	r3, [r3, #8]
 8002f22:	f003 030c 	and.w	r3, r3, #12
 8002f26:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002f28:	4b56      	ldr	r3, [pc, #344]	; (8003084 <HAL_RCC_OscConfig+0x27c>)
 8002f2a:	68db      	ldr	r3, [r3, #12]
 8002f2c:	f003 0303 	and.w	r3, r3, #3
 8002f30:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8002f32:	69bb      	ldr	r3, [r7, #24]
 8002f34:	2b0c      	cmp	r3, #12
 8002f36:	d102      	bne.n	8002f3e <HAL_RCC_OscConfig+0x136>
 8002f38:	697b      	ldr	r3, [r7, #20]
 8002f3a:	2b02      	cmp	r3, #2
 8002f3c:	d002      	beq.n	8002f44 <HAL_RCC_OscConfig+0x13c>
 8002f3e:	69bb      	ldr	r3, [r7, #24]
 8002f40:	2b04      	cmp	r3, #4
 8002f42:	d11f      	bne.n	8002f84 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002f44:	4b4f      	ldr	r3, [pc, #316]	; (8003084 <HAL_RCC_OscConfig+0x27c>)
 8002f46:	681b      	ldr	r3, [r3, #0]
 8002f48:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002f4c:	2b00      	cmp	r3, #0
 8002f4e:	d005      	beq.n	8002f5c <HAL_RCC_OscConfig+0x154>
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	68db      	ldr	r3, [r3, #12]
 8002f54:	2b00      	cmp	r3, #0
 8002f56:	d101      	bne.n	8002f5c <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8002f58:	2301      	movs	r3, #1
 8002f5a:	e265      	b.n	8003428 <HAL_RCC_OscConfig+0x620>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002f5c:	4b49      	ldr	r3, [pc, #292]	; (8003084 <HAL_RCC_OscConfig+0x27c>)
 8002f5e:	685b      	ldr	r3, [r3, #4]
 8002f60:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	691b      	ldr	r3, [r3, #16]
 8002f68:	061b      	lsls	r3, r3, #24
 8002f6a:	4946      	ldr	r1, [pc, #280]	; (8003084 <HAL_RCC_OscConfig+0x27c>)
 8002f6c:	4313      	orrs	r3, r2
 8002f6e:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8002f70:	4b45      	ldr	r3, [pc, #276]	; (8003088 <HAL_RCC_OscConfig+0x280>)
 8002f72:	681b      	ldr	r3, [r3, #0]
 8002f74:	4618      	mov	r0, r3
 8002f76:	f7fe ff05 	bl	8001d84 <HAL_InitTick>
 8002f7a:	4603      	mov	r3, r0
 8002f7c:	2b00      	cmp	r3, #0
 8002f7e:	d043      	beq.n	8003008 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8002f80:	2301      	movs	r3, #1
 8002f82:	e251      	b.n	8003428 <HAL_RCC_OscConfig+0x620>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	68db      	ldr	r3, [r3, #12]
 8002f88:	2b00      	cmp	r3, #0
 8002f8a:	d023      	beq.n	8002fd4 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002f8c:	4b3d      	ldr	r3, [pc, #244]	; (8003084 <HAL_RCC_OscConfig+0x27c>)
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	4a3c      	ldr	r2, [pc, #240]	; (8003084 <HAL_RCC_OscConfig+0x27c>)
 8002f92:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002f96:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002f98:	f7fe ff40 	bl	8001e1c <HAL_GetTick>
 8002f9c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002f9e:	e008      	b.n	8002fb2 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002fa0:	f7fe ff3c 	bl	8001e1c <HAL_GetTick>
 8002fa4:	4602      	mov	r2, r0
 8002fa6:	693b      	ldr	r3, [r7, #16]
 8002fa8:	1ad3      	subs	r3, r2, r3
 8002faa:	2b02      	cmp	r3, #2
 8002fac:	d901      	bls.n	8002fb2 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8002fae:	2303      	movs	r3, #3
 8002fb0:	e23a      	b.n	8003428 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002fb2:	4b34      	ldr	r3, [pc, #208]	; (8003084 <HAL_RCC_OscConfig+0x27c>)
 8002fb4:	681b      	ldr	r3, [r3, #0]
 8002fb6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002fba:	2b00      	cmp	r3, #0
 8002fbc:	d0f0      	beq.n	8002fa0 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002fbe:	4b31      	ldr	r3, [pc, #196]	; (8003084 <HAL_RCC_OscConfig+0x27c>)
 8002fc0:	685b      	ldr	r3, [r3, #4]
 8002fc2:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	691b      	ldr	r3, [r3, #16]
 8002fca:	061b      	lsls	r3, r3, #24
 8002fcc:	492d      	ldr	r1, [pc, #180]	; (8003084 <HAL_RCC_OscConfig+0x27c>)
 8002fce:	4313      	orrs	r3, r2
 8002fd0:	604b      	str	r3, [r1, #4]
 8002fd2:	e01a      	b.n	800300a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002fd4:	4b2b      	ldr	r3, [pc, #172]	; (8003084 <HAL_RCC_OscConfig+0x27c>)
 8002fd6:	681b      	ldr	r3, [r3, #0]
 8002fd8:	4a2a      	ldr	r2, [pc, #168]	; (8003084 <HAL_RCC_OscConfig+0x27c>)
 8002fda:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002fde:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002fe0:	f7fe ff1c 	bl	8001e1c <HAL_GetTick>
 8002fe4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002fe6:	e008      	b.n	8002ffa <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002fe8:	f7fe ff18 	bl	8001e1c <HAL_GetTick>
 8002fec:	4602      	mov	r2, r0
 8002fee:	693b      	ldr	r3, [r7, #16]
 8002ff0:	1ad3      	subs	r3, r2, r3
 8002ff2:	2b02      	cmp	r3, #2
 8002ff4:	d901      	bls.n	8002ffa <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8002ff6:	2303      	movs	r3, #3
 8002ff8:	e216      	b.n	8003428 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002ffa:	4b22      	ldr	r3, [pc, #136]	; (8003084 <HAL_RCC_OscConfig+0x27c>)
 8002ffc:	681b      	ldr	r3, [r3, #0]
 8002ffe:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003002:	2b00      	cmp	r3, #0
 8003004:	d1f0      	bne.n	8002fe8 <HAL_RCC_OscConfig+0x1e0>
 8003006:	e000      	b.n	800300a <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003008:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	f003 0308 	and.w	r3, r3, #8
 8003012:	2b00      	cmp	r3, #0
 8003014:	d041      	beq.n	800309a <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	695b      	ldr	r3, [r3, #20]
 800301a:	2b00      	cmp	r3, #0
 800301c:	d01c      	beq.n	8003058 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800301e:	4b19      	ldr	r3, [pc, #100]	; (8003084 <HAL_RCC_OscConfig+0x27c>)
 8003020:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003024:	4a17      	ldr	r2, [pc, #92]	; (8003084 <HAL_RCC_OscConfig+0x27c>)
 8003026:	f043 0301 	orr.w	r3, r3, #1
 800302a:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800302e:	f7fe fef5 	bl	8001e1c <HAL_GetTick>
 8003032:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003034:	e008      	b.n	8003048 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003036:	f7fe fef1 	bl	8001e1c <HAL_GetTick>
 800303a:	4602      	mov	r2, r0
 800303c:	693b      	ldr	r3, [r7, #16]
 800303e:	1ad3      	subs	r3, r2, r3
 8003040:	2b02      	cmp	r3, #2
 8003042:	d901      	bls.n	8003048 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8003044:	2303      	movs	r3, #3
 8003046:	e1ef      	b.n	8003428 <HAL_RCC_OscConfig+0x620>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003048:	4b0e      	ldr	r3, [pc, #56]	; (8003084 <HAL_RCC_OscConfig+0x27c>)
 800304a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800304e:	f003 0302 	and.w	r3, r3, #2
 8003052:	2b00      	cmp	r3, #0
 8003054:	d0ef      	beq.n	8003036 <HAL_RCC_OscConfig+0x22e>
 8003056:	e020      	b.n	800309a <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003058:	4b0a      	ldr	r3, [pc, #40]	; (8003084 <HAL_RCC_OscConfig+0x27c>)
 800305a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800305e:	4a09      	ldr	r2, [pc, #36]	; (8003084 <HAL_RCC_OscConfig+0x27c>)
 8003060:	f023 0301 	bic.w	r3, r3, #1
 8003064:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003068:	f7fe fed8 	bl	8001e1c <HAL_GetTick>
 800306c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800306e:	e00d      	b.n	800308c <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003070:	f7fe fed4 	bl	8001e1c <HAL_GetTick>
 8003074:	4602      	mov	r2, r0
 8003076:	693b      	ldr	r3, [r7, #16]
 8003078:	1ad3      	subs	r3, r2, r3
 800307a:	2b02      	cmp	r3, #2
 800307c:	d906      	bls.n	800308c <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 800307e:	2303      	movs	r3, #3
 8003080:	e1d2      	b.n	8003428 <HAL_RCC_OscConfig+0x620>
 8003082:	bf00      	nop
 8003084:	40021000 	.word	0x40021000
 8003088:	20000008 	.word	0x20000008
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800308c:	4b8c      	ldr	r3, [pc, #560]	; (80032c0 <HAL_RCC_OscConfig+0x4b8>)
 800308e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003092:	f003 0302 	and.w	r3, r3, #2
 8003096:	2b00      	cmp	r3, #0
 8003098:	d1ea      	bne.n	8003070 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	681b      	ldr	r3, [r3, #0]
 800309e:	f003 0304 	and.w	r3, r3, #4
 80030a2:	2b00      	cmp	r3, #0
 80030a4:	f000 80a6 	beq.w	80031f4 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 80030a8:	2300      	movs	r3, #0
 80030aa:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80030ac:	4b84      	ldr	r3, [pc, #528]	; (80032c0 <HAL_RCC_OscConfig+0x4b8>)
 80030ae:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80030b0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80030b4:	2b00      	cmp	r3, #0
 80030b6:	d101      	bne.n	80030bc <HAL_RCC_OscConfig+0x2b4>
 80030b8:	2301      	movs	r3, #1
 80030ba:	e000      	b.n	80030be <HAL_RCC_OscConfig+0x2b6>
 80030bc:	2300      	movs	r3, #0
 80030be:	2b00      	cmp	r3, #0
 80030c0:	d00d      	beq.n	80030de <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80030c2:	4b7f      	ldr	r3, [pc, #508]	; (80032c0 <HAL_RCC_OscConfig+0x4b8>)
 80030c4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80030c6:	4a7e      	ldr	r2, [pc, #504]	; (80032c0 <HAL_RCC_OscConfig+0x4b8>)
 80030c8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80030cc:	6593      	str	r3, [r2, #88]	; 0x58
 80030ce:	4b7c      	ldr	r3, [pc, #496]	; (80032c0 <HAL_RCC_OscConfig+0x4b8>)
 80030d0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80030d2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80030d6:	60fb      	str	r3, [r7, #12]
 80030d8:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 80030da:	2301      	movs	r3, #1
 80030dc:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80030de:	4b79      	ldr	r3, [pc, #484]	; (80032c4 <HAL_RCC_OscConfig+0x4bc>)
 80030e0:	681b      	ldr	r3, [r3, #0]
 80030e2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80030e6:	2b00      	cmp	r3, #0
 80030e8:	d118      	bne.n	800311c <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80030ea:	4b76      	ldr	r3, [pc, #472]	; (80032c4 <HAL_RCC_OscConfig+0x4bc>)
 80030ec:	681b      	ldr	r3, [r3, #0]
 80030ee:	4a75      	ldr	r2, [pc, #468]	; (80032c4 <HAL_RCC_OscConfig+0x4bc>)
 80030f0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80030f4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80030f6:	f7fe fe91 	bl	8001e1c <HAL_GetTick>
 80030fa:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80030fc:	e008      	b.n	8003110 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80030fe:	f7fe fe8d 	bl	8001e1c <HAL_GetTick>
 8003102:	4602      	mov	r2, r0
 8003104:	693b      	ldr	r3, [r7, #16]
 8003106:	1ad3      	subs	r3, r2, r3
 8003108:	2b02      	cmp	r3, #2
 800310a:	d901      	bls.n	8003110 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 800310c:	2303      	movs	r3, #3
 800310e:	e18b      	b.n	8003428 <HAL_RCC_OscConfig+0x620>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003110:	4b6c      	ldr	r3, [pc, #432]	; (80032c4 <HAL_RCC_OscConfig+0x4bc>)
 8003112:	681b      	ldr	r3, [r3, #0]
 8003114:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003118:	2b00      	cmp	r3, #0
 800311a:	d0f0      	beq.n	80030fe <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	689b      	ldr	r3, [r3, #8]
 8003120:	2b01      	cmp	r3, #1
 8003122:	d108      	bne.n	8003136 <HAL_RCC_OscConfig+0x32e>
 8003124:	4b66      	ldr	r3, [pc, #408]	; (80032c0 <HAL_RCC_OscConfig+0x4b8>)
 8003126:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800312a:	4a65      	ldr	r2, [pc, #404]	; (80032c0 <HAL_RCC_OscConfig+0x4b8>)
 800312c:	f043 0301 	orr.w	r3, r3, #1
 8003130:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003134:	e024      	b.n	8003180 <HAL_RCC_OscConfig+0x378>
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	689b      	ldr	r3, [r3, #8]
 800313a:	2b05      	cmp	r3, #5
 800313c:	d110      	bne.n	8003160 <HAL_RCC_OscConfig+0x358>
 800313e:	4b60      	ldr	r3, [pc, #384]	; (80032c0 <HAL_RCC_OscConfig+0x4b8>)
 8003140:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003144:	4a5e      	ldr	r2, [pc, #376]	; (80032c0 <HAL_RCC_OscConfig+0x4b8>)
 8003146:	f043 0304 	orr.w	r3, r3, #4
 800314a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800314e:	4b5c      	ldr	r3, [pc, #368]	; (80032c0 <HAL_RCC_OscConfig+0x4b8>)
 8003150:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003154:	4a5a      	ldr	r2, [pc, #360]	; (80032c0 <HAL_RCC_OscConfig+0x4b8>)
 8003156:	f043 0301 	orr.w	r3, r3, #1
 800315a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800315e:	e00f      	b.n	8003180 <HAL_RCC_OscConfig+0x378>
 8003160:	4b57      	ldr	r3, [pc, #348]	; (80032c0 <HAL_RCC_OscConfig+0x4b8>)
 8003162:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003166:	4a56      	ldr	r2, [pc, #344]	; (80032c0 <HAL_RCC_OscConfig+0x4b8>)
 8003168:	f023 0301 	bic.w	r3, r3, #1
 800316c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003170:	4b53      	ldr	r3, [pc, #332]	; (80032c0 <HAL_RCC_OscConfig+0x4b8>)
 8003172:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003176:	4a52      	ldr	r2, [pc, #328]	; (80032c0 <HAL_RCC_OscConfig+0x4b8>)
 8003178:	f023 0304 	bic.w	r3, r3, #4
 800317c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	689b      	ldr	r3, [r3, #8]
 8003184:	2b00      	cmp	r3, #0
 8003186:	d016      	beq.n	80031b6 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003188:	f7fe fe48 	bl	8001e1c <HAL_GetTick>
 800318c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800318e:	e00a      	b.n	80031a6 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003190:	f7fe fe44 	bl	8001e1c <HAL_GetTick>
 8003194:	4602      	mov	r2, r0
 8003196:	693b      	ldr	r3, [r7, #16]
 8003198:	1ad3      	subs	r3, r2, r3
 800319a:	f241 3288 	movw	r2, #5000	; 0x1388
 800319e:	4293      	cmp	r3, r2
 80031a0:	d901      	bls.n	80031a6 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 80031a2:	2303      	movs	r3, #3
 80031a4:	e140      	b.n	8003428 <HAL_RCC_OscConfig+0x620>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80031a6:	4b46      	ldr	r3, [pc, #280]	; (80032c0 <HAL_RCC_OscConfig+0x4b8>)
 80031a8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80031ac:	f003 0302 	and.w	r3, r3, #2
 80031b0:	2b00      	cmp	r3, #0
 80031b2:	d0ed      	beq.n	8003190 <HAL_RCC_OscConfig+0x388>
 80031b4:	e015      	b.n	80031e2 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80031b6:	f7fe fe31 	bl	8001e1c <HAL_GetTick>
 80031ba:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80031bc:	e00a      	b.n	80031d4 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80031be:	f7fe fe2d 	bl	8001e1c <HAL_GetTick>
 80031c2:	4602      	mov	r2, r0
 80031c4:	693b      	ldr	r3, [r7, #16]
 80031c6:	1ad3      	subs	r3, r2, r3
 80031c8:	f241 3288 	movw	r2, #5000	; 0x1388
 80031cc:	4293      	cmp	r3, r2
 80031ce:	d901      	bls.n	80031d4 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 80031d0:	2303      	movs	r3, #3
 80031d2:	e129      	b.n	8003428 <HAL_RCC_OscConfig+0x620>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80031d4:	4b3a      	ldr	r3, [pc, #232]	; (80032c0 <HAL_RCC_OscConfig+0x4b8>)
 80031d6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80031da:	f003 0302 	and.w	r3, r3, #2
 80031de:	2b00      	cmp	r3, #0
 80031e0:	d1ed      	bne.n	80031be <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80031e2:	7ffb      	ldrb	r3, [r7, #31]
 80031e4:	2b01      	cmp	r3, #1
 80031e6:	d105      	bne.n	80031f4 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80031e8:	4b35      	ldr	r3, [pc, #212]	; (80032c0 <HAL_RCC_OscConfig+0x4b8>)
 80031ea:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80031ec:	4a34      	ldr	r2, [pc, #208]	; (80032c0 <HAL_RCC_OscConfig+0x4b8>)
 80031ee:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80031f2:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	f003 0320 	and.w	r3, r3, #32
 80031fc:	2b00      	cmp	r3, #0
 80031fe:	d03c      	beq.n	800327a <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	699b      	ldr	r3, [r3, #24]
 8003204:	2b00      	cmp	r3, #0
 8003206:	d01c      	beq.n	8003242 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8003208:	4b2d      	ldr	r3, [pc, #180]	; (80032c0 <HAL_RCC_OscConfig+0x4b8>)
 800320a:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800320e:	4a2c      	ldr	r2, [pc, #176]	; (80032c0 <HAL_RCC_OscConfig+0x4b8>)
 8003210:	f043 0301 	orr.w	r3, r3, #1
 8003214:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003218:	f7fe fe00 	bl	8001e1c <HAL_GetTick>
 800321c:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800321e:	e008      	b.n	8003232 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003220:	f7fe fdfc 	bl	8001e1c <HAL_GetTick>
 8003224:	4602      	mov	r2, r0
 8003226:	693b      	ldr	r3, [r7, #16]
 8003228:	1ad3      	subs	r3, r2, r3
 800322a:	2b02      	cmp	r3, #2
 800322c:	d901      	bls.n	8003232 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 800322e:	2303      	movs	r3, #3
 8003230:	e0fa      	b.n	8003428 <HAL_RCC_OscConfig+0x620>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8003232:	4b23      	ldr	r3, [pc, #140]	; (80032c0 <HAL_RCC_OscConfig+0x4b8>)
 8003234:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8003238:	f003 0302 	and.w	r3, r3, #2
 800323c:	2b00      	cmp	r3, #0
 800323e:	d0ef      	beq.n	8003220 <HAL_RCC_OscConfig+0x418>
 8003240:	e01b      	b.n	800327a <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8003242:	4b1f      	ldr	r3, [pc, #124]	; (80032c0 <HAL_RCC_OscConfig+0x4b8>)
 8003244:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8003248:	4a1d      	ldr	r2, [pc, #116]	; (80032c0 <HAL_RCC_OscConfig+0x4b8>)
 800324a:	f023 0301 	bic.w	r3, r3, #1
 800324e:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003252:	f7fe fde3 	bl	8001e1c <HAL_GetTick>
 8003256:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8003258:	e008      	b.n	800326c <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800325a:	f7fe fddf 	bl	8001e1c <HAL_GetTick>
 800325e:	4602      	mov	r2, r0
 8003260:	693b      	ldr	r3, [r7, #16]
 8003262:	1ad3      	subs	r3, r2, r3
 8003264:	2b02      	cmp	r3, #2
 8003266:	d901      	bls.n	800326c <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8003268:	2303      	movs	r3, #3
 800326a:	e0dd      	b.n	8003428 <HAL_RCC_OscConfig+0x620>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800326c:	4b14      	ldr	r3, [pc, #80]	; (80032c0 <HAL_RCC_OscConfig+0x4b8>)
 800326e:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8003272:	f003 0302 	and.w	r3, r3, #2
 8003276:	2b00      	cmp	r3, #0
 8003278:	d1ef      	bne.n	800325a <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	69db      	ldr	r3, [r3, #28]
 800327e:	2b00      	cmp	r3, #0
 8003280:	f000 80d1 	beq.w	8003426 <HAL_RCC_OscConfig+0x61e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003284:	4b0e      	ldr	r3, [pc, #56]	; (80032c0 <HAL_RCC_OscConfig+0x4b8>)
 8003286:	689b      	ldr	r3, [r3, #8]
 8003288:	f003 030c 	and.w	r3, r3, #12
 800328c:	2b0c      	cmp	r3, #12
 800328e:	f000 808b 	beq.w	80033a8 <HAL_RCC_OscConfig+0x5a0>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	69db      	ldr	r3, [r3, #28]
 8003296:	2b02      	cmp	r3, #2
 8003298:	d15e      	bne.n	8003358 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800329a:	4b09      	ldr	r3, [pc, #36]	; (80032c0 <HAL_RCC_OscConfig+0x4b8>)
 800329c:	681b      	ldr	r3, [r3, #0]
 800329e:	4a08      	ldr	r2, [pc, #32]	; (80032c0 <HAL_RCC_OscConfig+0x4b8>)
 80032a0:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80032a4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80032a6:	f7fe fdb9 	bl	8001e1c <HAL_GetTick>
 80032aa:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80032ac:	e00c      	b.n	80032c8 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80032ae:	f7fe fdb5 	bl	8001e1c <HAL_GetTick>
 80032b2:	4602      	mov	r2, r0
 80032b4:	693b      	ldr	r3, [r7, #16]
 80032b6:	1ad3      	subs	r3, r2, r3
 80032b8:	2b02      	cmp	r3, #2
 80032ba:	d905      	bls.n	80032c8 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 80032bc:	2303      	movs	r3, #3
 80032be:	e0b3      	b.n	8003428 <HAL_RCC_OscConfig+0x620>
 80032c0:	40021000 	.word	0x40021000
 80032c4:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80032c8:	4b59      	ldr	r3, [pc, #356]	; (8003430 <HAL_RCC_OscConfig+0x628>)
 80032ca:	681b      	ldr	r3, [r3, #0]
 80032cc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80032d0:	2b00      	cmp	r3, #0
 80032d2:	d1ec      	bne.n	80032ae <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80032d4:	4b56      	ldr	r3, [pc, #344]	; (8003430 <HAL_RCC_OscConfig+0x628>)
 80032d6:	68da      	ldr	r2, [r3, #12]
 80032d8:	4b56      	ldr	r3, [pc, #344]	; (8003434 <HAL_RCC_OscConfig+0x62c>)
 80032da:	4013      	ands	r3, r2
 80032dc:	687a      	ldr	r2, [r7, #4]
 80032de:	6a11      	ldr	r1, [r2, #32]
 80032e0:	687a      	ldr	r2, [r7, #4]
 80032e2:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80032e4:	3a01      	subs	r2, #1
 80032e6:	0112      	lsls	r2, r2, #4
 80032e8:	4311      	orrs	r1, r2
 80032ea:	687a      	ldr	r2, [r7, #4]
 80032ec:	6a92      	ldr	r2, [r2, #40]	; 0x28
 80032ee:	0212      	lsls	r2, r2, #8
 80032f0:	4311      	orrs	r1, r2
 80032f2:	687a      	ldr	r2, [r7, #4]
 80032f4:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80032f6:	0852      	lsrs	r2, r2, #1
 80032f8:	3a01      	subs	r2, #1
 80032fa:	0552      	lsls	r2, r2, #21
 80032fc:	4311      	orrs	r1, r2
 80032fe:	687a      	ldr	r2, [r7, #4]
 8003300:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8003302:	0852      	lsrs	r2, r2, #1
 8003304:	3a01      	subs	r2, #1
 8003306:	0652      	lsls	r2, r2, #25
 8003308:	4311      	orrs	r1, r2
 800330a:	687a      	ldr	r2, [r7, #4]
 800330c:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 800330e:	06d2      	lsls	r2, r2, #27
 8003310:	430a      	orrs	r2, r1
 8003312:	4947      	ldr	r1, [pc, #284]	; (8003430 <HAL_RCC_OscConfig+0x628>)
 8003314:	4313      	orrs	r3, r2
 8003316:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003318:	4b45      	ldr	r3, [pc, #276]	; (8003430 <HAL_RCC_OscConfig+0x628>)
 800331a:	681b      	ldr	r3, [r3, #0]
 800331c:	4a44      	ldr	r2, [pc, #272]	; (8003430 <HAL_RCC_OscConfig+0x628>)
 800331e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003322:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003324:	4b42      	ldr	r3, [pc, #264]	; (8003430 <HAL_RCC_OscConfig+0x628>)
 8003326:	68db      	ldr	r3, [r3, #12]
 8003328:	4a41      	ldr	r2, [pc, #260]	; (8003430 <HAL_RCC_OscConfig+0x628>)
 800332a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800332e:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003330:	f7fe fd74 	bl	8001e1c <HAL_GetTick>
 8003334:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003336:	e008      	b.n	800334a <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003338:	f7fe fd70 	bl	8001e1c <HAL_GetTick>
 800333c:	4602      	mov	r2, r0
 800333e:	693b      	ldr	r3, [r7, #16]
 8003340:	1ad3      	subs	r3, r2, r3
 8003342:	2b02      	cmp	r3, #2
 8003344:	d901      	bls.n	800334a <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 8003346:	2303      	movs	r3, #3
 8003348:	e06e      	b.n	8003428 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800334a:	4b39      	ldr	r3, [pc, #228]	; (8003430 <HAL_RCC_OscConfig+0x628>)
 800334c:	681b      	ldr	r3, [r3, #0]
 800334e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003352:	2b00      	cmp	r3, #0
 8003354:	d0f0      	beq.n	8003338 <HAL_RCC_OscConfig+0x530>
 8003356:	e066      	b.n	8003426 <HAL_RCC_OscConfig+0x61e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003358:	4b35      	ldr	r3, [pc, #212]	; (8003430 <HAL_RCC_OscConfig+0x628>)
 800335a:	681b      	ldr	r3, [r3, #0]
 800335c:	4a34      	ldr	r2, [pc, #208]	; (8003430 <HAL_RCC_OscConfig+0x628>)
 800335e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003362:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 8003364:	4b32      	ldr	r3, [pc, #200]	; (8003430 <HAL_RCC_OscConfig+0x628>)
 8003366:	68db      	ldr	r3, [r3, #12]
 8003368:	4a31      	ldr	r2, [pc, #196]	; (8003430 <HAL_RCC_OscConfig+0x628>)
 800336a:	f023 0303 	bic.w	r3, r3, #3
 800336e:	60d3      	str	r3, [r2, #12]
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8003370:	4b2f      	ldr	r3, [pc, #188]	; (8003430 <HAL_RCC_OscConfig+0x628>)
 8003372:	68db      	ldr	r3, [r3, #12]
 8003374:	4a2e      	ldr	r2, [pc, #184]	; (8003430 <HAL_RCC_OscConfig+0x628>)
 8003376:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 800337a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800337e:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003380:	f7fe fd4c 	bl	8001e1c <HAL_GetTick>
 8003384:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003386:	e008      	b.n	800339a <HAL_RCC_OscConfig+0x592>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003388:	f7fe fd48 	bl	8001e1c <HAL_GetTick>
 800338c:	4602      	mov	r2, r0
 800338e:	693b      	ldr	r3, [r7, #16]
 8003390:	1ad3      	subs	r3, r2, r3
 8003392:	2b02      	cmp	r3, #2
 8003394:	d901      	bls.n	800339a <HAL_RCC_OscConfig+0x592>
          {
            return HAL_TIMEOUT;
 8003396:	2303      	movs	r3, #3
 8003398:	e046      	b.n	8003428 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800339a:	4b25      	ldr	r3, [pc, #148]	; (8003430 <HAL_RCC_OscConfig+0x628>)
 800339c:	681b      	ldr	r3, [r3, #0]
 800339e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80033a2:	2b00      	cmp	r3, #0
 80033a4:	d1f0      	bne.n	8003388 <HAL_RCC_OscConfig+0x580>
 80033a6:	e03e      	b.n	8003426 <HAL_RCC_OscConfig+0x61e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	69db      	ldr	r3, [r3, #28]
 80033ac:	2b01      	cmp	r3, #1
 80033ae:	d101      	bne.n	80033b4 <HAL_RCC_OscConfig+0x5ac>
      {
        return HAL_ERROR;
 80033b0:	2301      	movs	r3, #1
 80033b2:	e039      	b.n	8003428 <HAL_RCC_OscConfig+0x620>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 80033b4:	4b1e      	ldr	r3, [pc, #120]	; (8003430 <HAL_RCC_OscConfig+0x628>)
 80033b6:	68db      	ldr	r3, [r3, #12]
 80033b8:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80033ba:	697b      	ldr	r3, [r7, #20]
 80033bc:	f003 0203 	and.w	r2, r3, #3
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	6a1b      	ldr	r3, [r3, #32]
 80033c4:	429a      	cmp	r2, r3
 80033c6:	d12c      	bne.n	8003422 <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80033c8:	697b      	ldr	r3, [r7, #20]
 80033ca:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80033d2:	3b01      	subs	r3, #1
 80033d4:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80033d6:	429a      	cmp	r2, r3
 80033d8:	d123      	bne.n	8003422 <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 80033da:	697b      	ldr	r3, [r7, #20]
 80033dc:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80033e4:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80033e6:	429a      	cmp	r2, r3
 80033e8:	d11b      	bne.n	8003422 <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80033ea:	697b      	ldr	r3, [r7, #20]
 80033ec:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80033f4:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 80033f6:	429a      	cmp	r2, r3
 80033f8:	d113      	bne.n	8003422 <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80033fa:	697b      	ldr	r3, [r7, #20]
 80033fc:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003404:	085b      	lsrs	r3, r3, #1
 8003406:	3b01      	subs	r3, #1
 8003408:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800340a:	429a      	cmp	r2, r3
 800340c:	d109      	bne.n	8003422 <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800340e:	697b      	ldr	r3, [r7, #20]
 8003410:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003418:	085b      	lsrs	r3, r3, #1
 800341a:	3b01      	subs	r3, #1
 800341c:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800341e:	429a      	cmp	r2, r3
 8003420:	d001      	beq.n	8003426 <HAL_RCC_OscConfig+0x61e>
      {
        return HAL_ERROR;
 8003422:	2301      	movs	r3, #1
 8003424:	e000      	b.n	8003428 <HAL_RCC_OscConfig+0x620>
      }
    }
  }
  }

  return HAL_OK;
 8003426:	2300      	movs	r3, #0
}
 8003428:	4618      	mov	r0, r3
 800342a:	3720      	adds	r7, #32
 800342c:	46bd      	mov	sp, r7
 800342e:	bd80      	pop	{r7, pc}
 8003430:	40021000 	.word	0x40021000
 8003434:	019f800c 	.word	0x019f800c

08003438 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003438:	b580      	push	{r7, lr}
 800343a:	b086      	sub	sp, #24
 800343c:	af00      	add	r7, sp, #0
 800343e:	6078      	str	r0, [r7, #4]
 8003440:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8003442:	2300      	movs	r3, #0
 8003444:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	2b00      	cmp	r3, #0
 800344a:	d101      	bne.n	8003450 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 800344c:	2301      	movs	r3, #1
 800344e:	e11e      	b.n	800368e <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003450:	4b91      	ldr	r3, [pc, #580]	; (8003698 <HAL_RCC_ClockConfig+0x260>)
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	f003 030f 	and.w	r3, r3, #15
 8003458:	683a      	ldr	r2, [r7, #0]
 800345a:	429a      	cmp	r2, r3
 800345c:	d910      	bls.n	8003480 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800345e:	4b8e      	ldr	r3, [pc, #568]	; (8003698 <HAL_RCC_ClockConfig+0x260>)
 8003460:	681b      	ldr	r3, [r3, #0]
 8003462:	f023 020f 	bic.w	r2, r3, #15
 8003466:	498c      	ldr	r1, [pc, #560]	; (8003698 <HAL_RCC_ClockConfig+0x260>)
 8003468:	683b      	ldr	r3, [r7, #0]
 800346a:	4313      	orrs	r3, r2
 800346c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800346e:	4b8a      	ldr	r3, [pc, #552]	; (8003698 <HAL_RCC_ClockConfig+0x260>)
 8003470:	681b      	ldr	r3, [r3, #0]
 8003472:	f003 030f 	and.w	r3, r3, #15
 8003476:	683a      	ldr	r2, [r7, #0]
 8003478:	429a      	cmp	r2, r3
 800347a:	d001      	beq.n	8003480 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 800347c:	2301      	movs	r3, #1
 800347e:	e106      	b.n	800368e <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	f003 0301 	and.w	r3, r3, #1
 8003488:	2b00      	cmp	r3, #0
 800348a:	d073      	beq.n	8003574 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	685b      	ldr	r3, [r3, #4]
 8003490:	2b03      	cmp	r3, #3
 8003492:	d129      	bne.n	80034e8 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003494:	4b81      	ldr	r3, [pc, #516]	; (800369c <HAL_RCC_ClockConfig+0x264>)
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800349c:	2b00      	cmp	r3, #0
 800349e:	d101      	bne.n	80034a4 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 80034a0:	2301      	movs	r3, #1
 80034a2:	e0f4      	b.n	800368e <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 80034a4:	f000 f99e 	bl	80037e4 <RCC_GetSysClockFreqFromPLLSource>
 80034a8:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 80034aa:	693b      	ldr	r3, [r7, #16]
 80034ac:	4a7c      	ldr	r2, [pc, #496]	; (80036a0 <HAL_RCC_ClockConfig+0x268>)
 80034ae:	4293      	cmp	r3, r2
 80034b0:	d93f      	bls.n	8003532 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 80034b2:	4b7a      	ldr	r3, [pc, #488]	; (800369c <HAL_RCC_ClockConfig+0x264>)
 80034b4:	689b      	ldr	r3, [r3, #8]
 80034b6:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80034ba:	2b00      	cmp	r3, #0
 80034bc:	d009      	beq.n	80034d2 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	681b      	ldr	r3, [r3, #0]
 80034c2:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 80034c6:	2b00      	cmp	r3, #0
 80034c8:	d033      	beq.n	8003532 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 80034ce:	2b00      	cmp	r3, #0
 80034d0:	d12f      	bne.n	8003532 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80034d2:	4b72      	ldr	r3, [pc, #456]	; (800369c <HAL_RCC_ClockConfig+0x264>)
 80034d4:	689b      	ldr	r3, [r3, #8]
 80034d6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80034da:	4a70      	ldr	r2, [pc, #448]	; (800369c <HAL_RCC_ClockConfig+0x264>)
 80034dc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80034e0:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 80034e2:	2380      	movs	r3, #128	; 0x80
 80034e4:	617b      	str	r3, [r7, #20]
 80034e6:	e024      	b.n	8003532 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	685b      	ldr	r3, [r3, #4]
 80034ec:	2b02      	cmp	r3, #2
 80034ee:	d107      	bne.n	8003500 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80034f0:	4b6a      	ldr	r3, [pc, #424]	; (800369c <HAL_RCC_ClockConfig+0x264>)
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80034f8:	2b00      	cmp	r3, #0
 80034fa:	d109      	bne.n	8003510 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 80034fc:	2301      	movs	r3, #1
 80034fe:	e0c6      	b.n	800368e <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003500:	4b66      	ldr	r3, [pc, #408]	; (800369c <HAL_RCC_ClockConfig+0x264>)
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003508:	2b00      	cmp	r3, #0
 800350a:	d101      	bne.n	8003510 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 800350c:	2301      	movs	r3, #1
 800350e:	e0be      	b.n	800368e <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8003510:	f000 f8ce 	bl	80036b0 <HAL_RCC_GetSysClockFreq>
 8003514:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8003516:	693b      	ldr	r3, [r7, #16]
 8003518:	4a61      	ldr	r2, [pc, #388]	; (80036a0 <HAL_RCC_ClockConfig+0x268>)
 800351a:	4293      	cmp	r3, r2
 800351c:	d909      	bls.n	8003532 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800351e:	4b5f      	ldr	r3, [pc, #380]	; (800369c <HAL_RCC_ClockConfig+0x264>)
 8003520:	689b      	ldr	r3, [r3, #8]
 8003522:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003526:	4a5d      	ldr	r2, [pc, #372]	; (800369c <HAL_RCC_ClockConfig+0x264>)
 8003528:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800352c:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 800352e:	2380      	movs	r3, #128	; 0x80
 8003530:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003532:	4b5a      	ldr	r3, [pc, #360]	; (800369c <HAL_RCC_ClockConfig+0x264>)
 8003534:	689b      	ldr	r3, [r3, #8]
 8003536:	f023 0203 	bic.w	r2, r3, #3
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	685b      	ldr	r3, [r3, #4]
 800353e:	4957      	ldr	r1, [pc, #348]	; (800369c <HAL_RCC_ClockConfig+0x264>)
 8003540:	4313      	orrs	r3, r2
 8003542:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003544:	f7fe fc6a 	bl	8001e1c <HAL_GetTick>
 8003548:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800354a:	e00a      	b.n	8003562 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800354c:	f7fe fc66 	bl	8001e1c <HAL_GetTick>
 8003550:	4602      	mov	r2, r0
 8003552:	68fb      	ldr	r3, [r7, #12]
 8003554:	1ad3      	subs	r3, r2, r3
 8003556:	f241 3288 	movw	r2, #5000	; 0x1388
 800355a:	4293      	cmp	r3, r2
 800355c:	d901      	bls.n	8003562 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 800355e:	2303      	movs	r3, #3
 8003560:	e095      	b.n	800368e <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003562:	4b4e      	ldr	r3, [pc, #312]	; (800369c <HAL_RCC_ClockConfig+0x264>)
 8003564:	689b      	ldr	r3, [r3, #8]
 8003566:	f003 020c 	and.w	r2, r3, #12
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	685b      	ldr	r3, [r3, #4]
 800356e:	009b      	lsls	r3, r3, #2
 8003570:	429a      	cmp	r2, r3
 8003572:	d1eb      	bne.n	800354c <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	681b      	ldr	r3, [r3, #0]
 8003578:	f003 0302 	and.w	r3, r3, #2
 800357c:	2b00      	cmp	r3, #0
 800357e:	d023      	beq.n	80035c8 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	681b      	ldr	r3, [r3, #0]
 8003584:	f003 0304 	and.w	r3, r3, #4
 8003588:	2b00      	cmp	r3, #0
 800358a:	d005      	beq.n	8003598 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800358c:	4b43      	ldr	r3, [pc, #268]	; (800369c <HAL_RCC_ClockConfig+0x264>)
 800358e:	689b      	ldr	r3, [r3, #8]
 8003590:	4a42      	ldr	r2, [pc, #264]	; (800369c <HAL_RCC_ClockConfig+0x264>)
 8003592:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8003596:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	681b      	ldr	r3, [r3, #0]
 800359c:	f003 0308 	and.w	r3, r3, #8
 80035a0:	2b00      	cmp	r3, #0
 80035a2:	d007      	beq.n	80035b4 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 80035a4:	4b3d      	ldr	r3, [pc, #244]	; (800369c <HAL_RCC_ClockConfig+0x264>)
 80035a6:	689b      	ldr	r3, [r3, #8]
 80035a8:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 80035ac:	4a3b      	ldr	r2, [pc, #236]	; (800369c <HAL_RCC_ClockConfig+0x264>)
 80035ae:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80035b2:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80035b4:	4b39      	ldr	r3, [pc, #228]	; (800369c <HAL_RCC_ClockConfig+0x264>)
 80035b6:	689b      	ldr	r3, [r3, #8]
 80035b8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	689b      	ldr	r3, [r3, #8]
 80035c0:	4936      	ldr	r1, [pc, #216]	; (800369c <HAL_RCC_ClockConfig+0x264>)
 80035c2:	4313      	orrs	r3, r2
 80035c4:	608b      	str	r3, [r1, #8]
 80035c6:	e008      	b.n	80035da <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 80035c8:	697b      	ldr	r3, [r7, #20]
 80035ca:	2b80      	cmp	r3, #128	; 0x80
 80035cc:	d105      	bne.n	80035da <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 80035ce:	4b33      	ldr	r3, [pc, #204]	; (800369c <HAL_RCC_ClockConfig+0x264>)
 80035d0:	689b      	ldr	r3, [r3, #8]
 80035d2:	4a32      	ldr	r2, [pc, #200]	; (800369c <HAL_RCC_ClockConfig+0x264>)
 80035d4:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80035d8:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80035da:	4b2f      	ldr	r3, [pc, #188]	; (8003698 <HAL_RCC_ClockConfig+0x260>)
 80035dc:	681b      	ldr	r3, [r3, #0]
 80035de:	f003 030f 	and.w	r3, r3, #15
 80035e2:	683a      	ldr	r2, [r7, #0]
 80035e4:	429a      	cmp	r2, r3
 80035e6:	d21d      	bcs.n	8003624 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80035e8:	4b2b      	ldr	r3, [pc, #172]	; (8003698 <HAL_RCC_ClockConfig+0x260>)
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	f023 020f 	bic.w	r2, r3, #15
 80035f0:	4929      	ldr	r1, [pc, #164]	; (8003698 <HAL_RCC_ClockConfig+0x260>)
 80035f2:	683b      	ldr	r3, [r7, #0]
 80035f4:	4313      	orrs	r3, r2
 80035f6:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80035f8:	f7fe fc10 	bl	8001e1c <HAL_GetTick>
 80035fc:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80035fe:	e00a      	b.n	8003616 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003600:	f7fe fc0c 	bl	8001e1c <HAL_GetTick>
 8003604:	4602      	mov	r2, r0
 8003606:	68fb      	ldr	r3, [r7, #12]
 8003608:	1ad3      	subs	r3, r2, r3
 800360a:	f241 3288 	movw	r2, #5000	; 0x1388
 800360e:	4293      	cmp	r3, r2
 8003610:	d901      	bls.n	8003616 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8003612:	2303      	movs	r3, #3
 8003614:	e03b      	b.n	800368e <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003616:	4b20      	ldr	r3, [pc, #128]	; (8003698 <HAL_RCC_ClockConfig+0x260>)
 8003618:	681b      	ldr	r3, [r3, #0]
 800361a:	f003 030f 	and.w	r3, r3, #15
 800361e:	683a      	ldr	r2, [r7, #0]
 8003620:	429a      	cmp	r2, r3
 8003622:	d1ed      	bne.n	8003600 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	681b      	ldr	r3, [r3, #0]
 8003628:	f003 0304 	and.w	r3, r3, #4
 800362c:	2b00      	cmp	r3, #0
 800362e:	d008      	beq.n	8003642 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003630:	4b1a      	ldr	r3, [pc, #104]	; (800369c <HAL_RCC_ClockConfig+0x264>)
 8003632:	689b      	ldr	r3, [r3, #8]
 8003634:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	68db      	ldr	r3, [r3, #12]
 800363c:	4917      	ldr	r1, [pc, #92]	; (800369c <HAL_RCC_ClockConfig+0x264>)
 800363e:	4313      	orrs	r3, r2
 8003640:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	681b      	ldr	r3, [r3, #0]
 8003646:	f003 0308 	and.w	r3, r3, #8
 800364a:	2b00      	cmp	r3, #0
 800364c:	d009      	beq.n	8003662 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800364e:	4b13      	ldr	r3, [pc, #76]	; (800369c <HAL_RCC_ClockConfig+0x264>)
 8003650:	689b      	ldr	r3, [r3, #8]
 8003652:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	691b      	ldr	r3, [r3, #16]
 800365a:	00db      	lsls	r3, r3, #3
 800365c:	490f      	ldr	r1, [pc, #60]	; (800369c <HAL_RCC_ClockConfig+0x264>)
 800365e:	4313      	orrs	r3, r2
 8003660:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003662:	f000 f825 	bl	80036b0 <HAL_RCC_GetSysClockFreq>
 8003666:	4602      	mov	r2, r0
 8003668:	4b0c      	ldr	r3, [pc, #48]	; (800369c <HAL_RCC_ClockConfig+0x264>)
 800366a:	689b      	ldr	r3, [r3, #8]
 800366c:	091b      	lsrs	r3, r3, #4
 800366e:	f003 030f 	and.w	r3, r3, #15
 8003672:	490c      	ldr	r1, [pc, #48]	; (80036a4 <HAL_RCC_ClockConfig+0x26c>)
 8003674:	5ccb      	ldrb	r3, [r1, r3]
 8003676:	f003 031f 	and.w	r3, r3, #31
 800367a:	fa22 f303 	lsr.w	r3, r2, r3
 800367e:	4a0a      	ldr	r2, [pc, #40]	; (80036a8 <HAL_RCC_ClockConfig+0x270>)
 8003680:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8003682:	4b0a      	ldr	r3, [pc, #40]	; (80036ac <HAL_RCC_ClockConfig+0x274>)
 8003684:	681b      	ldr	r3, [r3, #0]
 8003686:	4618      	mov	r0, r3
 8003688:	f7fe fb7c 	bl	8001d84 <HAL_InitTick>
 800368c:	4603      	mov	r3, r0
}
 800368e:	4618      	mov	r0, r3
 8003690:	3718      	adds	r7, #24
 8003692:	46bd      	mov	sp, r7
 8003694:	bd80      	pop	{r7, pc}
 8003696:	bf00      	nop
 8003698:	40022000 	.word	0x40022000
 800369c:	40021000 	.word	0x40021000
 80036a0:	04c4b400 	.word	0x04c4b400
 80036a4:	080051b8 	.word	0x080051b8
 80036a8:	20000004 	.word	0x20000004
 80036ac:	20000008 	.word	0x20000008

080036b0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80036b0:	b480      	push	{r7}
 80036b2:	b087      	sub	sp, #28
 80036b4:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 80036b6:	4b2c      	ldr	r3, [pc, #176]	; (8003768 <HAL_RCC_GetSysClockFreq+0xb8>)
 80036b8:	689b      	ldr	r3, [r3, #8]
 80036ba:	f003 030c 	and.w	r3, r3, #12
 80036be:	2b04      	cmp	r3, #4
 80036c0:	d102      	bne.n	80036c8 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80036c2:	4b2a      	ldr	r3, [pc, #168]	; (800376c <HAL_RCC_GetSysClockFreq+0xbc>)
 80036c4:	613b      	str	r3, [r7, #16]
 80036c6:	e047      	b.n	8003758 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 80036c8:	4b27      	ldr	r3, [pc, #156]	; (8003768 <HAL_RCC_GetSysClockFreq+0xb8>)
 80036ca:	689b      	ldr	r3, [r3, #8]
 80036cc:	f003 030c 	and.w	r3, r3, #12
 80036d0:	2b08      	cmp	r3, #8
 80036d2:	d102      	bne.n	80036da <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80036d4:	4b26      	ldr	r3, [pc, #152]	; (8003770 <HAL_RCC_GetSysClockFreq+0xc0>)
 80036d6:	613b      	str	r3, [r7, #16]
 80036d8:	e03e      	b.n	8003758 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 80036da:	4b23      	ldr	r3, [pc, #140]	; (8003768 <HAL_RCC_GetSysClockFreq+0xb8>)
 80036dc:	689b      	ldr	r3, [r3, #8]
 80036de:	f003 030c 	and.w	r3, r3, #12
 80036e2:	2b0c      	cmp	r3, #12
 80036e4:	d136      	bne.n	8003754 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80036e6:	4b20      	ldr	r3, [pc, #128]	; (8003768 <HAL_RCC_GetSysClockFreq+0xb8>)
 80036e8:	68db      	ldr	r3, [r3, #12]
 80036ea:	f003 0303 	and.w	r3, r3, #3
 80036ee:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80036f0:	4b1d      	ldr	r3, [pc, #116]	; (8003768 <HAL_RCC_GetSysClockFreq+0xb8>)
 80036f2:	68db      	ldr	r3, [r3, #12]
 80036f4:	091b      	lsrs	r3, r3, #4
 80036f6:	f003 030f 	and.w	r3, r3, #15
 80036fa:	3301      	adds	r3, #1
 80036fc:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80036fe:	68fb      	ldr	r3, [r7, #12]
 8003700:	2b03      	cmp	r3, #3
 8003702:	d10c      	bne.n	800371e <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003704:	4a1a      	ldr	r2, [pc, #104]	; (8003770 <HAL_RCC_GetSysClockFreq+0xc0>)
 8003706:	68bb      	ldr	r3, [r7, #8]
 8003708:	fbb2 f3f3 	udiv	r3, r2, r3
 800370c:	4a16      	ldr	r2, [pc, #88]	; (8003768 <HAL_RCC_GetSysClockFreq+0xb8>)
 800370e:	68d2      	ldr	r2, [r2, #12]
 8003710:	0a12      	lsrs	r2, r2, #8
 8003712:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8003716:	fb02 f303 	mul.w	r3, r2, r3
 800371a:	617b      	str	r3, [r7, #20]
      break;
 800371c:	e00c      	b.n	8003738 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800371e:	4a13      	ldr	r2, [pc, #76]	; (800376c <HAL_RCC_GetSysClockFreq+0xbc>)
 8003720:	68bb      	ldr	r3, [r7, #8]
 8003722:	fbb2 f3f3 	udiv	r3, r2, r3
 8003726:	4a10      	ldr	r2, [pc, #64]	; (8003768 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003728:	68d2      	ldr	r2, [r2, #12]
 800372a:	0a12      	lsrs	r2, r2, #8
 800372c:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8003730:	fb02 f303 	mul.w	r3, r2, r3
 8003734:	617b      	str	r3, [r7, #20]
      break;
 8003736:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003738:	4b0b      	ldr	r3, [pc, #44]	; (8003768 <HAL_RCC_GetSysClockFreq+0xb8>)
 800373a:	68db      	ldr	r3, [r3, #12]
 800373c:	0e5b      	lsrs	r3, r3, #25
 800373e:	f003 0303 	and.w	r3, r3, #3
 8003742:	3301      	adds	r3, #1
 8003744:	005b      	lsls	r3, r3, #1
 8003746:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8003748:	697a      	ldr	r2, [r7, #20]
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003750:	613b      	str	r3, [r7, #16]
 8003752:	e001      	b.n	8003758 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8003754:	2300      	movs	r3, #0
 8003756:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8003758:	693b      	ldr	r3, [r7, #16]
}
 800375a:	4618      	mov	r0, r3
 800375c:	371c      	adds	r7, #28
 800375e:	46bd      	mov	sp, r7
 8003760:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003764:	4770      	bx	lr
 8003766:	bf00      	nop
 8003768:	40021000 	.word	0x40021000
 800376c:	00f42400 	.word	0x00f42400
 8003770:	007a1200 	.word	0x007a1200

08003774 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003774:	b480      	push	{r7}
 8003776:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003778:	4b03      	ldr	r3, [pc, #12]	; (8003788 <HAL_RCC_GetHCLKFreq+0x14>)
 800377a:	681b      	ldr	r3, [r3, #0]
}
 800377c:	4618      	mov	r0, r3
 800377e:	46bd      	mov	sp, r7
 8003780:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003784:	4770      	bx	lr
 8003786:	bf00      	nop
 8003788:	20000004 	.word	0x20000004

0800378c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800378c:	b580      	push	{r7, lr}
 800378e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8003790:	f7ff fff0 	bl	8003774 <HAL_RCC_GetHCLKFreq>
 8003794:	4602      	mov	r2, r0
 8003796:	4b06      	ldr	r3, [pc, #24]	; (80037b0 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003798:	689b      	ldr	r3, [r3, #8]
 800379a:	0a1b      	lsrs	r3, r3, #8
 800379c:	f003 0307 	and.w	r3, r3, #7
 80037a0:	4904      	ldr	r1, [pc, #16]	; (80037b4 <HAL_RCC_GetPCLK1Freq+0x28>)
 80037a2:	5ccb      	ldrb	r3, [r1, r3]
 80037a4:	f003 031f 	and.w	r3, r3, #31
 80037a8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80037ac:	4618      	mov	r0, r3
 80037ae:	bd80      	pop	{r7, pc}
 80037b0:	40021000 	.word	0x40021000
 80037b4:	080051c8 	.word	0x080051c8

080037b8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80037b8:	b580      	push	{r7, lr}
 80037ba:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80037bc:	f7ff ffda 	bl	8003774 <HAL_RCC_GetHCLKFreq>
 80037c0:	4602      	mov	r2, r0
 80037c2:	4b06      	ldr	r3, [pc, #24]	; (80037dc <HAL_RCC_GetPCLK2Freq+0x24>)
 80037c4:	689b      	ldr	r3, [r3, #8]
 80037c6:	0adb      	lsrs	r3, r3, #11
 80037c8:	f003 0307 	and.w	r3, r3, #7
 80037cc:	4904      	ldr	r1, [pc, #16]	; (80037e0 <HAL_RCC_GetPCLK2Freq+0x28>)
 80037ce:	5ccb      	ldrb	r3, [r1, r3]
 80037d0:	f003 031f 	and.w	r3, r3, #31
 80037d4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80037d8:	4618      	mov	r0, r3
 80037da:	bd80      	pop	{r7, pc}
 80037dc:	40021000 	.word	0x40021000
 80037e0:	080051c8 	.word	0x080051c8

080037e4 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 80037e4:	b480      	push	{r7}
 80037e6:	b087      	sub	sp, #28
 80037e8:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80037ea:	4b1e      	ldr	r3, [pc, #120]	; (8003864 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80037ec:	68db      	ldr	r3, [r3, #12]
 80037ee:	f003 0303 	and.w	r3, r3, #3
 80037f2:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80037f4:	4b1b      	ldr	r3, [pc, #108]	; (8003864 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80037f6:	68db      	ldr	r3, [r3, #12]
 80037f8:	091b      	lsrs	r3, r3, #4
 80037fa:	f003 030f 	and.w	r3, r3, #15
 80037fe:	3301      	adds	r3, #1
 8003800:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8003802:	693b      	ldr	r3, [r7, #16]
 8003804:	2b03      	cmp	r3, #3
 8003806:	d10c      	bne.n	8003822 <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003808:	4a17      	ldr	r2, [pc, #92]	; (8003868 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 800380a:	68fb      	ldr	r3, [r7, #12]
 800380c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003810:	4a14      	ldr	r2, [pc, #80]	; (8003864 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003812:	68d2      	ldr	r2, [r2, #12]
 8003814:	0a12      	lsrs	r2, r2, #8
 8003816:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800381a:	fb02 f303 	mul.w	r3, r2, r3
 800381e:	617b      	str	r3, [r7, #20]
    break;
 8003820:	e00c      	b.n	800383c <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003822:	4a12      	ldr	r2, [pc, #72]	; (800386c <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8003824:	68fb      	ldr	r3, [r7, #12]
 8003826:	fbb2 f3f3 	udiv	r3, r2, r3
 800382a:	4a0e      	ldr	r2, [pc, #56]	; (8003864 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800382c:	68d2      	ldr	r2, [r2, #12]
 800382e:	0a12      	lsrs	r2, r2, #8
 8003830:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8003834:	fb02 f303 	mul.w	r3, r2, r3
 8003838:	617b      	str	r3, [r7, #20]
    break;
 800383a:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800383c:	4b09      	ldr	r3, [pc, #36]	; (8003864 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800383e:	68db      	ldr	r3, [r3, #12]
 8003840:	0e5b      	lsrs	r3, r3, #25
 8003842:	f003 0303 	and.w	r3, r3, #3
 8003846:	3301      	adds	r3, #1
 8003848:	005b      	lsls	r3, r3, #1
 800384a:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 800384c:	697a      	ldr	r2, [r7, #20]
 800384e:	68bb      	ldr	r3, [r7, #8]
 8003850:	fbb2 f3f3 	udiv	r3, r2, r3
 8003854:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8003856:	687b      	ldr	r3, [r7, #4]
}
 8003858:	4618      	mov	r0, r3
 800385a:	371c      	adds	r7, #28
 800385c:	46bd      	mov	sp, r7
 800385e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003862:	4770      	bx	lr
 8003864:	40021000 	.word	0x40021000
 8003868:	007a1200 	.word	0x007a1200
 800386c:	00f42400 	.word	0x00f42400

08003870 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003870:	b580      	push	{r7, lr}
 8003872:	b086      	sub	sp, #24
 8003874:	af00      	add	r7, sp, #0
 8003876:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003878:	2300      	movs	r3, #0
 800387a:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800387c:	2300      	movs	r3, #0
 800387e:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	681b      	ldr	r3, [r3, #0]
 8003884:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003888:	2b00      	cmp	r3, #0
 800388a:	f000 8098 	beq.w	80039be <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800388e:	2300      	movs	r3, #0
 8003890:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003892:	4b43      	ldr	r3, [pc, #268]	; (80039a0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003894:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003896:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800389a:	2b00      	cmp	r3, #0
 800389c:	d10d      	bne.n	80038ba <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800389e:	4b40      	ldr	r3, [pc, #256]	; (80039a0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80038a0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80038a2:	4a3f      	ldr	r2, [pc, #252]	; (80039a0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80038a4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80038a8:	6593      	str	r3, [r2, #88]	; 0x58
 80038aa:	4b3d      	ldr	r3, [pc, #244]	; (80039a0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80038ac:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80038ae:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80038b2:	60bb      	str	r3, [r7, #8]
 80038b4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80038b6:	2301      	movs	r3, #1
 80038b8:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80038ba:	4b3a      	ldr	r3, [pc, #232]	; (80039a4 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80038bc:	681b      	ldr	r3, [r3, #0]
 80038be:	4a39      	ldr	r2, [pc, #228]	; (80039a4 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80038c0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80038c4:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80038c6:	f7fe faa9 	bl	8001e1c <HAL_GetTick>
 80038ca:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80038cc:	e009      	b.n	80038e2 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80038ce:	f7fe faa5 	bl	8001e1c <HAL_GetTick>
 80038d2:	4602      	mov	r2, r0
 80038d4:	68fb      	ldr	r3, [r7, #12]
 80038d6:	1ad3      	subs	r3, r2, r3
 80038d8:	2b02      	cmp	r3, #2
 80038da:	d902      	bls.n	80038e2 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 80038dc:	2303      	movs	r3, #3
 80038de:	74fb      	strb	r3, [r7, #19]
        break;
 80038e0:	e005      	b.n	80038ee <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80038e2:	4b30      	ldr	r3, [pc, #192]	; (80039a4 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80038e4:	681b      	ldr	r3, [r3, #0]
 80038e6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80038ea:	2b00      	cmp	r3, #0
 80038ec:	d0ef      	beq.n	80038ce <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 80038ee:	7cfb      	ldrb	r3, [r7, #19]
 80038f0:	2b00      	cmp	r3, #0
 80038f2:	d159      	bne.n	80039a8 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80038f4:	4b2a      	ldr	r3, [pc, #168]	; (80039a0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80038f6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80038fa:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80038fe:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8003900:	697b      	ldr	r3, [r7, #20]
 8003902:	2b00      	cmp	r3, #0
 8003904:	d01e      	beq.n	8003944 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800390a:	697a      	ldr	r2, [r7, #20]
 800390c:	429a      	cmp	r2, r3
 800390e:	d019      	beq.n	8003944 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8003910:	4b23      	ldr	r3, [pc, #140]	; (80039a0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003912:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003916:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800391a:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800391c:	4b20      	ldr	r3, [pc, #128]	; (80039a0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800391e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003922:	4a1f      	ldr	r2, [pc, #124]	; (80039a0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003924:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003928:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800392c:	4b1c      	ldr	r3, [pc, #112]	; (80039a0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800392e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003932:	4a1b      	ldr	r2, [pc, #108]	; (80039a0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003934:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003938:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800393c:	4a18      	ldr	r2, [pc, #96]	; (80039a0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800393e:	697b      	ldr	r3, [r7, #20]
 8003940:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8003944:	697b      	ldr	r3, [r7, #20]
 8003946:	f003 0301 	and.w	r3, r3, #1
 800394a:	2b00      	cmp	r3, #0
 800394c:	d016      	beq.n	800397c <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800394e:	f7fe fa65 	bl	8001e1c <HAL_GetTick>
 8003952:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003954:	e00b      	b.n	800396e <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003956:	f7fe fa61 	bl	8001e1c <HAL_GetTick>
 800395a:	4602      	mov	r2, r0
 800395c:	68fb      	ldr	r3, [r7, #12]
 800395e:	1ad3      	subs	r3, r2, r3
 8003960:	f241 3288 	movw	r2, #5000	; 0x1388
 8003964:	4293      	cmp	r3, r2
 8003966:	d902      	bls.n	800396e <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8003968:	2303      	movs	r3, #3
 800396a:	74fb      	strb	r3, [r7, #19]
            break;
 800396c:	e006      	b.n	800397c <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800396e:	4b0c      	ldr	r3, [pc, #48]	; (80039a0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003970:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003974:	f003 0302 	and.w	r3, r3, #2
 8003978:	2b00      	cmp	r3, #0
 800397a:	d0ec      	beq.n	8003956 <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 800397c:	7cfb      	ldrb	r3, [r7, #19]
 800397e:	2b00      	cmp	r3, #0
 8003980:	d10b      	bne.n	800399a <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003982:	4b07      	ldr	r3, [pc, #28]	; (80039a0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003984:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003988:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003990:	4903      	ldr	r1, [pc, #12]	; (80039a0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003992:	4313      	orrs	r3, r2
 8003994:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8003998:	e008      	b.n	80039ac <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800399a:	7cfb      	ldrb	r3, [r7, #19]
 800399c:	74bb      	strb	r3, [r7, #18]
 800399e:	e005      	b.n	80039ac <HAL_RCCEx_PeriphCLKConfig+0x13c>
 80039a0:	40021000 	.word	0x40021000
 80039a4:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80039a8:	7cfb      	ldrb	r3, [r7, #19]
 80039aa:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80039ac:	7c7b      	ldrb	r3, [r7, #17]
 80039ae:	2b01      	cmp	r3, #1
 80039b0:	d105      	bne.n	80039be <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80039b2:	4ba6      	ldr	r3, [pc, #664]	; (8003c4c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80039b4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80039b6:	4aa5      	ldr	r2, [pc, #660]	; (8003c4c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80039b8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80039bc:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	681b      	ldr	r3, [r3, #0]
 80039c2:	f003 0301 	and.w	r3, r3, #1
 80039c6:	2b00      	cmp	r3, #0
 80039c8:	d00a      	beq.n	80039e0 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80039ca:	4ba0      	ldr	r3, [pc, #640]	; (8003c4c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80039cc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80039d0:	f023 0203 	bic.w	r2, r3, #3
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	685b      	ldr	r3, [r3, #4]
 80039d8:	499c      	ldr	r1, [pc, #624]	; (8003c4c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80039da:	4313      	orrs	r3, r2
 80039dc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	681b      	ldr	r3, [r3, #0]
 80039e4:	f003 0302 	and.w	r3, r3, #2
 80039e8:	2b00      	cmp	r3, #0
 80039ea:	d00a      	beq.n	8003a02 <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80039ec:	4b97      	ldr	r3, [pc, #604]	; (8003c4c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80039ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80039f2:	f023 020c 	bic.w	r2, r3, #12
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	689b      	ldr	r3, [r3, #8]
 80039fa:	4994      	ldr	r1, [pc, #592]	; (8003c4c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80039fc:	4313      	orrs	r3, r2
 80039fe:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	681b      	ldr	r3, [r3, #0]
 8003a06:	f003 0304 	and.w	r3, r3, #4
 8003a0a:	2b00      	cmp	r3, #0
 8003a0c:	d00a      	beq.n	8003a24 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8003a0e:	4b8f      	ldr	r3, [pc, #572]	; (8003c4c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003a10:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003a14:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	68db      	ldr	r3, [r3, #12]
 8003a1c:	498b      	ldr	r1, [pc, #556]	; (8003c4c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003a1e:	4313      	orrs	r3, r2
 8003a20:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	681b      	ldr	r3, [r3, #0]
 8003a28:	f003 0308 	and.w	r3, r3, #8
 8003a2c:	2b00      	cmp	r3, #0
 8003a2e:	d00a      	beq.n	8003a46 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003a30:	4b86      	ldr	r3, [pc, #536]	; (8003c4c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003a32:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003a36:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	691b      	ldr	r3, [r3, #16]
 8003a3e:	4983      	ldr	r1, [pc, #524]	; (8003c4c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003a40:	4313      	orrs	r3, r2
 8003a42:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	f003 0320 	and.w	r3, r3, #32
 8003a4e:	2b00      	cmp	r3, #0
 8003a50:	d00a      	beq.n	8003a68 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003a52:	4b7e      	ldr	r3, [pc, #504]	; (8003c4c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003a54:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003a58:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	695b      	ldr	r3, [r3, #20]
 8003a60:	497a      	ldr	r1, [pc, #488]	; (8003c4c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003a62:	4313      	orrs	r3, r2
 8003a64:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	681b      	ldr	r3, [r3, #0]
 8003a6c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003a70:	2b00      	cmp	r3, #0
 8003a72:	d00a      	beq.n	8003a8a <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003a74:	4b75      	ldr	r3, [pc, #468]	; (8003c4c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003a76:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003a7a:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	699b      	ldr	r3, [r3, #24]
 8003a82:	4972      	ldr	r1, [pc, #456]	; (8003c4c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003a84:	4313      	orrs	r3, r2
 8003a86:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	681b      	ldr	r3, [r3, #0]
 8003a8e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003a92:	2b00      	cmp	r3, #0
 8003a94:	d00a      	beq.n	8003aac <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003a96:	4b6d      	ldr	r3, [pc, #436]	; (8003c4c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003a98:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003a9c:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	69db      	ldr	r3, [r3, #28]
 8003aa4:	4969      	ldr	r1, [pc, #420]	; (8003c4c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003aa6:	4313      	orrs	r3, r2
 8003aa8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	681b      	ldr	r3, [r3, #0]
 8003ab0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003ab4:	2b00      	cmp	r3, #0
 8003ab6:	d00a      	beq.n	8003ace <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003ab8:	4b64      	ldr	r3, [pc, #400]	; (8003c4c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003aba:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003abe:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	6a1b      	ldr	r3, [r3, #32]
 8003ac6:	4961      	ldr	r1, [pc, #388]	; (8003c4c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003ac8:	4313      	orrs	r3, r2
 8003aca:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	681b      	ldr	r3, [r3, #0]
 8003ad2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003ad6:	2b00      	cmp	r3, #0
 8003ad8:	d00a      	beq.n	8003af0 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003ada:	4b5c      	ldr	r3, [pc, #368]	; (8003c4c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003adc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003ae0:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ae8:	4958      	ldr	r1, [pc, #352]	; (8003c4c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003aea:	4313      	orrs	r3, r2
 8003aec:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	681b      	ldr	r3, [r3, #0]
 8003af4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003af8:	2b00      	cmp	r3, #0
 8003afa:	d015      	beq.n	8003b28 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003afc:	4b53      	ldr	r3, [pc, #332]	; (8003c4c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003afe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003b02:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003b0a:	4950      	ldr	r1, [pc, #320]	; (8003c4c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003b0c:	4313      	orrs	r3, r2
 8003b0e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003b16:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003b1a:	d105      	bne.n	8003b28 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003b1c:	4b4b      	ldr	r3, [pc, #300]	; (8003c4c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003b1e:	68db      	ldr	r3, [r3, #12]
 8003b20:	4a4a      	ldr	r2, [pc, #296]	; (8003c4c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003b22:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003b26:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	681b      	ldr	r3, [r3, #0]
 8003b2c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003b30:	2b00      	cmp	r3, #0
 8003b32:	d015      	beq.n	8003b60 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8003b34:	4b45      	ldr	r3, [pc, #276]	; (8003c4c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003b36:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003b3a:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003b42:	4942      	ldr	r1, [pc, #264]	; (8003c4c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003b44:	4313      	orrs	r3, r2
 8003b46:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003b4e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003b52:	d105      	bne.n	8003b60 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003b54:	4b3d      	ldr	r3, [pc, #244]	; (8003c4c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003b56:	68db      	ldr	r3, [r3, #12]
 8003b58:	4a3c      	ldr	r2, [pc, #240]	; (8003c4c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003b5a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003b5e:	60d3      	str	r3, [r2, #12]
    }
  }

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	681b      	ldr	r3, [r3, #0]
 8003b64:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003b68:	2b00      	cmp	r3, #0
 8003b6a:	d015      	beq.n	8003b98 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8003b6c:	4b37      	ldr	r3, [pc, #220]	; (8003c4c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003b6e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003b72:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b7a:	4934      	ldr	r1, [pc, #208]	; (8003c4c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003b7c:	4313      	orrs	r3, r2
 8003b7e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b86:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003b8a:	d105      	bne.n	8003b98 <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003b8c:	4b2f      	ldr	r3, [pc, #188]	; (8003c4c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003b8e:	68db      	ldr	r3, [r3, #12]
 8003b90:	4a2e      	ldr	r2, [pc, #184]	; (8003c4c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003b92:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003b96:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003ba0:	2b00      	cmp	r3, #0
 8003ba2:	d015      	beq.n	8003bd0 <HAL_RCCEx_PeriphCLKConfig+0x360>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003ba4:	4b29      	ldr	r3, [pc, #164]	; (8003c4c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003ba6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003baa:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003bb2:	4926      	ldr	r1, [pc, #152]	; (8003c4c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003bb4:	4313      	orrs	r3, r2
 8003bb6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003bbe:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003bc2:	d105      	bne.n	8003bd0 <HAL_RCCEx_PeriphCLKConfig+0x360>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003bc4:	4b21      	ldr	r3, [pc, #132]	; (8003c4c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003bc6:	68db      	ldr	r3, [r3, #12]
 8003bc8:	4a20      	ldr	r2, [pc, #128]	; (8003c4c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003bca:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003bce:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	681b      	ldr	r3, [r3, #0]
 8003bd4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003bd8:	2b00      	cmp	r3, #0
 8003bda:	d015      	beq.n	8003c08 <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8003bdc:	4b1b      	ldr	r3, [pc, #108]	; (8003c4c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003bde:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003be2:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003bea:	4918      	ldr	r1, [pc, #96]	; (8003c4c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003bec:	4313      	orrs	r3, r2
 8003bee:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003bf6:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003bfa:	d105      	bne.n	8003c08 <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003bfc:	4b13      	ldr	r3, [pc, #76]	; (8003c4c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003bfe:	68db      	ldr	r3, [r3, #12]
 8003c00:	4a12      	ldr	r2, [pc, #72]	; (8003c4c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003c02:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003c06:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	681b      	ldr	r3, [r3, #0]
 8003c0c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003c10:	2b00      	cmp	r3, #0
 8003c12:	d015      	beq.n	8003c40 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8003c14:	4b0d      	ldr	r3, [pc, #52]	; (8003c4c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003c16:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003c1a:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003c22:	490a      	ldr	r1, [pc, #40]	; (8003c4c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003c24:	4313      	orrs	r3, r2
 8003c26:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003c2e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8003c32:	d105      	bne.n	8003c40 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8003c34:	4b05      	ldr	r3, [pc, #20]	; (8003c4c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003c36:	68db      	ldr	r3, [r3, #12]
 8003c38:	4a04      	ldr	r2, [pc, #16]	; (8003c4c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003c3a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003c3e:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 8003c40:	7cbb      	ldrb	r3, [r7, #18]
}
 8003c42:	4618      	mov	r0, r3
 8003c44:	3718      	adds	r7, #24
 8003c46:	46bd      	mov	sp, r7
 8003c48:	bd80      	pop	{r7, pc}
 8003c4a:	bf00      	nop
 8003c4c:	40021000 	.word	0x40021000

08003c50 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003c50:	b580      	push	{r7, lr}
 8003c52:	b082      	sub	sp, #8
 8003c54:	af00      	add	r7, sp, #0
 8003c56:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	2b00      	cmp	r3, #0
 8003c5c:	d101      	bne.n	8003c62 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003c5e:	2301      	movs	r3, #1
 8003c60:	e042      	b.n	8003ce8 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003c68:	2b00      	cmp	r3, #0
 8003c6a:	d106      	bne.n	8003c7a <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	2200      	movs	r2, #0
 8003c70:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003c74:	6878      	ldr	r0, [r7, #4]
 8003c76:	f7fd ffeb 	bl	8001c50 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	2224      	movs	r2, #36	; 0x24
 8003c7e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UART_DISABLE(huart);
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	681b      	ldr	r3, [r3, #0]
 8003c86:	681a      	ldr	r2, [r3, #0]
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	681b      	ldr	r3, [r3, #0]
 8003c8c:	f022 0201 	bic.w	r2, r2, #1
 8003c90:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003c92:	6878      	ldr	r0, [r7, #4]
 8003c94:	f000 f82c 	bl	8003cf0 <UART_SetConfig>
 8003c98:	4603      	mov	r3, r0
 8003c9a:	2b01      	cmp	r3, #1
 8003c9c:	d101      	bne.n	8003ca2 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8003c9e:	2301      	movs	r3, #1
 8003ca0:	e022      	b.n	8003ce8 <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003ca6:	2b00      	cmp	r3, #0
 8003ca8:	d002      	beq.n	8003cb0 <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 8003caa:	6878      	ldr	r0, [r7, #4]
 8003cac:	f000 faec 	bl	8004288 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	681b      	ldr	r3, [r3, #0]
 8003cb4:	685a      	ldr	r2, [r3, #4]
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	681b      	ldr	r3, [r3, #0]
 8003cba:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003cbe:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	681b      	ldr	r3, [r3, #0]
 8003cc4:	689a      	ldr	r2, [r3, #8]
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	681b      	ldr	r3, [r3, #0]
 8003cca:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003cce:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	681a      	ldr	r2, [r3, #0]
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	681b      	ldr	r3, [r3, #0]
 8003cda:	f042 0201 	orr.w	r2, r2, #1
 8003cde:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8003ce0:	6878      	ldr	r0, [r7, #4]
 8003ce2:	f000 fb73 	bl	80043cc <UART_CheckIdleState>
 8003ce6:	4603      	mov	r3, r0
}
 8003ce8:	4618      	mov	r0, r3
 8003cea:	3708      	adds	r7, #8
 8003cec:	46bd      	mov	sp, r7
 8003cee:	bd80      	pop	{r7, pc}

08003cf0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003cf0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003cf4:	b08c      	sub	sp, #48	; 0x30
 8003cf6:	af00      	add	r7, sp, #0
 8003cf8:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8003cfa:	2300      	movs	r3, #0
 8003cfc:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003d00:	697b      	ldr	r3, [r7, #20]
 8003d02:	689a      	ldr	r2, [r3, #8]
 8003d04:	697b      	ldr	r3, [r7, #20]
 8003d06:	691b      	ldr	r3, [r3, #16]
 8003d08:	431a      	orrs	r2, r3
 8003d0a:	697b      	ldr	r3, [r7, #20]
 8003d0c:	695b      	ldr	r3, [r3, #20]
 8003d0e:	431a      	orrs	r2, r3
 8003d10:	697b      	ldr	r3, [r7, #20]
 8003d12:	69db      	ldr	r3, [r3, #28]
 8003d14:	4313      	orrs	r3, r2
 8003d16:	62fb      	str	r3, [r7, #44]	; 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003d18:	697b      	ldr	r3, [r7, #20]
 8003d1a:	681b      	ldr	r3, [r3, #0]
 8003d1c:	681a      	ldr	r2, [r3, #0]
 8003d1e:	4bab      	ldr	r3, [pc, #684]	; (8003fcc <UART_SetConfig+0x2dc>)
 8003d20:	4013      	ands	r3, r2
 8003d22:	697a      	ldr	r2, [r7, #20]
 8003d24:	6812      	ldr	r2, [r2, #0]
 8003d26:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8003d28:	430b      	orrs	r3, r1
 8003d2a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003d2c:	697b      	ldr	r3, [r7, #20]
 8003d2e:	681b      	ldr	r3, [r3, #0]
 8003d30:	685b      	ldr	r3, [r3, #4]
 8003d32:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8003d36:	697b      	ldr	r3, [r7, #20]
 8003d38:	68da      	ldr	r2, [r3, #12]
 8003d3a:	697b      	ldr	r3, [r7, #20]
 8003d3c:	681b      	ldr	r3, [r3, #0]
 8003d3e:	430a      	orrs	r2, r1
 8003d40:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8003d42:	697b      	ldr	r3, [r7, #20]
 8003d44:	699b      	ldr	r3, [r3, #24]
 8003d46:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8003d48:	697b      	ldr	r3, [r7, #20]
 8003d4a:	681b      	ldr	r3, [r3, #0]
 8003d4c:	4aa0      	ldr	r2, [pc, #640]	; (8003fd0 <UART_SetConfig+0x2e0>)
 8003d4e:	4293      	cmp	r3, r2
 8003d50:	d004      	beq.n	8003d5c <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8003d52:	697b      	ldr	r3, [r7, #20]
 8003d54:	6a1b      	ldr	r3, [r3, #32]
 8003d56:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003d58:	4313      	orrs	r3, r2
 8003d5a:	62fb      	str	r3, [r7, #44]	; 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003d5c:	697b      	ldr	r3, [r7, #20]
 8003d5e:	681b      	ldr	r3, [r3, #0]
 8003d60:	689b      	ldr	r3, [r3, #8]
 8003d62:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 8003d66:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 8003d6a:	697a      	ldr	r2, [r7, #20]
 8003d6c:	6812      	ldr	r2, [r2, #0]
 8003d6e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8003d70:	430b      	orrs	r3, r1
 8003d72:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8003d74:	697b      	ldr	r3, [r7, #20]
 8003d76:	681b      	ldr	r3, [r3, #0]
 8003d78:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003d7a:	f023 010f 	bic.w	r1, r3, #15
 8003d7e:	697b      	ldr	r3, [r7, #20]
 8003d80:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003d82:	697b      	ldr	r3, [r7, #20]
 8003d84:	681b      	ldr	r3, [r3, #0]
 8003d86:	430a      	orrs	r2, r1
 8003d88:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003d8a:	697b      	ldr	r3, [r7, #20]
 8003d8c:	681b      	ldr	r3, [r3, #0]
 8003d8e:	4a91      	ldr	r2, [pc, #580]	; (8003fd4 <UART_SetConfig+0x2e4>)
 8003d90:	4293      	cmp	r3, r2
 8003d92:	d125      	bne.n	8003de0 <UART_SetConfig+0xf0>
 8003d94:	4b90      	ldr	r3, [pc, #576]	; (8003fd8 <UART_SetConfig+0x2e8>)
 8003d96:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003d9a:	f003 0303 	and.w	r3, r3, #3
 8003d9e:	2b03      	cmp	r3, #3
 8003da0:	d81a      	bhi.n	8003dd8 <UART_SetConfig+0xe8>
 8003da2:	a201      	add	r2, pc, #4	; (adr r2, 8003da8 <UART_SetConfig+0xb8>)
 8003da4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003da8:	08003db9 	.word	0x08003db9
 8003dac:	08003dc9 	.word	0x08003dc9
 8003db0:	08003dc1 	.word	0x08003dc1
 8003db4:	08003dd1 	.word	0x08003dd1
 8003db8:	2301      	movs	r3, #1
 8003dba:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003dbe:	e0d6      	b.n	8003f6e <UART_SetConfig+0x27e>
 8003dc0:	2302      	movs	r3, #2
 8003dc2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003dc6:	e0d2      	b.n	8003f6e <UART_SetConfig+0x27e>
 8003dc8:	2304      	movs	r3, #4
 8003dca:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003dce:	e0ce      	b.n	8003f6e <UART_SetConfig+0x27e>
 8003dd0:	2308      	movs	r3, #8
 8003dd2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003dd6:	e0ca      	b.n	8003f6e <UART_SetConfig+0x27e>
 8003dd8:	2310      	movs	r3, #16
 8003dda:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003dde:	e0c6      	b.n	8003f6e <UART_SetConfig+0x27e>
 8003de0:	697b      	ldr	r3, [r7, #20]
 8003de2:	681b      	ldr	r3, [r3, #0]
 8003de4:	4a7d      	ldr	r2, [pc, #500]	; (8003fdc <UART_SetConfig+0x2ec>)
 8003de6:	4293      	cmp	r3, r2
 8003de8:	d138      	bne.n	8003e5c <UART_SetConfig+0x16c>
 8003dea:	4b7b      	ldr	r3, [pc, #492]	; (8003fd8 <UART_SetConfig+0x2e8>)
 8003dec:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003df0:	f003 030c 	and.w	r3, r3, #12
 8003df4:	2b0c      	cmp	r3, #12
 8003df6:	d82d      	bhi.n	8003e54 <UART_SetConfig+0x164>
 8003df8:	a201      	add	r2, pc, #4	; (adr r2, 8003e00 <UART_SetConfig+0x110>)
 8003dfa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003dfe:	bf00      	nop
 8003e00:	08003e35 	.word	0x08003e35
 8003e04:	08003e55 	.word	0x08003e55
 8003e08:	08003e55 	.word	0x08003e55
 8003e0c:	08003e55 	.word	0x08003e55
 8003e10:	08003e45 	.word	0x08003e45
 8003e14:	08003e55 	.word	0x08003e55
 8003e18:	08003e55 	.word	0x08003e55
 8003e1c:	08003e55 	.word	0x08003e55
 8003e20:	08003e3d 	.word	0x08003e3d
 8003e24:	08003e55 	.word	0x08003e55
 8003e28:	08003e55 	.word	0x08003e55
 8003e2c:	08003e55 	.word	0x08003e55
 8003e30:	08003e4d 	.word	0x08003e4d
 8003e34:	2300      	movs	r3, #0
 8003e36:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003e3a:	e098      	b.n	8003f6e <UART_SetConfig+0x27e>
 8003e3c:	2302      	movs	r3, #2
 8003e3e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003e42:	e094      	b.n	8003f6e <UART_SetConfig+0x27e>
 8003e44:	2304      	movs	r3, #4
 8003e46:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003e4a:	e090      	b.n	8003f6e <UART_SetConfig+0x27e>
 8003e4c:	2308      	movs	r3, #8
 8003e4e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003e52:	e08c      	b.n	8003f6e <UART_SetConfig+0x27e>
 8003e54:	2310      	movs	r3, #16
 8003e56:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003e5a:	e088      	b.n	8003f6e <UART_SetConfig+0x27e>
 8003e5c:	697b      	ldr	r3, [r7, #20]
 8003e5e:	681b      	ldr	r3, [r3, #0]
 8003e60:	4a5f      	ldr	r2, [pc, #380]	; (8003fe0 <UART_SetConfig+0x2f0>)
 8003e62:	4293      	cmp	r3, r2
 8003e64:	d125      	bne.n	8003eb2 <UART_SetConfig+0x1c2>
 8003e66:	4b5c      	ldr	r3, [pc, #368]	; (8003fd8 <UART_SetConfig+0x2e8>)
 8003e68:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003e6c:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8003e70:	2b30      	cmp	r3, #48	; 0x30
 8003e72:	d016      	beq.n	8003ea2 <UART_SetConfig+0x1b2>
 8003e74:	2b30      	cmp	r3, #48	; 0x30
 8003e76:	d818      	bhi.n	8003eaa <UART_SetConfig+0x1ba>
 8003e78:	2b20      	cmp	r3, #32
 8003e7a:	d00a      	beq.n	8003e92 <UART_SetConfig+0x1a2>
 8003e7c:	2b20      	cmp	r3, #32
 8003e7e:	d814      	bhi.n	8003eaa <UART_SetConfig+0x1ba>
 8003e80:	2b00      	cmp	r3, #0
 8003e82:	d002      	beq.n	8003e8a <UART_SetConfig+0x19a>
 8003e84:	2b10      	cmp	r3, #16
 8003e86:	d008      	beq.n	8003e9a <UART_SetConfig+0x1aa>
 8003e88:	e00f      	b.n	8003eaa <UART_SetConfig+0x1ba>
 8003e8a:	2300      	movs	r3, #0
 8003e8c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003e90:	e06d      	b.n	8003f6e <UART_SetConfig+0x27e>
 8003e92:	2302      	movs	r3, #2
 8003e94:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003e98:	e069      	b.n	8003f6e <UART_SetConfig+0x27e>
 8003e9a:	2304      	movs	r3, #4
 8003e9c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003ea0:	e065      	b.n	8003f6e <UART_SetConfig+0x27e>
 8003ea2:	2308      	movs	r3, #8
 8003ea4:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003ea8:	e061      	b.n	8003f6e <UART_SetConfig+0x27e>
 8003eaa:	2310      	movs	r3, #16
 8003eac:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003eb0:	e05d      	b.n	8003f6e <UART_SetConfig+0x27e>
 8003eb2:	697b      	ldr	r3, [r7, #20]
 8003eb4:	681b      	ldr	r3, [r3, #0]
 8003eb6:	4a4b      	ldr	r2, [pc, #300]	; (8003fe4 <UART_SetConfig+0x2f4>)
 8003eb8:	4293      	cmp	r3, r2
 8003eba:	d125      	bne.n	8003f08 <UART_SetConfig+0x218>
 8003ebc:	4b46      	ldr	r3, [pc, #280]	; (8003fd8 <UART_SetConfig+0x2e8>)
 8003ebe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003ec2:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8003ec6:	2bc0      	cmp	r3, #192	; 0xc0
 8003ec8:	d016      	beq.n	8003ef8 <UART_SetConfig+0x208>
 8003eca:	2bc0      	cmp	r3, #192	; 0xc0
 8003ecc:	d818      	bhi.n	8003f00 <UART_SetConfig+0x210>
 8003ece:	2b80      	cmp	r3, #128	; 0x80
 8003ed0:	d00a      	beq.n	8003ee8 <UART_SetConfig+0x1f8>
 8003ed2:	2b80      	cmp	r3, #128	; 0x80
 8003ed4:	d814      	bhi.n	8003f00 <UART_SetConfig+0x210>
 8003ed6:	2b00      	cmp	r3, #0
 8003ed8:	d002      	beq.n	8003ee0 <UART_SetConfig+0x1f0>
 8003eda:	2b40      	cmp	r3, #64	; 0x40
 8003edc:	d008      	beq.n	8003ef0 <UART_SetConfig+0x200>
 8003ede:	e00f      	b.n	8003f00 <UART_SetConfig+0x210>
 8003ee0:	2300      	movs	r3, #0
 8003ee2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003ee6:	e042      	b.n	8003f6e <UART_SetConfig+0x27e>
 8003ee8:	2302      	movs	r3, #2
 8003eea:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003eee:	e03e      	b.n	8003f6e <UART_SetConfig+0x27e>
 8003ef0:	2304      	movs	r3, #4
 8003ef2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003ef6:	e03a      	b.n	8003f6e <UART_SetConfig+0x27e>
 8003ef8:	2308      	movs	r3, #8
 8003efa:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003efe:	e036      	b.n	8003f6e <UART_SetConfig+0x27e>
 8003f00:	2310      	movs	r3, #16
 8003f02:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003f06:	e032      	b.n	8003f6e <UART_SetConfig+0x27e>
 8003f08:	697b      	ldr	r3, [r7, #20]
 8003f0a:	681b      	ldr	r3, [r3, #0]
 8003f0c:	4a30      	ldr	r2, [pc, #192]	; (8003fd0 <UART_SetConfig+0x2e0>)
 8003f0e:	4293      	cmp	r3, r2
 8003f10:	d12a      	bne.n	8003f68 <UART_SetConfig+0x278>
 8003f12:	4b31      	ldr	r3, [pc, #196]	; (8003fd8 <UART_SetConfig+0x2e8>)
 8003f14:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003f18:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8003f1c:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8003f20:	d01a      	beq.n	8003f58 <UART_SetConfig+0x268>
 8003f22:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8003f26:	d81b      	bhi.n	8003f60 <UART_SetConfig+0x270>
 8003f28:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003f2c:	d00c      	beq.n	8003f48 <UART_SetConfig+0x258>
 8003f2e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003f32:	d815      	bhi.n	8003f60 <UART_SetConfig+0x270>
 8003f34:	2b00      	cmp	r3, #0
 8003f36:	d003      	beq.n	8003f40 <UART_SetConfig+0x250>
 8003f38:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003f3c:	d008      	beq.n	8003f50 <UART_SetConfig+0x260>
 8003f3e:	e00f      	b.n	8003f60 <UART_SetConfig+0x270>
 8003f40:	2300      	movs	r3, #0
 8003f42:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003f46:	e012      	b.n	8003f6e <UART_SetConfig+0x27e>
 8003f48:	2302      	movs	r3, #2
 8003f4a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003f4e:	e00e      	b.n	8003f6e <UART_SetConfig+0x27e>
 8003f50:	2304      	movs	r3, #4
 8003f52:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003f56:	e00a      	b.n	8003f6e <UART_SetConfig+0x27e>
 8003f58:	2308      	movs	r3, #8
 8003f5a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003f5e:	e006      	b.n	8003f6e <UART_SetConfig+0x27e>
 8003f60:	2310      	movs	r3, #16
 8003f62:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003f66:	e002      	b.n	8003f6e <UART_SetConfig+0x27e>
 8003f68:	2310      	movs	r3, #16
 8003f6a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8003f6e:	697b      	ldr	r3, [r7, #20]
 8003f70:	681b      	ldr	r3, [r3, #0]
 8003f72:	4a17      	ldr	r2, [pc, #92]	; (8003fd0 <UART_SetConfig+0x2e0>)
 8003f74:	4293      	cmp	r3, r2
 8003f76:	f040 80a8 	bne.w	80040ca <UART_SetConfig+0x3da>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8003f7a:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8003f7e:	2b08      	cmp	r3, #8
 8003f80:	d834      	bhi.n	8003fec <UART_SetConfig+0x2fc>
 8003f82:	a201      	add	r2, pc, #4	; (adr r2, 8003f88 <UART_SetConfig+0x298>)
 8003f84:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003f88:	08003fad 	.word	0x08003fad
 8003f8c:	08003fed 	.word	0x08003fed
 8003f90:	08003fb5 	.word	0x08003fb5
 8003f94:	08003fed 	.word	0x08003fed
 8003f98:	08003fbb 	.word	0x08003fbb
 8003f9c:	08003fed 	.word	0x08003fed
 8003fa0:	08003fed 	.word	0x08003fed
 8003fa4:	08003fed 	.word	0x08003fed
 8003fa8:	08003fc3 	.word	0x08003fc3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003fac:	f7ff fbee 	bl	800378c <HAL_RCC_GetPCLK1Freq>
 8003fb0:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8003fb2:	e021      	b.n	8003ff8 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003fb4:	4b0c      	ldr	r3, [pc, #48]	; (8003fe8 <UART_SetConfig+0x2f8>)
 8003fb6:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8003fb8:	e01e      	b.n	8003ff8 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003fba:	f7ff fb79 	bl	80036b0 <HAL_RCC_GetSysClockFreq>
 8003fbe:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8003fc0:	e01a      	b.n	8003ff8 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003fc2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003fc6:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8003fc8:	e016      	b.n	8003ff8 <UART_SetConfig+0x308>
 8003fca:	bf00      	nop
 8003fcc:	cfff69f3 	.word	0xcfff69f3
 8003fd0:	40008000 	.word	0x40008000
 8003fd4:	40013800 	.word	0x40013800
 8003fd8:	40021000 	.word	0x40021000
 8003fdc:	40004400 	.word	0x40004400
 8003fe0:	40004800 	.word	0x40004800
 8003fe4:	40004c00 	.word	0x40004c00
 8003fe8:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 8003fec:	2300      	movs	r3, #0
 8003fee:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 8003ff0:	2301      	movs	r3, #1
 8003ff2:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8003ff6:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8003ff8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ffa:	2b00      	cmp	r3, #0
 8003ffc:	f000 812a 	beq.w	8004254 <UART_SetConfig+0x564>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8004000:	697b      	ldr	r3, [r7, #20]
 8004002:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004004:	4a9e      	ldr	r2, [pc, #632]	; (8004280 <UART_SetConfig+0x590>)
 8004006:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800400a:	461a      	mov	r2, r3
 800400c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800400e:	fbb3 f3f2 	udiv	r3, r3, r2
 8004012:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8004014:	697b      	ldr	r3, [r7, #20]
 8004016:	685a      	ldr	r2, [r3, #4]
 8004018:	4613      	mov	r3, r2
 800401a:	005b      	lsls	r3, r3, #1
 800401c:	4413      	add	r3, r2
 800401e:	69ba      	ldr	r2, [r7, #24]
 8004020:	429a      	cmp	r2, r3
 8004022:	d305      	bcc.n	8004030 <UART_SetConfig+0x340>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8004024:	697b      	ldr	r3, [r7, #20]
 8004026:	685b      	ldr	r3, [r3, #4]
 8004028:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800402a:	69ba      	ldr	r2, [r7, #24]
 800402c:	429a      	cmp	r2, r3
 800402e:	d903      	bls.n	8004038 <UART_SetConfig+0x348>
      {
        ret = HAL_ERROR;
 8004030:	2301      	movs	r3, #1
 8004032:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8004036:	e10d      	b.n	8004254 <UART_SetConfig+0x564>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004038:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800403a:	2200      	movs	r2, #0
 800403c:	60bb      	str	r3, [r7, #8]
 800403e:	60fa      	str	r2, [r7, #12]
 8004040:	697b      	ldr	r3, [r7, #20]
 8004042:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004044:	4a8e      	ldr	r2, [pc, #568]	; (8004280 <UART_SetConfig+0x590>)
 8004046:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800404a:	b29b      	uxth	r3, r3
 800404c:	2200      	movs	r2, #0
 800404e:	603b      	str	r3, [r7, #0]
 8004050:	607a      	str	r2, [r7, #4]
 8004052:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004056:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800405a:	f7fc f8dd 	bl	8000218 <__aeabi_uldivmod>
 800405e:	4602      	mov	r2, r0
 8004060:	460b      	mov	r3, r1
 8004062:	4610      	mov	r0, r2
 8004064:	4619      	mov	r1, r3
 8004066:	f04f 0200 	mov.w	r2, #0
 800406a:	f04f 0300 	mov.w	r3, #0
 800406e:	020b      	lsls	r3, r1, #8
 8004070:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8004074:	0202      	lsls	r2, r0, #8
 8004076:	6979      	ldr	r1, [r7, #20]
 8004078:	6849      	ldr	r1, [r1, #4]
 800407a:	0849      	lsrs	r1, r1, #1
 800407c:	2000      	movs	r0, #0
 800407e:	460c      	mov	r4, r1
 8004080:	4605      	mov	r5, r0
 8004082:	eb12 0804 	adds.w	r8, r2, r4
 8004086:	eb43 0905 	adc.w	r9, r3, r5
 800408a:	697b      	ldr	r3, [r7, #20]
 800408c:	685b      	ldr	r3, [r3, #4]
 800408e:	2200      	movs	r2, #0
 8004090:	469a      	mov	sl, r3
 8004092:	4693      	mov	fp, r2
 8004094:	4652      	mov	r2, sl
 8004096:	465b      	mov	r3, fp
 8004098:	4640      	mov	r0, r8
 800409a:	4649      	mov	r1, r9
 800409c:	f7fc f8bc 	bl	8000218 <__aeabi_uldivmod>
 80040a0:	4602      	mov	r2, r0
 80040a2:	460b      	mov	r3, r1
 80040a4:	4613      	mov	r3, r2
 80040a6:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80040a8:	6a3b      	ldr	r3, [r7, #32]
 80040aa:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80040ae:	d308      	bcc.n	80040c2 <UART_SetConfig+0x3d2>
 80040b0:	6a3b      	ldr	r3, [r7, #32]
 80040b2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80040b6:	d204      	bcs.n	80040c2 <UART_SetConfig+0x3d2>
        {
          huart->Instance->BRR = usartdiv;
 80040b8:	697b      	ldr	r3, [r7, #20]
 80040ba:	681b      	ldr	r3, [r3, #0]
 80040bc:	6a3a      	ldr	r2, [r7, #32]
 80040be:	60da      	str	r2, [r3, #12]
 80040c0:	e0c8      	b.n	8004254 <UART_SetConfig+0x564>
        }
        else
        {
          ret = HAL_ERROR;
 80040c2:	2301      	movs	r3, #1
 80040c4:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 80040c8:	e0c4      	b.n	8004254 <UART_SetConfig+0x564>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80040ca:	697b      	ldr	r3, [r7, #20]
 80040cc:	69db      	ldr	r3, [r3, #28]
 80040ce:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80040d2:	d167      	bne.n	80041a4 <UART_SetConfig+0x4b4>
  {
    switch (clocksource)
 80040d4:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 80040d8:	2b08      	cmp	r3, #8
 80040da:	d828      	bhi.n	800412e <UART_SetConfig+0x43e>
 80040dc:	a201      	add	r2, pc, #4	; (adr r2, 80040e4 <UART_SetConfig+0x3f4>)
 80040de:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80040e2:	bf00      	nop
 80040e4:	08004109 	.word	0x08004109
 80040e8:	08004111 	.word	0x08004111
 80040ec:	08004119 	.word	0x08004119
 80040f0:	0800412f 	.word	0x0800412f
 80040f4:	0800411f 	.word	0x0800411f
 80040f8:	0800412f 	.word	0x0800412f
 80040fc:	0800412f 	.word	0x0800412f
 8004100:	0800412f 	.word	0x0800412f
 8004104:	08004127 	.word	0x08004127
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004108:	f7ff fb40 	bl	800378c <HAL_RCC_GetPCLK1Freq>
 800410c:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800410e:	e014      	b.n	800413a <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004110:	f7ff fb52 	bl	80037b8 <HAL_RCC_GetPCLK2Freq>
 8004114:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8004116:	e010      	b.n	800413a <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004118:	4b5a      	ldr	r3, [pc, #360]	; (8004284 <UART_SetConfig+0x594>)
 800411a:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 800411c:	e00d      	b.n	800413a <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800411e:	f7ff fac7 	bl	80036b0 <HAL_RCC_GetSysClockFreq>
 8004122:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8004124:	e009      	b.n	800413a <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004126:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800412a:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 800412c:	e005      	b.n	800413a <UART_SetConfig+0x44a>
      default:
        pclk = 0U;
 800412e:	2300      	movs	r3, #0
 8004130:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 8004132:	2301      	movs	r3, #1
 8004134:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8004138:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800413a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800413c:	2b00      	cmp	r3, #0
 800413e:	f000 8089 	beq.w	8004254 <UART_SetConfig+0x564>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004142:	697b      	ldr	r3, [r7, #20]
 8004144:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004146:	4a4e      	ldr	r2, [pc, #312]	; (8004280 <UART_SetConfig+0x590>)
 8004148:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800414c:	461a      	mov	r2, r3
 800414e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004150:	fbb3 f3f2 	udiv	r3, r3, r2
 8004154:	005a      	lsls	r2, r3, #1
 8004156:	697b      	ldr	r3, [r7, #20]
 8004158:	685b      	ldr	r3, [r3, #4]
 800415a:	085b      	lsrs	r3, r3, #1
 800415c:	441a      	add	r2, r3
 800415e:	697b      	ldr	r3, [r7, #20]
 8004160:	685b      	ldr	r3, [r3, #4]
 8004162:	fbb2 f3f3 	udiv	r3, r2, r3
 8004166:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004168:	6a3b      	ldr	r3, [r7, #32]
 800416a:	2b0f      	cmp	r3, #15
 800416c:	d916      	bls.n	800419c <UART_SetConfig+0x4ac>
 800416e:	6a3b      	ldr	r3, [r7, #32]
 8004170:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004174:	d212      	bcs.n	800419c <UART_SetConfig+0x4ac>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004176:	6a3b      	ldr	r3, [r7, #32]
 8004178:	b29b      	uxth	r3, r3
 800417a:	f023 030f 	bic.w	r3, r3, #15
 800417e:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004180:	6a3b      	ldr	r3, [r7, #32]
 8004182:	085b      	lsrs	r3, r3, #1
 8004184:	b29b      	uxth	r3, r3
 8004186:	f003 0307 	and.w	r3, r3, #7
 800418a:	b29a      	uxth	r2, r3
 800418c:	8bfb      	ldrh	r3, [r7, #30]
 800418e:	4313      	orrs	r3, r2
 8004190:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8004192:	697b      	ldr	r3, [r7, #20]
 8004194:	681b      	ldr	r3, [r3, #0]
 8004196:	8bfa      	ldrh	r2, [r7, #30]
 8004198:	60da      	str	r2, [r3, #12]
 800419a:	e05b      	b.n	8004254 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 800419c:	2301      	movs	r3, #1
 800419e:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 80041a2:	e057      	b.n	8004254 <UART_SetConfig+0x564>
      }
    }
  }
  else
  {
    switch (clocksource)
 80041a4:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 80041a8:	2b08      	cmp	r3, #8
 80041aa:	d828      	bhi.n	80041fe <UART_SetConfig+0x50e>
 80041ac:	a201      	add	r2, pc, #4	; (adr r2, 80041b4 <UART_SetConfig+0x4c4>)
 80041ae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80041b2:	bf00      	nop
 80041b4:	080041d9 	.word	0x080041d9
 80041b8:	080041e1 	.word	0x080041e1
 80041bc:	080041e9 	.word	0x080041e9
 80041c0:	080041ff 	.word	0x080041ff
 80041c4:	080041ef 	.word	0x080041ef
 80041c8:	080041ff 	.word	0x080041ff
 80041cc:	080041ff 	.word	0x080041ff
 80041d0:	080041ff 	.word	0x080041ff
 80041d4:	080041f7 	.word	0x080041f7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80041d8:	f7ff fad8 	bl	800378c <HAL_RCC_GetPCLK1Freq>
 80041dc:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80041de:	e014      	b.n	800420a <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80041e0:	f7ff faea 	bl	80037b8 <HAL_RCC_GetPCLK2Freq>
 80041e4:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80041e6:	e010      	b.n	800420a <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80041e8:	4b26      	ldr	r3, [pc, #152]	; (8004284 <UART_SetConfig+0x594>)
 80041ea:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 80041ec:	e00d      	b.n	800420a <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80041ee:	f7ff fa5f 	bl	80036b0 <HAL_RCC_GetSysClockFreq>
 80041f2:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80041f4:	e009      	b.n	800420a <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80041f6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80041fa:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 80041fc:	e005      	b.n	800420a <UART_SetConfig+0x51a>
      default:
        pclk = 0U;
 80041fe:	2300      	movs	r3, #0
 8004200:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 8004202:	2301      	movs	r3, #1
 8004204:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8004208:	bf00      	nop
    }

    if (pclk != 0U)
 800420a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800420c:	2b00      	cmp	r3, #0
 800420e:	d021      	beq.n	8004254 <UART_SetConfig+0x564>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004210:	697b      	ldr	r3, [r7, #20]
 8004212:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004214:	4a1a      	ldr	r2, [pc, #104]	; (8004280 <UART_SetConfig+0x590>)
 8004216:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800421a:	461a      	mov	r2, r3
 800421c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800421e:	fbb3 f2f2 	udiv	r2, r3, r2
 8004222:	697b      	ldr	r3, [r7, #20]
 8004224:	685b      	ldr	r3, [r3, #4]
 8004226:	085b      	lsrs	r3, r3, #1
 8004228:	441a      	add	r2, r3
 800422a:	697b      	ldr	r3, [r7, #20]
 800422c:	685b      	ldr	r3, [r3, #4]
 800422e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004232:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004234:	6a3b      	ldr	r3, [r7, #32]
 8004236:	2b0f      	cmp	r3, #15
 8004238:	d909      	bls.n	800424e <UART_SetConfig+0x55e>
 800423a:	6a3b      	ldr	r3, [r7, #32]
 800423c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004240:	d205      	bcs.n	800424e <UART_SetConfig+0x55e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8004242:	6a3b      	ldr	r3, [r7, #32]
 8004244:	b29a      	uxth	r2, r3
 8004246:	697b      	ldr	r3, [r7, #20]
 8004248:	681b      	ldr	r3, [r3, #0]
 800424a:	60da      	str	r2, [r3, #12]
 800424c:	e002      	b.n	8004254 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 800424e:	2301      	movs	r3, #1
 8004250:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8004254:	697b      	ldr	r3, [r7, #20]
 8004256:	2201      	movs	r2, #1
 8004258:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 800425c:	697b      	ldr	r3, [r7, #20]
 800425e:	2201      	movs	r2, #1
 8004260:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8004264:	697b      	ldr	r3, [r7, #20]
 8004266:	2200      	movs	r2, #0
 8004268:	671a      	str	r2, [r3, #112]	; 0x70
  huart->TxISR = NULL;
 800426a:	697b      	ldr	r3, [r7, #20]
 800426c:	2200      	movs	r2, #0
 800426e:	675a      	str	r2, [r3, #116]	; 0x74

  return ret;
 8004270:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
}
 8004274:	4618      	mov	r0, r3
 8004276:	3730      	adds	r7, #48	; 0x30
 8004278:	46bd      	mov	sp, r7
 800427a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800427e:	bf00      	nop
 8004280:	080051d0 	.word	0x080051d0
 8004284:	00f42400 	.word	0x00f42400

08004288 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004288:	b480      	push	{r7}
 800428a:	b083      	sub	sp, #12
 800428c:	af00      	add	r7, sp, #0
 800428e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004294:	f003 0301 	and.w	r3, r3, #1
 8004298:	2b00      	cmp	r3, #0
 800429a:	d00a      	beq.n	80042b2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	681b      	ldr	r3, [r3, #0]
 80042a0:	685b      	ldr	r3, [r3, #4]
 80042a2:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	681b      	ldr	r3, [r3, #0]
 80042ae:	430a      	orrs	r2, r1
 80042b0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80042b6:	f003 0302 	and.w	r3, r3, #2
 80042ba:	2b00      	cmp	r3, #0
 80042bc:	d00a      	beq.n	80042d4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	681b      	ldr	r3, [r3, #0]
 80042c2:	685b      	ldr	r3, [r3, #4]
 80042c4:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	681b      	ldr	r3, [r3, #0]
 80042d0:	430a      	orrs	r2, r1
 80042d2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80042d8:	f003 0304 	and.w	r3, r3, #4
 80042dc:	2b00      	cmp	r3, #0
 80042de:	d00a      	beq.n	80042f6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	681b      	ldr	r3, [r3, #0]
 80042e4:	685b      	ldr	r3, [r3, #4]
 80042e6:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	681b      	ldr	r3, [r3, #0]
 80042f2:	430a      	orrs	r2, r1
 80042f4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80042fa:	f003 0308 	and.w	r3, r3, #8
 80042fe:	2b00      	cmp	r3, #0
 8004300:	d00a      	beq.n	8004318 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	681b      	ldr	r3, [r3, #0]
 8004306:	685b      	ldr	r3, [r3, #4]
 8004308:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	681b      	ldr	r3, [r3, #0]
 8004314:	430a      	orrs	r2, r1
 8004316:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800431c:	f003 0310 	and.w	r3, r3, #16
 8004320:	2b00      	cmp	r3, #0
 8004322:	d00a      	beq.n	800433a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	681b      	ldr	r3, [r3, #0]
 8004328:	689b      	ldr	r3, [r3, #8]
 800432a:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	681b      	ldr	r3, [r3, #0]
 8004336:	430a      	orrs	r2, r1
 8004338:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800433e:	f003 0320 	and.w	r3, r3, #32
 8004342:	2b00      	cmp	r3, #0
 8004344:	d00a      	beq.n	800435c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	681b      	ldr	r3, [r3, #0]
 800434a:	689b      	ldr	r3, [r3, #8]
 800434c:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	681b      	ldr	r3, [r3, #0]
 8004358:	430a      	orrs	r2, r1
 800435a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004360:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004364:	2b00      	cmp	r3, #0
 8004366:	d01a      	beq.n	800439e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	681b      	ldr	r3, [r3, #0]
 800436c:	685b      	ldr	r3, [r3, #4]
 800436e:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	681b      	ldr	r3, [r3, #0]
 800437a:	430a      	orrs	r2, r1
 800437c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004382:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004386:	d10a      	bne.n	800439e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	681b      	ldr	r3, [r3, #0]
 800438c:	685b      	ldr	r3, [r3, #4]
 800438e:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	681b      	ldr	r3, [r3, #0]
 800439a:	430a      	orrs	r2, r1
 800439c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80043a2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80043a6:	2b00      	cmp	r3, #0
 80043a8:	d00a      	beq.n	80043c0 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	681b      	ldr	r3, [r3, #0]
 80043ae:	685b      	ldr	r3, [r3, #4]
 80043b0:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	681b      	ldr	r3, [r3, #0]
 80043bc:	430a      	orrs	r2, r1
 80043be:	605a      	str	r2, [r3, #4]
  }
}
 80043c0:	bf00      	nop
 80043c2:	370c      	adds	r7, #12
 80043c4:	46bd      	mov	sp, r7
 80043c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043ca:	4770      	bx	lr

080043cc <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80043cc:	b580      	push	{r7, lr}
 80043ce:	b086      	sub	sp, #24
 80043d0:	af02      	add	r7, sp, #8
 80043d2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	2200      	movs	r2, #0
 80043d8:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80043dc:	f7fd fd1e 	bl	8001e1c <HAL_GetTick>
 80043e0:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	681b      	ldr	r3, [r3, #0]
 80043e6:	681b      	ldr	r3, [r3, #0]
 80043e8:	f003 0308 	and.w	r3, r3, #8
 80043ec:	2b08      	cmp	r3, #8
 80043ee:	d10e      	bne.n	800440e <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80043f0:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80043f4:	9300      	str	r3, [sp, #0]
 80043f6:	68fb      	ldr	r3, [r7, #12]
 80043f8:	2200      	movs	r2, #0
 80043fa:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 80043fe:	6878      	ldr	r0, [r7, #4]
 8004400:	f000 f82f 	bl	8004462 <UART_WaitOnFlagUntilTimeout>
 8004404:	4603      	mov	r3, r0
 8004406:	2b00      	cmp	r3, #0
 8004408:	d001      	beq.n	800440e <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800440a:	2303      	movs	r3, #3
 800440c:	e025      	b.n	800445a <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	681b      	ldr	r3, [r3, #0]
 8004412:	681b      	ldr	r3, [r3, #0]
 8004414:	f003 0304 	and.w	r3, r3, #4
 8004418:	2b04      	cmp	r3, #4
 800441a:	d10e      	bne.n	800443a <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800441c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8004420:	9300      	str	r3, [sp, #0]
 8004422:	68fb      	ldr	r3, [r7, #12]
 8004424:	2200      	movs	r2, #0
 8004426:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800442a:	6878      	ldr	r0, [r7, #4]
 800442c:	f000 f819 	bl	8004462 <UART_WaitOnFlagUntilTimeout>
 8004430:	4603      	mov	r3, r0
 8004432:	2b00      	cmp	r3, #0
 8004434:	d001      	beq.n	800443a <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004436:	2303      	movs	r3, #3
 8004438:	e00f      	b.n	800445a <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	2220      	movs	r2, #32
 800443e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_READY;
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	2220      	movs	r2, #32
 8004446:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	2200      	movs	r2, #0
 800444e:	66da      	str	r2, [r3, #108]	; 0x6c

  __HAL_UNLOCK(huart);
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	2200      	movs	r2, #0
 8004454:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8004458:	2300      	movs	r3, #0
}
 800445a:	4618      	mov	r0, r3
 800445c:	3710      	adds	r7, #16
 800445e:	46bd      	mov	sp, r7
 8004460:	bd80      	pop	{r7, pc}

08004462 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8004462:	b580      	push	{r7, lr}
 8004464:	b09c      	sub	sp, #112	; 0x70
 8004466:	af00      	add	r7, sp, #0
 8004468:	60f8      	str	r0, [r7, #12]
 800446a:	60b9      	str	r1, [r7, #8]
 800446c:	603b      	str	r3, [r7, #0]
 800446e:	4613      	mov	r3, r2
 8004470:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004472:	e0a9      	b.n	80045c8 <UART_WaitOnFlagUntilTimeout+0x166>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004474:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8004476:	f1b3 3fff 	cmp.w	r3, #4294967295
 800447a:	f000 80a5 	beq.w	80045c8 <UART_WaitOnFlagUntilTimeout+0x166>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800447e:	f7fd fccd 	bl	8001e1c <HAL_GetTick>
 8004482:	4602      	mov	r2, r0
 8004484:	683b      	ldr	r3, [r7, #0]
 8004486:	1ad3      	subs	r3, r2, r3
 8004488:	6fba      	ldr	r2, [r7, #120]	; 0x78
 800448a:	429a      	cmp	r2, r3
 800448c:	d302      	bcc.n	8004494 <UART_WaitOnFlagUntilTimeout+0x32>
 800448e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8004490:	2b00      	cmp	r3, #0
 8004492:	d140      	bne.n	8004516 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8004494:	68fb      	ldr	r3, [r7, #12]
 8004496:	681b      	ldr	r3, [r3, #0]
 8004498:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800449a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800449c:	e853 3f00 	ldrex	r3, [r3]
 80044a0:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 80044a2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80044a4:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80044a8:	667b      	str	r3, [r7, #100]	; 0x64
 80044aa:	68fb      	ldr	r3, [r7, #12]
 80044ac:	681b      	ldr	r3, [r3, #0]
 80044ae:	461a      	mov	r2, r3
 80044b0:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80044b2:	65fb      	str	r3, [r7, #92]	; 0x5c
 80044b4:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80044b6:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80044b8:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 80044ba:	e841 2300 	strex	r3, r2, [r1]
 80044be:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 80044c0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80044c2:	2b00      	cmp	r3, #0
 80044c4:	d1e6      	bne.n	8004494 <UART_WaitOnFlagUntilTimeout+0x32>
                                                USART_CR1_TXEIE_TXFNFIE));
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80044c6:	68fb      	ldr	r3, [r7, #12]
 80044c8:	681b      	ldr	r3, [r3, #0]
 80044ca:	3308      	adds	r3, #8
 80044cc:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80044ce:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80044d0:	e853 3f00 	ldrex	r3, [r3]
 80044d4:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80044d6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80044d8:	f023 0301 	bic.w	r3, r3, #1
 80044dc:	663b      	str	r3, [r7, #96]	; 0x60
 80044de:	68fb      	ldr	r3, [r7, #12]
 80044e0:	681b      	ldr	r3, [r3, #0]
 80044e2:	3308      	adds	r3, #8
 80044e4:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80044e6:	64ba      	str	r2, [r7, #72]	; 0x48
 80044e8:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80044ea:	6c79      	ldr	r1, [r7, #68]	; 0x44
 80044ec:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80044ee:	e841 2300 	strex	r3, r2, [r1]
 80044f2:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 80044f4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80044f6:	2b00      	cmp	r3, #0
 80044f8:	d1e5      	bne.n	80044c6 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 80044fa:	68fb      	ldr	r3, [r7, #12]
 80044fc:	2220      	movs	r2, #32
 80044fe:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        huart->RxState = HAL_UART_STATE_READY;
 8004502:	68fb      	ldr	r3, [r7, #12]
 8004504:	2220      	movs	r2, #32
 8004506:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        __HAL_UNLOCK(huart);
 800450a:	68fb      	ldr	r3, [r7, #12]
 800450c:	2200      	movs	r2, #0
 800450e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        return HAL_TIMEOUT;
 8004512:	2303      	movs	r3, #3
 8004514:	e069      	b.n	80045ea <UART_WaitOnFlagUntilTimeout+0x188>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8004516:	68fb      	ldr	r3, [r7, #12]
 8004518:	681b      	ldr	r3, [r3, #0]
 800451a:	681b      	ldr	r3, [r3, #0]
 800451c:	f003 0304 	and.w	r3, r3, #4
 8004520:	2b00      	cmp	r3, #0
 8004522:	d051      	beq.n	80045c8 <UART_WaitOnFlagUntilTimeout+0x166>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8004524:	68fb      	ldr	r3, [r7, #12]
 8004526:	681b      	ldr	r3, [r3, #0]
 8004528:	69db      	ldr	r3, [r3, #28]
 800452a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800452e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004532:	d149      	bne.n	80045c8 <UART_WaitOnFlagUntilTimeout+0x166>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004534:	68fb      	ldr	r3, [r7, #12]
 8004536:	681b      	ldr	r3, [r3, #0]
 8004538:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800453c:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 800453e:	68fb      	ldr	r3, [r7, #12]
 8004540:	681b      	ldr	r3, [r3, #0]
 8004542:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004544:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004546:	e853 3f00 	ldrex	r3, [r3]
 800454a:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800454c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800454e:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8004552:	66fb      	str	r3, [r7, #108]	; 0x6c
 8004554:	68fb      	ldr	r3, [r7, #12]
 8004556:	681b      	ldr	r3, [r3, #0]
 8004558:	461a      	mov	r2, r3
 800455a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800455c:	637b      	str	r3, [r7, #52]	; 0x34
 800455e:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004560:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8004562:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004564:	e841 2300 	strex	r3, r2, [r1]
 8004568:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800456a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800456c:	2b00      	cmp	r3, #0
 800456e:	d1e6      	bne.n	800453e <UART_WaitOnFlagUntilTimeout+0xdc>
                                                  USART_CR1_TXEIE_TXFNFIE));
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004570:	68fb      	ldr	r3, [r7, #12]
 8004572:	681b      	ldr	r3, [r3, #0]
 8004574:	3308      	adds	r3, #8
 8004576:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004578:	697b      	ldr	r3, [r7, #20]
 800457a:	e853 3f00 	ldrex	r3, [r3]
 800457e:	613b      	str	r3, [r7, #16]
   return(result);
 8004580:	693b      	ldr	r3, [r7, #16]
 8004582:	f023 0301 	bic.w	r3, r3, #1
 8004586:	66bb      	str	r3, [r7, #104]	; 0x68
 8004588:	68fb      	ldr	r3, [r7, #12]
 800458a:	681b      	ldr	r3, [r3, #0]
 800458c:	3308      	adds	r3, #8
 800458e:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8004590:	623a      	str	r2, [r7, #32]
 8004592:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004594:	69f9      	ldr	r1, [r7, #28]
 8004596:	6a3a      	ldr	r2, [r7, #32]
 8004598:	e841 2300 	strex	r3, r2, [r1]
 800459c:	61bb      	str	r3, [r7, #24]
   return(result);
 800459e:	69bb      	ldr	r3, [r7, #24]
 80045a0:	2b00      	cmp	r3, #0
 80045a2:	d1e5      	bne.n	8004570 <UART_WaitOnFlagUntilTimeout+0x10e>

          huart->gState = HAL_UART_STATE_READY;
 80045a4:	68fb      	ldr	r3, [r7, #12]
 80045a6:	2220      	movs	r2, #32
 80045a8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          huart->RxState = HAL_UART_STATE_READY;
 80045ac:	68fb      	ldr	r3, [r7, #12]
 80045ae:	2220      	movs	r2, #32
 80045b0:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80045b4:	68fb      	ldr	r3, [r7, #12]
 80045b6:	2220      	movs	r2, #32
 80045b8:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80045bc:	68fb      	ldr	r3, [r7, #12]
 80045be:	2200      	movs	r2, #0
 80045c0:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          return HAL_TIMEOUT;
 80045c4:	2303      	movs	r3, #3
 80045c6:	e010      	b.n	80045ea <UART_WaitOnFlagUntilTimeout+0x188>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80045c8:	68fb      	ldr	r3, [r7, #12]
 80045ca:	681b      	ldr	r3, [r3, #0]
 80045cc:	69da      	ldr	r2, [r3, #28]
 80045ce:	68bb      	ldr	r3, [r7, #8]
 80045d0:	4013      	ands	r3, r2
 80045d2:	68ba      	ldr	r2, [r7, #8]
 80045d4:	429a      	cmp	r2, r3
 80045d6:	bf0c      	ite	eq
 80045d8:	2301      	moveq	r3, #1
 80045da:	2300      	movne	r3, #0
 80045dc:	b2db      	uxtb	r3, r3
 80045de:	461a      	mov	r2, r3
 80045e0:	79fb      	ldrb	r3, [r7, #7]
 80045e2:	429a      	cmp	r2, r3
 80045e4:	f43f af46 	beq.w	8004474 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80045e8:	2300      	movs	r3, #0
}
 80045ea:	4618      	mov	r0, r3
 80045ec:	3770      	adds	r7, #112	; 0x70
 80045ee:	46bd      	mov	sp, r7
 80045f0:	bd80      	pop	{r7, pc}

080045f2 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 80045f2:	b480      	push	{r7}
 80045f4:	b085      	sub	sp, #20
 80045f6:	af00      	add	r7, sp, #0
 80045f8:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8004600:	2b01      	cmp	r3, #1
 8004602:	d101      	bne.n	8004608 <HAL_UARTEx_DisableFifoMode+0x16>
 8004604:	2302      	movs	r3, #2
 8004606:	e027      	b.n	8004658 <HAL_UARTEx_DisableFifoMode+0x66>
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	2201      	movs	r2, #1
 800460c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	2224      	movs	r2, #36	; 0x24
 8004614:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	681b      	ldr	r3, [r3, #0]
 800461c:	681b      	ldr	r3, [r3, #0]
 800461e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	681b      	ldr	r3, [r3, #0]
 8004624:	681a      	ldr	r2, [r3, #0]
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	681b      	ldr	r3, [r3, #0]
 800462a:	f022 0201 	bic.w	r2, r2, #1
 800462e:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8004630:	68fb      	ldr	r3, [r7, #12]
 8004632:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8004636:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	2200      	movs	r2, #0
 800463c:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	681b      	ldr	r3, [r3, #0]
 8004642:	68fa      	ldr	r2, [r7, #12]
 8004644:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	2220      	movs	r2, #32
 800464a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	2200      	movs	r2, #0
 8004652:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8004656:	2300      	movs	r3, #0
}
 8004658:	4618      	mov	r0, r3
 800465a:	3714      	adds	r7, #20
 800465c:	46bd      	mov	sp, r7
 800465e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004662:	4770      	bx	lr

08004664 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8004664:	b580      	push	{r7, lr}
 8004666:	b084      	sub	sp, #16
 8004668:	af00      	add	r7, sp, #0
 800466a:	6078      	str	r0, [r7, #4]
 800466c:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8004674:	2b01      	cmp	r3, #1
 8004676:	d101      	bne.n	800467c <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8004678:	2302      	movs	r3, #2
 800467a:	e02d      	b.n	80046d8 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	2201      	movs	r2, #1
 8004680:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	2224      	movs	r2, #36	; 0x24
 8004688:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	681b      	ldr	r3, [r3, #0]
 8004690:	681b      	ldr	r3, [r3, #0]
 8004692:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	681b      	ldr	r3, [r3, #0]
 8004698:	681a      	ldr	r2, [r3, #0]
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	681b      	ldr	r3, [r3, #0]
 800469e:	f022 0201 	bic.w	r2, r2, #1
 80046a2:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	681b      	ldr	r3, [r3, #0]
 80046a8:	689b      	ldr	r3, [r3, #8]
 80046aa:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	681b      	ldr	r3, [r3, #0]
 80046b2:	683a      	ldr	r2, [r7, #0]
 80046b4:	430a      	orrs	r2, r1
 80046b6:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80046b8:	6878      	ldr	r0, [r7, #4]
 80046ba:	f000 f84f 	bl	800475c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	681b      	ldr	r3, [r3, #0]
 80046c2:	68fa      	ldr	r2, [r7, #12]
 80046c4:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	2220      	movs	r2, #32
 80046ca:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	2200      	movs	r2, #0
 80046d2:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 80046d6:	2300      	movs	r3, #0
}
 80046d8:	4618      	mov	r0, r3
 80046da:	3710      	adds	r7, #16
 80046dc:	46bd      	mov	sp, r7
 80046de:	bd80      	pop	{r7, pc}

080046e0 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80046e0:	b580      	push	{r7, lr}
 80046e2:	b084      	sub	sp, #16
 80046e4:	af00      	add	r7, sp, #0
 80046e6:	6078      	str	r0, [r7, #4]
 80046e8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 80046f0:	2b01      	cmp	r3, #1
 80046f2:	d101      	bne.n	80046f8 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 80046f4:	2302      	movs	r3, #2
 80046f6:	e02d      	b.n	8004754 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	2201      	movs	r2, #1
 80046fc:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	2224      	movs	r2, #36	; 0x24
 8004704:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	681b      	ldr	r3, [r3, #0]
 800470c:	681b      	ldr	r3, [r3, #0]
 800470e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	681b      	ldr	r3, [r3, #0]
 8004714:	681a      	ldr	r2, [r3, #0]
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	681b      	ldr	r3, [r3, #0]
 800471a:	f022 0201 	bic.w	r2, r2, #1
 800471e:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	681b      	ldr	r3, [r3, #0]
 8004724:	689b      	ldr	r3, [r3, #8]
 8004726:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	681b      	ldr	r3, [r3, #0]
 800472e:	683a      	ldr	r2, [r7, #0]
 8004730:	430a      	orrs	r2, r1
 8004732:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8004734:	6878      	ldr	r0, [r7, #4]
 8004736:	f000 f811 	bl	800475c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	681b      	ldr	r3, [r3, #0]
 800473e:	68fa      	ldr	r2, [r7, #12]
 8004740:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	2220      	movs	r2, #32
 8004746:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	2200      	movs	r2, #0
 800474e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8004752:	2300      	movs	r3, #0
}
 8004754:	4618      	mov	r0, r3
 8004756:	3710      	adds	r7, #16
 8004758:	46bd      	mov	sp, r7
 800475a:	bd80      	pop	{r7, pc}

0800475c <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800475c:	b480      	push	{r7}
 800475e:	b085      	sub	sp, #20
 8004760:	af00      	add	r7, sp, #0
 8004762:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004768:	2b00      	cmp	r3, #0
 800476a:	d108      	bne.n	800477e <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	2201      	movs	r2, #1
 8004770:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	2201      	movs	r2, #1
 8004778:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800477c:	e031      	b.n	80047e2 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800477e:	2308      	movs	r3, #8
 8004780:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8004782:	2308      	movs	r3, #8
 8004784:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	681b      	ldr	r3, [r3, #0]
 800478a:	689b      	ldr	r3, [r3, #8]
 800478c:	0e5b      	lsrs	r3, r3, #25
 800478e:	b2db      	uxtb	r3, r3
 8004790:	f003 0307 	and.w	r3, r3, #7
 8004794:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	681b      	ldr	r3, [r3, #0]
 800479a:	689b      	ldr	r3, [r3, #8]
 800479c:	0f5b      	lsrs	r3, r3, #29
 800479e:	b2db      	uxtb	r3, r3
 80047a0:	f003 0307 	and.w	r3, r3, #7
 80047a4:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80047a6:	7bbb      	ldrb	r3, [r7, #14]
 80047a8:	7b3a      	ldrb	r2, [r7, #12]
 80047aa:	4911      	ldr	r1, [pc, #68]	; (80047f0 <UARTEx_SetNbDataToProcess+0x94>)
 80047ac:	5c8a      	ldrb	r2, [r1, r2]
 80047ae:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 80047b2:	7b3a      	ldrb	r2, [r7, #12]
 80047b4:	490f      	ldr	r1, [pc, #60]	; (80047f4 <UARTEx_SetNbDataToProcess+0x98>)
 80047b6:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80047b8:	fb93 f3f2 	sdiv	r3, r3, r2
 80047bc:	b29a      	uxth	r2, r3
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80047c4:	7bfb      	ldrb	r3, [r7, #15]
 80047c6:	7b7a      	ldrb	r2, [r7, #13]
 80047c8:	4909      	ldr	r1, [pc, #36]	; (80047f0 <UARTEx_SetNbDataToProcess+0x94>)
 80047ca:	5c8a      	ldrb	r2, [r1, r2]
 80047cc:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 80047d0:	7b7a      	ldrb	r2, [r7, #13]
 80047d2:	4908      	ldr	r1, [pc, #32]	; (80047f4 <UARTEx_SetNbDataToProcess+0x98>)
 80047d4:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80047d6:	fb93 f3f2 	sdiv	r3, r3, r2
 80047da:	b29a      	uxth	r2, r3
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 80047e2:	bf00      	nop
 80047e4:	3714      	adds	r7, #20
 80047e6:	46bd      	mov	sp, r7
 80047e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047ec:	4770      	bx	lr
 80047ee:	bf00      	nop
 80047f0:	080051e8 	.word	0x080051e8
 80047f4:	080051f0 	.word	0x080051f0

080047f8 <_ZdlPvj>:
 80047f8:	f000 b800 	b.w	80047fc <_ZdlPv>

080047fc <_ZdlPv>:
 80047fc:	f000 b824 	b.w	8004848 <free>

08004800 <__libc_init_array>:
 8004800:	b570      	push	{r4, r5, r6, lr}
 8004802:	4d0d      	ldr	r5, [pc, #52]	; (8004838 <__libc_init_array+0x38>)
 8004804:	4c0d      	ldr	r4, [pc, #52]	; (800483c <__libc_init_array+0x3c>)
 8004806:	1b64      	subs	r4, r4, r5
 8004808:	10a4      	asrs	r4, r4, #2
 800480a:	2600      	movs	r6, #0
 800480c:	42a6      	cmp	r6, r4
 800480e:	d109      	bne.n	8004824 <__libc_init_array+0x24>
 8004810:	4d0b      	ldr	r5, [pc, #44]	; (8004840 <__libc_init_array+0x40>)
 8004812:	4c0c      	ldr	r4, [pc, #48]	; (8004844 <__libc_init_array+0x44>)
 8004814:	f000 f882 	bl	800491c <_init>
 8004818:	1b64      	subs	r4, r4, r5
 800481a:	10a4      	asrs	r4, r4, #2
 800481c:	2600      	movs	r6, #0
 800481e:	42a6      	cmp	r6, r4
 8004820:	d105      	bne.n	800482e <__libc_init_array+0x2e>
 8004822:	bd70      	pop	{r4, r5, r6, pc}
 8004824:	f855 3b04 	ldr.w	r3, [r5], #4
 8004828:	4798      	blx	r3
 800482a:	3601      	adds	r6, #1
 800482c:	e7ee      	b.n	800480c <__libc_init_array+0xc>
 800482e:	f855 3b04 	ldr.w	r3, [r5], #4
 8004832:	4798      	blx	r3
 8004834:	3601      	adds	r6, #1
 8004836:	e7f2      	b.n	800481e <__libc_init_array+0x1e>
 8004838:	08005200 	.word	0x08005200
 800483c:	08005200 	.word	0x08005200
 8004840:	08005200 	.word	0x08005200
 8004844:	08005208 	.word	0x08005208

08004848 <free>:
 8004848:	4b02      	ldr	r3, [pc, #8]	; (8004854 <free+0xc>)
 800484a:	4601      	mov	r1, r0
 800484c:	6818      	ldr	r0, [r3, #0]
 800484e:	f000 b80b 	b.w	8004868 <_free_r>
 8004852:	bf00      	nop
 8004854:	20000010 	.word	0x20000010

08004858 <memset>:
 8004858:	4402      	add	r2, r0
 800485a:	4603      	mov	r3, r0
 800485c:	4293      	cmp	r3, r2
 800485e:	d100      	bne.n	8004862 <memset+0xa>
 8004860:	4770      	bx	lr
 8004862:	f803 1b01 	strb.w	r1, [r3], #1
 8004866:	e7f9      	b.n	800485c <memset+0x4>

08004868 <_free_r>:
 8004868:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800486a:	2900      	cmp	r1, #0
 800486c:	d044      	beq.n	80048f8 <_free_r+0x90>
 800486e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004872:	9001      	str	r0, [sp, #4]
 8004874:	2b00      	cmp	r3, #0
 8004876:	f1a1 0404 	sub.w	r4, r1, #4
 800487a:	bfb8      	it	lt
 800487c:	18e4      	addlt	r4, r4, r3
 800487e:	f000 f83f 	bl	8004900 <__malloc_lock>
 8004882:	4a1e      	ldr	r2, [pc, #120]	; (80048fc <_free_r+0x94>)
 8004884:	9801      	ldr	r0, [sp, #4]
 8004886:	6813      	ldr	r3, [r2, #0]
 8004888:	b933      	cbnz	r3, 8004898 <_free_r+0x30>
 800488a:	6063      	str	r3, [r4, #4]
 800488c:	6014      	str	r4, [r2, #0]
 800488e:	b003      	add	sp, #12
 8004890:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8004894:	f000 b83a 	b.w	800490c <__malloc_unlock>
 8004898:	42a3      	cmp	r3, r4
 800489a:	d908      	bls.n	80048ae <_free_r+0x46>
 800489c:	6825      	ldr	r5, [r4, #0]
 800489e:	1961      	adds	r1, r4, r5
 80048a0:	428b      	cmp	r3, r1
 80048a2:	bf01      	itttt	eq
 80048a4:	6819      	ldreq	r1, [r3, #0]
 80048a6:	685b      	ldreq	r3, [r3, #4]
 80048a8:	1949      	addeq	r1, r1, r5
 80048aa:	6021      	streq	r1, [r4, #0]
 80048ac:	e7ed      	b.n	800488a <_free_r+0x22>
 80048ae:	461a      	mov	r2, r3
 80048b0:	685b      	ldr	r3, [r3, #4]
 80048b2:	b10b      	cbz	r3, 80048b8 <_free_r+0x50>
 80048b4:	42a3      	cmp	r3, r4
 80048b6:	d9fa      	bls.n	80048ae <_free_r+0x46>
 80048b8:	6811      	ldr	r1, [r2, #0]
 80048ba:	1855      	adds	r5, r2, r1
 80048bc:	42a5      	cmp	r5, r4
 80048be:	d10b      	bne.n	80048d8 <_free_r+0x70>
 80048c0:	6824      	ldr	r4, [r4, #0]
 80048c2:	4421      	add	r1, r4
 80048c4:	1854      	adds	r4, r2, r1
 80048c6:	42a3      	cmp	r3, r4
 80048c8:	6011      	str	r1, [r2, #0]
 80048ca:	d1e0      	bne.n	800488e <_free_r+0x26>
 80048cc:	681c      	ldr	r4, [r3, #0]
 80048ce:	685b      	ldr	r3, [r3, #4]
 80048d0:	6053      	str	r3, [r2, #4]
 80048d2:	4421      	add	r1, r4
 80048d4:	6011      	str	r1, [r2, #0]
 80048d6:	e7da      	b.n	800488e <_free_r+0x26>
 80048d8:	d902      	bls.n	80048e0 <_free_r+0x78>
 80048da:	230c      	movs	r3, #12
 80048dc:	6003      	str	r3, [r0, #0]
 80048de:	e7d6      	b.n	800488e <_free_r+0x26>
 80048e0:	6825      	ldr	r5, [r4, #0]
 80048e2:	1961      	adds	r1, r4, r5
 80048e4:	428b      	cmp	r3, r1
 80048e6:	bf04      	itt	eq
 80048e8:	6819      	ldreq	r1, [r3, #0]
 80048ea:	685b      	ldreq	r3, [r3, #4]
 80048ec:	6063      	str	r3, [r4, #4]
 80048ee:	bf04      	itt	eq
 80048f0:	1949      	addeq	r1, r1, r5
 80048f2:	6021      	streq	r1, [r4, #0]
 80048f4:	6054      	str	r4, [r2, #4]
 80048f6:	e7ca      	b.n	800488e <_free_r+0x26>
 80048f8:	b003      	add	sp, #12
 80048fa:	bd30      	pop	{r4, r5, pc}
 80048fc:	200008a0 	.word	0x200008a0

08004900 <__malloc_lock>:
 8004900:	4801      	ldr	r0, [pc, #4]	; (8004908 <__malloc_lock+0x8>)
 8004902:	f000 b809 	b.w	8004918 <__retarget_lock_acquire_recursive>
 8004906:	bf00      	nop
 8004908:	200008a4 	.word	0x200008a4

0800490c <__malloc_unlock>:
 800490c:	4801      	ldr	r0, [pc, #4]	; (8004914 <__malloc_unlock+0x8>)
 800490e:	f000 b804 	b.w	800491a <__retarget_lock_release_recursive>
 8004912:	bf00      	nop
 8004914:	200008a4 	.word	0x200008a4

08004918 <__retarget_lock_acquire_recursive>:
 8004918:	4770      	bx	lr

0800491a <__retarget_lock_release_recursive>:
 800491a:	4770      	bx	lr

0800491c <_init>:
 800491c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800491e:	bf00      	nop
 8004920:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004922:	bc08      	pop	{r3}
 8004924:	469e      	mov	lr, r3
 8004926:	4770      	bx	lr

08004928 <_fini>:
 8004928:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800492a:	bf00      	nop
 800492c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800492e:	bc08      	pop	{r3}
 8004930:	469e      	mov	lr, r3
 8004932:	4770      	bx	lr
