make[1]: Entering directory '/work/stu/dyzhang/projects/riosclass_template/verilog/dv/wb_port'
Makefile:30: /verilog/dv/make/sim.makefile: No such file or directory
make[1]: *** No rule to make target '/verilog/dv/make/sim.makefile'.  Stop.
make[1]: Leaving directory '/work/stu/dyzhang/projects/riosclass_template/verilog/dv/wb_port'
