
*** Running vivado
    with args -log layer_0_axi4_lite_register_m_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source layer_0_axi4_lite_register_m_0_0.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source layer_0_axi4_lite_register_m_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/git_repos/mnist_neuralnet/fpga/source/image_loader_module/rtl'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/git_repos/mnist_neuralnet/fpga/source/axi4_lite_layer_connector/rtl'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/git_repos/mnist_neuralnet/fpga/source/axi4_lite_register_module/rtl'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/git_repos/mnist_neuralnet/fpga/source/perceptron/rtl'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/git_repos/mnist_neuralnet/fpga/8_26_2024_validating_on_zybo_v1/8_26_2024_validating_on_zybo_v1.cache/ip 
Command: synth_design -top layer_0_axi4_lite_register_m_0_0 -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 20924 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:19 . Memory (MB): peak = 822.637 ; gain = 234.867
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'layer_0_axi4_lite_register_m_0_0' [c:/git_repos/mnist_neuralnet/fpga/8_26_2024_validating_on_zybo_v1/8_26_2024_validating_on_zybo_v1.srcs/sources_1/bd/layer_0/ip/layer_0_axi4_lite_register_m_0_0/synth/layer_0_axi4_lite_register_m_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'axi4_lite_register_module' [c:/git_repos/mnist_neuralnet/fpga/8_26_2024_validating_on_zybo_v1/8_26_2024_validating_on_zybo_v1.srcs/sources_1/bd/layer_0/ipshared/7767/axi4_lite_register_module.v:1]
INFO: [Synth 8-6155] done synthesizing module 'axi4_lite_register_module' (1#1) [c:/git_repos/mnist_neuralnet/fpga/8_26_2024_validating_on_zybo_v1/8_26_2024_validating_on_zybo_v1.srcs/sources_1/bd/layer_0/ipshared/7767/axi4_lite_register_module.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer_0_axi4_lite_register_m_0_0' (2#1) [c:/git_repos/mnist_neuralnet/fpga/8_26_2024_validating_on_zybo_v1/8_26_2024_validating_on_zybo_v1.srcs/sources_1/bd/layer_0/ip/layer_0_axi4_lite_register_m_0_0/synth/layer_0_axi4_lite_register_m_0_0.v:58]
WARNING: [Synth 8-3331] design axi4_lite_register_module has unconnected port s_axil_awaddr[31]
WARNING: [Synth 8-3331] design axi4_lite_register_module has unconnected port s_axil_awaddr[30]
WARNING: [Synth 8-3331] design axi4_lite_register_module has unconnected port s_axil_awaddr[29]
WARNING: [Synth 8-3331] design axi4_lite_register_module has unconnected port s_axil_awaddr[28]
WARNING: [Synth 8-3331] design axi4_lite_register_module has unconnected port s_axil_awaddr[27]
WARNING: [Synth 8-3331] design axi4_lite_register_module has unconnected port s_axil_awaddr[26]
WARNING: [Synth 8-3331] design axi4_lite_register_module has unconnected port s_axil_awaddr[25]
WARNING: [Synth 8-3331] design axi4_lite_register_module has unconnected port s_axil_awaddr[24]
WARNING: [Synth 8-3331] design axi4_lite_register_module has unconnected port s_axil_awaddr[23]
WARNING: [Synth 8-3331] design axi4_lite_register_module has unconnected port s_axil_awaddr[22]
WARNING: [Synth 8-3331] design axi4_lite_register_module has unconnected port s_axil_awaddr[21]
WARNING: [Synth 8-3331] design axi4_lite_register_module has unconnected port s_axil_awaddr[20]
WARNING: [Synth 8-3331] design axi4_lite_register_module has unconnected port s_axil_awaddr[19]
WARNING: [Synth 8-3331] design axi4_lite_register_module has unconnected port s_axil_awaddr[18]
WARNING: [Synth 8-3331] design axi4_lite_register_module has unconnected port s_axil_awaddr[17]
WARNING: [Synth 8-3331] design axi4_lite_register_module has unconnected port s_axil_awaddr[16]
WARNING: [Synth 8-3331] design axi4_lite_register_module has unconnected port s_axil_awaddr[15]
WARNING: [Synth 8-3331] design axi4_lite_register_module has unconnected port s_axil_awaddr[14]
WARNING: [Synth 8-3331] design axi4_lite_register_module has unconnected port s_axil_awaddr[13]
WARNING: [Synth 8-3331] design axi4_lite_register_module has unconnected port s_axil_awaddr[12]
WARNING: [Synth 8-3331] design axi4_lite_register_module has unconnected port s_axil_awaddr[11]
WARNING: [Synth 8-3331] design axi4_lite_register_module has unconnected port s_axil_awaddr[10]
WARNING: [Synth 8-3331] design axi4_lite_register_module has unconnected port s_axil_awaddr[9]
WARNING: [Synth 8-3331] design axi4_lite_register_module has unconnected port s_axil_awaddr[8]
WARNING: [Synth 8-3331] design axi4_lite_register_module has unconnected port s_axil_awaddr[7]
WARNING: [Synth 8-3331] design axi4_lite_register_module has unconnected port s_axil_awaddr[1]
WARNING: [Synth 8-3331] design axi4_lite_register_module has unconnected port s_axil_awaddr[0]
WARNING: [Synth 8-3331] design axi4_lite_register_module has unconnected port s_axil_awprot[2]
WARNING: [Synth 8-3331] design axi4_lite_register_module has unconnected port s_axil_awprot[1]
WARNING: [Synth 8-3331] design axi4_lite_register_module has unconnected port s_axil_awprot[0]
WARNING: [Synth 8-3331] design axi4_lite_register_module has unconnected port s_axil_wstrb[3]
WARNING: [Synth 8-3331] design axi4_lite_register_module has unconnected port s_axil_wstrb[2]
WARNING: [Synth 8-3331] design axi4_lite_register_module has unconnected port s_axil_wstrb[1]
WARNING: [Synth 8-3331] design axi4_lite_register_module has unconnected port s_axil_wstrb[0]
WARNING: [Synth 8-3331] design axi4_lite_register_module has unconnected port s_axil_araddr[31]
WARNING: [Synth 8-3331] design axi4_lite_register_module has unconnected port s_axil_araddr[30]
WARNING: [Synth 8-3331] design axi4_lite_register_module has unconnected port s_axil_araddr[29]
WARNING: [Synth 8-3331] design axi4_lite_register_module has unconnected port s_axil_araddr[28]
WARNING: [Synth 8-3331] design axi4_lite_register_module has unconnected port s_axil_araddr[27]
WARNING: [Synth 8-3331] design axi4_lite_register_module has unconnected port s_axil_araddr[26]
WARNING: [Synth 8-3331] design axi4_lite_register_module has unconnected port s_axil_araddr[25]
WARNING: [Synth 8-3331] design axi4_lite_register_module has unconnected port s_axil_araddr[24]
WARNING: [Synth 8-3331] design axi4_lite_register_module has unconnected port s_axil_araddr[23]
WARNING: [Synth 8-3331] design axi4_lite_register_module has unconnected port s_axil_araddr[22]
WARNING: [Synth 8-3331] design axi4_lite_register_module has unconnected port s_axil_araddr[21]
WARNING: [Synth 8-3331] design axi4_lite_register_module has unconnected port s_axil_araddr[20]
WARNING: [Synth 8-3331] design axi4_lite_register_module has unconnected port s_axil_araddr[19]
WARNING: [Synth 8-3331] design axi4_lite_register_module has unconnected port s_axil_araddr[18]
WARNING: [Synth 8-3331] design axi4_lite_register_module has unconnected port s_axil_araddr[17]
WARNING: [Synth 8-3331] design axi4_lite_register_module has unconnected port s_axil_araddr[16]
WARNING: [Synth 8-3331] design axi4_lite_register_module has unconnected port s_axil_araddr[15]
WARNING: [Synth 8-3331] design axi4_lite_register_module has unconnected port s_axil_araddr[14]
WARNING: [Synth 8-3331] design axi4_lite_register_module has unconnected port s_axil_araddr[13]
WARNING: [Synth 8-3331] design axi4_lite_register_module has unconnected port s_axil_araddr[12]
WARNING: [Synth 8-3331] design axi4_lite_register_module has unconnected port s_axil_araddr[11]
WARNING: [Synth 8-3331] design axi4_lite_register_module has unconnected port s_axil_araddr[10]
WARNING: [Synth 8-3331] design axi4_lite_register_module has unconnected port s_axil_araddr[9]
WARNING: [Synth 8-3331] design axi4_lite_register_module has unconnected port s_axil_araddr[8]
WARNING: [Synth 8-3331] design axi4_lite_register_module has unconnected port s_axil_araddr[7]
WARNING: [Synth 8-3331] design axi4_lite_register_module has unconnected port s_axil_araddr[1]
WARNING: [Synth 8-3331] design axi4_lite_register_module has unconnected port s_axil_araddr[0]
WARNING: [Synth 8-3331] design axi4_lite_register_module has unconnected port s_axil_arprot[2]
WARNING: [Synth 8-3331] design axi4_lite_register_module has unconnected port s_axil_arprot[1]
WARNING: [Synth 8-3331] design axi4_lite_register_module has unconnected port s_axil_arprot[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:15 ; elapsed = 00:00:23 . Memory (MB): peak = 898.922 ; gain = 311.152
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:25 . Memory (MB): peak = 898.922 ; gain = 311.152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:25 . Memory (MB): peak = 898.922 ; gain = 311.152
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.058 . Memory (MB): peak = 898.922 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 991.250 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.355 . Memory (MB): peak = 993.238 ; gain = 1.988
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:33 ; elapsed = 00:00:46 . Memory (MB): peak = 993.238 ; gain = 405.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:33 ; elapsed = 00:00:46 . Memory (MB): peak = 993.238 ; gain = 405.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:34 ; elapsed = 00:00:46 . Memory (MB): peak = 993.238 ; gain = 405.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:34 ; elapsed = 00:00:47 . Memory (MB): peak = 993.238 ; gain = 405.469
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 20    
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 22    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module axi4_lite_register_module 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 20    
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 22    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3917] design layer_0_axi4_lite_register_m_0_0 has port s_axil_bresp[1] driven by constant 0
INFO: [Synth 8-3917] design layer_0_axi4_lite_register_m_0_0 has port s_axil_bresp[0] driven by constant 0
INFO: [Synth 8-3917] design layer_0_axi4_lite_register_m_0_0 has port s_axil_rresp[1] driven by constant 0
INFO: [Synth 8-3917] design layer_0_axi4_lite_register_m_0_0 has port s_axil_rresp[0] driven by constant 0
WARNING: [Synth 8-3331] design layer_0_axi4_lite_register_m_0_0 has unconnected port s_axil_awaddr[31]
WARNING: [Synth 8-3331] design layer_0_axi4_lite_register_m_0_0 has unconnected port s_axil_awaddr[30]
WARNING: [Synth 8-3331] design layer_0_axi4_lite_register_m_0_0 has unconnected port s_axil_awaddr[29]
WARNING: [Synth 8-3331] design layer_0_axi4_lite_register_m_0_0 has unconnected port s_axil_awaddr[28]
WARNING: [Synth 8-3331] design layer_0_axi4_lite_register_m_0_0 has unconnected port s_axil_awaddr[27]
WARNING: [Synth 8-3331] design layer_0_axi4_lite_register_m_0_0 has unconnected port s_axil_awaddr[26]
WARNING: [Synth 8-3331] design layer_0_axi4_lite_register_m_0_0 has unconnected port s_axil_awaddr[25]
WARNING: [Synth 8-3331] design layer_0_axi4_lite_register_m_0_0 has unconnected port s_axil_awaddr[24]
WARNING: [Synth 8-3331] design layer_0_axi4_lite_register_m_0_0 has unconnected port s_axil_awaddr[23]
WARNING: [Synth 8-3331] design layer_0_axi4_lite_register_m_0_0 has unconnected port s_axil_awaddr[22]
WARNING: [Synth 8-3331] design layer_0_axi4_lite_register_m_0_0 has unconnected port s_axil_awaddr[21]
WARNING: [Synth 8-3331] design layer_0_axi4_lite_register_m_0_0 has unconnected port s_axil_awaddr[20]
WARNING: [Synth 8-3331] design layer_0_axi4_lite_register_m_0_0 has unconnected port s_axil_awaddr[19]
WARNING: [Synth 8-3331] design layer_0_axi4_lite_register_m_0_0 has unconnected port s_axil_awaddr[18]
WARNING: [Synth 8-3331] design layer_0_axi4_lite_register_m_0_0 has unconnected port s_axil_awaddr[17]
WARNING: [Synth 8-3331] design layer_0_axi4_lite_register_m_0_0 has unconnected port s_axil_awaddr[16]
WARNING: [Synth 8-3331] design layer_0_axi4_lite_register_m_0_0 has unconnected port s_axil_awaddr[15]
WARNING: [Synth 8-3331] design layer_0_axi4_lite_register_m_0_0 has unconnected port s_axil_awaddr[14]
WARNING: [Synth 8-3331] design layer_0_axi4_lite_register_m_0_0 has unconnected port s_axil_awaddr[13]
WARNING: [Synth 8-3331] design layer_0_axi4_lite_register_m_0_0 has unconnected port s_axil_awaddr[12]
WARNING: [Synth 8-3331] design layer_0_axi4_lite_register_m_0_0 has unconnected port s_axil_awaddr[11]
WARNING: [Synth 8-3331] design layer_0_axi4_lite_register_m_0_0 has unconnected port s_axil_awaddr[10]
WARNING: [Synth 8-3331] design layer_0_axi4_lite_register_m_0_0 has unconnected port s_axil_awaddr[9]
WARNING: [Synth 8-3331] design layer_0_axi4_lite_register_m_0_0 has unconnected port s_axil_awaddr[8]
WARNING: [Synth 8-3331] design layer_0_axi4_lite_register_m_0_0 has unconnected port s_axil_awaddr[7]
WARNING: [Synth 8-3331] design layer_0_axi4_lite_register_m_0_0 has unconnected port s_axil_awaddr[1]
WARNING: [Synth 8-3331] design layer_0_axi4_lite_register_m_0_0 has unconnected port s_axil_awaddr[0]
WARNING: [Synth 8-3331] design layer_0_axi4_lite_register_m_0_0 has unconnected port s_axil_awprot[2]
WARNING: [Synth 8-3331] design layer_0_axi4_lite_register_m_0_0 has unconnected port s_axil_awprot[1]
WARNING: [Synth 8-3331] design layer_0_axi4_lite_register_m_0_0 has unconnected port s_axil_awprot[0]
WARNING: [Synth 8-3331] design layer_0_axi4_lite_register_m_0_0 has unconnected port s_axil_wstrb[3]
WARNING: [Synth 8-3331] design layer_0_axi4_lite_register_m_0_0 has unconnected port s_axil_wstrb[2]
WARNING: [Synth 8-3331] design layer_0_axi4_lite_register_m_0_0 has unconnected port s_axil_wstrb[1]
WARNING: [Synth 8-3331] design layer_0_axi4_lite_register_m_0_0 has unconnected port s_axil_wstrb[0]
WARNING: [Synth 8-3331] design layer_0_axi4_lite_register_m_0_0 has unconnected port s_axil_araddr[31]
WARNING: [Synth 8-3331] design layer_0_axi4_lite_register_m_0_0 has unconnected port s_axil_araddr[30]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'inst/control_reg_reg[1]' (FDRE) to 'inst/control_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/control_reg_reg[2]' (FDRE) to 'inst/control_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/control_reg_reg[3]' (FDRE) to 'inst/control_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/control_reg_reg[4]' (FDRE) to 'inst/control_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/control_reg_reg[5]' (FDRE) to 'inst/control_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/control_reg_reg[6]' (FDRE) to 'inst/control_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/control_reg_reg[7]' (FDRE) to 'inst/control_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/control_reg_reg[8]' (FDRE) to 'inst/control_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/control_reg_reg[9]' (FDRE) to 'inst/control_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/control_reg_reg[10]' (FDRE) to 'inst/control_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/control_reg_reg[11]' (FDRE) to 'inst/control_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/control_reg_reg[12]' (FDRE) to 'inst/control_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/control_reg_reg[13]' (FDRE) to 'inst/control_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/control_reg_reg[14]' (FDRE) to 'inst/control_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/control_reg_reg[15]' (FDRE) to 'inst/control_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/control_reg_reg[16]' (FDRE) to 'inst/control_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/control_reg_reg[17]' (FDRE) to 'inst/control_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/control_reg_reg[18]' (FDRE) to 'inst/control_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/control_reg_reg[19]' (FDRE) to 'inst/control_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/control_reg_reg[20]' (FDRE) to 'inst/control_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/control_reg_reg[21]' (FDRE) to 'inst/control_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/control_reg_reg[22]' (FDRE) to 'inst/control_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/control_reg_reg[23]' (FDRE) to 'inst/control_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/control_reg_reg[24]' (FDRE) to 'inst/control_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/control_reg_reg[25]' (FDRE) to 'inst/control_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/control_reg_reg[26]' (FDRE) to 'inst/control_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/control_reg_reg[27]' (FDRE) to 'inst/control_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/control_reg_reg[28]' (FDRE) to 'inst/control_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/control_reg_reg[29]' (FDRE) to 'inst/control_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/control_reg_reg[30]' (FDRE) to 'inst/control_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/control_reg_reg[31]' (FDRE) to 'inst/control_reg_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/control_reg_reg[0] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:42 ; elapsed = 00:00:56 . Memory (MB): peak = 993.238 ; gain = 405.469
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:04 ; elapsed = 00:01:28 . Memory (MB): peak = 993.238 ; gain = 405.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:05 ; elapsed = 00:01:28 . Memory (MB): peak = 993.238 ; gain = 405.469
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:05 ; elapsed = 00:01:29 . Memory (MB): peak = 998.285 ; gain = 410.516
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:15 ; elapsed = 00:01:47 . Memory (MB): peak = 1003.527 ; gain = 415.758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:15 ; elapsed = 00:01:47 . Memory (MB): peak = 1003.527 ; gain = 415.758
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:15 ; elapsed = 00:01:47 . Memory (MB): peak = 1003.527 ; gain = 415.758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:15 ; elapsed = 00:01:47 . Memory (MB): peak = 1003.527 ; gain = 415.758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:15 ; elapsed = 00:01:47 . Memory (MB): peak = 1003.527 ; gain = 415.758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:15 ; elapsed = 00:01:47 . Memory (MB): peak = 1003.527 ; gain = 415.758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |LUT1  |     2|
|2     |LUT2  |     1|
|3     |LUT3  |     4|
|4     |LUT4  |     4|
|5     |LUT5  |     1|
|6     |LUT6  |   178|
|7     |MUXF7 |    64|
|8     |MUXF8 |    32|
|9     |FDRE  |   613|
+------+------+------+

Report Instance Areas: 
+------+---------+--------------------------+------+
|      |Instance |Module                    |Cells |
+------+---------+--------------------------+------+
|1     |top      |                          |   899|
|2     |  inst   |axi4_lite_register_module |   898|
+------+---------+--------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:15 ; elapsed = 00:01:47 . Memory (MB): peak = 1003.527 ; gain = 415.758
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 64 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:54 ; elapsed = 00:01:41 . Memory (MB): peak = 1003.527 ; gain = 321.441
Synthesis Optimization Complete : Time (s): cpu = 00:01:15 ; elapsed = 00:01:47 . Memory (MB): peak = 1003.527 ; gain = 415.758
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.041 . Memory (MB): peak = 1003.527 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 96 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1009.430 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
58 Infos, 102 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:27 ; elapsed = 00:02:04 . Memory (MB): peak = 1009.430 ; gain = 699.836
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1009.430 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/git_repos/mnist_neuralnet/fpga/8_26_2024_validating_on_zybo_v1/8_26_2024_validating_on_zybo_v1.runs/layer_0_axi4_lite_register_m_0_0_synth_1/layer_0_axi4_lite_register_m_0_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP layer_0_axi4_lite_register_m_0_0, cache-ID = e1d458a1bc3de1dc
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1009.430 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/git_repos/mnist_neuralnet/fpga/8_26_2024_validating_on_zybo_v1/8_26_2024_validating_on_zybo_v1.runs/layer_0_axi4_lite_register_m_0_0_synth_1/layer_0_axi4_lite_register_m_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file layer_0_axi4_lite_register_m_0_0_utilization_synth.rpt -pb layer_0_axi4_lite_register_m_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Sep 17 15:23:43 2024...
