// Seed: 394152014
module module_0 ();
  logic id_1;
  assign id_1 = id_1;
  parameter id_2 = 1;
  wire id_3;
  parameter id_4 = 1;
  always @(id_4) begin : LABEL_0
    if ("") id_1 <= -1'b0;
    else id_1 <= (id_2 ^ -1) + id_4;
  end
endmodule
module module_1 #(
    parameter id_9 = 32'd89
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  module_0 modCall_1 ();
  input wire id_7;
  input wire id_6;
  inout wire id_5;
  output logic [7:0] id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  parameter id_9 = -1'b0 - 1;
  parameter id_10 = id_9;
  logic id_11;
  assign id_11[1]   = -1;
  assign id_4[id_9] = id_6 / id_9;
endmodule
