lib:
  alu_op:
    !DictTemplate
    mapping:
      0: {text: none, text_color: grey}
      1: {text: add, text_color: green}
      2: {text: sub, text_color: green}
      3: {text: sll, text_color: green}
      4: {text: srl, text_color: green}
      5: {text: sra, text_color: green}
      6: {text: and, text_color: green}
      7: {text: or, text_color: green}
      8: {text: xor, text_color: green}
      9: {text: slt, text_color: green}
      10: {text: sltu, text_color: green}
      11: {text: copy2, text_color: green}
  pc_sel:
    !DictTemplate
    mapping: 
      0: {text: "+4", text_color: green}
      1: {text: BR, text_color: yellow}
      2: {text: J, text_color: yellow}
      3: {text: JR, text_color: yellow}
      4: {text: EXC, text_color: cyan}
  rv32_inst:
    !Template
    text: !SubprocessString {subprocess: "/opt/riscv/bin/riscv-dis", cmd_to_text: "DASM(0x%x)", length: 30}

  control:
    !MultiLineGrid
    label: Control
    dir: row
    cells:
    - !TextBox {path: .io_ctl_stall, template: text_bool}
    - !TextBox {path: .io_ctl_exception, template: text_bool}

  datapath_pc:
    !MultiLineGrid
    label: PC
    dir: row
    cells:
    - !MemoryArray
      path: .__up__.__up__.memory.data_bank0
      label: "Bank 0"
      offset: !NumericalInt {path: .__up__.io_core_ports_0_req_bits_addr, value_eval: "x/8"}
      dir: row
      cols: 1
      rows: 8
      modifiers:
      - !CondArrayIndexModifier {index_path: .__up__.io_core_ports_0_req_bits_addr, index_eval: "x/8", cond_path: .__up__.io_core_ports_0_req_bits_addr, cond_eval: "x%2==0", template: modifier_mem_read}
      cell: !TextBox {template: text_hexadecimal}
    - !MemoryArray
      path: .__up__.__up__.memory.data_bank1
      offset: !NumericalInt {path: .__up__.io_core_ports_0_req_bits_addr, value_eval: "x/8"}
      label: "Bank 1"
      dir: row
      cols: 1
      rows: 8
      modifiers:
      - !CondArrayIndexModifier {index_path: .__up__.io_core_ports_0_req_bits_addr, index_eval: "x/8", cond_path: .__up__.io_core_ports_0_req_bits_addr, cond_eval: "x%2==1", template: modifier_mem_read}
      cell: !TextBox {template: text_hexadecimal}
    - - !TextBox {path: .pc_reg, template: text_hexadecimal}
      - !TextBox {path: .io_ctl_pc_sel, template: pc_sel}
      - !TextBox {path: .pc_next, template: text_hexadecimal}
      - !TextBox {path: .inst, template: text_hexadecimal}
      - !TextBox {path: .inst, template: rv32_inst}
  datapath_regfile:
    !MultiLineGrid
    label: Register File
    dir: row
    cells:
    - !MemoryArray
      path: .regfile
      dir: row
      cols: 4
      rows: 8
      modifiers:
      - !ArrayIndexModifier {index_path: .__up__.rs1_addr, template: modifier_mem_read}
      - !ArrayIndexModifier {index_path: .__up__.rs2_addr, template: modifier_mem_read}
      - !CondArrayIndexModifier {index_path: .__up__.wb_addr, cond_path: .__up__.io_ctl_rf_wen, template: modifier_mem_write}
      cell: !TextBox {template: text_hexadecimal}
    - - - !TextBox {path: .rs1_addr, template: text_decimal}
        - !TextBox {path: .rs1_data, template: text_hexadecimal}
      - - !TextBox {path: .rs2_addr, template: text_decimal}
        - !TextBox {path: .rs2_data, template: text_hexadecimal}
      - !TextBox {path: .io_ctl_rf_wen, template: text_bool}
      - - !TextBox {path: .wb_addr, template: text_decimal}
        - !TextBox {path: .wb_data, template: text_hexadecimal}
  datapath_alu:
    !MultiLineGrid
    label: ALU
    dir: col
    cells:
    - !TextBox {path: .io_ctl_alu_fun, template: alu_op}
    - - - !TextBox {path: .alu_op1, template: text_decimal}
        - !TextBox {path: .alu_op2, template: text_decimal}
    - - !TextBox {path: .alu_out, template: text_decimal}
  datapath_dmem:
    !MultiLineGrid
    label: Data Memory
    dir: col
    cells:
    - - !TextBox {path: .io_dmem_req_bits_addr, label: "addr", template: text_hexadecimal}
      - !TextBox {path: .io_ctl_debug_dmem_val, label: "valid", template: text_bool}
    - !TextBox {path: .io_dmem_resp_bits_data, label: "resp", template: text_hexadecimal}
  datapath:
    !MultiLineGrid
    label: Datapath
    dir: row
    cells:
    - !Ref {ref: datapath_pc}
    - !Ref {ref: datapath_regfile}
    - !Ref {ref: datapath_alu}
    - !Ref {ref: datapath_dmem}

  rv32_1stage_top:
    !MultiLineGrid
    dir: col
    cells:
    - !Ref {ref: control, path: .c}
    - !Ref {ref: datapath, path: .d} 

display:
  main:
    !Ref {ref: rv32_1stage_top, path: Top.tile.core}
