-- Quartus Prime VHDL Template
-- Single port RAM with single read/write address 

library ieee;
use ieee.std_logic_1164.all;

entity mips is

	generic 
	(

	);

	port 
	(

	);

end entity;

architecture rtl of mips is



begin

	process(clk)
	begin

	end process;



end rtl;
